#-----------------------------------------------------------
# Vivado v2022.1 (64-bit)
# SW Build 3526262 on Mon Apr 18 15:47:01 MDT 2022
# IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
# Start of session at: Mon Oct 14 02:29:20 2024
# Process ID: 260427
# Current directory: /home/andresitocc99/Documentos/SSEE_Xilinx/Vivado/hyperspectral/hyperspectral.runs/design_1_hyperspectral_hw_wra_0_0_synth_1
# Command line: vivado -log design_1_hyperspectral_hw_wra_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_hyperspectral_hw_wra_0_0.tcl
# Log file: /home/andresitocc99/Documentos/SSEE_Xilinx/Vivado/hyperspectral/hyperspectral.runs/design_1_hyperspectral_hw_wra_0_0_synth_1/design_1_hyperspectral_hw_wra_0_0.vds
# Journal file: /home/andresitocc99/Documentos/SSEE_Xilinx/Vivado/hyperspectral/hyperspectral.runs/design_1_hyperspectral_hw_wra_0_0_synth_1/vivado.jou
# Running On: andresitocc99, OS: Linux, CPU Frequency: 3792.562 MHz, CPU Physical cores: 16, Host memory: 33547 MB
#-----------------------------------------------------------
source design_1_hyperspectral_hw_wra_0_0.tcl -notrace
create_project: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2614.113 ; gain = 5.965 ; free physical = 10638 ; free virtual = 17689
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/andresitocc99/Documentos/SSEE_Xilinx/Vitis_HLS/hyperspectral'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2022.1/data/ip'.
Command: synth_design -top design_1_hyperspectral_hw_wra_0_0 -part xczu3eg-sbva484-1-e -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu3eg'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu3eg'
INFO: [Device 21-403] Loading part xczu3eg-sbva484-1-e
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 260690
WARNING: [Synth 8-9501] generate block is allowed only inside loop and conditional generate in SystemVerilog mode [/tools/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:4023]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:16 . Memory (MB): peak = 2759.941 ; gain = 145.828 ; free physical = 3561 ; free virtual = 5648
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_hyperspectral_hw_wra_0_0' [/home/andresitocc99/Documentos/SSEE_Xilinx/Vivado/hyperspectral/hyperspectral.gen/sources_1/bd/design_1/ip/design_1_hyperspectral_hw_wra_0_0/synth/design_1_hyperspectral_hw_wra_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'hyperspectral_hw_wrapped' [/home/andresitocc99/Documentos/SSEE_Xilinx/Vivado/hyperspectral/hyperspectral.gen/sources_1/bd/design_1/ipshared/8c56/hdl/verilog/hyperspectral_hw_wrapped.v:10]
INFO: [Synth 8-6157] synthesizing module 'hyperspectral_hw_wrapped_pixels_RAM_AUTO_1R1W' [/home/andresitocc99/Documentos/SSEE_Xilinx/Vivado/hyperspectral/hyperspectral.gen/sources_1/bd/design_1/ipshared/8c56/hdl/verilog/hyperspectral_hw_wrapped_pixels_RAM_AUTO_1R1W.v:7]
INFO: [Synth 8-6155] done synthesizing module 'hyperspectral_hw_wrapped_pixels_RAM_AUTO_1R1W' (0#1) [/home/andresitocc99/Documentos/SSEE_Xilinx/Vivado/hyperspectral/hyperspectral.gen/sources_1/bd/design_1/ipshared/8c56/hdl/verilog/hyperspectral_hw_wrapped_pixels_RAM_AUTO_1R1W.v:7]
INFO: [Synth 8-6157] synthesizing module 'hyperspectral_hw_wrapped_ref_pixel_V_RAM_AUTO_1R1W' [/home/andresitocc99/Documentos/SSEE_Xilinx/Vivado/hyperspectral/hyperspectral.gen/sources_1/bd/design_1/ipshared/8c56/hdl/verilog/hyperspectral_hw_wrapped_ref_pixel_V_RAM_AUTO_1R1W.v:7]
INFO: [Synth 8-6155] done synthesizing module 'hyperspectral_hw_wrapped_ref_pixel_V_RAM_AUTO_1R1W' (0#1) [/home/andresitocc99/Documentos/SSEE_Xilinx/Vivado/hyperspectral/hyperspectral.gen/sources_1/bd/design_1/ipshared/8c56/hdl/verilog/hyperspectral_hw_wrapped_ref_pixel_V_RAM_AUTO_1R1W.v:7]
INFO: [Synth 8-6157] synthesizing module 'hyperspectral_hw_wrapped_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_52_1' [/home/andresitocc99/Documentos/SSEE_Xilinx/Vivado/hyperspectral/hyperspectral.gen/sources_1/bd/design_1/ipshared/8c56/hdl/verilog/hyperspectral_hw_wrapped_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_52_1.v:10]
INFO: [Synth 8-6157] synthesizing module 'hyperspectral_hw_wrapped_flow_control_loop_pipe_sequential_init' [/home/andresitocc99/Documentos/SSEE_Xilinx/Vivado/hyperspectral/hyperspectral.gen/sources_1/bd/design_1/ipshared/8c56/hdl/verilog/hyperspectral_hw_wrapped_flow_control_loop_pipe_sequential_init.v:9]
INFO: [Synth 8-6155] done synthesizing module 'hyperspectral_hw_wrapped_flow_control_loop_pipe_sequential_init' (0#1) [/home/andresitocc99/Documentos/SSEE_Xilinx/Vivado/hyperspectral/hyperspectral.gen/sources_1/bd/design_1/ipshared/8c56/hdl/verilog/hyperspectral_hw_wrapped_flow_control_loop_pipe_sequential_init.v:9]
INFO: [Synth 8-6155] done synthesizing module 'hyperspectral_hw_wrapped_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_52_1' (0#1) [/home/andresitocc99/Documentos/SSEE_Xilinx/Vivado/hyperspectral/hyperspectral.gen/sources_1/bd/design_1/ipshared/8c56/hdl/verilog/hyperspectral_hw_wrapped_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_52_1.v:10]
INFO: [Synth 8-6157] synthesizing module 'hyperspectral_hw_wrapped_hyperspectral_hw_wrapped_Pipeline_L1' [/home/andresitocc99/Documentos/SSEE_Xilinx/Vivado/hyperspectral/hyperspectral.gen/sources_1/bd/design_1/ipshared/8c56/hdl/verilog/hyperspectral_hw_wrapped_hyperspectral_hw_wrapped_Pipeline_L1.v:10]
INFO: [Synth 8-6157] synthesizing module 'hyperspectral_hw_wrapped_fadd_32ns_32ns_32_5_full_dsp_1' [/home/andresitocc99/Documentos/SSEE_Xilinx/Vivado/hyperspectral/hyperspectral.gen/sources_1/bd/design_1/ipshared/8c56/hdl/verilog/hyperspectral_hw_wrapped_fadd_32ns_32ns_32_5_full_dsp_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'hyperspectral_hw_wrapped_fadd_32ns_32ns_32_5_full_dsp_1_ip' [/home/andresitocc99/Documentos/SSEE_Xilinx/Vivado/hyperspectral/hyperspectral.gen/sources_1/bd/design_1/ipshared/8c56/hdl/ip/hyperspectral_hw_wrapped_fadd_32ns_32ns_32_5_full_dsp_1_ip.v:53]
INFO: [Synth 8-6157] synthesizing module 'LUT1' [/tools/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:62648]
INFO: [Synth 8-6155] done synthesizing module 'LUT1' (0#1) [/tools/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:62648]
INFO: [Synth 8-6155] done synthesizing module 'hyperspectral_hw_wrapped_fadd_32ns_32ns_32_5_full_dsp_1_ip' (0#1) [/home/andresitocc99/Documentos/SSEE_Xilinx/Vivado/hyperspectral/hyperspectral.gen/sources_1/bd/design_1/ipshared/8c56/hdl/ip/hyperspectral_hw_wrapped_fadd_32ns_32ns_32_5_full_dsp_1_ip.v:53]
INFO: [Synth 8-6155] done synthesizing module 'hyperspectral_hw_wrapped_fadd_32ns_32ns_32_5_full_dsp_1' (0#1) [/home/andresitocc99/Documentos/SSEE_Xilinx/Vivado/hyperspectral/hyperspectral.gen/sources_1/bd/design_1/ipshared/8c56/hdl/verilog/hyperspectral_hw_wrapped_fadd_32ns_32ns_32_5_full_dsp_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'hyperspectral_hw_wrapped_fmul_32ns_32ns_32_4_max_dsp_1' [/home/andresitocc99/Documentos/SSEE_Xilinx/Vivado/hyperspectral/hyperspectral.gen/sources_1/bd/design_1/ipshared/8c56/hdl/verilog/hyperspectral_hw_wrapped_fmul_32ns_32ns_32_4_max_dsp_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'hyperspectral_hw_wrapped_fmul_32ns_32ns_32_4_max_dsp_1_ip' [/home/andresitocc99/Documentos/SSEE_Xilinx/Vivado/hyperspectral/hyperspectral.gen/sources_1/bd/design_1/ipshared/8c56/hdl/ip/hyperspectral_hw_wrapped_fmul_32ns_32ns_32_4_max_dsp_1_ip.v:53]
INFO: [Synth 8-6155] done synthesizing module 'hyperspectral_hw_wrapped_fmul_32ns_32ns_32_4_max_dsp_1_ip' (0#1) [/home/andresitocc99/Documentos/SSEE_Xilinx/Vivado/hyperspectral/hyperspectral.gen/sources_1/bd/design_1/ipshared/8c56/hdl/ip/hyperspectral_hw_wrapped_fmul_32ns_32ns_32_4_max_dsp_1_ip.v:53]
INFO: [Synth 8-6155] done synthesizing module 'hyperspectral_hw_wrapped_fmul_32ns_32ns_32_4_max_dsp_1' (0#1) [/home/andresitocc99/Documentos/SSEE_Xilinx/Vivado/hyperspectral/hyperspectral.gen/sources_1/bd/design_1/ipshared/8c56/hdl/verilog/hyperspectral_hw_wrapped_fmul_32ns_32ns_32_4_max_dsp_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'hyperspectral_hw_wrapped_sitofp_32s_32_4_no_dsp_1' [/home/andresitocc99/Documentos/SSEE_Xilinx/Vivado/hyperspectral/hyperspectral.gen/sources_1/bd/design_1/ipshared/8c56/hdl/verilog/hyperspectral_hw_wrapped_sitofp_32s_32_4_no_dsp_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'hyperspectral_hw_wrapped_sitofp_32s_32_4_no_dsp_1_ip' [/home/andresitocc99/Documentos/SSEE_Xilinx/Vivado/hyperspectral/hyperspectral.gen/sources_1/bd/design_1/ipshared/8c56/hdl/ip/hyperspectral_hw_wrapped_sitofp_32s_32_4_no_dsp_1_ip.v:53]
INFO: [Synth 8-6155] done synthesizing module 'hyperspectral_hw_wrapped_sitofp_32s_32_4_no_dsp_1_ip' (0#1) [/home/andresitocc99/Documentos/SSEE_Xilinx/Vivado/hyperspectral/hyperspectral.gen/sources_1/bd/design_1/ipshared/8c56/hdl/ip/hyperspectral_hw_wrapped_sitofp_32s_32_4_no_dsp_1_ip.v:53]
INFO: [Synth 8-6155] done synthesizing module 'hyperspectral_hw_wrapped_sitofp_32s_32_4_no_dsp_1' (0#1) [/home/andresitocc99/Documentos/SSEE_Xilinx/Vivado/hyperspectral/hyperspectral.gen/sources_1/bd/design_1/ipshared/8c56/hdl/verilog/hyperspectral_hw_wrapped_sitofp_32s_32_4_no_dsp_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'hyperspectral_hw_wrapped_fcmp_32ns_32ns_1_2_no_dsp_1' [/home/andresitocc99/Documentos/SSEE_Xilinx/Vivado/hyperspectral/hyperspectral.gen/sources_1/bd/design_1/ipshared/8c56/hdl/verilog/hyperspectral_hw_wrapped_fcmp_32ns_32ns_1_2_no_dsp_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'hyperspectral_hw_wrapped_fcmp_32ns_32ns_1_2_no_dsp_1_ip' [/home/andresitocc99/Documentos/SSEE_Xilinx/Vivado/hyperspectral/hyperspectral.gen/sources_1/bd/design_1/ipshared/8c56/hdl/ip/hyperspectral_hw_wrapped_fcmp_32ns_32ns_1_2_no_dsp_1_ip.v:53]
INFO: [Synth 8-6155] done synthesizing module 'hyperspectral_hw_wrapped_fcmp_32ns_32ns_1_2_no_dsp_1_ip' (0#1) [/home/andresitocc99/Documentos/SSEE_Xilinx/Vivado/hyperspectral/hyperspectral.gen/sources_1/bd/design_1/ipshared/8c56/hdl/ip/hyperspectral_hw_wrapped_fcmp_32ns_32ns_1_2_no_dsp_1_ip.v:53]
INFO: [Synth 8-6155] done synthesizing module 'hyperspectral_hw_wrapped_fcmp_32ns_32ns_1_2_no_dsp_1' (0#1) [/home/andresitocc99/Documentos/SSEE_Xilinx/Vivado/hyperspectral/hyperspectral.gen/sources_1/bd/design_1/ipshared/8c56/hdl/verilog/hyperspectral_hw_wrapped_fcmp_32ns_32ns_1_2_no_dsp_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'hyperspectral_hw_wrapped_fsqrt_32ns_32ns_32_10_no_dsp_1' [/home/andresitocc99/Documentos/SSEE_Xilinx/Vivado/hyperspectral/hyperspectral.gen/sources_1/bd/design_1/ipshared/8c56/hdl/verilog/hyperspectral_hw_wrapped_fsqrt_32ns_32ns_32_10_no_dsp_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'hyperspectral_hw_wrapped_fsqrt_32ns_32ns_32_10_no_dsp_1_ip' [/home/andresitocc99/Documentos/SSEE_Xilinx/Vivado/hyperspectral/hyperspectral.gen/sources_1/bd/design_1/ipshared/8c56/hdl/ip/hyperspectral_hw_wrapped_fsqrt_32ns_32ns_32_10_no_dsp_1_ip.v:53]
INFO: [Synth 8-6155] done synthesizing module 'hyperspectral_hw_wrapped_fsqrt_32ns_32ns_32_10_no_dsp_1_ip' (0#1) [/home/andresitocc99/Documentos/SSEE_Xilinx/Vivado/hyperspectral/hyperspectral.gen/sources_1/bd/design_1/ipshared/8c56/hdl/ip/hyperspectral_hw_wrapped_fsqrt_32ns_32ns_32_10_no_dsp_1_ip.v:53]
INFO: [Synth 8-6155] done synthesizing module 'hyperspectral_hw_wrapped_fsqrt_32ns_32ns_32_10_no_dsp_1' (0#1) [/home/andresitocc99/Documentos/SSEE_Xilinx/Vivado/hyperspectral/hyperspectral.gen/sources_1/bd/design_1/ipshared/8c56/hdl/verilog/hyperspectral_hw_wrapped_fsqrt_32ns_32ns_32_10_no_dsp_1.v:9]
INFO: [Synth 8-6155] done synthesizing module 'hyperspectral_hw_wrapped_hyperspectral_hw_wrapped_Pipeline_L1' (0#1) [/home/andresitocc99/Documentos/SSEE_Xilinx/Vivado/hyperspectral/hyperspectral.gen/sources_1/bd/design_1/ipshared/8c56/hdl/verilog/hyperspectral_hw_wrapped_hyperspectral_hw_wrapped_Pipeline_L1.v:10]
INFO: [Synth 8-6157] synthesizing module 'hyperspectral_hw_wrapped_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_93_2' [/home/andresitocc99/Documentos/SSEE_Xilinx/Vivado/hyperspectral/hyperspectral.gen/sources_1/bd/design_1/ipshared/8c56/hdl/verilog/hyperspectral_hw_wrapped_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_93_2.v:10]
INFO: [Synth 8-6157] synthesizing module 'hyperspectral_hw_wrapped_mux_1798_32_1_1' [/home/andresitocc99/Documentos/SSEE_Xilinx/Vivado/hyperspectral/hyperspectral.gen/sources_1/bd/design_1/ipshared/8c56/hdl/verilog/hyperspectral_hw_wrapped_mux_1798_32_1_1.v:9]
INFO: [Synth 8-6155] done synthesizing module 'hyperspectral_hw_wrapped_mux_1798_32_1_1' (0#1) [/home/andresitocc99/Documentos/SSEE_Xilinx/Vivado/hyperspectral/hyperspectral.gen/sources_1/bd/design_1/ipshared/8c56/hdl/verilog/hyperspectral_hw_wrapped_mux_1798_32_1_1.v:9]
INFO: [Synth 8-6155] done synthesizing module 'hyperspectral_hw_wrapped_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_93_2' (0#1) [/home/andresitocc99/Documentos/SSEE_Xilinx/Vivado/hyperspectral/hyperspectral.gen/sources_1/bd/design_1/ipshared/8c56/hdl/verilog/hyperspectral_hw_wrapped_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_93_2.v:10]
INFO: [Synth 8-6157] synthesizing module 'hyperspectral_hw_wrapped_CONTROL_BUS_s_axi' [/home/andresitocc99/Documentos/SSEE_Xilinx/Vivado/hyperspectral/hyperspectral.gen/sources_1/bd/design_1/ipshared/8c56/hdl/verilog/hyperspectral_hw_wrapped_CONTROL_BUS_s_axi.v:7]
INFO: [Synth 8-155] case statement is not full and has no default [/home/andresitocc99/Documentos/SSEE_Xilinx/Vivado/hyperspectral/hyperspectral.gen/sources_1/bd/design_1/ipshared/8c56/hdl/verilog/hyperspectral_hw_wrapped_CONTROL_BUS_s_axi.v:193]
INFO: [Synth 8-6155] done synthesizing module 'hyperspectral_hw_wrapped_CONTROL_BUS_s_axi' (0#1) [/home/andresitocc99/Documentos/SSEE_Xilinx/Vivado/hyperspectral/hyperspectral.gen/sources_1/bd/design_1/ipshared/8c56/hdl/verilog/hyperspectral_hw_wrapped_CONTROL_BUS_s_axi.v:7]
INFO: [Synth 8-6157] synthesizing module 'hyperspectral_hw_wrapped_regslice_both' [/home/andresitocc99/Documentos/SSEE_Xilinx/Vivado/hyperspectral/hyperspectral.gen/sources_1/bd/design_1/ipshared/8c56/hdl/verilog/hyperspectral_hw_wrapped_regslice_both.v:9]
INFO: [Synth 8-6155] done synthesizing module 'hyperspectral_hw_wrapped_regslice_both' (0#1) [/home/andresitocc99/Documentos/SSEE_Xilinx/Vivado/hyperspectral/hyperspectral.gen/sources_1/bd/design_1/ipshared/8c56/hdl/verilog/hyperspectral_hw_wrapped_regslice_both.v:9]
INFO: [Synth 8-6157] synthesizing module 'hyperspectral_hw_wrapped_regslice_both__parameterized0' [/home/andresitocc99/Documentos/SSEE_Xilinx/Vivado/hyperspectral/hyperspectral.gen/sources_1/bd/design_1/ipshared/8c56/hdl/verilog/hyperspectral_hw_wrapped_regslice_both.v:9]
INFO: [Synth 8-6155] done synthesizing module 'hyperspectral_hw_wrapped_regslice_both__parameterized0' (0#1) [/home/andresitocc99/Documentos/SSEE_Xilinx/Vivado/hyperspectral/hyperspectral.gen/sources_1/bd/design_1/ipshared/8c56/hdl/verilog/hyperspectral_hw_wrapped_regslice_both.v:9]
INFO: [Synth 8-6157] synthesizing module 'hyperspectral_hw_wrapped_regslice_both__parameterized1' [/home/andresitocc99/Documentos/SSEE_Xilinx/Vivado/hyperspectral/hyperspectral.gen/sources_1/bd/design_1/ipshared/8c56/hdl/verilog/hyperspectral_hw_wrapped_regslice_both.v:9]
INFO: [Synth 8-6155] done synthesizing module 'hyperspectral_hw_wrapped_regslice_both__parameterized1' (0#1) [/home/andresitocc99/Documentos/SSEE_Xilinx/Vivado/hyperspectral/hyperspectral.gen/sources_1/bd/design_1/ipshared/8c56/hdl/verilog/hyperspectral_hw_wrapped_regslice_both.v:9]
INFO: [Synth 8-6157] synthesizing module 'hyperspectral_hw_wrapped_regslice_both__parameterized2' [/home/andresitocc99/Documentos/SSEE_Xilinx/Vivado/hyperspectral/hyperspectral.gen/sources_1/bd/design_1/ipshared/8c56/hdl/verilog/hyperspectral_hw_wrapped_regslice_both.v:9]
INFO: [Synth 8-6155] done synthesizing module 'hyperspectral_hw_wrapped_regslice_both__parameterized2' (0#1) [/home/andresitocc99/Documentos/SSEE_Xilinx/Vivado/hyperspectral/hyperspectral.gen/sources_1/bd/design_1/ipshared/8c56/hdl/verilog/hyperspectral_hw_wrapped_regslice_both.v:9]
INFO: [Synth 8-6155] done synthesizing module 'hyperspectral_hw_wrapped' (0#1) [/home/andresitocc99/Documentos/SSEE_Xilinx/Vivado/hyperspectral/hyperspectral.gen/sources_1/bd/design_1/ipshared/8c56/hdl/verilog/hyperspectral_hw_wrapped.v:10]
INFO: [Synth 8-6155] done synthesizing module 'design_1_hyperspectral_hw_wra_0_0' (0#1) [/home/andresitocc99/Documentos/SSEE_Xilinx/Vivado/hyperspectral/hyperspectral.gen/sources_1/bd/design_1/ip/design_1_hyperspectral_hw_wra_0_0/synth/design_1_hyperspectral_hw_wra_0_0.v:53]
WARNING: [Synth 8-6014] Unused sequential element int_ap_done_reg was removed.  [/home/andresitocc99/Documentos/SSEE_Xilinx/Vivado/hyperspectral/hyperspectral.gen/sources_1/bd/design_1/ipshared/8c56/hdl/verilog/hyperspectral_hw_wrapped_CONTROL_BUS_s_axi.v:250]
WARNING: [Synth 8-7129] Port WDATA[31] in module hyperspectral_hw_wrapped_CONTROL_BUS_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[30] in module hyperspectral_hw_wrapped_CONTROL_BUS_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[29] in module hyperspectral_hw_wrapped_CONTROL_BUS_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[28] in module hyperspectral_hw_wrapped_CONTROL_BUS_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[27] in module hyperspectral_hw_wrapped_CONTROL_BUS_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[26] in module hyperspectral_hw_wrapped_CONTROL_BUS_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[25] in module hyperspectral_hw_wrapped_CONTROL_BUS_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[24] in module hyperspectral_hw_wrapped_CONTROL_BUS_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[23] in module hyperspectral_hw_wrapped_CONTROL_BUS_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[22] in module hyperspectral_hw_wrapped_CONTROL_BUS_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[21] in module hyperspectral_hw_wrapped_CONTROL_BUS_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[20] in module hyperspectral_hw_wrapped_CONTROL_BUS_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[19] in module hyperspectral_hw_wrapped_CONTROL_BUS_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[18] in module hyperspectral_hw_wrapped_CONTROL_BUS_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[17] in module hyperspectral_hw_wrapped_CONTROL_BUS_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[16] in module hyperspectral_hw_wrapped_CONTROL_BUS_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[15] in module hyperspectral_hw_wrapped_CONTROL_BUS_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[14] in module hyperspectral_hw_wrapped_CONTROL_BUS_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[13] in module hyperspectral_hw_wrapped_CONTROL_BUS_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[12] in module hyperspectral_hw_wrapped_CONTROL_BUS_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[11] in module hyperspectral_hw_wrapped_CONTROL_BUS_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[10] in module hyperspectral_hw_wrapped_CONTROL_BUS_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[9] in module hyperspectral_hw_wrapped_CONTROL_BUS_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[8] in module hyperspectral_hw_wrapped_CONTROL_BUS_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[6] in module hyperspectral_hw_wrapped_CONTROL_BUS_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[5] in module hyperspectral_hw_wrapped_CONTROL_BUS_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[4] in module hyperspectral_hw_wrapped_CONTROL_BUS_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[3] in module hyperspectral_hw_wrapped_CONTROL_BUS_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[2] in module hyperspectral_hw_wrapped_CONTROL_BUS_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WSTRB[3] in module hyperspectral_hw_wrapped_CONTROL_BUS_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WSTRB[2] in module hyperspectral_hw_wrapped_CONTROL_BUS_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WSTRB[1] in module hyperspectral_hw_wrapped_CONTROL_BUS_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv__parameterized55 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized55 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized55 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized55 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized55 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized17 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized17 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized17 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DEC_OP_STATE[11] in module flt_dec_op__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DEC_OP_STATE[10] in module flt_dec_op__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DEC_OP_STATE[9] in module flt_dec_op__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DEC_OP_STATE[8] in module flt_dec_op__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DIVIDE_BY_ZERO_IN in module flt_dec_op__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv__parameterized172 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized172 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized172 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized172 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized172 is either unconnected or has no load
WARNING: [Synth 8-7129] Port B[11] in module carry_chain__parameterized42 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv__parameterized74 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized74 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized74 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized74 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized74 is either unconnected or has no load
WARNING: [Synth 8-7129] Port NORMALIZE[1] in module flt_round_bit__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port FIXED_POINT in module flt_round_bit__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port FIX_MANT_SIGN in module flt_round_bit__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SIGN in module flt_round_bit__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv__parameterized51 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized51 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized51 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized51 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized51 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv__parameterized43 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized43 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized43 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized43 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized43 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv__parameterized25 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized25 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized25 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized25 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized25 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv__parameterized152 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized152 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized152 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized152 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized152 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv__parameterized68 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized68 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized68 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized68 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized68 is either unconnected or has no load
WARNING: [Synth 8-7129] Port EXP_OUT[7] in module renorm_and_round_logic__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port EXP_OUT[6] in module renorm_and_round_logic__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port EXP_OUT[5] in module renorm_and_round_logic__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port EXP_OUT[4] in module renorm_and_round_logic__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port EXP_OUT[3] in module renorm_and_round_logic__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port EXP_OUT[2] in module renorm_and_round_logic__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port EXP_OUT[1] in module renorm_and_round_logic__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port EXP_OUT[0] in module renorm_and_round_logic__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port EXP_INC_IN in module renorm_and_round_logic__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv__parameterized53 is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:16 ; elapsed = 00:00:27 . Memory (MB): peak = 3034.723 ; gain = 420.609 ; free physical = 4056 ; free virtual = 6246
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:16 ; elapsed = 00:00:27 . Memory (MB): peak = 3049.566 ; gain = 435.453 ; free physical = 3997 ; free virtual = 6187
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:16 ; elapsed = 00:00:27 . Memory (MB): peak = 3049.566 ; gain = 435.453 ; free physical = 3996 ; free virtual = 6186
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.46 ; elapsed = 00:00:00.46 . Memory (MB): peak = 3063.504 ; gain = 0.000 ; free physical = 3696 ; free virtual = 5928
INFO: [Netlist 29-17] Analyzing 1401 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/andresitocc99/Documentos/SSEE_Xilinx/Vivado/hyperspectral/hyperspectral.gen/sources_1/bd/design_1/ip/design_1_hyperspectral_hw_wra_0_0/constraints/hyperspectral_hw_wrapped_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [/home/andresitocc99/Documentos/SSEE_Xilinx/Vivado/hyperspectral/hyperspectral.gen/sources_1/bd/design_1/ip/design_1_hyperspectral_hw_wra_0_0/constraints/hyperspectral_hw_wrapped_ooc.xdc] for cell 'inst'
Parsing XDC File [/home/andresitocc99/Documentos/SSEE_Xilinx/Vivado/hyperspectral/hyperspectral.runs/design_1_hyperspectral_hw_wra_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/andresitocc99/Documentos/SSEE_Xilinx/Vivado/hyperspectral/hyperspectral.runs/design_1_hyperspectral_hw_wra_0_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3230.316 ; gain = 0.000 ; free physical = 2755 ; free virtual = 5001
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 16 instances were transformed.
  DSP48E1 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 10 instances
  FDE => FDRE: 6 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00.95 ; elapsed = 00:00:00.38 . Memory (MB): peak = 3230.316 ; gain = 0.000 ; free physical = 2651 ; free virtual = 4899
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:31 ; elapsed = 00:00:41 . Memory (MB): peak = 3230.316 ; gain = 616.203 ; free physical = 2031 ; free virtual = 4307
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu3eg-sbva484-1-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:31 ; elapsed = 00:00:41 . Memory (MB): peak = 3230.316 ; gain = 616.203 ; free physical = 2031 ; free virtual = 4307
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for inst. (constraint file  /home/andresitocc99/Documentos/SSEE_Xilinx/Vivado/hyperspectral/hyperspectral.runs/design_1_hyperspectral_hw_wra_0_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:31 ; elapsed = 00:00:41 . Memory (MB): peak = 3230.316 ; gain = 616.203 ; free physical = 2031 ; free virtual = 4307
---------------------------------------------------------------------------------
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-802] inferred FSM for state register 'wstate_reg' in module 'hyperspectral_hw_wrapped_CONTROL_BUS_s_axi'
INFO: [Synth 8-802] inferred FSM for state register 'rstate_reg' in module 'hyperspectral_hw_wrapped_CONTROL_BUS_s_axi'
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-6904] The RAM "hyperspectral_hw_wrapped_pixels_RAM_AUTO_1R1W:/ram_reg" of size (depth=2 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "hyperspectral_hw_wrapped_ref_pixel_V_RAM_AUTO_1R1W:/ram_reg"
INFO: [Synth 8-3971] The signal "hyperspectral_hw_wrapped_ref_pixel_V_RAM_AUTO_1R1W:/ram_reg" was recognized as a true dual port RAM template.
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0001 |                               11
*
                  WRIDLE |                             0010 |                               00
                  WRDATA |                             0100 |                               01
                  WRRESP |                             1000 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'wstate_reg' using encoding 'one-hot' in module 'hyperspectral_hw_wrapped_CONTROL_BUS_s_axi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              001 |                               10
*
                  RDIDLE |                              010 |                               00
                  RDDATA |                              100 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rstate_reg' using encoding 'one-hot' in module 'hyperspectral_hw_wrapped_CONTROL_BUS_s_axi'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:37 ; elapsed = 00:00:48 . Memory (MB): peak = 3230.316 ; gain = 616.203 ; free physical = 2926 ; free virtual = 5275
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'hyperspectral_hw_wrapped_fadd_32ns_32ns_32_5_full_dsp_1:/hyperspectral_hw_wrapped_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/SUB_DELAY' (delay__parameterized0) to 'hyperspectral_hw_wrapped_fadd_32ns_32ns_32_5_full_dsp_1:/hyperspectral_hw_wrapped_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/SUB_ADD_IP_DELAY'
INFO: [Synth 8-223] decloning instance 'hyperspectral_hw_wrapped_fadd_32ns_32ns_32_5_full_dsp_1:/hyperspectral_hw_wrapped_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'hyperspectral_hw_wrapped_fadd_32ns_32ns_32_5_full_dsp_1:/hyperspectral_hw_wrapped_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'hyperspectral_hw_wrapped_fadd_32ns_32ns_32_5_full_dsp_1:/hyperspectral_hw_wrapped_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'hyperspectral_hw_wrapped_fadd_32ns_32ns_32_5_full_dsp_1:/hyperspectral_hw_wrapped_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'hyperspectral_hw_wrapped_fmul_32ns_32ns_32_4_max_dsp_1:/hyperspectral_hw_wrapped_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'hyperspectral_hw_wrapped_fmul_32ns_32ns_32_4_max_dsp_1:/hyperspectral_hw_wrapped_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'hyperspectral_hw_wrapped_fmul_32ns_32ns_32_4_max_dsp_1:/hyperspectral_hw_wrapped_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'hyperspectral_hw_wrapped_fmul_32ns_32ns_32_4_max_dsp_1:/hyperspectral_hw_wrapped_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'hyperspectral_hw_wrapped_sitofp_32s_32_4_no_dsp_1:/hyperspectral_hw_wrapped_sitofp_32s_32_4_no_dsp_1_ip_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXTRA_LSB_BIT_DEL' (delay__parameterized0) to 'hyperspectral_hw_wrapped_sitofp_32s_32_4_no_dsp_1:/hyperspectral_hw_wrapped_sitofp_32s_32_4_no_dsp_1_ip_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXTRA_LSB_RND1_DEL'
INFO: [Synth 8-223] decloning instance 'hyperspectral_hw_wrapped_sitofp_32s_32_4_no_dsp_1:/hyperspectral_hw_wrapped_sitofp_32s_32_4_no_dsp_1_ip_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXP_INC_DELAY' (delay__parameterized0) to 'hyperspectral_hw_wrapped_sitofp_32s_32_4_no_dsp_1:/hyperspectral_hw_wrapped_sitofp_32s_32_4_no_dsp_1_ip_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXP_INC_RND1_DELAY'
INFO: [Synth 8-223] decloning instance 'hyperspectral_hw_wrapped_sitofp_32s_32_4_no_dsp_1:/hyperspectral_hw_wrapped_sitofp_32s_32_4_no_dsp_1_ip_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXP_IN_DELAY.EXP_IN_DEL' (delay__parameterized27) to 'hyperspectral_hw_wrapped_sitofp_32s_32_4_no_dsp_1:/hyperspectral_hw_wrapped_sitofp_32s_32_4_no_dsp_1_ip_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXP_RND2_DELAY.EXP_RND_DEL'
INFO: [Synth 8-223] decloning instance 'hyperspectral_hw_wrapped_sitofp_32s_32_4_no_dsp_1:/hyperspectral_hw_wrapped_sitofp_32s_32_4_no_dsp_1_ip_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXP_IN_DELAY.EXP_OFF_OP_DEL' (delay__parameterized27) to 'hyperspectral_hw_wrapped_sitofp_32s_32_4_no_dsp_1:/hyperspectral_hw_wrapped_sitofp_32s_32_4_no_dsp_1_ip_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXP_RND2_DELAY.EXP_OFF_RND_DEL'
INFO: [Synth 8-223] decloning instance 'hyperspectral_hw_wrapped_sitofp_32s_32_4_no_dsp_1:/hyperspectral_hw_wrapped_sitofp_32s_32_4_no_dsp_1_ip_u/inst/i_synth/DELAY_INVALID_OP' (delay__parameterized0) to 'hyperspectral_hw_wrapped_sitofp_32s_32_4_no_dsp_1:/hyperspectral_hw_wrapped_sitofp_32s_32_4_no_dsp_1_ip_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO'
INFO: [Synth 8-223] decloning instance 'hyperspectral_hw_wrapped_sitofp_32s_32_4_no_dsp_1:/hyperspectral_hw_wrapped_sitofp_32s_32_4_no_dsp_1_ip_u/inst/i_synth/DELAY_INVALID_OP' (delay__parameterized0) to 'hyperspectral_hw_wrapped_sitofp_32s_32_4_no_dsp_1:/hyperspectral_hw_wrapped_sitofp_32s_32_4_no_dsp_1_ip_u/inst/i_synth/DELAY_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'hyperspectral_hw_wrapped_sitofp_32s_32_4_no_dsp_1:/hyperspectral_hw_wrapped_sitofp_32s_32_4_no_dsp_1_ip_u/inst/i_synth/DELAY_INVALID_OP' (delay__parameterized0) to 'hyperspectral_hw_wrapped_sitofp_32s_32_4_no_dsp_1:/hyperspectral_hw_wrapped_sitofp_32s_32_4_no_dsp_1_ip_u/inst/i_synth/DELAY_UNDERFLOW'
INFO: [Synth 8-223] decloning instance 'hyperspectral_hw_wrapped_sitofp_32s_32_4_no_dsp_1:/hyperspectral_hw_wrapped_sitofp_32s_32_4_no_dsp_1_ip_u/inst/i_synth/DELAY_INVALID_OP' (delay__parameterized0) to 'hyperspectral_hw_wrapped_sitofp_32s_32_4_no_dsp_1:/hyperspectral_hw_wrapped_sitofp_32s_32_4_no_dsp_1_ip_u/inst/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'hyperspectral_hw_wrapped_sitofp_32s_32_4_no_dsp_1:/hyperspectral_hw_wrapped_sitofp_32s_32_4_no_dsp_1_ip_u/inst/i_synth/DELAY_INVALID_OP' (delay__parameterized0) to 'hyperspectral_hw_wrapped_sitofp_32s_32_4_no_dsp_1:/hyperspectral_hw_wrapped_sitofp_32s_32_4_no_dsp_1_ip_u/inst/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672/fcmp_32ns_32ns_1_2_no_dsp_1_U15/hyperspectral_hw_wrapped_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'inst/grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672/fcmp_32ns_32ns_1_2_no_dsp_1_U15/hyperspectral_hw_wrapped_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/inst/i_synth/DELAY_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672/fcmp_32ns_32ns_1_2_no_dsp_1_U15/hyperspectral_hw_wrapped_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'inst/grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672/fcmp_32ns_32ns_1_2_no_dsp_1_U15/hyperspectral_hw_wrapped_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/inst/i_synth/DELAY_UNDERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672/fcmp_32ns_32ns_1_2_no_dsp_1_U15/hyperspectral_hw_wrapped_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'inst/grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672/fcmp_32ns_32ns_1_2_no_dsp_1_U15/hyperspectral_hw_wrapped_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/inst/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672/fcmp_32ns_32ns_1_2_no_dsp_1_U15/hyperspectral_hw_wrapped_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'inst/grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672/fcmp_32ns_32ns_1_2_no_dsp_1_U15/hyperspectral_hw_wrapped_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/inst/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672/fsqrt_32ns_32ns_32_10_no_dsp_1_U16/hyperspectral_hw_wrapped_fsqrt_32ns_32ns_32_10_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.ROUND/EXTRA_LSB_BIT_DEL' (delay__parameterized0) to 'inst/grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672/fsqrt_32ns_32ns_32_10_no_dsp_1_U16/hyperspectral_hw_wrapped_fsqrt_32ns_32ns_32_10_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.ROUND/EXTRA_LSB_RND1_DEL'
INFO: [Synth 8-223] decloning instance 'inst/grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672/fsqrt_32ns_32ns_32_10_no_dsp_1_U16/hyperspectral_hw_wrapped_fsqrt_32ns_32ns_32_10_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.ROUND/EXP_INC_DELAY' (delay__parameterized0) to 'inst/grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672/fsqrt_32ns_32ns_32_10_no_dsp_1_U16/hyperspectral_hw_wrapped_fsqrt_32ns_32ns_32_10_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.ROUND/EXP_INC_RND1_DELAY'
INFO: [Synth 8-223] decloning instance 'inst/grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672/fsqrt_32ns_32ns_32_10_no_dsp_1_U16/hyperspectral_hw_wrapped_fsqrt_32ns_32ns_32_10_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.ROUND/EXP_IN_DELAY.EXP_IN_DEL' (delay__parameterized27) to 'inst/grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672/fsqrt_32ns_32ns_32_10_no_dsp_1_U16/hyperspectral_hw_wrapped_fsqrt_32ns_32ns_32_10_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.ROUND/EXP_RND2_DELAY.EXP_RND_DEL'
INFO: [Synth 8-223] decloning instance 'inst/grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672/fsqrt_32ns_32ns_32_10_no_dsp_1_U16/hyperspectral_hw_wrapped_fsqrt_32ns_32ns_32_10_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.ROUND/EXP_IN_DELAY.EXP_OFF_OP_DEL' (delay__parameterized27) to 'inst/grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672/fsqrt_32ns_32ns_32_10_no_dsp_1_U16/hyperspectral_hw_wrapped_fsqrt_32ns_32ns_32_10_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.ROUND/EXP_RND2_DELAY.EXP_OFF_RND_DEL'
INFO: [Synth 8-223] decloning instance 'inst/grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672/fsqrt_32ns_32ns_32_10_no_dsp_1_U16/hyperspectral_hw_wrapped_fsqrt_32ns_32ns_32_10_no_dsp_1_ip_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'inst/grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672/fsqrt_32ns_32ns_32_10_no_dsp_1_U16/hyperspectral_hw_wrapped_fsqrt_32ns_32ns_32_10_no_dsp_1_ip_u/inst/i_synth/DELAY_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672/fsqrt_32ns_32ns_32_10_no_dsp_1_U16/hyperspectral_hw_wrapped_fsqrt_32ns_32ns_32_10_no_dsp_1_ip_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'inst/grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672/fsqrt_32ns_32ns_32_10_no_dsp_1_U16/hyperspectral_hw_wrapped_fsqrt_32ns_32ns_32_10_no_dsp_1_ip_u/inst/i_synth/DELAY_UNDERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672/fsqrt_32ns_32ns_32_10_no_dsp_1_U16/hyperspectral_hw_wrapped_fsqrt_32ns_32ns_32_10_no_dsp_1_ip_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'inst/grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672/fsqrt_32ns_32ns_32_10_no_dsp_1_U16/hyperspectral_hw_wrapped_fsqrt_32ns_32ns_32_10_no_dsp_1_ip_u/inst/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672/fsqrt_32ns_32ns_32_10_no_dsp_1_U16/hyperspectral_hw_wrapped_fsqrt_32ns_32ns_32_10_no_dsp_1_ip_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'inst/grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672/fsqrt_32ns_32ns_32_10_no_dsp_1_U16/hyperspectral_hw_wrapped_fsqrt_32ns_32ns_32_10_no_dsp_1_ip_u/inst/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 360 (col length:72)
BRAMs: 432 (col length: RAMB18 72 RAMB36 36)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-4471] merging register 'fmul_32ns_32ns_32_4_max_dsp_1_U11/din1_buf1_reg[31:0]' into 'fmul_32ns_32ns_32_4_max_dsp_1_U11/din0_buf1_reg[31:0]' [/home/andresitocc99/Documentos/SSEE_Xilinx/Vivado/hyperspectral/hyperspectral.gen/sources_1/bd/design_1/ipshared/8c56/hdl/verilog/hyperspectral_hw_wrapped_fmul_32ns_32ns_32_4_max_dsp_1.v:55]
INFO: [Synth 8-4471] merging register 'fmul_32ns_32ns_32_4_max_dsp_1_U12/ce_r_reg' into 'fmul_32ns_32ns_32_4_max_dsp_1_U11/ce_r_reg' [/home/andresitocc99/Documentos/SSEE_Xilinx/Vivado/hyperspectral/hyperspectral.gen/sources_1/bd/design_1/ipshared/8c56/hdl/verilog/hyperspectral_hw_wrapped_fmul_32ns_32ns_32_4_max_dsp_1.v:51]
INFO: [Synth 8-4471] merging register 'fmul_32ns_32ns_32_4_max_dsp_1_U12/din1_buf1_reg[31:0]' into 'fmul_32ns_32ns_32_4_max_dsp_1_U12/din0_buf1_reg[31:0]' [/home/andresitocc99/Documentos/SSEE_Xilinx/Vivado/hyperspectral/hyperspectral.gen/sources_1/bd/design_1/ipshared/8c56/hdl/verilog/hyperspectral_hw_wrapped_fmul_32ns_32ns_32_4_max_dsp_1.v:55]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [/home/andresitocc99/Documentos/SSEE_Xilinx/Vivado/hyperspectral/hyperspectral.gen/sources_1/bd/design_1/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/SHIFT_TABLE[0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [/home/andresitocc99/Documentos/SSEE_Xilinx/Vivado/hyperspectral/hyperspectral.gen/sources_1/bd/design_1/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/SHIFT_TABLE[0]" won't be mapped to RAM because it is too sparse
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3886] merging instance 'fadd_32ns_32ns_32_5_full_dsp_1_U9/hyperspectral_hw_wrapped_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NOT_LOW_LATENCY_NORM_DIST.NORM_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[8]' (FDE) to 'fadd_32ns_32ns_32_5_full_dsp_1_U9/hyperspectral_hw_wrapped_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NOT_LOW_LATENCY_NORM_DIST.NORM_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[9]'
INFO: [Synth 8-3886] merging instance 'fadd_32ns_32ns_32_5_full_dsp_1_U10/hyperspectral_hw_wrapped_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NOT_LOW_LATENCY_NORM_DIST.NORM_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[8]' (FDE) to 'fadd_32ns_32ns_32_5_full_dsp_1_U10/hyperspectral_hw_wrapped_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NOT_LOW_LATENCY_NORM_DIST.NORM_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[9]'
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_14_viv__1.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_14_viv__1.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_14_viv.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_14_viv.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\lhs_179_cast_reg_8377_reg[16] )
INFO: [Synth 8-3886] merging instance 'min_pixel_index_i_fu_824_reg[1]' (FDRE) to 'min_pixel_index_i_fu_824_reg[2]'
INFO: [Synth 8-3886] merging instance 'min_pixel_index_i_fu_824_reg[2]' (FDRE) to 'min_pixel_index_i_fu_824_reg[3]'
INFO: [Synth 8-3886] merging instance 'min_pixel_index_i_fu_824_reg[3]' (FDRE) to 'min_pixel_index_i_fu_824_reg[4]'
INFO: [Synth 8-3886] merging instance 'min_pixel_index_i_fu_824_reg[4]' (FDRE) to 'min_pixel_index_i_fu_824_reg[5]'
INFO: [Synth 8-3886] merging instance 'min_pixel_index_i_fu_824_reg[5]' (FDRE) to 'min_pixel_index_i_fu_824_reg[6]'
INFO: [Synth 8-3886] merging instance 'min_pixel_index_i_fu_824_reg[6]' (FDRE) to 'min_pixel_index_i_fu_824_reg[7]'
INFO: [Synth 8-3886] merging instance 'min_pixel_index_i_fu_824_reg[7]' (FDRE) to 'min_pixel_index_i_fu_824_reg[8]'
INFO: [Synth 8-3886] merging instance 'min_pixel_index_i_fu_824_reg[8]' (FDRE) to 'min_pixel_index_i_fu_824_reg[9]'
INFO: [Synth 8-3886] merging instance 'min_pixel_index_i_fu_824_reg[9]' (FDRE) to 'min_pixel_index_i_fu_824_reg[10]'
INFO: [Synth 8-3886] merging instance 'min_pixel_index_i_fu_824_reg[10]' (FDRE) to 'min_pixel_index_i_fu_824_reg[11]'
INFO: [Synth 8-3886] merging instance 'min_pixel_index_i_fu_824_reg[11]' (FDRE) to 'min_pixel_index_i_fu_824_reg[12]'
INFO: [Synth 8-3886] merging instance 'min_pixel_index_i_fu_824_reg[12]' (FDRE) to 'min_pixel_index_i_fu_824_reg[13]'
INFO: [Synth 8-3886] merging instance 'min_pixel_index_i_fu_824_reg[13]' (FDRE) to 'min_pixel_index_i_fu_824_reg[14]'
INFO: [Synth 8-3886] merging instance 'min_pixel_index_i_fu_824_reg[14]' (FDRE) to 'min_pixel_index_i_fu_824_reg[15]'
INFO: [Synth 8-3886] merging instance 'min_pixel_index_i_fu_824_reg[15]' (FDRE) to 'min_pixel_index_i_fu_824_reg[16]'
INFO: [Synth 8-3886] merging instance 'min_pixel_index_i_fu_824_reg[16]' (FDRE) to 'min_pixel_index_i_fu_824_reg[17]'
INFO: [Synth 8-3886] merging instance 'min_pixel_index_i_fu_824_reg[17]' (FDRE) to 'min_pixel_index_i_fu_824_reg[18]'
INFO: [Synth 8-3886] merging instance 'min_pixel_index_i_fu_824_reg[18]' (FDRE) to 'min_pixel_index_i_fu_824_reg[19]'
INFO: [Synth 8-3886] merging instance 'min_pixel_index_i_fu_824_reg[19]' (FDRE) to 'min_pixel_index_i_fu_824_reg[20]'
INFO: [Synth 8-3886] merging instance 'min_pixel_index_i_fu_824_reg[20]' (FDRE) to 'min_pixel_index_i_fu_824_reg[21]'
INFO: [Synth 8-3886] merging instance 'min_pixel_index_i_fu_824_reg[21]' (FDRE) to 'min_pixel_index_i_fu_824_reg[22]'
INFO: [Synth 8-3886] merging instance 'min_pixel_index_i_fu_824_reg[22]' (FDRE) to 'min_pixel_index_i_fu_824_reg[23]'
INFO: [Synth 8-3886] merging instance 'min_pixel_index_i_fu_824_reg[23]' (FDRE) to 'min_pixel_index_i_fu_824_reg[24]'
INFO: [Synth 8-3886] merging instance 'min_pixel_index_i_fu_824_reg[24]' (FDRE) to 'min_pixel_index_i_fu_824_reg[25]'
INFO: [Synth 8-3886] merging instance 'min_pixel_index_i_fu_824_reg[25]' (FDRE) to 'min_pixel_index_i_fu_824_reg[26]'
INFO: [Synth 8-3886] merging instance 'min_pixel_index_i_fu_824_reg[26]' (FDRE) to 'min_pixel_index_i_fu_824_reg[27]'
INFO: [Synth 8-3886] merging instance 'min_pixel_index_i_fu_824_reg[27]' (FDRE) to 'min_pixel_index_i_fu_824_reg[28]'
INFO: [Synth 8-3886] merging instance 'min_pixel_index_i_fu_824_reg[28]' (FDRE) to 'min_pixel_index_i_fu_824_reg[29]'
INFO: [Synth 8-3886] merging instance 'min_pixel_index_i_fu_824_reg[29]' (FDRE) to 'min_pixel_index_i_fu_824_reg[30]'
INFO: [Synth 8-3886] merging instance 'min_pixel_index_i_fu_824_reg[30]' (FDRE) to 'min_pixel_index_i_fu_824_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\min_pixel_index_i_fu_824_reg[31] )
INFO: [Synth 8-3886] merging instance 'min_pixel_index_j_fu_820_reg[10]' (FDRE) to 'min_pixel_index_j_fu_820_reg[11]'
INFO: [Synth 8-3886] merging instance 'min_pixel_index_j_fu_820_reg[11]' (FDRE) to 'min_pixel_index_j_fu_820_reg[12]'
INFO: [Synth 8-3886] merging instance 'min_pixel_index_j_fu_820_reg[12]' (FDRE) to 'min_pixel_index_j_fu_820_reg[13]'
INFO: [Synth 8-3886] merging instance 'min_pixel_index_j_fu_820_reg[13]' (FDRE) to 'min_pixel_index_j_fu_820_reg[14]'
INFO: [Synth 8-3886] merging instance 'min_pixel_index_j_fu_820_reg[14]' (FDRE) to 'min_pixel_index_j_fu_820_reg[15]'
INFO: [Synth 8-3886] merging instance 'min_pixel_index_j_fu_820_reg[15]' (FDRE) to 'min_pixel_index_j_fu_820_reg[16]'
INFO: [Synth 8-3886] merging instance 'min_pixel_index_j_fu_820_reg[16]' (FDRE) to 'min_pixel_index_j_fu_820_reg[17]'
INFO: [Synth 8-3886] merging instance 'min_pixel_index_j_fu_820_reg[17]' (FDRE) to 'min_pixel_index_j_fu_820_reg[18]'
INFO: [Synth 8-3886] merging instance 'min_pixel_index_j_fu_820_reg[18]' (FDRE) to 'min_pixel_index_j_fu_820_reg[19]'
INFO: [Synth 8-3886] merging instance 'min_pixel_index_j_fu_820_reg[19]' (FDRE) to 'min_pixel_index_j_fu_820_reg[20]'
INFO: [Synth 8-3886] merging instance 'min_pixel_index_j_fu_820_reg[20]' (FDRE) to 'min_pixel_index_j_fu_820_reg[21]'
INFO: [Synth 8-3886] merging instance 'min_pixel_index_j_fu_820_reg[21]' (FDRE) to 'min_pixel_index_j_fu_820_reg[22]'
INFO: [Synth 8-3886] merging instance 'min_pixel_index_j_fu_820_reg[22]' (FDRE) to 'min_pixel_index_j_fu_820_reg[23]'
INFO: [Synth 8-3886] merging instance 'min_pixel_index_j_fu_820_reg[23]' (FDRE) to 'min_pixel_index_j_fu_820_reg[24]'
INFO: [Synth 8-3886] merging instance 'min_pixel_index_j_fu_820_reg[24]' (FDRE) to 'min_pixel_index_j_fu_820_reg[25]'
INFO: [Synth 8-3886] merging instance 'min_pixel_index_j_fu_820_reg[25]' (FDRE) to 'min_pixel_index_j_fu_820_reg[26]'
INFO: [Synth 8-3886] merging instance 'min_pixel_index_j_fu_820_reg[26]' (FDRE) to 'min_pixel_index_j_fu_820_reg[27]'
INFO: [Synth 8-3886] merging instance 'min_pixel_index_j_fu_820_reg[27]' (FDRE) to 'min_pixel_index_j_fu_820_reg[28]'
INFO: [Synth 8-3886] merging instance 'min_pixel_index_j_fu_820_reg[28]' (FDRE) to 'min_pixel_index_j_fu_820_reg[29]'
INFO: [Synth 8-3886] merging instance 'min_pixel_index_j_fu_820_reg[29]' (FDRE) to 'min_pixel_index_j_fu_820_reg[30]'
INFO: [Synth 8-3886] merging instance 'min_pixel_index_j_fu_820_reg[30]' (FDRE) to 'min_pixel_index_j_fu_820_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\min_pixel_index_j_fu_820_reg[31] )
INFO: [Synth 8-6904] The RAM "hyperspectral_hw_wrapped__GC0/pixels_U/ram_reg" of size (depth=2 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "hyperspectral_hw_wrapped__GC0/pixels_1_U/ram_reg" of size (depth=2 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "hyperspectral_hw_wrapped__GC0/pixels_2_U/ram_reg" of size (depth=2 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "hyperspectral_hw_wrapped__GC0/pixels_3_U/ram_reg" of size (depth=2 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "hyperspectral_hw_wrapped__GC0/pixels_4_U/ram_reg" of size (depth=2 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "hyperspectral_hw_wrapped__GC0/pixels_5_U/ram_reg" of size (depth=2 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "hyperspectral_hw_wrapped__GC0/pixels_6_U/ram_reg" of size (depth=2 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "hyperspectral_hw_wrapped__GC0/pixels_7_U/ram_reg" of size (depth=2 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "hyperspectral_hw_wrapped__GC0/pixels_8_U/ram_reg" of size (depth=2 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "hyperspectral_hw_wrapped__GC0/pixels_9_U/ram_reg" of size (depth=2 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "hyperspectral_hw_wrapped__GC0/pixels_10_U/ram_reg" of size (depth=2 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "hyperspectral_hw_wrapped__GC0/pixels_11_U/ram_reg" of size (depth=2 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "hyperspectral_hw_wrapped__GC0/pixels_12_U/ram_reg" of size (depth=2 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "hyperspectral_hw_wrapped__GC0/pixels_13_U/ram_reg" of size (depth=2 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "hyperspectral_hw_wrapped__GC0/pixels_14_U/ram_reg" of size (depth=2 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "hyperspectral_hw_wrapped__GC0/pixels_15_U/ram_reg" of size (depth=2 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "hyperspectral_hw_wrapped__GC0/pixels_16_U/ram_reg" of size (depth=2 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "hyperspectral_hw_wrapped__GC0/pixels_17_U/ram_reg" of size (depth=2 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "hyperspectral_hw_wrapped__GC0/pixels_18_U/ram_reg" of size (depth=2 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "hyperspectral_hw_wrapped__GC0/pixels_19_U/ram_reg" of size (depth=2 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "hyperspectral_hw_wrapped__GC0/pixels_20_U/ram_reg" of size (depth=2 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "hyperspectral_hw_wrapped__GC0/pixels_21_U/ram_reg" of size (depth=2 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "hyperspectral_hw_wrapped__GC0/pixels_22_U/ram_reg" of size (depth=2 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "hyperspectral_hw_wrapped__GC0/pixels_23_U/ram_reg" of size (depth=2 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "hyperspectral_hw_wrapped__GC0/pixels_24_U/ram_reg" of size (depth=2 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "hyperspectral_hw_wrapped__GC0/pixels_25_U/ram_reg" of size (depth=2 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "hyperspectral_hw_wrapped__GC0/pixels_26_U/ram_reg" of size (depth=2 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "hyperspectral_hw_wrapped__GC0/pixels_27_U/ram_reg" of size (depth=2 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "hyperspectral_hw_wrapped__GC0/pixels_28_U/ram_reg" of size (depth=2 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "hyperspectral_hw_wrapped__GC0/pixels_29_U/ram_reg" of size (depth=2 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "hyperspectral_hw_wrapped__GC0/pixels_30_U/ram_reg" of size (depth=2 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "hyperspectral_hw_wrapped__GC0/pixels_31_U/ram_reg" of size (depth=2 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "hyperspectral_hw_wrapped__GC0/pixels_32_U/ram_reg" of size (depth=2 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "hyperspectral_hw_wrapped__GC0/pixels_33_U/ram_reg" of size (depth=2 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "hyperspectral_hw_wrapped__GC0/pixels_34_U/ram_reg" of size (depth=2 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "hyperspectral_hw_wrapped__GC0/pixels_35_U/ram_reg" of size (depth=2 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "hyperspectral_hw_wrapped__GC0/pixels_36_U/ram_reg" of size (depth=2 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "hyperspectral_hw_wrapped__GC0/pixels_37_U/ram_reg" of size (depth=2 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "hyperspectral_hw_wrapped__GC0/pixels_38_U/ram_reg" of size (depth=2 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "hyperspectral_hw_wrapped__GC0/pixels_39_U/ram_reg" of size (depth=2 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "hyperspectral_hw_wrapped__GC0/pixels_40_U/ram_reg" of size (depth=2 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "hyperspectral_hw_wrapped__GC0/pixels_41_U/ram_reg" of size (depth=2 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "hyperspectral_hw_wrapped__GC0/pixels_42_U/ram_reg" of size (depth=2 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "hyperspectral_hw_wrapped__GC0/pixels_43_U/ram_reg" of size (depth=2 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "hyperspectral_hw_wrapped__GC0/pixels_44_U/ram_reg" of size (depth=2 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "hyperspectral_hw_wrapped__GC0/pixels_45_U/ram_reg" of size (depth=2 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "hyperspectral_hw_wrapped__GC0/pixels_46_U/ram_reg" of size (depth=2 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "hyperspectral_hw_wrapped__GC0/pixels_47_U/ram_reg" of size (depth=2 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "hyperspectral_hw_wrapped__GC0/pixels_48_U/ram_reg" of size (depth=2 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "hyperspectral_hw_wrapped__GC0/pixels_49_U/ram_reg" of size (depth=2 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "hyperspectral_hw_wrapped__GC0/pixels_50_U/ram_reg" of size (depth=2 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "hyperspectral_hw_wrapped__GC0/pixels_51_U/ram_reg" of size (depth=2 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "hyperspectral_hw_wrapped__GC0/pixels_52_U/ram_reg" of size (depth=2 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "hyperspectral_hw_wrapped__GC0/pixels_53_U/ram_reg" of size (depth=2 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "hyperspectral_hw_wrapped__GC0/pixels_54_U/ram_reg" of size (depth=2 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "hyperspectral_hw_wrapped__GC0/pixels_55_U/ram_reg" of size (depth=2 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "hyperspectral_hw_wrapped__GC0/pixels_56_U/ram_reg" of size (depth=2 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "hyperspectral_hw_wrapped__GC0/pixels_57_U/ram_reg" of size (depth=2 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "hyperspectral_hw_wrapped__GC0/pixels_58_U/ram_reg" of size (depth=2 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "hyperspectral_hw_wrapped__GC0/pixels_59_U/ram_reg" of size (depth=2 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "hyperspectral_hw_wrapped__GC0/pixels_60_U/ram_reg" of size (depth=2 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "hyperspectral_hw_wrapped__GC0/pixels_61_U/ram_reg" of size (depth=2 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "hyperspectral_hw_wrapped__GC0/pixels_62_U/ram_reg" of size (depth=2 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "hyperspectral_hw_wrapped__GC0/pixels_63_U/ram_reg" of size (depth=2 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "hyperspectral_hw_wrapped__GC0/pixels_64_U/ram_reg" of size (depth=2 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "hyperspectral_hw_wrapped__GC0/pixels_65_U/ram_reg" of size (depth=2 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "hyperspectral_hw_wrapped__GC0/pixels_66_U/ram_reg" of size (depth=2 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "hyperspectral_hw_wrapped__GC0/pixels_67_U/ram_reg" of size (depth=2 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "hyperspectral_hw_wrapped__GC0/pixels_68_U/ram_reg" of size (depth=2 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "hyperspectral_hw_wrapped__GC0/pixels_69_U/ram_reg" of size (depth=2 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "hyperspectral_hw_wrapped__GC0/pixels_70_U/ram_reg" of size (depth=2 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "hyperspectral_hw_wrapped__GC0/pixels_71_U/ram_reg" of size (depth=2 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "hyperspectral_hw_wrapped__GC0/pixels_72_U/ram_reg" of size (depth=2 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "hyperspectral_hw_wrapped__GC0/pixels_73_U/ram_reg" of size (depth=2 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "hyperspectral_hw_wrapped__GC0/pixels_74_U/ram_reg" of size (depth=2 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "hyperspectral_hw_wrapped__GC0/pixels_75_U/ram_reg" of size (depth=2 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "hyperspectral_hw_wrapped__GC0/pixels_76_U/ram_reg" of size (depth=2 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "hyperspectral_hw_wrapped__GC0/pixels_77_U/ram_reg" of size (depth=2 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "hyperspectral_hw_wrapped__GC0/pixels_78_U/ram_reg" of size (depth=2 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "hyperspectral_hw_wrapped__GC0/pixels_79_U/ram_reg" of size (depth=2 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "hyperspectral_hw_wrapped__GC0/pixels_80_U/ram_reg" of size (depth=2 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "hyperspectral_hw_wrapped__GC0/pixels_81_U/ram_reg" of size (depth=2 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "hyperspectral_hw_wrapped__GC0/pixels_82_U/ram_reg" of size (depth=2 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "hyperspectral_hw_wrapped__GC0/pixels_83_U/ram_reg" of size (depth=2 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "hyperspectral_hw_wrapped__GC0/pixels_84_U/ram_reg" of size (depth=2 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "hyperspectral_hw_wrapped__GC0/pixels_85_U/ram_reg" of size (depth=2 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "hyperspectral_hw_wrapped__GC0/pixels_86_U/ram_reg" of size (depth=2 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "hyperspectral_hw_wrapped__GC0/pixels_87_U/ram_reg" of size (depth=2 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "hyperspectral_hw_wrapped__GC0/pixels_88_U/ram_reg" of size (depth=2 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "hyperspectral_hw_wrapped__GC0/pixels_89_U/ram_reg" of size (depth=2 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "hyperspectral_hw_wrapped__GC0/pixels_90_U/ram_reg" of size (depth=2 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "hyperspectral_hw_wrapped__GC0/pixels_91_U/ram_reg" of size (depth=2 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "hyperspectral_hw_wrapped__GC0/pixels_92_U/ram_reg" of size (depth=2 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "hyperspectral_hw_wrapped__GC0/pixels_93_U/ram_reg" of size (depth=2 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "hyperspectral_hw_wrapped__GC0/pixels_94_U/ram_reg" of size (depth=2 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "hyperspectral_hw_wrapped__GC0/pixels_95_U/ram_reg" of size (depth=2 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "hyperspectral_hw_wrapped__GC0/pixels_96_U/ram_reg" of size (depth=2 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "hyperspectral_hw_wrapped__GC0/pixels_97_U/ram_reg" of size (depth=2 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "hyperspectral_hw_wrapped__GC0/pixels_98_U/ram_reg" of size (depth=2 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Common 17-14] Message 'Synth 8-6904' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-6904' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "hyperspectral_hw_wrapped__GC0/ref_pixel_V_U/ram_reg"
INFO: [Synth 8-3971] The signal "hyperspectral_hw_wrapped__GC0/ref_pixel_V_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_93_2_fu_3056/ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_52_1_fu_2653/ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_93_2_fu_3056/\ap_CS_fsm_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_52_1_fu_2653/\ap_CS_fsm_reg[0] )
INFO: [Synth 8-3886] merging instance 'regslice_both_out_stream_V_dest_V_U/B_V_data_1_payload_B_reg[0]' (FDE) to 'regslice_both_out_stream_V_dest_V_U/B_V_data_1_payload_B_reg[2]'
INFO: [Synth 8-3886] merging instance 'regslice_both_out_stream_V_dest_V_U/B_V_data_1_payload_A_reg[0]' (FDE) to 'regslice_both_out_stream_V_dest_V_U/B_V_data_1_payload_A_reg[2]'
INFO: [Synth 8-3886] merging instance 'regslice_both_out_stream_V_dest_V_U/B_V_data_1_payload_B_reg[1]' (FDE) to 'regslice_both_out_stream_V_dest_V_U/B_V_data_1_payload_B_reg[3]'
INFO: [Synth 8-3886] merging instance 'regslice_both_out_stream_V_dest_V_U/B_V_data_1_payload_A_reg[1]' (FDE) to 'regslice_both_out_stream_V_dest_V_U/B_V_data_1_payload_A_reg[3]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (regslice_both_out_stream_V_dest_V_U/\B_V_data_1_payload_B_reg[2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (regslice_both_out_stream_V_dest_V_U/\B_V_data_1_payload_A_reg[2] )
INFO: [Synth 8-3886] merging instance 'regslice_both_out_stream_V_dest_V_U/B_V_data_1_payload_B_reg[3]' (FDE) to 'regslice_both_out_stream_V_dest_V_U/B_V_data_1_payload_B_reg[4]'
INFO: [Synth 8-3886] merging instance 'regslice_both_out_stream_V_dest_V_U/B_V_data_1_payload_A_reg[3]' (FDE) to 'regslice_both_out_stream_V_dest_V_U/B_V_data_1_payload_A_reg[4]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (regslice_both_out_stream_V_dest_V_U/\B_V_data_1_payload_B_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (regslice_both_out_stream_V_dest_V_U/\B_V_data_1_payload_A_reg[4] )
INFO: [Synth 8-3886] merging instance 'regslice_both_out_stream_V_id_V_U/B_V_data_1_payload_B_reg[0]' (FDE) to 'regslice_both_out_stream_V_id_V_U/B_V_data_1_payload_B_reg[2]'
INFO: [Synth 8-3886] merging instance 'regslice_both_out_stream_V_id_V_U/B_V_data_1_payload_A_reg[0]' (FDE) to 'regslice_both_out_stream_V_id_V_U/B_V_data_1_payload_A_reg[2]'
INFO: [Synth 8-3886] merging instance 'regslice_both_out_stream_V_id_V_U/B_V_data_1_payload_B_reg[1]' (FDE) to 'regslice_both_out_stream_V_id_V_U/B_V_data_1_payload_B_reg[3]'
INFO: [Synth 8-3886] merging instance 'regslice_both_out_stream_V_id_V_U/B_V_data_1_payload_A_reg[1]' (FDE) to 'regslice_both_out_stream_V_id_V_U/B_V_data_1_payload_A_reg[3]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (regslice_both_out_stream_V_id_V_U/\B_V_data_1_payload_B_reg[2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (regslice_both_out_stream_V_id_V_U/\B_V_data_1_payload_A_reg[2] )
INFO: [Synth 8-3886] merging instance 'regslice_both_out_stream_V_id_V_U/B_V_data_1_payload_B_reg[3]' (FDE) to 'regslice_both_out_stream_V_id_V_U/B_V_data_1_payload_B_reg[4]'
INFO: [Synth 8-3886] merging instance 'regslice_both_out_stream_V_id_V_U/B_V_data_1_payload_A_reg[3]' (FDE) to 'regslice_both_out_stream_V_id_V_U/B_V_data_1_payload_A_reg[4]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (regslice_both_out_stream_V_id_V_U/\B_V_data_1_payload_B_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (regslice_both_out_stream_V_id_V_U/\B_V_data_1_payload_A_reg[4] )
INFO: [Synth 8-3886] merging instance 'regslice_both_out_stream_V_user_V_U/B_V_data_1_payload_B_reg[0]' (FDE) to 'regslice_both_out_stream_V_user_V_U/B_V_data_1_payload_B_reg[1]'
INFO: [Synth 8-3886] merging instance 'regslice_both_out_stream_V_user_V_U/B_V_data_1_payload_A_reg[0]' (FDE) to 'regslice_both_out_stream_V_user_V_U/B_V_data_1_payload_A_reg[1]'
INFO: [Synth 8-3886] merging instance 'regslice_both_out_stream_V_user_V_U/B_V_data_1_payload_B_reg[1]' (FDE) to 'regslice_both_out_stream_V_user_V_U/B_V_data_1_payload_B_reg[3]'
INFO: [Synth 8-3886] merging instance 'regslice_both_out_stream_V_user_V_U/B_V_data_1_payload_A_reg[1]' (FDE) to 'regslice_both_out_stream_V_user_V_U/B_V_data_1_payload_A_reg[3]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (regslice_both_out_stream_V_user_V_U/\B_V_data_1_payload_B_reg[2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (regslice_both_out_stream_V_user_V_U/\B_V_data_1_payload_A_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (regslice_both_out_stream_V_user_V_U/\B_V_data_1_payload_B_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (regslice_both_out_stream_V_user_V_U/\B_V_data_1_payload_A_reg[3] )
INFO: [Synth 8-3886] merging instance 'regslice_both_out_stream_V_strb_V_U/B_V_data_1_payload_B_reg[0]' (FDE) to 'regslice_both_out_stream_V_strb_V_U/B_V_data_1_payload_B_reg[1]'
INFO: [Synth 8-3886] merging instance 'regslice_both_out_stream_V_strb_V_U/B_V_data_1_payload_A_reg[0]' (FDE) to 'regslice_both_out_stream_V_strb_V_U/B_V_data_1_payload_A_reg[1]'
INFO: [Synth 8-3886] merging instance 'regslice_both_out_stream_V_strb_V_U/B_V_data_1_payload_B_reg[1]' (FDE) to 'regslice_both_out_stream_V_strb_V_U/B_V_data_1_payload_B_reg[2]'
INFO: [Synth 8-3886] merging instance 'regslice_both_out_stream_V_strb_V_U/B_V_data_1_payload_A_reg[1]' (FDE) to 'regslice_both_out_stream_V_strb_V_U/B_V_data_1_payload_A_reg[2]'
INFO: [Synth 8-3886] merging instance 'regslice_both_out_stream_V_strb_V_U/B_V_data_1_payload_B_reg[2]' (FDE) to 'regslice_both_out_stream_V_strb_V_U/B_V_data_1_payload_B_reg[3]'
INFO: [Synth 8-3886] merging instance 'regslice_both_out_stream_V_strb_V_U/B_V_data_1_payload_A_reg[2]' (FDE) to 'regslice_both_out_stream_V_strb_V_U/B_V_data_1_payload_A_reg[3]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (regslice_both_out_stream_V_strb_V_U/\B_V_data_1_payload_B_reg[3] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (regslice_both_out_stream_V_strb_V_U/\B_V_data_1_payload_A_reg[3] )
INFO: [Synth 8-3886] merging instance 'regslice_both_out_stream_V_keep_V_U/B_V_data_1_payload_B_reg[0]' (FDE) to 'regslice_both_out_stream_V_keep_V_U/B_V_data_1_payload_B_reg[1]'
INFO: [Synth 8-3886] merging instance 'regslice_both_out_stream_V_keep_V_U/B_V_data_1_payload_A_reg[0]' (FDE) to 'regslice_both_out_stream_V_keep_V_U/B_V_data_1_payload_A_reg[1]'
INFO: [Synth 8-3886] merging instance 'regslice_both_out_stream_V_keep_V_U/B_V_data_1_payload_B_reg[1]' (FDE) to 'regslice_both_out_stream_V_keep_V_U/B_V_data_1_payload_B_reg[2]'
INFO: [Synth 8-3886] merging instance 'regslice_both_out_stream_V_keep_V_U/B_V_data_1_payload_A_reg[1]' (FDE) to 'regslice_both_out_stream_V_keep_V_U/B_V_data_1_payload_A_reg[2]'
INFO: [Synth 8-3886] merging instance 'regslice_both_out_stream_V_keep_V_U/B_V_data_1_payload_B_reg[2]' (FDE) to 'regslice_both_out_stream_V_keep_V_U/B_V_data_1_payload_B_reg[3]'
INFO: [Synth 8-3886] merging instance 'regslice_both_out_stream_V_keep_V_U/B_V_data_1_payload_A_reg[2]' (FDE) to 'regslice_both_out_stream_V_keep_V_U/B_V_data_1_payload_A_reg[3]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (regslice_both_out_stream_V_keep_V_U/\B_V_data_1_payload_B_reg[3] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (regslice_both_out_stream_V_keep_V_U/\B_V_data_1_payload_A_reg[3] )
INFO: [Synth 8-3886] merging instance 'CONTROL_BUS_s_axi_U/rdata_reg[4]' (FDE) to 'CONTROL_BUS_s_axi_U/rdata_reg[5]'
INFO: [Synth 8-3886] merging instance 'CONTROL_BUS_s_axi_U/rdata_reg[5]' (FDE) to 'CONTROL_BUS_s_axi_U/rdata_reg[6]'
INFO: [Synth 8-3886] merging instance 'CONTROL_BUS_s_axi_U/rdata_reg[6]' (FDE) to 'CONTROL_BUS_s_axi_U/rdata_reg[8]'
INFO: [Synth 8-3886] merging instance 'CONTROL_BUS_s_axi_U/rdata_reg[8]' (FDE) to 'CONTROL_BUS_s_axi_U/rdata_reg[10]'
INFO: [Synth 8-3886] merging instance 'CONTROL_BUS_s_axi_U/rdata_reg[10]' (FDE) to 'CONTROL_BUS_s_axi_U/rdata_reg[11]'
INFO: [Synth 8-3886] merging instance 'CONTROL_BUS_s_axi_U/rdata_reg[11]' (FDE) to 'CONTROL_BUS_s_axi_U/rdata_reg[12]'
INFO: [Synth 8-3886] merging instance 'CONTROL_BUS_s_axi_U/rdata_reg[12]' (FDE) to 'CONTROL_BUS_s_axi_U/rdata_reg[13]'
INFO: [Synth 8-3886] merging instance 'CONTROL_BUS_s_axi_U/rdata_reg[13]' (FDE) to 'CONTROL_BUS_s_axi_U/rdata_reg[14]'
INFO: [Synth 8-3886] merging instance 'CONTROL_BUS_s_axi_U/rdata_reg[14]' (FDE) to 'CONTROL_BUS_s_axi_U/rdata_reg[15]'
INFO: [Synth 8-3886] merging instance 'CONTROL_BUS_s_axi_U/rdata_reg[15]' (FDE) to 'CONTROL_BUS_s_axi_U/rdata_reg[16]'
INFO: [Synth 8-3886] merging instance 'CONTROL_BUS_s_axi_U/rdata_reg[16]' (FDE) to 'CONTROL_BUS_s_axi_U/rdata_reg[17]'
INFO: [Synth 8-3886] merging instance 'CONTROL_BUS_s_axi_U/rdata_reg[17]' (FDE) to 'CONTROL_BUS_s_axi_U/rdata_reg[18]'
INFO: [Synth 8-3886] merging instance 'CONTROL_BUS_s_axi_U/rdata_reg[18]' (FDE) to 'CONTROL_BUS_s_axi_U/rdata_reg[19]'
INFO: [Synth 8-3886] merging instance 'CONTROL_BUS_s_axi_U/rdata_reg[19]' (FDE) to 'CONTROL_BUS_s_axi_U/rdata_reg[20]'
INFO: [Synth 8-3886] merging instance 'CONTROL_BUS_s_axi_U/rdata_reg[20]' (FDE) to 'CONTROL_BUS_s_axi_U/rdata_reg[21]'
INFO: [Synth 8-3886] merging instance 'CONTROL_BUS_s_axi_U/rdata_reg[21]' (FDE) to 'CONTROL_BUS_s_axi_U/rdata_reg[22]'
INFO: [Synth 8-3886] merging instance 'CONTROL_BUS_s_axi_U/rdata_reg[22]' (FDE) to 'CONTROL_BUS_s_axi_U/rdata_reg[23]'
INFO: [Synth 8-3886] merging instance 'CONTROL_BUS_s_axi_U/rdata_reg[23]' (FDE) to 'CONTROL_BUS_s_axi_U/rdata_reg[24]'
INFO: [Synth 8-3886] merging instance 'CONTROL_BUS_s_axi_U/rdata_reg[24]' (FDE) to 'CONTROL_BUS_s_axi_U/rdata_reg[25]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (CONTROL_BUS_s_axi_U/\rdata_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_93_2_fu_3056/\i_1_reg_4486_reg[0] )
WARNING: [Synth 8-3332] Sequential element (FSM_onehot_wstate_reg[0]) is unused and will be removed from module hyperspectral_hw_wrapped_CONTROL_BUS_s_axi.
WARNING: [Synth 8-3332] Sequential element (FSM_onehot_rstate_reg[0]) is unused and will be removed from module hyperspectral_hw_wrapped_CONTROL_BUS_s_axi.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:47 ; elapsed = 00:01:34 . Memory (MB): peak = 3230.316 ; gain = 616.203 ; free physical = 2256 ; free virtual = 3850
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:55 ; elapsed = 00:01:46 . Memory (MB): peak = 3433.809 ; gain = 819.695 ; free physical = 2145 ; free virtual = 3910
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:42 ; elapsed = 00:02:35 . Memory (MB): peak = 3721.059 ; gain = 1106.945 ; free physical = 9115 ; free virtual = 10895
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance inst/i_1/ref_pixel_V_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_1/ref_pixel_V_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:48 ; elapsed = 00:02:52 . Memory (MB): peak = 3732.984 ; gain = 1118.871 ; free physical = 7817 ; free virtual = 9608
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance inst/ref_pixel_V_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/ref_pixel_V_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:55 ; elapsed = 00:03:00 . Memory (MB): peak = 3732.984 ; gain = 1118.871 ; free physical = 7821 ; free virtual = 9645
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:55 ; elapsed = 00:03:00 . Memory (MB): peak = 3732.984 ; gain = 1118.871 ; free physical = 7822 ; free virtual = 9645
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:58 ; elapsed = 00:03:03 . Memory (MB): peak = 3732.984 ; gain = 1118.871 ; free physical = 7841 ; free virtual = 9665
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:58 ; elapsed = 00:03:03 . Memory (MB): peak = 3732.984 ; gain = 1118.871 ; free physical = 7841 ; free virtual = 9664
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:58 ; elapsed = 00:03:04 . Memory (MB): peak = 3732.984 ; gain = 1118.871 ; free physical = 7840 ; free virtual = 9663
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:58 ; elapsed = 00:03:04 . Memory (MB): peak = 3732.984 ; gain = 1118.871 ; free physical = 7840 ; free virtual = 9663
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

DSP Final Report (the ' indicates corresponding REG is set)
+------------------------------------+-----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name                         | DSP Mapping     | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------------------------------+-----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|dsp48e1_wrapper_366                 | Dynamic         | -      | -      | -      | -      | 40     | -    | -    | -    | -    | 0     | 0    | 1    | 
|dsp48e1_wrapper__parameterized0_320 | C+A'*B'         | 24     | 16     | 35     | -      | 35     | 1    | 1    | 1    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper                     | Dynamic         | -      | -      | -      | -      | 40     | -    | -    | -    | -    | 0     | 0    | 1    | 
|dsp48e1_wrapper__parameterized0     | C+A'*B'         | 24     | 16     | 35     | -      | 35     | 1    | 1    | 1    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized1_247 | (A*B)'          | 24     | 17     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|dsp48e1_wrapper__parameterized2_248 | PCIN>>17+(A*B)' | 0      | 7      | -      | -      | 31     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|dsp48e1_wrapper__parameterized3_245 | PCIN+A:B+C      | 22     | 0      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized1     | (A*B)'          | 24     | 17     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|dsp48e1_wrapper__parameterized2     | PCIN>>17+(A*B)' | 0      | 7      | -      | -      | 31     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|dsp48e1_wrapper__parameterized3     | PCIN+A:B+C      | 22     | 0      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+------------------------------------+-----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+


Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |CARRY8   |   542|
|2     |DSP48E1  |    10|
|3     |LUT1     |    37|
|4     |LUT2     |   454|
|5     |LUT3     |  1219|
|6     |LUT4     |  3316|
|7     |LUT5     |   859|
|8     |LUT6     |  4293|
|9     |MUXCY    |   767|
|10    |MUXF7    |   385|
|11    |MUXF8    |   128|
|12    |RAM16X1S |  2880|
|13    |RAMB18E2 |     1|
|14    |SRL16E   |  3639|
|15    |XORCY    |   564|
|16    |FDE      |     6|
|17    |FDRE     | 25821|
|18    |FDSE     |     8|
+------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:59 ; elapsed = 00:03:04 . Memory (MB): peak = 3732.984 ; gain = 1118.871 ; free physical = 7840 ; free virtual = 9663
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 157 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:53 ; elapsed = 00:02:59 . Memory (MB): peak = 3732.984 ; gain = 938.121 ; free physical = 14911 ; free virtual = 16735
Synthesis Optimization Complete : Time (s): cpu = 00:02:03 ; elapsed = 00:03:08 . Memory (MB): peak = 3732.984 ; gain = 1118.871 ; free physical = 14929 ; free virtual = 16739
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.34 ; elapsed = 00:00:00.33 . Memory (MB): peak = 3732.984 ; gain = 0.000 ; free physical = 14899 ; free virtual = 16710
INFO: [Netlist 29-17] Analyzing 5282 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3777.086 ; gain = 0.000 ; free physical = 14871 ; free virtual = 16682
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 3018 instances were transformed.
  (CARRY4) => CARRY8: 122 instances
  DSP48E1 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 10 instances
  FDE => FDRE: 6 instances
  RAM16X1S => RAM32X1S (RAMS32): 2880 instances

Synth Design complete, checksum: acb71191
INFO: [Common 17-83] Releasing license: Synthesis
355 Infos, 104 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:02:14 ; elapsed = 00:03:21 . Memory (MB): peak = 3777.086 ; gain = 1162.973 ; free physical = 15100 ; free virtual = 16910
INFO: [Common 17-1381] The checkpoint '/home/andresitocc99/Documentos/SSEE_Xilinx/Vivado/hyperspectral/hyperspectral.runs/design_1_hyperspectral_hw_wra_0_0_synth_1/design_1_hyperspectral_hw_wra_0_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP design_1_hyperspectral_hw_wra_0_0, cache-ID = 01b4266fa9122889
INFO: [Coretcl 2-1174] Renamed 589 cell refs.
INFO: [Common 17-1381] The checkpoint '/home/andresitocc99/Documentos/SSEE_Xilinx/Vivado/hyperspectral/hyperspectral.runs/design_1_hyperspectral_hw_wra_0_0_synth_1/design_1_hyperspectral_hw_wra_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_hyperspectral_hw_wra_0_0_utilization_synth.rpt -pb design_1_hyperspectral_hw_wra_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Oct 14 02:33:09 2024...
