Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date         : Fri Jul 26 15:05:28 2019
| Host         : RTRKOS054 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -rpx design_1_wrapper_timing_summary_routed.rpx
| Design       : design_1_wrapper
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 33 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     95.446        0.000                      0                   63        0.047        0.000                      0                   63        2.000        0.000                       0                    39  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                              Waveform(ns)         Period(ns)      Frequency(MHz)
-----                              ------------         ----------      --------------
clk                                {0.000 4.000}        8.000           125.000         
  clk_out1_design_1_clk_wiz_0_0    {0.000 50.000}       100.000         10.000          
  clkfbout_design_1_clk_wiz_0_0    {0.000 4.000}        8.000           125.000         
sys_clk_pin                        {0.000 4.000}        8.000           125.000         
  clk_out1_design_1_clk_wiz_0_0_1  {0.000 50.000}       100.000         10.000          
  clkfbout_design_1_clk_wiz_0_0_1  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                                  2.000        0.000                       0                     1  
  clk_out1_design_1_clk_wiz_0_0         95.446        0.000                      0                   63        0.152        0.000                      0                   63       49.500        0.000                       0                    35  
  clkfbout_design_1_clk_wiz_0_0                                                                                                                                                      5.845        0.000                       0                     3  
sys_clk_pin                                                                                                                                                                          2.000        0.000                       0                     1  
  clk_out1_design_1_clk_wiz_0_0_1       95.448        0.000                      0                   63        0.152        0.000                      0                   63       49.500        0.000                       0                    35  
  clkfbout_design_1_clk_wiz_0_0_1                                                                                                                                                    5.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                       To Clock                             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                       --------                             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_design_1_clk_wiz_0_0_1  clk_out1_design_1_clk_wiz_0_0         95.446        0.000                      0                   63        0.047        0.000                      0                   63  
clk_out1_design_1_clk_wiz_0_0    clk_out1_design_1_clk_wiz_0_0_1       95.446        0.000                      0                   63        0.047        0.000                      0                   63  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       8.000       92.000     MMCME2_ADV_X0Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_1_clk_wiz_0_0
  To Clock:  clk_out1_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       95.446ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.152ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             95.446ns  (required time - arrival time)
  Source:                 design_1_i/PC_0/U0/prescaler_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/PC_0/U0/prescaler_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@100.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.484ns  (logic 2.150ns (47.945%)  route 2.334ns (52.055%))
  Logic Levels:           9  (CARRY4=6 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.359ns = ( 98.641 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.711ns
    Clock Pessimism Removal (CPR):    0.622ns
  Clock Uncertainty:      0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=33, routed)          1.648    -0.711    design_1_i/PC_0/U0/clk
    SLICE_X35Y69         FDCE                                         r  design_1_i/PC_0/U0/prescaler_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y69         FDCE (Prop_fdce_C_Q)         0.456    -0.255 r  design_1_i/PC_0/U0/prescaler_reg[9]/Q
                         net (fo=2, routed)           0.721     0.467    design_1_i/PC_0/U0/prescaler_reg[9]
    SLICE_X34Y69         LUT4 (Prop_lut4_I2_O)        0.124     0.591 r  design_1_i/PC_0/U0/saddress[0]_i_7/O
                         net (fo=1, routed)           0.417     1.008    design_1_i/PC_0/U0/saddress[0]_i_7_n_0
    SLICE_X34Y70         LUT5 (Prop_lut5_I4_O)        0.124     1.132 r  design_1_i/PC_0/U0/saddress[0]_i_4/O
                         net (fo=25, routed)          1.195     2.328    design_1_i/PC_0/U0/saddress[0]_i_4_n_0
    SLICE_X35Y67         LUT5 (Prop_lut5_I3_O)        0.124     2.452 r  design_1_i/PC_0/U0/prescaler[0]_i_6/O
                         net (fo=1, routed)           0.000     2.452    design_1_i/PC_0/U0/prescaler[0]_i_6_n_0
    SLICE_X35Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.984 r  design_1_i/PC_0/U0/prescaler_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.984    design_1_i/PC_0/U0/prescaler_reg[0]_i_1_n_0
    SLICE_X35Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.098 r  design_1_i/PC_0/U0/prescaler_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.098    design_1_i/PC_0/U0/prescaler_reg[4]_i_1_n_0
    SLICE_X35Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.212 r  design_1_i/PC_0/U0/prescaler_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.212    design_1_i/PC_0/U0/prescaler_reg[8]_i_1_n_0
    SLICE_X35Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.326 r  design_1_i/PC_0/U0/prescaler_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.326    design_1_i/PC_0/U0/prescaler_reg[12]_i_1_n_0
    SLICE_X35Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.440 r  design_1_i/PC_0/U0/prescaler_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.440    design_1_i/PC_0/U0/prescaler_reg[16]_i_1_n_0
    SLICE_X35Y72         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.774 r  design_1_i/PC_0/U0/prescaler_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     3.774    design_1_i/PC_0/U0/prescaler_reg[20]_i_1_n_6
    SLICE_X35Y72         FDCE                                         r  design_1_i/PC_0/U0/prescaler_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    L16                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421   101.421 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.583    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    95.478 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    97.077    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    97.168 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=33, routed)          1.473    98.641    design_1_i/PC_0/U0/clk
    SLICE_X35Y72         FDCE                                         r  design_1_i/PC_0/U0/prescaler_reg[21]/C
                         clock pessimism              0.622    99.262    
                         clock uncertainty           -0.105    99.157    
    SLICE_X35Y72         FDCE (Setup_fdce_C_D)        0.062    99.219    design_1_i/PC_0/U0/prescaler_reg[21]
  -------------------------------------------------------------------
                         required time                         99.219    
                         arrival time                          -3.774    
  -------------------------------------------------------------------
                         slack                                 95.446    

Slack (MET) :             95.541ns  (required time - arrival time)
  Source:                 design_1_i/PC_0/U0/prescaler_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/PC_0/U0/prescaler_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@100.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.389ns  (logic 2.055ns (46.819%)  route 2.334ns (53.181%))
  Logic Levels:           9  (CARRY4=6 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.359ns = ( 98.641 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.711ns
    Clock Pessimism Removal (CPR):    0.622ns
  Clock Uncertainty:      0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=33, routed)          1.648    -0.711    design_1_i/PC_0/U0/clk
    SLICE_X35Y69         FDCE                                         r  design_1_i/PC_0/U0/prescaler_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y69         FDCE (Prop_fdce_C_Q)         0.456    -0.255 r  design_1_i/PC_0/U0/prescaler_reg[9]/Q
                         net (fo=2, routed)           0.721     0.467    design_1_i/PC_0/U0/prescaler_reg[9]
    SLICE_X34Y69         LUT4 (Prop_lut4_I2_O)        0.124     0.591 r  design_1_i/PC_0/U0/saddress[0]_i_7/O
                         net (fo=1, routed)           0.417     1.008    design_1_i/PC_0/U0/saddress[0]_i_7_n_0
    SLICE_X34Y70         LUT5 (Prop_lut5_I4_O)        0.124     1.132 r  design_1_i/PC_0/U0/saddress[0]_i_4/O
                         net (fo=25, routed)          1.195     2.328    design_1_i/PC_0/U0/saddress[0]_i_4_n_0
    SLICE_X35Y67         LUT5 (Prop_lut5_I3_O)        0.124     2.452 r  design_1_i/PC_0/U0/prescaler[0]_i_6/O
                         net (fo=1, routed)           0.000     2.452    design_1_i/PC_0/U0/prescaler[0]_i_6_n_0
    SLICE_X35Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.984 r  design_1_i/PC_0/U0/prescaler_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.984    design_1_i/PC_0/U0/prescaler_reg[0]_i_1_n_0
    SLICE_X35Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.098 r  design_1_i/PC_0/U0/prescaler_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.098    design_1_i/PC_0/U0/prescaler_reg[4]_i_1_n_0
    SLICE_X35Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.212 r  design_1_i/PC_0/U0/prescaler_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.212    design_1_i/PC_0/U0/prescaler_reg[8]_i_1_n_0
    SLICE_X35Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.326 r  design_1_i/PC_0/U0/prescaler_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.326    design_1_i/PC_0/U0/prescaler_reg[12]_i_1_n_0
    SLICE_X35Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.440 r  design_1_i/PC_0/U0/prescaler_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.440    design_1_i/PC_0/U0/prescaler_reg[16]_i_1_n_0
    SLICE_X35Y72         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     3.679 r  design_1_i/PC_0/U0/prescaler_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     3.679    design_1_i/PC_0/U0/prescaler_reg[20]_i_1_n_5
    SLICE_X35Y72         FDCE                                         r  design_1_i/PC_0/U0/prescaler_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    L16                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421   101.421 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.583    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    95.478 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    97.077    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    97.168 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=33, routed)          1.473    98.641    design_1_i/PC_0/U0/clk
    SLICE_X35Y72         FDCE                                         r  design_1_i/PC_0/U0/prescaler_reg[22]/C
                         clock pessimism              0.622    99.262    
                         clock uncertainty           -0.105    99.157    
    SLICE_X35Y72         FDCE (Setup_fdce_C_D)        0.062    99.219    design_1_i/PC_0/U0/prescaler_reg[22]
  -------------------------------------------------------------------
                         required time                         99.219    
                         arrival time                          -3.679    
  -------------------------------------------------------------------
                         slack                                 95.541    

Slack (MET) :             95.557ns  (required time - arrival time)
  Source:                 design_1_i/PC_0/U0/prescaler_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/PC_0/U0/prescaler_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@100.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.373ns  (logic 2.039ns (46.624%)  route 2.334ns (53.376%))
  Logic Levels:           9  (CARRY4=6 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.359ns = ( 98.641 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.711ns
    Clock Pessimism Removal (CPR):    0.622ns
  Clock Uncertainty:      0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=33, routed)          1.648    -0.711    design_1_i/PC_0/U0/clk
    SLICE_X35Y69         FDCE                                         r  design_1_i/PC_0/U0/prescaler_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y69         FDCE (Prop_fdce_C_Q)         0.456    -0.255 r  design_1_i/PC_0/U0/prescaler_reg[9]/Q
                         net (fo=2, routed)           0.721     0.467    design_1_i/PC_0/U0/prescaler_reg[9]
    SLICE_X34Y69         LUT4 (Prop_lut4_I2_O)        0.124     0.591 r  design_1_i/PC_0/U0/saddress[0]_i_7/O
                         net (fo=1, routed)           0.417     1.008    design_1_i/PC_0/U0/saddress[0]_i_7_n_0
    SLICE_X34Y70         LUT5 (Prop_lut5_I4_O)        0.124     1.132 r  design_1_i/PC_0/U0/saddress[0]_i_4/O
                         net (fo=25, routed)          1.195     2.328    design_1_i/PC_0/U0/saddress[0]_i_4_n_0
    SLICE_X35Y67         LUT5 (Prop_lut5_I3_O)        0.124     2.452 r  design_1_i/PC_0/U0/prescaler[0]_i_6/O
                         net (fo=1, routed)           0.000     2.452    design_1_i/PC_0/U0/prescaler[0]_i_6_n_0
    SLICE_X35Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.984 r  design_1_i/PC_0/U0/prescaler_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.984    design_1_i/PC_0/U0/prescaler_reg[0]_i_1_n_0
    SLICE_X35Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.098 r  design_1_i/PC_0/U0/prescaler_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.098    design_1_i/PC_0/U0/prescaler_reg[4]_i_1_n_0
    SLICE_X35Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.212 r  design_1_i/PC_0/U0/prescaler_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.212    design_1_i/PC_0/U0/prescaler_reg[8]_i_1_n_0
    SLICE_X35Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.326 r  design_1_i/PC_0/U0/prescaler_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.326    design_1_i/PC_0/U0/prescaler_reg[12]_i_1_n_0
    SLICE_X35Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.440 r  design_1_i/PC_0/U0/prescaler_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.440    design_1_i/PC_0/U0/prescaler_reg[16]_i_1_n_0
    SLICE_X35Y72         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     3.663 r  design_1_i/PC_0/U0/prescaler_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     3.663    design_1_i/PC_0/U0/prescaler_reg[20]_i_1_n_7
    SLICE_X35Y72         FDCE                                         r  design_1_i/PC_0/U0/prescaler_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    L16                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421   101.421 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.583    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    95.478 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    97.077    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    97.168 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=33, routed)          1.473    98.641    design_1_i/PC_0/U0/clk
    SLICE_X35Y72         FDCE                                         r  design_1_i/PC_0/U0/prescaler_reg[20]/C
                         clock pessimism              0.622    99.262    
                         clock uncertainty           -0.105    99.157    
    SLICE_X35Y72         FDCE (Setup_fdce_C_D)        0.062    99.219    design_1_i/PC_0/U0/prescaler_reg[20]
  -------------------------------------------------------------------
                         required time                         99.219    
                         arrival time                          -3.663    
  -------------------------------------------------------------------
                         slack                                 95.557    

Slack (MET) :             95.562ns  (required time - arrival time)
  Source:                 design_1_i/PC_0/U0/prescaler_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/PC_0/U0/prescaler_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@100.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.370ns  (logic 2.036ns (46.587%)  route 2.334ns (53.413%))
  Logic Levels:           8  (CARRY4=5 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.357ns = ( 98.643 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.711ns
    Clock Pessimism Removal (CPR):    0.622ns
  Clock Uncertainty:      0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=33, routed)          1.648    -0.711    design_1_i/PC_0/U0/clk
    SLICE_X35Y69         FDCE                                         r  design_1_i/PC_0/U0/prescaler_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y69         FDCE (Prop_fdce_C_Q)         0.456    -0.255 r  design_1_i/PC_0/U0/prescaler_reg[9]/Q
                         net (fo=2, routed)           0.721     0.467    design_1_i/PC_0/U0/prescaler_reg[9]
    SLICE_X34Y69         LUT4 (Prop_lut4_I2_O)        0.124     0.591 r  design_1_i/PC_0/U0/saddress[0]_i_7/O
                         net (fo=1, routed)           0.417     1.008    design_1_i/PC_0/U0/saddress[0]_i_7_n_0
    SLICE_X34Y70         LUT5 (Prop_lut5_I4_O)        0.124     1.132 r  design_1_i/PC_0/U0/saddress[0]_i_4/O
                         net (fo=25, routed)          1.195     2.328    design_1_i/PC_0/U0/saddress[0]_i_4_n_0
    SLICE_X35Y67         LUT5 (Prop_lut5_I3_O)        0.124     2.452 r  design_1_i/PC_0/U0/prescaler[0]_i_6/O
                         net (fo=1, routed)           0.000     2.452    design_1_i/PC_0/U0/prescaler[0]_i_6_n_0
    SLICE_X35Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.984 r  design_1_i/PC_0/U0/prescaler_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.984    design_1_i/PC_0/U0/prescaler_reg[0]_i_1_n_0
    SLICE_X35Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.098 r  design_1_i/PC_0/U0/prescaler_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.098    design_1_i/PC_0/U0/prescaler_reg[4]_i_1_n_0
    SLICE_X35Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.212 r  design_1_i/PC_0/U0/prescaler_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.212    design_1_i/PC_0/U0/prescaler_reg[8]_i_1_n_0
    SLICE_X35Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.326 r  design_1_i/PC_0/U0/prescaler_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.326    design_1_i/PC_0/U0/prescaler_reg[12]_i_1_n_0
    SLICE_X35Y71         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.660 r  design_1_i/PC_0/U0/prescaler_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     3.660    design_1_i/PC_0/U0/prescaler_reg[16]_i_1_n_6
    SLICE_X35Y71         FDCE                                         r  design_1_i/PC_0/U0/prescaler_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    L16                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421   101.421 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.583    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    95.478 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    97.077    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    97.168 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=33, routed)          1.475    98.643    design_1_i/PC_0/U0/clk
    SLICE_X35Y71         FDCE                                         r  design_1_i/PC_0/U0/prescaler_reg[17]/C
                         clock pessimism              0.622    99.264    
                         clock uncertainty           -0.105    99.159    
    SLICE_X35Y71         FDCE (Setup_fdce_C_D)        0.062    99.221    design_1_i/PC_0/U0/prescaler_reg[17]
  -------------------------------------------------------------------
                         required time                         99.221    
                         arrival time                          -3.660    
  -------------------------------------------------------------------
                         slack                                 95.562    

Slack (MET) :             95.583ns  (required time - arrival time)
  Source:                 design_1_i/PC_0/U0/prescaler_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/PC_0/U0/prescaler_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@100.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.349ns  (logic 2.015ns (46.330%)  route 2.334ns (53.670%))
  Logic Levels:           8  (CARRY4=5 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.357ns = ( 98.643 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.711ns
    Clock Pessimism Removal (CPR):    0.622ns
  Clock Uncertainty:      0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=33, routed)          1.648    -0.711    design_1_i/PC_0/U0/clk
    SLICE_X35Y69         FDCE                                         r  design_1_i/PC_0/U0/prescaler_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y69         FDCE (Prop_fdce_C_Q)         0.456    -0.255 r  design_1_i/PC_0/U0/prescaler_reg[9]/Q
                         net (fo=2, routed)           0.721     0.467    design_1_i/PC_0/U0/prescaler_reg[9]
    SLICE_X34Y69         LUT4 (Prop_lut4_I2_O)        0.124     0.591 r  design_1_i/PC_0/U0/saddress[0]_i_7/O
                         net (fo=1, routed)           0.417     1.008    design_1_i/PC_0/U0/saddress[0]_i_7_n_0
    SLICE_X34Y70         LUT5 (Prop_lut5_I4_O)        0.124     1.132 r  design_1_i/PC_0/U0/saddress[0]_i_4/O
                         net (fo=25, routed)          1.195     2.328    design_1_i/PC_0/U0/saddress[0]_i_4_n_0
    SLICE_X35Y67         LUT5 (Prop_lut5_I3_O)        0.124     2.452 r  design_1_i/PC_0/U0/prescaler[0]_i_6/O
                         net (fo=1, routed)           0.000     2.452    design_1_i/PC_0/U0/prescaler[0]_i_6_n_0
    SLICE_X35Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.984 r  design_1_i/PC_0/U0/prescaler_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.984    design_1_i/PC_0/U0/prescaler_reg[0]_i_1_n_0
    SLICE_X35Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.098 r  design_1_i/PC_0/U0/prescaler_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.098    design_1_i/PC_0/U0/prescaler_reg[4]_i_1_n_0
    SLICE_X35Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.212 r  design_1_i/PC_0/U0/prescaler_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.212    design_1_i/PC_0/U0/prescaler_reg[8]_i_1_n_0
    SLICE_X35Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.326 r  design_1_i/PC_0/U0/prescaler_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.326    design_1_i/PC_0/U0/prescaler_reg[12]_i_1_n_0
    SLICE_X35Y71         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     3.639 r  design_1_i/PC_0/U0/prescaler_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     3.639    design_1_i/PC_0/U0/prescaler_reg[16]_i_1_n_4
    SLICE_X35Y71         FDCE                                         r  design_1_i/PC_0/U0/prescaler_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    L16                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421   101.421 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.583    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    95.478 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    97.077    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    97.168 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=33, routed)          1.475    98.643    design_1_i/PC_0/U0/clk
    SLICE_X35Y71         FDCE                                         r  design_1_i/PC_0/U0/prescaler_reg[19]/C
                         clock pessimism              0.622    99.264    
                         clock uncertainty           -0.105    99.159    
    SLICE_X35Y71         FDCE (Setup_fdce_C_D)        0.062    99.221    design_1_i/PC_0/U0/prescaler_reg[19]
  -------------------------------------------------------------------
                         required time                         99.221    
                         arrival time                          -3.639    
  -------------------------------------------------------------------
                         slack                                 95.583    

Slack (MET) :             95.657ns  (required time - arrival time)
  Source:                 design_1_i/PC_0/U0/prescaler_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/PC_0/U0/prescaler_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@100.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.275ns  (logic 1.941ns (45.401%)  route 2.334ns (54.599%))
  Logic Levels:           8  (CARRY4=5 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.357ns = ( 98.643 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.711ns
    Clock Pessimism Removal (CPR):    0.622ns
  Clock Uncertainty:      0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=33, routed)          1.648    -0.711    design_1_i/PC_0/U0/clk
    SLICE_X35Y69         FDCE                                         r  design_1_i/PC_0/U0/prescaler_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y69         FDCE (Prop_fdce_C_Q)         0.456    -0.255 r  design_1_i/PC_0/U0/prescaler_reg[9]/Q
                         net (fo=2, routed)           0.721     0.467    design_1_i/PC_0/U0/prescaler_reg[9]
    SLICE_X34Y69         LUT4 (Prop_lut4_I2_O)        0.124     0.591 r  design_1_i/PC_0/U0/saddress[0]_i_7/O
                         net (fo=1, routed)           0.417     1.008    design_1_i/PC_0/U0/saddress[0]_i_7_n_0
    SLICE_X34Y70         LUT5 (Prop_lut5_I4_O)        0.124     1.132 r  design_1_i/PC_0/U0/saddress[0]_i_4/O
                         net (fo=25, routed)          1.195     2.328    design_1_i/PC_0/U0/saddress[0]_i_4_n_0
    SLICE_X35Y67         LUT5 (Prop_lut5_I3_O)        0.124     2.452 r  design_1_i/PC_0/U0/prescaler[0]_i_6/O
                         net (fo=1, routed)           0.000     2.452    design_1_i/PC_0/U0/prescaler[0]_i_6_n_0
    SLICE_X35Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.984 r  design_1_i/PC_0/U0/prescaler_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.984    design_1_i/PC_0/U0/prescaler_reg[0]_i_1_n_0
    SLICE_X35Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.098 r  design_1_i/PC_0/U0/prescaler_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.098    design_1_i/PC_0/U0/prescaler_reg[4]_i_1_n_0
    SLICE_X35Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.212 r  design_1_i/PC_0/U0/prescaler_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.212    design_1_i/PC_0/U0/prescaler_reg[8]_i_1_n_0
    SLICE_X35Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.326 r  design_1_i/PC_0/U0/prescaler_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.326    design_1_i/PC_0/U0/prescaler_reg[12]_i_1_n_0
    SLICE_X35Y71         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     3.565 r  design_1_i/PC_0/U0/prescaler_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     3.565    design_1_i/PC_0/U0/prescaler_reg[16]_i_1_n_5
    SLICE_X35Y71         FDCE                                         r  design_1_i/PC_0/U0/prescaler_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    L16                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421   101.421 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.583    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    95.478 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    97.077    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    97.168 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=33, routed)          1.475    98.643    design_1_i/PC_0/U0/clk
    SLICE_X35Y71         FDCE                                         r  design_1_i/PC_0/U0/prescaler_reg[18]/C
                         clock pessimism              0.622    99.264    
                         clock uncertainty           -0.105    99.159    
    SLICE_X35Y71         FDCE (Setup_fdce_C_D)        0.062    99.221    design_1_i/PC_0/U0/prescaler_reg[18]
  -------------------------------------------------------------------
                         required time                         99.221    
                         arrival time                          -3.565    
  -------------------------------------------------------------------
                         slack                                 95.657    

Slack (MET) :             95.673ns  (required time - arrival time)
  Source:                 design_1_i/PC_0/U0/prescaler_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/PC_0/U0/prescaler_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@100.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.259ns  (logic 1.925ns (45.195%)  route 2.334ns (54.805%))
  Logic Levels:           8  (CARRY4=5 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.357ns = ( 98.643 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.711ns
    Clock Pessimism Removal (CPR):    0.622ns
  Clock Uncertainty:      0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=33, routed)          1.648    -0.711    design_1_i/PC_0/U0/clk
    SLICE_X35Y69         FDCE                                         r  design_1_i/PC_0/U0/prescaler_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y69         FDCE (Prop_fdce_C_Q)         0.456    -0.255 r  design_1_i/PC_0/U0/prescaler_reg[9]/Q
                         net (fo=2, routed)           0.721     0.467    design_1_i/PC_0/U0/prescaler_reg[9]
    SLICE_X34Y69         LUT4 (Prop_lut4_I2_O)        0.124     0.591 r  design_1_i/PC_0/U0/saddress[0]_i_7/O
                         net (fo=1, routed)           0.417     1.008    design_1_i/PC_0/U0/saddress[0]_i_7_n_0
    SLICE_X34Y70         LUT5 (Prop_lut5_I4_O)        0.124     1.132 r  design_1_i/PC_0/U0/saddress[0]_i_4/O
                         net (fo=25, routed)          1.195     2.328    design_1_i/PC_0/U0/saddress[0]_i_4_n_0
    SLICE_X35Y67         LUT5 (Prop_lut5_I3_O)        0.124     2.452 r  design_1_i/PC_0/U0/prescaler[0]_i_6/O
                         net (fo=1, routed)           0.000     2.452    design_1_i/PC_0/U0/prescaler[0]_i_6_n_0
    SLICE_X35Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.984 r  design_1_i/PC_0/U0/prescaler_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.984    design_1_i/PC_0/U0/prescaler_reg[0]_i_1_n_0
    SLICE_X35Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.098 r  design_1_i/PC_0/U0/prescaler_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.098    design_1_i/PC_0/U0/prescaler_reg[4]_i_1_n_0
    SLICE_X35Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.212 r  design_1_i/PC_0/U0/prescaler_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.212    design_1_i/PC_0/U0/prescaler_reg[8]_i_1_n_0
    SLICE_X35Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.326 r  design_1_i/PC_0/U0/prescaler_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.326    design_1_i/PC_0/U0/prescaler_reg[12]_i_1_n_0
    SLICE_X35Y71         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     3.549 r  design_1_i/PC_0/U0/prescaler_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     3.549    design_1_i/PC_0/U0/prescaler_reg[16]_i_1_n_7
    SLICE_X35Y71         FDCE                                         r  design_1_i/PC_0/U0/prescaler_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    L16                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421   101.421 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.583    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    95.478 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    97.077    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    97.168 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=33, routed)          1.475    98.643    design_1_i/PC_0/U0/clk
    SLICE_X35Y71         FDCE                                         r  design_1_i/PC_0/U0/prescaler_reg[16]/C
                         clock pessimism              0.622    99.264    
                         clock uncertainty           -0.105    99.159    
    SLICE_X35Y71         FDCE (Setup_fdce_C_D)        0.062    99.221    design_1_i/PC_0/U0/prescaler_reg[16]
  -------------------------------------------------------------------
                         required time                         99.221    
                         arrival time                          -3.549    
  -------------------------------------------------------------------
                         slack                                 95.673    

Slack (MET) :             95.677ns  (required time - arrival time)
  Source:                 design_1_i/PC_0/U0/prescaler_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/PC_0/U0/prescaler_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@100.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.256ns  (logic 1.922ns (45.157%)  route 2.334ns (54.843%))
  Logic Levels:           7  (CARRY4=4 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.356ns = ( 98.644 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.711ns
    Clock Pessimism Removal (CPR):    0.622ns
  Clock Uncertainty:      0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=33, routed)          1.648    -0.711    design_1_i/PC_0/U0/clk
    SLICE_X35Y69         FDCE                                         r  design_1_i/PC_0/U0/prescaler_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y69         FDCE (Prop_fdce_C_Q)         0.456    -0.255 r  design_1_i/PC_0/U0/prescaler_reg[9]/Q
                         net (fo=2, routed)           0.721     0.467    design_1_i/PC_0/U0/prescaler_reg[9]
    SLICE_X34Y69         LUT4 (Prop_lut4_I2_O)        0.124     0.591 r  design_1_i/PC_0/U0/saddress[0]_i_7/O
                         net (fo=1, routed)           0.417     1.008    design_1_i/PC_0/U0/saddress[0]_i_7_n_0
    SLICE_X34Y70         LUT5 (Prop_lut5_I4_O)        0.124     1.132 r  design_1_i/PC_0/U0/saddress[0]_i_4/O
                         net (fo=25, routed)          1.195     2.328    design_1_i/PC_0/U0/saddress[0]_i_4_n_0
    SLICE_X35Y67         LUT5 (Prop_lut5_I3_O)        0.124     2.452 r  design_1_i/PC_0/U0/prescaler[0]_i_6/O
                         net (fo=1, routed)           0.000     2.452    design_1_i/PC_0/U0/prescaler[0]_i_6_n_0
    SLICE_X35Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.984 r  design_1_i/PC_0/U0/prescaler_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.984    design_1_i/PC_0/U0/prescaler_reg[0]_i_1_n_0
    SLICE_X35Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.098 r  design_1_i/PC_0/U0/prescaler_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.098    design_1_i/PC_0/U0/prescaler_reg[4]_i_1_n_0
    SLICE_X35Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.212 r  design_1_i/PC_0/U0/prescaler_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.212    design_1_i/PC_0/U0/prescaler_reg[8]_i_1_n_0
    SLICE_X35Y70         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.546 r  design_1_i/PC_0/U0/prescaler_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     3.546    design_1_i/PC_0/U0/prescaler_reg[12]_i_1_n_6
    SLICE_X35Y70         FDCE                                         r  design_1_i/PC_0/U0/prescaler_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    L16                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421   101.421 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.583    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    95.478 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    97.077    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    97.168 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=33, routed)          1.476    98.644    design_1_i/PC_0/U0/clk
    SLICE_X35Y70         FDCE                                         r  design_1_i/PC_0/U0/prescaler_reg[13]/C
                         clock pessimism              0.622    99.265    
                         clock uncertainty           -0.105    99.160    
    SLICE_X35Y70         FDCE (Setup_fdce_C_D)        0.062    99.222    design_1_i/PC_0/U0/prescaler_reg[13]
  -------------------------------------------------------------------
                         required time                         99.222    
                         arrival time                          -3.546    
  -------------------------------------------------------------------
                         slack                                 95.677    

Slack (MET) :             95.698ns  (required time - arrival time)
  Source:                 design_1_i/PC_0/U0/prescaler_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/PC_0/U0/prescaler_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@100.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.235ns  (logic 1.901ns (44.885%)  route 2.334ns (55.115%))
  Logic Levels:           7  (CARRY4=4 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.356ns = ( 98.644 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.711ns
    Clock Pessimism Removal (CPR):    0.622ns
  Clock Uncertainty:      0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=33, routed)          1.648    -0.711    design_1_i/PC_0/U0/clk
    SLICE_X35Y69         FDCE                                         r  design_1_i/PC_0/U0/prescaler_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y69         FDCE (Prop_fdce_C_Q)         0.456    -0.255 r  design_1_i/PC_0/U0/prescaler_reg[9]/Q
                         net (fo=2, routed)           0.721     0.467    design_1_i/PC_0/U0/prescaler_reg[9]
    SLICE_X34Y69         LUT4 (Prop_lut4_I2_O)        0.124     0.591 r  design_1_i/PC_0/U0/saddress[0]_i_7/O
                         net (fo=1, routed)           0.417     1.008    design_1_i/PC_0/U0/saddress[0]_i_7_n_0
    SLICE_X34Y70         LUT5 (Prop_lut5_I4_O)        0.124     1.132 r  design_1_i/PC_0/U0/saddress[0]_i_4/O
                         net (fo=25, routed)          1.195     2.328    design_1_i/PC_0/U0/saddress[0]_i_4_n_0
    SLICE_X35Y67         LUT5 (Prop_lut5_I3_O)        0.124     2.452 r  design_1_i/PC_0/U0/prescaler[0]_i_6/O
                         net (fo=1, routed)           0.000     2.452    design_1_i/PC_0/U0/prescaler[0]_i_6_n_0
    SLICE_X35Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.984 r  design_1_i/PC_0/U0/prescaler_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.984    design_1_i/PC_0/U0/prescaler_reg[0]_i_1_n_0
    SLICE_X35Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.098 r  design_1_i/PC_0/U0/prescaler_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.098    design_1_i/PC_0/U0/prescaler_reg[4]_i_1_n_0
    SLICE_X35Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.212 r  design_1_i/PC_0/U0/prescaler_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.212    design_1_i/PC_0/U0/prescaler_reg[8]_i_1_n_0
    SLICE_X35Y70         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     3.525 r  design_1_i/PC_0/U0/prescaler_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     3.525    design_1_i/PC_0/U0/prescaler_reg[12]_i_1_n_4
    SLICE_X35Y70         FDCE                                         r  design_1_i/PC_0/U0/prescaler_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    L16                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421   101.421 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.583    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    95.478 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    97.077    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    97.168 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=33, routed)          1.476    98.644    design_1_i/PC_0/U0/clk
    SLICE_X35Y70         FDCE                                         r  design_1_i/PC_0/U0/prescaler_reg[15]/C
                         clock pessimism              0.622    99.265    
                         clock uncertainty           -0.105    99.160    
    SLICE_X35Y70         FDCE (Setup_fdce_C_D)        0.062    99.222    design_1_i/PC_0/U0/prescaler_reg[15]
  -------------------------------------------------------------------
                         required time                         99.222    
                         arrival time                          -3.525    
  -------------------------------------------------------------------
                         slack                                 95.698    

Slack (MET) :             95.772ns  (required time - arrival time)
  Source:                 design_1_i/PC_0/U0/prescaler_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/PC_0/U0/prescaler_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@100.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.161ns  (logic 1.827ns (43.905%)  route 2.334ns (56.095%))
  Logic Levels:           7  (CARRY4=4 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.356ns = ( 98.644 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.711ns
    Clock Pessimism Removal (CPR):    0.622ns
  Clock Uncertainty:      0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=33, routed)          1.648    -0.711    design_1_i/PC_0/U0/clk
    SLICE_X35Y69         FDCE                                         r  design_1_i/PC_0/U0/prescaler_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y69         FDCE (Prop_fdce_C_Q)         0.456    -0.255 r  design_1_i/PC_0/U0/prescaler_reg[9]/Q
                         net (fo=2, routed)           0.721     0.467    design_1_i/PC_0/U0/prescaler_reg[9]
    SLICE_X34Y69         LUT4 (Prop_lut4_I2_O)        0.124     0.591 r  design_1_i/PC_0/U0/saddress[0]_i_7/O
                         net (fo=1, routed)           0.417     1.008    design_1_i/PC_0/U0/saddress[0]_i_7_n_0
    SLICE_X34Y70         LUT5 (Prop_lut5_I4_O)        0.124     1.132 r  design_1_i/PC_0/U0/saddress[0]_i_4/O
                         net (fo=25, routed)          1.195     2.328    design_1_i/PC_0/U0/saddress[0]_i_4_n_0
    SLICE_X35Y67         LUT5 (Prop_lut5_I3_O)        0.124     2.452 r  design_1_i/PC_0/U0/prescaler[0]_i_6/O
                         net (fo=1, routed)           0.000     2.452    design_1_i/PC_0/U0/prescaler[0]_i_6_n_0
    SLICE_X35Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.984 r  design_1_i/PC_0/U0/prescaler_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.984    design_1_i/PC_0/U0/prescaler_reg[0]_i_1_n_0
    SLICE_X35Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.098 r  design_1_i/PC_0/U0/prescaler_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.098    design_1_i/PC_0/U0/prescaler_reg[4]_i_1_n_0
    SLICE_X35Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.212 r  design_1_i/PC_0/U0/prescaler_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.212    design_1_i/PC_0/U0/prescaler_reg[8]_i_1_n_0
    SLICE_X35Y70         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     3.451 r  design_1_i/PC_0/U0/prescaler_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     3.451    design_1_i/PC_0/U0/prescaler_reg[12]_i_1_n_5
    SLICE_X35Y70         FDCE                                         r  design_1_i/PC_0/U0/prescaler_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    L16                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421   101.421 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.583    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    95.478 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    97.077    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    97.168 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=33, routed)          1.476    98.644    design_1_i/PC_0/U0/clk
    SLICE_X35Y70         FDCE                                         r  design_1_i/PC_0/U0/prescaler_reg[14]/C
                         clock pessimism              0.622    99.265    
                         clock uncertainty           -0.105    99.160    
    SLICE_X35Y70         FDCE (Setup_fdce_C_D)        0.062    99.222    design_1_i/PC_0/U0/prescaler_reg[14]
  -------------------------------------------------------------------
                         required time                         99.222    
                         arrival time                          -3.451    
  -------------------------------------------------------------------
                         slack                                 95.772    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DIADI[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.464ns  (logic 0.204ns (43.979%)  route 0.260ns (56.021%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.707ns
    Source Clock Delay      (SCD):    -0.474ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=33, routed)          0.586    -0.474    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X2Y28         RAMB18E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y28         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[0])
                                                      0.204    -0.270 r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOBDO[0]
                         net (fo=1, routed)           0.260    -0.011    design_1_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[2]
    RAMB18_X2Y29         RAMB18E1                                     r  design_1_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DIADI[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=33, routed)          0.856    -0.707    design_1_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X2Y29         RAMB18E1                                     r  design_1_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.248    -0.458    
    RAMB18_X2Y29         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[8])
                                                      0.296    -0.162    design_1_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.162    
                         arrival time                          -0.011    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DIADI[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.466ns  (logic 0.204ns (43.788%)  route 0.262ns (56.212%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.707ns
    Source Clock Delay      (SCD):    -0.474ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=33, routed)          0.586    -0.474    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X2Y28         RAMB18E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y28         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[8])
                                                      0.204    -0.270 r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOBDO[8]
                         net (fo=1, routed)           0.262    -0.009    design_1_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[3]
    RAMB18_X2Y29         RAMB18E1                                     r  design_1_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DIADI[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=33, routed)          0.856    -0.707    design_1_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X2Y29         RAMB18E1                                     r  design_1_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.248    -0.458    
    RAMB18_X2Y29         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[9])
                                                      0.296    -0.162    design_1_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.162    
                         arrival time                          -0.009    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 design_1_i/PC_0/U0/saddress_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/PC_0/U0/saddress_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.186ns (65.448%)  route 0.098ns (34.552%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.718ns
    Source Clock Delay      (SCD):    -0.484ns
    Clock Pessimism Removal (CPR):    -0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=33, routed)          0.577    -0.484    design_1_i/PC_0/U0/clk
    SLICE_X36Y70         FDCE                                         r  design_1_i/PC_0/U0/saddress_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y70         FDCE (Prop_fdce_C_Q)         0.141    -0.343 r  design_1_i/PC_0/U0/saddress_reg[2]/Q
                         net (fo=15, routed)          0.098    -0.245    design_1_i/PC_0/U0/Addresso[2]
    SLICE_X37Y70         LUT6 (Prop_lut6_I3_O)        0.045    -0.200 r  design_1_i/PC_0/U0/saddress[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.200    design_1_i/PC_0/U0/plusOp[5]
    SLICE_X37Y70         FDCE                                         r  design_1_i/PC_0/U0/saddress_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=33, routed)          0.845    -0.718    design_1_i/PC_0/U0/clk
    SLICE_X37Y70         FDCE                                         r  design_1_i/PC_0/U0/saddress_reg[5]/C
                         clock pessimism              0.247    -0.471    
    SLICE_X37Y70         FDCE (Hold_fdce_C_D)         0.092    -0.379    design_1_i/PC_0/U0/saddress_reg[5]
  -------------------------------------------------------------------
                         required time                          0.379    
                         arrival time                          -0.200    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 design_1_i/PC_0/U0/saddress_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/PC_0/U0/saddress_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.186ns (58.462%)  route 0.132ns (41.538%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.718ns
    Source Clock Delay      (SCD):    -0.484ns
    Clock Pessimism Removal (CPR):    -0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=33, routed)          0.577    -0.484    design_1_i/PC_0/U0/clk
    SLICE_X36Y70         FDCE                                         r  design_1_i/PC_0/U0/saddress_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y70         FDCE (Prop_fdce_C_Q)         0.141    -0.343 r  design_1_i/PC_0/U0/saddress_reg[0]/Q
                         net (fo=15, routed)          0.132    -0.211    design_1_i/PC_0/U0/Addresso[0]
    SLICE_X37Y70         LUT4 (Prop_lut4_I1_O)        0.045    -0.166 r  design_1_i/PC_0/U0/saddress[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.166    design_1_i/PC_0/U0/plusOp[3]
    SLICE_X37Y70         FDCE                                         r  design_1_i/PC_0/U0/saddress_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=33, routed)          0.845    -0.718    design_1_i/PC_0/U0/clk
    SLICE_X37Y70         FDCE                                         r  design_1_i/PC_0/U0/saddress_reg[3]/C
                         clock pessimism              0.247    -0.471    
    SLICE_X37Y70         FDCE (Hold_fdce_C_D)         0.091    -0.380    design_1_i/PC_0/U0/saddress_reg[3]
  -------------------------------------------------------------------
                         required time                          0.380    
                         arrival time                          -0.166    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.253ns  (arrival time - required time)
  Source:                 design_1_i/PC_0/U0/saddress_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.484ns  (logic 0.141ns (29.113%)  route 0.343ns (70.887%))
  Logic Levels:           0  
  Clock Path Skew:        0.048ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.704ns
    Source Clock Delay      (SCD):    -0.484ns
    Clock Pessimism Removal (CPR):    -0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=33, routed)          0.577    -0.484    design_1_i/PC_0/U0/clk
    SLICE_X36Y70         FDCE                                         r  design_1_i/PC_0/U0/saddress_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y70         FDCE (Prop_fdce_C_Q)         0.141    -0.343 r  design_1_i/PC_0/U0/saddress_reg[4]/Q
                         net (fo=9, routed)           0.343     0.001    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[4]
    RAMB18_X2Y28         RAMB18E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=33, routed)          0.859    -0.704    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X2Y28         RAMB18E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.268    -0.435    
    RAMB18_X2Y28         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                      0.183    -0.252    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.252    
                         arrival time                           0.001    
  -------------------------------------------------------------------
                         slack                                  0.253    

Slack (MET) :             0.257ns  (arrival time - required time)
  Source:                 design_1_i/PC_0/U0/saddress_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.486ns  (logic 0.141ns (29.020%)  route 0.345ns (70.980%))
  Logic Levels:           0  
  Clock Path Skew:        0.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.707ns
    Source Clock Delay      (SCD):    -0.484ns
    Clock Pessimism Removal (CPR):    -0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=33, routed)          0.577    -0.484    design_1_i/PC_0/U0/clk
    SLICE_X36Y70         FDCE                                         r  design_1_i/PC_0/U0/saddress_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y70         FDCE (Prop_fdce_C_Q)         0.141    -0.343 r  design_1_i/PC_0/U0/saddress_reg[4]/Q
                         net (fo=9, routed)           0.345     0.002    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[4]
    RAMB18_X2Y28         RAMB18E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=33, routed)          0.856    -0.707    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X2Y28         RAMB18E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.268    -0.438    
    RAMB18_X2Y28         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.183    -0.255    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.255    
                         arrival time                           0.002    
  -------------------------------------------------------------------
                         slack                                  0.257    

Slack (MET) :             0.291ns  (arrival time - required time)
  Source:                 design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DIADI[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.607ns  (logic 0.204ns (33.622%)  route 0.403ns (66.378%))
  Logic Levels:           0  
  Clock Path Skew:        0.020ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.707ns
    Source Clock Delay      (SCD):    -0.478ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=33, routed)          0.582    -0.478    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X2Y28         RAMB18E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y28         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[8])
                                                      0.204    -0.274 r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOADO[8]
                         net (fo=1, routed)           0.403     0.128    design_1_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[1]
    RAMB18_X2Y29         RAMB18E1                                     r  design_1_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=33, routed)          0.856    -0.707    design_1_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X2Y29         RAMB18E1                                     r  design_1_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.248    -0.458    
    RAMB18_X2Y29         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[1])
                                                      0.296    -0.162    design_1_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.162    
                         arrival time                           0.128    
  -------------------------------------------------------------------
                         slack                                  0.291    

Slack (MET) :             0.291ns  (arrival time - required time)
  Source:                 design_1_i/PC_0/U0/saddress_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.523ns  (logic 0.141ns (26.971%)  route 0.382ns (73.029%))
  Logic Levels:           0  
  Clock Path Skew:        0.048ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.704ns
    Source Clock Delay      (SCD):    -0.484ns
    Clock Pessimism Removal (CPR):    -0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=33, routed)          0.577    -0.484    design_1_i/PC_0/U0/clk
    SLICE_X36Y70         FDCE                                         r  design_1_i/PC_0/U0/saddress_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y70         FDCE (Prop_fdce_C_Q)         0.141    -0.343 r  design_1_i/PC_0/U0/saddress_reg[1]/Q
                         net (fo=18, routed)          0.382     0.039    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[1]
    RAMB18_X2Y28         RAMB18E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=33, routed)          0.859    -0.704    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X2Y28         RAMB18E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.268    -0.435    
    RAMB18_X2Y28         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[6])
                                                      0.183    -0.252    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.252    
                         arrival time                           0.039    
  -------------------------------------------------------------------
                         slack                                  0.291    

Slack (MET) :             0.294ns  (arrival time - required time)
  Source:                 design_1_i/PC_0/U0/saddress_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.523ns  (logic 0.141ns (26.971%)  route 0.382ns (73.029%))
  Logic Levels:           0  
  Clock Path Skew:        0.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.707ns
    Source Clock Delay      (SCD):    -0.484ns
    Clock Pessimism Removal (CPR):    -0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=33, routed)          0.577    -0.484    design_1_i/PC_0/U0/clk
    SLICE_X36Y70         FDCE                                         r  design_1_i/PC_0/U0/saddress_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y70         FDCE (Prop_fdce_C_Q)         0.141    -0.343 r  design_1_i/PC_0/U0/saddress_reg[1]/Q
                         net (fo=18, routed)          0.382     0.039    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[1]
    RAMB18_X2Y28         RAMB18E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=33, routed)          0.856    -0.707    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X2Y28         RAMB18E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.268    -0.438    
    RAMB18_X2Y28         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[6])
                                                      0.183    -0.255    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.255    
                         arrival time                           0.039    
  -------------------------------------------------------------------
                         slack                                  0.294    

Slack (MET) :             0.302ns  (arrival time - required time)
  Source:                 design_1_i/PC_0/U0/saddress_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/PC_0/U0/saddress_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.186ns (47.189%)  route 0.208ns (52.811%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.718ns
    Source Clock Delay      (SCD):    -0.484ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=33, routed)          0.577    -0.484    design_1_i/PC_0/U0/clk
    SLICE_X36Y70         FDCE                                         r  design_1_i/PC_0/U0/saddress_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y70         FDCE (Prop_fdce_C_Q)         0.141    -0.343 r  design_1_i/PC_0/U0/saddress_reg[0]/Q
                         net (fo=15, routed)          0.208    -0.135    design_1_i/PC_0/U0/Addresso[0]
    SLICE_X36Y70         LUT2 (Prop_lut2_I0_O)        0.045    -0.090 r  design_1_i/PC_0/U0/saddress[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.090    design_1_i/PC_0/U0/saddress[1]_i_1_n_0
    SLICE_X36Y70         FDCE                                         r  design_1_i/PC_0/U0/saddress_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=33, routed)          0.845    -0.718    design_1_i/PC_0/U0/clk
    SLICE_X36Y70         FDCE                                         r  design_1_i/PC_0/U0/saddress_reg[1]/C
                         clock pessimism              0.234    -0.484    
    SLICE_X36Y70         FDCE (Hold_fdce_C_D)         0.092    -0.392    design_1_i/PC_0/U0/saddress_reg[1]
  -------------------------------------------------------------------
                         required time                          0.392    
                         arrival time                          -0.090    
  -------------------------------------------------------------------
                         slack                                  0.302    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         100.000     97.424     RAMB18_X2Y29     design_1_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         100.000     97.424     RAMB18_X2Y29     design_1_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         100.000     97.424     RAMB18_X2Y28     design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         100.000     97.424     RAMB18_X2Y28     design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         100.000     97.845     BUFGCTRL_X0Y16   design_1_i/clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         100.000     98.751     MMCME2_ADV_X0Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C              n/a            1.000         100.000     99.000     SLICE_X35Y67     design_1_i/PC_0/U0/prescaler_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         100.000     99.000     SLICE_X35Y69     design_1_i/PC_0/U0/prescaler_reg[10]/C
Min Period        n/a     FDCE/C              n/a            1.000         100.000     99.000     SLICE_X35Y69     design_1_i/PC_0/U0/prescaler_reg[11]/C
Min Period        n/a     FDCE/C              n/a            1.000         100.000     99.000     SLICE_X35Y70     design_1_i/PC_0/U0/prescaler_reg[12]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       100.000     113.360    MMCME2_ADV_X0Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X35Y67     design_1_i/PC_0/U0/prescaler_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X35Y70     design_1_i/PC_0/U0/prescaler_reg[12]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X35Y70     design_1_i/PC_0/U0/prescaler_reg[13]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X35Y70     design_1_i/PC_0/U0/prescaler_reg[14]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X35Y70     design_1_i/PC_0/U0/prescaler_reg[15]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X35Y71     design_1_i/PC_0/U0/prescaler_reg[16]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X35Y71     design_1_i/PC_0/U0/prescaler_reg[17]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X35Y71     design_1_i/PC_0/U0/prescaler_reg[18]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X35Y71     design_1_i/PC_0/U0/prescaler_reg[19]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X35Y67     design_1_i/PC_0/U0/prescaler_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X35Y67     design_1_i/PC_0/U0/prescaler_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X35Y70     design_1_i/PC_0/U0/prescaler_reg[12]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X35Y70     design_1_i/PC_0/U0/prescaler_reg[13]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X35Y70     design_1_i/PC_0/U0/prescaler_reg[14]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X35Y70     design_1_i/PC_0/U0/prescaler_reg[15]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X35Y67     design_1_i/PC_0/U0/prescaler_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X35Y72     design_1_i/PC_0/U0/prescaler_reg[20]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X35Y72     design_1_i/PC_0/U0/prescaler_reg[21]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X35Y72     design_1_i/PC_0/U0/prescaler_reg[22]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X35Y67     design_1_i/PC_0/U0/prescaler_reg[2]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_design_1_clk_wiz_0_0
  To Clock:  clkfbout_design_1_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         8.000       5.845      BUFGCTRL_X0Y17   design_1_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       8.000       92.000     MMCME2_ADV_X0Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       8.000       205.360    MMCME2_ADV_X0Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       8.000       92.000     MMCME2_ADV_X0Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_1_clk_wiz_0_0_1
  To Clock:  clk_out1_design_1_clk_wiz_0_0_1

Setup :            0  Failing Endpoints,  Worst Slack       95.448ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.152ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             95.448ns  (required time - arrival time)
  Source:                 design_1_i/PC_0/U0/prescaler_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/PC_0/U0/prescaler_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@100.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.484ns  (logic 2.150ns (47.945%)  route 2.334ns (52.055%))
  Logic Levels:           9  (CARRY4=6 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.359ns = ( 98.641 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.711ns
    Clock Pessimism Removal (CPR):    0.622ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=33, routed)          1.648    -0.711    design_1_i/PC_0/U0/clk
    SLICE_X35Y69         FDCE                                         r  design_1_i/PC_0/U0/prescaler_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y69         FDCE (Prop_fdce_C_Q)         0.456    -0.255 r  design_1_i/PC_0/U0/prescaler_reg[9]/Q
                         net (fo=2, routed)           0.721     0.467    design_1_i/PC_0/U0/prescaler_reg[9]
    SLICE_X34Y69         LUT4 (Prop_lut4_I2_O)        0.124     0.591 r  design_1_i/PC_0/U0/saddress[0]_i_7/O
                         net (fo=1, routed)           0.417     1.008    design_1_i/PC_0/U0/saddress[0]_i_7_n_0
    SLICE_X34Y70         LUT5 (Prop_lut5_I4_O)        0.124     1.132 r  design_1_i/PC_0/U0/saddress[0]_i_4/O
                         net (fo=25, routed)          1.195     2.328    design_1_i/PC_0/U0/saddress[0]_i_4_n_0
    SLICE_X35Y67         LUT5 (Prop_lut5_I3_O)        0.124     2.452 r  design_1_i/PC_0/U0/prescaler[0]_i_6/O
                         net (fo=1, routed)           0.000     2.452    design_1_i/PC_0/U0/prescaler[0]_i_6_n_0
    SLICE_X35Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.984 r  design_1_i/PC_0/U0/prescaler_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.984    design_1_i/PC_0/U0/prescaler_reg[0]_i_1_n_0
    SLICE_X35Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.098 r  design_1_i/PC_0/U0/prescaler_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.098    design_1_i/PC_0/U0/prescaler_reg[4]_i_1_n_0
    SLICE_X35Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.212 r  design_1_i/PC_0/U0/prescaler_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.212    design_1_i/PC_0/U0/prescaler_reg[8]_i_1_n_0
    SLICE_X35Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.326 r  design_1_i/PC_0/U0/prescaler_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.326    design_1_i/PC_0/U0/prescaler_reg[12]_i_1_n_0
    SLICE_X35Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.440 r  design_1_i/PC_0/U0/prescaler_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.440    design_1_i/PC_0/U0/prescaler_reg[16]_i_1_n_0
    SLICE_X35Y72         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.774 r  design_1_i/PC_0/U0/prescaler_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     3.774    design_1_i/PC_0/U0/prescaler_reg[20]_i_1_n_6
    SLICE_X35Y72         FDCE                                         r  design_1_i/PC_0/U0/prescaler_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                    100.000   100.000 r  
    L16                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421   101.421 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.583    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    95.478 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    97.077    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    97.168 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=33, routed)          1.473    98.641    design_1_i/PC_0/U0/clk
    SLICE_X35Y72         FDCE                                         r  design_1_i/PC_0/U0/prescaler_reg[21]/C
                         clock pessimism              0.622    99.262    
                         clock uncertainty           -0.102    99.160    
    SLICE_X35Y72         FDCE (Setup_fdce_C_D)        0.062    99.222    design_1_i/PC_0/U0/prescaler_reg[21]
  -------------------------------------------------------------------
                         required time                         99.222    
                         arrival time                          -3.774    
  -------------------------------------------------------------------
                         slack                                 95.448    

Slack (MET) :             95.543ns  (required time - arrival time)
  Source:                 design_1_i/PC_0/U0/prescaler_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/PC_0/U0/prescaler_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@100.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.389ns  (logic 2.055ns (46.819%)  route 2.334ns (53.181%))
  Logic Levels:           9  (CARRY4=6 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.359ns = ( 98.641 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.711ns
    Clock Pessimism Removal (CPR):    0.622ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=33, routed)          1.648    -0.711    design_1_i/PC_0/U0/clk
    SLICE_X35Y69         FDCE                                         r  design_1_i/PC_0/U0/prescaler_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y69         FDCE (Prop_fdce_C_Q)         0.456    -0.255 r  design_1_i/PC_0/U0/prescaler_reg[9]/Q
                         net (fo=2, routed)           0.721     0.467    design_1_i/PC_0/U0/prescaler_reg[9]
    SLICE_X34Y69         LUT4 (Prop_lut4_I2_O)        0.124     0.591 r  design_1_i/PC_0/U0/saddress[0]_i_7/O
                         net (fo=1, routed)           0.417     1.008    design_1_i/PC_0/U0/saddress[0]_i_7_n_0
    SLICE_X34Y70         LUT5 (Prop_lut5_I4_O)        0.124     1.132 r  design_1_i/PC_0/U0/saddress[0]_i_4/O
                         net (fo=25, routed)          1.195     2.328    design_1_i/PC_0/U0/saddress[0]_i_4_n_0
    SLICE_X35Y67         LUT5 (Prop_lut5_I3_O)        0.124     2.452 r  design_1_i/PC_0/U0/prescaler[0]_i_6/O
                         net (fo=1, routed)           0.000     2.452    design_1_i/PC_0/U0/prescaler[0]_i_6_n_0
    SLICE_X35Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.984 r  design_1_i/PC_0/U0/prescaler_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.984    design_1_i/PC_0/U0/prescaler_reg[0]_i_1_n_0
    SLICE_X35Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.098 r  design_1_i/PC_0/U0/prescaler_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.098    design_1_i/PC_0/U0/prescaler_reg[4]_i_1_n_0
    SLICE_X35Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.212 r  design_1_i/PC_0/U0/prescaler_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.212    design_1_i/PC_0/U0/prescaler_reg[8]_i_1_n_0
    SLICE_X35Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.326 r  design_1_i/PC_0/U0/prescaler_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.326    design_1_i/PC_0/U0/prescaler_reg[12]_i_1_n_0
    SLICE_X35Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.440 r  design_1_i/PC_0/U0/prescaler_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.440    design_1_i/PC_0/U0/prescaler_reg[16]_i_1_n_0
    SLICE_X35Y72         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     3.679 r  design_1_i/PC_0/U0/prescaler_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     3.679    design_1_i/PC_0/U0/prescaler_reg[20]_i_1_n_5
    SLICE_X35Y72         FDCE                                         r  design_1_i/PC_0/U0/prescaler_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                    100.000   100.000 r  
    L16                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421   101.421 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.583    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    95.478 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    97.077    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    97.168 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=33, routed)          1.473    98.641    design_1_i/PC_0/U0/clk
    SLICE_X35Y72         FDCE                                         r  design_1_i/PC_0/U0/prescaler_reg[22]/C
                         clock pessimism              0.622    99.262    
                         clock uncertainty           -0.102    99.160    
    SLICE_X35Y72         FDCE (Setup_fdce_C_D)        0.062    99.222    design_1_i/PC_0/U0/prescaler_reg[22]
  -------------------------------------------------------------------
                         required time                         99.222    
                         arrival time                          -3.679    
  -------------------------------------------------------------------
                         slack                                 95.543    

Slack (MET) :             95.559ns  (required time - arrival time)
  Source:                 design_1_i/PC_0/U0/prescaler_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/PC_0/U0/prescaler_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@100.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.373ns  (logic 2.039ns (46.624%)  route 2.334ns (53.376%))
  Logic Levels:           9  (CARRY4=6 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.359ns = ( 98.641 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.711ns
    Clock Pessimism Removal (CPR):    0.622ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=33, routed)          1.648    -0.711    design_1_i/PC_0/U0/clk
    SLICE_X35Y69         FDCE                                         r  design_1_i/PC_0/U0/prescaler_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y69         FDCE (Prop_fdce_C_Q)         0.456    -0.255 r  design_1_i/PC_0/U0/prescaler_reg[9]/Q
                         net (fo=2, routed)           0.721     0.467    design_1_i/PC_0/U0/prescaler_reg[9]
    SLICE_X34Y69         LUT4 (Prop_lut4_I2_O)        0.124     0.591 r  design_1_i/PC_0/U0/saddress[0]_i_7/O
                         net (fo=1, routed)           0.417     1.008    design_1_i/PC_0/U0/saddress[0]_i_7_n_0
    SLICE_X34Y70         LUT5 (Prop_lut5_I4_O)        0.124     1.132 r  design_1_i/PC_0/U0/saddress[0]_i_4/O
                         net (fo=25, routed)          1.195     2.328    design_1_i/PC_0/U0/saddress[0]_i_4_n_0
    SLICE_X35Y67         LUT5 (Prop_lut5_I3_O)        0.124     2.452 r  design_1_i/PC_0/U0/prescaler[0]_i_6/O
                         net (fo=1, routed)           0.000     2.452    design_1_i/PC_0/U0/prescaler[0]_i_6_n_0
    SLICE_X35Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.984 r  design_1_i/PC_0/U0/prescaler_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.984    design_1_i/PC_0/U0/prescaler_reg[0]_i_1_n_0
    SLICE_X35Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.098 r  design_1_i/PC_0/U0/prescaler_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.098    design_1_i/PC_0/U0/prescaler_reg[4]_i_1_n_0
    SLICE_X35Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.212 r  design_1_i/PC_0/U0/prescaler_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.212    design_1_i/PC_0/U0/prescaler_reg[8]_i_1_n_0
    SLICE_X35Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.326 r  design_1_i/PC_0/U0/prescaler_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.326    design_1_i/PC_0/U0/prescaler_reg[12]_i_1_n_0
    SLICE_X35Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.440 r  design_1_i/PC_0/U0/prescaler_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.440    design_1_i/PC_0/U0/prescaler_reg[16]_i_1_n_0
    SLICE_X35Y72         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     3.663 r  design_1_i/PC_0/U0/prescaler_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     3.663    design_1_i/PC_0/U0/prescaler_reg[20]_i_1_n_7
    SLICE_X35Y72         FDCE                                         r  design_1_i/PC_0/U0/prescaler_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                    100.000   100.000 r  
    L16                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421   101.421 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.583    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    95.478 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    97.077    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    97.168 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=33, routed)          1.473    98.641    design_1_i/PC_0/U0/clk
    SLICE_X35Y72         FDCE                                         r  design_1_i/PC_0/U0/prescaler_reg[20]/C
                         clock pessimism              0.622    99.262    
                         clock uncertainty           -0.102    99.160    
    SLICE_X35Y72         FDCE (Setup_fdce_C_D)        0.062    99.222    design_1_i/PC_0/U0/prescaler_reg[20]
  -------------------------------------------------------------------
                         required time                         99.222    
                         arrival time                          -3.663    
  -------------------------------------------------------------------
                         slack                                 95.559    

Slack (MET) :             95.564ns  (required time - arrival time)
  Source:                 design_1_i/PC_0/U0/prescaler_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/PC_0/U0/prescaler_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@100.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.370ns  (logic 2.036ns (46.587%)  route 2.334ns (53.413%))
  Logic Levels:           8  (CARRY4=5 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.357ns = ( 98.643 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.711ns
    Clock Pessimism Removal (CPR):    0.622ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=33, routed)          1.648    -0.711    design_1_i/PC_0/U0/clk
    SLICE_X35Y69         FDCE                                         r  design_1_i/PC_0/U0/prescaler_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y69         FDCE (Prop_fdce_C_Q)         0.456    -0.255 r  design_1_i/PC_0/U0/prescaler_reg[9]/Q
                         net (fo=2, routed)           0.721     0.467    design_1_i/PC_0/U0/prescaler_reg[9]
    SLICE_X34Y69         LUT4 (Prop_lut4_I2_O)        0.124     0.591 r  design_1_i/PC_0/U0/saddress[0]_i_7/O
                         net (fo=1, routed)           0.417     1.008    design_1_i/PC_0/U0/saddress[0]_i_7_n_0
    SLICE_X34Y70         LUT5 (Prop_lut5_I4_O)        0.124     1.132 r  design_1_i/PC_0/U0/saddress[0]_i_4/O
                         net (fo=25, routed)          1.195     2.328    design_1_i/PC_0/U0/saddress[0]_i_4_n_0
    SLICE_X35Y67         LUT5 (Prop_lut5_I3_O)        0.124     2.452 r  design_1_i/PC_0/U0/prescaler[0]_i_6/O
                         net (fo=1, routed)           0.000     2.452    design_1_i/PC_0/U0/prescaler[0]_i_6_n_0
    SLICE_X35Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.984 r  design_1_i/PC_0/U0/prescaler_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.984    design_1_i/PC_0/U0/prescaler_reg[0]_i_1_n_0
    SLICE_X35Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.098 r  design_1_i/PC_0/U0/prescaler_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.098    design_1_i/PC_0/U0/prescaler_reg[4]_i_1_n_0
    SLICE_X35Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.212 r  design_1_i/PC_0/U0/prescaler_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.212    design_1_i/PC_0/U0/prescaler_reg[8]_i_1_n_0
    SLICE_X35Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.326 r  design_1_i/PC_0/U0/prescaler_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.326    design_1_i/PC_0/U0/prescaler_reg[12]_i_1_n_0
    SLICE_X35Y71         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.660 r  design_1_i/PC_0/U0/prescaler_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     3.660    design_1_i/PC_0/U0/prescaler_reg[16]_i_1_n_6
    SLICE_X35Y71         FDCE                                         r  design_1_i/PC_0/U0/prescaler_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                    100.000   100.000 r  
    L16                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421   101.421 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.583    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    95.478 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    97.077    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    97.168 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=33, routed)          1.475    98.643    design_1_i/PC_0/U0/clk
    SLICE_X35Y71         FDCE                                         r  design_1_i/PC_0/U0/prescaler_reg[17]/C
                         clock pessimism              0.622    99.264    
                         clock uncertainty           -0.102    99.162    
    SLICE_X35Y71         FDCE (Setup_fdce_C_D)        0.062    99.224    design_1_i/PC_0/U0/prescaler_reg[17]
  -------------------------------------------------------------------
                         required time                         99.224    
                         arrival time                          -3.660    
  -------------------------------------------------------------------
                         slack                                 95.564    

Slack (MET) :             95.585ns  (required time - arrival time)
  Source:                 design_1_i/PC_0/U0/prescaler_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/PC_0/U0/prescaler_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@100.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.349ns  (logic 2.015ns (46.330%)  route 2.334ns (53.670%))
  Logic Levels:           8  (CARRY4=5 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.357ns = ( 98.643 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.711ns
    Clock Pessimism Removal (CPR):    0.622ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=33, routed)          1.648    -0.711    design_1_i/PC_0/U0/clk
    SLICE_X35Y69         FDCE                                         r  design_1_i/PC_0/U0/prescaler_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y69         FDCE (Prop_fdce_C_Q)         0.456    -0.255 r  design_1_i/PC_0/U0/prescaler_reg[9]/Q
                         net (fo=2, routed)           0.721     0.467    design_1_i/PC_0/U0/prescaler_reg[9]
    SLICE_X34Y69         LUT4 (Prop_lut4_I2_O)        0.124     0.591 r  design_1_i/PC_0/U0/saddress[0]_i_7/O
                         net (fo=1, routed)           0.417     1.008    design_1_i/PC_0/U0/saddress[0]_i_7_n_0
    SLICE_X34Y70         LUT5 (Prop_lut5_I4_O)        0.124     1.132 r  design_1_i/PC_0/U0/saddress[0]_i_4/O
                         net (fo=25, routed)          1.195     2.328    design_1_i/PC_0/U0/saddress[0]_i_4_n_0
    SLICE_X35Y67         LUT5 (Prop_lut5_I3_O)        0.124     2.452 r  design_1_i/PC_0/U0/prescaler[0]_i_6/O
                         net (fo=1, routed)           0.000     2.452    design_1_i/PC_0/U0/prescaler[0]_i_6_n_0
    SLICE_X35Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.984 r  design_1_i/PC_0/U0/prescaler_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.984    design_1_i/PC_0/U0/prescaler_reg[0]_i_1_n_0
    SLICE_X35Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.098 r  design_1_i/PC_0/U0/prescaler_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.098    design_1_i/PC_0/U0/prescaler_reg[4]_i_1_n_0
    SLICE_X35Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.212 r  design_1_i/PC_0/U0/prescaler_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.212    design_1_i/PC_0/U0/prescaler_reg[8]_i_1_n_0
    SLICE_X35Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.326 r  design_1_i/PC_0/U0/prescaler_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.326    design_1_i/PC_0/U0/prescaler_reg[12]_i_1_n_0
    SLICE_X35Y71         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     3.639 r  design_1_i/PC_0/U0/prescaler_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     3.639    design_1_i/PC_0/U0/prescaler_reg[16]_i_1_n_4
    SLICE_X35Y71         FDCE                                         r  design_1_i/PC_0/U0/prescaler_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                    100.000   100.000 r  
    L16                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421   101.421 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.583    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    95.478 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    97.077    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    97.168 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=33, routed)          1.475    98.643    design_1_i/PC_0/U0/clk
    SLICE_X35Y71         FDCE                                         r  design_1_i/PC_0/U0/prescaler_reg[19]/C
                         clock pessimism              0.622    99.264    
                         clock uncertainty           -0.102    99.162    
    SLICE_X35Y71         FDCE (Setup_fdce_C_D)        0.062    99.224    design_1_i/PC_0/U0/prescaler_reg[19]
  -------------------------------------------------------------------
                         required time                         99.224    
                         arrival time                          -3.639    
  -------------------------------------------------------------------
                         slack                                 95.585    

Slack (MET) :             95.659ns  (required time - arrival time)
  Source:                 design_1_i/PC_0/U0/prescaler_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/PC_0/U0/prescaler_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@100.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.275ns  (logic 1.941ns (45.401%)  route 2.334ns (54.599%))
  Logic Levels:           8  (CARRY4=5 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.357ns = ( 98.643 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.711ns
    Clock Pessimism Removal (CPR):    0.622ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=33, routed)          1.648    -0.711    design_1_i/PC_0/U0/clk
    SLICE_X35Y69         FDCE                                         r  design_1_i/PC_0/U0/prescaler_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y69         FDCE (Prop_fdce_C_Q)         0.456    -0.255 r  design_1_i/PC_0/U0/prescaler_reg[9]/Q
                         net (fo=2, routed)           0.721     0.467    design_1_i/PC_0/U0/prescaler_reg[9]
    SLICE_X34Y69         LUT4 (Prop_lut4_I2_O)        0.124     0.591 r  design_1_i/PC_0/U0/saddress[0]_i_7/O
                         net (fo=1, routed)           0.417     1.008    design_1_i/PC_0/U0/saddress[0]_i_7_n_0
    SLICE_X34Y70         LUT5 (Prop_lut5_I4_O)        0.124     1.132 r  design_1_i/PC_0/U0/saddress[0]_i_4/O
                         net (fo=25, routed)          1.195     2.328    design_1_i/PC_0/U0/saddress[0]_i_4_n_0
    SLICE_X35Y67         LUT5 (Prop_lut5_I3_O)        0.124     2.452 r  design_1_i/PC_0/U0/prescaler[0]_i_6/O
                         net (fo=1, routed)           0.000     2.452    design_1_i/PC_0/U0/prescaler[0]_i_6_n_0
    SLICE_X35Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.984 r  design_1_i/PC_0/U0/prescaler_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.984    design_1_i/PC_0/U0/prescaler_reg[0]_i_1_n_0
    SLICE_X35Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.098 r  design_1_i/PC_0/U0/prescaler_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.098    design_1_i/PC_0/U0/prescaler_reg[4]_i_1_n_0
    SLICE_X35Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.212 r  design_1_i/PC_0/U0/prescaler_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.212    design_1_i/PC_0/U0/prescaler_reg[8]_i_1_n_0
    SLICE_X35Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.326 r  design_1_i/PC_0/U0/prescaler_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.326    design_1_i/PC_0/U0/prescaler_reg[12]_i_1_n_0
    SLICE_X35Y71         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     3.565 r  design_1_i/PC_0/U0/prescaler_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     3.565    design_1_i/PC_0/U0/prescaler_reg[16]_i_1_n_5
    SLICE_X35Y71         FDCE                                         r  design_1_i/PC_0/U0/prescaler_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                    100.000   100.000 r  
    L16                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421   101.421 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.583    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    95.478 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    97.077    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    97.168 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=33, routed)          1.475    98.643    design_1_i/PC_0/U0/clk
    SLICE_X35Y71         FDCE                                         r  design_1_i/PC_0/U0/prescaler_reg[18]/C
                         clock pessimism              0.622    99.264    
                         clock uncertainty           -0.102    99.162    
    SLICE_X35Y71         FDCE (Setup_fdce_C_D)        0.062    99.224    design_1_i/PC_0/U0/prescaler_reg[18]
  -------------------------------------------------------------------
                         required time                         99.224    
                         arrival time                          -3.565    
  -------------------------------------------------------------------
                         slack                                 95.659    

Slack (MET) :             95.675ns  (required time - arrival time)
  Source:                 design_1_i/PC_0/U0/prescaler_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/PC_0/U0/prescaler_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@100.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.259ns  (logic 1.925ns (45.195%)  route 2.334ns (54.805%))
  Logic Levels:           8  (CARRY4=5 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.357ns = ( 98.643 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.711ns
    Clock Pessimism Removal (CPR):    0.622ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=33, routed)          1.648    -0.711    design_1_i/PC_0/U0/clk
    SLICE_X35Y69         FDCE                                         r  design_1_i/PC_0/U0/prescaler_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y69         FDCE (Prop_fdce_C_Q)         0.456    -0.255 r  design_1_i/PC_0/U0/prescaler_reg[9]/Q
                         net (fo=2, routed)           0.721     0.467    design_1_i/PC_0/U0/prescaler_reg[9]
    SLICE_X34Y69         LUT4 (Prop_lut4_I2_O)        0.124     0.591 r  design_1_i/PC_0/U0/saddress[0]_i_7/O
                         net (fo=1, routed)           0.417     1.008    design_1_i/PC_0/U0/saddress[0]_i_7_n_0
    SLICE_X34Y70         LUT5 (Prop_lut5_I4_O)        0.124     1.132 r  design_1_i/PC_0/U0/saddress[0]_i_4/O
                         net (fo=25, routed)          1.195     2.328    design_1_i/PC_0/U0/saddress[0]_i_4_n_0
    SLICE_X35Y67         LUT5 (Prop_lut5_I3_O)        0.124     2.452 r  design_1_i/PC_0/U0/prescaler[0]_i_6/O
                         net (fo=1, routed)           0.000     2.452    design_1_i/PC_0/U0/prescaler[0]_i_6_n_0
    SLICE_X35Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.984 r  design_1_i/PC_0/U0/prescaler_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.984    design_1_i/PC_0/U0/prescaler_reg[0]_i_1_n_0
    SLICE_X35Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.098 r  design_1_i/PC_0/U0/prescaler_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.098    design_1_i/PC_0/U0/prescaler_reg[4]_i_1_n_0
    SLICE_X35Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.212 r  design_1_i/PC_0/U0/prescaler_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.212    design_1_i/PC_0/U0/prescaler_reg[8]_i_1_n_0
    SLICE_X35Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.326 r  design_1_i/PC_0/U0/prescaler_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.326    design_1_i/PC_0/U0/prescaler_reg[12]_i_1_n_0
    SLICE_X35Y71         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     3.549 r  design_1_i/PC_0/U0/prescaler_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     3.549    design_1_i/PC_0/U0/prescaler_reg[16]_i_1_n_7
    SLICE_X35Y71         FDCE                                         r  design_1_i/PC_0/U0/prescaler_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                    100.000   100.000 r  
    L16                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421   101.421 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.583    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    95.478 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    97.077    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    97.168 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=33, routed)          1.475    98.643    design_1_i/PC_0/U0/clk
    SLICE_X35Y71         FDCE                                         r  design_1_i/PC_0/U0/prescaler_reg[16]/C
                         clock pessimism              0.622    99.264    
                         clock uncertainty           -0.102    99.162    
    SLICE_X35Y71         FDCE (Setup_fdce_C_D)        0.062    99.224    design_1_i/PC_0/U0/prescaler_reg[16]
  -------------------------------------------------------------------
                         required time                         99.224    
                         arrival time                          -3.549    
  -------------------------------------------------------------------
                         slack                                 95.675    

Slack (MET) :             95.679ns  (required time - arrival time)
  Source:                 design_1_i/PC_0/U0/prescaler_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/PC_0/U0/prescaler_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@100.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.256ns  (logic 1.922ns (45.157%)  route 2.334ns (54.843%))
  Logic Levels:           7  (CARRY4=4 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.356ns = ( 98.644 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.711ns
    Clock Pessimism Removal (CPR):    0.622ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=33, routed)          1.648    -0.711    design_1_i/PC_0/U0/clk
    SLICE_X35Y69         FDCE                                         r  design_1_i/PC_0/U0/prescaler_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y69         FDCE (Prop_fdce_C_Q)         0.456    -0.255 r  design_1_i/PC_0/U0/prescaler_reg[9]/Q
                         net (fo=2, routed)           0.721     0.467    design_1_i/PC_0/U0/prescaler_reg[9]
    SLICE_X34Y69         LUT4 (Prop_lut4_I2_O)        0.124     0.591 r  design_1_i/PC_0/U0/saddress[0]_i_7/O
                         net (fo=1, routed)           0.417     1.008    design_1_i/PC_0/U0/saddress[0]_i_7_n_0
    SLICE_X34Y70         LUT5 (Prop_lut5_I4_O)        0.124     1.132 r  design_1_i/PC_0/U0/saddress[0]_i_4/O
                         net (fo=25, routed)          1.195     2.328    design_1_i/PC_0/U0/saddress[0]_i_4_n_0
    SLICE_X35Y67         LUT5 (Prop_lut5_I3_O)        0.124     2.452 r  design_1_i/PC_0/U0/prescaler[0]_i_6/O
                         net (fo=1, routed)           0.000     2.452    design_1_i/PC_0/U0/prescaler[0]_i_6_n_0
    SLICE_X35Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.984 r  design_1_i/PC_0/U0/prescaler_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.984    design_1_i/PC_0/U0/prescaler_reg[0]_i_1_n_0
    SLICE_X35Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.098 r  design_1_i/PC_0/U0/prescaler_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.098    design_1_i/PC_0/U0/prescaler_reg[4]_i_1_n_0
    SLICE_X35Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.212 r  design_1_i/PC_0/U0/prescaler_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.212    design_1_i/PC_0/U0/prescaler_reg[8]_i_1_n_0
    SLICE_X35Y70         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.546 r  design_1_i/PC_0/U0/prescaler_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     3.546    design_1_i/PC_0/U0/prescaler_reg[12]_i_1_n_6
    SLICE_X35Y70         FDCE                                         r  design_1_i/PC_0/U0/prescaler_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                    100.000   100.000 r  
    L16                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421   101.421 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.583    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    95.478 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    97.077    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    97.168 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=33, routed)          1.476    98.644    design_1_i/PC_0/U0/clk
    SLICE_X35Y70         FDCE                                         r  design_1_i/PC_0/U0/prescaler_reg[13]/C
                         clock pessimism              0.622    99.265    
                         clock uncertainty           -0.102    99.163    
    SLICE_X35Y70         FDCE (Setup_fdce_C_D)        0.062    99.225    design_1_i/PC_0/U0/prescaler_reg[13]
  -------------------------------------------------------------------
                         required time                         99.225    
                         arrival time                          -3.546    
  -------------------------------------------------------------------
                         slack                                 95.679    

Slack (MET) :             95.700ns  (required time - arrival time)
  Source:                 design_1_i/PC_0/U0/prescaler_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/PC_0/U0/prescaler_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@100.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.235ns  (logic 1.901ns (44.885%)  route 2.334ns (55.115%))
  Logic Levels:           7  (CARRY4=4 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.356ns = ( 98.644 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.711ns
    Clock Pessimism Removal (CPR):    0.622ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=33, routed)          1.648    -0.711    design_1_i/PC_0/U0/clk
    SLICE_X35Y69         FDCE                                         r  design_1_i/PC_0/U0/prescaler_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y69         FDCE (Prop_fdce_C_Q)         0.456    -0.255 r  design_1_i/PC_0/U0/prescaler_reg[9]/Q
                         net (fo=2, routed)           0.721     0.467    design_1_i/PC_0/U0/prescaler_reg[9]
    SLICE_X34Y69         LUT4 (Prop_lut4_I2_O)        0.124     0.591 r  design_1_i/PC_0/U0/saddress[0]_i_7/O
                         net (fo=1, routed)           0.417     1.008    design_1_i/PC_0/U0/saddress[0]_i_7_n_0
    SLICE_X34Y70         LUT5 (Prop_lut5_I4_O)        0.124     1.132 r  design_1_i/PC_0/U0/saddress[0]_i_4/O
                         net (fo=25, routed)          1.195     2.328    design_1_i/PC_0/U0/saddress[0]_i_4_n_0
    SLICE_X35Y67         LUT5 (Prop_lut5_I3_O)        0.124     2.452 r  design_1_i/PC_0/U0/prescaler[0]_i_6/O
                         net (fo=1, routed)           0.000     2.452    design_1_i/PC_0/U0/prescaler[0]_i_6_n_0
    SLICE_X35Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.984 r  design_1_i/PC_0/U0/prescaler_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.984    design_1_i/PC_0/U0/prescaler_reg[0]_i_1_n_0
    SLICE_X35Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.098 r  design_1_i/PC_0/U0/prescaler_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.098    design_1_i/PC_0/U0/prescaler_reg[4]_i_1_n_0
    SLICE_X35Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.212 r  design_1_i/PC_0/U0/prescaler_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.212    design_1_i/PC_0/U0/prescaler_reg[8]_i_1_n_0
    SLICE_X35Y70         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     3.525 r  design_1_i/PC_0/U0/prescaler_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     3.525    design_1_i/PC_0/U0/prescaler_reg[12]_i_1_n_4
    SLICE_X35Y70         FDCE                                         r  design_1_i/PC_0/U0/prescaler_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                    100.000   100.000 r  
    L16                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421   101.421 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.583    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    95.478 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    97.077    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    97.168 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=33, routed)          1.476    98.644    design_1_i/PC_0/U0/clk
    SLICE_X35Y70         FDCE                                         r  design_1_i/PC_0/U0/prescaler_reg[15]/C
                         clock pessimism              0.622    99.265    
                         clock uncertainty           -0.102    99.163    
    SLICE_X35Y70         FDCE (Setup_fdce_C_D)        0.062    99.225    design_1_i/PC_0/U0/prescaler_reg[15]
  -------------------------------------------------------------------
                         required time                         99.225    
                         arrival time                          -3.525    
  -------------------------------------------------------------------
                         slack                                 95.700    

Slack (MET) :             95.774ns  (required time - arrival time)
  Source:                 design_1_i/PC_0/U0/prescaler_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/PC_0/U0/prescaler_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@100.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.161ns  (logic 1.827ns (43.905%)  route 2.334ns (56.095%))
  Logic Levels:           7  (CARRY4=4 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.356ns = ( 98.644 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.711ns
    Clock Pessimism Removal (CPR):    0.622ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=33, routed)          1.648    -0.711    design_1_i/PC_0/U0/clk
    SLICE_X35Y69         FDCE                                         r  design_1_i/PC_0/U0/prescaler_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y69         FDCE (Prop_fdce_C_Q)         0.456    -0.255 r  design_1_i/PC_0/U0/prescaler_reg[9]/Q
                         net (fo=2, routed)           0.721     0.467    design_1_i/PC_0/U0/prescaler_reg[9]
    SLICE_X34Y69         LUT4 (Prop_lut4_I2_O)        0.124     0.591 r  design_1_i/PC_0/U0/saddress[0]_i_7/O
                         net (fo=1, routed)           0.417     1.008    design_1_i/PC_0/U0/saddress[0]_i_7_n_0
    SLICE_X34Y70         LUT5 (Prop_lut5_I4_O)        0.124     1.132 r  design_1_i/PC_0/U0/saddress[0]_i_4/O
                         net (fo=25, routed)          1.195     2.328    design_1_i/PC_0/U0/saddress[0]_i_4_n_0
    SLICE_X35Y67         LUT5 (Prop_lut5_I3_O)        0.124     2.452 r  design_1_i/PC_0/U0/prescaler[0]_i_6/O
                         net (fo=1, routed)           0.000     2.452    design_1_i/PC_0/U0/prescaler[0]_i_6_n_0
    SLICE_X35Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.984 r  design_1_i/PC_0/U0/prescaler_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.984    design_1_i/PC_0/U0/prescaler_reg[0]_i_1_n_0
    SLICE_X35Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.098 r  design_1_i/PC_0/U0/prescaler_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.098    design_1_i/PC_0/U0/prescaler_reg[4]_i_1_n_0
    SLICE_X35Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.212 r  design_1_i/PC_0/U0/prescaler_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.212    design_1_i/PC_0/U0/prescaler_reg[8]_i_1_n_0
    SLICE_X35Y70         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     3.451 r  design_1_i/PC_0/U0/prescaler_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     3.451    design_1_i/PC_0/U0/prescaler_reg[12]_i_1_n_5
    SLICE_X35Y70         FDCE                                         r  design_1_i/PC_0/U0/prescaler_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                    100.000   100.000 r  
    L16                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421   101.421 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.583    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    95.478 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    97.077    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    97.168 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=33, routed)          1.476    98.644    design_1_i/PC_0/U0/clk
    SLICE_X35Y70         FDCE                                         r  design_1_i/PC_0/U0/prescaler_reg[14]/C
                         clock pessimism              0.622    99.265    
                         clock uncertainty           -0.102    99.163    
    SLICE_X35Y70         FDCE (Setup_fdce_C_D)        0.062    99.225    design_1_i/PC_0/U0/prescaler_reg[14]
  -------------------------------------------------------------------
                         required time                         99.225    
                         arrival time                          -3.451    
  -------------------------------------------------------------------
                         slack                                 95.774    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DIADI[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.464ns  (logic 0.204ns (43.979%)  route 0.260ns (56.021%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.707ns
    Source Clock Delay      (SCD):    -0.474ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=33, routed)          0.586    -0.474    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X2Y28         RAMB18E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y28         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[0])
                                                      0.204    -0.270 r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOBDO[0]
                         net (fo=1, routed)           0.260    -0.011    design_1_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[2]
    RAMB18_X2Y29         RAMB18E1                                     r  design_1_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DIADI[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=33, routed)          0.856    -0.707    design_1_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X2Y29         RAMB18E1                                     r  design_1_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.248    -0.458    
    RAMB18_X2Y29         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[8])
                                                      0.296    -0.162    design_1_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.162    
                         arrival time                          -0.011    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DIADI[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.466ns  (logic 0.204ns (43.788%)  route 0.262ns (56.212%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.707ns
    Source Clock Delay      (SCD):    -0.474ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=33, routed)          0.586    -0.474    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X2Y28         RAMB18E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y28         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[8])
                                                      0.204    -0.270 r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOBDO[8]
                         net (fo=1, routed)           0.262    -0.009    design_1_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[3]
    RAMB18_X2Y29         RAMB18E1                                     r  design_1_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DIADI[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=33, routed)          0.856    -0.707    design_1_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X2Y29         RAMB18E1                                     r  design_1_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.248    -0.458    
    RAMB18_X2Y29         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[9])
                                                      0.296    -0.162    design_1_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.162    
                         arrival time                          -0.009    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 design_1_i/PC_0/U0/saddress_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/PC_0/U0/saddress_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.186ns (65.448%)  route 0.098ns (34.552%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.718ns
    Source Clock Delay      (SCD):    -0.484ns
    Clock Pessimism Removal (CPR):    -0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=33, routed)          0.577    -0.484    design_1_i/PC_0/U0/clk
    SLICE_X36Y70         FDCE                                         r  design_1_i/PC_0/U0/saddress_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y70         FDCE (Prop_fdce_C_Q)         0.141    -0.343 r  design_1_i/PC_0/U0/saddress_reg[2]/Q
                         net (fo=15, routed)          0.098    -0.245    design_1_i/PC_0/U0/Addresso[2]
    SLICE_X37Y70         LUT6 (Prop_lut6_I3_O)        0.045    -0.200 r  design_1_i/PC_0/U0/saddress[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.200    design_1_i/PC_0/U0/plusOp[5]
    SLICE_X37Y70         FDCE                                         r  design_1_i/PC_0/U0/saddress_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=33, routed)          0.845    -0.718    design_1_i/PC_0/U0/clk
    SLICE_X37Y70         FDCE                                         r  design_1_i/PC_0/U0/saddress_reg[5]/C
                         clock pessimism              0.247    -0.471    
    SLICE_X37Y70         FDCE (Hold_fdce_C_D)         0.092    -0.379    design_1_i/PC_0/U0/saddress_reg[5]
  -------------------------------------------------------------------
                         required time                          0.379    
                         arrival time                          -0.200    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 design_1_i/PC_0/U0/saddress_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/PC_0/U0/saddress_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.186ns (58.462%)  route 0.132ns (41.538%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.718ns
    Source Clock Delay      (SCD):    -0.484ns
    Clock Pessimism Removal (CPR):    -0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=33, routed)          0.577    -0.484    design_1_i/PC_0/U0/clk
    SLICE_X36Y70         FDCE                                         r  design_1_i/PC_0/U0/saddress_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y70         FDCE (Prop_fdce_C_Q)         0.141    -0.343 r  design_1_i/PC_0/U0/saddress_reg[0]/Q
                         net (fo=15, routed)          0.132    -0.211    design_1_i/PC_0/U0/Addresso[0]
    SLICE_X37Y70         LUT4 (Prop_lut4_I1_O)        0.045    -0.166 r  design_1_i/PC_0/U0/saddress[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.166    design_1_i/PC_0/U0/plusOp[3]
    SLICE_X37Y70         FDCE                                         r  design_1_i/PC_0/U0/saddress_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=33, routed)          0.845    -0.718    design_1_i/PC_0/U0/clk
    SLICE_X37Y70         FDCE                                         r  design_1_i/PC_0/U0/saddress_reg[3]/C
                         clock pessimism              0.247    -0.471    
    SLICE_X37Y70         FDCE (Hold_fdce_C_D)         0.091    -0.380    design_1_i/PC_0/U0/saddress_reg[3]
  -------------------------------------------------------------------
                         required time                          0.380    
                         arrival time                          -0.166    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.253ns  (arrival time - required time)
  Source:                 design_1_i/PC_0/U0/saddress_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.484ns  (logic 0.141ns (29.113%)  route 0.343ns (70.887%))
  Logic Levels:           0  
  Clock Path Skew:        0.048ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.704ns
    Source Clock Delay      (SCD):    -0.484ns
    Clock Pessimism Removal (CPR):    -0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=33, routed)          0.577    -0.484    design_1_i/PC_0/U0/clk
    SLICE_X36Y70         FDCE                                         r  design_1_i/PC_0/U0/saddress_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y70         FDCE (Prop_fdce_C_Q)         0.141    -0.343 r  design_1_i/PC_0/U0/saddress_reg[4]/Q
                         net (fo=9, routed)           0.343     0.001    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[4]
    RAMB18_X2Y28         RAMB18E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=33, routed)          0.859    -0.704    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X2Y28         RAMB18E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.268    -0.435    
    RAMB18_X2Y28         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                      0.183    -0.252    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.252    
                         arrival time                           0.001    
  -------------------------------------------------------------------
                         slack                                  0.253    

Slack (MET) :             0.257ns  (arrival time - required time)
  Source:                 design_1_i/PC_0/U0/saddress_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.486ns  (logic 0.141ns (29.020%)  route 0.345ns (70.980%))
  Logic Levels:           0  
  Clock Path Skew:        0.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.707ns
    Source Clock Delay      (SCD):    -0.484ns
    Clock Pessimism Removal (CPR):    -0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=33, routed)          0.577    -0.484    design_1_i/PC_0/U0/clk
    SLICE_X36Y70         FDCE                                         r  design_1_i/PC_0/U0/saddress_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y70         FDCE (Prop_fdce_C_Q)         0.141    -0.343 r  design_1_i/PC_0/U0/saddress_reg[4]/Q
                         net (fo=9, routed)           0.345     0.002    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[4]
    RAMB18_X2Y28         RAMB18E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=33, routed)          0.856    -0.707    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X2Y28         RAMB18E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.268    -0.438    
    RAMB18_X2Y28         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.183    -0.255    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.255    
                         arrival time                           0.002    
  -------------------------------------------------------------------
                         slack                                  0.257    

Slack (MET) :             0.291ns  (arrival time - required time)
  Source:                 design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DIADI[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.607ns  (logic 0.204ns (33.622%)  route 0.403ns (66.378%))
  Logic Levels:           0  
  Clock Path Skew:        0.020ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.707ns
    Source Clock Delay      (SCD):    -0.478ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=33, routed)          0.582    -0.478    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X2Y28         RAMB18E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y28         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[8])
                                                      0.204    -0.274 r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOADO[8]
                         net (fo=1, routed)           0.403     0.128    design_1_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[1]
    RAMB18_X2Y29         RAMB18E1                                     r  design_1_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=33, routed)          0.856    -0.707    design_1_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X2Y29         RAMB18E1                                     r  design_1_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.248    -0.458    
    RAMB18_X2Y29         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[1])
                                                      0.296    -0.162    design_1_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.162    
                         arrival time                           0.128    
  -------------------------------------------------------------------
                         slack                                  0.291    

Slack (MET) :             0.291ns  (arrival time - required time)
  Source:                 design_1_i/PC_0/U0/saddress_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.523ns  (logic 0.141ns (26.971%)  route 0.382ns (73.029%))
  Logic Levels:           0  
  Clock Path Skew:        0.048ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.704ns
    Source Clock Delay      (SCD):    -0.484ns
    Clock Pessimism Removal (CPR):    -0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=33, routed)          0.577    -0.484    design_1_i/PC_0/U0/clk
    SLICE_X36Y70         FDCE                                         r  design_1_i/PC_0/U0/saddress_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y70         FDCE (Prop_fdce_C_Q)         0.141    -0.343 r  design_1_i/PC_0/U0/saddress_reg[1]/Q
                         net (fo=18, routed)          0.382     0.039    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[1]
    RAMB18_X2Y28         RAMB18E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=33, routed)          0.859    -0.704    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X2Y28         RAMB18E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.268    -0.435    
    RAMB18_X2Y28         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[6])
                                                      0.183    -0.252    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.252    
                         arrival time                           0.039    
  -------------------------------------------------------------------
                         slack                                  0.291    

Slack (MET) :             0.294ns  (arrival time - required time)
  Source:                 design_1_i/PC_0/U0/saddress_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.523ns  (logic 0.141ns (26.971%)  route 0.382ns (73.029%))
  Logic Levels:           0  
  Clock Path Skew:        0.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.707ns
    Source Clock Delay      (SCD):    -0.484ns
    Clock Pessimism Removal (CPR):    -0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=33, routed)          0.577    -0.484    design_1_i/PC_0/U0/clk
    SLICE_X36Y70         FDCE                                         r  design_1_i/PC_0/U0/saddress_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y70         FDCE (Prop_fdce_C_Q)         0.141    -0.343 r  design_1_i/PC_0/U0/saddress_reg[1]/Q
                         net (fo=18, routed)          0.382     0.039    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[1]
    RAMB18_X2Y28         RAMB18E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=33, routed)          0.856    -0.707    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X2Y28         RAMB18E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.268    -0.438    
    RAMB18_X2Y28         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[6])
                                                      0.183    -0.255    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.255    
                         arrival time                           0.039    
  -------------------------------------------------------------------
                         slack                                  0.294    

Slack (MET) :             0.302ns  (arrival time - required time)
  Source:                 design_1_i/PC_0/U0/saddress_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/PC_0/U0/saddress_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.186ns (47.189%)  route 0.208ns (52.811%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.718ns
    Source Clock Delay      (SCD):    -0.484ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=33, routed)          0.577    -0.484    design_1_i/PC_0/U0/clk
    SLICE_X36Y70         FDCE                                         r  design_1_i/PC_0/U0/saddress_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y70         FDCE (Prop_fdce_C_Q)         0.141    -0.343 r  design_1_i/PC_0/U0/saddress_reg[0]/Q
                         net (fo=15, routed)          0.208    -0.135    design_1_i/PC_0/U0/Addresso[0]
    SLICE_X36Y70         LUT2 (Prop_lut2_I0_O)        0.045    -0.090 r  design_1_i/PC_0/U0/saddress[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.090    design_1_i/PC_0/U0/saddress[1]_i_1_n_0
    SLICE_X36Y70         FDCE                                         r  design_1_i/PC_0/U0/saddress_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=33, routed)          0.845    -0.718    design_1_i/PC_0/U0/clk
    SLICE_X36Y70         FDCE                                         r  design_1_i/PC_0/U0/saddress_reg[1]/C
                         clock pessimism              0.234    -0.484    
    SLICE_X36Y70         FDCE (Hold_fdce_C_D)         0.092    -0.392    design_1_i/PC_0/U0/saddress_reg[1]
  -------------------------------------------------------------------
                         required time                          0.392    
                         arrival time                          -0.090    
  -------------------------------------------------------------------
                         slack                                  0.302    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_design_1_clk_wiz_0_0_1
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         100.000     97.424     RAMB18_X2Y29     design_1_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         100.000     97.424     RAMB18_X2Y29     design_1_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         100.000     97.424     RAMB18_X2Y28     design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         100.000     97.424     RAMB18_X2Y28     design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         100.000     97.845     BUFGCTRL_X0Y16   design_1_i/clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         100.000     98.751     MMCME2_ADV_X0Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C              n/a            1.000         100.000     99.000     SLICE_X35Y67     design_1_i/PC_0/U0/prescaler_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         100.000     99.000     SLICE_X35Y69     design_1_i/PC_0/U0/prescaler_reg[10]/C
Min Period        n/a     FDCE/C              n/a            1.000         100.000     99.000     SLICE_X35Y69     design_1_i/PC_0/U0/prescaler_reg[11]/C
Min Period        n/a     FDCE/C              n/a            1.000         100.000     99.000     SLICE_X35Y70     design_1_i/PC_0/U0/prescaler_reg[12]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       100.000     113.360    MMCME2_ADV_X0Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X35Y67     design_1_i/PC_0/U0/prescaler_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X35Y70     design_1_i/PC_0/U0/prescaler_reg[12]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X35Y70     design_1_i/PC_0/U0/prescaler_reg[13]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X35Y70     design_1_i/PC_0/U0/prescaler_reg[14]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X35Y70     design_1_i/PC_0/U0/prescaler_reg[15]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X35Y71     design_1_i/PC_0/U0/prescaler_reg[16]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X35Y71     design_1_i/PC_0/U0/prescaler_reg[17]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X35Y71     design_1_i/PC_0/U0/prescaler_reg[18]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X35Y71     design_1_i/PC_0/U0/prescaler_reg[19]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X35Y67     design_1_i/PC_0/U0/prescaler_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X35Y67     design_1_i/PC_0/U0/prescaler_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X35Y70     design_1_i/PC_0/U0/prescaler_reg[12]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X35Y70     design_1_i/PC_0/U0/prescaler_reg[13]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X35Y70     design_1_i/PC_0/U0/prescaler_reg[14]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X35Y70     design_1_i/PC_0/U0/prescaler_reg[15]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X35Y67     design_1_i/PC_0/U0/prescaler_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X35Y72     design_1_i/PC_0/U0/prescaler_reg[20]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X35Y72     design_1_i/PC_0/U0/prescaler_reg[21]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X35Y72     design_1_i/PC_0/U0/prescaler_reg[22]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X35Y67     design_1_i/PC_0/U0/prescaler_reg[2]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_design_1_clk_wiz_0_0_1
  To Clock:  clkfbout_design_1_clk_wiz_0_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_design_1_clk_wiz_0_0_1
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         8.000       5.845      BUFGCTRL_X0Y17   design_1_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       8.000       92.000     MMCME2_ADV_X0Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       8.000       205.360    MMCME2_ADV_X0Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_1_clk_wiz_0_0_1
  To Clock:  clk_out1_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       95.446ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.047ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             95.446ns  (required time - arrival time)
  Source:                 design_1_i/PC_0/U0/prescaler_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/PC_0/U0/prescaler_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@100.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.484ns  (logic 2.150ns (47.945%)  route 2.334ns (52.055%))
  Logic Levels:           9  (CARRY4=6 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.359ns = ( 98.641 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.711ns
    Clock Pessimism Removal (CPR):    0.622ns
  Clock Uncertainty:      0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=33, routed)          1.648    -0.711    design_1_i/PC_0/U0/clk
    SLICE_X35Y69         FDCE                                         r  design_1_i/PC_0/U0/prescaler_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y69         FDCE (Prop_fdce_C_Q)         0.456    -0.255 r  design_1_i/PC_0/U0/prescaler_reg[9]/Q
                         net (fo=2, routed)           0.721     0.467    design_1_i/PC_0/U0/prescaler_reg[9]
    SLICE_X34Y69         LUT4 (Prop_lut4_I2_O)        0.124     0.591 r  design_1_i/PC_0/U0/saddress[0]_i_7/O
                         net (fo=1, routed)           0.417     1.008    design_1_i/PC_0/U0/saddress[0]_i_7_n_0
    SLICE_X34Y70         LUT5 (Prop_lut5_I4_O)        0.124     1.132 r  design_1_i/PC_0/U0/saddress[0]_i_4/O
                         net (fo=25, routed)          1.195     2.328    design_1_i/PC_0/U0/saddress[0]_i_4_n_0
    SLICE_X35Y67         LUT5 (Prop_lut5_I3_O)        0.124     2.452 r  design_1_i/PC_0/U0/prescaler[0]_i_6/O
                         net (fo=1, routed)           0.000     2.452    design_1_i/PC_0/U0/prescaler[0]_i_6_n_0
    SLICE_X35Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.984 r  design_1_i/PC_0/U0/prescaler_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.984    design_1_i/PC_0/U0/prescaler_reg[0]_i_1_n_0
    SLICE_X35Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.098 r  design_1_i/PC_0/U0/prescaler_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.098    design_1_i/PC_0/U0/prescaler_reg[4]_i_1_n_0
    SLICE_X35Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.212 r  design_1_i/PC_0/U0/prescaler_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.212    design_1_i/PC_0/U0/prescaler_reg[8]_i_1_n_0
    SLICE_X35Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.326 r  design_1_i/PC_0/U0/prescaler_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.326    design_1_i/PC_0/U0/prescaler_reg[12]_i_1_n_0
    SLICE_X35Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.440 r  design_1_i/PC_0/U0/prescaler_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.440    design_1_i/PC_0/U0/prescaler_reg[16]_i_1_n_0
    SLICE_X35Y72         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.774 r  design_1_i/PC_0/U0/prescaler_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     3.774    design_1_i/PC_0/U0/prescaler_reg[20]_i_1_n_6
    SLICE_X35Y72         FDCE                                         r  design_1_i/PC_0/U0/prescaler_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    L16                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421   101.421 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.583    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    95.478 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    97.077    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    97.168 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=33, routed)          1.473    98.641    design_1_i/PC_0/U0/clk
    SLICE_X35Y72         FDCE                                         r  design_1_i/PC_0/U0/prescaler_reg[21]/C
                         clock pessimism              0.622    99.262    
                         clock uncertainty           -0.105    99.157    
    SLICE_X35Y72         FDCE (Setup_fdce_C_D)        0.062    99.219    design_1_i/PC_0/U0/prescaler_reg[21]
  -------------------------------------------------------------------
                         required time                         99.219    
                         arrival time                          -3.774    
  -------------------------------------------------------------------
                         slack                                 95.446    

Slack (MET) :             95.541ns  (required time - arrival time)
  Source:                 design_1_i/PC_0/U0/prescaler_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/PC_0/U0/prescaler_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@100.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.389ns  (logic 2.055ns (46.819%)  route 2.334ns (53.181%))
  Logic Levels:           9  (CARRY4=6 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.359ns = ( 98.641 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.711ns
    Clock Pessimism Removal (CPR):    0.622ns
  Clock Uncertainty:      0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=33, routed)          1.648    -0.711    design_1_i/PC_0/U0/clk
    SLICE_X35Y69         FDCE                                         r  design_1_i/PC_0/U0/prescaler_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y69         FDCE (Prop_fdce_C_Q)         0.456    -0.255 r  design_1_i/PC_0/U0/prescaler_reg[9]/Q
                         net (fo=2, routed)           0.721     0.467    design_1_i/PC_0/U0/prescaler_reg[9]
    SLICE_X34Y69         LUT4 (Prop_lut4_I2_O)        0.124     0.591 r  design_1_i/PC_0/U0/saddress[0]_i_7/O
                         net (fo=1, routed)           0.417     1.008    design_1_i/PC_0/U0/saddress[0]_i_7_n_0
    SLICE_X34Y70         LUT5 (Prop_lut5_I4_O)        0.124     1.132 r  design_1_i/PC_0/U0/saddress[0]_i_4/O
                         net (fo=25, routed)          1.195     2.328    design_1_i/PC_0/U0/saddress[0]_i_4_n_0
    SLICE_X35Y67         LUT5 (Prop_lut5_I3_O)        0.124     2.452 r  design_1_i/PC_0/U0/prescaler[0]_i_6/O
                         net (fo=1, routed)           0.000     2.452    design_1_i/PC_0/U0/prescaler[0]_i_6_n_0
    SLICE_X35Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.984 r  design_1_i/PC_0/U0/prescaler_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.984    design_1_i/PC_0/U0/prescaler_reg[0]_i_1_n_0
    SLICE_X35Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.098 r  design_1_i/PC_0/U0/prescaler_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.098    design_1_i/PC_0/U0/prescaler_reg[4]_i_1_n_0
    SLICE_X35Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.212 r  design_1_i/PC_0/U0/prescaler_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.212    design_1_i/PC_0/U0/prescaler_reg[8]_i_1_n_0
    SLICE_X35Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.326 r  design_1_i/PC_0/U0/prescaler_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.326    design_1_i/PC_0/U0/prescaler_reg[12]_i_1_n_0
    SLICE_X35Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.440 r  design_1_i/PC_0/U0/prescaler_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.440    design_1_i/PC_0/U0/prescaler_reg[16]_i_1_n_0
    SLICE_X35Y72         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     3.679 r  design_1_i/PC_0/U0/prescaler_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     3.679    design_1_i/PC_0/U0/prescaler_reg[20]_i_1_n_5
    SLICE_X35Y72         FDCE                                         r  design_1_i/PC_0/U0/prescaler_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    L16                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421   101.421 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.583    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    95.478 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    97.077    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    97.168 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=33, routed)          1.473    98.641    design_1_i/PC_0/U0/clk
    SLICE_X35Y72         FDCE                                         r  design_1_i/PC_0/U0/prescaler_reg[22]/C
                         clock pessimism              0.622    99.262    
                         clock uncertainty           -0.105    99.157    
    SLICE_X35Y72         FDCE (Setup_fdce_C_D)        0.062    99.219    design_1_i/PC_0/U0/prescaler_reg[22]
  -------------------------------------------------------------------
                         required time                         99.219    
                         arrival time                          -3.679    
  -------------------------------------------------------------------
                         slack                                 95.541    

Slack (MET) :             95.557ns  (required time - arrival time)
  Source:                 design_1_i/PC_0/U0/prescaler_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/PC_0/U0/prescaler_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@100.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.373ns  (logic 2.039ns (46.624%)  route 2.334ns (53.376%))
  Logic Levels:           9  (CARRY4=6 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.359ns = ( 98.641 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.711ns
    Clock Pessimism Removal (CPR):    0.622ns
  Clock Uncertainty:      0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=33, routed)          1.648    -0.711    design_1_i/PC_0/U0/clk
    SLICE_X35Y69         FDCE                                         r  design_1_i/PC_0/U0/prescaler_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y69         FDCE (Prop_fdce_C_Q)         0.456    -0.255 r  design_1_i/PC_0/U0/prescaler_reg[9]/Q
                         net (fo=2, routed)           0.721     0.467    design_1_i/PC_0/U0/prescaler_reg[9]
    SLICE_X34Y69         LUT4 (Prop_lut4_I2_O)        0.124     0.591 r  design_1_i/PC_0/U0/saddress[0]_i_7/O
                         net (fo=1, routed)           0.417     1.008    design_1_i/PC_0/U0/saddress[0]_i_7_n_0
    SLICE_X34Y70         LUT5 (Prop_lut5_I4_O)        0.124     1.132 r  design_1_i/PC_0/U0/saddress[0]_i_4/O
                         net (fo=25, routed)          1.195     2.328    design_1_i/PC_0/U0/saddress[0]_i_4_n_0
    SLICE_X35Y67         LUT5 (Prop_lut5_I3_O)        0.124     2.452 r  design_1_i/PC_0/U0/prescaler[0]_i_6/O
                         net (fo=1, routed)           0.000     2.452    design_1_i/PC_0/U0/prescaler[0]_i_6_n_0
    SLICE_X35Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.984 r  design_1_i/PC_0/U0/prescaler_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.984    design_1_i/PC_0/U0/prescaler_reg[0]_i_1_n_0
    SLICE_X35Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.098 r  design_1_i/PC_0/U0/prescaler_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.098    design_1_i/PC_0/U0/prescaler_reg[4]_i_1_n_0
    SLICE_X35Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.212 r  design_1_i/PC_0/U0/prescaler_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.212    design_1_i/PC_0/U0/prescaler_reg[8]_i_1_n_0
    SLICE_X35Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.326 r  design_1_i/PC_0/U0/prescaler_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.326    design_1_i/PC_0/U0/prescaler_reg[12]_i_1_n_0
    SLICE_X35Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.440 r  design_1_i/PC_0/U0/prescaler_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.440    design_1_i/PC_0/U0/prescaler_reg[16]_i_1_n_0
    SLICE_X35Y72         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     3.663 r  design_1_i/PC_0/U0/prescaler_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     3.663    design_1_i/PC_0/U0/prescaler_reg[20]_i_1_n_7
    SLICE_X35Y72         FDCE                                         r  design_1_i/PC_0/U0/prescaler_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    L16                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421   101.421 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.583    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    95.478 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    97.077    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    97.168 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=33, routed)          1.473    98.641    design_1_i/PC_0/U0/clk
    SLICE_X35Y72         FDCE                                         r  design_1_i/PC_0/U0/prescaler_reg[20]/C
                         clock pessimism              0.622    99.262    
                         clock uncertainty           -0.105    99.157    
    SLICE_X35Y72         FDCE (Setup_fdce_C_D)        0.062    99.219    design_1_i/PC_0/U0/prescaler_reg[20]
  -------------------------------------------------------------------
                         required time                         99.219    
                         arrival time                          -3.663    
  -------------------------------------------------------------------
                         slack                                 95.557    

Slack (MET) :             95.562ns  (required time - arrival time)
  Source:                 design_1_i/PC_0/U0/prescaler_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/PC_0/U0/prescaler_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@100.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.370ns  (logic 2.036ns (46.587%)  route 2.334ns (53.413%))
  Logic Levels:           8  (CARRY4=5 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.357ns = ( 98.643 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.711ns
    Clock Pessimism Removal (CPR):    0.622ns
  Clock Uncertainty:      0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=33, routed)          1.648    -0.711    design_1_i/PC_0/U0/clk
    SLICE_X35Y69         FDCE                                         r  design_1_i/PC_0/U0/prescaler_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y69         FDCE (Prop_fdce_C_Q)         0.456    -0.255 r  design_1_i/PC_0/U0/prescaler_reg[9]/Q
                         net (fo=2, routed)           0.721     0.467    design_1_i/PC_0/U0/prescaler_reg[9]
    SLICE_X34Y69         LUT4 (Prop_lut4_I2_O)        0.124     0.591 r  design_1_i/PC_0/U0/saddress[0]_i_7/O
                         net (fo=1, routed)           0.417     1.008    design_1_i/PC_0/U0/saddress[0]_i_7_n_0
    SLICE_X34Y70         LUT5 (Prop_lut5_I4_O)        0.124     1.132 r  design_1_i/PC_0/U0/saddress[0]_i_4/O
                         net (fo=25, routed)          1.195     2.328    design_1_i/PC_0/U0/saddress[0]_i_4_n_0
    SLICE_X35Y67         LUT5 (Prop_lut5_I3_O)        0.124     2.452 r  design_1_i/PC_0/U0/prescaler[0]_i_6/O
                         net (fo=1, routed)           0.000     2.452    design_1_i/PC_0/U0/prescaler[0]_i_6_n_0
    SLICE_X35Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.984 r  design_1_i/PC_0/U0/prescaler_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.984    design_1_i/PC_0/U0/prescaler_reg[0]_i_1_n_0
    SLICE_X35Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.098 r  design_1_i/PC_0/U0/prescaler_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.098    design_1_i/PC_0/U0/prescaler_reg[4]_i_1_n_0
    SLICE_X35Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.212 r  design_1_i/PC_0/U0/prescaler_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.212    design_1_i/PC_0/U0/prescaler_reg[8]_i_1_n_0
    SLICE_X35Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.326 r  design_1_i/PC_0/U0/prescaler_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.326    design_1_i/PC_0/U0/prescaler_reg[12]_i_1_n_0
    SLICE_X35Y71         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.660 r  design_1_i/PC_0/U0/prescaler_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     3.660    design_1_i/PC_0/U0/prescaler_reg[16]_i_1_n_6
    SLICE_X35Y71         FDCE                                         r  design_1_i/PC_0/U0/prescaler_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    L16                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421   101.421 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.583    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    95.478 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    97.077    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    97.168 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=33, routed)          1.475    98.643    design_1_i/PC_0/U0/clk
    SLICE_X35Y71         FDCE                                         r  design_1_i/PC_0/U0/prescaler_reg[17]/C
                         clock pessimism              0.622    99.264    
                         clock uncertainty           -0.105    99.159    
    SLICE_X35Y71         FDCE (Setup_fdce_C_D)        0.062    99.221    design_1_i/PC_0/U0/prescaler_reg[17]
  -------------------------------------------------------------------
                         required time                         99.221    
                         arrival time                          -3.660    
  -------------------------------------------------------------------
                         slack                                 95.562    

Slack (MET) :             95.583ns  (required time - arrival time)
  Source:                 design_1_i/PC_0/U0/prescaler_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/PC_0/U0/prescaler_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@100.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.349ns  (logic 2.015ns (46.330%)  route 2.334ns (53.670%))
  Logic Levels:           8  (CARRY4=5 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.357ns = ( 98.643 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.711ns
    Clock Pessimism Removal (CPR):    0.622ns
  Clock Uncertainty:      0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=33, routed)          1.648    -0.711    design_1_i/PC_0/U0/clk
    SLICE_X35Y69         FDCE                                         r  design_1_i/PC_0/U0/prescaler_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y69         FDCE (Prop_fdce_C_Q)         0.456    -0.255 r  design_1_i/PC_0/U0/prescaler_reg[9]/Q
                         net (fo=2, routed)           0.721     0.467    design_1_i/PC_0/U0/prescaler_reg[9]
    SLICE_X34Y69         LUT4 (Prop_lut4_I2_O)        0.124     0.591 r  design_1_i/PC_0/U0/saddress[0]_i_7/O
                         net (fo=1, routed)           0.417     1.008    design_1_i/PC_0/U0/saddress[0]_i_7_n_0
    SLICE_X34Y70         LUT5 (Prop_lut5_I4_O)        0.124     1.132 r  design_1_i/PC_0/U0/saddress[0]_i_4/O
                         net (fo=25, routed)          1.195     2.328    design_1_i/PC_0/U0/saddress[0]_i_4_n_0
    SLICE_X35Y67         LUT5 (Prop_lut5_I3_O)        0.124     2.452 r  design_1_i/PC_0/U0/prescaler[0]_i_6/O
                         net (fo=1, routed)           0.000     2.452    design_1_i/PC_0/U0/prescaler[0]_i_6_n_0
    SLICE_X35Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.984 r  design_1_i/PC_0/U0/prescaler_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.984    design_1_i/PC_0/U0/prescaler_reg[0]_i_1_n_0
    SLICE_X35Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.098 r  design_1_i/PC_0/U0/prescaler_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.098    design_1_i/PC_0/U0/prescaler_reg[4]_i_1_n_0
    SLICE_X35Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.212 r  design_1_i/PC_0/U0/prescaler_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.212    design_1_i/PC_0/U0/prescaler_reg[8]_i_1_n_0
    SLICE_X35Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.326 r  design_1_i/PC_0/U0/prescaler_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.326    design_1_i/PC_0/U0/prescaler_reg[12]_i_1_n_0
    SLICE_X35Y71         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     3.639 r  design_1_i/PC_0/U0/prescaler_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     3.639    design_1_i/PC_0/U0/prescaler_reg[16]_i_1_n_4
    SLICE_X35Y71         FDCE                                         r  design_1_i/PC_0/U0/prescaler_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    L16                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421   101.421 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.583    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    95.478 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    97.077    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    97.168 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=33, routed)          1.475    98.643    design_1_i/PC_0/U0/clk
    SLICE_X35Y71         FDCE                                         r  design_1_i/PC_0/U0/prescaler_reg[19]/C
                         clock pessimism              0.622    99.264    
                         clock uncertainty           -0.105    99.159    
    SLICE_X35Y71         FDCE (Setup_fdce_C_D)        0.062    99.221    design_1_i/PC_0/U0/prescaler_reg[19]
  -------------------------------------------------------------------
                         required time                         99.221    
                         arrival time                          -3.639    
  -------------------------------------------------------------------
                         slack                                 95.583    

Slack (MET) :             95.657ns  (required time - arrival time)
  Source:                 design_1_i/PC_0/U0/prescaler_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/PC_0/U0/prescaler_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@100.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.275ns  (logic 1.941ns (45.401%)  route 2.334ns (54.599%))
  Logic Levels:           8  (CARRY4=5 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.357ns = ( 98.643 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.711ns
    Clock Pessimism Removal (CPR):    0.622ns
  Clock Uncertainty:      0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=33, routed)          1.648    -0.711    design_1_i/PC_0/U0/clk
    SLICE_X35Y69         FDCE                                         r  design_1_i/PC_0/U0/prescaler_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y69         FDCE (Prop_fdce_C_Q)         0.456    -0.255 r  design_1_i/PC_0/U0/prescaler_reg[9]/Q
                         net (fo=2, routed)           0.721     0.467    design_1_i/PC_0/U0/prescaler_reg[9]
    SLICE_X34Y69         LUT4 (Prop_lut4_I2_O)        0.124     0.591 r  design_1_i/PC_0/U0/saddress[0]_i_7/O
                         net (fo=1, routed)           0.417     1.008    design_1_i/PC_0/U0/saddress[0]_i_7_n_0
    SLICE_X34Y70         LUT5 (Prop_lut5_I4_O)        0.124     1.132 r  design_1_i/PC_0/U0/saddress[0]_i_4/O
                         net (fo=25, routed)          1.195     2.328    design_1_i/PC_0/U0/saddress[0]_i_4_n_0
    SLICE_X35Y67         LUT5 (Prop_lut5_I3_O)        0.124     2.452 r  design_1_i/PC_0/U0/prescaler[0]_i_6/O
                         net (fo=1, routed)           0.000     2.452    design_1_i/PC_0/U0/prescaler[0]_i_6_n_0
    SLICE_X35Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.984 r  design_1_i/PC_0/U0/prescaler_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.984    design_1_i/PC_0/U0/prescaler_reg[0]_i_1_n_0
    SLICE_X35Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.098 r  design_1_i/PC_0/U0/prescaler_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.098    design_1_i/PC_0/U0/prescaler_reg[4]_i_1_n_0
    SLICE_X35Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.212 r  design_1_i/PC_0/U0/prescaler_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.212    design_1_i/PC_0/U0/prescaler_reg[8]_i_1_n_0
    SLICE_X35Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.326 r  design_1_i/PC_0/U0/prescaler_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.326    design_1_i/PC_0/U0/prescaler_reg[12]_i_1_n_0
    SLICE_X35Y71         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     3.565 r  design_1_i/PC_0/U0/prescaler_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     3.565    design_1_i/PC_0/U0/prescaler_reg[16]_i_1_n_5
    SLICE_X35Y71         FDCE                                         r  design_1_i/PC_0/U0/prescaler_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    L16                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421   101.421 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.583    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    95.478 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    97.077    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    97.168 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=33, routed)          1.475    98.643    design_1_i/PC_0/U0/clk
    SLICE_X35Y71         FDCE                                         r  design_1_i/PC_0/U0/prescaler_reg[18]/C
                         clock pessimism              0.622    99.264    
                         clock uncertainty           -0.105    99.159    
    SLICE_X35Y71         FDCE (Setup_fdce_C_D)        0.062    99.221    design_1_i/PC_0/U0/prescaler_reg[18]
  -------------------------------------------------------------------
                         required time                         99.221    
                         arrival time                          -3.565    
  -------------------------------------------------------------------
                         slack                                 95.657    

Slack (MET) :             95.673ns  (required time - arrival time)
  Source:                 design_1_i/PC_0/U0/prescaler_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/PC_0/U0/prescaler_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@100.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.259ns  (logic 1.925ns (45.195%)  route 2.334ns (54.805%))
  Logic Levels:           8  (CARRY4=5 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.357ns = ( 98.643 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.711ns
    Clock Pessimism Removal (CPR):    0.622ns
  Clock Uncertainty:      0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=33, routed)          1.648    -0.711    design_1_i/PC_0/U0/clk
    SLICE_X35Y69         FDCE                                         r  design_1_i/PC_0/U0/prescaler_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y69         FDCE (Prop_fdce_C_Q)         0.456    -0.255 r  design_1_i/PC_0/U0/prescaler_reg[9]/Q
                         net (fo=2, routed)           0.721     0.467    design_1_i/PC_0/U0/prescaler_reg[9]
    SLICE_X34Y69         LUT4 (Prop_lut4_I2_O)        0.124     0.591 r  design_1_i/PC_0/U0/saddress[0]_i_7/O
                         net (fo=1, routed)           0.417     1.008    design_1_i/PC_0/U0/saddress[0]_i_7_n_0
    SLICE_X34Y70         LUT5 (Prop_lut5_I4_O)        0.124     1.132 r  design_1_i/PC_0/U0/saddress[0]_i_4/O
                         net (fo=25, routed)          1.195     2.328    design_1_i/PC_0/U0/saddress[0]_i_4_n_0
    SLICE_X35Y67         LUT5 (Prop_lut5_I3_O)        0.124     2.452 r  design_1_i/PC_0/U0/prescaler[0]_i_6/O
                         net (fo=1, routed)           0.000     2.452    design_1_i/PC_0/U0/prescaler[0]_i_6_n_0
    SLICE_X35Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.984 r  design_1_i/PC_0/U0/prescaler_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.984    design_1_i/PC_0/U0/prescaler_reg[0]_i_1_n_0
    SLICE_X35Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.098 r  design_1_i/PC_0/U0/prescaler_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.098    design_1_i/PC_0/U0/prescaler_reg[4]_i_1_n_0
    SLICE_X35Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.212 r  design_1_i/PC_0/U0/prescaler_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.212    design_1_i/PC_0/U0/prescaler_reg[8]_i_1_n_0
    SLICE_X35Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.326 r  design_1_i/PC_0/U0/prescaler_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.326    design_1_i/PC_0/U0/prescaler_reg[12]_i_1_n_0
    SLICE_X35Y71         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     3.549 r  design_1_i/PC_0/U0/prescaler_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     3.549    design_1_i/PC_0/U0/prescaler_reg[16]_i_1_n_7
    SLICE_X35Y71         FDCE                                         r  design_1_i/PC_0/U0/prescaler_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    L16                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421   101.421 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.583    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    95.478 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    97.077    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    97.168 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=33, routed)          1.475    98.643    design_1_i/PC_0/U0/clk
    SLICE_X35Y71         FDCE                                         r  design_1_i/PC_0/U0/prescaler_reg[16]/C
                         clock pessimism              0.622    99.264    
                         clock uncertainty           -0.105    99.159    
    SLICE_X35Y71         FDCE (Setup_fdce_C_D)        0.062    99.221    design_1_i/PC_0/U0/prescaler_reg[16]
  -------------------------------------------------------------------
                         required time                         99.221    
                         arrival time                          -3.549    
  -------------------------------------------------------------------
                         slack                                 95.673    

Slack (MET) :             95.677ns  (required time - arrival time)
  Source:                 design_1_i/PC_0/U0/prescaler_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/PC_0/U0/prescaler_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@100.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.256ns  (logic 1.922ns (45.157%)  route 2.334ns (54.843%))
  Logic Levels:           7  (CARRY4=4 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.356ns = ( 98.644 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.711ns
    Clock Pessimism Removal (CPR):    0.622ns
  Clock Uncertainty:      0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=33, routed)          1.648    -0.711    design_1_i/PC_0/U0/clk
    SLICE_X35Y69         FDCE                                         r  design_1_i/PC_0/U0/prescaler_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y69         FDCE (Prop_fdce_C_Q)         0.456    -0.255 r  design_1_i/PC_0/U0/prescaler_reg[9]/Q
                         net (fo=2, routed)           0.721     0.467    design_1_i/PC_0/U0/prescaler_reg[9]
    SLICE_X34Y69         LUT4 (Prop_lut4_I2_O)        0.124     0.591 r  design_1_i/PC_0/U0/saddress[0]_i_7/O
                         net (fo=1, routed)           0.417     1.008    design_1_i/PC_0/U0/saddress[0]_i_7_n_0
    SLICE_X34Y70         LUT5 (Prop_lut5_I4_O)        0.124     1.132 r  design_1_i/PC_0/U0/saddress[0]_i_4/O
                         net (fo=25, routed)          1.195     2.328    design_1_i/PC_0/U0/saddress[0]_i_4_n_0
    SLICE_X35Y67         LUT5 (Prop_lut5_I3_O)        0.124     2.452 r  design_1_i/PC_0/U0/prescaler[0]_i_6/O
                         net (fo=1, routed)           0.000     2.452    design_1_i/PC_0/U0/prescaler[0]_i_6_n_0
    SLICE_X35Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.984 r  design_1_i/PC_0/U0/prescaler_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.984    design_1_i/PC_0/U0/prescaler_reg[0]_i_1_n_0
    SLICE_X35Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.098 r  design_1_i/PC_0/U0/prescaler_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.098    design_1_i/PC_0/U0/prescaler_reg[4]_i_1_n_0
    SLICE_X35Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.212 r  design_1_i/PC_0/U0/prescaler_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.212    design_1_i/PC_0/U0/prescaler_reg[8]_i_1_n_0
    SLICE_X35Y70         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.546 r  design_1_i/PC_0/U0/prescaler_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     3.546    design_1_i/PC_0/U0/prescaler_reg[12]_i_1_n_6
    SLICE_X35Y70         FDCE                                         r  design_1_i/PC_0/U0/prescaler_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    L16                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421   101.421 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.583    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    95.478 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    97.077    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    97.168 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=33, routed)          1.476    98.644    design_1_i/PC_0/U0/clk
    SLICE_X35Y70         FDCE                                         r  design_1_i/PC_0/U0/prescaler_reg[13]/C
                         clock pessimism              0.622    99.265    
                         clock uncertainty           -0.105    99.160    
    SLICE_X35Y70         FDCE (Setup_fdce_C_D)        0.062    99.222    design_1_i/PC_0/U0/prescaler_reg[13]
  -------------------------------------------------------------------
                         required time                         99.222    
                         arrival time                          -3.546    
  -------------------------------------------------------------------
                         slack                                 95.677    

Slack (MET) :             95.698ns  (required time - arrival time)
  Source:                 design_1_i/PC_0/U0/prescaler_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/PC_0/U0/prescaler_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@100.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.235ns  (logic 1.901ns (44.885%)  route 2.334ns (55.115%))
  Logic Levels:           7  (CARRY4=4 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.356ns = ( 98.644 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.711ns
    Clock Pessimism Removal (CPR):    0.622ns
  Clock Uncertainty:      0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=33, routed)          1.648    -0.711    design_1_i/PC_0/U0/clk
    SLICE_X35Y69         FDCE                                         r  design_1_i/PC_0/U0/prescaler_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y69         FDCE (Prop_fdce_C_Q)         0.456    -0.255 r  design_1_i/PC_0/U0/prescaler_reg[9]/Q
                         net (fo=2, routed)           0.721     0.467    design_1_i/PC_0/U0/prescaler_reg[9]
    SLICE_X34Y69         LUT4 (Prop_lut4_I2_O)        0.124     0.591 r  design_1_i/PC_0/U0/saddress[0]_i_7/O
                         net (fo=1, routed)           0.417     1.008    design_1_i/PC_0/U0/saddress[0]_i_7_n_0
    SLICE_X34Y70         LUT5 (Prop_lut5_I4_O)        0.124     1.132 r  design_1_i/PC_0/U0/saddress[0]_i_4/O
                         net (fo=25, routed)          1.195     2.328    design_1_i/PC_0/U0/saddress[0]_i_4_n_0
    SLICE_X35Y67         LUT5 (Prop_lut5_I3_O)        0.124     2.452 r  design_1_i/PC_0/U0/prescaler[0]_i_6/O
                         net (fo=1, routed)           0.000     2.452    design_1_i/PC_0/U0/prescaler[0]_i_6_n_0
    SLICE_X35Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.984 r  design_1_i/PC_0/U0/prescaler_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.984    design_1_i/PC_0/U0/prescaler_reg[0]_i_1_n_0
    SLICE_X35Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.098 r  design_1_i/PC_0/U0/prescaler_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.098    design_1_i/PC_0/U0/prescaler_reg[4]_i_1_n_0
    SLICE_X35Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.212 r  design_1_i/PC_0/U0/prescaler_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.212    design_1_i/PC_0/U0/prescaler_reg[8]_i_1_n_0
    SLICE_X35Y70         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     3.525 r  design_1_i/PC_0/U0/prescaler_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     3.525    design_1_i/PC_0/U0/prescaler_reg[12]_i_1_n_4
    SLICE_X35Y70         FDCE                                         r  design_1_i/PC_0/U0/prescaler_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    L16                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421   101.421 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.583    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    95.478 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    97.077    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    97.168 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=33, routed)          1.476    98.644    design_1_i/PC_0/U0/clk
    SLICE_X35Y70         FDCE                                         r  design_1_i/PC_0/U0/prescaler_reg[15]/C
                         clock pessimism              0.622    99.265    
                         clock uncertainty           -0.105    99.160    
    SLICE_X35Y70         FDCE (Setup_fdce_C_D)        0.062    99.222    design_1_i/PC_0/U0/prescaler_reg[15]
  -------------------------------------------------------------------
                         required time                         99.222    
                         arrival time                          -3.525    
  -------------------------------------------------------------------
                         slack                                 95.698    

Slack (MET) :             95.772ns  (required time - arrival time)
  Source:                 design_1_i/PC_0/U0/prescaler_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/PC_0/U0/prescaler_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@100.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.161ns  (logic 1.827ns (43.905%)  route 2.334ns (56.095%))
  Logic Levels:           7  (CARRY4=4 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.356ns = ( 98.644 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.711ns
    Clock Pessimism Removal (CPR):    0.622ns
  Clock Uncertainty:      0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=33, routed)          1.648    -0.711    design_1_i/PC_0/U0/clk
    SLICE_X35Y69         FDCE                                         r  design_1_i/PC_0/U0/prescaler_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y69         FDCE (Prop_fdce_C_Q)         0.456    -0.255 r  design_1_i/PC_0/U0/prescaler_reg[9]/Q
                         net (fo=2, routed)           0.721     0.467    design_1_i/PC_0/U0/prescaler_reg[9]
    SLICE_X34Y69         LUT4 (Prop_lut4_I2_O)        0.124     0.591 r  design_1_i/PC_0/U0/saddress[0]_i_7/O
                         net (fo=1, routed)           0.417     1.008    design_1_i/PC_0/U0/saddress[0]_i_7_n_0
    SLICE_X34Y70         LUT5 (Prop_lut5_I4_O)        0.124     1.132 r  design_1_i/PC_0/U0/saddress[0]_i_4/O
                         net (fo=25, routed)          1.195     2.328    design_1_i/PC_0/U0/saddress[0]_i_4_n_0
    SLICE_X35Y67         LUT5 (Prop_lut5_I3_O)        0.124     2.452 r  design_1_i/PC_0/U0/prescaler[0]_i_6/O
                         net (fo=1, routed)           0.000     2.452    design_1_i/PC_0/U0/prescaler[0]_i_6_n_0
    SLICE_X35Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.984 r  design_1_i/PC_0/U0/prescaler_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.984    design_1_i/PC_0/U0/prescaler_reg[0]_i_1_n_0
    SLICE_X35Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.098 r  design_1_i/PC_0/U0/prescaler_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.098    design_1_i/PC_0/U0/prescaler_reg[4]_i_1_n_0
    SLICE_X35Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.212 r  design_1_i/PC_0/U0/prescaler_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.212    design_1_i/PC_0/U0/prescaler_reg[8]_i_1_n_0
    SLICE_X35Y70         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     3.451 r  design_1_i/PC_0/U0/prescaler_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     3.451    design_1_i/PC_0/U0/prescaler_reg[12]_i_1_n_5
    SLICE_X35Y70         FDCE                                         r  design_1_i/PC_0/U0/prescaler_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    L16                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421   101.421 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.583    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    95.478 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    97.077    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    97.168 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=33, routed)          1.476    98.644    design_1_i/PC_0/U0/clk
    SLICE_X35Y70         FDCE                                         r  design_1_i/PC_0/U0/prescaler_reg[14]/C
                         clock pessimism              0.622    99.265    
                         clock uncertainty           -0.105    99.160    
    SLICE_X35Y70         FDCE (Setup_fdce_C_D)        0.062    99.222    design_1_i/PC_0/U0/prescaler_reg[14]
  -------------------------------------------------------------------
                         required time                         99.222    
                         arrival time                          -3.451    
  -------------------------------------------------------------------
                         slack                                 95.772    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DIADI[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.464ns  (logic 0.204ns (43.979%)  route 0.260ns (56.021%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.707ns
    Source Clock Delay      (SCD):    -0.474ns
    Clock Pessimism Removal (CPR):    -0.248ns
  Clock Uncertainty:      0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=33, routed)          0.586    -0.474    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X2Y28         RAMB18E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y28         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[0])
                                                      0.204    -0.270 r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOBDO[0]
                         net (fo=1, routed)           0.260    -0.011    design_1_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[2]
    RAMB18_X2Y29         RAMB18E1                                     r  design_1_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DIADI[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=33, routed)          0.856    -0.707    design_1_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X2Y29         RAMB18E1                                     r  design_1_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.248    -0.458    
                         clock uncertainty            0.105    -0.353    
    RAMB18_X2Y29         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[8])
                                                      0.296    -0.057    design_1_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.057    
                         arrival time                          -0.011    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DIADI[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.466ns  (logic 0.204ns (43.788%)  route 0.262ns (56.212%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.707ns
    Source Clock Delay      (SCD):    -0.474ns
    Clock Pessimism Removal (CPR):    -0.248ns
  Clock Uncertainty:      0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=33, routed)          0.586    -0.474    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X2Y28         RAMB18E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y28         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[8])
                                                      0.204    -0.270 r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOBDO[8]
                         net (fo=1, routed)           0.262    -0.009    design_1_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[3]
    RAMB18_X2Y29         RAMB18E1                                     r  design_1_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DIADI[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=33, routed)          0.856    -0.707    design_1_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X2Y29         RAMB18E1                                     r  design_1_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.248    -0.458    
                         clock uncertainty            0.105    -0.353    
    RAMB18_X2Y29         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[9])
                                                      0.296    -0.057    design_1_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.057    
                         arrival time                          -0.009    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 design_1_i/PC_0/U0/saddress_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/PC_0/U0/saddress_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.186ns (65.448%)  route 0.098ns (34.552%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.718ns
    Source Clock Delay      (SCD):    -0.484ns
    Clock Pessimism Removal (CPR):    -0.247ns
  Clock Uncertainty:      0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=33, routed)          0.577    -0.484    design_1_i/PC_0/U0/clk
    SLICE_X36Y70         FDCE                                         r  design_1_i/PC_0/U0/saddress_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y70         FDCE (Prop_fdce_C_Q)         0.141    -0.343 r  design_1_i/PC_0/U0/saddress_reg[2]/Q
                         net (fo=15, routed)          0.098    -0.245    design_1_i/PC_0/U0/Addresso[2]
    SLICE_X37Y70         LUT6 (Prop_lut6_I3_O)        0.045    -0.200 r  design_1_i/PC_0/U0/saddress[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.200    design_1_i/PC_0/U0/plusOp[5]
    SLICE_X37Y70         FDCE                                         r  design_1_i/PC_0/U0/saddress_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=33, routed)          0.845    -0.718    design_1_i/PC_0/U0/clk
    SLICE_X37Y70         FDCE                                         r  design_1_i/PC_0/U0/saddress_reg[5]/C
                         clock pessimism              0.247    -0.471    
                         clock uncertainty            0.105    -0.366    
    SLICE_X37Y70         FDCE (Hold_fdce_C_D)         0.092    -0.274    design_1_i/PC_0/U0/saddress_reg[5]
  -------------------------------------------------------------------
                         required time                          0.274    
                         arrival time                          -0.200    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 design_1_i/PC_0/U0/saddress_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/PC_0/U0/saddress_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.186ns (58.462%)  route 0.132ns (41.538%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.718ns
    Source Clock Delay      (SCD):    -0.484ns
    Clock Pessimism Removal (CPR):    -0.247ns
  Clock Uncertainty:      0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=33, routed)          0.577    -0.484    design_1_i/PC_0/U0/clk
    SLICE_X36Y70         FDCE                                         r  design_1_i/PC_0/U0/saddress_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y70         FDCE (Prop_fdce_C_Q)         0.141    -0.343 r  design_1_i/PC_0/U0/saddress_reg[0]/Q
                         net (fo=15, routed)          0.132    -0.211    design_1_i/PC_0/U0/Addresso[0]
    SLICE_X37Y70         LUT4 (Prop_lut4_I1_O)        0.045    -0.166 r  design_1_i/PC_0/U0/saddress[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.166    design_1_i/PC_0/U0/plusOp[3]
    SLICE_X37Y70         FDCE                                         r  design_1_i/PC_0/U0/saddress_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=33, routed)          0.845    -0.718    design_1_i/PC_0/U0/clk
    SLICE_X37Y70         FDCE                                         r  design_1_i/PC_0/U0/saddress_reg[3]/C
                         clock pessimism              0.247    -0.471    
                         clock uncertainty            0.105    -0.366    
    SLICE_X37Y70         FDCE (Hold_fdce_C_D)         0.091    -0.275    design_1_i/PC_0/U0/saddress_reg[3]
  -------------------------------------------------------------------
                         required time                          0.275    
                         arrival time                          -0.166    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 design_1_i/PC_0/U0/saddress_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.484ns  (logic 0.141ns (29.113%)  route 0.343ns (70.887%))
  Logic Levels:           0  
  Clock Path Skew:        0.048ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.704ns
    Source Clock Delay      (SCD):    -0.484ns
    Clock Pessimism Removal (CPR):    -0.268ns
  Clock Uncertainty:      0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=33, routed)          0.577    -0.484    design_1_i/PC_0/U0/clk
    SLICE_X36Y70         FDCE                                         r  design_1_i/PC_0/U0/saddress_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y70         FDCE (Prop_fdce_C_Q)         0.141    -0.343 r  design_1_i/PC_0/U0/saddress_reg[4]/Q
                         net (fo=9, routed)           0.343     0.001    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[4]
    RAMB18_X2Y28         RAMB18E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=33, routed)          0.859    -0.704    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X2Y28         RAMB18E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.268    -0.435    
                         clock uncertainty            0.105    -0.330    
    RAMB18_X2Y28         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                      0.183    -0.147    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.147    
                         arrival time                           0.001    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 design_1_i/PC_0/U0/saddress_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.486ns  (logic 0.141ns (29.020%)  route 0.345ns (70.980%))
  Logic Levels:           0  
  Clock Path Skew:        0.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.707ns
    Source Clock Delay      (SCD):    -0.484ns
    Clock Pessimism Removal (CPR):    -0.268ns
  Clock Uncertainty:      0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=33, routed)          0.577    -0.484    design_1_i/PC_0/U0/clk
    SLICE_X36Y70         FDCE                                         r  design_1_i/PC_0/U0/saddress_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y70         FDCE (Prop_fdce_C_Q)         0.141    -0.343 r  design_1_i/PC_0/U0/saddress_reg[4]/Q
                         net (fo=9, routed)           0.345     0.002    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[4]
    RAMB18_X2Y28         RAMB18E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=33, routed)          0.856    -0.707    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X2Y28         RAMB18E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.268    -0.438    
                         clock uncertainty            0.105    -0.333    
    RAMB18_X2Y28         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.183    -0.150    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.150    
                         arrival time                           0.002    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DIADI[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.607ns  (logic 0.204ns (33.622%)  route 0.403ns (66.378%))
  Logic Levels:           0  
  Clock Path Skew:        0.020ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.707ns
    Source Clock Delay      (SCD):    -0.478ns
    Clock Pessimism Removal (CPR):    -0.248ns
  Clock Uncertainty:      0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=33, routed)          0.582    -0.478    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X2Y28         RAMB18E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y28         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[8])
                                                      0.204    -0.274 r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOADO[8]
                         net (fo=1, routed)           0.403     0.128    design_1_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[1]
    RAMB18_X2Y29         RAMB18E1                                     r  design_1_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=33, routed)          0.856    -0.707    design_1_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X2Y29         RAMB18E1                                     r  design_1_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.248    -0.458    
                         clock uncertainty            0.105    -0.353    
    RAMB18_X2Y29         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[1])
                                                      0.296    -0.057    design_1_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.057    
                         arrival time                           0.128    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 design_1_i/PC_0/U0/saddress_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.523ns  (logic 0.141ns (26.971%)  route 0.382ns (73.029%))
  Logic Levels:           0  
  Clock Path Skew:        0.048ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.704ns
    Source Clock Delay      (SCD):    -0.484ns
    Clock Pessimism Removal (CPR):    -0.268ns
  Clock Uncertainty:      0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=33, routed)          0.577    -0.484    design_1_i/PC_0/U0/clk
    SLICE_X36Y70         FDCE                                         r  design_1_i/PC_0/U0/saddress_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y70         FDCE (Prop_fdce_C_Q)         0.141    -0.343 r  design_1_i/PC_0/U0/saddress_reg[1]/Q
                         net (fo=18, routed)          0.382     0.039    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[1]
    RAMB18_X2Y28         RAMB18E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=33, routed)          0.859    -0.704    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X2Y28         RAMB18E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.268    -0.435    
                         clock uncertainty            0.105    -0.330    
    RAMB18_X2Y28         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[6])
                                                      0.183    -0.147    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.147    
                         arrival time                           0.039    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 design_1_i/PC_0/U0/saddress_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.523ns  (logic 0.141ns (26.971%)  route 0.382ns (73.029%))
  Logic Levels:           0  
  Clock Path Skew:        0.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.707ns
    Source Clock Delay      (SCD):    -0.484ns
    Clock Pessimism Removal (CPR):    -0.268ns
  Clock Uncertainty:      0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=33, routed)          0.577    -0.484    design_1_i/PC_0/U0/clk
    SLICE_X36Y70         FDCE                                         r  design_1_i/PC_0/U0/saddress_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y70         FDCE (Prop_fdce_C_Q)         0.141    -0.343 r  design_1_i/PC_0/U0/saddress_reg[1]/Q
                         net (fo=18, routed)          0.382     0.039    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[1]
    RAMB18_X2Y28         RAMB18E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=33, routed)          0.856    -0.707    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X2Y28         RAMB18E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.268    -0.438    
                         clock uncertainty            0.105    -0.333    
    RAMB18_X2Y28         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[6])
                                                      0.183    -0.150    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.150    
                         arrival time                           0.039    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 design_1_i/PC_0/U0/saddress_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/PC_0/U0/saddress_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.186ns (47.189%)  route 0.208ns (52.811%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.718ns
    Source Clock Delay      (SCD):    -0.484ns
    Clock Pessimism Removal (CPR):    -0.234ns
  Clock Uncertainty:      0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=33, routed)          0.577    -0.484    design_1_i/PC_0/U0/clk
    SLICE_X36Y70         FDCE                                         r  design_1_i/PC_0/U0/saddress_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y70         FDCE (Prop_fdce_C_Q)         0.141    -0.343 r  design_1_i/PC_0/U0/saddress_reg[0]/Q
                         net (fo=15, routed)          0.208    -0.135    design_1_i/PC_0/U0/Addresso[0]
    SLICE_X36Y70         LUT2 (Prop_lut2_I0_O)        0.045    -0.090 r  design_1_i/PC_0/U0/saddress[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.090    design_1_i/PC_0/U0/saddress[1]_i_1_n_0
    SLICE_X36Y70         FDCE                                         r  design_1_i/PC_0/U0/saddress_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=33, routed)          0.845    -0.718    design_1_i/PC_0/U0/clk
    SLICE_X36Y70         FDCE                                         r  design_1_i/PC_0/U0/saddress_reg[1]/C
                         clock pessimism              0.234    -0.484    
                         clock uncertainty            0.105    -0.379    
    SLICE_X36Y70         FDCE (Hold_fdce_C_D)         0.092    -0.287    design_1_i/PC_0/U0/saddress_reg[1]
  -------------------------------------------------------------------
                         required time                          0.287    
                         arrival time                          -0.090    
  -------------------------------------------------------------------
                         slack                                  0.197    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_1_clk_wiz_0_0
  To Clock:  clk_out1_design_1_clk_wiz_0_0_1

Setup :            0  Failing Endpoints,  Worst Slack       95.446ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.047ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             95.446ns  (required time - arrival time)
  Source:                 design_1_i/PC_0/U0/prescaler_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/PC_0/U0/prescaler_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@100.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.484ns  (logic 2.150ns (47.945%)  route 2.334ns (52.055%))
  Logic Levels:           9  (CARRY4=6 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.359ns = ( 98.641 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.711ns
    Clock Pessimism Removal (CPR):    0.622ns
  Clock Uncertainty:      0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=33, routed)          1.648    -0.711    design_1_i/PC_0/U0/clk
    SLICE_X35Y69         FDCE                                         r  design_1_i/PC_0/U0/prescaler_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y69         FDCE (Prop_fdce_C_Q)         0.456    -0.255 r  design_1_i/PC_0/U0/prescaler_reg[9]/Q
                         net (fo=2, routed)           0.721     0.467    design_1_i/PC_0/U0/prescaler_reg[9]
    SLICE_X34Y69         LUT4 (Prop_lut4_I2_O)        0.124     0.591 r  design_1_i/PC_0/U0/saddress[0]_i_7/O
                         net (fo=1, routed)           0.417     1.008    design_1_i/PC_0/U0/saddress[0]_i_7_n_0
    SLICE_X34Y70         LUT5 (Prop_lut5_I4_O)        0.124     1.132 r  design_1_i/PC_0/U0/saddress[0]_i_4/O
                         net (fo=25, routed)          1.195     2.328    design_1_i/PC_0/U0/saddress[0]_i_4_n_0
    SLICE_X35Y67         LUT5 (Prop_lut5_I3_O)        0.124     2.452 r  design_1_i/PC_0/U0/prescaler[0]_i_6/O
                         net (fo=1, routed)           0.000     2.452    design_1_i/PC_0/U0/prescaler[0]_i_6_n_0
    SLICE_X35Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.984 r  design_1_i/PC_0/U0/prescaler_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.984    design_1_i/PC_0/U0/prescaler_reg[0]_i_1_n_0
    SLICE_X35Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.098 r  design_1_i/PC_0/U0/prescaler_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.098    design_1_i/PC_0/U0/prescaler_reg[4]_i_1_n_0
    SLICE_X35Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.212 r  design_1_i/PC_0/U0/prescaler_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.212    design_1_i/PC_0/U0/prescaler_reg[8]_i_1_n_0
    SLICE_X35Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.326 r  design_1_i/PC_0/U0/prescaler_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.326    design_1_i/PC_0/U0/prescaler_reg[12]_i_1_n_0
    SLICE_X35Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.440 r  design_1_i/PC_0/U0/prescaler_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.440    design_1_i/PC_0/U0/prescaler_reg[16]_i_1_n_0
    SLICE_X35Y72         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.774 r  design_1_i/PC_0/U0/prescaler_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     3.774    design_1_i/PC_0/U0/prescaler_reg[20]_i_1_n_6
    SLICE_X35Y72         FDCE                                         r  design_1_i/PC_0/U0/prescaler_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                    100.000   100.000 r  
    L16                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421   101.421 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.583    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    95.478 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    97.077    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    97.168 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=33, routed)          1.473    98.641    design_1_i/PC_0/U0/clk
    SLICE_X35Y72         FDCE                                         r  design_1_i/PC_0/U0/prescaler_reg[21]/C
                         clock pessimism              0.622    99.262    
                         clock uncertainty           -0.105    99.157    
    SLICE_X35Y72         FDCE (Setup_fdce_C_D)        0.062    99.219    design_1_i/PC_0/U0/prescaler_reg[21]
  -------------------------------------------------------------------
                         required time                         99.219    
                         arrival time                          -3.774    
  -------------------------------------------------------------------
                         slack                                 95.446    

Slack (MET) :             95.541ns  (required time - arrival time)
  Source:                 design_1_i/PC_0/U0/prescaler_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/PC_0/U0/prescaler_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@100.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.389ns  (logic 2.055ns (46.819%)  route 2.334ns (53.181%))
  Logic Levels:           9  (CARRY4=6 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.359ns = ( 98.641 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.711ns
    Clock Pessimism Removal (CPR):    0.622ns
  Clock Uncertainty:      0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=33, routed)          1.648    -0.711    design_1_i/PC_0/U0/clk
    SLICE_X35Y69         FDCE                                         r  design_1_i/PC_0/U0/prescaler_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y69         FDCE (Prop_fdce_C_Q)         0.456    -0.255 r  design_1_i/PC_0/U0/prescaler_reg[9]/Q
                         net (fo=2, routed)           0.721     0.467    design_1_i/PC_0/U0/prescaler_reg[9]
    SLICE_X34Y69         LUT4 (Prop_lut4_I2_O)        0.124     0.591 r  design_1_i/PC_0/U0/saddress[0]_i_7/O
                         net (fo=1, routed)           0.417     1.008    design_1_i/PC_0/U0/saddress[0]_i_7_n_0
    SLICE_X34Y70         LUT5 (Prop_lut5_I4_O)        0.124     1.132 r  design_1_i/PC_0/U0/saddress[0]_i_4/O
                         net (fo=25, routed)          1.195     2.328    design_1_i/PC_0/U0/saddress[0]_i_4_n_0
    SLICE_X35Y67         LUT5 (Prop_lut5_I3_O)        0.124     2.452 r  design_1_i/PC_0/U0/prescaler[0]_i_6/O
                         net (fo=1, routed)           0.000     2.452    design_1_i/PC_0/U0/prescaler[0]_i_6_n_0
    SLICE_X35Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.984 r  design_1_i/PC_0/U0/prescaler_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.984    design_1_i/PC_0/U0/prescaler_reg[0]_i_1_n_0
    SLICE_X35Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.098 r  design_1_i/PC_0/U0/prescaler_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.098    design_1_i/PC_0/U0/prescaler_reg[4]_i_1_n_0
    SLICE_X35Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.212 r  design_1_i/PC_0/U0/prescaler_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.212    design_1_i/PC_0/U0/prescaler_reg[8]_i_1_n_0
    SLICE_X35Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.326 r  design_1_i/PC_0/U0/prescaler_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.326    design_1_i/PC_0/U0/prescaler_reg[12]_i_1_n_0
    SLICE_X35Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.440 r  design_1_i/PC_0/U0/prescaler_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.440    design_1_i/PC_0/U0/prescaler_reg[16]_i_1_n_0
    SLICE_X35Y72         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     3.679 r  design_1_i/PC_0/U0/prescaler_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     3.679    design_1_i/PC_0/U0/prescaler_reg[20]_i_1_n_5
    SLICE_X35Y72         FDCE                                         r  design_1_i/PC_0/U0/prescaler_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                    100.000   100.000 r  
    L16                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421   101.421 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.583    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    95.478 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    97.077    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    97.168 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=33, routed)          1.473    98.641    design_1_i/PC_0/U0/clk
    SLICE_X35Y72         FDCE                                         r  design_1_i/PC_0/U0/prescaler_reg[22]/C
                         clock pessimism              0.622    99.262    
                         clock uncertainty           -0.105    99.157    
    SLICE_X35Y72         FDCE (Setup_fdce_C_D)        0.062    99.219    design_1_i/PC_0/U0/prescaler_reg[22]
  -------------------------------------------------------------------
                         required time                         99.219    
                         arrival time                          -3.679    
  -------------------------------------------------------------------
                         slack                                 95.541    

Slack (MET) :             95.557ns  (required time - arrival time)
  Source:                 design_1_i/PC_0/U0/prescaler_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/PC_0/U0/prescaler_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@100.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.373ns  (logic 2.039ns (46.624%)  route 2.334ns (53.376%))
  Logic Levels:           9  (CARRY4=6 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.359ns = ( 98.641 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.711ns
    Clock Pessimism Removal (CPR):    0.622ns
  Clock Uncertainty:      0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=33, routed)          1.648    -0.711    design_1_i/PC_0/U0/clk
    SLICE_X35Y69         FDCE                                         r  design_1_i/PC_0/U0/prescaler_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y69         FDCE (Prop_fdce_C_Q)         0.456    -0.255 r  design_1_i/PC_0/U0/prescaler_reg[9]/Q
                         net (fo=2, routed)           0.721     0.467    design_1_i/PC_0/U0/prescaler_reg[9]
    SLICE_X34Y69         LUT4 (Prop_lut4_I2_O)        0.124     0.591 r  design_1_i/PC_0/U0/saddress[0]_i_7/O
                         net (fo=1, routed)           0.417     1.008    design_1_i/PC_0/U0/saddress[0]_i_7_n_0
    SLICE_X34Y70         LUT5 (Prop_lut5_I4_O)        0.124     1.132 r  design_1_i/PC_0/U0/saddress[0]_i_4/O
                         net (fo=25, routed)          1.195     2.328    design_1_i/PC_0/U0/saddress[0]_i_4_n_0
    SLICE_X35Y67         LUT5 (Prop_lut5_I3_O)        0.124     2.452 r  design_1_i/PC_0/U0/prescaler[0]_i_6/O
                         net (fo=1, routed)           0.000     2.452    design_1_i/PC_0/U0/prescaler[0]_i_6_n_0
    SLICE_X35Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.984 r  design_1_i/PC_0/U0/prescaler_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.984    design_1_i/PC_0/U0/prescaler_reg[0]_i_1_n_0
    SLICE_X35Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.098 r  design_1_i/PC_0/U0/prescaler_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.098    design_1_i/PC_0/U0/prescaler_reg[4]_i_1_n_0
    SLICE_X35Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.212 r  design_1_i/PC_0/U0/prescaler_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.212    design_1_i/PC_0/U0/prescaler_reg[8]_i_1_n_0
    SLICE_X35Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.326 r  design_1_i/PC_0/U0/prescaler_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.326    design_1_i/PC_0/U0/prescaler_reg[12]_i_1_n_0
    SLICE_X35Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.440 r  design_1_i/PC_0/U0/prescaler_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.440    design_1_i/PC_0/U0/prescaler_reg[16]_i_1_n_0
    SLICE_X35Y72         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     3.663 r  design_1_i/PC_0/U0/prescaler_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     3.663    design_1_i/PC_0/U0/prescaler_reg[20]_i_1_n_7
    SLICE_X35Y72         FDCE                                         r  design_1_i/PC_0/U0/prescaler_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                    100.000   100.000 r  
    L16                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421   101.421 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.583    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    95.478 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    97.077    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    97.168 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=33, routed)          1.473    98.641    design_1_i/PC_0/U0/clk
    SLICE_X35Y72         FDCE                                         r  design_1_i/PC_0/U0/prescaler_reg[20]/C
                         clock pessimism              0.622    99.262    
                         clock uncertainty           -0.105    99.157    
    SLICE_X35Y72         FDCE (Setup_fdce_C_D)        0.062    99.219    design_1_i/PC_0/U0/prescaler_reg[20]
  -------------------------------------------------------------------
                         required time                         99.219    
                         arrival time                          -3.663    
  -------------------------------------------------------------------
                         slack                                 95.557    

Slack (MET) :             95.562ns  (required time - arrival time)
  Source:                 design_1_i/PC_0/U0/prescaler_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/PC_0/U0/prescaler_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@100.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.370ns  (logic 2.036ns (46.587%)  route 2.334ns (53.413%))
  Logic Levels:           8  (CARRY4=5 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.357ns = ( 98.643 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.711ns
    Clock Pessimism Removal (CPR):    0.622ns
  Clock Uncertainty:      0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=33, routed)          1.648    -0.711    design_1_i/PC_0/U0/clk
    SLICE_X35Y69         FDCE                                         r  design_1_i/PC_0/U0/prescaler_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y69         FDCE (Prop_fdce_C_Q)         0.456    -0.255 r  design_1_i/PC_0/U0/prescaler_reg[9]/Q
                         net (fo=2, routed)           0.721     0.467    design_1_i/PC_0/U0/prescaler_reg[9]
    SLICE_X34Y69         LUT4 (Prop_lut4_I2_O)        0.124     0.591 r  design_1_i/PC_0/U0/saddress[0]_i_7/O
                         net (fo=1, routed)           0.417     1.008    design_1_i/PC_0/U0/saddress[0]_i_7_n_0
    SLICE_X34Y70         LUT5 (Prop_lut5_I4_O)        0.124     1.132 r  design_1_i/PC_0/U0/saddress[0]_i_4/O
                         net (fo=25, routed)          1.195     2.328    design_1_i/PC_0/U0/saddress[0]_i_4_n_0
    SLICE_X35Y67         LUT5 (Prop_lut5_I3_O)        0.124     2.452 r  design_1_i/PC_0/U0/prescaler[0]_i_6/O
                         net (fo=1, routed)           0.000     2.452    design_1_i/PC_0/U0/prescaler[0]_i_6_n_0
    SLICE_X35Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.984 r  design_1_i/PC_0/U0/prescaler_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.984    design_1_i/PC_0/U0/prescaler_reg[0]_i_1_n_0
    SLICE_X35Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.098 r  design_1_i/PC_0/U0/prescaler_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.098    design_1_i/PC_0/U0/prescaler_reg[4]_i_1_n_0
    SLICE_X35Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.212 r  design_1_i/PC_0/U0/prescaler_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.212    design_1_i/PC_0/U0/prescaler_reg[8]_i_1_n_0
    SLICE_X35Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.326 r  design_1_i/PC_0/U0/prescaler_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.326    design_1_i/PC_0/U0/prescaler_reg[12]_i_1_n_0
    SLICE_X35Y71         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.660 r  design_1_i/PC_0/U0/prescaler_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     3.660    design_1_i/PC_0/U0/prescaler_reg[16]_i_1_n_6
    SLICE_X35Y71         FDCE                                         r  design_1_i/PC_0/U0/prescaler_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                    100.000   100.000 r  
    L16                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421   101.421 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.583    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    95.478 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    97.077    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    97.168 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=33, routed)          1.475    98.643    design_1_i/PC_0/U0/clk
    SLICE_X35Y71         FDCE                                         r  design_1_i/PC_0/U0/prescaler_reg[17]/C
                         clock pessimism              0.622    99.264    
                         clock uncertainty           -0.105    99.159    
    SLICE_X35Y71         FDCE (Setup_fdce_C_D)        0.062    99.221    design_1_i/PC_0/U0/prescaler_reg[17]
  -------------------------------------------------------------------
                         required time                         99.221    
                         arrival time                          -3.660    
  -------------------------------------------------------------------
                         slack                                 95.562    

Slack (MET) :             95.583ns  (required time - arrival time)
  Source:                 design_1_i/PC_0/U0/prescaler_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/PC_0/U0/prescaler_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@100.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.349ns  (logic 2.015ns (46.330%)  route 2.334ns (53.670%))
  Logic Levels:           8  (CARRY4=5 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.357ns = ( 98.643 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.711ns
    Clock Pessimism Removal (CPR):    0.622ns
  Clock Uncertainty:      0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=33, routed)          1.648    -0.711    design_1_i/PC_0/U0/clk
    SLICE_X35Y69         FDCE                                         r  design_1_i/PC_0/U0/prescaler_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y69         FDCE (Prop_fdce_C_Q)         0.456    -0.255 r  design_1_i/PC_0/U0/prescaler_reg[9]/Q
                         net (fo=2, routed)           0.721     0.467    design_1_i/PC_0/U0/prescaler_reg[9]
    SLICE_X34Y69         LUT4 (Prop_lut4_I2_O)        0.124     0.591 r  design_1_i/PC_0/U0/saddress[0]_i_7/O
                         net (fo=1, routed)           0.417     1.008    design_1_i/PC_0/U0/saddress[0]_i_7_n_0
    SLICE_X34Y70         LUT5 (Prop_lut5_I4_O)        0.124     1.132 r  design_1_i/PC_0/U0/saddress[0]_i_4/O
                         net (fo=25, routed)          1.195     2.328    design_1_i/PC_0/U0/saddress[0]_i_4_n_0
    SLICE_X35Y67         LUT5 (Prop_lut5_I3_O)        0.124     2.452 r  design_1_i/PC_0/U0/prescaler[0]_i_6/O
                         net (fo=1, routed)           0.000     2.452    design_1_i/PC_0/U0/prescaler[0]_i_6_n_0
    SLICE_X35Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.984 r  design_1_i/PC_0/U0/prescaler_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.984    design_1_i/PC_0/U0/prescaler_reg[0]_i_1_n_0
    SLICE_X35Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.098 r  design_1_i/PC_0/U0/prescaler_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.098    design_1_i/PC_0/U0/prescaler_reg[4]_i_1_n_0
    SLICE_X35Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.212 r  design_1_i/PC_0/U0/prescaler_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.212    design_1_i/PC_0/U0/prescaler_reg[8]_i_1_n_0
    SLICE_X35Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.326 r  design_1_i/PC_0/U0/prescaler_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.326    design_1_i/PC_0/U0/prescaler_reg[12]_i_1_n_0
    SLICE_X35Y71         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     3.639 r  design_1_i/PC_0/U0/prescaler_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     3.639    design_1_i/PC_0/U0/prescaler_reg[16]_i_1_n_4
    SLICE_X35Y71         FDCE                                         r  design_1_i/PC_0/U0/prescaler_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                    100.000   100.000 r  
    L16                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421   101.421 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.583    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    95.478 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    97.077    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    97.168 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=33, routed)          1.475    98.643    design_1_i/PC_0/U0/clk
    SLICE_X35Y71         FDCE                                         r  design_1_i/PC_0/U0/prescaler_reg[19]/C
                         clock pessimism              0.622    99.264    
                         clock uncertainty           -0.105    99.159    
    SLICE_X35Y71         FDCE (Setup_fdce_C_D)        0.062    99.221    design_1_i/PC_0/U0/prescaler_reg[19]
  -------------------------------------------------------------------
                         required time                         99.221    
                         arrival time                          -3.639    
  -------------------------------------------------------------------
                         slack                                 95.583    

Slack (MET) :             95.657ns  (required time - arrival time)
  Source:                 design_1_i/PC_0/U0/prescaler_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/PC_0/U0/prescaler_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@100.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.275ns  (logic 1.941ns (45.401%)  route 2.334ns (54.599%))
  Logic Levels:           8  (CARRY4=5 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.357ns = ( 98.643 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.711ns
    Clock Pessimism Removal (CPR):    0.622ns
  Clock Uncertainty:      0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=33, routed)          1.648    -0.711    design_1_i/PC_0/U0/clk
    SLICE_X35Y69         FDCE                                         r  design_1_i/PC_0/U0/prescaler_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y69         FDCE (Prop_fdce_C_Q)         0.456    -0.255 r  design_1_i/PC_0/U0/prescaler_reg[9]/Q
                         net (fo=2, routed)           0.721     0.467    design_1_i/PC_0/U0/prescaler_reg[9]
    SLICE_X34Y69         LUT4 (Prop_lut4_I2_O)        0.124     0.591 r  design_1_i/PC_0/U0/saddress[0]_i_7/O
                         net (fo=1, routed)           0.417     1.008    design_1_i/PC_0/U0/saddress[0]_i_7_n_0
    SLICE_X34Y70         LUT5 (Prop_lut5_I4_O)        0.124     1.132 r  design_1_i/PC_0/U0/saddress[0]_i_4/O
                         net (fo=25, routed)          1.195     2.328    design_1_i/PC_0/U0/saddress[0]_i_4_n_0
    SLICE_X35Y67         LUT5 (Prop_lut5_I3_O)        0.124     2.452 r  design_1_i/PC_0/U0/prescaler[0]_i_6/O
                         net (fo=1, routed)           0.000     2.452    design_1_i/PC_0/U0/prescaler[0]_i_6_n_0
    SLICE_X35Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.984 r  design_1_i/PC_0/U0/prescaler_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.984    design_1_i/PC_0/U0/prescaler_reg[0]_i_1_n_0
    SLICE_X35Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.098 r  design_1_i/PC_0/U0/prescaler_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.098    design_1_i/PC_0/U0/prescaler_reg[4]_i_1_n_0
    SLICE_X35Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.212 r  design_1_i/PC_0/U0/prescaler_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.212    design_1_i/PC_0/U0/prescaler_reg[8]_i_1_n_0
    SLICE_X35Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.326 r  design_1_i/PC_0/U0/prescaler_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.326    design_1_i/PC_0/U0/prescaler_reg[12]_i_1_n_0
    SLICE_X35Y71         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     3.565 r  design_1_i/PC_0/U0/prescaler_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     3.565    design_1_i/PC_0/U0/prescaler_reg[16]_i_1_n_5
    SLICE_X35Y71         FDCE                                         r  design_1_i/PC_0/U0/prescaler_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                    100.000   100.000 r  
    L16                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421   101.421 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.583    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    95.478 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    97.077    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    97.168 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=33, routed)          1.475    98.643    design_1_i/PC_0/U0/clk
    SLICE_X35Y71         FDCE                                         r  design_1_i/PC_0/U0/prescaler_reg[18]/C
                         clock pessimism              0.622    99.264    
                         clock uncertainty           -0.105    99.159    
    SLICE_X35Y71         FDCE (Setup_fdce_C_D)        0.062    99.221    design_1_i/PC_0/U0/prescaler_reg[18]
  -------------------------------------------------------------------
                         required time                         99.221    
                         arrival time                          -3.565    
  -------------------------------------------------------------------
                         slack                                 95.657    

Slack (MET) :             95.673ns  (required time - arrival time)
  Source:                 design_1_i/PC_0/U0/prescaler_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/PC_0/U0/prescaler_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@100.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.259ns  (logic 1.925ns (45.195%)  route 2.334ns (54.805%))
  Logic Levels:           8  (CARRY4=5 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.357ns = ( 98.643 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.711ns
    Clock Pessimism Removal (CPR):    0.622ns
  Clock Uncertainty:      0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=33, routed)          1.648    -0.711    design_1_i/PC_0/U0/clk
    SLICE_X35Y69         FDCE                                         r  design_1_i/PC_0/U0/prescaler_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y69         FDCE (Prop_fdce_C_Q)         0.456    -0.255 r  design_1_i/PC_0/U0/prescaler_reg[9]/Q
                         net (fo=2, routed)           0.721     0.467    design_1_i/PC_0/U0/prescaler_reg[9]
    SLICE_X34Y69         LUT4 (Prop_lut4_I2_O)        0.124     0.591 r  design_1_i/PC_0/U0/saddress[0]_i_7/O
                         net (fo=1, routed)           0.417     1.008    design_1_i/PC_0/U0/saddress[0]_i_7_n_0
    SLICE_X34Y70         LUT5 (Prop_lut5_I4_O)        0.124     1.132 r  design_1_i/PC_0/U0/saddress[0]_i_4/O
                         net (fo=25, routed)          1.195     2.328    design_1_i/PC_0/U0/saddress[0]_i_4_n_0
    SLICE_X35Y67         LUT5 (Prop_lut5_I3_O)        0.124     2.452 r  design_1_i/PC_0/U0/prescaler[0]_i_6/O
                         net (fo=1, routed)           0.000     2.452    design_1_i/PC_0/U0/prescaler[0]_i_6_n_0
    SLICE_X35Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.984 r  design_1_i/PC_0/U0/prescaler_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.984    design_1_i/PC_0/U0/prescaler_reg[0]_i_1_n_0
    SLICE_X35Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.098 r  design_1_i/PC_0/U0/prescaler_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.098    design_1_i/PC_0/U0/prescaler_reg[4]_i_1_n_0
    SLICE_X35Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.212 r  design_1_i/PC_0/U0/prescaler_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.212    design_1_i/PC_0/U0/prescaler_reg[8]_i_1_n_0
    SLICE_X35Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.326 r  design_1_i/PC_0/U0/prescaler_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.326    design_1_i/PC_0/U0/prescaler_reg[12]_i_1_n_0
    SLICE_X35Y71         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     3.549 r  design_1_i/PC_0/U0/prescaler_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     3.549    design_1_i/PC_0/U0/prescaler_reg[16]_i_1_n_7
    SLICE_X35Y71         FDCE                                         r  design_1_i/PC_0/U0/prescaler_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                    100.000   100.000 r  
    L16                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421   101.421 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.583    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    95.478 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    97.077    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    97.168 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=33, routed)          1.475    98.643    design_1_i/PC_0/U0/clk
    SLICE_X35Y71         FDCE                                         r  design_1_i/PC_0/U0/prescaler_reg[16]/C
                         clock pessimism              0.622    99.264    
                         clock uncertainty           -0.105    99.159    
    SLICE_X35Y71         FDCE (Setup_fdce_C_D)        0.062    99.221    design_1_i/PC_0/U0/prescaler_reg[16]
  -------------------------------------------------------------------
                         required time                         99.221    
                         arrival time                          -3.549    
  -------------------------------------------------------------------
                         slack                                 95.673    

Slack (MET) :             95.677ns  (required time - arrival time)
  Source:                 design_1_i/PC_0/U0/prescaler_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/PC_0/U0/prescaler_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@100.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.256ns  (logic 1.922ns (45.157%)  route 2.334ns (54.843%))
  Logic Levels:           7  (CARRY4=4 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.356ns = ( 98.644 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.711ns
    Clock Pessimism Removal (CPR):    0.622ns
  Clock Uncertainty:      0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=33, routed)          1.648    -0.711    design_1_i/PC_0/U0/clk
    SLICE_X35Y69         FDCE                                         r  design_1_i/PC_0/U0/prescaler_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y69         FDCE (Prop_fdce_C_Q)         0.456    -0.255 r  design_1_i/PC_0/U0/prescaler_reg[9]/Q
                         net (fo=2, routed)           0.721     0.467    design_1_i/PC_0/U0/prescaler_reg[9]
    SLICE_X34Y69         LUT4 (Prop_lut4_I2_O)        0.124     0.591 r  design_1_i/PC_0/U0/saddress[0]_i_7/O
                         net (fo=1, routed)           0.417     1.008    design_1_i/PC_0/U0/saddress[0]_i_7_n_0
    SLICE_X34Y70         LUT5 (Prop_lut5_I4_O)        0.124     1.132 r  design_1_i/PC_0/U0/saddress[0]_i_4/O
                         net (fo=25, routed)          1.195     2.328    design_1_i/PC_0/U0/saddress[0]_i_4_n_0
    SLICE_X35Y67         LUT5 (Prop_lut5_I3_O)        0.124     2.452 r  design_1_i/PC_0/U0/prescaler[0]_i_6/O
                         net (fo=1, routed)           0.000     2.452    design_1_i/PC_0/U0/prescaler[0]_i_6_n_0
    SLICE_X35Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.984 r  design_1_i/PC_0/U0/prescaler_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.984    design_1_i/PC_0/U0/prescaler_reg[0]_i_1_n_0
    SLICE_X35Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.098 r  design_1_i/PC_0/U0/prescaler_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.098    design_1_i/PC_0/U0/prescaler_reg[4]_i_1_n_0
    SLICE_X35Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.212 r  design_1_i/PC_0/U0/prescaler_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.212    design_1_i/PC_0/U0/prescaler_reg[8]_i_1_n_0
    SLICE_X35Y70         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.546 r  design_1_i/PC_0/U0/prescaler_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     3.546    design_1_i/PC_0/U0/prescaler_reg[12]_i_1_n_6
    SLICE_X35Y70         FDCE                                         r  design_1_i/PC_0/U0/prescaler_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                    100.000   100.000 r  
    L16                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421   101.421 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.583    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    95.478 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    97.077    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    97.168 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=33, routed)          1.476    98.644    design_1_i/PC_0/U0/clk
    SLICE_X35Y70         FDCE                                         r  design_1_i/PC_0/U0/prescaler_reg[13]/C
                         clock pessimism              0.622    99.265    
                         clock uncertainty           -0.105    99.160    
    SLICE_X35Y70         FDCE (Setup_fdce_C_D)        0.062    99.222    design_1_i/PC_0/U0/prescaler_reg[13]
  -------------------------------------------------------------------
                         required time                         99.222    
                         arrival time                          -3.546    
  -------------------------------------------------------------------
                         slack                                 95.677    

Slack (MET) :             95.698ns  (required time - arrival time)
  Source:                 design_1_i/PC_0/U0/prescaler_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/PC_0/U0/prescaler_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@100.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.235ns  (logic 1.901ns (44.885%)  route 2.334ns (55.115%))
  Logic Levels:           7  (CARRY4=4 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.356ns = ( 98.644 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.711ns
    Clock Pessimism Removal (CPR):    0.622ns
  Clock Uncertainty:      0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=33, routed)          1.648    -0.711    design_1_i/PC_0/U0/clk
    SLICE_X35Y69         FDCE                                         r  design_1_i/PC_0/U0/prescaler_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y69         FDCE (Prop_fdce_C_Q)         0.456    -0.255 r  design_1_i/PC_0/U0/prescaler_reg[9]/Q
                         net (fo=2, routed)           0.721     0.467    design_1_i/PC_0/U0/prescaler_reg[9]
    SLICE_X34Y69         LUT4 (Prop_lut4_I2_O)        0.124     0.591 r  design_1_i/PC_0/U0/saddress[0]_i_7/O
                         net (fo=1, routed)           0.417     1.008    design_1_i/PC_0/U0/saddress[0]_i_7_n_0
    SLICE_X34Y70         LUT5 (Prop_lut5_I4_O)        0.124     1.132 r  design_1_i/PC_0/U0/saddress[0]_i_4/O
                         net (fo=25, routed)          1.195     2.328    design_1_i/PC_0/U0/saddress[0]_i_4_n_0
    SLICE_X35Y67         LUT5 (Prop_lut5_I3_O)        0.124     2.452 r  design_1_i/PC_0/U0/prescaler[0]_i_6/O
                         net (fo=1, routed)           0.000     2.452    design_1_i/PC_0/U0/prescaler[0]_i_6_n_0
    SLICE_X35Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.984 r  design_1_i/PC_0/U0/prescaler_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.984    design_1_i/PC_0/U0/prescaler_reg[0]_i_1_n_0
    SLICE_X35Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.098 r  design_1_i/PC_0/U0/prescaler_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.098    design_1_i/PC_0/U0/prescaler_reg[4]_i_1_n_0
    SLICE_X35Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.212 r  design_1_i/PC_0/U0/prescaler_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.212    design_1_i/PC_0/U0/prescaler_reg[8]_i_1_n_0
    SLICE_X35Y70         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     3.525 r  design_1_i/PC_0/U0/prescaler_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     3.525    design_1_i/PC_0/U0/prescaler_reg[12]_i_1_n_4
    SLICE_X35Y70         FDCE                                         r  design_1_i/PC_0/U0/prescaler_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                    100.000   100.000 r  
    L16                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421   101.421 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.583    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    95.478 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    97.077    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    97.168 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=33, routed)          1.476    98.644    design_1_i/PC_0/U0/clk
    SLICE_X35Y70         FDCE                                         r  design_1_i/PC_0/U0/prescaler_reg[15]/C
                         clock pessimism              0.622    99.265    
                         clock uncertainty           -0.105    99.160    
    SLICE_X35Y70         FDCE (Setup_fdce_C_D)        0.062    99.222    design_1_i/PC_0/U0/prescaler_reg[15]
  -------------------------------------------------------------------
                         required time                         99.222    
                         arrival time                          -3.525    
  -------------------------------------------------------------------
                         slack                                 95.698    

Slack (MET) :             95.772ns  (required time - arrival time)
  Source:                 design_1_i/PC_0/U0/prescaler_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/PC_0/U0/prescaler_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@100.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.161ns  (logic 1.827ns (43.905%)  route 2.334ns (56.095%))
  Logic Levels:           7  (CARRY4=4 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.356ns = ( 98.644 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.711ns
    Clock Pessimism Removal (CPR):    0.622ns
  Clock Uncertainty:      0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=33, routed)          1.648    -0.711    design_1_i/PC_0/U0/clk
    SLICE_X35Y69         FDCE                                         r  design_1_i/PC_0/U0/prescaler_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y69         FDCE (Prop_fdce_C_Q)         0.456    -0.255 r  design_1_i/PC_0/U0/prescaler_reg[9]/Q
                         net (fo=2, routed)           0.721     0.467    design_1_i/PC_0/U0/prescaler_reg[9]
    SLICE_X34Y69         LUT4 (Prop_lut4_I2_O)        0.124     0.591 r  design_1_i/PC_0/U0/saddress[0]_i_7/O
                         net (fo=1, routed)           0.417     1.008    design_1_i/PC_0/U0/saddress[0]_i_7_n_0
    SLICE_X34Y70         LUT5 (Prop_lut5_I4_O)        0.124     1.132 r  design_1_i/PC_0/U0/saddress[0]_i_4/O
                         net (fo=25, routed)          1.195     2.328    design_1_i/PC_0/U0/saddress[0]_i_4_n_0
    SLICE_X35Y67         LUT5 (Prop_lut5_I3_O)        0.124     2.452 r  design_1_i/PC_0/U0/prescaler[0]_i_6/O
                         net (fo=1, routed)           0.000     2.452    design_1_i/PC_0/U0/prescaler[0]_i_6_n_0
    SLICE_X35Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.984 r  design_1_i/PC_0/U0/prescaler_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.984    design_1_i/PC_0/U0/prescaler_reg[0]_i_1_n_0
    SLICE_X35Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.098 r  design_1_i/PC_0/U0/prescaler_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.098    design_1_i/PC_0/U0/prescaler_reg[4]_i_1_n_0
    SLICE_X35Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.212 r  design_1_i/PC_0/U0/prescaler_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.212    design_1_i/PC_0/U0/prescaler_reg[8]_i_1_n_0
    SLICE_X35Y70         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     3.451 r  design_1_i/PC_0/U0/prescaler_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     3.451    design_1_i/PC_0/U0/prescaler_reg[12]_i_1_n_5
    SLICE_X35Y70         FDCE                                         r  design_1_i/PC_0/U0/prescaler_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                    100.000   100.000 r  
    L16                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421   101.421 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.583    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    95.478 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    97.077    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    97.168 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=33, routed)          1.476    98.644    design_1_i/PC_0/U0/clk
    SLICE_X35Y70         FDCE                                         r  design_1_i/PC_0/U0/prescaler_reg[14]/C
                         clock pessimism              0.622    99.265    
                         clock uncertainty           -0.105    99.160    
    SLICE_X35Y70         FDCE (Setup_fdce_C_D)        0.062    99.222    design_1_i/PC_0/U0/prescaler_reg[14]
  -------------------------------------------------------------------
                         required time                         99.222    
                         arrival time                          -3.451    
  -------------------------------------------------------------------
                         slack                                 95.772    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DIADI[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.464ns  (logic 0.204ns (43.979%)  route 0.260ns (56.021%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.707ns
    Source Clock Delay      (SCD):    -0.474ns
    Clock Pessimism Removal (CPR):    -0.248ns
  Clock Uncertainty:      0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=33, routed)          0.586    -0.474    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X2Y28         RAMB18E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y28         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[0])
                                                      0.204    -0.270 r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOBDO[0]
                         net (fo=1, routed)           0.260    -0.011    design_1_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[2]
    RAMB18_X2Y29         RAMB18E1                                     r  design_1_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DIADI[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=33, routed)          0.856    -0.707    design_1_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X2Y29         RAMB18E1                                     r  design_1_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.248    -0.458    
                         clock uncertainty            0.105    -0.353    
    RAMB18_X2Y29         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[8])
                                                      0.296    -0.057    design_1_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.057    
                         arrival time                          -0.011    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DIADI[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.466ns  (logic 0.204ns (43.788%)  route 0.262ns (56.212%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.707ns
    Source Clock Delay      (SCD):    -0.474ns
    Clock Pessimism Removal (CPR):    -0.248ns
  Clock Uncertainty:      0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=33, routed)          0.586    -0.474    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X2Y28         RAMB18E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y28         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[8])
                                                      0.204    -0.270 r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOBDO[8]
                         net (fo=1, routed)           0.262    -0.009    design_1_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[3]
    RAMB18_X2Y29         RAMB18E1                                     r  design_1_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DIADI[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=33, routed)          0.856    -0.707    design_1_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X2Y29         RAMB18E1                                     r  design_1_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.248    -0.458    
                         clock uncertainty            0.105    -0.353    
    RAMB18_X2Y29         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[9])
                                                      0.296    -0.057    design_1_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.057    
                         arrival time                          -0.009    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 design_1_i/PC_0/U0/saddress_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/PC_0/U0/saddress_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.186ns (65.448%)  route 0.098ns (34.552%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.718ns
    Source Clock Delay      (SCD):    -0.484ns
    Clock Pessimism Removal (CPR):    -0.247ns
  Clock Uncertainty:      0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=33, routed)          0.577    -0.484    design_1_i/PC_0/U0/clk
    SLICE_X36Y70         FDCE                                         r  design_1_i/PC_0/U0/saddress_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y70         FDCE (Prop_fdce_C_Q)         0.141    -0.343 r  design_1_i/PC_0/U0/saddress_reg[2]/Q
                         net (fo=15, routed)          0.098    -0.245    design_1_i/PC_0/U0/Addresso[2]
    SLICE_X37Y70         LUT6 (Prop_lut6_I3_O)        0.045    -0.200 r  design_1_i/PC_0/U0/saddress[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.200    design_1_i/PC_0/U0/plusOp[5]
    SLICE_X37Y70         FDCE                                         r  design_1_i/PC_0/U0/saddress_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=33, routed)          0.845    -0.718    design_1_i/PC_0/U0/clk
    SLICE_X37Y70         FDCE                                         r  design_1_i/PC_0/U0/saddress_reg[5]/C
                         clock pessimism              0.247    -0.471    
                         clock uncertainty            0.105    -0.366    
    SLICE_X37Y70         FDCE (Hold_fdce_C_D)         0.092    -0.274    design_1_i/PC_0/U0/saddress_reg[5]
  -------------------------------------------------------------------
                         required time                          0.274    
                         arrival time                          -0.200    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 design_1_i/PC_0/U0/saddress_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/PC_0/U0/saddress_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.186ns (58.462%)  route 0.132ns (41.538%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.718ns
    Source Clock Delay      (SCD):    -0.484ns
    Clock Pessimism Removal (CPR):    -0.247ns
  Clock Uncertainty:      0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=33, routed)          0.577    -0.484    design_1_i/PC_0/U0/clk
    SLICE_X36Y70         FDCE                                         r  design_1_i/PC_0/U0/saddress_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y70         FDCE (Prop_fdce_C_Q)         0.141    -0.343 r  design_1_i/PC_0/U0/saddress_reg[0]/Q
                         net (fo=15, routed)          0.132    -0.211    design_1_i/PC_0/U0/Addresso[0]
    SLICE_X37Y70         LUT4 (Prop_lut4_I1_O)        0.045    -0.166 r  design_1_i/PC_0/U0/saddress[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.166    design_1_i/PC_0/U0/plusOp[3]
    SLICE_X37Y70         FDCE                                         r  design_1_i/PC_0/U0/saddress_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=33, routed)          0.845    -0.718    design_1_i/PC_0/U0/clk
    SLICE_X37Y70         FDCE                                         r  design_1_i/PC_0/U0/saddress_reg[3]/C
                         clock pessimism              0.247    -0.471    
                         clock uncertainty            0.105    -0.366    
    SLICE_X37Y70         FDCE (Hold_fdce_C_D)         0.091    -0.275    design_1_i/PC_0/U0/saddress_reg[3]
  -------------------------------------------------------------------
                         required time                          0.275    
                         arrival time                          -0.166    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 design_1_i/PC_0/U0/saddress_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.484ns  (logic 0.141ns (29.113%)  route 0.343ns (70.887%))
  Logic Levels:           0  
  Clock Path Skew:        0.048ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.704ns
    Source Clock Delay      (SCD):    -0.484ns
    Clock Pessimism Removal (CPR):    -0.268ns
  Clock Uncertainty:      0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=33, routed)          0.577    -0.484    design_1_i/PC_0/U0/clk
    SLICE_X36Y70         FDCE                                         r  design_1_i/PC_0/U0/saddress_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y70         FDCE (Prop_fdce_C_Q)         0.141    -0.343 r  design_1_i/PC_0/U0/saddress_reg[4]/Q
                         net (fo=9, routed)           0.343     0.001    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[4]
    RAMB18_X2Y28         RAMB18E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=33, routed)          0.859    -0.704    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X2Y28         RAMB18E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.268    -0.435    
                         clock uncertainty            0.105    -0.330    
    RAMB18_X2Y28         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                      0.183    -0.147    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.147    
                         arrival time                           0.001    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 design_1_i/PC_0/U0/saddress_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.486ns  (logic 0.141ns (29.020%)  route 0.345ns (70.980%))
  Logic Levels:           0  
  Clock Path Skew:        0.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.707ns
    Source Clock Delay      (SCD):    -0.484ns
    Clock Pessimism Removal (CPR):    -0.268ns
  Clock Uncertainty:      0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=33, routed)          0.577    -0.484    design_1_i/PC_0/U0/clk
    SLICE_X36Y70         FDCE                                         r  design_1_i/PC_0/U0/saddress_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y70         FDCE (Prop_fdce_C_Q)         0.141    -0.343 r  design_1_i/PC_0/U0/saddress_reg[4]/Q
                         net (fo=9, routed)           0.345     0.002    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[4]
    RAMB18_X2Y28         RAMB18E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=33, routed)          0.856    -0.707    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X2Y28         RAMB18E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.268    -0.438    
                         clock uncertainty            0.105    -0.333    
    RAMB18_X2Y28         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.183    -0.150    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.150    
                         arrival time                           0.002    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DIADI[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.607ns  (logic 0.204ns (33.622%)  route 0.403ns (66.378%))
  Logic Levels:           0  
  Clock Path Skew:        0.020ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.707ns
    Source Clock Delay      (SCD):    -0.478ns
    Clock Pessimism Removal (CPR):    -0.248ns
  Clock Uncertainty:      0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=33, routed)          0.582    -0.478    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X2Y28         RAMB18E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y28         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[8])
                                                      0.204    -0.274 r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOADO[8]
                         net (fo=1, routed)           0.403     0.128    design_1_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[1]
    RAMB18_X2Y29         RAMB18E1                                     r  design_1_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=33, routed)          0.856    -0.707    design_1_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X2Y29         RAMB18E1                                     r  design_1_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.248    -0.458    
                         clock uncertainty            0.105    -0.353    
    RAMB18_X2Y29         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[1])
                                                      0.296    -0.057    design_1_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.057    
                         arrival time                           0.128    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 design_1_i/PC_0/U0/saddress_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.523ns  (logic 0.141ns (26.971%)  route 0.382ns (73.029%))
  Logic Levels:           0  
  Clock Path Skew:        0.048ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.704ns
    Source Clock Delay      (SCD):    -0.484ns
    Clock Pessimism Removal (CPR):    -0.268ns
  Clock Uncertainty:      0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=33, routed)          0.577    -0.484    design_1_i/PC_0/U0/clk
    SLICE_X36Y70         FDCE                                         r  design_1_i/PC_0/U0/saddress_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y70         FDCE (Prop_fdce_C_Q)         0.141    -0.343 r  design_1_i/PC_0/U0/saddress_reg[1]/Q
                         net (fo=18, routed)          0.382     0.039    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[1]
    RAMB18_X2Y28         RAMB18E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=33, routed)          0.859    -0.704    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X2Y28         RAMB18E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.268    -0.435    
                         clock uncertainty            0.105    -0.330    
    RAMB18_X2Y28         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[6])
                                                      0.183    -0.147    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.147    
                         arrival time                           0.039    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 design_1_i/PC_0/U0/saddress_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.523ns  (logic 0.141ns (26.971%)  route 0.382ns (73.029%))
  Logic Levels:           0  
  Clock Path Skew:        0.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.707ns
    Source Clock Delay      (SCD):    -0.484ns
    Clock Pessimism Removal (CPR):    -0.268ns
  Clock Uncertainty:      0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=33, routed)          0.577    -0.484    design_1_i/PC_0/U0/clk
    SLICE_X36Y70         FDCE                                         r  design_1_i/PC_0/U0/saddress_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y70         FDCE (Prop_fdce_C_Q)         0.141    -0.343 r  design_1_i/PC_0/U0/saddress_reg[1]/Q
                         net (fo=18, routed)          0.382     0.039    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[1]
    RAMB18_X2Y28         RAMB18E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=33, routed)          0.856    -0.707    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X2Y28         RAMB18E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.268    -0.438    
                         clock uncertainty            0.105    -0.333    
    RAMB18_X2Y28         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[6])
                                                      0.183    -0.150    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.150    
                         arrival time                           0.039    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 design_1_i/PC_0/U0/saddress_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/PC_0/U0/saddress_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.186ns (47.189%)  route 0.208ns (52.811%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.718ns
    Source Clock Delay      (SCD):    -0.484ns
    Clock Pessimism Removal (CPR):    -0.234ns
  Clock Uncertainty:      0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=33, routed)          0.577    -0.484    design_1_i/PC_0/U0/clk
    SLICE_X36Y70         FDCE                                         r  design_1_i/PC_0/U0/saddress_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y70         FDCE (Prop_fdce_C_Q)         0.141    -0.343 r  design_1_i/PC_0/U0/saddress_reg[0]/Q
                         net (fo=15, routed)          0.208    -0.135    design_1_i/PC_0/U0/Addresso[0]
    SLICE_X36Y70         LUT2 (Prop_lut2_I0_O)        0.045    -0.090 r  design_1_i/PC_0/U0/saddress[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.090    design_1_i/PC_0/U0/saddress[1]_i_1_n_0
    SLICE_X36Y70         FDCE                                         r  design_1_i/PC_0/U0/saddress_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=33, routed)          0.845    -0.718    design_1_i/PC_0/U0/clk
    SLICE_X36Y70         FDCE                                         r  design_1_i/PC_0/U0/saddress_reg[1]/C
                         clock pessimism              0.234    -0.484    
                         clock uncertainty            0.105    -0.379    
    SLICE_X36Y70         FDCE (Hold_fdce_C_D)         0.092    -0.287    design_1_i/PC_0/U0/saddress_reg[1]
  -------------------------------------------------------------------
                         required time                          0.287    
                         arrival time                          -0.090    
  -------------------------------------------------------------------
                         slack                                  0.197    





