

================================================================
== Vivado HLS Report for 'sort'
================================================================
* Date:           Wed Aug  4 18:02:13 2021

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        huffman_encoding_core_build
* Solution:       solution
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 7.674 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |   Interval  | Pipeline|
    |   min   |   max   |    min   |    max   | min |  max  |   Type  |
    +---------+---------+----------+----------+-----+-------+---------+
    |      410|    15258| 4.100 us | 0.153 ms |  410|  15258|   none  |
    +---------+---------+----------+----------+-----+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------------+---------+---------+-----------+-----------+-----------+---------+----------+
        |                        |  Latency (cycles) | Iteration |  Initiation Interval  |   Trip  |          |
        |        Loop Name       |   min   |   max   |  Latency  |  achieved |   target  |  Count  | Pipelined|
        +------------------------+---------+---------+-----------+-----------+-----------+---------+----------+
        |- copy_in_to_sorting    |        0|      512|          2|          -|          -| 0 ~ 256 |    no    |
        |- radix_sort            |      408|    14744| 51 ~ 1843 |          -|          -|        8|    no    |
        | + init_histogram       |       16|       16|          1|          -|          -|       16|    no    |
        | + compute_histogram    |        0|     1024|          4|          -|          -| 0 ~ 256 |    no    |
        | + find_digit_location  |       30|       30|          2|          -|          -|       15|    no    |
        | + re_sort              |        0|      768|          3|          -|          -| 0 ~ 256 |    no    |
        +------------------------+---------+---------+-----------+-----------+-----------+---------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|    471|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       -|      -|    -|
|Memory           |        5|      -|     128|     16|    0|
|Multiplexer      |        -|      -|       -|    329|    -|
|Register         |        -|      -|     336|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        5|      0|     464|    816|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        1|      0|   ~0   |      1|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    +------------------------+----------------------+---------+----+----+-----+------+-----+------+-------------+
    |         Memory         |        Module        | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +------------------------+----------------------+---------+----+----+-----+------+-----+------+-------------+
    |current_digit_V_U       |sort_current_digihbi  |        1|   0|   0|    0|   256|    4|     1|         1024|
    |digit_histogram_V_U     |sort_digit_histogfYi  |        0|  64|   8|    0|    16|   32|     1|          512|
    |digit_location_V_U      |sort_digit_histogfYi  |        0|  64|   8|    0|    16|   32|     1|          512|
    |previous_sorting_val_U  |sort_previous_sorbkb  |        1|   0|   0|    0|   256|   32|     1|         8192|
    |previous_sorting_fre_U  |sort_previous_sorbkb  |        1|   0|   0|    0|   256|   32|     1|         8192|
    |sorting_value_V_U       |sort_previous_sorbkb  |        1|   0|   0|    0|   256|   32|     1|         8192|
    |sorting_frequency_V_U   |sort_previous_sorbkb  |        1|   0|   0|    0|   256|   32|     1|         8192|
    +------------------------+----------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total                   |                      |        5| 128|  16|    0|  1312|  196|     7|        34816|
    +------------------------+----------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+-------+---+-----+------------+------------+
    |     Variable Name     | Operation| DSP48E| FF| LUT | Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+-------+---+-----+------------+------------+
    |add_ln209_fu_501_p2    |     +    |      0|  0|   39|          32|          32|
    |add_ln40_fu_484_p2     |     +    |      0|  0|   15|           5|           2|
    |add_ln700_3_fu_549_p2  |     +    |      0|  0|   39|          32|           1|
    |add_ln700_fu_471_p2    |     +    |      0|  0|   39|           1|          32|
    |i_3_fu_508_p2          |     +    |      0|  0|   15|           5|           1|
    |i_fu_431_p2            |     +    |      0|  0|   15|           5|           1|
    |j_1_fu_447_p2          |     +    |      0|  0|   39|          32|           1|
    |j_2_fu_519_p2          |     +    |      0|  0|   39|          32|           1|
    |j_fu_401_p2            |     +    |      0|  0|   39|          32|           1|
    |shift_fu_530_p2        |     +    |      0|  0|   15|           6|           3|
    |icmp_ln18_fu_396_p2    |   icmp   |      0|  0|   18|          32|          32|
    |icmp_ln25_fu_425_p2    |   icmp   |      0|  0|   11|           5|           6|
    |icmp_ln30_fu_442_p2    |   icmp   |      0|  0|   18|          32|          32|
    |icmp_ln39_fu_478_p2    |   icmp   |      0|  0|   11|           5|           6|
    |icmp_ln43_fu_514_p2    |   icmp   |      0|  0|   18|          32|          32|
    |lshr_ln1503_fu_458_p2  |   lshr   |      0|  0|  101|          32|          32|
    +-----------------------+----------+-------+---+-----+------------+------------+
    |Total                  |          |      0|  0|  471|         320|         215|
    +-----------------------+----------+-------+---+-----+------------+------------+

    * Multiplexer: 
    +-------------------------------+----+-----------+-----+-----------+
    |              Name             | LUT| Input Size| Bits| Total Bits|
    +-------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                      |  62|         15|    1|         15|
    |current_digit_V_address0       |  15|          3|    8|         24|
    |digit_histogram_V_address0     |  27|          5|    4|         20|
    |digit_histogram_V_d0           |  15|          3|   32|         96|
    |digit_location_V_address0      |  33|          6|    4|         24|
    |digit_location_V_d0            |  21|          4|   32|        128|
    |i6_0_reg_373                   |   9|          2|    5|         10|
    |i_0_reg_351                    |   9|          2|    5|         10|
    |j5_0_reg_362                   |   9|          2|   32|         64|
    |j7_0_reg_385                   |   9|          2|   32|         64|
    |j_0_reg_328                    |   9|          2|   32|         64|
    |op2_assign_reg_339             |   9|          2|    6|         12|
    |previous_sorting_fre_address0  |  15|          3|    8|         24|
    |previous_sorting_val_address0  |  15|          3|    8|         24|
    |sorting_frequency_V_address0   |  21|          4|    8|         32|
    |sorting_frequency_V_d0         |  15|          3|   32|         96|
    |sorting_value_V_address0       |  21|          4|    8|         32|
    |sorting_value_V_d0             |  15|          3|   32|         96|
    +-------------------------------+----+-----------+-----+-----------+
    |Total                          | 329|         68|  289|        835|
    +-------------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------+----+----+-----+-----------+
    |              Name              | FF | LUT| Bits| Const Bits|
    +--------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                       |  14|   0|   14|          0|
    |digit_V_reg_629                 |   4|   0|    4|          0|
    |digit_histogram_V_ad_1_reg_640  |   4|   0|    4|          0|
    |digit_location_V_add_3_reg_687  |   4|   0|    4|          0|
    |i6_0_reg_373                    |   5|   0|    5|          0|
    |i_0_reg_351                     |   5|   0|    5|          0|
    |j5_0_reg_362                    |  32|   0|   32|          0|
    |j7_0_reg_385                    |  32|   0|   32|          0|
    |j_0_reg_328                     |  32|   0|   32|          0|
    |j_1_reg_611                     |  32|   0|   32|          0|
    |j_2_reg_666                     |  32|   0|   32|          0|
    |j_reg_566                       |  32|   0|   32|          0|
    |op2_assign_reg_339              |   6|   0|    6|          0|
    |zext_ln19_reg_571               |  32|   0|   64|         32|
    |zext_ln23_reg_592               |   6|   0|   32|         26|
    |zext_ln31_reg_616               |  32|   0|   64|         32|
    |zext_ln44_reg_671               |  32|   0|   64|         32|
    +--------------------------------+----+----+-----+-----------+
    |Total                           | 336|   0|  458|        122|
    +--------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------+-----+-----+------------+-----------------+--------------+
|         RTL Ports        | Dir | Bits|  Protocol  |  Source Object  |    C Type    |
+--------------------------+-----+-----+------------+-----------------+--------------+
|ap_clk                    |  in |    1| ap_ctrl_hs |       sort      | return value |
|ap_rst                    |  in |    1| ap_ctrl_hs |       sort      | return value |
|ap_start                  |  in |    1| ap_ctrl_hs |       sort      | return value |
|ap_done                   | out |    1| ap_ctrl_hs |       sort      | return value |
|ap_idle                   | out |    1| ap_ctrl_hs |       sort      | return value |
|ap_ready                  | out |    1| ap_ctrl_hs |       sort      | return value |
|in_value_V_address0       | out |    8|  ap_memory |    in_value_V   |     array    |
|in_value_V_ce0            | out |    1|  ap_memory |    in_value_V   |     array    |
|in_value_V_q0             |  in |   32|  ap_memory |    in_value_V   |     array    |
|in_frequency_V_address0   | out |    8|  ap_memory |  in_frequency_V |     array    |
|in_frequency_V_ce0        | out |    1|  ap_memory |  in_frequency_V |     array    |
|in_frequency_V_q0         |  in |   32|  ap_memory |  in_frequency_V |     array    |
|num_symbols               |  in |   32|   ap_none  |   num_symbols   |    scalar    |
|out_value_V_address0      | out |    8|  ap_memory |   out_value_V   |     array    |
|out_value_V_ce0           | out |    1|  ap_memory |   out_value_V   |     array    |
|out_value_V_we0           | out |    1|  ap_memory |   out_value_V   |     array    |
|out_value_V_d0            | out |   32|  ap_memory |   out_value_V   |     array    |
|out_frequency_V_address0  | out |    8|  ap_memory | out_frequency_V |     array    |
|out_frequency_V_ce0       | out |    1|  ap_memory | out_frequency_V |     array    |
|out_frequency_V_we0       | out |    1|  ap_memory | out_frequency_V |     array    |
|out_frequency_V_d0        | out |   32|  ap_memory | out_frequency_V |     array    |
+--------------------------+-----+-----+------------+-----------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 14
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 4 
3 --> 2 
4 --> 5 
5 --> 5 6 
6 --> 7 10 
7 --> 8 
8 --> 9 
9 --> 6 
10 --> 11 12 
11 --> 10 
12 --> 13 4 
13 --> 14 
14 --> 12 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.25>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%num_symbols_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %num_symbols)"   --->   Operation 15 'read' 'num_symbols_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (3.25ns)   --->   "%previous_sorting_val = alloca [256 x i32], align 4" [./hls-src/huffman_sort.cpp:11]   --->   Operation 16 'alloca' 'previous_sorting_val' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 256> <RAM>
ST_1 : Operation 17 [1/1] (3.25ns)   --->   "%previous_sorting_fre = alloca [256 x i32], align 4" [./hls-src/huffman_sort.cpp:11]   --->   Operation 17 'alloca' 'previous_sorting_fre' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 256> <RAM>
ST_1 : Operation 18 [1/1] (3.25ns)   --->   "%sorting_value_V = alloca [256 x i32], align 4" [./hls-src/huffman_sort.cpp:11]   --->   Operation 18 'alloca' 'sorting_value_V' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 256> <RAM>
ST_1 : Operation 19 [1/1] (3.25ns)   --->   "%sorting_frequency_V = alloca [256 x i32], align 4" [./hls-src/huffman_sort.cpp:11]   --->   Operation 19 'alloca' 'sorting_frequency_V' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 256> <RAM>
ST_1 : Operation 20 [1/1] (2.32ns)   --->   "%digit_histogram_V = alloca [16 x i32], align 4" [./hls-src/huffman_sort.cpp:12]   --->   Operation 20 'alloca' 'digit_histogram_V' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 256> <RAM>
ST_1 : Operation 21 [1/1] (2.32ns)   --->   "%digit_location_V = alloca [16 x i32], align 4" [./hls-src/huffman_sort.cpp:12]   --->   Operation 21 'alloca' 'digit_location_V' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 256> <RAM>
ST_1 : Operation 22 [1/1] (3.25ns)   --->   "%current_digit_V = alloca [256 x i4], align 1" [./hls-src/huffman_sort.cpp:13]   --->   Operation 22 'alloca' 'current_digit_V' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 256> <RAM>
ST_1 : Operation 23 [1/1] (1.76ns)   --->   "br label %._crit_edge175" [./hls-src/huffman_sort.cpp:16]   --->   Operation 23 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 3.25>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%j_0 = phi i32 [ %j, %0 ], [ 0, %arrayctor.loop1.preheader ]"   --->   Operation 24 'phi' 'j_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (2.47ns)   --->   "%icmp_ln18 = icmp eq i32 %j_0, %num_symbols_read" [./hls-src/huffman_sort.cpp:18]   --->   Operation 25 'icmp' 'icmp_ln18' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 0, i64 256, i64 0)"   --->   Operation 26 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (2.55ns)   --->   "%j = add nsw i32 %j_0, 1" [./hls-src/huffman_sort.cpp:18]   --->   Operation 27 'add' 'j' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "br i1 %icmp_ln18, label %.preheader174.preheader, label %0" [./hls-src/huffman_sort.cpp:18]   --->   Operation 28 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%zext_ln19 = zext i32 %j_0 to i64" [./hls-src/huffman_sort.cpp:19]   --->   Operation 29 'zext' 'zext_ln19' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%in_value_V_addr = getelementptr [256 x i32]* %in_value_V, i64 0, i64 %zext_ln19" [./hls-src/huffman.h:30->./hls-src/huffman_sort.cpp:19]   --->   Operation 30 'getelementptr' 'in_value_V_addr' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_2 : Operation 31 [2/2] (3.25ns)   --->   "%in_value_V_load = load i32* %in_value_V_addr, align 4" [./hls-src/huffman.h:30->./hls-src/huffman_sort.cpp:19]   --->   Operation 31 'load' 'in_value_V_load' <Predicate = (!icmp_ln18)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 256> <RAM>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%in_frequency_V_addr = getelementptr [256 x i32]* %in_frequency_V, i64 0, i64 %zext_ln19" [./hls-src/huffman.h:30->./hls-src/huffman_sort.cpp:19]   --->   Operation 32 'getelementptr' 'in_frequency_V_addr' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_2 : Operation 33 [2/2] (3.25ns)   --->   "%in_frequency_V_load = load i32* %in_frequency_V_addr, align 4" [./hls-src/huffman.h:30->./hls-src/huffman_sort.cpp:19]   --->   Operation 33 'load' 'in_frequency_V_load' <Predicate = (!icmp_ln18)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 256> <RAM>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%digit_location_V_add = getelementptr [16 x i32]* %digit_location_V, i64 0, i64 0" [./hls-src/huffman_sort.cpp:37]   --->   Operation 34 'getelementptr' 'digit_location_V_add' <Predicate = (icmp_ln18)> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (1.76ns)   --->   "br label %.preheader174" [./hls-src/huffman_sort.cpp:23]   --->   Operation 35 'br' <Predicate = (icmp_ln18)> <Delay = 1.76>

State 3 <SV = 2> <Delay = 6.50>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([19 x i8]* @p_str320) nounwind" [./hls-src/huffman_sort.cpp:18]   --->   Operation 36 'specloopname' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 37 [1/2] (3.25ns)   --->   "%in_value_V_load = load i32* %in_value_V_addr, align 4" [./hls-src/huffman.h:30->./hls-src/huffman_sort.cpp:19]   --->   Operation 37 'load' 'in_value_V_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 256> <RAM>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%sorting_value_V_addr = getelementptr [256 x i32]* %sorting_value_V, i64 0, i64 %zext_ln19" [./hls-src/huffman.h:30->./hls-src/huffman_sort.cpp:19]   --->   Operation 38 'getelementptr' 'sorting_value_V_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (3.25ns)   --->   "store i32 %in_value_V_load, i32* %sorting_value_V_addr, align 8" [./hls-src/huffman.h:30->./hls-src/huffman_sort.cpp:19]   --->   Operation 39 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 256> <RAM>
ST_3 : Operation 40 [1/2] (3.25ns)   --->   "%in_frequency_V_load = load i32* %in_frequency_V_addr, align 4" [./hls-src/huffman.h:30->./hls-src/huffman_sort.cpp:19]   --->   Operation 40 'load' 'in_frequency_V_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 256> <RAM>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%sorting_frequency_V_s = getelementptr [256 x i32]* %sorting_frequency_V, i64 0, i64 %zext_ln19" [./hls-src/huffman.h:30->./hls-src/huffman_sort.cpp:19]   --->   Operation 41 'getelementptr' 'sorting_frequency_V_s' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (3.25ns)   --->   "store i32 %in_frequency_V_load, i32* %sorting_frequency_V_s, align 4" [./hls-src/huffman.h:30->./hls-src/huffman_sort.cpp:19]   --->   Operation 42 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 256> <RAM>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "br label %._crit_edge175" [./hls-src/huffman_sort.cpp:18]   --->   Operation 43 'br' <Predicate = true> <Delay = 0.00>

State 4 <SV = 2> <Delay = 1.76>
ST_4 : Operation 44 [1/1] (0.00ns)   --->   "%op2_assign = phi i6 [ %shift, %radix_sort_end ], [ 0, %.preheader174.preheader ]"   --->   Operation 44 'phi' 'op2_assign' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 45 [1/1] (0.00ns)   --->   "%zext_ln23 = zext i6 %op2_assign to i32" [./hls-src/huffman_sort.cpp:23]   --->   Operation 45 'zext' 'zext_ln23' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 46 [1/1] (0.00ns)   --->   "%tmp_1 = call i1 @_ssdm_op_BitSelect.i1.i6.i32(i6 %op2_assign, i32 5)" [./hls-src/huffman_sort.cpp:23]   --->   Operation 46 'bitselect' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 47 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8)"   --->   Operation 47 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 48 [1/1] (0.00ns)   --->   "br i1 %tmp_1, label %7, label %radix_sort_begin" [./hls-src/huffman_sort.cpp:23]   --->   Operation 48 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 49 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str421) nounwind" [./hls-src/huffman_sort.cpp:23]   --->   Operation 49 'specloopname' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_4 : Operation 50 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str421)" [./hls-src/huffman_sort.cpp:23]   --->   Operation 50 'specregionbegin' 'tmp' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_4 : Operation 51 [1/1] (1.76ns)   --->   "br label %1" [./hls-src/huffman_sort.cpp:25]   --->   Operation 51 'br' <Predicate = (!tmp_1)> <Delay = 1.76>
ST_4 : Operation 52 [1/1] (0.00ns)   --->   "ret void" [./hls-src/huffman_sort.cpp:50]   --->   Operation 52 'ret' <Predicate = (tmp_1)> <Delay = 0.00>

State 5 <SV = 3> <Delay = 2.32>
ST_5 : Operation 53 [1/1] (0.00ns)   --->   "%i_0 = phi i5 [ 0, %radix_sort_begin ], [ %i, %2 ]"   --->   Operation 53 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 54 [1/1] (1.36ns)   --->   "%icmp_ln25 = icmp eq i5 %i_0, -16" [./hls-src/huffman_sort.cpp:25]   --->   Operation 54 'icmp' 'icmp_ln25' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 55 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)"   --->   Operation 55 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 56 [1/1] (1.78ns)   --->   "%i = add i5 %i_0, 1" [./hls-src/huffman_sort.cpp:25]   --->   Operation 56 'add' 'i' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 57 [1/1] (0.00ns)   --->   "br i1 %icmp_ln25, label %.preheader173.preheader, label %2" [./hls-src/huffman_sort.cpp:25]   --->   Operation 57 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 58 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([15 x i8]* @p_str522) nounwind" [./hls-src/huffman_sort.cpp:25]   --->   Operation 58 'specloopname' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_5 : Operation 59 [1/1] (0.00ns)   --->   "%zext_ln26 = zext i5 %i_0 to i64" [./hls-src/huffman_sort.cpp:26]   --->   Operation 59 'zext' 'zext_ln26' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_5 : Operation 60 [1/1] (0.00ns)   --->   "%digit_histogram_V_ad = getelementptr [16 x i32]* %digit_histogram_V, i64 0, i64 %zext_ln26" [./hls-src/huffman_sort.cpp:26]   --->   Operation 60 'getelementptr' 'digit_histogram_V_ad' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_5 : Operation 61 [1/1] (2.32ns)   --->   "store i32 0, i32* %digit_histogram_V_ad, align 4" [./hls-src/huffman_sort.cpp:26]   --->   Operation 61 'store' <Predicate = (!icmp_ln25)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 256> <RAM>
ST_5 : Operation 62 [1/1] (0.00ns)   --->   "br label %1" [./hls-src/huffman_sort.cpp:25]   --->   Operation 62 'br' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_5 : Operation 63 [1/1] (1.76ns)   --->   "br label %.preheader173" [./hls-src/huffman_sort.cpp:30]   --->   Operation 63 'br' <Predicate = (icmp_ln25)> <Delay = 1.76>

State 6 <SV = 4> <Delay = 3.25>
ST_6 : Operation 64 [1/1] (0.00ns)   --->   "%j5_0 = phi i32 [ %j_1, %_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit ], [ 0, %.preheader173.preheader ]"   --->   Operation 64 'phi' 'j5_0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 65 [1/1] (2.47ns)   --->   "%icmp_ln30 = icmp eq i32 %j5_0, %num_symbols_read" [./hls-src/huffman_sort.cpp:30]   --->   Operation 65 'icmp' 'icmp_ln30' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 66 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 0, i64 256, i64 0)"   --->   Operation 66 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 67 [1/1] (2.55ns)   --->   "%j_1 = add nsw i32 %j5_0, 1" [./hls-src/huffman_sort.cpp:30]   --->   Operation 67 'add' 'j_1' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 68 [1/1] (0.00ns)   --->   "br i1 %icmp_ln30, label %3, label %_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit" [./hls-src/huffman_sort.cpp:30]   --->   Operation 68 'br' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 69 [1/1] (0.00ns)   --->   "%zext_ln31 = zext i32 %j5_0 to i64" [./hls-src/huffman_sort.cpp:31]   --->   Operation 69 'zext' 'zext_ln31' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_6 : Operation 70 [1/1] (0.00ns)   --->   "%sorting_frequency_V_1 = getelementptr [256 x i32]* %sorting_frequency_V, i64 0, i64 %zext_ln31" [./hls-src/huffman_sort.cpp:31]   --->   Operation 70 'getelementptr' 'sorting_frequency_V_1' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_6 : Operation 71 [2/2] (3.25ns)   --->   "%sorting_frequency_V_2 = load i32* %sorting_frequency_V_1, align 4" [./hls-src/huffman_sort.cpp:31]   --->   Operation 71 'load' 'sorting_frequency_V_2' <Predicate = (!icmp_ln30)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 256> <RAM>
ST_6 : Operation 72 [1/1] (2.32ns)   --->   "store i32 0, i32* %digit_location_V_add, align 16" [./hls-src/huffman_sort.cpp:37]   --->   Operation 72 'store' <Predicate = (icmp_ln30)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 256> <RAM>
ST_6 : Operation 73 [1/1] (1.76ns)   --->   "br label %4" [./hls-src/huffman_sort.cpp:39]   --->   Operation 73 'br' <Predicate = (icmp_ln30)> <Delay = 1.76>

State 7 <SV = 5> <Delay = 7.67>
ST_7 : Operation 74 [1/2] (3.25ns)   --->   "%sorting_frequency_V_2 = load i32* %sorting_frequency_V_1, align 4" [./hls-src/huffman_sort.cpp:31]   --->   Operation 74 'load' 'sorting_frequency_V_2' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 256> <RAM>
ST_7 : Operation 75 [1/1] (4.42ns)   --->   "%lshr_ln1503 = lshr i32 %sorting_frequency_V_2, %zext_ln23" [./hls-src/huffman_sort.cpp:31]   --->   Operation 75 'lshr' 'lshr_ln1503' <Predicate = true> <Delay = 4.42> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 76 [1/1] (0.00ns)   --->   "%digit_V = trunc i32 %lshr_ln1503 to i4" [./hls-src/huffman_sort.cpp:31]   --->   Operation 76 'trunc' 'digit_V' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 77 [1/1] (0.00ns)   --->   "%sorting_value_V_addr_1 = getelementptr [256 x i32]* %sorting_value_V, i64 0, i64 %zext_ln31" [./hls-src/huffman.h:30->./hls-src/huffman_sort.cpp:34]   --->   Operation 77 'getelementptr' 'sorting_value_V_addr_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 78 [2/2] (3.25ns)   --->   "%sorting_value_V_load = load i32* %sorting_value_V_addr_1, align 8" [./hls-src/huffman.h:30->./hls-src/huffman_sort.cpp:34]   --->   Operation 78 'load' 'sorting_value_V_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 256> <RAM>
ST_7 : Operation 79 [1/1] (0.00ns)   --->   "%previous_sorting_fre_1 = getelementptr [256 x i32]* %previous_sorting_fre, i64 0, i64 %zext_ln31" [./hls-src/huffman.h:30->./hls-src/huffman_sort.cpp:34]   --->   Operation 79 'getelementptr' 'previous_sorting_fre_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 80 [1/1] (3.25ns)   --->   "store i32 %sorting_frequency_V_2, i32* %previous_sorting_fre_1, align 4" [./hls-src/huffman.h:30->./hls-src/huffman_sort.cpp:34]   --->   Operation 80 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 256> <RAM>

State 8 <SV = 6> <Delay = 6.50>
ST_8 : Operation 81 [1/1] (0.00ns)   --->   "%current_digit_V_addr = getelementptr [256 x i4]* %current_digit_V, i64 0, i64 %zext_ln31" [./hls-src/huffman_sort.cpp:32]   --->   Operation 81 'getelementptr' 'current_digit_V_addr' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 82 [1/1] (3.25ns)   --->   "store i4 %digit_V, i4* %current_digit_V_addr, align 1" [./hls-src/huffman_sort.cpp:32]   --->   Operation 82 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 256> <RAM>
ST_8 : Operation 83 [1/1] (0.00ns)   --->   "%zext_ln544 = zext i4 %digit_V to i64" [./hls-src/huffman_sort.cpp:33]   --->   Operation 83 'zext' 'zext_ln544' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 84 [1/1] (0.00ns)   --->   "%digit_histogram_V_ad_1 = getelementptr [16 x i32]* %digit_histogram_V, i64 0, i64 %zext_ln544" [./hls-src/huffman_sort.cpp:33]   --->   Operation 84 'getelementptr' 'digit_histogram_V_ad_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 85 [2/2] (2.32ns)   --->   "%t_V = load i32* %digit_histogram_V_ad_1, align 4" [./hls-src/huffman_sort.cpp:33]   --->   Operation 85 'load' 't_V' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 256> <RAM>
ST_8 : Operation 86 [1/2] (3.25ns)   --->   "%sorting_value_V_load = load i32* %sorting_value_V_addr_1, align 8" [./hls-src/huffman.h:30->./hls-src/huffman_sort.cpp:34]   --->   Operation 86 'load' 'sorting_value_V_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 256> <RAM>
ST_8 : Operation 87 [1/1] (0.00ns)   --->   "%previous_sorting_val_1 = getelementptr [256 x i32]* %previous_sorting_val, i64 0, i64 %zext_ln31" [./hls-src/huffman.h:30->./hls-src/huffman_sort.cpp:34]   --->   Operation 87 'getelementptr' 'previous_sorting_val_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 88 [1/1] (3.25ns)   --->   "store i32 %sorting_value_V_load, i32* %previous_sorting_val_1, align 8" [./hls-src/huffman.h:30->./hls-src/huffman_sort.cpp:34]   --->   Operation 88 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 256> <RAM>

State 9 <SV = 7> <Delay = 7.19>
ST_9 : Operation 89 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([18 x i8]* @p_str623) nounwind" [./hls-src/huffman_sort.cpp:30]   --->   Operation 89 'specloopname' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 90 [1/2] (2.32ns)   --->   "%t_V = load i32* %digit_histogram_V_ad_1, align 4" [./hls-src/huffman_sort.cpp:33]   --->   Operation 90 'load' 't_V' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 256> <RAM>
ST_9 : Operation 91 [1/1] (2.55ns)   --->   "%add_ln700 = add i32 1, %t_V" [./hls-src/huffman_sort.cpp:33]   --->   Operation 91 'add' 'add_ln700' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 92 [1/1] (2.32ns)   --->   "store i32 %add_ln700, i32* %digit_histogram_V_ad_1, align 4" [./hls-src/huffman_sort.cpp:33]   --->   Operation 92 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 256> <RAM>
ST_9 : Operation 93 [1/1] (0.00ns)   --->   "br label %.preheader173" [./hls-src/huffman_sort.cpp:30]   --->   Operation 93 'br' <Predicate = true> <Delay = 0.00>

State 10 <SV = 5> <Delay = 4.10>
ST_10 : Operation 94 [1/1] (0.00ns)   --->   "%i6_0 = phi i5 [ 1, %3 ], [ %i_3, %5 ]"   --->   Operation 94 'phi' 'i6_0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 95 [1/1] (1.36ns)   --->   "%icmp_ln39 = icmp eq i5 %i6_0, -16" [./hls-src/huffman_sort.cpp:39]   --->   Operation 95 'icmp' 'icmp_ln39' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 96 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 15, i64 15, i64 15)"   --->   Operation 96 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 97 [1/1] (0.00ns)   --->   "br i1 %icmp_ln39, label %.preheader.preheader, label %5" [./hls-src/huffman_sort.cpp:39]   --->   Operation 97 'br' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 98 [1/1] (1.78ns)   --->   "%add_ln40 = add i5 %i6_0, -1" [./hls-src/huffman_sort.cpp:40]   --->   Operation 98 'add' 'add_ln40' <Predicate = (!icmp_ln39)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 99 [1/1] (0.00ns)   --->   "%zext_ln40_1 = zext i5 %add_ln40 to i64" [./hls-src/huffman_sort.cpp:40]   --->   Operation 99 'zext' 'zext_ln40_1' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_10 : Operation 100 [1/1] (0.00ns)   --->   "%digit_location_V_add_1 = getelementptr [16 x i32]* %digit_location_V, i64 0, i64 %zext_ln40_1" [./hls-src/huffman_sort.cpp:40]   --->   Operation 100 'getelementptr' 'digit_location_V_add_1' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_10 : Operation 101 [2/2] (2.32ns)   --->   "%digit_location_V_loa = load i32* %digit_location_V_add_1, align 4" [./hls-src/huffman_sort.cpp:40]   --->   Operation 101 'load' 'digit_location_V_loa' <Predicate = (!icmp_ln39)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 256> <RAM>
ST_10 : Operation 102 [1/1] (0.00ns)   --->   "%digit_histogram_V_ad_2 = getelementptr [16 x i32]* %digit_histogram_V, i64 0, i64 %zext_ln40_1" [./hls-src/huffman_sort.cpp:40]   --->   Operation 102 'getelementptr' 'digit_histogram_V_ad_2' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_10 : Operation 103 [2/2] (2.32ns)   --->   "%digit_histogram_V_lo = load i32* %digit_histogram_V_ad_2, align 4" [./hls-src/huffman_sort.cpp:40]   --->   Operation 103 'load' 'digit_histogram_V_lo' <Predicate = (!icmp_ln39)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 256> <RAM>
ST_10 : Operation 104 [1/1] (1.76ns)   --->   "br label %.preheader" [./hls-src/huffman_sort.cpp:43]   --->   Operation 104 'br' <Predicate = (icmp_ln39)> <Delay = 1.76>

State 11 <SV = 6> <Delay = 7.19>
ST_11 : Operation 105 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([20 x i8]* @p_str724) nounwind" [./hls-src/huffman_sort.cpp:40]   --->   Operation 105 'specloopname' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 106 [1/1] (0.00ns)   --->   "%zext_ln40 = zext i5 %i6_0 to i64" [./hls-src/huffman_sort.cpp:40]   --->   Operation 106 'zext' 'zext_ln40' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 107 [1/2] (2.32ns)   --->   "%digit_location_V_loa = load i32* %digit_location_V_add_1, align 4" [./hls-src/huffman_sort.cpp:40]   --->   Operation 107 'load' 'digit_location_V_loa' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 256> <RAM>
ST_11 : Operation 108 [1/2] (2.32ns)   --->   "%digit_histogram_V_lo = load i32* %digit_histogram_V_ad_2, align 4" [./hls-src/huffman_sort.cpp:40]   --->   Operation 108 'load' 'digit_histogram_V_lo' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 256> <RAM>
ST_11 : Operation 109 [1/1] (2.55ns)   --->   "%add_ln209 = add i32 %digit_location_V_loa, %digit_histogram_V_lo" [./hls-src/huffman_sort.cpp:40]   --->   Operation 109 'add' 'add_ln209' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 110 [1/1] (0.00ns)   --->   "%digit_location_V_add_2 = getelementptr [16 x i32]* %digit_location_V, i64 0, i64 %zext_ln40" [./hls-src/huffman_sort.cpp:40]   --->   Operation 110 'getelementptr' 'digit_location_V_add_2' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 111 [1/1] (2.32ns)   --->   "store i32 %add_ln209, i32* %digit_location_V_add_2, align 4" [./hls-src/huffman_sort.cpp:40]   --->   Operation 111 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 256> <RAM>
ST_11 : Operation 112 [1/1] (1.78ns)   --->   "%i_3 = add i5 %i6_0, 1" [./hls-src/huffman_sort.cpp:39]   --->   Operation 112 'add' 'i_3' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 113 [1/1] (0.00ns)   --->   "br label %4" [./hls-src/huffman_sort.cpp:39]   --->   Operation 113 'br' <Predicate = true> <Delay = 0.00>

State 12 <SV = 6> <Delay = 3.25>
ST_12 : Operation 114 [1/1] (0.00ns)   --->   "%j7_0 = phi i32 [ %j_2, %6 ], [ 0, %.preheader.preheader ]"   --->   Operation 114 'phi' 'j7_0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 115 [1/1] (2.47ns)   --->   "%icmp_ln43 = icmp eq i32 %j7_0, %num_symbols_read" [./hls-src/huffman_sort.cpp:43]   --->   Operation 115 'icmp' 'icmp_ln43' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 116 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 0, i64 256, i64 0)"   --->   Operation 116 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 117 [1/1] (2.55ns)   --->   "%j_2 = add nsw i32 %j7_0, 1" [./hls-src/huffman_sort.cpp:43]   --->   Operation 117 'add' 'j_2' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 118 [1/1] (0.00ns)   --->   "br i1 %icmp_ln43, label %radix_sort_end, label %6" [./hls-src/huffman_sort.cpp:43]   --->   Operation 118 'br' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 119 [1/1] (0.00ns)   --->   "%zext_ln44 = zext i32 %j7_0 to i64" [./hls-src/huffman_sort.cpp:44]   --->   Operation 119 'zext' 'zext_ln44' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_12 : Operation 120 [1/1] (0.00ns)   --->   "%current_digit_V_addr_1 = getelementptr [256 x i4]* %current_digit_V, i64 0, i64 %zext_ln44" [./hls-src/huffman_sort.cpp:44]   --->   Operation 120 'getelementptr' 'current_digit_V_addr_1' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_12 : Operation 121 [2/2] (3.25ns)   --->   "%digit_V_1 = load i4* %current_digit_V_addr_1, align 1" [./hls-src/huffman_sort.cpp:44]   --->   Operation 121 'load' 'digit_V_1' <Predicate = (!icmp_ln43)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 256> <RAM>
ST_12 : Operation 122 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str421, i32 %tmp)" [./hls-src/huffman_sort.cpp:49]   --->   Operation 122 'specregionend' 'empty' <Predicate = (icmp_ln43)> <Delay = 0.00>
ST_12 : Operation 123 [1/1] (1.82ns)   --->   "%shift = add i6 %op2_assign, 4" [./hls-src/huffman_sort.cpp:23]   --->   Operation 123 'add' 'shift' <Predicate = (icmp_ln43)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 124 [1/1] (0.00ns)   --->   "br label %.preheader174" [./hls-src/huffman_sort.cpp:23]   --->   Operation 124 'br' <Predicate = (icmp_ln43)> <Delay = 0.00>

State 13 <SV = 7> <Delay = 5.57>
ST_13 : Operation 125 [1/2] (3.25ns)   --->   "%digit_V_1 = load i4* %current_digit_V_addr_1, align 1" [./hls-src/huffman_sort.cpp:44]   --->   Operation 125 'load' 'digit_V_1' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 256> <RAM>
ST_13 : Operation 126 [1/1] (0.00ns)   --->   "%zext_ln544_3 = zext i4 %digit_V_1 to i64" [./hls-src/huffman_sort.cpp:45]   --->   Operation 126 'zext' 'zext_ln544_3' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 127 [1/1] (0.00ns)   --->   "%digit_location_V_add_3 = getelementptr [16 x i32]* %digit_location_V, i64 0, i64 %zext_ln544_3" [./hls-src/huffman_sort.cpp:45]   --->   Operation 127 'getelementptr' 'digit_location_V_add_3' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 128 [2/2] (2.32ns)   --->   "%t_V_2 = load i32* %digit_location_V_add_3, align 4" [./hls-src/huffman_sort.cpp:45]   --->   Operation 128 'load' 't_V_2' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 256> <RAM>
ST_13 : Operation 129 [1/1] (0.00ns)   --->   "%previous_sorting_val_2 = getelementptr [256 x i32]* %previous_sorting_val, i64 0, i64 %zext_ln44" [./hls-src/huffman.h:30->./hls-src/huffman_sort.cpp:45]   --->   Operation 129 'getelementptr' 'previous_sorting_val_2' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 130 [2/2] (3.25ns)   --->   "%previous_sorting_val_3 = load i32* %previous_sorting_val_2, align 8" [./hls-src/huffman.h:30->./hls-src/huffman_sort.cpp:45]   --->   Operation 130 'load' 'previous_sorting_val_3' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 256> <RAM>
ST_13 : Operation 131 [1/1] (0.00ns)   --->   "%previous_sorting_fre_2 = getelementptr [256 x i32]* %previous_sorting_fre, i64 0, i64 %zext_ln44" [./hls-src/huffman.h:30->./hls-src/huffman_sort.cpp:45]   --->   Operation 131 'getelementptr' 'previous_sorting_fre_2' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 132 [2/2] (3.25ns)   --->   "%previous_sorting_fre_3 = load i32* %previous_sorting_fre_2, align 4" [./hls-src/huffman.h:30->./hls-src/huffman_sort.cpp:45]   --->   Operation 132 'load' 'previous_sorting_fre_3' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 256> <RAM>

State 14 <SV = 8> <Delay = 7.19>
ST_14 : Operation 133 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([8 x i8]* @p_str825) nounwind" [./hls-src/huffman_sort.cpp:43]   --->   Operation 133 'specloopname' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 134 [1/2] (2.32ns)   --->   "%t_V_2 = load i32* %digit_location_V_add_3, align 4" [./hls-src/huffman_sort.cpp:45]   --->   Operation 134 'load' 't_V_2' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 256> <RAM>
ST_14 : Operation 135 [1/1] (0.00ns)   --->   "%zext_ln544_4 = zext i32 %t_V_2 to i64" [./hls-src/huffman_sort.cpp:45]   --->   Operation 135 'zext' 'zext_ln544_4' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 136 [1/2] (3.25ns)   --->   "%previous_sorting_val_3 = load i32* %previous_sorting_val_2, align 8" [./hls-src/huffman.h:30->./hls-src/huffman_sort.cpp:45]   --->   Operation 136 'load' 'previous_sorting_val_3' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 256> <RAM>
ST_14 : Operation 137 [1/1] (0.00ns)   --->   "%sorting_value_V_addr_2 = getelementptr [256 x i32]* %sorting_value_V, i64 0, i64 %zext_ln544_4" [./hls-src/huffman.h:30->./hls-src/huffman_sort.cpp:45]   --->   Operation 137 'getelementptr' 'sorting_value_V_addr_2' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 138 [1/1] (3.25ns)   --->   "store i32 %previous_sorting_val_3, i32* %sorting_value_V_addr_2, align 8" [./hls-src/huffman.h:30->./hls-src/huffman_sort.cpp:45]   --->   Operation 138 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 256> <RAM>
ST_14 : Operation 139 [1/2] (3.25ns)   --->   "%previous_sorting_fre_3 = load i32* %previous_sorting_fre_2, align 4" [./hls-src/huffman.h:30->./hls-src/huffman_sort.cpp:45]   --->   Operation 139 'load' 'previous_sorting_fre_3' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 256> <RAM>
ST_14 : Operation 140 [1/1] (0.00ns)   --->   "%sorting_frequency_V_3 = getelementptr [256 x i32]* %sorting_frequency_V, i64 0, i64 %zext_ln544_4" [./hls-src/huffman.h:30->./hls-src/huffman_sort.cpp:45]   --->   Operation 140 'getelementptr' 'sorting_frequency_V_3' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 141 [1/1] (3.25ns)   --->   "store i32 %previous_sorting_fre_3, i32* %sorting_frequency_V_3, align 4" [./hls-src/huffman.h:30->./hls-src/huffman_sort.cpp:45]   --->   Operation 141 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 256> <RAM>
ST_14 : Operation 142 [1/1] (0.00ns)   --->   "%out_value_V_addr = getelementptr [256 x i32]* %out_value_V, i64 0, i64 %zext_ln544_4" [./hls-src/huffman.h:30->./hls-src/huffman_sort.cpp:46]   --->   Operation 142 'getelementptr' 'out_value_V_addr' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 143 [1/1] (3.25ns)   --->   "store i32 %previous_sorting_val_3, i32* %out_value_V_addr, align 4" [./hls-src/huffman.h:30->./hls-src/huffman_sort.cpp:46]   --->   Operation 143 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 256> <RAM>
ST_14 : Operation 144 [1/1] (0.00ns)   --->   "%out_frequency_V_addr = getelementptr [256 x i32]* %out_frequency_V, i64 0, i64 %zext_ln544_4" [./hls-src/huffman.h:30->./hls-src/huffman_sort.cpp:46]   --->   Operation 144 'getelementptr' 'out_frequency_V_addr' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 145 [1/1] (3.25ns)   --->   "store i32 %previous_sorting_fre_3, i32* %out_frequency_V_addr, align 4" [./hls-src/huffman.h:30->./hls-src/huffman_sort.cpp:46]   --->   Operation 145 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 256> <RAM>
ST_14 : Operation 146 [1/1] (2.55ns)   --->   "%add_ln700_3 = add i32 %t_V_2, 1" [./hls-src/huffman_sort.cpp:47]   --->   Operation 146 'add' 'add_ln700_3' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 147 [1/1] (2.32ns)   --->   "store i32 %add_ln700_3, i32* %digit_location_V_add_3, align 4" [./hls-src/huffman_sort.cpp:47]   --->   Operation 147 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 256> <RAM>
ST_14 : Operation 148 [1/1] (0.00ns)   --->   "br label %.preheader" [./hls-src/huffman_sort.cpp:43]   --->   Operation 148 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ in_value_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ in_frequency_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ num_symbols]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ out_value_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ out_frequency_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
num_symbols_read       (read             ) [ 001111111111111]
previous_sorting_val   (alloca           ) [ 001111111111111]
previous_sorting_fre   (alloca           ) [ 001111111111111]
sorting_value_V        (alloca           ) [ 001111111111111]
sorting_frequency_V    (alloca           ) [ 001111111111111]
digit_histogram_V      (alloca           ) [ 001111111111111]
digit_location_V       (alloca           ) [ 001111111111111]
current_digit_V        (alloca           ) [ 001111111111111]
br_ln16                (br               ) [ 011100000000000]
j_0                    (phi              ) [ 001000000000000]
icmp_ln18              (icmp             ) [ 001100000000000]
speclooptripcount_ln0  (speclooptripcount) [ 000000000000000]
j                      (add              ) [ 011100000000000]
br_ln18                (br               ) [ 000000000000000]
zext_ln19              (zext             ) [ 000100000000000]
in_value_V_addr        (getelementptr    ) [ 000100000000000]
in_frequency_V_addr    (getelementptr    ) [ 000100000000000]
digit_location_V_add   (getelementptr    ) [ 000011111111111]
br_ln23                (br               ) [ 001111111111111]
specloopname_ln18      (specloopname     ) [ 000000000000000]
in_value_V_load        (load             ) [ 000000000000000]
sorting_value_V_addr   (getelementptr    ) [ 000000000000000]
store_ln30             (store            ) [ 000000000000000]
in_frequency_V_load    (load             ) [ 000000000000000]
sorting_frequency_V_s  (getelementptr    ) [ 000000000000000]
store_ln30             (store            ) [ 000000000000000]
br_ln18                (br               ) [ 011100000000000]
op2_assign             (phi              ) [ 000011111111111]
zext_ln23              (zext             ) [ 000001111100000]
tmp_1                  (bitselect        ) [ 000011111111111]
speclooptripcount_ln0  (speclooptripcount) [ 000000000000000]
br_ln23                (br               ) [ 000000000000000]
specloopname_ln23      (specloopname     ) [ 000000000000000]
tmp                    (specregionbegin  ) [ 000001111111111]
br_ln25                (br               ) [ 000011111111111]
ret_ln50               (ret              ) [ 000000000000000]
i_0                    (phi              ) [ 000001000000000]
icmp_ln25              (icmp             ) [ 000011111111111]
speclooptripcount_ln0  (speclooptripcount) [ 000000000000000]
i                      (add              ) [ 000011111111111]
br_ln25                (br               ) [ 000000000000000]
specloopname_ln25      (specloopname     ) [ 000000000000000]
zext_ln26              (zext             ) [ 000000000000000]
digit_histogram_V_ad   (getelementptr    ) [ 000000000000000]
store_ln26             (store            ) [ 000000000000000]
br_ln25                (br               ) [ 000011111111111]
br_ln30                (br               ) [ 000011111111111]
j5_0                   (phi              ) [ 000000100000000]
icmp_ln30              (icmp             ) [ 000011111111111]
speclooptripcount_ln0  (speclooptripcount) [ 000000000000000]
j_1                    (add              ) [ 000011111111111]
br_ln30                (br               ) [ 000000000000000]
zext_ln31              (zext             ) [ 000000011000000]
sorting_frequency_V_1  (getelementptr    ) [ 000000010000000]
store_ln37             (store            ) [ 000000000000000]
br_ln39                (br               ) [ 000011111111111]
sorting_frequency_V_2  (load             ) [ 000000000000000]
lshr_ln1503            (lshr             ) [ 000000000000000]
digit_V                (trunc            ) [ 000000001000000]
sorting_value_V_addr_1 (getelementptr    ) [ 000000001000000]
previous_sorting_fre_1 (getelementptr    ) [ 000000000000000]
store_ln30             (store            ) [ 000000000000000]
current_digit_V_addr   (getelementptr    ) [ 000000000000000]
store_ln32             (store            ) [ 000000000000000]
zext_ln544             (zext             ) [ 000000000000000]
digit_histogram_V_ad_1 (getelementptr    ) [ 000000000100000]
sorting_value_V_load   (load             ) [ 000000000000000]
previous_sorting_val_1 (getelementptr    ) [ 000000000000000]
store_ln30             (store            ) [ 000000000000000]
specloopname_ln30      (specloopname     ) [ 000000000000000]
t_V                    (load             ) [ 000000000000000]
add_ln700              (add              ) [ 000000000000000]
store_ln33             (store            ) [ 000000000000000]
br_ln30                (br               ) [ 000011111111111]
i6_0                   (phi              ) [ 000000000011000]
icmp_ln39              (icmp             ) [ 000011111111111]
speclooptripcount_ln0  (speclooptripcount) [ 000000000000000]
br_ln39                (br               ) [ 000000000000000]
add_ln40               (add              ) [ 000000000000000]
zext_ln40_1            (zext             ) [ 000000000000000]
digit_location_V_add_1 (getelementptr    ) [ 000000000001000]
digit_histogram_V_ad_2 (getelementptr    ) [ 000000000001000]
br_ln43                (br               ) [ 000011111111111]
specloopname_ln40      (specloopname     ) [ 000000000000000]
zext_ln40              (zext             ) [ 000000000000000]
digit_location_V_loa   (load             ) [ 000000000000000]
digit_histogram_V_lo   (load             ) [ 000000000000000]
add_ln209              (add              ) [ 000000000000000]
digit_location_V_add_2 (getelementptr    ) [ 000000000000000]
store_ln40             (store            ) [ 000000000000000]
i_3                    (add              ) [ 000011111111111]
br_ln39                (br               ) [ 000011111111111]
j7_0                   (phi              ) [ 000000000000100]
icmp_ln43              (icmp             ) [ 000011111111111]
speclooptripcount_ln0  (speclooptripcount) [ 000000000000000]
j_2                    (add              ) [ 000011111111111]
br_ln43                (br               ) [ 000000000000000]
zext_ln44              (zext             ) [ 000000000000010]
current_digit_V_addr_1 (getelementptr    ) [ 000000000000010]
empty                  (specregionend    ) [ 000000000000000]
shift                  (add              ) [ 001011111111111]
br_ln23                (br               ) [ 001011111111111]
digit_V_1              (load             ) [ 000000000000000]
zext_ln544_3           (zext             ) [ 000000000000000]
digit_location_V_add_3 (getelementptr    ) [ 000000000000001]
previous_sorting_val_2 (getelementptr    ) [ 000000000000001]
previous_sorting_fre_2 (getelementptr    ) [ 000000000000001]
specloopname_ln43      (specloopname     ) [ 000000000000000]
t_V_2                  (load             ) [ 000000000000000]
zext_ln544_4           (zext             ) [ 000000000000000]
previous_sorting_val_3 (load             ) [ 000000000000000]
sorting_value_V_addr_2 (getelementptr    ) [ 000000000000000]
store_ln30             (store            ) [ 000000000000000]
previous_sorting_fre_3 (load             ) [ 000000000000000]
sorting_frequency_V_3  (getelementptr    ) [ 000000000000000]
store_ln30             (store            ) [ 000000000000000]
out_value_V_addr       (getelementptr    ) [ 000000000000000]
store_ln30             (store            ) [ 000000000000000]
out_frequency_V_addr   (getelementptr    ) [ 000000000000000]
store_ln30             (store            ) [ 000000000000000]
add_ln700_3            (add              ) [ 000000000000000]
store_ln47             (store            ) [ 000000000000000]
br_ln43                (br               ) [ 000011111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="in_value_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_value_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="in_frequency_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_frequency_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="num_symbols">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="num_symbols"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="out_value_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_value_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="out_frequency_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_frequency_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str320"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i6.i32"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str421"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str522"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str623"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str724"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str825"/></StgValue>
</bind>
</comp>

<comp id="64" class="1004" name="previous_sorting_val_alloca_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="1" slack="0"/>
<pin id="66" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="previous_sorting_val/1 "/>
</bind>
</comp>

<comp id="68" class="1004" name="previous_sorting_fre_alloca_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="1" slack="0"/>
<pin id="70" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="previous_sorting_fre/1 "/>
</bind>
</comp>

<comp id="72" class="1004" name="sorting_value_V_alloca_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="1" slack="0"/>
<pin id="74" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="sorting_value_V/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="sorting_frequency_V_alloca_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="1" slack="0"/>
<pin id="78" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="sorting_frequency_V/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="digit_histogram_V_alloca_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="1" slack="0"/>
<pin id="82" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="digit_histogram_V/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="digit_location_V_alloca_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="1" slack="0"/>
<pin id="86" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="digit_location_V/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="current_digit_V_alloca_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="1" slack="0"/>
<pin id="90" dir="1" index="1" bw="4" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="current_digit_V/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="num_symbols_read_read_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="32" slack="0"/>
<pin id="94" dir="0" index="1" bw="32" slack="0"/>
<pin id="95" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="num_symbols_read/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="in_value_V_addr_gep_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="32" slack="0"/>
<pin id="100" dir="0" index="1" bw="1" slack="0"/>
<pin id="101" dir="0" index="2" bw="32" slack="0"/>
<pin id="102" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="in_value_V_addr/2 "/>
</bind>
</comp>

<comp id="105" class="1004" name="grp_access_fu_105">
<pin_list>
<pin id="106" dir="0" index="0" bw="8" slack="0"/>
<pin id="107" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="108" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="109" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="in_value_V_load/2 "/>
</bind>
</comp>

<comp id="111" class="1004" name="in_frequency_V_addr_gep_fu_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="32" slack="0"/>
<pin id="113" dir="0" index="1" bw="1" slack="0"/>
<pin id="114" dir="0" index="2" bw="32" slack="0"/>
<pin id="115" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="in_frequency_V_addr/2 "/>
</bind>
</comp>

<comp id="118" class="1004" name="grp_access_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="8" slack="0"/>
<pin id="120" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="121" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="122" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="in_frequency_V_load/2 "/>
</bind>
</comp>

<comp id="124" class="1004" name="digit_location_V_add_gep_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="126" dir="0" index="1" bw="1" slack="0"/>
<pin id="127" dir="0" index="2" bw="1" slack="0"/>
<pin id="128" dir="1" index="3" bw="4" slack="3"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="digit_location_V_add/2 "/>
</bind>
</comp>

<comp id="131" class="1004" name="sorting_value_V_addr_gep_fu_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="133" dir="0" index="1" bw="1" slack="0"/>
<pin id="134" dir="0" index="2" bw="32" slack="1"/>
<pin id="135" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="sorting_value_V_addr/3 "/>
</bind>
</comp>

<comp id="137" class="1004" name="grp_access_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="8" slack="0"/>
<pin id="139" dir="0" index="1" bw="32" slack="0"/>
<pin id="140" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="141" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="store_ln30/3 sorting_value_V_load/7 store_ln30/14 "/>
</bind>
</comp>

<comp id="144" class="1004" name="sorting_frequency_V_s_gep_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="146" dir="0" index="1" bw="1" slack="0"/>
<pin id="147" dir="0" index="2" bw="32" slack="1"/>
<pin id="148" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="sorting_frequency_V_s/3 "/>
</bind>
</comp>

<comp id="150" class="1004" name="grp_access_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="8" slack="0"/>
<pin id="152" dir="0" index="1" bw="32" slack="0"/>
<pin id="153" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="154" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="store_ln30/3 sorting_frequency_V_2/6 store_ln30/14 "/>
</bind>
</comp>

<comp id="157" class="1004" name="digit_histogram_V_ad_gep_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="159" dir="0" index="1" bw="1" slack="0"/>
<pin id="160" dir="0" index="2" bw="5" slack="0"/>
<pin id="161" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="digit_histogram_V_ad/5 "/>
</bind>
</comp>

<comp id="163" class="1004" name="grp_access_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="4" slack="0"/>
<pin id="165" dir="0" index="1" bw="32" slack="0"/>
<pin id="166" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="167" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln26/5 t_V/8 store_ln33/9 digit_histogram_V_lo/10 "/>
</bind>
</comp>

<comp id="170" class="1004" name="sorting_frequency_V_1_gep_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="172" dir="0" index="1" bw="1" slack="0"/>
<pin id="173" dir="0" index="2" bw="32" slack="0"/>
<pin id="174" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="sorting_frequency_V_1/6 "/>
</bind>
</comp>

<comp id="177" class="1004" name="grp_access_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="4" slack="0"/>
<pin id="179" dir="0" index="1" bw="32" slack="0"/>
<pin id="180" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="181" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="store_ln37/6 digit_location_V_loa/10 store_ln40/11 t_V_2/13 store_ln47/14 "/>
</bind>
</comp>

<comp id="183" class="1004" name="sorting_value_V_addr_1_gep_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="185" dir="0" index="1" bw="1" slack="0"/>
<pin id="186" dir="0" index="2" bw="32" slack="1"/>
<pin id="187" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="sorting_value_V_addr_1/7 "/>
</bind>
</comp>

<comp id="190" class="1004" name="previous_sorting_fre_1_gep_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="192" dir="0" index="1" bw="1" slack="0"/>
<pin id="193" dir="0" index="2" bw="32" slack="1"/>
<pin id="194" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="previous_sorting_fre_1/7 "/>
</bind>
</comp>

<comp id="196" class="1004" name="grp_access_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="8" slack="0"/>
<pin id="198" dir="0" index="1" bw="32" slack="0"/>
<pin id="199" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="200" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln30/7 previous_sorting_fre_3/13 "/>
</bind>
</comp>

<comp id="203" class="1004" name="current_digit_V_addr_gep_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="4" slack="2147483647"/>
<pin id="205" dir="0" index="1" bw="1" slack="0"/>
<pin id="206" dir="0" index="2" bw="32" slack="2"/>
<pin id="207" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="current_digit_V_addr/8 "/>
</bind>
</comp>

<comp id="209" class="1004" name="grp_access_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="8" slack="0"/>
<pin id="211" dir="0" index="1" bw="4" slack="1"/>
<pin id="212" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="213" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln32/8 digit_V_1/12 "/>
</bind>
</comp>

<comp id="215" class="1004" name="digit_histogram_V_ad_1_gep_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="217" dir="0" index="1" bw="1" slack="0"/>
<pin id="218" dir="0" index="2" bw="4" slack="0"/>
<pin id="219" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="digit_histogram_V_ad_1/8 "/>
</bind>
</comp>

<comp id="222" class="1004" name="previous_sorting_val_1_gep_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="224" dir="0" index="1" bw="1" slack="0"/>
<pin id="225" dir="0" index="2" bw="32" slack="2"/>
<pin id="226" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="previous_sorting_val_1/8 "/>
</bind>
</comp>

<comp id="228" class="1004" name="grp_access_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="8" slack="0"/>
<pin id="230" dir="0" index="1" bw="32" slack="0"/>
<pin id="231" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="232" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln30/8 previous_sorting_val_3/13 "/>
</bind>
</comp>

<comp id="235" class="1004" name="digit_location_V_add_1_gep_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="237" dir="0" index="1" bw="1" slack="0"/>
<pin id="238" dir="0" index="2" bw="5" slack="0"/>
<pin id="239" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="digit_location_V_add_1/10 "/>
</bind>
</comp>

<comp id="242" class="1004" name="digit_histogram_V_ad_2_gep_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="244" dir="0" index="1" bw="1" slack="0"/>
<pin id="245" dir="0" index="2" bw="5" slack="0"/>
<pin id="246" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="digit_histogram_V_ad_2/10 "/>
</bind>
</comp>

<comp id="249" class="1004" name="digit_location_V_add_2_gep_fu_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="251" dir="0" index="1" bw="1" slack="0"/>
<pin id="252" dir="0" index="2" bw="5" slack="0"/>
<pin id="253" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="digit_location_V_add_2/11 "/>
</bind>
</comp>

<comp id="256" class="1004" name="current_digit_V_addr_1_gep_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="4" slack="2147483647"/>
<pin id="258" dir="0" index="1" bw="1" slack="0"/>
<pin id="259" dir="0" index="2" bw="32" slack="0"/>
<pin id="260" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="current_digit_V_addr_1/12 "/>
</bind>
</comp>

<comp id="263" class="1004" name="digit_location_V_add_3_gep_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="265" dir="0" index="1" bw="1" slack="0"/>
<pin id="266" dir="0" index="2" bw="4" slack="0"/>
<pin id="267" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="digit_location_V_add_3/13 "/>
</bind>
</comp>

<comp id="270" class="1004" name="previous_sorting_val_2_gep_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="272" dir="0" index="1" bw="1" slack="0"/>
<pin id="273" dir="0" index="2" bw="32" slack="1"/>
<pin id="274" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="previous_sorting_val_2/13 "/>
</bind>
</comp>

<comp id="277" class="1004" name="previous_sorting_fre_2_gep_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="279" dir="0" index="1" bw="1" slack="0"/>
<pin id="280" dir="0" index="2" bw="32" slack="1"/>
<pin id="281" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="previous_sorting_fre_2/13 "/>
</bind>
</comp>

<comp id="284" class="1004" name="sorting_value_V_addr_2_gep_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="286" dir="0" index="1" bw="1" slack="0"/>
<pin id="287" dir="0" index="2" bw="32" slack="0"/>
<pin id="288" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="sorting_value_V_addr_2/14 "/>
</bind>
</comp>

<comp id="292" class="1004" name="sorting_frequency_V_3_gep_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="294" dir="0" index="1" bw="1" slack="0"/>
<pin id="295" dir="0" index="2" bw="32" slack="0"/>
<pin id="296" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="sorting_frequency_V_3/14 "/>
</bind>
</comp>

<comp id="300" class="1004" name="out_value_V_addr_gep_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="32" slack="0"/>
<pin id="302" dir="0" index="1" bw="1" slack="0"/>
<pin id="303" dir="0" index="2" bw="32" slack="0"/>
<pin id="304" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="out_value_V_addr/14 "/>
</bind>
</comp>

<comp id="307" class="1004" name="store_ln30_access_fu_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="8" slack="0"/>
<pin id="309" dir="0" index="1" bw="32" slack="0"/>
<pin id="310" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="311" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln30/14 "/>
</bind>
</comp>

<comp id="314" class="1004" name="out_frequency_V_addr_gep_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="32" slack="0"/>
<pin id="316" dir="0" index="1" bw="1" slack="0"/>
<pin id="317" dir="0" index="2" bw="32" slack="0"/>
<pin id="318" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="out_frequency_V_addr/14 "/>
</bind>
</comp>

<comp id="321" class="1004" name="store_ln30_access_fu_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="8" slack="0"/>
<pin id="323" dir="0" index="1" bw="32" slack="0"/>
<pin id="324" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="325" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln30/14 "/>
</bind>
</comp>

<comp id="328" class="1005" name="j_0_reg_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="32" slack="1"/>
<pin id="330" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="j_0 (phireg) "/>
</bind>
</comp>

<comp id="332" class="1004" name="j_0_phi_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="32" slack="0"/>
<pin id="334" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="335" dir="0" index="2" bw="1" slack="1"/>
<pin id="336" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="337" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j_0/2 "/>
</bind>
</comp>

<comp id="339" class="1005" name="op2_assign_reg_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="6" slack="1"/>
<pin id="341" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="op2_assign (phireg) "/>
</bind>
</comp>

<comp id="343" class="1004" name="op2_assign_phi_fu_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="6" slack="1"/>
<pin id="345" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="346" dir="0" index="2" bw="1" slack="1"/>
<pin id="347" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="348" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="op2_assign/4 "/>
</bind>
</comp>

<comp id="351" class="1005" name="i_0_reg_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="5" slack="1"/>
<pin id="353" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="i_0 (phireg) "/>
</bind>
</comp>

<comp id="355" class="1004" name="i_0_phi_fu_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="1" slack="1"/>
<pin id="357" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="358" dir="0" index="2" bw="5" slack="0"/>
<pin id="359" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="360" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_0/5 "/>
</bind>
</comp>

<comp id="362" class="1005" name="j5_0_reg_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="32" slack="1"/>
<pin id="364" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="j5_0 (phireg) "/>
</bind>
</comp>

<comp id="366" class="1004" name="j5_0_phi_fu_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="32" slack="0"/>
<pin id="368" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="369" dir="0" index="2" bw="1" slack="1"/>
<pin id="370" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="371" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j5_0/6 "/>
</bind>
</comp>

<comp id="373" class="1005" name="i6_0_reg_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="5" slack="1"/>
<pin id="375" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="i6_0 (phireg) "/>
</bind>
</comp>

<comp id="377" class="1004" name="i6_0_phi_fu_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="1" slack="1"/>
<pin id="379" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="380" dir="0" index="2" bw="5" slack="1"/>
<pin id="381" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="382" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i6_0/10 "/>
</bind>
</comp>

<comp id="385" class="1005" name="j7_0_reg_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="32" slack="1"/>
<pin id="387" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="j7_0 (phireg) "/>
</bind>
</comp>

<comp id="389" class="1004" name="j7_0_phi_fu_389">
<pin_list>
<pin id="390" dir="0" index="0" bw="32" slack="0"/>
<pin id="391" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="392" dir="0" index="2" bw="1" slack="1"/>
<pin id="393" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="394" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j7_0/12 "/>
</bind>
</comp>

<comp id="396" class="1004" name="icmp_ln18_fu_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="32" slack="0"/>
<pin id="398" dir="0" index="1" bw="32" slack="1"/>
<pin id="399" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln18/2 "/>
</bind>
</comp>

<comp id="401" class="1004" name="j_fu_401">
<pin_list>
<pin id="402" dir="0" index="0" bw="32" slack="0"/>
<pin id="403" dir="0" index="1" bw="1" slack="0"/>
<pin id="404" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j/2 "/>
</bind>
</comp>

<comp id="407" class="1004" name="zext_ln19_fu_407">
<pin_list>
<pin id="408" dir="0" index="0" bw="32" slack="0"/>
<pin id="409" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln19/2 "/>
</bind>
</comp>

<comp id="413" class="1004" name="zext_ln23_fu_413">
<pin_list>
<pin id="414" dir="0" index="0" bw="6" slack="0"/>
<pin id="415" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln23/4 "/>
</bind>
</comp>

<comp id="417" class="1004" name="tmp_1_fu_417">
<pin_list>
<pin id="418" dir="0" index="0" bw="1" slack="0"/>
<pin id="419" dir="0" index="1" bw="6" slack="0"/>
<pin id="420" dir="0" index="2" bw="4" slack="0"/>
<pin id="421" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_1/4 "/>
</bind>
</comp>

<comp id="425" class="1004" name="icmp_ln25_fu_425">
<pin_list>
<pin id="426" dir="0" index="0" bw="5" slack="0"/>
<pin id="427" dir="0" index="1" bw="5" slack="0"/>
<pin id="428" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln25/5 "/>
</bind>
</comp>

<comp id="431" class="1004" name="i_fu_431">
<pin_list>
<pin id="432" dir="0" index="0" bw="5" slack="0"/>
<pin id="433" dir="0" index="1" bw="1" slack="0"/>
<pin id="434" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/5 "/>
</bind>
</comp>

<comp id="437" class="1004" name="zext_ln26_fu_437">
<pin_list>
<pin id="438" dir="0" index="0" bw="5" slack="0"/>
<pin id="439" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln26/5 "/>
</bind>
</comp>

<comp id="442" class="1004" name="icmp_ln30_fu_442">
<pin_list>
<pin id="443" dir="0" index="0" bw="32" slack="0"/>
<pin id="444" dir="0" index="1" bw="32" slack="4"/>
<pin id="445" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln30/6 "/>
</bind>
</comp>

<comp id="447" class="1004" name="j_1_fu_447">
<pin_list>
<pin id="448" dir="0" index="0" bw="32" slack="0"/>
<pin id="449" dir="0" index="1" bw="1" slack="0"/>
<pin id="450" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_1/6 "/>
</bind>
</comp>

<comp id="453" class="1004" name="zext_ln31_fu_453">
<pin_list>
<pin id="454" dir="0" index="0" bw="32" slack="0"/>
<pin id="455" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln31/6 "/>
</bind>
</comp>

<comp id="458" class="1004" name="lshr_ln1503_fu_458">
<pin_list>
<pin id="459" dir="0" index="0" bw="32" slack="0"/>
<pin id="460" dir="0" index="1" bw="6" slack="3"/>
<pin id="461" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln1503/7 "/>
</bind>
</comp>

<comp id="463" class="1004" name="digit_V_fu_463">
<pin_list>
<pin id="464" dir="0" index="0" bw="32" slack="0"/>
<pin id="465" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="digit_V/7 "/>
</bind>
</comp>

<comp id="467" class="1004" name="zext_ln544_fu_467">
<pin_list>
<pin id="468" dir="0" index="0" bw="4" slack="1"/>
<pin id="469" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln544/8 "/>
</bind>
</comp>

<comp id="471" class="1004" name="add_ln700_fu_471">
<pin_list>
<pin id="472" dir="0" index="0" bw="1" slack="0"/>
<pin id="473" dir="0" index="1" bw="32" slack="0"/>
<pin id="474" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln700/9 "/>
</bind>
</comp>

<comp id="478" class="1004" name="icmp_ln39_fu_478">
<pin_list>
<pin id="479" dir="0" index="0" bw="5" slack="0"/>
<pin id="480" dir="0" index="1" bw="5" slack="0"/>
<pin id="481" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln39/10 "/>
</bind>
</comp>

<comp id="484" class="1004" name="add_ln40_fu_484">
<pin_list>
<pin id="485" dir="0" index="0" bw="5" slack="0"/>
<pin id="486" dir="0" index="1" bw="1" slack="0"/>
<pin id="487" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln40/10 "/>
</bind>
</comp>

<comp id="490" class="1004" name="zext_ln40_1_fu_490">
<pin_list>
<pin id="491" dir="0" index="0" bw="5" slack="0"/>
<pin id="492" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln40_1/10 "/>
</bind>
</comp>

<comp id="496" class="1004" name="zext_ln40_fu_496">
<pin_list>
<pin id="497" dir="0" index="0" bw="5" slack="1"/>
<pin id="498" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln40/11 "/>
</bind>
</comp>

<comp id="501" class="1004" name="add_ln209_fu_501">
<pin_list>
<pin id="502" dir="0" index="0" bw="32" slack="0"/>
<pin id="503" dir="0" index="1" bw="32" slack="0"/>
<pin id="504" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln209/11 "/>
</bind>
</comp>

<comp id="508" class="1004" name="i_3_fu_508">
<pin_list>
<pin id="509" dir="0" index="0" bw="5" slack="1"/>
<pin id="510" dir="0" index="1" bw="1" slack="0"/>
<pin id="511" dir="1" index="2" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_3/11 "/>
</bind>
</comp>

<comp id="514" class="1004" name="icmp_ln43_fu_514">
<pin_list>
<pin id="515" dir="0" index="0" bw="32" slack="0"/>
<pin id="516" dir="0" index="1" bw="32" slack="6"/>
<pin id="517" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln43/12 "/>
</bind>
</comp>

<comp id="519" class="1004" name="j_2_fu_519">
<pin_list>
<pin id="520" dir="0" index="0" bw="32" slack="0"/>
<pin id="521" dir="0" index="1" bw="1" slack="0"/>
<pin id="522" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_2/12 "/>
</bind>
</comp>

<comp id="525" class="1004" name="zext_ln44_fu_525">
<pin_list>
<pin id="526" dir="0" index="0" bw="32" slack="0"/>
<pin id="527" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln44/12 "/>
</bind>
</comp>

<comp id="530" class="1004" name="shift_fu_530">
<pin_list>
<pin id="531" dir="0" index="0" bw="6" slack="4"/>
<pin id="532" dir="0" index="1" bw="4" slack="0"/>
<pin id="533" dir="1" index="2" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="shift/12 "/>
</bind>
</comp>

<comp id="536" class="1004" name="zext_ln544_3_fu_536">
<pin_list>
<pin id="537" dir="0" index="0" bw="4" slack="0"/>
<pin id="538" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln544_3/13 "/>
</bind>
</comp>

<comp id="541" class="1004" name="zext_ln544_4_fu_541">
<pin_list>
<pin id="542" dir="0" index="0" bw="32" slack="0"/>
<pin id="543" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln544_4/14 "/>
</bind>
</comp>

<comp id="549" class="1004" name="add_ln700_3_fu_549">
<pin_list>
<pin id="550" dir="0" index="0" bw="32" slack="0"/>
<pin id="551" dir="0" index="1" bw="1" slack="0"/>
<pin id="552" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln700_3/14 "/>
</bind>
</comp>

<comp id="556" class="1005" name="num_symbols_read_reg_556">
<pin_list>
<pin id="557" dir="0" index="0" bw="32" slack="1"/>
<pin id="558" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="num_symbols_read "/>
</bind>
</comp>

<comp id="566" class="1005" name="j_reg_566">
<pin_list>
<pin id="567" dir="0" index="0" bw="32" slack="0"/>
<pin id="568" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="571" class="1005" name="zext_ln19_reg_571">
<pin_list>
<pin id="572" dir="0" index="0" bw="64" slack="1"/>
<pin id="573" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln19 "/>
</bind>
</comp>

<comp id="577" class="1005" name="in_value_V_addr_reg_577">
<pin_list>
<pin id="578" dir="0" index="0" bw="8" slack="1"/>
<pin id="579" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="in_value_V_addr "/>
</bind>
</comp>

<comp id="582" class="1005" name="in_frequency_V_addr_reg_582">
<pin_list>
<pin id="583" dir="0" index="0" bw="8" slack="1"/>
<pin id="584" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="in_frequency_V_addr "/>
</bind>
</comp>

<comp id="587" class="1005" name="digit_location_V_add_reg_587">
<pin_list>
<pin id="588" dir="0" index="0" bw="4" slack="3"/>
<pin id="589" dir="1" index="1" bw="4" slack="3"/>
</pin_list>
<bind>
<opset="digit_location_V_add "/>
</bind>
</comp>

<comp id="592" class="1005" name="zext_ln23_reg_592">
<pin_list>
<pin id="593" dir="0" index="0" bw="32" slack="3"/>
<pin id="594" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="zext_ln23 "/>
</bind>
</comp>

<comp id="603" class="1005" name="i_reg_603">
<pin_list>
<pin id="604" dir="0" index="0" bw="5" slack="0"/>
<pin id="605" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="611" class="1005" name="j_1_reg_611">
<pin_list>
<pin id="612" dir="0" index="0" bw="32" slack="0"/>
<pin id="613" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="j_1 "/>
</bind>
</comp>

<comp id="616" class="1005" name="zext_ln31_reg_616">
<pin_list>
<pin id="617" dir="0" index="0" bw="64" slack="1"/>
<pin id="618" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln31 "/>
</bind>
</comp>

<comp id="624" class="1005" name="sorting_frequency_V_1_reg_624">
<pin_list>
<pin id="625" dir="0" index="0" bw="8" slack="1"/>
<pin id="626" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="sorting_frequency_V_1 "/>
</bind>
</comp>

<comp id="629" class="1005" name="digit_V_reg_629">
<pin_list>
<pin id="630" dir="0" index="0" bw="4" slack="1"/>
<pin id="631" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="digit_V "/>
</bind>
</comp>

<comp id="635" class="1005" name="sorting_value_V_addr_1_reg_635">
<pin_list>
<pin id="636" dir="0" index="0" bw="8" slack="1"/>
<pin id="637" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="sorting_value_V_addr_1 "/>
</bind>
</comp>

<comp id="640" class="1005" name="digit_histogram_V_ad_1_reg_640">
<pin_list>
<pin id="641" dir="0" index="0" bw="4" slack="1"/>
<pin id="642" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="digit_histogram_V_ad_1 "/>
</bind>
</comp>

<comp id="648" class="1005" name="digit_location_V_add_1_reg_648">
<pin_list>
<pin id="649" dir="0" index="0" bw="4" slack="1"/>
<pin id="650" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="digit_location_V_add_1 "/>
</bind>
</comp>

<comp id="653" class="1005" name="digit_histogram_V_ad_2_reg_653">
<pin_list>
<pin id="654" dir="0" index="0" bw="4" slack="1"/>
<pin id="655" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="digit_histogram_V_ad_2 "/>
</bind>
</comp>

<comp id="658" class="1005" name="i_3_reg_658">
<pin_list>
<pin id="659" dir="0" index="0" bw="5" slack="1"/>
<pin id="660" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="i_3 "/>
</bind>
</comp>

<comp id="666" class="1005" name="j_2_reg_666">
<pin_list>
<pin id="667" dir="0" index="0" bw="32" slack="0"/>
<pin id="668" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="j_2 "/>
</bind>
</comp>

<comp id="671" class="1005" name="zext_ln44_reg_671">
<pin_list>
<pin id="672" dir="0" index="0" bw="64" slack="1"/>
<pin id="673" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln44 "/>
</bind>
</comp>

<comp id="677" class="1005" name="current_digit_V_addr_1_reg_677">
<pin_list>
<pin id="678" dir="0" index="0" bw="8" slack="1"/>
<pin id="679" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="current_digit_V_addr_1 "/>
</bind>
</comp>

<comp id="682" class="1005" name="shift_reg_682">
<pin_list>
<pin id="683" dir="0" index="0" bw="6" slack="1"/>
<pin id="684" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="shift "/>
</bind>
</comp>

<comp id="687" class="1005" name="digit_location_V_add_3_reg_687">
<pin_list>
<pin id="688" dir="0" index="0" bw="4" slack="1"/>
<pin id="689" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="digit_location_V_add_3 "/>
</bind>
</comp>

<comp id="692" class="1005" name="previous_sorting_val_2_reg_692">
<pin_list>
<pin id="693" dir="0" index="0" bw="8" slack="1"/>
<pin id="694" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="previous_sorting_val_2 "/>
</bind>
</comp>

<comp id="697" class="1005" name="previous_sorting_fre_2_reg_697">
<pin_list>
<pin id="698" dir="0" index="0" bw="8" slack="1"/>
<pin id="699" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="previous_sorting_fre_2 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="67"><net_src comp="12" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="71"><net_src comp="12" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="75"><net_src comp="12" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="79"><net_src comp="12" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="83"><net_src comp="12" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="87"><net_src comp="12" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="91"><net_src comp="12" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="96"><net_src comp="10" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="97"><net_src comp="4" pin="0"/><net_sink comp="92" pin=1"/></net>

<net id="103"><net_src comp="0" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="104"><net_src comp="18" pin="0"/><net_sink comp="98" pin=1"/></net>

<net id="110"><net_src comp="98" pin="3"/><net_sink comp="105" pin=0"/></net>

<net id="116"><net_src comp="2" pin="0"/><net_sink comp="111" pin=0"/></net>

<net id="117"><net_src comp="18" pin="0"/><net_sink comp="111" pin=1"/></net>

<net id="123"><net_src comp="111" pin="3"/><net_sink comp="118" pin=0"/></net>

<net id="129"><net_src comp="18" pin="0"/><net_sink comp="124" pin=1"/></net>

<net id="130"><net_src comp="18" pin="0"/><net_sink comp="124" pin=2"/></net>

<net id="136"><net_src comp="18" pin="0"/><net_sink comp="131" pin=1"/></net>

<net id="142"><net_src comp="105" pin="3"/><net_sink comp="137" pin=1"/></net>

<net id="143"><net_src comp="131" pin="3"/><net_sink comp="137" pin=0"/></net>

<net id="149"><net_src comp="18" pin="0"/><net_sink comp="144" pin=1"/></net>

<net id="155"><net_src comp="118" pin="3"/><net_sink comp="150" pin=1"/></net>

<net id="156"><net_src comp="144" pin="3"/><net_sink comp="150" pin=0"/></net>

<net id="162"><net_src comp="18" pin="0"/><net_sink comp="157" pin=1"/></net>

<net id="168"><net_src comp="14" pin="0"/><net_sink comp="163" pin=1"/></net>

<net id="169"><net_src comp="157" pin="3"/><net_sink comp="163" pin=0"/></net>

<net id="175"><net_src comp="18" pin="0"/><net_sink comp="170" pin=1"/></net>

<net id="176"><net_src comp="170" pin="3"/><net_sink comp="150" pin=0"/></net>

<net id="182"><net_src comp="14" pin="0"/><net_sink comp="177" pin=1"/></net>

<net id="188"><net_src comp="18" pin="0"/><net_sink comp="183" pin=1"/></net>

<net id="189"><net_src comp="183" pin="3"/><net_sink comp="137" pin=0"/></net>

<net id="195"><net_src comp="18" pin="0"/><net_sink comp="190" pin=1"/></net>

<net id="201"><net_src comp="150" pin="3"/><net_sink comp="196" pin=1"/></net>

<net id="202"><net_src comp="190" pin="3"/><net_sink comp="196" pin=0"/></net>

<net id="208"><net_src comp="18" pin="0"/><net_sink comp="203" pin=1"/></net>

<net id="214"><net_src comp="203" pin="3"/><net_sink comp="209" pin=0"/></net>

<net id="220"><net_src comp="18" pin="0"/><net_sink comp="215" pin=1"/></net>

<net id="221"><net_src comp="215" pin="3"/><net_sink comp="163" pin=0"/></net>

<net id="227"><net_src comp="18" pin="0"/><net_sink comp="222" pin=1"/></net>

<net id="233"><net_src comp="137" pin="3"/><net_sink comp="228" pin=1"/></net>

<net id="234"><net_src comp="222" pin="3"/><net_sink comp="228" pin=0"/></net>

<net id="240"><net_src comp="18" pin="0"/><net_sink comp="235" pin=1"/></net>

<net id="241"><net_src comp="235" pin="3"/><net_sink comp="177" pin=0"/></net>

<net id="247"><net_src comp="18" pin="0"/><net_sink comp="242" pin=1"/></net>

<net id="248"><net_src comp="242" pin="3"/><net_sink comp="163" pin=0"/></net>

<net id="254"><net_src comp="18" pin="0"/><net_sink comp="249" pin=1"/></net>

<net id="255"><net_src comp="249" pin="3"/><net_sink comp="177" pin=0"/></net>

<net id="261"><net_src comp="18" pin="0"/><net_sink comp="256" pin=1"/></net>

<net id="262"><net_src comp="256" pin="3"/><net_sink comp="209" pin=0"/></net>

<net id="268"><net_src comp="18" pin="0"/><net_sink comp="263" pin=1"/></net>

<net id="269"><net_src comp="263" pin="3"/><net_sink comp="177" pin=0"/></net>

<net id="275"><net_src comp="18" pin="0"/><net_sink comp="270" pin=1"/></net>

<net id="276"><net_src comp="270" pin="3"/><net_sink comp="228" pin=0"/></net>

<net id="282"><net_src comp="18" pin="0"/><net_sink comp="277" pin=1"/></net>

<net id="283"><net_src comp="277" pin="3"/><net_sink comp="196" pin=0"/></net>

<net id="289"><net_src comp="18" pin="0"/><net_sink comp="284" pin=1"/></net>

<net id="290"><net_src comp="228" pin="3"/><net_sink comp="137" pin=1"/></net>

<net id="291"><net_src comp="284" pin="3"/><net_sink comp="137" pin=0"/></net>

<net id="297"><net_src comp="18" pin="0"/><net_sink comp="292" pin=1"/></net>

<net id="298"><net_src comp="196" pin="3"/><net_sink comp="150" pin=1"/></net>

<net id="299"><net_src comp="292" pin="3"/><net_sink comp="150" pin=0"/></net>

<net id="305"><net_src comp="6" pin="0"/><net_sink comp="300" pin=0"/></net>

<net id="306"><net_src comp="18" pin="0"/><net_sink comp="300" pin=1"/></net>

<net id="312"><net_src comp="228" pin="3"/><net_sink comp="307" pin=1"/></net>

<net id="313"><net_src comp="300" pin="3"/><net_sink comp="307" pin=0"/></net>

<net id="319"><net_src comp="8" pin="0"/><net_sink comp="314" pin=0"/></net>

<net id="320"><net_src comp="18" pin="0"/><net_sink comp="314" pin=1"/></net>

<net id="326"><net_src comp="196" pin="3"/><net_sink comp="321" pin=1"/></net>

<net id="327"><net_src comp="314" pin="3"/><net_sink comp="321" pin=0"/></net>

<net id="331"><net_src comp="14" pin="0"/><net_sink comp="328" pin=0"/></net>

<net id="338"><net_src comp="328" pin="1"/><net_sink comp="332" pin=2"/></net>

<net id="342"><net_src comp="28" pin="0"/><net_sink comp="339" pin=0"/></net>

<net id="349"><net_src comp="339" pin="1"/><net_sink comp="343" pin=2"/></net>

<net id="350"><net_src comp="343" pin="4"/><net_sink comp="339" pin=0"/></net>

<net id="354"><net_src comp="40" pin="0"/><net_sink comp="351" pin=0"/></net>

<net id="361"><net_src comp="351" pin="1"/><net_sink comp="355" pin=0"/></net>

<net id="365"><net_src comp="14" pin="0"/><net_sink comp="362" pin=0"/></net>

<net id="372"><net_src comp="362" pin="1"/><net_sink comp="366" pin=2"/></net>

<net id="376"><net_src comp="46" pin="0"/><net_sink comp="373" pin=0"/></net>

<net id="383"><net_src comp="373" pin="1"/><net_sink comp="377" pin=0"/></net>

<net id="384"><net_src comp="377" pin="4"/><net_sink comp="373" pin=0"/></net>

<net id="388"><net_src comp="14" pin="0"/><net_sink comp="385" pin=0"/></net>

<net id="395"><net_src comp="385" pin="1"/><net_sink comp="389" pin=2"/></net>

<net id="400"><net_src comp="332" pin="4"/><net_sink comp="396" pin=0"/></net>

<net id="405"><net_src comp="332" pin="4"/><net_sink comp="401" pin=0"/></net>

<net id="406"><net_src comp="22" pin="0"/><net_sink comp="401" pin=1"/></net>

<net id="410"><net_src comp="332" pin="4"/><net_sink comp="407" pin=0"/></net>

<net id="411"><net_src comp="407" pin="1"/><net_sink comp="98" pin=2"/></net>

<net id="412"><net_src comp="407" pin="1"/><net_sink comp="111" pin=2"/></net>

<net id="416"><net_src comp="343" pin="4"/><net_sink comp="413" pin=0"/></net>

<net id="422"><net_src comp="30" pin="0"/><net_sink comp="417" pin=0"/></net>

<net id="423"><net_src comp="343" pin="4"/><net_sink comp="417" pin=1"/></net>

<net id="424"><net_src comp="32" pin="0"/><net_sink comp="417" pin=2"/></net>

<net id="429"><net_src comp="355" pin="4"/><net_sink comp="425" pin=0"/></net>

<net id="430"><net_src comp="42" pin="0"/><net_sink comp="425" pin=1"/></net>

<net id="435"><net_src comp="355" pin="4"/><net_sink comp="431" pin=0"/></net>

<net id="436"><net_src comp="46" pin="0"/><net_sink comp="431" pin=1"/></net>

<net id="440"><net_src comp="355" pin="4"/><net_sink comp="437" pin=0"/></net>

<net id="441"><net_src comp="437" pin="1"/><net_sink comp="157" pin=2"/></net>

<net id="446"><net_src comp="366" pin="4"/><net_sink comp="442" pin=0"/></net>

<net id="451"><net_src comp="366" pin="4"/><net_sink comp="447" pin=0"/></net>

<net id="452"><net_src comp="22" pin="0"/><net_sink comp="447" pin=1"/></net>

<net id="456"><net_src comp="366" pin="4"/><net_sink comp="453" pin=0"/></net>

<net id="457"><net_src comp="453" pin="1"/><net_sink comp="170" pin=2"/></net>

<net id="462"><net_src comp="150" pin="3"/><net_sink comp="458" pin=0"/></net>

<net id="466"><net_src comp="458" pin="2"/><net_sink comp="463" pin=0"/></net>

<net id="470"><net_src comp="467" pin="1"/><net_sink comp="215" pin=2"/></net>

<net id="475"><net_src comp="22" pin="0"/><net_sink comp="471" pin=0"/></net>

<net id="476"><net_src comp="163" pin="3"/><net_sink comp="471" pin=1"/></net>

<net id="477"><net_src comp="471" pin="2"/><net_sink comp="163" pin=1"/></net>

<net id="482"><net_src comp="377" pin="4"/><net_sink comp="478" pin=0"/></net>

<net id="483"><net_src comp="42" pin="0"/><net_sink comp="478" pin=1"/></net>

<net id="488"><net_src comp="377" pin="4"/><net_sink comp="484" pin=0"/></net>

<net id="489"><net_src comp="54" pin="0"/><net_sink comp="484" pin=1"/></net>

<net id="493"><net_src comp="484" pin="2"/><net_sink comp="490" pin=0"/></net>

<net id="494"><net_src comp="490" pin="1"/><net_sink comp="235" pin=2"/></net>

<net id="495"><net_src comp="490" pin="1"/><net_sink comp="242" pin=2"/></net>

<net id="499"><net_src comp="373" pin="1"/><net_sink comp="496" pin=0"/></net>

<net id="500"><net_src comp="496" pin="1"/><net_sink comp="249" pin=2"/></net>

<net id="505"><net_src comp="177" pin="3"/><net_sink comp="501" pin=0"/></net>

<net id="506"><net_src comp="163" pin="3"/><net_sink comp="501" pin=1"/></net>

<net id="507"><net_src comp="501" pin="2"/><net_sink comp="177" pin=1"/></net>

<net id="512"><net_src comp="373" pin="1"/><net_sink comp="508" pin=0"/></net>

<net id="513"><net_src comp="46" pin="0"/><net_sink comp="508" pin=1"/></net>

<net id="518"><net_src comp="389" pin="4"/><net_sink comp="514" pin=0"/></net>

<net id="523"><net_src comp="389" pin="4"/><net_sink comp="519" pin=0"/></net>

<net id="524"><net_src comp="22" pin="0"/><net_sink comp="519" pin=1"/></net>

<net id="528"><net_src comp="389" pin="4"/><net_sink comp="525" pin=0"/></net>

<net id="529"><net_src comp="525" pin="1"/><net_sink comp="256" pin=2"/></net>

<net id="534"><net_src comp="339" pin="1"/><net_sink comp="530" pin=0"/></net>

<net id="535"><net_src comp="60" pin="0"/><net_sink comp="530" pin=1"/></net>

<net id="539"><net_src comp="209" pin="3"/><net_sink comp="536" pin=0"/></net>

<net id="540"><net_src comp="536" pin="1"/><net_sink comp="263" pin=2"/></net>

<net id="544"><net_src comp="177" pin="3"/><net_sink comp="541" pin=0"/></net>

<net id="545"><net_src comp="541" pin="1"/><net_sink comp="284" pin=2"/></net>

<net id="546"><net_src comp="541" pin="1"/><net_sink comp="292" pin=2"/></net>

<net id="547"><net_src comp="541" pin="1"/><net_sink comp="300" pin=2"/></net>

<net id="548"><net_src comp="541" pin="1"/><net_sink comp="314" pin=2"/></net>

<net id="553"><net_src comp="177" pin="3"/><net_sink comp="549" pin=0"/></net>

<net id="554"><net_src comp="22" pin="0"/><net_sink comp="549" pin=1"/></net>

<net id="555"><net_src comp="549" pin="2"/><net_sink comp="177" pin=1"/></net>

<net id="559"><net_src comp="92" pin="2"/><net_sink comp="556" pin=0"/></net>

<net id="560"><net_src comp="556" pin="1"/><net_sink comp="396" pin=1"/></net>

<net id="561"><net_src comp="556" pin="1"/><net_sink comp="442" pin=1"/></net>

<net id="562"><net_src comp="556" pin="1"/><net_sink comp="514" pin=1"/></net>

<net id="569"><net_src comp="401" pin="2"/><net_sink comp="566" pin=0"/></net>

<net id="570"><net_src comp="566" pin="1"/><net_sink comp="332" pin=0"/></net>

<net id="574"><net_src comp="407" pin="1"/><net_sink comp="571" pin=0"/></net>

<net id="575"><net_src comp="571" pin="1"/><net_sink comp="131" pin=2"/></net>

<net id="576"><net_src comp="571" pin="1"/><net_sink comp="144" pin=2"/></net>

<net id="580"><net_src comp="98" pin="3"/><net_sink comp="577" pin=0"/></net>

<net id="581"><net_src comp="577" pin="1"/><net_sink comp="105" pin=0"/></net>

<net id="585"><net_src comp="111" pin="3"/><net_sink comp="582" pin=0"/></net>

<net id="586"><net_src comp="582" pin="1"/><net_sink comp="118" pin=0"/></net>

<net id="590"><net_src comp="124" pin="3"/><net_sink comp="587" pin=0"/></net>

<net id="591"><net_src comp="587" pin="1"/><net_sink comp="177" pin=0"/></net>

<net id="595"><net_src comp="413" pin="1"/><net_sink comp="592" pin=0"/></net>

<net id="596"><net_src comp="592" pin="1"/><net_sink comp="458" pin=1"/></net>

<net id="606"><net_src comp="431" pin="2"/><net_sink comp="603" pin=0"/></net>

<net id="607"><net_src comp="603" pin="1"/><net_sink comp="355" pin=2"/></net>

<net id="614"><net_src comp="447" pin="2"/><net_sink comp="611" pin=0"/></net>

<net id="615"><net_src comp="611" pin="1"/><net_sink comp="366" pin=0"/></net>

<net id="619"><net_src comp="453" pin="1"/><net_sink comp="616" pin=0"/></net>

<net id="620"><net_src comp="616" pin="1"/><net_sink comp="183" pin=2"/></net>

<net id="621"><net_src comp="616" pin="1"/><net_sink comp="190" pin=2"/></net>

<net id="622"><net_src comp="616" pin="1"/><net_sink comp="203" pin=2"/></net>

<net id="623"><net_src comp="616" pin="1"/><net_sink comp="222" pin=2"/></net>

<net id="627"><net_src comp="170" pin="3"/><net_sink comp="624" pin=0"/></net>

<net id="628"><net_src comp="624" pin="1"/><net_sink comp="150" pin=0"/></net>

<net id="632"><net_src comp="463" pin="1"/><net_sink comp="629" pin=0"/></net>

<net id="633"><net_src comp="629" pin="1"/><net_sink comp="209" pin=1"/></net>

<net id="634"><net_src comp="629" pin="1"/><net_sink comp="467" pin=0"/></net>

<net id="638"><net_src comp="183" pin="3"/><net_sink comp="635" pin=0"/></net>

<net id="639"><net_src comp="635" pin="1"/><net_sink comp="137" pin=0"/></net>

<net id="643"><net_src comp="215" pin="3"/><net_sink comp="640" pin=0"/></net>

<net id="644"><net_src comp="640" pin="1"/><net_sink comp="163" pin=0"/></net>

<net id="651"><net_src comp="235" pin="3"/><net_sink comp="648" pin=0"/></net>

<net id="652"><net_src comp="648" pin="1"/><net_sink comp="177" pin=0"/></net>

<net id="656"><net_src comp="242" pin="3"/><net_sink comp="653" pin=0"/></net>

<net id="657"><net_src comp="653" pin="1"/><net_sink comp="163" pin=0"/></net>

<net id="661"><net_src comp="508" pin="2"/><net_sink comp="658" pin=0"/></net>

<net id="662"><net_src comp="658" pin="1"/><net_sink comp="377" pin=2"/></net>

<net id="669"><net_src comp="519" pin="2"/><net_sink comp="666" pin=0"/></net>

<net id="670"><net_src comp="666" pin="1"/><net_sink comp="389" pin=0"/></net>

<net id="674"><net_src comp="525" pin="1"/><net_sink comp="671" pin=0"/></net>

<net id="675"><net_src comp="671" pin="1"/><net_sink comp="270" pin=2"/></net>

<net id="676"><net_src comp="671" pin="1"/><net_sink comp="277" pin=2"/></net>

<net id="680"><net_src comp="256" pin="3"/><net_sink comp="677" pin=0"/></net>

<net id="681"><net_src comp="677" pin="1"/><net_sink comp="209" pin=0"/></net>

<net id="685"><net_src comp="530" pin="2"/><net_sink comp="682" pin=0"/></net>

<net id="686"><net_src comp="682" pin="1"/><net_sink comp="343" pin=0"/></net>

<net id="690"><net_src comp="263" pin="3"/><net_sink comp="687" pin=0"/></net>

<net id="691"><net_src comp="687" pin="1"/><net_sink comp="177" pin=0"/></net>

<net id="695"><net_src comp="270" pin="3"/><net_sink comp="692" pin=0"/></net>

<net id="696"><net_src comp="692" pin="1"/><net_sink comp="228" pin=0"/></net>

<net id="700"><net_src comp="277" pin="3"/><net_sink comp="697" pin=0"/></net>

<net id="701"><net_src comp="697" pin="1"/><net_sink comp="196" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: out_value_V | {14 }
	Port: out_frequency_V | {14 }
 - Input state : 
	Port: sort : in_value_V | {2 3 }
	Port: sort : in_frequency_V | {2 3 }
	Port: sort : num_symbols | {1 }
  - Chain level:
	State 1
	State 2
		icmp_ln18 : 1
		j : 1
		br_ln18 : 2
		zext_ln19 : 1
		in_value_V_addr : 2
		in_value_V_load : 3
		in_frequency_V_addr : 2
		in_frequency_V_load : 3
	State 3
		store_ln30 : 1
		store_ln30 : 1
	State 4
		zext_ln23 : 1
		tmp_1 : 1
		br_ln23 : 2
	State 5
		icmp_ln25 : 1
		i : 1
		br_ln25 : 2
		zext_ln26 : 1
		digit_histogram_V_ad : 2
		store_ln26 : 3
	State 6
		icmp_ln30 : 1
		j_1 : 1
		br_ln30 : 2
		zext_ln31 : 1
		sorting_frequency_V_1 : 2
		sorting_frequency_V_2 : 3
	State 7
		lshr_ln1503 : 1
		digit_V : 2
		sorting_value_V_load : 1
		store_ln30 : 1
	State 8
		store_ln32 : 1
		digit_histogram_V_ad_1 : 1
		t_V : 2
		store_ln30 : 1
	State 9
		add_ln700 : 1
		store_ln33 : 2
	State 10
		icmp_ln39 : 1
		br_ln39 : 2
		add_ln40 : 1
		zext_ln40_1 : 2
		digit_location_V_add_1 : 3
		digit_location_V_loa : 4
		digit_histogram_V_ad_2 : 3
		digit_histogram_V_lo : 4
	State 11
		add_ln209 : 1
		digit_location_V_add_2 : 1
		store_ln40 : 2
	State 12
		icmp_ln43 : 1
		j_2 : 1
		br_ln43 : 2
		zext_ln44 : 1
		current_digit_V_addr_1 : 2
		digit_V_1 : 3
	State 13
		zext_ln544_3 : 1
		digit_location_V_add_3 : 2
		t_V_2 : 3
		previous_sorting_val_3 : 1
		previous_sorting_fre_3 : 1
	State 14
		zext_ln544_4 : 1
		sorting_value_V_addr_2 : 2
		store_ln30 : 3
		sorting_frequency_V_3 : 2
		store_ln30 : 3
		out_value_V_addr : 2
		store_ln30 : 3
		out_frequency_V_addr : 2
		store_ln30 : 3
		add_ln700_3 : 1
		store_ln47 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------|---------|---------|
| Operation|       Functional Unit       |    FF   |   LUT   |
|----------|-----------------------------|---------|---------|
|          |           j_fu_401          |    0    |    39   |
|          |           i_fu_431          |    0    |    15   |
|          |          j_1_fu_447         |    0    |    39   |
|          |       add_ln700_fu_471      |    0    |    39   |
|    add   |       add_ln40_fu_484       |    0    |    15   |
|          |       add_ln209_fu_501      |    0    |    39   |
|          |          i_3_fu_508         |    0    |    15   |
|          |          j_2_fu_519         |    0    |    39   |
|          |         shift_fu_530        |    0    |    15   |
|          |      add_ln700_3_fu_549     |    0    |    39   |
|----------|-----------------------------|---------|---------|
|   lshr   |      lshr_ln1503_fu_458     |    0    |   101   |
|----------|-----------------------------|---------|---------|
|          |       icmp_ln18_fu_396      |    0    |    18   |
|          |       icmp_ln25_fu_425      |    0    |    11   |
|   icmp   |       icmp_ln30_fu_442      |    0    |    18   |
|          |       icmp_ln39_fu_478      |    0    |    11   |
|          |       icmp_ln43_fu_514      |    0    |    18   |
|----------|-----------------------------|---------|---------|
|   read   | num_symbols_read_read_fu_92 |    0    |    0    |
|----------|-----------------------------|---------|---------|
|          |       zext_ln19_fu_407      |    0    |    0    |
|          |       zext_ln23_fu_413      |    0    |    0    |
|          |       zext_ln26_fu_437      |    0    |    0    |
|          |       zext_ln31_fu_453      |    0    |    0    |
|   zext   |      zext_ln544_fu_467      |    0    |    0    |
|          |      zext_ln40_1_fu_490     |    0    |    0    |
|          |       zext_ln40_fu_496      |    0    |    0    |
|          |       zext_ln44_fu_525      |    0    |    0    |
|          |     zext_ln544_3_fu_536     |    0    |    0    |
|          |     zext_ln544_4_fu_541     |    0    |    0    |
|----------|-----------------------------|---------|---------|
| bitselect|         tmp_1_fu_417        |    0    |    0    |
|----------|-----------------------------|---------|---------|
|   trunc  |        digit_V_fu_463       |    0    |    0    |
|----------|-----------------------------|---------|---------|
|   Total  |                             |    0    |   471   |
|----------|-----------------------------|---------|---------|

Memories:
+--------------------+--------+--------+--------+--------+
|                    |  BRAM  |   FF   |   LUT  |  URAM  |
+--------------------+--------+--------+--------+--------+
|   current_digit_V  |    1   |    0   |    0   |    0   |
|  digit_histogram_V |    0   |   64   |    8   |    0   |
|  digit_location_V  |    0   |   64   |    8   |    0   |
|previous_sorting_fre|    1   |    0   |    0   |    0   |
|previous_sorting_val|    1   |    0   |    0   |    0   |
| sorting_frequency_V|    1   |    0   |    0   |    0   |
|   sorting_value_V  |    1   |    0   |    0   |    0   |
+--------------------+--------+--------+--------+--------+
|        Total       |    5   |   128  |   16   |    0   |
+--------------------+--------+--------+--------+--------+

* Register list:
+------------------------------+--------+
|                              |   FF   |
+------------------------------+--------+
|current_digit_V_addr_1_reg_677|    8   |
|        digit_V_reg_629       |    4   |
|digit_histogram_V_ad_1_reg_640|    4   |
|digit_histogram_V_ad_2_reg_653|    4   |
|digit_location_V_add_1_reg_648|    4   |
|digit_location_V_add_3_reg_687|    4   |
| digit_location_V_add_reg_587 |    4   |
|         i6_0_reg_373         |    5   |
|          i_0_reg_351         |    5   |
|          i_3_reg_658         |    5   |
|           i_reg_603          |    5   |
|  in_frequency_V_addr_reg_582 |    8   |
|    in_value_V_addr_reg_577   |    8   |
|         j5_0_reg_362         |   32   |
|         j7_0_reg_385         |   32   |
|          j_0_reg_328         |   32   |
|          j_1_reg_611         |   32   |
|          j_2_reg_666         |   32   |
|           j_reg_566          |   32   |
|   num_symbols_read_reg_556   |   32   |
|      op2_assign_reg_339      |    6   |
|previous_sorting_fre_2_reg_697|    8   |
|previous_sorting_val_2_reg_692|    8   |
|         shift_reg_682        |    6   |
| sorting_frequency_V_1_reg_624|    8   |
|sorting_value_V_addr_1_reg_635|    8   |
|       zext_ln19_reg_571      |   64   |
|       zext_ln23_reg_592      |   32   |
|       zext_ln31_reg_616      |   64   |
|       zext_ln44_reg_671      |   64   |
+------------------------------+--------+
|             Total            |   560  |
+------------------------------+--------+

* Multiplexer (MUX) list: 
|--------------------|------|------|------|--------||---------||---------|
|        Comp        |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|--------------------|------|------|------|--------||---------||---------|
|  grp_access_fu_105 |  p0  |   2  |   8  |   16   ||    9    |
|  grp_access_fu_118 |  p0  |   2  |   8  |   16   ||    9    |
|  grp_access_fu_137 |  p0  |   4  |   8  |   32   ||    21   |
|  grp_access_fu_137 |  p1  |   2  |  32  |   64   ||    9    |
|  grp_access_fu_150 |  p0  |   4  |   8  |   32   ||    21   |
|  grp_access_fu_150 |  p1  |   2  |  32  |   64   ||    9    |
|  grp_access_fu_163 |  p0  |   5  |   4  |   20   ||    27   |
|  grp_access_fu_163 |  p1  |   2  |  32  |   64   ||    9    |
|  grp_access_fu_177 |  p0  |   6  |   4  |   24   ||    33   |
|  grp_access_fu_177 |  p1  |   3  |  32  |   96   ||    15   |
|  grp_access_fu_196 |  p0  |   3  |   8  |   24   ||    15   |
|  grp_access_fu_209 |  p0  |   3  |   8  |   24   ||    15   |
|  grp_access_fu_228 |  p0  |   3  |   8  |   24   ||    15   |
| op2_assign_reg_339 |  p0  |   2  |   6  |   12   ||    9    |
|    i6_0_reg_373    |  p0  |   2  |   5  |   10   ||    9    |
|--------------------|------|------|------|--------||---------||---------|
|        Total       |      |      |      |   522  || 27.2212 ||   225   |
|--------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    -   |    -   |    0   |   471  |    -   |
|   Memory  |    5   |    -   |   128  |   16   |    0   |
|Multiplexer|    -   |   27   |    -   |   225  |    -   |
|  Register |    -   |    -   |   560  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |    5   |   27   |   688  |   712  |    0   |
+-----------+--------+--------+--------+--------+--------+
