<?xml version="1.0" encoding="UTF-8"?>
<vivadoHLSLog:LogRoot xmlns:vivadoHLSLog="www.xilinx.com/vivadoHLSLog">
  <errorLogs>
    <logs>
      <synLog/>
      <simLog/>
      <mgLog/>
      <packageLog/>
      <csimLog/>
    </logs>
  </errorLogs>
  <warningLogs>
    <logs>
      <synLog>
        <logs message="WARNING: [SCHED 204-21] The critical path in module 'matrix_multiply_alt2' consists of the following:&#xD;&#xA;&#x9;'fadd' operation ('tmp', C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:335) [64]  (3.38 ns)&#xD;&#xA;&#x9;'store' operation ('C_addr_write_ln335', C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:335) of variable 'tmp', C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:335 on array 'C' [70]  (1.43 ns)" projectName="proj_matrix_multiply" solutionName="solution1" date="2021-07-14T11:34:17.719-0300" type="Warning"/>
        <logs message="WARNING: [SCHED 204-21] Estimated clock period (4.808ns) exceeds the target (target clock period: 4ns, clock uncertainty: 0.5ns, effective delay budget: 3.5ns)." projectName="proj_matrix_multiply" solutionName="solution1" date="2021-07-14T11:34:17.688-0300" type="Warning"/>
        <logs message="WARNING: [XFORM 203-631] Renaming function 'hls::matrix_multiply_alt2&lt;hls::NoTranspose, hls::NoTranspose, 3, 3, 3, 3, 3, 3, hls::matrix_multiply_traits&lt;hls::NoTranspose, hls::NoTranspose, 3, 3, 3, 3, float, float>, float, float>' to 'matrix_multiply_alt2' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:60:13)" projectName="proj_matrix_multiply" solutionName="solution1" date="2021-07-14T11:34:16.329-0300" type="Warning"/>
        <logs message="WARNING: [XFORM 203-105] Cannot partition array 'sum_mult' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:312): incorrect partition factor 1." projectName="proj_matrix_multiply" solutionName="solution1" date="2021-07-14T11:34:15.391-0300" type="Warning"/>
        <logs message="WARNING: [XFORM 203-105] Cannot partition array 'c_i' : incorrect partition factor 1." projectName="proj_matrix_multiply" solutionName="solution1" date="2021-07-14T11:34:15.251-0300" type="Warning"/>
        <logs message="WARNING: [XFORM 203-105] Cannot partition array 'b_i' (matrix_multiply.cpp:42): incorrect partition factor 1." projectName="proj_matrix_multiply" solutionName="solution1" date="2021-07-14T11:34:15.235-0300" type="Warning"/>
        <logs message="WARNING: [HLS 200-40] In file included from matrix_multiply.cpp:1:&#xD;&#xA;In file included from matrix_multiply.cpp:33:&#xD;&#xA;In file included from ./matrix_multiply.h:36:&#xD;&#xA;In file included from C:/Xilinx/Vivado/2019.2/common/technology/autopilot\hls_linear_algebra.h:52:&#xD;&#xA;In file included from C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/linear_algebra/deprecated/x_complex_matrix_multiply.h:62:&#xD;&#xA;C:/Xilinx/Vivado/2019.2/common/technology/autopilot\hls/linear_algebra/utils/x_hls_complex.h:43:9: warning: hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature. [-W#pragma-messages]&#xD;&#xA;#pragma message(&quot;hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature.&quot;)&#xD;&#xA;        ^&#xD;&#xA;1 warning generated." projectName="proj_matrix_multiply" solutionName="solution1" date="2021-07-14T11:34:11.189-0300" type="Warning"/>
        <logs message="WARNING: [HLS 200-40] In file included from matrix_multiply.cpp:33:&#xD;&#xA;In file included from ./matrix_multiply.h:36:&#xD;&#xA;In file included from C:/Xilinx/Vivado/2019.2/common/technology/autopilot\hls_linear_algebra.h:52:&#xD;&#xA;In file included from C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/linear_algebra/deprecated/x_complex_matrix_multiply.h:62:&#xD;&#xA;C:/Xilinx/Vivado/2019.2/common/technology/autopilot\hls/linear_algebra/utils/x_hls_complex.h:43:9: warning: hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature. [-W#pragma-messages]&#xD;&#xA;#pragma message(&quot;hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature.&quot;)&#xD;&#xA;        ^&#xD;&#xA;1 warning generated." projectName="proj_matrix_multiply" solutionName="solution1" date="2021-07-14T11:33:25.881-0300" type="Warning"/>
      </synLog>
      <simLog>
        <logs message="WARNING: [VRFC 10-3499] library name 'floating_point_v7_1_9' of instantiated unit conflicts with visible identifier [ip/xil_defaultlib/matrix_multiply_top_ap_fmul_4_max_dsp_32.vhd:201]&#xD;&#xA;Completed static elaboration&#xD;&#xA;Starting simulation data flow analysis&#xD;&#xA;Completed simulation data flow analysis&#xD;&#xA;Time Resolution for simulation is 1ps&#xD;&#xA;Compiling package std.standard&#xD;&#xA;Compiling package std.textio&#xD;&#xA;Compiling package ieee.std_logic_1164&#xD;&#xA;Compiling package ieee.std_logic_arith&#xD;&#xA;Compiling package ieee.std_logic_unsigned&#xD;&#xA;Compiling package ieee.numeric_std&#xD;&#xA;Compiling package ieee.std_logic_textio&#xD;&#xA;Compiling package floating_point_v7_1_9.floating_point_v7_1_9_viv_comp&#xD;&#xA;Compiling package xbip_utils_v3_0_10.xbip_utils_v3_0_10_pkg&#xD;&#xA;Compiling package axi_utils_v2_0_6.axi_utils_v2_0_6_pkg&#xD;&#xA;Compiling package floating_point_v7_1_9.floating_point_v7_1_9_consts&#xD;&#xA;Compiling package ieee.math_real&#xD;&#xA;Compiling package floating_point_v7_1_9.floating_point_v7_1_9_exp_table_...&#xD;&#xA;Compiling package mult_gen_v12_0_16.mult_gen_v12_0_16_pkg&#xD;&#xA;Compiling package ieee.std_logic_signed&#xD;&#xA;Compiling package floating_point_v7_1_9.floating_point_v7_1_9_pkg&#xD;&#xA;Compiling package floating_point_v7_1_9.flt_utils&#xD;&#xA;Compiling package xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv_comp&#xD;&#xA;Compiling package unisim.vcomponents&#xD;&#xA;Compiling package ieee.vital_timing&#xD;&#xA;Compiling package ieee.vital_primitives&#xD;&#xA;Compiling package unisim.vpkg&#xD;&#xA;Compiling module work.glbl&#xD;&#xA;Compiling architecture rtl of entity xil_defaultlib.matrix_multiply_teOg_ram [\matrix_multiply_teOg_ram(1,11)\]&#xD;&#xA;Compiling architecture arch of entity xil_defaultlib.matrix_multiply_teOg [matrix_multiply_teog_default]&#xD;&#xA;Compiling architecture rtl of entity xil_defaultlib.matrix_multiply_abkb_ram [\matrix_multiply_abkb_ram(1,5)\]&#xD;&#xA;Compiling architecture arch of entity xil_defaultlib.matrix_multiply_abkb [matrix_multiply_abkb_default]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_9.delay [\delay(width=23,length=0)\]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_9.delay [\delay(length=0)\]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_9.delay [\delay(width=7,length=0)\]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_9.delay [delay_default]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_9.delay [\delay(width=25,length=0)\]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_9.delay [\delay(width=8,length=0,fast_inp...]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_9.delay [\delay(fast_input=true)\]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_9.delay [\delay(width=2,length=0)\]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_9.delay [\delay(width=16)\]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_9.delay [\delay(width=2)\]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_9.delay [\delay(width=16,length=0)\]&#xD;&#xA;Compiling architecture muxf7_v of entity unisim.MUXF7 [muxf7_default]&#xD;&#xA;Compiling architecture muxf8_v of entity unisim.MUXF8 [muxf8_default]&#xD;&#xA;Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]&#xD;&#xA;Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]&#xD;&#xA;Compiling architecture fde_v of entity unisim.FDE [fde_default]&#xD;&#xA;Compiling architecture struct of entity floating_point_v7_1_9.carry_chain [\carry_chain(c_xdevicefamily=&quot;ki...]&#xD;&#xA;Compiling architecture synth of entity floating_point_v7_1_9.compare_eq_im [\compare_eq_im(c_xdevicefamily=&quot;...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_9.zero_det_sel [\zero_det_sel(c_xdevicefamily=&quot;k...]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_9.delay [\delay(width=26)\]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_9.delay [\delay(width=26,length=0)\]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_9.shift_msb_first [\shift_msb_first(a_width=25,resu...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_9.alignment [\alignment(c_xdevicefamily=&quot;kint...]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_9.delay [\delay(length=0,fast_input=true)...]&#xD;&#xA;Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_9.delay [\delay(width=12)\]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_9.delay [\delay(width=13)\]&#xD;&#xA;Compiling architecture struct of entity floating_point_v7_1_9.carry_chain [\carry_chain(c_xdevicefamily=&quot;ki...]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_9.delay [\delay(width=14,length=0)\]&#xD;&#xA;Compiling architecture struct of entity floating_point_v7_1_9.carry_chain [\carry_chain(c_xdevicefamily=&quot;ki...]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_9.delay [\delay(width=11)\]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_9.delay [\delay(width=13,length=2)\]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_9.delay [\delay(width=14,length=0,fast_in...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_9.addsub_logic [\addsub_logic(c_xdevicefamily=&quot;k...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_9.addsub [\addsub(c_xdevicefamily=&quot;kintex7...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_9.align_add [\align_add(c_xdevicefamily=&quot;kint...]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_9.delay [\delay(width=6,length=0,fast_inp...]&#xD;&#xA;Compiling architecture struct of entity floating_point_v7_1_9.carry_chain [\carry_chain(c_xdevicefamily=&quot;ki...]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_9.delay [\delay(width=4,length=0,fast_inp...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_9.mux4 [\mux4(c_xdevicefamily=&quot;kintex7&quot;,...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_9.mux4 [\mux4(c_xdevicefamily=&quot;kintex7&quot;,...]&#xD;&#xA;Compiling architecture struct of entity floating_point_v7_1_9.carry_chain [\carry_chain(c_xdevicefamily=&quot;ki...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_9.lead_zero_encode [\lead_zero_encode(c_xdevicefamil...]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_9.delay [\delay(width=27)\]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_9.delay [\delay(width=27,length=0)\]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_9.shift_msb_first [\shift_msb_first(a_width=27,resu...]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_9.delay [\delay(length=2)\]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_9.delay [\delay(width=12,length=0)\]&#xD;&#xA;Compiling architecture struct of entity floating_point_v7_1_9.carry_chain [\carry_chain(c_xdevicefamily=&quot;ki...]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_9.delay [\delay(width=8,length=0)\]&#xD;&#xA;Compiling architecture struct of entity floating_point_v7_1_9.carry_chain [\carry_chain(c_xdevicefamily=&quot;ki...]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_9.delay [\delay(width=3,length=0)\]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_9.delay [\delay(width=2,length=0,fast_inp...]&#xD;&#xA;Compiling architecture struct of entity floating_point_v7_1_9.carry_chain [\carry_chain(c_xdevicefamily=&quot;ki...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_9.flt_round_bit [\flt_round_bit(c_xdevicefamily=&quot;...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_9.renorm_and_round_logic [\renorm_and_round_logic(c_xdevic...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_9.norm_and_round_logic [\norm_and_round_logic(c_xdevicef...]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_9.delay [\delay(length=4)\]&#xD;&#xA;Compiling architecture struct of entity floating_point_v7_1_9.carry_chain [\carry_chain(c_xdevicefamily=&quot;ki...]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_9.delay [\delay(width=9,length=0,fast_inp...]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_9.delay [\delay(width=9,length=4)\]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_9.delay [\delay(width=2,length=2)\]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_9.delay [\delay(width=4,length=0)\]&#xD;&#xA;Compiling architecture struct of entity floating_point_v7_1_9.carry_chain [\carry_chain(c_xdevicefamily=&quot;ki...]&#xD;&#xA;Compiling architecture synth of entity floating_point_v7_1_9.compare_eq_im [\compare_eq_im(c_xdevicefamily=&quot;...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_9.special_detect [\special_detect(a_fw=24,op_delay...]&#xD;&#xA;Compiling architecture struct of entity floating_point_v7_1_9.carry_chain [\carry_chain(c_xdevicefamily=&quot;ki...]&#xD;&#xA;Compiling architecture synth of entity floating_point_v7_1_9.compare_gt [\compare_gt(c_xdevicefamily=&quot;kin...]&#xD;&#xA;Compiling architecture synth of entity floating_point_v7_1_9.compare [\compare(c_xdevicefamily=&quot;kintex...]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_9.delay [\delay(width=9,length=0)\]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_9.delay [\delay(width=2,length=4,fast_inp...]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_9.delay [\delay(length=4,fast_input=true)...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_9.flt_add_exp [\flt_add_exp(c_xdevicefamily=&quot;ki...]&#xD;&#xA;Compiling architecture synth of entity floating_point_v7_1_9.flt_dec_op [\flt_dec_op(c_xdevicefamily=&quot;kin...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_9.flt_add_logic [\flt_add_logic(c_xdevicefamily=&quot;...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_9.flt_add [\flt_add(c_xdevicefamily=&quot;kintex...]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_9.delay [\delay(width=32,length=0)\]&#xD;&#xA;Compiling architecture xilinx of entity floating_point_v7_1_9.floating_point_v7_1_9_viv [\floating_point_v7_1_9_viv(c_xde...]&#xD;&#xA;Compiling architecture xilinx of entity floating_point_v7_1_9.floating_point_v7_1_9 [\floating_point_v7_1_9(c_xdevice...]&#xD;&#xA;Compiling architecture matrix_multiply_top_ap_fadd_5_no_dsp_32_arch of entity xil_defaultlib.matrix_multiply_top_ap_fadd_5_no_dsp_32 [matrix_multiply_top_ap_fadd_5_no...]&#xD;&#xA;Compiling architecture arch of entity xil_defaultlib.matrix_multiply_tcud [matrix_multiply_tcud_default]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_9.delay [\delay(width=24,length=0)\]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_9.delay [\delay(width=17,length=0)\]&#xD;&#xA;Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_9.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=24,b_wi...]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_9.delay [\delay(width=48,length=0)\]&#xD;&#xA;Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(adreg=0,alumodereg=0,a_...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_9.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=24,b_wi...]&#xD;&#xA;Compiling architecture struct of entity floating_point_v7_1_9.fix_mult_dsp48e1_sgl [\fix_mult_dsp48e1_sgl(registers=...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_9.fix_mult [\fix_mult(c_xdevicefamily=&quot;kinte...]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_9.delay [\delay(width=7)\]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_9.delay [\delay(width=8,fast_input=true)\]&#xD;&#xA;Compiling architecture struct of entity floating_point_v7_1_9.carry_chain [\carry_chain(c_xdevicefamily=&quot;ki...]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_9.delay [\delay(width=2,length=2,fast_inp...]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_9.delay [\delay(length=2,fast_input=true)...]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_9.delay [\delay(width=4,length=2,fast_inp...]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_9.delay [\delay(width=8)\]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_9.delay [\delay(width=3,length=0,fast_inp...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_9.flt_mult_exp [\flt_mult_exp(c_xdevicefamily=&quot;k...]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_9.delay [\delay(width=30,length=0)\]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_9.delay [\delay(width=18,length=0)\]&#xD;&#xA;Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_9.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=30,b_wi...]&#xD;&#xA;Compiling architecture struct of entity floating_point_v7_1_9.flt_round_dsp_opt_full [\flt_round_dsp_opt_full(c_xdevic...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_9.flt_mult_round [\flt_mult_round(c_xdevicefamily=...]&#xD;&#xA;Compiling architecture synth of entity floating_point_v7_1_9.flt_dec_op_lat [\flt_dec_op_lat(c_xdevicefamily=...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_9.flt_mult [\flt_mult(c_xdevicefamily=&quot;kinte...]&#xD;&#xA;Compiling architecture xilinx of entity floating_point_v7_1_9.floating_point_v7_1_9_viv [\floating_point_v7_1_9_viv(c_xde...]&#xD;&#xA;Compiling architecture xilinx of entity floating_point_v7_1_9.floating_point_v7_1_9 [\floating_point_v7_1_9(c_xdevice...]&#xD;&#xA;Compiling architecture matrix_multiply_top_ap_fmul_4_max_dsp_32_arch of entity xil_defaultlib.matrix_multiply_top_ap_fmul_4_max_dsp_32 [matrix_multiply_top_ap_fmul_4_ma...]&#xD;&#xA;Compiling architecture arch of entity xil_defaultlib.matrix_multiply_tdEe [\matrix_multiply_tdEe(id=1)\]&#xD;&#xA;Compiling architecture behav of entity xil_defaultlib.matrix_multiply_alt2 [matrix_multiply_alt2_default]&#xD;&#xA;Compiling architecture behav of entity xil_defaultlib.matrix_multiply_top [matrix_multiply_top_default]&#xD;&#xA;Compiling architecture behav of entity xil_defaultlib.AESL_automem_A [aesl_automem_a_default]&#xD;&#xA;Compiling architecture behav of entity xil_defaultlib.AESL_automem_B [aesl_automem_b_default]&#xD;&#xA;Compiling architecture behav of entity xil_defaultlib.AESL_automem_C [aesl_automem_c_default]&#xD;&#xA;Compiling architecture behav of entity xil_defaultlib.apatb_matrix_multiply_top_top&#xD;&#xA;Built simulation snapshot matrix_multiply_top&#xD;&#xA;&#xD;&#xA;****** Webtalk v2019.2 (64-bit)&#xD;&#xA;  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019&#xD;&#xA;  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019&#xD;&#xA;    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.&#xD;&#xA;&#xD;&#xA;source C:/Users/aguss/Desktop/Github/FPGA/test_hsp2/matrix_multiply/proj_matrix_multiply/solution1/sim/vhdl/xsim.dir/matrix_multiply_top/webtalk/xsim_webtalk.tcl -notrace" projectName="proj_matrix_multiply" solutionName="solution1" date="2021-07-14T11:38:36.463-0300" type="Warning"/>
        <logs message="WARNING: [VRFC 10-3499] library name 'floating_point_v7_1_9' of instantiated unit conflicts with visible identifier [ip/xil_defaultlib/matrix_multiply_top_ap_fadd_5_no_dsp_32.vhd:201]" projectName="proj_matrix_multiply" solutionName="solution1" date="2021-07-14T11:38:07.333-0300" type="Warning"/>
      </simLog>
      <mgLog/>
      <packageLog/>
      <csimLog/>
    </logs>
  </warningLogs>
</vivadoHLSLog:LogRoot>
