./ohgodatool -i 1 --core-state 2 --mem-state 2 --volt-state 7 --mem-vddc-idx 7
./ohgodatool -i 2 --core-state 2 --mem-state 2 --volt-state 7 --mem-vddc-idx 7
./ohgodatool -i 3 --core-state 2 --mem-state 2 --volt-state 7 --mem-vddc-idx 7
./ohgodatool -i 4 --core-state 2 --mem-state 2 --volt-state 7 --mem-vddc-idx 7
./ohgodatool -i 5 --core-state 2 --mem-state 2 --volt-state 7 --mem-vddc-idx 7
./ohgodatool -i 6 --core-state 2 --mem-state 2 --volt-state 7 --mem-vddc-idx 7
./ohgodatool -i 7 --core-state 2 --mem-state 2 --volt-state 7 --mem-vddc-idx 7
./ohgodatool -i 8 --core-state 2 --mem-state 2 --volt-state 7 --mem-vddc-idx 7
./ohgodatool -i 9 --core-state 2 --mem-state 2 --volt-state 7 --mem-vddc-idx 7
./ohgodatool -i 10 --core-state 2 --mem-state 2 --volt-state 7 --mem-vddc-idx 7
./ohgodatool -i 11 --core-state 2 --mem-state 2 --volt-state 7 --mem-vddc-idx 7
./ohgodatool -i 12 --core-state 2 --mem-state 2 --volt-state 7 --mem-vddc-idx 7

 
 Memory state 0:
        VDDC: 750
        VDDCI: 800
        VDDC GFX offset: 0
        MVDD: 865
        Memory clock: 300
Memory state 1:
        VDDC: 790
        VDDCI: 850
        VDDC GFX offset: 0
        MVDD: 870
        Memory clock: 1000
Memory state 2:
        VDDC: 800
        VDDCI: 950
        VDDC GFX offset: 0
        MVDD: 875
        Memory clock: 1965

DPM state 0:
        VDDC: 750 (voltage table entry 0)
        VDDC offset: 0
        Core clock: 300
DPM state 1:
        VDDC: 790 (voltage table entry 1)
        VDDC offset: 0
        Core clock: 850
DPM state 2:
        VDDC: 800 (voltage table entry 2)
        VDDC offset: 0
        Core clock: 900
DPM state 3:
        VDDC: 810 (voltage table entry 3)
        VDDC offset: 0
        Core clock: 950
DPM state 4:
        VDDC: 820 (voltage table entry 4)
        VDDC offset: 0
        Core clock: 1000
DPM state 5:
        VDDC: 830 (voltage table entry 5)
        VDDC offset: 0
        Core clock: 1050
DPM state 6:
        VDDC: 840 (voltage table entry 6)
        VDDC offset: 0
        Core clock: 1100
DPM state 7:
        VDDC: 850 (voltage table entry 7)
        VDDC offset: 0
        Core clock: 1150

Voltage state 0:
        VDD = 750
        CACLow = 0
        CACMid = 0
        CACHigh = 0
Voltage state 1:
        VDD = 790
        CACLow = 0
        CACMid = 0
        CACHigh = 0
Voltage state 2:
        VDD = 800
        CACLow = 0
        CACMid = 0
        CACHigh = 0
Voltage state 3:
        VDD = 810
        CACLow = 0
        CACMid = 0
        CACHigh = 0
Voltage state 4:
        VDD = 820
        CACLow = 0
        CACMid = 0
        CACHigh = 0
Voltage state 5:
        VDD = 830
        CACLow = 0
        CACMid = 0
        CACHigh = 0
Voltage state 6:
        VDD = 840
        CACLow = 0
        CACMid = 0
        CACHigh = 0
Voltage state 7:
        VDD = 850
        CACLow = 0
        CACMid = 0
        CACHigh = 0
Voltage state 8:
        VDD = 800
        CACLow = 0
        CACMid = 0
        CACHigh = 0
Voltage state 9:
        VDD = 850
        CACLow = 0
        CACMid = 0
        CACHigh = 0
Voltage state 10:
        VDD = 900
        CACLow = 0
        CACMid = 0
        CACHigh = 0
Voltage state 11:
        VDD = 950
        CACLow = 0
        CACMid = 0
        CACHigh = 0
Voltage state 12:
        VDD = 1000
        CACLow = 0
        CACMid = 0
        CACHigh = 0
Voltage state 13:
        VDD = 1050
        CACLow = 0
        CACMid = 0
        CACHigh = 0
Voltage state 14:
        VDD = 1100
        CACLow = 0
        CACMid = 0
        CACHigh = 0
Voltage state 15:
        VDD = 1150
        CACLow = 0
        CACMid = 0
        CACHigh = 0