# compile verilog/system verilog design source files
verilog dist_mem_gen_v8_0_10  \
"../../../../project_1.ip_user_files/ipstatic/dist_mem_gen_v8_0_10/sources_1/ip/dist_mem_gen_0/dist_mem_gen_v8_0_10/simulation/dist_mem_gen_v8_0.v" \

verilog xil_defaultlib  \
"../../../../project_1.srcs/sources_1/ip/sigmoid_0_1/sources_1/ip/dist_mem_gen_0/sim/dist_mem_gen_0.v" \
"../../../../project_1.srcs/sources_1/ip/sigmoid_0_1/sources_1/new/saturationLogic.v" \
"../../../../project_1.srcs/sources_1/ip/sigmoid_0_1/sources_1/new/dataConv.v" \
"../../../../project_1.srcs/sources_1/ip/sigmoid_0_1/sources_1/new/addrConv.v" \
"../../../../project_1.srcs/sources_1/ip/sigmoid_0_1/sources_1/new/sigmoid.v" \
"../../../../project_1.srcs/sources_1/ip/sigmoid_0_1/sim/sigmoid_0.v" \
"../../../../project_1.srcs/sources_1/new/Sigmoid.v" \
"../../../../../../../siu.edu_user_sigmoid_1.0/sim_1/new/test_sigmoid.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
