# Approximate_Multipliers
This repository contains approximate multiplier using error tolerant adder Verilog code.


If this code helps you for your research or project, please kindly cite the below paper:
Cho, J., & Kim, Y. (2020, October 21). Low power approximate multiplier using error tolerant adder. 2020 International SoC Design Conference (ISOCC)
Sunny, Anju, Binu K. Mathew, and P. B. Dhanusha. "Area Efficient High Speed Approximate Multiplier with Carry Predictor." Procedia 
Sunny, Anju, Binu K. Mathew, and P. B. Dhanusha. "Design of high speed approximate multiplier with carry speculation compressor." Int J Sci Technol Eng 2.4 (2015): 1-10Technology 24 (2016): 1170-1177
