// Seed: 2578634901
module module_0 (
    input wand id_0,
    output wire id_1,
    output wand id_2,
    input wand id_3,
    input tri id_4,
    input tri1 id_5,
    input wor id_6,
    output tri id_7,
    output supply1 id_8,
    output tri id_9
);
  wire id_11;
endmodule
module module_1 (
    input wire id_0,
    input uwire id_1,
    input supply0 id_2,
    output wand id_3,
    output tri1 id_4,
    output tri id_5,
    input wand id_6,
    input supply0 id_7,
    input tri0 id_8,
    output supply0 id_9,
    input tri1 id_10,
    output wire id_11,
    input tri1 id_12,
    input wire id_13
    , id_20,
    input wand id_14,
    input tri1 id_15,
    output wor id_16,
    input uwire id_17,
    output uwire id_18
);
  wire id_21;
  assign id_20 = id_1 ^ 1;
  module_0(
      id_0, id_9, id_18, id_8, id_2, id_8, id_14, id_18, id_18, id_16
  );
  uwire id_22;
  assign id_22 = id_2;
endmodule
