Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2015 Lattice Semiconductor Corporation,  All rights reserved.
Fri Apr 28 05:55:53 2017


Command Line:  C:\ispLEVER_Classic2_0\lse/bin/nt/synthesis -f deca.synproj 

Synthesis options:
The -a option is ispMACH400ZE.
The -t option is not used.
The -d option is LC4064ZE.
Using default performance grade 6.
                                                          

##########################################################

### Lattice Family : ispMACH400ZE

### Device  : LC4064ZE

### Package : 

##########################################################

                                                          

Optimization goal = Area
Top-level module name = deca.
WARNING - synthesis: Ignoring Frequency option in Area Mode. Setting to default frequency of 1.0 MHz.
WARNING - synthesis: Ignoring SDC constraints in Area Mode!
Target frequency = 1.000000 MHz.
Timing path count = 3
fsm_encoding_style = auto
resolve_mixed_drivers = 0
Use IO Insertion = TRUE
Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
Output EDIF file name = deca.edi.
WARNING - synthesis: Option -force_gsr will be set to false when option -output_edif/-ngo are set
The -comp option is FALSE.
The -syn option is FALSE.
VHDL library = work
VHDL design file = package_deca0.vhd
VHDL design file = deca.vhd
-sdc option: SDC file input not used.
-lpf option: Output file option is not used.
Hardtimer checking is enabled (default). The -dt option is not used.
The -r option is OFF. [ Remove LOC Properties is OFF. ]
Technology check ok...

Analyzing Verilog file C:/ispLEVER_Classic2_0/lse/userware/NT/SYNTHESIS_HEADERS/mach.v. VERI-1482
Compile design.
Compile Design Begin
INFO - synthesis: The default VHDL library search path is now "C:/Users/Richie/Desktop/4 semestre/DSD/decada". VHDL-1504
Analyzing VHDL file package_deca0.vhd. VHDL-1481
INFO - synthesis: package_deca0.vhd(6): analyzing package package_deca0. VHDL-1014
Analyzing VHDL file deca.vhd. VHDL-1481
INFO - synthesis: deca.vhd(8): analyzing entity deca. VHDL-1012
INFO - synthesis: deca.vhd(16): analyzing architecture a_deca. VHDL-1010
WARNING - synthesis: deca.vhd(40): case statement does not cover all choices. 'others' clause is needed. VHDL-1037
WARNING - synthesis: deca.vhd(53): case statement does not cover all choices. 'others' clause is needed. VHDL-1037
unit deca is not yet analyzed. VHDL-1485
deca.vhd(8): executing deca(A_deca)

WARNING - synthesis: deca.vhd(40): case statement does not cover all choices. 'others' clause is needed. VHDL-1037
WARNING - synthesis: deca.vhd(53): case statement does not cover all choices. 'others' clause is needed. VHDL-1037
WARNING - synthesis: deca.vhd(14): replacing existing netlist deca(A_deca). VHDL-1205
Top module name (VHDL): deca
Loading NGL library 'C:/ispLEVER_Classic2_0/lse/xo2c00/data/xo2clib.ngl'...
Loading NGL library 'C:/ispLEVER_Classic2_0/lse/or5g00/data/orc5glib.ngl'...
Loading device for application map from file 'xo2c640.nph' in environment: C:/ispLEVER_Classic2_0/lse.
Package Status:                     Final          Version 1.36.
Top-level module name = deca.
######## Converting I/O port display[6] to output.
######## Converting I/O port display[5] to output.
######## Converting I/O port display[4] to output.
######## Converting I/O port display[3] to output.
######## Converting I/O port display[2] to output.
######## Converting I/O port display[1] to output.
######## Converting I/O port display[0] to output.



Applying 1.000000 MHz constraint to all clocks

WARNING - synthesis: No .lpf file will be written because the -lpf option is not used or is set to zero.
Results of NGD DRC are available in deca_drc.log.

################### Begin Area Report (deca)######################
Number of register bits => 7 of 880 (0 % )
AND2 => 51
AND3 => 30
AND4 => 7
DFFCR => 6
DFFCS => 1
GND => 1
IBUF => 8
INV => 30
OBUF => 7
OR2 => 56
OR3 => 1
OR6 => 1
VCC => 1
XOR2 => 4
################### End Area Report ##################

################### Begin Clock Report ######################
Clock Nets
Number of Clocks: 1
  Net : clk_c, loads : 7
Clock Enable Nets
Number of Clock Enables: 0
Top 0 highest fanout Clock Enables:
Highest fanout non-clock nets
Top 10 highest fanout non-clock nets:
  Net : display_c_2, loads : 14
  Net : display_c_1, loads : 13
  Net : display_c_6, loads : 12
  Net : display_c_4, loads : 12
  Net : display_c_5, loads : 10
  Net : display_c_3, loads : 10
  Net : display_c_0, loads : 10
  Net : control_c_0, loads : 9
  Net : n22, loads : 9
  Net : control_c_1, loads : 8
################### End Clock Report ##################

Timing Report Summary
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 1000.000000 -name  |             |             |
clk0 [get_nets clk_c]                   |            -|            -|     0  
                                        |             |             |
--------------------------------------------------------------------------------


All constraints were met.


Peak Memory Usage: 38.359  MB

--------------------------------------------------------------
Elapsed CPU time for LSE flow : 0.563  secs
--------------------------------------------------------------
