// Seed: 1879671781
module module_0 (
    id_1,
    id_2
);
  input wire id_2;
  inout wire id_1;
  id_3 :
  assert property (@(posedge 1) id_2)
  else $display(1, 1'h0, id_3#(.id_2(1'b0)), id_3, 1);
  wire id_4;
  assign module_1.id_0 = 0;
endmodule
module module_1 (
    input  wor   id_0,
    input  uwire id_1,
    output uwire id_2
);
  supply0 id_4 = 1;
  wire id_5;
  module_0 modCall_1 (
      id_4,
      id_4
  );
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11
);
  input wire id_11;
  inout wire id_10;
  output wire id_9;
  inout wire id_8;
  input wire id_7;
  output wire id_6;
  inout wire id_5;
  output wire id_4;
  output wire id_3;
  inout wire id_2;
  output wire id_1;
  wire id_12;
  xnor primCall (id_4, id_11, id_12, id_10, id_2, id_5, id_7, id_8);
  module_0 modCall_1 (
      id_5,
      id_11
  );
endmodule
