<?xml version="1.0" encoding="UTF-8"?>
<preferences>
 <debug showDebugMenu="0" />
 <systemtable>
  <columns>
   <connections preferredWidth="143" />
   <irq preferredWidth="34" />
  </columns>
 </systemtable>
 <clocktable>
  <columns>
   <clockname preferredWidth="272" />
   <clocksource preferredWidth="271" />
   <frequency preferredWidth="266" />
  </columns>
 </clocktable>
 <window width="1296" height="1440" x="1272" y="0" />
 <library
   expandedCategories="Library/Memories and Memory Controllers/On-Chip,Library/Interface Protocols,Library/Interface Protocols/PCI,Library/Memories and Memory Controllers,Library/Memories and Memory Controllers/External Memory Interfaces/Pattern Generators,Library/Bridges/Streaming,Library/Memories and Memory Controllers/External Memory Interfaces,Library/Qsys Interconnect,Library/Bridges,Project,Library/Bridges/Memory-Mapped,Library,Library/Qsys Interconnect/Memory-Mapped" />
 <hdlexample language="VHDL" />
 <generation
   path="_PROJECT_NAME_"
   synthesis="VHDL"
   testbench_system="STANDARD"
   simulation="VHDL" />
</preferences>
