#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Sat Mar 26 18:44:11 2022
# Process ID: 9328
# Current directory: C:/Users/yvvan/Documents/Research/Vivado_Verilog_Tutorial/lab10/lab10_2_1_sequence
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent19688 C:\Users\yvvan\Documents\Research\Vivado_Verilog_Tutorial\lab10\lab10_2_1_sequence\lab10_2_1.xpr
# Log file: C:/Users/yvvan/Documents/Research/Vivado_Verilog_Tutorial/lab10/lab10_2_1_sequence/vivado.log
# Journal file: C:/Users/yvvan/Documents/Research/Vivado_Verilog_Tutorial/lab10/lab10_2_1_sequence\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/yvvan/Documents/Research/Vivado_Verilog_Tutorial/lab10/lab10_2_1_sequence/lab10_2_1.xpr
update_compile_order -fileset sources_1
add_files -fileset constrs_1 -norecurse C:/Users/yvvan/Documents/Research/Vivado_Verilog_Tutorial/lab10/lab10_1_6/Basys3_Master.xdc
export_ip_user_files -of_objects  [get_files C:/Users/yvvan/Documents/Research/Vivado_Verilog_Tutorial/lab10/lab10_1_6/Basys3_Master.xdc] -no_script -reset -force -quiet
remove_files  -fileset constrs_1 C:/Users/yvvan/Documents/Research/Vivado_Verilog_Tutorial/lab10/lab10_1_6/Basys3_Master.xdc
add_files -fileset constrs_1 -norecurse C:/Users/yvvan/Documents/Research/Vivado_Verilog_Tutorial/lab10/lab10_2_1_sequence/Basys3_Master.xdc
launch_runs synth_1 -jobs 4
wait_on_run synth_1
launch_runs impl_1 -jobs 4
wait_on_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
open_hw
close_hw
synth_design -rtl -name rtl_1
export_ip_user_files -of_objects  [get_files C:/Users/yvvan/Documents/Research/Vivado_Verilog_Tutorial/lab10/lab10_2_1_sequence/Basys3_Master.xdc] -no_script -reset -force -quiet
remove_files  -fileset constrs_1 C:/Users/yvvan/Documents/Research/Vivado_Verilog_Tutorial/lab10/lab10_2_1_sequence/Basys3_Master.xdc
synth_design -rtl -name rtl_1
launch_simulation
open_wave_config C:/Users/yvvan/Documents/Research/Vivado_Verilog_Tutorial/lab10/lab10_2_1_sequence/moore_fsm_tb_behav.wcfg
source moore_fsm_tb.tcl
close_sim
refresh_design
launch_simulation
open_wave_config C:/Users/yvvan/Documents/Research/Vivado_Verilog_Tutorial/lab10/lab10_2_1_sequence/moore_fsm_tb_behav.wcfg
source moore_fsm_tb.tcl
close_sim
close_design
synth_design -rtl -name rtl_1
launch_simulation
open_wave_config C:/Users/yvvan/Documents/Research/Vivado_Verilog_Tutorial/lab10/lab10_2_1_sequence/moore_fsm_tb_behav.wcfg
source moore_fsm_tb.tcl
close_sim
refresh_design
launch_simulation
open_wave_config C:/Users/yvvan/Documents/Research/Vivado_Verilog_Tutorial/lab10/lab10_2_1_sequence/moore_fsm_tb_behav.wcfg
source moore_fsm_tb.tcl
close_sim
add_files -fileset constrs_1 -norecurse C:/Users/yvvan/Documents/Research/Vivado_Verilog_Tutorial/lab10/lab10_2_1_sequence/Basys3_Master.xdc
refresh_design
launch_simulation
open_wave_config C:/Users/yvvan/Documents/Research/Vivado_Verilog_Tutorial/lab10/lab10_2_1_sequence/moore_fsm_tb_behav.wcfg
source moore_fsm_tb.tcl
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
launch_runs impl_1 -jobs 4
wait_on_run impl_1
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
launch_runs impl_1 -jobs 4
wait_on_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
open_hw
connect_hw_server
open_hw_target
set_property PROGRAM.FILE {C:/Users/yvvan/Documents/Research/Vivado_Verilog_Tutorial/lab10/lab10_2_1_sequence/lab10_2_1.runs/impl_1/moore_fsm.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/yvvan/Documents/Research/Vivado_Verilog_Tutorial/lab10/lab10_2_1_sequence/lab10_2_1.runs/impl_1/moore_fsm.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/yvvan/Documents/Research/Vivado_Verilog_Tutorial/lab10/lab10_2_1_sequence/lab10_2_1.runs/impl_1/moore_fsm.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/yvvan/Documents/Research/Vivado_Verilog_Tutorial/lab10/lab10_2_1_sequence/lab10_2_1.runs/impl_1/moore_fsm.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
close_sim
