# NYCU Digital Circuit System (2023) - writeup
This repository contained my designs and patterns is used to practice the homeworks and labs from Prof. Tien-Hsuan Chang's Digital Circuit System (DCS) course (2023) at NYCU.

## Outline
### Homeworks
* HW01 - Simplified Mahjong Judgment : [[spec](./HW01/DCS_HW01.pdf)] [[design](./HW01/SMJ.sv)] [[pattern (systemverilog)](./HW01/PATTERN.sv)]
* HW02 - Simplified I2C : [[spec](./HW02/DCS_HW02.pdf)] [[design](./HW02/I2S.sv)] [[pattern (systemverilog)](./HW02/PATTERN.sv)]
* HW03 - Traffic Light Controller : [[spec](./HW03/DCS_HW03.pdf)] [[pattern (systemverilog)](./HW03/PATTERN.sv)]
* HW04 - Histogram Equalizer : [[spec](./HW04/DCS_HW04.pdf)] [[pattern (systemverilog)](./HW04/PATTERN.sv)]
* HW05 - MIPS CPU : [[spec](./HW05/DCS_HW05.pdf)] [[pattern (systemverilog)](./HW05/PATTERN.sv)]

### Labs
| Lab#  | Topic | Spec                       | Design                        | Pattern (Systemverilog)      | Pattern (Python)              |
| ----- | ----- | -------------------------- | ----------------------------- | ---------------------------- | ----------------------------- |
| Lab01 | Binary-Coded Decimal       | [spec](./Lab01/DCS_Lab01.pdf) | [design](./Lab01/BCD.sv)     | [pattern](./Lab01/PATTERN.sv) | [pattern](./Lab01/testdata_gen.py) |
| Lab02 | Merge Sort                 | [spec](./Lab02/DCS_Lab02.pdf) | [design](./Lab02/Sort.sv)    | [pattern](./Lab02/PATTERN.sv) | [pattern](./Lab02/testdata_gen.py) |
| Lab03 | Frequency Divider          | [spec](./Lab03/DCS_Lab03.pdf) | [design](./Lab03/Counter.sv) | [pattern](./Lab03/PATTERN.sv) | [pattern](./Lab03/testdata_gen.py) |
| Lab04 | Sequential Circuit         | [spec](./Lab04/DCS_Lab04.pdf) | [design](./Lab04/Seq.sv)     | [pattern](./Lab04/PATTERN.sv) |  |
| Lab05 | AHB Interconnect           | [spec](./Lab05/DCS_Lab05.pdf) | [design](./Lab05/inter.sv)   | [pattern](./Lab05/PATTERN.sv) |  |
| Lab06 | Pattern                    | [spec](./Lab06/DCS_Lab06.pdf) | [design](./Lab06/lab06.sv)   | [pattern](./Lab06/PATTERN.sv) |  |
| Lab07 | Matrix Multiplication      | [spec](./Lab07/DCS_Lab07.pdf) | [design](./Lab07/DCT.sv)     | [pattern](./Lab07/PATTERN.sv) |  |
| Lab08 | Floating Point Computation | [spec](./Lab08/DCS_Lab08.pdf) | [design](./Lab08/Fpc.sv)     | [pattern](./Lab08/PATTERN.sv) |  |
| Lab09 | Pipeline                   | [spec](./Lab09/DCS_Lab09.pdf) | [design](./Lab09/P_MUL.sv)   | [pattern](./Lab09/PATTERN.sv) |  |
| Lab10 | Clock Domain Crossing      | [spec](./Lab10/DCS_Lab10.pdf) | [design](./Lab10/CDC.sv)     | [pattern](./Lab10/PATTERN.sv) |  |

### Final Project
* Simple CNN : [[spec](./Final/DCS_Final_Project.pdf)]

## References
* Course video playlist (2023): [Link](https://www.youtube.com/playlist?list=PLCUEmRsKEgZ4p8HK5IXMrohliNuRttqpt)