# //  ModelSim SE-64 10.1c Jul 28 2012 
# //
# //  Copyright 1991-2012 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //
do startsim_sc2.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module glbl
# ** Warning: [8] C:/Xilinx/Vivado/2016.4/data/verilog/src//glbl.v(6): (vlog-2605) empty port name in port list.
# 
# 
# Top level modules:
# 	glbl
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module clock_gen
# 
# Top level modules:
# 	clock_gen
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnl_sc2_testbench
# -- Compiling interface cnn_layer_accel_quad_intf
# ** Warning: cnl_sc2_generator.sv(115): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	cnl_sc2_testbench
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# -- Compiling package cnl_sc2_environment_sv_unit
# ** Warning: cnl_sc2_generator.sv(115): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: ./cnl_sc2_generator.sv(115): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: cnl_sc2_generator.sv(115): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: cnl_sc2_generator.sv(115): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: cnl_sc2_generator.sv(115): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# -- Compiling package cnl_sc2_driver_sv_unit
# ** Warning: cnl_sc2_generator.sv(115): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_awe_rowbuffers
# 
# Top level modules:
# 	cnn_layer_accel_awe_rowbuffers
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_prefetch_buffer
# 
# Top level modules:
# 	cnn_layer_accel_prefetch_buffer
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling package xilinx_simple_dual_port_no_change_ram_v_unit
# -- Compiling module xilinx_simple_dual_port_no_change_ram
# 
# Top level modules:
# 	xilinx_simple_dual_port_no_change_ram
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module xilinx_true_dual_port_no_change_ram
# 
# Top level modules:
# 	xilinx_true_dual_port_no_change_ram
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module xilinx_simple_dual_port_no_change_2_clock_ram
# 
# Top level modules:
# 	xilinx_simple_dual_port_no_change_2_clock_ram
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_quad_bram_ctrl
# 
# Top level modules:
# 	cnn_layer_accel_quad_bram_ctrl
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_quad
# 
# Top level modules:
# 	cnn_layer_accel_quad
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module SRL_bit
# 
# Top level modules:
# 	SRL_bit
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module SRL_bus
# 
# Top level modules:
# 	SRL_bus
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_table_top
# ** Warning: [8] ../../hardware/verilog/cnn_layer_accel_weight_table_top.v(151): (vlog-2623) Undefined variable: next_kernel_d1.
# 
# 
# Top level modules:
# 	cnn_layer_accel_weight_table_top
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_sequence_table0
# 
# Top level modules:
# 	cnn_layer_accel_weight_sequence_table0
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_sequence_table1
# 
# Top level modules:
# 	cnn_layer_accel_weight_sequence_table1
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_awe_dsps
# 
# Top level modules:
# 	cnn_layer_accel_awe_dsps
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_dsps
# ** Warning: ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): (vlog-2249) Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(314): (vlog-2576) [BSOB] - Bit-select into 'dsp_0_C_stage_reg' is out of bounds.
# 
# ** Warning: ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(489): (vlog-2249) Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(492): (vlog-2576) [BSOB] - Bit-select into 'dsp_1_C_stage_reg' is out of bounds.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_dsps
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_macc_0
# ** Warning: [8] ../../hardware/verilog/cnn_layer_accel_ce_macc_0.v(173): (vlog-2623) Undefined variable: MULTSIGNOUT.
# 
# ** Warning: [8] ../../hardware/verilog/cnn_layer_accel_ce_macc_0.v(188): (vlog-2623) Undefined variable: MULTSIGNIN.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_macc_0
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_macc_1
# ** Warning: [8] ../../hardware/verilog/cnn_layer_accel_ce_macc_1.v(173): (vlog-2623) Undefined variable: MULTSIGNOUT.
# 
# ** Warning: [8] ../../hardware/verilog/cnn_layer_accel_ce_macc_1.v(188): (vlog-2623) Undefined variable: MULTSIGNIN.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_macc_1
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module awe_dsp_input_mux
# 
# Top level modules:
# 	awe_dsp_input_mux
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module signal_ext
# 
# Top level modules:
# 	signal_ext
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module STATE_LOGIC_v8_3
# -- Compiling module beh_vlog_muxf7_v8_3
# -- Compiling module beh_vlog_ff_clr_v8_3
# -- Compiling module beh_vlog_ff_pre_v8_3
# -- Compiling module beh_vlog_ff_ce_clr_v8_3
# -- Compiling module write_netlist_v8_3
# -- Compiling module read_netlist_v8_3
# -- Compiling module blk_mem_axi_write_wrapper_beh_v8_3
# -- Compiling module blk_mem_axi_read_wrapper_beh_v8_3
# -- Compiling module blk_mem_axi_regs_fwd_v8_3
# -- Compiling module blk_mem_gen_v8_3_5_output_stage
# -- Compiling module blk_mem_gen_v8_3_5_softecc_output_reg_stage
# -- Compiling module blk_mem_gen_v8_3_5_mem_module
# -- Compiling module blk_mem_gen_v8_3_5
# 
# Top level modules:
# 	blk_mem_gen_v8_3_5
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module pixel_sequence_data_bram
# 
# Top level modules:
# 	pixel_sequence_data_bram
# vsim +notimingchecks +nowarnTSCALE -L work -L C:/IkennaWorkSpace//simulation//verif_lib -L C:/IkennaWorkSpace//simulation//soc_it_common -L C:/IkennaWorkSpace//simulation//soc_it_capi -L C:/IkennaWorkSpace//simulation//secureip -L C:/IkennaWorkSpace//simulation//unisims_ver -L C:/IkennaWorkSpace//simulation//simprims_ver -L C:/IkennaWorkSpace//simulation//unimacro_ver -L C:/IkennaWorkSpace//simulation//unifast_ver -L C:/IkennaWorkSpace//simulation//blk_mem_gen_v8_3_5 -fsmdebug -c -t 1ns -novopt work.glbl work.cnl_sc2_testbench 
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.glbl
# Loading sv_std.std
# Loading work.glbl
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnl_sc2_testbench
# Loading work.cnl_sc2_testbench
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.clock_gen
# Loading work.clock_gen
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_quad
# Loading work.cnn_layer_accel_quad
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.pixel_sequence_data_bram
# Loading work.pixel_sequence_data_bram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.blk_mem_gen_v8_3_5
# Loading work.blk_mem_gen_v8_3_5
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_weight_sequence_table0
# Loading work.cnn_layer_accel_weight_sequence_table0
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_weight_sequence_table1
# Loading work.cnn_layer_accel_weight_sequence_table1
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_quad_bram_ctrl
# Loading work.cnn_layer_accel_quad_bram_ctrl
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.SRL_bit
# Loading work.SRL_bit
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.blk_mem_gen_v8_3_5_mem_module
# Loading work.blk_mem_gen_v8_3_5_mem_module
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.blk_mem_gen_v8_3_5_output_stage
# Loading work.blk_mem_gen_v8_3_5_output_stage
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.blk_mem_gen_v8_3_5_softecc_output_reg_stage
# Loading work.blk_mem_gen_v8_3_5_softecc_output_reg_stage
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.blk_mem_axi_regs_fwd_v8_3
# Loading work.blk_mem_axi_regs_fwd_v8_3
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_prefetch_buffer
# Loading work.cnn_layer_accel_prefetch_buffer
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.xilinx_simple_dual_port_no_change_2_clock_ram
# Loading work.xilinx_simple_dual_port_no_change_2_clock_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_weight_table_top
# Loading work.cnn_layer_accel_weight_table_top
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.SRL_bus
# Loading work.SRL_bus
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.xilinx_true_dual_port_no_change_ram
# Loading work.xilinx_true_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_awe_rowbuffers
# Loading work.cnn_layer_accel_awe_rowbuffers
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.xilinx_simple_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.xilinx_simple_dual_port_no_change_ram_v_unit
# Loading work.xilinx_simple_dual_port_no_change_ram_v_unit
# Loading work.xilinx_simple_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_awe_dsps
# Loading work.cnn_layer_accel_awe_dsps
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_ce_dsps
# Loading work.cnn_layer_accel_ce_dsps
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.awe_dsp_input_mux
# Loading work.awe_dsp_input_mux
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_ce_macc_0
# Loading work.cnn_layer_accel_ce_macc_0
# Loading C:/IkennaWorkSpace//simulation//unisims_ver.DSP48E2
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_ce_macc_1
# Loading work.cnn_layer_accel_ce_macc_1
# ** Warning: (vsim-3015) ./cnl_sc2_testbench.sv(194): [PCDPC] - Port size (5 or 5) does not match connection size (1) for port 'conv_out_fmt_cfg'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/verification//cnn_layer_accel_quad_intf.sv(73).
# 
#         Region: /cnl_sc2_testbench/i0_quad_intf
# ** Warning: (vsim-3015) ./cnl_sc2_testbench.sv(194): [PCDPC] - Port size (32 or 32) does not match connection size (10) for port 'output_row'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/verification//cnn_layer_accel_quad_intf.sv(87).
# 
#         Region: /cnl_sc2_testbench/i0_quad_intf
# ** Warning: (vsim-3015) ./cnl_sc2_testbench.sv(194): [PCDPC] - Port size (32 or 32) does not match connection size (10) for port 'output_col'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/verification//cnn_layer_accel_quad_intf.sv(88).
# 
#         Region: /cnl_sc2_testbench/i0_quad_intf
# ** Warning: (vsim-3015) ./cnl_sc2_testbench.sv(194): [PCDPC] - Port size (32 or 32) does not match connection size (10) for port 'output_depth'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/verification//cnn_layer_accel_quad_intf.sv(89).
# 
#         Region: /cnl_sc2_testbench/i0_quad_intf
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(320): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(320): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(320): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(320): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(320): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(320): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(320): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(137): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'fifo_fwft'. The port definition is at: ../../hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(320): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(320): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(320): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(320): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(320): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(320): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(320): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(137): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'fifo_fwft'. The port definition is at: ../../hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram
# ** Warning: (vsim-3017) ../../hardware/verilog/cnn_layer_accel_quad.v(386): [TFMPC] - Too few port connections. Expected 28, found 26.
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(386): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(386): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3722) ../../hardware/verilog/cnn_layer_accel_quad.v(386): [TFMPC] - Missing connection for port 'ce0_last_kernel'.
# 
# ** Warning: (vsim-3722) ../../hardware/verilog/cnn_layer_accel_quad.v(386): [TFMPC] - Missing connection for port 'ce1_last_kernel'.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(416): [PCDPC] - Port size (48 or 48) does not match connection size (32) for port 'cascade_datain'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_dsps.v(38).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(416): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'cascade_datain_valid'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_dsps.v(40).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(320): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(320): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(320): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(320): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(320): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(320): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(320): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(137): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'fifo_fwft'. The port definition is at: ../../hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(320): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(320): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(320): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(320): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(320): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(320): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(320): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(137): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'fifo_fwft'. The port definition is at: ../../hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram
# ** Warning: (vsim-3017) ../../hardware/verilog/cnn_layer_accel_quad.v(386): [TFMPC] - Too few port connections. Expected 28, found 26.
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(386): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(386): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3722) ../../hardware/verilog/cnn_layer_accel_quad.v(386): [TFMPC] - Missing connection for port 'ce0_last_kernel'.
# 
# ** Warning: (vsim-3722) ../../hardware/verilog/cnn_layer_accel_quad.v(386): [TFMPC] - Missing connection for port 'ce1_last_kernel'.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(320): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(320): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(320): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(320): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(320): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(320): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(320): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(137): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'fifo_fwft'. The port definition is at: ../../hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(320): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(320): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(320): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(320): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(320): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(320): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(320): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(137): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'fifo_fwft'. The port definition is at: ../../hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram
# ** Warning: (vsim-3017) ../../hardware/verilog/cnn_layer_accel_quad.v(386): [TFMPC] - Too few port connections. Expected 28, found 26.
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(386): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(386): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3722) ../../hardware/verilog/cnn_layer_accel_quad.v(386): [TFMPC] - Missing connection for port 'ce0_last_kernel'.
# 
# ** Warning: (vsim-3722) ../../hardware/verilog/cnn_layer_accel_quad.v(386): [TFMPC] - Missing connection for port 'ce1_last_kernel'.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(320): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(320): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(320): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(320): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(320): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(320): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(320): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(137): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'fifo_fwft'. The port definition is at: ../../hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(320): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(320): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(320): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(320): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(320): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(320): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(320): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(137): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'fifo_fwft'. The port definition is at: ../../hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram
# ** Warning: (vsim-3017) ../../hardware/verilog/cnn_layer_accel_quad.v(386): [TFMPC] - Too few port connections. Expected 28, found 26.
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(386): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(386): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3722) ../../hardware/verilog/cnn_layer_accel_quad.v(386): [TFMPC] - Missing connection for port 'ce0_last_kernel'.
# 
# ** Warning: (vsim-3722) ../../hardware/verilog/cnn_layer_accel_quad.v(386): [TFMPC] - Missing connection for port 'ce1_last_kernel'.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(501): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'stride'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_quad_bram_ctrl.v(38).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl
run -all
# Block Memory Generator module cnl_sc2_testbench.i0_cnn_layer_accel_quad.i0_pixel_sequence_data_bram.inst.native_mem_module.blk_mem_gen_v8_3_5_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# // Created Specific Test ----------------------------------------
# // Test Index:            0
# // Num Input Rows:        19
# // Num Input Cols:        19
# // Input Depth:           8
# // Num Kernels:           2
# // Kernel size:           3
# // Stride                 1
# // Padding:               0
# // Upsample               0
# // Num Output Rows:       17
# // Num Output Cols:       17
# // Num Acl Output Rows:   17
# // Num Acl Output Cols:   19
# // Conv Output Format:    1
# // Created Specific Test ----------------------------------------
# 
# 
# ** Warning: (vsim-8233) ../../hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(142): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 0 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(142): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 0 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(142): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 0 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(142): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 0 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(142): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 0 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(142): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 0 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(142): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 0 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(142): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 0 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(137): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 0 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(137): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 0 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(137): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 0 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(137): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 0 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(137): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 0 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(137): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 0 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(137): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 0 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(137): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 0 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(142): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 4 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(142): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 4 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(142): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 4 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(142): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 4 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(142): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 4 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(142): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 4 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(142): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 4 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(142): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 4 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# // Started Running Test -----------------------------------------
# // At Time:               120
# // Test Index:            0
# // Started Running Test -----------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 120
# // Test Index: 0
# // Started Sending Quad Config
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 120
# // Test Index: 0
# // Finished Sending Quad Config
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 120
# // Test Index: 0
# // Started Sending Pixel Sequence Config
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 10380
# // Test Index: 0
# // Finished Sending Pixel Sequence Config
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 10380
# // Test Index: 0
# // Sending Kernel Config
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 10424
# // Test Index: 0
# // Finished Kernel Config
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 10424
# // Test Index: 0
# // Started Sending Kernel Data
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 10508
# // Test Index: 0
# // Finished Sending kernel Data
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 10508
# // Test Index: 0
# // Sent Job Accept
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 10560
# // Test Index: 0
# // Recieved Job Accept
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 10560
# // Test Index: 0
# // Began Sending Pixel Data
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 10580
# // Test Index: 0
# // Started Servicing Job Fetch Request
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 11000
# // Test Index: 0
# // Finished Servicing Job Fetch Request
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 11080
# // Test Index: 0
# // Started Servicing Job Fetch Request
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 11500
# // Test Index: 0
# // Finished Servicing Job Fetch Request
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 11580
# // Test Index: 0
# // Started Servicing Job Fetch Request
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 12000
# // Test Index: 0
# // Finished Servicing Job Fetch Request
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 12080
# // Test Index: 0
# // Started Servicing Job Fetch Request
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 12500
# // Test Index: 0
# // Finished Servicing Job Fetch Request
# // --------------------------------------------------------------
# 
# 
run -all
# // --------------------------------------------------------------
# // At Time: 13320
# // Test Index: 0
# // Started Servicing Job Fetch Request
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 13740
# // Test Index: 0
# // Finished Servicing Job Fetch Request
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 14540
# // Test Index: 0
# // Started Servicing Job Fetch Request
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 14960
# // Test Index: 0
# // Finished Servicing Job Fetch Request
# // --------------------------------------------------------------
# 
# 
do startsim_sc2.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module glbl
# ** Warning: [8] C:/Xilinx/Vivado/2016.4/data/verilog/src//glbl.v(6): (vlog-2605) empty port name in port list.
# 
# 
# Top level modules:
# 	glbl
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module clock_gen
# 
# Top level modules:
# 	clock_gen
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnl_sc2_testbench
# -- Compiling interface cnn_layer_accel_quad_intf
# ** Warning: cnl_sc2_generator.sv(115): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	cnl_sc2_testbench
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# -- Compiling package cnl_sc2_environment_sv_unit
# ** Warning: cnl_sc2_generator.sv(115): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: ./cnl_sc2_generator.sv(115): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: cnl_sc2_generator.sv(115): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: cnl_sc2_generator.sv(115): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: cnl_sc2_generator.sv(115): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# -- Compiling package cnl_sc2_driver_sv_unit
# ** Warning: cnl_sc2_generator.sv(115): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_awe_rowbuffers
# 
# Top level modules:
# 	cnn_layer_accel_awe_rowbuffers
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_prefetch_buffer
# 
# Top level modules:
# 	cnn_layer_accel_prefetch_buffer
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling package xilinx_simple_dual_port_no_change_ram_v_unit
# -- Compiling module xilinx_simple_dual_port_no_change_ram
# 
# Top level modules:
# 	xilinx_simple_dual_port_no_change_ram
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module xilinx_true_dual_port_no_change_ram
# 
# Top level modules:
# 	xilinx_true_dual_port_no_change_ram
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module xilinx_simple_dual_port_no_change_2_clock_ram
# 
# Top level modules:
# 	xilinx_simple_dual_port_no_change_2_clock_ram
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_quad_bram_ctrl
# 
# Top level modules:
# 	cnn_layer_accel_quad_bram_ctrl
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_quad
# 
# Top level modules:
# 	cnn_layer_accel_quad
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module SRL_bit
# 
# Top level modules:
# 	SRL_bit
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module SRL_bus
# 
# Top level modules:
# 	SRL_bus
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_table_top
# ** Warning: [8] ../../hardware/verilog/cnn_layer_accel_weight_table_top.v(151): (vlog-2623) Undefined variable: next_kernel_d1.
# 
# 
# Top level modules:
# 	cnn_layer_accel_weight_table_top
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_sequence_table0
# 
# Top level modules:
# 	cnn_layer_accel_weight_sequence_table0
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_sequence_table1
# 
# Top level modules:
# 	cnn_layer_accel_weight_sequence_table1
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_awe_dsps
# 
# Top level modules:
# 	cnn_layer_accel_awe_dsps
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_dsps
# ** Warning: ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): (vlog-2249) Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(314): (vlog-2576) [BSOB] - Bit-select into 'dsp_0_C_stage_reg' is out of bounds.
# 
# ** Warning: ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(489): (vlog-2249) Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(492): (vlog-2576) [BSOB] - Bit-select into 'dsp_1_C_stage_reg' is out of bounds.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_dsps
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_macc_0
# ** Warning: [8] ../../hardware/verilog/cnn_layer_accel_ce_macc_0.v(173): (vlog-2623) Undefined variable: MULTSIGNOUT.
# 
# ** Warning: [8] ../../hardware/verilog/cnn_layer_accel_ce_macc_0.v(188): (vlog-2623) Undefined variable: MULTSIGNIN.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_macc_0
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_macc_1
# ** Warning: [8] ../../hardware/verilog/cnn_layer_accel_ce_macc_1.v(173): (vlog-2623) Undefined variable: MULTSIGNOUT.
# 
# ** Warning: [8] ../../hardware/verilog/cnn_layer_accel_ce_macc_1.v(188): (vlog-2623) Undefined variable: MULTSIGNIN.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_macc_1
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module awe_dsp_input_mux
# 
# Top level modules:
# 	awe_dsp_input_mux
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module signal_ext
# 
# Top level modules:
# 	signal_ext
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module STATE_LOGIC_v8_3
# -- Compiling module beh_vlog_muxf7_v8_3
# -- Compiling module beh_vlog_ff_clr_v8_3
# -- Compiling module beh_vlog_ff_pre_v8_3
# -- Compiling module beh_vlog_ff_ce_clr_v8_3
# -- Compiling module write_netlist_v8_3
# -- Compiling module read_netlist_v8_3
# -- Compiling module blk_mem_axi_write_wrapper_beh_v8_3
# -- Compiling module blk_mem_axi_read_wrapper_beh_v8_3
# -- Compiling module blk_mem_axi_regs_fwd_v8_3
# -- Compiling module blk_mem_gen_v8_3_5_output_stage
# -- Compiling module blk_mem_gen_v8_3_5_softecc_output_reg_stage
# -- Compiling module blk_mem_gen_v8_3_5_mem_module
# -- Compiling module blk_mem_gen_v8_3_5
# 
# Top level modules:
# 	blk_mem_gen_v8_3_5
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module pixel_sequence_data_bram
# 
# Top level modules:
# 	pixel_sequence_data_bram
# vsim +notimingchecks +nowarnTSCALE -L work -L C:/IkennaWorkSpace//simulation//verif_lib -L C:/IkennaWorkSpace//simulation//soc_it_common -L C:/IkennaWorkSpace//simulation//soc_it_capi -L C:/IkennaWorkSpace//simulation//secureip -L C:/IkennaWorkSpace//simulation//unisims_ver -L C:/IkennaWorkSpace//simulation//simprims_ver -L C:/IkennaWorkSpace//simulation//unimacro_ver -L C:/IkennaWorkSpace//simulation//unifast_ver -L C:/IkennaWorkSpace//simulation//blk_mem_gen_v8_3_5 -fsmdebug -c -t 1ns -novopt work.glbl work.cnl_sc2_testbench 
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.glbl
# Loading sv_std.std
# Loading work.glbl
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnl_sc2_testbench
# Loading work.cnl_sc2_testbench
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.clock_gen
# Loading work.clock_gen
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_quad
# Loading work.cnn_layer_accel_quad
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.pixel_sequence_data_bram
# Loading work.pixel_sequence_data_bram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.blk_mem_gen_v8_3_5
# Loading work.blk_mem_gen_v8_3_5
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_weight_sequence_table0
# Loading work.cnn_layer_accel_weight_sequence_table0
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_weight_sequence_table1
# Loading work.cnn_layer_accel_weight_sequence_table1
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_quad_bram_ctrl
# Loading work.cnn_layer_accel_quad_bram_ctrl
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.SRL_bit
# Loading work.SRL_bit
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.blk_mem_gen_v8_3_5_mem_module
# Loading work.blk_mem_gen_v8_3_5_mem_module
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.blk_mem_gen_v8_3_5_output_stage
# Loading work.blk_mem_gen_v8_3_5_output_stage
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.blk_mem_gen_v8_3_5_softecc_output_reg_stage
# Loading work.blk_mem_gen_v8_3_5_softecc_output_reg_stage
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.blk_mem_axi_regs_fwd_v8_3
# Loading work.blk_mem_axi_regs_fwd_v8_3
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_prefetch_buffer
# Loading work.cnn_layer_accel_prefetch_buffer
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.xilinx_simple_dual_port_no_change_2_clock_ram
# Loading work.xilinx_simple_dual_port_no_change_2_clock_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_weight_table_top
# Loading work.cnn_layer_accel_weight_table_top
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.SRL_bus
# Loading work.SRL_bus
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.xilinx_true_dual_port_no_change_ram
# Loading work.xilinx_true_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_awe_rowbuffers
# Loading work.cnn_layer_accel_awe_rowbuffers
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.xilinx_simple_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.xilinx_simple_dual_port_no_change_ram_v_unit
# Loading work.xilinx_simple_dual_port_no_change_ram_v_unit
# Loading work.xilinx_simple_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_awe_dsps
# Loading work.cnn_layer_accel_awe_dsps
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_ce_dsps
# Loading work.cnn_layer_accel_ce_dsps
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.awe_dsp_input_mux
# Loading work.awe_dsp_input_mux
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_ce_macc_0
# Loading work.cnn_layer_accel_ce_macc_0
# Loading C:/IkennaWorkSpace//simulation//unisims_ver.DSP48E2
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_ce_macc_1
# Loading work.cnn_layer_accel_ce_macc_1
# ** Warning: (vsim-3015) ./cnl_sc2_testbench.sv(194): [PCDPC] - Port size (5 or 5) does not match connection size (1) for port 'conv_out_fmt_cfg'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/verification//cnn_layer_accel_quad_intf.sv(73).
# 
#         Region: /cnl_sc2_testbench/i0_quad_intf
# ** Warning: (vsim-3015) ./cnl_sc2_testbench.sv(194): [PCDPC] - Port size (32 or 32) does not match connection size (10) for port 'output_row'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/verification//cnn_layer_accel_quad_intf.sv(87).
# 
#         Region: /cnl_sc2_testbench/i0_quad_intf
# ** Warning: (vsim-3015) ./cnl_sc2_testbench.sv(194): [PCDPC] - Port size (32 or 32) does not match connection size (10) for port 'output_col'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/verification//cnn_layer_accel_quad_intf.sv(88).
# 
#         Region: /cnl_sc2_testbench/i0_quad_intf
# ** Warning: (vsim-3015) ./cnl_sc2_testbench.sv(194): [PCDPC] - Port size (32 or 32) does not match connection size (10) for port 'output_depth'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/verification//cnn_layer_accel_quad_intf.sv(89).
# 
#         Region: /cnl_sc2_testbench/i0_quad_intf
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(320): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(320): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(320): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(320): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(320): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(320): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(320): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(137): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'fifo_fwft'. The port definition is at: ../../hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(320): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(320): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(320): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(320): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(320): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(320): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(320): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(137): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'fifo_fwft'. The port definition is at: ../../hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram
# ** Warning: (vsim-3017) ../../hardware/verilog/cnn_layer_accel_quad.v(386): [TFMPC] - Too few port connections. Expected 28, found 26.
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(386): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(386): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3722) ../../hardware/verilog/cnn_layer_accel_quad.v(386): [TFMPC] - Missing connection for port 'ce0_last_kernel'.
# 
# ** Warning: (vsim-3722) ../../hardware/verilog/cnn_layer_accel_quad.v(386): [TFMPC] - Missing connection for port 'ce1_last_kernel'.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(416): [PCDPC] - Port size (48 or 48) does not match connection size (32) for port 'cascade_datain'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_dsps.v(38).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(416): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'cascade_datain_valid'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_dsps.v(40).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(320): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(320): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(320): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(320): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(320): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(320): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(320): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(137): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'fifo_fwft'. The port definition is at: ../../hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(320): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(320): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(320): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(320): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(320): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(320): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(320): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(137): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'fifo_fwft'. The port definition is at: ../../hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram
# ** Warning: (vsim-3017) ../../hardware/verilog/cnn_layer_accel_quad.v(386): [TFMPC] - Too few port connections. Expected 28, found 26.
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(386): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(386): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3722) ../../hardware/verilog/cnn_layer_accel_quad.v(386): [TFMPC] - Missing connection for port 'ce0_last_kernel'.
# 
# ** Warning: (vsim-3722) ../../hardware/verilog/cnn_layer_accel_quad.v(386): [TFMPC] - Missing connection for port 'ce1_last_kernel'.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(320): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(320): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(320): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(320): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(320): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(320): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(320): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(137): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'fifo_fwft'. The port definition is at: ../../hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(320): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(320): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(320): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(320): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(320): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(320): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(320): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(137): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'fifo_fwft'. The port definition is at: ../../hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram
# ** Warning: (vsim-3017) ../../hardware/verilog/cnn_layer_accel_quad.v(386): [TFMPC] - Too few port connections. Expected 28, found 26.
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(386): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(386): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3722) ../../hardware/verilog/cnn_layer_accel_quad.v(386): [TFMPC] - Missing connection for port 'ce0_last_kernel'.
# 
# ** Warning: (vsim-3722) ../../hardware/verilog/cnn_layer_accel_quad.v(386): [TFMPC] - Missing connection for port 'ce1_last_kernel'.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(320): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(320): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(320): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(320): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(320): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(320): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(320): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(137): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'fifo_fwft'. The port definition is at: ../../hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(320): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(320): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(320): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(320): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(320): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(320): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(320): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(137): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'fifo_fwft'. The port definition is at: ../../hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram
# ** Warning: (vsim-3017) ../../hardware/verilog/cnn_layer_accel_quad.v(386): [TFMPC] - Too few port connections. Expected 28, found 26.
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(386): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(386): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3722) ../../hardware/verilog/cnn_layer_accel_quad.v(386): [TFMPC] - Missing connection for port 'ce0_last_kernel'.
# 
# ** Warning: (vsim-3722) ../../hardware/verilog/cnn_layer_accel_quad.v(386): [TFMPC] - Missing connection for port 'ce1_last_kernel'.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(501): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'stride'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_quad_bram_ctrl.v(38).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl
run -all
# Block Memory Generator module cnl_sc2_testbench.i0_cnn_layer_accel_quad.i0_pixel_sequence_data_bram.inst.native_mem_module.blk_mem_gen_v8_3_5_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# // Created Specific Test ----------------------------------------
# // Test Index:            0
# // Num Input Rows:        19
# // Num Input Cols:        19
# // Input Depth:           8
# // Num Kernels:           2
# // Kernel size:           3
# // Stride                 1
# // Padding:               0
# // Upsample               0
# // Num Output Rows:       17
# // Num Output Cols:       17
# // Num Acl Output Rows:   17
# // Num Acl Output Cols:   19
# // Conv Output Format:    1
# // Created Specific Test ----------------------------------------
# 
# 
# ** Warning: (vsim-8233) ../../hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(142): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 0 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(142): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 0 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(142): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 0 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(142): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 0 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(142): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 0 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(142): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 0 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(142): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 0 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(142): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 0 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(137): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 0 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(137): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 0 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(137): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 0 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(137): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 0 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(137): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 0 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(137): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 0 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(137): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 0 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(137): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 0 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(142): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 4 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(142): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 4 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(142): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 4 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(142): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 4 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(142): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 4 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(142): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 4 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(142): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 4 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(142): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 4 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# // Started Running Test -----------------------------------------
# // At Time:               120
# // Test Index:            0
# // Started Running Test -----------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 120
# // Test Index: 0
# // Started Sending Quad Config
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 120
# // Test Index: 0
# // Finished Sending Quad Config
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 120
# // Test Index: 0
# // Started Sending Pixel Sequence Config
# // --------------------------------------------------------------
# 
# 
run -all
# // --------------------------------------------------------------
# // At Time: 10380
# // Test Index: 0
# // Finished Sending Pixel Sequence Config
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 10380
# // Test Index: 0
# // Sending Kernel Config
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 10424
# // Test Index: 0
# // Finished Kernel Config
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 10424
# // Test Index: 0
# // Started Sending Kernel Data
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 10508
# // Test Index: 0
# // Finished Sending kernel Data
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 10508
# // Test Index: 0
# // Sent Job Accept
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 10560
# // Test Index: 0
# // Recieved Job Accept
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 10560
# // Test Index: 0
# // Began Sending Pixel Data
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 10580
# // Test Index: 0
# // Started Servicing Job Fetch Request
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 11000
# // Test Index: 0
# // Finished Servicing Job Fetch Request
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 11080
# // Test Index: 0
# // Started Servicing Job Fetch Request
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 11500
# // Test Index: 0
# // Finished Servicing Job Fetch Request
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 11580
# // Test Index: 0
# // Started Servicing Job Fetch Request
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 12000
# // Test Index: 0
# // Finished Servicing Job Fetch Request
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 12080
# // Test Index: 0
# // Started Servicing Job Fetch Request
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 12500
# // Test Index: 0
# // Finished Servicing Job Fetch Request
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 13320
# // Test Index: 0
# // Started Servicing Job Fetch Request
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 13740
# // Test Index: 0
# // Finished Servicing Job Fetch Request
# // --------------------------------------------------------------
# 
# 
do startsim_sc2.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module glbl
# ** Warning: [8] C:/Xilinx/Vivado/2016.4/data/verilog/src//glbl.v(6): (vlog-2605) empty port name in port list.
# 
# 
# Top level modules:
# 	glbl
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module clock_gen
# 
# Top level modules:
# 	clock_gen
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnl_sc2_testbench
# -- Compiling interface cnn_layer_accel_quad_intf
# ** Warning: cnl_sc2_generator.sv(115): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	cnl_sc2_testbench
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# -- Compiling package cnl_sc2_environment_sv_unit
# ** Warning: cnl_sc2_generator.sv(115): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: ./cnl_sc2_generator.sv(115): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: cnl_sc2_generator.sv(115): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: cnl_sc2_generator.sv(115): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: cnl_sc2_generator.sv(115): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# -- Compiling package cnl_sc2_driver_sv_unit
# ** Warning: cnl_sc2_generator.sv(115): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_awe_rowbuffers
# 
# Top level modules:
# 	cnn_layer_accel_awe_rowbuffers
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_prefetch_buffer
# 
# Top level modules:
# 	cnn_layer_accel_prefetch_buffer
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling package xilinx_simple_dual_port_no_change_ram_v_unit
# -- Compiling module xilinx_simple_dual_port_no_change_ram
# 
# Top level modules:
# 	xilinx_simple_dual_port_no_change_ram
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module xilinx_true_dual_port_no_change_ram
# 
# Top level modules:
# 	xilinx_true_dual_port_no_change_ram
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module xilinx_simple_dual_port_no_change_2_clock_ram
# 
# Top level modules:
# 	xilinx_simple_dual_port_no_change_2_clock_ram
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_quad_bram_ctrl
# 
# Top level modules:
# 	cnn_layer_accel_quad_bram_ctrl
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_quad
# 
# Top level modules:
# 	cnn_layer_accel_quad
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module SRL_bit
# 
# Top level modules:
# 	SRL_bit
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module SRL_bus
# 
# Top level modules:
# 	SRL_bus
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_table_top
# ** Warning: [8] ../../hardware/verilog/cnn_layer_accel_weight_table_top.v(151): (vlog-2623) Undefined variable: next_kernel_d1.
# 
# 
# Top level modules:
# 	cnn_layer_accel_weight_table_top
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_sequence_table0
# 
# Top level modules:
# 	cnn_layer_accel_weight_sequence_table0
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_sequence_table1
# 
# Top level modules:
# 	cnn_layer_accel_weight_sequence_table1
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_awe_dsps
# 
# Top level modules:
# 	cnn_layer_accel_awe_dsps
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_dsps
# ** Warning: ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): (vlog-2249) Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(314): (vlog-2576) [BSOB] - Bit-select into 'dsp_0_C_stage_reg' is out of bounds.
# 
# ** Warning: ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(489): (vlog-2249) Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(492): (vlog-2576) [BSOB] - Bit-select into 'dsp_1_C_stage_reg' is out of bounds.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_dsps
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_macc_0
# ** Warning: [8] ../../hardware/verilog/cnn_layer_accel_ce_macc_0.v(173): (vlog-2623) Undefined variable: MULTSIGNOUT.
# 
# ** Warning: [8] ../../hardware/verilog/cnn_layer_accel_ce_macc_0.v(188): (vlog-2623) Undefined variable: MULTSIGNIN.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_macc_0
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_macc_1
# ** Warning: [8] ../../hardware/verilog/cnn_layer_accel_ce_macc_1.v(173): (vlog-2623) Undefined variable: MULTSIGNOUT.
# 
# ** Warning: [8] ../../hardware/verilog/cnn_layer_accel_ce_macc_1.v(188): (vlog-2623) Undefined variable: MULTSIGNIN.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_macc_1
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module awe_dsp_input_mux
# 
# Top level modules:
# 	awe_dsp_input_mux
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module signal_ext
# 
# Top level modules:
# 	signal_ext
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module STATE_LOGIC_v8_3
# -- Compiling module beh_vlog_muxf7_v8_3
# -- Compiling module beh_vlog_ff_clr_v8_3
# -- Compiling module beh_vlog_ff_pre_v8_3
# -- Compiling module beh_vlog_ff_ce_clr_v8_3
# -- Compiling module write_netlist_v8_3
# -- Compiling module read_netlist_v8_3
# -- Compiling module blk_mem_axi_write_wrapper_beh_v8_3
# -- Compiling module blk_mem_axi_read_wrapper_beh_v8_3
# -- Compiling module blk_mem_axi_regs_fwd_v8_3
# -- Compiling module blk_mem_gen_v8_3_5_output_stage
# -- Compiling module blk_mem_gen_v8_3_5_softecc_output_reg_stage
# -- Compiling module blk_mem_gen_v8_3_5_mem_module
# -- Compiling module blk_mem_gen_v8_3_5
# 
# Top level modules:
# 	blk_mem_gen_v8_3_5
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module pixel_sequence_data_bram
# 
# Top level modules:
# 	pixel_sequence_data_bram
# vsim +notimingchecks +nowarnTSCALE -L work -L C:/IkennaWorkSpace//simulation//verif_lib -L C:/IkennaWorkSpace//simulation//soc_it_common -L C:/IkennaWorkSpace//simulation//soc_it_capi -L C:/IkennaWorkSpace//simulation//secureip -L C:/IkennaWorkSpace//simulation//unisims_ver -L C:/IkennaWorkSpace//simulation//simprims_ver -L C:/IkennaWorkSpace//simulation//unimacro_ver -L C:/IkennaWorkSpace//simulation//unifast_ver -L C:/IkennaWorkSpace//simulation//blk_mem_gen_v8_3_5 -fsmdebug -c -t 1ns -novopt work.glbl work.cnl_sc2_testbench 
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.glbl
# Loading sv_std.std
# Loading work.glbl
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnl_sc2_testbench
# Loading work.cnl_sc2_testbench
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.clock_gen
# Loading work.clock_gen
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_quad
# Loading work.cnn_layer_accel_quad
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.pixel_sequence_data_bram
# Loading work.pixel_sequence_data_bram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.blk_mem_gen_v8_3_5
# Loading work.blk_mem_gen_v8_3_5
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_weight_sequence_table0
# Loading work.cnn_layer_accel_weight_sequence_table0
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_weight_sequence_table1
# Loading work.cnn_layer_accel_weight_sequence_table1
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_quad_bram_ctrl
# Loading work.cnn_layer_accel_quad_bram_ctrl
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.SRL_bit
# Loading work.SRL_bit
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.blk_mem_gen_v8_3_5_mem_module
# Loading work.blk_mem_gen_v8_3_5_mem_module
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.blk_mem_gen_v8_3_5_output_stage
# Loading work.blk_mem_gen_v8_3_5_output_stage
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.blk_mem_gen_v8_3_5_softecc_output_reg_stage
# Loading work.blk_mem_gen_v8_3_5_softecc_output_reg_stage
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.blk_mem_axi_regs_fwd_v8_3
# Loading work.blk_mem_axi_regs_fwd_v8_3
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_prefetch_buffer
# Loading work.cnn_layer_accel_prefetch_buffer
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.xilinx_simple_dual_port_no_change_2_clock_ram
# Loading work.xilinx_simple_dual_port_no_change_2_clock_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_weight_table_top
# Loading work.cnn_layer_accel_weight_table_top
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.SRL_bus
# Loading work.SRL_bus
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.xilinx_true_dual_port_no_change_ram
# Loading work.xilinx_true_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_awe_rowbuffers
# Loading work.cnn_layer_accel_awe_rowbuffers
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.xilinx_simple_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.xilinx_simple_dual_port_no_change_ram_v_unit
# Loading work.xilinx_simple_dual_port_no_change_ram_v_unit
# Loading work.xilinx_simple_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_awe_dsps
# Loading work.cnn_layer_accel_awe_dsps
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_ce_dsps
# Loading work.cnn_layer_accel_ce_dsps
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.awe_dsp_input_mux
# Loading work.awe_dsp_input_mux
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_ce_macc_0
# Loading work.cnn_layer_accel_ce_macc_0
# Loading C:/IkennaWorkSpace//simulation//unisims_ver.DSP48E2
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_ce_macc_1
# Loading work.cnn_layer_accel_ce_macc_1
# ** Warning: (vsim-3015) ./cnl_sc2_testbench.sv(194): [PCDPC] - Port size (5 or 5) does not match connection size (1) for port 'conv_out_fmt_cfg'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/verification//cnn_layer_accel_quad_intf.sv(73).
# 
#         Region: /cnl_sc2_testbench/i0_quad_intf
# ** Warning: (vsim-3015) ./cnl_sc2_testbench.sv(194): [PCDPC] - Port size (32 or 32) does not match connection size (10) for port 'output_row'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/verification//cnn_layer_accel_quad_intf.sv(87).
# 
#         Region: /cnl_sc2_testbench/i0_quad_intf
# ** Warning: (vsim-3015) ./cnl_sc2_testbench.sv(194): [PCDPC] - Port size (32 or 32) does not match connection size (10) for port 'output_col'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/verification//cnn_layer_accel_quad_intf.sv(88).
# 
#         Region: /cnl_sc2_testbench/i0_quad_intf
# ** Warning: (vsim-3015) ./cnl_sc2_testbench.sv(194): [PCDPC] - Port size (32 or 32) does not match connection size (10) for port 'output_depth'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/verification//cnn_layer_accel_quad_intf.sv(89).
# 
#         Region: /cnl_sc2_testbench/i0_quad_intf
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(320): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(320): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(320): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(320): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(320): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(320): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(320): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(137): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'fifo_fwft'. The port definition is at: ../../hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(320): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(320): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(320): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(320): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(320): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(320): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(320): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(137): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'fifo_fwft'. The port definition is at: ../../hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram
# ** Warning: (vsim-3017) ../../hardware/verilog/cnn_layer_accel_quad.v(386): [TFMPC] - Too few port connections. Expected 28, found 26.
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(386): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(386): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3722) ../../hardware/verilog/cnn_layer_accel_quad.v(386): [TFMPC] - Missing connection for port 'ce0_last_kernel'.
# 
# ** Warning: (vsim-3722) ../../hardware/verilog/cnn_layer_accel_quad.v(386): [TFMPC] - Missing connection for port 'ce1_last_kernel'.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(416): [PCDPC] - Port size (48 or 48) does not match connection size (32) for port 'cascade_datain'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_dsps.v(38).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(416): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'cascade_datain_valid'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_dsps.v(40).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(320): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(320): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(320): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(320): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(320): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(320): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(320): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(137): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'fifo_fwft'. The port definition is at: ../../hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(320): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(320): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(320): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(320): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(320): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(320): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(320): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(137): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'fifo_fwft'. The port definition is at: ../../hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram
# ** Warning: (vsim-3017) ../../hardware/verilog/cnn_layer_accel_quad.v(386): [TFMPC] - Too few port connections. Expected 28, found 26.
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(386): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(386): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3722) ../../hardware/verilog/cnn_layer_accel_quad.v(386): [TFMPC] - Missing connection for port 'ce0_last_kernel'.
# 
# ** Warning: (vsim-3722) ../../hardware/verilog/cnn_layer_accel_quad.v(386): [TFMPC] - Missing connection for port 'ce1_last_kernel'.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(320): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(320): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(320): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(320): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(320): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(320): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(320): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(137): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'fifo_fwft'. The port definition is at: ../../hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(320): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(320): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(320): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(320): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(320): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(320): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(320): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(137): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'fifo_fwft'. The port definition is at: ../../hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram
# ** Warning: (vsim-3017) ../../hardware/verilog/cnn_layer_accel_quad.v(386): [TFMPC] - Too few port connections. Expected 28, found 26.
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(386): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(386): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3722) ../../hardware/verilog/cnn_layer_accel_quad.v(386): [TFMPC] - Missing connection for port 'ce0_last_kernel'.
# 
# ** Warning: (vsim-3722) ../../hardware/verilog/cnn_layer_accel_quad.v(386): [TFMPC] - Missing connection for port 'ce1_last_kernel'.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(320): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(320): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(320): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(320): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(320): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(320): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(320): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(137): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'fifo_fwft'. The port definition is at: ../../hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(320): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(320): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(320): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(320): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(320): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(320): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(320): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(137): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'fifo_fwft'. The port definition is at: ../../hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram
# ** Warning: (vsim-3017) ../../hardware/verilog/cnn_layer_accel_quad.v(386): [TFMPC] - Too few port connections. Expected 28, found 26.
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(386): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(386): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3722) ../../hardware/verilog/cnn_layer_accel_quad.v(386): [TFMPC] - Missing connection for port 'ce0_last_kernel'.
# 
# ** Warning: (vsim-3722) ../../hardware/verilog/cnn_layer_accel_quad.v(386): [TFMPC] - Missing connection for port 'ce1_last_kernel'.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(501): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'stride'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_quad_bram_ctrl.v(38).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl
run -all
# Block Memory Generator module cnl_sc2_testbench.i0_cnn_layer_accel_quad.i0_pixel_sequence_data_bram.inst.native_mem_module.blk_mem_gen_v8_3_5_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# // Created Specific Test ----------------------------------------
# // Test Index:            0
# // Num Input Rows:        19
# // Num Input Cols:        19
# // Input Depth:           8
# // Num Kernels:           2
# // Kernel size:           3
# // Stride                 1
# // Padding:               0
# // Upsample               0
# // Num Output Rows:       17
# // Num Output Cols:       17
# // Num Acl Output Rows:   17
# // Num Acl Output Cols:   19
# // Conv Output Format:    1
# // Created Specific Test ----------------------------------------
# 
# 
# ** Warning: (vsim-8233) ../../hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(142): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 0 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(142): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 0 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(142): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 0 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(142): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 0 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(142): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 0 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(142): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 0 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(142): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 0 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(142): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 0 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(137): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 0 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(137): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 0 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(137): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 0 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(137): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 0 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(137): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 0 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(137): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 0 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(137): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 0 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(137): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 0 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(142): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 4 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(142): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 4 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(142): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 4 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(142): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 4 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(142): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 4 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(142): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 4 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(142): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 4 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(142): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 4 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# // Started Running Test -----------------------------------------
# // At Time:               120
# // Test Index:            0
# // Started Running Test -----------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 120
# // Test Index: 0
# // Started Sending Quad Config
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 120
# // Test Index: 0
# // Finished Sending Quad Config
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 120
# // Test Index: 0
# // Started Sending Pixel Sequence Config
# // --------------------------------------------------------------
# 
# 
run -all
# // --------------------------------------------------------------
# // At Time: 10380
# // Test Index: 0
# // Finished Sending Pixel Sequence Config
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 10380
# // Test Index: 0
# // Sending Kernel Config
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 10424
# // Test Index: 0
# // Finished Kernel Config
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 10424
# // Test Index: 0
# // Started Sending Kernel Data
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 10508
# // Test Index: 0
# // Finished Sending kernel Data
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 10508
# // Test Index: 0
# // Sent Job Accept
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 10560
# // Test Index: 0
# // Recieved Job Accept
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 10560
# // Test Index: 0
# // Began Sending Pixel Data
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 10580
# // Test Index: 0
# // Started Servicing Job Fetch Request
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 11000
# // Test Index: 0
# // Finished Servicing Job Fetch Request
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 11080
# // Test Index: 0
# // Started Servicing Job Fetch Request
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 11500
# // Test Index: 0
# // Finished Servicing Job Fetch Request
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 11580
# // Test Index: 0
# // Started Servicing Job Fetch Request
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 12000
# // Test Index: 0
# // Finished Servicing Job Fetch Request
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 12080
# // Test Index: 0
# // Started Servicing Job Fetch Request
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 12500
# // Test Index: 0
# // Finished Servicing Job Fetch Request
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 13320
# // Test Index: 0
# // Started Servicing Job Fetch Request
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 13740
# // Test Index: 0
# // Finished Servicing Job Fetch Request
# // --------------------------------------------------------------
# 
# 
quit -sim
do startsim_sc2.do
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module glbl
# ** Warning: [8] C:/Xilinx/Vivado/2016.4/data/verilog/src//glbl.v(6): (vlog-2605) empty port name in port list.
# 
# 
# Top level modules:
# 	glbl
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module clock_gen
# 
# Top level modules:
# 	clock_gen
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnl_sc2_testbench
# -- Compiling interface cnn_layer_accel_quad_intf
# ** Warning: cnl_sc2_generator.sv(115): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	cnl_sc2_testbench
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# -- Compiling package cnl_sc2_environment_sv_unit
# ** Warning: cnl_sc2_generator.sv(115): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: ./cnl_sc2_generator.sv(115): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: cnl_sc2_generator.sv(115): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: cnl_sc2_generator.sv(115): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: cnl_sc2_generator.sv(115): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# -- Compiling package cnl_sc2_driver_sv_unit
# ** Warning: cnl_sc2_generator.sv(115): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_awe_rowbuffers
# 
# Top level modules:
# 	cnn_layer_accel_awe_rowbuffers
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_prefetch_buffer
# 
# Top level modules:
# 	cnn_layer_accel_prefetch_buffer
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling package xilinx_simple_dual_port_no_change_ram_v_unit
# -- Compiling module xilinx_simple_dual_port_no_change_ram
# 
# Top level modules:
# 	xilinx_simple_dual_port_no_change_ram
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module xilinx_true_dual_port_no_change_ram
# 
# Top level modules:
# 	xilinx_true_dual_port_no_change_ram
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module xilinx_simple_dual_port_no_change_2_clock_ram
# 
# Top level modules:
# 	xilinx_simple_dual_port_no_change_2_clock_ram
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_quad_bram_ctrl
# 
# Top level modules:
# 	cnn_layer_accel_quad_bram_ctrl
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_quad
# 
# Top level modules:
# 	cnn_layer_accel_quad
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module SRL_bit
# 
# Top level modules:
# 	SRL_bit
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module SRL_bus
# 
# Top level modules:
# 	SRL_bus
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_table_top
# ** Warning: [8] ../../hardware/verilog/cnn_layer_accel_weight_table_top.v(151): (vlog-2623) Undefined variable: next_kernel_d1.
# 
# 
# Top level modules:
# 	cnn_layer_accel_weight_table_top
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_sequence_table0
# 
# Top level modules:
# 	cnn_layer_accel_weight_sequence_table0
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_sequence_table1
# 
# Top level modules:
# 	cnn_layer_accel_weight_sequence_table1
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_awe_dsps
# 
# Top level modules:
# 	cnn_layer_accel_awe_dsps
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_dsps
# ** Warning: ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): (vlog-2249) Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(314): (vlog-2576) [BSOB] - Bit-select into 'dsp_0_C_stage_reg' is out of bounds.
# 
# ** Warning: ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(489): (vlog-2249) Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(492): (vlog-2576) [BSOB] - Bit-select into 'dsp_1_C_stage_reg' is out of bounds.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_dsps
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_macc_0
# ** Warning: [8] ../../hardware/verilog/cnn_layer_accel_ce_macc_0.v(173): (vlog-2623) Undefined variable: MULTSIGNOUT.
# 
# ** Warning: [8] ../../hardware/verilog/cnn_layer_accel_ce_macc_0.v(188): (vlog-2623) Undefined variable: MULTSIGNIN.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_macc_0
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_macc_1
# ** Warning: [8] ../../hardware/verilog/cnn_layer_accel_ce_macc_1.v(173): (vlog-2623) Undefined variable: MULTSIGNOUT.
# 
# ** Warning: [8] ../../hardware/verilog/cnn_layer_accel_ce_macc_1.v(188): (vlog-2623) Undefined variable: MULTSIGNIN.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_macc_1
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module awe_dsp_input_mux
# 
# Top level modules:
# 	awe_dsp_input_mux
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module signal_ext
# 
# Top level modules:
# 	signal_ext
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module STATE_LOGIC_v8_3
# -- Compiling module beh_vlog_muxf7_v8_3
# -- Compiling module beh_vlog_ff_clr_v8_3
# -- Compiling module beh_vlog_ff_pre_v8_3
# -- Compiling module beh_vlog_ff_ce_clr_v8_3
# -- Compiling module write_netlist_v8_3
# -- Compiling module read_netlist_v8_3
# -- Compiling module blk_mem_axi_write_wrapper_beh_v8_3
# -- Compiling module blk_mem_axi_read_wrapper_beh_v8_3
# -- Compiling module blk_mem_axi_regs_fwd_v8_3
# -- Compiling module blk_mem_gen_v8_3_5_output_stage
# -- Compiling module blk_mem_gen_v8_3_5_softecc_output_reg_stage
# -- Compiling module blk_mem_gen_v8_3_5_mem_module
# -- Compiling module blk_mem_gen_v8_3_5
# 
# Top level modules:
# 	blk_mem_gen_v8_3_5
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module pixel_sequence_data_bram
# 
# Top level modules:
# 	pixel_sequence_data_bram
# vsim +notimingchecks +nowarnTSCALE -L work -L C:/IkennaWorkSpace//simulation//verif_lib -L C:/IkennaWorkSpace//simulation//soc_it_common -L C:/IkennaWorkSpace//simulation//soc_it_capi -L C:/IkennaWorkSpace//simulation//secureip -L C:/IkennaWorkSpace//simulation//unisims_ver -L C:/IkennaWorkSpace//simulation//simprims_ver -L C:/IkennaWorkSpace//simulation//unimacro_ver -L C:/IkennaWorkSpace//simulation//unifast_ver -L C:/IkennaWorkSpace//simulation//blk_mem_gen_v8_3_5 -fsmdebug -c -t 1ns -novopt work.glbl work.cnl_sc2_testbench 
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.glbl
# Loading sv_std.std
# Loading work.glbl
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnl_sc2_testbench
# Loading work.cnl_sc2_testbench
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.clock_gen
# Loading work.clock_gen
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_quad
# Loading work.cnn_layer_accel_quad
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.pixel_sequence_data_bram
# Loading work.pixel_sequence_data_bram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.blk_mem_gen_v8_3_5
# Loading work.blk_mem_gen_v8_3_5
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_weight_sequence_table0
# Loading work.cnn_layer_accel_weight_sequence_table0
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_weight_sequence_table1
# Loading work.cnn_layer_accel_weight_sequence_table1
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_quad_bram_ctrl
# Loading work.cnn_layer_accel_quad_bram_ctrl
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.SRL_bit
# Loading work.SRL_bit
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.blk_mem_gen_v8_3_5_mem_module
# Loading work.blk_mem_gen_v8_3_5_mem_module
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.blk_mem_gen_v8_3_5_output_stage
# Loading work.blk_mem_gen_v8_3_5_output_stage
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.blk_mem_gen_v8_3_5_softecc_output_reg_stage
# Loading work.blk_mem_gen_v8_3_5_softecc_output_reg_stage
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.blk_mem_axi_regs_fwd_v8_3
# Loading work.blk_mem_axi_regs_fwd_v8_3
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_prefetch_buffer
# Loading work.cnn_layer_accel_prefetch_buffer
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.xilinx_simple_dual_port_no_change_2_clock_ram
# Loading work.xilinx_simple_dual_port_no_change_2_clock_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_weight_table_top
# Loading work.cnn_layer_accel_weight_table_top
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.SRL_bus
# Loading work.SRL_bus
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.xilinx_true_dual_port_no_change_ram
# Loading work.xilinx_true_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_awe_rowbuffers
# Loading work.cnn_layer_accel_awe_rowbuffers
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.xilinx_simple_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.xilinx_simple_dual_port_no_change_ram_v_unit
# Loading work.xilinx_simple_dual_port_no_change_ram_v_unit
# Loading work.xilinx_simple_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_awe_dsps
# Loading work.cnn_layer_accel_awe_dsps
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_ce_dsps
# Loading work.cnn_layer_accel_ce_dsps
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.awe_dsp_input_mux
# Loading work.awe_dsp_input_mux
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_ce_macc_0
# Loading work.cnn_layer_accel_ce_macc_0
# Loading C:/IkennaWorkSpace//simulation//unisims_ver.DSP48E2
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_ce_macc_1
# Loading work.cnn_layer_accel_ce_macc_1
# ** Warning: (vsim-3015) ./cnl_sc2_testbench.sv(194): [PCDPC] - Port size (5 or 5) does not match connection size (1) for port 'conv_out_fmt_cfg'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/verification//cnn_layer_accel_quad_intf.sv(73).
# 
#         Region: /cnl_sc2_testbench/i0_quad_intf
# ** Warning: (vsim-3015) ./cnl_sc2_testbench.sv(194): [PCDPC] - Port size (32 or 32) does not match connection size (10) for port 'output_row'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/verification//cnn_layer_accel_quad_intf.sv(87).
# 
#         Region: /cnl_sc2_testbench/i0_quad_intf
# ** Warning: (vsim-3015) ./cnl_sc2_testbench.sv(194): [PCDPC] - Port size (32 or 32) does not match connection size (10) for port 'output_col'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/verification//cnn_layer_accel_quad_intf.sv(88).
# 
#         Region: /cnl_sc2_testbench/i0_quad_intf
# ** Warning: (vsim-3015) ./cnl_sc2_testbench.sv(194): [PCDPC] - Port size (32 or 32) does not match connection size (10) for port 'output_depth'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/verification//cnn_layer_accel_quad_intf.sv(89).
# 
#         Region: /cnl_sc2_testbench/i0_quad_intf
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(320): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(320): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(320): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(320): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(320): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(320): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(320): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(137): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'fifo_fwft'. The port definition is at: ../../hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(320): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(320): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(320): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(320): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(320): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(320): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(320): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(137): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'fifo_fwft'. The port definition is at: ../../hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram
# ** Warning: (vsim-3017) ../../hardware/verilog/cnn_layer_accel_quad.v(386): [TFMPC] - Too few port connections. Expected 28, found 26.
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(386): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(386): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3722) ../../hardware/verilog/cnn_layer_accel_quad.v(386): [TFMPC] - Missing connection for port 'ce0_last_kernel'.
# 
# ** Warning: (vsim-3722) ../../hardware/verilog/cnn_layer_accel_quad.v(386): [TFMPC] - Missing connection for port 'ce1_last_kernel'.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(416): [PCDPC] - Port size (48 or 48) does not match connection size (32) for port 'cascade_datain'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_dsps.v(38).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(416): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'cascade_datain_valid'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_dsps.v(40).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(320): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(320): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(320): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(320): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(320): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(320): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(320): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(137): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'fifo_fwft'. The port definition is at: ../../hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(320): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(320): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(320): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(320): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(320): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(320): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(320): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(137): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'fifo_fwft'. The port definition is at: ../../hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram
# ** Warning: (vsim-3017) ../../hardware/verilog/cnn_layer_accel_quad.v(386): [TFMPC] - Too few port connections. Expected 28, found 26.
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(386): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(386): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3722) ../../hardware/verilog/cnn_layer_accel_quad.v(386): [TFMPC] - Missing connection for port 'ce0_last_kernel'.
# 
# ** Warning: (vsim-3722) ../../hardware/verilog/cnn_layer_accel_quad.v(386): [TFMPC] - Missing connection for port 'ce1_last_kernel'.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(320): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(320): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(320): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(320): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(320): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(320): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(320): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(137): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'fifo_fwft'. The port definition is at: ../../hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(320): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(320): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(320): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(320): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(320): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(320): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(320): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(137): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'fifo_fwft'. The port definition is at: ../../hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram
# ** Warning: (vsim-3017) ../../hardware/verilog/cnn_layer_accel_quad.v(386): [TFMPC] - Too few port connections. Expected 28, found 26.
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(386): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(386): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3722) ../../hardware/verilog/cnn_layer_accel_quad.v(386): [TFMPC] - Missing connection for port 'ce0_last_kernel'.
# 
# ** Warning: (vsim-3722) ../../hardware/verilog/cnn_layer_accel_quad.v(386): [TFMPC] - Missing connection for port 'ce1_last_kernel'.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(320): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(320): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(320): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(320): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(320): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(320): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(320): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(137): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'fifo_fwft'. The port definition is at: ../../hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(320): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(320): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(320): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(320): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(320): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(320): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(320): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(137): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'fifo_fwft'. The port definition is at: ../../hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram
# ** Warning: (vsim-3017) ../../hardware/verilog/cnn_layer_accel_quad.v(386): [TFMPC] - Too few port connections. Expected 28, found 26.
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(386): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(386): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3722) ../../hardware/verilog/cnn_layer_accel_quad.v(386): [TFMPC] - Missing connection for port 'ce0_last_kernel'.
# 
# ** Warning: (vsim-3722) ../../hardware/verilog/cnn_layer_accel_quad.v(386): [TFMPC] - Missing connection for port 'ce1_last_kernel'.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(501): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'stride'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_quad_bram_ctrl.v(38).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl
run -all
# Block Memory Generator module cnl_sc2_testbench.i0_cnn_layer_accel_quad.i0_pixel_sequence_data_bram.inst.native_mem_module.blk_mem_gen_v8_3_5_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# // Created Specific Test ----------------------------------------
# // Test Index:            0
# // Num Input Rows:        19
# // Num Input Cols:        19
# // Input Depth:           8
# // Num Kernels:           2
# // Kernel size:           3
# // Stride                 1
# // Padding:               0
# // Upsample               0
# // Num Output Rows:       17
# // Num Output Cols:       17
# // Num Acl Output Rows:   17
# // Num Acl Output Cols:   19
# // Conv Output Format:    1
# // Created Specific Test ----------------------------------------
# 
# 
# ** Warning: (vsim-8233) ../../hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(142): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 0 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(142): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 0 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(142): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 0 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(142): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 0 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(142): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 0 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(142): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 0 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(142): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 0 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(142): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 0 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(137): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 0 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(137): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 0 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(137): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 0 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(137): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 0 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(137): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 0 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(137): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 0 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(137): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 0 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(137): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 0 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(142): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 4 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(142): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 4 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(142): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 4 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(142): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 4 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(142): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 4 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(142): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 4 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(142): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 4 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(142): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 4 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# // Started Running Test -----------------------------------------
# // At Time:               120
# // Test Index:            0
# // Started Running Test -----------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 120
# // Test Index: 0
# // Started Sending Quad Config
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 120
# // Test Index: 0
# // Finished Sending Quad Config
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 120
# // Test Index: 0
# // Started Sending Pixel Sequence Config
# // --------------------------------------------------------------
# 
# 
run -all
# // --------------------------------------------------------------
# // At Time: 10380
# // Test Index: 0
# // Finished Sending Pixel Sequence Config
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 10380
# // Test Index: 0
# // Sending Kernel Config
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 10424
# // Test Index: 0
# // Finished Kernel Config
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 10424
# // Test Index: 0
# // Started Sending Kernel Data
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 10508
# // Test Index: 0
# // Finished Sending kernel Data
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 10508
# // Test Index: 0
# // Sent Job Accept
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 10560
# // Test Index: 0
# // Recieved Job Accept
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 10560
# // Test Index: 0
# // Began Sending Pixel Data
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 10580
# // Test Index: 0
# // Started Servicing Job Fetch Request
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 11000
# // Test Index: 0
# // Finished Servicing Job Fetch Request
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 11080
# // Test Index: 0
# // Started Servicing Job Fetch Request
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 11500
# // Test Index: 0
# // Finished Servicing Job Fetch Request
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 11580
# // Test Index: 0
# // Started Servicing Job Fetch Request
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 12000
# // Test Index: 0
# // Finished Servicing Job Fetch Request
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 12080
# // Test Index: 0
# // Started Servicing Job Fetch Request
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 12500
# // Test Index: 0
# // Finished Servicing Job Fetch Request
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 13320
# // Test Index: 0
# // Started Servicing Job Fetch Request
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 13740
# // Test Index: 0
# // Finished Servicing Job Fetch Request
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 14540
# // Test Index: 0
# // Started Servicing Job Fetch Request
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 14960
# // Test Index: 0
# // Finished Servicing Job Fetch Request
# // --------------------------------------------------------------
# 
# 
do startsim_sc2.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module glbl
# ** Warning: [8] C:/Xilinx/Vivado/2016.4/data/verilog/src//glbl.v(6): (vlog-2605) empty port name in port list.
# 
# 
# Top level modules:
# 	glbl
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module clock_gen
# 
# Top level modules:
# 	clock_gen
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnl_sc2_testbench
# -- Compiling interface cnn_layer_accel_quad_intf
# ** Warning: cnl_sc2_generator.sv(115): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	cnl_sc2_testbench
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# -- Compiling package cnl_sc2_environment_sv_unit
# ** Warning: cnl_sc2_generator.sv(115): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: ./cnl_sc2_generator.sv(115): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: cnl_sc2_generator.sv(115): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: cnl_sc2_generator.sv(115): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: cnl_sc2_generator.sv(115): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# -- Compiling package cnl_sc2_driver_sv_unit
# ** Warning: cnl_sc2_generator.sv(115): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_awe_rowbuffers
# 
# Top level modules:
# 	cnn_layer_accel_awe_rowbuffers
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_prefetch_buffer
# 
# Top level modules:
# 	cnn_layer_accel_prefetch_buffer
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling package xilinx_simple_dual_port_no_change_ram_v_unit
# -- Compiling module xilinx_simple_dual_port_no_change_ram
# 
# Top level modules:
# 	xilinx_simple_dual_port_no_change_ram
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module xilinx_true_dual_port_no_change_ram
# 
# Top level modules:
# 	xilinx_true_dual_port_no_change_ram
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module xilinx_simple_dual_port_no_change_2_clock_ram
# 
# Top level modules:
# 	xilinx_simple_dual_port_no_change_2_clock_ram
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_quad_bram_ctrl
# 
# Top level modules:
# 	cnn_layer_accel_quad_bram_ctrl
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_quad
# 
# Top level modules:
# 	cnn_layer_accel_quad
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module SRL_bit
# 
# Top level modules:
# 	SRL_bit
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module SRL_bus
# 
# Top level modules:
# 	SRL_bus
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_table_top
# ** Warning: [8] ../../hardware/verilog/cnn_layer_accel_weight_table_top.v(151): (vlog-2623) Undefined variable: next_kernel_d1.
# 
# 
# Top level modules:
# 	cnn_layer_accel_weight_table_top
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_sequence_table0
# 
# Top level modules:
# 	cnn_layer_accel_weight_sequence_table0
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_sequence_table1
# 
# Top level modules:
# 	cnn_layer_accel_weight_sequence_table1
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_awe_dsps
# 
# Top level modules:
# 	cnn_layer_accel_awe_dsps
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_dsps
# ** Warning: ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): (vlog-2249) Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(314): (vlog-2576) [BSOB] - Bit-select into 'dsp_0_C_stage_reg' is out of bounds.
# 
# ** Warning: ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(489): (vlog-2249) Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(492): (vlog-2576) [BSOB] - Bit-select into 'dsp_1_C_stage_reg' is out of bounds.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_dsps
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_macc_0
# ** Warning: [8] ../../hardware/verilog/cnn_layer_accel_ce_macc_0.v(173): (vlog-2623) Undefined variable: MULTSIGNOUT.
# 
# ** Warning: [8] ../../hardware/verilog/cnn_layer_accel_ce_macc_0.v(188): (vlog-2623) Undefined variable: MULTSIGNIN.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_macc_0
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_macc_1
# ** Warning: [8] ../../hardware/verilog/cnn_layer_accel_ce_macc_1.v(173): (vlog-2623) Undefined variable: MULTSIGNOUT.
# 
# ** Warning: [8] ../../hardware/verilog/cnn_layer_accel_ce_macc_1.v(188): (vlog-2623) Undefined variable: MULTSIGNIN.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_macc_1
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module awe_dsp_input_mux
# 
# Top level modules:
# 	awe_dsp_input_mux
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module signal_ext
# 
# Top level modules:
# 	signal_ext
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module STATE_LOGIC_v8_3
# -- Compiling module beh_vlog_muxf7_v8_3
# -- Compiling module beh_vlog_ff_clr_v8_3
# -- Compiling module beh_vlog_ff_pre_v8_3
# -- Compiling module beh_vlog_ff_ce_clr_v8_3
# -- Compiling module write_netlist_v8_3
# -- Compiling module read_netlist_v8_3
# -- Compiling module blk_mem_axi_write_wrapper_beh_v8_3
# -- Compiling module blk_mem_axi_read_wrapper_beh_v8_3
# -- Compiling module blk_mem_axi_regs_fwd_v8_3
# -- Compiling module blk_mem_gen_v8_3_5_output_stage
# -- Compiling module blk_mem_gen_v8_3_5_softecc_output_reg_stage
# -- Compiling module blk_mem_gen_v8_3_5_mem_module
# -- Compiling module blk_mem_gen_v8_3_5
# 
# Top level modules:
# 	blk_mem_gen_v8_3_5
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module pixel_sequence_data_bram
# 
# Top level modules:
# 	pixel_sequence_data_bram
# vsim +notimingchecks +nowarnTSCALE -L work -L C:/IkennaWorkSpace//simulation//verif_lib -L C:/IkennaWorkSpace//simulation//soc_it_common -L C:/IkennaWorkSpace//simulation//soc_it_capi -L C:/IkennaWorkSpace//simulation//secureip -L C:/IkennaWorkSpace//simulation//unisims_ver -L C:/IkennaWorkSpace//simulation//simprims_ver -L C:/IkennaWorkSpace//simulation//unimacro_ver -L C:/IkennaWorkSpace//simulation//unifast_ver -L C:/IkennaWorkSpace//simulation//blk_mem_gen_v8_3_5 -fsmdebug -c -t 1ns -novopt work.glbl work.cnl_sc2_testbench 
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.glbl
# Loading sv_std.std
# Loading work.glbl
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnl_sc2_testbench
# Loading work.cnl_sc2_testbench
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.clock_gen
# Loading work.clock_gen
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_quad
# Loading work.cnn_layer_accel_quad
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.pixel_sequence_data_bram
# Loading work.pixel_sequence_data_bram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.blk_mem_gen_v8_3_5
# Loading work.blk_mem_gen_v8_3_5
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_weight_sequence_table0
# Loading work.cnn_layer_accel_weight_sequence_table0
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_weight_sequence_table1
# Loading work.cnn_layer_accel_weight_sequence_table1
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_quad_bram_ctrl
# Loading work.cnn_layer_accel_quad_bram_ctrl
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.SRL_bit
# Loading work.SRL_bit
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.blk_mem_gen_v8_3_5_mem_module
# Loading work.blk_mem_gen_v8_3_5_mem_module
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.blk_mem_gen_v8_3_5_output_stage
# Loading work.blk_mem_gen_v8_3_5_output_stage
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.blk_mem_gen_v8_3_5_softecc_output_reg_stage
# Loading work.blk_mem_gen_v8_3_5_softecc_output_reg_stage
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.blk_mem_axi_regs_fwd_v8_3
# Loading work.blk_mem_axi_regs_fwd_v8_3
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_prefetch_buffer
# Loading work.cnn_layer_accel_prefetch_buffer
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.xilinx_simple_dual_port_no_change_2_clock_ram
# Loading work.xilinx_simple_dual_port_no_change_2_clock_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_weight_table_top
# Loading work.cnn_layer_accel_weight_table_top
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.SRL_bus
# Loading work.SRL_bus
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.xilinx_true_dual_port_no_change_ram
# Loading work.xilinx_true_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_awe_rowbuffers
# Loading work.cnn_layer_accel_awe_rowbuffers
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.xilinx_simple_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.xilinx_simple_dual_port_no_change_ram_v_unit
# Loading work.xilinx_simple_dual_port_no_change_ram_v_unit
# Loading work.xilinx_simple_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_awe_dsps
# Loading work.cnn_layer_accel_awe_dsps
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_ce_dsps
# Loading work.cnn_layer_accel_ce_dsps
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.awe_dsp_input_mux
# Loading work.awe_dsp_input_mux
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_ce_macc_0
# Loading work.cnn_layer_accel_ce_macc_0
# Loading C:/IkennaWorkSpace//simulation//unisims_ver.DSP48E2
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_ce_macc_1
# Loading work.cnn_layer_accel_ce_macc_1
# ** Warning: (vsim-3015) ./cnl_sc2_testbench.sv(194): [PCDPC] - Port size (5 or 5) does not match connection size (1) for port 'conv_out_fmt_cfg'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/verification//cnn_layer_accel_quad_intf.sv(73).
# 
#         Region: /cnl_sc2_testbench/i0_quad_intf
# ** Warning: (vsim-3015) ./cnl_sc2_testbench.sv(194): [PCDPC] - Port size (32 or 32) does not match connection size (10) for port 'output_row'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/verification//cnn_layer_accel_quad_intf.sv(87).
# 
#         Region: /cnl_sc2_testbench/i0_quad_intf
# ** Warning: (vsim-3015) ./cnl_sc2_testbench.sv(194): [PCDPC] - Port size (32 or 32) does not match connection size (10) for port 'output_col'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/verification//cnn_layer_accel_quad_intf.sv(88).
# 
#         Region: /cnl_sc2_testbench/i0_quad_intf
# ** Warning: (vsim-3015) ./cnl_sc2_testbench.sv(194): [PCDPC] - Port size (32 or 32) does not match connection size (10) for port 'output_depth'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/verification//cnn_layer_accel_quad_intf.sv(89).
# 
#         Region: /cnl_sc2_testbench/i0_quad_intf
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(320): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(320): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(320): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(320): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(320): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(320): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(320): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(137): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'fifo_fwft'. The port definition is at: ../../hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(320): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(320): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(320): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(320): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(320): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(320): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(320): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(137): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'fifo_fwft'. The port definition is at: ../../hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram
# ** Warning: (vsim-3017) ../../hardware/verilog/cnn_layer_accel_quad.v(386): [TFMPC] - Too few port connections. Expected 28, found 26.
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(386): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(386): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3722) ../../hardware/verilog/cnn_layer_accel_quad.v(386): [TFMPC] - Missing connection for port 'ce0_last_kernel'.
# 
# ** Warning: (vsim-3722) ../../hardware/verilog/cnn_layer_accel_quad.v(386): [TFMPC] - Missing connection for port 'ce1_last_kernel'.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(416): [PCDPC] - Port size (48 or 48) does not match connection size (32) for port 'cascade_datain'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_dsps.v(38).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(416): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'cascade_datain_valid'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_dsps.v(40).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(320): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(320): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(320): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(320): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(320): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(320): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(320): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(137): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'fifo_fwft'. The port definition is at: ../../hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(320): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(320): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(320): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(320): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(320): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(320): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(320): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(137): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'fifo_fwft'. The port definition is at: ../../hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram
# ** Warning: (vsim-3017) ../../hardware/verilog/cnn_layer_accel_quad.v(386): [TFMPC] - Too few port connections. Expected 28, found 26.
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(386): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(386): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3722) ../../hardware/verilog/cnn_layer_accel_quad.v(386): [TFMPC] - Missing connection for port 'ce0_last_kernel'.
# 
# ** Warning: (vsim-3722) ../../hardware/verilog/cnn_layer_accel_quad.v(386): [TFMPC] - Missing connection for port 'ce1_last_kernel'.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(320): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(320): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(320): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(320): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(320): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(320): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(320): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(137): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'fifo_fwft'. The port definition is at: ../../hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(320): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(320): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(320): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(320): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(320): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(320): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(320): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(137): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'fifo_fwft'. The port definition is at: ../../hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram
# ** Warning: (vsim-3017) ../../hardware/verilog/cnn_layer_accel_quad.v(386): [TFMPC] - Too few port connections. Expected 28, found 26.
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(386): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(386): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3722) ../../hardware/verilog/cnn_layer_accel_quad.v(386): [TFMPC] - Missing connection for port 'ce0_last_kernel'.
# 
# ** Warning: (vsim-3722) ../../hardware/verilog/cnn_layer_accel_quad.v(386): [TFMPC] - Missing connection for port 'ce1_last_kernel'.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(320): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(320): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(320): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(320): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(320): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(320): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(320): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(137): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'fifo_fwft'. The port definition is at: ../../hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(320): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(320): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(320): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(320): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(320): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(320): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(320): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(137): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'fifo_fwft'. The port definition is at: ../../hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram
# ** Warning: (vsim-3017) ../../hardware/verilog/cnn_layer_accel_quad.v(386): [TFMPC] - Too few port connections. Expected 28, found 26.
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(386): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(386): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3722) ../../hardware/verilog/cnn_layer_accel_quad.v(386): [TFMPC] - Missing connection for port 'ce0_last_kernel'.
# 
# ** Warning: (vsim-3722) ../../hardware/verilog/cnn_layer_accel_quad.v(386): [TFMPC] - Missing connection for port 'ce1_last_kernel'.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(501): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'stride'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_quad_bram_ctrl.v(38).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl
run -all
# Block Memory Generator module cnl_sc2_testbench.i0_cnn_layer_accel_quad.i0_pixel_sequence_data_bram.inst.native_mem_module.blk_mem_gen_v8_3_5_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# // Created Specific Test ----------------------------------------
# // Test Index:            0
# // Num Input Rows:        19
# // Num Input Cols:        19
# // Input Depth:           8
# // Num Kernels:           2
# // Kernel size:           3
# // Stride                 1
# // Padding:               0
# // Upsample               0
# // Num Output Rows:       17
# // Num Output Cols:       17
# // Num Acl Output Rows:   17
# // Num Acl Output Cols:   19
# // Conv Output Format:    1
# // Created Specific Test ----------------------------------------
# 
# 
# ** Warning: (vsim-8233) ../../hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(142): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 0 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(142): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 0 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(142): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 0 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(142): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 0 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(142): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 0 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(142): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 0 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(142): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 0 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(142): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 0 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(137): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 0 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(137): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 0 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(137): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 0 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(137): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 0 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(137): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 0 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(137): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 0 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(137): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 0 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(137): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 0 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(142): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 4 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(142): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 4 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(142): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 4 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(142): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 4 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(142): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 4 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(142): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 4 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(142): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 4 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(142): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 4 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# // Started Running Test -----------------------------------------
# // At Time:               120
# // Test Index:            0
# // Started Running Test -----------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 120
# // Test Index: 0
# // Started Sending Quad Config
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 120
# // Test Index: 0
# // Finished Sending Quad Config
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 120
# // Test Index: 0
# // Started Sending Pixel Sequence Config
# // --------------------------------------------------------------
# 
# 
run -all
# // --------------------------------------------------------------
# // At Time: 10380
# // Test Index: 0
# // Finished Sending Pixel Sequence Config
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 10380
# // Test Index: 0
# // Sending Kernel Config
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 10424
# // Test Index: 0
# // Finished Kernel Config
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 10424
# // Test Index: 0
# // Started Sending Kernel Data
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 10508
# // Test Index: 0
# // Finished Sending kernel Data
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 10508
# // Test Index: 0
# // Sent Job Accept
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 10560
# // Test Index: 0
# // Recieved Job Accept
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 10560
# // Test Index: 0
# // Began Sending Pixel Data
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 10580
# // Test Index: 0
# // Started Servicing Job Fetch Request
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 11000
# // Test Index: 0
# // Finished Servicing Job Fetch Request
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 11080
# // Test Index: 0
# // Started Servicing Job Fetch Request
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 11500
# // Test Index: 0
# // Finished Servicing Job Fetch Request
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 11580
# // Test Index: 0
# // Started Servicing Job Fetch Request
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 12000
# // Test Index: 0
# // Finished Servicing Job Fetch Request
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 12080
# // Test Index: 0
# // Started Servicing Job Fetch Request
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 12500
# // Test Index: 0
# // Finished Servicing Job Fetch Request
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 13320
# // Test Index: 0
# // Started Servicing Job Fetch Request
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 13740
# // Test Index: 0
# // Finished Servicing Job Fetch Request
# // --------------------------------------------------------------
# 
# 
run -all
# // --------------------------------------------------------------
# // At Time: 14540
# // Test Index: 0
# // Started Servicing Job Fetch Request
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 14960
# // Test Index: 0
# // Finished Servicing Job Fetch Request
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 15760
# // Test Index: 0
# // Started Servicing Job Fetch Request
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 16180
# // Test Index: 0
# // Finished Servicing Job Fetch Request
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 16980
# // Test Index: 0
# // Started Servicing Job Fetch Request
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 17400
# // Test Index: 0
# // Finished Servicing Job Fetch Request
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 18200
# // Test Index: 0
# // Started Servicing Job Fetch Request
# // --------------------------------------------------------------
# 
# 
do startsim_sc2.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module glbl
# ** Warning: [8] C:/Xilinx/Vivado/2016.4/data/verilog/src//glbl.v(6): (vlog-2605) empty port name in port list.
# 
# 
# Top level modules:
# 	glbl
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module clock_gen
# 
# Top level modules:
# 	clock_gen
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnl_sc2_testbench
# -- Compiling interface cnn_layer_accel_quad_intf
# ** Warning: cnl_sc2_generator.sv(115): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	cnl_sc2_testbench
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# -- Compiling package cnl_sc2_environment_sv_unit
# ** Warning: cnl_sc2_generator.sv(115): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: ./cnl_sc2_generator.sv(115): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: cnl_sc2_generator.sv(115): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: cnl_sc2_generator.sv(115): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: cnl_sc2_generator.sv(115): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# -- Compiling package cnl_sc2_driver_sv_unit
# ** Warning: cnl_sc2_generator.sv(115): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_awe_rowbuffers
# 
# Top level modules:
# 	cnn_layer_accel_awe_rowbuffers
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_prefetch_buffer
# 
# Top level modules:
# 	cnn_layer_accel_prefetch_buffer
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling package xilinx_simple_dual_port_no_change_ram_v_unit
# -- Compiling module xilinx_simple_dual_port_no_change_ram
# 
# Top level modules:
# 	xilinx_simple_dual_port_no_change_ram
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module xilinx_true_dual_port_no_change_ram
# 
# Top level modules:
# 	xilinx_true_dual_port_no_change_ram
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module xilinx_simple_dual_port_no_change_2_clock_ram
# 
# Top level modules:
# 	xilinx_simple_dual_port_no_change_2_clock_ram
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_quad_bram_ctrl
# 
# Top level modules:
# 	cnn_layer_accel_quad_bram_ctrl
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_quad
# 
# Top level modules:
# 	cnn_layer_accel_quad
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module SRL_bit
# 
# Top level modules:
# 	SRL_bit
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module SRL_bus
# 
# Top level modules:
# 	SRL_bus
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_table_top
# ** Warning: [8] ../../hardware/verilog/cnn_layer_accel_weight_table_top.v(151): (vlog-2623) Undefined variable: next_kernel_d1.
# 
# 
# Top level modules:
# 	cnn_layer_accel_weight_table_top
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_sequence_table0
# 
# Top level modules:
# 	cnn_layer_accel_weight_sequence_table0
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_sequence_table1
# 
# Top level modules:
# 	cnn_layer_accel_weight_sequence_table1
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_awe_dsps
# 
# Top level modules:
# 	cnn_layer_accel_awe_dsps
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_dsps
# ** Warning: ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): (vlog-2249) Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(314): (vlog-2576) [BSOB] - Bit-select into 'dsp_0_C_stage_reg' is out of bounds.
# 
# ** Warning: ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(489): (vlog-2249) Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(492): (vlog-2576) [BSOB] - Bit-select into 'dsp_1_C_stage_reg' is out of bounds.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_dsps
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_macc_0
# ** Warning: [8] ../../hardware/verilog/cnn_layer_accel_ce_macc_0.v(173): (vlog-2623) Undefined variable: MULTSIGNOUT.
# 
# ** Warning: [8] ../../hardware/verilog/cnn_layer_accel_ce_macc_0.v(188): (vlog-2623) Undefined variable: MULTSIGNIN.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_macc_0
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_macc_1
# ** Warning: [8] ../../hardware/verilog/cnn_layer_accel_ce_macc_1.v(173): (vlog-2623) Undefined variable: MULTSIGNOUT.
# 
# ** Warning: [8] ../../hardware/verilog/cnn_layer_accel_ce_macc_1.v(188): (vlog-2623) Undefined variable: MULTSIGNIN.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_macc_1
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module awe_dsp_input_mux
# 
# Top level modules:
# 	awe_dsp_input_mux
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module signal_ext
# 
# Top level modules:
# 	signal_ext
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module STATE_LOGIC_v8_3
# -- Compiling module beh_vlog_muxf7_v8_3
# -- Compiling module beh_vlog_ff_clr_v8_3
# -- Compiling module beh_vlog_ff_pre_v8_3
# -- Compiling module beh_vlog_ff_ce_clr_v8_3
# -- Compiling module write_netlist_v8_3
# -- Compiling module read_netlist_v8_3
# -- Compiling module blk_mem_axi_write_wrapper_beh_v8_3
# -- Compiling module blk_mem_axi_read_wrapper_beh_v8_3
# -- Compiling module blk_mem_axi_regs_fwd_v8_3
# -- Compiling module blk_mem_gen_v8_3_5_output_stage
# -- Compiling module blk_mem_gen_v8_3_5_softecc_output_reg_stage
# -- Compiling module blk_mem_gen_v8_3_5_mem_module
# -- Compiling module blk_mem_gen_v8_3_5
# 
# Top level modules:
# 	blk_mem_gen_v8_3_5
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module pixel_sequence_data_bram
# 
# Top level modules:
# 	pixel_sequence_data_bram
# vsim +notimingchecks +nowarnTSCALE -L work -L C:/IkennaWorkSpace//simulation//verif_lib -L C:/IkennaWorkSpace//simulation//soc_it_common -L C:/IkennaWorkSpace//simulation//soc_it_capi -L C:/IkennaWorkSpace//simulation//secureip -L C:/IkennaWorkSpace//simulation//unisims_ver -L C:/IkennaWorkSpace//simulation//simprims_ver -L C:/IkennaWorkSpace//simulation//unimacro_ver -L C:/IkennaWorkSpace//simulation//unifast_ver -L C:/IkennaWorkSpace//simulation//blk_mem_gen_v8_3_5 -fsmdebug -c -t 1ns -novopt work.glbl work.cnl_sc2_testbench 
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.glbl
# Loading sv_std.std
# Loading work.glbl
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnl_sc2_testbench
# Loading work.cnl_sc2_testbench
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.clock_gen
# Loading work.clock_gen
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_quad
# Loading work.cnn_layer_accel_quad
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.pixel_sequence_data_bram
# Loading work.pixel_sequence_data_bram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.blk_mem_gen_v8_3_5
# Loading work.blk_mem_gen_v8_3_5
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_weight_sequence_table0
# Loading work.cnn_layer_accel_weight_sequence_table0
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_weight_sequence_table1
# Loading work.cnn_layer_accel_weight_sequence_table1
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_quad_bram_ctrl
# Loading work.cnn_layer_accel_quad_bram_ctrl
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.SRL_bit
# Loading work.SRL_bit
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.blk_mem_gen_v8_3_5_mem_module
# Loading work.blk_mem_gen_v8_3_5_mem_module
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.blk_mem_gen_v8_3_5_output_stage
# Loading work.blk_mem_gen_v8_3_5_output_stage
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.blk_mem_gen_v8_3_5_softecc_output_reg_stage
# Loading work.blk_mem_gen_v8_3_5_softecc_output_reg_stage
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.blk_mem_axi_regs_fwd_v8_3
# Loading work.blk_mem_axi_regs_fwd_v8_3
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_prefetch_buffer
# Loading work.cnn_layer_accel_prefetch_buffer
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.xilinx_simple_dual_port_no_change_2_clock_ram
# Loading work.xilinx_simple_dual_port_no_change_2_clock_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_weight_table_top
# Loading work.cnn_layer_accel_weight_table_top
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.SRL_bus
# Loading work.SRL_bus
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.xilinx_true_dual_port_no_change_ram
# Loading work.xilinx_true_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_awe_rowbuffers
# Loading work.cnn_layer_accel_awe_rowbuffers
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.xilinx_simple_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.xilinx_simple_dual_port_no_change_ram_v_unit
# Loading work.xilinx_simple_dual_port_no_change_ram_v_unit
# Loading work.xilinx_simple_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_awe_dsps
# Loading work.cnn_layer_accel_awe_dsps
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_ce_dsps
# Loading work.cnn_layer_accel_ce_dsps
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.awe_dsp_input_mux
# Loading work.awe_dsp_input_mux
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_ce_macc_0
# Loading work.cnn_layer_accel_ce_macc_0
# Loading C:/IkennaWorkSpace//simulation//unisims_ver.DSP48E2
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_ce_macc_1
# Loading work.cnn_layer_accel_ce_macc_1
# ** Warning: (vsim-3015) ./cnl_sc2_testbench.sv(194): [PCDPC] - Port size (5 or 5) does not match connection size (1) for port 'conv_out_fmt_cfg'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/verification//cnn_layer_accel_quad_intf.sv(73).
# 
#         Region: /cnl_sc2_testbench/i0_quad_intf
# ** Warning: (vsim-3015) ./cnl_sc2_testbench.sv(194): [PCDPC] - Port size (32 or 32) does not match connection size (10) for port 'output_row'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/verification//cnn_layer_accel_quad_intf.sv(87).
# 
#         Region: /cnl_sc2_testbench/i0_quad_intf
# ** Warning: (vsim-3015) ./cnl_sc2_testbench.sv(194): [PCDPC] - Port size (32 or 32) does not match connection size (10) for port 'output_col'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/verification//cnn_layer_accel_quad_intf.sv(88).
# 
#         Region: /cnl_sc2_testbench/i0_quad_intf
# ** Warning: (vsim-3015) ./cnl_sc2_testbench.sv(194): [PCDPC] - Port size (32 or 32) does not match connection size (10) for port 'output_depth'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/verification//cnn_layer_accel_quad_intf.sv(89).
# 
#         Region: /cnl_sc2_testbench/i0_quad_intf
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(320): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(320): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(320): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(320): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(320): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(320): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(320): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(137): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'fifo_fwft'. The port definition is at: ../../hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(320): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(320): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(320): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(320): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(320): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(320): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(320): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(137): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'fifo_fwft'. The port definition is at: ../../hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram
# ** Warning: (vsim-3017) ../../hardware/verilog/cnn_layer_accel_quad.v(386): [TFMPC] - Too few port connections. Expected 28, found 26.
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(386): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(386): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3722) ../../hardware/verilog/cnn_layer_accel_quad.v(386): [TFMPC] - Missing connection for port 'ce0_last_kernel'.
# 
# ** Warning: (vsim-3722) ../../hardware/verilog/cnn_layer_accel_quad.v(386): [TFMPC] - Missing connection for port 'ce1_last_kernel'.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(416): [PCDPC] - Port size (48 or 48) does not match connection size (32) for port 'cascade_datain'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_dsps.v(38).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(416): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'cascade_datain_valid'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_dsps.v(40).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(320): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(320): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(320): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(320): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(320): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(320): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(320): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(137): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'fifo_fwft'. The port definition is at: ../../hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(320): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(320): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(320): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(320): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(320): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(320): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(320): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(137): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'fifo_fwft'. The port definition is at: ../../hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram
# ** Warning: (vsim-3017) ../../hardware/verilog/cnn_layer_accel_quad.v(386): [TFMPC] - Too few port connections. Expected 28, found 26.
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(386): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(386): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3722) ../../hardware/verilog/cnn_layer_accel_quad.v(386): [TFMPC] - Missing connection for port 'ce0_last_kernel'.
# 
# ** Warning: (vsim-3722) ../../hardware/verilog/cnn_layer_accel_quad.v(386): [TFMPC] - Missing connection for port 'ce1_last_kernel'.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(320): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(320): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(320): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(320): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(320): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(320): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(320): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(137): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'fifo_fwft'. The port definition is at: ../../hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(320): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(320): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(320): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(320): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(320): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(320): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(320): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(137): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'fifo_fwft'. The port definition is at: ../../hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram
# ** Warning: (vsim-3017) ../../hardware/verilog/cnn_layer_accel_quad.v(386): [TFMPC] - Too few port connections. Expected 28, found 26.
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(386): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(386): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3722) ../../hardware/verilog/cnn_layer_accel_quad.v(386): [TFMPC] - Missing connection for port 'ce0_last_kernel'.
# 
# ** Warning: (vsim-3722) ../../hardware/verilog/cnn_layer_accel_quad.v(386): [TFMPC] - Missing connection for port 'ce1_last_kernel'.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(320): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(320): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(320): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(320): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(320): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(320): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(320): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(137): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'fifo_fwft'. The port definition is at: ../../hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(320): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(320): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(320): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(320): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(320): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(320): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(320): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(137): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'fifo_fwft'. The port definition is at: ../../hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram
# ** Warning: (vsim-3017) ../../hardware/verilog/cnn_layer_accel_quad.v(386): [TFMPC] - Too few port connections. Expected 28, found 26.
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(386): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(386): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3722) ../../hardware/verilog/cnn_layer_accel_quad.v(386): [TFMPC] - Missing connection for port 'ce0_last_kernel'.
# 
# ** Warning: (vsim-3722) ../../hardware/verilog/cnn_layer_accel_quad.v(386): [TFMPC] - Missing connection for port 'ce1_last_kernel'.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(501): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'stride'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_quad_bram_ctrl.v(38).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl
run -all
# Block Memory Generator module cnl_sc2_testbench.i0_cnn_layer_accel_quad.i0_pixel_sequence_data_bram.inst.native_mem_module.blk_mem_gen_v8_3_5_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# // Created Specific Test ----------------------------------------
# // Test Index:            0
# // Num Input Rows:        19
# // Num Input Cols:        19
# // Input Depth:           8
# // Num Kernels:           2
# // Kernel size:           3
# // Stride                 1
# // Padding:               0
# // Upsample               0
# // Num Output Rows:       17
# // Num Output Cols:       17
# // Num Acl Output Rows:   17
# // Num Acl Output Cols:   19
# // Conv Output Format:    1
# // Created Specific Test ----------------------------------------
# 
# 
# ** Warning: (vsim-8233) ../../hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(142): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 0 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(142): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 0 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(142): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 0 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(142): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 0 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(142): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 0 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(142): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 0 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(142): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 0 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(142): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 0 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(137): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 0 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(137): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 0 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(137): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 0 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(137): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 0 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(137): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 0 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(137): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 0 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(137): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 0 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(137): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 0 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(142): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 4 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(142): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 4 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(142): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 4 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(142): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 4 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(142): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 4 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(142): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 4 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(142): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 4 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(142): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 4 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# // Started Running Test -----------------------------------------
# // At Time:               120
# // Test Index:            0
# // Started Running Test -----------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 120
# // Test Index: 0
# // Started Sending Quad Config
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 120
# // Test Index: 0
# // Finished Sending Quad Config
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 120
# // Test Index: 0
# // Started Sending Pixel Sequence Config
# // --------------------------------------------------------------
# 
# 
run -all
# // --------------------------------------------------------------
# // At Time: 10380
# // Test Index: 0
# // Finished Sending Pixel Sequence Config
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 10380
# // Test Index: 0
# // Sending Kernel Config
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 10424
# // Test Index: 0
# // Finished Kernel Config
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 10424
# // Test Index: 0
# // Started Sending Kernel Data
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 10508
# // Test Index: 0
# // Finished Sending kernel Data
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 10508
# // Test Index: 0
# // Sent Job Accept
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 10560
# // Test Index: 0
# // Recieved Job Accept
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 10560
# // Test Index: 0
# // Began Sending Pixel Data
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 10580
# // Test Index: 0
# // Started Servicing Job Fetch Request
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 11000
# // Test Index: 0
# // Finished Servicing Job Fetch Request
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 11080
# // Test Index: 0
# // Started Servicing Job Fetch Request
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 11500
# // Test Index: 0
# // Finished Servicing Job Fetch Request
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 11580
# // Test Index: 0
# // Started Servicing Job Fetch Request
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 12000
# // Test Index: 0
# // Finished Servicing Job Fetch Request
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 12080
# // Test Index: 0
# // Started Servicing Job Fetch Request
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 12500
# // Test Index: 0
# // Finished Servicing Job Fetch Request
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 13320
# // Test Index: 0
# // Started Servicing Job Fetch Request
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 13740
# // Test Index: 0
# // Finished Servicing Job Fetch Request
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 14540
# // Test Index: 0
# // Started Servicing Job Fetch Request
# // --------------------------------------------------------------
# 
# 
restart
# Loading sv_std.std
# Loading work.glbl
# Loading work.cnl_sc2_testbench
# Loading work.clock_gen
# Loading work.cnn_layer_accel_quad
# Loading work.pixel_sequence_data_bram
# Loading work.blk_mem_gen_v8_3_5
# Loading work.cnn_layer_accel_weight_sequence_table0
# Loading work.cnn_layer_accel_weight_sequence_table1
# Loading work.cnn_layer_accel_quad_bram_ctrl
# Loading work.SRL_bit
# Loading work.blk_mem_gen_v8_3_5_mem_module
# Loading work.blk_mem_gen_v8_3_5_output_stage
# Loading work.blk_mem_gen_v8_3_5_softecc_output_reg_stage
# Loading work.blk_mem_axi_regs_fwd_v8_3
# Loading work.cnn_layer_accel_prefetch_buffer
# Loading work.xilinx_simple_dual_port_no_change_2_clock_ram
# Loading work.cnn_layer_accel_weight_table_top
# Loading work.SRL_bus
# Loading work.xilinx_true_dual_port_no_change_ram
# Loading work.cnn_layer_accel_awe_rowbuffers
# Loading work.xilinx_simple_dual_port_no_change_ram_v_unit
# Loading work.xilinx_simple_dual_port_no_change_ram
# Loading work.cnn_layer_accel_awe_dsps
# Loading work.cnn_layer_accel_ce_dsps
# Loading work.awe_dsp_input_mux
# Loading work.cnn_layer_accel_ce_macc_0
# Loading work.cnn_layer_accel_ce_macc_1
# ** Warning: (vsim-3015) ./cnl_sc2_testbench.sv(194): [PCDPC] - Port size (5 or 5) does not match connection size (1) for port 'conv_out_fmt_cfg'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/verification//cnn_layer_accel_quad_intf.sv(73).
# 
#         Region: /cnl_sc2_testbench/i0_quad_intf
# ** Warning: (vsim-3015) ./cnl_sc2_testbench.sv(194): [PCDPC] - Port size (32 or 32) does not match connection size (10) for port 'output_row'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/verification//cnn_layer_accel_quad_intf.sv(87).
# 
#         Region: /cnl_sc2_testbench/i0_quad_intf
# ** Warning: (vsim-3015) ./cnl_sc2_testbench.sv(194): [PCDPC] - Port size (32 or 32) does not match connection size (10) for port 'output_col'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/verification//cnn_layer_accel_quad_intf.sv(88).
# 
#         Region: /cnl_sc2_testbench/i0_quad_intf
# ** Warning: (vsim-3015) ./cnl_sc2_testbench.sv(194): [PCDPC] - Port size (32 or 32) does not match connection size (10) for port 'output_depth'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/verification//cnn_layer_accel_quad_intf.sv(89).
# 
#         Region: /cnl_sc2_testbench/i0_quad_intf
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(320): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(320): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(320): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(320): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(320): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(320): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(320): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(137): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'fifo_fwft'. The port definition is at: ../../hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(320): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(320): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(320): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(320): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(320): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(320): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(320): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(137): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'fifo_fwft'. The port definition is at: ../../hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram
# ** Warning: (vsim-3017) ../../hardware/verilog/cnn_layer_accel_quad.v(386): [TFMPC] - Too few port connections. Expected 28, found 26.
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(386): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(386): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3722) ../../hardware/verilog/cnn_layer_accel_quad.v(386): [TFMPC] - Missing connection for port 'ce0_last_kernel'.
# 
# ** Warning: (vsim-3722) ../../hardware/verilog/cnn_layer_accel_quad.v(386): [TFMPC] - Missing connection for port 'ce1_last_kernel'.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(416): [PCDPC] - Port size (48 or 48) does not match connection size (32) for port 'cascade_datain'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_dsps.v(38).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(416): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'cascade_datain_valid'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_dsps.v(40).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(320): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(320): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(320): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(320): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(320): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(320): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(320): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(137): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'fifo_fwft'. The port definition is at: ../../hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(320): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(320): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(320): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(320): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(320): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(320): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(320): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(137): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'fifo_fwft'. The port definition is at: ../../hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram
# ** Warning: (vsim-3017) ../../hardware/verilog/cnn_layer_accel_quad.v(386): [TFMPC] - Too few port connections. Expected 28, found 26.
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(386): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(386): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3722) ../../hardware/verilog/cnn_layer_accel_quad.v(386): [TFMPC] - Missing connection for port 'ce0_last_kernel'.
# 
# ** Warning: (vsim-3722) ../../hardware/verilog/cnn_layer_accel_quad.v(386): [TFMPC] - Missing connection for port 'ce1_last_kernel'.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(320): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(320): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(320): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(320): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(320): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(320): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(320): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(137): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'fifo_fwft'. The port definition is at: ../../hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(320): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(320): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(320): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(320): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(320): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(320): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(320): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(137): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'fifo_fwft'. The port definition is at: ../../hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram
# ** Warning: (vsim-3017) ../../hardware/verilog/cnn_layer_accel_quad.v(386): [TFMPC] - Too few port connections. Expected 28, found 26.
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(386): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(386): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3722) ../../hardware/verilog/cnn_layer_accel_quad.v(386): [TFMPC] - Missing connection for port 'ce0_last_kernel'.
# 
# ** Warning: (vsim-3722) ../../hardware/verilog/cnn_layer_accel_quad.v(386): [TFMPC] - Missing connection for port 'ce1_last_kernel'.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(320): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(320): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(320): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(320): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(320): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(320): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(320): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(137): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'fifo_fwft'. The port definition is at: ../../hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(320): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(320): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(320): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(320): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(320): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(320): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(320): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(137): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'fifo_fwft'. The port definition is at: ../../hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram
# ** Warning: (vsim-3017) ../../hardware/verilog/cnn_layer_accel_quad.v(386): [TFMPC] - Too few port connections. Expected 28, found 26.
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(386): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(386): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3722) ../../hardware/verilog/cnn_layer_accel_quad.v(386): [TFMPC] - Missing connection for port 'ce0_last_kernel'.
# 
# ** Warning: (vsim-3722) ../../hardware/verilog/cnn_layer_accel_quad.v(386): [TFMPC] - Missing connection for port 'ce1_last_kernel'.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(501): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'stride'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_quad_bram_ctrl.v(38).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl
run -all
# Block Memory Generator module cnl_sc2_testbench.i0_cnn_layer_accel_quad.i0_pixel_sequence_data_bram.inst.native_mem_module.blk_mem_gen_v8_3_5_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# // Created Specific Test ----------------------------------------
# // Test Index:            0
# // Num Input Rows:        19
# // Num Input Cols:        19
# // Input Depth:           8
# // Num Kernels:           2
# // Kernel size:           3
# // Stride                 1
# // Padding:               0
# // Upsample               0
# // Num Output Rows:       17
# // Num Output Cols:       17
# // Num Acl Output Rows:   17
# // Num Acl Output Cols:   19
# // Conv Output Format:    1
# // Created Specific Test ----------------------------------------
# 
# 
# ** Warning: (vsim-8233) ../../hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(142): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 0 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(142): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 0 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(142): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 0 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(142): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 0 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(142): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 0 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(142): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 0 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(142): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 0 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(142): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 0 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(137): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 0 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(137): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 0 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(137): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 0 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(137): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 0 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(137): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 0 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(137): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 0 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(137): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 0 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(137): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 0 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(142): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 4 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(142): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 4 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(142): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 4 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(142): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 4 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(142): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 4 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(142): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 4 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(142): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 4 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(142): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 4 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# // Started Running Test -----------------------------------------
# // At Time:               120
# // Test Index:            0
# // Started Running Test -----------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 120
# // Test Index: 0
# // Started Sending Quad Config
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 120
# // Test Index: 0
# // Finished Sending Quad Config
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 120
# // Test Index: 0
# // Started Sending Pixel Sequence Config
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 10380
# // Test Index: 0
# // Finished Sending Pixel Sequence Config
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 10380
# // Test Index: 0
# // Sending Kernel Config
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 10424
# // Test Index: 0
# // Finished Kernel Config
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 10424
# // Test Index: 0
# // Started Sending Kernel Data
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 10508
# // Test Index: 0
# // Finished Sending kernel Data
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 10508
# // Test Index: 0
# // Sent Job Accept
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 10560
# // Test Index: 0
# // Recieved Job Accept
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 10560
# // Test Index: 0
# // Began Sending Pixel Data
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 10580
# // Test Index: 0
# // Started Servicing Job Fetch Request
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 11000
# // Test Index: 0
# // Finished Servicing Job Fetch Request
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 11080
# // Test Index: 0
# // Started Servicing Job Fetch Request
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 11500
# // Test Index: 0
# // Finished Servicing Job Fetch Request
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 11580
# // Test Index: 0
# // Started Servicing Job Fetch Request
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 12000
# // Test Index: 0
# // Finished Servicing Job Fetch Request
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 12080
# // Test Index: 0
# // Started Servicing Job Fetch Request
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 12500
# // Test Index: 0
# // Finished Servicing Job Fetch Request
# // --------------------------------------------------------------
# 
# 
run -all
# // --------------------------------------------------------------
# // At Time: 13320
# // Test Index: 0
# // Started Servicing Job Fetch Request
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 13740
# // Test Index: 0
# // Finished Servicing Job Fetch Request
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 14540
# // Test Index: 0
# // Started Servicing Job Fetch Request
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 14960
# // Test Index: 0
# // Finished Servicing Job Fetch Request
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 15760
# // Test Index: 0
# // Started Servicing Job Fetch Request
# // --------------------------------------------------------------
# 
# 
write format wave -window .main_pane.wave.interior.cs.body.pw.wf C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/wave.do
do startsim_sc2.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module glbl
# ** Warning: [8] C:/Xilinx/Vivado/2016.4/data/verilog/src//glbl.v(6): (vlog-2605) empty port name in port list.
# 
# 
# Top level modules:
# 	glbl
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module clock_gen
# 
# Top level modules:
# 	clock_gen
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnl_sc2_testbench
# -- Compiling interface cnn_layer_accel_quad_intf
# ** Warning: cnl_sc2_generator.sv(115): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	cnl_sc2_testbench
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# -- Compiling package cnl_sc2_environment_sv_unit
# ** Warning: cnl_sc2_generator.sv(115): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: ./cnl_sc2_generator.sv(115): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: cnl_sc2_generator.sv(115): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: cnl_sc2_generator.sv(115): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: cnl_sc2_generator.sv(115): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# -- Compiling package cnl_sc2_driver_sv_unit
# ** Warning: cnl_sc2_generator.sv(115): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_awe_rowbuffers
# 
# Top level modules:
# 	cnn_layer_accel_awe_rowbuffers
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_prefetch_buffer
# 
# Top level modules:
# 	cnn_layer_accel_prefetch_buffer
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling package xilinx_simple_dual_port_no_change_ram_v_unit
# -- Compiling module xilinx_simple_dual_port_no_change_ram
# 
# Top level modules:
# 	xilinx_simple_dual_port_no_change_ram
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module xilinx_true_dual_port_no_change_ram
# 
# Top level modules:
# 	xilinx_true_dual_port_no_change_ram
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module xilinx_simple_dual_port_no_change_2_clock_ram
# 
# Top level modules:
# 	xilinx_simple_dual_port_no_change_2_clock_ram
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_quad_bram_ctrl
# 
# Top level modules:
# 	cnn_layer_accel_quad_bram_ctrl
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_quad
# 
# Top level modules:
# 	cnn_layer_accel_quad
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module SRL_bit
# 
# Top level modules:
# 	SRL_bit
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module SRL_bus
# 
# Top level modules:
# 	SRL_bus
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_table_top
# ** Warning: [8] ../../hardware/verilog/cnn_layer_accel_weight_table_top.v(151): (vlog-2623) Undefined variable: next_kernel_d1.
# 
# 
# Top level modules:
# 	cnn_layer_accel_weight_table_top
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_sequence_table0
# 
# Top level modules:
# 	cnn_layer_accel_weight_sequence_table0
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_sequence_table1
# 
# Top level modules:
# 	cnn_layer_accel_weight_sequence_table1
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_awe_dsps
# 
# Top level modules:
# 	cnn_layer_accel_awe_dsps
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_dsps
# ** Warning: ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): (vlog-2249) Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(314): (vlog-2576) [BSOB] - Bit-select into 'dsp_0_C_stage_reg' is out of bounds.
# 
# ** Warning: ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(489): (vlog-2249) Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(492): (vlog-2576) [BSOB] - Bit-select into 'dsp_1_C_stage_reg' is out of bounds.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_dsps
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_macc_0
# ** Warning: [8] ../../hardware/verilog/cnn_layer_accel_ce_macc_0.v(173): (vlog-2623) Undefined variable: MULTSIGNOUT.
# 
# ** Warning: [8] ../../hardware/verilog/cnn_layer_accel_ce_macc_0.v(188): (vlog-2623) Undefined variable: MULTSIGNIN.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_macc_0
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_macc_1
# ** Warning: [8] ../../hardware/verilog/cnn_layer_accel_ce_macc_1.v(173): (vlog-2623) Undefined variable: MULTSIGNOUT.
# 
# ** Warning: [8] ../../hardware/verilog/cnn_layer_accel_ce_macc_1.v(188): (vlog-2623) Undefined variable: MULTSIGNIN.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_macc_1
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module awe_dsp_input_mux
# 
# Top level modules:
# 	awe_dsp_input_mux
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module signal_ext
# 
# Top level modules:
# 	signal_ext
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module STATE_LOGIC_v8_3
# -- Compiling module beh_vlog_muxf7_v8_3
# -- Compiling module beh_vlog_ff_clr_v8_3
# -- Compiling module beh_vlog_ff_pre_v8_3
# -- Compiling module beh_vlog_ff_ce_clr_v8_3
# -- Compiling module write_netlist_v8_3
# -- Compiling module read_netlist_v8_3
# -- Compiling module blk_mem_axi_write_wrapper_beh_v8_3
# -- Compiling module blk_mem_axi_read_wrapper_beh_v8_3
# -- Compiling module blk_mem_axi_regs_fwd_v8_3
# -- Compiling module blk_mem_gen_v8_3_5_output_stage
# -- Compiling module blk_mem_gen_v8_3_5_softecc_output_reg_stage
# -- Compiling module blk_mem_gen_v8_3_5_mem_module
# -- Compiling module blk_mem_gen_v8_3_5
# 
# Top level modules:
# 	blk_mem_gen_v8_3_5
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module pixel_sequence_data_bram
# 
# Top level modules:
# 	pixel_sequence_data_bram
# vsim +notimingchecks +nowarnTSCALE -L work -L C:/IkennaWorkSpace//simulation//verif_lib -L C:/IkennaWorkSpace//simulation//soc_it_common -L C:/IkennaWorkSpace//simulation//soc_it_capi -L C:/IkennaWorkSpace//simulation//secureip -L C:/IkennaWorkSpace//simulation//unisims_ver -L C:/IkennaWorkSpace//simulation//simprims_ver -L C:/IkennaWorkSpace//simulation//unimacro_ver -L C:/IkennaWorkSpace//simulation//unifast_ver -L C:/IkennaWorkSpace//simulation//blk_mem_gen_v8_3_5 -fsmdebug -c -t 1ns -novopt work.glbl work.cnl_sc2_testbench 
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.glbl
# Loading sv_std.std
# Loading work.glbl
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnl_sc2_testbench
# Loading work.cnl_sc2_testbench
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.clock_gen
# Loading work.clock_gen
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_quad
# Loading work.cnn_layer_accel_quad
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.pixel_sequence_data_bram
# Loading work.pixel_sequence_data_bram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.blk_mem_gen_v8_3_5
# Loading work.blk_mem_gen_v8_3_5
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_weight_sequence_table0
# Loading work.cnn_layer_accel_weight_sequence_table0
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_weight_sequence_table1
# Loading work.cnn_layer_accel_weight_sequence_table1
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_quad_bram_ctrl
# Loading work.cnn_layer_accel_quad_bram_ctrl
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.SRL_bit
# Loading work.SRL_bit
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.blk_mem_gen_v8_3_5_mem_module
# Loading work.blk_mem_gen_v8_3_5_mem_module
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.blk_mem_gen_v8_3_5_output_stage
# Loading work.blk_mem_gen_v8_3_5_output_stage
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.blk_mem_gen_v8_3_5_softecc_output_reg_stage
# Loading work.blk_mem_gen_v8_3_5_softecc_output_reg_stage
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.blk_mem_axi_regs_fwd_v8_3
# Loading work.blk_mem_axi_regs_fwd_v8_3
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_prefetch_buffer
# Loading work.cnn_layer_accel_prefetch_buffer
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.xilinx_simple_dual_port_no_change_2_clock_ram
# Loading work.xilinx_simple_dual_port_no_change_2_clock_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_weight_table_top
# Loading work.cnn_layer_accel_weight_table_top
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.SRL_bus
# Loading work.SRL_bus
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.xilinx_true_dual_port_no_change_ram
# Loading work.xilinx_true_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_awe_rowbuffers
# Loading work.cnn_layer_accel_awe_rowbuffers
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.xilinx_simple_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.xilinx_simple_dual_port_no_change_ram_v_unit
# Loading work.xilinx_simple_dual_port_no_change_ram_v_unit
# Loading work.xilinx_simple_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_awe_dsps
# Loading work.cnn_layer_accel_awe_dsps
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_ce_dsps
# Loading work.cnn_layer_accel_ce_dsps
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.awe_dsp_input_mux
# Loading work.awe_dsp_input_mux
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_ce_macc_0
# Loading work.cnn_layer_accel_ce_macc_0
# Loading C:/IkennaWorkSpace//simulation//unisims_ver.DSP48E2
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_ce_macc_1
# Loading work.cnn_layer_accel_ce_macc_1
# ** Warning: (vsim-3015) ./cnl_sc2_testbench.sv(194): [PCDPC] - Port size (5 or 5) does not match connection size (1) for port 'conv_out_fmt_cfg'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/verification//cnn_layer_accel_quad_intf.sv(73).
# 
#         Region: /cnl_sc2_testbench/i0_quad_intf
# ** Warning: (vsim-3015) ./cnl_sc2_testbench.sv(194): [PCDPC] - Port size (32 or 32) does not match connection size (10) for port 'output_row'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/verification//cnn_layer_accel_quad_intf.sv(87).
# 
#         Region: /cnl_sc2_testbench/i0_quad_intf
# ** Warning: (vsim-3015) ./cnl_sc2_testbench.sv(194): [PCDPC] - Port size (32 or 32) does not match connection size (10) for port 'output_col'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/verification//cnn_layer_accel_quad_intf.sv(88).
# 
#         Region: /cnl_sc2_testbench/i0_quad_intf
# ** Warning: (vsim-3015) ./cnl_sc2_testbench.sv(194): [PCDPC] - Port size (32 or 32) does not match connection size (10) for port 'output_depth'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/verification//cnn_layer_accel_quad_intf.sv(89).
# 
#         Region: /cnl_sc2_testbench/i0_quad_intf
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(320): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(320): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(320): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(320): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(320): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(320): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(320): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(137): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'fifo_fwft'. The port definition is at: ../../hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(320): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(320): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(320): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(320): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(320): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(320): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(320): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(137): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'fifo_fwft'. The port definition is at: ../../hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram
# ** Warning: (vsim-3017) ../../hardware/verilog/cnn_layer_accel_quad.v(386): [TFMPC] - Too few port connections. Expected 28, found 26.
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(386): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(386): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3722) ../../hardware/verilog/cnn_layer_accel_quad.v(386): [TFMPC] - Missing connection for port 'ce0_last_kernel'.
# 
# ** Warning: (vsim-3722) ../../hardware/verilog/cnn_layer_accel_quad.v(386): [TFMPC] - Missing connection for port 'ce1_last_kernel'.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(416): [PCDPC] - Port size (48 or 48) does not match connection size (32) for port 'cascade_datain'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_dsps.v(38).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(416): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'cascade_datain_valid'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_dsps.v(40).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(320): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(320): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(320): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(320): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(320): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(320): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(320): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(137): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'fifo_fwft'. The port definition is at: ../../hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(320): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(320): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(320): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(320): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(320): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(320): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(320): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(137): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'fifo_fwft'. The port definition is at: ../../hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram
# ** Warning: (vsim-3017) ../../hardware/verilog/cnn_layer_accel_quad.v(386): [TFMPC] - Too few port connections. Expected 28, found 26.
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(386): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(386): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3722) ../../hardware/verilog/cnn_layer_accel_quad.v(386): [TFMPC] - Missing connection for port 'ce0_last_kernel'.
# 
# ** Warning: (vsim-3722) ../../hardware/verilog/cnn_layer_accel_quad.v(386): [TFMPC] - Missing connection for port 'ce1_last_kernel'.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(320): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(320): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(320): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(320): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(320): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(320): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(320): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(137): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'fifo_fwft'. The port definition is at: ../../hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(320): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(320): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(320): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(320): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(320): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(320): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(320): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(137): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'fifo_fwft'. The port definition is at: ../../hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram
# ** Warning: (vsim-3017) ../../hardware/verilog/cnn_layer_accel_quad.v(386): [TFMPC] - Too few port connections. Expected 28, found 26.
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(386): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(386): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3722) ../../hardware/verilog/cnn_layer_accel_quad.v(386): [TFMPC] - Missing connection for port 'ce0_last_kernel'.
# 
# ** Warning: (vsim-3722) ../../hardware/verilog/cnn_layer_accel_quad.v(386): [TFMPC] - Missing connection for port 'ce1_last_kernel'.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(320): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(320): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(320): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(320): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(320): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(320): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(320): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(137): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'fifo_fwft'. The port definition is at: ../../hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(320): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(320): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(320): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(320): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(320): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(320): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(320): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(137): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'fifo_fwft'. The port definition is at: ../../hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram
# ** Warning: (vsim-3017) ../../hardware/verilog/cnn_layer_accel_quad.v(386): [TFMPC] - Too few port connections. Expected 28, found 26.
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(386): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(386): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3722) ../../hardware/verilog/cnn_layer_accel_quad.v(386): [TFMPC] - Missing connection for port 'ce0_last_kernel'.
# 
# ** Warning: (vsim-3722) ../../hardware/verilog/cnn_layer_accel_quad.v(386): [TFMPC] - Missing connection for port 'ce1_last_kernel'.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(501): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'stride'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_quad_bram_ctrl.v(38).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl
pwd
# C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2
run -all
# Block Memory Generator module cnl_sc2_testbench.i0_cnn_layer_accel_quad.i0_pixel_sequence_data_bram.inst.native_mem_module.blk_mem_gen_v8_3_5_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# // Created Specific Test ----------------------------------------
# // Test Index:            0
# // Num Input Rows:        19
# // Num Input Cols:        19
# // Input Depth:           8
# // Num Kernels:           2
# // Kernel size:           3
# // Stride                 1
# // Padding:               0
# // Upsample               0
# // Num Output Rows:       17
# // Num Output Cols:       17
# // Num Acl Output Rows:   17
# // Num Acl Output Cols:   19
# // Conv Output Format:    1
# // Created Specific Test ----------------------------------------
# 
# 
# ** Warning: (vsim-8233) ../../hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(142): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 0 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(142): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 0 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(142): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 0 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(142): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 0 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(142): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 0 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(142): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 0 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(142): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 0 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(142): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 0 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(137): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 0 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(137): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 0 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(137): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 0 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(137): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 0 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(137): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 0 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(137): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 0 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(137): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 0 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(137): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 0 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(142): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 4 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(142): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 4 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(142): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 4 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(142): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 4 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(142): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 4 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(142): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 4 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(142): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 4 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(142): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 4 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# // Started Running Test -----------------------------------------
# // At Time:               120
# // Test Index:            0
# // Started Running Test -----------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 120
# // Test Index: 0
# // Started Sending Quad Config
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 120
# // Test Index: 0
# // Finished Sending Quad Config
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 120
# // Test Index: 0
# // Started Sending Pixel Sequence Config
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 10380
# // Test Index: 0
# // Finished Sending Pixel Sequence Config
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 10380
# // Test Index: 0
# // Sending Kernel Config
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 10424
# // Test Index: 0
# // Finished Kernel Config
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 10424
# // Test Index: 0
# // Started Sending Kernel Data
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 10508
# // Test Index: 0
# // Finished Sending kernel Data
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 10508
# // Test Index: 0
# // Sent Job Accept
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 10560
# // Test Index: 0
# // Recieved Job Accept
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 10560
# // Test Index: 0
# // Began Sending Pixel Data
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 10580
# // Test Index: 0
# // Started Servicing Job Fetch Request
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 11000
# // Test Index: 0
# // Finished Servicing Job Fetch Request
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 11080
# // Test Index: 0
# // Started Servicing Job Fetch Request
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 11500
# // Test Index: 0
# // Finished Servicing Job Fetch Request
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 11580
# // Test Index: 0
# // Started Servicing Job Fetch Request
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 12000
# // Test Index: 0
# // Finished Servicing Job Fetch Request
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 12080
# // Test Index: 0
# // Started Servicing Job Fetch Request
# // --------------------------------------------------------------
# 
# 
run -all
# here
# here
# // --------------------------------------------------------------
# // At Time: 12500
# // Test Index: 0
# // Finished Servicing Job Fetch Request
# // --------------------------------------------------------------
# 
# 
# here
# here
# here
# here
# here
# here
# here
# here
# here
# here
# here
# here
# here
# here
# here
# here
# here
# here
# here
# here
# here
# here
# here
# here
# here
# here
# here
# here
# here
# here
# here
# here
# here
# here
# here
# here
# here
# here
# here
# here
# here
# here
# here
# here
# here
# here
# here
# here
# here
# here
# here
# here
# here
# here
# here
# here
# here
# here
# here
# here
# here
# here
# here
# here
# here
# here
# here
# here
# here
# here
# here
# here
# here
# here
# here
# here
# here
# here
# here
# here
# here
# here
# here
# here
# here
# here
# here
# here
# here
# here
# here
# here
# here
# here
# here
# here
# here
# here
# here
# here
# here
# here
# here
# here
# here
# here
# here
# here
# here
# here
# here
# here
# here
# here
# here
# here
# here
# here
# here
# here
# here
# here
# here
# here
# here
# here
# here
# here
# here
# here
# here
# here
# here
# here
# here
# here
# here
# here
# here
# here
# here
# here
# here
# here
# here
# here
# here
# here
# here
# here
# here
# here
# here
# here
# // --------------------------------------------------------------
# // At Time: 13320
# // Test Index: 0
# // Started Servicing Job Fetch Request
# // --------------------------------------------------------------
# 
# 
# here
# here
# here
# // --------------------------------------------------------------
# // At Time: 13740
# // Test Index: 0
# // Finished Servicing Job Fetch Request
# // --------------------------------------------------------------
# 
# 
# here
# here
# here
# here
# here
# here
# here
# here
# here
# here
# here
# here
# here
# here
# here
# here
# here
# here
# here
# here
# here
# here
# here
# here
# here
# here
# here
# here
# here
# here
# here
# here
# here
# here
# here
# here
# here
# here
# here
# here
# here
# here
# here
# here
# here
# here
# here
# here
# here
# here
# here
# here
# here
# here
# here
# here
# here
# here
# here
# here
# here
# here
# here
# here
# here
# here
# here
# here
# here
# here
# here
# here
# here
# here
# here
# here
# here
# here
# here
# here
# here
# here
# here
# here
# here
# here
# here
# here
# here
# here
# here
# here
# here
# here
# here
# here
# here
# here
# here
# here
# here
# here
# here
# here
# here
# here
# here
# here
# here
# here
# here
# here
# here
# here
# here
# here
# here
# here
# here
# here
# here
# here
# here
# here
# here
# here
# here
# here
# here
# here
# here
# here
# here
# here
# here
# here
# here
# here
# here
# here
# here
# here
# here
# here
# here
# here
# here
# here
# here
# here
# here
# // --------------------------------------------------------------
# // At Time: 14540
# // Test Index: 0
# // Started Servicing Job Fetch Request
# // --------------------------------------------------------------
# 
# 
# here
# here
# here
# // --------------------------------------------------------------
# // At Time: 14960
# // Test Index: 0
# // Finished Servicing Job Fetch Request
# // --------------------------------------------------------------
# 
# 
# here
# here
# here
# here
# here
# here
# here
# here
# here
# here
# here
# here
# here
# here
# here
# here
# here
# here
# here
# here
# here
# here
# here
# here
# here
# here
# here
# here
# here
# here
# here
# here
# here
# here
# here
# here
# here
# here
# here
# here
# here
# here
# here
# here
# here
# here
# here
# here
# here
# here
# here
# here
# here
# here
# here
# here
# here
# here
# here
# here
# here
# here
# here
# here
# here
# here
# here
# here
# here
# here
# here
# here
# here
# here
# here
# here
# here
# here
# here
# here
# here
# here
# here
# here
# here
# here
# here
# here
# here
# here
# here
do startsim_sc2.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module glbl
# ** Warning: [8] C:/Xilinx/Vivado/2016.4/data/verilog/src//glbl.v(6): (vlog-2605) empty port name in port list.
# 
# 
# Top level modules:
# 	glbl
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module clock_gen
# 
# Top level modules:
# 	clock_gen
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnl_sc2_testbench
# -- Compiling interface cnn_layer_accel_quad_intf
# ** Warning: cnl_sc2_generator.sv(115): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	cnl_sc2_testbench
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# -- Compiling package cnl_sc2_environment_sv_unit
# ** Warning: cnl_sc2_generator.sv(115): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: ./cnl_sc2_generator.sv(115): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: cnl_sc2_generator.sv(115): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: cnl_sc2_generator.sv(115): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: cnl_sc2_generator.sv(115): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# -- Compiling package cnl_sc2_driver_sv_unit
# ** Warning: cnl_sc2_generator.sv(115): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_awe_rowbuffers
# 
# Top level modules:
# 	cnn_layer_accel_awe_rowbuffers
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_prefetch_buffer
# 
# Top level modules:
# 	cnn_layer_accel_prefetch_buffer
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling package xilinx_simple_dual_port_no_change_ram_v_unit
# -- Compiling module xilinx_simple_dual_port_no_change_ram
# 
# Top level modules:
# 	xilinx_simple_dual_port_no_change_ram
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module xilinx_true_dual_port_no_change_ram
# 
# Top level modules:
# 	xilinx_true_dual_port_no_change_ram
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module xilinx_simple_dual_port_no_change_2_clock_ram
# 
# Top level modules:
# 	xilinx_simple_dual_port_no_change_2_clock_ram
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_quad_bram_ctrl
# 
# Top level modules:
# 	cnn_layer_accel_quad_bram_ctrl
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_quad
# 
# Top level modules:
# 	cnn_layer_accel_quad
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module SRL_bit
# 
# Top level modules:
# 	SRL_bit
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module SRL_bus
# 
# Top level modules:
# 	SRL_bus
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_table_top
# ** Warning: [8] ../../hardware/verilog/cnn_layer_accel_weight_table_top.v(151): (vlog-2623) Undefined variable: next_kernel_d1.
# 
# 
# Top level modules:
# 	cnn_layer_accel_weight_table_top
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_sequence_table0
# 
# Top level modules:
# 	cnn_layer_accel_weight_sequence_table0
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_sequence_table1
# 
# Top level modules:
# 	cnn_layer_accel_weight_sequence_table1
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_awe_dsps
# 
# Top level modules:
# 	cnn_layer_accel_awe_dsps
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_dsps
# ** Warning: ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): (vlog-2249) Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(314): (vlog-2576) [BSOB] - Bit-select into 'dsp_0_C_stage_reg' is out of bounds.
# 
# ** Warning: ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(489): (vlog-2249) Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(492): (vlog-2576) [BSOB] - Bit-select into 'dsp_1_C_stage_reg' is out of bounds.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_dsps
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_macc_0
# ** Warning: [8] ../../hardware/verilog/cnn_layer_accel_ce_macc_0.v(173): (vlog-2623) Undefined variable: MULTSIGNOUT.
# 
# ** Warning: [8] ../../hardware/verilog/cnn_layer_accel_ce_macc_0.v(188): (vlog-2623) Undefined variable: MULTSIGNIN.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_macc_0
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_macc_1
# ** Warning: [8] ../../hardware/verilog/cnn_layer_accel_ce_macc_1.v(173): (vlog-2623) Undefined variable: MULTSIGNOUT.
# 
# ** Warning: [8] ../../hardware/verilog/cnn_layer_accel_ce_macc_1.v(188): (vlog-2623) Undefined variable: MULTSIGNIN.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_macc_1
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module awe_dsp_input_mux
# 
# Top level modules:
# 	awe_dsp_input_mux
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module signal_ext
# 
# Top level modules:
# 	signal_ext
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module STATE_LOGIC_v8_3
# -- Compiling module beh_vlog_muxf7_v8_3
# -- Compiling module beh_vlog_ff_clr_v8_3
# -- Compiling module beh_vlog_ff_pre_v8_3
# -- Compiling module beh_vlog_ff_ce_clr_v8_3
# -- Compiling module write_netlist_v8_3
# -- Compiling module read_netlist_v8_3
# -- Compiling module blk_mem_axi_write_wrapper_beh_v8_3
# -- Compiling module blk_mem_axi_read_wrapper_beh_v8_3
# -- Compiling module blk_mem_axi_regs_fwd_v8_3
# -- Compiling module blk_mem_gen_v8_3_5_output_stage
# -- Compiling module blk_mem_gen_v8_3_5_softecc_output_reg_stage
# -- Compiling module blk_mem_gen_v8_3_5_mem_module
# -- Compiling module blk_mem_gen_v8_3_5
# 
# Top level modules:
# 	blk_mem_gen_v8_3_5
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module pixel_sequence_data_bram
# 
# Top level modules:
# 	pixel_sequence_data_bram
# vsim +notimingchecks +nowarnTSCALE -L work -L C:/IkennaWorkSpace//simulation//verif_lib -L C:/IkennaWorkSpace//simulation//soc_it_common -L C:/IkennaWorkSpace//simulation//soc_it_capi -L C:/IkennaWorkSpace//simulation//secureip -L C:/IkennaWorkSpace//simulation//unisims_ver -L C:/IkennaWorkSpace//simulation//simprims_ver -L C:/IkennaWorkSpace//simulation//unimacro_ver -L C:/IkennaWorkSpace//simulation//unifast_ver -L C:/IkennaWorkSpace//simulation//blk_mem_gen_v8_3_5 -fsmdebug -c -t 1ns -novopt work.glbl work.cnl_sc2_testbench 
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.glbl
# Loading sv_std.std
# Loading work.glbl
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnl_sc2_testbench
# Loading work.cnl_sc2_testbench
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.clock_gen
# Loading work.clock_gen
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_quad
# Loading work.cnn_layer_accel_quad
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.pixel_sequence_data_bram
# Loading work.pixel_sequence_data_bram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.blk_mem_gen_v8_3_5
# Loading work.blk_mem_gen_v8_3_5
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_weight_sequence_table0
# Loading work.cnn_layer_accel_weight_sequence_table0
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_weight_sequence_table1
# Loading work.cnn_layer_accel_weight_sequence_table1
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_quad_bram_ctrl
# Loading work.cnn_layer_accel_quad_bram_ctrl
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.SRL_bit
# Loading work.SRL_bit
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.blk_mem_gen_v8_3_5_mem_module
# Loading work.blk_mem_gen_v8_3_5_mem_module
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.blk_mem_gen_v8_3_5_output_stage
# Loading work.blk_mem_gen_v8_3_5_output_stage
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.blk_mem_gen_v8_3_5_softecc_output_reg_stage
# Loading work.blk_mem_gen_v8_3_5_softecc_output_reg_stage
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.blk_mem_axi_regs_fwd_v8_3
# Loading work.blk_mem_axi_regs_fwd_v8_3
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_prefetch_buffer
# Loading work.cnn_layer_accel_prefetch_buffer
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.xilinx_simple_dual_port_no_change_2_clock_ram
# Loading work.xilinx_simple_dual_port_no_change_2_clock_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_weight_table_top
# Loading work.cnn_layer_accel_weight_table_top
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.SRL_bus
# Loading work.SRL_bus
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.xilinx_true_dual_port_no_change_ram
# Loading work.xilinx_true_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_awe_rowbuffers
# Loading work.cnn_layer_accel_awe_rowbuffers
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.xilinx_simple_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.xilinx_simple_dual_port_no_change_ram_v_unit
# Loading work.xilinx_simple_dual_port_no_change_ram_v_unit
# Loading work.xilinx_simple_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_awe_dsps
# Loading work.cnn_layer_accel_awe_dsps
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_ce_dsps
# Loading work.cnn_layer_accel_ce_dsps
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.awe_dsp_input_mux
# Loading work.awe_dsp_input_mux
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_ce_macc_0
# Loading work.cnn_layer_accel_ce_macc_0
# Loading C:/IkennaWorkSpace//simulation//unisims_ver.DSP48E2
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_ce_macc_1
# Loading work.cnn_layer_accel_ce_macc_1
# ** Warning: (vsim-3015) ./cnl_sc2_testbench.sv(194): [PCDPC] - Port size (5 or 5) does not match connection size (1) for port 'conv_out_fmt_cfg'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/verification//cnn_layer_accel_quad_intf.sv(73).
# 
#         Region: /cnl_sc2_testbench/i0_quad_intf
# ** Warning: (vsim-3015) ./cnl_sc2_testbench.sv(194): [PCDPC] - Port size (32 or 32) does not match connection size (10) for port 'output_row'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/verification//cnn_layer_accel_quad_intf.sv(87).
# 
#         Region: /cnl_sc2_testbench/i0_quad_intf
# ** Warning: (vsim-3015) ./cnl_sc2_testbench.sv(194): [PCDPC] - Port size (32 or 32) does not match connection size (10) for port 'output_col'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/verification//cnn_layer_accel_quad_intf.sv(88).
# 
#         Region: /cnl_sc2_testbench/i0_quad_intf
# ** Warning: (vsim-3015) ./cnl_sc2_testbench.sv(194): [PCDPC] - Port size (32 or 32) does not match connection size (10) for port 'output_depth'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/verification//cnn_layer_accel_quad_intf.sv(89).
# 
#         Region: /cnl_sc2_testbench/i0_quad_intf
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(320): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(320): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(320): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(320): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(320): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(320): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(320): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(137): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'fifo_fwft'. The port definition is at: ../../hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(320): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(320): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(320): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(320): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(320): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(320): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(320): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(137): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'fifo_fwft'. The port definition is at: ../../hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram
# ** Warning: (vsim-3017) ../../hardware/verilog/cnn_layer_accel_quad.v(386): [TFMPC] - Too few port connections. Expected 28, found 26.
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(386): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(386): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3722) ../../hardware/verilog/cnn_layer_accel_quad.v(386): [TFMPC] - Missing connection for port 'ce0_last_kernel'.
# 
# ** Warning: (vsim-3722) ../../hardware/verilog/cnn_layer_accel_quad.v(386): [TFMPC] - Missing connection for port 'ce1_last_kernel'.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(416): [PCDPC] - Port size (48 or 48) does not match connection size (32) for port 'cascade_datain'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_dsps.v(38).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(416): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'cascade_datain_valid'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_dsps.v(40).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(320): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(320): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(320): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(320): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(320): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(320): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(320): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(137): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'fifo_fwft'. The port definition is at: ../../hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(320): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(320): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(320): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(320): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(320): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(320): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(320): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(137): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'fifo_fwft'. The port definition is at: ../../hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram
# ** Warning: (vsim-3017) ../../hardware/verilog/cnn_layer_accel_quad.v(386): [TFMPC] - Too few port connections. Expected 28, found 26.
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(386): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(386): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3722) ../../hardware/verilog/cnn_layer_accel_quad.v(386): [TFMPC] - Missing connection for port 'ce0_last_kernel'.
# 
# ** Warning: (vsim-3722) ../../hardware/verilog/cnn_layer_accel_quad.v(386): [TFMPC] - Missing connection for port 'ce1_last_kernel'.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(320): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(320): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(320): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(320): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(320): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(320): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(320): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(137): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'fifo_fwft'. The port definition is at: ../../hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(320): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(320): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(320): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(320): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(320): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(320): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(320): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(137): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'fifo_fwft'. The port definition is at: ../../hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram
# ** Warning: (vsim-3017) ../../hardware/verilog/cnn_layer_accel_quad.v(386): [TFMPC] - Too few port connections. Expected 28, found 26.
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(386): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(386): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3722) ../../hardware/verilog/cnn_layer_accel_quad.v(386): [TFMPC] - Missing connection for port 'ce0_last_kernel'.
# 
# ** Warning: (vsim-3722) ../../hardware/verilog/cnn_layer_accel_quad.v(386): [TFMPC] - Missing connection for port 'ce1_last_kernel'.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(320): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(320): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(320): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(320): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(320): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(320): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(320): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(137): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'fifo_fwft'. The port definition is at: ../../hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(320): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(320): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(320): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(320): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(320): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(320): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(320): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(137): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'fifo_fwft'. The port definition is at: ../../hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram
# ** Warning: (vsim-3017) ../../hardware/verilog/cnn_layer_accel_quad.v(386): [TFMPC] - Too few port connections. Expected 28, found 26.
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(386): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(386): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3722) ../../hardware/verilog/cnn_layer_accel_quad.v(386): [TFMPC] - Missing connection for port 'ce0_last_kernel'.
# 
# ** Warning: (vsim-3722) ../../hardware/verilog/cnn_layer_accel_quad.v(386): [TFMPC] - Missing connection for port 'ce1_last_kernel'.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(501): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'stride'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_quad_bram_ctrl.v(38).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl
run -all
# Block Memory Generator module cnl_sc2_testbench.i0_cnn_layer_accel_quad.i0_pixel_sequence_data_bram.inst.native_mem_module.blk_mem_gen_v8_3_5_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# // Created Specific Test ----------------------------------------
# // Test Index:            0
# // Num Input Rows:        19
# // Num Input Cols:        19
# // Input Depth:           8
# // Num Kernels:           2
# // Kernel size:           3
# // Stride                 1
# // Padding:               0
# // Upsample               0
# // Num Output Rows:       17
# // Num Output Cols:       17
# // Num Acl Output Rows:   17
# // Num Acl Output Cols:   19
# // Conv Output Format:    1
# // Created Specific Test ----------------------------------------
# 
# 
# ** Warning: (vsim-8233) ../../hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(142): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 0 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(142): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 0 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(142): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 0 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(142): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 0 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(142): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 0 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(142): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 0 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(142): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 0 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(142): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 0 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(137): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 0 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(137): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 0 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(137): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 0 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(137): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 0 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(137): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 0 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(137): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 0 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(137): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 0 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(137): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 0 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(142): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 4 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(142): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 4 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(142): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 4 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(142): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 4 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(142): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 4 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(142): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 4 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(142): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 4 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(142): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 4 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# // Started Running Test -----------------------------------------
# // At Time:               120
# // Test Index:            0
# // Started Running Test -----------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 120
# // Test Index: 0
# // Started Sending Quad Config
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 120
# // Test Index: 0
# // Finished Sending Quad Config
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 120
# // Test Index: 0
# // Started Sending Pixel Sequence Config
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 10380
# // Test Index: 0
# // Finished Sending Pixel Sequence Config
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 10380
# // Test Index: 0
# // Sending Kernel Config
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 10424
# // Test Index: 0
# // Finished Kernel Config
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 10424
# // Test Index: 0
# // Started Sending Kernel Data
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 10508
# // Test Index: 0
# // Finished Sending kernel Data
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 10508
# // Test Index: 0
# // Sent Job Accept
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 10560
# // Test Index: 0
# // Recieved Job Accept
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 10560
# // Test Index: 0
# // Began Sending Pixel Data
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 10580
# // Test Index: 0
# // Started Servicing Job Fetch Request
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 11000
# // Test Index: 0
# // Finished Servicing Job Fetch Request
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 11080
# // Test Index: 0
# // Started Servicing Job Fetch Request
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 11500
# // Test Index: 0
# // Finished Servicing Job Fetch Request
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 11580
# // Test Index: 0
# // Started Servicing Job Fetch Request
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 12000
# // Test Index: 0
# // Finished Servicing Job Fetch Request
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 12080
# // Test Index: 0
# // Started Servicing Job Fetch Request
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 12500
# // Test Index: 0
# // Finished Servicing Job Fetch Request
# // --------------------------------------------------------------
# 
# 
# here
# // --------------------------------------------------------------
# // At Time: 13320
# // Test Index: 0
# // Started Servicing Job Fetch Request
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 13740
# // Test Index: 0
# // Finished Servicing Job Fetch Request
# // --------------------------------------------------------------
# 
# 
# here
# // --------------------------------------------------------------
# // At Time: 14540
# // Test Index: 0
# // Started Servicing Job Fetch Request
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 14960
# // Test Index: 0
# // Finished Servicing Job Fetch Request
# // --------------------------------------------------------------
# 
# 
# here
# // --------------------------------------------------------------
# // At Time: 15760
# // Test Index: 0
# // Started Servicing Job Fetch Request
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 16180
# // Test Index: 0
# // Finished Servicing Job Fetch Request
# // --------------------------------------------------------------
# 
# 
# here
# // --------------------------------------------------------------
# // At Time: 16980
# // Test Index: 0
# // Started Servicing Job Fetch Request
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 17400
# // Test Index: 0
# // Finished Servicing Job Fetch Request
# // --------------------------------------------------------------
# 
# 
# here
# // --------------------------------------------------------------
# // At Time: 18200
# // Test Index: 0
# // Started Servicing Job Fetch Request
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 18620
# // Test Index: 0
# // Finished Servicing Job Fetch Request
# // --------------------------------------------------------------
# 
# 
# here
# // --------------------------------------------------------------
# // At Time: 19420
# // Test Index: 0
# // Started Servicing Job Fetch Request
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 19840
# // Test Index: 0
# // Finished Servicing Job Fetch Request
# // --------------------------------------------------------------
# 
# 
# here
# // --------------------------------------------------------------
# // At Time: 20640
# // Test Index: 0
# // Started Servicing Job Fetch Request
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 21060
# // Test Index: 0
# // Finished Servicing Job Fetch Request
# // --------------------------------------------------------------
# 
# 
# here
# // --------------------------------------------------------------
# // At Time: 21860
# // Test Index: 0
# // Started Servicing Job Fetch Request
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 22280
# // Test Index: 0
# // Finished Servicing Job Fetch Request
# // --------------------------------------------------------------
# 
# 
do startsim_sc2.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module glbl
# ** Warning: [8] C:/Xilinx/Vivado/2016.4/data/verilog/src//glbl.v(6): (vlog-2605) empty port name in port list.
# 
# 
# Top level modules:
# 	glbl
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module clock_gen
# 
# Top level modules:
# 	clock_gen
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnl_sc2_testbench
# -- Compiling interface cnn_layer_accel_quad_intf
# ** Warning: cnl_sc2_generator.sv(115): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	cnl_sc2_testbench
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# -- Compiling package cnl_sc2_environment_sv_unit
# ** Warning: cnl_sc2_generator.sv(115): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: ./cnl_sc2_generator.sv(115): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: cnl_sc2_generator.sv(115): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: cnl_sc2_generator.sv(115): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: cnl_sc2_generator.sv(115): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# -- Compiling package cnl_sc2_driver_sv_unit
# ** Warning: cnl_sc2_generator.sv(115): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_awe_rowbuffers
# 
# Top level modules:
# 	cnn_layer_accel_awe_rowbuffers
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_prefetch_buffer
# 
# Top level modules:
# 	cnn_layer_accel_prefetch_buffer
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling package xilinx_simple_dual_port_no_change_ram_v_unit
# -- Compiling module xilinx_simple_dual_port_no_change_ram
# 
# Top level modules:
# 	xilinx_simple_dual_port_no_change_ram
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module xilinx_true_dual_port_no_change_ram
# 
# Top level modules:
# 	xilinx_true_dual_port_no_change_ram
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module xilinx_simple_dual_port_no_change_2_clock_ram
# 
# Top level modules:
# 	xilinx_simple_dual_port_no_change_2_clock_ram
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_quad_bram_ctrl
# 
# Top level modules:
# 	cnn_layer_accel_quad_bram_ctrl
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_quad
# 
# Top level modules:
# 	cnn_layer_accel_quad
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module SRL_bit
# 
# Top level modules:
# 	SRL_bit
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module SRL_bus
# 
# Top level modules:
# 	SRL_bus
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_table_top
# ** Warning: [8] ../../hardware/verilog/cnn_layer_accel_weight_table_top.v(151): (vlog-2623) Undefined variable: next_kernel_d1.
# 
# 
# Top level modules:
# 	cnn_layer_accel_weight_table_top
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_sequence_table0
# 
# Top level modules:
# 	cnn_layer_accel_weight_sequence_table0
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_sequence_table1
# 
# Top level modules:
# 	cnn_layer_accel_weight_sequence_table1
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_awe_dsps
# 
# Top level modules:
# 	cnn_layer_accel_awe_dsps
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_dsps
# ** Warning: ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): (vlog-2249) Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(314): (vlog-2576) [BSOB] - Bit-select into 'dsp_0_C_stage_reg' is out of bounds.
# 
# ** Warning: ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(489): (vlog-2249) Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(492): (vlog-2576) [BSOB] - Bit-select into 'dsp_1_C_stage_reg' is out of bounds.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_dsps
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_macc_0
# ** Warning: [8] ../../hardware/verilog/cnn_layer_accel_ce_macc_0.v(173): (vlog-2623) Undefined variable: MULTSIGNOUT.
# 
# ** Warning: [8] ../../hardware/verilog/cnn_layer_accel_ce_macc_0.v(188): (vlog-2623) Undefined variable: MULTSIGNIN.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_macc_0
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_macc_1
# ** Warning: [8] ../../hardware/verilog/cnn_layer_accel_ce_macc_1.v(173): (vlog-2623) Undefined variable: MULTSIGNOUT.
# 
# ** Warning: [8] ../../hardware/verilog/cnn_layer_accel_ce_macc_1.v(188): (vlog-2623) Undefined variable: MULTSIGNIN.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_macc_1
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module awe_dsp_input_mux
# 
# Top level modules:
# 	awe_dsp_input_mux
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module signal_ext
# 
# Top level modules:
# 	signal_ext
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module STATE_LOGIC_v8_3
# -- Compiling module beh_vlog_muxf7_v8_3
# -- Compiling module beh_vlog_ff_clr_v8_3
# -- Compiling module beh_vlog_ff_pre_v8_3
# -- Compiling module beh_vlog_ff_ce_clr_v8_3
# -- Compiling module write_netlist_v8_3
# -- Compiling module read_netlist_v8_3
# -- Compiling module blk_mem_axi_write_wrapper_beh_v8_3
# -- Compiling module blk_mem_axi_read_wrapper_beh_v8_3
# -- Compiling module blk_mem_axi_regs_fwd_v8_3
# -- Compiling module blk_mem_gen_v8_3_5_output_stage
# -- Compiling module blk_mem_gen_v8_3_5_softecc_output_reg_stage
# -- Compiling module blk_mem_gen_v8_3_5_mem_module
# -- Compiling module blk_mem_gen_v8_3_5
# 
# Top level modules:
# 	blk_mem_gen_v8_3_5
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module pixel_sequence_data_bram
# 
# Top level modules:
# 	pixel_sequence_data_bram
# vsim +notimingchecks +nowarnTSCALE -L work -L C:/IkennaWorkSpace//simulation//verif_lib -L C:/IkennaWorkSpace//simulation//soc_it_common -L C:/IkennaWorkSpace//simulation//soc_it_capi -L C:/IkennaWorkSpace//simulation//secureip -L C:/IkennaWorkSpace//simulation//unisims_ver -L C:/IkennaWorkSpace//simulation//simprims_ver -L C:/IkennaWorkSpace//simulation//unimacro_ver -L C:/IkennaWorkSpace//simulation//unifast_ver -L C:/IkennaWorkSpace//simulation//blk_mem_gen_v8_3_5 -fsmdebug -c -t 1ns -novopt work.glbl work.cnl_sc2_testbench 
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.glbl
# Loading sv_std.std
# Loading work.glbl
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnl_sc2_testbench
# Loading work.cnl_sc2_testbench
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.clock_gen
# Loading work.clock_gen
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_quad
# Loading work.cnn_layer_accel_quad
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.pixel_sequence_data_bram
# Loading work.pixel_sequence_data_bram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.blk_mem_gen_v8_3_5
# Loading work.blk_mem_gen_v8_3_5
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_weight_sequence_table0
# Loading work.cnn_layer_accel_weight_sequence_table0
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_weight_sequence_table1
# Loading work.cnn_layer_accel_weight_sequence_table1
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_quad_bram_ctrl
# Loading work.cnn_layer_accel_quad_bram_ctrl
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.SRL_bit
# Loading work.SRL_bit
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.blk_mem_gen_v8_3_5_mem_module
# Loading work.blk_mem_gen_v8_3_5_mem_module
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.blk_mem_gen_v8_3_5_output_stage
# Loading work.blk_mem_gen_v8_3_5_output_stage
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.blk_mem_gen_v8_3_5_softecc_output_reg_stage
# Loading work.blk_mem_gen_v8_3_5_softecc_output_reg_stage
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.blk_mem_axi_regs_fwd_v8_3
# Loading work.blk_mem_axi_regs_fwd_v8_3
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_prefetch_buffer
# Loading work.cnn_layer_accel_prefetch_buffer
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.xilinx_simple_dual_port_no_change_2_clock_ram
# Loading work.xilinx_simple_dual_port_no_change_2_clock_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_weight_table_top
# Loading work.cnn_layer_accel_weight_table_top
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.SRL_bus
# Loading work.SRL_bus
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.xilinx_true_dual_port_no_change_ram
# Loading work.xilinx_true_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_awe_rowbuffers
# Loading work.cnn_layer_accel_awe_rowbuffers
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.xilinx_simple_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.xilinx_simple_dual_port_no_change_ram_v_unit
# Loading work.xilinx_simple_dual_port_no_change_ram_v_unit
# Loading work.xilinx_simple_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_awe_dsps
# Loading work.cnn_layer_accel_awe_dsps
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_ce_dsps
# Loading work.cnn_layer_accel_ce_dsps
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.awe_dsp_input_mux
# Loading work.awe_dsp_input_mux
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_ce_macc_0
# Loading work.cnn_layer_accel_ce_macc_0
# Loading C:/IkennaWorkSpace//simulation//unisims_ver.DSP48E2
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_ce_macc_1
# Loading work.cnn_layer_accel_ce_macc_1
# ** Warning: (vsim-3015) ./cnl_sc2_testbench.sv(194): [PCDPC] - Port size (5 or 5) does not match connection size (1) for port 'conv_out_fmt_cfg'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/verification//cnn_layer_accel_quad_intf.sv(73).
# 
#         Region: /cnl_sc2_testbench/i0_quad_intf
# ** Warning: (vsim-3015) ./cnl_sc2_testbench.sv(194): [PCDPC] - Port size (32 or 32) does not match connection size (10) for port 'output_row'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/verification//cnn_layer_accel_quad_intf.sv(87).
# 
#         Region: /cnl_sc2_testbench/i0_quad_intf
# ** Warning: (vsim-3015) ./cnl_sc2_testbench.sv(194): [PCDPC] - Port size (32 or 32) does not match connection size (10) for port 'output_col'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/verification//cnn_layer_accel_quad_intf.sv(88).
# 
#         Region: /cnl_sc2_testbench/i0_quad_intf
# ** Warning: (vsim-3015) ./cnl_sc2_testbench.sv(194): [PCDPC] - Port size (32 or 32) does not match connection size (10) for port 'output_depth'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/verification//cnn_layer_accel_quad_intf.sv(89).
# 
#         Region: /cnl_sc2_testbench/i0_quad_intf
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(320): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(320): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(320): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(320): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(320): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(320): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(320): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(137): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'fifo_fwft'. The port definition is at: ../../hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(320): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(320): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(320): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(320): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(320): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(320): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(320): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(137): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'fifo_fwft'. The port definition is at: ../../hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram
# ** Warning: (vsim-3017) ../../hardware/verilog/cnn_layer_accel_quad.v(386): [TFMPC] - Too few port connections. Expected 28, found 26.
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(386): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(386): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3722) ../../hardware/verilog/cnn_layer_accel_quad.v(386): [TFMPC] - Missing connection for port 'ce0_last_kernel'.
# 
# ** Warning: (vsim-3722) ../../hardware/verilog/cnn_layer_accel_quad.v(386): [TFMPC] - Missing connection for port 'ce1_last_kernel'.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(416): [PCDPC] - Port size (48 or 48) does not match connection size (32) for port 'cascade_datain'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_dsps.v(38).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(416): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'cascade_datain_valid'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_dsps.v(40).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(320): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(320): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(320): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(320): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(320): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(320): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(320): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(137): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'fifo_fwft'. The port definition is at: ../../hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(320): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(320): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(320): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(320): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(320): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(320): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(320): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(137): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'fifo_fwft'. The port definition is at: ../../hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram
# ** Warning: (vsim-3017) ../../hardware/verilog/cnn_layer_accel_quad.v(386): [TFMPC] - Too few port connections. Expected 28, found 26.
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(386): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(386): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3722) ../../hardware/verilog/cnn_layer_accel_quad.v(386): [TFMPC] - Missing connection for port 'ce0_last_kernel'.
# 
# ** Warning: (vsim-3722) ../../hardware/verilog/cnn_layer_accel_quad.v(386): [TFMPC] - Missing connection for port 'ce1_last_kernel'.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(320): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(320): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(320): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(320): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(320): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(320): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(320): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(137): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'fifo_fwft'. The port definition is at: ../../hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(320): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(320): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(320): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(320): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(320): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(320): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(320): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(137): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'fifo_fwft'. The port definition is at: ../../hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram
# ** Warning: (vsim-3017) ../../hardware/verilog/cnn_layer_accel_quad.v(386): [TFMPC] - Too few port connections. Expected 28, found 26.
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(386): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(386): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3722) ../../hardware/verilog/cnn_layer_accel_quad.v(386): [TFMPC] - Missing connection for port 'ce0_last_kernel'.
# 
# ** Warning: (vsim-3722) ../../hardware/verilog/cnn_layer_accel_quad.v(386): [TFMPC] - Missing connection for port 'ce1_last_kernel'.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(320): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(320): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(320): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(320): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(320): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(320): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(320): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(137): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'fifo_fwft'. The port definition is at: ../../hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(320): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(320): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(320): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(320): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(320): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(320): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(320): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(137): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'fifo_fwft'. The port definition is at: ../../hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram
# ** Warning: (vsim-3017) ../../hardware/verilog/cnn_layer_accel_quad.v(386): [TFMPC] - Too few port connections. Expected 28, found 26.
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(386): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(386): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3722) ../../hardware/verilog/cnn_layer_accel_quad.v(386): [TFMPC] - Missing connection for port 'ce0_last_kernel'.
# 
# ** Warning: (vsim-3722) ../../hardware/verilog/cnn_layer_accel_quad.v(386): [TFMPC] - Missing connection for port 'ce1_last_kernel'.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(501): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'stride'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_quad_bram_ctrl.v(38).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl
run -all
# Block Memory Generator module cnl_sc2_testbench.i0_cnn_layer_accel_quad.i0_pixel_sequence_data_bram.inst.native_mem_module.blk_mem_gen_v8_3_5_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# // Created Specific Test ----------------------------------------
# // Test Index:            0
# // Num Input Rows:        19
# // Num Input Cols:        19
# // Input Depth:           8
# // Num Kernels:           2
# // Kernel size:           3
# // Stride                 1
# // Padding:               0
# // Upsample               0
# // Num Output Rows:       17
# // Num Output Cols:       17
# // Num Acl Output Rows:   17
# // Num Acl Output Cols:   19
# // Conv Output Format:    1
# // Created Specific Test ----------------------------------------
# 
# 
# ** Warning: (vsim-8233) ../../hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(142): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 0 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(142): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 0 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(142): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 0 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(142): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 0 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(142): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 0 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(142): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 0 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(142): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 0 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(142): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 0 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(137): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 0 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(137): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 0 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(137): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 0 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(137): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 0 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(137): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 0 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(137): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 0 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(137): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 0 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(137): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 0 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(142): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 4 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(142): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 4 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(142): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 4 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(142): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 4 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(142): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 4 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(142): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 4 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(142): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 4 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(142): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 4 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# // Started Running Test -----------------------------------------
# // At Time:               120
# // Test Index:            0
# // Started Running Test -----------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 120
# // Test Index: 0
# // Started Sending Quad Config
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 120
# // Test Index: 0
# // Finished Sending Quad Config
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 120
# // Test Index: 0
# // Started Sending Pixel Sequence Config
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 10380
# // Test Index: 0
# // Finished Sending Pixel Sequence Config
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 10380
# // Test Index: 0
# // Sending Kernel Config
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 10424
# // Test Index: 0
# // Finished Kernel Config
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 10424
# // Test Index: 0
# // Started Sending Kernel Data
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 10508
# // Test Index: 0
# // Finished Sending kernel Data
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 10508
# // Test Index: 0
# // Sent Job Accept
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 10560
# // Test Index: 0
# // Recieved Job Accept
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 10560
# // Test Index: 0
# // Began Sending Pixel Data
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 10580
# // Test Index: 0
# // Started Servicing Job Fetch Request
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 11000
# // Test Index: 0
# // Finished Servicing Job Fetch Request
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 11080
# // Test Index: 0
# // Started Servicing Job Fetch Request
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 11500
# // Test Index: 0
# // Finished Servicing Job Fetch Request
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 11580
# // Test Index: 0
# // Started Servicing Job Fetch Request
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 12000
# // Test Index: 0
# // Finished Servicing Job Fetch Request
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 12080
# // Test Index: 0
# // Started Servicing Job Fetch Request
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 12500
# // Test Index: 0
# // Finished Servicing Job Fetch Request
# // --------------------------------------------------------------
# 
# 
#                 13232, here
# // --------------------------------------------------------------
# // At Time: 13320
# // Test Index: 0
# // Started Servicing Job Fetch Request
# // --------------------------------------------------------------
# 
# 
do startsim_sc2.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module glbl
# ** Warning: [8] C:/Xilinx/Vivado/2016.4/data/verilog/src//glbl.v(6): (vlog-2605) empty port name in port list.
# 
# 
# Top level modules:
# 	glbl
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module clock_gen
# 
# Top level modules:
# 	clock_gen
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnl_sc2_testbench
# -- Compiling interface cnn_layer_accel_quad_intf
# ** Warning: cnl_sc2_generator.sv(115): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	cnl_sc2_testbench
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# -- Compiling package cnl_sc2_environment_sv_unit
# ** Warning: cnl_sc2_generator.sv(115): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: ./cnl_sc2_generator.sv(115): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: cnl_sc2_generator.sv(115): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: cnl_sc2_generator.sv(115): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: cnl_sc2_generator.sv(115): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# -- Compiling package cnl_sc2_driver_sv_unit
# ** Warning: cnl_sc2_generator.sv(115): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_awe_rowbuffers
# 
# Top level modules:
# 	cnn_layer_accel_awe_rowbuffers
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_prefetch_buffer
# 
# Top level modules:
# 	cnn_layer_accel_prefetch_buffer
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling package xilinx_simple_dual_port_no_change_ram_v_unit
# -- Compiling module xilinx_simple_dual_port_no_change_ram
# 
# Top level modules:
# 	xilinx_simple_dual_port_no_change_ram
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module xilinx_true_dual_port_no_change_ram
# 
# Top level modules:
# 	xilinx_true_dual_port_no_change_ram
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module xilinx_simple_dual_port_no_change_2_clock_ram
# 
# Top level modules:
# 	xilinx_simple_dual_port_no_change_2_clock_ram
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_quad_bram_ctrl
# 
# Top level modules:
# 	cnn_layer_accel_quad_bram_ctrl
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_quad
# 
# Top level modules:
# 	cnn_layer_accel_quad
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module SRL_bit
# 
# Top level modules:
# 	SRL_bit
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module SRL_bus
# 
# Top level modules:
# 	SRL_bus
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_table_top
# ** Warning: [8] ../../hardware/verilog/cnn_layer_accel_weight_table_top.v(151): (vlog-2623) Undefined variable: next_kernel_d1.
# 
# 
# Top level modules:
# 	cnn_layer_accel_weight_table_top
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_sequence_table0
# 
# Top level modules:
# 	cnn_layer_accel_weight_sequence_table0
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_sequence_table1
# 
# Top level modules:
# 	cnn_layer_accel_weight_sequence_table1
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_awe_dsps
# 
# Top level modules:
# 	cnn_layer_accel_awe_dsps
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_dsps
# ** Warning: ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): (vlog-2249) Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(314): (vlog-2576) [BSOB] - Bit-select into 'dsp_0_C_stage_reg' is out of bounds.
# 
# ** Warning: ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(489): (vlog-2249) Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(492): (vlog-2576) [BSOB] - Bit-select into 'dsp_1_C_stage_reg' is out of bounds.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_dsps
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_macc_0
# ** Warning: [8] ../../hardware/verilog/cnn_layer_accel_ce_macc_0.v(173): (vlog-2623) Undefined variable: MULTSIGNOUT.
# 
# ** Warning: [8] ../../hardware/verilog/cnn_layer_accel_ce_macc_0.v(188): (vlog-2623) Undefined variable: MULTSIGNIN.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_macc_0
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_macc_1
# ** Warning: [8] ../../hardware/verilog/cnn_layer_accel_ce_macc_1.v(173): (vlog-2623) Undefined variable: MULTSIGNOUT.
# 
# ** Warning: [8] ../../hardware/verilog/cnn_layer_accel_ce_macc_1.v(188): (vlog-2623) Undefined variable: MULTSIGNIN.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_macc_1
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module awe_dsp_input_mux
# 
# Top level modules:
# 	awe_dsp_input_mux
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module signal_ext
# 
# Top level modules:
# 	signal_ext
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module STATE_LOGIC_v8_3
# -- Compiling module beh_vlog_muxf7_v8_3
# -- Compiling module beh_vlog_ff_clr_v8_3
# -- Compiling module beh_vlog_ff_pre_v8_3
# -- Compiling module beh_vlog_ff_ce_clr_v8_3
# -- Compiling module write_netlist_v8_3
# -- Compiling module read_netlist_v8_3
# -- Compiling module blk_mem_axi_write_wrapper_beh_v8_3
# -- Compiling module blk_mem_axi_read_wrapper_beh_v8_3
# -- Compiling module blk_mem_axi_regs_fwd_v8_3
# -- Compiling module blk_mem_gen_v8_3_5_output_stage
# -- Compiling module blk_mem_gen_v8_3_5_softecc_output_reg_stage
# -- Compiling module blk_mem_gen_v8_3_5_mem_module
# -- Compiling module blk_mem_gen_v8_3_5
# 
# Top level modules:
# 	blk_mem_gen_v8_3_5
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module pixel_sequence_data_bram
# 
# Top level modules:
# 	pixel_sequence_data_bram
# vsim +notimingchecks +nowarnTSCALE -L work -L C:/IkennaWorkSpace//simulation//verif_lib -L C:/IkennaWorkSpace//simulation//soc_it_common -L C:/IkennaWorkSpace//simulation//soc_it_capi -L C:/IkennaWorkSpace//simulation//secureip -L C:/IkennaWorkSpace//simulation//unisims_ver -L C:/IkennaWorkSpace//simulation//simprims_ver -L C:/IkennaWorkSpace//simulation//unimacro_ver -L C:/IkennaWorkSpace//simulation//unifast_ver -L C:/IkennaWorkSpace//simulation//blk_mem_gen_v8_3_5 -fsmdebug -c -t 1ns -novopt work.glbl work.cnl_sc2_testbench 
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.glbl
# Loading sv_std.std
# Loading work.glbl
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnl_sc2_testbench
# Loading work.cnl_sc2_testbench
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.clock_gen
# Loading work.clock_gen
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_quad
# Loading work.cnn_layer_accel_quad
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.pixel_sequence_data_bram
# Loading work.pixel_sequence_data_bram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.blk_mem_gen_v8_3_5
# Loading work.blk_mem_gen_v8_3_5
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_weight_sequence_table0
# Loading work.cnn_layer_accel_weight_sequence_table0
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_weight_sequence_table1
# Loading work.cnn_layer_accel_weight_sequence_table1
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_quad_bram_ctrl
# Loading work.cnn_layer_accel_quad_bram_ctrl
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.SRL_bit
# Loading work.SRL_bit
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.blk_mem_gen_v8_3_5_mem_module
# Loading work.blk_mem_gen_v8_3_5_mem_module
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.blk_mem_gen_v8_3_5_output_stage
# Loading work.blk_mem_gen_v8_3_5_output_stage
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.blk_mem_gen_v8_3_5_softecc_output_reg_stage
# Loading work.blk_mem_gen_v8_3_5_softecc_output_reg_stage
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.blk_mem_axi_regs_fwd_v8_3
# Loading work.blk_mem_axi_regs_fwd_v8_3
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_prefetch_buffer
# Loading work.cnn_layer_accel_prefetch_buffer
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.xilinx_simple_dual_port_no_change_2_clock_ram
# Loading work.xilinx_simple_dual_port_no_change_2_clock_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_weight_table_top
# Loading work.cnn_layer_accel_weight_table_top
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.SRL_bus
# Loading work.SRL_bus
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.xilinx_true_dual_port_no_change_ram
# Loading work.xilinx_true_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_awe_rowbuffers
# Loading work.cnn_layer_accel_awe_rowbuffers
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.xilinx_simple_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.xilinx_simple_dual_port_no_change_ram_v_unit
# Loading work.xilinx_simple_dual_port_no_change_ram_v_unit
# Loading work.xilinx_simple_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_awe_dsps
# Loading work.cnn_layer_accel_awe_dsps
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_ce_dsps
# Loading work.cnn_layer_accel_ce_dsps
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.awe_dsp_input_mux
# Loading work.awe_dsp_input_mux
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_ce_macc_0
# Loading work.cnn_layer_accel_ce_macc_0
# Loading C:/IkennaWorkSpace//simulation//unisims_ver.DSP48E2
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_ce_macc_1
# Loading work.cnn_layer_accel_ce_macc_1
# ** Warning: (vsim-3015) ./cnl_sc2_testbench.sv(194): [PCDPC] - Port size (5 or 5) does not match connection size (1) for port 'conv_out_fmt_cfg'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/verification//cnn_layer_accel_quad_intf.sv(73).
# 
#         Region: /cnl_sc2_testbench/i0_quad_intf
# ** Warning: (vsim-3015) ./cnl_sc2_testbench.sv(194): [PCDPC] - Port size (32 or 32) does not match connection size (10) for port 'output_row'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/verification//cnn_layer_accel_quad_intf.sv(87).
# 
#         Region: /cnl_sc2_testbench/i0_quad_intf
# ** Warning: (vsim-3015) ./cnl_sc2_testbench.sv(194): [PCDPC] - Port size (32 or 32) does not match connection size (10) for port 'output_col'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/verification//cnn_layer_accel_quad_intf.sv(88).
# 
#         Region: /cnl_sc2_testbench/i0_quad_intf
# ** Warning: (vsim-3015) ./cnl_sc2_testbench.sv(194): [PCDPC] - Port size (32 or 32) does not match connection size (10) for port 'output_depth'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/verification//cnn_layer_accel_quad_intf.sv(89).
# 
#         Region: /cnl_sc2_testbench/i0_quad_intf
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(320): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(320): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(320): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(320): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(320): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(320): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(320): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(137): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'fifo_fwft'. The port definition is at: ../../hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(320): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(320): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(320): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(320): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(320): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(320): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(320): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(137): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'fifo_fwft'. The port definition is at: ../../hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram
# ** Warning: (vsim-3017) ../../hardware/verilog/cnn_layer_accel_quad.v(386): [TFMPC] - Too few port connections. Expected 28, found 26.
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(386): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(386): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3722) ../../hardware/verilog/cnn_layer_accel_quad.v(386): [TFMPC] - Missing connection for port 'ce0_last_kernel'.
# 
# ** Warning: (vsim-3722) ../../hardware/verilog/cnn_layer_accel_quad.v(386): [TFMPC] - Missing connection for port 'ce1_last_kernel'.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(416): [PCDPC] - Port size (48 or 48) does not match connection size (32) for port 'cascade_datain'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_dsps.v(38).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(416): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'cascade_datain_valid'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_dsps.v(40).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(320): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(320): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(320): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(320): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(320): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(320): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(320): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(137): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'fifo_fwft'. The port definition is at: ../../hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(320): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(320): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(320): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(320): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(320): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(320): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(320): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(137): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'fifo_fwft'. The port definition is at: ../../hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram
# ** Warning: (vsim-3017) ../../hardware/verilog/cnn_layer_accel_quad.v(386): [TFMPC] - Too few port connections. Expected 28, found 26.
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(386): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(386): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3722) ../../hardware/verilog/cnn_layer_accel_quad.v(386): [TFMPC] - Missing connection for port 'ce0_last_kernel'.
# 
# ** Warning: (vsim-3722) ../../hardware/verilog/cnn_layer_accel_quad.v(386): [TFMPC] - Missing connection for port 'ce1_last_kernel'.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(320): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(320): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(320): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(320): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(320): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(320): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(320): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(137): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'fifo_fwft'. The port definition is at: ../../hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(320): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(320): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(320): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(320): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(320): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(320): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(320): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(137): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'fifo_fwft'. The port definition is at: ../../hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram
# ** Warning: (vsim-3017) ../../hardware/verilog/cnn_layer_accel_quad.v(386): [TFMPC] - Too few port connections. Expected 28, found 26.
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(386): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(386): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3722) ../../hardware/verilog/cnn_layer_accel_quad.v(386): [TFMPC] - Missing connection for port 'ce0_last_kernel'.
# 
# ** Warning: (vsim-3722) ../../hardware/verilog/cnn_layer_accel_quad.v(386): [TFMPC] - Missing connection for port 'ce1_last_kernel'.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(320): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(320): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(320): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(320): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(320): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(320): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(320): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(137): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'fifo_fwft'. The port definition is at: ../../hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(320): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(320): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(320): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(320): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(320): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(320): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(320): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(137): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'fifo_fwft'. The port definition is at: ../../hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram
# ** Warning: (vsim-3017) ../../hardware/verilog/cnn_layer_accel_quad.v(386): [TFMPC] - Too few port connections. Expected 28, found 26.
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(386): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(386): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3722) ../../hardware/verilog/cnn_layer_accel_quad.v(386): [TFMPC] - Missing connection for port 'ce0_last_kernel'.
# 
# ** Warning: (vsim-3722) ../../hardware/verilog/cnn_layer_accel_quad.v(386): [TFMPC] - Missing connection for port 'ce1_last_kernel'.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(501): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'stride'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_quad_bram_ctrl.v(38).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl
run -all
# Block Memory Generator module cnl_sc2_testbench.i0_cnn_layer_accel_quad.i0_pixel_sequence_data_bram.inst.native_mem_module.blk_mem_gen_v8_3_5_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# // Created Specific Test ----------------------------------------
# // Test Index:            0
# // Num Input Rows:        19
# // Num Input Cols:        19
# // Input Depth:           8
# // Num Kernels:           2
# // Kernel size:           3
# // Stride                 1
# // Padding:               0
# // Upsample               0
# // Num Output Rows:       17
# // Num Output Cols:       17
# // Num Acl Output Rows:   17
# // Num Acl Output Cols:   19
# // Conv Output Format:    1
# // Created Specific Test ----------------------------------------
# 
# 
# ** Warning: (vsim-8233) ../../hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(142): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 0 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(142): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 0 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(142): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 0 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(142): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 0 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(142): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 0 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(142): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 0 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(142): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 0 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(142): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 0 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(137): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 0 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(137): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 0 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(137): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 0 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(137): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 0 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(137): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 0 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(137): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 0 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(137): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 0 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(137): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 0 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(142): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 4 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(142): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 4 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(142): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 4 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(142): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 4 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(142): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 4 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(142): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 4 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(142): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 4 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(142): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 4 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# // Started Running Test -----------------------------------------
# // At Time:               120
# // Test Index:            0
# // Started Running Test -----------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 120
# // Test Index: 0
# // Started Sending Quad Config
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 120
# // Test Index: 0
# // Finished Sending Quad Config
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 120
# // Test Index: 0
# // Started Sending Pixel Sequence Config
# // --------------------------------------------------------------
# 
# 
run -all
# // --------------------------------------------------------------
# // At Time: 10380
# // Test Index: 0
# // Finished Sending Pixel Sequence Config
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 10380
# // Test Index: 0
# // Sending Kernel Config
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 10424
# // Test Index: 0
# // Finished Kernel Config
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 10424
# // Test Index: 0
# // Started Sending Kernel Data
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 10508
# // Test Index: 0
# // Finished Sending kernel Data
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 10508
# // Test Index: 0
# // Sent Job Accept
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 10560
# // Test Index: 0
# // Recieved Job Accept
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 10560
# // Test Index: 0
# // Began Sending Pixel Data
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 10580
# // Test Index: 0
# // Started Servicing Job Fetch Request
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 11000
# // Test Index: 0
# // Finished Servicing Job Fetch Request
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 11080
# // Test Index: 0
# // Started Servicing Job Fetch Request
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 11500
# // Test Index: 0
# // Finished Servicing Job Fetch Request
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 11580
# // Test Index: 0
# // Started Servicing Job Fetch Request
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 12000
# // Test Index: 0
# // Finished Servicing Job Fetch Request
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 12080
# // Test Index: 0
# // Started Servicing Job Fetch Request
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 12500
# // Test Index: 0
# // Finished Servicing Job Fetch Request
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 13320
# // Test Index: 0
# // Started Servicing Job Fetch Request
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 13740
# // Test Index: 0
# // Finished Servicing Job Fetch Request
# // --------------------------------------------------------------
# 
# 
do startsim_sc2.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module glbl
# ** Warning: [8] C:/Xilinx/Vivado/2016.4/data/verilog/src//glbl.v(6): (vlog-2605) empty port name in port list.
# 
# 
# Top level modules:
# 	glbl
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module clock_gen
# 
# Top level modules:
# 	clock_gen
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnl_sc2_testbench
# -- Compiling interface cnn_layer_accel_quad_intf
# ** Warning: cnl_sc2_generator.sv(115): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	cnl_sc2_testbench
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# -- Compiling package cnl_sc2_environment_sv_unit
# ** Warning: cnl_sc2_generator.sv(115): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: ./cnl_sc2_generator.sv(115): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: cnl_sc2_generator.sv(115): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: cnl_sc2_generator.sv(115): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: cnl_sc2_generator.sv(115): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# -- Compiling package cnl_sc2_driver_sv_unit
# ** Warning: cnl_sc2_generator.sv(115): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_awe_rowbuffers
# 
# Top level modules:
# 	cnn_layer_accel_awe_rowbuffers
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_prefetch_buffer
# 
# Top level modules:
# 	cnn_layer_accel_prefetch_buffer
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling package xilinx_simple_dual_port_no_change_ram_v_unit
# -- Compiling module xilinx_simple_dual_port_no_change_ram
# 
# Top level modules:
# 	xilinx_simple_dual_port_no_change_ram
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module xilinx_true_dual_port_no_change_ram
# 
# Top level modules:
# 	xilinx_true_dual_port_no_change_ram
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module xilinx_simple_dual_port_no_change_2_clock_ram
# 
# Top level modules:
# 	xilinx_simple_dual_port_no_change_2_clock_ram
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_quad_bram_ctrl
# 
# Top level modules:
# 	cnn_layer_accel_quad_bram_ctrl
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_quad
# 
# Top level modules:
# 	cnn_layer_accel_quad
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module SRL_bit
# 
# Top level modules:
# 	SRL_bit
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module SRL_bus
# 
# Top level modules:
# 	SRL_bus
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_table_top
# ** Warning: [8] ../../hardware/verilog/cnn_layer_accel_weight_table_top.v(151): (vlog-2623) Undefined variable: next_kernel_d1.
# 
# 
# Top level modules:
# 	cnn_layer_accel_weight_table_top
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_sequence_table0
# 
# Top level modules:
# 	cnn_layer_accel_weight_sequence_table0
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_sequence_table1
# 
# Top level modules:
# 	cnn_layer_accel_weight_sequence_table1
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_awe_dsps
# 
# Top level modules:
# 	cnn_layer_accel_awe_dsps
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_dsps
# ** Warning: ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): (vlog-2249) Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(314): (vlog-2576) [BSOB] - Bit-select into 'dsp_0_C_stage_reg' is out of bounds.
# 
# ** Warning: ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(489): (vlog-2249) Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(492): (vlog-2576) [BSOB] - Bit-select into 'dsp_1_C_stage_reg' is out of bounds.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_dsps
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_macc_0
# ** Warning: [8] ../../hardware/verilog/cnn_layer_accel_ce_macc_0.v(173): (vlog-2623) Undefined variable: MULTSIGNOUT.
# 
# ** Warning: [8] ../../hardware/verilog/cnn_layer_accel_ce_macc_0.v(188): (vlog-2623) Undefined variable: MULTSIGNIN.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_macc_0
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_macc_1
# ** Warning: [8] ../../hardware/verilog/cnn_layer_accel_ce_macc_1.v(173): (vlog-2623) Undefined variable: MULTSIGNOUT.
# 
# ** Warning: [8] ../../hardware/verilog/cnn_layer_accel_ce_macc_1.v(188): (vlog-2623) Undefined variable: MULTSIGNIN.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_macc_1
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module awe_dsp_input_mux
# 
# Top level modules:
# 	awe_dsp_input_mux
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module signal_ext
# 
# Top level modules:
# 	signal_ext
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module STATE_LOGIC_v8_3
# -- Compiling module beh_vlog_muxf7_v8_3
# -- Compiling module beh_vlog_ff_clr_v8_3
# -- Compiling module beh_vlog_ff_pre_v8_3
# -- Compiling module beh_vlog_ff_ce_clr_v8_3
# -- Compiling module write_netlist_v8_3
# -- Compiling module read_netlist_v8_3
# -- Compiling module blk_mem_axi_write_wrapper_beh_v8_3
# -- Compiling module blk_mem_axi_read_wrapper_beh_v8_3
# -- Compiling module blk_mem_axi_regs_fwd_v8_3
# -- Compiling module blk_mem_gen_v8_3_5_output_stage
# -- Compiling module blk_mem_gen_v8_3_5_softecc_output_reg_stage
# -- Compiling module blk_mem_gen_v8_3_5_mem_module
# -- Compiling module blk_mem_gen_v8_3_5
# 
# Top level modules:
# 	blk_mem_gen_v8_3_5
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module pixel_sequence_data_bram
# 
# Top level modules:
# 	pixel_sequence_data_bram
# vsim +notimingchecks +nowarnTSCALE -L work -L C:/IkennaWorkSpace//simulation//verif_lib -L C:/IkennaWorkSpace//simulation//soc_it_common -L C:/IkennaWorkSpace//simulation//soc_it_capi -L C:/IkennaWorkSpace//simulation//secureip -L C:/IkennaWorkSpace//simulation//unisims_ver -L C:/IkennaWorkSpace//simulation//simprims_ver -L C:/IkennaWorkSpace//simulation//unimacro_ver -L C:/IkennaWorkSpace//simulation//unifast_ver -L C:/IkennaWorkSpace//simulation//blk_mem_gen_v8_3_5 -fsmdebug -c -t 1ns -novopt work.glbl work.cnl_sc2_testbench 
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.glbl
# Loading sv_std.std
# Loading work.glbl
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnl_sc2_testbench
# Loading work.cnl_sc2_testbench
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.clock_gen
# Loading work.clock_gen
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_quad
# Loading work.cnn_layer_accel_quad
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.pixel_sequence_data_bram
# Loading work.pixel_sequence_data_bram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.blk_mem_gen_v8_3_5
# Loading work.blk_mem_gen_v8_3_5
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_weight_sequence_table0
# Loading work.cnn_layer_accel_weight_sequence_table0
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_weight_sequence_table1
# Loading work.cnn_layer_accel_weight_sequence_table1
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_quad_bram_ctrl
# Loading work.cnn_layer_accel_quad_bram_ctrl
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.SRL_bit
# Loading work.SRL_bit
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.blk_mem_gen_v8_3_5_mem_module
# Loading work.blk_mem_gen_v8_3_5_mem_module
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.blk_mem_gen_v8_3_5_output_stage
# Loading work.blk_mem_gen_v8_3_5_output_stage
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.blk_mem_gen_v8_3_5_softecc_output_reg_stage
# Loading work.blk_mem_gen_v8_3_5_softecc_output_reg_stage
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.blk_mem_axi_regs_fwd_v8_3
# Loading work.blk_mem_axi_regs_fwd_v8_3
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_prefetch_buffer
# Loading work.cnn_layer_accel_prefetch_buffer
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.xilinx_simple_dual_port_no_change_2_clock_ram
# Loading work.xilinx_simple_dual_port_no_change_2_clock_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_weight_table_top
# Loading work.cnn_layer_accel_weight_table_top
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.SRL_bus
# Loading work.SRL_bus
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.xilinx_true_dual_port_no_change_ram
# Loading work.xilinx_true_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_awe_rowbuffers
# Loading work.cnn_layer_accel_awe_rowbuffers
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.xilinx_simple_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.xilinx_simple_dual_port_no_change_ram_v_unit
# Loading work.xilinx_simple_dual_port_no_change_ram_v_unit
# Loading work.xilinx_simple_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_awe_dsps
# Loading work.cnn_layer_accel_awe_dsps
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_ce_dsps
# Loading work.cnn_layer_accel_ce_dsps
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.awe_dsp_input_mux
# Loading work.awe_dsp_input_mux
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_ce_macc_0
# Loading work.cnn_layer_accel_ce_macc_0
# Loading C:/IkennaWorkSpace//simulation//unisims_ver.DSP48E2
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_ce_macc_1
# Loading work.cnn_layer_accel_ce_macc_1
# ** Warning: (vsim-3015) ./cnl_sc2_testbench.sv(194): [PCDPC] - Port size (5 or 5) does not match connection size (1) for port 'conv_out_fmt_cfg'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/verification//cnn_layer_accel_quad_intf.sv(73).
# 
#         Region: /cnl_sc2_testbench/i0_quad_intf
# ** Warning: (vsim-3015) ./cnl_sc2_testbench.sv(194): [PCDPC] - Port size (32 or 32) does not match connection size (10) for port 'output_row'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/verification//cnn_layer_accel_quad_intf.sv(87).
# 
#         Region: /cnl_sc2_testbench/i0_quad_intf
# ** Warning: (vsim-3015) ./cnl_sc2_testbench.sv(194): [PCDPC] - Port size (32 or 32) does not match connection size (10) for port 'output_col'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/verification//cnn_layer_accel_quad_intf.sv(88).
# 
#         Region: /cnl_sc2_testbench/i0_quad_intf
# ** Warning: (vsim-3015) ./cnl_sc2_testbench.sv(194): [PCDPC] - Port size (32 or 32) does not match connection size (10) for port 'output_depth'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/verification//cnn_layer_accel_quad_intf.sv(89).
# 
#         Region: /cnl_sc2_testbench/i0_quad_intf
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(320): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(320): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(320): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(320): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(320): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(320): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(320): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(137): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'fifo_fwft'. The port definition is at: ../../hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(320): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(320): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(320): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(320): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(320): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(320): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(320): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(137): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'fifo_fwft'. The port definition is at: ../../hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram
# ** Warning: (vsim-3017) ../../hardware/verilog/cnn_layer_accel_quad.v(386): [TFMPC] - Too few port connections. Expected 28, found 26.
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(386): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(386): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3722) ../../hardware/verilog/cnn_layer_accel_quad.v(386): [TFMPC] - Missing connection for port 'ce0_last_kernel'.
# 
# ** Warning: (vsim-3722) ../../hardware/verilog/cnn_layer_accel_quad.v(386): [TFMPC] - Missing connection for port 'ce1_last_kernel'.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(416): [PCDPC] - Port size (48 or 48) does not match connection size (32) for port 'cascade_datain'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_dsps.v(38).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(416): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'cascade_datain_valid'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_dsps.v(40).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(320): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(320): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(320): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(320): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(320): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(320): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(320): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(137): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'fifo_fwft'. The port definition is at: ../../hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(320): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(320): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(320): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(320): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(320): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(320): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(320): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(137): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'fifo_fwft'. The port definition is at: ../../hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram
# ** Warning: (vsim-3017) ../../hardware/verilog/cnn_layer_accel_quad.v(386): [TFMPC] - Too few port connections. Expected 28, found 26.
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(386): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(386): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3722) ../../hardware/verilog/cnn_layer_accel_quad.v(386): [TFMPC] - Missing connection for port 'ce0_last_kernel'.
# 
# ** Warning: (vsim-3722) ../../hardware/verilog/cnn_layer_accel_quad.v(386): [TFMPC] - Missing connection for port 'ce1_last_kernel'.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(320): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(320): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(320): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(320): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(320): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(320): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(320): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(137): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'fifo_fwft'. The port definition is at: ../../hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(320): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(320): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(320): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(320): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(320): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(320): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(320): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(137): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'fifo_fwft'. The port definition is at: ../../hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram
# ** Warning: (vsim-3017) ../../hardware/verilog/cnn_layer_accel_quad.v(386): [TFMPC] - Too few port connections. Expected 28, found 26.
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(386): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(386): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3722) ../../hardware/verilog/cnn_layer_accel_quad.v(386): [TFMPC] - Missing connection for port 'ce0_last_kernel'.
# 
# ** Warning: (vsim-3722) ../../hardware/verilog/cnn_layer_accel_quad.v(386): [TFMPC] - Missing connection for port 'ce1_last_kernel'.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(320): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(320): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(320): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(320): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(320): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(320): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(320): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(137): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'fifo_fwft'. The port definition is at: ../../hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(320): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(320): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(320): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(320): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(320): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(320): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(320): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(137): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'fifo_fwft'. The port definition is at: ../../hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram
# ** Warning: (vsim-3017) ../../hardware/verilog/cnn_layer_accel_quad.v(386): [TFMPC] - Too few port connections. Expected 28, found 26.
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(386): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(386): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3722) ../../hardware/verilog/cnn_layer_accel_quad.v(386): [TFMPC] - Missing connection for port 'ce0_last_kernel'.
# 
# ** Warning: (vsim-3722) ../../hardware/verilog/cnn_layer_accel_quad.v(386): [TFMPC] - Missing connection for port 'ce1_last_kernel'.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(501): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'stride'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_quad_bram_ctrl.v(38).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl
run -all
# Block Memory Generator module cnl_sc2_testbench.i0_cnn_layer_accel_quad.i0_pixel_sequence_data_bram.inst.native_mem_module.blk_mem_gen_v8_3_5_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# // Created Specific Test ----------------------------------------
# // Test Index:            0
# // Num Input Rows:        19
# // Num Input Cols:        19
# // Input Depth:           8
# // Num Kernels:           2
# // Kernel size:           3
# // Stride                 1
# // Padding:               0
# // Upsample               0
# // Num Output Rows:       17
# // Num Output Cols:       17
# // Num Acl Output Rows:   17
# // Num Acl Output Cols:   19
# // Conv Output Format:    1
# // Created Specific Test ----------------------------------------
# 
# 
# ** Warning: (vsim-8233) ../../hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(142): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 0 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(142): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 0 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(142): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 0 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(142): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 0 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(142): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 0 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(142): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 0 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(142): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 0 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(142): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 0 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(137): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 0 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(137): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 0 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(137): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 0 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(137): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 0 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(137): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 0 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(137): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 0 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(137): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 0 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(137): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 0 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(142): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 4 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(142): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 4 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(142): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 4 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(142): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 4 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(142): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 4 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(142): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 4 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(142): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 4 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(142): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 4 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# // Started Running Test -----------------------------------------
# // At Time:               120
# // Test Index:            0
# // Started Running Test -----------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 120
# // Test Index: 0
# // Started Sending Quad Config
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 120
# // Test Index: 0
# // Finished Sending Quad Config
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 120
# // Test Index: 0
# // Started Sending Pixel Sequence Config
# // --------------------------------------------------------------
# 
# 
run -all
# // --------------------------------------------------------------
# // At Time: 10380
# // Test Index: 0
# // Finished Sending Pixel Sequence Config
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 10380
# // Test Index: 0
# // Sending Kernel Config
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 10424
# // Test Index: 0
# // Finished Kernel Config
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 10424
# // Test Index: 0
# // Started Sending Kernel Data
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 10508
# // Test Index: 0
# // Finished Sending kernel Data
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 10508
# // Test Index: 0
# // Sent Job Accept
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 10560
# // Test Index: 0
# // Recieved Job Accept
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 10560
# // Test Index: 0
# // Began Sending Pixel Data
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 10580
# // Test Index: 0
# // Started Servicing Job Fetch Request
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 11000
# // Test Index: 0
# // Finished Servicing Job Fetch Request
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 11080
# // Test Index: 0
# // Started Servicing Job Fetch Request
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 11500
# // Test Index: 0
# // Finished Servicing Job Fetch Request
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 11580
# // Test Index: 0
# // Started Servicing Job Fetch Request
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 12000
# // Test Index: 0
# // Finished Servicing Job Fetch Request
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 12080
# // Test Index: 0
# // Started Servicing Job Fetch Request
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 12500
# // Test Index: 0
# // Finished Servicing Job Fetch Request
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 13320
# // Test Index: 0
# // Started Servicing Job Fetch Request
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 13740
# // Test Index: 0
# // Finished Servicing Job Fetch Request
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 14540
# // Test Index: 0
# // Started Servicing Job Fetch Request
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 14960
# // Test Index: 0
# // Finished Servicing Job Fetch Request
# // --------------------------------------------------------------
# 
# 
do startsim_sc2.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module glbl
# ** Warning: [8] C:/Xilinx/Vivado/2016.4/data/verilog/src//glbl.v(6): (vlog-2605) empty port name in port list.
# 
# 
# Top level modules:
# 	glbl
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module clock_gen
# 
# Top level modules:
# 	clock_gen
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnl_sc2_testbench
# -- Compiling interface cnn_layer_accel_quad_intf
# ** Warning: cnl_sc2_generator.sv(115): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	cnl_sc2_testbench
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# -- Compiling package cnl_sc2_environment_sv_unit
# ** Warning: cnl_sc2_generator.sv(115): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: ./cnl_sc2_generator.sv(115): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: cnl_sc2_generator.sv(115): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: cnl_sc2_generator.sv(115): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: cnl_sc2_generator.sv(115): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# -- Compiling package cnl_sc2_driver_sv_unit
# ** Warning: cnl_sc2_generator.sv(115): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_awe_rowbuffers
# 
# Top level modules:
# 	cnn_layer_accel_awe_rowbuffers
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_prefetch_buffer
# 
# Top level modules:
# 	cnn_layer_accel_prefetch_buffer
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling package xilinx_simple_dual_port_no_change_ram_v_unit
# -- Compiling module xilinx_simple_dual_port_no_change_ram
# 
# Top level modules:
# 	xilinx_simple_dual_port_no_change_ram
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module xilinx_true_dual_port_no_change_ram
# 
# Top level modules:
# 	xilinx_true_dual_port_no_change_ram
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module xilinx_simple_dual_port_no_change_2_clock_ram
# 
# Top level modules:
# 	xilinx_simple_dual_port_no_change_2_clock_ram
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_quad_bram_ctrl
# 
# Top level modules:
# 	cnn_layer_accel_quad_bram_ctrl
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_quad
# 
# Top level modules:
# 	cnn_layer_accel_quad
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module SRL_bit
# 
# Top level modules:
# 	SRL_bit
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module SRL_bus
# 
# Top level modules:
# 	SRL_bus
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_table_top
# ** Warning: [8] ../../hardware/verilog/cnn_layer_accel_weight_table_top.v(151): (vlog-2623) Undefined variable: next_kernel_d1.
# 
# 
# Top level modules:
# 	cnn_layer_accel_weight_table_top
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_sequence_table0
# 
# Top level modules:
# 	cnn_layer_accel_weight_sequence_table0
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_sequence_table1
# 
# Top level modules:
# 	cnn_layer_accel_weight_sequence_table1
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_awe_dsps
# 
# Top level modules:
# 	cnn_layer_accel_awe_dsps
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_dsps
# ** Warning: ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): (vlog-2249) Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(314): (vlog-2576) [BSOB] - Bit-select into 'dsp_0_C_stage_reg' is out of bounds.
# 
# ** Warning: ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(489): (vlog-2249) Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(492): (vlog-2576) [BSOB] - Bit-select into 'dsp_1_C_stage_reg' is out of bounds.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_dsps
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_macc_0
# ** Warning: [8] ../../hardware/verilog/cnn_layer_accel_ce_macc_0.v(173): (vlog-2623) Undefined variable: MULTSIGNOUT.
# 
# ** Warning: [8] ../../hardware/verilog/cnn_layer_accel_ce_macc_0.v(188): (vlog-2623) Undefined variable: MULTSIGNIN.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_macc_0
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_macc_1
# ** Warning: [8] ../../hardware/verilog/cnn_layer_accel_ce_macc_1.v(173): (vlog-2623) Undefined variable: MULTSIGNOUT.
# 
# ** Warning: [8] ../../hardware/verilog/cnn_layer_accel_ce_macc_1.v(188): (vlog-2623) Undefined variable: MULTSIGNIN.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_macc_1
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module awe_dsp_input_mux
# 
# Top level modules:
# 	awe_dsp_input_mux
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module signal_ext
# 
# Top level modules:
# 	signal_ext
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module STATE_LOGIC_v8_3
# -- Compiling module beh_vlog_muxf7_v8_3
# -- Compiling module beh_vlog_ff_clr_v8_3
# -- Compiling module beh_vlog_ff_pre_v8_3
# -- Compiling module beh_vlog_ff_ce_clr_v8_3
# -- Compiling module write_netlist_v8_3
# -- Compiling module read_netlist_v8_3
# -- Compiling module blk_mem_axi_write_wrapper_beh_v8_3
# -- Compiling module blk_mem_axi_read_wrapper_beh_v8_3
# -- Compiling module blk_mem_axi_regs_fwd_v8_3
# -- Compiling module blk_mem_gen_v8_3_5_output_stage
# -- Compiling module blk_mem_gen_v8_3_5_softecc_output_reg_stage
# -- Compiling module blk_mem_gen_v8_3_5_mem_module
# -- Compiling module blk_mem_gen_v8_3_5
# 
# Top level modules:
# 	blk_mem_gen_v8_3_5
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module pixel_sequence_data_bram
# 
# Top level modules:
# 	pixel_sequence_data_bram
# vsim +notimingchecks +nowarnTSCALE -L work -L C:/IkennaWorkSpace//simulation//verif_lib -L C:/IkennaWorkSpace//simulation//soc_it_common -L C:/IkennaWorkSpace//simulation//soc_it_capi -L C:/IkennaWorkSpace//simulation//secureip -L C:/IkennaWorkSpace//simulation//unisims_ver -L C:/IkennaWorkSpace//simulation//simprims_ver -L C:/IkennaWorkSpace//simulation//unimacro_ver -L C:/IkennaWorkSpace//simulation//unifast_ver -L C:/IkennaWorkSpace//simulation//blk_mem_gen_v8_3_5 -fsmdebug -c -t 1ns -novopt work.glbl work.cnl_sc2_testbench 
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.glbl
# Loading sv_std.std
# Loading work.glbl
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnl_sc2_testbench
# Loading work.cnl_sc2_testbench
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.clock_gen
# Loading work.clock_gen
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_quad
# Loading work.cnn_layer_accel_quad
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.pixel_sequence_data_bram
# Loading work.pixel_sequence_data_bram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.blk_mem_gen_v8_3_5
# Loading work.blk_mem_gen_v8_3_5
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_weight_sequence_table0
# Loading work.cnn_layer_accel_weight_sequence_table0
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_weight_sequence_table1
# Loading work.cnn_layer_accel_weight_sequence_table1
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_quad_bram_ctrl
# Loading work.cnn_layer_accel_quad_bram_ctrl
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.SRL_bit
# Loading work.SRL_bit
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.blk_mem_gen_v8_3_5_mem_module
# Loading work.blk_mem_gen_v8_3_5_mem_module
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.blk_mem_gen_v8_3_5_output_stage
# Loading work.blk_mem_gen_v8_3_5_output_stage
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.blk_mem_gen_v8_3_5_softecc_output_reg_stage
# Loading work.blk_mem_gen_v8_3_5_softecc_output_reg_stage
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.blk_mem_axi_regs_fwd_v8_3
# Loading work.blk_mem_axi_regs_fwd_v8_3
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_prefetch_buffer
# Loading work.cnn_layer_accel_prefetch_buffer
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.xilinx_simple_dual_port_no_change_2_clock_ram
# Loading work.xilinx_simple_dual_port_no_change_2_clock_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_weight_table_top
# Loading work.cnn_layer_accel_weight_table_top
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.SRL_bus
# Loading work.SRL_bus
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.xilinx_true_dual_port_no_change_ram
# Loading work.xilinx_true_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_awe_rowbuffers
# Loading work.cnn_layer_accel_awe_rowbuffers
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.xilinx_simple_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.xilinx_simple_dual_port_no_change_ram_v_unit
# Loading work.xilinx_simple_dual_port_no_change_ram_v_unit
# Loading work.xilinx_simple_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_awe_dsps
# Loading work.cnn_layer_accel_awe_dsps
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_ce_dsps
# Loading work.cnn_layer_accel_ce_dsps
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.awe_dsp_input_mux
# Loading work.awe_dsp_input_mux
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_ce_macc_0
# Loading work.cnn_layer_accel_ce_macc_0
# Loading C:/IkennaWorkSpace//simulation//unisims_ver.DSP48E2
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_ce_macc_1
# Loading work.cnn_layer_accel_ce_macc_1
# ** Warning: (vsim-3015) ./cnl_sc2_testbench.sv(194): [PCDPC] - Port size (5 or 5) does not match connection size (1) for port 'conv_out_fmt_cfg'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/verification//cnn_layer_accel_quad_intf.sv(73).
# 
#         Region: /cnl_sc2_testbench/i0_quad_intf
# ** Warning: (vsim-3015) ./cnl_sc2_testbench.sv(194): [PCDPC] - Port size (32 or 32) does not match connection size (10) for port 'output_row'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/verification//cnn_layer_accel_quad_intf.sv(87).
# 
#         Region: /cnl_sc2_testbench/i0_quad_intf
# ** Warning: (vsim-3015) ./cnl_sc2_testbench.sv(194): [PCDPC] - Port size (32 or 32) does not match connection size (10) for port 'output_col'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/verification//cnn_layer_accel_quad_intf.sv(88).
# 
#         Region: /cnl_sc2_testbench/i0_quad_intf
# ** Warning: (vsim-3015) ./cnl_sc2_testbench.sv(194): [PCDPC] - Port size (32 or 32) does not match connection size (10) for port 'output_depth'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/verification//cnn_layer_accel_quad_intf.sv(89).
# 
#         Region: /cnl_sc2_testbench/i0_quad_intf
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(320): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(320): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(320): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(320): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(320): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(320): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(320): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(137): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'fifo_fwft'. The port definition is at: ../../hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(320): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(320): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(320): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(320): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(320): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(320): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(320): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(137): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'fifo_fwft'. The port definition is at: ../../hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram
# ** Warning: (vsim-3017) ../../hardware/verilog/cnn_layer_accel_quad.v(386): [TFMPC] - Too few port connections. Expected 28, found 26.
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(386): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(386): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3722) ../../hardware/verilog/cnn_layer_accel_quad.v(386): [TFMPC] - Missing connection for port 'ce0_last_kernel'.
# 
# ** Warning: (vsim-3722) ../../hardware/verilog/cnn_layer_accel_quad.v(386): [TFMPC] - Missing connection for port 'ce1_last_kernel'.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(416): [PCDPC] - Port size (48 or 48) does not match connection size (32) for port 'cascade_datain'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_dsps.v(38).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(416): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'cascade_datain_valid'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_dsps.v(40).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(320): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(320): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(320): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(320): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(320): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(320): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(320): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(137): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'fifo_fwft'. The port definition is at: ../../hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(320): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(320): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(320): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(320): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(320): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(320): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(320): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(137): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'fifo_fwft'. The port definition is at: ../../hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram
# ** Warning: (vsim-3017) ../../hardware/verilog/cnn_layer_accel_quad.v(386): [TFMPC] - Too few port connections. Expected 28, found 26.
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(386): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(386): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3722) ../../hardware/verilog/cnn_layer_accel_quad.v(386): [TFMPC] - Missing connection for port 'ce0_last_kernel'.
# 
# ** Warning: (vsim-3722) ../../hardware/verilog/cnn_layer_accel_quad.v(386): [TFMPC] - Missing connection for port 'ce1_last_kernel'.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(320): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(320): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(320): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(320): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(320): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(320): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(320): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(137): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'fifo_fwft'. The port definition is at: ../../hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(320): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(320): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(320): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(320): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(320): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(320): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(320): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(137): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'fifo_fwft'. The port definition is at: ../../hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram
# ** Warning: (vsim-3017) ../../hardware/verilog/cnn_layer_accel_quad.v(386): [TFMPC] - Too few port connections. Expected 28, found 26.
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(386): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(386): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3722) ../../hardware/verilog/cnn_layer_accel_quad.v(386): [TFMPC] - Missing connection for port 'ce0_last_kernel'.
# 
# ** Warning: (vsim-3722) ../../hardware/verilog/cnn_layer_accel_quad.v(386): [TFMPC] - Missing connection for port 'ce1_last_kernel'.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(320): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(320): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(320): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(320): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(320): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(320): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(320): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(137): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'fifo_fwft'. The port definition is at: ../../hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(320): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(320): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(320): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(320): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(320): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(320): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(320): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_prefetch_buffer.v(137): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'fifo_fwft'. The port definition is at: ../../hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram
# ** Warning: (vsim-3017) ../../hardware/verilog/cnn_layer_accel_quad.v(386): [TFMPC] - Too few port connections. Expected 28, found 26.
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(386): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(386): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3722) ../../hardware/verilog/cnn_layer_accel_quad.v(386): [TFMPC] - Missing connection for port 'ce0_last_kernel'.
# 
# ** Warning: (vsim-3722) ../../hardware/verilog/cnn_layer_accel_quad.v(386): [TFMPC] - Missing connection for port 'ce1_last_kernel'.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(501): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'stride'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_quad_bram_ctrl.v(38).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl
run -all
# Block Memory Generator module cnl_sc2_testbench.i0_cnn_layer_accel_quad.i0_pixel_sequence_data_bram.inst.native_mem_module.blk_mem_gen_v8_3_5_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# // Created Specific Test ----------------------------------------
# // Test Index:            0
# // Num Input Rows:        19
# // Num Input Cols:        19
# // Input Depth:           8
# // Num Kernels:           2
# // Kernel size:           3
# // Stride                 1
# // Padding:               0
# // Upsample               0
# // Num Output Rows:       17
# // Num Output Cols:       17
# // Num Acl Output Rows:   17
# // Num Acl Output Cols:   19
# // Conv Output Format:    1
# // Created Specific Test ----------------------------------------
# 
# 
# ** Warning: (vsim-8233) ../../hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(142): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 0 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(142): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 0 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(142): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 0 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(142): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 0 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(142): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 0 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(142): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 0 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(142): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 0 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(142): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 0 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(137): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 0 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(137): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 0 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(137): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 0 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(137): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 0 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(137): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 0 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(137): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 0 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(137): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 0 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(137): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 0 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(142): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 4 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(142): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 4 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(142): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 4 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(142): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 4 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(142): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 4 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(142): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 4 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(142): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 4 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.v(142): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 4 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# // Started Running Test -----------------------------------------
# // At Time:               120
# // Test Index:            0
# // Started Running Test -----------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 120
# // Test Index: 0
# // Started Sending Quad Config
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 120
# // Test Index: 0
# // Finished Sending Quad Config
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 120
# // Test Index: 0
# // Started Sending Pixel Sequence Config
# // --------------------------------------------------------------
# 
# 
run -all
# // --------------------------------------------------------------
# // At Time: 10380
# // Test Index: 0
# // Finished Sending Pixel Sequence Config
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 10380
# // Test Index: 0
# // Sending Kernel Config
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 10424
# // Test Index: 0
# // Finished Kernel Config
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 10424
# // Test Index: 0
# // Started Sending Kernel Data
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 10508
# // Test Index: 0
# // Finished Sending kernel Data
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 10508
# // Test Index: 0
# // Sent Job Accept
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 10560
# // Test Index: 0
# // Recieved Job Accept
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 10560
# // Test Index: 0
# // Began Sending Pixel Data
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 10580
# // Test Index: 0
# // Started Servicing Job Fetch Request
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 11000
# // Test Index: 0
# // Finished Servicing Job Fetch Request
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 11080
# // Test Index: 0
# // Started Servicing Job Fetch Request
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 11500
# // Test Index: 0
# // Finished Servicing Job Fetch Request
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 11580
# // Test Index: 0
# // Started Servicing Job Fetch Request
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 12000
# // Test Index: 0
# // Finished Servicing Job Fetch Request
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 12080
# // Test Index: 0
# // Started Servicing Job Fetch Request
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 12500
# // Test Index: 0
# // Finished Servicing Job Fetch Request
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 13320
# // Test Index: 0
# // Started Servicing Job Fetch Request
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 13740
# // Test Index: 0
# // Finished Servicing Job Fetch Request
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 14560
# // Test Index: 0
# // Started Servicing Job Fetch Request
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 14980
# // Test Index: 0
# // Finished Servicing Job Fetch Request
# // --------------------------------------------------------------
# 
# 
run -all
# // --------------------------------------------------------------
# // At Time: 15800
# // Test Index: 0
# // Started Servicing Job Fetch Request
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 16220
# // Test Index: 0
# // Finished Servicing Job Fetch Request
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 17040
# // Test Index: 0
# // Started Servicing Job Fetch Request
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 17460
# // Test Index: 0
# // Finished Servicing Job Fetch Request
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 18280
# // Test Index: 0
# // Started Servicing Job Fetch Request
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 18700
# // Test Index: 0
# // Finished Servicing Job Fetch Request
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 19520
# // Test Index: 0
# // Started Servicing Job Fetch Request
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 19940
# // Test Index: 0
# // Finished Servicing Job Fetch Request
# // --------------------------------------------------------------
# 
# 
write format wave -window .main_pane.wave.interior.cs.body.pw.wf C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/wave.do
run -all
# // --------------------------------------------------------------
# // At Time: 20760
# // Test Index: 0
# // Started Servicing Job Fetch Request
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 21180
# // Test Index: 0
# // Finished Servicing Job Fetch Request
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 22000
# // Test Index: 0
# // Started Servicing Job Fetch Request
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 22420
# // Test Index: 0
# // Finished Servicing Job Fetch Request
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 23240
# // Test Index: 0
# // Started Servicing Job Fetch Request
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 23660
# // Test Index: 0
# // Finished Servicing Job Fetch Request
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 24480
# // Test Index: 0
# // Started Servicing Job Fetch Request
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 24900
# // Test Index: 0
# // Finished Servicing Job Fetch Request
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 25720
# // Test Index: 0
# // Started Servicing Job Fetch Request
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 26140
# // Test Index: 0
# // Finished Servicing Job Fetch Request
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 26960
# // Test Index: 0
# // Started Servicing Job Fetch Request
# // --------------------------------------------------------------
# 
# 
run -all
# // --------------------------------------------------------------
# // At Time: 27380
# // Test Index: 0
# // Finished Servicing Job Fetch Request
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 28200
# // Test Index: 0
# // Started Servicing Job Fetch Request
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 28620
# // Test Index: 0
# // Finished Servicing Job Fetch Request
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 29440
# // Test Index: 0
# // Started Servicing Job Fetch Request
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 29860
# // Test Index: 0
# // Finished Servicing Job Fetch Request
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 30680
# // Test Index: 0
# // Started Servicing Job Fetch Request
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 31100
# // Test Index: 0
# // Finished Servicing Job Fetch Request
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 31100
# // Test Index: 0
# // Finished Sending Pixel Data
# // --------------------------------------------------------------
# 
# 
# // --------------------------------------------------------------
# // At Time: 31100
# // Test Index: 0
# // Waiting for Job Complete
# // --------------------------------------------------------------
# 
# 
# //---------------------------------------------------------------
# // At Time: 32776
# // Test Index: 0
# // Monitor Recieved last output
# //---------------------------------------------------------------
# 
# 
# // Checking Test ------------------------------------------------
# // At Time:               32780
# // Test Index:            0
# // Checking Test ------------------------------------------------
# 
# 
# //---------------------------------------------------------------
# // Test Failed
# //---------------------------------------------------------------
# 
# 
# Break in Task cnl_sc2_testbench/cnl_sc2_environment::run at cnl_sc2_environment.sv line 198
