git clone --depth 1 --no-tags https://github.com/Misaka-N/TJCS-SingleCircleCPU31.git f:/verilog_sva_gh_scraper/data/full_repos/637596690
git clone --depth 1 --no-tags https://github.com/va7deo/MegaSys1_A.git f:/verilog_sva_gh_scraper/data/full_repos/640018400
git clone --depth 1 --no-tags https://github.com/bol-edu/caravel-soc_fpga-lab.git f:/verilog_sva_gh_scraper/data/full_repos/636524770
git clone --depth 1 --no-tags https://github.com/SudeepJoshi22/Minor-Project-2023-RISC-V-processor.git f:/verilog_sva_gh_scraper/data/full_repos/638098273
git clone --depth 1 --no-tags https://github.com/abdelazeem201/ORCA.git f:/verilog_sva_gh_scraper/data/full_repos/640069697
git clone --depth 1 --no-tags https://github.com/I-Doctor/RTL_library_of_basic_hardware_units.git f:/verilog_sva_gh_scraper/data/full_repos/639288980
git clone --depth 1 --no-tags https://github.com/DLD-USTB/minitinymips.git f:/verilog_sva_gh_scraper/data/full_repos/640209136
git clone --depth 1 --no-tags https://github.com/u3oR/fft_verilog.git f:/verilog_sva_gh_scraper/data/full_repos/639244493
git clone --depth 1 --no-tags https://github.com/AnuragSChatterjee/Multilayer-Perception-MLP-Neural-Network-Implementation-In-FPGA.git f:/verilog_sva_gh_scraper/data/full_repos/636272697
git clone --depth 1 --no-tags https://github.com/asinghani/18224-s23-tapeout.git f:/verilog_sva_gh_scraper/data/full_repos/640698566
git clone --depth 1 --no-tags https://github.com/marsohod4you/Marsohod3GW.git f:/verilog_sva_gh_scraper/data/full_repos/638975098
git clone --depth 1 --no-tags https://github.com/164adityakumar/Image_Encryption_I-CHIP.git f:/verilog_sva_gh_scraper/data/full_repos/640020606
git clone --depth 1 --no-tags https://github.com/MikhaelKaa/zs-pentagon.git f:/verilog_sva_gh_scraper/data/full_repos/639111696
git clone --depth 1 --no-tags https://github.com/shinymetal6/aim65_quartus.git f:/verilog_sva_gh_scraper/data/full_repos/640989695
git clone --depth 1 --no-tags https://github.com/Orderism/Pipeline_Processor_ECE552.git f:/verilog_sva_gh_scraper/data/full_repos/640693383
git clone --depth 1 --no-tags https://github.com/johnnycubides/digital-electronic-1-101.git f:/verilog_sva_gh_scraper/data/full_repos/642125720
git clone --depth 1 --no-tags https://github.com/ayyucedemirbas/8bit_single_cycle_computer.git f:/verilog_sva_gh_scraper/data/full_repos/642112202
git clone --depth 1 --no-tags https://github.com/XhyDds/creep.git f:/verilog_sva_gh_scraper/data/full_repos/641865549
git clone --depth 1 --no-tags https://github.com/MatthewPicchu/TDNN-predis-MM23.git f:/verilog_sva_gh_scraper/data/full_repos/636385774
git clone --depth 1 --no-tags https://github.com/GibbleLab/FPGA.git f:/verilog_sva_gh_scraper/data/full_repos/637239173
git clone --depth 1 --no-tags https://github.com/kerong2002/YOLOv7_tiny_verilog.git f:/verilog_sva_gh_scraper/data/full_repos/637575595
git clone --depth 1 --no-tags https://github.com/PRAGATI-0102/Kogge-Stone-Adder-Day-035-.git f:/verilog_sva_gh_scraper/data/full_repos/640605555
git clone --depth 1 --no-tags https://github.com/Vokerlee/FFT-8-point-FPGA.git f:/verilog_sva_gh_scraper/data/full_repos/639599954
git clone --depth 1 --no-tags https://github.com/ArvinDelavari/RV32-APX.git f:/verilog_sva_gh_scraper/data/full_repos/641516843
git clone --depth 1 --no-tags https://github.com/bardr98/Optimized-8-bit-pipelined-multiplier.git f:/verilog_sva_gh_scraper/data/full_repos/640277667
git clone --depth 1 --no-tags https://github.com/RobertPeip/MiSTerDDR3Test.git f:/verilog_sva_gh_scraper/data/full_repos/640124719
git clone --depth 1 --no-tags https://github.com/VallepalliDheeraj/Car-Parking-System-Using-Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/635199174
git clone --depth 1 --no-tags https://github.com/abdelazeem201/RV32E201X.git f:/verilog_sva_gh_scraper/data/full_repos/634891882
git clone --depth 1 --no-tags https://github.com/karthikkbs05/I2C-Master-using-verilog-RTL-coding.git f:/verilog_sva_gh_scraper/data/full_repos/638911985
git clone --depth 1 --no-tags https://github.com/pyCoder03/CISC_16bit.git f:/verilog_sva_gh_scraper/data/full_repos/641994952
git clone --depth 1 --no-tags https://github.com/razmid/Verilog_repo.git f:/verilog_sva_gh_scraper/data/full_repos/639512963
git clone --depth 1 --no-tags https://github.com/MakarenaLabs/gameboy-KR260.git f:/verilog_sva_gh_scraper/data/full_repos/640690316
git clone --depth 1 --no-tags https://github.com/Venkaraddi7/Elevator_Controller.git f:/verilog_sva_gh_scraper/data/full_repos/640441324
git clone --depth 1 --no-tags https://github.com/HexSDR/burn_spi_flash_via_uart.git f:/verilog_sva_gh_scraper/data/full_repos/635711869
git clone --depth 1 --no-tags https://github.com/KevlarKanou/apb_watchdog.git f:/verilog_sva_gh_scraper/data/full_repos/639690309
git clone --depth 1 --no-tags https://github.com/PRAGATI-0102/ALU-Day-030-.git f:/verilog_sva_gh_scraper/data/full_repos/638609967
git clone --depth 1 --no-tags https://github.com/EshanJayasundara/The-Processor.git f:/verilog_sva_gh_scraper/data/full_repos/637877484
git clone --depth 1 --no-tags https://github.com/Jilin-Zhang/ASYNC-Chisel.git f:/verilog_sva_gh_scraper/data/full_repos/635234035
git clone --depth 1 --no-tags https://github.com/PRAGATI-0102/Clock-Buffer-Day-029-.git f:/verilog_sva_gh_scraper/data/full_repos/637896256
git clone --depth 1 --no-tags https://github.com/Knightmare-0/Vishnu-VSD-HDP.git f:/verilog_sva_gh_scraper/data/full_repos/636934598
git clone --depth 1 --no-tags https://github.com/kurlytail/ai-nvme.git f:/verilog_sva_gh_scraper/data/full_repos/636904531
git clone --depth 1 --no-tags https://github.com/FlorianFrank/verilog-baremetal-sram-controller.git f:/verilog_sva_gh_scraper/data/full_repos/639091118
git clone --depth 1 --no-tags https://github.com/EECS150/asic_labs.git f:/verilog_sva_gh_scraper/data/full_repos/639608091
git clone --depth 1 --no-tags https://github.com/shanasaiko/RSA_on_Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/639270673
git clone --depth 1 --no-tags https://github.com/AnterCreeper/Tang_Audio.git f:/verilog_sva_gh_scraper/data/full_repos/636213652
git clone --depth 1 --no-tags https://github.com/f-of-e/gb3-resources.git f:/verilog_sva_gh_scraper/data/full_repos/638838793
git clone --depth 1 --no-tags https://github.com/PRAGATI-0102/Vedic-Multiplier-Day-028-.git f:/verilog_sva_gh_scraper/data/full_repos/637483454
git clone --depth 1 --no-tags https://github.com/NouraMedhat28/MYTH-Workshop.git f:/verilog_sva_gh_scraper/data/full_repos/637929125
git clone --depth 1 --no-tags https://github.com/lionelZhaowy/CPU8bit.git f:/verilog_sva_gh_scraper/data/full_repos/636683180
git clone --depth 1 --no-tags https://github.com/CLDSea/FPGA_module.git f:/verilog_sva_gh_scraper/data/full_repos/637260823
git clone --depth 1 --no-tags https://github.com/OmarMongy/ALU_8bits.git f:/verilog_sva_gh_scraper/data/full_repos/640623101
git clone --depth 1 --no-tags https://github.com/PRAGATI-0102/Mealy-Sequence-Detector-Day-033-.git f:/verilog_sva_gh_scraper/data/full_repos/639799029
git clone --depth 1 --no-tags https://github.com/PRAGATI-0102/Moore-Sequence-Detector-Day-032-.git f:/verilog_sva_gh_scraper/data/full_repos/639569407
git clone --depth 1 --no-tags https://github.com/944613709/Design-of-RISC-Processor.git f:/verilog_sva_gh_scraper/data/full_repos/640926935
git clone --depth 1 --no-tags https://github.com/AtlasFPGA/Tang_nano_9k_Piort_go_hdmi.git f:/verilog_sva_gh_scraper/data/full_repos/637211994
git clone --depth 1 --no-tags https://github.com/Shashvat300/Traffic_Signal_Controller.git f:/verilog_sva_gh_scraper/data/full_repos/642084077
git clone --depth 1 --no-tags https://github.com/TejasBN28/HISPE-High-Speed-Configurable-Floating-Point-Multi-Precision-Processing-Element-.git f:/verilog_sva_gh_scraper/data/full_repos/640494588
git clone --depth 1 --no-tags https://github.com/Gbps/axichacha_xilinx_core.git f:/verilog_sva_gh_scraper/data/full_repos/640351217
git clone --depth 1 --no-tags https://github.com/sandbox-quantum/sdith-impl-hw.git f:/verilog_sva_gh_scraper/data/full_repos/635892434
git clone --depth 1 --no-tags https://github.com/Mohamed-AbdulRahman5/VGA_Text-editor.git f:/verilog_sva_gh_scraper/data/full_repos/635510046
git clone --depth 1 --no-tags https://github.com/iRustom/Sequential-Signed-Multiplier.git f:/verilog_sva_gh_scraper/data/full_repos/634891168
git clone --depth 1 --no-tags https://github.com/mourya2062/RISC_V_RV32I.git f:/verilog_sva_gh_scraper/data/full_repos/637024096
git clone --depth 1 --no-tags https://github.com/terriellis120/Researchfpga.git f:/verilog_sva_gh_scraper/data/full_repos/637648130
git clone --depth 1 --no-tags https://github.com/tarunraheja84/Fountain_v1.git f:/verilog_sva_gh_scraper/data/full_repos/635418297
git clone --depth 1 --no-tags https://github.com/PRAGATI-0102/Single_Address_ROM-Day-025-.git f:/verilog_sva_gh_scraper/data/full_repos/636363208
git clone --depth 1 --no-tags https://github.com/BenSmithLight/FPGA.git f:/verilog_sva_gh_scraper/data/full_repos/637569749
git clone --depth 1 --no-tags https://github.com/Prajjalak/FPGA_Thermometer.git f:/verilog_sva_gh_scraper/data/full_repos/638877957
git clone --depth 1 --no-tags https://github.com/BwanaFr/mce2hdmi.git f:/verilog_sva_gh_scraper/data/full_repos/638529050
git clone --depth 1 --no-tags https://github.com/PRAGATI-0102/Minority-Detector-Day-027-.git f:/verilog_sva_gh_scraper/data/full_repos/637159958
git clone --depth 1 --no-tags https://github.com/terriellis120/bug-free-waffle.git f:/verilog_sva_gh_scraper/data/full_repos/635018871
git clone --depth 1 --no-tags https://github.com/qyw123/gatelevel_netlist_dataset.git f:/verilog_sva_gh_scraper/data/full_repos/640289420
git clone --depth 1 --no-tags https://github.com/parkms1000/amur.git f:/verilog_sva_gh_scraper/data/full_repos/638223679
git clone --depth 1 --no-tags https://github.com/JoyBed/joyv.git f:/verilog_sva_gh_scraper/data/full_repos/641575336
git clone --depth 1 --no-tags https://github.com/Araf020/shift_register_verilog.git f:/verilog_sva_gh_scraper/data/full_repos/639747884
git clone --depth 1 --no-tags https://github.com/Giorgi-Solo/House-Utilities.git f:/verilog_sva_gh_scraper/data/full_repos/637073595
git clone --depth 1 --no-tags https://github.com/MohammadFarrahi/CAD-projects.git f:/verilog_sva_gh_scraper/data/full_repos/637772710
git clone --depth 1 --no-tags https://github.com/hjljhl/LogicSynthesisProject2023.git f:/verilog_sva_gh_scraper/data/full_repos/639397689
git clone --depth 1 --no-tags https://github.com/hransom528/VerilogModules.git f:/verilog_sva_gh_scraper/data/full_repos/640704006
git clone --depth 1 --no-tags https://github.com/ThomasHODonnell/VerilogTrafficController.git f:/verilog_sva_gh_scraper/data/full_repos/635568238
git clone --depth 1 --no-tags https://github.com/PRAGATI-0102/Sequence-Detector-Day-031-.git f:/verilog_sva_gh_scraper/data/full_repos/639028139
git clone --depth 1 --no-tags https://github.com/ChinnuReddySeelam/dESIGN-OF-8o85-4-BIT-MICROPROCESSOR-using-HDL.git f:/verilog_sva_gh_scraper/data/full_repos/640909265
git clone --depth 1 --no-tags https://github.com/islam-nasser0/Design-and-layout-of-modified-Baugh-Wooley-multiplier-array-.git f:/verilog_sva_gh_scraper/data/full_repos/641229126
git clone --depth 1 --no-tags https://github.com/Giorgi-Solo/ARM-CPU.git f:/verilog_sva_gh_scraper/data/full_repos/637062975
git clone --depth 1 --no-tags https://github.com/aiden21c/ATMega32A_Emulator.git f:/verilog_sva_gh_scraper/data/full_repos/636038527
git clone --depth 1 --no-tags https://github.com/charlotte-mu/ICC2023_grad.git f:/verilog_sva_gh_scraper/data/full_repos/641843720
git clone --depth 1 --no-tags https://github.com/Sourav365/I2C-Protocol-for-FPGA.git f:/verilog_sva_gh_scraper/data/full_repos/634893354
git clone --depth 1 --no-tags https://github.com/Jackie425/CNN_FPGA.git f:/verilog_sva_gh_scraper/data/full_repos/638919309
git clone --depth 1 --no-tags https://github.com/visionvlsi/internships2023.git f:/verilog_sva_gh_scraper/data/full_repos/637731798
git clone --depth 1 --no-tags https://github.com/Art/Oscillator-for-Adiabatic-Computational-Circuitry.git f:/verilog_sva_gh_scraper/data/full_repos/635939454
git clone --depth 1 --no-tags https://github.com/Traviste/Fyre-core-RV32I.git f:/verilog_sva_gh_scraper/data/full_repos/636462231
git clone --depth 1 --no-tags https://github.com/whbhw/MIPS5.git f:/verilog_sva_gh_scraper/data/full_repos/638500379
git clone --depth 1 --no-tags https://github.com/Ahmed0100/processor_uart_system_synopsys.git f:/verilog_sva_gh_scraper/data/full_repos/636660891
git clone --depth 1 --no-tags https://github.com/Jormit/Single-Cycle-RISC-V.git f:/verilog_sva_gh_scraper/data/full_repos/634772118
git clone --depth 1 --no-tags https://github.com/Aleksandra564/SDUP_Dijkstra.git f:/verilog_sva_gh_scraper/data/full_repos/636451435
git clone --depth 1 --no-tags https://github.com/YOILLO/schem_lab2.git f:/verilog_sva_gh_scraper/data/full_repos/641100975
git clone --depth 1 --no-tags https://github.com/MohamadHoseinMaleki/Mips_ComputerArchitecture.git f:/verilog_sva_gh_scraper/data/full_repos/640657739
git clone --depth 1 --no-tags https://github.com/calsfu/verilog_processor.git f:/verilog_sva_gh_scraper/data/full_repos/638700959
git clone --depth 1 --no-tags https://github.com/sabuhamad/CSM152A-Digital-Design-Laboratory.git f:/verilog_sva_gh_scraper/data/full_repos/639676732
git clone --depth 1 --no-tags https://github.com/PRAGATI-0102/Dual_Port_RAM-Day-024-.git f:/verilog_sva_gh_scraper/data/full_repos/635887847
git clone --depth 1 --no-tags https://github.com/zycn22/cycle_computer.git f:/verilog_sva_gh_scraper/data/full_repos/637835568
