TimeQuest Timing Analyzer report for coco3fpga_dw
Thu Aug 05 21:16:27 2021
Quartus Prime Version 17.0.2 Build 602 07/19/2017 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow 1200mV 85C Model Fmax Summary
  7. Timing Closure Recommendations
  8. Slow 1200mV 85C Model Setup Summary
  9. Slow 1200mV 85C Model Hold Summary
 10. Slow 1200mV 85C Model Recovery Summary
 11. Slow 1200mV 85C Model Removal Summary
 12. Slow 1200mV 85C Model Minimum Pulse Width Summary
 13. Slow 1200mV 85C Model Setup: 'CLK50MHZ'
 14. Slow 1200mV 85C Model Hold: 'CLK50MHZ'
 15. Slow 1200mV 85C Model Metastability Summary
 16. Slow 1200mV 0C Model Fmax Summary
 17. Slow 1200mV 0C Model Setup Summary
 18. Slow 1200mV 0C Model Hold Summary
 19. Slow 1200mV 0C Model Recovery Summary
 20. Slow 1200mV 0C Model Removal Summary
 21. Slow 1200mV 0C Model Minimum Pulse Width Summary
 22. Slow 1200mV 0C Model Setup: 'CLK50MHZ'
 23. Slow 1200mV 0C Model Hold: 'CLK50MHZ'
 24. Slow 1200mV 0C Model Metastability Summary
 25. Fast 1200mV 0C Model Setup Summary
 26. Fast 1200mV 0C Model Hold Summary
 27. Fast 1200mV 0C Model Recovery Summary
 28. Fast 1200mV 0C Model Removal Summary
 29. Fast 1200mV 0C Model Minimum Pulse Width Summary
 30. Fast 1200mV 0C Model Setup: 'CLK50MHZ'
 31. Fast 1200mV 0C Model Hold: 'CLK50MHZ'
 32. Fast 1200mV 0C Model Metastability Summary
 33. Multicorner Timing Analysis Summary
 34. Board Trace Model Assignments
 35. Input Transition Times
 36. Signal Integrity Metrics (Slow 1200mv 0c Model)
 37. Signal Integrity Metrics (Slow 1200mv 85c Model)
 38. Signal Integrity Metrics (Fast 1200mv 0c Model)
 39. Setup Transfers
 40. Hold Transfers
 41. Report TCCS
 42. Report RSKM
 43. Unconstrained Paths Summary
 44. Clock Status Summary
 45. Unconstrained Input Ports
 46. Unconstrained Output Ports
 47. Unconstrained Input Ports
 48. Unconstrained Output Ports
 49. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Intel and sold by Intel or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+-----------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                           ;
+-----------------------+-----------------------------------------------------+
; Quartus Prime Version ; Version 17.0.2 Build 602 07/19/2017 SJ Lite Edition ;
; Timing Analyzer       ; TimeQuest                                           ;
; Revision Name         ; coco3fpga_dw                                        ;
; Device Family         ; Cyclone IV E                                        ;
; Device Name           ; EP4CE115F29C7                                       ;
; Timing Models         ; Final                                               ;
; Delay Model           ; Combined                                            ;
; Rise/Fall Delays      ; Enabled                                             ;
+-----------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 8           ;
;                            ;             ;
; Average used               ; 1.24        ;
; Maximum used               ; 8           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   3.6%      ;
;     Processor 3            ;   3.5%      ;
;     Processor 4            ;   3.5%      ;
;     Processors 5-8         ;   3.4%      ;
+----------------------------+-------------+


+------------------------------------------------------+
; SDC File List                                        ;
+------------------+--------+--------------------------+
; SDC File Path    ; Status ; Read at                  ;
+------------------+--------+--------------------------+
; coco3fpga_dw.sdc ; OK     ; Thu Aug 05 21:16:08 2021 ;
+------------------+--------+--------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                               ;
+------------+------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+--------------+
; Clock Name ; Type ; Period ; Frequency ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets      ;
+------------+------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+--------------+
; CLK50MHZ   ; Base ; 20.000 ; 50.0 MHz  ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { CLK50MHZ } ;
+------------+------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+--------------+


+-------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary              ;
+-----------+-----------------+------------+------+
; Fmax      ; Restricted Fmax ; Clock Name ; Note ;
+-----------+-----------------+------------+------+
; 63.11 MHz ; 63.11 MHz       ; CLK50MHZ   ;      ;
+-----------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+-------------------------------------+
; Slow 1200mV 85C Model Setup Summary ;
+----------+-------+------------------+
; Clock    ; Slack ; End Point TNS    ;
+----------+-------+------------------+
; CLK50MHZ ; 2.077 ; 0.000            ;
+----------+-------+------------------+


+------------------------------------+
; Slow 1200mV 85C Model Hold Summary ;
+----------+-------+-----------------+
; Clock    ; Slack ; End Point TNS   ;
+----------+-------+-----------------+
; CLK50MHZ ; 0.404 ; 0.000           ;
+----------+-------+-----------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+---------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary ;
+----------+-------+--------------------------------+
; Clock    ; Slack ; End Point TNS                  ;
+----------+-------+--------------------------------+
; CLK50MHZ ; 9.514 ; 0.000                          ;
+----------+-------+--------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'CLK50MHZ'                                                                                                                                                             ;
+-------+-----------------------------------------------------------------------------------------------------+-----------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                           ; To Node         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------+-----------------+--------------+-------------+--------------+------------+------------+
; 2.077 ; COCO_SRAM:CC3_SRAM1|altsyncram:SRAM_rtl_0|altsyncram_0h81:auto_generated|ram_block1a30~porta_we_reg ; GART_BUF[6]     ; CLK50MHZ     ; CLK50MHZ    ; 10.000       ; 0.095      ; 8.016      ;
; 2.129 ; COCO_SRAM:CC3_SRAM1|altsyncram:SRAM_rtl_0|altsyncram_0h81:auto_generated|ram_block1a61~porta_we_reg ; GART_BUF[5]     ; CLK50MHZ     ; CLK50MHZ    ; 10.000       ; 0.132      ; 8.001      ;
; 2.142 ; COCO_SRAM:CC3_SRAM1|altsyncram:SRAM_rtl_0|altsyncram_0h81:auto_generated|ram_block1a15~porta_we_reg ; GART_BUF[7]     ; CLK50MHZ     ; CLK50MHZ    ; 10.000       ; 0.167      ; 8.023      ;
; 2.148 ; COCO_SRAM:CC3_SRAM1|altsyncram:SRAM_rtl_0|altsyncram_0h81:auto_generated|ram_block1a14~porta_we_reg ; GART_BUF[6]     ; CLK50MHZ     ; CLK50MHZ    ; 10.000       ; 0.103      ; 7.953      ;
; 2.178 ; COCO_SRAM:CC3_SRAM1|altsyncram:SRAM_rtl_0|altsyncram_0h81:auto_generated|ram_block1a45~porta_we_reg ; GART_BUF[5]     ; CLK50MHZ     ; CLK50MHZ    ; 10.000       ; 0.126      ; 7.946      ;
; 2.210 ; COCO_SRAM:CC3_SRAM1|altsyncram:SRAM_rtl_0|altsyncram_0h81:auto_generated|ram_block1a22~porta_we_reg ; GART_BUF[6]     ; CLK50MHZ     ; CLK50MHZ    ; 10.000       ; 0.112      ; 7.900      ;
; 2.310 ; COCO_SRAM:CC3_SRAM1|altsyncram:SRAM_rtl_0|altsyncram_0h81:auto_generated|ram_block1a6~porta_we_reg  ; GART_BUF[6]     ; CLK50MHZ     ; CLK50MHZ    ; 10.000       ; 0.082      ; 7.770      ;
; 2.329 ; COCO_SRAM:CC3_SRAM1|altsyncram:SRAM_rtl_0|altsyncram_0h81:auto_generated|ram_block1a40~porta_we_reg ; GART_BUF[0]     ; CLK50MHZ     ; CLK50MHZ    ; 10.000       ; 0.121      ; 7.790      ;
; 2.377 ; COCO_SRAM:CC3_SRAM1|altsyncram:SRAM_rtl_0|altsyncram_0h81:auto_generated|ram_block1a24~porta_we_reg ; GART_BUF[0]     ; CLK50MHZ     ; CLK50MHZ    ; 10.000       ; 0.100      ; 7.721      ;
; 2.383 ; COCO_SRAM:CC3_SRAM1|altsyncram:SRAM_rtl_0|altsyncram_0h81:auto_generated|ram_block1a31~porta_we_reg ; GART_BUF[7]     ; CLK50MHZ     ; CLK50MHZ    ; 10.000       ; 0.175      ; 7.790      ;
; 2.383 ; COCO_SRAM:CC3_SRAM1|altsyncram:SRAM_rtl_0|altsyncram_0h81:auto_generated|ram_block1a62~porta_we_reg ; GART_BUF[6]     ; CLK50MHZ     ; CLK50MHZ    ; 10.000       ; 0.079      ; 7.694      ;
; 2.385 ; COCO_SRAM:CC3_SRAM1|altsyncram:SRAM_rtl_0|altsyncram_0h81:auto_generated|ram_block1a21~porta_we_reg ; GART_BUF[5]     ; CLK50MHZ     ; CLK50MHZ    ; 10.000       ; 0.121      ; 7.734      ;
; 2.407 ; COCO_SRAM:CC3_SRAM1|altsyncram:SRAM_rtl_0|altsyncram_0h81:auto_generated|ram_block1a63~porta_we_reg ; GART_BUF[7]     ; CLK50MHZ     ; CLK50MHZ    ; 10.000       ; 0.184      ; 7.775      ;
; 2.408 ; COCO_SRAM:CC3_SRAM0|altsyncram:SRAM_rtl_0|altsyncram_0h81:auto_generated|ram_block1a58~porta_we_reg ; GART_BUF[2]     ; CLK50MHZ     ; CLK50MHZ    ; 10.000       ; 0.077      ; 7.667      ;
; 2.414 ; COCO_SRAM:CC3_SRAM1|altsyncram:SRAM_rtl_0|altsyncram_0h81:auto_generated|ram_block1a58~porta_we_reg ; GART_BUF[2]     ; CLK50MHZ     ; CLK50MHZ    ; 10.000       ; 0.126      ; 7.710      ;
; 2.466 ; COCO_SRAM:CC3_SRAM0|altsyncram:SRAM_rtl_0|altsyncram_0h81:auto_generated|ram_block1a29~porta_we_reg ; GART_BUF[5]     ; CLK50MHZ     ; CLK50MHZ    ; 10.000       ; 0.074      ; 7.606      ;
; 2.471 ; COCO_SRAM:CC3_SRAM1|altsyncram:SRAM_rtl_0|altsyncram_0h81:auto_generated|ram_block1a23~porta_we_reg ; GART_BUF[7]     ; CLK50MHZ     ; CLK50MHZ    ; 10.000       ; 0.154      ; 7.681      ;
; 2.482 ; COCO_SRAM:CC3_SRAM1|altsyncram:SRAM_rtl_0|altsyncram_0h81:auto_generated|ram_block1a37~porta_we_reg ; GART_BUF[5]     ; CLK50MHZ     ; CLK50MHZ    ; 10.000       ; 0.114      ; 7.630      ;
; 2.494 ; COCO_SRAM:CC3_SRAM1|altsyncram:SRAM_rtl_0|altsyncram_0h81:auto_generated|ram_block1a1~porta_we_reg  ; GART_BUF[1]     ; CLK50MHZ     ; CLK50MHZ    ; 10.000       ; 0.087      ; 7.591      ;
; 2.523 ; COCO_SRAM:CC3_SRAM1|altsyncram:SRAM_rtl_0|altsyncram_0h81:auto_generated|ram_block1a13~porta_we_reg ; GART_BUF[5]     ; CLK50MHZ     ; CLK50MHZ    ; 10.000       ; 0.103      ; 7.578      ;
; 2.524 ; COCO_SRAM:CC3_SRAM1|altsyncram:SRAM_rtl_0|altsyncram_0h81:auto_generated|ram_block1a5~porta_we_reg  ; GART_BUF[5]     ; CLK50MHZ     ; CLK50MHZ    ; 10.000       ; 0.109      ; 7.583      ;
; 2.532 ; COCO_SRAM:CC3_SRAM1|altsyncram:SRAM_rtl_0|altsyncram_0h81:auto_generated|ram_block1a10~porta_we_reg ; GART_BUF[2]     ; CLK50MHZ     ; CLK50MHZ    ; 10.000       ; 0.139      ; 7.605      ;
; 2.553 ; COCO_SRAM:CC3_SRAM1|altsyncram:SRAM_rtl_0|altsyncram_0h81:auto_generated|ram_block1a53~porta_we_reg ; GART_BUF[5]     ; CLK50MHZ     ; CLK50MHZ    ; 10.000       ; 0.097      ; 7.542      ;
; 2.579 ; COCO_SRAM:CC3_SRAM1|altsyncram:SRAM_rtl_0|altsyncram_0h81:auto_generated|ram_block1a29~porta_we_reg ; GART_BUF[5]     ; CLK50MHZ     ; CLK50MHZ    ; 10.000       ; 0.116      ; 7.535      ;
; 2.586 ; COCO_SRAM:CC3_SRAM1|altsyncram:SRAM_rtl_0|altsyncram_0h81:auto_generated|ram_block1a59~porta_we_reg ; GART_BUF[3]     ; CLK50MHZ     ; CLK50MHZ    ; 10.000       ; 0.119      ; 7.531      ;
; 2.595 ; COCO_SRAM:CC3_SRAM1|altsyncram:SRAM_rtl_0|altsyncram_0h81:auto_generated|ram_block1a42~porta_we_reg ; GART_BUF[2]     ; CLK50MHZ     ; CLK50MHZ    ; 10.000       ; 0.123      ; 7.526      ;
; 2.605 ; COCO_SRAM:CC3_SRAM0|altsyncram:SRAM_rtl_0|altsyncram_0h81:auto_generated|ram_block1a13~porta_we_reg ; GART_BUF[5]     ; CLK50MHZ     ; CLK50MHZ    ; 10.000       ; 0.087      ; 7.480      ;
; 2.622 ; COCO_SRAM:CC3_SRAM1|altsyncram:SRAM_rtl_0|altsyncram_0h81:auto_generated|ram_block1a56~porta_we_reg ; GART_BUF[0]     ; CLK50MHZ     ; CLK50MHZ    ; 10.000       ; 0.159      ; 7.535      ;
; 2.632 ; COCO_SRAM:CC3_SRAM1|altsyncram:SRAM_rtl_0|altsyncram_0h81:auto_generated|ram_block1a46~porta_we_reg ; GART_BUF[6]     ; CLK50MHZ     ; CLK50MHZ    ; 10.000       ; 0.078      ; 7.444      ;
; 2.654 ; COCO_SRAM:CC3_SRAM1|altsyncram:SRAM_rtl_0|altsyncram_0h81:auto_generated|ram_block1a34~porta_we_reg ; GART_BUF[2]     ; CLK50MHZ     ; CLK50MHZ    ; 10.000       ; 0.119      ; 7.463      ;
; 2.660 ; COCO_SRAM:CC3_SRAM1|altsyncram:SRAM_rtl_0|altsyncram_0h81:auto_generated|ram_block1a38~porta_we_reg ; GART_BUF[6]     ; CLK50MHZ     ; CLK50MHZ    ; 10.000       ; 0.085      ; 7.423      ;
; 2.668 ; COCO_SRAM:CC3_SRAM0|altsyncram:SRAM_rtl_0|altsyncram_0h81:auto_generated|ram_block1a60~porta_we_reg ; GART_BUF[4]     ; CLK50MHZ     ; CLK50MHZ    ; 10.000       ; 0.113      ; 7.443      ;
; 2.697 ; COCO_SRAM:CC3_SRAM1|altsyncram:SRAM_rtl_0|altsyncram_0h81:auto_generated|ram_block1a55~porta_we_reg ; GART_BUF[7]     ; CLK50MHZ     ; CLK50MHZ    ; 10.000       ; 0.122      ; 7.423      ;
; 2.698 ; COCO_SRAM:CC3_SRAM0|altsyncram:SRAM_rtl_0|altsyncram_0h81:auto_generated|ram_block1a56~porta_we_reg ; GART_BUF[0]     ; CLK50MHZ     ; CLK50MHZ    ; 10.000       ; 0.080      ; 7.380      ;
; 2.701 ; COCO_SRAM:CC3_SRAM1|altsyncram:SRAM_rtl_0|altsyncram_0h81:auto_generated|ram_block1a47~porta_we_reg ; GART_BUF[7]     ; CLK50MHZ     ; CLK50MHZ    ; 10.000       ; 0.134      ; 7.431      ;
; 2.702 ; COCO_SRAM:CC3_SRAM1|altsyncram:SRAM_rtl_0|altsyncram_0h81:auto_generated|ram_block1a27~porta_we_reg ; GART_BUF[3]     ; CLK50MHZ     ; CLK50MHZ    ; 10.000       ; 0.140      ; 7.436      ;
; 2.702 ; COCO_SRAM:CC3_SRAM1|altsyncram:SRAM_rtl_0|altsyncram_0h81:auto_generated|ram_block1a28~porta_we_reg ; GART_BUF[4]     ; CLK50MHZ     ; CLK50MHZ    ; 10.000       ; 0.150      ; 7.446      ;
; 2.707 ; COCO_SRAM:CC3_SRAM0|altsyncram:SRAM_rtl_0|altsyncram_0h81:auto_generated|ram_block1a53~porta_we_reg ; GART_BUF[5]     ; CLK50MHZ     ; CLK50MHZ    ; 10.000       ; 0.114      ; 7.405      ;
; 2.714 ; COCO_SRAM:CC3_SRAM1|altsyncram:SRAM_rtl_0|altsyncram_0h81:auto_generated|ram_block1a18~porta_we_reg ; GART_BUF[2]     ; CLK50MHZ     ; CLK50MHZ    ; 10.000       ; 0.142      ; 7.426      ;
; 2.714 ; COCO_SRAM:CC3_SRAM0|altsyncram:SRAM_rtl_0|altsyncram_0h81:auto_generated|ram_block1a61~porta_we_reg ; GART_BUF[5]     ; CLK50MHZ     ; CLK50MHZ    ; 10.000       ; 0.132      ; 7.416      ;
; 2.720 ; COCO_SRAM:CC3_SRAM1|altsyncram:SRAM_rtl_0|altsyncram_0h81:auto_generated|ram_block1a7~porta_we_reg  ; GART_BUF[7]     ; CLK50MHZ     ; CLK50MHZ    ; 10.000       ; 0.125      ; 7.403      ;
; 2.726 ; COCO_SRAM:CC3_SRAM1|altsyncram:SRAM_rtl_0|altsyncram_0h81:auto_generated|ram_block1a32~porta_we_reg ; GART_BUF[0]     ; CLK50MHZ     ; CLK50MHZ    ; 10.000       ; 0.101      ; 7.373      ;
; 2.735 ; COCO_SRAM:CC3_SRAM1|altsyncram:SRAM_rtl_0|altsyncram_0h81:auto_generated|ram_block1a26~porta_we_reg ; GART_BUF[2]     ; CLK50MHZ     ; CLK50MHZ    ; 10.000       ; 0.102      ; 7.365      ;
; 2.768 ; COCO_SRAM:CC3_SRAM0|altsyncram:SRAM_rtl_0|altsyncram_0h81:auto_generated|ram_block1a16~porta_we_reg ; GART_BUF[0]     ; CLK50MHZ     ; CLK50MHZ    ; 10.000       ; 0.147      ; 7.377      ;
; 2.773 ; COCO_SRAM:CC3_SRAM1|altsyncram:SRAM_rtl_0|altsyncram_0h81:auto_generated|ram_block1a39~porta_we_reg ; GART_BUF[7]     ; CLK50MHZ     ; CLK50MHZ    ; 10.000       ; 0.183      ; 7.408      ;
; 2.780 ; COCO_SRAM:CC3_SRAM1|altsyncram:SRAM_rtl_0|altsyncram_0h81:auto_generated|ram_block1a17~porta_we_reg ; GART_BUF[1]     ; CLK50MHZ     ; CLK50MHZ    ; 10.000       ; 0.124      ; 7.342      ;
; 2.788 ; COCO_SRAM:CC3_SRAM1|altsyncram:SRAM_rtl_0|altsyncram_0h81:auto_generated|ram_block1a51~porta_we_reg ; GART_BUF[3]     ; CLK50MHZ     ; CLK50MHZ    ; 10.000       ; 0.081      ; 7.291      ;
; 2.799 ; COCO_SRAM:CC3_SRAM1|altsyncram:SRAM_rtl_0|altsyncram_0h81:auto_generated|ram_block1a25~porta_we_reg ; GART_BUF[1]     ; CLK50MHZ     ; CLK50MHZ    ; 10.000       ; 0.125      ; 7.324      ;
; 2.820 ; COCO_SRAM:CC3_SRAM1|altsyncram:SRAM_rtl_0|altsyncram_0h81:auto_generated|ram_block1a16~porta_we_reg ; GART_BUF[0]     ; CLK50MHZ     ; CLK50MHZ    ; 10.000       ; 0.134      ; 7.312      ;
; 2.835 ; COCO_SRAM:CC3_SRAM0|altsyncram:SRAM_rtl_0|altsyncram_0h81:auto_generated|ram_block1a51~porta_we_reg ; GART_BUF[3]     ; CLK50MHZ     ; CLK50MHZ    ; 10.000       ; 0.068      ; 7.231      ;
; 2.849 ; COCO_SRAM:CC3_SRAM1|altsyncram:SRAM_rtl_0|altsyncram_0h81:auto_generated|ram_block1a20~porta_we_reg ; GART_BUF[4]     ; CLK50MHZ     ; CLK50MHZ    ; 10.000       ; 0.162      ; 7.311      ;
; 2.857 ; COCO_SRAM:CC3_SRAM0|altsyncram:SRAM_rtl_0|altsyncram_0h81:auto_generated|ram_block1a19~porta_we_reg ; GART_BUF[3]     ; CLK50MHZ     ; CLK50MHZ    ; 10.000       ; 0.096      ; 7.237      ;
; 2.862 ; COCO_SRAM:CC3_SRAM1|altsyncram:SRAM_rtl_0|altsyncram_0h81:auto_generated|ram_block1a2~porta_we_reg  ; GART_BUF[2]     ; CLK50MHZ     ; CLK50MHZ    ; 10.000       ; 0.143      ; 7.279      ;
; 2.867 ; COCO_SRAM:CC3_SRAM0|altsyncram:SRAM_rtl_0|altsyncram_0h81:auto_generated|ram_block1a48~porta_we_reg ; GART_BUF[0]     ; CLK50MHZ     ; CLK50MHZ    ; 10.000       ; 0.122      ; 7.253      ;
; 2.870 ; COCO_SRAM:CC3_SRAM1|altsyncram:SRAM_rtl_0|altsyncram_0h81:auto_generated|ram_block1a54~porta_we_reg ; GART_BUF[6]     ; CLK50MHZ     ; CLK50MHZ    ; 10.000       ; 0.141      ; 7.269      ;
; 2.881 ; COCO_SRAM:CC3_SRAM1|altsyncram:SRAM_rtl_0|altsyncram_0h81:auto_generated|ram_block1a0~porta_we_reg  ; GART_BUF[0]     ; CLK50MHZ     ; CLK50MHZ    ; 10.000       ; 0.130      ; 7.247      ;
; 2.885 ; COCO_SRAM:CC3_SRAM0|altsyncram:SRAM_rtl_0|altsyncram_0h81:auto_generated|ram_block1a24~porta_we_reg ; GART_BUF[0]     ; CLK50MHZ     ; CLK50MHZ    ; 10.000       ; 0.149      ; 7.262      ;
; 2.885 ; COCO_SRAM:CC3_SRAM0|altsyncram:SRAM_rtl_0|altsyncram_0h81:auto_generated|ram_block1a14~porta_we_reg ; GART_BUF[6]     ; CLK50MHZ     ; CLK50MHZ    ; 10.000       ; 0.117      ; 7.230      ;
; 2.899 ; COCO_SRAM:CC3_SRAM1|altsyncram:SRAM_rtl_0|altsyncram_0h81:auto_generated|ram_block1a36~porta_we_reg ; GART_BUF[4]     ; CLK50MHZ     ; CLK50MHZ    ; 10.000       ; 0.126      ; 7.225      ;
; 2.909 ; COCO_SRAM:CC3_SRAM1|altsyncram:SRAM_rtl_0|altsyncram_0h81:auto_generated|ram_block1a3~porta_we_reg  ; GART_BUF[3]     ; CLK50MHZ     ; CLK50MHZ    ; 10.000       ; 0.136      ; 7.225      ;
; 2.917 ; COCO_SRAM:CC3_SRAM1|altsyncram:SRAM_rtl_0|altsyncram_0h81:auto_generated|ram_block1a35~porta_we_reg ; GART_BUF[3]     ; CLK50MHZ     ; CLK50MHZ    ; 10.000       ; 0.107      ; 7.188      ;
; 2.923 ; COCO_SRAM:CC3_SRAM0|altsyncram:SRAM_rtl_0|altsyncram_0h81:auto_generated|ram_block1a12~porta_we_reg ; GART_BUF[4]     ; CLK50MHZ     ; CLK50MHZ    ; 10.000       ; 0.096      ; 7.171      ;
; 2.948 ; COCO_SRAM:CC3_SRAM0|altsyncram:SRAM_rtl_0|altsyncram_0h81:auto_generated|ram_block1a27~porta_we_reg ; GART_BUF[3]     ; CLK50MHZ     ; CLK50MHZ    ; 10.000       ; 0.116      ; 7.166      ;
; 2.955 ; COCO_SRAM:CC3_SRAM0|altsyncram:SRAM_rtl_0|altsyncram_0h81:auto_generated|ram_block1a37~porta_we_reg ; GART_BUF[5]     ; CLK50MHZ     ; CLK50MHZ    ; 10.000       ; 0.099      ; 7.142      ;
; 2.966 ; COCO_SRAM:CC3_SRAM0|altsyncram:SRAM_rtl_0|altsyncram_0h81:auto_generated|ram_block1a34~porta_we_reg ; GART_BUF[2]     ; CLK50MHZ     ; CLK50MHZ    ; 10.000       ; 0.180      ; 7.212      ;
; 2.984 ; COCO_SRAM:CC3_SRAM1|altsyncram:SRAM_rtl_0|altsyncram_0h81:auto_generated|ram_block1a9~porta_we_reg  ; GART_BUF[1]     ; CLK50MHZ     ; CLK50MHZ    ; 10.000       ; 0.131      ; 7.145      ;
; 2.985 ; COCO_SRAM:CC3_SRAM0|altsyncram:SRAM_rtl_0|altsyncram_0h81:auto_generated|ram_block1a30~porta_we_reg ; GART_BUF[6]     ; CLK50MHZ     ; CLK50MHZ    ; 10.000       ; 0.127      ; 7.140      ;
; 3.009 ; COCO_SRAM:CC3_SRAM0|altsyncram:SRAM_rtl_0|altsyncram_0h81:auto_generated|ram_block1a52~porta_we_reg ; GART_BUF[4]     ; CLK50MHZ     ; CLK50MHZ    ; 10.000       ; 0.093      ; 7.082      ;
; 3.017 ; COCO_SRAM:CC3_SRAM1|altsyncram:SRAM_rtl_0|altsyncram_0h81:auto_generated|ram_block1a4~porta_we_reg  ; GART_BUF[4]     ; CLK50MHZ     ; CLK50MHZ    ; 10.000       ; 0.155      ; 7.136      ;
; 3.023 ; COCO_SRAM:CC3_SRAM0|altsyncram:SRAM_rtl_0|altsyncram_0h81:auto_generated|ram_block1a5~porta_we_reg  ; GART_BUF[5]     ; CLK50MHZ     ; CLK50MHZ    ; 10.000       ; 0.100      ; 7.075      ;
; 3.028 ; COCO_SRAM:CC3_SRAM0|altsyncram:SRAM_rtl_0|altsyncram_0h81:auto_generated|ram_block1a1~porta_we_reg  ; GART_BUF[1]     ; CLK50MHZ     ; CLK50MHZ    ; 10.000       ; 0.165      ; 7.135      ;
; 3.037 ; COCO_SRAM:CC3_SRAM0|altsyncram:SRAM_rtl_0|altsyncram_0h81:auto_generated|ram_block1a17~porta_we_reg ; GART_BUF[1]     ; CLK50MHZ     ; CLK50MHZ    ; 10.000       ; 0.127      ; 7.088      ;
; 3.043 ; COCO_SRAM:CC3_SRAM0|altsyncram:SRAM_rtl_0|altsyncram_0h81:auto_generated|ram_block1a50~porta_we_reg ; GART_BUF[2]     ; CLK50MHZ     ; CLK50MHZ    ; 10.000       ; 0.084      ; 7.039      ;
; 3.043 ; COCO_SRAM:CC3_SRAM1|altsyncram:SRAM_rtl_0|altsyncram_0h81:auto_generated|ram_block1a50~porta_we_reg ; GART_BUF[2]     ; CLK50MHZ     ; CLK50MHZ    ; 10.000       ; 0.110      ; 7.065      ;
; 3.053 ; COCO_SRAM:CC3_SRAM0|altsyncram:SRAM_rtl_0|altsyncram_0h81:auto_generated|ram_block1a36~porta_we_reg ; GART_BUF[4]     ; CLK50MHZ     ; CLK50MHZ    ; 10.000       ; 0.142      ; 7.087      ;
; 3.054 ; COCO_SRAM:CC3_SRAM1|altsyncram:SRAM_rtl_0|altsyncram_0h81:auto_generated|ram_block1a8~porta_we_reg  ; GART_BUF[0]     ; CLK50MHZ     ; CLK50MHZ    ; 10.000       ; 0.118      ; 7.062      ;
; 3.058 ; COCO_SRAM:CC3_SRAM1|altsyncram:SRAM_rtl_0|altsyncram_0h81:auto_generated|ram_block1a60~porta_we_reg ; GART_BUF[4]     ; CLK50MHZ     ; CLK50MHZ    ; 10.000       ; 0.134      ; 7.074      ;
; 3.067 ; COCO_SRAM:CC3_SRAM0|altsyncram:SRAM_rtl_0|altsyncram_0h81:auto_generated|ram_block1a63~porta_we_reg ; GART_BUF[7]     ; CLK50MHZ     ; CLK50MHZ    ; 10.000       ; 0.131      ; 7.062      ;
; 3.108 ; COCO_SRAM:CC3_SRAM0|altsyncram:SRAM_rtl_0|altsyncram_0h81:auto_generated|ram_block1a18~porta_we_reg ; GART_BUF[2]     ; CLK50MHZ     ; CLK50MHZ    ; 10.000       ; 0.097      ; 6.987      ;
; 3.109 ; COCO_SRAM:CC3_SRAM0|altsyncram:SRAM_rtl_0|altsyncram_0h81:auto_generated|ram_block1a49~porta_we_reg ; GART_BUF[1]     ; CLK50MHZ     ; CLK50MHZ    ; 10.000       ; 0.139      ; 7.028      ;
; 3.116 ; COCO_SRAM:CC3_SRAM1|altsyncram:SRAM_rtl_0|altsyncram_0h81:auto_generated|ram_block1a48~porta_we_reg ; GART_BUF[0]     ; CLK50MHZ     ; CLK50MHZ    ; 10.000       ; 0.104      ; 6.986      ;
; 3.120 ; COCO_SRAM:CC3_SRAM1|altsyncram:SRAM_rtl_0|altsyncram_0h81:auto_generated|ram_block1a43~porta_we_reg ; GART_BUF[3]     ; CLK50MHZ     ; CLK50MHZ    ; 10.000       ; 0.087      ; 6.965      ;
; 3.134 ; COCO_SRAM:CC3_SRAM0|altsyncram:SRAM_rtl_0|altsyncram_0h81:auto_generated|ram_block1a21~porta_we_reg ; GART_BUF[5]     ; CLK50MHZ     ; CLK50MHZ    ; 10.000       ; 0.087      ; 6.951      ;
; 3.171 ; COCO_SRAM:CC3_SRAM0|altsyncram:SRAM_rtl_0|altsyncram_0h81:auto_generated|ram_block1a44~porta_we_reg ; GART_BUF[4]     ; CLK50MHZ     ; CLK50MHZ    ; 10.000       ; 0.148      ; 6.975      ;
; 3.181 ; COCO_SRAM:CC3_SRAM1|altsyncram:SRAM_rtl_0|altsyncram_0h81:auto_generated|ram_block1a1~porta_we_reg  ; VIDEO_BUFFER[9] ; CLK50MHZ     ; CLK50MHZ    ; 10.000       ; 0.043      ; 6.860      ;
; 3.196 ; COCO_SRAM:CC3_SRAM0|altsyncram:SRAM_rtl_0|altsyncram_0h81:auto_generated|ram_block1a9~porta_we_reg  ; GART_BUF[1]     ; CLK50MHZ     ; CLK50MHZ    ; 10.000       ; 0.121      ; 6.923      ;
; 3.203 ; COCO_SRAM:CC3_SRAM0|altsyncram:SRAM_rtl_0|altsyncram_0h81:auto_generated|ram_block1a59~porta_we_reg ; GART_BUF[3]     ; CLK50MHZ     ; CLK50MHZ    ; 10.000       ; 0.079      ; 6.874      ;
; 3.210 ; COCO_SRAM:CC3_SRAM0|altsyncram:SRAM_rtl_0|altsyncram_0h81:auto_generated|ram_block1a4~porta_we_reg  ; GART_BUF[4]     ; CLK50MHZ     ; CLK50MHZ    ; 10.000       ; 0.132      ; 6.920      ;
; 3.217 ; COCO_SRAM:CC3_SRAM1|altsyncram:SRAM_rtl_0|altsyncram_0h81:auto_generated|ram_block1a49~porta_we_reg ; GART_BUF[1]     ; CLK50MHZ     ; CLK50MHZ    ; 10.000       ; 0.164      ; 6.945      ;
; 3.222 ; COCO_SRAM:CC3_SRAM0|altsyncram:SRAM_rtl_0|altsyncram_0h81:auto_generated|ram_block1a8~porta_we_reg  ; GART_BUF[0]     ; CLK50MHZ     ; CLK50MHZ    ; 10.000       ; 0.113      ; 6.889      ;
; 3.237 ; COCO_SRAM:CC3_SRAM0|altsyncram:SRAM_rtl_0|altsyncram_0h81:auto_generated|ram_block1a35~porta_we_reg ; GART_BUF[3]     ; CLK50MHZ     ; CLK50MHZ    ; 10.000       ; 0.078      ; 6.839      ;
; 3.261 ; COCO_SRAM:CC3_SRAM0|altsyncram:SRAM_rtl_0|altsyncram_0h81:auto_generated|ram_block1a31~porta_we_reg ; GART_BUF[7]     ; CLK50MHZ     ; CLK50MHZ    ; 10.000       ; 0.114      ; 6.851      ;
; 3.266 ; COCO_SRAM:CC3_SRAM0|altsyncram:SRAM_rtl_0|altsyncram_0h81:auto_generated|ram_block1a15~porta_we_reg ; GART_BUF[7]     ; CLK50MHZ     ; CLK50MHZ    ; 10.000       ; 0.110      ; 6.842      ;
; 3.268 ; COCO_SRAM:CC3_SRAM0|altsyncram:SRAM_rtl_0|altsyncram_0h81:auto_generated|ram_block1a6~porta_we_reg  ; GART_BUF[6]     ; CLK50MHZ     ; CLK50MHZ    ; 10.000       ; 0.165      ; 6.895      ;
; 3.275 ; COCO_SRAM:CC3_SRAM0|altsyncram:SRAM_rtl_0|altsyncram_0h81:auto_generated|ram_block1a55~porta_we_reg ; GART_BUF[7]     ; CLK50MHZ     ; CLK50MHZ    ; 10.000       ; 0.112      ; 6.835      ;
; 3.279 ; COCO_SRAM:CC3_SRAM1|altsyncram:SRAM_rtl_0|altsyncram_0h81:auto_generated|ram_block1a19~porta_we_reg ; GART_BUF[3]     ; CLK50MHZ     ; CLK50MHZ    ; 10.000       ; 0.148      ; 6.867      ;
; 3.283 ; COCO_SRAM:CC3_SRAM0|altsyncram:SRAM_rtl_0|altsyncram_0h81:auto_generated|ram_block1a25~porta_we_reg ; GART_BUF[1]     ; CLK50MHZ     ; CLK50MHZ    ; 10.000       ; 0.172      ; 6.887      ;
; 3.284 ; COCO_SRAM:CC3_SRAM0|altsyncram:SRAM_rtl_0|altsyncram_0h81:auto_generated|ram_block1a40~porta_we_reg ; GART_BUF[0]     ; CLK50MHZ     ; CLK50MHZ    ; 10.000       ; 0.155      ; 6.869      ;
; 3.311 ; COCO_SRAM:CC3_SRAM0|altsyncram:SRAM_rtl_0|altsyncram_0h81:auto_generated|ram_block1a45~porta_we_reg ; GART_BUF[5]     ; CLK50MHZ     ; CLK50MHZ    ; 10.000       ; 0.149      ; 6.836      ;
; 3.314 ; COCO_SRAM:CC3_SRAM1|altsyncram:SRAM_rtl_0|altsyncram_0h81:auto_generated|ram_block1a12~porta_we_reg ; GART_BUF[4]     ; CLK50MHZ     ; CLK50MHZ    ; 10.000       ; 0.148      ; 6.832      ;
+-------+-----------------------------------------------------------------------------------------------------+-----------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'CLK50MHZ'                                                                                                          ;
+-------+---------------------------------+---------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                       ; To Node                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------+---------------------------------+--------------+-------------+--------------+------------+------------+
; 0.404 ; SWITCH_L[0]                     ; SWITCH_L[0]                     ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; DIV_7[2]                        ; DIV_7[2]                        ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; DIV_7[1]                        ; DIV_7[1]                        ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.079      ; 0.669      ;
; 0.406 ; COCOKEY:coco_keyboard|KB_CLK[0] ; COCOKEY:coco_keyboard|KB_CLK[0] ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.082      ; 0.674      ;
; 0.409 ; CLK[0]                          ; CLK[0]                          ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.079      ; 0.674      ;
; 0.409 ; DIV_7[0]                        ; DIV_7[0]                        ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.079      ; 0.674      ;
; 0.438 ; DIV_7[1]                        ; DIV_7[2]                        ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.079      ; 0.703      ;
; 0.438 ; DIV_7[1]                        ; DIV_7[0]                        ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.079      ; 0.703      ;
; 0.440 ; DIV_14                          ; DIV_14                          ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.043      ; 0.669      ;
; 0.475 ; COCOKEY:coco_keyboard|KB_CLK[3] ; COCOKEY:coco_keyboard|KB_CLK[4] ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.569      ; 1.230      ;
; 0.520 ; MCLOCK[8]                       ; MCLOCK[9]                       ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.514      ; 1.220      ;
; 0.530 ; MCLOCK[5]                       ; MCLOCK[6]                       ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.514      ; 1.230      ;
; 0.533 ; MCLOCK[1]                       ; MCLOCK[2]                       ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.514      ; 1.233      ;
; 0.535 ; MCLOCK[7]                       ; MCLOCK[9]                       ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.514      ; 1.235      ;
; 0.585 ; COCOKEY:coco_keyboard|KB_CLK[2] ; COCOKEY:coco_keyboard|KB_CLK[4] ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.569      ; 1.340      ;
; 0.603 ; COCOKEY:coco_keyboard|KB_CLK[0] ; COCOKEY:coco_keyboard|KB_CLK[4] ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.569      ; 1.358      ;
; 0.604 ; COCOKEY:coco_keyboard|KB_CLK[1] ; COCOKEY:coco_keyboard|KB_CLK[4] ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.569      ; 1.359      ;
; 0.633 ; COCOKEY:coco_keyboard|KB_CLK[2] ; COCOKEY:coco_keyboard|KB_CLK[2] ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.082      ; 0.901      ;
; 0.635 ; COCOKEY:coco_keyboard|KB_CLK[3] ; COCOKEY:coco_keyboard|KB_CLK[3] ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.082      ; 0.903      ;
; 0.635 ; MCLOCK[8]                       ; MCLOCK[8]                       ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.082      ; 0.903      ;
; 0.635 ; MCLOCK[7]                       ; MCLOCK[7]                       ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.082      ; 0.903      ;
; 0.635 ; MCLOCK[5]                       ; MCLOCK[5]                       ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.082      ; 0.903      ;
; 0.635 ; MCLOCK[4]                       ; MCLOCK[4]                       ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.082      ; 0.903      ;
; 0.638 ; MCLOCK[3]                       ; MCLOCK[3]                       ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.082      ; 0.906      ;
; 0.641 ; MCLOCK[4]                       ; MCLOCK[6]                       ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.514      ; 1.341      ;
; 0.652 ; COCOKEY:coco_keyboard|KB_CLK[1] ; COCOKEY:coco_keyboard|KB_CLK[1] ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.082      ; 0.920      ;
; 0.652 ; MCLOCK[1]                       ; MCLOCK[1]                       ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.082      ; 0.920      ;
; 0.654 ; COCOKEY:coco_keyboard|KB_CLK[0] ; COCOKEY:coco_keyboard|KB_CLK[1] ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.082      ; 0.922      ;
; 0.659 ; MCLOCK[3]                       ; MCLOCK[6]                       ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.514      ; 1.359      ;
; 0.661 ; MCLOCK[5]                       ; MCLOCK[9]                       ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.514      ; 1.361      ;
; 0.667 ; DIV_7[0]                        ; DIV_7[2]                        ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.079      ; 0.932      ;
; 0.668 ; DIV_7[0]                        ; DIV_7[1]                        ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.079      ; 0.933      ;
; 0.683 ; DIV_7[2]                        ; DIV_7[1]                        ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.079      ; 0.948      ;
; 0.684 ; DIV_7[2]                        ; DIV_7[0]                        ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.079      ; 0.949      ;
; 0.696 ; MCLOCK[6]                       ; MCLOCK[6]                       ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.043      ; 0.925      ;
; 0.696 ; MCLOCK[2]                       ; MCLOCK[2]                       ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.043      ; 0.925      ;
; 0.697 ; MCLOCK[9]                       ; MCLOCK[9]                       ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.043      ; 0.926      ;
; 0.704 ; COM1_STATE[4]                   ; COM1_STATE[4]                   ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.080      ; 0.970      ;
; 0.708 ; COM1_STATE[3]                   ; COM1_STATE[3]                   ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.080      ; 0.974      ;
; 0.716 ; COM1_STATE[1]                   ; COM1_STATE[1]                   ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.080      ; 0.982      ;
; 0.720 ; COM1_STATE[0]                   ; COM1_STATE[0]                   ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.080      ; 0.986      ;
; 0.721 ; COCOKEY:coco_keyboard|KB_CLK[4] ; COCOKEY:coco_keyboard|KB_CLK[4] ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.043      ; 0.950      ;
; 0.772 ; MCLOCK[4]                       ; MCLOCK[9]                       ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.514      ; 1.472      ;
; 0.785 ; MCLOCK[1]                       ; MCLOCK[6]                       ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.514      ; 1.485      ;
; 0.790 ; MCLOCK[3]                       ; MCLOCK[9]                       ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.514      ; 1.490      ;
; 0.796 ; CLK[5]                          ; CLK[3]                          ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.081      ; 1.063      ;
; 0.797 ; GART_BUF[3]                     ; RAM0_DATA_I[11]                 ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; -0.287     ; 0.696      ;
; 0.798 ; CLK[5]                          ; CLK[2]                          ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.081      ; 1.065      ;
; 0.798 ; CLK[5]                          ; CLK[4]                          ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.081      ; 1.065      ;
; 0.842 ; COM1_STATE[2]                   ; COM1_STATE[2]                   ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.080      ; 1.108      ;
; 0.850 ; MCLOCK[0]                       ; MCLOCK[0]                       ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.045      ; 1.081      ;
; 0.890 ; CLK[0]                          ; SWITCH_L[0]                     ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.077      ; 1.153      ;
; 0.916 ; MCLOCK[1]                       ; MCLOCK[9]                       ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.514      ; 1.616      ;
; 0.951 ; COCOKEY:coco_keyboard|KB_CLK[2] ; COCOKEY:coco_keyboard|KB_CLK[3] ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.082      ; 1.219      ;
; 0.952 ; MCLOCK[4]                       ; MCLOCK[5]                       ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.082      ; 1.220      ;
; 0.953 ; SWITCH_L[0]                     ; CLK[2]                          ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.081      ; 1.220      ;
; 0.953 ; SWITCH_L[0]                     ; CLK[4]                          ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.081      ; 1.220      ;
; 0.954 ; SWITCH_L[0]                     ; CLK[3]                          ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.081      ; 1.221      ;
; 0.962 ; MCLOCK[7]                       ; MCLOCK[8]                       ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.082      ; 1.230      ;
; 0.964 ; COCOKEY:coco_keyboard|KB_CLK[0] ; COCOKEY:coco_keyboard|KB_CLK[2] ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.082      ; 1.232      ;
; 0.965 ; COCOKEY:coco_keyboard|KB_CLK[1] ; COCOKEY:coco_keyboard|KB_CLK[2] ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.082      ; 1.233      ;
; 0.965 ; MCLOCK[3]                       ; MCLOCK[4]                       ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.082      ; 1.233      ;
; 0.967 ; MCLOCK[5]                       ; MCLOCK[7]                       ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.082      ; 1.235      ;
; 0.969 ; COCOKEY:coco_keyboard|KB_CLK[0] ; COCOKEY:coco_keyboard|KB_CLK[3] ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.082      ; 1.237      ;
; 0.970 ; COCOKEY:coco_keyboard|KB_CLK[1] ; COCOKEY:coco_keyboard|KB_CLK[3] ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.082      ; 1.238      ;
; 0.970 ; MCLOCK[1]                       ; MCLOCK[3]                       ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.082      ; 1.238      ;
; 0.970 ; MCLOCK[3]                       ; MCLOCK[5]                       ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.082      ; 1.238      ;
; 1.024 ; COM1_STATE[0]                   ; COM1_STATE[1]                   ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.080      ; 1.290      ;
; 1.026 ; COM1_STATE[3]                   ; COM1_STATE[4]                   ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.080      ; 1.292      ;
; 1.029 ; COM1_STATE[0]                   ; COM1_STATE[2]                   ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.080      ; 1.295      ;
; 1.030 ; COM1_STATE[3]                   ; COM1_STATE[2]                   ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.080      ; 1.296      ;
; 1.033 ; CLK[1]                          ; CLK[1]                          ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.079      ; 1.298      ;
; 1.033 ; COM1_STATE[1]                   ; COM1_STATE[2]                   ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.080      ; 1.299      ;
; 1.036 ; COM1_STATE[1]                   ; COM1_STATE[0]                   ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.080      ; 1.302      ;
; 1.042 ; RAM0_ADDRESS[15]                ; RAM0_ADDRESS[15]                ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.079      ; 1.307      ;
; 1.049 ; CLK[1]                          ; CLK[0]                          ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.079      ; 1.314      ;
; 1.072 ; CLK[0]                          ; CLK[1]                          ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.079      ; 1.337      ;
; 1.078 ; MCLOCK[4]                       ; MCLOCK[7]                       ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.082      ; 1.346      ;
; 1.088 ; MCLOCK[5]                       ; MCLOCK[8]                       ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.082      ; 1.356      ;
; 1.091 ; MCLOCK[1]                       ; MCLOCK[4]                       ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.082      ; 1.359      ;
; 1.096 ; MCLOCK[1]                       ; MCLOCK[5]                       ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.082      ; 1.364      ;
; 1.096 ; CLK[4]                          ; CLK[1]                          ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.079      ; 1.361      ;
; 1.096 ; MCLOCK[3]                       ; MCLOCK[7]                       ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.082      ; 1.364      ;
; 1.098 ; CLK[0]                          ; CLK[5]                          ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.077      ; 1.361      ;
; 1.111 ; CLK[4]                          ; CLK[5]                          ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.077      ; 1.374      ;
; 1.132 ; COM1_STATE[4]                   ; COM1_STATE[1]                   ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.080      ; 1.398      ;
; 1.135 ; MCLOCK[6]                       ; MCLOCK[9]                       ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.047      ; 1.368      ;
; 1.137 ; COM1_STATE[4]                   ; COM1_STATE[0]                   ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.080      ; 1.403      ;
; 1.139 ; COM1_STATE[4]                   ; COM1_STATE[2]                   ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.080      ; 1.405      ;
; 1.150 ; COM1_STATE[0]                   ; COM1_STATE[3]                   ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.080      ; 1.416      ;
; 1.154 ; COM1_STATE[1]                   ; COM1_STATE[3]                   ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.080      ; 1.420      ;
; 1.155 ; COM1_STATE[0]                   ; COM1_STATE[4]                   ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.080      ; 1.421      ;
; 1.159 ; COM1_STATE[1]                   ; COM1_STATE[4]                   ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.080      ; 1.425      ;
; 1.165 ; CLK[4]                          ; CLK[0]                          ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.079      ; 1.430      ;
; 1.169 ; COM1_STATE[2]                   ; COM1_STATE[3]                   ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.080      ; 1.435      ;
; 1.174 ; CLK[4]                          ; CLK[3]                          ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.079      ; 1.439      ;
; 1.174 ; CLK[4]                          ; CLK[2]                          ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.079      ; 1.439      ;
; 1.174 ; CLK[4]                          ; CLK[4]                          ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.079      ; 1.439      ;
; 1.174 ; COM1_STATE[2]                   ; COM1_STATE[4]                   ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.080      ; 1.440      ;
; 1.199 ; MCLOCK[4]                       ; MCLOCK[8]                       ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.082      ; 1.467      ;
+-------+---------------------------------+---------------------------------+--------------+-------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
No synchronizer chains to report.


+-------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary               ;
+-----------+-----------------+------------+------+
; Fmax      ; Restricted Fmax ; Clock Name ; Note ;
+-----------+-----------------+------------+------+
; 69.11 MHz ; 69.11 MHz       ; CLK50MHZ   ;      ;
+-----------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+------------------------------------+
; Slow 1200mV 0C Model Setup Summary ;
+----------+-------+-----------------+
; Clock    ; Slack ; End Point TNS   ;
+----------+-------+-----------------+
; CLK50MHZ ; 2.765 ; 0.000           ;
+----------+-------+-----------------+


+-----------------------------------+
; Slow 1200mV 0C Model Hold Summary ;
+----------+-------+----------------+
; Clock    ; Slack ; End Point TNS  ;
+----------+-------+----------------+
; CLK50MHZ ; 0.355 ; 0.000          ;
+----------+-------+----------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary ;
+----------+-------+-------------------------------+
; Clock    ; Slack ; End Point TNS                 ;
+----------+-------+-------------------------------+
; CLK50MHZ ; 9.453 ; 0.000                         ;
+----------+-------+-------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'CLK50MHZ'                                                                                                                                                              ;
+-------+-----------------------------------------------------------------------------------------------------+-----------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                           ; To Node         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------+-----------------+--------------+-------------+--------------+------------+------------+
; 2.765 ; COCO_SRAM:CC3_SRAM1|altsyncram:SRAM_rtl_0|altsyncram_0h81:auto_generated|ram_block1a30~porta_we_reg ; GART_BUF[6]     ; CLK50MHZ     ; CLK50MHZ    ; 10.000       ; 0.086      ; 7.320      ;
; 2.837 ; COCO_SRAM:CC3_SRAM1|altsyncram:SRAM_rtl_0|altsyncram_0h81:auto_generated|ram_block1a45~porta_we_reg ; GART_BUF[5]     ; CLK50MHZ     ; CLK50MHZ    ; 10.000       ; 0.118      ; 7.280      ;
; 2.862 ; COCO_SRAM:CC3_SRAM1|altsyncram:SRAM_rtl_0|altsyncram_0h81:auto_generated|ram_block1a61~porta_we_reg ; GART_BUF[5]     ; CLK50MHZ     ; CLK50MHZ    ; 10.000       ; 0.125      ; 7.262      ;
; 2.864 ; COCO_SRAM:CC3_SRAM1|altsyncram:SRAM_rtl_0|altsyncram_0h81:auto_generated|ram_block1a15~porta_we_reg ; GART_BUF[7]     ; CLK50MHZ     ; CLK50MHZ    ; 10.000       ; 0.155      ; 7.290      ;
; 2.874 ; COCO_SRAM:CC3_SRAM1|altsyncram:SRAM_rtl_0|altsyncram_0h81:auto_generated|ram_block1a14~porta_we_reg ; GART_BUF[6]     ; CLK50MHZ     ; CLK50MHZ    ; 10.000       ; 0.095      ; 7.220      ;
; 2.875 ; COCO_SRAM:CC3_SRAM1|altsyncram:SRAM_rtl_0|altsyncram_0h81:auto_generated|ram_block1a22~porta_we_reg ; GART_BUF[6]     ; CLK50MHZ     ; CLK50MHZ    ; 10.000       ; 0.103      ; 7.227      ;
; 2.954 ; COCO_SRAM:CC3_SRAM1|altsyncram:SRAM_rtl_0|altsyncram_0h81:auto_generated|ram_block1a6~porta_we_reg  ; GART_BUF[6]     ; CLK50MHZ     ; CLK50MHZ    ; 10.000       ; 0.074      ; 7.119      ;
; 2.965 ; COCO_SRAM:CC3_SRAM1|altsyncram:SRAM_rtl_0|altsyncram_0h81:auto_generated|ram_block1a63~porta_we_reg ; GART_BUF[7]     ; CLK50MHZ     ; CLK50MHZ    ; 10.000       ; 0.172      ; 7.206      ;
; 2.993 ; COCO_SRAM:CC3_SRAM1|altsyncram:SRAM_rtl_0|altsyncram_0h81:auto_generated|ram_block1a40~porta_we_reg ; GART_BUF[0]     ; CLK50MHZ     ; CLK50MHZ    ; 10.000       ; 0.111      ; 7.117      ;
; 3.018 ; COCO_SRAM:CC3_SRAM1|altsyncram:SRAM_rtl_0|altsyncram_0h81:auto_generated|ram_block1a62~porta_we_reg ; GART_BUF[6]     ; CLK50MHZ     ; CLK50MHZ    ; 10.000       ; 0.069      ; 7.050      ;
; 3.039 ; COCO_SRAM:CC3_SRAM1|altsyncram:SRAM_rtl_0|altsyncram_0h81:auto_generated|ram_block1a24~porta_we_reg ; GART_BUF[0]     ; CLK50MHZ     ; CLK50MHZ    ; 10.000       ; 0.088      ; 7.048      ;
; 3.046 ; COCO_SRAM:CC3_SRAM1|altsyncram:SRAM_rtl_0|altsyncram_0h81:auto_generated|ram_block1a31~porta_we_reg ; GART_BUF[7]     ; CLK50MHZ     ; CLK50MHZ    ; 10.000       ; 0.163      ; 7.116      ;
; 3.052 ; COCO_SRAM:CC3_SRAM1|altsyncram:SRAM_rtl_0|altsyncram_0h81:auto_generated|ram_block1a21~porta_we_reg ; GART_BUF[5]     ; CLK50MHZ     ; CLK50MHZ    ; 10.000       ; 0.112      ; 7.059      ;
; 3.066 ; COCO_SRAM:CC3_SRAM1|altsyncram:SRAM_rtl_0|altsyncram_0h81:auto_generated|ram_block1a58~porta_we_reg ; GART_BUF[2]     ; CLK50MHZ     ; CLK50MHZ    ; 10.000       ; 0.116      ; 7.049      ;
; 3.080 ; COCO_SRAM:CC3_SRAM1|altsyncram:SRAM_rtl_0|altsyncram_0h81:auto_generated|ram_block1a1~porta_we_reg  ; GART_BUF[1]     ; CLK50MHZ     ; CLK50MHZ    ; 10.000       ; 0.074      ; 6.993      ;
; 3.085 ; COCO_SRAM:CC3_SRAM0|altsyncram:SRAM_rtl_0|altsyncram_0h81:auto_generated|ram_block1a58~porta_we_reg ; GART_BUF[2]     ; CLK50MHZ     ; CLK50MHZ    ; 10.000       ; 0.069      ; 6.983      ;
; 3.105 ; COCO_SRAM:CC3_SRAM1|altsyncram:SRAM_rtl_0|altsyncram_0h81:auto_generated|ram_block1a23~porta_we_reg ; GART_BUF[7]     ; CLK50MHZ     ; CLK50MHZ    ; 10.000       ; 0.141      ; 7.035      ;
; 3.119 ; COCO_SRAM:CC3_SRAM1|altsyncram:SRAM_rtl_0|altsyncram_0h81:auto_generated|ram_block1a37~porta_we_reg ; GART_BUF[5]     ; CLK50MHZ     ; CLK50MHZ    ; 10.000       ; 0.106      ; 6.986      ;
; 3.125 ; COCO_SRAM:CC3_SRAM0|altsyncram:SRAM_rtl_0|altsyncram_0h81:auto_generated|ram_block1a29~porta_we_reg ; GART_BUF[5]     ; CLK50MHZ     ; CLK50MHZ    ; 10.000       ; 0.065      ; 6.939      ;
; 3.139 ; COCO_SRAM:CC3_SRAM1|altsyncram:SRAM_rtl_0|altsyncram_0h81:auto_generated|ram_block1a10~porta_we_reg ; GART_BUF[2]     ; CLK50MHZ     ; CLK50MHZ    ; 10.000       ; 0.126      ; 6.986      ;
; 3.149 ; COCO_SRAM:CC3_SRAM1|altsyncram:SRAM_rtl_0|altsyncram_0h81:auto_generated|ram_block1a5~porta_we_reg  ; GART_BUF[5]     ; CLK50MHZ     ; CLK50MHZ    ; 10.000       ; 0.101      ; 6.951      ;
; 3.176 ; COCO_SRAM:CC3_SRAM1|altsyncram:SRAM_rtl_0|altsyncram_0h81:auto_generated|ram_block1a42~porta_we_reg ; GART_BUF[2]     ; CLK50MHZ     ; CLK50MHZ    ; 10.000       ; 0.113      ; 6.936      ;
; 3.176 ; COCO_SRAM:CC3_SRAM0|altsyncram:SRAM_rtl_0|altsyncram_0h81:auto_generated|ram_block1a13~porta_we_reg ; GART_BUF[5]     ; CLK50MHZ     ; CLK50MHZ    ; 10.000       ; 0.078      ; 6.901      ;
; 3.195 ; COCO_SRAM:CC3_SRAM1|altsyncram:SRAM_rtl_0|altsyncram_0h81:auto_generated|ram_block1a13~porta_we_reg ; GART_BUF[5]     ; CLK50MHZ     ; CLK50MHZ    ; 10.000       ; 0.095      ; 6.899      ;
; 3.197 ; COCO_SRAM:CC3_SRAM1|altsyncram:SRAM_rtl_0|altsyncram_0h81:auto_generated|ram_block1a56~porta_we_reg ; GART_BUF[0]     ; CLK50MHZ     ; CLK50MHZ    ; 10.000       ; 0.149      ; 6.951      ;
; 3.203 ; COCO_SRAM:CC3_SRAM1|altsyncram:SRAM_rtl_0|altsyncram_0h81:auto_generated|ram_block1a46~porta_we_reg ; GART_BUF[6]     ; CLK50MHZ     ; CLK50MHZ    ; 10.000       ; 0.069      ; 6.865      ;
; 3.211 ; COCO_SRAM:CC3_SRAM1|altsyncram:SRAM_rtl_0|altsyncram_0h81:auto_generated|ram_block1a53~porta_we_reg ; GART_BUF[5]     ; CLK50MHZ     ; CLK50MHZ    ; 10.000       ; 0.088      ; 6.876      ;
; 3.220 ; COCO_SRAM:CC3_SRAM1|altsyncram:SRAM_rtl_0|altsyncram_0h81:auto_generated|ram_block1a59~porta_we_reg ; GART_BUF[3]     ; CLK50MHZ     ; CLK50MHZ    ; 10.000       ; 0.112      ; 6.891      ;
; 3.230 ; COCO_SRAM:CC3_SRAM1|altsyncram:SRAM_rtl_0|altsyncram_0h81:auto_generated|ram_block1a38~porta_we_reg ; GART_BUF[6]     ; CLK50MHZ     ; CLK50MHZ    ; 10.000       ; 0.076      ; 6.845      ;
; 3.242 ; COCO_SRAM:CC3_SRAM1|altsyncram:SRAM_rtl_0|altsyncram_0h81:auto_generated|ram_block1a29~porta_we_reg ; GART_BUF[5]     ; CLK50MHZ     ; CLK50MHZ    ; 10.000       ; 0.108      ; 6.865      ;
; 3.259 ; COCO_SRAM:CC3_SRAM1|altsyncram:SRAM_rtl_0|altsyncram_0h81:auto_generated|ram_block1a34~porta_we_reg ; GART_BUF[2]     ; CLK50MHZ     ; CLK50MHZ    ; 10.000       ; 0.108      ; 6.848      ;
; 3.265 ; COCO_SRAM:CC3_SRAM1|altsyncram:SRAM_rtl_0|altsyncram_0h81:auto_generated|ram_block1a55~porta_we_reg ; GART_BUF[7]     ; CLK50MHZ     ; CLK50MHZ    ; 10.000       ; 0.109      ; 6.843      ;
; 3.269 ; COCO_SRAM:CC3_SRAM0|altsyncram:SRAM_rtl_0|altsyncram_0h81:auto_generated|ram_block1a56~porta_we_reg ; GART_BUF[0]     ; CLK50MHZ     ; CLK50MHZ    ; 10.000       ; 0.072      ; 6.802      ;
; 3.299 ; COCO_SRAM:CC3_SRAM1|altsyncram:SRAM_rtl_0|altsyncram_0h81:auto_generated|ram_block1a27~porta_we_reg ; GART_BUF[3]     ; CLK50MHZ     ; CLK50MHZ    ; 10.000       ; 0.133      ; 6.833      ;
; 3.320 ; COCO_SRAM:CC3_SRAM0|altsyncram:SRAM_rtl_0|altsyncram_0h81:auto_generated|ram_block1a53~porta_we_reg ; GART_BUF[5]     ; CLK50MHZ     ; CLK50MHZ    ; 10.000       ; 0.106      ; 6.785      ;
; 3.325 ; COCO_SRAM:CC3_SRAM1|altsyncram:SRAM_rtl_0|altsyncram_0h81:auto_generated|ram_block1a28~porta_we_reg ; GART_BUF[4]     ; CLK50MHZ     ; CLK50MHZ    ; 10.000       ; 0.136      ; 6.810      ;
; 3.329 ; COCO_SRAM:CC3_SRAM1|altsyncram:SRAM_rtl_0|altsyncram_0h81:auto_generated|ram_block1a26~porta_we_reg ; GART_BUF[2]     ; CLK50MHZ     ; CLK50MHZ    ; 10.000       ; 0.090      ; 6.760      ;
; 3.330 ; COCO_SRAM:CC3_SRAM1|altsyncram:SRAM_rtl_0|altsyncram_0h81:auto_generated|ram_block1a32~porta_we_reg ; GART_BUF[0]     ; CLK50MHZ     ; CLK50MHZ    ; 10.000       ; 0.087      ; 6.756      ;
; 3.332 ; COCO_SRAM:CC3_SRAM1|altsyncram:SRAM_rtl_0|altsyncram_0h81:auto_generated|ram_block1a17~porta_we_reg ; GART_BUF[1]     ; CLK50MHZ     ; CLK50MHZ    ; 10.000       ; 0.110      ; 6.777      ;
; 3.332 ; COCO_SRAM:CC3_SRAM1|altsyncram:SRAM_rtl_0|altsyncram_0h81:auto_generated|ram_block1a7~porta_we_reg  ; GART_BUF[7]     ; CLK50MHZ     ; CLK50MHZ    ; 10.000       ; 0.112      ; 6.779      ;
; 3.339 ; COCO_SRAM:CC3_SRAM1|altsyncram:SRAM_rtl_0|altsyncram_0h81:auto_generated|ram_block1a47~porta_we_reg ; GART_BUF[7]     ; CLK50MHZ     ; CLK50MHZ    ; 10.000       ; 0.119      ; 6.779      ;
; 3.343 ; COCO_SRAM:CC3_SRAM1|altsyncram:SRAM_rtl_0|altsyncram_0h81:auto_generated|ram_block1a18~porta_we_reg ; GART_BUF[2]     ; CLK50MHZ     ; CLK50MHZ    ; 10.000       ; 0.131      ; 6.787      ;
; 3.345 ; COCO_SRAM:CC3_SRAM0|altsyncram:SRAM_rtl_0|altsyncram_0h81:auto_generated|ram_block1a16~porta_we_reg ; GART_BUF[0]     ; CLK50MHZ     ; CLK50MHZ    ; 10.000       ; 0.136      ; 6.790      ;
; 3.380 ; COCO_SRAM:CC3_SRAM1|altsyncram:SRAM_rtl_0|altsyncram_0h81:auto_generated|ram_block1a16~porta_we_reg ; GART_BUF[0]     ; CLK50MHZ     ; CLK50MHZ    ; 10.000       ; 0.123      ; 6.742      ;
; 3.385 ; COCO_SRAM:CC3_SRAM0|altsyncram:SRAM_rtl_0|altsyncram_0h81:auto_generated|ram_block1a60~porta_we_reg ; GART_BUF[4]     ; CLK50MHZ     ; CLK50MHZ    ; 10.000       ; 0.103      ; 6.717      ;
; 3.392 ; COCO_SRAM:CC3_SRAM0|altsyncram:SRAM_rtl_0|altsyncram_0h81:auto_generated|ram_block1a51~porta_we_reg ; GART_BUF[3]     ; CLK50MHZ     ; CLK50MHZ    ; 10.000       ; 0.059      ; 6.666      ;
; 3.396 ; COCO_SRAM:CC3_SRAM1|altsyncram:SRAM_rtl_0|altsyncram_0h81:auto_generated|ram_block1a39~porta_we_reg ; GART_BUF[7]     ; CLK50MHZ     ; CLK50MHZ    ; 10.000       ; 0.171      ; 6.774      ;
; 3.403 ; COCO_SRAM:CC3_SRAM1|altsyncram:SRAM_rtl_0|altsyncram_0h81:auto_generated|ram_block1a20~porta_we_reg ; GART_BUF[4]     ; CLK50MHZ     ; CLK50MHZ    ; 10.000       ; 0.148      ; 6.744      ;
; 3.404 ; COCO_SRAM:CC3_SRAM1|altsyncram:SRAM_rtl_0|altsyncram_0h81:auto_generated|ram_block1a51~porta_we_reg ; GART_BUF[3]     ; CLK50MHZ     ; CLK50MHZ    ; 10.000       ; 0.074      ; 6.669      ;
; 3.415 ; COCO_SRAM:CC3_SRAM0|altsyncram:SRAM_rtl_0|altsyncram_0h81:auto_generated|ram_block1a61~porta_we_reg ; GART_BUF[5]     ; CLK50MHZ     ; CLK50MHZ    ; 10.000       ; 0.125      ; 6.709      ;
; 3.424 ; COCO_SRAM:CC3_SRAM1|altsyncram:SRAM_rtl_0|altsyncram_0h81:auto_generated|ram_block1a25~porta_we_reg ; GART_BUF[1]     ; CLK50MHZ     ; CLK50MHZ    ; 10.000       ; 0.109      ; 6.684      ;
; 3.428 ; COCO_SRAM:CC3_SRAM0|altsyncram:SRAM_rtl_0|altsyncram_0h81:auto_generated|ram_block1a48~porta_we_reg ; GART_BUF[0]     ; CLK50MHZ     ; CLK50MHZ    ; 10.000       ; 0.115      ; 6.686      ;
; 3.428 ; COCO_SRAM:CC3_SRAM1|altsyncram:SRAM_rtl_0|altsyncram_0h81:auto_generated|ram_block1a2~porta_we_reg  ; GART_BUF[2]     ; CLK50MHZ     ; CLK50MHZ    ; 10.000       ; 0.131      ; 6.702      ;
; 3.441 ; COCO_SRAM:CC3_SRAM0|altsyncram:SRAM_rtl_0|altsyncram_0h81:auto_generated|ram_block1a19~porta_we_reg ; GART_BUF[3]     ; CLK50MHZ     ; CLK50MHZ    ; 10.000       ; 0.089      ; 6.647      ;
; 3.449 ; COCO_SRAM:CC3_SRAM1|altsyncram:SRAM_rtl_0|altsyncram_0h81:auto_generated|ram_block1a0~porta_we_reg  ; GART_BUF[0]     ; CLK50MHZ     ; CLK50MHZ    ; 10.000       ; 0.119      ; 6.669      ;
; 3.450 ; COCO_SRAM:CC3_SRAM0|altsyncram:SRAM_rtl_0|altsyncram_0h81:auto_generated|ram_block1a24~porta_we_reg ; GART_BUF[0]     ; CLK50MHZ     ; CLK50MHZ    ; 10.000       ; 0.138      ; 6.687      ;
; 3.450 ; COCO_SRAM:CC3_SRAM1|altsyncram:SRAM_rtl_0|altsyncram_0h81:auto_generated|ram_block1a54~porta_we_reg ; GART_BUF[6]     ; CLK50MHZ     ; CLK50MHZ    ; 10.000       ; 0.134      ; 6.683      ;
; 3.478 ; COCO_SRAM:CC3_SRAM1|altsyncram:SRAM_rtl_0|altsyncram_0h81:auto_generated|ram_block1a3~porta_we_reg  ; GART_BUF[3]     ; CLK50MHZ     ; CLK50MHZ    ; 10.000       ; 0.130      ; 6.651      ;
; 3.486 ; COCO_SRAM:CC3_SRAM0|altsyncram:SRAM_rtl_0|altsyncram_0h81:auto_generated|ram_block1a14~porta_we_reg ; GART_BUF[6]     ; CLK50MHZ     ; CLK50MHZ    ; 10.000       ; 0.107      ; 6.620      ;
; 3.513 ; COCO_SRAM:CC3_SRAM0|altsyncram:SRAM_rtl_0|altsyncram_0h81:auto_generated|ram_block1a27~porta_we_reg ; GART_BUF[3]     ; CLK50MHZ     ; CLK50MHZ    ; 10.000       ; 0.107      ; 6.593      ;
; 3.540 ; COCO_SRAM:CC3_SRAM1|altsyncram:SRAM_rtl_0|altsyncram_0h81:auto_generated|ram_block1a35~porta_we_reg ; GART_BUF[3]     ; CLK50MHZ     ; CLK50MHZ    ; 10.000       ; 0.100      ; 6.559      ;
; 3.542 ; COCO_SRAM:CC3_SRAM0|altsyncram:SRAM_rtl_0|altsyncram_0h81:auto_generated|ram_block1a37~porta_we_reg ; GART_BUF[5]     ; CLK50MHZ     ; CLK50MHZ    ; 10.000       ; 0.086      ; 6.543      ;
; 3.566 ; COCO_SRAM:CC3_SRAM0|altsyncram:SRAM_rtl_0|altsyncram_0h81:auto_generated|ram_block1a5~porta_we_reg  ; GART_BUF[5]     ; CLK50MHZ     ; CLK50MHZ    ; 10.000       ; 0.086      ; 6.519      ;
; 3.570 ; COCO_SRAM:CC3_SRAM1|altsyncram:SRAM_rtl_0|altsyncram_0h81:auto_generated|ram_block1a9~porta_we_reg  ; GART_BUF[1]     ; CLK50MHZ     ; CLK50MHZ    ; 10.000       ; 0.115      ; 6.544      ;
; 3.571 ; COCO_SRAM:CC3_SRAM0|altsyncram:SRAM_rtl_0|altsyncram_0h81:auto_generated|ram_block1a30~porta_we_reg ; GART_BUF[6]     ; CLK50MHZ     ; CLK50MHZ    ; 10.000       ; 0.119      ; 6.547      ;
; 3.573 ; COCO_SRAM:CC3_SRAM1|altsyncram:SRAM_rtl_0|altsyncram_0h81:auto_generated|ram_block1a4~porta_we_reg  ; GART_BUF[4]     ; CLK50MHZ     ; CLK50MHZ    ; 10.000       ; 0.142      ; 6.568      ;
; 3.575 ; COCO_SRAM:CC3_SRAM0|altsyncram:SRAM_rtl_0|altsyncram_0h81:auto_generated|ram_block1a12~porta_we_reg ; GART_BUF[4]     ; CLK50MHZ     ; CLK50MHZ    ; 10.000       ; 0.086      ; 6.510      ;
; 3.580 ; COCO_SRAM:CC3_SRAM0|altsyncram:SRAM_rtl_0|altsyncram_0h81:auto_generated|ram_block1a34~porta_we_reg ; GART_BUF[2]     ; CLK50MHZ     ; CLK50MHZ    ; 10.000       ; 0.170      ; 6.589      ;
; 3.582 ; COCO_SRAM:CC3_SRAM1|altsyncram:SRAM_rtl_0|altsyncram_0h81:auto_generated|ram_block1a36~porta_we_reg ; GART_BUF[4]     ; CLK50MHZ     ; CLK50MHZ    ; 10.000       ; 0.115      ; 6.532      ;
; 3.597 ; COCO_SRAM:CC3_SRAM0|altsyncram:SRAM_rtl_0|altsyncram_0h81:auto_generated|ram_block1a52~porta_we_reg ; GART_BUF[4]     ; CLK50MHZ     ; CLK50MHZ    ; 10.000       ; 0.081      ; 6.483      ;
; 3.618 ; COCO_SRAM:CC3_SRAM0|altsyncram:SRAM_rtl_0|altsyncram_0h81:auto_generated|ram_block1a18~porta_we_reg ; GART_BUF[2]     ; CLK50MHZ     ; CLK50MHZ    ; 10.000       ; 0.088      ; 6.469      ;
; 3.625 ; COCO_SRAM:CC3_SRAM1|altsyncram:SRAM_rtl_0|altsyncram_0h81:auto_generated|ram_block1a8~porta_we_reg  ; GART_BUF[0]     ; CLK50MHZ     ; CLK50MHZ    ; 10.000       ; 0.105      ; 6.479      ;
; 3.641 ; COCO_SRAM:CC3_SRAM1|altsyncram:SRAM_rtl_0|altsyncram_0h81:auto_generated|ram_block1a50~porta_we_reg ; GART_BUF[2]     ; CLK50MHZ     ; CLK50MHZ    ; 10.000       ; 0.098      ; 6.456      ;
; 3.668 ; COCO_SRAM:CC3_SRAM0|altsyncram:SRAM_rtl_0|altsyncram_0h81:auto_generated|ram_block1a17~porta_we_reg ; GART_BUF[1]     ; CLK50MHZ     ; CLK50MHZ    ; 10.000       ; 0.115      ; 6.446      ;
; 3.670 ; COCO_SRAM:CC3_SRAM1|altsyncram:SRAM_rtl_0|altsyncram_0h81:auto_generated|ram_block1a48~porta_we_reg ; GART_BUF[0]     ; CLK50MHZ     ; CLK50MHZ    ; 10.000       ; 0.093      ; 6.422      ;
; 3.674 ; COCO_SRAM:CC3_SRAM0|altsyncram:SRAM_rtl_0|altsyncram_0h81:auto_generated|ram_block1a50~porta_we_reg ; GART_BUF[2]     ; CLK50MHZ     ; CLK50MHZ    ; 10.000       ; 0.075      ; 6.400      ;
; 3.677 ; COCO_SRAM:CC3_SRAM0|altsyncram:SRAM_rtl_0|altsyncram_0h81:auto_generated|ram_block1a21~porta_we_reg ; GART_BUF[5]     ; CLK50MHZ     ; CLK50MHZ    ; 10.000       ; 0.075      ; 6.397      ;
; 3.683 ; COCO_SRAM:CC3_SRAM1|altsyncram:SRAM_rtl_0|altsyncram_0h81:auto_generated|ram_block1a60~porta_we_reg ; GART_BUF[4]     ; CLK50MHZ     ; CLK50MHZ    ; 10.000       ; 0.124      ; 6.440      ;
; 3.686 ; COCO_SRAM:CC3_SRAM0|altsyncram:SRAM_rtl_0|altsyncram_0h81:auto_generated|ram_block1a36~porta_we_reg ; GART_BUF[4]     ; CLK50MHZ     ; CLK50MHZ    ; 10.000       ; 0.127      ; 6.440      ;
; 3.692 ; COCO_SRAM:CC3_SRAM0|altsyncram:SRAM_rtl_0|altsyncram_0h81:auto_generated|ram_block1a63~porta_we_reg ; GART_BUF[7]     ; CLK50MHZ     ; CLK50MHZ    ; 10.000       ; 0.117      ; 6.424      ;
; 3.712 ; COCO_SRAM:CC3_SRAM1|altsyncram:SRAM_rtl_0|altsyncram_0h81:auto_generated|ram_block1a43~porta_we_reg ; GART_BUF[3]     ; CLK50MHZ     ; CLK50MHZ    ; 10.000       ; 0.079      ; 6.366      ;
; 3.719 ; COCO_SRAM:CC3_SRAM0|altsyncram:SRAM_rtl_0|altsyncram_0h81:auto_generated|ram_block1a1~porta_we_reg  ; GART_BUF[1]     ; CLK50MHZ     ; CLK50MHZ    ; 10.000       ; 0.150      ; 6.430      ;
; 3.729 ; COCO_SRAM:CC3_SRAM1|altsyncram:SRAM_rtl_0|altsyncram_0h81:auto_generated|ram_block1a1~porta_we_reg  ; VIDEO_BUFFER[9] ; CLK50MHZ     ; CLK50MHZ    ; 10.000       ; 0.037      ; 6.307      ;
; 3.742 ; COCO_SRAM:CC3_SRAM0|altsyncram:SRAM_rtl_0|altsyncram_0h81:auto_generated|ram_block1a59~porta_we_reg ; GART_BUF[3]     ; CLK50MHZ     ; CLK50MHZ    ; 10.000       ; 0.071      ; 6.328      ;
; 3.758 ; COCO_SRAM:CC3_SRAM0|altsyncram:SRAM_rtl_0|altsyncram_0h81:auto_generated|ram_block1a44~porta_we_reg ; GART_BUF[4]     ; CLK50MHZ     ; CLK50MHZ    ; 10.000       ; 0.136      ; 6.377      ;
; 3.762 ; COCO_SRAM:CC3_SRAM0|altsyncram:SRAM_rtl_0|altsyncram_0h81:auto_generated|ram_block1a8~porta_we_reg  ; GART_BUF[0]     ; CLK50MHZ     ; CLK50MHZ    ; 10.000       ; 0.101      ; 6.338      ;
; 3.778 ; COCO_SRAM:CC3_SRAM0|altsyncram:SRAM_rtl_0|altsyncram_0h81:auto_generated|ram_block1a9~porta_we_reg  ; GART_BUF[1]     ; CLK50MHZ     ; CLK50MHZ    ; 10.000       ; 0.109      ; 6.330      ;
; 3.778 ; COCO_SRAM:CC3_SRAM0|altsyncram:SRAM_rtl_0|altsyncram_0h81:auto_generated|ram_block1a35~porta_we_reg ; GART_BUF[3]     ; CLK50MHZ     ; CLK50MHZ    ; 10.000       ; 0.068      ; 6.289      ;
; 3.785 ; COCO_SRAM:CC3_SRAM0|altsyncram:SRAM_rtl_0|altsyncram_0h81:auto_generated|ram_block1a31~porta_we_reg ; GART_BUF[7]     ; CLK50MHZ     ; CLK50MHZ    ; 10.000       ; 0.100      ; 6.314      ;
; 3.794 ; COCO_SRAM:CC3_SRAM0|altsyncram:SRAM_rtl_0|altsyncram_0h81:auto_generated|ram_block1a49~porta_we_reg ; GART_BUF[1]     ; CLK50MHZ     ; CLK50MHZ    ; 10.000       ; 0.126      ; 6.331      ;
; 3.810 ; COCO_SRAM:CC3_SRAM0|altsyncram:SRAM_rtl_0|altsyncram_0h81:auto_generated|ram_block1a4~porta_we_reg  ; GART_BUF[4]     ; CLK50MHZ     ; CLK50MHZ    ; 10.000       ; 0.118      ; 6.307      ;
; 3.817 ; COCO_SRAM:CC3_SRAM0|altsyncram:SRAM_rtl_0|altsyncram_0h81:auto_generated|ram_block1a40~porta_we_reg ; GART_BUF[0]     ; CLK50MHZ     ; CLK50MHZ    ; 10.000       ; 0.145      ; 6.327      ;
; 3.823 ; COCO_SRAM:CC3_SRAM1|altsyncram:SRAM_rtl_0|altsyncram_0h81:auto_generated|ram_block1a19~porta_we_reg ; GART_BUF[3]     ; CLK50MHZ     ; CLK50MHZ    ; 10.000       ; 0.143      ; 6.319      ;
; 3.831 ; COCO_SRAM:CC3_SRAM0|altsyncram:SRAM_rtl_0|altsyncram_0h81:auto_generated|ram_block1a15~porta_we_reg ; GART_BUF[7]     ; CLK50MHZ     ; CLK50MHZ    ; 10.000       ; 0.096      ; 6.264      ;
; 3.835 ; COCO_SRAM:CC3_SRAM0|altsyncram:SRAM_rtl_0|altsyncram_0h81:auto_generated|ram_block1a45~porta_we_reg ; GART_BUF[5]     ; CLK50MHZ     ; CLK50MHZ    ; 10.000       ; 0.138      ; 6.302      ;
; 3.840 ; COCO_SRAM:CC3_SRAM1|altsyncram:SRAM_rtl_0|altsyncram_0h81:auto_generated|ram_block1a12~porta_we_reg ; GART_BUF[4]     ; CLK50MHZ     ; CLK50MHZ    ; 10.000       ; 0.132      ; 6.291      ;
; 3.867 ; COCO_SRAM:CC3_SRAM0|altsyncram:SRAM_rtl_0|altsyncram_0h81:auto_generated|ram_block1a55~porta_we_reg ; GART_BUF[7]     ; CLK50MHZ     ; CLK50MHZ    ; 10.000       ; 0.098      ; 6.230      ;
; 3.867 ; COCO_SRAM:CC3_SRAM0|altsyncram:SRAM_rtl_0|altsyncram_0h81:auto_generated|ram_block1a22~porta_we_reg ; GART_BUF[6]     ; CLK50MHZ     ; CLK50MHZ    ; 10.000       ; 0.166      ; 6.298      ;
; 3.878 ; COCO_SRAM:CC3_SRAM0|altsyncram:SRAM_rtl_0|altsyncram_0h81:auto_generated|ram_block1a62~porta_we_reg ; GART_BUF[6]     ; CLK50MHZ     ; CLK50MHZ    ; 10.000       ; 0.100      ; 6.221      ;
; 3.892 ; COCO_SRAM:CC3_SRAM1|altsyncram:SRAM_rtl_0|altsyncram_0h81:auto_generated|ram_block1a49~porta_we_reg ; GART_BUF[1]     ; CLK50MHZ     ; CLK50MHZ    ; 10.000       ; 0.154      ; 6.261      ;
+-------+-----------------------------------------------------------------------------------------------------+-----------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'CLK50MHZ'                                                                                                           ;
+-------+---------------------------------+---------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                       ; To Node                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------+---------------------------------+--------------+-------------+--------------+------------+------------+
; 0.355 ; SWITCH_L[0]                     ; SWITCH_L[0]                     ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; DIV_7[2]                        ; DIV_7[2]                        ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; DIV_7[1]                        ; DIV_7[1]                        ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.071      ; 0.597      ;
; 0.361 ; MCLOCK[5]                       ; MCLOCK[6]                       ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.580      ; 1.112      ;
; 0.362 ; MCLOCK[8]                       ; MCLOCK[9]                       ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.580      ; 1.113      ;
; 0.364 ; COCOKEY:coco_keyboard|KB_CLK[0] ; COCOKEY:coco_keyboard|KB_CLK[0] ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.073      ; 0.608      ;
; 0.365 ; MCLOCK[1]                       ; MCLOCK[2]                       ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.580      ; 1.116      ;
; 0.366 ; CLK[0]                          ; CLK[0]                          ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.071      ; 0.608      ;
; 0.366 ; DIV_7[0]                        ; DIV_7[0]                        ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.071      ; 0.608      ;
; 0.372 ; MCLOCK[7]                       ; MCLOCK[9]                       ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.580      ; 1.123      ;
; 0.387 ; DIV_14                          ; DIV_14                          ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.039      ; 0.597      ;
; 0.396 ; DIV_7[1]                        ; DIV_7[2]                        ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.071      ; 0.638      ;
; 0.396 ; DIV_7[1]                        ; DIV_7[0]                        ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.071      ; 0.638      ;
; 0.400 ; COCOKEY:coco_keyboard|KB_CLK[3] ; COCOKEY:coco_keyboard|KB_CLK[4] ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.542      ; 1.113      ;
; 0.461 ; MCLOCK[4]                       ; MCLOCK[6]                       ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.580      ; 1.212      ;
; 0.475 ; MCLOCK[3]                       ; MCLOCK[6]                       ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.580      ; 1.226      ;
; 0.482 ; MCLOCK[5]                       ; MCLOCK[9]                       ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.580      ; 1.233      ;
; 0.495 ; COCOKEY:coco_keyboard|KB_CLK[2] ; COCOKEY:coco_keyboard|KB_CLK[4] ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.542      ; 1.208      ;
; 0.511 ; COCOKEY:coco_keyboard|KB_CLK[0] ; COCOKEY:coco_keyboard|KB_CLK[4] ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.542      ; 1.224      ;
; 0.513 ; COCOKEY:coco_keyboard|KB_CLK[1] ; COCOKEY:coco_keyboard|KB_CLK[4] ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.542      ; 1.226      ;
; 0.579 ; COCOKEY:coco_keyboard|KB_CLK[2] ; COCOKEY:coco_keyboard|KB_CLK[2] ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.073      ; 0.823      ;
; 0.581 ; COCOKEY:coco_keyboard|KB_CLK[3] ; COCOKEY:coco_keyboard|KB_CLK[3] ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.073      ; 0.825      ;
; 0.581 ; MCLOCK[7]                       ; MCLOCK[7]                       ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.072      ; 0.824      ;
; 0.581 ; MCLOCK[5]                       ; MCLOCK[5]                       ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.072      ; 0.824      ;
; 0.582 ; MCLOCK[4]                       ; MCLOCK[9]                       ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.580      ; 1.333      ;
; 0.583 ; MCLOCK[8]                       ; MCLOCK[8]                       ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.072      ; 0.826      ;
; 0.583 ; MCLOCK[4]                       ; MCLOCK[4]                       ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.072      ; 0.826      ;
; 0.585 ; MCLOCK[3]                       ; MCLOCK[3]                       ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.072      ; 0.828      ;
; 0.585 ; MCLOCK[1]                       ; MCLOCK[6]                       ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.580      ; 1.336      ;
; 0.596 ; MCLOCK[3]                       ; MCLOCK[9]                       ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.580      ; 1.347      ;
; 0.599 ; COCOKEY:coco_keyboard|KB_CLK[1] ; COCOKEY:coco_keyboard|KB_CLK[1] ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.073      ; 0.843      ;
; 0.600 ; MCLOCK[1]                       ; MCLOCK[1]                       ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.072      ; 0.843      ;
; 0.602 ; COCOKEY:coco_keyboard|KB_CLK[0] ; COCOKEY:coco_keyboard|KB_CLK[1] ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.073      ; 0.846      ;
; 0.609 ; DIV_7[0]                        ; DIV_7[2]                        ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.071      ; 0.851      ;
; 0.611 ; DIV_7[0]                        ; DIV_7[1]                        ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.071      ; 0.853      ;
; 0.621 ; DIV_7[2]                        ; DIV_7[0]                        ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.071      ; 0.863      ;
; 0.624 ; DIV_7[2]                        ; DIV_7[1]                        ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.071      ; 0.866      ;
; 0.634 ; MCLOCK[9]                       ; MCLOCK[9]                       ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.039      ; 0.844      ;
; 0.636 ; MCLOCK[6]                       ; MCLOCK[6]                       ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.039      ; 0.846      ;
; 0.636 ; MCLOCK[2]                       ; MCLOCK[2]                       ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.039      ; 0.846      ;
; 0.642 ; COM1_STATE[4]                   ; COM1_STATE[4]                   ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.071      ; 0.884      ;
; 0.652 ; COM1_STATE[3]                   ; COM1_STATE[3]                   ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.071      ; 0.894      ;
; 0.654 ; COM1_STATE[1]                   ; COM1_STATE[1]                   ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.071      ; 0.896      ;
; 0.656 ; COM1_STATE[0]                   ; COM1_STATE[0]                   ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.071      ; 0.898      ;
; 0.657 ; COCOKEY:coco_keyboard|KB_CLK[4] ; COCOKEY:coco_keyboard|KB_CLK[4] ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.039      ; 0.867      ;
; 0.706 ; MCLOCK[1]                       ; MCLOCK[9]                       ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.580      ; 1.457      ;
; 0.722 ; GART_BUF[3]                     ; RAM0_DATA_I[11]                 ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; -0.253     ; 0.640      ;
; 0.734 ; CLK[5]                          ; CLK[3]                          ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.073      ; 0.978      ;
; 0.735 ; CLK[5]                          ; CLK[2]                          ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.073      ; 0.979      ;
; 0.736 ; CLK[5]                          ; CLK[4]                          ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.073      ; 0.980      ;
; 0.763 ; MCLOCK[0]                       ; MCLOCK[0]                       ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.043      ; 0.977      ;
; 0.782 ; COM1_STATE[2]                   ; COM1_STATE[2]                   ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.071      ; 1.024      ;
; 0.817 ; CLK[0]                          ; SWITCH_L[0]                     ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.069      ; 1.057      ;
; 0.850 ; SWITCH_L[0]                     ; CLK[4]                          ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.073      ; 1.094      ;
; 0.851 ; SWITCH_L[0]                     ; CLK[2]                          ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.073      ; 1.095      ;
; 0.852 ; SWITCH_L[0]                     ; CLK[3]                          ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.073      ; 1.096      ;
; 0.865 ; COCOKEY:coco_keyboard|KB_CLK[2] ; COCOKEY:coco_keyboard|KB_CLK[3] ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.073      ; 1.109      ;
; 0.869 ; MCLOCK[7]                       ; MCLOCK[8]                       ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.072      ; 1.112      ;
; 0.870 ; COCOKEY:coco_keyboard|KB_CLK[0] ; COCOKEY:coco_keyboard|KB_CLK[2] ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.073      ; 1.114      ;
; 0.870 ; MCLOCK[4]                       ; MCLOCK[5]                       ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.072      ; 1.113      ;
; 0.872 ; COCOKEY:coco_keyboard|KB_CLK[1] ; COCOKEY:coco_keyboard|KB_CLK[2] ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.073      ; 1.116      ;
; 0.873 ; MCLOCK[3]                       ; MCLOCK[4]                       ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.072      ; 1.116      ;
; 0.880 ; MCLOCK[5]                       ; MCLOCK[7]                       ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.072      ; 1.123      ;
; 0.881 ; COCOKEY:coco_keyboard|KB_CLK[0] ; COCOKEY:coco_keyboard|KB_CLK[3] ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.073      ; 1.125      ;
; 0.883 ; COCOKEY:coco_keyboard|KB_CLK[1] ; COCOKEY:coco_keyboard|KB_CLK[3] ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.073      ; 1.127      ;
; 0.884 ; MCLOCK[1]                       ; MCLOCK[3]                       ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.072      ; 1.127      ;
; 0.884 ; MCLOCK[3]                       ; MCLOCK[5]                       ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.072      ; 1.127      ;
; 0.923 ; COM1_STATE[0]                   ; COM1_STATE[1]                   ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.071      ; 1.165      ;
; 0.934 ; COM1_STATE[0]                   ; COM1_STATE[2]                   ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.071      ; 1.176      ;
; 0.938 ; COM1_STATE[3]                   ; COM1_STATE[4]                   ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.071      ; 1.180      ;
; 0.941 ; COM1_STATE[1]                   ; COM1_STATE[2]                   ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.071      ; 1.183      ;
; 0.949 ; CLK[1]                          ; CLK[1]                          ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.071      ; 1.191      ;
; 0.951 ; COM1_STATE[1]                   ; COM1_STATE[0]                   ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.071      ; 1.193      ;
; 0.953 ; COM1_STATE[3]                   ; COM1_STATE[2]                   ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.071      ; 1.195      ;
; 0.956 ; CLK[1]                          ; CLK[0]                          ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.071      ; 1.198      ;
; 0.961 ; RAM0_ADDRESS[15]                ; RAM0_ADDRESS[15]                ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.071      ; 1.203      ;
; 0.964 ; CLK[0]                          ; CLK[1]                          ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.071      ; 1.206      ;
; 0.979 ; MCLOCK[5]                       ; MCLOCK[8]                       ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.072      ; 1.222      ;
; 0.980 ; MCLOCK[4]                       ; MCLOCK[7]                       ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.072      ; 1.223      ;
; 0.983 ; MCLOCK[1]                       ; MCLOCK[4]                       ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.072      ; 1.226      ;
; 0.993 ; CLK[4]                          ; CLK[1]                          ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.071      ; 1.235      ;
; 0.994 ; MCLOCK[1]                       ; MCLOCK[5]                       ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.072      ; 1.237      ;
; 0.994 ; MCLOCK[3]                       ; MCLOCK[7]                       ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.072      ; 1.237      ;
; 1.005 ; CLK[0]                          ; CLK[5]                          ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.069      ; 1.245      ;
; 1.027 ; MCLOCK[6]                       ; MCLOCK[9]                       ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.045      ; 1.243      ;
; 1.031 ; CLK[4]                          ; CLK[5]                          ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.069      ; 1.271      ;
; 1.033 ; COM1_STATE[0]                   ; COM1_STATE[3]                   ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.071      ; 1.275      ;
; 1.035 ; COM1_STATE[4]                   ; COM1_STATE[1]                   ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.071      ; 1.277      ;
; 1.040 ; COM1_STATE[1]                   ; COM1_STATE[3]                   ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.071      ; 1.282      ;
; 1.041 ; COM1_STATE[4]                   ; COM1_STATE[0]                   ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.071      ; 1.283      ;
; 1.044 ; COM1_STATE[0]                   ; COM1_STATE[4]                   ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.071      ; 1.286      ;
; 1.044 ; COM1_STATE[4]                   ; COM1_STATE[2]                   ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.071      ; 1.286      ;
; 1.051 ; COM1_STATE[1]                   ; COM1_STATE[4]                   ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.071      ; 1.293      ;
; 1.057 ; CLK[4]                          ; CLK[0]                          ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.071      ; 1.299      ;
; 1.070 ; COM1_STATE[2]                   ; COM1_STATE[3]                   ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.071      ; 1.312      ;
; 1.075 ; CLK[4]                          ; CLK[2]                          ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.071      ; 1.317      ;
; 1.075 ; CLK[4]                          ; CLK[4]                          ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.071      ; 1.317      ;
; 1.076 ; CLK[4]                          ; CLK[3]                          ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.071      ; 1.318      ;
; 1.079 ; MCLOCK[4]                       ; MCLOCK[8]                       ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.072      ; 1.322      ;
; 1.081 ; COM1_STATE[2]                   ; COM1_STATE[4]                   ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.071      ; 1.323      ;
+-------+---------------------------------+---------------------------------+--------------+-------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+------------------------------------+
; Fast 1200mV 0C Model Setup Summary ;
+----------+-------+-----------------+
; Clock    ; Slack ; End Point TNS   ;
+----------+-------+-----------------+
; CLK50MHZ ; 6.049 ; 0.000           ;
+----------+-------+-----------------+


+-----------------------------------+
; Fast 1200mV 0C Model Hold Summary ;
+----------+-------+----------------+
; Clock    ; Slack ; End Point TNS  ;
+----------+-------+----------------+
; CLK50MHZ ; 0.179 ; 0.000          ;
+----------+-------+----------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary ;
+----------+-------+-------------------------------+
; Clock    ; Slack ; End Point TNS                 ;
+----------+-------+-------------------------------+
; CLK50MHZ ; 9.198 ; 0.000                         ;
+----------+-------+-------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'CLK50MHZ'                                                                                                                                                                     ;
+-------+------------------+-----------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node        ; To Node                                                                                                   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------+-----------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 6.049 ; RAM0_ADDRESS[3]  ; COCO_SRAM:CC3_SRAM0|altsyncram:SRAM_rtl_0|altsyncram_0h81:auto_generated|ram_block1a63~porta_address_reg0 ; CLK50MHZ     ; CLK50MHZ    ; 10.000       ; -0.448     ; 3.512      ;
; 6.089 ; RAM0_ADDRESS[1]  ; COCO_SRAM:CC3_SRAM0|altsyncram:SRAM_rtl_0|altsyncram_0h81:auto_generated|ram_block1a18~porta_address_reg0 ; CLK50MHZ     ; CLK50MHZ    ; 10.000       ; -0.457     ; 3.463      ;
; 6.096 ; RAM0_ADDRESS[1]  ; COCO_SRAM:CC3_SRAM0|altsyncram:SRAM_rtl_0|altsyncram_0h81:auto_generated|ram_block1a30~porta_address_reg0 ; CLK50MHZ     ; CLK50MHZ    ; 10.000       ; -0.474     ; 3.439      ;
; 6.117 ; RAM0_ADDRESS[1]  ; COCO_SRAM:CC3_SRAM0|altsyncram:SRAM_rtl_0|altsyncram_0h81:auto_generated|ram_block1a17~porta_address_reg0 ; CLK50MHZ     ; CLK50MHZ    ; 10.000       ; -0.468     ; 3.424      ;
; 6.127 ; RAM0_ADDRESS[1]  ; COCO_SRAM:CC3_SRAM0|altsyncram:SRAM_rtl_0|altsyncram_0h81:auto_generated|ram_block1a48~porta_address_reg0 ; CLK50MHZ     ; CLK50MHZ    ; 10.000       ; -0.481     ; 3.401      ;
; 6.175 ; RAM0_ADDRESS[1]  ; COCO_SRAM:CC3_SRAM0|altsyncram:SRAM_rtl_0|altsyncram_0h81:auto_generated|ram_block1a9~porta_address_reg0  ; CLK50MHZ     ; CLK50MHZ    ; 10.000       ; -0.462     ; 3.372      ;
; 6.207 ; RAM0_ADDRESS[3]  ; COCO_SRAM:CC3_SRAM0|altsyncram:SRAM_rtl_0|altsyncram_0h81:auto_generated|ram_block1a60~porta_address_reg0 ; CLK50MHZ     ; CLK50MHZ    ; 10.000       ; -0.450     ; 3.352      ;
; 6.221 ; RAM0_ADDRESS[3]  ; COCO_SRAM:CC3_SRAM1|altsyncram:SRAM_rtl_0|altsyncram_0h81:auto_generated|ram_block1a52~porta_address_reg0 ; CLK50MHZ     ; CLK50MHZ    ; 10.000       ; -0.452     ; 3.336      ;
; 6.227 ; RAM0_ADDRESS[3]  ; COCO_SRAM:CC3_SRAM1|altsyncram:SRAM_rtl_0|altsyncram_0h81:auto_generated|ram_block1a44~porta_address_reg0 ; CLK50MHZ     ; CLK50MHZ    ; 10.000       ; -0.454     ; 3.328      ;
; 6.237 ; RAM0_ADDRESS[3]  ; COCO_SRAM:CC3_SRAM0|altsyncram:SRAM_rtl_0|altsyncram_0h81:auto_generated|ram_block1a62~porta_address_reg0 ; CLK50MHZ     ; CLK50MHZ    ; 10.000       ; -0.459     ; 3.313      ;
; 6.268 ; RAM0_ADDRESS[3]  ; COCO_SRAM:CC3_SRAM1|altsyncram:SRAM_rtl_0|altsyncram_0h81:auto_generated|ram_block1a5~porta_address_reg0  ; CLK50MHZ     ; CLK50MHZ    ; 10.000       ; -0.468     ; 3.273      ;
; 6.279 ; RAM0_ADDRESS[7]  ; COCO_SRAM:CC3_SRAM0|altsyncram:SRAM_rtl_0|altsyncram_0h81:auto_generated|ram_block1a34~porta_address_reg0 ; CLK50MHZ     ; CLK50MHZ    ; 10.000       ; -0.498     ; 3.232      ;
; 6.279 ; RAM0_ADDRESS[7]  ; COCO_SRAM:CC3_SRAM0|altsyncram:SRAM_rtl_0|altsyncram_0h81:auto_generated|ram_block1a42~porta_address_reg0 ; CLK50MHZ     ; CLK50MHZ    ; 10.000       ; -0.491     ; 3.239      ;
; 6.293 ; RAM0_ADDRESS[7]  ; COCO_SRAM:CC3_SRAM0|altsyncram:SRAM_rtl_0|altsyncram_0h81:auto_generated|ram_block1a38~porta_address_reg0 ; CLK50MHZ     ; CLK50MHZ    ; 10.000       ; -0.505     ; 3.211      ;
; 6.293 ; RAM0_ADDRESS[1]  ; COCO_SRAM:CC3_SRAM0|altsyncram:SRAM_rtl_0|altsyncram_0h81:auto_generated|ram_block1a56~porta_address_reg0 ; CLK50MHZ     ; CLK50MHZ    ; 10.000       ; -0.440     ; 3.276      ;
; 6.300 ; RAM0_ADDRESS[3]  ; COCO_SRAM:CC3_SRAM1|altsyncram:SRAM_rtl_0|altsyncram_0h81:auto_generated|ram_block1a53~porta_address_reg0 ; CLK50MHZ     ; CLK50MHZ    ; 10.000       ; -0.457     ; 3.252      ;
; 6.303 ; RAM0_ADDRESS[1]  ; COCO_SRAM:CC3_SRAM1|altsyncram:SRAM_rtl_0|altsyncram_0h81:auto_generated|ram_block1a39~porta_address_reg0 ; CLK50MHZ     ; CLK50MHZ    ; 10.000       ; -0.496     ; 3.210      ;
; 6.303 ; RAM0_ADDRESS[3]  ; COCO_SRAM:CC3_SRAM1|altsyncram:SRAM_rtl_0|altsyncram_0h81:auto_generated|ram_block1a13~porta_address_reg0 ; CLK50MHZ     ; CLK50MHZ    ; 10.000       ; -0.462     ; 3.244      ;
; 6.306 ; RAM0_ADDRESS[1]  ; COCO_SRAM:CC3_SRAM0|altsyncram:SRAM_rtl_0|altsyncram_0h81:auto_generated|ram_block1a58~porta_address_reg0 ; CLK50MHZ     ; CLK50MHZ    ; 10.000       ; -0.436     ; 3.267      ;
; 6.307 ; RAM0_ADDRESS[1]  ; COCO_SRAM:CC3_SRAM0|altsyncram:SRAM_rtl_0|altsyncram_0h81:auto_generated|ram_block1a50~porta_address_reg0 ; CLK50MHZ     ; CLK50MHZ    ; 10.000       ; -0.443     ; 3.259      ;
; 6.308 ; RAM0_ADDRESS[1]  ; COCO_SRAM:CC3_SRAM0|altsyncram:SRAM_rtl_0|altsyncram_0h81:auto_generated|ram_block1a29~porta_address_reg0 ; CLK50MHZ     ; CLK50MHZ    ; 10.000       ; -0.434     ; 3.267      ;
; 6.324 ; RAM0_ADDRESS[1]  ; COCO_SRAM:CC3_SRAM1|altsyncram:SRAM_rtl_0|altsyncram_0h81:auto_generated|ram_block1a31~porta_address_reg0 ; CLK50MHZ     ; CLK50MHZ    ; 10.000       ; -0.488     ; 3.197      ;
; 6.325 ; RAM0_ADDRESS[1]  ; COCO_SRAM:CC3_SRAM1|altsyncram:SRAM_rtl_0|altsyncram_0h81:auto_generated|ram_block1a54~porta_address_reg0 ; CLK50MHZ     ; CLK50MHZ    ; 10.000       ; -0.488     ; 3.196      ;
; 6.339 ; RAM0_ADDRESS[1]  ; COCO_SRAM:CC3_SRAM1|altsyncram:SRAM_rtl_0|altsyncram_0h81:auto_generated|ram_block1a15~porta_address_reg0 ; CLK50MHZ     ; CLK50MHZ    ; 10.000       ; -0.481     ; 3.189      ;
; 6.345 ; RAM0_ADDRESS[11] ; COCO_SRAM:CC3_SRAM0|altsyncram:SRAM_rtl_0|altsyncram_0h81:auto_generated|ram_block1a63~porta_address_reg0 ; CLK50MHZ     ; CLK50MHZ    ; 10.000       ; -0.449     ; 3.215      ;
; 6.360 ; RAM0_ADDRESS[3]  ; COCO_SRAM:CC3_SRAM0|altsyncram:SRAM_rtl_0|altsyncram_0h81:auto_generated|ram_block1a31~porta_address_reg0 ; CLK50MHZ     ; CLK50MHZ    ; 10.000       ; -0.430     ; 3.219      ;
; 6.374 ; RAM0_ADDRESS[11] ; COCO_SRAM:CC3_SRAM0|altsyncram:SRAM_rtl_0|altsyncram_0h81:auto_generated|ram_block1a60~porta_address_reg0 ; CLK50MHZ     ; CLK50MHZ    ; 10.000       ; -0.451     ; 3.184      ;
; 6.375 ; RAM0_ADDRESS[11] ; COCO_SRAM:CC3_SRAM0|altsyncram:SRAM_rtl_0|altsyncram_0h81:auto_generated|ram_block1a53~porta_address_reg0 ; CLK50MHZ     ; CLK50MHZ    ; 10.000       ; -0.476     ; 3.158      ;
; 6.382 ; RAM0_ADDRESS[15] ; COCO_SRAM:CC3_SRAM0|altsyncram:SRAM_rtl_0|altsyncram_0h81:auto_generated|ram_block1a53~porta_we_reg       ; CLK50MHZ     ; CLK50MHZ    ; 10.000       ; -0.477     ; 3.150      ;
; 6.392 ; RAM0_ADDRESS[3]  ; COCO_SRAM:CC3_SRAM0|altsyncram:SRAM_rtl_0|altsyncram_0h81:auto_generated|ram_block1a52~porta_address_reg0 ; CLK50MHZ     ; CLK50MHZ    ; 10.000       ; -0.428     ; 3.189      ;
; 6.400 ; RAM0_ADDRESS[3]  ; COCO_SRAM:CC3_SRAM0|altsyncram:SRAM_rtl_0|altsyncram_0h81:auto_generated|ram_block1a55~porta_address_reg0 ; CLK50MHZ     ; CLK50MHZ    ; 10.000       ; -0.427     ; 3.182      ;
; 6.400 ; RAM0_ADDRESS[15] ; COCO_SRAM:CC3_SRAM1|altsyncram:SRAM_rtl_0|altsyncram_0h81:auto_generated|ram_block1a60~porta_we_reg       ; CLK50MHZ     ; CLK50MHZ    ; 10.000       ; -0.473     ; 3.136      ;
; 6.410 ; RAM0_ADDRESS[3]  ; COCO_SRAM:CC3_SRAM1|altsyncram:SRAM_rtl_0|altsyncram_0h81:auto_generated|ram_block1a36~porta_address_reg0 ; CLK50MHZ     ; CLK50MHZ    ; 10.000       ; -0.462     ; 3.137      ;
; 6.411 ; RAM0_ADDRESS[2]  ; COCO_SRAM:CC3_SRAM1|altsyncram:SRAM_rtl_0|altsyncram_0h81:auto_generated|ram_block1a5~porta_address_reg0  ; CLK50MHZ     ; CLK50MHZ    ; 10.000       ; -0.468     ; 3.130      ;
; 6.421 ; RAM0_ADDRESS[2]  ; COCO_SRAM:CC3_SRAM1|altsyncram:SRAM_rtl_0|altsyncram_0h81:auto_generated|ram_block1a29~porta_address_reg0 ; CLK50MHZ     ; CLK50MHZ    ; 10.000       ; -0.474     ; 3.114      ;
; 6.422 ; RAM0_ADDRESS[3]  ; COCO_SRAM:CC3_SRAM0|altsyncram:SRAM_rtl_0|altsyncram_0h81:auto_generated|ram_block1a14~porta_address_reg0 ; CLK50MHZ     ; CLK50MHZ    ; 10.000       ; -0.465     ; 3.122      ;
; 6.424 ; RAM0_ADDRESS[3]  ; COCO_SRAM:CC3_SRAM1|altsyncram:SRAM_rtl_0|altsyncram_0h81:auto_generated|ram_block1a60~porta_address_reg0 ; CLK50MHZ     ; CLK50MHZ    ; 10.000       ; -0.471     ; 3.114      ;
; 6.436 ; RAM0_RW_N        ; COCO_SRAM:CC3_SRAM0|altsyncram:SRAM_rtl_0|altsyncram_0h81:auto_generated|ram_block1a53~porta_we_reg       ; CLK50MHZ     ; CLK50MHZ    ; 10.000       ; -0.479     ; 3.094      ;
; 6.454 ; RAM0_RW_N        ; COCO_SRAM:CC3_SRAM1|altsyncram:SRAM_rtl_0|altsyncram_0h81:auto_generated|ram_block1a60~porta_we_reg       ; CLK50MHZ     ; CLK50MHZ    ; 10.000       ; -0.475     ; 3.080      ;
; 6.462 ; RAM0_ADDRESS[3]  ; COCO_SRAM:CC3_SRAM0|altsyncram:SRAM_rtl_0|altsyncram_0h81:auto_generated|ram_block1a9~porta_address_reg0  ; CLK50MHZ     ; CLK50MHZ    ; 10.000       ; -0.462     ; 3.085      ;
; 6.465 ; RAM0_ADDRESS[3]  ; COCO_SRAM:CC3_SRAM0|altsyncram:SRAM_rtl_0|altsyncram_0h81:auto_generated|ram_block1a17~porta_address_reg0 ; CLK50MHZ     ; CLK50MHZ    ; 10.000       ; -0.468     ; 3.076      ;
; 6.468 ; RAM0_ADDRESS[3]  ; COCO_SRAM:CC3_SRAM0|altsyncram:SRAM_rtl_0|altsyncram_0h81:auto_generated|ram_block1a18~porta_address_reg0 ; CLK50MHZ     ; CLK50MHZ    ; 10.000       ; -0.457     ; 3.084      ;
; 6.480 ; RAM0_ADDRESS[3]  ; COCO_SRAM:CC3_SRAM1|altsyncram:SRAM_rtl_0|altsyncram_0h81:auto_generated|ram_block1a14~porta_address_reg0 ; CLK50MHZ     ; CLK50MHZ    ; 10.000       ; -0.453     ; 3.076      ;
; 6.481 ; RAM0_ADDRESS[1]  ; COCO_SRAM:CC3_SRAM0|altsyncram:SRAM_rtl_0|altsyncram_0h81:auto_generated|ram_block1a13~porta_address_reg0 ; CLK50MHZ     ; CLK50MHZ    ; 10.000       ; -0.440     ; 3.088      ;
; 6.484 ; RAM0_ADDRESS[15] ; COCO_SRAM:CC3_SRAM1|altsyncram:SRAM_rtl_0|altsyncram_0h81:auto_generated|ram_block1a53~porta_we_reg       ; CLK50MHZ     ; CLK50MHZ    ; 10.000       ; -0.459     ; 3.066      ;
; 6.487 ; RAM0_ADDRESS[15] ; COCO_SRAM:CC3_SRAM1|altsyncram:SRAM_rtl_0|altsyncram_0h81:auto_generated|ram_block1a42~porta_we_reg       ; CLK50MHZ     ; CLK50MHZ    ; 10.000       ; -0.445     ; 3.077      ;
; 6.490 ; RAM0_ADDRESS[3]  ; COCO_SRAM:CC3_SRAM1|altsyncram:SRAM_rtl_0|altsyncram_0h81:auto_generated|ram_block1a47~porta_address_reg0 ; CLK50MHZ     ; CLK50MHZ    ; 10.000       ; -0.447     ; 3.072      ;
; 6.490 ; RAM0_ADDRESS[7]  ; COCO_SRAM:CC3_SRAM0|altsyncram:SRAM_rtl_0|altsyncram_0h81:auto_generated|ram_block1a33~porta_address_reg0 ; CLK50MHZ     ; CLK50MHZ    ; 10.000       ; -0.498     ; 3.021      ;
; 6.497 ; RAM0_ADDRESS[3]  ; COCO_SRAM:CC3_SRAM1|altsyncram:SRAM_rtl_0|altsyncram_0h81:auto_generated|ram_block1a39~porta_address_reg0 ; CLK50MHZ     ; CLK50MHZ    ; 10.000       ; -0.496     ; 3.016      ;
; 6.504 ; RAM0_ADDRESS[1]  ; COCO_SRAM:CC3_SRAM0|altsyncram:SRAM_rtl_0|altsyncram_0h81:auto_generated|ram_block1a31~porta_address_reg0 ; CLK50MHZ     ; CLK50MHZ    ; 10.000       ; -0.430     ; 3.075      ;
; 6.511 ; RAM0_ADDRESS[5]  ; COCO_SRAM:CC3_SRAM1|altsyncram:SRAM_rtl_0|altsyncram_0h81:auto_generated|ram_block1a45~porta_address_reg0 ; CLK50MHZ     ; CLK50MHZ    ; 10.000       ; -0.486     ; 3.012      ;
; 6.513 ; RAM0_ADDRESS[2]  ; COCO_SRAM:CC3_SRAM1|altsyncram:SRAM_rtl_0|altsyncram_0h81:auto_generated|ram_block1a9~porta_address_reg0  ; CLK50MHZ     ; CLK50MHZ    ; 10.000       ; -0.431     ; 3.065      ;
; 6.517 ; RAM0_ADDRESS[1]  ; COCO_SRAM:CC3_SRAM0|altsyncram:SRAM_rtl_0|altsyncram_0h81:auto_generated|ram_block1a12~porta_address_reg0 ; CLK50MHZ     ; CLK50MHZ    ; 10.000       ; -0.432     ; 3.060      ;
; 6.518 ; RAM0_ADDRESS[2]  ; COCO_SRAM:CC3_SRAM1|altsyncram:SRAM_rtl_0|altsyncram_0h81:auto_generated|ram_block1a50~porta_address_reg0 ; CLK50MHZ     ; CLK50MHZ    ; 10.000       ; -0.427     ; 3.064      ;
; 6.519 ; RAM0_ADDRESS[1]  ; COCO_SRAM:CC3_SRAM0|altsyncram:SRAM_rtl_0|altsyncram_0h81:auto_generated|ram_block1a52~porta_address_reg0 ; CLK50MHZ     ; CLK50MHZ    ; 10.000       ; -0.428     ; 3.062      ;
; 6.522 ; RAM0_ADDRESS[5]  ; COCO_SRAM:CC3_SRAM1|altsyncram:SRAM_rtl_0|altsyncram_0h81:auto_generated|ram_block1a21~porta_address_reg0 ; CLK50MHZ     ; CLK50MHZ    ; 10.000       ; -0.480     ; 3.007      ;
; 6.523 ; RAM0_ADDRESS[11] ; COCO_SRAM:CC3_SRAM1|altsyncram:SRAM_rtl_0|altsyncram_0h81:auto_generated|ram_block1a41~porta_address_reg0 ; CLK50MHZ     ; CLK50MHZ    ; 10.000       ; -0.515     ; 2.971      ;
; 6.525 ; RAM0_ADDRESS[3]  ; COCO_SRAM:CC3_SRAM1|altsyncram:SRAM_rtl_0|altsyncram_0h81:auto_generated|ram_block1a30~porta_address_reg0 ; CLK50MHZ     ; CLK50MHZ    ; 10.000       ; -0.443     ; 3.041      ;
; 6.529 ; RAM0_ADDRESS[11] ; COCO_SRAM:CC3_SRAM1|altsyncram:SRAM_rtl_0|altsyncram_0h81:auto_generated|ram_block1a49~porta_address_reg0 ; CLK50MHZ     ; CLK50MHZ    ; 10.000       ; -0.508     ; 2.972      ;
; 6.529 ; RAM0_ADDRESS[2]  ; COCO_SRAM:CC3_SRAM1|altsyncram:SRAM_rtl_0|altsyncram_0h81:auto_generated|ram_block1a25~porta_address_reg0 ; CLK50MHZ     ; CLK50MHZ    ; 10.000       ; -0.425     ; 3.055      ;
; 6.531 ; RAM0_ADDRESS[11] ; COCO_SRAM:CC3_SRAM1|altsyncram:SRAM_rtl_0|altsyncram_0h81:auto_generated|ram_block1a52~porta_address_reg0 ; CLK50MHZ     ; CLK50MHZ    ; 10.000       ; -0.453     ; 3.025      ;
; 6.532 ; RAM0_ADDRESS[7]  ; COCO_SRAM:CC3_SRAM0|altsyncram:SRAM_rtl_0|altsyncram_0h81:auto_generated|ram_block1a41~porta_address_reg0 ; CLK50MHZ     ; CLK50MHZ    ; 10.000       ; -0.484     ; 2.993      ;
; 6.534 ; RAM0_ADDRESS[11] ; COCO_SRAM:CC3_SRAM0|altsyncram:SRAM_rtl_0|altsyncram_0h81:auto_generated|ram_block1a62~porta_address_reg0 ; CLK50MHZ     ; CLK50MHZ    ; 10.000       ; -0.460     ; 3.015      ;
; 6.534 ; RAM0_ADDRESS[3]  ; COCO_SRAM:CC3_SRAM1|altsyncram:SRAM_rtl_0|altsyncram_0h81:auto_generated|ram_block1a15~porta_address_reg0 ; CLK50MHZ     ; CLK50MHZ    ; 10.000       ; -0.481     ; 2.994      ;
; 6.536 ; RAM0_ADDRESS[11] ; COCO_SRAM:CC3_SRAM0|altsyncram:SRAM_rtl_0|altsyncram_0h81:auto_generated|ram_block1a54~porta_address_reg0 ; CLK50MHZ     ; CLK50MHZ    ; 10.000       ; -0.500     ; 2.973      ;
; 6.537 ; RAM0_ADDRESS[11] ; COCO_SRAM:CC3_SRAM1|altsyncram:SRAM_rtl_0|altsyncram_0h81:auto_generated|ram_block1a44~porta_address_reg0 ; CLK50MHZ     ; CLK50MHZ    ; 10.000       ; -0.455     ; 3.017      ;
; 6.538 ; RAM0_ADDRESS[1]  ; COCO_SRAM:CC3_SRAM0|altsyncram:SRAM_rtl_0|altsyncram_0h81:auto_generated|ram_block1a55~porta_address_reg0 ; CLK50MHZ     ; CLK50MHZ    ; 10.000       ; -0.427     ; 3.044      ;
; 6.538 ; RAM0_ADDRESS[1]  ; COCO_SRAM:CC3_SRAM1|altsyncram:SRAM_rtl_0|altsyncram_0h81:auto_generated|ram_block1a5~porta_address_reg0  ; CLK50MHZ     ; CLK50MHZ    ; 10.000       ; -0.468     ; 3.003      ;
; 6.538 ; RAM0_RW_N        ; COCO_SRAM:CC3_SRAM1|altsyncram:SRAM_rtl_0|altsyncram_0h81:auto_generated|ram_block1a53~porta_we_reg       ; CLK50MHZ     ; CLK50MHZ    ; 10.000       ; -0.461     ; 3.010      ;
; 6.541 ; RAM0_RW_N        ; COCO_SRAM:CC3_SRAM1|altsyncram:SRAM_rtl_0|altsyncram_0h81:auto_generated|ram_block1a42~porta_we_reg       ; CLK50MHZ     ; CLK50MHZ    ; 10.000       ; -0.447     ; 3.021      ;
; 6.542 ; RAM0_ADDRESS[5]  ; COCO_SRAM:CC3_SRAM1|altsyncram:SRAM_rtl_0|altsyncram_0h81:auto_generated|ram_block1a37~porta_address_reg0 ; CLK50MHZ     ; CLK50MHZ    ; 10.000       ; -0.475     ; 2.992      ;
; 6.543 ; RAM0_ADDRESS[5]  ; COCO_SRAM:CC3_SRAM0|altsyncram:SRAM_rtl_0|altsyncram_0h81:auto_generated|ram_block1a14~porta_address_reg0 ; CLK50MHZ     ; CLK50MHZ    ; 10.000       ; -0.465     ; 3.001      ;
; 6.544 ; RAM0_ADDRESS[3]  ; COCO_SRAM:CC3_SRAM0|altsyncram:SRAM_rtl_0|altsyncram_0h81:auto_generated|ram_block1a7~porta_address_reg0  ; CLK50MHZ     ; CLK50MHZ    ; 10.000       ; -0.426     ; 3.039      ;
; 6.545 ; RAM0_ADDRESS[3]  ; COCO_SRAM:CC3_SRAM0|altsyncram:SRAM_rtl_0|altsyncram_0h81:auto_generated|ram_block1a15~porta_address_reg0 ; CLK50MHZ     ; CLK50MHZ    ; 10.000       ; -0.425     ; 3.039      ;
; 6.546 ; RAM0_ADDRESS[5]  ; COCO_SRAM:CC3_SRAM0|altsyncram:SRAM_rtl_0|altsyncram_0h81:auto_generated|ram_block1a18~porta_address_reg0 ; CLK50MHZ     ; CLK50MHZ    ; 10.000       ; -0.457     ; 3.006      ;
; 6.546 ; RAM0_ADDRESS[2]  ; COCO_SRAM:CC3_SRAM1|altsyncram:SRAM_rtl_0|altsyncram_0h81:auto_generated|ram_block1a48~porta_address_reg0 ; CLK50MHZ     ; CLK50MHZ    ; 10.000       ; -0.423     ; 3.040      ;
; 6.547 ; RAM0_ADDRESS[1]  ; COCO_SRAM:CC3_SRAM1|altsyncram:SRAM_rtl_0|altsyncram_0h81:auto_generated|ram_block1a29~porta_address_reg0 ; CLK50MHZ     ; CLK50MHZ    ; 10.000       ; -0.474     ; 2.988      ;
; 6.551 ; RAM0_ADDRESS[11] ; COCO_SRAM:CC3_SRAM1|altsyncram:SRAM_rtl_0|altsyncram_0h81:auto_generated|ram_block1a33~porta_address_reg0 ; CLK50MHZ     ; CLK50MHZ    ; 10.000       ; -0.508     ; 2.950      ;
; 6.555 ; RAM0_ADDRESS[3]  ; COCO_SRAM:CC3_SRAM0|altsyncram:SRAM_rtl_0|altsyncram_0h81:auto_generated|ram_block1a58~porta_address_reg0 ; CLK50MHZ     ; CLK50MHZ    ; 10.000       ; -0.436     ; 3.018      ;
; 6.555 ; RAM0_ADDRESS[7]  ; COCO_SRAM:CC3_SRAM1|altsyncram:SRAM_rtl_0|altsyncram_0h81:auto_generated|ram_block1a56~porta_address_reg0 ; CLK50MHZ     ; CLK50MHZ    ; 10.000       ; -0.477     ; 2.977      ;
; 6.556 ; RAM0_ADDRESS[3]  ; COCO_SRAM:CC3_SRAM0|altsyncram:SRAM_rtl_0|altsyncram_0h81:auto_generated|ram_block1a50~porta_address_reg0 ; CLK50MHZ     ; CLK50MHZ    ; 10.000       ; -0.443     ; 3.010      ;
; 6.559 ; RAM0_ADDRESS[5]  ; COCO_SRAM:CC3_SRAM1|altsyncram:SRAM_rtl_0|altsyncram_0h81:auto_generated|ram_block1a22~porta_address_reg0 ; CLK50MHZ     ; CLK50MHZ    ; 10.000       ; -0.462     ; 2.988      ;
; 6.559 ; RAM0_ADDRESS[11] ; COCO_SRAM:CC3_SRAM1|altsyncram:SRAM_rtl_0|altsyncram_0h81:auto_generated|ram_block1a63~porta_address_reg0 ; CLK50MHZ     ; CLK50MHZ    ; 10.000       ; -0.500     ; 2.950      ;
; 6.559 ; RAM0_ADDRESS[15] ; COCO_SRAM:CC3_SRAM1|altsyncram:SRAM_rtl_0|altsyncram_0h81:auto_generated|ram_block1a16~porta_we_reg       ; CLK50MHZ     ; CLK50MHZ    ; 10.000       ; -0.454     ; 2.996      ;
; 6.561 ; RAM0_ADDRESS[1]  ; COCO_SRAM:CC3_SRAM0|altsyncram:SRAM_rtl_0|altsyncram_0h81:auto_generated|ram_block1a15~porta_address_reg0 ; CLK50MHZ     ; CLK50MHZ    ; 10.000       ; -0.425     ; 3.023      ;
; 6.563 ; RAM0_ADDRESS[5]  ; COCO_SRAM:CC3_SRAM1|altsyncram:SRAM_rtl_0|altsyncram_0h81:auto_generated|ram_block1a17~porta_address_reg0 ; CLK50MHZ     ; CLK50MHZ    ; 10.000       ; -0.465     ; 2.981      ;
; 6.566 ; RAM0_ADDRESS[15] ; COCO_SRAM:CC3_SRAM0|altsyncram:SRAM_rtl_0|altsyncram_0h81:auto_generated|ram_block1a6~porta_we_reg        ; CLK50MHZ     ; CLK50MHZ    ; 10.000       ; -0.473     ; 2.970      ;
; 6.568 ; RAM0_ADDRESS[11] ; COCO_SRAM:CC3_SRAM1|altsyncram:SRAM_rtl_0|altsyncram_0h81:auto_generated|ram_block1a36~porta_address_reg0 ; CLK50MHZ     ; CLK50MHZ    ; 10.000       ; -0.463     ; 2.978      ;
; 6.569 ; RAM0_RW_N        ; COCO_SRAM:CC3_SRAM1|altsyncram:SRAM_rtl_0|altsyncram_0h81:auto_generated|ram_block1a16~porta_we_reg       ; CLK50MHZ     ; CLK50MHZ    ; 10.000       ; -0.456     ; 2.984      ;
; 6.570 ; RAM0_ADDRESS[1]  ; COCO_SRAM:CC3_SRAM1|altsyncram:SRAM_rtl_0|altsyncram_0h81:auto_generated|ram_block1a13~porta_address_reg0 ; CLK50MHZ     ; CLK50MHZ    ; 10.000       ; -0.462     ; 2.977      ;
; 6.571 ; RAM0_ADDRESS[5]  ; COCO_SRAM:CC3_SRAM1|altsyncram:SRAM_rtl_0|altsyncram_0h81:auto_generated|ram_block1a62~porta_address_reg0 ; CLK50MHZ     ; CLK50MHZ    ; 10.000       ; -0.428     ; 3.010      ;
; 6.576 ; RAM0_RW_N        ; COCO_SRAM:CC3_SRAM0|altsyncram:SRAM_rtl_0|altsyncram_0h81:auto_generated|ram_block1a6~porta_we_reg        ; CLK50MHZ     ; CLK50MHZ    ; 10.000       ; -0.475     ; 2.958      ;
; 6.579 ; RAM0_ADDRESS[15] ; COCO_SRAM:CC3_SRAM0|altsyncram:SRAM_rtl_0|altsyncram_0h81:auto_generated|ram_block1a33~porta_we_reg       ; CLK50MHZ     ; CLK50MHZ    ; 10.000       ; -0.499     ; 2.931      ;
; 6.581 ; RAM0_ADDRESS[3]  ; COCO_SRAM:CC3_SRAM1|altsyncram:SRAM_rtl_0|altsyncram_0h81:auto_generated|ram_block1a7~porta_address_reg0  ; CLK50MHZ     ; CLK50MHZ    ; 10.000       ; -0.440     ; 2.988      ;
; 6.586 ; RAM0_ADDRESS[1]  ; COCO_SRAM:CC3_SRAM0|altsyncram:SRAM_rtl_0|altsyncram_0h81:auto_generated|ram_block1a57~porta_address_reg0 ; CLK50MHZ     ; CLK50MHZ    ; 10.000       ; -0.486     ; 2.937      ;
; 6.588 ; RAM0_ADDRESS[15] ; COCO_SRAM:CC3_SRAM0|altsyncram:SRAM_rtl_0|altsyncram_0h81:auto_generated|ram_block1a38~porta_we_reg       ; CLK50MHZ     ; CLK50MHZ    ; 10.000       ; -0.506     ; 2.915      ;
; 6.590 ; RAM0_ADDRESS[15] ; COCO_SRAM:CC3_SRAM1|altsyncram:SRAM_rtl_0|altsyncram_0h81:auto_generated|ram_block1a22~porta_we_reg       ; CLK50MHZ     ; CLK50MHZ    ; 10.000       ; -0.464     ; 2.955      ;
; 6.591 ; RAM0_ADDRESS[13] ; COCO_SRAM:CC3_SRAM1|altsyncram:SRAM_rtl_0|altsyncram_0h81:auto_generated|ram_block1a60~porta_we_reg       ; CLK50MHZ     ; CLK50MHZ    ; 10.000       ; -0.472     ; 2.946      ;
; 6.595 ; RAM0_ADDRESS[15] ; COCO_SRAM:CC3_SRAM0|altsyncram:SRAM_rtl_0|altsyncram_0h81:auto_generated|ram_block1a54~porta_we_reg       ; CLK50MHZ     ; CLK50MHZ    ; 10.000       ; -0.501     ; 2.913      ;
; 6.600 ; RAM0_RW_N        ; COCO_SRAM:CC3_SRAM1|altsyncram:SRAM_rtl_0|altsyncram_0h81:auto_generated|ram_block1a22~porta_we_reg       ; CLK50MHZ     ; CLK50MHZ    ; 10.000       ; -0.466     ; 2.943      ;
+-------+------------------+-----------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'CLK50MHZ'                                                                                                           ;
+-------+---------------------------------+---------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                       ; To Node                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------+---------------------------------+--------------+-------------+--------------+------------+------------+
; 0.179 ; COCOKEY:coco_keyboard|KB_CLK[3] ; COCOKEY:coco_keyboard|KB_CLK[4] ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.310      ; 0.573      ;
; 0.179 ; SWITCH_L[0]                     ; SWITCH_L[0]                     ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.044      ; 0.307      ;
; 0.180 ; DIV_7[2]                        ; DIV_7[2]                        ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; DIV_7[1]                        ; DIV_7[1]                        ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.043      ; 0.307      ;
; 0.186 ; CLK[0]                          ; CLK[0]                          ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.044      ; 0.314      ;
; 0.187 ; DIV_7[0]                        ; DIV_7[0]                        ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.043      ; 0.314      ;
; 0.188 ; COCOKEY:coco_keyboard|KB_CLK[0] ; COCOKEY:coco_keyboard|KB_CLK[0] ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.042      ; 0.314      ;
; 0.196 ; DIV_7[1]                        ; DIV_7[2]                        ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.043      ; 0.323      ;
; 0.199 ; DIV_14                          ; DIV_14                          ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.024      ; 0.307      ;
; 0.200 ; DIV_7[1]                        ; DIV_7[0]                        ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.043      ; 0.327      ;
; 0.232 ; COCOKEY:coco_keyboard|KB_CLK[2] ; COCOKEY:coco_keyboard|KB_CLK[4] ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.310      ; 0.626      ;
; 0.246 ; COCOKEY:coco_keyboard|KB_CLK[1] ; COCOKEY:coco_keyboard|KB_CLK[4] ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.310      ; 0.640      ;
; 0.247 ; COCOKEY:coco_keyboard|KB_CLK[0] ; COCOKEY:coco_keyboard|KB_CLK[4] ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.310      ; 0.641      ;
; 0.284 ; MCLOCK[8]                       ; MCLOCK[8]                       ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.046      ; 0.414      ;
; 0.285 ; MCLOCK[7]                       ; MCLOCK[7]                       ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.046      ; 0.415      ;
; 0.285 ; MCLOCK[5]                       ; MCLOCK[5]                       ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.046      ; 0.415      ;
; 0.285 ; MCLOCK[4]                       ; MCLOCK[4]                       ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.046      ; 0.415      ;
; 0.286 ; MCLOCK[3]                       ; MCLOCK[3]                       ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.046      ; 0.416      ;
; 0.288 ; COCOKEY:coco_keyboard|KB_CLK[2] ; COCOKEY:coco_keyboard|KB_CLK[2] ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.042      ; 0.414      ;
; 0.289 ; COCOKEY:coco_keyboard|KB_CLK[3] ; COCOKEY:coco_keyboard|KB_CLK[3] ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.042      ; 0.415      ;
; 0.291 ; MCLOCK[1]                       ; MCLOCK[1]                       ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.046      ; 0.421      ;
; 0.295 ; COCOKEY:coco_keyboard|KB_CLK[1] ; COCOKEY:coco_keyboard|KB_CLK[1] ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.042      ; 0.421      ;
; 0.297 ; COCOKEY:coco_keyboard|KB_CLK[0] ; COCOKEY:coco_keyboard|KB_CLK[1] ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.042      ; 0.423      ;
; 0.303 ; DIV_7[0]                        ; DIV_7[2]                        ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.043      ; 0.430      ;
; 0.305 ; DIV_7[0]                        ; DIV_7[1]                        ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.043      ; 0.432      ;
; 0.309 ; DIV_7[2]                        ; DIV_7[0]                        ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.043      ; 0.436      ;
; 0.312 ; DIV_7[2]                        ; DIV_7[1]                        ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.043      ; 0.439      ;
; 0.317 ; MCLOCK[9]                       ; MCLOCK[9]                       ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.024      ; 0.425      ;
; 0.318 ; MCLOCK[2]                       ; MCLOCK[2]                       ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.024      ; 0.426      ;
; 0.319 ; MCLOCK[6]                       ; MCLOCK[6]                       ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.024      ; 0.427      ;
; 0.323 ; COM1_STATE[4]                   ; COM1_STATE[4]                   ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.044      ; 0.451      ;
; 0.328 ; COM1_STATE[1]                   ; COM1_STATE[1]                   ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.044      ; 0.456      ;
; 0.329 ; COM1_STATE[0]                   ; COM1_STATE[0]                   ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.044      ; 0.457      ;
; 0.330 ; COM1_STATE[3]                   ; COM1_STATE[3]                   ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.044      ; 0.458      ;
; 0.332 ; COCOKEY:coco_keyboard|KB_CLK[4] ; COCOKEY:coco_keyboard|KB_CLK[4] ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.022      ; 0.438      ;
; 0.358 ; CLK[5]                          ; CLK[3]                          ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.046      ; 0.488      ;
; 0.360 ; CLK[5]                          ; CLK[2]                          ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.046      ; 0.490      ;
; 0.360 ; CLK[5]                          ; CLK[4]                          ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.046      ; 0.490      ;
; 0.378 ; GART_BUF[3]                     ; RAM0_DATA_I[11]                 ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; -0.147     ; 0.315      ;
; 0.378 ; COM1_STATE[2]                   ; COM1_STATE[2]                   ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.044      ; 0.506      ;
; 0.395 ; MCLOCK[8]                       ; MCLOCK[9]                       ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.084      ; 0.563      ;
; 0.401 ; CLK[0]                          ; SWITCH_L[0]                     ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.042      ; 0.527      ;
; 0.403 ; MCLOCK[0]                       ; MCLOCK[0]                       ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.025      ; 0.512      ;
; 0.405 ; MCLOCK[5]                       ; MCLOCK[6]                       ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.084      ; 0.573      ;
; 0.406 ; MCLOCK[1]                       ; MCLOCK[2]                       ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.084      ; 0.574      ;
; 0.408 ; MCLOCK[7]                       ; MCLOCK[9]                       ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.084      ; 0.576      ;
; 0.434 ; MCLOCK[4]                       ; MCLOCK[5]                       ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.046      ; 0.564      ;
; 0.437 ; COCOKEY:coco_keyboard|KB_CLK[2] ; COCOKEY:coco_keyboard|KB_CLK[3] ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.042      ; 0.563      ;
; 0.443 ; MCLOCK[7]                       ; MCLOCK[8]                       ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.046      ; 0.573      ;
; 0.444 ; MCLOCK[3]                       ; MCLOCK[4]                       ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.046      ; 0.574      ;
; 0.445 ; MCLOCK[2]                       ; MCLOCK[3]                       ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.046      ; 0.575      ;
; 0.446 ; MCLOCK[5]                       ; MCLOCK[7]                       ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.046      ; 0.576      ;
; 0.446 ; MCLOCK[6]                       ; MCLOCK[7]                       ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.046      ; 0.576      ;
; 0.447 ; MCLOCK[1]                       ; MCLOCK[3]                       ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.046      ; 0.577      ;
; 0.447 ; MCLOCK[3]                       ; MCLOCK[5]                       ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.046      ; 0.577      ;
; 0.448 ; COCOKEY:coco_keyboard|KB_CLK[1] ; COCOKEY:coco_keyboard|KB_CLK[2] ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.042      ; 0.574      ;
; 0.449 ; COCOKEY:coco_keyboard|KB_CLK[0] ; COCOKEY:coco_keyboard|KB_CLK[2] ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.042      ; 0.575      ;
; 0.451 ; COCOKEY:coco_keyboard|KB_CLK[1] ; COCOKEY:coco_keyboard|KB_CLK[3] ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.042      ; 0.577      ;
; 0.452 ; COCOKEY:coco_keyboard|KB_CLK[0] ; COCOKEY:coco_keyboard|KB_CLK[3] ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.042      ; 0.578      ;
; 0.459 ; SWITCH_L[0]                     ; CLK[2]                          ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.046      ; 0.589      ;
; 0.459 ; SWITCH_L[0]                     ; CLK[4]                          ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.046      ; 0.589      ;
; 0.459 ; MCLOCK[4]                       ; MCLOCK[6]                       ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.084      ; 0.627      ;
; 0.460 ; SWITCH_L[0]                     ; CLK[3]                          ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.046      ; 0.590      ;
; 0.463 ; COM1_STATE[1]                   ; COM1_STATE[0]                   ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.044      ; 0.591      ;
; 0.465 ; COM1_STATE[3]                   ; COM1_STATE[2]                   ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.044      ; 0.593      ;
; 0.468 ; CLK[1]                          ; CLK[1]                          ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.044      ; 0.596      ;
; 0.470 ; RAM0_ADDRESS[15]                ; RAM0_ADDRESS[15]                ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.044      ; 0.598      ;
; 0.472 ; MCLOCK[3]                       ; MCLOCK[6]                       ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.084      ; 0.640      ;
; 0.474 ; MCLOCK[5]                       ; MCLOCK[9]                       ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.084      ; 0.642      ;
; 0.476 ; COM1_STATE[0]                   ; COM1_STATE[1]                   ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.044      ; 0.604      ;
; 0.477 ; COM1_STATE[1]                   ; COM1_STATE[2]                   ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.044      ; 0.605      ;
; 0.477 ; CLK[0]                          ; CLK[1]                          ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.044      ; 0.605      ;
; 0.478 ; CLK[1]                          ; CLK[0]                          ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.044      ; 0.606      ;
; 0.479 ; COM1_STATE[3]                   ; COM1_STATE[4]                   ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.044      ; 0.607      ;
; 0.479 ; COM1_STATE[0]                   ; COM1_STATE[2]                   ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.044      ; 0.607      ;
; 0.500 ; MCLOCK[4]                       ; MCLOCK[7]                       ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.046      ; 0.630      ;
; 0.504 ; COM1_STATE[4]                   ; COM1_STATE[1]                   ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.044      ; 0.632      ;
; 0.506 ; CLK[0]                          ; CLK[5]                          ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.042      ; 0.632      ;
; 0.507 ; CLK[4]                          ; CLK[5]                          ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.042      ; 0.633      ;
; 0.508 ; MCLOCK[2]                       ; MCLOCK[4]                       ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.046      ; 0.638      ;
; 0.509 ; MCLOCK[5]                       ; MCLOCK[8]                       ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.046      ; 0.639      ;
; 0.509 ; COM1_STATE[4]                   ; COM1_STATE[0]                   ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.044      ; 0.637      ;
; 0.509 ; MCLOCK[6]                       ; MCLOCK[8]                       ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.046      ; 0.639      ;
; 0.510 ; MCLOCK[1]                       ; MCLOCK[4]                       ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.046      ; 0.640      ;
; 0.510 ; COM1_STATE[4]                   ; COM1_STATE[2]                   ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.044      ; 0.638      ;
; 0.511 ; MCLOCK[2]                       ; MCLOCK[5]                       ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.046      ; 0.641      ;
; 0.513 ; MCLOCK[1]                       ; MCLOCK[5]                       ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.046      ; 0.643      ;
; 0.513 ; MCLOCK[3]                       ; MCLOCK[7]                       ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.046      ; 0.643      ;
; 0.515 ; CLK[4]                          ; CLK[1]                          ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.044      ; 0.643      ;
; 0.528 ; MCLOCK[4]                       ; MCLOCK[9]                       ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.084      ; 0.696      ;
; 0.530 ; CLK[4]                          ; CLK[0]                          ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.044      ; 0.658      ;
; 0.534 ; CLK[4]                          ; CLK[3]                          ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.044      ; 0.662      ;
; 0.534 ; CLK[4]                          ; CLK[2]                          ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.044      ; 0.662      ;
; 0.534 ; CLK[4]                          ; CLK[4]                          ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.044      ; 0.662      ;
; 0.534 ; MCLOCK[6]                       ; MCLOCK[9]                       ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.024      ; 0.642      ;
; 0.536 ; COM1_STATE[2]                   ; COM1_STATE[3]                   ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.044      ; 0.664      ;
; 0.538 ; MCLOCK[1]                       ; MCLOCK[6]                       ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.084      ; 0.706      ;
; 0.539 ; COM1_STATE[2]                   ; COM1_STATE[4]                   ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.044      ; 0.667      ;
; 0.540 ; COM1_STATE[1]                   ; COM1_STATE[3]                   ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.044      ; 0.668      ;
; 0.541 ; MCLOCK[3]                       ; MCLOCK[9]                       ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.084      ; 0.709      ;
+-------+---------------------------------+---------------------------------+--------------+-------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+-----------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                         ;
+------------------+-------+-------+----------+---------+---------------------+
; Clock            ; Setup ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------+-------+-------+----------+---------+---------------------+
; Worst-case Slack ; 2.077 ; 0.179 ; N/A      ; N/A     ; 9.198               ;
;  CLK50MHZ        ; 2.077 ; 0.179 ; N/A      ; N/A     ; 9.198               ;
; Design-wide TNS  ; 0.0   ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  CLK50MHZ        ; 0.000 ; 0.000 ; N/A      ; N/A     ; 0.000               ;
+------------------+-------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; RED[0]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; RED[1]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; RED[2]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; RED[3]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; RED[4]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; RED[5]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; RED[6]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; RED[7]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GREEN[0]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GREEN[1]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GREEN[2]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GREEN[3]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GREEN[4]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GREEN[5]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GREEN[6]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GREEN[7]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; BLUE[0]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; BLUE[1]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; BLUE[2]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; BLUE[3]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; BLUE[4]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; BLUE[5]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; BLUE[6]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; BLUE[7]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; H_SYNC        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; V_SYNC        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_SYNC_N    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_BLANK_N   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_CLK       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HBLANK        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VBLANK        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DE1TXD        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DE1RXD        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OPTTXD        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OPTRXD        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; I2C_SCL       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; AUD_XCK       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; AUD_DACDAT    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PADDLE_MCLK   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; I2C_DAT       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[0]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[1]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[2]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[3]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[4]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[5]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[6]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[7]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; AUD_ADCDAT              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; AUD_ADCLRCK             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; I2C_DAT                 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[0]                 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[1]                 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[2]                 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[3]                 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[4]                 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[5]                 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[6]                 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[7]                 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; CLK50MHZ                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; AUD_BCLK                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; COCO_RESET_N            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; P_SWITCH[1]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; P_SWITCH[2]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; P_SWITCH[0]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; P_SWITCH[3]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; AUD_DACLRCK             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; PADDLE_CLK[0]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; PADDLE_CLK[2]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; PADDLE_CLK[3]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; PADDLE_CLK[1]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ps2_clk                 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ps2_data                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_DATA0~          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; RED[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; RED[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; RED[2]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; RED[3]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; RED[4]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; RED[5]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; RED[6]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; RED[7]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GREEN[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GREEN[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GREEN[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GREEN[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GREEN[4]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GREEN[5]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GREEN[6]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GREEN[7]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; BLUE[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; BLUE[1]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; BLUE[2]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; BLUE[3]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; BLUE[4]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; BLUE[5]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; BLUE[6]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; BLUE[7]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; H_SYNC        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; V_SYNC        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_SYNC_N    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_BLANK_N   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_CLK       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HBLANK        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VBLANK        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.09 V              ; -0.012 V            ; 0.232 V                              ; 0.268 V                              ; 4.75e-09 s                  ; 3.5e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.09 V             ; -0.012 V           ; 0.232 V                             ; 0.268 V                             ; 4.75e-09 s                 ; 3.5e-09 s                  ; Yes                       ; No                        ;
; DE1TXD        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.09 V              ; -0.012 V            ; 0.232 V                              ; 0.268 V                              ; 4.75e-09 s                  ; 3.5e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.09 V             ; -0.012 V           ; 0.232 V                             ; 0.268 V                             ; 4.75e-09 s                 ; 3.5e-09 s                  ; Yes                       ; No                        ;
; DE1RXD        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.09 V              ; -0.012 V            ; 0.232 V                              ; 0.268 V                              ; 4.75e-09 s                  ; 3.5e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.09 V             ; -0.012 V           ; 0.232 V                             ; 0.268 V                             ; 4.75e-09 s                 ; 3.5e-09 s                  ; Yes                       ; No                        ;
; OPTTXD        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; OPTRXD        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; I2C_SCL       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; AUD_XCK       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; AUD_DACDAT    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; PADDLE_MCLK   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; I2C_DAT       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[1]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[2]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[3]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[4]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[5]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[6]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[7]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.73e-09 V                   ; 3.19 V              ; -0.173 V            ; 0.149 V                              ; 0.259 V                              ; 2.79e-10 s                  ; 2.42e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 5.73e-09 V                  ; 3.19 V             ; -0.173 V           ; 0.149 V                             ; 0.259 V                             ; 2.79e-10 s                 ; 2.42e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; RED[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; RED[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; RED[2]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; RED[3]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; RED[4]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; RED[5]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; RED[6]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; RED[7]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GREEN[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GREEN[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GREEN[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GREEN[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GREEN[4]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GREEN[5]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GREEN[6]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GREEN[7]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; BLUE[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; BLUE[1]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; BLUE[2]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; BLUE[3]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; BLUE[4]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; BLUE[5]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; BLUE[6]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; BLUE[7]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; H_SYNC        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; V_SYNC        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_SYNC_N    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_BLANK_N   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_CLK       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HBLANK        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VBLANK        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.08 V              ; -0.00581 V          ; 0.138 V                              ; 0.22 V                               ; 5.55e-09 s                  ; 4.38e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.9e-06 V                   ; 3.08 V             ; -0.00581 V         ; 0.138 V                             ; 0.22 V                              ; 5.55e-09 s                 ; 4.38e-09 s                 ; Yes                       ; Yes                       ;
; DE1TXD        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.08 V              ; -0.00581 V          ; 0.138 V                              ; 0.22 V                               ; 5.55e-09 s                  ; 4.38e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.9e-06 V                   ; 3.08 V             ; -0.00581 V         ; 0.138 V                             ; 0.22 V                              ; 5.55e-09 s                 ; 4.38e-09 s                 ; Yes                       ; Yes                       ;
; DE1RXD        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.08 V              ; -0.00581 V          ; 0.138 V                              ; 0.22 V                               ; 5.55e-09 s                  ; 4.38e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.9e-06 V                   ; 3.08 V             ; -0.00581 V         ; 0.138 V                             ; 0.22 V                              ; 5.55e-09 s                 ; 4.38e-09 s                 ; Yes                       ; Yes                       ;
; OPTTXD        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; OPTRXD        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; I2C_SCL       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; AUD_XCK       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; AUD_DACDAT    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; PADDLE_MCLK   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; I2C_DAT       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[1]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[2]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[3]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[4]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[5]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[6]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[7]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.54e-07 V                   ; 3.14 V              ; -0.115 V            ; 0.146 V                              ; 0.141 V                              ; 3.07e-10 s                  ; 3.96e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 6.54e-07 V                  ; 3.14 V             ; -0.115 V           ; 0.146 V                             ; 0.141 V                             ; 3.07e-10 s                 ; 3.96e-10 s                 ; Yes                       ; No                        ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; RED[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; RED[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; RED[2]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; RED[3]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; RED[4]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; RED[5]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; RED[6]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; RED[7]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GREEN[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GREEN[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GREEN[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GREEN[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GREEN[4]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GREEN[5]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GREEN[6]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GREEN[7]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; BLUE[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; BLUE[1]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; BLUE[2]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; BLUE[3]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; BLUE[4]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; BLUE[5]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; BLUE[6]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; BLUE[7]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; H_SYNC        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; V_SYNC        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_SYNC_N    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_BLANK_N   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_CLK       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HBLANK        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VBLANK        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; DE1TXD        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; DE1RXD        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; OPTTXD        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; OPTRXD        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; I2C_SCL       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; AUD_XCK       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; AUD_DACDAT    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; PADDLE_MCLK   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; I2C_DAT       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[1]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[2]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[3]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[4]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[5]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[6]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[7]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 6.54e-08 V                   ; 3.66 V              ; -0.26 V             ; 0.41 V                               ; 0.32 V                               ; 1.57e-10 s                  ; 2.15e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 6.54e-08 V                  ; 3.66 V             ; -0.26 V            ; 0.41 V                              ; 0.32 V                              ; 1.57e-10 s                 ; 2.15e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------+
; Setup Transfers                                                   ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; CLK50MHZ   ; CLK50MHZ ; 15       ; 2438     ; 512      ; 964      ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Hold Transfers                                                    ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; CLK50MHZ   ; CLK50MHZ ; 15       ; 2438     ; 512      ; 964      ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 25    ; 25   ;
; Unconstrained Input Ports       ; 17    ; 17   ;
; Unconstrained Input Port Paths  ; 266   ; 266  ;
; Unconstrained Output Ports      ; 32    ; 32   ;
; Unconstrained Output Port Paths ; 43    ; 43   ;
+---------------------------------+-------+------+


+-------------------------------------------------------------------+
; Clock Status Summary                                              ;
+---------------------------------+----------+------+---------------+
; Target                          ; Clock    ; Type ; Status        ;
+---------------------------------+----------+------+---------------+
; AUD_BCLK                        ;          ; Base ; Unconstrained ;
; AUD_DACLRCK                     ;          ; Base ; Unconstrained ;
; CART1_POL                       ;          ; Base ; Unconstrained ;
; CART_INT_IN_N                   ;          ; Base ; Unconstrained ;
; CLK50MHZ                        ; CLK50MHZ ; Base ; Constrained   ;
; COCO3VIDEO:COCOVID|HSYNC_N      ;          ; Base ; Unconstrained ;
; COCO3VIDEO:COCOVID|VBLANKING    ;          ; Base ; Unconstrained ;
; COCO3VIDEO:COCOVID|VSYNC_N      ;          ; Base ; Unconstrained ;
; COCOKEY:coco_keyboard|KB_CLK[4] ;          ; Base ; Unconstrained ;
; COCO_RESET_N                    ;          ; Base ; Unconstrained ;
; COM1_CLOCK                      ;          ; Base ; Unconstrained ;
; COM1_CLOCK_X                    ;          ; Base ; Unconstrained ;
; COM2_STATE[2]                   ;          ; Base ; Unconstrained ;
; MCLOCK[0]                       ;          ; Base ; Unconstrained ;
; MCLOCK[2]                       ;          ; Base ; Unconstrained ;
; MCLOCK[6]                       ;          ; Base ; Unconstrained ;
; MCLOCK[9]                       ;          ; Base ; Unconstrained ;
; PADDLE_CLK[0]                   ;          ; Base ; Unconstrained ;
; PADDLE_CLK[1]                   ;          ; Base ; Unconstrained ;
; PADDLE_CLK[2]                   ;          ; Base ; Unconstrained ;
; PADDLE_CLK[3]                   ;          ; Base ; Unconstrained ;
; PH_2_RAW                        ;          ; Base ; Unconstrained ;
; P_SWITCH[0]                     ;          ; Base ; Unconstrained ;
; TIMER_INT_N                     ;          ; Base ; Unconstrained ;
; V_SYNC~reg0                     ;          ; Base ; Unconstrained ;
; glb6551:RS232|TX_CLK_REG        ;          ; Base ; Unconstrained ;
+---------------------------------+----------+------+---------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                           ;
+--------------+--------------------------------------------------------------------------------------+
; Input Port   ; Comment                                                                              ;
+--------------+--------------------------------------------------------------------------------------+
; AUD_DACLRCK  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; COCO_RESET_N ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO[0]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO[1]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO[2]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO[3]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO[4]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO[5]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO[6]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO[7]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; I2C_DAT      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; P_SWITCH[0]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; P_SWITCH[1]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; P_SWITCH[2]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; P_SWITCH[3]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ps2_clk      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ps2_data     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+--------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; AUD_DACDAT  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; AUD_XCK     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; BLUE[4]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; BLUE[5]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; BLUE[6]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; BLUE[7]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DE1TXD      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO[0]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO[1]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO[2]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO[3]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO[4]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO[5]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO[6]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO[7]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GREEN[4]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GREEN[5]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GREEN[6]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GREEN[7]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HBLANK      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; H_SYNC      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; I2C_DAT     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; I2C_SCL     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; OPTTXD      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PADDLE_MCLK ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; RED[4]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; RED[5]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; RED[6]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; RED[7]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VBLANK      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_CLK     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; V_SYNC      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                           ;
+--------------+--------------------------------------------------------------------------------------+
; Input Port   ; Comment                                                                              ;
+--------------+--------------------------------------------------------------------------------------+
; AUD_DACLRCK  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; COCO_RESET_N ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO[0]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO[1]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO[2]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO[3]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO[4]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO[5]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO[6]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO[7]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; I2C_DAT      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; P_SWITCH[0]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; P_SWITCH[1]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; P_SWITCH[2]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; P_SWITCH[3]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ps2_clk      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ps2_data     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+--------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; AUD_DACDAT  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; AUD_XCK     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; BLUE[4]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; BLUE[5]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; BLUE[6]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; BLUE[7]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DE1TXD      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO[0]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO[1]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO[2]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO[3]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO[4]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO[5]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO[6]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO[7]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GREEN[4]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GREEN[5]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GREEN[6]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GREEN[7]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HBLANK      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; H_SYNC      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; I2C_DAT     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; I2C_SCL     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; OPTTXD      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PADDLE_MCLK ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; RED[4]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; RED[5]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; RED[6]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; RED[7]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VBLANK      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_CLK     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; V_SYNC      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime TimeQuest Timing Analyzer
    Info: Version 17.0.2 Build 602 07/19/2017 SJ Lite Edition
    Info: Processing started: Thu Aug 05 21:15:57 2021
Info: Command: quartus_sta coco3fpga_dw -c coco3fpga_dw
Info: qsta_default_script.tcl version: #1
Info (20032): Parallel compilation is enabled and will use up to 8 processors
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Warning (335093): TimeQuest Timing Analyzer is analyzing 29 combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the "User-Specified and Inferred Latches" table in the Analysis & Synthesis report.
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity dcfifo_14i1
        Info (332166): set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_ue9:dffpipe15|dffe16a* 
        Info (332166): set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_te9:dffpipe12|dffe13a* 
    Info (332165): Entity dcfifo_m6m1
        Info (332166): set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_qe9:dffpipe15|dffe16a* 
        Info (332166): set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a* 
    Info (332165): Entity dcfifo_s6m1
        Info (332166): set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_se9:dffpipe8|dffe9a* 
        Info (332166): set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_re9:dffpipe5|dffe6a* 
Info (332104): Reading SDC File: 'coco3fpga_dw.sdc'
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Warning (332174): Ignored filter at CoCo3FPGA_dw.sdc(18): RAM0_DATA* could not be matched with a port File: X:/COCO3_Mister/CoCo3FPGA/CoCo3FPGA_dw.sdc Line: 18
Warning (332049): Ignored set_input_delay at CoCo3FPGA_dw.sdc(18): Argument <targets> is an empty collection File: X:/COCO3_Mister/CoCo3FPGA/CoCo3FPGA_dw.sdc Line: 18
    Info (332050): set_input_delay -fall -max -clock CLK50MHZ 10 [get_ports RAM0_DATA*] File: X:/COCO3_Mister/CoCo3FPGA/CoCo3FPGA_dw.sdc Line: 18
Warning (332049): Ignored set_input_delay at CoCo3FPGA_dw.sdc(19): Argument <targets> is an empty collection File: X:/COCO3_Mister/CoCo3FPGA/CoCo3FPGA_dw.sdc Line: 19
    Info (332050): set_input_delay -fall -min -clock CLK50MHZ 10 [get_ports RAM0_DATA*] File: X:/COCO3_Mister/CoCo3FPGA/CoCo3FPGA_dw.sdc Line: 19
Warning (332049): Ignored set_output_delay at CoCo3FPGA_dw.sdc(20): Argument <targets> is an empty collection File: X:/COCO3_Mister/CoCo3FPGA/CoCo3FPGA_dw.sdc Line: 20
    Info (332050): set_output_delay -fall -min -clock CLK50MHZ -0.5 [get_ports RAM0_DATA*] File: X:/COCO3_Mister/CoCo3FPGA/CoCo3FPGA_dw.sdc Line: 20
Warning (332049): Ignored set_output_delay at CoCo3FPGA_dw.sdc(21): Argument <targets> is an empty collection File: X:/COCO3_Mister/CoCo3FPGA/CoCo3FPGA_dw.sdc Line: 21
    Info (332050): set_output_delay -fall -max -clock CLK50MHZ -0.5 [get_ports RAM0_DATA*] File: X:/COCO3_Mister/CoCo3FPGA/CoCo3FPGA_dw.sdc Line: 21
Warning (332174): Ignored filter at CoCo3FPGA_dw.sdc(22): RAM0_ADDRESS* could not be matched with a port File: X:/COCO3_Mister/CoCo3FPGA/CoCo3FPGA_dw.sdc Line: 22
Warning (332049): Ignored set_output_delay at CoCo3FPGA_dw.sdc(22): Argument <targets> is an empty collection File: X:/COCO3_Mister/CoCo3FPGA/CoCo3FPGA_dw.sdc Line: 22
    Info (332050): set_output_delay -fall -clock CLK50MHZ 1 [get_ports RAM0_ADDRESS*] File: X:/COCO3_Mister/CoCo3FPGA/CoCo3FPGA_dw.sdc Line: 22
Warning (332174): Ignored filter at CoCo3FPGA_dw.sdc(23): RAM0_RW* could not be matched with a port File: X:/COCO3_Mister/CoCo3FPGA/CoCo3FPGA_dw.sdc Line: 23
Warning (332049): Ignored set_output_delay at CoCo3FPGA_dw.sdc(23): Argument <targets> is an empty collection File: X:/COCO3_Mister/CoCo3FPGA/CoCo3FPGA_dw.sdc Line: 23
    Info (332050): set_output_delay -fall -clock CLK50MHZ 3 [get_ports RAM0_RW*] File: X:/COCO3_Mister/CoCo3FPGA/CoCo3FPGA_dw.sdc Line: 23
Warning (332174): Ignored filter at CoCo3FPGA_dw.sdc(24): RAM0_BE* could not be matched with a port File: X:/COCO3_Mister/CoCo3FPGA/CoCo3FPGA_dw.sdc Line: 24
Warning (332049): Ignored set_output_delay at CoCo3FPGA_dw.sdc(24): Argument <targets> is an empty collection File: X:/COCO3_Mister/CoCo3FPGA/CoCo3FPGA_dw.sdc Line: 24
    Info (332050): set_output_delay -fall -clock CLK50MHZ 3 [get_ports RAM0_BE*] File: X:/COCO3_Mister/CoCo3FPGA/CoCo3FPGA_dw.sdc Line: 24
Warning (332174): Ignored filter at CoCo3FPGA_dw.sdc(26): RAM1_DATA* could not be matched with a port File: X:/COCO3_Mister/CoCo3FPGA/CoCo3FPGA_dw.sdc Line: 26
Warning (332049): Ignored set_input_delay at CoCo3FPGA_dw.sdc(26): Argument <targets> is an empty collection File: X:/COCO3_Mister/CoCo3FPGA/CoCo3FPGA_dw.sdc Line: 26
    Info (332050): set_input_delay -fall -clock CLK50MHZ 10 [get_ports RAM1_DATA*] File: X:/COCO3_Mister/CoCo3FPGA/CoCo3FPGA_dw.sdc Line: 26
Warning (332174): Ignored filter at CoCo3FPGA_dw.sdc(27): RAM1_ADDRESS* could not be matched with a port File: X:/COCO3_Mister/CoCo3FPGA/CoCo3FPGA_dw.sdc Line: 27
Warning (332049): Ignored set_output_delay at CoCo3FPGA_dw.sdc(27): Argument <targets> is an empty collection File: X:/COCO3_Mister/CoCo3FPGA/CoCo3FPGA_dw.sdc Line: 27
    Info (332050): set_output_delay -fall -clock CLK50MHZ 1 [get_ports RAM1_ADDRESS*] File: X:/COCO3_Mister/CoCo3FPGA/CoCo3FPGA_dw.sdc Line: 27
Warning (332174): Ignored filter at CoCo3FPGA_dw.sdc(28): RAM1_RW* could not be matched with a port File: X:/COCO3_Mister/CoCo3FPGA/CoCo3FPGA_dw.sdc Line: 28
Warning (332049): Ignored set_output_delay at CoCo3FPGA_dw.sdc(28): Argument <targets> is an empty collection File: X:/COCO3_Mister/CoCo3FPGA/CoCo3FPGA_dw.sdc Line: 28
    Info (332050): set_output_delay -fall -clock CLK50MHZ 1 [get_ports RAM1_RW*] File: X:/COCO3_Mister/CoCo3FPGA/CoCo3FPGA_dw.sdc Line: 28
Warning (332174): Ignored filter at CoCo3FPGA_dw.sdc(29): RAM1_BE* could not be matched with a port File: X:/COCO3_Mister/CoCo3FPGA/CoCo3FPGA_dw.sdc Line: 29
Warning (332049): Ignored set_output_delay at CoCo3FPGA_dw.sdc(29): Argument <targets> is an empty collection File: X:/COCO3_Mister/CoCo3FPGA/CoCo3FPGA_dw.sdc Line: 29
    Info (332050): set_output_delay -fall -clock CLK50MHZ 4 [get_ports RAM1_BE*] File: X:/COCO3_Mister/CoCo3FPGA/CoCo3FPGA_dw.sdc Line: 29
Warning (332174): Ignored filter at CoCo3FPGA_dw.sdc(31): PH_2 could not be matched with a port File: X:/COCO3_Mister/CoCo3FPGA/CoCo3FPGA_dw.sdc Line: 31
Warning (332049): Ignored set_output_delay at CoCo3FPGA_dw.sdc(31): Argument <targets> is an empty collection File: X:/COCO3_Mister/CoCo3FPGA/CoCo3FPGA_dw.sdc Line: 31
    Info (332050): set_output_delay -fall -clock CLK50MHZ 1 [get_ports PH_2] File: X:/COCO3_Mister/CoCo3FPGA/CoCo3FPGA_dw.sdc Line: 31
Warning (332060): Node: MCLOCK[0] was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register RED[4]~reg0 is being clocked by MCLOCK[0]
Warning (332060): Node: COCO3VIDEO:COCOVID|HSYNC_N was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register COCO3VIDEO:COCOVID|VBLANKING is being clocked by COCO3VIDEO:COCOVID|HSYNC_N
Warning (332060): Node: PH_2_RAW was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register LPF[1] is being clocked by PH_2_RAW
Warning (332060): Node: MCLOCK[9] was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register CPU_RESET is being clocked by MCLOCK[9]
Warning (332060): Node: COCOKEY:coco_keyboard|KB_CLK[4] was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register COCOKEY:coco_keyboard|RESET is being clocked by COCOKEY:coco_keyboard|KB_CLK[4]
Warning (332060): Node: COCO3VIDEO:COCOVID|VSYNC_N was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register COCOKEY:coco_keyboard|SLO_RESET[3] is being clocked by COCO3VIDEO:COCOVID|VSYNC_N
Warning (332060): Node: COCO3VIDEO:COCOVID|VBLANKING was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Latch COCO3VIDEO:COCOVID|ROW_ADD[5]~59 is being clocked by COCO3VIDEO:COCOVID|VBLANKING
Warning (332060): Node: PADDLE_CLK[3] was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register PADDLE_LATCH_3[5] is being clocked by PADDLE_CLK[3]
Warning (332060): Node: MCLOCK[6] was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register JOY_TRIGGER0 is being clocked by MCLOCK[6]
Warning (332060): Node: PADDLE_CLK[2] was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register PADDLE_LATCH_2[5] is being clocked by PADDLE_CLK[2]
Warning (332060): Node: PADDLE_CLK[1] was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register PADDLE_LATCH_1[5] is being clocked by PADDLE_CLK[1]
Warning (332060): Node: PADDLE_CLK[0] was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register PADDLE_LATCH_0[5] is being clocked by PADDLE_CLK[0]
Warning (332060): Node: P_SWITCH[0] was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register KEY3_IRQ_STAT_N is being clocked by P_SWITCH[0]
Warning (332060): Node: MCLOCK[2] was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register FIFO_1024:WF_FIFO_READ_inst|dcfifo:dcfifo_component|dcfifo_14i1:auto_generated|delayed_wrptr_g[0] is being clocked by MCLOCK[2]
Warning (332060): Node: COM1_CLOCK_X was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register glb6850:COM2|UART_RX:RX|RX_BUFFER[4] is being clocked by COM1_CLOCK_X
Warning (332060): Node: COM1_CLOCK was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register glb6850:COM1|UART_RX:RX|READY is being clocked by COM1_CLOCK
Warning (332060): Node: V_SYNC~reg0 was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register SEC[9] is being clocked by V_SYNC~reg0
Warning (332060): Node: glb6551:RS232|TX_CLK_REG was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register glb6551:RS232|uart51_rx:rx|READY is being clocked by glb6551:RS232|TX_CLK_REG
Warning (332060): Node: COM2_STATE[2] was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register glb6551:RS232|TX_CLK_REG is being clocked by COM2_STATE[2]
Warning (332060): Node: CART1_POL was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register CART1_FIRQ_STAT_N is being clocked by CART1_POL
Warning (332060): Node: TIMER_INT_N was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register TIMER3_FIRQ_STAT_N is being clocked by TIMER_INT_N
Warning (332060): Node: CART_INT_IN_N was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register CART3_FIRQ_STAT_N is being clocked by CART_INT_IN_N
Warning (332060): Node: AUD_DACLRCK was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register altshift_taps:LEFT_BUF2_rtl_0|shift_taps_56m:auto_generated|altsyncram_uk31:altsyncram4|ram_block5a0 is being clocked by AUD_DACLRCK
Warning (332060): Node: AUD_BCLK was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register AUD_DACDAT~reg0 is being clocked by AUD_BCLK
Warning (332060): Node: COCO_RESET_N was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Latch MUGS is being clocked by COCO_RESET_N
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Info (332146): Worst-case setup slack is 2.077
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     2.077               0.000 CLK50MHZ 
Info (332146): Worst-case hold slack is 0.404
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.404               0.000 CLK50MHZ 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 9.514
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.514               0.000 CLK50MHZ 
Warning (18330): Ignoring Synchronizer Identification setting Off, and using Auto instead.
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Warning (332060): Node: MCLOCK[0] was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register RED[4]~reg0 is being clocked by MCLOCK[0]
Warning (332060): Node: COCO3VIDEO:COCOVID|HSYNC_N was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register COCO3VIDEO:COCOVID|VBLANKING is being clocked by COCO3VIDEO:COCOVID|HSYNC_N
Warning (332060): Node: PH_2_RAW was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register LPF[1] is being clocked by PH_2_RAW
Warning (332060): Node: MCLOCK[9] was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register CPU_RESET is being clocked by MCLOCK[9]
Warning (332060): Node: COCOKEY:coco_keyboard|KB_CLK[4] was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register COCOKEY:coco_keyboard|RESET is being clocked by COCOKEY:coco_keyboard|KB_CLK[4]
Warning (332060): Node: COCO3VIDEO:COCOVID|VSYNC_N was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register COCOKEY:coco_keyboard|SLO_RESET[3] is being clocked by COCO3VIDEO:COCOVID|VSYNC_N
Warning (332060): Node: COCO3VIDEO:COCOVID|VBLANKING was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Latch COCO3VIDEO:COCOVID|ROW_ADD[5]~59 is being clocked by COCO3VIDEO:COCOVID|VBLANKING
Warning (332060): Node: PADDLE_CLK[3] was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register PADDLE_LATCH_3[5] is being clocked by PADDLE_CLK[3]
Warning (332060): Node: MCLOCK[6] was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register JOY_TRIGGER0 is being clocked by MCLOCK[6]
Warning (332060): Node: PADDLE_CLK[2] was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register PADDLE_LATCH_2[5] is being clocked by PADDLE_CLK[2]
Warning (332060): Node: PADDLE_CLK[1] was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register PADDLE_LATCH_1[5] is being clocked by PADDLE_CLK[1]
Warning (332060): Node: PADDLE_CLK[0] was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register PADDLE_LATCH_0[5] is being clocked by PADDLE_CLK[0]
Warning (332060): Node: P_SWITCH[0] was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register KEY3_IRQ_STAT_N is being clocked by P_SWITCH[0]
Warning (332060): Node: MCLOCK[2] was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register FIFO_1024:WF_FIFO_READ_inst|dcfifo:dcfifo_component|dcfifo_14i1:auto_generated|delayed_wrptr_g[0] is being clocked by MCLOCK[2]
Warning (332060): Node: COM1_CLOCK_X was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register glb6850:COM2|UART_RX:RX|RX_BUFFER[4] is being clocked by COM1_CLOCK_X
Warning (332060): Node: COM1_CLOCK was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register glb6850:COM1|UART_RX:RX|READY is being clocked by COM1_CLOCK
Warning (332060): Node: V_SYNC~reg0 was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register SEC[9] is being clocked by V_SYNC~reg0
Warning (332060): Node: glb6551:RS232|TX_CLK_REG was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register glb6551:RS232|uart51_rx:rx|READY is being clocked by glb6551:RS232|TX_CLK_REG
Warning (332060): Node: COM2_STATE[2] was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register glb6551:RS232|TX_CLK_REG is being clocked by COM2_STATE[2]
Warning (332060): Node: CART1_POL was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register CART1_FIRQ_STAT_N is being clocked by CART1_POL
Warning (332060): Node: TIMER_INT_N was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register TIMER3_FIRQ_STAT_N is being clocked by TIMER_INT_N
Warning (332060): Node: CART_INT_IN_N was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register CART3_FIRQ_STAT_N is being clocked by CART_INT_IN_N
Warning (332060): Node: AUD_DACLRCK was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register altshift_taps:LEFT_BUF2_rtl_0|shift_taps_56m:auto_generated|altsyncram_uk31:altsyncram4|ram_block5a0 is being clocked by AUD_DACLRCK
Warning (332060): Node: AUD_BCLK was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register AUD_DACDAT~reg0 is being clocked by AUD_BCLK
Warning (332060): Node: COCO_RESET_N was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Latch MUGS is being clocked by COCO_RESET_N
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332146): Worst-case setup slack is 2.765
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     2.765               0.000 CLK50MHZ 
Info (332146): Worst-case hold slack is 0.355
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.355               0.000 CLK50MHZ 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 9.453
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.453               0.000 CLK50MHZ 
Warning (18330): Ignoring Synchronizer Identification setting Off, and using Auto instead.
Info: Analyzing Fast 1200mV 0C Model
Warning (332060): Node: MCLOCK[0] was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register RED[4]~reg0 is being clocked by MCLOCK[0]
Warning (332060): Node: COCO3VIDEO:COCOVID|HSYNC_N was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register COCO3VIDEO:COCOVID|VBLANKING is being clocked by COCO3VIDEO:COCOVID|HSYNC_N
Warning (332060): Node: PH_2_RAW was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register LPF[1] is being clocked by PH_2_RAW
Warning (332060): Node: MCLOCK[9] was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register CPU_RESET is being clocked by MCLOCK[9]
Warning (332060): Node: COCOKEY:coco_keyboard|KB_CLK[4] was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register COCOKEY:coco_keyboard|RESET is being clocked by COCOKEY:coco_keyboard|KB_CLK[4]
Warning (332060): Node: COCO3VIDEO:COCOVID|VSYNC_N was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register COCOKEY:coco_keyboard|SLO_RESET[3] is being clocked by COCO3VIDEO:COCOVID|VSYNC_N
Warning (332060): Node: COCO3VIDEO:COCOVID|VBLANKING was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Latch COCO3VIDEO:COCOVID|ROW_ADD[5]~59 is being clocked by COCO3VIDEO:COCOVID|VBLANKING
Warning (332060): Node: PADDLE_CLK[3] was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register PADDLE_LATCH_3[5] is being clocked by PADDLE_CLK[3]
Warning (332060): Node: MCLOCK[6] was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register JOY_TRIGGER0 is being clocked by MCLOCK[6]
Warning (332060): Node: PADDLE_CLK[2] was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register PADDLE_LATCH_2[5] is being clocked by PADDLE_CLK[2]
Warning (332060): Node: PADDLE_CLK[1] was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register PADDLE_LATCH_1[5] is being clocked by PADDLE_CLK[1]
Warning (332060): Node: PADDLE_CLK[0] was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register PADDLE_LATCH_0[5] is being clocked by PADDLE_CLK[0]
Warning (332060): Node: P_SWITCH[0] was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register KEY3_IRQ_STAT_N is being clocked by P_SWITCH[0]
Warning (332060): Node: MCLOCK[2] was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register FIFO_1024:WF_FIFO_READ_inst|dcfifo:dcfifo_component|dcfifo_14i1:auto_generated|delayed_wrptr_g[0] is being clocked by MCLOCK[2]
Warning (332060): Node: COM1_CLOCK_X was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register glb6850:COM2|UART_RX:RX|RX_BUFFER[4] is being clocked by COM1_CLOCK_X
Warning (332060): Node: COM1_CLOCK was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register glb6850:COM1|UART_RX:RX|READY is being clocked by COM1_CLOCK
Warning (332060): Node: V_SYNC~reg0 was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register SEC[9] is being clocked by V_SYNC~reg0
Warning (332060): Node: glb6551:RS232|TX_CLK_REG was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register glb6551:RS232|uart51_rx:rx|READY is being clocked by glb6551:RS232|TX_CLK_REG
Warning (332060): Node: COM2_STATE[2] was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register glb6551:RS232|TX_CLK_REG is being clocked by COM2_STATE[2]
Warning (332060): Node: CART1_POL was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register CART1_FIRQ_STAT_N is being clocked by CART1_POL
Warning (332060): Node: TIMER_INT_N was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register TIMER3_FIRQ_STAT_N is being clocked by TIMER_INT_N
Warning (332060): Node: CART_INT_IN_N was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register CART3_FIRQ_STAT_N is being clocked by CART_INT_IN_N
Warning (332060): Node: AUD_DACLRCK was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register altshift_taps:LEFT_BUF2_rtl_0|shift_taps_56m:auto_generated|altsyncram_uk31:altsyncram4|ram_block5a0 is being clocked by AUD_DACLRCK
Warning (332060): Node: AUD_BCLK was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register AUD_DACDAT~reg0 is being clocked by AUD_BCLK
Warning (332060): Node: COCO_RESET_N was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Latch MUGS is being clocked by COCO_RESET_N
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332146): Worst-case setup slack is 6.049
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     6.049               0.000 CLK50MHZ 
Info (332146): Worst-case hold slack is 0.179
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.179               0.000 CLK50MHZ 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 9.198
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.198               0.000 CLK50MHZ 
Warning (18330): Ignoring Synchronizer Identification setting Off, and using Auto instead.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 100 warnings
    Info: Peak virtual memory: 5341 megabytes
    Info: Processing ended: Thu Aug 05 21:16:27 2021
    Info: Elapsed time: 00:00:30
    Info: Total CPU time (on all processors): 00:00:19


