{"sha": "3f4dc604b07bb47284321f465c58a9ea31690564", "node_id": "MDY6Q29tbWl0MTM2NTMxMDA6M2Y0ZGM2MDRiMDdiYjQ3Mjg0MzIxZjQ2NWM1OGE5ZWEzMTY5MDU2NA==", "commit": {"author": {"name": "Sa Liu", "email": "saliu@gcc.gnu.org", "date": "2008-02-08T12:43:51Z"}, "committer": {"name": "Sa Liu", "email": "saliu@gcc.gnu.org", "date": "2008-02-08T12:43:51Z"}, "message": "Fixed wrong parameter type in spu\n\nFrom-SVN: r132183", "tree": {"sha": "023f8faf383b22bd28b07c2e531a97e965432c82", "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/trees/023f8faf383b22bd28b07c2e531a97e965432c82"}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/commits/3f4dc604b07bb47284321f465c58a9ea31690564", "comment_count": 0, "verification": {"verified": false, "reason": "unsigned", "signature": null, "payload": null}}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/3f4dc604b07bb47284321f465c58a9ea31690564", "html_url": "https://github.com/Rust-GCC/gccrs/commit/3f4dc604b07bb47284321f465c58a9ea31690564", "comments_url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/3f4dc604b07bb47284321f465c58a9ea31690564/comments", "author": null, "committer": null, "parents": [{"sha": "ccd2a21e3be089003826a9fd46a821925c9a6168", "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/ccd2a21e3be089003826a9fd46a821925c9a6168", "html_url": "https://github.com/Rust-GCC/gccrs/commit/ccd2a21e3be089003826a9fd46a821925c9a6168"}], "stats": {"total": 8, "additions": 4, "deletions": 4}, "files": [{"sha": "2073c85daa5184c5b48df920e8abd50d6d407618", "filename": "gcc/config/spu/spu-builtins.def", "status": "modified", "additions": 4, "deletions": 4, "changes": 8, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/3f4dc604b07bb47284321f465c58a9ea31690564/gcc%2Fconfig%2Fspu%2Fspu-builtins.def", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/3f4dc604b07bb47284321f465c58a9ea31690564/gcc%2Fconfig%2Fspu%2Fspu-builtins.def", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Fconfig%2Fspu%2Fspu-builtins.def?ref=3f4dc604b07bb47284321f465c58a9ea31690564", "patch": "@@ -235,8 +235,8 @@ DEF_BUILTIN (SI_FROM_PTR,    CODE_FOR_spu_convert,   \"si_from_ptr\",    B_INSN,\n \n /* definitions to support generic builtin functions: */\n \n-DEF_BUILTIN (SPU_CONVTS,     CODE_FOR_spu_cflts,      \"spu_convts\",     B_INSN,     _A3(SPU_BTI_V4SI,     SPU_BTI_V4SF,   SPU_BTI_INTSI))\n-DEF_BUILTIN (SPU_CONVTU,     CODE_FOR_spu_cfltu,      \"spu_convtu\",     B_INSN,     _A3(SPU_BTI_UV4SI,    SPU_BTI_V4SF,   SPU_BTI_INTSI))\n+DEF_BUILTIN (SPU_CONVTS,     CODE_FOR_spu_cflts,      \"spu_convts\",     B_INSN,     _A3(SPU_BTI_V4SI,     SPU_BTI_V4SF,   SPU_BTI_U7))\n+DEF_BUILTIN (SPU_CONVTU,     CODE_FOR_spu_cfltu,      \"spu_convtu\",     B_INSN,     _A3(SPU_BTI_UV4SI,    SPU_BTI_V4SF,   SPU_BTI_U7))\n DEF_BUILTIN (SPU_ROUNDTF,    CODE_FOR_spu_frds,       \"spu_roundtf\",    B_INSN,     _A2(SPU_BTI_V4SF,     SPU_BTI_V2DF))\n DEF_BUILTIN (SPU_MULH,       CODE_FOR_spu_mpyh,       \"spu_mulh\",       B_INSN,     _A3(SPU_BTI_V4SI,     SPU_BTI_V8HI,   SPU_BTI_V8HI))\n DEF_BUILTIN (SPU_MULSR,      CODE_FOR_spu_mpys,       \"spu_mulsr\",      B_INSN,     _A3(SPU_BTI_V4SI,     SPU_BTI_V8HI,   SPU_BTI_V8HI))\n@@ -257,8 +257,8 @@ DEF_BUILTIN (SPU_TESTSV,     CODE_FOR_dftsv,          \"spu_testsv\",     B_INSN,\n /* definitions to support overloaded generic builtin functions:  */\n \n DEF_BUILTIN (SPU_CONVTF,           CODE_FOR_nothing,       \"spu_convtf\",           B_OVERLOAD, _A1(SPU_BTI_VOID))\n-DEF_BUILTIN (SPU_CONVTF_0,         CODE_FOR_spu_cuflt,     \"spu_convtf_0\",         B_INTERNAL, _A3(SPU_BTI_V4SF,   SPU_BTI_UV4SI,  SPU_BTI_UINTSI))\n-DEF_BUILTIN (SPU_CONVTF_1,         CODE_FOR_spu_csflt,     \"spu_convtf_1\",         B_INTERNAL, _A3(SPU_BTI_V4SF,   SPU_BTI_V4SI,   SPU_BTI_UINTSI))\n+DEF_BUILTIN (SPU_CONVTF_0,         CODE_FOR_spu_cuflt,     \"spu_convtf_0\",         B_INTERNAL, _A3(SPU_BTI_V4SF,   SPU_BTI_UV4SI,  SPU_BTI_U7))\n+DEF_BUILTIN (SPU_CONVTF_1,         CODE_FOR_spu_csflt,     \"spu_convtf_1\",         B_INTERNAL, _A3(SPU_BTI_V4SF,   SPU_BTI_V4SI,   SPU_BTI_U7))\n DEF_BUILTIN (SPU_EXTEND,           CODE_FOR_nothing,       \"spu_extend\",           B_OVERLOAD, _A1(SPU_BTI_VOID))\n DEF_BUILTIN (SPU_EXTEND_0,         CODE_FOR_spu_xsbh,      \"spu_extend_0\",         B_INTERNAL, _A2(SPU_BTI_V8HI,   SPU_BTI_V16QI))\n DEF_BUILTIN (SPU_EXTEND_1,         CODE_FOR_spu_xshw,      \"spu_extend_1\",         B_INTERNAL, _A2(SPU_BTI_V4SI,   SPU_BTI_V8HI))"}]}