EN shift_register NULL E:/Documents/FPGA/fpga_course/shift_register/shift_register.vhd sub00/vhpl00 1572170256
AR shift_register behavioral E:/Documents/FPGA/fpga_course/shift_register/shift_register.vhd sub00/vhpl01 1572170257
