Analysis & Synthesis Status : Successful - Thu Jun 02 13:39:39 2022
Quartus Prime Version : 16.1.2 Build 203 01/18/2017 SJ Lite Edition
Revision Name : DE10_STD_FPGA
Top-level Entity Name : DE10_STD_FPGA
Family : Cyclone V
Logic utilization (in ALMs) : N/A
Total registers : 73
Total pins : 178
Total virtual pins : 0
Total block memory bits : 0
Total DSP Blocks : 0
Total HSSI RX PCSs : 0
Total HSSI PMA RX Deserializers : 0
Total HSSI TX PCSs : 0
Total HSSI PMA TX Serializers : 0
Total PLLs : 0
Total DLLs : 0
