============================================================
   Tang Dynasty, V5.6.71036
      Copyright (c) 2012-2023 Anlogic Inc.
   Executable = D:/Anlogic/TD5.6.2/bin/td.exe
   Built at =   20:34:38 Mar 21 2023
   Run by =     24448
   Run Date =   Thu Apr 18 14:15:56 2024

   Run on =     CHOCODESKTOP
============================================================
RUN-1002 : start command "open_project SOC_2_times.prj"
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file ../../al_ip/pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../al_ip/pll.v(57)
HDL-1007 : analyze verilog file ../../src/soc_top.v
HDL-1007 : analyze verilog file ../../src/soc_cm0.v
HDL-1007 : undeclared symbol 'SWCLKTCK', assumed default net type 'wire' in ../../src/soc_cm0.v(65)
HDL-1007 : undeclared symbol 'HMASTER', assumed default net type 'wire' in ../../src/soc_cm0.v(136)
HDL-1007 : undeclared symbol 'HMASTLOCK', assumed default net type 'wire' in ../../src/soc_cm0.v(137)
HDL-1007 : undeclared symbol 'RXEV', assumed default net type 'wire' in ../../src/soc_cm0.v(167)
HDL-1007 : undeclared symbol 'irq_gpio0', assumed default net type 'wire' in ../../src/soc_cm0.v(414)
HDL-5007 WARNING: block identifier is required on this block in ../../src/soc_cm0.v(438)
HDL-5007 WARNING: identifier 'btn_interrupt' is used before its declaration in ../../src/soc_cm0.v(81)
HDL-1007 : analyze verilog file ../../al_ip/dtcm.v
HDL-1007 : analyze verilog file ../../al_ip/itcm.v
HDL-1007 : analyze verilog file ../../src/bus/cm0_mtx.v
HDL-1007 : analyze verilog file ../../src/bus/cm0_mtx_arb.v
HDL-1007 : analyze verilog file ../../src/bus/cm0_mtx_decS0.v
HDL-1007 : analyze verilog file ../../src/bus/cm0_mtx_default_slave.v
HDL-1007 : analyze verilog file ../../src/bus/cm0_mtx_i.v
HDL-5007 WARNING: macro 'TRN_IDLE' is redefined in ../../src/bus/cm0_mtx_i.v(117)
HDL-5007 WARNING: macro 'TRN_BUSY' is redefined in ../../src/bus/cm0_mtx_i.v(118)
HDL-5007 WARNING: macro 'TRN_NONSEQ' is redefined in ../../src/bus/cm0_mtx_i.v(119)
HDL-5007 WARNING: macro 'TRN_SEQ' is redefined in ../../src/bus/cm0_mtx_i.v(120)
HDL-5007 WARNING: macro 'BUR_SINGLE' is redefined in ../../src/bus/cm0_mtx_i.v(123)
HDL-5007 WARNING: macro 'BUR_INCR' is redefined in ../../src/bus/cm0_mtx_i.v(124)
HDL-5007 WARNING: macro 'BUR_WRAP4' is redefined in ../../src/bus/cm0_mtx_i.v(125)
HDL-5007 WARNING: macro 'BUR_INCR4' is redefined in ../../src/bus/cm0_mtx_i.v(126)
HDL-5007 WARNING: macro 'BUR_WRAP8' is redefined in ../../src/bus/cm0_mtx_i.v(127)
HDL-5007 WARNING: macro 'BUR_INCR8' is redefined in ../../src/bus/cm0_mtx_i.v(128)
HDL-5007 Similar messages will be suppressed.
HDL-1007 : analyze verilog file ../../src/bus/cm0_mtx_lite.v
HDL-1007 : analyze verilog file ../../src/bus/cm0_mtx_o.v
HDL-1007 : analyze verilog file ../../src/core/CORTEXM0INTEGRATION.v
HDL-1007 : analyze verilog file ../../src/core/cortexm0ds_logic.v
HDL-1007 : analyze verilog file ../../src/phr/ahb/tcm/cmsdk_ahb_to_sram.v
HDL-1007 : analyze verilog file ../../src/phr/ahb/gpio/cmsdk_ahb_gpio.v
HDL-1007 : analyze verilog file ../../src/phr/ahb/gpio/cmsdk_ahb_to_iop.v
HDL-1007 : analyze verilog file ../../src/phr/ahb/gpio/cmsdk_iop_gpio.v
HDL-1007 : analyze verilog file ../../src/phr/ahb/apb_subsystem/cmsdk_ahb_to_apb.v
HDL-1007 : analyze verilog file ../../src/phr/ahb/apb_subsystem/cmsdk_apb_slave_mux.v
HDL-1007 : analyze verilog file ../../src/phr/ahb/apb_subsystem/cmsdk_apb_subsystem.v
HDL-1007 : analyze verilog file ../../src/phr/ahb/apb_subsystem/uart/cmsdk_apb_uart.v
HDL-1007 : analyze verilog file ../../src/btn_interupt_generator.v
HDL-1007 : analyze verilog file ../../src/phr/ahb/ISPController/mysdk_ahb_ISPcontroller.v
HDL-1007 : undeclared symbol 'read_enable', assumed default net type 'wire' in ../../src/phr/ahb/ISPController/mysdk_ahb_ISPcontroller.v(96)
HDL-1007 : undeclared symbol 'write_enable', assumed default net type 'wire' in ../../src/phr/ahb/ISPController/mysdk_ahb_ISPcontroller.v(97)
HDL-1007 : undeclared symbol 'write_enable04', assumed default net type 'wire' in ../../src/phr/ahb/ISPController/mysdk_ahb_ISPcontroller.v(98)
HDL-1007 : undeclared symbol 'write_enable08', assumed default net type 'wire' in ../../src/phr/ahb/ISPController/mysdk_ahb_ISPcontroller.v(99)
HDL-1007 : undeclared symbol 'write_enable0C', assumed default net type 'wire' in ../../src/phr/ahb/ISPController/mysdk_ahb_ISPcontroller.v(100)
HDL-1007 : undeclared symbol 'write_enable10', assumed default net type 'wire' in ../../src/phr/ahb/ISPController/mysdk_ahb_ISPcontroller.v(101)
HDL-1007 : undeclared symbol 'write_enable14', assumed default net type 'wire' in ../../src/phr/ahb/ISPController/mysdk_ahb_ISPcontroller.v(102)
RUN-1001 : Project manager successfully analyzed 24 source files.
RUN-1002 : start command "import_device eagle_s20.db -package EG4S20BG256"
ARC-1001 : Device Initialization.
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :            OPTION            |          IO          |   SETTING   
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :   cso_b/cclk/mosi/miso/dout  |  T3/R11/T10/P10/S11  |    gpio    
ARC-1001 :             done             |         P13          |    gpio    
ARC-1001 :           program_b          |          T2          |  dedicate  
ARC-1001 :        tdi/tms/tck/tdo       |   C12/A15/C14/E14    |  dedicate  
ARC-1001 : ------------------------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
RUN-1002 : start command "import_db ../syn_1/SOC_2_times_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/Anlogic/TD5.6.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Place Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :      detailed_place     |     on     |        on        |        
RUN-1001 :          effort         |   medium   |      medium      |        
RUN-1001 :         fix_hold        |    off     |       off        |        
RUN-1001 :       legalization      |    ori     |       ori        |        
RUN-1001 :      new_spreading      |     on     |        on        |        
RUN-1001 :        opt_timing       |   medium   |      medium      |        
RUN-1001 :   post_clock_route_opt  |    off     |       off        |        
RUN-1001 :       pr_strategy       |     1      |        1         |        
RUN-1001 :        relaxation       |    1.00    |       1.00       |        
RUN-1001 :         retiming        |    off     |       off        |        
RUN-1001 : --------------------------------------------------------------
PHY-3001 : Placer runs in 12 thread(s).
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model soc_top
RUN-1002 : start command "phys_opt -simplify_lut"
SYN-4027 : Net soc_cm0_u0/cm0_u0/u_logic/SCLK is clkc0 of pll pll_u0/pll_inst.
SYN-4019 : Net clk_dup_1 is refclk of pll pll_u0/pll_inst.
SYN-4024 : Net "swclk_dup_1" drives clk pins.
SYN-4025 : Tag rtl::Net clk_dup_1 as clock net
SYN-4025 : Tag rtl::Net soc_cm0_u0/cm0_u0/u_logic/SCLK as clock net
SYN-4025 : Tag rtl::Net swclk_dup_1 as clock net
SYN-4026 : Tagged 3 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net swclk_dup_1 to drive 107 clock pins.
PHY-1001 : Populate physical database on model soc_top.
RUN-1001 : There are total 8196 instances
RUN-0007 : 6014 luts, 1961 seqs, 59 mslices, 43 lslices, 63 pads, 48 brams, 3 dsps
RUN-1001 : There are total 8621 nets
RUN-1001 : 4730 nets have 2 pins
RUN-1001 : 2824 nets have [3 - 5] pins
RUN-1001 : 570 nets have [6 - 10] pins
RUN-1001 : 255 nets have [11 - 20] pins
RUN-1001 : 236 nets have [21 - 99] pins
RUN-1001 : 6 nets have 100+ pins
RUN-1001 : Report Control nets information:
RUN-1001 : DFF Distribution
RUN-1001 : ----------------------------------
RUN-1001 :   CE   |  SSR  |  ASR  |  DFF Count  
RUN-1001 : ----------------------------------
RUN-1001 :   No   |  No   |  No   |     207     
RUN-1001 :   No   |  No   |  Yes  |     553     
RUN-1001 :   No   |  Yes  |  No   |      0      
RUN-1001 :   Yes  |  No   |  No   |     835     
RUN-1001 :   Yes  |  No   |  Yes  |     366     
RUN-1001 :   Yes  |  Yes  |  No   |      0      
RUN-1001 : ----------------------------------
RUN-0007 : Control Group Statistic
RUN-0007 : ---------------------------
RUN-0007 :   #CLK  |  #CE  |  #SSR/ASR  
RUN-0007 : ---------------------------
RUN-0007 :    2    |  58   |     4      
RUN-0007 : ---------------------------
RUN-0007 : Control Set = 63
PHY-3001 : Initial placement ...
PHY-3001 : design contains 8194 instances, 6014 luts, 1961 seqs, 102 slices, 13 macros(102 instances: 59 mslices 43 lslices)
PHY-0007 : Cell area utilization is 31%
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 2.09216e+06
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 8194.
PHY-3001 : Level 1 #clusters 1018.
PHY-3001 : End clustering;  0.079277s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (39.4%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 31%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 566183, overlap = 321.344
PHY-3002 : Step(2): len = 495662, overlap = 328.531
PHY-3002 : Step(3): len = 346295, overlap = 445.062
PHY-3002 : Step(4): len = 305031, overlap = 494.406
PHY-3002 : Step(5): len = 250681, overlap = 545
PHY-3002 : Step(6): len = 223449, overlap = 585.125
PHY-3002 : Step(7): len = 189246, overlap = 622.469
PHY-3002 : Step(8): len = 164174, overlap = 649.438
PHY-3002 : Step(9): len = 142673, overlap = 677.25
PHY-3002 : Step(10): len = 128020, overlap = 699.688
PHY-3002 : Step(11): len = 113000, overlap = 718.25
PHY-3002 : Step(12): len = 106493, overlap = 739.625
PHY-3002 : Step(13): len = 92684, overlap = 751.062
PHY-3002 : Step(14): len = 85251.8, overlap = 771.469
PHY-3002 : Step(15): len = 77020.7, overlap = 787.406
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 5.24298e-07
PHY-3002 : Step(16): len = 81484.4, overlap = 777.969
PHY-3002 : Step(17): len = 101094, overlap = 761.844
PHY-3002 : Step(18): len = 103910, overlap = 735.562
PHY-3002 : Step(19): len = 115237, overlap = 728.625
PHY-3002 : Step(20): len = 115307, overlap = 710.438
PHY-3002 : Step(21): len = 119811, overlap = 682.188
PHY-3002 : Step(22): len = 118098, overlap = 673.5
PHY-3002 : Step(23): len = 119683, overlap = 668.75
PHY-3002 : Step(24): len = 119098, overlap = 670.531
PHY-3002 : Step(25): len = 120047, overlap = 671.438
PHY-3002 : Step(26): len = 119192, overlap = 667.562
PHY-3002 : Step(27): len = 119691, overlap = 668.906
PHY-3002 : Step(28): len = 119730, overlap = 664.594
PHY-3002 : Step(29): len = 120236, overlap = 662.531
PHY-3002 : Step(30): len = 118097, overlap = 664.219
PHY-3002 : Step(31): len = 117557, overlap = 662.562
PHY-3002 : Step(32): len = 115954, overlap = 659.125
PHY-3002 : Step(33): len = 115845, overlap = 655.938
PHY-3002 : Step(34): len = 115283, overlap = 659.438
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.0486e-06
PHY-3002 : Step(35): len = 132203, overlap = 625.625
PHY-3002 : Step(36): len = 140663, overlap = 604.938
PHY-3002 : Step(37): len = 142402, overlap = 592.781
PHY-3002 : Step(38): len = 142513, overlap = 591.375
PHY-3002 : Step(39): len = 140821, overlap = 595.125
PHY-3002 : Step(40): len = 139604, overlap = 600.094
PHY-3002 : Step(41): len = 137787, overlap = 603.75
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 2.09719e-06
PHY-3002 : Step(42): len = 154171, overlap = 583.062
PHY-3002 : Step(43): len = 161399, overlap = 554.469
PHY-3002 : Step(44): len = 164386, overlap = 510.938
PHY-3002 : Step(45): len = 165266, overlap = 501
PHY-3002 : Step(46): len = 164165, overlap = 504.688
PHY-3002 : Step(47): len = 163876, overlap = 507.875
PHY-3002 : Step(48): len = 162400, overlap = 510.562
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 4.19439e-06
PHY-3002 : Step(49): len = 184296, overlap = 467.031
PHY-3002 : Step(50): len = 196361, overlap = 450.625
PHY-3002 : Step(51): len = 200375, overlap = 439
PHY-3002 : Step(52): len = 200481, overlap = 429.188
PHY-3002 : Step(53): len = 198902, overlap = 432.125
PHY-3002 : Step(54): len = 198027, overlap = 441.719
PHY-3002 : Step(55): len = 195643, overlap = 439.75
PHY-3002 : Step(56): len = 194419, overlap = 440.312
PHY-3002 : Step(57): len = 194380, overlap = 436.719
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 8.38878e-06
PHY-3002 : Step(58): len = 216696, overlap = 407.5
PHY-3002 : Step(59): len = 231336, overlap = 356.5
PHY-3002 : Step(60): len = 236031, overlap = 334.469
PHY-3002 : Step(61): len = 237206, overlap = 323.938
PHY-3002 : Step(62): len = 237152, overlap = 325.5
PHY-3002 : Step(63): len = 236398, overlap = 332.5
PHY-3002 : Step(64): len = 234714, overlap = 344.25
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 1.67776e-05
PHY-3002 : Step(65): len = 259602, overlap = 272.719
PHY-3002 : Step(66): len = 273941, overlap = 236.062
PHY-3002 : Step(67): len = 280899, overlap = 227.531
PHY-3002 : Step(68): len = 282552, overlap = 231.062
PHY-3002 : Step(69): len = 280780, overlap = 229.344
PHY-3002 : Step(70): len = 279814, overlap = 228.906
PHY-3002 : Step(71): len = 278729, overlap = 229.125
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 3.34541e-05
PHY-3002 : Step(72): len = 298972, overlap = 197.875
PHY-3002 : Step(73): len = 315577, overlap = 187.781
PHY-3002 : Step(74): len = 321894, overlap = 167.219
PHY-3002 : Step(75): len = 322830, overlap = 164.219
PHY-3002 : Step(76): len = 321174, overlap = 159.375
PHY-3002 : Step(77): len = 319501, overlap = 158.375
PHY-3002 : Step(78): len = 317848, overlap = 160.844
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 6.36767e-05
PHY-3002 : Step(79): len = 333377, overlap = 142.531
PHY-3002 : Step(80): len = 351132, overlap = 126.469
PHY-3002 : Step(81): len = 358257, overlap = 127.875
PHY-3002 : Step(82): len = 358853, overlap = 125.781
PHY-3002 : Step(83): len = 357048, overlap = 119.656
PHY-3002 : Step(84): len = 355301, overlap = 126.906
PHY-3002 : Step(85): len = 353505, overlap = 129
PHY-3002 : Step(86): len = 353519, overlap = 127.375
PHY-3002 : Step(87): len = 354265, overlap = 136.125
PHY-3001 : :::9::: Try harder cell spreading with beta_ = 0.000121289
PHY-3002 : Step(88): len = 362885, overlap = 126.062
PHY-3002 : Step(89): len = 380577, overlap = 123.125
PHY-3002 : Step(90): len = 385574, overlap = 120.25
PHY-3002 : Step(91): len = 385041, overlap = 112.375
PHY-3002 : Step(92): len = 385182, overlap = 112.875
PHY-3002 : Step(93): len = 386100, overlap = 117.312
PHY-3002 : Step(94): len = 386690, overlap = 112.312
PHY-3002 : Step(95): len = 385993, overlap = 115.062
PHY-3001 : :::10::: Try harder cell spreading with beta_ = 0.000219813
PHY-3002 : Step(96): len = 391392, overlap = 114.438
PHY-3002 : Step(97): len = 405446, overlap = 112.094
PHY-3002 : Step(98): len = 408881, overlap = 111.656
PHY-3002 : Step(99): len = 409458, overlap = 111.875
PHY-3002 : Step(100): len = 411184, overlap = 111.406
PHY-3002 : Step(101): len = 412482, overlap = 106.906
PHY-3001 : :::11::: Try harder cell spreading with beta_ = 0.000373797
PHY-3002 : Step(102): len = 416116, overlap = 109.156
PHY-3002 : Step(103): len = 423145, overlap = 109.531
PHY-3002 : Step(104): len = 425939, overlap = 107.688
PHY-3002 : Step(105): len = 426107, overlap = 104.938
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.017784s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 38%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
RUN-1001 : Building simple global routing graph ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 0/8621.
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 609016, over cnt = 1116(3%), over = 6310, worst = 29
PHY-1001 : End global iterations;  0.360104s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (17.4%)

PHY-1001 : Congestion index: top1 = 75.04, top5 = 58.58, top10 = 49.83, top15 = 44.13.
PHY-3001 : End congestion estimation;  0.461720s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (16.9%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000100661
PHY-3002 : Step(106): len = 518068, overlap = 1.5
PHY-3002 : Step(107): len = 524886, overlap = 1.125
PHY-3002 : Step(108): len = 501811, overlap = 0.9375
PHY-3002 : Step(109): len = 485371, overlap = 0.6875
PHY-3002 : Step(110): len = 476805, overlap = 0
PHY-3002 : Step(111): len = 464389, overlap = 0
PHY-3002 : Step(112): len = 464414, overlap = 0
PHY-3002 : Step(113): len = 459163, overlap = 0
PHY-3002 : Step(114): len = 453418, overlap = 0.0625
PHY-3002 : Step(115): len = 451929, overlap = 0.1875
PHY-3002 : Step(116): len = 448733, overlap = 0.125
PHY-3002 : Step(117): len = 446839, overlap = 0
PHY-3002 : Step(118): len = 443123, overlap = 0.25
PHY-3002 : Step(119): len = 439425, overlap = 0.5625
PHY-3002 : Step(120): len = 438841, overlap = 0.4375
PHY-3002 : Step(121): len = 436390, overlap = 0.125
PHY-3002 : Step(122): len = 434959, overlap = 0
PHY-3002 : Step(123): len = 434302, overlap = 0
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 38%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 25/8621.
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 550456, over cnt = 1530(4%), over = 5562, worst = 37
PHY-1001 : End global iterations;  0.451771s wall, 0.140625s user + 0.015625s system = 0.156250s CPU (34.6%)

PHY-1001 : Congestion index: top1 = 67.91, top5 = 52.42, top10 = 45.45, top15 = 41.37.
PHY-3001 : End congestion estimation;  0.563218s wall, 0.156250s user + 0.015625s system = 0.171875s CPU (30.5%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 8.45908e-05
PHY-3002 : Step(124): len = 435658, overlap = 21.75
PHY-3002 : Step(125): len = 435569, overlap = 18.5938
PHY-3002 : Step(126): len = 427836, overlap = 15.8125
PHY-3002 : Step(127): len = 415191, overlap = 13.5625
PHY-3002 : Step(128): len = 409398, overlap = 22.0625
PHY-3002 : Step(129): len = 400783, overlap = 22.1875
PHY-3002 : Step(130): len = 392481, overlap = 23.375
PHY-3002 : Step(131): len = 390037, overlap = 24.4688
PHY-3002 : Step(132): len = 386024, overlap = 28.2188
PHY-3002 : Step(133): len = 382860, overlap = 31.3438
PHY-3002 : Step(134): len = 381989, overlap = 34.5312
PHY-3002 : Step(135): len = 378588, overlap = 37
PHY-3002 : Step(136): len = 377981, overlap = 37.0938
PHY-3002 : Step(137): len = 378030, overlap = 36.5312
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000169182
PHY-3002 : Step(138): len = 387418, overlap = 23.9062
PHY-3002 : Step(139): len = 392964, overlap = 23.7812
PHY-3002 : Step(140): len = 404625, overlap = 16.4688
PHY-3002 : Step(141): len = 407411, overlap = 12.9688
PHY-3002 : Step(142): len = 407564, overlap = 12.125
PHY-3002 : Step(143): len = 406750, overlap = 12.875
PHY-3002 : Step(144): len = 404821, overlap = 13.5312
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000338363
PHY-3002 : Step(145): len = 411716, overlap = 10
PHY-3002 : Step(146): len = 416090, overlap = 10
PHY-3002 : Step(147): len = 423476, overlap = 8.9375
PHY-3002 : Step(148): len = 427635, overlap = 7.53125
PHY-3002 : Step(149): len = 429539, overlap = 7.1875
PHY-3002 : Step(150): len = 429260, overlap = 7.40625
PHY-3002 : Step(151): len = 428906, overlap = 6.53125
PHY-3002 : Step(152): len = 428651, overlap = 7.28125
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000644583
PHY-3002 : Step(153): len = 431559, overlap = 6.375
PHY-3002 : Step(154): len = 434990, overlap = 5.71875
PHY-3002 : Step(155): len = 440926, overlap = 5.125
PHY-3002 : Step(156): len = 442661, overlap = 3.75
PHY-3002 : Step(157): len = 443600, overlap = 3.6875
PHY-3002 : Step(158): len = 444782, overlap = 4.15625
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 106.41 peak overflow 1.50
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 260/8621.
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 576752, over cnt = 1595(4%), over = 4562, worst = 16
PHY-1001 : End global iterations;  0.514917s wall, 0.203125s user + 0.015625s system = 0.218750s CPU (42.5%)

PHY-1001 : Congestion index: top1 = 55.43, top5 = 46.50, top10 = 41.64, top15 = 38.58.
PHY-1001 : End incremental global routing;  0.629725s wall, 0.218750s user + 0.015625s system = 0.234375s CPU (37.2%)

RUN-1002 : start command "start_timer -report"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model soc_top.
TMR-2506 : Build timing graph completely. Port num: 11, tpin num: 38728, tnet num: 8619, tinst num: 8194, tnode num: 45219, tedge num: 62344.
TMR-2508 : Levelizing timing graph completed, there are 59 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : End timing update;  0.523248s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (11.9%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  1.302408s wall, 0.312500s user + 0.015625s system = 0.328125s CPU (25.2%)

OPT-1001 : Current memory(MB): used = 379, reserve = 356, peak = 379.
OPT-1001 : End physical optimization;  1.361675s wall, 0.328125s user + 0.015625s system = 0.343750s CPU (25.2%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 6014 LUT to BLE ...
SYN-4008 : Packed 6014 LUT and 977 SEQ to BLE.
SYN-4003 : Packing 984 remaining SEQ's ...
SYN-4005 : Packed 929 SEQ with LUT/SLICE
SYN-4006 : 4114 single LUT's are left
SYN-4006 : 55 single SEQ's are left
SYN-4011 : Packing model "soc_top" (AL_USER_NORMAL) with 6069/6290 primitive instances ...
PHY-3001 : End packing;  0.382884s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (40.8%)

PHY-1001 : Populate physical database on model soc_top.
RUN-1001 : There are total 3586 instances
RUN-1001 : 1733 mslices, 1734 lslices, 63 pads, 48 brams, 3 dsps
RUN-1001 : There are total 7838 nets
RUN-1001 : 3677 nets have 2 pins
RUN-1001 : 2950 nets have [3 - 5] pins
RUN-1001 : 685 nets have [6 - 10] pins
RUN-1001 : 276 nets have [11 - 20] pins
RUN-1001 : 246 nets have [21 - 99] pins
RUN-1001 : 4 nets have 100+ pins
PHY-3001 : design contains 3584 instances, 3467 slices, 13 macros(102 instances: 59 mslices 43 lslices)
PHY-3001 : Cell area utilization is 42%
PHY-3001 : After packing: Len = 463170, Over = 33.75
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 42%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 4078/7838.
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 599376, over cnt = 1333(3%), over = 2698, worst = 14
PHY-1002 : len = 609984, over cnt = 688(1%), over = 1170, worst = 10
PHY-1002 : len = 619600, over cnt = 227(0%), over = 353, worst = 7
PHY-1002 : len = 622888, over cnt = 63(0%), over = 97, worst = 6
PHY-1002 : len = 623936, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.796865s wall, 0.218750s user + 0.000000s system = 0.218750s CPU (27.5%)

PHY-1001 : Congestion index: top1 = 49.42, top5 = 42.68, top10 = 39.27, top15 = 37.00.
PHY-3001 : End congestion estimation;  0.969911s wall, 0.281250s user + 0.000000s system = 0.281250s CPU (29.0%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 3.42039e-05
PHY-3002 : Step(159): len = 444942, overlap = 37.75
PHY-3002 : Step(160): len = 430845, overlap = 58.75
PHY-3002 : Step(161): len = 419476, overlap = 63.5
PHY-3002 : Step(162): len = 412792, overlap = 65
PHY-3002 : Step(163): len = 407149, overlap = 64.25
PHY-3002 : Step(164): len = 400900, overlap = 76.25
PHY-3002 : Step(165): len = 398163, overlap = 72.75
PHY-3002 : Step(166): len = 395313, overlap = 83.25
PHY-3002 : Step(167): len = 394171, overlap = 86
PHY-3002 : Step(168): len = 393259, overlap = 88.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 6.84078e-05
PHY-3002 : Step(169): len = 410534, overlap = 70.75
PHY-3002 : Step(170): len = 422061, overlap = 57.75
PHY-3002 : Step(171): len = 422769, overlap = 50.75
PHY-3002 : Step(172): len = 425325, overlap = 51
PHY-3002 : Step(173): len = 429172, overlap = 45.75
PHY-3002 : Step(174): len = 431782, overlap = 41.25
PHY-3002 : Step(175): len = 432198, overlap = 38.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000136816
PHY-3002 : Step(176): len = 446430, overlap = 32
PHY-3002 : Step(177): len = 459295, overlap = 25.75
PHY-3002 : Step(178): len = 458579, overlap = 28.5
PHY-3002 : Step(179): len = 459398, overlap = 24.5
PHY-3002 : Step(180): len = 463868, overlap = 23
PHY-3002 : Step(181): len = 468750, overlap = 19.25
PHY-3002 : Step(182): len = 471426, overlap = 21.75
PHY-3002 : Step(183): len = 472063, overlap = 19
PHY-3002 : Step(184): len = 472944, overlap = 16.75
PHY-3002 : Step(185): len = 474362, overlap = 16.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000270073
PHY-3002 : Step(186): len = 483928, overlap = 12.75
PHY-3002 : Step(187): len = 493726, overlap = 8.75
PHY-3002 : Step(188): len = 498399, overlap = 7.75
PHY-3002 : Step(189): len = 498993, overlap = 7.75
PHY-3002 : Step(190): len = 499604, overlap = 8.25
PHY-3002 : Step(191): len = 500496, overlap = 8.25
PHY-3002 : Step(192): len = 502002, overlap = 8.75
PHY-3002 : Step(193): len = 502841, overlap = 8.25
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000540146
PHY-3002 : Step(194): len = 507691, overlap = 7.75
PHY-3002 : Step(195): len = 513773, overlap = 7.75
PHY-3002 : Step(196): len = 514020, overlap = 8
PHY-3002 : Step(197): len = 514094, overlap = 7.5
PHY-3002 : Step(198): len = 515618, overlap = 7.75
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000879549
PHY-3002 : Step(199): len = 518147, overlap = 7.5
PHY-3002 : Step(200): len = 520588, overlap = 7
PHY-3002 : Step(201): len = 522702, overlap = 5.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  1.118539s wall, 0.093750s user + 0.234375s system = 0.328125s CPU (29.3%)

PHY-3001 : Trial Legalized: Len = 537625
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 42%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 111/7838.
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 669360, over cnt = 1075(3%), over = 1813, worst = 6
PHY-1002 : len = 676168, over cnt = 561(1%), over = 847, worst = 6
PHY-1002 : len = 680480, over cnt = 271(0%), over = 414, worst = 6
PHY-1002 : len = 683296, over cnt = 91(0%), over = 129, worst = 4
PHY-1002 : len = 684680, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.938236s wall, 0.296875s user + 0.015625s system = 0.312500s CPU (33.3%)

PHY-1001 : Congestion index: top1 = 53.06, top5 = 44.82, top10 = 40.60, top15 = 37.83.
PHY-3001 : End congestion estimation;  1.114039s wall, 0.359375s user + 0.015625s system = 0.375000s CPU (33.7%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000112377
PHY-3002 : Step(202): len = 508593, overlap = 5.5
PHY-3002 : Step(203): len = 496170, overlap = 12.5
PHY-3002 : Step(204): len = 489832, overlap = 13
PHY-3002 : Step(205): len = 483988, overlap = 13.25
PHY-3002 : Step(206): len = 480286, overlap = 14
PHY-3002 : Step(207): len = 477256, overlap = 14.75
PHY-3002 : Step(208): len = 475167, overlap = 15
PHY-3002 : Step(209): len = 473542, overlap = 15.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.011420s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 482208, Over = 0
PHY-3001 : Spreading special nets. 8 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.019672s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : 10 instances has been re-located, deltaX = 2, deltaY = 6, maxDist = 1.
PHY-3001 : Final: Len = 482318, Over = 0
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 341/7838.
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 607976, over cnt = 1112(3%), over = 1925, worst = 6
PHY-1002 : len = 615768, over cnt = 588(1%), over = 870, worst = 5
PHY-1002 : len = 621784, over cnt = 215(0%), over = 308, worst = 5
PHY-1002 : len = 623904, over cnt = 84(0%), over = 126, worst = 4
PHY-1002 : len = 625024, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.918494s wall, 0.156250s user + 0.015625s system = 0.171875s CPU (18.7%)

PHY-1001 : Congestion index: top1 = 51.42, top5 = 43.72, top10 = 39.91, top15 = 37.30.
PHY-1001 : End incremental global routing;  1.069328s wall, 0.218750s user + 0.015625s system = 0.234375s CPU (21.9%)

RUN-1002 : start command "start_timer -report"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model soc_top.
TMR-2506 : Build timing graph completely. Port num: 11, tpin num: 37807, tnet num: 7836, tinst num: 3584, tnode num: 43321, tedge num: 63262.
TMR-2508 : Levelizing timing graph completed, there are 59 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : End timing update;  0.759378s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (22.6%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  2.039084s wall, 0.406250s user + 0.015625s system = 0.421875s CPU (20.7%)

OPT-1001 : Current memory(MB): used = 413, reserve = 390, peak = 413.
OPT-1001 : Update timing in Manhattan mode
OPT-1001 : End timing update;  0.012191s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

OPT-1001 : Start pin optimization...
OPT-1001 : skip pin optimization...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 7342/7838.
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 625024, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.055781s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : Congestion index: top1 = 51.42, top5 = 43.72, top10 = 39.91, top15 = 37.30.
OPT-1001 : Update timing in Manhattan mode
OPT-1001 : End timing update;  0.011692s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

RUN-1001 : QoR Analysis:
OPT-0007 :   WNS 2147483647 TNS 0 NUM_FEPS 0
RUN-1001 :   No local congestion issue, and most congested 1% tile average routing util is 51.034483
RUN-1001 :   Top critical paths
OPT-1001 : End physical optimization;  2.336104s wall, 0.453125s user + 0.015625s system = 0.468750s CPU (20.1%)

RUN-1003 : finish command "place" in  12.694500s wall, 3.343750s user + 0.656250s system = 4.000000s CPU (31.5%)

RUN-1004 : used memory is 361 MB, reserved memory is 344 MB, peak memory is 419 MB
RUN-1002 : start command "export_db SOC_2_times_place.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1003 : finish command "export_db SOC_2_times_place.db" in  1.016915s wall, 0.265625s user + 0.000000s system = 0.265625s CPU (26.1%)

RUN-1004 : used memory is 373 MB, reserved memory is 352 MB, peak memory is 425 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file D:/Anlogic/TD5.6.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Route Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  |  Note  
RUN-1001 : -------------------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      |        
RUN-1001 :     fix_hold     |    off     |       off        |        
RUN-1001 :    opt_timing    |   medium   |      medium      |        
RUN-1001 :   phy_sim_model  |    off     |       off        |        
RUN-1001 :     priority     |   timing   |      timing      |        
RUN-1001 :     swap_pin     |     on     |        on        |        
RUN-1001 : -------------------------------------------------------
PHY-1001 : Route runs in 12 thread(s)
RUN-1001 : There are total 3586 instances
RUN-1001 : 1733 mslices, 1734 lslices, 63 pads, 48 brams, 3 dsps
RUN-1001 : There are total 7838 nets
RUN-1001 : 3677 nets have 2 pins
RUN-1001 : 2950 nets have [3 - 5] pins
RUN-1001 : 685 nets have [6 - 10] pins
RUN-1001 : 276 nets have [11 - 20] pins
RUN-1001 : 246 nets have [21 - 99] pins
RUN-1001 : 4 nets have 100+ pins
RUN-1002 : start command "start_timer -report"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model soc_top.
TMR-2506 : Build timing graph completely. Port num: 11, tpin num: 37807, tnet num: 7836, tinst num: 3584, tnode num: 43321, tedge num: 63262.
TMR-2508 : Levelizing timing graph completed, there are 59 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : 1733 mslices, 1734 lslices, 63 pads, 48 brams, 3 dsps
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 7836 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 3222 clock pins, and constraint 5480 relative nodes.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Start global routing, caller is route ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 605768, over cnt = 1132(3%), over = 1943, worst = 6
PHY-1002 : len = 613672, over cnt = 573(1%), over = 844, worst = 5
PHY-1002 : len = 620336, over cnt = 175(0%), over = 251, worst = 4
PHY-1002 : len = 623072, over cnt = 4(0%), over = 5, worst = 2
PHY-1002 : len = 623072, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.897747s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (15.7%)

PHY-1001 : Congestion index: top1 = 50.82, top5 = 43.59, top10 = 39.85, top15 = 37.28.
PHY-1001 : End global routing;  1.075797s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (13.1%)

PHY-1001 : Start detail routing ...
PHY-1001 : Current memory(MB): used = 465, reserve = 444, peak = 465.
PHY-1001 : Detailed router is running in normal mode.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_dup_1 will be routed on clock mesh
PHY-1001 : clock net swclk_syn_4 will be merged with clock swclk_dup_1
PHY-1001 : net soc_cm0_u0/cm0_u0/u_logic/SCLK will be routed on clock mesh
PHY-1001 : Current memory(MB): used = 723, reserve = 706, peak = 723.
PHY-1001 : End build detailed router design. 3.071845s wall, 0.343750s user + 0.000000s system = 0.343750s CPU (11.2%)

PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Clock net routing.....
PHY-1001 : Routed 0% nets.
PHY-1022 : len = 90640, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End initial clock net routed; 0.607168s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (7.7%)

PHY-1001 : Current memory(MB): used = 758, reserve = 742, peak = 758.
PHY-1001 : End phase 1; 0.613272s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (7.6%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Initial routing.....
PHY-1001 : Routed 36% nets.
PHY-1001 : Routed 44% nets.
PHY-1001 : Routed 53% nets.
PHY-1001 : Routed 69% nets.
PHY-1001 : Routed 98% nets.
PHY-1022 : len = 1.85342e+06, over cnt = 571(0%), over = 575, worst = 2, crit = 0
PHY-1001 : Current memory(MB): used = 763, reserve = 747, peak = 763.
PHY-1001 : End initial routed; 26.826994s wall, 7.265625s user + 0.031250s system = 7.296875s CPU (27.2%)

PHY-1001 : Current memory(MB): used = 763, reserve = 747, peak = 763.
PHY-1001 : End phase 2; 26.827028s wall, 7.265625s user + 0.031250s system = 7.296875s CPU (27.2%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 1.84261e+06, over cnt = 90(0%), over = 90, worst = 1, crit = 0
PHY-1001 : End DR Iter 1; 0.584471s wall, 0.218750s user + 0.000000s system = 0.218750s CPU (37.4%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1022 : len = 1.84148e+06, over cnt = 19(0%), over = 19, worst = 1, crit = 0
PHY-1001 : End DR Iter 2; 0.277855s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (5.6%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1022 : len = 1.84146e+06, over cnt = 8(0%), over = 8, worst = 1, crit = 0
PHY-1001 : End DR Iter 3; 0.241595s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (6.5%)

PHY-1001 : ===== DR Iter 4 =====
PHY-1022 : len = 1.84141e+06, over cnt = 3(0%), over = 3, worst = 1, crit = 0
PHY-1001 : End DR Iter 4; 0.180350s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (8.7%)

PHY-1001 : ===== DR Iter 5 =====
PHY-1022 : len = 1.84145e+06, over cnt = 2(0%), over = 2, worst = 1, crit = 0
PHY-1001 : End DR Iter 5; 0.201749s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (15.5%)

PHY-1001 : ===== DR Iter 6 =====
PHY-1022 : len = 1.84145e+06, over cnt = 2(0%), over = 2, worst = 1, crit = 0
PHY-1001 : End DR Iter 6; 0.271665s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (34.5%)

PHY-1001 : ===== DR Iter 7 =====
PHY-1022 : len = 1.84145e+06, over cnt = 2(0%), over = 2, worst = 1, crit = 0
PHY-1001 : End DR Iter 7; 0.357010s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (21.9%)

PHY-1001 : ===== DR Iter 8 =====
PHY-1022 : len = 1.84143e+06, over cnt = 2(0%), over = 2, worst = 1, crit = 0
PHY-1001 : End DR Iter 8; 0.083280s wall, 0.015625s user + 0.015625s system = 0.031250s CPU (37.5%)

PHY-1001 : ==== DR Iter 9 ====
PHY-1022 : len = 1.84144e+06, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 9; 0.098816s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (15.8%)

PHY-1001 : ==== DR Iter 10 ====
PHY-1022 : len = 1.84146e+06, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 10; 0.100854s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : Commit to database.....
PHY-5014 WARNING: Detail route doesn't find pib for pll_u0/pll_inst.fbclk[0]
PHY-1001 : 111 feed throughs used by 82 nets
PHY-1001 : End commit to database; 1.312991s wall, 0.187500s user + 0.000000s system = 0.187500s CPU (14.3%)

PHY-1001 : Current memory(MB): used = 828, reserve = 814, peak = 828.
PHY-1001 : End phase 3; 3.912338s wall, 0.703125s user + 0.015625s system = 0.718750s CPU (18.4%)

PHY-1003 : Routed, final wirelength = 1.84146e+06
PHY-1001 : Current memory(MB): used = 830, reserve = 816, peak = 830.
PHY-1001 : End export database. 0.031333s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : End detail routing;  34.705743s wall, 8.421875s user + 0.046875s system = 8.468750s CPU (24.4%)

RUN-1003 : finish command "route" in  36.930244s wall, 8.750000s user + 0.046875s system = 8.796875s CPU (23.8%)

RUN-1004 : used memory is 742 MB, reserved memory is 732 MB, peak memory is 830 MB
RUN-1002 : start command "report_area -io_info -file SOC_2_times_phy.area"
RUN-1001 : standard
***Report Model: soc_top Device: EG4S20BG256***

IO Statistics
#IO                        63
  #input                    8
  #output                  38
  #inout                   17

Utilization Statistics
#lut                     6672   out of  19600   34.04%
#reg                     1961   out of  19600   10.01%
#le                      6727
  #lut only              4766   out of   6727   70.85%
  #reg only                55   out of   6727    0.82%
  #lut&reg               1906   out of   6727   28.33%
#dsp                        3   out of     29   10.34%
#bram                      32   out of     64   50.00%
  #bram9k                  32
  #fifo9k                   0
#bram32k                   16   out of     16  100.00%
#pad                       63   out of    188   33.51%
  #ireg                     6
  #oreg                    50
  #treg                     0
#pll                        1   out of      4   25.00%
#gclk                       1   out of     16    6.25%

Clock Resource Statistics
Index     ClockNet                          Type               DriverType         Driver                   Fanout
#1        soc_cm0_u0/cm0_u0/u_logic/SCLK    GCLK               pll                pll_u0/pll_inst.clkc0    1533
#2        swclk_dup_1                       GCLK               io                 swclk_syn_2.di           78
#3        clk_dup_1                         GCLK               io                 clk_syn_2.di             1


Detailed IO Report

           Name             Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
          btn[3]              INPUT        J13        LVCMOS33          N/A          PULLUP      IREG    
          btn[2]              INPUT        G12        LVCMOS33          N/A          PULLUP      IREG    
          btn[1]              INPUT        H14        LVCMOS33          N/A          PULLUP      IREG    
          btn[0]              INPUT        L12        LVCMOS33          N/A          PULLUP      IREG    
           clk                INPUT        K14        LVCMOS33          N/A          PULLUP      NONE    
          rst_n               INPUT        G11        LVCMOS33          N/A          PULLUP      NONE    
          swclk               INPUT         A8        LVCMOS33          N/A          PULLUP      NONE    
        uart0_rxd             INPUT        F16        LVCMOS33          N/A          PULLUP      IREG    
      LED_DEBUG[31]          OUTPUT        H16        LVCMOS33           8            N/A        OREG    
      LED_DEBUG[30]          OUTPUT         B8        LVCMOS33           8            N/A        OREG    
      LED_DEBUG[29]          OUTPUT         H5        LVCMOS33           8            N/A        OREG    
      LED_DEBUG[28]          OUTPUT        P10        LVCMOS33           8            N/A        OREG    
      LED_DEBUG[27]          OUTPUT        T14        LVCMOS33           8            N/A        OREG    
      LED_DEBUG[26]          OUTPUT        A14        LVCMOS33           8            N/A        OREG    
      LED_DEBUG[25]          OUTPUT         H1        LVCMOS33           8            N/A        OREG    
      LED_DEBUG[24]          OUTPUT         T9        LVCMOS33           8            N/A        OREG    
      LED_DEBUG[23]          OUTPUT        G16        LVCMOS33           8            N/A        OREG    
      LED_DEBUG[22]          OUTPUT         B6        LVCMOS33           8            N/A        OREG    
      LED_DEBUG[21]          OUTPUT        P14        LVCMOS33           8            N/A        OREG    
      LED_DEBUG[20]          OUTPUT         T5        LVCMOS33           8            N/A        OREG    
      LED_DEBUG[19]          OUTPUT        B12        LVCMOS33           8            N/A        OREG    
      LED_DEBUG[18]          OUTPUT         C1        LVCMOS33           8            N/A        OREG    
      LED_DEBUG[17]          OUTPUT         J6        LVCMOS33           8            N/A        OREG    
      LED_DEBUG[16]          OUTPUT         M9        LVCMOS33           8            N/A        OREG    
      LED_DEBUG[15]          OUTPUT         E6        LVCMOS33           8            N/A        OREG    
      LED_DEBUG[14]          OUTPUT        M12        LVCMOS33           8            N/A        OREG    
      LED_DEBUG[13]          OUTPUT         E8        LVCMOS33           8            N/A        OREG    
      LED_DEBUG[12]          OUTPUT        B14        LVCMOS33           8            N/A        OREG    
      LED_DEBUG[11]          OUTPUT        J11        LVCMOS33           8            N/A        OREG    
      LED_DEBUG[10]          OUTPUT         T4        LVCMOS33           8            N/A        OREG    
       LED_DEBUG[9]          OUTPUT        N16        LVCMOS33           8            N/A        OREG    
       LED_DEBUG[8]          OUTPUT        M14        LVCMOS33           8            N/A        OREG    
       LED_DEBUG[7]          OUTPUT         T6        LVCMOS33           8            N/A        OREG    
       LED_DEBUG[6]          OUTPUT        N14        LVCMOS33           8            N/A        OREG    
       LED_DEBUG[5]          OUTPUT        M13        LVCMOS33           8            N/A        OREG    
       LED_DEBUG[4]          OUTPUT         N4        LVCMOS33           8            N/A        OREG    
       LED_DEBUG[3]          OUTPUT        B16        LVCMOS33           8            N/A        OREG    
       LED_DEBUG[2]          OUTPUT        M11        LVCMOS33           8            N/A        OREG    
       LED_DEBUG[1]          OUTPUT         P5        LVCMOS33           8           PULLUP      OREG    
       LED_DEBUG[0]          OUTPUT         N5        LVCMOS33           8           PULLUP      OREG    
  btn_interrupt_debug[3]     OUTPUT        K12        LVCMOS33           8            N/A        NONE    
  btn_interrupt_debug[2]     OUTPUT         C4        LVCMOS33           8            N/A        NONE    
  btn_interrupt_debug[1]     OUTPUT         K5        LVCMOS33           8            N/A        NONE    
  btn_interrupt_debug[0]     OUTPUT        E10        LVCMOS33           8            N/A        NONE    
          led_1s             OUTPUT        T13        LVCMOS33           8            NONE       OREG    
        uart0_txd            OUTPUT        E16        LVCMOS33           8            NONE       OREG    
        gpio0[15]             INOUT        K15        LVCMOS33           8            N/A        OREG    
        gpio0[14]             INOUT        J12        LVCMOS33           8            N/A        OREG    
        gpio0[13]             INOUT         E4        LVCMOS33           8            N/A        OREG    
        gpio0[12]             INOUT         P1        LVCMOS33           8            N/A        OREG    
        gpio0[11]             INOUT        H13        LVCMOS33           8            N/A        OREG    
        gpio0[10]             INOUT         N3        LVCMOS33           8           PULLUP      OREG    
         gpio0[9]             INOUT         M4        LVCMOS33           8           PULLUP      OREG    
         gpio0[8]             INOUT         M3        LVCMOS33           8           PULLUP      OREG    
         gpio0[7]             INOUT        C13        LVCMOS33           8           PULLUP      OREG    
         gpio0[6]             INOUT         C8        LVCMOS33           8           PULLUP      OREG    
         gpio0[5]             INOUT         C5        LVCMOS33           8           PULLUP      OREG    
         gpio0[4]             INOUT         C7        LVCMOS33           8           PULLUP      OREG    
         gpio0[3]             INOUT         C9        LVCMOS33           8           PULLUP      OREG    
         gpio0[2]             INOUT        A11        LVCMOS33           8           PULLUP      OREG    
         gpio0[1]             INOUT        C11        LVCMOS33           8           PULLUP      OREG    
         gpio0[0]             INOUT        B15        LVCMOS33           8           PULLUP      OREG    
          swdio               INOUT         A7        LVCMOS33           8           PULLUP      IREG    

Report Hierarchy Area:
+----------------------------------------------------------------------------------------------------------------+
|Instance                          |Module                  |le     |lut     |ripple  |seq     |bram    |dsp     |
+----------------------------------------------------------------------------------------------------------------+
|top                               |soc_top                 |6727   |6570    |102     |2017    |48      |3       |
|  pll_u0                          |pll                     |0      |0       |0       |0       |0       |0       |
|  soc_cm0_u0                      |soc_cm0                 |6677   |6535    |93      |1929    |48      |3       |
|    ISPcontroller_inst            |mysdk_ahb_ISPcontroller |92     |90      |0       |60      |0       |0       |
|    ahb_dtcm                      |cmsdk_ahb_to_sram       |51     |51      |0       |25      |0       |0       |
|    ahb_itcm                      |cmsdk_ahb_to_sram       |129    |129     |0       |45      |0       |0       |
|    btn_interupt_generator_inst   |btn_interupt_generator  |48     |26      |9       |32      |0       |0       |
|    cm0_u0                        |CORTEXM0INTEGRATION     |5562   |5468    |65      |1403    |0       |3       |
|      u_logic                     |cortexm0ds_logic        |5562   |5468    |65      |1403    |0       |3       |
|    cmsdk_ahb_gpio_u0             |cmsdk_ahb_gpio          |205    |205     |0       |129     |0       |0       |
|      u_ahb_to_gpio               |cmsdk_ahb_to_iop        |12     |12      |0       |12      |0       |0       |
|      u_iop_gpio                  |cmsdk_iop_gpio          |193    |193     |0       |117     |0       |0       |
|    cmsdk_apb_subsystem_u0        |cmsdk_apb_subsystem     |246    |230     |12      |152     |0       |0       |
|      gen_apb_uart_0$u_apb_uart_0 |cmsdk_apb_uart          |208    |192     |12      |117     |0       |0       |
|      u_ahb_to_apb                |cmsdk_ahb_to_apb        |38     |38      |0       |35      |0       |0       |
|    dtcm_u0                       |dtcm                    |51     |51      |0       |16      |32      |0       |
|    itcm_u0                       |itcm                    |80     |80      |0       |20      |16      |0       |
|    mtx_lite_u0                   |cm0_mtx_lite            |202    |195     |7       |43      |0       |0       |
|      ucm0_mtx                    |cm0_mtx                 |202    |195     |7       |43      |0       |0       |
|        u_cm0_mtx_decs0           |cm0_mtx_decS0           |29     |22      |7       |2       |0       |0       |
|          u_cm0_mtx_default_slave |cm0_mtx_default_slave   |5      |5       |0       |0       |0       |0       |
|        u_cm0_mtx_i_0             |cm0_mtx_i               |163    |163     |0       |35      |0       |0       |
|        u_cm0_mtx_o_1             |cm0_mtx_o               |4      |4       |0       |2       |0       |0       |
|          u_output_arb            |cm0_mtx_arb             |4      |4       |0       |2       |0       |0       |
|        u_cm0_mtx_o_2             |cm0_mtx_o               |2      |2       |0       |1       |0       |0       |
|          u_output_arb            |cm0_mtx_arb             |2      |2       |0       |1       |0       |0       |
|        u_cm0_mtx_o_3             |cm0_mtx_o               |4      |4       |0       |3       |0       |0       |
|          u_output_arb            |cm0_mtx_arb             |4      |4       |0       |3       |0       |0       |
+----------------------------------------------------------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout     Nets  
    #1          1       3613  
    #2          2       1841  
    #3          3       582   
    #4          4       527   
    #5        5-10      740   
    #6        11-50     435   
    #7       51-100      30   
    #8       101-500     1    
    #9        >500       1    
  Average     3.64            

RUN-1002 : start command "export_db SOC_2_times_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1003 : finish command "export_db SOC_2_times_pr.db" in  1.313414s wall, 0.437500s user + 0.000000s system = 0.437500s CPU (33.3%)

RUN-1004 : used memory is 742 MB, reserved memory is 732 MB, peak memory is 830 MB
RUN-1002 : start command "export_bid SOC_2_times_inst.bid"
PRG-1000 : <!-- HMAC is: ea76553325dc059ef5462b3e373b83d4acf2b60063771cdb83e2bd6220d7b312 -->
RUN-1002 : start command "bitgen -bit SOC_2_times.bit"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 12 threads.
BIT-1002 : Init instances completely, inst num: 3584
BIT-1002 : Init pips with 12 threads.
BIT-1002 : Init pips completely, net num: 7838, pip num: 107597
BIT-1002 : Init feedthrough with 12 threads.
BIT-1002 : Init feedthrough completely, num: 111
BIT-1003 : Multithreading accelaration with 12 threads.
BIT-1003 : Generate bitstream completely, there are 3131 valid insts, and 282003 bits set as '1'.
BIT-1004 : the usercode register value: 00000000110000000000000000000000
BIT-1004 : PLL setting string = 1000
BIT-1004 : Generate bits file SOC_2_times.bit.
RUN-1003 : finish command "bitgen -bit SOC_2_times.bit" in  9.649379s wall, 70.343750s user + 0.265625s system = 70.609375s CPU (731.8%)

RUN-1004 : used memory is 763 MB, reserved memory is 755 MB, peak memory is 920 MB
RUN-1002 : start command "backup_run_log run.log ../.logs/phy_1/td_20240418_141556.log"
