m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 d/home/timmy/Git/Learn-VHDL/CH5/CH5-1/simulation/qsim
v\4bit_adder 
!s110 1565884896
!i10b 1
!s100 <E2FQ^<F4671RIM[aH`YM2
IFAKGWTg8VXY4aM7S@0]592
V`JN@9S9cnhjKRR_L]QIcM3
R0
w1565884895
84bit_adder.vo
F4bit_adder.vo
L0 32
OV;L;10.3d;59
r1
!s85 0
31
!s108 1565884896.549335
!s107 4bit_adder.vo|
!s90 -work|work|4bit_adder.vo|
!i113 1
o-work work
n@1344bit_adder@040
