// SPDX-License-Identifier: GPL-2.0 OR X11
/*
 * Copyright (C) 2016 Boundary Devices, Inc.
 */

/dts-v1/;

#include "imx6sx.dtsi"

&iomuxc {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_hog>;

	pinctrl_audmux: audmuxgrp {
		fsl,pins = <
			MX6SX_PAD_SD1_DATA0__AUDMUX_AUD5_RXD	0x1b0b0
			MX6SX_PAD_SD1_DATA1__AUDMUX_AUD5_TXC	0x1b0b0
			MX6SX_PAD_SD1_DATA2__AUDMUX_AUD5_TXFS	0x1b0b0
			MX6SX_PAD_SD1_DATA3__AUDMUX_AUD5_TXD	0x1b0b0
		>;
	};

	pinctrl_bt_rfkill: bt-rfkillgrp {
		fsl,pins = <
#define GP_BT_RFKILL_RESET	<&gpio2 17 GPIO_ACTIVE_LOW>
			MX6SX_PAD_KEY_ROW2__GPIO2_IO_17		0x1b0b0
		>;
	};

	pinctrl_csi_ov5642: csi-ov5642grp {
		fsl,pins = <
			MX6SX_PAD_CSI_MCLK__CSI1_MCLK		0x110b0
			MX6SX_PAD_CSI_PIXCLK__CSI1_PIXCLK	0x110b0
			MX6SX_PAD_CSI_HSYNC__CSI1_HSYNC		0x110b0
			MX6SX_PAD_CSI_VSYNC__CSI1_VSYNC		0x110b0
			MX6SX_PAD_CSI_DATA00__CSI1_DATA_2	0x110b0
			MX6SX_PAD_CSI_DATA01__CSI1_DATA_3	0x110b0
			MX6SX_PAD_CSI_DATA02__CSI1_DATA_4	0x110b0
			MX6SX_PAD_CSI_DATA03__CSI1_DATA_5	0x110b0
			MX6SX_PAD_CSI_DATA04__CSI1_DATA_6	0x110b0
			MX6SX_PAD_CSI_DATA05__CSI1_DATA_7	0x110b0
			MX6SX_PAD_CSI_DATA06__CSI1_DATA_8	0x110b0
			MX6SX_PAD_CSI_DATA07__CSI1_DATA_9	0x110b0

#define GP_OV5642_RESET		<&gpio4 2 GPIO_ACTIVE_LOW>
			MX6SX_PAD_NAND_CE1_B__GPIO4_IO_2	0x30b0
#define GP_OV5642_POWER_DOWN	<&gpio4 0 GPIO_ACTIVE_HIGH>
			MX6SX_PAD_NAND_ALE__GPIO4_IO_0		0xb0b0
		>;
	};

	pinctrl_ecspi1: ecspi1grp {
		fsl,pins = <
			MX6SX_PAD_KEY_COL1__ECSPI1_MISO		0x100b1
			MX6SX_PAD_KEY_ROW0__ECSPI1_MOSI		0x100b1
			MX6SX_PAD_KEY_COL0__ECSPI1_SCLK		0x100b1
#define GP_ECSPI1_NOR_CS		<&gpio2 16 GPIO_ACTIVE_LOW>
			MX6SX_PAD_KEY_ROW1__GPIO2_IO_16		0x0b0b1
		>;
	};

	pinctrl_enet1: enet1grp {
		fsl,pins = <
			MX6SX_PAD_ENET1_MDIO__ENET1_MDIO	0x1b0b0
			MX6SX_PAD_ENET1_MDC__ENET1_MDC		0x1b0b0
			MX6SX_PAD_RGMII1_TD0__ENET1_TX_DATA_0	0x30b1
			MX6SX_PAD_RGMII1_TD1__ENET1_TX_DATA_1	0x30b1
			MX6SX_PAD_RGMII1_TD2__ENET1_TX_DATA_2	0x30b1
			MX6SX_PAD_RGMII1_TD3__ENET1_TX_DATA_3	0x30b1
			MX6SX_PAD_RGMII1_TXC__ENET1_RGMII_TXC	0x30b1
			MX6SX_PAD_RGMII1_TX_CTL__ENET1_TX_EN	0x30b1
			MX6SX_PAD_RGMII1_RD0__ENET1_RX_DATA_0	0x3081
			MX6SX_PAD_RGMII1_RD1__ENET1_RX_DATA_1	0x3081
			MX6SX_PAD_RGMII1_RX_CTL__ENET1_RX_EN	0x3081
			MX6SX_PAD_RGMII1_RD2__ENET1_RX_DATA_2	0x3081
			MX6SX_PAD_RGMII1_RD3__ENET1_RX_DATA_3	0x3081
			MX6SX_PAD_RGMII1_RXC__ENET1_RX_CLK	0x3081
#define GP_RGMII1_PHY_RESET		<&gpio2 7 GPIO_ACTIVE_LOW>
			MX6SX_PAD_ENET2_CRS__GPIO2_IO_7		0xb0b0
#define GPIRQ_RGMII1_PHY		<&gpio2 4 IRQ_TYPE_LEVEL_LOW>
			MX6SX_PAD_ENET1_RX_CLK__GPIO2_IO_4	0xb0b0
			MX6SX_PAD_ENET1_TX_CLK__GPIO2_IO_5	0xb0b0
		>;
	};

	pinctrl_enet2: enet2grp {
		fsl,pins = <
			MX6SX_PAD_RGMII2_TD0__ENET2_TX_DATA_0	0x30b1
			MX6SX_PAD_RGMII2_TD1__ENET2_TX_DATA_1	0x30b1
			MX6SX_PAD_RGMII2_TD2__ENET2_TX_DATA_2	0x30b1
			MX6SX_PAD_RGMII2_TD3__ENET2_TX_DATA_3	0x30b1
			MX6SX_PAD_RGMII2_TXC__ENET2_RGMII_TXC	0x30b1
			MX6SX_PAD_RGMII2_TX_CTL__ENET2_TX_EN	0x30b1
			MX6SX_PAD_RGMII2_RD0__ENET2_RX_DATA_0	0x3081
			MX6SX_PAD_RGMII2_RD1__ENET2_RX_DATA_1	0x3081
			MX6SX_PAD_RGMII2_RX_CTL__ENET2_RX_EN	0x3081
			MX6SX_PAD_RGMII2_RD2__ENET2_RX_DATA_2	0x3081
			MX6SX_PAD_RGMII2_RD3__ENET2_RX_DATA_3	0x3081
			MX6SX_PAD_RGMII2_RXC__ENET2_RX_CLK	0x3081
#define GP_RGMII2_PHY_RESET		<&gpio2 6 GPIO_ACTIVE_LOW>
			MX6SX_PAD_ENET2_COL__GPIO2_IO_6		0xb0b0
#define GPIRQ_RGMII2_PHY		<&gpio2 8 IRQ_TYPE_LEVEL_LOW>
			MX6SX_PAD_ENET2_RX_CLK__GPIO2_IO_8	0xb0b0
			MX6SX_PAD_ENET2_TX_CLK__GPIO2_IO_9	0xb0b0
		>;
	};

	pinctrl_flexcan1: flexcan1grp {
		fsl,pins = <
			MX6SX_PAD_QSPI1B_DQS__CAN1_TX		0x1b0b0
			MX6SX_PAD_QSPI1A_SS1_B__CAN1_RX		0x1b0b0
#define GP_CAN1_STANDBY			<&gpio4 27 GPIO_ACTIVE_HIGH>
			MX6SX_PAD_QSPI1B_DATA3__GPIO4_IO_27	0x0b0b0
		>;
	};

	pinctrl_flexcan2: flexcan2grp {
		fsl,pins = <
			MX6SX_PAD_QSPI1A_DQS__CAN2_TX		0x1b0b0
			MX6SX_PAD_QSPI1B_SS1_B__CAN2_RX		0x1b0b0
#define GP_CAN2_STANDBY			<&gpio4 24 GPIO_ACTIVE_HIGH>
			MX6SX_PAD_QSPI1B_DATA0__GPIO4_IO_24	0x0b0b0
		>;
	};

	pinctrl_hog: hoggrp {
		fsl,pins = <
			MX6SX_PAD_NAND_CE0_B__GPIO4_IO_1	0x1b0b0
			MX6SX_PAD_NAND_WE_B__GPIO4_IO_14	0x1b0b0
			MX6SX_PAD_NAND_WP_B__GPIO4_IO_15	0x1b0b0
			MX6SX_PAD_NAND_READY_B__GPIO4_IO_13	0x1b0b0
			MX6SX_PAD_QSPI1A_DATA0__GPIO4_IO_16	0x1b0b0
			MX6SX_PAD_QSPI1A_DATA1__GPIO4_IO_17	0x1b0b0
			MX6SX_PAD_QSPI1A_DATA2__GPIO4_IO_18	0x1b0b0
			MX6SX_PAD_QSPI1A_DATA3__GPIO4_IO_19	0x1b0b0
#define GP_WIFI_PASS			<&gpio4 6 GPIO_ACTIVE_HIGH>
			MX6SX_PAD_NAND_DATA02__GPIO4_IO_6	0x030b1
#define GP_WIFI_FAIL			<&gpio4 4 GPIO_ACTIVE_HIGH>
			MX6SX_PAD_NAND_DATA00__GPIO4_IO_4	0x030b1
#define GP_WIFI_TEST			<&gpio4 7 GPIO_ACTIVE_LOW>
			MX6SX_PAD_NAND_DATA03__GPIO4_IO_7	0x0b0b1
			/* Test points */
			MX6SX_PAD_NAND_DATA04__GPIO4_IO_8	0x1b0b0
		>;
	};

	pinctrl_i2c1: i2c1grp {
		fsl,pins = <
			MX6SX_PAD_GPIO1_IO00__I2C1_SCL		0x4001b8b1
			MX6SX_PAD_GPIO1_IO01__I2C1_SDA		0x4001b8b1
		>;
	};

	pinctrl_i2c1_1: i2c1-1grp {
		fsl,pins = <
#define GP_I2C1_SCL	<&gpio1 0 GPIO_ACTIVE_HIGH>
			MX6SX_PAD_GPIO1_IO00__GPIO1_IO_0	0x4001b8b1
#define GP_I2C1_SDA	<&gpio1 1 GPIO_ACTIVE_HIGH>
			MX6SX_PAD_GPIO1_IO01__GPIO1_IO_1	0x4001b8b1
		>;
	};

	pinctrl_i2c2: i2c2grp {
		fsl,pins = <
			MX6SX_PAD_GPIO1_IO02__I2C2_SCL		0x4001b8b1
			MX6SX_PAD_GPIO1_IO03__I2C2_SDA		0x4001b8b1
		>;
	};

	pinctrl_i2c2_1: i2c2-1grp {
		fsl,pins = <
#define GP_I2C2_SCL	<&gpio1 2 GPIO_ACTIVE_HIGH>
			MX6SX_PAD_GPIO1_IO02__GPIO1_IO_2	0x4001b8b1
#define GP_I2C2_SDA	<&gpio1 3 GPIO_ACTIVE_HIGH>
			MX6SX_PAD_GPIO1_IO03__GPIO1_IO_3	0x4001b8b1
		>;
	};

	pinctrl_i2c2_tfp410: i2c2-tfp410grp {
		fsl,pins = <
#define GPIRQ_I2C2_TFP410	<&gpio4 3 IRQ_TYPE_EDGE_FALLING>
			MX6SX_PAD_NAND_CLE__GPIO4_IO_3		0x1b0b0
#define GP_I2C2_TFP410_I2C_SEL  <&gpio4 12 GPIO_ACTIVE_HIGH>
			MX6SX_PAD_NAND_RE_B__GPIO4_IO_12	0x1b0b0
		>;
	};

	pinctrl_i2c3: i2c3grp {
		fsl,pins = <
			MX6SX_PAD_KEY_COL4__I2C3_SCL		0x4001b8b1
			MX6SX_PAD_KEY_ROW4__I2C3_SDA		0x4001b8b1
#define GPIRQ_I2C3_J18	<&gpio4 25 IRQ_TYPE_EDGE_FALLING>
#define GP_I2C3_J18	<&gpio4 25 GPIO_ACTIVE_LOW>
			MX6SX_PAD_QSPI1B_DATA1__GPIO4_IO_25	0x1b0b0
		>;
	};

	pinctrl_i2c3_1: i2c3-1grp {
		fsl,pins = <
#define GP_I2C3_SCL	<&gpio2 14 GPIO_ACTIVE_HIGH>
			MX6SX_PAD_KEY_COL4__GPIO2_IO_14		0x4001b8b1
#define GP_I2C3_SDA	<&gpio2 19 GPIO_ACTIVE_HIGH>
			MX6SX_PAD_KEY_ROW4__GPIO2_IO_19		0x4001b8b1
		>;
	};

	pinctrl_lcdif1: lcdif1grp {
		fsl,pins = <
			MX6SX_PAD_LCD1_CLK__LCDIF1_CLK		0x4001b0b0
			MX6SX_PAD_LCD1_ENABLE__LCDIF1_ENABLE	0x4001b0b0
			MX6SX_PAD_LCD1_HSYNC__LCDIF1_HSYNC	0x4001b0b0
			MX6SX_PAD_LCD1_VSYNC__LCDIF1_VSYNC	0x4001b0b0
			MX6SX_PAD_LCD1_RESET__GPIO3_IO_27	0x4001b0b0
			MX6SX_PAD_LCD1_DATA00__LCDIF1_DATA_0	0x4001b0b0
			MX6SX_PAD_LCD1_DATA01__LCDIF1_DATA_1	0x4001b0b0
			MX6SX_PAD_LCD1_DATA02__LCDIF1_DATA_2	0x4001b0b0
			MX6SX_PAD_LCD1_DATA03__LCDIF1_DATA_3	0x4001b0b0
			MX6SX_PAD_LCD1_DATA04__LCDIF1_DATA_4	0x4001b0b0
			MX6SX_PAD_LCD1_DATA05__LCDIF1_DATA_5	0x4001b0b0
			MX6SX_PAD_LCD1_DATA06__LCDIF1_DATA_6	0x4001b0b0
			MX6SX_PAD_LCD1_DATA07__LCDIF1_DATA_7	0x4001b0b0
			MX6SX_PAD_LCD1_DATA08__LCDIF1_DATA_8	0x4001b0b0
			MX6SX_PAD_LCD1_DATA09__LCDIF1_DATA_9	0x4001b0b0
			MX6SX_PAD_LCD1_DATA10__LCDIF1_DATA_10	0x4001b0b0
			MX6SX_PAD_LCD1_DATA11__LCDIF1_DATA_11	0x4001b0b0
			MX6SX_PAD_LCD1_DATA12__LCDIF1_DATA_12	0x4001b0b0
			MX6SX_PAD_LCD1_DATA13__LCDIF1_DATA_13	0x4001b0b0
			MX6SX_PAD_LCD1_DATA14__LCDIF1_DATA_14	0x4001b0b0
			MX6SX_PAD_LCD1_DATA15__LCDIF1_DATA_15	0x4001b0b0
			MX6SX_PAD_LCD1_DATA16__LCDIF1_DATA_16	0x4001b0b0
			MX6SX_PAD_LCD1_DATA17__LCDIF1_DATA_17	0x4001b0b0
			MX6SX_PAD_LCD1_DATA18__LCDIF1_DATA_18	0x4001b0b0
			MX6SX_PAD_LCD1_DATA19__LCDIF1_DATA_19	0x4001b0b0
			MX6SX_PAD_LCD1_DATA20__LCDIF1_DATA_20	0x4001b0b0
			MX6SX_PAD_LCD1_DATA21__LCDIF1_DATA_21	0x4001b0b0
			MX6SX_PAD_LCD1_DATA22__LCDIF1_DATA_22	0x4001b0b0
			MX6SX_PAD_LCD1_DATA23__LCDIF1_DATA_23	0x4001b0b0
		>;
	};

	pinctrl_lvds: lvdsgrp {
		fsl,pins = <
#define GP_LVDS_ENABLE			<&gpio4 21 GPIO_ACTIVE_HIGH>
			MX6SX_PAD_QSPI1A_SCLK__GPIO4_IO_21	0xb0b0
		>;
	};

	pinctrl_pcie: pciegrp {
		fsl,pins = <
#define GP_PCIE_RESET			<&gpio4 10 GPIO_ACTIVE_LOW>
			MX6SX_PAD_NAND_DATA06__GPIO4_IO_10	0x30b0
#define GP_PCIE_DISABLE			<&gpio4 11 GPIO_ACTIVE_HIGH>
			MX6SX_PAD_NAND_DATA07__GPIO4_IO_11	0x30b0
#define GP_PCIE_WAKE			<&gpio4 9 GPIO_ACTIVE_LOW>
			MX6SX_PAD_NAND_DATA05__GPIO4_IO_9	0x30b0
		>;
	};

	pinctrl_pwm4: pwm4grp {
		fsl,pins = <
			MX6SX_PAD_GPIO1_IO13__PWM4_OUT		0x110b0
		>;
	};

	pinctrl_reg_wifi_1p8v: reg-wifi-1p8vgrp {
		fsl,pins = <
#define GP_REG_WIFI_1P8V_EN	<&gpio4 5 GPIO_ACTIVE_HIGH>
			MX6SX_PAD_NAND_DATA01__GPIO4_IO_5	0x030b0
		>;
	};

	pinctrl_reg_wifi_3p3v: reg-wifi-3p3vgrp {
		fsl,pins = <
#define GP_REG_WIFI_3P3V_EN	<&gpio6 1 GPIO_ACTIVE_HIGH>
			MX6SX_PAD_SD1_CMD__GPIO6_IO_1		0x030b0
		>;
	};

	pinctrl_reg_wlan: reg-wlangrp {
		fsl,pins = <
#define GP_REG_WLAN_EN	<&gpio7 6 GPIO_ACTIVE_HIGH>
			MX6SX_PAD_SD3_DATA4__GPIO7_IO_6		0x1b0b0
			MX6SX_PAD_GPIO1_IO11__CCM_CLKO1		0x000b0
		>;
	};

	pinctrl_sgtl5000: sgtl5000grp {
		fsl,pins = <
			MX6SX_PAD_GPIO1_IO12__CCM_CLKO2		0x000b0
#define GP_SGTL5000_HP_DETECT		<&gpio2 0 GPIO_ACTIVE_LOW>
			MX6SX_PAD_ENET1_COL__GPIO2_IO_0		0x1b0b0
#define GP_SGTL5000_MIC_DETECT		<&gpio2 1 GPIO_ACTIVE_LOW>
			MX6SX_PAD_ENET1_CRS__GPIO2_IO_1		0x1b0b0
#define GP_SGTL5000_MUTE		<&gpio4 22 GPIO_ACTIVE_LOW>
			MX6SX_PAD_QSPI1A_SS0_B__GPIO4_IO_22	0xb0b0
		>;
	};

	pinctrl_uart1: uart1grp {
		fsl,pins = <
			MX6SX_PAD_GPIO1_IO04__UART1_DCE_TX	0x1b0b1
			MX6SX_PAD_GPIO1_IO05__UART1_DCE_RX	0x1b0b1
		>;
	};

	pinctrl_uart2: uart2grp {
		fsl,pins = <
			MX6SX_PAD_GPIO1_IO06__UART2_DCE_TX	0x1b0b1
			MX6SX_PAD_GPIO1_IO07__UART2_DCE_RX	0x1b0b1
		>;
	};

	pinctrl_uart3: uart3grp {
		fsl,pins = <
			MX6SX_PAD_QSPI1B_SS0_B__UART3_DCE_TX	0x1b0b1
			MX6SX_PAD_QSPI1B_SCLK__UART3_DCE_RX	0x1b0b1
			MX6SX_PAD_SD3_DATA6__UART3_DCE_RTS	0x1b0b1
			MX6SX_PAD_SD3_DATA7__UART3_DCE_CTS	0x1b0b1
		>;
	};

	pinctrl_uart5: uart5grp {
		fsl,pins = <
			MX6SX_PAD_KEY_COL3__UART5_DCE_TX	0x1b0b1
			MX6SX_PAD_KEY_ROW3__UART5_DCE_RX	0x1b0b1
		>;
	};

	pinctrl_usbotg1: usbotg1grp {
		fsl,pins = <
			MX6SX_PAD_GPIO1_IO08__USB_OTG1_OC	0x1b0b0
			MX6SX_PAD_GPIO1_IO10__ANATOP_OTG1_ID	0x170b1
		>;
	};

	pinctrl_usbotg1_vbus: usbotg1-vbusgrp {
		fsl,pins = <
#define GP_USB_OTG1_PWR			<&gpio1 9 GPIO_ACTIVE_HIGH>
			MX6SX_PAD_GPIO1_IO09__GPIO1_IO_9	0x1b0b0
		>;
	};

	pinctrl_usbotg2: usbotg2grp {
		fsl,pins = <
#define GP_USB_HUB_RESET		<&gpio4 26 GPIO_ACTIVE_LOW>
			MX6SX_PAD_QSPI1B_DATA2__GPIO4_IO_26	0xb0b0
		>;
	};

	pinctrl_usdhc2_50mhz: usdhc2-50mhzgrp {
		fsl,pins = <
			MX6SX_PAD_SD2_CLK__USDHC2_CLK		0x10071
			MX6SX_PAD_SD2_CMD__USDHC2_CMD		0x1f071
			MX6SX_PAD_SD2_DATA0__USDHC2_DATA0	0x1f071
			MX6SX_PAD_SD2_DATA1__USDHC2_DATA1	0x1f071
			MX6SX_PAD_SD2_DATA2__USDHC2_DATA2	0x1f071
			MX6SX_PAD_SD2_DATA3__USDHC2_DATA3	0x1f071
#define GP_USDHC2_CD			<&gpio2 12 GPIO_ACTIVE_LOW>
			MX6SX_PAD_KEY_COL2__GPIO2_IO_12		0x1b0b0
		>;
	};

	pinctrl_usdhc3_50mhz: usdhc3-50mhzgrp {
		fsl,pins = <
			MX6SX_PAD_SD3_CLK__USDHC3_CLK		0x10071
			MX6SX_PAD_SD3_CMD__USDHC3_CMD		0x17071
			MX6SX_PAD_SD3_DATA0__USDHC3_DATA0	0x17071
			MX6SX_PAD_SD3_DATA1__USDHC3_DATA1	0x17071
			MX6SX_PAD_SD3_DATA2__USDHC3_DATA2	0x17071
			MX6SX_PAD_SD3_DATA3__USDHC3_DATA3	0x17071
#define GPIRQ_WL1271 	<&gpio7 7 IRQ_TYPE_LEVEL_HIGH>
			MX6SX_PAD_SD3_DATA5__GPIO7_IO_7		0x1b0b0
		>;
	};

	pinctrl_usdhc3_100mhz: usdhc3-100mhzgrp {
		fsl,pins = <
			MX6SX_PAD_SD3_CLK__USDHC3_CLK		0x100b9
			MX6SX_PAD_SD3_CMD__USDHC3_CMD		0x170b9
			MX6SX_PAD_SD3_DATA0__USDHC3_DATA0	0x170b9
			MX6SX_PAD_SD3_DATA1__USDHC3_DATA1	0x170b9
			MX6SX_PAD_SD3_DATA2__USDHC3_DATA2	0x170b9
			MX6SX_PAD_SD3_DATA3__USDHC3_DATA3	0x170b9
		>;
	};

	pinctrl_usdhc3_200mhz: usdhc3-200mhzgrp {
		fsl,pins = <
			MX6SX_PAD_SD3_CLK__USDHC3_CLK		0x100f9
			MX6SX_PAD_SD3_CMD__USDHC3_CMD		0x170f9
			MX6SX_PAD_SD3_DATA0__USDHC3_DATA0	0x170f9
			MX6SX_PAD_SD3_DATA1__USDHC3_DATA1	0x170f9
			MX6SX_PAD_SD3_DATA2__USDHC3_DATA2	0x170f9
			MX6SX_PAD_SD3_DATA3__USDHC3_DATA3	0x170f9
		>;
	};

	pinctrl_usdhc4_50mhz: usdhc4-50mhzgrp {
		fsl,pins = <
			MX6SX_PAD_SD4_CLK__USDHC4_CLK		0x10071
			MX6SX_PAD_SD4_CMD__USDHC4_CMD		0x17071
			MX6SX_PAD_SD4_RESET_B__USDHC4_RESET_B	0x17071
			MX6SX_PAD_SD4_DATA0__USDHC4_DATA0	0x17071
			MX6SX_PAD_SD4_DATA1__USDHC4_DATA1	0x17071
			MX6SX_PAD_SD4_DATA2__USDHC4_DATA2	0x17071
			MX6SX_PAD_SD4_DATA3__USDHC4_DATA3	0x17071
			MX6SX_PAD_SD4_DATA4__USDHC4_DATA4	0x17071
			MX6SX_PAD_SD4_DATA5__USDHC4_DATA5	0x17071
			MX6SX_PAD_SD4_DATA6__USDHC4_DATA6	0x17071
			MX6SX_PAD_SD4_DATA7__USDHC4_DATA7	0x17071
		>;
	};
	pinctrl_usdhc4_100mhz: usdhc4-100mhzgrp {
		fsl,pins = <
			MX6SX_PAD_SD4_CLK__USDHC4_CLK		0x100b9
			MX6SX_PAD_SD4_CMD__USDHC4_CMD		0x170b9
			MX6SX_PAD_SD4_DATA0__USDHC4_DATA0	0x170b9
			MX6SX_PAD_SD4_DATA1__USDHC4_DATA1	0x170b9
			MX6SX_PAD_SD4_DATA2__USDHC4_DATA2	0x170b9
			MX6SX_PAD_SD4_DATA3__USDHC4_DATA3	0x170b9
			MX6SX_PAD_SD4_DATA4__USDHC4_DATA4	0x170b9
			MX6SX_PAD_SD4_DATA5__USDHC4_DATA5	0x170b9
			MX6SX_PAD_SD4_DATA6__USDHC4_DATA6	0x170b9
			MX6SX_PAD_SD4_DATA7__USDHC4_DATA7	0x170b9
		>;
	};

	pinctrl_usdhc4_200mhz: usdhc4-200mhzgrp {
		fsl,pins = <
			MX6SX_PAD_SD4_CLK__USDHC4_CLK		0x100f9
			MX6SX_PAD_SD4_CMD__USDHC4_CMD		0x170f9
			MX6SX_PAD_SD4_DATA0__USDHC4_DATA0	0x170f9
			MX6SX_PAD_SD4_DATA1__USDHC4_DATA1	0x170f9
			MX6SX_PAD_SD4_DATA2__USDHC4_DATA2	0x170f9
			MX6SX_PAD_SD4_DATA3__USDHC4_DATA3	0x170f9
			MX6SX_PAD_SD4_DATA4__USDHC4_DATA4	0x170f9
			MX6SX_PAD_SD4_DATA5__USDHC4_DATA5	0x170f9
			MX6SX_PAD_SD4_DATA6__USDHC4_DATA6	0x170f9
			MX6SX_PAD_SD4_DATA7__USDHC4_DATA7	0x170f9
		>;
	};
};

/ {
	model = "Freescale i.MX6 SoloX Nitrogen6sx Board";
	compatible = "fsl,imx6sx-nitrogen6sx", "fsl,imx6sx";

	aliases {
		fb_lcd = &lcdif1;
		fb_lvds = &lcdif2;
		lcd = &display0;
		lvds = &display1;
		ldb = &ldb;
		mmc0 = &usdhc2;
		mmc1 = &usdhc4;
		mmc2 = &usdhc3;
		t_lcd = &t_lcd;
		t_lvds = &t_lvds;
		ts_egalax = &ts_egalax;
		ts_ft5x06 = &ts_ft5x06;
	};

	backlight-lvds {
		compatible = "pwm-backlight";
		pwms = <&pwm4 0 5000000 0>;
		brightness-levels = <0 4 8 16 32 64 128 255>;
		default-brightness-level = <6>;
		fb-names = "mxs-lcdif2";
		power-supply = <&reg_3p3v>;
	};

	bt-rfkill {
		pinctrl-names = "default";
		pinctrl-0 = <&pinctrl_bt_rfkill>;
		compatible = "net,rfkill-gpio";
		name = "bt-rfkill";
		type = <2>;     /* bluetooth */
		reset-gpios = GP_BT_RFKILL_RESET;
		status = "okay";
	};

	clocks {
	        codec_osc: anaclk2 {
		        #clock-cells = <0>;
		        compatible = "fixed-clock";
		        clock-frequency = <24576000>;
		};
	};

	memory@80000000 {
		device_type = "memory";
		reg = <0x80000000 0x40000000>;
	};

	pxp-v4l2-out {
		compatible = "fsl,imx6sx-pxp-v4l2", "fsl,imx6sl-pxp-v4l2";
		status = "okay";
	};

	reg_1p8v: regulator-1v8 {
		compatible = "regulator-fixed";
		regulator-name = "1P8V";
		regulator-min-microvolt = <1800000>;
		regulator-max-microvolt = <1800000>;
		regulator-always-on;
	};

	reg_2p5v: regulator-2v5 {
		compatible = "regulator-fixed";
		regulator-name = "2P5V";
		regulator-min-microvolt = <2500000>;
		regulator-max-microvolt = <2500000>;
		regulator-always-on;
	};

	reg_3p3v: regulator-3v3 {
		compatible = "regulator-fixed";
		regulator-name = "3P3V";
		regulator-min-microvolt = <3300000>;
		regulator-max-microvolt = <3300000>;
		regulator-always-on;
	};

	reg_usb_otg1_vbus: regulator-usb-otg1-vbus {
		pinctrl-names = "default";
		pinctrl-0 = <&pinctrl_usbotg1_vbus>;
		compatible = "regulator-fixed";
		regulator-name = "usb_otg1_vbus";
		regulator-min-microvolt = <5000000>;
		regulator-max-microvolt = <5000000>;
		gpio = GP_USB_OTG1_PWR;
		enable-active-high;
	};

	reg_wifi_3p3v: regulator-wifi-3v3 {
		compatible = "regulator-fixed";
		pinctrl-names = "default";
		pinctrl-0 = <&pinctrl_reg_wifi_3p3v>;
		regulator-name = "wifi_3P3V";
		regulator-min-microvolt = <3300000>;
		regulator-max-microvolt = <3300000>;
		startup-delay-us = <5000>;
		gpio = GP_REG_WIFI_3P3V_EN;
		enable-active-high;
	};

	reg_wifi_1p8v: regulator-wifi-1v8 {
		compatible = "regulator-fixed";
		pinctrl-names = "default";
		pinctrl-0 = <&pinctrl_reg_wifi_1p8v>;
		regulator-name = "wifi_1P8V";
		regulator-min-microvolt = <1800000>;
		regulator-max-microvolt = <1800000>;
		startup-delay-us = <400000>;
		gpio = GP_REG_WIFI_1P8V_EN;
		enable-active-high;
		vin-supply = <&reg_wifi_3p3v>;
	};

	reg_wlan_en: regulator-wlan {
		pinctrl-names = "default";
		pinctrl-0 = <&pinctrl_reg_wlan>;
		compatible = "regulator-fixed";
		clocks = <&clks IMX6SX_CLK_CKO>;
		clock-names = "slow";
		regulator-name = "wlan-en";
		regulator-min-microvolt = <3300000>;
		regulator-max-microvolt = <3300000>;
		startup-delay-us = <70000>;
		gpio = GP_REG_WLAN_EN;
		enable-active-high;
		vin-supply = <&reg_wifi_1p8v>;
	};

	sound-sgtl5000 {
		compatible = "fsl,imx6sx-nitrogen6sx-sgtl5000",
			     "fsl,imx-audio-sgtl5000";
		model = "sgtl5000-audio";
		ssi-controller = <&ssi1>;
		audio-codec = <&sgtl5000>;
		audio-routing =
			"MIC_IN", "Mic Jack",
			"Mic Jack", "Mic Bias",
			"Headphone Jack", "HP_OUT",
			"Line Out Jack", "LINE_OUT";
		mux-int-port = <1>;
		mux-ext-port = <5>;
		line-out-mute-gpios = GP_SGTL5000_MUTE;
	};
};

&audmux {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_audmux>;
	status = "okay";
};

&clks {
	assigned-clocks = <&clks IMX6SX_PLL4_BYPASS_SRC>,
			  <&clks IMX6SX_PLL4_BYPASS>,
			  <&clks IMX6SX_CLK_CKO>,
			  <&clks IMX6SX_CLK_CKO1_SEL>,
			  <&clks IMX6SX_CLK_PLL4_POST_DIV>;
	assigned-clock-parents = <&clks IMX6SX_CLK_LVDS2_IN>,
				 <&clks IMX6SX_PLL4_BYPASS_SRC>,
				 <&clks IMX6SX_CLK_CKO1>,
				 <&clks IMX6SX_CLK_CKIL>;
	assigned-clock-rates = <0>, <0>, <0>, <0>, <24576000>;
};

&csi1 {
	status = "okay";

	port {
		csi1_ep: endpoint {
			remote-endpoint = <&ov5642_ep>;
		};
	};
};

&csi2 {
	status = "okay";
	port {
		csi2_ep: endpoint {
			remote-endpoint = <&vadc_ep>;
		};
	};
};

&dcic1 {
	dcic_id = <0>;
	dcic_mux = "dcic-lcdif1";
	status = "okay";
};

&dcic2 {
	dcic_id = <1>;
	dcic_mux = "dcic-lvds";
	status = "okay";
};

&ecspi1 {
	cs-gpios = GP_ECSPI1_NOR_CS;
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_ecspi1>;
	status = "okay";

	flash: flash@0 {
		compatible = "jedec,spi-nor";
		spi-max-frequency = <20000000>;
		reg = <0>;
		#address-cells = <1>;
		#size-cells = <1>;
		partition@0 {
			label = "U-Boot";
			reg = <0x0 0xC0000>;
			read-only;
		};
		partition@C0000 {
			label = "env";
			reg = <0xC0000 0x2000>;
			read-only;
		};
		partition@C2000 {
			label = "Kernel";
			reg = <0xC2000 0x13e000>;
		};
	};
};

&fec1 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_enet1>;
	phy-mode = "rgmii-id";
#if 0
	phy-reset-gpios = GP_RGMII1_PHY_RESET;
#endif
	phy-handle = <&ethphy1>;
	phy-supply = <&reg_3p3v>;
	fsl,magic-packet;
	status = "okay";

	mdio {
		#address-cells = <1>;
		#size-cells = <0>;

		ethphy1: ethernet-phy@4 {
			compatible = "ethernet-phy-ieee802.3-c22";
			reg = <4>;
			interrupts-extended = GPIRQ_RGMII1_PHY;
		};

		ethphy2: ethernet-phy@5 {
			compatible = "ethernet-phy-ieee802.3-c22";
			reg = <5>;
			interrupts-extended = GPIRQ_RGMII2_PHY;
		};
	};
};

&fec2 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_enet2>;
	phy-mode = "rgmii-id";
#if 0
	phy-reset-gpios = GP_RGMII2_PHY_RESET;
#endif
	phy-handle = <&ethphy2>;
	phy-supply = <&reg_3p3v>;
	fsl,magic-packet;
	skip-mdio;
	status = "okay";
};

&flexcan1 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_flexcan1>;
	trx-stby-gpio = GP_CAN1_STANDBY;
	status = "okay";
};

&flexcan2 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_flexcan2>;
	trx-stby-gpio = GP_CAN2_STANDBY;
	status = "okay";
};

&i2c1 {
	clock-frequency = <100000>;
	pinctrl-names = "default", "gpio";
	pinctrl-0 = <&pinctrl_i2c1>;
	pinctrl-1 = <&pinctrl_i2c1_1>;
	scl-gpios = GP_I2C1_SCL;
	sda-gpios = GP_I2C1_SDA;
	status = "okay";

	sgtl5000: sgtl5000@a {
		compatible = "fsl,sgtl5000";
		pinctrl-names = "default";
		pinctrl-0 = <&pinctrl_sgtl5000>;
		reg = <0x0a>;
		clocks = <&clks IMX6SX_CLK_CKO2>;
		VDDA-supply = <&reg_1p8v>;
		VDDIO-supply = <&reg_1p8v>;
		VDDD-supply = <&reg_1p8v>;
		assigned-clocks = <&clks IMX6SX_CLK_CKO2_SEL>,
				  <&clks IMX6SX_CLK_CKO2>;
		assigned-clock-parents = <&clks IMX6SX_CLK_OSC>;
		assigned-clock-rates = <0>, <24000000>;
	};
};

&i2c2 {
	clock-frequency = <100000>;
	pinctrl-names = "default", "gpio";
	pinctrl-0 = <&pinctrl_i2c2>;
	pinctrl-1 = <&pinctrl_i2c2_1>;
	scl-gpios = GP_I2C2_SCL;
	sda-gpios = GP_I2C2_SDA;
	status = "okay";
	tfp410@38 {
		compatible = "tfp410";
		pinctrl-names = "default";
		pinctrl-0 = <&pinctrl_i2c2_tfp410>;
		reg = <0x38>;
		interrupts-extended = GPIRQ_I2C2_TFP410;
		i2c_sel-gpios = GP_I2C2_TFP410_I2C_SEL;
		display_id = "mxs-lcdif";
	};

	/* pcie i2c */
};

&i2c3 {
        clock-frequency = <100000>;
	pinctrl-names = "default", "gpio";
	pinctrl-0 = <&pinctrl_i2c3>;
	pinctrl-1 = <&pinctrl_i2c3_1>;
	scl-gpios = GP_I2C3_SCL;
	sda-gpios = GP_I2C3_SDA;
	status = "okay";

	ts_egalax: touchscreen@4 {
		compatible = "eeti,egalax_ts";
		interrupts-extended = GPIRQ_I2C3_J18;
		reg = <0x04>;
		status = "disabled";
		wakeup-gpios = GP_I2C3_J18;
	};

	ts_ft5x06: touchscreen@38 {
		compatible = "edt,ft5x06-ts";
		interrupts-extended = GPIRQ_I2C3_J18;
		reg = <0x38>;
		status = "disabled";
		wakeup-gpios = GP_I2C3_J18;
	};

	ov5642: ov5642@3c {
		compatible = "ovti,ov5642subdev";
		reg = <0x3c>;
		pinctrl-names = "default";
		pinctrl-0 = <&pinctrl_csi_ov5642>;
		clocks = <&clks IMX6SX_CLK_CSI>;
		clock-names = "xclk";
		DOVDD-supply = <&reg_1p8v>;
		AVDD-supply = <&reg_2p5v>;
		DVDD-supply = <&reg_1p8v>;
		powerdown-gpios = GP_OV5642_POWER_DOWN;
		reset-gpios = GP_OV5642_RESET;
		ipu_id = <0>;
		csi_id = <0>;
		mclk = <24000000>;
		mclk_source = <0>;
		port {
			ov5642_ep: endpoint {
				remote-endpoint = <&csi1_ep>;
			};
		};
	};
};

&lcdif1 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_lcdif1>;
	lcd-supply = <&reg_3p3v>;
	display = <&display0>;
	status = "okay";

	display0: display0 {
		bits-per-pixel = <16>;
		bus-width = <24>;

		display-timings {
			t_lcd: t-lcd-default {
				/* 720p values may be changed in bootscript */
				clock-frequency = <74160000>;
				hactive = <1280>;
				vactive = <720>;
				hback-porch = <220>;
				hfront-porch = <110>;
				vback-porch = <20>;
				vfront-porch = <5>;
				hsync-len = <40>;
				vsync-len = <5>;
				hsync-active = <0>;
				vsync-active = <0>;
				de-active = <1>;
				pixelclk-active = <0>;
			};
		};
	};
};

&lcdif2 {
	lcd-supply = <&reg_3p3v>;
	display = <&display1>;
	disp-dev = "ldb";
	status = "okay";

	assigned-clocks = <&clks IMX6SX_CLK_LCDIF2_SEL>;
	assigned-clock-parents = <&clks IMX6SX_CLK_LDB_DI0>;
	assigned-clock-rates = <0>;

	display1: display1 {
		bits-per-pixel = <16>;
		bus-width = <18>;
	};
};

&ldb {
	status = "okay";

	lvds-channel@0 {
		fsl,data-mapping = "spwg";
		fsl,data-width = <18>;
		crtc = "lcdif2";
		status = "okay";

		display-timings {
			t_lvds: t-lvds-default {
				/* values may be changed in bootscript */
				clock-frequency = <73404600>;
				hactive = <1280>;
				vactive = <800>;
				hback-porch = <40>;
				hfront-porch = <40>;
				vback-porch = <3>;
				vfront-porch = <80>;
				hsync-len = <10>;
				vsync-len = <10>;
			};
		};
	};
};

&pcie {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_pcie>;
	reset-gpios = GP_PCIE_RESET;
	status = "okay";
};

&pwm4 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_pwm4>;
	status = "okay";
};

&pxp {
	status = "okay";
};

&ssi1 {
	status = "okay";
};

&uart1 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_uart1>;
	status = "okay";
};

&uart2 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_uart2>;
	status = "okay";
};

&uart3 { /* for bluetooth */
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_uart3>;
	uart-has-rtscts;
	status = "okay";
};

&uart5 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_uart5>;
	status = "okay";
};

&usbotg1 {
	vbus-supply = <&reg_usb_otg1_vbus>;
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_usbotg1>;
	status = "okay";
};

&usbotg2 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_usbotg2>;
	dr_mode = "host";
	disable-over-current;
	reset-gpios = GP_USB_HUB_RESET;
	status = "okay";
};

&usdhc2 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_usdhc2_50mhz>;
	bus-width = <4>;
	cd-gpios = GP_USDHC2_CD;
	keep-power-in-suspend;
	enable-sdio-wakeup;
	vmmc-supply = <&reg_3p3v>;
	status = "okay";
	wakeup-source;
};

/* TiWi or broadcom or Silex */
&usdhc3 {
	#address-cells = <1>;
	#size-cells = <0>;
	bus-width = <4>;
	cap-power-off-card;
	cap-sdio-irq;
#if 0
	fsl,tuning-start-tap = <20>;
	fsl,tuning-step= <2>;
#endif
	keep-power-in-suspend;
#if 1
	max-clock = <20000000>;
#endif
	non-removable;
#if 0
	pinctrl-names = "default", "state_100mhz", "state_200mhz";
#else
	pinctrl-names = "default";
#endif
	pinctrl-0 = <&pinctrl_usdhc3_50mhz>;
	pinctrl-1 = <&pinctrl_usdhc3_100mhz>;
	pinctrl-2 = <&pinctrl_usdhc3_200mhz>;
	vmmc-supply = <&reg_wlan_en>;
	vqmmc-1-8-v;
	status = "okay";

	brcmf: wifi@1 {
		compatible = "brcm,bcm4329-fmac";
		reg = <1>;
		interrupts-extended = GPIRQ_WL1271;
	};

	wlcore: wlcore@2 {
		compatible = "ti,wl1271";
		interrupts-extended = GPIRQ_WL1271;
		reg = <2>;
		ref-clock-frequency = <38400000>;
	};
};

&usdhc4 {
	pinctrl-names = "default", "state_100mhz", "state_200mhz";
	pinctrl-0 = <&pinctrl_usdhc4_50mhz>;
	pinctrl-1 = <&pinctrl_usdhc4_100mhz>;
	pinctrl-2 = <&pinctrl_usdhc4_200mhz>;
	bus-width = <8>;
	non-removable;
	vqmmc-1-8-v;
	vmmc-supply = <&reg_1p8v>;
	keep-power-in-suspend;
	status = "okay";
};

&vadc {
	vadc_in = <0>;
	csi_id = <1>;
	status = "okay";
	port {
		vadc_ep: endpoint {
			remote-endpoint = <&csi2_ep>;
		};
	};
};
