{
  "processor": "ARM6",
  "manufacturer": "ARM Ltd",
  "year": 1991,
  "schema_version": "1.0",
  "measurements": [
    {
      "workload": "typical",
      "measured_cpi": 1.6667,
      "source": "published_benchmark",
      "source_detail": "ARM publications, ARM6 core @ 30MHz",
      "conditions": {
        "clock_mhz": 20.0,
        "memory_config": "no wait states"
      },
      "uncertainty": 0.133,
      "confidence": "high",
      "date_measured": "2026-01-31",
      "notes": "Derived from arm_benchmark: 18.0 MIPS @ 30.0MHz. Original: ARM6 core, same as ARM610 without cache",
      "source_url": "https://en.wikipedia.org/wiki/ARM_architecture_family"
    },
    {
      "workload": "compute",
      "measured_cpi": 1.4167,
      "source": "published_benchmark",
      "source_detail": "ARM publications, ARM6 core @ 30MHz",
      "conditions": {
        "clock_mhz": 20.0,
        "memory_config": "no wait states"
      },
      "uncertainty": 0.133,
      "confidence": "high",
      "date_measured": "2026-01-31",
      "notes": "Derived from arm_benchmark: 18.0 MIPS @ 30.0MHz. Original: ARM6 core, same as ARM610 without cache",
      "source_url": "https://en.wikipedia.org/wiki/ARM_architecture_family"
    },
    {
      "workload": "memory",
      "measured_cpi": 2.0833,
      "source": "published_benchmark",
      "source_detail": "ARM publications, ARM6 core @ 30MHz",
      "conditions": {
        "clock_mhz": 20.0,
        "memory_config": "no wait states"
      },
      "uncertainty": 0.133,
      "confidence": "high",
      "date_measured": "2026-01-31",
      "notes": "Derived from arm_benchmark: 18.0 MIPS @ 30.0MHz. Original: ARM6 core, same as ARM610 without cache",
      "source_url": "https://en.wikipedia.org/wiki/ARM_architecture_family"
    },
    {
      "workload": "control",
      "measured_cpi": 1.8333,
      "source": "published_benchmark",
      "source_detail": "ARM publications, ARM6 core @ 30MHz",
      "conditions": {
        "clock_mhz": 20.0,
        "memory_config": "no wait states"
      },
      "uncertainty": 0.133,
      "confidence": "high",
      "date_measured": "2026-01-31",
      "notes": "Derived from arm_benchmark: 18.0 MIPS @ 30.0MHz. Original: ARM6 core, same as ARM610 without cache",
      "source_url": "https://en.wikipedia.org/wiki/ARM_architecture_family"
    },
    {
      "workload": "mixed",
      "measured_cpi": 1.6667,
      "source": "published_benchmark",
      "source_detail": "ARM publications, ARM6 core @ 30MHz",
      "conditions": {
        "clock_mhz": 20.0,
        "memory_config": "no wait states"
      },
      "uncertainty": 0.133,
      "confidence": "high",
      "date_measured": "2026-01-31",
      "notes": "Derived from arm_benchmark: 18.0 MIPS @ 30.0MHz. Original: ARM6 core, same as ARM610 without cache",
      "source_url": "https://en.wikipedia.org/wiki/ARM_architecture_family"
    }
  ]
}