==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2013.2
Copyright (C) 2013 Xilinx Inc. All rights reserved.

==============================================================

@I [HLS-10] Setting target device to 'xc7z020clg484-1'
@I [SYN-201] Setting up clock 'default' with a period of 6.66667ns.
@I [SIM-1] CSim done with 0 errors.
@I [HLS-10] Importing test bench file 'test_1080p.bmp' ... 
@I [HLS-10] Importing test bench file 'opencv_top.cpp' ... 
@I [HLS-10] Importing test bench file 'test.cpp' ... 
@W [HLS-40] Cannot find source file cordic.cpp; skipping it.
@I [HLS-10] Analyzing design file 'top.cpp' ... 
@I [HLS-10] Validating synthesis directives ...
@I [HLS-10] Checking synthesizability ...
@W [SYNCHK-23] hls_video_io.h:138: variable-indexed range selection may cause suboptimal QoR.
@I [SYNCHK-10] 0 error(s), 1 warning(s).
@I [HLS-10] Starting code transformations ...
@I [XFORM-502] Unrolling all sub-loops inside loop 'Loop-2.1' in function 'hls::AXIvideo2Mat<32, 1080, 1920, 16>' for pipelining.
@I [XFORM-502] Unrolling all sub-loops inside loop 'Loop-1.1' in function 'hls::arithm_pro<hls::kernel_sub, 1080, 1920, 16, unsigned char, 16, int>' for pipelining.
@I [XFORM-502] Unrolling all sub-loops inside loop 'Loop-1.1' in function 'hls::arithm_pro<hls::kernel_scale, 1080, 1920, 16, unsigned char, 16, int>' for pipelining.
@I [XFORM-502] Unrolling all sub-loops inside loop 'Loop-5.1' in function 'hls::filter_opr<hls::filter2d_kernel, 16, 16, ap_int<8>, int, 1080, 1920, 3, 3>' for pipelining.
@I [XFORM-502] Unrolling all sub-loops inside loop 'Loop-5.1' in function 'hls::filter_opr<hls::erode_kernel, 16, 16, unsigned char, int, 1080, 1920, 3, 3>' for pipelining.
@I [XFORM-502] Unrolling all sub-loops inside loop 'Loop-5.1' in function 'hls::filter_opr<hls::dilate_kernel, 16, 16, unsigned char, int, 1080, 1920, 3, 3>' for pipelining.
@I [XFORM-502] Unrolling all sub-loops inside loop 'Loop-1.1' in function 'hls::Mat2AXIvideo<32, 1080, 1920, 16>' for pipelining.
@I [XFORM-501] Unrolling loop 'Loop-2.1.1' in function 'hls::AXIvideo2Mat<32, 1080, 1920, 16>' completely.
@I [XFORM-501] Unrolling loop 'Loop-2.1.2' in function 'hls::AXIvideo2Mat<32, 1080, 1920, 16>' completely.
@I [XFORM-501] Unrolling loop 'Loop-1.1.1' in function 'hls::arithm_pro<hls::kernel_sub, 1080, 1920, 16, unsigned char, 16, int>' completely.
@I [XFORM-501] Unrolling loop 'Loop-1.1.2' in function 'hls::arithm_pro<hls::kernel_sub, 1080, 1920, 16, unsigned char, 16, int>' completely.
@I [XFORM-501] Unrolling loop 'Loop-1.1.3' in function 'hls::arithm_pro<hls::kernel_sub, 1080, 1920, 16, unsigned char, 16, int>' completely.
@I [XFORM-501] Unrolling loop 'Loop-1.1.1' in function 'hls::arithm_pro<hls::kernel_scale, 1080, 1920, 16, unsigned char, 16, int>' completely.
@I [XFORM-501] Unrolling loop 'Loop-1.1.2' in function 'hls::arithm_pro<hls::kernel_scale, 1080, 1920, 16, unsigned char, 16, int>' completely.
@I [XFORM-501] Unrolling loop 'Loop-1.1.3' in function 'hls::arithm_pro<hls::kernel_scale, 1080, 1920, 16, unsigned char, 16, int>' completely.
@I [XFORM-501] Unrolling loop 'channelloop' in function 'hls::filter_opr<hls::filter2d_kernel, 16, 16, ap_int<8>, int, 1080, 1920, 3, 3>' completely.
@I [XFORM-501] Unrolling loop 'Loop-5.1.1.1' in function 'hls::filter_opr<hls::filter2d_kernel, 16, 16, ap_int<8>, int, 1080, 1920, 3, 3>' completely.
@I [XFORM-501] Unrolling loop 'Loop-5.1.1.1.1' in function 'hls::filter_opr<hls::filter2d_kernel, 16, 16, ap_int<8>, int, 1080, 1920, 3, 3>' completely.
@I [XFORM-501] Unrolling loop 'Loop-5.1.1.2' in function 'hls::filter_opr<hls::filter2d_kernel, 16, 16, ap_int<8>, int, 1080, 1920, 3, 3>' completely.
@I [XFORM-501] Unrolling loop 'Loop-5.1.1.3' in function 'hls::filter_opr<hls::filter2d_kernel, 16, 16, ap_int<8>, int, 1080, 1920, 3, 3>' completely.
@I [XFORM-501] Unrolling loop 'Loop-5.1.1.4' in function 'hls::filter_opr<hls::filter2d_kernel, 16, 16, ap_int<8>, int, 1080, 1920, 3, 3>' completely.
@I [XFORM-501] Unrolling loop 'Loop-5.1.1.5' in function 'hls::filter_opr<hls::filter2d_kernel, 16, 16, ap_int<8>, int, 1080, 1920, 3, 3>' completely.
@I [XFORM-501] Unrolling loop 'Loop-5.1.1.6' in function 'hls::filter_opr<hls::filter2d_kernel, 16, 16, ap_int<8>, int, 1080, 1920, 3, 3>' completely.
@I [XFORM-501] Unrolling loop 'Loop-5.1.1.7' in function 'hls::filter_opr<hls::filter2d_kernel, 16, 16, ap_int<8>, int, 1080, 1920, 3, 3>' completely.
@I [XFORM-501] Unrolling loop 'Loop-5.1.1.8' in function 'hls::filter_opr<hls::filter2d_kernel, 16, 16, ap_int<8>, int, 1080, 1920, 3, 3>' completely.
@I [XFORM-501] Unrolling loop 'Loop-5.1.1.8.1' in function 'hls::filter_opr<hls::filter2d_kernel, 16, 16, ap_int<8>, int, 1080, 1920, 3, 3>' completely.
@I [XFORM-501] Unrolling loop 'channelloop' in function 'hls::filter_opr<hls::erode_kernel, 16, 16, unsigned char, int, 1080, 1920, 3, 3>' completely.
@I [XFORM-501] Unrolling loop 'Loop-5.1.1.1' in function 'hls::filter_opr<hls::erode_kernel, 16, 16, unsigned char, int, 1080, 1920, 3, 3>' completely.
@I [XFORM-501] Unrolling loop 'Loop-5.1.1.1.1' in function 'hls::filter_opr<hls::erode_kernel, 16, 16, unsigned char, int, 1080, 1920, 3, 3>' completely.
@I [XFORM-501] Unrolling loop 'Loop-5.1.1.2' in function 'hls::filter_opr<hls::erode_kernel, 16, 16, unsigned char, int, 1080, 1920, 3, 3>' completely.
@I [XFORM-501] Unrolling loop 'Loop-5.1.1.3' in function 'hls::filter_opr<hls::erode_kernel, 16, 16, unsigned char, int, 1080, 1920, 3, 3>' completely.
@I [XFORM-501] Unrolling loop 'Loop-5.1.1.4' in function 'hls::filter_opr<hls::erode_kernel, 16, 16, unsigned char, int, 1080, 1920, 3, 3>' completely.
@I [XFORM-501] Unrolling loop 'Loop-5.1.1.5' in function 'hls::filter_opr<hls::erode_kernel, 16, 16, unsigned char, int, 1080, 1920, 3, 3>' completely.
@I [XFORM-501] Unrolling loop 'Loop-5.1.1.6' in function 'hls::filter_opr<hls::erode_kernel, 16, 16, unsigned char, int, 1080, 1920, 3, 3>' completely.
@I [XFORM-501] Unrolling loop 'Loop-5.1.1.7' in function 'hls::filter_opr<hls::erode_kernel, 16, 16, unsigned char, int, 1080, 1920, 3, 3>' completely.
@I [XFORM-501] Unrolling loop 'Loop-5.1.1.8' in function 'hls::filter_opr<hls::erode_kernel, 16, 16, unsigned char, int, 1080, 1920, 3, 3>' completely.
@I [XFORM-501] Unrolling loop 'Loop-5.1.1.8.1' in function 'hls::filter_opr<hls::erode_kernel, 16, 16, unsigned char, int, 1080, 1920, 3, 3>' completely.
@I [XFORM-501] Unrolling loop 'channelloop' in function 'hls::filter_opr<hls::dilate_kernel, 16, 16, unsigned char, int, 1080, 1920, 3, 3>' completely.
@I [XFORM-501] Unrolling loop 'Loop-5.1.1.1' in function 'hls::filter_opr<hls::dilate_kernel, 16, 16, unsigned char, int, 1080, 1920, 3, 3>' completely.
@I [XFORM-501] Unrolling loop 'Loop-5.1.1.1.1' in function 'hls::filter_opr<hls::dilate_kernel, 16, 16, unsigned char, int, 1080, 1920, 3, 3>' completely.
@I [XFORM-501] Unrolling loop 'Loop-5.1.1.2' in function 'hls::filter_opr<hls::dilate_kernel, 16, 16, unsigned char, int, 1080, 1920, 3, 3>' completely.
@I [XFORM-501] Unrolling loop 'Loop-5.1.1.3' in function 'hls::filter_opr<hls::dilate_kernel, 16, 16, unsigned char, int, 1080, 1920, 3, 3>' completely.
@I [XFORM-501] Unrolling loop 'Loop-5.1.1.4' in function 'hls::filter_opr<hls::dilate_kernel, 16, 16, unsigned char, int, 1080, 1920, 3, 3>' completely.
@I [XFORM-501] Unrolling loop 'Loop-5.1.1.5' in function 'hls::filter_opr<hls::dilate_kernel, 16, 16, unsigned char, int, 1080, 1920, 3, 3>' completely.
@I [XFORM-501] Unrolling loop 'Loop-5.1.1.6' in function 'hls::filter_opr<hls::dilate_kernel, 16, 16, unsigned char, int, 1080, 1920, 3, 3>' completely.
@I [XFORM-501] Unrolling loop 'Loop-5.1.1.7' in function 'hls::filter_opr<hls::dilate_kernel, 16, 16, unsigned char, int, 1080, 1920, 3, 3>' completely.
@I [XFORM-501] Unrolling loop 'Loop-5.1.1.8' in function 'hls::filter_opr<hls::dilate_kernel, 16, 16, unsigned char, int, 1080, 1920, 3, 3>' completely.
@I [XFORM-501] Unrolling loop 'Loop-5.1.1.8.1' in function 'hls::filter_opr<hls::dilate_kernel, 16, 16, unsigned char, int, 1080, 1920, 3, 3>' completely.
@I [XFORM-501] Unrolling loop 'Loop-1.1.1' in function 'hls::Mat2AXIvideo<32, 1080, 1920, 16>' completely.
@I [XFORM-501] Unrolling loop 'Loop-1.1.2' in function 'hls::Mat2AXIvideo<32, 1080, 1920, 16>' completely.
@I [XFORM-102] Partitioning array 's.val.assign.1' automatically.
@I [XFORM-102] Partitioning array 's.val.assign' automatically.
@I [XFORM-102] Partitioning array 'memtmp.i' automatically.
@I [XFORM-102] Partitioning array 's.val.assign.3' automatically.
@I [XFORM-102] Partitioning array 's.val.assign.2' automatically.
@I [XFORM-102] Partitioning array 'memtmp.i' automatically.
@I [XFORM-102] Partitioning array 's.val.assign.5' automatically.
@I [XFORM-102] Partitioning array 's.val.assign.4' automatically.
@I [XFORM-102] Partitioning array 'memtmp.i' automatically.
@I [XFORM-102] Automatically partitioning streamed array 'img_1.data_stream.V' (top.cpp:57) .
@I [XFORM-102] Automatically partitioning streamed array 'img_0.data_stream.V' (top.cpp:56) .
@I [XFORM-102] Automatically partitioning streamed array 'img_5.data_stream.V' (top.cpp:61) .
@I [XFORM-102] Automatically partitioning streamed array 'img_4.data_stream.V' (top.cpp:60) .
@I [XFORM-102] Automatically partitioning streamed array 'img_2.data_stream.V' (top.cpp:58) .
@I [XFORM-102] Automatically partitioning streamed array 'img_3.data_stream.V' (top.cpp:59) .
@I [XFORM-101] Partitioning array 'pix.val' (top.cpp:62) in dimension 1 completely.
@I [XFORM-101] Partitioning array 'img_1.data_stream.V' (top.cpp:57) in dimension 1 completely.
@I [XFORM-101] Partitioning array 'img_0.data_stream.V' (top.cpp:56) in dimension 1 completely.
@I [XFORM-101] Partitioning array 'img_5.data_stream.V' (top.cpp:61) in dimension 1 completely.
@I [XFORM-101] Partitioning array 'img_4.data_stream.V' (top.cpp:60) in dimension 1 completely.
@I [XFORM-101] Partitioning array 'img_2.data_stream.V' (top.cpp:58) in dimension 1 completely.
@I [XFORM-101] Partitioning array 'img_3.data_stream.V' (top.cpp:59) in dimension 1 completely.
@I [XFORM-712] Applying dataflow to function 'image_filter' (top.cpp:44), detected/extracted 13 process function(s): 'hls::Mat<1080, 1920, 16>::init', 'hls::Mat<1080, 1920, 16>::init', 'hls::Mat<1080, 1920, 16>::init', 'hls::Mat<1080, 1920, 16>::init', 'hls::Mat<1080, 1920, 16>::init', 'hls::Mat<1080, 1920, 16>::init', 'hls::AXIvideo2Mat<32, 1080, 1920, 16>', 'hls::Sobel<1, 0, 3, 16, 16, 1080, 1920, 1080, 1920>', 'hls::SubS<1080, 1920, 16, unsigned char, 16>', 'hls::Scale<1080, 1920, 16, 16, int>', 'hls::Erode<16, 16, 1080, 1920>', 'hls::Dilate<16, 16, 1080, 1920>' and 'hls::Mat2AXIvideo<32, 1080, 1920, 16>'.
@W [XFORM-561] Updating loop lower bound from 0 to 2 for loop 'Loop-3-0' in function 'hls::filter_opr<hls::filter2d_kernel, 16, 16, ap_int<8>, int, 1080, 1920, 3, 3>'.
@W [XFORM-561] Updating loop lower bound from 0 to 5 for loop 'Loop-3' in function 'hls::filter_opr<hls::filter2d_kernel, 16, 16, ap_int<8>, int, 1080, 1920, 3, 3>'.
@W [XFORM-561] Updating loop lower bound from 0 to 2 for loop 'Loop-3-0' in function 'hls::filter_opr<hls::erode_kernel, 16, 16, unsigned char, int, 1080, 1920, 3, 3>'.
@W [XFORM-561] Updating loop lower bound from 0 to 5 for loop 'Loop-3' in function 'hls::filter_opr<hls::erode_kernel, 16, 16, unsigned char, int, 1080, 1920, 3, 3>'.
@W [XFORM-561] Updating loop lower bound from 0 to 2 for loop 'Loop-3-0' in function 'hls::filter_opr<hls::dilate_kernel, 16, 16, unsigned char, int, 1080, 1920, 3, 3>'.
@W [XFORM-561] Updating loop lower bound from 0 to 5 for loop 'Loop-3' in function 'hls::filter_opr<hls::dilate_kernel, 16, 16, unsigned char, int, 1080, 1920, 3, 3>'.
@I [XFORM-401] Performing if-conversion on hyperblock in function 'hls::filter_opr<hls::filter2d_kernel, 16, 16, ap_int<8>, int, 1080, 1920, 3, 3>'... converting 5 basic blocks.
@I [XFORM-401] Performing if-conversion on hyperblock in function 'hls::filter_opr<hls::filter2d_kernel, 16, 16, ap_int<8>, int, 1080, 1920, 3, 3>'... converting 19 basic blocks.
@I [XFORM-401] Performing if-conversion on hyperblock in function 'hls::filter_opr<hls::filter2d_kernel, 16, 16, ap_int<8>, int, 1080, 1920, 3, 3>'... converting 5 basic blocks.
@I [XFORM-401] Performing if-conversion on hyperblock in function 'hls::filter_opr<hls::filter2d_kernel, 16, 16, ap_int<8>, int, 1080, 1920, 3, 3>'... converting 5 basic blocks.
@I [XFORM-401] Performing if-conversion on hyperblock in function 'hls::filter_opr<hls::filter2d_kernel, 16, 16, ap_int<8>, int, 1080, 1920, 3, 3>'... converting 19 basic blocks.
@I [XFORM-401] Performing if-conversion on hyperblock in function 'hls::filter_opr<hls::filter2d_kernel, 16, 16, ap_int<8>, int, 1080, 1920, 3, 3>'... converting 5 basic blocks.
@I [XFORM-401] Performing if-conversion on hyperblock in function 'hls::filter_opr<hls::filter2d_kernel, 16, 16, ap_int<8>, int, 1080, 1920, 3, 3>'... converting 5 basic blocks.
@I [XFORM-401] Performing if-conversion on hyperblock in function 'hls::filter_opr<hls::filter2d_kernel, 16, 16, ap_int<8>, int, 1080, 1920, 3, 3>'... converting 19 basic blocks.
@I [XFORM-401] Performing if-conversion on hyperblock in function 'hls::filter_opr<hls::filter2d_kernel, 16, 16, ap_int<8>, int, 1080, 1920, 3, 3>'... converting 5 basic blocks.
@I [XFORM-401] Performing if-conversion on hyperblock in function 'hls::filter_opr<hls::filter2d_kernel, 16, 16, ap_int<8>, int, 1080, 1920, 3, 3>'... converting 2 basic blocks.
@I [XFORM-401] Performing if-conversion on hyperblock in function 'hls::filter_opr<hls::erode_kernel, 16, 16, unsigned char, int, 1080, 1920, 3, 3>'... converting 3 basic blocks.
@I [XFORM-401] Performing if-conversion on hyperblock in function 'hls::filter_opr<hls::erode_kernel, 16, 16, unsigned char, int, 1080, 1920, 3, 3>'... converting 13 basic blocks.
@I [XFORM-401] Performing if-conversion on hyperblock in function 'hls::filter_opr<hls::erode_kernel, 16, 16, unsigned char, int, 1080, 1920, 3, 3>'... converting 3 basic blocks.
@I [XFORM-401] Performing if-conversion on hyperblock in function 'hls::filter_opr<hls::erode_kernel, 16, 16, unsigned char, int, 1080, 1920, 3, 3>'... converting 13 basic blocks.
@I [XFORM-401] Performing if-conversion on hyperblock in function 'hls::filter_opr<hls::erode_kernel, 16, 16, unsigned char, int, 1080, 1920, 3, 3>'... converting 3 basic blocks.
@I [XFORM-401] Performing if-conversion on hyperblock in function 'hls::filter_opr<hls::erode_kernel, 16, 16, unsigned char, int, 1080, 1920, 3, 3>'... converting 13 basic blocks.
@I [XFORM-401] Performing if-conversion on hyperblock in function 'hls::filter_opr<hls::erode_kernel, 16, 16, unsigned char, int, 1080, 1920, 3, 3>'... converting 2 basic blocks.
@I [XFORM-401] Performing if-conversion on hyperblock in function 'hls::filter_opr<hls::dilate_kernel, 16, 16, unsigned char, int, 1080, 1920, 3, 3>'... converting 3 basic blocks.
@I [XFORM-401] Performing if-conversion on hyperblock in function 'hls::filter_opr<hls::dilate_kernel, 16, 16, unsigned char, int, 1080, 1920, 3, 3>'... converting 13 basic blocks.
@I [XFORM-401] Performing if-conversion on hyperblock in function 'hls::filter_opr<hls::dilate_kernel, 16, 16, unsigned char, int, 1080, 1920, 3, 3>'... converting 3 basic blocks.
@I [XFORM-401] Performing if-conversion on hyperblock in function 'hls::filter_opr<hls::dilate_kernel, 16, 16, unsigned char, int, 1080, 1920, 3, 3>'... converting 13 basic blocks.
@I [XFORM-401] Performing if-conversion on hyperblock in function 'hls::filter_opr<hls::dilate_kernel, 16, 16, unsigned char, int, 1080, 1920, 3, 3>'... converting 3 basic blocks.
@I [XFORM-401] Performing if-conversion on hyperblock in function 'hls::filter_opr<hls::dilate_kernel, 16, 16, unsigned char, int, 1080, 1920, 3, 3>'... converting 13 basic blocks.
@I [XFORM-401] Performing if-conversion on hyperblock in function 'hls::filter_opr<hls::dilate_kernel, 16, 16, unsigned char, int, 1080, 1920, 3, 3>'... converting 2 basic blocks.
@I [XFORM-401] Performing if-conversion on hyperblock in function 'hls::getStructuringElement<unsigned char, int, int, 3, 3>'... converting 11 basic blocks.
@I [XFORM-401] Performing if-conversion on hyperblock in function 'hls::getStructuringElement<unsigned char, int, int, 3, 3>'... converting 11 basic blocks.
@I [XFORM-401] Performing if-conversion on hyperblock in function 'hls::getStructuringElement<unsigned char, int, int, 3, 3>'... converting 11 basic blocks.
@I [XFORM-401] Performing if-conversion on hyperblock in function 'hls::Sobel<1, 0, 3, 16, 16, 1080, 1920, 1080, 1920>'... converting 11 basic blocks.
@I [XFORM-11] Balancing expressions in function 'hls::filter_opr<hls::filter2d_kernel, 16, 16, ap_int<8>, int, 1080, 1920, 3, 3>'...48 expression(s) balanced.
@I [XFORM-11] Balancing expressions in function 'hls::filter_opr<hls::erode_kernel, 16, 16, unsigned char, int, 1080, 1920, 3, 3>'...3 expression(s) balanced.
@I [XFORM-11] Balancing expressions in function 'hls::filter_opr<hls::dilate_kernel, 16, 16, unsigned char, int, 1080, 1920, 3, 3>'...3 expression(s) balanced.
@I [XFORM-11] Balancing expressions in function 'hls::getStructuringElement<unsigned char, int, int, 3, 3>'...64 expression(s) balanced.
@I [XFORM-11] Balancing expressions in function 'hls::Mat<1080, 1920, 16>::init'...3 expression(s) balanced.
@I [XFORM-11] Balancing expressions in function 'hls::Mat<1080, 1920, 16>::init.1'...3 expression(s) balanced.
@I [XFORM-11] Balancing expressions in function 'hls::Mat<1080, 1920, 16>::init.2'...3 expression(s) balanced.
@I [XFORM-11] Balancing expressions in function 'hls::Mat<1080, 1920, 16>::init.3'...3 expression(s) balanced.
@I [XFORM-11] Balancing expressions in function 'hls::Mat<1080, 1920, 16>::init.4'...3 expression(s) balanced.
@I [XFORM-11] Balancing expressions in function 'hls::Mat<1080, 1920, 16>::init.5'...3 expression(s) balanced.
@I [ANALYSIS-51] Setting 'None' inter dependency for variable 'k_buf_2_val_1' in loop (:0).
@I [ANALYSIS-51] Setting 'None' inter dependency for variable 'k_buf_2_val_2' in loop (:0).
@I [ANALYSIS-51] Setting 'None' inter dependency for variable 'k_buf_2_val_0' in loop (:0).
@I [ANALYSIS-51] Setting 'None' inter dependency for variable 'k_buf_1_val_1' in loop (:0).
@I [ANALYSIS-51] Setting 'None' inter dependency for variable 'k_buf_1_val_2' in loop (:0).
@I [ANALYSIS-51] Setting 'None' inter dependency for variable 'k_buf_1_val_0' in loop (:0).
@I [ANALYSIS-51] Setting 'None' inter dependency for variable 'k_buf_0_val_1' in loop (:0).
@I [ANALYSIS-51] Setting 'None' inter dependency for variable 'k_buf_0_val_2' in loop (:0).
@I [ANALYSIS-51] Setting 'None' inter dependency for variable 'k_buf_0_val_0' in loop (:0).
@I [ANALYSIS-51] Setting 'None' inter dependency for variable 'k_buf_2_val_1' in loop (:0).
@I [ANALYSIS-51] Setting 'None' inter dependency for variable 'k_buf_2_val_2' in loop (:0).
@I [ANALYSIS-51] Setting 'None' inter dependency for variable 'k_buf_2_val_0' in loop (:0).
@I [ANALYSIS-51] Setting 'None' inter dependency for variable 'k_buf_1_val_1' in loop (:0).
@I [ANALYSIS-51] Setting 'None' inter dependency for variable 'k_buf_1_val_2' in loop (:0).
@I [ANALYSIS-51] Setting 'None' inter dependency for variable 'k_buf_1_val_0' in loop (:0).
@I [ANALYSIS-51] Setting 'None' inter dependency for variable 'k_buf_0_val_1' in loop (:0).
@I [ANALYSIS-51] Setting 'None' inter dependency for variable 'k_buf_0_val_2' in loop (:0).
@I [ANALYSIS-51] Setting 'None' inter dependency for variable 'k_buf_0_val_0' in loop (:0).
@I [ANALYSIS-51] Setting 'None' inter dependency for variable 'k_buf_2_val_1' in loop (:0).
@I [ANALYSIS-51] Setting 'None' inter dependency for variable 'k_buf_2_val_2' in loop (:0).
@I [ANALYSIS-51] Setting 'None' inter dependency for variable 'k_buf_2_val_0' in loop (:0).
@I [ANALYSIS-51] Setting 'None' inter dependency for variable 'k_buf_1_val_1' in loop (:0).
@I [ANALYSIS-51] Setting 'None' inter dependency for variable 'k_buf_1_val_2' in loop (:0).
@I [ANALYSIS-51] Setting 'None' inter dependency for variable 'k_buf_1_val_0' in loop (:0).
@I [ANALYSIS-51] Setting 'None' inter dependency for variable 'k_buf_0_val_1' in loop (:0).
@I [ANALYSIS-51] Setting 'None' inter dependency for variable 'k_buf_0_val_2' in loop (:0).
@I [ANALYSIS-51] Setting 'None' inter dependency for variable 'k_buf_0_val_0' in loop (:0).
@W [SYN-210] Renamed object name 'init_U0' to 'init_U0'
@W [SYN-210] Renamed object name 'init.1_U0' to 'init_1_U0'
@W [SYN-210] Renamed object name 'init.2_U0' to 'init_2_U0'
@W [SYN-210] Renamed object name 'init.3_U0' to 'init_3_U0'
@W [SYN-210] Renamed object name 'init.4_U0' to 'init_4_U0'
@W [SYN-210] Renamed object name 'init.5_U0' to 'init_5_U0'
@W [SYN-210] Renamed object name 'AXIvideo2Mat<32,1080,1920,16>_U0' to 'AXIvideo2Mat_32_1080_1920_16_U0'
@W [SYN-210] Renamed object name 'Sobel<1,0,3,16,16,1080,1920,1080,1920>_U0' to 'Sobel_1_0_3_16_16_1080_1920_1080_1920_U0'
@W [SYN-210] Renamed object name 'SubS<1080,1920,16,unsigned char,16>_U0' to 'SubS_1080_1920_16_unsigned_char_16_U0'
@W [SYN-210] Renamed object name 'Scale<1080,1920,16,16,int>_U0' to 'Scale_1080_1920_16_16_int_U0'
@W [SYN-210] Renamed object name 'Erode<16,16,1080,1920>_U0' to 'Erode_16_16_1080_1920_U0'
@W [SYN-210] Renamed object name 'Dilate<16,16,1080,1920>_U0' to 'Dilate_16_16_1080_1920_U0'
@W [SYN-210] Renamed object name 'Mat2AXIvideo<32,1080,1920,16>_U0' to 'Mat2AXIvideo_32_1080_1920_16_U0'
@W [SYN-210] Renamed object name 'AP_FIFO_img_0_rows_V_U0' to 'img_0_rows_V'
@W [SYN-210] Renamed object name 'AP_FIFO_img_0_rows_V_channel_U0' to 'img_0_rows_V_channel'
@W [SYN-210] Renamed object name 'AP_FIFO_img_0_cols_V_U0' to 'img_0_cols_V'
@W [SYN-210] Renamed object name 'AP_FIFO_img_0_cols_V_channel_U0' to 'img_0_cols_V_channel'
@W [SYN-210] Renamed object name 'AP_FIFO_img_1_rows_V_U0' to 'img_1_rows_V'
@W [SYN-210] Renamed object name 'AP_FIFO_img_1_cols_V_U0' to 'img_1_cols_V'
@W [SYN-210] Renamed object name 'AP_FIFO_img_2_rows_V_U0' to 'img_2_rows_V'
@W [SYN-210] Renamed object name 'AP_FIFO_img_2_rows_V_channel_U0' to 'img_2_rows_V_channel'
@W [SYN-210] Renamed object name 'AP_FIFO_img_2_cols_V_U0' to 'img_2_cols_V'
@W [SYN-210] Renamed object name 'AP_FIFO_img_2_cols_V_channel_U0' to 'img_2_cols_V_channel'
@W [SYN-210] Renamed object name 'AP_FIFO_img_3_rows_V_U0' to 'img_3_rows_V'
@W [SYN-210] Renamed object name 'AP_FIFO_img_3_rows_V_channel_U0' to 'img_3_rows_V_channel'
@W [SYN-210] Renamed object name 'AP_FIFO_img_3_cols_V_U0' to 'img_3_cols_V'
@W [SYN-210] Renamed object name 'AP_FIFO_img_3_cols_V_channel_U0' to 'img_3_cols_V_channel'
@W [SYN-210] Renamed object name 'AP_FIFO_img_4_rows_V_U0' to 'img_4_rows_V'
@W [SYN-210] Renamed object name 'AP_FIFO_img_4_cols_V_U0' to 'img_4_cols_V'
@W [SYN-210] Renamed object name 'AP_FIFO_img_5_rows_V_U0' to 'img_5_rows_V'
@W [SYN-210] Renamed object name 'AP_FIFO_img_5_cols_V_U0' to 'img_5_cols_V'
@W [SYN-210] Renamed object name 'AP_FIFO_img_0_data_stream_0_V_U0' to 'img_0_data_stream_0_V'
@W [SYN-210] Renamed object name 'AP_FIFO_img_0_data_stream_1_V_U0' to 'img_0_data_stream_1_V'
@W [SYN-210] Renamed object name 'AP_FIFO_img_0_data_stream_2_V_U0' to 'img_0_data_stream_2_V'
@W [SYN-210] Renamed object name 'AP_FIFO_img_1_data_stream_0_V_U0' to 'img_1_data_stream_0_V'
@W [SYN-210] Renamed object name 'AP_FIFO_img_1_data_stream_1_V_U0' to 'img_1_data_stream_1_V'
@W [SYN-210] Renamed object name 'AP_FIFO_img_1_data_stream_2_V_U0' to 'img_1_data_stream_2_V'
@W [SYN-210] Renamed object name 'AP_FIFO_img_2_data_stream_0_V_U0' to 'img_2_data_stream_0_V'
@W [SYN-210] Renamed object name 'AP_FIFO_img_2_data_stream_1_V_U0' to 'img_2_data_stream_1_V'
@W [SYN-210] Renamed object name 'AP_FIFO_img_2_data_stream_2_V_U0' to 'img_2_data_stream_2_V'
@W [SYN-210] Renamed object name 'AP_FIFO_img_3_data_stream_0_V_U0' to 'img_3_data_stream_0_V'
@W [SYN-210] Renamed object name 'AP_FIFO_img_3_data_stream_1_V_U0' to 'img_3_data_stream_1_V'
@W [SYN-210] Renamed object name 'AP_FIFO_img_3_data_stream_2_V_U0' to 'img_3_data_stream_2_V'
@W [SYN-210] Renamed object name 'AP_FIFO_img_4_data_stream_0_V_U0' to 'img_4_data_stream_0_V'
@W [SYN-210] Renamed object name 'AP_FIFO_img_4_data_stream_1_V_U0' to 'img_4_data_stream_1_V'
@W [SYN-210] Renamed object name 'AP_FIFO_img_4_data_stream_2_V_U0' to 'img_4_data_stream_2_V'
@W [SYN-210] Renamed object name 'AP_FIFO_img_5_data_stream_0_V_U0' to 'img_5_data_stream_0_V'
@W [SYN-210] Renamed object name 'AP_FIFO_img_5_data_stream_1_V_U0' to 'img_5_data_stream_1_V'
@W [SYN-210] Renamed object name 'AP_FIFO_img_5_data_stream_2_V_U0' to 'img_5_data_stream_2_V'
@I [HLS-111] Elapsed time: 34.72 seconds; current memory usage: 274 MB.
@I [HLS-10] Starting hardware synthesis ...
@I [HLS-10] Synthesizing 'image_filter' ...
@W [SYN-103] Legalizing function name 'init.1' to 'init_1'.
@W [SYN-103] Legalizing function name 'init.2' to 'init_2'.
@W [SYN-103] Legalizing function name 'init.3' to 'init_3'.
@W [SYN-103] Legalizing function name 'init.4' to 'init_4'.
@W [SYN-103] Legalizing function name 'init.5' to 'init_5'.
@W [SYN-103] Legalizing function name 'AXIvideo2Mat<32,1080,1920,16>' to 'AXIvideo2Mat_32_1080_1920_16_s'.
@W [SYN-103] Legalizing function name 'filter_opr<filter2d_kernel,16,16,ap_int<8>,int,1080,1920,3,3>' to 'filter_opr_filter2d_kernel_16_16_ap_int_8_int_1080_1920_3_3_s'.
@W [SYN-103] Legalizing function name 'Sobel<1,0,3,16,16,1080,1920,1080,1920>' to 'Sobel_1_0_3_16_16_1080_1920_1080_1920_s'.
@W [SYN-103] Legalizing function name 'SubS<1080,1920,16,unsigned char,16>' to 'SubS_1080_1920_16_unsigned_char_16_s'.
@W [SYN-103] Legalizing function name 'Scale<1080,1920,16,16,int>' to 'Scale_1080_1920_16_16_int_s'.
@W [SYN-103] Legalizing function name 'getStructuringElement<unsigned char,int,int,3,3>' to 'getStructuringElement_unsigned_char_int_int_3_3_s'.
@W [SYN-103] Legalizing function name 'filter_opr<erode_kernel,16,16,unsigned char,int,1080,1920,3,3>' to 'filter_opr_erode_kernel_16_16_unsigned_char_int_1080_1920_3_3_s'.
@W [SYN-103] Legalizing function name 'Erode<16,16,1080,1920>' to 'Erode_16_16_1080_1920_s'.
@W [SYN-103] Legalizing function name 'filter_opr<dilate_kernel,16,16,unsigned char,int,1080,1920,3,3>' to 'filter_opr_dilate_kernel_16_16_unsigned_char_int_1080_1920_3_3_s'.
@W [SYN-103] Legalizing function name 'Dilate<16,16,1080,1920>' to 'Dilate_16_16_1080_1920_s'.
@W [SYN-103] Legalizing function name 'Mat2AXIvideo<32,1080,1920,16>' to 'Mat2AXIvideo_32_1080_1920_16_s'.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Scheduling module 'init' 
@I [HLS-10] ----------------------------------------------------------------
@I [SCHED-11] Starting scheduling ...
@I [SCHED-11] Finished scheduling.
@I [HLS-111] Elapsed time: 0.13 seconds; current memory usage: 275 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Exploring micro-architecture for module 'init' 
@I [HLS-10] ----------------------------------------------------------------
@I [BIND-100] Starting micro-architecture binding ...
@I [BIND-101] Performing variable lifetime analysis.
@I [BIND-101] Exploring resource sharing.
@I [BIND-101] Binding resource limited operations ...
@I [BIND-100] Finished micro-architecture binding.
@I [HLS-111] Elapsed time: 0.01 seconds; current memory usage: 275 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Scheduling module 'init_1' 
@I [HLS-10] ----------------------------------------------------------------
@I [SCHED-11] Starting scheduling ...
@I [SCHED-11] Finished scheduling.
@I [HLS-111] Elapsed time: 0.04 seconds; current memory usage: 275 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Exploring micro-architecture for module 'init_1' 
@I [HLS-10] ----------------------------------------------------------------
@I [BIND-100] Starting micro-architecture binding ...
@I [BIND-101] Performing variable lifetime analysis.
@I [BIND-101] Exploring resource sharing.
@I [BIND-101] Binding resource limited operations ...
@I [BIND-100] Finished micro-architecture binding.
@I [HLS-111] Elapsed time: 0.01 seconds; current memory usage: 275 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Scheduling module 'init_2' 
@I [HLS-10] ----------------------------------------------------------------
@I [SCHED-11] Starting scheduling ...
@I [SCHED-11] Finished scheduling.
@I [HLS-111] Elapsed time: 0.05 seconds; current memory usage: 275 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Exploring micro-architecture for module 'init_2' 
@I [HLS-10] ----------------------------------------------------------------
@I [BIND-100] Starting micro-architecture binding ...
@I [BIND-101] Performing variable lifetime analysis.
@I [BIND-101] Exploring resource sharing.
@I [BIND-101] Binding resource limited operations ...
@I [BIND-100] Finished micro-architecture binding.
@I [HLS-111] Elapsed time: 0.01 seconds; current memory usage: 275 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Scheduling module 'init_3' 
@I [HLS-10] ----------------------------------------------------------------
@I [SCHED-11] Starting scheduling ...
@I [SCHED-11] Finished scheduling.
@I [HLS-111] Elapsed time: 0.05 seconds; current memory usage: 275 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Exploring micro-architecture for module 'init_3' 
@I [HLS-10] ----------------------------------------------------------------
@I [BIND-100] Starting micro-architecture binding ...
@I [BIND-101] Performing variable lifetime analysis.
@I [BIND-101] Exploring resource sharing.
@I [BIND-101] Binding resource limited operations ...
@I [BIND-100] Finished micro-architecture binding.
@I [HLS-111] Elapsed time: 0.02 seconds; current memory usage: 275 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Scheduling module 'init_4' 
@I [HLS-10] ----------------------------------------------------------------
@I [SCHED-11] Starting scheduling ...
@I [SCHED-11] Finished scheduling.
@I [HLS-111] Elapsed time: 0.03 seconds; current memory usage: 275 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Exploring micro-architecture for module 'init_4' 
@I [HLS-10] ----------------------------------------------------------------
@I [BIND-100] Starting micro-architecture binding ...
@I [BIND-101] Performing variable lifetime analysis.
@I [BIND-101] Exploring resource sharing.
@I [BIND-101] Binding resource limited operations ...
@I [BIND-100] Finished micro-architecture binding.
@I [HLS-111] Elapsed time: 0.01 seconds; current memory usage: 276 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Scheduling module 'init_5' 
@I [HLS-10] ----------------------------------------------------------------
@I [SCHED-11] Starting scheduling ...
@I [SCHED-11] Finished scheduling.
@I [HLS-111] Elapsed time: 0.04 seconds; current memory usage: 276 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Exploring micro-architecture for module 'init_5' 
@I [HLS-10] ----------------------------------------------------------------
@I [BIND-100] Starting micro-architecture binding ...
@I [BIND-101] Performing variable lifetime analysis.
@I [BIND-101] Exploring resource sharing.
@I [BIND-101] Binding resource limited operations ...
@I [BIND-100] Finished micro-architecture binding.
@I [HLS-111] Elapsed time: 0.01 seconds; current memory usage: 276 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Scheduling module 'AXIvideo2Mat_32_1080_1920_16_s' 
@I [HLS-10] ----------------------------------------------------------------
@I [SCHED-11] Starting scheduling ...
@I [SCHED-61] Pipelining loop 'Loop 1'.
@I [SCHED-61] Pipelining result: Target II: 1, Final II: 1, Depth: 1.
@I [SCHED-61] Pipelining loop 'Loop 2.1'.
@I [SCHED-61] Pipelining result: Target II: 1, Final II: 1, Depth: 2.
@I [SCHED-61] Pipelining loop 'Loop 2.2'.
@I [SCHED-61] Pipelining result: Target II: 1, Final II: 1, Depth: 1.
@I [SCHED-11] Finished scheduling.
@I [HLS-111] Elapsed time: 0.16 seconds; current memory usage: 276 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Exploring micro-architecture for module 'AXIvideo2Mat_32_1080_1920_16_s' 
@I [HLS-10] ----------------------------------------------------------------
@I [BIND-100] Starting micro-architecture binding ...
@I [BIND-101] Performing variable lifetime analysis.
@I [BIND-101] Exploring resource sharing.
@I [BIND-101] Binding resource limited operations ...
@I [BIND-100] Finished micro-architecture binding.
@I [HLS-111] Elapsed time: 0.1 seconds; current memory usage: 276 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Scheduling module 'filter_opr_filter2d_kernel_16_16_ap_int_8_int_1080_1920_3_3_s' 
@I [HLS-10] ----------------------------------------------------------------
@I [SCHED-11] Starting scheduling ...
@I [SCHED-61] Pipelining loop 'Loop 4.1'.
@I [SCHED-61] Pipelining result: Target II: 1, Final II: 1, Depth: 12.
@I [SCHED-11] Finished scheduling.
@I [HLS-111] Elapsed time: 2.51 seconds; current memory usage: 280 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Exploring micro-architecture for module 'filter_opr_filter2d_kernel_16_16_ap_int_8_int_1080_1920_3_3_s' 
@I [HLS-10] ----------------------------------------------------------------
@I [BIND-100] Starting micro-architecture binding ...
@I [BIND-101] Performing variable lifetime analysis.
@I [BIND-101] Exploring resource sharing.
@I [BIND-101] Binding resource limited operations ...
@I [BIND-100] Finished micro-architecture binding.
@I [HLS-111] Elapsed time: 1.39 seconds; current memory usage: 283 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Scheduling module 'Sobel_1_0_3_16_16_1080_1920_1080_1920_s' 
@I [HLS-10] ----------------------------------------------------------------
@I [SCHED-11] Starting scheduling ...
@I [SCHED-11] Finished scheduling.
@I [HLS-111] Elapsed time: 1.47 seconds; current memory usage: 283 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Exploring micro-architecture for module 'Sobel_1_0_3_16_16_1080_1920_1080_1920_s' 
@I [HLS-10] ----------------------------------------------------------------
@I [BIND-100] Starting micro-architecture binding ...
@I [BIND-101] Performing variable lifetime analysis.
@I [BIND-101] Exploring resource sharing.
@I [BIND-101] Binding resource limited operations ...
@I [BIND-100] Finished micro-architecture binding.
@I [HLS-111] Elapsed time: 0.25 seconds; current memory usage: 284 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Scheduling module 'SubS_1080_1920_16_unsigned_char_16_s' 
@I [HLS-10] ----------------------------------------------------------------
@I [SCHED-11] Starting scheduling ...
@I [SCHED-61] Pipelining loop 'Loop 1.1'.
@I [SCHED-61] Pipelining result: Target II: 1, Final II: 1, Depth: 3.
@I [SCHED-11] Finished scheduling.
@I [HLS-111] Elapsed time: 0.57 seconds; current memory usage: 285 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Exploring micro-architecture for module 'SubS_1080_1920_16_unsigned_char_16_s' 
@I [HLS-10] ----------------------------------------------------------------
@I [BIND-100] Starting micro-architecture binding ...
@I [BIND-101] Performing variable lifetime analysis.
@I [BIND-101] Exploring resource sharing.
@I [BIND-101] Binding resource limited operations ...
@I [BIND-100] Finished micro-architecture binding.
@I [HLS-111] Elapsed time: 0.06 seconds; current memory usage: 285 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Scheduling module 'Scale_1080_1920_16_16_int_s' 
@I [HLS-10] ----------------------------------------------------------------
@I [SCHED-11] Starting scheduling ...
@I [SCHED-61] Pipelining loop 'Loop 1.1'.
@I [SCHED-61] Pipelining result: Target II: 1, Final II: 1, Depth: 2.
@I [SCHED-11] Finished scheduling.
@I [HLS-111] Elapsed time: 0.13 seconds; current memory usage: 285 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Exploring micro-architecture for module 'Scale_1080_1920_16_16_int_s' 
@I [HLS-10] ----------------------------------------------------------------
@I [BIND-100] Starting micro-architecture binding ...
@I [BIND-101] Performing variable lifetime analysis.
@I [BIND-101] Exploring resource sharing.
@I [BIND-101] Binding resource limited operations ...
@I [BIND-100] Finished micro-architecture binding.
@I [HLS-111] Elapsed time: 0.05 seconds; current memory usage: 285 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Scheduling module 'getStructuringElement_unsigned_char_int_int_3_3_s' 
@I [HLS-10] ----------------------------------------------------------------
@I [SCHED-11] Starting scheduling ...
@I [SCHED-11] Finished scheduling.
@I [HLS-111] Elapsed time: 0.13 seconds; current memory usage: 286 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Exploring micro-architecture for module 'getStructuringElement_unsigned_char_int_int_3_3_s' 
@I [HLS-10] ----------------------------------------------------------------
@I [BIND-100] Starting micro-architecture binding ...
@I [BIND-101] Performing variable lifetime analysis.
@I [BIND-101] Exploring resource sharing.
@I [BIND-101] Binding resource limited operations ...
@I [BIND-100] Finished micro-architecture binding.
@I [HLS-111] Elapsed time: 0.2 seconds; current memory usage: 286 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Scheduling module 'filter_opr_erode_kernel_16_16_unsigned_char_int_1080_1920_3_3_s' 
@I [HLS-10] ----------------------------------------------------------------
@I [SCHED-11] Starting scheduling ...
@I [SCHED-61] Pipelining loop 'Loop 4.1'.
@I [SCHED-61] Pipelining result: Target II: 1, Final II: 1, Depth: 12.
@I [SCHED-11] Finished scheduling.
@I [HLS-111] Elapsed time: 1.4 seconds; current memory usage: 289 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Exploring micro-architecture for module 'filter_opr_erode_kernel_16_16_unsigned_char_int_1080_1920_3_3_s' 
@I [HLS-10] ----------------------------------------------------------------
@I [BIND-100] Starting micro-architecture binding ...
@I [BIND-101] Performing variable lifetime analysis.
@I [BIND-101] Exploring resource sharing.
@I [BIND-101] Binding resource limited operations ...
@I [BIND-100] Finished micro-architecture binding.
@I [HLS-111] Elapsed time: 0.98 seconds; current memory usage: 291 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Scheduling module 'Erode_16_16_1080_1920_s' 
@I [HLS-10] ----------------------------------------------------------------
@I [SCHED-11] Starting scheduling ...
@I [SCHED-11] Finished scheduling.
@I [HLS-111] Elapsed time: 1.01 seconds; current memory usage: 291 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Exploring micro-architecture for module 'Erode_16_16_1080_1920_s' 
@I [HLS-10] ----------------------------------------------------------------
@I [BIND-100] Starting micro-architecture binding ...
@I [BIND-101] Performing variable lifetime analysis.
@I [BIND-101] Exploring resource sharing.
@I [BIND-101] Binding resource limited operations ...
@I [BIND-100] Finished micro-architecture binding.
@I [HLS-111] Elapsed time: 0.19 seconds; current memory usage: 292 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Scheduling module 'filter_opr_dilate_kernel_16_16_unsigned_char_int_1080_1920_3_3_s' 
@I [HLS-10] ----------------------------------------------------------------
@I [SCHED-11] Starting scheduling ...
@I [SCHED-61] Pipelining loop 'Loop 4.1'.
@I [SCHED-61] Pipelining result: Target II: 1, Final II: 1, Depth: 12.
@I [SCHED-11] Finished scheduling.
@I [HLS-111] Elapsed time: 1.45 seconds; current memory usage: 295 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Exploring micro-architecture for module 'filter_opr_dilate_kernel_16_16_unsigned_char_int_1080_1920_3_3_s' 
@I [HLS-10] ----------------------------------------------------------------
@I [BIND-100] Starting micro-architecture binding ...
@I [BIND-101] Performing variable lifetime analysis.
@I [BIND-101] Exploring resource sharing.
@I [BIND-101] Binding resource limited operations ...
@I [BIND-100] Finished micro-architecture binding.
@I [HLS-111] Elapsed time: 0.98 seconds; current memory usage: 297 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Scheduling module 'Dilate_16_16_1080_1920_s' 
@I [HLS-10] ----------------------------------------------------------------
@I [SCHED-11] Starting scheduling ...
@I [SCHED-11] Finished scheduling.
@I [HLS-111] Elapsed time: 1.01 seconds; current memory usage: 297 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Exploring micro-architecture for module 'Dilate_16_16_1080_1920_s' 
@I [HLS-10] ----------------------------------------------------------------
@I [BIND-100] Starting micro-architecture binding ...
@I [BIND-101] Performing variable lifetime analysis.
@I [BIND-101] Exploring resource sharing.
@I [BIND-101] Binding resource limited operations ...
@I [BIND-100] Finished micro-architecture binding.
@I [HLS-111] Elapsed time: 0.18 seconds; current memory usage: 298 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Scheduling module 'Mat2AXIvideo_32_1080_1920_16_s' 
@I [HLS-10] ----------------------------------------------------------------
@I [SCHED-11] Starting scheduling ...
@I [SCHED-61] Pipelining loop 'Loop 1.1'.
@I [SCHED-61] Pipelining result: Target II: 1, Final II: 1, Depth: 2.
@I [SCHED-11] Finished scheduling.
@I [HLS-111] Elapsed time: 0.35 seconds; current memory usage: 298 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Exploring micro-architecture for module 'Mat2AXIvideo_32_1080_1920_16_s' 
@I [HLS-10] ----------------------------------------------------------------
@I [BIND-100] Starting micro-architecture binding ...
@I [BIND-101] Performing variable lifetime analysis.
@I [BIND-101] Exploring resource sharing.
@I [BIND-101] Binding resource limited operations ...
@I [BIND-100] Finished micro-architecture binding.
@I [HLS-111] Elapsed time: 0.06 seconds; current memory usage: 298 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Scheduling module 'image_filter' 
@I [HLS-10] ----------------------------------------------------------------
@I [SCHED-11] Starting scheduling ...
@I [SCHED-11] Finished scheduling.
@I [HLS-111] Elapsed time: 0.25 seconds; current memory usage: 299 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Exploring micro-architecture for module 'image_filter' 
@I [HLS-10] ----------------------------------------------------------------
@I [BIND-100] Starting micro-architecture binding ...
@I [BIND-101] Performing variable lifetime analysis.
@I [BIND-101] Exploring resource sharing.
@I [BIND-101] Binding resource limited operations ...
@I [BIND-100] Finished micro-architecture binding.
@I [HLS-111] Elapsed time: 2.4 seconds; current memory usage: 302 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Generating RTL for module 'init' 
@I [HLS-10] ----------------------------------------------------------------
@I [RTGEN-100] Finished creating RTL model for 'init'.
@I [HLS-111] Elapsed time: 0.98 seconds; current memory usage: 303 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Generating RTL for module 'init_1' 
@I [HLS-10] ----------------------------------------------------------------
@I [RTGEN-100] Finished creating RTL model for 'init_1'.
@I [HLS-111] Elapsed time: 0.06 seconds; current memory usage: 303 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Generating RTL for module 'init_2' 
@I [HLS-10] ----------------------------------------------------------------
@I [RTGEN-100] Finished creating RTL model for 'init_2'.
@I [HLS-111] Elapsed time: 0.03 seconds; current memory usage: 304 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Generating RTL for module 'init_3' 
@I [HLS-10] ----------------------------------------------------------------
@I [RTGEN-100] Finished creating RTL model for 'init_3'.
@I [HLS-111] Elapsed time: 0.06 seconds; current memory usage: 304 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Generating RTL for module 'init_4' 
@I [HLS-10] ----------------------------------------------------------------
@I [RTGEN-100] Finished creating RTL model for 'init_4'.
@I [HLS-111] Elapsed time: 0.04 seconds; current memory usage: 304 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Generating RTL for module 'init_5' 
@I [HLS-10] ----------------------------------------------------------------
@I [RTGEN-100] Finished creating RTL model for 'init_5'.
@I [HLS-111] Elapsed time: 0.04 seconds; current memory usage: 304 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Generating RTL for module 'AXIvideo2Mat_32_1080_1920_16_s' 
@I [HLS-10] ----------------------------------------------------------------
@I [RTGEN-100] Finished creating RTL model for 'AXIvideo2Mat_32_1080_1920_16_s'.
@I [HLS-111] Elapsed time: 0.07 seconds; current memory usage: 305 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Generating RTL for module 'filter_opr_filter2d_kernel_16_16_ap_int_8_int_1080_1920_3_3_s' 
@I [HLS-10] ----------------------------------------------------------------
@I [RTGEN-100] Module generated: image_filter_mul_8ns_8s_16_3|image_filter_mul_8ns_8s_16_3_U25.
@I [RTGEN-100] Module generated: image_filter_mul_8ns_8s_16_3|image_filter_mul_8ns_8s_16_3_U26.
@I [RTGEN-100] Module generated: image_filter_mul_8ns_8s_16_3|image_filter_mul_8ns_8s_16_3_U27.
@I [RTGEN-100] Module generated: image_filter_mul_8ns_8s_16_3|image_filter_mul_8ns_8s_16_3_U28.
@I [RTGEN-100] Module generated: image_filter_mul_8ns_8s_16_3|image_filter_mul_8ns_8s_16_3_U29.
@I [RTGEN-100] Module generated: image_filter_mul_8ns_8s_16_3|image_filter_mul_8ns_8s_16_3_U30.
@I [RTGEN-100] Module generated: image_filter_mul_8ns_8s_16_3|image_filter_mul_8ns_8s_16_3_U31.
@I [RTGEN-100] Module generated: image_filter_mul_8ns_8s_16_3|image_filter_mul_8ns_8s_16_3_U32.
@I [RTGEN-100] Module generated: image_filter_mul_8ns_8s_16_3|image_filter_mul_8ns_8s_16_3_U33.
@I [RTGEN-100] Module generated: image_filter_mul_8ns_8s_16_3|image_filter_mul_8ns_8s_16_3_U34.
@I [RTGEN-100] Module generated: image_filter_mul_8ns_8s_16_3|image_filter_mul_8ns_8s_16_3_U35.
@I [RTGEN-100] Module generated: image_filter_mul_8ns_8s_16_3|image_filter_mul_8ns_8s_16_3_U36.
@I [RTGEN-100] Module generated: image_filter_mul_8ns_8s_16_3|image_filter_mul_8ns_8s_16_3_U37.
@I [RTGEN-100] Module generated: image_filter_mul_8ns_8s_16_3|image_filter_mul_8ns_8s_16_3_U38.
@I [RTGEN-100] Module generated: image_filter_mul_8ns_8s_16_3|image_filter_mul_8ns_8s_16_3_U39.
@I [RTGEN-100] Module generated: image_filter_mul_8ns_8s_16_3|image_filter_mul_8ns_8s_16_3_U40.
@I [RTGEN-100] Module generated: image_filter_mul_8ns_8s_16_3|image_filter_mul_8ns_8s_16_3_U41.
@I [RTGEN-100] Module generated: image_filter_mul_8ns_8s_16_3|image_filter_mul_8ns_8s_16_3_U42.
@I [RTGEN-100] Module generated: image_filter_mul_8ns_8s_16_3|image_filter_mul_8ns_8s_16_3_U43.
@I [RTGEN-100] Module generated: image_filter_mul_8ns_8s_16_3|image_filter_mul_8ns_8s_16_3_U44.
@I [RTGEN-100] Module generated: image_filter_mul_8ns_8s_16_3|image_filter_mul_8ns_8s_16_3_U45.
@I [RTGEN-100] Module generated: image_filter_mul_8ns_8s_16_3|image_filter_mul_8ns_8s_16_3_U46.
@I [RTGEN-100] Module generated: image_filter_mul_8ns_8s_16_3|image_filter_mul_8ns_8s_16_3_U47.
@I [RTGEN-100] Module generated: image_filter_mul_8ns_8s_16_3|image_filter_mul_8ns_8s_16_3_U48.
@I [RTGEN-100] Module generated: image_filter_mul_8ns_8s_16_3|image_filter_mul_8ns_8s_16_3_U49.
@I [RTGEN-100] Module generated: image_filter_mul_8ns_8s_16_3|image_filter_mul_8ns_8s_16_3_U50.
@I [RTGEN-100] Module generated: image_filter_mul_8ns_8s_16_3|image_filter_mul_8ns_8s_16_3_U51.
@I [RTGEN-100] Finished creating RTL model for 'filter_opr_filter2d_kernel_16_16_ap_int_8_int_1080_1920_3_3_s'.
@I [HLS-111] Elapsed time: 0.7 seconds; current memory usage: 310 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Generating RTL for module 'Sobel_1_0_3_16_16_1080_1920_1080_1920_s' 
@I [HLS-10] ----------------------------------------------------------------
@I [RTGEN-100] Finished creating RTL model for 'Sobel_1_0_3_16_16_1080_1920_1080_1920_s'.
@I [HLS-111] Elapsed time: 2.78 seconds; current memory usage: 323 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Generating RTL for module 'SubS_1080_1920_16_unsigned_char_16_s' 
@I [HLS-10] ----------------------------------------------------------------
@I [RTGEN-100] Finished creating RTL model for 'SubS_1080_1920_16_unsigned_char_16_s'.
@I [HLS-111] Elapsed time: 0.7 seconds; current memory usage: 325 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Generating RTL for module 'Scale_1080_1920_16_16_int_s' 
@I [HLS-10] ----------------------------------------------------------------
@I [RTGEN-100] Finished creating RTL model for 'Scale_1080_1920_16_16_int_s'.
@I [HLS-111] Elapsed time: 0.15 seconds; current memory usage: 326 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Generating RTL for module 'getStructuringElement_unsigned_char_int_int_3_3_s' 
@I [HLS-10] ----------------------------------------------------------------
@I [RTGEN-100] Finished creating RTL model for 'getStructuringElement_unsigned_char_int_int_3_3_s'.
@I [HLS-111] Elapsed time: 0.17 seconds; current memory usage: 328 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Generating RTL for module 'filter_opr_erode_kernel_16_16_unsigned_char_int_1080_1920_3_3_s' 
@I [HLS-10] ----------------------------------------------------------------
@I [RTGEN-100] Finished creating RTL model for 'filter_opr_erode_kernel_16_16_unsigned_char_int_1080_1920_3_3_s'.
@I [HLS-111] Elapsed time: 0.83 seconds; current memory usage: 333 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Generating RTL for module 'Erode_16_16_1080_1920_s' 
@I [HLS-10] ----------------------------------------------------------------
@I [RTGEN-100] Finished creating RTL model for 'Erode_16_16_1080_1920_s'.
@I [HLS-111] Elapsed time: 2.02 seconds; current memory usage: 344 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Generating RTL for module 'filter_opr_dilate_kernel_16_16_unsigned_char_int_1080_1920_3_3_s' 
@I [HLS-10] ----------------------------------------------------------------
@I [RTGEN-100] Finished creating RTL model for 'filter_opr_dilate_kernel_16_16_unsigned_char_int_1080_1920_3_3_s'.
@I [HLS-111] Elapsed time: 0.61 seconds; current memory usage: 347 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Generating RTL for module 'Dilate_16_16_1080_1920_s' 
@I [HLS-10] ----------------------------------------------------------------
@I [RTGEN-100] Finished creating RTL model for 'Dilate_16_16_1080_1920_s'.
@I [HLS-111] Elapsed time: 2.04 seconds; current memory usage: 357 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Generating RTL for module 'Mat2AXIvideo_32_1080_1920_16_s' 
@I [HLS-10] ----------------------------------------------------------------
@I [RTGEN-100] Finished creating RTL model for 'Mat2AXIvideo_32_1080_1920_16_s'.
@I [HLS-111] Elapsed time: 0.32 seconds; current memory usage: 358 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Generating RTL for module 'image_filter' 
@I [HLS-10] ----------------------------------------------------------------
@I [RTGEN-500] Setting interface mode on port 'image_filter/input_V_data_V' to 'ap_fifo'.
@I [RTGEN-500] Setting interface mode on port 'image_filter/input_V_keep_V' to 'ap_fifo'.
@I [RTGEN-500] Setting interface mode on port 'image_filter/input_V_strb_V' to 'ap_fifo'.
@I [RTGEN-500] Setting interface mode on port 'image_filter/input_V_user_V' to 'ap_fifo'.
@I [RTGEN-500] Setting interface mode on port 'image_filter/input_V_last_V' to 'ap_fifo'.
@I [RTGEN-500] Setting interface mode on port 'image_filter/input_V_id_V' to 'ap_fifo'.
@I [RTGEN-500] Setting interface mode on port 'image_filter/input_V_dest_V' to 'ap_fifo'.
@I [RTGEN-500] Setting interface mode on port 'image_filter/output_V_data_V' to 'ap_fifo'.
@I [RTGEN-500] Setting interface mode on port 'image_filter/output_V_keep_V' to 'ap_fifo'.
@I [RTGEN-500] Setting interface mode on port 'image_filter/output_V_strb_V' to 'ap_fifo'.
@I [RTGEN-500] Setting interface mode on port 'image_filter/output_V_user_V' to 'ap_fifo'.
@I [RTGEN-500] Setting interface mode on port 'image_filter/output_V_last_V' to 'ap_fifo'.
@I [RTGEN-500] Setting interface mode on port 'image_filter/output_V_id_V' to 'ap_fifo'.
@I [RTGEN-500] Setting interface mode on port 'image_filter/output_V_dest_V' to 'ap_fifo'.
@I [RTGEN-500] Setting interface mode on port 'image_filter/rows' to 'ap_stable'.
@I [RTGEN-500] Setting interface mode on port 'image_filter/cols' to 'ap_stable'.
@I [RTGEN-100] Finished creating RTL model for 'image_filter'.
@I [HLS-111] Elapsed time: 0.15 seconds; current memory usage: 361 MB.
@I [RTMG-282] Generating pipelined core: 'image_filter_mul_8ns_8s_16_3_MulnS_0'
@I [RTMG-278] Implementing memory 'filter_opr_filter2d_kernel_16_16_ap_int_8_int_1080_1920_3_3_s_k_buf_0_val_0_ram' using block RAMs.
@I [RTMG-279] Implementing memory 'Sobel_1_0_3_16_16_1080_1920_1080_1920_s_a_rom' using auto ROMs.
@I [RTMG-285] Implementing FIFO 'FIFO_image_filter_img_0_rows_V' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_image_filter_img_0_rows_V_channel' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_image_filter_img_0_cols_V' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_image_filter_img_0_cols_V_channel' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_image_filter_img_1_rows_V' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_image_filter_img_1_cols_V' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_image_filter_img_2_rows_V' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_image_filter_img_2_rows_V_channel' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_image_filter_img_2_cols_V' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_image_filter_img_2_cols_V_channel' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_image_filter_img_3_rows_V' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_image_filter_img_3_rows_V_channel' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_image_filter_img_3_cols_V' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_image_filter_img_3_cols_V_channel' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_image_filter_img_4_rows_V' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_image_filter_img_4_cols_V' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_image_filter_img_5_rows_V' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_image_filter_img_5_cols_V' using Shift Registers.
@I [HLS-10] Finished generating all RTL models.
@I [WSYSC-301] Generating RTL SystemC for 'image_filter'.
@I [WVHDL-304] Generating RTL VHDL for 'image_filter'.
@I [WVLOG-307] Generating RTL Verilog for 'image_filter'.
@I [IMPL-8] Exporting RTL as an IP in IP-XACT.
@I [IMPL-200] Port 'input_V_data_V' is mapped to 'TDATA' by default.
@I [IMPL-200] Port 'input_V_keep_V' is mapped to 'TKEEP' by default.
@I [IMPL-200] Port 'input_V_strb_V' is mapped to 'TSTRB' by default.
@I [IMPL-200] Port 'input_V_user_V' is mapped to 'TUSER' by default.
@I [IMPL-200] Port 'input_V_last_V' is mapped to 'TLAST' by default.
@I [IMPL-200] Port 'input_V_id_V' is mapped to 'TID' by default.
@I [IMPL-200] Port 'input_V_dest_V' is mapped to 'TDEST' by default.
@I [IMPL-200] Port 'output_V_data_V' is mapped to 'TDATA' by default.
@I [IMPL-200] Port 'output_V_keep_V' is mapped to 'TKEEP' by default.
@I [IMPL-200] Port 'output_V_strb_V' is mapped to 'TSTRB' by default.
@I [IMPL-200] Port 'output_V_user_V' is mapped to 'TUSER' by default.
@I [IMPL-200] Port 'output_V_last_V' is mapped to 'TLAST' by default.
@I [IMPL-200] Port 'output_V_id_V' is mapped to 'TID' by default.
@I [IMPL-200] Port 'output_V_dest_V' is mapped to 'TDEST' by default.
@I [HLS-112] Total elapsed time: 396.662 seconds; peak memory usage: 361 MB.
