{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1573840385338 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1573840385338 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 15 19:53:04 2019 " "Processing started: Fri Nov 15 19:53:04 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1573840385338 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1573840385338 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off counter4bit -c counter4bit " "Command: quartus_map --read_settings_files=on --write_settings_files=off counter4bit -c counter4bit" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1573840385338 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1573840386498 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter4bit.sv 1 1 " "Found 1 design units, including 1 entities, in source file counter4bit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 counter4bit " "Found entity 1: counter4bit" {  } { { "counter4bit.sv" "" { Text "C:/altera/13.0sp1/projects/counter4bit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1573840386708 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1573840386708 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "counter4bit " "Elaborating entity \"counter4bit\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1573840386819 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 counter4bit.sv(13) " "Verilog HDL assignment warning at counter4bit.sv(13): truncated value with size 32 to match size of target (4)" {  } { { "counter4bit.sv" "" { Text "C:/altera/13.0sp1/projects/counter4bit.sv" 13 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1573840386835 "|counter4bit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 counter4bit.sv(16) " "Verilog HDL assignment warning at counter4bit.sv(16): truncated value with size 32 to match size of target (4)" {  } { { "counter4bit.sv" "" { Text "C:/altera/13.0sp1/projects/counter4bit.sv" 16 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1573840386835 "|counter4bit"}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "countout\[0\]~reg0 countout\[0\]~reg0_emulated countout\[0\]~1 " "Register \"countout\[0\]~reg0\" is converted into an equivalent circuit using register \"countout\[0\]~reg0_emulated\" and latch \"countout\[0\]~1\"" {  } { { "counter4bit.sv" "" { Text "C:/altera/13.0sp1/projects/counter4bit.sv" 15 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1573840387810 "|counter4bit|countout[0]~reg0"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "countout\[1\]~reg0 countout\[1\]~reg0_emulated countout\[1\]~6 " "Register \"countout\[1\]~reg0\" is converted into an equivalent circuit using register \"countout\[1\]~reg0_emulated\" and latch \"countout\[1\]~6\"" {  } { { "counter4bit.sv" "" { Text "C:/altera/13.0sp1/projects/counter4bit.sv" 15 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1573840387810 "|counter4bit|countout[1]~reg0"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "countout\[2\]~reg0 countout\[2\]~reg0_emulated countout\[2\]~11 " "Register \"countout\[2\]~reg0\" is converted into an equivalent circuit using register \"countout\[2\]~reg0_emulated\" and latch \"countout\[2\]~11\"" {  } { { "counter4bit.sv" "" { Text "C:/altera/13.0sp1/projects/counter4bit.sv" 15 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1573840387810 "|counter4bit|countout[2]~reg0"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "countout\[3\]~reg0 countout\[3\]~reg0_emulated countout\[3\]~16 " "Register \"countout\[3\]~reg0\" is converted into an equivalent circuit using register \"countout\[3\]~reg0_emulated\" and latch \"countout\[3\]~16\"" {  } { { "counter4bit.sv" "" { Text "C:/altera/13.0sp1/projects/counter4bit.sv" 15 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1573840387810 "|counter4bit|countout[3]~reg0"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Quartus II" 0 -1 1573840387810 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1573840388556 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1573840388556 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "29 " "Implemented 29 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1573840389349 ""} { "Info" "ICUT_CUT_TM_OPINS" "4 " "Implemented 4 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1573840389349 ""} { "Info" "ICUT_CUT_TM_LCELLS" "22 " "Implemented 22 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1573840389349 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1573840389349 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 8 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "462 " "Peak virtual memory: 462 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1573840389453 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov 15 19:53:09 2019 " "Processing ended: Fri Nov 15 19:53:09 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1573840389453 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1573840389453 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1573840389453 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1573840389453 ""}
