Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Sun Jul 16 07:26:48 2023
| Host         : DESKTOP-M2KV102 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file cpu_timing_summary_routed.rpt -pb cpu_timing_summary_routed.pb -rpx cpu_timing_summary_routed.rpx -warn_on_violation
| Design       : cpu
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  27          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (14)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (14)
--------------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.677        0.000                      0                11494        0.039        0.000                      0                11494        8.750        0.000                       0                  7236  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         2.677        0.000                      0                11494        0.039        0.000                      0                11494        8.750        0.000                       0                  7236  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        2.677ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.039ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        8.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.677ns  (required time - arrival time)
  Source:                 branch_reservation/operation_reg[0][1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ROBhelper_reg[5][19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        16.722ns  (logic 3.799ns (22.718%)  route 12.923ns (77.282%))
  Logic Levels:           16  (CARRY4=7 LUT3=2 LUT4=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.295ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 24.781 - 20.000 ) 
    Source Clock Delay      (SCD):    5.262ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=7235, routed)        1.741     5.262    branch_reservation/clk_IBUF_BUFG
    SLICE_X8Y101         FDRE                                         r  branch_reservation/operation_reg[0][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y101         FDRE (Prop_fdre_C_Q)         0.518     5.780 r  branch_reservation/operation_reg[0][1]/Q
                         net (fo=4, routed)           1.066     6.847    branch_reservation/operation_reg[0][44]_0[1]
    SLICE_X7Y100         LUT3 (Prop_lut3_I0_O)        0.124     6.971 f  branch_reservation/committed[3]_i_5/O
                         net (fo=27, routed)          1.039     8.010    branch_reservation/check077_out
    SLICE_X9Y97          LUT5 (Prop_lut5_I3_O)        0.124     8.134 r  branch_reservation/committed[3]_i_2/O
                         net (fo=84, routed)          1.301     9.435    branch_reservation/operationIndex[1]
    SLICE_X2Y99          LUT6 (Prop_lut6_I3_O)        0.124     9.559 r  branch_reservation/ROB[14][2]_i_47/O
                         net (fo=9, routed)           1.366    10.925    branch_reservation/branch_operation__0__0[0]
    SLICE_X12Y102        LUT4 (Prop_lut4_I2_O)        0.124    11.049 r  branch_reservation/ROB[14][31]_i_176/O
                         net (fo=1, routed)           0.000    11.049    branch_reservation/ROB[14][31]_i_176_n_0
    SLICE_X12Y102        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    11.562 r  branch_reservation/ROB_reg[14][31]_i_134/CO[3]
                         net (fo=1, routed)           0.000    11.562    branch_reservation/ROB_reg[14][31]_i_134_n_0
    SLICE_X12Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.679 r  branch_reservation/ROB_reg[14][31]_i_97/CO[3]
                         net (fo=1, routed)           0.000    11.679    branch_reservation/ROB_reg[14][31]_i_97_n_0
    SLICE_X12Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.796 r  branch_reservation/ROB_reg[14][31]_i_62/CO[3]
                         net (fo=1, routed)           0.000    11.796    branch_reservation/ROB_reg[14][31]_i_62_n_0
    SLICE_X12Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.913 r  branch_reservation/ROB_reg[14][31]_i_42/CO[3]
                         net (fo=1, routed)           1.188    13.101    branch_reservation/ROB_reg[14][31]_i_42_n_0
    SLICE_X11Y101        LUT6 (Prop_lut6_I0_O)        0.124    13.225 f  branch_reservation/ROB[14][31]_i_30/O
                         net (fo=96, routed)          2.622    15.847    branch_reservation/ROB[14][31]_i_30_n_0
    SLICE_X15Y74         LUT5 (Prop_lut5_I3_O)        0.150    15.997 r  branch_reservation/ROB[14][25]_i_21/O
                         net (fo=104, routed)         1.782    17.778    branch_reservation/ROB[14][25]_i_21_n_0
    SLICE_X7Y59          LUT6 (Prop_lut6_I1_O)        0.326    18.104 r  branch_reservation/ROBhelper[14][19]_i_45/O
                         net (fo=1, routed)           1.028    19.132    branch_reservation/ROBhelper[14][19]_i_45_n_0
    SLICE_X11Y68         LUT6 (Prop_lut6_I3_O)        0.124    19.256 r  branch_reservation/ROBhelper[14][19]_i_25/O
                         net (fo=1, routed)           0.000    19.256    branch_reservation/ROBhelper[14][19]_i_25_n_0
    SLICE_X11Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.806 r  branch_reservation/ROBhelper_reg[14][19]_i_10/CO[3]
                         net (fo=1, routed)           0.000    19.806    branch_reservation/ROBhelper_reg[14][19]_i_10_n_0
    SLICE_X11Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.920 r  branch_reservation/ROBhelper_reg[14][19]_i_6/CO[3]
                         net (fo=1, routed)           0.000    19.920    branch_reservation/ROBhelper_reg[14][19]_i_6_n_0
    SLICE_X11Y70         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    20.148 r  branch_reservation/ROBhelper_reg[14][19]_i_4/CO[2]
                         net (fo=15, routed)          1.188    21.336    branch_reservation/p_1_in[1]
    SLICE_X8Y55          LUT3 (Prop_lut3_I0_O)        0.305    21.641 r  branch_reservation/ROBhelper[5][19]_i_2/O
                         net (fo=1, routed)           0.343    21.984    branch_reservation_n_2338
    SLICE_X9Y55          FDRE                                         r  ROBhelper_reg[5][19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=7235, routed)        1.440    24.781    clk_IBUF_BUFG
    SLICE_X9Y55          FDRE                                         r  ROBhelper_reg[5][19]/C
                         clock pessimism              0.187    24.968    
                         clock uncertainty           -0.035    24.932    
    SLICE_X9Y55          FDRE (Setup_fdre_C_D)       -0.271    24.661    ROBhelper_reg[5][19]
  -------------------------------------------------------------------
                         required time                         24.661    
                         arrival time                         -21.984    
  -------------------------------------------------------------------
                         slack                                  2.677    

Slack (MET) :             2.796ns  (required time - arrival time)
  Source:                 branch_reservation/operation_reg[0][1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ROBhelper_reg[9][19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        16.707ns  (logic 3.801ns (22.751%)  route 12.906ns (77.249%))
  Logic Levels:           16  (CARRY4=7 LUT3=2 LUT4=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.229ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 24.847 - 20.000 ) 
    Source Clock Delay      (SCD):    5.262ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=7235, routed)        1.741     5.262    branch_reservation/clk_IBUF_BUFG
    SLICE_X8Y101         FDRE                                         r  branch_reservation/operation_reg[0][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y101         FDRE (Prop_fdre_C_Q)         0.518     5.780 r  branch_reservation/operation_reg[0][1]/Q
                         net (fo=4, routed)           1.066     6.847    branch_reservation/operation_reg[0][44]_0[1]
    SLICE_X7Y100         LUT3 (Prop_lut3_I0_O)        0.124     6.971 f  branch_reservation/committed[3]_i_5/O
                         net (fo=27, routed)          1.039     8.010    branch_reservation/check077_out
    SLICE_X9Y97          LUT5 (Prop_lut5_I3_O)        0.124     8.134 r  branch_reservation/committed[3]_i_2/O
                         net (fo=84, routed)          1.301     9.435    branch_reservation/operationIndex[1]
    SLICE_X2Y99          LUT6 (Prop_lut6_I3_O)        0.124     9.559 r  branch_reservation/ROB[14][2]_i_47/O
                         net (fo=9, routed)           1.366    10.925    branch_reservation/branch_operation__0__0[0]
    SLICE_X12Y102        LUT4 (Prop_lut4_I2_O)        0.124    11.049 r  branch_reservation/ROB[14][31]_i_176/O
                         net (fo=1, routed)           0.000    11.049    branch_reservation/ROB[14][31]_i_176_n_0
    SLICE_X12Y102        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    11.562 r  branch_reservation/ROB_reg[14][31]_i_134/CO[3]
                         net (fo=1, routed)           0.000    11.562    branch_reservation/ROB_reg[14][31]_i_134_n_0
    SLICE_X12Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.679 r  branch_reservation/ROB_reg[14][31]_i_97/CO[3]
                         net (fo=1, routed)           0.000    11.679    branch_reservation/ROB_reg[14][31]_i_97_n_0
    SLICE_X12Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.796 r  branch_reservation/ROB_reg[14][31]_i_62/CO[3]
                         net (fo=1, routed)           0.000    11.796    branch_reservation/ROB_reg[14][31]_i_62_n_0
    SLICE_X12Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.913 r  branch_reservation/ROB_reg[14][31]_i_42/CO[3]
                         net (fo=1, routed)           1.188    13.101    branch_reservation/ROB_reg[14][31]_i_42_n_0
    SLICE_X11Y101        LUT6 (Prop_lut6_I0_O)        0.124    13.225 f  branch_reservation/ROB[14][31]_i_30/O
                         net (fo=96, routed)          2.622    15.847    branch_reservation/ROB[14][31]_i_30_n_0
    SLICE_X15Y74         LUT5 (Prop_lut5_I3_O)        0.150    15.997 r  branch_reservation/ROB[14][25]_i_21/O
                         net (fo=104, routed)         1.782    17.778    branch_reservation/ROB[14][25]_i_21_n_0
    SLICE_X7Y59          LUT6 (Prop_lut6_I1_O)        0.326    18.104 r  branch_reservation/ROBhelper[14][19]_i_45/O
                         net (fo=1, routed)           1.028    19.132    branch_reservation/ROBhelper[14][19]_i_45_n_0
    SLICE_X11Y68         LUT6 (Prop_lut6_I3_O)        0.124    19.256 r  branch_reservation/ROBhelper[14][19]_i_25/O
                         net (fo=1, routed)           0.000    19.256    branch_reservation/ROBhelper[14][19]_i_25_n_0
    SLICE_X11Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.806 r  branch_reservation/ROBhelper_reg[14][19]_i_10/CO[3]
                         net (fo=1, routed)           0.000    19.806    branch_reservation/ROBhelper_reg[14][19]_i_10_n_0
    SLICE_X11Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.920 r  branch_reservation/ROBhelper_reg[14][19]_i_6/CO[3]
                         net (fo=1, routed)           0.000    19.920    branch_reservation/ROBhelper_reg[14][19]_i_6_n_0
    SLICE_X11Y70         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    20.148 r  branch_reservation/ROBhelper_reg[14][19]_i_4/CO[2]
                         net (fo=15, routed)          1.132    21.280    branch_reservation/p_1_in[1]
    SLICE_X7Y57          LUT3 (Prop_lut3_I0_O)        0.307    21.587 r  branch_reservation/ROBhelper[9][19]_i_2/O
                         net (fo=1, routed)           0.382    21.969    branch_reservation_n_2337
    SLICE_X6Y57          FDRE                                         r  ROBhelper_reg[9][19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=7235, routed)        1.506    24.847    clk_IBUF_BUFG
    SLICE_X6Y57          FDRE                                         r  ROBhelper_reg[9][19]/C
                         clock pessimism              0.187    25.034    
                         clock uncertainty           -0.035    24.998    
    SLICE_X6Y57          FDRE (Setup_fdre_C_D)       -0.233    24.765    ROBhelper_reg[9][19]
  -------------------------------------------------------------------
                         required time                         24.765    
                         arrival time                         -21.969    
  -------------------------------------------------------------------
                         slack                                  2.796    

Slack (MET) :             2.871ns  (required time - arrival time)
  Source:                 branch_reservation/operation_reg[0][1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ROBhelper_reg[3][19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        16.569ns  (logic 3.801ns (22.940%)  route 12.768ns (77.060%))
  Logic Levels:           16  (CARRY4=7 LUT3=2 LUT4=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.295ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 24.781 - 20.000 ) 
    Source Clock Delay      (SCD):    5.262ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=7235, routed)        1.741     5.262    branch_reservation/clk_IBUF_BUFG
    SLICE_X8Y101         FDRE                                         r  branch_reservation/operation_reg[0][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y101         FDRE (Prop_fdre_C_Q)         0.518     5.780 r  branch_reservation/operation_reg[0][1]/Q
                         net (fo=4, routed)           1.066     6.847    branch_reservation/operation_reg[0][44]_0[1]
    SLICE_X7Y100         LUT3 (Prop_lut3_I0_O)        0.124     6.971 f  branch_reservation/committed[3]_i_5/O
                         net (fo=27, routed)          1.039     8.010    branch_reservation/check077_out
    SLICE_X9Y97          LUT5 (Prop_lut5_I3_O)        0.124     8.134 r  branch_reservation/committed[3]_i_2/O
                         net (fo=84, routed)          1.301     9.435    branch_reservation/operationIndex[1]
    SLICE_X2Y99          LUT6 (Prop_lut6_I3_O)        0.124     9.559 r  branch_reservation/ROB[14][2]_i_47/O
                         net (fo=9, routed)           1.366    10.925    branch_reservation/branch_operation__0__0[0]
    SLICE_X12Y102        LUT4 (Prop_lut4_I2_O)        0.124    11.049 r  branch_reservation/ROB[14][31]_i_176/O
                         net (fo=1, routed)           0.000    11.049    branch_reservation/ROB[14][31]_i_176_n_0
    SLICE_X12Y102        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    11.562 r  branch_reservation/ROB_reg[14][31]_i_134/CO[3]
                         net (fo=1, routed)           0.000    11.562    branch_reservation/ROB_reg[14][31]_i_134_n_0
    SLICE_X12Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.679 r  branch_reservation/ROB_reg[14][31]_i_97/CO[3]
                         net (fo=1, routed)           0.000    11.679    branch_reservation/ROB_reg[14][31]_i_97_n_0
    SLICE_X12Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.796 r  branch_reservation/ROB_reg[14][31]_i_62/CO[3]
                         net (fo=1, routed)           0.000    11.796    branch_reservation/ROB_reg[14][31]_i_62_n_0
    SLICE_X12Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.913 r  branch_reservation/ROB_reg[14][31]_i_42/CO[3]
                         net (fo=1, routed)           1.188    13.101    branch_reservation/ROB_reg[14][31]_i_42_n_0
    SLICE_X11Y101        LUT6 (Prop_lut6_I0_O)        0.124    13.225 f  branch_reservation/ROB[14][31]_i_30/O
                         net (fo=96, routed)          2.622    15.847    branch_reservation/ROB[14][31]_i_30_n_0
    SLICE_X15Y74         LUT5 (Prop_lut5_I3_O)        0.150    15.997 r  branch_reservation/ROB[14][25]_i_21/O
                         net (fo=104, routed)         1.782    17.778    branch_reservation/ROB[14][25]_i_21_n_0
    SLICE_X7Y59          LUT6 (Prop_lut6_I1_O)        0.326    18.104 r  branch_reservation/ROBhelper[14][19]_i_45/O
                         net (fo=1, routed)           1.028    19.132    branch_reservation/ROBhelper[14][19]_i_45_n_0
    SLICE_X11Y68         LUT6 (Prop_lut6_I3_O)        0.124    19.256 r  branch_reservation/ROBhelper[14][19]_i_25/O
                         net (fo=1, routed)           0.000    19.256    branch_reservation/ROBhelper[14][19]_i_25_n_0
    SLICE_X11Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.806 r  branch_reservation/ROBhelper_reg[14][19]_i_10/CO[3]
                         net (fo=1, routed)           0.000    19.806    branch_reservation/ROBhelper_reg[14][19]_i_10_n_0
    SLICE_X11Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.920 r  branch_reservation/ROBhelper_reg[14][19]_i_6/CO[3]
                         net (fo=1, routed)           0.000    19.920    branch_reservation/ROBhelper_reg[14][19]_i_6_n_0
    SLICE_X11Y70         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    20.148 r  branch_reservation/ROBhelper_reg[14][19]_i_4/CO[2]
                         net (fo=15, routed)          1.036    21.184    branch_reservation/p_1_in[1]
    SLICE_X9Y58          LUT3 (Prop_lut3_I0_O)        0.307    21.491 r  branch_reservation/ROBhelper[3][19]_i_2/O
                         net (fo=1, routed)           0.340    21.831    branch_reservation_n_2335
    SLICE_X10Y58         FDRE                                         r  ROBhelper_reg[3][19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=7235, routed)        1.440    24.781    clk_IBUF_BUFG
    SLICE_X10Y58         FDRE                                         r  ROBhelper_reg[3][19]/C
                         clock pessimism              0.187    24.968    
                         clock uncertainty           -0.035    24.932    
    SLICE_X10Y58         FDRE (Setup_fdre_C_D)       -0.230    24.702    ROBhelper_reg[3][19]
  -------------------------------------------------------------------
                         required time                         24.702    
                         arrival time                         -21.831    
  -------------------------------------------------------------------
                         slack                                  2.871    

Slack (MET) :             3.219ns  (required time - arrival time)
  Source:                 branch_reservation/operation_reg[0][1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            branch_queue/queue_reg[2][25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        16.795ns  (logic 2.988ns (17.790%)  route 13.807ns (82.210%))
  Logic Levels:           14  (CARRY4=4 LUT3=1 LUT4=1 LUT5=2 LUT6=6)
  Clock Path Skew:        0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.016ns = ( 25.016 - 20.000 ) 
    Source Clock Delay      (SCD):    5.262ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=7235, routed)        1.741     5.262    branch_reservation/clk_IBUF_BUFG
    SLICE_X8Y101         FDRE                                         r  branch_reservation/operation_reg[0][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y101         FDRE (Prop_fdre_C_Q)         0.518     5.780 r  branch_reservation/operation_reg[0][1]/Q
                         net (fo=4, routed)           1.066     6.847    branch_reservation/operation_reg[0][44]_0[1]
    SLICE_X7Y100         LUT3 (Prop_lut3_I0_O)        0.124     6.971 f  branch_reservation/committed[3]_i_5/O
                         net (fo=27, routed)          1.039     8.010    branch_reservation/check077_out
    SLICE_X9Y97          LUT5 (Prop_lut5_I3_O)        0.124     8.134 r  branch_reservation/committed[3]_i_2/O
                         net (fo=84, routed)          0.734     8.868    branch_reservation/operationIndex[1]
    SLICE_X13Y96         LUT6 (Prop_lut6_I3_O)        0.124     8.992 r  branch_reservation/ROBhelper[14][19]_i_5/O
                         net (fo=412, routed)         2.190    11.182    branch_reservation/branch_operation[0]
    SLICE_X7Y52          LUT6 (Prop_lut6_I4_O)        0.124    11.306 r  branch_reservation/in_num[3]_i_20/O
                         net (fo=2, routed)           1.057    12.363    branch_reservation/in_num[3]_i_20_n_0
    SLICE_X8Y60          LUT6 (Prop_lut6_I0_O)        0.124    12.487 r  branch_reservation/in_num[3]_i_11/O
                         net (fo=4, routed)           0.639    13.126    branch_reservation/ROB[14][2]_i_19_n_0
    SLICE_X9Y60          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    13.633 r  branch_reservation/in_num_reg[3]_i_5/CO[3]
                         net (fo=1, routed)           0.000    13.633    branch_reservation/in_num_reg[3]_i_5_n_0
    SLICE_X9Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.747 r  branch_reservation/operation_reg[0][56]_i_5/CO[3]
                         net (fo=1, routed)           0.000    13.747    branch_reservation/operation_reg[0][56]_i_5_n_0
    SLICE_X9Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.861 r  branch_reservation/operation_reg[0][60]_i_5/CO[3]
                         net (fo=1, routed)           0.000    13.861    branch_reservation/operation_reg[0][60]_i_5_n_0
    SLICE_X9Y63          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    14.174 r  branch_reservation/operation_reg[0][64]_i_5/O[3]
                         net (fo=67, routed)          1.693    15.866    decoderB/b_forward[16]
    SLICE_X44Y73         LUT6 (Prop_lut6_I4_O)        0.306    16.172 r  decoderB/queue[6][25]_i_6__0/O
                         net (fo=1, routed)           0.910    17.082    decoderB/queue[6][25]_i_6__0_n_0
    SLICE_X36Y83         LUT5 (Prop_lut5_I0_O)        0.124    17.206 r  decoderB/queue[6][25]_i_3__1/O
                         net (fo=32, routed)          2.791    19.997    decoderB/output_dataB[16]
    SLICE_X15Y133        LUT4 (Prop_lut4_I3_O)        0.124    20.121 r  decoderB/queue[0][25]_i_2__1/O
                         net (fo=11, routed)          0.978    21.099    branch_queue/output_branchA[22]
    SLICE_X2Y134         LUT6 (Prop_lut6_I0_O)        0.124    21.223 r  branch_queue/queue[3][25]_i_3/O
                         net (fo=2, routed)           0.711    21.934    branch_queue/queue_reg[2]_4[25]
    SLICE_X0Y132         LUT6 (Prop_lut6_I1_O)        0.124    22.058 r  branch_queue/queue[2][25]_i_1/O
                         net (fo=1, routed)           0.000    22.058    branch_queue/queue[2][25]_i_1_n_0
    SLICE_X0Y132         FDRE                                         r  branch_queue/queue_reg[2][25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=7235, routed)        1.675    25.016    branch_queue/clk_IBUF_BUFG
    SLICE_X0Y132         FDRE                                         r  branch_queue/queue_reg[2][25]/C
                         clock pessimism              0.267    25.283    
                         clock uncertainty           -0.035    25.248    
    SLICE_X0Y132         FDRE (Setup_fdre_C_D)        0.029    25.277    branch_queue/queue_reg[2][25]
  -------------------------------------------------------------------
                         required time                         25.277    
                         arrival time                         -22.058    
  -------------------------------------------------------------------
                         slack                                  3.219    

Slack (MET) :             3.296ns  (required time - arrival time)
  Source:                 branch_reservation/operation_reg[0][1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            branch_queue/queue_reg[4][25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        16.722ns  (logic 2.988ns (17.869%)  route 13.734ns (82.131%))
  Logic Levels:           14  (CARRY4=4 LUT3=1 LUT4=1 LUT5=2 LUT6=6)
  Clock Path Skew:        0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.019ns = ( 25.019 - 20.000 ) 
    Source Clock Delay      (SCD):    5.262ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=7235, routed)        1.741     5.262    branch_reservation/clk_IBUF_BUFG
    SLICE_X8Y101         FDRE                                         r  branch_reservation/operation_reg[0][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y101         FDRE (Prop_fdre_C_Q)         0.518     5.780 r  branch_reservation/operation_reg[0][1]/Q
                         net (fo=4, routed)           1.066     6.847    branch_reservation/operation_reg[0][44]_0[1]
    SLICE_X7Y100         LUT3 (Prop_lut3_I0_O)        0.124     6.971 f  branch_reservation/committed[3]_i_5/O
                         net (fo=27, routed)          1.039     8.010    branch_reservation/check077_out
    SLICE_X9Y97          LUT5 (Prop_lut5_I3_O)        0.124     8.134 r  branch_reservation/committed[3]_i_2/O
                         net (fo=84, routed)          0.734     8.868    branch_reservation/operationIndex[1]
    SLICE_X13Y96         LUT6 (Prop_lut6_I3_O)        0.124     8.992 r  branch_reservation/ROBhelper[14][19]_i_5/O
                         net (fo=412, routed)         2.190    11.182    branch_reservation/branch_operation[0]
    SLICE_X7Y52          LUT6 (Prop_lut6_I4_O)        0.124    11.306 r  branch_reservation/in_num[3]_i_20/O
                         net (fo=2, routed)           1.057    12.363    branch_reservation/in_num[3]_i_20_n_0
    SLICE_X8Y60          LUT6 (Prop_lut6_I0_O)        0.124    12.487 r  branch_reservation/in_num[3]_i_11/O
                         net (fo=4, routed)           0.639    13.126    branch_reservation/ROB[14][2]_i_19_n_0
    SLICE_X9Y60          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    13.633 r  branch_reservation/in_num_reg[3]_i_5/CO[3]
                         net (fo=1, routed)           0.000    13.633    branch_reservation/in_num_reg[3]_i_5_n_0
    SLICE_X9Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.747 r  branch_reservation/operation_reg[0][56]_i_5/CO[3]
                         net (fo=1, routed)           0.000    13.747    branch_reservation/operation_reg[0][56]_i_5_n_0
    SLICE_X9Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.861 r  branch_reservation/operation_reg[0][60]_i_5/CO[3]
                         net (fo=1, routed)           0.000    13.861    branch_reservation/operation_reg[0][60]_i_5_n_0
    SLICE_X9Y63          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    14.174 r  branch_reservation/operation_reg[0][64]_i_5/O[3]
                         net (fo=67, routed)          1.693    15.866    decoderB/b_forward[16]
    SLICE_X44Y73         LUT6 (Prop_lut6_I4_O)        0.306    16.172 r  decoderB/queue[6][25]_i_6__0/O
                         net (fo=1, routed)           0.910    17.082    decoderB/queue[6][25]_i_6__0_n_0
    SLICE_X36Y83         LUT5 (Prop_lut5_I0_O)        0.124    17.206 r  decoderB/queue[6][25]_i_3__1/O
                         net (fo=32, routed)          2.791    19.997    decoderB/output_dataB[16]
    SLICE_X15Y133        LUT4 (Prop_lut4_I3_O)        0.124    20.121 r  decoderB/queue[0][25]_i_2__1/O
                         net (fo=11, routed)          1.065    21.186    branch_queue/output_branchA[22]
    SLICE_X2Y137         LUT6 (Prop_lut6_I0_O)        0.124    21.310 r  branch_queue/queue[4][25]_i_2/O
                         net (fo=1, routed)           0.550    21.860    branch_queue/queue_reg[4]_2[25]
    SLICE_X1Y136         LUT6 (Prop_lut6_I1_O)        0.124    21.984 r  branch_queue/queue[4][25]_i_1/O
                         net (fo=1, routed)           0.000    21.984    branch_queue/queue[4][25]_i_1_n_0
    SLICE_X1Y136         FDRE                                         r  branch_queue/queue_reg[4][25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=7235, routed)        1.678    25.019    branch_queue/clk_IBUF_BUFG
    SLICE_X1Y136         FDRE                                         r  branch_queue/queue_reg[4][25]/C
                         clock pessimism              0.267    25.286    
                         clock uncertainty           -0.035    25.251    
    SLICE_X1Y136         FDRE (Setup_fdre_C_D)        0.029    25.280    branch_queue/queue_reg[4][25]
  -------------------------------------------------------------------
                         required time                         25.280    
                         arrival time                         -21.984    
  -------------------------------------------------------------------
                         slack                                  3.296    

Slack (MET) :             3.296ns  (required time - arrival time)
  Source:                 branch_reservation/operation_reg[0][1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ROBhelper_reg[12][19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        16.470ns  (logic 3.807ns (23.114%)  route 12.663ns (76.886%))
  Logic Levels:           16  (CARRY4=7 LUT3=1 LUT4=1 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.228ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 24.848 - 20.000 ) 
    Source Clock Delay      (SCD):    5.262ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=7235, routed)        1.741     5.262    branch_reservation/clk_IBUF_BUFG
    SLICE_X8Y101         FDRE                                         r  branch_reservation/operation_reg[0][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y101         FDRE (Prop_fdre_C_Q)         0.518     5.780 r  branch_reservation/operation_reg[0][1]/Q
                         net (fo=4, routed)           1.066     6.847    branch_reservation/operation_reg[0][44]_0[1]
    SLICE_X7Y100         LUT3 (Prop_lut3_I0_O)        0.124     6.971 f  branch_reservation/committed[3]_i_5/O
                         net (fo=27, routed)          1.039     8.010    branch_reservation/check077_out
    SLICE_X9Y97          LUT5 (Prop_lut5_I3_O)        0.124     8.134 r  branch_reservation/committed[3]_i_2/O
                         net (fo=84, routed)          1.301     9.435    branch_reservation/operationIndex[1]
    SLICE_X2Y99          LUT6 (Prop_lut6_I3_O)        0.124     9.559 r  branch_reservation/ROB[14][2]_i_47/O
                         net (fo=9, routed)           1.366    10.925    branch_reservation/branch_operation__0__0[0]
    SLICE_X12Y102        LUT4 (Prop_lut4_I2_O)        0.124    11.049 r  branch_reservation/ROB[14][31]_i_176/O
                         net (fo=1, routed)           0.000    11.049    branch_reservation/ROB[14][31]_i_176_n_0
    SLICE_X12Y102        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    11.562 r  branch_reservation/ROB_reg[14][31]_i_134/CO[3]
                         net (fo=1, routed)           0.000    11.562    branch_reservation/ROB_reg[14][31]_i_134_n_0
    SLICE_X12Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.679 r  branch_reservation/ROB_reg[14][31]_i_97/CO[3]
                         net (fo=1, routed)           0.000    11.679    branch_reservation/ROB_reg[14][31]_i_97_n_0
    SLICE_X12Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.796 r  branch_reservation/ROB_reg[14][31]_i_62/CO[3]
                         net (fo=1, routed)           0.000    11.796    branch_reservation/ROB_reg[14][31]_i_62_n_0
    SLICE_X12Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.913 r  branch_reservation/ROB_reg[14][31]_i_42/CO[3]
                         net (fo=1, routed)           1.188    13.101    branch_reservation/ROB_reg[14][31]_i_42_n_0
    SLICE_X11Y101        LUT6 (Prop_lut6_I0_O)        0.124    13.225 f  branch_reservation/ROB[14][31]_i_30/O
                         net (fo=96, routed)          2.622    15.847    branch_reservation/ROB[14][31]_i_30_n_0
    SLICE_X15Y74         LUT5 (Prop_lut5_I3_O)        0.150    15.997 r  branch_reservation/ROB[14][25]_i_21/O
                         net (fo=104, routed)         1.782    17.778    branch_reservation/ROB[14][25]_i_21_n_0
    SLICE_X7Y59          LUT6 (Prop_lut6_I1_O)        0.326    18.104 r  branch_reservation/ROBhelper[14][19]_i_45/O
                         net (fo=1, routed)           1.028    19.132    branch_reservation/ROBhelper[14][19]_i_45_n_0
    SLICE_X11Y68         LUT6 (Prop_lut6_I3_O)        0.124    19.256 r  branch_reservation/ROBhelper[14][19]_i_25/O
                         net (fo=1, routed)           0.000    19.256    branch_reservation/ROBhelper[14][19]_i_25_n_0
    SLICE_X11Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.806 r  branch_reservation/ROBhelper_reg[14][19]_i_10/CO[3]
                         net (fo=1, routed)           0.000    19.806    branch_reservation/ROBhelper_reg[14][19]_i_10_n_0
    SLICE_X11Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.920 r  branch_reservation/ROBhelper_reg[14][19]_i_6/CO[3]
                         net (fo=1, routed)           0.000    19.920    branch_reservation/ROBhelper_reg[14][19]_i_6_n_0
    SLICE_X11Y70         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    20.148 r  branch_reservation/ROBhelper_reg[14][19]_i_4/CO[2]
                         net (fo=15, routed)          1.272    21.420    decoderB/p_1_in[1]
    SLICE_X7Y56          LUT6 (Prop_lut6_I5_O)        0.313    21.733 r  decoderB/ROBhelper[12][19]_i_2/O
                         net (fo=1, routed)           0.000    21.733    decoderB_n_691
    SLICE_X7Y56          FDRE                                         r  ROBhelper_reg[12][19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=7235, routed)        1.507    24.848    clk_IBUF_BUFG
    SLICE_X7Y56          FDRE                                         r  ROBhelper_reg[12][19]/C
                         clock pessimism              0.187    25.035    
                         clock uncertainty           -0.035    24.999    
    SLICE_X7Y56          FDRE (Setup_fdre_C_D)        0.029    25.028    ROBhelper_reg[12][19]
  -------------------------------------------------------------------
                         required time                         25.028    
                         arrival time                         -21.733    
  -------------------------------------------------------------------
                         slack                                  3.296    

Slack (MET) :             3.338ns  (required time - arrival time)
  Source:                 branch_reservation/operation_reg[0][1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ROBhelper_reg[10][19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        16.361ns  (logic 3.807ns (23.268%)  route 12.554ns (76.732%))
  Logic Levels:           16  (CARRY4=7 LUT3=1 LUT4=1 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.295ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 24.781 - 20.000 ) 
    Source Clock Delay      (SCD):    5.262ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=7235, routed)        1.741     5.262    branch_reservation/clk_IBUF_BUFG
    SLICE_X8Y101         FDRE                                         r  branch_reservation/operation_reg[0][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y101         FDRE (Prop_fdre_C_Q)         0.518     5.780 r  branch_reservation/operation_reg[0][1]/Q
                         net (fo=4, routed)           1.066     6.847    branch_reservation/operation_reg[0][44]_0[1]
    SLICE_X7Y100         LUT3 (Prop_lut3_I0_O)        0.124     6.971 f  branch_reservation/committed[3]_i_5/O
                         net (fo=27, routed)          1.039     8.010    branch_reservation/check077_out
    SLICE_X9Y97          LUT5 (Prop_lut5_I3_O)        0.124     8.134 r  branch_reservation/committed[3]_i_2/O
                         net (fo=84, routed)          1.301     9.435    branch_reservation/operationIndex[1]
    SLICE_X2Y99          LUT6 (Prop_lut6_I3_O)        0.124     9.559 r  branch_reservation/ROB[14][2]_i_47/O
                         net (fo=9, routed)           1.366    10.925    branch_reservation/branch_operation__0__0[0]
    SLICE_X12Y102        LUT4 (Prop_lut4_I2_O)        0.124    11.049 r  branch_reservation/ROB[14][31]_i_176/O
                         net (fo=1, routed)           0.000    11.049    branch_reservation/ROB[14][31]_i_176_n_0
    SLICE_X12Y102        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    11.562 r  branch_reservation/ROB_reg[14][31]_i_134/CO[3]
                         net (fo=1, routed)           0.000    11.562    branch_reservation/ROB_reg[14][31]_i_134_n_0
    SLICE_X12Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.679 r  branch_reservation/ROB_reg[14][31]_i_97/CO[3]
                         net (fo=1, routed)           0.000    11.679    branch_reservation/ROB_reg[14][31]_i_97_n_0
    SLICE_X12Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.796 r  branch_reservation/ROB_reg[14][31]_i_62/CO[3]
                         net (fo=1, routed)           0.000    11.796    branch_reservation/ROB_reg[14][31]_i_62_n_0
    SLICE_X12Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.913 r  branch_reservation/ROB_reg[14][31]_i_42/CO[3]
                         net (fo=1, routed)           1.188    13.101    branch_reservation/ROB_reg[14][31]_i_42_n_0
    SLICE_X11Y101        LUT6 (Prop_lut6_I0_O)        0.124    13.225 f  branch_reservation/ROB[14][31]_i_30/O
                         net (fo=96, routed)          2.622    15.847    branch_reservation/ROB[14][31]_i_30_n_0
    SLICE_X15Y74         LUT5 (Prop_lut5_I3_O)        0.150    15.997 r  branch_reservation/ROB[14][25]_i_21/O
                         net (fo=104, routed)         1.782    17.778    branch_reservation/ROB[14][25]_i_21_n_0
    SLICE_X7Y59          LUT6 (Prop_lut6_I1_O)        0.326    18.104 r  branch_reservation/ROBhelper[14][19]_i_45/O
                         net (fo=1, routed)           1.028    19.132    branch_reservation/ROBhelper[14][19]_i_45_n_0
    SLICE_X11Y68         LUT6 (Prop_lut6_I3_O)        0.124    19.256 r  branch_reservation/ROBhelper[14][19]_i_25/O
                         net (fo=1, routed)           0.000    19.256    branch_reservation/ROBhelper[14][19]_i_25_n_0
    SLICE_X11Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.806 r  branch_reservation/ROBhelper_reg[14][19]_i_10/CO[3]
                         net (fo=1, routed)           0.000    19.806    branch_reservation/ROBhelper_reg[14][19]_i_10_n_0
    SLICE_X11Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.920 r  branch_reservation/ROBhelper_reg[14][19]_i_6/CO[3]
                         net (fo=1, routed)           0.000    19.920    branch_reservation/ROBhelper_reg[14][19]_i_6_n_0
    SLICE_X11Y70         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    20.148 r  branch_reservation/ROBhelper_reg[14][19]_i_4/CO[2]
                         net (fo=15, routed)          1.163    21.311    decoderB/p_1_in[1]
    SLICE_X9Y54          LUT6 (Prop_lut6_I5_O)        0.313    21.624 r  decoderB/ROBhelper[10][19]_i_2/O
                         net (fo=1, routed)           0.000    21.624    decoderB_n_652
    SLICE_X9Y54          FDRE                                         r  ROBhelper_reg[10][19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=7235, routed)        1.440    24.781    clk_IBUF_BUFG
    SLICE_X9Y54          FDRE                                         r  ROBhelper_reg[10][19]/C
                         clock pessimism              0.187    24.968    
                         clock uncertainty           -0.035    24.932    
    SLICE_X9Y54          FDRE (Setup_fdre_C_D)        0.029    24.961    ROBhelper_reg[10][19]
  -------------------------------------------------------------------
                         required time                         24.961    
                         arrival time                         -21.624    
  -------------------------------------------------------------------
                         slack                                  3.338    

Slack (MET) :             3.342ns  (required time - arrival time)
  Source:                 branch_reservation/operation_reg[0][1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ROB_reg[12][29]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        16.418ns  (logic 4.069ns (24.784%)  route 12.349ns (75.216%))
  Logic Levels:           19  (CARRY4=6 LUT2=2 LUT3=2 LUT5=3 LUT6=6)
  Clock Path Skew:        -0.234ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns = ( 24.842 - 20.000 ) 
    Source Clock Delay      (SCD):    5.262ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=7235, routed)        1.741     5.262    branch_reservation/clk_IBUF_BUFG
    SLICE_X8Y101         FDRE                                         r  branch_reservation/operation_reg[0][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y101         FDRE (Prop_fdre_C_Q)         0.518     5.780 r  branch_reservation/operation_reg[0][1]/Q
                         net (fo=4, routed)           1.066     6.847    branch_reservation/operation_reg[0][44]_0[1]
    SLICE_X7Y100         LUT3 (Prop_lut3_I0_O)        0.124     6.971 f  branch_reservation/committed[3]_i_5/O
                         net (fo=27, routed)          1.039     8.010    branch_reservation/check077_out
    SLICE_X9Y97          LUT5 (Prop_lut5_I3_O)        0.124     8.134 r  branch_reservation/committed[3]_i_2/O
                         net (fo=84, routed)          0.703     8.837    branch_reservation/operationIndex[1]
    SLICE_X9Y97          LUT6 (Prop_lut6_I3_O)        0.124     8.961 r  branch_reservation/ROBhelper[14][18]_i_5/O
                         net (fo=107, routed)         2.404    11.364    branch_reservation/branch_operation[2]
    SLICE_X15Y69         LUT2 (Prop_lut2_I1_O)        0.152    11.516 f  branch_reservation/ROBhelper[3][19]_i_6/O
                         net (fo=6, routed)           0.488    12.004    branch_reservation/ROBhelper[3][19]_i_6_n_0
    SLICE_X15Y69         LUT3 (Prop_lut3_I0_O)        0.321    12.325 f  branch_reservation/ROBhelper[1][19]_i_3/O
                         net (fo=95, routed)          1.287    13.612    branch_reservation/operation_reg[1][81]_0
    SLICE_X12Y51         LUT6 (Prop_lut6_I1_O)        0.332    13.944 f  branch_reservation/ROBhelper[14][8]_i_3/O
                         net (fo=1, routed)           0.648    14.592    branch_reservation/ROBhelper[14][8]_i_3_n_0
    SLICE_X11Y46         LUT6 (Prop_lut6_I0_O)        0.124    14.716 r  branch_reservation/ROBhelper[14][8]_i_2/O
                         net (fo=16, routed)          0.990    15.706    branch_reservation/ROBhelper_reg[1][8]
    SLICE_X10Y62         LUT2 (Prop_lut2_I1_O)        0.124    15.830 r  branch_reservation/ROB[14][10]_i_24/O
                         net (fo=1, routed)           0.000    15.830    branch_reservation/ROB[14][10]_i_24_n_0
    SLICE_X10Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.363 r  branch_reservation/ROB_reg[14][10]_i_13/CO[3]
                         net (fo=1, routed)           0.000    16.363    branch_reservation/ROB_reg[14][10]_i_13_n_0
    SLICE_X10Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.480 r  branch_reservation/ROB_reg[12][12]_i_8/CO[3]
                         net (fo=1, routed)           0.000    16.480    branch_reservation/ROB_reg[12][12]_i_8_n_0
    SLICE_X10Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.597 r  branch_reservation/ROB_reg[12][16]_i_8/CO[3]
                         net (fo=1, routed)           0.000    16.597    branch_reservation/ROB_reg[12][16]_i_8_n_0
    SLICE_X10Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.714 r  branch_reservation/ROB_reg[14][23]_i_14/CO[3]
                         net (fo=1, routed)           0.000    16.714    branch_reservation/ROB_reg[14][23]_i_14_n_0
    SLICE_X10Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.831 r  branch_reservation/ROB_reg[14][25]_i_19/CO[3]
                         net (fo=1, routed)           0.000    16.831    branch_reservation/ROB_reg[14][25]_i_19_n_0
    SLICE_X10Y67         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    17.154 r  branch_reservation/ROB_reg[11][28]_i_9/O[1]
                         net (fo=4, routed)           0.714    17.868    branch_reservation/ROB_reg[11][28]_i_9_n_6
    SLICE_X11Y75         LUT6 (Prop_lut6_I0_O)        0.306    18.174 f  branch_reservation/ROB[14][29]_i_12/O
                         net (fo=2, routed)           0.914    19.088    branch_reservation/ROB[14][29]_i_12_n_0
    SLICE_X5Y78          LUT6 (Prop_lut6_I3_O)        0.124    19.212 r  branch_reservation/ROB[14][29]_i_7/O
                         net (fo=1, routed)           0.473    19.685    branch_reservation/ROB[14][29]_i_7_n_0
    SLICE_X5Y78          LUT6 (Prop_lut6_I0_O)        0.124    19.809 r  branch_reservation/ROB[14][29]_i_4/O
                         net (fo=17, routed)          0.930    20.738    branch_reservation/ROB[14][29]_i_4_n_0
    SLICE_X3Y79          LUT5 (Prop_lut5_I0_O)        0.124    20.862 r  branch_reservation/ROB[14][29]_i_2/O
                         net (fo=12, routed)          0.694    21.556    branch_reservation/ROB[14][29]_i_2_n_0
    SLICE_X3Y82          LUT5 (Prop_lut5_I0_O)        0.124    21.680 r  branch_reservation/ROB[12][29]_i_1/O
                         net (fo=1, routed)           0.000    21.680    branch_reservation_n_1577
    SLICE_X3Y82          FDRE                                         r  ROB_reg[12][29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=7235, routed)        1.501    24.842    clk_IBUF_BUFG
    SLICE_X3Y82          FDRE                                         r  ROB_reg[12][29]/C
                         clock pessimism              0.187    25.029    
                         clock uncertainty           -0.035    24.993    
    SLICE_X3Y82          FDRE (Setup_fdre_C_D)        0.029    25.022    ROB_reg[12][29]
  -------------------------------------------------------------------
                         required time                         25.022    
                         arrival time                         -21.680    
  -------------------------------------------------------------------
                         slack                                  3.342    

Slack (MET) :             3.344ns  (required time - arrival time)
  Source:                 branch_reservation/operation_reg[0][1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ROB_reg[1][29]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        16.412ns  (logic 4.069ns (24.793%)  route 12.343ns (75.207%))
  Logic Levels:           19  (CARRY4=6 LUT2=2 LUT3=2 LUT5=3 LUT6=6)
  Clock Path Skew:        -0.238ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.838ns = ( 24.838 - 20.000 ) 
    Source Clock Delay      (SCD):    5.262ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=7235, routed)        1.741     5.262    branch_reservation/clk_IBUF_BUFG
    SLICE_X8Y101         FDRE                                         r  branch_reservation/operation_reg[0][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y101         FDRE (Prop_fdre_C_Q)         0.518     5.780 r  branch_reservation/operation_reg[0][1]/Q
                         net (fo=4, routed)           1.066     6.847    branch_reservation/operation_reg[0][44]_0[1]
    SLICE_X7Y100         LUT3 (Prop_lut3_I0_O)        0.124     6.971 f  branch_reservation/committed[3]_i_5/O
                         net (fo=27, routed)          1.039     8.010    branch_reservation/check077_out
    SLICE_X9Y97          LUT5 (Prop_lut5_I3_O)        0.124     8.134 r  branch_reservation/committed[3]_i_2/O
                         net (fo=84, routed)          0.703     8.837    branch_reservation/operationIndex[1]
    SLICE_X9Y97          LUT6 (Prop_lut6_I3_O)        0.124     8.961 r  branch_reservation/ROBhelper[14][18]_i_5/O
                         net (fo=107, routed)         2.404    11.364    branch_reservation/branch_operation[2]
    SLICE_X15Y69         LUT2 (Prop_lut2_I1_O)        0.152    11.516 f  branch_reservation/ROBhelper[3][19]_i_6/O
                         net (fo=6, routed)           0.488    12.004    branch_reservation/ROBhelper[3][19]_i_6_n_0
    SLICE_X15Y69         LUT3 (Prop_lut3_I0_O)        0.321    12.325 f  branch_reservation/ROBhelper[1][19]_i_3/O
                         net (fo=95, routed)          1.287    13.612    branch_reservation/operation_reg[1][81]_0
    SLICE_X12Y51         LUT6 (Prop_lut6_I1_O)        0.332    13.944 f  branch_reservation/ROBhelper[14][8]_i_3/O
                         net (fo=1, routed)           0.648    14.592    branch_reservation/ROBhelper[14][8]_i_3_n_0
    SLICE_X11Y46         LUT6 (Prop_lut6_I0_O)        0.124    14.716 r  branch_reservation/ROBhelper[14][8]_i_2/O
                         net (fo=16, routed)          0.990    15.706    branch_reservation/ROBhelper_reg[1][8]
    SLICE_X10Y62         LUT2 (Prop_lut2_I1_O)        0.124    15.830 r  branch_reservation/ROB[14][10]_i_24/O
                         net (fo=1, routed)           0.000    15.830    branch_reservation/ROB[14][10]_i_24_n_0
    SLICE_X10Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.363 r  branch_reservation/ROB_reg[14][10]_i_13/CO[3]
                         net (fo=1, routed)           0.000    16.363    branch_reservation/ROB_reg[14][10]_i_13_n_0
    SLICE_X10Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.480 r  branch_reservation/ROB_reg[12][12]_i_8/CO[3]
                         net (fo=1, routed)           0.000    16.480    branch_reservation/ROB_reg[12][12]_i_8_n_0
    SLICE_X10Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.597 r  branch_reservation/ROB_reg[12][16]_i_8/CO[3]
                         net (fo=1, routed)           0.000    16.597    branch_reservation/ROB_reg[12][16]_i_8_n_0
    SLICE_X10Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.714 r  branch_reservation/ROB_reg[14][23]_i_14/CO[3]
                         net (fo=1, routed)           0.000    16.714    branch_reservation/ROB_reg[14][23]_i_14_n_0
    SLICE_X10Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.831 r  branch_reservation/ROB_reg[14][25]_i_19/CO[3]
                         net (fo=1, routed)           0.000    16.831    branch_reservation/ROB_reg[14][25]_i_19_n_0
    SLICE_X10Y67         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    17.154 r  branch_reservation/ROB_reg[11][28]_i_9/O[1]
                         net (fo=4, routed)           0.714    17.868    branch_reservation/ROB_reg[11][28]_i_9_n_6
    SLICE_X11Y75         LUT6 (Prop_lut6_I0_O)        0.306    18.174 f  branch_reservation/ROB[14][29]_i_12/O
                         net (fo=2, routed)           0.914    19.088    branch_reservation/ROB[14][29]_i_12_n_0
    SLICE_X5Y78          LUT6 (Prop_lut6_I3_O)        0.124    19.212 r  branch_reservation/ROB[14][29]_i_7/O
                         net (fo=1, routed)           0.473    19.685    branch_reservation/ROB[14][29]_i_7_n_0
    SLICE_X5Y78          LUT6 (Prop_lut6_I0_O)        0.124    19.809 r  branch_reservation/ROB[14][29]_i_4/O
                         net (fo=17, routed)          0.930    20.738    branch_reservation/ROB[14][29]_i_4_n_0
    SLICE_X3Y79          LUT5 (Prop_lut5_I0_O)        0.124    20.862 r  branch_reservation/ROB[14][29]_i_2/O
                         net (fo=12, routed)          0.688    21.550    branch_reservation/ROB[14][29]_i_2_n_0
    SLICE_X4Y81          LUT5 (Prop_lut5_I0_O)        0.124    21.674 r  branch_reservation/ROB[1][29]_i_1/O
                         net (fo=1, routed)           0.000    21.674    branch_reservation_n_1987
    SLICE_X4Y81          FDRE                                         r  ROB_reg[1][29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=7235, routed)        1.497    24.838    clk_IBUF_BUFG
    SLICE_X4Y81          FDRE                                         r  ROB_reg[1][29]/C
                         clock pessimism              0.187    25.025    
                         clock uncertainty           -0.035    24.989    
    SLICE_X4Y81          FDRE (Setup_fdre_C_D)        0.029    25.018    ROB_reg[1][29]
  -------------------------------------------------------------------
                         required time                         25.018    
                         arrival time                         -21.674    
  -------------------------------------------------------------------
                         slack                                  3.344    

Slack (MET) :             3.351ns  (required time - arrival time)
  Source:                 branch_reservation/operation_reg[0][1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ROB_reg[13][29]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        16.406ns  (logic 4.069ns (24.801%)  route 12.337ns (75.199%))
  Logic Levels:           19  (CARRY4=6 LUT2=2 LUT3=2 LUT5=3 LUT6=6)
  Clock Path Skew:        -0.237ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.839ns = ( 24.839 - 20.000 ) 
    Source Clock Delay      (SCD):    5.262ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=7235, routed)        1.741     5.262    branch_reservation/clk_IBUF_BUFG
    SLICE_X8Y101         FDRE                                         r  branch_reservation/operation_reg[0][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y101         FDRE (Prop_fdre_C_Q)         0.518     5.780 r  branch_reservation/operation_reg[0][1]/Q
                         net (fo=4, routed)           1.066     6.847    branch_reservation/operation_reg[0][44]_0[1]
    SLICE_X7Y100         LUT3 (Prop_lut3_I0_O)        0.124     6.971 f  branch_reservation/committed[3]_i_5/O
                         net (fo=27, routed)          1.039     8.010    branch_reservation/check077_out
    SLICE_X9Y97          LUT5 (Prop_lut5_I3_O)        0.124     8.134 r  branch_reservation/committed[3]_i_2/O
                         net (fo=84, routed)          0.703     8.837    branch_reservation/operationIndex[1]
    SLICE_X9Y97          LUT6 (Prop_lut6_I3_O)        0.124     8.961 r  branch_reservation/ROBhelper[14][18]_i_5/O
                         net (fo=107, routed)         2.404    11.364    branch_reservation/branch_operation[2]
    SLICE_X15Y69         LUT2 (Prop_lut2_I1_O)        0.152    11.516 f  branch_reservation/ROBhelper[3][19]_i_6/O
                         net (fo=6, routed)           0.488    12.004    branch_reservation/ROBhelper[3][19]_i_6_n_0
    SLICE_X15Y69         LUT3 (Prop_lut3_I0_O)        0.321    12.325 f  branch_reservation/ROBhelper[1][19]_i_3/O
                         net (fo=95, routed)          1.287    13.612    branch_reservation/operation_reg[1][81]_0
    SLICE_X12Y51         LUT6 (Prop_lut6_I1_O)        0.332    13.944 f  branch_reservation/ROBhelper[14][8]_i_3/O
                         net (fo=1, routed)           0.648    14.592    branch_reservation/ROBhelper[14][8]_i_3_n_0
    SLICE_X11Y46         LUT6 (Prop_lut6_I0_O)        0.124    14.716 r  branch_reservation/ROBhelper[14][8]_i_2/O
                         net (fo=16, routed)          0.990    15.706    branch_reservation/ROBhelper_reg[1][8]
    SLICE_X10Y62         LUT2 (Prop_lut2_I1_O)        0.124    15.830 r  branch_reservation/ROB[14][10]_i_24/O
                         net (fo=1, routed)           0.000    15.830    branch_reservation/ROB[14][10]_i_24_n_0
    SLICE_X10Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.363 r  branch_reservation/ROB_reg[14][10]_i_13/CO[3]
                         net (fo=1, routed)           0.000    16.363    branch_reservation/ROB_reg[14][10]_i_13_n_0
    SLICE_X10Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.480 r  branch_reservation/ROB_reg[12][12]_i_8/CO[3]
                         net (fo=1, routed)           0.000    16.480    branch_reservation/ROB_reg[12][12]_i_8_n_0
    SLICE_X10Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.597 r  branch_reservation/ROB_reg[12][16]_i_8/CO[3]
                         net (fo=1, routed)           0.000    16.597    branch_reservation/ROB_reg[12][16]_i_8_n_0
    SLICE_X10Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.714 r  branch_reservation/ROB_reg[14][23]_i_14/CO[3]
                         net (fo=1, routed)           0.000    16.714    branch_reservation/ROB_reg[14][23]_i_14_n_0
    SLICE_X10Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.831 r  branch_reservation/ROB_reg[14][25]_i_19/CO[3]
                         net (fo=1, routed)           0.000    16.831    branch_reservation/ROB_reg[14][25]_i_19_n_0
    SLICE_X10Y67         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    17.154 r  branch_reservation/ROB_reg[11][28]_i_9/O[1]
                         net (fo=4, routed)           0.714    17.868    branch_reservation/ROB_reg[11][28]_i_9_n_6
    SLICE_X11Y75         LUT6 (Prop_lut6_I0_O)        0.306    18.174 f  branch_reservation/ROB[14][29]_i_12/O
                         net (fo=2, routed)           0.914    19.088    branch_reservation/ROB[14][29]_i_12_n_0
    SLICE_X5Y78          LUT6 (Prop_lut6_I3_O)        0.124    19.212 r  branch_reservation/ROB[14][29]_i_7/O
                         net (fo=1, routed)           0.473    19.685    branch_reservation/ROB[14][29]_i_7_n_0
    SLICE_X5Y78          LUT6 (Prop_lut6_I0_O)        0.124    19.809 r  branch_reservation/ROB[14][29]_i_4/O
                         net (fo=17, routed)          0.930    20.738    branch_reservation/ROB[14][29]_i_4_n_0
    SLICE_X3Y79          LUT5 (Prop_lut5_I0_O)        0.124    20.862 r  branch_reservation/ROB[14][29]_i_2/O
                         net (fo=12, routed)          0.682    21.545    branch_reservation/ROB[14][29]_i_2_n_0
    SLICE_X3Y80          LUT5 (Prop_lut5_I0_O)        0.124    21.669 r  branch_reservation/ROB[13][29]_i_1/O
                         net (fo=1, routed)           0.000    21.669    branch_reservation_n_1781
    SLICE_X3Y80          FDRE                                         r  ROB_reg[13][29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=7235, routed)        1.498    24.839    clk_IBUF_BUFG
    SLICE_X3Y80          FDRE                                         r  ROB_reg[13][29]/C
                         clock pessimism              0.187    25.026    
                         clock uncertainty           -0.035    24.990    
    SLICE_X3Y80          FDRE (Setup_fdre_C_D)        0.029    25.019    ROB_reg[13][29]
  -------------------------------------------------------------------
                         required time                         25.019    
                         arrival time                         -21.669    
  -------------------------------------------------------------------
                         slack                                  3.351    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 load_queue/queue_reg[4][85]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            load_queue/queue_reg[3][85]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.251ns (61.743%)  route 0.156ns (38.257%))
  Logic Levels:           2  (LUT5=1 MUXF7=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    1.438ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=7235, routed)        0.555     1.438    load_queue/clk_IBUF_BUFG
    SLICE_X35Y83         FDRE                                         r  load_queue/queue_reg[4][85]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y83         FDRE (Prop_fdre_C_Q)         0.141     1.579 r  load_queue/queue_reg[4][85]/Q
                         net (fo=2, routed)           0.156     1.735    load_queue/queue_reg_n_0_[4][85]
    SLICE_X37Y83         LUT5 (Prop_lut5_I4_O)        0.045     1.780 r  load_queue/queue[3][85]_i_3__0/O
                         net (fo=1, routed)           0.000     1.780    load_queue/queue[3][85]_i_3__0_n_0
    SLICE_X37Y83         MUXF7 (Prop_muxf7_I1_O)      0.065     1.845 r  load_queue/queue_reg[3][85]_i_1__0/O
                         net (fo=1, routed)           0.000     1.845    load_queue/queue_reg[3][85]_i_1__0_n_0
    SLICE_X37Y83         FDRE                                         r  load_queue/queue_reg[3][85]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=7235, routed)        0.822     1.950    load_queue/clk_IBUF_BUFG
    SLICE_X37Y83         FDRE                                         r  load_queue/queue_reg[3][85]/C
                         clock pessimism             -0.249     1.701    
    SLICE_X37Y83         FDRE (Hold_fdre_C_D)         0.105     1.806    load_queue/queue_reg[3][85]
  -------------------------------------------------------------------
                         required time                         -1.806    
                         arrival time                           1.845    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 lsu/inOperation_reg[66]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            lsu/load_rob_reg[3][2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.141ns (37.680%)  route 0.233ns (62.320%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=7235, routed)        0.554     1.437    lsu/clk_IBUF_BUFG
    SLICE_X28Y81         FDRE                                         r  lsu/inOperation_reg[66]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y81         FDRE (Prop_fdre_C_Q)         0.141     1.578 r  lsu/inOperation_reg[66]/Q
                         net (fo=4, routed)           0.233     1.811    lsu/inOperation_reg_n_0_[66]
    SLICE_X37Y81         FDRE                                         r  lsu/load_rob_reg[3][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=7235, routed)        0.820     1.948    lsu/clk_IBUF_BUFG
    SLICE_X37Y81         FDRE                                         r  lsu/load_rob_reg[3][2]/C
                         clock pessimism             -0.249     1.699    
    SLICE_X37Y81         FDRE (Hold_fdre_C_D)         0.066     1.765    lsu/load_rob_reg[3][2]
  -------------------------------------------------------------------
                         required time                         -1.765    
                         arrival time                           1.811    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 alu_queue/queue_reg[5][88]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            alu_queue/queue_reg[4][88]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.260ns (61.681%)  route 0.162ns (38.319%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=7235, routed)        0.562     1.445    alu_queue/clk_IBUF_BUFG
    SLICE_X36Y97         FDRE                                         r  alu_queue/queue_reg[5][88]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y97         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  alu_queue/queue_reg[5][88]/Q
                         net (fo=2, routed)           0.162     1.748    alu_queue/queue_reg_n_0_[5][88]
    SLICE_X35Y98         LUT6 (Prop_lut6_I5_O)        0.045     1.793 r  alu_queue/queue[4][88]_i_3__1/O
                         net (fo=1, routed)           0.000     1.793    alu_queue/queue[4][88]_i_3__1_n_0
    SLICE_X35Y98         MUXF7 (Prop_muxf7_I1_O)      0.074     1.867 r  alu_queue/queue_reg[4][88]_i_1__1/O
                         net (fo=1, routed)           0.000     1.867    alu_queue/queue_reg[4][88]_i_1__1_n_0
    SLICE_X35Y98         FDRE                                         r  alu_queue/queue_reg[4][88]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=7235, routed)        0.829     1.957    alu_queue/clk_IBUF_BUFG
    SLICE_X35Y98         FDRE                                         r  alu_queue/queue_reg[4][88]/C
                         clock pessimism             -0.249     1.708    
    SLICE_X35Y98         FDRE (Hold_fdre_C_D)         0.105     1.813    alu_queue/queue_reg[4][88]
  -------------------------------------------------------------------
                         required time                         -1.813    
                         arrival time                           1.867    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 lsu/store_buffer/store_buffer_reg[3][25]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            lsu/store_buffer/store_buffer_reg[2][25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.428ns  (logic 0.230ns (53.748%)  route 0.198ns (46.252%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=7235, routed)        0.558     1.441    lsu/store_buffer/clk_IBUF_BUFG
    SLICE_X35Y36         FDRE                                         r  lsu/store_buffer/store_buffer_reg[3][25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y36         FDRE (Prop_fdre_C_Q)         0.128     1.569 r  lsu/store_buffer/store_buffer_reg[3][25]/Q
                         net (fo=2, routed)           0.198     1.767    lsu/store_buffer/store_buffer_reg_n_0_[3][25]
    SLICE_X37Y36         LUT3 (Prop_lut3_I0_O)        0.102     1.869 r  lsu/store_buffer/store_buffer[2][25]_i_1/O
                         net (fo=1, routed)           0.000     1.869    lsu/store_buffer/store_buffer[2][25]_i_1_n_0
    SLICE_X37Y36         FDRE                                         r  lsu/store_buffer/store_buffer_reg[2][25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=7235, routed)        0.827     1.954    lsu/store_buffer/clk_IBUF_BUFG
    SLICE_X37Y36         FDRE                                         r  lsu/store_buffer/store_buffer_reg[2][25]/C
                         clock pessimism             -0.249     1.705    
    SLICE_X37Y36         FDRE (Hold_fdre_C_D)         0.107     1.812    lsu/store_buffer/store_buffer_reg[2][25]
  -------------------------------------------------------------------
                         required time                         -1.812    
                         arrival time                           1.869    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 lsu/store_buffer/store_buffer_reg[3][12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            lsu/store_buffer/store_buffer_reg[2][12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.443ns  (logic 0.186ns (42.024%)  route 0.257ns (57.976%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.944ns
    Source Clock Delay      (SCD):    1.433ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=7235, routed)        0.550     1.433    lsu/store_buffer/clk_IBUF_BUFG
    SLICE_X35Y26         FDRE                                         r  lsu/store_buffer/store_buffer_reg[3][12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y26         FDRE (Prop_fdre_C_Q)         0.141     1.574 r  lsu/store_buffer/store_buffer_reg[3][12]/Q
                         net (fo=2, routed)           0.257     1.831    lsu/store_buffer/store_buffer_reg_n_0_[3][12]
    SLICE_X38Y26         LUT3 (Prop_lut3_I0_O)        0.045     1.876 r  lsu/store_buffer/store_buffer[2][12]_i_1/O
                         net (fo=1, routed)           0.000     1.876    lsu/store_buffer/store_buffer[2][12]_i_1_n_0
    SLICE_X38Y26         FDRE                                         r  lsu/store_buffer/store_buffer_reg[2][12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=7235, routed)        0.817     1.944    lsu/store_buffer/clk_IBUF_BUFG
    SLICE_X38Y26         FDRE                                         r  lsu/store_buffer/store_buffer_reg[2][12]/C
                         clock pessimism             -0.249     1.695    
    SLICE_X38Y26         FDRE (Hold_fdre_C_D)         0.121     1.816    lsu/store_buffer/store_buffer_reg[2][12]
  -------------------------------------------------------------------
                         required time                         -1.816    
                         arrival time                           1.876    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 lsu/store_buffer/store_buffer_reg[12][4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            lsu/store_buffer/store_buffer_reg[11][4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.420ns  (logic 0.209ns (49.771%)  route 0.211ns (50.229%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=7235, routed)        0.554     1.437    lsu/store_buffer/clk_IBUF_BUFG
    SLICE_X34Y30         FDRE                                         r  lsu/store_buffer/store_buffer_reg[12][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y30         FDRE (Prop_fdre_C_Q)         0.164     1.601 r  lsu/store_buffer/store_buffer_reg[12][4]/Q
                         net (fo=2, routed)           0.211     1.812    lsu/store_buffer/store_buffer_reg_n_0_[12][4]
    SLICE_X36Y30         LUT3 (Prop_lut3_I0_O)        0.045     1.857 r  lsu/store_buffer/store_buffer[11][4]_i_1/O
                         net (fo=1, routed)           0.000     1.857    lsu/store_buffer/store_buffer[11][4]_i_1_n_0
    SLICE_X36Y30         FDRE                                         r  lsu/store_buffer/store_buffer_reg[11][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=7235, routed)        0.822     1.949    lsu/store_buffer/clk_IBUF_BUFG
    SLICE_X36Y30         FDRE                                         r  lsu/store_buffer/store_buffer_reg[11][4]/C
                         clock pessimism             -0.249     1.700    
    SLICE_X36Y30         FDRE (Hold_fdre_C_D)         0.092     1.792    lsu/store_buffer/store_buffer_reg[11][4]
  -------------------------------------------------------------------
                         required time                         -1.792    
                         arrival time                           1.857    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 lsu/store_buffer/store_buffer_reg[7][12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            lsu/store_buffer/store_buffer_reg[6][12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.186ns (43.088%)  route 0.246ns (56.912%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.946ns
    Source Clock Delay      (SCD):    1.435ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=7235, routed)        0.552     1.435    lsu/store_buffer/clk_IBUF_BUFG
    SLICE_X35Y28         FDRE                                         r  lsu/store_buffer/store_buffer_reg[7][12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y28         FDRE (Prop_fdre_C_Q)         0.141     1.576 r  lsu/store_buffer/store_buffer_reg[7][12]/Q
                         net (fo=2, routed)           0.246     1.822    lsu/store_buffer/store_buffer_reg_n_0_[7][12]
    SLICE_X37Y27         LUT3 (Prop_lut3_I0_O)        0.045     1.867 r  lsu/store_buffer/store_buffer[6][12]_i_1/O
                         net (fo=1, routed)           0.000     1.867    lsu/store_buffer/store_buffer[6][12]_i_1_n_0
    SLICE_X37Y27         FDRE                                         r  lsu/store_buffer/store_buffer_reg[6][12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=7235, routed)        0.819     1.946    lsu/store_buffer/clk_IBUF_BUFG
    SLICE_X37Y27         FDRE                                         r  lsu/store_buffer/store_buffer_reg[6][12]/C
                         clock pessimism             -0.249     1.697    
    SLICE_X37Y27         FDRE (Hold_fdre_C_D)         0.092     1.789    lsu/store_buffer/store_buffer_reg[6][12]
  -------------------------------------------------------------------
                         required time                         -1.789    
                         arrival time                           1.867    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 lsu/store_buffer/store_buffer_reg[6][8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            lsu/store_buffer/store_buffer_reg[5][8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.431ns  (logic 0.186ns (43.165%)  route 0.245ns (56.835%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.944ns
    Source Clock Delay      (SCD):    1.435ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=7235, routed)        0.552     1.435    lsu/store_buffer/clk_IBUF_BUFG
    SLICE_X35Y27         FDRE                                         r  lsu/store_buffer/store_buffer_reg[6][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y27         FDRE (Prop_fdre_C_Q)         0.141     1.576 r  lsu/store_buffer/store_buffer_reg[6][8]/Q
                         net (fo=2, routed)           0.245     1.821    lsu/store_buffer/store_buffer_reg_n_0_[6][8]
    SLICE_X37Y26         LUT3 (Prop_lut3_I0_O)        0.045     1.866 r  lsu/store_buffer/store_buffer[5][8]_i_1/O
                         net (fo=1, routed)           0.000     1.866    lsu/store_buffer/store_buffer[5][8]_i_1_n_0
    SLICE_X37Y26         FDRE                                         r  lsu/store_buffer/store_buffer_reg[5][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=7235, routed)        0.817     1.944    lsu/store_buffer/clk_IBUF_BUFG
    SLICE_X37Y26         FDRE                                         r  lsu/store_buffer/store_buffer_reg[5][8]/C
                         clock pessimism             -0.249     1.695    
    SLICE_X37Y26         FDRE (Hold_fdre_C_D)         0.092     1.787    lsu/store_buffer/store_buffer_reg[5][8]
  -------------------------------------------------------------------
                         required time                         -1.787    
                         arrival time                           1.866    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 lsu/store_buffer/store_buffer_reg[4][13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            lsu/store_buffer/store_buffer_reg[3][13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.455ns  (logic 0.230ns (50.575%)  route 0.225ns (49.425%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.943ns
    Source Clock Delay      (SCD):    1.434ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=7235, routed)        0.551     1.434    lsu/store_buffer/clk_IBUF_BUFG
    SLICE_X36Y26         FDRE                                         r  lsu/store_buffer/store_buffer_reg[4][13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y26         FDRE (Prop_fdre_C_Q)         0.128     1.562 r  lsu/store_buffer/store_buffer_reg[4][13]/Q
                         net (fo=2, routed)           0.225     1.787    lsu/store_buffer/store_buffer_reg_n_0_[4][13]
    SLICE_X35Y26         LUT3 (Prop_lut3_I0_O)        0.102     1.889 r  lsu/store_buffer/store_buffer[3][13]_i_1/O
                         net (fo=1, routed)           0.000     1.889    lsu/store_buffer/store_buffer[3][13]_i_1_n_0
    SLICE_X35Y26         FDRE                                         r  lsu/store_buffer/store_buffer_reg[3][13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=7235, routed)        0.816     1.943    lsu/store_buffer/clk_IBUF_BUFG
    SLICE_X35Y26         FDRE                                         r  lsu/store_buffer/store_buffer_reg[3][13]/C
                         clock pessimism             -0.249     1.694    
    SLICE_X35Y26         FDRE (Hold_fdre_C_D)         0.107     1.801    lsu/store_buffer/store_buffer_reg[3][13]
  -------------------------------------------------------------------
                         required time                         -1.801    
                         arrival time                           1.889    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 decoderB/d2_valid_reg_rep__2/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            alu_queue/queue_reg[1][80]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.547ns  (logic 0.248ns (45.374%)  route 0.299ns (54.626%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.045ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=7235, routed)        0.562     1.445    decoderB/clk_IBUF_BUFG
    SLICE_X37Y97         FDRE                                         r  decoderB/d2_valid_reg_rep__2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y97         FDRE (Prop_fdre_C_Q)         0.141     1.586 f  decoderB/d2_valid_reg_rep__2/Q
                         net (fo=111, routed)         0.299     1.885    alu_queue/queue_reg[1][80]_0
    SLICE_X32Y102        LUT6 (Prop_lut6_I3_O)        0.045     1.930 r  alu_queue/queue[1][80]_i_2__1/O
                         net (fo=1, routed)           0.000     1.930    alu_queue/queue[1][80]_i_2__1_n_0
    SLICE_X32Y102        MUXF7 (Prop_muxf7_I0_O)      0.062     1.992 r  alu_queue/queue_reg[1][80]_i_1/O
                         net (fo=1, routed)           0.000     1.992    alu_queue/queue_reg[1][80]_i_1_n_0
    SLICE_X32Y102        FDRE                                         r  alu_queue/queue_reg[1][80]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=7235, routed)        0.917     2.045    alu_queue/clk_IBUF_BUFG
    SLICE_X32Y102        FDRE                                         r  alu_queue/queue_reg[1][80]/C
                         clock pessimism             -0.249     1.796    
    SLICE_X32Y102        FDRE (Hold_fdre_C_D)         0.105     1.901    alu_queue/queue_reg[1][80]
  -------------------------------------------------------------------
                         required time                         -1.901    
                         arrival time                           1.992    
  -------------------------------------------------------------------
                         slack                                  0.091    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X1Y6   mem/data_reg_1_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X2Y4   mem/data_reg_1_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X1Y4   mem/data_reg_1_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X1Y2   mem/data_reg_1_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X2Y6   mem/data_reg_1_4/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X2Y7   mem/data_reg_1_5/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X2Y5   mem/data_reg_1_6/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X1Y7   mem/data_reg_1_7/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X0Y3   mem/data_reg_2_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X1Y0   mem/data_reg_2_1/CLKARDCLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X46Y62  lsu/load_opcodeB_reg_0_3_0_2/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X46Y62  lsu/load_opcodeB_reg_0_3_0_2/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X46Y62  lsu/load_opcodeB_reg_0_3_0_2/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X46Y62  lsu/load_opcodeB_reg_0_3_0_2/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X46Y62  lsu/load_opcodeB_reg_0_3_0_2/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X46Y62  lsu/load_opcodeB_reg_0_3_0_2/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X46Y62  lsu/load_opcodeB_reg_0_3_0_2/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X46Y62  lsu/load_opcodeB_reg_0_3_0_2/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X46Y62  lsu/load_opcodeB_reg_0_3_0_2/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X46Y62  lsu/load_opcodeB_reg_0_3_0_2/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X46Y62  lsu/load_opcodeB_reg_0_3_0_2/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X46Y62  lsu/load_opcodeB_reg_0_3_0_2/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X46Y62  lsu/load_opcodeB_reg_0_3_0_2/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X46Y62  lsu/load_opcodeB_reg_0_3_0_2/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X46Y62  lsu/load_opcodeB_reg_0_3_0_2/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X46Y62  lsu/load_opcodeB_reg_0_3_0_2/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X46Y62  lsu/load_opcodeB_reg_0_3_0_2/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X46Y62  lsu/load_opcodeB_reg_0_3_0_2/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X46Y62  lsu/load_opcodeB_reg_0_3_0_2/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X46Y62  lsu/load_opcodeB_reg_0_3_0_2/RAMC/CLK



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            14 Endpoints
Min Delay            14 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 display/refresh_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.774ns  (logic 4.525ns (46.296%)  route 5.249ns (53.704%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=7235, routed)        1.631     5.152    display/clk_IBUF_BUFG
    SLICE_X64Y34         FDRE                                         r  display/refresh_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y34         FDRE (Prop_fdre_C_Q)         0.518     5.670 r  display/refresh_reg[18]/Q
                         net (fo=9, routed)           1.474     7.145    display/activate_refresh[0]
    SLICE_X63Y45         LUT6 (Prop_lut6_I3_O)        0.124     7.269 r  display/seg_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.982     8.251    display/seg_OBUF[6]_inst_i_5_n_0
    SLICE_X65Y45         LUT4 (Prop_lut4_I2_O)        0.152     8.403 r  display/seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.793    11.196    seg_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         3.731    14.927 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    14.927    seg[1]
    W6                                                                r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/refresh_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.515ns  (logic 4.297ns (45.166%)  route 5.217ns (54.834%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=7235, routed)        1.631     5.152    display/clk_IBUF_BUFG
    SLICE_X64Y34         FDRE                                         r  display/refresh_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y34         FDRE (Prop_fdre_C_Q)         0.518     5.670 r  display/refresh_reg[18]/Q
                         net (fo=9, routed)           1.474     7.145    display/activate_refresh[0]
    SLICE_X63Y45         LUT6 (Prop_lut6_I3_O)        0.124     7.269 r  display/seg_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.834     8.103    display/seg_OBUF[6]_inst_i_5_n_0
    SLICE_X64Y45         LUT4 (Prop_lut4_I3_O)        0.124     8.227 r  display/seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.909    11.136    seg_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         3.531    14.667 r  seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    14.667    seg[6]
    U7                                                                r  seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/refresh_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.510ns  (logic 4.538ns (47.714%)  route 4.972ns (52.286%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=7235, routed)        1.631     5.152    display/clk_IBUF_BUFG
    SLICE_X64Y34         FDRE                                         r  display/refresh_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y34         FDRE (Prop_fdre_C_Q)         0.518     5.670 r  display/refresh_reg[18]/Q
                         net (fo=9, routed)           1.474     7.145    display/activate_refresh[0]
    SLICE_X63Y45         LUT6 (Prop_lut6_I3_O)        0.124     7.269 f  display/seg_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.984     8.253    display/seg_OBUF[6]_inst_i_5_n_0
    SLICE_X65Y45         LUT4 (Prop_lut4_I3_O)        0.152     8.405 r  display/seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.514    10.919    seg_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.744    14.662 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    14.662    seg[3]
    V8                                                                r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/refresh_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.359ns  (logic 4.502ns (48.106%)  route 4.857ns (51.894%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=7235, routed)        1.631     5.152    display/clk_IBUF_BUFG
    SLICE_X64Y34         FDRE                                         r  display/refresh_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y34         FDRE (Prop_fdre_C_Q)         0.518     5.670 r  display/refresh_reg[18]/Q
                         net (fo=9, routed)           1.474     7.145    display/activate_refresh[0]
    SLICE_X63Y45         LUT6 (Prop_lut6_I3_O)        0.124     7.269 f  display/seg_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.817     8.086    display/seg_OBUF[6]_inst_i_5_n_0
    SLICE_X65Y45         LUT4 (Prop_lut4_I1_O)        0.153     8.239 r  display/seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.565    10.804    seg_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         3.707    14.512 r  seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000    14.512    seg[5]
    V5                                                                r  seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/refresh_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.244ns  (logic 4.286ns (46.365%)  route 4.958ns (53.635%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=7235, routed)        1.631     5.152    display/clk_IBUF_BUFG
    SLICE_X64Y34         FDRE                                         r  display/refresh_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y34         FDRE (Prop_fdre_C_Q)         0.518     5.670 r  display/refresh_reg[18]/Q
                         net (fo=9, routed)           1.474     7.145    display/activate_refresh[0]
    SLICE_X63Y45         LUT6 (Prop_lut6_I3_O)        0.124     7.269 f  display/seg_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.817     8.086    display/seg_OBUF[6]_inst_i_5_n_0
    SLICE_X65Y45         LUT4 (Prop_lut4_I3_O)        0.124     8.210 r  display/seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.666    10.876    seg_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         3.520    14.396 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    14.396    seg[4]
    U5                                                                r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/refresh_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.233ns  (logic 4.277ns (46.318%)  route 4.957ns (53.682%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=7235, routed)        1.631     5.152    display/clk_IBUF_BUFG
    SLICE_X64Y34         FDRE                                         r  display/refresh_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y34         FDRE (Prop_fdre_C_Q)         0.518     5.670 r  display/refresh_reg[18]/Q
                         net (fo=9, routed)           1.474     7.145    display/activate_refresh[0]
    SLICE_X63Y45         LUT6 (Prop_lut6_I3_O)        0.124     7.269 r  display/seg_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.982     8.251    display/seg_OBUF[6]_inst_i_5_n_0
    SLICE_X65Y45         LUT4 (Prop_lut4_I1_O)        0.124     8.375 r  display/seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.500    10.875    seg_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         3.511    14.386 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    14.386    seg[0]
    W7                                                                r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/refresh_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.117ns  (logic 4.301ns (47.176%)  route 4.816ns (52.824%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=7235, routed)        1.631     5.152    display/clk_IBUF_BUFG
    SLICE_X64Y34         FDRE                                         r  display/refresh_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y34         FDRE (Prop_fdre_C_Q)         0.518     5.670 r  display/refresh_reg[18]/Q
                         net (fo=9, routed)           1.474     7.145    display/activate_refresh[0]
    SLICE_X63Y45         LUT6 (Prop_lut6_I3_O)        0.124     7.269 r  display/seg_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.984     8.253    display/seg_OBUF[6]_inst_i_5_n_0
    SLICE_X65Y45         LUT4 (Prop_lut4_I2_O)        0.124     8.377 r  display/seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.358    10.734    seg_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         3.535    14.269 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000    14.269    seg[2]
    U8                                                                r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/refresh_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            an[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.234ns  (logic 4.388ns (60.660%)  route 2.846ns (39.340%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=7235, routed)        1.631     5.152    display/clk_IBUF_BUFG
    SLICE_X64Y34         FDRE                                         r  display/refresh_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y34         FDRE (Prop_fdre_C_Q)         0.518     5.670 r  display/refresh_reg[18]/Q
                         net (fo=9, routed)           0.984     6.654    display/activate_refresh[0]
    SLICE_X65Y31         LUT2 (Prop_lut2_I1_O)        0.152     6.806 r  display/an_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.862     8.668    an_OBUF[3]
    W4                   OBUF (Prop_obuf_I_O)         3.718    12.387 r  an_OBUF[3]_inst/O
                         net (fo=0)                   0.000    12.387    an[3]
    W4                                                                r  an[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/refresh_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            an[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.212ns  (logic 4.371ns (60.607%)  route 2.841ns (39.393%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=7235, routed)        1.631     5.152    display/clk_IBUF_BUFG
    SLICE_X64Y34         FDRE                                         r  display/refresh_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y34         FDRE (Prop_fdre_C_Q)         0.518     5.670 r  display/refresh_reg[18]/Q
                         net (fo=9, routed)           0.982     6.652    display/activate_refresh[0]
    SLICE_X65Y31         LUT2 (Prop_lut2_I0_O)        0.152     6.804 r  display/an_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.859     8.663    an_OBUF[1]
    U4                   OBUF (Prop_obuf_I_O)         3.701    12.364 r  an_OBUF[1]_inst/O
                         net (fo=0)                   0.000    12.364    an[1]
    U4                                                                r  an[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/refresh_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            an[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.015ns  (logic 4.165ns (59.373%)  route 2.850ns (40.627%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=7235, routed)        1.631     5.152    display/clk_IBUF_BUFG
    SLICE_X64Y34         FDRE                                         r  display/refresh_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y34         FDRE (Prop_fdre_C_Q)         0.518     5.670 f  display/refresh_reg[18]/Q
                         net (fo=9, routed)           0.984     6.654    display/activate_refresh[0]
    SLICE_X65Y31         LUT2 (Prop_lut2_I1_O)        0.124     6.778 r  display/an_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.866     8.644    an_OBUF[2]
    V4                   OBUF (Prop_obuf_I_O)         3.523    12.167 r  an_OBUF[2]_inst/O
                         net (fo=0)                   0.000    12.167    an[2]
    V4                                                                r  an[2] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 led_light_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.954ns  (logic 1.370ns (70.092%)  route 0.585ns (29.908%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=7235, routed)        0.563     1.446    clk_IBUF_BUFG
    SLICE_X8Y12          FDSE                                         r  led_light_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y12          FDSE (Prop_fdse_C_Q)         0.164     1.610 r  led_light_reg[0]/Q
                         net (fo=1, routed)           0.585     2.195    led_OBUF[0]
    U16                  OBUF (Prop_obuf_I_O)         1.206     3.401 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.401    led[0]
    U16                                                               r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_light_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.938ns  (logic 1.372ns (70.768%)  route 0.567ns (29.232%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=7235, routed)        0.581     1.464    clk_IBUF_BUFG
    SLICE_X4Y26          FDSE                                         r  led_light_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y26          FDSE (Prop_fdse_C_Q)         0.141     1.605 r  led_light_reg[1]/Q
                         net (fo=1, routed)           0.567     2.172    led_OBUF[1]
    E19                  OBUF (Prop_obuf_I_O)         1.231     3.402 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.402    led[1]
    E19                                                               r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/refresh_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            an[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.086ns  (logic 1.413ns (67.753%)  route 0.673ns (32.247%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=7235, routed)        0.591     1.474    display/clk_IBUF_BUFG
    SLICE_X64Y34         FDRE                                         r  display/refresh_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y34         FDRE (Prop_fdre_C_Q)         0.164     1.638 f  display/refresh_reg[19]/Q
                         net (fo=9, routed)           0.341     1.979    display/activate_refresh[1]
    SLICE_X65Y31         LUT2 (Prop_lut2_I0_O)        0.045     2.024 r  display/an_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.331     2.356    an_OBUF[0]
    U2                   OBUF (Prop_obuf_I_O)         1.204     3.560 r  an_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.560    an[0]
    U2                                                                r  an[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/refresh_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            an[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.179ns  (logic 1.433ns (65.753%)  route 0.746ns (34.247%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=7235, routed)        0.591     1.474    display/clk_IBUF_BUFG
    SLICE_X64Y34         FDRE                                         r  display/refresh_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y34         FDRE (Prop_fdre_C_Q)         0.164     1.638 r  display/refresh_reg[19]/Q
                         net (fo=9, routed)           0.341     1.979    display/activate_refresh[1]
    SLICE_X65Y31         LUT2 (Prop_lut2_I0_O)        0.045     2.024 r  display/an_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.405     2.429    an_OBUF[2]
    V4                   OBUF (Prop_obuf_I_O)         1.224     3.653 r  an_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.653    an[2]
    V4                                                                r  an[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/refresh_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            an[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.228ns  (logic 1.472ns (66.089%)  route 0.755ns (33.911%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=7235, routed)        0.591     1.474    display/clk_IBUF_BUFG
    SLICE_X64Y34         FDRE                                         r  display/refresh_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y34         FDRE (Prop_fdre_C_Q)         0.164     1.638 f  display/refresh_reg[19]/Q
                         net (fo=9, routed)           0.341     1.979    display/activate_refresh[1]
    SLICE_X65Y31         LUT2 (Prop_lut2_I1_O)        0.046     2.025 r  display/an_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.414     2.440    an_OBUF[1]
    U4                   OBUF (Prop_obuf_I_O)         1.262     3.702 r  an_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.702    an[1]
    U4                                                                r  an[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/refresh_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            an[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.252ns  (logic 1.487ns (66.056%)  route 0.764ns (33.944%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=7235, routed)        0.591     1.474    display/clk_IBUF_BUFG
    SLICE_X64Y34         FDRE                                         r  display/refresh_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y34         FDRE (Prop_fdre_C_Q)         0.164     1.638 r  display/refresh_reg[19]/Q
                         net (fo=9, routed)           0.341     1.979    display/activate_refresh[1]
    SLICE_X65Y31         LUT2 (Prop_lut2_I0_O)        0.045     2.024 r  display/an_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.423     2.447    an_OBUF[3]
    W4                   OBUF (Prop_obuf_I_O)         1.278     3.726 r  an_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.726    an[3]
    W4                                                                r  an[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_light_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.347ns  (logic 1.351ns (57.564%)  route 0.996ns (42.436%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=7235, routed)        0.554     1.437    clk_IBUF_BUFG
    SLICE_X48Y26         FDSE                                         r  led_light_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y26         FDSE (Prop_fdse_C_Q)         0.141     1.578 r  led_light_reg[3]/Q
                         net (fo=1, routed)           0.996     2.574    led_OBUF[3]
    V19                  OBUF (Prop_obuf_I_O)         1.210     3.784 r  led_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.784    led[3]
    V19                                                               r  led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/display_third_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.390ns  (logic 1.443ns (60.377%)  route 0.947ns (39.623%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=7235, routed)        0.595     1.478    display/clk_IBUF_BUFG
    SLICE_X62Y45         FDRE                                         r  display/display_third_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y45         FDRE (Prop_fdre_C_Q)         0.141     1.619 f  display/display_third_reg[1]/Q
                         net (fo=1, routed)           0.051     1.670    display/display_third_reg_n_0_[1]
    SLICE_X63Y45         LUT6 (Prop_lut6_I1_O)        0.045     1.715 r  display/seg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.211     1.926    display/seg_OBUF[6]_inst_i_4_n_0
    SLICE_X65Y45         LUT4 (Prop_lut4_I0_O)        0.045     1.971 r  display/seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.685     2.656    seg_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         1.212     3.868 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.868    seg[0]
    W7                                                                r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/display_third_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.396ns  (logic 1.467ns (61.215%)  route 0.929ns (38.785%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=7235, routed)        0.595     1.478    display/clk_IBUF_BUFG
    SLICE_X62Y45         FDRE                                         r  display/display_third_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y45         FDRE (Prop_fdre_C_Q)         0.141     1.619 f  display/display_third_reg[2]/Q
                         net (fo=1, routed)           0.053     1.672    display/display_third_reg_n_0_[2]
    SLICE_X63Y45         LUT6 (Prop_lut6_I0_O)        0.045     1.717 r  display/seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.233     1.950    display/seg_OBUF[6]_inst_i_3_n_0
    SLICE_X65Y45         LUT4 (Prop_lut4_I3_O)        0.045     1.995 r  display/seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.644     2.639    seg_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         1.236     3.875 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.875    seg[2]
    U8                                                                r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/display_third_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.455ns  (logic 1.452ns (59.137%)  route 1.003ns (40.863%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=7235, routed)        0.595     1.478    display/clk_IBUF_BUFG
    SLICE_X62Y45         FDRE                                         r  display/display_third_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y45         FDRE (Prop_fdre_C_Q)         0.141     1.619 r  display/display_third_reg[2]/Q
                         net (fo=1, routed)           0.053     1.672    display/display_third_reg_n_0_[2]
    SLICE_X63Y45         LUT6 (Prop_lut6_I0_O)        0.045     1.717 f  display/seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.194     1.911    display/seg_OBUF[6]_inst_i_3_n_0
    SLICE_X65Y45         LUT4 (Prop_lut4_I0_O)        0.045     1.956 r  display/seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.756     2.712    seg_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         1.221     3.933 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.933    seg[4]
    U5                                                                r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------





