
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//ionice_gcc_-O0:     file format elf64-littleaarch64


Disassembly of section .init:

0000000000401180 <.init>:
  401180:	stp	x29, x30, [sp, #-16]!
  401184:	mov	x29, sp
  401188:	bl	401540 <ferror@plt+0x60>
  40118c:	ldp	x29, x30, [sp], #16
  401190:	ret

Disassembly of section .plt:

00000000004011a0 <memcpy@plt-0x20>:
  4011a0:	stp	x16, x30, [sp, #-16]!
  4011a4:	adrp	x16, 416000 <ferror@plt+0x14b20>
  4011a8:	ldr	x17, [x16, #4088]
  4011ac:	add	x16, x16, #0xff8
  4011b0:	br	x17
  4011b4:	nop
  4011b8:	nop
  4011bc:	nop

00000000004011c0 <memcpy@plt>:
  4011c0:	adrp	x16, 417000 <ferror@plt+0x15b20>
  4011c4:	ldr	x17, [x16]
  4011c8:	add	x16, x16, #0x0
  4011cc:	br	x17

00000000004011d0 <_exit@plt>:
  4011d0:	adrp	x16, 417000 <ferror@plt+0x15b20>
  4011d4:	ldr	x17, [x16, #8]
  4011d8:	add	x16, x16, #0x8
  4011dc:	br	x17

00000000004011e0 <strtoul@plt>:
  4011e0:	adrp	x16, 417000 <ferror@plt+0x15b20>
  4011e4:	ldr	x17, [x16, #16]
  4011e8:	add	x16, x16, #0x10
  4011ec:	br	x17

00000000004011f0 <strlen@plt>:
  4011f0:	adrp	x16, 417000 <ferror@plt+0x15b20>
  4011f4:	ldr	x17, [x16, #24]
  4011f8:	add	x16, x16, #0x18
  4011fc:	br	x17

0000000000401200 <fputs@plt>:
  401200:	adrp	x16, 417000 <ferror@plt+0x15b20>
  401204:	ldr	x17, [x16, #32]
  401208:	add	x16, x16, #0x20
  40120c:	br	x17

0000000000401210 <exit@plt>:
  401210:	adrp	x16, 417000 <ferror@plt+0x15b20>
  401214:	ldr	x17, [x16, #40]
  401218:	add	x16, x16, #0x28
  40121c:	br	x17

0000000000401220 <dup@plt>:
  401220:	adrp	x16, 417000 <ferror@plt+0x15b20>
  401224:	ldr	x17, [x16, #48]
  401228:	add	x16, x16, #0x30
  40122c:	br	x17

0000000000401230 <strtoimax@plt>:
  401230:	adrp	x16, 417000 <ferror@plt+0x15b20>
  401234:	ldr	x17, [x16, #56]
  401238:	add	x16, x16, #0x38
  40123c:	br	x17

0000000000401240 <strtod@plt>:
  401240:	adrp	x16, 417000 <ferror@plt+0x15b20>
  401244:	ldr	x17, [x16, #64]
  401248:	add	x16, x16, #0x40
  40124c:	br	x17

0000000000401250 <__cxa_atexit@plt>:
  401250:	adrp	x16, 417000 <ferror@plt+0x15b20>
  401254:	ldr	x17, [x16, #72]
  401258:	add	x16, x16, #0x48
  40125c:	br	x17

0000000000401260 <fputc@plt>:
  401260:	adrp	x16, 417000 <ferror@plt+0x15b20>
  401264:	ldr	x17, [x16, #80]
  401268:	add	x16, x16, #0x50
  40126c:	br	x17

0000000000401270 <snprintf@plt>:
  401270:	adrp	x16, 417000 <ferror@plt+0x15b20>
  401274:	ldr	x17, [x16, #88]
  401278:	add	x16, x16, #0x58
  40127c:	br	x17

0000000000401280 <localeconv@plt>:
  401280:	adrp	x16, 417000 <ferror@plt+0x15b20>
  401284:	ldr	x17, [x16, #96]
  401288:	add	x16, x16, #0x60
  40128c:	br	x17

0000000000401290 <fileno@plt>:
  401290:	adrp	x16, 417000 <ferror@plt+0x15b20>
  401294:	ldr	x17, [x16, #104]
  401298:	add	x16, x16, #0x68
  40129c:	br	x17

00000000004012a0 <malloc@plt>:
  4012a0:	adrp	x16, 417000 <ferror@plt+0x15b20>
  4012a4:	ldr	x17, [x16, #112]
  4012a8:	add	x16, x16, #0x70
  4012ac:	br	x17

00000000004012b0 <strncmp@plt>:
  4012b0:	adrp	x16, 417000 <ferror@plt+0x15b20>
  4012b4:	ldr	x17, [x16, #120]
  4012b8:	add	x16, x16, #0x78
  4012bc:	br	x17

00000000004012c0 <bindtextdomain@plt>:
  4012c0:	adrp	x16, 417000 <ferror@plt+0x15b20>
  4012c4:	ldr	x17, [x16, #128]
  4012c8:	add	x16, x16, #0x80
  4012cc:	br	x17

00000000004012d0 <__libc_start_main@plt>:
  4012d0:	adrp	x16, 417000 <ferror@plt+0x15b20>
  4012d4:	ldr	x17, [x16, #136]
  4012d8:	add	x16, x16, #0x88
  4012dc:	br	x17

00000000004012e0 <fgetc@plt>:
  4012e0:	adrp	x16, 417000 <ferror@plt+0x15b20>
  4012e4:	ldr	x17, [x16, #144]
  4012e8:	add	x16, x16, #0x90
  4012ec:	br	x17

00000000004012f0 <strcasecmp@plt>:
  4012f0:	adrp	x16, 417000 <ferror@plt+0x15b20>
  4012f4:	ldr	x17, [x16, #152]
  4012f8:	add	x16, x16, #0x98
  4012fc:	br	x17

0000000000401300 <strdup@plt>:
  401300:	adrp	x16, 417000 <ferror@plt+0x15b20>
  401304:	ldr	x17, [x16, #160]
  401308:	add	x16, x16, #0xa0
  40130c:	br	x17

0000000000401310 <close@plt>:
  401310:	adrp	x16, 417000 <ferror@plt+0x15b20>
  401314:	ldr	x17, [x16, #168]
  401318:	add	x16, x16, #0xa8
  40131c:	br	x17

0000000000401320 <__gmon_start__@plt>:
  401320:	adrp	x16, 417000 <ferror@plt+0x15b20>
  401324:	ldr	x17, [x16, #176]
  401328:	add	x16, x16, #0xb0
  40132c:	br	x17

0000000000401330 <strtoumax@plt>:
  401330:	adrp	x16, 417000 <ferror@plt+0x15b20>
  401334:	ldr	x17, [x16, #184]
  401338:	add	x16, x16, #0xb8
  40133c:	br	x17

0000000000401340 <abort@plt>:
  401340:	adrp	x16, 417000 <ferror@plt+0x15b20>
  401344:	ldr	x17, [x16, #192]
  401348:	add	x16, x16, #0xc0
  40134c:	br	x17

0000000000401350 <puts@plt>:
  401350:	adrp	x16, 417000 <ferror@plt+0x15b20>
  401354:	ldr	x17, [x16, #200]
  401358:	add	x16, x16, #0xc8
  40135c:	br	x17

0000000000401360 <textdomain@plt>:
  401360:	adrp	x16, 417000 <ferror@plt+0x15b20>
  401364:	ldr	x17, [x16, #208]
  401368:	add	x16, x16, #0xd0
  40136c:	br	x17

0000000000401370 <getopt_long@plt>:
  401370:	adrp	x16, 417000 <ferror@plt+0x15b20>
  401374:	ldr	x17, [x16, #216]
  401378:	add	x16, x16, #0xd8
  40137c:	br	x17

0000000000401380 <execvp@plt>:
  401380:	adrp	x16, 417000 <ferror@plt+0x15b20>
  401384:	ldr	x17, [x16, #224]
  401388:	add	x16, x16, #0xe0
  40138c:	br	x17

0000000000401390 <strcmp@plt>:
  401390:	adrp	x16, 417000 <ferror@plt+0x15b20>
  401394:	ldr	x17, [x16, #232]
  401398:	add	x16, x16, #0xe8
  40139c:	br	x17

00000000004013a0 <warn@plt>:
  4013a0:	adrp	x16, 417000 <ferror@plt+0x15b20>
  4013a4:	ldr	x17, [x16, #240]
  4013a8:	add	x16, x16, #0xf0
  4013ac:	br	x17

00000000004013b0 <__ctype_b_loc@plt>:
  4013b0:	adrp	x16, 417000 <ferror@plt+0x15b20>
  4013b4:	ldr	x17, [x16, #248]
  4013b8:	add	x16, x16, #0xf8
  4013bc:	br	x17

00000000004013c0 <strtol@plt>:
  4013c0:	adrp	x16, 417000 <ferror@plt+0x15b20>
  4013c4:	ldr	x17, [x16, #256]
  4013c8:	add	x16, x16, #0x100
  4013cc:	br	x17

00000000004013d0 <free@plt>:
  4013d0:	adrp	x16, 417000 <ferror@plt+0x15b20>
  4013d4:	ldr	x17, [x16, #264]
  4013d8:	add	x16, x16, #0x108
  4013dc:	br	x17

00000000004013e0 <vasprintf@plt>:
  4013e0:	adrp	x16, 417000 <ferror@plt+0x15b20>
  4013e4:	ldr	x17, [x16, #272]
  4013e8:	add	x16, x16, #0x110
  4013ec:	br	x17

00000000004013f0 <strndup@plt>:
  4013f0:	adrp	x16, 417000 <ferror@plt+0x15b20>
  4013f4:	ldr	x17, [x16, #280]
  4013f8:	add	x16, x16, #0x118
  4013fc:	br	x17

0000000000401400 <strspn@plt>:
  401400:	adrp	x16, 417000 <ferror@plt+0x15b20>
  401404:	ldr	x17, [x16, #288]
  401408:	add	x16, x16, #0x120
  40140c:	br	x17

0000000000401410 <strchr@plt>:
  401410:	adrp	x16, 417000 <ferror@plt+0x15b20>
  401414:	ldr	x17, [x16, #296]
  401418:	add	x16, x16, #0x128
  40141c:	br	x17

0000000000401420 <fflush@plt>:
  401420:	adrp	x16, 417000 <ferror@plt+0x15b20>
  401424:	ldr	x17, [x16, #304]
  401428:	add	x16, x16, #0x130
  40142c:	br	x17

0000000000401430 <warnx@plt>:
  401430:	adrp	x16, 417000 <ferror@plt+0x15b20>
  401434:	ldr	x17, [x16, #312]
  401438:	add	x16, x16, #0x138
  40143c:	br	x17

0000000000401440 <errx@plt>:
  401440:	adrp	x16, 417000 <ferror@plt+0x15b20>
  401444:	ldr	x17, [x16, #320]
  401448:	add	x16, x16, #0x140
  40144c:	br	x17

0000000000401450 <strcspn@plt>:
  401450:	adrp	x16, 417000 <ferror@plt+0x15b20>
  401454:	ldr	x17, [x16, #328]
  401458:	add	x16, x16, #0x148
  40145c:	br	x17

0000000000401460 <printf@plt>:
  401460:	adrp	x16, 417000 <ferror@plt+0x15b20>
  401464:	ldr	x17, [x16, #336]
  401468:	add	x16, x16, #0x150
  40146c:	br	x17

0000000000401470 <__assert_fail@plt>:
  401470:	adrp	x16, 417000 <ferror@plt+0x15b20>
  401474:	ldr	x17, [x16, #344]
  401478:	add	x16, x16, #0x158
  40147c:	br	x17

0000000000401480 <__errno_location@plt>:
  401480:	adrp	x16, 417000 <ferror@plt+0x15b20>
  401484:	ldr	x17, [x16, #352]
  401488:	add	x16, x16, #0x160
  40148c:	br	x17

0000000000401490 <syscall@plt>:
  401490:	adrp	x16, 417000 <ferror@plt+0x15b20>
  401494:	ldr	x17, [x16, #360]
  401498:	add	x16, x16, #0x168
  40149c:	br	x17

00000000004014a0 <gettext@plt>:
  4014a0:	adrp	x16, 417000 <ferror@plt+0x15b20>
  4014a4:	ldr	x17, [x16, #368]
  4014a8:	add	x16, x16, #0x170
  4014ac:	br	x17

00000000004014b0 <fprintf@plt>:
  4014b0:	adrp	x16, 417000 <ferror@plt+0x15b20>
  4014b4:	ldr	x17, [x16, #376]
  4014b8:	add	x16, x16, #0x178
  4014bc:	br	x17

00000000004014c0 <err@plt>:
  4014c0:	adrp	x16, 417000 <ferror@plt+0x15b20>
  4014c4:	ldr	x17, [x16, #384]
  4014c8:	add	x16, x16, #0x180
  4014cc:	br	x17

00000000004014d0 <setlocale@plt>:
  4014d0:	adrp	x16, 417000 <ferror@plt+0x15b20>
  4014d4:	ldr	x17, [x16, #392]
  4014d8:	add	x16, x16, #0x188
  4014dc:	br	x17

00000000004014e0 <ferror@plt>:
  4014e0:	adrp	x16, 417000 <ferror@plt+0x15b20>
  4014e4:	ldr	x17, [x16, #400]
  4014e8:	add	x16, x16, #0x190
  4014ec:	br	x17

Disassembly of section .text:

00000000004014f0 <.text>:
  4014f0:	mov	x29, #0x0                   	// #0
  4014f4:	mov	x30, #0x0                   	// #0
  4014f8:	mov	x5, x0
  4014fc:	ldr	x1, [sp]
  401500:	add	x2, sp, #0x8
  401504:	mov	x6, sp
  401508:	movz	x0, #0x0, lsl #48
  40150c:	movk	x0, #0x0, lsl #32
  401510:	movk	x0, #0x40, lsl #16
  401514:	movk	x0, #0x1bac
  401518:	movz	x3, #0x0, lsl #48
  40151c:	movk	x3, #0x0, lsl #32
  401520:	movk	x3, #0x40, lsl #16
  401524:	movk	x3, #0x4ef0
  401528:	movz	x4, #0x0, lsl #48
  40152c:	movk	x4, #0x0, lsl #32
  401530:	movk	x4, #0x40, lsl #16
  401534:	movk	x4, #0x4f70
  401538:	bl	4012d0 <__libc_start_main@plt>
  40153c:	bl	401340 <abort@plt>
  401540:	adrp	x0, 416000 <ferror@plt+0x14b20>
  401544:	ldr	x0, [x0, #4064]
  401548:	cbz	x0, 401550 <ferror@plt+0x70>
  40154c:	b	401320 <__gmon_start__@plt>
  401550:	ret
  401554:	stp	x29, x30, [sp, #-32]!
  401558:	mov	x29, sp
  40155c:	adrp	x0, 417000 <ferror@plt+0x15b20>
  401560:	add	x0, x0, #0x1e0
  401564:	str	x0, [sp, #24]
  401568:	ldr	x0, [sp, #24]
  40156c:	str	x0, [sp, #24]
  401570:	ldr	x1, [sp, #24]
  401574:	adrp	x0, 417000 <ferror@plt+0x15b20>
  401578:	add	x0, x0, #0x1e0
  40157c:	cmp	x1, x0
  401580:	b.eq	4015bc <ferror@plt+0xdc>  // b.none
  401584:	adrp	x0, 404000 <ferror@plt+0x2b20>
  401588:	add	x0, x0, #0xfa0
  40158c:	ldr	x0, [x0]
  401590:	str	x0, [sp, #16]
  401594:	ldr	x0, [sp, #16]
  401598:	str	x0, [sp, #16]
  40159c:	ldr	x0, [sp, #16]
  4015a0:	cmp	x0, #0x0
  4015a4:	b.eq	4015c0 <ferror@plt+0xe0>  // b.none
  4015a8:	ldr	x1, [sp, #16]
  4015ac:	adrp	x0, 417000 <ferror@plt+0x15b20>
  4015b0:	add	x0, x0, #0x1e0
  4015b4:	blr	x1
  4015b8:	b	4015c0 <ferror@plt+0xe0>
  4015bc:	nop
  4015c0:	ldp	x29, x30, [sp], #32
  4015c4:	ret
  4015c8:	stp	x29, x30, [sp, #-48]!
  4015cc:	mov	x29, sp
  4015d0:	adrp	x0, 417000 <ferror@plt+0x15b20>
  4015d4:	add	x0, x0, #0x1e0
  4015d8:	str	x0, [sp, #40]
  4015dc:	ldr	x0, [sp, #40]
  4015e0:	str	x0, [sp, #40]
  4015e4:	ldr	x1, [sp, #40]
  4015e8:	adrp	x0, 417000 <ferror@plt+0x15b20>
  4015ec:	add	x0, x0, #0x1e0
  4015f0:	sub	x0, x1, x0
  4015f4:	asr	x0, x0, #3
  4015f8:	lsr	x1, x0, #63
  4015fc:	add	x0, x1, x0
  401600:	asr	x0, x0, #1
  401604:	str	x0, [sp, #32]
  401608:	ldr	x0, [sp, #32]
  40160c:	cmp	x0, #0x0
  401610:	b.eq	401650 <ferror@plt+0x170>  // b.none
  401614:	adrp	x0, 404000 <ferror@plt+0x2b20>
  401618:	add	x0, x0, #0xfa8
  40161c:	ldr	x0, [x0]
  401620:	str	x0, [sp, #24]
  401624:	ldr	x0, [sp, #24]
  401628:	str	x0, [sp, #24]
  40162c:	ldr	x0, [sp, #24]
  401630:	cmp	x0, #0x0
  401634:	b.eq	401654 <ferror@plt+0x174>  // b.none
  401638:	ldr	x2, [sp, #24]
  40163c:	ldr	x1, [sp, #32]
  401640:	adrp	x0, 417000 <ferror@plt+0x15b20>
  401644:	add	x0, x0, #0x1e0
  401648:	blr	x2
  40164c:	b	401654 <ferror@plt+0x174>
  401650:	nop
  401654:	ldp	x29, x30, [sp], #48
  401658:	ret
  40165c:	stp	x29, x30, [sp, #-16]!
  401660:	mov	x29, sp
  401664:	adrp	x0, 417000 <ferror@plt+0x15b20>
  401668:	add	x0, x0, #0x208
  40166c:	ldrb	w0, [x0]
  401670:	and	x0, x0, #0xff
  401674:	cmp	x0, #0x0
  401678:	b.ne	401694 <ferror@plt+0x1b4>  // b.any
  40167c:	bl	401554 <ferror@plt+0x74>
  401680:	adrp	x0, 417000 <ferror@plt+0x15b20>
  401684:	add	x0, x0, #0x208
  401688:	mov	w1, #0x1                   	// #1
  40168c:	strb	w1, [x0]
  401690:	b	401698 <ferror@plt+0x1b8>
  401694:	nop
  401698:	ldp	x29, x30, [sp], #16
  40169c:	ret
  4016a0:	stp	x29, x30, [sp, #-16]!
  4016a4:	mov	x29, sp
  4016a8:	bl	4015c8 <ferror@plt+0xe8>
  4016ac:	nop
  4016b0:	ldp	x29, x30, [sp], #16
  4016b4:	ret
  4016b8:	stp	x29, x30, [sp, #-48]!
  4016bc:	mov	x29, sp
  4016c0:	str	x0, [sp, #24]
  4016c4:	bl	401480 <__errno_location@plt>
  4016c8:	str	wzr, [x0]
  4016cc:	ldr	x0, [sp, #24]
  4016d0:	bl	4014e0 <ferror@plt>
  4016d4:	cmp	w0, #0x0
  4016d8:	b.ne	401734 <ferror@plt+0x254>  // b.any
  4016dc:	ldr	x0, [sp, #24]
  4016e0:	bl	401420 <fflush@plt>
  4016e4:	cmp	w0, #0x0
  4016e8:	b.ne	401734 <ferror@plt+0x254>  // b.any
  4016ec:	ldr	x0, [sp, #24]
  4016f0:	bl	401290 <fileno@plt>
  4016f4:	str	w0, [sp, #44]
  4016f8:	ldr	w0, [sp, #44]
  4016fc:	cmp	w0, #0x0
  401700:	b.lt	40173c <ferror@plt+0x25c>  // b.tstop
  401704:	ldr	w0, [sp, #44]
  401708:	bl	401220 <dup@plt>
  40170c:	str	w0, [sp, #44]
  401710:	ldr	w0, [sp, #44]
  401714:	cmp	w0, #0x0
  401718:	b.lt	40173c <ferror@plt+0x25c>  // b.tstop
  40171c:	ldr	w0, [sp, #44]
  401720:	bl	401310 <close@plt>
  401724:	cmp	w0, #0x0
  401728:	b.ne	40173c <ferror@plt+0x25c>  // b.any
  40172c:	mov	w0, #0x0                   	// #0
  401730:	b	40175c <ferror@plt+0x27c>
  401734:	nop
  401738:	b	401740 <ferror@plt+0x260>
  40173c:	nop
  401740:	bl	401480 <__errno_location@plt>
  401744:	ldr	w0, [x0]
  401748:	cmp	w0, #0x9
  40174c:	b.ne	401758 <ferror@plt+0x278>  // b.any
  401750:	mov	w0, #0x0                   	// #0
  401754:	b	40175c <ferror@plt+0x27c>
  401758:	mov	w0, #0xffffffff            	// #-1
  40175c:	ldp	x29, x30, [sp], #48
  401760:	ret
  401764:	stp	x29, x30, [sp, #-16]!
  401768:	mov	x29, sp
  40176c:	adrp	x0, 417000 <ferror@plt+0x15b20>
  401770:	add	x0, x0, #0x1f8
  401774:	ldr	x0, [x0]
  401778:	bl	4016b8 <ferror@plt+0x1d8>
  40177c:	cmp	w0, #0x0
  401780:	b.eq	4017d0 <ferror@plt+0x2f0>  // b.none
  401784:	bl	401480 <__errno_location@plt>
  401788:	ldr	w0, [x0]
  40178c:	cmp	w0, #0x20
  401790:	b.eq	4017d0 <ferror@plt+0x2f0>  // b.none
  401794:	bl	401480 <__errno_location@plt>
  401798:	ldr	w0, [x0]
  40179c:	cmp	w0, #0x0
  4017a0:	b.eq	4017b8 <ferror@plt+0x2d8>  // b.none
  4017a4:	adrp	x0, 404000 <ferror@plt+0x2b20>
  4017a8:	add	x0, x0, #0xfb0
  4017ac:	bl	4014a0 <gettext@plt>
  4017b0:	bl	4013a0 <warn@plt>
  4017b4:	b	4017c8 <ferror@plt+0x2e8>
  4017b8:	adrp	x0, 404000 <ferror@plt+0x2b20>
  4017bc:	add	x0, x0, #0xfb0
  4017c0:	bl	4014a0 <gettext@plt>
  4017c4:	bl	401430 <warnx@plt>
  4017c8:	mov	w0, #0x1                   	// #1
  4017cc:	bl	4011d0 <_exit@plt>
  4017d0:	adrp	x0, 417000 <ferror@plt+0x15b20>
  4017d4:	add	x0, x0, #0x1e0
  4017d8:	ldr	x0, [x0]
  4017dc:	bl	4016b8 <ferror@plt+0x1d8>
  4017e0:	cmp	w0, #0x0
  4017e4:	b.eq	4017f0 <ferror@plt+0x310>  // b.none
  4017e8:	mov	w0, #0x1                   	// #1
  4017ec:	bl	4011d0 <_exit@plt>
  4017f0:	nop
  4017f4:	ldp	x29, x30, [sp], #16
  4017f8:	ret
  4017fc:	stp	x29, x30, [sp, #-16]!
  401800:	mov	x29, sp
  401804:	adrp	x0, 401000 <memcpy@plt-0x1c0>
  401808:	add	x0, x0, #0x764
  40180c:	bl	404f78 <ferror@plt+0x3a98>
  401810:	nop
  401814:	ldp	x29, x30, [sp], #16
  401818:	ret
  40181c:	stp	x29, x30, [sp, #-32]!
  401820:	mov	x29, sp
  401824:	str	w0, [sp, #28]
  401828:	str	w1, [sp, #24]
  40182c:	str	w2, [sp, #20]
  401830:	ldr	w3, [sp, #20]
  401834:	ldr	w2, [sp, #24]
  401838:	ldr	w1, [sp, #28]
  40183c:	mov	x0, #0x1e                  	// #30
  401840:	bl	401490 <syscall@plt>
  401844:	ldp	x29, x30, [sp], #32
  401848:	ret
  40184c:	stp	x29, x30, [sp, #-32]!
  401850:	mov	x29, sp
  401854:	str	w0, [sp, #28]
  401858:	str	w1, [sp, #24]
  40185c:	ldr	w2, [sp, #24]
  401860:	ldr	w1, [sp, #28]
  401864:	mov	x0, #0x1f                  	// #31
  401868:	bl	401490 <syscall@plt>
  40186c:	ldp	x29, x30, [sp], #32
  401870:	ret
  401874:	stp	x29, x30, [sp, #-48]!
  401878:	mov	x29, sp
  40187c:	str	x0, [sp, #24]
  401880:	str	xzr, [sp, #40]
  401884:	b	4018c0 <ferror@plt+0x3e0>
  401888:	adrp	x0, 417000 <ferror@plt+0x15b20>
  40188c:	add	x0, x0, #0x1a8
  401890:	ldr	x1, [sp, #40]
  401894:	ldr	x0, [x0, x1, lsl #3]
  401898:	mov	x1, x0
  40189c:	ldr	x0, [sp, #24]
  4018a0:	bl	4012f0 <strcasecmp@plt>
  4018a4:	cmp	w0, #0x0
  4018a8:	b.ne	4018b4 <ferror@plt+0x3d4>  // b.any
  4018ac:	ldr	x0, [sp, #40]
  4018b0:	b	4018d0 <ferror@plt+0x3f0>
  4018b4:	ldr	x0, [sp, #40]
  4018b8:	add	x0, x0, #0x1
  4018bc:	str	x0, [sp, #40]
  4018c0:	ldr	x0, [sp, #40]
  4018c4:	cmp	x0, #0x3
  4018c8:	b.ls	401888 <ferror@plt+0x3a8>  // b.plast
  4018cc:	mov	w0, #0xffffffff            	// #-1
  4018d0:	ldp	x29, x30, [sp], #48
  4018d4:	ret
  4018d8:	stp	x29, x30, [sp, #-48]!
  4018dc:	mov	x29, sp
  4018e0:	str	w0, [sp, #28]
  4018e4:	str	w1, [sp, #24]
  4018e8:	ldr	w1, [sp, #28]
  4018ec:	ldr	w0, [sp, #24]
  4018f0:	bl	40184c <ferror@plt+0x36c>
  4018f4:	str	w0, [sp, #36]
  4018f8:	ldr	w0, [sp, #36]
  4018fc:	cmn	w0, #0x1
  401900:	b.ne	40191c <ferror@plt+0x43c>  // b.any
  401904:	adrp	x0, 404000 <ferror@plt+0x2b20>
  401908:	add	x0, x0, #0xff0
  40190c:	bl	4014a0 <gettext@plt>
  401910:	mov	x1, x0
  401914:	mov	w0, #0x1                   	// #1
  401918:	bl	4014c0 <err@plt>
  40191c:	ldr	w0, [sp, #36]
  401920:	asr	w0, w0, #13
  401924:	str	w0, [sp, #32]
  401928:	adrp	x0, 405000 <ferror@plt+0x3b20>
  40192c:	add	x0, x0, #0x8
  401930:	bl	4014a0 <gettext@plt>
  401934:	str	x0, [sp, #40]
  401938:	ldr	w0, [sp, #32]
  40193c:	cmp	w0, #0x0
  401940:	b.lt	401964 <ferror@plt+0x484>  // b.tstop
  401944:	ldr	w0, [sp, #32]
  401948:	cmp	w0, #0x3
  40194c:	b.hi	401964 <ferror@plt+0x484>  // b.pmore
  401950:	adrp	x0, 417000 <ferror@plt+0x15b20>
  401954:	add	x0, x0, #0x1a8
  401958:	ldrsw	x1, [sp, #32]
  40195c:	ldr	x0, [x0, x1, lsl #3]
  401960:	str	x0, [sp, #40]
  401964:	ldr	w0, [sp, #32]
  401968:	cmp	w0, #0x3
  40196c:	b.eq	4019a0 <ferror@plt+0x4c0>  // b.none
  401970:	adrp	x0, 405000 <ferror@plt+0x3b20>
  401974:	add	x0, x0, #0x10
  401978:	bl	4014a0 <gettext@plt>
  40197c:	mov	x3, x0
  401980:	ldr	w0, [sp, #36]
  401984:	mov	w0, w0
  401988:	and	x0, x0, #0x1fff
  40198c:	mov	x2, x0
  401990:	ldr	x1, [sp, #40]
  401994:	mov	x0, x3
  401998:	bl	401460 <printf@plt>
  40199c:	b	4019a8 <ferror@plt+0x4c8>
  4019a0:	ldr	x0, [sp, #40]
  4019a4:	bl	401350 <puts@plt>
  4019a8:	nop
  4019ac:	ldp	x29, x30, [sp], #48
  4019b0:	ret
  4019b4:	stp	x29, x30, [sp, #-48]!
  4019b8:	mov	x29, sp
  4019bc:	str	w0, [sp, #28]
  4019c0:	str	w1, [sp, #24]
  4019c4:	str	w2, [sp, #20]
  4019c8:	str	w3, [sp, #16]
  4019cc:	ldr	w0, [sp, #24]
  4019d0:	lsl	w1, w0, #13
  4019d4:	ldr	w0, [sp, #20]
  4019d8:	orr	w0, w1, w0
  4019dc:	mov	w2, w0
  4019e0:	ldr	w1, [sp, #28]
  4019e4:	ldr	w0, [sp, #16]
  4019e8:	bl	40181c <ferror@plt+0x33c>
  4019ec:	str	w0, [sp, #44]
  4019f0:	ldr	w0, [sp, #44]
  4019f4:	cmn	w0, #0x1
  4019f8:	b.ne	401a28 <ferror@plt+0x548>  // b.any
  4019fc:	adrp	x0, 417000 <ferror@plt+0x15b20>
  401a00:	add	x0, x0, #0x20c
  401a04:	ldr	w0, [x0]
  401a08:	cmp	w0, #0x0
  401a0c:	b.ne	401a28 <ferror@plt+0x548>  // b.any
  401a10:	adrp	x0, 405000 <ferror@plt+0x3b20>
  401a14:	add	x0, x0, #0x20
  401a18:	bl	4014a0 <gettext@plt>
  401a1c:	mov	x1, x0
  401a20:	mov	w0, #0x1                   	// #1
  401a24:	bl	4014c0 <err@plt>
  401a28:	nop
  401a2c:	ldp	x29, x30, [sp], #48
  401a30:	ret
  401a34:	stp	x29, x30, [sp, #-48]!
  401a38:	mov	x29, sp
  401a3c:	str	x19, [sp, #16]
  401a40:	adrp	x0, 417000 <ferror@plt+0x15b20>
  401a44:	add	x0, x0, #0x1f8
  401a48:	ldr	x0, [x0]
  401a4c:	str	x0, [sp, #40]
  401a50:	adrp	x0, 405000 <ferror@plt+0x3b20>
  401a54:	add	x0, x0, #0x38
  401a58:	bl	4014a0 <gettext@plt>
  401a5c:	ldr	x1, [sp, #40]
  401a60:	bl	401200 <fputs@plt>
  401a64:	adrp	x0, 405000 <ferror@plt+0x3b20>
  401a68:	add	x0, x0, #0x48
  401a6c:	bl	4014a0 <gettext@plt>
  401a70:	mov	x1, x0
  401a74:	adrp	x0, 417000 <ferror@plt+0x15b20>
  401a78:	add	x0, x0, #0x200
  401a7c:	ldr	x0, [x0]
  401a80:	mov	x2, x0
  401a84:	ldr	x0, [sp, #40]
  401a88:	bl	4014b0 <fprintf@plt>
  401a8c:	ldr	x1, [sp, #40]
  401a90:	mov	w0, #0xa                   	// #10
  401a94:	bl	401260 <fputc@plt>
  401a98:	adrp	x0, 405000 <ferror@plt+0x3b20>
  401a9c:	add	x0, x0, #0xb8
  401aa0:	bl	4014a0 <gettext@plt>
  401aa4:	ldr	x1, [sp, #40]
  401aa8:	bl	401200 <fputs@plt>
  401aac:	adrp	x0, 405000 <ferror@plt+0x3b20>
  401ab0:	add	x0, x0, #0x100
  401ab4:	bl	4014a0 <gettext@plt>
  401ab8:	ldr	x1, [sp, #40]
  401abc:	bl	401200 <fputs@plt>
  401ac0:	adrp	x0, 405000 <ferror@plt+0x3b20>
  401ac4:	add	x0, x0, #0x110
  401ac8:	bl	4014a0 <gettext@plt>
  401acc:	ldr	x1, [sp, #40]
  401ad0:	bl	401200 <fputs@plt>
  401ad4:	adrp	x0, 405000 <ferror@plt+0x3b20>
  401ad8:	add	x0, x0, #0x198
  401adc:	bl	4014a0 <gettext@plt>
  401ae0:	ldr	x1, [sp, #40]
  401ae4:	bl	401200 <fputs@plt>
  401ae8:	adrp	x0, 405000 <ferror@plt+0x3b20>
  401aec:	add	x0, x0, #0x230
  401af0:	bl	4014a0 <gettext@plt>
  401af4:	ldr	x1, [sp, #40]
  401af8:	bl	401200 <fputs@plt>
  401afc:	adrp	x0, 405000 <ferror@plt+0x3b20>
  401b00:	add	x0, x0, #0x270
  401b04:	bl	4014a0 <gettext@plt>
  401b08:	ldr	x1, [sp, #40]
  401b0c:	bl	401200 <fputs@plt>
  401b10:	adrp	x0, 405000 <ferror@plt+0x3b20>
  401b14:	add	x0, x0, #0x2c0
  401b18:	bl	4014a0 <gettext@plt>
  401b1c:	ldr	x1, [sp, #40]
  401b20:	bl	401200 <fputs@plt>
  401b24:	adrp	x0, 405000 <ferror@plt+0x3b20>
  401b28:	add	x0, x0, #0x2f0
  401b2c:	bl	4014a0 <gettext@plt>
  401b30:	ldr	x1, [sp, #40]
  401b34:	bl	401200 <fputs@plt>
  401b38:	ldr	x1, [sp, #40]
  401b3c:	mov	w0, #0xa                   	// #10
  401b40:	bl	401260 <fputc@plt>
  401b44:	adrp	x0, 405000 <ferror@plt+0x3b20>
  401b48:	add	x0, x0, #0x340
  401b4c:	bl	4014a0 <gettext@plt>
  401b50:	mov	x19, x0
  401b54:	adrp	x0, 405000 <ferror@plt+0x3b20>
  401b58:	add	x0, x0, #0x358
  401b5c:	bl	4014a0 <gettext@plt>
  401b60:	mov	x4, x0
  401b64:	adrp	x0, 405000 <ferror@plt+0x3b20>
  401b68:	add	x3, x0, #0x368
  401b6c:	mov	x2, x19
  401b70:	adrp	x0, 405000 <ferror@plt+0x3b20>
  401b74:	add	x1, x0, #0x378
  401b78:	adrp	x0, 405000 <ferror@plt+0x3b20>
  401b7c:	add	x0, x0, #0x388
  401b80:	bl	401460 <printf@plt>
  401b84:	adrp	x0, 405000 <ferror@plt+0x3b20>
  401b88:	add	x0, x0, #0x3a0
  401b8c:	bl	4014a0 <gettext@plt>
  401b90:	mov	x2, x0
  401b94:	adrp	x0, 405000 <ferror@plt+0x3b20>
  401b98:	add	x1, x0, #0x3c0
  401b9c:	mov	x0, x2
  401ba0:	bl	401460 <printf@plt>
  401ba4:	mov	w0, #0x0                   	// #0
  401ba8:	bl	401210 <exit@plt>
  401bac:	stp	x29, x30, [sp, #-96]!
  401bb0:	mov	x29, sp
  401bb4:	str	x19, [sp, #16]
  401bb8:	str	w0, [sp, #44]
  401bbc:	str	x1, [sp, #32]
  401bc0:	mov	w0, #0x4                   	// #4
  401bc4:	str	w0, [sp, #92]
  401bc8:	str	wzr, [sp, #88]
  401bcc:	mov	w0, #0x2                   	// #2
  401bd0:	str	w0, [sp, #84]
  401bd4:	str	wzr, [sp, #80]
  401bd8:	str	wzr, [sp, #76]
  401bdc:	str	xzr, [sp, #64]
  401be0:	adrp	x0, 405000 <ferror@plt+0x3b20>
  401be4:	add	x1, x0, #0x3d0
  401be8:	mov	w0, #0x6                   	// #6
  401bec:	bl	4014d0 <setlocale@plt>
  401bf0:	adrp	x0, 405000 <ferror@plt+0x3b20>
  401bf4:	add	x1, x0, #0x3d8
  401bf8:	adrp	x0, 405000 <ferror@plt+0x3b20>
  401bfc:	add	x0, x0, #0x3f0
  401c00:	bl	4012c0 <bindtextdomain@plt>
  401c04:	adrp	x0, 405000 <ferror@plt+0x3b20>
  401c08:	add	x0, x0, #0x3f0
  401c0c:	bl	401360 <textdomain@plt>
  401c10:	bl	4017fc <ferror@plt+0x31c>
  401c14:	b	401f44 <ferror@plt+0xa64>
  401c18:	ldr	w0, [sp, #60]
  401c1c:	cmp	w0, #0x75
  401c20:	b.eq	401e64 <ferror@plt+0x984>  // b.none
  401c24:	ldr	w0, [sp, #60]
  401c28:	cmp	w0, #0x75
  401c2c:	b.gt	401f08 <ferror@plt+0xa28>
  401c30:	ldr	w0, [sp, #60]
  401c34:	cmp	w0, #0x74
  401c38:	b.eq	401ebc <ferror@plt+0x9dc>  // b.none
  401c3c:	ldr	w0, [sp, #60]
  401c40:	cmp	w0, #0x74
  401c44:	b.gt	401f08 <ferror@plt+0xa28>
  401c48:	ldr	w0, [sp, #60]
  401c4c:	cmp	w0, #0x70
  401c50:	b.eq	401db4 <ferror@plt+0x8d4>  // b.none
  401c54:	ldr	w0, [sp, #60]
  401c58:	cmp	w0, #0x70
  401c5c:	b.gt	401f08 <ferror@plt+0xa28>
  401c60:	ldr	w0, [sp, #60]
  401c64:	cmp	w0, #0x6e
  401c68:	b.eq	401cc4 <ferror@plt+0x7e4>  // b.none
  401c6c:	ldr	w0, [sp, #60]
  401c70:	cmp	w0, #0x6e
  401c74:	b.gt	401f08 <ferror@plt+0xa28>
  401c78:	ldr	w0, [sp, #60]
  401c7c:	cmp	w0, #0x68
  401c80:	b.eq	401f04 <ferror@plt+0xa24>  // b.none
  401c84:	ldr	w0, [sp, #60]
  401c88:	cmp	w0, #0x68
  401c8c:	b.gt	401f08 <ferror@plt+0xa28>
  401c90:	ldr	w0, [sp, #60]
  401c94:	cmp	w0, #0x63
  401c98:	b.eq	401cfc <ferror@plt+0x81c>  // b.none
  401c9c:	ldr	w0, [sp, #60]
  401ca0:	cmp	w0, #0x63
  401ca4:	b.gt	401f08 <ferror@plt+0xa28>
  401ca8:	ldr	w0, [sp, #60]
  401cac:	cmp	w0, #0x50
  401cb0:	b.eq	401e0c <ferror@plt+0x92c>  // b.none
  401cb4:	ldr	w0, [sp, #60]
  401cb8:	cmp	w0, #0x56
  401cbc:	b.eq	401ed0 <ferror@plt+0x9f0>  // b.none
  401cc0:	b	401f08 <ferror@plt+0xa28>
  401cc4:	adrp	x0, 417000 <ferror@plt+0x15b20>
  401cc8:	add	x0, x0, #0x1e8
  401ccc:	ldr	x19, [x0]
  401cd0:	adrp	x0, 405000 <ferror@plt+0x3b20>
  401cd4:	add	x0, x0, #0x400
  401cd8:	bl	4014a0 <gettext@plt>
  401cdc:	mov	x1, x0
  401ce0:	mov	x0, x19
  401ce4:	bl	402f7c <ferror@plt+0x1a9c>
  401ce8:	str	w0, [sp, #92]
  401cec:	ldr	w0, [sp, #88]
  401cf0:	orr	w0, w0, #0x1
  401cf4:	str	w0, [sp, #88]
  401cf8:	b	401f44 <ferror@plt+0xa64>
  401cfc:	bl	4013b0 <__ctype_b_loc@plt>
  401d00:	ldr	x1, [x0]
  401d04:	adrp	x0, 417000 <ferror@plt+0x15b20>
  401d08:	add	x0, x0, #0x1e8
  401d0c:	ldr	x0, [x0]
  401d10:	ldrsb	w0, [x0]
  401d14:	sxtb	x0, w0
  401d18:	lsl	x0, x0, #1
  401d1c:	add	x0, x1, x0
  401d20:	ldrh	w0, [x0]
  401d24:	and	w0, w0, #0x800
  401d28:	cmp	w0, #0x0
  401d2c:	b.eq	401d5c <ferror@plt+0x87c>  // b.none
  401d30:	adrp	x0, 417000 <ferror@plt+0x15b20>
  401d34:	add	x0, x0, #0x1e8
  401d38:	ldr	x19, [x0]
  401d3c:	adrp	x0, 405000 <ferror@plt+0x3b20>
  401d40:	add	x0, x0, #0x420
  401d44:	bl	4014a0 <gettext@plt>
  401d48:	mov	x1, x0
  401d4c:	mov	x0, x19
  401d50:	bl	402f7c <ferror@plt+0x1a9c>
  401d54:	str	w0, [sp, #84]
  401d58:	b	401da4 <ferror@plt+0x8c4>
  401d5c:	adrp	x0, 417000 <ferror@plt+0x15b20>
  401d60:	add	x0, x0, #0x1e8
  401d64:	ldr	x0, [x0]
  401d68:	bl	401874 <ferror@plt+0x394>
  401d6c:	str	w0, [sp, #84]
  401d70:	ldr	w0, [sp, #84]
  401d74:	cmp	w0, #0x0
  401d78:	b.ge	401da4 <ferror@plt+0x8c4>  // b.tcont
  401d7c:	adrp	x0, 405000 <ferror@plt+0x3b20>
  401d80:	add	x0, x0, #0x438
  401d84:	bl	4014a0 <gettext@plt>
  401d88:	mov	x1, x0
  401d8c:	adrp	x0, 417000 <ferror@plt+0x15b20>
  401d90:	add	x0, x0, #0x1e8
  401d94:	ldr	x0, [x0]
  401d98:	mov	x2, x0
  401d9c:	mov	w0, #0x1                   	// #1
  401da0:	bl	401440 <errx@plt>
  401da4:	ldr	w0, [sp, #88]
  401da8:	orr	w0, w0, #0x2
  401dac:	str	w0, [sp, #88]
  401db0:	b	401f44 <ferror@plt+0xa64>
  401db4:	ldr	w0, [sp, #76]
  401db8:	cmp	w0, #0x0
  401dbc:	b.eq	401dd8 <ferror@plt+0x8f8>  // b.none
  401dc0:	adrp	x0, 405000 <ferror@plt+0x3b20>
  401dc4:	add	x0, x0, #0x458
  401dc8:	bl	4014a0 <gettext@plt>
  401dcc:	mov	x1, x0
  401dd0:	mov	w0, #0x1                   	// #1
  401dd4:	bl	401440 <errx@plt>
  401dd8:	adrp	x0, 405000 <ferror@plt+0x3b20>
  401ddc:	add	x0, x0, #0x488
  401de0:	bl	4014a0 <gettext@plt>
  401de4:	str	x0, [sp, #64]
  401de8:	adrp	x0, 417000 <ferror@plt+0x15b20>
  401dec:	add	x0, x0, #0x1e8
  401df0:	ldr	x0, [x0]
  401df4:	ldr	x1, [sp, #64]
  401df8:	bl	402f7c <ferror@plt+0x1a9c>
  401dfc:	str	w0, [sp, #80]
  401e00:	mov	w0, #0x1                   	// #1
  401e04:	str	w0, [sp, #76]
  401e08:	b	401f44 <ferror@plt+0xa64>
  401e0c:	ldr	w0, [sp, #76]
  401e10:	cmp	w0, #0x0
  401e14:	b.eq	401e30 <ferror@plt+0x950>  // b.none
  401e18:	adrp	x0, 405000 <ferror@plt+0x3b20>
  401e1c:	add	x0, x0, #0x458
  401e20:	bl	4014a0 <gettext@plt>
  401e24:	mov	x1, x0
  401e28:	mov	w0, #0x1                   	// #1
  401e2c:	bl	401440 <errx@plt>
  401e30:	adrp	x0, 405000 <ferror@plt+0x3b20>
  401e34:	add	x0, x0, #0x4a0
  401e38:	bl	4014a0 <gettext@plt>
  401e3c:	str	x0, [sp, #64]
  401e40:	adrp	x0, 417000 <ferror@plt+0x15b20>
  401e44:	add	x0, x0, #0x1e8
  401e48:	ldr	x0, [x0]
  401e4c:	ldr	x1, [sp, #64]
  401e50:	bl	402f7c <ferror@plt+0x1a9c>
  401e54:	str	w0, [sp, #80]
  401e58:	mov	w0, #0x2                   	// #2
  401e5c:	str	w0, [sp, #76]
  401e60:	b	401f44 <ferror@plt+0xa64>
  401e64:	ldr	w0, [sp, #76]
  401e68:	cmp	w0, #0x0
  401e6c:	b.eq	401e88 <ferror@plt+0x9a8>  // b.none
  401e70:	adrp	x0, 405000 <ferror@plt+0x3b20>
  401e74:	add	x0, x0, #0x458
  401e78:	bl	4014a0 <gettext@plt>
  401e7c:	mov	x1, x0
  401e80:	mov	w0, #0x1                   	// #1
  401e84:	bl	401440 <errx@plt>
  401e88:	adrp	x0, 405000 <ferror@plt+0x3b20>
  401e8c:	add	x0, x0, #0x4b8
  401e90:	bl	4014a0 <gettext@plt>
  401e94:	str	x0, [sp, #64]
  401e98:	adrp	x0, 417000 <ferror@plt+0x15b20>
  401e9c:	add	x0, x0, #0x1e8
  401ea0:	ldr	x0, [x0]
  401ea4:	ldr	x1, [sp, #64]
  401ea8:	bl	402f7c <ferror@plt+0x1a9c>
  401eac:	str	w0, [sp, #80]
  401eb0:	mov	w0, #0x3                   	// #3
  401eb4:	str	w0, [sp, #76]
  401eb8:	b	401f44 <ferror@plt+0xa64>
  401ebc:	adrp	x0, 417000 <ferror@plt+0x15b20>
  401ec0:	add	x0, x0, #0x20c
  401ec4:	mov	w1, #0x1                   	// #1
  401ec8:	str	w1, [x0]
  401ecc:	b	401f44 <ferror@plt+0xa64>
  401ed0:	adrp	x0, 405000 <ferror@plt+0x3b20>
  401ed4:	add	x0, x0, #0x4d0
  401ed8:	bl	4014a0 <gettext@plt>
  401edc:	mov	x3, x0
  401ee0:	adrp	x0, 417000 <ferror@plt+0x15b20>
  401ee4:	add	x0, x0, #0x200
  401ee8:	ldr	x1, [x0]
  401eec:	adrp	x0, 405000 <ferror@plt+0x3b20>
  401ef0:	add	x2, x0, #0x4e0
  401ef4:	mov	x0, x3
  401ef8:	bl	401460 <printf@plt>
  401efc:	mov	w0, #0x0                   	// #0
  401f00:	bl	401210 <exit@plt>
  401f04:	bl	401a34 <ferror@plt+0x554>
  401f08:	adrp	x0, 417000 <ferror@plt+0x15b20>
  401f0c:	add	x0, x0, #0x1e0
  401f10:	ldr	x19, [x0]
  401f14:	adrp	x0, 405000 <ferror@plt+0x3b20>
  401f18:	add	x0, x0, #0x4f8
  401f1c:	bl	4014a0 <gettext@plt>
  401f20:	mov	x1, x0
  401f24:	adrp	x0, 417000 <ferror@plt+0x15b20>
  401f28:	add	x0, x0, #0x200
  401f2c:	ldr	x0, [x0]
  401f30:	mov	x2, x0
  401f34:	mov	x0, x19
  401f38:	bl	4014b0 <fprintf@plt>
  401f3c:	mov	w0, #0x1                   	// #1
  401f40:	bl	401210 <exit@plt>
  401f44:	mov	x4, #0x0                   	// #0
  401f48:	adrp	x0, 405000 <ferror@plt+0x3b20>
  401f4c:	add	x3, x0, #0x618
  401f50:	adrp	x0, 405000 <ferror@plt+0x3b20>
  401f54:	add	x2, x0, #0x520
  401f58:	ldr	x1, [sp, #32]
  401f5c:	ldr	w0, [sp, #44]
  401f60:	bl	401370 <getopt_long@plt>
  401f64:	str	w0, [sp, #60]
  401f68:	ldr	w0, [sp, #60]
  401f6c:	cmn	w0, #0x1
  401f70:	b.ne	401c18 <ferror@plt+0x738>  // b.any
  401f74:	ldr	w0, [sp, #84]
  401f78:	cmp	w0, #0x3
  401f7c:	b.eq	401ff4 <ferror@plt+0xb14>  // b.none
  401f80:	ldr	w0, [sp, #84]
  401f84:	cmp	w0, #0x3
  401f88:	b.gt	402034 <ferror@plt+0xb54>
  401f8c:	ldr	w0, [sp, #84]
  401f90:	cmp	w0, #0x0
  401f94:	b.eq	401fb8 <ferror@plt+0xad8>  // b.none
  401f98:	ldr	w0, [sp, #84]
  401f9c:	cmp	w0, #0x0
  401fa0:	b.lt	402034 <ferror@plt+0xb54>  // b.tstop
  401fa4:	ldr	w0, [sp, #84]
  401fa8:	sub	w0, w0, #0x1
  401fac:	cmp	w0, #0x1
  401fb0:	b.hi	402034 <ferror@plt+0xb54>  // b.pmore
  401fb4:	b	402060 <ferror@plt+0xb80>
  401fb8:	ldr	w0, [sp, #88]
  401fbc:	and	w0, w0, #0x1
  401fc0:	cmp	w0, #0x0
  401fc4:	b.eq	401fec <ferror@plt+0xb0c>  // b.none
  401fc8:	adrp	x0, 417000 <ferror@plt+0x15b20>
  401fcc:	add	x0, x0, #0x20c
  401fd0:	ldr	w0, [x0]
  401fd4:	cmp	w0, #0x0
  401fd8:	b.ne	401fec <ferror@plt+0xb0c>  // b.any
  401fdc:	adrp	x0, 405000 <ferror@plt+0x3b20>
  401fe0:	add	x0, x0, #0x530
  401fe4:	bl	4014a0 <gettext@plt>
  401fe8:	bl	401430 <warnx@plt>
  401fec:	str	wzr, [sp, #92]
  401ff0:	b	402060 <ferror@plt+0xb80>
  401ff4:	ldr	w0, [sp, #88]
  401ff8:	and	w0, w0, #0x1
  401ffc:	cmp	w0, #0x0
  402000:	b.eq	402028 <ferror@plt+0xb48>  // b.none
  402004:	adrp	x0, 417000 <ferror@plt+0x15b20>
  402008:	add	x0, x0, #0x20c
  40200c:	ldr	w0, [x0]
  402010:	cmp	w0, #0x0
  402014:	b.ne	402028 <ferror@plt+0xb48>  // b.any
  402018:	adrp	x0, 405000 <ferror@plt+0x3b20>
  40201c:	add	x0, x0, #0x560
  402020:	bl	4014a0 <gettext@plt>
  402024:	bl	401430 <warnx@plt>
  402028:	mov	w0, #0x7                   	// #7
  40202c:	str	w0, [sp, #92]
  402030:	b	402060 <ferror@plt+0xb80>
  402034:	adrp	x0, 417000 <ferror@plt+0x15b20>
  402038:	add	x0, x0, #0x20c
  40203c:	ldr	w0, [x0]
  402040:	cmp	w0, #0x0
  402044:	b.ne	40205c <ferror@plt+0xb7c>  // b.any
  402048:	adrp	x0, 405000 <ferror@plt+0x3b20>
  40204c:	add	x0, x0, #0x590
  402050:	bl	4014a0 <gettext@plt>
  402054:	ldr	w1, [sp, #84]
  402058:	bl	401430 <warnx@plt>
  40205c:	nop
  402060:	ldr	w0, [sp, #88]
  402064:	cmp	w0, #0x0
  402068:	b.ne	4020a0 <ferror@plt+0xbc0>  // b.any
  40206c:	ldr	w0, [sp, #80]
  402070:	cmp	w0, #0x0
  402074:	b.ne	4020a0 <ferror@plt+0xbc0>  // b.any
  402078:	adrp	x0, 417000 <ferror@plt+0x15b20>
  40207c:	add	x0, x0, #0x1f0
  402080:	ldr	w0, [x0]
  402084:	ldr	w1, [sp, #44]
  402088:	cmp	w1, w0
  40208c:	b.ne	4020a0 <ferror@plt+0xbc0>  // b.any
  402090:	mov	w1, #0x1                   	// #1
  402094:	mov	w0, #0x0                   	// #0
  402098:	bl	4018d8 <ferror@plt+0x3f8>
  40209c:	b	40232c <ferror@plt+0xe4c>
  4020a0:	ldr	w0, [sp, #88]
  4020a4:	cmp	w0, #0x0
  4020a8:	b.ne	402148 <ferror@plt+0xc68>  // b.any
  4020ac:	ldr	w0, [sp, #76]
  4020b0:	cmp	w0, #0x0
  4020b4:	b.eq	402148 <ferror@plt+0xc68>  // b.none
  4020b8:	ldr	w1, [sp, #76]
  4020bc:	ldr	w0, [sp, #80]
  4020c0:	bl	4018d8 <ferror@plt+0x3f8>
  4020c4:	b	40211c <ferror@plt+0xc3c>
  4020c8:	adrp	x0, 417000 <ferror@plt+0x15b20>
  4020cc:	add	x0, x0, #0x1f0
  4020d0:	ldr	w0, [x0]
  4020d4:	sxtw	x0, w0
  4020d8:	lsl	x0, x0, #3
  4020dc:	ldr	x1, [sp, #32]
  4020e0:	add	x0, x1, x0
  4020e4:	ldr	x0, [x0]
  4020e8:	ldr	x1, [sp, #64]
  4020ec:	bl	402f7c <ferror@plt+0x1a9c>
  4020f0:	str	w0, [sp, #80]
  4020f4:	ldr	w1, [sp, #76]
  4020f8:	ldr	w0, [sp, #80]
  4020fc:	bl	4018d8 <ferror@plt+0x3f8>
  402100:	adrp	x0, 417000 <ferror@plt+0x15b20>
  402104:	add	x0, x0, #0x1f0
  402108:	ldr	w0, [x0]
  40210c:	add	w1, w0, #0x1
  402110:	adrp	x0, 417000 <ferror@plt+0x15b20>
  402114:	add	x0, x0, #0x1f0
  402118:	str	w1, [x0]
  40211c:	adrp	x0, 417000 <ferror@plt+0x15b20>
  402120:	add	x0, x0, #0x1f0
  402124:	ldr	w0, [x0]
  402128:	sxtw	x0, w0
  40212c:	lsl	x0, x0, #3
  402130:	ldr	x1, [sp, #32]
  402134:	add	x0, x1, x0
  402138:	ldr	x0, [x0]
  40213c:	cmp	x0, #0x0
  402140:	b.ne	4020c8 <ferror@plt+0xbe8>  // b.any
  402144:	b	40232c <ferror@plt+0xe4c>
  402148:	ldr	w0, [sp, #88]
  40214c:	cmp	w0, #0x0
  402150:	b.eq	402200 <ferror@plt+0xd20>  // b.none
  402154:	ldr	w0, [sp, #76]
  402158:	cmp	w0, #0x0
  40215c:	b.eq	402200 <ferror@plt+0xd20>  // b.none
  402160:	ldr	w3, [sp, #76]
  402164:	ldr	w2, [sp, #92]
  402168:	ldr	w1, [sp, #84]
  40216c:	ldr	w0, [sp, #80]
  402170:	bl	4019b4 <ferror@plt+0x4d4>
  402174:	b	4021d4 <ferror@plt+0xcf4>
  402178:	adrp	x0, 417000 <ferror@plt+0x15b20>
  40217c:	add	x0, x0, #0x1f0
  402180:	ldr	w0, [x0]
  402184:	sxtw	x0, w0
  402188:	lsl	x0, x0, #3
  40218c:	ldr	x1, [sp, #32]
  402190:	add	x0, x1, x0
  402194:	ldr	x0, [x0]
  402198:	ldr	x1, [sp, #64]
  40219c:	bl	402f7c <ferror@plt+0x1a9c>
  4021a0:	str	w0, [sp, #80]
  4021a4:	ldr	w3, [sp, #76]
  4021a8:	ldr	w2, [sp, #92]
  4021ac:	ldr	w1, [sp, #84]
  4021b0:	ldr	w0, [sp, #80]
  4021b4:	bl	4019b4 <ferror@plt+0x4d4>
  4021b8:	adrp	x0, 417000 <ferror@plt+0x15b20>
  4021bc:	add	x0, x0, #0x1f0
  4021c0:	ldr	w0, [x0]
  4021c4:	add	w1, w0, #0x1
  4021c8:	adrp	x0, 417000 <ferror@plt+0x15b20>
  4021cc:	add	x0, x0, #0x1f0
  4021d0:	str	w1, [x0]
  4021d4:	adrp	x0, 417000 <ferror@plt+0x15b20>
  4021d8:	add	x0, x0, #0x1f0
  4021dc:	ldr	w0, [x0]
  4021e0:	sxtw	x0, w0
  4021e4:	lsl	x0, x0, #3
  4021e8:	ldr	x1, [sp, #32]
  4021ec:	add	x0, x1, x0
  4021f0:	ldr	x0, [x0]
  4021f4:	cmp	x0, #0x0
  4021f8:	b.ne	402178 <ferror@plt+0xc98>  // b.any
  4021fc:	b	40232c <ferror@plt+0xe4c>
  402200:	adrp	x0, 417000 <ferror@plt+0x15b20>
  402204:	add	x0, x0, #0x1f0
  402208:	ldr	w0, [x0]
  40220c:	sxtw	x0, w0
  402210:	lsl	x0, x0, #3
  402214:	ldr	x1, [sp, #32]
  402218:	add	x0, x1, x0
  40221c:	ldr	x0, [x0]
  402220:	cmp	x0, #0x0
  402224:	b.eq	4022e0 <ferror@plt+0xe00>  // b.none
  402228:	mov	w3, #0x1                   	// #1
  40222c:	ldr	w2, [sp, #92]
  402230:	ldr	w1, [sp, #84]
  402234:	mov	w0, #0x0                   	// #0
  402238:	bl	4019b4 <ferror@plt+0x4d4>
  40223c:	adrp	x0, 417000 <ferror@plt+0x15b20>
  402240:	add	x0, x0, #0x1f0
  402244:	ldr	w0, [x0]
  402248:	sxtw	x0, w0
  40224c:	lsl	x0, x0, #3
  402250:	ldr	x1, [sp, #32]
  402254:	add	x0, x1, x0
  402258:	ldr	x2, [x0]
  40225c:	adrp	x0, 417000 <ferror@plt+0x15b20>
  402260:	add	x0, x0, #0x1f0
  402264:	ldr	w0, [x0]
  402268:	sxtw	x0, w0
  40226c:	lsl	x0, x0, #3
  402270:	ldr	x1, [sp, #32]
  402274:	add	x0, x1, x0
  402278:	mov	x1, x0
  40227c:	mov	x0, x2
  402280:	bl	401380 <execvp@plt>
  402284:	bl	401480 <__errno_location@plt>
  402288:	ldr	w0, [x0]
  40228c:	cmp	w0, #0x2
  402290:	b.ne	40229c <ferror@plt+0xdbc>  // b.any
  402294:	mov	w19, #0x7f                  	// #127
  402298:	b	4022a0 <ferror@plt+0xdc0>
  40229c:	mov	w19, #0x7e                  	// #126
  4022a0:	adrp	x0, 405000 <ferror@plt+0x3b20>
  4022a4:	add	x0, x0, #0x5a8
  4022a8:	bl	4014a0 <gettext@plt>
  4022ac:	mov	x3, x0
  4022b0:	adrp	x0, 417000 <ferror@plt+0x15b20>
  4022b4:	add	x0, x0, #0x1f0
  4022b8:	ldr	w0, [x0]
  4022bc:	sxtw	x0, w0
  4022c0:	lsl	x0, x0, #3
  4022c4:	ldr	x1, [sp, #32]
  4022c8:	add	x0, x1, x0
  4022cc:	ldr	x0, [x0]
  4022d0:	mov	x2, x0
  4022d4:	mov	x1, x3
  4022d8:	mov	w0, w19
  4022dc:	bl	4014c0 <err@plt>
  4022e0:	adrp	x0, 405000 <ferror@plt+0x3b20>
  4022e4:	add	x0, x0, #0x5c0
  4022e8:	bl	4014a0 <gettext@plt>
  4022ec:	bl	401430 <warnx@plt>
  4022f0:	adrp	x0, 417000 <ferror@plt+0x15b20>
  4022f4:	add	x0, x0, #0x1e0
  4022f8:	ldr	x19, [x0]
  4022fc:	adrp	x0, 405000 <ferror@plt+0x3b20>
  402300:	add	x0, x0, #0x4f8
  402304:	bl	4014a0 <gettext@plt>
  402308:	mov	x1, x0
  40230c:	adrp	x0, 417000 <ferror@plt+0x15b20>
  402310:	add	x0, x0, #0x200
  402314:	ldr	x0, [x0]
  402318:	mov	x2, x0
  40231c:	mov	x0, x19
  402320:	bl	4014b0 <fprintf@plt>
  402324:	mov	w0, #0x1                   	// #1
  402328:	bl	401210 <exit@plt>
  40232c:	mov	w0, #0x0                   	// #0
  402330:	ldr	x19, [sp, #16]
  402334:	ldp	x29, x30, [sp], #96
  402338:	ret
  40233c:	sub	sp, sp, #0x10
  402340:	str	w0, [sp, #12]
  402344:	adrp	x0, 417000 <ferror@plt+0x15b20>
  402348:	add	x0, x0, #0x1c8
  40234c:	ldr	w1, [sp, #12]
  402350:	str	w1, [x0]
  402354:	nop
  402358:	add	sp, sp, #0x10
  40235c:	ret
  402360:	sub	sp, sp, #0x10
  402364:	str	x0, [sp, #8]
  402368:	str	w1, [sp, #4]
  40236c:	str	w2, [sp]
  402370:	b	4023c0 <ferror@plt+0xee0>
  402374:	ldr	x0, [sp, #8]
  402378:	ldr	x1, [x0]
  40237c:	ldrsw	x0, [sp, #4]
  402380:	mov	x2, #0x0                   	// #0
  402384:	umulh	x0, x1, x0
  402388:	cmp	x0, #0x0
  40238c:	b.eq	402394 <ferror@plt+0xeb4>  // b.none
  402390:	mov	x2, #0x1                   	// #1
  402394:	mov	x0, x2
  402398:	cmp	x0, #0x0
  40239c:	b.eq	4023a8 <ferror@plt+0xec8>  // b.none
  4023a0:	mov	w0, #0xffffffde            	// #-34
  4023a4:	b	4023d8 <ferror@plt+0xef8>
  4023a8:	ldr	x0, [sp, #8]
  4023ac:	ldr	x1, [x0]
  4023b0:	ldrsw	x0, [sp, #4]
  4023b4:	mul	x1, x1, x0
  4023b8:	ldr	x0, [sp, #8]
  4023bc:	str	x1, [x0]
  4023c0:	ldr	w0, [sp]
  4023c4:	sub	w1, w0, #0x1
  4023c8:	str	w1, [sp]
  4023cc:	cmp	w0, #0x0
  4023d0:	b.ne	402374 <ferror@plt+0xe94>  // b.any
  4023d4:	mov	w0, #0x0                   	// #0
  4023d8:	add	sp, sp, #0x10
  4023dc:	ret
  4023e0:	stp	x29, x30, [sp, #-192]!
  4023e4:	mov	x29, sp
  4023e8:	str	x0, [sp, #40]
  4023ec:	str	x1, [sp, #32]
  4023f0:	str	x2, [sp, #24]
  4023f4:	str	xzr, [sp, #176]
  4023f8:	mov	w0, #0x400                 	// #1024
  4023fc:	str	w0, [sp, #172]
  402400:	str	wzr, [sp, #168]
  402404:	str	wzr, [sp, #164]
  402408:	str	wzr, [sp, #160]
  40240c:	ldr	x0, [sp, #32]
  402410:	str	xzr, [x0]
  402414:	ldr	x0, [sp, #40]
  402418:	cmp	x0, #0x0
  40241c:	b.eq	402430 <ferror@plt+0xf50>  // b.none
  402420:	ldr	x0, [sp, #40]
  402424:	ldrsb	w0, [x0]
  402428:	cmp	w0, #0x0
  40242c:	b.ne	40243c <ferror@plt+0xf5c>  // b.any
  402430:	mov	w0, #0xffffffea            	// #-22
  402434:	str	w0, [sp, #168]
  402438:	b	402a24 <ferror@plt+0x1544>
  40243c:	ldr	x0, [sp, #40]
  402440:	str	x0, [sp, #184]
  402444:	b	402454 <ferror@plt+0xf74>
  402448:	ldr	x0, [sp, #184]
  40244c:	add	x0, x0, #0x1
  402450:	str	x0, [sp, #184]
  402454:	bl	4013b0 <__ctype_b_loc@plt>
  402458:	ldr	x1, [x0]
  40245c:	ldr	x0, [sp, #184]
  402460:	ldrsb	w0, [x0]
  402464:	and	w0, w0, #0xff
  402468:	and	x0, x0, #0xff
  40246c:	lsl	x0, x0, #1
  402470:	add	x0, x1, x0
  402474:	ldrh	w0, [x0]
  402478:	and	w0, w0, #0x2000
  40247c:	cmp	w0, #0x0
  402480:	b.ne	402448 <ferror@plt+0xf68>  // b.any
  402484:	ldr	x0, [sp, #184]
  402488:	ldrsb	w0, [x0]
  40248c:	cmp	w0, #0x2d
  402490:	b.ne	4024a0 <ferror@plt+0xfc0>  // b.any
  402494:	mov	w0, #0xffffffea            	// #-22
  402498:	str	w0, [sp, #168]
  40249c:	b	402a24 <ferror@plt+0x1544>
  4024a0:	bl	401480 <__errno_location@plt>
  4024a4:	str	wzr, [x0]
  4024a8:	str	xzr, [sp, #72]
  4024ac:	add	x0, sp, #0x48
  4024b0:	mov	w2, #0x0                   	// #0
  4024b4:	mov	x1, x0
  4024b8:	ldr	x0, [sp, #40]
  4024bc:	bl	401330 <strtoumax@plt>
  4024c0:	str	x0, [sp, #64]
  4024c4:	ldr	x0, [sp, #72]
  4024c8:	ldr	x1, [sp, #40]
  4024cc:	cmp	x1, x0
  4024d0:	b.eq	4024fc <ferror@plt+0x101c>  // b.none
  4024d4:	bl	401480 <__errno_location@plt>
  4024d8:	ldr	w0, [x0]
  4024dc:	cmp	w0, #0x0
  4024e0:	b.eq	402528 <ferror@plt+0x1048>  // b.none
  4024e4:	ldr	x0, [sp, #64]
  4024e8:	cmn	x0, #0x1
  4024ec:	b.eq	4024fc <ferror@plt+0x101c>  // b.none
  4024f0:	ldr	x0, [sp, #64]
  4024f4:	cmp	x0, #0x0
  4024f8:	b.ne	402528 <ferror@plt+0x1048>  // b.any
  4024fc:	bl	401480 <__errno_location@plt>
  402500:	ldr	w0, [x0]
  402504:	cmp	w0, #0x0
  402508:	b.eq	40251c <ferror@plt+0x103c>  // b.none
  40250c:	bl	401480 <__errno_location@plt>
  402510:	ldr	w0, [x0]
  402514:	neg	w0, w0
  402518:	b	402520 <ferror@plt+0x1040>
  40251c:	mov	w0, #0xffffffea            	// #-22
  402520:	str	w0, [sp, #168]
  402524:	b	402a24 <ferror@plt+0x1544>
  402528:	ldr	x0, [sp, #72]
  40252c:	cmp	x0, #0x0
  402530:	b.eq	402a0c <ferror@plt+0x152c>  // b.none
  402534:	ldr	x0, [sp, #72]
  402538:	ldrsb	w0, [x0]
  40253c:	cmp	w0, #0x0
  402540:	b.eq	402a0c <ferror@plt+0x152c>  // b.none
  402544:	ldr	x0, [sp, #72]
  402548:	str	x0, [sp, #184]
  40254c:	ldr	x0, [sp, #184]
  402550:	add	x0, x0, #0x1
  402554:	ldrsb	w0, [x0]
  402558:	cmp	w0, #0x69
  40255c:	b.ne	4025a8 <ferror@plt+0x10c8>  // b.any
  402560:	ldr	x0, [sp, #184]
  402564:	add	x0, x0, #0x2
  402568:	ldrsb	w0, [x0]
  40256c:	cmp	w0, #0x42
  402570:	b.eq	402588 <ferror@plt+0x10a8>  // b.none
  402574:	ldr	x0, [sp, #184]
  402578:	add	x0, x0, #0x2
  40257c:	ldrsb	w0, [x0]
  402580:	cmp	w0, #0x62
  402584:	b.ne	4025a8 <ferror@plt+0x10c8>  // b.any
  402588:	ldr	x0, [sp, #184]
  40258c:	add	x0, x0, #0x3
  402590:	ldrsb	w0, [x0]
  402594:	cmp	w0, #0x0
  402598:	b.ne	4025a8 <ferror@plt+0x10c8>  // b.any
  40259c:	mov	w0, #0x400                 	// #1024
  4025a0:	str	w0, [sp, #172]
  4025a4:	b	4027e0 <ferror@plt+0x1300>
  4025a8:	ldr	x0, [sp, #184]
  4025ac:	add	x0, x0, #0x1
  4025b0:	ldrsb	w0, [x0]
  4025b4:	cmp	w0, #0x42
  4025b8:	b.eq	4025d0 <ferror@plt+0x10f0>  // b.none
  4025bc:	ldr	x0, [sp, #184]
  4025c0:	add	x0, x0, #0x1
  4025c4:	ldrsb	w0, [x0]
  4025c8:	cmp	w0, #0x62
  4025cc:	b.ne	4025f0 <ferror@plt+0x1110>  // b.any
  4025d0:	ldr	x0, [sp, #184]
  4025d4:	add	x0, x0, #0x2
  4025d8:	ldrsb	w0, [x0]
  4025dc:	cmp	w0, #0x0
  4025e0:	b.ne	4025f0 <ferror@plt+0x1110>  // b.any
  4025e4:	mov	w0, #0x3e8                 	// #1000
  4025e8:	str	w0, [sp, #172]
  4025ec:	b	4027e0 <ferror@plt+0x1300>
  4025f0:	ldr	x0, [sp, #184]
  4025f4:	add	x0, x0, #0x1
  4025f8:	ldrsb	w0, [x0]
  4025fc:	cmp	w0, #0x0
  402600:	b.eq	4027e0 <ferror@plt+0x1300>  // b.none
  402604:	bl	401280 <localeconv@plt>
  402608:	str	x0, [sp, #128]
  40260c:	ldr	x0, [sp, #128]
  402610:	cmp	x0, #0x0
  402614:	b.eq	402624 <ferror@plt+0x1144>  // b.none
  402618:	ldr	x0, [sp, #128]
  40261c:	ldr	x0, [x0]
  402620:	b	402628 <ferror@plt+0x1148>
  402624:	mov	x0, #0x0                   	// #0
  402628:	str	x0, [sp, #120]
  40262c:	ldr	x0, [sp, #120]
  402630:	cmp	x0, #0x0
  402634:	b.eq	402644 <ferror@plt+0x1164>  // b.none
  402638:	ldr	x0, [sp, #120]
  40263c:	bl	4011f0 <strlen@plt>
  402640:	b	402648 <ferror@plt+0x1168>
  402644:	mov	x0, #0x0                   	// #0
  402648:	str	x0, [sp, #112]
  40264c:	ldr	x0, [sp, #176]
  402650:	cmp	x0, #0x0
  402654:	b.ne	4027d4 <ferror@plt+0x12f4>  // b.any
  402658:	ldr	x0, [sp, #184]
  40265c:	ldrsb	w0, [x0]
  402660:	cmp	w0, #0x0
  402664:	b.eq	4027d4 <ferror@plt+0x12f4>  // b.none
  402668:	ldr	x0, [sp, #120]
  40266c:	cmp	x0, #0x0
  402670:	b.eq	4027d4 <ferror@plt+0x12f4>  // b.none
  402674:	ldr	x2, [sp, #112]
  402678:	ldr	x1, [sp, #184]
  40267c:	ldr	x0, [sp, #120]
  402680:	bl	4012b0 <strncmp@plt>
  402684:	cmp	w0, #0x0
  402688:	b.ne	4027d4 <ferror@plt+0x12f4>  // b.any
  40268c:	ldr	x1, [sp, #184]
  402690:	ldr	x0, [sp, #112]
  402694:	add	x0, x1, x0
  402698:	str	x0, [sp, #104]
  40269c:	ldr	x0, [sp, #104]
  4026a0:	str	x0, [sp, #184]
  4026a4:	b	4026c0 <ferror@plt+0x11e0>
  4026a8:	ldr	w0, [sp, #160]
  4026ac:	add	w0, w0, #0x1
  4026b0:	str	w0, [sp, #160]
  4026b4:	ldr	x0, [sp, #184]
  4026b8:	add	x0, x0, #0x1
  4026bc:	str	x0, [sp, #184]
  4026c0:	ldr	x0, [sp, #184]
  4026c4:	ldrsb	w0, [x0]
  4026c8:	cmp	w0, #0x30
  4026cc:	b.eq	4026a8 <ferror@plt+0x11c8>  // b.none
  4026d0:	ldr	x0, [sp, #184]
  4026d4:	str	x0, [sp, #104]
  4026d8:	bl	4013b0 <__ctype_b_loc@plt>
  4026dc:	ldr	x1, [x0]
  4026e0:	ldr	x0, [sp, #104]
  4026e4:	ldrsb	w0, [x0]
  4026e8:	sxtb	x0, w0
  4026ec:	lsl	x0, x0, #1
  4026f0:	add	x0, x1, x0
  4026f4:	ldrh	w0, [x0]
  4026f8:	and	w0, w0, #0x800
  4026fc:	cmp	w0, #0x0
  402700:	b.eq	40278c <ferror@plt+0x12ac>  // b.none
  402704:	bl	401480 <__errno_location@plt>
  402708:	str	wzr, [x0]
  40270c:	str	xzr, [sp, #72]
  402710:	add	x0, sp, #0x48
  402714:	mov	w2, #0x0                   	// #0
  402718:	mov	x1, x0
  40271c:	ldr	x0, [sp, #104]
  402720:	bl	401330 <strtoumax@plt>
  402724:	str	x0, [sp, #176]
  402728:	ldr	x0, [sp, #72]
  40272c:	ldr	x1, [sp, #104]
  402730:	cmp	x1, x0
  402734:	b.eq	402760 <ferror@plt+0x1280>  // b.none
  402738:	bl	401480 <__errno_location@plt>
  40273c:	ldr	w0, [x0]
  402740:	cmp	w0, #0x0
  402744:	b.eq	402794 <ferror@plt+0x12b4>  // b.none
  402748:	ldr	x0, [sp, #176]
  40274c:	cmn	x0, #0x1
  402750:	b.eq	402760 <ferror@plt+0x1280>  // b.none
  402754:	ldr	x0, [sp, #176]
  402758:	cmp	x0, #0x0
  40275c:	b.ne	402794 <ferror@plt+0x12b4>  // b.any
  402760:	bl	401480 <__errno_location@plt>
  402764:	ldr	w0, [x0]
  402768:	cmp	w0, #0x0
  40276c:	b.eq	402780 <ferror@plt+0x12a0>  // b.none
  402770:	bl	401480 <__errno_location@plt>
  402774:	ldr	w0, [x0]
  402778:	neg	w0, w0
  40277c:	b	402784 <ferror@plt+0x12a4>
  402780:	mov	w0, #0xffffffea            	// #-22
  402784:	str	w0, [sp, #168]
  402788:	b	402a24 <ferror@plt+0x1544>
  40278c:	ldr	x0, [sp, #184]
  402790:	str	x0, [sp, #72]
  402794:	ldr	x0, [sp, #176]
  402798:	cmp	x0, #0x0
  40279c:	b.eq	4027c8 <ferror@plt+0x12e8>  // b.none
  4027a0:	ldr	x0, [sp, #72]
  4027a4:	cmp	x0, #0x0
  4027a8:	b.eq	4027bc <ferror@plt+0x12dc>  // b.none
  4027ac:	ldr	x0, [sp, #72]
  4027b0:	ldrsb	w0, [x0]
  4027b4:	cmp	w0, #0x0
  4027b8:	b.ne	4027c8 <ferror@plt+0x12e8>  // b.any
  4027bc:	mov	w0, #0xffffffea            	// #-22
  4027c0:	str	w0, [sp, #168]
  4027c4:	b	402a24 <ferror@plt+0x1544>
  4027c8:	ldr	x0, [sp, #72]
  4027cc:	str	x0, [sp, #184]
  4027d0:	b	40254c <ferror@plt+0x106c>
  4027d4:	mov	w0, #0xffffffea            	// #-22
  4027d8:	str	w0, [sp, #168]
  4027dc:	b	402a24 <ferror@plt+0x1544>
  4027e0:	adrp	x0, 417000 <ferror@plt+0x15b20>
  4027e4:	add	x0, x0, #0x1d0
  4027e8:	ldr	x2, [x0]
  4027ec:	ldr	x0, [sp, #184]
  4027f0:	ldrsb	w0, [x0]
  4027f4:	mov	w1, w0
  4027f8:	mov	x0, x2
  4027fc:	bl	401410 <strchr@plt>
  402800:	str	x0, [sp, #96]
  402804:	ldr	x0, [sp, #96]
  402808:	cmp	x0, #0x0
  40280c:	b.eq	402830 <ferror@plt+0x1350>  // b.none
  402810:	adrp	x0, 417000 <ferror@plt+0x15b20>
  402814:	add	x0, x0, #0x1d0
  402818:	ldr	x0, [x0]
  40281c:	ldr	x1, [sp, #96]
  402820:	sub	x0, x1, x0
  402824:	add	w0, w0, #0x1
  402828:	str	w0, [sp, #164]
  40282c:	b	40288c <ferror@plt+0x13ac>
  402830:	adrp	x0, 417000 <ferror@plt+0x15b20>
  402834:	add	x0, x0, #0x1d8
  402838:	ldr	x2, [x0]
  40283c:	ldr	x0, [sp, #184]
  402840:	ldrsb	w0, [x0]
  402844:	mov	w1, w0
  402848:	mov	x0, x2
  40284c:	bl	401410 <strchr@plt>
  402850:	str	x0, [sp, #96]
  402854:	ldr	x0, [sp, #96]
  402858:	cmp	x0, #0x0
  40285c:	b.eq	402880 <ferror@plt+0x13a0>  // b.none
  402860:	adrp	x0, 417000 <ferror@plt+0x15b20>
  402864:	add	x0, x0, #0x1d8
  402868:	ldr	x0, [x0]
  40286c:	ldr	x1, [sp, #96]
  402870:	sub	x0, x1, x0
  402874:	add	w0, w0, #0x1
  402878:	str	w0, [sp, #164]
  40287c:	b	40288c <ferror@plt+0x13ac>
  402880:	mov	w0, #0xffffffea            	// #-22
  402884:	str	w0, [sp, #168]
  402888:	b	402a24 <ferror@plt+0x1544>
  40288c:	add	x0, sp, #0x40
  402890:	ldr	w2, [sp, #164]
  402894:	ldr	w1, [sp, #172]
  402898:	bl	402360 <ferror@plt+0xe80>
  40289c:	str	w0, [sp, #168]
  4028a0:	ldr	x0, [sp, #24]
  4028a4:	cmp	x0, #0x0
  4028a8:	b.eq	4028b8 <ferror@plt+0x13d8>  // b.none
  4028ac:	ldr	x0, [sp, #24]
  4028b0:	ldr	w1, [sp, #164]
  4028b4:	str	w1, [x0]
  4028b8:	ldr	x0, [sp, #176]
  4028bc:	cmp	x0, #0x0
  4028c0:	b.eq	402a14 <ferror@plt+0x1534>  // b.none
  4028c4:	ldr	w0, [sp, #164]
  4028c8:	cmp	w0, #0x0
  4028cc:	b.eq	402a14 <ferror@plt+0x1534>  // b.none
  4028d0:	mov	x0, #0xa                   	// #10
  4028d4:	str	x0, [sp, #144]
  4028d8:	mov	x0, #0x1                   	// #1
  4028dc:	str	x0, [sp, #136]
  4028e0:	mov	x0, #0x1                   	// #1
  4028e4:	str	x0, [sp, #56]
  4028e8:	add	x0, sp, #0x38
  4028ec:	ldr	w2, [sp, #164]
  4028f0:	ldr	w1, [sp, #172]
  4028f4:	bl	402360 <ferror@plt+0xe80>
  4028f8:	b	402914 <ferror@plt+0x1434>
  4028fc:	ldr	x1, [sp, #144]
  402900:	mov	x0, x1
  402904:	lsl	x0, x0, #2
  402908:	add	x0, x0, x1
  40290c:	lsl	x0, x0, #1
  402910:	str	x0, [sp, #144]
  402914:	ldr	x1, [sp, #144]
  402918:	ldr	x0, [sp, #176]
  40291c:	cmp	x1, x0
  402920:	b.cc	4028fc <ferror@plt+0x141c>  // b.lo, b.ul, b.last
  402924:	str	wzr, [sp, #156]
  402928:	b	402950 <ferror@plt+0x1470>
  40292c:	ldr	x1, [sp, #144]
  402930:	mov	x0, x1
  402934:	lsl	x0, x0, #2
  402938:	add	x0, x0, x1
  40293c:	lsl	x0, x0, #1
  402940:	str	x0, [sp, #144]
  402944:	ldr	w0, [sp, #156]
  402948:	add	w0, w0, #0x1
  40294c:	str	w0, [sp, #156]
  402950:	ldr	w1, [sp, #156]
  402954:	ldr	w0, [sp, #160]
  402958:	cmp	w1, w0
  40295c:	b.lt	40292c <ferror@plt+0x144c>  // b.tstop
  402960:	ldr	x2, [sp, #176]
  402964:	mov	x0, #0xcccccccccccccccc    	// #-3689348814741910324
  402968:	movk	x0, #0xcccd
  40296c:	umulh	x0, x2, x0
  402970:	lsr	x1, x0, #3
  402974:	mov	x0, x1
  402978:	lsl	x0, x0, #2
  40297c:	add	x0, x0, x1
  402980:	lsl	x0, x0, #1
  402984:	sub	x1, x2, x0
  402988:	mov	w0, w1
  40298c:	str	w0, [sp, #92]
  402990:	ldr	x1, [sp, #144]
  402994:	ldr	x0, [sp, #136]
  402998:	udiv	x0, x1, x0
  40299c:	str	x0, [sp, #80]
  4029a0:	ldr	x1, [sp, #176]
  4029a4:	mov	x0, #0xcccccccccccccccc    	// #-3689348814741910324
  4029a8:	movk	x0, #0xcccd
  4029ac:	umulh	x0, x1, x0
  4029b0:	lsr	x0, x0, #3
  4029b4:	str	x0, [sp, #176]
  4029b8:	ldr	x1, [sp, #136]
  4029bc:	mov	x0, x1
  4029c0:	lsl	x0, x0, #2
  4029c4:	add	x0, x0, x1
  4029c8:	lsl	x0, x0, #1
  4029cc:	str	x0, [sp, #136]
  4029d0:	ldr	w0, [sp, #92]
  4029d4:	cmp	w0, #0x0
  4029d8:	b.eq	4029fc <ferror@plt+0x151c>  // b.none
  4029dc:	ldr	x1, [sp, #56]
  4029e0:	ldr	w0, [sp, #92]
  4029e4:	ldr	x2, [sp, #80]
  4029e8:	udiv	x0, x2, x0
  4029ec:	udiv	x1, x1, x0
  4029f0:	ldr	x0, [sp, #64]
  4029f4:	add	x0, x1, x0
  4029f8:	str	x0, [sp, #64]
  4029fc:	ldr	x0, [sp, #176]
  402a00:	cmp	x0, #0x0
  402a04:	b.ne	402960 <ferror@plt+0x1480>  // b.any
  402a08:	b	402a18 <ferror@plt+0x1538>
  402a0c:	nop
  402a10:	b	402a18 <ferror@plt+0x1538>
  402a14:	nop
  402a18:	ldr	x1, [sp, #64]
  402a1c:	ldr	x0, [sp, #32]
  402a20:	str	x1, [x0]
  402a24:	ldr	w0, [sp, #168]
  402a28:	cmp	w0, #0x0
  402a2c:	b.ge	402a44 <ferror@plt+0x1564>  // b.tcont
  402a30:	bl	401480 <__errno_location@plt>
  402a34:	mov	x1, x0
  402a38:	ldr	w0, [sp, #168]
  402a3c:	neg	w0, w0
  402a40:	str	w0, [x1]
  402a44:	ldr	w0, [sp, #168]
  402a48:	ldp	x29, x30, [sp], #192
  402a4c:	ret
  402a50:	stp	x29, x30, [sp, #-32]!
  402a54:	mov	x29, sp
  402a58:	str	x0, [sp, #24]
  402a5c:	str	x1, [sp, #16]
  402a60:	mov	x2, #0x0                   	// #0
  402a64:	ldr	x1, [sp, #16]
  402a68:	ldr	x0, [sp, #24]
  402a6c:	bl	4023e0 <ferror@plt+0xf00>
  402a70:	ldp	x29, x30, [sp], #32
  402a74:	ret
  402a78:	stp	x29, x30, [sp, #-48]!
  402a7c:	mov	x29, sp
  402a80:	str	x0, [sp, #24]
  402a84:	str	x1, [sp, #16]
  402a88:	ldr	x0, [sp, #24]
  402a8c:	str	x0, [sp, #40]
  402a90:	b	402aa0 <ferror@plt+0x15c0>
  402a94:	ldr	x0, [sp, #40]
  402a98:	add	x0, x0, #0x1
  402a9c:	str	x0, [sp, #40]
  402aa0:	ldr	x0, [sp, #40]
  402aa4:	cmp	x0, #0x0
  402aa8:	b.eq	402aec <ferror@plt+0x160c>  // b.none
  402aac:	ldr	x0, [sp, #40]
  402ab0:	ldrsb	w0, [x0]
  402ab4:	cmp	w0, #0x0
  402ab8:	b.eq	402aec <ferror@plt+0x160c>  // b.none
  402abc:	bl	4013b0 <__ctype_b_loc@plt>
  402ac0:	ldr	x1, [x0]
  402ac4:	ldr	x0, [sp, #40]
  402ac8:	ldrsb	w0, [x0]
  402acc:	and	w0, w0, #0xff
  402ad0:	and	x0, x0, #0xff
  402ad4:	lsl	x0, x0, #1
  402ad8:	add	x0, x1, x0
  402adc:	ldrh	w0, [x0]
  402ae0:	and	w0, w0, #0x800
  402ae4:	cmp	w0, #0x0
  402ae8:	b.ne	402a94 <ferror@plt+0x15b4>  // b.any
  402aec:	ldr	x0, [sp, #16]
  402af0:	cmp	x0, #0x0
  402af4:	b.eq	402b04 <ferror@plt+0x1624>  // b.none
  402af8:	ldr	x0, [sp, #16]
  402afc:	ldr	x1, [sp, #40]
  402b00:	str	x1, [x0]
  402b04:	ldr	x0, [sp, #40]
  402b08:	cmp	x0, #0x0
  402b0c:	b.eq	402b38 <ferror@plt+0x1658>  // b.none
  402b10:	ldr	x1, [sp, #40]
  402b14:	ldr	x0, [sp, #24]
  402b18:	cmp	x1, x0
  402b1c:	b.ls	402b38 <ferror@plt+0x1658>  // b.plast
  402b20:	ldr	x0, [sp, #40]
  402b24:	ldrsb	w0, [x0]
  402b28:	cmp	w0, #0x0
  402b2c:	b.ne	402b38 <ferror@plt+0x1658>  // b.any
  402b30:	mov	w0, #0x1                   	// #1
  402b34:	b	402b3c <ferror@plt+0x165c>
  402b38:	mov	w0, #0x0                   	// #0
  402b3c:	ldp	x29, x30, [sp], #48
  402b40:	ret
  402b44:	stp	x29, x30, [sp, #-48]!
  402b48:	mov	x29, sp
  402b4c:	str	x0, [sp, #24]
  402b50:	str	x1, [sp, #16]
  402b54:	ldr	x0, [sp, #24]
  402b58:	str	x0, [sp, #40]
  402b5c:	b	402b6c <ferror@plt+0x168c>
  402b60:	ldr	x0, [sp, #40]
  402b64:	add	x0, x0, #0x1
  402b68:	str	x0, [sp, #40]
  402b6c:	ldr	x0, [sp, #40]
  402b70:	cmp	x0, #0x0
  402b74:	b.eq	402bb8 <ferror@plt+0x16d8>  // b.none
  402b78:	ldr	x0, [sp, #40]
  402b7c:	ldrsb	w0, [x0]
  402b80:	cmp	w0, #0x0
  402b84:	b.eq	402bb8 <ferror@plt+0x16d8>  // b.none
  402b88:	bl	4013b0 <__ctype_b_loc@plt>
  402b8c:	ldr	x1, [x0]
  402b90:	ldr	x0, [sp, #40]
  402b94:	ldrsb	w0, [x0]
  402b98:	and	w0, w0, #0xff
  402b9c:	and	x0, x0, #0xff
  402ba0:	lsl	x0, x0, #1
  402ba4:	add	x0, x1, x0
  402ba8:	ldrh	w0, [x0]
  402bac:	and	w0, w0, #0x1000
  402bb0:	cmp	w0, #0x0
  402bb4:	b.ne	402b60 <ferror@plt+0x1680>  // b.any
  402bb8:	ldr	x0, [sp, #16]
  402bbc:	cmp	x0, #0x0
  402bc0:	b.eq	402bd0 <ferror@plt+0x16f0>  // b.none
  402bc4:	ldr	x0, [sp, #16]
  402bc8:	ldr	x1, [sp, #40]
  402bcc:	str	x1, [x0]
  402bd0:	ldr	x0, [sp, #40]
  402bd4:	cmp	x0, #0x0
  402bd8:	b.eq	402c04 <ferror@plt+0x1724>  // b.none
  402bdc:	ldr	x1, [sp, #40]
  402be0:	ldr	x0, [sp, #24]
  402be4:	cmp	x1, x0
  402be8:	b.ls	402c04 <ferror@plt+0x1724>  // b.plast
  402bec:	ldr	x0, [sp, #40]
  402bf0:	ldrsb	w0, [x0]
  402bf4:	cmp	w0, #0x0
  402bf8:	b.ne	402c04 <ferror@plt+0x1724>  // b.any
  402bfc:	mov	w0, #0x1                   	// #1
  402c00:	b	402c08 <ferror@plt+0x1728>
  402c04:	mov	w0, #0x0                   	// #0
  402c08:	ldp	x29, x30, [sp], #48
  402c0c:	ret
  402c10:	stp	x29, x30, [sp, #-256]!
  402c14:	mov	x29, sp
  402c18:	str	x0, [sp, #24]
  402c1c:	str	x1, [sp, #16]
  402c20:	str	x2, [sp, #208]
  402c24:	str	x3, [sp, #216]
  402c28:	str	x4, [sp, #224]
  402c2c:	str	x5, [sp, #232]
  402c30:	str	x6, [sp, #240]
  402c34:	str	x7, [sp, #248]
  402c38:	str	q0, [sp, #80]
  402c3c:	str	q1, [sp, #96]
  402c40:	str	q2, [sp, #112]
  402c44:	str	q3, [sp, #128]
  402c48:	str	q4, [sp, #144]
  402c4c:	str	q5, [sp, #160]
  402c50:	str	q6, [sp, #176]
  402c54:	str	q7, [sp, #192]
  402c58:	add	x0, sp, #0x100
  402c5c:	str	x0, [sp, #32]
  402c60:	add	x0, sp, #0x100
  402c64:	str	x0, [sp, #40]
  402c68:	add	x0, sp, #0xd0
  402c6c:	str	x0, [sp, #48]
  402c70:	mov	w0, #0xffffffd0            	// #-48
  402c74:	str	w0, [sp, #56]
  402c78:	mov	w0, #0xffffff80            	// #-128
  402c7c:	str	w0, [sp, #60]
  402c80:	ldr	w1, [sp, #56]
  402c84:	ldr	x0, [sp, #32]
  402c88:	cmp	w1, #0x0
  402c8c:	b.lt	402ca0 <ferror@plt+0x17c0>  // b.tstop
  402c90:	add	x1, x0, #0xf
  402c94:	and	x1, x1, #0xfffffffffffffff8
  402c98:	str	x1, [sp, #32]
  402c9c:	b	402cd0 <ferror@plt+0x17f0>
  402ca0:	add	w2, w1, #0x8
  402ca4:	str	w2, [sp, #56]
  402ca8:	ldr	w2, [sp, #56]
  402cac:	cmp	w2, #0x0
  402cb0:	b.le	402cc4 <ferror@plt+0x17e4>
  402cb4:	add	x1, x0, #0xf
  402cb8:	and	x1, x1, #0xfffffffffffffff8
  402cbc:	str	x1, [sp, #32]
  402cc0:	b	402cd0 <ferror@plt+0x17f0>
  402cc4:	ldr	x2, [sp, #40]
  402cc8:	sxtw	x0, w1
  402ccc:	add	x0, x2, x0
  402cd0:	ldr	x0, [x0]
  402cd4:	str	x0, [sp, #72]
  402cd8:	ldr	x0, [sp, #72]
  402cdc:	cmp	x0, #0x0
  402ce0:	b.eq	402d80 <ferror@plt+0x18a0>  // b.none
  402ce4:	ldr	w1, [sp, #56]
  402ce8:	ldr	x0, [sp, #32]
  402cec:	cmp	w1, #0x0
  402cf0:	b.lt	402d04 <ferror@plt+0x1824>  // b.tstop
  402cf4:	add	x1, x0, #0xf
  402cf8:	and	x1, x1, #0xfffffffffffffff8
  402cfc:	str	x1, [sp, #32]
  402d00:	b	402d34 <ferror@plt+0x1854>
  402d04:	add	w2, w1, #0x8
  402d08:	str	w2, [sp, #56]
  402d0c:	ldr	w2, [sp, #56]
  402d10:	cmp	w2, #0x0
  402d14:	b.le	402d28 <ferror@plt+0x1848>
  402d18:	add	x1, x0, #0xf
  402d1c:	and	x1, x1, #0xfffffffffffffff8
  402d20:	str	x1, [sp, #32]
  402d24:	b	402d34 <ferror@plt+0x1854>
  402d28:	ldr	x2, [sp, #40]
  402d2c:	sxtw	x0, w1
  402d30:	add	x0, x2, x0
  402d34:	ldr	x0, [x0]
  402d38:	str	x0, [sp, #64]
  402d3c:	ldr	x0, [sp, #64]
  402d40:	cmp	x0, #0x0
  402d44:	b.eq	402d88 <ferror@plt+0x18a8>  // b.none
  402d48:	ldr	x1, [sp, #72]
  402d4c:	ldr	x0, [sp, #24]
  402d50:	bl	401390 <strcmp@plt>
  402d54:	cmp	w0, #0x0
  402d58:	b.ne	402d64 <ferror@plt+0x1884>  // b.any
  402d5c:	mov	w0, #0x1                   	// #1
  402d60:	b	402db0 <ferror@plt+0x18d0>
  402d64:	ldr	x1, [sp, #64]
  402d68:	ldr	x0, [sp, #24]
  402d6c:	bl	401390 <strcmp@plt>
  402d70:	cmp	w0, #0x0
  402d74:	b.ne	402c80 <ferror@plt+0x17a0>  // b.any
  402d78:	mov	w0, #0x0                   	// #0
  402d7c:	b	402db0 <ferror@plt+0x18d0>
  402d80:	nop
  402d84:	b	402d8c <ferror@plt+0x18ac>
  402d88:	nop
  402d8c:	adrp	x0, 417000 <ferror@plt+0x15b20>
  402d90:	add	x0, x0, #0x1c8
  402d94:	ldr	w4, [x0]
  402d98:	ldr	x3, [sp, #24]
  402d9c:	ldr	x2, [sp, #16]
  402da0:	adrp	x0, 405000 <ferror@plt+0x3b20>
  402da4:	add	x1, x0, #0x738
  402da8:	mov	w0, w4
  402dac:	bl	401440 <errx@plt>
  402db0:	ldp	x29, x30, [sp], #256
  402db4:	ret
  402db8:	sub	sp, sp, #0x20
  402dbc:	str	x0, [sp, #24]
  402dc0:	str	x1, [sp, #16]
  402dc4:	str	w2, [sp, #12]
  402dc8:	b	402df8 <ferror@plt+0x1918>
  402dcc:	ldr	x0, [sp, #24]
  402dd0:	ldrsb	w1, [x0]
  402dd4:	ldr	w0, [sp, #12]
  402dd8:	sxtb	w0, w0
  402ddc:	cmp	w1, w0
  402de0:	b.ne	402dec <ferror@plt+0x190c>  // b.any
  402de4:	ldr	x0, [sp, #24]
  402de8:	b	402e20 <ferror@plt+0x1940>
  402dec:	ldr	x0, [sp, #24]
  402df0:	add	x0, x0, #0x1
  402df4:	str	x0, [sp, #24]
  402df8:	ldr	x0, [sp, #16]
  402dfc:	sub	x1, x0, #0x1
  402e00:	str	x1, [sp, #16]
  402e04:	cmp	x0, #0x0
  402e08:	b.eq	402e1c <ferror@plt+0x193c>  // b.none
  402e0c:	ldr	x0, [sp, #24]
  402e10:	ldrsb	w0, [x0]
  402e14:	cmp	w0, #0x0
  402e18:	b.ne	402dcc <ferror@plt+0x18ec>  // b.any
  402e1c:	mov	x0, #0x0                   	// #0
  402e20:	add	sp, sp, #0x20
  402e24:	ret
  402e28:	stp	x29, x30, [sp, #-48]!
  402e2c:	mov	x29, sp
  402e30:	str	x0, [sp, #24]
  402e34:	str	x1, [sp, #16]
  402e38:	ldr	x1, [sp, #16]
  402e3c:	ldr	x0, [sp, #24]
  402e40:	bl	402f7c <ferror@plt+0x1a9c>
  402e44:	str	w0, [sp, #44]
  402e48:	ldr	w0, [sp, #44]
  402e4c:	cmn	w0, #0x8, lsl #12
  402e50:	b.lt	402e64 <ferror@plt+0x1984>  // b.tstop
  402e54:	ldr	w1, [sp, #44]
  402e58:	mov	w0, #0x7fff                	// #32767
  402e5c:	cmp	w1, w0
  402e60:	b.le	402e98 <ferror@plt+0x19b8>
  402e64:	bl	401480 <__errno_location@plt>
  402e68:	mov	x1, x0
  402e6c:	mov	w0, #0x22                  	// #34
  402e70:	str	w0, [x1]
  402e74:	adrp	x0, 417000 <ferror@plt+0x15b20>
  402e78:	add	x0, x0, #0x1c8
  402e7c:	ldr	w4, [x0]
  402e80:	ldr	x3, [sp, #24]
  402e84:	ldr	x2, [sp, #16]
  402e88:	adrp	x0, 405000 <ferror@plt+0x3b20>
  402e8c:	add	x1, x0, #0x738
  402e90:	mov	w0, w4
  402e94:	bl	4014c0 <err@plt>
  402e98:	ldr	w0, [sp, #44]
  402e9c:	sxth	w0, w0
  402ea0:	ldp	x29, x30, [sp], #48
  402ea4:	ret
  402ea8:	stp	x29, x30, [sp, #-64]!
  402eac:	mov	x29, sp
  402eb0:	str	x0, [sp, #40]
  402eb4:	str	x1, [sp, #32]
  402eb8:	str	w2, [sp, #28]
  402ebc:	ldr	w2, [sp, #28]
  402ec0:	ldr	x1, [sp, #32]
  402ec4:	ldr	x0, [sp, #40]
  402ec8:	bl	402ffc <ferror@plt+0x1b1c>
  402ecc:	str	w0, [sp, #60]
  402ed0:	ldr	w1, [sp, #60]
  402ed4:	mov	w0, #0xffff                	// #65535
  402ed8:	cmp	w1, w0
  402edc:	b.ls	402f14 <ferror@plt+0x1a34>  // b.plast
  402ee0:	bl	401480 <__errno_location@plt>
  402ee4:	mov	x1, x0
  402ee8:	mov	w0, #0x22                  	// #34
  402eec:	str	w0, [x1]
  402ef0:	adrp	x0, 417000 <ferror@plt+0x15b20>
  402ef4:	add	x0, x0, #0x1c8
  402ef8:	ldr	w4, [x0]
  402efc:	ldr	x3, [sp, #40]
  402f00:	ldr	x2, [sp, #32]
  402f04:	adrp	x0, 405000 <ferror@plt+0x3b20>
  402f08:	add	x1, x0, #0x738
  402f0c:	mov	w0, w4
  402f10:	bl	4014c0 <err@plt>
  402f14:	ldr	w0, [sp, #60]
  402f18:	and	w0, w0, #0xffff
  402f1c:	ldp	x29, x30, [sp], #64
  402f20:	ret
  402f24:	stp	x29, x30, [sp, #-32]!
  402f28:	mov	x29, sp
  402f2c:	str	x0, [sp, #24]
  402f30:	str	x1, [sp, #16]
  402f34:	mov	w2, #0xa                   	// #10
  402f38:	ldr	x1, [sp, #16]
  402f3c:	ldr	x0, [sp, #24]
  402f40:	bl	402ea8 <ferror@plt+0x19c8>
  402f44:	and	w0, w0, #0xffff
  402f48:	ldp	x29, x30, [sp], #32
  402f4c:	ret
  402f50:	stp	x29, x30, [sp, #-32]!
  402f54:	mov	x29, sp
  402f58:	str	x0, [sp, #24]
  402f5c:	str	x1, [sp, #16]
  402f60:	mov	w2, #0x10                  	// #16
  402f64:	ldr	x1, [sp, #16]
  402f68:	ldr	x0, [sp, #24]
  402f6c:	bl	402ea8 <ferror@plt+0x19c8>
  402f70:	and	w0, w0, #0xffff
  402f74:	ldp	x29, x30, [sp], #32
  402f78:	ret
  402f7c:	stp	x29, x30, [sp, #-48]!
  402f80:	mov	x29, sp
  402f84:	str	x0, [sp, #24]
  402f88:	str	x1, [sp, #16]
  402f8c:	ldr	x1, [sp, #16]
  402f90:	ldr	x0, [sp, #24]
  402f94:	bl	4030c4 <ferror@plt+0x1be4>
  402f98:	str	x0, [sp, #40]
  402f9c:	ldr	x1, [sp, #40]
  402fa0:	mov	x0, #0xffffffff80000000    	// #-2147483648
  402fa4:	cmp	x1, x0
  402fa8:	b.lt	402fbc <ferror@plt+0x1adc>  // b.tstop
  402fac:	ldr	x1, [sp, #40]
  402fb0:	mov	x0, #0x7fffffff            	// #2147483647
  402fb4:	cmp	x1, x0
  402fb8:	b.le	402ff0 <ferror@plt+0x1b10>
  402fbc:	bl	401480 <__errno_location@plt>
  402fc0:	mov	x1, x0
  402fc4:	mov	w0, #0x22                  	// #34
  402fc8:	str	w0, [x1]
  402fcc:	adrp	x0, 417000 <ferror@plt+0x15b20>
  402fd0:	add	x0, x0, #0x1c8
  402fd4:	ldr	w4, [x0]
  402fd8:	ldr	x3, [sp, #24]
  402fdc:	ldr	x2, [sp, #16]
  402fe0:	adrp	x0, 405000 <ferror@plt+0x3b20>
  402fe4:	add	x1, x0, #0x738
  402fe8:	mov	w0, w4
  402fec:	bl	4014c0 <err@plt>
  402ff0:	ldr	x0, [sp, #40]
  402ff4:	ldp	x29, x30, [sp], #48
  402ff8:	ret
  402ffc:	stp	x29, x30, [sp, #-64]!
  403000:	mov	x29, sp
  403004:	str	x0, [sp, #40]
  403008:	str	x1, [sp, #32]
  40300c:	str	w2, [sp, #28]
  403010:	ldr	w2, [sp, #28]
  403014:	ldr	x1, [sp, #32]
  403018:	ldr	x0, [sp, #40]
  40301c:	bl	4031c4 <ferror@plt+0x1ce4>
  403020:	str	x0, [sp, #56]
  403024:	ldr	x1, [sp, #56]
  403028:	mov	x0, #0xffffffff            	// #4294967295
  40302c:	cmp	x1, x0
  403030:	b.ls	403068 <ferror@plt+0x1b88>  // b.plast
  403034:	bl	401480 <__errno_location@plt>
  403038:	mov	x1, x0
  40303c:	mov	w0, #0x22                  	// #34
  403040:	str	w0, [x1]
  403044:	adrp	x0, 417000 <ferror@plt+0x15b20>
  403048:	add	x0, x0, #0x1c8
  40304c:	ldr	w4, [x0]
  403050:	ldr	x3, [sp, #40]
  403054:	ldr	x2, [sp, #32]
  403058:	adrp	x0, 405000 <ferror@plt+0x3b20>
  40305c:	add	x1, x0, #0x738
  403060:	mov	w0, w4
  403064:	bl	4014c0 <err@plt>
  403068:	ldr	x0, [sp, #56]
  40306c:	ldp	x29, x30, [sp], #64
  403070:	ret
  403074:	stp	x29, x30, [sp, #-32]!
  403078:	mov	x29, sp
  40307c:	str	x0, [sp, #24]
  403080:	str	x1, [sp, #16]
  403084:	mov	w2, #0xa                   	// #10
  403088:	ldr	x1, [sp, #16]
  40308c:	ldr	x0, [sp, #24]
  403090:	bl	402ffc <ferror@plt+0x1b1c>
  403094:	ldp	x29, x30, [sp], #32
  403098:	ret
  40309c:	stp	x29, x30, [sp, #-32]!
  4030a0:	mov	x29, sp
  4030a4:	str	x0, [sp, #24]
  4030a8:	str	x1, [sp, #16]
  4030ac:	mov	w2, #0x10                  	// #16
  4030b0:	ldr	x1, [sp, #16]
  4030b4:	ldr	x0, [sp, #24]
  4030b8:	bl	402ffc <ferror@plt+0x1b1c>
  4030bc:	ldp	x29, x30, [sp], #32
  4030c0:	ret
  4030c4:	stp	x29, x30, [sp, #-48]!
  4030c8:	mov	x29, sp
  4030cc:	str	x0, [sp, #24]
  4030d0:	str	x1, [sp, #16]
  4030d4:	str	xzr, [sp, #32]
  4030d8:	bl	401480 <__errno_location@plt>
  4030dc:	str	wzr, [x0]
  4030e0:	ldr	x0, [sp, #24]
  4030e4:	cmp	x0, #0x0
  4030e8:	b.eq	403158 <ferror@plt+0x1c78>  // b.none
  4030ec:	ldr	x0, [sp, #24]
  4030f0:	ldrsb	w0, [x0]
  4030f4:	cmp	w0, #0x0
  4030f8:	b.eq	403158 <ferror@plt+0x1c78>  // b.none
  4030fc:	add	x0, sp, #0x20
  403100:	mov	w2, #0xa                   	// #10
  403104:	mov	x1, x0
  403108:	ldr	x0, [sp, #24]
  40310c:	bl	401230 <strtoimax@plt>
  403110:	str	x0, [sp, #40]
  403114:	bl	401480 <__errno_location@plt>
  403118:	ldr	w0, [x0]
  40311c:	cmp	w0, #0x0
  403120:	b.ne	403160 <ferror@plt+0x1c80>  // b.any
  403124:	ldr	x0, [sp, #32]
  403128:	ldr	x1, [sp, #24]
  40312c:	cmp	x1, x0
  403130:	b.eq	403160 <ferror@plt+0x1c80>  // b.none
  403134:	ldr	x0, [sp, #32]
  403138:	cmp	x0, #0x0
  40313c:	b.eq	403150 <ferror@plt+0x1c70>  // b.none
  403140:	ldr	x0, [sp, #32]
  403144:	ldrsb	w0, [x0]
  403148:	cmp	w0, #0x0
  40314c:	b.ne	403160 <ferror@plt+0x1c80>  // b.any
  403150:	ldr	x0, [sp, #40]
  403154:	b	4031bc <ferror@plt+0x1cdc>
  403158:	nop
  40315c:	b	403164 <ferror@plt+0x1c84>
  403160:	nop
  403164:	bl	401480 <__errno_location@plt>
  403168:	ldr	w0, [x0]
  40316c:	cmp	w0, #0x22
  403170:	b.ne	403198 <ferror@plt+0x1cb8>  // b.any
  403174:	adrp	x0, 417000 <ferror@plt+0x15b20>
  403178:	add	x0, x0, #0x1c8
  40317c:	ldr	w4, [x0]
  403180:	ldr	x3, [sp, #24]
  403184:	ldr	x2, [sp, #16]
  403188:	adrp	x0, 405000 <ferror@plt+0x3b20>
  40318c:	add	x1, x0, #0x738
  403190:	mov	w0, w4
  403194:	bl	4014c0 <err@plt>
  403198:	adrp	x0, 417000 <ferror@plt+0x15b20>
  40319c:	add	x0, x0, #0x1c8
  4031a0:	ldr	w4, [x0]
  4031a4:	ldr	x3, [sp, #24]
  4031a8:	ldr	x2, [sp, #16]
  4031ac:	adrp	x0, 405000 <ferror@plt+0x3b20>
  4031b0:	add	x1, x0, #0x738
  4031b4:	mov	w0, w4
  4031b8:	bl	401440 <errx@plt>
  4031bc:	ldp	x29, x30, [sp], #48
  4031c0:	ret
  4031c4:	stp	x29, x30, [sp, #-64]!
  4031c8:	mov	x29, sp
  4031cc:	str	x0, [sp, #40]
  4031d0:	str	x1, [sp, #32]
  4031d4:	str	w2, [sp, #28]
  4031d8:	str	xzr, [sp, #48]
  4031dc:	bl	401480 <__errno_location@plt>
  4031e0:	str	wzr, [x0]
  4031e4:	ldr	x0, [sp, #40]
  4031e8:	cmp	x0, #0x0
  4031ec:	b.eq	40325c <ferror@plt+0x1d7c>  // b.none
  4031f0:	ldr	x0, [sp, #40]
  4031f4:	ldrsb	w0, [x0]
  4031f8:	cmp	w0, #0x0
  4031fc:	b.eq	40325c <ferror@plt+0x1d7c>  // b.none
  403200:	add	x0, sp, #0x30
  403204:	ldr	w2, [sp, #28]
  403208:	mov	x1, x0
  40320c:	ldr	x0, [sp, #40]
  403210:	bl	401330 <strtoumax@plt>
  403214:	str	x0, [sp, #56]
  403218:	bl	401480 <__errno_location@plt>
  40321c:	ldr	w0, [x0]
  403220:	cmp	w0, #0x0
  403224:	b.ne	403264 <ferror@plt+0x1d84>  // b.any
  403228:	ldr	x0, [sp, #48]
  40322c:	ldr	x1, [sp, #40]
  403230:	cmp	x1, x0
  403234:	b.eq	403264 <ferror@plt+0x1d84>  // b.none
  403238:	ldr	x0, [sp, #48]
  40323c:	cmp	x0, #0x0
  403240:	b.eq	403254 <ferror@plt+0x1d74>  // b.none
  403244:	ldr	x0, [sp, #48]
  403248:	ldrsb	w0, [x0]
  40324c:	cmp	w0, #0x0
  403250:	b.ne	403264 <ferror@plt+0x1d84>  // b.any
  403254:	ldr	x0, [sp, #56]
  403258:	b	4032c0 <ferror@plt+0x1de0>
  40325c:	nop
  403260:	b	403268 <ferror@plt+0x1d88>
  403264:	nop
  403268:	bl	401480 <__errno_location@plt>
  40326c:	ldr	w0, [x0]
  403270:	cmp	w0, #0x22
  403274:	b.ne	40329c <ferror@plt+0x1dbc>  // b.any
  403278:	adrp	x0, 417000 <ferror@plt+0x15b20>
  40327c:	add	x0, x0, #0x1c8
  403280:	ldr	w4, [x0]
  403284:	ldr	x3, [sp, #40]
  403288:	ldr	x2, [sp, #32]
  40328c:	adrp	x0, 405000 <ferror@plt+0x3b20>
  403290:	add	x1, x0, #0x738
  403294:	mov	w0, w4
  403298:	bl	4014c0 <err@plt>
  40329c:	adrp	x0, 417000 <ferror@plt+0x15b20>
  4032a0:	add	x0, x0, #0x1c8
  4032a4:	ldr	w4, [x0]
  4032a8:	ldr	x3, [sp, #40]
  4032ac:	ldr	x2, [sp, #32]
  4032b0:	adrp	x0, 405000 <ferror@plt+0x3b20>
  4032b4:	add	x1, x0, #0x738
  4032b8:	mov	w0, w4
  4032bc:	bl	401440 <errx@plt>
  4032c0:	ldp	x29, x30, [sp], #64
  4032c4:	ret
  4032c8:	stp	x29, x30, [sp, #-32]!
  4032cc:	mov	x29, sp
  4032d0:	str	x0, [sp, #24]
  4032d4:	str	x1, [sp, #16]
  4032d8:	mov	w2, #0xa                   	// #10
  4032dc:	ldr	x1, [sp, #16]
  4032e0:	ldr	x0, [sp, #24]
  4032e4:	bl	4031c4 <ferror@plt+0x1ce4>
  4032e8:	ldp	x29, x30, [sp], #32
  4032ec:	ret
  4032f0:	stp	x29, x30, [sp, #-32]!
  4032f4:	mov	x29, sp
  4032f8:	str	x0, [sp, #24]
  4032fc:	str	x1, [sp, #16]
  403300:	mov	w2, #0x10                  	// #16
  403304:	ldr	x1, [sp, #16]
  403308:	ldr	x0, [sp, #24]
  40330c:	bl	4031c4 <ferror@plt+0x1ce4>
  403310:	ldp	x29, x30, [sp], #32
  403314:	ret
  403318:	stp	x29, x30, [sp, #-48]!
  40331c:	mov	x29, sp
  403320:	str	x0, [sp, #24]
  403324:	str	x1, [sp, #16]
  403328:	str	xzr, [sp, #32]
  40332c:	bl	401480 <__errno_location@plt>
  403330:	str	wzr, [x0]
  403334:	ldr	x0, [sp, #24]
  403338:	cmp	x0, #0x0
  40333c:	b.eq	4033a8 <ferror@plt+0x1ec8>  // b.none
  403340:	ldr	x0, [sp, #24]
  403344:	ldrsb	w0, [x0]
  403348:	cmp	w0, #0x0
  40334c:	b.eq	4033a8 <ferror@plt+0x1ec8>  // b.none
  403350:	add	x0, sp, #0x20
  403354:	mov	x1, x0
  403358:	ldr	x0, [sp, #24]
  40335c:	bl	401240 <strtod@plt>
  403360:	str	d0, [sp, #40]
  403364:	bl	401480 <__errno_location@plt>
  403368:	ldr	w0, [x0]
  40336c:	cmp	w0, #0x0
  403370:	b.ne	4033b0 <ferror@plt+0x1ed0>  // b.any
  403374:	ldr	x0, [sp, #32]
  403378:	ldr	x1, [sp, #24]
  40337c:	cmp	x1, x0
  403380:	b.eq	4033b0 <ferror@plt+0x1ed0>  // b.none
  403384:	ldr	x0, [sp, #32]
  403388:	cmp	x0, #0x0
  40338c:	b.eq	4033a0 <ferror@plt+0x1ec0>  // b.none
  403390:	ldr	x0, [sp, #32]
  403394:	ldrsb	w0, [x0]
  403398:	cmp	w0, #0x0
  40339c:	b.ne	4033b0 <ferror@plt+0x1ed0>  // b.any
  4033a0:	ldr	d0, [sp, #40]
  4033a4:	b	40340c <ferror@plt+0x1f2c>
  4033a8:	nop
  4033ac:	b	4033b4 <ferror@plt+0x1ed4>
  4033b0:	nop
  4033b4:	bl	401480 <__errno_location@plt>
  4033b8:	ldr	w0, [x0]
  4033bc:	cmp	w0, #0x22
  4033c0:	b.ne	4033e8 <ferror@plt+0x1f08>  // b.any
  4033c4:	adrp	x0, 417000 <ferror@plt+0x15b20>
  4033c8:	add	x0, x0, #0x1c8
  4033cc:	ldr	w4, [x0]
  4033d0:	ldr	x3, [sp, #24]
  4033d4:	ldr	x2, [sp, #16]
  4033d8:	adrp	x0, 405000 <ferror@plt+0x3b20>
  4033dc:	add	x1, x0, #0x738
  4033e0:	mov	w0, w4
  4033e4:	bl	4014c0 <err@plt>
  4033e8:	adrp	x0, 417000 <ferror@plt+0x15b20>
  4033ec:	add	x0, x0, #0x1c8
  4033f0:	ldr	w4, [x0]
  4033f4:	ldr	x3, [sp, #24]
  4033f8:	ldr	x2, [sp, #16]
  4033fc:	adrp	x0, 405000 <ferror@plt+0x3b20>
  403400:	add	x1, x0, #0x738
  403404:	mov	w0, w4
  403408:	bl	401440 <errx@plt>
  40340c:	ldp	x29, x30, [sp], #48
  403410:	ret
  403414:	stp	x29, x30, [sp, #-48]!
  403418:	mov	x29, sp
  40341c:	str	x0, [sp, #24]
  403420:	str	x1, [sp, #16]
  403424:	str	xzr, [sp, #32]
  403428:	bl	401480 <__errno_location@plt>
  40342c:	str	wzr, [x0]
  403430:	ldr	x0, [sp, #24]
  403434:	cmp	x0, #0x0
  403438:	b.eq	4034a8 <ferror@plt+0x1fc8>  // b.none
  40343c:	ldr	x0, [sp, #24]
  403440:	ldrsb	w0, [x0]
  403444:	cmp	w0, #0x0
  403448:	b.eq	4034a8 <ferror@plt+0x1fc8>  // b.none
  40344c:	add	x0, sp, #0x20
  403450:	mov	w2, #0xa                   	// #10
  403454:	mov	x1, x0
  403458:	ldr	x0, [sp, #24]
  40345c:	bl	4013c0 <strtol@plt>
  403460:	str	x0, [sp, #40]
  403464:	bl	401480 <__errno_location@plt>
  403468:	ldr	w0, [x0]
  40346c:	cmp	w0, #0x0
  403470:	b.ne	4034b0 <ferror@plt+0x1fd0>  // b.any
  403474:	ldr	x0, [sp, #32]
  403478:	ldr	x1, [sp, #24]
  40347c:	cmp	x1, x0
  403480:	b.eq	4034b0 <ferror@plt+0x1fd0>  // b.none
  403484:	ldr	x0, [sp, #32]
  403488:	cmp	x0, #0x0
  40348c:	b.eq	4034a0 <ferror@plt+0x1fc0>  // b.none
  403490:	ldr	x0, [sp, #32]
  403494:	ldrsb	w0, [x0]
  403498:	cmp	w0, #0x0
  40349c:	b.ne	4034b0 <ferror@plt+0x1fd0>  // b.any
  4034a0:	ldr	x0, [sp, #40]
  4034a4:	b	40350c <ferror@plt+0x202c>
  4034a8:	nop
  4034ac:	b	4034b4 <ferror@plt+0x1fd4>
  4034b0:	nop
  4034b4:	bl	401480 <__errno_location@plt>
  4034b8:	ldr	w0, [x0]
  4034bc:	cmp	w0, #0x22
  4034c0:	b.ne	4034e8 <ferror@plt+0x2008>  // b.any
  4034c4:	adrp	x0, 417000 <ferror@plt+0x15b20>
  4034c8:	add	x0, x0, #0x1c8
  4034cc:	ldr	w4, [x0]
  4034d0:	ldr	x3, [sp, #24]
  4034d4:	ldr	x2, [sp, #16]
  4034d8:	adrp	x0, 405000 <ferror@plt+0x3b20>
  4034dc:	add	x1, x0, #0x738
  4034e0:	mov	w0, w4
  4034e4:	bl	4014c0 <err@plt>
  4034e8:	adrp	x0, 417000 <ferror@plt+0x15b20>
  4034ec:	add	x0, x0, #0x1c8
  4034f0:	ldr	w4, [x0]
  4034f4:	ldr	x3, [sp, #24]
  4034f8:	ldr	x2, [sp, #16]
  4034fc:	adrp	x0, 405000 <ferror@plt+0x3b20>
  403500:	add	x1, x0, #0x738
  403504:	mov	w0, w4
  403508:	bl	401440 <errx@plt>
  40350c:	ldp	x29, x30, [sp], #48
  403510:	ret
  403514:	stp	x29, x30, [sp, #-48]!
  403518:	mov	x29, sp
  40351c:	str	x0, [sp, #24]
  403520:	str	x1, [sp, #16]
  403524:	str	xzr, [sp, #32]
  403528:	bl	401480 <__errno_location@plt>
  40352c:	str	wzr, [x0]
  403530:	ldr	x0, [sp, #24]
  403534:	cmp	x0, #0x0
  403538:	b.eq	4035a8 <ferror@plt+0x20c8>  // b.none
  40353c:	ldr	x0, [sp, #24]
  403540:	ldrsb	w0, [x0]
  403544:	cmp	w0, #0x0
  403548:	b.eq	4035a8 <ferror@plt+0x20c8>  // b.none
  40354c:	add	x0, sp, #0x20
  403550:	mov	w2, #0xa                   	// #10
  403554:	mov	x1, x0
  403558:	ldr	x0, [sp, #24]
  40355c:	bl	4011e0 <strtoul@plt>
  403560:	str	x0, [sp, #40]
  403564:	bl	401480 <__errno_location@plt>
  403568:	ldr	w0, [x0]
  40356c:	cmp	w0, #0x0
  403570:	b.ne	4035b0 <ferror@plt+0x20d0>  // b.any
  403574:	ldr	x0, [sp, #32]
  403578:	ldr	x1, [sp, #24]
  40357c:	cmp	x1, x0
  403580:	b.eq	4035b0 <ferror@plt+0x20d0>  // b.none
  403584:	ldr	x0, [sp, #32]
  403588:	cmp	x0, #0x0
  40358c:	b.eq	4035a0 <ferror@plt+0x20c0>  // b.none
  403590:	ldr	x0, [sp, #32]
  403594:	ldrsb	w0, [x0]
  403598:	cmp	w0, #0x0
  40359c:	b.ne	4035b0 <ferror@plt+0x20d0>  // b.any
  4035a0:	ldr	x0, [sp, #40]
  4035a4:	b	40360c <ferror@plt+0x212c>
  4035a8:	nop
  4035ac:	b	4035b4 <ferror@plt+0x20d4>
  4035b0:	nop
  4035b4:	bl	401480 <__errno_location@plt>
  4035b8:	ldr	w0, [x0]
  4035bc:	cmp	w0, #0x22
  4035c0:	b.ne	4035e8 <ferror@plt+0x2108>  // b.any
  4035c4:	adrp	x0, 417000 <ferror@plt+0x15b20>
  4035c8:	add	x0, x0, #0x1c8
  4035cc:	ldr	w4, [x0]
  4035d0:	ldr	x3, [sp, #24]
  4035d4:	ldr	x2, [sp, #16]
  4035d8:	adrp	x0, 405000 <ferror@plt+0x3b20>
  4035dc:	add	x1, x0, #0x738
  4035e0:	mov	w0, w4
  4035e4:	bl	4014c0 <err@plt>
  4035e8:	adrp	x0, 417000 <ferror@plt+0x15b20>
  4035ec:	add	x0, x0, #0x1c8
  4035f0:	ldr	w4, [x0]
  4035f4:	ldr	x3, [sp, #24]
  4035f8:	ldr	x2, [sp, #16]
  4035fc:	adrp	x0, 405000 <ferror@plt+0x3b20>
  403600:	add	x1, x0, #0x738
  403604:	mov	w0, w4
  403608:	bl	401440 <errx@plt>
  40360c:	ldp	x29, x30, [sp], #48
  403610:	ret
  403614:	stp	x29, x30, [sp, #-48]!
  403618:	mov	x29, sp
  40361c:	str	x0, [sp, #24]
  403620:	str	x1, [sp, #16]
  403624:	add	x0, sp, #0x28
  403628:	mov	x1, x0
  40362c:	ldr	x0, [sp, #24]
  403630:	bl	402a50 <ferror@plt+0x1570>
  403634:	cmp	w0, #0x0
  403638:	b.ne	403644 <ferror@plt+0x2164>  // b.any
  40363c:	ldr	x0, [sp, #40]
  403640:	b	40369c <ferror@plt+0x21bc>
  403644:	bl	401480 <__errno_location@plt>
  403648:	ldr	w0, [x0]
  40364c:	cmp	w0, #0x0
  403650:	b.eq	403678 <ferror@plt+0x2198>  // b.none
  403654:	adrp	x0, 417000 <ferror@plt+0x15b20>
  403658:	add	x0, x0, #0x1c8
  40365c:	ldr	w4, [x0]
  403660:	ldr	x3, [sp, #24]
  403664:	ldr	x2, [sp, #16]
  403668:	adrp	x0, 405000 <ferror@plt+0x3b20>
  40366c:	add	x1, x0, #0x738
  403670:	mov	w0, w4
  403674:	bl	4014c0 <err@plt>
  403678:	adrp	x0, 417000 <ferror@plt+0x15b20>
  40367c:	add	x0, x0, #0x1c8
  403680:	ldr	w4, [x0]
  403684:	ldr	x3, [sp, #24]
  403688:	ldr	x2, [sp, #16]
  40368c:	adrp	x0, 405000 <ferror@plt+0x3b20>
  403690:	add	x1, x0, #0x738
  403694:	mov	w0, w4
  403698:	bl	401440 <errx@plt>
  40369c:	ldp	x29, x30, [sp], #48
  4036a0:	ret
  4036a4:	stp	x29, x30, [sp, #-64]!
  4036a8:	mov	x29, sp
  4036ac:	str	x0, [sp, #40]
  4036b0:	str	x1, [sp, #32]
  4036b4:	str	x2, [sp, #24]
  4036b8:	ldr	x1, [sp, #24]
  4036bc:	ldr	x0, [sp, #40]
  4036c0:	bl	403318 <ferror@plt+0x1e38>
  4036c4:	str	d0, [sp, #56]
  4036c8:	ldr	d0, [sp, #56]
  4036cc:	fcvtzs	d0, d0
  4036d0:	ldr	x0, [sp, #32]
  4036d4:	str	d0, [x0]
  4036d8:	ldr	x0, [sp, #32]
  4036dc:	ldr	d0, [x0]
  4036e0:	scvtf	d0, d0
  4036e4:	ldr	d1, [sp, #56]
  4036e8:	fsub	d0, d1, d0
  4036ec:	mov	x0, #0x848000000000        	// #145685290680320
  4036f0:	movk	x0, #0x412e, lsl #48
  4036f4:	fmov	d1, x0
  4036f8:	fmul	d0, d0, d1
  4036fc:	fcvtzs	d0, d0
  403700:	ldr	x0, [sp, #32]
  403704:	str	d0, [x0, #8]
  403708:	nop
  40370c:	ldp	x29, x30, [sp], #64
  403710:	ret
  403714:	sub	sp, sp, #0x20
  403718:	str	w0, [sp, #12]
  40371c:	str	x1, [sp]
  403720:	strh	wzr, [sp, #30]
  403724:	ldr	w0, [sp, #12]
  403728:	and	w0, w0, #0xf000
  40372c:	cmp	w0, #0x4, lsl #12
  403730:	b.ne	403758 <ferror@plt+0x2278>  // b.any
  403734:	ldrh	w0, [sp, #30]
  403738:	add	w1, w0, #0x1
  40373c:	strh	w1, [sp, #30]
  403740:	and	x0, x0, #0xffff
  403744:	ldr	x1, [sp]
  403748:	add	x0, x1, x0
  40374c:	mov	w1, #0x64                  	// #100
  403750:	strb	w1, [x0]
  403754:	b	40388c <ferror@plt+0x23ac>
  403758:	ldr	w0, [sp, #12]
  40375c:	and	w0, w0, #0xf000
  403760:	cmp	w0, #0xa, lsl #12
  403764:	b.ne	40378c <ferror@plt+0x22ac>  // b.any
  403768:	ldrh	w0, [sp, #30]
  40376c:	add	w1, w0, #0x1
  403770:	strh	w1, [sp, #30]
  403774:	and	x0, x0, #0xffff
  403778:	ldr	x1, [sp]
  40377c:	add	x0, x1, x0
  403780:	mov	w1, #0x6c                  	// #108
  403784:	strb	w1, [x0]
  403788:	b	40388c <ferror@plt+0x23ac>
  40378c:	ldr	w0, [sp, #12]
  403790:	and	w0, w0, #0xf000
  403794:	cmp	w0, #0x2, lsl #12
  403798:	b.ne	4037c0 <ferror@plt+0x22e0>  // b.any
  40379c:	ldrh	w0, [sp, #30]
  4037a0:	add	w1, w0, #0x1
  4037a4:	strh	w1, [sp, #30]
  4037a8:	and	x0, x0, #0xffff
  4037ac:	ldr	x1, [sp]
  4037b0:	add	x0, x1, x0
  4037b4:	mov	w1, #0x63                  	// #99
  4037b8:	strb	w1, [x0]
  4037bc:	b	40388c <ferror@plt+0x23ac>
  4037c0:	ldr	w0, [sp, #12]
  4037c4:	and	w0, w0, #0xf000
  4037c8:	cmp	w0, #0x6, lsl #12
  4037cc:	b.ne	4037f4 <ferror@plt+0x2314>  // b.any
  4037d0:	ldrh	w0, [sp, #30]
  4037d4:	add	w1, w0, #0x1
  4037d8:	strh	w1, [sp, #30]
  4037dc:	and	x0, x0, #0xffff
  4037e0:	ldr	x1, [sp]
  4037e4:	add	x0, x1, x0
  4037e8:	mov	w1, #0x62                  	// #98
  4037ec:	strb	w1, [x0]
  4037f0:	b	40388c <ferror@plt+0x23ac>
  4037f4:	ldr	w0, [sp, #12]
  4037f8:	and	w0, w0, #0xf000
  4037fc:	cmp	w0, #0xc, lsl #12
  403800:	b.ne	403828 <ferror@plt+0x2348>  // b.any
  403804:	ldrh	w0, [sp, #30]
  403808:	add	w1, w0, #0x1
  40380c:	strh	w1, [sp, #30]
  403810:	and	x0, x0, #0xffff
  403814:	ldr	x1, [sp]
  403818:	add	x0, x1, x0
  40381c:	mov	w1, #0x73                  	// #115
  403820:	strb	w1, [x0]
  403824:	b	40388c <ferror@plt+0x23ac>
  403828:	ldr	w0, [sp, #12]
  40382c:	and	w0, w0, #0xf000
  403830:	cmp	w0, #0x1, lsl #12
  403834:	b.ne	40385c <ferror@plt+0x237c>  // b.any
  403838:	ldrh	w0, [sp, #30]
  40383c:	add	w1, w0, #0x1
  403840:	strh	w1, [sp, #30]
  403844:	and	x0, x0, #0xffff
  403848:	ldr	x1, [sp]
  40384c:	add	x0, x1, x0
  403850:	mov	w1, #0x70                  	// #112
  403854:	strb	w1, [x0]
  403858:	b	40388c <ferror@plt+0x23ac>
  40385c:	ldr	w0, [sp, #12]
  403860:	and	w0, w0, #0xf000
  403864:	cmp	w0, #0x8, lsl #12
  403868:	b.ne	40388c <ferror@plt+0x23ac>  // b.any
  40386c:	ldrh	w0, [sp, #30]
  403870:	add	w1, w0, #0x1
  403874:	strh	w1, [sp, #30]
  403878:	and	x0, x0, #0xffff
  40387c:	ldr	x1, [sp]
  403880:	add	x0, x1, x0
  403884:	mov	w1, #0x2d                  	// #45
  403888:	strb	w1, [x0]
  40388c:	ldr	w0, [sp, #12]
  403890:	and	w0, w0, #0x100
  403894:	cmp	w0, #0x0
  403898:	b.eq	4038a4 <ferror@plt+0x23c4>  // b.none
  40389c:	mov	w0, #0x72                  	// #114
  4038a0:	b	4038a8 <ferror@plt+0x23c8>
  4038a4:	mov	w0, #0x2d                  	// #45
  4038a8:	ldrh	w1, [sp, #30]
  4038ac:	add	w2, w1, #0x1
  4038b0:	strh	w2, [sp, #30]
  4038b4:	and	x1, x1, #0xffff
  4038b8:	ldr	x2, [sp]
  4038bc:	add	x1, x2, x1
  4038c0:	strb	w0, [x1]
  4038c4:	ldr	w0, [sp, #12]
  4038c8:	and	w0, w0, #0x80
  4038cc:	cmp	w0, #0x0
  4038d0:	b.eq	4038dc <ferror@plt+0x23fc>  // b.none
  4038d4:	mov	w0, #0x77                  	// #119
  4038d8:	b	4038e0 <ferror@plt+0x2400>
  4038dc:	mov	w0, #0x2d                  	// #45
  4038e0:	ldrh	w1, [sp, #30]
  4038e4:	add	w2, w1, #0x1
  4038e8:	strh	w2, [sp, #30]
  4038ec:	and	x1, x1, #0xffff
  4038f0:	ldr	x2, [sp]
  4038f4:	add	x1, x2, x1
  4038f8:	strb	w0, [x1]
  4038fc:	ldr	w0, [sp, #12]
  403900:	and	w0, w0, #0x800
  403904:	cmp	w0, #0x0
  403908:	b.eq	40392c <ferror@plt+0x244c>  // b.none
  40390c:	ldr	w0, [sp, #12]
  403910:	and	w0, w0, #0x40
  403914:	cmp	w0, #0x0
  403918:	b.eq	403924 <ferror@plt+0x2444>  // b.none
  40391c:	mov	w0, #0x73                  	// #115
  403920:	b	403948 <ferror@plt+0x2468>
  403924:	mov	w0, #0x53                  	// #83
  403928:	b	403948 <ferror@plt+0x2468>
  40392c:	ldr	w0, [sp, #12]
  403930:	and	w0, w0, #0x40
  403934:	cmp	w0, #0x0
  403938:	b.eq	403944 <ferror@plt+0x2464>  // b.none
  40393c:	mov	w0, #0x78                  	// #120
  403940:	b	403948 <ferror@plt+0x2468>
  403944:	mov	w0, #0x2d                  	// #45
  403948:	ldrh	w1, [sp, #30]
  40394c:	add	w2, w1, #0x1
  403950:	strh	w2, [sp, #30]
  403954:	and	x1, x1, #0xffff
  403958:	ldr	x2, [sp]
  40395c:	add	x1, x2, x1
  403960:	strb	w0, [x1]
  403964:	ldr	w0, [sp, #12]
  403968:	and	w0, w0, #0x20
  40396c:	cmp	w0, #0x0
  403970:	b.eq	40397c <ferror@plt+0x249c>  // b.none
  403974:	mov	w0, #0x72                  	// #114
  403978:	b	403980 <ferror@plt+0x24a0>
  40397c:	mov	w0, #0x2d                  	// #45
  403980:	ldrh	w1, [sp, #30]
  403984:	add	w2, w1, #0x1
  403988:	strh	w2, [sp, #30]
  40398c:	and	x1, x1, #0xffff
  403990:	ldr	x2, [sp]
  403994:	add	x1, x2, x1
  403998:	strb	w0, [x1]
  40399c:	ldr	w0, [sp, #12]
  4039a0:	and	w0, w0, #0x10
  4039a4:	cmp	w0, #0x0
  4039a8:	b.eq	4039b4 <ferror@plt+0x24d4>  // b.none
  4039ac:	mov	w0, #0x77                  	// #119
  4039b0:	b	4039b8 <ferror@plt+0x24d8>
  4039b4:	mov	w0, #0x2d                  	// #45
  4039b8:	ldrh	w1, [sp, #30]
  4039bc:	add	w2, w1, #0x1
  4039c0:	strh	w2, [sp, #30]
  4039c4:	and	x1, x1, #0xffff
  4039c8:	ldr	x2, [sp]
  4039cc:	add	x1, x2, x1
  4039d0:	strb	w0, [x1]
  4039d4:	ldr	w0, [sp, #12]
  4039d8:	and	w0, w0, #0x400
  4039dc:	cmp	w0, #0x0
  4039e0:	b.eq	403a04 <ferror@plt+0x2524>  // b.none
  4039e4:	ldr	w0, [sp, #12]
  4039e8:	and	w0, w0, #0x8
  4039ec:	cmp	w0, #0x0
  4039f0:	b.eq	4039fc <ferror@plt+0x251c>  // b.none
  4039f4:	mov	w0, #0x73                  	// #115
  4039f8:	b	403a20 <ferror@plt+0x2540>
  4039fc:	mov	w0, #0x53                  	// #83
  403a00:	b	403a20 <ferror@plt+0x2540>
  403a04:	ldr	w0, [sp, #12]
  403a08:	and	w0, w0, #0x8
  403a0c:	cmp	w0, #0x0
  403a10:	b.eq	403a1c <ferror@plt+0x253c>  // b.none
  403a14:	mov	w0, #0x78                  	// #120
  403a18:	b	403a20 <ferror@plt+0x2540>
  403a1c:	mov	w0, #0x2d                  	// #45
  403a20:	ldrh	w1, [sp, #30]
  403a24:	add	w2, w1, #0x1
  403a28:	strh	w2, [sp, #30]
  403a2c:	and	x1, x1, #0xffff
  403a30:	ldr	x2, [sp]
  403a34:	add	x1, x2, x1
  403a38:	strb	w0, [x1]
  403a3c:	ldr	w0, [sp, #12]
  403a40:	and	w0, w0, #0x4
  403a44:	cmp	w0, #0x0
  403a48:	b.eq	403a54 <ferror@plt+0x2574>  // b.none
  403a4c:	mov	w0, #0x72                  	// #114
  403a50:	b	403a58 <ferror@plt+0x2578>
  403a54:	mov	w0, #0x2d                  	// #45
  403a58:	ldrh	w1, [sp, #30]
  403a5c:	add	w2, w1, #0x1
  403a60:	strh	w2, [sp, #30]
  403a64:	and	x1, x1, #0xffff
  403a68:	ldr	x2, [sp]
  403a6c:	add	x1, x2, x1
  403a70:	strb	w0, [x1]
  403a74:	ldr	w0, [sp, #12]
  403a78:	and	w0, w0, #0x2
  403a7c:	cmp	w0, #0x0
  403a80:	b.eq	403a8c <ferror@plt+0x25ac>  // b.none
  403a84:	mov	w0, #0x77                  	// #119
  403a88:	b	403a90 <ferror@plt+0x25b0>
  403a8c:	mov	w0, #0x2d                  	// #45
  403a90:	ldrh	w1, [sp, #30]
  403a94:	add	w2, w1, #0x1
  403a98:	strh	w2, [sp, #30]
  403a9c:	and	x1, x1, #0xffff
  403aa0:	ldr	x2, [sp]
  403aa4:	add	x1, x2, x1
  403aa8:	strb	w0, [x1]
  403aac:	ldr	w0, [sp, #12]
  403ab0:	and	w0, w0, #0x200
  403ab4:	cmp	w0, #0x0
  403ab8:	b.eq	403adc <ferror@plt+0x25fc>  // b.none
  403abc:	ldr	w0, [sp, #12]
  403ac0:	and	w0, w0, #0x1
  403ac4:	cmp	w0, #0x0
  403ac8:	b.eq	403ad4 <ferror@plt+0x25f4>  // b.none
  403acc:	mov	w0, #0x74                  	// #116
  403ad0:	b	403af8 <ferror@plt+0x2618>
  403ad4:	mov	w0, #0x54                  	// #84
  403ad8:	b	403af8 <ferror@plt+0x2618>
  403adc:	ldr	w0, [sp, #12]
  403ae0:	and	w0, w0, #0x1
  403ae4:	cmp	w0, #0x0
  403ae8:	b.eq	403af4 <ferror@plt+0x2614>  // b.none
  403aec:	mov	w0, #0x78                  	// #120
  403af0:	b	403af8 <ferror@plt+0x2618>
  403af4:	mov	w0, #0x2d                  	// #45
  403af8:	ldrh	w1, [sp, #30]
  403afc:	add	w2, w1, #0x1
  403b00:	strh	w2, [sp, #30]
  403b04:	and	x1, x1, #0xffff
  403b08:	ldr	x2, [sp]
  403b0c:	add	x1, x2, x1
  403b10:	strb	w0, [x1]
  403b14:	ldrh	w0, [sp, #30]
  403b18:	ldr	x1, [sp]
  403b1c:	add	x0, x1, x0
  403b20:	strb	wzr, [x0]
  403b24:	ldr	x0, [sp]
  403b28:	add	sp, sp, #0x20
  403b2c:	ret
  403b30:	sub	sp, sp, #0x20
  403b34:	str	x0, [sp, #8]
  403b38:	mov	w0, #0xa                   	// #10
  403b3c:	str	w0, [sp, #28]
  403b40:	b	403b68 <ferror@plt+0x2688>
  403b44:	ldr	w0, [sp, #28]
  403b48:	mov	x1, #0x1                   	// #1
  403b4c:	lsl	x0, x1, x0
  403b50:	ldr	x1, [sp, #8]
  403b54:	cmp	x1, x0
  403b58:	b.cc	403b78 <ferror@plt+0x2698>  // b.lo, b.ul, b.last
  403b5c:	ldr	w0, [sp, #28]
  403b60:	add	w0, w0, #0xa
  403b64:	str	w0, [sp, #28]
  403b68:	ldr	w0, [sp, #28]
  403b6c:	cmp	w0, #0x3c
  403b70:	b.le	403b44 <ferror@plt+0x2664>
  403b74:	b	403b7c <ferror@plt+0x269c>
  403b78:	nop
  403b7c:	ldr	w0, [sp, #28]
  403b80:	sub	w0, w0, #0xa
  403b84:	add	sp, sp, #0x20
  403b88:	ret
  403b8c:	stp	x29, x30, [sp, #-128]!
  403b90:	mov	x29, sp
  403b94:	str	w0, [sp, #28]
  403b98:	str	x1, [sp, #16]
  403b9c:	adrp	x0, 405000 <ferror@plt+0x3b20>
  403ba0:	add	x0, x0, #0x748
  403ba4:	str	x0, [sp, #88]
  403ba8:	add	x0, sp, #0x20
  403bac:	str	x0, [sp, #104]
  403bb0:	ldr	w0, [sp, #28]
  403bb4:	and	w0, w0, #0x2
  403bb8:	cmp	w0, #0x0
  403bbc:	b.eq	403bd4 <ferror@plt+0x26f4>  // b.none
  403bc0:	ldr	x0, [sp, #104]
  403bc4:	add	x1, x0, #0x1
  403bc8:	str	x1, [sp, #104]
  403bcc:	mov	w1, #0x20                  	// #32
  403bd0:	strb	w1, [x0]
  403bd4:	ldr	x0, [sp, #16]
  403bd8:	bl	403b30 <ferror@plt+0x2650>
  403bdc:	str	w0, [sp, #84]
  403be0:	ldr	w0, [sp, #84]
  403be4:	cmp	w0, #0x0
  403be8:	b.eq	403c14 <ferror@plt+0x2734>  // b.none
  403bec:	ldr	w0, [sp, #84]
  403bf0:	mov	w1, #0x6667                	// #26215
  403bf4:	movk	w1, #0x6666, lsl #16
  403bf8:	smull	x1, w0, w1
  403bfc:	lsr	x1, x1, #32
  403c00:	asr	w1, w1, #2
  403c04:	asr	w0, w0, #31
  403c08:	sub	w0, w1, w0
  403c0c:	sxtw	x0, w0
  403c10:	b	403c18 <ferror@plt+0x2738>
  403c14:	mov	x0, #0x0                   	// #0
  403c18:	ldr	x1, [sp, #88]
  403c1c:	add	x0, x1, x0
  403c20:	ldrb	w0, [x0]
  403c24:	strb	w0, [sp, #83]
  403c28:	ldr	w0, [sp, #84]
  403c2c:	cmp	w0, #0x0
  403c30:	b.eq	403c44 <ferror@plt+0x2764>  // b.none
  403c34:	ldr	w0, [sp, #84]
  403c38:	ldr	x1, [sp, #16]
  403c3c:	lsr	x0, x1, x0
  403c40:	b	403c48 <ferror@plt+0x2768>
  403c44:	ldr	x0, [sp, #16]
  403c48:	str	w0, [sp, #124]
  403c4c:	ldr	w0, [sp, #84]
  403c50:	cmp	w0, #0x0
  403c54:	b.eq	403c74 <ferror@plt+0x2794>  // b.none
  403c58:	ldr	w0, [sp, #84]
  403c5c:	mov	x1, #0xffffffffffffffff    	// #-1
  403c60:	lsl	x0, x1, x0
  403c64:	mvn	x1, x0
  403c68:	ldr	x0, [sp, #16]
  403c6c:	and	x0, x1, x0
  403c70:	b	403c78 <ferror@plt+0x2798>
  403c74:	mov	x0, #0x0                   	// #0
  403c78:	str	x0, [sp, #112]
  403c7c:	ldr	x0, [sp, #104]
  403c80:	add	x1, x0, #0x1
  403c84:	str	x1, [sp, #104]
  403c88:	ldrb	w1, [sp, #83]
  403c8c:	strb	w1, [x0]
  403c90:	ldr	w0, [sp, #28]
  403c94:	and	w0, w0, #0x1
  403c98:	cmp	w0, #0x0
  403c9c:	b.eq	403cd4 <ferror@plt+0x27f4>  // b.none
  403ca0:	ldrsb	w0, [sp, #83]
  403ca4:	cmp	w0, #0x42
  403ca8:	b.eq	403cd4 <ferror@plt+0x27f4>  // b.none
  403cac:	ldr	x0, [sp, #104]
  403cb0:	add	x1, x0, #0x1
  403cb4:	str	x1, [sp, #104]
  403cb8:	mov	w1, #0x69                  	// #105
  403cbc:	strb	w1, [x0]
  403cc0:	ldr	x0, [sp, #104]
  403cc4:	add	x1, x0, #0x1
  403cc8:	str	x1, [sp, #104]
  403ccc:	mov	w1, #0x42                  	// #66
  403cd0:	strb	w1, [x0]
  403cd4:	ldr	x0, [sp, #104]
  403cd8:	strb	wzr, [x0]
  403cdc:	ldr	x0, [sp, #112]
  403ce0:	cmp	x0, #0x0
  403ce4:	b.eq	403dbc <ferror@plt+0x28dc>  // b.none
  403ce8:	ldr	w0, [sp, #28]
  403cec:	and	w0, w0, #0x4
  403cf0:	cmp	w0, #0x0
  403cf4:	b.eq	403d6c <ferror@plt+0x288c>  // b.none
  403cf8:	ldr	w0, [sp, #84]
  403cfc:	sub	w0, w0, #0xa
  403d00:	ldr	x1, [sp, #112]
  403d04:	lsr	x0, x1, x0
  403d08:	add	x1, x0, #0x5
  403d0c:	mov	x0, #0xcccccccccccccccc    	// #-3689348814741910324
  403d10:	movk	x0, #0xcccd
  403d14:	umulh	x0, x1, x0
  403d18:	lsr	x0, x0, #3
  403d1c:	str	x0, [sp, #112]
  403d20:	ldr	x2, [sp, #112]
  403d24:	mov	x0, #0xcccccccccccccccc    	// #-3689348814741910324
  403d28:	movk	x0, #0xcccd
  403d2c:	umulh	x0, x2, x0
  403d30:	lsr	x1, x0, #3
  403d34:	mov	x0, x1
  403d38:	lsl	x0, x0, #2
  403d3c:	add	x0, x0, x1
  403d40:	lsl	x0, x0, #1
  403d44:	sub	x1, x2, x0
  403d48:	cmp	x1, #0x0
  403d4c:	b.ne	403dbc <ferror@plt+0x28dc>  // b.any
  403d50:	ldr	x1, [sp, #112]
  403d54:	mov	x0, #0xcccccccccccccccc    	// #-3689348814741910324
  403d58:	movk	x0, #0xcccd
  403d5c:	umulh	x0, x1, x0
  403d60:	lsr	x0, x0, #3
  403d64:	str	x0, [sp, #112]
  403d68:	b	403dbc <ferror@plt+0x28dc>
  403d6c:	ldr	w0, [sp, #84]
  403d70:	sub	w0, w0, #0xa
  403d74:	ldr	x1, [sp, #112]
  403d78:	lsr	x0, x1, x0
  403d7c:	add	x0, x0, #0x32
  403d80:	lsr	x1, x0, #2
  403d84:	mov	x0, #0xf5c3                	// #62915
  403d88:	movk	x0, #0x5c28, lsl #16
  403d8c:	movk	x0, #0xc28f, lsl #32
  403d90:	movk	x0, #0x28f5, lsl #48
  403d94:	umulh	x0, x1, x0
  403d98:	lsr	x0, x0, #2
  403d9c:	str	x0, [sp, #112]
  403da0:	ldr	x0, [sp, #112]
  403da4:	cmp	x0, #0xa
  403da8:	b.ne	403dbc <ferror@plt+0x28dc>  // b.any
  403dac:	ldr	w0, [sp, #124]
  403db0:	add	w0, w0, #0x1
  403db4:	str	w0, [sp, #124]
  403db8:	str	xzr, [sp, #112]
  403dbc:	ldr	x0, [sp, #112]
  403dc0:	cmp	x0, #0x0
  403dc4:	b.eq	403e48 <ferror@plt+0x2968>  // b.none
  403dc8:	bl	401280 <localeconv@plt>
  403dcc:	str	x0, [sp, #72]
  403dd0:	ldr	x0, [sp, #72]
  403dd4:	cmp	x0, #0x0
  403dd8:	b.eq	403de8 <ferror@plt+0x2908>  // b.none
  403ddc:	ldr	x0, [sp, #72]
  403de0:	ldr	x0, [x0]
  403de4:	b	403dec <ferror@plt+0x290c>
  403de8:	mov	x0, #0x0                   	// #0
  403dec:	str	x0, [sp, #96]
  403df0:	ldr	x0, [sp, #96]
  403df4:	cmp	x0, #0x0
  403df8:	b.eq	403e0c <ferror@plt+0x292c>  // b.none
  403dfc:	ldr	x0, [sp, #96]
  403e00:	ldrsb	w0, [x0]
  403e04:	cmp	w0, #0x0
  403e08:	b.ne	403e18 <ferror@plt+0x2938>  // b.any
  403e0c:	adrp	x0, 405000 <ferror@plt+0x3b20>
  403e10:	add	x0, x0, #0x750
  403e14:	str	x0, [sp, #96]
  403e18:	add	x0, sp, #0x20
  403e1c:	add	x7, sp, #0x28
  403e20:	mov	x6, x0
  403e24:	ldr	x5, [sp, #112]
  403e28:	ldr	x4, [sp, #96]
  403e2c:	ldr	w3, [sp, #124]
  403e30:	adrp	x0, 405000 <ferror@plt+0x3b20>
  403e34:	add	x2, x0, #0x758
  403e38:	mov	x1, #0x20                  	// #32
  403e3c:	mov	x0, x7
  403e40:	bl	401270 <snprintf@plt>
  403e44:	b	403e6c <ferror@plt+0x298c>
  403e48:	add	x0, sp, #0x20
  403e4c:	add	x5, sp, #0x28
  403e50:	mov	x4, x0
  403e54:	ldr	w3, [sp, #124]
  403e58:	adrp	x0, 405000 <ferror@plt+0x3b20>
  403e5c:	add	x2, x0, #0x768
  403e60:	mov	x1, #0x20                  	// #32
  403e64:	mov	x0, x5
  403e68:	bl	401270 <snprintf@plt>
  403e6c:	add	x0, sp, #0x28
  403e70:	bl	401300 <strdup@plt>
  403e74:	ldp	x29, x30, [sp], #128
  403e78:	ret
  403e7c:	stp	x29, x30, [sp, #-96]!
  403e80:	mov	x29, sp
  403e84:	str	x0, [sp, #40]
  403e88:	str	x1, [sp, #32]
  403e8c:	str	x2, [sp, #24]
  403e90:	str	x3, [sp, #16]
  403e94:	str	xzr, [sp, #88]
  403e98:	str	xzr, [sp, #72]
  403e9c:	ldr	x0, [sp, #40]
  403ea0:	cmp	x0, #0x0
  403ea4:	b.eq	403edc <ferror@plt+0x29fc>  // b.none
  403ea8:	ldr	x0, [sp, #40]
  403eac:	ldrsb	w0, [x0]
  403eb0:	cmp	w0, #0x0
  403eb4:	b.eq	403edc <ferror@plt+0x29fc>  // b.none
  403eb8:	ldr	x0, [sp, #32]
  403ebc:	cmp	x0, #0x0
  403ec0:	b.eq	403edc <ferror@plt+0x29fc>  // b.none
  403ec4:	ldr	x0, [sp, #24]
  403ec8:	cmp	x0, #0x0
  403ecc:	b.eq	403edc <ferror@plt+0x29fc>  // b.none
  403ed0:	ldr	x0, [sp, #16]
  403ed4:	cmp	x0, #0x0
  403ed8:	b.ne	403ee4 <ferror@plt+0x2a04>  // b.any
  403edc:	mov	w0, #0xffffffff            	// #-1
  403ee0:	b	404038 <ferror@plt+0x2b58>
  403ee4:	ldr	x0, [sp, #40]
  403ee8:	str	x0, [sp, #80]
  403eec:	b	404010 <ferror@plt+0x2b30>
  403ef0:	str	xzr, [sp, #64]
  403ef4:	ldr	x1, [sp, #72]
  403ef8:	ldr	x0, [sp, #24]
  403efc:	cmp	x1, x0
  403f00:	b.cc	403f0c <ferror@plt+0x2a2c>  // b.lo, b.ul, b.last
  403f04:	mov	w0, #0xfffffffe            	// #-2
  403f08:	b	404038 <ferror@plt+0x2b58>
  403f0c:	ldr	x0, [sp, #88]
  403f10:	cmp	x0, #0x0
  403f14:	b.ne	403f20 <ferror@plt+0x2a40>  // b.any
  403f18:	ldr	x0, [sp, #80]
  403f1c:	str	x0, [sp, #88]
  403f20:	ldr	x0, [sp, #80]
  403f24:	ldrsb	w0, [x0]
  403f28:	cmp	w0, #0x2c
  403f2c:	b.ne	403f38 <ferror@plt+0x2a58>  // b.any
  403f30:	ldr	x0, [sp, #80]
  403f34:	str	x0, [sp, #64]
  403f38:	ldr	x0, [sp, #80]
  403f3c:	add	x0, x0, #0x1
  403f40:	ldrsb	w0, [x0]
  403f44:	cmp	w0, #0x0
  403f48:	b.ne	403f58 <ferror@plt+0x2a78>  // b.any
  403f4c:	ldr	x0, [sp, #80]
  403f50:	add	x0, x0, #0x1
  403f54:	str	x0, [sp, #64]
  403f58:	ldr	x0, [sp, #88]
  403f5c:	cmp	x0, #0x0
  403f60:	b.eq	404000 <ferror@plt+0x2b20>  // b.none
  403f64:	ldr	x0, [sp, #64]
  403f68:	cmp	x0, #0x0
  403f6c:	b.eq	404000 <ferror@plt+0x2b20>  // b.none
  403f70:	ldr	x1, [sp, #64]
  403f74:	ldr	x0, [sp, #88]
  403f78:	cmp	x1, x0
  403f7c:	b.hi	403f88 <ferror@plt+0x2aa8>  // b.pmore
  403f80:	mov	w0, #0xffffffff            	// #-1
  403f84:	b	404038 <ferror@plt+0x2b58>
  403f88:	ldr	x1, [sp, #64]
  403f8c:	ldr	x0, [sp, #88]
  403f90:	sub	x0, x1, x0
  403f94:	ldr	x2, [sp, #16]
  403f98:	mov	x1, x0
  403f9c:	ldr	x0, [sp, #88]
  403fa0:	blr	x2
  403fa4:	str	w0, [sp, #60]
  403fa8:	ldr	w0, [sp, #60]
  403fac:	cmn	w0, #0x1
  403fb0:	b.ne	403fbc <ferror@plt+0x2adc>  // b.any
  403fb4:	mov	w0, #0xffffffff            	// #-1
  403fb8:	b	404038 <ferror@plt+0x2b58>
  403fbc:	ldr	x0, [sp, #72]
  403fc0:	add	x1, x0, #0x1
  403fc4:	str	x1, [sp, #72]
  403fc8:	lsl	x0, x0, #2
  403fcc:	ldr	x1, [sp, #32]
  403fd0:	add	x0, x1, x0
  403fd4:	ldr	w1, [sp, #60]
  403fd8:	str	w1, [x0]
  403fdc:	str	xzr, [sp, #88]
  403fe0:	ldr	x0, [sp, #64]
  403fe4:	cmp	x0, #0x0
  403fe8:	b.eq	404004 <ferror@plt+0x2b24>  // b.none
  403fec:	ldr	x0, [sp, #64]
  403ff0:	ldrsb	w0, [x0]
  403ff4:	cmp	w0, #0x0
  403ff8:	b.eq	404030 <ferror@plt+0x2b50>  // b.none
  403ffc:	b	404004 <ferror@plt+0x2b24>
  404000:	nop
  404004:	ldr	x0, [sp, #80]
  404008:	add	x0, x0, #0x1
  40400c:	str	x0, [sp, #80]
  404010:	ldr	x0, [sp, #80]
  404014:	cmp	x0, #0x0
  404018:	b.eq	404034 <ferror@plt+0x2b54>  // b.none
  40401c:	ldr	x0, [sp, #80]
  404020:	ldrsb	w0, [x0]
  404024:	cmp	w0, #0x0
  404028:	b.ne	403ef0 <ferror@plt+0x2a10>  // b.any
  40402c:	b	404034 <ferror@plt+0x2b54>
  404030:	nop
  404034:	ldr	x0, [sp, #72]
  404038:	ldp	x29, x30, [sp], #96
  40403c:	ret
  404040:	stp	x29, x30, [sp, #-80]!
  404044:	mov	x29, sp
  404048:	str	x0, [sp, #56]
  40404c:	str	x1, [sp, #48]
  404050:	str	x2, [sp, #40]
  404054:	str	x3, [sp, #32]
  404058:	str	x4, [sp, #24]
  40405c:	ldr	x0, [sp, #56]
  404060:	cmp	x0, #0x0
  404064:	b.eq	404098 <ferror@plt+0x2bb8>  // b.none
  404068:	ldr	x0, [sp, #56]
  40406c:	ldrsb	w0, [x0]
  404070:	cmp	w0, #0x0
  404074:	b.eq	404098 <ferror@plt+0x2bb8>  // b.none
  404078:	ldr	x0, [sp, #32]
  40407c:	cmp	x0, #0x0
  404080:	b.eq	404098 <ferror@plt+0x2bb8>  // b.none
  404084:	ldr	x0, [sp, #32]
  404088:	ldr	x0, [x0]
  40408c:	ldr	x1, [sp, #40]
  404090:	cmp	x1, x0
  404094:	b.cs	4040a0 <ferror@plt+0x2bc0>  // b.hs, b.nlast
  404098:	mov	w0, #0xffffffff            	// #-1
  40409c:	b	404134 <ferror@plt+0x2c54>
  4040a0:	ldr	x0, [sp, #56]
  4040a4:	ldrsb	w0, [x0]
  4040a8:	cmp	w0, #0x2b
  4040ac:	b.ne	4040c0 <ferror@plt+0x2be0>  // b.any
  4040b0:	ldr	x0, [sp, #56]
  4040b4:	add	x0, x0, #0x1
  4040b8:	str	x0, [sp, #72]
  4040bc:	b	4040d0 <ferror@plt+0x2bf0>
  4040c0:	ldr	x0, [sp, #56]
  4040c4:	str	x0, [sp, #72]
  4040c8:	ldr	x0, [sp, #32]
  4040cc:	str	xzr, [x0]
  4040d0:	ldr	x0, [sp, #32]
  4040d4:	ldr	x0, [x0]
  4040d8:	lsl	x0, x0, #2
  4040dc:	ldr	x1, [sp, #48]
  4040e0:	add	x4, x1, x0
  4040e4:	ldr	x0, [sp, #32]
  4040e8:	ldr	x0, [x0]
  4040ec:	ldr	x1, [sp, #40]
  4040f0:	sub	x0, x1, x0
  4040f4:	ldr	x3, [sp, #24]
  4040f8:	mov	x2, x0
  4040fc:	mov	x1, x4
  404100:	ldr	x0, [sp, #72]
  404104:	bl	403e7c <ferror@plt+0x299c>
  404108:	str	w0, [sp, #68]
  40410c:	ldr	w0, [sp, #68]
  404110:	cmp	w0, #0x0
  404114:	b.le	404130 <ferror@plt+0x2c50>
  404118:	ldr	x0, [sp, #32]
  40411c:	ldr	x1, [x0]
  404120:	ldrsw	x0, [sp, #68]
  404124:	add	x1, x1, x0
  404128:	ldr	x0, [sp, #32]
  40412c:	str	x1, [x0]
  404130:	ldr	w0, [sp, #68]
  404134:	ldp	x29, x30, [sp], #80
  404138:	ret
  40413c:	stp	x29, x30, [sp, #-80]!
  404140:	mov	x29, sp
  404144:	str	x0, [sp, #40]
  404148:	str	x1, [sp, #32]
  40414c:	str	x2, [sp, #24]
  404150:	str	xzr, [sp, #72]
  404154:	ldr	x0, [sp, #40]
  404158:	cmp	x0, #0x0
  40415c:	b.eq	404178 <ferror@plt+0x2c98>  // b.none
  404160:	ldr	x0, [sp, #24]
  404164:	cmp	x0, #0x0
  404168:	b.eq	404178 <ferror@plt+0x2c98>  // b.none
  40416c:	ldr	x0, [sp, #32]
  404170:	cmp	x0, #0x0
  404174:	b.ne	404180 <ferror@plt+0x2ca0>  // b.any
  404178:	mov	w0, #0xffffffea            	// #-22
  40417c:	b	4042fc <ferror@plt+0x2e1c>
  404180:	ldr	x0, [sp, #40]
  404184:	str	x0, [sp, #64]
  404188:	b	4042d4 <ferror@plt+0x2df4>
  40418c:	str	xzr, [sp, #56]
  404190:	ldr	x0, [sp, #72]
  404194:	cmp	x0, #0x0
  404198:	b.ne	4041a4 <ferror@plt+0x2cc4>  // b.any
  40419c:	ldr	x0, [sp, #64]
  4041a0:	str	x0, [sp, #72]
  4041a4:	ldr	x0, [sp, #64]
  4041a8:	ldrsb	w0, [x0]
  4041ac:	cmp	w0, #0x2c
  4041b0:	b.ne	4041bc <ferror@plt+0x2cdc>  // b.any
  4041b4:	ldr	x0, [sp, #64]
  4041b8:	str	x0, [sp, #56]
  4041bc:	ldr	x0, [sp, #64]
  4041c0:	add	x0, x0, #0x1
  4041c4:	ldrsb	w0, [x0]
  4041c8:	cmp	w0, #0x0
  4041cc:	b.ne	4041dc <ferror@plt+0x2cfc>  // b.any
  4041d0:	ldr	x0, [sp, #64]
  4041d4:	add	x0, x0, #0x1
  4041d8:	str	x0, [sp, #56]
  4041dc:	ldr	x0, [sp, #72]
  4041e0:	cmp	x0, #0x0
  4041e4:	b.eq	4042c4 <ferror@plt+0x2de4>  // b.none
  4041e8:	ldr	x0, [sp, #56]
  4041ec:	cmp	x0, #0x0
  4041f0:	b.eq	4042c4 <ferror@plt+0x2de4>  // b.none
  4041f4:	ldr	x1, [sp, #56]
  4041f8:	ldr	x0, [sp, #72]
  4041fc:	cmp	x1, x0
  404200:	b.hi	40420c <ferror@plt+0x2d2c>  // b.pmore
  404204:	mov	w0, #0xffffffff            	// #-1
  404208:	b	4042fc <ferror@plt+0x2e1c>
  40420c:	ldr	x1, [sp, #56]
  404210:	ldr	x0, [sp, #72]
  404214:	sub	x0, x1, x0
  404218:	ldr	x2, [sp, #24]
  40421c:	mov	x1, x0
  404220:	ldr	x0, [sp, #72]
  404224:	blr	x2
  404228:	str	w0, [sp, #52]
  40422c:	ldr	w0, [sp, #52]
  404230:	cmp	w0, #0x0
  404234:	b.ge	404240 <ferror@plt+0x2d60>  // b.tcont
  404238:	ldr	w0, [sp, #52]
  40423c:	b	4042fc <ferror@plt+0x2e1c>
  404240:	ldr	w0, [sp, #52]
  404244:	add	w1, w0, #0x7
  404248:	cmp	w0, #0x0
  40424c:	csel	w0, w1, w0, lt  // lt = tstop
  404250:	asr	w0, w0, #3
  404254:	mov	w3, w0
  404258:	sxtw	x0, w3
  40425c:	ldr	x1, [sp, #32]
  404260:	add	x0, x1, x0
  404264:	ldrsb	w2, [x0]
  404268:	ldr	w0, [sp, #52]
  40426c:	negs	w1, w0
  404270:	and	w0, w0, #0x7
  404274:	and	w1, w1, #0x7
  404278:	csneg	w0, w0, w1, mi  // mi = first
  40427c:	mov	w1, #0x1                   	// #1
  404280:	lsl	w0, w1, w0
  404284:	sxtb	w1, w0
  404288:	sxtw	x0, w3
  40428c:	ldr	x3, [sp, #32]
  404290:	add	x0, x3, x0
  404294:	orr	w1, w2, w1
  404298:	sxtb	w1, w1
  40429c:	strb	w1, [x0]
  4042a0:	str	xzr, [sp, #72]
  4042a4:	ldr	x0, [sp, #56]
  4042a8:	cmp	x0, #0x0
  4042ac:	b.eq	4042c8 <ferror@plt+0x2de8>  // b.none
  4042b0:	ldr	x0, [sp, #56]
  4042b4:	ldrsb	w0, [x0]
  4042b8:	cmp	w0, #0x0
  4042bc:	b.eq	4042f4 <ferror@plt+0x2e14>  // b.none
  4042c0:	b	4042c8 <ferror@plt+0x2de8>
  4042c4:	nop
  4042c8:	ldr	x0, [sp, #64]
  4042cc:	add	x0, x0, #0x1
  4042d0:	str	x0, [sp, #64]
  4042d4:	ldr	x0, [sp, #64]
  4042d8:	cmp	x0, #0x0
  4042dc:	b.eq	4042f8 <ferror@plt+0x2e18>  // b.none
  4042e0:	ldr	x0, [sp, #64]
  4042e4:	ldrsb	w0, [x0]
  4042e8:	cmp	w0, #0x0
  4042ec:	b.ne	40418c <ferror@plt+0x2cac>  // b.any
  4042f0:	b	4042f8 <ferror@plt+0x2e18>
  4042f4:	nop
  4042f8:	mov	w0, #0x0                   	// #0
  4042fc:	ldp	x29, x30, [sp], #80
  404300:	ret
  404304:	stp	x29, x30, [sp, #-80]!
  404308:	mov	x29, sp
  40430c:	str	x0, [sp, #40]
  404310:	str	x1, [sp, #32]
  404314:	str	x2, [sp, #24]
  404318:	str	xzr, [sp, #72]
  40431c:	ldr	x0, [sp, #40]
  404320:	cmp	x0, #0x0
  404324:	b.eq	404340 <ferror@plt+0x2e60>  // b.none
  404328:	ldr	x0, [sp, #24]
  40432c:	cmp	x0, #0x0
  404330:	b.eq	404340 <ferror@plt+0x2e60>  // b.none
  404334:	ldr	x0, [sp, #32]
  404338:	cmp	x0, #0x0
  40433c:	b.ne	404348 <ferror@plt+0x2e68>  // b.any
  404340:	mov	w0, #0xffffffea            	// #-22
  404344:	b	40447c <ferror@plt+0x2f9c>
  404348:	ldr	x0, [sp, #40]
  40434c:	str	x0, [sp, #64]
  404350:	b	404454 <ferror@plt+0x2f74>
  404354:	str	xzr, [sp, #56]
  404358:	ldr	x0, [sp, #72]
  40435c:	cmp	x0, #0x0
  404360:	b.ne	40436c <ferror@plt+0x2e8c>  // b.any
  404364:	ldr	x0, [sp, #64]
  404368:	str	x0, [sp, #72]
  40436c:	ldr	x0, [sp, #64]
  404370:	ldrsb	w0, [x0]
  404374:	cmp	w0, #0x2c
  404378:	b.ne	404384 <ferror@plt+0x2ea4>  // b.any
  40437c:	ldr	x0, [sp, #64]
  404380:	str	x0, [sp, #56]
  404384:	ldr	x0, [sp, #64]
  404388:	add	x0, x0, #0x1
  40438c:	ldrsb	w0, [x0]
  404390:	cmp	w0, #0x0
  404394:	b.ne	4043a4 <ferror@plt+0x2ec4>  // b.any
  404398:	ldr	x0, [sp, #64]
  40439c:	add	x0, x0, #0x1
  4043a0:	str	x0, [sp, #56]
  4043a4:	ldr	x0, [sp, #72]
  4043a8:	cmp	x0, #0x0
  4043ac:	b.eq	404444 <ferror@plt+0x2f64>  // b.none
  4043b0:	ldr	x0, [sp, #56]
  4043b4:	cmp	x0, #0x0
  4043b8:	b.eq	404444 <ferror@plt+0x2f64>  // b.none
  4043bc:	ldr	x1, [sp, #56]
  4043c0:	ldr	x0, [sp, #72]
  4043c4:	cmp	x1, x0
  4043c8:	b.hi	4043d4 <ferror@plt+0x2ef4>  // b.pmore
  4043cc:	mov	w0, #0xffffffff            	// #-1
  4043d0:	b	40447c <ferror@plt+0x2f9c>
  4043d4:	ldr	x1, [sp, #56]
  4043d8:	ldr	x0, [sp, #72]
  4043dc:	sub	x0, x1, x0
  4043e0:	ldr	x2, [sp, #24]
  4043e4:	mov	x1, x0
  4043e8:	ldr	x0, [sp, #72]
  4043ec:	blr	x2
  4043f0:	str	x0, [sp, #48]
  4043f4:	ldr	x0, [sp, #48]
  4043f8:	cmp	x0, #0x0
  4043fc:	b.ge	404408 <ferror@plt+0x2f28>  // b.tcont
  404400:	ldr	x0, [sp, #48]
  404404:	b	40447c <ferror@plt+0x2f9c>
  404408:	ldr	x0, [sp, #32]
  40440c:	ldr	x1, [x0]
  404410:	ldr	x0, [sp, #48]
  404414:	orr	x1, x1, x0
  404418:	ldr	x0, [sp, #32]
  40441c:	str	x1, [x0]
  404420:	str	xzr, [sp, #72]
  404424:	ldr	x0, [sp, #56]
  404428:	cmp	x0, #0x0
  40442c:	b.eq	404448 <ferror@plt+0x2f68>  // b.none
  404430:	ldr	x0, [sp, #56]
  404434:	ldrsb	w0, [x0]
  404438:	cmp	w0, #0x0
  40443c:	b.eq	404474 <ferror@plt+0x2f94>  // b.none
  404440:	b	404448 <ferror@plt+0x2f68>
  404444:	nop
  404448:	ldr	x0, [sp, #64]
  40444c:	add	x0, x0, #0x1
  404450:	str	x0, [sp, #64]
  404454:	ldr	x0, [sp, #64]
  404458:	cmp	x0, #0x0
  40445c:	b.eq	404478 <ferror@plt+0x2f98>  // b.none
  404460:	ldr	x0, [sp, #64]
  404464:	ldrsb	w0, [x0]
  404468:	cmp	w0, #0x0
  40446c:	b.ne	404354 <ferror@plt+0x2e74>  // b.any
  404470:	b	404478 <ferror@plt+0x2f98>
  404474:	nop
  404478:	mov	w0, #0x0                   	// #0
  40447c:	ldp	x29, x30, [sp], #80
  404480:	ret
  404484:	stp	x29, x30, [sp, #-64]!
  404488:	mov	x29, sp
  40448c:	str	x0, [sp, #40]
  404490:	str	x1, [sp, #32]
  404494:	str	x2, [sp, #24]
  404498:	str	w3, [sp, #20]
  40449c:	str	xzr, [sp, #56]
  4044a0:	ldr	x0, [sp, #40]
  4044a4:	cmp	x0, #0x0
  4044a8:	b.ne	4044b4 <ferror@plt+0x2fd4>  // b.any
  4044ac:	mov	w0, #0x0                   	// #0
  4044b0:	b	404690 <ferror@plt+0x31b0>
  4044b4:	ldr	x0, [sp, #32]
  4044b8:	ldr	w1, [sp, #20]
  4044bc:	str	w1, [x0]
  4044c0:	ldr	x0, [sp, #32]
  4044c4:	ldr	w1, [x0]
  4044c8:	ldr	x0, [sp, #24]
  4044cc:	str	w1, [x0]
  4044d0:	bl	401480 <__errno_location@plt>
  4044d4:	str	wzr, [x0]
  4044d8:	ldr	x0, [sp, #40]
  4044dc:	ldrsb	w0, [x0]
  4044e0:	cmp	w0, #0x3a
  4044e4:	b.ne	404558 <ferror@plt+0x3078>  // b.any
  4044e8:	ldr	x0, [sp, #40]
  4044ec:	add	x0, x0, #0x1
  4044f0:	str	x0, [sp, #40]
  4044f4:	add	x0, sp, #0x38
  4044f8:	mov	w2, #0xa                   	// #10
  4044fc:	mov	x1, x0
  404500:	ldr	x0, [sp, #40]
  404504:	bl	4013c0 <strtol@plt>
  404508:	mov	w1, w0
  40450c:	ldr	x0, [sp, #24]
  404510:	str	w1, [x0]
  404514:	bl	401480 <__errno_location@plt>
  404518:	ldr	w0, [x0]
  40451c:	cmp	w0, #0x0
  404520:	b.ne	404550 <ferror@plt+0x3070>  // b.any
  404524:	ldr	x0, [sp, #56]
  404528:	cmp	x0, #0x0
  40452c:	b.eq	404550 <ferror@plt+0x3070>  // b.none
  404530:	ldr	x0, [sp, #56]
  404534:	ldrsb	w0, [x0]
  404538:	cmp	w0, #0x0
  40453c:	b.ne	404550 <ferror@plt+0x3070>  // b.any
  404540:	ldr	x0, [sp, #56]
  404544:	ldr	x1, [sp, #40]
  404548:	cmp	x1, x0
  40454c:	b.ne	40468c <ferror@plt+0x31ac>  // b.any
  404550:	mov	w0, #0xffffffff            	// #-1
  404554:	b	404690 <ferror@plt+0x31b0>
  404558:	add	x0, sp, #0x38
  40455c:	mov	w2, #0xa                   	// #10
  404560:	mov	x1, x0
  404564:	ldr	x0, [sp, #40]
  404568:	bl	4013c0 <strtol@plt>
  40456c:	mov	w1, w0
  404570:	ldr	x0, [sp, #32]
  404574:	str	w1, [x0]
  404578:	ldr	x0, [sp, #32]
  40457c:	ldr	w1, [x0]
  404580:	ldr	x0, [sp, #24]
  404584:	str	w1, [x0]
  404588:	bl	401480 <__errno_location@plt>
  40458c:	ldr	w0, [x0]
  404590:	cmp	w0, #0x0
  404594:	b.ne	4045b4 <ferror@plt+0x30d4>  // b.any
  404598:	ldr	x0, [sp, #56]
  40459c:	cmp	x0, #0x0
  4045a0:	b.eq	4045b4 <ferror@plt+0x30d4>  // b.none
  4045a4:	ldr	x0, [sp, #56]
  4045a8:	ldr	x1, [sp, #40]
  4045ac:	cmp	x1, x0
  4045b0:	b.ne	4045bc <ferror@plt+0x30dc>  // b.any
  4045b4:	mov	w0, #0xffffffff            	// #-1
  4045b8:	b	404690 <ferror@plt+0x31b0>
  4045bc:	ldr	x0, [sp, #56]
  4045c0:	ldrsb	w0, [x0]
  4045c4:	cmp	w0, #0x3a
  4045c8:	b.ne	4045f0 <ferror@plt+0x3110>  // b.any
  4045cc:	ldr	x0, [sp, #56]
  4045d0:	add	x0, x0, #0x1
  4045d4:	ldrsb	w0, [x0]
  4045d8:	cmp	w0, #0x0
  4045dc:	b.ne	4045f0 <ferror@plt+0x3110>  // b.any
  4045e0:	ldr	x0, [sp, #24]
  4045e4:	ldr	w1, [sp, #20]
  4045e8:	str	w1, [x0]
  4045ec:	b	40468c <ferror@plt+0x31ac>
  4045f0:	ldr	x0, [sp, #56]
  4045f4:	ldrsb	w0, [x0]
  4045f8:	cmp	w0, #0x2d
  4045fc:	b.eq	404610 <ferror@plt+0x3130>  // b.none
  404600:	ldr	x0, [sp, #56]
  404604:	ldrsb	w0, [x0]
  404608:	cmp	w0, #0x3a
  40460c:	b.ne	40468c <ferror@plt+0x31ac>  // b.any
  404610:	ldr	x0, [sp, #56]
  404614:	add	x0, x0, #0x1
  404618:	str	x0, [sp, #40]
  40461c:	str	xzr, [sp, #56]
  404620:	bl	401480 <__errno_location@plt>
  404624:	str	wzr, [x0]
  404628:	add	x0, sp, #0x38
  40462c:	mov	w2, #0xa                   	// #10
  404630:	mov	x1, x0
  404634:	ldr	x0, [sp, #40]
  404638:	bl	4013c0 <strtol@plt>
  40463c:	mov	w1, w0
  404640:	ldr	x0, [sp, #24]
  404644:	str	w1, [x0]
  404648:	bl	401480 <__errno_location@plt>
  40464c:	ldr	w0, [x0]
  404650:	cmp	w0, #0x0
  404654:	b.ne	404684 <ferror@plt+0x31a4>  // b.any
  404658:	ldr	x0, [sp, #56]
  40465c:	cmp	x0, #0x0
  404660:	b.eq	404684 <ferror@plt+0x31a4>  // b.none
  404664:	ldr	x0, [sp, #56]
  404668:	ldrsb	w0, [x0]
  40466c:	cmp	w0, #0x0
  404670:	b.ne	404684 <ferror@plt+0x31a4>  // b.any
  404674:	ldr	x0, [sp, #56]
  404678:	ldr	x1, [sp, #40]
  40467c:	cmp	x1, x0
  404680:	b.ne	40468c <ferror@plt+0x31ac>  // b.any
  404684:	mov	w0, #0xffffffff            	// #-1
  404688:	b	404690 <ferror@plt+0x31b0>
  40468c:	mov	w0, #0x0                   	// #0
  404690:	ldp	x29, x30, [sp], #64
  404694:	ret
  404698:	sub	sp, sp, #0x20
  40469c:	str	x0, [sp, #8]
  4046a0:	str	x1, [sp]
  4046a4:	ldr	x0, [sp, #8]
  4046a8:	str	x0, [sp, #24]
  4046ac:	ldr	x0, [sp]
  4046b0:	str	xzr, [x0]
  4046b4:	b	4046c4 <ferror@plt+0x31e4>
  4046b8:	ldr	x0, [sp, #24]
  4046bc:	add	x0, x0, #0x1
  4046c0:	str	x0, [sp, #24]
  4046c4:	ldr	x0, [sp, #24]
  4046c8:	cmp	x0, #0x0
  4046cc:	b.eq	4046f4 <ferror@plt+0x3214>  // b.none
  4046d0:	ldr	x0, [sp, #24]
  4046d4:	ldrsb	w0, [x0]
  4046d8:	cmp	w0, #0x2f
  4046dc:	b.ne	4046f4 <ferror@plt+0x3214>  // b.any
  4046e0:	ldr	x0, [sp, #24]
  4046e4:	add	x0, x0, #0x1
  4046e8:	ldrsb	w0, [x0]
  4046ec:	cmp	w0, #0x2f
  4046f0:	b.eq	4046b8 <ferror@plt+0x31d8>  // b.none
  4046f4:	ldr	x0, [sp, #24]
  4046f8:	cmp	x0, #0x0
  4046fc:	b.eq	404710 <ferror@plt+0x3230>  // b.none
  404700:	ldr	x0, [sp, #24]
  404704:	ldrsb	w0, [x0]
  404708:	cmp	w0, #0x0
  40470c:	b.ne	404718 <ferror@plt+0x3238>  // b.any
  404710:	mov	x0, #0x0                   	// #0
  404714:	b	404778 <ferror@plt+0x3298>
  404718:	ldr	x0, [sp]
  40471c:	mov	x1, #0x1                   	// #1
  404720:	str	x1, [x0]
  404724:	ldr	x0, [sp, #24]
  404728:	add	x0, x0, #0x1
  40472c:	str	x0, [sp, #16]
  404730:	b	404754 <ferror@plt+0x3274>
  404734:	ldr	x0, [sp]
  404738:	ldr	x0, [x0]
  40473c:	add	x1, x0, #0x1
  404740:	ldr	x0, [sp]
  404744:	str	x1, [x0]
  404748:	ldr	x0, [sp, #16]
  40474c:	add	x0, x0, #0x1
  404750:	str	x0, [sp, #16]
  404754:	ldr	x0, [sp, #16]
  404758:	ldrsb	w0, [x0]
  40475c:	cmp	w0, #0x0
  404760:	b.eq	404774 <ferror@plt+0x3294>  // b.none
  404764:	ldr	x0, [sp, #16]
  404768:	ldrsb	w0, [x0]
  40476c:	cmp	w0, #0x2f
  404770:	b.ne	404734 <ferror@plt+0x3254>  // b.any
  404774:	ldr	x0, [sp, #24]
  404778:	add	sp, sp, #0x20
  40477c:	ret
  404780:	stp	x29, x30, [sp, #-64]!
  404784:	mov	x29, sp
  404788:	str	x0, [sp, #24]
  40478c:	str	x1, [sp, #16]
  404790:	b	404890 <ferror@plt+0x33b0>
  404794:	add	x0, sp, #0x28
  404798:	mov	x1, x0
  40479c:	ldr	x0, [sp, #24]
  4047a0:	bl	404698 <ferror@plt+0x31b8>
  4047a4:	str	x0, [sp, #56]
  4047a8:	add	x0, sp, #0x20
  4047ac:	mov	x1, x0
  4047b0:	ldr	x0, [sp, #16]
  4047b4:	bl	404698 <ferror@plt+0x31b8>
  4047b8:	str	x0, [sp, #48]
  4047bc:	ldr	x1, [sp, #40]
  4047c0:	ldr	x0, [sp, #32]
  4047c4:	add	x0, x1, x0
  4047c8:	cmp	x0, #0x0
  4047cc:	b.ne	4047d8 <ferror@plt+0x32f8>  // b.any
  4047d0:	mov	w0, #0x1                   	// #1
  4047d4:	b	4048ac <ferror@plt+0x33cc>
  4047d8:	ldr	x1, [sp, #40]
  4047dc:	ldr	x0, [sp, #32]
  4047e0:	add	x0, x1, x0
  4047e4:	cmp	x0, #0x1
  4047e8:	b.ne	40482c <ferror@plt+0x334c>  // b.any
  4047ec:	ldr	x0, [sp, #56]
  4047f0:	cmp	x0, #0x0
  4047f4:	b.eq	404808 <ferror@plt+0x3328>  // b.none
  4047f8:	ldr	x0, [sp, #56]
  4047fc:	ldrsb	w0, [x0]
  404800:	cmp	w0, #0x2f
  404804:	b.eq	404824 <ferror@plt+0x3344>  // b.none
  404808:	ldr	x0, [sp, #48]
  40480c:	cmp	x0, #0x0
  404810:	b.eq	40482c <ferror@plt+0x334c>  // b.none
  404814:	ldr	x0, [sp, #48]
  404818:	ldrsb	w0, [x0]
  40481c:	cmp	w0, #0x2f
  404820:	b.ne	40482c <ferror@plt+0x334c>  // b.any
  404824:	mov	w0, #0x1                   	// #1
  404828:	b	4048ac <ferror@plt+0x33cc>
  40482c:	ldr	x0, [sp, #56]
  404830:	cmp	x0, #0x0
  404834:	b.eq	4048a8 <ferror@plt+0x33c8>  // b.none
  404838:	ldr	x0, [sp, #48]
  40483c:	cmp	x0, #0x0
  404840:	b.eq	4048a8 <ferror@plt+0x33c8>  // b.none
  404844:	ldr	x1, [sp, #40]
  404848:	ldr	x0, [sp, #32]
  40484c:	cmp	x1, x0
  404850:	b.ne	4048a8 <ferror@plt+0x33c8>  // b.any
  404854:	ldr	x0, [sp, #40]
  404858:	mov	x2, x0
  40485c:	ldr	x1, [sp, #48]
  404860:	ldr	x0, [sp, #56]
  404864:	bl	4012b0 <strncmp@plt>
  404868:	cmp	w0, #0x0
  40486c:	b.ne	4048a8 <ferror@plt+0x33c8>  // b.any
  404870:	ldr	x0, [sp, #40]
  404874:	ldr	x1, [sp, #56]
  404878:	add	x0, x1, x0
  40487c:	str	x0, [sp, #24]
  404880:	ldr	x0, [sp, #32]
  404884:	ldr	x1, [sp, #48]
  404888:	add	x0, x1, x0
  40488c:	str	x0, [sp, #16]
  404890:	ldr	x0, [sp, #24]
  404894:	cmp	x0, #0x0
  404898:	b.eq	4048a8 <ferror@plt+0x33c8>  // b.none
  40489c:	ldr	x0, [sp, #16]
  4048a0:	cmp	x0, #0x0
  4048a4:	b.ne	404794 <ferror@plt+0x32b4>  // b.any
  4048a8:	mov	w0, #0x0                   	// #0
  4048ac:	ldp	x29, x30, [sp], #64
  4048b0:	ret
  4048b4:	stp	x29, x30, [sp, #-64]!
  4048b8:	mov	x29, sp
  4048bc:	str	x0, [sp, #40]
  4048c0:	str	x1, [sp, #32]
  4048c4:	str	x2, [sp, #24]
  4048c8:	ldr	x0, [sp, #40]
  4048cc:	cmp	x0, #0x0
  4048d0:	b.ne	4048f0 <ferror@plt+0x3410>  // b.any
  4048d4:	ldr	x0, [sp, #32]
  4048d8:	cmp	x0, #0x0
  4048dc:	b.ne	4048f0 <ferror@plt+0x3410>  // b.any
  4048e0:	adrp	x0, 405000 <ferror@plt+0x3b20>
  4048e4:	add	x0, x0, #0x770
  4048e8:	bl	401300 <strdup@plt>
  4048ec:	b	404a14 <ferror@plt+0x3534>
  4048f0:	ldr	x0, [sp, #40]
  4048f4:	cmp	x0, #0x0
  4048f8:	b.ne	40490c <ferror@plt+0x342c>  // b.any
  4048fc:	ldr	x1, [sp, #24]
  404900:	ldr	x0, [sp, #32]
  404904:	bl	4013f0 <strndup@plt>
  404908:	b	404a14 <ferror@plt+0x3534>
  40490c:	ldr	x0, [sp, #32]
  404910:	cmp	x0, #0x0
  404914:	b.ne	404924 <ferror@plt+0x3444>  // b.any
  404918:	ldr	x0, [sp, #40]
  40491c:	bl	401300 <strdup@plt>
  404920:	b	404a14 <ferror@plt+0x3534>
  404924:	ldr	x0, [sp, #40]
  404928:	cmp	x0, #0x0
  40492c:	b.ne	404950 <ferror@plt+0x3470>  // b.any
  404930:	adrp	x0, 405000 <ferror@plt+0x3b20>
  404934:	add	x3, x0, #0x7d0
  404938:	mov	w2, #0x383                 	// #899
  40493c:	adrp	x0, 405000 <ferror@plt+0x3b20>
  404940:	add	x1, x0, #0x778
  404944:	adrp	x0, 405000 <ferror@plt+0x3b20>
  404948:	add	x0, x0, #0x788
  40494c:	bl	401470 <__assert_fail@plt>
  404950:	ldr	x0, [sp, #32]
  404954:	cmp	x0, #0x0
  404958:	b.ne	40497c <ferror@plt+0x349c>  // b.any
  40495c:	adrp	x0, 405000 <ferror@plt+0x3b20>
  404960:	add	x3, x0, #0x7d0
  404964:	mov	w2, #0x384                 	// #900
  404968:	adrp	x0, 405000 <ferror@plt+0x3b20>
  40496c:	add	x1, x0, #0x778
  404970:	adrp	x0, 405000 <ferror@plt+0x3b20>
  404974:	add	x0, x0, #0x790
  404978:	bl	401470 <__assert_fail@plt>
  40497c:	ldr	x0, [sp, #40]
  404980:	bl	4011f0 <strlen@plt>
  404984:	str	x0, [sp, #56]
  404988:	ldr	x0, [sp, #56]
  40498c:	mvn	x0, x0
  404990:	ldr	x1, [sp, #24]
  404994:	cmp	x1, x0
  404998:	b.ls	4049a4 <ferror@plt+0x34c4>  // b.plast
  40499c:	mov	x0, #0x0                   	// #0
  4049a0:	b	404a14 <ferror@plt+0x3534>
  4049a4:	ldr	x1, [sp, #56]
  4049a8:	ldr	x0, [sp, #24]
  4049ac:	add	x0, x1, x0
  4049b0:	add	x0, x0, #0x1
  4049b4:	bl	4012a0 <malloc@plt>
  4049b8:	str	x0, [sp, #48]
  4049bc:	ldr	x0, [sp, #48]
  4049c0:	cmp	x0, #0x0
  4049c4:	b.ne	4049d0 <ferror@plt+0x34f0>  // b.any
  4049c8:	mov	x0, #0x0                   	// #0
  4049cc:	b	404a14 <ferror@plt+0x3534>
  4049d0:	ldr	x2, [sp, #56]
  4049d4:	ldr	x1, [sp, #40]
  4049d8:	ldr	x0, [sp, #48]
  4049dc:	bl	4011c0 <memcpy@plt>
  4049e0:	ldr	x1, [sp, #48]
  4049e4:	ldr	x0, [sp, #56]
  4049e8:	add	x0, x1, x0
  4049ec:	ldr	x2, [sp, #24]
  4049f0:	ldr	x1, [sp, #32]
  4049f4:	bl	4011c0 <memcpy@plt>
  4049f8:	ldr	x1, [sp, #56]
  4049fc:	ldr	x0, [sp, #24]
  404a00:	add	x0, x1, x0
  404a04:	ldr	x1, [sp, #48]
  404a08:	add	x0, x1, x0
  404a0c:	strb	wzr, [x0]
  404a10:	ldr	x0, [sp, #48]
  404a14:	ldp	x29, x30, [sp], #64
  404a18:	ret
  404a1c:	stp	x29, x30, [sp, #-32]!
  404a20:	mov	x29, sp
  404a24:	str	x0, [sp, #24]
  404a28:	str	x1, [sp, #16]
  404a2c:	ldr	x0, [sp, #16]
  404a30:	cmp	x0, #0x0
  404a34:	b.eq	404a44 <ferror@plt+0x3564>  // b.none
  404a38:	ldr	x0, [sp, #16]
  404a3c:	bl	4011f0 <strlen@plt>
  404a40:	b	404a48 <ferror@plt+0x3568>
  404a44:	mov	x0, #0x0                   	// #0
  404a48:	mov	x2, x0
  404a4c:	ldr	x1, [sp, #16]
  404a50:	ldr	x0, [sp, #24]
  404a54:	bl	4048b4 <ferror@plt+0x33d4>
  404a58:	ldp	x29, x30, [sp], #32
  404a5c:	ret
  404a60:	stp	x29, x30, [sp, #-304]!
  404a64:	mov	x29, sp
  404a68:	str	x0, [sp, #56]
  404a6c:	str	x1, [sp, #48]
  404a70:	str	x2, [sp, #256]
  404a74:	str	x3, [sp, #264]
  404a78:	str	x4, [sp, #272]
  404a7c:	str	x5, [sp, #280]
  404a80:	str	x6, [sp, #288]
  404a84:	str	x7, [sp, #296]
  404a88:	str	q0, [sp, #128]
  404a8c:	str	q1, [sp, #144]
  404a90:	str	q2, [sp, #160]
  404a94:	str	q3, [sp, #176]
  404a98:	str	q4, [sp, #192]
  404a9c:	str	q5, [sp, #208]
  404aa0:	str	q6, [sp, #224]
  404aa4:	str	q7, [sp, #240]
  404aa8:	add	x0, sp, #0x130
  404aac:	str	x0, [sp, #80]
  404ab0:	add	x0, sp, #0x130
  404ab4:	str	x0, [sp, #88]
  404ab8:	add	x0, sp, #0x100
  404abc:	str	x0, [sp, #96]
  404ac0:	mov	w0, #0xffffffd0            	// #-48
  404ac4:	str	w0, [sp, #104]
  404ac8:	mov	w0, #0xffffff80            	// #-128
  404acc:	str	w0, [sp, #108]
  404ad0:	add	x2, sp, #0x10
  404ad4:	add	x3, sp, #0x50
  404ad8:	ldp	x0, x1, [x3]
  404adc:	stp	x0, x1, [x2]
  404ae0:	ldp	x0, x1, [x3, #16]
  404ae4:	stp	x0, x1, [x2, #16]
  404ae8:	add	x1, sp, #0x10
  404aec:	add	x0, sp, #0x48
  404af0:	mov	x2, x1
  404af4:	ldr	x1, [sp, #48]
  404af8:	bl	4013e0 <vasprintf@plt>
  404afc:	str	w0, [sp, #124]
  404b00:	ldr	w0, [sp, #124]
  404b04:	cmp	w0, #0x0
  404b08:	b.ge	404b14 <ferror@plt+0x3634>  // b.tcont
  404b0c:	mov	x0, #0x0                   	// #0
  404b10:	b	404b3c <ferror@plt+0x365c>
  404b14:	ldr	x0, [sp, #72]
  404b18:	ldrsw	x1, [sp, #124]
  404b1c:	mov	x2, x1
  404b20:	mov	x1, x0
  404b24:	ldr	x0, [sp, #56]
  404b28:	bl	4048b4 <ferror@plt+0x33d4>
  404b2c:	str	x0, [sp, #112]
  404b30:	ldr	x0, [sp, #72]
  404b34:	bl	4013d0 <free@plt>
  404b38:	ldr	x0, [sp, #112]
  404b3c:	ldp	x29, x30, [sp], #304
  404b40:	ret
  404b44:	stp	x29, x30, [sp, #-48]!
  404b48:	mov	x29, sp
  404b4c:	str	x0, [sp, #24]
  404b50:	str	x1, [sp, #16]
  404b54:	str	wzr, [sp, #44]
  404b58:	str	wzr, [sp, #40]
  404b5c:	b	404bc8 <ferror@plt+0x36e8>
  404b60:	ldr	w0, [sp, #44]
  404b64:	cmp	w0, #0x0
  404b68:	b.eq	404b74 <ferror@plt+0x3694>  // b.none
  404b6c:	str	wzr, [sp, #44]
  404b70:	b	404bbc <ferror@plt+0x36dc>
  404b74:	ldrsw	x0, [sp, #40]
  404b78:	ldr	x1, [sp, #24]
  404b7c:	add	x0, x1, x0
  404b80:	ldrsb	w0, [x0]
  404b84:	cmp	w0, #0x5c
  404b88:	b.ne	404b98 <ferror@plt+0x36b8>  // b.any
  404b8c:	mov	w0, #0x1                   	// #1
  404b90:	str	w0, [sp, #44]
  404b94:	b	404bbc <ferror@plt+0x36dc>
  404b98:	ldrsw	x0, [sp, #40]
  404b9c:	ldr	x1, [sp, #24]
  404ba0:	add	x0, x1, x0
  404ba4:	ldrsb	w0, [x0]
  404ba8:	mov	w1, w0
  404bac:	ldr	x0, [sp, #16]
  404bb0:	bl	401410 <strchr@plt>
  404bb4:	cmp	x0, #0x0
  404bb8:	b.ne	404be4 <ferror@plt+0x3704>  // b.any
  404bbc:	ldr	w0, [sp, #40]
  404bc0:	add	w0, w0, #0x1
  404bc4:	str	w0, [sp, #40]
  404bc8:	ldrsw	x0, [sp, #40]
  404bcc:	ldr	x1, [sp, #24]
  404bd0:	add	x0, x1, x0
  404bd4:	ldrsb	w0, [x0]
  404bd8:	cmp	w0, #0x0
  404bdc:	b.ne	404b60 <ferror@plt+0x3680>  // b.any
  404be0:	b	404be8 <ferror@plt+0x3708>
  404be4:	nop
  404be8:	ldr	w1, [sp, #40]
  404bec:	ldr	w0, [sp, #44]
  404bf0:	sub	w0, w1, w0
  404bf4:	sxtw	x0, w0
  404bf8:	ldp	x29, x30, [sp], #48
  404bfc:	ret
  404c00:	stp	x29, x30, [sp, #-64]!
  404c04:	mov	x29, sp
  404c08:	str	x0, [sp, #40]
  404c0c:	str	x1, [sp, #32]
  404c10:	str	x2, [sp, #24]
  404c14:	str	w3, [sp, #20]
  404c18:	ldr	x0, [sp, #40]
  404c1c:	ldr	x0, [x0]
  404c20:	str	x0, [sp, #56]
  404c24:	ldr	x0, [sp, #56]
  404c28:	ldrsb	w0, [x0]
  404c2c:	cmp	w0, #0x0
  404c30:	b.ne	404c70 <ferror@plt+0x3790>  // b.any
  404c34:	ldr	x0, [sp, #40]
  404c38:	ldr	x0, [x0]
  404c3c:	ldrsb	w0, [x0]
  404c40:	cmp	w0, #0x0
  404c44:	b.eq	404c68 <ferror@plt+0x3788>  // b.none
  404c48:	adrp	x0, 405000 <ferror@plt+0x3b20>
  404c4c:	add	x3, x0, #0x7e0
  404c50:	mov	w2, #0x3c6                 	// #966
  404c54:	adrp	x0, 405000 <ferror@plt+0x3b20>
  404c58:	add	x1, x0, #0x778
  404c5c:	adrp	x0, 405000 <ferror@plt+0x3b20>
  404c60:	add	x0, x0, #0x798
  404c64:	bl	401470 <__assert_fail@plt>
  404c68:	mov	x0, #0x0                   	// #0
  404c6c:	b	404ea0 <ferror@plt+0x39c0>
  404c70:	ldr	x1, [sp, #24]
  404c74:	ldr	x0, [sp, #56]
  404c78:	bl	401400 <strspn@plt>
  404c7c:	mov	x1, x0
  404c80:	ldr	x0, [sp, #56]
  404c84:	add	x0, x0, x1
  404c88:	str	x0, [sp, #56]
  404c8c:	ldr	x0, [sp, #56]
  404c90:	ldrsb	w0, [x0]
  404c94:	cmp	w0, #0x0
  404c98:	b.ne	404cb0 <ferror@plt+0x37d0>  // b.any
  404c9c:	ldr	x0, [sp, #40]
  404ca0:	ldr	x1, [sp, #56]
  404ca4:	str	x1, [x0]
  404ca8:	mov	x0, #0x0                   	// #0
  404cac:	b	404ea0 <ferror@plt+0x39c0>
  404cb0:	ldr	w0, [sp, #20]
  404cb4:	cmp	w0, #0x0
  404cb8:	b.eq	404dd4 <ferror@plt+0x38f4>  // b.none
  404cbc:	ldr	x0, [sp, #56]
  404cc0:	ldrsb	w0, [x0]
  404cc4:	mov	w1, w0
  404cc8:	adrp	x0, 405000 <ferror@plt+0x3b20>
  404ccc:	add	x0, x0, #0x7a8
  404cd0:	bl	401410 <strchr@plt>
  404cd4:	cmp	x0, #0x0
  404cd8:	b.eq	404dd4 <ferror@plt+0x38f4>  // b.none
  404cdc:	ldr	x0, [sp, #56]
  404ce0:	ldrsb	w0, [x0]
  404ce4:	strb	w0, [sp, #48]
  404ce8:	strb	wzr, [sp, #49]
  404cec:	ldr	x0, [sp, #56]
  404cf0:	add	x0, x0, #0x1
  404cf4:	add	x1, sp, #0x30
  404cf8:	bl	404b44 <ferror@plt+0x3664>
  404cfc:	mov	x1, x0
  404d00:	ldr	x0, [sp, #32]
  404d04:	str	x1, [x0]
  404d08:	ldr	x0, [sp, #32]
  404d0c:	ldr	x0, [x0]
  404d10:	add	x0, x0, #0x1
  404d14:	ldr	x1, [sp, #56]
  404d18:	add	x0, x1, x0
  404d1c:	ldrsb	w0, [x0]
  404d20:	cmp	w0, #0x0
  404d24:	b.eq	404d98 <ferror@plt+0x38b8>  // b.none
  404d28:	ldr	x0, [sp, #32]
  404d2c:	ldr	x0, [x0]
  404d30:	add	x0, x0, #0x1
  404d34:	ldr	x1, [sp, #56]
  404d38:	add	x0, x1, x0
  404d3c:	ldrsb	w1, [x0]
  404d40:	ldrsb	w0, [sp, #48]
  404d44:	cmp	w1, w0
  404d48:	b.ne	404d98 <ferror@plt+0x38b8>  // b.any
  404d4c:	ldr	x0, [sp, #32]
  404d50:	ldr	x0, [x0]
  404d54:	add	x0, x0, #0x2
  404d58:	ldr	x1, [sp, #56]
  404d5c:	add	x0, x1, x0
  404d60:	ldrsb	w0, [x0]
  404d64:	cmp	w0, #0x0
  404d68:	b.eq	404dac <ferror@plt+0x38cc>  // b.none
  404d6c:	ldr	x0, [sp, #32]
  404d70:	ldr	x0, [x0]
  404d74:	add	x0, x0, #0x2
  404d78:	ldr	x1, [sp, #56]
  404d7c:	add	x0, x1, x0
  404d80:	ldrsb	w0, [x0]
  404d84:	mov	w1, w0
  404d88:	ldr	x0, [sp, #24]
  404d8c:	bl	401410 <strchr@plt>
  404d90:	cmp	x0, #0x0
  404d94:	b.ne	404dac <ferror@plt+0x38cc>  // b.any
  404d98:	ldr	x0, [sp, #40]
  404d9c:	ldr	x1, [sp, #56]
  404da0:	str	x1, [x0]
  404da4:	mov	x0, #0x0                   	// #0
  404da8:	b	404ea0 <ferror@plt+0x39c0>
  404dac:	ldr	x0, [sp, #56]
  404db0:	add	x1, x0, #0x1
  404db4:	str	x1, [sp, #56]
  404db8:	ldr	x1, [sp, #32]
  404dbc:	ldr	x1, [x1]
  404dc0:	add	x1, x1, #0x2
  404dc4:	add	x1, x0, x1
  404dc8:	ldr	x0, [sp, #40]
  404dcc:	str	x1, [x0]
  404dd0:	b	404e9c <ferror@plt+0x39bc>
  404dd4:	ldr	w0, [sp, #20]
  404dd8:	cmp	w0, #0x0
  404ddc:	b.eq	404e6c <ferror@plt+0x398c>  // b.none
  404de0:	ldr	x1, [sp, #24]
  404de4:	ldr	x0, [sp, #56]
  404de8:	bl	404b44 <ferror@plt+0x3664>
  404dec:	mov	x1, x0
  404df0:	ldr	x0, [sp, #32]
  404df4:	str	x1, [x0]
  404df8:	ldr	x0, [sp, #32]
  404dfc:	ldr	x0, [x0]
  404e00:	ldr	x1, [sp, #56]
  404e04:	add	x0, x1, x0
  404e08:	ldrsb	w0, [x0]
  404e0c:	cmp	w0, #0x0
  404e10:	b.eq	404e50 <ferror@plt+0x3970>  // b.none
  404e14:	ldr	x0, [sp, #32]
  404e18:	ldr	x0, [x0]
  404e1c:	ldr	x1, [sp, #56]
  404e20:	add	x0, x1, x0
  404e24:	ldrsb	w0, [x0]
  404e28:	mov	w1, w0
  404e2c:	ldr	x0, [sp, #24]
  404e30:	bl	401410 <strchr@plt>
  404e34:	cmp	x0, #0x0
  404e38:	b.ne	404e50 <ferror@plt+0x3970>  // b.any
  404e3c:	ldr	x0, [sp, #40]
  404e40:	ldr	x1, [sp, #56]
  404e44:	str	x1, [x0]
  404e48:	mov	x0, #0x0                   	// #0
  404e4c:	b	404ea0 <ferror@plt+0x39c0>
  404e50:	ldr	x0, [sp, #32]
  404e54:	ldr	x0, [x0]
  404e58:	ldr	x1, [sp, #56]
  404e5c:	add	x1, x1, x0
  404e60:	ldr	x0, [sp, #40]
  404e64:	str	x1, [x0]
  404e68:	b	404e9c <ferror@plt+0x39bc>
  404e6c:	ldr	x1, [sp, #24]
  404e70:	ldr	x0, [sp, #56]
  404e74:	bl	401450 <strcspn@plt>
  404e78:	mov	x1, x0
  404e7c:	ldr	x0, [sp, #32]
  404e80:	str	x1, [x0]
  404e84:	ldr	x0, [sp, #32]
  404e88:	ldr	x0, [x0]
  404e8c:	ldr	x1, [sp, #56]
  404e90:	add	x1, x1, x0
  404e94:	ldr	x0, [sp, #40]
  404e98:	str	x1, [x0]
  404e9c:	ldr	x0, [sp, #56]
  404ea0:	ldp	x29, x30, [sp], #64
  404ea4:	ret
  404ea8:	stp	x29, x30, [sp, #-48]!
  404eac:	mov	x29, sp
  404eb0:	str	x0, [sp, #24]
  404eb4:	ldr	x0, [sp, #24]
  404eb8:	bl	4012e0 <fgetc@plt>
  404ebc:	str	w0, [sp, #44]
  404ec0:	ldr	w0, [sp, #44]
  404ec4:	cmn	w0, #0x1
  404ec8:	b.ne	404ed4 <ferror@plt+0x39f4>  // b.any
  404ecc:	mov	w0, #0x1                   	// #1
  404ed0:	b	404ee4 <ferror@plt+0x3a04>
  404ed4:	ldr	w0, [sp, #44]
  404ed8:	cmp	w0, #0xa
  404edc:	b.ne	404eb4 <ferror@plt+0x39d4>  // b.any
  404ee0:	mov	w0, #0x0                   	// #0
  404ee4:	ldp	x29, x30, [sp], #48
  404ee8:	ret
  404eec:	nop
  404ef0:	stp	x29, x30, [sp, #-64]!
  404ef4:	mov	x29, sp
  404ef8:	stp	x19, x20, [sp, #16]
  404efc:	adrp	x20, 416000 <ferror@plt+0x14b20>
  404f00:	add	x20, x20, #0xdf0
  404f04:	stp	x21, x22, [sp, #32]
  404f08:	adrp	x21, 416000 <ferror@plt+0x14b20>
  404f0c:	add	x21, x21, #0xde8
  404f10:	sub	x20, x20, x21
  404f14:	mov	w22, w0
  404f18:	stp	x23, x24, [sp, #48]
  404f1c:	mov	x23, x1
  404f20:	mov	x24, x2
  404f24:	bl	401180 <memcpy@plt-0x40>
  404f28:	cmp	xzr, x20, asr #3
  404f2c:	b.eq	404f58 <ferror@plt+0x3a78>  // b.none
  404f30:	asr	x20, x20, #3
  404f34:	mov	x19, #0x0                   	// #0
  404f38:	ldr	x3, [x21, x19, lsl #3]
  404f3c:	mov	x2, x24
  404f40:	add	x19, x19, #0x1
  404f44:	mov	x1, x23
  404f48:	mov	w0, w22
  404f4c:	blr	x3
  404f50:	cmp	x20, x19
  404f54:	b.ne	404f38 <ferror@plt+0x3a58>  // b.any
  404f58:	ldp	x19, x20, [sp, #16]
  404f5c:	ldp	x21, x22, [sp, #32]
  404f60:	ldp	x23, x24, [sp, #48]
  404f64:	ldp	x29, x30, [sp], #64
  404f68:	ret
  404f6c:	nop
  404f70:	ret
  404f74:	nop
  404f78:	adrp	x2, 417000 <ferror@plt+0x15b20>
  404f7c:	mov	x1, #0x0                   	// #0
  404f80:	ldr	x2, [x2, #416]
  404f84:	b	401250 <__cxa_atexit@plt>

Disassembly of section .fini:

0000000000404f88 <.fini>:
  404f88:	stp	x29, x30, [sp, #-16]!
  404f8c:	mov	x29, sp
  404f90:	ldp	x29, x30, [sp], #16
  404f94:	ret
