// Seed: 185117168
module module_0 (
    input wire id_0,
    input tri1 id_1
);
  assign id_3 = 1;
endmodule
module module_1 (
    input wor id_0,
    output tri id_1,
    output supply1 id_2,
    output tri1 id_3
);
  wire id_5;
  module_0(
      id_0, id_0
  );
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  inout wire id_4;
  output wire id_3;
  output wire id_2;
  input wire id_1;
  id_6(
      .id_0(1), .id_1(id_5), .id_2(id_2)
  );
endmodule
module module_3 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout wire id_5;
  input wire id_4;
  input wire id_3;
  inout wire id_2;
  inout wire id_1;
  id_6 :
  assert property (@(1 && id_1) id_1)
  else begin
    #1 id_1 = #1 1;
    if (id_6)
      fork
        id_2 <= 1;
      join
    id_5 = 1 - id_1;
  end
  module_2(
      id_3, id_5, id_5, id_5, id_5
  );
  assign id_5 = 1;
endmodule
