

================================================================
== Vitis HLS Report for 'outer_product'
================================================================
* Date:           Fri Dec 13 11:12:53 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        project
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  1.728 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
    +---------+---------+----------+----------+--------+--------+---------+
    |   446469|   446469|  4.465 ms|  4.465 ms|  446469|  446469|       no|
    +---------+---------+----------+----------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |                           |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip  |          |
        |         Loop Name         |   min   |   max   |  Latency |  achieved |   target  |  Count | Pipelined|
        +---------------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |- OUTER_OUTER_OUTER_INNER  |   446467|   446467|         5|          1|          1|  446464|       yes|
        +---------------------------+---------+---------+----------+-----------+-----------+--------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 5


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 1
  Pipeline-0 : II = 1, D = 5, States = { 1 2 3 4 5 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.18>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 8 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %filtered_gradient_x_V, void @empty_9, i32 0, i32 0, void @empty_10, i32 0, i32 0, void @empty_10, void @empty_10, void @empty_10, i32 0, i32 0, i32 0, i32 0, void @empty_10, void @empty_10, i32 4294967295, i32 0"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %filtered_gradient_x_V, void @empty_9, i32 0, i32 0, void @empty_10, i32 0, i32 0, void @empty_10, void @empty_10, void @empty_10, i32 0, i32 0, i32 0, i32 0, void @empty_10, void @empty_10, i32 4294967295, i32 0"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %filtered_gradient_x_V, void @empty_9, i32 0, i32 0, void @empty_10, i32 0, i32 0, void @empty_10, void @empty_10, void @empty_10, i32 0, i32 0, i32 0, i32 0, void @empty_10, void @empty_10, i32 4294967295, i32 0"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %filtered_gradient_y_V, void @empty_9, i32 0, i32 0, void @empty_10, i32 0, i32 0, void @empty_10, void @empty_10, void @empty_10, i32 0, i32 0, i32 0, i32 0, void @empty_10, void @empty_10, i32 4294967295, i32 0"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %filtered_gradient_y_V, void @empty_9, i32 0, i32 0, void @empty_10, i32 0, i32 0, void @empty_10, void @empty_10, void @empty_10, i32 0, i32 0, i32 0, i32 0, void @empty_10, void @empty_10, i32 4294967295, i32 0"   --->   Operation 13 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %filtered_gradient_y_V, void @empty_9, i32 0, i32 0, void @empty_10, i32 0, i32 0, void @empty_10, void @empty_10, void @empty_10, i32 0, i32 0, i32 0, i32 0, void @empty_10, void @empty_10, i32 4294967295, i32 0"   --->   Operation 14 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %filtered_gradient_z_V, void @empty_9, i32 0, i32 0, void @empty_10, i32 0, i32 0, void @empty_10, void @empty_10, void @empty_10, i32 0, i32 0, i32 0, i32 0, void @empty_10, void @empty_10, i32 4294967295, i32 0"   --->   Operation 15 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %filtered_gradient_z_V, void @empty_9, i32 0, i32 0, void @empty_10, i32 0, i32 0, void @empty_10, void @empty_10, void @empty_10, i32 0, i32 0, i32 0, i32 0, void @empty_10, void @empty_10, i32 4294967295, i32 0"   --->   Operation 16 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %filtered_gradient_z_V, void @empty_9, i32 0, i32 0, void @empty_10, i32 0, i32 0, void @empty_10, void @empty_10, void @empty_10, i32 0, i32 0, i32 0, i32 0, void @empty_10, void @empty_10, i32 4294967295, i32 0"   --->   Operation 17 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i192 %out_product, void @empty_9, i32 0, i32 0, void @empty_10, i32 0, i32 0, void @empty_10, void @empty_10, void @empty_10, i32 0, i32 0, i32 0, i32 0, void @empty_10, void @empty_10, i32 4294967295, i32 0"   --->   Operation 18 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i192 %out_product, void @empty_9, i32 0, i32 0, void @empty_10, i32 0, i32 0, void @empty_10, void @empty_10, void @empty_10, i32 0, i32 0, i32 0, i32 0, void @empty_10, void @empty_10, i32 4294967295, i32 0"   --->   Operation 19 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i192 %out_product, void @empty_9, i32 0, i32 0, void @empty_10, i32 0, i32 0, void @empty_10, void @empty_10, void @empty_10, i32 0, i32 0, i32 0, i32 0, void @empty_10, void @empty_10, i32 4294967295, i32 0"   --->   Operation 20 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i192 %out_product, void @empty_9, i32 0, i32 0, void @empty_10, i32 0, i32 0, void @empty_10, void @empty_10, void @empty_10, i32 0, i32 0, i32 0, i32 0, void @empty_10, void @empty_10, i32 4294967295, i32 0"   --->   Operation 21 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %filtered_gradient_z_V, void @empty_9, i32 0, i32 0, void @empty_10, i32 0, i32 0, void @empty_10, void @empty_10, void @empty_10, i32 0, i32 0, i32 0, i32 0, void @empty_10, void @empty_10, i32 4294967295, i32 0"   --->   Operation 22 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %filtered_gradient_y_V, void @empty_9, i32 0, i32 0, void @empty_10, i32 0, i32 0, void @empty_10, void @empty_10, void @empty_10, i32 0, i32 0, i32 0, i32 0, void @empty_10, void @empty_10, i32 4294967295, i32 0"   --->   Operation 23 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %filtered_gradient_x_V, void @empty_9, i32 0, i32 0, void @empty_10, i32 0, i32 0, void @empty_10, void @empty_10, void @empty_10, i32 0, i32 0, i32 0, i32 0, void @empty_10, void @empty_10, i32 4294967295, i32 0"   --->   Operation 24 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.38ns)   --->   "%store_ln238 = store i19 0, i19 %indvar_flatten" [optical_flow.cpp:238]   --->   Operation 25 'store' 'store_ln238' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%br_ln238 = br void %for.body4.i" [optical_flow.cpp:238]   --->   Operation 26 'br' 'br_ln238' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i19 %indvar_flatten" [optical_flow.cpp:238]   --->   Operation 27 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.71ns)   --->   "%icmp_ln238 = icmp_eq  i19 %indvar_flatten_load, i19 446464" [optical_flow.cpp:238]   --->   Operation 28 'icmp' 'icmp_ln238' <Predicate = true> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (0.80ns)   --->   "%add_ln238 = add i19 %indvar_flatten_load, i19 1" [optical_flow.cpp:238]   --->   Operation 29 'add' 'add_ln238' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%br_ln238 = br i1 %icmp_ln238, void %for.inc36.i, void %outer_product.exit" [optical_flow.cpp:238]   --->   Operation 30 'br' 'br_ln238' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.38ns)   --->   "%store_ln240 = store i19 %add_ln238, i19 %indvar_flatten" [optical_flow.cpp:240]   --->   Operation 31 'store' 'store_ln240' <Predicate = (!icmp_ln238)> <Delay = 0.38>

State 2 <SV = 1> <Delay = 1.72>
ST_2 : Operation 32 [1/1] (1.19ns)   --->   "%grad_x_V = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %filtered_gradient_x_V" [optical_flow.cpp:243]   --->   Operation 32 'read' 'grad_x_V' <Predicate = true> <Delay = 1.19> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 1024> <FIFO>
ST_2 : Operation 33 [1/1] (1.19ns)   --->   "%grad_y_V = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %filtered_gradient_y_V" [optical_flow.cpp:243]   --->   Operation 33 'read' 'grad_y_V' <Predicate = true> <Delay = 1.19> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 1024> <FIFO>
ST_2 : Operation 34 [1/1] (1.19ns)   --->   "%grad_z_V = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %filtered_gradient_z_V" [optical_flow.cpp:243]   --->   Operation 34 'read' 'grad_z_V' <Predicate = true> <Delay = 1.19> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 1024> <FIFO>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%r_V = partselect i18 @_ssdm_op_PartSelect.i18.i32.i32.i32, i32 %grad_x_V, i32 14, i32 31"   --->   Operation 35 'partselect' 'r_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%r_V_96 = partselect i18 @_ssdm_op_PartSelect.i18.i32.i32.i32, i32 %grad_y_V, i32 14, i32 31"   --->   Operation 36 'partselect' 'r_V_96' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%r_V_1 = partselect i18 @_ssdm_op_PartSelect.i18.i32.i32.i32, i32 %grad_z_V, i32 14, i32 31"   --->   Operation 37 'partselect' 'r_V_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%sext_ln1270 = sext i18 %r_V"   --->   Operation 38 'sext' 'sext_ln1270' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 39 [4/4] (0.53ns) (root node of the DSP)   --->   "%r_V_95 = mul i36 %sext_ln1270, i36 %sext_ln1270"   --->   Operation 39 'mul' 'r_V_95' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%sext_ln1270_35 = sext i18 %r_V_96"   --->   Operation 40 'sext' 'sext_ln1270_35' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [4/4] (0.53ns) (root node of the DSP)   --->   "%r_V_97 = mul i36 %sext_ln1270_35, i36 %sext_ln1270_35"   --->   Operation 41 'mul' 'r_V_97' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%sext_ln1270_36 = sext i18 %r_V_1"   --->   Operation 42 'sext' 'sext_ln1270_36' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [4/4] (0.53ns) (root node of the DSP)   --->   "%r_V_98 = mul i36 %sext_ln1270_36, i36 %sext_ln1270_36"   --->   Operation 43 'mul' 'r_V_98' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 44 [4/4] (0.53ns) (root node of the DSP)   --->   "%r_V_99 = mul i36 %sext_ln1270_35, i36 %sext_ln1270"   --->   Operation 44 'mul' 'r_V_99' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 45 [4/4] (0.53ns) (root node of the DSP)   --->   "%r_V_100 = mul i36 %sext_ln1270_36, i36 %sext_ln1270"   --->   Operation 45 'mul' 'r_V_100' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 46 [4/4] (0.53ns) (root node of the DSP)   --->   "%r_V_101 = mul i36 %sext_ln1270_36, i36 %sext_ln1270_35"   --->   Operation 46 'mul' 'r_V_101' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 3 <SV = 2> <Delay = 0.53>
ST_3 : Operation 47 [3/4] (0.53ns) (root node of the DSP)   --->   "%r_V_95 = mul i36 %sext_ln1270, i36 %sext_ln1270"   --->   Operation 47 'mul' 'r_V_95' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 48 [3/4] (0.53ns) (root node of the DSP)   --->   "%r_V_97 = mul i36 %sext_ln1270_35, i36 %sext_ln1270_35"   --->   Operation 48 'mul' 'r_V_97' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 49 [3/4] (0.53ns) (root node of the DSP)   --->   "%r_V_98 = mul i36 %sext_ln1270_36, i36 %sext_ln1270_36"   --->   Operation 49 'mul' 'r_V_98' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 50 [3/4] (0.53ns) (root node of the DSP)   --->   "%r_V_99 = mul i36 %sext_ln1270_35, i36 %sext_ln1270"   --->   Operation 50 'mul' 'r_V_99' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 51 [3/4] (0.53ns) (root node of the DSP)   --->   "%r_V_100 = mul i36 %sext_ln1270_36, i36 %sext_ln1270"   --->   Operation 51 'mul' 'r_V_100' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 52 [3/4] (0.53ns) (root node of the DSP)   --->   "%r_V_101 = mul i36 %sext_ln1270_36, i36 %sext_ln1270_35"   --->   Operation 52 'mul' 'r_V_101' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 4 <SV = 3> <Delay = 0.53>
ST_4 : Operation 53 [2/4] (0.53ns) (root node of the DSP)   --->   "%r_V_95 = mul i36 %sext_ln1270, i36 %sext_ln1270"   --->   Operation 53 'mul' 'r_V_95' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 54 [2/4] (0.53ns) (root node of the DSP)   --->   "%r_V_97 = mul i36 %sext_ln1270_35, i36 %sext_ln1270_35"   --->   Operation 54 'mul' 'r_V_97' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 55 [2/4] (0.53ns) (root node of the DSP)   --->   "%r_V_98 = mul i36 %sext_ln1270_36, i36 %sext_ln1270_36"   --->   Operation 55 'mul' 'r_V_98' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 56 [2/4] (0.53ns) (root node of the DSP)   --->   "%r_V_99 = mul i36 %sext_ln1270_35, i36 %sext_ln1270"   --->   Operation 56 'mul' 'r_V_99' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 57 [2/4] (0.53ns) (root node of the DSP)   --->   "%r_V_100 = mul i36 %sext_ln1270_36, i36 %sext_ln1270"   --->   Operation 57 'mul' 'r_V_100' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 58 [2/4] (0.53ns) (root node of the DSP)   --->   "%r_V_101 = mul i36 %sext_ln1270_36, i36 %sext_ln1270_35"   --->   Operation 58 'mul' 'r_V_101' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 86 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 86 'ret' 'ret_ln0' <Predicate = (icmp_ln238)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 0.98>
ST_5 : Operation 59 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @OUTER_OUTER_OUTER_INNER_str"   --->   Operation 59 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 60 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 446464, i64 446464, i64 446464"   --->   Operation 60 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 61 [1/1] (0.00ns)   --->   "%specpipeline_ln242 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_10" [optical_flow.cpp:242]   --->   Operation 61 'specpipeline' 'specpipeline_ln242' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 62 [1/1] (0.00ns)   --->   "%specloopname_ln240 = specloopname void @_ssdm_op_SpecLoopName, void @empty_0" [optical_flow.cpp:240]   --->   Operation 62 'specloopname' 'specloopname_ln240' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 63 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_95 = mul i36 %sext_ln1270, i36 %sext_ln1270"   --->   Operation 63 'mul' 'r_V_95' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 64 [1/1] (0.00ns)   --->   "%out_val_V = partselect i31 @_ssdm_op_PartSelect.i31.i36.i32.i32, i36 %r_V_95, i32 5, i32 35"   --->   Operation 64 'partselect' 'out_val_V' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 65 [1/1] (0.00ns)   --->   "%sext_ln818 = sext i31 %out_val_V"   --->   Operation 65 'sext' 'sext_ln818' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 66 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_97 = mul i36 %sext_ln1270_35, i36 %sext_ln1270_35"   --->   Operation 66 'mul' 'r_V_97' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 67 [1/1] (0.00ns)   --->   "%out_val_V_1 = partselect i31 @_ssdm_op_PartSelect.i31.i36.i32.i32, i36 %r_V_97, i32 5, i32 35"   --->   Operation 67 'partselect' 'out_val_V_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 68 [1/1] (0.00ns)   --->   "%sext_ln818_1 = sext i31 %out_val_V_1"   --->   Operation 68 'sext' 'sext_ln818_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 69 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_98 = mul i36 %sext_ln1270_36, i36 %sext_ln1270_36"   --->   Operation 69 'mul' 'r_V_98' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 70 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_99 = mul i36 %sext_ln1270_35, i36 %sext_ln1270"   --->   Operation 70 'mul' 'r_V_99' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 71 [1/1] (0.00ns)   --->   "%out_val_V_2 = partselect i31 @_ssdm_op_PartSelect.i31.i36.i32.i32, i36 %r_V_99, i32 5, i32 35"   --->   Operation 71 'partselect' 'out_val_V_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 72 [1/1] (0.00ns)   --->   "%sext_ln818_2 = sext i31 %out_val_V_2"   --->   Operation 72 'sext' 'sext_ln818_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 73 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_100 = mul i36 %sext_ln1270_36, i36 %sext_ln1270"   --->   Operation 73 'mul' 'r_V_100' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 74 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_101 = mul i36 %sext_ln1270_36, i36 %sext_ln1270_35"   --->   Operation 74 'mul' 'r_V_101' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 75 [1/1] (0.00ns)   --->   "%trunc_ln818_4 = partselect i31 @_ssdm_op_PartSelect.i31.i36.i32.i32, i36 %r_V_101, i32 5, i32 35"   --->   Operation 75 'partselect' 'trunc_ln818_4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 76 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i36.i32, i36 %r_V_98, i32 5" [optical_flow.cpp:254]   --->   Operation 76 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 77 [1/1] (0.00ns)   --->   "%tmp_1 = partselect i30 @_ssdm_op_PartSelect.i30.i36.i32.i32, i36 %r_V_98, i32 6, i32 35" [optical_flow.cpp:254]   --->   Operation 77 'partselect' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 78 [1/1] (0.00ns)   --->   "%sext_ln254 = sext i30 %tmp_1" [optical_flow.cpp:254]   --->   Operation 78 'sext' 'sext_ln254' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 79 [1/1] (0.00ns)   --->   "%tmp_s = partselect i31 @_ssdm_op_PartSelect.i31.i36.i32.i32, i36 %r_V_100, i32 5, i32 35" [optical_flow.cpp:254]   --->   Operation 79 'partselect' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 80 [1/1] (0.00ns)   --->   "%tmp_3 = bitconcatenate i159 @_ssdm_op_BitConcatenate.i159.i31.i32.i31.i1.i32.i32, i31 %tmp_s, i32 %sext_ln818_2, i31 %sext_ln254, i1 %tmp, i32 %sext_ln818_1, i32 %sext_ln818" [optical_flow.cpp:254]   --->   Operation 80 'bitconcatenate' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 81 [1/1] (0.00ns)   --->   "%sext_ln254_1 = sext i159 %tmp_3" [optical_flow.cpp:254]   --->   Operation 81 'sext' 'sext_ln254_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 82 [1/1] (0.00ns)   --->   "%tmp_4 = bitconcatenate i191 @_ssdm_op_BitConcatenate.i191.i31.i160, i31 %trunc_ln818_4, i160 %sext_ln254_1" [optical_flow.cpp:254]   --->   Operation 82 'bitconcatenate' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 83 [1/1] (0.00ns)   --->   "%sext_ln254_2 = sext i191 %tmp_4" [optical_flow.cpp:254]   --->   Operation 83 'sext' 'sext_ln254_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 84 [1/1] (0.98ns)   --->   "%write_ln254 = write void @_ssdm_op_Write.ap_fifo.volatile.i192P0A, i192 %out_product, i192 %sext_ln254_2" [optical_flow.cpp:254]   --->   Operation 84 'write' 'write_ln254' <Predicate = true> <Delay = 0.98> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 0.98> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 192> <Depth = 1024> <FIFO>
ST_5 : Operation 85 [1/1] (0.00ns)   --->   "%br_ln240 = br void %for.body4.i" [optical_flow.cpp:240]   --->   Operation 85 'br' 'br_ln240' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 1.19ns
The critical path consists of the following:
	'alloca' operation ('indvar_flatten') [5]  (0 ns)
	'load' operation ('indvar_flatten_load', optical_flow.cpp:238) on local variable 'indvar_flatten' [25]  (0 ns)
	'add' operation ('add_ln238', optical_flow.cpp:238) [27]  (0.803 ns)
	'store' operation ('store_ln240', optical_flow.cpp:240) of variable 'add_ln238', optical_flow.cpp:238 on local variable 'indvar_flatten' [65]  (0.387 ns)

 <State 2>: 1.73ns
The critical path consists of the following:
	fifo read operation ('grad.x.V', optical_flow.cpp:243) on port 'filtered_gradient_x_V' (optical_flow.cpp:243) [34]  (1.19 ns)
	'mul' operation of DSP[41] ('r.V') [41]  (0.535 ns)

 <State 3>: 0.535ns
The critical path consists of the following:
	'mul' operation of DSP[41] ('r.V') [41]  (0.535 ns)

 <State 4>: 0.535ns
The critical path consists of the following:
	'mul' operation of DSP[41] ('r.V') [41]  (0.535 ns)

 <State 5>: 0.989ns
The critical path consists of the following:
	'mul' operation of DSP[41] ('r.V') [41]  (0 ns)
	fifo write operation ('write_ln254', optical_flow.cpp:254) on port 'out_product' (optical_flow.cpp:254) [64]  (0.989 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
