{"Source Block": ["hdl/library/util_dacfifo/util_dacfifo.v@88:98@HdlIdDef", "  input                               bypass;\n\n  // internal registers\n\n  reg     [(ADDRESS_WIDTH-1):0]       dma_waddr = 'b0;\n  reg     [(ADDRESS_WIDTH-1):0]       dma_lastaddr = 'b0;\n  reg     [(ADDRESS_WIDTH-1):0]       dac_lastaddr_d = 'b0;\n  reg     [(ADDRESS_WIDTH-1):0]       dac_lastaddr_2d = 'b0;\n  reg                                 dma_xfer_req_ff = 1'b0;\n  reg                                 dma_ready_d = 1'b0;\n\n"], "Clone Blocks": [["hdl/library/util_dacfifo/util_dacfifo.v@87:97", "\n  input                               bypass;\n\n  // internal registers\n\n  reg     [(ADDRESS_WIDTH-1):0]       dma_waddr = 'b0;\n  reg     [(ADDRESS_WIDTH-1):0]       dma_lastaddr = 'b0;\n  reg     [(ADDRESS_WIDTH-1):0]       dac_lastaddr_d = 'b0;\n  reg     [(ADDRESS_WIDTH-1):0]       dac_lastaddr_2d = 'b0;\n  reg                                 dma_xfer_req_ff = 1'b0;\n  reg                                 dma_ready_d = 1'b0;\n"], ["hdl/library/util_dacfifo/util_dacfifo.v@95:105", "  reg     [(ADDRESS_WIDTH-1):0]       dac_lastaddr_2d = 'b0;\n  reg                                 dma_xfer_req_ff = 1'b0;\n  reg                                 dma_ready_d = 1'b0;\n\n  reg     [(ADDRESS_WIDTH-1):0]       dac_raddr = 'b0;\n  reg                                 dma_xfer_out = 1'b0;\n  reg     [ 2:0]                      dac_xfer_out_m = 3'b0;\n\n  // internal wires\n\n  wire                                dma_wren;\n"], ["hdl/library/util_dacfifo/util_dacfifo.v@89:99", "\n  // internal registers\n\n  reg     [(ADDRESS_WIDTH-1):0]       dma_waddr = 'b0;\n  reg     [(ADDRESS_WIDTH-1):0]       dma_lastaddr = 'b0;\n  reg     [(ADDRESS_WIDTH-1):0]       dac_lastaddr_d = 'b0;\n  reg     [(ADDRESS_WIDTH-1):0]       dac_lastaddr_2d = 'b0;\n  reg                                 dma_xfer_req_ff = 1'b0;\n  reg                                 dma_ready_d = 1'b0;\n\n  reg     [(ADDRESS_WIDTH-1):0]       dac_raddr = 'b0;\n"], ["hdl/library/util_dacfifo/util_dacfifo.v@90:100", "  // internal registers\n\n  reg     [(ADDRESS_WIDTH-1):0]       dma_waddr = 'b0;\n  reg     [(ADDRESS_WIDTH-1):0]       dma_lastaddr = 'b0;\n  reg     [(ADDRESS_WIDTH-1):0]       dac_lastaddr_d = 'b0;\n  reg     [(ADDRESS_WIDTH-1):0]       dac_lastaddr_2d = 'b0;\n  reg                                 dma_xfer_req_ff = 1'b0;\n  reg                                 dma_ready_d = 1'b0;\n\n  reg     [(ADDRESS_WIDTH-1):0]       dac_raddr = 'b0;\n  reg                                 dma_xfer_out = 1'b0;\n"], ["hdl/library/util_dacfifo/util_dacfifo.v@94:104", "  reg     [(ADDRESS_WIDTH-1):0]       dac_lastaddr_d = 'b0;\n  reg     [(ADDRESS_WIDTH-1):0]       dac_lastaddr_2d = 'b0;\n  reg                                 dma_xfer_req_ff = 1'b0;\n  reg                                 dma_ready_d = 1'b0;\n\n  reg     [(ADDRESS_WIDTH-1):0]       dac_raddr = 'b0;\n  reg                                 dma_xfer_out = 1'b0;\n  reg     [ 2:0]                      dac_xfer_out_m = 3'b0;\n\n  // internal wires\n\n"]], "Diff Content": {"Delete": [[93, "  reg     [(ADDRESS_WIDTH-1):0]       dma_lastaddr = 'b0;\n"]], "Add": []}}