
EE4065_HW3.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00002b90  080001c4  080001c4  000011c4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000020  08002d54  08002d54  00003d54  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08002d74  08002d74  0000400c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08002d74  08002d74  00003d74  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08002d7c  08002d7c  0000400c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08002d7c  08002d7c  00003d7c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08002d80  08002d80  00003d80  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000000c  20000000  08002d84  00004000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00014078  2000000c  08002d90  0000400c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20014084  08002d90  00004084  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000400c  2**0
                  CONTENTS, READONLY
 12 .debug_info   00008bb3  00000000  00000000  0000403c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000017da  00000000  00000000  0000cbef  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000730  00000000  00000000  0000e3d0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000589  00000000  00000000  0000eb00  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002102c  00000000  00000000  0000f089  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00009dbf  00000000  00000000  000300b5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000c87fd  00000000  00000000  00039e74  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  00102671  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00001c18  00000000  00000000  001026b4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000006e  00000000  00000000  001042cc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001c4 <__do_global_dtors_aux>:
 80001c4:	b510      	push	{r4, lr}
 80001c6:	4c05      	ldr	r4, [pc, #20]	@ (80001dc <__do_global_dtors_aux+0x18>)
 80001c8:	7823      	ldrb	r3, [r4, #0]
 80001ca:	b933      	cbnz	r3, 80001da <__do_global_dtors_aux+0x16>
 80001cc:	4b04      	ldr	r3, [pc, #16]	@ (80001e0 <__do_global_dtors_aux+0x1c>)
 80001ce:	b113      	cbz	r3, 80001d6 <__do_global_dtors_aux+0x12>
 80001d0:	4804      	ldr	r0, [pc, #16]	@ (80001e4 <__do_global_dtors_aux+0x20>)
 80001d2:	f3af 8000 	nop.w
 80001d6:	2301      	movs	r3, #1
 80001d8:	7023      	strb	r3, [r4, #0]
 80001da:	bd10      	pop	{r4, pc}
 80001dc:	2000000c 	.word	0x2000000c
 80001e0:	00000000 	.word	0x00000000
 80001e4:	08002d3c 	.word	0x08002d3c

080001e8 <frame_dummy>:
 80001e8:	b508      	push	{r3, lr}
 80001ea:	4b03      	ldr	r3, [pc, #12]	@ (80001f8 <frame_dummy+0x10>)
 80001ec:	b11b      	cbz	r3, 80001f6 <frame_dummy+0xe>
 80001ee:	4903      	ldr	r1, [pc, #12]	@ (80001fc <frame_dummy+0x14>)
 80001f0:	4803      	ldr	r0, [pc, #12]	@ (8000200 <frame_dummy+0x18>)
 80001f2:	f3af 8000 	nop.w
 80001f6:	bd08      	pop	{r3, pc}
 80001f8:	00000000 	.word	0x00000000
 80001fc:	20000010 	.word	0x20000010
 8000200:	08002d3c 	.word	0x08002d3c

08000204 <__aeabi_uldivmod>:
 8000204:	b953      	cbnz	r3, 800021c <__aeabi_uldivmod+0x18>
 8000206:	b94a      	cbnz	r2, 800021c <__aeabi_uldivmod+0x18>
 8000208:	2900      	cmp	r1, #0
 800020a:	bf08      	it	eq
 800020c:	2800      	cmpeq	r0, #0
 800020e:	bf1c      	itt	ne
 8000210:	f04f 31ff 	movne.w	r1, #4294967295
 8000214:	f04f 30ff 	movne.w	r0, #4294967295
 8000218:	f000 b988 	b.w	800052c <__aeabi_idiv0>
 800021c:	f1ad 0c08 	sub.w	ip, sp, #8
 8000220:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000224:	f000 f806 	bl	8000234 <__udivmoddi4>
 8000228:	f8dd e004 	ldr.w	lr, [sp, #4]
 800022c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000230:	b004      	add	sp, #16
 8000232:	4770      	bx	lr

08000234 <__udivmoddi4>:
 8000234:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000238:	9d08      	ldr	r5, [sp, #32]
 800023a:	468e      	mov	lr, r1
 800023c:	4604      	mov	r4, r0
 800023e:	4688      	mov	r8, r1
 8000240:	2b00      	cmp	r3, #0
 8000242:	d14a      	bne.n	80002da <__udivmoddi4+0xa6>
 8000244:	428a      	cmp	r2, r1
 8000246:	4617      	mov	r7, r2
 8000248:	d962      	bls.n	8000310 <__udivmoddi4+0xdc>
 800024a:	fab2 f682 	clz	r6, r2
 800024e:	b14e      	cbz	r6, 8000264 <__udivmoddi4+0x30>
 8000250:	f1c6 0320 	rsb	r3, r6, #32
 8000254:	fa01 f806 	lsl.w	r8, r1, r6
 8000258:	fa20 f303 	lsr.w	r3, r0, r3
 800025c:	40b7      	lsls	r7, r6
 800025e:	ea43 0808 	orr.w	r8, r3, r8
 8000262:	40b4      	lsls	r4, r6
 8000264:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000268:	fa1f fc87 	uxth.w	ip, r7
 800026c:	fbb8 f1fe 	udiv	r1, r8, lr
 8000270:	0c23      	lsrs	r3, r4, #16
 8000272:	fb0e 8811 	mls	r8, lr, r1, r8
 8000276:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 800027a:	fb01 f20c 	mul.w	r2, r1, ip
 800027e:	429a      	cmp	r2, r3
 8000280:	d909      	bls.n	8000296 <__udivmoddi4+0x62>
 8000282:	18fb      	adds	r3, r7, r3
 8000284:	f101 30ff 	add.w	r0, r1, #4294967295
 8000288:	f080 80ea 	bcs.w	8000460 <__udivmoddi4+0x22c>
 800028c:	429a      	cmp	r2, r3
 800028e:	f240 80e7 	bls.w	8000460 <__udivmoddi4+0x22c>
 8000292:	3902      	subs	r1, #2
 8000294:	443b      	add	r3, r7
 8000296:	1a9a      	subs	r2, r3, r2
 8000298:	b2a3      	uxth	r3, r4
 800029a:	fbb2 f0fe 	udiv	r0, r2, lr
 800029e:	fb0e 2210 	mls	r2, lr, r0, r2
 80002a2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80002a6:	fb00 fc0c 	mul.w	ip, r0, ip
 80002aa:	459c      	cmp	ip, r3
 80002ac:	d909      	bls.n	80002c2 <__udivmoddi4+0x8e>
 80002ae:	18fb      	adds	r3, r7, r3
 80002b0:	f100 32ff 	add.w	r2, r0, #4294967295
 80002b4:	f080 80d6 	bcs.w	8000464 <__udivmoddi4+0x230>
 80002b8:	459c      	cmp	ip, r3
 80002ba:	f240 80d3 	bls.w	8000464 <__udivmoddi4+0x230>
 80002be:	443b      	add	r3, r7
 80002c0:	3802      	subs	r0, #2
 80002c2:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 80002c6:	eba3 030c 	sub.w	r3, r3, ip
 80002ca:	2100      	movs	r1, #0
 80002cc:	b11d      	cbz	r5, 80002d6 <__udivmoddi4+0xa2>
 80002ce:	40f3      	lsrs	r3, r6
 80002d0:	2200      	movs	r2, #0
 80002d2:	e9c5 3200 	strd	r3, r2, [r5]
 80002d6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002da:	428b      	cmp	r3, r1
 80002dc:	d905      	bls.n	80002ea <__udivmoddi4+0xb6>
 80002de:	b10d      	cbz	r5, 80002e4 <__udivmoddi4+0xb0>
 80002e0:	e9c5 0100 	strd	r0, r1, [r5]
 80002e4:	2100      	movs	r1, #0
 80002e6:	4608      	mov	r0, r1
 80002e8:	e7f5      	b.n	80002d6 <__udivmoddi4+0xa2>
 80002ea:	fab3 f183 	clz	r1, r3
 80002ee:	2900      	cmp	r1, #0
 80002f0:	d146      	bne.n	8000380 <__udivmoddi4+0x14c>
 80002f2:	4573      	cmp	r3, lr
 80002f4:	d302      	bcc.n	80002fc <__udivmoddi4+0xc8>
 80002f6:	4282      	cmp	r2, r0
 80002f8:	f200 8105 	bhi.w	8000506 <__udivmoddi4+0x2d2>
 80002fc:	1a84      	subs	r4, r0, r2
 80002fe:	eb6e 0203 	sbc.w	r2, lr, r3
 8000302:	2001      	movs	r0, #1
 8000304:	4690      	mov	r8, r2
 8000306:	2d00      	cmp	r5, #0
 8000308:	d0e5      	beq.n	80002d6 <__udivmoddi4+0xa2>
 800030a:	e9c5 4800 	strd	r4, r8, [r5]
 800030e:	e7e2      	b.n	80002d6 <__udivmoddi4+0xa2>
 8000310:	2a00      	cmp	r2, #0
 8000312:	f000 8090 	beq.w	8000436 <__udivmoddi4+0x202>
 8000316:	fab2 f682 	clz	r6, r2
 800031a:	2e00      	cmp	r6, #0
 800031c:	f040 80a4 	bne.w	8000468 <__udivmoddi4+0x234>
 8000320:	1a8a      	subs	r2, r1, r2
 8000322:	0c03      	lsrs	r3, r0, #16
 8000324:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000328:	b280      	uxth	r0, r0
 800032a:	b2bc      	uxth	r4, r7
 800032c:	2101      	movs	r1, #1
 800032e:	fbb2 fcfe 	udiv	ip, r2, lr
 8000332:	fb0e 221c 	mls	r2, lr, ip, r2
 8000336:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800033a:	fb04 f20c 	mul.w	r2, r4, ip
 800033e:	429a      	cmp	r2, r3
 8000340:	d907      	bls.n	8000352 <__udivmoddi4+0x11e>
 8000342:	18fb      	adds	r3, r7, r3
 8000344:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000348:	d202      	bcs.n	8000350 <__udivmoddi4+0x11c>
 800034a:	429a      	cmp	r2, r3
 800034c:	f200 80e0 	bhi.w	8000510 <__udivmoddi4+0x2dc>
 8000350:	46c4      	mov	ip, r8
 8000352:	1a9b      	subs	r3, r3, r2
 8000354:	fbb3 f2fe 	udiv	r2, r3, lr
 8000358:	fb0e 3312 	mls	r3, lr, r2, r3
 800035c:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000360:	fb02 f404 	mul.w	r4, r2, r4
 8000364:	429c      	cmp	r4, r3
 8000366:	d907      	bls.n	8000378 <__udivmoddi4+0x144>
 8000368:	18fb      	adds	r3, r7, r3
 800036a:	f102 30ff 	add.w	r0, r2, #4294967295
 800036e:	d202      	bcs.n	8000376 <__udivmoddi4+0x142>
 8000370:	429c      	cmp	r4, r3
 8000372:	f200 80ca 	bhi.w	800050a <__udivmoddi4+0x2d6>
 8000376:	4602      	mov	r2, r0
 8000378:	1b1b      	subs	r3, r3, r4
 800037a:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 800037e:	e7a5      	b.n	80002cc <__udivmoddi4+0x98>
 8000380:	f1c1 0620 	rsb	r6, r1, #32
 8000384:	408b      	lsls	r3, r1
 8000386:	fa22 f706 	lsr.w	r7, r2, r6
 800038a:	431f      	orrs	r7, r3
 800038c:	fa0e f401 	lsl.w	r4, lr, r1
 8000390:	fa20 f306 	lsr.w	r3, r0, r6
 8000394:	fa2e fe06 	lsr.w	lr, lr, r6
 8000398:	ea4f 4917 	mov.w	r9, r7, lsr #16
 800039c:	4323      	orrs	r3, r4
 800039e:	fa00 f801 	lsl.w	r8, r0, r1
 80003a2:	fa1f fc87 	uxth.w	ip, r7
 80003a6:	fbbe f0f9 	udiv	r0, lr, r9
 80003aa:	0c1c      	lsrs	r4, r3, #16
 80003ac:	fb09 ee10 	mls	lr, r9, r0, lr
 80003b0:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 80003b4:	fb00 fe0c 	mul.w	lr, r0, ip
 80003b8:	45a6      	cmp	lr, r4
 80003ba:	fa02 f201 	lsl.w	r2, r2, r1
 80003be:	d909      	bls.n	80003d4 <__udivmoddi4+0x1a0>
 80003c0:	193c      	adds	r4, r7, r4
 80003c2:	f100 3aff 	add.w	sl, r0, #4294967295
 80003c6:	f080 809c 	bcs.w	8000502 <__udivmoddi4+0x2ce>
 80003ca:	45a6      	cmp	lr, r4
 80003cc:	f240 8099 	bls.w	8000502 <__udivmoddi4+0x2ce>
 80003d0:	3802      	subs	r0, #2
 80003d2:	443c      	add	r4, r7
 80003d4:	eba4 040e 	sub.w	r4, r4, lr
 80003d8:	fa1f fe83 	uxth.w	lr, r3
 80003dc:	fbb4 f3f9 	udiv	r3, r4, r9
 80003e0:	fb09 4413 	mls	r4, r9, r3, r4
 80003e4:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 80003e8:	fb03 fc0c 	mul.w	ip, r3, ip
 80003ec:	45a4      	cmp	ip, r4
 80003ee:	d908      	bls.n	8000402 <__udivmoddi4+0x1ce>
 80003f0:	193c      	adds	r4, r7, r4
 80003f2:	f103 3eff 	add.w	lr, r3, #4294967295
 80003f6:	f080 8082 	bcs.w	80004fe <__udivmoddi4+0x2ca>
 80003fa:	45a4      	cmp	ip, r4
 80003fc:	d97f      	bls.n	80004fe <__udivmoddi4+0x2ca>
 80003fe:	3b02      	subs	r3, #2
 8000400:	443c      	add	r4, r7
 8000402:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000406:	eba4 040c 	sub.w	r4, r4, ip
 800040a:	fba0 ec02 	umull	lr, ip, r0, r2
 800040e:	4564      	cmp	r4, ip
 8000410:	4673      	mov	r3, lr
 8000412:	46e1      	mov	r9, ip
 8000414:	d362      	bcc.n	80004dc <__udivmoddi4+0x2a8>
 8000416:	d05f      	beq.n	80004d8 <__udivmoddi4+0x2a4>
 8000418:	b15d      	cbz	r5, 8000432 <__udivmoddi4+0x1fe>
 800041a:	ebb8 0203 	subs.w	r2, r8, r3
 800041e:	eb64 0409 	sbc.w	r4, r4, r9
 8000422:	fa04 f606 	lsl.w	r6, r4, r6
 8000426:	fa22 f301 	lsr.w	r3, r2, r1
 800042a:	431e      	orrs	r6, r3
 800042c:	40cc      	lsrs	r4, r1
 800042e:	e9c5 6400 	strd	r6, r4, [r5]
 8000432:	2100      	movs	r1, #0
 8000434:	e74f      	b.n	80002d6 <__udivmoddi4+0xa2>
 8000436:	fbb1 fcf2 	udiv	ip, r1, r2
 800043a:	0c01      	lsrs	r1, r0, #16
 800043c:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000440:	b280      	uxth	r0, r0
 8000442:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000446:	463b      	mov	r3, r7
 8000448:	4638      	mov	r0, r7
 800044a:	463c      	mov	r4, r7
 800044c:	46b8      	mov	r8, r7
 800044e:	46be      	mov	lr, r7
 8000450:	2620      	movs	r6, #32
 8000452:	fbb1 f1f7 	udiv	r1, r1, r7
 8000456:	eba2 0208 	sub.w	r2, r2, r8
 800045a:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 800045e:	e766      	b.n	800032e <__udivmoddi4+0xfa>
 8000460:	4601      	mov	r1, r0
 8000462:	e718      	b.n	8000296 <__udivmoddi4+0x62>
 8000464:	4610      	mov	r0, r2
 8000466:	e72c      	b.n	80002c2 <__udivmoddi4+0x8e>
 8000468:	f1c6 0220 	rsb	r2, r6, #32
 800046c:	fa2e f302 	lsr.w	r3, lr, r2
 8000470:	40b7      	lsls	r7, r6
 8000472:	40b1      	lsls	r1, r6
 8000474:	fa20 f202 	lsr.w	r2, r0, r2
 8000478:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 800047c:	430a      	orrs	r2, r1
 800047e:	fbb3 f8fe 	udiv	r8, r3, lr
 8000482:	b2bc      	uxth	r4, r7
 8000484:	fb0e 3318 	mls	r3, lr, r8, r3
 8000488:	0c11      	lsrs	r1, r2, #16
 800048a:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800048e:	fb08 f904 	mul.w	r9, r8, r4
 8000492:	40b0      	lsls	r0, r6
 8000494:	4589      	cmp	r9, r1
 8000496:	ea4f 4310 	mov.w	r3, r0, lsr #16
 800049a:	b280      	uxth	r0, r0
 800049c:	d93e      	bls.n	800051c <__udivmoddi4+0x2e8>
 800049e:	1879      	adds	r1, r7, r1
 80004a0:	f108 3cff 	add.w	ip, r8, #4294967295
 80004a4:	d201      	bcs.n	80004aa <__udivmoddi4+0x276>
 80004a6:	4589      	cmp	r9, r1
 80004a8:	d81f      	bhi.n	80004ea <__udivmoddi4+0x2b6>
 80004aa:	eba1 0109 	sub.w	r1, r1, r9
 80004ae:	fbb1 f9fe 	udiv	r9, r1, lr
 80004b2:	fb09 f804 	mul.w	r8, r9, r4
 80004b6:	fb0e 1119 	mls	r1, lr, r9, r1
 80004ba:	b292      	uxth	r2, r2
 80004bc:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 80004c0:	4542      	cmp	r2, r8
 80004c2:	d229      	bcs.n	8000518 <__udivmoddi4+0x2e4>
 80004c4:	18ba      	adds	r2, r7, r2
 80004c6:	f109 31ff 	add.w	r1, r9, #4294967295
 80004ca:	d2c4      	bcs.n	8000456 <__udivmoddi4+0x222>
 80004cc:	4542      	cmp	r2, r8
 80004ce:	d2c2      	bcs.n	8000456 <__udivmoddi4+0x222>
 80004d0:	f1a9 0102 	sub.w	r1, r9, #2
 80004d4:	443a      	add	r2, r7
 80004d6:	e7be      	b.n	8000456 <__udivmoddi4+0x222>
 80004d8:	45f0      	cmp	r8, lr
 80004da:	d29d      	bcs.n	8000418 <__udivmoddi4+0x1e4>
 80004dc:	ebbe 0302 	subs.w	r3, lr, r2
 80004e0:	eb6c 0c07 	sbc.w	ip, ip, r7
 80004e4:	3801      	subs	r0, #1
 80004e6:	46e1      	mov	r9, ip
 80004e8:	e796      	b.n	8000418 <__udivmoddi4+0x1e4>
 80004ea:	eba7 0909 	sub.w	r9, r7, r9
 80004ee:	4449      	add	r1, r9
 80004f0:	f1a8 0c02 	sub.w	ip, r8, #2
 80004f4:	fbb1 f9fe 	udiv	r9, r1, lr
 80004f8:	fb09 f804 	mul.w	r8, r9, r4
 80004fc:	e7db      	b.n	80004b6 <__udivmoddi4+0x282>
 80004fe:	4673      	mov	r3, lr
 8000500:	e77f      	b.n	8000402 <__udivmoddi4+0x1ce>
 8000502:	4650      	mov	r0, sl
 8000504:	e766      	b.n	80003d4 <__udivmoddi4+0x1a0>
 8000506:	4608      	mov	r0, r1
 8000508:	e6fd      	b.n	8000306 <__udivmoddi4+0xd2>
 800050a:	443b      	add	r3, r7
 800050c:	3a02      	subs	r2, #2
 800050e:	e733      	b.n	8000378 <__udivmoddi4+0x144>
 8000510:	f1ac 0c02 	sub.w	ip, ip, #2
 8000514:	443b      	add	r3, r7
 8000516:	e71c      	b.n	8000352 <__udivmoddi4+0x11e>
 8000518:	4649      	mov	r1, r9
 800051a:	e79c      	b.n	8000456 <__udivmoddi4+0x222>
 800051c:	eba1 0109 	sub.w	r1, r1, r9
 8000520:	46c4      	mov	ip, r8
 8000522:	fbb1 f9fe 	udiv	r9, r1, lr
 8000526:	fb09 f804 	mul.w	r8, r9, r4
 800052a:	e7c4      	b.n	80004b6 <__udivmoddi4+0x282>

0800052c <__aeabi_idiv0>:
 800052c:	4770      	bx	lr
 800052e:	bf00      	nop

08000530 <LIB_IMAGE_InitStruct>:
  * @param width   width of the image
  * @param format  Choose IMAGE_FORMAT_GRAYSCALE, IMAGE_FORMAT_RGB565, or IMAGE_FORMAT_RGB888
  * @retval 0 if successfully initialized
  */
int8_t LIB_IMAGE_InitStruct(IMAGE_HandleTypeDef * img, uint8_t *pImg, uint16_t height, uint16_t width, IMAGE_Format format)
{
 8000530:	b480      	push	{r7}
 8000532:	b085      	sub	sp, #20
 8000534:	af00      	add	r7, sp, #0
 8000536:	60f8      	str	r0, [r7, #12]
 8000538:	60b9      	str	r1, [r7, #8]
 800053a:	4611      	mov	r1, r2
 800053c:	461a      	mov	r2, r3
 800053e:	460b      	mov	r3, r1
 8000540:	80fb      	strh	r3, [r7, #6]
 8000542:	4613      	mov	r3, r2
 8000544:	80bb      	strh	r3, [r7, #4]
	__LIB_IMAGE_CHECK_PARAM(img);
 8000546:	68fb      	ldr	r3, [r7, #12]
 8000548:	2b00      	cmp	r3, #0
 800054a:	d102      	bne.n	8000552 <LIB_IMAGE_InitStruct+0x22>
 800054c:	f04f 33ff 	mov.w	r3, #4294967295
 8000550:	e031      	b.n	80005b6 <LIB_IMAGE_InitStruct+0x86>
	__LIB_IMAGE_CHECK_PARAM(pImg);
 8000552:	68bb      	ldr	r3, [r7, #8]
 8000554:	2b00      	cmp	r3, #0
 8000556:	d102      	bne.n	800055e <LIB_IMAGE_InitStruct+0x2e>
 8000558:	f04f 33ff 	mov.w	r3, #4294967295
 800055c:	e02b      	b.n	80005b6 <LIB_IMAGE_InitStruct+0x86>
	__LIB_IMAGE_CHECK_PARAM(format);
 800055e:	7e3b      	ldrb	r3, [r7, #24]
 8000560:	2b00      	cmp	r3, #0
 8000562:	d102      	bne.n	800056a <LIB_IMAGE_InitStruct+0x3a>
 8000564:	f04f 33ff 	mov.w	r3, #4294967295
 8000568:	e025      	b.n	80005b6 <LIB_IMAGE_InitStruct+0x86>
	__LIB_IMAGE_CHECK_PARAM(width);
 800056a:	88bb      	ldrh	r3, [r7, #4]
 800056c:	2b00      	cmp	r3, #0
 800056e:	d102      	bne.n	8000576 <LIB_IMAGE_InitStruct+0x46>
 8000570:	f04f 33ff 	mov.w	r3, #4294967295
 8000574:	e01f      	b.n	80005b6 <LIB_IMAGE_InitStruct+0x86>
	__LIB_IMAGE_CHECK_PARAM(height);
 8000576:	88fb      	ldrh	r3, [r7, #6]
 8000578:	2b00      	cmp	r3, #0
 800057a:	d102      	bne.n	8000582 <LIB_IMAGE_InitStruct+0x52>
 800057c:	f04f 33ff 	mov.w	r3, #4294967295
 8000580:	e019      	b.n	80005b6 <LIB_IMAGE_InitStruct+0x86>
	img->format = format;
 8000582:	68fb      	ldr	r3, [r7, #12]
 8000584:	7e3a      	ldrb	r2, [r7, #24]
 8000586:	721a      	strb	r2, [r3, #8]
	img->height = height;
 8000588:	68fb      	ldr	r3, [r7, #12]
 800058a:	88fa      	ldrh	r2, [r7, #6]
 800058c:	80da      	strh	r2, [r3, #6]
	img->width 	= width;
 800058e:	68fb      	ldr	r3, [r7, #12]
 8000590:	88ba      	ldrh	r2, [r7, #4]
 8000592:	809a      	strh	r2, [r3, #4]
	img->pData 	= pImg;
 8000594:	68fb      	ldr	r3, [r7, #12]
 8000596:	68ba      	ldr	r2, [r7, #8]
 8000598:	601a      	str	r2, [r3, #0]
	img->size 	= (uint32_t)img->format * (uint32_t)img->height * (uint32_t)img->width;
 800059a:	68fb      	ldr	r3, [r7, #12]
 800059c:	7a1b      	ldrb	r3, [r3, #8]
 800059e:	461a      	mov	r2, r3
 80005a0:	68fb      	ldr	r3, [r7, #12]
 80005a2:	88db      	ldrh	r3, [r3, #6]
 80005a4:	fb02 f303 	mul.w	r3, r2, r3
 80005a8:	68fa      	ldr	r2, [r7, #12]
 80005aa:	8892      	ldrh	r2, [r2, #4]
 80005ac:	fb03 f202 	mul.w	r2, r3, r2
 80005b0:	68fb      	ldr	r3, [r7, #12]
 80005b2:	60da      	str	r2, [r3, #12]
	return IMAGE_OK;
 80005b4:	2300      	movs	r3, #0
}
 80005b6:	4618      	mov	r0, r3
 80005b8:	3714      	adds	r7, #20
 80005ba:	46bd      	mov	sp, r7
 80005bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005c0:	4770      	bx	lr
	...

080005c4 <LIB_SERIAL_IMG_Transmit>:
  * @brief Transmits an image with its required information
  * @param img Pointer to image structure
  * @retval 0 if successfully transmitted
  */
int8_t LIB_SERIAL_IMG_Transmit(IMAGE_HandleTypeDef * img)
{
 80005c4:	b580      	push	{r7, lr}
 80005c6:	b088      	sub	sp, #32
 80005c8:	af00      	add	r7, sp, #0
 80005ca:	6078      	str	r0, [r7, #4]
	uint8_t __header[3] = "STW", __count = 0;
 80005cc:	4a34      	ldr	r2, [pc, #208]	@ (80006a0 <LIB_SERIAL_IMG_Transmit+0xdc>)
 80005ce:	f107 030c 	add.w	r3, r7, #12
 80005d2:	6812      	ldr	r2, [r2, #0]
 80005d4:	4611      	mov	r1, r2
 80005d6:	8019      	strh	r1, [r3, #0]
 80005d8:	3302      	adds	r3, #2
 80005da:	0c12      	lsrs	r2, r2, #16
 80005dc:	701a      	strb	r2, [r3, #0]
 80005de:	2300      	movs	r3, #0
 80005e0:	77fb      	strb	r3, [r7, #31]
	uint16_t __quotient = 0, __remainder = 0;
 80005e2:	2300      	movs	r3, #0
 80005e4:	82fb      	strh	r3, [r7, #22]
 80005e6:	2300      	movs	r3, #0
 80005e8:	82bb      	strh	r3, [r7, #20]
	uint16_t divisor = UINT16_MAX;
 80005ea:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80005ee:	827b      	strh	r3, [r7, #18]
	uint8_t * __pData = img->pData;
 80005f0:	687b      	ldr	r3, [r7, #4]
 80005f2:	681b      	ldr	r3, [r3, #0]
 80005f4:	61bb      	str	r3, [r7, #24]

	__quotient 	= img->size / divisor;
 80005f6:	687b      	ldr	r3, [r7, #4]
 80005f8:	68da      	ldr	r2, [r3, #12]
 80005fa:	8a7b      	ldrh	r3, [r7, #18]
 80005fc:	fbb2 f3f3 	udiv	r3, r2, r3
 8000600:	82fb      	strh	r3, [r7, #22]
	__remainder = img->size % divisor;
 8000602:	687b      	ldr	r3, [r7, #4]
 8000604:	68db      	ldr	r3, [r3, #12]
 8000606:	8a7a      	ldrh	r2, [r7, #18]
 8000608:	fbb3 f1f2 	udiv	r1, r3, r2
 800060c:	fb01 f202 	mul.w	r2, r1, r2
 8000610:	1a9b      	subs	r3, r3, r2
 8000612:	82bb      	strh	r3, [r7, #20]

	HAL_UART_Transmit(&__huart, __header, 3, 10);
 8000614:	f107 010c 	add.w	r1, r7, #12
 8000618:	230a      	movs	r3, #10
 800061a:	2203      	movs	r2, #3
 800061c:	4821      	ldr	r0, [pc, #132]	@ (80006a4 <LIB_SERIAL_IMG_Transmit+0xe0>)
 800061e:	f001 ff0f 	bl	8002440 <HAL_UART_Transmit>
	HAL_UART_Transmit(&__huart, (uint8_t*)&img->height, 2, 10);
 8000622:	687b      	ldr	r3, [r7, #4]
 8000624:	1d99      	adds	r1, r3, #6
 8000626:	230a      	movs	r3, #10
 8000628:	2202      	movs	r2, #2
 800062a:	481e      	ldr	r0, [pc, #120]	@ (80006a4 <LIB_SERIAL_IMG_Transmit+0xe0>)
 800062c:	f001 ff08 	bl	8002440 <HAL_UART_Transmit>
	HAL_UART_Transmit(&__huart, (uint8_t*)&img->width,  2, 10);
 8000630:	687b      	ldr	r3, [r7, #4]
 8000632:	1d19      	adds	r1, r3, #4
 8000634:	230a      	movs	r3, #10
 8000636:	2202      	movs	r2, #2
 8000638:	481a      	ldr	r0, [pc, #104]	@ (80006a4 <LIB_SERIAL_IMG_Transmit+0xe0>)
 800063a:	f001 ff01 	bl	8002440 <HAL_UART_Transmit>
	HAL_UART_Transmit(&__huart, (uint8_t*)&img->format, 1, 10);
 800063e:	687b      	ldr	r3, [r7, #4]
 8000640:	f103 0108 	add.w	r1, r3, #8
 8000644:	230a      	movs	r3, #10
 8000646:	2201      	movs	r2, #1
 8000648:	4816      	ldr	r0, [pc, #88]	@ (80006a4 <LIB_SERIAL_IMG_Transmit+0xe0>)
 800064a:	f001 fef9 	bl	8002440 <HAL_UART_Transmit>
	while(__count < __quotient)
 800064e:	e00f      	b.n	8000670 <LIB_SERIAL_IMG_Transmit+0xac>
	{
		HAL_UART_Transmit(&__huart, __pData, UINT16_MAX, 1000);
 8000650:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000654:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8000658:	69b9      	ldr	r1, [r7, #24]
 800065a:	4812      	ldr	r0, [pc, #72]	@ (80006a4 <LIB_SERIAL_IMG_Transmit+0xe0>)
 800065c:	f001 fef0 	bl	8002440 <HAL_UART_Transmit>
		__count++;
 8000660:	7ffb      	ldrb	r3, [r7, #31]
 8000662:	3301      	adds	r3, #1
 8000664:	77fb      	strb	r3, [r7, #31]
		__pData += UINT16_MAX;
 8000666:	69bb      	ldr	r3, [r7, #24]
 8000668:	f503 437f 	add.w	r3, r3, #65280	@ 0xff00
 800066c:	33ff      	adds	r3, #255	@ 0xff
 800066e:	61bb      	str	r3, [r7, #24]
	while(__count < __quotient)
 8000670:	7ffb      	ldrb	r3, [r7, #31]
 8000672:	b29b      	uxth	r3, r3
 8000674:	8afa      	ldrh	r2, [r7, #22]
 8000676:	429a      	cmp	r2, r3
 8000678:	d8ea      	bhi.n	8000650 <LIB_SERIAL_IMG_Transmit+0x8c>
	}
	if (__remainder)
 800067a:	8abb      	ldrh	r3, [r7, #20]
 800067c:	2b00      	cmp	r3, #0
 800067e:	d006      	beq.n	800068e <LIB_SERIAL_IMG_Transmit+0xca>
	{
		HAL_UART_Transmit(&__huart, __pData, __remainder, 1000);
 8000680:	8aba      	ldrh	r2, [r7, #20]
 8000682:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000686:	69b9      	ldr	r1, [r7, #24]
 8000688:	4806      	ldr	r0, [pc, #24]	@ (80006a4 <LIB_SERIAL_IMG_Transmit+0xe0>)
 800068a:	f001 fed9 	bl	8002440 <HAL_UART_Transmit>
	}
	HAL_Delay(1);
 800068e:	2001      	movs	r0, #1
 8000690:	f000 fde6 	bl	8001260 <HAL_Delay>
	return SERIAL_OK;
 8000694:	2300      	movs	r3, #0
}
 8000696:	4618      	mov	r0, r3
 8000698:	3720      	adds	r7, #32
 800069a:	46bd      	mov	sp, r7
 800069c:	bd80      	pop	{r7, pc}
 800069e:	bf00      	nop
 80006a0:	08002d54 	.word	0x08002d54
 80006a4:	20000028 	.word	0x20000028

080006a8 <LIB_SERIAL_IMG_Receive>:
  * @brief Receives an image with its required information
  * @param img Pointer to image structure
  * @retval 0 if successfully transmitted
  */
int8_t LIB_SERIAL_IMG_Receive(IMAGE_HandleTypeDef * img)
{
 80006a8:	b580      	push	{r7, lr}
 80006aa:	b088      	sub	sp, #32
 80006ac:	af00      	add	r7, sp, #0
 80006ae:	6078      	str	r0, [r7, #4]
	uint8_t __header[3] = "STR", __count = 0;
 80006b0:	4a38      	ldr	r2, [pc, #224]	@ (8000794 <LIB_SERIAL_IMG_Receive+0xec>)
 80006b2:	f107 030c 	add.w	r3, r7, #12
 80006b6:	6812      	ldr	r2, [r2, #0]
 80006b8:	4611      	mov	r1, r2
 80006ba:	8019      	strh	r1, [r3, #0]
 80006bc:	3302      	adds	r3, #2
 80006be:	0c12      	lsrs	r2, r2, #16
 80006c0:	701a      	strb	r2, [r3, #0]
 80006c2:	2300      	movs	r3, #0
 80006c4:	77fb      	strb	r3, [r7, #31]
	uint16_t __quotient = 0, __remainder = 0;
 80006c6:	2300      	movs	r3, #0
 80006c8:	82fb      	strh	r3, [r7, #22]
 80006ca:	2300      	movs	r3, #0
 80006cc:	82bb      	strh	r3, [r7, #20]
	uint16_t divisor = UINT16_MAX;
 80006ce:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80006d2:	827b      	strh	r3, [r7, #18]
	uint8_t * __pData = img->pData;
 80006d4:	687b      	ldr	r3, [r7, #4]
 80006d6:	681b      	ldr	r3, [r3, #0]
 80006d8:	61bb      	str	r3, [r7, #24]

	__quotient 	= img->size / divisor;
 80006da:	687b      	ldr	r3, [r7, #4]
 80006dc:	68da      	ldr	r2, [r3, #12]
 80006de:	8a7b      	ldrh	r3, [r7, #18]
 80006e0:	fbb2 f3f3 	udiv	r3, r2, r3
 80006e4:	82fb      	strh	r3, [r7, #22]
	__remainder = img->size % divisor;
 80006e6:	687b      	ldr	r3, [r7, #4]
 80006e8:	68db      	ldr	r3, [r3, #12]
 80006ea:	8a7a      	ldrh	r2, [r7, #18]
 80006ec:	fbb3 f1f2 	udiv	r1, r3, r2
 80006f0:	fb01 f202 	mul.w	r2, r1, r2
 80006f4:	1a9b      	subs	r3, r3, r2
 80006f6:	82bb      	strh	r3, [r7, #20]

	HAL_UART_Transmit(&__huart, __header, 3, 10);
 80006f8:	f107 010c 	add.w	r1, r7, #12
 80006fc:	230a      	movs	r3, #10
 80006fe:	2203      	movs	r2, #3
 8000700:	4825      	ldr	r0, [pc, #148]	@ (8000798 <LIB_SERIAL_IMG_Receive+0xf0>)
 8000702:	f001 fe9d 	bl	8002440 <HAL_UART_Transmit>
	HAL_UART_Transmit(&__huart, (uint8_t*)&img->height, 2, 10);
 8000706:	687b      	ldr	r3, [r7, #4]
 8000708:	1d99      	adds	r1, r3, #6
 800070a:	230a      	movs	r3, #10
 800070c:	2202      	movs	r2, #2
 800070e:	4822      	ldr	r0, [pc, #136]	@ (8000798 <LIB_SERIAL_IMG_Receive+0xf0>)
 8000710:	f001 fe96 	bl	8002440 <HAL_UART_Transmit>
	HAL_UART_Transmit(&__huart, (uint8_t*)&img->width,  2, 10);
 8000714:	687b      	ldr	r3, [r7, #4]
 8000716:	1d19      	adds	r1, r3, #4
 8000718:	230a      	movs	r3, #10
 800071a:	2202      	movs	r2, #2
 800071c:	481e      	ldr	r0, [pc, #120]	@ (8000798 <LIB_SERIAL_IMG_Receive+0xf0>)
 800071e:	f001 fe8f 	bl	8002440 <HAL_UART_Transmit>
	HAL_UART_Transmit(&__huart, (uint8_t*)&img->format, 1, 10);
 8000722:	687b      	ldr	r3, [r7, #4]
 8000724:	f103 0108 	add.w	r1, r3, #8
 8000728:	230a      	movs	r3, #10
 800072a:	2201      	movs	r2, #1
 800072c:	481a      	ldr	r0, [pc, #104]	@ (8000798 <LIB_SERIAL_IMG_Receive+0xf0>)
 800072e:	f001 fe87 	bl	8002440 <HAL_UART_Transmit>
	while(__count < __quotient)
 8000732:	e015      	b.n	8000760 <LIB_SERIAL_IMG_Receive+0xb8>
	{
		if(HAL_UART_Receive(&__huart, __pData, UINT16_MAX, 10000) != HAL_OK)
 8000734:	f242 7310 	movw	r3, #10000	@ 0x2710
 8000738:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800073c:	69b9      	ldr	r1, [r7, #24]
 800073e:	4816      	ldr	r0, [pc, #88]	@ (8000798 <LIB_SERIAL_IMG_Receive+0xf0>)
 8000740:	f001 ff09 	bl	8002556 <HAL_UART_Receive>
 8000744:	4603      	mov	r3, r0
 8000746:	2b00      	cmp	r3, #0
 8000748:	d002      	beq.n	8000750 <LIB_SERIAL_IMG_Receive+0xa8>
		{
			return SERIAL_ERROR;
 800074a:	f04f 33ff 	mov.w	r3, #4294967295
 800074e:	e01d      	b.n	800078c <LIB_SERIAL_IMG_Receive+0xe4>
		}
		__count++;
 8000750:	7ffb      	ldrb	r3, [r7, #31]
 8000752:	3301      	adds	r3, #1
 8000754:	77fb      	strb	r3, [r7, #31]
		__pData += UINT16_MAX;
 8000756:	69bb      	ldr	r3, [r7, #24]
 8000758:	f503 437f 	add.w	r3, r3, #65280	@ 0xff00
 800075c:	33ff      	adds	r3, #255	@ 0xff
 800075e:	61bb      	str	r3, [r7, #24]
	while(__count < __quotient)
 8000760:	7ffb      	ldrb	r3, [r7, #31]
 8000762:	b29b      	uxth	r3, r3
 8000764:	8afa      	ldrh	r2, [r7, #22]
 8000766:	429a      	cmp	r2, r3
 8000768:	d8e4      	bhi.n	8000734 <LIB_SERIAL_IMG_Receive+0x8c>
	}
	if (__remainder)
 800076a:	8abb      	ldrh	r3, [r7, #20]
 800076c:	2b00      	cmp	r3, #0
 800076e:	d00c      	beq.n	800078a <LIB_SERIAL_IMG_Receive+0xe2>
	{
		if(HAL_UART_Receive(&__huart, __pData, __remainder, 10000) != HAL_OK)
 8000770:	8aba      	ldrh	r2, [r7, #20]
 8000772:	f242 7310 	movw	r3, #10000	@ 0x2710
 8000776:	69b9      	ldr	r1, [r7, #24]
 8000778:	4807      	ldr	r0, [pc, #28]	@ (8000798 <LIB_SERIAL_IMG_Receive+0xf0>)
 800077a:	f001 feec 	bl	8002556 <HAL_UART_Receive>
 800077e:	4603      	mov	r3, r0
 8000780:	2b00      	cmp	r3, #0
 8000782:	d002      	beq.n	800078a <LIB_SERIAL_IMG_Receive+0xe2>
		{
			return SERIAL_ERROR;
 8000784:	f04f 33ff 	mov.w	r3, #4294967295
 8000788:	e000      	b.n	800078c <LIB_SERIAL_IMG_Receive+0xe4>
		}
	}
	return SERIAL_OK;
 800078a:	2300      	movs	r3, #0
}
 800078c:	4618      	mov	r0, r3
 800078e:	3720      	adds	r7, #32
 8000790:	46bd      	mov	sp, r7
 8000792:	bd80      	pop	{r7, pc}
 8000794:	08002d58 	.word	0x08002d58
 8000798:	20000028 	.word	0x20000028

0800079c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800079c:	b580      	push	{r7, lr}
 800079e:	b084      	sub	sp, #16
 80007a0:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80007a2:	f000 fceb 	bl	800117c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80007a6:	f000 f88f 	bl	80008c8 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80007aa:	f000 f925 	bl	80009f8 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 80007ae:	f000 f8f9 	bl	80009a4 <MX_USART2_UART_Init>
  /* USER CODE BEGIN 2 */

  LIB_IMAGE_InitStruct(&img_handle, (uint8_t*)pImage, IMG_WIDTH, IMG_HEIGHT, IMAGE_FORMAT_GRAYSCALE);
 80007b2:	2301      	movs	r3, #1
 80007b4:	9300      	str	r3, [sp, #0]
 80007b6:	2380      	movs	r3, #128	@ 0x80
 80007b8:	2280      	movs	r2, #128	@ 0x80
 80007ba:	493f      	ldr	r1, [pc, #252]	@ (80008b8 <main+0x11c>)
 80007bc:	483f      	ldr	r0, [pc, #252]	@ (80008bc <main+0x120>)
 80007be:	f7ff feb7 	bl	8000530 <LIB_IMAGE_InitStruct>

  while (LIB_SERIAL_IMG_Receive(&img_handle) != SERIAL_OK){
 80007c2:	e002      	b.n	80007ca <main+0x2e>
		HAL_Delay(100);
 80007c4:	2064      	movs	r0, #100	@ 0x64
 80007c6:	f000 fd4b 	bl	8001260 <HAL_Delay>
  while (LIB_SERIAL_IMG_Receive(&img_handle) != SERIAL_OK){
 80007ca:	483c      	ldr	r0, [pc, #240]	@ (80008bc <main+0x120>)
 80007cc:	f7ff ff6c 	bl	80006a8 <LIB_SERIAL_IMG_Receive>
 80007d0:	4603      	mov	r3, r0
 80007d2:	2b00      	cmp	r3, #0
 80007d4:	d1f6      	bne.n	80007c4 <main+0x28>
  }

    /* Q1: Otsu's Threshold */
    int otsu_thresh = calculateOtsuThreshold((uint8_t*)pImage, IMG_SIZE);
 80007d6:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 80007da:	4837      	ldr	r0, [pc, #220]	@ (80008b8 <main+0x11c>)
 80007dc:	f000 f9aa 	bl	8000b34 <calculateOtsuThreshold>
 80007e0:	6078      	str	r0, [r7, #4]
    applyThreshold((uint8_t*)pImage, pImage_Otsu, otsu_thresh, IMG_SIZE);
 80007e2:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 80007e6:	687a      	ldr	r2, [r7, #4]
 80007e8:	4935      	ldr	r1, [pc, #212]	@ (80008c0 <main+0x124>)
 80007ea:	4833      	ldr	r0, [pc, #204]	@ (80008b8 <main+0x11c>)
 80007ec:	f000 facb 	bl	8000d86 <applyThreshold>
    img_handle.pData = pImage_Otsu;
 80007f0:	4b32      	ldr	r3, [pc, #200]	@ (80008bc <main+0x120>)
 80007f2:	4a33      	ldr	r2, [pc, #204]	@ (80008c0 <main+0x124>)
 80007f4:	601a      	str	r2, [r3, #0]
    LIB_SERIAL_IMG_Transmit(&img_handle);
 80007f6:	4831      	ldr	r0, [pc, #196]	@ (80008bc <main+0x120>)
 80007f8:	f7ff fee4 	bl	80005c4 <LIB_SERIAL_IMG_Transmit>
    HAL_Delay(1000);
 80007fc:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8000800:	f000 fd2e 	bl	8001260 <HAL_Delay>

    // --- Q2 SETUP: Request RGB888 Image ---
	LIB_IMAGE_InitStruct(&img_handle, (uint8_t*)pImage_RGB, IMG_WIDTH, IMG_HEIGHT, IMAGE_FORMAT_RGB888);
 8000804:	2303      	movs	r3, #3
 8000806:	9300      	str	r3, [sp, #0]
 8000808:	2380      	movs	r3, #128	@ 0x80
 800080a:	2280      	movs	r2, #128	@ 0x80
 800080c:	492d      	ldr	r1, [pc, #180]	@ (80008c4 <main+0x128>)
 800080e:	482b      	ldr	r0, [pc, #172]	@ (80008bc <main+0x120>)
 8000810:	f7ff fe8e 	bl	8000530 <LIB_IMAGE_InitStruct>

	while (LIB_SERIAL_IMG_Receive(&img_handle) != SERIAL_OK){
 8000814:	e002      	b.n	800081c <main+0x80>
	  HAL_Delay(100);
 8000816:	2064      	movs	r0, #100	@ 0x64
 8000818:	f000 fd22 	bl	8001260 <HAL_Delay>
	while (LIB_SERIAL_IMG_Receive(&img_handle) != SERIAL_OK){
 800081c:	4827      	ldr	r0, [pc, #156]	@ (80008bc <main+0x120>)
 800081e:	f7ff ff43 	bl	80006a8 <LIB_SERIAL_IMG_Receive>
 8000822:	4603      	mov	r3, r0
 8000824:	2b00      	cmp	r3, #0
 8000826:	d1f6      	bne.n	8000816 <main+0x7a>

	/* --- Q3: Morphological Operations --- */

	// RAM tasarrufu için sonucu 'pImage_RGB' bufferına yazacağız.
	// pImage_RGB (49KB) > 16KB olduğu için güvenlidir.
	uint8_t* pOutputBuffer = (uint8_t*)pImage_RGB;
 8000828:	4b26      	ldr	r3, [pc, #152]	@ (80008c4 <main+0x128>)
 800082a:	603b      	str	r3, [r7, #0]

	// İletişim formatını Grayscale'e çekiyoruz
	img_handle.format = IMAGE_FORMAT_GRAYSCALE;
 800082c:	4b23      	ldr	r3, [pc, #140]	@ (80008bc <main+0x120>)
 800082e:	2201      	movs	r2, #1
 8000830:	721a      	strb	r2, [r3, #8]

	// A) Dilation
	dilate(pImage_Otsu, pOutputBuffer, IMG_WIDTH, IMG_HEIGHT);
 8000832:	2380      	movs	r3, #128	@ 0x80
 8000834:	2280      	movs	r2, #128	@ 0x80
 8000836:	6839      	ldr	r1, [r7, #0]
 8000838:	4821      	ldr	r0, [pc, #132]	@ (80008c0 <main+0x124>)
 800083a:	f000 facf 	bl	8000ddc <dilate>
	img_handle.pData = pOutputBuffer;
 800083e:	4a1f      	ldr	r2, [pc, #124]	@ (80008bc <main+0x120>)
 8000840:	683b      	ldr	r3, [r7, #0]
 8000842:	6013      	str	r3, [r2, #0]
	LIB_SERIAL_IMG_Transmit(&img_handle);
 8000844:	481d      	ldr	r0, [pc, #116]	@ (80008bc <main+0x120>)
 8000846:	f7ff febd 	bl	80005c4 <LIB_SERIAL_IMG_Transmit>
	HAL_Delay(5000);
 800084a:	f241 3088 	movw	r0, #5000	@ 0x1388
 800084e:	f000 fd07 	bl	8001260 <HAL_Delay>

	// B) Erosion
	erode(pImage_Otsu, pOutputBuffer, IMG_WIDTH, IMG_HEIGHT);
 8000852:	2380      	movs	r3, #128	@ 0x80
 8000854:	2280      	movs	r2, #128	@ 0x80
 8000856:	6839      	ldr	r1, [r7, #0]
 8000858:	4819      	ldr	r0, [pc, #100]	@ (80008c0 <main+0x124>)
 800085a:	f000 fb1c 	bl	8000e96 <erode>
	img_handle.pData = pOutputBuffer;
 800085e:	4a17      	ldr	r2, [pc, #92]	@ (80008bc <main+0x120>)
 8000860:	683b      	ldr	r3, [r7, #0]
 8000862:	6013      	str	r3, [r2, #0]
	LIB_SERIAL_IMG_Transmit(&img_handle);
 8000864:	4815      	ldr	r0, [pc, #84]	@ (80008bc <main+0x120>)
 8000866:	f7ff fead 	bl	80005c4 <LIB_SERIAL_IMG_Transmit>
	HAL_Delay(5000);
 800086a:	f241 3088 	movw	r0, #5000	@ 0x1388
 800086e:	f000 fcf7 	bl	8001260 <HAL_Delay>

	// C) Opening (Erosion -> Dilation)
	opening(pImage_Otsu, pOutputBuffer, IMG_WIDTH, IMG_HEIGHT);
 8000872:	2380      	movs	r3, #128	@ 0x80
 8000874:	2280      	movs	r2, #128	@ 0x80
 8000876:	6839      	ldr	r1, [r7, #0]
 8000878:	4811      	ldr	r0, [pc, #68]	@ (80008c0 <main+0x124>)
 800087a:	f000 fb69 	bl	8000f50 <opening>
	img_handle.pData = pOutputBuffer;
 800087e:	4a0f      	ldr	r2, [pc, #60]	@ (80008bc <main+0x120>)
 8000880:	683b      	ldr	r3, [r7, #0]
 8000882:	6013      	str	r3, [r2, #0]
	LIB_SERIAL_IMG_Transmit(&img_handle);
 8000884:	480d      	ldr	r0, [pc, #52]	@ (80008bc <main+0x120>)
 8000886:	f7ff fe9d 	bl	80005c4 <LIB_SERIAL_IMG_Transmit>
	HAL_Delay(5000);
 800088a:	f241 3088 	movw	r0, #5000	@ 0x1388
 800088e:	f000 fce7 	bl	8001260 <HAL_Delay>

	// D) Closing (Dilation -> Erosion)
	closing(pImage_Otsu, pOutputBuffer, IMG_WIDTH, IMG_HEIGHT);
 8000892:	2380      	movs	r3, #128	@ 0x80
 8000894:	2280      	movs	r2, #128	@ 0x80
 8000896:	6839      	ldr	r1, [r7, #0]
 8000898:	4809      	ldr	r0, [pc, #36]	@ (80008c0 <main+0x124>)
 800089a:	f000 fb73 	bl	8000f84 <closing>
	img_handle.pData = pOutputBuffer;
 800089e:	4a07      	ldr	r2, [pc, #28]	@ (80008bc <main+0x120>)
 80008a0:	683b      	ldr	r3, [r7, #0]
 80008a2:	6013      	str	r3, [r2, #0]
	LIB_SERIAL_IMG_Transmit(&img_handle);
 80008a4:	4805      	ldr	r0, [pc, #20]	@ (80008bc <main+0x120>)
 80008a6:	f7ff fe8d 	bl	80005c4 <LIB_SERIAL_IMG_Transmit>
	HAL_Delay(5000);
 80008aa:	f241 3088 	movw	r0, #5000	@ 0x1388
 80008ae:	f000 fcd7 	bl	8001260 <HAL_Delay>
/* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 80008b2:	bf00      	nop
 80008b4:	e7fd      	b.n	80008b2 <main+0x116>
 80008b6:	bf00      	nop
 80008b8:	20000070 	.word	0x20000070
 80008bc:	20014070 	.word	0x20014070
 80008c0:	20004070 	.word	0x20004070
 80008c4:	20008070 	.word	0x20008070

080008c8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80008c8:	b580      	push	{r7, lr}
 80008ca:	b094      	sub	sp, #80	@ 0x50
 80008cc:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80008ce:	f107 031c 	add.w	r3, r7, #28
 80008d2:	2234      	movs	r2, #52	@ 0x34
 80008d4:	2100      	movs	r1, #0
 80008d6:	4618      	mov	r0, r3
 80008d8:	f002 fa04 	bl	8002ce4 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80008dc:	f107 0308 	add.w	r3, r7, #8
 80008e0:	2200      	movs	r2, #0
 80008e2:	601a      	str	r2, [r3, #0]
 80008e4:	605a      	str	r2, [r3, #4]
 80008e6:	609a      	str	r2, [r3, #8]
 80008e8:	60da      	str	r2, [r3, #12]
 80008ea:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80008ec:	2300      	movs	r3, #0
 80008ee:	607b      	str	r3, [r7, #4]
 80008f0:	4b2a      	ldr	r3, [pc, #168]	@ (800099c <SystemClock_Config+0xd4>)
 80008f2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80008f4:	4a29      	ldr	r2, [pc, #164]	@ (800099c <SystemClock_Config+0xd4>)
 80008f6:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80008fa:	6413      	str	r3, [r2, #64]	@ 0x40
 80008fc:	4b27      	ldr	r3, [pc, #156]	@ (800099c <SystemClock_Config+0xd4>)
 80008fe:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000900:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000904:	607b      	str	r3, [r7, #4]
 8000906:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 8000908:	2300      	movs	r3, #0
 800090a:	603b      	str	r3, [r7, #0]
 800090c:	4b24      	ldr	r3, [pc, #144]	@ (80009a0 <SystemClock_Config+0xd8>)
 800090e:	681b      	ldr	r3, [r3, #0]
 8000910:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 8000914:	4a22      	ldr	r2, [pc, #136]	@ (80009a0 <SystemClock_Config+0xd8>)
 8000916:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800091a:	6013      	str	r3, [r2, #0]
 800091c:	4b20      	ldr	r3, [pc, #128]	@ (80009a0 <SystemClock_Config+0xd8>)
 800091e:	681b      	ldr	r3, [r3, #0]
 8000920:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8000924:	603b      	str	r3, [r7, #0]
 8000926:	683b      	ldr	r3, [r7, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000928:	2302      	movs	r3, #2
 800092a:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800092c:	2301      	movs	r3, #1
 800092e:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000930:	2310      	movs	r3, #16
 8000932:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000934:	2302      	movs	r3, #2
 8000936:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000938:	2300      	movs	r3, #0
 800093a:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLM = 16;
 800093c:	2310      	movs	r3, #16
 800093e:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLN = 336;
 8000940:	f44f 73a8 	mov.w	r3, #336	@ 0x150
 8000944:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 8000946:	2304      	movs	r3, #4
 8000948:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLQ = 2;
 800094a:	2302      	movs	r3, #2
 800094c:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLR = 2;
 800094e:	2302      	movs	r3, #2
 8000950:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000952:	f107 031c 	add.w	r3, r7, #28
 8000956:	4618      	mov	r0, r3
 8000958:	f001 fa84 	bl	8001e64 <HAL_RCC_OscConfig>
 800095c:	4603      	mov	r3, r0
 800095e:	2b00      	cmp	r3, #0
 8000960:	d001      	beq.n	8000966 <SystemClock_Config+0x9e>
  {
    Error_Handler();
 8000962:	f000 fb29 	bl	8000fb8 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000966:	230f      	movs	r3, #15
 8000968:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800096a:	2302      	movs	r3, #2
 800096c:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800096e:	2300      	movs	r3, #0
 8000970:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000972:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000976:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000978:	2300      	movs	r3, #0
 800097a:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 800097c:	f107 0308 	add.w	r3, r7, #8
 8000980:	2102      	movs	r1, #2
 8000982:	4618      	mov	r0, r3
 8000984:	f000 ff24 	bl	80017d0 <HAL_RCC_ClockConfig>
 8000988:	4603      	mov	r3, r0
 800098a:	2b00      	cmp	r3, #0
 800098c:	d001      	beq.n	8000992 <SystemClock_Config+0xca>
  {
    Error_Handler();
 800098e:	f000 fb13 	bl	8000fb8 <Error_Handler>
  }
}
 8000992:	bf00      	nop
 8000994:	3750      	adds	r7, #80	@ 0x50
 8000996:	46bd      	mov	sp, r7
 8000998:	bd80      	pop	{r7, pc}
 800099a:	bf00      	nop
 800099c:	40023800 	.word	0x40023800
 80009a0:	40007000 	.word	0x40007000

080009a4 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 80009a4:	b580      	push	{r7, lr}
 80009a6:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80009a8:	4b10      	ldr	r3, [pc, #64]	@ (80009ec <MX_USART2_UART_Init+0x48>)
 80009aa:	4a11      	ldr	r2, [pc, #68]	@ (80009f0 <MX_USART2_UART_Init+0x4c>)
 80009ac:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 2000000;
 80009ae:	4b0f      	ldr	r3, [pc, #60]	@ (80009ec <MX_USART2_UART_Init+0x48>)
 80009b0:	4a10      	ldr	r2, [pc, #64]	@ (80009f4 <MX_USART2_UART_Init+0x50>)
 80009b2:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80009b4:	4b0d      	ldr	r3, [pc, #52]	@ (80009ec <MX_USART2_UART_Init+0x48>)
 80009b6:	2200      	movs	r2, #0
 80009b8:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80009ba:	4b0c      	ldr	r3, [pc, #48]	@ (80009ec <MX_USART2_UART_Init+0x48>)
 80009bc:	2200      	movs	r2, #0
 80009be:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80009c0:	4b0a      	ldr	r3, [pc, #40]	@ (80009ec <MX_USART2_UART_Init+0x48>)
 80009c2:	2200      	movs	r2, #0
 80009c4:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80009c6:	4b09      	ldr	r3, [pc, #36]	@ (80009ec <MX_USART2_UART_Init+0x48>)
 80009c8:	220c      	movs	r2, #12
 80009ca:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80009cc:	4b07      	ldr	r3, [pc, #28]	@ (80009ec <MX_USART2_UART_Init+0x48>)
 80009ce:	2200      	movs	r2, #0
 80009d0:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80009d2:	4b06      	ldr	r3, [pc, #24]	@ (80009ec <MX_USART2_UART_Init+0x48>)
 80009d4:	2200      	movs	r2, #0
 80009d6:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80009d8:	4804      	ldr	r0, [pc, #16]	@ (80009ec <MX_USART2_UART_Init+0x48>)
 80009da:	f001 fce1 	bl	80023a0 <HAL_UART_Init>
 80009de:	4603      	mov	r3, r0
 80009e0:	2b00      	cmp	r3, #0
 80009e2:	d001      	beq.n	80009e8 <MX_USART2_UART_Init+0x44>
  {
    Error_Handler();
 80009e4:	f000 fae8 	bl	8000fb8 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80009e8:	bf00      	nop
 80009ea:	bd80      	pop	{r7, pc}
 80009ec:	20000028 	.word	0x20000028
 80009f0:	40004400 	.word	0x40004400
 80009f4:	001e8480 	.word	0x001e8480

080009f8 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80009f8:	b580      	push	{r7, lr}
 80009fa:	b08a      	sub	sp, #40	@ 0x28
 80009fc:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80009fe:	f107 0314 	add.w	r3, r7, #20
 8000a02:	2200      	movs	r2, #0
 8000a04:	601a      	str	r2, [r3, #0]
 8000a06:	605a      	str	r2, [r3, #4]
 8000a08:	609a      	str	r2, [r3, #8]
 8000a0a:	60da      	str	r2, [r3, #12]
 8000a0c:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000a0e:	2300      	movs	r3, #0
 8000a10:	613b      	str	r3, [r7, #16]
 8000a12:	4b2d      	ldr	r3, [pc, #180]	@ (8000ac8 <MX_GPIO_Init+0xd0>)
 8000a14:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000a16:	4a2c      	ldr	r2, [pc, #176]	@ (8000ac8 <MX_GPIO_Init+0xd0>)
 8000a18:	f043 0304 	orr.w	r3, r3, #4
 8000a1c:	6313      	str	r3, [r2, #48]	@ 0x30
 8000a1e:	4b2a      	ldr	r3, [pc, #168]	@ (8000ac8 <MX_GPIO_Init+0xd0>)
 8000a20:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000a22:	f003 0304 	and.w	r3, r3, #4
 8000a26:	613b      	str	r3, [r7, #16]
 8000a28:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000a2a:	2300      	movs	r3, #0
 8000a2c:	60fb      	str	r3, [r7, #12]
 8000a2e:	4b26      	ldr	r3, [pc, #152]	@ (8000ac8 <MX_GPIO_Init+0xd0>)
 8000a30:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000a32:	4a25      	ldr	r2, [pc, #148]	@ (8000ac8 <MX_GPIO_Init+0xd0>)
 8000a34:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000a38:	6313      	str	r3, [r2, #48]	@ 0x30
 8000a3a:	4b23      	ldr	r3, [pc, #140]	@ (8000ac8 <MX_GPIO_Init+0xd0>)
 8000a3c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000a3e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000a42:	60fb      	str	r3, [r7, #12]
 8000a44:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000a46:	2300      	movs	r3, #0
 8000a48:	60bb      	str	r3, [r7, #8]
 8000a4a:	4b1f      	ldr	r3, [pc, #124]	@ (8000ac8 <MX_GPIO_Init+0xd0>)
 8000a4c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000a4e:	4a1e      	ldr	r2, [pc, #120]	@ (8000ac8 <MX_GPIO_Init+0xd0>)
 8000a50:	f043 0301 	orr.w	r3, r3, #1
 8000a54:	6313      	str	r3, [r2, #48]	@ 0x30
 8000a56:	4b1c      	ldr	r3, [pc, #112]	@ (8000ac8 <MX_GPIO_Init+0xd0>)
 8000a58:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000a5a:	f003 0301 	and.w	r3, r3, #1
 8000a5e:	60bb      	str	r3, [r7, #8]
 8000a60:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000a62:	2300      	movs	r3, #0
 8000a64:	607b      	str	r3, [r7, #4]
 8000a66:	4b18      	ldr	r3, [pc, #96]	@ (8000ac8 <MX_GPIO_Init+0xd0>)
 8000a68:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000a6a:	4a17      	ldr	r2, [pc, #92]	@ (8000ac8 <MX_GPIO_Init+0xd0>)
 8000a6c:	f043 0302 	orr.w	r3, r3, #2
 8000a70:	6313      	str	r3, [r2, #48]	@ 0x30
 8000a72:	4b15      	ldr	r3, [pc, #84]	@ (8000ac8 <MX_GPIO_Init+0xd0>)
 8000a74:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000a76:	f003 0302 	and.w	r3, r3, #2
 8000a7a:	607b      	str	r3, [r7, #4]
 8000a7c:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 8000a7e:	2200      	movs	r2, #0
 8000a80:	2120      	movs	r1, #32
 8000a82:	4812      	ldr	r0, [pc, #72]	@ (8000acc <MX_GPIO_Init+0xd4>)
 8000a84:	f000 fe8a 	bl	800179c <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8000a88:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000a8c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8000a8e:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 8000a92:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a94:	2300      	movs	r3, #0
 8000a96:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8000a98:	f107 0314 	add.w	r3, r7, #20
 8000a9c:	4619      	mov	r1, r3
 8000a9e:	480c      	ldr	r0, [pc, #48]	@ (8000ad0 <MX_GPIO_Init+0xd8>)
 8000aa0:	f000 fce8 	bl	8001474 <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 8000aa4:	2320      	movs	r3, #32
 8000aa6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000aa8:	2301      	movs	r3, #1
 8000aaa:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000aac:	2300      	movs	r3, #0
 8000aae:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000ab0:	2300      	movs	r3, #0
 8000ab2:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 8000ab4:	f107 0314 	add.w	r3, r7, #20
 8000ab8:	4619      	mov	r1, r3
 8000aba:	4804      	ldr	r0, [pc, #16]	@ (8000acc <MX_GPIO_Init+0xd4>)
 8000abc:	f000 fcda 	bl	8001474 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8000ac0:	bf00      	nop
 8000ac2:	3728      	adds	r7, #40	@ 0x28
 8000ac4:	46bd      	mov	sp, r7
 8000ac6:	bd80      	pop	{r7, pc}
 8000ac8:	40023800 	.word	0x40023800
 8000acc:	40020000 	.word	0x40020000
 8000ad0:	40020800 	.word	0x40020800

08000ad4 <calcHistogram>:

/* USER CODE BEGIN 4 */

void calcHistogram(uint8_t* pIn, uint32_t* pHist, uint32_t imgSize){
 8000ad4:	b480      	push	{r7}
 8000ad6:	b087      	sub	sp, #28
 8000ad8:	af00      	add	r7, sp, #0
 8000ada:	60f8      	str	r0, [r7, #12]
 8000adc:	60b9      	str	r1, [r7, #8]
 8000ade:	607a      	str	r2, [r7, #4]
    for (int i = 0; i < 256; i++) {
 8000ae0:	2300      	movs	r3, #0
 8000ae2:	617b      	str	r3, [r7, #20]
 8000ae4:	e008      	b.n	8000af8 <calcHistogram+0x24>
        pHist[i] = 0;
 8000ae6:	697b      	ldr	r3, [r7, #20]
 8000ae8:	009b      	lsls	r3, r3, #2
 8000aea:	68ba      	ldr	r2, [r7, #8]
 8000aec:	4413      	add	r3, r2
 8000aee:	2200      	movs	r2, #0
 8000af0:	601a      	str	r2, [r3, #0]
    for (int i = 0; i < 256; i++) {
 8000af2:	697b      	ldr	r3, [r7, #20]
 8000af4:	3301      	adds	r3, #1
 8000af6:	617b      	str	r3, [r7, #20]
 8000af8:	697b      	ldr	r3, [r7, #20]
 8000afa:	2bff      	cmp	r3, #255	@ 0xff
 8000afc:	ddf3      	ble.n	8000ae6 <calcHistogram+0x12>
    }

    for (int i = 0; i < imgSize; i++) {
 8000afe:	2300      	movs	r3, #0
 8000b00:	613b      	str	r3, [r7, #16]
 8000b02:	e00c      	b.n	8000b1e <calcHistogram+0x4a>
        pHist[pIn[i]]++;
 8000b04:	693b      	ldr	r3, [r7, #16]
 8000b06:	68fa      	ldr	r2, [r7, #12]
 8000b08:	4413      	add	r3, r2
 8000b0a:	781b      	ldrb	r3, [r3, #0]
 8000b0c:	009b      	lsls	r3, r3, #2
 8000b0e:	68ba      	ldr	r2, [r7, #8]
 8000b10:	4413      	add	r3, r2
 8000b12:	681a      	ldr	r2, [r3, #0]
 8000b14:	3201      	adds	r2, #1
 8000b16:	601a      	str	r2, [r3, #0]
    for (int i = 0; i < imgSize; i++) {
 8000b18:	693b      	ldr	r3, [r7, #16]
 8000b1a:	3301      	adds	r3, #1
 8000b1c:	613b      	str	r3, [r7, #16]
 8000b1e:	693b      	ldr	r3, [r7, #16]
 8000b20:	687a      	ldr	r2, [r7, #4]
 8000b22:	429a      	cmp	r2, r3
 8000b24:	d8ee      	bhi.n	8000b04 <calcHistogram+0x30>
    }
}
 8000b26:	bf00      	nop
 8000b28:	bf00      	nop
 8000b2a:	371c      	adds	r7, #28
 8000b2c:	46bd      	mov	sp, r7
 8000b2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b32:	4770      	bx	lr

08000b34 <calculateOtsuThreshold>:


int calculateOtsuThreshold(uint8_t* pIn, uint32_t imgSize) {
 8000b34:	b580      	push	{r7, lr}
 8000b36:	f5ad 6d87 	sub.w	sp, sp, #1080	@ 0x438
 8000b3a:	af00      	add	r7, sp, #0
 8000b3c:	f507 6387 	add.w	r3, r7, #1080	@ 0x438
 8000b40:	f2a3 4334 	subw	r3, r3, #1076	@ 0x434
 8000b44:	6018      	str	r0, [r3, #0]
 8000b46:	f507 6387 	add.w	r3, r7, #1080	@ 0x438
 8000b4a:	f5a3 6387 	sub.w	r3, r3, #1080	@ 0x438
 8000b4e:	6019      	str	r1, [r3, #0]
    uint32_t histogram[256];
    calcHistogram(pIn, histogram, imgSize);
 8000b50:	f507 6387 	add.w	r3, r7, #1080	@ 0x438
 8000b54:	f5a3 6287 	sub.w	r2, r3, #1080	@ 0x438
 8000b58:	f107 010c 	add.w	r1, r7, #12
 8000b5c:	f507 6387 	add.w	r3, r7, #1080	@ 0x438
 8000b60:	f2a3 4334 	subw	r3, r3, #1076	@ 0x434
 8000b64:	6812      	ldr	r2, [r2, #0]
 8000b66:	6818      	ldr	r0, [r3, #0]
 8000b68:	f7ff ffb4 	bl	8000ad4 <calcHistogram>

    float mean = 0;
 8000b6c:	f04f 0300 	mov.w	r3, #0
 8000b70:	f207 4234 	addw	r2, r7, #1076	@ 0x434
 8000b74:	6013      	str	r3, [r2, #0]
    for (int i = 0; i < 256; ++i) {
 8000b76:	2300      	movs	r3, #0
 8000b78:	f8c7 3430 	str.w	r3, [r7, #1072]	@ 0x430
 8000b7c:	e01e      	b.n	8000bbc <calculateOtsuThreshold+0x88>
        mean += i * histogram[i];
 8000b7e:	f507 6387 	add.w	r3, r7, #1080	@ 0x438
 8000b82:	f2a3 432c 	subw	r3, r3, #1068	@ 0x42c
 8000b86:	f8d7 2430 	ldr.w	r2, [r7, #1072]	@ 0x430
 8000b8a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000b8e:	f8d7 2430 	ldr.w	r2, [r7, #1072]	@ 0x430
 8000b92:	fb02 f303 	mul.w	r3, r2, r3
 8000b96:	ee07 3a90 	vmov	s15, r3
 8000b9a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8000b9e:	f207 4334 	addw	r3, r7, #1076	@ 0x434
 8000ba2:	ed93 7a00 	vldr	s14, [r3]
 8000ba6:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000baa:	f207 4334 	addw	r3, r7, #1076	@ 0x434
 8000bae:	edc3 7a00 	vstr	s15, [r3]
    for (int i = 0; i < 256; ++i) {
 8000bb2:	f8d7 3430 	ldr.w	r3, [r7, #1072]	@ 0x430
 8000bb6:	3301      	adds	r3, #1
 8000bb8:	f8c7 3430 	str.w	r3, [r7, #1072]	@ 0x430
 8000bbc:	f8d7 3430 	ldr.w	r3, [r7, #1072]	@ 0x430
 8000bc0:	2bff      	cmp	r3, #255	@ 0xff
 8000bc2:	dddc      	ble.n	8000b7e <calculateOtsuThreshold+0x4a>
    }

    float weight_bg = 0;
 8000bc4:	f04f 0300 	mov.w	r3, #0
 8000bc8:	f207 422c 	addw	r2, r7, #1068	@ 0x42c
 8000bcc:	6013      	str	r3, [r2, #0]
    float sum_bg = 0;
 8000bce:	f04f 0300 	mov.w	r3, #0
 8000bd2:	f507 6285 	add.w	r2, r7, #1064	@ 0x428
 8000bd6:	6013      	str	r3, [r2, #0]
    float maxVar = 0;
 8000bd8:	f04f 0300 	mov.w	r3, #0
 8000bdc:	f207 4224 	addw	r2, r7, #1060	@ 0x424
 8000be0:	6013      	str	r3, [r2, #0]
    int t_optimal = 0;
 8000be2:	2300      	movs	r3, #0
 8000be4:	f8c7 3420 	str.w	r3, [r7, #1056]	@ 0x420

    for (int t = 0; t < 256; ++t) {
 8000be8:	2300      	movs	r3, #0
 8000bea:	f8c7 341c 	str.w	r3, [r7, #1052]	@ 0x41c
 8000bee:	e0bc      	b.n	8000d6a <calculateOtsuThreshold+0x236>
        weight_bg += histogram[t];
 8000bf0:	f507 6387 	add.w	r3, r7, #1080	@ 0x438
 8000bf4:	f2a3 432c 	subw	r3, r3, #1068	@ 0x42c
 8000bf8:	f8d7 241c 	ldr.w	r2, [r7, #1052]	@ 0x41c
 8000bfc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000c00:	ee07 3a90 	vmov	s15, r3
 8000c04:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8000c08:	f207 432c 	addw	r3, r7, #1068	@ 0x42c
 8000c0c:	ed93 7a00 	vldr	s14, [r3]
 8000c10:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000c14:	f207 432c 	addw	r3, r7, #1068	@ 0x42c
 8000c18:	edc3 7a00 	vstr	s15, [r3]

        if (weight_bg == 0) continue;
 8000c1c:	f207 432c 	addw	r3, r7, #1068	@ 0x42c
 8000c20:	edd3 7a00 	vldr	s15, [r3]
 8000c24:	eef5 7a40 	vcmp.f32	s15, #0.0
 8000c28:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000c2c:	f000 8097 	beq.w	8000d5e <calculateOtsuThreshold+0x22a>

        float weight_fg = imgSize - weight_bg;
 8000c30:	f507 6387 	add.w	r3, r7, #1080	@ 0x438
 8000c34:	f5a3 6387 	sub.w	r3, r3, #1080	@ 0x438
 8000c38:	681b      	ldr	r3, [r3, #0]
 8000c3a:	ee07 3a90 	vmov	s15, r3
 8000c3e:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8000c42:	f207 432c 	addw	r3, r7, #1068	@ 0x42c
 8000c46:	edd3 7a00 	vldr	s15, [r3]
 8000c4a:	ee77 7a67 	vsub.f32	s15, s14, s15
 8000c4e:	f507 6383 	add.w	r3, r7, #1048	@ 0x418
 8000c52:	edc3 7a00 	vstr	s15, [r3]
        if (weight_fg == 0) break;
 8000c56:	f507 6383 	add.w	r3, r7, #1048	@ 0x418
 8000c5a:	edd3 7a00 	vldr	s15, [r3]
 8000c5e:	eef5 7a40 	vcmp.f32	s15, #0.0
 8000c62:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000c66:	f000 8086 	beq.w	8000d76 <calculateOtsuThreshold+0x242>

        sum_bg += (float)(t * histogram[t]);
 8000c6a:	f507 6387 	add.w	r3, r7, #1080	@ 0x438
 8000c6e:	f2a3 432c 	subw	r3, r3, #1068	@ 0x42c
 8000c72:	f8d7 241c 	ldr.w	r2, [r7, #1052]	@ 0x41c
 8000c76:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000c7a:	f8d7 241c 	ldr.w	r2, [r7, #1052]	@ 0x41c
 8000c7e:	fb02 f303 	mul.w	r3, r2, r3
 8000c82:	ee07 3a90 	vmov	s15, r3
 8000c86:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8000c8a:	f507 6385 	add.w	r3, r7, #1064	@ 0x428
 8000c8e:	ed93 7a00 	vldr	s14, [r3]
 8000c92:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000c96:	f507 6385 	add.w	r3, r7, #1064	@ 0x428
 8000c9a:	edc3 7a00 	vstr	s15, [r3]

        float mean_bg = sum_bg / weight_bg;
 8000c9e:	f507 6385 	add.w	r3, r7, #1064	@ 0x428
 8000ca2:	edd3 6a00 	vldr	s13, [r3]
 8000ca6:	f207 432c 	addw	r3, r7, #1068	@ 0x42c
 8000caa:	ed93 7a00 	vldr	s14, [r3]
 8000cae:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8000cb2:	f207 4314 	addw	r3, r7, #1044	@ 0x414
 8000cb6:	edc3 7a00 	vstr	s15, [r3]
        float mean_fg = (mean - sum_bg) / weight_fg;
 8000cba:	f207 4334 	addw	r3, r7, #1076	@ 0x434
 8000cbe:	ed93 7a00 	vldr	s14, [r3]
 8000cc2:	f507 6385 	add.w	r3, r7, #1064	@ 0x428
 8000cc6:	edd3 7a00 	vldr	s15, [r3]
 8000cca:	ee77 6a67 	vsub.f32	s13, s14, s15
 8000cce:	f507 6383 	add.w	r3, r7, #1048	@ 0x418
 8000cd2:	ed93 7a00 	vldr	s14, [r3]
 8000cd6:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8000cda:	f507 6382 	add.w	r3, r7, #1040	@ 0x410
 8000cde:	edc3 7a00 	vstr	s15, [r3]

        float variance_between = weight_bg * weight_fg * (mean_bg - mean_fg) * (mean_bg - mean_fg);
 8000ce2:	f207 432c 	addw	r3, r7, #1068	@ 0x42c
 8000ce6:	ed93 7a00 	vldr	s14, [r3]
 8000cea:	f507 6383 	add.w	r3, r7, #1048	@ 0x418
 8000cee:	edd3 7a00 	vldr	s15, [r3]
 8000cf2:	ee27 7a27 	vmul.f32	s14, s14, s15
 8000cf6:	f207 4314 	addw	r3, r7, #1044	@ 0x414
 8000cfa:	edd3 6a00 	vldr	s13, [r3]
 8000cfe:	f507 6382 	add.w	r3, r7, #1040	@ 0x410
 8000d02:	edd3 7a00 	vldr	s15, [r3]
 8000d06:	ee76 7ae7 	vsub.f32	s15, s13, s15
 8000d0a:	ee27 7a27 	vmul.f32	s14, s14, s15
 8000d0e:	f207 4314 	addw	r3, r7, #1044	@ 0x414
 8000d12:	edd3 6a00 	vldr	s13, [r3]
 8000d16:	f507 6382 	add.w	r3, r7, #1040	@ 0x410
 8000d1a:	edd3 7a00 	vldr	s15, [r3]
 8000d1e:	ee76 7ae7 	vsub.f32	s15, s13, s15
 8000d22:	ee67 7a27 	vmul.f32	s15, s14, s15
 8000d26:	f207 430c 	addw	r3, r7, #1036	@ 0x40c
 8000d2a:	edc3 7a00 	vstr	s15, [r3]

        if (variance_between > maxVar) {
 8000d2e:	f207 430c 	addw	r3, r7, #1036	@ 0x40c
 8000d32:	ed93 7a00 	vldr	s14, [r3]
 8000d36:	f207 4324 	addw	r3, r7, #1060	@ 0x424
 8000d3a:	edd3 7a00 	vldr	s15, [r3]
 8000d3e:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8000d42:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000d46:	dd0b      	ble.n	8000d60 <calculateOtsuThreshold+0x22c>
            maxVar = variance_between;
 8000d48:	f207 430c 	addw	r3, r7, #1036	@ 0x40c
 8000d4c:	681b      	ldr	r3, [r3, #0]
 8000d4e:	f207 4224 	addw	r2, r7, #1060	@ 0x424
 8000d52:	6013      	str	r3, [r2, #0]
            t_optimal = t;
 8000d54:	f8d7 341c 	ldr.w	r3, [r7, #1052]	@ 0x41c
 8000d58:	f8c7 3420 	str.w	r3, [r7, #1056]	@ 0x420
 8000d5c:	e000      	b.n	8000d60 <calculateOtsuThreshold+0x22c>
        if (weight_bg == 0) continue;
 8000d5e:	bf00      	nop
    for (int t = 0; t < 256; ++t) {
 8000d60:	f8d7 341c 	ldr.w	r3, [r7, #1052]	@ 0x41c
 8000d64:	3301      	adds	r3, #1
 8000d66:	f8c7 341c 	str.w	r3, [r7, #1052]	@ 0x41c
 8000d6a:	f8d7 341c 	ldr.w	r3, [r7, #1052]	@ 0x41c
 8000d6e:	2bff      	cmp	r3, #255	@ 0xff
 8000d70:	f77f af3e 	ble.w	8000bf0 <calculateOtsuThreshold+0xbc>
 8000d74:	e000      	b.n	8000d78 <calculateOtsuThreshold+0x244>
        if (weight_fg == 0) break;
 8000d76:	bf00      	nop
        }
    }

    return t_optimal;
 8000d78:	f8d7 3420 	ldr.w	r3, [r7, #1056]	@ 0x420
}
 8000d7c:	4618      	mov	r0, r3
 8000d7e:	f507 6787 	add.w	r7, r7, #1080	@ 0x438
 8000d82:	46bd      	mov	sp, r7
 8000d84:	bd80      	pop	{r7, pc}

08000d86 <applyThreshold>:

void applyThreshold(uint8_t* pIn, uint8_t* pOut, int threshold, uint32_t imgSize) {
 8000d86:	b480      	push	{r7}
 8000d88:	b087      	sub	sp, #28
 8000d8a:	af00      	add	r7, sp, #0
 8000d8c:	60f8      	str	r0, [r7, #12]
 8000d8e:	60b9      	str	r1, [r7, #8]
 8000d90:	607a      	str	r2, [r7, #4]
 8000d92:	603b      	str	r3, [r7, #0]
    for (int i = 0; i < imgSize; i++) {
 8000d94:	2300      	movs	r3, #0
 8000d96:	617b      	str	r3, [r7, #20]
 8000d98:	e015      	b.n	8000dc6 <applyThreshold+0x40>
        if (pIn[i] > threshold) {
 8000d9a:	697b      	ldr	r3, [r7, #20]
 8000d9c:	68fa      	ldr	r2, [r7, #12]
 8000d9e:	4413      	add	r3, r2
 8000da0:	781b      	ldrb	r3, [r3, #0]
 8000da2:	461a      	mov	r2, r3
 8000da4:	687b      	ldr	r3, [r7, #4]
 8000da6:	4293      	cmp	r3, r2
 8000da8:	da05      	bge.n	8000db6 <applyThreshold+0x30>
            pOut[i] = 255;
 8000daa:	697b      	ldr	r3, [r7, #20]
 8000dac:	68ba      	ldr	r2, [r7, #8]
 8000dae:	4413      	add	r3, r2
 8000db0:	22ff      	movs	r2, #255	@ 0xff
 8000db2:	701a      	strb	r2, [r3, #0]
 8000db4:	e004      	b.n	8000dc0 <applyThreshold+0x3a>
        } else {
            pOut[i] = 0;
 8000db6:	697b      	ldr	r3, [r7, #20]
 8000db8:	68ba      	ldr	r2, [r7, #8]
 8000dba:	4413      	add	r3, r2
 8000dbc:	2200      	movs	r2, #0
 8000dbe:	701a      	strb	r2, [r3, #0]
    for (int i = 0; i < imgSize; i++) {
 8000dc0:	697b      	ldr	r3, [r7, #20]
 8000dc2:	3301      	adds	r3, #1
 8000dc4:	617b      	str	r3, [r7, #20]
 8000dc6:	697b      	ldr	r3, [r7, #20]
 8000dc8:	683a      	ldr	r2, [r7, #0]
 8000dca:	429a      	cmp	r2, r3
 8000dcc:	d8e5      	bhi.n	8000d9a <applyThreshold+0x14>
        }
    }
}
 8000dce:	bf00      	nop
 8000dd0:	bf00      	nop
 8000dd2:	371c      	adds	r7, #28
 8000dd4:	46bd      	mov	sp, r7
 8000dd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000dda:	4770      	bx	lr

08000ddc <dilate>:
        pRGB[i * 3 + channelOffset] = pIn[i];
    }
}


void dilate(uint8_t* pIn, uint8_t* pOut, int w, int h) {
 8000ddc:	b480      	push	{r7}
 8000dde:	b08b      	sub	sp, #44	@ 0x2c
 8000de0:	af00      	add	r7, sp, #0
 8000de2:	60f8      	str	r0, [r7, #12]
 8000de4:	60b9      	str	r1, [r7, #8]
 8000de6:	607a      	str	r2, [r7, #4]
 8000de8:	603b      	str	r3, [r7, #0]
    for (int y = 1; y < h - 1; y++) {
 8000dea:	2301      	movs	r3, #1
 8000dec:	627b      	str	r3, [r7, #36]	@ 0x24
 8000dee:	e046      	b.n	8000e7e <dilate+0xa2>
        for (int x = 1; x < w - 1; x++) {
 8000df0:	2301      	movs	r3, #1
 8000df2:	623b      	str	r3, [r7, #32]
 8000df4:	e03b      	b.n	8000e6e <dilate+0x92>
            uint8_t pixelVal = 0;
 8000df6:	2300      	movs	r3, #0
 8000df8:	77fb      	strb	r3, [r7, #31]

            for (int ky = -1; ky <= 1; ky++) {
 8000dfa:	f04f 33ff 	mov.w	r3, #4294967295
 8000dfe:	61bb      	str	r3, [r7, #24]
 8000e00:	e022      	b.n	8000e48 <dilate+0x6c>
                for (int kx = -1; kx <= 1; kx++) {
 8000e02:	f04f 33ff 	mov.w	r3, #4294967295
 8000e06:	617b      	str	r3, [r7, #20]
 8000e08:	e015      	b.n	8000e36 <dilate+0x5a>
                    if (pIn[(y + ky) * w + (x + kx)] == 255) {
 8000e0a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8000e0c:	69bb      	ldr	r3, [r7, #24]
 8000e0e:	4413      	add	r3, r2
 8000e10:	687a      	ldr	r2, [r7, #4]
 8000e12:	fb03 f202 	mul.w	r2, r3, r2
 8000e16:	6a39      	ldr	r1, [r7, #32]
 8000e18:	697b      	ldr	r3, [r7, #20]
 8000e1a:	440b      	add	r3, r1
 8000e1c:	4413      	add	r3, r2
 8000e1e:	461a      	mov	r2, r3
 8000e20:	68fb      	ldr	r3, [r7, #12]
 8000e22:	4413      	add	r3, r2
 8000e24:	781b      	ldrb	r3, [r3, #0]
 8000e26:	2bff      	cmp	r3, #255	@ 0xff
 8000e28:	d102      	bne.n	8000e30 <dilate+0x54>
                        pixelVal = 255;
 8000e2a:	23ff      	movs	r3, #255	@ 0xff
 8000e2c:	77fb      	strb	r3, [r7, #31]
                        break;
 8000e2e:	e005      	b.n	8000e3c <dilate+0x60>
                for (int kx = -1; kx <= 1; kx++) {
 8000e30:	697b      	ldr	r3, [r7, #20]
 8000e32:	3301      	adds	r3, #1
 8000e34:	617b      	str	r3, [r7, #20]
 8000e36:	697b      	ldr	r3, [r7, #20]
 8000e38:	2b01      	cmp	r3, #1
 8000e3a:	dde6      	ble.n	8000e0a <dilate+0x2e>
                    }
                }
                if (pixelVal == 255) {
 8000e3c:	7ffb      	ldrb	r3, [r7, #31]
 8000e3e:	2bff      	cmp	r3, #255	@ 0xff
 8000e40:	d006      	beq.n	8000e50 <dilate+0x74>
            for (int ky = -1; ky <= 1; ky++) {
 8000e42:	69bb      	ldr	r3, [r7, #24]
 8000e44:	3301      	adds	r3, #1
 8000e46:	61bb      	str	r3, [r7, #24]
 8000e48:	69bb      	ldr	r3, [r7, #24]
 8000e4a:	2b01      	cmp	r3, #1
 8000e4c:	ddd9      	ble.n	8000e02 <dilate+0x26>
 8000e4e:	e000      	b.n	8000e52 <dilate+0x76>
                    break;
 8000e50:	bf00      	nop
                }
            }
            pOut[y * w + x] = pixelVal;
 8000e52:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000e54:	687a      	ldr	r2, [r7, #4]
 8000e56:	fb03 f202 	mul.w	r2, r3, r2
 8000e5a:	6a3b      	ldr	r3, [r7, #32]
 8000e5c:	4413      	add	r3, r2
 8000e5e:	461a      	mov	r2, r3
 8000e60:	68bb      	ldr	r3, [r7, #8]
 8000e62:	4413      	add	r3, r2
 8000e64:	7ffa      	ldrb	r2, [r7, #31]
 8000e66:	701a      	strb	r2, [r3, #0]
        for (int x = 1; x < w - 1; x++) {
 8000e68:	6a3b      	ldr	r3, [r7, #32]
 8000e6a:	3301      	adds	r3, #1
 8000e6c:	623b      	str	r3, [r7, #32]
 8000e6e:	687b      	ldr	r3, [r7, #4]
 8000e70:	3b01      	subs	r3, #1
 8000e72:	6a3a      	ldr	r2, [r7, #32]
 8000e74:	429a      	cmp	r2, r3
 8000e76:	dbbe      	blt.n	8000df6 <dilate+0x1a>
    for (int y = 1; y < h - 1; y++) {
 8000e78:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000e7a:	3301      	adds	r3, #1
 8000e7c:	627b      	str	r3, [r7, #36]	@ 0x24
 8000e7e:	683b      	ldr	r3, [r7, #0]
 8000e80:	3b01      	subs	r3, #1
 8000e82:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8000e84:	429a      	cmp	r2, r3
 8000e86:	dbb3      	blt.n	8000df0 <dilate+0x14>
        }
    }
}
 8000e88:	bf00      	nop
 8000e8a:	bf00      	nop
 8000e8c:	372c      	adds	r7, #44	@ 0x2c
 8000e8e:	46bd      	mov	sp, r7
 8000e90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e94:	4770      	bx	lr

08000e96 <erode>:

void erode(uint8_t* pIn, uint8_t* pOut, int w, int h) {
 8000e96:	b480      	push	{r7}
 8000e98:	b08b      	sub	sp, #44	@ 0x2c
 8000e9a:	af00      	add	r7, sp, #0
 8000e9c:	60f8      	str	r0, [r7, #12]
 8000e9e:	60b9      	str	r1, [r7, #8]
 8000ea0:	607a      	str	r2, [r7, #4]
 8000ea2:	603b      	str	r3, [r7, #0]
    for (int y = 1; y < h - 1; y++) {
 8000ea4:	2301      	movs	r3, #1
 8000ea6:	627b      	str	r3, [r7, #36]	@ 0x24
 8000ea8:	e046      	b.n	8000f38 <erode+0xa2>
        for (int x = 1; x < w - 1; x++) {
 8000eaa:	2301      	movs	r3, #1
 8000eac:	623b      	str	r3, [r7, #32]
 8000eae:	e03b      	b.n	8000f28 <erode+0x92>
            uint8_t pixelVal = 255;
 8000eb0:	23ff      	movs	r3, #255	@ 0xff
 8000eb2:	77fb      	strb	r3, [r7, #31]

            for (int ky = -1; ky <= 1; ky++) {
 8000eb4:	f04f 33ff 	mov.w	r3, #4294967295
 8000eb8:	61bb      	str	r3, [r7, #24]
 8000eba:	e022      	b.n	8000f02 <erode+0x6c>
                for (int kx = -1; kx <= 1; kx++) {
 8000ebc:	f04f 33ff 	mov.w	r3, #4294967295
 8000ec0:	617b      	str	r3, [r7, #20]
 8000ec2:	e015      	b.n	8000ef0 <erode+0x5a>
                    if (pIn[(y + ky) * w + (x + kx)] == 0) {
 8000ec4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8000ec6:	69bb      	ldr	r3, [r7, #24]
 8000ec8:	4413      	add	r3, r2
 8000eca:	687a      	ldr	r2, [r7, #4]
 8000ecc:	fb03 f202 	mul.w	r2, r3, r2
 8000ed0:	6a39      	ldr	r1, [r7, #32]
 8000ed2:	697b      	ldr	r3, [r7, #20]
 8000ed4:	440b      	add	r3, r1
 8000ed6:	4413      	add	r3, r2
 8000ed8:	461a      	mov	r2, r3
 8000eda:	68fb      	ldr	r3, [r7, #12]
 8000edc:	4413      	add	r3, r2
 8000ede:	781b      	ldrb	r3, [r3, #0]
 8000ee0:	2b00      	cmp	r3, #0
 8000ee2:	d102      	bne.n	8000eea <erode+0x54>
                        pixelVal = 0;
 8000ee4:	2300      	movs	r3, #0
 8000ee6:	77fb      	strb	r3, [r7, #31]
                        break;
 8000ee8:	e005      	b.n	8000ef6 <erode+0x60>
                for (int kx = -1; kx <= 1; kx++) {
 8000eea:	697b      	ldr	r3, [r7, #20]
 8000eec:	3301      	adds	r3, #1
 8000eee:	617b      	str	r3, [r7, #20]
 8000ef0:	697b      	ldr	r3, [r7, #20]
 8000ef2:	2b01      	cmp	r3, #1
 8000ef4:	dde6      	ble.n	8000ec4 <erode+0x2e>
                    }
                }
                if (pixelVal == 0) {
 8000ef6:	7ffb      	ldrb	r3, [r7, #31]
 8000ef8:	2b00      	cmp	r3, #0
 8000efa:	d006      	beq.n	8000f0a <erode+0x74>
            for (int ky = -1; ky <= 1; ky++) {
 8000efc:	69bb      	ldr	r3, [r7, #24]
 8000efe:	3301      	adds	r3, #1
 8000f00:	61bb      	str	r3, [r7, #24]
 8000f02:	69bb      	ldr	r3, [r7, #24]
 8000f04:	2b01      	cmp	r3, #1
 8000f06:	ddd9      	ble.n	8000ebc <erode+0x26>
 8000f08:	e000      	b.n	8000f0c <erode+0x76>
                    break;
 8000f0a:	bf00      	nop
                }
            }

            pOut[y * w + x] = pixelVal;
 8000f0c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000f0e:	687a      	ldr	r2, [r7, #4]
 8000f10:	fb03 f202 	mul.w	r2, r3, r2
 8000f14:	6a3b      	ldr	r3, [r7, #32]
 8000f16:	4413      	add	r3, r2
 8000f18:	461a      	mov	r2, r3
 8000f1a:	68bb      	ldr	r3, [r7, #8]
 8000f1c:	4413      	add	r3, r2
 8000f1e:	7ffa      	ldrb	r2, [r7, #31]
 8000f20:	701a      	strb	r2, [r3, #0]
        for (int x = 1; x < w - 1; x++) {
 8000f22:	6a3b      	ldr	r3, [r7, #32]
 8000f24:	3301      	adds	r3, #1
 8000f26:	623b      	str	r3, [r7, #32]
 8000f28:	687b      	ldr	r3, [r7, #4]
 8000f2a:	3b01      	subs	r3, #1
 8000f2c:	6a3a      	ldr	r2, [r7, #32]
 8000f2e:	429a      	cmp	r2, r3
 8000f30:	dbbe      	blt.n	8000eb0 <erode+0x1a>
    for (int y = 1; y < h - 1; y++) {
 8000f32:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000f34:	3301      	adds	r3, #1
 8000f36:	627b      	str	r3, [r7, #36]	@ 0x24
 8000f38:	683b      	ldr	r3, [r7, #0]
 8000f3a:	3b01      	subs	r3, #1
 8000f3c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8000f3e:	429a      	cmp	r2, r3
 8000f40:	dbb3      	blt.n	8000eaa <erode+0x14>
        }
    }
}
 8000f42:	bf00      	nop
 8000f44:	bf00      	nop
 8000f46:	372c      	adds	r7, #44	@ 0x2c
 8000f48:	46bd      	mov	sp, r7
 8000f4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f4e:	4770      	bx	lr

08000f50 <opening>:


void opening(uint8_t* pIn, uint8_t* pOut, int w, int h) {
 8000f50:	b580      	push	{r7, lr}
 8000f52:	b084      	sub	sp, #16
 8000f54:	af00      	add	r7, sp, #0
 8000f56:	60f8      	str	r0, [r7, #12]
 8000f58:	60b9      	str	r1, [r7, #8]
 8000f5a:	607a      	str	r2, [r7, #4]
 8000f5c:	603b      	str	r3, [r7, #0]

    erode(pIn, (uint8_t*)pImage, w, h);
 8000f5e:	683b      	ldr	r3, [r7, #0]
 8000f60:	687a      	ldr	r2, [r7, #4]
 8000f62:	4907      	ldr	r1, [pc, #28]	@ (8000f80 <opening+0x30>)
 8000f64:	68f8      	ldr	r0, [r7, #12]
 8000f66:	f7ff ff96 	bl	8000e96 <erode>
    dilate((uint8_t*)pImage, pOut, w, h);
 8000f6a:	683b      	ldr	r3, [r7, #0]
 8000f6c:	687a      	ldr	r2, [r7, #4]
 8000f6e:	68b9      	ldr	r1, [r7, #8]
 8000f70:	4803      	ldr	r0, [pc, #12]	@ (8000f80 <opening+0x30>)
 8000f72:	f7ff ff33 	bl	8000ddc <dilate>
}
 8000f76:	bf00      	nop
 8000f78:	3710      	adds	r7, #16
 8000f7a:	46bd      	mov	sp, r7
 8000f7c:	bd80      	pop	{r7, pc}
 8000f7e:	bf00      	nop
 8000f80:	20000070 	.word	0x20000070

08000f84 <closing>:

void closing(uint8_t* pIn, uint8_t* pOut, int w, int h) {
 8000f84:	b580      	push	{r7, lr}
 8000f86:	b084      	sub	sp, #16
 8000f88:	af00      	add	r7, sp, #0
 8000f8a:	60f8      	str	r0, [r7, #12]
 8000f8c:	60b9      	str	r1, [r7, #8]
 8000f8e:	607a      	str	r2, [r7, #4]
 8000f90:	603b      	str	r3, [r7, #0]
    dilate(pIn, (uint8_t*)pImage, w, h);
 8000f92:	683b      	ldr	r3, [r7, #0]
 8000f94:	687a      	ldr	r2, [r7, #4]
 8000f96:	4907      	ldr	r1, [pc, #28]	@ (8000fb4 <closing+0x30>)
 8000f98:	68f8      	ldr	r0, [r7, #12]
 8000f9a:	f7ff ff1f 	bl	8000ddc <dilate>
    erode((uint8_t*)pImage, pOut, w, h);
 8000f9e:	683b      	ldr	r3, [r7, #0]
 8000fa0:	687a      	ldr	r2, [r7, #4]
 8000fa2:	68b9      	ldr	r1, [r7, #8]
 8000fa4:	4803      	ldr	r0, [pc, #12]	@ (8000fb4 <closing+0x30>)
 8000fa6:	f7ff ff76 	bl	8000e96 <erode>
}
 8000faa:	bf00      	nop
 8000fac:	3710      	adds	r7, #16
 8000fae:	46bd      	mov	sp, r7
 8000fb0:	bd80      	pop	{r7, pc}
 8000fb2:	bf00      	nop
 8000fb4:	20000070 	.word	0x20000070

08000fb8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000fb8:	b480      	push	{r7}
 8000fba:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000fbc:	b672      	cpsid	i
}
 8000fbe:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000fc0:	bf00      	nop
 8000fc2:	e7fd      	b.n	8000fc0 <Error_Handler+0x8>

08000fc4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000fc4:	b580      	push	{r7, lr}
 8000fc6:	b082      	sub	sp, #8
 8000fc8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000fca:	2300      	movs	r3, #0
 8000fcc:	607b      	str	r3, [r7, #4]
 8000fce:	4b10      	ldr	r3, [pc, #64]	@ (8001010 <HAL_MspInit+0x4c>)
 8000fd0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000fd2:	4a0f      	ldr	r2, [pc, #60]	@ (8001010 <HAL_MspInit+0x4c>)
 8000fd4:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000fd8:	6453      	str	r3, [r2, #68]	@ 0x44
 8000fda:	4b0d      	ldr	r3, [pc, #52]	@ (8001010 <HAL_MspInit+0x4c>)
 8000fdc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000fde:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8000fe2:	607b      	str	r3, [r7, #4]
 8000fe4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000fe6:	2300      	movs	r3, #0
 8000fe8:	603b      	str	r3, [r7, #0]
 8000fea:	4b09      	ldr	r3, [pc, #36]	@ (8001010 <HAL_MspInit+0x4c>)
 8000fec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000fee:	4a08      	ldr	r2, [pc, #32]	@ (8001010 <HAL_MspInit+0x4c>)
 8000ff0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000ff4:	6413      	str	r3, [r2, #64]	@ 0x40
 8000ff6:	4b06      	ldr	r3, [pc, #24]	@ (8001010 <HAL_MspInit+0x4c>)
 8000ff8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000ffa:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000ffe:	603b      	str	r3, [r7, #0]
 8001000:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 8001002:	2007      	movs	r0, #7
 8001004:	f000 fa02 	bl	800140c <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001008:	bf00      	nop
 800100a:	3708      	adds	r7, #8
 800100c:	46bd      	mov	sp, r7
 800100e:	bd80      	pop	{r7, pc}
 8001010:	40023800 	.word	0x40023800

08001014 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001014:	b580      	push	{r7, lr}
 8001016:	b08a      	sub	sp, #40	@ 0x28
 8001018:	af00      	add	r7, sp, #0
 800101a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800101c:	f107 0314 	add.w	r3, r7, #20
 8001020:	2200      	movs	r2, #0
 8001022:	601a      	str	r2, [r3, #0]
 8001024:	605a      	str	r2, [r3, #4]
 8001026:	609a      	str	r2, [r3, #8]
 8001028:	60da      	str	r2, [r3, #12]
 800102a:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 800102c:	687b      	ldr	r3, [r7, #4]
 800102e:	681b      	ldr	r3, [r3, #0]
 8001030:	4a19      	ldr	r2, [pc, #100]	@ (8001098 <HAL_UART_MspInit+0x84>)
 8001032:	4293      	cmp	r3, r2
 8001034:	d12b      	bne.n	800108e <HAL_UART_MspInit+0x7a>
  {
    /* USER CODE BEGIN USART2_MspInit 0 */

    /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8001036:	2300      	movs	r3, #0
 8001038:	613b      	str	r3, [r7, #16]
 800103a:	4b18      	ldr	r3, [pc, #96]	@ (800109c <HAL_UART_MspInit+0x88>)
 800103c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800103e:	4a17      	ldr	r2, [pc, #92]	@ (800109c <HAL_UART_MspInit+0x88>)
 8001040:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001044:	6413      	str	r3, [r2, #64]	@ 0x40
 8001046:	4b15      	ldr	r3, [pc, #84]	@ (800109c <HAL_UART_MspInit+0x88>)
 8001048:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800104a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800104e:	613b      	str	r3, [r7, #16]
 8001050:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001052:	2300      	movs	r3, #0
 8001054:	60fb      	str	r3, [r7, #12]
 8001056:	4b11      	ldr	r3, [pc, #68]	@ (800109c <HAL_UART_MspInit+0x88>)
 8001058:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800105a:	4a10      	ldr	r2, [pc, #64]	@ (800109c <HAL_UART_MspInit+0x88>)
 800105c:	f043 0301 	orr.w	r3, r3, #1
 8001060:	6313      	str	r3, [r2, #48]	@ 0x30
 8001062:	4b0e      	ldr	r3, [pc, #56]	@ (800109c <HAL_UART_MspInit+0x88>)
 8001064:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001066:	f003 0301 	and.w	r3, r3, #1
 800106a:	60fb      	str	r3, [r7, #12]
 800106c:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 800106e:	230c      	movs	r3, #12
 8001070:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001072:	2302      	movs	r3, #2
 8001074:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001076:	2300      	movs	r3, #0
 8001078:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800107a:	2303      	movs	r3, #3
 800107c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 800107e:	2307      	movs	r3, #7
 8001080:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001082:	f107 0314 	add.w	r3, r7, #20
 8001086:	4619      	mov	r1, r3
 8001088:	4805      	ldr	r0, [pc, #20]	@ (80010a0 <HAL_UART_MspInit+0x8c>)
 800108a:	f000 f9f3 	bl	8001474 <HAL_GPIO_Init>

    /* USER CODE END USART2_MspInit 1 */

  }

}
 800108e:	bf00      	nop
 8001090:	3728      	adds	r7, #40	@ 0x28
 8001092:	46bd      	mov	sp, r7
 8001094:	bd80      	pop	{r7, pc}
 8001096:	bf00      	nop
 8001098:	40004400 	.word	0x40004400
 800109c:	40023800 	.word	0x40023800
 80010a0:	40020000 	.word	0x40020000

080010a4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80010a4:	b480      	push	{r7}
 80010a6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80010a8:	bf00      	nop
 80010aa:	e7fd      	b.n	80010a8 <NMI_Handler+0x4>

080010ac <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80010ac:	b480      	push	{r7}
 80010ae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80010b0:	bf00      	nop
 80010b2:	e7fd      	b.n	80010b0 <HardFault_Handler+0x4>

080010b4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80010b4:	b480      	push	{r7}
 80010b6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80010b8:	bf00      	nop
 80010ba:	e7fd      	b.n	80010b8 <MemManage_Handler+0x4>

080010bc <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80010bc:	b480      	push	{r7}
 80010be:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80010c0:	bf00      	nop
 80010c2:	e7fd      	b.n	80010c0 <BusFault_Handler+0x4>

080010c4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80010c4:	b480      	push	{r7}
 80010c6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80010c8:	bf00      	nop
 80010ca:	e7fd      	b.n	80010c8 <UsageFault_Handler+0x4>

080010cc <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80010cc:	b480      	push	{r7}
 80010ce:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80010d0:	bf00      	nop
 80010d2:	46bd      	mov	sp, r7
 80010d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010d8:	4770      	bx	lr

080010da <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80010da:	b480      	push	{r7}
 80010dc:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80010de:	bf00      	nop
 80010e0:	46bd      	mov	sp, r7
 80010e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010e6:	4770      	bx	lr

080010e8 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80010e8:	b480      	push	{r7}
 80010ea:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80010ec:	bf00      	nop
 80010ee:	46bd      	mov	sp, r7
 80010f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010f4:	4770      	bx	lr

080010f6 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80010f6:	b580      	push	{r7, lr}
 80010f8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80010fa:	f000 f891 	bl	8001220 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80010fe:	bf00      	nop
 8001100:	bd80      	pop	{r7, pc}
	...

08001104 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001104:	b480      	push	{r7}
 8001106:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001108:	4b06      	ldr	r3, [pc, #24]	@ (8001124 <SystemInit+0x20>)
 800110a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800110e:	4a05      	ldr	r2, [pc, #20]	@ (8001124 <SystemInit+0x20>)
 8001110:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001114:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001118:	bf00      	nop
 800111a:	46bd      	mov	sp, r7
 800111c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001120:	4770      	bx	lr
 8001122:	bf00      	nop
 8001124:	e000ed00 	.word	0xe000ed00

08001128 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8001128:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8001160 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 800112c:	f7ff ffea 	bl	8001104 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001130:	480c      	ldr	r0, [pc, #48]	@ (8001164 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8001132:	490d      	ldr	r1, [pc, #52]	@ (8001168 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8001134:	4a0d      	ldr	r2, [pc, #52]	@ (800116c <LoopFillZerobss+0x1a>)
  movs r3, #0
 8001136:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001138:	e002      	b.n	8001140 <LoopCopyDataInit>

0800113a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800113a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800113c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800113e:	3304      	adds	r3, #4

08001140 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001140:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001142:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001144:	d3f9      	bcc.n	800113a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001146:	4a0a      	ldr	r2, [pc, #40]	@ (8001170 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8001148:	4c0a      	ldr	r4, [pc, #40]	@ (8001174 <LoopFillZerobss+0x22>)
  movs r3, #0
 800114a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800114c:	e001      	b.n	8001152 <LoopFillZerobss>

0800114e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800114e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001150:	3204      	adds	r2, #4

08001152 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001152:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001154:	d3fb      	bcc.n	800114e <FillZerobss>
  
/* Call static constructors */
    bl __libc_init_array
 8001156:	f001 fdcd 	bl	8002cf4 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800115a:	f7ff fb1f 	bl	800079c <main>
  bx  lr    
 800115e:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8001160:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8001164:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001168:	2000000c 	.word	0x2000000c
  ldr r2, =_sidata
 800116c:	08002d84 	.word	0x08002d84
  ldr r2, =_sbss
 8001170:	2000000c 	.word	0x2000000c
  ldr r4, =_ebss
 8001174:	20014084 	.word	0x20014084

08001178 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001178:	e7fe      	b.n	8001178 <ADC_IRQHandler>
	...

0800117c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800117c:	b580      	push	{r7, lr}
 800117e:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8001180:	4b0e      	ldr	r3, [pc, #56]	@ (80011bc <HAL_Init+0x40>)
 8001182:	681b      	ldr	r3, [r3, #0]
 8001184:	4a0d      	ldr	r2, [pc, #52]	@ (80011bc <HAL_Init+0x40>)
 8001186:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800118a:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 800118c:	4b0b      	ldr	r3, [pc, #44]	@ (80011bc <HAL_Init+0x40>)
 800118e:	681b      	ldr	r3, [r3, #0]
 8001190:	4a0a      	ldr	r2, [pc, #40]	@ (80011bc <HAL_Init+0x40>)
 8001192:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8001196:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001198:	4b08      	ldr	r3, [pc, #32]	@ (80011bc <HAL_Init+0x40>)
 800119a:	681b      	ldr	r3, [r3, #0]
 800119c:	4a07      	ldr	r2, [pc, #28]	@ (80011bc <HAL_Init+0x40>)
 800119e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80011a2:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80011a4:	2003      	movs	r0, #3
 80011a6:	f000 f931 	bl	800140c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80011aa:	2000      	movs	r0, #0
 80011ac:	f000 f808 	bl	80011c0 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80011b0:	f7ff ff08 	bl	8000fc4 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80011b4:	2300      	movs	r3, #0
}
 80011b6:	4618      	mov	r0, r3
 80011b8:	bd80      	pop	{r7, pc}
 80011ba:	bf00      	nop
 80011bc:	40023c00 	.word	0x40023c00

080011c0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80011c0:	b580      	push	{r7, lr}
 80011c2:	b082      	sub	sp, #8
 80011c4:	af00      	add	r7, sp, #0
 80011c6:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80011c8:	4b12      	ldr	r3, [pc, #72]	@ (8001214 <HAL_InitTick+0x54>)
 80011ca:	681a      	ldr	r2, [r3, #0]
 80011cc:	4b12      	ldr	r3, [pc, #72]	@ (8001218 <HAL_InitTick+0x58>)
 80011ce:	781b      	ldrb	r3, [r3, #0]
 80011d0:	4619      	mov	r1, r3
 80011d2:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80011d6:	fbb3 f3f1 	udiv	r3, r3, r1
 80011da:	fbb2 f3f3 	udiv	r3, r2, r3
 80011de:	4618      	mov	r0, r3
 80011e0:	f000 f93b 	bl	800145a <HAL_SYSTICK_Config>
 80011e4:	4603      	mov	r3, r0
 80011e6:	2b00      	cmp	r3, #0
 80011e8:	d001      	beq.n	80011ee <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80011ea:	2301      	movs	r3, #1
 80011ec:	e00e      	b.n	800120c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80011ee:	687b      	ldr	r3, [r7, #4]
 80011f0:	2b0f      	cmp	r3, #15
 80011f2:	d80a      	bhi.n	800120a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80011f4:	2200      	movs	r2, #0
 80011f6:	6879      	ldr	r1, [r7, #4]
 80011f8:	f04f 30ff 	mov.w	r0, #4294967295
 80011fc:	f000 f911 	bl	8001422 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001200:	4a06      	ldr	r2, [pc, #24]	@ (800121c <HAL_InitTick+0x5c>)
 8001202:	687b      	ldr	r3, [r7, #4]
 8001204:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001206:	2300      	movs	r3, #0
 8001208:	e000      	b.n	800120c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800120a:	2301      	movs	r3, #1
}
 800120c:	4618      	mov	r0, r3
 800120e:	3708      	adds	r7, #8
 8001210:	46bd      	mov	sp, r7
 8001212:	bd80      	pop	{r7, pc}
 8001214:	20000000 	.word	0x20000000
 8001218:	20000008 	.word	0x20000008
 800121c:	20000004 	.word	0x20000004

08001220 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001220:	b480      	push	{r7}
 8001222:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001224:	4b06      	ldr	r3, [pc, #24]	@ (8001240 <HAL_IncTick+0x20>)
 8001226:	781b      	ldrb	r3, [r3, #0]
 8001228:	461a      	mov	r2, r3
 800122a:	4b06      	ldr	r3, [pc, #24]	@ (8001244 <HAL_IncTick+0x24>)
 800122c:	681b      	ldr	r3, [r3, #0]
 800122e:	4413      	add	r3, r2
 8001230:	4a04      	ldr	r2, [pc, #16]	@ (8001244 <HAL_IncTick+0x24>)
 8001232:	6013      	str	r3, [r2, #0]
}
 8001234:	bf00      	nop
 8001236:	46bd      	mov	sp, r7
 8001238:	f85d 7b04 	ldr.w	r7, [sp], #4
 800123c:	4770      	bx	lr
 800123e:	bf00      	nop
 8001240:	20000008 	.word	0x20000008
 8001244:	20014080 	.word	0x20014080

08001248 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001248:	b480      	push	{r7}
 800124a:	af00      	add	r7, sp, #0
  return uwTick;
 800124c:	4b03      	ldr	r3, [pc, #12]	@ (800125c <HAL_GetTick+0x14>)
 800124e:	681b      	ldr	r3, [r3, #0]
}
 8001250:	4618      	mov	r0, r3
 8001252:	46bd      	mov	sp, r7
 8001254:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001258:	4770      	bx	lr
 800125a:	bf00      	nop
 800125c:	20014080 	.word	0x20014080

08001260 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001260:	b580      	push	{r7, lr}
 8001262:	b084      	sub	sp, #16
 8001264:	af00      	add	r7, sp, #0
 8001266:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001268:	f7ff ffee 	bl	8001248 <HAL_GetTick>
 800126c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800126e:	687b      	ldr	r3, [r7, #4]
 8001270:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001272:	68fb      	ldr	r3, [r7, #12]
 8001274:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001278:	d005      	beq.n	8001286 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800127a:	4b0a      	ldr	r3, [pc, #40]	@ (80012a4 <HAL_Delay+0x44>)
 800127c:	781b      	ldrb	r3, [r3, #0]
 800127e:	461a      	mov	r2, r3
 8001280:	68fb      	ldr	r3, [r7, #12]
 8001282:	4413      	add	r3, r2
 8001284:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8001286:	bf00      	nop
 8001288:	f7ff ffde 	bl	8001248 <HAL_GetTick>
 800128c:	4602      	mov	r2, r0
 800128e:	68bb      	ldr	r3, [r7, #8]
 8001290:	1ad3      	subs	r3, r2, r3
 8001292:	68fa      	ldr	r2, [r7, #12]
 8001294:	429a      	cmp	r2, r3
 8001296:	d8f7      	bhi.n	8001288 <HAL_Delay+0x28>
  {
  }
}
 8001298:	bf00      	nop
 800129a:	bf00      	nop
 800129c:	3710      	adds	r7, #16
 800129e:	46bd      	mov	sp, r7
 80012a0:	bd80      	pop	{r7, pc}
 80012a2:	bf00      	nop
 80012a4:	20000008 	.word	0x20000008

080012a8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80012a8:	b480      	push	{r7}
 80012aa:	b085      	sub	sp, #20
 80012ac:	af00      	add	r7, sp, #0
 80012ae:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80012b0:	687b      	ldr	r3, [r7, #4]
 80012b2:	f003 0307 	and.w	r3, r3, #7
 80012b6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80012b8:	4b0c      	ldr	r3, [pc, #48]	@ (80012ec <__NVIC_SetPriorityGrouping+0x44>)
 80012ba:	68db      	ldr	r3, [r3, #12]
 80012bc:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80012be:	68ba      	ldr	r2, [r7, #8]
 80012c0:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80012c4:	4013      	ands	r3, r2
 80012c6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80012c8:	68fb      	ldr	r3, [r7, #12]
 80012ca:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80012cc:	68bb      	ldr	r3, [r7, #8]
 80012ce:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80012d0:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80012d4:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80012d8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80012da:	4a04      	ldr	r2, [pc, #16]	@ (80012ec <__NVIC_SetPriorityGrouping+0x44>)
 80012dc:	68bb      	ldr	r3, [r7, #8]
 80012de:	60d3      	str	r3, [r2, #12]
}
 80012e0:	bf00      	nop
 80012e2:	3714      	adds	r7, #20
 80012e4:	46bd      	mov	sp, r7
 80012e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012ea:	4770      	bx	lr
 80012ec:	e000ed00 	.word	0xe000ed00

080012f0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80012f0:	b480      	push	{r7}
 80012f2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80012f4:	4b04      	ldr	r3, [pc, #16]	@ (8001308 <__NVIC_GetPriorityGrouping+0x18>)
 80012f6:	68db      	ldr	r3, [r3, #12]
 80012f8:	0a1b      	lsrs	r3, r3, #8
 80012fa:	f003 0307 	and.w	r3, r3, #7
}
 80012fe:	4618      	mov	r0, r3
 8001300:	46bd      	mov	sp, r7
 8001302:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001306:	4770      	bx	lr
 8001308:	e000ed00 	.word	0xe000ed00

0800130c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800130c:	b480      	push	{r7}
 800130e:	b083      	sub	sp, #12
 8001310:	af00      	add	r7, sp, #0
 8001312:	4603      	mov	r3, r0
 8001314:	6039      	str	r1, [r7, #0]
 8001316:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001318:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800131c:	2b00      	cmp	r3, #0
 800131e:	db0a      	blt.n	8001336 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001320:	683b      	ldr	r3, [r7, #0]
 8001322:	b2da      	uxtb	r2, r3
 8001324:	490c      	ldr	r1, [pc, #48]	@ (8001358 <__NVIC_SetPriority+0x4c>)
 8001326:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800132a:	0112      	lsls	r2, r2, #4
 800132c:	b2d2      	uxtb	r2, r2
 800132e:	440b      	add	r3, r1
 8001330:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001334:	e00a      	b.n	800134c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001336:	683b      	ldr	r3, [r7, #0]
 8001338:	b2da      	uxtb	r2, r3
 800133a:	4908      	ldr	r1, [pc, #32]	@ (800135c <__NVIC_SetPriority+0x50>)
 800133c:	79fb      	ldrb	r3, [r7, #7]
 800133e:	f003 030f 	and.w	r3, r3, #15
 8001342:	3b04      	subs	r3, #4
 8001344:	0112      	lsls	r2, r2, #4
 8001346:	b2d2      	uxtb	r2, r2
 8001348:	440b      	add	r3, r1
 800134a:	761a      	strb	r2, [r3, #24]
}
 800134c:	bf00      	nop
 800134e:	370c      	adds	r7, #12
 8001350:	46bd      	mov	sp, r7
 8001352:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001356:	4770      	bx	lr
 8001358:	e000e100 	.word	0xe000e100
 800135c:	e000ed00 	.word	0xe000ed00

08001360 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001360:	b480      	push	{r7}
 8001362:	b089      	sub	sp, #36	@ 0x24
 8001364:	af00      	add	r7, sp, #0
 8001366:	60f8      	str	r0, [r7, #12]
 8001368:	60b9      	str	r1, [r7, #8]
 800136a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800136c:	68fb      	ldr	r3, [r7, #12]
 800136e:	f003 0307 	and.w	r3, r3, #7
 8001372:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001374:	69fb      	ldr	r3, [r7, #28]
 8001376:	f1c3 0307 	rsb	r3, r3, #7
 800137a:	2b04      	cmp	r3, #4
 800137c:	bf28      	it	cs
 800137e:	2304      	movcs	r3, #4
 8001380:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001382:	69fb      	ldr	r3, [r7, #28]
 8001384:	3304      	adds	r3, #4
 8001386:	2b06      	cmp	r3, #6
 8001388:	d902      	bls.n	8001390 <NVIC_EncodePriority+0x30>
 800138a:	69fb      	ldr	r3, [r7, #28]
 800138c:	3b03      	subs	r3, #3
 800138e:	e000      	b.n	8001392 <NVIC_EncodePriority+0x32>
 8001390:	2300      	movs	r3, #0
 8001392:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001394:	f04f 32ff 	mov.w	r2, #4294967295
 8001398:	69bb      	ldr	r3, [r7, #24]
 800139a:	fa02 f303 	lsl.w	r3, r2, r3
 800139e:	43da      	mvns	r2, r3
 80013a0:	68bb      	ldr	r3, [r7, #8]
 80013a2:	401a      	ands	r2, r3
 80013a4:	697b      	ldr	r3, [r7, #20]
 80013a6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80013a8:	f04f 31ff 	mov.w	r1, #4294967295
 80013ac:	697b      	ldr	r3, [r7, #20]
 80013ae:	fa01 f303 	lsl.w	r3, r1, r3
 80013b2:	43d9      	mvns	r1, r3
 80013b4:	687b      	ldr	r3, [r7, #4]
 80013b6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80013b8:	4313      	orrs	r3, r2
         );
}
 80013ba:	4618      	mov	r0, r3
 80013bc:	3724      	adds	r7, #36	@ 0x24
 80013be:	46bd      	mov	sp, r7
 80013c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013c4:	4770      	bx	lr
	...

080013c8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80013c8:	b580      	push	{r7, lr}
 80013ca:	b082      	sub	sp, #8
 80013cc:	af00      	add	r7, sp, #0
 80013ce:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80013d0:	687b      	ldr	r3, [r7, #4]
 80013d2:	3b01      	subs	r3, #1
 80013d4:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80013d8:	d301      	bcc.n	80013de <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80013da:	2301      	movs	r3, #1
 80013dc:	e00f      	b.n	80013fe <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80013de:	4a0a      	ldr	r2, [pc, #40]	@ (8001408 <SysTick_Config+0x40>)
 80013e0:	687b      	ldr	r3, [r7, #4]
 80013e2:	3b01      	subs	r3, #1
 80013e4:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80013e6:	210f      	movs	r1, #15
 80013e8:	f04f 30ff 	mov.w	r0, #4294967295
 80013ec:	f7ff ff8e 	bl	800130c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80013f0:	4b05      	ldr	r3, [pc, #20]	@ (8001408 <SysTick_Config+0x40>)
 80013f2:	2200      	movs	r2, #0
 80013f4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80013f6:	4b04      	ldr	r3, [pc, #16]	@ (8001408 <SysTick_Config+0x40>)
 80013f8:	2207      	movs	r2, #7
 80013fa:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80013fc:	2300      	movs	r3, #0
}
 80013fe:	4618      	mov	r0, r3
 8001400:	3708      	adds	r7, #8
 8001402:	46bd      	mov	sp, r7
 8001404:	bd80      	pop	{r7, pc}
 8001406:	bf00      	nop
 8001408:	e000e010 	.word	0xe000e010

0800140c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800140c:	b580      	push	{r7, lr}
 800140e:	b082      	sub	sp, #8
 8001410:	af00      	add	r7, sp, #0
 8001412:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001414:	6878      	ldr	r0, [r7, #4]
 8001416:	f7ff ff47 	bl	80012a8 <__NVIC_SetPriorityGrouping>
}
 800141a:	bf00      	nop
 800141c:	3708      	adds	r7, #8
 800141e:	46bd      	mov	sp, r7
 8001420:	bd80      	pop	{r7, pc}

08001422 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001422:	b580      	push	{r7, lr}
 8001424:	b086      	sub	sp, #24
 8001426:	af00      	add	r7, sp, #0
 8001428:	4603      	mov	r3, r0
 800142a:	60b9      	str	r1, [r7, #8]
 800142c:	607a      	str	r2, [r7, #4]
 800142e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001430:	2300      	movs	r3, #0
 8001432:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001434:	f7ff ff5c 	bl	80012f0 <__NVIC_GetPriorityGrouping>
 8001438:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800143a:	687a      	ldr	r2, [r7, #4]
 800143c:	68b9      	ldr	r1, [r7, #8]
 800143e:	6978      	ldr	r0, [r7, #20]
 8001440:	f7ff ff8e 	bl	8001360 <NVIC_EncodePriority>
 8001444:	4602      	mov	r2, r0
 8001446:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800144a:	4611      	mov	r1, r2
 800144c:	4618      	mov	r0, r3
 800144e:	f7ff ff5d 	bl	800130c <__NVIC_SetPriority>
}
 8001452:	bf00      	nop
 8001454:	3718      	adds	r7, #24
 8001456:	46bd      	mov	sp, r7
 8001458:	bd80      	pop	{r7, pc}

0800145a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800145a:	b580      	push	{r7, lr}
 800145c:	b082      	sub	sp, #8
 800145e:	af00      	add	r7, sp, #0
 8001460:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001462:	6878      	ldr	r0, [r7, #4]
 8001464:	f7ff ffb0 	bl	80013c8 <SysTick_Config>
 8001468:	4603      	mov	r3, r0
}
 800146a:	4618      	mov	r0, r3
 800146c:	3708      	adds	r7, #8
 800146e:	46bd      	mov	sp, r7
 8001470:	bd80      	pop	{r7, pc}
	...

08001474 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001474:	b480      	push	{r7}
 8001476:	b089      	sub	sp, #36	@ 0x24
 8001478:	af00      	add	r7, sp, #0
 800147a:	6078      	str	r0, [r7, #4]
 800147c:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800147e:	2300      	movs	r3, #0
 8001480:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8001482:	2300      	movs	r3, #0
 8001484:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8001486:	2300      	movs	r3, #0
 8001488:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800148a:	2300      	movs	r3, #0
 800148c:	61fb      	str	r3, [r7, #28]
 800148e:	e165      	b.n	800175c <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8001490:	2201      	movs	r2, #1
 8001492:	69fb      	ldr	r3, [r7, #28]
 8001494:	fa02 f303 	lsl.w	r3, r2, r3
 8001498:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800149a:	683b      	ldr	r3, [r7, #0]
 800149c:	681b      	ldr	r3, [r3, #0]
 800149e:	697a      	ldr	r2, [r7, #20]
 80014a0:	4013      	ands	r3, r2
 80014a2:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80014a4:	693a      	ldr	r2, [r7, #16]
 80014a6:	697b      	ldr	r3, [r7, #20]
 80014a8:	429a      	cmp	r2, r3
 80014aa:	f040 8154 	bne.w	8001756 <HAL_GPIO_Init+0x2e2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80014ae:	683b      	ldr	r3, [r7, #0]
 80014b0:	685b      	ldr	r3, [r3, #4]
 80014b2:	f003 0303 	and.w	r3, r3, #3
 80014b6:	2b01      	cmp	r3, #1
 80014b8:	d005      	beq.n	80014c6 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80014ba:	683b      	ldr	r3, [r7, #0]
 80014bc:	685b      	ldr	r3, [r3, #4]
 80014be:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80014c2:	2b02      	cmp	r3, #2
 80014c4:	d130      	bne.n	8001528 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80014c6:	687b      	ldr	r3, [r7, #4]
 80014c8:	689b      	ldr	r3, [r3, #8]
 80014ca:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80014cc:	69fb      	ldr	r3, [r7, #28]
 80014ce:	005b      	lsls	r3, r3, #1
 80014d0:	2203      	movs	r2, #3
 80014d2:	fa02 f303 	lsl.w	r3, r2, r3
 80014d6:	43db      	mvns	r3, r3
 80014d8:	69ba      	ldr	r2, [r7, #24]
 80014da:	4013      	ands	r3, r2
 80014dc:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80014de:	683b      	ldr	r3, [r7, #0]
 80014e0:	68da      	ldr	r2, [r3, #12]
 80014e2:	69fb      	ldr	r3, [r7, #28]
 80014e4:	005b      	lsls	r3, r3, #1
 80014e6:	fa02 f303 	lsl.w	r3, r2, r3
 80014ea:	69ba      	ldr	r2, [r7, #24]
 80014ec:	4313      	orrs	r3, r2
 80014ee:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80014f0:	687b      	ldr	r3, [r7, #4]
 80014f2:	69ba      	ldr	r2, [r7, #24]
 80014f4:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80014f6:	687b      	ldr	r3, [r7, #4]
 80014f8:	685b      	ldr	r3, [r3, #4]
 80014fa:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80014fc:	2201      	movs	r2, #1
 80014fe:	69fb      	ldr	r3, [r7, #28]
 8001500:	fa02 f303 	lsl.w	r3, r2, r3
 8001504:	43db      	mvns	r3, r3
 8001506:	69ba      	ldr	r2, [r7, #24]
 8001508:	4013      	ands	r3, r2
 800150a:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800150c:	683b      	ldr	r3, [r7, #0]
 800150e:	685b      	ldr	r3, [r3, #4]
 8001510:	091b      	lsrs	r3, r3, #4
 8001512:	f003 0201 	and.w	r2, r3, #1
 8001516:	69fb      	ldr	r3, [r7, #28]
 8001518:	fa02 f303 	lsl.w	r3, r2, r3
 800151c:	69ba      	ldr	r2, [r7, #24]
 800151e:	4313      	orrs	r3, r2
 8001520:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8001522:	687b      	ldr	r3, [r7, #4]
 8001524:	69ba      	ldr	r2, [r7, #24]
 8001526:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001528:	683b      	ldr	r3, [r7, #0]
 800152a:	685b      	ldr	r3, [r3, #4]
 800152c:	f003 0303 	and.w	r3, r3, #3
 8001530:	2b03      	cmp	r3, #3
 8001532:	d017      	beq.n	8001564 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001534:	687b      	ldr	r3, [r7, #4]
 8001536:	68db      	ldr	r3, [r3, #12]
 8001538:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800153a:	69fb      	ldr	r3, [r7, #28]
 800153c:	005b      	lsls	r3, r3, #1
 800153e:	2203      	movs	r2, #3
 8001540:	fa02 f303 	lsl.w	r3, r2, r3
 8001544:	43db      	mvns	r3, r3
 8001546:	69ba      	ldr	r2, [r7, #24]
 8001548:	4013      	ands	r3, r2
 800154a:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 800154c:	683b      	ldr	r3, [r7, #0]
 800154e:	689a      	ldr	r2, [r3, #8]
 8001550:	69fb      	ldr	r3, [r7, #28]
 8001552:	005b      	lsls	r3, r3, #1
 8001554:	fa02 f303 	lsl.w	r3, r2, r3
 8001558:	69ba      	ldr	r2, [r7, #24]
 800155a:	4313      	orrs	r3, r2
 800155c:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 800155e:	687b      	ldr	r3, [r7, #4]
 8001560:	69ba      	ldr	r2, [r7, #24]
 8001562:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001564:	683b      	ldr	r3, [r7, #0]
 8001566:	685b      	ldr	r3, [r3, #4]
 8001568:	f003 0303 	and.w	r3, r3, #3
 800156c:	2b02      	cmp	r3, #2
 800156e:	d123      	bne.n	80015b8 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8001570:	69fb      	ldr	r3, [r7, #28]
 8001572:	08da      	lsrs	r2, r3, #3
 8001574:	687b      	ldr	r3, [r7, #4]
 8001576:	3208      	adds	r2, #8
 8001578:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800157c:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800157e:	69fb      	ldr	r3, [r7, #28]
 8001580:	f003 0307 	and.w	r3, r3, #7
 8001584:	009b      	lsls	r3, r3, #2
 8001586:	220f      	movs	r2, #15
 8001588:	fa02 f303 	lsl.w	r3, r2, r3
 800158c:	43db      	mvns	r3, r3
 800158e:	69ba      	ldr	r2, [r7, #24]
 8001590:	4013      	ands	r3, r2
 8001592:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8001594:	683b      	ldr	r3, [r7, #0]
 8001596:	691a      	ldr	r2, [r3, #16]
 8001598:	69fb      	ldr	r3, [r7, #28]
 800159a:	f003 0307 	and.w	r3, r3, #7
 800159e:	009b      	lsls	r3, r3, #2
 80015a0:	fa02 f303 	lsl.w	r3, r2, r3
 80015a4:	69ba      	ldr	r2, [r7, #24]
 80015a6:	4313      	orrs	r3, r2
 80015a8:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80015aa:	69fb      	ldr	r3, [r7, #28]
 80015ac:	08da      	lsrs	r2, r3, #3
 80015ae:	687b      	ldr	r3, [r7, #4]
 80015b0:	3208      	adds	r2, #8
 80015b2:	69b9      	ldr	r1, [r7, #24]
 80015b4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80015b8:	687b      	ldr	r3, [r7, #4]
 80015ba:	681b      	ldr	r3, [r3, #0]
 80015bc:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80015be:	69fb      	ldr	r3, [r7, #28]
 80015c0:	005b      	lsls	r3, r3, #1
 80015c2:	2203      	movs	r2, #3
 80015c4:	fa02 f303 	lsl.w	r3, r2, r3
 80015c8:	43db      	mvns	r3, r3
 80015ca:	69ba      	ldr	r2, [r7, #24]
 80015cc:	4013      	ands	r3, r2
 80015ce:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80015d0:	683b      	ldr	r3, [r7, #0]
 80015d2:	685b      	ldr	r3, [r3, #4]
 80015d4:	f003 0203 	and.w	r2, r3, #3
 80015d8:	69fb      	ldr	r3, [r7, #28]
 80015da:	005b      	lsls	r3, r3, #1
 80015dc:	fa02 f303 	lsl.w	r3, r2, r3
 80015e0:	69ba      	ldr	r2, [r7, #24]
 80015e2:	4313      	orrs	r3, r2
 80015e4:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80015e6:	687b      	ldr	r3, [r7, #4]
 80015e8:	69ba      	ldr	r2, [r7, #24]
 80015ea:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80015ec:	683b      	ldr	r3, [r7, #0]
 80015ee:	685b      	ldr	r3, [r3, #4]
 80015f0:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80015f4:	2b00      	cmp	r3, #0
 80015f6:	f000 80ae 	beq.w	8001756 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80015fa:	2300      	movs	r3, #0
 80015fc:	60fb      	str	r3, [r7, #12]
 80015fe:	4b5d      	ldr	r3, [pc, #372]	@ (8001774 <HAL_GPIO_Init+0x300>)
 8001600:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001602:	4a5c      	ldr	r2, [pc, #368]	@ (8001774 <HAL_GPIO_Init+0x300>)
 8001604:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001608:	6453      	str	r3, [r2, #68]	@ 0x44
 800160a:	4b5a      	ldr	r3, [pc, #360]	@ (8001774 <HAL_GPIO_Init+0x300>)
 800160c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800160e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001612:	60fb      	str	r3, [r7, #12]
 8001614:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8001616:	4a58      	ldr	r2, [pc, #352]	@ (8001778 <HAL_GPIO_Init+0x304>)
 8001618:	69fb      	ldr	r3, [r7, #28]
 800161a:	089b      	lsrs	r3, r3, #2
 800161c:	3302      	adds	r3, #2
 800161e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001622:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8001624:	69fb      	ldr	r3, [r7, #28]
 8001626:	f003 0303 	and.w	r3, r3, #3
 800162a:	009b      	lsls	r3, r3, #2
 800162c:	220f      	movs	r2, #15
 800162e:	fa02 f303 	lsl.w	r3, r2, r3
 8001632:	43db      	mvns	r3, r3
 8001634:	69ba      	ldr	r2, [r7, #24]
 8001636:	4013      	ands	r3, r2
 8001638:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800163a:	687b      	ldr	r3, [r7, #4]
 800163c:	4a4f      	ldr	r2, [pc, #316]	@ (800177c <HAL_GPIO_Init+0x308>)
 800163e:	4293      	cmp	r3, r2
 8001640:	d025      	beq.n	800168e <HAL_GPIO_Init+0x21a>
 8001642:	687b      	ldr	r3, [r7, #4]
 8001644:	4a4e      	ldr	r2, [pc, #312]	@ (8001780 <HAL_GPIO_Init+0x30c>)
 8001646:	4293      	cmp	r3, r2
 8001648:	d01f      	beq.n	800168a <HAL_GPIO_Init+0x216>
 800164a:	687b      	ldr	r3, [r7, #4]
 800164c:	4a4d      	ldr	r2, [pc, #308]	@ (8001784 <HAL_GPIO_Init+0x310>)
 800164e:	4293      	cmp	r3, r2
 8001650:	d019      	beq.n	8001686 <HAL_GPIO_Init+0x212>
 8001652:	687b      	ldr	r3, [r7, #4]
 8001654:	4a4c      	ldr	r2, [pc, #304]	@ (8001788 <HAL_GPIO_Init+0x314>)
 8001656:	4293      	cmp	r3, r2
 8001658:	d013      	beq.n	8001682 <HAL_GPIO_Init+0x20e>
 800165a:	687b      	ldr	r3, [r7, #4]
 800165c:	4a4b      	ldr	r2, [pc, #300]	@ (800178c <HAL_GPIO_Init+0x318>)
 800165e:	4293      	cmp	r3, r2
 8001660:	d00d      	beq.n	800167e <HAL_GPIO_Init+0x20a>
 8001662:	687b      	ldr	r3, [r7, #4]
 8001664:	4a4a      	ldr	r2, [pc, #296]	@ (8001790 <HAL_GPIO_Init+0x31c>)
 8001666:	4293      	cmp	r3, r2
 8001668:	d007      	beq.n	800167a <HAL_GPIO_Init+0x206>
 800166a:	687b      	ldr	r3, [r7, #4]
 800166c:	4a49      	ldr	r2, [pc, #292]	@ (8001794 <HAL_GPIO_Init+0x320>)
 800166e:	4293      	cmp	r3, r2
 8001670:	d101      	bne.n	8001676 <HAL_GPIO_Init+0x202>
 8001672:	2306      	movs	r3, #6
 8001674:	e00c      	b.n	8001690 <HAL_GPIO_Init+0x21c>
 8001676:	2307      	movs	r3, #7
 8001678:	e00a      	b.n	8001690 <HAL_GPIO_Init+0x21c>
 800167a:	2305      	movs	r3, #5
 800167c:	e008      	b.n	8001690 <HAL_GPIO_Init+0x21c>
 800167e:	2304      	movs	r3, #4
 8001680:	e006      	b.n	8001690 <HAL_GPIO_Init+0x21c>
 8001682:	2303      	movs	r3, #3
 8001684:	e004      	b.n	8001690 <HAL_GPIO_Init+0x21c>
 8001686:	2302      	movs	r3, #2
 8001688:	e002      	b.n	8001690 <HAL_GPIO_Init+0x21c>
 800168a:	2301      	movs	r3, #1
 800168c:	e000      	b.n	8001690 <HAL_GPIO_Init+0x21c>
 800168e:	2300      	movs	r3, #0
 8001690:	69fa      	ldr	r2, [r7, #28]
 8001692:	f002 0203 	and.w	r2, r2, #3
 8001696:	0092      	lsls	r2, r2, #2
 8001698:	4093      	lsls	r3, r2
 800169a:	69ba      	ldr	r2, [r7, #24]
 800169c:	4313      	orrs	r3, r2
 800169e:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80016a0:	4935      	ldr	r1, [pc, #212]	@ (8001778 <HAL_GPIO_Init+0x304>)
 80016a2:	69fb      	ldr	r3, [r7, #28]
 80016a4:	089b      	lsrs	r3, r3, #2
 80016a6:	3302      	adds	r3, #2
 80016a8:	69ba      	ldr	r2, [r7, #24]
 80016aa:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80016ae:	4b3a      	ldr	r3, [pc, #232]	@ (8001798 <HAL_GPIO_Init+0x324>)
 80016b0:	689b      	ldr	r3, [r3, #8]
 80016b2:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80016b4:	693b      	ldr	r3, [r7, #16]
 80016b6:	43db      	mvns	r3, r3
 80016b8:	69ba      	ldr	r2, [r7, #24]
 80016ba:	4013      	ands	r3, r2
 80016bc:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80016be:	683b      	ldr	r3, [r7, #0]
 80016c0:	685b      	ldr	r3, [r3, #4]
 80016c2:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80016c6:	2b00      	cmp	r3, #0
 80016c8:	d003      	beq.n	80016d2 <HAL_GPIO_Init+0x25e>
        {
          temp |= iocurrent;
 80016ca:	69ba      	ldr	r2, [r7, #24]
 80016cc:	693b      	ldr	r3, [r7, #16]
 80016ce:	4313      	orrs	r3, r2
 80016d0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80016d2:	4a31      	ldr	r2, [pc, #196]	@ (8001798 <HAL_GPIO_Init+0x324>)
 80016d4:	69bb      	ldr	r3, [r7, #24]
 80016d6:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80016d8:	4b2f      	ldr	r3, [pc, #188]	@ (8001798 <HAL_GPIO_Init+0x324>)
 80016da:	68db      	ldr	r3, [r3, #12]
 80016dc:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80016de:	693b      	ldr	r3, [r7, #16]
 80016e0:	43db      	mvns	r3, r3
 80016e2:	69ba      	ldr	r2, [r7, #24]
 80016e4:	4013      	ands	r3, r2
 80016e6:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80016e8:	683b      	ldr	r3, [r7, #0]
 80016ea:	685b      	ldr	r3, [r3, #4]
 80016ec:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80016f0:	2b00      	cmp	r3, #0
 80016f2:	d003      	beq.n	80016fc <HAL_GPIO_Init+0x288>
        {
          temp |= iocurrent;
 80016f4:	69ba      	ldr	r2, [r7, #24]
 80016f6:	693b      	ldr	r3, [r7, #16]
 80016f8:	4313      	orrs	r3, r2
 80016fa:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80016fc:	4a26      	ldr	r2, [pc, #152]	@ (8001798 <HAL_GPIO_Init+0x324>)
 80016fe:	69bb      	ldr	r3, [r7, #24]
 8001700:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8001702:	4b25      	ldr	r3, [pc, #148]	@ (8001798 <HAL_GPIO_Init+0x324>)
 8001704:	685b      	ldr	r3, [r3, #4]
 8001706:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001708:	693b      	ldr	r3, [r7, #16]
 800170a:	43db      	mvns	r3, r3
 800170c:	69ba      	ldr	r2, [r7, #24]
 800170e:	4013      	ands	r3, r2
 8001710:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8001712:	683b      	ldr	r3, [r7, #0]
 8001714:	685b      	ldr	r3, [r3, #4]
 8001716:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800171a:	2b00      	cmp	r3, #0
 800171c:	d003      	beq.n	8001726 <HAL_GPIO_Init+0x2b2>
        {
          temp |= iocurrent;
 800171e:	69ba      	ldr	r2, [r7, #24]
 8001720:	693b      	ldr	r3, [r7, #16]
 8001722:	4313      	orrs	r3, r2
 8001724:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8001726:	4a1c      	ldr	r2, [pc, #112]	@ (8001798 <HAL_GPIO_Init+0x324>)
 8001728:	69bb      	ldr	r3, [r7, #24]
 800172a:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 800172c:	4b1a      	ldr	r3, [pc, #104]	@ (8001798 <HAL_GPIO_Init+0x324>)
 800172e:	681b      	ldr	r3, [r3, #0]
 8001730:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001732:	693b      	ldr	r3, [r7, #16]
 8001734:	43db      	mvns	r3, r3
 8001736:	69ba      	ldr	r2, [r7, #24]
 8001738:	4013      	ands	r3, r2
 800173a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 800173c:	683b      	ldr	r3, [r7, #0]
 800173e:	685b      	ldr	r3, [r3, #4]
 8001740:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001744:	2b00      	cmp	r3, #0
 8001746:	d003      	beq.n	8001750 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 8001748:	69ba      	ldr	r2, [r7, #24]
 800174a:	693b      	ldr	r3, [r7, #16]
 800174c:	4313      	orrs	r3, r2
 800174e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8001750:	4a11      	ldr	r2, [pc, #68]	@ (8001798 <HAL_GPIO_Init+0x324>)
 8001752:	69bb      	ldr	r3, [r7, #24]
 8001754:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001756:	69fb      	ldr	r3, [r7, #28]
 8001758:	3301      	adds	r3, #1
 800175a:	61fb      	str	r3, [r7, #28]
 800175c:	69fb      	ldr	r3, [r7, #28]
 800175e:	2b0f      	cmp	r3, #15
 8001760:	f67f ae96 	bls.w	8001490 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8001764:	bf00      	nop
 8001766:	bf00      	nop
 8001768:	3724      	adds	r7, #36	@ 0x24
 800176a:	46bd      	mov	sp, r7
 800176c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001770:	4770      	bx	lr
 8001772:	bf00      	nop
 8001774:	40023800 	.word	0x40023800
 8001778:	40013800 	.word	0x40013800
 800177c:	40020000 	.word	0x40020000
 8001780:	40020400 	.word	0x40020400
 8001784:	40020800 	.word	0x40020800
 8001788:	40020c00 	.word	0x40020c00
 800178c:	40021000 	.word	0x40021000
 8001790:	40021400 	.word	0x40021400
 8001794:	40021800 	.word	0x40021800
 8001798:	40013c00 	.word	0x40013c00

0800179c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800179c:	b480      	push	{r7}
 800179e:	b083      	sub	sp, #12
 80017a0:	af00      	add	r7, sp, #0
 80017a2:	6078      	str	r0, [r7, #4]
 80017a4:	460b      	mov	r3, r1
 80017a6:	807b      	strh	r3, [r7, #2]
 80017a8:	4613      	mov	r3, r2
 80017aa:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80017ac:	787b      	ldrb	r3, [r7, #1]
 80017ae:	2b00      	cmp	r3, #0
 80017b0:	d003      	beq.n	80017ba <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80017b2:	887a      	ldrh	r2, [r7, #2]
 80017b4:	687b      	ldr	r3, [r7, #4]
 80017b6:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80017b8:	e003      	b.n	80017c2 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80017ba:	887b      	ldrh	r3, [r7, #2]
 80017bc:	041a      	lsls	r2, r3, #16
 80017be:	687b      	ldr	r3, [r7, #4]
 80017c0:	619a      	str	r2, [r3, #24]
}
 80017c2:	bf00      	nop
 80017c4:	370c      	adds	r7, #12
 80017c6:	46bd      	mov	sp, r7
 80017c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017cc:	4770      	bx	lr
	...

080017d0 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80017d0:	b580      	push	{r7, lr}
 80017d2:	b084      	sub	sp, #16
 80017d4:	af00      	add	r7, sp, #0
 80017d6:	6078      	str	r0, [r7, #4]
 80017d8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80017da:	687b      	ldr	r3, [r7, #4]
 80017dc:	2b00      	cmp	r3, #0
 80017de:	d101      	bne.n	80017e4 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80017e0:	2301      	movs	r3, #1
 80017e2:	e0cc      	b.n	800197e <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80017e4:	4b68      	ldr	r3, [pc, #416]	@ (8001988 <HAL_RCC_ClockConfig+0x1b8>)
 80017e6:	681b      	ldr	r3, [r3, #0]
 80017e8:	f003 030f 	and.w	r3, r3, #15
 80017ec:	683a      	ldr	r2, [r7, #0]
 80017ee:	429a      	cmp	r2, r3
 80017f0:	d90c      	bls.n	800180c <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80017f2:	4b65      	ldr	r3, [pc, #404]	@ (8001988 <HAL_RCC_ClockConfig+0x1b8>)
 80017f4:	683a      	ldr	r2, [r7, #0]
 80017f6:	b2d2      	uxtb	r2, r2
 80017f8:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80017fa:	4b63      	ldr	r3, [pc, #396]	@ (8001988 <HAL_RCC_ClockConfig+0x1b8>)
 80017fc:	681b      	ldr	r3, [r3, #0]
 80017fe:	f003 030f 	and.w	r3, r3, #15
 8001802:	683a      	ldr	r2, [r7, #0]
 8001804:	429a      	cmp	r2, r3
 8001806:	d001      	beq.n	800180c <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8001808:	2301      	movs	r3, #1
 800180a:	e0b8      	b.n	800197e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800180c:	687b      	ldr	r3, [r7, #4]
 800180e:	681b      	ldr	r3, [r3, #0]
 8001810:	f003 0302 	and.w	r3, r3, #2
 8001814:	2b00      	cmp	r3, #0
 8001816:	d020      	beq.n	800185a <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001818:	687b      	ldr	r3, [r7, #4]
 800181a:	681b      	ldr	r3, [r3, #0]
 800181c:	f003 0304 	and.w	r3, r3, #4
 8001820:	2b00      	cmp	r3, #0
 8001822:	d005      	beq.n	8001830 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001824:	4b59      	ldr	r3, [pc, #356]	@ (800198c <HAL_RCC_ClockConfig+0x1bc>)
 8001826:	689b      	ldr	r3, [r3, #8]
 8001828:	4a58      	ldr	r2, [pc, #352]	@ (800198c <HAL_RCC_ClockConfig+0x1bc>)
 800182a:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 800182e:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001830:	687b      	ldr	r3, [r7, #4]
 8001832:	681b      	ldr	r3, [r3, #0]
 8001834:	f003 0308 	and.w	r3, r3, #8
 8001838:	2b00      	cmp	r3, #0
 800183a:	d005      	beq.n	8001848 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 800183c:	4b53      	ldr	r3, [pc, #332]	@ (800198c <HAL_RCC_ClockConfig+0x1bc>)
 800183e:	689b      	ldr	r3, [r3, #8]
 8001840:	4a52      	ldr	r2, [pc, #328]	@ (800198c <HAL_RCC_ClockConfig+0x1bc>)
 8001842:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8001846:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001848:	4b50      	ldr	r3, [pc, #320]	@ (800198c <HAL_RCC_ClockConfig+0x1bc>)
 800184a:	689b      	ldr	r3, [r3, #8]
 800184c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8001850:	687b      	ldr	r3, [r7, #4]
 8001852:	689b      	ldr	r3, [r3, #8]
 8001854:	494d      	ldr	r1, [pc, #308]	@ (800198c <HAL_RCC_ClockConfig+0x1bc>)
 8001856:	4313      	orrs	r3, r2
 8001858:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800185a:	687b      	ldr	r3, [r7, #4]
 800185c:	681b      	ldr	r3, [r3, #0]
 800185e:	f003 0301 	and.w	r3, r3, #1
 8001862:	2b00      	cmp	r3, #0
 8001864:	d044      	beq.n	80018f0 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001866:	687b      	ldr	r3, [r7, #4]
 8001868:	685b      	ldr	r3, [r3, #4]
 800186a:	2b01      	cmp	r3, #1
 800186c:	d107      	bne.n	800187e <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800186e:	4b47      	ldr	r3, [pc, #284]	@ (800198c <HAL_RCC_ClockConfig+0x1bc>)
 8001870:	681b      	ldr	r3, [r3, #0]
 8001872:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001876:	2b00      	cmp	r3, #0
 8001878:	d119      	bne.n	80018ae <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800187a:	2301      	movs	r3, #1
 800187c:	e07f      	b.n	800197e <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800187e:	687b      	ldr	r3, [r7, #4]
 8001880:	685b      	ldr	r3, [r3, #4]
 8001882:	2b02      	cmp	r3, #2
 8001884:	d003      	beq.n	800188e <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8001886:	687b      	ldr	r3, [r7, #4]
 8001888:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800188a:	2b03      	cmp	r3, #3
 800188c:	d107      	bne.n	800189e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800188e:	4b3f      	ldr	r3, [pc, #252]	@ (800198c <HAL_RCC_ClockConfig+0x1bc>)
 8001890:	681b      	ldr	r3, [r3, #0]
 8001892:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001896:	2b00      	cmp	r3, #0
 8001898:	d109      	bne.n	80018ae <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800189a:	2301      	movs	r3, #1
 800189c:	e06f      	b.n	800197e <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800189e:	4b3b      	ldr	r3, [pc, #236]	@ (800198c <HAL_RCC_ClockConfig+0x1bc>)
 80018a0:	681b      	ldr	r3, [r3, #0]
 80018a2:	f003 0302 	and.w	r3, r3, #2
 80018a6:	2b00      	cmp	r3, #0
 80018a8:	d101      	bne.n	80018ae <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80018aa:	2301      	movs	r3, #1
 80018ac:	e067      	b.n	800197e <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80018ae:	4b37      	ldr	r3, [pc, #220]	@ (800198c <HAL_RCC_ClockConfig+0x1bc>)
 80018b0:	689b      	ldr	r3, [r3, #8]
 80018b2:	f023 0203 	bic.w	r2, r3, #3
 80018b6:	687b      	ldr	r3, [r7, #4]
 80018b8:	685b      	ldr	r3, [r3, #4]
 80018ba:	4934      	ldr	r1, [pc, #208]	@ (800198c <HAL_RCC_ClockConfig+0x1bc>)
 80018bc:	4313      	orrs	r3, r2
 80018be:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80018c0:	f7ff fcc2 	bl	8001248 <HAL_GetTick>
 80018c4:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80018c6:	e00a      	b.n	80018de <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80018c8:	f7ff fcbe 	bl	8001248 <HAL_GetTick>
 80018cc:	4602      	mov	r2, r0
 80018ce:	68fb      	ldr	r3, [r7, #12]
 80018d0:	1ad3      	subs	r3, r2, r3
 80018d2:	f241 3288 	movw	r2, #5000	@ 0x1388
 80018d6:	4293      	cmp	r3, r2
 80018d8:	d901      	bls.n	80018de <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80018da:	2303      	movs	r3, #3
 80018dc:	e04f      	b.n	800197e <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80018de:	4b2b      	ldr	r3, [pc, #172]	@ (800198c <HAL_RCC_ClockConfig+0x1bc>)
 80018e0:	689b      	ldr	r3, [r3, #8]
 80018e2:	f003 020c 	and.w	r2, r3, #12
 80018e6:	687b      	ldr	r3, [r7, #4]
 80018e8:	685b      	ldr	r3, [r3, #4]
 80018ea:	009b      	lsls	r3, r3, #2
 80018ec:	429a      	cmp	r2, r3
 80018ee:	d1eb      	bne.n	80018c8 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80018f0:	4b25      	ldr	r3, [pc, #148]	@ (8001988 <HAL_RCC_ClockConfig+0x1b8>)
 80018f2:	681b      	ldr	r3, [r3, #0]
 80018f4:	f003 030f 	and.w	r3, r3, #15
 80018f8:	683a      	ldr	r2, [r7, #0]
 80018fa:	429a      	cmp	r2, r3
 80018fc:	d20c      	bcs.n	8001918 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80018fe:	4b22      	ldr	r3, [pc, #136]	@ (8001988 <HAL_RCC_ClockConfig+0x1b8>)
 8001900:	683a      	ldr	r2, [r7, #0]
 8001902:	b2d2      	uxtb	r2, r2
 8001904:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001906:	4b20      	ldr	r3, [pc, #128]	@ (8001988 <HAL_RCC_ClockConfig+0x1b8>)
 8001908:	681b      	ldr	r3, [r3, #0]
 800190a:	f003 030f 	and.w	r3, r3, #15
 800190e:	683a      	ldr	r2, [r7, #0]
 8001910:	429a      	cmp	r2, r3
 8001912:	d001      	beq.n	8001918 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8001914:	2301      	movs	r3, #1
 8001916:	e032      	b.n	800197e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001918:	687b      	ldr	r3, [r7, #4]
 800191a:	681b      	ldr	r3, [r3, #0]
 800191c:	f003 0304 	and.w	r3, r3, #4
 8001920:	2b00      	cmp	r3, #0
 8001922:	d008      	beq.n	8001936 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001924:	4b19      	ldr	r3, [pc, #100]	@ (800198c <HAL_RCC_ClockConfig+0x1bc>)
 8001926:	689b      	ldr	r3, [r3, #8]
 8001928:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 800192c:	687b      	ldr	r3, [r7, #4]
 800192e:	68db      	ldr	r3, [r3, #12]
 8001930:	4916      	ldr	r1, [pc, #88]	@ (800198c <HAL_RCC_ClockConfig+0x1bc>)
 8001932:	4313      	orrs	r3, r2
 8001934:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001936:	687b      	ldr	r3, [r7, #4]
 8001938:	681b      	ldr	r3, [r3, #0]
 800193a:	f003 0308 	and.w	r3, r3, #8
 800193e:	2b00      	cmp	r3, #0
 8001940:	d009      	beq.n	8001956 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8001942:	4b12      	ldr	r3, [pc, #72]	@ (800198c <HAL_RCC_ClockConfig+0x1bc>)
 8001944:	689b      	ldr	r3, [r3, #8]
 8001946:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 800194a:	687b      	ldr	r3, [r7, #4]
 800194c:	691b      	ldr	r3, [r3, #16]
 800194e:	00db      	lsls	r3, r3, #3
 8001950:	490e      	ldr	r1, [pc, #56]	@ (800198c <HAL_RCC_ClockConfig+0x1bc>)
 8001952:	4313      	orrs	r3, r2
 8001954:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8001956:	f000 f855 	bl	8001a04 <HAL_RCC_GetSysClockFreq>
 800195a:	4602      	mov	r2, r0
 800195c:	4b0b      	ldr	r3, [pc, #44]	@ (800198c <HAL_RCC_ClockConfig+0x1bc>)
 800195e:	689b      	ldr	r3, [r3, #8]
 8001960:	091b      	lsrs	r3, r3, #4
 8001962:	f003 030f 	and.w	r3, r3, #15
 8001966:	490a      	ldr	r1, [pc, #40]	@ (8001990 <HAL_RCC_ClockConfig+0x1c0>)
 8001968:	5ccb      	ldrb	r3, [r1, r3]
 800196a:	fa22 f303 	lsr.w	r3, r2, r3
 800196e:	4a09      	ldr	r2, [pc, #36]	@ (8001994 <HAL_RCC_ClockConfig+0x1c4>)
 8001970:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8001972:	4b09      	ldr	r3, [pc, #36]	@ (8001998 <HAL_RCC_ClockConfig+0x1c8>)
 8001974:	681b      	ldr	r3, [r3, #0]
 8001976:	4618      	mov	r0, r3
 8001978:	f7ff fc22 	bl	80011c0 <HAL_InitTick>

  return HAL_OK;
 800197c:	2300      	movs	r3, #0
}
 800197e:	4618      	mov	r0, r3
 8001980:	3710      	adds	r7, #16
 8001982:	46bd      	mov	sp, r7
 8001984:	bd80      	pop	{r7, pc}
 8001986:	bf00      	nop
 8001988:	40023c00 	.word	0x40023c00
 800198c:	40023800 	.word	0x40023800
 8001990:	08002d5c 	.word	0x08002d5c
 8001994:	20000000 	.word	0x20000000
 8001998:	20000004 	.word	0x20000004

0800199c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800199c:	b480      	push	{r7}
 800199e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80019a0:	4b03      	ldr	r3, [pc, #12]	@ (80019b0 <HAL_RCC_GetHCLKFreq+0x14>)
 80019a2:	681b      	ldr	r3, [r3, #0]
}
 80019a4:	4618      	mov	r0, r3
 80019a6:	46bd      	mov	sp, r7
 80019a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019ac:	4770      	bx	lr
 80019ae:	bf00      	nop
 80019b0:	20000000 	.word	0x20000000

080019b4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80019b4:	b580      	push	{r7, lr}
 80019b6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80019b8:	f7ff fff0 	bl	800199c <HAL_RCC_GetHCLKFreq>
 80019bc:	4602      	mov	r2, r0
 80019be:	4b05      	ldr	r3, [pc, #20]	@ (80019d4 <HAL_RCC_GetPCLK1Freq+0x20>)
 80019c0:	689b      	ldr	r3, [r3, #8]
 80019c2:	0a9b      	lsrs	r3, r3, #10
 80019c4:	f003 0307 	and.w	r3, r3, #7
 80019c8:	4903      	ldr	r1, [pc, #12]	@ (80019d8 <HAL_RCC_GetPCLK1Freq+0x24>)
 80019ca:	5ccb      	ldrb	r3, [r1, r3]
 80019cc:	fa22 f303 	lsr.w	r3, r2, r3
}
 80019d0:	4618      	mov	r0, r3
 80019d2:	bd80      	pop	{r7, pc}
 80019d4:	40023800 	.word	0x40023800
 80019d8:	08002d6c 	.word	0x08002d6c

080019dc <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80019dc:	b580      	push	{r7, lr}
 80019de:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80019e0:	f7ff ffdc 	bl	800199c <HAL_RCC_GetHCLKFreq>
 80019e4:	4602      	mov	r2, r0
 80019e6:	4b05      	ldr	r3, [pc, #20]	@ (80019fc <HAL_RCC_GetPCLK2Freq+0x20>)
 80019e8:	689b      	ldr	r3, [r3, #8]
 80019ea:	0b5b      	lsrs	r3, r3, #13
 80019ec:	f003 0307 	and.w	r3, r3, #7
 80019f0:	4903      	ldr	r1, [pc, #12]	@ (8001a00 <HAL_RCC_GetPCLK2Freq+0x24>)
 80019f2:	5ccb      	ldrb	r3, [r1, r3]
 80019f4:	fa22 f303 	lsr.w	r3, r2, r3
}
 80019f8:	4618      	mov	r0, r3
 80019fa:	bd80      	pop	{r7, pc}
 80019fc:	40023800 	.word	0x40023800
 8001a00:	08002d6c 	.word	0x08002d6c

08001a04 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001a04:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8001a08:	b0ae      	sub	sp, #184	@ 0xb8
 8001a0a:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8001a0c:	2300      	movs	r3, #0
 8001a0e:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  uint32_t pllvco = 0U;
 8001a12:	2300      	movs	r3, #0
 8001a14:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  uint32_t pllp = 0U;
 8001a18:	2300      	movs	r3, #0
 8001a1a:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  uint32_t pllr = 0U;
 8001a1e:	2300      	movs	r3, #0
 8001a20:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  uint32_t sysclockfreq = 0U;
 8001a24:	2300      	movs	r3, #0
 8001a26:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8001a2a:	4bcb      	ldr	r3, [pc, #812]	@ (8001d58 <HAL_RCC_GetSysClockFreq+0x354>)
 8001a2c:	689b      	ldr	r3, [r3, #8]
 8001a2e:	f003 030c 	and.w	r3, r3, #12
 8001a32:	2b0c      	cmp	r3, #12
 8001a34:	f200 8206 	bhi.w	8001e44 <HAL_RCC_GetSysClockFreq+0x440>
 8001a38:	a201      	add	r2, pc, #4	@ (adr r2, 8001a40 <HAL_RCC_GetSysClockFreq+0x3c>)
 8001a3a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001a3e:	bf00      	nop
 8001a40:	08001a75 	.word	0x08001a75
 8001a44:	08001e45 	.word	0x08001e45
 8001a48:	08001e45 	.word	0x08001e45
 8001a4c:	08001e45 	.word	0x08001e45
 8001a50:	08001a7d 	.word	0x08001a7d
 8001a54:	08001e45 	.word	0x08001e45
 8001a58:	08001e45 	.word	0x08001e45
 8001a5c:	08001e45 	.word	0x08001e45
 8001a60:	08001a85 	.word	0x08001a85
 8001a64:	08001e45 	.word	0x08001e45
 8001a68:	08001e45 	.word	0x08001e45
 8001a6c:	08001e45 	.word	0x08001e45
 8001a70:	08001c75 	.word	0x08001c75
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8001a74:	4bb9      	ldr	r3, [pc, #740]	@ (8001d5c <HAL_RCC_GetSysClockFreq+0x358>)
 8001a76:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 8001a7a:	e1e7      	b.n	8001e4c <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8001a7c:	4bb8      	ldr	r3, [pc, #736]	@ (8001d60 <HAL_RCC_GetSysClockFreq+0x35c>)
 8001a7e:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 8001a82:	e1e3      	b.n	8001e4c <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL/PLLP used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8001a84:	4bb4      	ldr	r3, [pc, #720]	@ (8001d58 <HAL_RCC_GetSysClockFreq+0x354>)
 8001a86:	685b      	ldr	r3, [r3, #4]
 8001a88:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8001a8c:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8001a90:	4bb1      	ldr	r3, [pc, #708]	@ (8001d58 <HAL_RCC_GetSysClockFreq+0x354>)
 8001a92:	685b      	ldr	r3, [r3, #4]
 8001a94:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001a98:	2b00      	cmp	r3, #0
 8001a9a:	d071      	beq.n	8001b80 <HAL_RCC_GetSysClockFreq+0x17c>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001a9c:	4bae      	ldr	r3, [pc, #696]	@ (8001d58 <HAL_RCC_GetSysClockFreq+0x354>)
 8001a9e:	685b      	ldr	r3, [r3, #4]
 8001aa0:	099b      	lsrs	r3, r3, #6
 8001aa2:	2200      	movs	r2, #0
 8001aa4:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8001aa8:	f8c7 209c 	str.w	r2, [r7, #156]	@ 0x9c
 8001aac:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8001ab0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8001ab4:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8001ab8:	2300      	movs	r3, #0
 8001aba:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8001abe:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8001ac2:	4622      	mov	r2, r4
 8001ac4:	462b      	mov	r3, r5
 8001ac6:	f04f 0000 	mov.w	r0, #0
 8001aca:	f04f 0100 	mov.w	r1, #0
 8001ace:	0159      	lsls	r1, r3, #5
 8001ad0:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8001ad4:	0150      	lsls	r0, r2, #5
 8001ad6:	4602      	mov	r2, r0
 8001ad8:	460b      	mov	r3, r1
 8001ada:	4621      	mov	r1, r4
 8001adc:	1a51      	subs	r1, r2, r1
 8001ade:	6439      	str	r1, [r7, #64]	@ 0x40
 8001ae0:	4629      	mov	r1, r5
 8001ae2:	eb63 0301 	sbc.w	r3, r3, r1
 8001ae6:	647b      	str	r3, [r7, #68]	@ 0x44
 8001ae8:	f04f 0200 	mov.w	r2, #0
 8001aec:	f04f 0300 	mov.w	r3, #0
 8001af0:	e9d7 8910 	ldrd	r8, r9, [r7, #64]	@ 0x40
 8001af4:	4649      	mov	r1, r9
 8001af6:	018b      	lsls	r3, r1, #6
 8001af8:	4641      	mov	r1, r8
 8001afa:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8001afe:	4641      	mov	r1, r8
 8001b00:	018a      	lsls	r2, r1, #6
 8001b02:	4641      	mov	r1, r8
 8001b04:	1a51      	subs	r1, r2, r1
 8001b06:	63b9      	str	r1, [r7, #56]	@ 0x38
 8001b08:	4649      	mov	r1, r9
 8001b0a:	eb63 0301 	sbc.w	r3, r3, r1
 8001b0e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8001b10:	f04f 0200 	mov.w	r2, #0
 8001b14:	f04f 0300 	mov.w	r3, #0
 8001b18:	e9d7 890e 	ldrd	r8, r9, [r7, #56]	@ 0x38
 8001b1c:	4649      	mov	r1, r9
 8001b1e:	00cb      	lsls	r3, r1, #3
 8001b20:	4641      	mov	r1, r8
 8001b22:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8001b26:	4641      	mov	r1, r8
 8001b28:	00ca      	lsls	r2, r1, #3
 8001b2a:	4610      	mov	r0, r2
 8001b2c:	4619      	mov	r1, r3
 8001b2e:	4603      	mov	r3, r0
 8001b30:	4622      	mov	r2, r4
 8001b32:	189b      	adds	r3, r3, r2
 8001b34:	633b      	str	r3, [r7, #48]	@ 0x30
 8001b36:	462b      	mov	r3, r5
 8001b38:	460a      	mov	r2, r1
 8001b3a:	eb42 0303 	adc.w	r3, r2, r3
 8001b3e:	637b      	str	r3, [r7, #52]	@ 0x34
 8001b40:	f04f 0200 	mov.w	r2, #0
 8001b44:	f04f 0300 	mov.w	r3, #0
 8001b48:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 8001b4c:	4629      	mov	r1, r5
 8001b4e:	024b      	lsls	r3, r1, #9
 8001b50:	4621      	mov	r1, r4
 8001b52:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8001b56:	4621      	mov	r1, r4
 8001b58:	024a      	lsls	r2, r1, #9
 8001b5a:	4610      	mov	r0, r2
 8001b5c:	4619      	mov	r1, r3
 8001b5e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8001b62:	2200      	movs	r2, #0
 8001b64:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8001b68:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8001b6c:	e9d7 2322 	ldrd	r2, r3, [r7, #136]	@ 0x88
 8001b70:	f7fe fb48 	bl	8000204 <__aeabi_uldivmod>
 8001b74:	4602      	mov	r2, r0
 8001b76:	460b      	mov	r3, r1
 8001b78:	4613      	mov	r3, r2
 8001b7a:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8001b7e:	e067      	b.n	8001c50 <HAL_RCC_GetSysClockFreq+0x24c>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001b80:	4b75      	ldr	r3, [pc, #468]	@ (8001d58 <HAL_RCC_GetSysClockFreq+0x354>)
 8001b82:	685b      	ldr	r3, [r3, #4]
 8001b84:	099b      	lsrs	r3, r3, #6
 8001b86:	2200      	movs	r2, #0
 8001b88:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8001b8c:	f8c7 2084 	str.w	r2, [r7, #132]	@ 0x84
 8001b90:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8001b94:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8001b98:	67bb      	str	r3, [r7, #120]	@ 0x78
 8001b9a:	2300      	movs	r3, #0
 8001b9c:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8001b9e:	e9d7 451e 	ldrd	r4, r5, [r7, #120]	@ 0x78
 8001ba2:	4622      	mov	r2, r4
 8001ba4:	462b      	mov	r3, r5
 8001ba6:	f04f 0000 	mov.w	r0, #0
 8001baa:	f04f 0100 	mov.w	r1, #0
 8001bae:	0159      	lsls	r1, r3, #5
 8001bb0:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8001bb4:	0150      	lsls	r0, r2, #5
 8001bb6:	4602      	mov	r2, r0
 8001bb8:	460b      	mov	r3, r1
 8001bba:	4621      	mov	r1, r4
 8001bbc:	1a51      	subs	r1, r2, r1
 8001bbe:	62b9      	str	r1, [r7, #40]	@ 0x28
 8001bc0:	4629      	mov	r1, r5
 8001bc2:	eb63 0301 	sbc.w	r3, r3, r1
 8001bc6:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8001bc8:	f04f 0200 	mov.w	r2, #0
 8001bcc:	f04f 0300 	mov.w	r3, #0
 8001bd0:	e9d7 890a 	ldrd	r8, r9, [r7, #40]	@ 0x28
 8001bd4:	4649      	mov	r1, r9
 8001bd6:	018b      	lsls	r3, r1, #6
 8001bd8:	4641      	mov	r1, r8
 8001bda:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8001bde:	4641      	mov	r1, r8
 8001be0:	018a      	lsls	r2, r1, #6
 8001be2:	4641      	mov	r1, r8
 8001be4:	ebb2 0a01 	subs.w	sl, r2, r1
 8001be8:	4649      	mov	r1, r9
 8001bea:	eb63 0b01 	sbc.w	fp, r3, r1
 8001bee:	f04f 0200 	mov.w	r2, #0
 8001bf2:	f04f 0300 	mov.w	r3, #0
 8001bf6:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8001bfa:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8001bfe:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8001c02:	4692      	mov	sl, r2
 8001c04:	469b      	mov	fp, r3
 8001c06:	4623      	mov	r3, r4
 8001c08:	eb1a 0303 	adds.w	r3, sl, r3
 8001c0c:	623b      	str	r3, [r7, #32]
 8001c0e:	462b      	mov	r3, r5
 8001c10:	eb4b 0303 	adc.w	r3, fp, r3
 8001c14:	627b      	str	r3, [r7, #36]	@ 0x24
 8001c16:	f04f 0200 	mov.w	r2, #0
 8001c1a:	f04f 0300 	mov.w	r3, #0
 8001c1e:	e9d7 4508 	ldrd	r4, r5, [r7, #32]
 8001c22:	4629      	mov	r1, r5
 8001c24:	028b      	lsls	r3, r1, #10
 8001c26:	4621      	mov	r1, r4
 8001c28:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8001c2c:	4621      	mov	r1, r4
 8001c2e:	028a      	lsls	r2, r1, #10
 8001c30:	4610      	mov	r0, r2
 8001c32:	4619      	mov	r1, r3
 8001c34:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8001c38:	2200      	movs	r2, #0
 8001c3a:	673b      	str	r3, [r7, #112]	@ 0x70
 8001c3c:	677a      	str	r2, [r7, #116]	@ 0x74
 8001c3e:	e9d7 231c 	ldrd	r2, r3, [r7, #112]	@ 0x70
 8001c42:	f7fe fadf 	bl	8000204 <__aeabi_uldivmod>
 8001c46:	4602      	mov	r2, r0
 8001c48:	460b      	mov	r3, r1
 8001c4a:	4613      	mov	r3, r2
 8001c4c:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8001c50:	4b41      	ldr	r3, [pc, #260]	@ (8001d58 <HAL_RCC_GetSysClockFreq+0x354>)
 8001c52:	685b      	ldr	r3, [r3, #4]
 8001c54:	0c1b      	lsrs	r3, r3, #16
 8001c56:	f003 0303 	and.w	r3, r3, #3
 8001c5a:	3301      	adds	r3, #1
 8001c5c:	005b      	lsls	r3, r3, #1
 8001c5e:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8

      sysclockfreq = pllvco / pllp;
 8001c62:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8001c66:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8001c6a:	fbb2 f3f3 	udiv	r3, r2, r3
 8001c6e:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 8001c72:	e0eb      	b.n	8001e4c <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLLR:  /* PLL/PLLR used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8001c74:	4b38      	ldr	r3, [pc, #224]	@ (8001d58 <HAL_RCC_GetSysClockFreq+0x354>)
 8001c76:	685b      	ldr	r3, [r3, #4]
 8001c78:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8001c7c:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8001c80:	4b35      	ldr	r3, [pc, #212]	@ (8001d58 <HAL_RCC_GetSysClockFreq+0x354>)
 8001c82:	685b      	ldr	r3, [r3, #4]
 8001c84:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001c88:	2b00      	cmp	r3, #0
 8001c8a:	d06b      	beq.n	8001d64 <HAL_RCC_GetSysClockFreq+0x360>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001c8c:	4b32      	ldr	r3, [pc, #200]	@ (8001d58 <HAL_RCC_GetSysClockFreq+0x354>)
 8001c8e:	685b      	ldr	r3, [r3, #4]
 8001c90:	099b      	lsrs	r3, r3, #6
 8001c92:	2200      	movs	r2, #0
 8001c94:	66bb      	str	r3, [r7, #104]	@ 0x68
 8001c96:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8001c98:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8001c9a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8001c9e:	663b      	str	r3, [r7, #96]	@ 0x60
 8001ca0:	2300      	movs	r3, #0
 8001ca2:	667b      	str	r3, [r7, #100]	@ 0x64
 8001ca4:	e9d7 4518 	ldrd	r4, r5, [r7, #96]	@ 0x60
 8001ca8:	4622      	mov	r2, r4
 8001caa:	462b      	mov	r3, r5
 8001cac:	f04f 0000 	mov.w	r0, #0
 8001cb0:	f04f 0100 	mov.w	r1, #0
 8001cb4:	0159      	lsls	r1, r3, #5
 8001cb6:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8001cba:	0150      	lsls	r0, r2, #5
 8001cbc:	4602      	mov	r2, r0
 8001cbe:	460b      	mov	r3, r1
 8001cc0:	4621      	mov	r1, r4
 8001cc2:	1a51      	subs	r1, r2, r1
 8001cc4:	61b9      	str	r1, [r7, #24]
 8001cc6:	4629      	mov	r1, r5
 8001cc8:	eb63 0301 	sbc.w	r3, r3, r1
 8001ccc:	61fb      	str	r3, [r7, #28]
 8001cce:	f04f 0200 	mov.w	r2, #0
 8001cd2:	f04f 0300 	mov.w	r3, #0
 8001cd6:	e9d7 ab06 	ldrd	sl, fp, [r7, #24]
 8001cda:	4659      	mov	r1, fp
 8001cdc:	018b      	lsls	r3, r1, #6
 8001cde:	4651      	mov	r1, sl
 8001ce0:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8001ce4:	4651      	mov	r1, sl
 8001ce6:	018a      	lsls	r2, r1, #6
 8001ce8:	4651      	mov	r1, sl
 8001cea:	ebb2 0801 	subs.w	r8, r2, r1
 8001cee:	4659      	mov	r1, fp
 8001cf0:	eb63 0901 	sbc.w	r9, r3, r1
 8001cf4:	f04f 0200 	mov.w	r2, #0
 8001cf8:	f04f 0300 	mov.w	r3, #0
 8001cfc:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8001d00:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8001d04:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8001d08:	4690      	mov	r8, r2
 8001d0a:	4699      	mov	r9, r3
 8001d0c:	4623      	mov	r3, r4
 8001d0e:	eb18 0303 	adds.w	r3, r8, r3
 8001d12:	613b      	str	r3, [r7, #16]
 8001d14:	462b      	mov	r3, r5
 8001d16:	eb49 0303 	adc.w	r3, r9, r3
 8001d1a:	617b      	str	r3, [r7, #20]
 8001d1c:	f04f 0200 	mov.w	r2, #0
 8001d20:	f04f 0300 	mov.w	r3, #0
 8001d24:	e9d7 4504 	ldrd	r4, r5, [r7, #16]
 8001d28:	4629      	mov	r1, r5
 8001d2a:	024b      	lsls	r3, r1, #9
 8001d2c:	4621      	mov	r1, r4
 8001d2e:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8001d32:	4621      	mov	r1, r4
 8001d34:	024a      	lsls	r2, r1, #9
 8001d36:	4610      	mov	r0, r2
 8001d38:	4619      	mov	r1, r3
 8001d3a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8001d3e:	2200      	movs	r2, #0
 8001d40:	65bb      	str	r3, [r7, #88]	@ 0x58
 8001d42:	65fa      	str	r2, [r7, #92]	@ 0x5c
 8001d44:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8001d48:	f7fe fa5c 	bl	8000204 <__aeabi_uldivmod>
 8001d4c:	4602      	mov	r2, r0
 8001d4e:	460b      	mov	r3, r1
 8001d50:	4613      	mov	r3, r2
 8001d52:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8001d56:	e065      	b.n	8001e24 <HAL_RCC_GetSysClockFreq+0x420>
 8001d58:	40023800 	.word	0x40023800
 8001d5c:	00f42400 	.word	0x00f42400
 8001d60:	007a1200 	.word	0x007a1200
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001d64:	4b3d      	ldr	r3, [pc, #244]	@ (8001e5c <HAL_RCC_GetSysClockFreq+0x458>)
 8001d66:	685b      	ldr	r3, [r3, #4]
 8001d68:	099b      	lsrs	r3, r3, #6
 8001d6a:	2200      	movs	r2, #0
 8001d6c:	4618      	mov	r0, r3
 8001d6e:	4611      	mov	r1, r2
 8001d70:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8001d74:	653b      	str	r3, [r7, #80]	@ 0x50
 8001d76:	2300      	movs	r3, #0
 8001d78:	657b      	str	r3, [r7, #84]	@ 0x54
 8001d7a:	e9d7 8914 	ldrd	r8, r9, [r7, #80]	@ 0x50
 8001d7e:	4642      	mov	r2, r8
 8001d80:	464b      	mov	r3, r9
 8001d82:	f04f 0000 	mov.w	r0, #0
 8001d86:	f04f 0100 	mov.w	r1, #0
 8001d8a:	0159      	lsls	r1, r3, #5
 8001d8c:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8001d90:	0150      	lsls	r0, r2, #5
 8001d92:	4602      	mov	r2, r0
 8001d94:	460b      	mov	r3, r1
 8001d96:	4641      	mov	r1, r8
 8001d98:	1a51      	subs	r1, r2, r1
 8001d9a:	60b9      	str	r1, [r7, #8]
 8001d9c:	4649      	mov	r1, r9
 8001d9e:	eb63 0301 	sbc.w	r3, r3, r1
 8001da2:	60fb      	str	r3, [r7, #12]
 8001da4:	f04f 0200 	mov.w	r2, #0
 8001da8:	f04f 0300 	mov.w	r3, #0
 8001dac:	e9d7 ab02 	ldrd	sl, fp, [r7, #8]
 8001db0:	4659      	mov	r1, fp
 8001db2:	018b      	lsls	r3, r1, #6
 8001db4:	4651      	mov	r1, sl
 8001db6:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8001dba:	4651      	mov	r1, sl
 8001dbc:	018a      	lsls	r2, r1, #6
 8001dbe:	4651      	mov	r1, sl
 8001dc0:	1a54      	subs	r4, r2, r1
 8001dc2:	4659      	mov	r1, fp
 8001dc4:	eb63 0501 	sbc.w	r5, r3, r1
 8001dc8:	f04f 0200 	mov.w	r2, #0
 8001dcc:	f04f 0300 	mov.w	r3, #0
 8001dd0:	00eb      	lsls	r3, r5, #3
 8001dd2:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8001dd6:	00e2      	lsls	r2, r4, #3
 8001dd8:	4614      	mov	r4, r2
 8001dda:	461d      	mov	r5, r3
 8001ddc:	4643      	mov	r3, r8
 8001dde:	18e3      	adds	r3, r4, r3
 8001de0:	603b      	str	r3, [r7, #0]
 8001de2:	464b      	mov	r3, r9
 8001de4:	eb45 0303 	adc.w	r3, r5, r3
 8001de8:	607b      	str	r3, [r7, #4]
 8001dea:	f04f 0200 	mov.w	r2, #0
 8001dee:	f04f 0300 	mov.w	r3, #0
 8001df2:	e9d7 4500 	ldrd	r4, r5, [r7]
 8001df6:	4629      	mov	r1, r5
 8001df8:	028b      	lsls	r3, r1, #10
 8001dfa:	4621      	mov	r1, r4
 8001dfc:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8001e00:	4621      	mov	r1, r4
 8001e02:	028a      	lsls	r2, r1, #10
 8001e04:	4610      	mov	r0, r2
 8001e06:	4619      	mov	r1, r3
 8001e08:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8001e0c:	2200      	movs	r2, #0
 8001e0e:	64bb      	str	r3, [r7, #72]	@ 0x48
 8001e10:	64fa      	str	r2, [r7, #76]	@ 0x4c
 8001e12:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8001e16:	f7fe f9f5 	bl	8000204 <__aeabi_uldivmod>
 8001e1a:	4602      	mov	r2, r0
 8001e1c:	460b      	mov	r3, r1
 8001e1e:	4613      	mov	r3, r2
 8001e20:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
      }
      pllr = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos);
 8001e24:	4b0d      	ldr	r3, [pc, #52]	@ (8001e5c <HAL_RCC_GetSysClockFreq+0x458>)
 8001e26:	685b      	ldr	r3, [r3, #4]
 8001e28:	0f1b      	lsrs	r3, r3, #28
 8001e2a:	f003 0307 	and.w	r3, r3, #7
 8001e2e:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4

      sysclockfreq = pllvco / pllr;
 8001e32:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8001e36:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8001e3a:	fbb2 f3f3 	udiv	r3, r2, r3
 8001e3e:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 8001e42:	e003      	b.n	8001e4c <HAL_RCC_GetSysClockFreq+0x448>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8001e44:	4b06      	ldr	r3, [pc, #24]	@ (8001e60 <HAL_RCC_GetSysClockFreq+0x45c>)
 8001e46:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 8001e4a:	bf00      	nop
    }
  }
  return sysclockfreq;
 8001e4c:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
}
 8001e50:	4618      	mov	r0, r3
 8001e52:	37b8      	adds	r7, #184	@ 0xb8
 8001e54:	46bd      	mov	sp, r7
 8001e56:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8001e5a:	bf00      	nop
 8001e5c:	40023800 	.word	0x40023800
 8001e60:	00f42400 	.word	0x00f42400

08001e64 <HAL_RCC_OscConfig>:
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001e64:	b580      	push	{r7, lr}
 8001e66:	b086      	sub	sp, #24
 8001e68:	af00      	add	r7, sp, #0
 8001e6a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8001e6c:	687b      	ldr	r3, [r7, #4]
 8001e6e:	2b00      	cmp	r3, #0
 8001e70:	d101      	bne.n	8001e76 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001e72:	2301      	movs	r3, #1
 8001e74:	e28d      	b.n	8002392 <HAL_RCC_OscConfig+0x52e>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001e76:	687b      	ldr	r3, [r7, #4]
 8001e78:	681b      	ldr	r3, [r3, #0]
 8001e7a:	f003 0301 	and.w	r3, r3, #1
 8001e7e:	2b00      	cmp	r3, #0
 8001e80:	f000 8083 	beq.w	8001f8a <HAL_RCC_OscConfig+0x126>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
#if defined(STM32F446xx)
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 8001e84:	4b94      	ldr	r3, [pc, #592]	@ (80020d8 <HAL_RCC_OscConfig+0x274>)
 8001e86:	689b      	ldr	r3, [r3, #8]
 8001e88:	f003 030c 	and.w	r3, r3, #12
 8001e8c:	2b04      	cmp	r3, #4
 8001e8e:	d019      	beq.n	8001ec4 <HAL_RCC_OscConfig+0x60>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 8001e90:	4b91      	ldr	r3, [pc, #580]	@ (80020d8 <HAL_RCC_OscConfig+0x274>)
 8001e92:	689b      	ldr	r3, [r3, #8]
 8001e94:	f003 030c 	and.w	r3, r3, #12
        || \
 8001e98:	2b08      	cmp	r3, #8
 8001e9a:	d106      	bne.n	8001eaa <HAL_RCC_OscConfig+0x46>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 8001e9c:	4b8e      	ldr	r3, [pc, #568]	@ (80020d8 <HAL_RCC_OscConfig+0x274>)
 8001e9e:	685b      	ldr	r3, [r3, #4]
 8001ea0:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001ea4:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8001ea8:	d00c      	beq.n	8001ec4 <HAL_RCC_OscConfig+0x60>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001eaa:	4b8b      	ldr	r3, [pc, #556]	@ (80020d8 <HAL_RCC_OscConfig+0x274>)
 8001eac:	689b      	ldr	r3, [r3, #8]
 8001eae:	f003 030c 	and.w	r3, r3, #12
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 8001eb2:	2b0c      	cmp	r3, #12
 8001eb4:	d112      	bne.n	8001edc <HAL_RCC_OscConfig+0x78>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001eb6:	4b88      	ldr	r3, [pc, #544]	@ (80020d8 <HAL_RCC_OscConfig+0x274>)
 8001eb8:	685b      	ldr	r3, [r3, #4]
 8001eba:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001ebe:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8001ec2:	d10b      	bne.n	8001edc <HAL_RCC_OscConfig+0x78>
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
#endif /* STM32F446xx */
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001ec4:	4b84      	ldr	r3, [pc, #528]	@ (80020d8 <HAL_RCC_OscConfig+0x274>)
 8001ec6:	681b      	ldr	r3, [r3, #0]
 8001ec8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001ecc:	2b00      	cmp	r3, #0
 8001ece:	d05b      	beq.n	8001f88 <HAL_RCC_OscConfig+0x124>
 8001ed0:	687b      	ldr	r3, [r7, #4]
 8001ed2:	685b      	ldr	r3, [r3, #4]
 8001ed4:	2b00      	cmp	r3, #0
 8001ed6:	d157      	bne.n	8001f88 <HAL_RCC_OscConfig+0x124>
      {
        return HAL_ERROR;
 8001ed8:	2301      	movs	r3, #1
 8001eda:	e25a      	b.n	8002392 <HAL_RCC_OscConfig+0x52e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001edc:	687b      	ldr	r3, [r7, #4]
 8001ede:	685b      	ldr	r3, [r3, #4]
 8001ee0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001ee4:	d106      	bne.n	8001ef4 <HAL_RCC_OscConfig+0x90>
 8001ee6:	4b7c      	ldr	r3, [pc, #496]	@ (80020d8 <HAL_RCC_OscConfig+0x274>)
 8001ee8:	681b      	ldr	r3, [r3, #0]
 8001eea:	4a7b      	ldr	r2, [pc, #492]	@ (80020d8 <HAL_RCC_OscConfig+0x274>)
 8001eec:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001ef0:	6013      	str	r3, [r2, #0]
 8001ef2:	e01d      	b.n	8001f30 <HAL_RCC_OscConfig+0xcc>
 8001ef4:	687b      	ldr	r3, [r7, #4]
 8001ef6:	685b      	ldr	r3, [r3, #4]
 8001ef8:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8001efc:	d10c      	bne.n	8001f18 <HAL_RCC_OscConfig+0xb4>
 8001efe:	4b76      	ldr	r3, [pc, #472]	@ (80020d8 <HAL_RCC_OscConfig+0x274>)
 8001f00:	681b      	ldr	r3, [r3, #0]
 8001f02:	4a75      	ldr	r2, [pc, #468]	@ (80020d8 <HAL_RCC_OscConfig+0x274>)
 8001f04:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001f08:	6013      	str	r3, [r2, #0]
 8001f0a:	4b73      	ldr	r3, [pc, #460]	@ (80020d8 <HAL_RCC_OscConfig+0x274>)
 8001f0c:	681b      	ldr	r3, [r3, #0]
 8001f0e:	4a72      	ldr	r2, [pc, #456]	@ (80020d8 <HAL_RCC_OscConfig+0x274>)
 8001f10:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001f14:	6013      	str	r3, [r2, #0]
 8001f16:	e00b      	b.n	8001f30 <HAL_RCC_OscConfig+0xcc>
 8001f18:	4b6f      	ldr	r3, [pc, #444]	@ (80020d8 <HAL_RCC_OscConfig+0x274>)
 8001f1a:	681b      	ldr	r3, [r3, #0]
 8001f1c:	4a6e      	ldr	r2, [pc, #440]	@ (80020d8 <HAL_RCC_OscConfig+0x274>)
 8001f1e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001f22:	6013      	str	r3, [r2, #0]
 8001f24:	4b6c      	ldr	r3, [pc, #432]	@ (80020d8 <HAL_RCC_OscConfig+0x274>)
 8001f26:	681b      	ldr	r3, [r3, #0]
 8001f28:	4a6b      	ldr	r2, [pc, #428]	@ (80020d8 <HAL_RCC_OscConfig+0x274>)
 8001f2a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001f2e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8001f30:	687b      	ldr	r3, [r7, #4]
 8001f32:	685b      	ldr	r3, [r3, #4]
 8001f34:	2b00      	cmp	r3, #0
 8001f36:	d013      	beq.n	8001f60 <HAL_RCC_OscConfig+0xfc>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001f38:	f7ff f986 	bl	8001248 <HAL_GetTick>
 8001f3c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001f3e:	e008      	b.n	8001f52 <HAL_RCC_OscConfig+0xee>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001f40:	f7ff f982 	bl	8001248 <HAL_GetTick>
 8001f44:	4602      	mov	r2, r0
 8001f46:	693b      	ldr	r3, [r7, #16]
 8001f48:	1ad3      	subs	r3, r2, r3
 8001f4a:	2b64      	cmp	r3, #100	@ 0x64
 8001f4c:	d901      	bls.n	8001f52 <HAL_RCC_OscConfig+0xee>
          {
            return HAL_TIMEOUT;
 8001f4e:	2303      	movs	r3, #3
 8001f50:	e21f      	b.n	8002392 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001f52:	4b61      	ldr	r3, [pc, #388]	@ (80020d8 <HAL_RCC_OscConfig+0x274>)
 8001f54:	681b      	ldr	r3, [r3, #0]
 8001f56:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001f5a:	2b00      	cmp	r3, #0
 8001f5c:	d0f0      	beq.n	8001f40 <HAL_RCC_OscConfig+0xdc>
 8001f5e:	e014      	b.n	8001f8a <HAL_RCC_OscConfig+0x126>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001f60:	f7ff f972 	bl	8001248 <HAL_GetTick>
 8001f64:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001f66:	e008      	b.n	8001f7a <HAL_RCC_OscConfig+0x116>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001f68:	f7ff f96e 	bl	8001248 <HAL_GetTick>
 8001f6c:	4602      	mov	r2, r0
 8001f6e:	693b      	ldr	r3, [r7, #16]
 8001f70:	1ad3      	subs	r3, r2, r3
 8001f72:	2b64      	cmp	r3, #100	@ 0x64
 8001f74:	d901      	bls.n	8001f7a <HAL_RCC_OscConfig+0x116>
          {
            return HAL_TIMEOUT;
 8001f76:	2303      	movs	r3, #3
 8001f78:	e20b      	b.n	8002392 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001f7a:	4b57      	ldr	r3, [pc, #348]	@ (80020d8 <HAL_RCC_OscConfig+0x274>)
 8001f7c:	681b      	ldr	r3, [r3, #0]
 8001f7e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001f82:	2b00      	cmp	r3, #0
 8001f84:	d1f0      	bne.n	8001f68 <HAL_RCC_OscConfig+0x104>
 8001f86:	e000      	b.n	8001f8a <HAL_RCC_OscConfig+0x126>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001f88:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001f8a:	687b      	ldr	r3, [r7, #4]
 8001f8c:	681b      	ldr	r3, [r3, #0]
 8001f8e:	f003 0302 	and.w	r3, r3, #2
 8001f92:	2b00      	cmp	r3, #0
 8001f94:	d06f      	beq.n	8002076 <HAL_RCC_OscConfig+0x212>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
#if defined(STM32F446xx)
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 8001f96:	4b50      	ldr	r3, [pc, #320]	@ (80020d8 <HAL_RCC_OscConfig+0x274>)
 8001f98:	689b      	ldr	r3, [r3, #8]
 8001f9a:	f003 030c 	and.w	r3, r3, #12
 8001f9e:	2b00      	cmp	r3, #0
 8001fa0:	d017      	beq.n	8001fd2 <HAL_RCC_OscConfig+0x16e>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 8001fa2:	4b4d      	ldr	r3, [pc, #308]	@ (80020d8 <HAL_RCC_OscConfig+0x274>)
 8001fa4:	689b      	ldr	r3, [r3, #8]
 8001fa6:	f003 030c 	and.w	r3, r3, #12
        || \
 8001faa:	2b08      	cmp	r3, #8
 8001fac:	d105      	bne.n	8001fba <HAL_RCC_OscConfig+0x156>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 8001fae:	4b4a      	ldr	r3, [pc, #296]	@ (80020d8 <HAL_RCC_OscConfig+0x274>)
 8001fb0:	685b      	ldr	r3, [r3, #4]
 8001fb2:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001fb6:	2b00      	cmp	r3, #0
 8001fb8:	d00b      	beq.n	8001fd2 <HAL_RCC_OscConfig+0x16e>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8001fba:	4b47      	ldr	r3, [pc, #284]	@ (80020d8 <HAL_RCC_OscConfig+0x274>)
 8001fbc:	689b      	ldr	r3, [r3, #8]
 8001fbe:	f003 030c 	and.w	r3, r3, #12
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 8001fc2:	2b0c      	cmp	r3, #12
 8001fc4:	d11c      	bne.n	8002000 <HAL_RCC_OscConfig+0x19c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8001fc6:	4b44      	ldr	r3, [pc, #272]	@ (80020d8 <HAL_RCC_OscConfig+0x274>)
 8001fc8:	685b      	ldr	r3, [r3, #4]
 8001fca:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001fce:	2b00      	cmp	r3, #0
 8001fd0:	d116      	bne.n	8002000 <HAL_RCC_OscConfig+0x19c>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001fd2:	4b41      	ldr	r3, [pc, #260]	@ (80020d8 <HAL_RCC_OscConfig+0x274>)
 8001fd4:	681b      	ldr	r3, [r3, #0]
 8001fd6:	f003 0302 	and.w	r3, r3, #2
 8001fda:	2b00      	cmp	r3, #0
 8001fdc:	d005      	beq.n	8001fea <HAL_RCC_OscConfig+0x186>
 8001fde:	687b      	ldr	r3, [r7, #4]
 8001fe0:	68db      	ldr	r3, [r3, #12]
 8001fe2:	2b01      	cmp	r3, #1
 8001fe4:	d001      	beq.n	8001fea <HAL_RCC_OscConfig+0x186>
      {
        return HAL_ERROR;
 8001fe6:	2301      	movs	r3, #1
 8001fe8:	e1d3      	b.n	8002392 <HAL_RCC_OscConfig+0x52e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001fea:	4b3b      	ldr	r3, [pc, #236]	@ (80020d8 <HAL_RCC_OscConfig+0x274>)
 8001fec:	681b      	ldr	r3, [r3, #0]
 8001fee:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8001ff2:	687b      	ldr	r3, [r7, #4]
 8001ff4:	691b      	ldr	r3, [r3, #16]
 8001ff6:	00db      	lsls	r3, r3, #3
 8001ff8:	4937      	ldr	r1, [pc, #220]	@ (80020d8 <HAL_RCC_OscConfig+0x274>)
 8001ffa:	4313      	orrs	r3, r2
 8001ffc:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001ffe:	e03a      	b.n	8002076 <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8002000:	687b      	ldr	r3, [r7, #4]
 8002002:	68db      	ldr	r3, [r3, #12]
 8002004:	2b00      	cmp	r3, #0
 8002006:	d020      	beq.n	800204a <HAL_RCC_OscConfig+0x1e6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002008:	4b34      	ldr	r3, [pc, #208]	@ (80020dc <HAL_RCC_OscConfig+0x278>)
 800200a:	2201      	movs	r2, #1
 800200c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800200e:	f7ff f91b 	bl	8001248 <HAL_GetTick>
 8002012:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002014:	e008      	b.n	8002028 <HAL_RCC_OscConfig+0x1c4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002016:	f7ff f917 	bl	8001248 <HAL_GetTick>
 800201a:	4602      	mov	r2, r0
 800201c:	693b      	ldr	r3, [r7, #16]
 800201e:	1ad3      	subs	r3, r2, r3
 8002020:	2b02      	cmp	r3, #2
 8002022:	d901      	bls.n	8002028 <HAL_RCC_OscConfig+0x1c4>
          {
            return HAL_TIMEOUT;
 8002024:	2303      	movs	r3, #3
 8002026:	e1b4      	b.n	8002392 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002028:	4b2b      	ldr	r3, [pc, #172]	@ (80020d8 <HAL_RCC_OscConfig+0x274>)
 800202a:	681b      	ldr	r3, [r3, #0]
 800202c:	f003 0302 	and.w	r3, r3, #2
 8002030:	2b00      	cmp	r3, #0
 8002032:	d0f0      	beq.n	8002016 <HAL_RCC_OscConfig+0x1b2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002034:	4b28      	ldr	r3, [pc, #160]	@ (80020d8 <HAL_RCC_OscConfig+0x274>)
 8002036:	681b      	ldr	r3, [r3, #0]
 8002038:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800203c:	687b      	ldr	r3, [r7, #4]
 800203e:	691b      	ldr	r3, [r3, #16]
 8002040:	00db      	lsls	r3, r3, #3
 8002042:	4925      	ldr	r1, [pc, #148]	@ (80020d8 <HAL_RCC_OscConfig+0x274>)
 8002044:	4313      	orrs	r3, r2
 8002046:	600b      	str	r3, [r1, #0]
 8002048:	e015      	b.n	8002076 <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800204a:	4b24      	ldr	r3, [pc, #144]	@ (80020dc <HAL_RCC_OscConfig+0x278>)
 800204c:	2200      	movs	r2, #0
 800204e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002050:	f7ff f8fa 	bl	8001248 <HAL_GetTick>
 8002054:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002056:	e008      	b.n	800206a <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002058:	f7ff f8f6 	bl	8001248 <HAL_GetTick>
 800205c:	4602      	mov	r2, r0
 800205e:	693b      	ldr	r3, [r7, #16]
 8002060:	1ad3      	subs	r3, r2, r3
 8002062:	2b02      	cmp	r3, #2
 8002064:	d901      	bls.n	800206a <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 8002066:	2303      	movs	r3, #3
 8002068:	e193      	b.n	8002392 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800206a:	4b1b      	ldr	r3, [pc, #108]	@ (80020d8 <HAL_RCC_OscConfig+0x274>)
 800206c:	681b      	ldr	r3, [r3, #0]
 800206e:	f003 0302 	and.w	r3, r3, #2
 8002072:	2b00      	cmp	r3, #0
 8002074:	d1f0      	bne.n	8002058 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002076:	687b      	ldr	r3, [r7, #4]
 8002078:	681b      	ldr	r3, [r3, #0]
 800207a:	f003 0308 	and.w	r3, r3, #8
 800207e:	2b00      	cmp	r3, #0
 8002080:	d036      	beq.n	80020f0 <HAL_RCC_OscConfig+0x28c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8002082:	687b      	ldr	r3, [r7, #4]
 8002084:	695b      	ldr	r3, [r3, #20]
 8002086:	2b00      	cmp	r3, #0
 8002088:	d016      	beq.n	80020b8 <HAL_RCC_OscConfig+0x254>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800208a:	4b15      	ldr	r3, [pc, #84]	@ (80020e0 <HAL_RCC_OscConfig+0x27c>)
 800208c:	2201      	movs	r2, #1
 800208e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002090:	f7ff f8da 	bl	8001248 <HAL_GetTick>
 8002094:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002096:	e008      	b.n	80020aa <HAL_RCC_OscConfig+0x246>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002098:	f7ff f8d6 	bl	8001248 <HAL_GetTick>
 800209c:	4602      	mov	r2, r0
 800209e:	693b      	ldr	r3, [r7, #16]
 80020a0:	1ad3      	subs	r3, r2, r3
 80020a2:	2b02      	cmp	r3, #2
 80020a4:	d901      	bls.n	80020aa <HAL_RCC_OscConfig+0x246>
        {
          return HAL_TIMEOUT;
 80020a6:	2303      	movs	r3, #3
 80020a8:	e173      	b.n	8002392 <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80020aa:	4b0b      	ldr	r3, [pc, #44]	@ (80020d8 <HAL_RCC_OscConfig+0x274>)
 80020ac:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80020ae:	f003 0302 	and.w	r3, r3, #2
 80020b2:	2b00      	cmp	r3, #0
 80020b4:	d0f0      	beq.n	8002098 <HAL_RCC_OscConfig+0x234>
 80020b6:	e01b      	b.n	80020f0 <HAL_RCC_OscConfig+0x28c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80020b8:	4b09      	ldr	r3, [pc, #36]	@ (80020e0 <HAL_RCC_OscConfig+0x27c>)
 80020ba:	2200      	movs	r2, #0
 80020bc:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80020be:	f7ff f8c3 	bl	8001248 <HAL_GetTick>
 80020c2:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80020c4:	e00e      	b.n	80020e4 <HAL_RCC_OscConfig+0x280>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80020c6:	f7ff f8bf 	bl	8001248 <HAL_GetTick>
 80020ca:	4602      	mov	r2, r0
 80020cc:	693b      	ldr	r3, [r7, #16]
 80020ce:	1ad3      	subs	r3, r2, r3
 80020d0:	2b02      	cmp	r3, #2
 80020d2:	d907      	bls.n	80020e4 <HAL_RCC_OscConfig+0x280>
        {
          return HAL_TIMEOUT;
 80020d4:	2303      	movs	r3, #3
 80020d6:	e15c      	b.n	8002392 <HAL_RCC_OscConfig+0x52e>
 80020d8:	40023800 	.word	0x40023800
 80020dc:	42470000 	.word	0x42470000
 80020e0:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80020e4:	4b8a      	ldr	r3, [pc, #552]	@ (8002310 <HAL_RCC_OscConfig+0x4ac>)
 80020e6:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80020e8:	f003 0302 	and.w	r3, r3, #2
 80020ec:	2b00      	cmp	r3, #0
 80020ee:	d1ea      	bne.n	80020c6 <HAL_RCC_OscConfig+0x262>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80020f0:	687b      	ldr	r3, [r7, #4]
 80020f2:	681b      	ldr	r3, [r3, #0]
 80020f4:	f003 0304 	and.w	r3, r3, #4
 80020f8:	2b00      	cmp	r3, #0
 80020fa:	f000 8097 	beq.w	800222c <HAL_RCC_OscConfig+0x3c8>
  {
    FlagStatus       pwrclkchanged = RESET;
 80020fe:	2300      	movs	r3, #0
 8002100:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002102:	4b83      	ldr	r3, [pc, #524]	@ (8002310 <HAL_RCC_OscConfig+0x4ac>)
 8002104:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002106:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800210a:	2b00      	cmp	r3, #0
 800210c:	d10f      	bne.n	800212e <HAL_RCC_OscConfig+0x2ca>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800210e:	2300      	movs	r3, #0
 8002110:	60bb      	str	r3, [r7, #8]
 8002112:	4b7f      	ldr	r3, [pc, #508]	@ (8002310 <HAL_RCC_OscConfig+0x4ac>)
 8002114:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002116:	4a7e      	ldr	r2, [pc, #504]	@ (8002310 <HAL_RCC_OscConfig+0x4ac>)
 8002118:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800211c:	6413      	str	r3, [r2, #64]	@ 0x40
 800211e:	4b7c      	ldr	r3, [pc, #496]	@ (8002310 <HAL_RCC_OscConfig+0x4ac>)
 8002120:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002122:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002126:	60bb      	str	r3, [r7, #8]
 8002128:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800212a:	2301      	movs	r3, #1
 800212c:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800212e:	4b79      	ldr	r3, [pc, #484]	@ (8002314 <HAL_RCC_OscConfig+0x4b0>)
 8002130:	681b      	ldr	r3, [r3, #0]
 8002132:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002136:	2b00      	cmp	r3, #0
 8002138:	d118      	bne.n	800216c <HAL_RCC_OscConfig+0x308>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800213a:	4b76      	ldr	r3, [pc, #472]	@ (8002314 <HAL_RCC_OscConfig+0x4b0>)
 800213c:	681b      	ldr	r3, [r3, #0]
 800213e:	4a75      	ldr	r2, [pc, #468]	@ (8002314 <HAL_RCC_OscConfig+0x4b0>)
 8002140:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002144:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002146:	f7ff f87f 	bl	8001248 <HAL_GetTick>
 800214a:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800214c:	e008      	b.n	8002160 <HAL_RCC_OscConfig+0x2fc>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800214e:	f7ff f87b 	bl	8001248 <HAL_GetTick>
 8002152:	4602      	mov	r2, r0
 8002154:	693b      	ldr	r3, [r7, #16]
 8002156:	1ad3      	subs	r3, r2, r3
 8002158:	2b02      	cmp	r3, #2
 800215a:	d901      	bls.n	8002160 <HAL_RCC_OscConfig+0x2fc>
        {
          return HAL_TIMEOUT;
 800215c:	2303      	movs	r3, #3
 800215e:	e118      	b.n	8002392 <HAL_RCC_OscConfig+0x52e>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002160:	4b6c      	ldr	r3, [pc, #432]	@ (8002314 <HAL_RCC_OscConfig+0x4b0>)
 8002162:	681b      	ldr	r3, [r3, #0]
 8002164:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002168:	2b00      	cmp	r3, #0
 800216a:	d0f0      	beq.n	800214e <HAL_RCC_OscConfig+0x2ea>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800216c:	687b      	ldr	r3, [r7, #4]
 800216e:	689b      	ldr	r3, [r3, #8]
 8002170:	2b01      	cmp	r3, #1
 8002172:	d106      	bne.n	8002182 <HAL_RCC_OscConfig+0x31e>
 8002174:	4b66      	ldr	r3, [pc, #408]	@ (8002310 <HAL_RCC_OscConfig+0x4ac>)
 8002176:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002178:	4a65      	ldr	r2, [pc, #404]	@ (8002310 <HAL_RCC_OscConfig+0x4ac>)
 800217a:	f043 0301 	orr.w	r3, r3, #1
 800217e:	6713      	str	r3, [r2, #112]	@ 0x70
 8002180:	e01c      	b.n	80021bc <HAL_RCC_OscConfig+0x358>
 8002182:	687b      	ldr	r3, [r7, #4]
 8002184:	689b      	ldr	r3, [r3, #8]
 8002186:	2b05      	cmp	r3, #5
 8002188:	d10c      	bne.n	80021a4 <HAL_RCC_OscConfig+0x340>
 800218a:	4b61      	ldr	r3, [pc, #388]	@ (8002310 <HAL_RCC_OscConfig+0x4ac>)
 800218c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800218e:	4a60      	ldr	r2, [pc, #384]	@ (8002310 <HAL_RCC_OscConfig+0x4ac>)
 8002190:	f043 0304 	orr.w	r3, r3, #4
 8002194:	6713      	str	r3, [r2, #112]	@ 0x70
 8002196:	4b5e      	ldr	r3, [pc, #376]	@ (8002310 <HAL_RCC_OscConfig+0x4ac>)
 8002198:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800219a:	4a5d      	ldr	r2, [pc, #372]	@ (8002310 <HAL_RCC_OscConfig+0x4ac>)
 800219c:	f043 0301 	orr.w	r3, r3, #1
 80021a0:	6713      	str	r3, [r2, #112]	@ 0x70
 80021a2:	e00b      	b.n	80021bc <HAL_RCC_OscConfig+0x358>
 80021a4:	4b5a      	ldr	r3, [pc, #360]	@ (8002310 <HAL_RCC_OscConfig+0x4ac>)
 80021a6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80021a8:	4a59      	ldr	r2, [pc, #356]	@ (8002310 <HAL_RCC_OscConfig+0x4ac>)
 80021aa:	f023 0301 	bic.w	r3, r3, #1
 80021ae:	6713      	str	r3, [r2, #112]	@ 0x70
 80021b0:	4b57      	ldr	r3, [pc, #348]	@ (8002310 <HAL_RCC_OscConfig+0x4ac>)
 80021b2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80021b4:	4a56      	ldr	r2, [pc, #344]	@ (8002310 <HAL_RCC_OscConfig+0x4ac>)
 80021b6:	f023 0304 	bic.w	r3, r3, #4
 80021ba:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80021bc:	687b      	ldr	r3, [r7, #4]
 80021be:	689b      	ldr	r3, [r3, #8]
 80021c0:	2b00      	cmp	r3, #0
 80021c2:	d015      	beq.n	80021f0 <HAL_RCC_OscConfig+0x38c>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80021c4:	f7ff f840 	bl	8001248 <HAL_GetTick>
 80021c8:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80021ca:	e00a      	b.n	80021e2 <HAL_RCC_OscConfig+0x37e>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80021cc:	f7ff f83c 	bl	8001248 <HAL_GetTick>
 80021d0:	4602      	mov	r2, r0
 80021d2:	693b      	ldr	r3, [r7, #16]
 80021d4:	1ad3      	subs	r3, r2, r3
 80021d6:	f241 3288 	movw	r2, #5000	@ 0x1388
 80021da:	4293      	cmp	r3, r2
 80021dc:	d901      	bls.n	80021e2 <HAL_RCC_OscConfig+0x37e>
        {
          return HAL_TIMEOUT;
 80021de:	2303      	movs	r3, #3
 80021e0:	e0d7      	b.n	8002392 <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80021e2:	4b4b      	ldr	r3, [pc, #300]	@ (8002310 <HAL_RCC_OscConfig+0x4ac>)
 80021e4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80021e6:	f003 0302 	and.w	r3, r3, #2
 80021ea:	2b00      	cmp	r3, #0
 80021ec:	d0ee      	beq.n	80021cc <HAL_RCC_OscConfig+0x368>
 80021ee:	e014      	b.n	800221a <HAL_RCC_OscConfig+0x3b6>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80021f0:	f7ff f82a 	bl	8001248 <HAL_GetTick>
 80021f4:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80021f6:	e00a      	b.n	800220e <HAL_RCC_OscConfig+0x3aa>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80021f8:	f7ff f826 	bl	8001248 <HAL_GetTick>
 80021fc:	4602      	mov	r2, r0
 80021fe:	693b      	ldr	r3, [r7, #16]
 8002200:	1ad3      	subs	r3, r2, r3
 8002202:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002206:	4293      	cmp	r3, r2
 8002208:	d901      	bls.n	800220e <HAL_RCC_OscConfig+0x3aa>
        {
          return HAL_TIMEOUT;
 800220a:	2303      	movs	r3, #3
 800220c:	e0c1      	b.n	8002392 <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800220e:	4b40      	ldr	r3, [pc, #256]	@ (8002310 <HAL_RCC_OscConfig+0x4ac>)
 8002210:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002212:	f003 0302 	and.w	r3, r3, #2
 8002216:	2b00      	cmp	r3, #0
 8002218:	d1ee      	bne.n	80021f8 <HAL_RCC_OscConfig+0x394>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 800221a:	7dfb      	ldrb	r3, [r7, #23]
 800221c:	2b01      	cmp	r3, #1
 800221e:	d105      	bne.n	800222c <HAL_RCC_OscConfig+0x3c8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002220:	4b3b      	ldr	r3, [pc, #236]	@ (8002310 <HAL_RCC_OscConfig+0x4ac>)
 8002222:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002224:	4a3a      	ldr	r2, [pc, #232]	@ (8002310 <HAL_RCC_OscConfig+0x4ac>)
 8002226:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800222a:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800222c:	687b      	ldr	r3, [r7, #4]
 800222e:	699b      	ldr	r3, [r3, #24]
 8002230:	2b00      	cmp	r3, #0
 8002232:	f000 80ad 	beq.w	8002390 <HAL_RCC_OscConfig+0x52c>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8002236:	4b36      	ldr	r3, [pc, #216]	@ (8002310 <HAL_RCC_OscConfig+0x4ac>)
 8002238:	689b      	ldr	r3, [r3, #8]
 800223a:	f003 030c 	and.w	r3, r3, #12
 800223e:	2b08      	cmp	r3, #8
 8002240:	d060      	beq.n	8002304 <HAL_RCC_OscConfig+0x4a0>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002242:	687b      	ldr	r3, [r7, #4]
 8002244:	699b      	ldr	r3, [r3, #24]
 8002246:	2b02      	cmp	r3, #2
 8002248:	d145      	bne.n	80022d6 <HAL_RCC_OscConfig+0x472>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800224a:	4b33      	ldr	r3, [pc, #204]	@ (8002318 <HAL_RCC_OscConfig+0x4b4>)
 800224c:	2200      	movs	r2, #0
 800224e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002250:	f7fe fffa 	bl	8001248 <HAL_GetTick>
 8002254:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002256:	e008      	b.n	800226a <HAL_RCC_OscConfig+0x406>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002258:	f7fe fff6 	bl	8001248 <HAL_GetTick>
 800225c:	4602      	mov	r2, r0
 800225e:	693b      	ldr	r3, [r7, #16]
 8002260:	1ad3      	subs	r3, r2, r3
 8002262:	2b02      	cmp	r3, #2
 8002264:	d901      	bls.n	800226a <HAL_RCC_OscConfig+0x406>
          {
            return HAL_TIMEOUT;
 8002266:	2303      	movs	r3, #3
 8002268:	e093      	b.n	8002392 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800226a:	4b29      	ldr	r3, [pc, #164]	@ (8002310 <HAL_RCC_OscConfig+0x4ac>)
 800226c:	681b      	ldr	r3, [r3, #0]
 800226e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002272:	2b00      	cmp	r3, #0
 8002274:	d1f0      	bne.n	8002258 <HAL_RCC_OscConfig+0x3f4>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8002276:	687b      	ldr	r3, [r7, #4]
 8002278:	69da      	ldr	r2, [r3, #28]
 800227a:	687b      	ldr	r3, [r7, #4]
 800227c:	6a1b      	ldr	r3, [r3, #32]
 800227e:	431a      	orrs	r2, r3
 8002280:	687b      	ldr	r3, [r7, #4]
 8002282:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002284:	019b      	lsls	r3, r3, #6
 8002286:	431a      	orrs	r2, r3
 8002288:	687b      	ldr	r3, [r7, #4]
 800228a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800228c:	085b      	lsrs	r3, r3, #1
 800228e:	3b01      	subs	r3, #1
 8002290:	041b      	lsls	r3, r3, #16
 8002292:	431a      	orrs	r2, r3
 8002294:	687b      	ldr	r3, [r7, #4]
 8002296:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002298:	061b      	lsls	r3, r3, #24
 800229a:	431a      	orrs	r2, r3
 800229c:	687b      	ldr	r3, [r7, #4]
 800229e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80022a0:	071b      	lsls	r3, r3, #28
 80022a2:	491b      	ldr	r1, [pc, #108]	@ (8002310 <HAL_RCC_OscConfig+0x4ac>)
 80022a4:	4313      	orrs	r3, r2
 80022a6:	604b      	str	r3, [r1, #4]
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)                       | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)        | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)                       | \
                                 (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80022a8:	4b1b      	ldr	r3, [pc, #108]	@ (8002318 <HAL_RCC_OscConfig+0x4b4>)
 80022aa:	2201      	movs	r2, #1
 80022ac:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80022ae:	f7fe ffcb 	bl	8001248 <HAL_GetTick>
 80022b2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80022b4:	e008      	b.n	80022c8 <HAL_RCC_OscConfig+0x464>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80022b6:	f7fe ffc7 	bl	8001248 <HAL_GetTick>
 80022ba:	4602      	mov	r2, r0
 80022bc:	693b      	ldr	r3, [r7, #16]
 80022be:	1ad3      	subs	r3, r2, r3
 80022c0:	2b02      	cmp	r3, #2
 80022c2:	d901      	bls.n	80022c8 <HAL_RCC_OscConfig+0x464>
          {
            return HAL_TIMEOUT;
 80022c4:	2303      	movs	r3, #3
 80022c6:	e064      	b.n	8002392 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80022c8:	4b11      	ldr	r3, [pc, #68]	@ (8002310 <HAL_RCC_OscConfig+0x4ac>)
 80022ca:	681b      	ldr	r3, [r3, #0]
 80022cc:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80022d0:	2b00      	cmp	r3, #0
 80022d2:	d0f0      	beq.n	80022b6 <HAL_RCC_OscConfig+0x452>
 80022d4:	e05c      	b.n	8002390 <HAL_RCC_OscConfig+0x52c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80022d6:	4b10      	ldr	r3, [pc, #64]	@ (8002318 <HAL_RCC_OscConfig+0x4b4>)
 80022d8:	2200      	movs	r2, #0
 80022da:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80022dc:	f7fe ffb4 	bl	8001248 <HAL_GetTick>
 80022e0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80022e2:	e008      	b.n	80022f6 <HAL_RCC_OscConfig+0x492>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80022e4:	f7fe ffb0 	bl	8001248 <HAL_GetTick>
 80022e8:	4602      	mov	r2, r0
 80022ea:	693b      	ldr	r3, [r7, #16]
 80022ec:	1ad3      	subs	r3, r2, r3
 80022ee:	2b02      	cmp	r3, #2
 80022f0:	d901      	bls.n	80022f6 <HAL_RCC_OscConfig+0x492>
          {
            return HAL_TIMEOUT;
 80022f2:	2303      	movs	r3, #3
 80022f4:	e04d      	b.n	8002392 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80022f6:	4b06      	ldr	r3, [pc, #24]	@ (8002310 <HAL_RCC_OscConfig+0x4ac>)
 80022f8:	681b      	ldr	r3, [r3, #0]
 80022fa:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80022fe:	2b00      	cmp	r3, #0
 8002300:	d1f0      	bne.n	80022e4 <HAL_RCC_OscConfig+0x480>
 8002302:	e045      	b.n	8002390 <HAL_RCC_OscConfig+0x52c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002304:	687b      	ldr	r3, [r7, #4]
 8002306:	699b      	ldr	r3, [r3, #24]
 8002308:	2b01      	cmp	r3, #1
 800230a:	d107      	bne.n	800231c <HAL_RCC_OscConfig+0x4b8>
      {
        return HAL_ERROR;
 800230c:	2301      	movs	r3, #1
 800230e:	e040      	b.n	8002392 <HAL_RCC_OscConfig+0x52e>
 8002310:	40023800 	.word	0x40023800
 8002314:	40007000 	.word	0x40007000
 8002318:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 800231c:	4b1f      	ldr	r3, [pc, #124]	@ (800239c <HAL_RCC_OscConfig+0x538>)
 800231e:	685b      	ldr	r3, [r3, #4]
 8002320:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002322:	687b      	ldr	r3, [r7, #4]
 8002324:	699b      	ldr	r3, [r3, #24]
 8002326:	2b01      	cmp	r3, #1
 8002328:	d030      	beq.n	800238c <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800232a:	68fb      	ldr	r3, [r7, #12]
 800232c:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8002330:	687b      	ldr	r3, [r7, #4]
 8002332:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002334:	429a      	cmp	r2, r3
 8002336:	d129      	bne.n	800238c <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8002338:	68fb      	ldr	r3, [r7, #12]
 800233a:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 800233e:	687b      	ldr	r3, [r7, #4]
 8002340:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002342:	429a      	cmp	r2, r3
 8002344:	d122      	bne.n	800238c <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8002346:	68fa      	ldr	r2, [r7, #12]
 8002348:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 800234c:	4013      	ands	r3, r2
 800234e:	687a      	ldr	r2, [r7, #4]
 8002350:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8002352:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8002354:	4293      	cmp	r3, r2
 8002356:	d119      	bne.n	800238c <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8002358:	68fb      	ldr	r3, [r7, #12]
 800235a:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 800235e:	687b      	ldr	r3, [r7, #4]
 8002360:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002362:	085b      	lsrs	r3, r3, #1
 8002364:	3b01      	subs	r3, #1
 8002366:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8002368:	429a      	cmp	r2, r3
 800236a:	d10f      	bne.n	800238c <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 800236c:	68fb      	ldr	r3, [r7, #12]
 800236e:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8002372:	687b      	ldr	r3, [r7, #4]
 8002374:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002376:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8002378:	429a      	cmp	r2, r3
 800237a:	d107      	bne.n	800238c <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 800237c:	68fb      	ldr	r3, [r7, #12]
 800237e:	f003 42e0 	and.w	r2, r3, #1879048192	@ 0x70000000
 8002382:	687b      	ldr	r3, [r7, #4]
 8002384:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002386:	071b      	lsls	r3, r3, #28
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8002388:	429a      	cmp	r2, r3
 800238a:	d001      	beq.n	8002390 <HAL_RCC_OscConfig+0x52c>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 800238c:	2301      	movs	r3, #1
 800238e:	e000      	b.n	8002392 <HAL_RCC_OscConfig+0x52e>
        }
      }
    }
  }
  return HAL_OK;
 8002390:	2300      	movs	r3, #0
}
 8002392:	4618      	mov	r0, r3
 8002394:	3718      	adds	r7, #24
 8002396:	46bd      	mov	sp, r7
 8002398:	bd80      	pop	{r7, pc}
 800239a:	bf00      	nop
 800239c:	40023800 	.word	0x40023800

080023a0 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80023a0:	b580      	push	{r7, lr}
 80023a2:	b082      	sub	sp, #8
 80023a4:	af00      	add	r7, sp, #0
 80023a6:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80023a8:	687b      	ldr	r3, [r7, #4]
 80023aa:	2b00      	cmp	r3, #0
 80023ac:	d101      	bne.n	80023b2 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80023ae:	2301      	movs	r3, #1
 80023b0:	e042      	b.n	8002438 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 80023b2:	687b      	ldr	r3, [r7, #4]
 80023b4:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80023b8:	b2db      	uxtb	r3, r3
 80023ba:	2b00      	cmp	r3, #0
 80023bc:	d106      	bne.n	80023cc <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80023be:	687b      	ldr	r3, [r7, #4]
 80023c0:	2200      	movs	r2, #0
 80023c2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80023c6:	6878      	ldr	r0, [r7, #4]
 80023c8:	f7fe fe24 	bl	8001014 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80023cc:	687b      	ldr	r3, [r7, #4]
 80023ce:	2224      	movs	r2, #36	@ 0x24
 80023d0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80023d4:	687b      	ldr	r3, [r7, #4]
 80023d6:	681b      	ldr	r3, [r3, #0]
 80023d8:	68da      	ldr	r2, [r3, #12]
 80023da:	687b      	ldr	r3, [r7, #4]
 80023dc:	681b      	ldr	r3, [r3, #0]
 80023de:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80023e2:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80023e4:	6878      	ldr	r0, [r7, #4]
 80023e6:	f000 fa09 	bl	80027fc <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80023ea:	687b      	ldr	r3, [r7, #4]
 80023ec:	681b      	ldr	r3, [r3, #0]
 80023ee:	691a      	ldr	r2, [r3, #16]
 80023f0:	687b      	ldr	r3, [r7, #4]
 80023f2:	681b      	ldr	r3, [r3, #0]
 80023f4:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 80023f8:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80023fa:	687b      	ldr	r3, [r7, #4]
 80023fc:	681b      	ldr	r3, [r3, #0]
 80023fe:	695a      	ldr	r2, [r3, #20]
 8002400:	687b      	ldr	r3, [r7, #4]
 8002402:	681b      	ldr	r3, [r3, #0]
 8002404:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8002408:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800240a:	687b      	ldr	r3, [r7, #4]
 800240c:	681b      	ldr	r3, [r3, #0]
 800240e:	68da      	ldr	r2, [r3, #12]
 8002410:	687b      	ldr	r3, [r7, #4]
 8002412:	681b      	ldr	r3, [r3, #0]
 8002414:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8002418:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800241a:	687b      	ldr	r3, [r7, #4]
 800241c:	2200      	movs	r2, #0
 800241e:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8002420:	687b      	ldr	r3, [r7, #4]
 8002422:	2220      	movs	r2, #32
 8002424:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8002428:	687b      	ldr	r3, [r7, #4]
 800242a:	2220      	movs	r2, #32
 800242c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8002430:	687b      	ldr	r3, [r7, #4]
 8002432:	2200      	movs	r2, #0
 8002434:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8002436:	2300      	movs	r3, #0
}
 8002438:	4618      	mov	r0, r3
 800243a:	3708      	adds	r7, #8
 800243c:	46bd      	mov	sp, r7
 800243e:	bd80      	pop	{r7, pc}

08002440 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002440:	b580      	push	{r7, lr}
 8002442:	b08a      	sub	sp, #40	@ 0x28
 8002444:	af02      	add	r7, sp, #8
 8002446:	60f8      	str	r0, [r7, #12]
 8002448:	60b9      	str	r1, [r7, #8]
 800244a:	603b      	str	r3, [r7, #0]
 800244c:	4613      	mov	r3, r2
 800244e:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8002450:	2300      	movs	r3, #0
 8002452:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8002454:	68fb      	ldr	r3, [r7, #12]
 8002456:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800245a:	b2db      	uxtb	r3, r3
 800245c:	2b20      	cmp	r3, #32
 800245e:	d175      	bne.n	800254c <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 8002460:	68bb      	ldr	r3, [r7, #8]
 8002462:	2b00      	cmp	r3, #0
 8002464:	d002      	beq.n	800246c <HAL_UART_Transmit+0x2c>
 8002466:	88fb      	ldrh	r3, [r7, #6]
 8002468:	2b00      	cmp	r3, #0
 800246a:	d101      	bne.n	8002470 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 800246c:	2301      	movs	r3, #1
 800246e:	e06e      	b.n	800254e <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002470:	68fb      	ldr	r3, [r7, #12]
 8002472:	2200      	movs	r2, #0
 8002474:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8002476:	68fb      	ldr	r3, [r7, #12]
 8002478:	2221      	movs	r2, #33	@ 0x21
 800247a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800247e:	f7fe fee3 	bl	8001248 <HAL_GetTick>
 8002482:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8002484:	68fb      	ldr	r3, [r7, #12]
 8002486:	88fa      	ldrh	r2, [r7, #6]
 8002488:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 800248a:	68fb      	ldr	r3, [r7, #12]
 800248c:	88fa      	ldrh	r2, [r7, #6]
 800248e:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002490:	68fb      	ldr	r3, [r7, #12]
 8002492:	689b      	ldr	r3, [r3, #8]
 8002494:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8002498:	d108      	bne.n	80024ac <HAL_UART_Transmit+0x6c>
 800249a:	68fb      	ldr	r3, [r7, #12]
 800249c:	691b      	ldr	r3, [r3, #16]
 800249e:	2b00      	cmp	r3, #0
 80024a0:	d104      	bne.n	80024ac <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 80024a2:	2300      	movs	r3, #0
 80024a4:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 80024a6:	68bb      	ldr	r3, [r7, #8]
 80024a8:	61bb      	str	r3, [r7, #24]
 80024aa:	e003      	b.n	80024b4 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 80024ac:	68bb      	ldr	r3, [r7, #8]
 80024ae:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80024b0:	2300      	movs	r3, #0
 80024b2:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 80024b4:	e02e      	b.n	8002514 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80024b6:	683b      	ldr	r3, [r7, #0]
 80024b8:	9300      	str	r3, [sp, #0]
 80024ba:	697b      	ldr	r3, [r7, #20]
 80024bc:	2200      	movs	r2, #0
 80024be:	2180      	movs	r1, #128	@ 0x80
 80024c0:	68f8      	ldr	r0, [r7, #12]
 80024c2:	f000 f8df 	bl	8002684 <UART_WaitOnFlagUntilTimeout>
 80024c6:	4603      	mov	r3, r0
 80024c8:	2b00      	cmp	r3, #0
 80024ca:	d005      	beq.n	80024d8 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 80024cc:	68fb      	ldr	r3, [r7, #12]
 80024ce:	2220      	movs	r2, #32
 80024d0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 80024d4:	2303      	movs	r3, #3
 80024d6:	e03a      	b.n	800254e <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 80024d8:	69fb      	ldr	r3, [r7, #28]
 80024da:	2b00      	cmp	r3, #0
 80024dc:	d10b      	bne.n	80024f6 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 80024de:	69bb      	ldr	r3, [r7, #24]
 80024e0:	881b      	ldrh	r3, [r3, #0]
 80024e2:	461a      	mov	r2, r3
 80024e4:	68fb      	ldr	r3, [r7, #12]
 80024e6:	681b      	ldr	r3, [r3, #0]
 80024e8:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80024ec:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 80024ee:	69bb      	ldr	r3, [r7, #24]
 80024f0:	3302      	adds	r3, #2
 80024f2:	61bb      	str	r3, [r7, #24]
 80024f4:	e007      	b.n	8002506 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 80024f6:	69fb      	ldr	r3, [r7, #28]
 80024f8:	781a      	ldrb	r2, [r3, #0]
 80024fa:	68fb      	ldr	r3, [r7, #12]
 80024fc:	681b      	ldr	r3, [r3, #0]
 80024fe:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8002500:	69fb      	ldr	r3, [r7, #28]
 8002502:	3301      	adds	r3, #1
 8002504:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8002506:	68fb      	ldr	r3, [r7, #12]
 8002508:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 800250a:	b29b      	uxth	r3, r3
 800250c:	3b01      	subs	r3, #1
 800250e:	b29a      	uxth	r2, r3
 8002510:	68fb      	ldr	r3, [r7, #12]
 8002512:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 8002514:	68fb      	ldr	r3, [r7, #12]
 8002516:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8002518:	b29b      	uxth	r3, r3
 800251a:	2b00      	cmp	r3, #0
 800251c:	d1cb      	bne.n	80024b6 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800251e:	683b      	ldr	r3, [r7, #0]
 8002520:	9300      	str	r3, [sp, #0]
 8002522:	697b      	ldr	r3, [r7, #20]
 8002524:	2200      	movs	r2, #0
 8002526:	2140      	movs	r1, #64	@ 0x40
 8002528:	68f8      	ldr	r0, [r7, #12]
 800252a:	f000 f8ab 	bl	8002684 <UART_WaitOnFlagUntilTimeout>
 800252e:	4603      	mov	r3, r0
 8002530:	2b00      	cmp	r3, #0
 8002532:	d005      	beq.n	8002540 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8002534:	68fb      	ldr	r3, [r7, #12]
 8002536:	2220      	movs	r2, #32
 8002538:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 800253c:	2303      	movs	r3, #3
 800253e:	e006      	b.n	800254e <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8002540:	68fb      	ldr	r3, [r7, #12]
 8002542:	2220      	movs	r2, #32
 8002544:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 8002548:	2300      	movs	r3, #0
 800254a:	e000      	b.n	800254e <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 800254c:	2302      	movs	r3, #2
  }
}
 800254e:	4618      	mov	r0, r3
 8002550:	3720      	adds	r7, #32
 8002552:	46bd      	mov	sp, r7
 8002554:	bd80      	pop	{r7, pc}

08002556 <HAL_UART_Receive>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002556:	b580      	push	{r7, lr}
 8002558:	b08a      	sub	sp, #40	@ 0x28
 800255a:	af02      	add	r7, sp, #8
 800255c:	60f8      	str	r0, [r7, #12]
 800255e:	60b9      	str	r1, [r7, #8]
 8002560:	603b      	str	r3, [r7, #0]
 8002562:	4613      	mov	r3, r2
 8002564:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8002566:	2300      	movs	r3, #0
 8002568:	617b      	str	r3, [r7, #20]

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800256a:	68fb      	ldr	r3, [r7, #12]
 800256c:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8002570:	b2db      	uxtb	r3, r3
 8002572:	2b20      	cmp	r3, #32
 8002574:	f040 8081 	bne.w	800267a <HAL_UART_Receive+0x124>
  {
    if ((pData == NULL) || (Size == 0U))
 8002578:	68bb      	ldr	r3, [r7, #8]
 800257a:	2b00      	cmp	r3, #0
 800257c:	d002      	beq.n	8002584 <HAL_UART_Receive+0x2e>
 800257e:	88fb      	ldrh	r3, [r7, #6]
 8002580:	2b00      	cmp	r3, #0
 8002582:	d101      	bne.n	8002588 <HAL_UART_Receive+0x32>
    {
      return  HAL_ERROR;
 8002584:	2301      	movs	r3, #1
 8002586:	e079      	b.n	800267c <HAL_UART_Receive+0x126>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002588:	68fb      	ldr	r3, [r7, #12]
 800258a:	2200      	movs	r2, #0
 800258c:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 800258e:	68fb      	ldr	r3, [r7, #12]
 8002590:	2222      	movs	r2, #34	@ 0x22
 8002592:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002596:	68fb      	ldr	r3, [r7, #12]
 8002598:	2200      	movs	r2, #0
 800259a:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800259c:	f7fe fe54 	bl	8001248 <HAL_GetTick>
 80025a0:	6178      	str	r0, [r7, #20]

    huart->RxXferSize = Size;
 80025a2:	68fb      	ldr	r3, [r7, #12]
 80025a4:	88fa      	ldrh	r2, [r7, #6]
 80025a6:	859a      	strh	r2, [r3, #44]	@ 0x2c
    huart->RxXferCount = Size;
 80025a8:	68fb      	ldr	r3, [r7, #12]
 80025aa:	88fa      	ldrh	r2, [r7, #6]
 80025ac:	85da      	strh	r2, [r3, #46]	@ 0x2e

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80025ae:	68fb      	ldr	r3, [r7, #12]
 80025b0:	689b      	ldr	r3, [r3, #8]
 80025b2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80025b6:	d108      	bne.n	80025ca <HAL_UART_Receive+0x74>
 80025b8:	68fb      	ldr	r3, [r7, #12]
 80025ba:	691b      	ldr	r3, [r3, #16]
 80025bc:	2b00      	cmp	r3, #0
 80025be:	d104      	bne.n	80025ca <HAL_UART_Receive+0x74>
    {
      pdata8bits  = NULL;
 80025c0:	2300      	movs	r3, #0
 80025c2:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 80025c4:	68bb      	ldr	r3, [r7, #8]
 80025c6:	61bb      	str	r3, [r7, #24]
 80025c8:	e003      	b.n	80025d2 <HAL_UART_Receive+0x7c>
    }
    else
    {
      pdata8bits  = pData;
 80025ca:	68bb      	ldr	r3, [r7, #8]
 80025cc:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80025ce:	2300      	movs	r3, #0
 80025d0:	61bb      	str	r3, [r7, #24]
    }

    /* Check the remain data to be received */
    while (huart->RxXferCount > 0U)
 80025d2:	e047      	b.n	8002664 <HAL_UART_Receive+0x10e>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 80025d4:	683b      	ldr	r3, [r7, #0]
 80025d6:	9300      	str	r3, [sp, #0]
 80025d8:	697b      	ldr	r3, [r7, #20]
 80025da:	2200      	movs	r2, #0
 80025dc:	2120      	movs	r1, #32
 80025de:	68f8      	ldr	r0, [r7, #12]
 80025e0:	f000 f850 	bl	8002684 <UART_WaitOnFlagUntilTimeout>
 80025e4:	4603      	mov	r3, r0
 80025e6:	2b00      	cmp	r3, #0
 80025e8:	d005      	beq.n	80025f6 <HAL_UART_Receive+0xa0>
      {
        huart->RxState = HAL_UART_STATE_READY;
 80025ea:	68fb      	ldr	r3, [r7, #12]
 80025ec:	2220      	movs	r2, #32
 80025ee:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        return HAL_TIMEOUT;
 80025f2:	2303      	movs	r3, #3
 80025f4:	e042      	b.n	800267c <HAL_UART_Receive+0x126>
      }
      if (pdata8bits == NULL)
 80025f6:	69fb      	ldr	r3, [r7, #28]
 80025f8:	2b00      	cmp	r3, #0
 80025fa:	d10c      	bne.n	8002616 <HAL_UART_Receive+0xc0>
      {
        *pdata16bits = (uint16_t)(huart->Instance->DR & 0x01FF);
 80025fc:	68fb      	ldr	r3, [r7, #12]
 80025fe:	681b      	ldr	r3, [r3, #0]
 8002600:	685b      	ldr	r3, [r3, #4]
 8002602:	b29b      	uxth	r3, r3
 8002604:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002608:	b29a      	uxth	r2, r3
 800260a:	69bb      	ldr	r3, [r7, #24]
 800260c:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
 800260e:	69bb      	ldr	r3, [r7, #24]
 8002610:	3302      	adds	r3, #2
 8002612:	61bb      	str	r3, [r7, #24]
 8002614:	e01f      	b.n	8002656 <HAL_UART_Receive+0x100>
      }
      else
      {
        if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8002616:	68fb      	ldr	r3, [r7, #12]
 8002618:	689b      	ldr	r3, [r3, #8]
 800261a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800261e:	d007      	beq.n	8002630 <HAL_UART_Receive+0xda>
 8002620:	68fb      	ldr	r3, [r7, #12]
 8002622:	689b      	ldr	r3, [r3, #8]
 8002624:	2b00      	cmp	r3, #0
 8002626:	d10a      	bne.n	800263e <HAL_UART_Receive+0xe8>
 8002628:	68fb      	ldr	r3, [r7, #12]
 800262a:	691b      	ldr	r3, [r3, #16]
 800262c:	2b00      	cmp	r3, #0
 800262e:	d106      	bne.n	800263e <HAL_UART_Receive+0xe8>
        {
          *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8002630:	68fb      	ldr	r3, [r7, #12]
 8002632:	681b      	ldr	r3, [r3, #0]
 8002634:	685b      	ldr	r3, [r3, #4]
 8002636:	b2da      	uxtb	r2, r3
 8002638:	69fb      	ldr	r3, [r7, #28]
 800263a:	701a      	strb	r2, [r3, #0]
 800263c:	e008      	b.n	8002650 <HAL_UART_Receive+0xfa>
        }
        else
        {
          *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 800263e:	68fb      	ldr	r3, [r7, #12]
 8002640:	681b      	ldr	r3, [r3, #0]
 8002642:	685b      	ldr	r3, [r3, #4]
 8002644:	b2db      	uxtb	r3, r3
 8002646:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800264a:	b2da      	uxtb	r2, r3
 800264c:	69fb      	ldr	r3, [r7, #28]
 800264e:	701a      	strb	r2, [r3, #0]
        }
        pdata8bits++;
 8002650:	69fb      	ldr	r3, [r7, #28]
 8002652:	3301      	adds	r3, #1
 8002654:	61fb      	str	r3, [r7, #28]
      }
      huart->RxXferCount--;
 8002656:	68fb      	ldr	r3, [r7, #12]
 8002658:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800265a:	b29b      	uxth	r3, r3
 800265c:	3b01      	subs	r3, #1
 800265e:	b29a      	uxth	r2, r3
 8002660:	68fb      	ldr	r3, [r7, #12]
 8002662:	85da      	strh	r2, [r3, #46]	@ 0x2e
    while (huart->RxXferCount > 0U)
 8002664:	68fb      	ldr	r3, [r7, #12]
 8002666:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8002668:	b29b      	uxth	r3, r3
 800266a:	2b00      	cmp	r3, #0
 800266c:	d1b2      	bne.n	80025d4 <HAL_UART_Receive+0x7e>
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 800266e:	68fb      	ldr	r3, [r7, #12]
 8002670:	2220      	movs	r2, #32
 8002672:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    return HAL_OK;
 8002676:	2300      	movs	r3, #0
 8002678:	e000      	b.n	800267c <HAL_UART_Receive+0x126>
  }
  else
  {
    return HAL_BUSY;
 800267a:	2302      	movs	r3, #2
  }
}
 800267c:	4618      	mov	r0, r3
 800267e:	3720      	adds	r7, #32
 8002680:	46bd      	mov	sp, r7
 8002682:	bd80      	pop	{r7, pc}

08002684 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8002684:	b580      	push	{r7, lr}
 8002686:	b086      	sub	sp, #24
 8002688:	af00      	add	r7, sp, #0
 800268a:	60f8      	str	r0, [r7, #12]
 800268c:	60b9      	str	r1, [r7, #8]
 800268e:	603b      	str	r3, [r7, #0]
 8002690:	4613      	mov	r3, r2
 8002692:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002694:	e03b      	b.n	800270e <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002696:	6a3b      	ldr	r3, [r7, #32]
 8002698:	f1b3 3fff 	cmp.w	r3, #4294967295
 800269c:	d037      	beq.n	800270e <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800269e:	f7fe fdd3 	bl	8001248 <HAL_GetTick>
 80026a2:	4602      	mov	r2, r0
 80026a4:	683b      	ldr	r3, [r7, #0]
 80026a6:	1ad3      	subs	r3, r2, r3
 80026a8:	6a3a      	ldr	r2, [r7, #32]
 80026aa:	429a      	cmp	r2, r3
 80026ac:	d302      	bcc.n	80026b4 <UART_WaitOnFlagUntilTimeout+0x30>
 80026ae:	6a3b      	ldr	r3, [r7, #32]
 80026b0:	2b00      	cmp	r3, #0
 80026b2:	d101      	bne.n	80026b8 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 80026b4:	2303      	movs	r3, #3
 80026b6:	e03a      	b.n	800272e <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 80026b8:	68fb      	ldr	r3, [r7, #12]
 80026ba:	681b      	ldr	r3, [r3, #0]
 80026bc:	68db      	ldr	r3, [r3, #12]
 80026be:	f003 0304 	and.w	r3, r3, #4
 80026c2:	2b00      	cmp	r3, #0
 80026c4:	d023      	beq.n	800270e <UART_WaitOnFlagUntilTimeout+0x8a>
 80026c6:	68bb      	ldr	r3, [r7, #8]
 80026c8:	2b80      	cmp	r3, #128	@ 0x80
 80026ca:	d020      	beq.n	800270e <UART_WaitOnFlagUntilTimeout+0x8a>
 80026cc:	68bb      	ldr	r3, [r7, #8]
 80026ce:	2b40      	cmp	r3, #64	@ 0x40
 80026d0:	d01d      	beq.n	800270e <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 80026d2:	68fb      	ldr	r3, [r7, #12]
 80026d4:	681b      	ldr	r3, [r3, #0]
 80026d6:	681b      	ldr	r3, [r3, #0]
 80026d8:	f003 0308 	and.w	r3, r3, #8
 80026dc:	2b08      	cmp	r3, #8
 80026de:	d116      	bne.n	800270e <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 80026e0:	2300      	movs	r3, #0
 80026e2:	617b      	str	r3, [r7, #20]
 80026e4:	68fb      	ldr	r3, [r7, #12]
 80026e6:	681b      	ldr	r3, [r3, #0]
 80026e8:	681b      	ldr	r3, [r3, #0]
 80026ea:	617b      	str	r3, [r7, #20]
 80026ec:	68fb      	ldr	r3, [r7, #12]
 80026ee:	681b      	ldr	r3, [r3, #0]
 80026f0:	685b      	ldr	r3, [r3, #4]
 80026f2:	617b      	str	r3, [r7, #20]
 80026f4:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80026f6:	68f8      	ldr	r0, [r7, #12]
 80026f8:	f000 f81d 	bl	8002736 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 80026fc:	68fb      	ldr	r3, [r7, #12]
 80026fe:	2208      	movs	r2, #8
 8002700:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8002702:	68fb      	ldr	r3, [r7, #12]
 8002704:	2200      	movs	r2, #0
 8002706:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 800270a:	2301      	movs	r3, #1
 800270c:	e00f      	b.n	800272e <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800270e:	68fb      	ldr	r3, [r7, #12]
 8002710:	681b      	ldr	r3, [r3, #0]
 8002712:	681a      	ldr	r2, [r3, #0]
 8002714:	68bb      	ldr	r3, [r7, #8]
 8002716:	4013      	ands	r3, r2
 8002718:	68ba      	ldr	r2, [r7, #8]
 800271a:	429a      	cmp	r2, r3
 800271c:	bf0c      	ite	eq
 800271e:	2301      	moveq	r3, #1
 8002720:	2300      	movne	r3, #0
 8002722:	b2db      	uxtb	r3, r3
 8002724:	461a      	mov	r2, r3
 8002726:	79fb      	ldrb	r3, [r7, #7]
 8002728:	429a      	cmp	r2, r3
 800272a:	d0b4      	beq.n	8002696 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800272c:	2300      	movs	r3, #0
}
 800272e:	4618      	mov	r0, r3
 8002730:	3718      	adds	r7, #24
 8002732:	46bd      	mov	sp, r7
 8002734:	bd80      	pop	{r7, pc}

08002736 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8002736:	b480      	push	{r7}
 8002738:	b095      	sub	sp, #84	@ 0x54
 800273a:	af00      	add	r7, sp, #0
 800273c:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800273e:	687b      	ldr	r3, [r7, #4]
 8002740:	681b      	ldr	r3, [r3, #0]
 8002742:	330c      	adds	r3, #12
 8002744:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002746:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002748:	e853 3f00 	ldrex	r3, [r3]
 800274c:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800274e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002750:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8002754:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8002756:	687b      	ldr	r3, [r7, #4]
 8002758:	681b      	ldr	r3, [r3, #0]
 800275a:	330c      	adds	r3, #12
 800275c:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800275e:	643a      	str	r2, [r7, #64]	@ 0x40
 8002760:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002762:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8002764:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8002766:	e841 2300 	strex	r3, r2, [r1]
 800276a:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800276c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800276e:	2b00      	cmp	r3, #0
 8002770:	d1e5      	bne.n	800273e <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002772:	687b      	ldr	r3, [r7, #4]
 8002774:	681b      	ldr	r3, [r3, #0]
 8002776:	3314      	adds	r3, #20
 8002778:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800277a:	6a3b      	ldr	r3, [r7, #32]
 800277c:	e853 3f00 	ldrex	r3, [r3]
 8002780:	61fb      	str	r3, [r7, #28]
   return(result);
 8002782:	69fb      	ldr	r3, [r7, #28]
 8002784:	f023 0301 	bic.w	r3, r3, #1
 8002788:	64bb      	str	r3, [r7, #72]	@ 0x48
 800278a:	687b      	ldr	r3, [r7, #4]
 800278c:	681b      	ldr	r3, [r3, #0]
 800278e:	3314      	adds	r3, #20
 8002790:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8002792:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8002794:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002796:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8002798:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800279a:	e841 2300 	strex	r3, r2, [r1]
 800279e:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80027a0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80027a2:	2b00      	cmp	r3, #0
 80027a4:	d1e5      	bne.n	8002772 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80027a6:	687b      	ldr	r3, [r7, #4]
 80027a8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80027aa:	2b01      	cmp	r3, #1
 80027ac:	d119      	bne.n	80027e2 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80027ae:	687b      	ldr	r3, [r7, #4]
 80027b0:	681b      	ldr	r3, [r3, #0]
 80027b2:	330c      	adds	r3, #12
 80027b4:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80027b6:	68fb      	ldr	r3, [r7, #12]
 80027b8:	e853 3f00 	ldrex	r3, [r3]
 80027bc:	60bb      	str	r3, [r7, #8]
   return(result);
 80027be:	68bb      	ldr	r3, [r7, #8]
 80027c0:	f023 0310 	bic.w	r3, r3, #16
 80027c4:	647b      	str	r3, [r7, #68]	@ 0x44
 80027c6:	687b      	ldr	r3, [r7, #4]
 80027c8:	681b      	ldr	r3, [r3, #0]
 80027ca:	330c      	adds	r3, #12
 80027cc:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80027ce:	61ba      	str	r2, [r7, #24]
 80027d0:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80027d2:	6979      	ldr	r1, [r7, #20]
 80027d4:	69ba      	ldr	r2, [r7, #24]
 80027d6:	e841 2300 	strex	r3, r2, [r1]
 80027da:	613b      	str	r3, [r7, #16]
   return(result);
 80027dc:	693b      	ldr	r3, [r7, #16]
 80027de:	2b00      	cmp	r3, #0
 80027e0:	d1e5      	bne.n	80027ae <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80027e2:	687b      	ldr	r3, [r7, #4]
 80027e4:	2220      	movs	r2, #32
 80027e6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80027ea:	687b      	ldr	r3, [r7, #4]
 80027ec:	2200      	movs	r2, #0
 80027ee:	631a      	str	r2, [r3, #48]	@ 0x30
}
 80027f0:	bf00      	nop
 80027f2:	3754      	adds	r7, #84	@ 0x54
 80027f4:	46bd      	mov	sp, r7
 80027f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027fa:	4770      	bx	lr

080027fc <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80027fc:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002800:	b0c0      	sub	sp, #256	@ 0x100
 8002802:	af00      	add	r7, sp, #0
 8002804:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8002808:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800280c:	681b      	ldr	r3, [r3, #0]
 800280e:	691b      	ldr	r3, [r3, #16]
 8002810:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8002814:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002818:	68d9      	ldr	r1, [r3, #12]
 800281a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800281e:	681a      	ldr	r2, [r3, #0]
 8002820:	ea40 0301 	orr.w	r3, r0, r1
 8002824:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8002826:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800282a:	689a      	ldr	r2, [r3, #8]
 800282c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002830:	691b      	ldr	r3, [r3, #16]
 8002832:	431a      	orrs	r2, r3
 8002834:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002838:	695b      	ldr	r3, [r3, #20]
 800283a:	431a      	orrs	r2, r3
 800283c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002840:	69db      	ldr	r3, [r3, #28]
 8002842:	4313      	orrs	r3, r2
 8002844:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8002848:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800284c:	681b      	ldr	r3, [r3, #0]
 800284e:	68db      	ldr	r3, [r3, #12]
 8002850:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 8002854:	f021 010c 	bic.w	r1, r1, #12
 8002858:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800285c:	681a      	ldr	r2, [r3, #0]
 800285e:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8002862:	430b      	orrs	r3, r1
 8002864:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8002866:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800286a:	681b      	ldr	r3, [r3, #0]
 800286c:	695b      	ldr	r3, [r3, #20]
 800286e:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 8002872:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002876:	6999      	ldr	r1, [r3, #24]
 8002878:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800287c:	681a      	ldr	r2, [r3, #0]
 800287e:	ea40 0301 	orr.w	r3, r0, r1
 8002882:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8002884:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002888:	681a      	ldr	r2, [r3, #0]
 800288a:	4b8f      	ldr	r3, [pc, #572]	@ (8002ac8 <UART_SetConfig+0x2cc>)
 800288c:	429a      	cmp	r2, r3
 800288e:	d005      	beq.n	800289c <UART_SetConfig+0xa0>
 8002890:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002894:	681a      	ldr	r2, [r3, #0]
 8002896:	4b8d      	ldr	r3, [pc, #564]	@ (8002acc <UART_SetConfig+0x2d0>)
 8002898:	429a      	cmp	r2, r3
 800289a:	d104      	bne.n	80028a6 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 800289c:	f7ff f89e 	bl	80019dc <HAL_RCC_GetPCLK2Freq>
 80028a0:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 80028a4:	e003      	b.n	80028ae <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 80028a6:	f7ff f885 	bl	80019b4 <HAL_RCC_GetPCLK1Freq>
 80028aa:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80028ae:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80028b2:	69db      	ldr	r3, [r3, #28]
 80028b4:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80028b8:	f040 810c 	bne.w	8002ad4 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 80028bc:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80028c0:	2200      	movs	r2, #0
 80028c2:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 80028c6:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 80028ca:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 80028ce:	4622      	mov	r2, r4
 80028d0:	462b      	mov	r3, r5
 80028d2:	1891      	adds	r1, r2, r2
 80028d4:	65b9      	str	r1, [r7, #88]	@ 0x58
 80028d6:	415b      	adcs	r3, r3
 80028d8:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80028da:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 80028de:	4621      	mov	r1, r4
 80028e0:	eb12 0801 	adds.w	r8, r2, r1
 80028e4:	4629      	mov	r1, r5
 80028e6:	eb43 0901 	adc.w	r9, r3, r1
 80028ea:	f04f 0200 	mov.w	r2, #0
 80028ee:	f04f 0300 	mov.w	r3, #0
 80028f2:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80028f6:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80028fa:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80028fe:	4690      	mov	r8, r2
 8002900:	4699      	mov	r9, r3
 8002902:	4623      	mov	r3, r4
 8002904:	eb18 0303 	adds.w	r3, r8, r3
 8002908:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 800290c:	462b      	mov	r3, r5
 800290e:	eb49 0303 	adc.w	r3, r9, r3
 8002912:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8002916:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800291a:	685b      	ldr	r3, [r3, #4]
 800291c:	2200      	movs	r2, #0
 800291e:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8002922:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 8002926:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 800292a:	460b      	mov	r3, r1
 800292c:	18db      	adds	r3, r3, r3
 800292e:	653b      	str	r3, [r7, #80]	@ 0x50
 8002930:	4613      	mov	r3, r2
 8002932:	eb42 0303 	adc.w	r3, r2, r3
 8002936:	657b      	str	r3, [r7, #84]	@ 0x54
 8002938:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 800293c:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 8002940:	f7fd fc60 	bl	8000204 <__aeabi_uldivmod>
 8002944:	4602      	mov	r2, r0
 8002946:	460b      	mov	r3, r1
 8002948:	4b61      	ldr	r3, [pc, #388]	@ (8002ad0 <UART_SetConfig+0x2d4>)
 800294a:	fba3 2302 	umull	r2, r3, r3, r2
 800294e:	095b      	lsrs	r3, r3, #5
 8002950:	011c      	lsls	r4, r3, #4
 8002952:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8002956:	2200      	movs	r2, #0
 8002958:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 800295c:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 8002960:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 8002964:	4642      	mov	r2, r8
 8002966:	464b      	mov	r3, r9
 8002968:	1891      	adds	r1, r2, r2
 800296a:	64b9      	str	r1, [r7, #72]	@ 0x48
 800296c:	415b      	adcs	r3, r3
 800296e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8002970:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8002974:	4641      	mov	r1, r8
 8002976:	eb12 0a01 	adds.w	sl, r2, r1
 800297a:	4649      	mov	r1, r9
 800297c:	eb43 0b01 	adc.w	fp, r3, r1
 8002980:	f04f 0200 	mov.w	r2, #0
 8002984:	f04f 0300 	mov.w	r3, #0
 8002988:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 800298c:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8002990:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8002994:	4692      	mov	sl, r2
 8002996:	469b      	mov	fp, r3
 8002998:	4643      	mov	r3, r8
 800299a:	eb1a 0303 	adds.w	r3, sl, r3
 800299e:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 80029a2:	464b      	mov	r3, r9
 80029a4:	eb4b 0303 	adc.w	r3, fp, r3
 80029a8:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 80029ac:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80029b0:	685b      	ldr	r3, [r3, #4]
 80029b2:	2200      	movs	r2, #0
 80029b4:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 80029b8:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 80029bc:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 80029c0:	460b      	mov	r3, r1
 80029c2:	18db      	adds	r3, r3, r3
 80029c4:	643b      	str	r3, [r7, #64]	@ 0x40
 80029c6:	4613      	mov	r3, r2
 80029c8:	eb42 0303 	adc.w	r3, r2, r3
 80029cc:	647b      	str	r3, [r7, #68]	@ 0x44
 80029ce:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 80029d2:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 80029d6:	f7fd fc15 	bl	8000204 <__aeabi_uldivmod>
 80029da:	4602      	mov	r2, r0
 80029dc:	460b      	mov	r3, r1
 80029de:	4611      	mov	r1, r2
 80029e0:	4b3b      	ldr	r3, [pc, #236]	@ (8002ad0 <UART_SetConfig+0x2d4>)
 80029e2:	fba3 2301 	umull	r2, r3, r3, r1
 80029e6:	095b      	lsrs	r3, r3, #5
 80029e8:	2264      	movs	r2, #100	@ 0x64
 80029ea:	fb02 f303 	mul.w	r3, r2, r3
 80029ee:	1acb      	subs	r3, r1, r3
 80029f0:	00db      	lsls	r3, r3, #3
 80029f2:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 80029f6:	4b36      	ldr	r3, [pc, #216]	@ (8002ad0 <UART_SetConfig+0x2d4>)
 80029f8:	fba3 2302 	umull	r2, r3, r3, r2
 80029fc:	095b      	lsrs	r3, r3, #5
 80029fe:	005b      	lsls	r3, r3, #1
 8002a00:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8002a04:	441c      	add	r4, r3
 8002a06:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8002a0a:	2200      	movs	r2, #0
 8002a0c:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8002a10:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8002a14:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 8002a18:	4642      	mov	r2, r8
 8002a1a:	464b      	mov	r3, r9
 8002a1c:	1891      	adds	r1, r2, r2
 8002a1e:	63b9      	str	r1, [r7, #56]	@ 0x38
 8002a20:	415b      	adcs	r3, r3
 8002a22:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8002a24:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8002a28:	4641      	mov	r1, r8
 8002a2a:	1851      	adds	r1, r2, r1
 8002a2c:	6339      	str	r1, [r7, #48]	@ 0x30
 8002a2e:	4649      	mov	r1, r9
 8002a30:	414b      	adcs	r3, r1
 8002a32:	637b      	str	r3, [r7, #52]	@ 0x34
 8002a34:	f04f 0200 	mov.w	r2, #0
 8002a38:	f04f 0300 	mov.w	r3, #0
 8002a3c:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 8002a40:	4659      	mov	r1, fp
 8002a42:	00cb      	lsls	r3, r1, #3
 8002a44:	4651      	mov	r1, sl
 8002a46:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8002a4a:	4651      	mov	r1, sl
 8002a4c:	00ca      	lsls	r2, r1, #3
 8002a4e:	4610      	mov	r0, r2
 8002a50:	4619      	mov	r1, r3
 8002a52:	4603      	mov	r3, r0
 8002a54:	4642      	mov	r2, r8
 8002a56:	189b      	adds	r3, r3, r2
 8002a58:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8002a5c:	464b      	mov	r3, r9
 8002a5e:	460a      	mov	r2, r1
 8002a60:	eb42 0303 	adc.w	r3, r2, r3
 8002a64:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8002a68:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002a6c:	685b      	ldr	r3, [r3, #4]
 8002a6e:	2200      	movs	r2, #0
 8002a70:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8002a74:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8002a78:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8002a7c:	460b      	mov	r3, r1
 8002a7e:	18db      	adds	r3, r3, r3
 8002a80:	62bb      	str	r3, [r7, #40]	@ 0x28
 8002a82:	4613      	mov	r3, r2
 8002a84:	eb42 0303 	adc.w	r3, r2, r3
 8002a88:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8002a8a:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8002a8e:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 8002a92:	f7fd fbb7 	bl	8000204 <__aeabi_uldivmod>
 8002a96:	4602      	mov	r2, r0
 8002a98:	460b      	mov	r3, r1
 8002a9a:	4b0d      	ldr	r3, [pc, #52]	@ (8002ad0 <UART_SetConfig+0x2d4>)
 8002a9c:	fba3 1302 	umull	r1, r3, r3, r2
 8002aa0:	095b      	lsrs	r3, r3, #5
 8002aa2:	2164      	movs	r1, #100	@ 0x64
 8002aa4:	fb01 f303 	mul.w	r3, r1, r3
 8002aa8:	1ad3      	subs	r3, r2, r3
 8002aaa:	00db      	lsls	r3, r3, #3
 8002aac:	3332      	adds	r3, #50	@ 0x32
 8002aae:	4a08      	ldr	r2, [pc, #32]	@ (8002ad0 <UART_SetConfig+0x2d4>)
 8002ab0:	fba2 2303 	umull	r2, r3, r2, r3
 8002ab4:	095b      	lsrs	r3, r3, #5
 8002ab6:	f003 0207 	and.w	r2, r3, #7
 8002aba:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002abe:	681b      	ldr	r3, [r3, #0]
 8002ac0:	4422      	add	r2, r4
 8002ac2:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8002ac4:	e106      	b.n	8002cd4 <UART_SetConfig+0x4d8>
 8002ac6:	bf00      	nop
 8002ac8:	40011000 	.word	0x40011000
 8002acc:	40011400 	.word	0x40011400
 8002ad0:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8002ad4:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8002ad8:	2200      	movs	r2, #0
 8002ada:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8002ade:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 8002ae2:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 8002ae6:	4642      	mov	r2, r8
 8002ae8:	464b      	mov	r3, r9
 8002aea:	1891      	adds	r1, r2, r2
 8002aec:	6239      	str	r1, [r7, #32]
 8002aee:	415b      	adcs	r3, r3
 8002af0:	627b      	str	r3, [r7, #36]	@ 0x24
 8002af2:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8002af6:	4641      	mov	r1, r8
 8002af8:	1854      	adds	r4, r2, r1
 8002afa:	4649      	mov	r1, r9
 8002afc:	eb43 0501 	adc.w	r5, r3, r1
 8002b00:	f04f 0200 	mov.w	r2, #0
 8002b04:	f04f 0300 	mov.w	r3, #0
 8002b08:	00eb      	lsls	r3, r5, #3
 8002b0a:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8002b0e:	00e2      	lsls	r2, r4, #3
 8002b10:	4614      	mov	r4, r2
 8002b12:	461d      	mov	r5, r3
 8002b14:	4643      	mov	r3, r8
 8002b16:	18e3      	adds	r3, r4, r3
 8002b18:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8002b1c:	464b      	mov	r3, r9
 8002b1e:	eb45 0303 	adc.w	r3, r5, r3
 8002b22:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8002b26:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002b2a:	685b      	ldr	r3, [r3, #4]
 8002b2c:	2200      	movs	r2, #0
 8002b2e:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8002b32:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8002b36:	f04f 0200 	mov.w	r2, #0
 8002b3a:	f04f 0300 	mov.w	r3, #0
 8002b3e:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8002b42:	4629      	mov	r1, r5
 8002b44:	008b      	lsls	r3, r1, #2
 8002b46:	4621      	mov	r1, r4
 8002b48:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8002b4c:	4621      	mov	r1, r4
 8002b4e:	008a      	lsls	r2, r1, #2
 8002b50:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 8002b54:	f7fd fb56 	bl	8000204 <__aeabi_uldivmod>
 8002b58:	4602      	mov	r2, r0
 8002b5a:	460b      	mov	r3, r1
 8002b5c:	4b60      	ldr	r3, [pc, #384]	@ (8002ce0 <UART_SetConfig+0x4e4>)
 8002b5e:	fba3 2302 	umull	r2, r3, r3, r2
 8002b62:	095b      	lsrs	r3, r3, #5
 8002b64:	011c      	lsls	r4, r3, #4
 8002b66:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8002b6a:	2200      	movs	r2, #0
 8002b6c:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8002b70:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8002b74:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 8002b78:	4642      	mov	r2, r8
 8002b7a:	464b      	mov	r3, r9
 8002b7c:	1891      	adds	r1, r2, r2
 8002b7e:	61b9      	str	r1, [r7, #24]
 8002b80:	415b      	adcs	r3, r3
 8002b82:	61fb      	str	r3, [r7, #28]
 8002b84:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8002b88:	4641      	mov	r1, r8
 8002b8a:	1851      	adds	r1, r2, r1
 8002b8c:	6139      	str	r1, [r7, #16]
 8002b8e:	4649      	mov	r1, r9
 8002b90:	414b      	adcs	r3, r1
 8002b92:	617b      	str	r3, [r7, #20]
 8002b94:	f04f 0200 	mov.w	r2, #0
 8002b98:	f04f 0300 	mov.w	r3, #0
 8002b9c:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8002ba0:	4659      	mov	r1, fp
 8002ba2:	00cb      	lsls	r3, r1, #3
 8002ba4:	4651      	mov	r1, sl
 8002ba6:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8002baa:	4651      	mov	r1, sl
 8002bac:	00ca      	lsls	r2, r1, #3
 8002bae:	4610      	mov	r0, r2
 8002bb0:	4619      	mov	r1, r3
 8002bb2:	4603      	mov	r3, r0
 8002bb4:	4642      	mov	r2, r8
 8002bb6:	189b      	adds	r3, r3, r2
 8002bb8:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8002bbc:	464b      	mov	r3, r9
 8002bbe:	460a      	mov	r2, r1
 8002bc0:	eb42 0303 	adc.w	r3, r2, r3
 8002bc4:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8002bc8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002bcc:	685b      	ldr	r3, [r3, #4]
 8002bce:	2200      	movs	r2, #0
 8002bd0:	67bb      	str	r3, [r7, #120]	@ 0x78
 8002bd2:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8002bd4:	f04f 0200 	mov.w	r2, #0
 8002bd8:	f04f 0300 	mov.w	r3, #0
 8002bdc:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 8002be0:	4649      	mov	r1, r9
 8002be2:	008b      	lsls	r3, r1, #2
 8002be4:	4641      	mov	r1, r8
 8002be6:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8002bea:	4641      	mov	r1, r8
 8002bec:	008a      	lsls	r2, r1, #2
 8002bee:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 8002bf2:	f7fd fb07 	bl	8000204 <__aeabi_uldivmod>
 8002bf6:	4602      	mov	r2, r0
 8002bf8:	460b      	mov	r3, r1
 8002bfa:	4611      	mov	r1, r2
 8002bfc:	4b38      	ldr	r3, [pc, #224]	@ (8002ce0 <UART_SetConfig+0x4e4>)
 8002bfe:	fba3 2301 	umull	r2, r3, r3, r1
 8002c02:	095b      	lsrs	r3, r3, #5
 8002c04:	2264      	movs	r2, #100	@ 0x64
 8002c06:	fb02 f303 	mul.w	r3, r2, r3
 8002c0a:	1acb      	subs	r3, r1, r3
 8002c0c:	011b      	lsls	r3, r3, #4
 8002c0e:	3332      	adds	r3, #50	@ 0x32
 8002c10:	4a33      	ldr	r2, [pc, #204]	@ (8002ce0 <UART_SetConfig+0x4e4>)
 8002c12:	fba2 2303 	umull	r2, r3, r2, r3
 8002c16:	095b      	lsrs	r3, r3, #5
 8002c18:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8002c1c:	441c      	add	r4, r3
 8002c1e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8002c22:	2200      	movs	r2, #0
 8002c24:	673b      	str	r3, [r7, #112]	@ 0x70
 8002c26:	677a      	str	r2, [r7, #116]	@ 0x74
 8002c28:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 8002c2c:	4642      	mov	r2, r8
 8002c2e:	464b      	mov	r3, r9
 8002c30:	1891      	adds	r1, r2, r2
 8002c32:	60b9      	str	r1, [r7, #8]
 8002c34:	415b      	adcs	r3, r3
 8002c36:	60fb      	str	r3, [r7, #12]
 8002c38:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8002c3c:	4641      	mov	r1, r8
 8002c3e:	1851      	adds	r1, r2, r1
 8002c40:	6039      	str	r1, [r7, #0]
 8002c42:	4649      	mov	r1, r9
 8002c44:	414b      	adcs	r3, r1
 8002c46:	607b      	str	r3, [r7, #4]
 8002c48:	f04f 0200 	mov.w	r2, #0
 8002c4c:	f04f 0300 	mov.w	r3, #0
 8002c50:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8002c54:	4659      	mov	r1, fp
 8002c56:	00cb      	lsls	r3, r1, #3
 8002c58:	4651      	mov	r1, sl
 8002c5a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8002c5e:	4651      	mov	r1, sl
 8002c60:	00ca      	lsls	r2, r1, #3
 8002c62:	4610      	mov	r0, r2
 8002c64:	4619      	mov	r1, r3
 8002c66:	4603      	mov	r3, r0
 8002c68:	4642      	mov	r2, r8
 8002c6a:	189b      	adds	r3, r3, r2
 8002c6c:	66bb      	str	r3, [r7, #104]	@ 0x68
 8002c6e:	464b      	mov	r3, r9
 8002c70:	460a      	mov	r2, r1
 8002c72:	eb42 0303 	adc.w	r3, r2, r3
 8002c76:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8002c78:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002c7c:	685b      	ldr	r3, [r3, #4]
 8002c7e:	2200      	movs	r2, #0
 8002c80:	663b      	str	r3, [r7, #96]	@ 0x60
 8002c82:	667a      	str	r2, [r7, #100]	@ 0x64
 8002c84:	f04f 0200 	mov.w	r2, #0
 8002c88:	f04f 0300 	mov.w	r3, #0
 8002c8c:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 8002c90:	4649      	mov	r1, r9
 8002c92:	008b      	lsls	r3, r1, #2
 8002c94:	4641      	mov	r1, r8
 8002c96:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8002c9a:	4641      	mov	r1, r8
 8002c9c:	008a      	lsls	r2, r1, #2
 8002c9e:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 8002ca2:	f7fd faaf 	bl	8000204 <__aeabi_uldivmod>
 8002ca6:	4602      	mov	r2, r0
 8002ca8:	460b      	mov	r3, r1
 8002caa:	4b0d      	ldr	r3, [pc, #52]	@ (8002ce0 <UART_SetConfig+0x4e4>)
 8002cac:	fba3 1302 	umull	r1, r3, r3, r2
 8002cb0:	095b      	lsrs	r3, r3, #5
 8002cb2:	2164      	movs	r1, #100	@ 0x64
 8002cb4:	fb01 f303 	mul.w	r3, r1, r3
 8002cb8:	1ad3      	subs	r3, r2, r3
 8002cba:	011b      	lsls	r3, r3, #4
 8002cbc:	3332      	adds	r3, #50	@ 0x32
 8002cbe:	4a08      	ldr	r2, [pc, #32]	@ (8002ce0 <UART_SetConfig+0x4e4>)
 8002cc0:	fba2 2303 	umull	r2, r3, r2, r3
 8002cc4:	095b      	lsrs	r3, r3, #5
 8002cc6:	f003 020f 	and.w	r2, r3, #15
 8002cca:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002cce:	681b      	ldr	r3, [r3, #0]
 8002cd0:	4422      	add	r2, r4
 8002cd2:	609a      	str	r2, [r3, #8]
}
 8002cd4:	bf00      	nop
 8002cd6:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 8002cda:	46bd      	mov	sp, r7
 8002cdc:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8002ce0:	51eb851f 	.word	0x51eb851f

08002ce4 <memset>:
 8002ce4:	4402      	add	r2, r0
 8002ce6:	4603      	mov	r3, r0
 8002ce8:	4293      	cmp	r3, r2
 8002cea:	d100      	bne.n	8002cee <memset+0xa>
 8002cec:	4770      	bx	lr
 8002cee:	f803 1b01 	strb.w	r1, [r3], #1
 8002cf2:	e7f9      	b.n	8002ce8 <memset+0x4>

08002cf4 <__libc_init_array>:
 8002cf4:	b570      	push	{r4, r5, r6, lr}
 8002cf6:	4d0d      	ldr	r5, [pc, #52]	@ (8002d2c <__libc_init_array+0x38>)
 8002cf8:	4c0d      	ldr	r4, [pc, #52]	@ (8002d30 <__libc_init_array+0x3c>)
 8002cfa:	1b64      	subs	r4, r4, r5
 8002cfc:	10a4      	asrs	r4, r4, #2
 8002cfe:	2600      	movs	r6, #0
 8002d00:	42a6      	cmp	r6, r4
 8002d02:	d109      	bne.n	8002d18 <__libc_init_array+0x24>
 8002d04:	4d0b      	ldr	r5, [pc, #44]	@ (8002d34 <__libc_init_array+0x40>)
 8002d06:	4c0c      	ldr	r4, [pc, #48]	@ (8002d38 <__libc_init_array+0x44>)
 8002d08:	f000 f818 	bl	8002d3c <_init>
 8002d0c:	1b64      	subs	r4, r4, r5
 8002d0e:	10a4      	asrs	r4, r4, #2
 8002d10:	2600      	movs	r6, #0
 8002d12:	42a6      	cmp	r6, r4
 8002d14:	d105      	bne.n	8002d22 <__libc_init_array+0x2e>
 8002d16:	bd70      	pop	{r4, r5, r6, pc}
 8002d18:	f855 3b04 	ldr.w	r3, [r5], #4
 8002d1c:	4798      	blx	r3
 8002d1e:	3601      	adds	r6, #1
 8002d20:	e7ee      	b.n	8002d00 <__libc_init_array+0xc>
 8002d22:	f855 3b04 	ldr.w	r3, [r5], #4
 8002d26:	4798      	blx	r3
 8002d28:	3601      	adds	r6, #1
 8002d2a:	e7f2      	b.n	8002d12 <__libc_init_array+0x1e>
 8002d2c:	08002d7c 	.word	0x08002d7c
 8002d30:	08002d7c 	.word	0x08002d7c
 8002d34:	08002d7c 	.word	0x08002d7c
 8002d38:	08002d80 	.word	0x08002d80

08002d3c <_init>:
 8002d3c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002d3e:	bf00      	nop
 8002d40:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002d42:	bc08      	pop	{r3}
 8002d44:	469e      	mov	lr, r3
 8002d46:	4770      	bx	lr

08002d48 <_fini>:
 8002d48:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002d4a:	bf00      	nop
 8002d4c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002d4e:	bc08      	pop	{r3}
 8002d50:	469e      	mov	lr, r3
 8002d52:	4770      	bx	lr
