-intstyle "ise" -incremental -lib "unisims_ver" -lib "unimacro_ver" -lib "xilinxcorelib_ver" -o "/mnt/sda2/DOC/NH_2024_2025_HK_01/ICSL316764/TT_FPGA/BAINHOM_01/TEST_CLOCK_FPGA_isim_beh.exe" -prj "/mnt/sda2/DOC/NH_2024_2025_HK_01/ICSL316764/TT_FPGA/BAINHOM_01/TEST_CLOCK_FPGA_beh.prj" "work.TEST_CLOCK_FPGA" "work.glbl" 
