<stg><name>D_drain_IO_L2_out_4_x0</name>


<trans_list>

<trans id="104" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="105" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="106" from="3" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_612" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="123" from="3" to="2">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_612" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="107" from="4" to="5">
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln886" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="122" from="4" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln886" val="1"/>
</and_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="108" from="5" to="6">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11898" val="0"/>
<literal name="icmp_ln890_614" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="115" from="5" to="9">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11898" val="1"/>
<literal name="icmp_ln890_613" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="121" from="5" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11898" val="1"/>
<literal name="icmp_ln890_613" val="1"/>
</and_exp><and_exp><literal name="icmp_ln11898" val="0"/>
<literal name="icmp_ln890_614" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="109" from="6" to="7">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_616" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="113" from="6" to="5">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_616" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="110" from="7" to="8">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_618" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="112" from="7" to="6">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_618" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="111" from="8" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="116" from="9" to="10">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_615" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="120" from="9" to="5">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_615" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="117" from="10" to="11">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_617" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="119" from="10" to="9">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_617" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="118" from="11" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
:0 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i128 %fifo_D_drain_D_drain_IO_L2_out_5_x0210, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
:1 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i128 %fifo_D_drain_D_drain_IO_L2_out_4_x0209, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
:2 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i128 %fifo_D_drain_D_drain_IO_L1_out_4_0_x0189, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:3 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %fifo_D_drain_D_drain_IO_L2_out_5_x0210, void @empty_816, i32 0, i32 0, void @empty_2280, i32 0, i32 0, void @empty_2280, void @empty_2280, void @empty_2280, i32 0, i32 0, i32 0, i32 0, void @empty_2280, void @empty_2280

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:4 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %fifo_D_drain_D_drain_IO_L2_out_4_x0209, void @empty_816, i32 0, i32 0, void @empty_2280, i32 0, i32 0, void @empty_2280, void @empty_2280, void @empty_2280, i32 0, i32 0, i32 0, i32 0, void @empty_2280, void @empty_2280

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:5 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %fifo_D_drain_D_drain_IO_L1_out_4_0_x0189, void @empty_816, i32 0, i32 0, void @empty_2280, i32 0, i32 0, void @empty_2280, void @empty_2280, void @empty_2280, i32 0, i32 0, i32 0, i32 0, void @empty_2280, void @empty_2280

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="0">
<![CDATA[
:6 %br_ln11889 = br void

]]></Node>
<StgValue><ssdm name="br_ln11889"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="19" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
:0 %c0_V = phi i3 %add_ln691, void, i3 0, void

]]></Node>
<StgValue><ssdm name="c0_V"/></StgValue>
</operation>

<operation id="20" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:1 %add_ln691 = add i3 %c0_V, i3 1

]]></Node>
<StgValue><ssdm name="add_ln691"/></StgValue>
</operation>

<operation id="21" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
:2 %icmp_ln890 = icmp_eq  i3 %c0_V, i3 4

]]></Node>
<StgValue><ssdm name="icmp_ln890"/></StgValue>
</operation>

<operation id="22" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:3 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="23" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4 %br_ln11889 = br i1 %icmp_ln890, void %.split17, void

]]></Node>
<StgValue><ssdm name="br_ln11889"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split17:0 %specloopname_ln11889 = specloopname void @_ssdm_op_SpecLoopName, void @empty_999

]]></Node>
<StgValue><ssdm name="specloopname_ln11889"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="0">
<![CDATA[
.split17:1 %br_ln11890 = br void

]]></Node>
<StgValue><ssdm name="br_ln11890"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="0">
<![CDATA[
:0 %ret_ln11935 = ret

]]></Node>
<StgValue><ssdm name="ret_ln11935"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="27" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
:0 %c1_V = phi i3 %add_ln691_758, void %.loopexit, i3 0, void %.split17

]]></Node>
<StgValue><ssdm name="c1_V"/></StgValue>
</operation>

<operation id="28" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:1 %add_ln691_758 = add i3 %c1_V, i3 1

]]></Node>
<StgValue><ssdm name="add_ln691_758"/></StgValue>
</operation>

<operation id="29" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
:2 %icmp_ln890_612 = icmp_eq  i3 %c1_V, i3 6

]]></Node>
<StgValue><ssdm name="icmp_ln890_612"/></StgValue>
</operation>

<operation id="30" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:3 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 6, i64 6, i64 6

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="31" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4 %br_ln11890 = br i1 %icmp_ln890_612, void %.split15, void

]]></Node>
<StgValue><ssdm name="br_ln11890"/></StgValue>
</operation>

<operation id="32" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_612" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split15:0 %specloopname_ln11890 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1404

]]></Node>
<StgValue><ssdm name="specloopname_ln11890"/></StgValue>
</operation>

<operation id="33" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_612" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="6" op_0_bw="6" op_1_bw="3" op_2_bw="3">
<![CDATA[
.split15:1 %p_shl = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i3.i3, i3 %c1_V, i3 0

]]></Node>
<StgValue><ssdm name="p_shl"/></StgValue>
</operation>

<operation id="34" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_612" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.split15:2 %add_i_i100_cast = sub i6 41, i6 %p_shl

]]></Node>
<StgValue><ssdm name="add_i_i100_cast"/></StgValue>
</operation>

<operation id="35" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_612" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="0">
<![CDATA[
.split15:3 %br_ln11893 = br void

]]></Node>
<StgValue><ssdm name="br_ln11893"/></StgValue>
</operation>

<operation id="36" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_612" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="0" op_0_bw="0">
<![CDATA[
:0 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="37" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
:0 %c3 = phi i4 4, void %.split15, i4 %c3_8, void %.loopexit188

]]></Node>
<StgValue><ssdm name="c3"/></StgValue>
</operation>

<operation id="38" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="1" op_0_bw="1" op_1_bw="4" op_2_bw="32">
<![CDATA[
:1 %tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i4.i32, i4 %c3, i32 3

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="39" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:2 %br_ln11893 = br i1 %tmp, void %.split13, void %.loopexit

]]></Node>
<StgValue><ssdm name="br_ln11893"/></StgValue>
</operation>

<operation id="40" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.split13:0 %speclooptripcount_ln1616 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 2, i64 8, i64 5

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln1616"/></StgValue>
</operation>

<operation id="41" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split13:1 %specloopname_ln1616 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1696

]]></Node>
<StgValue><ssdm name="specloopname_ln1616"/></StgValue>
</operation>

<operation id="42" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="6" op_0_bw="4">
<![CDATA[
.split13:2 %zext_ln886 = zext i4 %c3

]]></Node>
<StgValue><ssdm name="zext_ln886"/></StgValue>
</operation>

<operation id="43" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
.split13:3 %icmp_ln886 = icmp_ugt  i6 %zext_ln886, i6 %add_i_i100_cast

]]></Node>
<StgValue><ssdm name="icmp_ln886"/></StgValue>
</operation>

<operation id="44" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.split13:4 %br_ln11895 = br i1 %icmp_ln886, void, void %.loopexit

]]></Node>
<StgValue><ssdm name="br_ln11895"/></StgValue>
</operation>

<operation id="45" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln886" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:0 %icmp_ln11898 = icmp_eq  i4 %c3, i4 4

]]></Node>
<StgValue><ssdm name="icmp_ln11898"/></StgValue>
</operation>

<operation id="46" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln886" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:1 %br_ln11898 = br i1 %icmp_ln11898, void %.preheader.preheader, void %.preheader1.preheader

]]></Node>
<StgValue><ssdm name="br_ln11898"/></StgValue>
</operation>

<operation id="47" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln886" val="0"/>
<literal name="icmp_ln11898" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader:0 %br_ln890 = br void %.preheader

]]></Node>
<StgValue><ssdm name="br_ln890"/></StgValue>
</operation>

<operation id="48" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln886" val="0"/>
<literal name="icmp_ln11898" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="0" op_0_bw="0">
<![CDATA[
.preheader1.preheader:0 %br_ln890 = br void %.preheader1

]]></Node>
<StgValue><ssdm name="br_ln890"/></StgValue>
</operation>

<operation id="49" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln886" val="1"/>
</and_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="0" op_0_bw="0">
<![CDATA[
.loopexit:0 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="50" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11898" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
.preheader:0 %c4_V_6 = phi i3 %add_ln691_760, void, i3 0, void %.preheader.preheader

]]></Node>
<StgValue><ssdm name="c4_V_6"/></StgValue>
</operation>

<operation id="51" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11898" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader:1 %add_ln691_760 = add i3 %c4_V_6, i3 1

]]></Node>
<StgValue><ssdm name="add_ln691_760"/></StgValue>
</operation>

<operation id="52" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11898" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader:2 %icmp_ln890_614 = icmp_eq  i3 %c4_V_6, i3 4

]]></Node>
<StgValue><ssdm name="icmp_ln890_614"/></StgValue>
</operation>

<operation id="53" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11898" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader:3 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="54" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11898" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader:4 %br_ln11916 = br i1 %icmp_ln890_614, void %.split5, void %.loopexit188.loopexit

]]></Node>
<StgValue><ssdm name="br_ln11916"/></StgValue>
</operation>

<operation id="55" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11898" val="0"/>
<literal name="icmp_ln890_614" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split5:0 %specloopname_ln11916 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1972

]]></Node>
<StgValue><ssdm name="specloopname_ln11916"/></StgValue>
</operation>

<operation id="56" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11898" val="0"/>
<literal name="icmp_ln890_614" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="0" op_0_bw="0">
<![CDATA[
.split5:1 %br_ln11918 = br void

]]></Node>
<StgValue><ssdm name="br_ln11918"/></StgValue>
</operation>

<operation id="57" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11898" val="0"/>
<literal name="icmp_ln890_614" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="0" op_0_bw="0">
<![CDATA[
.loopexit188.loopexit:0 %br_ln0 = br void %.loopexit188

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="58" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11898" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
.preheader1:0 %c4_V = phi i3 %add_ln691_759, void, i3 0, void %.preheader1.preheader

]]></Node>
<StgValue><ssdm name="c4_V"/></StgValue>
</operation>

<operation id="59" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11898" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader1:1 %add_ln691_759 = add i3 %c4_V, i3 1

]]></Node>
<StgValue><ssdm name="add_ln691_759"/></StgValue>
</operation>

<operation id="60" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11898" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader1:2 %icmp_ln890_613 = icmp_eq  i3 %c4_V, i3 4

]]></Node>
<StgValue><ssdm name="icmp_ln890_613"/></StgValue>
</operation>

<operation id="61" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11898" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader1:3 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="62" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11898" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader1:4 %br_ln11899 = br i1 %icmp_ln890_613, void %.split11, void %.loopexit188.loopexit7

]]></Node>
<StgValue><ssdm name="br_ln11899"/></StgValue>
</operation>

<operation id="63" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11898" val="1"/>
<literal name="icmp_ln890_613" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split11:0 %specloopname_ln11899 = specloopname void @_ssdm_op_SpecLoopName, void @empty_950

]]></Node>
<StgValue><ssdm name="specloopname_ln11899"/></StgValue>
</operation>

<operation id="64" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11898" val="1"/>
<literal name="icmp_ln890_613" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="0" op_0_bw="0">
<![CDATA[
.split11:1 %br_ln11901 = br void

]]></Node>
<StgValue><ssdm name="br_ln11901"/></StgValue>
</operation>

<operation id="65" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11898" val="1"/>
<literal name="icmp_ln890_613" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="0" op_0_bw="0">
<![CDATA[
.loopexit188.loopexit7:0 %br_ln0 = br void %.loopexit188

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="66" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11898" val="1"/>
<literal name="icmp_ln890_613" val="1"/>
</and_exp><and_exp><literal name="icmp_ln11898" val="0"/>
<literal name="icmp_ln890_614" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.loopexit188:0 %c3_8 = add i4 %c3, i4 1

]]></Node>
<StgValue><ssdm name="c3_8"/></StgValue>
</operation>

<operation id="67" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11898" val="1"/>
<literal name="icmp_ln890_613" val="1"/>
</and_exp><and_exp><literal name="icmp_ln11898" val="0"/>
<literal name="icmp_ln890_614" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="0" op_0_bw="0">
<![CDATA[
.loopexit188:1 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="68" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
:0 %c5_V_6 = phi i5 %add_ln691_763, void, i5 0, void %.split5

]]></Node>
<StgValue><ssdm name="c5_V_6"/></StgValue>
</operation>

<operation id="69" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:1 %add_ln691_763 = add i5 %c5_V_6, i5 1

]]></Node>
<StgValue><ssdm name="add_ln691_763"/></StgValue>
</operation>

<operation id="70" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
:2 %icmp_ln890_616 = icmp_eq  i5 %c5_V_6, i5 16

]]></Node>
<StgValue><ssdm name="icmp_ln890_616"/></StgValue>
</operation>

<operation id="71" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:3 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="72" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4 %br_ln11918 = br i1 %icmp_ln890_616, void %.split3, void

]]></Node>
<StgValue><ssdm name="br_ln11918"/></StgValue>
</operation>

<operation id="73" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_616" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split3:0 %specloopname_ln11918 = specloopname void @_ssdm_op_SpecLoopName, void @empty_945

]]></Node>
<StgValue><ssdm name="specloopname_ln11918"/></StgValue>
</operation>

<operation id="74" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_616" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="0" op_0_bw="0">
<![CDATA[
.split3:1 %br_ln11920 = br void

]]></Node>
<StgValue><ssdm name="br_ln11920"/></StgValue>
</operation>

<operation id="75" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_616" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="0" op_0_bw="0">
<![CDATA[
:0 %br_ln0 = br void %.preheader

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="76" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
:0 %c6_V_70 = phi i2 %add_ln691_764, void %.split, i2 0, void %.split3

]]></Node>
<StgValue><ssdm name="c6_V_70"/></StgValue>
</operation>

<operation id="77" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
:1 %add_ln691_764 = add i2 %c6_V_70, i2 1

]]></Node>
<StgValue><ssdm name="add_ln691_764"/></StgValue>
</operation>

<operation id="78" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
:2 %icmp_ln890_618 = icmp_eq  i2 %c6_V_70, i2 2

]]></Node>
<StgValue><ssdm name="icmp_ln890_618"/></StgValue>
</operation>

<operation id="79" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:3 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 2, i64 2, i64 2

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="80" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4 %br_ln11920 = br i1 %icmp_ln890_618, void %.split, void

]]></Node>
<StgValue><ssdm name="br_ln11920"/></StgValue>
</operation>

<operation id="81" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_618" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="0" op_0_bw="0">
<![CDATA[
:0 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="82" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split:0 %specloopname_ln11920 = specloopname void @_ssdm_op_SpecLoopName, void @empty_944

]]></Node>
<StgValue><ssdm name="specloopname_ln11920"/></StgValue>
</operation>

<operation id="83" st_id="8" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
.split:1 %tmp_369 = read i128 @_ssdm_op_Read.ap_fifo.volatile.i128P0A, i128 %fifo_D_drain_D_drain_IO_L2_out_5_x0210

]]></Node>
<StgValue><ssdm name="tmp_369"/></StgValue>
</operation>

<operation id="84" st_id="8" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="128">
<![CDATA[
.split:2 %write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i128P0A, i128 %fifo_D_drain_D_drain_IO_L2_out_4_x0209, i128 %tmp_369

]]></Node>
<StgValue><ssdm name="write_ln174"/></StgValue>
</operation>

<operation id="85" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="0" op_0_bw="0">
<![CDATA[
.split:3 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="86" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
:0 %c5_V = phi i5 %add_ln691_761, void, i5 0, void %.split11

]]></Node>
<StgValue><ssdm name="c5_V"/></StgValue>
</operation>

<operation id="87" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:1 %add_ln691_761 = add i5 %c5_V, i5 1

]]></Node>
<StgValue><ssdm name="add_ln691_761"/></StgValue>
</operation>

<operation id="88" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
:2 %icmp_ln890_615 = icmp_eq  i5 %c5_V, i5 16

]]></Node>
<StgValue><ssdm name="icmp_ln890_615"/></StgValue>
</operation>

<operation id="89" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:3 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="90" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4 %br_ln11901 = br i1 %icmp_ln890_615, void %.split9, void

]]></Node>
<StgValue><ssdm name="br_ln11901"/></StgValue>
</operation>

<operation id="91" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_615" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split9:0 %specloopname_ln11901 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1601

]]></Node>
<StgValue><ssdm name="specloopname_ln11901"/></StgValue>
</operation>

<operation id="92" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_615" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="0" op_0_bw="0">
<![CDATA[
.split9:1 %br_ln11903 = br void

]]></Node>
<StgValue><ssdm name="br_ln11903"/></StgValue>
</operation>

<operation id="93" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_615" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="0" op_0_bw="0">
<![CDATA[
:0 %br_ln0 = br void %.preheader1

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="94" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
:0 %c6_V = phi i2 %add_ln691_762, void %.split7, i2 0, void %.split9

]]></Node>
<StgValue><ssdm name="c6_V"/></StgValue>
</operation>

<operation id="95" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
:1 %add_ln691_762 = add i2 %c6_V, i2 1

]]></Node>
<StgValue><ssdm name="add_ln691_762"/></StgValue>
</operation>

<operation id="96" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
:2 %icmp_ln890_617 = icmp_eq  i2 %c6_V, i2 2

]]></Node>
<StgValue><ssdm name="icmp_ln890_617"/></StgValue>
</operation>

<operation id="97" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:3 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 2, i64 2, i64 2

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="98" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4 %br_ln11903 = br i1 %icmp_ln890_617, void %.split7, void

]]></Node>
<StgValue><ssdm name="br_ln11903"/></StgValue>
</operation>

<operation id="99" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_617" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="0" op_0_bw="0">
<![CDATA[
:0 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="100" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split7:0 %specloopname_ln11903 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1311

]]></Node>
<StgValue><ssdm name="specloopname_ln11903"/></StgValue>
</operation>

<operation id="101" st_id="11" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
.split7:1 %tmp_368 = read i128 @_ssdm_op_Read.ap_fifo.volatile.i128P0A, i128 %fifo_D_drain_D_drain_IO_L1_out_4_0_x0189

]]></Node>
<StgValue><ssdm name="tmp_368"/></StgValue>
</operation>

<operation id="102" st_id="11" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="128">
<![CDATA[
.split7:2 %write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i128P0A, i128 %fifo_D_drain_D_drain_IO_L2_out_4_x0209, i128 %tmp_368

]]></Node>
<StgValue><ssdm name="write_ln174"/></StgValue>
</operation>

<operation id="103" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="0" op_0_bw="0">
<![CDATA[
.split7:3 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
