--------------------------------------------------------------------------------
Release 14.6 Trace  (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

d:\Xilinx\14.6\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -v 3 -s 2 -n
3 -fastpaths -xml PXI_DAQ.twx PXI_DAQ.ncd -o PXI_DAQ.twr PXI_DAQ.pcf -ucf
pxi_interface.ucf -ucf adc.ucf -ucf DAQ.ucf -ucf ddr3_ctrl.ucf

Design file:              PXI_DAQ.ncd
Physical constraint file: PXI_DAQ.pcf
Device,package,speed:     xc7k325t,ffg900,C,-2 (PRODUCTION 1.09 2013-06-08)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: PATH "TS_D2_TO_T2_ila_pro_0_path" TIG;

 3 paths analyzed, 3 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO (SLICE_X46Y205.A4), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     1.336ns (data path - clock path skew + uncertainty)
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO (FF)
  Data Path Delay:      1.301ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<13> falling
  Destination Clock:    icon_control0<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC to U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y204.BQ     Tcklo                 0.298   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    SLICE_X46Y205.D5     net (fanout=2)        0.339   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
    SLICE_X46Y205.CMUX   Topdc                 0.237   U_ila_pro_0/U0/I_NO_D.U_ILA/iSTAT_DOUT
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O111_F
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O111
    SLICE_X46Y205.B5     net (fanout=1)        0.161   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O110
    SLICE_X46Y205.B      Tilo                  0.043   U_ila_pro_0/U0/I_NO_D.U_ILA/iSTAT_DOUT
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O112
    SLICE_X46Y205.A4     net (fanout=1)        0.244   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O111
    SLICE_X46Y205.CLK    Tas                  -0.021   U_ila_pro_0/U0/I_NO_D.U_ILA/iSTAT_DOUT
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O115
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    -------------------------------------------------  ---------------------------
    Total                                      1.301ns (0.557ns logic, 0.744ns route)
                                                       (42.8% logic, 57.2% route)

--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE (SLICE_X48Y204.AX), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     1.034ns (data path - clock path skew + uncertainty)
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE (FF)
  Data Path Delay:      0.999ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<13> falling
  Destination Clock:    icon_control0<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC to U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y204.BQ     Tcklo                 0.298   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    SLICE_X46Y204.A4     net (fanout=2)        0.253   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
    SLICE_X46Y204.A      Tilo                  0.043   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D1
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/Mmux_DIRTY_dstat11
    SLICE_X48Y204.AX     net (fanout=1)        0.383   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_dstat
    SLICE_X48Y204.CLK    Tdick                 0.022   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D0
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE
    -------------------------------------------------  ---------------------------
    Total                                      0.999ns (0.363ns logic, 0.636ns route)
                                                       (36.3% logic, 63.7% route)

--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE (SLICE_X46Y204.A4), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     0.565ns (data path - clock path skew + uncertainty)
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE (FF)
  Data Path Delay:      0.530ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<13> falling
  Destination Clock:    icon_control0<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC to U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y204.BQ     Tcklo                 0.298   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    SLICE_X46Y204.A4     net (fanout=2)        0.253   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
    SLICE_X46Y204.CLK    Tas                  -0.021   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D1
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/Mmux_DIRTY_dstat11
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE
    -------------------------------------------------  ---------------------------
    Total                                      0.530ns (0.277ns logic, 0.253ns route)
                                                       (52.3% logic, 47.7% route)

--------------------------------------------------------------------------------

Hold Paths: PATH "TS_D2_TO_T2_ila_pro_0_path" TIG;
--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE (SLICE_X46Y204.A4), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      0.170ns (datapath - clock path skew - uncertainty)
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE (FF)
  Data Path Delay:      0.205ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<13> falling
  Destination Clock:    icon_control0<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC to U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y204.BQ     Tcklo                 0.135   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    SLICE_X46Y204.A4     net (fanout=2)        0.129   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
    SLICE_X46Y204.CLK    Tah         (-Th)     0.059   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D1
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/Mmux_DIRTY_dstat11
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE
    -------------------------------------------------  ---------------------------
    Total                                      0.205ns (0.076ns logic, 0.129ns route)
                                                       (37.1% logic, 62.9% route)

--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE (SLICE_X48Y204.AX), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      0.456ns (datapath - clock path skew - uncertainty)
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE (FF)
  Data Path Delay:      0.491ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<13> falling
  Destination Clock:    icon_control0<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC to U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y204.BQ     Tcklo                 0.135   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    SLICE_X46Y204.A4     net (fanout=2)        0.129   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
    SLICE_X46Y204.A      Tilo                  0.028   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D1
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/Mmux_DIRTY_dstat11
    SLICE_X48Y204.AX     net (fanout=1)        0.239   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_dstat
    SLICE_X48Y204.CLK    Tckdi       (-Th)     0.040   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D0
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE
    -------------------------------------------------  ---------------------------
    Total                                      0.491ns (0.123ns logic, 0.368ns route)
                                                       (25.1% logic, 74.9% route)

--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO (SLICE_X46Y205.A4), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      0.563ns (datapath - clock path skew - uncertainty)
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO (FF)
  Data Path Delay:      0.598ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<13> falling
  Destination Clock:    icon_control0<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC to U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y204.BQ     Tcklo                 0.135   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    SLICE_X46Y205.D5     net (fanout=2)        0.173   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
    SLICE_X46Y205.CMUX   Topdc                 0.120   U_ila_pro_0/U0/I_NO_D.U_ILA/iSTAT_DOUT
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O111_F
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O111
    SLICE_X46Y205.B5     net (fanout=1)        0.081   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O110
    SLICE_X46Y205.B      Tilo                  0.028   U_ila_pro_0/U0/I_NO_D.U_ILA/iSTAT_DOUT
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O112
    SLICE_X46Y205.A4     net (fanout=1)        0.120   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O111
    SLICE_X46Y205.CLK    Tah         (-Th)     0.059   U_ila_pro_0/U0/I_NO_D.U_ILA/iSTAT_DOUT
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O115
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    -------------------------------------------------  ---------------------------
    Total                                      0.598ns (0.224ns logic, 0.374ns route)
                                                       (37.5% logic, 62.5% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_J2_TO_D2_ila_pro_0_path" TIG;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_J3_TO_D2_ila_pro_0_path" TIG;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_J4_TO_D2_ila_pro_0_path" TIG;

 12 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (SLICE_X47Y204.SR), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     3.383ns (data path - clock path skew + uncertainty)
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[3].U_FD (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Data Path Delay:      0.759ns (Levels of Logic = 0)
  Clock Path Skew:      -2.589ns (1.530 - 4.119)
  Source Clock:         adc_clk_out1_BUFG rising at 0.000ns
  Destination Clock:    icon_control0<13> falling
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[3].U_FD to U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y200.CQ     Tcko                  0.259   U_ila_pro_0/U0/I_NO_D.U_ILA/iARM
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[3].U_FD
    SLICE_X47Y204.SR     net (fanout=10)       0.292   U_ila_pro_0/U0/I_NO_D.U_ILA/iARM
    SLICE_X47Y204.CLK    Trck                  0.208   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    -------------------------------------------------  ---------------------------
    Total                                      0.759ns (0.467ns logic, 0.292ns route)
                                                       (61.5% logic, 38.5% route)

--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (SLICE_X47Y204.CLK), 11 paths
--------------------------------------------------------------------------------
Delay (setup path):     2.314ns (data path)
  Source:               U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[9].I_NE0.U_TARGET (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Data Path Delay:      2.314ns (Levels of Logic = 2)
  Source Clock:         icon_control0<0> rising at 0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[9].I_NE0.U_TARGET to U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y187.BQ     Tcko                  0.259   U_icon_pro/U0/U_ICON/U_CMD/iTARGET<11>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[9].I_NE0.U_TARGET
    SLICE_X42Y200.C1     net (fanout=8)        1.029   U_icon_pro/U0/U_ICON/U_CMD/iTARGET<9>
    SLICE_X42Y200.C      Tilo                  0.043   U_ila_pro_0/U0/I_NO_D.U_ILA/iARM
                                                       U_icon_pro/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[9].U_LUT
    SLICE_X46Y201.B2     net (fanout=1)        0.529   U_icon_pro/U0/U_ICON/iCOMMAND_SEL<9>
    SLICE_X46Y201.B      Tilo                  0.043   U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/din_latched
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_LCE
    SLICE_X47Y204.CLK    net (fanout=4)        0.411   icon_control0<13>
    -------------------------------------------------  ---------------------------
    Total                                      2.314ns (0.345ns logic, 1.969ns route)
                                                       (14.9% logic, 85.1% route)

--------------------------------------------------------------------------------
Delay (setup path):     2.215ns (data path)
  Source:               U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[10].I_NE0.U_TARGET (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Data Path Delay:      2.215ns (Levels of Logic = 2)
  Source Clock:         icon_control0<0> rising at 0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[10].I_NE0.U_TARGET to U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y187.CQ     Tcko                  0.259   U_icon_pro/U0/U_ICON/U_CMD/iTARGET<11>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[10].I_NE0.U_TARGET
    SLICE_X42Y200.C2     net (fanout=8)        0.930   U_icon_pro/U0/U_ICON/U_CMD/iTARGET<10>
    SLICE_X42Y200.C      Tilo                  0.043   U_ila_pro_0/U0/I_NO_D.U_ILA/iARM
                                                       U_icon_pro/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[9].U_LUT
    SLICE_X46Y201.B2     net (fanout=1)        0.529   U_icon_pro/U0/U_ICON/iCOMMAND_SEL<9>
    SLICE_X46Y201.B      Tilo                  0.043   U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/din_latched
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_LCE
    SLICE_X47Y204.CLK    net (fanout=4)        0.411   icon_control0<13>
    -------------------------------------------------  ---------------------------
    Total                                      2.215ns (0.345ns logic, 1.870ns route)
                                                       (15.6% logic, 84.4% route)

--------------------------------------------------------------------------------
Delay (setup path):     2.206ns (data path)
  Source:               U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Data Path Delay:      2.206ns (Levels of Logic = 2)
  Source Clock:         icon_control0<0> rising at 0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET to U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y185.AQ     Tcko                  0.259   U_icon_pro/U0/U_ICON/iCORE_ID<3>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET
    SLICE_X38Y186.D1     net (fanout=4)        0.479   U_icon_pro/U0/U_ICON/iCORE_ID<0>
    SLICE_X38Y186.D      Tilo                  0.043   U_icon_pro/U0/U_ICON/iCORE_ID_SEL<0>
                                                       U_icon_pro/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT
    SLICE_X46Y201.B1     net (fanout=10)       0.971   U_icon_pro/U0/U_ICON/iCORE_ID_SEL<0>
    SLICE_X46Y201.B      Tilo                  0.043   U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/din_latched
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_LCE
    SLICE_X47Y204.CLK    net (fanout=4)        0.411   icon_control0<13>
    -------------------------------------------------  ---------------------------
    Total                                      2.206ns (0.345ns logic, 1.861ns route)
                                                       (15.6% logic, 84.4% route)

--------------------------------------------------------------------------------

Hold Paths: PATH "TS_J4_TO_D2_ila_pro_0_path" TIG;
--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (SLICE_X47Y204.SR), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      0.716ns (datapath - clock path skew - uncertainty)
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[3].U_FD (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Data Path Delay:      0.334ns (Levels of Logic = 0)
  Clock Path Skew:      -0.417ns (1.479 - 1.896)
  Source Clock:         adc_clk_out1_BUFG rising at 0.000ns
  Destination Clock:    icon_control0<13> falling
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[3].U_FD to U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y200.CQ     Tcko                  0.118   U_ila_pro_0/U0/I_NO_D.U_ILA/iARM
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[3].U_FD
    SLICE_X47Y204.SR     net (fanout=10)       0.155   U_ila_pro_0/U0/I_NO_D.U_ILA/iARM
    SLICE_X47Y204.CLK    Tremck      (-Th)    -0.061   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    -------------------------------------------------  ---------------------------
    Total                                      0.334ns (0.179ns logic, 0.155ns route)
                                                       (53.6% logic, 46.4% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_J_CLK = PERIOD TIMEGRP "J_CLK" 30 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 2219 paths analyzed, 361 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.644ns.
--------------------------------------------------------------------------------

Paths for end point U_icon_pro/U0/U_ICON/U_TDO_reg (SLICE_X39Y185.D2), 36 paths
--------------------------------------------------------------------------------
Slack (setup path):     25.356ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B18KGT0.u_ramb18/U_RAMB18E1 (RAM)
  Destination:          U_icon_pro/U0/U_ICON/U_TDO_reg (FF)
  Requirement:          30.000ns
  Data Path Delay:      4.609ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising at 0.000ns
  Destination Clock:    icon_control0<0> rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B18KGT0.u_ramb18/U_RAMB18E1 to U_icon_pro/U0/U_ICON/U_TDO_reg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB18_X1Y82.DO4     Trcko_DOA             1.800   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B18KGT0.u_ramb18/U_RAMB18E1
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B18KGT0.u_ramb18/U_RAMB18E1
    SLICE_X25Y206.A1     net (fanout=1)        0.622   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_data<4>
    SLICE_X25Y206.A      Tilo                  0.043   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I4.U_MUX16/Mmux_O21
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I4.U_MUX16/Mmux_O22
    SLICE_X25Y205.A2     net (fanout=1)        0.432   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I4.U_MUX16/Mmux_O21
    SLICE_X25Y205.A      Tilo                  0.043   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I4.U_MUX16/Mmux_O2
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I4.U_MUX16/Mmux_O26
    SLICE_X33Y204.B2     net (fanout=1)        0.623   U_ila_pro_0/U0/I_NO_D.U_ILA/iDATA_DOUT
    SLICE_X33Y204.BMUX   Tilo                  0.148   U_ila_pro_0/U0/I_NO_D.U_ILA/iTRIGGER
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_DOUT
    SLICE_X39Y185.D2     net (fanout=1)        0.889   icon_control0<3>
    SLICE_X39Y185.CLK    Tas                   0.009   U_icon_pro/U0/U_ICON/iTDO
                                                       U_icon_pro/U0/U_ICON/U_TDO_MUX/U_CS_MUX/I4.U_MUX16/Mmux_O11
                                                       U_icon_pro/U0/U_ICON/U_TDO_reg
    -------------------------------------------------  ---------------------------
    Total                                      4.609ns (2.043ns logic, 2.566ns route)
                                                       (44.3% logic, 55.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     25.557ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B18KGT0.u_ramb18/U_RAMB18E1 (RAM)
  Destination:          U_icon_pro/U0/U_ICON/U_TDO_reg (FF)
  Requirement:          30.000ns
  Data Path Delay:      4.408ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising at 0.000ns
  Destination Clock:    icon_control0<0> rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B18KGT0.u_ramb18/U_RAMB18E1 to U_icon_pro/U0/U_ICON/U_TDO_reg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB18_X1Y82.DO7     Trcko_DOA             1.800   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B18KGT0.u_ramb18/U_RAMB18E1
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B18KGT0.u_ramb18/U_RAMB18E1
    SLICE_X25Y205.B3     net (fanout=1)        0.621   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_data<7>
    SLICE_X25Y205.B      Tilo                  0.043   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I4.U_MUX16/Mmux_O2
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I4.U_MUX16/Mmux_O25
    SLICE_X25Y205.A4     net (fanout=1)        0.232   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I4.U_MUX16/Mmux_O24
    SLICE_X25Y205.A      Tilo                  0.043   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I4.U_MUX16/Mmux_O2
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I4.U_MUX16/Mmux_O26
    SLICE_X33Y204.B2     net (fanout=1)        0.623   U_ila_pro_0/U0/I_NO_D.U_ILA/iDATA_DOUT
    SLICE_X33Y204.BMUX   Tilo                  0.148   U_ila_pro_0/U0/I_NO_D.U_ILA/iTRIGGER
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_DOUT
    SLICE_X39Y185.D2     net (fanout=1)        0.889   icon_control0<3>
    SLICE_X39Y185.CLK    Tas                   0.009   U_icon_pro/U0/U_ICON/iTDO
                                                       U_icon_pro/U0/U_ICON/U_TDO_MUX/U_CS_MUX/I4.U_MUX16/Mmux_O11
                                                       U_icon_pro/U0/U_ICON/U_TDO_reg
    -------------------------------------------------  ---------------------------
    Total                                      4.408ns (2.043ns logic, 2.365ns route)
                                                       (46.3% logic, 53.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     25.560ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B18KGT0.u_ramb18/U_RAMB18E1 (RAM)
  Destination:          U_icon_pro/U0/U_ICON/U_TDO_reg (FF)
  Requirement:          30.000ns
  Data Path Delay:      4.405ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising at 0.000ns
  Destination Clock:    icon_control0<0> rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B18KGT0.u_ramb18/U_RAMB18E1 to U_icon_pro/U0/U_ICON/U_TDO_reg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB18_X1Y82.DO0     Trcko_DOA             1.800   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B18KGT0.u_ramb18/U_RAMB18E1
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B18KGT0.u_ramb18/U_RAMB18E1
    SLICE_X25Y206.A5     net (fanout=1)        0.418   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_data<0>
    SLICE_X25Y206.A      Tilo                  0.043   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I4.U_MUX16/Mmux_O21
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I4.U_MUX16/Mmux_O22
    SLICE_X25Y205.A2     net (fanout=1)        0.432   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I4.U_MUX16/Mmux_O21
    SLICE_X25Y205.A      Tilo                  0.043   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I4.U_MUX16/Mmux_O2
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I4.U_MUX16/Mmux_O26
    SLICE_X33Y204.B2     net (fanout=1)        0.623   U_ila_pro_0/U0/I_NO_D.U_ILA/iDATA_DOUT
    SLICE_X33Y204.BMUX   Tilo                  0.148   U_ila_pro_0/U0/I_NO_D.U_ILA/iTRIGGER
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_DOUT
    SLICE_X39Y185.D2     net (fanout=1)        0.889   icon_control0<3>
    SLICE_X39Y185.CLK    Tas                   0.009   U_icon_pro/U0/U_ICON/iTDO
                                                       U_icon_pro/U0/U_ICON/U_TDO_MUX/U_CS_MUX/I4.U_MUX16/Mmux_O11
                                                       U_icon_pro/U0/U_ICON/U_TDO_reg
    -------------------------------------------------  ---------------------------
    Total                                      4.405ns (2.043ns logic, 2.362ns route)
                                                       (46.4% logic, 53.6% route)

--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/G[4].U_FDRE (SLICE_X48Y207.SR), 22 paths
--------------------------------------------------------------------------------
Slack (setup path):     26.866ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/G[4].U_FDRE (FF)
  Requirement:          30.000ns
  Data Path Delay:      3.099ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising at 0.000ns
  Destination Clock:    icon_control0<0> rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET to U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/G[4].U_FDRE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y185.AQ     Tcko                  0.259   U_icon_pro/U0/U_ICON/iCORE_ID<3>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET
    SLICE_X38Y186.D1     net (fanout=4)        0.479   U_icon_pro/U0/U_ICON/iCORE_ID<0>
    SLICE_X38Y186.D      Tilo                  0.043   U_icon_pro/U0/U_ICON/iCORE_ID_SEL<0>
                                                       U_icon_pro/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT
    SLICE_X39Y187.B1     net (fanout=10)       0.456   U_icon_pro/U0/U_ICON/iCORE_ID_SEL<0>
    SLICE_X39Y187.B      Tilo                  0.043   U_icon_pro/U0/U_ICON/iCOMMAND_GRP<1>
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[0].U_LCE
    SLICE_X47Y202.B4     net (fanout=3)        0.709   icon_control0<4>
    SLICE_X47Y202.BMUX   Tilo                  0.149   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_RESET_EDGE/iDOUT<1>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_STATCMD
    SLICE_X48Y207.SR     net (fanout=3)        0.657   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/iSTATCMD_CE_n
    SLICE_X48Y207.CLK    Tsrck                 0.304   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/iSTAT_CNT<7>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/G[4].U_FDRE
    -------------------------------------------------  ---------------------------
    Total                                      3.099ns (0.798ns logic, 2.301ns route)
                                                       (25.8% logic, 74.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     26.875ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/G[4].U_FDRE (FF)
  Requirement:          30.000ns
  Data Path Delay:      3.090ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising at 0.000ns
  Destination Clock:    icon_control0<0> rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET to U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/G[4].U_FDRE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y185.CQ     Tcko                  0.259   U_icon_pro/U0/U_ICON/iCORE_ID<3>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET
    SLICE_X38Y186.D2     net (fanout=4)        0.470   U_icon_pro/U0/U_ICON/iCORE_ID<2>
    SLICE_X38Y186.D      Tilo                  0.043   U_icon_pro/U0/U_ICON/iCORE_ID_SEL<0>
                                                       U_icon_pro/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT
    SLICE_X39Y187.B1     net (fanout=10)       0.456   U_icon_pro/U0/U_ICON/iCORE_ID_SEL<0>
    SLICE_X39Y187.B      Tilo                  0.043   U_icon_pro/U0/U_ICON/iCOMMAND_GRP<1>
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[0].U_LCE
    SLICE_X47Y202.B4     net (fanout=3)        0.709   icon_control0<4>
    SLICE_X47Y202.BMUX   Tilo                  0.149   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_RESET_EDGE/iDOUT<1>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_STATCMD
    SLICE_X48Y207.SR     net (fanout=3)        0.657   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/iSTATCMD_CE_n
    SLICE_X48Y207.CLK    Tsrck                 0.304   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/iSTAT_CNT<7>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/G[4].U_FDRE
    -------------------------------------------------  ---------------------------
    Total                                      3.090ns (0.798ns logic, 2.292ns route)
                                                       (25.8% logic, 74.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     26.897ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/G[4].U_FDRE (FF)
  Requirement:          30.000ns
  Data Path Delay:      3.068ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising at 0.000ns
  Destination Clock:    icon_control0<0> rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET to U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/G[4].U_FDRE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y185.AQ     Tcko                  0.259   U_icon_pro/U0/U_ICON/iCORE_ID<3>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET
    SLICE_X38Y186.D1     net (fanout=4)        0.479   U_icon_pro/U0/U_ICON/iCORE_ID<0>
    SLICE_X38Y186.D      Tilo                  0.043   U_icon_pro/U0/U_ICON/iCORE_ID_SEL<0>
                                                       U_icon_pro/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT
    SLICE_X47Y202.A1     net (fanout=10)       0.973   U_icon_pro/U0/U_ICON/iCORE_ID_SEL<0>
    SLICE_X47Y202.A      Tilo                  0.043   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_RESET_EDGE/iDOUT<1>
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[1].U_LCE
    SLICE_X47Y202.B5     net (fanout=3)        0.162   icon_control0<5>
    SLICE_X47Y202.BMUX   Tilo                  0.148   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_RESET_EDGE/iDOUT<1>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_STATCMD
    SLICE_X48Y207.SR     net (fanout=3)        0.657   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/iSTATCMD_CE_n
    SLICE_X48Y207.CLK    Tsrck                 0.304   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/iSTAT_CNT<7>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/G[4].U_FDRE
    -------------------------------------------------  ---------------------------
    Total                                      3.068ns (0.797ns logic, 2.271ns route)
                                                       (26.0% logic, 74.0% route)

--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/G[5].U_FDRE (SLICE_X48Y207.SR), 22 paths
--------------------------------------------------------------------------------
Slack (setup path):     26.866ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/G[5].U_FDRE (FF)
  Requirement:          30.000ns
  Data Path Delay:      3.099ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising at 0.000ns
  Destination Clock:    icon_control0<0> rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET to U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/G[5].U_FDRE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y185.AQ     Tcko                  0.259   U_icon_pro/U0/U_ICON/iCORE_ID<3>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET
    SLICE_X38Y186.D1     net (fanout=4)        0.479   U_icon_pro/U0/U_ICON/iCORE_ID<0>
    SLICE_X38Y186.D      Tilo                  0.043   U_icon_pro/U0/U_ICON/iCORE_ID_SEL<0>
                                                       U_icon_pro/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT
    SLICE_X39Y187.B1     net (fanout=10)       0.456   U_icon_pro/U0/U_ICON/iCORE_ID_SEL<0>
    SLICE_X39Y187.B      Tilo                  0.043   U_icon_pro/U0/U_ICON/iCOMMAND_GRP<1>
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[0].U_LCE
    SLICE_X47Y202.B4     net (fanout=3)        0.709   icon_control0<4>
    SLICE_X47Y202.BMUX   Tilo                  0.149   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_RESET_EDGE/iDOUT<1>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_STATCMD
    SLICE_X48Y207.SR     net (fanout=3)        0.657   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/iSTATCMD_CE_n
    SLICE_X48Y207.CLK    Tsrck                 0.304   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/iSTAT_CNT<7>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/G[5].U_FDRE
    -------------------------------------------------  ---------------------------
    Total                                      3.099ns (0.798ns logic, 2.301ns route)
                                                       (25.8% logic, 74.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     26.875ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/G[5].U_FDRE (FF)
  Requirement:          30.000ns
  Data Path Delay:      3.090ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising at 0.000ns
  Destination Clock:    icon_control0<0> rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET to U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/G[5].U_FDRE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y185.CQ     Tcko                  0.259   U_icon_pro/U0/U_ICON/iCORE_ID<3>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET
    SLICE_X38Y186.D2     net (fanout=4)        0.470   U_icon_pro/U0/U_ICON/iCORE_ID<2>
    SLICE_X38Y186.D      Tilo                  0.043   U_icon_pro/U0/U_ICON/iCORE_ID_SEL<0>
                                                       U_icon_pro/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT
    SLICE_X39Y187.B1     net (fanout=10)       0.456   U_icon_pro/U0/U_ICON/iCORE_ID_SEL<0>
    SLICE_X39Y187.B      Tilo                  0.043   U_icon_pro/U0/U_ICON/iCOMMAND_GRP<1>
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[0].U_LCE
    SLICE_X47Y202.B4     net (fanout=3)        0.709   icon_control0<4>
    SLICE_X47Y202.BMUX   Tilo                  0.149   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_RESET_EDGE/iDOUT<1>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_STATCMD
    SLICE_X48Y207.SR     net (fanout=3)        0.657   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/iSTATCMD_CE_n
    SLICE_X48Y207.CLK    Tsrck                 0.304   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/iSTAT_CNT<7>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/G[5].U_FDRE
    -------------------------------------------------  ---------------------------
    Total                                      3.090ns (0.798ns logic, 2.292ns route)
                                                       (25.8% logic, 74.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     26.897ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/G[5].U_FDRE (FF)
  Requirement:          30.000ns
  Data Path Delay:      3.068ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising at 0.000ns
  Destination Clock:    icon_control0<0> rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET to U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/G[5].U_FDRE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y185.AQ     Tcko                  0.259   U_icon_pro/U0/U_ICON/iCORE_ID<3>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET
    SLICE_X38Y186.D1     net (fanout=4)        0.479   U_icon_pro/U0/U_ICON/iCORE_ID<0>
    SLICE_X38Y186.D      Tilo                  0.043   U_icon_pro/U0/U_ICON/iCORE_ID_SEL<0>
                                                       U_icon_pro/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT
    SLICE_X47Y202.A1     net (fanout=10)       0.973   U_icon_pro/U0/U_ICON/iCORE_ID_SEL<0>
    SLICE_X47Y202.A      Tilo                  0.043   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_RESET_EDGE/iDOUT<1>
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[1].U_LCE
    SLICE_X47Y202.B5     net (fanout=3)        0.162   icon_control0<5>
    SLICE_X47Y202.BMUX   Tilo                  0.148   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_RESET_EDGE/iDOUT<1>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_STATCMD
    SLICE_X48Y207.SR     net (fanout=3)        0.657   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/iSTATCMD_CE_n
    SLICE_X48Y207.CLK    Tsrck                 0.304   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/iSTAT_CNT<7>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/G[5].U_FDRE
    -------------------------------------------------  ---------------------------
    Total                                      3.068ns (0.797ns logic, 2.271ns route)
                                                       (26.0% logic, 74.0% route)

--------------------------------------------------------------------------------

Hold Paths: TS_J_CLK = PERIOD TIMEGRP "J_CLK" 30 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B18KGT0.u_ramb18/U_RAMB18E1 (RAMB18_X1Y82.ADDRARDADDR10), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.070ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_ROW_ADDR/G[7].U_FDRE (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B18KGT0.u_ramb18/U_RAMB18E1 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.070ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising at 30.000ns
  Destination Clock:    icon_control0<0> rising at 30.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_ROW_ADDR/G[7].U_FDRE to U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B18KGT0.u_ramb18/U_RAMB18E1
    Location                   Delay type         Delay(ns)  Physical Resource
                                                             Logical Resource(s)
    -------------------------------------------------------  -------------------
    SLICE_X23Y207.DQ           Tcko                  0.100   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_row_addr<7>
                                                             U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_ROW_ADDR/G[7].U_FDRE
    RAMB18_X1Y82.ADDRARDADDR10 net (fanout=2)        0.153   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_row_addr<7>
    RAMB18_X1Y82.RDCLK         Trckc_ADDRA (-Th)     0.183   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B18KGT0.u_ramb18/U_RAMB18E1
                                                             U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B18KGT0.u_ramb18/U_RAMB18E1
    -------------------------------------------------------  ---------------------------
    Total                                            0.070ns (-0.083ns logic, 0.153ns route)
                                                             (-118.6% logic, 218.6% route)

--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B18KGT0.u_ramb18/U_RAMB18E1 (RAMB18_X1Y82.ADDRARDADDR8), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.071ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_ROW_ADDR/G[5].U_FDRE (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B18KGT0.u_ramb18/U_RAMB18E1 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.071ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising at 30.000ns
  Destination Clock:    icon_control0<0> rising at 30.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_ROW_ADDR/G[5].U_FDRE to U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B18KGT0.u_ramb18/U_RAMB18E1
    Location                  Delay type         Delay(ns)  Physical Resource
                                                            Logical Resource(s)
    ------------------------------------------------------  -------------------
    SLICE_X23Y207.BQ          Tcko                  0.100   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_row_addr<7>
                                                            U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_ROW_ADDR/G[5].U_FDRE
    RAMB18_X1Y82.ADDRARDADDR8 net (fanout=2)        0.154   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_row_addr<5>
    RAMB18_X1Y82.RDCLK        Trckc_ADDRA (-Th)     0.183   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B18KGT0.u_ramb18/U_RAMB18E1
                                                            U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B18KGT0.u_ramb18/U_RAMB18E1
    ------------------------------------------------------  ---------------------------
    Total                                           0.071ns (-0.083ns logic, 0.154ns route)
                                                            (-116.9% logic, 216.9% route)

--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B18KGT0.u_ramb18/U_RAMB18E1 (RAMB18_X1Y82.ADDRARDADDR13), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.121ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_ROW_ADDR/G[10].U_FDRE (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B18KGT0.u_ramb18/U_RAMB18E1 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.121ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising at 30.000ns
  Destination Clock:    icon_control0<0> rising at 30.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_ROW_ADDR/G[10].U_FDRE to U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B18KGT0.u_ramb18/U_RAMB18E1
    Location                   Delay type         Delay(ns)  Physical Resource
                                                             Logical Resource(s)
    -------------------------------------------------------  -------------------
    SLICE_X23Y208.CQ           Tcko                  0.100   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_row_addr<10>
                                                             U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_ROW_ADDR/G[10].U_FDRE
    RAMB18_X1Y82.ADDRARDADDR13 net (fanout=2)        0.204   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_row_addr<10>
    RAMB18_X1Y82.RDCLK         Trckc_ADDRA (-Th)     0.183   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B18KGT0.u_ramb18/U_RAMB18E1
                                                             U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B18KGT0.u_ramb18/U_RAMB18E1
    -------------------------------------------------------  ---------------------------
    Total                                            0.121ns (-0.083ns logic, 0.204ns route)
                                                             (-68.6% logic, 168.6% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_J_CLK = PERIOD TIMEGRP "J_CLK" 30 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 28.161ns (period - min period limit)
  Period: 30.000ns
  Min period limit: 1.839ns (543.774MHz) (Trper_CLKA)
  Physical resource: U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B18KGT0.u_ramb18/U_RAMB18E1/CLKARDCLK
  Logical resource: U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B18KGT0.u_ramb18/U_RAMB18E1/CLKARDCLK
  Location pin: RAMB18_X1Y82.RDCLK
  Clock network: icon_control0<0>
--------------------------------------------------------------------------------
Slack: 28.591ns (period - min period limit)
  Period: 30.000ns
  Min period limit: 1.409ns (709.723MHz) (Tbcper_I(Fmax))
  Physical resource: U_icon_pro/U0/U_ICON/I_YES_BSCAN.U_BS/I_USE_SOFTBSCAN_EQ0.I_USE_XST_TCK_WORKAROUND_EQ1.U_ICON_BSCAN_BUFG/U_BUFG/I0
  Logical resource: U_icon_pro/U0/U_ICON/I_YES_BSCAN.U_BS/I_USE_SOFTBSCAN_EQ0.I_USE_XST_TCK_WORKAROUND_EQ1.U_ICON_BSCAN_BUFG/U_BUFG/I0
  Location pin: BUFGCTRL_X0Y26.I0
  Clock network: U_icon_pro/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL
--------------------------------------------------------------------------------
Slack: 28.716ns (period - (min low pulse limit / (low pulse / period)))
  Period: 30.000ns
  Low pulse: 15.000ns
  Low pulse limit: 0.642ns (Tmpw)
  Physical resource: U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_K7.U_CS_GANDX_SRL_K7/U_CS_GAND_SRL_K7/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/U_MUXD/O/CLK
  Logical resource: U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_K7.U_CS_GANDX_SRL_K7/U_CS_GAND_SRL_K7/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/U_SRLA/CLK
  Location pin: SLICE_X50Y185.CLK
  Clock network: icon_control0<0>
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_U_TO_J = MAXDELAY FROM TIMEGRP "U_CLK" TO TIMEGRP "J_CLK" 
15 ns;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 18 paths analyzed, 18 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   2.313ns.
--------------------------------------------------------------------------------

Paths for end point U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[4].I_NE0.U_FDR (SLICE_X37Y178.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    12.687ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_icon_pro/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[4].I_NE0.U_FDR (FF)
  Requirement:          15.000ns
  Data Path Delay:      2.278ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         U_icon_pro/U0/iUPDATE_OUT rising
  Destination Clock:    icon_control0<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_iDATA_CMD to U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[4].I_NE0.U_FDR
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y146.AQ     Tcko                  0.223   U_icon_pro/U0/U_ICON/iDATA_CMD
                                                       U_icon_pro/U0/U_ICON/U_iDATA_CMD
    SLICE_X37Y167.D1     net (fanout=3)        1.078   U_icon_pro/U0/U_ICON/iDATA_CMD
    SLICE_X37Y167.D      Tilo                  0.043   ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_min_inst1/mldata<3>
                                                       U_icon_pro/U0/U_ICON/U_SYNC/U_iDATA_CMD_n
    SLICE_X37Y178.SR     net (fanout=2)        0.630   U_icon_pro/U0/U_ICON/U_SYNC/iDATA_CMD_n
    SLICE_X37Y178.CLK    Tsrck                 0.304   U_icon_pro/U0/U_ICON/U_SYNC/iSYNC_WORD<3>
                                                       U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[4].I_NE0.U_FDR
    -------------------------------------------------  ---------------------------
    Total                                      2.278ns (0.570ns logic, 1.708ns route)
                                                       (25.0% logic, 75.0% route)

--------------------------------------------------------------------------------

Paths for end point U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[0].I_NE0.U_FDR (SLICE_X37Y178.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    12.687ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_icon_pro/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[0].I_NE0.U_FDR (FF)
  Requirement:          15.000ns
  Data Path Delay:      2.278ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         U_icon_pro/U0/iUPDATE_OUT rising
  Destination Clock:    icon_control0<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_iDATA_CMD to U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[0].I_NE0.U_FDR
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y146.AQ     Tcko                  0.223   U_icon_pro/U0/U_ICON/iDATA_CMD
                                                       U_icon_pro/U0/U_ICON/U_iDATA_CMD
    SLICE_X37Y167.D1     net (fanout=3)        1.078   U_icon_pro/U0/U_ICON/iDATA_CMD
    SLICE_X37Y167.D      Tilo                  0.043   ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_min_inst1/mldata<3>
                                                       U_icon_pro/U0/U_ICON/U_SYNC/U_iDATA_CMD_n
    SLICE_X37Y178.SR     net (fanout=2)        0.630   U_icon_pro/U0/U_ICON/U_SYNC/iDATA_CMD_n
    SLICE_X37Y178.CLK    Tsrck                 0.304   U_icon_pro/U0/U_ICON/U_SYNC/iSYNC_WORD<3>
                                                       U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[0].I_NE0.U_FDR
    -------------------------------------------------  ---------------------------
    Total                                      2.278ns (0.570ns logic, 1.708ns route)
                                                       (25.0% logic, 75.0% route)

--------------------------------------------------------------------------------

Paths for end point U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[5].I_NE0.U_FDR (SLICE_X37Y178.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    12.687ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_icon_pro/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[5].I_NE0.U_FDR (FF)
  Requirement:          15.000ns
  Data Path Delay:      2.278ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         U_icon_pro/U0/iUPDATE_OUT rising
  Destination Clock:    icon_control0<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_iDATA_CMD to U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[5].I_NE0.U_FDR
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y146.AQ     Tcko                  0.223   U_icon_pro/U0/U_ICON/iDATA_CMD
                                                       U_icon_pro/U0/U_ICON/U_iDATA_CMD
    SLICE_X37Y167.D1     net (fanout=3)        1.078   U_icon_pro/U0/U_ICON/iDATA_CMD
    SLICE_X37Y167.D      Tilo                  0.043   ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_min_inst1/mldata<3>
                                                       U_icon_pro/U0/U_ICON/U_SYNC/U_iDATA_CMD_n
    SLICE_X37Y178.SR     net (fanout=2)        0.630   U_icon_pro/U0/U_ICON/U_SYNC/iDATA_CMD_n
    SLICE_X37Y178.CLK    Tsrck                 0.304   U_icon_pro/U0/U_ICON/U_SYNC/iSYNC_WORD<3>
                                                       U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[5].I_NE0.U_FDR
    -------------------------------------------------  ---------------------------
    Total                                      2.278ns (0.570ns logic, 1.708ns route)
                                                       (25.0% logic, 75.0% route)

--------------------------------------------------------------------------------
Hold Paths: TS_U_TO_J = MAXDELAY FROM TIMEGRP "U_CLK" TO TIMEGRP "J_CLK" 15 ns;
--------------------------------------------------------------------------------

Paths for end point U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET (SLICE_X38Y187.CE), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.854ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_icon_pro/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.889ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         U_icon_pro/U0/iUPDATE_OUT rising
  Destination Clock:    icon_control0<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: U_icon_pro/U0/U_ICON/U_iDATA_CMD to U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y146.AQ     Tcko                  0.100   U_icon_pro/U0/U_ICON/iDATA_CMD
                                                       U_icon_pro/U0/U_ICON/U_iDATA_CMD
    SLICE_X37Y167.A5     net (fanout=3)        0.402   U_icon_pro/U0/U_ICON/iDATA_CMD
    SLICE_X37Y167.A      Tilo                  0.028   ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_min_inst1/mldata<3>
                                                       U_icon_pro/U0/U_ICON/U_CMD/U_TARGET_CE
    SLICE_X38Y187.CE     net (fanout=3)        0.389   U_icon_pro/U0/U_ICON/U_CMD/iTARGET_CE
    SLICE_X38Y187.CLK    Tckce       (-Th)     0.030   U_icon_pro/U0/U_ICON/U_CMD/iTARGET<11>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET
    -------------------------------------------------  ---------------------------
    Total                                      0.889ns (0.098ns logic, 0.791ns route)
                                                       (11.0% logic, 89.0% route)
--------------------------------------------------------------------------------

Paths for end point U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[9].I_NE0.U_TARGET (SLICE_X38Y187.CE), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.854ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_icon_pro/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[9].I_NE0.U_TARGET (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.889ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         U_icon_pro/U0/iUPDATE_OUT rising
  Destination Clock:    icon_control0<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: U_icon_pro/U0/U_ICON/U_iDATA_CMD to U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[9].I_NE0.U_TARGET
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y146.AQ     Tcko                  0.100   U_icon_pro/U0/U_ICON/iDATA_CMD
                                                       U_icon_pro/U0/U_ICON/U_iDATA_CMD
    SLICE_X37Y167.A5     net (fanout=3)        0.402   U_icon_pro/U0/U_ICON/iDATA_CMD
    SLICE_X37Y167.A      Tilo                  0.028   ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_min_inst1/mldata<3>
                                                       U_icon_pro/U0/U_ICON/U_CMD/U_TARGET_CE
    SLICE_X38Y187.CE     net (fanout=3)        0.389   U_icon_pro/U0/U_ICON/U_CMD/iTARGET_CE
    SLICE_X38Y187.CLK    Tckce       (-Th)     0.030   U_icon_pro/U0/U_ICON/U_CMD/iTARGET<11>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[9].I_NE0.U_TARGET
    -------------------------------------------------  ---------------------------
    Total                                      0.889ns (0.098ns logic, 0.791ns route)
                                                       (11.0% logic, 89.0% route)
--------------------------------------------------------------------------------

Paths for end point U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[10].I_NE0.U_TARGET (SLICE_X38Y187.CE), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.854ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_icon_pro/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[10].I_NE0.U_TARGET (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.889ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         U_icon_pro/U0/iUPDATE_OUT rising
  Destination Clock:    icon_control0<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: U_icon_pro/U0/U_ICON/U_iDATA_CMD to U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[10].I_NE0.U_TARGET
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y146.AQ     Tcko                  0.100   U_icon_pro/U0/U_ICON/iDATA_CMD
                                                       U_icon_pro/U0/U_ICON/U_iDATA_CMD
    SLICE_X37Y167.A5     net (fanout=3)        0.402   U_icon_pro/U0/U_ICON/iDATA_CMD
    SLICE_X37Y167.A      Tilo                  0.028   ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_min_inst1/mldata<3>
                                                       U_icon_pro/U0/U_ICON/U_CMD/U_TARGET_CE
    SLICE_X38Y187.CE     net (fanout=3)        0.389   U_icon_pro/U0/U_ICON/U_CMD/iTARGET_CE
    SLICE_X38Y187.CLK    Tckce       (-Th)     0.030   U_icon_pro/U0/U_ICON/U_CMD/iTARGET<11>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[10].I_NE0.U_TARGET
    -------------------------------------------------  ---------------------------
    Total                                      0.889ns (0.098ns logic, 0.791ns route)
                                                       (11.0% logic, 89.0% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_U_TO_U = MAXDELAY FROM TIMEGRP "U_CLK" TO TIMEGRP "U_CLK" 
15 ns;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   0.544ns.
--------------------------------------------------------------------------------

Paths for end point U_icon_pro/U0/U_ICON/U_iDATA_CMD (SLICE_X36Y146.A3), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    14.456ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_icon_pro/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          U_icon_pro/U0/U_ICON/U_iDATA_CMD (FF)
  Requirement:          15.000ns
  Data Path Delay:      0.509ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         U_icon_pro/U0/iUPDATE_OUT rising
  Destination Clock:    U_icon_pro/U0/iUPDATE_OUT rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_iDATA_CMD to U_icon_pro/U0/U_ICON/U_iDATA_CMD
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y146.AQ     Tcko                  0.223   U_icon_pro/U0/U_ICON/iDATA_CMD
                                                       U_icon_pro/U0/U_ICON/U_iDATA_CMD
    SLICE_X36Y146.A3     net (fanout=3)        0.277   U_icon_pro/U0/U_ICON/iDATA_CMD
    SLICE_X36Y146.CLK    Tas                   0.009   U_icon_pro/U0/U_ICON/iDATA_CMD
                                                       U_icon_pro/U0/U_ICON/U_iDATA_CMD_n
                                                       U_icon_pro/U0/U_ICON/U_iDATA_CMD
    -------------------------------------------------  ---------------------------
    Total                                      0.509ns (0.232ns logic, 0.277ns route)
                                                       (45.6% logic, 54.4% route)

--------------------------------------------------------------------------------
Hold Paths: TS_U_TO_U = MAXDELAY FROM TIMEGRP "U_CLK" TO TIMEGRP "U_CLK" 15 ns;
--------------------------------------------------------------------------------

Paths for end point U_icon_pro/U0/U_ICON/U_iDATA_CMD (SLICE_X36Y146.A3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.211ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_icon_pro/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          U_icon_pro/U0/U_ICON/U_iDATA_CMD (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.211ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         U_icon_pro/U0/iUPDATE_OUT rising
  Destination Clock:    U_icon_pro/U0/iUPDATE_OUT rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U_icon_pro/U0/U_ICON/U_iDATA_CMD to U_icon_pro/U0/U_ICON/U_iDATA_CMD
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y146.AQ     Tcko                  0.100   U_icon_pro/U0/U_ICON/iDATA_CMD
                                                       U_icon_pro/U0/U_ICON/U_iDATA_CMD
    SLICE_X36Y146.A3     net (fanout=3)        0.143   U_icon_pro/U0/U_ICON/iDATA_CMD
    SLICE_X36Y146.CLK    Tah         (-Th)     0.032   U_icon_pro/U0/U_ICON/iDATA_CMD
                                                       U_icon_pro/U0/U_ICON/U_iDATA_CMD_n
                                                       U_icon_pro/U0/U_ICON/U_iDATA_CMD
    -------------------------------------------------  ---------------------------
    Total                                      0.211ns (0.068ns logic, 0.143ns route)
                                                       (32.2% logic, 67.8% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_J_TO_D_path" TIG;

 563 paths analyzed, 117 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_RFDRE (SLICE_X47Y201.SR), 11 paths
--------------------------------------------------------------------------------
Delay (setup path):     2.774ns (data path - clock path skew + uncertainty)
  Source:               U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[9].I_NE0.U_TARGET (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_RFDRE (FF)
  Data Path Delay:      2.739ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising
  Destination Clock:    adc_clk_out1_BUFG rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[9].I_NE0.U_TARGET to U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_RFDRE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y187.BQ     Tcko                  0.259   U_icon_pro/U0/U_ICON/U_CMD/iTARGET<11>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[9].I_NE0.U_TARGET
    SLICE_X42Y200.C1     net (fanout=8)        1.029   U_icon_pro/U0/U_ICON/U_CMD/iTARGET<9>
    SLICE_X42Y200.C      Tilo                  0.043   U_ila_pro_0/U0/I_NO_D.U_ILA/iARM
                                                       U_icon_pro/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[9].U_LUT
    SLICE_X46Y201.B2     net (fanout=1)        0.529   U_icon_pro/U0/U_ICON/iCOMMAND_SEL<9>
    SLICE_X46Y201.B      Tilo                  0.043   U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/din_latched
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_LCE
    SLICE_X46Y201.A4     net (fanout=4)        0.251   icon_control0<13>
    SLICE_X46Y201.A      Tilo                  0.043   U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/din_latched
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_CLEAR
    SLICE_X47Y201.SR     net (fanout=3)        0.330   U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/iCLR
    SLICE_X47Y201.CLK    Trck                  0.212   U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/iDOUT_dly<0>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_RFDRE
    -------------------------------------------------  ---------------------------
    Total                                      2.739ns (0.600ns logic, 2.139ns route)
                                                       (21.9% logic, 78.1% route)

--------------------------------------------------------------------------------
Delay (setup path):     2.675ns (data path - clock path skew + uncertainty)
  Source:               U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[10].I_NE0.U_TARGET (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_RFDRE (FF)
  Data Path Delay:      2.640ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising
  Destination Clock:    adc_clk_out1_BUFG rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[10].I_NE0.U_TARGET to U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_RFDRE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y187.CQ     Tcko                  0.259   U_icon_pro/U0/U_ICON/U_CMD/iTARGET<11>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[10].I_NE0.U_TARGET
    SLICE_X42Y200.C2     net (fanout=8)        0.930   U_icon_pro/U0/U_ICON/U_CMD/iTARGET<10>
    SLICE_X42Y200.C      Tilo                  0.043   U_ila_pro_0/U0/I_NO_D.U_ILA/iARM
                                                       U_icon_pro/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[9].U_LUT
    SLICE_X46Y201.B2     net (fanout=1)        0.529   U_icon_pro/U0/U_ICON/iCOMMAND_SEL<9>
    SLICE_X46Y201.B      Tilo                  0.043   U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/din_latched
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_LCE
    SLICE_X46Y201.A4     net (fanout=4)        0.251   icon_control0<13>
    SLICE_X46Y201.A      Tilo                  0.043   U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/din_latched
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_CLEAR
    SLICE_X47Y201.SR     net (fanout=3)        0.330   U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/iCLR
    SLICE_X47Y201.CLK    Trck                  0.212   U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/iDOUT_dly<0>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_RFDRE
    -------------------------------------------------  ---------------------------
    Total                                      2.640ns (0.600ns logic, 2.040ns route)
                                                       (22.7% logic, 77.3% route)

--------------------------------------------------------------------------------
Delay (setup path):     2.666ns (data path - clock path skew + uncertainty)
  Source:               U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_RFDRE (FF)
  Data Path Delay:      2.631ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising
  Destination Clock:    adc_clk_out1_BUFG rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET to U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_RFDRE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y185.AQ     Tcko                  0.259   U_icon_pro/U0/U_ICON/iCORE_ID<3>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET
    SLICE_X38Y186.D1     net (fanout=4)        0.479   U_icon_pro/U0/U_ICON/iCORE_ID<0>
    SLICE_X38Y186.D      Tilo                  0.043   U_icon_pro/U0/U_ICON/iCORE_ID_SEL<0>
                                                       U_icon_pro/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT
    SLICE_X46Y201.B1     net (fanout=10)       0.971   U_icon_pro/U0/U_ICON/iCORE_ID_SEL<0>
    SLICE_X46Y201.B      Tilo                  0.043   U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/din_latched
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_LCE
    SLICE_X46Y201.A4     net (fanout=4)        0.251   icon_control0<13>
    SLICE_X46Y201.A      Tilo                  0.043   U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/din_latched
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_CLEAR
    SLICE_X47Y201.SR     net (fanout=3)        0.330   U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/iCLR
    SLICE_X47Y201.CLK    Trck                  0.212   U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/iDOUT_dly<0>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_RFDRE
    -------------------------------------------------  ---------------------------
    Total                                      2.631ns (0.600ns logic, 2.031ns route)
                                                       (22.8% logic, 77.2% route)

--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_DOUT0 (SLICE_X48Y201.SR), 11 paths
--------------------------------------------------------------------------------
Delay (setup path):     2.771ns (data path - clock path skew + uncertainty)
  Source:               U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[9].I_NE0.U_TARGET (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_DOUT0 (FF)
  Data Path Delay:      2.736ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising
  Destination Clock:    adc_clk_out1_BUFG rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[9].I_NE0.U_TARGET to U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_DOUT0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y187.BQ     Tcko                  0.259   U_icon_pro/U0/U_ICON/U_CMD/iTARGET<11>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[9].I_NE0.U_TARGET
    SLICE_X42Y200.C1     net (fanout=8)        1.029   U_icon_pro/U0/U_ICON/U_CMD/iTARGET<9>
    SLICE_X42Y200.C      Tilo                  0.043   U_ila_pro_0/U0/I_NO_D.U_ILA/iARM
                                                       U_icon_pro/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[9].U_LUT
    SLICE_X46Y201.B2     net (fanout=1)        0.529   U_icon_pro/U0/U_ICON/iCOMMAND_SEL<9>
    SLICE_X46Y201.B      Tilo                  0.043   U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/din_latched
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_LCE
    SLICE_X46Y201.A4     net (fanout=4)        0.251   icon_control0<13>
    SLICE_X46Y201.A      Tilo                  0.043   U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/din_latched
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_CLEAR
    SLICE_X48Y201.SR     net (fanout=3)        0.327   U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/iCLR
    SLICE_X48Y201.CLK    Trck                  0.212   U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/iDIN<1>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_DOUT0
    -------------------------------------------------  ---------------------------
    Total                                      2.736ns (0.600ns logic, 2.136ns route)
                                                       (21.9% logic, 78.1% route)

--------------------------------------------------------------------------------
Delay (setup path):     2.672ns (data path - clock path skew + uncertainty)
  Source:               U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[10].I_NE0.U_TARGET (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_DOUT0 (FF)
  Data Path Delay:      2.637ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising
  Destination Clock:    adc_clk_out1_BUFG rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[10].I_NE0.U_TARGET to U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_DOUT0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y187.CQ     Tcko                  0.259   U_icon_pro/U0/U_ICON/U_CMD/iTARGET<11>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[10].I_NE0.U_TARGET
    SLICE_X42Y200.C2     net (fanout=8)        0.930   U_icon_pro/U0/U_ICON/U_CMD/iTARGET<10>
    SLICE_X42Y200.C      Tilo                  0.043   U_ila_pro_0/U0/I_NO_D.U_ILA/iARM
                                                       U_icon_pro/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[9].U_LUT
    SLICE_X46Y201.B2     net (fanout=1)        0.529   U_icon_pro/U0/U_ICON/iCOMMAND_SEL<9>
    SLICE_X46Y201.B      Tilo                  0.043   U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/din_latched
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_LCE
    SLICE_X46Y201.A4     net (fanout=4)        0.251   icon_control0<13>
    SLICE_X46Y201.A      Tilo                  0.043   U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/din_latched
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_CLEAR
    SLICE_X48Y201.SR     net (fanout=3)        0.327   U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/iCLR
    SLICE_X48Y201.CLK    Trck                  0.212   U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/iDIN<1>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_DOUT0
    -------------------------------------------------  ---------------------------
    Total                                      2.637ns (0.600ns logic, 2.037ns route)
                                                       (22.8% logic, 77.2% route)

--------------------------------------------------------------------------------
Delay (setup path):     2.663ns (data path - clock path skew + uncertainty)
  Source:               U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_DOUT0 (FF)
  Data Path Delay:      2.628ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising
  Destination Clock:    adc_clk_out1_BUFG rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET to U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_DOUT0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y185.AQ     Tcko                  0.259   U_icon_pro/U0/U_ICON/iCORE_ID<3>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET
    SLICE_X38Y186.D1     net (fanout=4)        0.479   U_icon_pro/U0/U_ICON/iCORE_ID<0>
    SLICE_X38Y186.D      Tilo                  0.043   U_icon_pro/U0/U_ICON/iCORE_ID_SEL<0>
                                                       U_icon_pro/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT
    SLICE_X46Y201.B1     net (fanout=10)       0.971   U_icon_pro/U0/U_ICON/iCORE_ID_SEL<0>
    SLICE_X46Y201.B      Tilo                  0.043   U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/din_latched
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_LCE
    SLICE_X46Y201.A4     net (fanout=4)        0.251   icon_control0<13>
    SLICE_X46Y201.A      Tilo                  0.043   U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/din_latched
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_CLEAR
    SLICE_X48Y201.SR     net (fanout=3)        0.327   U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/iCLR
    SLICE_X48Y201.CLK    Trck                  0.212   U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/iDIN<1>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_DOUT0
    -------------------------------------------------  ---------------------------
    Total                                      2.628ns (0.600ns logic, 2.028ns route)
                                                       (22.8% logic, 77.2% route)

--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_DOUT1 (SLICE_X48Y201.SR), 11 paths
--------------------------------------------------------------------------------
Delay (setup path):     2.771ns (data path - clock path skew + uncertainty)
  Source:               U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[9].I_NE0.U_TARGET (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_DOUT1 (FF)
  Data Path Delay:      2.736ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising
  Destination Clock:    adc_clk_out1_BUFG rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[9].I_NE0.U_TARGET to U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_DOUT1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y187.BQ     Tcko                  0.259   U_icon_pro/U0/U_ICON/U_CMD/iTARGET<11>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[9].I_NE0.U_TARGET
    SLICE_X42Y200.C1     net (fanout=8)        1.029   U_icon_pro/U0/U_ICON/U_CMD/iTARGET<9>
    SLICE_X42Y200.C      Tilo                  0.043   U_ila_pro_0/U0/I_NO_D.U_ILA/iARM
                                                       U_icon_pro/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[9].U_LUT
    SLICE_X46Y201.B2     net (fanout=1)        0.529   U_icon_pro/U0/U_ICON/iCOMMAND_SEL<9>
    SLICE_X46Y201.B      Tilo                  0.043   U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/din_latched
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_LCE
    SLICE_X46Y201.A4     net (fanout=4)        0.251   icon_control0<13>
    SLICE_X46Y201.A      Tilo                  0.043   U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/din_latched
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_CLEAR
    SLICE_X48Y201.SR     net (fanout=3)        0.327   U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/iCLR
    SLICE_X48Y201.CLK    Trck                  0.212   U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/iDIN<1>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_DOUT1
    -------------------------------------------------  ---------------------------
    Total                                      2.736ns (0.600ns logic, 2.136ns route)
                                                       (21.9% logic, 78.1% route)

--------------------------------------------------------------------------------
Delay (setup path):     2.672ns (data path - clock path skew + uncertainty)
  Source:               U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[10].I_NE0.U_TARGET (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_DOUT1 (FF)
  Data Path Delay:      2.637ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising
  Destination Clock:    adc_clk_out1_BUFG rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[10].I_NE0.U_TARGET to U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_DOUT1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y187.CQ     Tcko                  0.259   U_icon_pro/U0/U_ICON/U_CMD/iTARGET<11>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[10].I_NE0.U_TARGET
    SLICE_X42Y200.C2     net (fanout=8)        0.930   U_icon_pro/U0/U_ICON/U_CMD/iTARGET<10>
    SLICE_X42Y200.C      Tilo                  0.043   U_ila_pro_0/U0/I_NO_D.U_ILA/iARM
                                                       U_icon_pro/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[9].U_LUT
    SLICE_X46Y201.B2     net (fanout=1)        0.529   U_icon_pro/U0/U_ICON/iCOMMAND_SEL<9>
    SLICE_X46Y201.B      Tilo                  0.043   U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/din_latched
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_LCE
    SLICE_X46Y201.A4     net (fanout=4)        0.251   icon_control0<13>
    SLICE_X46Y201.A      Tilo                  0.043   U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/din_latched
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_CLEAR
    SLICE_X48Y201.SR     net (fanout=3)        0.327   U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/iCLR
    SLICE_X48Y201.CLK    Trck                  0.212   U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/iDIN<1>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_DOUT1
    -------------------------------------------------  ---------------------------
    Total                                      2.637ns (0.600ns logic, 2.037ns route)
                                                       (22.8% logic, 77.2% route)

--------------------------------------------------------------------------------
Delay (setup path):     2.663ns (data path - clock path skew + uncertainty)
  Source:               U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_DOUT1 (FF)
  Data Path Delay:      2.628ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising
  Destination Clock:    adc_clk_out1_BUFG rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET to U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_DOUT1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y185.AQ     Tcko                  0.259   U_icon_pro/U0/U_ICON/iCORE_ID<3>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET
    SLICE_X38Y186.D1     net (fanout=4)        0.479   U_icon_pro/U0/U_ICON/iCORE_ID<0>
    SLICE_X38Y186.D      Tilo                  0.043   U_icon_pro/U0/U_ICON/iCORE_ID_SEL<0>
                                                       U_icon_pro/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT
    SLICE_X46Y201.B1     net (fanout=10)       0.971   U_icon_pro/U0/U_ICON/iCORE_ID_SEL<0>
    SLICE_X46Y201.B      Tilo                  0.043   U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/din_latched
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_LCE
    SLICE_X46Y201.A4     net (fanout=4)        0.251   icon_control0<13>
    SLICE_X46Y201.A      Tilo                  0.043   U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/din_latched
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_CLEAR
    SLICE_X48Y201.SR     net (fanout=3)        0.327   U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/iCLR
    SLICE_X48Y201.CLK    Trck                  0.212   U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/iDIN<1>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_DOUT1
    -------------------------------------------------  ---------------------------
    Total                                      2.628ns (0.600ns logic, 2.028ns route)
                                                       (22.8% logic, 77.2% route)

--------------------------------------------------------------------------------

Hold Paths: PATH "TS_J_TO_D_path" TIG;
--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[7].U_iCAP_ADDR (SLICE_X33Y219.D5), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      0.118ns (datapath - clock path skew - uncertainty)
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[7].U_SEL (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[7].U_iCAP_ADDR (FF)
  Data Path Delay:      0.153ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising
  Destination Clock:    adc_clk_out1_BUFG rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[7].U_SEL to U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[7].U_iCAP_ADDR
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y219.DQ     Tcko                  0.100   U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec<8>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[7].U_SEL
    SLICE_X33Y219.D5     net (fanout=2)        0.086   U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec<8>
    SLICE_X33Y219.CLK    Tah         (-Th)     0.033   U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/iCAP_ADDR<7>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[7].U_CAP_ADDR_MUX
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[7].U_iCAP_ADDR
    -------------------------------------------------  ---------------------------
    Total                                      0.153ns (0.067ns logic, 0.086ns route)
                                                       (43.8% logic, 56.2% route)

--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[0].U_iCAP_ADDR (SLICE_X32Y216.A5), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      0.124ns (datapath - clock path skew - uncertainty)
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[0].U_SEL (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[0].U_iCAP_ADDR (FF)
  Data Path Delay:      0.159ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising
  Destination Clock:    adc_clk_out1_BUFG rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[0].U_SEL to U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[0].U_iCAP_ADDR
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y216.AQ     Tcko                  0.100   U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec<4>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[0].U_SEL
    SLICE_X32Y216.A5     net (fanout=2)        0.091   U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec<1>
    SLICE_X32Y216.CLK    Tah         (-Th)     0.032   U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/iCAP_ADDR<3>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[0].U_CAP_ADDR_MUX
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[0].U_iCAP_ADDR
    -------------------------------------------------  ---------------------------
    Total                                      0.159ns (0.068ns logic, 0.091ns route)
                                                       (42.8% logic, 57.2% route)

--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[3].U_iCAP_ADDR (SLICE_X32Y216.D5), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      0.123ns (datapath - clock path skew - uncertainty)
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[3].U_SEL (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[3].U_iCAP_ADDR (FF)
  Data Path Delay:      0.158ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising
  Destination Clock:    adc_clk_out1_BUFG rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[3].U_SEL to U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[3].U_iCAP_ADDR
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y216.DQ     Tcko                  0.100   U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec<4>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[3].U_SEL
    SLICE_X32Y216.D5     net (fanout=2)        0.091   U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec<4>
    SLICE_X32Y216.CLK    Tah         (-Th)     0.033   U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/iCAP_ADDR<3>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[3].U_CAP_ADDR_MUX
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[3].U_iCAP_ADDR
    -------------------------------------------------  ---------------------------
    Total                                      0.158ns (0.067ns logic, 0.091ns route)
                                                       (42.4% logic, 57.6% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_D_TO_J_path" TIG;

 225 paths analyzed, 210 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO (SLICE_X46Y205.A5), 10 paths
--------------------------------------------------------------------------------
Delay (setup path):     1.824ns (data path - clock path skew + uncertainty)
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/G_NS[0].U_NSQ (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO (FF)
  Data Path Delay:      1.789ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         adc_clk_out1_BUFG rising
  Destination Clock:    icon_control0<0> rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/G_NS[0].U_NSQ to U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y216.AQ     Tcko                  0.223   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/NS_dstat<3>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/G_NS[0].U_NSQ
    SLICE_X39Y216.B1     net (fanout=1)        0.540   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/NS_dstat<0>
    SLICE_X39Y216.B      Tilo                  0.043   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/NS_dstat<3>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX4/U_CS_MUX/I3.U_MUX8/Mmux_O_4
    SLICE_X39Y217.A3     net (fanout=1)        0.341   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX4/U_CS_MUX/I3.U_MUX8/Mmux_O_4
    SLICE_X39Y217.A      Tilo                  0.043   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/NS_dstat<9>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O114
    SLICE_X46Y205.A5     net (fanout=1)        0.620   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O113
    SLICE_X46Y205.CLK    Tas                  -0.021   U_ila_pro_0/U0/I_NO_D.U_ILA/iSTAT_DOUT
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O115
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    -------------------------------------------------  ---------------------------
    Total                                      1.789ns (0.288ns logic, 1.501ns route)
                                                       (16.1% logic, 83.9% route)

--------------------------------------------------------------------------------
Delay (setup path):     1.813ns (data path - clock path skew + uncertainty)
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/G_NS[4].U_NSQ (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO (FF)
  Data Path Delay:      1.778ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         adc_clk_out1_BUFG rising
  Destination Clock:    icon_control0<0> rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/G_NS[4].U_NSQ to U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y218.AQ     Tcko                  0.223   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/NS_dstat<7>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/G_NS[4].U_NSQ
    SLICE_X39Y218.A1     net (fanout=1)        0.438   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/NS_dstat<4>
    SLICE_X39Y218.A      Tilo                  0.043   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/NS_dstat<7>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX4/U_CS_MUX/I3.U_MUX8/Mmux_O_3
    SLICE_X39Y217.A2     net (fanout=1)        0.432   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX4/U_CS_MUX/I3.U_MUX8/Mmux_O_3
    SLICE_X39Y217.A      Tilo                  0.043   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/NS_dstat<9>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O114
    SLICE_X46Y205.A5     net (fanout=1)        0.620   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O113
    SLICE_X46Y205.CLK    Tas                  -0.021   U_ila_pro_0/U0/I_NO_D.U_ILA/iSTAT_DOUT
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O115
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    -------------------------------------------------  ---------------------------
    Total                                      1.778ns (0.288ns logic, 1.490ns route)
                                                       (16.2% logic, 83.8% route)

--------------------------------------------------------------------------------
Delay (setup path):     1.725ns (data path - clock path skew + uncertainty)
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/G_NS[5].U_NSQ (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO (FF)
  Data Path Delay:      1.690ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         adc_clk_out1_BUFG rising
  Destination Clock:    icon_control0<0> rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/G_NS[5].U_NSQ to U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y218.BQ     Tcko                  0.223   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/NS_dstat<7>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/G_NS[5].U_NSQ
    SLICE_X39Y218.A2     net (fanout=1)        0.350   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/NS_dstat<5>
    SLICE_X39Y218.A      Tilo                  0.043   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/NS_dstat<7>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX4/U_CS_MUX/I3.U_MUX8/Mmux_O_3
    SLICE_X39Y217.A2     net (fanout=1)        0.432   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX4/U_CS_MUX/I3.U_MUX8/Mmux_O_3
    SLICE_X39Y217.A      Tilo                  0.043   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/NS_dstat<9>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O114
    SLICE_X46Y205.A5     net (fanout=1)        0.620   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O113
    SLICE_X46Y205.CLK    Tas                  -0.021   U_ila_pro_0/U0/I_NO_D.U_ILA/iSTAT_DOUT
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O115
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    -------------------------------------------------  ---------------------------
    Total                                      1.690ns (0.288ns logic, 1.402ns route)
                                                       (17.0% logic, 83.0% route)

--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO (SLICE_X46Y205.A4), 7 paths
--------------------------------------------------------------------------------
Delay (setup path):     1.579ns (data path - clock path skew + uncertainty)
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_ARM (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO (FF)
  Data Path Delay:      1.544ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         adc_clk_out1_BUFG rising
  Destination Clock:    icon_control0<0> rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_ARM to U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y201.DQ     Tcko                  0.223   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/ARM_dstat
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_ARM
    SLICE_X42Y205.A1     net (fanout=2)        0.562   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/ARM_dstat
    SLICE_X42Y205.A      Tilo                  0.043   U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/POR
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O19
    SLICE_X46Y205.B3     net (fanout=1)        0.450   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O18
    SLICE_X46Y205.B      Tilo                  0.043   U_ila_pro_0/U0/I_NO_D.U_ILA/iSTAT_DOUT
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O112
    SLICE_X46Y205.A4     net (fanout=1)        0.244   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O111
    SLICE_X46Y205.CLK    Tas                  -0.021   U_ila_pro_0/U0/I_NO_D.U_ILA/iSTAT_DOUT
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O115
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    -------------------------------------------------  ---------------------------
    Total                                      1.544ns (0.288ns logic, 1.256ns route)
                                                       (18.7% logic, 81.3% route)

--------------------------------------------------------------------------------
Delay (setup path):     1.526ns (data path - clock path skew + uncertainty)
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_RISING (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO (FF)
  Data Path Delay:      1.491ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         adc_clk_out1_BUFG rising
  Destination Clock:    icon_control0<0> rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_RISING to U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y203.CMUX   Tshcko                0.285   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/ACT_dstat
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_RISING
    SLICE_X46Y205.C1     net (fanout=1)        0.540   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/ACT_dstat
    SLICE_X46Y205.CMUX   Tilo                  0.239   U_ila_pro_0/U0/I_NO_D.U_ILA/iSTAT_DOUT
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O111_G
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O111
    SLICE_X46Y205.B5     net (fanout=1)        0.161   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O110
    SLICE_X46Y205.B      Tilo                  0.043   U_ila_pro_0/U0/I_NO_D.U_ILA/iSTAT_DOUT
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O112
    SLICE_X46Y205.A4     net (fanout=1)        0.244   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O111
    SLICE_X46Y205.CLK    Tas                  -0.021   U_ila_pro_0/U0/I_NO_D.U_ILA/iSTAT_DOUT
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O115
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    -------------------------------------------------  ---------------------------
    Total                                      1.491ns (0.546ns logic, 0.945ns route)
                                                       (36.6% logic, 63.4% route)

--------------------------------------------------------------------------------
Delay (setup path):     1.417ns (data path - clock path skew + uncertainty)
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_ECR (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO (FF)
  Data Path Delay:      1.382ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         adc_clk_out1_BUFG rising
  Destination Clock:    icon_control0<0> rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_ECR to U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y207.AQ     Tcko                  0.223   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/EXTCAP_READY_dstat
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_ECR
    SLICE_X49Y207.D4     net (fanout=1)        0.319   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/EXTCAP_READY_dstat
    SLICE_X49Y207.D      Tilo                  0.043   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/EXTCAP_READY_dstat
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O18
    SLICE_X46Y205.B1     net (fanout=1)        0.531   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O17
    SLICE_X46Y205.B      Tilo                  0.043   U_ila_pro_0/U0/I_NO_D.U_ILA/iSTAT_DOUT
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O112
    SLICE_X46Y205.A4     net (fanout=1)        0.244   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O111
    SLICE_X46Y205.CLK    Tas                  -0.021   U_ila_pro_0/U0/I_NO_D.U_ILA/iSTAT_DOUT
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O115
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    -------------------------------------------------  ---------------------------
    Total                                      1.382ns (0.288ns logic, 1.094ns route)
                                                       (20.8% logic, 79.2% route)

--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCE/I_YESLUT6.U_SRLC16E (SLICE_X46Y219.C4), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     1.453ns (data path)
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/F_NO_TCMC.U_FDR (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCE/I_YESLUT6.U_SRLC16E (FF)
  Data Path Delay:      1.453ns (Levels of Logic = 0)
  Source Clock:         adc_clk_out1_BUFG rising at 0.000ns

  Maximum Data Path at Slow Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/F_NO_TCMC.U_FDR to U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCE/I_YESLUT6.U_SRLC16E
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y204.BQ     Tcko                  0.223   U_ila_pro_0/U0/I_NO_D.U_ILA/iTRIGGER
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/F_NO_TCMC.U_FDR
    SLICE_X46Y219.C4     net (fanout=20)       1.230   U_ila_pro_0/U0/I_NO_D.U_ILA/iTRIGGER
    -------------------------------------------------  ---------------------------
    Total                                      1.453ns (0.223ns logic, 1.230ns route)
                                                       (15.3% logic, 84.7% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_adc_clk_out1 = PERIOD TIMEGRP "adc_clk_out1" 3.2 ns HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 541058 paths analyzed, 11694 endpoints analyzed, 291 failing endpoints
 291 timing errors detected. (291 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   5.728ns.
--------------------------------------------------------------------------------

Paths for end point ADC_DATA_RX_Inst/Diff_To_Single_Inst/loop0[5].IDDR_chBHD (ILOGIC_X0Y102.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     -1.264ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ADC_DATA_RX_Inst/count_clr_dly2 (FF)
  Destination:          ADC_DATA_RX_Inst/Diff_To_Single_Inst/loop0[5].IDDR_chBHD (FF)
  Requirement:          1.600ns
  Data Path Delay:      2.942ns (Levels of Logic = 1)
  Clock Path Skew:      0.113ns (1.351 - 1.238)
  Source Clock:         adc_clk_out1_BUFG rising at 0.000ns
  Destination Clock:    adc_clk_out1_BUFG falling at 1.600ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ADC_DATA_RX_Inst/count_clr_dly2 to ADC_DATA_RX_Inst/Diff_To_Single_Inst/loop0[5].IDDR_chBHD
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y198.BQ      Tcko                  0.259   ADC_DATA_RX_Inst/count_clr_dly2
                                                       ADC_DATA_RX_Inst/count_clr_dly2
    SLICE_X0Y198.B6      net (fanout=5)        0.194   ADC_DATA_RX_Inst/count_clr_dly2
    SLICE_X0Y198.B       Tilo                  0.043   trig_sel<3>
                                                       ADC_DATA_RX_Inst/Diff_To_Single_Inst/rx_reset_INV_484_o1_INV_0
    ILOGIC_X0Y102.SR     net (fanout=64)       1.840   ADC_DATA_RX_Inst/Diff_To_Single_Inst/rx_reset_INV_484_o
    ILOGIC_X0Y102.CLKB   Tisrck                0.606   ADC_DATA_RX_Inst/Diff_To_Single_Inst/rx_chBHD_l<5>
                                                       ADC_DATA_RX_Inst/Diff_To_Single_Inst/loop0[5].IDDR_chBHD
    -------------------------------------------------  ---------------------------
    Total                                      2.942ns (0.908ns logic, 2.034ns route)
                                                       (30.9% logic, 69.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.336ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ADC_DATA_RX_Inst/count_clr_dly2 (FF)
  Destination:          ADC_DATA_RX_Inst/Diff_To_Single_Inst/loop0[5].IDDR_chBHD (FF)
  Requirement:          3.200ns
  Data Path Delay:      2.942ns (Levels of Logic = 1)
  Clock Path Skew:      0.113ns (1.351 - 1.238)
  Source Clock:         adc_clk_out1_BUFG rising at 0.000ns
  Destination Clock:    adc_clk_out1_BUFG rising at 3.200ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ADC_DATA_RX_Inst/count_clr_dly2 to ADC_DATA_RX_Inst/Diff_To_Single_Inst/loop0[5].IDDR_chBHD
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y198.BQ      Tcko                  0.259   ADC_DATA_RX_Inst/count_clr_dly2
                                                       ADC_DATA_RX_Inst/count_clr_dly2
    SLICE_X0Y198.B6      net (fanout=5)        0.194   ADC_DATA_RX_Inst/count_clr_dly2
    SLICE_X0Y198.B       Tilo                  0.043   trig_sel<3>
                                                       ADC_DATA_RX_Inst/Diff_To_Single_Inst/rx_reset_INV_484_o1_INV_0
    ILOGIC_X0Y102.SR     net (fanout=64)       1.840   ADC_DATA_RX_Inst/Diff_To_Single_Inst/rx_reset_INV_484_o
    ILOGIC_X0Y102.CLK    Tisrck                0.606   ADC_DATA_RX_Inst/Diff_To_Single_Inst/rx_chBHD_l<5>
                                                       ADC_DATA_RX_Inst/Diff_To_Single_Inst/loop0[5].IDDR_chBHD
    -------------------------------------------------  ---------------------------
    Total                                      2.942ns (0.908ns logic, 2.034ns route)
                                                       (30.9% logic, 69.1% route)

--------------------------------------------------------------------------------

Paths for end point ADC_DATA_RX_Inst/Diff_To_Single_Inst/loop0[6].IDDR_chBHD (ILOGIC_X0Y106.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     -1.254ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ADC_DATA_RX_Inst/count_clr_dly2 (FF)
  Destination:          ADC_DATA_RX_Inst/Diff_To_Single_Inst/loop0[6].IDDR_chBHD (FF)
  Requirement:          1.600ns
  Data Path Delay:      2.930ns (Levels of Logic = 1)
  Clock Path Skew:      0.111ns (1.349 - 1.238)
  Source Clock:         adc_clk_out1_BUFG rising at 0.000ns
  Destination Clock:    adc_clk_out1_BUFG falling at 1.600ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ADC_DATA_RX_Inst/count_clr_dly2 to ADC_DATA_RX_Inst/Diff_To_Single_Inst/loop0[6].IDDR_chBHD
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y198.BQ      Tcko                  0.259   ADC_DATA_RX_Inst/count_clr_dly2
                                                       ADC_DATA_RX_Inst/count_clr_dly2
    SLICE_X0Y198.B6      net (fanout=5)        0.194   ADC_DATA_RX_Inst/count_clr_dly2
    SLICE_X0Y198.B       Tilo                  0.043   trig_sel<3>
                                                       ADC_DATA_RX_Inst/Diff_To_Single_Inst/rx_reset_INV_484_o1_INV_0
    ILOGIC_X0Y106.SR     net (fanout=64)       1.828   ADC_DATA_RX_Inst/Diff_To_Single_Inst/rx_reset_INV_484_o
    ILOGIC_X0Y106.CLKB   Tisrck                0.606   ADC_DATA_RX_Inst/Diff_To_Single_Inst/rx_chBHD_l<6>
                                                       ADC_DATA_RX_Inst/Diff_To_Single_Inst/loop0[6].IDDR_chBHD
    -------------------------------------------------  ---------------------------
    Total                                      2.930ns (0.908ns logic, 2.022ns route)
                                                       (31.0% logic, 69.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.346ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ADC_DATA_RX_Inst/count_clr_dly2 (FF)
  Destination:          ADC_DATA_RX_Inst/Diff_To_Single_Inst/loop0[6].IDDR_chBHD (FF)
  Requirement:          3.200ns
  Data Path Delay:      2.930ns (Levels of Logic = 1)
  Clock Path Skew:      0.111ns (1.349 - 1.238)
  Source Clock:         adc_clk_out1_BUFG rising at 0.000ns
  Destination Clock:    adc_clk_out1_BUFG rising at 3.200ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ADC_DATA_RX_Inst/count_clr_dly2 to ADC_DATA_RX_Inst/Diff_To_Single_Inst/loop0[6].IDDR_chBHD
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y198.BQ      Tcko                  0.259   ADC_DATA_RX_Inst/count_clr_dly2
                                                       ADC_DATA_RX_Inst/count_clr_dly2
    SLICE_X0Y198.B6      net (fanout=5)        0.194   ADC_DATA_RX_Inst/count_clr_dly2
    SLICE_X0Y198.B       Tilo                  0.043   trig_sel<3>
                                                       ADC_DATA_RX_Inst/Diff_To_Single_Inst/rx_reset_INV_484_o1_INV_0
    ILOGIC_X0Y106.SR     net (fanout=64)       1.828   ADC_DATA_RX_Inst/Diff_To_Single_Inst/rx_reset_INV_484_o
    ILOGIC_X0Y106.CLK    Tisrck                0.606   ADC_DATA_RX_Inst/Diff_To_Single_Inst/rx_chBHD_l<6>
                                                       ADC_DATA_RX_Inst/Diff_To_Single_Inst/loop0[6].IDDR_chBHD
    -------------------------------------------------  ---------------------------
    Total                                      2.930ns (0.908ns logic, 2.022ns route)
                                                       (31.0% logic, 69.0% route)

--------------------------------------------------------------------------------

Paths for end point ADC_DATA_RX_Inst/Diff_To_Single_Inst/loop0[7].IDDR_chBHD (ILOGIC_X0Y108.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     -1.239ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ADC_DATA_RX_Inst/count_clr_dly2 (FF)
  Destination:          ADC_DATA_RX_Inst/Diff_To_Single_Inst/loop0[7].IDDR_chBHD (FF)
  Requirement:          1.600ns
  Data Path Delay:      2.915ns (Levels of Logic = 1)
  Clock Path Skew:      0.111ns (1.349 - 1.238)
  Source Clock:         adc_clk_out1_BUFG rising at 0.000ns
  Destination Clock:    adc_clk_out1_BUFG falling at 1.600ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ADC_DATA_RX_Inst/count_clr_dly2 to ADC_DATA_RX_Inst/Diff_To_Single_Inst/loop0[7].IDDR_chBHD
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y198.BQ      Tcko                  0.259   ADC_DATA_RX_Inst/count_clr_dly2
                                                       ADC_DATA_RX_Inst/count_clr_dly2
    SLICE_X0Y198.B6      net (fanout=5)        0.194   ADC_DATA_RX_Inst/count_clr_dly2
    SLICE_X0Y198.B       Tilo                  0.043   trig_sel<3>
                                                       ADC_DATA_RX_Inst/Diff_To_Single_Inst/rx_reset_INV_484_o1_INV_0
    ILOGIC_X0Y108.SR     net (fanout=64)       1.813   ADC_DATA_RX_Inst/Diff_To_Single_Inst/rx_reset_INV_484_o
    ILOGIC_X0Y108.CLKB   Tisrck                0.606   ADC_DATA_RX_Inst/Diff_To_Single_Inst/rx_chBHD_l<7>
                                                       ADC_DATA_RX_Inst/Diff_To_Single_Inst/loop0[7].IDDR_chBHD
    -------------------------------------------------  ---------------------------
    Total                                      2.915ns (0.908ns logic, 2.007ns route)
                                                       (31.1% logic, 68.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.361ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ADC_DATA_RX_Inst/count_clr_dly2 (FF)
  Destination:          ADC_DATA_RX_Inst/Diff_To_Single_Inst/loop0[7].IDDR_chBHD (FF)
  Requirement:          3.200ns
  Data Path Delay:      2.915ns (Levels of Logic = 1)
  Clock Path Skew:      0.111ns (1.349 - 1.238)
  Source Clock:         adc_clk_out1_BUFG rising at 0.000ns
  Destination Clock:    adc_clk_out1_BUFG rising at 3.200ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ADC_DATA_RX_Inst/count_clr_dly2 to ADC_DATA_RX_Inst/Diff_To_Single_Inst/loop0[7].IDDR_chBHD
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y198.BQ      Tcko                  0.259   ADC_DATA_RX_Inst/count_clr_dly2
                                                       ADC_DATA_RX_Inst/count_clr_dly2
    SLICE_X0Y198.B6      net (fanout=5)        0.194   ADC_DATA_RX_Inst/count_clr_dly2
    SLICE_X0Y198.B       Tilo                  0.043   trig_sel<3>
                                                       ADC_DATA_RX_Inst/Diff_To_Single_Inst/rx_reset_INV_484_o1_INV_0
    ILOGIC_X0Y108.SR     net (fanout=64)       1.813   ADC_DATA_RX_Inst/Diff_To_Single_Inst/rx_reset_INV_484_o
    ILOGIC_X0Y108.CLK    Tisrck                0.606   ADC_DATA_RX_Inst/Diff_To_Single_Inst/rx_chBHD_l<7>
                                                       ADC_DATA_RX_Inst/Diff_To_Single_Inst/loop0[7].IDDR_chBHD
    -------------------------------------------------  ---------------------------
    Total                                      2.915ns (0.908ns logic, 2.007ns route)
                                                       (31.1% logic, 68.9% route)

--------------------------------------------------------------------------------

Hold Paths: TS_adc_clk_out1 = PERIOD TIMEGRP "adc_clk_out1" 3.2 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point _i000008/FIFO_addr_in_Inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram (RAMB18_X2Y42.DIADI8), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.004ns (requirement - (clock path skew + uncertainty - data path))
  Source:               _i000008/app_cmd_r,app_addr_r_21 (FF)
  Destination:          _i000008/FIFO_addr_in_Inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.139ns (Levels of Logic = 0)
  Clock Path Skew:      0.135ns (0.705 - 0.570)
  Source Clock:         adc_clk_out1_BUFG rising at 3.200ns
  Destination Clock:    adc_clk_out1_BUFG rising at 3.200ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: _i000008/app_cmd_r,app_addr_r_21 to _i000008/FIFO_addr_in_Inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y93.AQ      Tcko                  0.100   _i000008/app_cmd_r,app_addr_r<24>
                                                       _i000008/app_cmd_r,app_addr_r_21
    RAMB18_X2Y42.DIADI8  net (fanout=1)        0.335   _i000008/app_cmd_r,app_addr_r<21>
    RAMB18_X2Y42.WRCLK   Trckd_DIA   (-Th)     0.296   _i000008/FIFO_addr_in_Inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram
                                                       _i000008/FIFO_addr_in_Inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram
    -------------------------------------------------  ---------------------------
    Total                                      0.139ns (-0.196ns logic, 0.335ns route)
                                                       (-141.0% logic, 241.0% route)

--------------------------------------------------------------------------------

Paths for end point _i000008/FIFO_addr_in_Inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram (RAMB18_X2Y42.DIADI10), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.007ns (requirement - (clock path skew + uncertainty - data path))
  Source:               _i000008/app_cmd_r,app_addr_r_19 (FF)
  Destination:          _i000008/FIFO_addr_in_Inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.142ns (Levels of Logic = 0)
  Clock Path Skew:      0.135ns (0.705 - 0.570)
  Source Clock:         adc_clk_out1_BUFG rising at 3.200ns
  Destination Clock:    adc_clk_out1_BUFG rising at 3.200ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: _i000008/app_cmd_r,app_addr_r_19 to _i000008/FIFO_addr_in_Inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y93.CQ      Tcko                  0.100   _i000008/app_cmd_r,app_addr_r<20>
                                                       _i000008/app_cmd_r,app_addr_r_19
    RAMB18_X2Y42.DIADI10 net (fanout=1)        0.338   _i000008/app_cmd_r,app_addr_r<19>
    RAMB18_X2Y42.WRCLK   Trckd_DIA   (-Th)     0.296   _i000008/FIFO_addr_in_Inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram
                                                       _i000008/FIFO_addr_in_Inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram
    -------------------------------------------------  ---------------------------
    Total                                      0.142ns (-0.196ns logic, 0.338ns route)
                                                       (-138.0% logic, 238.0% route)

--------------------------------------------------------------------------------

Paths for end point _i000008/FIFO_addr_in_Inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram (RAMB18_X2Y42.DIADI4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.009ns (requirement - (clock path skew + uncertainty - data path))
  Source:               _i000008/app_cmd_r,app_addr_r_25 (FF)
  Destination:          _i000008/FIFO_addr_in_Inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.147ns (Levels of Logic = 0)
  Clock Path Skew:      0.138ns (0.705 - 0.567)
  Source Clock:         adc_clk_out1_BUFG rising at 3.200ns
  Destination Clock:    adc_clk_out1_BUFG rising at 3.200ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: _i000008/app_cmd_r,app_addr_r_25 to _i000008/FIFO_addr_in_Inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y92.AQ      Tcko                  0.100   _i000008/app_cmd_r,app_addr_r<26>
                                                       _i000008/app_cmd_r,app_addr_r_25
    RAMB18_X2Y42.DIADI4  net (fanout=1)        0.343   _i000008/app_cmd_r,app_addr_r<25>
    RAMB18_X2Y42.WRCLK   Trckd_DIA   (-Th)     0.296   _i000008/FIFO_addr_in_Inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram
                                                       _i000008/FIFO_addr_in_Inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram
    -------------------------------------------------  ---------------------------
    Total                                      0.147ns (-0.196ns logic, 0.343ns route)
                                                       (-133.3% logic, 233.3% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_adc_clk_out1 = PERIOD TIMEGRP "adc_clk_out1" 3.2 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 1.105ns (period - min period limit)
  Period: 3.200ns
  Min period limit: 2.095ns (477.327MHz) (Trper_CLKA)
  Physical resource: ADC_DATA_RX_Inst/scan_inst0/fifo_scan_inst0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram/CLKARDCLKL
  Logical resource: ADC_DATA_RX_Inst/scan_inst0/fifo_scan_inst0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram/CLKARDCLKL
  Location pin: RAMB36_X2Y31.CLKARDCLKL
  Clock network: adc_clk_out1_BUFG
--------------------------------------------------------------------------------
Slack: 1.105ns (period - min period limit)
  Period: 3.200ns
  Min period limit: 2.095ns (477.327MHz) (Trper_CLKA)
  Physical resource: ADC_DATA_RX_Inst/scan_inst0/fifo_scan_inst0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram/CLKARDCLKU
  Logical resource: ADC_DATA_RX_Inst/scan_inst0/fifo_scan_inst0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram/CLKARDCLKU
  Location pin: RAMB36_X2Y31.CLKARDCLKU
  Clock network: adc_clk_out1_BUFG
--------------------------------------------------------------------------------
Slack: 1.105ns (period - min period limit)
  Period: 3.200ns
  Min period limit: 2.095ns (477.327MHz) (Trper_CLKB)
  Physical resource: ADC_DATA_RX_Inst/scan_inst0/fifo_scan_inst0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram/CLKBWRCLKL
  Logical resource: ADC_DATA_RX_Inst/scan_inst0/fifo_scan_inst0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram/CLKBWRCLKL
  Location pin: RAMB36_X2Y31.CLKBWRCLKL
  Clock network: adc_clk_out1_BUFG
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_adc_clk_out2 = PERIOD TIMEGRP "adc_clk_out2" 3.2 ns HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 64 paths analyzed, 64 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   2.084ns.
--------------------------------------------------------------------------------

Paths for end point ADC_DATA_RX_Inst/Diff_To_Single_Inst/Mshreg_data_rx_D_out_10 (SLICE_X12Y80.CX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     1.116ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ADC_DATA_RX_Inst/Diff_To_Single_Inst/loop0[2].IDDR_chDLD (FF)
  Destination:          ADC_DATA_RX_Inst/Diff_To_Single_Inst/Mshreg_data_rx_D_out_10 (FF)
  Requirement:          3.200ns
  Data Path Delay:      1.821ns (Levels of Logic = 0)
  Clock Path Skew:      -0.228ns (0.614 - 0.842)
  Source Clock:         adc_clk_out2_BUFG rising at 0.000ns
  Destination Clock:    adc_clk_out2_BUFG rising at 3.200ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ADC_DATA_RX_Inst/Diff_To_Single_Inst/loop0[2].IDDR_chDLD to ADC_DATA_RX_Inst/Diff_To_Single_Inst/Mshreg_data_rx_D_out_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y60.Q2      Tickq                 0.435   ADC_DATA_RX_Inst/Diff_To_Single_Inst/rx_chDLD_l<2>
                                                       ADC_DATA_RX_Inst/Diff_To_Single_Inst/loop0[2].IDDR_chDLD
    SLICE_X12Y80.CX      net (fanout=1)        1.339   ADC_DATA_RX_Inst/Diff_To_Single_Inst/rx_chDLD_h<2>
    SLICE_X12Y80.CLK     Tds                   0.047   ADC_DATA_RX_Inst/data_rx_D_out<11>
                                                       ADC_DATA_RX_Inst/Diff_To_Single_Inst/Mshreg_data_rx_D_out_10
    -------------------------------------------------  ---------------------------
    Total                                      1.821ns (0.482ns logic, 1.339ns route)
                                                       (26.5% logic, 73.5% route)

--------------------------------------------------------------------------------

Paths for end point ADC_DATA_RX_Inst/Diff_To_Single_Inst/Mshreg_data_rx_D_out_4 (SLICE_X14Y86.AX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     1.138ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ADC_DATA_RX_Inst/Diff_To_Single_Inst/loop0[4].IDDR_chDLD (FF)
  Destination:          ADC_DATA_RX_Inst/Diff_To_Single_Inst/Mshreg_data_rx_D_out_4 (FF)
  Requirement:          3.200ns
  Data Path Delay:      1.804ns (Levels of Logic = 0)
  Clock Path Skew:      -0.223ns (0.619 - 0.842)
  Source Clock:         adc_clk_out2_BUFG rising at 0.000ns
  Destination Clock:    adc_clk_out2_BUFG rising at 3.200ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ADC_DATA_RX_Inst/Diff_To_Single_Inst/loop0[4].IDDR_chDLD to ADC_DATA_RX_Inst/Diff_To_Single_Inst/Mshreg_data_rx_D_out_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y58.Q1      Tickq                 0.435   ADC_DATA_RX_Inst/Diff_To_Single_Inst/rx_chDLD_l<4>
                                                       ADC_DATA_RX_Inst/Diff_To_Single_Inst/loop0[4].IDDR_chDLD
    SLICE_X14Y86.AX      net (fanout=1)        1.338   ADC_DATA_RX_Inst/Diff_To_Single_Inst/rx_chDLD_l<4>
    SLICE_X14Y86.CLK     Tds                   0.031   ADC_DATA_RX_Inst/data_rx_D_out<7>
                                                       ADC_DATA_RX_Inst/Diff_To_Single_Inst/Mshreg_data_rx_D_out_4
    -------------------------------------------------  ---------------------------
    Total                                      1.804ns (0.466ns logic, 1.338ns route)
                                                       (25.8% logic, 74.2% route)

--------------------------------------------------------------------------------

Paths for end point ADC_DATA_RX_Inst/Diff_To_Single_Inst/Mshreg_data_rx_D_out_15 (SLICE_X12Y83.DX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     1.229ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ADC_DATA_RX_Inst/Diff_To_Single_Inst/loop0[7].IDDR_chDLD (FF)
  Destination:          ADC_DATA_RX_Inst/Diff_To_Single_Inst/Mshreg_data_rx_D_out_15 (FF)
  Requirement:          3.200ns
  Data Path Delay:      1.711ns (Levels of Logic = 0)
  Clock Path Skew:      -0.225ns (0.616 - 0.841)
  Source Clock:         adc_clk_out2_BUFG rising at 0.000ns
  Destination Clock:    adc_clk_out2_BUFG rising at 3.200ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ADC_DATA_RX_Inst/Diff_To_Single_Inst/loop0[7].IDDR_chDLD to ADC_DATA_RX_Inst/Diff_To_Single_Inst/Mshreg_data_rx_D_out_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y62.Q2      Tickq                 0.435   ADC_DATA_RX_Inst/Diff_To_Single_Inst/rx_chDLD_l<7>
                                                       ADC_DATA_RX_Inst/Diff_To_Single_Inst/loop0[7].IDDR_chDLD
    SLICE_X12Y83.DX      net (fanout=1)        1.242   ADC_DATA_RX_Inst/Diff_To_Single_Inst/rx_chDLD_h<7>
    SLICE_X12Y83.CLK     Tds                   0.034   ADC_DATA_RX_Inst/data_rx_D_out<15>
                                                       ADC_DATA_RX_Inst/Diff_To_Single_Inst/Mshreg_data_rx_D_out_15
    -------------------------------------------------  ---------------------------
    Total                                      1.711ns (0.469ns logic, 1.242ns route)
                                                       (27.4% logic, 72.6% route)

--------------------------------------------------------------------------------

Hold Paths: TS_adc_clk_out2 = PERIOD TIMEGRP "adc_clk_out2" 3.2 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point ADC_DATA_RX_Inst/Diff_To_Single_Inst/Mshreg_data_rx_C_out_29 (SLICE_X6Y143.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.305ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ADC_DATA_RX_Inst/Diff_To_Single_Inst/loop0[5].IDDR_chCHD (FF)
  Destination:          ADC_DATA_RX_Inst/Diff_To_Single_Inst/Mshreg_data_rx_C_out_29 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.548ns (Levels of Logic = 0)
  Clock Path Skew:      0.243ns (0.827 - 0.584)
  Source Clock:         adc_clk_out2_BUFG rising at 3.200ns
  Destination Clock:    adc_clk_out2_BUFG rising at 3.200ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ADC_DATA_RX_Inst/Diff_To_Single_Inst/loop0[5].IDDR_chCHD to ADC_DATA_RX_Inst/Diff_To_Single_Inst/Mshreg_data_rx_C_out_29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y156.Q2     Tickq                 0.220   ADC_DATA_RX_Inst/Diff_To_Single_Inst/rx_chCHD_l<5>
                                                       ADC_DATA_RX_Inst/Diff_To_Single_Inst/loop0[5].IDDR_chCHD
    SLICE_X6Y143.BX      net (fanout=1)        0.426   ADC_DATA_RX_Inst/Diff_To_Single_Inst/rx_chCHD_h<5>
    SLICE_X6Y143.CLK     Tdh         (-Th)     0.098   ADC_DATA_RX_Inst/data_rx_C_out<31>
                                                       ADC_DATA_RX_Inst/Diff_To_Single_Inst/Mshreg_data_rx_C_out_29
    -------------------------------------------------  ---------------------------
    Total                                      0.548ns (0.122ns logic, 0.426ns route)
                                                       (22.3% logic, 77.7% route)

--------------------------------------------------------------------------------

Paths for end point ADC_DATA_RX_Inst/Diff_To_Single_Inst/Mshreg_data_rx_C_out_31 (SLICE_X6Y143.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.351ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ADC_DATA_RX_Inst/Diff_To_Single_Inst/loop0[7].IDDR_chCHD (FF)
  Destination:          ADC_DATA_RX_Inst/Diff_To_Single_Inst/Mshreg_data_rx_C_out_31 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.594ns (Levels of Logic = 0)
  Clock Path Skew:      0.243ns (0.827 - 0.584)
  Source Clock:         adc_clk_out2_BUFG rising at 3.200ns
  Destination Clock:    adc_clk_out2_BUFG rising at 3.200ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ADC_DATA_RX_Inst/Diff_To_Single_Inst/loop0[7].IDDR_chCHD to ADC_DATA_RX_Inst/Diff_To_Single_Inst/Mshreg_data_rx_C_out_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y158.Q2     Tickq                 0.220   ADC_DATA_RX_Inst/Diff_To_Single_Inst/rx_chCHD_l<7>
                                                       ADC_DATA_RX_Inst/Diff_To_Single_Inst/loop0[7].IDDR_chCHD
    SLICE_X6Y143.DX      net (fanout=1)        0.469   ADC_DATA_RX_Inst/Diff_To_Single_Inst/rx_chCHD_h<7>
    SLICE_X6Y143.CLK     Tdh         (-Th)     0.095   ADC_DATA_RX_Inst/data_rx_C_out<31>
                                                       ADC_DATA_RX_Inst/Diff_To_Single_Inst/Mshreg_data_rx_C_out_31
    -------------------------------------------------  ---------------------------
    Total                                      0.594ns (0.125ns logic, 0.469ns route)
                                                       (21.0% logic, 79.0% route)

--------------------------------------------------------------------------------

Paths for end point ADC_DATA_RX_Inst/Diff_To_Single_Inst/Mshreg_data_rx_C_out_25 (SLICE_X6Y147.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.376ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ADC_DATA_RX_Inst/Diff_To_Single_Inst/loop0[1].IDDR_chCHD (FF)
  Destination:          ADC_DATA_RX_Inst/Diff_To_Single_Inst/Mshreg_data_rx_C_out_25 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.623ns (Levels of Logic = 0)
  Clock Path Skew:      0.247ns (0.828 - 0.581)
  Source Clock:         adc_clk_out2_BUFG rising at 3.200ns
  Destination Clock:    adc_clk_out2_BUFG rising at 3.200ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ADC_DATA_RX_Inst/Diff_To_Single_Inst/loop0[1].IDDR_chCHD to ADC_DATA_RX_Inst/Diff_To_Single_Inst/Mshreg_data_rx_C_out_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y166.Q2     Tickq                 0.220   ADC_DATA_RX_Inst/Diff_To_Single_Inst/rx_chCHD_l<1>
                                                       ADC_DATA_RX_Inst/Diff_To_Single_Inst/loop0[1].IDDR_chCHD
    SLICE_X6Y147.BX      net (fanout=1)        0.501   ADC_DATA_RX_Inst/Diff_To_Single_Inst/rx_chCHD_h<1>
    SLICE_X6Y147.CLK     Tdh         (-Th)     0.098   ADC_DATA_RX_Inst/data_rx_C_out<27>
                                                       ADC_DATA_RX_Inst/Diff_To_Single_Inst/Mshreg_data_rx_C_out_25
    -------------------------------------------------  ---------------------------
    Total                                      0.623ns (0.122ns logic, 0.501ns route)
                                                       (19.6% logic, 80.4% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_adc_clk_out2 = PERIOD TIMEGRP "adc_clk_out2" 3.2 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 1.791ns (period - min period limit)
  Period: 3.200ns
  Min period limit: 1.409ns (709.723MHz) (Tbcper_I(Fmax))
  Physical resource: adc_clk_out2_BUFG/I0
  Logical resource: adc_clk_out2_BUFG/I0
  Location pin: BUFGCTRL_X0Y1.I0
  Clock network: adc_clk_out2
--------------------------------------------------------------------------------
Slack: 1.916ns (period - (min low pulse limit / (low pulse / period)))
  Period: 3.200ns
  Low pulse: 1.600ns
  Low pulse limit: 0.642ns (Tmpw)
  Physical resource: ADC_DATA_RX_Inst/data_rx_C_out<31>/CLK
  Logical resource: ADC_DATA_RX_Inst/Diff_To_Single_Inst/Mshreg_data_rx_C_out_28/CLK
  Location pin: SLICE_X6Y143.CLK
  Clock network: adc_clk_out2_BUFG
--------------------------------------------------------------------------------
Slack: 1.916ns (period - (min high pulse limit / (high pulse / period)))
  Period: 3.200ns
  High pulse: 1.600ns
  High pulse limit: 0.642ns (Tmpw)
  Physical resource: ADC_DATA_RX_Inst/data_rx_C_out<31>/CLK
  Logical resource: ADC_DATA_RX_Inst/Diff_To_Single_Inst/Mshreg_data_rx_C_out_28/CLK
  Location pin: SLICE_X6Y143.CLK
  Clock network: adc_clk_out2_BUFG
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_ISERDES_CLOCK = PERIOD TIMEGRP "TNM_ISERDES_CLK" 2.5 ns 
HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.070ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_ISERDES_CLOCK = PERIOD TIMEGRP "TNM_ISERDES_CLK" 2.5 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 1.430ns (period - min period limit)
  Period: 2.500ns
  Min period limit: 1.070ns (934.579MHz) (Tisper_CLK)
  Physical resource: u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq/CLK
  Logical resource: u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq/CLK
  Location pin: ILOGIC_X1Y10.CLK
  Clock network: u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk
--------------------------------------------------------------------------------
Slack: 1.430ns (period - min period limit)
  Period: 2.500ns
  Min period limit: 1.070ns (934.579MHz) (Tisper_CLKB)
  Physical resource: u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq/CLKB
  Logical resource: u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq/CLKB
  Location pin: ILOGIC_X1Y10.CLKB
  Clock network: u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk
--------------------------------------------------------------------------------
Slack: 1.430ns (period - min period limit)
  Period: 2.500ns
  Min period limit: 1.070ns (934.579MHz) (Tisper_CLK)
  Physical resource: u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[0].iserdes_dq_.iserdesdq/CLK
  Logical resource: u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[0].iserdes_dq_.iserdesdq/CLK
  Location pin: ILOGIC_X1Y101.CLK
  Clock network: u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_MULTICYCLEPATH = MAXDELAY FROM TIMEGRP "TNM_SOURCE_IDLE" 
TO TIMEGRP         "TNM_DEST_ISERDES" TS_ISERDES_CLOCK * 6;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 128 paths analyzed, 64 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   5.460ns.
--------------------------------------------------------------------------------

Paths for end point u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq (ILOGIC_X1Y47.DDLY), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    9.540ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r (FF)
  Destination:          u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq (FF)
  Requirement:          15.000ns
  Data Path Delay:      8.174ns (Levels of Logic = 2)
  Clock Path Skew:      2.955ns (3.611 - 0.656)
  Source Clock:         ui_clk rising
  Destination Clock:    u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk falling at 1.250ns
  Clock Uncertainty:    0.241ns

  Clock Uncertainty:          0.241ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.142ns
    Phase Error (PE):           0.161ns

  Maximum Data Path at Slow Process Corner: u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r to u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X119Y82.BQ     Tcko                  0.223   u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/idle
                                                       u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r
    AK15.IBUFDISABLE     net (fanout=152)      5.717   u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/idle
    AK15.I               Tio_IBUFDISABLE       1.453   ddr3_dq<33>
                                                       u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HP.gen_dq_iobuf[33].u_iobuf_dq/IBUF_IBUFDISABLE
    IDELAY_X1Y47.IDATAIN net (fanout=2)        0.000   u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/in_dq<33>
    IDELAY_X1Y47.DATAOUT Tiddo_IDATAIN         0.666   u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[8].iserdes_dq_.idelaye2
                                                       u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[8].iserdes_dq_.idelaye2
    ILOGIC_X1Y47.DDLY    net (fanout=1)        0.000   u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/data_in_dly<8>
    ILOGIC_X1Y47.CLKB    Tisdck_DDLY_DDR       0.115   u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq
                                                       u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq
    -------------------------------------------------  ---------------------------
    Total                                      8.174ns (2.457ns logic, 5.717ns route)
                                                       (30.1% logic, 69.9% route)

--------------------------------------------------------------------------------
Slack (setup paths):    9.678ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r (FF)
  Destination:          u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq (FF)
  Requirement:          15.000ns
  Data Path Delay:      8.036ns (Levels of Logic = 2)
  Clock Path Skew:      2.955ns (3.611 - 0.656)
  Source Clock:         ui_clk rising
  Destination Clock:    u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk rising at 0.000ns
  Clock Uncertainty:    0.241ns

  Clock Uncertainty:          0.241ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.142ns
    Phase Error (PE):           0.161ns

  Maximum Data Path at Slow Process Corner: u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r to u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X119Y82.BQ     Tcko                  0.223   u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/idle
                                                       u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r
    AK15.IBUFDISABLE     net (fanout=152)      5.717   u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/idle
    AK15.I               Tio_IBUFDISABLE       1.453   ddr3_dq<33>
                                                       u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HP.gen_dq_iobuf[33].u_iobuf_dq/IBUF_IBUFDISABLE
    IDELAY_X1Y47.IDATAIN net (fanout=2)        0.000   u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/in_dq<33>
    IDELAY_X1Y47.DATAOUT Tiddo_IDATAIN         0.666   u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[8].iserdes_dq_.idelaye2
                                                       u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[8].iserdes_dq_.idelaye2
    ILOGIC_X1Y47.DDLY    net (fanout=1)        0.000   u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/data_in_dly<8>
    ILOGIC_X1Y47.CLK     Tisdck_DDLY_DDR      -0.023   u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq
                                                       u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq
    -------------------------------------------------  ---------------------------
    Total                                      8.036ns (2.319ns logic, 5.717ns route)
                                                       (28.9% logic, 71.1% route)

--------------------------------------------------------------------------------

Paths for end point u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq (ILOGIC_X1Y46.DDLY), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    9.633ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r (FF)
  Destination:          u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq (FF)
  Requirement:          15.000ns
  Data Path Delay:      8.081ns (Levels of Logic = 2)
  Clock Path Skew:      2.955ns (3.611 - 0.656)
  Source Clock:         ui_clk rising
  Destination Clock:    u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk falling at 1.250ns
  Clock Uncertainty:    0.241ns

  Clock Uncertainty:          0.241ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.142ns
    Phase Error (PE):           0.161ns

  Maximum Data Path at Slow Process Corner: u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r to u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X119Y82.BQ     Tcko                  0.223   u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/idle
                                                       u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r
    AG15.IBUFDISABLE     net (fanout=152)      5.624   u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/idle
    AG15.I               Tio_IBUFDISABLE       1.453   ddr3_dq<37>
                                                       u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HP.gen_dq_iobuf[37].u_iobuf_dq/IBUF_IBUFDISABLE
    IDELAY_X1Y46.IDATAIN net (fanout=2)        0.000   u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/in_dq<37>
    IDELAY_X1Y46.DATAOUT Tiddo_IDATAIN         0.666   u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[7].iserdes_dq_.idelaye2
                                                       u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[7].iserdes_dq_.idelaye2
    ILOGIC_X1Y46.DDLY    net (fanout=1)        0.000   u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/data_in_dly<7>
    ILOGIC_X1Y46.CLKB    Tisdck_DDLY_DDR       0.115   u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq
                                                       u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq
    -------------------------------------------------  ---------------------------
    Total                                      8.081ns (2.457ns logic, 5.624ns route)
                                                       (30.4% logic, 69.6% route)

--------------------------------------------------------------------------------
Slack (setup paths):    9.771ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r (FF)
  Destination:          u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq (FF)
  Requirement:          15.000ns
  Data Path Delay:      7.943ns (Levels of Logic = 2)
  Clock Path Skew:      2.955ns (3.611 - 0.656)
  Source Clock:         ui_clk rising
  Destination Clock:    u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk rising at 0.000ns
  Clock Uncertainty:    0.241ns

  Clock Uncertainty:          0.241ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.142ns
    Phase Error (PE):           0.161ns

  Maximum Data Path at Slow Process Corner: u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r to u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X119Y82.BQ     Tcko                  0.223   u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/idle
                                                       u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r
    AG15.IBUFDISABLE     net (fanout=152)      5.624   u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/idle
    AG15.I               Tio_IBUFDISABLE       1.453   ddr3_dq<37>
                                                       u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HP.gen_dq_iobuf[37].u_iobuf_dq/IBUF_IBUFDISABLE
    IDELAY_X1Y46.IDATAIN net (fanout=2)        0.000   u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/in_dq<37>
    IDELAY_X1Y46.DATAOUT Tiddo_IDATAIN         0.666   u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[7].iserdes_dq_.idelaye2
                                                       u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[7].iserdes_dq_.idelaye2
    ILOGIC_X1Y46.DDLY    net (fanout=1)        0.000   u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/data_in_dly<7>
    ILOGIC_X1Y46.CLK     Tisdck_DDLY_DDR      -0.023   u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq
                                                       u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq
    -------------------------------------------------  ---------------------------
    Total                                      7.943ns (2.319ns logic, 5.624ns route)
                                                       (29.2% logic, 70.8% route)

--------------------------------------------------------------------------------

Paths for end point u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq (ILOGIC_X1Y45.DDLY), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    9.728ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r (FF)
  Destination:          u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq (FF)
  Requirement:          15.000ns
  Data Path Delay:      7.984ns (Levels of Logic = 2)
  Clock Path Skew:      2.953ns (3.609 - 0.656)
  Source Clock:         ui_clk rising
  Destination Clock:    u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk falling at 1.250ns
  Clock Uncertainty:    0.241ns

  Clock Uncertainty:          0.241ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.142ns
    Phase Error (PE):           0.161ns

  Maximum Data Path at Slow Process Corner: u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r to u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X119Y82.BQ     Tcko                  0.223   u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/idle
                                                       u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r
    AH15.IBUFDISABLE     net (fanout=152)      5.527   u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/idle
    AH15.I               Tio_IBUFDISABLE       1.453   ddr3_dq<39>
                                                       u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HP.gen_dq_iobuf[39].u_iobuf_dq/IBUF_IBUFDISABLE
    IDELAY_X1Y45.IDATAIN net (fanout=2)        0.000   u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/in_dq<39>
    IDELAY_X1Y45.DATAOUT Tiddo_IDATAIN         0.666   u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[6].iserdes_dq_.idelaye2
                                                       u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[6].iserdes_dq_.idelaye2
    ILOGIC_X1Y45.DDLY    net (fanout=1)        0.000   u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/data_in_dly<6>
    ILOGIC_X1Y45.CLKB    Tisdck_DDLY_DDR       0.115   u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq
                                                       u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq
    -------------------------------------------------  ---------------------------
    Total                                      7.984ns (2.457ns logic, 5.527ns route)
                                                       (30.8% logic, 69.2% route)

--------------------------------------------------------------------------------
Slack (setup paths):    9.866ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r (FF)
  Destination:          u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq (FF)
  Requirement:          15.000ns
  Data Path Delay:      7.846ns (Levels of Logic = 2)
  Clock Path Skew:      2.953ns (3.609 - 0.656)
  Source Clock:         ui_clk rising
  Destination Clock:    u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk rising at 0.000ns
  Clock Uncertainty:    0.241ns

  Clock Uncertainty:          0.241ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.142ns
    Phase Error (PE):           0.161ns

  Maximum Data Path at Slow Process Corner: u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r to u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X119Y82.BQ     Tcko                  0.223   u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/idle
                                                       u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r
    AH15.IBUFDISABLE     net (fanout=152)      5.527   u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/idle
    AH15.I               Tio_IBUFDISABLE       1.453   ddr3_dq<39>
                                                       u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HP.gen_dq_iobuf[39].u_iobuf_dq/IBUF_IBUFDISABLE
    IDELAY_X1Y45.IDATAIN net (fanout=2)        0.000   u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/in_dq<39>
    IDELAY_X1Y45.DATAOUT Tiddo_IDATAIN         0.666   u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[6].iserdes_dq_.idelaye2
                                                       u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[6].iserdes_dq_.idelaye2
    ILOGIC_X1Y45.DDLY    net (fanout=1)        0.000   u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/data_in_dly<6>
    ILOGIC_X1Y45.CLK     Tisdck_DDLY_DDR      -0.023   u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq
                                                       u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq
    -------------------------------------------------  ---------------------------
    Total                                      7.846ns (2.319ns logic, 5.527ns route)
                                                       (29.6% logic, 70.4% route)

--------------------------------------------------------------------------------
Hold Paths: TS_MULTICYCLEPATH = MAXDELAY FROM TIMEGRP "TNM_SOURCE_IDLE" TO TIMEGRP         "TNM_DEST_ISERDES" TS_ISERDES_CLOCK * 6;
--------------------------------------------------------------------------------

Paths for end point u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq (ILOGIC_X1Y145.DDLY), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.187ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r (FF)
  Destination:          u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq (FF)
  Requirement:          0.000ns
  Data Path Delay:      2.954ns (Levels of Logic = 2)
  Positive Clock Path Skew: 2.526ns (2.822 - 0.296)
  Source Clock:         ui_clk rising
  Destination Clock:    u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk rising at 0.000ns
  Clock Uncertainty:    0.241ns

  Clock Uncertainty:          0.241ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.142ns
    Phase Error (PE):           0.161ns

  Minimum Data Path at Fast Process Corner: u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r to u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X119Y82.BQ     Tcko                  0.100   u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/idle
                                                       u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r
    AC1.IBUFDISABLE      net (fanout=152)      1.922   u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/idle
    AC1.I                Tio_IBUFDISABLE       0.729   ddr3_dq<3>
                                                       u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HP.gen_dq_iobuf[3].u_iobuf_dq/IBUF_IBUFDISABLE
    IDELAY_X1Y145.IDATAINnet (fanout=2)        0.000   u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/in_dq<3>
    IDELAY_X1Y145.DATAOUTTiddo_IDATAIN         0.264   u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[6].iserdes_dq_.idelaye2
                                                       u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[6].iserdes_dq_.idelaye2
    ILOGIC_X1Y145.DDLY   net (fanout=1)        0.000   u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/data_in_dly<6>
    ILOGIC_X1Y145.CLK    Tisckd_DDLY_DDR(-Th)     0.061   u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq
                                                       u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq
    -------------------------------------------------  ---------------------------
    Total                                      2.954ns (1.032ns logic, 1.922ns route)
                                                       (34.9% logic, 65.1% route)
--------------------------------------------------------------------------------
Slack (hold path):      0.187ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r (FF)
  Destination:          u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq (FF)
  Requirement:          0.000ns
  Data Path Delay:      2.954ns (Levels of Logic = 2)
  Positive Clock Path Skew: 2.526ns (2.822 - 0.296)
  Source Clock:         ui_clk rising
  Destination Clock:    u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk falling at 1.250ns
  Clock Uncertainty:    0.241ns

  Clock Uncertainty:          0.241ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.142ns
    Phase Error (PE):           0.161ns

  Minimum Data Path at Fast Process Corner: u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r to u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X119Y82.BQ     Tcko                  0.100   u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/idle
                                                       u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r
    AC1.IBUFDISABLE      net (fanout=152)      1.922   u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/idle
    AC1.I                Tio_IBUFDISABLE       0.729   ddr3_dq<3>
                                                       u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HP.gen_dq_iobuf[3].u_iobuf_dq/IBUF_IBUFDISABLE
    IDELAY_X1Y145.IDATAINnet (fanout=2)        0.000   u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/in_dq<3>
    IDELAY_X1Y145.DATAOUTTiddo_IDATAIN         0.264   u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[6].iserdes_dq_.idelaye2
                                                       u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[6].iserdes_dq_.idelaye2
    ILOGIC_X1Y145.DDLY   net (fanout=1)        0.000   u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/data_in_dly<6>
    ILOGIC_X1Y145.CLKB   Tisckd_DDLY_DDR(-Th)     0.061   u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq
                                                       u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq
    -------------------------------------------------  ---------------------------
    Total                                      2.954ns (1.032ns logic, 1.922ns route)
                                                       (34.9% logic, 65.1% route)
--------------------------------------------------------------------------------

Paths for end point u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq (ILOGIC_X1Y142.DDLY), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.199ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r (FF)
  Destination:          u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq (FF)
  Requirement:          0.000ns
  Data Path Delay:      2.964ns (Levels of Logic = 2)
  Positive Clock Path Skew: 2.524ns (2.820 - 0.296)
  Source Clock:         ui_clk rising
  Destination Clock:    u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk rising at 0.000ns
  Clock Uncertainty:    0.241ns

  Clock Uncertainty:          0.241ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.142ns
    Phase Error (PE):           0.161ns

  Minimum Data Path at Fast Process Corner: u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r to u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X119Y82.BQ     Tcko                  0.100   u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/idle
                                                       u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r
    AC5.IBUFDISABLE      net (fanout=152)      1.932   u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/idle
    AC5.I                Tio_IBUFDISABLE       0.729   ddr3_dq<1>
                                                       u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HP.gen_dq_iobuf[1].u_iobuf_dq/IBUF_IBUFDISABLE
    IDELAY_X1Y142.IDATAINnet (fanout=2)        0.000   u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/in_dq<1>
    IDELAY_X1Y142.DATAOUTTiddo_IDATAIN         0.264   u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[5].iserdes_dq_.idelaye2
                                                       u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[5].iserdes_dq_.idelaye2
    ILOGIC_X1Y142.DDLY   net (fanout=1)        0.000   u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/data_in_dly<5>
    ILOGIC_X1Y142.CLK    Tisckd_DDLY_DDR(-Th)     0.061   u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq
                                                       u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq
    -------------------------------------------------  ---------------------------
    Total                                      2.964ns (1.032ns logic, 1.932ns route)
                                                       (34.8% logic, 65.2% route)
--------------------------------------------------------------------------------

Paths for end point u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq (ILOGIC_X1Y142.DDLY), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.199ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r (FF)
  Destination:          u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq (FF)
  Requirement:          0.000ns
  Data Path Delay:      2.964ns (Levels of Logic = 2)
  Positive Clock Path Skew: 2.524ns (2.820 - 0.296)
  Source Clock:         ui_clk rising
  Destination Clock:    u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk falling at 1.250ns
  Clock Uncertainty:    0.241ns

  Clock Uncertainty:          0.241ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.142ns
    Phase Error (PE):           0.161ns

  Minimum Data Path at Fast Process Corner: u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r to u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X119Y82.BQ     Tcko                  0.100   u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/idle
                                                       u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r
    AC5.IBUFDISABLE      net (fanout=152)      1.932   u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/idle
    AC5.I                Tio_IBUFDISABLE       0.729   ddr3_dq<1>
                                                       u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HP.gen_dq_iobuf[1].u_iobuf_dq/IBUF_IBUFDISABLE
    IDELAY_X1Y142.IDATAINnet (fanout=2)        0.000   u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/in_dq<1>
    IDELAY_X1Y142.DATAOUTTiddo_IDATAIN         0.264   u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[5].iserdes_dq_.idelaye2
                                                       u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[5].iserdes_dq_.idelaye2
    ILOGIC_X1Y142.DDLY   net (fanout=1)        0.000   u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/data_in_dly<5>
    ILOGIC_X1Y142.CLKB   Tisckd_DDLY_DDR(-Th)     0.061   u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq
                                                       u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq
    -------------------------------------------------  ---------------------------
    Total                                      2.964ns (1.032ns logic, 1.932ns route)
                                                       (34.8% logic, 65.2% route)
--------------------------------------------------------------------------------

Paths for end point u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq (ILOGIC_X1Y141.DDLY), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.241ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r (FF)
  Destination:          u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq (FF)
  Requirement:          0.000ns
  Data Path Delay:      3.006ns (Levels of Logic = 2)
  Positive Clock Path Skew: 2.524ns (2.820 - 0.296)
  Source Clock:         ui_clk rising
  Destination Clock:    u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk rising at 0.000ns
  Clock Uncertainty:    0.241ns

  Clock Uncertainty:          0.241ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.142ns
    Phase Error (PE):           0.161ns

  Minimum Data Path at Fast Process Corner: u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r to u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X119Y82.BQ     Tcko                  0.100   u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/idle
                                                       u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r
    AC4.IBUFDISABLE      net (fanout=152)      1.974   u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/idle
    AC4.I                Tio_IBUFDISABLE       0.729   ddr3_dq<7>
                                                       u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HP.gen_dq_iobuf[7].u_iobuf_dq/IBUF_IBUFDISABLE
    IDELAY_X1Y141.IDATAINnet (fanout=2)        0.000   u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/in_dq<7>
    IDELAY_X1Y141.DATAOUTTiddo_IDATAIN         0.264   u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[4].iserdes_dq_.idelaye2
                                                       u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[4].iserdes_dq_.idelaye2
    ILOGIC_X1Y141.DDLY   net (fanout=1)        0.000   u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/data_in_dly<4>
    ILOGIC_X1Y141.CLK    Tisckd_DDLY_DDR(-Th)     0.061   u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq
                                                       u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq
    -------------------------------------------------  ---------------------------
    Total                                      3.006ns (1.032ns logic, 1.974ns route)
                                                       (34.3% logic, 65.7% route)
--------------------------------------------------------------------------------

Paths for end point u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq (ILOGIC_X1Y141.DDLY), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.241ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r (FF)
  Destination:          u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq (FF)
  Requirement:          0.000ns
  Data Path Delay:      3.006ns (Levels of Logic = 2)
  Positive Clock Path Skew: 2.524ns (2.820 - 0.296)
  Source Clock:         ui_clk rising
  Destination Clock:    u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk falling at 1.250ns
  Clock Uncertainty:    0.241ns

  Clock Uncertainty:          0.241ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.142ns
    Phase Error (PE):           0.161ns

  Minimum Data Path at Fast Process Corner: u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r to u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X119Y82.BQ     Tcko                  0.100   u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/idle
                                                       u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r
    AC4.IBUFDISABLE      net (fanout=152)      1.974   u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/idle
    AC4.I                Tio_IBUFDISABLE       0.729   ddr3_dq<7>
                                                       u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HP.gen_dq_iobuf[7].u_iobuf_dq/IBUF_IBUFDISABLE
    IDELAY_X1Y141.IDATAINnet (fanout=2)        0.000   u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/in_dq<7>
    IDELAY_X1Y141.DATAOUTTiddo_IDATAIN         0.264   u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[4].iserdes_dq_.idelaye2
                                                       u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[4].iserdes_dq_.idelaye2
    ILOGIC_X1Y141.DDLY   net (fanout=1)        0.000   u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/data_in_dly<4>
    ILOGIC_X1Y141.CLKB   Tisckd_DDLY_DDR(-Th)     0.061   u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq
                                                       u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq
    -------------------------------------------------  ---------------------------
    Total                                      3.006ns (1.032ns logic, 1.974ns route)
                                                       (34.3% logic, 65.7% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_MULTICYCLEPATH_DEVICE_TEMP_SYNC = MAXDELAY TO TIMEGRP     
    "TNM_MULTICYCLEPATH_DEVICE_TEMP_SYNC" 20 ns DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 24 paths analyzed, 24 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   5.638ns.
--------------------------------------------------------------------------------

Paths for end point u_ddr3_ctrl/temp_mon_enabled.u_tempmon/device_temp_sync_r1_5 (SLICE_X89Y155.CLK), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  14.362ns (requirement - data path)
  Source:               CLK_10M_IN (PAD)
  Destination:          u_ddr3_ctrl/temp_mon_enabled.u_tempmon/device_temp_sync_r1_5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.638ns (Levels of Logic = 7)

  Maximum Data Path at Slow Process Corner: CLK_10M_IN to u_ddr3_ctrl/temp_mon_enabled.u_tempmon/device_temp_sync_r1_5
    Location                 Delay type         Delay(ns)  Physical Resource
                                                           Logical Resource(s)
    -----------------------------------------------------  -------------------
    F21.I                    Tiopi                 1.501   CLK_10M_IN
                                                           CLK_10M_IN
                                                           CLK_10M_IN_IBUFG
    BUFGCTRL_X0Y30.I0        net (fanout=1)        1.871   CLK_10M_IN_IBUFG
    BUFGCTRL_X0Y30.O         Tbccko_O              0.093   BUFG_inst0
                                                           BUFG_inst0
    MMCME2_ADV_X0Y0.CLKIN1   net (fanout=1)        1.938   SYSCLK_10M
    MMCME2_ADV_X0Y0.CLKOUT0  Tmmcmcko_CLKOUT      -4.511   PLL_inst0/mmcm_adv_inst
                                                           PLL_inst0/mmcm_adv_inst
    BUFGCTRL_X0Y3.I0         net (fanout=1)        2.482   PLL_inst0/clkout0
    BUFGCTRL_X0Y3.O          Tbccko_O              0.093   PLL_inst0/clkout1_buf
                                                           PLL_inst0/clkout1_buf
    PLLE2_ADV_X1Y1.CLKIN1    net (fanout=138)      1.787   clk_200M
    PLLE2_ADV_X1Y1.CLKOUT3   Tpllcko_CLK           0.077   u_ddr3_ctrl/u_ddr3_infrastructure/plle2_i
                                                           u_ddr3_ctrl/u_ddr3_infrastructure/plle2_i
    MMCME2_ADV_X1Y1.CLKIN1   net (fanout=1)        0.838   u_ddr3_ctrl/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1.CLKFBOUT Tmmcmcko_CLKFBOUT    -3.987   u_ddr3_ctrl/u_ddr3_infrastructure/gen_mmcm.mmcm_i
                                                           u_ddr3_ctrl/u_ddr3_infrastructure/gen_mmcm.mmcm_i
    BUFGCTRL_X0Y0.I0         net (fanout=1)        2.130   u_ddr3_ctrl/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0.O          Tbccko_O              0.093   u_ddr3_ctrl/u_ddr3_infrastructure/u_bufg_clkdiv0
                                                           u_ddr3_ctrl/u_ddr3_infrastructure/u_bufg_clkdiv0
    SLICE_X89Y155.CLK        net (fanout=3331)     1.233   ui_clk
    -----------------------------------------------------  ---------------------------
    Total                                          5.638ns (-6.641ns logic, 12.279ns route)

--------------------------------------------------------------------------------

Paths for end point u_ddr3_ctrl/temp_mon_enabled.u_tempmon/device_temp_sync_r1_1 (SLICE_X88Y152.CLK), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  14.362ns (requirement - data path)
  Source:               CLK_10M_IN (PAD)
  Destination:          u_ddr3_ctrl/temp_mon_enabled.u_tempmon/device_temp_sync_r1_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.638ns (Levels of Logic = 7)

  Maximum Data Path at Slow Process Corner: CLK_10M_IN to u_ddr3_ctrl/temp_mon_enabled.u_tempmon/device_temp_sync_r1_1
    Location                 Delay type         Delay(ns)  Physical Resource
                                                           Logical Resource(s)
    -----------------------------------------------------  -------------------
    F21.I                    Tiopi                 1.501   CLK_10M_IN
                                                           CLK_10M_IN
                                                           CLK_10M_IN_IBUFG
    BUFGCTRL_X0Y30.I0        net (fanout=1)        1.871   CLK_10M_IN_IBUFG
    BUFGCTRL_X0Y30.O         Tbccko_O              0.093   BUFG_inst0
                                                           BUFG_inst0
    MMCME2_ADV_X0Y0.CLKIN1   net (fanout=1)        1.938   SYSCLK_10M
    MMCME2_ADV_X0Y0.CLKOUT0  Tmmcmcko_CLKOUT      -4.511   PLL_inst0/mmcm_adv_inst
                                                           PLL_inst0/mmcm_adv_inst
    BUFGCTRL_X0Y3.I0         net (fanout=1)        2.482   PLL_inst0/clkout0
    BUFGCTRL_X0Y3.O          Tbccko_O              0.093   PLL_inst0/clkout1_buf
                                                           PLL_inst0/clkout1_buf
    PLLE2_ADV_X1Y1.CLKIN1    net (fanout=138)      1.787   clk_200M
    PLLE2_ADV_X1Y1.CLKOUT3   Tpllcko_CLK           0.077   u_ddr3_ctrl/u_ddr3_infrastructure/plle2_i
                                                           u_ddr3_ctrl/u_ddr3_infrastructure/plle2_i
    MMCME2_ADV_X1Y1.CLKIN1   net (fanout=1)        0.838   u_ddr3_ctrl/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1.CLKFBOUT Tmmcmcko_CLKFBOUT    -3.987   u_ddr3_ctrl/u_ddr3_infrastructure/gen_mmcm.mmcm_i
                                                           u_ddr3_ctrl/u_ddr3_infrastructure/gen_mmcm.mmcm_i
    BUFGCTRL_X0Y0.I0         net (fanout=1)        2.130   u_ddr3_ctrl/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0.O          Tbccko_O              0.093   u_ddr3_ctrl/u_ddr3_infrastructure/u_bufg_clkdiv0
                                                           u_ddr3_ctrl/u_ddr3_infrastructure/u_bufg_clkdiv0
    SLICE_X88Y152.CLK        net (fanout=3331)     1.233   ui_clk
    -----------------------------------------------------  ---------------------------
    Total                                          5.638ns (-6.641ns logic, 12.279ns route)

--------------------------------------------------------------------------------

Paths for end point u_ddr3_ctrl/temp_mon_enabled.u_tempmon/device_temp_sync_r1_2 (SLICE_X88Y153.CLK), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  14.362ns (requirement - data path)
  Source:               CLK_10M_IN (PAD)
  Destination:          u_ddr3_ctrl/temp_mon_enabled.u_tempmon/device_temp_sync_r1_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.638ns (Levels of Logic = 7)

  Maximum Data Path at Slow Process Corner: CLK_10M_IN to u_ddr3_ctrl/temp_mon_enabled.u_tempmon/device_temp_sync_r1_2
    Location                 Delay type         Delay(ns)  Physical Resource
                                                           Logical Resource(s)
    -----------------------------------------------------  -------------------
    F21.I                    Tiopi                 1.501   CLK_10M_IN
                                                           CLK_10M_IN
                                                           CLK_10M_IN_IBUFG
    BUFGCTRL_X0Y30.I0        net (fanout=1)        1.871   CLK_10M_IN_IBUFG
    BUFGCTRL_X0Y30.O         Tbccko_O              0.093   BUFG_inst0
                                                           BUFG_inst0
    MMCME2_ADV_X0Y0.CLKIN1   net (fanout=1)        1.938   SYSCLK_10M
    MMCME2_ADV_X0Y0.CLKOUT0  Tmmcmcko_CLKOUT      -4.511   PLL_inst0/mmcm_adv_inst
                                                           PLL_inst0/mmcm_adv_inst
    BUFGCTRL_X0Y3.I0         net (fanout=1)        2.482   PLL_inst0/clkout0
    BUFGCTRL_X0Y3.O          Tbccko_O              0.093   PLL_inst0/clkout1_buf
                                                           PLL_inst0/clkout1_buf
    PLLE2_ADV_X1Y1.CLKIN1    net (fanout=138)      1.787   clk_200M
    PLLE2_ADV_X1Y1.CLKOUT3   Tpllcko_CLK           0.077   u_ddr3_ctrl/u_ddr3_infrastructure/plle2_i
                                                           u_ddr3_ctrl/u_ddr3_infrastructure/plle2_i
    MMCME2_ADV_X1Y1.CLKIN1   net (fanout=1)        0.838   u_ddr3_ctrl/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1.CLKFBOUT Tmmcmcko_CLKFBOUT    -3.987   u_ddr3_ctrl/u_ddr3_infrastructure/gen_mmcm.mmcm_i
                                                           u_ddr3_ctrl/u_ddr3_infrastructure/gen_mmcm.mmcm_i
    BUFGCTRL_X0Y0.I0         net (fanout=1)        2.130   u_ddr3_ctrl/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0.O          Tbccko_O              0.093   u_ddr3_ctrl/u_ddr3_infrastructure/u_bufg_clkdiv0
                                                           u_ddr3_ctrl/u_ddr3_infrastructure/u_bufg_clkdiv0
    SLICE_X88Y153.CLK        net (fanout=3331)     1.233   ui_clk
    -----------------------------------------------------  ---------------------------
    Total                                          5.638ns (-6.641ns logic, 12.279ns route)

--------------------------------------------------------------------------------
Hold Paths: TS_MULTICYCLEPATH_DEVICE_TEMP_SYNC = MAXDELAY TO TIMEGRP         "TNM_MULTICYCLEPATH_DEVICE_TEMP_SYNC" 20 ns DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point u_ddr3_ctrl/temp_mon_enabled.u_tempmon/device_temp_sync_r1_0 (SLICE_X86Y153.D5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.440ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u_ddr3_ctrl/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_0 (FF)
  Destination:          u_ddr3_ctrl/temp_mon_enabled.u_tempmon/device_temp_sync_r1_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.440ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_200M rising
  Destination Clock:    ui_clk rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: u_ddr3_ctrl/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_0 to u_ddr3_ctrl/temp_mon_enabled.u_tempmon/device_temp_sync_r1_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X70Y167.AQ     Tcko                  0.118   u_ddr3_ctrl/temp_mon_enabled.u_tempmon/device_temp_lcl<3>
                                                       u_ddr3_ctrl/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_0
    SLICE_X86Y153.D5     net (fanout=1)        0.388   u_ddr3_ctrl/temp_mon_enabled.u_tempmon/device_temp_lcl<0>
    SLICE_X86Y153.CLK    Tah         (-Th)     0.066   u_ddr3_ctrl/temp_mon_enabled.u_tempmon/device_temp_sync_r2<0>
                                                       u_ddr3_ctrl/temp_mon_enabled.u_tempmon/device_temp_lcl<0>_rt
                                                       u_ddr3_ctrl/temp_mon_enabled.u_tempmon/device_temp_sync_r1_0
    -------------------------------------------------  ---------------------------
    Total                                      0.440ns (0.052ns logic, 0.388ns route)
                                                       (11.8% logic, 88.2% route)
--------------------------------------------------------------------------------

Paths for end point u_ddr3_ctrl/temp_mon_enabled.u_tempmon/device_temp_sync_r1_7 (SLICE_X91Y155.D5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.449ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u_ddr3_ctrl/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_7 (FF)
  Destination:          u_ddr3_ctrl/temp_mon_enabled.u_tempmon/device_temp_sync_r1_7 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.449ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_200M rising
  Destination Clock:    ui_clk rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: u_ddr3_ctrl/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_7 to u_ddr3_ctrl/temp_mon_enabled.u_tempmon/device_temp_sync_r1_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X70Y168.DQ     Tcko                  0.118   u_ddr3_ctrl/temp_mon_enabled.u_tempmon/device_temp_lcl<7>
                                                       u_ddr3_ctrl/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_7
    SLICE_X91Y155.D5     net (fanout=1)        0.376   u_ddr3_ctrl/temp_mon_enabled.u_tempmon/device_temp_lcl<7>
    SLICE_X91Y155.CLK    Tah         (-Th)     0.045   u_ddr3_ctrl/temp_mon_enabled.u_tempmon/device_temp_sync_r2<7>
                                                       u_ddr3_ctrl/temp_mon_enabled.u_tempmon/device_temp_lcl<7>_rt
                                                       u_ddr3_ctrl/temp_mon_enabled.u_tempmon/device_temp_sync_r1_7
    -------------------------------------------------  ---------------------------
    Total                                      0.449ns (0.073ns logic, 0.376ns route)
                                                       (16.3% logic, 83.7% route)
--------------------------------------------------------------------------------

Paths for end point u_ddr3_ctrl/temp_mon_enabled.u_tempmon/device_temp_sync_r1_3 (SLICE_X88Y154.D5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.455ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u_ddr3_ctrl/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_3 (FF)
  Destination:          u_ddr3_ctrl/temp_mon_enabled.u_tempmon/device_temp_sync_r1_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.455ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_200M rising
  Destination Clock:    ui_clk rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: u_ddr3_ctrl/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_3 to u_ddr3_ctrl/temp_mon_enabled.u_tempmon/device_temp_sync_r1_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X70Y167.DQ     Tcko                  0.118   u_ddr3_ctrl/temp_mon_enabled.u_tempmon/device_temp_lcl<3>
                                                       u_ddr3_ctrl/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_3
    SLICE_X88Y154.D5     net (fanout=1)        0.382   u_ddr3_ctrl/temp_mon_enabled.u_tempmon/device_temp_lcl<3>
    SLICE_X88Y154.CLK    Tah         (-Th)     0.045   u_ddr3_ctrl/temp_mon_enabled.u_tempmon/device_temp_sync_r2<3>
                                                       u_ddr3_ctrl/temp_mon_enabled.u_tempmon/device_temp_lcl<3>_rt
                                                       u_ddr3_ctrl/temp_mon_enabled.u_tempmon/device_temp_sync_r1_3
    -------------------------------------------------  ---------------------------
    Total                                      0.455ns (0.073ns logic, 0.382ns route)
                                                       (16.0% logic, 84.0% route)
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_ISERDES_CLOCK
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_ISERDES_CLOCK               |      2.500ns|      1.070ns|      0.910ns|            0|            0|            0|          128|
| TS_MULTICYCLEPATH             |     15.000ns|      5.460ns|          N/A|            0|            0|          128|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

1 constraint not met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock ADC_BDR
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
ADC_BDR        |    4.009|         |    2.864|         |
ADC_BDRN       |    4.009|         |    2.864|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock ADC_BDRN
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
ADC_BDR        |    4.009|         |    2.864|         |
ADC_BDRN       |    4.009|         |    2.864|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock ADC_CDR
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
ADC_CDR        |    2.084|         |         |         |
ADC_CDRN       |    2.084|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock ADC_CDRN
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
ADC_CDR        |    2.084|         |         |         |
ADC_CDRN       |    2.084|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock CLK_10M_IN
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK_10M_IN     |    5.322|         |    5.460|         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 291  Score: 57065  (Setup/Max: 57065, Hold: 0)

Constraints cover 544315 paths, 0 nets, and 15181 connections

Design statistics:
   Minimum period:   5.728ns{1}   (Maximum frequency: 174.581MHz)
   Maximum path delay from/to any node:   5.638ns


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Wed Jun 07 17:10:02 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 763 MB



