<?xml version="1.0" encoding="UTF-8"?>
<system name="$${FILENAME}">
 <component
   name="$${FILENAME}"
   displayName="$${FILENAME}"
   version="1.0"
   description=""
   tags=""
   categories="System" />
 <parameter name="bonusData"><![CDATA[bonusData 
{
   element Audio_0
   {
      datum _sortIndex
      {
         value = "19";
         type = "int";
      }
   }
   element Audio_0.avalon_slave_0
   {
      datum baseAddress
      {
         value = "17834200";
         type = "long";
      }
   }
   element SD_CLK
   {
      datum _sortIndex
      {
         value = "15";
         type = "int";
      }
   }
   element SD_CLK.s1
   {
      datum baseAddress
      {
         value = "17834112";
         type = "long";
      }
   }
   element SD_CMD
   {
      datum _sortIndex
      {
         value = "14";
         type = "int";
      }
   }
   element SD_CMD.s1
   {
      datum baseAddress
      {
         value = "17834128";
         type = "long";
      }
   }
   element SD_DAT
   {
      datum _sortIndex
      {
         value = "13";
         type = "int";
      }
   }
   element SD_DAT.s1
   {
      datum baseAddress
      {
         value = "17834144";
         type = "long";
      }
   }
   element SEG7_Display
   {
      datum _sortIndex
      {
         value = "18";
         type = "int";
      }
   }
   element SEG7_Display.avalon_slave
   {
      datum baseAddress
      {
         value = "17834204";
         type = "long";
      }
   }
   element button_pio
   {
      datum _sortIndex
      {
         value = "11";
         type = "int";
      }
   }
   element button_pio.s1
   {
      datum baseAddress
      {
         value = "17834176";
         type = "long";
      }
   }
   element cfi_flash_0
   {
      datum _sortIndex
      {
         value = "4";
         type = "int";
      }
   }
   element cfi_flash_0.uas
   {
      datum baseAddress
      {
         value = "12582912";
         type = "long";
      }
   }
   element clk
   {
      datum _sortIndex
      {
         value = "0";
         type = "int";
      }
   }
   element clk.clk
   {
      datum clock_domain
      {
         value = "clk";
         type = "String";
      }
   }
   element epcs_controller
   {
      datum _sortIndex
      {
         value = "6";
         type = "int";
      }
   }
   element epcs_controller.epcs_control_port
   {
      datum baseAddress
      {
         value = "17831936";
         type = "long";
      }
   }
   element jtag_uart_0
   {
      datum _sortIndex
      {
         value = "7";
         type = "int";
      }
   }
   element jtag_uart_0.avalon_jtag_slave
   {
      datum baseAddress
      {
         value = "17834192";
         type = "long";
      }
   }
   element led_green
   {
      datum _sortIndex
      {
         value = "17";
         type = "int";
      }
   }
   element led_green.s1
   {
      datum baseAddress
      {
         value = "17834080";
         type = "long";
      }
   }
   element led_red
   {
      datum _sortIndex
      {
         value = "16";
         type = "int";
      }
   }
   element led_red.s1
   {
      datum baseAddress
      {
         value = "17834096";
         type = "long";
      }
   }
   element nios2_qsys_0
   {
      datum _sortIndex
      {
         value = "1";
         type = "int";
      }
   }
   element nios2_qsys_0.jtag_debug_module
   {
      datum baseAddress
      {
         value = "17829888";
         type = "long";
      }
   }
   element sdram_0
   {
      datum _sortIndex
      {
         value = "5";
         type = "int";
      }
      datum megawizard_uipreferences
      {
         value = "{output_language=VERILOG, output_directory=E:\\TASKs\\DE1\\test\\DE1_SD_Card_Audio_Test}";
         type = "String";
      }
   }
   element sdram_0.s1
   {
      datum _lockedAddress
      {
         value = "1";
         type = "boolean";
      }
      datum _tags
      {
         value = "";
         type = "String";
      }
      datum baseAddress
      {
         value = "0";
         type = "long";
      }
   }
   element sram_16bit_512k_0
   {
      datum _sortIndex
      {
         value = "20";
         type = "int";
      }
   }
   element sram_16bit_512k_0.avalon_slave_0
   {
      datum baseAddress
      {
         value = "17301504";
         type = "long";
      }
   }
   element switch_pio
   {
      datum _sortIndex
      {
         value = "12";
         type = "int";
      }
   }
   element switch_pio.s1
   {
      datum baseAddress
      {
         value = "17834160";
         type = "long";
      }
   }
   element timer_0
   {
      datum _sortIndex
      {
         value = "9";
         type = "int";
      }
   }
   element timer_0.s1
   {
      datum baseAddress
      {
         value = "17834016";
         type = "long";
      }
   }
   element timer_1
   {
      datum _sortIndex
      {
         value = "10";
         type = "int";
      }
   }
   element timer_1.s1
   {
      datum baseAddress
      {
         value = "17833984";
         type = "long";
      }
   }
   element tri_state_bridge_0_bridge_0
   {
      datum _sortIndex
      {
         value = "2";
         type = "int";
      }
   }
   element tri_state_bridge_0_pinSharer_0
   {
      datum _sortIndex
      {
         value = "3";
         type = "int";
      }
   }
   element uart_0
   {
      datum _sortIndex
      {
         value = "8";
         type = "int";
      }
   }
   element uart_0.s1
   {
      datum baseAddress
      {
         value = "17834048";
         type = "long";
      }
   }
}
]]></parameter>
 <parameter name="clockCrossingAdapter" value="HANDSHAKE" />
 <parameter name="device" value="5CGXFC7C7F23C8" />
 <parameter name="deviceFamily" value="Cyclone V" />
 <parameter name="deviceSpeedGrade" value="8_H7" />
 <parameter name="fabricMode" value="QSYS" />
 <parameter name="generateLegacySim" value="false" />
 <parameter name="generationId" value="0" />
 <parameter name="globalResetBus" value="false" />
 <parameter name="hdlLanguage" value="VERILOG" />
 <parameter name="hideFromIPCatalog" value="false" />
 <parameter name="lockedInterfaceDefinition" value="" />
 <parameter name="maxAdditionalLatency" value="0" />
 <parameter name="projectName">DE1_SD_Card_Audio.qpf</parameter>
 <parameter name="sopcBorderPoints" value="false" />
 <parameter name="systemHash" value="0" />
 <parameter name="testBenchDutName" value="" />
 <parameter name="timeStamp" value="0" />
 <parameter name="useTestBenchNamingPattern" value="false" />
 <instanceScript></instanceScript>
 <interface
   name="audio_0_avalon_slave_0_export"
   internal="Audio_0.avalon_slave_0_export"
   type="conduit"
   dir="end" />
 <interface
   name="button_pio_external_connection"
   internal="button_pio.external_connection"
   type="conduit"
   dir="end" />
 <interface name="clk_clk_in" internal="clk.clk_in" type="clock" dir="end" />
 <interface
   name="clk_clk_in_reset"
   internal="clk.clk_in_reset"
   type="reset"
   dir="end" />
 <interface
   name="led_green_external_connection"
   internal="led_green.external_connection"
   type="conduit"
   dir="end" />
 <interface
   name="led_red_external_connection"
   internal="led_red.external_connection"
   type="conduit"
   dir="end" />
 <interface
   name="sd_clk_external_connection"
   internal="SD_CLK.external_connection"
   type="conduit"
   dir="end" />
 <interface
   name="sd_cmd_external_connection"
   internal="SD_CMD.external_connection"
   type="conduit"
   dir="end" />
 <interface
   name="sd_dat_external_connection"
   internal="SD_DAT.external_connection"
   type="conduit"
   dir="end" />
 <interface name="sdram_0_wire" internal="sdram_0.wire" type="conduit" dir="end" />
 <interface
   name="seg7_display_conduit_end"
   internal="SEG7_Display.conduit_end"
   type="conduit"
   dir="end" />
 <interface
   name="sram_16bit_512k_0_avalon_slave_0_export"
   internal="sram_16bit_512k_0.avalon_slave_0_export"
   type="conduit"
   dir="end" />
 <interface
   name="switch_pio_external_connection"
   internal="switch_pio.external_connection"
   type="conduit"
   dir="end" />
 <interface
   name="tri_state_bridge_0_bridge_0_out"
   internal="tri_state_bridge_0_bridge_0.out"
   type="conduit"
   dir="end" />
 <interface
   name="uart_0_external_connection"
   internal="uart_0.external_connection"
   type="conduit"
   dir="end" />
 <module name="Audio_0" kind="audio_dac_fifo" version="1.0.2" enabled="1">
  <parameter name="CHANNEL_NUM" value="2" />
  <parameter name="DATA_WIDTH" value="16" />
  <parameter name="REF_CLK" value="18432000" />
  <parameter name="SAMPLE_RATE" value="48000" />
 </module>
 <module name="SD_CLK" kind="altera_avalon_pio" version="17.1" enabled="1">
  <parameter name="bitClearingEdgeCapReg" value="false" />
  <parameter name="bitModifyingOutReg" value="false" />
  <parameter name="captureEdge" value="false" />
  <parameter name="clockRate" value="100000000" />
  <parameter name="direction" value="Output" />
  <parameter name="edgeType" value="RISING" />
  <parameter name="generateIRQ" value="false" />
  <parameter name="irqType" value="LEVEL" />
  <parameter name="resetValue" value="0" />
  <parameter name="simDoTestBenchWiring" value="false" />
  <parameter name="simDrivenValue" value="0" />
  <parameter name="width" value="1" />
 </module>
 <module name="SD_CMD" kind="altera_avalon_pio" version="17.1" enabled="1">
  <parameter name="bitClearingEdgeCapReg" value="false" />
  <parameter name="bitModifyingOutReg" value="false" />
  <parameter name="captureEdge" value="false" />
  <parameter name="clockRate" value="100000000" />
  <parameter name="direction" value="Bidir" />
  <parameter name="edgeType" value="RISING" />
  <parameter name="generateIRQ" value="false" />
  <parameter name="irqType" value="LEVEL" />
  <parameter name="resetValue" value="0" />
  <parameter name="simDoTestBenchWiring" value="true" />
  <parameter name="simDrivenValue" value="0" />
  <parameter name="width" value="1" />
 </module>
 <module name="SD_DAT" kind="altera_avalon_pio" version="17.1" enabled="1">
  <parameter name="bitClearingEdgeCapReg" value="false" />
  <parameter name="bitModifyingOutReg" value="false" />
  <parameter name="captureEdge" value="false" />
  <parameter name="clockRate" value="100000000" />
  <parameter name="direction" value="Bidir" />
  <parameter name="edgeType" value="RISING" />
  <parameter name="generateIRQ" value="false" />
  <parameter name="irqType" value="LEVEL" />
  <parameter name="resetValue" value="0" />
  <parameter name="simDoTestBenchWiring" value="true" />
  <parameter name="simDrivenValue" value="0" />
  <parameter name="width" value="1" />
 </module>
 <module name="SEG7_Display" kind="seg7_lut_8" version="1.0.1" enabled="1" />
 <module name="button_pio" kind="altera_avalon_pio" version="17.1" enabled="1">
  <parameter name="bitClearingEdgeCapReg" value="false" />
  <parameter name="bitModifyingOutReg" value="false" />
  <parameter name="captureEdge" value="true" />
  <parameter name="clockRate" value="100000000" />
  <parameter name="direction" value="Input" />
  <parameter name="edgeType" value="FALLING" />
  <parameter name="generateIRQ" value="true" />
  <parameter name="irqType" value="EDGE" />
  <parameter name="resetValue" value="0" />
  <parameter name="simDoTestBenchWiring" value="true" />
  <parameter name="simDrivenValue" value="0" />
  <parameter name="width" value="4" />
 </module>
 <module
   name="cfi_flash_0"
   kind="altera_generic_tristate_controller"
   version="17.1"
   enabled="1">
  <parameter name="ACTIVE_LOW_BEGINTRANSFER" value="0" />
  <parameter name="ACTIVE_LOW_BYTEENABLE" value="0" />
  <parameter name="ACTIVE_LOW_CHIPSELECT" value="1" />
  <parameter name="ACTIVE_LOW_IRQ" value="0" />
  <parameter name="ACTIVE_LOW_LOCK" value="0" />
  <parameter name="ACTIVE_LOW_OUTPUTENABLE" value="0" />
  <parameter name="ACTIVE_LOW_READ" value="1" />
  <parameter name="ACTIVE_LOW_RESETREQUEST" value="0" />
  <parameter name="ACTIVE_LOW_RESET_OUTPUT" value="0" />
  <parameter name="ACTIVE_LOW_WAITREQUEST" value="0" />
  <parameter name="ACTIVE_LOW_WRITE" value="1" />
  <parameter name="ACTIVE_LOW_WRITEBYTEENABLE" value="0" />
  <parameter name="AUTO_CLK_CLOCK_DOMAIN" value="1" />
  <parameter name="AUTO_CLK_RESET_DOMAIN" value="1" />
  <parameter name="AUTO_DEVICE" value="5CGXFC7C7F23C8" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone V" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="8_H7" />
  <parameter name="CHIPSELECT_THROUGH_READLATENCY" value="0" />
  <parameter name="INTERFACE_ASSIGNMENT_KEYS">embeddedsw.configuration.isFlash,embeddedsw.configuration.isMemoryDevice,embeddedsw.configuration.isNonVolatileStorage</parameter>
  <parameter name="INTERFACE_ASSIGNMENT_VALUES" value="1,1,1" />
  <parameter name="IS_MEMORY_DEVICE" value="1" />
  <parameter name="MODULE_ASSIGNMENT_KEYS">embeddedsw.configuration.hwClassnameDriverSupportList,embeddedsw.configuration.hwClassnameDriverSupportDefault,embeddedsw.CMacro.SETUP_VALUE,embeddedsw.CMacro.WAIT_VALUE,embeddedsw.CMacro.HOLD_VALUE,embeddedsw.CMacro.TIMING_UNITS,embeddedsw.CMacro.SIZE,embeddedsw.memoryInfo.MEM_INIT_DATA_WIDTH,embeddedsw.memoryInfo.HAS_BYTE_LANE,embeddedsw.memoryInfo.IS_FLASH,embeddedsw.memoryInfo.GENERATE_DAT_SYM,embeddedsw.memoryInfo.GENERATE_FLASH,embeddedsw.memoryInfo.DAT_SYM_INSTALL_DIR,embeddedsw.memoryInfo.FLASH_INSTALL_DIR</parameter>
  <parameter name="MODULE_ASSIGNMENT_VALUES">altera_avalon_lan91c111:altera_avalon_cfi_flash,altera_avalon_cfi_flash,40,160,40,"ns",4194304u,8,0,1,1,1,SIM_DIR,APP_DIR</parameter>
  <parameter name="TCM_ADDRESS_W" value="22" />
  <parameter name="TCM_BYTEENABLE_W" value="1" />
  <parameter name="TCM_DATA_HOLD" value="40" />
  <parameter name="TCM_DATA_W" value="8" />
  <parameter name="TCM_MAX_PENDING_READ_TRANSACTIONS" value="3" />
  <parameter name="TCM_READLATENCY" value="2" />
  <parameter name="TCM_READ_WAIT" value="160" />
  <parameter name="TCM_SETUP_WAIT" value="40" />
  <parameter name="TCM_SYMBOLS_PER_WORD" value="1" />
  <parameter name="TCM_TIMING_UNITS" value="0" />
  <parameter name="TCM_TURNAROUND_TIME" value="2" />
  <parameter name="TCM_WRITE_WAIT" value="160" />
  <parameter name="USE_ADDRESS" value="1" />
  <parameter name="USE_BEGINTRANSFER" value="0" />
  <parameter name="USE_BYTEENABLE" value="0" />
  <parameter name="USE_CHIPSELECT" value="1" />
  <parameter name="USE_IRQ" value="0" />
  <parameter name="USE_LOCK" value="0" />
  <parameter name="USE_OUTPUTENABLE" value="0" />
  <parameter name="USE_READ" value="1" />
  <parameter name="USE_READDATA" value="1" />
  <parameter name="USE_RESETREQUEST" value="0" />
  <parameter name="USE_RESET_OUTPUT" value="0" />
  <parameter name="USE_WAITREQUEST" value="0" />
  <parameter name="USE_WRITE" value="1" />
  <parameter name="USE_WRITEBYTEENABLE" value="0" />
  <parameter name="USE_WRITEDATA" value="1" />
 </module>
 <module name="clk" kind="clock_source" version="17.1" enabled="1">
  <parameter name="clockFrequency" value="100000000" />
  <parameter name="clockFrequencyKnown" value="true" />
  <parameter name="inputClockFrequency" value="0" />
  <parameter name="resetSynchronousEdges" value="NONE" />
 </module>
 <module
   name="epcs_controller"
   kind="altera_avalon_epcs_flash_controller"
   version="17.1"
   enabled="1">
  <parameter name="autoInitializationFileName">$${FILENAME}_epcs_controller</parameter>
  <parameter name="autoSelectASMIAtom" value="true" />
  <parameter name="clockRate" value="100000000" />
  <parameter name="deviceFamilyString" value="Cyclone V" />
  <parameter name="resetrequest_enabled" value="true" />
  <parameter name="useASMIAtom" value="true" />
 </module>
 <module
   name="jtag_uart_0"
   kind="altera_avalon_jtag_uart"
   version="17.1"
   enabled="1">
  <parameter name="allowMultipleConnections" value="false" />
  <parameter name="avalonSpec" value="2.0" />
  <parameter name="clkFreq" value="100000000" />
  <parameter name="hubInstanceID" value="0" />
  <parameter name="readBufferDepth" value="64" />
  <parameter name="readIRQThreshold" value="8" />
  <parameter name="simInputCharacterStream" value="" />
  <parameter name="simInteractiveOptions">INTERACTIVE_ASCII_OUTPUT</parameter>
  <parameter name="useRegistersForReadBuffer" value="false" />
  <parameter name="useRegistersForWriteBuffer" value="false" />
  <parameter name="useRelativePathForSimFile" value="false" />
  <parameter name="writeBufferDepth" value="64" />
  <parameter name="writeIRQThreshold" value="8" />
 </module>
 <module name="led_green" kind="altera_avalon_pio" version="17.1" enabled="1">
  <parameter name="bitClearingEdgeCapReg" value="false" />
  <parameter name="bitModifyingOutReg" value="false" />
  <parameter name="captureEdge" value="false" />
  <parameter name="clockRate" value="100000000" />
  <parameter name="direction" value="Output" />
  <parameter name="edgeType" value="RISING" />
  <parameter name="generateIRQ" value="false" />
  <parameter name="irqType" value="LEVEL" />
  <parameter name="resetValue" value="0" />
  <parameter name="simDoTestBenchWiring" value="false" />
  <parameter name="simDrivenValue" value="0" />
  <parameter name="width" value="8" />
 </module>
 <module name="led_red" kind="altera_avalon_pio" version="17.1" enabled="1">
  <parameter name="bitClearingEdgeCapReg" value="false" />
  <parameter name="bitModifyingOutReg" value="false" />
  <parameter name="captureEdge" value="false" />
  <parameter name="clockRate" value="100000000" />
  <parameter name="direction" value="Output" />
  <parameter name="edgeType" value="RISING" />
  <parameter name="generateIRQ" value="false" />
  <parameter name="irqType" value="LEVEL" />
  <parameter name="resetValue" value="0" />
  <parameter name="simDoTestBenchWiring" value="false" />
  <parameter name="simDrivenValue" value="0" />
  <parameter name="width" value="10" />
 </module>
 <module
   name="nios2_qsys_0"
   kind="altera_nios2_gen2"
   version="17.1"
   enabled="1">
  <parameter name="AUTO_CLK_CLOCK_DOMAIN" value="-1" />
  <parameter name="AUTO_CLK_RESET_DOMAIN" value="-1" />
  <parameter name="AUTO_DEVICE" value="5CGXFC7C7F23C8" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="" />
  <parameter name="bht_ramBlockType" value="Automatic" />
  <parameter name="breakOffset" value="32" />
  <parameter name="breakSlave">nios2_qsys_0.jtag_debug_module</parameter>
  <parameter name="cdx_enabled" value="false" />
  <parameter name="clockFrequency" value="100000000" />
  <parameter name="cpuArchRev" value="1" />
  <parameter name="cpuID" value="0" />
  <parameter name="cpuReset" value="false" />
  <parameter name="customInstSlavesSystemInfo" value="&lt;info/&gt;" />
  <parameter name="customInstSlavesSystemInfo_nios_a" value="" />
  <parameter name="customInstSlavesSystemInfo_nios_b" value="" />
  <parameter name="customInstSlavesSystemInfo_nios_c" value="" />
  <parameter name="dataAddrWidth" value="25" />
  <parameter name="dataMasterHighPerformanceAddrWidth" value="1" />
  <parameter name="dataMasterHighPerformanceMapParam" value="" />
  <parameter name="dataSlaveMapParam"><![CDATA[<address-map><slave name='sdram_0.s1' start='0x0' end='0x800000' /><slave name='cfi_flash_0.uas' start='0xC00000' end='0x1000000' /><slave name='sram_16bit_512k_0.avalon_slave_0' start='0x1080000' end='0x1100000' /><slave name='nios2_qsys_0.jtag_debug_module' start='0x1101000' end='0x1101800' /><slave name='epcs_controller.epcs_control_port' start='0x1101800' end='0x1102000' /><slave name='timer_1.s1' start='0x1102000' end='0x1102020' /><slave name='timer_0.s1' start='0x1102020' end='0x1102040' /><slave name='uart_0.s1' start='0x1102040' end='0x1102060' /><slave name='led_green.s1' start='0x1102060' end='0x1102070' /><slave name='led_red.s1' start='0x1102070' end='0x1102080' /><slave name='SD_CLK.s1' start='0x1102080' end='0x1102090' /><slave name='SD_CMD.s1' start='0x1102090' end='0x11020A0' /><slave name='SD_DAT.s1' start='0x11020A0' end='0x11020B0' /><slave name='switch_pio.s1' start='0x11020B0' end='0x11020C0' /><slave name='button_pio.s1' start='0x11020C0' end='0x11020D0' /><slave name='jtag_uart_0.avalon_jtag_slave' start='0x11020D0' end='0x11020D8' /><slave name='Audio_0.avalon_slave_0' start='0x11020D8' end='0x11020DC' /><slave name='SEG7_Display.avalon_slave' start='0x11020DC' end='0x11020E0' /></address-map>]]></parameter>
  <parameter name="data_master_high_performance_paddr_base" value="0" />
  <parameter name="data_master_high_performance_paddr_size" value="0" />
  <parameter name="data_master_paddr_base" value="0" />
  <parameter name="data_master_paddr_size" value="0" />
  <parameter name="dcache_bursts" value="false" />
  <parameter name="dcache_numTCDM" value="0" />
  <parameter name="dcache_ramBlockType" value="Automatic" />
  <parameter name="dcache_size" value="2048" />
  <parameter name="dcache_tagramBlockType" value="Automatic" />
  <parameter name="dcache_victim_buf_impl" value="ram" />
  <parameter name="debug_OCIOnchipTrace" value="_128" />
  <parameter name="debug_assignJtagInstanceID" value="false" />
  <parameter name="debug_datatrigger" value="0" />
  <parameter name="debug_debugReqSignals" value="false" />
  <parameter name="debug_enabled" value="true" />
  <parameter name="debug_hwbreakpoint" value="0" />
  <parameter name="debug_jtagInstanceID" value="0" />
  <parameter name="debug_traceStorage" value="onchip_trace" />
  <parameter name="debug_traceType" value="none" />
  <parameter name="debug_triggerArming" value="true" />
  <parameter name="deviceFamilyName" value="Cyclone V" />
  <parameter name="deviceFeaturesSystemInfo">ADDRESS_STALL 1 CELL_LEVEL_BACK_ANNOTATION_DISABLED 0 COMPILER_SUPPORT 1 DSP 0 DSP_SHIFTER_BLOCK 0 DUMP_ASM_LAB_BITS_FOR_POWER 1 EMUL 1 ENABLE_ADVANCED_IO_ANALYSIS_GUI_FEATURES 0 EPCS 1 ESB 0 FAKE1 0 FAKE2 0 FAKE3 0 FITTER_USE_FALLING_EDGE_DELAY 0 GENERATE_DC_ON_CURRENT_WARNING_FOR_INTERNAL_CLAMPING_DIODE 0 HARDCOPY 0 HAS_18_BIT_MULTS 0 HAS_ACE_SUPPORT 1 HAS_ADJUSTABLE_OUTPUT_IO_TIMING_MEAS_POINT 0 HAS_ADVANCED_IO_INVERTED_CORNER 0 HAS_ADVANCED_IO_POWER_SUPPORT 0 HAS_ADVANCED_IO_TIMING_SUPPORT 0 HAS_ALM_SUPPORT 0 HAS_ATOM_AND_ROUTING_POWER_MODELED_TOGETHER 0 HAS_AUTO_DERIVE_CLOCK_UNCERTAINTY_SUPPORT 0 HAS_AUTO_FIT_SUPPORT 1 HAS_BALANCED_OPT_TECHNIQUE_SUPPORT 1 HAS_BENEFICIAL_SKEW_SUPPORT 0 HAS_BITLEVEL_DRIVE_STRENGTH_CONTROL 0 HAS_BSDL_FILE_GENERATION 0 HAS_CGA_SUPPORT 1 HAS_CHECK_NETLIST_SUPPORT 1 HAS_CLOCK_REGION_CHECKER_ENABLED 1 HAS_CORE_JUNCTION_TEMP_DERATING 1 HAS_CROSSTALK_SUPPORT 0 HAS_CUSTOM_REGION_SUPPORT 1 HAS_DATA_DRIVEN_ACVQ_HSSI_SUPPORT 0 HAS_DDB_FDI_SUPPORT 0 HAS_DESIGN_ANALYZER_SUPPORT 1 HAS_DETAILED_IO_RAIL_POWER_MODEL 1 HAS_DETAILED_LEIM_STATIC_POWER_MODEL 0 HAS_DETAILED_LE_POWER_MODEL 1 HAS_DETAILED_ROUTING_MUX_STATIC_POWER_MODEL 0 HAS_DETAILED_THERMAL_CIRCUIT_PARAMETER_SUPPORT 1 HAS_DEVICE_MIGRATION_SUPPORT 1 HAS_DIAGONAL_MIGRATION_SUPPORT 0 HAS_EMIF_TOOLKIT_SUPPORT 0 HAS_FAMILY_VARIANT_MIGRATION_SUPPORT 0 HAS_FANOUT_FREE_NODE_SUPPORT 1 HAS_FAST_FIT_SUPPORT 1 HAS_FITTER_EARLY_TIMING_ESTIMATE_SUPPORT 1 HAS_FITTER_ECO_SUPPORT 1 HAS_FIT_NETLIST_OPT_RETIME_SUPPORT 1 HAS_FIT_NETLIST_OPT_SUPPORT 1 HAS_FORMAL_VERIFICATION_SUPPORT 1 HAS_FPGA_XCHANGE_SUPPORT 1 HAS_FSAC_LUTRAM_REGISTER_PACKING_SUPPORT 0 HAS_FULL_DAT_MIN_TIMING_SUPPORT 1 HAS_FULL_INCREMENTAL_DESIGN_SUPPORT 1 HAS_FUNCTIONAL_SIMULATION_SUPPORT 1 HAS_GLITCH_FILTERING_SUPPORT 1 HAS_HC_READY_SUPPORT 0 HAS_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_HOLD_TIME_AVOIDANCE_ACROSS_CLOCK_SPINE_SUPPORT 1 HAS_HSPICE_WRITER_SUPPORT 0 HAS_HSSI_POWER_CALCULATOR 0 HAS_IBISO_WRITER_SUPPORT 1 HAS_INCREMENTAL_DAT_SUPPORT 0 HAS_INCREMENTAL_SYNTHESIS_SUPPORT 1 HAS_IO_ASSIGNMENT_ANALYSIS_SUPPORT 1 HAS_IO_DECODER 0 HAS_IO_PLACEMENT_OPTIMIZATION_SUPPORT 1 HAS_IO_SMART_RECOMPILE_SUPPORT 1 HAS_JITTER_SUPPORT 0 HAS_JTAG_SLD_HUB_SUPPORT 1 HAS_LOGIC_LOCK_SUPPORT 1 HAS_MICROPROCESSOR 0 HAS_MIF_SMART_COMPILE_SUPPORT 1 HAS_MINMAX_TIMING_MODELING_SUPPORT 0 HAS_MIN_TIMING_ANALYSIS_SUPPORT 1 HAS_MUX_RESTRUCTURE_SUPPORT 1 HAS_NEW_HC_FLOW_SUPPORT 0 HAS_NEW_SERDES_MAX_RESOURCE_COUNT_REPORTING_SUPPORT 0 HAS_NEW_VPR_SUPPORT 1 HAS_NONSOCKET_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_NO_JTAG_USERCODE_SUPPORT 0 HAS_OPERATING_SETTINGS_AND_CONDITIONS_REPORTING_SUPPORT 1 HAS_PAD_LOCATION_ASSIGNMENT_SUPPORT 1 HAS_PARTIAL_RECONFIG_SUPPORT 0 HAS_PHYSICAL_NETLIST_OUTPUT 0 HAS_PHYSICAL_ROUTING_SUPPORT 0 HAS_PIN_SPECIFIC_VOLTAGE_SUPPORT 0 HAS_PLDM_REF_SUPPORT 1 HAS_POWER_ESTIMATION_SUPPORT 1 HAS_PRELIMINARY_CLOCK_UNCERTAINTY_NUMBERS 0 HAS_PRE_FITTER_FPP_SUPPORT 0 HAS_PRE_FITTER_LUTRAM_NETLIST_CHECKER_ENABLED 0 HAS_PVA_SUPPORT 1 HAS_RCF_SUPPORT 1 HAS_RCF_SUPPORT_FOR_DEBUGGING 0 HAS_RED_BLACK_SEPARATION_SUPPORT 0 HAS_RE_LEVEL_TIMING_GRAPH_SUPPORT 0 HAS_RISEFALL_DELAY_SUPPORT 1 HAS_SIGNAL_PROBE_SUPPORT 1 HAS_SIGNAL_TAP_SUPPORT 1 HAS_SIMULATOR_SUPPORT 1 HAS_SPLIT_IO_SUPPORT 0 HAS_SPLIT_LC_SUPPORT 1 HAS_SYNTH_FSYN_NETLIST_OPT_SUPPORT 0 HAS_SYNTH_NETLIST_OPT_RETIME_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_SUPPORT 1 HAS_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_TEMPLATED_REGISTER_PACKING_SUPPORT 1 HAS_TIME_BORROWING_SUPPORT 0 HAS_TIMING_DRIVEN_SYNTHESIS_SUPPORT 1 HAS_TIMING_INFO_SUPPORT 1 HAS_TIMING_OPERATING_CONDITIONS 0 HAS_TIMING_SIMULATION_SUPPORT 1 HAS_TITAN_BASED_MAC_REGISTER_PACKER_SUPPORT 0 HAS_USER_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_USE_FITTER_INFO_SUPPORT 1 HAS_VCCPD_POWER_RAIL 0 HAS_VERTICAL_MIGRATION_SUPPORT 1 HAS_VIEWDRAW_SYMBOL_SUPPORT 1 HAS_VIO_SUPPORT 1 HAS_VIRTUAL_DEVICES 0 HAS_WYSIWYG_DFFEAS_SUPPORT 0 HAS_XIBISO_WRITER_SUPPORT 0 INCREMENTAL_DESIGN_SUPPORTS_COMPATIBLE_CONSTRAINTS 0 INSTALLED 0 IS_CONFIG_ROM 0 IS_DEFAULT_FAMILY 0 IS_HARDCOPY_FAMILY 0 LVDS_IO 0 M10K_MEMORY 0 M144K_MEMORY 0 M20K_MEMORY 0 M4K_MEMORY 1 M512_MEMORY 0 M9K_MEMORY 0 MLAB_MEMORY 0 MRAM_MEMORY 0 NOT_LISTED 0 NO_RPE_SUPPORT 0 NO_SUPPORT_FOR_LOGICLOCK_CONTENT_BACK_ANNOTATION 0 NO_SUPPORT_FOR_STA_CLOCK_UNCERTAINTY_CHECK 1 NO_TDC_SUPPORT 0 POSTFIT_BAK_DATABASE_EXPORT_ENABLED 1 POSTMAP_BAK_DATABASE_EXPORT_ENABLED 1 PROGRAMMER_SUPPORT 1 QFIT_IN_DEVELOPMENT 0 QMAP_IN_DEVELOPMENT 0 RAM_LOGICAL_NAME_CHECKING_IN_CUT_ENABLED 1 REPORTS_METASTABILITY_MTBF 0 REQUIRES_INSTALLATION_PATCH 0 REQUIRES_LIST_OF_TEMPERATURE_AND_VOLTAGE_OPERATING_CONDITIONS 0 RESERVES_SIGNAL_PROBE_PINS 0 RESOLVE_MAX_FANOUT_EARLY 1 RESOLVE_MAX_FANOUT_LATE 0 RESPECTS_FIXED_SIZED_LOCKED_LOCATION_LOGICLOCK 1 RESTRICTED_USER_SELECTION 0 RISEFALL_SUPPORT_IS_HIDDEN 1 SUPPORTS_ADDITIONAL_OPTIONS_FOR_UNUSED_IO 1 SUPPORTS_CRC 1 SUPPORTS_DIFFERENTIAL_AIOT_BOARD_TRACE_MODEL 0 SUPPORTS_DSP_BALANCING_BACK_ANNOTATION 0 SUPPORTS_GENERATION_OF_EARLY_POWER_ESTIMATOR_FILE 1 SUPPORTS_GLOBAL_SIGNAL_BACK_ANNOTATION 0 SUPPORTS_MAC_CHAIN_OUT_ADDER 0 SUPPORTS_RAM_PACKING_BACK_ANNOTATION 0 SUPPORTS_REG_PACKING_BACK_ANNOTATION 0 SUPPORTS_SIGNALPROBE_REGISTER_PIPELINING 1 SUPPORTS_SINGLE_ENDED_AIOT_BOARD_TRACE_MODEL 0 SUPPORTS_USER_MANUAL_LOGIC_DUPLICATION 1 TMV_RUN_CUSTOMIZABLE_VIEWER 1 TMV_RUN_INTERNAL_DETAILS 1 TMV_RUN_INTERNAL_DETAILS_ON_IO 1 TMV_RUN_INTERNAL_DETAILS_ON_IOBUF 0 TMV_RUN_INTERNAL_DETAILS_ON_LCELL 0 TMV_RUN_INTERNAL_DETAILS_ON_LRAM 0 TRANSCEIVER_3G_BLOCK 0 TRANSCEIVER_6G_BLOCK 0 USES_ACV_FOR_FLED 1 USES_ADB_FOR_BACK_ANNOTATION 0 USES_ASIC_ROUTING_POWER_CALCULATOR 0 USES_DATA_DRIVEN_PLL_COMPUTATION_UTIL 1 USES_DEV 1 USES_ICP_FOR_ECO_FITTER 0 USES_LIBERTY_TIMING 0 USES_POWER_SIGNAL_ACTIVITIES 1 USES_THIRD_GENERATION_TIMING_MODELS_TIS 0 USE_ADVANCED_IO_POWER_BY_DEFAULT 0 USE_ADVANCED_IO_TIMING_BY_DEFAULT 0 USE_BASE_FAMILY_DDB_PATH 0 USE_OCT_AUTO_CALIBRATION 0 USE_RISEFALL_ONLY 0 USE_SEPARATE_LIST_FOR_TECH_MIGRATION 0 USE_SINGLE_COMPILER_PASS_PLL_MIF_FILE_WRITER 0 USE_TITAN_IO_BASED_IO_REGISTER_PACKER_UTIL 0 WYSIWYG_BUS_WIDTH_CHECKING_IN_CUT_ENABLED 0</parameter>
  <parameter name="dividerType" value="no_div" />
  <parameter name="exceptionOffset" value="32" />
  <parameter name="exceptionSlave" value="sdram_0.s1" />
  <parameter name="faAddrWidth" value="1" />
  <parameter name="faSlaveMapParam" value="" />
  <parameter name="fa_cache_line" value="2" />
  <parameter name="fa_cache_linesize" value="0" />
  <parameter name="flash_instruction_master_paddr_base" value="0" />
  <parameter name="flash_instruction_master_paddr_size" value="0" />
  <parameter name="icache_burstType" value="None" />
  <parameter name="icache_numTCIM" value="0" />
  <parameter name="icache_ramBlockType" value="Automatic" />
  <parameter name="icache_size" value="4096" />
  <parameter name="icache_tagramBlockType" value="Automatic" />
  <parameter name="impl" value="Fast" />
  <parameter name="instAddrWidth" value="25" />
  <parameter name="instSlaveMapParam"><![CDATA[<address-map><slave name='sdram_0.s1' start='0x0' end='0x800000' /><slave name='cfi_flash_0.uas' start='0xC00000' end='0x1000000' /><slave name='sram_16bit_512k_0.avalon_slave_0' start='0x1080000' end='0x1100000' /><slave name='nios2_qsys_0.jtag_debug_module' start='0x1101000' end='0x1101800' /><slave name='epcs_controller.epcs_control_port' start='0x1101800' end='0x1102000' /></address-map>]]></parameter>
  <parameter name="instructionMasterHighPerformanceAddrWidth" value="1" />
  <parameter name="instructionMasterHighPerformanceMapParam" value="" />
  <parameter name="instruction_master_high_performance_paddr_base" value="0" />
  <parameter name="instruction_master_high_performance_paddr_size" value="0" />
  <parameter name="instruction_master_paddr_base" value="0" />
  <parameter name="instruction_master_paddr_size" value="0" />
  <parameter name="internalIrqMaskSystemInfo" value="63" />
  <parameter name="io_regionbase" value="0" />
  <parameter name="io_regionsize" value="0" />
  <parameter name="master_addr_map" value="false" />
  <parameter name="mmu_TLBMissExcOffset" value="0" />
  <parameter name="mmu_TLBMissExcSlave" value="" />
  <parameter name="mmu_autoAssignTlbPtrSz" value="true" />
  <parameter name="mmu_enabled" value="false" />
  <parameter name="mmu_processIDNumBits" value="8" />
  <parameter name="mmu_ramBlockType" value="Automatic" />
  <parameter name="mmu_tlbNumWays" value="16" />
  <parameter name="mmu_tlbPtrSz" value="7" />
  <parameter name="mmu_udtlbNumEntries" value="6" />
  <parameter name="mmu_uitlbNumEntries" value="4" />
  <parameter name="mpu_enabled" value="false" />
  <parameter name="mpu_minDataRegionSize" value="12" />
  <parameter name="mpu_minInstRegionSize" value="12" />
  <parameter name="mpu_numOfDataRegion" value="8" />
  <parameter name="mpu_numOfInstRegion" value="8" />
  <parameter name="mpu_useLimit" value="false" />
  <parameter name="mpx_enabled" value="false" />
  <parameter name="mul_32_impl" value="2" />
  <parameter name="mul_64_impl" value="0" />
  <parameter name="mul_shift_choice" value="0" />
  <parameter name="ocimem_ramBlockType" value="Automatic" />
  <parameter name="ocimem_ramInit" value="false" />
  <parameter name="regfile_ramBlockType" value="Automatic" />
  <parameter name="register_file_por" value="false" />
  <parameter name="resetOffset" value="0" />
  <parameter name="resetSlave" value="cfi_flash_0.uas" />
  <parameter name="resetrequest_enabled" value="true" />
  <parameter name="setting_HBreakTest" value="false" />
  <parameter name="setting_HDLSimCachesCleared" value="true" />
  <parameter name="setting_activateMonitors" value="true" />
  <parameter name="setting_activateTestEndChecker" value="false" />
  <parameter name="setting_activateTrace" value="true" />
  <parameter name="setting_allow_break_inst" value="false" />
  <parameter name="setting_alwaysEncrypt" value="true" />
  <parameter name="setting_asic_add_scan_mode_input" value="false" />
  <parameter name="setting_asic_enabled" value="false" />
  <parameter name="setting_asic_synopsys_translate_on_off" value="false" />
  <parameter name="setting_asic_third_party_synthesis" value="false" />
  <parameter name="setting_avalonDebugPortPresent" value="false" />
  <parameter name="setting_bhtPtrSz" value="8" />
  <parameter name="setting_bigEndian" value="false" />
  <parameter name="setting_branchpredictiontype" value="Dynamic" />
  <parameter name="setting_breakslaveoveride" value="false" />
  <parameter name="setting_clearXBitsLDNonBypass" value="true" />
  <parameter name="setting_dc_ecc_present" value="true" />
  <parameter name="setting_disable_tmr_inj" value="false" />
  <parameter name="setting_disableocitrace" value="false" />
  <parameter name="setting_dtcm_ecc_present" value="true" />
  <parameter name="setting_ecc_present" value="false" />
  <parameter name="setting_ecc_sim_test_ports" value="false" />
  <parameter name="setting_exportHostDebugPort" value="false" />
  <parameter name="setting_exportPCB" value="false" />
  <parameter name="setting_export_large_RAMs" value="false" />
  <parameter name="setting_exportdebuginfo" value="false" />
  <parameter name="setting_exportvectors" value="false" />
  <parameter name="setting_fast_register_read" value="false" />
  <parameter name="setting_ic_ecc_present" value="true" />
  <parameter name="setting_interruptControllerType" value="Internal" />
  <parameter name="setting_itcm_ecc_present" value="true" />
  <parameter name="setting_mmu_ecc_present" value="true" />
  <parameter name="setting_oci_export_jtag_signals" value="false" />
  <parameter name="setting_oci_version" value="1" />
  <parameter name="setting_preciseIllegalMemAccessException" value="false" />
  <parameter name="setting_removeRAMinit" value="false" />
  <parameter name="setting_rf_ecc_present" value="true" />
  <parameter name="setting_shadowRegisterSets" value="0" />
  <parameter name="setting_showInternalSettings" value="false" />
  <parameter name="setting_showUnpublishedSettings" value="false" />
  <parameter name="setting_support31bitdcachebypass" value="true" />
  <parameter name="setting_tmr_output_disable" value="false" />
  <parameter name="setting_usedesignware" value="false" />
  <parameter name="shift_rot_impl" value="1" />
  <parameter name="tightlyCoupledDataMaster0AddrWidth" value="1" />
  <parameter name="tightlyCoupledDataMaster0MapParam" value="" />
  <parameter name="tightlyCoupledDataMaster1AddrWidth" value="1" />
  <parameter name="tightlyCoupledDataMaster1MapParam" value="" />
  <parameter name="tightlyCoupledDataMaster2AddrWidth" value="1" />
  <parameter name="tightlyCoupledDataMaster2MapParam" value="" />
  <parameter name="tightlyCoupledDataMaster3AddrWidth" value="1" />
  <parameter name="tightlyCoupledDataMaster3MapParam" value="" />
  <parameter name="tightlyCoupledInstructionMaster0AddrWidth" value="1" />
  <parameter name="tightlyCoupledInstructionMaster0MapParam" value="" />
  <parameter name="tightlyCoupledInstructionMaster1AddrWidth" value="1" />
  <parameter name="tightlyCoupledInstructionMaster1MapParam" value="" />
  <parameter name="tightlyCoupledInstructionMaster2AddrWidth" value="1" />
  <parameter name="tightlyCoupledInstructionMaster2MapParam" value="" />
  <parameter name="tightlyCoupledInstructionMaster3AddrWidth" value="1" />
  <parameter name="tightlyCoupledInstructionMaster3MapParam" value="" />
  <parameter name="tightly_coupled_data_master_0_paddr_base" value="0" />
  <parameter name="tightly_coupled_data_master_0_paddr_size" value="0" />
  <parameter name="tightly_coupled_data_master_1_paddr_base" value="0" />
  <parameter name="tightly_coupled_data_master_1_paddr_size" value="0" />
  <parameter name="tightly_coupled_data_master_2_paddr_base" value="0" />
  <parameter name="tightly_coupled_data_master_2_paddr_size" value="0" />
  <parameter name="tightly_coupled_data_master_3_paddr_base" value="0" />
  <parameter name="tightly_coupled_data_master_3_paddr_size" value="0" />
  <parameter name="tightly_coupled_instruction_master_0_paddr_base" value="0" />
  <parameter name="tightly_coupled_instruction_master_0_paddr_size" value="0" />
  <parameter name="tightly_coupled_instruction_master_1_paddr_base" value="0" />
  <parameter name="tightly_coupled_instruction_master_1_paddr_size" value="0" />
  <parameter name="tightly_coupled_instruction_master_2_paddr_base" value="0" />
  <parameter name="tightly_coupled_instruction_master_2_paddr_size" value="0" />
  <parameter name="tightly_coupled_instruction_master_3_paddr_base" value="0" />
  <parameter name="tightly_coupled_instruction_master_3_paddr_size" value="0" />
  <parameter name="tmr_enabled" value="false" />
  <parameter name="tracefilename" value="" />
  <parameter name="userDefinedSettings" value="" />
 </module>
 <module
   name="sdram_0"
   kind="altera_avalon_new_sdram_controller"
   version="17.1"
   enabled="1">
  <parameter name="TAC" value="5.5" />
  <parameter name="TMRD" value="3" />
  <parameter name="TRCD" value="20.0" />
  <parameter name="TRFC" value="70.0" />
  <parameter name="TRP" value="20.0" />
  <parameter name="TWR" value="14.0" />
  <parameter name="casLatency" value="3" />
  <parameter name="clockRate" value="100000000" />
  <parameter name="columnWidth" value="8" />
  <parameter name="componentName">$${FILENAME}_sdram_0</parameter>
  <parameter name="dataWidth" value="16" />
  <parameter name="generateSimulationModel" value="true" />
  <parameter name="initNOPDelay" value="0.0" />
  <parameter name="initRefreshCommands" value="2" />
  <parameter name="masteredTristateBridgeSlave" value="0" />
  <parameter name="model" value="custom" />
  <parameter name="numberOfBanks" value="4" />
  <parameter name="numberOfChipSelects" value="1" />
  <parameter name="pinsSharedViaTriState" value="false" />
  <parameter name="powerUpDelay" value="100.0" />
  <parameter name="refreshPeriod" value="15.625" />
  <parameter name="registerDataIn" value="true" />
  <parameter name="rowWidth" value="12" />
 </module>
 <module
   name="sram_16bit_512k_0"
   kind="sram_16bit_512k"
   version="1.0.2"
   enabled="1" />
 <module name="switch_pio" kind="altera_avalon_pio" version="17.1" enabled="1">
  <parameter name="bitClearingEdgeCapReg" value="false" />
  <parameter name="bitModifyingOutReg" value="false" />
  <parameter name="captureEdge" value="false" />
  <parameter name="clockRate" value="100000000" />
  <parameter name="direction" value="Input" />
  <parameter name="edgeType" value="RISING" />
  <parameter name="generateIRQ" value="false" />
  <parameter name="irqType" value="LEVEL" />
  <parameter name="resetValue" value="0" />
  <parameter name="simDoTestBenchWiring" value="true" />
  <parameter name="simDrivenValue" value="0" />
  <parameter name="width" value="18" />
 </module>
 <module name="timer_0" kind="altera_avalon_timer" version="17.1" enabled="1">
  <parameter name="alwaysRun" value="false" />
  <parameter name="counterSize" value="32" />
  <parameter name="fixedPeriod" value="false" />
  <parameter name="period" value="1" />
  <parameter name="periodUnits" value="MSEC" />
  <parameter name="resetOutput" value="false" />
  <parameter name="snapshot" value="true" />
  <parameter name="systemFrequency" value="100000000" />
  <parameter name="timeoutPulseOutput" value="false" />
  <parameter name="watchdogPulse" value="2" />
 </module>
 <module name="timer_1" kind="altera_avalon_timer" version="17.1" enabled="1">
  <parameter name="alwaysRun" value="false" />
  <parameter name="counterSize" value="32" />
  <parameter name="fixedPeriod" value="false" />
  <parameter name="period" value="1" />
  <parameter name="periodUnits" value="MSEC" />
  <parameter name="resetOutput" value="false" />
  <parameter name="snapshot" value="true" />
  <parameter name="systemFrequency" value="100000000" />
  <parameter name="timeoutPulseOutput" value="false" />
  <parameter name="watchdogPulse" value="2" />
 </module>
 <module
   name="tri_state_bridge_0_bridge_0"
   kind="altera_tristate_conduit_bridge"
   version="17.1"
   enabled="1">
  <parameter name="INTERFACE_INFO"><![CDATA[<info><slave name="tcs"><master name="tri_state_bridge_0_pinSharer_0.tcm"><pin role="" width="1" type="Invalid" output_name="" output_enable_name="" input_name="" /><pin role="tri_state_bridge_0_address" width="22" type="Output" output_name="tri_state_bridge_0_address" output_enable_name="" input_name="" /><pin role="tri_state_bridge_0_readn" width="1" type="Output" output_name="tri_state_bridge_0_readn" output_enable_name="" input_name="" /><pin role="write_n_to_the_cfi_flash_0" width="1" type="Output" output_name="write_n_to_the_cfi_flash_0" output_enable_name="" input_name="" /><pin role="tri_state_bridge_0_data" width="8" type="Bidirectional" output_name="tri_state_bridge_0_data" output_enable_name="tri_state_bridge_0_data_outen" input_name="tri_state_bridge_0_data_in" /><pin role="select_n_to_the_cfi_flash_0" width="1" type="Output" output_name="select_n_to_the_cfi_flash_0" output_enable_name="" input_name="" /></master></slave></info>]]></parameter>
 </module>
 <module
   name="tri_state_bridge_0_pinSharer_0"
   kind="altera_tristate_conduit_pin_sharer"
   version="17.1"
   enabled="1">
  <parameter name="AUTO_CLK_CLOCK_DOMAIN" value="1" />
  <parameter name="AUTO_CLK_CLOCK_RATE" value="100000000" />
  <parameter name="AUTO_CLK_RESET_DOMAIN" value="1" />
  <parameter name="AUTO_DEVICE" value="5CGXFC7C7F23C8" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone V" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="8_H7" />
  <parameter name="INTERFACE_INFO"><![CDATA[<info><slave name="tcs0"><master name="cfi_flash_0.tcm"><pin role="write_n" width="1" type="Output" output_name="tcm_write_n_out" output_enable_name="" input_name="" /><pin role="read_n" width="1" type="Output" output_name="tcm_read_n_out" output_enable_name="" input_name="" /><pin role="chipselect_n" width="1" type="Output" output_name="tcm_chipselect_n_out" output_enable_name="" input_name="" /><pin role="" width="1" type="Invalid" output_name="" output_enable_name="" input_name="" /><pin role="address" width="22" type="Output" output_name="tcm_address_out" output_enable_name="" input_name="" /><pin role="data" width="8" type="Bidirectional" output_name="tcm_data_out" output_enable_name="tcm_data_outen" input_name="tcm_data_in" /></master></slave></info>]]></parameter>
  <parameter name="MODULE_ORIGIN_LIST">cfi_flash_0.tcm,cfi_flash_0.tcm,cfi_flash_0.tcm,cfi_flash_0.tcm,cfi_flash_0.tcm</parameter>
  <parameter name="NUM_INTERFACES" value="1" />
  <parameter name="SHARED_SIGNAL_LIST">tri_state_bridge_0_address,tri_state_bridge_0_readn,write_n_to_the_cfi_flash_0,tri_state_bridge_0_data,select_n_to_the_cfi_flash_0</parameter>
  <parameter name="SIGNAL_ORIGIN_LIST">address,read_n,write_n,data,chipselect_n</parameter>
 </module>
 <module name="uart_0" kind="altera_avalon_uart" version="17.1" enabled="1">
  <parameter name="baud" value="115200" />
  <parameter name="clockRate" value="100000000" />
  <parameter name="dataBits" value="8" />
  <parameter name="fixedBaud" value="true" />
  <parameter name="parity" value="NONE" />
  <parameter name="simCharStream" value="" />
  <parameter name="simInteractiveInputEnable" value="false" />
  <parameter name="simInteractiveOutputEnable" value="false" />
  <parameter name="simTrueBaud" value="false" />
  <parameter name="stopBits" value="1" />
  <parameter name="syncRegDepth" value="2" />
  <parameter name="useCtsRts" value="false" />
  <parameter name="useEopRegister" value="false" />
  <parameter name="useRelativePathForSimFile" value="false" />
 </module>
 <connection
   kind="avalon"
   version="17.1"
   start="nios2_qsys_0.data_master"
   end="jtag_uart_0.avalon_jtag_slave">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x011020d0" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="17.1"
   start="nios2_qsys_0.data_master"
   end="SEG7_Display.avalon_slave">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x011020dc" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="17.1"
   start="nios2_qsys_0.data_master"
   end="sram_16bit_512k_0.avalon_slave_0">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x01080000" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="17.1"
   start="nios2_qsys_0.data_master"
   end="Audio_0.avalon_slave_0">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x011020d8" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="17.1"
   start="nios2_qsys_0.data_master"
   end="nios2_qsys_0.debug_mem_slave">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x01101000" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="17.1"
   start="nios2_qsys_0.data_master"
   end="epcs_controller.epcs_control_port">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x01101800" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="17.1"
   start="nios2_qsys_0.data_master"
   end="led_green.s1">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x01102060" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="17.1"
   start="nios2_qsys_0.data_master"
   end="led_red.s1">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x01102070" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="17.1"
   start="nios2_qsys_0.data_master"
   end="SD_CLK.s1">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x01102080" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="17.1"
   start="nios2_qsys_0.data_master"
   end="SD_CMD.s1">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x01102090" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="17.1"
   start="nios2_qsys_0.data_master"
   end="SD_DAT.s1">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x011020a0" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="17.1"
   start="nios2_qsys_0.data_master"
   end="switch_pio.s1">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x011020b0" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="17.1"
   start="nios2_qsys_0.data_master"
   end="button_pio.s1">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x011020c0" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="17.1"
   start="nios2_qsys_0.data_master"
   end="timer_1.s1">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x01102000" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="17.1"
   start="nios2_qsys_0.data_master"
   end="timer_0.s1">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x01102020" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="17.1"
   start="nios2_qsys_0.data_master"
   end="uart_0.s1">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x01102040" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="17.1"
   start="nios2_qsys_0.data_master"
   end="sdram_0.s1">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x0000" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="17.1"
   start="nios2_qsys_0.data_master"
   end="cfi_flash_0.uas">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x00c00000" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="17.1"
   start="nios2_qsys_0.instruction_master"
   end="sram_16bit_512k_0.avalon_slave_0">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x01080000" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="17.1"
   start="nios2_qsys_0.instruction_master"
   end="nios2_qsys_0.debug_mem_slave">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x01101000" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="17.1"
   start="nios2_qsys_0.instruction_master"
   end="epcs_controller.epcs_control_port">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x01101800" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="17.1"
   start="nios2_qsys_0.instruction_master"
   end="sdram_0.s1">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x0000" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="17.1"
   start="nios2_qsys_0.instruction_master"
   end="cfi_flash_0.uas">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x00c00000" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection kind="clock" version="17.1" start="clk.clk" end="epcs_controller.clk" />
 <connection kind="clock" version="17.1" start="clk.clk" end="jtag_uart_0.clk" />
 <connection kind="clock" version="17.1" start="clk.clk" end="uart_0.clk" />
 <connection kind="clock" version="17.1" start="clk.clk" end="timer_0.clk" />
 <connection kind="clock" version="17.1" start="clk.clk" end="timer_1.clk" />
 <connection
   kind="clock"
   version="17.1"
   start="clk.clk"
   end="tri_state_bridge_0_bridge_0.clk" />
 <connection
   kind="clock"
   version="17.1"
   start="clk.clk"
   end="tri_state_bridge_0_pinSharer_0.clk" />
 <connection kind="clock" version="17.1" start="clk.clk" end="cfi_flash_0.clk" />
 <connection kind="clock" version="17.1" start="clk.clk" end="Audio_0.clk" />
 <connection kind="clock" version="17.1" start="clk.clk" end="sdram_0.clk" />
 <connection kind="clock" version="17.1" start="clk.clk" end="SEG7_Display.clk" />
 <connection
   kind="clock"
   version="17.1"
   start="clk.clk"
   end="sram_16bit_512k_0.clk" />
 <connection kind="clock" version="17.1" start="clk.clk" end="button_pio.clk" />
 <connection kind="clock" version="17.1" start="clk.clk" end="switch_pio.clk" />
 <connection kind="clock" version="17.1" start="clk.clk" end="SD_DAT.clk" />
 <connection kind="clock" version="17.1" start="clk.clk" end="SD_CMD.clk" />
 <connection kind="clock" version="17.1" start="clk.clk" end="SD_CLK.clk" />
 <connection kind="clock" version="17.1" start="clk.clk" end="led_red.clk" />
 <connection kind="clock" version="17.1" start="clk.clk" end="led_green.clk" />
 <connection kind="clock" version="17.1" start="clk.clk" end="nios2_qsys_0.clk" />
 <connection
   kind="interrupt"
   version="17.1"
   start="nios2_qsys_0.irq"
   end="epcs_controller.irq">
  <parameter name="irqNumber" value="0" />
 </connection>
 <connection
   kind="interrupt"
   version="17.1"
   start="nios2_qsys_0.irq"
   end="jtag_uart_0.irq">
  <parameter name="irqNumber" value="1" />
 </connection>
 <connection
   kind="interrupt"
   version="17.1"
   start="nios2_qsys_0.irq"
   end="uart_0.irq">
  <parameter name="irqNumber" value="2" />
 </connection>
 <connection
   kind="interrupt"
   version="17.1"
   start="nios2_qsys_0.irq"
   end="timer_0.irq">
  <parameter name="irqNumber" value="3" />
 </connection>
 <connection
   kind="interrupt"
   version="17.1"
   start="nios2_qsys_0.irq"
   end="button_pio.irq">
  <parameter name="irqNumber" value="4" />
 </connection>
 <connection
   kind="interrupt"
   version="17.1"
   start="nios2_qsys_0.irq"
   end="timer_1.irq">
  <parameter name="irqNumber" value="5" />
 </connection>
 <connection kind="reset" version="17.1" start="clk.clk_reset" end="sdram_0.reset" />
 <connection
   kind="reset"
   version="17.1"
   start="clk.clk_reset"
   end="epcs_controller.reset" />
 <connection
   kind="reset"
   version="17.1"
   start="clk.clk_reset"
   end="jtag_uart_0.reset" />
 <connection kind="reset" version="17.1" start="clk.clk_reset" end="uart_0.reset" />
 <connection kind="reset" version="17.1" start="clk.clk_reset" end="timer_0.reset" />
 <connection kind="reset" version="17.1" start="clk.clk_reset" end="timer_1.reset" />
 <connection kind="reset" version="17.1" start="clk.clk_reset" end="led_red.reset" />
 <connection
   kind="reset"
   version="17.1"
   start="clk.clk_reset"
   end="led_green.reset" />
 <connection
   kind="reset"
   version="17.1"
   start="clk.clk_reset"
   end="button_pio.reset" />
 <connection
   kind="reset"
   version="17.1"
   start="clk.clk_reset"
   end="switch_pio.reset" />
 <connection kind="reset" version="17.1" start="clk.clk_reset" end="SD_DAT.reset" />
 <connection kind="reset" version="17.1" start="clk.clk_reset" end="SD_CMD.reset" />
 <connection kind="reset" version="17.1" start="clk.clk_reset" end="SD_CLK.reset" />
 <connection
   kind="reset"
   version="17.1"
   start="clk.clk_reset"
   end="tri_state_bridge_0_bridge_0.reset" />
 <connection
   kind="reset"
   version="17.1"
   start="clk.clk_reset"
   end="tri_state_bridge_0_pinSharer_0.reset" />
 <connection
   kind="reset"
   version="17.1"
   start="clk.clk_reset"
   end="cfi_flash_0.reset" />
 <connection
   kind="reset"
   version="17.1"
   start="clk.clk_reset"
   end="nios2_qsys_0.reset" />
 <connection
   kind="reset"
   version="17.1"
   start="clk.clk_reset"
   end="SEG7_Display.reset_n" />
 <connection
   kind="reset"
   version="17.1"
   start="clk.clk_reset"
   end="Audio_0.reset_n" />
 <connection
   kind="reset"
   version="17.1"
   start="clk.clk_reset"
   end="sram_16bit_512k_0.reset_n" />
 <connection
   kind="reset"
   version="17.1"
   start="nios2_qsys_0.debug_reset_request"
   end="sdram_0.reset" />
 <connection
   kind="reset"
   version="17.1"
   start="nios2_qsys_0.debug_reset_request"
   end="epcs_controller.reset" />
 <connection
   kind="reset"
   version="17.1"
   start="nios2_qsys_0.debug_reset_request"
   end="jtag_uart_0.reset" />
 <connection
   kind="reset"
   version="17.1"
   start="nios2_qsys_0.debug_reset_request"
   end="uart_0.reset" />
 <connection
   kind="reset"
   version="17.1"
   start="nios2_qsys_0.debug_reset_request"
   end="timer_0.reset" />
 <connection
   kind="reset"
   version="17.1"
   start="nios2_qsys_0.debug_reset_request"
   end="timer_1.reset" />
 <connection
   kind="reset"
   version="17.1"
   start="nios2_qsys_0.debug_reset_request"
   end="led_red.reset" />
 <connection
   kind="reset"
   version="17.1"
   start="nios2_qsys_0.debug_reset_request"
   end="led_green.reset" />
 <connection
   kind="reset"
   version="17.1"
   start="nios2_qsys_0.debug_reset_request"
   end="button_pio.reset" />
 <connection
   kind="reset"
   version="17.1"
   start="nios2_qsys_0.debug_reset_request"
   end="switch_pio.reset" />
 <connection
   kind="reset"
   version="17.1"
   start="nios2_qsys_0.debug_reset_request"
   end="SD_DAT.reset" />
 <connection
   kind="reset"
   version="17.1"
   start="nios2_qsys_0.debug_reset_request"
   end="SD_CMD.reset" />
 <connection
   kind="reset"
   version="17.1"
   start="nios2_qsys_0.debug_reset_request"
   end="SD_CLK.reset" />
 <connection
   kind="reset"
   version="17.1"
   start="nios2_qsys_0.debug_reset_request"
   end="tri_state_bridge_0_bridge_0.reset" />
 <connection
   kind="reset"
   version="17.1"
   start="nios2_qsys_0.debug_reset_request"
   end="tri_state_bridge_0_pinSharer_0.reset" />
 <connection
   kind="reset"
   version="17.1"
   start="nios2_qsys_0.debug_reset_request"
   end="cfi_flash_0.reset" />
 <connection
   kind="reset"
   version="17.1"
   start="nios2_qsys_0.debug_reset_request"
   end="nios2_qsys_0.reset" />
 <connection
   kind="reset"
   version="17.1"
   start="nios2_qsys_0.debug_reset_request"
   end="SEG7_Display.reset_n" />
 <connection
   kind="reset"
   version="17.1"
   start="nios2_qsys_0.debug_reset_request"
   end="Audio_0.reset_n" />
 <connection
   kind="reset"
   version="17.1"
   start="nios2_qsys_0.debug_reset_request"
   end="sram_16bit_512k_0.reset_n" />
 <connection
   kind="tristate_conduit"
   version="17.1"
   start="tri_state_bridge_0_pinSharer_0.tcm"
   end="tri_state_bridge_0_bridge_0.tcs" />
 <connection
   kind="tristate_conduit"
   version="17.1"
   start="cfi_flash_0.tcm"
   end="tri_state_bridge_0_pinSharer_0.tcs0" />
 <interconnectRequirement for="$system" name="qsys_mm.clockCrossingAdapter" value="HANDSHAKE" />
 <interconnectRequirement for="$system" name="qsys_mm.maxAdditionalLatency" value="0" />
</system>
