%nodes
 \node[task_title] (pc)                                               {PC};
 \node[task] (uart_rx) [right of=pc,yshift=-1.2cm,xshift=-1cm]                                               {UART receive};
 \node[buffer_sem] (uart_rx_buff)  [right of=uart_rx,xshift=-0.5cm]                      {uart in buffer};
 \node[task] (uart_tx)       [above of=uart_rx,yshift=-0.7cm]                      {UART send};
 \node[buffer_sem] (uart_tx_buff)  [right of=uart_tx,xshift=-0.5cm]                           {uart out buffer};
 \node[task] (interface)     [right of=uart_rx_buff,yshift=1.2cm]            {Interface};
 
 \node[buffer_sem] (ctrl_bit)     [right of=interface,xshift=-0.5cm]            {control message};
 \node[task] (ctrl)     [right of=ctrl_bit,xshift=-0.5cm]            {Control};
 
 \node[memory_sem] (log_file)     [below of=interface]            {log file};
 \node[task] (log)     [right of=log_file,xshift=-0.5cm]            {Logger};
 \node[buffer_sem] (status)     [right of=log,xshift=-0.5cm]            {status};
 \path[->] (log_file)        edge (interface);
 \path[->] (log)        edge (log_file);
 \path[->] (status)        edge (log);
 \path[->] (ctrl)        edge (status);

 \node[semaphore] (sem_tx) [above of=uart_tx_buff,yshift=-1.5cm] {};
 \node[semaphore] (sem_rx) [below of=uart_rx_buff,yshift= 1.5cm] {};
 \path[->] (interface) edge[bend right=30] (sem_tx);
 \path[->] (interface) edge[bend  left=30] (sem_rx);
% % %  Hvis vi vil fjerne read pwm fra tegningen
%  \node[memory_sem] (pwm_ctrl) [above of=interface] {PWM ctrl};
%  \node[task] (read_pwm) [right of=pwm_ctrl,yshift=1.6cm] {read PWM};
%  \node[memory_sem] (target) [right of=read_pwm,yshift=-1.5cm,xshift=0.1cm] {target PWM};
%  \path[->] (interface)        edge (pwm_ctrl);
%  \path[->] (pwm_ctrl)        edge[bend right=30] (read_pwm);
%  \path[->] (read_pwm)        edge[bend right=30] (target);
%  \path[->] (target)        edge (ctrl);
% % % % 

% % % % Hvis vi vil lave figuren mindre og have FPGA tegnet pÃ¥... 
 \node[task_title] (fpga) [above of=ctrl,yshift=-0.5cm] {FPGA};
 \path[->] (ctrl) edge (fpga);
 
 %Linjer
 
 \path[->] (pc)        edge[bend right= 30]  (uart_rx);
 \path[<-] (pc)        edge[bend right=-30] (uart_tx);
 
 \path[<-] (uart_tx)        edge (uart_tx_buff);
 \path[->] (uart_rx)        edge (uart_rx_buff);
 
 \path[<-] (uart_tx_buff)        edge[bend left= 25] (interface);
 \path[->] (uart_rx_buff)        edge[bend left=-25] (interface);
 
 
 \path[->] (interface)       edge (ctrl_bit);
 \path[->] (ctrl_bit)        edge (ctrl);
 
 \path[->] (ctrl) edge[bend left=40] (ctrl_bit);
 