// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2020.1
// Copyright (C) 1986-2020 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="myproject,hls_ip_2020_1,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=1,HLS_INPUT_PART=xcvu9p-flga2577-2-e,HLS_INPUT_CLOCK=5.000000,HLS_INPUT_ARCH=pipeline,HLS_SYN_CLOCK=4.373000,HLS_SYN_LAT=12,HLS_SYN_TPT=1,HLS_SYN_MEM=0,HLS_SYN_DSP=51,HLS_SYN_FF=6970,HLS_SYN_LUT=26917,HLS_VERSION=2020_1}" *)

module myproject (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        x_V_ap_vld,
        x_V,
        y_0_V,
        y_0_V_ap_vld,
        y_1_V,
        y_1_V_ap_vld,
        y_2_V,
        y_2_V_ap_vld,
        y_3_V,
        y_3_V_ap_vld,
        y_4_V,
        y_4_V_ap_vld
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input   x_V_ap_vld;
input  [143:0] x_V;
output  [8:0] y_0_V;
output   y_0_V_ap_vld;
output  [8:0] y_1_V;
output   y_1_V_ap_vld;
output  [8:0] y_2_V;
output   y_2_V_ap_vld;
output  [8:0] y_3_V;
output   y_3_V_ap_vld;
output  [8:0] y_4_V;
output   y_4_V_ap_vld;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg y_0_V_ap_vld;
reg y_1_V_ap_vld;
reg y_2_V_ap_vld;
reg y_3_V_ap_vld;
reg y_4_V_ap_vld;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_enable_reg_pp0_iter4;
reg    ap_enable_reg_pp0_iter5;
reg    ap_enable_reg_pp0_iter6;
reg    ap_enable_reg_pp0_iter7;
reg    ap_enable_reg_pp0_iter8;
reg    ap_enable_reg_pp0_iter9;
reg    ap_enable_reg_pp0_iter10;
reg    ap_enable_reg_pp0_iter11;
reg    ap_enable_reg_pp0_iter12;
reg    ap_idle_pp0;
reg    x_V_ap_vld_in_sig;
reg    ap_block_state1_pp0_stage0_iter0;
wire    ap_block_state2_pp0_stage0_iter1;
wire    ap_block_state3_pp0_stage0_iter2;
wire    ap_block_state4_pp0_stage0_iter3;
wire    ap_block_state5_pp0_stage0_iter4;
wire    ap_block_state6_pp0_stage0_iter5;
wire    ap_block_state7_pp0_stage0_iter6;
wire    ap_block_state8_pp0_stage0_iter7;
wire    ap_block_state9_pp0_stage0_iter8;
wire    ap_block_state10_pp0_stage0_iter9;
wire    ap_block_state11_pp0_stage0_iter10;
wire    ap_block_state12_pp0_stage0_iter11;
wire    ap_block_state13_pp0_stage0_iter12;
reg    ap_block_pp0_stage0_11001;
reg   [143:0] x_V_preg;
reg   [143:0] x_V_in_sig;
reg    x_V_ap_vld_preg;
reg    x_V_blk_n;
wire    ap_block_pp0_stage0;
wire  signed [8:0] p_Val2_7_fu_288_p4;
reg   [8:0] p_Val2_7_reg_1259;
wire  signed [8:0] p_Val2_1_fu_298_p4;
reg  signed [8:0] p_Val2_1_reg_1269;
reg   [8:0] p_Val2_8_reg_1275;
reg  signed [8:0] p_Val2_s_reg_1285;
reg  signed [8:0] p_Val2_s_reg_1285_pp0_iter1_reg;
reg  signed [8:0] p_Val2_s_reg_1285_pp0_iter2_reg;
reg  signed [8:0] p_Val2_s_reg_1285_pp0_iter3_reg;
reg  signed [8:0] p_Val2_s_reg_1285_pp0_iter4_reg;
reg  signed [8:0] p_Val2_s_reg_1285_pp0_iter5_reg;
reg  signed [8:0] p_Val2_s_reg_1285_pp0_iter6_reg;
wire  signed [8:0] p_Val2_19_fu_340_p4;
reg  signed [8:0] p_Val2_19_reg_1303;
reg   [8:0] trunc_ln708_8_reg_1318;
wire   [9:0] ret_V_21_fu_431_p2;
reg   [9:0] ret_V_21_reg_1323;
reg   [9:0] ret_V_21_reg_1323_pp0_iter2_reg;
reg   [9:0] ret_V_21_reg_1323_pp0_iter3_reg;
reg   [9:0] ret_V_21_reg_1323_pp0_iter4_reg;
reg   [9:0] ret_V_21_reg_1323_pp0_iter5_reg;
reg   [9:0] ret_V_21_reg_1323_pp0_iter6_reg;
reg   [9:0] ret_V_21_reg_1323_pp0_iter7_reg;
reg   [9:0] ret_V_21_reg_1323_pp0_iter8_reg;
wire   [11:0] r_V_29_fu_462_p2;
reg   [11:0] r_V_29_reg_1333;
reg   [11:0] r_V_29_reg_1333_pp0_iter2_reg;
reg   [11:0] r_V_29_reg_1333_pp0_iter3_reg;
reg   [11:0] r_V_29_reg_1333_pp0_iter4_reg;
reg   [11:0] r_V_29_reg_1333_pp0_iter5_reg;
reg   [11:0] r_V_29_reg_1333_pp0_iter6_reg;
reg   [11:0] r_V_29_reg_1333_pp0_iter7_reg;
reg   [8:0] trunc_ln_reg_1338;
reg   [8:0] trunc_ln708_4_reg_1363;
reg   [8:0] trunc_ln708_6_reg_1368;
reg   [8:0] trunc_ln708_9_reg_1373;
reg   [8:0] trunc_ln708_s_reg_1378;
wire   [9:0] ret_V_fu_714_p2;
reg  signed [9:0] ret_V_reg_1383;
reg  signed [4:0] outcos_V_reg_1388;
reg  signed [4:0] outcos_V_9_reg_1393;
wire   [11:0] r_V_13_fu_746_p2;
reg   [11:0] r_V_13_reg_1399;
reg   [4:0] outcos_V_3_reg_1405;
reg   [4:0] outcos_V_3_reg_1405_pp0_iter8_reg;
reg   [4:0] outsin_V_1_reg_1410;
wire  signed [13:0] grp_fu_1213_p3;
reg  signed [13:0] ret_V_5_reg_1415;
wire   [9:0] ret_V_6_fu_820_p2;
reg  signed [9:0] ret_V_6_reg_1420;
reg   [4:0] outsin_V_4_reg_1425;
reg   [4:0] outsin_V_4_reg_1425_pp0_iter9_reg;
reg   [4:0] outsin_V_5_reg_1430;
reg   [4:0] outsin_V_5_reg_1430_pp0_iter9_reg;
reg   [4:0] outsin_V_5_reg_1430_pp0_iter10_reg;
reg   [4:0] outcos_V_2_reg_1435;
reg   [4:0] outcos_V_2_reg_1435_pp0_iter9_reg;
reg   [4:0] outcos_V_2_reg_1435_pp0_iter10_reg;
reg  signed [4:0] outcos_V_2_reg_1435_pp0_iter11_reg;
wire  signed [24:0] r_V_15_fu_1221_p2;
reg  signed [24:0] r_V_15_reg_1440;
wire   [5:0] ret_V_16_fu_879_p2;
reg   [5:0] ret_V_16_reg_1445;
reg   [4:0] outsin_V_8_reg_1450;
reg   [8:0] trunc_ln708_1_reg_1455;
reg   [8:0] trunc_ln708_1_reg_1455_pp0_iter10_reg;
reg   [8:0] trunc_ln708_1_reg_1455_pp0_iter11_reg;
wire  signed [23:0] r_V_12_fu_1227_p2;
reg  signed [23:0] r_V_12_reg_1460;
reg   [4:0] outsin_V_11_reg_1465;
reg   [4:0] outsin_V_11_reg_1465_pp0_iter10_reg;
reg   [4:0] outsin_V_11_reg_1465_pp0_iter11_reg;
wire  signed [32:0] mul_ln1192_3_fu_1233_p2;
reg  signed [32:0] mul_ln1192_3_reg_1470;
wire   [9:0] r_V_19_fu_1025_p2;
reg   [9:0] r_V_19_reg_1475;
wire  signed [21:0] r_V_23_fu_1239_p2;
reg  signed [21:0] r_V_23_reg_1480;
reg   [4:0] outcos_V_5_reg_1485;
reg   [4:0] outcos_V_6_reg_1490;
wire  signed [26:0] mul_ln1192_fu_1071_p2;
reg  signed [26:0] mul_ln1192_reg_1495;
reg   [8:0] trunc_ln708_7_reg_1500;
reg   [8:0] trunc_ln708_7_reg_1500_pp0_iter11_reg;
wire  signed [29:0] mul_ln1192_6_fu_1245_p2;
reg  signed [29:0] mul_ln1192_6_reg_1505;
wire   [9:0] r_V_28_fu_1120_p2;
reg   [9:0] r_V_28_reg_1510;
wire  signed [26:0] mul_ln1192_1_fu_1129_p2;
reg  signed [26:0] mul_ln1192_1_reg_1515;
reg   [8:0] trunc_ln708_10_reg_1520;
reg    ap_block_pp0_stage0_subdone;
wire   [8:0] grp_generic_sincos_9_6_s_fu_203_in_V;
wire   [4:0] grp_generic_sincos_9_6_s_fu_203_ap_return_0;
wire   [4:0] grp_generic_sincos_9_6_s_fu_203_ap_return_1;
reg    grp_generic_sincos_9_6_s_fu_203_ap_ce;
reg    ap_block_state1_pp0_stage0_iter0_ignore_call60;
wire    ap_block_state2_pp0_stage0_iter1_ignore_call60;
wire    ap_block_state3_pp0_stage0_iter2_ignore_call60;
wire    ap_block_state4_pp0_stage0_iter3_ignore_call60;
wire    ap_block_state5_pp0_stage0_iter4_ignore_call60;
wire    ap_block_state6_pp0_stage0_iter5_ignore_call60;
wire    ap_block_state7_pp0_stage0_iter6_ignore_call60;
wire    ap_block_state8_pp0_stage0_iter7_ignore_call60;
wire    ap_block_state9_pp0_stage0_iter8_ignore_call60;
wire    ap_block_state10_pp0_stage0_iter9_ignore_call60;
wire    ap_block_state11_pp0_stage0_iter10_ignore_call60;
wire    ap_block_state12_pp0_stage0_iter11_ignore_call60;
wire    ap_block_state13_pp0_stage0_iter12_ignore_call60;
reg    ap_block_pp0_stage0_11001_ignoreCallOp20;
wire   [8:0] grp_generic_sincos_9_6_s_fu_208_in_V;
wire   [4:0] grp_generic_sincos_9_6_s_fu_208_ap_return_0;
wire   [4:0] grp_generic_sincos_9_6_s_fu_208_ap_return_1;
reg    grp_generic_sincos_9_6_s_fu_208_ap_ce;
reg    ap_block_state1_pp0_stage0_iter0_ignore_call66;
wire    ap_block_state2_pp0_stage0_iter1_ignore_call66;
wire    ap_block_state3_pp0_stage0_iter2_ignore_call66;
wire    ap_block_state4_pp0_stage0_iter3_ignore_call66;
wire    ap_block_state5_pp0_stage0_iter4_ignore_call66;
wire    ap_block_state6_pp0_stage0_iter5_ignore_call66;
wire    ap_block_state7_pp0_stage0_iter6_ignore_call66;
wire    ap_block_state8_pp0_stage0_iter7_ignore_call66;
wire    ap_block_state9_pp0_stage0_iter8_ignore_call66;
wire    ap_block_state10_pp0_stage0_iter9_ignore_call66;
wire    ap_block_state11_pp0_stage0_iter10_ignore_call66;
wire    ap_block_state12_pp0_stage0_iter11_ignore_call66;
wire    ap_block_state13_pp0_stage0_iter12_ignore_call66;
reg    ap_block_pp0_stage0_11001_ignoreCallOp22;
wire   [8:0] grp_generic_sincos_9_6_s_fu_213_in_V;
wire   [4:0] grp_generic_sincos_9_6_s_fu_213_ap_return_0;
wire   [4:0] grp_generic_sincos_9_6_s_fu_213_ap_return_1;
reg    grp_generic_sincos_9_6_s_fu_213_ap_ce;
reg    ap_block_state1_pp0_stage0_iter0_ignore_call84;
wire    ap_block_state2_pp0_stage0_iter1_ignore_call84;
wire    ap_block_state3_pp0_stage0_iter2_ignore_call84;
wire    ap_block_state4_pp0_stage0_iter3_ignore_call84;
wire    ap_block_state5_pp0_stage0_iter4_ignore_call84;
wire    ap_block_state6_pp0_stage0_iter5_ignore_call84;
wire    ap_block_state7_pp0_stage0_iter6_ignore_call84;
wire    ap_block_state8_pp0_stage0_iter7_ignore_call84;
wire    ap_block_state9_pp0_stage0_iter8_ignore_call84;
wire    ap_block_state10_pp0_stage0_iter9_ignore_call84;
wire    ap_block_state11_pp0_stage0_iter10_ignore_call84;
wire    ap_block_state12_pp0_stage0_iter11_ignore_call84;
wire    ap_block_state13_pp0_stage0_iter12_ignore_call84;
reg    ap_block_pp0_stage0_11001_ignoreCallOp24;
wire   [8:0] grp_generic_sincos_9_6_s_fu_218_in_V;
wire   [4:0] grp_generic_sincos_9_6_s_fu_218_ap_return_0;
wire   [4:0] grp_generic_sincos_9_6_s_fu_218_ap_return_1;
reg    grp_generic_sincos_9_6_s_fu_218_ap_ce;
reg    ap_block_state1_pp0_stage0_iter0_ignore_call146;
wire    ap_block_state2_pp0_stage0_iter1_ignore_call146;
wire    ap_block_state3_pp0_stage0_iter2_ignore_call146;
wire    ap_block_state4_pp0_stage0_iter3_ignore_call146;
wire    ap_block_state5_pp0_stage0_iter4_ignore_call146;
wire    ap_block_state6_pp0_stage0_iter5_ignore_call146;
wire    ap_block_state7_pp0_stage0_iter6_ignore_call146;
wire    ap_block_state8_pp0_stage0_iter7_ignore_call146;
wire    ap_block_state9_pp0_stage0_iter8_ignore_call146;
wire    ap_block_state10_pp0_stage0_iter9_ignore_call146;
wire    ap_block_state11_pp0_stage0_iter10_ignore_call146;
wire    ap_block_state12_pp0_stage0_iter11_ignore_call146;
wire    ap_block_state13_pp0_stage0_iter12_ignore_call146;
reg    ap_block_pp0_stage0_11001_ignoreCallOp32;
wire   [4:0] grp_generic_sincos_9_6_s_fu_223_ap_return_0;
wire   [4:0] grp_generic_sincos_9_6_s_fu_223_ap_return_1;
reg    grp_generic_sincos_9_6_s_fu_223_ap_ce;
reg    ap_block_state1_pp0_stage0_iter0_ignore_call17;
wire    ap_block_state2_pp0_stage0_iter1_ignore_call17;
wire    ap_block_state3_pp0_stage0_iter2_ignore_call17;
wire    ap_block_state4_pp0_stage0_iter3_ignore_call17;
wire    ap_block_state5_pp0_stage0_iter4_ignore_call17;
wire    ap_block_state6_pp0_stage0_iter5_ignore_call17;
wire    ap_block_state7_pp0_stage0_iter6_ignore_call17;
wire    ap_block_state8_pp0_stage0_iter7_ignore_call17;
wire    ap_block_state9_pp0_stage0_iter8_ignore_call17;
wire    ap_block_state10_pp0_stage0_iter9_ignore_call17;
wire    ap_block_state11_pp0_stage0_iter10_ignore_call17;
wire    ap_block_state12_pp0_stage0_iter11_ignore_call17;
wire    ap_block_state13_pp0_stage0_iter12_ignore_call17;
reg    ap_block_pp0_stage0_11001_ignoreCallOp41;
wire   [8:0] grp_generic_sincos_9_6_s_fu_228_in_V;
wire   [4:0] grp_generic_sincos_9_6_s_fu_228_ap_return_0;
wire   [4:0] grp_generic_sincos_9_6_s_fu_228_ap_return_1;
reg    grp_generic_sincos_9_6_s_fu_228_ap_ce;
reg    ap_block_state1_pp0_stage0_iter0_ignore_call20;
wire    ap_block_state2_pp0_stage0_iter1_ignore_call20;
wire    ap_block_state3_pp0_stage0_iter2_ignore_call20;
wire    ap_block_state4_pp0_stage0_iter3_ignore_call20;
wire    ap_block_state5_pp0_stage0_iter4_ignore_call20;
wire    ap_block_state6_pp0_stage0_iter5_ignore_call20;
wire    ap_block_state7_pp0_stage0_iter6_ignore_call20;
wire    ap_block_state8_pp0_stage0_iter7_ignore_call20;
wire    ap_block_state9_pp0_stage0_iter8_ignore_call20;
wire    ap_block_state10_pp0_stage0_iter9_ignore_call20;
wire    ap_block_state11_pp0_stage0_iter10_ignore_call20;
wire    ap_block_state12_pp0_stage0_iter11_ignore_call20;
wire    ap_block_state13_pp0_stage0_iter12_ignore_call20;
reg    ap_block_pp0_stage0_11001_ignoreCallOp43;
wire   [8:0] grp_generic_sincos_9_6_s_fu_233_in_V;
wire   [4:0] grp_generic_sincos_9_6_s_fu_233_ap_return_0;
wire   [4:0] grp_generic_sincos_9_6_s_fu_233_ap_return_1;
reg    grp_generic_sincos_9_6_s_fu_233_ap_ce;
reg    ap_block_state1_pp0_stage0_iter0_ignore_call48;
wire    ap_block_state2_pp0_stage0_iter1_ignore_call48;
wire    ap_block_state3_pp0_stage0_iter2_ignore_call48;
wire    ap_block_state4_pp0_stage0_iter3_ignore_call48;
wire    ap_block_state5_pp0_stage0_iter4_ignore_call48;
wire    ap_block_state6_pp0_stage0_iter5_ignore_call48;
wire    ap_block_state7_pp0_stage0_iter6_ignore_call48;
wire    ap_block_state8_pp0_stage0_iter7_ignore_call48;
wire    ap_block_state9_pp0_stage0_iter8_ignore_call48;
wire    ap_block_state10_pp0_stage0_iter9_ignore_call48;
wire    ap_block_state11_pp0_stage0_iter10_ignore_call48;
wire    ap_block_state12_pp0_stage0_iter11_ignore_call48;
wire    ap_block_state13_pp0_stage0_iter12_ignore_call48;
reg    ap_block_pp0_stage0_11001_ignoreCallOp58;
wire   [8:0] grp_generic_sincos_9_6_s_fu_238_in_V;
wire   [4:0] grp_generic_sincos_9_6_s_fu_238_ap_return_0;
wire   [4:0] grp_generic_sincos_9_6_s_fu_238_ap_return_1;
reg    grp_generic_sincos_9_6_s_fu_238_ap_ce;
reg    ap_block_state1_pp0_stage0_iter0_ignore_call72;
wire    ap_block_state2_pp0_stage0_iter1_ignore_call72;
wire    ap_block_state3_pp0_stage0_iter2_ignore_call72;
wire    ap_block_state4_pp0_stage0_iter3_ignore_call72;
wire    ap_block_state5_pp0_stage0_iter4_ignore_call72;
wire    ap_block_state6_pp0_stage0_iter5_ignore_call72;
wire    ap_block_state7_pp0_stage0_iter6_ignore_call72;
wire    ap_block_state8_pp0_stage0_iter7_ignore_call72;
wire    ap_block_state9_pp0_stage0_iter8_ignore_call72;
wire    ap_block_state10_pp0_stage0_iter9_ignore_call72;
wire    ap_block_state11_pp0_stage0_iter10_ignore_call72;
wire    ap_block_state12_pp0_stage0_iter11_ignore_call72;
wire    ap_block_state13_pp0_stage0_iter12_ignore_call72;
reg    ap_block_pp0_stage0_11001_ignoreCallOp62;
wire   [8:0] grp_generic_sincos_9_6_s_fu_243_in_V;
wire   [4:0] grp_generic_sincos_9_6_s_fu_243_ap_return_0;
wire   [4:0] grp_generic_sincos_9_6_s_fu_243_ap_return_1;
reg    grp_generic_sincos_9_6_s_fu_243_ap_ce;
reg    ap_block_state1_pp0_stage0_iter0_ignore_call79;
wire    ap_block_state2_pp0_stage0_iter1_ignore_call79;
wire    ap_block_state3_pp0_stage0_iter2_ignore_call79;
wire    ap_block_state4_pp0_stage0_iter3_ignore_call79;
wire    ap_block_state5_pp0_stage0_iter4_ignore_call79;
wire    ap_block_state6_pp0_stage0_iter5_ignore_call79;
wire    ap_block_state7_pp0_stage0_iter6_ignore_call79;
wire    ap_block_state8_pp0_stage0_iter7_ignore_call79;
wire    ap_block_state9_pp0_stage0_iter8_ignore_call79;
wire    ap_block_state10_pp0_stage0_iter9_ignore_call79;
wire    ap_block_state11_pp0_stage0_iter10_ignore_call79;
wire    ap_block_state12_pp0_stage0_iter11_ignore_call79;
wire    ap_block_state13_pp0_stage0_iter12_ignore_call79;
reg    ap_block_pp0_stage0_11001_ignoreCallOp65;
wire   [4:0] grp_generic_sincos_9_6_s_fu_248_ap_return_0;
wire   [4:0] grp_generic_sincos_9_6_s_fu_248_ap_return_1;
reg    grp_generic_sincos_9_6_s_fu_248_ap_ce;
reg    ap_block_state1_pp0_stage0_iter0_ignore_call96;
wire    ap_block_state2_pp0_stage0_iter1_ignore_call96;
wire    ap_block_state3_pp0_stage0_iter2_ignore_call96;
wire    ap_block_state4_pp0_stage0_iter3_ignore_call96;
wire    ap_block_state5_pp0_stage0_iter4_ignore_call96;
wire    ap_block_state6_pp0_stage0_iter5_ignore_call96;
wire    ap_block_state7_pp0_stage0_iter6_ignore_call96;
wire    ap_block_state8_pp0_stage0_iter7_ignore_call96;
wire    ap_block_state9_pp0_stage0_iter8_ignore_call96;
wire    ap_block_state10_pp0_stage0_iter9_ignore_call96;
wire    ap_block_state11_pp0_stage0_iter10_ignore_call96;
wire    ap_block_state12_pp0_stage0_iter11_ignore_call96;
wire    ap_block_state13_pp0_stage0_iter12_ignore_call96;
reg    ap_block_pp0_stage0_11001_ignoreCallOp67;
wire   [8:0] grp_generic_sincos_9_6_s_fu_253_in_V;
wire   [4:0] grp_generic_sincos_9_6_s_fu_253_ap_return_0;
wire   [4:0] grp_generic_sincos_9_6_s_fu_253_ap_return_1;
reg    grp_generic_sincos_9_6_s_fu_253_ap_ce;
reg    ap_block_state1_pp0_stage0_iter0_ignore_call101;
wire    ap_block_state2_pp0_stage0_iter1_ignore_call101;
wire    ap_block_state3_pp0_stage0_iter2_ignore_call101;
wire    ap_block_state4_pp0_stage0_iter3_ignore_call101;
wire    ap_block_state5_pp0_stage0_iter4_ignore_call101;
wire    ap_block_state6_pp0_stage0_iter5_ignore_call101;
wire    ap_block_state7_pp0_stage0_iter6_ignore_call101;
wire    ap_block_state8_pp0_stage0_iter7_ignore_call101;
wire    ap_block_state9_pp0_stage0_iter8_ignore_call101;
wire    ap_block_state10_pp0_stage0_iter9_ignore_call101;
wire    ap_block_state11_pp0_stage0_iter10_ignore_call101;
wire    ap_block_state12_pp0_stage0_iter11_ignore_call101;
wire    ap_block_state13_pp0_stage0_iter12_ignore_call101;
reg    ap_block_pp0_stage0_11001_ignoreCallOp69;
wire   [4:0] grp_generic_sincos_9_6_s_fu_258_ap_return_0;
wire   [4:0] grp_generic_sincos_9_6_s_fu_258_ap_return_1;
reg    grp_generic_sincos_9_6_s_fu_258_ap_ce;
reg    ap_block_state1_pp0_stage0_iter0_ignore_call183;
wire    ap_block_state2_pp0_stage0_iter1_ignore_call183;
wire    ap_block_state3_pp0_stage0_iter2_ignore_call183;
wire    ap_block_state4_pp0_stage0_iter3_ignore_call183;
wire    ap_block_state5_pp0_stage0_iter4_ignore_call183;
wire    ap_block_state6_pp0_stage0_iter5_ignore_call183;
wire    ap_block_state7_pp0_stage0_iter6_ignore_call183;
wire    ap_block_state8_pp0_stage0_iter7_ignore_call183;
wire    ap_block_state9_pp0_stage0_iter8_ignore_call183;
wire    ap_block_state10_pp0_stage0_iter9_ignore_call183;
wire    ap_block_state11_pp0_stage0_iter10_ignore_call183;
wire    ap_block_state12_pp0_stage0_iter11_ignore_call183;
wire    ap_block_state13_pp0_stage0_iter12_ignore_call183;
reg    ap_block_pp0_stage0_11001_ignoreCallOp94;
wire   [4:0] grp_generic_sincos_9_6_s_fu_263_ap_return_0;
wire   [4:0] grp_generic_sincos_9_6_s_fu_263_ap_return_1;
reg    grp_generic_sincos_9_6_s_fu_263_ap_ce;
reg    ap_block_state1_pp0_stage0_iter0_ignore_call33;
wire    ap_block_state2_pp0_stage0_iter1_ignore_call33;
wire    ap_block_state3_pp0_stage0_iter2_ignore_call33;
wire    ap_block_state4_pp0_stage0_iter3_ignore_call33;
wire    ap_block_state5_pp0_stage0_iter4_ignore_call33;
wire    ap_block_state6_pp0_stage0_iter5_ignore_call33;
wire    ap_block_state7_pp0_stage0_iter6_ignore_call33;
wire    ap_block_state8_pp0_stage0_iter7_ignore_call33;
wire    ap_block_state9_pp0_stage0_iter8_ignore_call33;
wire    ap_block_state10_pp0_stage0_iter9_ignore_call33;
wire    ap_block_state11_pp0_stage0_iter10_ignore_call33;
wire    ap_block_state12_pp0_stage0_iter11_ignore_call33;
wire    ap_block_state13_pp0_stage0_iter12_ignore_call33;
reg    ap_block_pp0_stage0_11001_ignoreCallOp106;
wire   [4:0] grp_generic_sincos_9_6_s_fu_268_ap_return_0;
wire   [4:0] grp_generic_sincos_9_6_s_fu_268_ap_return_1;
reg    grp_generic_sincos_9_6_s_fu_268_ap_ce;
reg    ap_block_state1_pp0_stage0_iter0_ignore_call120;
wire    ap_block_state2_pp0_stage0_iter1_ignore_call120;
wire    ap_block_state3_pp0_stage0_iter2_ignore_call120;
wire    ap_block_state4_pp0_stage0_iter3_ignore_call120;
wire    ap_block_state5_pp0_stage0_iter4_ignore_call120;
wire    ap_block_state6_pp0_stage0_iter5_ignore_call120;
wire    ap_block_state7_pp0_stage0_iter6_ignore_call120;
wire    ap_block_state8_pp0_stage0_iter7_ignore_call120;
wire    ap_block_state9_pp0_stage0_iter8_ignore_call120;
wire    ap_block_state10_pp0_stage0_iter9_ignore_call120;
wire    ap_block_state11_pp0_stage0_iter10_ignore_call120;
wire    ap_block_state12_pp0_stage0_iter11_ignore_call120;
wire    ap_block_state13_pp0_stage0_iter12_ignore_call120;
reg    ap_block_pp0_stage0_11001_ignoreCallOp115;
wire   [4:0] grp_generic_sincos_9_6_s_fu_273_ap_return_0;
wire   [4:0] grp_generic_sincos_9_6_s_fu_273_ap_return_1;
reg    grp_generic_sincos_9_6_s_fu_273_ap_ce;
reg    ap_block_state1_pp0_stage0_iter0_ignore_call167;
wire    ap_block_state2_pp0_stage0_iter1_ignore_call167;
wire    ap_block_state3_pp0_stage0_iter2_ignore_call167;
wire    ap_block_state4_pp0_stage0_iter3_ignore_call167;
wire    ap_block_state5_pp0_stage0_iter4_ignore_call167;
wire    ap_block_state6_pp0_stage0_iter5_ignore_call167;
wire    ap_block_state7_pp0_stage0_iter6_ignore_call167;
wire    ap_block_state8_pp0_stage0_iter7_ignore_call167;
wire    ap_block_state9_pp0_stage0_iter8_ignore_call167;
wire    ap_block_state10_pp0_stage0_iter9_ignore_call167;
wire    ap_block_state11_pp0_stage0_iter10_ignore_call167;
wire    ap_block_state12_pp0_stage0_iter11_ignore_call167;
wire    ap_block_state13_pp0_stage0_iter12_ignore_call167;
reg    ap_block_pp0_stage0_11001_ignoreCallOp117;
wire   [4:0] grp_generic_sincos_9_6_s_fu_278_ap_return_0;
wire   [4:0] grp_generic_sincos_9_6_s_fu_278_ap_return_1;
reg    grp_generic_sincos_9_6_s_fu_278_ap_ce;
reg    ap_block_state1_pp0_stage0_iter0_ignore_call193;
wire    ap_block_state2_pp0_stage0_iter1_ignore_call193;
wire    ap_block_state3_pp0_stage0_iter2_ignore_call193;
wire    ap_block_state4_pp0_stage0_iter3_ignore_call193;
wire    ap_block_state5_pp0_stage0_iter4_ignore_call193;
wire    ap_block_state6_pp0_stage0_iter5_ignore_call193;
wire    ap_block_state7_pp0_stage0_iter6_ignore_call193;
wire    ap_block_state8_pp0_stage0_iter7_ignore_call193;
wire    ap_block_state9_pp0_stage0_iter8_ignore_call193;
wire    ap_block_state10_pp0_stage0_iter9_ignore_call193;
wire    ap_block_state11_pp0_stage0_iter10_ignore_call193;
wire    ap_block_state12_pp0_stage0_iter11_ignore_call193;
wire    ap_block_state13_pp0_stage0_iter12_ignore_call193;
reg    ap_block_pp0_stage0_11001_ignoreCallOp119;
wire   [4:0] grp_generic_sincos_9_6_s_fu_283_ap_return_0;
wire   [4:0] grp_generic_sincos_9_6_s_fu_283_ap_return_1;
reg    grp_generic_sincos_9_6_s_fu_283_ap_ce;
reg    ap_block_state1_pp0_stage0_iter0_ignore_call206;
wire    ap_block_state2_pp0_stage0_iter1_ignore_call206;
wire    ap_block_state3_pp0_stage0_iter2_ignore_call206;
wire    ap_block_state4_pp0_stage0_iter3_ignore_call206;
wire    ap_block_state5_pp0_stage0_iter4_ignore_call206;
wire    ap_block_state6_pp0_stage0_iter5_ignore_call206;
wire    ap_block_state7_pp0_stage0_iter6_ignore_call206;
wire    ap_block_state8_pp0_stage0_iter7_ignore_call206;
wire    ap_block_state9_pp0_stage0_iter8_ignore_call206;
wire    ap_block_state10_pp0_stage0_iter9_ignore_call206;
wire    ap_block_state11_pp0_stage0_iter10_ignore_call206;
wire    ap_block_state12_pp0_stage0_iter11_ignore_call206;
wire    ap_block_state13_pp0_stage0_iter12_ignore_call206;
reg    ap_block_pp0_stage0_11001_ignoreCallOp120;
reg    ap_block_pp0_stage0_01001;
wire   [7:0] tmp_5_fu_351_p4;
wire   [9:0] shl_ln1118_6_fu_369_p3;
wire  signed [11:0] sext_ln1192_5_fu_377_p1;
wire   [11:0] shl_ln1_fu_361_p3;
wire   [11:0] add_ln1192_10_fu_381_p2;
wire   [11:0] ret_V_29_fu_387_p2;
wire  signed [11:0] grp_fu_1175_p3;
wire  signed [9:0] lhs_V_2_fu_425_p1;
wire  signed [9:0] sext_ln703_1_fu_428_p1;
wire   [10:0] shl_ln_fu_445_p3;
wire  signed [11:0] sext_ln1118_1_fu_452_p1;
wire   [11:0] sub_ln1118_fu_456_p2;
wire  signed [11:0] sext_ln1118_fu_442_p1;
wire   [10:0] shl_ln1118_1_fu_471_p3;
wire  signed [11:0] sext_ln1118_2_fu_468_p1;
wire  signed [11:0] sext_ln1118_3_fu_478_p1;
wire   [11:0] r_V_30_fu_482_p2;
wire   [11:0] add_ln1192_1_fu_488_p2;
wire   [11:0] ret_V_22_fu_494_p2;
wire   [8:0] sub_ln703_fu_510_p2;
wire   [11:0] r_V_34_fu_527_p2;
wire  signed [9:0] rhs_V_2_fu_550_p1;
wire   [9:0] ret_V_26_fu_553_p2;
wire  signed [10:0] lhs_V_3_fu_559_p1;
wire   [10:0] ret_V_9_fu_563_p2;
wire  signed [11:0] grp_fu_1184_p3;
wire  signed [12:0] shl_ln1118_7_fu_592_p3;
wire   [9:0] shl_ln1118_8_fu_603_p3;
wire  signed [10:0] sext_ln1118_10_fu_610_p1;
wire  signed [10:0] add_ln1192_12_fu_614_p2;
wire  signed [14:0] grp_fu_1193_p4;
wire  signed [11:0] grp_fu_1204_p3;
wire   [10:0] shl_ln1118_9_fu_652_p3;
wire  signed [11:0] sext_ln1118_12_fu_659_p1;
wire  signed [11:0] sext_ln1192_4_fu_589_p1;
wire   [11:0] r_V_39_fu_663_p2;
wire   [11:0] add_ln1192_18_fu_669_p2;
wire   [11:0] ret_V_34_fu_675_p2;
wire  signed [9:0] r_V_5_fu_691_p1;
wire   [9:0] r_V_33_fu_694_p2;
wire  signed [9:0] sext_ln703_3_fu_704_p1;
wire   [9:0] ret_V_24_fu_708_p2;
wire  signed [5:0] sext_ln703_fu_732_p1;
wire   [5:0] ret_V_11_fu_736_p2;
wire  signed [5:0] r_V_13_fu_746_p0;
wire  signed [11:0] sext_ln1116_2_fu_742_p1;
wire  signed [5:0] r_V_13_fu_746_p1;
wire  signed [7:0] rhs_V_1_fu_770_p3;
wire  signed [5:0] r_V_8_fu_786_p1;
wire  signed [4:0] r_V_37_fu_802_p0;
wire  signed [9:0] r_V_36_fu_796_p1;
wire  signed [4:0] r_V_37_fu_802_p1;
wire   [5:0] r_V_35_fu_790_p2;
wire   [8:0] lhs_V_1_fu_808_p3;
wire  signed [9:0] r_V_37_fu_802_p2;
wire  signed [9:0] sext_ln728_2_fu_816_p1;
wire   [11:0] shl_ln1118_fu_838_p2;
wire   [11:0] r_V_38_fu_843_p2;
wire   [14:0] lhs_V_5_fu_848_p3;
wire  signed [14:0] sext_ln703_7_fu_855_p1;
wire   [14:0] ret_V_28_fu_859_p2;
wire  signed [14:0] add_ln1192_fu_865_p2;
wire  signed [5:0] sext_ln1116_1_fu_799_p1;
wire   [10:0] shl_ln1118_2_fu_893_p3;
wire  signed [11:0] sext_ln1118_4_fu_901_p1;
wire   [8:0] shl_ln1118_3_fu_911_p3;
wire   [11:0] sub_ln1118_2_fu_905_p2;
wire  signed [11:0] sext_ln1118_5_fu_919_p1;
wire   [12:0] lhs_V_fu_929_p3;
wire   [11:0] r_V_31_fu_923_p2;
wire  signed [13:0] sext_ln700_fu_940_p1;
wire  signed [13:0] sext_ln728_3_fu_936_p1;
wire   [13:0] add_ln700_fu_944_p2;
wire  signed [4:0] r_V_32_fu_957_p0;
wire  signed [9:0] r_V_fu_954_p1;
wire  signed [4:0] r_V_32_fu_957_p1;
wire   [9:0] r_V_32_fu_957_p2;
wire   [12:0] rhs_V_fu_963_p3;
wire  signed [14:0] sext_ln700_1_fu_950_p1;
wire  signed [14:0] sext_ln728_fu_971_p1;
wire   [14:0] ret_V_23_fu_975_p2;
wire  signed [4:0] r_V_17_fu_1004_p0;
wire  signed [9:0] r_V_16_fu_1001_p1;
wire  signed [4:0] r_V_17_fu_1004_p1;
wire  signed [9:0] r_V_17_fu_1004_p2;
wire  signed [4:0] r_V_19_fu_1025_p0;
wire  signed [9:0] r_V_18_fu_1021_p1;
wire  signed [4:0] r_V_19_fu_1025_p1;
wire  signed [5:0] r_V_20_fu_1034_p0;
wire  signed [11:0] sext_ln1116_6_fu_1031_p1;
wire  signed [5:0] r_V_20_fu_1034_p1;
wire  signed [4:0] r_V_22_fu_1043_p0;
wire  signed [9:0] r_V_21_fu_1040_p1;
wire  signed [4:0] r_V_22_fu_1043_p1;
wire  signed [11:0] r_V_20_fu_1034_p2;
wire  signed [9:0] r_V_22_fu_1043_p2;
wire  signed [4:0] mul_ln1192_fu_1071_p0;
wire  signed [23:0] mul_ln1192_fu_1071_p1;
wire  signed [9:0] mul_ln1192_4_fu_1080_p0;
wire   [32:0] mul_ln1192_4_fu_1080_p2;
wire   [32:0] ret_V_31_fu_1085_p2;
wire  signed [4:0] r_V_25_fu_1104_p0;
wire  signed [9:0] r_V_24_fu_1101_p1;
wire  signed [4:0] r_V_25_fu_1104_p1;
wire  signed [9:0] r_V_25_fu_1104_p2;
wire  signed [4:0] r_V_28_fu_1120_p0;
wire  signed [9:0] r_V_27_fu_1117_p1;
wire  signed [4:0] r_V_28_fu_1120_p1;
wire  signed [4:0] mul_ln1192_1_fu_1129_p0;
wire  signed [9:0] mul_ln1192_7_fu_1137_p0;
wire   [29:0] mul_ln1192_7_fu_1137_p2;
wire   [29:0] ret_V_35_fu_1142_p2;
wire  signed [26:0] grp_fu_1251_p3;
wire   [6:0] grp_fu_1175_p0;
wire   [11:0] grp_fu_1175_p2;
wire  signed [10:0] grp_fu_1184_p0;
wire  signed [11:0] sext_ln1118_7_fu_569_p1;
wire  signed [10:0] grp_fu_1184_p1;
wire   [11:0] grp_fu_1184_p2;
wire   [14:0] grp_fu_1193_p3;
wire   [5:0] grp_fu_1204_p0;
wire  signed [8:0] grp_fu_1204_p1;
wire   [4:0] grp_fu_1204_p2;
wire  signed [21:0] grp_fu_1251_p2;
reg   [0:0] ap_NS_fsm;
reg    ap_idle_pp0_0to11;
reg    ap_reset_idle_pp0;
wire    ap_enable_pp0;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
#0 ap_enable_reg_pp0_iter5 = 1'b0;
#0 ap_enable_reg_pp0_iter6 = 1'b0;
#0 ap_enable_reg_pp0_iter7 = 1'b0;
#0 ap_enable_reg_pp0_iter8 = 1'b0;
#0 ap_enable_reg_pp0_iter9 = 1'b0;
#0 ap_enable_reg_pp0_iter10 = 1'b0;
#0 ap_enable_reg_pp0_iter11 = 1'b0;
#0 ap_enable_reg_pp0_iter12 = 1'b0;
#0 x_V_preg = 144'd0;
#0 x_V_ap_vld_preg = 1'b0;
end

generic_sincos_9_6_s grp_generic_sincos_9_6_s_fu_203(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .in_V(grp_generic_sincos_9_6_s_fu_203_in_V),
    .ap_return_0(grp_generic_sincos_9_6_s_fu_203_ap_return_0),
    .ap_return_1(grp_generic_sincos_9_6_s_fu_203_ap_return_1),
    .ap_ce(grp_generic_sincos_9_6_s_fu_203_ap_ce)
);

generic_sincos_9_6_s grp_generic_sincos_9_6_s_fu_208(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .in_V(grp_generic_sincos_9_6_s_fu_208_in_V),
    .ap_return_0(grp_generic_sincos_9_6_s_fu_208_ap_return_0),
    .ap_return_1(grp_generic_sincos_9_6_s_fu_208_ap_return_1),
    .ap_ce(grp_generic_sincos_9_6_s_fu_208_ap_ce)
);

generic_sincos_9_6_s grp_generic_sincos_9_6_s_fu_213(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .in_V(grp_generic_sincos_9_6_s_fu_213_in_V),
    .ap_return_0(grp_generic_sincos_9_6_s_fu_213_ap_return_0),
    .ap_return_1(grp_generic_sincos_9_6_s_fu_213_ap_return_1),
    .ap_ce(grp_generic_sincos_9_6_s_fu_213_ap_ce)
);

generic_sincos_9_6_s grp_generic_sincos_9_6_s_fu_218(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .in_V(grp_generic_sincos_9_6_s_fu_218_in_V),
    .ap_return_0(grp_generic_sincos_9_6_s_fu_218_ap_return_0),
    .ap_return_1(grp_generic_sincos_9_6_s_fu_218_ap_return_1),
    .ap_ce(grp_generic_sincos_9_6_s_fu_218_ap_ce)
);

generic_sincos_9_6_s grp_generic_sincos_9_6_s_fu_223(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .in_V(p_Val2_8_reg_1275),
    .ap_return_0(grp_generic_sincos_9_6_s_fu_223_ap_return_0),
    .ap_return_1(grp_generic_sincos_9_6_s_fu_223_ap_return_1),
    .ap_ce(grp_generic_sincos_9_6_s_fu_223_ap_ce)
);

generic_sincos_9_6_s grp_generic_sincos_9_6_s_fu_228(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .in_V(grp_generic_sincos_9_6_s_fu_228_in_V),
    .ap_return_0(grp_generic_sincos_9_6_s_fu_228_ap_return_0),
    .ap_return_1(grp_generic_sincos_9_6_s_fu_228_ap_return_1),
    .ap_ce(grp_generic_sincos_9_6_s_fu_228_ap_ce)
);

generic_sincos_9_6_s grp_generic_sincos_9_6_s_fu_233(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .in_V(grp_generic_sincos_9_6_s_fu_233_in_V),
    .ap_return_0(grp_generic_sincos_9_6_s_fu_233_ap_return_0),
    .ap_return_1(grp_generic_sincos_9_6_s_fu_233_ap_return_1),
    .ap_ce(grp_generic_sincos_9_6_s_fu_233_ap_ce)
);

generic_sincos_9_6_s grp_generic_sincos_9_6_s_fu_238(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .in_V(grp_generic_sincos_9_6_s_fu_238_in_V),
    .ap_return_0(grp_generic_sincos_9_6_s_fu_238_ap_return_0),
    .ap_return_1(grp_generic_sincos_9_6_s_fu_238_ap_return_1),
    .ap_ce(grp_generic_sincos_9_6_s_fu_238_ap_ce)
);

generic_sincos_9_6_s grp_generic_sincos_9_6_s_fu_243(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .in_V(grp_generic_sincos_9_6_s_fu_243_in_V),
    .ap_return_0(grp_generic_sincos_9_6_s_fu_243_ap_return_0),
    .ap_return_1(grp_generic_sincos_9_6_s_fu_243_ap_return_1),
    .ap_ce(grp_generic_sincos_9_6_s_fu_243_ap_ce)
);

generic_sincos_9_6_s grp_generic_sincos_9_6_s_fu_248(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .in_V(p_Val2_7_reg_1259),
    .ap_return_0(grp_generic_sincos_9_6_s_fu_248_ap_return_0),
    .ap_return_1(grp_generic_sincos_9_6_s_fu_248_ap_return_1),
    .ap_ce(grp_generic_sincos_9_6_s_fu_248_ap_ce)
);

generic_sincos_9_6_s grp_generic_sincos_9_6_s_fu_253(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .in_V(grp_generic_sincos_9_6_s_fu_253_in_V),
    .ap_return_0(grp_generic_sincos_9_6_s_fu_253_ap_return_0),
    .ap_return_1(grp_generic_sincos_9_6_s_fu_253_ap_return_1),
    .ap_ce(grp_generic_sincos_9_6_s_fu_253_ap_ce)
);

generic_sincos_9_6_s grp_generic_sincos_9_6_s_fu_258(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .in_V(trunc_ln708_8_reg_1318),
    .ap_return_0(grp_generic_sincos_9_6_s_fu_258_ap_return_0),
    .ap_return_1(grp_generic_sincos_9_6_s_fu_258_ap_return_1),
    .ap_ce(grp_generic_sincos_9_6_s_fu_258_ap_ce)
);

generic_sincos_9_6_s grp_generic_sincos_9_6_s_fu_263(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .in_V(trunc_ln_reg_1338),
    .ap_return_0(grp_generic_sincos_9_6_s_fu_263_ap_return_0),
    .ap_return_1(grp_generic_sincos_9_6_s_fu_263_ap_return_1),
    .ap_ce(grp_generic_sincos_9_6_s_fu_263_ap_ce)
);

generic_sincos_9_6_s grp_generic_sincos_9_6_s_fu_268(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .in_V(trunc_ln708_4_reg_1363),
    .ap_return_0(grp_generic_sincos_9_6_s_fu_268_ap_return_0),
    .ap_return_1(grp_generic_sincos_9_6_s_fu_268_ap_return_1),
    .ap_ce(grp_generic_sincos_9_6_s_fu_268_ap_ce)
);

generic_sincos_9_6_s grp_generic_sincos_9_6_s_fu_273(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .in_V(trunc_ln708_6_reg_1368),
    .ap_return_0(grp_generic_sincos_9_6_s_fu_273_ap_return_0),
    .ap_return_1(grp_generic_sincos_9_6_s_fu_273_ap_return_1),
    .ap_ce(grp_generic_sincos_9_6_s_fu_273_ap_ce)
);

generic_sincos_9_6_s grp_generic_sincos_9_6_s_fu_278(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .in_V(trunc_ln708_9_reg_1373),
    .ap_return_0(grp_generic_sincos_9_6_s_fu_278_ap_return_0),
    .ap_return_1(grp_generic_sincos_9_6_s_fu_278_ap_return_1),
    .ap_ce(grp_generic_sincos_9_6_s_fu_278_ap_ce)
);

generic_sincos_9_6_s grp_generic_sincos_9_6_s_fu_283(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .in_V(trunc_ln708_s_reg_1378),
    .ap_return_0(grp_generic_sincos_9_6_s_fu_283_ap_return_0),
    .ap_return_1(grp_generic_sincos_9_6_s_fu_283_ap_return_1),
    .ap_ce(grp_generic_sincos_9_6_s_fu_283_ap_ce)
);

myproject_mac_muladd_7ns_9s_12ns_12_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 7 ),
    .din1_WIDTH( 9 ),
    .din2_WIDTH( 12 ),
    .dout_WIDTH( 12 ))
myproject_mac_muladd_7ns_9s_12ns_12_1_1_U7(
    .din0(grp_fu_1175_p0),
    .din1(p_Val2_7_fu_288_p4),
    .din2(grp_fu_1175_p2),
    .dout(grp_fu_1175_p3)
);

myproject_mac_mulsub_11s_11s_12ns_12_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 11 ),
    .din1_WIDTH( 11 ),
    .din2_WIDTH( 12 ),
    .dout_WIDTH( 12 ))
myproject_mac_mulsub_11s_11s_12ns_12_1_1_U8(
    .din0(grp_fu_1184_p0),
    .din1(grp_fu_1184_p1),
    .din2(grp_fu_1184_p2),
    .dout(grp_fu_1184_p3)
);

myproject_ama_addmuladd_13s_11s_9s_15ns_15_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 13 ),
    .din1_WIDTH( 11 ),
    .din2_WIDTH( 9 ),
    .din3_WIDTH( 15 ),
    .dout_WIDTH( 15 ))
myproject_ama_addmuladd_13s_11s_9s_15ns_15_1_1_U9(
    .din0(shl_ln1118_7_fu_592_p3),
    .din1(add_ln1192_12_fu_614_p2),
    .din2(p_Val2_7_reg_1259),
    .din3(grp_fu_1193_p3),
    .dout(grp_fu_1193_p4)
);

myproject_mac_muladd_6ns_9s_5ns_12_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 9 ),
    .din2_WIDTH( 5 ),
    .dout_WIDTH( 12 ))
myproject_mac_muladd_6ns_9s_5ns_12_1_1_U10(
    .din0(grp_fu_1204_p0),
    .din1(grp_fu_1204_p1),
    .din2(grp_fu_1204_p2),
    .dout(grp_fu_1204_p3)
);

myproject_mac_mul_sub_5s_10s_8s_14_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 5 ),
    .din1_WIDTH( 10 ),
    .din2_WIDTH( 8 ),
    .dout_WIDTH( 14 ))
myproject_mac_mul_sub_5s_10s_8s_14_1_1_U11(
    .din0(outcos_V_reg_1388),
    .din1(ret_V_reg_1383),
    .din2(rhs_V_1_fu_770_p3),
    .dout(grp_fu_1213_p3)
);

myproject_mul_mul_10s_15s_25_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 10 ),
    .din1_WIDTH( 15 ),
    .dout_WIDTH( 25 ))
myproject_mul_mul_10s_15s_25_1_1_U12(
    .din0(r_V_37_fu_802_p2),
    .din1(add_ln1192_fu_865_p2),
    .dout(r_V_15_fu_1221_p2)
);

myproject_mul_mul_10s_14s_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 10 ),
    .din1_WIDTH( 14 ),
    .dout_WIDTH( 24 ))
myproject_mul_mul_10s_14s_24_1_1_U13(
    .din0(ret_V_6_reg_1420),
    .din1(ret_V_5_reg_1415),
    .dout(r_V_12_fu_1227_p2)
);

myproject_mul_mul_10s_25s_33_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 10 ),
    .din1_WIDTH( 25 ),
    .dout_WIDTH( 33 ))
myproject_mul_mul_10s_25s_33_1_1_U14(
    .din0(r_V_17_fu_1004_p2),
    .din1(r_V_15_reg_1440),
    .dout(mul_ln1192_3_fu_1233_p2)
);

myproject_mul_mul_10s_12s_22_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 10 ),
    .din1_WIDTH( 12 ),
    .dout_WIDTH( 22 ))
myproject_mul_mul_10s_12s_22_1_1_U15(
    .din0(r_V_22_fu_1043_p2),
    .din1(r_V_20_fu_1034_p2),
    .dout(r_V_23_fu_1239_p2)
);

myproject_mul_mul_10s_22s_30_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 10 ),
    .din1_WIDTH( 22 ),
    .dout_WIDTH( 30 ))
myproject_mul_mul_10s_22s_30_1_1_U16(
    .din0(r_V_25_fu_1104_p2),
    .din1(r_V_23_reg_1480),
    .dout(mul_ln1192_6_fu_1245_p2)
);

myproject_mac_muladd_5s_27s_22s_27_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 5 ),
    .din1_WIDTH( 27 ),
    .din2_WIDTH( 22 ),
    .dout_WIDTH( 27 ))
myproject_mac_muladd_5s_27s_22s_27_1_1_U17(
    .din0(outcos_V_2_reg_1435_pp0_iter11_reg),
    .din1(mul_ln1192_1_reg_1515),
    .din2(grp_fu_1251_p2),
    .dout(grp_fu_1251_p3)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter1 <= ap_start;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter10 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter10 <= ap_enable_reg_pp0_iter9;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter11 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter11 <= ap_enable_reg_pp0_iter10;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter12 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter12 <= ap_enable_reg_pp0_iter11;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter5 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter6 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter7 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter8 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter8 <= ap_enable_reg_pp0_iter7;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter9 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter9 <= ap_enable_reg_pp0_iter8;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        x_V_ap_vld_preg <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            x_V_ap_vld_preg <= 1'b0;
        end else if ((~((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0)) & (x_V_ap_vld == 1'b1))) begin
            x_V_ap_vld_preg <= x_V_ap_vld;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        x_V_preg <= 144'd0;
    end else begin
        if ((~((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0)) & (x_V_ap_vld == 1'b1))) begin
            x_V_preg <= x_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        mul_ln1192_1_reg_1515 <= mul_ln1192_1_fu_1129_p2;
        mul_ln1192_3_reg_1470 <= mul_ln1192_3_fu_1233_p2;
        mul_ln1192_6_reg_1505 <= mul_ln1192_6_fu_1245_p2;
        mul_ln1192_reg_1495 <= mul_ln1192_fu_1071_p2;
        outcos_V_2_reg_1435 <= grp_generic_sincos_9_6_s_fu_223_ap_return_1;
        outcos_V_2_reg_1435_pp0_iter10_reg <= outcos_V_2_reg_1435_pp0_iter9_reg;
        outcos_V_2_reg_1435_pp0_iter11_reg <= outcos_V_2_reg_1435_pp0_iter10_reg;
        outcos_V_2_reg_1435_pp0_iter9_reg <= outcos_V_2_reg_1435;
        outcos_V_3_reg_1405 <= grp_generic_sincos_9_6_s_fu_218_ap_return_1;
        outcos_V_3_reg_1405_pp0_iter8_reg <= outcos_V_3_reg_1405;
        outcos_V_5_reg_1485 <= grp_generic_sincos_9_6_s_fu_278_ap_return_1;
        outcos_V_6_reg_1490 <= grp_generic_sincos_9_6_s_fu_283_ap_return_1;
        outcos_V_9_reg_1393 <= grp_generic_sincos_9_6_s_fu_213_ap_return_1;
        outcos_V_reg_1388 <= grp_generic_sincos_9_6_s_fu_208_ap_return_1;
        outsin_V_11_reg_1465 <= grp_generic_sincos_9_6_s_fu_268_ap_return_0;
        outsin_V_11_reg_1465_pp0_iter10_reg <= outsin_V_11_reg_1465;
        outsin_V_11_reg_1465_pp0_iter11_reg <= outsin_V_11_reg_1465_pp0_iter10_reg;
        outsin_V_1_reg_1410 <= grp_generic_sincos_9_6_s_fu_233_ap_return_0;
        outsin_V_4_reg_1425 <= grp_generic_sincos_9_6_s_fu_248_ap_return_0;
        outsin_V_4_reg_1425_pp0_iter9_reg <= outsin_V_4_reg_1425;
        outsin_V_5_reg_1430 <= grp_generic_sincos_9_6_s_fu_253_ap_return_0;
        outsin_V_5_reg_1430_pp0_iter10_reg <= outsin_V_5_reg_1430_pp0_iter9_reg;
        outsin_V_5_reg_1430_pp0_iter9_reg <= outsin_V_5_reg_1430;
        outsin_V_8_reg_1450 <= grp_generic_sincos_9_6_s_fu_258_ap_return_0;
        p_Val2_s_reg_1285_pp0_iter2_reg <= p_Val2_s_reg_1285_pp0_iter1_reg;
        p_Val2_s_reg_1285_pp0_iter3_reg <= p_Val2_s_reg_1285_pp0_iter2_reg;
        p_Val2_s_reg_1285_pp0_iter4_reg <= p_Val2_s_reg_1285_pp0_iter3_reg;
        p_Val2_s_reg_1285_pp0_iter5_reg <= p_Val2_s_reg_1285_pp0_iter4_reg;
        p_Val2_s_reg_1285_pp0_iter6_reg <= p_Val2_s_reg_1285_pp0_iter5_reg;
        r_V_12_reg_1460 <= r_V_12_fu_1227_p2;
        r_V_13_reg_1399 <= r_V_13_fu_746_p2;
        r_V_15_reg_1440 <= r_V_15_fu_1221_p2;
        r_V_19_reg_1475 <= r_V_19_fu_1025_p2;
        r_V_23_reg_1480 <= r_V_23_fu_1239_p2;
        r_V_28_reg_1510 <= r_V_28_fu_1120_p2;
        r_V_29_reg_1333_pp0_iter2_reg <= r_V_29_reg_1333;
        r_V_29_reg_1333_pp0_iter3_reg <= r_V_29_reg_1333_pp0_iter2_reg;
        r_V_29_reg_1333_pp0_iter4_reg <= r_V_29_reg_1333_pp0_iter3_reg;
        r_V_29_reg_1333_pp0_iter5_reg <= r_V_29_reg_1333_pp0_iter4_reg;
        r_V_29_reg_1333_pp0_iter6_reg <= r_V_29_reg_1333_pp0_iter5_reg;
        r_V_29_reg_1333_pp0_iter7_reg <= r_V_29_reg_1333_pp0_iter6_reg;
        ret_V_16_reg_1445 <= ret_V_16_fu_879_p2;
        ret_V_21_reg_1323_pp0_iter2_reg <= ret_V_21_reg_1323;
        ret_V_21_reg_1323_pp0_iter3_reg <= ret_V_21_reg_1323_pp0_iter2_reg;
        ret_V_21_reg_1323_pp0_iter4_reg <= ret_V_21_reg_1323_pp0_iter3_reg;
        ret_V_21_reg_1323_pp0_iter5_reg <= ret_V_21_reg_1323_pp0_iter4_reg;
        ret_V_21_reg_1323_pp0_iter6_reg <= ret_V_21_reg_1323_pp0_iter5_reg;
        ret_V_21_reg_1323_pp0_iter7_reg <= ret_V_21_reg_1323_pp0_iter6_reg;
        ret_V_21_reg_1323_pp0_iter8_reg <= ret_V_21_reg_1323_pp0_iter7_reg;
        ret_V_6_reg_1420 <= ret_V_6_fu_820_p2;
        ret_V_reg_1383 <= ret_V_fu_714_p2;
        trunc_ln708_10_reg_1520 <= {{ret_V_35_fu_1142_p2[29:21]}};
        trunc_ln708_1_reg_1455 <= {{ret_V_23_fu_975_p2[14:6]}};
        trunc_ln708_1_reg_1455_pp0_iter10_reg <= trunc_ln708_1_reg_1455;
        trunc_ln708_1_reg_1455_pp0_iter11_reg <= trunc_ln708_1_reg_1455_pp0_iter10_reg;
        trunc_ln708_7_reg_1500 <= {{ret_V_31_fu_1085_p2[32:24]}};
        trunc_ln708_7_reg_1500_pp0_iter11_reg <= trunc_ln708_7_reg_1500;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        p_Val2_19_reg_1303 <= {{x_V_in_sig[35:27]}};
        p_Val2_1_reg_1269 <= {{x_V_in_sig[44:36]}};
        p_Val2_7_reg_1259 <= {{x_V_in_sig[134:126]}};
        p_Val2_8_reg_1275 <= {{x_V_in_sig[26:18]}};
        p_Val2_s_reg_1285 <= {{x_V_in_sig[143:135]}};
        p_Val2_s_reg_1285_pp0_iter1_reg <= p_Val2_s_reg_1285;
        r_V_29_reg_1333 <= r_V_29_fu_462_p2;
        ret_V_21_reg_1323 <= ret_V_21_fu_431_p2;
        trunc_ln708_4_reg_1363 <= {{grp_fu_1184_p3[11:3]}};
        trunc_ln708_6_reg_1368 <= {{grp_fu_1193_p4[14:6]}};
        trunc_ln708_8_reg_1318 <= {{grp_fu_1175_p3[11:3]}};
        trunc_ln708_9_reg_1373 <= {{grp_fu_1204_p3[11:3]}};
        trunc_ln708_s_reg_1378 <= {{ret_V_34_fu_675_p2[11:3]}};
        trunc_ln_reg_1338 <= {{ret_V_22_fu_494_p2[11:3]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter8 == 1'b1))) begin
        ret_V_5_reg_1415 <= grp_fu_1213_p3;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter12 == 1'b1))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter12 == 1'b0) & (ap_enable_reg_pp0_iter11 == 1'b0) & (ap_enable_reg_pp0_iter10 == 1'b0) & (ap_enable_reg_pp0_iter9 == 1'b0) & (ap_enable_reg_pp0_iter8 == 1'b0) & (ap_enable_reg_pp0_iter7 == 1'b0) & (ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter11 == 1'b0) & (ap_enable_reg_pp0_iter10 == 1'b0) & (ap_enable_reg_pp0_iter9 == 1'b0) & (ap_enable_reg_pp0_iter8 == 1'b0) & (ap_enable_reg_pp0_iter7 == 1'b0) & (ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0_0to11 = 1'b1;
    end else begin
        ap_idle_pp0_0to11 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (ap_idle_pp0_0to11 == 1'b1))) begin
        ap_reset_idle_pp0 = 1'b1;
    end else begin
        ap_reset_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp20) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_generic_sincos_9_6_s_fu_203_ap_ce = 1'b1;
    end else begin
        grp_generic_sincos_9_6_s_fu_203_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp22) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_generic_sincos_9_6_s_fu_208_ap_ce = 1'b1;
    end else begin
        grp_generic_sincos_9_6_s_fu_208_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp24) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_generic_sincos_9_6_s_fu_213_ap_ce = 1'b1;
    end else begin
        grp_generic_sincos_9_6_s_fu_213_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp32) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_generic_sincos_9_6_s_fu_218_ap_ce = 1'b1;
    end else begin
        grp_generic_sincos_9_6_s_fu_218_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp41) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_generic_sincos_9_6_s_fu_223_ap_ce = 1'b1;
    end else begin
        grp_generic_sincos_9_6_s_fu_223_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp43) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_generic_sincos_9_6_s_fu_228_ap_ce = 1'b1;
    end else begin
        grp_generic_sincos_9_6_s_fu_228_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp58) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_generic_sincos_9_6_s_fu_233_ap_ce = 1'b1;
    end else begin
        grp_generic_sincos_9_6_s_fu_233_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp62) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_generic_sincos_9_6_s_fu_238_ap_ce = 1'b1;
    end else begin
        grp_generic_sincos_9_6_s_fu_238_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp65) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_generic_sincos_9_6_s_fu_243_ap_ce = 1'b1;
    end else begin
        grp_generic_sincos_9_6_s_fu_243_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp67) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_generic_sincos_9_6_s_fu_248_ap_ce = 1'b1;
    end else begin
        grp_generic_sincos_9_6_s_fu_248_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp69) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_generic_sincos_9_6_s_fu_253_ap_ce = 1'b1;
    end else begin
        grp_generic_sincos_9_6_s_fu_253_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp94) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_generic_sincos_9_6_s_fu_258_ap_ce = 1'b1;
    end else begin
        grp_generic_sincos_9_6_s_fu_258_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp106) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_generic_sincos_9_6_s_fu_263_ap_ce = 1'b1;
    end else begin
        grp_generic_sincos_9_6_s_fu_263_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp115) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_generic_sincos_9_6_s_fu_268_ap_ce = 1'b1;
    end else begin
        grp_generic_sincos_9_6_s_fu_268_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp117) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_generic_sincos_9_6_s_fu_273_ap_ce = 1'b1;
    end else begin
        grp_generic_sincos_9_6_s_fu_273_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp119) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_generic_sincos_9_6_s_fu_278_ap_ce = 1'b1;
    end else begin
        grp_generic_sincos_9_6_s_fu_278_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp120) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_generic_sincos_9_6_s_fu_283_ap_ce = 1'b1;
    end else begin
        grp_generic_sincos_9_6_s_fu_283_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if ((x_V_ap_vld == 1'b1)) begin
        x_V_ap_vld_in_sig = x_V_ap_vld;
    end else begin
        x_V_ap_vld_in_sig = x_V_ap_vld_preg;
    end
end

always @ (*) begin
    if (((ap_start == 1'b1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        x_V_blk_n = x_V_ap_vld;
    end else begin
        x_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((x_V_ap_vld == 1'b1)) begin
        x_V_in_sig = x_V;
    end else begin
        x_V_in_sig = x_V_preg;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter12 == 1'b1))) begin
        y_0_V_ap_vld = 1'b1;
    end else begin
        y_0_V_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter12 == 1'b1))) begin
        y_1_V_ap_vld = 1'b1;
    end else begin
        y_1_V_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter12 == 1'b1))) begin
        y_2_V_ap_vld = 1'b1;
    end else begin
        y_2_V_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter12 == 1'b1))) begin
        y_3_V_ap_vld = 1'b1;
    end else begin
        y_3_V_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter12 == 1'b1))) begin
        y_4_V_ap_vld = 1'b1;
    end else begin
        y_4_V_ap_vld = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln1192_10_fu_381_p2 = ($signed(sext_ln1192_5_fu_377_p1) + $signed(shl_ln1_fu_361_p3));

assign add_ln1192_12_fu_614_p2 = ($signed(11'd280) + $signed(sext_ln1118_10_fu_610_p1));

assign add_ln1192_18_fu_669_p2 = (r_V_39_fu_663_p2 + r_V_34_fu_527_p2);

assign add_ln1192_1_fu_488_p2 = (r_V_30_fu_482_p2 + r_V_29_fu_462_p2);

assign add_ln1192_fu_865_p2 = (15'd832 + ret_V_28_fu_859_p2);

assign add_ln700_fu_944_p2 = ($signed(sext_ln700_fu_940_p1) + $signed(sext_ln728_3_fu_936_p1));

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_01001 = ((ap_start == 1'b1) & ((x_V_ap_vld_in_sig == 1'b0) | (ap_start == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001 = ((ap_start == 1'b1) & ((x_V_ap_vld_in_sig == 1'b0) | (ap_start == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp106 = ((ap_start == 1'b1) & ((x_V_ap_vld_in_sig == 1'b0) | (ap_start == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp115 = ((ap_start == 1'b1) & ((x_V_ap_vld_in_sig == 1'b0) | (ap_start == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp117 = ((ap_start == 1'b1) & ((x_V_ap_vld_in_sig == 1'b0) | (ap_start == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp119 = ((ap_start == 1'b1) & ((x_V_ap_vld_in_sig == 1'b0) | (ap_start == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp120 = ((ap_start == 1'b1) & ((x_V_ap_vld_in_sig == 1'b0) | (ap_start == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp20 = ((ap_start == 1'b1) & ((x_V_ap_vld_in_sig == 1'b0) | (ap_start == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp22 = ((ap_start == 1'b1) & ((x_V_ap_vld_in_sig == 1'b0) | (ap_start == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp24 = ((ap_start == 1'b1) & ((x_V_ap_vld_in_sig == 1'b0) | (ap_start == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp32 = ((ap_start == 1'b1) & ((x_V_ap_vld_in_sig == 1'b0) | (ap_start == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp41 = ((ap_start == 1'b1) & ((x_V_ap_vld_in_sig == 1'b0) | (ap_start == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp43 = ((ap_start == 1'b1) & ((x_V_ap_vld_in_sig == 1'b0) | (ap_start == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp58 = ((ap_start == 1'b1) & ((x_V_ap_vld_in_sig == 1'b0) | (ap_start == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp62 = ((ap_start == 1'b1) & ((x_V_ap_vld_in_sig == 1'b0) | (ap_start == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp65 = ((ap_start == 1'b1) & ((x_V_ap_vld_in_sig == 1'b0) | (ap_start == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp67 = ((ap_start == 1'b1) & ((x_V_ap_vld_in_sig == 1'b0) | (ap_start == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp69 = ((ap_start == 1'b1) & ((x_V_ap_vld_in_sig == 1'b0) | (ap_start == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp94 = ((ap_start == 1'b1) & ((x_V_ap_vld_in_sig == 1'b0) | (ap_start == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = ((ap_start == 1'b1) & ((x_V_ap_vld_in_sig == 1'b0) | (ap_start == 1'b0)));
end

assign ap_block_state10_pp0_stage0_iter9 = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage0_iter9_ignore_call101 = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage0_iter9_ignore_call120 = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage0_iter9_ignore_call146 = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage0_iter9_ignore_call167 = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage0_iter9_ignore_call17 = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage0_iter9_ignore_call183 = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage0_iter9_ignore_call193 = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage0_iter9_ignore_call20 = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage0_iter9_ignore_call206 = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage0_iter9_ignore_call33 = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage0_iter9_ignore_call48 = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage0_iter9_ignore_call60 = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage0_iter9_ignore_call66 = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage0_iter9_ignore_call72 = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage0_iter9_ignore_call79 = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage0_iter9_ignore_call84 = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage0_iter9_ignore_call96 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter10 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter10_ignore_call101 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter10_ignore_call120 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter10_ignore_call146 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter10_ignore_call167 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter10_ignore_call17 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter10_ignore_call183 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter10_ignore_call193 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter10_ignore_call20 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter10_ignore_call206 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter10_ignore_call33 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter10_ignore_call48 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter10_ignore_call60 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter10_ignore_call66 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter10_ignore_call72 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter10_ignore_call79 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter10_ignore_call84 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter10_ignore_call96 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage0_iter11 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage0_iter11_ignore_call101 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage0_iter11_ignore_call120 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage0_iter11_ignore_call146 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage0_iter11_ignore_call167 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage0_iter11_ignore_call17 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage0_iter11_ignore_call183 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage0_iter11_ignore_call193 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage0_iter11_ignore_call20 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage0_iter11_ignore_call206 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage0_iter11_ignore_call33 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage0_iter11_ignore_call48 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage0_iter11_ignore_call60 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage0_iter11_ignore_call66 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage0_iter11_ignore_call72 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage0_iter11_ignore_call79 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage0_iter11_ignore_call84 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage0_iter11_ignore_call96 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage0_iter12 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage0_iter12_ignore_call101 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage0_iter12_ignore_call120 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage0_iter12_ignore_call146 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage0_iter12_ignore_call167 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage0_iter12_ignore_call17 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage0_iter12_ignore_call183 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage0_iter12_ignore_call193 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage0_iter12_ignore_call20 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage0_iter12_ignore_call206 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage0_iter12_ignore_call33 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage0_iter12_ignore_call48 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage0_iter12_ignore_call60 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage0_iter12_ignore_call66 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage0_iter12_ignore_call72 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage0_iter12_ignore_call79 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage0_iter12_ignore_call84 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage0_iter12_ignore_call96 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0 = ((x_V_ap_vld_in_sig == 1'b0) | (ap_start == 1'b0));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0_ignore_call101 = ((x_V_ap_vld_in_sig == 1'b0) | (ap_start == 1'b0));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0_ignore_call120 = ((x_V_ap_vld_in_sig == 1'b0) | (ap_start == 1'b0));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0_ignore_call146 = ((x_V_ap_vld_in_sig == 1'b0) | (ap_start == 1'b0));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0_ignore_call167 = ((x_V_ap_vld_in_sig == 1'b0) | (ap_start == 1'b0));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0_ignore_call17 = ((x_V_ap_vld_in_sig == 1'b0) | (ap_start == 1'b0));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0_ignore_call183 = ((x_V_ap_vld_in_sig == 1'b0) | (ap_start == 1'b0));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0_ignore_call193 = ((x_V_ap_vld_in_sig == 1'b0) | (ap_start == 1'b0));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0_ignore_call20 = ((x_V_ap_vld_in_sig == 1'b0) | (ap_start == 1'b0));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0_ignore_call206 = ((x_V_ap_vld_in_sig == 1'b0) | (ap_start == 1'b0));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0_ignore_call33 = ((x_V_ap_vld_in_sig == 1'b0) | (ap_start == 1'b0));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0_ignore_call48 = ((x_V_ap_vld_in_sig == 1'b0) | (ap_start == 1'b0));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0_ignore_call60 = ((x_V_ap_vld_in_sig == 1'b0) | (ap_start == 1'b0));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0_ignore_call66 = ((x_V_ap_vld_in_sig == 1'b0) | (ap_start == 1'b0));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0_ignore_call72 = ((x_V_ap_vld_in_sig == 1'b0) | (ap_start == 1'b0));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0_ignore_call79 = ((x_V_ap_vld_in_sig == 1'b0) | (ap_start == 1'b0));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0_ignore_call84 = ((x_V_ap_vld_in_sig == 1'b0) | (ap_start == 1'b0));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0_ignore_call96 = ((x_V_ap_vld_in_sig == 1'b0) | (ap_start == 1'b0));
end

assign ap_block_state2_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1_ignore_call101 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1_ignore_call120 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1_ignore_call146 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1_ignore_call167 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1_ignore_call17 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1_ignore_call183 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1_ignore_call193 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1_ignore_call20 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1_ignore_call206 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1_ignore_call33 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1_ignore_call48 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1_ignore_call60 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1_ignore_call66 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1_ignore_call72 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1_ignore_call79 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1_ignore_call84 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1_ignore_call96 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2_ignore_call101 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2_ignore_call120 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2_ignore_call146 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2_ignore_call167 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2_ignore_call17 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2_ignore_call183 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2_ignore_call193 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2_ignore_call20 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2_ignore_call206 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2_ignore_call33 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2_ignore_call48 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2_ignore_call60 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2_ignore_call66 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2_ignore_call72 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2_ignore_call79 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2_ignore_call84 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2_ignore_call96 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3_ignore_call101 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3_ignore_call120 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3_ignore_call146 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3_ignore_call167 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3_ignore_call17 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3_ignore_call183 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3_ignore_call193 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3_ignore_call20 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3_ignore_call206 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3_ignore_call33 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3_ignore_call48 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3_ignore_call60 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3_ignore_call66 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3_ignore_call72 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3_ignore_call79 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3_ignore_call84 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3_ignore_call96 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4_ignore_call101 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4_ignore_call120 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4_ignore_call146 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4_ignore_call167 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4_ignore_call17 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4_ignore_call183 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4_ignore_call193 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4_ignore_call20 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4_ignore_call206 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4_ignore_call33 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4_ignore_call48 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4_ignore_call60 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4_ignore_call66 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4_ignore_call72 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4_ignore_call79 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4_ignore_call84 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4_ignore_call96 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5_ignore_call101 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5_ignore_call120 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5_ignore_call146 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5_ignore_call167 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5_ignore_call17 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5_ignore_call183 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5_ignore_call193 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5_ignore_call20 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5_ignore_call206 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5_ignore_call33 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5_ignore_call48 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5_ignore_call60 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5_ignore_call66 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5_ignore_call72 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5_ignore_call79 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5_ignore_call84 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5_ignore_call96 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6_ignore_call101 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6_ignore_call120 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6_ignore_call146 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6_ignore_call167 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6_ignore_call17 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6_ignore_call183 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6_ignore_call193 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6_ignore_call20 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6_ignore_call206 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6_ignore_call33 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6_ignore_call48 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6_ignore_call60 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6_ignore_call66 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6_ignore_call72 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6_ignore_call79 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6_ignore_call84 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6_ignore_call96 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7_ignore_call101 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7_ignore_call120 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7_ignore_call146 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7_ignore_call167 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7_ignore_call17 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7_ignore_call183 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7_ignore_call193 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7_ignore_call20 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7_ignore_call206 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7_ignore_call33 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7_ignore_call48 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7_ignore_call60 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7_ignore_call66 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7_ignore_call72 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7_ignore_call79 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7_ignore_call84 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7_ignore_call96 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8_ignore_call101 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8_ignore_call120 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8_ignore_call146 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8_ignore_call167 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8_ignore_call17 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8_ignore_call183 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8_ignore_call193 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8_ignore_call20 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8_ignore_call206 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8_ignore_call33 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8_ignore_call48 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8_ignore_call60 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8_ignore_call66 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8_ignore_call72 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8_ignore_call79 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8_ignore_call84 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8_ignore_call96 = ~(1'b1 == 1'b1);

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start;

assign grp_fu_1175_p0 = 12'd39;

assign grp_fu_1175_p2 = {{p_Val2_19_fu_340_p4}, {3'd0}};

assign grp_fu_1184_p0 = sext_ln1118_7_fu_569_p1;

assign grp_fu_1184_p1 = sext_ln1118_7_fu_569_p1;

assign grp_fu_1184_p2 = {{p_Val2_8_reg_1275}, {3'd0}};

assign grp_fu_1193_p3 = {{p_Val2_19_reg_1303}, {6'd0}};

assign grp_fu_1204_p0 = 12'd22;

assign grp_fu_1204_p1 = sext_ln1192_4_fu_589_p1;

assign grp_fu_1204_p2 = 12'd8;

assign grp_fu_1251_p2 = 27'd132382720;

assign grp_generic_sincos_9_6_s_fu_203_in_V = x_V_in_sig[8:0];

assign grp_generic_sincos_9_6_s_fu_208_in_V = ($signed(p_Val2_7_fu_288_p4) - $signed(p_Val2_1_fu_298_p4));

assign grp_generic_sincos_9_6_s_fu_213_in_V = {{x_V_in_sig[35:27]}};

assign grp_generic_sincos_9_6_s_fu_218_in_V = {{ret_V_29_fu_387_p2[11:3]}};

assign grp_generic_sincos_9_6_s_fu_228_in_V = ($signed(p_Val2_1_reg_1269) + $signed(p_Val2_s_reg_1285));

assign grp_generic_sincos_9_6_s_fu_233_in_V = (9'd2 + sub_ln703_fu_510_p2);

assign grp_generic_sincos_9_6_s_fu_238_in_V = ($signed(9'd508) + $signed(p_Val2_8_reg_1275));

assign grp_generic_sincos_9_6_s_fu_243_in_V = {{r_V_34_fu_527_p2[11:3]}};

assign grp_generic_sincos_9_6_s_fu_253_in_V = ($signed(9'd511) + $signed(p_Val2_19_reg_1303));

assign lhs_V_1_fu_808_p3 = {{r_V_35_fu_790_p2}, {3'd0}};

assign lhs_V_2_fu_425_p1 = $signed(p_Val2_7_reg_1259);

assign lhs_V_3_fu_559_p1 = $signed(ret_V_26_fu_553_p2);

assign lhs_V_5_fu_848_p3 = {{r_V_29_reg_1333_pp0_iter7_reg}, {3'd0}};

assign lhs_V_fu_929_p3 = {{ret_V_21_reg_1323_pp0_iter8_reg}, {3'd0}};

assign mul_ln1192_1_fu_1129_p0 = outsin_V_5_reg_1430_pp0_iter10_reg;

assign mul_ln1192_1_fu_1129_p2 = ($signed(mul_ln1192_1_fu_1129_p0) * $signed(mul_ln1192_reg_1495));

assign mul_ln1192_4_fu_1080_p0 = r_V_19_reg_1475;

assign mul_ln1192_4_fu_1080_p2 = ($signed(mul_ln1192_4_fu_1080_p0) * $signed(mul_ln1192_3_reg_1470));

assign mul_ln1192_7_fu_1137_p0 = r_V_28_reg_1510;

assign mul_ln1192_7_fu_1137_p2 = ($signed(mul_ln1192_7_fu_1137_p0) * $signed(mul_ln1192_6_reg_1505));

assign mul_ln1192_fu_1071_p0 = outsin_V_4_reg_1425_pp0_iter9_reg;

assign mul_ln1192_fu_1071_p1 = r_V_12_reg_1460;

assign mul_ln1192_fu_1071_p2 = ($signed(mul_ln1192_fu_1071_p0) * $signed(mul_ln1192_fu_1071_p1));

assign p_Val2_19_fu_340_p4 = {{x_V_in_sig[35:27]}};

assign p_Val2_1_fu_298_p4 = {{x_V_in_sig[44:36]}};

assign p_Val2_7_fu_288_p4 = {{x_V_in_sig[134:126]}};

assign r_V_13_fu_746_p0 = sext_ln1116_2_fu_742_p1;

assign r_V_13_fu_746_p1 = sext_ln1116_2_fu_742_p1;

assign r_V_13_fu_746_p2 = ($signed(r_V_13_fu_746_p0) * $signed(r_V_13_fu_746_p1));

assign r_V_16_fu_1001_p1 = $signed(outcos_V_3_reg_1405_pp0_iter8_reg);

assign r_V_17_fu_1004_p0 = r_V_16_fu_1001_p1;

assign r_V_17_fu_1004_p1 = r_V_16_fu_1001_p1;

assign r_V_17_fu_1004_p2 = ($signed(r_V_17_fu_1004_p0) * $signed(r_V_17_fu_1004_p1));

assign r_V_18_fu_1021_p1 = $signed(grp_generic_sincos_9_6_s_fu_273_ap_return_1);

assign r_V_19_fu_1025_p0 = r_V_18_fu_1021_p1;

assign r_V_19_fu_1025_p1 = r_V_18_fu_1021_p1;

assign r_V_19_fu_1025_p2 = ($signed(r_V_19_fu_1025_p0) * $signed(r_V_19_fu_1025_p1));

assign r_V_20_fu_1034_p0 = sext_ln1116_6_fu_1031_p1;

assign r_V_20_fu_1034_p1 = sext_ln1116_6_fu_1031_p1;

assign r_V_20_fu_1034_p2 = ($signed(r_V_20_fu_1034_p0) * $signed(r_V_20_fu_1034_p1));

assign r_V_21_fu_1040_p1 = $signed(outsin_V_8_reg_1450);

assign r_V_22_fu_1043_p0 = r_V_21_fu_1040_p1;

assign r_V_22_fu_1043_p1 = r_V_21_fu_1040_p1;

assign r_V_22_fu_1043_p2 = ($signed(r_V_22_fu_1043_p0) * $signed(r_V_22_fu_1043_p1));

assign r_V_24_fu_1101_p1 = $signed(outcos_V_5_reg_1485);

assign r_V_25_fu_1104_p0 = r_V_24_fu_1101_p1;

assign r_V_25_fu_1104_p1 = r_V_24_fu_1101_p1;

assign r_V_25_fu_1104_p2 = ($signed(r_V_25_fu_1104_p0) * $signed(r_V_25_fu_1104_p1));

assign r_V_27_fu_1117_p1 = $signed(outcos_V_6_reg_1490);

assign r_V_28_fu_1120_p0 = r_V_27_fu_1117_p1;

assign r_V_28_fu_1120_p1 = r_V_27_fu_1117_p1;

assign r_V_28_fu_1120_p2 = ($signed(r_V_28_fu_1120_p0) * $signed(r_V_28_fu_1120_p1));

assign r_V_29_fu_462_p2 = ($signed(sub_ln1118_fu_456_p2) - $signed(sext_ln1118_fu_442_p1));

assign r_V_30_fu_482_p2 = ($signed(sext_ln1118_2_fu_468_p1) + $signed(sext_ln1118_3_fu_478_p1));

assign r_V_31_fu_923_p2 = ($signed(sub_ln1118_2_fu_905_p2) - $signed(sext_ln1118_5_fu_919_p1));

assign r_V_32_fu_957_p0 = r_V_fu_954_p1;

assign r_V_32_fu_957_p1 = r_V_fu_954_p1;

assign r_V_32_fu_957_p2 = ($signed(r_V_32_fu_957_p0) * $signed(r_V_32_fu_957_p1));

assign r_V_33_fu_694_p2 = ($signed(10'd0) - $signed(r_V_5_fu_691_p1));

assign r_V_34_fu_527_p2 = ($signed(sext_ln1118_1_fu_452_p1) - $signed(sext_ln1118_fu_442_p1));

assign r_V_35_fu_790_p2 = ($signed(6'd0) - $signed(r_V_8_fu_786_p1));

assign r_V_36_fu_796_p1 = outcos_V_9_reg_1393;

assign r_V_37_fu_802_p0 = r_V_36_fu_796_p1;

assign r_V_37_fu_802_p1 = r_V_36_fu_796_p1;

assign r_V_37_fu_802_p2 = ($signed(r_V_37_fu_802_p0) * $signed(r_V_37_fu_802_p1));

assign r_V_38_fu_843_p2 = (r_V_13_reg_1399 + shl_ln1118_fu_838_p2);

assign r_V_39_fu_663_p2 = ($signed(sext_ln1118_12_fu_659_p1) - $signed(sext_ln1192_4_fu_589_p1));

assign r_V_5_fu_691_p1 = p_Val2_s_reg_1285_pp0_iter6_reg;

assign r_V_8_fu_786_p1 = $signed(grp_generic_sincos_9_6_s_fu_243_ap_return_0);

assign r_V_fu_954_p1 = $signed(outsin_V_1_reg_1410);

assign ret_V_11_fu_736_p2 = ($signed(6'd3) + $signed(sext_ln703_fu_732_p1));

assign ret_V_16_fu_879_p2 = ($signed(6'd3) + $signed(sext_ln1116_1_fu_799_p1));

assign ret_V_21_fu_431_p2 = ($signed(lhs_V_2_fu_425_p1) - $signed(sext_ln703_1_fu_428_p1));

assign ret_V_22_fu_494_p2 = (12'd48 + add_ln1192_1_fu_488_p2);

assign ret_V_23_fu_975_p2 = ($signed(sext_ln700_1_fu_950_p1) + $signed(sext_ln728_fu_971_p1));

assign ret_V_24_fu_708_p2 = ($signed(r_V_33_fu_694_p2) - $signed(sext_ln703_3_fu_704_p1));

assign ret_V_26_fu_553_p2 = ($signed(lhs_V_2_fu_425_p1) - $signed(rhs_V_2_fu_550_p1));

assign ret_V_28_fu_859_p2 = ($signed(lhs_V_5_fu_848_p3) - $signed(sext_ln703_7_fu_855_p1));

assign ret_V_29_fu_387_p2 = (12'd48 + add_ln1192_10_fu_381_p2);

assign ret_V_31_fu_1085_p2 = ($signed(33'd8455716864) + $signed(mul_ln1192_4_fu_1080_p2));

assign ret_V_34_fu_675_p2 = (12'd24 + add_ln1192_18_fu_669_p2);

assign ret_V_35_fu_1142_p2 = ($signed(30'd1056964608) + $signed(mul_ln1192_7_fu_1137_p2));

assign ret_V_6_fu_820_p2 = ($signed(r_V_37_fu_802_p2) + $signed(sext_ln728_2_fu_816_p1));

assign ret_V_9_fu_563_p2 = ($signed(11'd5) + $signed(lhs_V_3_fu_559_p1));

assign ret_V_fu_714_p2 = (10'd25 + ret_V_24_fu_708_p2);

assign rhs_V_1_fu_770_p3 = {{grp_generic_sincos_9_6_s_fu_238_ap_return_0}, {3'd0}};

assign rhs_V_2_fu_550_p1 = p_Val2_19_reg_1303;

assign rhs_V_fu_963_p3 = {{r_V_32_fu_957_p2}, {3'd0}};

assign sext_ln1116_1_fu_799_p1 = outcos_V_9_reg_1393;

assign sext_ln1116_2_fu_742_p1 = $signed(ret_V_11_fu_736_p2);

assign sext_ln1116_6_fu_1031_p1 = $signed(ret_V_16_reg_1445);

assign sext_ln1118_10_fu_610_p1 = $signed(shl_ln1118_8_fu_603_p3);

assign sext_ln1118_12_fu_659_p1 = $signed(shl_ln1118_9_fu_652_p3);

assign sext_ln1118_1_fu_452_p1 = $signed(shl_ln_fu_445_p3);

assign sext_ln1118_2_fu_468_p1 = $signed(p_Val2_8_reg_1275);

assign sext_ln1118_3_fu_478_p1 = $signed(shl_ln1118_1_fu_471_p3);

assign sext_ln1118_4_fu_901_p1 = $signed(shl_ln1118_2_fu_893_p3);

assign sext_ln1118_5_fu_919_p1 = $signed(shl_ln1118_3_fu_911_p3);

assign sext_ln1118_7_fu_569_p1 = $signed(ret_V_9_fu_563_p2);

assign sext_ln1118_fu_442_p1 = p_Val2_s_reg_1285;

assign sext_ln1192_4_fu_589_p1 = p_Val2_19_reg_1303;

assign sext_ln1192_5_fu_377_p1 = $signed(shl_ln1118_6_fu_369_p3);

assign sext_ln700_1_fu_950_p1 = $signed(add_ln700_fu_944_p2);

assign sext_ln700_fu_940_p1 = $signed(r_V_31_fu_923_p2);

assign sext_ln703_1_fu_428_p1 = p_Val2_1_reg_1269;

assign sext_ln703_3_fu_704_p1 = $signed(grp_generic_sincos_9_6_s_fu_203_ap_return_1);

assign sext_ln703_7_fu_855_p1 = $signed(r_V_38_fu_843_p2);

assign sext_ln703_fu_732_p1 = $signed(grp_generic_sincos_9_6_s_fu_213_ap_return_0);

assign sext_ln728_2_fu_816_p1 = $signed(lhs_V_1_fu_808_p3);

assign sext_ln728_3_fu_936_p1 = $signed(lhs_V_fu_929_p3);

assign sext_ln728_fu_971_p1 = $signed(rhs_V_fu_963_p3);

assign shl_ln1118_1_fu_471_p3 = {{p_Val2_8_reg_1275}, {2'd0}};

assign shl_ln1118_2_fu_893_p3 = {{grp_generic_sincos_9_6_s_fu_263_ap_return_0}, {6'd0}};

assign shl_ln1118_3_fu_911_p3 = {{grp_generic_sincos_9_6_s_fu_263_ap_return_0}, {4'd0}};

assign shl_ln1118_6_fu_369_p3 = {{p_Val2_19_fu_340_p4}, {1'd0}};

assign shl_ln1118_7_fu_592_p3 = {{p_Val2_7_reg_1259}, {4'd0}};

assign shl_ln1118_8_fu_603_p3 = {{p_Val2_7_reg_1259}, {1'd0}};

assign shl_ln1118_9_fu_652_p3 = {{p_Val2_19_reg_1303}, {2'd0}};

assign shl_ln1118_fu_838_p2 = r_V_13_reg_1399 << 12'd2;

assign shl_ln1_fu_361_p3 = {{tmp_5_fu_351_p4}, {4'd0}};

assign shl_ln_fu_445_p3 = {{p_Val2_s_reg_1285}, {2'd0}};

assign sub_ln1118_2_fu_905_p2 = ($signed(12'd0) - $signed(sext_ln1118_4_fu_901_p1));

assign sub_ln1118_fu_456_p2 = ($signed(12'd0) - $signed(sext_ln1118_1_fu_452_p1));

assign sub_ln703_fu_510_p2 = (p_Val2_7_reg_1259 - p_Val2_8_reg_1275);

assign tmp_5_fu_351_p4 = {{x_V_in_sig[34:27]}};

assign y_0_V = trunc_ln708_1_reg_1455_pp0_iter11_reg;

assign y_1_V = {{grp_fu_1251_p3[26:18]}};

assign y_2_V = $signed(outsin_V_11_reg_1465_pp0_iter11_reg);

assign y_3_V = trunc_ln708_7_reg_1500_pp0_iter11_reg;

assign y_4_V = trunc_ln708_10_reg_1520;

endmodule //myproject
