

================================================================
== Vitis HLS Report for 'Quantization_and_coding'
================================================================
* Date:           Mon Mar 31 15:33:06 2025

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        GSM
* Solution:       solution0 (Vivado IP Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcu50-fsvh2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  8.00 ns|  5.672 ns|     2.16 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        7|        7|  56.000 ns|  56.000 ns|    7|    7|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+--------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT  | URAM|
+---------------------+---------+------+---------+--------+-----+
|DSP                  |        -|     -|        -|       -|    -|
|Expression           |        -|     -|        0|    1286|    -|
|FIFO                 |        -|     -|        -|       -|    -|
|Instance             |        -|     3|        0|      15|    -|
|Memory               |        -|     -|        -|       -|    -|
|Multiplexer          |        -|     -|        -|     199|    -|
|Register             |        -|     -|       88|       -|    -|
+---------------------+---------+------+---------+--------+-----+
|Total                |        0|     3|       88|    1500|    0|
+---------------------+---------+------+---------+--------+-----+
|Available SLR        |     1344|  2976|   871680|  435840|  320|
+---------------------+---------+------+---------+--------+-----+
|Utilization SLR (%)  |        0|    ~0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+
|Available            |     2688|  5952|  1743360|  871680|  640|
+---------------------+---------+------+---------+--------+-----+
|Utilization (%)      |        0|    ~0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+

+ Detail: 
    * Instance: 
    +-------------------------+---------------------+---------+----+---+----+-----+
    |         Instance        |        Module       | BRAM_18K| DSP| FF| LUT| URAM|
    +-------------------------+---------------------+---------+----+---+----+-----+
    |mul_16s_15ns_31_1_1_U61  |mul_16s_15ns_31_1_1  |        0|   1|  0|   5|    0|
    |mul_16s_15ns_31_1_1_U62  |mul_16s_15ns_31_1_1  |        0|   1|  0|   5|    0|
    |mul_16s_15ns_31_1_1_U63  |mul_16s_15ns_31_1_1  |        0|   1|  0|   5|    0|
    +-------------------------+---------------------+---------+----+---+----+-----+
    |Total                    |                     |        0|   3|  0|  15|    0|
    +-------------------------+---------------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+----+------------+------------+
    |add_ln289_fu_323_p2        |         +|   0|  0|  14|           7|           6|
    |add_ln290_fu_457_p2        |         +|   0|  0|  14|           7|           6|
    |add_ln291_fu_629_p2        |         +|   0|  0|  14|           7|           5|
    |add_ln292_fu_791_p2        |         +|   0|  0|  14|           7|           5|
    |add_ln294_fu_1111_p2       |         +|   0|  0|  14|           7|           4|
    |add_ln295_fu_1047_p2       |         +|   0|  0|  14|           7|           4|
    |add_ln296_fu_1343_p2       |         +|   0|  0|  14|           7|           3|
    |add_ln297_fu_1399_p2       |         +|   0|  0|  14|           7|           3|
    |add_ln48_1_fu_375_p2       |         +|   0|  0|  38|          31|          31|
    |add_ln48_2_fu_509_p2       |         +|   0|  0|  38|          31|          31|
    |add_ln48_3_fu_681_p2       |         +|   0|  0|  38|          31|          31|
    |add_ln48_fu_241_p2         |         +|   0|  0|  38|          31|          31|
    |sum_10_fu_957_p2           |         +|   0|  0|  24|          17|          12|
    |sum_11_fu_985_p2           |         +|   0|  0|  24|          17|           9|
    |sum_12_fu_1163_p2          |         +|   0|  0|  24|          17|          10|
    |sum_13_fu_1191_p2          |         +|   0|  0|  24|          17|           9|
    |sum_14_fu_1247_p2          |         +|   0|  0|  24|          17|          12|
    |sum_15_fu_1275_p2          |         +|   0|  0|  24|          17|           9|
    |sum_3_fu_395_p2            |         +|   0|  0|  24|          17|           9|
    |sum_4_fu_529_p2            |         +|   0|  0|  24|          17|          12|
    |sum_5_fu_567_p2            |         +|   0|  0|  24|          17|           9|
    |sum_6_fu_701_p2            |         +|   0|  0|  24|          17|          13|
    |sum_7_fu_729_p2            |         +|   0|  0|  24|          17|           9|
    |sum_8_fu_843_p2            |         +|   0|  0|  24|          17|           7|
    |sum_9_fu_881_p2            |         +|   0|  0|  24|          17|           9|
    |sum_fu_261_p2              |         +|   0|  0|  24|          17|           9|
    |sub_ln48_fu_937_p2         |         -|   0|  0|  38|          31|          31|
    |icmp_ln289_1_fu_317_p2     |      icmp|   0|  0|  14|           7|           7|
    |icmp_ln289_fu_311_p2       |      icmp|   0|  0|   9|           2|           1|
    |icmp_ln290_1_fu_451_p2     |      icmp|   0|  0|  14|           7|           7|
    |icmp_ln290_fu_445_p2       |      icmp|   0|  0|   9|           2|           1|
    |icmp_ln291_1_fu_623_p2     |      icmp|   0|  0|  14|           7|           6|
    |icmp_ln291_fu_617_p2       |      icmp|   0|  0|  10|           3|           1|
    |icmp_ln292_1_fu_785_p2     |      icmp|   0|  0|  14|           7|           6|
    |icmp_ln292_fu_779_p2       |      icmp|   0|  0|  10|           3|           1|
    |icmp_ln294_1_fu_1105_p2    |      icmp|   0|  0|  14|           7|           5|
    |icmp_ln294_fu_1099_p2      |      icmp|   0|  0|  12|           4|           1|
    |icmp_ln295_1_fu_1041_p2    |      icmp|   0|  0|  14|           7|           5|
    |icmp_ln295_fu_1035_p2      |      icmp|   0|  0|  12|           4|           1|
    |icmp_ln296_1_fu_1337_p2    |      icmp|   0|  0|  14|           7|           4|
    |icmp_ln296_fu_1331_p2      |      icmp|   0|  0|  12|           5|           1|
    |icmp_ln297_1_fu_1393_p2    |      icmp|   0|  0|  14|           7|           4|
    |icmp_ln297_fu_1387_p2      |      icmp|   0|  0|  12|           5|           1|
    |icmp_ln40_10_fu_745_p2     |      icmp|   0|  0|   9|           2|           1|
    |icmp_ln40_11_fu_859_p2     |      icmp|   0|  0|   9|           2|           1|
    |icmp_ln40_12_fu_897_p2     |      icmp|   0|  0|   9|           2|           1|
    |icmp_ln40_13_fu_963_p2     |      icmp|   0|  0|  24|          17|          17|
    |icmp_ln40_14_fu_1001_p2    |      icmp|   0|  0|   9|           2|           1|
    |icmp_ln40_15_fu_1169_p2    |      icmp|   0|  0|  24|          17|          17|
    |icmp_ln40_16_fu_1207_p2    |      icmp|   0|  0|   9|           2|           1|
    |icmp_ln40_17_fu_1253_p2    |      icmp|   0|  0|  24|          17|          17|
    |icmp_ln40_18_fu_1291_p2    |      icmp|   0|  0|   9|           2|           1|
    |icmp_ln40_6_fu_411_p2      |      icmp|   0|  0|   9|           2|           1|
    |icmp_ln40_7_fu_545_p2      |      icmp|   0|  0|   9|           2|           1|
    |icmp_ln40_8_fu_583_p2      |      icmp|   0|  0|   9|           2|           1|
    |icmp_ln40_9_fu_707_p2      |      icmp|   0|  0|  24|          17|          17|
    |icmp_ln40_fu_277_p2        |      icmp|   0|  0|   9|           2|           1|
    |or_ln289_fu_337_p2         |        or|   0|  0|   2|           1|           1|
    |or_ln290_fu_471_p2         |        or|   0|  0|   2|           1|           1|
    |or_ln291_fu_643_p2         |        or|   0|  0|   2|           1|           1|
    |or_ln292_fu_805_p2         |        or|   0|  0|   2|           1|           1|
    |or_ln294_fu_1125_p2        |        or|   0|  0|   2|           1|           1|
    |or_ln295_fu_1061_p2        |        or|   0|  0|   2|           1|           1|
    |or_ln296_fu_1357_p2        |        or|   0|  0|   2|           1|           1|
    |or_ln297_fu_1413_p2        |        or|   0|  0|   2|           1|           1|
    |select_ln289_1_fu_343_p3   |    select|   0|  0|   7|           1|           7|
    |select_ln289_fu_329_p3     |    select|   0|  0|   6|           1|           6|
    |select_ln290_1_fu_477_p3   |    select|   0|  0|   7|           1|           7|
    |select_ln290_fu_463_p3     |    select|   0|  0|   6|           1|           6|
    |select_ln291_1_fu_649_p3   |    select|   0|  0|   7|           1|           7|
    |select_ln291_fu_635_p3     |    select|   0|  0|   5|           1|           5|
    |select_ln292_1_fu_811_p3   |    select|   0|  0|   7|           1|           7|
    |select_ln292_fu_797_p3     |    select|   0|  0|   5|           1|           5|
    |select_ln294_1_fu_1131_p3  |    select|   0|  0|   7|           1|           7|
    |select_ln294_fu_1117_p3    |    select|   0|  0|   4|           1|           4|
    |select_ln295_1_fu_1067_p3  |    select|   0|  0|   7|           1|           7|
    |select_ln295_fu_1053_p3    |    select|   0|  0|   4|           1|           4|
    |select_ln296_1_fu_1363_p3  |    select|   0|  0|   7|           1|           7|
    |select_ln296_fu_1349_p3    |    select|   0|  0|   3|           1|           3|
    |select_ln297_1_fu_1419_p3  |    select|   0|  0|   7|           1|           7|
    |select_ln297_fu_1405_p3    |    select|   0|  0|   3|           1|           3|
    |temp_13_fu_293_p3          |    select|   0|  0|   7|           1|           6|
    |temp_15_fu_427_p3          |    select|   0|  0|   7|           1|           6|
    |temp_17_fu_555_p3          |    select|   0|  0|  16|           1|          15|
    |temp_18_fu_599_p3          |    select|   0|  0|   7|           1|           6|
    |temp_20_fu_717_p3          |    select|   0|  0|  17|           1|          17|
    |temp_21_fu_761_p3          |    select|   0|  0|   7|           1|           6|
    |temp_23_fu_869_p3          |    select|   0|  0|  16|           1|          15|
    |temp_24_fu_1083_p3         |    select|   0|  0|   7|           1|           6|
    |temp_26_fu_973_p3          |    select|   0|  0|  17|           1|          17|
    |temp_27_fu_1017_p3         |    select|   0|  0|   7|           1|           6|
    |temp_29_fu_1179_p3         |    select|   0|  0|  17|           1|          17|
    |temp_30_fu_1315_p3         |    select|   0|  0|   7|           1|           6|
    |temp_32_fu_1263_p3         |    select|   0|  0|  17|           1|          17|
    |temp_33_fu_1371_p3         |    select|   0|  0|   7|           1|           6|
    +---------------------------+----------+----+---+----+------------+------------+
    |Total                      |          |   0|  0|1286|         659|         705|
    +---------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------+----+-----------+-----+-----------+
    |      Name     | LUT| Input Size| Bits| Total Bits|
    +---------------+----+-----------+-----+-----------+
    |LARc_address0  |  49|          9|    3|         27|
    |LARc_address1  |  49|          9|    3|         27|
    |LARc_d0        |  26|          5|   16|         80|
    |LARc_d1        |  26|          5|   16|         80|
    |ap_NS_fsm      |  49|          9|    1|          9|
    +---------------+----+-----------+-----+-----------+
    |Total          | 199|         37|   39|        223|
    +---------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+---+----+-----+-----------+
    |           Name          | FF| LUT| Bits| Const Bits|
    +-------------------------+---+----+-----+-----------+
    |ap_CS_fsm                |  8|   0|    8|          0|
    |icmp_ln40_12_reg_1493    |  1|   0|    1|          0|
    |icmp_ln40_16_reg_1523    |  1|   0|    1|          0|
    |icmp_ln40_18_reg_1533    |  1|   0|    1|          0|
    |select_ln289_1_reg_1453  |  7|   0|    7|          0|
    |select_ln290_1_reg_1458  |  7|   0|    7|          0|
    |select_ln291_1_reg_1473  |  7|   0|    7|          0|
    |select_ln292_1_reg_1478  |  7|   0|    7|          0|
    |select_ln294_1_reg_1518  |  7|   0|    7|          0|
    |select_ln295_1_reg_1503  |  7|   0|    7|          0|
    |select_ln296_1_reg_1543  |  7|   0|    7|          0|
    |select_ln297_1_reg_1548  |  7|   0|    7|          0|
    |tmp_4_reg_1498           |  7|   0|    7|          0|
    |tmp_6_reg_1528           |  7|   0|    7|          0|
    |tmp_7_reg_1538           |  7|   0|    7|          0|
    +-------------------------+---+----+-----+-----------+
    |Total                    | 88|   0|   88|          0|
    +-------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------+-----+-----+------------+-------------------------+--------------+
|   RTL Ports   | Dir | Bits|  Protocol  |      Source Object      |    C Type    |
+---------------+-----+-----+------------+-------------------------+--------------+
|ap_clk         |   in|    1|  ap_ctrl_hs|  Quantization_and_coding|  return value|
|ap_rst         |   in|    1|  ap_ctrl_hs|  Quantization_and_coding|  return value|
|ap_start       |   in|    1|  ap_ctrl_hs|  Quantization_and_coding|  return value|
|ap_done        |  out|    1|  ap_ctrl_hs|  Quantization_and_coding|  return value|
|ap_idle        |  out|    1|  ap_ctrl_hs|  Quantization_and_coding|  return value|
|ap_ready       |  out|    1|  ap_ctrl_hs|  Quantization_and_coding|  return value|
|LARc_address0  |  out|    3|   ap_memory|                     LARc|         array|
|LARc_ce0       |  out|    1|   ap_memory|                     LARc|         array|
|LARc_we0       |  out|    1|   ap_memory|                     LARc|         array|
|LARc_d0        |  out|   16|   ap_memory|                     LARc|         array|
|LARc_q0        |   in|   16|   ap_memory|                     LARc|         array|
|LARc_address1  |  out|    3|   ap_memory|                     LARc|         array|
|LARc_ce1       |  out|    1|   ap_memory|                     LARc|         array|
|LARc_we1       |  out|    1|   ap_memory|                     LARc|         array|
|LARc_d1        |  out|   16|   ap_memory|                     LARc|         array|
|LARc_q1        |   in|   16|   ap_memory|                     LARc|         array|
+---------------+-----+-----+------------+-------------------------+--------------+

