Analysis & Synthesis report for MyClock
Sun Dec 23 21:27:38 2018
Quartus Prime Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis DSP Block Usage Summary
 10. Analysis & Synthesis IP Cores Summary
 11. State Machine - |MyClock|AlarmRun:Alarm|sound_sample:Sound|I2C_Audio_Config:myconfig|mi2c_state
 12. Registers Removed During Synthesis
 13. Removed Registers Triggering Further Register Optimizations
 14. General Register Statistics
 15. Inverted Register Statistics
 16. Registers Packed Into Inferred Megafunctions
 17. Registers Added for RAM Pass-Through Logic
 18. Multiplexer Restructuring Statistics (Restructuring Performed)
 19. Source assignments for AlarmRun:Alarm|sound_sample:Sound|Sin_Generator:sin_wave|altsyncram:sintable_rtl_0|altsyncram_jta1:auto_generated
 20. Source assignments for KeyTimeGet:GetTime|ps2_keyboard:keyboard|altsyncram:fifo_rtl_0|altsyncram_lsj1:auto_generated
 21. Parameter Settings for User Entity Instance: AlarmRun:Alarm|sound_sample:Sound|audio_clk:u1|audio_clk_0002:audio_clk_inst|altera_pll:altera_pll_i
 22. Parameter Settings for User Entity Instance: AlarmRun:Alarm|sound_sample:Sound|clkgen:my_i2c_clk
 23. Parameter Settings for User Entity Instance: AlarmRun:Alarm|sound_sample:Sound|I2C_Audio_Config:myconfig
 24. Parameter Settings for User Entity Instance: ClockDrawing:VGADrawing|clkgen:clkgen_fuction
 25. Parameter Settings for User Entity Instance: ClockDrawing:VGADrawing|vga_ctrl:vga
 26. Parameter Settings for Inferred Entity Instance: AlarmRun:Alarm|sound_sample:Sound|Sin_Generator:sin_wave|altsyncram:sintable_rtl_0
 27. Parameter Settings for Inferred Entity Instance: KeyTimeGet:GetTime|ps2_keyboard:keyboard|altsyncram:fifo_rtl_0
 28. Parameter Settings for Inferred Entity Instance: TimeShow:HEXShowTime|HEXShow:second_show|lpm_divide:Mod0
 29. Parameter Settings for Inferred Entity Instance: TimeShow:HEXShowTime|HEXShow:minute_show|lpm_divide:Mod0
 30. Parameter Settings for Inferred Entity Instance: TimeShow:HEXShowTime|HEXShow:hour_show|lpm_divide:Mod0
 31. Parameter Settings for Inferred Entity Instance: ClockDrawing:VGADrawing|lpm_mult:Mult5_rtl_0
 32. Parameter Settings for Inferred Entity Instance: ClockDrawing:VGADrawing|lpm_mult:Mult4_rtl_1
 33. Parameter Settings for Inferred Entity Instance: ClockDrawing:VGADrawing|lpm_mult:Mult6_rtl_2
 34. Parameter Settings for Inferred Entity Instance: ClockDrawing:VGADrawing|lpm_mult:Mult8_rtl_3
 35. Parameter Settings for Inferred Entity Instance: ClockDrawing:VGADrawing|lpm_mult:Mult10_rtl_4
 36. Parameter Settings for Inferred Entity Instance: ClockDrawing:VGADrawing|lpm_mult:Mult12_rtl_5
 37. Parameter Settings for Inferred Entity Instance: ClockDrawing:VGADrawing|lpm_mult:Mult14_rtl_6
 38. Parameter Settings for Inferred Entity Instance: ClockDrawing:VGADrawing|lpm_mult:Mult16_rtl_7
 39. Parameter Settings for Inferred Entity Instance: ClockDrawing:VGADrawing|lpm_mult:Mult18_rtl_8
 40. Parameter Settings for Inferred Entity Instance: ClockDrawing:VGADrawing|lpm_mult:Mult42_rtl_9
 41. Parameter Settings for Inferred Entity Instance: ClockDrawing:VGADrawing|lpm_mult:Mult44_rtl_10
 42. Parameter Settings for Inferred Entity Instance: ClockDrawing:VGADrawing|lpm_mult:Mult46_rtl_11
 43. Parameter Settings for Inferred Entity Instance: ClockDrawing:VGADrawing|lpm_mult:Mult48_rtl_12
 44. Parameter Settings for Inferred Entity Instance: ClockDrawing:VGADrawing|lpm_mult:Mult50_rtl_13
 45. Parameter Settings for Inferred Entity Instance: ClockDrawing:VGADrawing|lpm_mult:Mult52_rtl_14
 46. Parameter Settings for Inferred Entity Instance: ClockDrawing:VGADrawing|lpm_mult:Mult54_rtl_15
 47. Parameter Settings for Inferred Entity Instance: ClockDrawing:VGADrawing|lpm_mult:Mult56_rtl_16
 48. Parameter Settings for Inferred Entity Instance: ClockDrawing:VGADrawing|lpm_mult:Mult58_rtl_17
 49. Parameter Settings for Inferred Entity Instance: ClockDrawing:VGADrawing|lpm_mult:Mult60_rtl_18
 50. Parameter Settings for Inferred Entity Instance: ClockDrawing:VGADrawing|lpm_mult:Mult62_rtl_19
 51. Parameter Settings for Inferred Entity Instance: ClockDrawing:VGADrawing|lpm_mult:Mult64_rtl_20
 52. Parameter Settings for Inferred Entity Instance: ClockDrawing:VGADrawing|lpm_mult:Mult66_rtl_21
 53. Parameter Settings for Inferred Entity Instance: ClockDrawing:VGADrawing|lpm_mult:Mult68_rtl_22
 54. Parameter Settings for Inferred Entity Instance: ClockDrawing:VGADrawing|lpm_mult:Mult70_rtl_23
 55. Parameter Settings for Inferred Entity Instance: ClockDrawing:VGADrawing|lpm_mult:Mult72_rtl_24
 56. Parameter Settings for Inferred Entity Instance: ClockDrawing:VGADrawing|lpm_mult:Mult25_rtl_25
 57. Parameter Settings for Inferred Entity Instance: ClockDrawing:VGADrawing|lpm_mult:Mult24_rtl_26
 58. Parameter Settings for Inferred Entity Instance: ClockDrawing:VGADrawing|lpm_mult:Mult26_rtl_27
 59. Parameter Settings for Inferred Entity Instance: ClockDrawing:VGADrawing|lpm_mult:Mult28_rtl_28
 60. Parameter Settings for Inferred Entity Instance: ClockDrawing:VGADrawing|lpm_mult:Mult30_rtl_29
 61. Parameter Settings for Inferred Entity Instance: ClockDrawing:VGADrawing|lpm_mult:Mult32_rtl_30
 62. Parameter Settings for Inferred Entity Instance: ClockDrawing:VGADrawing|lpm_mult:Mult34_rtl_31
 63. Parameter Settings for Inferred Entity Instance: ClockDrawing:VGADrawing|lpm_mult:Mult36_rtl_32
 64. Parameter Settings for Inferred Entity Instance: ClockDrawing:VGADrawing|lpm_mult:Mult38_rtl_33
 65. altsyncram Parameter Settings by Entity Instance
 66. lpm_mult Parameter Settings by Entity Instance
 67. Port Connectivity Checks: "ClockDrawing:VGADrawing|vga_ctrl:vga"
 68. Port Connectivity Checks: "ClockDrawing:VGADrawing|clkgen:clkgen_fuction"
 69. Port Connectivity Checks: "ClockDrawing:VGADrawing"
 70. Port Connectivity Checks: "AlarmRun:Alarm|sound_sample:Sound|Sin_Generator:sin_wave"
 71. Port Connectivity Checks: "AlarmRun:Alarm|sound_sample:Sound|I2S_Audio:myaudio"
 72. Port Connectivity Checks: "AlarmRun:Alarm|sound_sample:Sound|I2C_Audio_Config:myconfig|I2C_Controller:u0"
 73. Port Connectivity Checks: "AlarmRun:Alarm|sound_sample:Sound|I2C_Audio_Config:myconfig"
 74. Port Connectivity Checks: "AlarmRun:Alarm|sound_sample:Sound|clkgen:my_i2c_clk"
 75. Port Connectivity Checks: "KeyTimeGet:GetTime|ps2_keyboard:keyboard"
 76. Post-Synthesis Netlist Statistics for Top Partition
 77. Elapsed Time Per Partition
 78. Analysis & Synthesis Messages
 79. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+---------------------------------+---------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Sun Dec 23 21:27:38 2018       ;
; Quartus Prime Version           ; 17.1.0 Build 590 10/25/2017 SJ Lite Edition ;
; Revision Name                   ; MyClock                                     ;
; Top-level Entity Name           ; MyClock                                     ;
; Family                          ; Cyclone V                                   ;
; Logic utilization (in ALMs)     ; N/A                                         ;
; Total registers                 ; 316                                         ;
; Total pins                      ; 93                                          ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 16,448                                      ;
; Total DSP Blocks                ; 112                                         ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 1                                           ;
; Total DLLs                      ; 0                                           ;
+---------------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSXFC6D6F31C6     ;                    ;
; Top-level entity name                                                           ; MyClock            ; MyClock            ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation      ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processor 3            ;   0.0%      ;
;     Processor 4            ;   0.0%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                         ;
+----------------------------------+-----------------+----------------------------------------+----------------------------------------------------------------------------------------------------------------------+-----------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                              ; File Name with Absolute Path                                                                                         ; Library   ;
+----------------------------------+-----------------+----------------------------------------+----------------------------------------------------------------------------------------------------------------------+-----------+
; picture_rom.v                    ; yes             ; User Wizard-Generated File             ; D:/OneDrive/Experiments_in_Digital_Logical_Circuits/CLOCK/MyClock/picture_rom.v                                      ;           ;
; audio_clk.v                      ; yes             ; User Wizard-Generated File             ; D:/OneDrive/Experiments_in_Digital_Logical_Circuits/CLOCK/MyClock/audio_clk.v                                        ; audio_clk ;
; audio_clk/audio_clk_0002.v       ; yes             ; User Verilog HDL File                  ; D:/OneDrive/Experiments_in_Digital_Logical_Circuits/CLOCK/MyClock/audio_clk/audio_clk_0002.v                         ; audio_clk ;
; MyClock.v                        ; yes             ; User Verilog HDL File                  ; D:/OneDrive/Experiments_in_Digital_Logical_Circuits/CLOCK/MyClock/MyClock.v                                          ;           ;
; FrequencyDivision.v              ; yes             ; User Verilog HDL File                  ; D:/OneDrive/Experiments_in_Digital_Logical_Circuits/CLOCK/MyClock/FrequencyDivision.v                                ;           ;
; HEXShow.v                        ; yes             ; User Verilog HDL File                  ; D:/OneDrive/Experiments_in_Digital_Logical_Circuits/CLOCK/MyClock/HEXShow.v                                          ;           ;
; ClockRun.v                       ; yes             ; User Verilog HDL File                  ; D:/OneDrive/Experiments_in_Digital_Logical_Circuits/CLOCK/MyClock/ClockRun.v                                         ;           ;
; TimeShow.v                       ; yes             ; User Verilog HDL File                  ; D:/OneDrive/Experiments_in_Digital_Logical_Circuits/CLOCK/MyClock/TimeShow.v                                         ;           ;
; ps2_keyboard.v                   ; yes             ; User Verilog HDL File                  ; D:/OneDrive/Experiments_in_Digital_Logical_Circuits/CLOCK/MyClock/ps2_keyboard.v                                     ;           ;
; KeyTimeGet.v                     ; yes             ; User Verilog HDL File                  ; D:/OneDrive/Experiments_in_Digital_Logical_Circuits/CLOCK/MyClock/KeyTimeGet.v                                       ;           ;
; KeyTranslate.v                   ; yes             ; User Verilog HDL File                  ; D:/OneDrive/Experiments_in_Digital_Logical_Circuits/CLOCK/MyClock/KeyTranslate.v                                     ;           ;
; AlarmRun.v                       ; yes             ; User Verilog HDL File                  ; D:/OneDrive/Experiments_in_Digital_Logical_Circuits/CLOCK/MyClock/AlarmRun.v                                         ;           ;
; sound_sample.v                   ; yes             ; User Verilog HDL File                  ; D:/OneDrive/Experiments_in_Digital_Logical_Circuits/CLOCK/MyClock/sound_sample.v                                     ;           ;
; Sin_Generator.v                  ; yes             ; User Verilog HDL File                  ; D:/OneDrive/Experiments_in_Digital_Logical_Circuits/CLOCK/MyClock/Sin_Generator.v                                    ;           ;
; I2C_Audio_Config.v               ; yes             ; User Verilog HDL File                  ; D:/OneDrive/Experiments_in_Digital_Logical_Circuits/CLOCK/MyClock/I2C_Audio_Config.v                                 ;           ;
; I2C_Controller.v                 ; yes             ; User Verilog HDL File                  ; D:/OneDrive/Experiments_in_Digital_Logical_Circuits/CLOCK/MyClock/I2C_Controller.v                                   ;           ;
; clkgen.v                         ; yes             ; User Verilog HDL File                  ; D:/OneDrive/Experiments_in_Digital_Logical_Circuits/CLOCK/MyClock/clkgen.v                                           ;           ;
; I2S_Audio.v                      ; yes             ; User Verilog HDL File                  ; D:/OneDrive/Experiments_in_Digital_Logical_Circuits/CLOCK/MyClock/I2S_Audio.v                                        ;           ;
; ClockDrawing.v                   ; yes             ; User Verilog HDL File                  ; D:/OneDrive/Experiments_in_Digital_Logical_Circuits/CLOCK/MyClock/ClockDrawing.v                                     ;           ;
; vga_ctrl.v                       ; yes             ; User Verilog HDL File                  ; D:/OneDrive/Experiments_in_Digital_Logical_Circuits/CLOCK/MyClock/vga_ctrl.v                                         ;           ;
; ascii.txt                        ; yes             ; Auto-Found File                        ; D:/OneDrive/Experiments_in_Digital_Logical_Circuits/CLOCK/MyClock/ascii.txt                                          ;           ;
; altera_pll.v                     ; yes             ; Megafunction                           ; d:/study/experiments_in_digital_logical_circuits/environment/quartus/libraries/megafunctions/altera_pll.v            ;           ;
; altsyncram.tdf                   ; yes             ; Megafunction                           ; d:/study/experiments_in_digital_logical_circuits/environment/quartus/libraries/megafunctions/altsyncram.tdf          ;           ;
; stratix_ram_block.inc            ; yes             ; Megafunction                           ; d:/study/experiments_in_digital_logical_circuits/environment/quartus/libraries/megafunctions/stratix_ram_block.inc   ;           ;
; lpm_mux.inc                      ; yes             ; Megafunction                           ; d:/study/experiments_in_digital_logical_circuits/environment/quartus/libraries/megafunctions/lpm_mux.inc             ;           ;
; lpm_decode.inc                   ; yes             ; Megafunction                           ; d:/study/experiments_in_digital_logical_circuits/environment/quartus/libraries/megafunctions/lpm_decode.inc          ;           ;
; aglobal171.inc                   ; yes             ; Megafunction                           ; d:/study/experiments_in_digital_logical_circuits/environment/quartus/libraries/megafunctions/aglobal171.inc          ;           ;
; a_rdenreg.inc                    ; yes             ; Megafunction                           ; d:/study/experiments_in_digital_logical_circuits/environment/quartus/libraries/megafunctions/a_rdenreg.inc           ;           ;
; altrom.inc                       ; yes             ; Megafunction                           ; d:/study/experiments_in_digital_logical_circuits/environment/quartus/libraries/megafunctions/altrom.inc              ;           ;
; altram.inc                       ; yes             ; Megafunction                           ; d:/study/experiments_in_digital_logical_circuits/environment/quartus/libraries/megafunctions/altram.inc              ;           ;
; altdpram.inc                     ; yes             ; Megafunction                           ; d:/study/experiments_in_digital_logical_circuits/environment/quartus/libraries/megafunctions/altdpram.inc            ;           ;
; db/altsyncram_jta1.tdf           ; yes             ; Auto-Generated Megafunction            ; D:/OneDrive/Experiments_in_Digital_Logical_Circuits/CLOCK/MyClock/db/altsyncram_jta1.tdf                             ;           ;
; sintable.mif                     ; yes             ; Auto-Found Memory Initialization File  ; D:/OneDrive/Experiments_in_Digital_Logical_Circuits/CLOCK/MyClock/sintable.mif                                       ;           ;
; db/altsyncram_lsj1.tdf           ; yes             ; Auto-Generated Megafunction            ; D:/OneDrive/Experiments_in_Digital_Logical_Circuits/CLOCK/MyClock/db/altsyncram_lsj1.tdf                             ;           ;
; lpm_divide.tdf                   ; yes             ; Megafunction                           ; d:/study/experiments_in_digital_logical_circuits/environment/quartus/libraries/megafunctions/lpm_divide.tdf          ;           ;
; abs_divider.inc                  ; yes             ; Megafunction                           ; d:/study/experiments_in_digital_logical_circuits/environment/quartus/libraries/megafunctions/abs_divider.inc         ;           ;
; sign_div_unsign.inc              ; yes             ; Megafunction                           ; d:/study/experiments_in_digital_logical_circuits/environment/quartus/libraries/megafunctions/sign_div_unsign.inc     ;           ;
; db/lpm_divide_62m.tdf            ; yes             ; Auto-Generated Megafunction            ; D:/OneDrive/Experiments_in_Digital_Logical_Circuits/CLOCK/MyClock/db/lpm_divide_62m.tdf                              ;           ;
; db/sign_div_unsign_9kh.tdf       ; yes             ; Auto-Generated Megafunction            ; D:/OneDrive/Experiments_in_Digital_Logical_Circuits/CLOCK/MyClock/db/sign_div_unsign_9kh.tdf                         ;           ;
; db/alt_u_div_ose.tdf             ; yes             ; Auto-Generated Megafunction            ; D:/OneDrive/Experiments_in_Digital_Logical_Circuits/CLOCK/MyClock/db/alt_u_div_ose.tdf                               ;           ;
; lpm_mult.tdf                     ; yes             ; Megafunction                           ; d:/study/experiments_in_digital_logical_circuits/environment/quartus/libraries/megafunctions/lpm_mult.tdf            ;           ;
; lpm_add_sub.inc                  ; yes             ; Megafunction                           ; d:/study/experiments_in_digital_logical_circuits/environment/quartus/libraries/megafunctions/lpm_add_sub.inc         ;           ;
; multcore.inc                     ; yes             ; Megafunction                           ; d:/study/experiments_in_digital_logical_circuits/environment/quartus/libraries/megafunctions/multcore.inc            ;           ;
; bypassff.inc                     ; yes             ; Megafunction                           ; d:/study/experiments_in_digital_logical_circuits/environment/quartus/libraries/megafunctions/bypassff.inc            ;           ;
; altshift.inc                     ; yes             ; Megafunction                           ; d:/study/experiments_in_digital_logical_circuits/environment/quartus/libraries/megafunctions/altshift.inc            ;           ;
; multcore.tdf                     ; yes             ; Megafunction                           ; d:/study/experiments_in_digital_logical_circuits/environment/quartus/libraries/megafunctions/multcore.tdf            ;           ;
; csa_add.inc                      ; yes             ; Megafunction                           ; d:/study/experiments_in_digital_logical_circuits/environment/quartus/libraries/megafunctions/csa_add.inc             ;           ;
; mpar_add.inc                     ; yes             ; Megafunction                           ; d:/study/experiments_in_digital_logical_circuits/environment/quartus/libraries/megafunctions/mpar_add.inc            ;           ;
; muleabz.inc                      ; yes             ; Megafunction                           ; d:/study/experiments_in_digital_logical_circuits/environment/quartus/libraries/megafunctions/muleabz.inc             ;           ;
; mul_lfrg.inc                     ; yes             ; Megafunction                           ; d:/study/experiments_in_digital_logical_circuits/environment/quartus/libraries/megafunctions/mul_lfrg.inc            ;           ;
; mul_boothc.inc                   ; yes             ; Megafunction                           ; d:/study/experiments_in_digital_logical_circuits/environment/quartus/libraries/megafunctions/mul_boothc.inc          ;           ;
; alt_ded_mult.inc                 ; yes             ; Megafunction                           ; d:/study/experiments_in_digital_logical_circuits/environment/quartus/libraries/megafunctions/alt_ded_mult.inc        ;           ;
; alt_ded_mult_y.inc               ; yes             ; Megafunction                           ; d:/study/experiments_in_digital_logical_circuits/environment/quartus/libraries/megafunctions/alt_ded_mult_y.inc      ;           ;
; dffpipe.inc                      ; yes             ; Megafunction                           ; d:/study/experiments_in_digital_logical_circuits/environment/quartus/libraries/megafunctions/dffpipe.inc             ;           ;
; lpm_add_sub.tdf                  ; yes             ; Megafunction                           ; d:/study/experiments_in_digital_logical_circuits/environment/quartus/libraries/megafunctions/lpm_add_sub.tdf         ;           ;
; addcore.inc                      ; yes             ; Megafunction                           ; d:/study/experiments_in_digital_logical_circuits/environment/quartus/libraries/megafunctions/addcore.inc             ;           ;
; look_add.inc                     ; yes             ; Megafunction                           ; d:/study/experiments_in_digital_logical_circuits/environment/quartus/libraries/megafunctions/look_add.inc            ;           ;
; alt_stratix_add_sub.inc          ; yes             ; Megafunction                           ; d:/study/experiments_in_digital_logical_circuits/environment/quartus/libraries/megafunctions/alt_stratix_add_sub.inc ;           ;
; db/add_sub_iug.tdf               ; yes             ; Auto-Generated Megafunction            ; D:/OneDrive/Experiments_in_Digital_Logical_Circuits/CLOCK/MyClock/db/add_sub_iug.tdf                                 ;           ;
; altshift.tdf                     ; yes             ; Megafunction                           ; d:/study/experiments_in_digital_logical_circuits/environment/quartus/libraries/megafunctions/altshift.tdf            ;           ;
; db/add_sub_42h.tdf               ; yes             ; Auto-Generated Megafunction            ; D:/OneDrive/Experiments_in_Digital_Logical_Circuits/CLOCK/MyClock/db/add_sub_42h.tdf                                 ;           ;
+----------------------------------+-----------------+----------------------------------------+----------------------------------------------------------------------------------------------------------------------+-----------+


+------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                  ;
+---------------------------------------------+--------------------------------+
; Resource                                    ; Usage                          ;
+---------------------------------------------+--------------------------------+
; Estimate of Logic utilization (ALMs needed) ; 2364                           ;
;                                             ;                                ;
; Combinational ALUT usage for logic          ; 4352                           ;
;     -- 7 input functions                    ; 9                              ;
;     -- 6 input functions                    ; 361                            ;
;     -- 5 input functions                    ; 178                            ;
;     -- 4 input functions                    ; 192                            ;
;     -- <=3 input functions                  ; 3612                           ;
;                                             ;                                ;
; Dedicated logic registers                   ; 316                            ;
;                                             ;                                ;
; I/O pins                                    ; 93                             ;
; Total MLAB memory bits                      ; 0                              ;
; Total block memory bits                     ; 16448                          ;
;                                             ;                                ;
; Total DSP Blocks                            ; 112                            ;
;                                             ;                                ;
; Total PLLs                                  ; 1                              ;
;     -- PLLs                                 ; 1                              ;
;                                             ;                                ;
; Maximum fan-out node                        ; ClockDrawing:VGADrawing|Add2~1 ;
; Maximum fan-out                             ; 223                            ;
; Total fan-out                               ; 16482                          ;
; Average fan-out                             ; 3.30                           ;
+---------------------------------------------+--------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                 ;
+---------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+--------------+
; Compilation Hierarchy Node                        ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                               ; Entity Name         ; Library Name ;
+---------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+--------------+
; |MyClock                                          ; 4352 (0)            ; 316 (0)                   ; 16448             ; 112        ; 93   ; 0            ; |MyClock                                                                                                                                          ; MyClock             ; work         ;
;    |AlarmRun:Alarm|                               ; 145 (11)            ; 134 (22)                  ; 16384             ; 0          ; 0    ; 0            ; |MyClock|AlarmRun:Alarm                                                                                                                           ; AlarmRun            ; work         ;
;       |sound_sample:Sound|                        ; 134 (10)            ; 112 (10)                  ; 16384             ; 0          ; 0    ; 0            ; |MyClock|AlarmRun:Alarm|sound_sample:Sound                                                                                                        ; sound_sample        ; work         ;
;          |I2C_Audio_Config:myconfig|              ; 41 (19)             ; 36 (18)                   ; 0                 ; 0          ; 0    ; 0            ; |MyClock|AlarmRun:Alarm|sound_sample:Sound|I2C_Audio_Config:myconfig                                                                              ; I2C_Audio_Config    ; work         ;
;             |I2C_Controller:u0|                   ; 22 (22)             ; 18 (18)                   ; 0                 ; 0          ; 0    ; 0            ; |MyClock|AlarmRun:Alarm|sound_sample:Sound|I2C_Audio_Config:myconfig|I2C_Controller:u0                                                            ; I2C_Controller      ; work         ;
;          |I2S_Audio:myaudio|                      ; 27 (27)             ; 18 (18)                   ; 0                 ; 0          ; 0    ; 0            ; |MyClock|AlarmRun:Alarm|sound_sample:Sound|I2S_Audio:myaudio                                                                                      ; I2S_Audio           ; work         ;
;          |Sin_Generator:sin_wave|                 ; 15 (15)             ; 15 (15)                   ; 16384             ; 0          ; 0    ; 0            ; |MyClock|AlarmRun:Alarm|sound_sample:Sound|Sin_Generator:sin_wave                                                                                 ; Sin_Generator       ; work         ;
;             |altsyncram:sintable_rtl_0|           ; 0 (0)               ; 0 (0)                     ; 16384             ; 0          ; 0    ; 0            ; |MyClock|AlarmRun:Alarm|sound_sample:Sound|Sin_Generator:sin_wave|altsyncram:sintable_rtl_0                                                       ; altsyncram          ; work         ;
;                |altsyncram_jta1:auto_generated|   ; 0 (0)               ; 0 (0)                     ; 16384             ; 0          ; 0    ; 0            ; |MyClock|AlarmRun:Alarm|sound_sample:Sound|Sin_Generator:sin_wave|altsyncram:sintable_rtl_0|altsyncram_jta1:auto_generated                        ; altsyncram_jta1     ; work         ;
;          |audio_clk:u1|                           ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MyClock|AlarmRun:Alarm|sound_sample:Sound|audio_clk:u1                                                                                           ; audio_clk           ; audio_clk    ;
;             |audio_clk_0002:audio_clk_inst|       ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MyClock|AlarmRun:Alarm|sound_sample:Sound|audio_clk:u1|audio_clk_0002:audio_clk_inst                                                             ; audio_clk_0002      ; audio_clk    ;
;                |altera_pll:altera_pll_i|          ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MyClock|AlarmRun:Alarm|sound_sample:Sound|audio_clk:u1|audio_clk_0002:audio_clk_inst|altera_pll:altera_pll_i                                     ; altera_pll          ; work         ;
;          |clkgen:my_i2c_clk|                      ; 41 (41)             ; 33 (33)                   ; 0                 ; 0          ; 0    ; 0            ; |MyClock|AlarmRun:Alarm|sound_sample:Sound|clkgen:my_i2c_clk                                                                                      ; clkgen              ; work         ;
;    |ClockDrawing:VGADrawing|                      ; 3772 (3644)         ; 53 (0)                    ; 0                 ; 112        ; 0    ; 0            ; |MyClock|ClockDrawing:VGADrawing                                                                                                                  ; ClockDrawing        ; work         ;
;       |clkgen:clkgen_fuction|                     ; 43 (43)             ; 33 (33)                   ; 0                 ; 0          ; 0    ; 0            ; |MyClock|ClockDrawing:VGADrawing|clkgen:clkgen_fuction                                                                                            ; clkgen              ; work         ;
;       |lpm_mult:Mult25_rtl_25|                    ; 13 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MyClock|ClockDrawing:VGADrawing|lpm_mult:Mult25_rtl_25                                                                                           ; lpm_mult            ; work         ;
;          |multcore:mult_core|                     ; 13 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MyClock|ClockDrawing:VGADrawing|lpm_mult:Mult25_rtl_25|multcore:mult_core                                                                        ; multcore            ; work         ;
;             |lpm_add_sub:adder|                   ; 13 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MyClock|ClockDrawing:VGADrawing|lpm_mult:Mult25_rtl_25|multcore:mult_core|lpm_add_sub:adder                                                      ; lpm_add_sub         ; work         ;
;                |add_sub_iug:auto_generated|       ; 13 (13)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MyClock|ClockDrawing:VGADrawing|lpm_mult:Mult25_rtl_25|multcore:mult_core|lpm_add_sub:adder|add_sub_iug:auto_generated                           ; add_sub_iug         ; work         ;
;       |lpm_mult:Mult5_rtl_0|                      ; 13 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MyClock|ClockDrawing:VGADrawing|lpm_mult:Mult5_rtl_0                                                                                             ; lpm_mult            ; work         ;
;          |multcore:mult_core|                     ; 13 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MyClock|ClockDrawing:VGADrawing|lpm_mult:Mult5_rtl_0|multcore:mult_core                                                                          ; multcore            ; work         ;
;             |lpm_add_sub:adder|                   ; 13 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MyClock|ClockDrawing:VGADrawing|lpm_mult:Mult5_rtl_0|multcore:mult_core|lpm_add_sub:adder                                                        ; lpm_add_sub         ; work         ;
;                |add_sub_iug:auto_generated|       ; 13 (13)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MyClock|ClockDrawing:VGADrawing|lpm_mult:Mult5_rtl_0|multcore:mult_core|lpm_add_sub:adder|add_sub_iug:auto_generated                             ; add_sub_iug         ; work         ;
;       |vga_ctrl:vga|                              ; 59 (59)             ; 20 (20)                   ; 0                 ; 0          ; 0    ; 0            ; |MyClock|ClockDrawing:VGADrawing|vga_ctrl:vga                                                                                                     ; vga_ctrl            ; work         ;
;    |ClockRun:MainClock|                           ; 66 (66)             ; 18 (18)                   ; 0                 ; 0          ; 0    ; 0            ; |MyClock|ClockRun:MainClock                                                                                                                       ; ClockRun            ; work         ;
;    |FrequencyDivision:change_clk50_to_one_second| ; 41 (41)             ; 33 (33)                   ; 0                 ; 0          ; 0    ; 0            ; |MyClock|FrequencyDivision:change_clk50_to_one_second                                                                                             ; FrequencyDivision   ; work         ;
;    |KeyTimeGet:GetTime|                           ; 145 (54)            ; 78 (23)                   ; 64                ; 0          ; 0    ; 0            ; |MyClock|KeyTimeGet:GetTime                                                                                                                       ; KeyTimeGet          ; work         ;
;       |KeyTranslate:GetASCII|                     ; 45 (45)             ; 16 (16)                   ; 0                 ; 0          ; 0    ; 0            ; |MyClock|KeyTimeGet:GetTime|KeyTranslate:GetASCII                                                                                                 ; KeyTranslate        ; work         ;
;       |ps2_keyboard:keyboard|                     ; 46 (46)             ; 39 (39)                   ; 64                ; 0          ; 0    ; 0            ; |MyClock|KeyTimeGet:GetTime|ps2_keyboard:keyboard                                                                                                 ; ps2_keyboard        ; work         ;
;          |altsyncram:fifo_rtl_0|                  ; 0 (0)               ; 0 (0)                     ; 64                ; 0          ; 0    ; 0            ; |MyClock|KeyTimeGet:GetTime|ps2_keyboard:keyboard|altsyncram:fifo_rtl_0                                                                           ; altsyncram          ; work         ;
;             |altsyncram_lsj1:auto_generated|      ; 0 (0)               ; 0 (0)                     ; 64                ; 0          ; 0    ; 0            ; |MyClock|KeyTimeGet:GetTime|ps2_keyboard:keyboard|altsyncram:fifo_rtl_0|altsyncram_lsj1:auto_generated                                            ; altsyncram_lsj1     ; work         ;
;    |TimeShow:HEXShowTime|                         ; 183 (15)            ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MyClock|TimeShow:HEXShowTime                                                                                                                     ; TimeShow            ; work         ;
;       |HEXShow:hour_show|                         ; 56 (24)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MyClock|TimeShow:HEXShowTime|HEXShow:hour_show                                                                                                   ; HEXShow             ; work         ;
;          |lpm_divide:Mod0|                        ; 32 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MyClock|TimeShow:HEXShowTime|HEXShow:hour_show|lpm_divide:Mod0                                                                                   ; lpm_divide          ; work         ;
;             |lpm_divide_62m:auto_generated|       ; 32 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MyClock|TimeShow:HEXShowTime|HEXShow:hour_show|lpm_divide:Mod0|lpm_divide_62m:auto_generated                                                     ; lpm_divide_62m      ; work         ;
;                |sign_div_unsign_9kh:divider|      ; 32 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MyClock|TimeShow:HEXShowTime|HEXShow:hour_show|lpm_divide:Mod0|lpm_divide_62m:auto_generated|sign_div_unsign_9kh:divider                         ; sign_div_unsign_9kh ; work         ;
;                   |alt_u_div_ose:divider|         ; 32 (32)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MyClock|TimeShow:HEXShowTime|HEXShow:hour_show|lpm_divide:Mod0|lpm_divide_62m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_ose:divider   ; alt_u_div_ose       ; work         ;
;       |HEXShow:minute_show|                       ; 56 (24)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MyClock|TimeShow:HEXShowTime|HEXShow:minute_show                                                                                                 ; HEXShow             ; work         ;
;          |lpm_divide:Mod0|                        ; 32 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MyClock|TimeShow:HEXShowTime|HEXShow:minute_show|lpm_divide:Mod0                                                                                 ; lpm_divide          ; work         ;
;             |lpm_divide_62m:auto_generated|       ; 32 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MyClock|TimeShow:HEXShowTime|HEXShow:minute_show|lpm_divide:Mod0|lpm_divide_62m:auto_generated                                                   ; lpm_divide_62m      ; work         ;
;                |sign_div_unsign_9kh:divider|      ; 32 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MyClock|TimeShow:HEXShowTime|HEXShow:minute_show|lpm_divide:Mod0|lpm_divide_62m:auto_generated|sign_div_unsign_9kh:divider                       ; sign_div_unsign_9kh ; work         ;
;                   |alt_u_div_ose:divider|         ; 32 (32)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MyClock|TimeShow:HEXShowTime|HEXShow:minute_show|lpm_divide:Mod0|lpm_divide_62m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_ose:divider ; alt_u_div_ose       ; work         ;
;       |HEXShow:second_show|                       ; 56 (24)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MyClock|TimeShow:HEXShowTime|HEXShow:second_show                                                                                                 ; HEXShow             ; work         ;
;          |lpm_divide:Mod0|                        ; 32 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MyClock|TimeShow:HEXShowTime|HEXShow:second_show|lpm_divide:Mod0                                                                                 ; lpm_divide          ; work         ;
;             |lpm_divide_62m:auto_generated|       ; 32 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MyClock|TimeShow:HEXShowTime|HEXShow:second_show|lpm_divide:Mod0|lpm_divide_62m:auto_generated                                                   ; lpm_divide_62m      ; work         ;
;                |sign_div_unsign_9kh:divider|      ; 32 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MyClock|TimeShow:HEXShowTime|HEXShow:second_show|lpm_divide:Mod0|lpm_divide_62m:auto_generated|sign_div_unsign_9kh:divider                       ; sign_div_unsign_9kh ; work         ;
;                   |alt_u_div_ose:divider|         ; 32 (32)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MyClock|TimeShow:HEXShowTime|HEXShow:second_show|lpm_divide:Mod0|lpm_divide_62m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_ose:divider ; alt_u_div_ose       ; work         ;
+---------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                          ;
+------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+--------------+
; Name                                                                                                                         ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF          ;
+------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+--------------+
; AlarmRun:Alarm|sound_sample:Sound|Sin_Generator:sin_wave|altsyncram:sintable_rtl_0|altsyncram_jta1:auto_generated|ALTSYNCRAM ; AUTO ; ROM              ; 1024         ; 16           ; --           ; --           ; 16384 ; sintable.mif ;
; KeyTimeGet:GetTime|ps2_keyboard:keyboard|altsyncram:fifo_rtl_0|altsyncram_lsj1:auto_generated|ALTSYNCRAM                     ; AUTO ; Simple Dual Port ; 8            ; 8            ; 8            ; 8            ; 64    ; None         ;
+------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+--------------+


+--------------------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary           ;
+------------------------------------------+-------------+
; Statistic                                ; Number Used ;
+------------------------------------------+-------------+
; Independent 27x27                        ; 112         ;
; Total number of DSP blocks               ; 112         ;
;                                          ;             ;
; Fixed Point Signed Multiplier            ; 18          ;
; Fixed Point Unsigned Multiplier          ; 42          ;
; Fixed Point Mixed Sign Multiplier        ; 52          ;
; Fixed Point Dedicated Output Adder Chain ; 10          ;
+------------------------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                     ;
+--------+--------------+---------+--------------+--------------+---------------------------------------------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                         ; IP Include File ;
+--------+--------------+---------+--------------+--------------+---------------------------------------------------------+-----------------+
; Altera ; altera_pll   ; 17.1    ; N/A          ; N/A          ; |MyClock|AlarmRun:Alarm|sound_sample:Sound|audio_clk:u1 ; audio_clk.v     ;
+--------+--------------+---------+--------------+--------------+---------------------------------------------------------+-----------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------+
; State Machine - |MyClock|AlarmRun:Alarm|sound_sample:Sound|I2C_Audio_Config:myconfig|mi2c_state ;
+---------------+---------------+---------------+---------------+---------------------------------+
; Name          ; mi2c_state.11 ; mi2c_state.10 ; mi2c_state.01 ; mi2c_state.00                   ;
+---------------+---------------+---------------+---------------+---------------------------------+
; mi2c_state.00 ; 0             ; 0             ; 0             ; 0                               ;
; mi2c_state.01 ; 0             ; 0             ; 1             ; 1                               ;
; mi2c_state.10 ; 0             ; 1             ; 0             ; 1                               ;
; mi2c_state.11 ; 1             ; 0             ; 0             ; 1                               ;
+---------------+---------------+---------------+---------------+---------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                             ;
+---------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+
; Register name                                                                               ; Reason for Removal                                                                               ;
+---------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+
; AlarmRun:Alarm|sound_sample:Sound|freq[0,11..15]                                            ; Stuck at GND due to stuck port data_in                                                           ;
; AlarmRun:Alarm|sound_sample:Sound|I2C_Audio_Config:myconfig|mi2c_data[22,23]                ; Stuck at GND due to stuck port data_in                                                           ;
; AlarmRun:Alarm|sound_sample:Sound|I2C_Audio_Config:myconfig|mi2c_data[20,21]                ; Stuck at VCC due to stuck port data_in                                                           ;
; AlarmRun:Alarm|sound_sample:Sound|I2C_Audio_Config:myconfig|mi2c_data[19]                   ; Stuck at GND due to stuck port data_in                                                           ;
; AlarmRun:Alarm|sound_sample:Sound|I2C_Audio_Config:myconfig|mi2c_data[18]                   ; Stuck at VCC due to stuck port data_in                                                           ;
; AlarmRun:Alarm|sound_sample:Sound|I2C_Audio_Config:myconfig|mi2c_data[16,17]                ; Stuck at GND due to stuck port data_in                                                           ;
; AlarmRun:Alarm|sound_sample:Sound|I2C_Audio_Config:myconfig|I2C_Controller:u0|SD[22,23]     ; Stuck at GND due to stuck port data_in                                                           ;
; AlarmRun:Alarm|sound_sample:Sound|I2C_Audio_Config:myconfig|I2C_Controller:u0|SD[20,21]     ; Stuck at VCC due to stuck port data_in                                                           ;
; AlarmRun:Alarm|sound_sample:Sound|I2C_Audio_Config:myconfig|I2C_Controller:u0|SD[19]        ; Stuck at GND due to stuck port data_in                                                           ;
; AlarmRun:Alarm|sound_sample:Sound|I2C_Audio_Config:myconfig|I2C_Controller:u0|SD[18]        ; Stuck at VCC due to stuck port data_in                                                           ;
; AlarmRun:Alarm|sound_sample:Sound|I2C_Audio_Config:myconfig|I2C_Controller:u0|SD[16,17]     ; Stuck at GND due to stuck port data_in                                                           ;
; AlarmRun:Alarm|sound_sample:Sound|Sin_Generator:sin_wave|freq_counter[0]                    ; Stuck at GND due to stuck port data_in                                                           ;
; AlarmRun:Alarm|sound_sample:Sound|I2C_Audio_Config:myconfig|mi2c_data[7,8,13,14]            ; Merged with AlarmRun:Alarm|sound_sample:Sound|I2C_Audio_Config:myconfig|mi2c_data[15]            ;
; AlarmRun:Alarm|sound_sample:Sound|I2C_Audio_Config:myconfig|mi2c_data[3,5]                  ; Merged with AlarmRun:Alarm|sound_sample:Sound|I2C_Audio_Config:myconfig|mi2c_data[6]             ;
; AlarmRun:Alarm|sound_sample:Sound|I2C_Audio_Config:myconfig|I2C_Controller:u0|SD[7,8,13,14] ; Merged with AlarmRun:Alarm|sound_sample:Sound|I2C_Audio_Config:myconfig|I2C_Controller:u0|SD[15] ;
; AlarmRun:Alarm|sound_sample:Sound|I2C_Audio_Config:myconfig|I2C_Controller:u0|SD[3,5]       ; Merged with AlarmRun:Alarm|sound_sample:Sound|I2C_Audio_Config:myconfig|I2C_Controller:u0|SD[6]  ;
; KeyTimeGet:GetTime|KeyTranslate:GetASCII|ASCII[7]                                           ; Stuck at GND due to stuck port data_in                                                           ;
; AlarmRun:Alarm|sound_sample:Sound|I2C_Audio_Config:myconfig|mi2c_data[15]                   ; Stuck at GND due to stuck port data_in                                                           ;
; AlarmRun:Alarm|sound_sample:Sound|I2C_Audio_Config:myconfig|I2C_Controller:u0|SD[15]        ; Stuck at GND due to stuck port data_in                                                           ;
; AlarmRun:Alarm|sound_sample:Sound|I2C_Audio_Config:myconfig|mi2c_state~8                    ; Lost fanout                                                                                      ;
; AlarmRun:Alarm|sound_sample:Sound|I2C_Audio_Config:myconfig|mi2c_state~9                    ; Lost fanout                                                                                      ;
; Total Number of Removed Registers = 40                                                      ;                                                                                                  ;
+---------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                  ;
+---------------------------------------------------------------------------+---------------------------+--------------------------------------------------------------------------------------+
; Register name                                                             ; Reason for Removal        ; Registers Removed due to This Register                                               ;
+---------------------------------------------------------------------------+---------------------------+--------------------------------------------------------------------------------------+
; AlarmRun:Alarm|sound_sample:Sound|I2C_Audio_Config:myconfig|mi2c_data[23] ; Stuck at GND              ; AlarmRun:Alarm|sound_sample:Sound|I2C_Audio_Config:myconfig|I2C_Controller:u0|SD[23] ;
;                                                                           ; due to stuck port data_in ;                                                                                      ;
; AlarmRun:Alarm|sound_sample:Sound|I2C_Audio_Config:myconfig|mi2c_data[22] ; Stuck at GND              ; AlarmRun:Alarm|sound_sample:Sound|I2C_Audio_Config:myconfig|I2C_Controller:u0|SD[22] ;
;                                                                           ; due to stuck port data_in ;                                                                                      ;
; AlarmRun:Alarm|sound_sample:Sound|I2C_Audio_Config:myconfig|mi2c_data[21] ; Stuck at VCC              ; AlarmRun:Alarm|sound_sample:Sound|I2C_Audio_Config:myconfig|I2C_Controller:u0|SD[21] ;
;                                                                           ; due to stuck port data_in ;                                                                                      ;
; AlarmRun:Alarm|sound_sample:Sound|I2C_Audio_Config:myconfig|mi2c_data[20] ; Stuck at VCC              ; AlarmRun:Alarm|sound_sample:Sound|I2C_Audio_Config:myconfig|I2C_Controller:u0|SD[20] ;
;                                                                           ; due to stuck port data_in ;                                                                                      ;
; AlarmRun:Alarm|sound_sample:Sound|I2C_Audio_Config:myconfig|mi2c_data[19] ; Stuck at GND              ; AlarmRun:Alarm|sound_sample:Sound|I2C_Audio_Config:myconfig|I2C_Controller:u0|SD[19] ;
;                                                                           ; due to stuck port data_in ;                                                                                      ;
; AlarmRun:Alarm|sound_sample:Sound|I2C_Audio_Config:myconfig|mi2c_data[18] ; Stuck at VCC              ; AlarmRun:Alarm|sound_sample:Sound|I2C_Audio_Config:myconfig|I2C_Controller:u0|SD[18] ;
;                                                                           ; due to stuck port data_in ;                                                                                      ;
; AlarmRun:Alarm|sound_sample:Sound|I2C_Audio_Config:myconfig|mi2c_data[17] ; Stuck at GND              ; AlarmRun:Alarm|sound_sample:Sound|I2C_Audio_Config:myconfig|I2C_Controller:u0|SD[17] ;
;                                                                           ; due to stuck port data_in ;                                                                                      ;
; AlarmRun:Alarm|sound_sample:Sound|I2C_Audio_Config:myconfig|mi2c_data[16] ; Stuck at GND              ; AlarmRun:Alarm|sound_sample:Sound|I2C_Audio_Config:myconfig|I2C_Controller:u0|SD[16] ;
;                                                                           ; due to stuck port data_in ;                                                                                      ;
; AlarmRun:Alarm|sound_sample:Sound|I2C_Audio_Config:myconfig|mi2c_data[15] ; Stuck at GND              ; AlarmRun:Alarm|sound_sample:Sound|I2C_Audio_Config:myconfig|I2C_Controller:u0|SD[15] ;
;                                                                           ; due to stuck port data_in ;                                                                                      ;
+---------------------------------------------------------------------------+---------------------------+--------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 316   ;
; Number of registers using Synchronous Clear  ; 136   ;
; Number of registers using Synchronous Load   ; 15    ;
; Number of registers using Asynchronous Clear ; 18    ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 139   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-----------------------------------------------------------------+
; Inverted Register Statistics                                    ;
+-------------------------------------------------------+---------+
; Inverted Register                                     ; Fan out ;
+-------------------------------------------------------+---------+
; KeyTimeGet:GetTime|KeyTranslate:GetASCII|last_data[4] ; 1       ;
; KeyTimeGet:GetTime|KeyTranslate:GetASCII|last_data[5] ; 1       ;
; KeyTimeGet:GetTime|KeyTranslate:GetASCII|last_data[6] ; 1       ;
; KeyTimeGet:GetTime|KeyTranslate:GetASCII|last_data[7] ; 1       ;
; Total number of inverted registers = 4                ;         ;
+-------------------------------------------------------+---------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                                                                                                             ;
+-------------------------------------------------------------------------+-------------------------------------------------------------------------+------+
; Register Name                                                           ; Megafunction                                                            ; Type ;
+-------------------------------------------------------------------------+-------------------------------------------------------------------------+------+
; AlarmRun:Alarm|sound_sample:Sound|Sin_Generator:sin_wave|dataout[0..15] ; AlarmRun:Alarm|sound_sample:Sound|Sin_Generator:sin_wave|sintable_rtl_0 ; RAM  ;
+-------------------------------------------------------------------------+-------------------------------------------------------------------------+------+


+----------------------------------------------------------------------------------------------------------------------+
; Registers Added for RAM Pass-Through Logic                                                                           ;
+----------------------------------------------------------------+-----------------------------------------------------+
; Register Name                                                  ; RAM Name                                            ;
+----------------------------------------------------------------+-----------------------------------------------------+
; KeyTimeGet:GetTime|ps2_keyboard:keyboard|fifo_rtl_0_bypass[0]  ; KeyTimeGet:GetTime|ps2_keyboard:keyboard|fifo_rtl_0 ;
; KeyTimeGet:GetTime|ps2_keyboard:keyboard|fifo_rtl_0_bypass[1]  ; KeyTimeGet:GetTime|ps2_keyboard:keyboard|fifo_rtl_0 ;
; KeyTimeGet:GetTime|ps2_keyboard:keyboard|fifo_rtl_0_bypass[2]  ; KeyTimeGet:GetTime|ps2_keyboard:keyboard|fifo_rtl_0 ;
; KeyTimeGet:GetTime|ps2_keyboard:keyboard|fifo_rtl_0_bypass[3]  ; KeyTimeGet:GetTime|ps2_keyboard:keyboard|fifo_rtl_0 ;
; KeyTimeGet:GetTime|ps2_keyboard:keyboard|fifo_rtl_0_bypass[4]  ; KeyTimeGet:GetTime|ps2_keyboard:keyboard|fifo_rtl_0 ;
; KeyTimeGet:GetTime|ps2_keyboard:keyboard|fifo_rtl_0_bypass[5]  ; KeyTimeGet:GetTime|ps2_keyboard:keyboard|fifo_rtl_0 ;
; KeyTimeGet:GetTime|ps2_keyboard:keyboard|fifo_rtl_0_bypass[6]  ; KeyTimeGet:GetTime|ps2_keyboard:keyboard|fifo_rtl_0 ;
; KeyTimeGet:GetTime|ps2_keyboard:keyboard|fifo_rtl_0_bypass[7]  ; KeyTimeGet:GetTime|ps2_keyboard:keyboard|fifo_rtl_0 ;
; KeyTimeGet:GetTime|ps2_keyboard:keyboard|fifo_rtl_0_bypass[8]  ; KeyTimeGet:GetTime|ps2_keyboard:keyboard|fifo_rtl_0 ;
; KeyTimeGet:GetTime|ps2_keyboard:keyboard|fifo_rtl_0_bypass[9]  ; KeyTimeGet:GetTime|ps2_keyboard:keyboard|fifo_rtl_0 ;
; KeyTimeGet:GetTime|ps2_keyboard:keyboard|fifo_rtl_0_bypass[10] ; KeyTimeGet:GetTime|ps2_keyboard:keyboard|fifo_rtl_0 ;
; KeyTimeGet:GetTime|ps2_keyboard:keyboard|fifo_rtl_0_bypass[11] ; KeyTimeGet:GetTime|ps2_keyboard:keyboard|fifo_rtl_0 ;
; KeyTimeGet:GetTime|ps2_keyboard:keyboard|fifo_rtl_0_bypass[12] ; KeyTimeGet:GetTime|ps2_keyboard:keyboard|fifo_rtl_0 ;
; KeyTimeGet:GetTime|ps2_keyboard:keyboard|fifo_rtl_0_bypass[13] ; KeyTimeGet:GetTime|ps2_keyboard:keyboard|fifo_rtl_0 ;
; KeyTimeGet:GetTime|ps2_keyboard:keyboard|fifo_rtl_0_bypass[14] ; KeyTimeGet:GetTime|ps2_keyboard:keyboard|fifo_rtl_0 ;
+----------------------------------------------------------------+-----------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                     ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                           ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------------------+
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |MyClock|AlarmRun:Alarm|sound_sample:Sound|I2C_Audio_Config:myconfig|I2C_Controller:u0|SD_COUNTER[0] ;
; 3:1                ; 9 bits    ; 18 LEs        ; 0 LEs                ; 18 LEs                 ; Yes        ; |MyClock|ClockDrawing:VGADrawing|vga_ctrl:vga|y_cnt[8]                                               ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |MyClock|FrequencyDivision:change_clk50_to_one_second|count[1]                                       ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |MyClock|AlarmRun:Alarm|count[2]                                                                     ;
; 10:1               ; 3 bits    ; 18 LEs        ; 18 LEs               ; 0 LEs                  ; Yes        ; |MyClock|KeyTimeGet:GetTime|location[0]                                                              ;
; 10:1               ; 5 bits    ; 30 LEs        ; 10 LEs               ; 20 LEs                 ; Yes        ; |MyClock|KeyTimeGet:GetTime|second[2]                                                                ;
; 10:1               ; 5 bits    ; 30 LEs        ; 10 LEs               ; 20 LEs                 ; Yes        ; |MyClock|KeyTimeGet:GetTime|minute[5]                                                                ;
; 10:1               ; 5 bits    ; 30 LEs        ; 10 LEs               ; 20 LEs                 ; Yes        ; |MyClock|KeyTimeGet:GetTime|hour[4]                                                                  ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |MyClock|ClockRun:MainClock|minute[2]                                                                ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |MyClock|ClockRun:MainClock|hour[5]                                                                  ;
; 6:1                ; 2 bits    ; 8 LEs         ; 6 LEs                ; 2 LEs                  ; No         ; |MyClock|AlarmRun:Alarm|sound_sample:Sound|I2C_Audio_Config:myconfig|Selector0                       ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for AlarmRun:Alarm|sound_sample:Sound|Sin_Generator:sin_wave|altsyncram:sintable_rtl_0|altsyncram_jta1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                         ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                          ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Source assignments for KeyTimeGet:GetTime|ps2_keyboard:keyboard|altsyncram:fifo_rtl_0|altsyncram_lsj1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                     ;
+---------------------------------+--------------------+------+--------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                      ;
+---------------------------------+--------------------+------+--------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: AlarmRun:Alarm|sound_sample:Sound|audio_clk:u1|audio_clk_0002:audio_clk_inst|altera_pll:altera_pll_i ;
+--------------------------------------+------------------------+-----------------------------------------------------------------------------------+
; Parameter Name                       ; Value                  ; Type                                                                              ;
+--------------------------------------+------------------------+-----------------------------------------------------------------------------------+
; reference_clock_frequency            ; 50.0 MHz               ; String                                                                            ;
; fractional_vco_multiplier            ; true                   ; String                                                                            ;
; pll_type                             ; General                ; String                                                                            ;
; pll_subtype                          ; General                ; String                                                                            ;
; number_of_clocks                     ; 1                      ; Signed Integer                                                                    ;
; operation_mode                       ; direct                 ; String                                                                            ;
; deserialization_factor               ; 4                      ; Signed Integer                                                                    ;
; data_rate                            ; 0                      ; Signed Integer                                                                    ;
; sim_additional_refclk_cycles_to_lock ; 0                      ; Signed Integer                                                                    ;
; output_clock_frequency0              ; 18.432000 MHz          ; String                                                                            ;
; phase_shift0                         ; 0 ps                   ; String                                                                            ;
; duty_cycle0                          ; 50                     ; Signed Integer                                                                    ;
; output_clock_frequency1              ; 0 MHz                  ; String                                                                            ;
; phase_shift1                         ; 0 ps                   ; String                                                                            ;
; duty_cycle1                          ; 50                     ; Signed Integer                                                                    ;
; output_clock_frequency2              ; 0 MHz                  ; String                                                                            ;
; phase_shift2                         ; 0 ps                   ; String                                                                            ;
; duty_cycle2                          ; 50                     ; Signed Integer                                                                    ;
; output_clock_frequency3              ; 0 MHz                  ; String                                                                            ;
; phase_shift3                         ; 0 ps                   ; String                                                                            ;
; duty_cycle3                          ; 50                     ; Signed Integer                                                                    ;
; output_clock_frequency4              ; 0 MHz                  ; String                                                                            ;
; phase_shift4                         ; 0 ps                   ; String                                                                            ;
; duty_cycle4                          ; 50                     ; Signed Integer                                                                    ;
; output_clock_frequency5              ; 0 MHz                  ; String                                                                            ;
; phase_shift5                         ; 0 ps                   ; String                                                                            ;
; duty_cycle5                          ; 50                     ; Signed Integer                                                                    ;
; output_clock_frequency6              ; 0 MHz                  ; String                                                                            ;
; phase_shift6                         ; 0 ps                   ; String                                                                            ;
; duty_cycle6                          ; 50                     ; Signed Integer                                                                    ;
; output_clock_frequency7              ; 0 MHz                  ; String                                                                            ;
; phase_shift7                         ; 0 ps                   ; String                                                                            ;
; duty_cycle7                          ; 50                     ; Signed Integer                                                                    ;
; output_clock_frequency8              ; 0 MHz                  ; String                                                                            ;
; phase_shift8                         ; 0 ps                   ; String                                                                            ;
; duty_cycle8                          ; 50                     ; Signed Integer                                                                    ;
; output_clock_frequency9              ; 0 MHz                  ; String                                                                            ;
; phase_shift9                         ; 0 ps                   ; String                                                                            ;
; duty_cycle9                          ; 50                     ; Signed Integer                                                                    ;
; output_clock_frequency10             ; 0 MHz                  ; String                                                                            ;
; phase_shift10                        ; 0 ps                   ; String                                                                            ;
; duty_cycle10                         ; 50                     ; Signed Integer                                                                    ;
; output_clock_frequency11             ; 0 MHz                  ; String                                                                            ;
; phase_shift11                        ; 0 ps                   ; String                                                                            ;
; duty_cycle11                         ; 50                     ; Signed Integer                                                                    ;
; output_clock_frequency12             ; 0 MHz                  ; String                                                                            ;
; phase_shift12                        ; 0 ps                   ; String                                                                            ;
; duty_cycle12                         ; 50                     ; Signed Integer                                                                    ;
; output_clock_frequency13             ; 0 MHz                  ; String                                                                            ;
; phase_shift13                        ; 0 ps                   ; String                                                                            ;
; duty_cycle13                         ; 50                     ; Signed Integer                                                                    ;
; output_clock_frequency14             ; 0 MHz                  ; String                                                                            ;
; phase_shift14                        ; 0 ps                   ; String                                                                            ;
; duty_cycle14                         ; 50                     ; Signed Integer                                                                    ;
; output_clock_frequency15             ; 0 MHz                  ; String                                                                            ;
; phase_shift15                        ; 0 ps                   ; String                                                                            ;
; duty_cycle15                         ; 50                     ; Signed Integer                                                                    ;
; output_clock_frequency16             ; 0 MHz                  ; String                                                                            ;
; phase_shift16                        ; 0 ps                   ; String                                                                            ;
; duty_cycle16                         ; 50                     ; Signed Integer                                                                    ;
; output_clock_frequency17             ; 0 MHz                  ; String                                                                            ;
; phase_shift17                        ; 0 ps                   ; String                                                                            ;
; duty_cycle17                         ; 50                     ; Signed Integer                                                                    ;
; clock_name_0                         ;                        ; String                                                                            ;
; clock_name_1                         ;                        ; String                                                                            ;
; clock_name_2                         ;                        ; String                                                                            ;
; clock_name_3                         ;                        ; String                                                                            ;
; clock_name_4                         ;                        ; String                                                                            ;
; clock_name_5                         ;                        ; String                                                                            ;
; clock_name_6                         ;                        ; String                                                                            ;
; clock_name_7                         ;                        ; String                                                                            ;
; clock_name_8                         ;                        ; String                                                                            ;
; clock_name_global_0                  ; false                  ; String                                                                            ;
; clock_name_global_1                  ; false                  ; String                                                                            ;
; clock_name_global_2                  ; false                  ; String                                                                            ;
; clock_name_global_3                  ; false                  ; String                                                                            ;
; clock_name_global_4                  ; false                  ; String                                                                            ;
; clock_name_global_5                  ; false                  ; String                                                                            ;
; clock_name_global_6                  ; false                  ; String                                                                            ;
; clock_name_global_7                  ; false                  ; String                                                                            ;
; clock_name_global_8                  ; false                  ; String                                                                            ;
; m_cnt_hi_div                         ; 1                      ; Signed Integer                                                                    ;
; m_cnt_lo_div                         ; 1                      ; Signed Integer                                                                    ;
; m_cnt_bypass_en                      ; false                  ; String                                                                            ;
; m_cnt_odd_div_duty_en                ; false                  ; String                                                                            ;
; n_cnt_hi_div                         ; 1                      ; Signed Integer                                                                    ;
; n_cnt_lo_div                         ; 1                      ; Signed Integer                                                                    ;
; n_cnt_bypass_en                      ; false                  ; String                                                                            ;
; n_cnt_odd_div_duty_en                ; false                  ; String                                                                            ;
; c_cnt_hi_div0                        ; 1                      ; Signed Integer                                                                    ;
; c_cnt_lo_div0                        ; 1                      ; Signed Integer                                                                    ;
; c_cnt_bypass_en0                     ; false                  ; String                                                                            ;
; c_cnt_in_src0                        ; ph_mux_clk             ; String                                                                            ;
; c_cnt_odd_div_duty_en0               ; false                  ; String                                                                            ;
; c_cnt_prst0                          ; 1                      ; Signed Integer                                                                    ;
; c_cnt_ph_mux_prst0                   ; 0                      ; Signed Integer                                                                    ;
; c_cnt_hi_div1                        ; 1                      ; Signed Integer                                                                    ;
; c_cnt_lo_div1                        ; 1                      ; Signed Integer                                                                    ;
; c_cnt_bypass_en1                     ; false                  ; String                                                                            ;
; c_cnt_in_src1                        ; ph_mux_clk             ; String                                                                            ;
; c_cnt_odd_div_duty_en1               ; false                  ; String                                                                            ;
; c_cnt_prst1                          ; 1                      ; Signed Integer                                                                    ;
; c_cnt_ph_mux_prst1                   ; 0                      ; Signed Integer                                                                    ;
; c_cnt_hi_div2                        ; 1                      ; Signed Integer                                                                    ;
; c_cnt_lo_div2                        ; 1                      ; Signed Integer                                                                    ;
; c_cnt_bypass_en2                     ; false                  ; String                                                                            ;
; c_cnt_in_src2                        ; ph_mux_clk             ; String                                                                            ;
; c_cnt_odd_div_duty_en2               ; false                  ; String                                                                            ;
; c_cnt_prst2                          ; 1                      ; Signed Integer                                                                    ;
; c_cnt_ph_mux_prst2                   ; 0                      ; Signed Integer                                                                    ;
; c_cnt_hi_div3                        ; 1                      ; Signed Integer                                                                    ;
; c_cnt_lo_div3                        ; 1                      ; Signed Integer                                                                    ;
; c_cnt_bypass_en3                     ; false                  ; String                                                                            ;
; c_cnt_in_src3                        ; ph_mux_clk             ; String                                                                            ;
; c_cnt_odd_div_duty_en3               ; false                  ; String                                                                            ;
; c_cnt_prst3                          ; 1                      ; Signed Integer                                                                    ;
; c_cnt_ph_mux_prst3                   ; 0                      ; Signed Integer                                                                    ;
; c_cnt_hi_div4                        ; 1                      ; Signed Integer                                                                    ;
; c_cnt_lo_div4                        ; 1                      ; Signed Integer                                                                    ;
; c_cnt_bypass_en4                     ; false                  ; String                                                                            ;
; c_cnt_in_src4                        ; ph_mux_clk             ; String                                                                            ;
; c_cnt_odd_div_duty_en4               ; false                  ; String                                                                            ;
; c_cnt_prst4                          ; 1                      ; Signed Integer                                                                    ;
; c_cnt_ph_mux_prst4                   ; 0                      ; Signed Integer                                                                    ;
; c_cnt_hi_div5                        ; 1                      ; Signed Integer                                                                    ;
; c_cnt_lo_div5                        ; 1                      ; Signed Integer                                                                    ;
; c_cnt_bypass_en5                     ; false                  ; String                                                                            ;
; c_cnt_in_src5                        ; ph_mux_clk             ; String                                                                            ;
; c_cnt_odd_div_duty_en5               ; false                  ; String                                                                            ;
; c_cnt_prst5                          ; 1                      ; Signed Integer                                                                    ;
; c_cnt_ph_mux_prst5                   ; 0                      ; Signed Integer                                                                    ;
; c_cnt_hi_div6                        ; 1                      ; Signed Integer                                                                    ;
; c_cnt_lo_div6                        ; 1                      ; Signed Integer                                                                    ;
; c_cnt_bypass_en6                     ; false                  ; String                                                                            ;
; c_cnt_in_src6                        ; ph_mux_clk             ; String                                                                            ;
; c_cnt_odd_div_duty_en6               ; false                  ; String                                                                            ;
; c_cnt_prst6                          ; 1                      ; Signed Integer                                                                    ;
; c_cnt_ph_mux_prst6                   ; 0                      ; Signed Integer                                                                    ;
; c_cnt_hi_div7                        ; 1                      ; Signed Integer                                                                    ;
; c_cnt_lo_div7                        ; 1                      ; Signed Integer                                                                    ;
; c_cnt_bypass_en7                     ; false                  ; String                                                                            ;
; c_cnt_in_src7                        ; ph_mux_clk             ; String                                                                            ;
; c_cnt_odd_div_duty_en7               ; false                  ; String                                                                            ;
; c_cnt_prst7                          ; 1                      ; Signed Integer                                                                    ;
; c_cnt_ph_mux_prst7                   ; 0                      ; Signed Integer                                                                    ;
; c_cnt_hi_div8                        ; 1                      ; Signed Integer                                                                    ;
; c_cnt_lo_div8                        ; 1                      ; Signed Integer                                                                    ;
; c_cnt_bypass_en8                     ; false                  ; String                                                                            ;
; c_cnt_in_src8                        ; ph_mux_clk             ; String                                                                            ;
; c_cnt_odd_div_duty_en8               ; false                  ; String                                                                            ;
; c_cnt_prst8                          ; 1                      ; Signed Integer                                                                    ;
; c_cnt_ph_mux_prst8                   ; 0                      ; Signed Integer                                                                    ;
; c_cnt_hi_div9                        ; 1                      ; Signed Integer                                                                    ;
; c_cnt_lo_div9                        ; 1                      ; Signed Integer                                                                    ;
; c_cnt_bypass_en9                     ; false                  ; String                                                                            ;
; c_cnt_in_src9                        ; ph_mux_clk             ; String                                                                            ;
; c_cnt_odd_div_duty_en9               ; false                  ; String                                                                            ;
; c_cnt_prst9                          ; 1                      ; Signed Integer                                                                    ;
; c_cnt_ph_mux_prst9                   ; 0                      ; Signed Integer                                                                    ;
; c_cnt_hi_div10                       ; 1                      ; Signed Integer                                                                    ;
; c_cnt_lo_div10                       ; 1                      ; Signed Integer                                                                    ;
; c_cnt_bypass_en10                    ; false                  ; String                                                                            ;
; c_cnt_in_src10                       ; ph_mux_clk             ; String                                                                            ;
; c_cnt_odd_div_duty_en10              ; false                  ; String                                                                            ;
; c_cnt_prst10                         ; 1                      ; Signed Integer                                                                    ;
; c_cnt_ph_mux_prst10                  ; 0                      ; Signed Integer                                                                    ;
; c_cnt_hi_div11                       ; 1                      ; Signed Integer                                                                    ;
; c_cnt_lo_div11                       ; 1                      ; Signed Integer                                                                    ;
; c_cnt_bypass_en11                    ; false                  ; String                                                                            ;
; c_cnt_in_src11                       ; ph_mux_clk             ; String                                                                            ;
; c_cnt_odd_div_duty_en11              ; false                  ; String                                                                            ;
; c_cnt_prst11                         ; 1                      ; Signed Integer                                                                    ;
; c_cnt_ph_mux_prst11                  ; 0                      ; Signed Integer                                                                    ;
; c_cnt_hi_div12                       ; 1                      ; Signed Integer                                                                    ;
; c_cnt_lo_div12                       ; 1                      ; Signed Integer                                                                    ;
; c_cnt_bypass_en12                    ; false                  ; String                                                                            ;
; c_cnt_in_src12                       ; ph_mux_clk             ; String                                                                            ;
; c_cnt_odd_div_duty_en12              ; false                  ; String                                                                            ;
; c_cnt_prst12                         ; 1                      ; Signed Integer                                                                    ;
; c_cnt_ph_mux_prst12                  ; 0                      ; Signed Integer                                                                    ;
; c_cnt_hi_div13                       ; 1                      ; Signed Integer                                                                    ;
; c_cnt_lo_div13                       ; 1                      ; Signed Integer                                                                    ;
; c_cnt_bypass_en13                    ; false                  ; String                                                                            ;
; c_cnt_in_src13                       ; ph_mux_clk             ; String                                                                            ;
; c_cnt_odd_div_duty_en13              ; false                  ; String                                                                            ;
; c_cnt_prst13                         ; 1                      ; Signed Integer                                                                    ;
; c_cnt_ph_mux_prst13                  ; 0                      ; Signed Integer                                                                    ;
; c_cnt_hi_div14                       ; 1                      ; Signed Integer                                                                    ;
; c_cnt_lo_div14                       ; 1                      ; Signed Integer                                                                    ;
; c_cnt_bypass_en14                    ; false                  ; String                                                                            ;
; c_cnt_in_src14                       ; ph_mux_clk             ; String                                                                            ;
; c_cnt_odd_div_duty_en14              ; false                  ; String                                                                            ;
; c_cnt_prst14                         ; 1                      ; Signed Integer                                                                    ;
; c_cnt_ph_mux_prst14                  ; 0                      ; Signed Integer                                                                    ;
; c_cnt_hi_div15                       ; 1                      ; Signed Integer                                                                    ;
; c_cnt_lo_div15                       ; 1                      ; Signed Integer                                                                    ;
; c_cnt_bypass_en15                    ; false                  ; String                                                                            ;
; c_cnt_in_src15                       ; ph_mux_clk             ; String                                                                            ;
; c_cnt_odd_div_duty_en15              ; false                  ; String                                                                            ;
; c_cnt_prst15                         ; 1                      ; Signed Integer                                                                    ;
; c_cnt_ph_mux_prst15                  ; 0                      ; Signed Integer                                                                    ;
; c_cnt_hi_div16                       ; 1                      ; Signed Integer                                                                    ;
; c_cnt_lo_div16                       ; 1                      ; Signed Integer                                                                    ;
; c_cnt_bypass_en16                    ; false                  ; String                                                                            ;
; c_cnt_in_src16                       ; ph_mux_clk             ; String                                                                            ;
; c_cnt_odd_div_duty_en16              ; false                  ; String                                                                            ;
; c_cnt_prst16                         ; 1                      ; Signed Integer                                                                    ;
; c_cnt_ph_mux_prst16                  ; 0                      ; Signed Integer                                                                    ;
; c_cnt_hi_div17                       ; 1                      ; Signed Integer                                                                    ;
; c_cnt_lo_div17                       ; 1                      ; Signed Integer                                                                    ;
; c_cnt_bypass_en17                    ; false                  ; String                                                                            ;
; c_cnt_in_src17                       ; ph_mux_clk             ; String                                                                            ;
; c_cnt_odd_div_duty_en17              ; false                  ; String                                                                            ;
; c_cnt_prst17                         ; 1                      ; Signed Integer                                                                    ;
; c_cnt_ph_mux_prst17                  ; 0                      ; Signed Integer                                                                    ;
; pll_vco_div                          ; 1                      ; Signed Integer                                                                    ;
; pll_slf_rst                          ; false                  ; String                                                                            ;
; pll_bw_sel                           ; low                    ; String                                                                            ;
; pll_output_clk_frequency             ; 0 MHz                  ; String                                                                            ;
; pll_cp_current                       ; 0                      ; Signed Integer                                                                    ;
; pll_bwctrl                           ; 0                      ; Signed Integer                                                                    ;
; pll_fractional_division              ; 1                      ; Signed Integer                                                                    ;
; pll_fractional_cout                  ; 24                     ; Signed Integer                                                                    ;
; pll_dsm_out_sel                      ; 1st_order              ; String                                                                            ;
; mimic_fbclk_type                     ; gclk                   ; String                                                                            ;
; pll_fbclk_mux_1                      ; glb                    ; String                                                                            ;
; pll_fbclk_mux_2                      ; fb_1                   ; String                                                                            ;
; pll_m_cnt_in_src                     ; ph_mux_clk             ; String                                                                            ;
; pll_vcoph_div                        ; 1                      ; Signed Integer                                                                    ;
; refclk1_frequency                    ; 0 MHz                  ; String                                                                            ;
; pll_clkin_0_src                      ; clk_0                  ; String                                                                            ;
; pll_clkin_1_src                      ; clk_0                  ; String                                                                            ;
; pll_clk_loss_sw_en                   ; false                  ; String                                                                            ;
; pll_auto_clk_sw_en                   ; false                  ; String                                                                            ;
; pll_manu_clk_sw_en                   ; false                  ; String                                                                            ;
; pll_clk_sw_dly                       ; 0                      ; Signed Integer                                                                    ;
; pll_extclk_0_cnt_src                 ; pll_extclk_cnt_src_vss ; String                                                                            ;
; pll_extclk_1_cnt_src                 ; pll_extclk_cnt_src_vss ; String                                                                            ;
+--------------------------------------+------------------------+-----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: AlarmRun:Alarm|sound_sample:Sound|clkgen:my_i2c_clk ;
+----------------+-------+-------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                    ;
+----------------+-------+-------------------------------------------------------------------------+
; clk_freq       ; 10000 ; Signed Integer                                                          ;
; countlimit     ; 2500  ; Signed Integer                                                          ;
+----------------+-------+-------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: AlarmRun:Alarm|sound_sample:Sound|I2C_Audio_Config:myconfig ;
+----------------+-------+---------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------+
; total_cmd      ; 9     ; Signed Integer                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ClockDrawing:VGADrawing|clkgen:clkgen_fuction ;
+----------------+----------+----------------------------------------------------------------+
; Parameter Name ; Value    ; Type                                                           ;
+----------------+----------+----------------------------------------------------------------+
; clk_freq       ; 25000000 ; Signed Integer                                                 ;
; countlimit     ; 1        ; Signed Integer                                                 ;
+----------------+----------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ClockDrawing:VGADrawing|vga_ctrl:vga ;
+----------------+-------+----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                     ;
+----------------+-------+----------------------------------------------------------+
; h_frontporch   ; 96    ; Signed Integer                                           ;
; h_active       ; 144   ; Signed Integer                                           ;
; h_backporch    ; 784   ; Signed Integer                                           ;
; h_total        ; 800   ; Signed Integer                                           ;
; v_frontporch   ; 2     ; Signed Integer                                           ;
; v_active       ; 35    ; Signed Integer                                           ;
; v_backporch    ; 515   ; Signed Integer                                           ;
; v_total        ; 525   ; Signed Integer                                           ;
+----------------+-------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: AlarmRun:Alarm|sound_sample:Sound|Sin_Generator:sin_wave|altsyncram:sintable_rtl_0 ;
+------------------------------------+----------------------+-------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                    ;
+------------------------------------+----------------------+-------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                 ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                              ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                            ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                          ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                 ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                                                 ;
; WIDTH_A                            ; 16                   ; Untyped                                                                 ;
; WIDTHAD_A                          ; 10                   ; Untyped                                                                 ;
; NUMWORDS_A                         ; 1024                 ; Untyped                                                                 ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                 ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                 ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                 ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                 ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                 ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                 ;
; WIDTH_B                            ; 1                    ; Untyped                                                                 ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                 ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                 ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                 ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                 ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                 ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                 ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                 ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                 ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                 ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                 ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                 ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                 ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                 ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                 ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                 ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                 ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                 ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                 ;
; INIT_FILE                          ; sintable.mif         ; Untyped                                                                 ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                 ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                 ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                 ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                 ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                 ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                 ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                 ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                 ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                 ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                 ;
; CBXI_PARAMETER                     ; altsyncram_jta1      ; Untyped                                                                 ;
+------------------------------------+----------------------+-------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: KeyTimeGet:GetTime|ps2_keyboard:keyboard|altsyncram:fifo_rtl_0 ;
+------------------------------------+----------------------+-----------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                ;
+------------------------------------+----------------------+-----------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                             ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                          ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                        ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                        ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                      ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                             ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                             ;
; WIDTH_A                            ; 8                    ; Untyped                                             ;
; WIDTHAD_A                          ; 3                    ; Untyped                                             ;
; NUMWORDS_A                         ; 8                    ; Untyped                                             ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                             ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                             ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                             ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                             ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                             ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                             ;
; WIDTH_B                            ; 8                    ; Untyped                                             ;
; WIDTHAD_B                          ; 3                    ; Untyped                                             ;
; NUMWORDS_B                         ; 8                    ; Untyped                                             ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                             ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                             ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                             ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                             ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                             ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                             ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                             ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                             ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                             ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                             ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                             ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                             ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                             ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                             ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                             ;
; BYTE_SIZE                          ; 8                    ; Untyped                                             ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                             ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                             ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                             ;
; INIT_FILE                          ; UNUSED               ; Untyped                                             ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                             ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                             ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                             ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                             ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                             ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                             ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                             ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                             ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                             ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                             ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                             ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                             ;
; CBXI_PARAMETER                     ; altsyncram_lsj1      ; Untyped                                             ;
+------------------------------------+----------------------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: TimeShow:HEXShowTime|HEXShow:second_show|lpm_divide:Mod0 ;
+------------------------+----------------+-----------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                            ;
+------------------------+----------------+-----------------------------------------------------------------+
; LPM_WIDTHN             ; 6              ; Untyped                                                         ;
; LPM_WIDTHD             ; 4              ; Untyped                                                         ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                         ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                         ;
; LPM_PIPELINE           ; 0              ; Untyped                                                         ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                         ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                         ;
; CBXI_PARAMETER         ; lpm_divide_62m ; Untyped                                                         ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                         ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                         ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                      ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                    ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                    ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                                  ;
+------------------------+----------------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: TimeShow:HEXShowTime|HEXShow:minute_show|lpm_divide:Mod0 ;
+------------------------+----------------+-----------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                            ;
+------------------------+----------------+-----------------------------------------------------------------+
; LPM_WIDTHN             ; 6              ; Untyped                                                         ;
; LPM_WIDTHD             ; 4              ; Untyped                                                         ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                         ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                         ;
; LPM_PIPELINE           ; 0              ; Untyped                                                         ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                         ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                         ;
; CBXI_PARAMETER         ; lpm_divide_62m ; Untyped                                                         ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                         ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                         ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                      ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                    ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                    ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                                  ;
+------------------------+----------------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: TimeShow:HEXShowTime|HEXShow:hour_show|lpm_divide:Mod0 ;
+------------------------+----------------+---------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                          ;
+------------------------+----------------+---------------------------------------------------------------+
; LPM_WIDTHN             ; 6              ; Untyped                                                       ;
; LPM_WIDTHD             ; 4              ; Untyped                                                       ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                       ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                       ;
; LPM_PIPELINE           ; 0              ; Untyped                                                       ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                       ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                       ;
; CBXI_PARAMETER         ; lpm_divide_62m ; Untyped                                                       ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                       ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                       ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                    ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                  ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                  ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                                ;
+------------------------+----------------+---------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: ClockDrawing:VGADrawing|lpm_mult:Mult5_rtl_0 ;
+------------------------------------------------+-----------+----------------------------------+
; Parameter Name                                 ; Value     ; Type                             ;
+------------------------------------------------+-----------+----------------------------------+
; AUTO_CARRY_CHAINS                              ; ON        ; AUTO_CARRY                       ;
; IGNORE_CARRY_BUFFERS                           ; OFF       ; IGNORE_CARRY                     ;
; AUTO_CASCADE_CHAINS                            ; ON        ; AUTO_CASCADE                     ;
; IGNORE_CASCADE_BUFFERS                         ; OFF       ; IGNORE_CASCADE                   ;
; LPM_WIDTHA                                     ; 13        ; Untyped                          ;
; LPM_WIDTHB                                     ; 1         ; Untyped                          ;
; LPM_WIDTHP                                     ; 14        ; Untyped                          ;
; LPM_WIDTHR                                     ; 14        ; Untyped                          ;
; LPM_WIDTHS                                     ; 1         ; Untyped                          ;
; LPM_REPRESENTATION                             ; SIGNED    ; Untyped                          ;
; LPM_PIPELINE                                   ; 0         ; Untyped                          ;
; LATENCY                                        ; 0         ; Untyped                          ;
; INPUT_A_IS_CONSTANT                            ; NO        ; Untyped                          ;
; INPUT_B_IS_CONSTANT                            ; NO        ; Untyped                          ;
; USE_EAB                                        ; OFF       ; Untyped                          ;
; MAXIMIZE_SPEED                                 ; 6         ; Untyped                          ;
; DEVICE_FAMILY                                  ; Cyclone V ; Untyped                          ;
; CARRY_CHAIN                                    ; MANUAL    ; Untyped                          ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT       ; TECH_MAPPER_APEX20K              ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; NO        ; Untyped                          ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0         ; Untyped                          ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0         ; Untyped                          ;
; CBXI_PARAMETER                                 ; NOTHING   ; Untyped                          ;
; INPUT_A_FIXED_VALUE                            ; Bx        ; Untyped                          ;
; INPUT_B_FIXED_VALUE                            ; Bx        ; Untyped                          ;
; USE_AHDL_IMPLEMENTATION                        ; OFF       ; Untyped                          ;
+------------------------------------------------+-----------+----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: ClockDrawing:VGADrawing|lpm_mult:Mult4_rtl_1 ;
+------------------------------------------------+-----------+----------------------------------+
; Parameter Name                                 ; Value     ; Type                             ;
+------------------------------------------------+-----------+----------------------------------+
; AUTO_CARRY_CHAINS                              ; ON        ; AUTO_CARRY                       ;
; IGNORE_CARRY_BUFFERS                           ; OFF       ; IGNORE_CARRY                     ;
; AUTO_CASCADE_CHAINS                            ; ON        ; AUTO_CASCADE                     ;
; IGNORE_CASCADE_BUFFERS                         ; OFF       ; IGNORE_CASCADE                   ;
; LPM_WIDTHA                                     ; 11        ; Untyped                          ;
; LPM_WIDTHB                                     ; 1         ; Untyped                          ;
; LPM_WIDTHP                                     ; 12        ; Untyped                          ;
; LPM_WIDTHR                                     ; 12        ; Untyped                          ;
; LPM_WIDTHS                                     ; 1         ; Untyped                          ;
; LPM_REPRESENTATION                             ; SIGNED    ; Untyped                          ;
; LPM_PIPELINE                                   ; 0         ; Untyped                          ;
; LATENCY                                        ; 0         ; Untyped                          ;
; INPUT_A_IS_CONSTANT                            ; YES       ; Untyped                          ;
; INPUT_B_IS_CONSTANT                            ; NO        ; Untyped                          ;
; USE_EAB                                        ; OFF       ; Untyped                          ;
; MAXIMIZE_SPEED                                 ; 6         ; Untyped                          ;
; DEVICE_FAMILY                                  ; Cyclone V ; Untyped                          ;
; CARRY_CHAIN                                    ; MANUAL    ; Untyped                          ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT       ; TECH_MAPPER_APEX20K              ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; NO        ; Untyped                          ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0         ; Untyped                          ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0         ; Untyped                          ;
; CBXI_PARAMETER                                 ; NOTHING   ; Untyped                          ;
; INPUT_A_FIXED_VALUE                            ; Bx        ; Untyped                          ;
; INPUT_B_FIXED_VALUE                            ; Bx        ; Untyped                          ;
; USE_AHDL_IMPLEMENTATION                        ; OFF       ; Untyped                          ;
+------------------------------------------------+-----------+----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: ClockDrawing:VGADrawing|lpm_mult:Mult6_rtl_2 ;
+------------------------------------------------+-----------+----------------------------------+
; Parameter Name                                 ; Value     ; Type                             ;
+------------------------------------------------+-----------+----------------------------------+
; AUTO_CARRY_CHAINS                              ; ON        ; AUTO_CARRY                       ;
; IGNORE_CARRY_BUFFERS                           ; OFF       ; IGNORE_CARRY                     ;
; AUTO_CASCADE_CHAINS                            ; ON        ; AUTO_CASCADE                     ;
; IGNORE_CASCADE_BUFFERS                         ; OFF       ; IGNORE_CASCADE                   ;
; LPM_WIDTHA                                     ; 11        ; Untyped                          ;
; LPM_WIDTHB                                     ; 1         ; Untyped                          ;
; LPM_WIDTHP                                     ; 12        ; Untyped                          ;
; LPM_WIDTHR                                     ; 12        ; Untyped                          ;
; LPM_WIDTHS                                     ; 1         ; Untyped                          ;
; LPM_REPRESENTATION                             ; SIGNED    ; Untyped                          ;
; LPM_PIPELINE                                   ; 0         ; Untyped                          ;
; LATENCY                                        ; 0         ; Untyped                          ;
; INPUT_A_IS_CONSTANT                            ; YES       ; Untyped                          ;
; INPUT_B_IS_CONSTANT                            ; NO        ; Untyped                          ;
; USE_EAB                                        ; OFF       ; Untyped                          ;
; MAXIMIZE_SPEED                                 ; 6         ; Untyped                          ;
; DEVICE_FAMILY                                  ; Cyclone V ; Untyped                          ;
; CARRY_CHAIN                                    ; MANUAL    ; Untyped                          ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT       ; TECH_MAPPER_APEX20K              ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; NO        ; Untyped                          ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0         ; Untyped                          ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0         ; Untyped                          ;
; CBXI_PARAMETER                                 ; NOTHING   ; Untyped                          ;
; INPUT_A_FIXED_VALUE                            ; Bx        ; Untyped                          ;
; INPUT_B_FIXED_VALUE                            ; Bx        ; Untyped                          ;
; USE_AHDL_IMPLEMENTATION                        ; OFF       ; Untyped                          ;
+------------------------------------------------+-----------+----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: ClockDrawing:VGADrawing|lpm_mult:Mult8_rtl_3 ;
+------------------------------------------------+-----------+----------------------------------+
; Parameter Name                                 ; Value     ; Type                             ;
+------------------------------------------------+-----------+----------------------------------+
; AUTO_CARRY_CHAINS                              ; ON        ; AUTO_CARRY                       ;
; IGNORE_CARRY_BUFFERS                           ; OFF       ; IGNORE_CARRY                     ;
; AUTO_CASCADE_CHAINS                            ; ON        ; AUTO_CASCADE                     ;
; IGNORE_CASCADE_BUFFERS                         ; OFF       ; IGNORE_CASCADE                   ;
; LPM_WIDTHA                                     ; 11        ; Untyped                          ;
; LPM_WIDTHB                                     ; 1         ; Untyped                          ;
; LPM_WIDTHP                                     ; 12        ; Untyped                          ;
; LPM_WIDTHR                                     ; 12        ; Untyped                          ;
; LPM_WIDTHS                                     ; 1         ; Untyped                          ;
; LPM_REPRESENTATION                             ; SIGNED    ; Untyped                          ;
; LPM_PIPELINE                                   ; 0         ; Untyped                          ;
; LATENCY                                        ; 0         ; Untyped                          ;
; INPUT_A_IS_CONSTANT                            ; YES       ; Untyped                          ;
; INPUT_B_IS_CONSTANT                            ; NO        ; Untyped                          ;
; USE_EAB                                        ; OFF       ; Untyped                          ;
; MAXIMIZE_SPEED                                 ; 6         ; Untyped                          ;
; DEVICE_FAMILY                                  ; Cyclone V ; Untyped                          ;
; CARRY_CHAIN                                    ; MANUAL    ; Untyped                          ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT       ; TECH_MAPPER_APEX20K              ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; NO        ; Untyped                          ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0         ; Untyped                          ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0         ; Untyped                          ;
; CBXI_PARAMETER                                 ; NOTHING   ; Untyped                          ;
; INPUT_A_FIXED_VALUE                            ; Bx        ; Untyped                          ;
; INPUT_B_FIXED_VALUE                            ; Bx        ; Untyped                          ;
; USE_AHDL_IMPLEMENTATION                        ; OFF       ; Untyped                          ;
+------------------------------------------------+-----------+----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: ClockDrawing:VGADrawing|lpm_mult:Mult10_rtl_4 ;
+------------------------------------------------+-----------+-----------------------------------+
; Parameter Name                                 ; Value     ; Type                              ;
+------------------------------------------------+-----------+-----------------------------------+
; AUTO_CARRY_CHAINS                              ; ON        ; AUTO_CARRY                        ;
; IGNORE_CARRY_BUFFERS                           ; OFF       ; IGNORE_CARRY                      ;
; AUTO_CASCADE_CHAINS                            ; ON        ; AUTO_CASCADE                      ;
; IGNORE_CASCADE_BUFFERS                         ; OFF       ; IGNORE_CASCADE                    ;
; LPM_WIDTHA                                     ; 11        ; Untyped                           ;
; LPM_WIDTHB                                     ; 1         ; Untyped                           ;
; LPM_WIDTHP                                     ; 12        ; Untyped                           ;
; LPM_WIDTHR                                     ; 12        ; Untyped                           ;
; LPM_WIDTHS                                     ; 1         ; Untyped                           ;
; LPM_REPRESENTATION                             ; SIGNED    ; Untyped                           ;
; LPM_PIPELINE                                   ; 0         ; Untyped                           ;
; LATENCY                                        ; 0         ; Untyped                           ;
; INPUT_A_IS_CONSTANT                            ; YES       ; Untyped                           ;
; INPUT_B_IS_CONSTANT                            ; NO        ; Untyped                           ;
; USE_EAB                                        ; OFF       ; Untyped                           ;
; MAXIMIZE_SPEED                                 ; 6         ; Untyped                           ;
; DEVICE_FAMILY                                  ; Cyclone V ; Untyped                           ;
; CARRY_CHAIN                                    ; MANUAL    ; Untyped                           ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT       ; TECH_MAPPER_APEX20K               ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; NO        ; Untyped                           ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0         ; Untyped                           ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0         ; Untyped                           ;
; CBXI_PARAMETER                                 ; NOTHING   ; Untyped                           ;
; INPUT_A_FIXED_VALUE                            ; Bx        ; Untyped                           ;
; INPUT_B_FIXED_VALUE                            ; Bx        ; Untyped                           ;
; USE_AHDL_IMPLEMENTATION                        ; OFF       ; Untyped                           ;
+------------------------------------------------+-----------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: ClockDrawing:VGADrawing|lpm_mult:Mult12_rtl_5 ;
+------------------------------------------------+-----------+-----------------------------------+
; Parameter Name                                 ; Value     ; Type                              ;
+------------------------------------------------+-----------+-----------------------------------+
; AUTO_CARRY_CHAINS                              ; ON        ; AUTO_CARRY                        ;
; IGNORE_CARRY_BUFFERS                           ; OFF       ; IGNORE_CARRY                      ;
; AUTO_CASCADE_CHAINS                            ; ON        ; AUTO_CASCADE                      ;
; IGNORE_CASCADE_BUFFERS                         ; OFF       ; IGNORE_CASCADE                    ;
; LPM_WIDTHA                                     ; 11        ; Untyped                           ;
; LPM_WIDTHB                                     ; 1         ; Untyped                           ;
; LPM_WIDTHP                                     ; 12        ; Untyped                           ;
; LPM_WIDTHR                                     ; 12        ; Untyped                           ;
; LPM_WIDTHS                                     ; 1         ; Untyped                           ;
; LPM_REPRESENTATION                             ; SIGNED    ; Untyped                           ;
; LPM_PIPELINE                                   ; 0         ; Untyped                           ;
; LATENCY                                        ; 0         ; Untyped                           ;
; INPUT_A_IS_CONSTANT                            ; YES       ; Untyped                           ;
; INPUT_B_IS_CONSTANT                            ; NO        ; Untyped                           ;
; USE_EAB                                        ; OFF       ; Untyped                           ;
; MAXIMIZE_SPEED                                 ; 6         ; Untyped                           ;
; DEVICE_FAMILY                                  ; Cyclone V ; Untyped                           ;
; CARRY_CHAIN                                    ; MANUAL    ; Untyped                           ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT       ; TECH_MAPPER_APEX20K               ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; NO        ; Untyped                           ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0         ; Untyped                           ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0         ; Untyped                           ;
; CBXI_PARAMETER                                 ; NOTHING   ; Untyped                           ;
; INPUT_A_FIXED_VALUE                            ; Bx        ; Untyped                           ;
; INPUT_B_FIXED_VALUE                            ; Bx        ; Untyped                           ;
; USE_AHDL_IMPLEMENTATION                        ; OFF       ; Untyped                           ;
+------------------------------------------------+-----------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: ClockDrawing:VGADrawing|lpm_mult:Mult14_rtl_6 ;
+------------------------------------------------+-----------+-----------------------------------+
; Parameter Name                                 ; Value     ; Type                              ;
+------------------------------------------------+-----------+-----------------------------------+
; AUTO_CARRY_CHAINS                              ; ON        ; AUTO_CARRY                        ;
; IGNORE_CARRY_BUFFERS                           ; OFF       ; IGNORE_CARRY                      ;
; AUTO_CASCADE_CHAINS                            ; ON        ; AUTO_CASCADE                      ;
; IGNORE_CASCADE_BUFFERS                         ; OFF       ; IGNORE_CASCADE                    ;
; LPM_WIDTHA                                     ; 11        ; Untyped                           ;
; LPM_WIDTHB                                     ; 1         ; Untyped                           ;
; LPM_WIDTHP                                     ; 12        ; Untyped                           ;
; LPM_WIDTHR                                     ; 12        ; Untyped                           ;
; LPM_WIDTHS                                     ; 1         ; Untyped                           ;
; LPM_REPRESENTATION                             ; SIGNED    ; Untyped                           ;
; LPM_PIPELINE                                   ; 0         ; Untyped                           ;
; LATENCY                                        ; 0         ; Untyped                           ;
; INPUT_A_IS_CONSTANT                            ; YES       ; Untyped                           ;
; INPUT_B_IS_CONSTANT                            ; NO        ; Untyped                           ;
; USE_EAB                                        ; OFF       ; Untyped                           ;
; MAXIMIZE_SPEED                                 ; 6         ; Untyped                           ;
; DEVICE_FAMILY                                  ; Cyclone V ; Untyped                           ;
; CARRY_CHAIN                                    ; MANUAL    ; Untyped                           ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT       ; TECH_MAPPER_APEX20K               ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; NO        ; Untyped                           ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0         ; Untyped                           ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0         ; Untyped                           ;
; CBXI_PARAMETER                                 ; NOTHING   ; Untyped                           ;
; INPUT_A_FIXED_VALUE                            ; Bx        ; Untyped                           ;
; INPUT_B_FIXED_VALUE                            ; Bx        ; Untyped                           ;
; USE_AHDL_IMPLEMENTATION                        ; OFF       ; Untyped                           ;
+------------------------------------------------+-----------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: ClockDrawing:VGADrawing|lpm_mult:Mult16_rtl_7 ;
+------------------------------------------------+-----------+-----------------------------------+
; Parameter Name                                 ; Value     ; Type                              ;
+------------------------------------------------+-----------+-----------------------------------+
; AUTO_CARRY_CHAINS                              ; ON        ; AUTO_CARRY                        ;
; IGNORE_CARRY_BUFFERS                           ; OFF       ; IGNORE_CARRY                      ;
; AUTO_CASCADE_CHAINS                            ; ON        ; AUTO_CASCADE                      ;
; IGNORE_CASCADE_BUFFERS                         ; OFF       ; IGNORE_CASCADE                    ;
; LPM_WIDTHA                                     ; 11        ; Untyped                           ;
; LPM_WIDTHB                                     ; 1         ; Untyped                           ;
; LPM_WIDTHP                                     ; 12        ; Untyped                           ;
; LPM_WIDTHR                                     ; 12        ; Untyped                           ;
; LPM_WIDTHS                                     ; 1         ; Untyped                           ;
; LPM_REPRESENTATION                             ; SIGNED    ; Untyped                           ;
; LPM_PIPELINE                                   ; 0         ; Untyped                           ;
; LATENCY                                        ; 0         ; Untyped                           ;
; INPUT_A_IS_CONSTANT                            ; YES       ; Untyped                           ;
; INPUT_B_IS_CONSTANT                            ; NO        ; Untyped                           ;
; USE_EAB                                        ; OFF       ; Untyped                           ;
; MAXIMIZE_SPEED                                 ; 6         ; Untyped                           ;
; DEVICE_FAMILY                                  ; Cyclone V ; Untyped                           ;
; CARRY_CHAIN                                    ; MANUAL    ; Untyped                           ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT       ; TECH_MAPPER_APEX20K               ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; NO        ; Untyped                           ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0         ; Untyped                           ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0         ; Untyped                           ;
; CBXI_PARAMETER                                 ; NOTHING   ; Untyped                           ;
; INPUT_A_FIXED_VALUE                            ; Bx        ; Untyped                           ;
; INPUT_B_FIXED_VALUE                            ; Bx        ; Untyped                           ;
; USE_AHDL_IMPLEMENTATION                        ; OFF       ; Untyped                           ;
+------------------------------------------------+-----------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: ClockDrawing:VGADrawing|lpm_mult:Mult18_rtl_8 ;
+------------------------------------------------+-----------+-----------------------------------+
; Parameter Name                                 ; Value     ; Type                              ;
+------------------------------------------------+-----------+-----------------------------------+
; AUTO_CARRY_CHAINS                              ; ON        ; AUTO_CARRY                        ;
; IGNORE_CARRY_BUFFERS                           ; OFF       ; IGNORE_CARRY                      ;
; AUTO_CASCADE_CHAINS                            ; ON        ; AUTO_CASCADE                      ;
; IGNORE_CASCADE_BUFFERS                         ; OFF       ; IGNORE_CASCADE                    ;
; LPM_WIDTHA                                     ; 11        ; Untyped                           ;
; LPM_WIDTHB                                     ; 1         ; Untyped                           ;
; LPM_WIDTHP                                     ; 12        ; Untyped                           ;
; LPM_WIDTHR                                     ; 12        ; Untyped                           ;
; LPM_WIDTHS                                     ; 1         ; Untyped                           ;
; LPM_REPRESENTATION                             ; SIGNED    ; Untyped                           ;
; LPM_PIPELINE                                   ; 0         ; Untyped                           ;
; LATENCY                                        ; 0         ; Untyped                           ;
; INPUT_A_IS_CONSTANT                            ; YES       ; Untyped                           ;
; INPUT_B_IS_CONSTANT                            ; NO        ; Untyped                           ;
; USE_EAB                                        ; OFF       ; Untyped                           ;
; MAXIMIZE_SPEED                                 ; 6         ; Untyped                           ;
; DEVICE_FAMILY                                  ; Cyclone V ; Untyped                           ;
; CARRY_CHAIN                                    ; MANUAL    ; Untyped                           ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT       ; TECH_MAPPER_APEX20K               ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; NO        ; Untyped                           ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0         ; Untyped                           ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0         ; Untyped                           ;
; CBXI_PARAMETER                                 ; NOTHING   ; Untyped                           ;
; INPUT_A_FIXED_VALUE                            ; Bx        ; Untyped                           ;
; INPUT_B_FIXED_VALUE                            ; Bx        ; Untyped                           ;
; USE_AHDL_IMPLEMENTATION                        ; OFF       ; Untyped                           ;
+------------------------------------------------+-----------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: ClockDrawing:VGADrawing|lpm_mult:Mult42_rtl_9 ;
+------------------------------------------------+-----------+-----------------------------------+
; Parameter Name                                 ; Value     ; Type                              ;
+------------------------------------------------+-----------+-----------------------------------+
; AUTO_CARRY_CHAINS                              ; ON        ; AUTO_CARRY                        ;
; IGNORE_CARRY_BUFFERS                           ; OFF       ; IGNORE_CARRY                      ;
; AUTO_CASCADE_CHAINS                            ; ON        ; AUTO_CASCADE                      ;
; IGNORE_CASCADE_BUFFERS                         ; OFF       ; IGNORE_CASCADE                    ;
; LPM_WIDTHA                                     ; 11        ; Untyped                           ;
; LPM_WIDTHB                                     ; 1         ; Untyped                           ;
; LPM_WIDTHP                                     ; 12        ; Untyped                           ;
; LPM_WIDTHR                                     ; 12        ; Untyped                           ;
; LPM_WIDTHS                                     ; 1         ; Untyped                           ;
; LPM_REPRESENTATION                             ; SIGNED    ; Untyped                           ;
; LPM_PIPELINE                                   ; 0         ; Untyped                           ;
; LATENCY                                        ; 0         ; Untyped                           ;
; INPUT_A_IS_CONSTANT                            ; YES       ; Untyped                           ;
; INPUT_B_IS_CONSTANT                            ; NO        ; Untyped                           ;
; USE_EAB                                        ; OFF       ; Untyped                           ;
; MAXIMIZE_SPEED                                 ; 6         ; Untyped                           ;
; DEVICE_FAMILY                                  ; Cyclone V ; Untyped                           ;
; CARRY_CHAIN                                    ; MANUAL    ; Untyped                           ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT       ; TECH_MAPPER_APEX20K               ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; NO        ; Untyped                           ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0         ; Untyped                           ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0         ; Untyped                           ;
; CBXI_PARAMETER                                 ; NOTHING   ; Untyped                           ;
; INPUT_A_FIXED_VALUE                            ; Bx        ; Untyped                           ;
; INPUT_B_FIXED_VALUE                            ; Bx        ; Untyped                           ;
; USE_AHDL_IMPLEMENTATION                        ; OFF       ; Untyped                           ;
+------------------------------------------------+-----------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: ClockDrawing:VGADrawing|lpm_mult:Mult44_rtl_10 ;
+------------------------------------------------+-----------+------------------------------------+
; Parameter Name                                 ; Value     ; Type                               ;
+------------------------------------------------+-----------+------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON        ; AUTO_CARRY                         ;
; IGNORE_CARRY_BUFFERS                           ; OFF       ; IGNORE_CARRY                       ;
; AUTO_CASCADE_CHAINS                            ; ON        ; AUTO_CASCADE                       ;
; IGNORE_CASCADE_BUFFERS                         ; OFF       ; IGNORE_CASCADE                     ;
; LPM_WIDTHA                                     ; 11        ; Untyped                            ;
; LPM_WIDTHB                                     ; 1         ; Untyped                            ;
; LPM_WIDTHP                                     ; 12        ; Untyped                            ;
; LPM_WIDTHR                                     ; 12        ; Untyped                            ;
; LPM_WIDTHS                                     ; 1         ; Untyped                            ;
; LPM_REPRESENTATION                             ; SIGNED    ; Untyped                            ;
; LPM_PIPELINE                                   ; 0         ; Untyped                            ;
; LATENCY                                        ; 0         ; Untyped                            ;
; INPUT_A_IS_CONSTANT                            ; YES       ; Untyped                            ;
; INPUT_B_IS_CONSTANT                            ; NO        ; Untyped                            ;
; USE_EAB                                        ; OFF       ; Untyped                            ;
; MAXIMIZE_SPEED                                 ; 6         ; Untyped                            ;
; DEVICE_FAMILY                                  ; Cyclone V ; Untyped                            ;
; CARRY_CHAIN                                    ; MANUAL    ; Untyped                            ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT       ; TECH_MAPPER_APEX20K                ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; NO        ; Untyped                            ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0         ; Untyped                            ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0         ; Untyped                            ;
; CBXI_PARAMETER                                 ; NOTHING   ; Untyped                            ;
; INPUT_A_FIXED_VALUE                            ; Bx        ; Untyped                            ;
; INPUT_B_FIXED_VALUE                            ; Bx        ; Untyped                            ;
; USE_AHDL_IMPLEMENTATION                        ; OFF       ; Untyped                            ;
+------------------------------------------------+-----------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: ClockDrawing:VGADrawing|lpm_mult:Mult46_rtl_11 ;
+------------------------------------------------+-----------+------------------------------------+
; Parameter Name                                 ; Value     ; Type                               ;
+------------------------------------------------+-----------+------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON        ; AUTO_CARRY                         ;
; IGNORE_CARRY_BUFFERS                           ; OFF       ; IGNORE_CARRY                       ;
; AUTO_CASCADE_CHAINS                            ; ON        ; AUTO_CASCADE                       ;
; IGNORE_CASCADE_BUFFERS                         ; OFF       ; IGNORE_CASCADE                     ;
; LPM_WIDTHA                                     ; 11        ; Untyped                            ;
; LPM_WIDTHB                                     ; 1         ; Untyped                            ;
; LPM_WIDTHP                                     ; 12        ; Untyped                            ;
; LPM_WIDTHR                                     ; 12        ; Untyped                            ;
; LPM_WIDTHS                                     ; 1         ; Untyped                            ;
; LPM_REPRESENTATION                             ; SIGNED    ; Untyped                            ;
; LPM_PIPELINE                                   ; 0         ; Untyped                            ;
; LATENCY                                        ; 0         ; Untyped                            ;
; INPUT_A_IS_CONSTANT                            ; YES       ; Untyped                            ;
; INPUT_B_IS_CONSTANT                            ; NO        ; Untyped                            ;
; USE_EAB                                        ; OFF       ; Untyped                            ;
; MAXIMIZE_SPEED                                 ; 6         ; Untyped                            ;
; DEVICE_FAMILY                                  ; Cyclone V ; Untyped                            ;
; CARRY_CHAIN                                    ; MANUAL    ; Untyped                            ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT       ; TECH_MAPPER_APEX20K                ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; NO        ; Untyped                            ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0         ; Untyped                            ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0         ; Untyped                            ;
; CBXI_PARAMETER                                 ; NOTHING   ; Untyped                            ;
; INPUT_A_FIXED_VALUE                            ; Bx        ; Untyped                            ;
; INPUT_B_FIXED_VALUE                            ; Bx        ; Untyped                            ;
; USE_AHDL_IMPLEMENTATION                        ; OFF       ; Untyped                            ;
+------------------------------------------------+-----------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: ClockDrawing:VGADrawing|lpm_mult:Mult48_rtl_12 ;
+------------------------------------------------+-----------+------------------------------------+
; Parameter Name                                 ; Value     ; Type                               ;
+------------------------------------------------+-----------+------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON        ; AUTO_CARRY                         ;
; IGNORE_CARRY_BUFFERS                           ; OFF       ; IGNORE_CARRY                       ;
; AUTO_CASCADE_CHAINS                            ; ON        ; AUTO_CASCADE                       ;
; IGNORE_CASCADE_BUFFERS                         ; OFF       ; IGNORE_CASCADE                     ;
; LPM_WIDTHA                                     ; 11        ; Untyped                            ;
; LPM_WIDTHB                                     ; 1         ; Untyped                            ;
; LPM_WIDTHP                                     ; 12        ; Untyped                            ;
; LPM_WIDTHR                                     ; 12        ; Untyped                            ;
; LPM_WIDTHS                                     ; 1         ; Untyped                            ;
; LPM_REPRESENTATION                             ; SIGNED    ; Untyped                            ;
; LPM_PIPELINE                                   ; 0         ; Untyped                            ;
; LATENCY                                        ; 0         ; Untyped                            ;
; INPUT_A_IS_CONSTANT                            ; YES       ; Untyped                            ;
; INPUT_B_IS_CONSTANT                            ; NO        ; Untyped                            ;
; USE_EAB                                        ; OFF       ; Untyped                            ;
; MAXIMIZE_SPEED                                 ; 6         ; Untyped                            ;
; DEVICE_FAMILY                                  ; Cyclone V ; Untyped                            ;
; CARRY_CHAIN                                    ; MANUAL    ; Untyped                            ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT       ; TECH_MAPPER_APEX20K                ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; NO        ; Untyped                            ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0         ; Untyped                            ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0         ; Untyped                            ;
; CBXI_PARAMETER                                 ; NOTHING   ; Untyped                            ;
; INPUT_A_FIXED_VALUE                            ; Bx        ; Untyped                            ;
; INPUT_B_FIXED_VALUE                            ; Bx        ; Untyped                            ;
; USE_AHDL_IMPLEMENTATION                        ; OFF       ; Untyped                            ;
+------------------------------------------------+-----------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: ClockDrawing:VGADrawing|lpm_mult:Mult50_rtl_13 ;
+------------------------------------------------+-----------+------------------------------------+
; Parameter Name                                 ; Value     ; Type                               ;
+------------------------------------------------+-----------+------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON        ; AUTO_CARRY                         ;
; IGNORE_CARRY_BUFFERS                           ; OFF       ; IGNORE_CARRY                       ;
; AUTO_CASCADE_CHAINS                            ; ON        ; AUTO_CASCADE                       ;
; IGNORE_CASCADE_BUFFERS                         ; OFF       ; IGNORE_CASCADE                     ;
; LPM_WIDTHA                                     ; 11        ; Untyped                            ;
; LPM_WIDTHB                                     ; 1         ; Untyped                            ;
; LPM_WIDTHP                                     ; 12        ; Untyped                            ;
; LPM_WIDTHR                                     ; 12        ; Untyped                            ;
; LPM_WIDTHS                                     ; 1         ; Untyped                            ;
; LPM_REPRESENTATION                             ; SIGNED    ; Untyped                            ;
; LPM_PIPELINE                                   ; 0         ; Untyped                            ;
; LATENCY                                        ; 0         ; Untyped                            ;
; INPUT_A_IS_CONSTANT                            ; YES       ; Untyped                            ;
; INPUT_B_IS_CONSTANT                            ; NO        ; Untyped                            ;
; USE_EAB                                        ; OFF       ; Untyped                            ;
; MAXIMIZE_SPEED                                 ; 6         ; Untyped                            ;
; DEVICE_FAMILY                                  ; Cyclone V ; Untyped                            ;
; CARRY_CHAIN                                    ; MANUAL    ; Untyped                            ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT       ; TECH_MAPPER_APEX20K                ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; NO        ; Untyped                            ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0         ; Untyped                            ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0         ; Untyped                            ;
; CBXI_PARAMETER                                 ; NOTHING   ; Untyped                            ;
; INPUT_A_FIXED_VALUE                            ; Bx        ; Untyped                            ;
; INPUT_B_FIXED_VALUE                            ; Bx        ; Untyped                            ;
; USE_AHDL_IMPLEMENTATION                        ; OFF       ; Untyped                            ;
+------------------------------------------------+-----------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: ClockDrawing:VGADrawing|lpm_mult:Mult52_rtl_14 ;
+------------------------------------------------+-----------+------------------------------------+
; Parameter Name                                 ; Value     ; Type                               ;
+------------------------------------------------+-----------+------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON        ; AUTO_CARRY                         ;
; IGNORE_CARRY_BUFFERS                           ; OFF       ; IGNORE_CARRY                       ;
; AUTO_CASCADE_CHAINS                            ; ON        ; AUTO_CASCADE                       ;
; IGNORE_CASCADE_BUFFERS                         ; OFF       ; IGNORE_CASCADE                     ;
; LPM_WIDTHA                                     ; 11        ; Untyped                            ;
; LPM_WIDTHB                                     ; 1         ; Untyped                            ;
; LPM_WIDTHP                                     ; 12        ; Untyped                            ;
; LPM_WIDTHR                                     ; 12        ; Untyped                            ;
; LPM_WIDTHS                                     ; 1         ; Untyped                            ;
; LPM_REPRESENTATION                             ; SIGNED    ; Untyped                            ;
; LPM_PIPELINE                                   ; 0         ; Untyped                            ;
; LATENCY                                        ; 0         ; Untyped                            ;
; INPUT_A_IS_CONSTANT                            ; YES       ; Untyped                            ;
; INPUT_B_IS_CONSTANT                            ; NO        ; Untyped                            ;
; USE_EAB                                        ; OFF       ; Untyped                            ;
; MAXIMIZE_SPEED                                 ; 6         ; Untyped                            ;
; DEVICE_FAMILY                                  ; Cyclone V ; Untyped                            ;
; CARRY_CHAIN                                    ; MANUAL    ; Untyped                            ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT       ; TECH_MAPPER_APEX20K                ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; NO        ; Untyped                            ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0         ; Untyped                            ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0         ; Untyped                            ;
; CBXI_PARAMETER                                 ; NOTHING   ; Untyped                            ;
; INPUT_A_FIXED_VALUE                            ; Bx        ; Untyped                            ;
; INPUT_B_FIXED_VALUE                            ; Bx        ; Untyped                            ;
; USE_AHDL_IMPLEMENTATION                        ; OFF       ; Untyped                            ;
+------------------------------------------------+-----------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: ClockDrawing:VGADrawing|lpm_mult:Mult54_rtl_15 ;
+------------------------------------------------+-----------+------------------------------------+
; Parameter Name                                 ; Value     ; Type                               ;
+------------------------------------------------+-----------+------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON        ; AUTO_CARRY                         ;
; IGNORE_CARRY_BUFFERS                           ; OFF       ; IGNORE_CARRY                       ;
; AUTO_CASCADE_CHAINS                            ; ON        ; AUTO_CASCADE                       ;
; IGNORE_CASCADE_BUFFERS                         ; OFF       ; IGNORE_CASCADE                     ;
; LPM_WIDTHA                                     ; 11        ; Untyped                            ;
; LPM_WIDTHB                                     ; 1         ; Untyped                            ;
; LPM_WIDTHP                                     ; 12        ; Untyped                            ;
; LPM_WIDTHR                                     ; 12        ; Untyped                            ;
; LPM_WIDTHS                                     ; 1         ; Untyped                            ;
; LPM_REPRESENTATION                             ; SIGNED    ; Untyped                            ;
; LPM_PIPELINE                                   ; 0         ; Untyped                            ;
; LATENCY                                        ; 0         ; Untyped                            ;
; INPUT_A_IS_CONSTANT                            ; YES       ; Untyped                            ;
; INPUT_B_IS_CONSTANT                            ; NO        ; Untyped                            ;
; USE_EAB                                        ; OFF       ; Untyped                            ;
; MAXIMIZE_SPEED                                 ; 6         ; Untyped                            ;
; DEVICE_FAMILY                                  ; Cyclone V ; Untyped                            ;
; CARRY_CHAIN                                    ; MANUAL    ; Untyped                            ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT       ; TECH_MAPPER_APEX20K                ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; NO        ; Untyped                            ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0         ; Untyped                            ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0         ; Untyped                            ;
; CBXI_PARAMETER                                 ; NOTHING   ; Untyped                            ;
; INPUT_A_FIXED_VALUE                            ; Bx        ; Untyped                            ;
; INPUT_B_FIXED_VALUE                            ; Bx        ; Untyped                            ;
; USE_AHDL_IMPLEMENTATION                        ; OFF       ; Untyped                            ;
+------------------------------------------------+-----------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: ClockDrawing:VGADrawing|lpm_mult:Mult56_rtl_16 ;
+------------------------------------------------+-----------+------------------------------------+
; Parameter Name                                 ; Value     ; Type                               ;
+------------------------------------------------+-----------+------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON        ; AUTO_CARRY                         ;
; IGNORE_CARRY_BUFFERS                           ; OFF       ; IGNORE_CARRY                       ;
; AUTO_CASCADE_CHAINS                            ; ON        ; AUTO_CASCADE                       ;
; IGNORE_CASCADE_BUFFERS                         ; OFF       ; IGNORE_CASCADE                     ;
; LPM_WIDTHA                                     ; 11        ; Untyped                            ;
; LPM_WIDTHB                                     ; 1         ; Untyped                            ;
; LPM_WIDTHP                                     ; 12        ; Untyped                            ;
; LPM_WIDTHR                                     ; 12        ; Untyped                            ;
; LPM_WIDTHS                                     ; 1         ; Untyped                            ;
; LPM_REPRESENTATION                             ; SIGNED    ; Untyped                            ;
; LPM_PIPELINE                                   ; 0         ; Untyped                            ;
; LATENCY                                        ; 0         ; Untyped                            ;
; INPUT_A_IS_CONSTANT                            ; YES       ; Untyped                            ;
; INPUT_B_IS_CONSTANT                            ; NO        ; Untyped                            ;
; USE_EAB                                        ; OFF       ; Untyped                            ;
; MAXIMIZE_SPEED                                 ; 6         ; Untyped                            ;
; DEVICE_FAMILY                                  ; Cyclone V ; Untyped                            ;
; CARRY_CHAIN                                    ; MANUAL    ; Untyped                            ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT       ; TECH_MAPPER_APEX20K                ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; NO        ; Untyped                            ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0         ; Untyped                            ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0         ; Untyped                            ;
; CBXI_PARAMETER                                 ; NOTHING   ; Untyped                            ;
; INPUT_A_FIXED_VALUE                            ; Bx        ; Untyped                            ;
; INPUT_B_FIXED_VALUE                            ; Bx        ; Untyped                            ;
; USE_AHDL_IMPLEMENTATION                        ; OFF       ; Untyped                            ;
+------------------------------------------------+-----------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: ClockDrawing:VGADrawing|lpm_mult:Mult58_rtl_17 ;
+------------------------------------------------+-----------+------------------------------------+
; Parameter Name                                 ; Value     ; Type                               ;
+------------------------------------------------+-----------+------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON        ; AUTO_CARRY                         ;
; IGNORE_CARRY_BUFFERS                           ; OFF       ; IGNORE_CARRY                       ;
; AUTO_CASCADE_CHAINS                            ; ON        ; AUTO_CASCADE                       ;
; IGNORE_CASCADE_BUFFERS                         ; OFF       ; IGNORE_CASCADE                     ;
; LPM_WIDTHA                                     ; 11        ; Untyped                            ;
; LPM_WIDTHB                                     ; 1         ; Untyped                            ;
; LPM_WIDTHP                                     ; 12        ; Untyped                            ;
; LPM_WIDTHR                                     ; 12        ; Untyped                            ;
; LPM_WIDTHS                                     ; 1         ; Untyped                            ;
; LPM_REPRESENTATION                             ; SIGNED    ; Untyped                            ;
; LPM_PIPELINE                                   ; 0         ; Untyped                            ;
; LATENCY                                        ; 0         ; Untyped                            ;
; INPUT_A_IS_CONSTANT                            ; YES       ; Untyped                            ;
; INPUT_B_IS_CONSTANT                            ; NO        ; Untyped                            ;
; USE_EAB                                        ; OFF       ; Untyped                            ;
; MAXIMIZE_SPEED                                 ; 6         ; Untyped                            ;
; DEVICE_FAMILY                                  ; Cyclone V ; Untyped                            ;
; CARRY_CHAIN                                    ; MANUAL    ; Untyped                            ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT       ; TECH_MAPPER_APEX20K                ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; NO        ; Untyped                            ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0         ; Untyped                            ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0         ; Untyped                            ;
; CBXI_PARAMETER                                 ; NOTHING   ; Untyped                            ;
; INPUT_A_FIXED_VALUE                            ; Bx        ; Untyped                            ;
; INPUT_B_FIXED_VALUE                            ; Bx        ; Untyped                            ;
; USE_AHDL_IMPLEMENTATION                        ; OFF       ; Untyped                            ;
+------------------------------------------------+-----------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: ClockDrawing:VGADrawing|lpm_mult:Mult60_rtl_18 ;
+------------------------------------------------+-----------+------------------------------------+
; Parameter Name                                 ; Value     ; Type                               ;
+------------------------------------------------+-----------+------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON        ; AUTO_CARRY                         ;
; IGNORE_CARRY_BUFFERS                           ; OFF       ; IGNORE_CARRY                       ;
; AUTO_CASCADE_CHAINS                            ; ON        ; AUTO_CASCADE                       ;
; IGNORE_CASCADE_BUFFERS                         ; OFF       ; IGNORE_CASCADE                     ;
; LPM_WIDTHA                                     ; 11        ; Untyped                            ;
; LPM_WIDTHB                                     ; 1         ; Untyped                            ;
; LPM_WIDTHP                                     ; 12        ; Untyped                            ;
; LPM_WIDTHR                                     ; 12        ; Untyped                            ;
; LPM_WIDTHS                                     ; 1         ; Untyped                            ;
; LPM_REPRESENTATION                             ; SIGNED    ; Untyped                            ;
; LPM_PIPELINE                                   ; 0         ; Untyped                            ;
; LATENCY                                        ; 0         ; Untyped                            ;
; INPUT_A_IS_CONSTANT                            ; YES       ; Untyped                            ;
; INPUT_B_IS_CONSTANT                            ; NO        ; Untyped                            ;
; USE_EAB                                        ; OFF       ; Untyped                            ;
; MAXIMIZE_SPEED                                 ; 6         ; Untyped                            ;
; DEVICE_FAMILY                                  ; Cyclone V ; Untyped                            ;
; CARRY_CHAIN                                    ; MANUAL    ; Untyped                            ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT       ; TECH_MAPPER_APEX20K                ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; NO        ; Untyped                            ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0         ; Untyped                            ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0         ; Untyped                            ;
; CBXI_PARAMETER                                 ; NOTHING   ; Untyped                            ;
; INPUT_A_FIXED_VALUE                            ; Bx        ; Untyped                            ;
; INPUT_B_FIXED_VALUE                            ; Bx        ; Untyped                            ;
; USE_AHDL_IMPLEMENTATION                        ; OFF       ; Untyped                            ;
+------------------------------------------------+-----------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: ClockDrawing:VGADrawing|lpm_mult:Mult62_rtl_19 ;
+------------------------------------------------+-----------+------------------------------------+
; Parameter Name                                 ; Value     ; Type                               ;
+------------------------------------------------+-----------+------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON        ; AUTO_CARRY                         ;
; IGNORE_CARRY_BUFFERS                           ; OFF       ; IGNORE_CARRY                       ;
; AUTO_CASCADE_CHAINS                            ; ON        ; AUTO_CASCADE                       ;
; IGNORE_CASCADE_BUFFERS                         ; OFF       ; IGNORE_CASCADE                     ;
; LPM_WIDTHA                                     ; 11        ; Untyped                            ;
; LPM_WIDTHB                                     ; 1         ; Untyped                            ;
; LPM_WIDTHP                                     ; 12        ; Untyped                            ;
; LPM_WIDTHR                                     ; 12        ; Untyped                            ;
; LPM_WIDTHS                                     ; 1         ; Untyped                            ;
; LPM_REPRESENTATION                             ; SIGNED    ; Untyped                            ;
; LPM_PIPELINE                                   ; 0         ; Untyped                            ;
; LATENCY                                        ; 0         ; Untyped                            ;
; INPUT_A_IS_CONSTANT                            ; YES       ; Untyped                            ;
; INPUT_B_IS_CONSTANT                            ; NO        ; Untyped                            ;
; USE_EAB                                        ; OFF       ; Untyped                            ;
; MAXIMIZE_SPEED                                 ; 6         ; Untyped                            ;
; DEVICE_FAMILY                                  ; Cyclone V ; Untyped                            ;
; CARRY_CHAIN                                    ; MANUAL    ; Untyped                            ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT       ; TECH_MAPPER_APEX20K                ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; NO        ; Untyped                            ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0         ; Untyped                            ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0         ; Untyped                            ;
; CBXI_PARAMETER                                 ; NOTHING   ; Untyped                            ;
; INPUT_A_FIXED_VALUE                            ; Bx        ; Untyped                            ;
; INPUT_B_FIXED_VALUE                            ; Bx        ; Untyped                            ;
; USE_AHDL_IMPLEMENTATION                        ; OFF       ; Untyped                            ;
+------------------------------------------------+-----------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: ClockDrawing:VGADrawing|lpm_mult:Mult64_rtl_20 ;
+------------------------------------------------+-----------+------------------------------------+
; Parameter Name                                 ; Value     ; Type                               ;
+------------------------------------------------+-----------+------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON        ; AUTO_CARRY                         ;
; IGNORE_CARRY_BUFFERS                           ; OFF       ; IGNORE_CARRY                       ;
; AUTO_CASCADE_CHAINS                            ; ON        ; AUTO_CASCADE                       ;
; IGNORE_CASCADE_BUFFERS                         ; OFF       ; IGNORE_CASCADE                     ;
; LPM_WIDTHA                                     ; 11        ; Untyped                            ;
; LPM_WIDTHB                                     ; 1         ; Untyped                            ;
; LPM_WIDTHP                                     ; 12        ; Untyped                            ;
; LPM_WIDTHR                                     ; 12        ; Untyped                            ;
; LPM_WIDTHS                                     ; 1         ; Untyped                            ;
; LPM_REPRESENTATION                             ; SIGNED    ; Untyped                            ;
; LPM_PIPELINE                                   ; 0         ; Untyped                            ;
; LATENCY                                        ; 0         ; Untyped                            ;
; INPUT_A_IS_CONSTANT                            ; YES       ; Untyped                            ;
; INPUT_B_IS_CONSTANT                            ; NO        ; Untyped                            ;
; USE_EAB                                        ; OFF       ; Untyped                            ;
; MAXIMIZE_SPEED                                 ; 6         ; Untyped                            ;
; DEVICE_FAMILY                                  ; Cyclone V ; Untyped                            ;
; CARRY_CHAIN                                    ; MANUAL    ; Untyped                            ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT       ; TECH_MAPPER_APEX20K                ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; NO        ; Untyped                            ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0         ; Untyped                            ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0         ; Untyped                            ;
; CBXI_PARAMETER                                 ; NOTHING   ; Untyped                            ;
; INPUT_A_FIXED_VALUE                            ; Bx        ; Untyped                            ;
; INPUT_B_FIXED_VALUE                            ; Bx        ; Untyped                            ;
; USE_AHDL_IMPLEMENTATION                        ; OFF       ; Untyped                            ;
+------------------------------------------------+-----------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: ClockDrawing:VGADrawing|lpm_mult:Mult66_rtl_21 ;
+------------------------------------------------+-----------+------------------------------------+
; Parameter Name                                 ; Value     ; Type                               ;
+------------------------------------------------+-----------+------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON        ; AUTO_CARRY                         ;
; IGNORE_CARRY_BUFFERS                           ; OFF       ; IGNORE_CARRY                       ;
; AUTO_CASCADE_CHAINS                            ; ON        ; AUTO_CASCADE                       ;
; IGNORE_CASCADE_BUFFERS                         ; OFF       ; IGNORE_CASCADE                     ;
; LPM_WIDTHA                                     ; 11        ; Untyped                            ;
; LPM_WIDTHB                                     ; 1         ; Untyped                            ;
; LPM_WIDTHP                                     ; 12        ; Untyped                            ;
; LPM_WIDTHR                                     ; 12        ; Untyped                            ;
; LPM_WIDTHS                                     ; 1         ; Untyped                            ;
; LPM_REPRESENTATION                             ; SIGNED    ; Untyped                            ;
; LPM_PIPELINE                                   ; 0         ; Untyped                            ;
; LATENCY                                        ; 0         ; Untyped                            ;
; INPUT_A_IS_CONSTANT                            ; YES       ; Untyped                            ;
; INPUT_B_IS_CONSTANT                            ; NO        ; Untyped                            ;
; USE_EAB                                        ; OFF       ; Untyped                            ;
; MAXIMIZE_SPEED                                 ; 6         ; Untyped                            ;
; DEVICE_FAMILY                                  ; Cyclone V ; Untyped                            ;
; CARRY_CHAIN                                    ; MANUAL    ; Untyped                            ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT       ; TECH_MAPPER_APEX20K                ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; NO        ; Untyped                            ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0         ; Untyped                            ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0         ; Untyped                            ;
; CBXI_PARAMETER                                 ; NOTHING   ; Untyped                            ;
; INPUT_A_FIXED_VALUE                            ; Bx        ; Untyped                            ;
; INPUT_B_FIXED_VALUE                            ; Bx        ; Untyped                            ;
; USE_AHDL_IMPLEMENTATION                        ; OFF       ; Untyped                            ;
+------------------------------------------------+-----------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: ClockDrawing:VGADrawing|lpm_mult:Mult68_rtl_22 ;
+------------------------------------------------+-----------+------------------------------------+
; Parameter Name                                 ; Value     ; Type                               ;
+------------------------------------------------+-----------+------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON        ; AUTO_CARRY                         ;
; IGNORE_CARRY_BUFFERS                           ; OFF       ; IGNORE_CARRY                       ;
; AUTO_CASCADE_CHAINS                            ; ON        ; AUTO_CASCADE                       ;
; IGNORE_CASCADE_BUFFERS                         ; OFF       ; IGNORE_CASCADE                     ;
; LPM_WIDTHA                                     ; 11        ; Untyped                            ;
; LPM_WIDTHB                                     ; 1         ; Untyped                            ;
; LPM_WIDTHP                                     ; 12        ; Untyped                            ;
; LPM_WIDTHR                                     ; 12        ; Untyped                            ;
; LPM_WIDTHS                                     ; 1         ; Untyped                            ;
; LPM_REPRESENTATION                             ; SIGNED    ; Untyped                            ;
; LPM_PIPELINE                                   ; 0         ; Untyped                            ;
; LATENCY                                        ; 0         ; Untyped                            ;
; INPUT_A_IS_CONSTANT                            ; YES       ; Untyped                            ;
; INPUT_B_IS_CONSTANT                            ; NO        ; Untyped                            ;
; USE_EAB                                        ; OFF       ; Untyped                            ;
; MAXIMIZE_SPEED                                 ; 6         ; Untyped                            ;
; DEVICE_FAMILY                                  ; Cyclone V ; Untyped                            ;
; CARRY_CHAIN                                    ; MANUAL    ; Untyped                            ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT       ; TECH_MAPPER_APEX20K                ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; NO        ; Untyped                            ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0         ; Untyped                            ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0         ; Untyped                            ;
; CBXI_PARAMETER                                 ; NOTHING   ; Untyped                            ;
; INPUT_A_FIXED_VALUE                            ; Bx        ; Untyped                            ;
; INPUT_B_FIXED_VALUE                            ; Bx        ; Untyped                            ;
; USE_AHDL_IMPLEMENTATION                        ; OFF       ; Untyped                            ;
+------------------------------------------------+-----------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: ClockDrawing:VGADrawing|lpm_mult:Mult70_rtl_23 ;
+------------------------------------------------+-----------+------------------------------------+
; Parameter Name                                 ; Value     ; Type                               ;
+------------------------------------------------+-----------+------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON        ; AUTO_CARRY                         ;
; IGNORE_CARRY_BUFFERS                           ; OFF       ; IGNORE_CARRY                       ;
; AUTO_CASCADE_CHAINS                            ; ON        ; AUTO_CASCADE                       ;
; IGNORE_CASCADE_BUFFERS                         ; OFF       ; IGNORE_CASCADE                     ;
; LPM_WIDTHA                                     ; 11        ; Untyped                            ;
; LPM_WIDTHB                                     ; 1         ; Untyped                            ;
; LPM_WIDTHP                                     ; 12        ; Untyped                            ;
; LPM_WIDTHR                                     ; 12        ; Untyped                            ;
; LPM_WIDTHS                                     ; 1         ; Untyped                            ;
; LPM_REPRESENTATION                             ; SIGNED    ; Untyped                            ;
; LPM_PIPELINE                                   ; 0         ; Untyped                            ;
; LATENCY                                        ; 0         ; Untyped                            ;
; INPUT_A_IS_CONSTANT                            ; YES       ; Untyped                            ;
; INPUT_B_IS_CONSTANT                            ; NO        ; Untyped                            ;
; USE_EAB                                        ; OFF       ; Untyped                            ;
; MAXIMIZE_SPEED                                 ; 6         ; Untyped                            ;
; DEVICE_FAMILY                                  ; Cyclone V ; Untyped                            ;
; CARRY_CHAIN                                    ; MANUAL    ; Untyped                            ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT       ; TECH_MAPPER_APEX20K                ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; NO        ; Untyped                            ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0         ; Untyped                            ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0         ; Untyped                            ;
; CBXI_PARAMETER                                 ; NOTHING   ; Untyped                            ;
; INPUT_A_FIXED_VALUE                            ; Bx        ; Untyped                            ;
; INPUT_B_FIXED_VALUE                            ; Bx        ; Untyped                            ;
; USE_AHDL_IMPLEMENTATION                        ; OFF       ; Untyped                            ;
+------------------------------------------------+-----------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: ClockDrawing:VGADrawing|lpm_mult:Mult72_rtl_24 ;
+------------------------------------------------+-----------+------------------------------------+
; Parameter Name                                 ; Value     ; Type                               ;
+------------------------------------------------+-----------+------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON        ; AUTO_CARRY                         ;
; IGNORE_CARRY_BUFFERS                           ; OFF       ; IGNORE_CARRY                       ;
; AUTO_CASCADE_CHAINS                            ; ON        ; AUTO_CASCADE                       ;
; IGNORE_CASCADE_BUFFERS                         ; OFF       ; IGNORE_CASCADE                     ;
; LPM_WIDTHA                                     ; 11        ; Untyped                            ;
; LPM_WIDTHB                                     ; 1         ; Untyped                            ;
; LPM_WIDTHP                                     ; 12        ; Untyped                            ;
; LPM_WIDTHR                                     ; 12        ; Untyped                            ;
; LPM_WIDTHS                                     ; 1         ; Untyped                            ;
; LPM_REPRESENTATION                             ; SIGNED    ; Untyped                            ;
; LPM_PIPELINE                                   ; 0         ; Untyped                            ;
; LATENCY                                        ; 0         ; Untyped                            ;
; INPUT_A_IS_CONSTANT                            ; YES       ; Untyped                            ;
; INPUT_B_IS_CONSTANT                            ; NO        ; Untyped                            ;
; USE_EAB                                        ; OFF       ; Untyped                            ;
; MAXIMIZE_SPEED                                 ; 6         ; Untyped                            ;
; DEVICE_FAMILY                                  ; Cyclone V ; Untyped                            ;
; CARRY_CHAIN                                    ; MANUAL    ; Untyped                            ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT       ; TECH_MAPPER_APEX20K                ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; NO        ; Untyped                            ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0         ; Untyped                            ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0         ; Untyped                            ;
; CBXI_PARAMETER                                 ; NOTHING   ; Untyped                            ;
; INPUT_A_FIXED_VALUE                            ; Bx        ; Untyped                            ;
; INPUT_B_FIXED_VALUE                            ; Bx        ; Untyped                            ;
; USE_AHDL_IMPLEMENTATION                        ; OFF       ; Untyped                            ;
+------------------------------------------------+-----------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: ClockDrawing:VGADrawing|lpm_mult:Mult25_rtl_25 ;
+------------------------------------------------+-----------+------------------------------------+
; Parameter Name                                 ; Value     ; Type                               ;
+------------------------------------------------+-----------+------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON        ; AUTO_CARRY                         ;
; IGNORE_CARRY_BUFFERS                           ; OFF       ; IGNORE_CARRY                       ;
; AUTO_CASCADE_CHAINS                            ; ON        ; AUTO_CASCADE                       ;
; IGNORE_CASCADE_BUFFERS                         ; OFF       ; IGNORE_CASCADE                     ;
; LPM_WIDTHA                                     ; 13        ; Untyped                            ;
; LPM_WIDTHB                                     ; 1         ; Untyped                            ;
; LPM_WIDTHP                                     ; 14        ; Untyped                            ;
; LPM_WIDTHR                                     ; 14        ; Untyped                            ;
; LPM_WIDTHS                                     ; 1         ; Untyped                            ;
; LPM_REPRESENTATION                             ; SIGNED    ; Untyped                            ;
; LPM_PIPELINE                                   ; 0         ; Untyped                            ;
; LATENCY                                        ; 0         ; Untyped                            ;
; INPUT_A_IS_CONSTANT                            ; NO        ; Untyped                            ;
; INPUT_B_IS_CONSTANT                            ; NO        ; Untyped                            ;
; USE_EAB                                        ; OFF       ; Untyped                            ;
; MAXIMIZE_SPEED                                 ; 6         ; Untyped                            ;
; DEVICE_FAMILY                                  ; Cyclone V ; Untyped                            ;
; CARRY_CHAIN                                    ; MANUAL    ; Untyped                            ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT       ; TECH_MAPPER_APEX20K                ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; NO        ; Untyped                            ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0         ; Untyped                            ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0         ; Untyped                            ;
; CBXI_PARAMETER                                 ; NOTHING   ; Untyped                            ;
; INPUT_A_FIXED_VALUE                            ; Bx        ; Untyped                            ;
; INPUT_B_FIXED_VALUE                            ; Bx        ; Untyped                            ;
; USE_AHDL_IMPLEMENTATION                        ; OFF       ; Untyped                            ;
+------------------------------------------------+-----------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: ClockDrawing:VGADrawing|lpm_mult:Mult24_rtl_26 ;
+------------------------------------------------+-----------+------------------------------------+
; Parameter Name                                 ; Value     ; Type                               ;
+------------------------------------------------+-----------+------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON        ; AUTO_CARRY                         ;
; IGNORE_CARRY_BUFFERS                           ; OFF       ; IGNORE_CARRY                       ;
; AUTO_CASCADE_CHAINS                            ; ON        ; AUTO_CASCADE                       ;
; IGNORE_CASCADE_BUFFERS                         ; OFF       ; IGNORE_CASCADE                     ;
; LPM_WIDTHA                                     ; 11        ; Untyped                            ;
; LPM_WIDTHB                                     ; 1         ; Untyped                            ;
; LPM_WIDTHP                                     ; 12        ; Untyped                            ;
; LPM_WIDTHR                                     ; 12        ; Untyped                            ;
; LPM_WIDTHS                                     ; 1         ; Untyped                            ;
; LPM_REPRESENTATION                             ; SIGNED    ; Untyped                            ;
; LPM_PIPELINE                                   ; 0         ; Untyped                            ;
; LATENCY                                        ; 0         ; Untyped                            ;
; INPUT_A_IS_CONSTANT                            ; YES       ; Untyped                            ;
; INPUT_B_IS_CONSTANT                            ; NO        ; Untyped                            ;
; USE_EAB                                        ; OFF       ; Untyped                            ;
; MAXIMIZE_SPEED                                 ; 6         ; Untyped                            ;
; DEVICE_FAMILY                                  ; Cyclone V ; Untyped                            ;
; CARRY_CHAIN                                    ; MANUAL    ; Untyped                            ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT       ; TECH_MAPPER_APEX20K                ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; NO        ; Untyped                            ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0         ; Untyped                            ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0         ; Untyped                            ;
; CBXI_PARAMETER                                 ; NOTHING   ; Untyped                            ;
; INPUT_A_FIXED_VALUE                            ; Bx        ; Untyped                            ;
; INPUT_B_FIXED_VALUE                            ; Bx        ; Untyped                            ;
; USE_AHDL_IMPLEMENTATION                        ; OFF       ; Untyped                            ;
+------------------------------------------------+-----------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: ClockDrawing:VGADrawing|lpm_mult:Mult26_rtl_27 ;
+------------------------------------------------+-----------+------------------------------------+
; Parameter Name                                 ; Value     ; Type                               ;
+------------------------------------------------+-----------+------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON        ; AUTO_CARRY                         ;
; IGNORE_CARRY_BUFFERS                           ; OFF       ; IGNORE_CARRY                       ;
; AUTO_CASCADE_CHAINS                            ; ON        ; AUTO_CASCADE                       ;
; IGNORE_CASCADE_BUFFERS                         ; OFF       ; IGNORE_CASCADE                     ;
; LPM_WIDTHA                                     ; 11        ; Untyped                            ;
; LPM_WIDTHB                                     ; 1         ; Untyped                            ;
; LPM_WIDTHP                                     ; 12        ; Untyped                            ;
; LPM_WIDTHR                                     ; 12        ; Untyped                            ;
; LPM_WIDTHS                                     ; 1         ; Untyped                            ;
; LPM_REPRESENTATION                             ; SIGNED    ; Untyped                            ;
; LPM_PIPELINE                                   ; 0         ; Untyped                            ;
; LATENCY                                        ; 0         ; Untyped                            ;
; INPUT_A_IS_CONSTANT                            ; YES       ; Untyped                            ;
; INPUT_B_IS_CONSTANT                            ; NO        ; Untyped                            ;
; USE_EAB                                        ; OFF       ; Untyped                            ;
; MAXIMIZE_SPEED                                 ; 6         ; Untyped                            ;
; DEVICE_FAMILY                                  ; Cyclone V ; Untyped                            ;
; CARRY_CHAIN                                    ; MANUAL    ; Untyped                            ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT       ; TECH_MAPPER_APEX20K                ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; NO        ; Untyped                            ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0         ; Untyped                            ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0         ; Untyped                            ;
; CBXI_PARAMETER                                 ; NOTHING   ; Untyped                            ;
; INPUT_A_FIXED_VALUE                            ; Bx        ; Untyped                            ;
; INPUT_B_FIXED_VALUE                            ; Bx        ; Untyped                            ;
; USE_AHDL_IMPLEMENTATION                        ; OFF       ; Untyped                            ;
+------------------------------------------------+-----------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: ClockDrawing:VGADrawing|lpm_mult:Mult28_rtl_28 ;
+------------------------------------------------+-----------+------------------------------------+
; Parameter Name                                 ; Value     ; Type                               ;
+------------------------------------------------+-----------+------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON        ; AUTO_CARRY                         ;
; IGNORE_CARRY_BUFFERS                           ; OFF       ; IGNORE_CARRY                       ;
; AUTO_CASCADE_CHAINS                            ; ON        ; AUTO_CASCADE                       ;
; IGNORE_CASCADE_BUFFERS                         ; OFF       ; IGNORE_CASCADE                     ;
; LPM_WIDTHA                                     ; 11        ; Untyped                            ;
; LPM_WIDTHB                                     ; 1         ; Untyped                            ;
; LPM_WIDTHP                                     ; 12        ; Untyped                            ;
; LPM_WIDTHR                                     ; 12        ; Untyped                            ;
; LPM_WIDTHS                                     ; 1         ; Untyped                            ;
; LPM_REPRESENTATION                             ; SIGNED    ; Untyped                            ;
; LPM_PIPELINE                                   ; 0         ; Untyped                            ;
; LATENCY                                        ; 0         ; Untyped                            ;
; INPUT_A_IS_CONSTANT                            ; YES       ; Untyped                            ;
; INPUT_B_IS_CONSTANT                            ; NO        ; Untyped                            ;
; USE_EAB                                        ; OFF       ; Untyped                            ;
; MAXIMIZE_SPEED                                 ; 6         ; Untyped                            ;
; DEVICE_FAMILY                                  ; Cyclone V ; Untyped                            ;
; CARRY_CHAIN                                    ; MANUAL    ; Untyped                            ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT       ; TECH_MAPPER_APEX20K                ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; NO        ; Untyped                            ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0         ; Untyped                            ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0         ; Untyped                            ;
; CBXI_PARAMETER                                 ; NOTHING   ; Untyped                            ;
; INPUT_A_FIXED_VALUE                            ; Bx        ; Untyped                            ;
; INPUT_B_FIXED_VALUE                            ; Bx        ; Untyped                            ;
; USE_AHDL_IMPLEMENTATION                        ; OFF       ; Untyped                            ;
+------------------------------------------------+-----------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: ClockDrawing:VGADrawing|lpm_mult:Mult30_rtl_29 ;
+------------------------------------------------+-----------+------------------------------------+
; Parameter Name                                 ; Value     ; Type                               ;
+------------------------------------------------+-----------+------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON        ; AUTO_CARRY                         ;
; IGNORE_CARRY_BUFFERS                           ; OFF       ; IGNORE_CARRY                       ;
; AUTO_CASCADE_CHAINS                            ; ON        ; AUTO_CASCADE                       ;
; IGNORE_CASCADE_BUFFERS                         ; OFF       ; IGNORE_CASCADE                     ;
; LPM_WIDTHA                                     ; 11        ; Untyped                            ;
; LPM_WIDTHB                                     ; 1         ; Untyped                            ;
; LPM_WIDTHP                                     ; 12        ; Untyped                            ;
; LPM_WIDTHR                                     ; 12        ; Untyped                            ;
; LPM_WIDTHS                                     ; 1         ; Untyped                            ;
; LPM_REPRESENTATION                             ; SIGNED    ; Untyped                            ;
; LPM_PIPELINE                                   ; 0         ; Untyped                            ;
; LATENCY                                        ; 0         ; Untyped                            ;
; INPUT_A_IS_CONSTANT                            ; YES       ; Untyped                            ;
; INPUT_B_IS_CONSTANT                            ; NO        ; Untyped                            ;
; USE_EAB                                        ; OFF       ; Untyped                            ;
; MAXIMIZE_SPEED                                 ; 6         ; Untyped                            ;
; DEVICE_FAMILY                                  ; Cyclone V ; Untyped                            ;
; CARRY_CHAIN                                    ; MANUAL    ; Untyped                            ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT       ; TECH_MAPPER_APEX20K                ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; NO        ; Untyped                            ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0         ; Untyped                            ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0         ; Untyped                            ;
; CBXI_PARAMETER                                 ; NOTHING   ; Untyped                            ;
; INPUT_A_FIXED_VALUE                            ; Bx        ; Untyped                            ;
; INPUT_B_FIXED_VALUE                            ; Bx        ; Untyped                            ;
; USE_AHDL_IMPLEMENTATION                        ; OFF       ; Untyped                            ;
+------------------------------------------------+-----------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: ClockDrawing:VGADrawing|lpm_mult:Mult32_rtl_30 ;
+------------------------------------------------+-----------+------------------------------------+
; Parameter Name                                 ; Value     ; Type                               ;
+------------------------------------------------+-----------+------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON        ; AUTO_CARRY                         ;
; IGNORE_CARRY_BUFFERS                           ; OFF       ; IGNORE_CARRY                       ;
; AUTO_CASCADE_CHAINS                            ; ON        ; AUTO_CASCADE                       ;
; IGNORE_CASCADE_BUFFERS                         ; OFF       ; IGNORE_CASCADE                     ;
; LPM_WIDTHA                                     ; 11        ; Untyped                            ;
; LPM_WIDTHB                                     ; 1         ; Untyped                            ;
; LPM_WIDTHP                                     ; 12        ; Untyped                            ;
; LPM_WIDTHR                                     ; 12        ; Untyped                            ;
; LPM_WIDTHS                                     ; 1         ; Untyped                            ;
; LPM_REPRESENTATION                             ; SIGNED    ; Untyped                            ;
; LPM_PIPELINE                                   ; 0         ; Untyped                            ;
; LATENCY                                        ; 0         ; Untyped                            ;
; INPUT_A_IS_CONSTANT                            ; YES       ; Untyped                            ;
; INPUT_B_IS_CONSTANT                            ; NO        ; Untyped                            ;
; USE_EAB                                        ; OFF       ; Untyped                            ;
; MAXIMIZE_SPEED                                 ; 6         ; Untyped                            ;
; DEVICE_FAMILY                                  ; Cyclone V ; Untyped                            ;
; CARRY_CHAIN                                    ; MANUAL    ; Untyped                            ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT       ; TECH_MAPPER_APEX20K                ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; NO        ; Untyped                            ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0         ; Untyped                            ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0         ; Untyped                            ;
; CBXI_PARAMETER                                 ; NOTHING   ; Untyped                            ;
; INPUT_A_FIXED_VALUE                            ; Bx        ; Untyped                            ;
; INPUT_B_FIXED_VALUE                            ; Bx        ; Untyped                            ;
; USE_AHDL_IMPLEMENTATION                        ; OFF       ; Untyped                            ;
+------------------------------------------------+-----------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: ClockDrawing:VGADrawing|lpm_mult:Mult34_rtl_31 ;
+------------------------------------------------+-----------+------------------------------------+
; Parameter Name                                 ; Value     ; Type                               ;
+------------------------------------------------+-----------+------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON        ; AUTO_CARRY                         ;
; IGNORE_CARRY_BUFFERS                           ; OFF       ; IGNORE_CARRY                       ;
; AUTO_CASCADE_CHAINS                            ; ON        ; AUTO_CASCADE                       ;
; IGNORE_CASCADE_BUFFERS                         ; OFF       ; IGNORE_CASCADE                     ;
; LPM_WIDTHA                                     ; 11        ; Untyped                            ;
; LPM_WIDTHB                                     ; 1         ; Untyped                            ;
; LPM_WIDTHP                                     ; 12        ; Untyped                            ;
; LPM_WIDTHR                                     ; 12        ; Untyped                            ;
; LPM_WIDTHS                                     ; 1         ; Untyped                            ;
; LPM_REPRESENTATION                             ; SIGNED    ; Untyped                            ;
; LPM_PIPELINE                                   ; 0         ; Untyped                            ;
; LATENCY                                        ; 0         ; Untyped                            ;
; INPUT_A_IS_CONSTANT                            ; YES       ; Untyped                            ;
; INPUT_B_IS_CONSTANT                            ; NO        ; Untyped                            ;
; USE_EAB                                        ; OFF       ; Untyped                            ;
; MAXIMIZE_SPEED                                 ; 6         ; Untyped                            ;
; DEVICE_FAMILY                                  ; Cyclone V ; Untyped                            ;
; CARRY_CHAIN                                    ; MANUAL    ; Untyped                            ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT       ; TECH_MAPPER_APEX20K                ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; NO        ; Untyped                            ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0         ; Untyped                            ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0         ; Untyped                            ;
; CBXI_PARAMETER                                 ; NOTHING   ; Untyped                            ;
; INPUT_A_FIXED_VALUE                            ; Bx        ; Untyped                            ;
; INPUT_B_FIXED_VALUE                            ; Bx        ; Untyped                            ;
; USE_AHDL_IMPLEMENTATION                        ; OFF       ; Untyped                            ;
+------------------------------------------------+-----------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: ClockDrawing:VGADrawing|lpm_mult:Mult36_rtl_32 ;
+------------------------------------------------+-----------+------------------------------------+
; Parameter Name                                 ; Value     ; Type                               ;
+------------------------------------------------+-----------+------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON        ; AUTO_CARRY                         ;
; IGNORE_CARRY_BUFFERS                           ; OFF       ; IGNORE_CARRY                       ;
; AUTO_CASCADE_CHAINS                            ; ON        ; AUTO_CASCADE                       ;
; IGNORE_CASCADE_BUFFERS                         ; OFF       ; IGNORE_CASCADE                     ;
; LPM_WIDTHA                                     ; 11        ; Untyped                            ;
; LPM_WIDTHB                                     ; 1         ; Untyped                            ;
; LPM_WIDTHP                                     ; 12        ; Untyped                            ;
; LPM_WIDTHR                                     ; 12        ; Untyped                            ;
; LPM_WIDTHS                                     ; 1         ; Untyped                            ;
; LPM_REPRESENTATION                             ; SIGNED    ; Untyped                            ;
; LPM_PIPELINE                                   ; 0         ; Untyped                            ;
; LATENCY                                        ; 0         ; Untyped                            ;
; INPUT_A_IS_CONSTANT                            ; YES       ; Untyped                            ;
; INPUT_B_IS_CONSTANT                            ; NO        ; Untyped                            ;
; USE_EAB                                        ; OFF       ; Untyped                            ;
; MAXIMIZE_SPEED                                 ; 6         ; Untyped                            ;
; DEVICE_FAMILY                                  ; Cyclone V ; Untyped                            ;
; CARRY_CHAIN                                    ; MANUAL    ; Untyped                            ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT       ; TECH_MAPPER_APEX20K                ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; NO        ; Untyped                            ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0         ; Untyped                            ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0         ; Untyped                            ;
; CBXI_PARAMETER                                 ; NOTHING   ; Untyped                            ;
; INPUT_A_FIXED_VALUE                            ; Bx        ; Untyped                            ;
; INPUT_B_FIXED_VALUE                            ; Bx        ; Untyped                            ;
; USE_AHDL_IMPLEMENTATION                        ; OFF       ; Untyped                            ;
+------------------------------------------------+-----------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: ClockDrawing:VGADrawing|lpm_mult:Mult38_rtl_33 ;
+------------------------------------------------+-----------+------------------------------------+
; Parameter Name                                 ; Value     ; Type                               ;
+------------------------------------------------+-----------+------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON        ; AUTO_CARRY                         ;
; IGNORE_CARRY_BUFFERS                           ; OFF       ; IGNORE_CARRY                       ;
; AUTO_CASCADE_CHAINS                            ; ON        ; AUTO_CASCADE                       ;
; IGNORE_CASCADE_BUFFERS                         ; OFF       ; IGNORE_CASCADE                     ;
; LPM_WIDTHA                                     ; 11        ; Untyped                            ;
; LPM_WIDTHB                                     ; 1         ; Untyped                            ;
; LPM_WIDTHP                                     ; 12        ; Untyped                            ;
; LPM_WIDTHR                                     ; 12        ; Untyped                            ;
; LPM_WIDTHS                                     ; 1         ; Untyped                            ;
; LPM_REPRESENTATION                             ; SIGNED    ; Untyped                            ;
; LPM_PIPELINE                                   ; 0         ; Untyped                            ;
; LATENCY                                        ; 0         ; Untyped                            ;
; INPUT_A_IS_CONSTANT                            ; YES       ; Untyped                            ;
; INPUT_B_IS_CONSTANT                            ; NO        ; Untyped                            ;
; USE_EAB                                        ; OFF       ; Untyped                            ;
; MAXIMIZE_SPEED                                 ; 6         ; Untyped                            ;
; DEVICE_FAMILY                                  ; Cyclone V ; Untyped                            ;
; CARRY_CHAIN                                    ; MANUAL    ; Untyped                            ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT       ; TECH_MAPPER_APEX20K                ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; NO        ; Untyped                            ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0         ; Untyped                            ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0         ; Untyped                            ;
; CBXI_PARAMETER                                 ; NOTHING   ; Untyped                            ;
; INPUT_A_FIXED_VALUE                            ; Bx        ; Untyped                            ;
; INPUT_B_FIXED_VALUE                            ; Bx        ; Untyped                            ;
; USE_AHDL_IMPLEMENTATION                        ; OFF       ; Untyped                            ;
+------------------------------------------------+-----------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                               ;
+-------------------------------------------+------------------------------------------------------------------------------------+
; Name                                      ; Value                                                                              ;
+-------------------------------------------+------------------------------------------------------------------------------------+
; Number of entity instances                ; 2                                                                                  ;
; Entity Instance                           ; AlarmRun:Alarm|sound_sample:Sound|Sin_Generator:sin_wave|altsyncram:sintable_rtl_0 ;
;     -- OPERATION_MODE                     ; ROM                                                                                ;
;     -- WIDTH_A                            ; 16                                                                                 ;
;     -- NUMWORDS_A                         ; 1024                                                                               ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                       ;
;     -- WIDTH_B                            ; 1                                                                                  ;
;     -- NUMWORDS_B                         ; 1                                                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                             ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                       ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                          ;
; Entity Instance                           ; KeyTimeGet:GetTime|ps2_keyboard:keyboard|altsyncram:fifo_rtl_0                     ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                          ;
;     -- WIDTH_A                            ; 8                                                                                  ;
;     -- NUMWORDS_A                         ; 8                                                                                  ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                       ;
;     -- WIDTH_B                            ; 8                                                                                  ;
;     -- NUMWORDS_B                         ; 8                                                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                             ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                       ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                          ;
+-------------------------------------------+------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------+
; lpm_mult Parameter Settings by Entity Instance                                         ;
+---------------------------------------+------------------------------------------------+
; Name                                  ; Value                                          ;
+---------------------------------------+------------------------------------------------+
; Number of entity instances            ; 34                                             ;
; Entity Instance                       ; ClockDrawing:VGADrawing|lpm_mult:Mult5_rtl_0   ;
;     -- LPM_WIDTHA                     ; 13                                             ;
;     -- LPM_WIDTHB                     ; 1                                              ;
;     -- LPM_WIDTHP                     ; 14                                             ;
;     -- LPM_REPRESENTATION             ; SIGNED                                         ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                             ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                             ;
;     -- USE_EAB                        ; OFF                                            ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; NO                                             ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                             ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                             ;
; Entity Instance                       ; ClockDrawing:VGADrawing|lpm_mult:Mult4_rtl_1   ;
;     -- LPM_WIDTHA                     ; 11                                             ;
;     -- LPM_WIDTHB                     ; 1                                              ;
;     -- LPM_WIDTHP                     ; 12                                             ;
;     -- LPM_REPRESENTATION             ; SIGNED                                         ;
;     -- INPUT_A_IS_CONSTANT            ; YES                                            ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                             ;
;     -- USE_EAB                        ; OFF                                            ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; NO                                             ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                             ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                             ;
; Entity Instance                       ; ClockDrawing:VGADrawing|lpm_mult:Mult6_rtl_2   ;
;     -- LPM_WIDTHA                     ; 11                                             ;
;     -- LPM_WIDTHB                     ; 1                                              ;
;     -- LPM_WIDTHP                     ; 12                                             ;
;     -- LPM_REPRESENTATION             ; SIGNED                                         ;
;     -- INPUT_A_IS_CONSTANT            ; YES                                            ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                             ;
;     -- USE_EAB                        ; OFF                                            ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; NO                                             ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                             ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                             ;
; Entity Instance                       ; ClockDrawing:VGADrawing|lpm_mult:Mult8_rtl_3   ;
;     -- LPM_WIDTHA                     ; 11                                             ;
;     -- LPM_WIDTHB                     ; 1                                              ;
;     -- LPM_WIDTHP                     ; 12                                             ;
;     -- LPM_REPRESENTATION             ; SIGNED                                         ;
;     -- INPUT_A_IS_CONSTANT            ; YES                                            ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                             ;
;     -- USE_EAB                        ; OFF                                            ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; NO                                             ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                             ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                             ;
; Entity Instance                       ; ClockDrawing:VGADrawing|lpm_mult:Mult10_rtl_4  ;
;     -- LPM_WIDTHA                     ; 11                                             ;
;     -- LPM_WIDTHB                     ; 1                                              ;
;     -- LPM_WIDTHP                     ; 12                                             ;
;     -- LPM_REPRESENTATION             ; SIGNED                                         ;
;     -- INPUT_A_IS_CONSTANT            ; YES                                            ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                             ;
;     -- USE_EAB                        ; OFF                                            ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; NO                                             ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                             ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                             ;
; Entity Instance                       ; ClockDrawing:VGADrawing|lpm_mult:Mult12_rtl_5  ;
;     -- LPM_WIDTHA                     ; 11                                             ;
;     -- LPM_WIDTHB                     ; 1                                              ;
;     -- LPM_WIDTHP                     ; 12                                             ;
;     -- LPM_REPRESENTATION             ; SIGNED                                         ;
;     -- INPUT_A_IS_CONSTANT            ; YES                                            ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                             ;
;     -- USE_EAB                        ; OFF                                            ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; NO                                             ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                             ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                             ;
; Entity Instance                       ; ClockDrawing:VGADrawing|lpm_mult:Mult14_rtl_6  ;
;     -- LPM_WIDTHA                     ; 11                                             ;
;     -- LPM_WIDTHB                     ; 1                                              ;
;     -- LPM_WIDTHP                     ; 12                                             ;
;     -- LPM_REPRESENTATION             ; SIGNED                                         ;
;     -- INPUT_A_IS_CONSTANT            ; YES                                            ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                             ;
;     -- USE_EAB                        ; OFF                                            ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; NO                                             ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                             ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                             ;
; Entity Instance                       ; ClockDrawing:VGADrawing|lpm_mult:Mult16_rtl_7  ;
;     -- LPM_WIDTHA                     ; 11                                             ;
;     -- LPM_WIDTHB                     ; 1                                              ;
;     -- LPM_WIDTHP                     ; 12                                             ;
;     -- LPM_REPRESENTATION             ; SIGNED                                         ;
;     -- INPUT_A_IS_CONSTANT            ; YES                                            ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                             ;
;     -- USE_EAB                        ; OFF                                            ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; NO                                             ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                             ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                             ;
; Entity Instance                       ; ClockDrawing:VGADrawing|lpm_mult:Mult18_rtl_8  ;
;     -- LPM_WIDTHA                     ; 11                                             ;
;     -- LPM_WIDTHB                     ; 1                                              ;
;     -- LPM_WIDTHP                     ; 12                                             ;
;     -- LPM_REPRESENTATION             ; SIGNED                                         ;
;     -- INPUT_A_IS_CONSTANT            ; YES                                            ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                             ;
;     -- USE_EAB                        ; OFF                                            ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; NO                                             ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                             ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                             ;
; Entity Instance                       ; ClockDrawing:VGADrawing|lpm_mult:Mult42_rtl_9  ;
;     -- LPM_WIDTHA                     ; 11                                             ;
;     -- LPM_WIDTHB                     ; 1                                              ;
;     -- LPM_WIDTHP                     ; 12                                             ;
;     -- LPM_REPRESENTATION             ; SIGNED                                         ;
;     -- INPUT_A_IS_CONSTANT            ; YES                                            ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                             ;
;     -- USE_EAB                        ; OFF                                            ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; NO                                             ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                             ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                             ;
; Entity Instance                       ; ClockDrawing:VGADrawing|lpm_mult:Mult44_rtl_10 ;
;     -- LPM_WIDTHA                     ; 11                                             ;
;     -- LPM_WIDTHB                     ; 1                                              ;
;     -- LPM_WIDTHP                     ; 12                                             ;
;     -- LPM_REPRESENTATION             ; SIGNED                                         ;
;     -- INPUT_A_IS_CONSTANT            ; YES                                            ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                             ;
;     -- USE_EAB                        ; OFF                                            ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; NO                                             ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                             ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                             ;
; Entity Instance                       ; ClockDrawing:VGADrawing|lpm_mult:Mult46_rtl_11 ;
;     -- LPM_WIDTHA                     ; 11                                             ;
;     -- LPM_WIDTHB                     ; 1                                              ;
;     -- LPM_WIDTHP                     ; 12                                             ;
;     -- LPM_REPRESENTATION             ; SIGNED                                         ;
;     -- INPUT_A_IS_CONSTANT            ; YES                                            ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                             ;
;     -- USE_EAB                        ; OFF                                            ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; NO                                             ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                             ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                             ;
; Entity Instance                       ; ClockDrawing:VGADrawing|lpm_mult:Mult48_rtl_12 ;
;     -- LPM_WIDTHA                     ; 11                                             ;
;     -- LPM_WIDTHB                     ; 1                                              ;
;     -- LPM_WIDTHP                     ; 12                                             ;
;     -- LPM_REPRESENTATION             ; SIGNED                                         ;
;     -- INPUT_A_IS_CONSTANT            ; YES                                            ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                             ;
;     -- USE_EAB                        ; OFF                                            ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; NO                                             ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                             ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                             ;
; Entity Instance                       ; ClockDrawing:VGADrawing|lpm_mult:Mult50_rtl_13 ;
;     -- LPM_WIDTHA                     ; 11                                             ;
;     -- LPM_WIDTHB                     ; 1                                              ;
;     -- LPM_WIDTHP                     ; 12                                             ;
;     -- LPM_REPRESENTATION             ; SIGNED                                         ;
;     -- INPUT_A_IS_CONSTANT            ; YES                                            ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                             ;
;     -- USE_EAB                        ; OFF                                            ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; NO                                             ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                             ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                             ;
; Entity Instance                       ; ClockDrawing:VGADrawing|lpm_mult:Mult52_rtl_14 ;
;     -- LPM_WIDTHA                     ; 11                                             ;
;     -- LPM_WIDTHB                     ; 1                                              ;
;     -- LPM_WIDTHP                     ; 12                                             ;
;     -- LPM_REPRESENTATION             ; SIGNED                                         ;
;     -- INPUT_A_IS_CONSTANT            ; YES                                            ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                             ;
;     -- USE_EAB                        ; OFF                                            ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; NO                                             ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                             ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                             ;
; Entity Instance                       ; ClockDrawing:VGADrawing|lpm_mult:Mult54_rtl_15 ;
;     -- LPM_WIDTHA                     ; 11                                             ;
;     -- LPM_WIDTHB                     ; 1                                              ;
;     -- LPM_WIDTHP                     ; 12                                             ;
;     -- LPM_REPRESENTATION             ; SIGNED                                         ;
;     -- INPUT_A_IS_CONSTANT            ; YES                                            ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                             ;
;     -- USE_EAB                        ; OFF                                            ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; NO                                             ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                             ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                             ;
; Entity Instance                       ; ClockDrawing:VGADrawing|lpm_mult:Mult56_rtl_16 ;
;     -- LPM_WIDTHA                     ; 11                                             ;
;     -- LPM_WIDTHB                     ; 1                                              ;
;     -- LPM_WIDTHP                     ; 12                                             ;
;     -- LPM_REPRESENTATION             ; SIGNED                                         ;
;     -- INPUT_A_IS_CONSTANT            ; YES                                            ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                             ;
;     -- USE_EAB                        ; OFF                                            ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; NO                                             ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                             ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                             ;
; Entity Instance                       ; ClockDrawing:VGADrawing|lpm_mult:Mult58_rtl_17 ;
;     -- LPM_WIDTHA                     ; 11                                             ;
;     -- LPM_WIDTHB                     ; 1                                              ;
;     -- LPM_WIDTHP                     ; 12                                             ;
;     -- LPM_REPRESENTATION             ; SIGNED                                         ;
;     -- INPUT_A_IS_CONSTANT            ; YES                                            ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                             ;
;     -- USE_EAB                        ; OFF                                            ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; NO                                             ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                             ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                             ;
; Entity Instance                       ; ClockDrawing:VGADrawing|lpm_mult:Mult60_rtl_18 ;
;     -- LPM_WIDTHA                     ; 11                                             ;
;     -- LPM_WIDTHB                     ; 1                                              ;
;     -- LPM_WIDTHP                     ; 12                                             ;
;     -- LPM_REPRESENTATION             ; SIGNED                                         ;
;     -- INPUT_A_IS_CONSTANT            ; YES                                            ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                             ;
;     -- USE_EAB                        ; OFF                                            ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; NO                                             ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                             ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                             ;
; Entity Instance                       ; ClockDrawing:VGADrawing|lpm_mult:Mult62_rtl_19 ;
;     -- LPM_WIDTHA                     ; 11                                             ;
;     -- LPM_WIDTHB                     ; 1                                              ;
;     -- LPM_WIDTHP                     ; 12                                             ;
;     -- LPM_REPRESENTATION             ; SIGNED                                         ;
;     -- INPUT_A_IS_CONSTANT            ; YES                                            ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                             ;
;     -- USE_EAB                        ; OFF                                            ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; NO                                             ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                             ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                             ;
; Entity Instance                       ; ClockDrawing:VGADrawing|lpm_mult:Mult64_rtl_20 ;
;     -- LPM_WIDTHA                     ; 11                                             ;
;     -- LPM_WIDTHB                     ; 1                                              ;
;     -- LPM_WIDTHP                     ; 12                                             ;
;     -- LPM_REPRESENTATION             ; SIGNED                                         ;
;     -- INPUT_A_IS_CONSTANT            ; YES                                            ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                             ;
;     -- USE_EAB                        ; OFF                                            ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; NO                                             ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                             ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                             ;
; Entity Instance                       ; ClockDrawing:VGADrawing|lpm_mult:Mult66_rtl_21 ;
;     -- LPM_WIDTHA                     ; 11                                             ;
;     -- LPM_WIDTHB                     ; 1                                              ;
;     -- LPM_WIDTHP                     ; 12                                             ;
;     -- LPM_REPRESENTATION             ; SIGNED                                         ;
;     -- INPUT_A_IS_CONSTANT            ; YES                                            ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                             ;
;     -- USE_EAB                        ; OFF                                            ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; NO                                             ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                             ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                             ;
; Entity Instance                       ; ClockDrawing:VGADrawing|lpm_mult:Mult68_rtl_22 ;
;     -- LPM_WIDTHA                     ; 11                                             ;
;     -- LPM_WIDTHB                     ; 1                                              ;
;     -- LPM_WIDTHP                     ; 12                                             ;
;     -- LPM_REPRESENTATION             ; SIGNED                                         ;
;     -- INPUT_A_IS_CONSTANT            ; YES                                            ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                             ;
;     -- USE_EAB                        ; OFF                                            ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; NO                                             ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                             ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                             ;
; Entity Instance                       ; ClockDrawing:VGADrawing|lpm_mult:Mult70_rtl_23 ;
;     -- LPM_WIDTHA                     ; 11                                             ;
;     -- LPM_WIDTHB                     ; 1                                              ;
;     -- LPM_WIDTHP                     ; 12                                             ;
;     -- LPM_REPRESENTATION             ; SIGNED                                         ;
;     -- INPUT_A_IS_CONSTANT            ; YES                                            ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                             ;
;     -- USE_EAB                        ; OFF                                            ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; NO                                             ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                             ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                             ;
; Entity Instance                       ; ClockDrawing:VGADrawing|lpm_mult:Mult72_rtl_24 ;
;     -- LPM_WIDTHA                     ; 11                                             ;
;     -- LPM_WIDTHB                     ; 1                                              ;
;     -- LPM_WIDTHP                     ; 12                                             ;
;     -- LPM_REPRESENTATION             ; SIGNED                                         ;
;     -- INPUT_A_IS_CONSTANT            ; YES                                            ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                             ;
;     -- USE_EAB                        ; OFF                                            ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; NO                                             ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                             ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                             ;
; Entity Instance                       ; ClockDrawing:VGADrawing|lpm_mult:Mult25_rtl_25 ;
;     -- LPM_WIDTHA                     ; 13                                             ;
;     -- LPM_WIDTHB                     ; 1                                              ;
;     -- LPM_WIDTHP                     ; 14                                             ;
;     -- LPM_REPRESENTATION             ; SIGNED                                         ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                             ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                             ;
;     -- USE_EAB                        ; OFF                                            ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; NO                                             ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                             ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                             ;
; Entity Instance                       ; ClockDrawing:VGADrawing|lpm_mult:Mult24_rtl_26 ;
;     -- LPM_WIDTHA                     ; 11                                             ;
;     -- LPM_WIDTHB                     ; 1                                              ;
;     -- LPM_WIDTHP                     ; 12                                             ;
;     -- LPM_REPRESENTATION             ; SIGNED                                         ;
;     -- INPUT_A_IS_CONSTANT            ; YES                                            ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                             ;
;     -- USE_EAB                        ; OFF                                            ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; NO                                             ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                             ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                             ;
; Entity Instance                       ; ClockDrawing:VGADrawing|lpm_mult:Mult26_rtl_27 ;
;     -- LPM_WIDTHA                     ; 11                                             ;
;     -- LPM_WIDTHB                     ; 1                                              ;
;     -- LPM_WIDTHP                     ; 12                                             ;
;     -- LPM_REPRESENTATION             ; SIGNED                                         ;
;     -- INPUT_A_IS_CONSTANT            ; YES                                            ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                             ;
;     -- USE_EAB                        ; OFF                                            ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; NO                                             ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                             ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                             ;
; Entity Instance                       ; ClockDrawing:VGADrawing|lpm_mult:Mult28_rtl_28 ;
;     -- LPM_WIDTHA                     ; 11                                             ;
;     -- LPM_WIDTHB                     ; 1                                              ;
;     -- LPM_WIDTHP                     ; 12                                             ;
;     -- LPM_REPRESENTATION             ; SIGNED                                         ;
;     -- INPUT_A_IS_CONSTANT            ; YES                                            ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                             ;
;     -- USE_EAB                        ; OFF                                            ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; NO                                             ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                             ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                             ;
; Entity Instance                       ; ClockDrawing:VGADrawing|lpm_mult:Mult30_rtl_29 ;
;     -- LPM_WIDTHA                     ; 11                                             ;
;     -- LPM_WIDTHB                     ; 1                                              ;
;     -- LPM_WIDTHP                     ; 12                                             ;
;     -- LPM_REPRESENTATION             ; SIGNED                                         ;
;     -- INPUT_A_IS_CONSTANT            ; YES                                            ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                             ;
;     -- USE_EAB                        ; OFF                                            ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; NO                                             ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                             ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                             ;
; Entity Instance                       ; ClockDrawing:VGADrawing|lpm_mult:Mult32_rtl_30 ;
;     -- LPM_WIDTHA                     ; 11                                             ;
;     -- LPM_WIDTHB                     ; 1                                              ;
;     -- LPM_WIDTHP                     ; 12                                             ;
;     -- LPM_REPRESENTATION             ; SIGNED                                         ;
;     -- INPUT_A_IS_CONSTANT            ; YES                                            ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                             ;
;     -- USE_EAB                        ; OFF                                            ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; NO                                             ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                             ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                             ;
; Entity Instance                       ; ClockDrawing:VGADrawing|lpm_mult:Mult34_rtl_31 ;
;     -- LPM_WIDTHA                     ; 11                                             ;
;     -- LPM_WIDTHB                     ; 1                                              ;
;     -- LPM_WIDTHP                     ; 12                                             ;
;     -- LPM_REPRESENTATION             ; SIGNED                                         ;
;     -- INPUT_A_IS_CONSTANT            ; YES                                            ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                             ;
;     -- USE_EAB                        ; OFF                                            ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; NO                                             ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                             ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                             ;
; Entity Instance                       ; ClockDrawing:VGADrawing|lpm_mult:Mult36_rtl_32 ;
;     -- LPM_WIDTHA                     ; 11                                             ;
;     -- LPM_WIDTHB                     ; 1                                              ;
;     -- LPM_WIDTHP                     ; 12                                             ;
;     -- LPM_REPRESENTATION             ; SIGNED                                         ;
;     -- INPUT_A_IS_CONSTANT            ; YES                                            ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                             ;
;     -- USE_EAB                        ; OFF                                            ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; NO                                             ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                             ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                             ;
; Entity Instance                       ; ClockDrawing:VGADrawing|lpm_mult:Mult38_rtl_33 ;
;     -- LPM_WIDTHA                     ; 11                                             ;
;     -- LPM_WIDTHB                     ; 1                                              ;
;     -- LPM_WIDTHP                     ; 12                                             ;
;     -- LPM_REPRESENTATION             ; SIGNED                                         ;
;     -- INPUT_A_IS_CONSTANT            ; YES                                            ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                             ;
;     -- USE_EAB                        ; OFF                                            ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; NO                                             ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                             ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                             ;
+---------------------------------------+------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ClockDrawing:VGADrawing|vga_ctrl:vga"                                                    ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                             ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; v_addr[9] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------+
; Port Connectivity Checks: "ClockDrawing:VGADrawing|clkgen:clkgen_fuction" ;
+-------+-------+----------+------------------------------------------------+
; Port  ; Type  ; Severity ; Details                                        ;
+-------+-------+----------+------------------------------------------------+
; clken ; Input ; Info     ; Stuck at VCC                                   ;
+-------+-------+----------+------------------------------------------------+


+-----------------------------------------------------+
; Port Connectivity Checks: "ClockDrawing:VGADrawing" ;
+-------+-------+----------+--------------------------+
; Port  ; Type  ; Severity ; Details                  ;
+-------+-------+----------+--------------------------+
; rst   ; Input ; Info     ; Stuck at GND             ;
; reset ; Input ; Info     ; Stuck at GND             ;
+-------+-------+----------+--------------------------+


+--------------------------------------------------------------------------------------+
; Port Connectivity Checks: "AlarmRun:Alarm|sound_sample:Sound|Sin_Generator:sin_wave" ;
+---------+-------+----------+---------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                 ;
+---------+-------+----------+---------------------------------------------------------+
; reset_n ; Input ; Info     ; Stuck at VCC                                            ;
+---------+-------+----------+---------------------------------------------------------+


+---------------------------------------------------------------------------------+
; Port Connectivity Checks: "AlarmRun:Alarm|sound_sample:Sound|I2S_Audio:myaudio" ;
+---------+-------+----------+----------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                            ;
+---------+-------+----------+----------------------------------------------------+
; reset_n ; Input ; Info     ; Stuck at VCC                                       ;
+---------+-------+----------+----------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "AlarmRun:Alarm|sound_sample:Sound|I2C_Audio_Config:myconfig|I2C_Controller:u0"                                                               ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                                                      ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; ACK  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                          ;
; W_R  ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------+
; Port Connectivity Checks: "AlarmRun:Alarm|sound_sample:Sound|I2C_Audio_Config:myconfig" ;
+---------+-------+----------+------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                    ;
+---------+-------+----------+------------------------------------------------------------+
; reset_n ; Input ; Info     ; Stuck at VCC                                               ;
+---------+-------+----------+------------------------------------------------------------+


+---------------------------------------------------------------------------------+
; Port Connectivity Checks: "AlarmRun:Alarm|sound_sample:Sound|clkgen:my_i2c_clk" ;
+-------+-------+----------+------------------------------------------------------+
; Port  ; Type  ; Severity ; Details                                              ;
+-------+-------+----------+------------------------------------------------------+
; rst   ; Input ; Info     ; Stuck at GND                                         ;
; clken ; Input ; Info     ; Stuck at VCC                                         ;
+-------+-------+----------+------------------------------------------------------+


+----------------------------------------------------------------------+
; Port Connectivity Checks: "KeyTimeGet:GetTime|ps2_keyboard:keyboard" ;
+------------+-------+----------+--------------------------------------+
; Port       ; Type  ; Severity ; Details                              ;
+------------+-------+----------+--------------------------------------+
; clrn       ; Input ; Info     ; Stuck at VCC                         ;
; nextdata_n ; Input ; Info     ; Stuck at GND                         ;
+------------+-------+----------+--------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 316                         ;
;     CLR               ; 6                           ;
;     ENA               ; 71                          ;
;     ENA CLR           ; 12                          ;
;     ENA SCLR          ; 41                          ;
;     ENA SCLR SLD      ; 15                          ;
;     SCLR              ; 80                          ;
;     plain             ; 91                          ;
; arriav_io_obuf        ; 3                           ;
; arriav_lcell_comb     ; 4372                        ;
;     arith             ; 2085                        ;
;         0 data inputs ; 18                          ;
;         1 data inputs ; 370                         ;
;         2 data inputs ; 1645                        ;
;         3 data inputs ; 21                          ;
;         4 data inputs ; 31                          ;
;     extend            ; 9                           ;
;         7 data inputs ; 9                           ;
;     normal            ; 933                         ;
;         0 data inputs ; 1                           ;
;         1 data inputs ; 27                          ;
;         2 data inputs ; 86                          ;
;         3 data inputs ; 119                         ;
;         4 data inputs ; 161                         ;
;         5 data inputs ; 178                         ;
;         6 data inputs ; 361                         ;
;     shared            ; 1345                        ;
;         1 data inputs ; 864                         ;
;         2 data inputs ; 416                         ;
;         3 data inputs ; 65                          ;
; arriav_mac            ; 112                         ;
; boundary_port         ; 93                          ;
; generic_pll           ; 1                           ;
; stratixv_ram_block    ; 24                          ;
;                       ;                             ;
; Max LUT depth         ; 11.70                       ;
; Average LUT depth     ; 8.59                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:18     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition
    Info: Processing started: Sun Dec 23 21:27:00 2018
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off MyClock -c MyClock
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file picture_rom.v
    Info (12023): Found entity 1: picture_rom File: D:/OneDrive/Experiments_in_Digital_Logical_Circuits/CLOCK/MyClock/picture_rom.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file audio_clk.v
    Info (12023): Found entity 1: audio_clk File: D:/OneDrive/Experiments_in_Digital_Logical_Circuits/CLOCK/MyClock/audio_clk.v Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file audio_clk/audio_clk_0002.v
    Info (12023): Found entity 1: audio_clk_0002 File: D:/OneDrive/Experiments_in_Digital_Logical_Circuits/CLOCK/MyClock/audio_clk/audio_clk_0002.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file myclock.v
    Info (12023): Found entity 1: MyClock File: D:/OneDrive/Experiments_in_Digital_Logical_Circuits/CLOCK/MyClock/MyClock.v Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file frequencydivision.v
    Info (12023): Found entity 1: FrequencyDivision File: D:/OneDrive/Experiments_in_Digital_Logical_Circuits/CLOCK/MyClock/FrequencyDivision.v Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file hexshow.v
    Info (12023): Found entity 1: HEXShow File: D:/OneDrive/Experiments_in_Digital_Logical_Circuits/CLOCK/MyClock/HEXShow.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file clockrun.v
    Info (12023): Found entity 1: ClockRun File: D:/OneDrive/Experiments_in_Digital_Logical_Circuits/CLOCK/MyClock/ClockRun.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file timeshow.v
    Info (12023): Found entity 1: TimeShow File: D:/OneDrive/Experiments_in_Digital_Logical_Circuits/CLOCK/MyClock/TimeShow.v Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file ps2_keyboard.v
    Info (12023): Found entity 1: ps2_keyboard File: D:/OneDrive/Experiments_in_Digital_Logical_Circuits/CLOCK/MyClock/ps2_keyboard.v Line: 7
Info (12021): Found 1 design units, including 1 entities, in source file keytimeget.v
    Info (12023): Found entity 1: KeyTimeGet File: D:/OneDrive/Experiments_in_Digital_Logical_Circuits/CLOCK/MyClock/KeyTimeGet.v Line: 7
Info (12021): Found 1 design units, including 1 entities, in source file keytranslate.v
    Info (12023): Found entity 1: KeyTranslate File: D:/OneDrive/Experiments_in_Digital_Logical_Circuits/CLOCK/MyClock/KeyTranslate.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file alarmrun.v
    Info (12023): Found entity 1: AlarmRun File: D:/OneDrive/Experiments_in_Digital_Logical_Circuits/CLOCK/MyClock/AlarmRun.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file sound_sample.v
    Info (12023): Found entity 1: sound_sample File: D:/OneDrive/Experiments_in_Digital_Logical_Circuits/CLOCK/MyClock/sound_sample.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file sin_generator.v
    Info (12023): Found entity 1: Sin_Generator File: D:/OneDrive/Experiments_in_Digital_Logical_Circuits/CLOCK/MyClock/Sin_Generator.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file i2c_audio_config.v
    Info (12023): Found entity 1: I2C_Audio_Config File: D:/OneDrive/Experiments_in_Digital_Logical_Circuits/CLOCK/MyClock/I2C_Audio_Config.v Line: 1
Warning (10238): Verilog Module Declaration warning at I2C_Controller.v(55): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module "I2C_Controller" File: D:/OneDrive/Experiments_in_Digital_Logical_Circuits/CLOCK/MyClock/I2C_Controller.v Line: 55
Info (12021): Found 1 design units, including 1 entities, in source file i2c_controller.v
    Info (12023): Found entity 1: I2C_Controller File: D:/OneDrive/Experiments_in_Digital_Logical_Circuits/CLOCK/MyClock/I2C_Controller.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file clkgen.v
    Info (12023): Found entity 1: clkgen File: D:/OneDrive/Experiments_in_Digital_Logical_Circuits/CLOCK/MyClock/clkgen.v Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file i2s_audio.v
    Info (12023): Found entity 1: I2S_Audio File: D:/OneDrive/Experiments_in_Digital_Logical_Circuits/CLOCK/MyClock/I2S_Audio.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file clockdrawing.v
    Info (12023): Found entity 1: ClockDrawing File: D:/OneDrive/Experiments_in_Digital_Logical_Circuits/CLOCK/MyClock/ClockDrawing.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file vga_ctrl.v
    Info (12023): Found entity 1: vga_ctrl File: D:/OneDrive/Experiments_in_Digital_Logical_Circuits/CLOCK/MyClock/vga_ctrl.v Line: 1
Warning (12019): Can't analyze file -- file output_files/clkgen.v is missing
Warning (10236): Verilog HDL Implicit Net warning at sound_sample.v(75): created implicit net for "reset" File: D:/OneDrive/Experiments_in_Digital_Logical_Circuits/CLOCK/MyClock/sound_sample.v Line: 75
Info (12127): Elaborating entity "MyClock" for the top level hierarchy
Info (12128): Elaborating entity "FrequencyDivision" for hierarchy "FrequencyDivision:change_clk50_to_one_second" File: D:/OneDrive/Experiments_in_Digital_Logical_Circuits/CLOCK/MyClock/MyClock.v Line: 93
Info (12128): Elaborating entity "ClockRun" for hierarchy "ClockRun:MainClock" File: D:/OneDrive/Experiments_in_Digital_Logical_Circuits/CLOCK/MyClock/MyClock.v Line: 107
Info (12128): Elaborating entity "TimeShow" for hierarchy "TimeShow:HEXShowTime" File: D:/OneDrive/Experiments_in_Digital_Logical_Circuits/CLOCK/MyClock/MyClock.v Line: 122
Warning (10230): Verilog HDL assignment warning at TimeShow.v(30): truncated value with size 8 to match size of target (6) File: D:/OneDrive/Experiments_in_Digital_Logical_Circuits/CLOCK/MyClock/TimeShow.v Line: 30
Warning (10230): Verilog HDL assignment warning at TimeShow.v(31): truncated value with size 8 to match size of target (6) File: D:/OneDrive/Experiments_in_Digital_Logical_Circuits/CLOCK/MyClock/TimeShow.v Line: 31
Warning (10230): Verilog HDL assignment warning at TimeShow.v(32): truncated value with size 8 to match size of target (6) File: D:/OneDrive/Experiments_in_Digital_Logical_Circuits/CLOCK/MyClock/TimeShow.v Line: 32
Info (12128): Elaborating entity "HEXShow" for hierarchy "TimeShow:HEXShowTime|HEXShow:second_show" File: D:/OneDrive/Experiments_in_Digital_Logical_Circuits/CLOCK/MyClock/TimeShow.v Line: 55
Info (12128): Elaborating entity "KeyTimeGet" for hierarchy "KeyTimeGet:GetTime" File: D:/OneDrive/Experiments_in_Digital_Logical_Circuits/CLOCK/MyClock/MyClock.v Line: 140
Warning (10230): Verilog HDL assignment warning at KeyTimeGet.v(78): truncated value with size 8 to match size of target (6) File: D:/OneDrive/Experiments_in_Digital_Logical_Circuits/CLOCK/MyClock/KeyTimeGet.v Line: 78
Warning (10230): Verilog HDL assignment warning at KeyTimeGet.v(79): truncated value with size 8 to match size of target (6) File: D:/OneDrive/Experiments_in_Digital_Logical_Circuits/CLOCK/MyClock/KeyTimeGet.v Line: 79
Warning (10230): Verilog HDL assignment warning at KeyTimeGet.v(80): truncated value with size 8 to match size of target (6) File: D:/OneDrive/Experiments_in_Digital_Logical_Circuits/CLOCK/MyClock/KeyTimeGet.v Line: 80
Warning (10230): Verilog HDL assignment warning at KeyTimeGet.v(97): truncated value with size 8 to match size of target (6) File: D:/OneDrive/Experiments_in_Digital_Logical_Circuits/CLOCK/MyClock/KeyTimeGet.v Line: 97
Warning (10230): Verilog HDL assignment warning at KeyTimeGet.v(98): truncated value with size 8 to match size of target (6) File: D:/OneDrive/Experiments_in_Digital_Logical_Circuits/CLOCK/MyClock/KeyTimeGet.v Line: 98
Warning (10230): Verilog HDL assignment warning at KeyTimeGet.v(99): truncated value with size 8 to match size of target (6) File: D:/OneDrive/Experiments_in_Digital_Logical_Circuits/CLOCK/MyClock/KeyTimeGet.v Line: 99
Warning (10230): Verilog HDL assignment warning at KeyTimeGet.v(100): truncated value with size 8 to match size of target (6) File: D:/OneDrive/Experiments_in_Digital_Logical_Circuits/CLOCK/MyClock/KeyTimeGet.v Line: 100
Warning (10230): Verilog HDL assignment warning at KeyTimeGet.v(101): truncated value with size 8 to match size of target (6) File: D:/OneDrive/Experiments_in_Digital_Logical_Circuits/CLOCK/MyClock/KeyTimeGet.v Line: 101
Warning (10230): Verilog HDL assignment warning at KeyTimeGet.v(102): truncated value with size 8 to match size of target (6) File: D:/OneDrive/Experiments_in_Digital_Logical_Circuits/CLOCK/MyClock/KeyTimeGet.v Line: 102
Warning (10034): Output port "all_ready" at KeyTimeGet.v(19) has no driver File: D:/OneDrive/Experiments_in_Digital_Logical_Circuits/CLOCK/MyClock/KeyTimeGet.v Line: 19
Info (12128): Elaborating entity "ps2_keyboard" for hierarchy "KeyTimeGet:GetTime|ps2_keyboard:keyboard" File: D:/OneDrive/Experiments_in_Digital_Logical_Circuits/CLOCK/MyClock/KeyTimeGet.v Line: 57
Info (12128): Elaborating entity "KeyTranslate" for hierarchy "KeyTimeGet:GetTime|KeyTranslate:GetASCII" File: D:/OneDrive/Experiments_in_Digital_Logical_Circuits/CLOCK/MyClock/KeyTimeGet.v Line: 65
Warning (10030): Net "ASCII_MEMORY.data_a" at KeyTranslate.v(11) has no driver or initial value, using a default initial value '0' File: D:/OneDrive/Experiments_in_Digital_Logical_Circuits/CLOCK/MyClock/KeyTranslate.v Line: 11
Warning (10030): Net "ASCII_MEMORY.waddr_a" at KeyTranslate.v(11) has no driver or initial value, using a default initial value '0' File: D:/OneDrive/Experiments_in_Digital_Logical_Circuits/CLOCK/MyClock/KeyTranslate.v Line: 11
Warning (10030): Net "ASCII_MEMORY.we_a" at KeyTranslate.v(11) has no driver or initial value, using a default initial value '0' File: D:/OneDrive/Experiments_in_Digital_Logical_Circuits/CLOCK/MyClock/KeyTranslate.v Line: 11
Info (12128): Elaborating entity "AlarmRun" for hierarchy "AlarmRun:Alarm" File: D:/OneDrive/Experiments_in_Digital_Logical_Circuits/CLOCK/MyClock/MyClock.v Line: 163
Warning (10230): Verilog HDL assignment warning at AlarmRun.v(62): truncated value with size 32 to match size of target (3) File: D:/OneDrive/Experiments_in_Digital_Logical_Circuits/CLOCK/MyClock/AlarmRun.v Line: 62
Info (12128): Elaborating entity "sound_sample" for hierarchy "AlarmRun:Alarm|sound_sample:Sound" File: D:/OneDrive/Experiments_in_Digital_Logical_Circuits/CLOCK/MyClock/AlarmRun.v Line: 82
Info (12128): Elaborating entity "audio_clk" for hierarchy "AlarmRun:Alarm|sound_sample:Sound|audio_clk:u1" File: D:/OneDrive/Experiments_in_Digital_Logical_Circuits/CLOCK/MyClock/sound_sample.v Line: 75
Info (12128): Elaborating entity "audio_clk_0002" for hierarchy "AlarmRun:Alarm|sound_sample:Sound|audio_clk:u1|audio_clk_0002:audio_clk_inst" File: D:/OneDrive/Experiments_in_Digital_Logical_Circuits/CLOCK/MyClock/audio_clk.v Line: 20
Info (12128): Elaborating entity "altera_pll" for hierarchy "AlarmRun:Alarm|sound_sample:Sound|audio_clk:u1|audio_clk_0002:audio_clk_inst|altera_pll:altera_pll_i" File: D:/OneDrive/Experiments_in_Digital_Logical_Circuits/CLOCK/MyClock/audio_clk/audio_clk_0002.v Line: 85
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "wire_to_nowhere_64" into its bus
Info (12130): Elaborated megafunction instantiation "AlarmRun:Alarm|sound_sample:Sound|audio_clk:u1|audio_clk_0002:audio_clk_inst|altera_pll:altera_pll_i" File: D:/OneDrive/Experiments_in_Digital_Logical_Circuits/CLOCK/MyClock/audio_clk/audio_clk_0002.v Line: 85
Info (12133): Instantiated megafunction "AlarmRun:Alarm|sound_sample:Sound|audio_clk:u1|audio_clk_0002:audio_clk_inst|altera_pll:altera_pll_i" with the following parameter: File: D:/OneDrive/Experiments_in_Digital_Logical_Circuits/CLOCK/MyClock/audio_clk/audio_clk_0002.v Line: 85
    Info (12134): Parameter "fractional_vco_multiplier" = "true"
    Info (12134): Parameter "reference_clock_frequency" = "50.0 MHz"
    Info (12134): Parameter "operation_mode" = "direct"
    Info (12134): Parameter "number_of_clocks" = "1"
    Info (12134): Parameter "output_clock_frequency0" = "18.432000 MHz"
    Info (12134): Parameter "phase_shift0" = "0 ps"
    Info (12134): Parameter "duty_cycle0" = "50"
    Info (12134): Parameter "output_clock_frequency1" = "0 MHz"
    Info (12134): Parameter "phase_shift1" = "0 ps"
    Info (12134): Parameter "duty_cycle1" = "50"
    Info (12134): Parameter "output_clock_frequency2" = "0 MHz"
    Info (12134): Parameter "phase_shift2" = "0 ps"
    Info (12134): Parameter "duty_cycle2" = "50"
    Info (12134): Parameter "output_clock_frequency3" = "0 MHz"
    Info (12134): Parameter "phase_shift3" = "0 ps"
    Info (12134): Parameter "duty_cycle3" = "50"
    Info (12134): Parameter "output_clock_frequency4" = "0 MHz"
    Info (12134): Parameter "phase_shift4" = "0 ps"
    Info (12134): Parameter "duty_cycle4" = "50"
    Info (12134): Parameter "output_clock_frequency5" = "0 MHz"
    Info (12134): Parameter "phase_shift5" = "0 ps"
    Info (12134): Parameter "duty_cycle5" = "50"
    Info (12134): Parameter "output_clock_frequency6" = "0 MHz"
    Info (12134): Parameter "phase_shift6" = "0 ps"
    Info (12134): Parameter "duty_cycle6" = "50"
    Info (12134): Parameter "output_clock_frequency7" = "0 MHz"
    Info (12134): Parameter "phase_shift7" = "0 ps"
    Info (12134): Parameter "duty_cycle7" = "50"
    Info (12134): Parameter "output_clock_frequency8" = "0 MHz"
    Info (12134): Parameter "phase_shift8" = "0 ps"
    Info (12134): Parameter "duty_cycle8" = "50"
    Info (12134): Parameter "output_clock_frequency9" = "0 MHz"
    Info (12134): Parameter "phase_shift9" = "0 ps"
    Info (12134): Parameter "duty_cycle9" = "50"
    Info (12134): Parameter "output_clock_frequency10" = "0 MHz"
    Info (12134): Parameter "phase_shift10" = "0 ps"
    Info (12134): Parameter "duty_cycle10" = "50"
    Info (12134): Parameter "output_clock_frequency11" = "0 MHz"
    Info (12134): Parameter "phase_shift11" = "0 ps"
    Info (12134): Parameter "duty_cycle11" = "50"
    Info (12134): Parameter "output_clock_frequency12" = "0 MHz"
    Info (12134): Parameter "phase_shift12" = "0 ps"
    Info (12134): Parameter "duty_cycle12" = "50"
    Info (12134): Parameter "output_clock_frequency13" = "0 MHz"
    Info (12134): Parameter "phase_shift13" = "0 ps"
    Info (12134): Parameter "duty_cycle13" = "50"
    Info (12134): Parameter "output_clock_frequency14" = "0 MHz"
    Info (12134): Parameter "phase_shift14" = "0 ps"
    Info (12134): Parameter "duty_cycle14" = "50"
    Info (12134): Parameter "output_clock_frequency15" = "0 MHz"
    Info (12134): Parameter "phase_shift15" = "0 ps"
    Info (12134): Parameter "duty_cycle15" = "50"
    Info (12134): Parameter "output_clock_frequency16" = "0 MHz"
    Info (12134): Parameter "phase_shift16" = "0 ps"
    Info (12134): Parameter "duty_cycle16" = "50"
    Info (12134): Parameter "output_clock_frequency17" = "0 MHz"
    Info (12134): Parameter "phase_shift17" = "0 ps"
    Info (12134): Parameter "duty_cycle17" = "50"
    Info (12134): Parameter "pll_type" = "General"
    Info (12134): Parameter "pll_subtype" = "General"
Info (12128): Elaborating entity "clkgen" for hierarchy "AlarmRun:Alarm|sound_sample:Sound|clkgen:my_i2c_clk" File: D:/OneDrive/Experiments_in_Digital_Logical_Circuits/CLOCK/MyClock/sound_sample.v Line: 79
Info (12128): Elaborating entity "I2C_Audio_Config" for hierarchy "AlarmRun:Alarm|sound_sample:Sound|I2C_Audio_Config:myconfig" File: D:/OneDrive/Experiments_in_Digital_Logical_Circuits/CLOCK/MyClock/sound_sample.v Line: 82
Warning (10030): Net "audio_reg.data_a" at I2C_Audio_Config.v(24) has no driver or initial value, using a default initial value '0' File: D:/OneDrive/Experiments_in_Digital_Logical_Circuits/CLOCK/MyClock/I2C_Audio_Config.v Line: 24
Warning (10030): Net "audio_reg.waddr_a" at I2C_Audio_Config.v(24) has no driver or initial value, using a default initial value '0' File: D:/OneDrive/Experiments_in_Digital_Logical_Circuits/CLOCK/MyClock/I2C_Audio_Config.v Line: 24
Warning (10030): Net "audio_cmd.data_a" at I2C_Audio_Config.v(25) has no driver or initial value, using a default initial value '0' File: D:/OneDrive/Experiments_in_Digital_Logical_Circuits/CLOCK/MyClock/I2C_Audio_Config.v Line: 25
Warning (10030): Net "audio_cmd.waddr_a" at I2C_Audio_Config.v(25) has no driver or initial value, using a default initial value '0' File: D:/OneDrive/Experiments_in_Digital_Logical_Circuits/CLOCK/MyClock/I2C_Audio_Config.v Line: 25
Warning (10030): Net "audio_reg.we_a" at I2C_Audio_Config.v(24) has no driver or initial value, using a default initial value '0' File: D:/OneDrive/Experiments_in_Digital_Logical_Circuits/CLOCK/MyClock/I2C_Audio_Config.v Line: 24
Warning (10030): Net "audio_cmd.we_a" at I2C_Audio_Config.v(25) has no driver or initial value, using a default initial value '0' File: D:/OneDrive/Experiments_in_Digital_Logical_Circuits/CLOCK/MyClock/I2C_Audio_Config.v Line: 25
Info (12128): Elaborating entity "I2C_Controller" for hierarchy "AlarmRun:Alarm|sound_sample:Sound|I2C_Audio_Config:myconfig|I2C_Controller:u0" File: D:/OneDrive/Experiments_in_Digital_Logical_Circuits/CLOCK/MyClock/I2C_Audio_Config.v Line: 54
Warning (10230): Verilog HDL assignment warning at I2C_Controller.v(78): truncated value with size 32 to match size of target (1) File: D:/OneDrive/Experiments_in_Digital_Logical_Circuits/CLOCK/MyClock/I2C_Controller.v Line: 78
Warning (10230): Verilog HDL assignment warning at I2C_Controller.v(77): truncated value with size 32 to match size of target (1) File: D:/OneDrive/Experiments_in_Digital_Logical_Circuits/CLOCK/MyClock/I2C_Controller.v Line: 77
Warning (10230): Verilog HDL assignment warning at I2C_Controller.v(89): truncated value with size 32 to match size of target (6) File: D:/OneDrive/Experiments_in_Digital_Logical_Circuits/CLOCK/MyClock/I2C_Controller.v Line: 89
Info (12128): Elaborating entity "I2S_Audio" for hierarchy "AlarmRun:Alarm|sound_sample:Sound|I2S_Audio:myaudio" File: D:/OneDrive/Experiments_in_Digital_Logical_Circuits/CLOCK/MyClock/sound_sample.v Line: 84
Info (12128): Elaborating entity "Sin_Generator" for hierarchy "AlarmRun:Alarm|sound_sample:Sound|Sin_Generator:sin_wave" File: D:/OneDrive/Experiments_in_Digital_Logical_Circuits/CLOCK/MyClock/sound_sample.v Line: 86
Warning (10858): Verilog HDL warning at Sin_Generator.v(10): object sintable used but never assigned File: D:/OneDrive/Experiments_in_Digital_Logical_Circuits/CLOCK/MyClock/Sin_Generator.v Line: 10
Info (12128): Elaborating entity "ClockDrawing" for hierarchy "ClockDrawing:VGADrawing" File: D:/OneDrive/Experiments_in_Digital_Logical_Circuits/CLOCK/MyClock/MyClock.v Line: 185
Warning (10230): Verilog HDL assignment warning at ClockDrawing.v(41): truncated value with size 32 to match size of target (20) File: D:/OneDrive/Experiments_in_Digital_Logical_Circuits/CLOCK/MyClock/ClockDrawing.v Line: 41
Warning (10230): Verilog HDL assignment warning at ClockDrawing.v(42): truncated value with size 32 to match size of target (20) File: D:/OneDrive/Experiments_in_Digital_Logical_Circuits/CLOCK/MyClock/ClockDrawing.v Line: 42
Warning (10230): Verilog HDL assignment warning at ClockDrawing.v(43): truncated value with size 32 to match size of target (20) File: D:/OneDrive/Experiments_in_Digital_Logical_Circuits/CLOCK/MyClock/ClockDrawing.v Line: 43
Warning (10230): Verilog HDL assignment warning at ClockDrawing.v(44): truncated value with size 32 to match size of target (20) File: D:/OneDrive/Experiments_in_Digital_Logical_Circuits/CLOCK/MyClock/ClockDrawing.v Line: 44
Warning (10230): Verilog HDL assignment warning at ClockDrawing.v(45): truncated value with size 32 to match size of target (20) File: D:/OneDrive/Experiments_in_Digital_Logical_Circuits/CLOCK/MyClock/ClockDrawing.v Line: 45
Warning (10230): Verilog HDL assignment warning at ClockDrawing.v(46): truncated value with size 32 to match size of target (20) File: D:/OneDrive/Experiments_in_Digital_Logical_Circuits/CLOCK/MyClock/ClockDrawing.v Line: 46
Warning (10230): Verilog HDL assignment warning at ClockDrawing.v(47): truncated value with size 32 to match size of target (20) File: D:/OneDrive/Experiments_in_Digital_Logical_Circuits/CLOCK/MyClock/ClockDrawing.v Line: 47
Warning (10230): Verilog HDL assignment warning at ClockDrawing.v(48): truncated value with size 32 to match size of target (20) File: D:/OneDrive/Experiments_in_Digital_Logical_Circuits/CLOCK/MyClock/ClockDrawing.v Line: 48
Warning (10230): Verilog HDL assignment warning at ClockDrawing.v(49): truncated value with size 32 to match size of target (20) File: D:/OneDrive/Experiments_in_Digital_Logical_Circuits/CLOCK/MyClock/ClockDrawing.v Line: 49
Warning (10230): Verilog HDL assignment warning at ClockDrawing.v(50): truncated value with size 32 to match size of target (20) File: D:/OneDrive/Experiments_in_Digital_Logical_Circuits/CLOCK/MyClock/ClockDrawing.v Line: 50
Warning (10230): Verilog HDL assignment warning at ClockDrawing.v(51): truncated value with size 32 to match size of target (20) File: D:/OneDrive/Experiments_in_Digital_Logical_Circuits/CLOCK/MyClock/ClockDrawing.v Line: 51
Warning (10230): Verilog HDL assignment warning at ClockDrawing.v(52): truncated value with size 32 to match size of target (20) File: D:/OneDrive/Experiments_in_Digital_Logical_Circuits/CLOCK/MyClock/ClockDrawing.v Line: 52
Warning (10230): Verilog HDL assignment warning at ClockDrawing.v(53): truncated value with size 32 to match size of target (20) File: D:/OneDrive/Experiments_in_Digital_Logical_Circuits/CLOCK/MyClock/ClockDrawing.v Line: 53
Warning (10230): Verilog HDL assignment warning at ClockDrawing.v(54): truncated value with size 32 to match size of target (20) File: D:/OneDrive/Experiments_in_Digital_Logical_Circuits/CLOCK/MyClock/ClockDrawing.v Line: 54
Warning (10230): Verilog HDL assignment warning at ClockDrawing.v(57): truncated value with size 32 to match size of target (20) File: D:/OneDrive/Experiments_in_Digital_Logical_Circuits/CLOCK/MyClock/ClockDrawing.v Line: 57
Warning (10230): Verilog HDL assignment warning at ClockDrawing.v(58): truncated value with size 32 to match size of target (20) File: D:/OneDrive/Experiments_in_Digital_Logical_Circuits/CLOCK/MyClock/ClockDrawing.v Line: 58
Warning (10230): Verilog HDL assignment warning at ClockDrawing.v(59): truncated value with size 32 to match size of target (20) File: D:/OneDrive/Experiments_in_Digital_Logical_Circuits/CLOCK/MyClock/ClockDrawing.v Line: 59
Warning (10230): Verilog HDL assignment warning at ClockDrawing.v(60): truncated value with size 32 to match size of target (20) File: D:/OneDrive/Experiments_in_Digital_Logical_Circuits/CLOCK/MyClock/ClockDrawing.v Line: 60
Warning (10230): Verilog HDL assignment warning at ClockDrawing.v(61): truncated value with size 32 to match size of target (20) File: D:/OneDrive/Experiments_in_Digital_Logical_Circuits/CLOCK/MyClock/ClockDrawing.v Line: 61
Warning (10230): Verilog HDL assignment warning at ClockDrawing.v(62): truncated value with size 32 to match size of target (20) File: D:/OneDrive/Experiments_in_Digital_Logical_Circuits/CLOCK/MyClock/ClockDrawing.v Line: 62
Warning (10230): Verilog HDL assignment warning at ClockDrawing.v(63): truncated value with size 32 to match size of target (20) File: D:/OneDrive/Experiments_in_Digital_Logical_Circuits/CLOCK/MyClock/ClockDrawing.v Line: 63
Warning (10230): Verilog HDL assignment warning at ClockDrawing.v(64): truncated value with size 32 to match size of target (20) File: D:/OneDrive/Experiments_in_Digital_Logical_Circuits/CLOCK/MyClock/ClockDrawing.v Line: 64
Warning (10230): Verilog HDL assignment warning at ClockDrawing.v(65): truncated value with size 32 to match size of target (20) File: D:/OneDrive/Experiments_in_Digital_Logical_Circuits/CLOCK/MyClock/ClockDrawing.v Line: 65
Warning (10230): Verilog HDL assignment warning at ClockDrawing.v(66): truncated value with size 32 to match size of target (20) File: D:/OneDrive/Experiments_in_Digital_Logical_Circuits/CLOCK/MyClock/ClockDrawing.v Line: 66
Warning (10230): Verilog HDL assignment warning at ClockDrawing.v(67): truncated value with size 32 to match size of target (20) File: D:/OneDrive/Experiments_in_Digital_Logical_Circuits/CLOCK/MyClock/ClockDrawing.v Line: 67
Warning (10230): Verilog HDL assignment warning at ClockDrawing.v(68): truncated value with size 32 to match size of target (20) File: D:/OneDrive/Experiments_in_Digital_Logical_Circuits/CLOCK/MyClock/ClockDrawing.v Line: 68
Warning (10230): Verilog HDL assignment warning at ClockDrawing.v(69): truncated value with size 32 to match size of target (20) File: D:/OneDrive/Experiments_in_Digital_Logical_Circuits/CLOCK/MyClock/ClockDrawing.v Line: 69
Warning (10230): Verilog HDL assignment warning at ClockDrawing.v(70): truncated value with size 32 to match size of target (20) File: D:/OneDrive/Experiments_in_Digital_Logical_Circuits/CLOCK/MyClock/ClockDrawing.v Line: 70
Warning (10235): Verilog HDL Always Construct warning at ClockDrawing.v(119): variable "h_addr" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/OneDrive/Experiments_in_Digital_Logical_Circuits/CLOCK/MyClock/ClockDrawing.v Line: 119
Warning (10235): Verilog HDL Always Construct warning at ClockDrawing.v(120): variable "v_addr" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/OneDrive/Experiments_in_Digital_Logical_Circuits/CLOCK/MyClock/ClockDrawing.v Line: 120
Warning (10235): Verilog HDL Always Construct warning at ClockDrawing.v(128): variable "second" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/OneDrive/Experiments_in_Digital_Logical_Circuits/CLOCK/MyClock/ClockDrawing.v Line: 128
Warning (10235): Verilog HDL Always Construct warning at ClockDrawing.v(133): variable "second" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/OneDrive/Experiments_in_Digital_Logical_Circuits/CLOCK/MyClock/ClockDrawing.v Line: 133
Warning (10230): Verilog HDL assignment warning at ClockDrawing.v(134): truncated value with size 16 to match size of target (12) File: D:/OneDrive/Experiments_in_Digital_Logical_Circuits/CLOCK/MyClock/ClockDrawing.v Line: 134
Warning (10230): Verilog HDL assignment warning at ClockDrawing.v(136): truncated value with size 16 to match size of target (12) File: D:/OneDrive/Experiments_in_Digital_Logical_Circuits/CLOCK/MyClock/ClockDrawing.v Line: 136
Warning (10235): Verilog HDL Always Construct warning at ClockDrawing.v(138): variable "second" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/OneDrive/Experiments_in_Digital_Logical_Circuits/CLOCK/MyClock/ClockDrawing.v Line: 138
Warning (10235): Verilog HDL Always Construct warning at ClockDrawing.v(143): variable "second" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/OneDrive/Experiments_in_Digital_Logical_Circuits/CLOCK/MyClock/ClockDrawing.v Line: 143
Warning (10230): Verilog HDL assignment warning at ClockDrawing.v(144): truncated value with size 16 to match size of target (12) File: D:/OneDrive/Experiments_in_Digital_Logical_Circuits/CLOCK/MyClock/ClockDrawing.v Line: 144
Warning (10230): Verilog HDL assignment warning at ClockDrawing.v(146): truncated value with size 16 to match size of target (12) File: D:/OneDrive/Experiments_in_Digital_Logical_Circuits/CLOCK/MyClock/ClockDrawing.v Line: 146
Warning (10235): Verilog HDL Always Construct warning at ClockDrawing.v(148): variable "second" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/OneDrive/Experiments_in_Digital_Logical_Circuits/CLOCK/MyClock/ClockDrawing.v Line: 148
Warning (10235): Verilog HDL Always Construct warning at ClockDrawing.v(153): variable "second" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/OneDrive/Experiments_in_Digital_Logical_Circuits/CLOCK/MyClock/ClockDrawing.v Line: 153
Warning (10230): Verilog HDL assignment warning at ClockDrawing.v(154): truncated value with size 16 to match size of target (12) File: D:/OneDrive/Experiments_in_Digital_Logical_Circuits/CLOCK/MyClock/ClockDrawing.v Line: 154
Warning (10230): Verilog HDL assignment warning at ClockDrawing.v(156): truncated value with size 16 to match size of target (12) File: D:/OneDrive/Experiments_in_Digital_Logical_Circuits/CLOCK/MyClock/ClockDrawing.v Line: 156
Warning (10235): Verilog HDL Always Construct warning at ClockDrawing.v(158): variable "second" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/OneDrive/Experiments_in_Digital_Logical_Circuits/CLOCK/MyClock/ClockDrawing.v Line: 158
Warning (10235): Verilog HDL Always Construct warning at ClockDrawing.v(163): variable "second" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/OneDrive/Experiments_in_Digital_Logical_Circuits/CLOCK/MyClock/ClockDrawing.v Line: 163
Warning (10230): Verilog HDL assignment warning at ClockDrawing.v(164): truncated value with size 16 to match size of target (12) File: D:/OneDrive/Experiments_in_Digital_Logical_Circuits/CLOCK/MyClock/ClockDrawing.v Line: 164
Warning (10230): Verilog HDL assignment warning at ClockDrawing.v(166): truncated value with size 16 to match size of target (12) File: D:/OneDrive/Experiments_in_Digital_Logical_Circuits/CLOCK/MyClock/ClockDrawing.v Line: 166
Warning (10235): Verilog HDL Always Construct warning at ClockDrawing.v(168): variable "second" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/OneDrive/Experiments_in_Digital_Logical_Circuits/CLOCK/MyClock/ClockDrawing.v Line: 168
Warning (10230): Verilog HDL assignment warning at ClockDrawing.v(171): truncated value with size 16 to match size of target (12) File: D:/OneDrive/Experiments_in_Digital_Logical_Circuits/CLOCK/MyClock/ClockDrawing.v Line: 171
Warning (10230): Verilog HDL assignment warning at ClockDrawing.v(173): truncated value with size 16 to match size of target (12) File: D:/OneDrive/Experiments_in_Digital_Logical_Circuits/CLOCK/MyClock/ClockDrawing.v Line: 173
Warning (10235): Verilog HDL Always Construct warning at ClockDrawing.v(175): variable "second" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/OneDrive/Experiments_in_Digital_Logical_Circuits/CLOCK/MyClock/ClockDrawing.v Line: 175
Warning (10230): Verilog HDL assignment warning at ClockDrawing.v(178): truncated value with size 16 to match size of target (12) File: D:/OneDrive/Experiments_in_Digital_Logical_Circuits/CLOCK/MyClock/ClockDrawing.v Line: 178
Warning (10230): Verilog HDL assignment warning at ClockDrawing.v(180): truncated value with size 16 to match size of target (12) File: D:/OneDrive/Experiments_in_Digital_Logical_Circuits/CLOCK/MyClock/ClockDrawing.v Line: 180
Warning (10230): Verilog HDL assignment warning at ClockDrawing.v(184): truncated value with size 16 to match size of target (12) File: D:/OneDrive/Experiments_in_Digital_Logical_Circuits/CLOCK/MyClock/ClockDrawing.v Line: 184
Warning (10230): Verilog HDL assignment warning at ClockDrawing.v(188): truncated value with size 16 to match size of target (12) File: D:/OneDrive/Experiments_in_Digital_Logical_Circuits/CLOCK/MyClock/ClockDrawing.v Line: 188
Warning (10235): Verilog HDL Always Construct warning at ClockDrawing.v(194): variable "minute" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/OneDrive/Experiments_in_Digital_Logical_Circuits/CLOCK/MyClock/ClockDrawing.v Line: 194
Warning (10235): Verilog HDL Always Construct warning at ClockDrawing.v(199): variable "minute" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/OneDrive/Experiments_in_Digital_Logical_Circuits/CLOCK/MyClock/ClockDrawing.v Line: 199
Warning (10230): Verilog HDL assignment warning at ClockDrawing.v(200): truncated value with size 16 to match size of target (12) File: D:/OneDrive/Experiments_in_Digital_Logical_Circuits/CLOCK/MyClock/ClockDrawing.v Line: 200
Warning (10230): Verilog HDL assignment warning at ClockDrawing.v(202): truncated value with size 16 to match size of target (12) File: D:/OneDrive/Experiments_in_Digital_Logical_Circuits/CLOCK/MyClock/ClockDrawing.v Line: 202
Warning (10235): Verilog HDL Always Construct warning at ClockDrawing.v(204): variable "minute" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/OneDrive/Experiments_in_Digital_Logical_Circuits/CLOCK/MyClock/ClockDrawing.v Line: 204
Warning (10235): Verilog HDL Always Construct warning at ClockDrawing.v(209): variable "minute" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/OneDrive/Experiments_in_Digital_Logical_Circuits/CLOCK/MyClock/ClockDrawing.v Line: 209
Warning (10230): Verilog HDL assignment warning at ClockDrawing.v(210): truncated value with size 16 to match size of target (12) File: D:/OneDrive/Experiments_in_Digital_Logical_Circuits/CLOCK/MyClock/ClockDrawing.v Line: 210
Warning (10230): Verilog HDL assignment warning at ClockDrawing.v(212): truncated value with size 16 to match size of target (12) File: D:/OneDrive/Experiments_in_Digital_Logical_Circuits/CLOCK/MyClock/ClockDrawing.v Line: 212
Warning (10235): Verilog HDL Always Construct warning at ClockDrawing.v(214): variable "minute" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/OneDrive/Experiments_in_Digital_Logical_Circuits/CLOCK/MyClock/ClockDrawing.v Line: 214
Warning (10235): Verilog HDL Always Construct warning at ClockDrawing.v(219): variable "minute" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/OneDrive/Experiments_in_Digital_Logical_Circuits/CLOCK/MyClock/ClockDrawing.v Line: 219
Warning (10230): Verilog HDL assignment warning at ClockDrawing.v(220): truncated value with size 16 to match size of target (12) File: D:/OneDrive/Experiments_in_Digital_Logical_Circuits/CLOCK/MyClock/ClockDrawing.v Line: 220
Warning (10230): Verilog HDL assignment warning at ClockDrawing.v(222): truncated value with size 16 to match size of target (12) File: D:/OneDrive/Experiments_in_Digital_Logical_Circuits/CLOCK/MyClock/ClockDrawing.v Line: 222
Warning (10235): Verilog HDL Always Construct warning at ClockDrawing.v(224): variable "minute" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/OneDrive/Experiments_in_Digital_Logical_Circuits/CLOCK/MyClock/ClockDrawing.v Line: 224
Warning (10235): Verilog HDL Always Construct warning at ClockDrawing.v(229): variable "minute" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/OneDrive/Experiments_in_Digital_Logical_Circuits/CLOCK/MyClock/ClockDrawing.v Line: 229
Warning (10230): Verilog HDL assignment warning at ClockDrawing.v(230): truncated value with size 16 to match size of target (12) File: D:/OneDrive/Experiments_in_Digital_Logical_Circuits/CLOCK/MyClock/ClockDrawing.v Line: 230
Warning (10230): Verilog HDL assignment warning at ClockDrawing.v(232): truncated value with size 16 to match size of target (12) File: D:/OneDrive/Experiments_in_Digital_Logical_Circuits/CLOCK/MyClock/ClockDrawing.v Line: 232
Warning (10235): Verilog HDL Always Construct warning at ClockDrawing.v(234): variable "minute" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/OneDrive/Experiments_in_Digital_Logical_Circuits/CLOCK/MyClock/ClockDrawing.v Line: 234
Warning (10230): Verilog HDL assignment warning at ClockDrawing.v(237): truncated value with size 16 to match size of target (12) File: D:/OneDrive/Experiments_in_Digital_Logical_Circuits/CLOCK/MyClock/ClockDrawing.v Line: 237
Warning (10230): Verilog HDL assignment warning at ClockDrawing.v(239): truncated value with size 16 to match size of target (12) File: D:/OneDrive/Experiments_in_Digital_Logical_Circuits/CLOCK/MyClock/ClockDrawing.v Line: 239
Warning (10235): Verilog HDL Always Construct warning at ClockDrawing.v(241): variable "minute" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/OneDrive/Experiments_in_Digital_Logical_Circuits/CLOCK/MyClock/ClockDrawing.v Line: 241
Warning (10230): Verilog HDL assignment warning at ClockDrawing.v(244): truncated value with size 16 to match size of target (12) File: D:/OneDrive/Experiments_in_Digital_Logical_Circuits/CLOCK/MyClock/ClockDrawing.v Line: 244
Warning (10230): Verilog HDL assignment warning at ClockDrawing.v(246): truncated value with size 16 to match size of target (12) File: D:/OneDrive/Experiments_in_Digital_Logical_Circuits/CLOCK/MyClock/ClockDrawing.v Line: 246
Warning (10230): Verilog HDL assignment warning at ClockDrawing.v(251): truncated value with size 16 to match size of target (12) File: D:/OneDrive/Experiments_in_Digital_Logical_Circuits/CLOCK/MyClock/ClockDrawing.v Line: 251
Warning (10235): Verilog HDL Always Construct warning at ClockDrawing.v(258): variable "hour" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/OneDrive/Experiments_in_Digital_Logical_Circuits/CLOCK/MyClock/ClockDrawing.v Line: 258
Warning (10235): Verilog HDL Always Construct warning at ClockDrawing.v(263): variable "hour" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/OneDrive/Experiments_in_Digital_Logical_Circuits/CLOCK/MyClock/ClockDrawing.v Line: 263
Warning (10230): Verilog HDL assignment warning at ClockDrawing.v(264): truncated value with size 16 to match size of target (12) File: D:/OneDrive/Experiments_in_Digital_Logical_Circuits/CLOCK/MyClock/ClockDrawing.v Line: 264
Warning (10230): Verilog HDL assignment warning at ClockDrawing.v(266): truncated value with size 16 to match size of target (12) File: D:/OneDrive/Experiments_in_Digital_Logical_Circuits/CLOCK/MyClock/ClockDrawing.v Line: 266
Warning (10235): Verilog HDL Always Construct warning at ClockDrawing.v(268): variable "hour" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/OneDrive/Experiments_in_Digital_Logical_Circuits/CLOCK/MyClock/ClockDrawing.v Line: 268
Warning (10235): Verilog HDL Always Construct warning at ClockDrawing.v(273): variable "hour" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/OneDrive/Experiments_in_Digital_Logical_Circuits/CLOCK/MyClock/ClockDrawing.v Line: 273
Warning (10230): Verilog HDL assignment warning at ClockDrawing.v(274): truncated value with size 16 to match size of target (12) File: D:/OneDrive/Experiments_in_Digital_Logical_Circuits/CLOCK/MyClock/ClockDrawing.v Line: 274
Warning (10230): Verilog HDL assignment warning at ClockDrawing.v(276): truncated value with size 16 to match size of target (12) File: D:/OneDrive/Experiments_in_Digital_Logical_Circuits/CLOCK/MyClock/ClockDrawing.v Line: 276
Warning (10235): Verilog HDL Always Construct warning at ClockDrawing.v(278): variable "hour" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/OneDrive/Experiments_in_Digital_Logical_Circuits/CLOCK/MyClock/ClockDrawing.v Line: 278
Warning (10235): Verilog HDL Always Construct warning at ClockDrawing.v(283): variable "hour" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/OneDrive/Experiments_in_Digital_Logical_Circuits/CLOCK/MyClock/ClockDrawing.v Line: 283
Warning (10230): Verilog HDL assignment warning at ClockDrawing.v(284): truncated value with size 16 to match size of target (12) File: D:/OneDrive/Experiments_in_Digital_Logical_Circuits/CLOCK/MyClock/ClockDrawing.v Line: 284
Warning (10230): Verilog HDL assignment warning at ClockDrawing.v(286): truncated value with size 16 to match size of target (12) File: D:/OneDrive/Experiments_in_Digital_Logical_Circuits/CLOCK/MyClock/ClockDrawing.v Line: 286
Warning (10235): Verilog HDL Always Construct warning at ClockDrawing.v(288): variable "hour" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/OneDrive/Experiments_in_Digital_Logical_Circuits/CLOCK/MyClock/ClockDrawing.v Line: 288
Warning (10235): Verilog HDL Always Construct warning at ClockDrawing.v(293): variable "hour" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/OneDrive/Experiments_in_Digital_Logical_Circuits/CLOCK/MyClock/ClockDrawing.v Line: 293
Warning (10230): Verilog HDL assignment warning at ClockDrawing.v(294): truncated value with size 16 to match size of target (12) File: D:/OneDrive/Experiments_in_Digital_Logical_Circuits/CLOCK/MyClock/ClockDrawing.v Line: 294
Warning (10230): Verilog HDL assignment warning at ClockDrawing.v(296): truncated value with size 16 to match size of target (12) File: D:/OneDrive/Experiments_in_Digital_Logical_Circuits/CLOCK/MyClock/ClockDrawing.v Line: 296
Warning (10235): Verilog HDL Always Construct warning at ClockDrawing.v(298): variable "hour" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/OneDrive/Experiments_in_Digital_Logical_Circuits/CLOCK/MyClock/ClockDrawing.v Line: 298
Warning (10230): Verilog HDL assignment warning at ClockDrawing.v(301): truncated value with size 16 to match size of target (12) File: D:/OneDrive/Experiments_in_Digital_Logical_Circuits/CLOCK/MyClock/ClockDrawing.v Line: 301
Warning (10230): Verilog HDL assignment warning at ClockDrawing.v(303): truncated value with size 16 to match size of target (12) File: D:/OneDrive/Experiments_in_Digital_Logical_Circuits/CLOCK/MyClock/ClockDrawing.v Line: 303
Warning (10235): Verilog HDL Always Construct warning at ClockDrawing.v(305): variable "hour" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/OneDrive/Experiments_in_Digital_Logical_Circuits/CLOCK/MyClock/ClockDrawing.v Line: 305
Warning (10230): Verilog HDL assignment warning at ClockDrawing.v(308): truncated value with size 16 to match size of target (12) File: D:/OneDrive/Experiments_in_Digital_Logical_Circuits/CLOCK/MyClock/ClockDrawing.v Line: 308
Warning (10230): Verilog HDL assignment warning at ClockDrawing.v(310): truncated value with size 16 to match size of target (12) File: D:/OneDrive/Experiments_in_Digital_Logical_Circuits/CLOCK/MyClock/ClockDrawing.v Line: 310
Warning (10235): Verilog HDL Always Construct warning at ClockDrawing.v(313): variable "hour" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/OneDrive/Experiments_in_Digital_Logical_Circuits/CLOCK/MyClock/ClockDrawing.v Line: 313
Warning (10235): Verilog HDL Always Construct warning at ClockDrawing.v(318): variable "hour" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/OneDrive/Experiments_in_Digital_Logical_Circuits/CLOCK/MyClock/ClockDrawing.v Line: 318
Warning (10230): Verilog HDL assignment warning at ClockDrawing.v(319): truncated value with size 16 to match size of target (12) File: D:/OneDrive/Experiments_in_Digital_Logical_Circuits/CLOCK/MyClock/ClockDrawing.v Line: 319
Warning (10230): Verilog HDL assignment warning at ClockDrawing.v(321): truncated value with size 16 to match size of target (12) File: D:/OneDrive/Experiments_in_Digital_Logical_Circuits/CLOCK/MyClock/ClockDrawing.v Line: 321
Warning (10235): Verilog HDL Always Construct warning at ClockDrawing.v(323): variable "hour" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/OneDrive/Experiments_in_Digital_Logical_Circuits/CLOCK/MyClock/ClockDrawing.v Line: 323
Warning (10235): Verilog HDL Always Construct warning at ClockDrawing.v(328): variable "hour" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/OneDrive/Experiments_in_Digital_Logical_Circuits/CLOCK/MyClock/ClockDrawing.v Line: 328
Warning (10230): Verilog HDL assignment warning at ClockDrawing.v(329): truncated value with size 16 to match size of target (12) File: D:/OneDrive/Experiments_in_Digital_Logical_Circuits/CLOCK/MyClock/ClockDrawing.v Line: 329
Warning (10230): Verilog HDL assignment warning at ClockDrawing.v(331): truncated value with size 16 to match size of target (12) File: D:/OneDrive/Experiments_in_Digital_Logical_Circuits/CLOCK/MyClock/ClockDrawing.v Line: 331
Warning (10235): Verilog HDL Always Construct warning at ClockDrawing.v(333): variable "hour" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/OneDrive/Experiments_in_Digital_Logical_Circuits/CLOCK/MyClock/ClockDrawing.v Line: 333
Warning (10235): Verilog HDL Always Construct warning at ClockDrawing.v(338): variable "hour" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/OneDrive/Experiments_in_Digital_Logical_Circuits/CLOCK/MyClock/ClockDrawing.v Line: 338
Warning (10230): Verilog HDL assignment warning at ClockDrawing.v(339): truncated value with size 16 to match size of target (12) File: D:/OneDrive/Experiments_in_Digital_Logical_Circuits/CLOCK/MyClock/ClockDrawing.v Line: 339
Warning (10230): Verilog HDL assignment warning at ClockDrawing.v(341): truncated value with size 16 to match size of target (12) File: D:/OneDrive/Experiments_in_Digital_Logical_Circuits/CLOCK/MyClock/ClockDrawing.v Line: 341
Warning (10235): Verilog HDL Always Construct warning at ClockDrawing.v(343): variable "hour" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/OneDrive/Experiments_in_Digital_Logical_Circuits/CLOCK/MyClock/ClockDrawing.v Line: 343
Warning (10235): Verilog HDL Always Construct warning at ClockDrawing.v(348): variable "hour" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/OneDrive/Experiments_in_Digital_Logical_Circuits/CLOCK/MyClock/ClockDrawing.v Line: 348
Warning (10230): Verilog HDL assignment warning at ClockDrawing.v(349): truncated value with size 16 to match size of target (12) File: D:/OneDrive/Experiments_in_Digital_Logical_Circuits/CLOCK/MyClock/ClockDrawing.v Line: 349
Warning (10230): Verilog HDL assignment warning at ClockDrawing.v(351): truncated value with size 16 to match size of target (12) File: D:/OneDrive/Experiments_in_Digital_Logical_Circuits/CLOCK/MyClock/ClockDrawing.v Line: 351
Warning (10235): Verilog HDL Always Construct warning at ClockDrawing.v(353): variable "hour" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/OneDrive/Experiments_in_Digital_Logical_Circuits/CLOCK/MyClock/ClockDrawing.v Line: 353
Warning (10230): Verilog HDL assignment warning at ClockDrawing.v(356): truncated value with size 16 to match size of target (12) File: D:/OneDrive/Experiments_in_Digital_Logical_Circuits/CLOCK/MyClock/ClockDrawing.v Line: 356
Warning (10230): Verilog HDL assignment warning at ClockDrawing.v(358): truncated value with size 16 to match size of target (12) File: D:/OneDrive/Experiments_in_Digital_Logical_Circuits/CLOCK/MyClock/ClockDrawing.v Line: 358
Warning (10235): Verilog HDL Always Construct warning at ClockDrawing.v(360): variable "hour" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/OneDrive/Experiments_in_Digital_Logical_Circuits/CLOCK/MyClock/ClockDrawing.v Line: 360
Warning (10230): Verilog HDL assignment warning at ClockDrawing.v(363): truncated value with size 16 to match size of target (12) File: D:/OneDrive/Experiments_in_Digital_Logical_Circuits/CLOCK/MyClock/ClockDrawing.v Line: 363
Warning (10230): Verilog HDL assignment warning at ClockDrawing.v(365): truncated value with size 16 to match size of target (12) File: D:/OneDrive/Experiments_in_Digital_Logical_Circuits/CLOCK/MyClock/ClockDrawing.v Line: 365
Warning (10230): Verilog HDL assignment warning at ClockDrawing.v(370): truncated value with size 16 to match size of target (12) File: D:/OneDrive/Experiments_in_Digital_Logical_Circuits/CLOCK/MyClock/ClockDrawing.v Line: 370
Info (12128): Elaborating entity "clkgen" for hierarchy "ClockDrawing:VGADrawing|clkgen:clkgen_fuction" File: D:/OneDrive/Experiments_in_Digital_Logical_Circuits/CLOCK/MyClock/ClockDrawing.v Line: 80
Info (12128): Elaborating entity "vga_ctrl" for hierarchy "ClockDrawing:VGADrawing|vga_ctrl:vga" File: D:/OneDrive/Experiments_in_Digital_Logical_Circuits/CLOCK/MyClock/ClockDrawing.v Line: 387
Warning (276020): Inferred RAM node "KeyTimeGet:GetTime|ps2_keyboard:keyboard|fifo_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Info (276014): Found 3 instances of uninferred RAM logic
    Info (276004): RAM logic "AlarmRun:Alarm|sound_sample:Sound|I2C_Audio_Config:myconfig|audio_reg" is uninferred due to inappropriate RAM size File: D:/OneDrive/Experiments_in_Digital_Logical_Circuits/CLOCK/MyClock/I2C_Audio_Config.v Line: 24
    Info (276004): RAM logic "AlarmRun:Alarm|sound_sample:Sound|I2C_Audio_Config:myconfig|audio_cmd" is uninferred due to inappropriate RAM size File: D:/OneDrive/Experiments_in_Digital_Logical_Circuits/CLOCK/MyClock/I2C_Audio_Config.v Line: 25
    Info (276007): RAM logic "KeyTimeGet:GetTime|KeyTranslate:GetASCII|ASCII_MEMORY" is uninferred due to asynchronous read logic File: D:/OneDrive/Experiments_in_Digital_Logical_Circuits/CLOCK/MyClock/KeyTranslate.v Line: 11
Warning (127007): Memory Initialization File or Hexadecimal (Intel-Format) File "D:/OneDrive/Experiments_in_Digital_Logical_Circuits/CLOCK/MyClock/db/MyClock.ram0_I2C_Audio_Config_f19a1d43.hdl.mif" contains "don't care" values -- overwriting them with 0s
Warning (127007): Memory Initialization File or Hexadecimal (Intel-Format) File "D:/OneDrive/Experiments_in_Digital_Logical_Circuits/CLOCK/MyClock/db/MyClock.ram1_I2C_Audio_Config_f19a1d43.hdl.mif" contains "don't care" values -- overwriting them with 0s
Info (19000): Inferred 2 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "AlarmRun:Alarm|sound_sample:Sound|Sin_Generator:sin_wave|sintable_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 16
        Info (286033): Parameter WIDTHAD_A set to 10
        Info (286033): Parameter NUMWORDS_A set to 1024
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to sintable.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "KeyTimeGet:GetTime|ps2_keyboard:keyboard|fifo_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 3
        Info (286033): Parameter NUMWORDS_A set to 8
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 3
        Info (286033): Parameter NUMWORDS_B set to 8
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
Info (278001): Inferred 37 megafunctions from design logic
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "TimeShow:HEXShowTime|HEXShow:second_show|Mod0" File: D:/OneDrive/Experiments_in_Digital_Logical_Circuits/CLOCK/MyClock/HEXShow.v Line: 19
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "TimeShow:HEXShowTime|HEXShow:minute_show|Mod0" File: D:/OneDrive/Experiments_in_Digital_Logical_Circuits/CLOCK/MyClock/HEXShow.v Line: 19
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "TimeShow:HEXShowTime|HEXShow:hour_show|Mod0" File: D:/OneDrive/Experiments_in_Digital_Logical_Circuits/CLOCK/MyClock/HEXShow.v Line: 19
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "ClockDrawing:VGADrawing|Mult5~mult_hlmacmult" File: D:/OneDrive/Experiments_in_Digital_Logical_Circuits/CLOCK/MyClock/ClockDrawing.v Line: 133
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "ClockDrawing:VGADrawing|Mult4~mult_hlmacmult" File: D:/OneDrive/Experiments_in_Digital_Logical_Circuits/CLOCK/MyClock/ClockDrawing.v Line: 133
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "ClockDrawing:VGADrawing|Mult6~mult_hlmacmult" File: D:/OneDrive/Experiments_in_Digital_Logical_Circuits/CLOCK/MyClock/ClockDrawing.v Line: 133
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "ClockDrawing:VGADrawing|Mult8~mult_hlmacmult" File: D:/OneDrive/Experiments_in_Digital_Logical_Circuits/CLOCK/MyClock/ClockDrawing.v Line: 143
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "ClockDrawing:VGADrawing|Mult10~mult_hlmacmult" File: D:/OneDrive/Experiments_in_Digital_Logical_Circuits/CLOCK/MyClock/ClockDrawing.v Line: 143
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "ClockDrawing:VGADrawing|Mult12~mult_hlmacmult" File: D:/OneDrive/Experiments_in_Digital_Logical_Circuits/CLOCK/MyClock/ClockDrawing.v Line: 153
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "ClockDrawing:VGADrawing|Mult14~mult_hlmacmult" File: D:/OneDrive/Experiments_in_Digital_Logical_Circuits/CLOCK/MyClock/ClockDrawing.v Line: 153
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "ClockDrawing:VGADrawing|Mult16~mult_hlmacmult" File: D:/OneDrive/Experiments_in_Digital_Logical_Circuits/CLOCK/MyClock/ClockDrawing.v Line: 163
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "ClockDrawing:VGADrawing|Mult18~mult_hlmacmult" File: D:/OneDrive/Experiments_in_Digital_Logical_Circuits/CLOCK/MyClock/ClockDrawing.v Line: 163
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "ClockDrawing:VGADrawing|Mult42~mult_hlmacmult" File: D:/OneDrive/Experiments_in_Digital_Logical_Circuits/CLOCK/MyClock/ClockDrawing.v Line: 263
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "ClockDrawing:VGADrawing|Mult44~mult_hlmacmult" File: D:/OneDrive/Experiments_in_Digital_Logical_Circuits/CLOCK/MyClock/ClockDrawing.v Line: 263
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "ClockDrawing:VGADrawing|Mult46~mult_hlmacmult" File: D:/OneDrive/Experiments_in_Digital_Logical_Circuits/CLOCK/MyClock/ClockDrawing.v Line: 273
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "ClockDrawing:VGADrawing|Mult48~mult_hlmacmult" File: D:/OneDrive/Experiments_in_Digital_Logical_Circuits/CLOCK/MyClock/ClockDrawing.v Line: 273
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "ClockDrawing:VGADrawing|Mult50~mult_hlmacmult" File: D:/OneDrive/Experiments_in_Digital_Logical_Circuits/CLOCK/MyClock/ClockDrawing.v Line: 283
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "ClockDrawing:VGADrawing|Mult52~mult_hlmacmult" File: D:/OneDrive/Experiments_in_Digital_Logical_Circuits/CLOCK/MyClock/ClockDrawing.v Line: 283
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "ClockDrawing:VGADrawing|Mult54~mult_hlmacmult" File: D:/OneDrive/Experiments_in_Digital_Logical_Circuits/CLOCK/MyClock/ClockDrawing.v Line: 293
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "ClockDrawing:VGADrawing|Mult56~mult_hlmacmult" File: D:/OneDrive/Experiments_in_Digital_Logical_Circuits/CLOCK/MyClock/ClockDrawing.v Line: 293
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "ClockDrawing:VGADrawing|Mult58~mult_hlmacmult" File: D:/OneDrive/Experiments_in_Digital_Logical_Circuits/CLOCK/MyClock/ClockDrawing.v Line: 318
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "ClockDrawing:VGADrawing|Mult60~mult_hlmacmult" File: D:/OneDrive/Experiments_in_Digital_Logical_Circuits/CLOCK/MyClock/ClockDrawing.v Line: 318
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "ClockDrawing:VGADrawing|Mult62~mult_hlmacmult" File: D:/OneDrive/Experiments_in_Digital_Logical_Circuits/CLOCK/MyClock/ClockDrawing.v Line: 328
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "ClockDrawing:VGADrawing|Mult64~mult_hlmacmult" File: D:/OneDrive/Experiments_in_Digital_Logical_Circuits/CLOCK/MyClock/ClockDrawing.v Line: 328
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "ClockDrawing:VGADrawing|Mult66~mult_hlmacmult" File: D:/OneDrive/Experiments_in_Digital_Logical_Circuits/CLOCK/MyClock/ClockDrawing.v Line: 338
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "ClockDrawing:VGADrawing|Mult68~mult_hlmacmult" File: D:/OneDrive/Experiments_in_Digital_Logical_Circuits/CLOCK/MyClock/ClockDrawing.v Line: 338
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "ClockDrawing:VGADrawing|Mult70~mult_hlmacmult" File: D:/OneDrive/Experiments_in_Digital_Logical_Circuits/CLOCK/MyClock/ClockDrawing.v Line: 348
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "ClockDrawing:VGADrawing|Mult72~mult_hlmacmult" File: D:/OneDrive/Experiments_in_Digital_Logical_Circuits/CLOCK/MyClock/ClockDrawing.v Line: 348
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "ClockDrawing:VGADrawing|Mult25~mult_hlmacmult" File: D:/OneDrive/Experiments_in_Digital_Logical_Circuits/CLOCK/MyClock/ClockDrawing.v Line: 199
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "ClockDrawing:VGADrawing|Mult24~mult_hlmacmult" File: D:/OneDrive/Experiments_in_Digital_Logical_Circuits/CLOCK/MyClock/ClockDrawing.v Line: 199
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "ClockDrawing:VGADrawing|Mult26~mult_hlmacmult" File: D:/OneDrive/Experiments_in_Digital_Logical_Circuits/CLOCK/MyClock/ClockDrawing.v Line: 199
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "ClockDrawing:VGADrawing|Mult28~mult_hlmacmult" File: D:/OneDrive/Experiments_in_Digital_Logical_Circuits/CLOCK/MyClock/ClockDrawing.v Line: 209
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "ClockDrawing:VGADrawing|Mult30~mult_hlmacmult" File: D:/OneDrive/Experiments_in_Digital_Logical_Circuits/CLOCK/MyClock/ClockDrawing.v Line: 209
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "ClockDrawing:VGADrawing|Mult32~mult_hlmacmult" File: D:/OneDrive/Experiments_in_Digital_Logical_Circuits/CLOCK/MyClock/ClockDrawing.v Line: 219
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "ClockDrawing:VGADrawing|Mult34~mult_hlmacmult" File: D:/OneDrive/Experiments_in_Digital_Logical_Circuits/CLOCK/MyClock/ClockDrawing.v Line: 219
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "ClockDrawing:VGADrawing|Mult36~mult_hlmacmult" File: D:/OneDrive/Experiments_in_Digital_Logical_Circuits/CLOCK/MyClock/ClockDrawing.v Line: 229
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "ClockDrawing:VGADrawing|Mult38~mult_hlmacmult" File: D:/OneDrive/Experiments_in_Digital_Logical_Circuits/CLOCK/MyClock/ClockDrawing.v Line: 229
Info (12130): Elaborated megafunction instantiation "AlarmRun:Alarm|sound_sample:Sound|Sin_Generator:sin_wave|altsyncram:sintable_rtl_0"
Info (12133): Instantiated megafunction "AlarmRun:Alarm|sound_sample:Sound|Sin_Generator:sin_wave|altsyncram:sintable_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "ROM"
    Info (12134): Parameter "WIDTH_A" = "16"
    Info (12134): Parameter "WIDTHAD_A" = "10"
    Info (12134): Parameter "NUMWORDS_A" = "1024"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "sintable.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_jta1.tdf
    Info (12023): Found entity 1: altsyncram_jta1 File: D:/OneDrive/Experiments_in_Digital_Logical_Circuits/CLOCK/MyClock/db/altsyncram_jta1.tdf Line: 27
Info (12130): Elaborated megafunction instantiation "KeyTimeGet:GetTime|ps2_keyboard:keyboard|altsyncram:fifo_rtl_0"
Info (12133): Instantiated megafunction "KeyTimeGet:GetTime|ps2_keyboard:keyboard|altsyncram:fifo_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "8"
    Info (12134): Parameter "WIDTHAD_A" = "3"
    Info (12134): Parameter "NUMWORDS_A" = "8"
    Info (12134): Parameter "WIDTH_B" = "8"
    Info (12134): Parameter "WIDTHAD_B" = "3"
    Info (12134): Parameter "NUMWORDS_B" = "8"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_lsj1.tdf
    Info (12023): Found entity 1: altsyncram_lsj1 File: D:/OneDrive/Experiments_in_Digital_Logical_Circuits/CLOCK/MyClock/db/altsyncram_lsj1.tdf Line: 27
Info (12130): Elaborated megafunction instantiation "TimeShow:HEXShowTime|HEXShow:second_show|lpm_divide:Mod0" File: D:/OneDrive/Experiments_in_Digital_Logical_Circuits/CLOCK/MyClock/HEXShow.v Line: 19
Info (12133): Instantiated megafunction "TimeShow:HEXShowTime|HEXShow:second_show|lpm_divide:Mod0" with the following parameter: File: D:/OneDrive/Experiments_in_Digital_Logical_Circuits/CLOCK/MyClock/HEXShow.v Line: 19
    Info (12134): Parameter "LPM_WIDTHN" = "6"
    Info (12134): Parameter "LPM_WIDTHD" = "4"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_62m.tdf
    Info (12023): Found entity 1: lpm_divide_62m File: D:/OneDrive/Experiments_in_Digital_Logical_Circuits/CLOCK/MyClock/db/lpm_divide_62m.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_9kh.tdf
    Info (12023): Found entity 1: sign_div_unsign_9kh File: D:/OneDrive/Experiments_in_Digital_Logical_Circuits/CLOCK/MyClock/db/sign_div_unsign_9kh.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_ose.tdf
    Info (12023): Found entity 1: alt_u_div_ose File: D:/OneDrive/Experiments_in_Digital_Logical_Circuits/CLOCK/MyClock/db/alt_u_div_ose.tdf Line: 22
Info (12130): Elaborated megafunction instantiation "ClockDrawing:VGADrawing|lpm_mult:Mult5_rtl_0"
Info (12133): Instantiated megafunction "ClockDrawing:VGADrawing|lpm_mult:Mult5_rtl_0" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHA" = "13"
    Info (12134): Parameter "LPM_WIDTHB" = "1"
    Info (12134): Parameter "LPM_WIDTHP" = "14"
    Info (12134): Parameter "LPM_WIDTHR" = "14"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "6"
    Info (12134): Parameter "DEDICATED_MULTIPLIER_CIRCUITRY" = "NO"
Info (12131): Elaborated megafunction instantiation "ClockDrawing:VGADrawing|lpm_mult:Mult5_rtl_0|multcore:mult_core", which is child of megafunction instantiation "ClockDrawing:VGADrawing|lpm_mult:Mult5_rtl_0" File: d:/study/experiments_in_digital_logical_circuits/environment/quartus/libraries/megafunctions/lpm_mult.tdf Line: 323
Info (12131): Elaborated megafunction instantiation "ClockDrawing:VGADrawing|lpm_mult:Mult5_rtl_0|multcore:mult_core|lpm_add_sub:adder", which is child of megafunction instantiation "ClockDrawing:VGADrawing|lpm_mult:Mult5_rtl_0" File: d:/study/experiments_in_digital_logical_circuits/environment/quartus/libraries/megafunctions/multcore.tdf Line: 439
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_iug.tdf
    Info (12023): Found entity 1: add_sub_iug File: D:/OneDrive/Experiments_in_Digital_Logical_Circuits/CLOCK/MyClock/db/add_sub_iug.tdf Line: 22
Info (12131): Elaborated megafunction instantiation "ClockDrawing:VGADrawing|lpm_mult:Mult5_rtl_0|altshift:external_latency_ffs", which is child of megafunction instantiation "ClockDrawing:VGADrawing|lpm_mult:Mult5_rtl_0" File: d:/study/experiments_in_digital_logical_circuits/environment/quartus/libraries/megafunctions/lpm_mult.tdf Line: 351
Info (12130): Elaborated megafunction instantiation "ClockDrawing:VGADrawing|lpm_mult:Mult4_rtl_1"
Info (12133): Instantiated megafunction "ClockDrawing:VGADrawing|lpm_mult:Mult4_rtl_1" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHA" = "11"
    Info (12134): Parameter "LPM_WIDTHB" = "1"
    Info (12134): Parameter "LPM_WIDTHP" = "12"
    Info (12134): Parameter "LPM_WIDTHR" = "12"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "YES"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "6"
    Info (12134): Parameter "DEDICATED_MULTIPLIER_CIRCUITRY" = "NO"
Info (12131): Elaborated megafunction instantiation "ClockDrawing:VGADrawing|lpm_mult:Mult4_rtl_1|multcore:mult_core", which is child of megafunction instantiation "ClockDrawing:VGADrawing|lpm_mult:Mult4_rtl_1" File: d:/study/experiments_in_digital_logical_circuits/environment/quartus/libraries/megafunctions/lpm_mult.tdf Line: 308
Info (12131): Elaborated megafunction instantiation "ClockDrawing:VGADrawing|lpm_mult:Mult4_rtl_1|multcore:mult_core|lpm_add_sub:adder", which is child of megafunction instantiation "ClockDrawing:VGADrawing|lpm_mult:Mult4_rtl_1" File: d:/study/experiments_in_digital_logical_circuits/environment/quartus/libraries/megafunctions/multcore.tdf Line: 439
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_42h.tdf
    Info (12023): Found entity 1: add_sub_42h File: D:/OneDrive/Experiments_in_Digital_Logical_Circuits/CLOCK/MyClock/db/add_sub_42h.tdf Line: 22
Info (12131): Elaborated megafunction instantiation "ClockDrawing:VGADrawing|lpm_mult:Mult4_rtl_1|altshift:external_latency_ffs", which is child of megafunction instantiation "ClockDrawing:VGADrawing|lpm_mult:Mult4_rtl_1" File: d:/study/experiments_in_digital_logical_circuits/environment/quartus/libraries/megafunctions/lpm_mult.tdf Line: 351
Warning (12241): 1 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13034): The following nodes have both tri-state and non-tri-state drivers
    Warning (13035): Inserted always-enabled tri-state buffer between "AUD_BCLK" and its non-tri-state driver. File: D:/OneDrive/Experiments_in_Digital_Logical_Circuits/CLOCK/MyClock/MyClock.v Line: 43
    Warning (13035): Inserted always-enabled tri-state buffer between "AUD_DACLRCK" and its non-tri-state driver. File: D:/OneDrive/Experiments_in_Digital_Logical_Circuits/CLOCK/MyClock/MyClock.v Line: 45
Info (13060): One or more bidirectional pins are fed by always enabled tri-state buffers
    Info (13061): Fan-out of permanently enabled tri-state buffer feeding bidirectional pin "AUD_DACLRCK" is moved to its source File: D:/OneDrive/Experiments_in_Digital_Logical_Circuits/CLOCK/MyClock/MyClock.v Line: 45
Warning (13004): Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state.
    Warning (13310): Register "ClockRun:MainClock|second[0]" is converted into an equivalent circuit using register "ClockRun:MainClock|second[0]~_emulated" and latch "ClockRun:MainClock|second[0]~1" File: D:/OneDrive/Experiments_in_Digital_Logical_Circuits/CLOCK/MyClock/ClockRun.v Line: 51
    Warning (13310): Register "ClockRun:MainClock|second[1]" is converted into an equivalent circuit using register "ClockRun:MainClock|second[1]~_emulated" and latch "ClockRun:MainClock|second[1]~5" File: D:/OneDrive/Experiments_in_Digital_Logical_Circuits/CLOCK/MyClock/ClockRun.v Line: 51
    Warning (13310): Register "ClockRun:MainClock|second[2]" is converted into an equivalent circuit using register "ClockRun:MainClock|second[2]~_emulated" and latch "ClockRun:MainClock|second[2]~9" File: D:/OneDrive/Experiments_in_Digital_Logical_Circuits/CLOCK/MyClock/ClockRun.v Line: 51
    Warning (13310): Register "ClockRun:MainClock|second[3]" is converted into an equivalent circuit using register "ClockRun:MainClock|second[3]~_emulated" and latch "ClockRun:MainClock|second[3]~13" File: D:/OneDrive/Experiments_in_Digital_Logical_Circuits/CLOCK/MyClock/ClockRun.v Line: 51
    Warning (13310): Register "ClockRun:MainClock|second[5]" is converted into an equivalent circuit using register "ClockRun:MainClock|second[5]~_emulated" and latch "ClockRun:MainClock|second[5]~17" File: D:/OneDrive/Experiments_in_Digital_Logical_Circuits/CLOCK/MyClock/ClockRun.v Line: 51
    Warning (13310): Register "ClockRun:MainClock|second[4]" is converted into an equivalent circuit using register "ClockRun:MainClock|second[4]~_emulated" and latch "ClockRun:MainClock|second[4]~21" File: D:/OneDrive/Experiments_in_Digital_Logical_Circuits/CLOCK/MyClock/ClockRun.v Line: 51
    Warning (13310): Register "ClockRun:MainClock|minute[0]" is converted into an equivalent circuit using register "ClockRun:MainClock|minute[0]~_emulated" and latch "ClockRun:MainClock|minute[0]~1" File: D:/OneDrive/Experiments_in_Digital_Logical_Circuits/CLOCK/MyClock/ClockRun.v Line: 51
    Warning (13310): Register "ClockRun:MainClock|minute[1]" is converted into an equivalent circuit using register "ClockRun:MainClock|minute[1]~_emulated" and latch "ClockRun:MainClock|minute[1]~5" File: D:/OneDrive/Experiments_in_Digital_Logical_Circuits/CLOCK/MyClock/ClockRun.v Line: 51
    Warning (13310): Register "ClockRun:MainClock|minute[2]" is converted into an equivalent circuit using register "ClockRun:MainClock|minute[2]~_emulated" and latch "ClockRun:MainClock|minute[2]~9" File: D:/OneDrive/Experiments_in_Digital_Logical_Circuits/CLOCK/MyClock/ClockRun.v Line: 51
    Warning (13310): Register "ClockRun:MainClock|minute[3]" is converted into an equivalent circuit using register "ClockRun:MainClock|minute[3]~_emulated" and latch "ClockRun:MainClock|minute[3]~13" File: D:/OneDrive/Experiments_in_Digital_Logical_Circuits/CLOCK/MyClock/ClockRun.v Line: 51
    Warning (13310): Register "ClockRun:MainClock|minute[5]" is converted into an equivalent circuit using register "ClockRun:MainClock|minute[5]~_emulated" and latch "ClockRun:MainClock|minute[5]~17" File: D:/OneDrive/Experiments_in_Digital_Logical_Circuits/CLOCK/MyClock/ClockRun.v Line: 51
    Warning (13310): Register "ClockRun:MainClock|minute[4]" is converted into an equivalent circuit using register "ClockRun:MainClock|minute[4]~_emulated" and latch "ClockRun:MainClock|minute[4]~21" File: D:/OneDrive/Experiments_in_Digital_Logical_Circuits/CLOCK/MyClock/ClockRun.v Line: 51
    Warning (13310): Register "ClockRun:MainClock|hour[0]" is converted into an equivalent circuit using register "ClockRun:MainClock|hour[0]~_emulated" and latch "ClockRun:MainClock|hour[0]~1" File: D:/OneDrive/Experiments_in_Digital_Logical_Circuits/CLOCK/MyClock/ClockRun.v Line: 51
    Warning (13310): Register "ClockRun:MainClock|hour[1]" is converted into an equivalent circuit using register "ClockRun:MainClock|hour[1]~_emulated" and latch "ClockRun:MainClock|hour[1]~5" File: D:/OneDrive/Experiments_in_Digital_Logical_Circuits/CLOCK/MyClock/ClockRun.v Line: 51
    Warning (13310): Register "ClockRun:MainClock|hour[2]" is converted into an equivalent circuit using register "ClockRun:MainClock|hour[2]~_emulated" and latch "ClockRun:MainClock|hour[2]~9" File: D:/OneDrive/Experiments_in_Digital_Logical_Circuits/CLOCK/MyClock/ClockRun.v Line: 51
    Warning (13310): Register "ClockRun:MainClock|hour[3]" is converted into an equivalent circuit using register "ClockRun:MainClock|hour[3]~_emulated" and latch "ClockRun:MainClock|hour[3]~13" File: D:/OneDrive/Experiments_in_Digital_Logical_Circuits/CLOCK/MyClock/ClockRun.v Line: 51
    Warning (13310): Register "ClockRun:MainClock|hour[5]" is converted into an equivalent circuit using register "ClockRun:MainClock|hour[5]~_emulated" and latch "ClockRun:MainClock|hour[5]~17" File: D:/OneDrive/Experiments_in_Digital_Logical_Circuits/CLOCK/MyClock/ClockRun.v Line: 51
    Warning (13310): Register "ClockRun:MainClock|hour[4]" is converted into an equivalent circuit using register "ClockRun:MainClock|hour[4]~_emulated" and latch "ClockRun:MainClock|hour[4]~21" File: D:/OneDrive/Experiments_in_Digital_Logical_Circuits/CLOCK/MyClock/ClockRun.v Line: 51
Warning (13009): TRI or OPNDRN buffers permanently enabled
    Warning (13010): Node "AUD_BCLK~synth" File: D:/OneDrive/Experiments_in_Digital_Logical_Circuits/CLOCK/MyClock/MyClock.v Line: 43
    Warning (13010): Node "AUD_DACLRCK~synth" File: D:/OneDrive/Experiments_in_Digital_Logical_Circuits/CLOCK/MyClock/MyClock.v Line: 45
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "DONE" is stuck at GND File: D:/OneDrive/Experiments_in_Digital_Logical_Circuits/CLOCK/MyClock/MyClock.v Line: 20
    Warning (13410): Pin "LAST" is stuck at GND File: D:/OneDrive/Experiments_in_Digital_Logical_Circuits/CLOCK/MyClock/MyClock.v Line: 26
    Warning (13410): Pin "sync_n" is stuck at GND File: D:/OneDrive/Experiments_in_Digital_Logical_Circuits/CLOCK/MyClock/MyClock.v Line: 59
    Warning (13410): Pin "vga_r[0]" is stuck at GND File: D:/OneDrive/Experiments_in_Digital_Logical_Circuits/CLOCK/MyClock/MyClock.v Line: 61
    Warning (13410): Pin "vga_r[1]" is stuck at GND File: D:/OneDrive/Experiments_in_Digital_Logical_Circuits/CLOCK/MyClock/MyClock.v Line: 61
    Warning (13410): Pin "vga_r[2]" is stuck at GND File: D:/OneDrive/Experiments_in_Digital_Logical_Circuits/CLOCK/MyClock/MyClock.v Line: 61
    Warning (13410): Pin "vga_r[3]" is stuck at GND File: D:/OneDrive/Experiments_in_Digital_Logical_Circuits/CLOCK/MyClock/MyClock.v Line: 61
    Warning (13410): Pin "vga_g[0]" is stuck at GND File: D:/OneDrive/Experiments_in_Digital_Logical_Circuits/CLOCK/MyClock/MyClock.v Line: 62
    Warning (13410): Pin "vga_g[1]" is stuck at GND File: D:/OneDrive/Experiments_in_Digital_Logical_Circuits/CLOCK/MyClock/MyClock.v Line: 62
    Warning (13410): Pin "vga_g[2]" is stuck at GND File: D:/OneDrive/Experiments_in_Digital_Logical_Circuits/CLOCK/MyClock/MyClock.v Line: 62
    Warning (13410): Pin "vga_g[3]" is stuck at GND File: D:/OneDrive/Experiments_in_Digital_Logical_Circuits/CLOCK/MyClock/MyClock.v Line: 62
    Warning (13410): Pin "vga_b[0]" is stuck at GND File: D:/OneDrive/Experiments_in_Digital_Logical_Circuits/CLOCK/MyClock/MyClock.v Line: 65
    Warning (13410): Pin "vga_b[1]" is stuck at GND File: D:/OneDrive/Experiments_in_Digital_Logical_Circuits/CLOCK/MyClock/MyClock.v Line: 65
    Warning (13410): Pin "vga_b[2]" is stuck at GND File: D:/OneDrive/Experiments_in_Digital_Logical_Circuits/CLOCK/MyClock/MyClock.v Line: 65
    Warning (13410): Pin "vga_b[3]" is stuck at GND File: D:/OneDrive/Experiments_in_Digital_Logical_Circuits/CLOCK/MyClock/MyClock.v Line: 65
Info (286030): Timing-Driven Synthesis is running
Info (17049): 2 registers lost all their fanouts during netlist optimizations.
Info (144001): Generated suppressed messages file D:/OneDrive/Experiments_in_Digital_Logical_Circuits/CLOCK/MyClock/output_files/MyClock.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 7 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Warning: RST port on the PLL is not properly connected on instance AlarmRun:Alarm|sound_sample:Sound|audio_clk:u1|audio_clk_0002:audio_clk_inst|altera_pll:altera_pll_i|general[0].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock. File: d:/study/experiments_in_digital_logical_circuits/environment/quartus/libraries/megafunctions/altera_pll.v Line: 748
    Info: Must be connected
Warning (21074): Design contains 1 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "reset_en" File: D:/OneDrive/Experiments_in_Digital_Logical_Circuits/CLOCK/MyClock/MyClock.v Line: 10
Info (21057): Implemented 4695 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 5 input pins
    Info (21059): Implemented 85 output pins
    Info (21060): Implemented 3 bidirectional pins
    Info (21061): Implemented 4465 logic cells
    Info (21064): Implemented 24 RAM segments
    Info (21065): Implemented 1 PLLs
    Info (21062): Implemented 112 DSP elements
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 201 warnings
    Info: Peak virtual memory: 4997 megabytes
    Info: Processing ended: Sun Dec 23 21:27:38 2018
    Info: Elapsed time: 00:00:38
    Info: Total CPU time (on all processors): 00:00:51


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in D:/OneDrive/Experiments_in_Digital_Logical_Circuits/CLOCK/MyClock/output_files/MyClock.map.smsg.


