Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.09 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.09 secs
 
--> Reading design: ConwayFinal.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "ConwayFinal.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "ConwayFinal"
Output Format                      : NGC
Target Device                      : xc3s500e-4-fg320

---- Source Options
Top Module Name                    : ConwayFinal
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "D:/Docs/Xilinx/ConwayFinal/clkgen.vhd" in Library work.
Architecture behavioral of Entity clkgen is up to date.
Compiling vhdl file "D:/Docs/Xilinx/ConwayFinal/DualPortBRAM.vhd" in Library work.
Architecture behavioral of Entity dualportbram is up to date.
Compiling vhdl file "D:/Docs/Xilinx/ConwayFinal/shift_register.vhd" in Library work.
Architecture behavioral of Entity shift_register is up to date.
Compiling vhdl file "D:/Docs/Xilinx/ConwayFinal/ConwayFinal.vhd" in Library work.
Entity <conwayfinal> compiled.
Entity <conwayfinal> (Architecture <behavioral>) compiled.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <ConwayFinal> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <clkgen> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <DualPortBRAM> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <shift_register> in library <work> (architecture <behavioral>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <ConwayFinal> in library <work> (Architecture <behavioral>).
Entity <ConwayFinal> analyzed. Unit <ConwayFinal> generated.

Analyzing Entity <clkgen> in library <work> (Architecture <behavioral>).
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <CLKIN_IBUFG_INST> in unit <clkgen>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <CLKIN_IBUFG_INST> in unit <clkgen>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <CLKIN_IBUFG_INST> in unit <clkgen>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <CLKIN_IBUFG_INST> in unit <clkgen>.
    Set user-defined property "CLKDV_DIVIDE =  2.0000000000000000" for instance <DCM_SP_INST> in unit <clkgen>.
    Set user-defined property "CLKFX_DIVIDE =  4" for instance <DCM_SP_INST> in unit <clkgen>.
    Set user-defined property "CLKFX_MULTIPLY =  2" for instance <DCM_SP_INST> in unit <clkgen>.
    Set user-defined property "CLKIN_DIVIDE_BY_2 =  FALSE" for instance <DCM_SP_INST> in unit <clkgen>.
    Set user-defined property "CLKIN_PERIOD =  20.0000000000000000" for instance <DCM_SP_INST> in unit <clkgen>.
    Set user-defined property "CLKOUT_PHASE_SHIFT =  NONE" for instance <DCM_SP_INST> in unit <clkgen>.
    Set user-defined property "CLK_FEEDBACK =  1X" for instance <DCM_SP_INST> in unit <clkgen>.
    Set user-defined property "DESKEW_ADJUST =  SYSTEM_SYNCHRONOUS" for instance <DCM_SP_INST> in unit <clkgen>.
    Set user-defined property "DFS_FREQUENCY_MODE =  LOW" for instance <DCM_SP_INST> in unit <clkgen>.
    Set user-defined property "DLL_FREQUENCY_MODE =  LOW" for instance <DCM_SP_INST> in unit <clkgen>.
    Set user-defined property "DSS_MODE =  NONE" for instance <DCM_SP_INST> in unit <clkgen>.
    Set user-defined property "DUTY_CYCLE_CORRECTION =  TRUE" for instance <DCM_SP_INST> in unit <clkgen>.
    Set user-defined property "FACTORY_JF =  C080" for instance <DCM_SP_INST> in unit <clkgen>.
    Set user-defined property "PHASE_SHIFT =  0" for instance <DCM_SP_INST> in unit <clkgen>.
    Set user-defined property "STARTUP_WAIT =  FALSE" for instance <DCM_SP_INST> in unit <clkgen>.
Entity <clkgen> analyzed. Unit <clkgen> generated.

Analyzing Entity <DualPortBRAM> in library <work> (Architecture <behavioral>).
Entity <DualPortBRAM> analyzed. Unit <DualPortBRAM> generated.

Analyzing Entity <shift_register> in library <work> (Architecture <behavioral>).
Entity <shift_register> analyzed. Unit <shift_register> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <DualPortBRAM>.
    Related source file is "D:/Docs/Xilinx/ConwayFinal/DualPortBRAM.vhd".
    Found 256x1-bit dual-port RAM <Mram_BRAM> for signal <BRAM>.
    Found 1-bit register for signal <DO<0>>.
    Summary:
	inferred   1 RAM(s).
	inferred   1 D-type flip-flop(s).
Unit <DualPortBRAM> synthesized.


Synthesizing Unit <shift_register>.
    Related source file is "D:/Docs/Xilinx/ConwayFinal/shift_register.vhd".
    Found 32-bit register for signal <tmp>.
    Summary:
	inferred  32 D-type flip-flop(s).
Unit <shift_register> synthesized.


Synthesizing Unit <clkgen>.
    Related source file is "D:/Docs/Xilinx/ConwayFinal/clkgen.vhd".
Unit <clkgen> synthesized.


Synthesizing Unit <ConwayFinal>.
    Related source file is "D:/Docs/Xilinx/ConwayFinal/ConwayFinal.vhd".
WARNING:Xst:646 - Signal <clksig<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Register <we_sb> equivalent to <we_fb> has been removed
    Found finite state machine <FSM_0> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 17                                             |
    | Inputs             | 6                                              |
    | Outputs            | 6                                              |
    | Clock              | clkout                    (rising_edge)        |
    | Power Up State     | init                                           |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 8-bit register for signal <dout>.
    Found 1-bit register for signal <hsync>.
    Found 1-bit register for signal <vsync>.
    Found 8-bit register for signal <addrr_fb>.
    Found 8-bit register for signal <addrr_sb>.
    Found 8-bit adder for signal <addrr_sb$share0000>.
    Found 8-bit register for signal <addrw_fb>.
    Found 8-bit adder for signal <addrw_fb$share0000>.
    Found 8-bit register for signal <addrw_sb>.
    Found 8-bit adder for signal <addrw_sb$share0000>.
    Found 5-bit up counter for signal <change>.
    Found 1-bit register for signal <di<0>>.
    Found 4-bit comparator greater for signal <di_0$cmp_gt0000> created at line 235.
    Found 4-bit comparator less for signal <di_0$cmp_lt0000> created at line 235.
    Found 1-bit xor2 for signal <di_0$xor0000> created at line 202.
    Found 11-bit comparator greatequal for signal <dout$cmp_ge0000> created at line 176.
    Found 11-bit comparator greatequal for signal <dout$cmp_ge0001> created at line 176.
    Found 11-bit up counter for signal <hcount>.
    Found 11-bit comparator less for signal <hcount$cmp_lt0000> created at line 136.
    Found 11-bit comparator greater for signal <hsync$cmp_gt0000> created at line 150.
    Found 11-bit comparator less for signal <hsync$cmp_lt0000> created at line 150.
    Found 4-bit register for signal <neigh>.
    Found 4-bit adder for signal <neigh$add0000> created at line 234.
    Found 4-bit adder for signal <neigh$addsub0000> created at line 234.
    Found 4-bit adder for signal <neigh$addsub0001> created at line 234.
    Found 4-bit adder for signal <neigh$addsub0002> created at line 234.
    Found 4-bit adder for signal <neigh$addsub0003> created at line 234.
    Found 4-bit adder for signal <neigh$addsub0004> created at line 234.
    Found 4-bit adder for signal <neigh$addsub0005> created at line 234.
    Found 11-bit up counter for signal <vcount>.
    Found 11-bit comparator less for signal <vcount$cmp_lt0000> created at line 143.
    Found 11-bit comparator greater for signal <vsync$cmp_gt0000> created at line 156.
    Found 11-bit comparator less for signal <vsync$cmp_lt0000> created at line 156.
    Found 1-bit register for signal <we_fb>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   3 Counter(s).
	inferred  48 D-type flip-flop(s).
	inferred  10 Adder/Subtractor(s).
	inferred  10 Comparator(s).
Unit <ConwayFinal> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 2
 256x1-bit dual-port RAM                               : 2
# Adders/Subtractors                                   : 10
 4-bit adder                                           : 7
 8-bit adder                                           : 3
# Counters                                             : 3
 11-bit up counter                                     : 2
 5-bit up counter                                      : 1
# Registers                                            : 108
 1-bit register                                        : 102
 4-bit register                                        : 1
 8-bit register                                        : 5
# Comparators                                          : 10
 11-bit comparator greatequal                          : 2
 11-bit comparator greater                             : 2
 11-bit comparator less                                : 4
 4-bit comparator greater                              : 1
 4-bit comparator less                                 : 1
# Xors                                                 : 1
 1-bit xor2                                            : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Analyzing FSM <FSM_0> for best encoding.
Optimizing FSM <state/FSM> on signal <state[1:2]> with gray encoding.
---------------------------
 State         | Encoding
---------------------------
 init          | 00
 fill_shiftreg | 01
 next_state    | 11
 draw          | 10
---------------------------

Synthesizing (advanced) Unit <DualPortBRAM>.
INFO:Xst:3231 - The small RAM <Mram_BRAM> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 1-bit                    |          |
    |     clkA           | connected to signal <CLK>           | rise     |
    |     weA            | connected to signal <WE_0>          | high     |
    |     addrA          | connected to signal <ADDRW>         |          |
    |     diA            | connected to signal <DI>            |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 256-word x 1-bit                    |          |
    |     addrB          | connected to signal <ADDRR>         |          |
    |     doB            | connected to signal <Mram_BRAM_index0001> |          |
    -----------------------------------------------------------------------
Unit <DualPortBRAM> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# FSMs                                                 : 1
# RAMs                                                 : 2
 256x1-bit dual-port distributed RAM                   : 2
# Adders/Subtractors                                   : 7
 4-bit adder                                           : 1
 4-bit adder carry in                                  : 3
 8-bit adder                                           : 3
# Counters                                             : 3
 11-bit up counter                                     : 2
 5-bit up counter                                      : 1
# Registers                                            : 146
 Flip-Flops                                            : 146
# Comparators                                          : 10
 11-bit comparator greatequal                          : 2
 11-bit comparator greater                             : 2
 11-bit comparator less                                : 4
 4-bit comparator greater                              : 1
 4-bit comparator less                                 : 1
# Xors                                                 : 1
 1-bit xor2                                            : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
INFO:Xst:2261 - The FF/Latch <dout_0> in Unit <ConwayFinal> is equivalent to the following 7 FFs/Latches, which will be removed : <dout_1> <dout_2> <dout_3> <dout_4> <dout_5> <dout_6> <dout_7> 

Optimizing unit <ConwayFinal> ...

Optimizing unit <shift_register> ...

Mapping all equations...
Building and optimizing final netlist ...
INFO:Xst:2261 - The FF/Latch <shiftreg3/tmp_0> in Unit <ConwayFinal> is equivalent to the following FF/Latch, which will be removed : <shiftreg2/tmp_30> 
INFO:Xst:2261 - The FF/Latch <shiftreg2/tmp_0> in Unit <ConwayFinal> is equivalent to the following FF/Latch, which will be removed : <shiftreg1/tmp_30> 
INFO:Xst:2261 - The FF/Latch <shiftreg3/tmp_1> in Unit <ConwayFinal> is equivalent to the following FF/Latch, which will be removed : <shiftreg2/tmp_31> 
INFO:Xst:2261 - The FF/Latch <shiftreg2/tmp_1> in Unit <ConwayFinal> is equivalent to the following FF/Latch, which will be removed : <shiftreg1/tmp_31> 
Found area constraint ratio of 100 (+ 5) on block ConwayFinal, actual ratio is 4.
FlipFlop addrw_sb_0 has been replicated 1 time(s)
FlipFlop addrw_sb_1 has been replicated 1 time(s)
FlipFlop addrw_sb_4 has been replicated 1 time(s)

Final Macro Processing ...

Processing Unit <ConwayFinal> :
	Found 28-bit shift register for signal <shiftreg3/tmp_29>.
	Found 28-bit shift register for signal <shiftreg2/tmp_29>.
	Found 30-bit shift register for signal <shiftreg1/tmp_29>.
Unit <ConwayFinal> processed.

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 81
 Flip-Flops                                            : 81
# Shift Registers                                      : 3
 28-bit shift register                                 : 2
 30-bit shift register                                 : 1

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : ConwayFinal.ngr
Top Level Output File Name         : ConwayFinal
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 11

Cell Usage :
# BELS                             : 356
#      GND                         : 1
#      INV                         : 11
#      LUT1                        : 31
#      LUT2                        : 49
#      LUT2_D                      : 1
#      LUT2_L                      : 4
#      LUT3                        : 42
#      LUT3_D                      : 8
#      LUT3_L                      : 3
#      LUT4                        : 96
#      LUT4_D                      : 9
#      LUT4_L                      : 7
#      MUXCY                       : 55
#      MUXF5                       : 10
#      MUXF6                       : 4
#      MUXF7                       : 2
#      VCC                         : 1
#      XORCY                       : 22
# FlipFlops/Latches                : 84
#      FD                          : 44
#      FDE                         : 11
#      FDR                         : 14
#      FDRE                        : 11
#      FDS                         : 4
# RAMS                             : 32
#      RAM16X1D                    : 32
# Shift Registers                  : 6
#      SRL16                       : 3
#      SRLC16                      : 3
# Clock Buffers                    : 2
#      BUFG                        : 2
# IO Buffers                       : 11
#      IBUFG                       : 1
#      OBUF                        : 10
# DCMs                             : 1
#      DCM_SP                      : 1
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s500efg320-4 

 Number of Slices:                      145  out of   4656     3%  
 Number of Slice Flip Flops:             84  out of   9312     0%  
 Number of 4 input LUTs:                331  out of   9312     3%  
    Number used as logic:               261
    Number used as Shift registers:       6
    Number used as RAMs:                 64
 Number of IOs:                          11
 Number of bonded IOBs:                  11  out of    232     4%  
 Number of GCLKs:                         2  out of     24     8%  
 Number of DCMs:                          1  out of      4    25%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------------+-------+
Clock Signal                       | Clock buffer(FF name)        | Load  |
-----------------------------------+------------------------------+-------+
clkin                              | Inst_clkgen/DCM_SP_INST:CLKFX| 122   |
-----------------------------------+------------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 4.163ns (Maximum Frequency: 240.202MHz)
   Minimum input arrival time before clock: No path found
   Maximum output required time after clock: 4.620ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clkin'
  Clock period: 4.163ns (frequency: 240.202MHz)
  Total number of paths / destination ports: 3270 / 456
-------------------------------------------------------------------------
Delay:               8.326ns (Levels of Logic = 5)
  Source:            vcount_4 (FF)
  Destination:       addrr_sb_2 (FF)
  Source Clock:      clkin rising 0.5X
  Destination Clock: clkin rising 0.5X

  Data Path: vcount_4 to addrr_sb_2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             7   0.591   0.883  vcount_4 (vcount_4)
     LUT4:I0->O            2   0.704   0.526  state_cmp_eq000320 (state_cmp_eq000320)
     LUT3:I1->O            3   0.704   0.566  state_cmp_eq000345 (state_cmp_eq0003)
     LUT4_D:I2->O         26   0.704   1.295  addrr_sb_mux0000<0>110 (N01)
     LUT3_D:I2->O          5   0.704   0.637  addrr_sb_mux0000<0>32 (N82)
     LUT4:I3->O            1   0.704   0.000  addrr_sb_mux0000<3> (addrr_sb_mux0000<3>)
     FD:D                      0.308          addrr_sb_4
    ----------------------------------------
    Total                      8.326ns (4.419ns logic, 3.907ns route)
                                       (53.1% logic, 46.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clkin'
  Total number of paths / destination ports: 10 / 10
-------------------------------------------------------------------------
Offset:              4.620ns (Levels of Logic = 1)
  Source:            dout_0 (FF)
  Destination:       dout<7> (PAD)
  Source Clock:      clkin rising 0.5X

  Data Path: dout_0 to dout<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              8   0.591   0.757  dout_0 (dout_0)
     OBUF:I->O                 3.272          dout_7_OBUF (dout<7>)
    ----------------------------------------
    Total                      4.620ns (3.863ns logic, 0.757ns route)
                                       (83.6% logic, 16.4% route)

=========================================================================


Total REAL time to Xst completion: 7.00 secs
Total CPU time to Xst completion: 6.54 secs
 
--> 

Total memory usage is 265040 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    1 (   0 filtered)
Number of infos    :    7 (   0 filtered)

