// Seed: 750179781
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  inout wire id_7;
  output wire id_6;
  inout wire id_5;
  output wire id_4;
  output wire id_3;
  input wire id_2;
  output wire id_1;
  wire id_8 = id_7;
endmodule
module module_1 #(
    parameter id_0 = 32'd99
) (
    output supply0 _id_0
    , id_2
);
  logic [id_0 : 1 'b0] id_3 = 1'd0;
  module_0 modCall_1 (
      id_3,
      id_2,
      id_2,
      id_3,
      id_3,
      id_2,
      id_3
  );
  generate
    assign id_3 = -1;
  endgenerate
  always @* $signed(97);
  ;
endmodule
