INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ugnjhjf/Desktop/COMP_P/Computer_Organization_CPU_Design/Vivado/CPU_Single_Cycle_31_Instruction/CPU_Single_Cycle_31_Instruction.srcs/sources_1/new/ext16_zero.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ext16_zero
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ugnjhjf/Desktop/COMP_P/Computer_Organization_CPU_Design/Vivado/CPU_Single_Cycle_31_Instruction/CPU_Single_Cycle_31_Instruction.srcs/sim_1/new/tb_ext16_zero.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_ext16_zero
