IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 This utility measures Latency information



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 28.60        Core1: 11.89        
Core2: 29.27        Core3: 33.21        
Core4: 28.15        Core5: 15.77        
Core6: 29.09        Core7: 27.75        
Core8: 28.52        Core9: 20.20        
Core10: 28.01        Core11: 40.29        
Core12: 27.43        Core13: 20.23        
Core14: 30.37        Core15: 36.28        
Core16: 31.56        Core17: 21.60        
Core18: 29.10        Core19: 20.66        
Core20: 30.60        Core21: 28.79        
Core22: 26.83        Core23: 24.09        
Core24: 29.00        Core25: 37.10        
Core26: 31.36        Core27: 38.37        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 28.92
Socket1: 25.71
DDR read Latency(ns)
Socket0: 67907.46
Socket1: 629.35


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 28.98        Core1: 11.83        
Core2: 27.35        Core3: 33.13        
Core4: 28.38        Core5: 15.20        
Core6: 28.86        Core7: 27.37        
Core8: 27.65        Core9: 19.46        
Core10: 28.22        Core11: 39.63        
Core12: 28.08        Core13: 19.83        
Core14: 29.17        Core15: 36.25        
Core16: 27.89        Core17: 20.89        
Core18: 28.26        Core19: 22.39        
Core20: 29.92        Core21: 28.91        
Core22: 28.42        Core23: 22.12        
Core24: 29.08        Core25: 37.92        
Core26: 30.77        Core27: 38.11        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 28.81
Socket1: 25.60
DDR read Latency(ns)
Socket0: 70114.68
Socket1: 635.73


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 26.09        Core1: 11.93        
Core2: 28.98        Core3: 33.40        
Core4: 27.66        Core5: 15.97        
Core6: 28.51        Core7: 27.82        
Core8: 28.96        Core9: 19.01        
Core10: 30.46        Core11: 39.26        
Core12: 27.90        Core13: 19.43        
Core14: 30.74        Core15: 37.39        
Core16: 22.82        Core17: 22.35        
Core18: 26.34        Core19: 24.33        
Core20: 23.69        Core21: 29.60        
Core22: 22.04        Core23: 21.70        
Core24: 25.95        Core25: 37.58        
Core26: 22.55        Core27: 39.11        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 25.73
Socket1: 26.08
DDR read Latency(ns)
Socket0: 68215.25
Socket1: 623.66


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 28.42        Core1: 12.05        
Core2: 28.81        Core3: 33.95        
Core4: 28.86        Core5: 15.80        
Core6: 28.87        Core7: 28.44        
Core8: 28.90        Core9: 20.26        
Core10: 28.79        Core11: 39.78        
Core12: 28.76        Core13: 22.42        
Core14: 28.89        Core15: 37.78        
Core16: 28.06        Core17: 21.19        
Core18: 29.58        Core19: 21.27        
Core20: 30.84        Core21: 30.05        
Core22: 29.80        Core23: 25.67        
Core24: 28.43        Core25: 36.09        
Core26: 31.56        Core27: 41.80        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 28.87
Socket1: 26.01
DDR read Latency(ns)
Socket0: 76541.48
Socket1: 631.48


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 28.91        Core1: 15.02        
Core2: 28.82        Core3: 33.90        
Core4: 27.09        Core5: 15.87        
Core6: 27.50        Core7: 28.20        
Core8: 27.63        Core9: 20.65        
Core10: 27.44        Core11: 39.79        
Core12: 27.19        Core13: 21.77        
Core14: 27.70        Core15: 37.58        
Core16: 28.70        Core17: 22.29        
Core18: 28.18        Core19: 21.12        
Core20: 29.67        Core21: 30.08        
Core22: 27.72        Core23: 24.36        
Core24: 28.57        Core25: 35.98        
Core26: 30.55        Core27: 41.62        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 28.61
Socket1: 26.44
DDR read Latency(ns)
Socket0: 76781.88
Socket1: 617.71


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 28.32        Core1: 27.28        
Core2: 27.52        Core3: 34.23        
Core4: 26.67        Core5: 15.98        
Core6: 28.59        Core7: 28.54        
Core8: 27.99        Core9: 22.28        
Core10: 28.22        Core11: 39.89        
Core12: 26.59        Core13: 21.08        
Core14: 28.56        Core15: 38.37        
Core16: 27.43        Core17: 23.46        
Core18: 27.54        Core19: 21.21        
Core20: 29.02        Core21: 30.37        
Core22: 25.83        Core23: 24.25        
Core24: 27.57        Core25: 36.61        
Core26: 28.73        Core27: 41.67        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 27.99
Socket1: 28.49
DDR read Latency(ns)
Socket0: 75505.10
Socket1: 557.45
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 This utility measures Latency information



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 29.11        Core1: 32.33        
Core2: 31.64        Core3: 35.97        
Core4: 27.46        Core5: 31.15        
Core6: 28.87        Core7: 36.95        
Core8: 29.19        Core9: 22.17        
Core10: 28.73        Core11: 40.00        
Core12: 25.61        Core13: 22.16        
Core14: 29.50        Core15: 35.17        
Core16: 29.49        Core17: 40.74        
Core18: 30.50        Core19: 37.99        
Core20: 30.23        Core21: 40.37        
Core22: 28.09        Core23: 20.03        
Core24: 28.16        Core25: 42.09        
Core26: 32.76        Core27: 31.37        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.16
Socket1: 34.34
DDR read Latency(ns)
Socket0: 74678.10
Socket1: 427.40


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.63        Core1: 32.05        
Core2: 29.48        Core3: 35.83        
Core4: 29.79        Core5: 30.97        
Core6: 29.42        Core7: 38.78        
Core8: 28.07        Core9: 22.00        
Core10: 31.54        Core11: 39.68        
Core12: 26.39        Core13: 22.15        
Core14: 27.15        Core15: 35.31        
Core16: 28.08        Core17: 39.71        
Core18: 29.33        Core19: 37.77        
Core20: 30.52        Core21: 39.73        
Core22: 29.29        Core23: 20.05        
Core24: 27.17        Core25: 38.98        
Core26: 31.68        Core27: 31.07        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.90
Socket1: 34.14
DDR read Latency(ns)
Socket0: 77211.00
Socket1: 433.17


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.43        Core1: 32.22        
Core2: 28.81        Core3: 35.74        
Core4: 30.03        Core5: 31.02        
Core6: 30.79        Core7: 39.47        
Core8: 28.03        Core9: 21.74        
Core10: 27.64        Core11: 40.00        
Core12: 25.20        Core13: 22.24        
Core14: 25.97        Core15: 35.14        
Core16: 23.49        Core17: 40.43        
Core18: 24.47        Core19: 37.69        
Core20: 22.56        Core21: 40.19        
Core22: 20.89        Core23: 20.19        
Core24: 21.06        Core25: 37.83        
Core26: 31.96        Core27: 31.44        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 26.55
Socket1: 34.23
DDR read Latency(ns)
Socket0: 71670.58
Socket1: 429.61


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.16        Core1: 32.07        
Core2: 28.73        Core3: 35.76        
Core4: 28.12        Core5: 30.92        
Core6: 29.92        Core7: 39.58        
Core8: 26.20        Core9: 22.13        
Core10: 29.92        Core11: 39.91        
Core12: 25.61        Core13: 22.25        
Core14: 27.79        Core15: 35.21        
Core16: 26.33        Core17: 40.09        
Core18: 28.32        Core19: 37.39        
Core20: 30.41        Core21: 39.97        
Core22: 28.56        Core23: 20.21        
Core24: 31.64        Core25: 37.77        
Core26: 31.17        Core27: 31.51        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.56
Socket1: 34.14
DDR read Latency(ns)
Socket0: 75739.34
Socket1: 428.21


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 29.79        Core1: 32.22        
Core2: 30.20        Core3: 35.58        
Core4: 29.61        Core5: 31.19        
Core6: 35.59        Core7: 39.94        
Core8: 27.81        Core9: 22.03        
Core10: 28.30        Core11: 39.80        
Core12: 25.04        Core13: 22.09        
Core14: 28.59        Core15: 34.67        
Core16: 25.83        Core17: 40.02        
Core18: 28.06        Core19: 37.37        
Core20: 31.00        Core21: 40.00        
Core22: 30.25        Core23: 20.35        
Core24: 27.71        Core25: 37.72        
Core26: 30.13        Core27: 34.91        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.41
Socket1: 34.34
DDR read Latency(ns)
Socket0: 77548.05
Socket1: 430.29


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.40        Core1: 32.28        
Core2: 27.06        Core3: 35.90        
Core4: 29.23        Core5: 31.76        
Core6: 27.98        Core7: 40.39        
Core8: 28.00        Core9: 22.18        
Core10: 29.67        Core11: 40.33        
Core12: 26.58        Core13: 22.04        
Core14: 28.29        Core15: 34.76        
Core16: 25.74        Core17: 40.74        
Core18: 29.30        Core19: 38.00        
Core20: 28.33        Core21: 40.42        
Core22: 28.53        Core23: 20.16        
Core24: 27.64        Core25: 37.99        
Core26: 30.89        Core27: 38.21        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.34
Socket1: 34.82
DDR read Latency(ns)
Socket0: 78873.19
Socket1: 428.86
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 This utility measures Latency information



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.22        Core1: 35.40        
Core2: 26.97        Core3: 33.73        
Core4: 27.94        Core5: 33.40        
Core6: 27.89        Core7: 37.42        
Core8: 26.67        Core9: 26.69        
Core10: 26.92        Core11: 37.25        
Core12: 29.64        Core13: 41.30        
Core14: 28.38        Core15: 42.63        
Core16: 28.44        Core17: 42.49        
Core18: 29.01        Core19: 39.06        
Core20: 27.26        Core21: 37.99        
Core22: 30.55        Core23: 23.44        
Core24: 27.19        Core25: 38.79        
Core26: 29.73        Core27: 42.26        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.43
Socket1: 37.45
DDR read Latency(ns)
Socket0: 64375.74
Socket1: 390.30


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.57        Core1: 35.88        
Core2: 28.86        Core3: 33.54        
Core4: 29.60        Core5: 33.51        
Core6: 30.65        Core7: 37.51        
Core8: 27.83        Core9: 23.83        
Core10: 30.96        Core11: 36.73        
Core12: 26.83        Core13: 42.37        
Core14: 29.68        Core15: 42.84        
Core16: 28.81        Core17: 42.75        
Core18: 31.85        Core19: 39.65        
Core20: 30.95        Core21: 37.76        
Core22: 28.52        Core23: 23.24        
Core24: 31.54        Core25: 39.75        
Core26: 29.41        Core27: 42.55        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 30.17
Socket1: 37.71
DDR read Latency(ns)
Socket0: 63077.70
Socket1: 389.73


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 31.52        Core1: 35.64        
Core2: 22.66        Core3: 33.42        
Core4: 21.22        Core5: 33.23        
Core6: 19.24        Core7: 36.80        
Core8: 19.79        Core9: 26.60        
Core10: 30.35        Core11: 36.78        
Core12: 22.26        Core13: 41.51        
Core14: 27.32        Core15: 41.16        
Core16: 29.57        Core17: 42.46        
Core18: 31.16        Core19: 39.08        
Core20: 27.70        Core21: 37.60        
Core22: 28.50        Core23: 23.22        
Core24: 28.86        Core25: 37.96        
Core26: 30.10        Core27: 41.64        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 27.17
Socket1: 37.05
DDR read Latency(ns)
Socket0: 61446.35
Socket1: 394.55


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 32.63        Core1: 34.95        
Core2: 28.44        Core3: 33.04        
Core4: 29.17        Core5: 32.48        
Core6: 27.35        Core7: 35.72        
Core8: 27.46        Core9: 26.76        
Core10: 27.89        Core11: 35.88        
Core12: 28.07        Core13: 41.22        
Core14: 28.77        Core15: 37.82        
Core16: 28.63        Core17: 42.33        
Core18: 27.09        Core19: 38.31        
Core20: 27.95        Core21: 37.84        
Core22: 27.57        Core23: 22.33        
Core24: 27.92        Core25: 33.75        
Core26: 31.81        Core27: 38.55        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 30.84
Socket1: 35.70
DDR read Latency(ns)
Socket0: 69081.44
Socket1: 408.84


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 32.23        Core1: 34.27        
Core2: 27.27        Core3: 33.49        
Core4: 29.54        Core5: 32.68        
Core6: 27.77        Core7: 36.37        
Core8: 28.44        Core9: 24.57        
Core10: 27.59        Core11: 36.08        
Core12: 29.44        Core13: 41.53        
Core14: 29.37        Core15: 38.62        
Core16: 29.51        Core17: 42.55        
Core18: 27.78        Core19: 38.69        
Core20: 30.34        Core21: 37.66        
Core22: 29.86        Core23: 22.33        
Core24: 29.19        Core25: 34.72        
Core26: 29.95        Core27: 40.00        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 30.96
Socket1: 36.05
DDR read Latency(ns)
Socket0: 69586.72
Socket1: 409.67


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 32.40        Core1: 35.12        
Core2: 29.08        Core3: 33.94        
Core4: 29.75        Core5: 33.23        
Core6: 27.69        Core7: 36.86        
Core8: 26.18        Core9: 26.46        
Core10: 29.23        Core11: 35.92        
Core12: 30.63        Core13: 41.52        
Core14: 27.52        Core15: 38.96        
Core16: 27.13        Core17: 42.12        
Core18: 27.94        Core19: 38.96        
Core20: 29.11        Core21: 38.28        
Core22: 31.23        Core23: 23.44        
Core24: 29.05        Core25: 35.13        
Core26: 30.71        Core27: 40.62        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 30.75
Socket1: 36.47
DDR read Latency(ns)
Socket0: 68921.24
Socket1: 406.99
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 This utility measures Latency information



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 29.11        Core1: 30.27        
Core2: 28.85        Core3: 37.05        
Core4: 29.78        Core5: 28.69        
Core6: 27.82        Core7: 36.33        
Core8: 28.82        Core9: 19.21        
Core10: 27.42        Core11: 30.67        
Core12: 25.65        Core13: 36.27        
Core14: 28.61        Core15: 29.22        
Core16: 28.43        Core17: 24.86        
Core18: 30.21        Core19: 40.17        
Core20: 27.81        Core21: 38.36        
Core22: 30.29        Core23: 21.22        
Core24: 30.58        Core25: 36.67        
Core26: 30.69        Core27: 36.12        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 28.96
Socket1: 32.80
DDR read Latency(ns)
Socket0: 68974.19
Socket1: 440.72


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.11        Core1: 30.98        
Core2: 27.28        Core3: 37.24        
Core4: 30.47        Core5: 29.77        
Core6: 28.18        Core7: 36.79        
Core8: 27.40        Core9: 19.65        
Core10: 27.05        Core11: 30.06        
Core12: 25.55        Core13: 37.45        
Core14: 29.35        Core15: 29.45        
Core16: 27.19        Core17: 24.70        
Core18: 27.07        Core19: 40.51        
Core20: 27.04        Core21: 38.42        
Core22: 25.31        Core23: 22.32        
Core24: 29.40        Core25: 37.14        
Core26: 31.00        Core27: 36.07        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 28.95
Socket1: 33.25
DDR read Latency(ns)
Socket0: 70379.23
Socket1: 433.25


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 23.45        Core1: 30.29        
Core2: 22.51        Core3: 37.01        
Core4: 22.47        Core5: 29.11        
Core6: 23.17        Core7: 36.47        
Core8: 21.46        Core9: 19.44        
Core10: 28.70        Core11: 30.30        
Core12: 26.56        Core13: 37.22        
Core14: 28.47        Core15: 29.20        
Core16: 29.42        Core17: 24.95        
Core18: 28.96        Core19: 40.14        
Core20: 28.28        Core21: 38.04        
Core22: 27.42        Core23: 21.25        
Core24: 28.22        Core25: 36.59        
Core26: 30.36        Core27: 36.11        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 24.19
Socket1: 32.86
DDR read Latency(ns)
Socket0: 66747.16
Socket1: 435.86


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.22        Core1: 30.71        
Core2: 28.57        Core3: 37.13        
Core4: 31.10        Core5: 29.02        
Core6: 28.23        Core7: 36.66        
Core8: 28.08        Core9: 19.45        
Core10: 26.42        Core11: 30.25        
Core12: 24.98        Core13: 37.17        
Core14: 27.56        Core15: 29.29        
Core16: 26.78        Core17: 24.52        
Core18: 28.78        Core19: 40.04        
Core20: 29.41        Core21: 38.16        
Core22: 25.19        Core23: 21.02        
Core24: 28.48        Core25: 36.94        
Core26: 31.59        Core27: 36.31        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.18
Socket1: 32.93
DDR read Latency(ns)
Socket0: 69276.83
Socket1: 439.84


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 31.42        Core1: 30.94        
Core2: 28.23        Core3: 37.25        
Core4: 30.88        Core5: 30.32        
Core6: 29.72        Core7: 36.19        
Core8: 27.22        Core9: 19.60        
Core10: 26.29        Core11: 30.36        
Core12: 26.31        Core13: 34.90        
Core14: 26.99        Core15: 29.48        
Core16: 27.94        Core17: 24.71        
Core18: 27.86        Core19: 40.33        
Core20: 27.86        Core21: 38.44        
Core22: 24.89        Core23: 22.82        
Core24: 27.01        Core25: 36.64        
Core26: 31.37        Core27: 36.32        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.63
Socket1: 33.13
DDR read Latency(ns)
Socket0: 69551.91
Socket1: 435.38


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 31.99        Core1: 30.72        
Core2: 28.30        Core3: 37.14        
Core4: 28.53        Core5: 28.83        
Core6: 30.35        Core7: 36.34        
Core8: 28.56        Core9: 19.67        
Core10: 27.97        Core11: 31.15        
Core12: 26.98        Core13: 36.75        
Core14: 26.95        Core15: 29.38        
Core16: 27.27        Core17: 23.79        
Core18: 27.23        Core19: 40.48        
Core20: 29.74        Core21: 38.37        
Core22: 27.84        Core23: 21.32        
Core24: 27.29        Core25: 37.06        
Core26: 30.33        Core27: 36.13        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.82
Socket1: 32.97
DDR read Latency(ns)
Socket0: 69720.95
Socket1: 443.50
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 This utility measures Latency information



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 28.90        Core1: 23.99        
Core2: 27.84        Core3: 34.36        
Core4: 29.36        Core5: 32.77        
Core6: 27.28        Core7: 35.81        
Core8: 27.46        Core9: 22.07        
Core10: 32.97        Core11: 35.70        
Core12: 26.33        Core13: 15.44        
Core14: 29.82        Core15: 36.00        
Core16: 27.80        Core17: 38.72        
Core18: 28.09        Core19: 38.15        
Core20: 29.99        Core21: 37.41        
Core22: 21.02        Core23: 32.05        
Core24: 27.06        Core25: 40.40        
Core26: 29.51        Core27: 36.40        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 26.85
Socket1: 33.04
DDR read Latency(ns)
Socket0: 85339.75
Socket1: 452.31


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 28.85        Core1: 23.78        
Core2: 28.67        Core3: 34.17        
Core4: 29.08        Core5: 32.01        
Core6: 30.31        Core7: 36.31        
Core8: 29.97        Core9: 21.89        
Core10: 26.78        Core11: 33.24        
Core12: 27.62        Core13: 15.34        
Core14: 28.78        Core15: 36.00        
Core16: 27.41        Core17: 38.40        
Core18: 27.61        Core19: 37.53        
Core20: 27.81        Core21: 37.15        
Core22: 28.14        Core23: 31.42        
Core24: 27.06        Core25: 39.33        
Core26: 30.98        Core27: 36.29        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 28.63
Socket1: 32.57
DDR read Latency(ns)
Socket0: 91483.51
Socket1: 459.10


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 29.69        Core1: 23.65        
Core2: 28.28        Core3: 34.13        
Core4: 11.77        Core5: 31.85        
Core6: 18.91        Core7: 36.40        
Core8: 17.49        Core9: 21.87        
Core10: 15.31        Core11: 33.38        
Core12: 26.76        Core13: 15.16        
Core14: 29.21        Core15: 35.15        
Core16: 27.23        Core17: 34.98        
Core18: 26.46        Core19: 37.93        
Core20: 26.25        Core21: 37.10        
Core22: 27.97        Core23: 31.22        
Core24: 28.41        Core25: 38.98        
Core26: 30.09        Core27: 36.25        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 20.37
Socket1: 32.28
DDR read Latency(ns)
Socket0: 84799.88
Socket1: 465.01


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.50        Core1: 23.52        
Core2: 27.23        Core3: 34.15        
Core4: 26.49        Core5: 31.73        
Core6: 31.43        Core7: 36.61        
Core8: 27.93        Core9: 21.76        
Core10: 27.36        Core11: 33.31        
Core12: 25.55        Core13: 15.01        
Core14: 29.31        Core15: 35.91        
Core16: 27.87        Core17: 38.21        
Core18: 26.71        Core19: 37.34        
Core20: 27.73        Core21: 37.18        
Core22: 29.06        Core23: 31.20        
Core24: 28.78        Core25: 39.42        
Core26: 28.13        Core27: 36.49        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.28
Socket1: 32.46
DDR read Latency(ns)
Socket0: 90377.41
Socket1: 461.08


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.15        Core1: 23.43        
Core2: 28.77        Core3: 34.01        
Core4: 30.04        Core5: 31.54        
Core6: 26.45        Core7: 36.46        
Core8: 29.58        Core9: 21.70        
Core10: 27.26        Core11: 33.02        
Core12: 26.45        Core13: 14.88        
Core14: 27.69        Core15: 35.94        
Core16: 29.65        Core17: 38.31        
Core18: 26.51        Core19: 37.48        
Core20: 28.44        Core21: 37.05        
Core22: 28.93        Core23: 31.12        
Core24: 29.18        Core25: 39.24        
Core26: 30.87        Core27: 35.55        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.29
Socket1: 32.32
DDR read Latency(ns)
Socket0: 88584.39
Socket1: 461.39


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 29.64        Core1: 23.64        
Core2: 27.51        Core3: 34.21        
Core4: 27.32        Core5: 31.88        
Core6: 29.10        Core7: 36.48        
Core8: 27.46        Core9: 21.78        
Core10: 27.89        Core11: 33.34        
Core12: 26.50        Core13: 15.25        
Core14: 28.54        Core15: 36.20        
Core16: 26.44        Core17: 38.59        
Core18: 26.16        Core19: 37.73        
Core20: 26.88        Core21: 36.32        
Core22: 27.48        Core23: 30.96        
Core24: 28.72        Core25: 39.44        
Core26: 28.86        Core27: 36.35        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 28.45
Socket1: 32.48
DDR read Latency(ns)
Socket0: 88428.16
Socket1: 459.10
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 This utility measures Latency information



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 27.54        Core1: 35.76        
Core2: 30.28        Core3: 36.83        
Core4: 29.26        Core5: 20.49        
Core6: 28.97        Core7: 36.67        
Core8: 28.68        Core9: 24.85        
Core10: 29.63        Core11: 30.05        
Core12: 28.00        Core13: 22.26        
Core14: 28.74        Core15: 36.90        
Core16: 27.24        Core17: 24.24        
Core18: 28.39        Core19: 32.47        
Core20: 30.61        Core21: 30.72        
Core22: 29.71        Core23: 32.10        
Core24: 30.42        Core25: 35.64        
Core26: 32.16        Core27: 35.54        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 28.45
Socket1: 32.29
DDR read Latency(ns)
Socket0: 70422.01
Socket1: 431.76


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 27.91        Core1: 35.58        
Core2: 29.97        Core3: 36.78        
Core4: 28.63        Core5: 20.37        
Core6: 29.28        Core7: 36.60        
Core8: 29.39        Core9: 24.57        
Core10: 29.76        Core11: 30.68        
Core12: 27.93        Core13: 21.60        
Core14: 27.34        Core15: 37.03        
Core16: 27.43        Core17: 24.13        
Core18: 30.15        Core19: 32.48        
Core20: 29.19        Core21: 30.50        
Core22: 30.19        Core23: 32.07        
Core24: 28.85        Core25: 35.63        
Core26: 29.10        Core27: 35.37        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 28.41
Socket1: 32.22
DDR read Latency(ns)
Socket0: 69913.68
Socket1: 433.16


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 27.62        Core1: 35.53        
Core2: 29.78        Core3: 36.91        
Core4: 22.78        Core5: 20.38        
Core6: 24.62        Core7: 37.15        
Core8: 20.09        Core9: 24.30        
Core10: 29.59        Core11: 30.06        
Core12: 23.68        Core13: 22.34        
Core14: 27.64        Core15: 36.88        
Core16: 25.62        Core17: 24.14        
Core18: 30.08        Core19: 32.41        
Core20: 30.19        Core21: 30.86        
Core22: 27.42        Core23: 31.98        
Core24: 30.36        Core25: 36.12        
Core26: 30.73        Core27: 35.96        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 26.08
Socket1: 32.33
DDR read Latency(ns)
Socket0: 67159.46
Socket1: 433.04


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 27.67        Core1: 35.27        
Core2: 30.77        Core3: 36.42        
Core4: 30.34        Core5: 19.44        
Core6: 32.58        Core7: 36.67        
Core8: 27.72        Core9: 24.05        
Core10: 30.72        Core11: 30.07        
Core12: 26.56        Core13: 21.24        
Core14: 28.95        Core15: 36.93        
Core16: 26.66        Core17: 24.47        
Core18: 29.62        Core19: 28.59        
Core20: 30.27        Core21: 30.74        
Core22: 31.20        Core23: 28.11        
Core24: 29.29        Core25: 36.00        
Core26: 30.25        Core27: 35.19        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 28.50
Socket1: 31.30
DDR read Latency(ns)
Socket0: 71799.27
Socket1: 452.29


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 27.84        Core1: 35.31        
Core2: 30.13        Core3: 36.50        
Core4: 29.98        Core5: 19.32        
Core6: 31.87        Core7: 37.25        
Core8: 29.00        Core9: 24.19        
Core10: 32.75        Core11: 30.67        
Core12: 29.28        Core13: 21.88        
Core14: 29.21        Core15: 37.21        
Core16: 28.94        Core17: 24.27        
Core18: 31.91        Core19: 27.27        
Core20: 31.14        Core21: 30.77        
Core22: 31.02        Core23: 26.79        
Core24: 30.88        Core25: 35.78        
Core26: 30.29        Core27: 35.77        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.04
Socket1: 31.21
DDR read Latency(ns)
Socket0: 73292.53
Socket1: 457.79


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 27.20        Core1: 34.00        
Core2: 27.96        Core3: 36.40        
Core4: 29.54        Core5: 19.25        
Core6: 29.28        Core7: 37.03        
Core8: 27.79        Core9: 23.81        
Core10: 28.02        Core11: 30.61        
Core12: 27.84        Core13: 21.32        
Core14: 27.52        Core15: 36.99        
Core16: 27.83        Core17: 24.02        
Core18: 30.38        Core19: 27.40        
Core20: 28.41        Core21: 30.80        
Core22: 28.03        Core23: 27.00        
Core24: 26.56        Core25: 36.27        
Core26: 28.00        Core27: 35.67        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 27.74
Socket1: 30.99
DDR read Latency(ns)
Socket0: 72414.57
Socket1: 462.95
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 This utility measures Latency information



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 28.41        Core1: 24.34        
Core2: 29.23        Core3: 30.25        
Core4: 30.05        Core5: 33.53        
Core6: 29.97        Core7: 34.84        
Core8: 29.17        Core9: 18.23        
Core10: 31.60        Core11: 28.49        
Core12: 29.25        Core13: 20.24        
Core14: 30.34        Core15: 27.88        
Core16: 31.65        Core17: 16.15        
Core18: 30.97        Core19: 24.31        
Core20: 31.69        Core21: 31.68        
Core22: 31.27        Core23: 11.13        
Core24: 33.47        Core25: 29.19        
Core26: 34.07        Core27: 35.64        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.63
Socket1: 26.57
DDR read Latency(ns)
Socket0: 67553.77
Socket1: 533.76


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 27.84        Core1: 24.87        
Core2: 29.11        Core3: 30.43        
Core4: 30.55        Core5: 34.23        
Core6: 28.96        Core7: 34.97        
Core8: 30.47        Core9: 18.37        
Core10: 29.80        Core11: 28.56        
Core12: 28.21        Core13: 20.35        
Core14: 29.39        Core15: 28.07        
Core16: 30.53        Core17: 16.32        
Core18: 31.26        Core19: 24.26        
Core20: 29.79        Core21: 31.80        
Core22: 30.38        Core23: 11.09        
Core24: 29.86        Core25: 29.15        
Core26: 31.42        Core27: 35.95        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 28.93
Socket1: 26.77
DDR read Latency(ns)
Socket0: 67861.93
Socket1: 529.68


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 26.90        Core1: 24.72        
Core2: 30.18        Core3: 31.28        
Core4: 30.01        Core5: 34.18        
Core6: 31.88        Core7: 34.49        
Core8: 31.40        Core9: 17.84        
Core10: 31.32        Core11: 28.56        
Core12: 28.28        Core13: 19.86        
Core14: 30.27        Core15: 28.37        
Core16: 29.59        Core17: 16.18        
Core18: 30.48        Core19: 24.27        
Core20: 31.32        Core21: 32.84        
Core22: 23.39        Core23: 11.13        
Core24: 21.66        Core25: 29.60        
Core26: 20.16        Core27: 35.88        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 26.56
Socket1: 26.95
DDR read Latency(ns)
Socket0: 65850.19
Socket1: 530.38


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 29.63        Core1: 24.96        
Core2: 30.13        Core3: 31.20        
Core4: 31.14        Core5: 34.31        
Core6: 29.24        Core7: 34.92        
Core8: 31.13        Core9: 18.49        
Core10: 29.64        Core11: 28.76        
Core12: 28.59        Core13: 20.44        
Core14: 28.72        Core15: 28.33        
Core16: 29.31        Core17: 16.43        
Core18: 29.12        Core19: 24.54        
Core20: 30.11        Core21: 32.89        
Core22: 27.41        Core23: 11.20        
Core24: 28.61        Core25: 29.65        
Core26: 32.46        Core27: 36.18        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.70
Socket1: 27.10
DDR read Latency(ns)
Socket0: 70976.19
Socket1: 528.67


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 29.04        Core1: 24.97        
Core2: 29.06        Core3: 31.13        
Core4: 30.42        Core5: 34.41        
Core6: 29.29        Core7: 34.69        
Core8: 28.79        Core9: 18.37        
Core10: 31.64        Core11: 28.53        
Core12: 27.19        Core13: 20.05        
Core14: 28.51        Core15: 28.27        
Core16: 29.83        Core17: 16.42        
Core18: 32.45        Core19: 24.48        
Core20: 30.31        Core21: 32.68        
Core22: 28.57        Core23: 11.16        
Core24: 30.30        Core25: 29.66        
Core26: 30.18        Core27: 35.75        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.41
Socket1: 27.01
DDR read Latency(ns)
Socket0: 71113.61
Socket1: 529.44


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 28.84        Core1: 24.73        
Core2: 29.57        Core3: 31.43        
Core4: 28.99        Core5: 34.20        
Core6: 30.44        Core7: 34.85        
Core8: 28.64        Core9: 18.48        
Core10: 31.25        Core11: 28.64        
Core12: 28.67        Core13: 20.64        
Core14: 29.90        Core15: 28.42        
Core16: 28.64        Core17: 16.47        
Core18: 29.25        Core19: 24.38        
Core20: 31.19        Core21: 32.86        
Core22: 28.50        Core23: 11.16        
Core24: 28.72        Core25: 29.71        
Core26: 31.55        Core27: 36.14        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.30
Socket1: 27.10
DDR read Latency(ns)
Socket0: 71410.33
Socket1: 530.35
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 This utility measures Latency information



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 28.86        Core1: 37.49        
Core2: 27.27        Core3: 30.71        
Core4: 28.16        Core5: 28.50        
Core6: 28.80        Core7: 32.56        
Core8: 28.55        Core9: 24.04        
Core10: 28.11        Core11: 38.62        
Core12: 27.83        Core13: 36.14        
Core14: 29.74        Core15: 37.26        
Core16: 28.19        Core17: 12.62        
Core18: 29.43        Core19: 25.51        
Core20: 29.07        Core21: 30.06        
Core22: 27.89        Core23: 40.65        
Core24: 27.50        Core25: 34.39        
Core26: 30.55        Core27: 38.49        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 28.67
Socket1: 32.41
DDR read Latency(ns)
Socket0: 77514.39
Socket1: 434.07


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 28.26        Core1: 38.53        
Core2: 27.82        Core3: 30.88        
Core4: 29.71        Core5: 28.89        
Core6: 29.35        Core7: 32.38        
Core8: 29.64        Core9: 24.29        
Core10: 28.83        Core11: 38.45        
Core12: 27.73        Core13: 37.98        
Core14: 27.65        Core15: 37.70        
Core16: 28.99        Core17: 12.78        
Core18: 31.02        Core19: 25.90        
Core20: 29.61        Core21: 30.25        
Core22: 28.19        Core23: 41.77        
Core24: 28.65        Core25: 34.65        
Core26: 30.99        Core27: 37.95        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 28.66
Socket1: 32.89
DDR read Latency(ns)
Socket0: 75559.93
Socket1: 419.05


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 29.12        Core1: 38.59        
Core2: 28.30        Core3: 31.25        
Core4: 30.02        Core5: 28.86        
Core6: 27.16        Core7: 32.53        
Core8: 24.06        Core9: 24.14        
Core10: 23.55        Core11: 38.49        
Core12: 22.39        Core13: 37.64        
Core14: 19.72        Core15: 37.73        
Core16: 28.43        Core17: 12.81        
Core18: 30.04        Core19: 25.89        
Core20: 28.38        Core21: 29.97        
Core22: 31.45        Core23: 41.89        
Core24: 27.35        Core25: 34.46        
Core26: 28.15        Core27: 38.10        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 26.36
Socket1: 32.91
DDR read Latency(ns)
Socket0: 72308.51
Socket1: 420.68


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 29.00        Core1: 38.47        
Core2: 26.48        Core3: 31.05        
Core4: 29.70        Core5: 28.84        
Core6: 28.37        Core7: 31.80        
Core8: 29.63        Core9: 24.22        
Core10: 27.46        Core11: 38.51        
Core12: 25.89        Core13: 37.75        
Core14: 29.10        Core15: 37.55        
Core16: 26.58        Core17: 12.82        
Core18: 30.77        Core19: 25.83        
Core20: 30.99        Core21: 30.01        
Core22: 28.70        Core23: 41.71        
Core24: 26.75        Core25: 34.70        
Core26: 30.58        Core27: 38.01        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 28.70
Socket1: 32.84
DDR read Latency(ns)
Socket0: 75110.52
Socket1: 420.54


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 28.25        Core1: 38.53        
Core2: 27.79        Core3: 31.02        
Core4: 30.31        Core5: 28.59        
Core6: 27.94        Core7: 31.99        
Core8: 28.42        Core9: 24.12        
Core10: 26.92        Core11: 38.21        
Core12: 25.50        Core13: 37.85        
Core14: 28.47        Core15: 37.65        
Core16: 27.84        Core17: 12.83        
Core18: 30.47        Core19: 25.87        
Core20: 28.62        Core21: 30.01        
Core22: 28.57        Core23: 41.76        
Core24: 27.19        Core25: 34.78        
Core26: 29.90        Core27: 37.96        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 28.24
Socket1: 32.83
DDR read Latency(ns)
Socket0: 76158.02
Socket1: 418.49


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 27.88        Core1: 38.29        
Core2: 29.02        Core3: 30.85        
Core4: 29.53        Core5: 28.40        
Core6: 28.82        Core7: 31.90        
Core8: 28.00        Core9: 24.12        
Core10: 27.72        Core11: 38.23        
Core12: 26.39        Core13: 36.94        
Core14: 27.67        Core15: 37.48        
Core16: 28.12        Core17: 12.84        
Core18: 29.12        Core19: 25.60        
Core20: 30.77        Core21: 29.62        
Core22: 27.53        Core23: 41.31        
Core24: 26.49        Core25: 34.71        
Core26: 29.49        Core27: 37.85        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 28.13
Socket1: 32.62
DDR read Latency(ns)
Socket0: 75416.17
Socket1: 423.39
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 This utility measures Latency information



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 28.52        Core1: 17.46        
Core2: 25.97        Core3: 35.69        
Core4: 29.38        Core5: 28.05        
Core6: 28.22        Core7: 31.68        
Core8: 27.22        Core9: 18.22        
Core10: 28.43        Core11: 38.25        
Core12: 25.76        Core13: 16.72        
Core14: 25.07        Core15: 30.44        
Core16: 28.00        Core17: 22.26        
Core18: 29.21        Core19: 20.76        
Core20: 28.55        Core21: 33.47        
Core22: 29.90        Core23: 22.68        
Core24: 28.54        Core25: 37.63        
Core26: 30.33        Core27: 28.32        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 28.17
Socket1: 27.84
DDR read Latency(ns)
Socket0: 75449.44
Socket1: 535.73


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 28.99        Core1: 17.89        
Core2: 26.99        Core3: 35.73        
Core4: 30.22        Core5: 28.07        
Core6: 29.44        Core7: 31.78        
Core8: 27.28        Core9: 18.45        
Core10: 27.62        Core11: 38.45        
Core12: 29.18        Core13: 16.31        
Core14: 25.98        Core15: 30.59        
Core16: 27.02        Core17: 22.40        
Core18: 27.49        Core19: 20.85        
Core20: 30.70        Core21: 33.66        
Core22: 30.52        Core23: 22.71        
Core24: 28.31        Core25: 37.58        
Core26: 27.62        Core27: 28.38        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 28.55
Socket1: 27.94
DDR read Latency(ns)
Socket0: 76667.16
Socket1: 537.78


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 29.09        Core1: 16.78        
Core2: 22.41        Core3: 35.75        
Core4: 23.66        Core5: 27.43        
Core6: 28.25        Core7: 31.86        
Core8: 29.81        Core9: 18.14        
Core10: 29.86        Core11: 38.49        
Core12: 26.89        Core13: 16.80        
Core14: 27.02        Core15: 30.77        
Core16: 29.04        Core17: 22.32        
Core18: 29.96        Core19: 20.94        
Core20: 22.27        Core21: 33.80        
Core22: 25.37        Core23: 22.63        
Core24: 20.96        Core25: 37.37        
Core26: 26.84        Core27: 28.29        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 26.37
Socket1: 27.74
DDR read Latency(ns)
Socket0: 72358.23
Socket1: 543.93


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 28.79        Core1: 17.96        
Core2: 27.26        Core3: 36.35        
Core4: 29.51        Core5: 28.90        
Core6: 31.22        Core7: 32.15        
Core8: 28.23        Core9: 18.41        
Core10: 27.15        Core11: 39.19        
Core12: 27.41        Core13: 18.29        
Core14: 25.85        Core15: 30.71        
Core16: 28.63        Core17: 26.77        
Core18: 30.43        Core19: 22.10        
Core20: 30.70        Core21: 34.90        
Core22: 27.94        Core23: 27.47        
Core24: 29.29        Core25: 38.18        
Core26: 26.67        Core27: 28.57        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 28.57
Socket1: 29.31
DDR read Latency(ns)
Socket0: 74466.48
Socket1: 503.61


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 29.98        Core1: 17.42        
Core2: 26.26        Core3: 36.23        
Core4: 28.16        Core5: 29.09        
Core6: 31.74        Core7: 32.09        
Core8: 29.74        Core9: 18.34        
Core10: 27.10        Core11: 38.90        
Core12: 29.01        Core13: 17.64        
Core14: 26.07        Core15: 30.72        
Core16: 27.87        Core17: 26.89        
Core18: 30.27        Core19: 20.71        
Core20: 28.09        Core21: 34.57        
Core22: 29.38        Core23: 27.52        
Core24: 28.63        Core25: 38.09        
Core26: 27.93        Core27: 28.78        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.00
Socket1: 29.17
DDR read Latency(ns)
Socket0: 74193.90
Socket1: 507.47


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 27.67        Core1: 17.68        
Core2: 29.12        Core3: 35.41        
Core4: 28.58        Core5: 28.47        
Core6: 29.50        Core7: 32.19        
Core8: 33.64        Core9: 18.36        
Core10: 28.89        Core11: 39.37        
Core12: 26.25        Core13: 16.53        
Core14: 26.07        Core15: 33.21        
Core16: 26.48        Core17: 24.66        
Core18: 27.62        Core19: 20.13        
Core20: 30.04        Core21: 34.17        
Core22: 31.45        Core23: 25.24        
Core24: 26.51        Core25: 36.94        
Core26: 28.27        Core27: 32.23        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 28.08
Socket1: 28.89
DDR read Latency(ns)
Socket0: 80909.41
Socket1: 534.25
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 This utility measures Latency information



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.08        Core1: 24.69        
Core2: 27.88        Core3: 35.16        
Core4: 27.19        Core5: 13.82        
Core6: 27.48        Core7: 32.20        
Core8: 28.20        Core9: 21.16        
Core10: 28.68        Core11: 30.44        
Core12: 26.68        Core13: 18.45        
Core14: 27.49        Core15: 38.01        
Core16: 27.47        Core17: 23.33        
Core18: 29.01        Core19: 21.03        
Core20: 28.92        Core21: 33.35        
Core22: 28.52        Core23: 37.79        
Core24: 29.32        Core25: 34.89        
Core26: 30.35        Core27: 33.13        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.18
Socket1: 28.33
DDR read Latency(ns)
Socket0: 95413.70
Socket1: 565.54


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 31.41        Core1: 24.98        
Core2: 29.30        Core3: 35.11        
Core4: 27.78        Core5: 14.21        
Core6: 24.97        Core7: 32.18        
Core8: 28.08        Core9: 21.21        
Core10: 28.27        Core11: 30.52        
Core12: 30.77        Core13: 18.84        
Core14: 28.80        Core15: 37.94        
Core16: 26.86        Core17: 24.17        
Core18: 28.86        Core19: 21.63        
Core20: 27.32        Core21: 33.33        
Core22: 27.49        Core23: 37.75        
Core24: 28.38        Core25: 34.97        
Core26: 29.47        Core27: 33.21        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.85
Socket1: 28.53
DDR read Latency(ns)
Socket0: 98584.76
Socket1: 561.85


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 32.57        Core1: 25.30        
Core2: 27.02        Core3: 34.72        
Core4: 28.03        Core5: 17.85        
Core6: 26.26        Core7: 34.64        
Core8: 27.32        Core9: 22.19        
Core10: 29.16        Core11: 31.06        
Core12: 28.65        Core13: 19.79        
Core14: 29.53        Core15: 37.92        
Core16: 27.76        Core17: 29.09        
Core18: 22.59        Core19: 21.86        
Core20: 22.18        Core21: 33.73        
Core22: 26.81        Core23: 38.18        
Core24: 25.65        Core25: 35.34        
Core26: 28.47        Core27: 33.45        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 28.02
Socket1: 29.55
DDR read Latency(ns)
Socket0: 87248.17
Socket1: 537.70


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 33.01        Core1: 25.81        
Core2: 29.95        Core3: 33.45        
Core4: 25.49        Core5: 27.03        
Core6: 26.98        Core7: 36.32        
Core8: 28.32        Core9: 24.78        
Core10: 28.14        Core11: 31.97        
Core12: 28.28        Core13: 21.25        
Core14: 28.49        Core15: 39.28        
Core16: 29.48        Core17: 40.00        
Core18: 26.54        Core19: 22.12        
Core20: 28.28        Core21: 34.90        
Core22: 28.50        Core23: 39.21        
Core24: 26.39        Core25: 36.57        
Core26: 29.15        Core27: 34.22        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 30.59
Socket1: 32.09
DDR read Latency(ns)
Socket0: 84629.27
Socket1: 476.35


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 32.37        Core1: 25.75        
Core2: 28.95        Core3: 33.45        
Core4: 28.07        Core5: 26.80        
Core6: 28.34        Core7: 36.36        
Core8: 26.26        Core9: 24.84        
Core10: 26.81        Core11: 32.45        
Core12: 27.70        Core13: 21.51        
Core14: 28.00        Core15: 39.41        
Core16: 28.75        Core17: 40.80        
Core18: 28.40        Core19: 22.36        
Core20: 27.79        Core21: 34.48        
Core22: 24.91        Core23: 40.09        
Core24: 27.70        Core25: 36.60        
Core26: 28.62        Core27: 34.33        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 30.25
Socket1: 32.19
DDR read Latency(ns)
Socket0: 85547.62
Socket1: 477.46


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 32.46        Core1: 25.97        
Core2: 30.40        Core3: 33.46        
Core4: 27.38        Core5: 26.93        
Core6: 27.53        Core7: 36.35        
Core8: 25.62        Core9: 25.08        
Core10: 27.46        Core11: 32.24        
Core12: 26.25        Core13: 21.61        
Core14: 27.81        Core15: 39.35        
Core16: 27.68        Core17: 40.81        
Core18: 27.85        Core19: 22.36        
Core20: 27.68        Core21: 34.21        
Core22: 28.27        Core23: 39.77        
Core24: 26.34        Core25: 36.52        
Core26: 29.05        Core27: 34.37        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 30.05
Socket1: 32.19
DDR read Latency(ns)
Socket0: 86154.32
Socket1: 475.10
