<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>synthesis Report</title>
<style type="text/css">
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#main_wrapper{ width: 100%; }
div#content { margin-left: 350px; margin-right: 30px; }
div#catalog_wrapper {position: fixed; top: 30px; width: 350px; float: left; }
div#catalog ul { list-style-type: none; }
div#catalog li { text-align: left; list-style-type:circle; color: #0084ff; margin-top: 3px; margin-bottom: 3px; }
div#catalog a { display:inline-block; text-decoration: none; color: #0084ff; font-weight: bold; padding: 3px; }
div#catalog a:visited { color: #0084ff; }
div#catalog a:hover { color: #fff; background: #0084ff; }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td { border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table td.label { min-width: 100px; width: 8%;}
</style>
</head>
<body>
<div id="main_wrapper">
<div id="catalog_wrapper">
<div id="catalog">
<ul>
<li><a href="#about" style=" font-size: 16px;">Synthesis Messages</a></li>
<li><a href="#summary" style=" font-size: 16px;">Synthesis Details</a></li>
<li><a href="#resource" style=" font-size: 16px;">Resource</a>
<ul>
<li><a href="#usage" style=" font-size: 14px;">Resource Usage Summary</a></li>
<li><a href="#utilization" style=" font-size: 14px;">Resource Utilization Summary</a></li>
</ul>
</li>
<li><a href="#timing" style=" font-size: 16px;">Timing</a>
<ul>
<li><a href="#clock" style=" font-size: 14px;">Clock Summary</a></li>
<li><a href="#performance" style=" font-size: 14px;">Max Frequency Summary</a></li>
<li><a href="#detail timing" style=" font-size: 14px;">Detail Timing Paths Informations</a></li>
</ul>
</li>
</ul>
</div><!-- catalog -->
</div><!-- catalog_wrapper -->
<div id="content">
<h1><a name="about">Synthesis Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>GowinSynthesis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>C:\Git\TangPrimer20K_LUT-Network\mega138K\src\MnistLutSimple.v<br>
C:\Git\TangPrimer20K_LUT-Network\mega138K\src\cmos_8_16bit.v<br>
C:\Git\TangPrimer20K_LUT-Network\mega138K\src\ddr3_memory_interface\DDR3MI_400M.v<br>
C:\Git\TangPrimer20K_LUT-Network\mega138K\src\dvi_tx\DVI_TX_Top.v<br>
C:\Git\TangPrimer20K_LUT-Network\mega138K\src\fifo_hs\video_fifo.v<br>
C:\Git\TangPrimer20K_LUT-Network\mega138K\src\gowin_pll\gowin_pll.v<br>
C:\Git\TangPrimer20K_LUT-Network\mega138K\src\gowin_pll\gowin_pll_dvi.v<br>
C:\Git\TangPrimer20K_LUT-Network\mega138K\src\i2c_master\i2c_config.v<br>
C:\Git\TangPrimer20K_LUT-Network\mega138K\src\i2c_master\i2c_master_bit_ctrl.v<br>
C:\Git\TangPrimer20K_LUT-Network\mega138K\src\i2c_master\i2c_master_byte_ctrl.v<br>
C:\Git\TangPrimer20K_LUT-Network\mega138K\src\i2c_master\i2c_master_defines.v<br>
C:\Git\TangPrimer20K_LUT-Network\mega138K\src\i2c_master\i2c_master_top.v<br>
C:\Git\TangPrimer20K_LUT-Network\mega138K\src\i2c_master\timescale.v<br>
C:\Git\TangPrimer20K_LUT-Network\mega138K\src\lut_ov5640_rgb565_480_272.v<br>
C:\Git\TangPrimer20K_LUT-Network\mega138K\src\top.v<br>
C:\Git\TangPrimer20K_LUT-Network\mega138K\src\vga_timing.v<br>
C:\Git\TangPrimer20K_LUT-Network\mega138K\src\video_frame_buffer\Video_Frame_Buffer_Top.v<br>
C:\Gowin\Gowin_V1.9.10.03_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_crc32.v<br>
C:\Gowin\Gowin_V1.9.10.03_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_match.v<br>
C:\Gowin\Gowin_V1.9.10.03_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_mem_ctrl.v<br>
C:\Gowin\Gowin_V1.9.10.03_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_top.v<br>
C:\Gowin\Gowin_V1.9.10.03_x64\IDE\data\ipcores\GAO\GW_CON\gw_con_top_138.v<br>
C:\Gowin\Gowin_V1.9.10.03_x64\IDE\data\ipcores\gw_jtag.v<br>
C:\Git\TangPrimer20K_LUT-Network\mega138K\impl\gwsynthesis\RTL_GAO\gw_gao_top.v<br>
</td>
</tr>
<tr>
<td class="label">GowinSynthesis Constraints File</td>
<td>---</td>
</tr>
<tr>
<td class="label">Tool Version</td>
<td>V1.9.10.03 (64-bit)</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW5AST-LV138PG484AC1/I0</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW5AST-138</td>
</tr>
<tr>
<td class="label">Device Version</td>
<td>B</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Thu Mar 13 21:09:19 2025
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2024 Gowin Semiconductor Corporation. ALL rights reserved.</td>
</tr>
</table>
<h1><a name="summary">Synthesis Details</a></h1>
<table class="summary_table">
<tr>
<td class="label">Top Level Module</td>
<td>top</td>
</tr>
<tr>
<td class="label">Synthesis Process</td>
<td>Running parser:<br/>&nbsp;&nbsp;&nbsp;&nbsp;CPU time = 0h 0m 0.796s, Elapsed time = 0h 0m 1s, Peak memory usage = 426.363MB<br/>Running netlist conversion:<br/>&nbsp;&nbsp;&nbsp;&nbsp;CPU time = 0h 0m 0s, Elapsed time = 0h 0m 0s, Peak memory usage = 0MB<br/>Running device independent optimization:<br/>&nbsp;&nbsp;&nbsp;&nbsp;Optimizing Phase 0: CPU time = 0h 0m 0.093s, Elapsed time = 0h 0m 0.392s, Peak memory usage = 426.363MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Optimizing Phase 1: CPU time = 0h 0m 0.187s, Elapsed time = 0h 0m 0.395s, Peak memory usage = 426.363MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Optimizing Phase 2: CPU time = 0h 0m 0.203s, Elapsed time = 0h 0m 0.432s, Peak memory usage = 426.363MB<br/>Running inference:<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 0: CPU time = 0h 0m 0.187s, Elapsed time = 0h 0m 0.448s, Peak memory usage = 426.363MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 1: CPU time = 0h 0m 0.031s, Elapsed time = 0h 0m 0.044s, Peak memory usage = 426.363MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 2: CPU time = 0h 0m 0.031s, Elapsed time = 0h 0m 0.032s, Peak memory usage = 426.363MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 3: CPU time = 0h 0m 0s, Elapsed time = 0h 0m 0.016s, Peak memory usage = 426.363MB<br/>Running technical mapping:<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 0: CPU time = 0h 0m 0.265s, Elapsed time = 0h 0m 0.73s, Peak memory usage = 426.363MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 1: CPU time = 0h 0m 0s, Elapsed time = 0h 0m 0.125s, Peak memory usage = 426.363MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 2: CPU time = 0h 0m 0.031s, Elapsed time = 0h 0m 0.067s, Peak memory usage = 426.363MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 3: CPU time = 0h 0m 4s, Elapsed time = 0h 0m 10s, Peak memory usage = 426.363MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 4: CPU time = 0h 0m 0.093s, Elapsed time = 0h 0m 0.305s, Peak memory usage = 426.363MB<br/>Generate output files:<br/>&nbsp;&nbsp;&nbsp;&nbsp;CPU time = 0h 0m 0.187s, Elapsed time = 0h 0m 0.502s, Peak memory usage = 439.980MB<br/></td>
</tr>
<tr>
<td class="label">Total Time and Memory Usage</td>
<td>CPU time = 0h 0m 6s, Elapsed time = 0h 0m 14s, Peak memory usage = 439.980MB</td>
</tr>
</table>
<h1><a name="resource">Resource</a></h1>
<h2><a name="usage">Resource Usage Summary</a></h2>
<table class="summary_table">
<tr>
<td class="label"><b>Resource</b></td>
<td><b>Usage</b></td>
</tr>
<tr>
<td class="label"><b>I/O Port </b></td>
<td>102</td>
</tr>
<tr>
<td class="label"><b>I/O Buf </b></td>
<td>75</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspIBUF</td>
<td>16</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspOBUF</td>
<td>32</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspTBUF</td>
<td>2</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspIOBUF</td>
<td>18</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspTLVDS_OBUF</td>
<td>4</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspELVDS_OBUF</td>
<td>1</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspELVDS_IOBUF</td>
<td>2</td>
</tr>
<tr>
<td class="label"><b>Register </b></td>
<td>5853</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFSE</td>
<td>27</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFRE</td>
<td>1865</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFPE</td>
<td>137</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFCE</td>
<td>3824</td>
</tr>
<tr>
<td class="label"><b>LUT </b></td>
<td>5959</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspLUT2</td>
<td>749</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspLUT3</td>
<td>2222</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspLUT4</td>
<td>2988</td>
</tr>
<tr>
<td class="label"><b>MUX </b></td>
<td>1</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspMUX16</td>
<td>1</td>
</tr>
<tr>
<td class="label"><b>ALU </b></td>
<td>304</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspALU</td>
<td>304</td>
</tr>
<tr>
<td class="label"><b>INV </b></td>
<td>46</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspINV</td>
<td>46</td>
</tr>
<tr>
<td class="label"><b>IOLOGIC </b></td>
<td>80</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspIDES8_MEM</td>
<td>16</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspOSER8</td>
<td>24</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspOSER8_MEM</td>
<td>20</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspOSER10</td>
<td>4</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspIODELAY</td>
<td>16</td>
</tr>
<tr>
<td class="label"><b>BSRAM </b></td>
<td>48</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspSDPB</td>
<td>44</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspSDPX9B</td>
<td>4</td>
</tr>
<tr>
<td class="label"><b>CLOCK </b></td>
<td>6</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspPLL</td>
<td>2</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspCLKDIV</td>
<td>1</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDQS</td>
<td>2</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDDRDLL</td>
<td>1</td>
</tr>
<tr>
<td class="label"><b>Black Box </b></td>
<td>1</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspGW_JTAG</td>
<td>1</td>
</tr>
</table>
<h2><a name="utilization">Resource Utilization Summary</a></h2>
<table class="summary_table">
<tr>
<td class="label"><b>Resource</b></td>
<td><b>Usage</b></td>
<td><b>Utilization</b></td>
</tr>
<tr>
<td class="label">Logic</td>
<td>6317(6013 LUT, 304 ALU) / 138240</td>
<td>5%</td>
</tr>
<tr>
<td class="label">Register</td>
<td>5853 / 139095</td>
<td>5%</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp--Register as Latch</td>
<td>0 / 139095</td>
<td>0%</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp--Register as FF</td>
<td>5853 / 139095</td>
<td>5%</td>
</tr>
<tr>
<td class="label">BSRAM</td>
<td>48 / 340</td>
<td>15%</td>
</tr>
</table>
<h1><a name="timing">Timing</a></h1>
<h2><a name="clock">Clock Summary:</a></h2>
<table class="summary_table">
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Type</th>
<th>Period</th>
<th>Frequency(MHz)</th>
<th>Rise</th>
<th>Fall</th>
<th>Source</th>
<th>Master</th>
<th>Object</th>
</tr>
<tr>
<td>1</td>
<td>clk</td>
<td>Base</td>
<td>20.000</td>
<td>50.0</td>
<td>0.000</td>
<td>10.000</td>
<td> </td>
<td> </td>
<td>clk_ibuf/I </td>
</tr>
<tr>
<td>2</td>
<td>cmos_pclk</td>
<td>Base</td>
<td>10.000</td>
<td>100.0</td>
<td>0.000</td>
<td>5.000</td>
<td> </td>
<td> </td>
<td>cmos_pclk_ibuf/I </td>
</tr>
<tr>
<td>3</td>
<td>cmos_8_16bit_m0/cmos_16bit_clk</td>
<td>Base</td>
<td>10.000</td>
<td>100.0</td>
<td>0.000</td>
<td>5.000</td>
<td> </td>
<td> </td>
<td>cmos_8_16bit_m0/de_o_s0/Q </td>
</tr>
<tr>
<td>4</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk</td>
<td>Generated</td>
<td>2.500</td>
<td>400.0</td>
<td>0.000</td>
<td>1.250</td>
<td>clk_ibuf/I</td>
<td>clk</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT0 </td>
</tr>
<tr>
<td>5</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT1.default_gen_clk</td>
<td>Generated</td>
<td>41.667</td>
<td>24.0</td>
<td>0.000</td>
<td>20.833</td>
<td>clk_ibuf/I</td>
<td>clk</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT1 </td>
</tr>
<tr>
<td>6</td>
<td>Gowin_PLL_dvi_inst/PLL_inst/CLKOUT0.default_gen_clk</td>
<td>Generated</td>
<td>3.077</td>
<td>325.0</td>
<td>0.000</td>
<td>1.538</td>
<td>clk_ibuf/I</td>
<td>clk</td>
<td>Gowin_PLL_dvi_inst/PLL_inst/CLKOUT0 </td>
</tr>
<tr>
<td>7</td>
<td>Gowin_PLL_dvi_inst/PLL_inst/CLKOUT1.default_gen_clk</td>
<td>Generated</td>
<td>15.385</td>
<td>65.0</td>
<td>0.000</td>
<td>7.692</td>
<td>clk_ibuf/I</td>
<td>clk</td>
<td>Gowin_PLL_dvi_inst/PLL_inst/CLKOUT1 </td>
</tr>
<tr>
<td>8</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>10.000</td>
<td>100.0</td>
<td>0.000</td>
<td>5.000</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT0</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT </td>
</tr>
</table>
<h2><a name="performance">Max Frequency Summary:</a></h2>
<table class="summary_table">
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>clk</td>
<td>50.000(MHz)</td>
<td>128.804(MHz)</td>
<td>8</td>
<td>TOP</td>
</tr>
<tr>
<td>2</td>
<td>cmos_pclk</td>
<td>100.000(MHz)</td>
<td>164.372(MHz)</td>
<td>7</td>
<td>TOP</td>
</tr>
<tr>
<td>3</td>
<td>cmos_8_16bit_m0/cmos_16bit_clk</td>
<td>100.000(MHz)</td>
<td>174.787(MHz)</td>
<td>6</td>
<td>TOP</td>
</tr>
<tr>
<td>4</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk</td>
<td>400.000(MHz)</td>
<td>1115.449(MHz)</td>
<td>1</td>
<td>TOP</td>
</tr>
<tr>
<td>5</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT1.default_gen_clk</td>
<td>24.000(MHz)</td>
<td>422.833(MHz)</td>
<td>3</td>
<td>TOP</td>
</tr>
<tr>
<td>6</td>
<td>Gowin_PLL_dvi_inst/PLL_inst/CLKOUT1.default_gen_clk</td>
<td>65.000(MHz)</td>
<td>87.556(MHz)</td>
<td>12</td>
<td>TOP</td>
</tr>
<tr>
<td>7</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
<td>100.000(MHz)</td>
<td>161.225(MHz)</td>
<td>3</td>
<td>TOP</td>
</tr>
</table>
<h2><a name="detail timing">Detail Timing Paths Information</a></h2>
<h3>Path&nbsp1</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-8.240</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>301.162</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>292.922</td>
</tr>
<tr>
<td class="label">From</td>
<td>bin_img[19]_16_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>bin_view_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT1.default_gen_clk[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_PLL_dvi_inst/PLL_inst/CLKOUT1.default_gen_clk[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>291.667</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT1.default_gen_clk</td>
</tr>
<tr>
<td>291.967</td>
<td>0.300</td>
<td>tCL</td>
<td>RR</td>
<td>798</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>292.379</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>bin_img[19]_16_s0/CLK</td>
</tr>
<tr>
<td>292.762</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>bin_img[19]_16_s0/Q</td>
</tr>
<tr>
<td>293.174</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>n5354_s75/I0</td>
</tr>
<tr>
<td>293.753</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>n5354_s75/F</td>
</tr>
<tr>
<td>294.166</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>n5354_s64/I1</td>
</tr>
<tr>
<td>294.316</td>
<td>0.150</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>n5354_s64/O</td>
</tr>
<tr>
<td>294.728</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>n5354_s56/I0</td>
</tr>
<tr>
<td>294.814</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>n5354_s56/O</td>
</tr>
<tr>
<td>295.227</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>n5899_s109/I0</td>
</tr>
<tr>
<td>295.806</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>n5899_s109/F</td>
</tr>
<tr>
<td>296.218</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>n5899_s104/I0</td>
</tr>
<tr>
<td>296.797</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>n5899_s104/F</td>
</tr>
<tr>
<td>297.209</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>n5899_s80/I1</td>
</tr>
<tr>
<td>297.777</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>n5899_s80/F</td>
</tr>
<tr>
<td>298.189</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>n5899_s56/I0</td>
</tr>
<tr>
<td>298.768</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>n5899_s56/F</td>
</tr>
<tr>
<td>299.181</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>n5899_s117/I2</td>
</tr>
<tr>
<td>299.688</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>n5899_s117/F</td>
</tr>
<tr>
<td>300.101</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>n5899_s114/I0</td>
</tr>
<tr>
<td>300.251</td>
<td>0.150</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>n5899_s114/O</td>
</tr>
<tr>
<td>300.663</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>n5899_s41/I1</td>
</tr>
<tr>
<td>300.749</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>n5899_s41/O</td>
</tr>
<tr>
<td>301.162</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>bin_view_s0/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>292.308</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>Gowin_PLL_dvi_inst/PLL_inst/CLKOUT1.default_gen_clk</td>
</tr>
<tr>
<td>292.608</td>
<td>0.300</td>
<td>tCL</td>
<td>RR</td>
<td>204</td>
<td>Gowin_PLL_dvi_inst/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>293.020</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>bin_view_s0/CLK</td>
</tr>
<tr>
<td>292.985</td>
<td>-0.035</td>
<td>tUnc</td>
<td> </td>
<td> </td>
<td>bin_view_s0</td>
</tr>
<tr>
<td>292.922</td>
<td>-0.064</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>bin_view_s0</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>0.641</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.413, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 3.862, 43.980%; route: 4.537, 51.665%; tC2Q: 0.382, 4.355%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.413, 100.000%</td></tr>
</table>
<br/>
<h3>Path&nbsp2</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.900</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>215.214</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>210.314</td>
</tr>
<tr>
<td class="label">From</td>
<td>bin_img[0]_21_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_MnistLutSimple/i_MnistLutSimple_sub2/i_MnistLutSimple_sub2_base/ff_52.lut_52_ff_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT1.default_gen_clk[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cmos_8_16bit_m0/cmos_16bit_clk[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>208.333</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT1.default_gen_clk</td>
</tr>
<tr>
<td>208.634</td>
<td>0.300</td>
<td>tCL</td>
<td>RR</td>
<td>798</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>209.046</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>bin_img[0]_21_s0/CLK</td>
</tr>
<tr>
<td>209.429</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>bin_img[0]_21_s0/Q</td>
</tr>
<tr>
<td>209.841</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_MnistLutSimple/i_MnistLutSimple_sub1/i_MnistLutSimple_sub1_base/layer1_data_82_s2/I0</td>
</tr>
<tr>
<td>210.420</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>u_MnistLutSimple/i_MnistLutSimple_sub1/i_MnistLutSimple_sub1_base/layer1_data_82_s2/F</td>
</tr>
<tr>
<td>210.832</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_MnistLutSimple/i_MnistLutSimple_sub1/i_MnistLutSimple_sub1_base/layer1_data_82_s1/I2</td>
</tr>
<tr>
<td>211.340</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>u_MnistLutSimple/i_MnistLutSimple_sub1/i_MnistLutSimple_sub1_base/layer1_data_82_s1/F</td>
</tr>
<tr>
<td>211.752</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_MnistLutSimple/i_MnistLutSimple_sub1/i_MnistLutSimple_sub1_base/layer1_data_82_s0/I2</td>
</tr>
<tr>
<td>212.260</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>u_MnistLutSimple/i_MnistLutSimple_sub1/i_MnistLutSimple_sub1_base/layer1_data_82_s0/F</td>
</tr>
<tr>
<td>212.672</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_MnistLutSimple/i_MnistLutSimple_sub1/i_MnistLutSimple_sub1_base/layer1_data_82_s/I3</td>
</tr>
<tr>
<td>212.961</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>u_MnistLutSimple/i_MnistLutSimple_sub1/i_MnistLutSimple_sub1_base/layer1_data_82_s/F</td>
</tr>
<tr>
<td>213.374</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_MnistLutSimple/i_MnistLutSimple_sub1/i_MnistLutSimple_sub1_base/layer1_data_210_s/I2</td>
</tr>
<tr>
<td>213.881</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>u_MnistLutSimple/i_MnistLutSimple_sub1/i_MnistLutSimple_sub1_base/layer1_data_210_s/F</td>
</tr>
<tr>
<td>214.294</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_MnistLutSimple/i_MnistLutSimple_sub2/i_MnistLutSimple_sub2_base/lut_52_out_s16/I2</td>
</tr>
<tr>
<td>214.801</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>u_MnistLutSimple/i_MnistLutSimple_sub2/i_MnistLutSimple_sub2_base/lut_52_out_s16/F</td>
</tr>
<tr>
<td>215.214</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_MnistLutSimple/i_MnistLutSimple_sub2/i_MnistLutSimple_sub2_base/ff_52.lut_52_ff_s0/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>210.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>cmos_8_16bit_m0/cmos_16bit_clk</td>
</tr>
<tr>
<td>210.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>932</td>
<td>cmos_8_16bit_m0/de_o_s0/Q</td>
</tr>
<tr>
<td>210.413</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_MnistLutSimple/i_MnistLutSimple_sub2/i_MnistLutSimple_sub2_base/ff_52.lut_52_ff_s0/CLK</td>
</tr>
<tr>
<td>210.378</td>
<td>-0.035</td>
<td>tUnc</td>
<td> </td>
<td> </td>
<td>u_MnistLutSimple/i_MnistLutSimple_sub2/i_MnistLutSimple_sub2_base/ff_52.lut_52_ff_s0</td>
</tr>
<tr>
<td>210.314</td>
<td>-0.064</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>u_MnistLutSimple/i_MnistLutSimple_sub2/i_MnistLutSimple_sub2_base/ff_52.lut_52_ff_s0</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>-0.300</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>1.667</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.413, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 2.897, 46.980%; route: 2.887, 46.818%; tC2Q: 0.382, 6.202%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.413, 100.000%</td></tr>
</table>
<br/>
<h3>Path&nbsp3</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.401</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>214.715</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>210.314</td>
</tr>
<tr>
<td class="label">From</td>
<td>bin_img[9]_26_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_MnistLutSimple/i_MnistLutSimple_sub2/i_MnistLutSimple_sub2_base/ff_56.lut_56_ff_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT1.default_gen_clk[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cmos_8_16bit_m0/cmos_16bit_clk[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>208.333</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT1.default_gen_clk</td>
</tr>
<tr>
<td>208.634</td>
<td>0.300</td>
<td>tCL</td>
<td>RR</td>
<td>798</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>209.046</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>bin_img[9]_26_s0/CLK</td>
</tr>
<tr>
<td>209.429</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>bin_img[9]_26_s0/Q</td>
</tr>
<tr>
<td>209.841</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_MnistLutSimple/i_MnistLutSimple_sub1/i_MnistLutSimple_sub1_base/layer1_data_97_s2/I0</td>
</tr>
<tr>
<td>210.420</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>u_MnistLutSimple/i_MnistLutSimple_sub1/i_MnistLutSimple_sub1_base/layer1_data_97_s2/F</td>
</tr>
<tr>
<td>210.832</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_MnistLutSimple/i_MnistLutSimple_sub1/i_MnistLutSimple_sub1_base/layer1_data_97_s1/I0</td>
</tr>
<tr>
<td>211.411</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>u_MnistLutSimple/i_MnistLutSimple_sub1/i_MnistLutSimple_sub1_base/layer1_data_97_s1/F</td>
</tr>
<tr>
<td>211.824</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_MnistLutSimple/i_MnistLutSimple_sub1/i_MnistLutSimple_sub1_base/layer1_data_97_s0/I2</td>
</tr>
<tr>
<td>212.331</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>u_MnistLutSimple/i_MnistLutSimple_sub1/i_MnistLutSimple_sub1_base/layer1_data_97_s0/F</td>
</tr>
<tr>
<td>212.744</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_MnistLutSimple/i_MnistLutSimple_sub1/i_MnistLutSimple_sub1_base/layer1_data_97_s/I0</td>
</tr>
<tr>
<td>213.322</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>u_MnistLutSimple/i_MnistLutSimple_sub1/i_MnistLutSimple_sub1_base/layer1_data_97_s/F</td>
</tr>
<tr>
<td>213.735</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_MnistLutSimple/i_MnistLutSimple_sub2/i_MnistLutSimple_sub2_base/lut_56_out_s16/I1</td>
</tr>
<tr>
<td>214.302</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>u_MnistLutSimple/i_MnistLutSimple_sub2/i_MnistLutSimple_sub2_base/lut_56_out_s16/F</td>
</tr>
<tr>
<td>214.715</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_MnistLutSimple/i_MnistLutSimple_sub2/i_MnistLutSimple_sub2_base/ff_56.lut_56_ff_s0/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>210.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>cmos_8_16bit_m0/cmos_16bit_clk</td>
</tr>
<tr>
<td>210.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>932</td>
<td>cmos_8_16bit_m0/de_o_s0/Q</td>
</tr>
<tr>
<td>210.413</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_MnistLutSimple/i_MnistLutSimple_sub2/i_MnistLutSimple_sub2_base/ff_56.lut_56_ff_s0/CLK</td>
</tr>
<tr>
<td>210.378</td>
<td>-0.035</td>
<td>tUnc</td>
<td> </td>
<td> </td>
<td>u_MnistLutSimple/i_MnistLutSimple_sub2/i_MnistLutSimple_sub2_base/ff_56.lut_56_ff_s0</td>
</tr>
<tr>
<td>210.314</td>
<td>-0.064</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>u_MnistLutSimple/i_MnistLutSimple_sub2/i_MnistLutSimple_sub2_base/ff_56.lut_56_ff_s0</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>-0.300</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>1.667</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.413, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 2.811, 49.592%; route: 2.475, 43.660%; tC2Q: 0.382, 6.748%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.413, 100.000%</td></tr>
</table>
<br/>
<h3>Path&nbsp4</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.401</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>214.715</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>210.314</td>
</tr>
<tr>
<td class="label">From</td>
<td>bin_img[9]_26_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_MnistLutSimple/i_MnistLutSimple_sub2/i_MnistLutSimple_sub2_base/ff_24.lut_24_ff_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT1.default_gen_clk[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cmos_8_16bit_m0/cmos_16bit_clk[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>208.333</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT1.default_gen_clk</td>
</tr>
<tr>
<td>208.634</td>
<td>0.300</td>
<td>tCL</td>
<td>RR</td>
<td>798</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>209.046</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>bin_img[9]_26_s0/CLK</td>
</tr>
<tr>
<td>209.429</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>bin_img[9]_26_s0/Q</td>
</tr>
<tr>
<td>209.841</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_MnistLutSimple/i_MnistLutSimple_sub1/i_MnistLutSimple_sub1_base/layer1_data_97_s2/I0</td>
</tr>
<tr>
<td>210.420</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>u_MnistLutSimple/i_MnistLutSimple_sub1/i_MnistLutSimple_sub1_base/layer1_data_97_s2/F</td>
</tr>
<tr>
<td>210.832</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_MnistLutSimple/i_MnistLutSimple_sub1/i_MnistLutSimple_sub1_base/layer1_data_97_s1/I0</td>
</tr>
<tr>
<td>211.411</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>u_MnistLutSimple/i_MnistLutSimple_sub1/i_MnistLutSimple_sub1_base/layer1_data_97_s1/F</td>
</tr>
<tr>
<td>211.824</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_MnistLutSimple/i_MnistLutSimple_sub1/i_MnistLutSimple_sub1_base/layer1_data_97_s0/I2</td>
</tr>
<tr>
<td>212.331</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>u_MnistLutSimple/i_MnistLutSimple_sub1/i_MnistLutSimple_sub1_base/layer1_data_97_s0/F</td>
</tr>
<tr>
<td>212.744</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_MnistLutSimple/i_MnistLutSimple_sub1/i_MnistLutSimple_sub1_base/layer1_data_97_s/I0</td>
</tr>
<tr>
<td>213.322</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>u_MnistLutSimple/i_MnistLutSimple_sub1/i_MnistLutSimple_sub1_base/layer1_data_97_s/F</td>
</tr>
<tr>
<td>213.735</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_MnistLutSimple/i_MnistLutSimple_sub2/i_MnistLutSimple_sub2_base/lut_24_out_s16/I1</td>
</tr>
<tr>
<td>214.302</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>u_MnistLutSimple/i_MnistLutSimple_sub2/i_MnistLutSimple_sub2_base/lut_24_out_s16/F</td>
</tr>
<tr>
<td>214.715</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_MnistLutSimple/i_MnistLutSimple_sub2/i_MnistLutSimple_sub2_base/ff_24.lut_24_ff_s0/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>210.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>cmos_8_16bit_m0/cmos_16bit_clk</td>
</tr>
<tr>
<td>210.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>932</td>
<td>cmos_8_16bit_m0/de_o_s0/Q</td>
</tr>
<tr>
<td>210.413</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_MnistLutSimple/i_MnistLutSimple_sub2/i_MnistLutSimple_sub2_base/ff_24.lut_24_ff_s0/CLK</td>
</tr>
<tr>
<td>210.378</td>
<td>-0.035</td>
<td>tUnc</td>
<td> </td>
<td> </td>
<td>u_MnistLutSimple/i_MnistLutSimple_sub2/i_MnistLutSimple_sub2_base/ff_24.lut_24_ff_s0</td>
</tr>
<tr>
<td>210.314</td>
<td>-0.064</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>u_MnistLutSimple/i_MnistLutSimple_sub2/i_MnistLutSimple_sub2_base/ff_24.lut_24_ff_s0</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>-0.300</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>1.667</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.413, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 2.811, 49.592%; route: 2.475, 43.660%; tC2Q: 0.382, 6.748%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.413, 100.000%</td></tr>
</table>
<br/>
<h3>Path&nbsp5</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.270</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>214.584</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>210.314</td>
</tr>
<tr>
<td class="label">From</td>
<td>bin_img[0]_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_MnistLutSimple/i_MnistLutSimple_sub2/i_MnistLutSimple_sub2_base/ff_25.lut_25_ff_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT1.default_gen_clk[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cmos_8_16bit_m0/cmos_16bit_clk[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>208.333</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT1.default_gen_clk</td>
</tr>
<tr>
<td>208.634</td>
<td>0.300</td>
<td>tCL</td>
<td>RR</td>
<td>798</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>209.046</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>bin_img[0]_2_s0/CLK</td>
</tr>
<tr>
<td>209.429</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>bin_img[0]_2_s0/Q</td>
</tr>
<tr>
<td>209.841</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_MnistLutSimple/i_MnistLutSimple_sub1/i_MnistLutSimple_sub1_base/layer1_data_229_s1/I0</td>
</tr>
<tr>
<td>210.420</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>u_MnistLutSimple/i_MnistLutSimple_sub1/i_MnistLutSimple_sub1_base/layer1_data_229_s1/F</td>
</tr>
<tr>
<td>210.832</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_MnistLutSimple/i_MnistLutSimple_sub1/i_MnistLutSimple_sub1_base/layer1_data_229_s0/I2</td>
</tr>
<tr>
<td>211.340</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>u_MnistLutSimple/i_MnistLutSimple_sub1/i_MnistLutSimple_sub1_base/layer1_data_229_s0/F</td>
</tr>
<tr>
<td>211.752</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_MnistLutSimple/i_MnistLutSimple_sub1/i_MnistLutSimple_sub1_base/layer1_data_229_s/I2</td>
</tr>
<tr>
<td>212.260</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>u_MnistLutSimple/i_MnistLutSimple_sub1/i_MnistLutSimple_sub1_base/layer1_data_229_s/F</td>
</tr>
<tr>
<td>212.672</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_MnistLutSimple/i_MnistLutSimple_sub1/i_MnistLutSimple_sub1_base/layer1_data_101_s/I2</td>
</tr>
<tr>
<td>213.180</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>u_MnistLutSimple/i_MnistLutSimple_sub1/i_MnistLutSimple_sub1_base/layer1_data_101_s/F</td>
</tr>
<tr>
<td>213.592</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_MnistLutSimple/i_MnistLutSimple_sub2/i_MnistLutSimple_sub2_base/lut_25_out_s17/I0</td>
</tr>
<tr>
<td>214.171</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>u_MnistLutSimple/i_MnistLutSimple_sub2/i_MnistLutSimple_sub2_base/lut_25_out_s17/F</td>
</tr>
<tr>
<td>214.584</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_MnistLutSimple/i_MnistLutSimple_sub2/i_MnistLutSimple_sub2_base/ff_25.lut_25_ff_s0/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>210.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>cmos_8_16bit_m0/cmos_16bit_clk</td>
</tr>
<tr>
<td>210.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>932</td>
<td>cmos_8_16bit_m0/de_o_s0/Q</td>
</tr>
<tr>
<td>210.413</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_MnistLutSimple/i_MnistLutSimple_sub2/i_MnistLutSimple_sub2_base/ff_25.lut_25_ff_s0/CLK</td>
</tr>
<tr>
<td>210.378</td>
<td>-0.035</td>
<td>tUnc</td>
<td> </td>
<td> </td>
<td>u_MnistLutSimple/i_MnistLutSimple_sub2/i_MnistLutSimple_sub2_base/ff_25.lut_25_ff_s0</td>
</tr>
<tr>
<td>210.314</td>
<td>-0.064</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>u_MnistLutSimple/i_MnistLutSimple_sub2/i_MnistLutSimple_sub2_base/ff_25.lut_25_ff_s0</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>-0.300</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>1.667</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.413, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 2.680, 48.398%; route: 2.475, 44.695%; tC2Q: 0.382, 6.907%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.413, 100.000%</td></tr>
</table>
<br/>
</div><!-- content -->
</div><!-- main_wrapper -->
</body>
</html>
