{
  "run_00000": "250610_1104_AC_OOP_nCUDA_v0_0.0001_0.001_0.95",
  "run_00001": "250610_1106_AC_OOP_nCUDA_v0_0.0001_0.001_0.98",
  "run_00002": "250610_1108_AC_OOP_nCUDA_v0_0.0001_0.005_0.95",
  "run_00003": "250610_1110_AC_OOP_nCUDA_v0_0.0001_0.005_0.98",
  "run_00004": "250610_1112_AC_OOP_nCUDA_v0_0.0005_0.001_0.95",
  "run_00005": "250610_1115_AC_OOP_nCUDA_v0_0.0005_0.001_0.98",
  "run_00006": "250610_1116_AC_OOP_nCUDA_v0_0.0005_0.005_0.95",
  "run_00007": "250610_1120_AC_OOP_nCUDA_v0_0.0005_0.005_0.98",
  "run_00008": "250610_1123_AC_OOP_nCUDA_v1_0.0001_0.001_0.95",
  "run_00009": "250610_1127_AC_OOP_nCUDA_v1_0.0001_0.001_0.98",
  "run_00010": "250610_1128_AC_OOP_nCUDA_v1_0.0001_0.005_0.95",
  "run_00011": "250610_1130_AC_OOP_nCUDA_v1_0.0001_0.005_0.98",
  "run_00012": "250610_1131_AC_OOP_nCUDA_v1_0.0005_0.001_0.95",
  "run_00013": "250610_1136_AC_OOP_nCUDA_v1_0.0005_0.001_0.98",
  "run_00014": "250610_1137_AC_OOP_nCUDA_v1_0.0005_0.005_0.95",
  "run_00015": "250610_1140_AC_OOP_nCUDA_v1_0.0005_0.005_0.98"
}