<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" lang="en-US">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.9.6"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>Shield Code: src/cmsis_include/component/hsmci.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">Shield Code<span id="projectnumber">&#160;6.0</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.6 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search/",'.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<div id="MSearchResults">
<div class="SRPage">
<div id="SRIndex">
<div id="SRResults"></div>
<div class="SRStatus" id="Loading">Loading...</div>
<div class="SRStatus" id="Searching">Searching...</div>
<div class="SRStatus" id="NoMatches">No Matches</div>
</div>
</div>
</div>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_68267d1309a1af8e8297ef4c3efbcdba.html">src</a></li><li class="navelem"><a class="el" href="dir_c30fbef3e6b4ec2d2ec786d2dc2f590e.html">cmsis_include</a></li><li class="navelem"><a class="el" href="dir_cf3f98327ed32b37c04c90509765bc66.html">component</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle"><div class="title">hsmci.h</div></div>
</div><!--header-->
<div class="contents">
<div class="fragment"><div class="line"><a id="l00001" name="l00001"></a><span class="lineno">    1</span><span class="comment">/* ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a id="l00002" name="l00002"></a><span class="lineno">    2</span><span class="comment">/*                  Atmel Microcontroller Software Support                      */</span></div>
<div class="line"><a id="l00003" name="l00003"></a><span class="lineno">    3</span><span class="comment">/*                       SAM Software Package License                           */</span></div>
<div class="line"><a id="l00004" name="l00004"></a><span class="lineno">    4</span><span class="comment">/* ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a id="l00005" name="l00005"></a><span class="lineno">    5</span><span class="comment">/* Copyright (c) 2015, Atmel Corporation                                        */</span></div>
<div class="line"><a id="l00006" name="l00006"></a><span class="lineno">    6</span><span class="comment">/*                                                                              */</span></div>
<div class="line"><a id="l00007" name="l00007"></a><span class="lineno">    7</span><span class="comment">/* All rights reserved.                                                         */</span></div>
<div class="line"><a id="l00008" name="l00008"></a><span class="lineno">    8</span><span class="comment">/*                                                                              */</span></div>
<div class="line"><a id="l00009" name="l00009"></a><span class="lineno">    9</span><span class="comment">/* Redistribution and use in source and binary forms, with or without           */</span></div>
<div class="line"><a id="l00010" name="l00010"></a><span class="lineno">   10</span><span class="comment">/* modification, are permitted provided that the following condition is met:    */</span></div>
<div class="line"><a id="l00011" name="l00011"></a><span class="lineno">   11</span><span class="comment">/*                                                                              */</span></div>
<div class="line"><a id="l00012" name="l00012"></a><span class="lineno">   12</span><span class="comment">/* - Redistributions of source code must retain the above copyright notice,     */</span></div>
<div class="line"><a id="l00013" name="l00013"></a><span class="lineno">   13</span><span class="comment">/* this list of conditions and the disclaimer below.                            */</span></div>
<div class="line"><a id="l00014" name="l00014"></a><span class="lineno">   14</span><span class="comment">/*                                                                              */</span></div>
<div class="line"><a id="l00015" name="l00015"></a><span class="lineno">   15</span><span class="comment">/* Atmel&#39;s name may not be used to endorse or promote products derived from     */</span></div>
<div class="line"><a id="l00016" name="l00016"></a><span class="lineno">   16</span><span class="comment">/* this software without specific prior written permission.                     */</span></div>
<div class="line"><a id="l00017" name="l00017"></a><span class="lineno">   17</span><span class="comment">/*                                                                              */</span></div>
<div class="line"><a id="l00018" name="l00018"></a><span class="lineno">   18</span><span class="comment">/* DISCLAIMER:  THIS SOFTWARE IS PROVIDED BY ATMEL &quot;AS IS&quot; AND ANY EXPRESS OR   */</span></div>
<div class="line"><a id="l00019" name="l00019"></a><span class="lineno">   19</span><span class="comment">/* IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF */</span></div>
<div class="line"><a id="l00020" name="l00020"></a><span class="lineno">   20</span><span class="comment">/* MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND NON-INFRINGEMENT ARE   */</span></div>
<div class="line"><a id="l00021" name="l00021"></a><span class="lineno">   21</span><span class="comment">/* DISCLAIMED. IN NO EVENT SHALL ATMEL BE LIABLE FOR ANY DIRECT, INDIRECT,      */</span></div>
<div class="line"><a id="l00022" name="l00022"></a><span class="lineno">   22</span><span class="comment">/* INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT */</span></div>
<div class="line"><a id="l00023" name="l00023"></a><span class="lineno">   23</span><span class="comment">/* LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA,  */</span></div>
<div class="line"><a id="l00024" name="l00024"></a><span class="lineno">   24</span><span class="comment">/* OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF    */</span></div>
<div class="line"><a id="l00025" name="l00025"></a><span class="lineno">   25</span><span class="comment">/* LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING         */</span></div>
<div class="line"><a id="l00026" name="l00026"></a><span class="lineno">   26</span><span class="comment">/* NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, */</span></div>
<div class="line"><a id="l00027" name="l00027"></a><span class="lineno">   27</span><span class="comment">/* EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.                           */</span></div>
<div class="line"><a id="l00028" name="l00028"></a><span class="lineno">   28</span><span class="comment">/* ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a id="l00029" name="l00029"></a><span class="lineno">   29</span> </div>
<div class="line"><a id="l00030" name="l00030"></a><span class="lineno">   30</span><span class="preprocessor">#ifndef _SAM3XA_HSMCI_COMPONENT_</span></div>
<div class="line"><a id="l00031" name="l00031"></a><span class="lineno">   31</span><span class="preprocessor">#define _SAM3XA_HSMCI_COMPONENT_</span></div>
<div class="line"><a id="l00032" name="l00032"></a><span class="lineno">   32</span> </div>
<div class="line"><a id="l00033" name="l00033"></a><span class="lineno">   33</span><span class="comment">/* ============================================================================= */</span></div>
<div class="line"><a id="l00035" name="l00035"></a><span class="lineno">   35</span><span class="comment">/* ============================================================================= */</span></div>
<div class="line"><a id="l00038" name="l00038"></a><span class="lineno">   38</span> </div>
<div class="line"><a id="l00039" name="l00039"></a><span class="lineno">   39</span><span class="preprocessor">#if !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__))</span></div>
<div class="line"><a id="l00041" name="l00041"></a><span class="lineno"><a class="line" href="structHsmci.html">   41</a></span><span class="keyword">typedef</span> <span class="keyword">struct </span>{</div>
<div class="line"><a id="l00042" name="l00042"></a><span class="lineno"><a class="line" href="structHsmci.html#af7040630930551fe473e0f253ca567b4">   42</a></span>  __O  uint32_t <a class="code hl_variable" href="structHsmci.html#af7040630930551fe473e0f253ca567b4">HSMCI_CR</a>;        </div>
<div class="line"><a id="l00043" name="l00043"></a><span class="lineno"><a class="line" href="structHsmci.html#a49c5d303e47fb69469a4a75b1da89b8a">   43</a></span>  __IO uint32_t <a class="code hl_variable" href="structHsmci.html#a49c5d303e47fb69469a4a75b1da89b8a">HSMCI_MR</a>;        </div>
<div class="line"><a id="l00044" name="l00044"></a><span class="lineno"><a class="line" href="structHsmci.html#a76e0ff005b2594d36e332a7c2dd8f5c9">   44</a></span>  __IO uint32_t <a class="code hl_variable" href="structHsmci.html#a76e0ff005b2594d36e332a7c2dd8f5c9">HSMCI_DTOR</a>;      </div>
<div class="line"><a id="l00045" name="l00045"></a><span class="lineno"><a class="line" href="structHsmci.html#ac694723e07a911c323c0023c63e11e56">   45</a></span>  __IO uint32_t <a class="code hl_variable" href="structHsmci.html#ac694723e07a911c323c0023c63e11e56">HSMCI_SDCR</a>;      </div>
<div class="line"><a id="l00046" name="l00046"></a><span class="lineno"><a class="line" href="structHsmci.html#a9b15bcf2ba54512c6d0ea6e84dfe9afb">   46</a></span>  __IO uint32_t <a class="code hl_variable" href="structHsmci.html#a9b15bcf2ba54512c6d0ea6e84dfe9afb">HSMCI_ARGR</a>;      </div>
<div class="line"><a id="l00047" name="l00047"></a><span class="lineno"><a class="line" href="structHsmci.html#a249680f0d1434ba963ae4c339c878856">   47</a></span>  __O  uint32_t <a class="code hl_variable" href="structHsmci.html#a249680f0d1434ba963ae4c339c878856">HSMCI_CMDR</a>;      </div>
<div class="line"><a id="l00048" name="l00048"></a><span class="lineno"><a class="line" href="structHsmci.html#ac850e75f1119ba6eef3ba7bfdd63b138">   48</a></span>  __IO uint32_t <a class="code hl_variable" href="structHsmci.html#ac850e75f1119ba6eef3ba7bfdd63b138">HSMCI_BLKR</a>;      </div>
<div class="line"><a id="l00049" name="l00049"></a><span class="lineno"><a class="line" href="structHsmci.html#a84cf480729b131b5638c35723297ae9d">   49</a></span>  __IO uint32_t <a class="code hl_variable" href="structHsmci.html#a84cf480729b131b5638c35723297ae9d">HSMCI_CSTOR</a>;     </div>
<div class="line"><a id="l00050" name="l00050"></a><span class="lineno"><a class="line" href="structHsmci.html#abcac84421269b737bec2572b28da854e">   50</a></span>  __I  uint32_t HSMCI_RSPR[4];   </div>
<div class="line"><a id="l00051" name="l00051"></a><span class="lineno"><a class="line" href="structHsmci.html#ae2fa33721d0b087e1ad987375166a51d">   51</a></span>  __I  uint32_t <a class="code hl_variable" href="structHsmci.html#ae2fa33721d0b087e1ad987375166a51d">HSMCI_RDR</a>;       </div>
<div class="line"><a id="l00052" name="l00052"></a><span class="lineno"><a class="line" href="structHsmci.html#ae2acc8fa5c27537de564b745cc15dbc3">   52</a></span>  __O  uint32_t <a class="code hl_variable" href="structHsmci.html#ae2acc8fa5c27537de564b745cc15dbc3">HSMCI_TDR</a>;       </div>
<div class="line"><a id="l00053" name="l00053"></a><span class="lineno">   53</span>  __I  uint32_t Reserved1[2];</div>
<div class="line"><a id="l00054" name="l00054"></a><span class="lineno"><a class="line" href="structHsmci.html#a0a9d96440af81fd3525d10b41b8e7013">   54</a></span>  __I  uint32_t <a class="code hl_variable" href="structHsmci.html#a0a9d96440af81fd3525d10b41b8e7013">HSMCI_SR</a>;        </div>
<div class="line"><a id="l00055" name="l00055"></a><span class="lineno"><a class="line" href="structHsmci.html#a420f8706d1a668b44bd9abcfdac1af3c">   55</a></span>  __O  uint32_t <a class="code hl_variable" href="structHsmci.html#a420f8706d1a668b44bd9abcfdac1af3c">HSMCI_IER</a>;       </div>
<div class="line"><a id="l00056" name="l00056"></a><span class="lineno"><a class="line" href="structHsmci.html#a171d7bf8b3e27796447729f959e1b632">   56</a></span>  __O  uint32_t <a class="code hl_variable" href="structHsmci.html#a171d7bf8b3e27796447729f959e1b632">HSMCI_IDR</a>;       </div>
<div class="line"><a id="l00057" name="l00057"></a><span class="lineno"><a class="line" href="structHsmci.html#a1874b6c20ba009f1db8e43238ceb09d7">   57</a></span>  __I  uint32_t <a class="code hl_variable" href="structHsmci.html#a1874b6c20ba009f1db8e43238ceb09d7">HSMCI_IMR</a>;       </div>
<div class="line"><a id="l00058" name="l00058"></a><span class="lineno"><a class="line" href="structHsmci.html#a20a021186a3b31688811ac35b3da6e84">   58</a></span>  __IO uint32_t <a class="code hl_variable" href="structHsmci.html#a20a021186a3b31688811ac35b3da6e84">HSMCI_DMA</a>;       </div>
<div class="line"><a id="l00059" name="l00059"></a><span class="lineno"><a class="line" href="structHsmci.html#a91f1df1b82f3ffc1c86f3a0ab9a90333">   59</a></span>  __IO uint32_t <a class="code hl_variable" href="structHsmci.html#a91f1df1b82f3ffc1c86f3a0ab9a90333">HSMCI_CFG</a>;       </div>
<div class="line"><a id="l00060" name="l00060"></a><span class="lineno">   60</span>  __I  uint32_t Reserved2[35];</div>
<div class="line"><a id="l00061" name="l00061"></a><span class="lineno"><a class="line" href="structHsmci.html#a80acb62e546f99c0fff6ba7147b12162">   61</a></span>  __IO uint32_t <a class="code hl_variable" href="structHsmci.html#a80acb62e546f99c0fff6ba7147b12162">HSMCI_WPMR</a>;      </div>
<div class="line"><a id="l00062" name="l00062"></a><span class="lineno"><a class="line" href="structHsmci.html#a9b3f86585e79683fb98297b88cdbe908">   62</a></span>  __I  uint32_t <a class="code hl_variable" href="structHsmci.html#a9b3f86585e79683fb98297b88cdbe908">HSMCI_WPSR</a>;      </div>
<div class="line"><a id="l00063" name="l00063"></a><span class="lineno">   63</span>  __I  uint32_t Reserved3[69];</div>
<div class="line"><a id="l00064" name="l00064"></a><span class="lineno"><a class="line" href="structHsmci.html#aaac76481441afebd5c567d7aa8ef3c48">   64</a></span>  __IO uint32_t HSMCI_FIFO[256]; </div>
<div class="line"><a id="l00065" name="l00065"></a><span class="lineno">   65</span>} <a class="code hl_struct" href="structHsmci.html">Hsmci</a>;</div>
<div class="line"><a id="l00066" name="l00066"></a><span class="lineno">   66</span><span class="preprocessor">#endif </span><span class="comment">/* !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00067" name="l00067"></a><span class="lineno">   67</span><span class="comment">/* -------- HSMCI_CR : (HSMCI Offset: 0x00) Control Register -------- */</span></div>
<div class="line"><a id="l00068" name="l00068"></a><span class="lineno">   68</span><span class="preprocessor">#define HSMCI_CR_MCIEN (0x1u &lt;&lt; 0) </span></div>
<div class="line"><a id="l00069" name="l00069"></a><span class="lineno">   69</span><span class="preprocessor">#define HSMCI_CR_MCIDIS (0x1u &lt;&lt; 1) </span></div>
<div class="line"><a id="l00070" name="l00070"></a><span class="lineno">   70</span><span class="preprocessor">#define HSMCI_CR_PWSEN (0x1u &lt;&lt; 2) </span></div>
<div class="line"><a id="l00071" name="l00071"></a><span class="lineno">   71</span><span class="preprocessor">#define HSMCI_CR_PWSDIS (0x1u &lt;&lt; 3) </span></div>
<div class="line"><a id="l00072" name="l00072"></a><span class="lineno">   72</span><span class="preprocessor">#define HSMCI_CR_SWRST (0x1u &lt;&lt; 7) </span></div>
<div class="line"><a id="l00073" name="l00073"></a><span class="lineno">   73</span><span class="comment">/* -------- HSMCI_MR : (HSMCI Offset: 0x04) Mode Register -------- */</span></div>
<div class="line"><a id="l00074" name="l00074"></a><span class="lineno">   74</span><span class="preprocessor">#define HSMCI_MR_CLKDIV_Pos 0</span></div>
<div class="line"><a id="l00075" name="l00075"></a><span class="lineno">   75</span><span class="preprocessor">#define HSMCI_MR_CLKDIV_Msk (0xffu &lt;&lt; HSMCI_MR_CLKDIV_Pos) </span></div>
<div class="line"><a id="l00076" name="l00076"></a><span class="lineno">   76</span><span class="preprocessor">#define HSMCI_MR_CLKDIV(value) ((HSMCI_MR_CLKDIV_Msk &amp; ((value) &lt;&lt; HSMCI_MR_CLKDIV_Pos)))</span></div>
<div class="line"><a id="l00077" name="l00077"></a><span class="lineno">   77</span><span class="preprocessor">#define HSMCI_MR_PWSDIV_Pos 8</span></div>
<div class="line"><a id="l00078" name="l00078"></a><span class="lineno">   78</span><span class="preprocessor">#define HSMCI_MR_PWSDIV_Msk (0x7u &lt;&lt; HSMCI_MR_PWSDIV_Pos) </span></div>
<div class="line"><a id="l00079" name="l00079"></a><span class="lineno">   79</span><span class="preprocessor">#define HSMCI_MR_PWSDIV(value) ((HSMCI_MR_PWSDIV_Msk &amp; ((value) &lt;&lt; HSMCI_MR_PWSDIV_Pos)))</span></div>
<div class="line"><a id="l00080" name="l00080"></a><span class="lineno">   80</span><span class="preprocessor">#define HSMCI_MR_RDPROOF (0x1u &lt;&lt; 11) </span></div>
<div class="line"><a id="l00081" name="l00081"></a><span class="lineno">   81</span><span class="preprocessor">#define HSMCI_MR_WRPROOF (0x1u &lt;&lt; 12) </span></div>
<div class="line"><a id="l00082" name="l00082"></a><span class="lineno">   82</span><span class="preprocessor">#define HSMCI_MR_FBYTE (0x1u &lt;&lt; 13) </span></div>
<div class="line"><a id="l00083" name="l00083"></a><span class="lineno">   83</span><span class="preprocessor">#define HSMCI_MR_PADV (0x1u &lt;&lt; 14) </span></div>
<div class="line"><a id="l00084" name="l00084"></a><span class="lineno">   84</span><span class="comment">/* -------- HSMCI_DTOR : (HSMCI Offset: 0x08) Data Timeout Register -------- */</span></div>
<div class="line"><a id="l00085" name="l00085"></a><span class="lineno">   85</span><span class="preprocessor">#define HSMCI_DTOR_DTOCYC_Pos 0</span></div>
<div class="line"><a id="l00086" name="l00086"></a><span class="lineno">   86</span><span class="preprocessor">#define HSMCI_DTOR_DTOCYC_Msk (0xfu &lt;&lt; HSMCI_DTOR_DTOCYC_Pos) </span></div>
<div class="line"><a id="l00087" name="l00087"></a><span class="lineno">   87</span><span class="preprocessor">#define HSMCI_DTOR_DTOCYC(value) ((HSMCI_DTOR_DTOCYC_Msk &amp; ((value) &lt;&lt; HSMCI_DTOR_DTOCYC_Pos)))</span></div>
<div class="line"><a id="l00088" name="l00088"></a><span class="lineno">   88</span><span class="preprocessor">#define HSMCI_DTOR_DTOMUL_Pos 4</span></div>
<div class="line"><a id="l00089" name="l00089"></a><span class="lineno">   89</span><span class="preprocessor">#define HSMCI_DTOR_DTOMUL_Msk (0x7u &lt;&lt; HSMCI_DTOR_DTOMUL_Pos) </span></div>
<div class="line"><a id="l00090" name="l00090"></a><span class="lineno">   90</span><span class="preprocessor">#define HSMCI_DTOR_DTOMUL(value) ((HSMCI_DTOR_DTOMUL_Msk &amp; ((value) &lt;&lt; HSMCI_DTOR_DTOMUL_Pos)))</span></div>
<div class="line"><a id="l00091" name="l00091"></a><span class="lineno">   91</span><span class="preprocessor">#define   HSMCI_DTOR_DTOMUL_1 (0x0u &lt;&lt; 4) </span></div>
<div class="line"><a id="l00092" name="l00092"></a><span class="lineno">   92</span><span class="preprocessor">#define   HSMCI_DTOR_DTOMUL_16 (0x1u &lt;&lt; 4) </span></div>
<div class="line"><a id="l00093" name="l00093"></a><span class="lineno">   93</span><span class="preprocessor">#define   HSMCI_DTOR_DTOMUL_128 (0x2u &lt;&lt; 4) </span></div>
<div class="line"><a id="l00094" name="l00094"></a><span class="lineno">   94</span><span class="preprocessor">#define   HSMCI_DTOR_DTOMUL_256 (0x3u &lt;&lt; 4) </span></div>
<div class="line"><a id="l00095" name="l00095"></a><span class="lineno">   95</span><span class="preprocessor">#define   HSMCI_DTOR_DTOMUL_1024 (0x4u &lt;&lt; 4) </span></div>
<div class="line"><a id="l00096" name="l00096"></a><span class="lineno">   96</span><span class="preprocessor">#define   HSMCI_DTOR_DTOMUL_4096 (0x5u &lt;&lt; 4) </span></div>
<div class="line"><a id="l00097" name="l00097"></a><span class="lineno">   97</span><span class="preprocessor">#define   HSMCI_DTOR_DTOMUL_65536 (0x6u &lt;&lt; 4) </span></div>
<div class="line"><a id="l00098" name="l00098"></a><span class="lineno">   98</span><span class="preprocessor">#define   HSMCI_DTOR_DTOMUL_1048576 (0x7u &lt;&lt; 4) </span></div>
<div class="line"><a id="l00099" name="l00099"></a><span class="lineno">   99</span><span class="comment">/* -------- HSMCI_SDCR : (HSMCI Offset: 0x0C) SD/SDIO Card Register -------- */</span></div>
<div class="line"><a id="l00100" name="l00100"></a><span class="lineno">  100</span><span class="preprocessor">#define HSMCI_SDCR_SDCSEL_Pos 0</span></div>
<div class="line"><a id="l00101" name="l00101"></a><span class="lineno">  101</span><span class="preprocessor">#define HSMCI_SDCR_SDCSEL_Msk (0x3u &lt;&lt; HSMCI_SDCR_SDCSEL_Pos) </span></div>
<div class="line"><a id="l00102" name="l00102"></a><span class="lineno">  102</span><span class="preprocessor">#define HSMCI_SDCR_SDCSEL(value) ((HSMCI_SDCR_SDCSEL_Msk &amp; ((value) &lt;&lt; HSMCI_SDCR_SDCSEL_Pos)))</span></div>
<div class="line"><a id="l00103" name="l00103"></a><span class="lineno">  103</span><span class="preprocessor">#define   HSMCI_SDCR_SDCSEL_SLOTA (0x0u &lt;&lt; 0) </span></div>
<div class="line"><a id="l00104" name="l00104"></a><span class="lineno">  104</span><span class="preprocessor">#define   HSMCI_SDCR_SDCSEL_SLOTB (0x1u &lt;&lt; 0) </span></div>
<div class="line"><a id="l00105" name="l00105"></a><span class="lineno">  105</span><span class="preprocessor">#define   HSMCI_SDCR_SDCSEL_SLOTC (0x2u &lt;&lt; 0) </span></div>
<div class="line"><a id="l00106" name="l00106"></a><span class="lineno">  106</span><span class="preprocessor">#define   HSMCI_SDCR_SDCSEL_SLOTD (0x3u &lt;&lt; 0) </span></div>
<div class="line"><a id="l00107" name="l00107"></a><span class="lineno">  107</span><span class="preprocessor">#define HSMCI_SDCR_SDCBUS_Pos 6</span></div>
<div class="line"><a id="l00108" name="l00108"></a><span class="lineno">  108</span><span class="preprocessor">#define HSMCI_SDCR_SDCBUS_Msk (0x3u &lt;&lt; HSMCI_SDCR_SDCBUS_Pos) </span></div>
<div class="line"><a id="l00109" name="l00109"></a><span class="lineno">  109</span><span class="preprocessor">#define HSMCI_SDCR_SDCBUS(value) ((HSMCI_SDCR_SDCBUS_Msk &amp; ((value) &lt;&lt; HSMCI_SDCR_SDCBUS_Pos)))</span></div>
<div class="line"><a id="l00110" name="l00110"></a><span class="lineno">  110</span><span class="preprocessor">#define   HSMCI_SDCR_SDCBUS_1 (0x0u &lt;&lt; 6) </span></div>
<div class="line"><a id="l00111" name="l00111"></a><span class="lineno">  111</span><span class="preprocessor">#define   HSMCI_SDCR_SDCBUS_4 (0x2u &lt;&lt; 6) </span></div>
<div class="line"><a id="l00112" name="l00112"></a><span class="lineno">  112</span><span class="preprocessor">#define   HSMCI_SDCR_SDCBUS_8 (0x3u &lt;&lt; 6) </span></div>
<div class="line"><a id="l00113" name="l00113"></a><span class="lineno">  113</span><span class="comment">/* -------- HSMCI_ARGR : (HSMCI Offset: 0x10) Argument Register -------- */</span></div>
<div class="line"><a id="l00114" name="l00114"></a><span class="lineno">  114</span><span class="preprocessor">#define HSMCI_ARGR_ARG_Pos 0</span></div>
<div class="line"><a id="l00115" name="l00115"></a><span class="lineno">  115</span><span class="preprocessor">#define HSMCI_ARGR_ARG_Msk (0xffffffffu &lt;&lt; HSMCI_ARGR_ARG_Pos) </span></div>
<div class="line"><a id="l00116" name="l00116"></a><span class="lineno">  116</span><span class="preprocessor">#define HSMCI_ARGR_ARG(value) ((HSMCI_ARGR_ARG_Msk &amp; ((value) &lt;&lt; HSMCI_ARGR_ARG_Pos)))</span></div>
<div class="line"><a id="l00117" name="l00117"></a><span class="lineno">  117</span><span class="comment">/* -------- HSMCI_CMDR : (HSMCI Offset: 0x14) Command Register -------- */</span></div>
<div class="line"><a id="l00118" name="l00118"></a><span class="lineno">  118</span><span class="preprocessor">#define HSMCI_CMDR_CMDNB_Pos 0</span></div>
<div class="line"><a id="l00119" name="l00119"></a><span class="lineno">  119</span><span class="preprocessor">#define HSMCI_CMDR_CMDNB_Msk (0x3fu &lt;&lt; HSMCI_CMDR_CMDNB_Pos) </span></div>
<div class="line"><a id="l00120" name="l00120"></a><span class="lineno">  120</span><span class="preprocessor">#define HSMCI_CMDR_CMDNB(value) ((HSMCI_CMDR_CMDNB_Msk &amp; ((value) &lt;&lt; HSMCI_CMDR_CMDNB_Pos)))</span></div>
<div class="line"><a id="l00121" name="l00121"></a><span class="lineno">  121</span><span class="preprocessor">#define HSMCI_CMDR_RSPTYP_Pos 6</span></div>
<div class="line"><a id="l00122" name="l00122"></a><span class="lineno">  122</span><span class="preprocessor">#define HSMCI_CMDR_RSPTYP_Msk (0x3u &lt;&lt; HSMCI_CMDR_RSPTYP_Pos) </span></div>
<div class="line"><a id="l00123" name="l00123"></a><span class="lineno">  123</span><span class="preprocessor">#define HSMCI_CMDR_RSPTYP(value) ((HSMCI_CMDR_RSPTYP_Msk &amp; ((value) &lt;&lt; HSMCI_CMDR_RSPTYP_Pos)))</span></div>
<div class="line"><a id="l00124" name="l00124"></a><span class="lineno">  124</span><span class="preprocessor">#define   HSMCI_CMDR_RSPTYP_NORESP (0x0u &lt;&lt; 6) </span></div>
<div class="line"><a id="l00125" name="l00125"></a><span class="lineno">  125</span><span class="preprocessor">#define   HSMCI_CMDR_RSPTYP_48_BIT (0x1u &lt;&lt; 6) </span></div>
<div class="line"><a id="l00126" name="l00126"></a><span class="lineno">  126</span><span class="preprocessor">#define   HSMCI_CMDR_RSPTYP_136_BIT (0x2u &lt;&lt; 6) </span></div>
<div class="line"><a id="l00127" name="l00127"></a><span class="lineno">  127</span><span class="preprocessor">#define   HSMCI_CMDR_RSPTYP_R1B (0x3u &lt;&lt; 6) </span></div>
<div class="line"><a id="l00128" name="l00128"></a><span class="lineno">  128</span><span class="preprocessor">#define HSMCI_CMDR_SPCMD_Pos 8</span></div>
<div class="line"><a id="l00129" name="l00129"></a><span class="lineno">  129</span><span class="preprocessor">#define HSMCI_CMDR_SPCMD_Msk (0x7u &lt;&lt; HSMCI_CMDR_SPCMD_Pos) </span></div>
<div class="line"><a id="l00130" name="l00130"></a><span class="lineno">  130</span><span class="preprocessor">#define HSMCI_CMDR_SPCMD(value) ((HSMCI_CMDR_SPCMD_Msk &amp; ((value) &lt;&lt; HSMCI_CMDR_SPCMD_Pos)))</span></div>
<div class="line"><a id="l00131" name="l00131"></a><span class="lineno">  131</span><span class="preprocessor">#define   HSMCI_CMDR_SPCMD_STD (0x0u &lt;&lt; 8) </span></div>
<div class="line"><a id="l00132" name="l00132"></a><span class="lineno">  132</span><span class="preprocessor">#define   HSMCI_CMDR_SPCMD_INIT (0x1u &lt;&lt; 8) </span></div>
<div class="line"><a id="l00133" name="l00133"></a><span class="lineno">  133</span><span class="preprocessor">#define   HSMCI_CMDR_SPCMD_SYNC (0x2u &lt;&lt; 8) </span></div>
<div class="line"><a id="l00134" name="l00134"></a><span class="lineno">  134</span><span class="preprocessor">#define   HSMCI_CMDR_SPCMD_CE_ATA (0x3u &lt;&lt; 8) </span></div>
<div class="line"><a id="l00135" name="l00135"></a><span class="lineno">  135</span><span class="preprocessor">#define   HSMCI_CMDR_SPCMD_IT_CMD (0x4u &lt;&lt; 8) </span></div>
<div class="line"><a id="l00136" name="l00136"></a><span class="lineno">  136</span><span class="preprocessor">#define   HSMCI_CMDR_SPCMD_IT_RESP (0x5u &lt;&lt; 8) </span></div>
<div class="line"><a id="l00137" name="l00137"></a><span class="lineno">  137</span><span class="preprocessor">#define   HSMCI_CMDR_SPCMD_BOR (0x6u &lt;&lt; 8) </span></div>
<div class="line"><a id="l00138" name="l00138"></a><span class="lineno">  138</span><span class="preprocessor">#define   HSMCI_CMDR_SPCMD_EBO (0x7u &lt;&lt; 8) </span></div>
<div class="line"><a id="l00139" name="l00139"></a><span class="lineno">  139</span><span class="preprocessor">#define HSMCI_CMDR_OPDCMD (0x1u &lt;&lt; 11) </span></div>
<div class="line"><a id="l00140" name="l00140"></a><span class="lineno">  140</span><span class="preprocessor">#define   HSMCI_CMDR_OPDCMD_PUSHPULL (0x0u &lt;&lt; 11) </span></div>
<div class="line"><a id="l00141" name="l00141"></a><span class="lineno">  141</span><span class="preprocessor">#define   HSMCI_CMDR_OPDCMD_OPENDRAIN (0x1u &lt;&lt; 11) </span></div>
<div class="line"><a id="l00142" name="l00142"></a><span class="lineno">  142</span><span class="preprocessor">#define HSMCI_CMDR_MAXLAT (0x1u &lt;&lt; 12) </span></div>
<div class="line"><a id="l00143" name="l00143"></a><span class="lineno">  143</span><span class="preprocessor">#define   HSMCI_CMDR_MAXLAT_5 (0x0u &lt;&lt; 12) </span></div>
<div class="line"><a id="l00144" name="l00144"></a><span class="lineno">  144</span><span class="preprocessor">#define   HSMCI_CMDR_MAXLAT_64 (0x1u &lt;&lt; 12) </span></div>
<div class="line"><a id="l00145" name="l00145"></a><span class="lineno">  145</span><span class="preprocessor">#define HSMCI_CMDR_TRCMD_Pos 16</span></div>
<div class="line"><a id="l00146" name="l00146"></a><span class="lineno">  146</span><span class="preprocessor">#define HSMCI_CMDR_TRCMD_Msk (0x3u &lt;&lt; HSMCI_CMDR_TRCMD_Pos) </span></div>
<div class="line"><a id="l00147" name="l00147"></a><span class="lineno">  147</span><span class="preprocessor">#define HSMCI_CMDR_TRCMD(value) ((HSMCI_CMDR_TRCMD_Msk &amp; ((value) &lt;&lt; HSMCI_CMDR_TRCMD_Pos)))</span></div>
<div class="line"><a id="l00148" name="l00148"></a><span class="lineno">  148</span><span class="preprocessor">#define   HSMCI_CMDR_TRCMD_NO_DATA (0x0u &lt;&lt; 16) </span></div>
<div class="line"><a id="l00149" name="l00149"></a><span class="lineno">  149</span><span class="preprocessor">#define   HSMCI_CMDR_TRCMD_START_DATA (0x1u &lt;&lt; 16) </span></div>
<div class="line"><a id="l00150" name="l00150"></a><span class="lineno">  150</span><span class="preprocessor">#define   HSMCI_CMDR_TRCMD_STOP_DATA (0x2u &lt;&lt; 16) </span></div>
<div class="line"><a id="l00151" name="l00151"></a><span class="lineno">  151</span><span class="preprocessor">#define HSMCI_CMDR_TRDIR (0x1u &lt;&lt; 18) </span></div>
<div class="line"><a id="l00152" name="l00152"></a><span class="lineno">  152</span><span class="preprocessor">#define   HSMCI_CMDR_TRDIR_WRITE (0x0u &lt;&lt; 18) </span></div>
<div class="line"><a id="l00153" name="l00153"></a><span class="lineno">  153</span><span class="preprocessor">#define   HSMCI_CMDR_TRDIR_READ (0x1u &lt;&lt; 18) </span></div>
<div class="line"><a id="l00154" name="l00154"></a><span class="lineno">  154</span><span class="preprocessor">#define HSMCI_CMDR_TRTYP_Pos 19</span></div>
<div class="line"><a id="l00155" name="l00155"></a><span class="lineno">  155</span><span class="preprocessor">#define HSMCI_CMDR_TRTYP_Msk (0x7u &lt;&lt; HSMCI_CMDR_TRTYP_Pos) </span></div>
<div class="line"><a id="l00156" name="l00156"></a><span class="lineno">  156</span><span class="preprocessor">#define HSMCI_CMDR_TRTYP(value) ((HSMCI_CMDR_TRTYP_Msk &amp; ((value) &lt;&lt; HSMCI_CMDR_TRTYP_Pos)))</span></div>
<div class="line"><a id="l00157" name="l00157"></a><span class="lineno">  157</span><span class="preprocessor">#define   HSMCI_CMDR_TRTYP_SINGLE (0x0u &lt;&lt; 19) </span></div>
<div class="line"><a id="l00158" name="l00158"></a><span class="lineno">  158</span><span class="preprocessor">#define   HSMCI_CMDR_TRTYP_MULTIPLE (0x1u &lt;&lt; 19) </span></div>
<div class="line"><a id="l00159" name="l00159"></a><span class="lineno">  159</span><span class="preprocessor">#define   HSMCI_CMDR_TRTYP_STREAM (0x2u &lt;&lt; 19) </span></div>
<div class="line"><a id="l00160" name="l00160"></a><span class="lineno">  160</span><span class="preprocessor">#define   HSMCI_CMDR_TRTYP_BYTE (0x4u &lt;&lt; 19) </span></div>
<div class="line"><a id="l00161" name="l00161"></a><span class="lineno">  161</span><span class="preprocessor">#define   HSMCI_CMDR_TRTYP_BLOCK (0x5u &lt;&lt; 19) </span></div>
<div class="line"><a id="l00162" name="l00162"></a><span class="lineno">  162</span><span class="preprocessor">#define HSMCI_CMDR_IOSPCMD_Pos 24</span></div>
<div class="line"><a id="l00163" name="l00163"></a><span class="lineno">  163</span><span class="preprocessor">#define HSMCI_CMDR_IOSPCMD_Msk (0x3u &lt;&lt; HSMCI_CMDR_IOSPCMD_Pos) </span></div>
<div class="line"><a id="l00164" name="l00164"></a><span class="lineno">  164</span><span class="preprocessor">#define HSMCI_CMDR_IOSPCMD(value) ((HSMCI_CMDR_IOSPCMD_Msk &amp; ((value) &lt;&lt; HSMCI_CMDR_IOSPCMD_Pos)))</span></div>
<div class="line"><a id="l00165" name="l00165"></a><span class="lineno">  165</span><span class="preprocessor">#define   HSMCI_CMDR_IOSPCMD_STD (0x0u &lt;&lt; 24) </span></div>
<div class="line"><a id="l00166" name="l00166"></a><span class="lineno">  166</span><span class="preprocessor">#define   HSMCI_CMDR_IOSPCMD_SUSPEND (0x1u &lt;&lt; 24) </span></div>
<div class="line"><a id="l00167" name="l00167"></a><span class="lineno">  167</span><span class="preprocessor">#define   HSMCI_CMDR_IOSPCMD_RESUME (0x2u &lt;&lt; 24) </span></div>
<div class="line"><a id="l00168" name="l00168"></a><span class="lineno">  168</span><span class="preprocessor">#define HSMCI_CMDR_ATACS (0x1u &lt;&lt; 26) </span></div>
<div class="line"><a id="l00169" name="l00169"></a><span class="lineno">  169</span><span class="preprocessor">#define   HSMCI_CMDR_ATACS_NORMAL (0x0u &lt;&lt; 26) </span></div>
<div class="line"><a id="l00170" name="l00170"></a><span class="lineno">  170</span><span class="preprocessor">#define   HSMCI_CMDR_ATACS_COMPLETION (0x1u &lt;&lt; 26) </span></div>
<div class="line"><a id="l00171" name="l00171"></a><span class="lineno">  171</span><span class="preprocessor">#define HSMCI_CMDR_BOOT_ACK (0x1u &lt;&lt; 27) </span></div>
<div class="line"><a id="l00172" name="l00172"></a><span class="lineno">  172</span><span class="comment">/* -------- HSMCI_BLKR : (HSMCI Offset: 0x18) Block Register -------- */</span></div>
<div class="line"><a id="l00173" name="l00173"></a><span class="lineno">  173</span><span class="preprocessor">#define HSMCI_BLKR_BCNT_Pos 0</span></div>
<div class="line"><a id="l00174" name="l00174"></a><span class="lineno">  174</span><span class="preprocessor">#define HSMCI_BLKR_BCNT_Msk (0xffffu &lt;&lt; HSMCI_BLKR_BCNT_Pos) </span></div>
<div class="line"><a id="l00175" name="l00175"></a><span class="lineno">  175</span><span class="preprocessor">#define HSMCI_BLKR_BCNT(value) ((HSMCI_BLKR_BCNT_Msk &amp; ((value) &lt;&lt; HSMCI_BLKR_BCNT_Pos)))</span></div>
<div class="line"><a id="l00176" name="l00176"></a><span class="lineno">  176</span><span class="preprocessor">#define HSMCI_BLKR_BLKLEN_Pos 16</span></div>
<div class="line"><a id="l00177" name="l00177"></a><span class="lineno">  177</span><span class="preprocessor">#define HSMCI_BLKR_BLKLEN_Msk (0xffffu &lt;&lt; HSMCI_BLKR_BLKLEN_Pos) </span></div>
<div class="line"><a id="l00178" name="l00178"></a><span class="lineno">  178</span><span class="preprocessor">#define HSMCI_BLKR_BLKLEN(value) ((HSMCI_BLKR_BLKLEN_Msk &amp; ((value) &lt;&lt; HSMCI_BLKR_BLKLEN_Pos)))</span></div>
<div class="line"><a id="l00179" name="l00179"></a><span class="lineno">  179</span><span class="comment">/* -------- HSMCI_CSTOR : (HSMCI Offset: 0x1C) Completion Signal Timeout Register -------- */</span></div>
<div class="line"><a id="l00180" name="l00180"></a><span class="lineno">  180</span><span class="preprocessor">#define HSMCI_CSTOR_CSTOCYC_Pos 0</span></div>
<div class="line"><a id="l00181" name="l00181"></a><span class="lineno">  181</span><span class="preprocessor">#define HSMCI_CSTOR_CSTOCYC_Msk (0xfu &lt;&lt; HSMCI_CSTOR_CSTOCYC_Pos) </span></div>
<div class="line"><a id="l00182" name="l00182"></a><span class="lineno">  182</span><span class="preprocessor">#define HSMCI_CSTOR_CSTOCYC(value) ((HSMCI_CSTOR_CSTOCYC_Msk &amp; ((value) &lt;&lt; HSMCI_CSTOR_CSTOCYC_Pos)))</span></div>
<div class="line"><a id="l00183" name="l00183"></a><span class="lineno">  183</span><span class="preprocessor">#define HSMCI_CSTOR_CSTOMUL_Pos 4</span></div>
<div class="line"><a id="l00184" name="l00184"></a><span class="lineno">  184</span><span class="preprocessor">#define HSMCI_CSTOR_CSTOMUL_Msk (0x7u &lt;&lt; HSMCI_CSTOR_CSTOMUL_Pos) </span></div>
<div class="line"><a id="l00185" name="l00185"></a><span class="lineno">  185</span><span class="preprocessor">#define HSMCI_CSTOR_CSTOMUL(value) ((HSMCI_CSTOR_CSTOMUL_Msk &amp; ((value) &lt;&lt; HSMCI_CSTOR_CSTOMUL_Pos)))</span></div>
<div class="line"><a id="l00186" name="l00186"></a><span class="lineno">  186</span><span class="preprocessor">#define   HSMCI_CSTOR_CSTOMUL_1 (0x0u &lt;&lt; 4) </span></div>
<div class="line"><a id="l00187" name="l00187"></a><span class="lineno">  187</span><span class="preprocessor">#define   HSMCI_CSTOR_CSTOMUL_16 (0x1u &lt;&lt; 4) </span></div>
<div class="line"><a id="l00188" name="l00188"></a><span class="lineno">  188</span><span class="preprocessor">#define   HSMCI_CSTOR_CSTOMUL_128 (0x2u &lt;&lt; 4) </span></div>
<div class="line"><a id="l00189" name="l00189"></a><span class="lineno">  189</span><span class="preprocessor">#define   HSMCI_CSTOR_CSTOMUL_256 (0x3u &lt;&lt; 4) </span></div>
<div class="line"><a id="l00190" name="l00190"></a><span class="lineno">  190</span><span class="preprocessor">#define   HSMCI_CSTOR_CSTOMUL_1024 (0x4u &lt;&lt; 4) </span></div>
<div class="line"><a id="l00191" name="l00191"></a><span class="lineno">  191</span><span class="preprocessor">#define   HSMCI_CSTOR_CSTOMUL_4096 (0x5u &lt;&lt; 4) </span></div>
<div class="line"><a id="l00192" name="l00192"></a><span class="lineno">  192</span><span class="preprocessor">#define   HSMCI_CSTOR_CSTOMUL_65536 (0x6u &lt;&lt; 4) </span></div>
<div class="line"><a id="l00193" name="l00193"></a><span class="lineno">  193</span><span class="preprocessor">#define   HSMCI_CSTOR_CSTOMUL_1048576 (0x7u &lt;&lt; 4) </span></div>
<div class="line"><a id="l00194" name="l00194"></a><span class="lineno">  194</span><span class="comment">/* -------- HSMCI_RSPR[4] : (HSMCI Offset: 0x20) Response Register -------- */</span></div>
<div class="line"><a id="l00195" name="l00195"></a><span class="lineno">  195</span><span class="preprocessor">#define HSMCI_RSPR_RSP_Pos 0</span></div>
<div class="line"><a id="l00196" name="l00196"></a><span class="lineno">  196</span><span class="preprocessor">#define HSMCI_RSPR_RSP_Msk (0xffffffffu &lt;&lt; HSMCI_RSPR_RSP_Pos) </span></div>
<div class="line"><a id="l00197" name="l00197"></a><span class="lineno">  197</span><span class="comment">/* -------- HSMCI_RDR : (HSMCI Offset: 0x30) Receive Data Register -------- */</span></div>
<div class="line"><a id="l00198" name="l00198"></a><span class="lineno">  198</span><span class="preprocessor">#define HSMCI_RDR_DATA_Pos 0</span></div>
<div class="line"><a id="l00199" name="l00199"></a><span class="lineno">  199</span><span class="preprocessor">#define HSMCI_RDR_DATA_Msk (0xffffffffu &lt;&lt; HSMCI_RDR_DATA_Pos) </span></div>
<div class="line"><a id="l00200" name="l00200"></a><span class="lineno">  200</span><span class="comment">/* -------- HSMCI_TDR : (HSMCI Offset: 0x34) Transmit Data Register -------- */</span></div>
<div class="line"><a id="l00201" name="l00201"></a><span class="lineno">  201</span><span class="preprocessor">#define HSMCI_TDR_DATA_Pos 0</span></div>
<div class="line"><a id="l00202" name="l00202"></a><span class="lineno">  202</span><span class="preprocessor">#define HSMCI_TDR_DATA_Msk (0xffffffffu &lt;&lt; HSMCI_TDR_DATA_Pos) </span></div>
<div class="line"><a id="l00203" name="l00203"></a><span class="lineno">  203</span><span class="preprocessor">#define HSMCI_TDR_DATA(value) ((HSMCI_TDR_DATA_Msk &amp; ((value) &lt;&lt; HSMCI_TDR_DATA_Pos)))</span></div>
<div class="line"><a id="l00204" name="l00204"></a><span class="lineno">  204</span><span class="comment">/* -------- HSMCI_SR : (HSMCI Offset: 0x40) Status Register -------- */</span></div>
<div class="line"><a id="l00205" name="l00205"></a><span class="lineno">  205</span><span class="preprocessor">#define HSMCI_SR_CMDRDY (0x1u &lt;&lt; 0) </span></div>
<div class="line"><a id="l00206" name="l00206"></a><span class="lineno">  206</span><span class="preprocessor">#define HSMCI_SR_RXRDY (0x1u &lt;&lt; 1) </span></div>
<div class="line"><a id="l00207" name="l00207"></a><span class="lineno">  207</span><span class="preprocessor">#define HSMCI_SR_TXRDY (0x1u &lt;&lt; 2) </span></div>
<div class="line"><a id="l00208" name="l00208"></a><span class="lineno">  208</span><span class="preprocessor">#define HSMCI_SR_BLKE (0x1u &lt;&lt; 3) </span></div>
<div class="line"><a id="l00209" name="l00209"></a><span class="lineno">  209</span><span class="preprocessor">#define HSMCI_SR_DTIP (0x1u &lt;&lt; 4) </span></div>
<div class="line"><a id="l00210" name="l00210"></a><span class="lineno">  210</span><span class="preprocessor">#define HSMCI_SR_NOTBUSY (0x1u &lt;&lt; 5) </span></div>
<div class="line"><a id="l00211" name="l00211"></a><span class="lineno">  211</span><span class="preprocessor">#define HSMCI_SR_SDIOIRQforSlotA (0x1u &lt;&lt; 8) </span></div>
<div class="line"><a id="l00212" name="l00212"></a><span class="lineno">  212</span><span class="preprocessor">#define HSMCI_SR_SDIOIRQforSlotB (0x1u &lt;&lt; 9) </span></div>
<div class="line"><a id="l00213" name="l00213"></a><span class="lineno">  213</span><span class="preprocessor">#define HSMCI_SR_SDIOWAIT (0x1u &lt;&lt; 12) </span></div>
<div class="line"><a id="l00214" name="l00214"></a><span class="lineno">  214</span><span class="preprocessor">#define HSMCI_SR_CSRCV (0x1u &lt;&lt; 13) </span></div>
<div class="line"><a id="l00215" name="l00215"></a><span class="lineno">  215</span><span class="preprocessor">#define HSMCI_SR_RINDE (0x1u &lt;&lt; 16) </span></div>
<div class="line"><a id="l00216" name="l00216"></a><span class="lineno">  216</span><span class="preprocessor">#define HSMCI_SR_RDIRE (0x1u &lt;&lt; 17) </span></div>
<div class="line"><a id="l00217" name="l00217"></a><span class="lineno">  217</span><span class="preprocessor">#define HSMCI_SR_RCRCE (0x1u &lt;&lt; 18) </span></div>
<div class="line"><a id="l00218" name="l00218"></a><span class="lineno">  218</span><span class="preprocessor">#define HSMCI_SR_RENDE (0x1u &lt;&lt; 19) </span></div>
<div class="line"><a id="l00219" name="l00219"></a><span class="lineno">  219</span><span class="preprocessor">#define HSMCI_SR_RTOE (0x1u &lt;&lt; 20) </span></div>
<div class="line"><a id="l00220" name="l00220"></a><span class="lineno">  220</span><span class="preprocessor">#define HSMCI_SR_DCRCE (0x1u &lt;&lt; 21) </span></div>
<div class="line"><a id="l00221" name="l00221"></a><span class="lineno">  221</span><span class="preprocessor">#define HSMCI_SR_DTOE (0x1u &lt;&lt; 22) </span></div>
<div class="line"><a id="l00222" name="l00222"></a><span class="lineno">  222</span><span class="preprocessor">#define HSMCI_SR_CSTOE (0x1u &lt;&lt; 23) </span></div>
<div class="line"><a id="l00223" name="l00223"></a><span class="lineno">  223</span><span class="preprocessor">#define HSMCI_SR_BLKOVRE (0x1u &lt;&lt; 24) </span></div>
<div class="line"><a id="l00224" name="l00224"></a><span class="lineno">  224</span><span class="preprocessor">#define HSMCI_SR_DMADONE (0x1u &lt;&lt; 25) </span></div>
<div class="line"><a id="l00225" name="l00225"></a><span class="lineno">  225</span><span class="preprocessor">#define HSMCI_SR_FIFOEMPTY (0x1u &lt;&lt; 26) </span></div>
<div class="line"><a id="l00226" name="l00226"></a><span class="lineno">  226</span><span class="preprocessor">#define HSMCI_SR_XFRDONE (0x1u &lt;&lt; 27) </span></div>
<div class="line"><a id="l00227" name="l00227"></a><span class="lineno">  227</span><span class="preprocessor">#define HSMCI_SR_ACKRCV (0x1u &lt;&lt; 28) </span></div>
<div class="line"><a id="l00228" name="l00228"></a><span class="lineno">  228</span><span class="preprocessor">#define HSMCI_SR_ACKRCVE (0x1u &lt;&lt; 29) </span></div>
<div class="line"><a id="l00229" name="l00229"></a><span class="lineno">  229</span><span class="preprocessor">#define HSMCI_SR_OVRE (0x1u &lt;&lt; 30) </span></div>
<div class="line"><a id="l00230" name="l00230"></a><span class="lineno">  230</span><span class="preprocessor">#define HSMCI_SR_UNRE (0x1u &lt;&lt; 31) </span></div>
<div class="line"><a id="l00231" name="l00231"></a><span class="lineno">  231</span><span class="comment">/* -------- HSMCI_IER : (HSMCI Offset: 0x44) Interrupt Enable Register -------- */</span></div>
<div class="line"><a id="l00232" name="l00232"></a><span class="lineno">  232</span><span class="preprocessor">#define HSMCI_IER_CMDRDY (0x1u &lt;&lt; 0) </span></div>
<div class="line"><a id="l00233" name="l00233"></a><span class="lineno">  233</span><span class="preprocessor">#define HSMCI_IER_RXRDY (0x1u &lt;&lt; 1) </span></div>
<div class="line"><a id="l00234" name="l00234"></a><span class="lineno">  234</span><span class="preprocessor">#define HSMCI_IER_TXRDY (0x1u &lt;&lt; 2) </span></div>
<div class="line"><a id="l00235" name="l00235"></a><span class="lineno">  235</span><span class="preprocessor">#define HSMCI_IER_BLKE (0x1u &lt;&lt; 3) </span></div>
<div class="line"><a id="l00236" name="l00236"></a><span class="lineno">  236</span><span class="preprocessor">#define HSMCI_IER_DTIP (0x1u &lt;&lt; 4) </span></div>
<div class="line"><a id="l00237" name="l00237"></a><span class="lineno">  237</span><span class="preprocessor">#define HSMCI_IER_NOTBUSY (0x1u &lt;&lt; 5) </span></div>
<div class="line"><a id="l00238" name="l00238"></a><span class="lineno">  238</span><span class="preprocessor">#define HSMCI_IER_SDIOIRQforSlotA (0x1u &lt;&lt; 8) </span></div>
<div class="line"><a id="l00239" name="l00239"></a><span class="lineno">  239</span><span class="preprocessor">#define HSMCI_IER_SDIOIRQforSlotB (0x1u &lt;&lt; 9) </span></div>
<div class="line"><a id="l00240" name="l00240"></a><span class="lineno">  240</span><span class="preprocessor">#define HSMCI_IER_SDIOWAIT (0x1u &lt;&lt; 12) </span></div>
<div class="line"><a id="l00241" name="l00241"></a><span class="lineno">  241</span><span class="preprocessor">#define HSMCI_IER_CSRCV (0x1u &lt;&lt; 13) </span></div>
<div class="line"><a id="l00242" name="l00242"></a><span class="lineno">  242</span><span class="preprocessor">#define HSMCI_IER_RINDE (0x1u &lt;&lt; 16) </span></div>
<div class="line"><a id="l00243" name="l00243"></a><span class="lineno">  243</span><span class="preprocessor">#define HSMCI_IER_RDIRE (0x1u &lt;&lt; 17) </span></div>
<div class="line"><a id="l00244" name="l00244"></a><span class="lineno">  244</span><span class="preprocessor">#define HSMCI_IER_RCRCE (0x1u &lt;&lt; 18) </span></div>
<div class="line"><a id="l00245" name="l00245"></a><span class="lineno">  245</span><span class="preprocessor">#define HSMCI_IER_RENDE (0x1u &lt;&lt; 19) </span></div>
<div class="line"><a id="l00246" name="l00246"></a><span class="lineno">  246</span><span class="preprocessor">#define HSMCI_IER_RTOE (0x1u &lt;&lt; 20) </span></div>
<div class="line"><a id="l00247" name="l00247"></a><span class="lineno">  247</span><span class="preprocessor">#define HSMCI_IER_DCRCE (0x1u &lt;&lt; 21) </span></div>
<div class="line"><a id="l00248" name="l00248"></a><span class="lineno">  248</span><span class="preprocessor">#define HSMCI_IER_DTOE (0x1u &lt;&lt; 22) </span></div>
<div class="line"><a id="l00249" name="l00249"></a><span class="lineno">  249</span><span class="preprocessor">#define HSMCI_IER_CSTOE (0x1u &lt;&lt; 23) </span></div>
<div class="line"><a id="l00250" name="l00250"></a><span class="lineno">  250</span><span class="preprocessor">#define HSMCI_IER_BLKOVRE (0x1u &lt;&lt; 24) </span></div>
<div class="line"><a id="l00251" name="l00251"></a><span class="lineno">  251</span><span class="preprocessor">#define HSMCI_IER_DMADONE (0x1u &lt;&lt; 25) </span></div>
<div class="line"><a id="l00252" name="l00252"></a><span class="lineno">  252</span><span class="preprocessor">#define HSMCI_IER_FIFOEMPTY (0x1u &lt;&lt; 26) </span></div>
<div class="line"><a id="l00253" name="l00253"></a><span class="lineno">  253</span><span class="preprocessor">#define HSMCI_IER_XFRDONE (0x1u &lt;&lt; 27) </span></div>
<div class="line"><a id="l00254" name="l00254"></a><span class="lineno">  254</span><span class="preprocessor">#define HSMCI_IER_ACKRCV (0x1u &lt;&lt; 28) </span></div>
<div class="line"><a id="l00255" name="l00255"></a><span class="lineno">  255</span><span class="preprocessor">#define HSMCI_IER_ACKRCVE (0x1u &lt;&lt; 29) </span></div>
<div class="line"><a id="l00256" name="l00256"></a><span class="lineno">  256</span><span class="preprocessor">#define HSMCI_IER_OVRE (0x1u &lt;&lt; 30) </span></div>
<div class="line"><a id="l00257" name="l00257"></a><span class="lineno">  257</span><span class="preprocessor">#define HSMCI_IER_UNRE (0x1u &lt;&lt; 31) </span></div>
<div class="line"><a id="l00258" name="l00258"></a><span class="lineno">  258</span><span class="comment">/* -------- HSMCI_IDR : (HSMCI Offset: 0x48) Interrupt Disable Register -------- */</span></div>
<div class="line"><a id="l00259" name="l00259"></a><span class="lineno">  259</span><span class="preprocessor">#define HSMCI_IDR_CMDRDY (0x1u &lt;&lt; 0) </span></div>
<div class="line"><a id="l00260" name="l00260"></a><span class="lineno">  260</span><span class="preprocessor">#define HSMCI_IDR_RXRDY (0x1u &lt;&lt; 1) </span></div>
<div class="line"><a id="l00261" name="l00261"></a><span class="lineno">  261</span><span class="preprocessor">#define HSMCI_IDR_TXRDY (0x1u &lt;&lt; 2) </span></div>
<div class="line"><a id="l00262" name="l00262"></a><span class="lineno">  262</span><span class="preprocessor">#define HSMCI_IDR_BLKE (0x1u &lt;&lt; 3) </span></div>
<div class="line"><a id="l00263" name="l00263"></a><span class="lineno">  263</span><span class="preprocessor">#define HSMCI_IDR_DTIP (0x1u &lt;&lt; 4) </span></div>
<div class="line"><a id="l00264" name="l00264"></a><span class="lineno">  264</span><span class="preprocessor">#define HSMCI_IDR_NOTBUSY (0x1u &lt;&lt; 5) </span></div>
<div class="line"><a id="l00265" name="l00265"></a><span class="lineno">  265</span><span class="preprocessor">#define HSMCI_IDR_SDIOIRQforSlotA (0x1u &lt;&lt; 8) </span></div>
<div class="line"><a id="l00266" name="l00266"></a><span class="lineno">  266</span><span class="preprocessor">#define HSMCI_IDR_SDIOIRQforSlotB (0x1u &lt;&lt; 9) </span></div>
<div class="line"><a id="l00267" name="l00267"></a><span class="lineno">  267</span><span class="preprocessor">#define HSMCI_IDR_SDIOWAIT (0x1u &lt;&lt; 12) </span></div>
<div class="line"><a id="l00268" name="l00268"></a><span class="lineno">  268</span><span class="preprocessor">#define HSMCI_IDR_CSRCV (0x1u &lt;&lt; 13) </span></div>
<div class="line"><a id="l00269" name="l00269"></a><span class="lineno">  269</span><span class="preprocessor">#define HSMCI_IDR_RINDE (0x1u &lt;&lt; 16) </span></div>
<div class="line"><a id="l00270" name="l00270"></a><span class="lineno">  270</span><span class="preprocessor">#define HSMCI_IDR_RDIRE (0x1u &lt;&lt; 17) </span></div>
<div class="line"><a id="l00271" name="l00271"></a><span class="lineno">  271</span><span class="preprocessor">#define HSMCI_IDR_RCRCE (0x1u &lt;&lt; 18) </span></div>
<div class="line"><a id="l00272" name="l00272"></a><span class="lineno">  272</span><span class="preprocessor">#define HSMCI_IDR_RENDE (0x1u &lt;&lt; 19) </span></div>
<div class="line"><a id="l00273" name="l00273"></a><span class="lineno">  273</span><span class="preprocessor">#define HSMCI_IDR_RTOE (0x1u &lt;&lt; 20) </span></div>
<div class="line"><a id="l00274" name="l00274"></a><span class="lineno">  274</span><span class="preprocessor">#define HSMCI_IDR_DCRCE (0x1u &lt;&lt; 21) </span></div>
<div class="line"><a id="l00275" name="l00275"></a><span class="lineno">  275</span><span class="preprocessor">#define HSMCI_IDR_DTOE (0x1u &lt;&lt; 22) </span></div>
<div class="line"><a id="l00276" name="l00276"></a><span class="lineno">  276</span><span class="preprocessor">#define HSMCI_IDR_CSTOE (0x1u &lt;&lt; 23) </span></div>
<div class="line"><a id="l00277" name="l00277"></a><span class="lineno">  277</span><span class="preprocessor">#define HSMCI_IDR_BLKOVRE (0x1u &lt;&lt; 24) </span></div>
<div class="line"><a id="l00278" name="l00278"></a><span class="lineno">  278</span><span class="preprocessor">#define HSMCI_IDR_DMADONE (0x1u &lt;&lt; 25) </span></div>
<div class="line"><a id="l00279" name="l00279"></a><span class="lineno">  279</span><span class="preprocessor">#define HSMCI_IDR_FIFOEMPTY (0x1u &lt;&lt; 26) </span></div>
<div class="line"><a id="l00280" name="l00280"></a><span class="lineno">  280</span><span class="preprocessor">#define HSMCI_IDR_XFRDONE (0x1u &lt;&lt; 27) </span></div>
<div class="line"><a id="l00281" name="l00281"></a><span class="lineno">  281</span><span class="preprocessor">#define HSMCI_IDR_ACKRCV (0x1u &lt;&lt; 28) </span></div>
<div class="line"><a id="l00282" name="l00282"></a><span class="lineno">  282</span><span class="preprocessor">#define HSMCI_IDR_ACKRCVE (0x1u &lt;&lt; 29) </span></div>
<div class="line"><a id="l00283" name="l00283"></a><span class="lineno">  283</span><span class="preprocessor">#define HSMCI_IDR_OVRE (0x1u &lt;&lt; 30) </span></div>
<div class="line"><a id="l00284" name="l00284"></a><span class="lineno">  284</span><span class="preprocessor">#define HSMCI_IDR_UNRE (0x1u &lt;&lt; 31) </span></div>
<div class="line"><a id="l00285" name="l00285"></a><span class="lineno">  285</span><span class="comment">/* -------- HSMCI_IMR : (HSMCI Offset: 0x4C) Interrupt Mask Register -------- */</span></div>
<div class="line"><a id="l00286" name="l00286"></a><span class="lineno">  286</span><span class="preprocessor">#define HSMCI_IMR_CMDRDY (0x1u &lt;&lt; 0) </span></div>
<div class="line"><a id="l00287" name="l00287"></a><span class="lineno">  287</span><span class="preprocessor">#define HSMCI_IMR_RXRDY (0x1u &lt;&lt; 1) </span></div>
<div class="line"><a id="l00288" name="l00288"></a><span class="lineno">  288</span><span class="preprocessor">#define HSMCI_IMR_TXRDY (0x1u &lt;&lt; 2) </span></div>
<div class="line"><a id="l00289" name="l00289"></a><span class="lineno">  289</span><span class="preprocessor">#define HSMCI_IMR_BLKE (0x1u &lt;&lt; 3) </span></div>
<div class="line"><a id="l00290" name="l00290"></a><span class="lineno">  290</span><span class="preprocessor">#define HSMCI_IMR_DTIP (0x1u &lt;&lt; 4) </span></div>
<div class="line"><a id="l00291" name="l00291"></a><span class="lineno">  291</span><span class="preprocessor">#define HSMCI_IMR_NOTBUSY (0x1u &lt;&lt; 5) </span></div>
<div class="line"><a id="l00292" name="l00292"></a><span class="lineno">  292</span><span class="preprocessor">#define HSMCI_IMR_SDIOIRQforSlotA (0x1u &lt;&lt; 8) </span></div>
<div class="line"><a id="l00293" name="l00293"></a><span class="lineno">  293</span><span class="preprocessor">#define HSMCI_IMR_SDIOIRQforSlotB (0x1u &lt;&lt; 9) </span></div>
<div class="line"><a id="l00294" name="l00294"></a><span class="lineno">  294</span><span class="preprocessor">#define HSMCI_IMR_SDIOWAIT (0x1u &lt;&lt; 12) </span></div>
<div class="line"><a id="l00295" name="l00295"></a><span class="lineno">  295</span><span class="preprocessor">#define HSMCI_IMR_CSRCV (0x1u &lt;&lt; 13) </span></div>
<div class="line"><a id="l00296" name="l00296"></a><span class="lineno">  296</span><span class="preprocessor">#define HSMCI_IMR_RINDE (0x1u &lt;&lt; 16) </span></div>
<div class="line"><a id="l00297" name="l00297"></a><span class="lineno">  297</span><span class="preprocessor">#define HSMCI_IMR_RDIRE (0x1u &lt;&lt; 17) </span></div>
<div class="line"><a id="l00298" name="l00298"></a><span class="lineno">  298</span><span class="preprocessor">#define HSMCI_IMR_RCRCE (0x1u &lt;&lt; 18) </span></div>
<div class="line"><a id="l00299" name="l00299"></a><span class="lineno">  299</span><span class="preprocessor">#define HSMCI_IMR_RENDE (0x1u &lt;&lt; 19) </span></div>
<div class="line"><a id="l00300" name="l00300"></a><span class="lineno">  300</span><span class="preprocessor">#define HSMCI_IMR_RTOE (0x1u &lt;&lt; 20) </span></div>
<div class="line"><a id="l00301" name="l00301"></a><span class="lineno">  301</span><span class="preprocessor">#define HSMCI_IMR_DCRCE (0x1u &lt;&lt; 21) </span></div>
<div class="line"><a id="l00302" name="l00302"></a><span class="lineno">  302</span><span class="preprocessor">#define HSMCI_IMR_DTOE (0x1u &lt;&lt; 22) </span></div>
<div class="line"><a id="l00303" name="l00303"></a><span class="lineno">  303</span><span class="preprocessor">#define HSMCI_IMR_CSTOE (0x1u &lt;&lt; 23) </span></div>
<div class="line"><a id="l00304" name="l00304"></a><span class="lineno">  304</span><span class="preprocessor">#define HSMCI_IMR_BLKOVRE (0x1u &lt;&lt; 24) </span></div>
<div class="line"><a id="l00305" name="l00305"></a><span class="lineno">  305</span><span class="preprocessor">#define HSMCI_IMR_DMADONE (0x1u &lt;&lt; 25) </span></div>
<div class="line"><a id="l00306" name="l00306"></a><span class="lineno">  306</span><span class="preprocessor">#define HSMCI_IMR_FIFOEMPTY (0x1u &lt;&lt; 26) </span></div>
<div class="line"><a id="l00307" name="l00307"></a><span class="lineno">  307</span><span class="preprocessor">#define HSMCI_IMR_XFRDONE (0x1u &lt;&lt; 27) </span></div>
<div class="line"><a id="l00308" name="l00308"></a><span class="lineno">  308</span><span class="preprocessor">#define HSMCI_IMR_ACKRCV (0x1u &lt;&lt; 28) </span></div>
<div class="line"><a id="l00309" name="l00309"></a><span class="lineno">  309</span><span class="preprocessor">#define HSMCI_IMR_ACKRCVE (0x1u &lt;&lt; 29) </span></div>
<div class="line"><a id="l00310" name="l00310"></a><span class="lineno">  310</span><span class="preprocessor">#define HSMCI_IMR_OVRE (0x1u &lt;&lt; 30) </span></div>
<div class="line"><a id="l00311" name="l00311"></a><span class="lineno">  311</span><span class="preprocessor">#define HSMCI_IMR_UNRE (0x1u &lt;&lt; 31) </span></div>
<div class="line"><a id="l00312" name="l00312"></a><span class="lineno">  312</span><span class="comment">/* -------- HSMCI_DMA : (HSMCI Offset: 0x50) DMA Configuration Register -------- */</span></div>
<div class="line"><a id="l00313" name="l00313"></a><span class="lineno">  313</span><span class="preprocessor">#define HSMCI_DMA_OFFSET_Pos 0</span></div>
<div class="line"><a id="l00314" name="l00314"></a><span class="lineno">  314</span><span class="preprocessor">#define HSMCI_DMA_OFFSET_Msk (0x3u &lt;&lt; HSMCI_DMA_OFFSET_Pos) </span></div>
<div class="line"><a id="l00315" name="l00315"></a><span class="lineno">  315</span><span class="preprocessor">#define HSMCI_DMA_OFFSET(value) ((HSMCI_DMA_OFFSET_Msk &amp; ((value) &lt;&lt; HSMCI_DMA_OFFSET_Pos)))</span></div>
<div class="line"><a id="l00316" name="l00316"></a><span class="lineno">  316</span><span class="preprocessor">#define HSMCI_DMA_CHKSIZE (0x1u &lt;&lt; 4) </span></div>
<div class="line"><a id="l00317" name="l00317"></a><span class="lineno">  317</span><span class="preprocessor">#define   HSMCI_DMA_CHKSIZE_1 (0x0u &lt;&lt; 4) </span></div>
<div class="line"><a id="l00318" name="l00318"></a><span class="lineno">  318</span><span class="preprocessor">#define   HSMCI_DMA_CHKSIZE_4 (0x1u &lt;&lt; 4) </span></div>
<div class="line"><a id="l00319" name="l00319"></a><span class="lineno">  319</span><span class="preprocessor">#define HSMCI_DMA_DMAEN (0x1u &lt;&lt; 8) </span></div>
<div class="line"><a id="l00320" name="l00320"></a><span class="lineno">  320</span><span class="preprocessor">#define HSMCI_DMA_ROPT (0x1u &lt;&lt; 12) </span></div>
<div class="line"><a id="l00321" name="l00321"></a><span class="lineno">  321</span><span class="comment">/* -------- HSMCI_CFG : (HSMCI Offset: 0x54) Configuration Register -------- */</span></div>
<div class="line"><a id="l00322" name="l00322"></a><span class="lineno">  322</span><span class="preprocessor">#define HSMCI_CFG_FIFOMODE (0x1u &lt;&lt; 0) </span></div>
<div class="line"><a id="l00323" name="l00323"></a><span class="lineno">  323</span><span class="preprocessor">#define HSMCI_CFG_FERRCTRL (0x1u &lt;&lt; 4) </span></div>
<div class="line"><a id="l00324" name="l00324"></a><span class="lineno">  324</span><span class="preprocessor">#define HSMCI_CFG_HSMODE (0x1u &lt;&lt; 8) </span></div>
<div class="line"><a id="l00325" name="l00325"></a><span class="lineno">  325</span><span class="preprocessor">#define HSMCI_CFG_LSYNC (0x1u &lt;&lt; 12) </span></div>
<div class="line"><a id="l00326" name="l00326"></a><span class="lineno">  326</span><span class="comment">/* -------- HSMCI_WPMR : (HSMCI Offset: 0xE4) Write Protection Mode Register -------- */</span></div>
<div class="line"><a id="l00327" name="l00327"></a><span class="lineno">  327</span><span class="preprocessor">#define HSMCI_WPMR_WPEN (0x1u &lt;&lt; 0) </span></div>
<div class="line"><a id="l00328" name="l00328"></a><span class="lineno">  328</span><span class="preprocessor">#define HSMCI_WPMR_WPKEY_Pos 8</span></div>
<div class="line"><a id="l00329" name="l00329"></a><span class="lineno">  329</span><span class="preprocessor">#define HSMCI_WPMR_WPKEY_Msk (0xffffffu &lt;&lt; HSMCI_WPMR_WPKEY_Pos) </span></div>
<div class="line"><a id="l00330" name="l00330"></a><span class="lineno">  330</span><span class="preprocessor">#define HSMCI_WPMR_WPKEY(value) ((HSMCI_WPMR_WPKEY_Msk &amp; ((value) &lt;&lt; HSMCI_WPMR_WPKEY_Pos)))</span></div>
<div class="line"><a id="l00331" name="l00331"></a><span class="lineno">  331</span><span class="preprocessor">#define   HSMCI_WPMR_WPKEY_PASSWD (0x4D4349u &lt;&lt; 8) </span></div>
<div class="line"><a id="l00332" name="l00332"></a><span class="lineno">  332</span><span class="comment">/* -------- HSMCI_WPSR : (HSMCI Offset: 0xE8) Write Protection Status Register -------- */</span></div>
<div class="line"><a id="l00333" name="l00333"></a><span class="lineno">  333</span><span class="preprocessor">#define HSMCI_WPSR_WPVS (0x1u &lt;&lt; 0) </span></div>
<div class="line"><a id="l00334" name="l00334"></a><span class="lineno">  334</span><span class="preprocessor">#define HSMCI_WPSR_WPVSRC_Pos 8</span></div>
<div class="line"><a id="l00335" name="l00335"></a><span class="lineno">  335</span><span class="preprocessor">#define HSMCI_WPSR_WPVSRC_Msk (0xffffu &lt;&lt; HSMCI_WPSR_WPVSRC_Pos) </span></div>
<div class="line"><a id="l00336" name="l00336"></a><span class="lineno">  336</span><span class="comment">/* -------- HSMCI_FIFO[256] : (HSMCI Offset: 0x200) FIFO Memory Aperture0 -------- */</span></div>
<div class="line"><a id="l00337" name="l00337"></a><span class="lineno">  337</span><span class="preprocessor">#define HSMCI_FIFO_DATA_Pos 0</span></div>
<div class="line"><a id="l00338" name="l00338"></a><span class="lineno">  338</span><span class="preprocessor">#define HSMCI_FIFO_DATA_Msk (0xffffffffu &lt;&lt; HSMCI_FIFO_DATA_Pos) </span></div>
<div class="line"><a id="l00339" name="l00339"></a><span class="lineno">  339</span><span class="preprocessor">#define HSMCI_FIFO_DATA(value) ((HSMCI_FIFO_DATA_Msk &amp; ((value) &lt;&lt; HSMCI_FIFO_DATA_Pos)))</span></div>
<div class="line"><a id="l00340" name="l00340"></a><span class="lineno">  340</span> </div>
<div class="line"><a id="l00344" name="l00344"></a><span class="lineno">  344</span><span class="preprocessor">#endif </span><span class="comment">/* _SAM3XA_HSMCI_COMPONENT_ */</span><span class="preprocessor"></span></div>
<div class="ttc" id="astructHsmci_html"><div class="ttname"><a href="structHsmci.html">Hsmci</a></div><div class="ttdoc">Hsmci hardware registers.</div><div class="ttdef"><b>Definition:</b> hsmci.h:41</div></div>
<div class="ttc" id="astructHsmci_html_a0a9d96440af81fd3525d10b41b8e7013"><div class="ttname"><a href="structHsmci.html#a0a9d96440af81fd3525d10b41b8e7013">Hsmci::HSMCI_SR</a></div><div class="ttdeci">__I uint32_t HSMCI_SR</div><div class="ttdoc">(Hsmci Offset: 0x40) Status Register</div><div class="ttdef"><b>Definition:</b> hsmci.h:54</div></div>
<div class="ttc" id="astructHsmci_html_a171d7bf8b3e27796447729f959e1b632"><div class="ttname"><a href="structHsmci.html#a171d7bf8b3e27796447729f959e1b632">Hsmci::HSMCI_IDR</a></div><div class="ttdeci">__O uint32_t HSMCI_IDR</div><div class="ttdoc">(Hsmci Offset: 0x48) Interrupt Disable Register</div><div class="ttdef"><b>Definition:</b> hsmci.h:56</div></div>
<div class="ttc" id="astructHsmci_html_a1874b6c20ba009f1db8e43238ceb09d7"><div class="ttname"><a href="structHsmci.html#a1874b6c20ba009f1db8e43238ceb09d7">Hsmci::HSMCI_IMR</a></div><div class="ttdeci">__I uint32_t HSMCI_IMR</div><div class="ttdoc">(Hsmci Offset: 0x4C) Interrupt Mask Register</div><div class="ttdef"><b>Definition:</b> hsmci.h:57</div></div>
<div class="ttc" id="astructHsmci_html_a20a021186a3b31688811ac35b3da6e84"><div class="ttname"><a href="structHsmci.html#a20a021186a3b31688811ac35b3da6e84">Hsmci::HSMCI_DMA</a></div><div class="ttdeci">__IO uint32_t HSMCI_DMA</div><div class="ttdoc">(Hsmci Offset: 0x50) DMA Configuration Register</div><div class="ttdef"><b>Definition:</b> hsmci.h:58</div></div>
<div class="ttc" id="astructHsmci_html_a249680f0d1434ba963ae4c339c878856"><div class="ttname"><a href="structHsmci.html#a249680f0d1434ba963ae4c339c878856">Hsmci::HSMCI_CMDR</a></div><div class="ttdeci">__O uint32_t HSMCI_CMDR</div><div class="ttdoc">(Hsmci Offset: 0x14) Command Register</div><div class="ttdef"><b>Definition:</b> hsmci.h:47</div></div>
<div class="ttc" id="astructHsmci_html_a420f8706d1a668b44bd9abcfdac1af3c"><div class="ttname"><a href="structHsmci.html#a420f8706d1a668b44bd9abcfdac1af3c">Hsmci::HSMCI_IER</a></div><div class="ttdeci">__O uint32_t HSMCI_IER</div><div class="ttdoc">(Hsmci Offset: 0x44) Interrupt Enable Register</div><div class="ttdef"><b>Definition:</b> hsmci.h:55</div></div>
<div class="ttc" id="astructHsmci_html_a49c5d303e47fb69469a4a75b1da89b8a"><div class="ttname"><a href="structHsmci.html#a49c5d303e47fb69469a4a75b1da89b8a">Hsmci::HSMCI_MR</a></div><div class="ttdeci">__IO uint32_t HSMCI_MR</div><div class="ttdoc">(Hsmci Offset: 0x04) Mode Register</div><div class="ttdef"><b>Definition:</b> hsmci.h:43</div></div>
<div class="ttc" id="astructHsmci_html_a76e0ff005b2594d36e332a7c2dd8f5c9"><div class="ttname"><a href="structHsmci.html#a76e0ff005b2594d36e332a7c2dd8f5c9">Hsmci::HSMCI_DTOR</a></div><div class="ttdeci">__IO uint32_t HSMCI_DTOR</div><div class="ttdoc">(Hsmci Offset: 0x08) Data Timeout Register</div><div class="ttdef"><b>Definition:</b> hsmci.h:44</div></div>
<div class="ttc" id="astructHsmci_html_a80acb62e546f99c0fff6ba7147b12162"><div class="ttname"><a href="structHsmci.html#a80acb62e546f99c0fff6ba7147b12162">Hsmci::HSMCI_WPMR</a></div><div class="ttdeci">__IO uint32_t HSMCI_WPMR</div><div class="ttdoc">(Hsmci Offset: 0xE4) Write Protection Mode Register</div><div class="ttdef"><b>Definition:</b> hsmci.h:61</div></div>
<div class="ttc" id="astructHsmci_html_a84cf480729b131b5638c35723297ae9d"><div class="ttname"><a href="structHsmci.html#a84cf480729b131b5638c35723297ae9d">Hsmci::HSMCI_CSTOR</a></div><div class="ttdeci">__IO uint32_t HSMCI_CSTOR</div><div class="ttdoc">(Hsmci Offset: 0x1C) Completion Signal Timeout Register</div><div class="ttdef"><b>Definition:</b> hsmci.h:49</div></div>
<div class="ttc" id="astructHsmci_html_a91f1df1b82f3ffc1c86f3a0ab9a90333"><div class="ttname"><a href="structHsmci.html#a91f1df1b82f3ffc1c86f3a0ab9a90333">Hsmci::HSMCI_CFG</a></div><div class="ttdeci">__IO uint32_t HSMCI_CFG</div><div class="ttdoc">(Hsmci Offset: 0x54) Configuration Register</div><div class="ttdef"><b>Definition:</b> hsmci.h:59</div></div>
<div class="ttc" id="astructHsmci_html_a9b15bcf2ba54512c6d0ea6e84dfe9afb"><div class="ttname"><a href="structHsmci.html#a9b15bcf2ba54512c6d0ea6e84dfe9afb">Hsmci::HSMCI_ARGR</a></div><div class="ttdeci">__IO uint32_t HSMCI_ARGR</div><div class="ttdoc">(Hsmci Offset: 0x10) Argument Register</div><div class="ttdef"><b>Definition:</b> hsmci.h:46</div></div>
<div class="ttc" id="astructHsmci_html_a9b3f86585e79683fb98297b88cdbe908"><div class="ttname"><a href="structHsmci.html#a9b3f86585e79683fb98297b88cdbe908">Hsmci::HSMCI_WPSR</a></div><div class="ttdeci">__I uint32_t HSMCI_WPSR</div><div class="ttdoc">(Hsmci Offset: 0xE8) Write Protection Status Register</div><div class="ttdef"><b>Definition:</b> hsmci.h:62</div></div>
<div class="ttc" id="astructHsmci_html_ac694723e07a911c323c0023c63e11e56"><div class="ttname"><a href="structHsmci.html#ac694723e07a911c323c0023c63e11e56">Hsmci::HSMCI_SDCR</a></div><div class="ttdeci">__IO uint32_t HSMCI_SDCR</div><div class="ttdoc">(Hsmci Offset: 0x0C) SD/SDIO Card Register</div><div class="ttdef"><b>Definition:</b> hsmci.h:45</div></div>
<div class="ttc" id="astructHsmci_html_ac850e75f1119ba6eef3ba7bfdd63b138"><div class="ttname"><a href="structHsmci.html#ac850e75f1119ba6eef3ba7bfdd63b138">Hsmci::HSMCI_BLKR</a></div><div class="ttdeci">__IO uint32_t HSMCI_BLKR</div><div class="ttdoc">(Hsmci Offset: 0x18) Block Register</div><div class="ttdef"><b>Definition:</b> hsmci.h:48</div></div>
<div class="ttc" id="astructHsmci_html_ae2acc8fa5c27537de564b745cc15dbc3"><div class="ttname"><a href="structHsmci.html#ae2acc8fa5c27537de564b745cc15dbc3">Hsmci::HSMCI_TDR</a></div><div class="ttdeci">__O uint32_t HSMCI_TDR</div><div class="ttdoc">(Hsmci Offset: 0x34) Transmit Data Register</div><div class="ttdef"><b>Definition:</b> hsmci.h:52</div></div>
<div class="ttc" id="astructHsmci_html_ae2fa33721d0b087e1ad987375166a51d"><div class="ttname"><a href="structHsmci.html#ae2fa33721d0b087e1ad987375166a51d">Hsmci::HSMCI_RDR</a></div><div class="ttdeci">__I uint32_t HSMCI_RDR</div><div class="ttdoc">(Hsmci Offset: 0x30) Receive Data Register</div><div class="ttdef"><b>Definition:</b> hsmci.h:51</div></div>
<div class="ttc" id="astructHsmci_html_af7040630930551fe473e0f253ca567b4"><div class="ttname"><a href="structHsmci.html#af7040630930551fe473e0f253ca567b4">Hsmci::HSMCI_CR</a></div><div class="ttdeci">__O uint32_t HSMCI_CR</div><div class="ttdoc">(Hsmci Offset: 0x00) Control Register</div><div class="ttdef"><b>Definition:</b> hsmci.h:42</div></div>
</div><!-- fragment --></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by&#160;<a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.6
</small></address>
</body>
</html>
