/* Copyright Statement:
*
* This software/firmware and related documentation ("MediaTek Software") are
* protected under relevant copyright laws. The information contained herein
* is confidential and proprietary to MediaTek Inc. and/or its licensors.
* Without the prior written permission of MediaTek inc. and/or its licensors,
* any reproduction, modification, use or disclosure of MediaTek Software,
* and information contained herein, in whole or in part, shall be strictly prohibited.
*/
/* MediaTek Inc. (C) 2021. All rights reserved.
*
* BY OPENING THIS FILE, RECEIVER HEREBY UNEQUIVOCALLY ACKNOWLEDGES AND AGREES
* THAT THE SOFTWARE/FIRMWARE AND ITS DOCUMENTATIONS ("MEDIATEK SOFTWARE")
* RECEIVED FROM MEDIATEK AND/OR ITS REPRESENTATIVES ARE PROVIDED TO RECEIVER ON
* AN "AS-IS" BASIS ONLY. MEDIATEK EXPRESSLY DISCLAIMS ANY AND ALL WARRANTIES,
* EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE IMPLIED WARRANTIES OF
* MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NONINFRINGEMENT.
* NEITHER DOES MEDIATEK PROVIDE ANY WARRANTY WHATSOEVER WITH RESPECT TO THE
* SOFTWARE OF ANY THIRD PARTY WHICH MAY BE USED BY, INCORPORATED IN, OR
* SUPPLIED WITH THE MEDIATEK SOFTWARE, AND RECEIVER AGREES TO LOOK ONLY TO SUCH
* THIRD PARTY FOR ANY WARRANTY CLAIM RELATING THERETO. RECEIVER EXPRESSLY ACKNOWLEDGES
* THAT IT IS RECEIVER'S SOLE RESPONSIBILITY TO OBTAIN FROM ANY THIRD PARTY ALL PROPER LICENSES
* CONTAINED IN MEDIATEK SOFTWARE. MEDIATEK SHALL ALSO NOT BE RESPONSIBLE FOR ANY MEDIATEK
* SOFTWARE RELEASES MADE TO RECEIVER'S SPECIFICATION OR TO CONFORM TO A PARTICULAR
* STANDARD OR OPEN FORUM. RECEIVER'S SOLE AND EXCLUSIVE REMEDY AND MEDIATEK'S ENTIRE AND
* CUMULATIVE LIABILITY WITH RESPECT TO THE MEDIATEK SOFTWARE RELEASED HEREUNDER WILL BE,
* AT MEDIATEK'S OPTION, TO REVISE OR REPLACE THE MEDIATEK SOFTWARE AT ISSUE,
* OR REFUND ANY SOFTWARE LICENSE FEES OR SERVICE CHARGE PAID BY RECEIVER TO
* MEDIATEK FOR SUCH MEDIATEK SOFTWARE AT ISSUE.
*/

/**
* @file    clkbuf_ctl.h
* @brief   Driver for clock buffer control
*
*/

#ifndef __CLK_BUF_CTL_H__
#define __CLK_BUF_CTL_H__

#include <cust_clk_buf.h>

#define MT6685_PMRC_CON0			(0x190)
#define MT6685_PMRC_CON1			(0x191)
#define MT6685_PMRC_CON0_SET			(0x198)
#define MT6685_PMRC_CON1_SET			(0x199)
#define MT6685_PMRC_CON0_CLR			(0x19a)
#define MT6685_PMRC_CON1_CLR			(0x19b)
#define MT6685_PMRC_CON3			(0x19c)
#define MT6685_XO_BUF_CTL0_L			(0x54c)
#define MT6685_XO_BUF_CTL0_H			(0x54d)
#define MT6685_XO_BUF_CTL1_L			(0x54e)
#define MT6685_XO_BUF_CTL1_H			(0x54f)
#define MT6685_XO_BUF_CTL2_L			(0x550)
#define MT6685_XO_BUF_CTL2_H			(0x551)
#define MT6685_XO_BUF_CTL3_L			(0x552)
#define MT6685_XO_BUF_CTL3_H			(0x553)
#define MT6685_XO_BUF_CTL4_L			(0x554)
#define MT6685_XO_BUF_CTL4_H			(0x555)
#define MT6685_XO_BUF_CTL5_L			(0x556)
#define MT6685_XO_BUF_CTL5_H			(0x557)
#define MT6685_XO_BUF_CTL6_L			(0x558)
#define MT6685_XO_BUF_CTL6_H			(0x559)
#define MT6685_XO_BUF_CTL7_L			(0x55a)
#define MT6685_XO_BUF_CTL7_H			(0x55b)
#define MT6685_XO_BUF_CTL8_L			(0x55c)
#define MT6685_XO_BUF_CTL8_H			(0x55d)
#define MT6685_XO_BUF_CTL9_L			(0x55e)
#define MT6685_XO_BUF_CTL9_H			(0x55f)
#define MT6685_XO_BUF_CTL10_L			(0x560)
#define MT6685_XO_BUF_CTL10_H			(0x561)
#define MT6685_XO_BUF_CTL11_L			(0x562)
#define MT6685_XO_BUF_CTL11_H			(0x563)
#define MT6685_XO_BUF_CTL12_L			(0x564)
#define MT6685_XO_BUF_CTL12_H			(0x565)
#define MT6685_XO_CONN_BT0			(0x567)
#define MT6685_DCXO_DIG_MANCTRL_CW1		(0x796)
#define MT6685_DCXO_BBLPM_CW0			(0x797)
#define MT6685_DCXO_BBLPM_CW1			(0x798)
#define MT6685_DCXO_LDO_CW0			(0x799)
#define MT6685_DCXO_EXTBUF1_CW0			(0x79a)
#define MT6685_DCXO_EXTBUF2_CW0			(0x79b)
#define MT6685_DCXO_EXTBUF3_CW0			(0x79c)
#define MT6685_DCXO_EXTBUF4_CW0			(0x79d)
#define MT6685_DCXO_EXTBUF5_CW0			(0x79e)
#define MT6685_DCXO_EXTBUF6_CW0			(0x79f)
#define MT6685_DCXO_EXTBUF7_CW0			(0x7a0)
#define MT6685_DCXO_EXTBUF8_CW0			(0x7a1)
#define MT6685_DCXO_EXTBUF9_CW0			(0x7a2)
#define MT6685_DCXO_EXTBUF10_CW0		(0x7a3)
#define MT6685_DCXO_EXTBUF11_CW0		(0x7a4)
#define MT6685_DCXO_EXTBUF12_CW0		(0x7a5)
#define MT6685_DCXO_EXTBUF13_CW0		(0x7a6)
#define MT6685_DCXO_RGMON_CW0_L			(0x7b2)
#define MT6685_DCXO_RGMON_CW0_H			(0x7b3)
#define MT6685_DCXO_RGMON_CW2_L			(0x7b4)
#define MT6685_DCXO_RGMON_CW2_H			(0x7b5)
#define MT6685_DCXO_RGMON_CW1			(0x7c3)
#define MT6685_DCXO_DIGCLK_ELR			(0x7f4)
#define MT6685_LDO_VBBCK_CON0			(0x1b87)
#define MT6685_LDO_VBBCK_OP_EN1			(0x1b8e)
#define MT6685_LDO_VBBCK_OP_EN1_SET		(0x1b8f)
#define MT6685_LDO_VBBCK_OP_EN1_CLR		(0x1b90)
#define MT6685_LDO_VRFCK1_CON0			(0x1b97)
#define MT6685_LDO_VRFCK1_OP_EN1		(0x1b9e)
#define MT6685_LDO_VRFCK1_OP_EN1_SET		(0x1b9f)
#define MT6685_LDO_VRFCK1_OP_EN1_CLR		(0x1ba0)
#define MT6685_LDO_VRFCK2_CON0			(0x1ba7)
#define MT6685_LDO_VRFCK2_OP_EN1		(0x1bae)
#define MT6685_LDO_VRFCK2_OP_EN1_SET		(0x1baf)
#define MT6685_LDO_VRFCK2_OP_EN1_CLR		(0x1bb0)

/* Register_TOP_REG*/
#define RG_DCXO_SRCLKEN1_MODE_ADDR		(MT6685_PMRC_CON3)
#define RG_DCXO_SRCLKEN1_MODE_MASK		(0x3)
#define RG_DCXO_SRCLKEN1_MODE_SHIFT		(2)
/* Register_SCK_REG*/
#define XO_BBCK1_VOTE_L_ADDR			(MT6685_XO_BUF_CTL0_L)
#define XO_BBCK1_VOTE_L_MASK			(0xff)
#define XO_BBCK1_VOTE_L_SHIFT			(0)
#define XO_BBCK1_VOTE_H_ADDR			(MT6685_XO_BUF_CTL0_H)
#define XO_BBCK1_VOTE_H_MASK			(0x3f)
#define XO_BBCK1_VOTE_H_SHIFT			(0)
#define XO_BBCK2_VOTE_L_ADDR			(MT6685_XO_BUF_CTL1_L)
#define XO_BBCK2_VOTE_L_MASK			(0xff)
#define XO_BBCK2_VOTE_L_SHIFT			(0)
#define XO_BBCK2_VOTE_H_ADDR			(MT6685_XO_BUF_CTL1_H)
#define XO_BBCK2_VOTE_H_MASK			(0x3f)
#define XO_BBCK2_VOTE_H_SHIFT			(0)
#define XO_BBCK3_VOTE_L_ADDR			(MT6685_XO_BUF_CTL2_L)
#define XO_BBCK3_VOTE_L_MASK			(0xff)
#define XO_BBCK3_VOTE_L_SHIFT			(0)
#define XO_BBCK3_VOTE_H_ADDR			(MT6685_XO_BUF_CTL2_H)
#define XO_BBCK3_VOTE_H_MASK			(0x3f)
#define XO_BBCK3_VOTE_H_SHIFT			(0)
#define XO_BBCK4_VOTE_L_ADDR			(MT6685_XO_BUF_CTL3_L)
#define XO_BBCK4_VOTE_L_MASK			(0xff)
#define XO_BBCK4_VOTE_L_SHIFT			(0)
#define XO_BBCK4_VOTE_H_ADDR			(MT6685_XO_BUF_CTL3_H)
#define XO_BBCK4_VOTE_H_MASK			(0x3f)
#define XO_BBCK4_VOTE_H_SHIFT			(0)
#define XO_BBCK5_VOTE_L_ADDR			(MT6685_XO_BUF_CTL4_L)
#define XO_BBCK5_VOTE_L_MASK			(0xff)
#define XO_BBCK5_VOTE_L_SHIFT			(0)
#define XO_BBCK5_VOTE_H_ADDR			(MT6685_XO_BUF_CTL4_H)
#define XO_BBCK5_VOTE_H_MASK			(0x3f)
#define XO_BBCK5_VOTE_H_SHIFT			(0)
#define XO_RFCK1A_VOTE_L_ADDR			(MT6685_XO_BUF_CTL5_L)
#define XO_RFCK1A_VOTE_L_MASK			(0xff)
#define XO_RFCK1A_VOTE_L_SHIFT			(0)
#define XO_RFCK1A_VOTE_H_ADDR			(MT6685_XO_BUF_CTL5_H)
#define XO_RFCK1A_VOTE_H_MASK			(0x3f)
#define XO_RFCK1A_VOTE_H_SHIFT			(0)
#define XO_RFCK1B_VOTE_L_ADDR			(MT6685_XO_BUF_CTL6_L)
#define XO_RFCK1B_VOTE_L_MASK			(0xff)
#define XO_RFCK1B_VOTE_L_SHIFT			(0)
#define XO_RFCK1B_VOTE_H_ADDR			(MT6685_XO_BUF_CTL6_H)
#define XO_RFCK1B_VOTE_H_MASK			(0x3f)
#define XO_RFCK1B_VOTE_H_SHIFT			(0)
#define XO_RFCK1C_VOTE_L_ADDR			(MT6685_XO_BUF_CTL7_L)
#define XO_RFCK1C_VOTE_L_MASK			(0xff)
#define XO_RFCK1C_VOTE_L_SHIFT			(0)
#define XO_RFCK1C_VOTE_H_ADDR			(MT6685_XO_BUF_CTL7_H)
#define XO_RFCK1C_VOTE_H_MASK			(0x3f)
#define XO_RFCK1C_VOTE_H_SHIFT			(0)
#define XO_RFCK2A_VOTE_L_ADDR			(MT6685_XO_BUF_CTL8_L)
#define XO_RFCK2A_VOTE_L_MASK			(0xff)
#define XO_RFCK2A_VOTE_L_SHIFT			(0)
#define XO_RFCK2A_VOTE_H_ADDR			(MT6685_XO_BUF_CTL8_H)
#define XO_RFCK2A_VOTE_H_MASK			(0x3f)
#define XO_RFCK2A_VOTE_H_SHIFT			(0)
#define XO_RFCK2B_VOTE_L_ADDR			(MT6685_XO_BUF_CTL9_L)
#define XO_RFCK2B_VOTE_L_MASK			(0xff)
#define XO_RFCK2B_VOTE_L_SHIFT			(0)
#define XO_RFCK2B_VOTE_H_ADDR			(MT6685_XO_BUF_CTL9_H)
#define XO_RFCK2B_VOTE_H_MASK			(0x3f)
#define XO_RFCK2B_VOTE_H_SHIFT			(0)
#define XO_RFCK2C_VOTE_L_ADDR			(MT6685_XO_BUF_CTL10_L)
#define XO_RFCK2C_VOTE_L_MASK			(0xff)
#define XO_RFCK2C_VOTE_L_SHIFT			(0)
#define XO_RFCK2C_VOTE_H_ADDR			(MT6685_XO_BUF_CTL10_H)
#define XO_RFCK2C_VOTE_H_MASK			(0x3f)
#define XO_RFCK2C_VOTE_H_SHIFT			(0)
#define XO_CONCK1_VOTE_L_ADDR			(MT6685_XO_BUF_CTL11_L)
#define XO_CONCK1_VOTE_L_MASK			(0xff)
#define XO_CONCK1_VOTE_L_SHIFT			(0)
#define XO_CONCK1_VOTE_H_ADDR			(MT6685_XO_BUF_CTL11_H)
#define XO_CONCK1_VOTE_H_MASK			(0x3f)
#define XO_CONCK1_VOTE_H_SHIFT			(0)
#define XO_CONCK2_VOTE_L_ADDR			(MT6685_XO_BUF_CTL12_L)
#define XO_CONCK2_VOTE_L_MASK			(0xff)
#define XO_CONCK2_VOTE_L_SHIFT			(0)
#define XO_CONCK2_VOTE_H_ADDR			(MT6685_XO_BUF_CTL12_H)
#define XO_CONCK2_VOTE_H_MASK			(0x3f)
#define XO_CONCK2_VOTE_H_SHIFT			(0)
#define XO_MODE_CONN_BT_MASK_ADDR		(MT6685_XO_CONN_BT0)
#define XO_MODE_CONN_BT_MASK_MASK		(0x1)
#define XO_MODE_CONN_BT_MASK_SHIFT		(0)
#define XO_BUF_CONN_BT_MASK_ADDR		(MT6685_XO_CONN_BT0)
#define XO_BUF_CONN_BT_MASK_MASK		(0x1)
#define XO_BUF_CONN_BT_MASK_SHIFT		(1)
/* Register_DCXO_REG*/
#define XO_PMIC_TOP_DIG_SW_ADDR			(MT6685_DCXO_DIG_MANCTRL_CW1)
#define XO_PMIC_TOP_DIG_SW_MASK			(0x1)
#define XO_PMIC_TOP_DIG_SW_SHIFT		(0)
#define XO_ENBB_MAN_ADDR			(MT6685_DCXO_DIG_MANCTRL_CW1)
#define XO_ENBB_MAN_MASK			(0x1)
#define XO_ENBB_MAN_SHIFT			(1)
#define XO_ENBB_EN_M_ADDR			(MT6685_DCXO_DIG_MANCTRL_CW1)
#define XO_ENBB_EN_M_MASK			(0x1)
#define XO_ENBB_EN_M_SHIFT			(2)
#define XO_CLKSEL_MAN_ADDR			(MT6685_DCXO_DIG_MANCTRL_CW1)
#define XO_CLKSEL_MAN_MASK			(0x1)
#define XO_CLKSEL_MAN_SHIFT			(3)
#define XO_CLKSEL_EN_M_ADDR			(MT6685_DCXO_DIG_MANCTRL_CW1)
#define XO_CLKSEL_EN_M_MASK			(0x1)
#define XO_CLKSEL_EN_M_SHIFT			(4)
#define XO_BB_LPM_EN_M_ADDR			(MT6685_DCXO_BBLPM_CW0)
#define XO_BB_LPM_EN_M_MASK			(0x1)
#define XO_BB_LPM_EN_M_SHIFT			(0)
#define XO_BB_LPM_EN_SEL_ADDR			(MT6685_DCXO_BBLPM_CW0)
#define XO_BB_LPM_EN_SEL_MASK			(0x1)
#define XO_BB_LPM_EN_SEL_SHIFT			(1)
#define XO_BBCK1_BBLPM_EN_MASK_ADDR		(MT6685_DCXO_BBLPM_CW0)
#define XO_BBCK1_BBLPM_EN_MASK_MASK		(0x1)
#define XO_BBCK1_BBLPM_EN_MASK_SHIFT		(2)
#define XO_BBCK2_BBLPM_EN_MASK_ADDR		(MT6685_DCXO_BBLPM_CW0)
#define XO_BBCK2_BBLPM_EN_MASK_MASK		(0x1)
#define XO_BBCK2_BBLPM_EN_MASK_SHIFT		(3)
#define XO_BBCK3_BBLPM_EN_MASK_ADDR		(MT6685_DCXO_BBLPM_CW0)
#define XO_BBCK3_BBLPM_EN_MASK_MASK		(0x1)
#define XO_BBCK3_BBLPM_EN_MASK_SHIFT		(4)
#define XO_BBCK4_BBLPM_EN_MASK_ADDR		(MT6685_DCXO_BBLPM_CW0)
#define XO_BBCK4_BBLPM_EN_MASK_MASK		(0x1)
#define XO_BBCK4_BBLPM_EN_MASK_SHIFT		(5)
#define XO_BBCK5_BBLPM_EN_MASK_ADDR		(MT6685_DCXO_BBLPM_CW0)
#define XO_BBCK5_BBLPM_EN_MASK_MASK		(0x1)
#define XO_BBCK5_BBLPM_EN_MASK_SHIFT		(6)
#define XO_BBLPM_EN_MAN_ADDR			(MT6685_DCXO_BBLPM_CW1)
#define XO_BBLPM_EN_MAN_MASK			(0x1)
#define XO_BBLPM_EN_MAN_SHIFT			(0)
#define XO_BBLPM_EN_MAN_M_ADDR			(MT6685_DCXO_BBLPM_CW1)
#define XO_BBLPM_EN_MAN_M_MASK			(0x1)
#define XO_BBLPM_EN_MAN_M_SHIFT			(1)
#define XO_VBBCK_EN_MAN_ADDR			(MT6685_DCXO_LDO_CW0)
#define XO_VBBCK_EN_MAN_MASK			(0x1)
#define XO_VBBCK_EN_MAN_SHIFT			(0)
#define XO_VBBCK_EN_M_ADDR			(MT6685_DCXO_LDO_CW0)
#define XO_VBBCK_EN_M_MASK			(0x1)
#define XO_VBBCK_EN_M_SHIFT			(1)
#define XO_VRFCK1_EN_MAN_ADDR			(MT6685_DCXO_LDO_CW0)
#define XO_VRFCK1_EN_MAN_MASK			(0x1)
#define XO_VRFCK1_EN_MAN_SHIFT			(2)
#define XO_VRFCK1_EN_M_ADDR			(MT6685_DCXO_LDO_CW0)
#define XO_VRFCK1_EN_M_MASK			(0x1)
#define XO_VRFCK1_EN_M_SHIFT			(3)
#define XO_VRFCK2_EN_MAN_ADDR			(MT6685_DCXO_LDO_CW0)
#define XO_VRFCK2_EN_MAN_MASK			(0x1)
#define XO_VRFCK2_EN_MAN_SHIFT			(4)
#define XO_VRFCK2_EN_M_ADDR			(MT6685_DCXO_LDO_CW0)
#define XO_VRFCK2_EN_M_MASK			(0x1)
#define XO_VRFCK2_EN_M_SHIFT			(5)
#define XO_VCONCK_EN_MAN_ADDR			(MT6685_DCXO_LDO_CW0)
#define XO_VCONCK_EN_MAN_MASK			(0x1)
#define XO_VCONCK_EN_MAN_SHIFT			(6)
#define XO_VCONCK_EN_M_ADDR			(MT6685_DCXO_LDO_CW0)
#define XO_VCONCK_EN_M_MASK			(0x1)
#define XO_VCONCK_EN_M_SHIFT			(7)
#define XO_BBCK1_MODE_ADDR			(MT6685_DCXO_EXTBUF1_CW0)
#define XO_BBCK1_MODE_MASK			(0x3)
#define XO_BBCK1_MODE_SHIFT			(0)
#define XO_BBCK1_EN_M_ADDR			(MT6685_DCXO_EXTBUF1_CW0)
#define XO_BBCK1_EN_M_MASK			(0x1)
#define XO_BBCK1_EN_M_SHIFT			(2)
#define RG_XO_EXTBUF_BBCK1_RSEL_ADDR		(MT6685_DCXO_EXTBUF1_CW0)
#define RG_XO_EXTBUF_BBCK1_RSEL_MASK		(0x7)
#define RG_XO_EXTBUF_BBCK1_RSEL_SHIFT		(3)
#define RG_XO_EXTBUF_BBCK1_HD_ADDR		(MT6685_DCXO_EXTBUF1_CW0)
#define RG_XO_EXTBUF_BBCK1_HD_MASK		(0x3)
#define RG_XO_EXTBUF_BBCK1_HD_SHIFT		(6)
#define XO_BBCK2_MODE_ADDR			(MT6685_DCXO_EXTBUF2_CW0)
#define XO_BBCK2_MODE_MASK			(0x3)
#define XO_BBCK2_MODE_SHIFT			(0)
#define XO_BBCK2_EN_M_ADDR			(MT6685_DCXO_EXTBUF2_CW0)
#define XO_BBCK2_EN_M_MASK			(0x1)
#define XO_BBCK2_EN_M_SHIFT			(2)
#define RG_XO_EXTBUF_BBCK2_RSEL_ADDR		(MT6685_DCXO_EXTBUF2_CW0)
#define RG_XO_EXTBUF_BBCK2_RSEL_MASK		(0x7)
#define RG_XO_EXTBUF_BBCK2_RSEL_SHIFT		(3)
#define RG_XO_EXTBUF_BBCK2_HD_ADDR		(MT6685_DCXO_EXTBUF2_CW0)
#define RG_XO_EXTBUF_BBCK2_HD_MASK		(0x3)
#define RG_XO_EXTBUF_BBCK2_HD_SHIFT		(6)
#define XO_BBCK3_MODE_ADDR			(MT6685_DCXO_EXTBUF3_CW0)
#define XO_BBCK3_MODE_MASK			(0x3)
#define XO_BBCK3_MODE_SHIFT			(0)
#define XO_BBCK3_EN_M_ADDR			(MT6685_DCXO_EXTBUF3_CW0)
#define XO_BBCK3_EN_M_MASK			(0x1)
#define XO_BBCK3_EN_M_SHIFT			(2)
#define RG_XO_EXTBUF_BBCK3_RSEL_ADDR		(MT6685_DCXO_EXTBUF3_CW0)
#define RG_XO_EXTBUF_BBCK3_RSEL_MASK		(0x7)
#define RG_XO_EXTBUF_BBCK3_RSEL_SHIFT		(3)
#define RG_XO_EXTBUF_BBCK3_HD_ADDR		(MT6685_DCXO_EXTBUF3_CW0)
#define RG_XO_EXTBUF_BBCK3_HD_MASK		(0x3)
#define RG_XO_EXTBUF_BBCK3_HD_SHIFT		(6)
#define XO_BBCK4_MODE_ADDR			(MT6685_DCXO_EXTBUF4_CW0)
#define XO_BBCK4_MODE_MASK			(0x3)
#define XO_BBCK4_MODE_SHIFT			(0)
#define XO_BBCK4_EN_M_ADDR			(MT6685_DCXO_EXTBUF4_CW0)
#define XO_BBCK4_EN_M_MASK			(0x1)
#define XO_BBCK4_EN_M_SHIFT			(2)
#define RG_XO_EXTBUF_BBCK4_RSEL_ADDR		(MT6685_DCXO_EXTBUF4_CW0)
#define RG_XO_EXTBUF_BBCK4_RSEL_MASK		(0x7)
#define RG_XO_EXTBUF_BBCK4_RSEL_SHIFT		(3)
#define RG_XO_EXTBUF_BBCK4_HD_ADDR		(MT6685_DCXO_EXTBUF4_CW0)
#define RG_XO_EXTBUF_BBCK4_HD_MASK		(0x3)
#define RG_XO_EXTBUF_BBCK4_HD_SHIFT		(6)
#define XO_BBCK5_MODE_ADDR			(MT6685_DCXO_EXTBUF5_CW0)
#define XO_BBCK5_MODE_MASK			(0x3)
#define XO_BBCK5_MODE_SHIFT			(0)
#define XO_BBCK5_EN_M_ADDR			(MT6685_DCXO_EXTBUF5_CW0)
#define XO_BBCK5_EN_M_MASK			(0x1)
#define XO_BBCK5_EN_M_SHIFT			(2)
#define RG_XO_EXTBUF_BBCK5_RSEL_ADDR		(MT6685_DCXO_EXTBUF5_CW0)
#define RG_XO_EXTBUF_BBCK5_RSEL_MASK		(0x7)
#define RG_XO_EXTBUF_BBCK5_RSEL_SHIFT		(3)
#define RG_XO_EXTBUF_BBCK5_HD_ADDR		(MT6685_DCXO_EXTBUF5_CW0)
#define RG_XO_EXTBUF_BBCK5_HD_MASK		(0x3)
#define RG_XO_EXTBUF_BBCK5_HD_SHIFT		(6)
#define XO_RFCK1A_MODE_ADDR			(MT6685_DCXO_EXTBUF6_CW0)
#define XO_RFCK1A_MODE_MASK			(0x3)
#define XO_RFCK1A_MODE_SHIFT			(0)
#define XO_RFCK1A_EN_M_ADDR			(MT6685_DCXO_EXTBUF6_CW0)
#define XO_RFCK1A_EN_M_MASK			(0x1)
#define XO_RFCK1A_EN_M_SHIFT			(2)
#define RG_XO_EXTBUF_RFCK1A_RSEL_ADDR		(MT6685_DCXO_EXTBUF6_CW0)
#define RG_XO_EXTBUF_RFCK1A_RSEL_MASK		(0x7)
#define RG_XO_EXTBUF_RFCK1A_RSEL_SHIFT		(3)
#define XO_RFCK1B_MODE_ADDR			(MT6685_DCXO_EXTBUF7_CW0)
#define XO_RFCK1B_MODE_MASK			(0x3)
#define XO_RFCK1B_MODE_SHIFT			(0)
#define XO_RFCK1B_EN_M_ADDR			(MT6685_DCXO_EXTBUF7_CW0)
#define XO_RFCK1B_EN_M_MASK			(0x1)
#define XO_RFCK1B_EN_M_SHIFT			(2)
#define RG_XO_EXTBUF_RFCK1B_RSEL_ADDR		(MT6685_DCXO_EXTBUF7_CW0)
#define RG_XO_EXTBUF_RFCK1B_RSEL_MASK		(0x7)
#define RG_XO_EXTBUF_RFCK1B_RSEL_SHIFT		(3)
#define XO_RFCK1C_MODE_ADDR			(MT6685_DCXO_EXTBUF8_CW0)
#define XO_RFCK1C_MODE_MASK			(0x3)
#define XO_RFCK1C_MODE_SHIFT			(0)
#define XO_RFCK1C_EN_M_ADDR			(MT6685_DCXO_EXTBUF8_CW0)
#define XO_RFCK1C_EN_M_MASK			(0x1)
#define XO_RFCK1C_EN_M_SHIFT			(2)
#define RG_XO_EXTBUF_RFCK1C_RSEL_ADDR		(MT6685_DCXO_EXTBUF8_CW0)
#define RG_XO_EXTBUF_RFCK1C_RSEL_MASK		(0x7)
#define RG_XO_EXTBUF_RFCK1C_RSEL_SHIFT		(3)
#define XO_RFCK2A_MODE_ADDR			(MT6685_DCXO_EXTBUF9_CW0)
#define XO_RFCK2A_MODE_MASK			(0x3)
#define XO_RFCK2A_MODE_SHIFT			(0)
#define XO_RFCK2A_EN_M_ADDR			(MT6685_DCXO_EXTBUF9_CW0)
#define XO_RFCK2A_EN_M_MASK			(0x1)
#define XO_RFCK2A_EN_M_SHIFT			(2)
#define RG_XO_EXTBUF_RFCK2A_RSEL_ADDR		(MT6685_DCXO_EXTBUF9_CW0)
#define RG_XO_EXTBUF_RFCK2A_RSEL_MASK		(0x7)
#define RG_XO_EXTBUF_RFCK2A_RSEL_SHIFT		(3)
#define XO_RFCK2B_MODE_ADDR			(MT6685_DCXO_EXTBUF10_CW0)
#define XO_RFCK2B_MODE_MASK			(0x3)
#define XO_RFCK2B_MODE_SHIFT			(0)
#define XO_RFCK2B_EN_M_ADDR			(MT6685_DCXO_EXTBUF10_CW0)
#define XO_RFCK2B_EN_M_MASK			(0x1)
#define XO_RFCK2B_EN_M_SHIFT			(2)
#define RG_XO_EXTBUF_RFCK2B_RSEL_ADDR		(MT6685_DCXO_EXTBUF10_CW0)
#define RG_XO_EXTBUF_RFCK2B_RSEL_MASK		(0x7)
#define RG_XO_EXTBUF_RFCK2B_RSEL_SHIFT		(3)
#define XO_RFCK2C_MODE_ADDR			(MT6685_DCXO_EXTBUF11_CW0)
#define XO_RFCK2C_MODE_MASK			(0x3)
#define XO_RFCK2C_MODE_SHIFT			(0)
#define XO_RFCK2C_EN_M_ADDR			(MT6685_DCXO_EXTBUF11_CW0)
#define XO_RFCK2C_EN_M_MASK			(0x1)
#define XO_RFCK2C_EN_M_SHIFT			(2)
#define RG_XO_EXTBUF_RFCK2C_RSEL_ADDR		(MT6685_DCXO_EXTBUF11_CW0)
#define RG_XO_EXTBUF_RFCK2C_RSEL_MASK		(0x7)
#define RG_XO_EXTBUF_RFCK2C_RSEL_SHIFT		(3)
#define XO_CONCK1_MODE_ADDR			(MT6685_DCXO_EXTBUF12_CW0)
#define XO_CONCK1_MODE_MASK			(0x3)
#define XO_CONCK1_MODE_SHIFT			(0)
#define XO_CONCK1_EN_M_ADDR			(MT6685_DCXO_EXTBUF12_CW0)
#define XO_CONCK1_EN_M_MASK			(0x1)
#define XO_CONCK1_EN_M_SHIFT			(2)
#define RG_XO_EXTBUF_CONCK1_RSEL_ADDR		(MT6685_DCXO_EXTBUF12_CW0)
#define RG_XO_EXTBUF_CONCK1_RSEL_MASK		(0x7)
#define RG_XO_EXTBUF_CONCK1_RSEL_SHIFT		(3)
#define XO_CONCK2_MODE_ADDR			(MT6685_DCXO_EXTBUF13_CW0)
#define XO_CONCK2_MODE_MASK			(0x3)
#define XO_CONCK2_MODE_SHIFT			(0)
#define XO_CONCK2_EN_M_ADDR			(MT6685_DCXO_EXTBUF13_CW0)
#define XO_CONCK2_EN_M_MASK			(0x1)
#define XO_CONCK2_EN_M_SHIFT			(2)
#define RG_XO_EXTBUF_CONCK2_RSEL_ADDR		(MT6685_DCXO_EXTBUF13_CW0)
#define RG_XO_EXTBUF_CONCK2_RSEL_MASK		(0x7)
#define RG_XO_EXTBUF_CONCK2_RSEL_SHIFT		(3)
#define XO_AUXOUT_SEL_L_ADDR			(MT6685_DCXO_RGMON_CW0_L)
#define XO_AUXOUT_SEL_L_MASK			(0xff)
#define XO_AUXOUT_SEL_L_SHIFT			(0)
#define XO_AUXOUT_SEL_H_ADDR			(MT6685_DCXO_RGMON_CW0_H)
#define XO_AUXOUT_SEL_H_MASK			(0x3)
#define XO_AUXOUT_SEL_H_SHIFT			(0)
#define XO_STATIC_AUXOUT_L_ADDR			(MT6685_DCXO_RGMON_CW2_L)
#define XO_STATIC_AUXOUT_L_MASK			(0xff)
#define XO_STATIC_AUXOUT_L_SHIFT		(0)
#define XO_STATIC_AUXOUT_H_ADDR			(MT6685_DCXO_RGMON_CW2_H)
#define XO_STATIC_AUXOUT_H_MASK			(0xff)
#define XO_STATIC_AUXOUT_H_SHIFT		(0)
#define XO_STATIC_AUXOUT_SEL_ADDR		(MT6685_DCXO_RGMON_CW1)
#define XO_STATIC_AUXOUT_SEL_MASK		(0x7f)
#define XO_STATIC_AUXOUT_SEL_SHIFT		(0)
#define RG_XO_DIG26M_DIV2_ADDR			(MT6685_DCXO_DIGCLK_ELR)
#define RG_XO_DIG26M_DIV2_MASK			(0x1)
#define RG_XO_DIG26M_DIV2_SHIFT			(0)
/* Register_LDO_REG*/
#define RG_LDO_VBBCK_EN_ADDR			(MT6685_LDO_VBBCK_CON0)
#define RG_LDO_VBBCK_EN_MASK			(0x1)
#define RG_LDO_VBBCK_EN_SHIFT			(0)
#define RG_LDO_VBBCK_HW14_OP_EN_ADDR		(MT6685_LDO_VBBCK_OP_EN1)
#define RG_LDO_VBBCK_HW14_OP_EN_MASK		(0x1)
#define RG_LDO_VBBCK_HW14_OP_EN_SHIFT		(6)
#define RG_LDO_VRFCK1_EN_ADDR			(MT6685_LDO_VRFCK1_CON0)
#define RG_LDO_VRFCK1_EN_MASK			(0x1)
#define RG_LDO_VRFCK1_EN_SHIFT			(0)
#define RG_LDO_VRFCK1_HW14_OP_EN_ADDR		(MT6685_LDO_VRFCK1_OP_EN1)
#define RG_LDO_VRFCK1_HW14_OP_EN_MASK		(0x1)
#define RG_LDO_VRFCK1_HW14_OP_EN_SHIFT		(6)
#define RG_LDO_VRFCK2_EN_ADDR			(MT6685_LDO_VRFCK2_CON0)
#define RG_LDO_VRFCK2_EN_MASK			(0x1)
#define RG_LDO_VRFCK2_EN_SHIFT			(0)
#define RG_LDO_VRFCK2_HW14_OP_EN_ADDR		(MT6685_LDO_VRFCK2_OP_EN1)
#define RG_LDO_VRFCK2_HW14_OP_EN_MASK		(0x1)
#define RG_LDO_VRFCK2_HW14_OP_EN_SHIFT		(6)

int clk_buf_init(void);
int clk_buf_set_default(void);
unsigned int clk_buf_get_pmrc_en0(void);
void pwrap_interface_init(void);

#endif

