{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1769596044975 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1769596044977 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jan 28 04:27:24 2026 " "Processing started: Wed Jan 28 04:27:24 2026" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1769596044977 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1769596044977 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off datapath -c datapath " "Command: quartus_map --read_settings_files=on --write_settings_files=off datapath -c datapath" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1769596044977 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1769596045446 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1769596045446 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/franc/documents/quartus/adder/full_adder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/franc/documents/quartus/adder/full_adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 full_adder-behavioral " "Found design unit 1: full_adder-behavioral" {  } { { "../adder/full_adder.vhd" "" { Text "C:/Users/franc/Documents/quartus/adder/full_adder.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1769596052992 ""} { "Info" "ISGN_ENTITY_NAME" "1 full_adder " "Found entity 1: full_adder" {  } { { "../adder/full_adder.vhd" "" { Text "C:/Users/franc/Documents/quartus/adder/full_adder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1769596052992 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1769596052992 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/franc/documents/quartus/adder/adder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/franc/documents/quartus/adder/adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 adder-structural " "Found design unit 1: adder-structural" {  } { { "../adder/adder.vhd" "" { Text "C:/Users/franc/Documents/quartus/adder/adder.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1769596052994 ""} { "Info" "ISGN_ENTITY_NAME" "1 adder " "Found entity 1: adder" {  } { { "../adder/adder.vhd" "" { Text "C:/Users/franc/Documents/quartus/adder/adder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1769596052994 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1769596052994 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/franc/documents/quartus/bitwise_and/bitwise_and.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/franc/documents/quartus/bitwise_and/bitwise_and.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bitwise_and-behavioral " "Found design unit 1: bitwise_and-behavioral" {  } { { "../bitwise_and/bitwise_and.vhd" "" { Text "C:/Users/franc/Documents/quartus/bitwise_and/bitwise_and.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1769596052997 ""} { "Info" "ISGN_ENTITY_NAME" "1 bitwise_and " "Found entity 1: bitwise_and" {  } { { "../bitwise_and/bitwise_and.vhd" "" { Text "C:/Users/franc/Documents/quartus/bitwise_and/bitwise_and.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1769596052997 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1769596052997 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/franc/documents/quartus/bitwise_identity/bitwise_identity.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/franc/documents/quartus/bitwise_identity/bitwise_identity.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bitwise_identity-behavioral " "Found design unit 1: bitwise_identity-behavioral" {  } { { "../bitwise_identity/bitwise_identity.vhd" "" { Text "C:/Users/franc/Documents/quartus/bitwise_identity/bitwise_identity.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1769596052999 ""} { "Info" "ISGN_ENTITY_NAME" "1 bitwise_identity " "Found entity 1: bitwise_identity" {  } { { "../bitwise_identity/bitwise_identity.vhd" "" { Text "C:/Users/franc/Documents/quartus/bitwise_identity/bitwise_identity.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1769596052999 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1769596052999 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/franc/documents/quartus/bitwise_not/bitwise_not.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/franc/documents/quartus/bitwise_not/bitwise_not.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bitwise_not-behavioral " "Found design unit 1: bitwise_not-behavioral" {  } { { "../bitwise_not/bitwise_not.vhd" "" { Text "C:/Users/franc/Documents/quartus/bitwise_not/bitwise_not.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1769596053000 ""} { "Info" "ISGN_ENTITY_NAME" "1 bitwise_not " "Found entity 1: bitwise_not" {  } { { "../bitwise_not/bitwise_not.vhd" "" { Text "C:/Users/franc/Documents/quartus/bitwise_not/bitwise_not.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1769596053000 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1769596053000 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/franc/documents/quartus/bitwise_or/bitwise_or.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/franc/documents/quartus/bitwise_or/bitwise_or.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bitwise_or-behavioral " "Found design unit 1: bitwise_or-behavioral" {  } { { "../bitwise_or/bitwise_or.vhd" "" { Text "C:/Users/franc/Documents/quartus/bitwise_or/bitwise_or.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1769596053003 ""} { "Info" "ISGN_ENTITY_NAME" "1 bitwise_or " "Found entity 1: bitwise_or" {  } { { "../bitwise_or/bitwise_or.vhd" "" { Text "C:/Users/franc/Documents/quartus/bitwise_or/bitwise_or.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1769596053003 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1769596053003 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/franc/documents/quartus/decrementer/decrementer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/franc/documents/quartus/decrementer/decrementer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decrementer-structural " "Found design unit 1: decrementer-structural" {  } { { "../decrementer/decrementer.vhd" "" { Text "C:/Users/franc/Documents/quartus/decrementer/decrementer.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1769596053003 ""} { "Info" "ISGN_ENTITY_NAME" "1 decrementer " "Found entity 1: decrementer" {  } { { "../decrementer/decrementer.vhd" "" { Text "C:/Users/franc/Documents/quartus/decrementer/decrementer.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1769596053003 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1769596053003 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/franc/documents/quartus/incrementer/incrementer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/franc/documents/quartus/incrementer/incrementer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 incrementer-structural " "Found design unit 1: incrementer-structural" {  } { { "../incrementer/incrementer.vhd" "" { Text "C:/Users/franc/Documents/quartus/incrementer/incrementer.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1769596053003 ""} { "Info" "ISGN_ENTITY_NAME" "1 incrementer " "Found entity 1: incrementer" {  } { { "../incrementer/incrementer.vhd" "" { Text "C:/Users/franc/Documents/quartus/incrementer/incrementer.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1769596053003 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1769596053003 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/franc/documents/quartus/subtractor/subtractor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/franc/documents/quartus/subtractor/subtractor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 subtractor-structural " "Found design unit 1: subtractor-structural" {  } { { "../subtractor/subtractor.vhd" "" { Text "C:/Users/franc/Documents/quartus/subtractor/subtractor.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1769596053009 ""} { "Info" "ISGN_ENTITY_NAME" "1 subtractor " "Found entity 1: subtractor" {  } { { "../subtractor/subtractor.vhd" "" { Text "C:/Users/franc/Documents/quartus/subtractor/subtractor.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1769596053009 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1769596053009 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/franc/documents/quartus/subtractor/full_subtractor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/franc/documents/quartus/subtractor/full_subtractor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 full_subtractor-behavioral " "Found design unit 1: full_subtractor-behavioral" {  } { { "../subtractor/full_subtractor.vhd" "" { Text "C:/Users/franc/Documents/quartus/subtractor/full_subtractor.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1769596053011 ""} { "Info" "ISGN_ENTITY_NAME" "1 full_subtractor " "Found entity 1: full_subtractor" {  } { { "../subtractor/full_subtractor.vhd" "" { Text "C:/Users/franc/Documents/quartus/subtractor/full_subtractor.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1769596053011 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1769596053011 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/franc/documents/quartus/register_file/register_file.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/franc/documents/quartus/register_file/register_file.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 register_file-behavioral " "Found design unit 1: register_file-behavioral" {  } { { "../register_file/register_file.vhd" "" { Text "C:/Users/franc/Documents/quartus/register_file/register_file.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1769596053011 ""} { "Info" "ISGN_ENTITY_NAME" "1 register_file " "Found entity 1: register_file" {  } { { "../register_file/register_file.vhd" "" { Text "C:/Users/franc/Documents/quartus/register_file/register_file.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1769596053011 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1769596053011 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/franc/documents/quartus/mux/mux2a1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/franc/documents/quartus/mux/mux2a1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux2a1-Behavioral " "Found design unit 1: mux2a1-Behavioral" {  } { { "../mux/mux2a1.vhd" "" { Text "C:/Users/franc/Documents/quartus/mux/mux2a1.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1769596053025 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux2a1 " "Found entity 1: mux2a1" {  } { { "../mux/mux2a1.vhd" "" { Text "C:/Users/franc/Documents/quartus/mux/mux2a1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1769596053025 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1769596053025 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/franc/documents/quartus/shifter/shifter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/franc/documents/quartus/shifter/shifter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 shifter-structural " "Found design unit 1: shifter-structural" {  } { { "../shifter/shifter.vhd" "" { Text "C:/Users/franc/Documents/quartus/shifter/shifter.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1769596053027 ""} { "Info" "ISGN_ENTITY_NAME" "1 shifter " "Found entity 1: shifter" {  } { { "../shifter/shifter.vhd" "" { Text "C:/Users/franc/Documents/quartus/shifter/shifter.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1769596053027 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1769596053027 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/franc/documents/quartus/alu/alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/franc/documents/quartus/alu/alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu-structural " "Found design unit 1: alu-structural" {  } { { "../alu/alu.vhd" "" { Text "C:/Users/franc/Documents/quartus/alu/alu.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1769596053029 ""} { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "../alu/alu.vhd" "" { Text "C:/Users/franc/Documents/quartus/alu/alu.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1769596053029 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1769596053029 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/franc/documents/quartus/tri_state_buffer/tri_state_buffer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/franc/documents/quartus/tri_state_buffer/tri_state_buffer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tri_state_buffer-behavioral " "Found design unit 1: tri_state_buffer-behavioral" {  } { { "../tri_state_buffer/tri_state_buffer.vhd" "" { Text "C:/Users/franc/Documents/quartus/tri_state_buffer/tri_state_buffer.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1769596053031 ""} { "Info" "ISGN_ENTITY_NAME" "1 tri_state_buffer " "Found entity 1: tri_state_buffer" {  } { { "../tri_state_buffer/tri_state_buffer.vhd" "" { Text "C:/Users/franc/Documents/quartus/tri_state_buffer/tri_state_buffer.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1769596053031 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1769596053031 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath.vhd 2 1 " "Found 2 design units, including 1 entities, in source file datapath.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 datapath-structural " "Found design unit 1: datapath-structural" {  } { { "datapath.vhd" "" { Text "C:/Users/franc/Documents/quartus/datapath/datapath.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1769596053031 ""} { "Info" "ISGN_ENTITY_NAME" "1 datapath " "Found entity 1: datapath" {  } { { "datapath.vhd" "" { Text "C:/Users/franc/Documents/quartus/datapath/datapath.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1769596053031 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1769596053031 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "datapath " "Elaborating entity \"datapath\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1769596053071 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2a1 mux2a1:U0 " "Elaborating entity \"mux2a1\" for hierarchy \"mux2a1:U0\"" {  } { { "datapath.vhd" "U0" { Text "C:/Users/franc/Documents/quartus/datapath/datapath.vhd" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1769596053073 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_file register_file:u1 " "Elaborating entity \"register_file\" for hierarchy \"register_file:u1\"" {  } { { "datapath.vhd" "u1" { Text "C:/Users/franc/Documents/quartus/datapath/datapath.vhd" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1769596053094 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu alu:U2 " "Elaborating entity \"alu\" for hierarchy \"alu:U2\"" {  } { { "datapath.vhd" "U2" { Text "C:/Users/franc/Documents/quartus/datapath/datapath.vhd" 106 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1769596053094 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "c_add alu.vhd(89) " "Verilog HDL or VHDL warning at alu.vhd(89): object \"c_add\" assigned a value but never read" {  } { { "../alu/alu.vhd" "" { Text "C:/Users/franc/Documents/quartus/alu/alu.vhd" 89 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1769596053094 "|datapath|alu:U2"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "c_sub alu.vhd(90) " "Verilog HDL or VHDL warning at alu.vhd(90): object \"c_sub\" assigned a value but never read" {  } { { "../alu/alu.vhd" "" { Text "C:/Users/franc/Documents/quartus/alu/alu.vhd" 90 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1769596053094 "|datapath|alu:U2"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "c_inc alu.vhd(91) " "Verilog HDL or VHDL warning at alu.vhd(91): object \"c_inc\" assigned a value but never read" {  } { { "../alu/alu.vhd" "" { Text "C:/Users/franc/Documents/quartus/alu/alu.vhd" 91 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1769596053094 "|datapath|alu:U2"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "c_dec alu.vhd(92) " "Verilog HDL or VHDL warning at alu.vhd(92): object \"c_dec\" assigned a value but never read" {  } { { "../alu/alu.vhd" "" { Text "C:/Users/franc/Documents/quartus/alu/alu.vhd" 92 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1769596053094 "|datapath|alu:U2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bitwise_identity alu:U2\|bitwise_identity:U_IDEN " "Elaborating entity \"bitwise_identity\" for hierarchy \"alu:U2\|bitwise_identity:U_IDEN\"" {  } { { "../alu/alu.vhd" "U_IDEN" { Text "C:/Users/franc/Documents/quartus/alu/alu.vhd" 96 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1769596053094 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder alu:U2\|adder:U_ADD " "Elaborating entity \"adder\" for hierarchy \"alu:U2\|adder:U_ADD\"" {  } { { "../alu/alu.vhd" "U_ADD" { Text "C:/Users/franc/Documents/quartus/alu/alu.vhd" 102 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1769596053094 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_adder alu:U2\|adder:U_ADD\|full_adder:U0 " "Elaborating entity \"full_adder\" for hierarchy \"alu:U2\|adder:U_ADD\|full_adder:U0\"" {  } { { "../adder/adder.vhd" "U0" { Text "C:/Users/franc/Documents/quartus/adder/adder.vhd" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1769596053094 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "subtractor alu:U2\|subtractor:U_SUB " "Elaborating entity \"subtractor\" for hierarchy \"alu:U2\|subtractor:U_SUB\"" {  } { { "../alu/alu.vhd" "U_SUB" { Text "C:/Users/franc/Documents/quartus/alu/alu.vhd" 110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1769596053102 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_subtractor alu:U2\|subtractor:U_SUB\|full_subtractor:U0 " "Elaborating entity \"full_subtractor\" for hierarchy \"alu:U2\|subtractor:U_SUB\|full_subtractor:U0\"" {  } { { "../subtractor/subtractor.vhd" "U0" { Text "C:/Users/franc/Documents/quartus/subtractor/subtractor.vhd" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1769596053102 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "incrementer alu:U2\|incrementer:U_INC " "Elaborating entity \"incrementer\" for hierarchy \"alu:U2\|incrementer:U_INC\"" {  } { { "../alu/alu.vhd" "U_INC" { Text "C:/Users/franc/Documents/quartus/alu/alu.vhd" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1769596053110 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decrementer alu:U2\|decrementer:U_DEC " "Elaborating entity \"decrementer\" for hierarchy \"alu:U2\|decrementer:U_DEC\"" {  } { { "../alu/alu.vhd" "U_DEC" { Text "C:/Users/franc/Documents/quartus/alu/alu.vhd" 125 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1769596053110 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bitwise_and alu:U2\|bitwise_and:U_AND " "Elaborating entity \"bitwise_and\" for hierarchy \"alu:U2\|bitwise_and:U_AND\"" {  } { { "../alu/alu.vhd" "U_AND" { Text "C:/Users/franc/Documents/quartus/alu/alu.vhd" 132 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1769596053118 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bitwise_or alu:U2\|bitwise_or:U_OR " "Elaborating entity \"bitwise_or\" for hierarchy \"alu:U2\|bitwise_or:U_OR\"" {  } { { "../alu/alu.vhd" "U_OR" { Text "C:/Users/franc/Documents/quartus/alu/alu.vhd" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1769596053119 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bitwise_not alu:U2\|bitwise_not:U_NOT " "Elaborating entity \"bitwise_not\" for hierarchy \"alu:U2\|bitwise_not:U_NOT\"" {  } { { "../alu/alu.vhd" "U_NOT" { Text "C:/Users/franc/Documents/quartus/alu/alu.vhd" 146 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1769596053119 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shifter shifter:U3 " "Elaborating entity \"shifter\" for hierarchy \"shifter:U3\"" {  } { { "datapath.vhd" "U3" { Text "C:/Users/franc/Documents/quartus/datapath/datapath.vhd" 114 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1769596053119 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tri_state_buffer tri_state_buffer:U4 " "Elaborating entity \"tri_state_buffer\" for hierarchy \"tri_state_buffer:U4\"" {  } { { "datapath.vhd" "U4" { Text "C:/Users/franc/Documents/quartus/datapath/datapath.vhd" 121 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1769596053119 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "register_file:u1\|registers " "RAM logic \"register_file:u1\|registers\" is uninferred due to inappropriate RAM size" {  } { { "../register_file/register_file.vhd" "registers" { Text "C:/Users/franc/Documents/quartus/register_file/register_file.vhd" 26 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1769596053365 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1769596053365 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "register_file:u1\|bout\[0\] " "Converted tri-state buffer \"register_file:u1\|bout\[0\]\" feeding internal logic into a wire" {  } { { "../register_file/register_file.vhd" "" { Text "C:/Users/franc/Documents/quartus/register_file/register_file.vhd" 19 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1769596053365 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "register_file:u1\|bout\[1\] " "Converted tri-state buffer \"register_file:u1\|bout\[1\]\" feeding internal logic into a wire" {  } { { "../register_file/register_file.vhd" "" { Text "C:/Users/franc/Documents/quartus/register_file/register_file.vhd" 19 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1769596053365 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "register_file:u1\|bout\[2\] " "Converted tri-state buffer \"register_file:u1\|bout\[2\]\" feeding internal logic into a wire" {  } { { "../register_file/register_file.vhd" "" { Text "C:/Users/franc/Documents/quartus/register_file/register_file.vhd" 19 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1769596053365 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "register_file:u1\|bout\[3\] " "Converted tri-state buffer \"register_file:u1\|bout\[3\]\" feeding internal logic into a wire" {  } { { "../register_file/register_file.vhd" "" { Text "C:/Users/franc/Documents/quartus/register_file/register_file.vhd" 19 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1769596053365 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "register_file:u1\|aout\[0\] " "Converted tri-state buffer \"register_file:u1\|aout\[0\]\" feeding internal logic into a wire" {  } { { "../register_file/register_file.vhd" "" { Text "C:/Users/franc/Documents/quartus/register_file/register_file.vhd" 18 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1769596053365 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "register_file:u1\|aout\[1\] " "Converted tri-state buffer \"register_file:u1\|aout\[1\]\" feeding internal logic into a wire" {  } { { "../register_file/register_file.vhd" "" { Text "C:/Users/franc/Documents/quartus/register_file/register_file.vhd" 18 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1769596053365 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "register_file:u1\|aout\[2\] " "Converted tri-state buffer \"register_file:u1\|aout\[2\]\" feeding internal logic into a wire" {  } { { "../register_file/register_file.vhd" "" { Text "C:/Users/franc/Documents/quartus/register_file/register_file.vhd" 18 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1769596053365 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "register_file:u1\|aout\[3\] " "Converted tri-state buffer \"register_file:u1\|aout\[3\]\" feeding internal logic into a wire" {  } { { "../register_file/register_file.vhd" "" { Text "C:/Users/franc/Documents/quartus/register_file/register_file.vhd" 18 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1769596053365 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 -1 1769596053365 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1769596053672 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1769596054051 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1769596054051 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rae " "No output dependent on input pin \"rae\"" {  } { { "datapath.vhd" "" { Text "C:/Users/franc/Documents/quartus/datapath/datapath.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1769596054097 "|datapath|rae"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rbe " "No output dependent on input pin \"rbe\"" {  } { { "datapath.vhd" "" { Text "C:/Users/franc/Documents/quartus/datapath/datapath.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1769596054097 "|datapath|rbe"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1769596054097 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "90 " "Implemented 90 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "21 " "Implemented 21 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1769596054097 ""} { "Info" "ICUT_CUT_TM_OPINS" "4 " "Implemented 4 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1769596054097 ""} { "Info" "ICUT_CUT_TM_LCELLS" "65 " "Implemented 65 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1769596054097 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1769596054097 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 17 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 17 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4892 " "Peak virtual memory: 4892 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1769596054116 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jan 28 04:27:34 2026 " "Processing ended: Wed Jan 28 04:27:34 2026" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1769596054116 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1769596054116 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:20 " "Total CPU time (on all processors): 00:00:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1769596054116 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1769596054116 ""}
