Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Thu Mar  3 13:36:41 2022
| Host         : AaronThinkPad running 64-bit major release  (build 9200)
| Command      : report_methodology -file top_level_methodology_drc_routed.rpt -pb top_level_methodology_drc_routed.pb -rpx top_level_methodology_drc_routed.rpx
| Design       : top_level
| Device       : xc7z007sclg400-1
| Speed File   : -1
| Design State : Fully Routed
-----------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 30
+-----------+----------+-------------------------------+------------+
| Rule      | Severity | Description                   | Violations |
+-----------+----------+-------------------------------+------------+
| LUTAR-1   | Warning  | LUT drives async reset alert  | 2          |
| TIMING-16 | Warning  | Large setup violation         | 12         |
| TIMING-18 | Warning  | Missing input or output delay | 16         |
+-----------+----------+-------------------------------+------------+

2. REPORT DETAILS
-----------------
LUTAR-1#1 Warning
LUT drives async reset alert  
LUT cell Inst_reset_delay/FSM_sequential_next_state[2]_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) Inst_i2c_adc_user/Inst_i2c_master/FSM_onehot_state_reg[1]/CLR, Inst_i2c_adc_user/Inst_i2c_master/FSM_onehot_state_reg[2]/CLR, Inst_i2c_adc_user/Inst_i2c_master/FSM_onehot_state_reg[3]/CLR, Inst_i2c_adc_user/Inst_i2c_master/FSM_onehot_state_reg[4]/CLR, Inst_i2c_adc_user/Inst_i2c_master/FSM_onehot_state_reg[5]/CLR, Inst_i2c_adc_user/Inst_i2c_master/FSM_onehot_state_reg[6]/CLR, Inst_i2c_adc_user/Inst_i2c_master/FSM_onehot_state_reg[7]/CLR, Inst_i2c_adc_user/Inst_i2c_master/FSM_onehot_state_reg[8]/CLR, Inst_i2c_adc_user/Inst_i2c_master/count_reg[0]/CLR, Inst_i2c_adc_user/Inst_i2c_master/count_reg[1]/CLR, Inst_i2c_adc_user/Inst_i2c_master/count_reg[2]/CLR, Inst_i2c_adc_user/Inst_i2c_master/count_reg[3]/CLR, Inst_i2c_adc_user/Inst_i2c_master/count_reg[4]/CLR, Inst_i2c_adc_user/Inst_i2c_master/count_reg[5]/CLR, Inst_i2c_adc_user/Inst_i2c_master/count_reg[6]/CLR (the first 15 of 41 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2 Warning
LUT drives async reset alert  
LUT cell Inst_state_toggle/FSM_onehot_state[8]_i_3, with 2 or more inputs, drives asynchronous preset/clear pin(s) Inst_lcd/Inst_i2c_master/FSM_onehot_state_reg[1]/CLR, Inst_lcd/Inst_i2c_master/FSM_onehot_state_reg[2]/CLR, Inst_lcd/Inst_i2c_master/FSM_onehot_state_reg[3]/CLR, Inst_lcd/Inst_i2c_master/FSM_onehot_state_reg[4]/CLR, Inst_lcd/Inst_i2c_master/FSM_onehot_state_reg[5]/CLR, Inst_lcd/Inst_i2c_master/FSM_onehot_state_reg[8]/CLR, Inst_lcd/Inst_i2c_master/count_reg[0]/CLR, Inst_lcd/Inst_i2c_master/count_reg[10]/CLR, Inst_lcd/Inst_i2c_master/count_reg[11]/CLR, Inst_lcd/Inst_i2c_master/count_reg[1]/CLR, Inst_lcd/Inst_i2c_master/count_reg[2]/CLR, Inst_lcd/Inst_i2c_master/count_reg[3]/CLR, Inst_lcd/Inst_i2c_master/count_reg[4]/CLR, Inst_lcd/Inst_i2c_master/count_reg[5]/CLR, Inst_lcd/Inst_i2c_master/count_reg[6]/CLR (the first 15 of 26 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

TIMING-16#1 Warning
Large setup violation  
There is a large setup violation of -1.015 ns between Inst_i2c_adc_user/Inst_i2c_master/data_rd_reg[2]/C (clocked by sys_clk_pin) and Inst_clock_gen/cnt_reg[4]/R (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#2 Warning
Large setup violation  
There is a large setup violation of -1.015 ns between Inst_i2c_adc_user/Inst_i2c_master/data_rd_reg[2]/C (clocked by sys_clk_pin) and Inst_clock_gen/cnt_reg[5]/R (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#3 Warning
Large setup violation  
There is a large setup violation of -1.015 ns between Inst_i2c_adc_user/Inst_i2c_master/data_rd_reg[2]/C (clocked by sys_clk_pin) and Inst_clock_gen/cnt_reg[6]/R (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#4 Warning
Large setup violation  
There is a large setup violation of -1.015 ns between Inst_i2c_adc_user/Inst_i2c_master/data_rd_reg[2]/C (clocked by sys_clk_pin) and Inst_clock_gen/cnt_reg[7]/R (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#5 Warning
Large setup violation  
There is a large setup violation of -1.018 ns between Inst_i2c_adc_user/Inst_i2c_master/data_rd_reg[2]/C (clocked by sys_clk_pin) and Inst_clock_gen/cnt_reg[0]/R (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#6 Warning
Large setup violation  
There is a large setup violation of -1.018 ns between Inst_i2c_adc_user/Inst_i2c_master/data_rd_reg[2]/C (clocked by sys_clk_pin) and Inst_clock_gen/cnt_reg[1]/R (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#7 Warning
Large setup violation  
There is a large setup violation of -1.018 ns between Inst_i2c_adc_user/Inst_i2c_master/data_rd_reg[2]/C (clocked by sys_clk_pin) and Inst_clock_gen/cnt_reg[2]/R (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#8 Warning
Large setup violation  
There is a large setup violation of -1.018 ns between Inst_i2c_adc_user/Inst_i2c_master/data_rd_reg[2]/C (clocked by sys_clk_pin) and Inst_clock_gen/cnt_reg[3]/R (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#9 Warning
Large setup violation  
There is a large setup violation of -1.036 ns between Inst_i2c_adc_user/Inst_i2c_master/data_rd_reg[2]/C (clocked by sys_clk_pin) and Inst_clock_gen/cnt_reg[28]/R (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#10 Warning
Large setup violation  
There is a large setup violation of -1.036 ns between Inst_i2c_adc_user/Inst_i2c_master/data_rd_reg[2]/C (clocked by sys_clk_pin) and Inst_clock_gen/cnt_reg[29]/R (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#11 Warning
Large setup violation  
There is a large setup violation of -1.036 ns between Inst_i2c_adc_user/Inst_i2c_master/data_rd_reg[2]/C (clocked by sys_clk_pin) and Inst_clock_gen/cnt_reg[30]/R (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#12 Warning
Large setup violation  
There is a large setup violation of -1.036 ns between Inst_i2c_adc_user/Inst_i2c_master/data_rd_reg[2]/C (clocked by sys_clk_pin) and Inst_clock_gen/cnt_reg[31]/R (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-18#1 Warning
Missing input or output delay  
An input delay is missing on adc_scl relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#2 Warning
Missing input or output delay  
An input delay is missing on adc_sda relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#3 Warning
Missing input or output delay  
An input delay is missing on lcd_scl relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#4 Warning
Missing input or output delay  
An input delay is missing on lcd_sda relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#5 Warning
Missing input or output delay  
An input delay is missing on reset_btn relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#6 Warning
Missing input or output delay  
An input delay is missing on state_btn relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#7 Warning
Missing input or output delay  
An output delay is missing on adc_data_o[0] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#8 Warning
Missing input or output delay  
An output delay is missing on adc_data_o[1] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#9 Warning
Missing input or output delay  
An output delay is missing on adc_data_o[2] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#10 Warning
Missing input or output delay  
An output delay is missing on adc_data_o[3] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#11 Warning
Missing input or output delay  
An output delay is missing on adc_data_o[4] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#12 Warning
Missing input or output delay  
An output delay is missing on adc_data_o[5] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#13 Warning
Missing input or output delay  
An output delay is missing on adc_data_o[6] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#14 Warning
Missing input or output delay  
An output delay is missing on adc_data_o[7] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#15 Warning
Missing input or output delay  
An output delay is missing on clock_o relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#16 Warning
Missing input or output delay  
An output delay is missing on pwm_o relative to clock(s) sys_clk_pin
Related violations: <none>


