INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mathi/Documents/DTU/4/62711_Digital_Systems_design/Vivado_projects/PWB/PWB/PWB.srcs/sim_1/imports/new/IDC_TB.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Instruction_Decoder_tb'
