// Seed: 2991926188
module module_0 (
    input  tri0 id_0,
    output tri0 id_1,
    input  wand id_2,
    output tri0 id_3,
    input  wor  id_4,
    input  wand id_5
);
  wire id_7, id_8;
  wire id_9;
  parameter id_10 = 1;
  logic id_11;
  ;
  logic id_12, id_13;
endmodule
module module_1 (
    input  wire  id_0,
    output tri   id_1,
    output logic id_2,
    input  tri1  id_3,
    output uwire id_4
);
  always @(1'b0 or negedge "" & 1 == {id_0{-1}})
    if (1) disable id_6;
    else begin : LABEL_0
      id_2 = 1'b0;
    end
  module_0 modCall_1 (
      id_3,
      id_4,
      id_0,
      id_1,
      id_0,
      id_3
  );
endmodule
