{"vcs1":{"timestamp_begin":1683141677.613680154, "rt":0.38, "ut":0.18, "st":0.10}}
{"vcselab":{"timestamp_begin":1683141678.064253360, "rt":0.40, "ut":0.21, "st":0.11}}
{"link":{"timestamp_begin":1683141678.521849204, "rt":0.19, "ut":0.07, "st":0.09}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1683141677.311617690}
{"VCS_COMP_START_TIME": 1683141677.311617690}
{"VCS_COMP_END_TIME": 1683141678.791588199}
{"VCS_USER_OPTIONS": "+lint=all -sverilog TuringMachine.sv library.sv chip.sv"}
{"vcs1": {"peak_mem": 338568}}
{"stitch_vcselab": {"peak_mem": 222596}}
