$date
	Wed Nov 11 20:53:38 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module jeff_74x377_tb $end
$var wire 1 ! Q7 $end
$var wire 1 " Q6 $end
$var wire 1 # Q5 $end
$var wire 1 $ Q4 $end
$var wire 1 % Q3 $end
$var wire 1 & Q2 $end
$var wire 1 ' Q1 $end
$var wire 1 ( Q0 $end
$var reg 1 ) CLK $end
$var reg 1 * D0 $end
$var reg 1 + D1 $end
$var reg 1 , D2 $end
$var reg 1 - D3 $end
$var reg 1 . D4 $end
$var reg 1 / D5 $end
$var reg 1 0 D6 $end
$var reg 1 1 D7 $end
$var reg 1 2 EN_BAR $end
$scope module uut $end
$var wire 1 3 NOTHING $end
$var wire 1 ) clk $end
$var wire 1 * d0 $end
$var wire 1 + d1 $end
$var wire 1 , d2 $end
$var wire 1 - d3 $end
$var wire 1 . d4 $end
$var wire 1 / d5 $end
$var wire 1 0 d6 $end
$var wire 1 1 d7 $end
$var wire 1 4 en $end
$var wire 1 2 en_bar $end
$var wire 1 5 from_d0 $end
$var wire 1 6 from_d1 $end
$var wire 1 7 from_d2 $end
$var wire 1 8 from_d3 $end
$var wire 1 9 from_d4 $end
$var wire 1 : from_d5 $end
$var wire 1 ; from_d6 $end
$var wire 1 < from_d7 $end
$var wire 1 = high $end
$var wire 1 ! q7 $end
$var wire 1 " q6 $end
$var wire 1 # q5 $end
$var wire 1 $ q4 $end
$var wire 1 % q3 $end
$var wire 1 & q2 $end
$var wire 1 ' q1 $end
$var wire 1 ( q0 $end
$scope module DFF0 $end
$var wire 1 ) clk $end
$var wire 1 5 d $end
$var wire 1 = en $end
$var wire 1 3 q_bar $end
$var reg 1 ( q $end
$upscope $end
$scope module DFF1 $end
$var wire 1 ) clk $end
$var wire 1 6 d $end
$var wire 1 = en $end
$var wire 1 3 q_bar $end
$var reg 1 ' q $end
$upscope $end
$scope module DFF2 $end
$var wire 1 ) clk $end
$var wire 1 7 d $end
$var wire 1 = en $end
$var wire 1 3 q_bar $end
$var reg 1 & q $end
$upscope $end
$scope module DFF3 $end
$var wire 1 ) clk $end
$var wire 1 8 d $end
$var wire 1 = en $end
$var wire 1 3 q_bar $end
$var reg 1 % q $end
$upscope $end
$scope module DFF4 $end
$var wire 1 ) clk $end
$var wire 1 9 d $end
$var wire 1 = en $end
$var wire 1 3 q_bar $end
$var reg 1 $ q $end
$upscope $end
$scope module DFF5 $end
$var wire 1 ) clk $end
$var wire 1 : d $end
$var wire 1 = en $end
$var wire 1 3 q_bar $end
$var reg 1 # q $end
$upscope $end
$scope module DFF6 $end
$var wire 1 ) clk $end
$var wire 1 ; d $end
$var wire 1 = en $end
$var wire 1 3 q_bar $end
$var reg 1 " q $end
$upscope $end
$scope module DFF7 $end
$var wire 1 ) clk $end
$var wire 1 < d $end
$var wire 1 = en $end
$var wire 1 3 q_bar $end
$var reg 1 ! q $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
1=
x<
x;
x:
x9
x8
x7
x6
x5
04
x3
12
01
00
0/
0.
0-
0,
0+
0*
0)
x(
x'
x&
x%
x$
x#
x"
x!
$end
#10
1)
#20
0)
#30
1)
#35
0<
0;
0:
09
08
07
06
05
14
02
#40
0)
#50
13
0!
0"
0#
0$
0%
0&
0'
0(
1)
#55
19
1:
1.
1/
#60
0)
#70
x3
1$
1#
1)
#80
0)
#90
1)
#100
0)
#110
1)
#120
0)
#130
1)
#140
0)
#150
1)
#160
0)
#170
1)
#180
0)
#190
1)
#195
16
17
1+
1,
#200
0)
#210
1&
1'
1)
#215
0:
1;
1<
0/
10
11
#220
0)
#230
0#
1"
1!
1)
#240
0)
#250
1)
#260
0)
#270
1)
#280
0)
#290
1)
#300
0)
#310
1)
#320
0)
#330
1)
#335
04
12
#340
0)
#350
1)
#355
1*
1-
0.
00
01
#360
0)
#370
1)
#375
18
15
0<
0;
09
17
16
14
02
#380
0)
#390
1(
1%
0$
0"
0!
1)
#395
