# Generated by Yosys 0.55+46 (git sha1 aa1daa702, g++ 11.4.0-1ubuntu1~22.04 -fPIC -O3)
autoidx 101
attribute \top 1
attribute \dynports 1
attribute \src "dut.sv:1.2-51.10"
module \fsm
  parameter \SIZE 3
  parameter \IDLE 3'001
  parameter \GNT0 3'010
  parameter \GNT1 3'100
  parameter \GNT2 3'101
  wire $auto$opt_dff.cc:194:make_patterns_logic$90
  wire $auto$opt_dff.cc:194:make_patterns_logic$99
  wire $auto$opt_dff.cc:253:combine_resets$96
  wire $auto$process.cpp:4376:import_case_stmt_sync$11
  wire $auto$process.cpp:4376:import_case_stmt_sync$41
  wire $auto$process.cpp:4376:import_case_stmt_sync$59
  wire $auto$process.cpp:4376:import_case_stmt_sync$71
  wire $auto$process.cpp:4414:import_case_stmt_sync$13
  wire $auto$process.cpp:4414:import_case_stmt_sync$43
  wire $auto$process.cpp:4414:import_case_stmt_sync$61
  wire $auto$process.cpp:4414:import_case_stmt_sync$73
  wire $auto$rtlil.cc:2957:Not$10
  wire $auto$rtlil.cc:2957:Not$24
  wire $auto$rtlil.cc:2957:Not$36
  wire $auto$rtlil.cc:3004:And$18
  wire $auto$rtlil.cc:3004:And$26
  wire $auto$rtlil.cc:3004:And$30
  wire $auto$rtlil.cc:3004:And$38
  wire $auto$rtlil.cc:3004:And$48
  wire $auto$rtlil.cc:3004:And$54
  wire $auto$rtlil.cc:3004:And$66
  wire $auto$rtlil.cc:3004:And$78
  wire width 3 $auto$rtlil.cc:3092:Mux$20
  wire $auto$rtlil.cc:3092:Mux$22
  wire $auto$rtlil.cc:3092:Mux$32
  wire width 3 $auto$rtlil.cc:3092:Mux$34
  wire width 3 $auto$rtlil.cc:3092:Mux$40
  wire width 3 $auto$rtlil.cc:3092:Mux$50
  wire width 3 $auto$rtlil.cc:3092:Mux$58
  wire $auto$rtlil.cc:3092:Mux$6
  wire width 3 $auto$rtlil.cc:3092:Mux$68
  wire $auto$rtlil.cc:3092:Mux$70
  attribute \unused_bits "1"
  wire width 3 $auto$rtlil.cc:3092:Mux$80
  wire $auto$rtlil.cc:3092:Mux$82
  attribute \src "dut.sv:1.15-1.20"
  wire input 1 \clock
  attribute \src "dut.sv:1.43-1.48"
  wire output 5 \gnt_0
  attribute \src "dut.sv:1.50-1.55"
  wire output 6 \gnt_1
  attribute \src "dut.sv:1.29-1.34"
  wire input 3 \req_0
  attribute \src "dut.sv:1.36-1.41"
  wire input 4 \req_1
  attribute \src "dut.sv:1.22-1.27"
  wire input 2 \reset
  attribute \reg 1
  attribute \src "dut.sv:13.20-13.25"
  wire width 3 \state
  attribute \always_ff 1
  attribute \src "dut.sv:16.5-50.12"
  cell $sdffe $auto$ff.cc:266:slice$89
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \SRST_POLARITY 1
    parameter \SRST_VALUE 1'0
    parameter \WIDTH 1
    connect \CLK \clock
    connect \D $auto$rtlil.cc:3092:Mux$22
    connect \EN $auto$opt_dff.cc:194:make_patterns_logic$90
    connect \Q \gnt_0
    connect \SRST $auto$rtlil.cc:3004:And$54
  end
  attribute \always_ff 1
  attribute \src "dut.sv:16.5-50.12"
  cell $sdff $auto$ff.cc:266:slice$92
    parameter \CLK_POLARITY 1
    parameter \SRST_POLARITY 0
    parameter \SRST_VALUE 2'01
    parameter \WIDTH 2
    connect \CLK \clock
    connect \D { $auto$rtlil.cc:3092:Mux$80 [2] $auto$rtlil.cc:3092:Mux$80 [0] }
    connect \Q { \state [2] \state [0] }
    connect \SRST \reset
  end
  attribute \always_ff 1
  attribute \src "dut.sv:16.5-50.12"
  cell $sdff $auto$ff.cc:266:slice$93
    parameter \CLK_POLARITY 1
    parameter \SRST_POLARITY 1
    parameter \SRST_VALUE 1'0
    parameter \WIDTH 1
    connect \CLK \clock
    connect \D $auto$rtlil.cc:3092:Mux$50 [1]
    connect \Q \state [1]
    connect \SRST $auto$opt_dff.cc:253:combine_resets$96
  end
  attribute \always_ff 1
  attribute \src "dut.sv:16.5-50.12"
  cell $dffe $auto$ff.cc:266:slice$98
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 1
    connect \CLK \clock
    connect \D $auto$rtlil.cc:3092:Mux$82
    connect \EN $auto$opt_dff.cc:194:make_patterns_logic$99
    connect \Q \gnt_1
  end
  cell $reduce_bool $auto$opt_dff.cc:195:make_patterns_logic$100
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A { $auto$rtlil.cc:3004:And$78 $auto$rtlil.cc:3004:And$66 $auto$rtlil.cc:3004:And$30 \reset }
    connect \Y $auto$opt_dff.cc:194:make_patterns_logic$99
  end
  cell $reduce_bool $auto$opt_dff.cc:195:make_patterns_logic$91
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $auto$rtlil.cc:3004:And$18 \reset }
    connect \Y $auto$opt_dff.cc:194:make_patterns_logic$90
  end
  cell $not $auto$opt_dff.cc:250:combine_resets$94
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \reset
    connect \Y $auto$rtlil.cc:2957:Not$10
  end
  cell $reduce_or $auto$opt_dff.cc:254:combine_resets$97
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A { $auto$rtlil.cc:3004:And$78 $auto$rtlil.cc:3004:And$66 $auto$rtlil.cc:3004:And$54 $auto$rtlil.cc:2957:Not$10 }
    connect \Y $auto$opt_dff.cc:253:combine_resets$96
  end
  cell $and $auto$process.cpp:2888:import_statement_sync$17
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$process.cpp:4414:import_case_stmt_sync$13
    connect \B \req_0
    connect \Y $auto$rtlil.cc:3004:And$18
  end
  cell $and $auto$process.cpp:2888:import_statement_sync$29
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$rtlil.cc:3004:And$26
    connect \B \req_1
    connect \Y $auto$rtlil.cc:3004:And$30
  end
  cell $and $auto$process.cpp:2888:import_statement_sync$47
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$process.cpp:4414:import_case_stmt_sync$43
    connect \B \req_0
    connect \Y $auto$rtlil.cc:3004:And$48
  end
  cell $not $auto$process.cpp:2909:import_statement_sync$23
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \req_0
    connect \Y $auto$rtlil.cc:2957:Not$24
  end
  cell $and $auto$process.cpp:2909:import_statement_sync$25
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$process.cpp:4414:import_case_stmt_sync$13
    connect \B $auto$rtlil.cc:2957:Not$24
    connect \Y $auto$rtlil.cc:3004:And$26
  end
  cell $not $auto$process.cpp:2909:import_statement_sync$35
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \req_1
    connect \Y $auto$rtlil.cc:2957:Not$36
  end
  cell $and $auto$process.cpp:2909:import_statement_sync$37
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$rtlil.cc:3004:And$26
    connect \B $auto$rtlil.cc:2957:Not$36
    connect \Y $auto$rtlil.cc:3004:And$38
  end
  cell $and $auto$process.cpp:2909:import_statement_sync$53
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$process.cpp:4414:import_case_stmt_sync$43
    connect \B $auto$rtlil.cc:2957:Not$24
    connect \Y $auto$rtlil.cc:3004:And$54
  end
  cell $mux $auto$process.cpp:3845:import_assignment_sync$19
    parameter \WIDTH 3
    connect \A 3'001
    connect \B 3'010
    connect \S $auto$rtlil.cc:3004:And$18
    connect \Y $auto$rtlil.cc:3092:Mux$20
  end
  cell $mux $auto$process.cpp:3845:import_assignment_sync$21
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:3092:Mux$6
    connect \B 1'1
    connect \S $auto$rtlil.cc:3004:And$18
    connect \Y $auto$rtlil.cc:3092:Mux$22
  end
  cell $mux $auto$process.cpp:3845:import_assignment_sync$31
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:3092:Mux$6
    connect \B 1'1
    connect \S $auto$rtlil.cc:3004:And$30
    connect \Y $auto$rtlil.cc:3092:Mux$32
  end
  cell $mux $auto$process.cpp:3845:import_assignment_sync$33
    parameter \WIDTH 3
    connect \A $auto$rtlil.cc:3092:Mux$20
    connect \B 3'010
    connect \S $auto$rtlil.cc:3004:And$30
    connect \Y $auto$rtlil.cc:3092:Mux$34
  end
  cell $mux $auto$process.cpp:3845:import_assignment_sync$39
    parameter \WIDTH 3
    connect \A $auto$rtlil.cc:3092:Mux$34
    connect \B 3'001
    connect \S $auto$rtlil.cc:3004:And$38
    connect \Y $auto$rtlil.cc:3092:Mux$40
  end
  cell $mux $auto$process.cpp:3845:import_assignment_sync$49
    parameter \WIDTH 3
    connect \A $auto$rtlil.cc:3092:Mux$40
    connect \B 3'010
    connect \S $auto$rtlil.cc:3004:And$48
    connect \Y $auto$rtlil.cc:3092:Mux$50
  end
  cell $mux $auto$process.cpp:3845:import_assignment_sync$5
    parameter \WIDTH 1
    connect \A 1'x
    connect \B 1'0
    connect \S \reset
    connect \Y $auto$rtlil.cc:3092:Mux$6
  end
  cell $mux $auto$process.cpp:3845:import_assignment_sync$57
    parameter \WIDTH 3
    connect \A $auto$rtlil.cc:3092:Mux$50
    connect \B 3'001
    connect \S $auto$rtlil.cc:3004:And$54
    connect \Y $auto$rtlil.cc:3092:Mux$58
  end
  cell $mux $auto$process.cpp:3845:import_assignment_sync$67
    parameter \WIDTH 3
    connect \A $auto$rtlil.cc:3092:Mux$58
    connect \B 3'101
    connect \S $auto$rtlil.cc:3004:And$66
    connect \Y $auto$rtlil.cc:3092:Mux$68
  end
  cell $mux $auto$process.cpp:3845:import_assignment_sync$69
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:3092:Mux$32
    connect \B \req_0
    connect \S $auto$rtlil.cc:3004:And$66
    connect \Y $auto$rtlil.cc:3092:Mux$70
  end
  cell $mux $auto$process.cpp:3845:import_assignment_sync$79
    parameter \WIDTH 3
    connect \A $auto$rtlil.cc:3092:Mux$68
    connect \B 3'100
    connect \S $auto$rtlil.cc:3004:And$78
    connect \Y $auto$rtlil.cc:3092:Mux$80
  end
  cell $mux $auto$process.cpp:3845:import_assignment_sync$81
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:3092:Mux$70
    connect \B \req_1
    connect \S $auto$rtlil.cc:3004:And$78
    connect \Y $auto$rtlil.cc:3092:Mux$82
  end
  cell $and $auto$process.cpp:4212:import_if_stmt_sync$65
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$process.cpp:4414:import_case_stmt_sync$61
    connect \B \req_1
    connect \Y $auto$rtlil.cc:3004:And$66
  end
  cell $and $auto$process.cpp:4212:import_if_stmt_sync$77
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$process.cpp:4414:import_case_stmt_sync$73
    connect \B \req_0
    connect \Y $auto$rtlil.cc:3004:And$78
  end
  attribute \src "dut.sv:25.15-33.26"
  cell $eq $auto$process.cpp:4377:import_case_stmt_sync$12
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \state
    connect \B 3'001
    connect \Y $auto$process.cpp:4376:import_case_stmt_sync$11
  end
  attribute \src "dut.sv:34.15-39.26"
  cell $eq $auto$process.cpp:4377:import_case_stmt_sync$42
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \state
    connect \B 3'010
    connect \Y $auto$process.cpp:4376:import_case_stmt_sync$41
  end
  attribute \src "dut.sv:40.15-43.26"
  cell $eq $auto$process.cpp:4377:import_case_stmt_sync$60
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \state
    connect \B 3'100
    connect \Y $auto$process.cpp:4376:import_case_stmt_sync$59
  end
  attribute \src "dut.sv:44.15-47.26"
  cell $eq $auto$process.cpp:4377:import_case_stmt_sync$72
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \state
    connect \B 3'101
    connect \Y $auto$process.cpp:4376:import_case_stmt_sync$71
  end
  cell $and $auto$process.cpp:4415:import_case_stmt_sync$14
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$rtlil.cc:2957:Not$10
    connect \B $auto$process.cpp:4376:import_case_stmt_sync$11
    connect \Y $auto$process.cpp:4414:import_case_stmt_sync$13
  end
  cell $and $auto$process.cpp:4415:import_case_stmt_sync$44
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$rtlil.cc:2957:Not$10
    connect \B $auto$process.cpp:4376:import_case_stmt_sync$41
    connect \Y $auto$process.cpp:4414:import_case_stmt_sync$43
  end
  cell $and $auto$process.cpp:4415:import_case_stmt_sync$62
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$rtlil.cc:2957:Not$10
    connect \B $auto$process.cpp:4376:import_case_stmt_sync$59
    connect \Y $auto$process.cpp:4414:import_case_stmt_sync$61
  end
  cell $and $auto$process.cpp:4415:import_case_stmt_sync$74
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$rtlil.cc:2957:Not$10
    connect \B $auto$process.cpp:4376:import_case_stmt_sync$71
    connect \Y $auto$process.cpp:4414:import_case_stmt_sync$73
  end
end
