<rdf:RDF
 xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#"
 xmlns:z="http://www.zotero.org/namespaces/export#"
 xmlns:dcterms="http://purl.org/dc/terms/"
 xmlns:dc="http://purl.org/dc/elements/1.1/"
 xmlns:bib="http://purl.org/net/biblio#"
 xmlns:vcard="http://nwalsh.com/rdf/vCard#"
 xmlns:foaf="http://xmlns.com/foaf/0.1/"
 xmlns:link="http://purl.org/rss/1.0/modules/link/"
 xmlns:prism="http://prismstandard.org/namespaces/1.2/basic/">
    <rdf:Description rdf:about="urn:isbn:978-0-7695-1486-4">
        <z:itemType>conferencePaper</z:itemType>
        <dcterms:isPartOf>
            <bib:Journal>
                <dc:identifier>ISBN 978-0-7695-1486-4</dc:identifier>
                <dc:title>Proceedings IEEE Computer Society Annual Symposium on VLSI. New Paradigms for VLSI Systems Design. ISVLSI 2002</dc:title>
                <dc:identifier>DOI 10.1109/ISVLSI.2002.1016885</dc:identifier>
            </bib:Journal>
        </dcterms:isPartOf>
        <dc:publisher>
            <foaf:Organization>
                <vcard:adr>
                    <vcard:Address>
                       <vcard:locality>Pittsburgh, PA, USA</vcard:locality>
                    </vcard:Address>
                </vcard:adr>
                <foaf:name>IEEE Comput. Soc</foaf:name>
            </foaf:Organization>
        </dc:publisher>
        <bib:authors>
            <rdf:Seq>
                <rdf:li>
                    <foaf:Person>
                        <foaf:surname>Kumar</foaf:surname>
                        <foaf:givenName>S.</foaf:givenName>
                    </foaf:Person>
                </rdf:li>
                <rdf:li>
                    <foaf:Person>
                        <foaf:surname>Jantsch</foaf:surname>
                        <foaf:givenName>A.</foaf:givenName>
                    </foaf:Person>
                </rdf:li>
                <rdf:li>
                    <foaf:Person>
                        <foaf:surname>Soininen</foaf:surname>
                        <foaf:givenName>J.-P.</foaf:givenName>
                    </foaf:Person>
                </rdf:li>
                <rdf:li>
                    <foaf:Person>
                        <foaf:surname>Forsell</foaf:surname>
                        <foaf:givenName>M.</foaf:givenName>
                    </foaf:Person>
                </rdf:li>
                <rdf:li>
                    <foaf:Person>
                        <foaf:surname>Millberg</foaf:surname>
                        <foaf:givenName>M.</foaf:givenName>
                    </foaf:Person>
                </rdf:li>
                <rdf:li>
                    <foaf:Person>
                        <foaf:surname>Oberg</foaf:surname>
                        <foaf:givenName>J.</foaf:givenName>
                    </foaf:Person>
                </rdf:li>
                <rdf:li>
                    <foaf:Person>
                        <foaf:surname>Tiensyrja</foaf:surname>
                        <foaf:givenName>K.</foaf:givenName>
                    </foaf:Person>
                </rdf:li>
                <rdf:li>
                    <foaf:Person>
                        <foaf:surname>Hemani</foaf:surname>
                        <foaf:givenName>A.</foaf:givenName>
                    </foaf:Person>
                </rdf:li>
            </rdf:Seq>
        </bib:authors>
        <link:link rdf:resource="#item_1"/>
        <dc:subject>Read</dc:subject>
        <dc:title>A network on chip architecture and design methodology</dc:title>
        <dcterms:abstract>We propose a packet switched platform for single chip systems which scales well to an arbitrary number of processor like resources. The platform, which we call Network-on-Chip (NOC), includes both the architecture and the design methodology.</dcterms:abstract>
        <dc:date>2002</dc:date>
        <z:language>en</z:language>
        <z:libraryCatalog>DOI.org (Crossref)</z:libraryCatalog>
        <dc:identifier>
            <dcterms:URI>
               <rdf:value>http://ieeexplore.ieee.org/document/1016885/</rdf:value>
            </dcterms:URI>
        </dc:identifier>
        <dcterms:dateSubmitted>2020-03-17 19:35:45</dcterms:dateSubmitted>
        <bib:pages>117-124</bib:pages>
        <bib:presentedAt>
            <bib:Conference>
                <dc:title>IEEE Computer Society Annual Symposium on VLSI. New Paradigms for VLSI Systems Design. ISVLSI 2002</dc:title>
            </bib:Conference>
        </bib:presentedAt>
    </rdf:Description>
    <z:Attachment rdf:about="#item_1">
        <z:itemType>attachment</z:itemType>
        <rdf:resource rdf:resource="files/1/A_Network_on_chip_Architecture_and_Design_Methodology.pdf"/>
        <dc:title>A_Network_on_chip_Architecture_and_Design_Methodology.pdf</dc:title>
        <z:linkMode>2</z:linkMode>
        <link:type>application/pdf</link:type>
    </z:Attachment>
    <rdf:Description rdf:about="urn:isbn:978-1-4799-2978-8">
        <z:itemType>conferencePaper</z:itemType>
        <dcterms:isPartOf>
            <bib:Journal>
                <dc:identifier>ISBN 978-1-4799-2978-8</dc:identifier>
                <dc:title>2013 Euromicro Conference on Digital System Design</dc:title>
                <dc:identifier>DOI 10.1109/DSD.2013.13</dc:identifier>
            </bib:Journal>
        </dcterms:isPartOf>
        <dc:publisher>
            <foaf:Organization>
                <vcard:adr>
                    <vcard:Address>
                       <vcard:locality>Los Alamitos, CA, USA</vcard:locality>
                    </vcard:Address>
                </vcard:adr>
                <foaf:name>IEEE</foaf:name>
            </foaf:Organization>
        </dc:publisher>
        <bib:authors>
            <rdf:Seq>
                <rdf:li>
                    <foaf:Person>
                        <foaf:surname>Liu</foaf:surname>
                        <foaf:givenName>Shaoteng</foaf:givenName>
                    </foaf:Person>
                </rdf:li>
                <rdf:li>
                    <foaf:Person>
                        <foaf:surname>Jantsch</foaf:surname>
                        <foaf:givenName>Axel</foaf:givenName>
                    </foaf:Person>
                </rdf:li>
                <rdf:li>
                    <foaf:Person>
                        <foaf:surname>Lu</foaf:surname>
                        <foaf:givenName>Zhonghai</foaf:givenName>
                    </foaf:Person>
                </rdf:li>
            </rdf:Seq>
        </bib:authors>
        <link:link rdf:resource="#item_2"/>
        <dc:title>Analysis and Evaluation of Circuit Switched NoC and Packet Switched NoC</dc:title>
        <dcterms:abstract>Circuit switched NoC has, compared to packet switching, a longer setup time, guaranteed throughput and latency, higher clock frequency, lower HW complexity, and higher energy efficiency. Depending on packet size and throughput requirements they exhibit better or worse performance. In this paper we designed a circuit switched NoC and compared that with packet switched NoC. By speculation and analysis, we propose that, as packet size increases, performance decreases for packet switched NoC, while it increases for circuit switched NoC. By close examination on the router architecture, we suggest that circuit switched NoC can operate at a higher clock frequency than packet switched NoC, and thus at zero load above a certain packet size circuit switched NoC could be better than packet switched NoC in packet delay. Experiment results support our intuitions and analysis. We find the cross-over point, above which circuit switching has lower latency, is around 30 flits/packet under low load and 60-70 flits/packet under high network load.</dcterms:abstract>
        <dc:date>09/2013</dc:date>
        <z:language>en</z:language>
        <z:libraryCatalog>DOI.org (Crossref)</z:libraryCatalog>
        <dc:identifier>
            <dcterms:URI>
               <rdf:value>http://ieeexplore.ieee.org/document/6628254/</rdf:value>
            </dcterms:URI>
        </dc:identifier>
        <dcterms:dateSubmitted>2020-03-17 19:35:48</dcterms:dateSubmitted>
        <bib:pages>21-28</bib:pages>
        <bib:presentedAt>
            <bib:Conference>
                <dc:title>2013 Euromicro Conference on Digital System Design (DSD)</dc:title>
            </bib:Conference>
        </bib:presentedAt>
    </rdf:Description>
    <z:Attachment rdf:about="#item_2">
        <z:itemType>attachment</z:itemType>
        <rdf:resource rdf:resource="files/2/Analisys_and_eval_of_circuit_switched_NoC_and_packet_switched_NoC.pdf"/>
        <dc:title>Analisys_and_eval_of_circuit_switched_NoC_and_packet_switched_NoC.pdf</dc:title>
        <z:linkMode>2</z:linkMode>
        <link:type>application/pdf</link:type>
    </z:Attachment>
    <rdf:Description rdf:about="urn:isbn:978-1-4673-6493-5%20978-1-4673-6491-1%20978-1-4673-6492-8">
        <z:itemType>conferencePaper</z:itemType>
        <dcterms:isPartOf>
            <bib:Journal>
                <dc:identifier>ISBN 978-1-4673-6493-5 978-1-4673-6491-1 978-1-4673-6492-8</dc:identifier>
                <dc:title>2013 Seventh IEEE/ACM International Symposium on Networks-on-Chip (NoCS)</dc:title>
                <dc:identifier>DOI 10.1109/NoCS.2013.6558407</dc:identifier>
            </bib:Journal>
        </dcterms:isPartOf>
        <dc:publisher>
            <foaf:Organization>
                <vcard:adr>
                    <vcard:Address>
                       <vcard:locality>Tempe, AZ, USA</vcard:locality>
                    </vcard:Address>
                </vcard:adr>
                <foaf:name>IEEE</foaf:name>
            </foaf:Organization>
        </dc:publisher>
        <bib:authors>
            <rdf:Seq>
                <rdf:li>
                    <foaf:Person>
                        <foaf:surname>Lee</foaf:surname>
                        <foaf:givenName>Jinho</foaf:givenName>
                    </foaf:Person>
                </rdf:li>
                <rdf:li>
                    <foaf:Person>
                        <foaf:surname>Choi</foaf:surname>
                        <foaf:givenName>Kiyoung</foaf:givenName>
                    </foaf:Person>
                </rdf:li>
            </rdf:Seq>
        </bib:authors>
        <link:link rdf:resource="#item_3"/>
        <dc:title>A deadlock-free routing algorithm requiring no virtual channel on 3D-NoCs with partial vertical connections</dc:title>
        <dcterms:abstract>Elevator-first routing algorithm has been introduced for partially connected 3D network-on-chips, as a low-cost, distributed and deadlock-free routing algorithm using two virtual channels. This paper proposes Redelf, a modification of the elevator-first routing algorithm on a 3D mesh topology. The proposed algorithm requires no virtual channel to ensure deadlock-freedom.</dcterms:abstract>
        <dc:date>04/2013</dc:date>
        <z:language>en</z:language>
        <z:libraryCatalog>DOI.org (Crossref)</z:libraryCatalog>
        <dc:identifier>
            <dcterms:URI>
               <rdf:value>http://ieeexplore.ieee.org/document/6558407/</rdf:value>
            </dcterms:URI>
        </dc:identifier>
        <dcterms:dateSubmitted>2020-03-17 19:35:50</dcterms:dateSubmitted>
        <bib:pages>1-2</bib:pages>
        <bib:presentedAt>
            <bib:Conference>
                <dc:title>2013 Seventh IEEE/ACM International Symposium on Networks-on-Chip (NoCS)</dc:title>
            </bib:Conference>
        </bib:presentedAt>
    </rdf:Description>
    <z:Attachment rdf:about="#item_3">
        <z:itemType>attachment</z:itemType>
        <rdf:resource rdf:resource="files/3/DeadLock_Free_Routing_Algorithm_Requiring_No_Virtual_Channel_on_3D_NoCs_with_Partial_Vertical_Connections.pdf"/>
        <dc:title>DeadLock_Free_Routing_Algorithm_Requiring_No_Virtual_Channel_on_3D_NoCs_with_Partial_Vertical_Connections.pdf</dc:title>
        <z:linkMode>2</z:linkMode>
        <link:type>application/pdf</link:type>
    </z:Attachment>
    <bib:Article rdf:about="#item_18">
        <z:itemType>journalArticle</z:itemType>
        <dcterms:isPartOf>
           <bib:Journal></bib:Journal>
        </dcterms:isPartOf>
        <link:link rdf:resource="#item_4"/>
        <dc:title>Design and analysis of a mesh-based Adaptive Wireless Network-on Chips Architecture With Irregular Network Routing</dc:title>
        <dcterms:abstract>The metallic interface for between core messages expends wealth influence and lesser throughput which are huge in Network-on Chip (NoC) structures. We proposed a remote Network-on-Chip (NoC) building Wireless Network-on Chip that uses power and imperatives gainful remote handsets to improve higherenergy and throughput by altering channels as indicated by traffic plans. Our proposed computations uses interface use bits of knowledge to redispensreal platforms, and a vitality funds of 29-35%. Wireless channels and a token sharing arrangement to totally use the remote information transmission successfully. Remote/electrical topological with results demonstrates a through-put advancement of 69%, a speedup between 1.7-2.9X on real platform, and an power savings of 25-38%.</dcterms:abstract>
        <z:language>en</z:language>
        <z:libraryCatalog>Zotero</z:libraryCatalog>
        <bib:pages>6</bib:pages>
    </bib:Article>
    <z:Attachment rdf:about="#item_4">
        <z:itemType>attachment</z:itemType>
        <rdf:resource rdf:resource="files/4/Design_adn_analisys_of_a_mesh_based_Adaptive_Wireless_Network_on_Chips_Architecture_with_Irregular_Network_Routing.pdf"/>
        <dc:title>Design_adn_analisys_of_a_mesh_based_Adaptive_Wireless_Network_on_Chips_Architecture_with_Irregular_Network_Routing.pdf</dc:title>
        <z:linkMode>2</z:linkMode>
        <link:type>application/pdf</link:type>
    </z:Attachment>
    <rdf:Description rdf:about="urn:isbn:978-1-4673-0973-8%20978-0-7695-4677-3">
        <z:itemType>conferencePaper</z:itemType>
        <dcterms:isPartOf>
            <bib:Journal>
                <dc:identifier>ISBN 978-1-4673-0973-8 978-0-7695-4677-3</dc:identifier>
                <dc:title>2012 IEEE/ACM Sixth International Symposium on Networks-on-Chip</dc:title>
                <dc:identifier>DOI 10.1109/NOCS.2012.31</dc:identifier>
            </bib:Journal>
        </dcterms:isPartOf>
        <dc:publisher>
            <foaf:Organization>
                <vcard:adr>
                    <vcard:Address>
                       <vcard:locality>Lyngby, Denmark</vcard:locality>
                    </vcard:Address>
                </vcard:adr>
                <foaf:name>IEEE</foaf:name>
            </foaf:Organization>
        </dc:publisher>
        <bib:authors>
            <rdf:Seq>
                <rdf:li>
                    <foaf:Person>
                        <foaf:surname>Sun</foaf:surname>
                        <foaf:givenName>Chen</foaf:givenName>
                    </foaf:Person>
                </rdf:li>
                <rdf:li>
                    <foaf:Person>
                        <foaf:surname>Chen</foaf:surname>
                        <foaf:givenName>Chia-Hsin Owen</foaf:givenName>
                    </foaf:Person>
                </rdf:li>
                <rdf:li>
                    <foaf:Person>
                        <foaf:surname>Kurian</foaf:surname>
                        <foaf:givenName>George</foaf:givenName>
                    </foaf:Person>
                </rdf:li>
                <rdf:li>
                    <foaf:Person>
                        <foaf:surname>Wei</foaf:surname>
                        <foaf:givenName>Lan</foaf:givenName>
                    </foaf:Person>
                </rdf:li>
                <rdf:li>
                    <foaf:Person>
                        <foaf:surname>Miller</foaf:surname>
                        <foaf:givenName>Jason</foaf:givenName>
                    </foaf:Person>
                </rdf:li>
                <rdf:li>
                    <foaf:Person>
                        <foaf:surname>Agarwal</foaf:surname>
                        <foaf:givenName>Anant</foaf:givenName>
                    </foaf:Person>
                </rdf:li>
                <rdf:li>
                    <foaf:Person>
                        <foaf:surname>Peh</foaf:surname>
                        <foaf:givenName>Li-Shiuan</foaf:givenName>
                    </foaf:Person>
                </rdf:li>
                <rdf:li>
                    <foaf:Person>
                        <foaf:surname>Stojanovic</foaf:surname>
                        <foaf:givenName>Vladimir</foaf:givenName>
                    </foaf:Person>
                </rdf:li>
            </rdf:Seq>
        </bib:authors>
        <link:link rdf:resource="#item_5"/>
        <dc:title>DSENT - A Tool Connecting Emerging Photonics with Electronics for Opto-Electronic Networks-on-Chip Modeling</dc:title>
        <dcterms:abstract>With the rise of many-core chips that require substantial bandwidth from the network on chip (NoC), integrated photonic links have been investigated as a promising alternative to traditional electrical interconnects. While numerous optoelectronic NoCs have been proposed, evaluations of photonic architectures have thus-far had to use a number of simpliﬁcations, reﬂecting the need for a modeling tool that accurately captures the tradeoffs for the emerging technology and its impacts on the overall network. In this paper, we present DSENT, a NoC modeling tool for rapid design space exploration of electrical and opto-electrical networks. We explain our modeling framework and perform an energy-driven case study, focusing on electrical technology scaling, photonic parameters, and thermal tuning. Our results show the implications of different technology scenarios and, in particular, the need to reduce laser and thermal tuning power in a photonic network due to their non-datadependent nature.</dcterms:abstract>
        <dc:date>05/2012</dc:date>
        <z:language>en</z:language>
        <z:libraryCatalog>DOI.org (Crossref)</z:libraryCatalog>
        <dc:identifier>
            <dcterms:URI>
               <rdf:value>http://ieeexplore.ieee.org/document/6209280/</rdf:value>
            </dcterms:URI>
        </dc:identifier>
        <dcterms:dateSubmitted>2020-03-17 19:35:54</dcterms:dateSubmitted>
        <bib:pages>201-210</bib:pages>
        <bib:presentedAt>
            <bib:Conference>
                <dc:title>2012 Sixth IEEE/ACM International Symposium on Networks-on-Chip (NoCS)</dc:title>
            </bib:Conference>
        </bib:presentedAt>
    </rdf:Description>
    <z:Attachment rdf:about="#item_5">
        <z:itemType>attachment</z:itemType>
        <rdf:resource rdf:resource="files/5/DSENT_a_tool_connecting_Emerging_Photonics_with_Electronics_for_Opto_Electronic_Networks_on_Chip_Modelling.pdf"/>
        <dc:title>DSENT_a_tool_connecting_Emerging_Photonics_with_Electronics_for_Opto_Electronic_Networks_on_Chip_Modelling.pdf</dc:title>
        <z:linkMode>2</z:linkMode>
        <link:type>application/pdf</link:type>
    </z:Attachment>
    <bib:Article rdf:about="https://ieeexplore.ieee.org/document/7522073/">
        <z:itemType>journalArticle</z:itemType>
        <dcterms:isPartOf rdf:resource="urn:issn:1063-8210,%201557-9999"/>
        <bib:authors>
            <rdf:Seq>
                <rdf:li>
                    <foaf:Person>
                        <foaf:surname>Lu</foaf:surname>
                        <foaf:givenName>Zhonghai</foaf:givenName>
                    </foaf:Person>
                </rdf:li>
                <rdf:li>
                    <foaf:Person>
                        <foaf:surname>Yao</foaf:surname>
                        <foaf:givenName>Yuan</foaf:givenName>
                    </foaf:Person>
                </rdf:li>
            </rdf:Seq>
        </bib:authors>
        <link:link rdf:resource="#item_6"/>
        <dc:title>Dynamic Traffic Regulation in NoC-Based Systems</dc:title>
        <dcterms:abstract>In network-on-chip (NoC)-based systems, performance enhancement has primarily focused on the network itself, with little attention paid on controlling trafﬁc injection at the network boundary. This is unsatisfactory because trafﬁc may be over injected, aggravating congestion, and lowering performance. Recently, trafﬁc regulation is proposed as an orthogonal means for performance improvement. Rather than as soon as possible admission, trafﬁc regulation may hold back packet injection by admitting packets into the network only when the accumulated trafﬁc volume at any time interval does not exceed a threshold. These regulation techniques are, however, often static, likely causing overregulation and underregulation. We propose dynamic trafﬁc regulation to improve the system performance for NoC-based multi/many-processor systemson-chip (MPSoC) and chip multi/many-core processor (CMP) designs. It can be applied to MPSoCs for intellectual property integration in an open-loop fashion by injecting trafﬁc according to its run-time proﬁled characteristics. It can also be applied to CMPs in a closed-loop fashion by admitting trafﬁc fully adaptive to the trafﬁc and network states. Through extensive experiments and results, we show that both the open-loop and closed-loop dynamic regulation techniques can signiﬁcantly improve the network and system performance.</dcterms:abstract>
        <dc:date>2/2017</dc:date>
        <z:language>en</z:language>
        <z:libraryCatalog>DOI.org (Crossref)</z:libraryCatalog>
        <dc:identifier>
            <dcterms:URI>
                <rdf:value>https://ieeexplore.ieee.org/document/7522073/</rdf:value>
            </dcterms:URI>
        </dc:identifier>
        <dcterms:dateSubmitted>2020-03-17 19:35:56</dcterms:dateSubmitted>
        <bib:pages>556-569</bib:pages>
    </bib:Article>
    <bib:Journal rdf:about="urn:issn:1063-8210,%201557-9999">
        <prism:volume>25</prism:volume>
        <dc:title>IEEE Transactions on Very Large Scale Integration (VLSI) Systems</dc:title>
        <dc:identifier>DOI 10.1109/TVLSI.2016.2584781</dc:identifier>
        <prism:number>2</prism:number>
        <dcterms:alternative>IEEE Trans. VLSI Syst.</dcterms:alternative>
        <dc:identifier>ISSN 1063-8210, 1557-9999</dc:identifier>
    </bib:Journal>
    <z:Attachment rdf:about="#item_6">
        <z:itemType>attachment</z:itemType>
        <rdf:resource rdf:resource="files/6/Dynamic_Traffic_Regulation_in_NoC_Based_Systems.pdf"/>
        <dc:title>Dynamic_Traffic_Regulation_in_NoC_Based_Systems.pdf</dc:title>
        <z:linkMode>2</z:linkMode>
        <link:type>application/pdf</link:type>
    </z:Attachment>
    <rdf:Description rdf:about="urn:isbn:978-1-61284-193-9%20978-1-61284-192-2%20978-1-61284-191-5">
        <z:itemType>conferencePaper</z:itemType>
        <dcterms:isPartOf>
            <bib:Journal>
                <dc:identifier>ISBN 978-1-61284-193-9 978-1-61284-192-2 978-1-61284-191-5</dc:identifier>
                <dc:title>2011 9th IEEE International Conference on ASIC</dc:title>
                <dc:identifier>DOI 10.1109/ASICON.2011.6157147</dc:identifier>
            </bib:Journal>
        </dcterms:isPartOf>
        <dc:publisher>
            <foaf:Organization>
                <vcard:adr>
                    <vcard:Address>
                       <vcard:locality>Xiamen, China</vcard:locality>
                    </vcard:Address>
                </vcard:adr>
                <foaf:name>IEEE</foaf:name>
            </foaf:Organization>
        </dc:publisher>
        <bib:authors>
            <rdf:Seq>
                <rdf:li>
                    <foaf:Person>
                       <foaf:surname>Chaochao Feng</foaf:surname>
                    </foaf:Person>
                </rdf:li>
                <rdf:li>
                    <foaf:Person>
                       <foaf:surname>Jinwen Li</foaf:surname>
                    </foaf:Person>
                </rdf:li>
                <rdf:li>
                    <foaf:Person>
                       <foaf:surname>Zhonghai Lu</foaf:surname>
                    </foaf:Person>
                </rdf:li>
                <rdf:li>
                    <foaf:Person>
                        <foaf:surname>Jantsch</foaf:surname>
                        <foaf:givenName>Axel</foaf:givenName>
                    </foaf:Person>
                </rdf:li>
                <rdf:li>
                    <foaf:Person>
                       <foaf:surname>Minxuan Zhang</foaf:surname>
                    </foaf:Person>
                </rdf:li>
            </rdf:Seq>
        </bib:authors>
        <link:link rdf:resource="#item_7"/>
        <dc:title>Evaluation of deflection routing on various NoC topologies</dc:title>
        <dcterms:abstract>In this paper, we propose two novel deflection routing algorithms for de Bruijn and Spidergon NoCs and evaluate the performance of the deflection routing on 5 NoC topologies with different synthetic traffic patterns. We also synthesize the routers in various NoC topologies with TSMC 65nm technology. The evaluation results illustrate that the performance of deflection routing is susceptible to the network topology and traffic pattern. The results can also guide the NoC architect to choose the suitable NoC topology for the specific application.</dcterms:abstract>
        <dc:date>10/2011</dc:date>
        <z:language>en</z:language>
        <z:libraryCatalog>DOI.org (Crossref)</z:libraryCatalog>
        <dc:identifier>
            <dcterms:URI>
               <rdf:value>http://ieeexplore.ieee.org/document/6157147/</rdf:value>
            </dcterms:URI>
        </dc:identifier>
        <dcterms:dateSubmitted>2020-03-17 19:35:58</dcterms:dateSubmitted>
        <bib:pages>163-166</bib:pages>
        <bib:presentedAt>
            <bib:Conference>
                <dc:title>2011 IEEE 9th International Conference on ASIC (ASICON 2011)</dc:title>
            </bib:Conference>
        </bib:presentedAt>
    </rdf:Description>
    <z:Attachment rdf:about="#item_7">
        <z:itemType>attachment</z:itemType>
        <rdf:resource rdf:resource="files/7/Eval_of_Deflection_Routing_on_Various_NoC_Topologies.pdf"/>
        <dc:title>Eval_of_Deflection_Routing_on_Various_NoC_Topologies.pdf</dc:title>
        <z:linkMode>2</z:linkMode>
        <link:type>application/pdf</link:type>
    </z:Attachment>
    <bib:Article rdf:about="http://ieeexplore.ieee.org/document/7884964/">
        <z:itemType>journalArticle</z:itemType>
        <dcterms:isPartOf rdf:resource="urn:issn:0018-9340"/>
        <bib:authors>
            <rdf:Seq>
                <rdf:li>
                    <foaf:Person>
                        <foaf:surname>Xiong</foaf:surname>
                        <foaf:givenName>Qin</foaf:givenName>
                    </foaf:Person>
                </rdf:li>
                <rdf:li>
                    <foaf:Person>
                        <foaf:surname>Wu</foaf:surname>
                        <foaf:givenName>Fei</foaf:givenName>
                    </foaf:Person>
                </rdf:li>
                <rdf:li>
                    <foaf:Person>
                        <foaf:surname>Lu</foaf:surname>
                        <foaf:givenName>Zhonghai</foaf:givenName>
                    </foaf:Person>
                </rdf:li>
                <rdf:li>
                    <foaf:Person>
                        <foaf:surname>Xie</foaf:surname>
                        <foaf:givenName>Changsheng</foaf:givenName>
                    </foaf:Person>
                </rdf:li>
            </rdf:Seq>
        </bib:authors>
        <link:link rdf:resource="#item_8"/>
        <dc:title>Extending Real-Time Analysis for Wormhole NoCs</dc:title>
        <dcterms:abstract>The delay upper-bound analysis problem is of fundamental importance to real-time applications in Network-on-Chips (NoCs). In the paper, we revisit two state-of-the-art analysis models for real-time communication in wormhole NoCs with priority-based preemptive arbitration and show that the models only support speciﬁc router architectures with large buffer sizes. We then propose an extended analysis model to estimate delay upper-bounds for all router architectures and buffer sizes by identifying and analyzing the differences between upstream and downstream indirect interferences according to the relative positions of trafﬁc ﬂows and taking the buffer inﬂuence into consideration. Simulated evaluations show that our model supports one more router architecture and applies to small buffer sizes compared to the previous models.</dcterms:abstract>
        <dc:date>2017-9-1</dc:date>
        <z:language>en</z:language>
        <z:libraryCatalog>DOI.org (Crossref)</z:libraryCatalog>
        <dc:identifier>
            <dcterms:URI>
               <rdf:value>http://ieeexplore.ieee.org/document/7884964/</rdf:value>
            </dcterms:URI>
        </dc:identifier>
        <dcterms:dateSubmitted>2020-03-17 19:36:01</dcterms:dateSubmitted>
        <bib:pages>1532-1546</bib:pages>
    </bib:Article>
    <bib:Journal rdf:about="urn:issn:0018-9340">
        <prism:volume>66</prism:volume>
        <dc:title>IEEE Transactions on Computers</dc:title>
        <dc:identifier>DOI 10.1109/TC.2017.2686391</dc:identifier>
        <prism:number>9</prism:number>
        <dcterms:alternative>IEEE Trans. Comput.</dcterms:alternative>
        <dc:identifier>ISSN 0018-9340</dc:identifier>
    </bib:Journal>
    <z:Attachment rdf:about="#item_8">
        <z:itemType>attachment</z:itemType>
        <rdf:resource rdf:resource="files/8/Extending_Real_time_Analsys_for_Wormhole_NoCs.pdf"/>
        <dc:title>Extending_Real_time_Analsys_for_Wormhole_NoCs.pdf</dc:title>
        <z:linkMode>2</z:linkMode>
        <link:type>application/pdf</link:type>
    </z:Attachment>
    <rdf:Description rdf:about="urn:isbn:978-1-4673-9030-9">
        <z:itemType>conferencePaper</z:itemType>
        <dcterms:isPartOf>
            <bib:Journal>
                <dc:identifier>ISBN 978-1-4673-9030-9</dc:identifier>
                <dc:title>2016 Tenth IEEE/ACM International Symposium on Networks-on-Chip (NOCS)</dc:title>
                <dc:identifier>DOI 10.1109/NOCS.2016.7579328</dc:identifier>
            </bib:Journal>
        </dcterms:isPartOf>
        <dc:publisher>
            <foaf:Organization>
                <vcard:adr>
                    <vcard:Address>
                       <vcard:locality>Nara, Japan</vcard:locality>
                    </vcard:Address>
                </vcard:adr>
                <foaf:name>IEEE</foaf:name>
            </foaf:Organization>
        </dc:publisher>
        <bib:authors>
            <rdf:Seq>
                <rdf:li>
                    <foaf:Person>
                        <foaf:surname>Chen</foaf:surname>
                        <foaf:givenName>Xiaowen</foaf:givenName>
                    </foaf:Person>
                </rdf:li>
                <rdf:li>
                    <foaf:Person>
                        <foaf:surname>Lu</foaf:surname>
                        <foaf:givenName>Zhonghai</foaf:givenName>
                    </foaf:Person>
                </rdf:li>
                <rdf:li>
                    <foaf:Person>
                        <foaf:surname>Lei</foaf:surname>
                        <foaf:givenName>Yuanwu</foaf:givenName>
                    </foaf:Person>
                </rdf:li>
                <rdf:li>
                    <foaf:Person>
                        <foaf:surname>Wang</foaf:surname>
                        <foaf:givenName>Yaohua</foaf:givenName>
                    </foaf:Person>
                </rdf:li>
                <rdf:li>
                    <foaf:Person>
                        <foaf:surname>Chen</foaf:surname>
                        <foaf:givenName>Shenggang</foaf:givenName>
                    </foaf:Person>
                </rdf:li>
            </rdf:Seq>
        </bib:authors>
        <link:link rdf:resource="#item_9"/>
        <dc:title>Multi-bit transient fault control for NoC links using 2D fault coding method</dc:title>
        <dc:date>9/2016</dc:date>
        <z:language>en</z:language>
        <z:libraryCatalog>DOI.org (Crossref)</z:libraryCatalog>
        <dc:identifier>
            <dcterms:URI>
               <rdf:value>http://ieeexplore.ieee.org/document/7579328/</rdf:value>
            </dcterms:URI>
        </dc:identifier>
        <dcterms:dateSubmitted>2020-03-17 19:36:04</dcterms:dateSubmitted>
        <bib:pages>1-8</bib:pages>
        <bib:presentedAt>
            <bib:Conference>
                <dc:title>2016 Tenth IEEE/ACM International Symposium on Networks-on-Chip (NOCS)</dc:title>
            </bib:Conference>
        </bib:presentedAt>
    </rdf:Description>
    <z:Attachment rdf:about="#item_9">
        <z:itemType>attachment</z:itemType>
        <rdf:resource rdf:resource="files/9/Multibit_Transient_Fault_Control_for_NoC_Links_Using_2D_Fault_Coding_Method.pdf"/>
        <dc:title>Multibit_Transient_Fault_Control_for_NoC_Links_Using_2D_Fault_Coding_Method.pdf</dc:title>
        <z:linkMode>2</z:linkMode>
        <link:type>application/pdf</link:type>
    </z:Attachment>
    <bib:Article rdf:about="http://ieeexplore.ieee.org/document/4723644/">
        <z:itemType>journalArticle</z:itemType>
        <dcterms:isPartOf rdf:resource="urn:issn:0278-0070"/>
        <bib:authors>
            <rdf:Seq>
                <rdf:li>
                    <foaf:Person>
                        <foaf:surname>Marculescu</foaf:surname>
                        <foaf:givenName>Radu</foaf:givenName>
                    </foaf:Person>
                </rdf:li>
                <rdf:li>
                    <foaf:Person>
                        <foaf:surname>Ogras</foaf:surname>
                        <foaf:givenName>Umit Y.</foaf:givenName>
                    </foaf:Person>
                </rdf:li>
                <rdf:li>
                    <foaf:Person>
                        <foaf:surname>Peh</foaf:surname>
                        <foaf:givenName>Li-Shiuan</foaf:givenName>
                    </foaf:Person>
                </rdf:li>
                <rdf:li>
                    <foaf:Person>
                        <foaf:surname>Jerger</foaf:surname>
                        <foaf:givenName>Natalie Enright</foaf:givenName>
                    </foaf:Person>
                </rdf:li>
                <rdf:li>
                    <foaf:Person>
                        <foaf:surname>Hoskote</foaf:surname>
                        <foaf:givenName>Yatin</foaf:givenName>
                    </foaf:Person>
                </rdf:li>
            </rdf:Seq>
        </bib:authors>
        <link:link rdf:resource="#item_10"/>
        <dc:subject>Read 50%</dc:subject>
        <dc:title>Outstanding Research Problems in NoC Design: System, Microarchitecture, and Circuit Perspectives</dc:title>
        <dcterms:abstract>To alleviate the complex communication problems that arise as the number of on-chip components increases, network-on-chip (NoC) architectures have been recently proposed to replace global interconnects. In this paper, we ﬁrst provide a general description of NoC architectures and applications. Then, we enumerate several related research problems organized under ﬁve main categories: Application characterization, communication paradigm, communication infrastructure, analysis, and solution evaluation. Motivation, problem description, proposed approaches, and open issues are discussed for each problem from system, microarchitecture, and circuit perspectives. Finally, we address the interactions among these research problems and put the NoC design process into perspective.</dcterms:abstract>
        <dc:date>01/2009</dc:date>
        <z:language>en</z:language>
        <z:shortTitle>Outstanding Research Problems in NoC Design</z:shortTitle>
        <z:libraryCatalog>DOI.org (Crossref)</z:libraryCatalog>
        <dc:identifier>
            <dcterms:URI>
               <rdf:value>http://ieeexplore.ieee.org/document/4723644/</rdf:value>
            </dcterms:URI>
        </dc:identifier>
        <dcterms:dateSubmitted>2020-03-17 19:36:07</dcterms:dateSubmitted>
        <bib:pages>3-21</bib:pages>
    </bib:Article>
    <bib:Journal rdf:about="urn:issn:0278-0070">
        <prism:volume>28</prism:volume>
        <dc:title>IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems</dc:title>
        <dc:identifier>DOI 10.1109/TCAD.2008.2010691</dc:identifier>
        <prism:number>1</prism:number>
        <dcterms:alternative>IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst.</dcterms:alternative>
        <dc:identifier>ISSN 0278-0070</dc:identifier>
    </bib:Journal>
    <z:Attachment rdf:about="#item_10">
        <z:itemType>attachment</z:itemType>
        <rdf:resource rdf:resource="files/10/Oustanding_Research_Problems_in_NoC_Design_System_Microarchitecture_and_Circuit_Perspectives.pdf"/>
        <dc:title>Oustanding_Research_Problems_in_NoC_Design_System_Microarchitecture_and_Circuit_Perspectives.pdf</dc:title>
        <z:linkMode>2</z:linkMode>
        <link:type>application/pdf</link:type>
    </z:Attachment>
    <bib:Article rdf:about="http://ieeexplore.ieee.org/document/1453503/">
        <z:itemType>journalArticle</z:itemType>
        <dcterms:isPartOf>
            <bib:Journal>
                <prism:volume>54</prism:volume>
                <dc:title>IEEE Transactions on Computers</dc:title>
                <dc:identifier>DOI 10.1109/TC.2005.134</dc:identifier>
                <prism:number>8</prism:number>
                <dcterms:alternative>IEEE Trans. Comput.</dcterms:alternative>
                <dc:identifier>ISSN 0018-9340</dc:identifier>
            </bib:Journal>
        </dcterms:isPartOf>
        <bib:authors>
            <rdf:Seq>
                <rdf:li>
                    <foaf:Person>
                        <foaf:surname>Pande</foaf:surname>
                        <foaf:givenName>P.P.</foaf:givenName>
                    </foaf:Person>
                </rdf:li>
                <rdf:li>
                    <foaf:Person>
                        <foaf:surname>Grecu</foaf:surname>
                        <foaf:givenName>C.</foaf:givenName>
                    </foaf:Person>
                </rdf:li>
                <rdf:li>
                    <foaf:Person>
                        <foaf:surname>Jones</foaf:surname>
                        <foaf:givenName>M.</foaf:givenName>
                    </foaf:Person>
                </rdf:li>
                <rdf:li>
                    <foaf:Person>
                        <foaf:surname>Ivanov</foaf:surname>
                        <foaf:givenName>A.</foaf:givenName>
                    </foaf:Person>
                </rdf:li>
                <rdf:li>
                    <foaf:Person>
                        <foaf:surname>Saleh</foaf:surname>
                        <foaf:givenName>R.</foaf:givenName>
                    </foaf:Person>
                </rdf:li>
            </rdf:Seq>
        </bib:authors>
        <link:link rdf:resource="#item_11"/>
        <dc:subject>Read</dc:subject>
        <dc:title>Performance Evaluation and Design Trade-Offs for Network-on-Chip Interconnect Architectures</dc:title>
        <dcterms:abstract>Multiprocessor system-on-chip (MP-SoC) platforms are emerging as an important trend for SoC design. Power and wire design constraints are forcing the adoption of new design methodologies for system-on-chip (SoC), namely, those that incorporate modularity and explicit parallelism. To enable these MP-SoC platforms, researchers have recently pursued scaleable communicationcentric interconnect fabrics, such as networks-on-chip (NoC), which possess many features that are particularly attractive for these. These communication-centric interconnect fabrics are characterized by different trade-offs with regard to latency, throughput, energy dissipation, and silicon area requirements. In this paper, we develop a consistent and meaningful evaluation methodology to compare the performance and characteristics of a variety of NoC architectures. We also explore design trade-offs that characterize the NoC approach and obtain comparative results for a number of common NoC topologies. To the best of our knowledge, this is the first effort in characterizing different NoC architectures with respect to their performance and design trade-offs. To further illustrate our evaluation methodology, we map a typical multiprocessing platform to different NoC interconnect architectures and show how the system performance is affected by these design trade-offs.</dcterms:abstract>
        <dc:date>08/2005</dc:date>
        <z:language>en</z:language>
        <z:libraryCatalog>DOI.org (Crossref)</z:libraryCatalog>
        <dc:identifier>
            <dcterms:URI>
               <rdf:value>http://ieeexplore.ieee.org/document/1453503/</rdf:value>
            </dcterms:URI>
        </dc:identifier>
        <dcterms:dateSubmitted>2020-03-17 19:36:09</dcterms:dateSubmitted>
        <bib:pages>1025-1040</bib:pages>
    </bib:Article>
    <z:Attachment rdf:about="#item_11">
        <z:itemType>attachment</z:itemType>
        <rdf:resource rdf:resource="files/11/Performance Evaluation and Design TradeOffs for Network on Chip interconnect Architectures.pdf"/>
        <dc:title>Performance Evaluation and Design TradeOffs for Network on Chip interconnect Architectures.pdf</dc:title>
        <z:linkMode>2</z:linkMode>
        <link:type>application/pdf</link:type>
    </z:Attachment>
    <rdf:Description rdf:about="urn:isbn:978-1-4799-1356-5%20978-1-4799-1355-8">
        <z:itemType>conferencePaper</z:itemType>
        <dcterms:isPartOf>
            <bib:Journal>
                <dc:identifier>ISBN 978-1-4799-1356-5 978-1-4799-1355-8</dc:identifier>
                <dc:title>2014 2nd International Conference on Devices, Circuits and Systems (ICDCS)</dc:title>
                <dc:identifier>DOI 10.1109/ICDCSyst.2014.6926188</dc:identifier>
            </bib:Journal>
        </dcterms:isPartOf>
        <dc:publisher>
            <foaf:Organization>
                <vcard:adr>
                    <vcard:Address>
                       <vcard:locality>Combiatore, India</vcard:locality>
                    </vcard:Address>
                </vcard:adr>
                <foaf:name>IEEE</foaf:name>
            </foaf:Organization>
        </dc:publisher>
        <bib:authors>
            <rdf:Seq>
                <rdf:li>
                    <foaf:Person>
                        <foaf:surname>Kamal Reddy</foaf:surname>
                        <foaf:givenName>Tetala Neel</foaf:givenName>
                    </foaf:Person>
                </rdf:li>
                <rdf:li>
                    <foaf:Person>
                        <foaf:surname>Swain</foaf:surname>
                        <foaf:givenName>Ayas Kanta</foaf:givenName>
                    </foaf:Person>
                </rdf:li>
                <rdf:li>
                    <foaf:Person>
                        <foaf:surname>Singh</foaf:surname>
                        <foaf:givenName>Jayant Kumar</foaf:givenName>
                    </foaf:Person>
                </rdf:li>
                <rdf:li>
                    <foaf:Person>
                        <foaf:surname>Mahapatra</foaf:surname>
                        <foaf:givenName>Kamala Kanta</foaf:givenName>
                    </foaf:Person>
                </rdf:li>
            </rdf:Seq>
        </bib:authors>
        <link:link rdf:resource="#item_12"/>
        <dc:title>Performance assessment of different Network-on-Chip topologies</dc:title>
        <dc:date>3/2014</dc:date>
        <z:language>en</z:language>
        <z:libraryCatalog>DOI.org (Crossref)</z:libraryCatalog>
        <dc:identifier>
            <dcterms:URI>
               <rdf:value>http://ieeexplore.ieee.org/document/6926188/</rdf:value>
            </dcterms:URI>
        </dc:identifier>
        <dcterms:dateSubmitted>2020-03-17 19:36:11</dcterms:dateSubmitted>
        <bib:pages>1-5</bib:pages>
        <bib:presentedAt>
            <bib:Conference>
                <dc:title>2014 2nd International Conference on Devices, Circuits and Systems (ICDCS)</dc:title>
            </bib:Conference>
        </bib:presentedAt>
    </rdf:Description>
    <z:Attachment rdf:about="#item_12">
        <z:itemType>attachment</z:itemType>
        <rdf:resource rdf:resource="files/12/Performance_Assesment_of_different_Network_on_Chip_topologies.pdf"/>
        <dc:title>Performance_Assesment_of_different_Network_on_Chip_topologies.pdf</dc:title>
        <z:linkMode>2</z:linkMode>
        <link:type>application/pdf</link:type>
    </z:Attachment>
    <rdf:Description rdf:about="urn:isbn:978-1-5386-7392-8">
        <z:itemType>conferencePaper</z:itemType>
        <dcterms:isPartOf>
            <bib:Journal>
                <dc:identifier>ISBN 978-1-5386-7392-8</dc:identifier>
                <dc:title>2018 IEEE 61st International Midwest Symposium on Circuits and Systems (MWSCAS)</dc:title>
                <dc:identifier>DOI 10.1109/MWSCAS.2018.8623831</dc:identifier>
            </bib:Journal>
        </dcterms:isPartOf>
        <dc:publisher>
            <foaf:Organization>
                <vcard:adr>
                    <vcard:Address>
                       <vcard:locality>Windsor, ON, Canada</vcard:locality>
                    </vcard:Address>
                </vcard:adr>
                <foaf:name>IEEE</foaf:name>
            </foaf:Organization>
        </dc:publisher>
        <bib:authors>
            <rdf:Seq>
                <rdf:li>
                    <foaf:Person>
                        <foaf:surname>Daoud</foaf:surname>
                        <foaf:givenName>Luka</foaf:givenName>
                    </foaf:Person>
                </rdf:li>
            </rdf:Seq>
        </bib:authors>
        <link:link rdf:resource="#item_13"/>
        <dc:title>Secure Network-on-Chip Architectures for MPSoC: Overview and Challenges</dc:title>
        <dcterms:abstract>Network-on-Chip (NOC) is the heart of data communication between processing cores in Multiprocessor-based Systems on Chip (MPSoC). Packets transferred via the NoC are exposed to snooping, which makes NoC-based systems vulnerable to security attacks. Additionally, Hardware Trojans (HTs) can be deployed in some of the NoC nodes to apply security threats of extracting sensitive information or degrading the system performance. In this paper, an overview of some security attacks in NoC-based systems and the countermeasure techniques giving prominence on malicious nodes are discussed. Work in progress for secure routing algorithms is also presented.</dcterms:abstract>
        <dc:date>8/2018</dc:date>
        <z:language>en</z:language>
        <z:shortTitle>Secure Network-on-Chip Architectures for MPSoC</z:shortTitle>
        <z:libraryCatalog>DOI.org (Crossref)</z:libraryCatalog>
        <dc:identifier>
            <dcterms:URI>
                <rdf:value>https://ieeexplore.ieee.org/document/8623831/</rdf:value>
            </dcterms:URI>
        </dc:identifier>
        <dcterms:dateSubmitted>2020-03-17 19:36:13</dcterms:dateSubmitted>
        <bib:pages>542-543</bib:pages>
        <bib:presentedAt>
            <bib:Conference>
                <dc:title>2018 IEEE 61st International Midwest Symposium on Circuits and Systems (MWSCAS)</dc:title>
            </bib:Conference>
        </bib:presentedAt>
    </rdf:Description>
    <z:Attachment rdf:about="#item_13">
        <z:itemType>attachment</z:itemType>
        <rdf:resource rdf:resource="files/13/Secure_Network_on_Chip_Architectures_for_MPSoC_Overview_and_Challenges.pdf"/>
        <dc:title>Secure_Network_on_Chip_Architectures_for_MPSoC_Overview_and_Challenges.pdf</dc:title>
        <z:linkMode>2</z:linkMode>
        <link:type>application/pdf</link:type>
    </z:Attachment>
    <rdf:Description rdf:about="urn:isbn:978-1-5090-2552-7">
        <z:itemType>conferencePaper</z:itemType>
        <dcterms:isPartOf>
            <bib:Journal>
                <dc:identifier>ISBN 978-1-5090-2552-7</dc:identifier>
                <dc:title>2016 International Conference on Information Communication and Embedded Systems (ICICES)</dc:title>
                <dc:identifier>DOI 10.1109/ICICES.2016.7518838</dc:identifier>
            </bib:Journal>
        </dcterms:isPartOf>
        <dc:publisher>
            <foaf:Organization>
                <vcard:adr>
                    <vcard:Address>
                       <vcard:locality>Chenai, Tamilnadu, India</vcard:locality>
                    </vcard:Address>
                </vcard:adr>
                <foaf:name>IEEE</foaf:name>
            </foaf:Organization>
        </dc:publisher>
        <bib:authors>
            <rdf:Seq>
                <rdf:li>
                    <foaf:Person>
                        <foaf:surname>Kalita</foaf:surname>
                        <foaf:givenName>Alakesh</foaf:givenName>
                    </foaf:Person>
                </rdf:li>
                <rdf:li>
                    <foaf:Person>
                        <foaf:surname>Ray</foaf:surname>
                        <foaf:givenName>Kaushik</foaf:givenName>
                    </foaf:Person>
                </rdf:li>
                <rdf:li>
                    <foaf:Person>
                        <foaf:surname>Biswas</foaf:surname>
                        <foaf:givenName>Abhijit</foaf:givenName>
                    </foaf:Person>
                </rdf:li>
                <rdf:li>
                    <foaf:Person>
                        <foaf:surname>Hussain</foaf:surname>
                        <foaf:givenName>Md. Anwar</foaf:givenName>
                    </foaf:Person>
                </rdf:li>
            </rdf:Seq>
        </bib:authors>
        <link:link rdf:resource="#item_14"/>
        <dc:title>A topology for network-on-chip</dc:title>
        <dcterms:abstract>Network on chip is an advanced version of System on chip which gives both scalabilities and flexible communication inside the chip. In this paper we proposed a new topology by keeping in mind the factors like minimum chip area, high throughput and minimum latency with path diversity. We compared our proposed topology with some existing topologies like fat tree and Multipath Topology in terms of latency, throughput, hop count, the hardware used and the number of events to be carried out the simulation. The proposed topology provides us with minimum latency, less hardware used, high throughput better than the existing topologies that we compared. We used an adaptive routing algorithm which is a deadlock and live lock free algorithm, provides path diversity along with a proper load balance and maximum channel utilization in our proposed topology. The required simulation is done using with an open source simulator named OMNET++.</dcterms:abstract>
        <dc:date>2/2016</dc:date>
        <z:language>en</z:language>
        <z:libraryCatalog>DOI.org (Crossref)</z:libraryCatalog>
        <dc:identifier>
            <dcterms:URI>
               <rdf:value>http://ieeexplore.ieee.org/document/7518838/</rdf:value>
            </dcterms:URI>
        </dc:identifier>
        <dcterms:dateSubmitted>2020-03-17 19:36:15</dcterms:dateSubmitted>
        <bib:pages>1-7</bib:pages>
        <bib:presentedAt>
            <bib:Conference>
                <dc:title>2016 International Conference on Information Communication and Embedded Systems (ICICES)</dc:title>
            </bib:Conference>
        </bib:presentedAt>
    </rdf:Description>
    <z:Attachment rdf:about="#item_14">
        <z:itemType>attachment</z:itemType>
        <rdf:resource rdf:resource="files/14/Topology_for_Network_on_Chip.pdf"/>
        <dc:title>Topology_for_Network_on_Chip.pdf</dc:title>
        <z:linkMode>2</z:linkMode>
        <link:type>application/pdf</link:type>
    </z:Attachment>
    <z:Attachment rdf:about="#item_44">
        <z:itemType>attachment</z:itemType>
        <rdf:resource rdf:resource="files/44/Performance_Analysis_of_NxN_2D_mesh_topologies_for_NoC.pdf"/>
        <dc:title>Performance_Analysis_of_NxN_2D_mesh_topologies_for_NoC.pdf</dc:title>
        <z:linkMode>2</z:linkMode>
        <link:type>application/pdf</link:type>
    </z:Attachment>
    <z:Attachment rdf:about="#item_46">
        <z:itemType>attachment</z:itemType>
        <rdf:resource rdf:resource="files/46/PerformanceAnalysis_of_NoC_Structure_based_on_StarMesh_Topology.pdf"/>
        <dc:title>PerformanceAnalysis_of_NoC_Structure_based_on_StarMesh_Topology.pdf</dc:title>
        <z:linkMode>2</z:linkMode>
        <link:type>application/pdf</link:type>
    </z:Attachment>
    <rdf:Description rdf:about="urn:isbn:978-1-4577-1415-3%20978-1-4577-1414-6%20978-1-4577-1413-9">
        <z:itemType>conferencePaper</z:itemType>
        <dcterms:isPartOf>
            <bib:Journal>
                <dc:identifier>ISBN 978-1-4577-1415-3 978-1-4577-1414-6 978-1-4577-1413-9</dc:identifier>
                <dc:title>2012 2nd International Conference on Consumer Electronics, Communications and Networks (CECNet)</dc:title>
                <dc:identifier>DOI 10.1109/CECNet.2012.6201518</dc:identifier>
            </bib:Journal>
        </dcterms:isPartOf>
        <dc:publisher>
            <foaf:Organization>
                <vcard:adr>
                    <vcard:Address>
                       <vcard:locality>Yichang, China</vcard:locality>
                    </vcard:Address>
                </vcard:adr>
                <foaf:name>IEEE</foaf:name>
            </foaf:Organization>
        </dc:publisher>
        <bib:authors>
            <rdf:Seq>
                <rdf:li>
                    <foaf:Person>
                        <foaf:surname>Li</foaf:surname>
                        <foaf:givenName>Fei</foaf:givenName>
                    </foaf:Person>
                </rdf:li>
                <rdf:li>
                    <foaf:Person>
                        <foaf:surname>Gu</foaf:surname>
                        <foaf:givenName>Huaxi</foaf:givenName>
                    </foaf:Person>
                </rdf:li>
                <rdf:li>
                    <foaf:Person>
                        <foaf:surname>Du</foaf:surname>
                        <foaf:givenName>Keming</foaf:givenName>
                    </foaf:Person>
                </rdf:li>
                <rdf:li>
                    <foaf:Person>
                        <foaf:surname>Deng</foaf:surname>
                        <foaf:givenName>Zhi</foaf:givenName>
                    </foaf:Person>
                </rdf:li>
                <rdf:li>
                    <foaf:Person>
                        <foaf:surname>Huang</foaf:surname>
                        <foaf:givenName>Zhongfan</foaf:givenName>
                    </foaf:Person>
                </rdf:li>
            </rdf:Seq>
        </bib:authors>
        <link:link rdf:resource="#item_29"/>
        <dc:title>A case study of application specific NoC design</dc:title>
        <dcterms:abstract>Network-on-chip (NoC) is emerging as an effective architecture which address the shortcomings of traditional busbased System-on-chip (SoC). NoC has been under investigation for several years and many different architecture and various protocols have been proposed. However, compared to the general -purpose NoC, the methodology to design application specific NoC provides greater practical insight. In this paper, we present the design process of application specific NoC. According to this design flow, we design a 4h4 2D mesh platform and give the result of the specific NoC mapped with a OFDM receiver application.</dcterms:abstract>
        <dc:date>04/2012</dc:date>
        <z:language>en</z:language>
        <z:libraryCatalog>DOI.org (Crossref)</z:libraryCatalog>
        <dc:identifier>
            <dcterms:URI>
               <rdf:value>http://ieeexplore.ieee.org/document/6201518/</rdf:value>
            </dcterms:URI>
        </dc:identifier>
        <dcterms:dateSubmitted>2020-03-17 19:41:34</dcterms:dateSubmitted>
        <bib:pages>759-762</bib:pages>
        <bib:presentedAt>
            <bib:Conference>
                <dc:title>2012 2nd International Conference on Consumer Electronics, Communications and Networks (CECNet)</dc:title>
            </bib:Conference>
        </bib:presentedAt>
    </rdf:Description>
    <z:Attachment rdf:about="#item_29">
        <z:itemType>attachment</z:itemType>
        <rdf:resource rdf:resource="files/29/A_case_study_of_application_specific_NoC_design.pdf"/>
        <dc:title>A_case_study_of_application_specific_NoC_design.pdf</dc:title>
        <z:linkMode>2</z:linkMode>
        <link:type>application/pdf</link:type>
    </z:Attachment>
    <rdf:Description rdf:about="urn:isbn:978-1-4244-4573-8">
        <z:itemType>conferencePaper</z:itemType>
        <dcterms:isPartOf>
            <bib:Journal>
                <dc:identifier>ISBN 978-1-4244-4573-8</dc:identifier>
                <dc:title>2009 Joint IEEE North-East Workshop on Circuits and Systems and TAISA Conference</dc:title>
                <dc:identifier>DOI 10.1109/NEWCAS.2009.5290419</dc:identifier>
            </bib:Journal>
        </dcterms:isPartOf>
        <dc:publisher>
            <foaf:Organization>
                <vcard:adr>
                    <vcard:Address>
                       <vcard:locality>Toulouse, France</vcard:locality>
                    </vcard:Address>
                </vcard:adr>
                <foaf:name>IEEE</foaf:name>
            </foaf:Organization>
        </dc:publisher>
        <bib:authors>
            <rdf:Seq>
                <rdf:li>
                    <foaf:Person>
                        <foaf:surname>Foroutan</foaf:surname>
                        <foaf:givenName>Sahar</foaf:givenName>
                    </foaf:Person>
                </rdf:li>
                <rdf:li>
                    <foaf:Person>
                        <foaf:surname>Thonnart</foaf:surname>
                        <foaf:givenName>Yvain</foaf:givenName>
                    </foaf:Person>
                </rdf:li>
                <rdf:li>
                    <foaf:Person>
                        <foaf:surname>Hersemeule</foaf:surname>
                        <foaf:givenName>Richard</foaf:givenName>
                    </foaf:Person>
                </rdf:li>
                <rdf:li>
                    <foaf:Person>
                        <foaf:surname>Jerraya</foaf:surname>
                        <foaf:givenName>Ahmed</foaf:givenName>
                    </foaf:Person>
                </rdf:li>
            </rdf:Seq>
        </bib:authors>
        <dcterms:isReferencedBy rdf:resource="#item_66"/>
        <link:link rdf:resource="#item_30"/>
        <dc:subject>Read, SKimmed</dc:subject>
        <dc:title>Analytical computation of packet latency in a 2D-mesh NoC</dc:title>
        <dcterms:abstract>In order to avoid time-consuming iterations in the design flow of system-on-chip communication, it is required to make early decisions based on the performance estimations of the system. To fulfill such requirements, analytical techniques are fast and reliable alternatives for long and non-exhaustive traditional simulation-based methods. This paper presents a case-study of using an analytical method, based on Markov chain stochastic processes, for latency evaluation of a Network-on-Chip arranged in a two dimensional Mesh topology, with an x-first routing algorithm and an uniform traffic pattern. Results obtained by the analytical method are compared with the results of a SystemC simulation platform.</dcterms:abstract>
        <dc:date>06/2009</dc:date>
        <z:language>en</z:language>
        <z:libraryCatalog>DOI.org (Crossref)</z:libraryCatalog>
        <dc:identifier>
            <dcterms:URI>
               <rdf:value>http://ieeexplore.ieee.org/document/5290419/</rdf:value>
            </dcterms:URI>
        </dc:identifier>
        <dcterms:dateSubmitted>2020-03-17 19:41:37</dcterms:dateSubmitted>
        <bib:pages>1-4</bib:pages>
        <bib:presentedAt>
            <bib:Conference>
                <dc:title>2009 Joint IEEE North-East Workshop on Circuits and Systems and TAISA Conference (NEWCAS-TAISA)</dc:title>
            </bib:Conference>
        </bib:presentedAt>
    </rdf:Description>
    <bib:Memo rdf:about="#item_66">
        <rdf:value>&lt;p&gt;Seems like it has potential but is mostly about a way to analitycaly computate the mean packet latency based on Markov Chain Models.&lt;br /&gt;&lt;br /&gt;&lt;br /&gt;Look up when it would be nice to computate the latency in the python NoC simulator.&lt;/p&gt;</rdf:value>
    </bib:Memo>
    <z:Attachment rdf:about="#item_30">
        <z:itemType>attachment</z:itemType>
        <rdf:resource rdf:resource="files/30/Analitycal_compuatation_of_packet_latency_in_2D_mesh_NOC.pdf"/>
        <dc:title>Analitycal_compuatation_of_packet_latency_in_2D_mesh_NOC.pdf</dc:title>
        <z:linkMode>2</z:linkMode>
        <link:type>application/pdf</link:type>
    </z:Attachment>
    <rdf:Description rdf:about="urn:isbn:978-1-5090-6778-7">
        <z:itemType>conferencePaper</z:itemType>
        <dcterms:isPartOf>
            <bib:Journal>
                <dc:identifier>ISBN 978-1-5090-6778-7</dc:identifier>
                <dc:title>2017 International Conference on Engineering &amp; MIS (ICEMIS)</dc:title>
                <dc:identifier>DOI 10.1109/ICEMIS.2017.8273057</dc:identifier>
            </bib:Journal>
        </dcterms:isPartOf>
        <dc:publisher>
            <foaf:Organization>
                <vcard:adr>
                    <vcard:Address>
                       <vcard:locality>Monastir</vcard:locality>
                    </vcard:Address>
                </vcard:adr>
                <foaf:name>IEEE</foaf:name>
            </foaf:Organization>
        </dc:publisher>
        <bib:authors>
            <rdf:Seq>
                <rdf:li>
                    <foaf:Person>
                        <foaf:surname>Chemli</foaf:surname>
                        <foaf:givenName>Bouraoui</foaf:givenName>
                    </foaf:Person>
                </rdf:li>
                <rdf:li>
                    <foaf:Person>
                        <foaf:surname>Zitouni</foaf:surname>
                        <foaf:givenName>Abdelkrim</foaf:givenName>
                    </foaf:Person>
                </rdf:li>
            </rdf:Seq>
        </bib:authors>
        <link:link rdf:resource="#item_31"/>
        <dc:title>Architecture and performances comparison of Network on chip router for hierarchical mesh topology</dc:title>
        <dcterms:abstract>Recently, Network on chip (NoC) has emerged as a good solution for future complex System on Chip (SoC). As opposed to bus technology, NoC allows the communication of hundreds or thousands of cores (processors, memories…) on a single chip. This work aims at providing comparison and performance analysis of three regular NoC topologies. We present the different pipeline stages of the proposed router which is the backbone of the NoC. The proposal supports the hierarchical mesh topology and uses a minimal routing algorithm to avoid deadlocks and a priority based arbiter to satisfy the quality (QoS) of service expected by the NoC. Results are presented and compared with other works in terms of maximal clock frequency, area, power consumption and peak performance.</dcterms:abstract>
        <dc:date>5/2017</dc:date>
        <z:language>en</z:language>
        <z:libraryCatalog>DOI.org (Crossref)</z:libraryCatalog>
        <dc:identifier>
            <dcterms:URI>
               <rdf:value>http://ieeexplore.ieee.org/document/8273057/</rdf:value>
            </dcterms:URI>
        </dc:identifier>
        <dcterms:dateSubmitted>2020-03-17 19:41:39</dcterms:dateSubmitted>
        <bib:pages>1-4</bib:pages>
        <bib:presentedAt>
            <bib:Conference>
                <dc:title>2017 International Conference on Engineering &amp; MIS (ICEMIS)</dc:title>
            </bib:Conference>
        </bib:presentedAt>
    </rdf:Description>
    <z:Attachment rdf:about="#item_31">
        <z:itemType>attachment</z:itemType>
        <rdf:resource rdf:resource="files/31/Architecture_and_Performances_comparison_of_NOC_router_for_hierarchical_Mesh_Topology.pdf"/>
        <dc:title>Architecture_and_Performances_comparison_of_NOC_router_for_hierarchical_Mesh_Topology.pdf</dc:title>
        <z:linkMode>2</z:linkMode>
        <link:type>application/pdf</link:type>
    </z:Attachment>
    <rdf:Description rdf:about="urn:isbn:978-1-4244-7454-7">
        <z:itemType>conferencePaper</z:itemType>
        <dcterms:isPartOf>
            <bib:Journal>
                <dc:identifier>ISBN 978-1-4244-7454-7</dc:identifier>
                <dc:title>2010 IEEE Asia Pacific Conference on Circuits and Systems</dc:title>
                <dc:identifier>DOI 10.1109/APCCAS.2010.5774825</dc:identifier>
            </bib:Journal>
        </dcterms:isPartOf>
        <dc:publisher>
            <foaf:Organization>
                <vcard:adr>
                    <vcard:Address>
                       <vcard:locality>Kuala Lumpur, Malaysia</vcard:locality>
                    </vcard:Address>
                </vcard:adr>
                <foaf:name>IEEE</foaf:name>
            </foaf:Organization>
        </dc:publisher>
        <bib:authors>
            <rdf:Seq>
                <rdf:li>
                    <foaf:Person>
                        <foaf:surname>Lee</foaf:surname>
                        <foaf:givenName>SeungJu</foaf:givenName>
                    </foaf:Person>
                </rdf:li>
                <rdf:li>
                    <foaf:Person>
                        <foaf:surname>Yanagisawa</foaf:surname>
                        <foaf:givenName>Masao</foaf:givenName>
                    </foaf:Person>
                </rdf:li>
                <rdf:li>
                    <foaf:Person>
                        <foaf:surname>Ohtsuki</foaf:surname>
                        <foaf:givenName>Tatsuo</foaf:givenName>
                    </foaf:Person>
                </rdf:li>
                <rdf:li>
                    <foaf:Person>
                        <foaf:surname>Togawa</foaf:surname>
                        <foaf:givenName>Nozomu</foaf:givenName>
                    </foaf:Person>
                </rdf:li>
            </rdf:Seq>
        </bib:authors>
        <dcterms:isReferencedBy rdf:resource="#item_68"/>
        <link:link rdf:resource="#item_32"/>
        <dc:subject>meshTopology</dc:subject>
        <dc:subject>Read</dc:subject>
        <dc:title>BusMesh NoC: A novel NoC architecture comprised of bus-based connection and global mesh routers</dc:title>
        <dcterms:abstract>Network-on-chip (NoC) architectures are emerged as a promising solution to the lack of scalability in multi-processor systems-on-chips (MPSoCs). In this paper, A busmesh network­ on-chip (BMNoC) architecture is proposed, together with simulation results. It is comprised of bus-based connection and global mesh routers to enhance the performance of on-chip communication. Furthermore, MPEG-4, H.264 and a hybrid application mixed MPEG-4 and H.264 on our architecture illustrates the better performance than earlier studies and feasibility of BMNoC.</dcterms:abstract>
        <dc:date>12/2010</dc:date>
        <z:language>en</z:language>
        <z:shortTitle>BusMesh NoC</z:shortTitle>
        <z:libraryCatalog>DOI.org (Crossref)</z:libraryCatalog>
        <dc:identifier>
            <dcterms:URI>
               <rdf:value>http://ieeexplore.ieee.org/document/5774825/</rdf:value>
            </dcterms:URI>
        </dc:identifier>
        <dcterms:dateSubmitted>2020-03-17 19:41:41</dcterms:dateSubmitted>
        <bib:pages>712-715</bib:pages>
        <bib:presentedAt>
            <bib:Conference>
                <dc:title>APCCAS 2010-2010 IEEE Asia Pacific Conference on Circuits and Systems</dc:title>
            </bib:Conference>
        </bib:presentedAt>
    </rdf:Description>
    <bib:Memo rdf:about="#item_68">
        <rdf:value>&lt;p&gt;Takes the aproach to the Mesh Topology that would be expected and nowadays i don't think could be relevant for most NoC aplications.&lt;/p&gt;
&lt;p&gt;Each IP could have it's own node/router/IIP but then we have a huge area overhead because even the smallest module has it.&lt;/p&gt;
&lt;p&gt;To lower the area they gave an idea: Why give up on SoC's + Buses entirely ? Let's still use buses for clusters of IPs that tightly work together.&lt;/p&gt;
&lt;p&gt;Basically it could have been called: SocMesh NoC. &lt;br /&gt;I don't know how big the clusters are in their version. What if there is a contraint on the volume.&lt;/p&gt;</rdf:value>
    </bib:Memo>
    <z:Attachment rdf:about="#item_32">
        <z:itemType>attachment</z:itemType>
        <rdf:resource rdf:resource="files/32/BusMeshNoc.pdf"/>
        <dc:title>BusMeshNoc.pdf</dc:title>
        <z:linkMode>2</z:linkMode>
        <link:type>application/pdf</link:type>
    </z:Attachment>
    <rdf:Description rdf:about="http://ieeexplore.ieee.org/document/6157324/">
        <z:itemType>conferencePaper</z:itemType>
        <dcterms:isPartOf>
            <bib:Journal>
                <dc:identifier>ISBN 978-1-61284-193-9 978-1-61284-192-2 978-1-61284-191-5</dc:identifier>
                <dc:title>2011 9th IEEE International Conference on ASIC</dc:title>
                <dc:identifier>DOI 10.1109/ASICON.2011.6157324</dc:identifier>
            </bib:Journal>
        </dcterms:isPartOf>
        <dc:publisher>
            <foaf:Organization>
                <vcard:adr>
                    <vcard:Address>
                       <vcard:locality>Xiamen, China</vcard:locality>
                    </vcard:Address>
                </vcard:adr>
                <foaf:name>IEEE</foaf:name>
            </foaf:Organization>
        </dc:publisher>
        <bib:authors>
            <rdf:Seq>
                <rdf:li>
                   <foaf:Person><foaf:surname>Pan Hao</foaf:surname></foaf:Person>
                </rdf:li>
                <rdf:li>
                   <foaf:Person><foaf:surname>Hong Qi</foaf:surname></foaf:Person>
                </rdf:li>
                <rdf:li>
                    <foaf:Person>
                       <foaf:surname>Du Jiaqin</foaf:surname>
                    </foaf:Person>
                </rdf:li>
                <rdf:li>
                   <foaf:Person><foaf:surname>Pan Pan</foaf:surname></foaf:Person>
                </rdf:li>
            </rdf:Seq>
        </bib:authors>
        <link:link rdf:resource="#item_33"/>
        <dc:title>Comparison of 2D MESH routing algorithm in NOC</dc:title>
        <dcterms:abstract>The purpose of NOC is to solve the choke point in communication and the clock problem from architecture. Each route in NOC includes some routers, and it takes a few clock periods by passing a router. When the network is in congestion , the package transmission will produce much more time delay. So adopting a appropriate routing algorithm to get the balance between the time delay and throughput rate becomes the key problem. In this paper, we have done some research on XY and OE algorithms based on the 4x4 mesh topology by using NIRGAM emulator. The result shows that the ratio of throughput rate and package time delay is 2.5358 in OE routing algorithm, which is larger than 2. 1126 in XY routing algorithm, and it proves that the OE routing algorithm is better to Mesh topology than OE routing algorithm.</dcterms:abstract>
        <dc:date>10/2011</dc:date>
        <z:language>en</z:language>
        <z:libraryCatalog>DOI.org (Crossref)</z:libraryCatalog>
        <dc:identifier>
            <dcterms:URI>
               <rdf:value>http://ieeexplore.ieee.org/document/6157324/</rdf:value>
            </dcterms:URI>
        </dc:identifier>
        <dcterms:dateSubmitted>2020-03-17 19:41:43</dcterms:dateSubmitted>
        <bib:pages>791-795</bib:pages>
        <bib:presentedAt>
            <bib:Conference>
                <dc:title>2011 IEEE 9th International Conference on ASIC (ASICON 2011)</dc:title>
            </bib:Conference>
        </bib:presentedAt>
    </rdf:Description>
    <z:Attachment rdf:about="#item_33">
        <z:itemType>attachment</z:itemType>
        <rdf:resource rdf:resource="files/33/Comparison_of_2D_Mesh_Routing_Algorithm_in_NOC.pdf"/>
        <dc:title>Comparison_of_2D_Mesh_Routing_Algorithm_in_NOC.pdf</dc:title>
        <z:linkMode>2</z:linkMode>
        <link:type>application/pdf</link:type>
    </z:Attachment>
    <rdf:Description rdf:about="#item_53">
        <z:itemType>conferencePaper</z:itemType>
        <dcterms:isPartOf>
            <bib:Journal>
                <dc:identifier>ISBN 978-1-61284-193-9 978-1-61284-192-2 978-1-61284-191-5</dc:identifier>
                <dc:title>2011 9th IEEE International Conference on ASIC</dc:title>
                <dc:identifier>DOI 10.1109/ASICON.2011.6157324</dc:identifier>
            </bib:Journal>
        </dcterms:isPartOf>
        <dc:publisher>
            <foaf:Organization>
                <vcard:adr>
                    <vcard:Address>
                       <vcard:locality>Xiamen, China</vcard:locality>
                    </vcard:Address>
                </vcard:adr>
                <foaf:name>IEEE</foaf:name>
            </foaf:Organization>
        </dc:publisher>
        <bib:authors>
            <rdf:Seq>
                <rdf:li>
                   <foaf:Person><foaf:surname>Pan Hao</foaf:surname></foaf:Person>
                </rdf:li>
                <rdf:li>
                   <foaf:Person><foaf:surname>Hong Qi</foaf:surname></foaf:Person>
                </rdf:li>
                <rdf:li>
                    <foaf:Person>
                       <foaf:surname>Du Jiaqin</foaf:surname>
                    </foaf:Person>
                </rdf:li>
                <rdf:li>
                   <foaf:Person><foaf:surname>Pan Pan</foaf:surname></foaf:Person>
                </rdf:li>
            </rdf:Seq>
        </bib:authors>
        <link:link rdf:resource="#item_34"/>
        <dc:subject>meshTopology</dc:subject>
        <dc:title>Comparison of 2D MESH routing algorithm in NOC</dc:title>
        <dcterms:abstract>The purpose of NOC is to solve the choke point in communication and the clock problem from architecture. Each route in NOC includes some routers, and it takes a few clock periods by passing a router. When the network is in congestion , the package transmission will produce much more time delay. So adopting a appropriate routing algorithm to get the balance between the time delay and throughput rate becomes the key problem. In this paper, we have done some research on XY and OE algorithms based on the 4x4 mesh topology by using NIRGAM emulator. The result shows that the ratio of throughput rate and package time delay is 2.5358 in OE routing algorithm, which is larger than 2. 1126 in XY routing algorithm, and it proves that the OE routing algorithm is better to Mesh topology than OE routing algorithm.</dcterms:abstract>
        <dc:date>10/2011</dc:date>
        <z:language>en</z:language>
        <z:libraryCatalog>DOI.org (Crossref)</z:libraryCatalog>
        <dc:identifier>
            <dcterms:URI>
               <rdf:value>http://ieeexplore.ieee.org/document/6157324/</rdf:value>
            </dcterms:URI>
        </dc:identifier>
        <dcterms:dateSubmitted>2020-03-17 19:41:45</dcterms:dateSubmitted>
        <bib:pages>791-795</bib:pages>
        <bib:presentedAt>
            <bib:Conference>
                <dc:title>2011 IEEE 9th International Conference on ASIC (ASICON 2011)</dc:title>
            </bib:Conference>
        </bib:presentedAt>
    </rdf:Description>
    <z:Attachment rdf:about="#item_34">
        <z:itemType>attachment</z:itemType>
        <rdf:resource rdf:resource="files/34/Comparison_of_MeshAlg_for_routing_in_NoC.pdf"/>
        <dc:title>Comparison_of_MeshAlg_for_routing_in_NoC.pdf</dc:title>
        <z:linkMode>2</z:linkMode>
        <link:type>application/pdf</link:type>
    </z:Attachment>
    <bib:Article rdf:about="http://ieeexplore.ieee.org/document/7457620/">
        <z:itemType>journalArticle</z:itemType>
        <dcterms:isPartOf rdf:resource="urn:issn:1943-0663,%201943-0671"/>
        <bib:authors>
            <rdf:Seq>
                <rdf:li>
                    <foaf:Person>
                        <foaf:surname>Oxman</foaf:surname>
                        <foaf:givenName>Gadi</foaf:givenName>
                    </foaf:Person>
                </rdf:li>
                <rdf:li>
                    <foaf:Person>
                        <foaf:surname>Weiss</foaf:surname>
                        <foaf:givenName>Shlomo</foaf:givenName>
                    </foaf:Person>
                </rdf:li>
            </rdf:Seq>
        </bib:authors>
        <link:link rdf:resource="#item_35"/>
        <dc:title>Deflection Routing in Hierarchical Mesh NoCs</dc:title>
        <dcterms:abstract>Deﬂection routing has beneﬁts that may make it attractive especially when inexpensive network-on-chip (NoC) implementations are considered. In this letter, we present a proposal of deﬂection routing in hierarchical mesh NoCs. An evaluation of performance and power, obtained with a cycle accurate simulator and using both synthetic and application benchmarks, is reported. We introduce interleaving and shifting, two techniques that reduce the number of routers with a high radix crossbar without reducing network performance.</dcterms:abstract>
        <dc:date>6/2016</dc:date>
        <z:language>en</z:language>
        <z:libraryCatalog>DOI.org (Crossref)</z:libraryCatalog>
        <dc:identifier>
            <dcterms:URI>
               <rdf:value>http://ieeexplore.ieee.org/document/7457620/</rdf:value>
            </dcterms:URI>
        </dc:identifier>
        <dcterms:dateSubmitted>2020-03-17 19:41:47</dcterms:dateSubmitted>
        <bib:pages>45-48</bib:pages>
    </bib:Article>
    <bib:Journal rdf:about="urn:issn:1943-0663,%201943-0671">
        <prism:volume>8</prism:volume>
        <dc:title>IEEE Embedded Systems Letters</dc:title>
        <dc:identifier>DOI 10.1109/LES.2016.2557353</dc:identifier>
        <prism:number>2</prism:number>
        <dcterms:alternative>IEEE Embedded Syst. Lett.</dcterms:alternative>
        <dc:identifier>ISSN 1943-0663, 1943-0671</dc:identifier>
    </bib:Journal>
    <z:Attachment rdf:about="#item_35">
        <z:itemType>attachment</z:itemType>
        <rdf:resource rdf:resource="files/35/DeflectionRouting_in_Hierarchical_Mesh_NOC.pdf"/>
        <dc:title>DeflectionRouting_in_Hierarchical_Mesh_NOC.pdf</dc:title>
        <z:linkMode>2</z:linkMode>
        <link:type>application/pdf</link:type>
    </z:Attachment>
    <rdf:Description rdf:about="urn:isbn:978-1-4799-5347-9">
        <z:itemType>conferencePaper</z:itemType>
        <dcterms:isPartOf>
            <bib:Journal>
                <dc:identifier>ISBN 978-1-4799-5347-9</dc:identifier>
                <dc:title>2014 Eighth IEEE/ACM International Symposium on Networks-on-Chip (NoCS)</dc:title>
                <dc:identifier>DOI 10.1109/NOCS.2014.7008786</dc:identifier>
            </bib:Journal>
        </dcterms:isPartOf>
        <dc:publisher>
            <foaf:Organization>
                <vcard:adr>
                    <vcard:Address>
                       <vcard:locality>Ferrara, Italy</vcard:locality>
                    </vcard:Address>
                </vcard:adr>
                <foaf:name>IEEE</foaf:name>
            </foaf:Organization>
        </dc:publisher>
        <bib:authors>
            <rdf:Seq>
                <rdf:li>
                    <foaf:Person>
                        <foaf:surname>Psathakis</foaf:surname>
                        <foaf:givenName>Antonis</foaf:givenName>
                    </foaf:Person>
                </rdf:li>
                <rdf:li>
                    <foaf:Person>
                        <foaf:surname>Papaefstathiou</foaf:surname>
                        <foaf:givenName>Vassilis</foaf:givenName>
                    </foaf:Person>
                </rdf:li>
                <rdf:li>
                    <foaf:Person>
                        <foaf:surname>Katevenis</foaf:surname>
                        <foaf:givenName>Manolis</foaf:givenName>
                    </foaf:Person>
                </rdf:li>
                <rdf:li>
                    <foaf:Person>
                        <foaf:surname>Pnevmatikatos</foaf:surname>
                        <foaf:givenName>Dionisios</foaf:givenName>
                    </foaf:Person>
                </rdf:li>
            </rdf:Seq>
        </bib:authors>
        <link:link rdf:resource="#item_36"/>
        <dc:title>Design trade-offs in energy efficient NoC architectures</dc:title>
        <dcterms:abstract>This paper studies design trade-offs in energy efﬁcient Networks-on-Chip by evaluating every network architecture that derives when we apply all possible variations of design-conﬁguration parameters on a baseline 2D mesh. Network separation (P), concentration (C), express channels (X), ﬂit widths (W), and virtual channels (V). Our comperative analysis selects the network architecture conﬁguration that gives the best energy delay product (EDP) while allowing a maximum area margin of 15% over the most energy efﬁcient conﬁguration of the baseline.</dcterms:abstract>
        <dc:date>9/2014</dc:date>
        <z:language>en</z:language>
        <z:libraryCatalog>DOI.org (Crossref)</z:libraryCatalog>
        <dc:identifier>
            <dcterms:URI>
               <rdf:value>http://ieeexplore.ieee.org/document/7008786/</rdf:value>
            </dcterms:URI>
        </dc:identifier>
        <dcterms:dateSubmitted>2020-03-17 19:41:49</dcterms:dateSubmitted>
        <bib:pages>186-187</bib:pages>
        <bib:presentedAt>
            <bib:Conference>
                <dc:title>2014 Eighth IEEE/ACM International Symposium on Networks-on-Chip (NoCS)</dc:title>
            </bib:Conference>
        </bib:presentedAt>
    </rdf:Description>
    <z:Attachment rdf:about="#item_36">
        <z:itemType>attachment</z:itemType>
        <rdf:resource rdf:resource="files/36/Design_Tradeoffs_in_Energy_Efficient_NOC_Architectures.pdf"/>
        <dc:title>Design_Tradeoffs_in_Energy_Efficient_NOC_Architectures.pdf</dc:title>
        <z:linkMode>2</z:linkMode>
        <link:type>application/pdf</link:type>
    </z:Attachment>
    <rdf:Description rdf:about="urn:isbn:978-1-4799-1111-0">
        <z:itemType>conferencePaper</z:itemType>
        <dcterms:isPartOf>
            <bib:Journal>
                <dc:identifier>ISBN 978-1-4799-1111-0</dc:identifier>
                <dc:title>2013 International Conference on Anti-Counterfeiting, Security and Identification (ASID)</dc:title>
                <dc:identifier>DOI 10.1109/ICASID.2013.6825285</dc:identifier>
            </bib:Journal>
        </dcterms:isPartOf>
        <dc:publisher>
            <foaf:Organization>
                <vcard:adr>
                    <vcard:Address>
                       <vcard:locality>Shanghai, China</vcard:locality>
                    </vcard:Address>
                </vcard:adr>
                <foaf:name>IEEE</foaf:name>
            </foaf:Organization>
        </dc:publisher>
        <bib:authors>
            <rdf:Seq>
                <rdf:li>
                    <foaf:Person>
                        <foaf:surname>Du</foaf:surname>
                        <foaf:givenName>Gaoming</foaf:givenName>
                    </foaf:Person>
                </rdf:li>
                <rdf:li>
                    <foaf:Person>
                        <foaf:surname>Liang</foaf:surname>
                        <foaf:givenName>Dayi</foaf:givenName>
                    </foaf:Person>
                </rdf:li>
                <rdf:li>
                    <foaf:Person>
                        <foaf:surname>Song</foaf:surname>
                        <foaf:givenName>Yukun</foaf:givenName>
                    </foaf:Person>
                </rdf:li>
                <rdf:li>
                    <foaf:Person>
                        <foaf:surname>Zhang</foaf:surname>
                        <foaf:givenName>Duoli</foaf:givenName>
                    </foaf:Person>
                </rdf:li>
            </rdf:Seq>
        </bib:authors>
        <link:link rdf:resource="#item_37"/>
        <dc:title>A dynamic and mixed routing algorithm for 2D mesh NoC</dc:title>
        <dcterms:abstract>To solve the congestion of NoC caused by overload such as injection rate increase, this paper proposes a novel routing algorithm, that is Dynamic and Mixed Routing(MIXROUT) which is based on XY Routing(XY) and Multiple and LoadBalance Path Routing(MULTI).Although MULTI is an adaptive routing that can relieve traffic congestion state, it has a higher operating power and temperature than other routing mechanism. So a dynamic routing strategy is proposed on the status of the network. It works as follows: MULTI is selected as the routing algorithm when NoC is in heavy load state, otherwise XY is chosen for a lower operating power and temperature. Experimental results show that under the condition of 4*4 topology sizes, MIXROUT is better than XY and MULTI used singly in term of thermal gradient, with a value 1.882°C, 4.116°C and 4.542°C respectively.</dcterms:abstract>
        <dc:date>10/2013</dc:date>
        <z:language>en</z:language>
        <z:libraryCatalog>DOI.org (Crossref)</z:libraryCatalog>
        <dc:identifier>
            <dcterms:URI>
               <rdf:value>http://ieeexplore.ieee.org/document/6825285/</rdf:value>
            </dcterms:URI>
        </dc:identifier>
        <dcterms:dateSubmitted>2020-03-17 19:41:51</dcterms:dateSubmitted>
        <bib:pages>1-4</bib:pages>
        <bib:presentedAt>
            <bib:Conference>
                <dc:title>2013 International Conference on Anti-Counterfeiting, Security and Identification (ASID)</dc:title>
            </bib:Conference>
        </bib:presentedAt>
    </rdf:Description>
    <z:Attachment rdf:about="#item_37">
        <z:itemType>attachment</z:itemType>
        <rdf:resource rdf:resource="files/37/Dynamic_and_Mixed_Routing_Algorithm_for_2D_Mesh_NoC.pdf"/>
        <dc:title>Dynamic_and_Mixed_Routing_Algorithm_for_2D_Mesh_NoC.pdf</dc:title>
        <z:linkMode>2</z:linkMode>
        <link:type>application/pdf</link:type>
    </z:Attachment>
    <rdf:Description rdf:about="http://ieeexplore.ieee.org/document/6628261/">
        <z:itemType>conferencePaper</z:itemType>
        <dcterms:isPartOf>
            <bib:Journal>
                <dc:identifier>ISBN 978-1-4799-2978-8</dc:identifier>
                <dc:title>2013 Euromicro Conference on Digital System Design</dc:title>
                <dc:identifier>DOI 10.1109/DSD.2013.135</dc:identifier>
            </bib:Journal>
        </dcterms:isPartOf>
        <dc:publisher>
            <foaf:Organization>
                <vcard:adr>
                    <vcard:Address>
                       <vcard:locality>Los Alamitos, CA, USA</vcard:locality>
                    </vcard:Address>
                </vcard:adr>
                <foaf:name>IEEE</foaf:name>
            </foaf:Organization>
        </dc:publisher>
        <bib:authors>
            <rdf:Seq>
                <rdf:li>
                    <foaf:Person>
                        <foaf:surname>Jabbar</foaf:surname>
                        <foaf:givenName>Mohamad Hairol</foaf:givenName>
                    </foaf:Person>
                </rdf:li>
                <rdf:li>
                    <foaf:Person>
                        <foaf:surname>Houzet</foaf:surname>
                        <foaf:givenName>Dominique</foaf:givenName>
                    </foaf:Person>
                </rdf:li>
                <rdf:li>
                    <foaf:Person>
                        <foaf:surname>Hammami</foaf:surname>
                        <foaf:givenName>Omar</foaf:givenName>
                    </foaf:Person>
                </rdf:li>
            </rdf:Seq>
        </bib:authors>
        <link:link rdf:resource="#item_38"/>
        <dc:title>Impact of 3D IC on NoC Topologies: A Wire Delay Consideration</dc:title>
        <dcterms:abstract>In this paper, we perform an exploration of 3D NoC architectures through physical design implementation based on two tiers Tezzaron 3D technology. The 3D NoC partitioning is done by dividing the NoC’s datapath component into two blocks placed in the two tiers. Two Stacked NoC architectures namely Stacked 3D-Mesh NoC and Stacked 2D-Hexagonal NoC developed based on this partitioning strategy are analyzed by comparing their performances with Stacked 2D-Mesh NoC and classical 2DMesh and 3D-Mesh NoC. In order to measure the impact of wire delay on performance, two technology libraries (130 nm and 45 nm) representing old and advanced technologies have been used for the performance analysis. Results from physical implementations show that in advanced technologies such as 45 nm and below, the performance of Stacked 2D NoC topologies with datapath partitioning method have better performances compared with traditional 2D/3D Mesh topologies and Stacked 3D Mesh topology. We advocate here that with stacking there is no need for 3D NoC topologies for advanced 2-tier 3D IC and this is also confirmed for multistage networks like butterfly.</dcterms:abstract>
        <dc:date>09/2013</dc:date>
        <z:language>en</z:language>
        <z:shortTitle>Impact of 3D IC on NoC Topologies</z:shortTitle>
        <z:libraryCatalog>DOI.org (Crossref)</z:libraryCatalog>
        <dc:identifier>
            <dcterms:URI>
               <rdf:value>http://ieeexplore.ieee.org/document/6628261/</rdf:value>
            </dcterms:URI>
        </dc:identifier>
        <dcterms:dateSubmitted>2020-03-17 19:41:53</dcterms:dateSubmitted>
        <bib:pages>68-72</bib:pages>
        <bib:presentedAt>
            <bib:Conference>
                <dc:title>2013 Euromicro Conference on Digital System Design (DSD)</dc:title>
            </bib:Conference>
        </bib:presentedAt>
    </rdf:Description>
    <z:Attachment rdf:about="#item_38">
        <z:itemType>attachment</z:itemType>
        <rdf:resource rdf:resource="files/38/Impact_od_3D_IC_NoC_Topologies_Wire_Delay_Consideration.pdf"/>
        <dc:title>Impact_od_3D_IC_NoC_Topologies_Wire_Delay_Consideration.pdf</dc:title>
        <z:linkMode>2</z:linkMode>
        <link:type>application/pdf</link:type>
    </z:Attachment>
    <rdf:Description rdf:about="urn:isbn:978-1-4244-5391-7">
        <z:itemType>conferencePaper</z:itemType>
        <dcterms:isPartOf>
            <bib:Journal>
                <dc:identifier>ISBN 978-1-4244-5391-7</dc:identifier>
                <dc:title>2010 International Conference on Computational Intelligence and Software Engineering</dc:title>
                <dc:identifier>DOI 10.1109/CISE.2010.5676924</dc:identifier>
            </bib:Journal>
        </dcterms:isPartOf>
        <dc:publisher>
            <foaf:Organization>
                <vcard:adr>
                    <vcard:Address>
                       <vcard:locality>Wuhan, China</vcard:locality>
                    </vcard:Address>
                </vcard:adr>
                <foaf:name>IEEE</foaf:name>
            </foaf:Organization>
        </dc:publisher>
        <bib:authors>
            <rdf:Seq>
                <rdf:li>
                    <foaf:Person>
                        <foaf:surname>Yang</foaf:surname>
                        <foaf:givenName>Quansheng</foaf:givenName>
                    </foaf:Person>
                </rdf:li>
                <rdf:li>
                    <foaf:Person>
                        <foaf:surname>Wu</foaf:surname>
                        <foaf:givenName>Zhekai</foaf:givenName>
                    </foaf:Person>
                </rdf:li>
            </rdf:Seq>
        </bib:authors>
        <link:link rdf:resource="#item_39"/>
        <dc:title>An Improved Mesh Topology and Its Routing Algorithm for NoC</dc:title>
        <dcterms:abstract>Network on chip (NoC) is an effective solution to complex on-chip communication problem. The mesh topology is one of the most popular NoC. It has completely regular topology which can be implemented easily, but the communication delay between remote nodes is large. In this paper, we propose an improved topology called Tmesh, which is based on the standard mesh network by inserting four long links. We also present a deadlock-free routing algorithm for Tmesh named TXY algorithm. Indeed, our experimental results demonstrate a certain reduction in the average packet delay and routing hops.</dcterms:abstract>
        <dc:date>12/2010</dc:date>
        <z:language>en</z:language>
        <z:libraryCatalog>DOI.org (Crossref)</z:libraryCatalog>
        <dc:identifier>
            <dcterms:URI>
               <rdf:value>http://ieeexplore.ieee.org/document/5676924/</rdf:value>
            </dcterms:URI>
        </dc:identifier>
        <dcterms:dateSubmitted>2020-03-17 19:41:55</dcterms:dateSubmitted>
        <bib:pages>1-4</bib:pages>
        <bib:presentedAt>
            <bib:Conference>
                <dc:title>2010 International Conference on Computational Intelligence and Software Engineering (CiSE)</dc:title>
            </bib:Conference>
        </bib:presentedAt>
    </rdf:Description>
    <z:Attachment rdf:about="#item_39">
        <z:itemType>attachment</z:itemType>
        <rdf:resource rdf:resource="files/39/Improved_Mesh_Topology_and_its_Routing_Algorithm_for_NoC.pdf"/>
        <dc:title>Improved_Mesh_Topology_and_its_Routing_Algorithm_for_NoC.pdf</dc:title>
        <z:linkMode>2</z:linkMode>
        <link:type>application/pdf</link:type>
    </z:Attachment>
    <rdf:Description rdf:about="urn:isbn:978-1-4244-3827-3">
        <z:itemType>conferencePaper</z:itemType>
        <dcterms:isPartOf>
            <bib:Journal>
                <dc:identifier>ISBN 978-1-4244-3827-3</dc:identifier>
                <dc:title>2009 IEEE International Symposium on Circuits and Systems</dc:title>
                <dc:identifier>DOI 10.1109/ISCAS.2009.5118014</dc:identifier>
            </bib:Journal>
        </dcterms:isPartOf>
        <dc:publisher>
            <foaf:Organization>
                <vcard:adr>
                    <vcard:Address>
                       <vcard:locality>Taipei, Taiwan</vcard:locality>
                    </vcard:Address>
                </vcard:adr>
                <foaf:name>IEEE</foaf:name>
            </foaf:Organization>
        </dc:publisher>
        <bib:authors>
            <rdf:Seq>
                <rdf:li>
                    <foaf:Person>
                       <foaf:surname>Woojoon Lee</foaf:surname>
                    </foaf:Person>
                </rdf:li>
                <rdf:li>
                    <foaf:Person>
                        <foaf:surname>Sobelman</foaf:surname>
                        <foaf:givenName>Gerald E.</foaf:givenName>
                    </foaf:Person>
                </rdf:li>
            </rdf:Seq>
        </bib:authors>
        <link:link rdf:resource="#item_40"/>
        <dc:subject>Read</dc:subject>
        <dc:title>Mesh-star Hybrid NoC architecture with CDMA switch</dc:title>
        <dcterms:abstract>The Network-on-Chip (NoC) concept has been proposed to replace conventional bus-based system architectures to create scalable and flexible future SoC designs. A 2D-mesh topology is one of the most frequently mentioned topologies for an NoC design due to its natural layout mapping onto an SoC. However, the 2D-mesh topology NoC has a hot-spot problem at the center of the network and presents difficulties in multicasting. In this paper, we propose a novel multicastable CDMA switch and an efficient mesh-star hybrid topology. This approach leads to reduced traffic at the center of the network and better performance with multicasting. Our switch has been synthesized using a 0.13μm CMOS technology library.</dcterms:abstract>
        <dc:date>05/2009</dc:date>
        <z:language>en</z:language>
        <z:libraryCatalog>DOI.org (Crossref)</z:libraryCatalog>
        <dc:identifier>
            <dcterms:URI>
               <rdf:value>http://ieeexplore.ieee.org/document/5118014/</rdf:value>
            </dcterms:URI>
        </dc:identifier>
        <dcterms:dateSubmitted>2020-03-17 19:41:57</dcterms:dateSubmitted>
        <bib:pages>1349-1352</bib:pages>
        <bib:presentedAt>
            <bib:Conference>
                <dc:title>2009 IEEE International Symposium on Circuits and Systems - ISCAS 2009</dc:title>
            </bib:Conference>
        </bib:presentedAt>
    </rdf:Description>
    <z:Attachment rdf:about="#item_40">
        <z:itemType>attachment</z:itemType>
        <rdf:resource rdf:resource="files/40/Mesh_Star_Hybrid_NOC_Architecture_with_CDMA_Switch.pdf"/>
        <dc:title>Mesh_Star_Hybrid_NOC_Architecture_with_CDMA_Switch.pdf</dc:title>
        <z:linkMode>2</z:linkMode>
        <link:type>application/pdf</link:type>
    </z:Attachment>
    <rdf:Description rdf:about="urn:isbn:978-1-4244-2598-3">
        <z:itemType>conferencePaper</z:itemType>
        <dcterms:isPartOf>
            <bib:Journal>
                <dc:identifier>ISBN 978-1-4244-2598-3</dc:identifier>
                <dc:title>2008 International SoC Design Conference</dc:title>
                <dc:identifier>DOI 10.1109/SOCDC.2008.4815622</dc:identifier>
            </bib:Journal>
        </dcterms:isPartOf>
        <dc:publisher>
            <foaf:Organization>
                <vcard:adr>
                    <vcard:Address>
                       <vcard:locality>Busan, Korea (South)</vcard:locality>
                    </vcard:Address>
                </vcard:adr>
                <foaf:name>IEEE</foaf:name>
            </foaf:Organization>
        </dc:publisher>
        <bib:authors>
            <rdf:Seq>
                <rdf:li>
                    <foaf:Person>
                        <foaf:surname>Bokharaei</foaf:surname>
                        <foaf:givenName>V. Samadi</foaf:givenName>
                    </foaf:Person>
                </rdf:li>
                <rdf:li>
                    <foaf:Person>
                        <foaf:surname>Shamaei</foaf:surname>
                        <foaf:givenName>A.</foaf:givenName>
                    </foaf:Person>
                </rdf:li>
                <rdf:li>
                    <foaf:Person>
                        <foaf:surname>Sarbaziazad</foaf:surname>
                        <foaf:givenName>H.</foaf:givenName>
                    </foaf:Person>
                </rdf:li>
                <rdf:li>
                    <foaf:Person>
                        <foaf:surname>Abbaspour</foaf:surname>
                        <foaf:givenName>M.</foaf:givenName>
                    </foaf:Person>
                </rdf:li>
            </rdf:Seq>
        </bib:authors>
        <link:link rdf:resource="#item_41"/>
        <dc:subject>Read</dc:subject>
        <dc:title>A new routing algorithm for irregular mesh NoCs</dc:title>
        <dcterms:abstract>Network-on-Chips (NoCs) usually use regular mesh-based topologies. Regular mesh topologies are not always efficient because of power and area constraints which should be considered in designing system-on-chips. To overcome this problem, irregular mesh NoCs are used for which the design of routing algorithms is an important issue. This paper presents a novel routing algorithm for irregular mesh-based NoCs called &quot;i-route&quot;. In contrast to other routing algorithms, this algorithm can be implemented on any arbitrary irregular mesh NoC without any change in the place of IPs. In this algorithm, messages are routed using only 2 classes of virtual channels. Simulation results show that using only 2 virtual channels, “iroute” exhibits a better performance compared to other algorithms already proposed in the same context.</dcterms:abstract>
        <dc:date>11/2008</dc:date>
        <z:language>en</z:language>
        <z:libraryCatalog>DOI.org (Crossref)</z:libraryCatalog>
        <dc:identifier>
            <dcterms:URI>
               <rdf:value>http://ieeexplore.ieee.org/document/4815622/</rdf:value>
            </dcterms:URI>
        </dc:identifier>
        <dcterms:dateSubmitted>2020-03-17 19:41:59</dcterms:dateSubmitted>
        <bib:pages>I-260-I-264</bib:pages>
        <bib:presentedAt>
            <bib:Conference>
                <dc:title>2008 International SoC Design Conference (ISOCC)</dc:title>
            </bib:Conference>
        </bib:presentedAt>
    </rdf:Description>
    <z:Attachment rdf:about="#item_41">
        <z:itemType>attachment</z:itemType>
        <rdf:resource rdf:resource="files/41/New_Roouting_Alg_irregular_mesh_noc.pdf"/>
        <dc:title>New_Roouting_Alg_irregular_mesh_noc.pdf</dc:title>
        <z:linkMode>2</z:linkMode>
        <link:type>application/pdf</link:type>
    </z:Attachment>
    <rdf:Description rdf:about="urn:isbn:978-1-61284-689-7">
        <z:itemType>conferencePaper</z:itemType>
        <dcterms:isPartOf>
            <bib:Journal>
                <dc:identifier>ISBN 978-1-61284-689-7</dc:identifier>
                <dc:title>2011 IEEE Symposium on Computers &amp; Informatics</dc:title>
                <dc:identifier>DOI 10.1109/ISCI.2011.5958937</dc:identifier>
            </bib:Journal>
        </dcterms:isPartOf>
        <dc:publisher>
            <foaf:Organization>
                <vcard:adr>
                    <vcard:Address>
                       <vcard:locality>Kuala Lumpur, Malaysia</vcard:locality>
                    </vcard:Address>
                </vcard:adr>
                <foaf:name>IEEE</foaf:name>
            </foaf:Organization>
        </dc:publisher>
        <bib:authors>
            <rdf:Seq>
                <rdf:li>
                    <foaf:Person>
                        <foaf:surname>Choudhary</foaf:surname>
                        <foaf:givenName>S.</foaf:givenName>
                    </foaf:Person>
                </rdf:li>
                <rdf:li>
                    <foaf:Person>
                        <foaf:surname>Qureshi</foaf:surname>
                        <foaf:givenName>S.</foaf:givenName>
                    </foaf:Person>
                </rdf:li>
            </rdf:Seq>
        </bib:authors>
        <link:link rdf:resource="#item_42"/>
        <dc:title>A new NoC architecture based on partial interconnection of mesh networks</dc:title>
        <dcterms:abstract>A new network on chip (NoC) topology called partially interconnected mesh network is proposed and a routing algorithm supporting the proposed architecture is also developed. The proposed architecture is based on standard mesh networks, here four extra bidirectional channels are added which remove the congestion and hotspots compare to standard mesh networks with fewer channels. The proposed architecture and routing algorithm are compared to measure performance benefits over standard mesh network in terms of delay and throughput. Significant improvement in delay (60% reduction) and throughput (60% increased) were observed when using the proposed network. An increase in number of channels makes the switches expensive and could increase the area and power consumption. However, the proposed network can be useful in high speed applications with some compromise in area and power.</dcterms:abstract>
        <dc:date>03/2011</dc:date>
        <z:language>en</z:language>
        <z:libraryCatalog>DOI.org (Crossref)</z:libraryCatalog>
        <dc:identifier>
            <dcterms:URI>
               <rdf:value>http://ieeexplore.ieee.org/document/5958937/</rdf:value>
            </dcterms:URI>
        </dc:identifier>
        <dcterms:dateSubmitted>2020-03-17 19:42:01</dcterms:dateSubmitted>
        <bib:pages>334-339</bib:pages>
        <bib:presentedAt>
            <bib:Conference>
               <dc:title>Informatics (ISCI)</dc:title>
            </bib:Conference>
        </bib:presentedAt>
    </rdf:Description>
    <z:Attachment rdf:about="#item_42">
        <z:itemType>attachment</z:itemType>
        <rdf:resource rdf:resource="files/42/NewNoC_Archi_Based_on_Partial_Interconnect_of_mesh_Networks.pdf"/>
        <dc:title>NewNoC_Archi_Based_on_Partial_Interconnect_of_mesh_Networks.pdf</dc:title>
        <z:linkMode>2</z:linkMode>
        <link:type>application/pdf</link:type>
    </z:Attachment>
    <rdf:Description rdf:about="urn:isbn:978-1-5386-4975-6">
        <z:itemType>conferencePaper</z:itemType>
        <dcterms:isPartOf>
            <bib:Journal>
                <dc:identifier>ISBN 978-1-5386-4975-6</dc:identifier>
                <dc:title>2018 26th Euromicro International Conference on Parallel, Distributed and Network-based Processing (PDP)</dc:title>
                <dc:identifier>DOI 10.1109/PDP2018.2018.00102</dc:identifier>
            </bib:Journal>
        </dcterms:isPartOf>
        <dc:publisher>
            <foaf:Organization>
                <vcard:adr>
                    <vcard:Address>
                       <vcard:locality>Cambridge</vcard:locality>
                    </vcard:Address>
                </vcard:adr>
                <foaf:name>IEEE</foaf:name>
            </foaf:Organization>
        </dc:publisher>
        <bib:authors>
            <rdf:Seq>
                <rdf:li>
                    <foaf:Person>
                        <foaf:surname>Hou</foaf:surname>
                        <foaf:givenName>Jie</foaf:givenName>
                    </foaf:Person>
                </rdf:li>
                <rdf:li>
                    <foaf:Person>
                        <foaf:surname>Radetzki</foaf:surname>
                        <foaf:givenName>Martin</foaf:givenName>
                    </foaf:Person>
                </rdf:li>
            </rdf:Seq>
        </bib:authors>
        <link:link rdf:resource="#item_43"/>
        <dc:title>Performability Analysis of Mesh-Based NoCs Using Markov Reward Model</dc:title>
        <dcterms:abstract>Technology scaling makes it possible to implement systems with hundreds of processing cores, and thousands in the future. The communication in such systems is enabled by Networks-on-Chips (NoCs). A downside of technology scaling is the increased susceptibility to failures in NoC resources. Ensuring reliable operation despite such failures degrades NoC performance and may even invalidate the performance beneﬁts expected from scaling. Thus, it is not enough to analyze performance and reliability in isolation, as usually done. Instead, we suggest treating both aspects together using the concept of performability and its analysis with Markov reward models. Our methodology is exempliﬁed for mesh NoCs and transient faults but can be transferred to other topologies and fault models. We investigate how performability develops with scaling towards larger NoCs and explore the limits of scaling by determining the break-even failure rates under which scaling can achieve net performance increase.</dcterms:abstract>
        <dc:date>3/2018</dc:date>
        <z:language>en</z:language>
        <z:libraryCatalog>DOI.org (Crossref)</z:libraryCatalog>
        <dc:identifier>
            <dcterms:URI>
                <rdf:value>https://ieeexplore.ieee.org/document/8374525/</rdf:value>
            </dcterms:URI>
        </dc:identifier>
        <dcterms:dateSubmitted>2020-03-17 19:42:03</dcterms:dateSubmitted>
        <bib:pages>609-616</bib:pages>
        <bib:presentedAt>
            <bib:Conference>
                <dc:title>2018 26th Euromicro International Conference on Parallel, Distributed and Network-based Processing (PDP)</dc:title>
            </bib:Conference>
        </bib:presentedAt>
    </rdf:Description>
    <z:Attachment rdf:about="#item_43">
        <z:itemType>attachment</z:itemType>
        <rdf:resource rdf:resource="files/43/Performability_Analisys_of_Meshbased_Nocs_using_Markov_Reward_Model.pdf"/>
        <dc:title>Performability_Analisys_of_Meshbased_Nocs_using_Markov_Reward_Model.pdf</dc:title>
        <z:linkMode>2</z:linkMode>
        <link:type>application/pdf</link:type>
    </z:Attachment>
    <rdf:Description rdf:about="urn:isbn:978-0-7695-5086-2">
        <z:itemType>conferencePaper</z:itemType>
        <dcterms:isPartOf>
            <bib:Journal>
                <dc:identifier>ISBN 978-0-7695-5086-2</dc:identifier>
                <dc:title>2013 IEEE 7th International Symposium on Embedded Multicore Socs</dc:title>
                <dc:identifier>DOI 10.1109/MCSoC.2013.13</dc:identifier>
            </bib:Journal>
        </dcterms:isPartOf>
        <dc:publisher>
            <foaf:Organization>
                <vcard:adr>
                    <vcard:Address>
                       <vcard:locality>Tokyo, Japan</vcard:locality>
                    </vcard:Address>
                </vcard:adr>
                <foaf:name>IEEE</foaf:name>
            </foaf:Organization>
        </dc:publisher>
        <bib:authors>
            <rdf:Seq>
                <rdf:li>
                    <foaf:Person>
                        <foaf:surname>Fujiwara</foaf:surname>
                        <foaf:givenName>Ikki</foaf:givenName>
                    </foaf:Person>
                </rdf:li>
                <rdf:li>
                    <foaf:Person>
                        <foaf:surname>Koibuchi</foaf:surname>
                        <foaf:givenName>Michihiro</foaf:givenName>
                    </foaf:Person>
                </rdf:li>
                <rdf:li>
                    <foaf:Person>
                        <foaf:surname>Matsutani</foaf:surname>
                        <foaf:givenName>Hiroki</foaf:givenName>
                    </foaf:Person>
                </rdf:li>
            </rdf:Seq>
        </bib:authors>
        <link:link rdf:resource="#item_45"/>
        <dc:title>Performance Degradation by Deactivated Cores in 2-D Mesh NoCs</dc:title>
        <dcterms:abstract>Chip MultiProcessors (CMPs) will have darksilicon or frequently deactivated areas in a chip, as technology continues to scale down, due to power dissipation. In this work we estimate the inﬂuences of deactivated cores on performance of networkon-chips (NoCs). Even when a chip has a two-dimensional mesh topology, a deactivated core that includes an on-chip router makes topology irregular. We thus assume that a topologyagnostic deadlock-free routing is used with a moderate number of virtual channels in such CMPs. Thorough cycle-accurate network simulations of a 2-D mesh NoC, we found that (1) indeed a deactivated core degrades the performance to some extent in terms of throughput, but (2) latency is not increased or even reduced when a deactivated core is located in the corner of a mesh. Hence, we recommend choosing a corner core for deactivation to maintain the performance of NoCs.</dcterms:abstract>
        <dc:date>09/2013</dc:date>
        <z:language>en</z:language>
        <z:libraryCatalog>DOI.org (Crossref)</z:libraryCatalog>
        <dc:identifier>
            <dcterms:URI>
               <rdf:value>http://ieeexplore.ieee.org/document/6657899/</rdf:value>
            </dcterms:URI>
        </dc:identifier>
        <dcterms:dateSubmitted>2020-03-17 19:42:07</dcterms:dateSubmitted>
        <bib:pages>25-30</bib:pages>
        <bib:presentedAt>
            <bib:Conference>
                <dc:title>2013 IEEE 7th International Symposium on Embedded Multicore Socs (MCSoC)</dc:title>
            </bib:Conference>
        </bib:presentedAt>
    </rdf:Description>
    <z:Attachment rdf:about="#item_45">
        <z:itemType>attachment</z:itemType>
        <rdf:resource rdf:resource="files/45/Performance_Degradation_by_Deactivated_Cores_in_2d_mesh_Nocs.pdf"/>
        <dc:title>Performance_Degradation_by_Deactivated_Cores_in_2d_mesh_Nocs.pdf</dc:title>
        <z:linkMode>2</z:linkMode>
        <link:type>application/pdf</link:type>
    </z:Attachment>
    <rdf:Description rdf:about="http://ieeexplore.ieee.org/document/4815711/">
        <z:itemType>conferencePaper</z:itemType>
        <dcterms:isPartOf>
            <bib:Journal>
                <dc:identifier>ISBN 978-1-4244-2598-3</dc:identifier>
                <dc:title>2008 International SoC Design Conference</dc:title>
                <dc:identifier>DOI 10.1109/SOCDC.2008.4815711</dc:identifier>
            </bib:Journal>
        </dcterms:isPartOf>
        <dc:publisher>
            <foaf:Organization>
                <vcard:adr>
                    <vcard:Address>
                       <vcard:locality>Busan, Korea (South)</vcard:locality>
                    </vcard:Address>
                </vcard:adr>
                <foaf:name>IEEE</foaf:name>
            </foaf:Organization>
        </dc:publisher>
        <bib:authors>
            <rdf:Seq>
                <rdf:li>
                    <foaf:Person>
                       <foaf:surname>June-Young Chang</foaf:surname>
                    </foaf:Person>
                </rdf:li>
                <rdf:li>
                    <foaf:Person>
                       <foaf:surname>Won-Jong Kim</foaf:surname>
                    </foaf:Person>
                </rdf:li>
                <rdf:li>
                    <foaf:Person>
                       <foaf:surname>Young-Hwan Bae</foaf:surname>
                    </foaf:Person>
                </rdf:li>
                <rdf:li>
                    <foaf:Person>
                       <foaf:surname>Mi-Young Lee</foaf:surname>
                    </foaf:Person>
                </rdf:li>
                <rdf:li>
                    <foaf:Person>
                       <foaf:surname>Ju-Yeob Kim</foaf:surname>
                    </foaf:Person>
                </rdf:li>
                <rdf:li>
                    <foaf:Person>
                       <foaf:surname>Han-Jin Cho</foaf:surname>
                    </foaf:Person>
                </rdf:li>
            </rdf:Seq>
        </bib:authors>
        <link:link rdf:resource="#item_47"/>
        <dc:subject>Read</dc:subject>
        <dc:title>Star-Mesh NoC based multi-channel H.264 decoder design</dc:title>
        <dcterms:abstract>In this paper we described the architectural exploration of Star-Mesh NoC based multi-channel H.264 decoder. The Star-Mesh NoC is comprised of local star switch and global mesh switch. By analyzing data transfers among the processors, IPs, and memories, we partitioned IPs into clusters to map then to Star-Mesh NoC architecture. In order to enhance data parallelism and NoC utilization, H.264 decoder IPs with much data traffic are mapped to star switch and shared memory is connected to mesh switch where star switch connected to mesh switch with 1-hop. We explored several mapping architecture to achieve improvement of the system throughput.</dcterms:abstract>
        <dc:date>11/2008</dc:date>
        <z:language>en</z:language>
        <z:libraryCatalog>DOI.org (Crossref)</z:libraryCatalog>
        <dc:identifier>
            <dcterms:URI>
               <rdf:value>http://ieeexplore.ieee.org/document/4815711/</rdf:value>
            </dcterms:URI>
        </dc:identifier>
        <dcterms:dateSubmitted>2020-03-17 19:42:10</dcterms:dateSubmitted>
        <bib:pages>II-170-II-173</bib:pages>
        <bib:presentedAt>
            <bib:Conference>
                <dc:title>2008 International SoC Design Conference (ISOCC)</dc:title>
            </bib:Conference>
        </bib:presentedAt>
    </rdf:Description>
    <z:Attachment rdf:about="#item_47">
        <z:itemType>attachment</z:itemType>
        <rdf:resource rdf:resource="files/47/StarMesh_NoC_based_multichannel_h264_decoder_design.pdf"/>
        <dc:title>StarMesh_NoC_based_multichannel_h264_decoder_design.pdf</dc:title>
        <z:linkMode>2</z:linkMode>
        <link:type>application/pdf</link:type>
    </z:Attachment>
    <rdf:Description rdf:about="http://ieeexplore.ieee.org/document/1016885/">
        <z:itemType>conferencePaper</z:itemType>
        <dcterms:isPartOf>
            <bib:Journal>
                <dc:identifier>ISBN 978-0-7695-1486-4</dc:identifier>
                <dc:title>Proceedings IEEE Computer Society Annual Symposium on VLSI. New Paradigms for VLSI Systems Design. ISVLSI 2002</dc:title>
                <dc:identifier>DOI 10.1109/ISVLSI.2002.1016885</dc:identifier>
            </bib:Journal>
        </dcterms:isPartOf>
        <dc:publisher>
            <foaf:Organization>
                <vcard:adr>
                    <vcard:Address>
                       <vcard:locality>Pittsburgh, PA, USA</vcard:locality>
                    </vcard:Address>
                </vcard:adr>
                <foaf:name>IEEE Comput. Soc</foaf:name>
            </foaf:Organization>
        </dc:publisher>
        <bib:authors>
            <rdf:Seq>
                <rdf:li>
                    <foaf:Person>
                        <foaf:surname>Kumar</foaf:surname>
                        <foaf:givenName>S.</foaf:givenName>
                    </foaf:Person>
                </rdf:li>
                <rdf:li>
                    <foaf:Person>
                        <foaf:surname>Jantsch</foaf:surname>
                        <foaf:givenName>A.</foaf:givenName>
                    </foaf:Person>
                </rdf:li>
                <rdf:li>
                    <foaf:Person>
                        <foaf:surname>Soininen</foaf:surname>
                        <foaf:givenName>J.-P.</foaf:givenName>
                    </foaf:Person>
                </rdf:li>
                <rdf:li>
                    <foaf:Person>
                        <foaf:surname>Forsell</foaf:surname>
                        <foaf:givenName>M.</foaf:givenName>
                    </foaf:Person>
                </rdf:li>
                <rdf:li>
                    <foaf:Person>
                        <foaf:surname>Millberg</foaf:surname>
                        <foaf:givenName>M.</foaf:givenName>
                    </foaf:Person>
                </rdf:li>
                <rdf:li>
                    <foaf:Person>
                        <foaf:surname>Oberg</foaf:surname>
                        <foaf:givenName>J.</foaf:givenName>
                    </foaf:Person>
                </rdf:li>
                <rdf:li>
                    <foaf:Person>
                        <foaf:surname>Tiensyrja</foaf:surname>
                        <foaf:givenName>K.</foaf:givenName>
                    </foaf:Person>
                </rdf:li>
                <rdf:li>
                    <foaf:Person>
                        <foaf:surname>Hemani</foaf:surname>
                        <foaf:givenName>A.</foaf:givenName>
                    </foaf:Person>
                </rdf:li>
            </rdf:Seq>
        </bib:authors>
        <link:link rdf:resource="#item_70"/>
        <dc:subject>Read</dc:subject>
        <dc:title>A network on chip architecture and design methodology</dc:title>
        <dcterms:abstract>We propose a packet switched platform for single chip systems which scales well to an arbitrary number of processor like resources. The platform, which we call Network-on-Chip (NOC), includes both the architecture and the design methodology.</dcterms:abstract>
        <dc:date>2002</dc:date>
        <z:language>en</z:language>
        <z:libraryCatalog>DOI.org (Crossref)</z:libraryCatalog>
        <dc:identifier>
            <dcterms:URI>
               <rdf:value>http://ieeexplore.ieee.org/document/1016885/</rdf:value>
            </dcterms:URI>
        </dc:identifier>
        <dcterms:dateSubmitted>2020-03-17 19:35:45</dcterms:dateSubmitted>
        <dc:description>Meeting Name: IEEE Computer Society Annual Symposium on VLSI. New Paradigms for VLSI Systems Design. ISVLSI 2002
Reporter: Proceedings IEEE Computer Society Annual Symposium on VLSI. New Paradigms for VLSI Systems Design. ISVLSI 2002</dc:description>
        <bib:pages>117-124</bib:pages>
        <bib:presentedAt>
            <bib:Conference>
                <dc:title>IEEE Computer Society Annual Symposium on VLSI. New Paradigms for VLSI Systems Design. ISVLSI 2002</dc:title>
            </bib:Conference>
        </bib:presentedAt>
    </rdf:Description>
    <z:Attachment rdf:about="#item_70">
        <z:itemType>attachment</z:itemType>
        <rdf:resource rdf:resource="files/70/A_Network_on_chip_Architecture_and_Design_Methodology.pdf"/>
        <dc:title>A_Network_on_chip_Architecture_and_Design_Methodology.pdf</dc:title>
        <link:type>application/pdf</link:type>
    </z:Attachment>
    <rdf:Description rdf:about="http://ieeexplore.ieee.org/document/6628254/">
        <z:itemType>conferencePaper</z:itemType>
        <dcterms:isPartOf>
            <bib:Journal>
                <dc:identifier>ISBN 978-1-4799-2978-8</dc:identifier>
                <dc:title>2013 Euromicro Conference on Digital System Design</dc:title>
                <dc:identifier>DOI 10.1109/DSD.2013.13</dc:identifier>
            </bib:Journal>
        </dcterms:isPartOf>
        <dc:publisher>
            <foaf:Organization>
                <vcard:adr>
                    <vcard:Address>
                       <vcard:locality>Los Alamitos, CA, USA</vcard:locality>
                    </vcard:Address>
                </vcard:adr>
                <foaf:name>IEEE</foaf:name>
            </foaf:Organization>
        </dc:publisher>
        <bib:authors>
            <rdf:Seq>
                <rdf:li>
                    <foaf:Person>
                        <foaf:surname>Liu</foaf:surname>
                        <foaf:givenName>Shaoteng</foaf:givenName>
                    </foaf:Person>
                </rdf:li>
                <rdf:li>
                    <foaf:Person>
                        <foaf:surname>Jantsch</foaf:surname>
                        <foaf:givenName>Axel</foaf:givenName>
                    </foaf:Person>
                </rdf:li>
                <rdf:li>
                    <foaf:Person>
                        <foaf:surname>Lu</foaf:surname>
                        <foaf:givenName>Zhonghai</foaf:givenName>
                    </foaf:Person>
                </rdf:li>
            </rdf:Seq>
        </bib:authors>
        <link:link rdf:resource="#item_72"/>
        <dc:title>Analysis and Evaluation of Circuit Switched NoC and Packet Switched NoC</dc:title>
        <dcterms:abstract>Circuit switched NoC has, compared to packet switching, a longer setup time, guaranteed throughput and latency, higher clock frequency, lower HW complexity, and higher energy efficiency. Depending on packet size and throughput requirements they exhibit better or worse performance. In this paper we designed a circuit switched NoC and compared that with packet switched NoC. By speculation and analysis, we propose that, as packet size increases, performance decreases for packet switched NoC, while it increases for circuit switched NoC. By close examination on the router architecture, we suggest that circuit switched NoC can operate at a higher clock frequency than packet switched NoC, and thus at zero load above a certain packet size circuit switched NoC could be better than packet switched NoC in packet delay. Experiment results support our intuitions and analysis. We find the cross-over point, above which circuit switching has lower latency, is around 30 flits/packet under low load and 60-70 flits/packet under high network load.</dcterms:abstract>
        <dc:date>09/2013</dc:date>
        <z:language>en</z:language>
        <z:libraryCatalog>DOI.org (Crossref)</z:libraryCatalog>
        <dc:identifier>
            <dcterms:URI>
               <rdf:value>http://ieeexplore.ieee.org/document/6628254/</rdf:value>
            </dcterms:URI>
        </dc:identifier>
        <dcterms:dateSubmitted>2020-03-17 19:35:48</dcterms:dateSubmitted>
        <dc:description>Meeting Name: 2013 Euromicro Conference on Digital System Design (DSD)
Reporter: 2013 Euromicro Conference on Digital System Design</dc:description>
        <bib:pages>21-28</bib:pages>
        <bib:presentedAt>
            <bib:Conference>
                <dc:title>2013 Euromicro Conference on Digital System Design (DSD)</dc:title>
            </bib:Conference>
        </bib:presentedAt>
    </rdf:Description>
    <z:Attachment rdf:about="#item_72">
        <z:itemType>attachment</z:itemType>
        <rdf:resource rdf:resource="files/72/Analisys_and_eval_of_circuit_switched_NoC_and_packet_switched_NoC.pdf"/>
        <dc:title>Analisys_and_eval_of_circuit_switched_NoC_and_packet_switched_NoC.pdf</dc:title>
        <link:type>application/pdf</link:type>
    </z:Attachment>
    <rdf:Description rdf:about="http://ieeexplore.ieee.org/document/6558407/">
        <z:itemType>conferencePaper</z:itemType>
        <dcterms:isPartOf>
            <bib:Journal>
                <dc:identifier>ISBN 978-1-4673-6493-5 978-1-4673-6491-1 978-1-4673-6492-8</dc:identifier>
                <dc:title>2013 Seventh IEEE/ACM International Symposium on Networks-on-Chip (NoCS)</dc:title>
                <dc:identifier>DOI 10.1109/NoCS.2013.6558407</dc:identifier>
            </bib:Journal>
        </dcterms:isPartOf>
        <dc:publisher>
            <foaf:Organization>
                <vcard:adr>
                    <vcard:Address>
                       <vcard:locality>Tempe, AZ, USA</vcard:locality>
                    </vcard:Address>
                </vcard:adr>
                <foaf:name>IEEE</foaf:name>
            </foaf:Organization>
        </dc:publisher>
        <bib:authors>
            <rdf:Seq>
                <rdf:li>
                    <foaf:Person>
                        <foaf:surname>Lee</foaf:surname>
                        <foaf:givenName>Jinho</foaf:givenName>
                    </foaf:Person>
                </rdf:li>
                <rdf:li>
                    <foaf:Person>
                        <foaf:surname>Choi</foaf:surname>
                        <foaf:givenName>Kiyoung</foaf:givenName>
                    </foaf:Person>
                </rdf:li>
            </rdf:Seq>
        </bib:authors>
        <link:link rdf:resource="#item_74"/>
        <dc:title>A deadlock-free routing algorithm requiring no virtual channel on 3D-NoCs with partial vertical connections</dc:title>
        <dcterms:abstract>Elevator-first routing algorithm has been introduced for partially connected 3D network-on-chips, as a low-cost, distributed and deadlock-free routing algorithm using two virtual channels. This paper proposes Redelf, a modification of the elevator-first routing algorithm on a 3D mesh topology. The proposed algorithm requires no virtual channel to ensure deadlock-freedom.</dcterms:abstract>
        <dc:date>04/2013</dc:date>
        <z:language>en</z:language>
        <z:libraryCatalog>DOI.org (Crossref)</z:libraryCatalog>
        <dc:identifier>
            <dcterms:URI>
               <rdf:value>http://ieeexplore.ieee.org/document/6558407/</rdf:value>
            </dcterms:URI>
        </dc:identifier>
        <dcterms:dateSubmitted>2020-03-17 19:35:50</dcterms:dateSubmitted>
        <dc:description>Meeting Name: 2013 Seventh IEEE/ACM International Symposium on Networks-on-Chip (NoCS)
Reporter: 2013 Seventh IEEE/ACM International Symposium on Networks-on-Chip (NoCS)</dc:description>
        <bib:pages>1-2</bib:pages>
        <bib:presentedAt>
            <bib:Conference>
                <dc:title>2013 Seventh IEEE/ACM International Symposium on Networks-on-Chip (NoCS)</dc:title>
            </bib:Conference>
        </bib:presentedAt>
    </rdf:Description>
    <z:Attachment rdf:about="#item_74">
        <z:itemType>attachment</z:itemType>
        <rdf:resource rdf:resource="files/74/DeadLock_Free_Routing_Algorithm_Requiring_No_Virtual_Channel_on_3D_NoCs_with_Partial_Vertical_Connections.pdf"/>
        <dc:title>DeadLock_Free_Routing_Algorithm_Requiring_No_Virtual_Channel_on_3D_NoCs_with_Partial_Vertical_Connections.pdf</dc:title>
        <link:type>application/pdf</link:type>
    </z:Attachment>
    <bib:Article rdf:about="#item_75">
        <z:itemType>journalArticle</z:itemType>
        <dcterms:isPartOf>
           <bib:Journal></bib:Journal>
        </dcterms:isPartOf>
        <link:link rdf:resource="#item_76"/>
        <dc:title>Design and analysis of a mesh-based Adaptive Wireless Network-on Chips Architecture With Irregular Network Routing</dc:title>
        <dcterms:abstract>The metallic interface for between core messages expends wealth influence and lesser throughput which are huge in Network-on Chip (NoC) structures. We proposed a remote Network-on-Chip (NoC) building Wireless Network-on Chip that uses power and imperatives gainful remote handsets to improve higherenergy and throughput by altering channels as indicated by traffic plans. Our proposed computations uses interface use bits of knowledge to redispensreal platforms, and a vitality funds of 29-35%. Wireless channels and a token sharing arrangement to totally use the remote information transmission successfully. Remote/electrical topological with results demonstrates a through-put advancement of 69%, a speedup between 1.7-2.9X on real platform, and an power savings of 25-38%.</dcterms:abstract>
        <z:language>en</z:language>
        <z:libraryCatalog>Zotero</z:libraryCatalog>
        <bib:pages>6</bib:pages>
    </bib:Article>
    <z:Attachment rdf:about="#item_76">
        <z:itemType>attachment</z:itemType>
        <rdf:resource rdf:resource="files/76/Design_adn_analisys_of_a_mesh_based_Adaptive_Wireless_Network_on_Chips_Architecture_with_Irregular_Network_Routing.pdf"/>
        <dc:title>Design_adn_analisys_of_a_mesh_based_Adaptive_Wireless_Network_on_Chips_Architecture_with_Irregular_Network_Routing.pdf</dc:title>
        <link:type>application/pdf</link:type>
    </z:Attachment>
    <rdf:Description rdf:about="http://ieeexplore.ieee.org/document/6209280/">
        <z:itemType>conferencePaper</z:itemType>
        <dcterms:isPartOf>
            <bib:Journal>
                <dc:identifier>ISBN 978-1-4673-0973-8 978-0-7695-4677-3</dc:identifier>
                <dc:title>2012 IEEE/ACM Sixth International Symposium on Networks-on-Chip</dc:title>
                <dc:identifier>DOI 10.1109/NOCS.2012.31</dc:identifier>
            </bib:Journal>
        </dcterms:isPartOf>
        <dc:publisher>
            <foaf:Organization>
                <vcard:adr>
                    <vcard:Address>
                       <vcard:locality>Lyngby, Denmark</vcard:locality>
                    </vcard:Address>
                </vcard:adr>
                <foaf:name>IEEE</foaf:name>
            </foaf:Organization>
        </dc:publisher>
        <bib:authors>
            <rdf:Seq>
                <rdf:li>
                    <foaf:Person>
                        <foaf:surname>Sun</foaf:surname>
                        <foaf:givenName>Chen</foaf:givenName>
                    </foaf:Person>
                </rdf:li>
                <rdf:li>
                    <foaf:Person>
                        <foaf:surname>Chen</foaf:surname>
                        <foaf:givenName>Chia-Hsin Owen</foaf:givenName>
                    </foaf:Person>
                </rdf:li>
                <rdf:li>
                    <foaf:Person>
                        <foaf:surname>Kurian</foaf:surname>
                        <foaf:givenName>George</foaf:givenName>
                    </foaf:Person>
                </rdf:li>
                <rdf:li>
                    <foaf:Person>
                        <foaf:surname>Wei</foaf:surname>
                        <foaf:givenName>Lan</foaf:givenName>
                    </foaf:Person>
                </rdf:li>
                <rdf:li>
                    <foaf:Person>
                        <foaf:surname>Miller</foaf:surname>
                        <foaf:givenName>Jason</foaf:givenName>
                    </foaf:Person>
                </rdf:li>
                <rdf:li>
                    <foaf:Person>
                        <foaf:surname>Agarwal</foaf:surname>
                        <foaf:givenName>Anant</foaf:givenName>
                    </foaf:Person>
                </rdf:li>
                <rdf:li>
                    <foaf:Person>
                        <foaf:surname>Peh</foaf:surname>
                        <foaf:givenName>Li-Shiuan</foaf:givenName>
                    </foaf:Person>
                </rdf:li>
                <rdf:li>
                    <foaf:Person>
                        <foaf:surname>Stojanovic</foaf:surname>
                        <foaf:givenName>Vladimir</foaf:givenName>
                    </foaf:Person>
                </rdf:li>
            </rdf:Seq>
        </bib:authors>
        <link:link rdf:resource="#item_78"/>
        <dc:title>DSENT - A Tool Connecting Emerging Photonics with Electronics for Opto-Electronic Networks-on-Chip Modeling</dc:title>
        <dcterms:abstract>With the rise of many-core chips that require substantial bandwidth from the network on chip (NoC), integrated photonic links have been investigated as a promising alternative to traditional electrical interconnects. While numerous optoelectronic NoCs have been proposed, evaluations of photonic architectures have thus-far had to use a number of simpliﬁcations, reﬂecting the need for a modeling tool that accurately captures the tradeoffs for the emerging technology and its impacts on the overall network. In this paper, we present DSENT, a NoC modeling tool for rapid design space exploration of electrical and opto-electrical networks. We explain our modeling framework and perform an energy-driven case study, focusing on electrical technology scaling, photonic parameters, and thermal tuning. Our results show the implications of different technology scenarios and, in particular, the need to reduce laser and thermal tuning power in a photonic network due to their non-datadependent nature.</dcterms:abstract>
        <dc:date>05/2012</dc:date>
        <z:language>en</z:language>
        <z:libraryCatalog>DOI.org (Crossref)</z:libraryCatalog>
        <dc:identifier>
            <dcterms:URI>
               <rdf:value>http://ieeexplore.ieee.org/document/6209280/</rdf:value>
            </dcterms:URI>
        </dc:identifier>
        <dcterms:dateSubmitted>2020-03-17 19:35:54</dcterms:dateSubmitted>
        <dc:description>Meeting Name: 2012 Sixth IEEE/ACM International Symposium on Networks-on-Chip (NoCS)
Reporter: 2012 IEEE/ACM Sixth International Symposium on Networks-on-Chip</dc:description>
        <bib:pages>201-210</bib:pages>
        <bib:presentedAt>
            <bib:Conference>
                <dc:title>2012 Sixth IEEE/ACM International Symposium on Networks-on-Chip (NoCS)</dc:title>
            </bib:Conference>
        </bib:presentedAt>
    </rdf:Description>
    <z:Attachment rdf:about="#item_78">
        <z:itemType>attachment</z:itemType>
        <rdf:resource rdf:resource="files/78/DSENT_a_tool_connecting_Emerging_Photonics_with_Electronics_for_Opto_Electronic_Networks_on_Chip_Modelling.pdf"/>
        <dc:title>DSENT_a_tool_connecting_Emerging_Photonics_with_Electronics_for_Opto_Electronic_Networks_on_Chip_Modelling.pdf</dc:title>
        <link:type>application/pdf</link:type>
    </z:Attachment>
    <bib:Article rdf:about="#item_79">
        <z:itemType>journalArticle</z:itemType>
        <dcterms:isPartOf>
            <bib:Journal>
                <prism:volume>25</prism:volume>
                <dc:title>IEEE Transactions on Very Large Scale Integration (VLSI) Systems</dc:title>
                <dc:identifier>DOI 10.1109/TVLSI.2016.2584781</dc:identifier>
                <prism:number>2</prism:number>
                <dcterms:alternative>IEEE Trans. VLSI Syst.</dcterms:alternative>
                <dc:identifier>ISSN 1063-8210, 1557-9999</dc:identifier>
            </bib:Journal>
        </dcterms:isPartOf>
        <bib:authors>
            <rdf:Seq>
                <rdf:li>
                    <foaf:Person>
                        <foaf:surname>Lu</foaf:surname>
                        <foaf:givenName>Zhonghai</foaf:givenName>
                    </foaf:Person>
                </rdf:li>
                <rdf:li>
                    <foaf:Person>
                        <foaf:surname>Yao</foaf:surname>
                        <foaf:givenName>Yuan</foaf:givenName>
                    </foaf:Person>
                </rdf:li>
            </rdf:Seq>
        </bib:authors>
        <link:link rdf:resource="#item_80"/>
        <dc:title>Dynamic Traffic Regulation in NoC-Based Systems</dc:title>
        <dcterms:abstract>In network-on-chip (NoC)-based systems, performance enhancement has primarily focused on the network itself, with little attention paid on controlling trafﬁc injection at the network boundary. This is unsatisfactory because trafﬁc may be over injected, aggravating congestion, and lowering performance. Recently, trafﬁc regulation is proposed as an orthogonal means for performance improvement. Rather than as soon as possible admission, trafﬁc regulation may hold back packet injection by admitting packets into the network only when the accumulated trafﬁc volume at any time interval does not exceed a threshold. These regulation techniques are, however, often static, likely causing overregulation and underregulation. We propose dynamic trafﬁc regulation to improve the system performance for NoC-based multi/many-processor systemson-chip (MPSoC) and chip multi/many-core processor (CMP) designs. It can be applied to MPSoCs for intellectual property integration in an open-loop fashion by injecting trafﬁc according to its run-time proﬁled characteristics. It can also be applied to CMPs in a closed-loop fashion by admitting trafﬁc fully adaptive to the trafﬁc and network states. Through extensive experiments and results, we show that both the open-loop and closed-loop dynamic regulation techniques can signiﬁcantly improve the network and system performance.</dcterms:abstract>
        <dc:date>2/2017</dc:date>
        <z:language>en</z:language>
        <z:libraryCatalog>DOI.org (Crossref)</z:libraryCatalog>
        <dc:identifier>
            <dcterms:URI>
                <rdf:value>https://ieeexplore.ieee.org/document/7522073/</rdf:value>
            </dcterms:URI>
        </dc:identifier>
        <dcterms:dateSubmitted>2020-03-17 19:35:56</dcterms:dateSubmitted>
        <dc:description>Number: 2
Reporter: IEEE Transactions on Very Large Scale Integration (VLSI) Systems</dc:description>
        <bib:pages>556-569</bib:pages>
    </bib:Article>
    <z:Attachment rdf:about="#item_80">
        <z:itemType>attachment</z:itemType>
        <rdf:resource rdf:resource="files/80/Dynamic_Traffic_Regulation_in_NoC_Based_Systems.pdf"/>
        <dc:title>Dynamic_Traffic_Regulation_in_NoC_Based_Systems.pdf</dc:title>
        <link:type>application/pdf</link:type>
    </z:Attachment>
    <rdf:Description rdf:about="http://ieeexplore.ieee.org/document/6157147/">
        <z:itemType>conferencePaper</z:itemType>
        <dcterms:isPartOf>
            <bib:Journal>
                <dc:identifier>ISBN 978-1-61284-193-9 978-1-61284-192-2 978-1-61284-191-5</dc:identifier>
                <dc:title>2011 9th IEEE International Conference on ASIC</dc:title>
                <dc:identifier>DOI 10.1109/ASICON.2011.6157147</dc:identifier>
            </bib:Journal>
        </dcterms:isPartOf>
        <dc:publisher>
            <foaf:Organization>
                <vcard:adr>
                    <vcard:Address>
                       <vcard:locality>Xiamen, China</vcard:locality>
                    </vcard:Address>
                </vcard:adr>
                <foaf:name>IEEE</foaf:name>
            </foaf:Organization>
        </dc:publisher>
        <bib:authors>
            <rdf:Seq>
                <rdf:li>
                    <foaf:Person>
                       <foaf:surname>Chaochao Feng</foaf:surname>
                    </foaf:Person>
                </rdf:li>
                <rdf:li>
                    <foaf:Person>
                       <foaf:surname>Jinwen Li</foaf:surname>
                    </foaf:Person>
                </rdf:li>
                <rdf:li>
                    <foaf:Person>
                       <foaf:surname>Zhonghai Lu</foaf:surname>
                    </foaf:Person>
                </rdf:li>
                <rdf:li>
                    <foaf:Person>
                        <foaf:surname>Jantsch</foaf:surname>
                        <foaf:givenName>Axel</foaf:givenName>
                    </foaf:Person>
                </rdf:li>
                <rdf:li>
                    <foaf:Person>
                       <foaf:surname>Minxuan Zhang</foaf:surname>
                    </foaf:Person>
                </rdf:li>
            </rdf:Seq>
        </bib:authors>
        <link:link rdf:resource="#item_82"/>
        <dc:title>Evaluation of deflection routing on various NoC topologies</dc:title>
        <dcterms:abstract>In this paper, we propose two novel deflection routing algorithms for de Bruijn and Spidergon NoCs and evaluate the performance of the deflection routing on 5 NoC topologies with different synthetic traffic patterns. We also synthesize the routers in various NoC topologies with TSMC 65nm technology. The evaluation results illustrate that the performance of deflection routing is susceptible to the network topology and traffic pattern. The results can also guide the NoC architect to choose the suitable NoC topology for the specific application.</dcterms:abstract>
        <dc:date>10/2011</dc:date>
        <z:language>en</z:language>
        <z:libraryCatalog>DOI.org (Crossref)</z:libraryCatalog>
        <dc:identifier>
            <dcterms:URI>
               <rdf:value>http://ieeexplore.ieee.org/document/6157147/</rdf:value>
            </dcterms:URI>
        </dc:identifier>
        <dcterms:dateSubmitted>2020-03-17 19:35:58</dcterms:dateSubmitted>
        <dc:description>Meeting Name: 2011 IEEE 9th International Conference on ASIC (ASICON 2011)
Reporter: 2011 9th IEEE International Conference on ASIC</dc:description>
        <bib:pages>163-166</bib:pages>
        <bib:presentedAt>
            <bib:Conference>
                <dc:title>2011 IEEE 9th International Conference on ASIC (ASICON 2011)</dc:title>
            </bib:Conference>
        </bib:presentedAt>
    </rdf:Description>
    <z:Attachment rdf:about="#item_82">
        <z:itemType>attachment</z:itemType>
        <rdf:resource rdf:resource="files/82/Eval_of_Deflection_Routing_on_Various_NoC_Topologies.pdf"/>
        <dc:title>Eval_of_Deflection_Routing_on_Various_NoC_Topologies.pdf</dc:title>
        <link:type>application/pdf</link:type>
    </z:Attachment>
    <bib:Article rdf:about="#item_83">
        <z:itemType>journalArticle</z:itemType>
        <dcterms:isPartOf>
            <bib:Journal>
                <prism:volume>66</prism:volume>
                <dc:title>IEEE Transactions on Computers</dc:title>
                <dc:identifier>DOI 10.1109/TC.2017.2686391</dc:identifier>
                <prism:number>9</prism:number>
                <dcterms:alternative>IEEE Trans. Comput.</dcterms:alternative>
                <dc:identifier>ISSN 0018-9340</dc:identifier>
            </bib:Journal>
        </dcterms:isPartOf>
        <bib:authors>
            <rdf:Seq>
                <rdf:li>
                    <foaf:Person>
                        <foaf:surname>Xiong</foaf:surname>
                        <foaf:givenName>Qin</foaf:givenName>
                    </foaf:Person>
                </rdf:li>
                <rdf:li>
                    <foaf:Person>
                        <foaf:surname>Wu</foaf:surname>
                        <foaf:givenName>Fei</foaf:givenName>
                    </foaf:Person>
                </rdf:li>
                <rdf:li>
                    <foaf:Person>
                        <foaf:surname>Lu</foaf:surname>
                        <foaf:givenName>Zhonghai</foaf:givenName>
                    </foaf:Person>
                </rdf:li>
                <rdf:li>
                    <foaf:Person>
                        <foaf:surname>Xie</foaf:surname>
                        <foaf:givenName>Changsheng</foaf:givenName>
                    </foaf:Person>
                </rdf:li>
            </rdf:Seq>
        </bib:authors>
        <link:link rdf:resource="#item_84"/>
        <dc:title>Extending Real-Time Analysis for Wormhole NoCs</dc:title>
        <dcterms:abstract>The delay upper-bound analysis problem is of fundamental importance to real-time applications in Network-on-Chips (NoCs). In the paper, we revisit two state-of-the-art analysis models for real-time communication in wormhole NoCs with priority-based preemptive arbitration and show that the models only support speciﬁc router architectures with large buffer sizes. We then propose an extended analysis model to estimate delay upper-bounds for all router architectures and buffer sizes by identifying and analyzing the differences between upstream and downstream indirect interferences according to the relative positions of trafﬁc ﬂows and taking the buffer inﬂuence into consideration. Simulated evaluations show that our model supports one more router architecture and applies to small buffer sizes compared to the previous models.</dcterms:abstract>
        <dc:date>2017-9-1</dc:date>
        <z:language>en</z:language>
        <z:libraryCatalog>DOI.org (Crossref)</z:libraryCatalog>
        <dc:identifier>
            <dcterms:URI>
               <rdf:value>http://ieeexplore.ieee.org/document/7884964/</rdf:value>
            </dcterms:URI>
        </dc:identifier>
        <dcterms:dateSubmitted>2020-03-17 19:36:01</dcterms:dateSubmitted>
        <dc:description>Number: 9
Reporter: IEEE Transactions on Computers</dc:description>
        <bib:pages>1532-1546</bib:pages>
    </bib:Article>
    <z:Attachment rdf:about="#item_84">
        <z:itemType>attachment</z:itemType>
        <rdf:resource rdf:resource="files/84/Extending_Real_time_Analsys_for_Wormhole_NoCs.pdf"/>
        <dc:title>Extending_Real_time_Analsys_for_Wormhole_NoCs.pdf</dc:title>
        <link:type>application/pdf</link:type>
    </z:Attachment>
    <rdf:Description rdf:about="http://ieeexplore.ieee.org/document/7579328/">
        <z:itemType>conferencePaper</z:itemType>
        <dcterms:isPartOf>
            <bib:Journal>
                <dc:identifier>ISBN 978-1-4673-9030-9</dc:identifier>
                <dc:title>2016 Tenth IEEE/ACM International Symposium on Networks-on-Chip (NOCS)</dc:title>
                <dc:identifier>DOI 10.1109/NOCS.2016.7579328</dc:identifier>
            </bib:Journal>
        </dcterms:isPartOf>
        <dc:publisher>
            <foaf:Organization>
                <vcard:adr>
                    <vcard:Address>
                       <vcard:locality>Nara, Japan</vcard:locality>
                    </vcard:Address>
                </vcard:adr>
                <foaf:name>IEEE</foaf:name>
            </foaf:Organization>
        </dc:publisher>
        <bib:authors>
            <rdf:Seq>
                <rdf:li>
                    <foaf:Person>
                        <foaf:surname>Chen</foaf:surname>
                        <foaf:givenName>Xiaowen</foaf:givenName>
                    </foaf:Person>
                </rdf:li>
                <rdf:li>
                    <foaf:Person>
                        <foaf:surname>Lu</foaf:surname>
                        <foaf:givenName>Zhonghai</foaf:givenName>
                    </foaf:Person>
                </rdf:li>
                <rdf:li>
                    <foaf:Person>
                        <foaf:surname>Lei</foaf:surname>
                        <foaf:givenName>Yuanwu</foaf:givenName>
                    </foaf:Person>
                </rdf:li>
                <rdf:li>
                    <foaf:Person>
                        <foaf:surname>Wang</foaf:surname>
                        <foaf:givenName>Yaohua</foaf:givenName>
                    </foaf:Person>
                </rdf:li>
                <rdf:li>
                    <foaf:Person>
                        <foaf:surname>Chen</foaf:surname>
                        <foaf:givenName>Shenggang</foaf:givenName>
                    </foaf:Person>
                </rdf:li>
            </rdf:Seq>
        </bib:authors>
        <link:link rdf:resource="#item_86"/>
        <dc:title>Multi-bit transient fault control for NoC links using 2D fault coding method</dc:title>
        <dc:date>9/2016</dc:date>
        <z:language>en</z:language>
        <z:libraryCatalog>DOI.org (Crossref)</z:libraryCatalog>
        <dc:identifier>
            <dcterms:URI>
               <rdf:value>http://ieeexplore.ieee.org/document/7579328/</rdf:value>
            </dcterms:URI>
        </dc:identifier>
        <dcterms:dateSubmitted>2020-03-17 19:36:04</dcterms:dateSubmitted>
        <dc:description>Meeting Name: 2016 Tenth IEEE/ACM International Symposium on Networks-on-Chip (NOCS)
Reporter: 2016 Tenth IEEE/ACM International Symposium on Networks-on-Chip (NOCS)</dc:description>
        <bib:pages>1-8</bib:pages>
        <bib:presentedAt>
            <bib:Conference>
                <dc:title>2016 Tenth IEEE/ACM International Symposium on Networks-on-Chip (NOCS)</dc:title>
            </bib:Conference>
        </bib:presentedAt>
    </rdf:Description>
    <z:Attachment rdf:about="#item_86">
        <z:itemType>attachment</z:itemType>
        <rdf:resource rdf:resource="files/86/Multibit_Transient_Fault_Control_for_NoC_Links_Using_2D_Fault_Coding_Method.pdf"/>
        <dc:title>Multibit_Transient_Fault_Control_for_NoC_Links_Using_2D_Fault_Coding_Method.pdf</dc:title>
        <link:type>application/pdf</link:type>
    </z:Attachment>
    <bib:Article rdf:about="#item_87">
        <z:itemType>journalArticle</z:itemType>
        <dcterms:isPartOf>
            <bib:Journal>
                <prism:volume>28</prism:volume>
                <dc:title>IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems</dc:title>
                <dc:identifier>DOI 10.1109/TCAD.2008.2010691</dc:identifier>
                <prism:number>1</prism:number>
                <dcterms:alternative>IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst.</dcterms:alternative>
                <dc:identifier>ISSN 0278-0070</dc:identifier>
            </bib:Journal>
        </dcterms:isPartOf>
        <bib:authors>
            <rdf:Seq>
                <rdf:li>
                    <foaf:Person>
                        <foaf:surname>Marculescu</foaf:surname>
                        <foaf:givenName>Radu</foaf:givenName>
                    </foaf:Person>
                </rdf:li>
                <rdf:li>
                    <foaf:Person>
                        <foaf:surname>Ogras</foaf:surname>
                        <foaf:givenName>Umit Y.</foaf:givenName>
                    </foaf:Person>
                </rdf:li>
                <rdf:li>
                    <foaf:Person>
                        <foaf:surname>Peh</foaf:surname>
                        <foaf:givenName>Li-Shiuan</foaf:givenName>
                    </foaf:Person>
                </rdf:li>
                <rdf:li>
                    <foaf:Person>
                        <foaf:surname>Jerger</foaf:surname>
                        <foaf:givenName>Natalie Enright</foaf:givenName>
                    </foaf:Person>
                </rdf:li>
                <rdf:li>
                    <foaf:Person>
                        <foaf:surname>Hoskote</foaf:surname>
                        <foaf:givenName>Yatin</foaf:givenName>
                    </foaf:Person>
                </rdf:li>
            </rdf:Seq>
        </bib:authors>
        <link:link rdf:resource="#item_88"/>
        <dc:subject>Read 50%</dc:subject>
        <dc:title>Outstanding Research Problems in NoC Design: System, Microarchitecture, and Circuit Perspectives</dc:title>
        <dcterms:abstract>To alleviate the complex communication problems that arise as the number of on-chip components increases, network-on-chip (NoC) architectures have been recently proposed to replace global interconnects. In this paper, we ﬁrst provide a general description of NoC architectures and applications. Then, we enumerate several related research problems organized under ﬁve main categories: Application characterization, communication paradigm, communication infrastructure, analysis, and solution evaluation. Motivation, problem description, proposed approaches, and open issues are discussed for each problem from system, microarchitecture, and circuit perspectives. Finally, we address the interactions among these research problems and put the NoC design process into perspective.</dcterms:abstract>
        <dc:date>01/2009</dc:date>
        <z:language>en</z:language>
        <z:shortTitle>Outstanding Research Problems in NoC Design</z:shortTitle>
        <z:libraryCatalog>DOI.org (Crossref)</z:libraryCatalog>
        <dc:identifier>
            <dcterms:URI>
               <rdf:value>http://ieeexplore.ieee.org/document/4723644/</rdf:value>
            </dcterms:URI>
        </dc:identifier>
        <dcterms:dateSubmitted>2020-03-17 19:36:07</dcterms:dateSubmitted>
        <dc:description>Number: 1
Reporter: IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems</dc:description>
        <bib:pages>3-21</bib:pages>
    </bib:Article>
    <z:Attachment rdf:about="#item_88">
        <z:itemType>attachment</z:itemType>
        <rdf:resource rdf:resource="files/88/Oustanding_Research_Problems_in_NoC_Design_System_Microarchitecture_and_Circuit_Perspectives.pdf"/>
        <dc:title>Oustanding_Research_Problems_in_NoC_Design_System_Microarchitecture_and_Circuit_Perspectives.pdf</dc:title>
        <link:type>application/pdf</link:type>
    </z:Attachment>
    <bib:Article rdf:about="#item_89">
        <z:itemType>journalArticle</z:itemType>
        <dcterms:isPartOf>
            <bib:Journal>
                <prism:volume>54</prism:volume>
                <dc:title>IEEE Transactions on Computers</dc:title>
                <dc:identifier>DOI 10.1109/TC.2005.134</dc:identifier>
                <prism:number>8</prism:number>
                <dcterms:alternative>IEEE Trans. Comput.</dcterms:alternative>
                <dc:identifier>ISSN 0018-9340</dc:identifier>
            </bib:Journal>
        </dcterms:isPartOf>
        <bib:authors>
            <rdf:Seq>
                <rdf:li>
                    <foaf:Person>
                        <foaf:surname>Pande</foaf:surname>
                        <foaf:givenName>P.P.</foaf:givenName>
                    </foaf:Person>
                </rdf:li>
                <rdf:li>
                    <foaf:Person>
                        <foaf:surname>Grecu</foaf:surname>
                        <foaf:givenName>C.</foaf:givenName>
                    </foaf:Person>
                </rdf:li>
                <rdf:li>
                    <foaf:Person>
                        <foaf:surname>Jones</foaf:surname>
                        <foaf:givenName>M.</foaf:givenName>
                    </foaf:Person>
                </rdf:li>
                <rdf:li>
                    <foaf:Person>
                        <foaf:surname>Ivanov</foaf:surname>
                        <foaf:givenName>A.</foaf:givenName>
                    </foaf:Person>
                </rdf:li>
                <rdf:li>
                    <foaf:Person>
                        <foaf:surname>Saleh</foaf:surname>
                        <foaf:givenName>R.</foaf:givenName>
                    </foaf:Person>
                </rdf:li>
            </rdf:Seq>
        </bib:authors>
        <link:link rdf:resource="#item_90"/>
        <dc:subject>Read</dc:subject>
        <dc:title>Performance Evaluation and Design Trade-Offs for Network-on-Chip Interconnect Architectures</dc:title>
        <dcterms:abstract>Multiprocessor system-on-chip (MP-SoC) platforms are emerging as an important trend for SoC design. Power and wire design constraints are forcing the adoption of new design methodologies for system-on-chip (SoC), namely, those that incorporate modularity and explicit parallelism. To enable these MP-SoC platforms, researchers have recently pursued scaleable communicationcentric interconnect fabrics, such as networks-on-chip (NoC), which possess many features that are particularly attractive for these. These communication-centric interconnect fabrics are characterized by different trade-offs with regard to latency, throughput, energy dissipation, and silicon area requirements. In this paper, we develop a consistent and meaningful evaluation methodology to compare the performance and characteristics of a variety of NoC architectures. We also explore design trade-offs that characterize the NoC approach and obtain comparative results for a number of common NoC topologies. To the best of our knowledge, this is the first effort in characterizing different NoC architectures with respect to their performance and design trade-offs. To further illustrate our evaluation methodology, we map a typical multiprocessing platform to different NoC interconnect architectures and show how the system performance is affected by these design trade-offs.</dcterms:abstract>
        <dc:date>08/2005</dc:date>
        <z:language>en</z:language>
        <z:libraryCatalog>DOI.org (Crossref)</z:libraryCatalog>
        <dc:identifier>
            <dcterms:URI>
               <rdf:value>http://ieeexplore.ieee.org/document/1453503/</rdf:value>
            </dcterms:URI>
        </dc:identifier>
        <dcterms:dateSubmitted>2020-03-17 19:36:09</dcterms:dateSubmitted>
        <dc:description>Number: 8
Reporter: IEEE Transactions on Computers</dc:description>
        <bib:pages>1025-1040</bib:pages>
    </bib:Article>
    <z:Attachment rdf:about="#item_90">
        <z:itemType>attachment</z:itemType>
        <rdf:resource rdf:resource="files/90/Performance Evaluation and Design TradeOffs for Network on Chip interconnect Architectures.pdf"/>
        <dc:title>Performance Evaluation and Design TradeOffs for Network on Chip interconnect Architectures.pdf</dc:title>
        <link:type>application/pdf</link:type>
    </z:Attachment>
    <rdf:Description rdf:about="http://ieeexplore.ieee.org/document/6926188/">
        <z:itemType>conferencePaper</z:itemType>
        <dcterms:isPartOf>
            <bib:Journal>
                <dc:identifier>ISBN 978-1-4799-1356-5 978-1-4799-1355-8</dc:identifier>
                <dc:title>2014 2nd International Conference on Devices, Circuits and Systems (ICDCS)</dc:title>
                <dc:identifier>DOI 10.1109/ICDCSyst.2014.6926188</dc:identifier>
            </bib:Journal>
        </dcterms:isPartOf>
        <dc:publisher>
            <foaf:Organization>
                <vcard:adr>
                    <vcard:Address>
                       <vcard:locality>Combiatore, India</vcard:locality>
                    </vcard:Address>
                </vcard:adr>
                <foaf:name>IEEE</foaf:name>
            </foaf:Organization>
        </dc:publisher>
        <bib:authors>
            <rdf:Seq>
                <rdf:li>
                    <foaf:Person>
                        <foaf:surname>Kamal Reddy</foaf:surname>
                        <foaf:givenName>Tetala Neel</foaf:givenName>
                    </foaf:Person>
                </rdf:li>
                <rdf:li>
                    <foaf:Person>
                        <foaf:surname>Swain</foaf:surname>
                        <foaf:givenName>Ayas Kanta</foaf:givenName>
                    </foaf:Person>
                </rdf:li>
                <rdf:li>
                    <foaf:Person>
                        <foaf:surname>Singh</foaf:surname>
                        <foaf:givenName>Jayant Kumar</foaf:givenName>
                    </foaf:Person>
                </rdf:li>
                <rdf:li>
                    <foaf:Person>
                        <foaf:surname>Mahapatra</foaf:surname>
                        <foaf:givenName>Kamala Kanta</foaf:givenName>
                    </foaf:Person>
                </rdf:li>
            </rdf:Seq>
        </bib:authors>
        <link:link rdf:resource="#item_92"/>
        <dc:title>Performance assessment of different Network-on-Chip topologies</dc:title>
        <dc:date>3/2014</dc:date>
        <z:language>en</z:language>
        <z:libraryCatalog>DOI.org (Crossref)</z:libraryCatalog>
        <dc:identifier>
            <dcterms:URI>
               <rdf:value>http://ieeexplore.ieee.org/document/6926188/</rdf:value>
            </dcterms:URI>
        </dc:identifier>
        <dcterms:dateSubmitted>2020-03-17 19:36:11</dcterms:dateSubmitted>
        <dc:description>Meeting Name: 2014 2nd International Conference on Devices, Circuits and Systems (ICDCS)
Reporter: 2014 2nd International Conference on Devices, Circuits and Systems (ICDCS)</dc:description>
        <bib:pages>1-5</bib:pages>
        <bib:presentedAt>
            <bib:Conference>
                <dc:title>2014 2nd International Conference on Devices, Circuits and Systems (ICDCS)</dc:title>
            </bib:Conference>
        </bib:presentedAt>
    </rdf:Description>
    <z:Attachment rdf:about="#item_92">
        <z:itemType>attachment</z:itemType>
        <rdf:resource rdf:resource="files/92/Performance_Assesment_of_different_Network_on_Chip_topologies.pdf"/>
        <dc:title>Performance_Assesment_of_different_Network_on_Chip_topologies.pdf</dc:title>
        <link:type>application/pdf</link:type>
    </z:Attachment>
    <rdf:Description rdf:about="https://ieeexplore.ieee.org/document/8623831/">
        <z:itemType>conferencePaper</z:itemType>
        <dcterms:isPartOf>
            <bib:Journal>
                <dc:identifier>ISBN 978-1-5386-7392-8</dc:identifier>
                <dc:title>2018 IEEE 61st International Midwest Symposium on Circuits and Systems (MWSCAS)</dc:title>
                <dc:identifier>DOI 10.1109/MWSCAS.2018.8623831</dc:identifier>
            </bib:Journal>
        </dcterms:isPartOf>
        <dc:publisher>
            <foaf:Organization>
                <vcard:adr>
                    <vcard:Address>
                       <vcard:locality>Windsor, ON, Canada</vcard:locality>
                    </vcard:Address>
                </vcard:adr>
                <foaf:name>IEEE</foaf:name>
            </foaf:Organization>
        </dc:publisher>
        <bib:authors>
            <rdf:Seq>
                <rdf:li>
                    <foaf:Person>
                        <foaf:surname>Daoud</foaf:surname>
                        <foaf:givenName>Luka</foaf:givenName>
                    </foaf:Person>
                </rdf:li>
            </rdf:Seq>
        </bib:authors>
        <link:link rdf:resource="#item_94"/>
        <dc:title>Secure Network-on-Chip Architectures for MPSoC: Overview and Challenges</dc:title>
        <dcterms:abstract>Network-on-Chip (NOC) is the heart of data communication between processing cores in Multiprocessor-based Systems on Chip (MPSoC). Packets transferred via the NoC are exposed to snooping, which makes NoC-based systems vulnerable to security attacks. Additionally, Hardware Trojans (HTs) can be deployed in some of the NoC nodes to apply security threats of extracting sensitive information or degrading the system performance. In this paper, an overview of some security attacks in NoC-based systems and the countermeasure techniques giving prominence on malicious nodes are discussed. Work in progress for secure routing algorithms is also presented.</dcterms:abstract>
        <dc:date>8/2018</dc:date>
        <z:language>en</z:language>
        <z:shortTitle>Secure Network-on-Chip Architectures for MPSoC</z:shortTitle>
        <z:libraryCatalog>DOI.org (Crossref)</z:libraryCatalog>
        <dc:identifier>
            <dcterms:URI>
                <rdf:value>https://ieeexplore.ieee.org/document/8623831/</rdf:value>
            </dcterms:URI>
        </dc:identifier>
        <dcterms:dateSubmitted>2020-03-17 19:36:13</dcterms:dateSubmitted>
        <dc:description>Meeting Name: 2018 IEEE 61st International Midwest Symposium on Circuits and Systems (MWSCAS)
Reporter: 2018 IEEE 61st International Midwest Symposium on Circuits and Systems (MWSCAS)</dc:description>
        <bib:pages>542-543</bib:pages>
        <bib:presentedAt>
            <bib:Conference>
                <dc:title>2018 IEEE 61st International Midwest Symposium on Circuits and Systems (MWSCAS)</dc:title>
            </bib:Conference>
        </bib:presentedAt>
    </rdf:Description>
    <z:Attachment rdf:about="#item_94">
        <z:itemType>attachment</z:itemType>
        <rdf:resource rdf:resource="files/94/Secure_Network_on_Chip_Architectures_for_MPSoC_Overview_and_Challenges.pdf"/>
        <dc:title>Secure_Network_on_Chip_Architectures_for_MPSoC_Overview_and_Challenges.pdf</dc:title>
        <link:type>application/pdf</link:type>
    </z:Attachment>
    <rdf:Description rdf:about="http://ieeexplore.ieee.org/document/7518838/">
        <z:itemType>conferencePaper</z:itemType>
        <dcterms:isPartOf>
            <bib:Journal>
                <dc:identifier>ISBN 978-1-5090-2552-7</dc:identifier>
                <dc:title>2016 International Conference on Information Communication and Embedded Systems (ICICES)</dc:title>
                <dc:identifier>DOI 10.1109/ICICES.2016.7518838</dc:identifier>
            </bib:Journal>
        </dcterms:isPartOf>
        <dc:publisher>
            <foaf:Organization>
                <vcard:adr>
                    <vcard:Address>
                       <vcard:locality>Chenai, Tamilnadu, India</vcard:locality>
                    </vcard:Address>
                </vcard:adr>
                <foaf:name>IEEE</foaf:name>
            </foaf:Organization>
        </dc:publisher>
        <bib:authors>
            <rdf:Seq>
                <rdf:li>
                    <foaf:Person>
                        <foaf:surname>Kalita</foaf:surname>
                        <foaf:givenName>Alakesh</foaf:givenName>
                    </foaf:Person>
                </rdf:li>
                <rdf:li>
                    <foaf:Person>
                        <foaf:surname>Ray</foaf:surname>
                        <foaf:givenName>Kaushik</foaf:givenName>
                    </foaf:Person>
                </rdf:li>
                <rdf:li>
                    <foaf:Person>
                        <foaf:surname>Biswas</foaf:surname>
                        <foaf:givenName>Abhijit</foaf:givenName>
                    </foaf:Person>
                </rdf:li>
                <rdf:li>
                    <foaf:Person>
                        <foaf:surname>Hussain</foaf:surname>
                        <foaf:givenName>Md. Anwar</foaf:givenName>
                    </foaf:Person>
                </rdf:li>
            </rdf:Seq>
        </bib:authors>
        <link:link rdf:resource="#item_96"/>
        <dc:title>A topology for network-on-chip</dc:title>
        <dcterms:abstract>Network on chip is an advanced version of System on chip which gives both scalabilities and flexible communication inside the chip. In this paper we proposed a new topology by keeping in mind the factors like minimum chip area, high throughput and minimum latency with path diversity. We compared our proposed topology with some existing topologies like fat tree and Multipath Topology in terms of latency, throughput, hop count, the hardware used and the number of events to be carried out the simulation. The proposed topology provides us with minimum latency, less hardware used, high throughput better than the existing topologies that we compared. We used an adaptive routing algorithm which is a deadlock and live lock free algorithm, provides path diversity along with a proper load balance and maximum channel utilization in our proposed topology. The required simulation is done using with an open source simulator named OMNET++.</dcterms:abstract>
        <dc:date>2/2016</dc:date>
        <z:language>en</z:language>
        <z:libraryCatalog>DOI.org (Crossref)</z:libraryCatalog>
        <dc:identifier>
            <dcterms:URI>
               <rdf:value>http://ieeexplore.ieee.org/document/7518838/</rdf:value>
            </dcterms:URI>
        </dc:identifier>
        <dcterms:dateSubmitted>2020-03-17 19:36:15</dcterms:dateSubmitted>
        <dc:description>Meeting Name: 2016 International Conference on Information Communication and Embedded Systems (ICICES)
Reporter: 2016 International Conference on Information Communication and Embedded Systems (ICICES)</dc:description>
        <bib:pages>1-7</bib:pages>
        <bib:presentedAt>
            <bib:Conference>
                <dc:title>2016 International Conference on Information Communication and Embedded Systems (ICICES)</dc:title>
            </bib:Conference>
        </bib:presentedAt>
    </rdf:Description>
    <z:Attachment rdf:about="#item_96">
        <z:itemType>attachment</z:itemType>
        <rdf:resource rdf:resource="files/96/Topology_for_Network_on_Chip.pdf"/>
        <dc:title>Topology_for_Network_on_Chip.pdf</dc:title>
        <link:type>application/pdf</link:type>
    </z:Attachment>
    <z:Attachment rdf:about="#item_97">
        <z:itemType>attachment</z:itemType>
        <rdf:resource rdf:resource="files/97/Performance_Analysis_of_NxN_2D_mesh_topologies_for_NoC.pdf"/>
        <dc:title>Performance_Analysis_of_NxN_2D_mesh_topologies_for_NoC.pdf</dc:title>
        <link:type>application/pdf</link:type>
    </z:Attachment>
    <z:Attachment rdf:about="#item_98">
        <z:itemType>attachment</z:itemType>
        <rdf:resource rdf:resource="files/98/PerformanceAnalysis_of_NoC_Structure_based_on_StarMesh_Topology.pdf"/>
        <dc:title>PerformanceAnalysis_of_NoC_Structure_based_on_StarMesh_Topology.pdf</dc:title>
        <link:type>application/pdf</link:type>
    </z:Attachment>
    <rdf:Description rdf:about="http://ieeexplore.ieee.org/document/6201518/">
        <z:itemType>conferencePaper</z:itemType>
        <dcterms:isPartOf>
            <bib:Journal>
                <dc:identifier>ISBN 978-1-4577-1415-3 978-1-4577-1414-6 978-1-4577-1413-9</dc:identifier>
                <dc:title>2012 2nd International Conference on Consumer Electronics, Communications and Networks (CECNet)</dc:title>
                <dc:identifier>DOI 10.1109/CECNet.2012.6201518</dc:identifier>
            </bib:Journal>
        </dcterms:isPartOf>
        <dc:publisher>
            <foaf:Organization>
                <vcard:adr>
                    <vcard:Address>
                       <vcard:locality>Yichang, China</vcard:locality>
                    </vcard:Address>
                </vcard:adr>
                <foaf:name>IEEE</foaf:name>
            </foaf:Organization>
        </dc:publisher>
        <bib:authors>
            <rdf:Seq>
                <rdf:li>
                    <foaf:Person>
                        <foaf:surname>Li</foaf:surname>
                        <foaf:givenName>Fei</foaf:givenName>
                    </foaf:Person>
                </rdf:li>
                <rdf:li>
                    <foaf:Person>
                        <foaf:surname>Gu</foaf:surname>
                        <foaf:givenName>Huaxi</foaf:givenName>
                    </foaf:Person>
                </rdf:li>
                <rdf:li>
                    <foaf:Person>
                        <foaf:surname>Du</foaf:surname>
                        <foaf:givenName>Keming</foaf:givenName>
                    </foaf:Person>
                </rdf:li>
                <rdf:li>
                    <foaf:Person>
                        <foaf:surname>Deng</foaf:surname>
                        <foaf:givenName>Zhi</foaf:givenName>
                    </foaf:Person>
                </rdf:li>
                <rdf:li>
                    <foaf:Person>
                        <foaf:surname>Huang</foaf:surname>
                        <foaf:givenName>Zhongfan</foaf:givenName>
                    </foaf:Person>
                </rdf:li>
            </rdf:Seq>
        </bib:authors>
        <link:link rdf:resource="#item_100"/>
        <dc:title>A case study of application specific NoC design</dc:title>
        <dcterms:abstract>Network-on-chip (NoC) is emerging as an effective architecture which address the shortcomings of traditional busbased System-on-chip (SoC). NoC has been under investigation for several years and many different architecture and various protocols have been proposed. However, compared to the general -purpose NoC, the methodology to design application specific NoC provides greater practical insight. In this paper, we present the design process of application specific NoC. According to this design flow, we design a 4h4 2D mesh platform and give the result of the specific NoC mapped with a OFDM receiver application.</dcterms:abstract>
        <dc:date>04/2012</dc:date>
        <z:language>en</z:language>
        <z:libraryCatalog>DOI.org (Crossref)</z:libraryCatalog>
        <dc:identifier>
            <dcterms:URI>
               <rdf:value>http://ieeexplore.ieee.org/document/6201518/</rdf:value>
            </dcterms:URI>
        </dc:identifier>
        <dcterms:dateSubmitted>2020-03-17 19:41:34</dcterms:dateSubmitted>
        <dc:description>Meeting Name: 2012 2nd International Conference on Consumer Electronics, Communications and Networks (CECNet)
Reporter: 2012 2nd International Conference on Consumer Electronics, Communications and Networks (CECNet)</dc:description>
        <bib:pages>759-762</bib:pages>
        <bib:presentedAt>
            <bib:Conference>
                <dc:title>2012 2nd International Conference on Consumer Electronics, Communications and Networks (CECNet)</dc:title>
            </bib:Conference>
        </bib:presentedAt>
    </rdf:Description>
    <z:Attachment rdf:about="#item_100">
        <z:itemType>attachment</z:itemType>
        <rdf:resource rdf:resource="files/100/A_case_study_of_application_specific_NoC_design.pdf"/>
        <dc:title>A_case_study_of_application_specific_NoC_design.pdf</dc:title>
        <link:type>application/pdf</link:type>
    </z:Attachment>
    <rdf:Description rdf:about="http://ieeexplore.ieee.org/document/5290419/">
        <z:itemType>conferencePaper</z:itemType>
        <dcterms:isPartOf>
            <bib:Journal>
                <dc:identifier>ISBN 978-1-4244-4573-8</dc:identifier>
                <dc:title>2009 Joint IEEE North-East Workshop on Circuits and Systems and TAISA Conference</dc:title>
                <dc:identifier>DOI 10.1109/NEWCAS.2009.5290419</dc:identifier>
            </bib:Journal>
        </dcterms:isPartOf>
        <dc:publisher>
            <foaf:Organization>
                <vcard:adr>
                    <vcard:Address>
                       <vcard:locality>Toulouse, France</vcard:locality>
                    </vcard:Address>
                </vcard:adr>
                <foaf:name>IEEE</foaf:name>
            </foaf:Organization>
        </dc:publisher>
        <bib:authors>
            <rdf:Seq>
                <rdf:li>
                    <foaf:Person>
                        <foaf:surname>Foroutan</foaf:surname>
                        <foaf:givenName>Sahar</foaf:givenName>
                    </foaf:Person>
                </rdf:li>
                <rdf:li>
                    <foaf:Person>
                        <foaf:surname>Thonnart</foaf:surname>
                        <foaf:givenName>Yvain</foaf:givenName>
                    </foaf:Person>
                </rdf:li>
                <rdf:li>
                    <foaf:Person>
                        <foaf:surname>Hersemeule</foaf:surname>
                        <foaf:givenName>Richard</foaf:givenName>
                    </foaf:Person>
                </rdf:li>
                <rdf:li>
                    <foaf:Person>
                        <foaf:surname>Jerraya</foaf:surname>
                        <foaf:givenName>Ahmed</foaf:givenName>
                    </foaf:Person>
                </rdf:li>
            </rdf:Seq>
        </bib:authors>
        <dcterms:isReferencedBy rdf:resource="#item_102"/>
        <link:link rdf:resource="#item_103"/>
        <dc:subject>Read, SKimmed</dc:subject>
        <dc:title>Analytical computation of packet latency in a 2D-mesh NoC</dc:title>
        <dcterms:abstract>In order to avoid time-consuming iterations in the design flow of system-on-chip communication, it is required to make early decisions based on the performance estimations of the system. To fulfill such requirements, analytical techniques are fast and reliable alternatives for long and non-exhaustive traditional simulation-based methods. This paper presents a case-study of using an analytical method, based on Markov chain stochastic processes, for latency evaluation of a Network-on-Chip arranged in a two dimensional Mesh topology, with an x-first routing algorithm and an uniform traffic pattern. Results obtained by the analytical method are compared with the results of a SystemC simulation platform.</dcterms:abstract>
        <dc:date>06/2009</dc:date>
        <z:language>en</z:language>
        <z:libraryCatalog>DOI.org (Crossref)</z:libraryCatalog>
        <dc:identifier>
            <dcterms:URI>
               <rdf:value>http://ieeexplore.ieee.org/document/5290419/</rdf:value>
            </dcterms:URI>
        </dc:identifier>
        <dcterms:dateSubmitted>2020-03-17 19:41:37</dcterms:dateSubmitted>
        <dc:description>Meeting Name: 2009 Joint IEEE North-East Workshop on Circuits and Systems and TAISA Conference (NEWCAS-TAISA)
Reporter: 2009 Joint IEEE North-East Workshop on Circuits and Systems and TAISA Conference</dc:description>
        <bib:pages>1-4</bib:pages>
        <bib:presentedAt>
            <bib:Conference>
                <dc:title>2009 Joint IEEE North-East Workshop on Circuits and Systems and TAISA Conference (NEWCAS-TAISA)</dc:title>
            </bib:Conference>
        </bib:presentedAt>
    </rdf:Description>
    <bib:Memo rdf:about="#item_102">
        <rdf:value>&lt;p&gt;Seems like it has potential but is mostly about a way to analitycaly computate the mean packet latency based on Markov Chain Models.&lt;br /&gt;&lt;br /&gt;&lt;br /&gt;Look up when it would be nice to computate the latency in the python NoC simulator.&lt;/p&gt;</rdf:value>
    </bib:Memo>
    <z:Attachment rdf:about="#item_103">
        <z:itemType>attachment</z:itemType>
        <rdf:resource rdf:resource="files/103/Analitycal_compuatation_of_packet_latency_in_2D_mesh_NOC.pdf"/>
        <dc:title>Analitycal_compuatation_of_packet_latency_in_2D_mesh_NOC.pdf</dc:title>
        <link:type>application/pdf</link:type>
    </z:Attachment>
    <rdf:Description rdf:about="http://ieeexplore.ieee.org/document/8273057/">
        <z:itemType>conferencePaper</z:itemType>
        <dcterms:isPartOf>
            <bib:Journal>
                <dc:identifier>ISBN 978-1-5090-6778-7</dc:identifier>
                <dc:title>2017 International Conference on Engineering &amp; MIS (ICEMIS)</dc:title>
                <dc:identifier>DOI 10.1109/ICEMIS.2017.8273057</dc:identifier>
            </bib:Journal>
        </dcterms:isPartOf>
        <dc:publisher>
            <foaf:Organization>
                <vcard:adr>
                    <vcard:Address>
                       <vcard:locality>Monastir</vcard:locality>
                    </vcard:Address>
                </vcard:adr>
                <foaf:name>IEEE</foaf:name>
            </foaf:Organization>
        </dc:publisher>
        <bib:authors>
            <rdf:Seq>
                <rdf:li>
                    <foaf:Person>
                        <foaf:surname>Chemli</foaf:surname>
                        <foaf:givenName>Bouraoui</foaf:givenName>
                    </foaf:Person>
                </rdf:li>
                <rdf:li>
                    <foaf:Person>
                        <foaf:surname>Zitouni</foaf:surname>
                        <foaf:givenName>Abdelkrim</foaf:givenName>
                    </foaf:Person>
                </rdf:li>
            </rdf:Seq>
        </bib:authors>
        <link:link rdf:resource="#item_105"/>
        <dc:title>Architecture and performances comparison of Network on chip router for hierarchical mesh topology</dc:title>
        <dcterms:abstract>Recently, Network on chip (NoC) has emerged as a good solution for future complex System on Chip (SoC). As opposed to bus technology, NoC allows the communication of hundreds or thousands of cores (processors, memories…) on a single chip. This work aims at providing comparison and performance analysis of three regular NoC topologies. We present the different pipeline stages of the proposed router which is the backbone of the NoC. The proposal supports the hierarchical mesh topology and uses a minimal routing algorithm to avoid deadlocks and a priority based arbiter to satisfy the quality (QoS) of service expected by the NoC. Results are presented and compared with other works in terms of maximal clock frequency, area, power consumption and peak performance.</dcterms:abstract>
        <dc:date>5/2017</dc:date>
        <z:language>en</z:language>
        <z:libraryCatalog>DOI.org (Crossref)</z:libraryCatalog>
        <dc:identifier>
            <dcterms:URI>
               <rdf:value>http://ieeexplore.ieee.org/document/8273057/</rdf:value>
            </dcterms:URI>
        </dc:identifier>
        <dcterms:dateSubmitted>2020-03-17 19:41:39</dcterms:dateSubmitted>
        <dc:description>Meeting Name: 2017 International Conference on Engineering &amp; MIS (ICEMIS)
Reporter: 2017 International Conference on Engineering &amp; MIS (ICEMIS)</dc:description>
        <bib:pages>1-4</bib:pages>
        <bib:presentedAt>
            <bib:Conference>
                <dc:title>2017 International Conference on Engineering &amp; MIS (ICEMIS)</dc:title>
            </bib:Conference>
        </bib:presentedAt>
    </rdf:Description>
    <z:Attachment rdf:about="#item_105">
        <z:itemType>attachment</z:itemType>
        <rdf:resource rdf:resource="files/105/Architecture_and_Performances_comparison_of_NOC_router_for_hierarchical_Mesh_Topology.pdf"/>
        <dc:title>Architecture_and_Performances_comparison_of_NOC_router_for_hierarchical_Mesh_Topology.pdf</dc:title>
        <link:type>application/pdf</link:type>
    </z:Attachment>
    <rdf:Description rdf:about="http://ieeexplore.ieee.org/document/5774825/">
        <z:itemType>conferencePaper</z:itemType>
        <dcterms:isPartOf>
            <bib:Journal>
                <dc:identifier>ISBN 978-1-4244-7454-7</dc:identifier>
                <dc:title>2010 IEEE Asia Pacific Conference on Circuits and Systems</dc:title>
                <dc:identifier>DOI 10.1109/APCCAS.2010.5774825</dc:identifier>
            </bib:Journal>
        </dcterms:isPartOf>
        <dc:publisher>
            <foaf:Organization>
                <vcard:adr>
                    <vcard:Address>
                       <vcard:locality>Kuala Lumpur, Malaysia</vcard:locality>
                    </vcard:Address>
                </vcard:adr>
                <foaf:name>IEEE</foaf:name>
            </foaf:Organization>
        </dc:publisher>
        <bib:authors>
            <rdf:Seq>
                <rdf:li>
                    <foaf:Person>
                        <foaf:surname>Lee</foaf:surname>
                        <foaf:givenName>SeungJu</foaf:givenName>
                    </foaf:Person>
                </rdf:li>
                <rdf:li>
                    <foaf:Person>
                        <foaf:surname>Yanagisawa</foaf:surname>
                        <foaf:givenName>Masao</foaf:givenName>
                    </foaf:Person>
                </rdf:li>
                <rdf:li>
                    <foaf:Person>
                        <foaf:surname>Ohtsuki</foaf:surname>
                        <foaf:givenName>Tatsuo</foaf:givenName>
                    </foaf:Person>
                </rdf:li>
                <rdf:li>
                    <foaf:Person>
                        <foaf:surname>Togawa</foaf:surname>
                        <foaf:givenName>Nozomu</foaf:givenName>
                    </foaf:Person>
                </rdf:li>
            </rdf:Seq>
        </bib:authors>
        <dcterms:isReferencedBy rdf:resource="#item_107"/>
        <link:link rdf:resource="#item_108"/>
        <dc:subject>meshTopology</dc:subject>
        <dc:subject>Read</dc:subject>
        <dc:title>BusMesh NoC: A novel NoC architecture comprised of bus-based connection and global mesh routers</dc:title>
        <dcterms:abstract>Network-on-chip (NoC) architectures are emerged as a promising solution to the lack of scalability in multi-processor systems-on-chips (MPSoCs). In this paper, A busmesh network­ on-chip (BMNoC) architecture is proposed, together with simulation results. It is comprised of bus-based connection and global mesh routers to enhance the performance of on-chip communication. Furthermore, MPEG-4, H.264 and a hybrid application mixed MPEG-4 and H.264 on our architecture illustrates the better performance than earlier studies and feasibility of BMNoC.</dcterms:abstract>
        <dc:date>12/2010</dc:date>
        <z:language>en</z:language>
        <z:shortTitle>BusMesh NoC</z:shortTitle>
        <z:libraryCatalog>DOI.org (Crossref)</z:libraryCatalog>
        <dc:identifier>
            <dcterms:URI>
               <rdf:value>http://ieeexplore.ieee.org/document/5774825/</rdf:value>
            </dcterms:URI>
        </dc:identifier>
        <dcterms:dateSubmitted>2020-03-17 19:41:41</dcterms:dateSubmitted>
        <dc:description>Meeting Name: APCCAS 2010-2010 IEEE Asia Pacific Conference on Circuits and Systems
Reporter: 2010 IEEE Asia Pacific Conference on Circuits and Systems</dc:description>
        <bib:pages>712-715</bib:pages>
        <bib:presentedAt>
            <bib:Conference>
                <dc:title>APCCAS 2010-2010 IEEE Asia Pacific Conference on Circuits and Systems</dc:title>
            </bib:Conference>
        </bib:presentedAt>
    </rdf:Description>
    <bib:Memo rdf:about="#item_107">
        <rdf:value>&lt;p&gt;Takes the aproach to the Mesh Topology that would be expected and nowadays i don't think could be relevant for most NoC aplications.&lt;/p&gt;
&lt;p&gt;Each IP could have it's own node/router/IIP but then we have a huge area overhead because even the smallest module has it.&lt;/p&gt;
&lt;p&gt;To lower the area they gave an idea: Why give up on SoC's + Buses entirely ? Let's still use buses for clusters of IPs that tightly work together.&lt;/p&gt;
&lt;p&gt;Basically it could have been called: SocMesh NoC. &lt;br /&gt;I don't know how big the clusters are in their version. What if there is a contraint on the volume.&lt;/p&gt;</rdf:value>
    </bib:Memo>
    <z:Attachment rdf:about="#item_108">
        <z:itemType>attachment</z:itemType>
        <rdf:resource rdf:resource="files/108/BusMeshNoc.pdf"/>
        <dc:title>BusMeshNoc.pdf</dc:title>
        <link:type>application/pdf</link:type>
    </z:Attachment>
    <rdf:Description rdf:about="#item_109">
        <z:itemType>conferencePaper</z:itemType>
        <dcterms:isPartOf>
            <bib:Journal>
                <dc:identifier>ISBN 978-1-61284-193-9 978-1-61284-192-2 978-1-61284-191-5</dc:identifier>
                <dc:title>2011 9th IEEE International Conference on ASIC</dc:title>
                <dc:identifier>DOI 10.1109/ASICON.2011.6157324</dc:identifier>
            </bib:Journal>
        </dcterms:isPartOf>
        <dc:publisher>
            <foaf:Organization>
                <vcard:adr>
                    <vcard:Address>
                       <vcard:locality>Xiamen, China</vcard:locality>
                    </vcard:Address>
                </vcard:adr>
                <foaf:name>IEEE</foaf:name>
            </foaf:Organization>
        </dc:publisher>
        <bib:authors>
            <rdf:Seq>
                <rdf:li>
                   <foaf:Person><foaf:surname>Pan Hao</foaf:surname></foaf:Person>
                </rdf:li>
                <rdf:li>
                   <foaf:Person><foaf:surname>Hong Qi</foaf:surname></foaf:Person>
                </rdf:li>
                <rdf:li>
                    <foaf:Person>
                       <foaf:surname>Du Jiaqin</foaf:surname>
                    </foaf:Person>
                </rdf:li>
                <rdf:li>
                   <foaf:Person><foaf:surname>Pan Pan</foaf:surname></foaf:Person>
                </rdf:li>
            </rdf:Seq>
        </bib:authors>
        <link:link rdf:resource="#item_110"/>
        <dc:title>Comparison of 2D MESH routing algorithm in NOC</dc:title>
        <dcterms:abstract>The purpose of NOC is to solve the choke point in communication and the clock problem from architecture. Each route in NOC includes some routers, and it takes a few clock periods by passing a router. When the network is in congestion , the package transmission will produce much more time delay. So adopting a appropriate routing algorithm to get the balance between the time delay and throughput rate becomes the key problem. In this paper, we have done some research on XY and OE algorithms based on the 4x4 mesh topology by using NIRGAM emulator. The result shows that the ratio of throughput rate and package time delay is 2.5358 in OE routing algorithm, which is larger than 2. 1126 in XY routing algorithm, and it proves that the OE routing algorithm is better to Mesh topology than OE routing algorithm.</dcterms:abstract>
        <dc:date>10/2011</dc:date>
        <z:language>en</z:language>
        <z:libraryCatalog>DOI.org (Crossref)</z:libraryCatalog>
        <dc:identifier>
            <dcterms:URI>
               <rdf:value>http://ieeexplore.ieee.org/document/6157324/</rdf:value>
            </dcterms:URI>
        </dc:identifier>
        <dcterms:dateSubmitted>2020-03-17 19:41:43</dcterms:dateSubmitted>
        <dc:description>Meeting Name: 2011 IEEE 9th International Conference on ASIC (ASICON 2011)
Reporter: 2011 9th IEEE International Conference on ASIC</dc:description>
        <bib:pages>791-795</bib:pages>
        <bib:presentedAt>
            <bib:Conference>
                <dc:title>2011 IEEE 9th International Conference on ASIC (ASICON 2011)</dc:title>
            </bib:Conference>
        </bib:presentedAt>
    </rdf:Description>
    <z:Attachment rdf:about="#item_110">
        <z:itemType>attachment</z:itemType>
        <rdf:resource rdf:resource="files/110/Comparison_of_2D_Mesh_Routing_Algorithm_in_NOC.pdf"/>
        <dc:title>Comparison_of_2D_Mesh_Routing_Algorithm_in_NOC.pdf</dc:title>
        <link:type>application/pdf</link:type>
    </z:Attachment>
    <rdf:Description rdf:about="#item_111">
        <z:itemType>conferencePaper</z:itemType>
        <dcterms:isPartOf>
            <bib:Journal>
                <dc:identifier>ISBN 978-1-61284-193-9 978-1-61284-192-2 978-1-61284-191-5</dc:identifier>
                <dc:title>2011 9th IEEE International Conference on ASIC</dc:title>
                <dc:identifier>DOI 10.1109/ASICON.2011.6157324</dc:identifier>
            </bib:Journal>
        </dcterms:isPartOf>
        <dc:publisher>
            <foaf:Organization>
                <vcard:adr>
                    <vcard:Address>
                       <vcard:locality>Xiamen, China</vcard:locality>
                    </vcard:Address>
                </vcard:adr>
                <foaf:name>IEEE</foaf:name>
            </foaf:Organization>
        </dc:publisher>
        <bib:authors>
            <rdf:Seq>
                <rdf:li>
                   <foaf:Person><foaf:surname>Pan Hao</foaf:surname></foaf:Person>
                </rdf:li>
                <rdf:li>
                   <foaf:Person><foaf:surname>Hong Qi</foaf:surname></foaf:Person>
                </rdf:li>
                <rdf:li>
                    <foaf:Person>
                       <foaf:surname>Du Jiaqin</foaf:surname>
                    </foaf:Person>
                </rdf:li>
                <rdf:li>
                   <foaf:Person><foaf:surname>Pan Pan</foaf:surname></foaf:Person>
                </rdf:li>
            </rdf:Seq>
        </bib:authors>
        <link:link rdf:resource="#item_112"/>
        <dc:subject>meshTopology</dc:subject>
        <dc:title>Comparison of 2D MESH routing algorithm in NOC</dc:title>
        <dcterms:abstract>The purpose of NOC is to solve the choke point in communication and the clock problem from architecture. Each route in NOC includes some routers, and it takes a few clock periods by passing a router. When the network is in congestion , the package transmission will produce much more time delay. So adopting a appropriate routing algorithm to get the balance between the time delay and throughput rate becomes the key problem. In this paper, we have done some research on XY and OE algorithms based on the 4x4 mesh topology by using NIRGAM emulator. The result shows that the ratio of throughput rate and package time delay is 2.5358 in OE routing algorithm, which is larger than 2. 1126 in XY routing algorithm, and it proves that the OE routing algorithm is better to Mesh topology than OE routing algorithm.</dcterms:abstract>
        <dc:date>10/2011</dc:date>
        <z:language>en</z:language>
        <z:libraryCatalog>DOI.org (Crossref)</z:libraryCatalog>
        <dc:identifier>
            <dcterms:URI>
               <rdf:value>http://ieeexplore.ieee.org/document/6157324/</rdf:value>
            </dcterms:URI>
        </dc:identifier>
        <dcterms:dateSubmitted>2020-03-17 19:41:45</dcterms:dateSubmitted>
        <dc:description>Meeting Name: 2011 IEEE 9th International Conference on ASIC (ASICON 2011)
Reporter: 2011 9th IEEE International Conference on ASIC</dc:description>
        <bib:pages>791-795</bib:pages>
        <bib:presentedAt>
            <bib:Conference>
                <dc:title>2011 IEEE 9th International Conference on ASIC (ASICON 2011)</dc:title>
            </bib:Conference>
        </bib:presentedAt>
    </rdf:Description>
    <z:Attachment rdf:about="#item_112">
        <z:itemType>attachment</z:itemType>
        <rdf:resource rdf:resource="files/112/Comparison_of_MeshAlg_for_routing_in_NoC.pdf"/>
        <dc:title>Comparison_of_MeshAlg_for_routing_in_NoC.pdf</dc:title>
        <link:type>application/pdf</link:type>
    </z:Attachment>
    <bib:Article rdf:about="#item_113">
        <z:itemType>journalArticle</z:itemType>
        <dcterms:isPartOf>
            <bib:Journal>
                <prism:volume>8</prism:volume>
                <dc:title>IEEE Embedded Systems Letters</dc:title>
                <dc:identifier>DOI 10.1109/LES.2016.2557353</dc:identifier>
                <prism:number>2</prism:number>
                <dcterms:alternative>IEEE Embedded Syst. Lett.</dcterms:alternative>
                <dc:identifier>ISSN 1943-0663, 1943-0671</dc:identifier>
            </bib:Journal>
        </dcterms:isPartOf>
        <bib:authors>
            <rdf:Seq>
                <rdf:li>
                    <foaf:Person>
                        <foaf:surname>Oxman</foaf:surname>
                        <foaf:givenName>Gadi</foaf:givenName>
                    </foaf:Person>
                </rdf:li>
                <rdf:li>
                    <foaf:Person>
                        <foaf:surname>Weiss</foaf:surname>
                        <foaf:givenName>Shlomo</foaf:givenName>
                    </foaf:Person>
                </rdf:li>
            </rdf:Seq>
        </bib:authors>
        <link:link rdf:resource="#item_114"/>
        <dc:title>Deflection Routing in Hierarchical Mesh NoCs</dc:title>
        <dcterms:abstract>Deﬂection routing has beneﬁts that may make it attractive especially when inexpensive network-on-chip (NoC) implementations are considered. In this letter, we present a proposal of deﬂection routing in hierarchical mesh NoCs. An evaluation of performance and power, obtained with a cycle accurate simulator and using both synthetic and application benchmarks, is reported. We introduce interleaving and shifting, two techniques that reduce the number of routers with a high radix crossbar without reducing network performance.</dcterms:abstract>
        <dc:date>6/2016</dc:date>
        <z:language>en</z:language>
        <z:libraryCatalog>DOI.org (Crossref)</z:libraryCatalog>
        <dc:identifier>
            <dcterms:URI>
               <rdf:value>http://ieeexplore.ieee.org/document/7457620/</rdf:value>
            </dcterms:URI>
        </dc:identifier>
        <dcterms:dateSubmitted>2020-03-17 19:41:47</dcterms:dateSubmitted>
        <dc:description>Number: 2
Reporter: IEEE Embedded Systems Letters</dc:description>
        <bib:pages>45-48</bib:pages>
    </bib:Article>
    <z:Attachment rdf:about="#item_114">
        <z:itemType>attachment</z:itemType>
        <rdf:resource rdf:resource="files/114/DeflectionRouting_in_Hierarchical_Mesh_NOC.pdf"/>
        <dc:title>DeflectionRouting_in_Hierarchical_Mesh_NOC.pdf</dc:title>
        <link:type>application/pdf</link:type>
    </z:Attachment>
    <rdf:Description rdf:about="http://ieeexplore.ieee.org/document/7008786/">
        <z:itemType>conferencePaper</z:itemType>
        <dcterms:isPartOf>
            <bib:Journal>
                <dc:identifier>ISBN 978-1-4799-5347-9</dc:identifier>
                <dc:title>2014 Eighth IEEE/ACM International Symposium on Networks-on-Chip (NoCS)</dc:title>
                <dc:identifier>DOI 10.1109/NOCS.2014.7008786</dc:identifier>
            </bib:Journal>
        </dcterms:isPartOf>
        <dc:publisher>
            <foaf:Organization>
                <vcard:adr>
                    <vcard:Address>
                       <vcard:locality>Ferrara, Italy</vcard:locality>
                    </vcard:Address>
                </vcard:adr>
                <foaf:name>IEEE</foaf:name>
            </foaf:Organization>
        </dc:publisher>
        <bib:authors>
            <rdf:Seq>
                <rdf:li>
                    <foaf:Person>
                        <foaf:surname>Psathakis</foaf:surname>
                        <foaf:givenName>Antonis</foaf:givenName>
                    </foaf:Person>
                </rdf:li>
                <rdf:li>
                    <foaf:Person>
                        <foaf:surname>Papaefstathiou</foaf:surname>
                        <foaf:givenName>Vassilis</foaf:givenName>
                    </foaf:Person>
                </rdf:li>
                <rdf:li>
                    <foaf:Person>
                        <foaf:surname>Katevenis</foaf:surname>
                        <foaf:givenName>Manolis</foaf:givenName>
                    </foaf:Person>
                </rdf:li>
                <rdf:li>
                    <foaf:Person>
                        <foaf:surname>Pnevmatikatos</foaf:surname>
                        <foaf:givenName>Dionisios</foaf:givenName>
                    </foaf:Person>
                </rdf:li>
            </rdf:Seq>
        </bib:authors>
        <link:link rdf:resource="#item_116"/>
        <dc:title>Design trade-offs in energy efficient NoC architectures</dc:title>
        <dcterms:abstract>This paper studies design trade-offs in energy efﬁcient Networks-on-Chip by evaluating every network architecture that derives when we apply all possible variations of design-conﬁguration parameters on a baseline 2D mesh. Network separation (P), concentration (C), express channels (X), ﬂit widths (W), and virtual channels (V). Our comperative analysis selects the network architecture conﬁguration that gives the best energy delay product (EDP) while allowing a maximum area margin of 15% over the most energy efﬁcient conﬁguration of the baseline.</dcterms:abstract>
        <dc:date>9/2014</dc:date>
        <z:language>en</z:language>
        <z:libraryCatalog>DOI.org (Crossref)</z:libraryCatalog>
        <dc:identifier>
            <dcterms:URI>
               <rdf:value>http://ieeexplore.ieee.org/document/7008786/</rdf:value>
            </dcterms:URI>
        </dc:identifier>
        <dcterms:dateSubmitted>2020-03-17 19:41:49</dcterms:dateSubmitted>
        <dc:description>Meeting Name: 2014 Eighth IEEE/ACM International Symposium on Networks-on-Chip (NoCS)
Reporter: 2014 Eighth IEEE/ACM International Symposium on Networks-on-Chip (NoCS)</dc:description>
        <bib:pages>186-187</bib:pages>
        <bib:presentedAt>
            <bib:Conference>
                <dc:title>2014 Eighth IEEE/ACM International Symposium on Networks-on-Chip (NoCS)</dc:title>
            </bib:Conference>
        </bib:presentedAt>
    </rdf:Description>
    <z:Attachment rdf:about="#item_116">
        <z:itemType>attachment</z:itemType>
        <rdf:resource rdf:resource="files/116/Design_Tradeoffs_in_Energy_Efficient_NOC_Architectures.pdf"/>
        <dc:title>Design_Tradeoffs_in_Energy_Efficient_NOC_Architectures.pdf</dc:title>
        <link:type>application/pdf</link:type>
    </z:Attachment>
    <rdf:Description rdf:about="http://ieeexplore.ieee.org/document/6825285/">
        <z:itemType>conferencePaper</z:itemType>
        <dcterms:isPartOf>
            <bib:Journal>
                <dc:identifier>ISBN 978-1-4799-1111-0</dc:identifier>
                <dc:title>2013 International Conference on Anti-Counterfeiting, Security and Identification (ASID)</dc:title>
                <dc:identifier>DOI 10.1109/ICASID.2013.6825285</dc:identifier>
            </bib:Journal>
        </dcterms:isPartOf>
        <dc:publisher>
            <foaf:Organization>
                <vcard:adr>
                    <vcard:Address>
                       <vcard:locality>Shanghai, China</vcard:locality>
                    </vcard:Address>
                </vcard:adr>
                <foaf:name>IEEE</foaf:name>
            </foaf:Organization>
        </dc:publisher>
        <bib:authors>
            <rdf:Seq>
                <rdf:li>
                    <foaf:Person>
                        <foaf:surname>Du</foaf:surname>
                        <foaf:givenName>Gaoming</foaf:givenName>
                    </foaf:Person>
                </rdf:li>
                <rdf:li>
                    <foaf:Person>
                        <foaf:surname>Liang</foaf:surname>
                        <foaf:givenName>Dayi</foaf:givenName>
                    </foaf:Person>
                </rdf:li>
                <rdf:li>
                    <foaf:Person>
                        <foaf:surname>Song</foaf:surname>
                        <foaf:givenName>Yukun</foaf:givenName>
                    </foaf:Person>
                </rdf:li>
                <rdf:li>
                    <foaf:Person>
                        <foaf:surname>Zhang</foaf:surname>
                        <foaf:givenName>Duoli</foaf:givenName>
                    </foaf:Person>
                </rdf:li>
            </rdf:Seq>
        </bib:authors>
        <link:link rdf:resource="#item_118"/>
        <dc:title>A dynamic and mixed routing algorithm for 2D mesh NoC</dc:title>
        <dcterms:abstract>To solve the congestion of NoC caused by overload such as injection rate increase, this paper proposes a novel routing algorithm, that is Dynamic and Mixed Routing(MIXROUT) which is based on XY Routing(XY) and Multiple and LoadBalance Path Routing(MULTI).Although MULTI is an adaptive routing that can relieve traffic congestion state, it has a higher operating power and temperature than other routing mechanism. So a dynamic routing strategy is proposed on the status of the network. It works as follows: MULTI is selected as the routing algorithm when NoC is in heavy load state, otherwise XY is chosen for a lower operating power and temperature. Experimental results show that under the condition of 4*4 topology sizes, MIXROUT is better than XY and MULTI used singly in term of thermal gradient, with a value 1.882°C, 4.116°C and 4.542°C respectively.</dcterms:abstract>
        <dc:date>10/2013</dc:date>
        <z:language>en</z:language>
        <z:libraryCatalog>DOI.org (Crossref)</z:libraryCatalog>
        <dc:identifier>
            <dcterms:URI>
               <rdf:value>http://ieeexplore.ieee.org/document/6825285/</rdf:value>
            </dcterms:URI>
        </dc:identifier>
        <dcterms:dateSubmitted>2020-03-17 19:41:51</dcterms:dateSubmitted>
        <dc:description>Meeting Name: 2013 International Conference on Anti-Counterfeiting, Security and Identification (ASID)
Reporter: 2013 International Conference on Anti-Counterfeiting, Security and Identification (ASID)</dc:description>
        <bib:pages>1-4</bib:pages>
        <bib:presentedAt>
            <bib:Conference>
                <dc:title>2013 International Conference on Anti-Counterfeiting, Security and Identification (ASID)</dc:title>
            </bib:Conference>
        </bib:presentedAt>
    </rdf:Description>
    <z:Attachment rdf:about="#item_118">
        <z:itemType>attachment</z:itemType>
        <rdf:resource rdf:resource="files/118/Dynamic_and_Mixed_Routing_Algorithm_for_2D_Mesh_NoC.pdf"/>
        <dc:title>Dynamic_and_Mixed_Routing_Algorithm_for_2D_Mesh_NoC.pdf</dc:title>
        <link:type>application/pdf</link:type>
    </z:Attachment>
    <rdf:Description rdf:about="#item_119">
        <z:itemType>conferencePaper</z:itemType>
        <dcterms:isPartOf>
            <bib:Journal>
                <dc:identifier>ISBN 978-1-4799-2978-8</dc:identifier>
                <dc:title>2013 Euromicro Conference on Digital System Design</dc:title>
                <dc:identifier>DOI 10.1109/DSD.2013.135</dc:identifier>
            </bib:Journal>
        </dcterms:isPartOf>
        <dc:publisher>
            <foaf:Organization>
                <vcard:adr>
                    <vcard:Address>
                       <vcard:locality>Los Alamitos, CA, USA</vcard:locality>
                    </vcard:Address>
                </vcard:adr>
                <foaf:name>IEEE</foaf:name>
            </foaf:Organization>
        </dc:publisher>
        <bib:authors>
            <rdf:Seq>
                <rdf:li>
                    <foaf:Person>
                        <foaf:surname>Jabbar</foaf:surname>
                        <foaf:givenName>Mohamad Hairol</foaf:givenName>
                    </foaf:Person>
                </rdf:li>
                <rdf:li>
                    <foaf:Person>
                        <foaf:surname>Houzet</foaf:surname>
                        <foaf:givenName>Dominique</foaf:givenName>
                    </foaf:Person>
                </rdf:li>
                <rdf:li>
                    <foaf:Person>
                        <foaf:surname>Hammami</foaf:surname>
                        <foaf:givenName>Omar</foaf:givenName>
                    </foaf:Person>
                </rdf:li>
            </rdf:Seq>
        </bib:authors>
        <link:link rdf:resource="#item_120"/>
        <dc:title>Impact of 3D IC on NoC Topologies: A Wire Delay Consideration</dc:title>
        <dcterms:abstract>In this paper, we perform an exploration of 3D NoC architectures through physical design implementation based on two tiers Tezzaron 3D technology. The 3D NoC partitioning is done by dividing the NoC’s datapath component into two blocks placed in the two tiers. Two Stacked NoC architectures namely Stacked 3D-Mesh NoC and Stacked 2D-Hexagonal NoC developed based on this partitioning strategy are analyzed by comparing their performances with Stacked 2D-Mesh NoC and classical 2DMesh and 3D-Mesh NoC. In order to measure the impact of wire delay on performance, two technology libraries (130 nm and 45 nm) representing old and advanced technologies have been used for the performance analysis. Results from physical implementations show that in advanced technologies such as 45 nm and below, the performance of Stacked 2D NoC topologies with datapath partitioning method have better performances compared with traditional 2D/3D Mesh topologies and Stacked 3D Mesh topology. We advocate here that with stacking there is no need for 3D NoC topologies for advanced 2-tier 3D IC and this is also confirmed for multistage networks like butterfly.</dcterms:abstract>
        <dc:date>09/2013</dc:date>
        <z:language>en</z:language>
        <z:shortTitle>Impact of 3D IC on NoC Topologies</z:shortTitle>
        <z:libraryCatalog>DOI.org (Crossref)</z:libraryCatalog>
        <dc:identifier>
            <dcterms:URI>
               <rdf:value>http://ieeexplore.ieee.org/document/6628261/</rdf:value>
            </dcterms:URI>
        </dc:identifier>
        <dcterms:dateSubmitted>2020-03-17 19:41:53</dcterms:dateSubmitted>
        <dc:description>Meeting Name: 2013 Euromicro Conference on Digital System Design (DSD)
Reporter: 2013 Euromicro Conference on Digital System Design</dc:description>
        <bib:pages>68-72</bib:pages>
        <bib:presentedAt>
            <bib:Conference>
                <dc:title>2013 Euromicro Conference on Digital System Design (DSD)</dc:title>
            </bib:Conference>
        </bib:presentedAt>
    </rdf:Description>
    <z:Attachment rdf:about="#item_120">
        <z:itemType>attachment</z:itemType>
        <rdf:resource rdf:resource="files/120/Impact_od_3D_IC_NoC_Topologies_Wire_Delay_Consideration.pdf"/>
        <dc:title>Impact_od_3D_IC_NoC_Topologies_Wire_Delay_Consideration.pdf</dc:title>
        <link:type>application/pdf</link:type>
    </z:Attachment>
    <rdf:Description rdf:about="http://ieeexplore.ieee.org/document/5676924/">
        <z:itemType>conferencePaper</z:itemType>
        <dcterms:isPartOf>
            <bib:Journal>
                <dc:identifier>ISBN 978-1-4244-5391-7</dc:identifier>
                <dc:title>2010 International Conference on Computational Intelligence and Software Engineering</dc:title>
                <dc:identifier>DOI 10.1109/CISE.2010.5676924</dc:identifier>
            </bib:Journal>
        </dcterms:isPartOf>
        <dc:publisher>
            <foaf:Organization>
                <vcard:adr>
                    <vcard:Address>
                       <vcard:locality>Wuhan, China</vcard:locality>
                    </vcard:Address>
                </vcard:adr>
                <foaf:name>IEEE</foaf:name>
            </foaf:Organization>
        </dc:publisher>
        <bib:authors>
            <rdf:Seq>
                <rdf:li>
                    <foaf:Person>
                        <foaf:surname>Yang</foaf:surname>
                        <foaf:givenName>Quansheng</foaf:givenName>
                    </foaf:Person>
                </rdf:li>
                <rdf:li>
                    <foaf:Person>
                        <foaf:surname>Wu</foaf:surname>
                        <foaf:givenName>Zhekai</foaf:givenName>
                    </foaf:Person>
                </rdf:li>
            </rdf:Seq>
        </bib:authors>
        <link:link rdf:resource="#item_122"/>
        <dc:title>An Improved Mesh Topology and Its Routing Algorithm for NoC</dc:title>
        <dcterms:abstract>Network on chip (NoC) is an effective solution to complex on-chip communication problem. The mesh topology is one of the most popular NoC. It has completely regular topology which can be implemented easily, but the communication delay between remote nodes is large. In this paper, we propose an improved topology called Tmesh, which is based on the standard mesh network by inserting four long links. We also present a deadlock-free routing algorithm for Tmesh named TXY algorithm. Indeed, our experimental results demonstrate a certain reduction in the average packet delay and routing hops.</dcterms:abstract>
        <dc:date>12/2010</dc:date>
        <z:language>en</z:language>
        <z:libraryCatalog>DOI.org (Crossref)</z:libraryCatalog>
        <dc:identifier>
            <dcterms:URI>
               <rdf:value>http://ieeexplore.ieee.org/document/5676924/</rdf:value>
            </dcterms:URI>
        </dc:identifier>
        <dcterms:dateSubmitted>2020-03-17 19:41:55</dcterms:dateSubmitted>
        <dc:description>Meeting Name: 2010 International Conference on Computational Intelligence and Software Engineering (CiSE)
Reporter: 2010 International Conference on Computational Intelligence and Software Engineering</dc:description>
        <bib:pages>1-4</bib:pages>
        <bib:presentedAt>
            <bib:Conference>
                <dc:title>2010 International Conference on Computational Intelligence and Software Engineering (CiSE)</dc:title>
            </bib:Conference>
        </bib:presentedAt>
    </rdf:Description>
    <z:Attachment rdf:about="#item_122">
        <z:itemType>attachment</z:itemType>
        <rdf:resource rdf:resource="files/122/Improved_Mesh_Topology_and_its_Routing_Algorithm_for_NoC.pdf"/>
        <dc:title>Improved_Mesh_Topology_and_its_Routing_Algorithm_for_NoC.pdf</dc:title>
        <link:type>application/pdf</link:type>
    </z:Attachment>
    <rdf:Description rdf:about="http://ieeexplore.ieee.org/document/5118014/">
        <z:itemType>conferencePaper</z:itemType>
        <dcterms:isPartOf>
            <bib:Journal>
                <dc:identifier>ISBN 978-1-4244-3827-3</dc:identifier>
                <dc:title>2009 IEEE International Symposium on Circuits and Systems</dc:title>
                <dc:identifier>DOI 10.1109/ISCAS.2009.5118014</dc:identifier>
            </bib:Journal>
        </dcterms:isPartOf>
        <dc:publisher>
            <foaf:Organization>
                <vcard:adr>
                    <vcard:Address>
                       <vcard:locality>Taipei, Taiwan</vcard:locality>
                    </vcard:Address>
                </vcard:adr>
                <foaf:name>IEEE</foaf:name>
            </foaf:Organization>
        </dc:publisher>
        <bib:authors>
            <rdf:Seq>
                <rdf:li>
                    <foaf:Person>
                       <foaf:surname>Woojoon Lee</foaf:surname>
                    </foaf:Person>
                </rdf:li>
                <rdf:li>
                    <foaf:Person>
                        <foaf:surname>Sobelman</foaf:surname>
                        <foaf:givenName>Gerald E.</foaf:givenName>
                    </foaf:Person>
                </rdf:li>
            </rdf:Seq>
        </bib:authors>
        <link:link rdf:resource="#item_124"/>
        <dc:subject>Read</dc:subject>
        <dc:title>Mesh-star Hybrid NoC architecture with CDMA switch</dc:title>
        <dcterms:abstract>The Network-on-Chip (NoC) concept has been proposed to replace conventional bus-based system architectures to create scalable and flexible future SoC designs. A 2D-mesh topology is one of the most frequently mentioned topologies for an NoC design due to its natural layout mapping onto an SoC. However, the 2D-mesh topology NoC has a hot-spot problem at the center of the network and presents difficulties in multicasting. In this paper, we propose a novel multicastable CDMA switch and an efficient mesh-star hybrid topology. This approach leads to reduced traffic at the center of the network and better performance with multicasting. Our switch has been synthesized using a 0.13μm CMOS technology library.</dcterms:abstract>
        <dc:date>05/2009</dc:date>
        <z:language>en</z:language>
        <z:libraryCatalog>DOI.org (Crossref)</z:libraryCatalog>
        <dc:identifier>
            <dcterms:URI>
               <rdf:value>http://ieeexplore.ieee.org/document/5118014/</rdf:value>
            </dcterms:URI>
        </dc:identifier>
        <dcterms:dateSubmitted>2020-03-17 19:41:57</dcterms:dateSubmitted>
        <dc:description>Meeting Name: 2009 IEEE International Symposium on Circuits and Systems - ISCAS 2009
Reporter: 2009 IEEE International Symposium on Circuits and Systems</dc:description>
        <bib:pages>1349-1352</bib:pages>
        <bib:presentedAt>
            <bib:Conference>
                <dc:title>2009 IEEE International Symposium on Circuits and Systems - ISCAS 2009</dc:title>
            </bib:Conference>
        </bib:presentedAt>
    </rdf:Description>
    <z:Attachment rdf:about="#item_124">
        <z:itemType>attachment</z:itemType>
        <rdf:resource rdf:resource="files/124/Mesh_Star_Hybrid_NOC_Architecture_with_CDMA_Switch.pdf"/>
        <dc:title>Mesh_Star_Hybrid_NOC_Architecture_with_CDMA_Switch.pdf</dc:title>
        <link:type>application/pdf</link:type>
    </z:Attachment>
    <rdf:Description rdf:about="http://ieeexplore.ieee.org/document/4815622/">
        <z:itemType>conferencePaper</z:itemType>
        <dcterms:isPartOf>
            <bib:Journal>
                <dc:identifier>ISBN 978-1-4244-2598-3</dc:identifier>
                <dc:title>2008 International SoC Design Conference</dc:title>
                <dc:identifier>DOI 10.1109/SOCDC.2008.4815622</dc:identifier>
            </bib:Journal>
        </dcterms:isPartOf>
        <dc:publisher>
            <foaf:Organization>
                <vcard:adr>
                    <vcard:Address>
                       <vcard:locality>Busan, Korea (South)</vcard:locality>
                    </vcard:Address>
                </vcard:adr>
                <foaf:name>IEEE</foaf:name>
            </foaf:Organization>
        </dc:publisher>
        <bib:authors>
            <rdf:Seq>
                <rdf:li>
                    <foaf:Person>
                        <foaf:surname>Bokharaei</foaf:surname>
                        <foaf:givenName>V. Samadi</foaf:givenName>
                    </foaf:Person>
                </rdf:li>
                <rdf:li>
                    <foaf:Person>
                        <foaf:surname>Shamaei</foaf:surname>
                        <foaf:givenName>A.</foaf:givenName>
                    </foaf:Person>
                </rdf:li>
                <rdf:li>
                    <foaf:Person>
                        <foaf:surname>Sarbaziazad</foaf:surname>
                        <foaf:givenName>H.</foaf:givenName>
                    </foaf:Person>
                </rdf:li>
                <rdf:li>
                    <foaf:Person>
                        <foaf:surname>Abbaspour</foaf:surname>
                        <foaf:givenName>M.</foaf:givenName>
                    </foaf:Person>
                </rdf:li>
            </rdf:Seq>
        </bib:authors>
        <link:link rdf:resource="#item_126"/>
        <dc:subject>Read</dc:subject>
        <dc:title>A new routing algorithm for irregular mesh NoCs</dc:title>
        <dcterms:abstract>Network-on-Chips (NoCs) usually use regular mesh-based topologies. Regular mesh topologies are not always efficient because of power and area constraints which should be considered in designing system-on-chips. To overcome this problem, irregular mesh NoCs are used for which the design of routing algorithms is an important issue. This paper presents a novel routing algorithm for irregular mesh-based NoCs called &quot;i-route&quot;. In contrast to other routing algorithms, this algorithm can be implemented on any arbitrary irregular mesh NoC without any change in the place of IPs. In this algorithm, messages are routed using only 2 classes of virtual channels. Simulation results show that using only 2 virtual channels, “iroute” exhibits a better performance compared to other algorithms already proposed in the same context.</dcterms:abstract>
        <dc:date>11/2008</dc:date>
        <z:language>en</z:language>
        <z:libraryCatalog>DOI.org (Crossref)</z:libraryCatalog>
        <dc:identifier>
            <dcterms:URI>
               <rdf:value>http://ieeexplore.ieee.org/document/4815622/</rdf:value>
            </dcterms:URI>
        </dc:identifier>
        <dcterms:dateSubmitted>2020-03-17 19:41:59</dcterms:dateSubmitted>
        <dc:description>Meeting Name: 2008 International SoC Design Conference (ISOCC)
Reporter: 2008 International SoC Design Conference</dc:description>
        <bib:pages>I-260-I-264</bib:pages>
        <bib:presentedAt>
            <bib:Conference>
                <dc:title>2008 International SoC Design Conference (ISOCC)</dc:title>
            </bib:Conference>
        </bib:presentedAt>
    </rdf:Description>
    <z:Attachment rdf:about="#item_126">
        <z:itemType>attachment</z:itemType>
        <rdf:resource rdf:resource="files/126/New_Roouting_Alg_irregular_mesh_noc.pdf"/>
        <dc:title>New_Roouting_Alg_irregular_mesh_noc.pdf</dc:title>
        <link:type>application/pdf</link:type>
    </z:Attachment>
    <rdf:Description rdf:about="http://ieeexplore.ieee.org/document/5958937/">
        <z:itemType>conferencePaper</z:itemType>
        <dcterms:isPartOf>
            <bib:Journal>
                <dc:identifier>ISBN 978-1-61284-689-7</dc:identifier>
                <dc:title>2011 IEEE Symposium on Computers &amp; Informatics</dc:title>
                <dc:identifier>DOI 10.1109/ISCI.2011.5958937</dc:identifier>
            </bib:Journal>
        </dcterms:isPartOf>
        <dc:publisher>
            <foaf:Organization>
                <vcard:adr>
                    <vcard:Address>
                       <vcard:locality>Kuala Lumpur, Malaysia</vcard:locality>
                    </vcard:Address>
                </vcard:adr>
                <foaf:name>IEEE</foaf:name>
            </foaf:Organization>
        </dc:publisher>
        <bib:authors>
            <rdf:Seq>
                <rdf:li>
                    <foaf:Person>
                        <foaf:surname>Choudhary</foaf:surname>
                        <foaf:givenName>S.</foaf:givenName>
                    </foaf:Person>
                </rdf:li>
                <rdf:li>
                    <foaf:Person>
                        <foaf:surname>Qureshi</foaf:surname>
                        <foaf:givenName>S.</foaf:givenName>
                    </foaf:Person>
                </rdf:li>
            </rdf:Seq>
        </bib:authors>
        <link:link rdf:resource="#item_128"/>
        <dc:title>A new NoC architecture based on partial interconnection of mesh networks</dc:title>
        <dcterms:abstract>A new network on chip (NoC) topology called partially interconnected mesh network is proposed and a routing algorithm supporting the proposed architecture is also developed. The proposed architecture is based on standard mesh networks, here four extra bidirectional channels are added which remove the congestion and hotspots compare to standard mesh networks with fewer channels. The proposed architecture and routing algorithm are compared to measure performance benefits over standard mesh network in terms of delay and throughput. Significant improvement in delay (60% reduction) and throughput (60% increased) were observed when using the proposed network. An increase in number of channels makes the switches expensive and could increase the area and power consumption. However, the proposed network can be useful in high speed applications with some compromise in area and power.</dcterms:abstract>
        <dc:date>03/2011</dc:date>
        <z:language>en</z:language>
        <z:libraryCatalog>DOI.org (Crossref)</z:libraryCatalog>
        <dc:identifier>
            <dcterms:URI>
               <rdf:value>http://ieeexplore.ieee.org/document/5958937/</rdf:value>
            </dcterms:URI>
        </dc:identifier>
        <dcterms:dateSubmitted>2020-03-17 19:42:01</dcterms:dateSubmitted>
        <dc:description>Meeting Name: Informatics (ISCI)
Reporter: 2011 IEEE Symposium on Computers &amp; Informatics</dc:description>
        <bib:pages>334-339</bib:pages>
        <bib:presentedAt>
            <bib:Conference>
               <dc:title>Informatics (ISCI)</dc:title>
            </bib:Conference>
        </bib:presentedAt>
    </rdf:Description>
    <z:Attachment rdf:about="#item_128">
        <z:itemType>attachment</z:itemType>
        <rdf:resource rdf:resource="files/128/NewNoC_Archi_Based_on_Partial_Interconnect_of_mesh_Networks.pdf"/>
        <dc:title>NewNoC_Archi_Based_on_Partial_Interconnect_of_mesh_Networks.pdf</dc:title>
        <link:type>application/pdf</link:type>
    </z:Attachment>
    <rdf:Description rdf:about="https://ieeexplore.ieee.org/document/8374525/">
        <z:itemType>conferencePaper</z:itemType>
        <dcterms:isPartOf>
            <bib:Journal>
                <dc:identifier>ISBN 978-1-5386-4975-6</dc:identifier>
                <dc:title>2018 26th Euromicro International Conference on Parallel, Distributed and Network-based Processing (PDP)</dc:title>
                <dc:identifier>DOI 10.1109/PDP2018.2018.00102</dc:identifier>
            </bib:Journal>
        </dcterms:isPartOf>
        <dc:publisher>
            <foaf:Organization>
                <vcard:adr>
                    <vcard:Address>
                       <vcard:locality>Cambridge</vcard:locality>
                    </vcard:Address>
                </vcard:adr>
                <foaf:name>IEEE</foaf:name>
            </foaf:Organization>
        </dc:publisher>
        <bib:authors>
            <rdf:Seq>
                <rdf:li>
                    <foaf:Person>
                        <foaf:surname>Hou</foaf:surname>
                        <foaf:givenName>Jie</foaf:givenName>
                    </foaf:Person>
                </rdf:li>
                <rdf:li>
                    <foaf:Person>
                        <foaf:surname>Radetzki</foaf:surname>
                        <foaf:givenName>Martin</foaf:givenName>
                    </foaf:Person>
                </rdf:li>
            </rdf:Seq>
        </bib:authors>
        <link:link rdf:resource="#item_130"/>
        <dc:title>Performability Analysis of Mesh-Based NoCs Using Markov Reward Model</dc:title>
        <dcterms:abstract>Technology scaling makes it possible to implement systems with hundreds of processing cores, and thousands in the future. The communication in such systems is enabled by Networks-on-Chips (NoCs). A downside of technology scaling is the increased susceptibility to failures in NoC resources. Ensuring reliable operation despite such failures degrades NoC performance and may even invalidate the performance beneﬁts expected from scaling. Thus, it is not enough to analyze performance and reliability in isolation, as usually done. Instead, we suggest treating both aspects together using the concept of performability and its analysis with Markov reward models. Our methodology is exempliﬁed for mesh NoCs and transient faults but can be transferred to other topologies and fault models. We investigate how performability develops with scaling towards larger NoCs and explore the limits of scaling by determining the break-even failure rates under which scaling can achieve net performance increase.</dcterms:abstract>
        <dc:date>3/2018</dc:date>
        <z:language>en</z:language>
        <z:libraryCatalog>DOI.org (Crossref)</z:libraryCatalog>
        <dc:identifier>
            <dcterms:URI>
                <rdf:value>https://ieeexplore.ieee.org/document/8374525/</rdf:value>
            </dcterms:URI>
        </dc:identifier>
        <dcterms:dateSubmitted>2020-03-17 19:42:03</dcterms:dateSubmitted>
        <dc:description>Meeting Name: 2018 26th Euromicro International Conference on Parallel, Distributed and Network-based Processing (PDP)
Reporter: 2018 26th Euromicro International Conference on Parallel, Distributed and Network-based Processing (PDP)</dc:description>
        <bib:pages>609-616</bib:pages>
        <bib:presentedAt>
            <bib:Conference>
                <dc:title>2018 26th Euromicro International Conference on Parallel, Distributed and Network-based Processing (PDP)</dc:title>
            </bib:Conference>
        </bib:presentedAt>
    </rdf:Description>
    <z:Attachment rdf:about="#item_130">
        <z:itemType>attachment</z:itemType>
        <rdf:resource rdf:resource="files/130/Performability_Analisys_of_Meshbased_Nocs_using_Markov_Reward_Model.pdf"/>
        <dc:title>Performability_Analisys_of_Meshbased_Nocs_using_Markov_Reward_Model.pdf</dc:title>
        <link:type>application/pdf</link:type>
    </z:Attachment>
    <rdf:Description rdf:about="http://ieeexplore.ieee.org/document/6657899/">
        <z:itemType>conferencePaper</z:itemType>
        <dcterms:isPartOf>
            <bib:Journal>
                <dc:identifier>ISBN 978-0-7695-5086-2</dc:identifier>
                <dc:title>2013 IEEE 7th International Symposium on Embedded Multicore Socs</dc:title>
                <dc:identifier>DOI 10.1109/MCSoC.2013.13</dc:identifier>
            </bib:Journal>
        </dcterms:isPartOf>
        <dc:publisher>
            <foaf:Organization>
                <vcard:adr>
                    <vcard:Address>
                       <vcard:locality>Tokyo, Japan</vcard:locality>
                    </vcard:Address>
                </vcard:adr>
                <foaf:name>IEEE</foaf:name>
            </foaf:Organization>
        </dc:publisher>
        <bib:authors>
            <rdf:Seq>
                <rdf:li>
                    <foaf:Person>
                        <foaf:surname>Fujiwara</foaf:surname>
                        <foaf:givenName>Ikki</foaf:givenName>
                    </foaf:Person>
                </rdf:li>
                <rdf:li>
                    <foaf:Person>
                        <foaf:surname>Koibuchi</foaf:surname>
                        <foaf:givenName>Michihiro</foaf:givenName>
                    </foaf:Person>
                </rdf:li>
                <rdf:li>
                    <foaf:Person>
                        <foaf:surname>Matsutani</foaf:surname>
                        <foaf:givenName>Hiroki</foaf:givenName>
                    </foaf:Person>
                </rdf:li>
            </rdf:Seq>
        </bib:authors>
        <link:link rdf:resource="#item_132"/>
        <dc:title>Performance Degradation by Deactivated Cores in 2-D Mesh NoCs</dc:title>
        <dcterms:abstract>Chip MultiProcessors (CMPs) will have darksilicon or frequently deactivated areas in a chip, as technology continues to scale down, due to power dissipation. In this work we estimate the inﬂuences of deactivated cores on performance of networkon-chips (NoCs). Even when a chip has a two-dimensional mesh topology, a deactivated core that includes an on-chip router makes topology irregular. We thus assume that a topologyagnostic deadlock-free routing is used with a moderate number of virtual channels in such CMPs. Thorough cycle-accurate network simulations of a 2-D mesh NoC, we found that (1) indeed a deactivated core degrades the performance to some extent in terms of throughput, but (2) latency is not increased or even reduced when a deactivated core is located in the corner of a mesh. Hence, we recommend choosing a corner core for deactivation to maintain the performance of NoCs.</dcterms:abstract>
        <dc:date>09/2013</dc:date>
        <z:language>en</z:language>
        <z:libraryCatalog>DOI.org (Crossref)</z:libraryCatalog>
        <dc:identifier>
            <dcterms:URI>
               <rdf:value>http://ieeexplore.ieee.org/document/6657899/</rdf:value>
            </dcterms:URI>
        </dc:identifier>
        <dcterms:dateSubmitted>2020-03-17 19:42:07</dcterms:dateSubmitted>
        <dc:description>Meeting Name: 2013 IEEE 7th International Symposium on Embedded Multicore Socs (MCSoC)
Reporter: 2013 IEEE 7th International Symposium on Embedded Multicore Socs</dc:description>
        <bib:pages>25-30</bib:pages>
        <bib:presentedAt>
            <bib:Conference>
                <dc:title>2013 IEEE 7th International Symposium on Embedded Multicore Socs (MCSoC)</dc:title>
            </bib:Conference>
        </bib:presentedAt>
    </rdf:Description>
    <z:Attachment rdf:about="#item_132">
        <z:itemType>attachment</z:itemType>
        <rdf:resource rdf:resource="files/132/Performance_Degradation_by_Deactivated_Cores_in_2d_mesh_Nocs.pdf"/>
        <dc:title>Performance_Degradation_by_Deactivated_Cores_in_2d_mesh_Nocs.pdf</dc:title>
        <link:type>application/pdf</link:type>
    </z:Attachment>
    <rdf:Description rdf:about="#item_133">
        <z:itemType>conferencePaper</z:itemType>
        <dcterms:isPartOf>
            <bib:Journal>
                <dc:identifier>ISBN 978-1-4244-2598-3</dc:identifier>
                <dc:title>2008 International SoC Design Conference</dc:title>
                <dc:identifier>DOI 10.1109/SOCDC.2008.4815711</dc:identifier>
            </bib:Journal>
        </dcterms:isPartOf>
        <dc:publisher>
            <foaf:Organization>
                <vcard:adr>
                    <vcard:Address>
                       <vcard:locality>Busan, Korea (South)</vcard:locality>
                    </vcard:Address>
                </vcard:adr>
                <foaf:name>IEEE</foaf:name>
            </foaf:Organization>
        </dc:publisher>
        <bib:authors>
            <rdf:Seq>
                <rdf:li>
                    <foaf:Person>
                       <foaf:surname>June-Young Chang</foaf:surname>
                    </foaf:Person>
                </rdf:li>
                <rdf:li>
                    <foaf:Person>
                       <foaf:surname>Won-Jong Kim</foaf:surname>
                    </foaf:Person>
                </rdf:li>
                <rdf:li>
                    <foaf:Person>
                       <foaf:surname>Young-Hwan Bae</foaf:surname>
                    </foaf:Person>
                </rdf:li>
                <rdf:li>
                    <foaf:Person>
                       <foaf:surname>Mi-Young Lee</foaf:surname>
                    </foaf:Person>
                </rdf:li>
                <rdf:li>
                    <foaf:Person>
                       <foaf:surname>Ju-Yeob Kim</foaf:surname>
                    </foaf:Person>
                </rdf:li>
                <rdf:li>
                    <foaf:Person>
                       <foaf:surname>Han-Jin Cho</foaf:surname>
                    </foaf:Person>
                </rdf:li>
            </rdf:Seq>
        </bib:authors>
        <link:link rdf:resource="#item_134"/>
        <dc:subject>Read</dc:subject>
        <dc:title>Star-Mesh NoC based multi-channel H.264 decoder design</dc:title>
        <dcterms:abstract>In this paper we described the architectural exploration of Star-Mesh NoC based multi-channel H.264 decoder. The Star-Mesh NoC is comprised of local star switch and global mesh switch. By analyzing data transfers among the processors, IPs, and memories, we partitioned IPs into clusters to map then to Star-Mesh NoC architecture. In order to enhance data parallelism and NoC utilization, H.264 decoder IPs with much data traffic are mapped to star switch and shared memory is connected to mesh switch where star switch connected to mesh switch with 1-hop. We explored several mapping architecture to achieve improvement of the system throughput.</dcterms:abstract>
        <dc:date>11/2008</dc:date>
        <z:language>en</z:language>
        <z:libraryCatalog>DOI.org (Crossref)</z:libraryCatalog>
        <dc:identifier>
            <dcterms:URI>
               <rdf:value>http://ieeexplore.ieee.org/document/4815711/</rdf:value>
            </dcterms:URI>
        </dc:identifier>
        <dcterms:dateSubmitted>2020-03-17 19:42:10</dcterms:dateSubmitted>
        <dc:description>Meeting Name: 2008 International SoC Design Conference (ISOCC)
Reporter: 2008 International SoC Design Conference</dc:description>
        <bib:pages>II-170-II-173</bib:pages>
        <bib:presentedAt>
            <bib:Conference>
                <dc:title>2008 International SoC Design Conference (ISOCC)</dc:title>
            </bib:Conference>
        </bib:presentedAt>
    </rdf:Description>
    <z:Attachment rdf:about="#item_134">
        <z:itemType>attachment</z:itemType>
        <rdf:resource rdf:resource="files/134/StarMesh_NoC_based_multichannel_h264_decoder_design.pdf"/>
        <dc:title>StarMesh_NoC_based_multichannel_h264_decoder_design.pdf</dc:title>
        <link:type>application/pdf</link:type>
    </z:Attachment>
    <z:Collection rdf:about="#collection_1">
        <dc:title>Magiament</dc:title>
        <dcterms:hasPart rdf:resource="urn:isbn:978-0-7695-1486-4"/>
        <dcterms:hasPart rdf:resource="urn:isbn:978-1-4799-2978-8"/>
        <dcterms:hasPart rdf:resource="urn:isbn:978-1-4673-6493-5%20978-1-4673-6491-1%20978-1-4673-6492-8"/>
        <dcterms:hasPart rdf:resource="#item_18"/>
        <dcterms:hasPart rdf:resource="urn:isbn:978-1-4673-0973-8%20978-0-7695-4677-3"/>
        <dcterms:hasPart rdf:resource="https://ieeexplore.ieee.org/document/7522073/"/>
        <dcterms:hasPart rdf:resource="urn:isbn:978-1-61284-193-9%20978-1-61284-192-2%20978-1-61284-191-5"/>
        <dcterms:hasPart rdf:resource="http://ieeexplore.ieee.org/document/7884964/"/>
        <dcterms:hasPart rdf:resource="urn:isbn:978-1-4673-9030-9"/>
        <dcterms:hasPart rdf:resource="http://ieeexplore.ieee.org/document/4723644/"/>
        <dcterms:hasPart rdf:resource="http://ieeexplore.ieee.org/document/1453503/"/>
        <dcterms:hasPart rdf:resource="urn:isbn:978-1-4799-1356-5%20978-1-4799-1355-8"/>
        <dcterms:hasPart rdf:resource="urn:isbn:978-1-5386-7392-8"/>
        <dcterms:hasPart rdf:resource="urn:isbn:978-1-5090-2552-7"/>
        <dcterms:hasPart rdf:resource="#item_44"/>
        <dcterms:hasPart rdf:resource="#item_46"/>
        <dcterms:hasPart rdf:resource="urn:isbn:978-1-4577-1415-3%20978-1-4577-1414-6%20978-1-4577-1413-9"/>
        <dcterms:hasPart rdf:resource="urn:isbn:978-1-4244-4573-8"/>
        <dcterms:hasPart rdf:resource="urn:isbn:978-1-5090-6778-7"/>
        <dcterms:hasPart rdf:resource="urn:isbn:978-1-4244-7454-7"/>
        <dcterms:hasPart rdf:resource="#item_53"/>
        <dcterms:hasPart rdf:resource="http://ieeexplore.ieee.org/document/7457620/"/>
        <dcterms:hasPart rdf:resource="urn:isbn:978-1-4799-5347-9"/>
        <dcterms:hasPart rdf:resource="urn:isbn:978-1-4799-1111-0"/>
        <dcterms:hasPart rdf:resource="http://ieeexplore.ieee.org/document/6628261/"/>
        <dcterms:hasPart rdf:resource="urn:isbn:978-1-4244-5391-7"/>
        <dcterms:hasPart rdf:resource="urn:isbn:978-1-4244-3827-3"/>
        <dcterms:hasPart rdf:resource="urn:isbn:978-1-4244-2598-3"/>
        <dcterms:hasPart rdf:resource="urn:isbn:978-1-61284-689-7"/>
        <dcterms:hasPart rdf:resource="urn:isbn:978-1-5386-4975-6"/>
        <dcterms:hasPart rdf:resource="urn:isbn:978-0-7695-5086-2"/>
        <dcterms:hasPart rdf:resource="http://ieeexplore.ieee.org/document/4815711/"/>
    </z:Collection>
    <z:Collection rdf:about="#collection_2">
        <dc:title>Moja biblioteka</dc:title>
        <dcterms:hasPart rdf:resource="#collection_3"/>
        <dcterms:hasPart rdf:resource="http://ieeexplore.ieee.org/document/1016885/"/>
        <dcterms:hasPart rdf:resource="http://ieeexplore.ieee.org/document/6628254/"/>
        <dcterms:hasPart rdf:resource="http://ieeexplore.ieee.org/document/6558407/"/>
        <dcterms:hasPart rdf:resource="#item_75"/>
        <dcterms:hasPart rdf:resource="http://ieeexplore.ieee.org/document/6209280/"/>
        <dcterms:hasPart rdf:resource="#item_79"/>
        <dcterms:hasPart rdf:resource="http://ieeexplore.ieee.org/document/6157147/"/>
        <dcterms:hasPart rdf:resource="#item_83"/>
        <dcterms:hasPart rdf:resource="http://ieeexplore.ieee.org/document/7579328/"/>
        <dcterms:hasPart rdf:resource="#item_87"/>
        <dcterms:hasPart rdf:resource="#item_89"/>
        <dcterms:hasPart rdf:resource="http://ieeexplore.ieee.org/document/6926188/"/>
        <dcterms:hasPart rdf:resource="https://ieeexplore.ieee.org/document/8623831/"/>
        <dcterms:hasPart rdf:resource="http://ieeexplore.ieee.org/document/7518838/"/>
        <dcterms:hasPart rdf:resource="#item_97"/>
        <dcterms:hasPart rdf:resource="#item_98"/>
        <dcterms:hasPart rdf:resource="http://ieeexplore.ieee.org/document/6201518/"/>
        <dcterms:hasPart rdf:resource="http://ieeexplore.ieee.org/document/5290419/"/>
        <dcterms:hasPart rdf:resource="http://ieeexplore.ieee.org/document/8273057/"/>
        <dcterms:hasPart rdf:resource="http://ieeexplore.ieee.org/document/5774825/"/>
        <dcterms:hasPart rdf:resource="#item_109"/>
        <dcterms:hasPart rdf:resource="#item_111"/>
        <dcterms:hasPart rdf:resource="#item_113"/>
        <dcterms:hasPart rdf:resource="http://ieeexplore.ieee.org/document/7008786/"/>
        <dcterms:hasPart rdf:resource="http://ieeexplore.ieee.org/document/6825285/"/>
        <dcterms:hasPart rdf:resource="#item_119"/>
        <dcterms:hasPart rdf:resource="http://ieeexplore.ieee.org/document/5676924/"/>
        <dcterms:hasPart rdf:resource="http://ieeexplore.ieee.org/document/5118014/"/>
        <dcterms:hasPart rdf:resource="http://ieeexplore.ieee.org/document/4815622/"/>
        <dcterms:hasPart rdf:resource="http://ieeexplore.ieee.org/document/5958937/"/>
        <dcterms:hasPart rdf:resource="https://ieeexplore.ieee.org/document/8374525/"/>
        <dcterms:hasPart rdf:resource="http://ieeexplore.ieee.org/document/6657899/"/>
        <dcterms:hasPart rdf:resource="#item_133"/>
    </z:Collection>
    <z:Collection rdf:about="#collection_3">
        <dc:title>Magiament</dc:title>
        <dcterms:hasPart rdf:resource="http://ieeexplore.ieee.org/document/1016885/"/>
        <dcterms:hasPart rdf:resource="http://ieeexplore.ieee.org/document/6628254/"/>
        <dcterms:hasPart rdf:resource="http://ieeexplore.ieee.org/document/6558407/"/>
        <dcterms:hasPart rdf:resource="#item_75"/>
        <dcterms:hasPart rdf:resource="http://ieeexplore.ieee.org/document/6209280/"/>
        <dcterms:hasPart rdf:resource="#item_79"/>
        <dcterms:hasPart rdf:resource="http://ieeexplore.ieee.org/document/6157147/"/>
        <dcterms:hasPart rdf:resource="#item_83"/>
        <dcterms:hasPart rdf:resource="http://ieeexplore.ieee.org/document/7579328/"/>
        <dcterms:hasPart rdf:resource="#item_87"/>
        <dcterms:hasPart rdf:resource="#item_89"/>
        <dcterms:hasPart rdf:resource="http://ieeexplore.ieee.org/document/6926188/"/>
        <dcterms:hasPart rdf:resource="https://ieeexplore.ieee.org/document/8623831/"/>
        <dcterms:hasPart rdf:resource="http://ieeexplore.ieee.org/document/7518838/"/>
        <dcterms:hasPart rdf:resource="#item_97"/>
        <dcterms:hasPart rdf:resource="#item_98"/>
        <dcterms:hasPart rdf:resource="http://ieeexplore.ieee.org/document/6201518/"/>
        <dcterms:hasPart rdf:resource="http://ieeexplore.ieee.org/document/5290419/"/>
        <dcterms:hasPart rdf:resource="http://ieeexplore.ieee.org/document/8273057/"/>
        <dcterms:hasPart rdf:resource="http://ieeexplore.ieee.org/document/5774825/"/>
        <dcterms:hasPart rdf:resource="#item_111"/>
        <dcterms:hasPart rdf:resource="#item_113"/>
        <dcterms:hasPart rdf:resource="http://ieeexplore.ieee.org/document/7008786/"/>
        <dcterms:hasPart rdf:resource="http://ieeexplore.ieee.org/document/6825285/"/>
        <dcterms:hasPart rdf:resource="#item_119"/>
        <dcterms:hasPart rdf:resource="http://ieeexplore.ieee.org/document/5676924/"/>
        <dcterms:hasPart rdf:resource="http://ieeexplore.ieee.org/document/5118014/"/>
        <dcterms:hasPart rdf:resource="http://ieeexplore.ieee.org/document/4815622/"/>
        <dcterms:hasPart rdf:resource="http://ieeexplore.ieee.org/document/5958937/"/>
        <dcterms:hasPart rdf:resource="https://ieeexplore.ieee.org/document/8374525/"/>
        <dcterms:hasPart rdf:resource="http://ieeexplore.ieee.org/document/6657899/"/>
        <dcterms:hasPart rdf:resource="#item_133"/>
        <rdf:type rdf:resource="http://www.zotero.org/namespaces/export#Collection"/>
        <dc:title>Magiament</dc:title>
        <dcterms:hasPart rdf:resource="http://ieeexplore.ieee.org/document/1016885/"/>
        <dcterms:hasPart rdf:resource="http://ieeexplore.ieee.org/document/6628254/"/>
        <dcterms:hasPart rdf:resource="http://ieeexplore.ieee.org/document/6558407/"/>
        <dcterms:hasPart rdf:resource="#item_75"/>
        <dcterms:hasPart rdf:resource="http://ieeexplore.ieee.org/document/6209280/"/>
        <dcterms:hasPart rdf:resource="#item_79"/>
        <dcterms:hasPart rdf:resource="http://ieeexplore.ieee.org/document/6157147/"/>
        <dcterms:hasPart rdf:resource="#item_83"/>
        <dcterms:hasPart rdf:resource="http://ieeexplore.ieee.org/document/7579328/"/>
        <dcterms:hasPart rdf:resource="#item_87"/>
        <dcterms:hasPart rdf:resource="#item_89"/>
        <dcterms:hasPart rdf:resource="http://ieeexplore.ieee.org/document/6926188/"/>
        <dcterms:hasPart rdf:resource="https://ieeexplore.ieee.org/document/8623831/"/>
        <dcterms:hasPart rdf:resource="http://ieeexplore.ieee.org/document/7518838/"/>
        <dcterms:hasPart rdf:resource="#item_97"/>
        <dcterms:hasPart rdf:resource="#item_98"/>
        <dcterms:hasPart rdf:resource="http://ieeexplore.ieee.org/document/6201518/"/>
        <dcterms:hasPart rdf:resource="http://ieeexplore.ieee.org/document/5290419/"/>
        <dcterms:hasPart rdf:resource="http://ieeexplore.ieee.org/document/8273057/"/>
        <dcterms:hasPart rdf:resource="http://ieeexplore.ieee.org/document/5774825/"/>
        <dcterms:hasPart rdf:resource="#item_111"/>
        <dcterms:hasPart rdf:resource="#item_113"/>
        <dcterms:hasPart rdf:resource="http://ieeexplore.ieee.org/document/7008786/"/>
        <dcterms:hasPart rdf:resource="http://ieeexplore.ieee.org/document/6825285/"/>
        <dcterms:hasPart rdf:resource="#item_119"/>
        <dcterms:hasPart rdf:resource="http://ieeexplore.ieee.org/document/5676924/"/>
        <dcterms:hasPart rdf:resource="http://ieeexplore.ieee.org/document/5118014/"/>
        <dcterms:hasPart rdf:resource="http://ieeexplore.ieee.org/document/4815622/"/>
        <dcterms:hasPart rdf:resource="http://ieeexplore.ieee.org/document/5958937/"/>
        <dcterms:hasPart rdf:resource="https://ieeexplore.ieee.org/document/8374525/"/>
        <dcterms:hasPart rdf:resource="http://ieeexplore.ieee.org/document/6657899/"/>
        <dcterms:hasPart rdf:resource="#item_133"/>
    </z:Collection>
</rdf:RDF>
