/*
 * linux/drivers/usb/gadget/goldfish_reg.h
 */

#ifndef _GOLDFISH_REG_H
#define _GOLDFISH_REG_H

/*********** HERE(USB DEVICE REGISTER) ************************/
#define GOLDFISH_UDC_USB_INT_REG	0x0000 /* 0 */
#define GOLDFISH_UDC_EP_INT_REG         0x0001 /* 4 */

#define GOLDFISH_UDC_EP0_FIFO_CNT_REG	0x0010 /* 64  */
#define GOLDFISH_UDC_EP1_FIFO_CNT_REG	0x0011
#define GOLDFISH_UDC_EP2_FIFO_CNT_REG	0x0012
#define GOLDFISH_UDC_EP3_FIFO_CNT_REG	0x0013
#define GOLDFISH_UDC_EP4_FIFO_CNT_REG	0x0014
#define GOLDFISH_UDC_EP5_FIFO_CNT_REG	0x0015
#define GOLDFISH_UDC_EP6_FIFO_CNT_REG	0x0016
#define GOLDFISH_UDC_EP7_FIFO_CNT_REG	0x0017

#define GOLDFISH_UDC_EP0_FIFO_REG	0x0020
#define GOLDFISH_UDC_EP1_FIFO_REG	0x0021
#define GOLDFISH_UDC_EP2_FIFO_REG	0x0022
#define GOLDFISH_UDC_EP3_FIFO_REG	0x0023
#define GOLDFISH_UDC_EP4_FIFO_REG	0x0024
#define GOLDFISH_UDC_EP5_FIFO_REG	0x0025
#define GOLDFISH_UDC_EP6_FIFO_REG	0x0026
#define GOLDFISH_UDC_EP7_FIFO_REG	0x0027

#define GOLDFISH_UDC_EP0_CSR_REG	0x0030
#define GOLDFISH_UDC_EP1_CSR_REG	0x0031
#define GOLDFISH_UDC_EP2_CSR_REG	0x0032
#define GOLDFISH_UDC_EP3_CSR_REG	0x0033
#define GOLDFISH_UDC_EP4_CSR_REG	0x0034
#define GOLDFISH_UDC_EP5_CSR_REG	0x0035
#define GOLDFISH_UDC_EP6_CSR_REG	0x0036
#define GOLDFISH_UDC_EP7_CSR_REG	0x0037

#define GOLDFISH_UDC_INDEX_REG          0x0040
#define GOLDFISH_UDC_IN_CSR1_REG        0x0050
#define GOLDFISH_UDC_OUT_CSR1_REG       0x0060

#define GOLDFISH_UDC_ICSR1_PKTRDY       (1<<0)
#define GOLDFISH_UDC_ICSR1_SENDSTL      (1<<1)

#define GOLDFISH_UDC_OCSR1_PKTRDY       (1<<1)
#define GOLDFISH_UDC_OCSR1_SENDSTL      (1<<2)

/* 
 * GOLDFISH_UDC_USB_INT_REG 
 */
#define GOLDFISH_UDC_USB_INT_VBUS_ON    0x01
#define GOLDFISH_UDC_USB_INT_VBUS_OFF   0x02

/* 
 * GOLDFISH_UDC_EP_INT_REG 
 */
#define GOLDFISH_UDC_INT_EP0            (1<<0)
#define GOLDFISH_UDC_INT_EP1            (1<<1)
#define GOLDFISH_UDC_INT_EP2            (1<<2)
#define GOLDFISH_UDC_INT_EP3            (1<<3)
#define GOLDFISH_UDC_INT_EP4            (1<<4)

#define GOLDFISH_FIFOSIZE		1024
#define GOLDFISH_FIFO_NUM		16


#define GOLDFISH_UDC_EP0_CSR_OPKRDY      (1<<0)
#define GOLDFISH_UDC_EP0_CSR_IPKRDY      (1<<1)
#define GOLDFISH_UDC_EP0_CSR_SENTSTL     (1<<2)
#define GOLDFISH_UDC_EP0_CSR_DE          (1<<3)
#define GOLDFISH_UDC_EP0_CSR_SE          (1<<4)
#define GOLDFISH_UDC_EP0_CSR_SENDSTL     (1<<5)
#define GOLDFISH_UDC_EP0_CSR_SOPKTRDY    (1<<6)
#define GOLDFISH_UDC_EP0_CSR_SSE (1<<7)

/*
 * GOLDFISH_UDC_ADD_REG
 */
#define GOLDFISH_UDC_FUNC_ADDR_REG	0x100

/* flags */
#define GOLDFISH_UDC_FUNCADDR_UPDATE	0x10000000
#endif /* _GOLDFISH_REG_H */
