INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/monic/project_1/project_1.srcs/sim_1/new/tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
