\hypertarget{struct_s_y_s_c_f_g___type_def}{}\section{S\+Y\+S\+C\+F\+G\+\_\+\+Type\+Def Struct Reference}
\label{struct_s_y_s_c_f_g___type_def}\index{S\+Y\+S\+C\+F\+G\+\_\+\+Type\+Def@{S\+Y\+S\+C\+F\+G\+\_\+\+Type\+Def}}


System configuration controller.  




{\ttfamily \#include $<$stm32f4xx.\+h$>$}

\subsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_s_y_s_c_f_g___type_def_ab36c409d0a009e3ce5a89ac55d3ff194}{M\+E\+M\+R\+MP}
\item 
\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_s_y_s_c_f_g___type_def_a2130abf1fefb63ce4c4b138fd8c9822a}{P\+MC}
\item 
\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_s_y_s_c_f_g___type_def_a52f7bf8003ba69d66a4e86dea6eeab65}{E\+X\+T\+I\+CR} \mbox{[}4\mbox{]}
\item 
uint32\+\_\+t \hyperlink{struct_s_y_s_c_f_g___type_def_afaf27b66c1edc60064db3fa6e693fb59}{R\+E\+S\+E\+R\+V\+ED} \mbox{[}2\mbox{]}
\item 
\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_s_y_s_c_f_g___type_def_a08ddbac546fa9928256654d31255c8c3}{C\+M\+P\+CR}
\end{DoxyCompactItemize}


\subsection{Detailed Description}
System configuration controller. 

Definition at line 667 of file stm32f4xx.\+h.



\subsection{Field Documentation}
\mbox{\Hypertarget{struct_s_y_s_c_f_g___type_def_a08ddbac546fa9928256654d31255c8c3}\label{struct_s_y_s_c_f_g___type_def_a08ddbac546fa9928256654d31255c8c3}} 
\index{S\+Y\+S\+C\+F\+G\+\_\+\+Type\+Def@{S\+Y\+S\+C\+F\+G\+\_\+\+Type\+Def}!C\+M\+P\+CR@{C\+M\+P\+CR}}
\index{C\+M\+P\+CR@{C\+M\+P\+CR}!S\+Y\+S\+C\+F\+G\+\_\+\+Type\+Def@{S\+Y\+S\+C\+F\+G\+\_\+\+Type\+Def}}
\subsubsection{\texorpdfstring{C\+M\+P\+CR}{CMPCR}}
{\footnotesize\ttfamily \hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t C\+M\+P\+CR}

S\+Y\+S\+C\+FG Compensation cell control register, Address offset\+: 0x20 

Definition at line 673 of file stm32f4xx.\+h.

\mbox{\Hypertarget{struct_s_y_s_c_f_g___type_def_a52f7bf8003ba69d66a4e86dea6eeab65}\label{struct_s_y_s_c_f_g___type_def_a52f7bf8003ba69d66a4e86dea6eeab65}} 
\index{S\+Y\+S\+C\+F\+G\+\_\+\+Type\+Def@{S\+Y\+S\+C\+F\+G\+\_\+\+Type\+Def}!E\+X\+T\+I\+CR@{E\+X\+T\+I\+CR}}
\index{E\+X\+T\+I\+CR@{E\+X\+T\+I\+CR}!S\+Y\+S\+C\+F\+G\+\_\+\+Type\+Def@{S\+Y\+S\+C\+F\+G\+\_\+\+Type\+Def}}
\subsubsection{\texorpdfstring{E\+X\+T\+I\+CR}{EXTICR}}
{\footnotesize\ttfamily \hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t E\+X\+T\+I\+CR\mbox{[}4\mbox{]}}

S\+Y\+S\+C\+FG external interrupt configuration registers, Address offset\+: 0x08-\/0x14 

Definition at line 671 of file stm32f4xx.\+h.

\mbox{\Hypertarget{struct_s_y_s_c_f_g___type_def_ab36c409d0a009e3ce5a89ac55d3ff194}\label{struct_s_y_s_c_f_g___type_def_ab36c409d0a009e3ce5a89ac55d3ff194}} 
\index{S\+Y\+S\+C\+F\+G\+\_\+\+Type\+Def@{S\+Y\+S\+C\+F\+G\+\_\+\+Type\+Def}!M\+E\+M\+R\+MP@{M\+E\+M\+R\+MP}}
\index{M\+E\+M\+R\+MP@{M\+E\+M\+R\+MP}!S\+Y\+S\+C\+F\+G\+\_\+\+Type\+Def@{S\+Y\+S\+C\+F\+G\+\_\+\+Type\+Def}}
\subsubsection{\texorpdfstring{M\+E\+M\+R\+MP}{MEMRMP}}
{\footnotesize\ttfamily \hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t M\+E\+M\+R\+MP}

S\+Y\+S\+C\+FG memory remap register, Address offset\+: 0x00 

Definition at line 669 of file stm32f4xx.\+h.

\mbox{\Hypertarget{struct_s_y_s_c_f_g___type_def_a2130abf1fefb63ce4c4b138fd8c9822a}\label{struct_s_y_s_c_f_g___type_def_a2130abf1fefb63ce4c4b138fd8c9822a}} 
\index{S\+Y\+S\+C\+F\+G\+\_\+\+Type\+Def@{S\+Y\+S\+C\+F\+G\+\_\+\+Type\+Def}!P\+MC@{P\+MC}}
\index{P\+MC@{P\+MC}!S\+Y\+S\+C\+F\+G\+\_\+\+Type\+Def@{S\+Y\+S\+C\+F\+G\+\_\+\+Type\+Def}}
\subsubsection{\texorpdfstring{P\+MC}{PMC}}
{\footnotesize\ttfamily \hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t P\+MC}

S\+Y\+S\+C\+FG peripheral mode configuration register, Address offset\+: 0x04 

Definition at line 670 of file stm32f4xx.\+h.

\mbox{\Hypertarget{struct_s_y_s_c_f_g___type_def_afaf27b66c1edc60064db3fa6e693fb59}\label{struct_s_y_s_c_f_g___type_def_afaf27b66c1edc60064db3fa6e693fb59}} 
\index{S\+Y\+S\+C\+F\+G\+\_\+\+Type\+Def@{S\+Y\+S\+C\+F\+G\+\_\+\+Type\+Def}!R\+E\+S\+E\+R\+V\+ED@{R\+E\+S\+E\+R\+V\+ED}}
\index{R\+E\+S\+E\+R\+V\+ED@{R\+E\+S\+E\+R\+V\+ED}!S\+Y\+S\+C\+F\+G\+\_\+\+Type\+Def@{S\+Y\+S\+C\+F\+G\+\_\+\+Type\+Def}}
\subsubsection{\texorpdfstring{R\+E\+S\+E\+R\+V\+ED}{RESERVED}}
{\footnotesize\ttfamily uint32\+\_\+t R\+E\+S\+E\+R\+V\+ED\mbox{[}2\mbox{]}}

Reserved, 0x18-\/0x1C 

Definition at line 672 of file stm32f4xx.\+h.



The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
cmsis\+\_\+boot/\hyperlink{stm32f4xx_8h}{stm32f4xx.\+h}\end{DoxyCompactItemize}
