// Seed: 2619134064
module module_0 (
    input tri0 id_0,
    input tri0 id_1,
    input tri0 id_2
);
  tri id_4 = id_1;
  assign id_4 = id_1;
endmodule
module module_1 (
    input  uwire id_0,
    output wor   id_1,
    input  tri0  id_2
);
  id_4(
      1 - 1
  );
  tri  id_5;
  wire id_6;
  assign id_5 = 1;
  wire id_7;
  tri  id_8;
  wire id_9;
  wire id_10;
  tri0 id_11 = id_8;
  wire id_12;
  wire id_13;
  wire id_14;
  wire id_15;
  wire id_16;
  module_0(
      id_0, id_2, id_0
  );
  assign #id_17 id_11 = 1;
endmodule
