
lab05_ex4.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000194  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000d4bc  080001a0  080001a0  000101a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000418  0800d660  0800d660  0001d660  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800da78  0800da78  000202a8  2**0
                  CONTENTS
  4 .ARM          00000008  0800da78  0800da78  0001da78  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800da80  0800da80  000202a8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800da80  0800da80  0001da80  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800da84  0800da84  0001da84  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000002a8  20000000  0800da88  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000034c  200002a8  0800dd30  000202a8  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200005f4  0800dd30  000205f4  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000202a8  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  000202d8  2**0
                  CONTENTS, READONLY
 13 .debug_info   0002bdf8  00000000  00000000  0002031b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00003683  00000000  00000000  0004c113  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 000025c0  00000000  00000000  0004f798  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00001d80  00000000  00000000  00051d58  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00019b96  00000000  00000000  00053ad8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00021081  00000000  00000000  0006d66e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000a06a1  00000000  00000000  0008e6ef  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  0000b844  00000000  00000000  0012ed90  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000064  00000000  00000000  0013a5d4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	; (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	; (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	; (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	200002a8 	.word	0x200002a8
 80001bc:	00000000 	.word	0x00000000
 80001c0:	0800d644 	.word	0x0800d644

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	; (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	; (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	; (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	200002ac 	.word	0x200002ac
 80001dc:	0800d644 	.word	0x0800d644

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <strlen>:
 8000280:	4603      	mov	r3, r0
 8000282:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000286:	2a00      	cmp	r2, #0
 8000288:	d1fb      	bne.n	8000282 <strlen+0x2>
 800028a:	1a18      	subs	r0, r3, r0
 800028c:	3801      	subs	r0, #1
 800028e:	4770      	bx	lr

08000290 <__aeabi_drsub>:
 8000290:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000294:	e002      	b.n	800029c <__adddf3>
 8000296:	bf00      	nop

08000298 <__aeabi_dsub>:
 8000298:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800029c <__adddf3>:
 800029c:	b530      	push	{r4, r5, lr}
 800029e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002a2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002a6:	ea94 0f05 	teq	r4, r5
 80002aa:	bf08      	it	eq
 80002ac:	ea90 0f02 	teqeq	r0, r2
 80002b0:	bf1f      	itttt	ne
 80002b2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002b6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ba:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002be:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002c2:	f000 80e2 	beq.w	800048a <__adddf3+0x1ee>
 80002c6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ca:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ce:	bfb8      	it	lt
 80002d0:	426d      	neglt	r5, r5
 80002d2:	dd0c      	ble.n	80002ee <__adddf3+0x52>
 80002d4:	442c      	add	r4, r5
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	ea82 0000 	eor.w	r0, r2, r0
 80002e2:	ea83 0101 	eor.w	r1, r3, r1
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	2d36      	cmp	r5, #54	; 0x36
 80002f0:	bf88      	it	hi
 80002f2:	bd30      	pophi	{r4, r5, pc}
 80002f4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002f8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002fc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000300:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000304:	d002      	beq.n	800030c <__adddf3+0x70>
 8000306:	4240      	negs	r0, r0
 8000308:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800030c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000310:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000314:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000318:	d002      	beq.n	8000320 <__adddf3+0x84>
 800031a:	4252      	negs	r2, r2
 800031c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000320:	ea94 0f05 	teq	r4, r5
 8000324:	f000 80a7 	beq.w	8000476 <__adddf3+0x1da>
 8000328:	f1a4 0401 	sub.w	r4, r4, #1
 800032c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000330:	db0d      	blt.n	800034e <__adddf3+0xb2>
 8000332:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000336:	fa22 f205 	lsr.w	r2, r2, r5
 800033a:	1880      	adds	r0, r0, r2
 800033c:	f141 0100 	adc.w	r1, r1, #0
 8000340:	fa03 f20e 	lsl.w	r2, r3, lr
 8000344:	1880      	adds	r0, r0, r2
 8000346:	fa43 f305 	asr.w	r3, r3, r5
 800034a:	4159      	adcs	r1, r3
 800034c:	e00e      	b.n	800036c <__adddf3+0xd0>
 800034e:	f1a5 0520 	sub.w	r5, r5, #32
 8000352:	f10e 0e20 	add.w	lr, lr, #32
 8000356:	2a01      	cmp	r2, #1
 8000358:	fa03 fc0e 	lsl.w	ip, r3, lr
 800035c:	bf28      	it	cs
 800035e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000362:	fa43 f305 	asr.w	r3, r3, r5
 8000366:	18c0      	adds	r0, r0, r3
 8000368:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800036c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000370:	d507      	bpl.n	8000382 <__adddf3+0xe6>
 8000372:	f04f 0e00 	mov.w	lr, #0
 8000376:	f1dc 0c00 	rsbs	ip, ip, #0
 800037a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800037e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000382:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000386:	d31b      	bcc.n	80003c0 <__adddf3+0x124>
 8000388:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800038c:	d30c      	bcc.n	80003a8 <__adddf3+0x10c>
 800038e:	0849      	lsrs	r1, r1, #1
 8000390:	ea5f 0030 	movs.w	r0, r0, rrx
 8000394:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000398:	f104 0401 	add.w	r4, r4, #1
 800039c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003a0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003a4:	f080 809a 	bcs.w	80004dc <__adddf3+0x240>
 80003a8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003ac:	bf08      	it	eq
 80003ae:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003b2:	f150 0000 	adcs.w	r0, r0, #0
 80003b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ba:	ea41 0105 	orr.w	r1, r1, r5
 80003be:	bd30      	pop	{r4, r5, pc}
 80003c0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003c4:	4140      	adcs	r0, r0
 80003c6:	eb41 0101 	adc.w	r1, r1, r1
 80003ca:	3c01      	subs	r4, #1
 80003cc:	bf28      	it	cs
 80003ce:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003d2:	d2e9      	bcs.n	80003a8 <__adddf3+0x10c>
 80003d4:	f091 0f00 	teq	r1, #0
 80003d8:	bf04      	itt	eq
 80003da:	4601      	moveq	r1, r0
 80003dc:	2000      	moveq	r0, #0
 80003de:	fab1 f381 	clz	r3, r1
 80003e2:	bf08      	it	eq
 80003e4:	3320      	addeq	r3, #32
 80003e6:	f1a3 030b 	sub.w	r3, r3, #11
 80003ea:	f1b3 0220 	subs.w	r2, r3, #32
 80003ee:	da0c      	bge.n	800040a <__adddf3+0x16e>
 80003f0:	320c      	adds	r2, #12
 80003f2:	dd08      	ble.n	8000406 <__adddf3+0x16a>
 80003f4:	f102 0c14 	add.w	ip, r2, #20
 80003f8:	f1c2 020c 	rsb	r2, r2, #12
 80003fc:	fa01 f00c 	lsl.w	r0, r1, ip
 8000400:	fa21 f102 	lsr.w	r1, r1, r2
 8000404:	e00c      	b.n	8000420 <__adddf3+0x184>
 8000406:	f102 0214 	add.w	r2, r2, #20
 800040a:	bfd8      	it	le
 800040c:	f1c2 0c20 	rsble	ip, r2, #32
 8000410:	fa01 f102 	lsl.w	r1, r1, r2
 8000414:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000418:	bfdc      	itt	le
 800041a:	ea41 010c 	orrle.w	r1, r1, ip
 800041e:	4090      	lslle	r0, r2
 8000420:	1ae4      	subs	r4, r4, r3
 8000422:	bfa2      	ittt	ge
 8000424:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000428:	4329      	orrge	r1, r5
 800042a:	bd30      	popge	{r4, r5, pc}
 800042c:	ea6f 0404 	mvn.w	r4, r4
 8000430:	3c1f      	subs	r4, #31
 8000432:	da1c      	bge.n	800046e <__adddf3+0x1d2>
 8000434:	340c      	adds	r4, #12
 8000436:	dc0e      	bgt.n	8000456 <__adddf3+0x1ba>
 8000438:	f104 0414 	add.w	r4, r4, #20
 800043c:	f1c4 0220 	rsb	r2, r4, #32
 8000440:	fa20 f004 	lsr.w	r0, r0, r4
 8000444:	fa01 f302 	lsl.w	r3, r1, r2
 8000448:	ea40 0003 	orr.w	r0, r0, r3
 800044c:	fa21 f304 	lsr.w	r3, r1, r4
 8000450:	ea45 0103 	orr.w	r1, r5, r3
 8000454:	bd30      	pop	{r4, r5, pc}
 8000456:	f1c4 040c 	rsb	r4, r4, #12
 800045a:	f1c4 0220 	rsb	r2, r4, #32
 800045e:	fa20 f002 	lsr.w	r0, r0, r2
 8000462:	fa01 f304 	lsl.w	r3, r1, r4
 8000466:	ea40 0003 	orr.w	r0, r0, r3
 800046a:	4629      	mov	r1, r5
 800046c:	bd30      	pop	{r4, r5, pc}
 800046e:	fa21 f004 	lsr.w	r0, r1, r4
 8000472:	4629      	mov	r1, r5
 8000474:	bd30      	pop	{r4, r5, pc}
 8000476:	f094 0f00 	teq	r4, #0
 800047a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800047e:	bf06      	itte	eq
 8000480:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000484:	3401      	addeq	r4, #1
 8000486:	3d01      	subne	r5, #1
 8000488:	e74e      	b.n	8000328 <__adddf3+0x8c>
 800048a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800048e:	bf18      	it	ne
 8000490:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000494:	d029      	beq.n	80004ea <__adddf3+0x24e>
 8000496:	ea94 0f05 	teq	r4, r5
 800049a:	bf08      	it	eq
 800049c:	ea90 0f02 	teqeq	r0, r2
 80004a0:	d005      	beq.n	80004ae <__adddf3+0x212>
 80004a2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004a6:	bf04      	itt	eq
 80004a8:	4619      	moveq	r1, r3
 80004aa:	4610      	moveq	r0, r2
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	ea91 0f03 	teq	r1, r3
 80004b2:	bf1e      	ittt	ne
 80004b4:	2100      	movne	r1, #0
 80004b6:	2000      	movne	r0, #0
 80004b8:	bd30      	popne	{r4, r5, pc}
 80004ba:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004be:	d105      	bne.n	80004cc <__adddf3+0x230>
 80004c0:	0040      	lsls	r0, r0, #1
 80004c2:	4149      	adcs	r1, r1
 80004c4:	bf28      	it	cs
 80004c6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ca:	bd30      	pop	{r4, r5, pc}
 80004cc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004d0:	bf3c      	itt	cc
 80004d2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004d6:	bd30      	popcc	{r4, r5, pc}
 80004d8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004dc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004e0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004e4:	f04f 0000 	mov.w	r0, #0
 80004e8:	bd30      	pop	{r4, r5, pc}
 80004ea:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ee:	bf1a      	itte	ne
 80004f0:	4619      	movne	r1, r3
 80004f2:	4610      	movne	r0, r2
 80004f4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004f8:	bf1c      	itt	ne
 80004fa:	460b      	movne	r3, r1
 80004fc:	4602      	movne	r2, r0
 80004fe:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000502:	bf06      	itte	eq
 8000504:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000508:	ea91 0f03 	teqeq	r1, r3
 800050c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000510:	bd30      	pop	{r4, r5, pc}
 8000512:	bf00      	nop

08000514 <__aeabi_ui2d>:
 8000514:	f090 0f00 	teq	r0, #0
 8000518:	bf04      	itt	eq
 800051a:	2100      	moveq	r1, #0
 800051c:	4770      	bxeq	lr
 800051e:	b530      	push	{r4, r5, lr}
 8000520:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000524:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000528:	f04f 0500 	mov.w	r5, #0
 800052c:	f04f 0100 	mov.w	r1, #0
 8000530:	e750      	b.n	80003d4 <__adddf3+0x138>
 8000532:	bf00      	nop

08000534 <__aeabi_i2d>:
 8000534:	f090 0f00 	teq	r0, #0
 8000538:	bf04      	itt	eq
 800053a:	2100      	moveq	r1, #0
 800053c:	4770      	bxeq	lr
 800053e:	b530      	push	{r4, r5, lr}
 8000540:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000544:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000548:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800054c:	bf48      	it	mi
 800054e:	4240      	negmi	r0, r0
 8000550:	f04f 0100 	mov.w	r1, #0
 8000554:	e73e      	b.n	80003d4 <__adddf3+0x138>
 8000556:	bf00      	nop

08000558 <__aeabi_f2d>:
 8000558:	0042      	lsls	r2, r0, #1
 800055a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800055e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000562:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000566:	bf1f      	itttt	ne
 8000568:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800056c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000570:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000574:	4770      	bxne	lr
 8000576:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800057a:	bf08      	it	eq
 800057c:	4770      	bxeq	lr
 800057e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000582:	bf04      	itt	eq
 8000584:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000588:	4770      	bxeq	lr
 800058a:	b530      	push	{r4, r5, lr}
 800058c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000590:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000594:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000598:	e71c      	b.n	80003d4 <__adddf3+0x138>
 800059a:	bf00      	nop

0800059c <__aeabi_ul2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f04f 0500 	mov.w	r5, #0
 80005aa:	e00a      	b.n	80005c2 <__aeabi_l2d+0x16>

080005ac <__aeabi_l2d>:
 80005ac:	ea50 0201 	orrs.w	r2, r0, r1
 80005b0:	bf08      	it	eq
 80005b2:	4770      	bxeq	lr
 80005b4:	b530      	push	{r4, r5, lr}
 80005b6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005ba:	d502      	bpl.n	80005c2 <__aeabi_l2d+0x16>
 80005bc:	4240      	negs	r0, r0
 80005be:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005c2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005c6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ca:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ce:	f43f aed8 	beq.w	8000382 <__adddf3+0xe6>
 80005d2:	f04f 0203 	mov.w	r2, #3
 80005d6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005da:	bf18      	it	ne
 80005dc:	3203      	addne	r2, #3
 80005de:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005e2:	bf18      	it	ne
 80005e4:	3203      	addne	r2, #3
 80005e6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005ea:	f1c2 0320 	rsb	r3, r2, #32
 80005ee:	fa00 fc03 	lsl.w	ip, r0, r3
 80005f2:	fa20 f002 	lsr.w	r0, r0, r2
 80005f6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005fa:	ea40 000e 	orr.w	r0, r0, lr
 80005fe:	fa21 f102 	lsr.w	r1, r1, r2
 8000602:	4414      	add	r4, r2
 8000604:	e6bd      	b.n	8000382 <__adddf3+0xe6>
 8000606:	bf00      	nop

08000608 <__aeabi_dmul>:
 8000608:	b570      	push	{r4, r5, r6, lr}
 800060a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800060e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000612:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000616:	bf1d      	ittte	ne
 8000618:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800061c:	ea94 0f0c 	teqne	r4, ip
 8000620:	ea95 0f0c 	teqne	r5, ip
 8000624:	f000 f8de 	bleq	80007e4 <__aeabi_dmul+0x1dc>
 8000628:	442c      	add	r4, r5
 800062a:	ea81 0603 	eor.w	r6, r1, r3
 800062e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000632:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000636:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800063a:	bf18      	it	ne
 800063c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000640:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000644:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000648:	d038      	beq.n	80006bc <__aeabi_dmul+0xb4>
 800064a:	fba0 ce02 	umull	ip, lr, r0, r2
 800064e:	f04f 0500 	mov.w	r5, #0
 8000652:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000656:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800065a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800065e:	f04f 0600 	mov.w	r6, #0
 8000662:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000666:	f09c 0f00 	teq	ip, #0
 800066a:	bf18      	it	ne
 800066c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000670:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000674:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000678:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800067c:	d204      	bcs.n	8000688 <__aeabi_dmul+0x80>
 800067e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000682:	416d      	adcs	r5, r5
 8000684:	eb46 0606 	adc.w	r6, r6, r6
 8000688:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800068c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000690:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000694:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000698:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800069c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006a0:	bf88      	it	hi
 80006a2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006a6:	d81e      	bhi.n	80006e6 <__aeabi_dmul+0xde>
 80006a8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006ac:	bf08      	it	eq
 80006ae:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006b2:	f150 0000 	adcs.w	r0, r0, #0
 80006b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ba:	bd70      	pop	{r4, r5, r6, pc}
 80006bc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006c0:	ea46 0101 	orr.w	r1, r6, r1
 80006c4:	ea40 0002 	orr.w	r0, r0, r2
 80006c8:	ea81 0103 	eor.w	r1, r1, r3
 80006cc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006d0:	bfc2      	ittt	gt
 80006d2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006d6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006da:	bd70      	popgt	{r4, r5, r6, pc}
 80006dc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006e0:	f04f 0e00 	mov.w	lr, #0
 80006e4:	3c01      	subs	r4, #1
 80006e6:	f300 80ab 	bgt.w	8000840 <__aeabi_dmul+0x238>
 80006ea:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006ee:	bfde      	ittt	le
 80006f0:	2000      	movle	r0, #0
 80006f2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006f6:	bd70      	pople	{r4, r5, r6, pc}
 80006f8:	f1c4 0400 	rsb	r4, r4, #0
 80006fc:	3c20      	subs	r4, #32
 80006fe:	da35      	bge.n	800076c <__aeabi_dmul+0x164>
 8000700:	340c      	adds	r4, #12
 8000702:	dc1b      	bgt.n	800073c <__aeabi_dmul+0x134>
 8000704:	f104 0414 	add.w	r4, r4, #20
 8000708:	f1c4 0520 	rsb	r5, r4, #32
 800070c:	fa00 f305 	lsl.w	r3, r0, r5
 8000710:	fa20 f004 	lsr.w	r0, r0, r4
 8000714:	fa01 f205 	lsl.w	r2, r1, r5
 8000718:	ea40 0002 	orr.w	r0, r0, r2
 800071c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000720:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000724:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000728:	fa21 f604 	lsr.w	r6, r1, r4
 800072c:	eb42 0106 	adc.w	r1, r2, r6
 8000730:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000734:	bf08      	it	eq
 8000736:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800073a:	bd70      	pop	{r4, r5, r6, pc}
 800073c:	f1c4 040c 	rsb	r4, r4, #12
 8000740:	f1c4 0520 	rsb	r5, r4, #32
 8000744:	fa00 f304 	lsl.w	r3, r0, r4
 8000748:	fa20 f005 	lsr.w	r0, r0, r5
 800074c:	fa01 f204 	lsl.w	r2, r1, r4
 8000750:	ea40 0002 	orr.w	r0, r0, r2
 8000754:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000758:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800075c:	f141 0100 	adc.w	r1, r1, #0
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 0520 	rsb	r5, r4, #32
 8000770:	fa00 f205 	lsl.w	r2, r0, r5
 8000774:	ea4e 0e02 	orr.w	lr, lr, r2
 8000778:	fa20 f304 	lsr.w	r3, r0, r4
 800077c:	fa01 f205 	lsl.w	r2, r1, r5
 8000780:	ea43 0302 	orr.w	r3, r3, r2
 8000784:	fa21 f004 	lsr.w	r0, r1, r4
 8000788:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800078c:	fa21 f204 	lsr.w	r2, r1, r4
 8000790:	ea20 0002 	bic.w	r0, r0, r2
 8000794:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000798:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800079c:	bf08      	it	eq
 800079e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007a2:	bd70      	pop	{r4, r5, r6, pc}
 80007a4:	f094 0f00 	teq	r4, #0
 80007a8:	d10f      	bne.n	80007ca <__aeabi_dmul+0x1c2>
 80007aa:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007ae:	0040      	lsls	r0, r0, #1
 80007b0:	eb41 0101 	adc.w	r1, r1, r1
 80007b4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007b8:	bf08      	it	eq
 80007ba:	3c01      	subeq	r4, #1
 80007bc:	d0f7      	beq.n	80007ae <__aeabi_dmul+0x1a6>
 80007be:	ea41 0106 	orr.w	r1, r1, r6
 80007c2:	f095 0f00 	teq	r5, #0
 80007c6:	bf18      	it	ne
 80007c8:	4770      	bxne	lr
 80007ca:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007ce:	0052      	lsls	r2, r2, #1
 80007d0:	eb43 0303 	adc.w	r3, r3, r3
 80007d4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007d8:	bf08      	it	eq
 80007da:	3d01      	subeq	r5, #1
 80007dc:	d0f7      	beq.n	80007ce <__aeabi_dmul+0x1c6>
 80007de:	ea43 0306 	orr.w	r3, r3, r6
 80007e2:	4770      	bx	lr
 80007e4:	ea94 0f0c 	teq	r4, ip
 80007e8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007ec:	bf18      	it	ne
 80007ee:	ea95 0f0c 	teqne	r5, ip
 80007f2:	d00c      	beq.n	800080e <__aeabi_dmul+0x206>
 80007f4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007f8:	bf18      	it	ne
 80007fa:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007fe:	d1d1      	bne.n	80007a4 <__aeabi_dmul+0x19c>
 8000800:	ea81 0103 	eor.w	r1, r1, r3
 8000804:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000808:	f04f 0000 	mov.w	r0, #0
 800080c:	bd70      	pop	{r4, r5, r6, pc}
 800080e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000812:	bf06      	itte	eq
 8000814:	4610      	moveq	r0, r2
 8000816:	4619      	moveq	r1, r3
 8000818:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800081c:	d019      	beq.n	8000852 <__aeabi_dmul+0x24a>
 800081e:	ea94 0f0c 	teq	r4, ip
 8000822:	d102      	bne.n	800082a <__aeabi_dmul+0x222>
 8000824:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000828:	d113      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800082a:	ea95 0f0c 	teq	r5, ip
 800082e:	d105      	bne.n	800083c <__aeabi_dmul+0x234>
 8000830:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000834:	bf1c      	itt	ne
 8000836:	4610      	movne	r0, r2
 8000838:	4619      	movne	r1, r3
 800083a:	d10a      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800083c:	ea81 0103 	eor.w	r1, r1, r3
 8000840:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000844:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000848:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800084c:	f04f 0000 	mov.w	r0, #0
 8000850:	bd70      	pop	{r4, r5, r6, pc}
 8000852:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000856:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800085a:	bd70      	pop	{r4, r5, r6, pc}

0800085c <__aeabi_ddiv>:
 800085c:	b570      	push	{r4, r5, r6, lr}
 800085e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000862:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000866:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800086a:	bf1d      	ittte	ne
 800086c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000870:	ea94 0f0c 	teqne	r4, ip
 8000874:	ea95 0f0c 	teqne	r5, ip
 8000878:	f000 f8a7 	bleq	80009ca <__aeabi_ddiv+0x16e>
 800087c:	eba4 0405 	sub.w	r4, r4, r5
 8000880:	ea81 0e03 	eor.w	lr, r1, r3
 8000884:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000888:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800088c:	f000 8088 	beq.w	80009a0 <__aeabi_ddiv+0x144>
 8000890:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000894:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000898:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800089c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008a0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008a4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008a8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ac:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008b0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008b4:	429d      	cmp	r5, r3
 80008b6:	bf08      	it	eq
 80008b8:	4296      	cmpeq	r6, r2
 80008ba:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008be:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008c2:	d202      	bcs.n	80008ca <__aeabi_ddiv+0x6e>
 80008c4:	085b      	lsrs	r3, r3, #1
 80008c6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ca:	1ab6      	subs	r6, r6, r2
 80008cc:	eb65 0503 	sbc.w	r5, r5, r3
 80008d0:	085b      	lsrs	r3, r3, #1
 80008d2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008d6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008da:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008de:	ebb6 0e02 	subs.w	lr, r6, r2
 80008e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008e6:	bf22      	ittt	cs
 80008e8:	1ab6      	subcs	r6, r6, r2
 80008ea:	4675      	movcs	r5, lr
 80008ec:	ea40 000c 	orrcs.w	r0, r0, ip
 80008f0:	085b      	lsrs	r3, r3, #1
 80008f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008fe:	bf22      	ittt	cs
 8000900:	1ab6      	subcs	r6, r6, r2
 8000902:	4675      	movcs	r5, lr
 8000904:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000908:	085b      	lsrs	r3, r3, #1
 800090a:	ea4f 0232 	mov.w	r2, r2, rrx
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000938:	ea55 0e06 	orrs.w	lr, r5, r6
 800093c:	d018      	beq.n	8000970 <__aeabi_ddiv+0x114>
 800093e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000942:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000946:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800094a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800094e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000952:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000956:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800095a:	d1c0      	bne.n	80008de <__aeabi_ddiv+0x82>
 800095c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000960:	d10b      	bne.n	800097a <__aeabi_ddiv+0x11e>
 8000962:	ea41 0100 	orr.w	r1, r1, r0
 8000966:	f04f 0000 	mov.w	r0, #0
 800096a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800096e:	e7b6      	b.n	80008de <__aeabi_ddiv+0x82>
 8000970:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000974:	bf04      	itt	eq
 8000976:	4301      	orreq	r1, r0
 8000978:	2000      	moveq	r0, #0
 800097a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800097e:	bf88      	it	hi
 8000980:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000984:	f63f aeaf 	bhi.w	80006e6 <__aeabi_dmul+0xde>
 8000988:	ebb5 0c03 	subs.w	ip, r5, r3
 800098c:	bf04      	itt	eq
 800098e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000992:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000996:	f150 0000 	adcs.w	r0, r0, #0
 800099a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800099e:	bd70      	pop	{r4, r5, r6, pc}
 80009a0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009a4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009a8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ac:	bfc2      	ittt	gt
 80009ae:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009b2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009b6:	bd70      	popgt	{r4, r5, r6, pc}
 80009b8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009bc:	f04f 0e00 	mov.w	lr, #0
 80009c0:	3c01      	subs	r4, #1
 80009c2:	e690      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009c4:	ea45 0e06 	orr.w	lr, r5, r6
 80009c8:	e68d      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009ca:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ce:	ea94 0f0c 	teq	r4, ip
 80009d2:	bf08      	it	eq
 80009d4:	ea95 0f0c 	teqeq	r5, ip
 80009d8:	f43f af3b 	beq.w	8000852 <__aeabi_dmul+0x24a>
 80009dc:	ea94 0f0c 	teq	r4, ip
 80009e0:	d10a      	bne.n	80009f8 <__aeabi_ddiv+0x19c>
 80009e2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009e6:	f47f af34 	bne.w	8000852 <__aeabi_dmul+0x24a>
 80009ea:	ea95 0f0c 	teq	r5, ip
 80009ee:	f47f af25 	bne.w	800083c <__aeabi_dmul+0x234>
 80009f2:	4610      	mov	r0, r2
 80009f4:	4619      	mov	r1, r3
 80009f6:	e72c      	b.n	8000852 <__aeabi_dmul+0x24a>
 80009f8:	ea95 0f0c 	teq	r5, ip
 80009fc:	d106      	bne.n	8000a0c <__aeabi_ddiv+0x1b0>
 80009fe:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a02:	f43f aefd 	beq.w	8000800 <__aeabi_dmul+0x1f8>
 8000a06:	4610      	mov	r0, r2
 8000a08:	4619      	mov	r1, r3
 8000a0a:	e722      	b.n	8000852 <__aeabi_dmul+0x24a>
 8000a0c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a10:	bf18      	it	ne
 8000a12:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a16:	f47f aec5 	bne.w	80007a4 <__aeabi_dmul+0x19c>
 8000a1a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a1e:	f47f af0d 	bne.w	800083c <__aeabi_dmul+0x234>
 8000a22:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a26:	f47f aeeb 	bne.w	8000800 <__aeabi_dmul+0x1f8>
 8000a2a:	e712      	b.n	8000852 <__aeabi_dmul+0x24a>

08000a2c <__gedf2>:
 8000a2c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a30:	e006      	b.n	8000a40 <__cmpdf2+0x4>
 8000a32:	bf00      	nop

08000a34 <__ledf2>:
 8000a34:	f04f 0c01 	mov.w	ip, #1
 8000a38:	e002      	b.n	8000a40 <__cmpdf2+0x4>
 8000a3a:	bf00      	nop

08000a3c <__cmpdf2>:
 8000a3c:	f04f 0c01 	mov.w	ip, #1
 8000a40:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a44:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a48:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a50:	bf18      	it	ne
 8000a52:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a56:	d01b      	beq.n	8000a90 <__cmpdf2+0x54>
 8000a58:	b001      	add	sp, #4
 8000a5a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a5e:	bf0c      	ite	eq
 8000a60:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a64:	ea91 0f03 	teqne	r1, r3
 8000a68:	bf02      	ittt	eq
 8000a6a:	ea90 0f02 	teqeq	r0, r2
 8000a6e:	2000      	moveq	r0, #0
 8000a70:	4770      	bxeq	lr
 8000a72:	f110 0f00 	cmn.w	r0, #0
 8000a76:	ea91 0f03 	teq	r1, r3
 8000a7a:	bf58      	it	pl
 8000a7c:	4299      	cmppl	r1, r3
 8000a7e:	bf08      	it	eq
 8000a80:	4290      	cmpeq	r0, r2
 8000a82:	bf2c      	ite	cs
 8000a84:	17d8      	asrcs	r0, r3, #31
 8000a86:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a8a:	f040 0001 	orr.w	r0, r0, #1
 8000a8e:	4770      	bx	lr
 8000a90:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d102      	bne.n	8000aa0 <__cmpdf2+0x64>
 8000a9a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a9e:	d107      	bne.n	8000ab0 <__cmpdf2+0x74>
 8000aa0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000aa4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aa8:	d1d6      	bne.n	8000a58 <__cmpdf2+0x1c>
 8000aaa:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aae:	d0d3      	beq.n	8000a58 <__cmpdf2+0x1c>
 8000ab0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ab4:	4770      	bx	lr
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdrcmple>:
 8000ab8:	4684      	mov	ip, r0
 8000aba:	4610      	mov	r0, r2
 8000abc:	4662      	mov	r2, ip
 8000abe:	468c      	mov	ip, r1
 8000ac0:	4619      	mov	r1, r3
 8000ac2:	4663      	mov	r3, ip
 8000ac4:	e000      	b.n	8000ac8 <__aeabi_cdcmpeq>
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_cdcmpeq>:
 8000ac8:	b501      	push	{r0, lr}
 8000aca:	f7ff ffb7 	bl	8000a3c <__cmpdf2>
 8000ace:	2800      	cmp	r0, #0
 8000ad0:	bf48      	it	mi
 8000ad2:	f110 0f00 	cmnmi.w	r0, #0
 8000ad6:	bd01      	pop	{r0, pc}

08000ad8 <__aeabi_dcmpeq>:
 8000ad8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000adc:	f7ff fff4 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000ae0:	bf0c      	ite	eq
 8000ae2:	2001      	moveq	r0, #1
 8000ae4:	2000      	movne	r0, #0
 8000ae6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aea:	bf00      	nop

08000aec <__aeabi_dcmplt>:
 8000aec:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af0:	f7ff ffea 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000af4:	bf34      	ite	cc
 8000af6:	2001      	movcc	r0, #1
 8000af8:	2000      	movcs	r0, #0
 8000afa:	f85d fb08 	ldr.w	pc, [sp], #8
 8000afe:	bf00      	nop

08000b00 <__aeabi_dcmple>:
 8000b00:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b04:	f7ff ffe0 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000b08:	bf94      	ite	ls
 8000b0a:	2001      	movls	r0, #1
 8000b0c:	2000      	movhi	r0, #0
 8000b0e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b12:	bf00      	nop

08000b14 <__aeabi_dcmpge>:
 8000b14:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b18:	f7ff ffce 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b1c:	bf94      	ite	ls
 8000b1e:	2001      	movls	r0, #1
 8000b20:	2000      	movhi	r0, #0
 8000b22:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b26:	bf00      	nop

08000b28 <__aeabi_dcmpgt>:
 8000b28:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b2c:	f7ff ffc4 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b30:	bf34      	ite	cc
 8000b32:	2001      	movcc	r0, #1
 8000b34:	2000      	movcs	r0, #0
 8000b36:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3a:	bf00      	nop

08000b3c <__aeabi_dcmpun>:
 8000b3c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x10>
 8000b46:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b4a:	d10a      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b50:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b54:	d102      	bne.n	8000b5c <__aeabi_dcmpun+0x20>
 8000b56:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b5a:	d102      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b5c:	f04f 0000 	mov.w	r0, #0
 8000b60:	4770      	bx	lr
 8000b62:	f04f 0001 	mov.w	r0, #1
 8000b66:	4770      	bx	lr

08000b68 <__aeabi_d2iz>:
 8000b68:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b6c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b70:	d215      	bcs.n	8000b9e <__aeabi_d2iz+0x36>
 8000b72:	d511      	bpl.n	8000b98 <__aeabi_d2iz+0x30>
 8000b74:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b78:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b7c:	d912      	bls.n	8000ba4 <__aeabi_d2iz+0x3c>
 8000b7e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b82:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b86:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b8a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b8e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b92:	bf18      	it	ne
 8000b94:	4240      	negne	r0, r0
 8000b96:	4770      	bx	lr
 8000b98:	f04f 0000 	mov.w	r0, #0
 8000b9c:	4770      	bx	lr
 8000b9e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000ba2:	d105      	bne.n	8000bb0 <__aeabi_d2iz+0x48>
 8000ba4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000ba8:	bf08      	it	eq
 8000baa:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bae:	4770      	bx	lr
 8000bb0:	f04f 0000 	mov.w	r0, #0
 8000bb4:	4770      	bx	lr
 8000bb6:	bf00      	nop

08000bb8 <__aeabi_d2f>:
 8000bb8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bbc:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000bc0:	bf24      	itt	cs
 8000bc2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000bc6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000bca:	d90d      	bls.n	8000be8 <__aeabi_d2f+0x30>
 8000bcc:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000bd0:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000bd4:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000bd8:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000bdc:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000be0:	bf08      	it	eq
 8000be2:	f020 0001 	biceq.w	r0, r0, #1
 8000be6:	4770      	bx	lr
 8000be8:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000bec:	d121      	bne.n	8000c32 <__aeabi_d2f+0x7a>
 8000bee:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000bf2:	bfbc      	itt	lt
 8000bf4:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000bf8:	4770      	bxlt	lr
 8000bfa:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000bfe:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c02:	f1c2 0218 	rsb	r2, r2, #24
 8000c06:	f1c2 0c20 	rsb	ip, r2, #32
 8000c0a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c0e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c12:	bf18      	it	ne
 8000c14:	f040 0001 	orrne.w	r0, r0, #1
 8000c18:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c1c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c20:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c24:	ea40 000c 	orr.w	r0, r0, ip
 8000c28:	fa23 f302 	lsr.w	r3, r3, r2
 8000c2c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c30:	e7cc      	b.n	8000bcc <__aeabi_d2f+0x14>
 8000c32:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c36:	d107      	bne.n	8000c48 <__aeabi_d2f+0x90>
 8000c38:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c3c:	bf1e      	ittt	ne
 8000c3e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000c42:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000c46:	4770      	bxne	lr
 8000c48:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000c4c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000c50:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c54:	4770      	bx	lr
 8000c56:	bf00      	nop

08000c58 <__aeabi_uldivmod>:
 8000c58:	b953      	cbnz	r3, 8000c70 <__aeabi_uldivmod+0x18>
 8000c5a:	b94a      	cbnz	r2, 8000c70 <__aeabi_uldivmod+0x18>
 8000c5c:	2900      	cmp	r1, #0
 8000c5e:	bf08      	it	eq
 8000c60:	2800      	cmpeq	r0, #0
 8000c62:	bf1c      	itt	ne
 8000c64:	f04f 31ff 	movne.w	r1, #4294967295
 8000c68:	f04f 30ff 	movne.w	r0, #4294967295
 8000c6c:	f000 b970 	b.w	8000f50 <__aeabi_idiv0>
 8000c70:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c74:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c78:	f000 f806 	bl	8000c88 <__udivmoddi4>
 8000c7c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c80:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c84:	b004      	add	sp, #16
 8000c86:	4770      	bx	lr

08000c88 <__udivmoddi4>:
 8000c88:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c8c:	9e08      	ldr	r6, [sp, #32]
 8000c8e:	460d      	mov	r5, r1
 8000c90:	4604      	mov	r4, r0
 8000c92:	460f      	mov	r7, r1
 8000c94:	2b00      	cmp	r3, #0
 8000c96:	d14a      	bne.n	8000d2e <__udivmoddi4+0xa6>
 8000c98:	428a      	cmp	r2, r1
 8000c9a:	4694      	mov	ip, r2
 8000c9c:	d965      	bls.n	8000d6a <__udivmoddi4+0xe2>
 8000c9e:	fab2 f382 	clz	r3, r2
 8000ca2:	b143      	cbz	r3, 8000cb6 <__udivmoddi4+0x2e>
 8000ca4:	fa02 fc03 	lsl.w	ip, r2, r3
 8000ca8:	f1c3 0220 	rsb	r2, r3, #32
 8000cac:	409f      	lsls	r7, r3
 8000cae:	fa20 f202 	lsr.w	r2, r0, r2
 8000cb2:	4317      	orrs	r7, r2
 8000cb4:	409c      	lsls	r4, r3
 8000cb6:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 8000cba:	fa1f f58c 	uxth.w	r5, ip
 8000cbe:	fbb7 f1fe 	udiv	r1, r7, lr
 8000cc2:	0c22      	lsrs	r2, r4, #16
 8000cc4:	fb0e 7711 	mls	r7, lr, r1, r7
 8000cc8:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 8000ccc:	fb01 f005 	mul.w	r0, r1, r5
 8000cd0:	4290      	cmp	r0, r2
 8000cd2:	d90a      	bls.n	8000cea <__udivmoddi4+0x62>
 8000cd4:	eb1c 0202 	adds.w	r2, ip, r2
 8000cd8:	f101 37ff 	add.w	r7, r1, #4294967295
 8000cdc:	f080 811c 	bcs.w	8000f18 <__udivmoddi4+0x290>
 8000ce0:	4290      	cmp	r0, r2
 8000ce2:	f240 8119 	bls.w	8000f18 <__udivmoddi4+0x290>
 8000ce6:	3902      	subs	r1, #2
 8000ce8:	4462      	add	r2, ip
 8000cea:	1a12      	subs	r2, r2, r0
 8000cec:	b2a4      	uxth	r4, r4
 8000cee:	fbb2 f0fe 	udiv	r0, r2, lr
 8000cf2:	fb0e 2210 	mls	r2, lr, r0, r2
 8000cf6:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000cfa:	fb00 f505 	mul.w	r5, r0, r5
 8000cfe:	42a5      	cmp	r5, r4
 8000d00:	d90a      	bls.n	8000d18 <__udivmoddi4+0x90>
 8000d02:	eb1c 0404 	adds.w	r4, ip, r4
 8000d06:	f100 32ff 	add.w	r2, r0, #4294967295
 8000d0a:	f080 8107 	bcs.w	8000f1c <__udivmoddi4+0x294>
 8000d0e:	42a5      	cmp	r5, r4
 8000d10:	f240 8104 	bls.w	8000f1c <__udivmoddi4+0x294>
 8000d14:	4464      	add	r4, ip
 8000d16:	3802      	subs	r0, #2
 8000d18:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000d1c:	1b64      	subs	r4, r4, r5
 8000d1e:	2100      	movs	r1, #0
 8000d20:	b11e      	cbz	r6, 8000d2a <__udivmoddi4+0xa2>
 8000d22:	40dc      	lsrs	r4, r3
 8000d24:	2300      	movs	r3, #0
 8000d26:	e9c6 4300 	strd	r4, r3, [r6]
 8000d2a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d2e:	428b      	cmp	r3, r1
 8000d30:	d908      	bls.n	8000d44 <__udivmoddi4+0xbc>
 8000d32:	2e00      	cmp	r6, #0
 8000d34:	f000 80ed 	beq.w	8000f12 <__udivmoddi4+0x28a>
 8000d38:	2100      	movs	r1, #0
 8000d3a:	e9c6 0500 	strd	r0, r5, [r6]
 8000d3e:	4608      	mov	r0, r1
 8000d40:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d44:	fab3 f183 	clz	r1, r3
 8000d48:	2900      	cmp	r1, #0
 8000d4a:	d149      	bne.n	8000de0 <__udivmoddi4+0x158>
 8000d4c:	42ab      	cmp	r3, r5
 8000d4e:	d302      	bcc.n	8000d56 <__udivmoddi4+0xce>
 8000d50:	4282      	cmp	r2, r0
 8000d52:	f200 80f8 	bhi.w	8000f46 <__udivmoddi4+0x2be>
 8000d56:	1a84      	subs	r4, r0, r2
 8000d58:	eb65 0203 	sbc.w	r2, r5, r3
 8000d5c:	2001      	movs	r0, #1
 8000d5e:	4617      	mov	r7, r2
 8000d60:	2e00      	cmp	r6, #0
 8000d62:	d0e2      	beq.n	8000d2a <__udivmoddi4+0xa2>
 8000d64:	e9c6 4700 	strd	r4, r7, [r6]
 8000d68:	e7df      	b.n	8000d2a <__udivmoddi4+0xa2>
 8000d6a:	b902      	cbnz	r2, 8000d6e <__udivmoddi4+0xe6>
 8000d6c:	deff      	udf	#255	; 0xff
 8000d6e:	fab2 f382 	clz	r3, r2
 8000d72:	2b00      	cmp	r3, #0
 8000d74:	f040 8090 	bne.w	8000e98 <__udivmoddi4+0x210>
 8000d78:	1a8a      	subs	r2, r1, r2
 8000d7a:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000d7e:	fa1f fe8c 	uxth.w	lr, ip
 8000d82:	2101      	movs	r1, #1
 8000d84:	fbb2 f5f7 	udiv	r5, r2, r7
 8000d88:	fb07 2015 	mls	r0, r7, r5, r2
 8000d8c:	0c22      	lsrs	r2, r4, #16
 8000d8e:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 8000d92:	fb0e f005 	mul.w	r0, lr, r5
 8000d96:	4290      	cmp	r0, r2
 8000d98:	d908      	bls.n	8000dac <__udivmoddi4+0x124>
 8000d9a:	eb1c 0202 	adds.w	r2, ip, r2
 8000d9e:	f105 38ff 	add.w	r8, r5, #4294967295
 8000da2:	d202      	bcs.n	8000daa <__udivmoddi4+0x122>
 8000da4:	4290      	cmp	r0, r2
 8000da6:	f200 80cb 	bhi.w	8000f40 <__udivmoddi4+0x2b8>
 8000daa:	4645      	mov	r5, r8
 8000dac:	1a12      	subs	r2, r2, r0
 8000dae:	b2a4      	uxth	r4, r4
 8000db0:	fbb2 f0f7 	udiv	r0, r2, r7
 8000db4:	fb07 2210 	mls	r2, r7, r0, r2
 8000db8:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000dbc:	fb0e fe00 	mul.w	lr, lr, r0
 8000dc0:	45a6      	cmp	lr, r4
 8000dc2:	d908      	bls.n	8000dd6 <__udivmoddi4+0x14e>
 8000dc4:	eb1c 0404 	adds.w	r4, ip, r4
 8000dc8:	f100 32ff 	add.w	r2, r0, #4294967295
 8000dcc:	d202      	bcs.n	8000dd4 <__udivmoddi4+0x14c>
 8000dce:	45a6      	cmp	lr, r4
 8000dd0:	f200 80bb 	bhi.w	8000f4a <__udivmoddi4+0x2c2>
 8000dd4:	4610      	mov	r0, r2
 8000dd6:	eba4 040e 	sub.w	r4, r4, lr
 8000dda:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 8000dde:	e79f      	b.n	8000d20 <__udivmoddi4+0x98>
 8000de0:	f1c1 0720 	rsb	r7, r1, #32
 8000de4:	408b      	lsls	r3, r1
 8000de6:	fa22 fc07 	lsr.w	ip, r2, r7
 8000dea:	ea4c 0c03 	orr.w	ip, ip, r3
 8000dee:	fa05 f401 	lsl.w	r4, r5, r1
 8000df2:	fa20 f307 	lsr.w	r3, r0, r7
 8000df6:	40fd      	lsrs	r5, r7
 8000df8:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000dfc:	4323      	orrs	r3, r4
 8000dfe:	fbb5 f8f9 	udiv	r8, r5, r9
 8000e02:	fa1f fe8c 	uxth.w	lr, ip
 8000e06:	fb09 5518 	mls	r5, r9, r8, r5
 8000e0a:	0c1c      	lsrs	r4, r3, #16
 8000e0c:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000e10:	fb08 f50e 	mul.w	r5, r8, lr
 8000e14:	42a5      	cmp	r5, r4
 8000e16:	fa02 f201 	lsl.w	r2, r2, r1
 8000e1a:	fa00 f001 	lsl.w	r0, r0, r1
 8000e1e:	d90b      	bls.n	8000e38 <__udivmoddi4+0x1b0>
 8000e20:	eb1c 0404 	adds.w	r4, ip, r4
 8000e24:	f108 3aff 	add.w	sl, r8, #4294967295
 8000e28:	f080 8088 	bcs.w	8000f3c <__udivmoddi4+0x2b4>
 8000e2c:	42a5      	cmp	r5, r4
 8000e2e:	f240 8085 	bls.w	8000f3c <__udivmoddi4+0x2b4>
 8000e32:	f1a8 0802 	sub.w	r8, r8, #2
 8000e36:	4464      	add	r4, ip
 8000e38:	1b64      	subs	r4, r4, r5
 8000e3a:	b29d      	uxth	r5, r3
 8000e3c:	fbb4 f3f9 	udiv	r3, r4, r9
 8000e40:	fb09 4413 	mls	r4, r9, r3, r4
 8000e44:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 8000e48:	fb03 fe0e 	mul.w	lr, r3, lr
 8000e4c:	45a6      	cmp	lr, r4
 8000e4e:	d908      	bls.n	8000e62 <__udivmoddi4+0x1da>
 8000e50:	eb1c 0404 	adds.w	r4, ip, r4
 8000e54:	f103 35ff 	add.w	r5, r3, #4294967295
 8000e58:	d26c      	bcs.n	8000f34 <__udivmoddi4+0x2ac>
 8000e5a:	45a6      	cmp	lr, r4
 8000e5c:	d96a      	bls.n	8000f34 <__udivmoddi4+0x2ac>
 8000e5e:	3b02      	subs	r3, #2
 8000e60:	4464      	add	r4, ip
 8000e62:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000e66:	fba3 9502 	umull	r9, r5, r3, r2
 8000e6a:	eba4 040e 	sub.w	r4, r4, lr
 8000e6e:	42ac      	cmp	r4, r5
 8000e70:	46c8      	mov	r8, r9
 8000e72:	46ae      	mov	lr, r5
 8000e74:	d356      	bcc.n	8000f24 <__udivmoddi4+0x29c>
 8000e76:	d053      	beq.n	8000f20 <__udivmoddi4+0x298>
 8000e78:	b156      	cbz	r6, 8000e90 <__udivmoddi4+0x208>
 8000e7a:	ebb0 0208 	subs.w	r2, r0, r8
 8000e7e:	eb64 040e 	sbc.w	r4, r4, lr
 8000e82:	fa04 f707 	lsl.w	r7, r4, r7
 8000e86:	40ca      	lsrs	r2, r1
 8000e88:	40cc      	lsrs	r4, r1
 8000e8a:	4317      	orrs	r7, r2
 8000e8c:	e9c6 7400 	strd	r7, r4, [r6]
 8000e90:	4618      	mov	r0, r3
 8000e92:	2100      	movs	r1, #0
 8000e94:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e98:	f1c3 0120 	rsb	r1, r3, #32
 8000e9c:	fa02 fc03 	lsl.w	ip, r2, r3
 8000ea0:	fa20 f201 	lsr.w	r2, r0, r1
 8000ea4:	fa25 f101 	lsr.w	r1, r5, r1
 8000ea8:	409d      	lsls	r5, r3
 8000eaa:	432a      	orrs	r2, r5
 8000eac:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000eb0:	fa1f fe8c 	uxth.w	lr, ip
 8000eb4:	fbb1 f0f7 	udiv	r0, r1, r7
 8000eb8:	fb07 1510 	mls	r5, r7, r0, r1
 8000ebc:	0c11      	lsrs	r1, r2, #16
 8000ebe:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 8000ec2:	fb00 f50e 	mul.w	r5, r0, lr
 8000ec6:	428d      	cmp	r5, r1
 8000ec8:	fa04 f403 	lsl.w	r4, r4, r3
 8000ecc:	d908      	bls.n	8000ee0 <__udivmoddi4+0x258>
 8000ece:	eb1c 0101 	adds.w	r1, ip, r1
 8000ed2:	f100 38ff 	add.w	r8, r0, #4294967295
 8000ed6:	d22f      	bcs.n	8000f38 <__udivmoddi4+0x2b0>
 8000ed8:	428d      	cmp	r5, r1
 8000eda:	d92d      	bls.n	8000f38 <__udivmoddi4+0x2b0>
 8000edc:	3802      	subs	r0, #2
 8000ede:	4461      	add	r1, ip
 8000ee0:	1b49      	subs	r1, r1, r5
 8000ee2:	b292      	uxth	r2, r2
 8000ee4:	fbb1 f5f7 	udiv	r5, r1, r7
 8000ee8:	fb07 1115 	mls	r1, r7, r5, r1
 8000eec:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000ef0:	fb05 f10e 	mul.w	r1, r5, lr
 8000ef4:	4291      	cmp	r1, r2
 8000ef6:	d908      	bls.n	8000f0a <__udivmoddi4+0x282>
 8000ef8:	eb1c 0202 	adds.w	r2, ip, r2
 8000efc:	f105 38ff 	add.w	r8, r5, #4294967295
 8000f00:	d216      	bcs.n	8000f30 <__udivmoddi4+0x2a8>
 8000f02:	4291      	cmp	r1, r2
 8000f04:	d914      	bls.n	8000f30 <__udivmoddi4+0x2a8>
 8000f06:	3d02      	subs	r5, #2
 8000f08:	4462      	add	r2, ip
 8000f0a:	1a52      	subs	r2, r2, r1
 8000f0c:	ea45 4100 	orr.w	r1, r5, r0, lsl #16
 8000f10:	e738      	b.n	8000d84 <__udivmoddi4+0xfc>
 8000f12:	4631      	mov	r1, r6
 8000f14:	4630      	mov	r0, r6
 8000f16:	e708      	b.n	8000d2a <__udivmoddi4+0xa2>
 8000f18:	4639      	mov	r1, r7
 8000f1a:	e6e6      	b.n	8000cea <__udivmoddi4+0x62>
 8000f1c:	4610      	mov	r0, r2
 8000f1e:	e6fb      	b.n	8000d18 <__udivmoddi4+0x90>
 8000f20:	4548      	cmp	r0, r9
 8000f22:	d2a9      	bcs.n	8000e78 <__udivmoddi4+0x1f0>
 8000f24:	ebb9 0802 	subs.w	r8, r9, r2
 8000f28:	eb65 0e0c 	sbc.w	lr, r5, ip
 8000f2c:	3b01      	subs	r3, #1
 8000f2e:	e7a3      	b.n	8000e78 <__udivmoddi4+0x1f0>
 8000f30:	4645      	mov	r5, r8
 8000f32:	e7ea      	b.n	8000f0a <__udivmoddi4+0x282>
 8000f34:	462b      	mov	r3, r5
 8000f36:	e794      	b.n	8000e62 <__udivmoddi4+0x1da>
 8000f38:	4640      	mov	r0, r8
 8000f3a:	e7d1      	b.n	8000ee0 <__udivmoddi4+0x258>
 8000f3c:	46d0      	mov	r8, sl
 8000f3e:	e77b      	b.n	8000e38 <__udivmoddi4+0x1b0>
 8000f40:	3d02      	subs	r5, #2
 8000f42:	4462      	add	r2, ip
 8000f44:	e732      	b.n	8000dac <__udivmoddi4+0x124>
 8000f46:	4608      	mov	r0, r1
 8000f48:	e70a      	b.n	8000d60 <__udivmoddi4+0xd8>
 8000f4a:	4464      	add	r4, ip
 8000f4c:	3802      	subs	r0, #2
 8000f4e:	e742      	b.n	8000dd6 <__udivmoddi4+0x14e>

08000f50 <__aeabi_idiv0>:
 8000f50:	4770      	bx	lr
 8000f52:	bf00      	nop

08000f54 <HAL_TIM_PeriodElapsedCallback>:

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
volatile int timFlag = 0; //Create a flag for the timer

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim){
 8000f54:	b480      	push	{r7}
 8000f56:	b083      	sub	sp, #12
 8000f58:	af00      	add	r7, sp, #0
 8000f5a:	6078      	str	r0, [r7, #4]
	timFlag = 1; // The interrupt func is going to set the flag every 10 ms
 8000f5c:	4b04      	ldr	r3, [pc, #16]	; (8000f70 <HAL_TIM_PeriodElapsedCallback+0x1c>)
 8000f5e:	2201      	movs	r2, #1
 8000f60:	601a      	str	r2, [r3, #0]
} // The flag will be cleared in the while loop.
 8000f62:	bf00      	nop
 8000f64:	370c      	adds	r7, #12
 8000f66:	46bd      	mov	sp, r7
 8000f68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f6c:	4770      	bx	lr
 8000f6e:	bf00      	nop
 8000f70:	20000354 	.word	0x20000354
 8000f74:	00000000 	.word	0x00000000

08000f78 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000f78:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000f7a:	f5ad 7d6f 	sub.w	sp, sp, #956	; 0x3bc
 8000f7e:	af0a      	add	r7, sp, #40	; 0x28
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000f80:	f005 fd72 	bl	8006a68 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000f84:	f000 fad2 	bl	800152c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000f88:	f000 fbb4 	bl	80016f4 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 8000f8c:	f000 fb88 	bl	80016a0 <MX_USART2_UART_Init>
  MX_TIM3_Init();
 8000f90:	f000 fb38 	bl	8001604 <MX_TIM3_Init>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */

  char welcome_message[] = "Exercise 4 has started \r\n"; // Message to transmit in case of any error when reading the data
 8000f94:	4be2      	ldr	r3, [pc, #904]	; (8001320 <main+0x3a8>)
 8000f96:	f507 7450 	add.w	r4, r7, #832	; 0x340
 8000f9a:	461d      	mov	r5, r3
 8000f9c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000f9e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000fa0:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8000fa4:	c403      	stmia	r4!, {r0, r1}
 8000fa6:	8022      	strh	r2, [r4, #0]

  IKS01A3_MOTION_SENSOR_Init(IKS01A3_LIS2DW12_0, MOTION_ACCELERO); // Initialize the accelerometer sensor
 8000fa8:	2102      	movs	r1, #2
 8000faa:	2001      	movs	r0, #1
 8000fac:	f005 f9ca 	bl	8006344 <IKS01A3_MOTION_SENSOR_Init>
  IKS01A3_MOTION_SENSOR_Enable(IKS01A3_LIS2DW12_0, MOTION_ACCELERO); // Enable the acc sensor
 8000fb0:	2102      	movs	r1, #2
 8000fb2:	2001      	movs	r0, #1
 8000fb4:	f005 fac2 	bl	800653c <IKS01A3_MOTION_SENSOR_Enable>
  IKS01A3_MOTION_SENSOR_Axes_t acc_axes; // Struct to save the data of acceleration measured in each axis of space (X Y and Z);

  /////// Variables for 5 coef M.A.F.
    int index_5coef = 0;
 8000fb8:	2300      	movs	r3, #0
 8000fba:	f8c7 338c 	str.w	r3, [r7, #908]	; 0x38c

    int unfiltered_x[5] = {0};
 8000fbe:	f507 7348 	add.w	r3, r7, #800	; 0x320
 8000fc2:	2200      	movs	r2, #0
 8000fc4:	601a      	str	r2, [r3, #0]
 8000fc6:	605a      	str	r2, [r3, #4]
 8000fc8:	609a      	str	r2, [r3, #8]
 8000fca:	60da      	str	r2, [r3, #12]
 8000fcc:	611a      	str	r2, [r3, #16]
    int unfiltered_y[5] = {0};
 8000fce:	f507 7343 	add.w	r3, r7, #780	; 0x30c
 8000fd2:	2200      	movs	r2, #0
 8000fd4:	601a      	str	r2, [r3, #0]
 8000fd6:	605a      	str	r2, [r3, #4]
 8000fd8:	609a      	str	r2, [r3, #8]
 8000fda:	60da      	str	r2, [r3, #12]
 8000fdc:	611a      	str	r2, [r3, #16]
    int unfiltered_z[5] = {0};
 8000fde:	f507 733e 	add.w	r3, r7, #760	; 0x2f8
 8000fe2:	2200      	movs	r2, #0
 8000fe4:	601a      	str	r2, [r3, #0]
 8000fe6:	605a      	str	r2, [r3, #4]
 8000fe8:	609a      	str	r2, [r3, #8]
 8000fea:	60da      	str	r2, [r3, #12]
 8000fec:	611a      	str	r2, [r3, #16]
    int filtered_xyz[3] = {0};
 8000fee:	f507 733b 	add.w	r3, r7, #748	; 0x2ec
 8000ff2:	2200      	movs	r2, #0
 8000ff4:	601a      	str	r2, [r3, #0]
 8000ff6:	605a      	str	r2, [r3, #4]
 8000ff8:	609a      	str	r2, [r3, #8]
  //////////////

    // Variables for 50 coef Moving Average Filter
    int buffer_x[50] = {0};
 8000ffa:	f507 7364 	add.w	r3, r7, #912	; 0x390
 8000ffe:	f5a3 73b6 	sub.w	r3, r3, #364	; 0x16c
 8001002:	4618      	mov	r0, r3
 8001004:	23c8      	movs	r3, #200	; 0xc8
 8001006:	461a      	mov	r2, r3
 8001008:	2100      	movs	r1, #0
 800100a:	f00a f81c 	bl	800b046 <memset>
    int buffer_y[50] = {0};
 800100e:	f507 7364 	add.w	r3, r7, #912	; 0x390
 8001012:	f5a3 730d 	sub.w	r3, r3, #564	; 0x234
 8001016:	4618      	mov	r0, r3
 8001018:	23c8      	movs	r3, #200	; 0xc8
 800101a:	461a      	mov	r2, r3
 800101c:	2100      	movs	r1, #0
 800101e:	f00a f812 	bl	800b046 <memset>
    int buffer_z[50] = {0};
 8001022:	f507 7364 	add.w	r3, r7, #912	; 0x390
 8001026:	f5a3 733f 	sub.w	r3, r3, #764	; 0x2fc
 800102a:	4618      	mov	r0, r3
 800102c:	23c8      	movs	r3, #200	; 0xc8
 800102e:	461a      	mov	r2, r3
 8001030:	2100      	movs	r1, #0
 8001032:	f00a f808 	bl	800b046 <memset>

    int index_50coef = 0;
 8001036:	2300      	movs	r3, #0
 8001038:	f8c7 3388 	str.w	r3, [r7, #904]	; 0x388

    int sum50_x = 0; // These variables keep track of the sum of the 50 most recent samples
 800103c:	2300      	movs	r3, #0
 800103e:	f8c7 3384 	str.w	r3, [r7, #900]	; 0x384
    int sum50_y = 0;
 8001042:	2300      	movs	r3, #0
 8001044:	f8c7 3380 	str.w	r3, [r7, #896]	; 0x380
    int sum50_z = 0;
 8001048:	2300      	movs	r3, #0
 800104a:	f8c7 337c 	str.w	r3, [r7, #892]	; 0x37c

    int filter50_x; // The filtered value is the sum divided by 50
    int filter50_y;
    int filter50_z;

    int aux50 = 0; // This variable was created to change the behavior of the code once the 50 initial samples become available
 800104e:	2300      	movs	r3, #0
 8001050:	f8c7 3378 	str.w	r3, [r7, #888]	; 0x378
    ///////////////////

    // IIR FILTER COEFFICIENTS
    float fc = 0.3; // The sampling frequency is 100 Hz. This cut-off frequency of 0.3% fs was approximated through trial and error
 8001054:	4bb3      	ldr	r3, [pc, #716]	; (8001324 <main+0x3ac>)
 8001056:	f8c7 3374 	str.w	r3, [r7, #884]	; 0x374
    float x = exp(-2*3.1416*fc);
 800105a:	f8d7 0374 	ldr.w	r0, [r7, #884]	; 0x374
 800105e:	f7ff fa7b 	bl	8000558 <__aeabi_f2d>
 8001062:	a3ad      	add	r3, pc, #692	; (adr r3, 8001318 <main+0x3a0>)
 8001064:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001068:	f7ff face 	bl	8000608 <__aeabi_dmul>
 800106c:	4602      	mov	r2, r0
 800106e:	460b      	mov	r3, r1
 8001070:	ec43 2b17 	vmov	d7, r2, r3
 8001074:	eeb0 0a47 	vmov.f32	s0, s14
 8001078:	eef0 0a67 	vmov.f32	s1, s15
 800107c:	f00c f8dc 	bl	800d238 <exp>
 8001080:	ec53 2b10 	vmov	r2, r3, d0
 8001084:	4610      	mov	r0, r2
 8001086:	4619      	mov	r1, r3
 8001088:	f7ff fd96 	bl	8000bb8 <__aeabi_d2f>
 800108c:	4603      	mov	r3, r0
 800108e:	f8c7 3370 	str.w	r3, [r7, #880]	; 0x370
    float alfa = 1 - x;
 8001092:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8001096:	edd7 7adc 	vldr	s15, [r7, #880]	; 0x370
 800109a:	ee77 7a67 	vsub.f32	s15, s14, s15
 800109e:	edc7 7adb 	vstr	s15, [r7, #876]	; 0x36c
    float beta = x;
 80010a2:	f8d7 3370 	ldr.w	r3, [r7, #880]	; 0x370
 80010a6:	f8c7 3368 	str.w	r3, [r7, #872]	; 0x368
    int IIR_xyz[3] = {0}; // In this variable I will store the filtered output for IIR in the axes x y and z
 80010aa:	f507 7364 	add.w	r3, r7, #912	; 0x390
 80010ae:	f5a3 7342 	sub.w	r3, r3, #776	; 0x308
 80010b2:	461a      	mov	r2, r3
 80010b4:	2300      	movs	r3, #0
 80010b6:	6013      	str	r3, [r2, #0]
 80010b8:	6053      	str	r3, [r2, #4]
 80010ba:	6093      	str	r3, [r2, #8]
    //////////////////////




  HAL_TIM_Base_Start_IT(&htim3);// Start the timer; This will enable interrupts every time the timer is reloaded (every 10 msec)
 80010bc:	489a      	ldr	r0, [pc, #616]	; (8001328 <main+0x3b0>)
 80010be:	f007 fef9 	bl	8008eb4 <HAL_TIM_Base_Start_IT>
  char buffer_message[128]; // This will help the data transmission

  // Print welcome message
  HAL_UART_Transmit_IT(&huart2, (uint8_t *)welcome_message, sizeof(char)*strlen(welcome_message));
 80010c2:	f507 7350 	add.w	r3, r7, #832	; 0x340
 80010c6:	4618      	mov	r0, r3
 80010c8:	f7ff f8da 	bl	8000280 <strlen>
 80010cc:	4603      	mov	r3, r0
 80010ce:	b29a      	uxth	r2, r3
 80010d0:	f507 7350 	add.w	r3, r7, #832	; 0x340
 80010d4:	4619      	mov	r1, r3
 80010d6:	4895      	ldr	r0, [pc, #596]	; (800132c <main+0x3b4>)
 80010d8:	f008 fb26 	bl	8009728 <HAL_UART_Transmit_IT>

  while (1)
  {

	 if(timFlag == 1){
 80010dc:	4b94      	ldr	r3, [pc, #592]	; (8001330 <main+0x3b8>)
 80010de:	681b      	ldr	r3, [r3, #0]
 80010e0:	2b01      	cmp	r3, #1
 80010e2:	d1fb      	bne.n	80010dc <main+0x164>
		  timFlag = 0; //Clear the interrupt flag of the timer
 80010e4:	4b92      	ldr	r3, [pc, #584]	; (8001330 <main+0x3b8>)
 80010e6:	2200      	movs	r2, #0
 80010e8:	601a      	str	r2, [r3, #0]
		  IKS01A3_MOTION_SENSOR_GetAxes(IKS01A3_LIS2DW12_0, MOTION_ACCELERO, &acc_axes); // This function will save the data in the array acc_axes, and return a value that can be useful to finding errors;
 80010ea:	f507 734d 	add.w	r3, r7, #820	; 0x334
 80010ee:	461a      	mov	r2, r3
 80010f0:	2102      	movs	r1, #2
 80010f2:	2001      	movs	r0, #1
 80010f4:	f005 fa64 	bl	80065c0 <IKS01A3_MOTION_SENSOR_GetAxes>
		  __HAL_DBGMCU_FREEZE_TIM3(); //Freezes the timer for debugging
 80010f8:	4b8e      	ldr	r3, [pc, #568]	; (8001334 <main+0x3bc>)
 80010fa:	689b      	ldr	r3, [r3, #8]
 80010fc:	4a8d      	ldr	r2, [pc, #564]	; (8001334 <main+0x3bc>)
 80010fe:	f043 0302 	orr.w	r3, r3, #2
 8001102:	6093      	str	r3, [r2, #8]
		  ///// 5 COEFFICIENT M.A. FILTER IMPLEMENTATION
		  //// In this implementation of the MA filter the output is stored in the variable "filtered_xyz";
		  /// The output will be transmitted, and in the next iteration of the loop, it will be overwritten


		  filtered_xyz[0] -= unfiltered_x[index_5coef]/5;
 8001104:	f8d7 22ec 	ldr.w	r2, [r7, #748]	; 0x2ec
 8001108:	f8d7 338c 	ldr.w	r3, [r7, #908]	; 0x38c
 800110c:	009b      	lsls	r3, r3, #2
 800110e:	f503 7362 	add.w	r3, r3, #904	; 0x388
 8001112:	f107 0108 	add.w	r1, r7, #8
 8001116:	440b      	add	r3, r1
 8001118:	f853 3c70 	ldr.w	r3, [r3, #-112]
 800111c:	4986      	ldr	r1, [pc, #536]	; (8001338 <main+0x3c0>)
 800111e:	fb81 0103 	smull	r0, r1, r1, r3
 8001122:	1049      	asrs	r1, r1, #1
 8001124:	17db      	asrs	r3, r3, #31
 8001126:	1a5b      	subs	r3, r3, r1
 8001128:	4413      	add	r3, r2
 800112a:	f8c7 32ec 	str.w	r3, [r7, #748]	; 0x2ec
		  filtered_xyz[1] -= unfiltered_y[index_5coef]/5;
 800112e:	f8d7 22f0 	ldr.w	r2, [r7, #752]	; 0x2f0
 8001132:	f8d7 338c 	ldr.w	r3, [r7, #908]	; 0x38c
 8001136:	009b      	lsls	r3, r3, #2
 8001138:	f503 7362 	add.w	r3, r3, #904	; 0x388
 800113c:	f107 0108 	add.w	r1, r7, #8
 8001140:	440b      	add	r3, r1
 8001142:	f853 3c84 	ldr.w	r3, [r3, #-132]
 8001146:	497c      	ldr	r1, [pc, #496]	; (8001338 <main+0x3c0>)
 8001148:	fb81 0103 	smull	r0, r1, r1, r3
 800114c:	1049      	asrs	r1, r1, #1
 800114e:	17db      	asrs	r3, r3, #31
 8001150:	1a5b      	subs	r3, r3, r1
 8001152:	4413      	add	r3, r2
 8001154:	f8c7 32f0 	str.w	r3, [r7, #752]	; 0x2f0
		  filtered_xyz[2] -= unfiltered_z[index_5coef]/5;
 8001158:	f8d7 22f4 	ldr.w	r2, [r7, #756]	; 0x2f4
 800115c:	f8d7 338c 	ldr.w	r3, [r7, #908]	; 0x38c
 8001160:	009b      	lsls	r3, r3, #2
 8001162:	f503 7362 	add.w	r3, r3, #904	; 0x388
 8001166:	f107 0108 	add.w	r1, r7, #8
 800116a:	440b      	add	r3, r1
 800116c:	f853 3c98 	ldr.w	r3, [r3, #-152]
 8001170:	4971      	ldr	r1, [pc, #452]	; (8001338 <main+0x3c0>)
 8001172:	fb81 0103 	smull	r0, r1, r1, r3
 8001176:	1049      	asrs	r1, r1, #1
 8001178:	17db      	asrs	r3, r3, #31
 800117a:	1a5b      	subs	r3, r3, r1
 800117c:	4413      	add	r3, r2
 800117e:	f8c7 32f4 	str.w	r3, [r7, #756]	; 0x2f4
		  // With this, the oldest sample is discarded from the calculation of Y[i]
		  // Before the first loop of the  circular buffer, the value subtracted will be zero

		  unfiltered_x[index_5coef] = acc_axes.x;
 8001182:	f8d7 2334 	ldr.w	r2, [r7, #820]	; 0x334
 8001186:	f8d7 338c 	ldr.w	r3, [r7, #908]	; 0x38c
 800118a:	009b      	lsls	r3, r3, #2
 800118c:	f503 7362 	add.w	r3, r3, #904	; 0x388
 8001190:	f107 0108 	add.w	r1, r7, #8
 8001194:	440b      	add	r3, r1
 8001196:	f843 2c70 	str.w	r2, [r3, #-112]
		  unfiltered_y[index_5coef] = acc_axes.y;
 800119a:	f8d7 2338 	ldr.w	r2, [r7, #824]	; 0x338
 800119e:	f8d7 338c 	ldr.w	r3, [r7, #908]	; 0x38c
 80011a2:	009b      	lsls	r3, r3, #2
 80011a4:	f503 7362 	add.w	r3, r3, #904	; 0x388
 80011a8:	f107 0108 	add.w	r1, r7, #8
 80011ac:	440b      	add	r3, r1
 80011ae:	f843 2c84 	str.w	r2, [r3, #-132]
		  unfiltered_z[index_5coef] = acc_axes.z;
 80011b2:	f8d7 233c 	ldr.w	r2, [r7, #828]	; 0x33c
 80011b6:	f8d7 338c 	ldr.w	r3, [r7, #908]	; 0x38c
 80011ba:	009b      	lsls	r3, r3, #2
 80011bc:	f503 7362 	add.w	r3, r3, #904	; 0x388
 80011c0:	f107 0108 	add.w	r1, r7, #8
 80011c4:	440b      	add	r3, r1
 80011c6:	f843 2c98 	str.w	r2, [r3, #-152]
		  // The new sample is stored in place of the discarded sample

		  filtered_xyz[0] += unfiltered_x[index_5coef]/5;
 80011ca:	f8d7 22ec 	ldr.w	r2, [r7, #748]	; 0x2ec
 80011ce:	f8d7 338c 	ldr.w	r3, [r7, #908]	; 0x38c
 80011d2:	009b      	lsls	r3, r3, #2
 80011d4:	f503 7362 	add.w	r3, r3, #904	; 0x388
 80011d8:	f107 0108 	add.w	r1, r7, #8
 80011dc:	440b      	add	r3, r1
 80011de:	f853 3c70 	ldr.w	r3, [r3, #-112]
 80011e2:	4955      	ldr	r1, [pc, #340]	; (8001338 <main+0x3c0>)
 80011e4:	fb81 0103 	smull	r0, r1, r1, r3
 80011e8:	1049      	asrs	r1, r1, #1
 80011ea:	17db      	asrs	r3, r3, #31
 80011ec:	1acb      	subs	r3, r1, r3
 80011ee:	4413      	add	r3, r2
 80011f0:	f8c7 32ec 	str.w	r3, [r7, #748]	; 0x2ec
		  filtered_xyz[1] += unfiltered_y[index_5coef]/5;
 80011f4:	f8d7 22f0 	ldr.w	r2, [r7, #752]	; 0x2f0
 80011f8:	f8d7 338c 	ldr.w	r3, [r7, #908]	; 0x38c
 80011fc:	009b      	lsls	r3, r3, #2
 80011fe:	f503 7362 	add.w	r3, r3, #904	; 0x388
 8001202:	f107 0108 	add.w	r1, r7, #8
 8001206:	440b      	add	r3, r1
 8001208:	f853 3c84 	ldr.w	r3, [r3, #-132]
 800120c:	494a      	ldr	r1, [pc, #296]	; (8001338 <main+0x3c0>)
 800120e:	fb81 0103 	smull	r0, r1, r1, r3
 8001212:	1049      	asrs	r1, r1, #1
 8001214:	17db      	asrs	r3, r3, #31
 8001216:	1acb      	subs	r3, r1, r3
 8001218:	4413      	add	r3, r2
 800121a:	f8c7 32f0 	str.w	r3, [r7, #752]	; 0x2f0
		  filtered_xyz[2] += unfiltered_z[index_5coef]/5;
 800121e:	f8d7 22f4 	ldr.w	r2, [r7, #756]	; 0x2f4
 8001222:	f8d7 338c 	ldr.w	r3, [r7, #908]	; 0x38c
 8001226:	009b      	lsls	r3, r3, #2
 8001228:	f503 7362 	add.w	r3, r3, #904	; 0x388
 800122c:	f107 0108 	add.w	r1, r7, #8
 8001230:	440b      	add	r3, r1
 8001232:	f853 3c98 	ldr.w	r3, [r3, #-152]
 8001236:	4940      	ldr	r1, [pc, #256]	; (8001338 <main+0x3c0>)
 8001238:	fb81 0103 	smull	r0, r1, r1, r3
 800123c:	1049      	asrs	r1, r1, #1
 800123e:	17db      	asrs	r3, r3, #31
 8001240:	1acb      	subs	r3, r1, r3
 8001242:	4413      	add	r3, r2
 8001244:	f8c7 32f4 	str.w	r3, [r7, #756]	; 0x2f4
		  // The new sample is used to calculate the filtered output

		  index_5coef = (index_5coef+1) % 5; //Moves the index for the circular buffer forward. It will go from 0 to 4
 8001248:	f8d7 338c 	ldr.w	r3, [r7, #908]	; 0x38c
 800124c:	1c5a      	adds	r2, r3, #1
 800124e:	4b3a      	ldr	r3, [pc, #232]	; (8001338 <main+0x3c0>)
 8001250:	fb83 1302 	smull	r1, r3, r3, r2
 8001254:	1059      	asrs	r1, r3, #1
 8001256:	17d3      	asrs	r3, r2, #31
 8001258:	1ac9      	subs	r1, r1, r3
 800125a:	460b      	mov	r3, r1
 800125c:	009b      	lsls	r3, r3, #2
 800125e:	440b      	add	r3, r1
 8001260:	1ad3      	subs	r3, r2, r3
 8001262:	f8c7 338c 	str.w	r3, [r7, #908]	; 0x38c

		  ////////////  IIR FILTER IMPLEMENTATION

		  IIR_xyz[0] = alfa*acc_axes.x + beta*IIR_xyz[0];
 8001266:	f8d7 3334 	ldr.w	r3, [r7, #820]	; 0x334
 800126a:	ee07 3a90 	vmov	s15, r3
 800126e:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001272:	edd7 7adb 	vldr	s15, [r7, #876]	; 0x36c
 8001276:	ee27 7a27 	vmul.f32	s14, s14, s15
 800127a:	f507 7364 	add.w	r3, r7, #912	; 0x390
 800127e:	f5a3 7342 	sub.w	r3, r3, #776	; 0x308
 8001282:	681b      	ldr	r3, [r3, #0]
 8001284:	ee07 3a90 	vmov	s15, r3
 8001288:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 800128c:	edd7 7ada 	vldr	s15, [r7, #872]	; 0x368
 8001290:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001294:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001298:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800129c:	ee17 2a90 	vmov	r2, s15
 80012a0:	f507 7364 	add.w	r3, r7, #912	; 0x390
 80012a4:	f5a3 7342 	sub.w	r3, r3, #776	; 0x308
 80012a8:	601a      	str	r2, [r3, #0]
		  IIR_xyz[1] = alfa*acc_axes.y + beta*IIR_xyz[1];
 80012aa:	f8d7 3338 	ldr.w	r3, [r7, #824]	; 0x338
 80012ae:	ee07 3a90 	vmov	s15, r3
 80012b2:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80012b6:	edd7 7adb 	vldr	s15, [r7, #876]	; 0x36c
 80012ba:	ee27 7a27 	vmul.f32	s14, s14, s15
 80012be:	f507 7364 	add.w	r3, r7, #912	; 0x390
 80012c2:	f5a3 7342 	sub.w	r3, r3, #776	; 0x308
 80012c6:	685b      	ldr	r3, [r3, #4]
 80012c8:	ee07 3a90 	vmov	s15, r3
 80012cc:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 80012d0:	edd7 7ada 	vldr	s15, [r7, #872]	; 0x368
 80012d4:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80012d8:	ee77 7a27 	vadd.f32	s15, s14, s15
 80012dc:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80012e0:	ee17 2a90 	vmov	r2, s15
 80012e4:	f507 7364 	add.w	r3, r7, #912	; 0x390
 80012e8:	f5a3 7342 	sub.w	r3, r3, #776	; 0x308
 80012ec:	605a      	str	r2, [r3, #4]
		  IIR_xyz[2] = alfa*acc_axes.z + beta*IIR_xyz[2];
 80012ee:	f8d7 333c 	ldr.w	r3, [r7, #828]	; 0x33c
 80012f2:	ee07 3a90 	vmov	s15, r3
 80012f6:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80012fa:	edd7 7adb 	vldr	s15, [r7, #876]	; 0x36c
 80012fe:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001302:	f507 7364 	add.w	r3, r7, #912	; 0x390
 8001306:	f5a3 7342 	sub.w	r3, r3, #776	; 0x308
 800130a:	689b      	ldr	r3, [r3, #8]
 800130c:	ee07 3a90 	vmov	s15, r3
 8001310:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8001314:	e012      	b.n	800133c <main+0x3c4>
 8001316:	bf00      	nop
 8001318:	2e48e8a7 	.word	0x2e48e8a7
 800131c:	c01921ff 	.word	0xc01921ff
 8001320:	0800d69c 	.word	0x0800d69c
 8001324:	3e99999a 	.word	0x3e99999a
 8001328:	200002c4 	.word	0x200002c4
 800132c:	2000030c 	.word	0x2000030c
 8001330:	20000354 	.word	0x20000354
 8001334:	e0042000 	.word	0xe0042000
 8001338:	66666667 	.word	0x66666667
 800133c:	edd7 7ada 	vldr	s15, [r7, #872]	; 0x368
 8001340:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001344:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001348:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800134c:	ee17 2a90 	vmov	r2, s15
 8001350:	f507 7364 	add.w	r3, r7, #912	; 0x390
 8001354:	f5a3 7342 	sub.w	r3, r3, #776	; 0x308
 8001358:	609a      	str	r2, [r3, #8]

		  //////////// Moving Average Filter with 50 coefficients

		  sum50_x -= buffer_x[index_50coef];
 800135a:	f507 7364 	add.w	r3, r7, #912	; 0x390
 800135e:	f5a3 73b6 	sub.w	r3, r3, #364	; 0x16c
 8001362:	f8d7 2388 	ldr.w	r2, [r7, #904]	; 0x388
 8001366:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800136a:	f8d7 2384 	ldr.w	r2, [r7, #900]	; 0x384
 800136e:	1ad3      	subs	r3, r2, r3
 8001370:	f8c7 3384 	str.w	r3, [r7, #900]	; 0x384
		  sum50_y -= buffer_y[index_50coef]; //Discard the oldest sample
 8001374:	f507 7364 	add.w	r3, r7, #912	; 0x390
 8001378:	f5a3 730d 	sub.w	r3, r3, #564	; 0x234
 800137c:	f8d7 2388 	ldr.w	r2, [r7, #904]	; 0x388
 8001380:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001384:	f8d7 2380 	ldr.w	r2, [r7, #896]	; 0x380
 8001388:	1ad3      	subs	r3, r2, r3
 800138a:	f8c7 3380 	str.w	r3, [r7, #896]	; 0x380
		  sum50_z -= buffer_z[index_50coef];
 800138e:	f507 7364 	add.w	r3, r7, #912	; 0x390
 8001392:	f5a3 733f 	sub.w	r3, r3, #764	; 0x2fc
 8001396:	f8d7 2388 	ldr.w	r2, [r7, #904]	; 0x388
 800139a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800139e:	f8d7 237c 	ldr.w	r2, [r7, #892]	; 0x37c
 80013a2:	1ad3      	subs	r3, r2, r3
 80013a4:	f8c7 337c 	str.w	r3, [r7, #892]	; 0x37c

		  buffer_x[index_50coef] = acc_axes.x; // Store the newest sample
 80013a8:	f8d7 1334 	ldr.w	r1, [r7, #820]	; 0x334
 80013ac:	f507 7364 	add.w	r3, r7, #912	; 0x390
 80013b0:	f5a3 73b6 	sub.w	r3, r3, #364	; 0x16c
 80013b4:	f8d7 2388 	ldr.w	r2, [r7, #904]	; 0x388
 80013b8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
		  buffer_y[index_50coef] = acc_axes.y;
 80013bc:	f8d7 1338 	ldr.w	r1, [r7, #824]	; 0x338
 80013c0:	f507 7364 	add.w	r3, r7, #912	; 0x390
 80013c4:	f5a3 730d 	sub.w	r3, r3, #564	; 0x234
 80013c8:	f8d7 2388 	ldr.w	r2, [r7, #904]	; 0x388
 80013cc:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
		  buffer_z[index_50coef] = acc_axes.z;
 80013d0:	f8d7 133c 	ldr.w	r1, [r7, #828]	; 0x33c
 80013d4:	f507 7364 	add.w	r3, r7, #912	; 0x390
 80013d8:	f5a3 733f 	sub.w	r3, r3, #764	; 0x2fc
 80013dc:	f8d7 2388 	ldr.w	r2, [r7, #904]	; 0x388
 80013e0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

		  sum50_x += buffer_x[index_50coef]; // Add the sample to the sum
 80013e4:	f507 7364 	add.w	r3, r7, #912	; 0x390
 80013e8:	f5a3 73b6 	sub.w	r3, r3, #364	; 0x16c
 80013ec:	f8d7 2388 	ldr.w	r2, [r7, #904]	; 0x388
 80013f0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80013f4:	f8d7 2384 	ldr.w	r2, [r7, #900]	; 0x384
 80013f8:	4413      	add	r3, r2
 80013fa:	f8c7 3384 	str.w	r3, [r7, #900]	; 0x384
		  sum50_y += buffer_y[index_50coef];
 80013fe:	f507 7364 	add.w	r3, r7, #912	; 0x390
 8001402:	f5a3 730d 	sub.w	r3, r3, #564	; 0x234
 8001406:	f8d7 2388 	ldr.w	r2, [r7, #904]	; 0x388
 800140a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800140e:	f8d7 2380 	ldr.w	r2, [r7, #896]	; 0x380
 8001412:	4413      	add	r3, r2
 8001414:	f8c7 3380 	str.w	r3, [r7, #896]	; 0x380
		  sum50_z += buffer_z[index_50coef];
 8001418:	f507 7364 	add.w	r3, r7, #912	; 0x390
 800141c:	f5a3 733f 	sub.w	r3, r3, #764	; 0x2fc
 8001420:	f8d7 2388 	ldr.w	r2, [r7, #904]	; 0x388
 8001424:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001428:	f8d7 237c 	ldr.w	r2, [r7, #892]	; 0x37c
 800142c:	4413      	add	r3, r2
 800142e:	f8c7 337c 	str.w	r3, [r7, #892]	; 0x37c

		  if(aux50 == 1 || index_50coef == 49){  // This conditional will prevent shifts. With this, the first filtered value to be transmitted will be Y[0]
 8001432:	f8d7 3378 	ldr.w	r3, [r7, #888]	; 0x378
 8001436:	2b01      	cmp	r3, #1
 8001438:	d003      	beq.n	8001442 <main+0x4ca>
 800143a:	f8d7 3388 	ldr.w	r3, [r7, #904]	; 0x388
 800143e:	2b31      	cmp	r3, #49	; 0x31
 8001440:	d15d      	bne.n	80014fe <main+0x586>

		 			  aux50 = 1;
 8001442:	2301      	movs	r3, #1
 8001444:	f8c7 3378 	str.w	r3, [r7, #888]	; 0x378
		 			 // Since this code will only work with integers, this work-around was created to avoid dividing each sample by 50 - this could cause the samples to be lost
		 			 // With this, the code only performs the division by 50 once fifty samples have been summed
		 			 filter50_x = sum50_x / 50;
 8001448:	f8d7 3384 	ldr.w	r3, [r7, #900]	; 0x384
 800144c:	4a34      	ldr	r2, [pc, #208]	; (8001520 <main+0x5a8>)
 800144e:	fb82 1203 	smull	r1, r2, r2, r3
 8001452:	1112      	asrs	r2, r2, #4
 8001454:	17db      	asrs	r3, r3, #31
 8001456:	1ad3      	subs	r3, r2, r3
 8001458:	f8c7 3364 	str.w	r3, [r7, #868]	; 0x364
		 			 filter50_y = sum50_y / 50;
 800145c:	f8d7 3380 	ldr.w	r3, [r7, #896]	; 0x380
 8001460:	4a2f      	ldr	r2, [pc, #188]	; (8001520 <main+0x5a8>)
 8001462:	fb82 1203 	smull	r1, r2, r2, r3
 8001466:	1112      	asrs	r2, r2, #4
 8001468:	17db      	asrs	r3, r3, #31
 800146a:	1ad3      	subs	r3, r2, r3
 800146c:	f8c7 3360 	str.w	r3, [r7, #864]	; 0x360
		 			 filter50_z = sum50_z / 50;
 8001470:	f8d7 337c 	ldr.w	r3, [r7, #892]	; 0x37c
 8001474:	4a2a      	ldr	r2, [pc, #168]	; (8001520 <main+0x5a8>)
 8001476:	fb82 1203 	smull	r1, r2, r2, r3
 800147a:	1112      	asrs	r2, r2, #4
 800147c:	17db      	asrs	r3, r3, #31
 800147e:	1ad3      	subs	r3, r2, r3
 8001480:	f8c7 335c 	str.w	r3, [r7, #860]	; 0x35c


		 			  HAL_UART_Transmit_IT(&huart2, buffer_message, sprintf(buffer_message, " %d   %d   %d    %d  %d  %d   %d  %d  %d   %d  %d  %d  \r\n ",
 8001484:	f8d7 3334 	ldr.w	r3, [r7, #820]	; 0x334
 8001488:	607b      	str	r3, [r7, #4]
 800148a:	f8d7 1338 	ldr.w	r1, [r7, #824]	; 0x338
 800148e:	6039      	str	r1, [r7, #0]
 8001490:	f8d7 333c 	ldr.w	r3, [r7, #828]	; 0x33c
 8001494:	f8d7 22ec 	ldr.w	r2, [r7, #748]	; 0x2ec
 8001498:	f8d7 12f0 	ldr.w	r1, [r7, #752]	; 0x2f0
 800149c:	f8d7 02f4 	ldr.w	r0, [r7, #756]	; 0x2f4
 80014a0:	f507 7464 	add.w	r4, r7, #912	; 0x390
 80014a4:	f5a4 7442 	sub.w	r4, r4, #776	; 0x308
 80014a8:	6824      	ldr	r4, [r4, #0]
 80014aa:	f507 7564 	add.w	r5, r7, #912	; 0x390
 80014ae:	f5a5 7542 	sub.w	r5, r5, #776	; 0x308
 80014b2:	686d      	ldr	r5, [r5, #4]
 80014b4:	f507 7664 	add.w	r6, r7, #912	; 0x390
 80014b8:	f5a6 7642 	sub.w	r6, r6, #776	; 0x308
 80014bc:	68b6      	ldr	r6, [r6, #8]
 80014be:	f107 0c08 	add.w	ip, r7, #8
 80014c2:	9609      	str	r6, [sp, #36]	; 0x24
 80014c4:	9508      	str	r5, [sp, #32]
 80014c6:	9407      	str	r4, [sp, #28]
 80014c8:	f8d7 435c 	ldr.w	r4, [r7, #860]	; 0x35c
 80014cc:	9406      	str	r4, [sp, #24]
 80014ce:	f8d7 4360 	ldr.w	r4, [r7, #864]	; 0x360
 80014d2:	9405      	str	r4, [sp, #20]
 80014d4:	f8d7 4364 	ldr.w	r4, [r7, #868]	; 0x364
 80014d8:	9404      	str	r4, [sp, #16]
 80014da:	9003      	str	r0, [sp, #12]
 80014dc:	9102      	str	r1, [sp, #8]
 80014de:	9201      	str	r2, [sp, #4]
 80014e0:	9300      	str	r3, [sp, #0]
 80014e2:	683b      	ldr	r3, [r7, #0]
 80014e4:	687a      	ldr	r2, [r7, #4]
 80014e6:	490f      	ldr	r1, [pc, #60]	; (8001524 <main+0x5ac>)
 80014e8:	4660      	mov	r0, ip
 80014ea:	f009 fd49 	bl	800af80 <siprintf>
 80014ee:	4603      	mov	r3, r0
 80014f0:	b29a      	uxth	r2, r3
 80014f2:	f107 0308 	add.w	r3, r7, #8
 80014f6:	4619      	mov	r1, r3
 80014f8:	480b      	ldr	r0, [pc, #44]	; (8001528 <main+0x5b0>)
 80014fa:	f008 f915 	bl	8009728 <HAL_UART_Transmit_IT>
		 								  IIR_xyz[0], IIR_xyz[1], IIR_xyz[2])); // Last triple is IIR filter


		 		  }

		 		  index_50coef = (index_50coef+1) % 50; // Move the circular buffer forward
 80014fe:	f8d7 3388 	ldr.w	r3, [r7, #904]	; 0x388
 8001502:	3301      	adds	r3, #1
 8001504:	4a06      	ldr	r2, [pc, #24]	; (8001520 <main+0x5a8>)
 8001506:	fb82 1203 	smull	r1, r2, r2, r3
 800150a:	1111      	asrs	r1, r2, #4
 800150c:	17da      	asrs	r2, r3, #31
 800150e:	1a8a      	subs	r2, r1, r2
 8001510:	2132      	movs	r1, #50	; 0x32
 8001512:	fb01 f202 	mul.w	r2, r1, r2
 8001516:	1a9b      	subs	r3, r3, r2
 8001518:	f8c7 3388 	str.w	r3, [r7, #904]	; 0x388
	 if(timFlag == 1){
 800151c:	e5de      	b.n	80010dc <main+0x164>
 800151e:	bf00      	nop
 8001520:	51eb851f 	.word	0x51eb851f
 8001524:	0800d660 	.word	0x0800d660
 8001528:	2000030c 	.word	0x2000030c

0800152c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800152c:	b580      	push	{r7, lr}
 800152e:	b094      	sub	sp, #80	; 0x50
 8001530:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001532:	f107 0320 	add.w	r3, r7, #32
 8001536:	2230      	movs	r2, #48	; 0x30
 8001538:	2100      	movs	r1, #0
 800153a:	4618      	mov	r0, r3
 800153c:	f009 fd83 	bl	800b046 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001540:	f107 030c 	add.w	r3, r7, #12
 8001544:	2200      	movs	r2, #0
 8001546:	601a      	str	r2, [r3, #0]
 8001548:	605a      	str	r2, [r3, #4]
 800154a:	609a      	str	r2, [r3, #8]
 800154c:	60da      	str	r2, [r3, #12]
 800154e:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001550:	2300      	movs	r3, #0
 8001552:	60bb      	str	r3, [r7, #8]
 8001554:	4b29      	ldr	r3, [pc, #164]	; (80015fc <SystemClock_Config+0xd0>)
 8001556:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001558:	4a28      	ldr	r2, [pc, #160]	; (80015fc <SystemClock_Config+0xd0>)
 800155a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800155e:	6413      	str	r3, [r2, #64]	; 0x40
 8001560:	4b26      	ldr	r3, [pc, #152]	; (80015fc <SystemClock_Config+0xd0>)
 8001562:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001564:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001568:	60bb      	str	r3, [r7, #8]
 800156a:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
 800156c:	2300      	movs	r3, #0
 800156e:	607b      	str	r3, [r7, #4]
 8001570:	4b23      	ldr	r3, [pc, #140]	; (8001600 <SystemClock_Config+0xd4>)
 8001572:	681b      	ldr	r3, [r3, #0]
 8001574:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 8001578:	4a21      	ldr	r2, [pc, #132]	; (8001600 <SystemClock_Config+0xd4>)
 800157a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800157e:	6013      	str	r3, [r2, #0]
 8001580:	4b1f      	ldr	r3, [pc, #124]	; (8001600 <SystemClock_Config+0xd4>)
 8001582:	681b      	ldr	r3, [r3, #0]
 8001584:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8001588:	607b      	str	r3, [r7, #4]
 800158a:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 800158c:	2302      	movs	r3, #2
 800158e:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001590:	2301      	movs	r3, #1
 8001592:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001594:	2310      	movs	r3, #16
 8001596:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001598:	2302      	movs	r3, #2
 800159a:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 800159c:	2300      	movs	r3, #0
 800159e:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 16;
 80015a0:	2310      	movs	r3, #16
 80015a2:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 336;
 80015a4:	f44f 73a8 	mov.w	r3, #336	; 0x150
 80015a8:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 80015aa:	2304      	movs	r3, #4
 80015ac:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 80015ae:	2307      	movs	r3, #7
 80015b0:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80015b2:	f107 0320 	add.w	r3, r7, #32
 80015b6:	4618      	mov	r0, r3
 80015b8:	f006 ff94 	bl	80084e4 <HAL_RCC_OscConfig>
 80015bc:	4603      	mov	r3, r0
 80015be:	2b00      	cmp	r3, #0
 80015c0:	d001      	beq.n	80015c6 <SystemClock_Config+0x9a>
  {
    Error_Handler();
 80015c2:	f000 f905 	bl	80017d0 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80015c6:	230f      	movs	r3, #15
 80015c8:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80015ca:	2302      	movs	r3, #2
 80015cc:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80015ce:	2300      	movs	r3, #0
 80015d0:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80015d2:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80015d6:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80015d8:	2300      	movs	r3, #0
 80015da:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80015dc:	f107 030c 	add.w	r3, r7, #12
 80015e0:	2102      	movs	r1, #2
 80015e2:	4618      	mov	r0, r3
 80015e4:	f007 f9f6 	bl	80089d4 <HAL_RCC_ClockConfig>
 80015e8:	4603      	mov	r3, r0
 80015ea:	2b00      	cmp	r3, #0
 80015ec:	d001      	beq.n	80015f2 <SystemClock_Config+0xc6>
  {
    Error_Handler();
 80015ee:	f000 f8ef 	bl	80017d0 <Error_Handler>
  }
}
 80015f2:	bf00      	nop
 80015f4:	3750      	adds	r7, #80	; 0x50
 80015f6:	46bd      	mov	sp, r7
 80015f8:	bd80      	pop	{r7, pc}
 80015fa:	bf00      	nop
 80015fc:	40023800 	.word	0x40023800
 8001600:	40007000 	.word	0x40007000

08001604 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8001604:	b580      	push	{r7, lr}
 8001606:	b086      	sub	sp, #24
 8001608:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800160a:	f107 0308 	add.w	r3, r7, #8
 800160e:	2200      	movs	r2, #0
 8001610:	601a      	str	r2, [r3, #0]
 8001612:	605a      	str	r2, [r3, #4]
 8001614:	609a      	str	r2, [r3, #8]
 8001616:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001618:	463b      	mov	r3, r7
 800161a:	2200      	movs	r2, #0
 800161c:	601a      	str	r2, [r3, #0]
 800161e:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8001620:	4b1d      	ldr	r3, [pc, #116]	; (8001698 <MX_TIM3_Init+0x94>)
 8001622:	4a1e      	ldr	r2, [pc, #120]	; (800169c <MX_TIM3_Init+0x98>)
 8001624:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 20;
 8001626:	4b1c      	ldr	r3, [pc, #112]	; (8001698 <MX_TIM3_Init+0x94>)
 8001628:	2214      	movs	r2, #20
 800162a:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 800162c:	4b1a      	ldr	r3, [pc, #104]	; (8001698 <MX_TIM3_Init+0x94>)
 800162e:	2200      	movs	r2, #0
 8001630:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 39999;
 8001632:	4b19      	ldr	r3, [pc, #100]	; (8001698 <MX_TIM3_Init+0x94>)
 8001634:	f649 423f 	movw	r2, #39999	; 0x9c3f
 8001638:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800163a:	4b17      	ldr	r3, [pc, #92]	; (8001698 <MX_TIM3_Init+0x94>)
 800163c:	2200      	movs	r2, #0
 800163e:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001640:	4b15      	ldr	r3, [pc, #84]	; (8001698 <MX_TIM3_Init+0x94>)
 8001642:	2200      	movs	r2, #0
 8001644:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8001646:	4814      	ldr	r0, [pc, #80]	; (8001698 <MX_TIM3_Init+0x94>)
 8001648:	f007 fbe4 	bl	8008e14 <HAL_TIM_Base_Init>
 800164c:	4603      	mov	r3, r0
 800164e:	2b00      	cmp	r3, #0
 8001650:	d001      	beq.n	8001656 <MX_TIM3_Init+0x52>
  {
    Error_Handler();
 8001652:	f000 f8bd 	bl	80017d0 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001656:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800165a:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 800165c:	f107 0308 	add.w	r3, r7, #8
 8001660:	4619      	mov	r1, r3
 8001662:	480d      	ldr	r0, [pc, #52]	; (8001698 <MX_TIM3_Init+0x94>)
 8001664:	f007 fd78 	bl	8009158 <HAL_TIM_ConfigClockSource>
 8001668:	4603      	mov	r3, r0
 800166a:	2b00      	cmp	r3, #0
 800166c:	d001      	beq.n	8001672 <MX_TIM3_Init+0x6e>
  {
    Error_Handler();
 800166e:	f000 f8af 	bl	80017d0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001672:	2300      	movs	r3, #0
 8001674:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001676:	2300      	movs	r3, #0
 8001678:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 800167a:	463b      	mov	r3, r7
 800167c:	4619      	mov	r1, r3
 800167e:	4806      	ldr	r0, [pc, #24]	; (8001698 <MX_TIM3_Init+0x94>)
 8001680:	f007 ff80 	bl	8009584 <HAL_TIMEx_MasterConfigSynchronization>
 8001684:	4603      	mov	r3, r0
 8001686:	2b00      	cmp	r3, #0
 8001688:	d001      	beq.n	800168e <MX_TIM3_Init+0x8a>
  {
    Error_Handler();
 800168a:	f000 f8a1 	bl	80017d0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 800168e:	bf00      	nop
 8001690:	3718      	adds	r7, #24
 8001692:	46bd      	mov	sp, r7
 8001694:	bd80      	pop	{r7, pc}
 8001696:	bf00      	nop
 8001698:	200002c4 	.word	0x200002c4
 800169c:	40000400 	.word	0x40000400

080016a0 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 80016a0:	b580      	push	{r7, lr}
 80016a2:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80016a4:	4b11      	ldr	r3, [pc, #68]	; (80016ec <MX_USART2_UART_Init+0x4c>)
 80016a6:	4a12      	ldr	r2, [pc, #72]	; (80016f0 <MX_USART2_UART_Init+0x50>)
 80016a8:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 80016aa:	4b10      	ldr	r3, [pc, #64]	; (80016ec <MX_USART2_UART_Init+0x4c>)
 80016ac:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80016b0:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80016b2:	4b0e      	ldr	r3, [pc, #56]	; (80016ec <MX_USART2_UART_Init+0x4c>)
 80016b4:	2200      	movs	r2, #0
 80016b6:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80016b8:	4b0c      	ldr	r3, [pc, #48]	; (80016ec <MX_USART2_UART_Init+0x4c>)
 80016ba:	2200      	movs	r2, #0
 80016bc:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80016be:	4b0b      	ldr	r3, [pc, #44]	; (80016ec <MX_USART2_UART_Init+0x4c>)
 80016c0:	2200      	movs	r2, #0
 80016c2:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80016c4:	4b09      	ldr	r3, [pc, #36]	; (80016ec <MX_USART2_UART_Init+0x4c>)
 80016c6:	220c      	movs	r2, #12
 80016c8:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80016ca:	4b08      	ldr	r3, [pc, #32]	; (80016ec <MX_USART2_UART_Init+0x4c>)
 80016cc:	2200      	movs	r2, #0
 80016ce:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80016d0:	4b06      	ldr	r3, [pc, #24]	; (80016ec <MX_USART2_UART_Init+0x4c>)
 80016d2:	2200      	movs	r2, #0
 80016d4:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80016d6:	4805      	ldr	r0, [pc, #20]	; (80016ec <MX_USART2_UART_Init+0x4c>)
 80016d8:	f007 ffd6 	bl	8009688 <HAL_UART_Init>
 80016dc:	4603      	mov	r3, r0
 80016de:	2b00      	cmp	r3, #0
 80016e0:	d001      	beq.n	80016e6 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 80016e2:	f000 f875 	bl	80017d0 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80016e6:	bf00      	nop
 80016e8:	bd80      	pop	{r7, pc}
 80016ea:	bf00      	nop
 80016ec:	2000030c 	.word	0x2000030c
 80016f0:	40004400 	.word	0x40004400

080016f4 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80016f4:	b580      	push	{r7, lr}
 80016f6:	b08a      	sub	sp, #40	; 0x28
 80016f8:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80016fa:	f107 0314 	add.w	r3, r7, #20
 80016fe:	2200      	movs	r2, #0
 8001700:	601a      	str	r2, [r3, #0]
 8001702:	605a      	str	r2, [r3, #4]
 8001704:	609a      	str	r2, [r3, #8]
 8001706:	60da      	str	r2, [r3, #12]
 8001708:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800170a:	2300      	movs	r3, #0
 800170c:	613b      	str	r3, [r7, #16]
 800170e:	4b2d      	ldr	r3, [pc, #180]	; (80017c4 <MX_GPIO_Init+0xd0>)
 8001710:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001712:	4a2c      	ldr	r2, [pc, #176]	; (80017c4 <MX_GPIO_Init+0xd0>)
 8001714:	f043 0304 	orr.w	r3, r3, #4
 8001718:	6313      	str	r3, [r2, #48]	; 0x30
 800171a:	4b2a      	ldr	r3, [pc, #168]	; (80017c4 <MX_GPIO_Init+0xd0>)
 800171c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800171e:	f003 0304 	and.w	r3, r3, #4
 8001722:	613b      	str	r3, [r7, #16]
 8001724:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001726:	2300      	movs	r3, #0
 8001728:	60fb      	str	r3, [r7, #12]
 800172a:	4b26      	ldr	r3, [pc, #152]	; (80017c4 <MX_GPIO_Init+0xd0>)
 800172c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800172e:	4a25      	ldr	r2, [pc, #148]	; (80017c4 <MX_GPIO_Init+0xd0>)
 8001730:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001734:	6313      	str	r3, [r2, #48]	; 0x30
 8001736:	4b23      	ldr	r3, [pc, #140]	; (80017c4 <MX_GPIO_Init+0xd0>)
 8001738:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800173a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800173e:	60fb      	str	r3, [r7, #12]
 8001740:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001742:	2300      	movs	r3, #0
 8001744:	60bb      	str	r3, [r7, #8]
 8001746:	4b1f      	ldr	r3, [pc, #124]	; (80017c4 <MX_GPIO_Init+0xd0>)
 8001748:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800174a:	4a1e      	ldr	r2, [pc, #120]	; (80017c4 <MX_GPIO_Init+0xd0>)
 800174c:	f043 0301 	orr.w	r3, r3, #1
 8001750:	6313      	str	r3, [r2, #48]	; 0x30
 8001752:	4b1c      	ldr	r3, [pc, #112]	; (80017c4 <MX_GPIO_Init+0xd0>)
 8001754:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001756:	f003 0301 	and.w	r3, r3, #1
 800175a:	60bb      	str	r3, [r7, #8]
 800175c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800175e:	2300      	movs	r3, #0
 8001760:	607b      	str	r3, [r7, #4]
 8001762:	4b18      	ldr	r3, [pc, #96]	; (80017c4 <MX_GPIO_Init+0xd0>)
 8001764:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001766:	4a17      	ldr	r2, [pc, #92]	; (80017c4 <MX_GPIO_Init+0xd0>)
 8001768:	f043 0302 	orr.w	r3, r3, #2
 800176c:	6313      	str	r3, [r2, #48]	; 0x30
 800176e:	4b15      	ldr	r3, [pc, #84]	; (80017c4 <MX_GPIO_Init+0xd0>)
 8001770:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001772:	f003 0302 	and.w	r3, r3, #2
 8001776:	607b      	str	r3, [r7, #4]
 8001778:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 800177a:	2200      	movs	r2, #0
 800177c:	2120      	movs	r1, #32
 800177e:	4812      	ldr	r0, [pc, #72]	; (80017c8 <MX_GPIO_Init+0xd4>)
 8001780:	f005 fe14 	bl	80073ac <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8001784:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001788:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 800178a:	f44f 1304 	mov.w	r3, #2162688	; 0x210000
 800178e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001790:	2300      	movs	r3, #0
 8001792:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8001794:	f107 0314 	add.w	r3, r7, #20
 8001798:	4619      	mov	r1, r3
 800179a:	480c      	ldr	r0, [pc, #48]	; (80017cc <MX_GPIO_Init+0xd8>)
 800179c:	f005 fb9e 	bl	8006edc <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 80017a0:	2320      	movs	r3, #32
 80017a2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80017a4:	2301      	movs	r3, #1
 80017a6:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80017a8:	2300      	movs	r3, #0
 80017aa:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80017ac:	2300      	movs	r3, #0
 80017ae:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 80017b0:	f107 0314 	add.w	r3, r7, #20
 80017b4:	4619      	mov	r1, r3
 80017b6:	4804      	ldr	r0, [pc, #16]	; (80017c8 <MX_GPIO_Init+0xd4>)
 80017b8:	f005 fb90 	bl	8006edc <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 80017bc:	bf00      	nop
 80017be:	3728      	adds	r7, #40	; 0x28
 80017c0:	46bd      	mov	sp, r7
 80017c2:	bd80      	pop	{r7, pc}
 80017c4:	40023800 	.word	0x40023800
 80017c8:	40020000 	.word	0x40020000
 80017cc:	40020800 	.word	0x40020800

080017d0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80017d0:	b480      	push	{r7}
 80017d2:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80017d4:	b672      	cpsid	i
}
 80017d6:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80017d8:	e7fe      	b.n	80017d8 <Error_Handler+0x8>
	...

080017dc <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80017dc:	b580      	push	{r7, lr}
 80017de:	b082      	sub	sp, #8
 80017e0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80017e2:	2300      	movs	r3, #0
 80017e4:	607b      	str	r3, [r7, #4]
 80017e6:	4b10      	ldr	r3, [pc, #64]	; (8001828 <HAL_MspInit+0x4c>)
 80017e8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80017ea:	4a0f      	ldr	r2, [pc, #60]	; (8001828 <HAL_MspInit+0x4c>)
 80017ec:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80017f0:	6453      	str	r3, [r2, #68]	; 0x44
 80017f2:	4b0d      	ldr	r3, [pc, #52]	; (8001828 <HAL_MspInit+0x4c>)
 80017f4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80017f6:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80017fa:	607b      	str	r3, [r7, #4]
 80017fc:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80017fe:	2300      	movs	r3, #0
 8001800:	603b      	str	r3, [r7, #0]
 8001802:	4b09      	ldr	r3, [pc, #36]	; (8001828 <HAL_MspInit+0x4c>)
 8001804:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001806:	4a08      	ldr	r2, [pc, #32]	; (8001828 <HAL_MspInit+0x4c>)
 8001808:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800180c:	6413      	str	r3, [r2, #64]	; 0x40
 800180e:	4b06      	ldr	r3, [pc, #24]	; (8001828 <HAL_MspInit+0x4c>)
 8001810:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001812:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001816:	603b      	str	r3, [r7, #0]
 8001818:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 800181a:	2007      	movs	r0, #7
 800181c:	f005 fa8a 	bl	8006d34 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001820:	bf00      	nop
 8001822:	3708      	adds	r7, #8
 8001824:	46bd      	mov	sp, r7
 8001826:	bd80      	pop	{r7, pc}
 8001828:	40023800 	.word	0x40023800

0800182c <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 800182c:	b580      	push	{r7, lr}
 800182e:	b084      	sub	sp, #16
 8001830:	af00      	add	r7, sp, #0
 8001832:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM3)
 8001834:	687b      	ldr	r3, [r7, #4]
 8001836:	681b      	ldr	r3, [r3, #0]
 8001838:	4a0e      	ldr	r2, [pc, #56]	; (8001874 <HAL_TIM_Base_MspInit+0x48>)
 800183a:	4293      	cmp	r3, r2
 800183c:	d115      	bne.n	800186a <HAL_TIM_Base_MspInit+0x3e>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 800183e:	2300      	movs	r3, #0
 8001840:	60fb      	str	r3, [r7, #12]
 8001842:	4b0d      	ldr	r3, [pc, #52]	; (8001878 <HAL_TIM_Base_MspInit+0x4c>)
 8001844:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001846:	4a0c      	ldr	r2, [pc, #48]	; (8001878 <HAL_TIM_Base_MspInit+0x4c>)
 8001848:	f043 0302 	orr.w	r3, r3, #2
 800184c:	6413      	str	r3, [r2, #64]	; 0x40
 800184e:	4b0a      	ldr	r3, [pc, #40]	; (8001878 <HAL_TIM_Base_MspInit+0x4c>)
 8001850:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001852:	f003 0302 	and.w	r3, r3, #2
 8001856:	60fb      	str	r3, [r7, #12]
 8001858:	68fb      	ldr	r3, [r7, #12]
    /* TIM3 interrupt Init */
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 800185a:	2200      	movs	r2, #0
 800185c:	2100      	movs	r1, #0
 800185e:	201d      	movs	r0, #29
 8001860:	f005 fa73 	bl	8006d4a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8001864:	201d      	movs	r0, #29
 8001866:	f005 fa8c 	bl	8006d82 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }

}
 800186a:	bf00      	nop
 800186c:	3710      	adds	r7, #16
 800186e:	46bd      	mov	sp, r7
 8001870:	bd80      	pop	{r7, pc}
 8001872:	bf00      	nop
 8001874:	40000400 	.word	0x40000400
 8001878:	40023800 	.word	0x40023800

0800187c <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 800187c:	b580      	push	{r7, lr}
 800187e:	b08a      	sub	sp, #40	; 0x28
 8001880:	af00      	add	r7, sp, #0
 8001882:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001884:	f107 0314 	add.w	r3, r7, #20
 8001888:	2200      	movs	r2, #0
 800188a:	601a      	str	r2, [r3, #0]
 800188c:	605a      	str	r2, [r3, #4]
 800188e:	609a      	str	r2, [r3, #8]
 8001890:	60da      	str	r2, [r3, #12]
 8001892:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 8001894:	687b      	ldr	r3, [r7, #4]
 8001896:	681b      	ldr	r3, [r3, #0]
 8001898:	4a1d      	ldr	r2, [pc, #116]	; (8001910 <HAL_UART_MspInit+0x94>)
 800189a:	4293      	cmp	r3, r2
 800189c:	d133      	bne.n	8001906 <HAL_UART_MspInit+0x8a>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 800189e:	2300      	movs	r3, #0
 80018a0:	613b      	str	r3, [r7, #16]
 80018a2:	4b1c      	ldr	r3, [pc, #112]	; (8001914 <HAL_UART_MspInit+0x98>)
 80018a4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80018a6:	4a1b      	ldr	r2, [pc, #108]	; (8001914 <HAL_UART_MspInit+0x98>)
 80018a8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80018ac:	6413      	str	r3, [r2, #64]	; 0x40
 80018ae:	4b19      	ldr	r3, [pc, #100]	; (8001914 <HAL_UART_MspInit+0x98>)
 80018b0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80018b2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80018b6:	613b      	str	r3, [r7, #16]
 80018b8:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80018ba:	2300      	movs	r3, #0
 80018bc:	60fb      	str	r3, [r7, #12]
 80018be:	4b15      	ldr	r3, [pc, #84]	; (8001914 <HAL_UART_MspInit+0x98>)
 80018c0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80018c2:	4a14      	ldr	r2, [pc, #80]	; (8001914 <HAL_UART_MspInit+0x98>)
 80018c4:	f043 0301 	orr.w	r3, r3, #1
 80018c8:	6313      	str	r3, [r2, #48]	; 0x30
 80018ca:	4b12      	ldr	r3, [pc, #72]	; (8001914 <HAL_UART_MspInit+0x98>)
 80018cc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80018ce:	f003 0301 	and.w	r3, r3, #1
 80018d2:	60fb      	str	r3, [r7, #12]
 80018d4:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 80018d6:	230c      	movs	r3, #12
 80018d8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80018da:	2302      	movs	r3, #2
 80018dc:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80018de:	2300      	movs	r3, #0
 80018e0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80018e2:	2300      	movs	r3, #0
 80018e4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80018e6:	2307      	movs	r3, #7
 80018e8:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80018ea:	f107 0314 	add.w	r3, r7, #20
 80018ee:	4619      	mov	r1, r3
 80018f0:	4809      	ldr	r0, [pc, #36]	; (8001918 <HAL_UART_MspInit+0x9c>)
 80018f2:	f005 faf3 	bl	8006edc <HAL_GPIO_Init>

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 80018f6:	2200      	movs	r2, #0
 80018f8:	2100      	movs	r1, #0
 80018fa:	2026      	movs	r0, #38	; 0x26
 80018fc:	f005 fa25 	bl	8006d4a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8001900:	2026      	movs	r0, #38	; 0x26
 8001902:	f005 fa3e 	bl	8006d82 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8001906:	bf00      	nop
 8001908:	3728      	adds	r7, #40	; 0x28
 800190a:	46bd      	mov	sp, r7
 800190c:	bd80      	pop	{r7, pc}
 800190e:	bf00      	nop
 8001910:	40004400 	.word	0x40004400
 8001914:	40023800 	.word	0x40023800
 8001918:	40020000 	.word	0x40020000

0800191c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800191c:	b480      	push	{r7}
 800191e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001920:	e7fe      	b.n	8001920 <NMI_Handler+0x4>

08001922 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001922:	b480      	push	{r7}
 8001924:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001926:	e7fe      	b.n	8001926 <HardFault_Handler+0x4>

08001928 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001928:	b480      	push	{r7}
 800192a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800192c:	e7fe      	b.n	800192c <MemManage_Handler+0x4>

0800192e <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800192e:	b480      	push	{r7}
 8001930:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001932:	e7fe      	b.n	8001932 <BusFault_Handler+0x4>

08001934 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001934:	b480      	push	{r7}
 8001936:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001938:	e7fe      	b.n	8001938 <UsageFault_Handler+0x4>

0800193a <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800193a:	b480      	push	{r7}
 800193c:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800193e:	bf00      	nop
 8001940:	46bd      	mov	sp, r7
 8001942:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001946:	4770      	bx	lr

08001948 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001948:	b480      	push	{r7}
 800194a:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800194c:	bf00      	nop
 800194e:	46bd      	mov	sp, r7
 8001950:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001954:	4770      	bx	lr

08001956 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001956:	b480      	push	{r7}
 8001958:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800195a:	bf00      	nop
 800195c:	46bd      	mov	sp, r7
 800195e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001962:	4770      	bx	lr

08001964 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001964:	b580      	push	{r7, lr}
 8001966:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001968:	f005 f8d0 	bl	8006b0c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800196c:	bf00      	nop
 800196e:	bd80      	pop	{r7, pc}

08001970 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 8001970:	b580      	push	{r7, lr}
 8001972:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 8001974:	4802      	ldr	r0, [pc, #8]	; (8001980 <TIM3_IRQHandler+0x10>)
 8001976:	f007 faff 	bl	8008f78 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 800197a:	bf00      	nop
 800197c:	bd80      	pop	{r7, pc}
 800197e:	bf00      	nop
 8001980:	200002c4 	.word	0x200002c4

08001984 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8001984:	b580      	push	{r7, lr}
 8001986:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8001988:	4802      	ldr	r0, [pc, #8]	; (8001994 <USART2_IRQHandler+0x10>)
 800198a:	f007 ff03 	bl	8009794 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 800198e:	bf00      	nop
 8001990:	bd80      	pop	{r7, pc}
 8001992:	bf00      	nop
 8001994:	2000030c 	.word	0x2000030c

08001998 <BSP_I2C1_Init>:
/**
  * @brief  Initialize I2C HAL
  * @retval BSP status
  */
int32_t BSP_I2C1_Init(void)
{
 8001998:	b580      	push	{r7, lr}
 800199a:	b082      	sub	sp, #8
 800199c:	af00      	add	r7, sp, #0

  int32_t ret = BSP_ERROR_NONE;
 800199e:	2300      	movs	r3, #0
 80019a0:	607b      	str	r3, [r7, #4]

  hi2c1.Instance  = I2C1;
 80019a2:	4b13      	ldr	r3, [pc, #76]	; (80019f0 <BSP_I2C1_Init+0x58>)
 80019a4:	4a13      	ldr	r2, [pc, #76]	; (80019f4 <BSP_I2C1_Init+0x5c>)
 80019a6:	601a      	str	r2, [r3, #0]

  if(I2C1InitCounter++ == 0)
 80019a8:	4b13      	ldr	r3, [pc, #76]	; (80019f8 <BSP_I2C1_Init+0x60>)
 80019aa:	681b      	ldr	r3, [r3, #0]
 80019ac:	1c5a      	adds	r2, r3, #1
 80019ae:	4912      	ldr	r1, [pc, #72]	; (80019f8 <BSP_I2C1_Init+0x60>)
 80019b0:	600a      	str	r2, [r1, #0]
 80019b2:	2b00      	cmp	r3, #0
 80019b4:	d117      	bne.n	80019e6 <BSP_I2C1_Init+0x4e>
  {
    if (HAL_I2C_GetState(&hi2c1) == HAL_I2C_STATE_RESET)
 80019b6:	480e      	ldr	r0, [pc, #56]	; (80019f0 <BSP_I2C1_Init+0x58>)
 80019b8:	f006 f9c6 	bl	8007d48 <HAL_I2C_GetState>
 80019bc:	4603      	mov	r3, r0
 80019be:	2b00      	cmp	r3, #0
 80019c0:	d111      	bne.n	80019e6 <BSP_I2C1_Init+0x4e>
    {
    #if (USE_HAL_I2C_REGISTER_CALLBACKS == 0U)
      /* Init the I2C Msp */
      I2C1_MspInit(&hi2c1);
 80019c2:	480b      	ldr	r0, [pc, #44]	; (80019f0 <BSP_I2C1_Init+0x58>)
 80019c4:	f000 f8e2 	bl	8001b8c <I2C1_MspInit>
        {
          return BSP_ERROR_MSP_FAILURE;
        }
      }
    #endif
      if(ret == BSP_ERROR_NONE)
 80019c8:	687b      	ldr	r3, [r7, #4]
 80019ca:	2b00      	cmp	r3, #0
 80019cc:	d10b      	bne.n	80019e6 <BSP_I2C1_Init+0x4e>
      {
        /* Init the I2C */
        if(MX_I2C1_Init(&hi2c1) != HAL_OK)
 80019ce:	4808      	ldr	r0, [pc, #32]	; (80019f0 <BSP_I2C1_Init+0x58>)
 80019d0:	f000 f8a8 	bl	8001b24 <MX_I2C1_Init>
 80019d4:	4603      	mov	r3, r0
 80019d6:	2b00      	cmp	r3, #0
 80019d8:	d003      	beq.n	80019e2 <BSP_I2C1_Init+0x4a>
        {
          ret = BSP_ERROR_BUS_FAILURE;
 80019da:	f06f 0307 	mvn.w	r3, #7
 80019de:	607b      	str	r3, [r7, #4]
 80019e0:	e001      	b.n	80019e6 <BSP_I2C1_Init+0x4e>
        }
        else
        {
          ret = BSP_ERROR_NONE;
 80019e2:	2300      	movs	r3, #0
 80019e4:	607b      	str	r3, [r7, #4]
        }
      }
    }
  }
  return ret;
 80019e6:	687b      	ldr	r3, [r7, #4]
}
 80019e8:	4618      	mov	r0, r3
 80019ea:	3708      	adds	r7, #8
 80019ec:	46bd      	mov	sp, r7
 80019ee:	bd80      	pop	{r7, pc}
 80019f0:	20000358 	.word	0x20000358
 80019f4:	40005400 	.word	0x40005400
 80019f8:	200003ac 	.word	0x200003ac

080019fc <BSP_I2C1_DeInit>:
/**
  * @brief  DeInitialize I2C HAL.
  * @retval BSP status
  */
int32_t BSP_I2C1_DeInit(void)
{
 80019fc:	b580      	push	{r7, lr}
 80019fe:	b082      	sub	sp, #8
 8001a00:	af00      	add	r7, sp, #0
  int32_t ret = BSP_ERROR_NONE;
 8001a02:	2300      	movs	r3, #0
 8001a04:	607b      	str	r3, [r7, #4]

  if (I2C1InitCounter > 0)
 8001a06:	4b0f      	ldr	r3, [pc, #60]	; (8001a44 <BSP_I2C1_DeInit+0x48>)
 8001a08:	681b      	ldr	r3, [r3, #0]
 8001a0a:	2b00      	cmp	r3, #0
 8001a0c:	d014      	beq.n	8001a38 <BSP_I2C1_DeInit+0x3c>
  {
    if (--I2C1InitCounter == 0)
 8001a0e:	4b0d      	ldr	r3, [pc, #52]	; (8001a44 <BSP_I2C1_DeInit+0x48>)
 8001a10:	681b      	ldr	r3, [r3, #0]
 8001a12:	3b01      	subs	r3, #1
 8001a14:	4a0b      	ldr	r2, [pc, #44]	; (8001a44 <BSP_I2C1_DeInit+0x48>)
 8001a16:	6013      	str	r3, [r2, #0]
 8001a18:	4b0a      	ldr	r3, [pc, #40]	; (8001a44 <BSP_I2C1_DeInit+0x48>)
 8001a1a:	681b      	ldr	r3, [r3, #0]
 8001a1c:	2b00      	cmp	r3, #0
 8001a1e:	d10b      	bne.n	8001a38 <BSP_I2C1_DeInit+0x3c>
    {
  #if (USE_HAL_I2C_REGISTER_CALLBACKS == 0U)
      /* DeInit the I2C */
      I2C1_MspDeInit(&hi2c1);
 8001a20:	4809      	ldr	r0, [pc, #36]	; (8001a48 <BSP_I2C1_DeInit+0x4c>)
 8001a22:	f000 f8fd 	bl	8001c20 <I2C1_MspDeInit>
  #endif
      /* DeInit the I2C */
      if (HAL_I2C_DeInit(&hi2c1) != HAL_OK)
 8001a26:	4808      	ldr	r0, [pc, #32]	; (8001a48 <BSP_I2C1_DeInit+0x4c>)
 8001a28:	f005 fe1e 	bl	8007668 <HAL_I2C_DeInit>
 8001a2c:	4603      	mov	r3, r0
 8001a2e:	2b00      	cmp	r3, #0
 8001a30:	d002      	beq.n	8001a38 <BSP_I2C1_DeInit+0x3c>
      {
        ret = BSP_ERROR_BUS_FAILURE;
 8001a32:	f06f 0307 	mvn.w	r3, #7
 8001a36:	607b      	str	r3, [r7, #4]
      }
    }
  }
  return ret;
 8001a38:	687b      	ldr	r3, [r7, #4]
}
 8001a3a:	4618      	mov	r0, r3
 8001a3c:	3708      	adds	r7, #8
 8001a3e:	46bd      	mov	sp, r7
 8001a40:	bd80      	pop	{r7, pc}
 8001a42:	bf00      	nop
 8001a44:	200003ac 	.word	0x200003ac
 8001a48:	20000358 	.word	0x20000358

08001a4c <BSP_I2C1_WriteReg>:
  * @param  Length Data Length
  * @retval BSP status
  */

int32_t BSP_I2C1_WriteReg(uint16_t DevAddr, uint16_t Reg, uint8_t *pData, uint16_t Length)
{
 8001a4c:	b580      	push	{r7, lr}
 8001a4e:	b08a      	sub	sp, #40	; 0x28
 8001a50:	af04      	add	r7, sp, #16
 8001a52:	60ba      	str	r2, [r7, #8]
 8001a54:	461a      	mov	r2, r3
 8001a56:	4603      	mov	r3, r0
 8001a58:	81fb      	strh	r3, [r7, #14]
 8001a5a:	460b      	mov	r3, r1
 8001a5c:	81bb      	strh	r3, [r7, #12]
 8001a5e:	4613      	mov	r3, r2
 8001a60:	80fb      	strh	r3, [r7, #6]
  int32_t ret = BSP_ERROR_NONE;
 8001a62:	2300      	movs	r3, #0
 8001a64:	617b      	str	r3, [r7, #20]

  if (HAL_I2C_Mem_Write(&hi2c1, DevAddr,Reg, I2C_MEMADD_SIZE_8BIT,pData, Length, BUS_I2C1_POLL_TIMEOUT) != HAL_OK)
 8001a66:	89ba      	ldrh	r2, [r7, #12]
 8001a68:	89f9      	ldrh	r1, [r7, #14]
 8001a6a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001a6e:	9302      	str	r3, [sp, #8]
 8001a70:	88fb      	ldrh	r3, [r7, #6]
 8001a72:	9301      	str	r3, [sp, #4]
 8001a74:	68bb      	ldr	r3, [r7, #8]
 8001a76:	9300      	str	r3, [sp, #0]
 8001a78:	2301      	movs	r3, #1
 8001a7a:	480c      	ldr	r0, [pc, #48]	; (8001aac <BSP_I2C1_WriteReg+0x60>)
 8001a7c:	f005 fe38 	bl	80076f0 <HAL_I2C_Mem_Write>
 8001a80:	4603      	mov	r3, r0
 8001a82:	2b00      	cmp	r3, #0
 8001a84:	d00c      	beq.n	8001aa0 <BSP_I2C1_WriteReg+0x54>
  {
    if (HAL_I2C_GetError(&hi2c1) == HAL_I2C_ERROR_AF)
 8001a86:	4809      	ldr	r0, [pc, #36]	; (8001aac <BSP_I2C1_WriteReg+0x60>)
 8001a88:	f006 f96c 	bl	8007d64 <HAL_I2C_GetError>
 8001a8c:	4603      	mov	r3, r0
 8001a8e:	2b04      	cmp	r3, #4
 8001a90:	d103      	bne.n	8001a9a <BSP_I2C1_WriteReg+0x4e>
    {
      ret = BSP_ERROR_BUS_ACKNOWLEDGE_FAILURE;
 8001a92:	f06f 0365 	mvn.w	r3, #101	; 0x65
 8001a96:	617b      	str	r3, [r7, #20]
 8001a98:	e002      	b.n	8001aa0 <BSP_I2C1_WriteReg+0x54>
    }
    else
    {
      ret =  BSP_ERROR_PERIPH_FAILURE;
 8001a9a:	f06f 0303 	mvn.w	r3, #3
 8001a9e:	617b      	str	r3, [r7, #20]
    }
  }
  return ret;
 8001aa0:	697b      	ldr	r3, [r7, #20]
}
 8001aa2:	4618      	mov	r0, r3
 8001aa4:	3718      	adds	r7, #24
 8001aa6:	46bd      	mov	sp, r7
 8001aa8:	bd80      	pop	{r7, pc}
 8001aaa:	bf00      	nop
 8001aac:	20000358 	.word	0x20000358

08001ab0 <BSP_I2C1_ReadReg>:
  * @param  pData  Pointer to data buffer to read
  * @param  Length Data Length
  * @retval BSP status
  */
int32_t  BSP_I2C1_ReadReg(uint16_t DevAddr, uint16_t Reg, uint8_t *pData, uint16_t Length)
{
 8001ab0:	b580      	push	{r7, lr}
 8001ab2:	b08a      	sub	sp, #40	; 0x28
 8001ab4:	af04      	add	r7, sp, #16
 8001ab6:	60ba      	str	r2, [r7, #8]
 8001ab8:	461a      	mov	r2, r3
 8001aba:	4603      	mov	r3, r0
 8001abc:	81fb      	strh	r3, [r7, #14]
 8001abe:	460b      	mov	r3, r1
 8001ac0:	81bb      	strh	r3, [r7, #12]
 8001ac2:	4613      	mov	r3, r2
 8001ac4:	80fb      	strh	r3, [r7, #6]
  int32_t ret = BSP_ERROR_NONE;
 8001ac6:	2300      	movs	r3, #0
 8001ac8:	617b      	str	r3, [r7, #20]

  if (HAL_I2C_Mem_Read(&hi2c1, DevAddr, Reg, I2C_MEMADD_SIZE_8BIT, pData, Length, BUS_I2C1_POLL_TIMEOUT) != HAL_OK)
 8001aca:	89ba      	ldrh	r2, [r7, #12]
 8001acc:	89f9      	ldrh	r1, [r7, #14]
 8001ace:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001ad2:	9302      	str	r3, [sp, #8]
 8001ad4:	88fb      	ldrh	r3, [r7, #6]
 8001ad6:	9301      	str	r3, [sp, #4]
 8001ad8:	68bb      	ldr	r3, [r7, #8]
 8001ada:	9300      	str	r3, [sp, #0]
 8001adc:	2301      	movs	r3, #1
 8001ade:	480c      	ldr	r0, [pc, #48]	; (8001b10 <BSP_I2C1_ReadReg+0x60>)
 8001ae0:	f005 ff00 	bl	80078e4 <HAL_I2C_Mem_Read>
 8001ae4:	4603      	mov	r3, r0
 8001ae6:	2b00      	cmp	r3, #0
 8001ae8:	d00c      	beq.n	8001b04 <BSP_I2C1_ReadReg+0x54>
  {
    if (HAL_I2C_GetError(&hi2c1) == HAL_I2C_ERROR_AF)
 8001aea:	4809      	ldr	r0, [pc, #36]	; (8001b10 <BSP_I2C1_ReadReg+0x60>)
 8001aec:	f006 f93a 	bl	8007d64 <HAL_I2C_GetError>
 8001af0:	4603      	mov	r3, r0
 8001af2:	2b04      	cmp	r3, #4
 8001af4:	d103      	bne.n	8001afe <BSP_I2C1_ReadReg+0x4e>
    {
      ret = BSP_ERROR_BUS_ACKNOWLEDGE_FAILURE;
 8001af6:	f06f 0365 	mvn.w	r3, #101	; 0x65
 8001afa:	617b      	str	r3, [r7, #20]
 8001afc:	e002      	b.n	8001b04 <BSP_I2C1_ReadReg+0x54>
    }
    else
    {
      ret = BSP_ERROR_PERIPH_FAILURE;
 8001afe:	f06f 0303 	mvn.w	r3, #3
 8001b02:	617b      	str	r3, [r7, #20]
    }
  }
  return ret;
 8001b04:	697b      	ldr	r3, [r7, #20]
}
 8001b06:	4618      	mov	r0, r3
 8001b08:	3718      	adds	r7, #24
 8001b0a:	46bd      	mov	sp, r7
 8001b0c:	bd80      	pop	{r7, pc}
 8001b0e:	bf00      	nop
 8001b10:	20000358 	.word	0x20000358

08001b14 <BSP_GetTick>:

/**
  * @brief  Return system tick in ms
  * @retval Current HAL time base time stamp
  */
int32_t BSP_GetTick(void) {
 8001b14:	b580      	push	{r7, lr}
 8001b16:	af00      	add	r7, sp, #0
  return HAL_GetTick();
 8001b18:	f005 f80c 	bl	8006b34 <HAL_GetTick>
 8001b1c:	4603      	mov	r3, r0
}
 8001b1e:	4618      	mov	r0, r3
 8001b20:	bd80      	pop	{r7, pc}
	...

08001b24 <MX_I2C1_Init>:

/* I2C1 init function */

__weak HAL_StatusTypeDef MX_I2C1_Init(I2C_HandleTypeDef* hi2c)
{
 8001b24:	b580      	push	{r7, lr}
 8001b26:	b084      	sub	sp, #16
 8001b28:	af00      	add	r7, sp, #0
 8001b2a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef ret = HAL_OK;
 8001b2c:	2300      	movs	r3, #0
 8001b2e:	73fb      	strb	r3, [r7, #15]

  hi2c->Instance = I2C1;
 8001b30:	687b      	ldr	r3, [r7, #4]
 8001b32:	4a14      	ldr	r2, [pc, #80]	; (8001b84 <MX_I2C1_Init+0x60>)
 8001b34:	601a      	str	r2, [r3, #0]
  hi2c->Init.ClockSpeed = 400000;
 8001b36:	687b      	ldr	r3, [r7, #4]
 8001b38:	4a13      	ldr	r2, [pc, #76]	; (8001b88 <MX_I2C1_Init+0x64>)
 8001b3a:	605a      	str	r2, [r3, #4]
  hi2c->Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001b3c:	687b      	ldr	r3, [r7, #4]
 8001b3e:	2200      	movs	r2, #0
 8001b40:	609a      	str	r2, [r3, #8]
  hi2c->Init.OwnAddress1 = 0;
 8001b42:	687b      	ldr	r3, [r7, #4]
 8001b44:	2200      	movs	r2, #0
 8001b46:	60da      	str	r2, [r3, #12]
  hi2c->Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001b48:	687b      	ldr	r3, [r7, #4]
 8001b4a:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8001b4e:	611a      	str	r2, [r3, #16]
  hi2c->Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001b50:	687b      	ldr	r3, [r7, #4]
 8001b52:	2200      	movs	r2, #0
 8001b54:	615a      	str	r2, [r3, #20]
  hi2c->Init.OwnAddress2 = 0;
 8001b56:	687b      	ldr	r3, [r7, #4]
 8001b58:	2200      	movs	r2, #0
 8001b5a:	619a      	str	r2, [r3, #24]
  hi2c->Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001b5c:	687b      	ldr	r3, [r7, #4]
 8001b5e:	2200      	movs	r2, #0
 8001b60:	61da      	str	r2, [r3, #28]
  hi2c->Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001b62:	687b      	ldr	r3, [r7, #4]
 8001b64:	2200      	movs	r2, #0
 8001b66:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(hi2c) != HAL_OK)
 8001b68:	6878      	ldr	r0, [r7, #4]
 8001b6a:	f005 fc39 	bl	80073e0 <HAL_I2C_Init>
 8001b6e:	4603      	mov	r3, r0
 8001b70:	2b00      	cmp	r3, #0
 8001b72:	d001      	beq.n	8001b78 <MX_I2C1_Init+0x54>
  {
    ret = HAL_ERROR;
 8001b74:	2301      	movs	r3, #1
 8001b76:	73fb      	strb	r3, [r7, #15]
  }

  return ret;
 8001b78:	7bfb      	ldrb	r3, [r7, #15]
}
 8001b7a:	4618      	mov	r0, r3
 8001b7c:	3710      	adds	r7, #16
 8001b7e:	46bd      	mov	sp, r7
 8001b80:	bd80      	pop	{r7, pc}
 8001b82:	bf00      	nop
 8001b84:	40005400 	.word	0x40005400
 8001b88:	00061a80 	.word	0x00061a80

08001b8c <I2C1_MspInit>:

static void I2C1_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8001b8c:	b580      	push	{r7, lr}
 8001b8e:	b08a      	sub	sp, #40	; 0x28
 8001b90:	af00      	add	r7, sp, #0
 8001b92:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct;
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001b94:	2300      	movs	r3, #0
 8001b96:	613b      	str	r3, [r7, #16]
 8001b98:	4b1f      	ldr	r3, [pc, #124]	; (8001c18 <I2C1_MspInit+0x8c>)
 8001b9a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001b9c:	4a1e      	ldr	r2, [pc, #120]	; (8001c18 <I2C1_MspInit+0x8c>)
 8001b9e:	f043 0302 	orr.w	r3, r3, #2
 8001ba2:	6313      	str	r3, [r2, #48]	; 0x30
 8001ba4:	4b1c      	ldr	r3, [pc, #112]	; (8001c18 <I2C1_MspInit+0x8c>)
 8001ba6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001ba8:	f003 0302 	and.w	r3, r3, #2
 8001bac:	613b      	str	r3, [r7, #16]
 8001bae:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = BUS_I2C1_SCL_GPIO_PIN;
 8001bb0:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001bb4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001bb6:	2312      	movs	r3, #18
 8001bb8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001bba:	2300      	movs	r3, #0
 8001bbc:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001bbe:	2303      	movs	r3, #3
 8001bc0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = BUS_I2C1_SCL_GPIO_AF;
 8001bc2:	2304      	movs	r3, #4
 8001bc4:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(BUS_I2C1_SCL_GPIO_PORT, &GPIO_InitStruct);
 8001bc6:	f107 0314 	add.w	r3, r7, #20
 8001bca:	4619      	mov	r1, r3
 8001bcc:	4813      	ldr	r0, [pc, #76]	; (8001c1c <I2C1_MspInit+0x90>)
 8001bce:	f005 f985 	bl	8006edc <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = BUS_I2C1_SDA_GPIO_PIN;
 8001bd2:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001bd6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001bd8:	2312      	movs	r3, #18
 8001bda:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001bdc:	2300      	movs	r3, #0
 8001bde:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001be0:	2303      	movs	r3, #3
 8001be2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = BUS_I2C1_SDA_GPIO_AF;
 8001be4:	2304      	movs	r3, #4
 8001be6:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(BUS_I2C1_SDA_GPIO_PORT, &GPIO_InitStruct);
 8001be8:	f107 0314 	add.w	r3, r7, #20
 8001bec:	4619      	mov	r1, r3
 8001bee:	480b      	ldr	r0, [pc, #44]	; (8001c1c <I2C1_MspInit+0x90>)
 8001bf0:	f005 f974 	bl	8006edc <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8001bf4:	2300      	movs	r3, #0
 8001bf6:	60fb      	str	r3, [r7, #12]
 8001bf8:	4b07      	ldr	r3, [pc, #28]	; (8001c18 <I2C1_MspInit+0x8c>)
 8001bfa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001bfc:	4a06      	ldr	r2, [pc, #24]	; (8001c18 <I2C1_MspInit+0x8c>)
 8001bfe:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8001c02:	6413      	str	r3, [r2, #64]	; 0x40
 8001c04:	4b04      	ldr	r3, [pc, #16]	; (8001c18 <I2C1_MspInit+0x8c>)
 8001c06:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001c08:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001c0c:	60fb      	str	r3, [r7, #12]
 8001c0e:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
}
 8001c10:	bf00      	nop
 8001c12:	3728      	adds	r7, #40	; 0x28
 8001c14:	46bd      	mov	sp, r7
 8001c16:	bd80      	pop	{r7, pc}
 8001c18:	40023800 	.word	0x40023800
 8001c1c:	40020400 	.word	0x40020400

08001c20 <I2C1_MspDeInit>:

static void I2C1_MspDeInit(I2C_HandleTypeDef* i2cHandle)
{
 8001c20:	b580      	push	{r7, lr}
 8001c22:	b082      	sub	sp, #8
 8001c24:	af00      	add	r7, sp, #0
 8001c26:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN I2C1_MspDeInit 0 */

  /* USER CODE END I2C1_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_I2C1_CLK_DISABLE();
 8001c28:	4b09      	ldr	r3, [pc, #36]	; (8001c50 <I2C1_MspDeInit+0x30>)
 8001c2a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001c2c:	4a08      	ldr	r2, [pc, #32]	; (8001c50 <I2C1_MspDeInit+0x30>)
 8001c2e:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8001c32:	6413      	str	r3, [r2, #64]	; 0x40

    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    HAL_GPIO_DeInit(BUS_I2C1_SCL_GPIO_PORT, BUS_I2C1_SCL_GPIO_PIN);
 8001c34:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001c38:	4806      	ldr	r0, [pc, #24]	; (8001c54 <I2C1_MspDeInit+0x34>)
 8001c3a:	f005 fad3 	bl	80071e4 <HAL_GPIO_DeInit>

    HAL_GPIO_DeInit(BUS_I2C1_SDA_GPIO_PORT, BUS_I2C1_SDA_GPIO_PIN);
 8001c3e:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001c42:	4804      	ldr	r0, [pc, #16]	; (8001c54 <I2C1_MspDeInit+0x34>)
 8001c44:	f005 face 	bl	80071e4 <HAL_GPIO_DeInit>

  /* USER CODE BEGIN I2C1_MspDeInit 1 */

  /* USER CODE END I2C1_MspDeInit 1 */
}
 8001c48:	bf00      	nop
 8001c4a:	3708      	adds	r7, #8
 8001c4c:	46bd      	mov	sp, r7
 8001c4e:	bd80      	pop	{r7, pc}
 8001c50:	40023800 	.word	0x40023800
 8001c54:	40020400 	.word	0x40020400

08001c58 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001c58:	b480      	push	{r7}
 8001c5a:	af00      	add	r7, sp, #0
  return 1;
 8001c5c:	2301      	movs	r3, #1
}
 8001c5e:	4618      	mov	r0, r3
 8001c60:	46bd      	mov	sp, r7
 8001c62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c66:	4770      	bx	lr

08001c68 <_kill>:

int _kill(int pid, int sig)
{
 8001c68:	b580      	push	{r7, lr}
 8001c6a:	b082      	sub	sp, #8
 8001c6c:	af00      	add	r7, sp, #0
 8001c6e:	6078      	str	r0, [r7, #4]
 8001c70:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8001c72:	f009 fa3b 	bl	800b0ec <__errno>
 8001c76:	4603      	mov	r3, r0
 8001c78:	2216      	movs	r2, #22
 8001c7a:	601a      	str	r2, [r3, #0]
  return -1;
 8001c7c:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001c80:	4618      	mov	r0, r3
 8001c82:	3708      	adds	r7, #8
 8001c84:	46bd      	mov	sp, r7
 8001c86:	bd80      	pop	{r7, pc}

08001c88 <_exit>:

void _exit (int status)
{
 8001c88:	b580      	push	{r7, lr}
 8001c8a:	b082      	sub	sp, #8
 8001c8c:	af00      	add	r7, sp, #0
 8001c8e:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8001c90:	f04f 31ff 	mov.w	r1, #4294967295
 8001c94:	6878      	ldr	r0, [r7, #4]
 8001c96:	f7ff ffe7 	bl	8001c68 <_kill>
  while (1) {}    /* Make sure we hang here */
 8001c9a:	e7fe      	b.n	8001c9a <_exit+0x12>

08001c9c <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001c9c:	b580      	push	{r7, lr}
 8001c9e:	b086      	sub	sp, #24
 8001ca0:	af00      	add	r7, sp, #0
 8001ca2:	60f8      	str	r0, [r7, #12]
 8001ca4:	60b9      	str	r1, [r7, #8]
 8001ca6:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001ca8:	2300      	movs	r3, #0
 8001caa:	617b      	str	r3, [r7, #20]
 8001cac:	e00a      	b.n	8001cc4 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8001cae:	f3af 8000 	nop.w
 8001cb2:	4601      	mov	r1, r0
 8001cb4:	68bb      	ldr	r3, [r7, #8]
 8001cb6:	1c5a      	adds	r2, r3, #1
 8001cb8:	60ba      	str	r2, [r7, #8]
 8001cba:	b2ca      	uxtb	r2, r1
 8001cbc:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001cbe:	697b      	ldr	r3, [r7, #20]
 8001cc0:	3301      	adds	r3, #1
 8001cc2:	617b      	str	r3, [r7, #20]
 8001cc4:	697a      	ldr	r2, [r7, #20]
 8001cc6:	687b      	ldr	r3, [r7, #4]
 8001cc8:	429a      	cmp	r2, r3
 8001cca:	dbf0      	blt.n	8001cae <_read+0x12>
  }

  return len;
 8001ccc:	687b      	ldr	r3, [r7, #4]
}
 8001cce:	4618      	mov	r0, r3
 8001cd0:	3718      	adds	r7, #24
 8001cd2:	46bd      	mov	sp, r7
 8001cd4:	bd80      	pop	{r7, pc}

08001cd6 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001cd6:	b580      	push	{r7, lr}
 8001cd8:	b086      	sub	sp, #24
 8001cda:	af00      	add	r7, sp, #0
 8001cdc:	60f8      	str	r0, [r7, #12]
 8001cde:	60b9      	str	r1, [r7, #8]
 8001ce0:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001ce2:	2300      	movs	r3, #0
 8001ce4:	617b      	str	r3, [r7, #20]
 8001ce6:	e009      	b.n	8001cfc <_write+0x26>
  {
    __io_putchar(*ptr++);
 8001ce8:	68bb      	ldr	r3, [r7, #8]
 8001cea:	1c5a      	adds	r2, r3, #1
 8001cec:	60ba      	str	r2, [r7, #8]
 8001cee:	781b      	ldrb	r3, [r3, #0]
 8001cf0:	4618      	mov	r0, r3
 8001cf2:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001cf6:	697b      	ldr	r3, [r7, #20]
 8001cf8:	3301      	adds	r3, #1
 8001cfa:	617b      	str	r3, [r7, #20]
 8001cfc:	697a      	ldr	r2, [r7, #20]
 8001cfe:	687b      	ldr	r3, [r7, #4]
 8001d00:	429a      	cmp	r2, r3
 8001d02:	dbf1      	blt.n	8001ce8 <_write+0x12>
  }
  return len;
 8001d04:	687b      	ldr	r3, [r7, #4]
}
 8001d06:	4618      	mov	r0, r3
 8001d08:	3718      	adds	r7, #24
 8001d0a:	46bd      	mov	sp, r7
 8001d0c:	bd80      	pop	{r7, pc}

08001d0e <_close>:

int _close(int file)
{
 8001d0e:	b480      	push	{r7}
 8001d10:	b083      	sub	sp, #12
 8001d12:	af00      	add	r7, sp, #0
 8001d14:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8001d16:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001d1a:	4618      	mov	r0, r3
 8001d1c:	370c      	adds	r7, #12
 8001d1e:	46bd      	mov	sp, r7
 8001d20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d24:	4770      	bx	lr

08001d26 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001d26:	b480      	push	{r7}
 8001d28:	b083      	sub	sp, #12
 8001d2a:	af00      	add	r7, sp, #0
 8001d2c:	6078      	str	r0, [r7, #4]
 8001d2e:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001d30:	683b      	ldr	r3, [r7, #0]
 8001d32:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001d36:	605a      	str	r2, [r3, #4]
  return 0;
 8001d38:	2300      	movs	r3, #0
}
 8001d3a:	4618      	mov	r0, r3
 8001d3c:	370c      	adds	r7, #12
 8001d3e:	46bd      	mov	sp, r7
 8001d40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d44:	4770      	bx	lr

08001d46 <_isatty>:

int _isatty(int file)
{
 8001d46:	b480      	push	{r7}
 8001d48:	b083      	sub	sp, #12
 8001d4a:	af00      	add	r7, sp, #0
 8001d4c:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001d4e:	2301      	movs	r3, #1
}
 8001d50:	4618      	mov	r0, r3
 8001d52:	370c      	adds	r7, #12
 8001d54:	46bd      	mov	sp, r7
 8001d56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d5a:	4770      	bx	lr

08001d5c <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001d5c:	b480      	push	{r7}
 8001d5e:	b085      	sub	sp, #20
 8001d60:	af00      	add	r7, sp, #0
 8001d62:	60f8      	str	r0, [r7, #12]
 8001d64:	60b9      	str	r1, [r7, #8]
 8001d66:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001d68:	2300      	movs	r3, #0
}
 8001d6a:	4618      	mov	r0, r3
 8001d6c:	3714      	adds	r7, #20
 8001d6e:	46bd      	mov	sp, r7
 8001d70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d74:	4770      	bx	lr
	...

08001d78 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001d78:	b580      	push	{r7, lr}
 8001d7a:	b086      	sub	sp, #24
 8001d7c:	af00      	add	r7, sp, #0
 8001d7e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001d80:	4a14      	ldr	r2, [pc, #80]	; (8001dd4 <_sbrk+0x5c>)
 8001d82:	4b15      	ldr	r3, [pc, #84]	; (8001dd8 <_sbrk+0x60>)
 8001d84:	1ad3      	subs	r3, r2, r3
 8001d86:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001d88:	697b      	ldr	r3, [r7, #20]
 8001d8a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001d8c:	4b13      	ldr	r3, [pc, #76]	; (8001ddc <_sbrk+0x64>)
 8001d8e:	681b      	ldr	r3, [r3, #0]
 8001d90:	2b00      	cmp	r3, #0
 8001d92:	d102      	bne.n	8001d9a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001d94:	4b11      	ldr	r3, [pc, #68]	; (8001ddc <_sbrk+0x64>)
 8001d96:	4a12      	ldr	r2, [pc, #72]	; (8001de0 <_sbrk+0x68>)
 8001d98:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001d9a:	4b10      	ldr	r3, [pc, #64]	; (8001ddc <_sbrk+0x64>)
 8001d9c:	681a      	ldr	r2, [r3, #0]
 8001d9e:	687b      	ldr	r3, [r7, #4]
 8001da0:	4413      	add	r3, r2
 8001da2:	693a      	ldr	r2, [r7, #16]
 8001da4:	429a      	cmp	r2, r3
 8001da6:	d207      	bcs.n	8001db8 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001da8:	f009 f9a0 	bl	800b0ec <__errno>
 8001dac:	4603      	mov	r3, r0
 8001dae:	220c      	movs	r2, #12
 8001db0:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001db2:	f04f 33ff 	mov.w	r3, #4294967295
 8001db6:	e009      	b.n	8001dcc <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001db8:	4b08      	ldr	r3, [pc, #32]	; (8001ddc <_sbrk+0x64>)
 8001dba:	681b      	ldr	r3, [r3, #0]
 8001dbc:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001dbe:	4b07      	ldr	r3, [pc, #28]	; (8001ddc <_sbrk+0x64>)
 8001dc0:	681a      	ldr	r2, [r3, #0]
 8001dc2:	687b      	ldr	r3, [r7, #4]
 8001dc4:	4413      	add	r3, r2
 8001dc6:	4a05      	ldr	r2, [pc, #20]	; (8001ddc <_sbrk+0x64>)
 8001dc8:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001dca:	68fb      	ldr	r3, [r7, #12]
}
 8001dcc:	4618      	mov	r0, r3
 8001dce:	3718      	adds	r7, #24
 8001dd0:	46bd      	mov	sp, r7
 8001dd2:	bd80      	pop	{r7, pc}
 8001dd4:	20018000 	.word	0x20018000
 8001dd8:	00000400 	.word	0x00000400
 8001ddc:	200003b0 	.word	0x200003b0
 8001de0:	200005f8 	.word	0x200005f8

08001de4 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001de4:	b480      	push	{r7}
 8001de6:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001de8:	4b06      	ldr	r3, [pc, #24]	; (8001e04 <SystemInit+0x20>)
 8001dea:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001dee:	4a05      	ldr	r2, [pc, #20]	; (8001e04 <SystemInit+0x20>)
 8001df0:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001df4:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001df8:	bf00      	nop
 8001dfa:	46bd      	mov	sp, r7
 8001dfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e00:	4770      	bx	lr
 8001e02:	bf00      	nop
 8001e04:	e000ed00 	.word	0xe000ed00

08001e08 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 8001e08:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001e40 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit  
 8001e0c:	f7ff ffea 	bl	8001de4 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001e10:	480c      	ldr	r0, [pc, #48]	; (8001e44 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8001e12:	490d      	ldr	r1, [pc, #52]	; (8001e48 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8001e14:	4a0d      	ldr	r2, [pc, #52]	; (8001e4c <LoopFillZerobss+0x1a>)
  movs r3, #0
 8001e16:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001e18:	e002      	b.n	8001e20 <LoopCopyDataInit>

08001e1a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001e1a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001e1c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001e1e:	3304      	adds	r3, #4

08001e20 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001e20:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001e22:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001e24:	d3f9      	bcc.n	8001e1a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001e26:	4a0a      	ldr	r2, [pc, #40]	; (8001e50 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8001e28:	4c0a      	ldr	r4, [pc, #40]	; (8001e54 <LoopFillZerobss+0x22>)
  movs r3, #0
 8001e2a:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001e2c:	e001      	b.n	8001e32 <LoopFillZerobss>

08001e2e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001e2e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001e30:	3204      	adds	r2, #4

08001e32 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001e32:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001e34:	d3fb      	bcc.n	8001e2e <FillZerobss>
 
/* Call static constructors */
    bl __libc_init_array
 8001e36:	f009 f95f 	bl	800b0f8 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001e3a:	f7ff f89d 	bl	8000f78 <main>
  bx  lr    
 8001e3e:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 8001e40:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 8001e44:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001e48:	200002a8 	.word	0x200002a8
  ldr r2, =_sidata
 8001e4c:	0800da88 	.word	0x0800da88
  ldr r2, =_sbss
 8001e50:	200002a8 	.word	0x200002a8
  ldr r4, =_ebss
 8001e54:	200005f4 	.word	0x200005f4

08001e58 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001e58:	e7fe      	b.n	8001e58 <ADC_IRQHandler>
	...

08001e5c <LIS2DW12_RegisterBusIO>:
  * @brief  Register Component Bus IO operations
  * @param  pObj the device pObj
  * @retval 0 in case of success, an error code otherwise
  */
int32_t LIS2DW12_RegisterBusIO(LIS2DW12_Object_t *pObj, LIS2DW12_IO_t *pIO)
{
 8001e5c:	b580      	push	{r7, lr}
 8001e5e:	b084      	sub	sp, #16
 8001e60:	af00      	add	r7, sp, #0
 8001e62:	6078      	str	r0, [r7, #4]
 8001e64:	6039      	str	r1, [r7, #0]
  int32_t ret = LIS2DW12_OK;
 8001e66:	2300      	movs	r3, #0
 8001e68:	60fb      	str	r3, [r7, #12]

  if (pObj == NULL)
 8001e6a:	687b      	ldr	r3, [r7, #4]
 8001e6c:	2b00      	cmp	r3, #0
 8001e6e:	d103      	bne.n	8001e78 <LIS2DW12_RegisterBusIO+0x1c>
  {
    ret = LIS2DW12_ERROR;
 8001e70:	f04f 33ff 	mov.w	r3, #4294967295
 8001e74:	60fb      	str	r3, [r7, #12]
 8001e76:	e051      	b.n	8001f1c <LIS2DW12_RegisterBusIO+0xc0>
  }
  else
  {
    pObj->IO.Init      = pIO->Init;
 8001e78:	683b      	ldr	r3, [r7, #0]
 8001e7a:	681a      	ldr	r2, [r3, #0]
 8001e7c:	687b      	ldr	r3, [r7, #4]
 8001e7e:	601a      	str	r2, [r3, #0]
    pObj->IO.DeInit    = pIO->DeInit;
 8001e80:	683b      	ldr	r3, [r7, #0]
 8001e82:	685a      	ldr	r2, [r3, #4]
 8001e84:	687b      	ldr	r3, [r7, #4]
 8001e86:	605a      	str	r2, [r3, #4]
    pObj->IO.BusType   = pIO->BusType;
 8001e88:	683b      	ldr	r3, [r7, #0]
 8001e8a:	689a      	ldr	r2, [r3, #8]
 8001e8c:	687b      	ldr	r3, [r7, #4]
 8001e8e:	609a      	str	r2, [r3, #8]
    pObj->IO.Address   = pIO->Address;
 8001e90:	683b      	ldr	r3, [r7, #0]
 8001e92:	7b1a      	ldrb	r2, [r3, #12]
 8001e94:	687b      	ldr	r3, [r7, #4]
 8001e96:	731a      	strb	r2, [r3, #12]
    pObj->IO.WriteReg  = pIO->WriteReg;
 8001e98:	683b      	ldr	r3, [r7, #0]
 8001e9a:	691a      	ldr	r2, [r3, #16]
 8001e9c:	687b      	ldr	r3, [r7, #4]
 8001e9e:	611a      	str	r2, [r3, #16]
    pObj->IO.ReadReg   = pIO->ReadReg;
 8001ea0:	683b      	ldr	r3, [r7, #0]
 8001ea2:	695a      	ldr	r2, [r3, #20]
 8001ea4:	687b      	ldr	r3, [r7, #4]
 8001ea6:	615a      	str	r2, [r3, #20]
    pObj->IO.GetTick   = pIO->GetTick;
 8001ea8:	683b      	ldr	r3, [r7, #0]
 8001eaa:	699a      	ldr	r2, [r3, #24]
 8001eac:	687b      	ldr	r3, [r7, #4]
 8001eae:	619a      	str	r2, [r3, #24]

    pObj->Ctx.read_reg  = ReadRegWrap;
 8001eb0:	687b      	ldr	r3, [r7, #4]
 8001eb2:	4a1d      	ldr	r2, [pc, #116]	; (8001f28 <LIS2DW12_RegisterBusIO+0xcc>)
 8001eb4:	625a      	str	r2, [r3, #36]	; 0x24
    pObj->Ctx.write_reg = WriteRegWrap;
 8001eb6:	687b      	ldr	r3, [r7, #4]
 8001eb8:	4a1c      	ldr	r2, [pc, #112]	; (8001f2c <LIS2DW12_RegisterBusIO+0xd0>)
 8001eba:	621a      	str	r2, [r3, #32]
    pObj->Ctx.mdelay    = pIO->Delay;
 8001ebc:	683b      	ldr	r3, [r7, #0]
 8001ebe:	69da      	ldr	r2, [r3, #28]
 8001ec0:	687b      	ldr	r3, [r7, #4]
 8001ec2:	629a      	str	r2, [r3, #40]	; 0x28
    pObj->Ctx.handle   = pObj;
 8001ec4:	687b      	ldr	r3, [r7, #4]
 8001ec6:	687a      	ldr	r2, [r7, #4]
 8001ec8:	62da      	str	r2, [r3, #44]	; 0x2c

    if (pObj->IO.Init == NULL)
 8001eca:	687b      	ldr	r3, [r7, #4]
 8001ecc:	681b      	ldr	r3, [r3, #0]
 8001ece:	2b00      	cmp	r3, #0
 8001ed0:	d103      	bne.n	8001eda <LIS2DW12_RegisterBusIO+0x7e>
    {
      ret = LIS2DW12_ERROR;
 8001ed2:	f04f 33ff 	mov.w	r3, #4294967295
 8001ed6:	60fb      	str	r3, [r7, #12]
 8001ed8:	e020      	b.n	8001f1c <LIS2DW12_RegisterBusIO+0xc0>
    }
    else if (pObj->IO.Init() != LIS2DW12_OK)
 8001eda:	687b      	ldr	r3, [r7, #4]
 8001edc:	681b      	ldr	r3, [r3, #0]
 8001ede:	4798      	blx	r3
 8001ee0:	4603      	mov	r3, r0
 8001ee2:	2b00      	cmp	r3, #0
 8001ee4:	d003      	beq.n	8001eee <LIS2DW12_RegisterBusIO+0x92>
    {
      ret = LIS2DW12_ERROR;
 8001ee6:	f04f 33ff 	mov.w	r3, #4294967295
 8001eea:	60fb      	str	r3, [r7, #12]
 8001eec:	e016      	b.n	8001f1c <LIS2DW12_RegisterBusIO+0xc0>
    }
    else
    {
      if (pObj->IO.BusType == LIS2DW12_SPI_3WIRES_BUS) /* SPI 3-Wires */
 8001eee:	687b      	ldr	r3, [r7, #4]
 8001ef0:	689b      	ldr	r3, [r3, #8]
 8001ef2:	2b02      	cmp	r3, #2
 8001ef4:	d112      	bne.n	8001f1c <LIS2DW12_RegisterBusIO+0xc0>
      {
        /* Enable the SPI 3-Wires support only the first time */
        if (pObj->is_initialized == 0U)
 8001ef6:	687b      	ldr	r3, [r7, #4]
 8001ef8:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8001efc:	2b00      	cmp	r3, #0
 8001efe:	d10d      	bne.n	8001f1c <LIS2DW12_RegisterBusIO+0xc0>
        {
          /* Enable SPI 3-Wires on the component */
          uint8_t data = 0x05;
 8001f00:	2305      	movs	r3, #5
 8001f02:	72fb      	strb	r3, [r7, #11]

          if (LIS2DW12_Write_Reg(pObj, LIS2DW12_CTRL2, data) != LIS2DW12_OK)
 8001f04:	7afb      	ldrb	r3, [r7, #11]
 8001f06:	461a      	mov	r2, r3
 8001f08:	2121      	movs	r1, #33	; 0x21
 8001f0a:	6878      	ldr	r0, [r7, #4]
 8001f0c:	f000 fcc1 	bl	8002892 <LIS2DW12_Write_Reg>
 8001f10:	4603      	mov	r3, r0
 8001f12:	2b00      	cmp	r3, #0
 8001f14:	d002      	beq.n	8001f1c <LIS2DW12_RegisterBusIO+0xc0>
          {
            ret = LIS2DW12_ERROR;
 8001f16:	f04f 33ff 	mov.w	r3, #4294967295
 8001f1a:	60fb      	str	r3, [r7, #12]
        }
      }
    }
  }

  return ret;
 8001f1c:	68fb      	ldr	r3, [r7, #12]
}
 8001f1e:	4618      	mov	r0, r3
 8001f20:	3710      	adds	r7, #16
 8001f22:	46bd      	mov	sp, r7
 8001f24:	bd80      	pop	{r7, pc}
 8001f26:	bf00      	nop
 8001f28:	08002c25 	.word	0x08002c25
 8001f2c:	08002c5b 	.word	0x08002c5b

08001f30 <LIS2DW12_Init>:
  * @brief  Initialize the LIS2DW12 sensor
  * @param  pObj the device pObj
  * @retval 0 in case of success, an error code otherwise
  */
int32_t LIS2DW12_Init(LIS2DW12_Object_t *pObj)
{
 8001f30:	b580      	push	{r7, lr}
 8001f32:	b082      	sub	sp, #8
 8001f34:	af00      	add	r7, sp, #0
 8001f36:	6078      	str	r0, [r7, #4]
  /* Enable register address automatically incremented during a multiple byte
  access with a serial interface. */
  if (lis2dw12_auto_increment_set(&(pObj->Ctx), PROPERTY_ENABLE) != LIS2DW12_OK)
 8001f38:	687b      	ldr	r3, [r7, #4]
 8001f3a:	3320      	adds	r3, #32
 8001f3c:	2101      	movs	r1, #1
 8001f3e:	4618      	mov	r0, r3
 8001f40:	f001 f9ce 	bl	80032e0 <lis2dw12_auto_increment_set>
 8001f44:	4603      	mov	r3, r0
 8001f46:	2b00      	cmp	r3, #0
 8001f48:	d002      	beq.n	8001f50 <LIS2DW12_Init+0x20>
  {
    return LIS2DW12_ERROR;
 8001f4a:	f04f 33ff 	mov.w	r3, #4294967295
 8001f4e:	e04b      	b.n	8001fe8 <LIS2DW12_Init+0xb8>
  }

  /* Enable BDU */
  if (lis2dw12_block_data_update_set(&(pObj->Ctx), PROPERTY_ENABLE) != LIS2DW12_OK)
 8001f50:	687b      	ldr	r3, [r7, #4]
 8001f52:	3320      	adds	r3, #32
 8001f54:	2101      	movs	r1, #1
 8001f56:	4618      	mov	r0, r3
 8001f58:	f001 f8e2 	bl	8003120 <lis2dw12_block_data_update_set>
 8001f5c:	4603      	mov	r3, r0
 8001f5e:	2b00      	cmp	r3, #0
 8001f60:	d002      	beq.n	8001f68 <LIS2DW12_Init+0x38>
  {
    return LIS2DW12_ERROR;
 8001f62:	f04f 33ff 	mov.w	r3, #4294967295
 8001f66:	e03f      	b.n	8001fe8 <LIS2DW12_Init+0xb8>
  }

  /* FIFO mode selection */
  if (lis2dw12_fifo_mode_set(&(pObj->Ctx), LIS2DW12_BYPASS_MODE) != LIS2DW12_OK)
 8001f68:	687b      	ldr	r3, [r7, #4]
 8001f6a:	3320      	adds	r3, #32
 8001f6c:	2100      	movs	r1, #0
 8001f6e:	4618      	mov	r0, r3
 8001f70:	f001 f9dc 	bl	800332c <lis2dw12_fifo_mode_set>
 8001f74:	4603      	mov	r3, r0
 8001f76:	2b00      	cmp	r3, #0
 8001f78:	d002      	beq.n	8001f80 <LIS2DW12_Init+0x50>
  {
    return LIS2DW12_ERROR;
 8001f7a:	f04f 33ff 	mov.w	r3, #4294967295
 8001f7e:	e033      	b.n	8001fe8 <LIS2DW12_Init+0xb8>
  }

  /* Power mode selection */
  if (lis2dw12_power_mode_set(&(pObj->Ctx), LIS2DW12_HIGH_PERFORMANCE) != LIS2DW12_OK)
 8001f80:	687b      	ldr	r3, [r7, #4]
 8001f82:	3320      	adds	r3, #32
 8001f84:	2104      	movs	r1, #4
 8001f86:	4618      	mov	r0, r3
 8001f88:	f000 feb2 	bl	8002cf0 <lis2dw12_power_mode_set>
 8001f8c:	4603      	mov	r3, r0
 8001f8e:	2b00      	cmp	r3, #0
 8001f90:	d002      	beq.n	8001f98 <LIS2DW12_Init+0x68>
  {
    return LIS2DW12_ERROR;
 8001f92:	f04f 33ff 	mov.w	r3, #4294967295
 8001f96:	e027      	b.n	8001fe8 <LIS2DW12_Init+0xb8>
  }

  /* Select default output data rate. */
  pObj->acc_odr = 100.0f;
 8001f98:	687b      	ldr	r3, [r7, #4]
 8001f9a:	4a15      	ldr	r2, [pc, #84]	; (8001ff0 <LIS2DW12_Init+0xc0>)
 8001f9c:	635a      	str	r2, [r3, #52]	; 0x34
  /* Select default operating mode. */
  pObj->acc_operating_mode = LIS2DW12_HIGH_PERFORMANCE_MODE;
 8001f9e:	687b      	ldr	r3, [r7, #4]
 8001fa0:	2200      	movs	r2, #0
 8001fa2:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  /* Select default low noise (disabled). */
  pObj->acc_low_noise = LIS2DW12_LOW_NOISE_DISABLE;
 8001fa6:	687b      	ldr	r3, [r7, #4]
 8001fa8:	2200      	movs	r2, #0
 8001faa:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Output data rate selection - power down. */
  if (lis2dw12_data_rate_set(&(pObj->Ctx), LIS2DW12_XL_ODR_OFF) != LIS2DW12_OK)
 8001fae:	687b      	ldr	r3, [r7, #4]
 8001fb0:	3320      	adds	r3, #32
 8001fb2:	2100      	movs	r1, #0
 8001fb4:	4618      	mov	r0, r3
 8001fb6:	f000 ffa3 	bl	8002f00 <lis2dw12_data_rate_set>
 8001fba:	4603      	mov	r3, r0
 8001fbc:	2b00      	cmp	r3, #0
 8001fbe:	d002      	beq.n	8001fc6 <LIS2DW12_Init+0x96>
  {
    return LIS2DW12_ERROR;
 8001fc0:	f04f 33ff 	mov.w	r3, #4294967295
 8001fc4:	e010      	b.n	8001fe8 <LIS2DW12_Init+0xb8>
  }

  /* Full scale selection. */
  if (lis2dw12_full_scale_set(&(pObj->Ctx), LIS2DW12_2g) != LIS2DW12_OK)
 8001fc6:	687b      	ldr	r3, [r7, #4]
 8001fc8:	3320      	adds	r3, #32
 8001fca:	2100      	movs	r1, #0
 8001fcc:	4618      	mov	r0, r3
 8001fce:	f001 f8cd 	bl	800316c <lis2dw12_full_scale_set>
 8001fd2:	4603      	mov	r3, r0
 8001fd4:	2b00      	cmp	r3, #0
 8001fd6:	d002      	beq.n	8001fde <LIS2DW12_Init+0xae>
  {
    return LIS2DW12_ERROR;
 8001fd8:	f04f 33ff 	mov.w	r3, #4294967295
 8001fdc:	e004      	b.n	8001fe8 <LIS2DW12_Init+0xb8>
  }

  pObj->is_initialized = 1;
 8001fde:	687b      	ldr	r3, [r7, #4]
 8001fe0:	2201      	movs	r2, #1
 8001fe2:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30

  return LIS2DW12_OK;
 8001fe6:	2300      	movs	r3, #0
}
 8001fe8:	4618      	mov	r0, r3
 8001fea:	3708      	adds	r7, #8
 8001fec:	46bd      	mov	sp, r7
 8001fee:	bd80      	pop	{r7, pc}
 8001ff0:	42c80000 	.word	0x42c80000

08001ff4 <LIS2DW12_DeInit>:
  * @brief  Deinitialize the LIS2DW12 sensor
  * @param  pObj the device pObj
  * @retval 0 in case of success, an error code otherwise
  */
int32_t LIS2DW12_DeInit(LIS2DW12_Object_t *pObj)
{
 8001ff4:	b580      	push	{r7, lr}
 8001ff6:	b082      	sub	sp, #8
 8001ff8:	af00      	add	r7, sp, #0
 8001ffa:	6078      	str	r0, [r7, #4]
  /* Disable the component */
  if (LIS2DW12_ACC_Disable(pObj) != LIS2DW12_OK)
 8001ffc:	6878      	ldr	r0, [r7, #4]
 8001ffe:	f000 f888 	bl	8002112 <LIS2DW12_ACC_Disable>
 8002002:	4603      	mov	r3, r0
 8002004:	2b00      	cmp	r3, #0
 8002006:	d002      	beq.n	800200e <LIS2DW12_DeInit+0x1a>
  {
    return LIS2DW12_ERROR;
 8002008:	f04f 33ff 	mov.w	r3, #4294967295
 800200c:	e010      	b.n	8002030 <LIS2DW12_DeInit+0x3c>
  }

  /* Reset output data rate. */
  pObj->acc_odr = 0.0f;
 800200e:	687b      	ldr	r3, [r7, #4]
 8002010:	f04f 0200 	mov.w	r2, #0
 8002014:	635a      	str	r2, [r3, #52]	; 0x34
  /* Reset operating mode to default value. */
  pObj->acc_operating_mode = LIS2DW12_HIGH_PERFORMANCE_MODE;
 8002016:	687b      	ldr	r3, [r7, #4]
 8002018:	2200      	movs	r2, #0
 800201a:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  /* Reset low noise to default value (disabled). */
  pObj->acc_low_noise = LIS2DW12_LOW_NOISE_DISABLE;
 800201e:	687b      	ldr	r3, [r7, #4]
 8002020:	2200      	movs	r2, #0
 8002022:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  pObj->is_initialized = 0;
 8002026:	687b      	ldr	r3, [r7, #4]
 8002028:	2200      	movs	r2, #0
 800202a:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30

  return LIS2DW12_OK;
 800202e:	2300      	movs	r3, #0
}
 8002030:	4618      	mov	r0, r3
 8002032:	3708      	adds	r7, #8
 8002034:	46bd      	mov	sp, r7
 8002036:	bd80      	pop	{r7, pc}

08002038 <LIS2DW12_ReadID>:
  * @param  pObj the device pObj
  * @param  Id the WHO_AM_I value
  * @retval 0 in case of success, an error code otherwise
  */
int32_t LIS2DW12_ReadID(LIS2DW12_Object_t *pObj, uint8_t *Id)
{
 8002038:	b580      	push	{r7, lr}
 800203a:	b082      	sub	sp, #8
 800203c:	af00      	add	r7, sp, #0
 800203e:	6078      	str	r0, [r7, #4]
 8002040:	6039      	str	r1, [r7, #0]
  if (lis2dw12_device_id_get(&(pObj->Ctx), Id) != LIS2DW12_OK)
 8002042:	687b      	ldr	r3, [r7, #4]
 8002044:	3320      	adds	r3, #32
 8002046:	6839      	ldr	r1, [r7, #0]
 8002048:	4618      	mov	r0, r3
 800204a:	f001 f938 	bl	80032be <lis2dw12_device_id_get>
 800204e:	4603      	mov	r3, r0
 8002050:	2b00      	cmp	r3, #0
 8002052:	d002      	beq.n	800205a <LIS2DW12_ReadID+0x22>
  {
    return LIS2DW12_ERROR;
 8002054:	f04f 33ff 	mov.w	r3, #4294967295
 8002058:	e000      	b.n	800205c <LIS2DW12_ReadID+0x24>
  }

  return LIS2DW12_OK;
 800205a:	2300      	movs	r3, #0
}
 800205c:	4618      	mov	r0, r3
 800205e:	3708      	adds	r7, #8
 8002060:	46bd      	mov	sp, r7
 8002062:	bd80      	pop	{r7, pc}

08002064 <LIS2DW12_GetCapabilities>:
  * @param  pObj Component object pointer
  * @param  Capabilities pointer to LIS2DW12 sensor capabilities
  * @retval 0 in case of success, an error code otherwise
  */
int32_t LIS2DW12_GetCapabilities(LIS2DW12_Object_t *pObj, LIS2DW12_Capabilities_t *Capabilities)
{
 8002064:	b480      	push	{r7}
 8002066:	b083      	sub	sp, #12
 8002068:	af00      	add	r7, sp, #0
 800206a:	6078      	str	r0, [r7, #4]
 800206c:	6039      	str	r1, [r7, #0]
  /* Prevent unused argument(s) compilation warning */
  (void)(pObj);

  Capabilities->Acc          = 1;
 800206e:	683b      	ldr	r3, [r7, #0]
 8002070:	2201      	movs	r2, #1
 8002072:	701a      	strb	r2, [r3, #0]
  Capabilities->Gyro         = 0;
 8002074:	683b      	ldr	r3, [r7, #0]
 8002076:	2200      	movs	r2, #0
 8002078:	705a      	strb	r2, [r3, #1]
  Capabilities->Magneto      = 0;
 800207a:	683b      	ldr	r3, [r7, #0]
 800207c:	2200      	movs	r2, #0
 800207e:	709a      	strb	r2, [r3, #2]
  Capabilities->LowPower     = 0;
 8002080:	683b      	ldr	r3, [r7, #0]
 8002082:	2200      	movs	r2, #0
 8002084:	70da      	strb	r2, [r3, #3]
  Capabilities->GyroMaxFS    = 0;
 8002086:	683b      	ldr	r3, [r7, #0]
 8002088:	2200      	movs	r2, #0
 800208a:	605a      	str	r2, [r3, #4]
  Capabilities->AccMaxFS     = 16;
 800208c:	683b      	ldr	r3, [r7, #0]
 800208e:	2210      	movs	r2, #16
 8002090:	609a      	str	r2, [r3, #8]
  Capabilities->MagMaxFS     = 0;
 8002092:	683b      	ldr	r3, [r7, #0]
 8002094:	2200      	movs	r2, #0
 8002096:	60da      	str	r2, [r3, #12]
  Capabilities->GyroMaxOdr   = 0.0f;
 8002098:	683b      	ldr	r3, [r7, #0]
 800209a:	f04f 0200 	mov.w	r2, #0
 800209e:	611a      	str	r2, [r3, #16]
  Capabilities->AccMaxOdr    = 1600.0f;
 80020a0:	683b      	ldr	r3, [r7, #0]
 80020a2:	4a06      	ldr	r2, [pc, #24]	; (80020bc <LIS2DW12_GetCapabilities+0x58>)
 80020a4:	615a      	str	r2, [r3, #20]
  Capabilities->MagMaxOdr    = 0.0f;
 80020a6:	683b      	ldr	r3, [r7, #0]
 80020a8:	f04f 0200 	mov.w	r2, #0
 80020ac:	619a      	str	r2, [r3, #24]
  return LIS2DW12_OK;
 80020ae:	2300      	movs	r3, #0
}
 80020b0:	4618      	mov	r0, r3
 80020b2:	370c      	adds	r7, #12
 80020b4:	46bd      	mov	sp, r7
 80020b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020ba:	4770      	bx	lr
 80020bc:	44c80000 	.word	0x44c80000

080020c0 <LIS2DW12_ACC_Enable>:
  * @brief  Enable the LIS2DW12 accelerometer sensor
  * @param  pObj the device pObj
  * @retval 0 in case of success, an error code otherwise
  */
int32_t LIS2DW12_ACC_Enable(LIS2DW12_Object_t *pObj)
{
 80020c0:	b580      	push	{r7, lr}
 80020c2:	b082      	sub	sp, #8
 80020c4:	af00      	add	r7, sp, #0
 80020c6:	6078      	str	r0, [r7, #4]
  /* Check if the component is already enabled */
  if (pObj->acc_is_enabled == 1U)
 80020c8:	687b      	ldr	r3, [r7, #4]
 80020ca:	f893 3031 	ldrb.w	r3, [r3, #49]	; 0x31
 80020ce:	2b01      	cmp	r3, #1
 80020d0:	d101      	bne.n	80020d6 <LIS2DW12_ACC_Enable+0x16>
  {
    return LIS2DW12_OK;
 80020d2:	2300      	movs	r3, #0
 80020d4:	e019      	b.n	800210a <LIS2DW12_ACC_Enable+0x4a>
  }

  /* Output data rate selection. */
  if (LIS2DW12_ACC_SetOutputDataRate_When_Enabled(pObj, pObj->acc_odr, pObj->acc_operating_mode,
 80020d6:	687b      	ldr	r3, [r7, #4]
 80020d8:	edd3 7a0d 	vldr	s15, [r3, #52]	; 0x34
 80020dc:	687b      	ldr	r3, [r7, #4]
 80020de:	f893 1038 	ldrb.w	r1, [r3, #56]	; 0x38
 80020e2:	687b      	ldr	r3, [r7, #4]
 80020e4:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 80020e8:	461a      	mov	r2, r3
 80020ea:	eeb0 0a67 	vmov.f32	s0, s15
 80020ee:	6878      	ldr	r0, [r7, #4]
 80020f0:	f000 fbea 	bl	80028c8 <LIS2DW12_ACC_SetOutputDataRate_When_Enabled>
 80020f4:	4603      	mov	r3, r0
 80020f6:	2b00      	cmp	r3, #0
 80020f8:	d002      	beq.n	8002100 <LIS2DW12_ACC_Enable+0x40>
                                                  pObj->acc_low_noise) != LIS2DW12_OK)
  {
    return LIS2DW12_ERROR;
 80020fa:	f04f 33ff 	mov.w	r3, #4294967295
 80020fe:	e004      	b.n	800210a <LIS2DW12_ACC_Enable+0x4a>
  }

  pObj->acc_is_enabled = 1;
 8002100:	687b      	ldr	r3, [r7, #4]
 8002102:	2201      	movs	r2, #1
 8002104:	f883 2031 	strb.w	r2, [r3, #49]	; 0x31

  return LIS2DW12_OK;
 8002108:	2300      	movs	r3, #0
}
 800210a:	4618      	mov	r0, r3
 800210c:	3708      	adds	r7, #8
 800210e:	46bd      	mov	sp, r7
 8002110:	bd80      	pop	{r7, pc}

08002112 <LIS2DW12_ACC_Disable>:
  * @brief  Disable the LIS2DW12 accelerometer sensor
  * @param  pObj the device pObj
  * @retval 0 in case of success, an error code otherwise
  */
int32_t LIS2DW12_ACC_Disable(LIS2DW12_Object_t *pObj)
{
 8002112:	b580      	push	{r7, lr}
 8002114:	b082      	sub	sp, #8
 8002116:	af00      	add	r7, sp, #0
 8002118:	6078      	str	r0, [r7, #4]
  /* Check if the component is already disabled */
  if (pObj->acc_is_enabled == 0U)
 800211a:	687b      	ldr	r3, [r7, #4]
 800211c:	f893 3031 	ldrb.w	r3, [r3, #49]	; 0x31
 8002120:	2b00      	cmp	r3, #0
 8002122:	d101      	bne.n	8002128 <LIS2DW12_ACC_Disable+0x16>
  {
    return LIS2DW12_OK;
 8002124:	2300      	movs	r3, #0
 8002126:	e010      	b.n	800214a <LIS2DW12_ACC_Disable+0x38>
  }

  /* Output data rate selection - power down. */
  if (lis2dw12_data_rate_set(&(pObj->Ctx), LIS2DW12_XL_ODR_OFF) != LIS2DW12_OK)
 8002128:	687b      	ldr	r3, [r7, #4]
 800212a:	3320      	adds	r3, #32
 800212c:	2100      	movs	r1, #0
 800212e:	4618      	mov	r0, r3
 8002130:	f000 fee6 	bl	8002f00 <lis2dw12_data_rate_set>
 8002134:	4603      	mov	r3, r0
 8002136:	2b00      	cmp	r3, #0
 8002138:	d002      	beq.n	8002140 <LIS2DW12_ACC_Disable+0x2e>
  {
    return LIS2DW12_ERROR;
 800213a:	f04f 33ff 	mov.w	r3, #4294967295
 800213e:	e004      	b.n	800214a <LIS2DW12_ACC_Disable+0x38>
  }

  pObj->acc_is_enabled = 0;
 8002140:	687b      	ldr	r3, [r7, #4]
 8002142:	2200      	movs	r2, #0
 8002144:	f883 2031 	strb.w	r2, [r3, #49]	; 0x31

  return LIS2DW12_OK;
 8002148:	2300      	movs	r3, #0
}
 800214a:	4618      	mov	r0, r3
 800214c:	3708      	adds	r7, #8
 800214e:	46bd      	mov	sp, r7
 8002150:	bd80      	pop	{r7, pc}
	...

08002154 <LIS2DW12_ACC_GetSensitivity>:
  * @param  pObj the device pObj
  * @param  Sensitivity pointer
  * @retval 0 in case of success, an error code otherwise
  */
int32_t LIS2DW12_ACC_GetSensitivity(LIS2DW12_Object_t *pObj, float *Sensitivity)
{
 8002154:	b580      	push	{r7, lr}
 8002156:	b084      	sub	sp, #16
 8002158:	af00      	add	r7, sp, #0
 800215a:	6078      	str	r0, [r7, #4]
 800215c:	6039      	str	r1, [r7, #0]
  int32_t ret = LIS2DW12_OK;
 800215e:	2300      	movs	r3, #0
 8002160:	60fb      	str	r3, [r7, #12]
  lis2dw12_fs_t full_scale;
  lis2dw12_mode_t mode;

  /* Read actual full scale selection from sensor. */
  if (lis2dw12_full_scale_get(&(pObj->Ctx), &full_scale) != LIS2DW12_OK)
 8002162:	687b      	ldr	r3, [r7, #4]
 8002164:	3320      	adds	r3, #32
 8002166:	f107 020b 	add.w	r2, r7, #11
 800216a:	4611      	mov	r1, r2
 800216c:	4618      	mov	r0, r3
 800216e:	f001 f823 	bl	80031b8 <lis2dw12_full_scale_get>
 8002172:	4603      	mov	r3, r0
 8002174:	2b00      	cmp	r3, #0
 8002176:	d002      	beq.n	800217e <LIS2DW12_ACC_GetSensitivity+0x2a>
  {
    return LIS2DW12_ERROR;
 8002178:	f04f 33ff 	mov.w	r3, #4294967295
 800217c:	e080      	b.n	8002280 <LIS2DW12_ACC_GetSensitivity+0x12c>
  }

  /* Read actual power mode selection from sensor. */
  if (lis2dw12_power_mode_get(&(pObj->Ctx), &mode) != LIS2DW12_OK)
 800217e:	687b      	ldr	r3, [r7, #4]
 8002180:	3320      	adds	r3, #32
 8002182:	f107 020a 	add.w	r2, r7, #10
 8002186:	4611      	mov	r1, r2
 8002188:	4618      	mov	r0, r3
 800218a:	f000 fdff 	bl	8002d8c <lis2dw12_power_mode_get>
 800218e:	4603      	mov	r3, r0
 8002190:	2b00      	cmp	r3, #0
 8002192:	d002      	beq.n	800219a <LIS2DW12_ACC_GetSensitivity+0x46>
  {
    return LIS2DW12_ERROR;
 8002194:	f04f 33ff 	mov.w	r3, #4294967295
 8002198:	e072      	b.n	8002280 <LIS2DW12_ACC_GetSensitivity+0x12c>
  }

  switch (mode)
 800219a:	7abb      	ldrb	r3, [r7, #10]
 800219c:	2b1b      	cmp	r3, #27
 800219e:	bf8c      	ite	hi
 80021a0:	2201      	movhi	r2, #1
 80021a2:	2200      	movls	r2, #0
 80021a4:	b2d2      	uxtb	r2, r2
 80021a6:	2a00      	cmp	r2, #0
 80021a8:	d162      	bne.n	8002270 <LIS2DW12_ACC_GetSensitivity+0x11c>
 80021aa:	2201      	movs	r2, #1
 80021ac:	409a      	lsls	r2, r3
 80021ae:	f002 331e 	and.w	r3, r2, #505290270	; 0x1e1e1e1e
 80021b2:	f023 2310 	bic.w	r3, r3, #268439552	; 0x10001000
 80021b6:	2b00      	cmp	r3, #0
 80021b8:	bf14      	ite	ne
 80021ba:	2301      	movne	r3, #1
 80021bc:	2300      	moveq	r3, #0
 80021be:	b2db      	uxtb	r3, r3
 80021c0:	2b00      	cmp	r3, #0
 80021c2:	d12f      	bne.n	8002224 <LIS2DW12_ACC_GetSensitivity+0xd0>
 80021c4:	f002 3301 	and.w	r3, r2, #16843009	; 0x1010101
 80021c8:	2b00      	cmp	r3, #0
 80021ca:	bf14      	ite	ne
 80021cc:	2301      	movne	r3, #1
 80021ce:	2300      	moveq	r3, #0
 80021d0:	b2db      	uxtb	r3, r3
 80021d2:	2b00      	cmp	r3, #0
 80021d4:	d04c      	beq.n	8002270 <LIS2DW12_ACC_GetSensitivity+0x11c>
  {
    case LIS2DW12_CONT_LOW_PWR_12bit:
    case LIS2DW12_SINGLE_LOW_PWR_12bit:
    case LIS2DW12_CONT_LOW_PWR_LOW_NOISE_12bit:
    case LIS2DW12_SINGLE_LOW_LOW_NOISE_PWR_12bit:
      switch (full_scale)
 80021d6:	7afb      	ldrb	r3, [r7, #11]
 80021d8:	2b03      	cmp	r3, #3
 80021da:	d81b      	bhi.n	8002214 <LIS2DW12_ACC_GetSensitivity+0xc0>
 80021dc:	a201      	add	r2, pc, #4	; (adr r2, 80021e4 <LIS2DW12_ACC_GetSensitivity+0x90>)
 80021de:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80021e2:	bf00      	nop
 80021e4:	080021f5 	.word	0x080021f5
 80021e8:	080021fd 	.word	0x080021fd
 80021ec:	08002205 	.word	0x08002205
 80021f0:	0800220d 	.word	0x0800220d
      {
        case LIS2DW12_2g:
          *Sensitivity = LIS2DW12_ACC_SENSITIVITY_FOR_FS_2G_LOPOW1_MODE;
 80021f4:	683b      	ldr	r3, [r7, #0]
 80021f6:	4a24      	ldr	r2, [pc, #144]	; (8002288 <LIS2DW12_ACC_GetSensitivity+0x134>)
 80021f8:	601a      	str	r2, [r3, #0]
          break;
 80021fa:	e012      	b.n	8002222 <LIS2DW12_ACC_GetSensitivity+0xce>

        case LIS2DW12_4g:
          *Sensitivity = LIS2DW12_ACC_SENSITIVITY_FOR_FS_4G_LOPOW1_MODE;
 80021fc:	683b      	ldr	r3, [r7, #0]
 80021fe:	4a23      	ldr	r2, [pc, #140]	; (800228c <LIS2DW12_ACC_GetSensitivity+0x138>)
 8002200:	601a      	str	r2, [r3, #0]
          break;
 8002202:	e00e      	b.n	8002222 <LIS2DW12_ACC_GetSensitivity+0xce>

        case LIS2DW12_8g:
          *Sensitivity = LIS2DW12_ACC_SENSITIVITY_FOR_FS_8G_LOPOW1_MODE;
 8002204:	683b      	ldr	r3, [r7, #0]
 8002206:	4a22      	ldr	r2, [pc, #136]	; (8002290 <LIS2DW12_ACC_GetSensitivity+0x13c>)
 8002208:	601a      	str	r2, [r3, #0]
          break;
 800220a:	e00a      	b.n	8002222 <LIS2DW12_ACC_GetSensitivity+0xce>

        case LIS2DW12_16g:
          *Sensitivity = LIS2DW12_ACC_SENSITIVITY_FOR_FS_16G_LOPOW1_MODE;
 800220c:	683b      	ldr	r3, [r7, #0]
 800220e:	4a21      	ldr	r2, [pc, #132]	; (8002294 <LIS2DW12_ACC_GetSensitivity+0x140>)
 8002210:	601a      	str	r2, [r3, #0]
          break;
 8002212:	e006      	b.n	8002222 <LIS2DW12_ACC_GetSensitivity+0xce>

        default:
          *Sensitivity = -1.0f;
 8002214:	683b      	ldr	r3, [r7, #0]
 8002216:	4a20      	ldr	r2, [pc, #128]	; (8002298 <LIS2DW12_ACC_GetSensitivity+0x144>)
 8002218:	601a      	str	r2, [r3, #0]
          ret = LIS2DW12_ERROR;
 800221a:	f04f 33ff 	mov.w	r3, #4294967295
 800221e:	60fb      	str	r3, [r7, #12]
          break;
 8002220:	bf00      	nop
      }
      break;
 8002222:	e02c      	b.n	800227e <LIS2DW12_ACC_GetSensitivity+0x12a>
    case LIS2DW12_CONT_LOW_PWR_LOW_NOISE_3:
    case LIS2DW12_CONT_LOW_PWR_LOW_NOISE_2:
    case LIS2DW12_SINGLE_LOW_PWR_LOW_NOISE_4:
    case LIS2DW12_SINGLE_LOW_PWR_LOW_NOISE_3:
    case LIS2DW12_SINGLE_LOW_PWR_LOW_NOISE_2:
      switch (full_scale)
 8002224:	7afb      	ldrb	r3, [r7, #11]
 8002226:	2b03      	cmp	r3, #3
 8002228:	d81a      	bhi.n	8002260 <LIS2DW12_ACC_GetSensitivity+0x10c>
 800222a:	a201      	add	r2, pc, #4	; (adr r2, 8002230 <LIS2DW12_ACC_GetSensitivity+0xdc>)
 800222c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002230:	08002241 	.word	0x08002241
 8002234:	08002249 	.word	0x08002249
 8002238:	08002251 	.word	0x08002251
 800223c:	08002259 	.word	0x08002259
      {
        case LIS2DW12_2g:
          *Sensitivity = LIS2DW12_ACC_SENSITIVITY_FOR_FS_2G_OTHER_MODES;
 8002240:	683b      	ldr	r3, [r7, #0]
 8002242:	4a16      	ldr	r2, [pc, #88]	; (800229c <LIS2DW12_ACC_GetSensitivity+0x148>)
 8002244:	601a      	str	r2, [r3, #0]
          break;
 8002246:	e012      	b.n	800226e <LIS2DW12_ACC_GetSensitivity+0x11a>

        case LIS2DW12_4g:
          *Sensitivity = LIS2DW12_ACC_SENSITIVITY_FOR_FS_4G_OTHER_MODES;
 8002248:	683b      	ldr	r3, [r7, #0]
 800224a:	4a15      	ldr	r2, [pc, #84]	; (80022a0 <LIS2DW12_ACC_GetSensitivity+0x14c>)
 800224c:	601a      	str	r2, [r3, #0]
          break;
 800224e:	e00e      	b.n	800226e <LIS2DW12_ACC_GetSensitivity+0x11a>

        case LIS2DW12_8g:
          *Sensitivity = LIS2DW12_ACC_SENSITIVITY_FOR_FS_8G_OTHER_MODES;
 8002250:	683b      	ldr	r3, [r7, #0]
 8002252:	4a0d      	ldr	r2, [pc, #52]	; (8002288 <LIS2DW12_ACC_GetSensitivity+0x134>)
 8002254:	601a      	str	r2, [r3, #0]
          break;
 8002256:	e00a      	b.n	800226e <LIS2DW12_ACC_GetSensitivity+0x11a>

        case LIS2DW12_16g:
          *Sensitivity = LIS2DW12_ACC_SENSITIVITY_FOR_FS_16G_OTHER_MODES;
 8002258:	683b      	ldr	r3, [r7, #0]
 800225a:	4a0c      	ldr	r2, [pc, #48]	; (800228c <LIS2DW12_ACC_GetSensitivity+0x138>)
 800225c:	601a      	str	r2, [r3, #0]
          break;
 800225e:	e006      	b.n	800226e <LIS2DW12_ACC_GetSensitivity+0x11a>

        default:
          *Sensitivity = -1.0f;
 8002260:	683b      	ldr	r3, [r7, #0]
 8002262:	4a0d      	ldr	r2, [pc, #52]	; (8002298 <LIS2DW12_ACC_GetSensitivity+0x144>)
 8002264:	601a      	str	r2, [r3, #0]
          ret = LIS2DW12_ERROR;
 8002266:	f04f 33ff 	mov.w	r3, #4294967295
 800226a:	60fb      	str	r3, [r7, #12]
          break;
 800226c:	bf00      	nop
      }
      break;
 800226e:	e006      	b.n	800227e <LIS2DW12_ACC_GetSensitivity+0x12a>

    default:
      *Sensitivity = -1.0f;
 8002270:	683b      	ldr	r3, [r7, #0]
 8002272:	4a09      	ldr	r2, [pc, #36]	; (8002298 <LIS2DW12_ACC_GetSensitivity+0x144>)
 8002274:	601a      	str	r2, [r3, #0]
      ret = LIS2DW12_ERROR;
 8002276:	f04f 33ff 	mov.w	r3, #4294967295
 800227a:	60fb      	str	r3, [r7, #12]
      break;
 800227c:	bf00      	nop
  }

  return ret;
 800227e:	68fb      	ldr	r3, [r7, #12]
}
 8002280:	4618      	mov	r0, r3
 8002282:	3710      	adds	r7, #16
 8002284:	46bd      	mov	sp, r7
 8002286:	bd80      	pop	{r7, pc}
 8002288:	3f79db23 	.word	0x3f79db23
 800228c:	3ff9db23 	.word	0x3ff9db23
 8002290:	4079db23 	.word	0x4079db23
 8002294:	40f9db23 	.word	0x40f9db23
 8002298:	bf800000 	.word	0xbf800000
 800229c:	3e79db23 	.word	0x3e79db23
 80022a0:	3ef9db23 	.word	0x3ef9db23

080022a4 <LIS2DW12_ACC_GetOutputDataRate>:
  * @param  pObj the device pObj
  * @param  Odr pointer where the output data rate is written
  * @retval 0 in case of success, an error code otherwise
  */
int32_t LIS2DW12_ACC_GetOutputDataRate(LIS2DW12_Object_t *pObj, float *Odr)
{
 80022a4:	b580      	push	{r7, lr}
 80022a6:	b084      	sub	sp, #16
 80022a8:	af00      	add	r7, sp, #0
 80022aa:	6078      	str	r0, [r7, #4]
 80022ac:	6039      	str	r1, [r7, #0]
  int32_t ret = LIS2DW12_OK;
 80022ae:	2300      	movs	r3, #0
 80022b0:	60fb      	str	r3, [r7, #12]
  lis2dw12_odr_t odr_low_level;
  lis2dw12_mode_t mode;

  /* Get current output data rate. */
  if (lis2dw12_data_rate_get(&(pObj->Ctx), &odr_low_level) != LIS2DW12_OK)
 80022b2:	687b      	ldr	r3, [r7, #4]
 80022b4:	3320      	adds	r3, #32
 80022b6:	f107 020b 	add.w	r2, r7, #11
 80022ba:	4611      	mov	r1, r2
 80022bc:	4618      	mov	r0, r3
 80022be:	f000 fe65 	bl	8002f8c <lis2dw12_data_rate_get>
 80022c2:	4603      	mov	r3, r0
 80022c4:	2b00      	cmp	r3, #0
 80022c6:	d002      	beq.n	80022ce <LIS2DW12_ACC_GetOutputDataRate+0x2a>
  {
    return LIS2DW12_ERROR;
 80022c8:	f04f 33ff 	mov.w	r3, #4294967295
 80022cc:	e14f      	b.n	800256e <LIS2DW12_ACC_GetOutputDataRate+0x2ca>
  }

  /* Read actual power mode selection from sensor. */
  if (lis2dw12_power_mode_get(&(pObj->Ctx), &mode) != LIS2DW12_OK)
 80022ce:	687b      	ldr	r3, [r7, #4]
 80022d0:	3320      	adds	r3, #32
 80022d2:	f107 020a 	add.w	r2, r7, #10
 80022d6:	4611      	mov	r1, r2
 80022d8:	4618      	mov	r0, r3
 80022da:	f000 fd57 	bl	8002d8c <lis2dw12_power_mode_get>
 80022de:	4603      	mov	r3, r0
 80022e0:	2b00      	cmp	r3, #0
 80022e2:	d002      	beq.n	80022ea <LIS2DW12_ACC_GetOutputDataRate+0x46>
  {
    return LIS2DW12_ERROR;
 80022e4:	f04f 33ff 	mov.w	r3, #4294967295
 80022e8:	e141      	b.n	800256e <LIS2DW12_ACC_GetOutputDataRate+0x2ca>
  }

  switch (odr_low_level)
 80022ea:	7afb      	ldrb	r3, [r7, #11]
 80022ec:	2b32      	cmp	r3, #50	; 0x32
 80022ee:	f200 8136 	bhi.w	800255e <LIS2DW12_ACC_GetOutputDataRate+0x2ba>
 80022f2:	a201      	add	r2, pc, #4	; (adr r2, 80022f8 <LIS2DW12_ACC_GetOutputDataRate+0x54>)
 80022f4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80022f8:	080023c5 	.word	0x080023c5
 80022fc:	080023cf 	.word	0x080023cf
 8002300:	08002429 	.word	0x08002429
 8002304:	08002431 	.word	0x08002431
 8002308:	08002439 	.word	0x08002439
 800230c:	08002441 	.word	0x08002441
 8002310:	08002449 	.word	0x08002449
 8002314:	08002451 	.word	0x08002451
 8002318:	080024ab 	.word	0x080024ab
 800231c:	08002505 	.word	0x08002505
 8002320:	0800255f 	.word	0x0800255f
 8002324:	0800255f 	.word	0x0800255f
 8002328:	0800255f 	.word	0x0800255f
 800232c:	0800255f 	.word	0x0800255f
 8002330:	0800255f 	.word	0x0800255f
 8002334:	0800255f 	.word	0x0800255f
 8002338:	0800255f 	.word	0x0800255f
 800233c:	0800255f 	.word	0x0800255f
 8002340:	080023c5 	.word	0x080023c5
 8002344:	0800255f 	.word	0x0800255f
 8002348:	0800255f 	.word	0x0800255f
 800234c:	0800255f 	.word	0x0800255f
 8002350:	0800255f 	.word	0x0800255f
 8002354:	0800255f 	.word	0x0800255f
 8002358:	0800255f 	.word	0x0800255f
 800235c:	0800255f 	.word	0x0800255f
 8002360:	0800255f 	.word	0x0800255f
 8002364:	0800255f 	.word	0x0800255f
 8002368:	0800255f 	.word	0x0800255f
 800236c:	0800255f 	.word	0x0800255f
 8002370:	0800255f 	.word	0x0800255f
 8002374:	0800255f 	.word	0x0800255f
 8002378:	0800255f 	.word	0x0800255f
 800237c:	0800255f 	.word	0x0800255f
 8002380:	0800255f 	.word	0x0800255f
 8002384:	0800255f 	.word	0x0800255f
 8002388:	0800255f 	.word	0x0800255f
 800238c:	0800255f 	.word	0x0800255f
 8002390:	0800255f 	.word	0x0800255f
 8002394:	0800255f 	.word	0x0800255f
 8002398:	0800255f 	.word	0x0800255f
 800239c:	0800255f 	.word	0x0800255f
 80023a0:	0800255f 	.word	0x0800255f
 80023a4:	0800255f 	.word	0x0800255f
 80023a8:	0800255f 	.word	0x0800255f
 80023ac:	0800255f 	.word	0x0800255f
 80023b0:	0800255f 	.word	0x0800255f
 80023b4:	0800255f 	.word	0x0800255f
 80023b8:	0800255f 	.word	0x0800255f
 80023bc:	0800255f 	.word	0x0800255f
 80023c0:	080023c5 	.word	0x080023c5
  {
    case LIS2DW12_XL_ODR_OFF:
    case LIS2DW12_XL_SET_SW_TRIG:
    case LIS2DW12_XL_SET_PIN_TRIG:
      *Odr = 0.0f;
 80023c4:	683b      	ldr	r3, [r7, #0]
 80023c6:	f04f 0200 	mov.w	r2, #0
 80023ca:	601a      	str	r2, [r3, #0]
      break;
 80023cc:	e0ce      	b.n	800256c <LIS2DW12_ACC_GetOutputDataRate+0x2c8>

    case LIS2DW12_XL_ODR_1Hz6_LP_ONLY:
      switch (mode)
 80023ce:	7abb      	ldrb	r3, [r7, #10]
 80023d0:	2b1b      	cmp	r3, #27
 80023d2:	bf8c      	ite	hi
 80023d4:	2201      	movhi	r2, #1
 80023d6:	2200      	movls	r2, #0
 80023d8:	b2d2      	uxtb	r2, r2
 80023da:	2a00      	cmp	r2, #0
 80023dc:	d11c      	bne.n	8002418 <LIS2DW12_ACC_GetOutputDataRate+0x174>
 80023de:	2201      	movs	r2, #1
 80023e0:	fa02 f303 	lsl.w	r3, r2, r3
 80023e4:	f003 320f 	and.w	r2, r3, #252645135	; 0xf0f0f0f
 80023e8:	2a00      	cmp	r2, #0
 80023ea:	bf14      	ite	ne
 80023ec:	2201      	movne	r2, #1
 80023ee:	2200      	moveq	r2, #0
 80023f0:	b2d2      	uxtb	r2, r2
 80023f2:	2a00      	cmp	r2, #0
 80023f4:	d10c      	bne.n	8002410 <LIS2DW12_ACC_GetOutputDataRate+0x16c>
 80023f6:	f003 1310 	and.w	r3, r3, #1048592	; 0x100010
 80023fa:	2b00      	cmp	r3, #0
 80023fc:	bf14      	ite	ne
 80023fe:	2301      	movne	r3, #1
 8002400:	2300      	moveq	r3, #0
 8002402:	b2db      	uxtb	r3, r3
 8002404:	2b00      	cmp	r3, #0
 8002406:	d007      	beq.n	8002418 <LIS2DW12_ACC_GetOutputDataRate+0x174>
      {
        case LIS2DW12_HIGH_PERFORMANCE:
        case LIS2DW12_HIGH_PERFORMANCE_LOW_NOISE:
          *Odr = 12.5f;
 8002408:	683b      	ldr	r3, [r7, #0]
 800240a:	4a5b      	ldr	r2, [pc, #364]	; (8002578 <LIS2DW12_ACC_GetOutputDataRate+0x2d4>)
 800240c:	601a      	str	r2, [r3, #0]
          break;
 800240e:	e00a      	b.n	8002426 <LIS2DW12_ACC_GetOutputDataRate+0x182>
        case LIS2DW12_CONT_LOW_PWR_LOW_NOISE_12bit:
        case LIS2DW12_SINGLE_LOW_PWR_LOW_NOISE_4:
        case LIS2DW12_SINGLE_LOW_PWR_LOW_NOISE_3:
        case LIS2DW12_SINGLE_LOW_PWR_LOW_NOISE_2:
        case LIS2DW12_SINGLE_LOW_LOW_NOISE_PWR_12bit:
          *Odr = 1.6f;
 8002410:	683b      	ldr	r3, [r7, #0]
 8002412:	4a5a      	ldr	r2, [pc, #360]	; (800257c <LIS2DW12_ACC_GetOutputDataRate+0x2d8>)
 8002414:	601a      	str	r2, [r3, #0]
          break;
 8002416:	e006      	b.n	8002426 <LIS2DW12_ACC_GetOutputDataRate+0x182>

        default:
          *Odr = -1.0f;
 8002418:	683b      	ldr	r3, [r7, #0]
 800241a:	4a59      	ldr	r2, [pc, #356]	; (8002580 <LIS2DW12_ACC_GetOutputDataRate+0x2dc>)
 800241c:	601a      	str	r2, [r3, #0]
          ret = LIS2DW12_ERROR;
 800241e:	f04f 33ff 	mov.w	r3, #4294967295
 8002422:	60fb      	str	r3, [r7, #12]
          break;
 8002424:	bf00      	nop
      }
      break;
 8002426:	e0a1      	b.n	800256c <LIS2DW12_ACC_GetOutputDataRate+0x2c8>

    case LIS2DW12_XL_ODR_12Hz5:
      *Odr = 12.5f;
 8002428:	683b      	ldr	r3, [r7, #0]
 800242a:	4a53      	ldr	r2, [pc, #332]	; (8002578 <LIS2DW12_ACC_GetOutputDataRate+0x2d4>)
 800242c:	601a      	str	r2, [r3, #0]
      break;
 800242e:	e09d      	b.n	800256c <LIS2DW12_ACC_GetOutputDataRate+0x2c8>

    case LIS2DW12_XL_ODR_25Hz:
      *Odr = 25.0f;
 8002430:	683b      	ldr	r3, [r7, #0]
 8002432:	4a54      	ldr	r2, [pc, #336]	; (8002584 <LIS2DW12_ACC_GetOutputDataRate+0x2e0>)
 8002434:	601a      	str	r2, [r3, #0]
      break;
 8002436:	e099      	b.n	800256c <LIS2DW12_ACC_GetOutputDataRate+0x2c8>

    case LIS2DW12_XL_ODR_50Hz:
      *Odr = 50.0f;
 8002438:	683b      	ldr	r3, [r7, #0]
 800243a:	4a53      	ldr	r2, [pc, #332]	; (8002588 <LIS2DW12_ACC_GetOutputDataRate+0x2e4>)
 800243c:	601a      	str	r2, [r3, #0]
      break;
 800243e:	e095      	b.n	800256c <LIS2DW12_ACC_GetOutputDataRate+0x2c8>

    case LIS2DW12_XL_ODR_100Hz:
      *Odr = 100.0f;
 8002440:	683b      	ldr	r3, [r7, #0]
 8002442:	4a52      	ldr	r2, [pc, #328]	; (800258c <LIS2DW12_ACC_GetOutputDataRate+0x2e8>)
 8002444:	601a      	str	r2, [r3, #0]
      break;
 8002446:	e091      	b.n	800256c <LIS2DW12_ACC_GetOutputDataRate+0x2c8>

    case LIS2DW12_XL_ODR_200Hz:
      *Odr = 200.0f;
 8002448:	683b      	ldr	r3, [r7, #0]
 800244a:	4a51      	ldr	r2, [pc, #324]	; (8002590 <LIS2DW12_ACC_GetOutputDataRate+0x2ec>)
 800244c:	601a      	str	r2, [r3, #0]
      break;
 800244e:	e08d      	b.n	800256c <LIS2DW12_ACC_GetOutputDataRate+0x2c8>

    case LIS2DW12_XL_ODR_400Hz:
      switch (mode)
 8002450:	7abb      	ldrb	r3, [r7, #10]
 8002452:	2b1b      	cmp	r3, #27
 8002454:	bf8c      	ite	hi
 8002456:	2201      	movhi	r2, #1
 8002458:	2200      	movls	r2, #0
 800245a:	b2d2      	uxtb	r2, r2
 800245c:	2a00      	cmp	r2, #0
 800245e:	d11c      	bne.n	800249a <LIS2DW12_ACC_GetOutputDataRate+0x1f6>
 8002460:	2201      	movs	r2, #1
 8002462:	fa02 f303 	lsl.w	r3, r2, r3
 8002466:	f003 320f 	and.w	r2, r3, #252645135	; 0xf0f0f0f
 800246a:	2a00      	cmp	r2, #0
 800246c:	bf14      	ite	ne
 800246e:	2201      	movne	r2, #1
 8002470:	2200      	moveq	r2, #0
 8002472:	b2d2      	uxtb	r2, r2
 8002474:	2a00      	cmp	r2, #0
 8002476:	d10c      	bne.n	8002492 <LIS2DW12_ACC_GetOutputDataRate+0x1ee>
 8002478:	f003 1310 	and.w	r3, r3, #1048592	; 0x100010
 800247c:	2b00      	cmp	r3, #0
 800247e:	bf14      	ite	ne
 8002480:	2301      	movne	r3, #1
 8002482:	2300      	moveq	r3, #0
 8002484:	b2db      	uxtb	r3, r3
 8002486:	2b00      	cmp	r3, #0
 8002488:	d007      	beq.n	800249a <LIS2DW12_ACC_GetOutputDataRate+0x1f6>
      {
        case LIS2DW12_HIGH_PERFORMANCE:
        case LIS2DW12_HIGH_PERFORMANCE_LOW_NOISE:
          *Odr = 400.0f;
 800248a:	683b      	ldr	r3, [r7, #0]
 800248c:	4a41      	ldr	r2, [pc, #260]	; (8002594 <LIS2DW12_ACC_GetOutputDataRate+0x2f0>)
 800248e:	601a      	str	r2, [r3, #0]
          break;
 8002490:	e00a      	b.n	80024a8 <LIS2DW12_ACC_GetOutputDataRate+0x204>
        case LIS2DW12_CONT_LOW_PWR_LOW_NOISE_12bit:
        case LIS2DW12_SINGLE_LOW_PWR_LOW_NOISE_4:
        case LIS2DW12_SINGLE_LOW_PWR_LOW_NOISE_3:
        case LIS2DW12_SINGLE_LOW_PWR_LOW_NOISE_2:
        case LIS2DW12_SINGLE_LOW_LOW_NOISE_PWR_12bit:
          *Odr = 200.0f;
 8002492:	683b      	ldr	r3, [r7, #0]
 8002494:	4a3e      	ldr	r2, [pc, #248]	; (8002590 <LIS2DW12_ACC_GetOutputDataRate+0x2ec>)
 8002496:	601a      	str	r2, [r3, #0]
          break;
 8002498:	e006      	b.n	80024a8 <LIS2DW12_ACC_GetOutputDataRate+0x204>

        default:
          *Odr = -1.0f;
 800249a:	683b      	ldr	r3, [r7, #0]
 800249c:	4a38      	ldr	r2, [pc, #224]	; (8002580 <LIS2DW12_ACC_GetOutputDataRate+0x2dc>)
 800249e:	601a      	str	r2, [r3, #0]
          ret = LIS2DW12_ERROR;
 80024a0:	f04f 33ff 	mov.w	r3, #4294967295
 80024a4:	60fb      	str	r3, [r7, #12]
          break;
 80024a6:	bf00      	nop
      }
      break;
 80024a8:	e060      	b.n	800256c <LIS2DW12_ACC_GetOutputDataRate+0x2c8>

    case LIS2DW12_XL_ODR_800Hz:
      switch (mode)
 80024aa:	7abb      	ldrb	r3, [r7, #10]
 80024ac:	2b1b      	cmp	r3, #27
 80024ae:	bf8c      	ite	hi
 80024b0:	2201      	movhi	r2, #1
 80024b2:	2200      	movls	r2, #0
 80024b4:	b2d2      	uxtb	r2, r2
 80024b6:	2a00      	cmp	r2, #0
 80024b8:	d11c      	bne.n	80024f4 <LIS2DW12_ACC_GetOutputDataRate+0x250>
 80024ba:	2201      	movs	r2, #1
 80024bc:	fa02 f303 	lsl.w	r3, r2, r3
 80024c0:	f003 320f 	and.w	r2, r3, #252645135	; 0xf0f0f0f
 80024c4:	2a00      	cmp	r2, #0
 80024c6:	bf14      	ite	ne
 80024c8:	2201      	movne	r2, #1
 80024ca:	2200      	moveq	r2, #0
 80024cc:	b2d2      	uxtb	r2, r2
 80024ce:	2a00      	cmp	r2, #0
 80024d0:	d10c      	bne.n	80024ec <LIS2DW12_ACC_GetOutputDataRate+0x248>
 80024d2:	f003 1310 	and.w	r3, r3, #1048592	; 0x100010
 80024d6:	2b00      	cmp	r3, #0
 80024d8:	bf14      	ite	ne
 80024da:	2301      	movne	r3, #1
 80024dc:	2300      	moveq	r3, #0
 80024de:	b2db      	uxtb	r3, r3
 80024e0:	2b00      	cmp	r3, #0
 80024e2:	d007      	beq.n	80024f4 <LIS2DW12_ACC_GetOutputDataRate+0x250>
      {
        case LIS2DW12_HIGH_PERFORMANCE:
        case LIS2DW12_HIGH_PERFORMANCE_LOW_NOISE:
          *Odr = 800.0f;
 80024e4:	683b      	ldr	r3, [r7, #0]
 80024e6:	4a2c      	ldr	r2, [pc, #176]	; (8002598 <LIS2DW12_ACC_GetOutputDataRate+0x2f4>)
 80024e8:	601a      	str	r2, [r3, #0]
          break;
 80024ea:	e00a      	b.n	8002502 <LIS2DW12_ACC_GetOutputDataRate+0x25e>
        case LIS2DW12_CONT_LOW_PWR_LOW_NOISE_12bit:
        case LIS2DW12_SINGLE_LOW_PWR_LOW_NOISE_4:
        case LIS2DW12_SINGLE_LOW_PWR_LOW_NOISE_3:
        case LIS2DW12_SINGLE_LOW_PWR_LOW_NOISE_2:
        case LIS2DW12_SINGLE_LOW_LOW_NOISE_PWR_12bit:
          *Odr = 200.0f;
 80024ec:	683b      	ldr	r3, [r7, #0]
 80024ee:	4a28      	ldr	r2, [pc, #160]	; (8002590 <LIS2DW12_ACC_GetOutputDataRate+0x2ec>)
 80024f0:	601a      	str	r2, [r3, #0]
          break;
 80024f2:	e006      	b.n	8002502 <LIS2DW12_ACC_GetOutputDataRate+0x25e>

        default:
          *Odr = -1.0f;
 80024f4:	683b      	ldr	r3, [r7, #0]
 80024f6:	4a22      	ldr	r2, [pc, #136]	; (8002580 <LIS2DW12_ACC_GetOutputDataRate+0x2dc>)
 80024f8:	601a      	str	r2, [r3, #0]
          ret = LIS2DW12_ERROR;
 80024fa:	f04f 33ff 	mov.w	r3, #4294967295
 80024fe:	60fb      	str	r3, [r7, #12]
          break;
 8002500:	bf00      	nop
      }
      break;
 8002502:	e033      	b.n	800256c <LIS2DW12_ACC_GetOutputDataRate+0x2c8>

    case LIS2DW12_XL_ODR_1k6Hz:
      switch (mode)
 8002504:	7abb      	ldrb	r3, [r7, #10]
 8002506:	2b1b      	cmp	r3, #27
 8002508:	bf8c      	ite	hi
 800250a:	2201      	movhi	r2, #1
 800250c:	2200      	movls	r2, #0
 800250e:	b2d2      	uxtb	r2, r2
 8002510:	2a00      	cmp	r2, #0
 8002512:	d11c      	bne.n	800254e <LIS2DW12_ACC_GetOutputDataRate+0x2aa>
 8002514:	2201      	movs	r2, #1
 8002516:	fa02 f303 	lsl.w	r3, r2, r3
 800251a:	f003 320f 	and.w	r2, r3, #252645135	; 0xf0f0f0f
 800251e:	2a00      	cmp	r2, #0
 8002520:	bf14      	ite	ne
 8002522:	2201      	movne	r2, #1
 8002524:	2200      	moveq	r2, #0
 8002526:	b2d2      	uxtb	r2, r2
 8002528:	2a00      	cmp	r2, #0
 800252a:	d10c      	bne.n	8002546 <LIS2DW12_ACC_GetOutputDataRate+0x2a2>
 800252c:	f003 1310 	and.w	r3, r3, #1048592	; 0x100010
 8002530:	2b00      	cmp	r3, #0
 8002532:	bf14      	ite	ne
 8002534:	2301      	movne	r3, #1
 8002536:	2300      	moveq	r3, #0
 8002538:	b2db      	uxtb	r3, r3
 800253a:	2b00      	cmp	r3, #0
 800253c:	d007      	beq.n	800254e <LIS2DW12_ACC_GetOutputDataRate+0x2aa>
      {
        case LIS2DW12_HIGH_PERFORMANCE:
        case LIS2DW12_HIGH_PERFORMANCE_LOW_NOISE:
          *Odr = 1600.0f;
 800253e:	683b      	ldr	r3, [r7, #0]
 8002540:	4a16      	ldr	r2, [pc, #88]	; (800259c <LIS2DW12_ACC_GetOutputDataRate+0x2f8>)
 8002542:	601a      	str	r2, [r3, #0]
          break;
 8002544:	e00a      	b.n	800255c <LIS2DW12_ACC_GetOutputDataRate+0x2b8>
        case LIS2DW12_CONT_LOW_PWR_LOW_NOISE_12bit:
        case LIS2DW12_SINGLE_LOW_PWR_LOW_NOISE_4:
        case LIS2DW12_SINGLE_LOW_PWR_LOW_NOISE_3:
        case LIS2DW12_SINGLE_LOW_PWR_LOW_NOISE_2:
        case LIS2DW12_SINGLE_LOW_LOW_NOISE_PWR_12bit:
          *Odr = 200.0f;
 8002546:	683b      	ldr	r3, [r7, #0]
 8002548:	4a11      	ldr	r2, [pc, #68]	; (8002590 <LIS2DW12_ACC_GetOutputDataRate+0x2ec>)
 800254a:	601a      	str	r2, [r3, #0]
          break;
 800254c:	e006      	b.n	800255c <LIS2DW12_ACC_GetOutputDataRate+0x2b8>

        default:
          *Odr = -1.0f;
 800254e:	683b      	ldr	r3, [r7, #0]
 8002550:	4a0b      	ldr	r2, [pc, #44]	; (8002580 <LIS2DW12_ACC_GetOutputDataRate+0x2dc>)
 8002552:	601a      	str	r2, [r3, #0]
          ret = LIS2DW12_ERROR;
 8002554:	f04f 33ff 	mov.w	r3, #4294967295
 8002558:	60fb      	str	r3, [r7, #12]
          break;
 800255a:	bf00      	nop
      }
      break;
 800255c:	e006      	b.n	800256c <LIS2DW12_ACC_GetOutputDataRate+0x2c8>

    default:
      *Odr = -1.0f;
 800255e:	683b      	ldr	r3, [r7, #0]
 8002560:	4a07      	ldr	r2, [pc, #28]	; (8002580 <LIS2DW12_ACC_GetOutputDataRate+0x2dc>)
 8002562:	601a      	str	r2, [r3, #0]
      ret = LIS2DW12_ERROR;
 8002564:	f04f 33ff 	mov.w	r3, #4294967295
 8002568:	60fb      	str	r3, [r7, #12]
      break;
 800256a:	bf00      	nop
  }

  return ret;
 800256c:	68fb      	ldr	r3, [r7, #12]
}
 800256e:	4618      	mov	r0, r3
 8002570:	3710      	adds	r7, #16
 8002572:	46bd      	mov	sp, r7
 8002574:	bd80      	pop	{r7, pc}
 8002576:	bf00      	nop
 8002578:	41480000 	.word	0x41480000
 800257c:	3fcccccd 	.word	0x3fcccccd
 8002580:	bf800000 	.word	0xbf800000
 8002584:	41c80000 	.word	0x41c80000
 8002588:	42480000 	.word	0x42480000
 800258c:	42c80000 	.word	0x42c80000
 8002590:	43480000 	.word	0x43480000
 8002594:	43c80000 	.word	0x43c80000
 8002598:	44480000 	.word	0x44480000
 800259c:	44c80000 	.word	0x44c80000

080025a0 <LIS2DW12_ACC_SetOutputDataRate>:
  * @param  pObj the device pObj
  * @param  Odr the output data rate value to be set
  * @retval 0 in case of success, an error code otherwise
  */
int32_t LIS2DW12_ACC_SetOutputDataRate(LIS2DW12_Object_t *pObj, float Odr)
{
 80025a0:	b580      	push	{r7, lr}
 80025a2:	b082      	sub	sp, #8
 80025a4:	af00      	add	r7, sp, #0
 80025a6:	6078      	str	r0, [r7, #4]
 80025a8:	ed87 0a00 	vstr	s0, [r7]
  /* By default we use High Performance mode and Low Noise disabled */
  return LIS2DW12_ACC_SetOutputDataRate_With_Mode(pObj, Odr, LIS2DW12_HIGH_PERFORMANCE_MODE, LIS2DW12_LOW_NOISE_DISABLE);
 80025ac:	2200      	movs	r2, #0
 80025ae:	2100      	movs	r1, #0
 80025b0:	ed97 0a00 	vldr	s0, [r7]
 80025b4:	6878      	ldr	r0, [r7, #4]
 80025b6:	f000 f805 	bl	80025c4 <LIS2DW12_ACC_SetOutputDataRate_With_Mode>
 80025ba:	4603      	mov	r3, r0
}
 80025bc:	4618      	mov	r0, r3
 80025be:	3708      	adds	r7, #8
 80025c0:	46bd      	mov	sp, r7
 80025c2:	bd80      	pop	{r7, pc}

080025c4 <LIS2DW12_ACC_SetOutputDataRate_With_Mode>:
  * @param  Noise the low noise option
  * @retval 0 in case of success, an error code otherwise
  */
int32_t LIS2DW12_ACC_SetOutputDataRate_With_Mode(LIS2DW12_Object_t *pObj, float Odr, LIS2DW12_Operating_Mode_t Mode,
                                                 LIS2DW12_Low_Noise_t Noise)
{
 80025c4:	b580      	push	{r7, lr}
 80025c6:	b084      	sub	sp, #16
 80025c8:	af00      	add	r7, sp, #0
 80025ca:	60f8      	str	r0, [r7, #12]
 80025cc:	ed87 0a02 	vstr	s0, [r7, #8]
 80025d0:	460b      	mov	r3, r1
 80025d2:	71fb      	strb	r3, [r7, #7]
 80025d4:	4613      	mov	r3, r2
 80025d6:	71bb      	strb	r3, [r7, #6]
  /* Check if the component is enabled */
  if (pObj->acc_is_enabled == 1U)
 80025d8:	68fb      	ldr	r3, [r7, #12]
 80025da:	f893 3031 	ldrb.w	r3, [r3, #49]	; 0x31
 80025de:	2b01      	cmp	r3, #1
 80025e0:	d109      	bne.n	80025f6 <LIS2DW12_ACC_SetOutputDataRate_With_Mode+0x32>
  {
    return LIS2DW12_ACC_SetOutputDataRate_When_Enabled(pObj, Odr, Mode, Noise);
 80025e2:	79ba      	ldrb	r2, [r7, #6]
 80025e4:	79fb      	ldrb	r3, [r7, #7]
 80025e6:	4619      	mov	r1, r3
 80025e8:	ed97 0a02 	vldr	s0, [r7, #8]
 80025ec:	68f8      	ldr	r0, [r7, #12]
 80025ee:	f000 f96b 	bl	80028c8 <LIS2DW12_ACC_SetOutputDataRate_When_Enabled>
 80025f2:	4603      	mov	r3, r0
 80025f4:	e008      	b.n	8002608 <LIS2DW12_ACC_SetOutputDataRate_With_Mode+0x44>
  }
  else
  {
    return LIS2DW12_ACC_SetOutputDataRate_When_Disabled(pObj, Odr, Mode, Noise);
 80025f6:	79ba      	ldrb	r2, [r7, #6]
 80025f8:	79fb      	ldrb	r3, [r7, #7]
 80025fa:	4619      	mov	r1, r3
 80025fc:	ed97 0a02 	vldr	s0, [r7, #8]
 8002600:	68f8      	ldr	r0, [r7, #12]
 8002602:	f000 fa7d 	bl	8002b00 <LIS2DW12_ACC_SetOutputDataRate_When_Disabled>
 8002606:	4603      	mov	r3, r0
  }
}
 8002608:	4618      	mov	r0, r3
 800260a:	3710      	adds	r7, #16
 800260c:	46bd      	mov	sp, r7
 800260e:	bd80      	pop	{r7, pc}

08002610 <LIS2DW12_ACC_GetFullScale>:
  * @param  pObj the device pObj
  * @param  FullScale pointer where the full scale is written
  * @retval 0 in case of success, an error code otherwise
  */
int32_t LIS2DW12_ACC_GetFullScale(LIS2DW12_Object_t *pObj, int32_t *FullScale)
{
 8002610:	b580      	push	{r7, lr}
 8002612:	b084      	sub	sp, #16
 8002614:	af00      	add	r7, sp, #0
 8002616:	6078      	str	r0, [r7, #4]
 8002618:	6039      	str	r1, [r7, #0]
  int32_t ret = LIS2DW12_OK;
 800261a:	2300      	movs	r3, #0
 800261c:	60fb      	str	r3, [r7, #12]
  lis2dw12_fs_t fs_low_level;

  /* Read actual full scale selection from sensor. */
  if (lis2dw12_full_scale_get(&(pObj->Ctx), &fs_low_level) != LIS2DW12_OK)
 800261e:	687b      	ldr	r3, [r7, #4]
 8002620:	3320      	adds	r3, #32
 8002622:	f107 020b 	add.w	r2, r7, #11
 8002626:	4611      	mov	r1, r2
 8002628:	4618      	mov	r0, r3
 800262a:	f000 fdc5 	bl	80031b8 <lis2dw12_full_scale_get>
 800262e:	4603      	mov	r3, r0
 8002630:	2b00      	cmp	r3, #0
 8002632:	d002      	beq.n	800263a <LIS2DW12_ACC_GetFullScale+0x2a>
  {
    return LIS2DW12_ERROR;
 8002634:	f04f 33ff 	mov.w	r3, #4294967295
 8002638:	e027      	b.n	800268a <LIS2DW12_ACC_GetFullScale+0x7a>
  }

  switch (fs_low_level)
 800263a:	7afb      	ldrb	r3, [r7, #11]
 800263c:	2b03      	cmp	r3, #3
 800263e:	d81b      	bhi.n	8002678 <LIS2DW12_ACC_GetFullScale+0x68>
 8002640:	a201      	add	r2, pc, #4	; (adr r2, 8002648 <LIS2DW12_ACC_GetFullScale+0x38>)
 8002642:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002646:	bf00      	nop
 8002648:	08002659 	.word	0x08002659
 800264c:	08002661 	.word	0x08002661
 8002650:	08002669 	.word	0x08002669
 8002654:	08002671 	.word	0x08002671
  {
    case LIS2DW12_2g:
      *FullScale =  2;
 8002658:	683b      	ldr	r3, [r7, #0]
 800265a:	2202      	movs	r2, #2
 800265c:	601a      	str	r2, [r3, #0]
      break;
 800265e:	e013      	b.n	8002688 <LIS2DW12_ACC_GetFullScale+0x78>

    case LIS2DW12_4g:
      *FullScale =  4;
 8002660:	683b      	ldr	r3, [r7, #0]
 8002662:	2204      	movs	r2, #4
 8002664:	601a      	str	r2, [r3, #0]
      break;
 8002666:	e00f      	b.n	8002688 <LIS2DW12_ACC_GetFullScale+0x78>

    case LIS2DW12_8g:
      *FullScale =  8;
 8002668:	683b      	ldr	r3, [r7, #0]
 800266a:	2208      	movs	r2, #8
 800266c:	601a      	str	r2, [r3, #0]
      break;
 800266e:	e00b      	b.n	8002688 <LIS2DW12_ACC_GetFullScale+0x78>

    case LIS2DW12_16g:
      *FullScale = 16;
 8002670:	683b      	ldr	r3, [r7, #0]
 8002672:	2210      	movs	r2, #16
 8002674:	601a      	str	r2, [r3, #0]
      break;
 8002676:	e007      	b.n	8002688 <LIS2DW12_ACC_GetFullScale+0x78>

    default:
      *FullScale = -1;
 8002678:	683b      	ldr	r3, [r7, #0]
 800267a:	f04f 32ff 	mov.w	r2, #4294967295
 800267e:	601a      	str	r2, [r3, #0]
      ret = LIS2DW12_ERROR;
 8002680:	f04f 33ff 	mov.w	r3, #4294967295
 8002684:	60fb      	str	r3, [r7, #12]
      break;
 8002686:	bf00      	nop
  }

  return ret;
 8002688:	68fb      	ldr	r3, [r7, #12]
}
 800268a:	4618      	mov	r0, r3
 800268c:	3710      	adds	r7, #16
 800268e:	46bd      	mov	sp, r7
 8002690:	bd80      	pop	{r7, pc}
 8002692:	bf00      	nop

08002694 <LIS2DW12_ACC_SetFullScale>:
  * @param  pObj the device pObj
  * @param  FullScale the functional full scale to be set
  * @retval 0 in case of success, an error code otherwise
  */
int32_t LIS2DW12_ACC_SetFullScale(LIS2DW12_Object_t *pObj, int32_t FullScale)
{
 8002694:	b580      	push	{r7, lr}
 8002696:	b084      	sub	sp, #16
 8002698:	af00      	add	r7, sp, #0
 800269a:	6078      	str	r0, [r7, #4]
 800269c:	6039      	str	r1, [r7, #0]
  lis2dw12_fs_t new_fs;

  /* Seems like MISRA C-2012 rule 14.3a violation but only from single file statical analysis point of view because
     the parameter passed to the function is not known at the moment of analysis */
  new_fs = (FullScale <= 2) ? LIS2DW12_2g
           : (FullScale <= 4) ? LIS2DW12_4g
 800269e:	683b      	ldr	r3, [r7, #0]
 80026a0:	2b02      	cmp	r3, #2
 80026a2:	dd0b      	ble.n	80026bc <LIS2DW12_ACC_SetFullScale+0x28>
 80026a4:	683b      	ldr	r3, [r7, #0]
 80026a6:	2b04      	cmp	r3, #4
 80026a8:	dd06      	ble.n	80026b8 <LIS2DW12_ACC_SetFullScale+0x24>
 80026aa:	683b      	ldr	r3, [r7, #0]
 80026ac:	2b08      	cmp	r3, #8
 80026ae:	dc01      	bgt.n	80026b4 <LIS2DW12_ACC_SetFullScale+0x20>
 80026b0:	2302      	movs	r3, #2
 80026b2:	e004      	b.n	80026be <LIS2DW12_ACC_SetFullScale+0x2a>
 80026b4:	2303      	movs	r3, #3
 80026b6:	e002      	b.n	80026be <LIS2DW12_ACC_SetFullScale+0x2a>
 80026b8:	2301      	movs	r3, #1
 80026ba:	e000      	b.n	80026be <LIS2DW12_ACC_SetFullScale+0x2a>
 80026bc:	2300      	movs	r3, #0
  new_fs = (FullScale <= 2) ? LIS2DW12_2g
 80026be:	73fb      	strb	r3, [r7, #15]
           : (FullScale <= 8) ? LIS2DW12_8g
           :                    LIS2DW12_16g;

  if (lis2dw12_full_scale_set(&(pObj->Ctx), new_fs) != LIS2DW12_OK)
 80026c0:	687b      	ldr	r3, [r7, #4]
 80026c2:	3320      	adds	r3, #32
 80026c4:	7bfa      	ldrb	r2, [r7, #15]
 80026c6:	4611      	mov	r1, r2
 80026c8:	4618      	mov	r0, r3
 80026ca:	f000 fd4f 	bl	800316c <lis2dw12_full_scale_set>
 80026ce:	4603      	mov	r3, r0
 80026d0:	2b00      	cmp	r3, #0
 80026d2:	d002      	beq.n	80026da <LIS2DW12_ACC_SetFullScale+0x46>
  {
    return LIS2DW12_ERROR;
 80026d4:	f04f 33ff 	mov.w	r3, #4294967295
 80026d8:	e000      	b.n	80026dc <LIS2DW12_ACC_SetFullScale+0x48>
  }

  return LIS2DW12_OK;
 80026da:	2300      	movs	r3, #0
}
 80026dc:	4618      	mov	r0, r3
 80026de:	3710      	adds	r7, #16
 80026e0:	46bd      	mov	sp, r7
 80026e2:	bd80      	pop	{r7, pc}

080026e4 <LIS2DW12_ACC_GetAxesRaw>:
  * @param  pObj the device pObj
  * @param  Value pointer where the raw values of the axes are written
  * @retval 0 in case of success, an error code otherwise
  */
int32_t LIS2DW12_ACC_GetAxesRaw(LIS2DW12_Object_t *pObj, LIS2DW12_AxesRaw_t *Value)
{
 80026e4:	b580      	push	{r7, lr}
 80026e6:	b086      	sub	sp, #24
 80026e8:	af00      	add	r7, sp, #0
 80026ea:	6078      	str	r0, [r7, #4]
 80026ec:	6039      	str	r1, [r7, #0]
  lis2dw12_axis3bit16_t data_raw;
  lis2dw12_mode_t mode;
  int32_t ret = LIS2DW12_OK;
 80026ee:	2300      	movs	r3, #0
 80026f0:	617b      	str	r3, [r7, #20]

  /* Read actual power mode selection from sensor. */
  if (lis2dw12_power_mode_get(&(pObj->Ctx), &mode) != LIS2DW12_OK)
 80026f2:	687b      	ldr	r3, [r7, #4]
 80026f4:	3320      	adds	r3, #32
 80026f6:	f107 020b 	add.w	r2, r7, #11
 80026fa:	4611      	mov	r1, r2
 80026fc:	4618      	mov	r0, r3
 80026fe:	f000 fb45 	bl	8002d8c <lis2dw12_power_mode_get>
 8002702:	4603      	mov	r3, r0
 8002704:	2b00      	cmp	r3, #0
 8002706:	d002      	beq.n	800270e <LIS2DW12_ACC_GetAxesRaw+0x2a>
  {
    return LIS2DW12_ERROR;
 8002708:	f04f 33ff 	mov.w	r3, #4294967295
 800270c:	e068      	b.n	80027e0 <LIS2DW12_ACC_GetAxesRaw+0xfc>
  }

  /* Read raw data values. */
  if (lis2dw12_acceleration_raw_get(&(pObj->Ctx), data_raw.i16bit) != LIS2DW12_OK)
 800270e:	687b      	ldr	r3, [r7, #4]
 8002710:	3320      	adds	r3, #32
 8002712:	f107 020c 	add.w	r2, r7, #12
 8002716:	4611      	mov	r1, r2
 8002718:	4618      	mov	r0, r3
 800271a:	f000 fd85 	bl	8003228 <lis2dw12_acceleration_raw_get>
 800271e:	4603      	mov	r3, r0
 8002720:	2b00      	cmp	r3, #0
 8002722:	d002      	beq.n	800272a <LIS2DW12_ACC_GetAxesRaw+0x46>
  {
    return LIS2DW12_ERROR;
 8002724:	f04f 33ff 	mov.w	r3, #4294967295
 8002728:	e05a      	b.n	80027e0 <LIS2DW12_ACC_GetAxesRaw+0xfc>
  }

  switch (mode)
 800272a:	7afb      	ldrb	r3, [r7, #11]
 800272c:	2b1b      	cmp	r3, #27
 800272e:	bf8c      	ite	hi
 8002730:	2201      	movhi	r2, #1
 8002732:	2200      	movls	r2, #0
 8002734:	b2d2      	uxtb	r2, r2
 8002736:	2a00      	cmp	r2, #0
 8002738:	d14d      	bne.n	80027d6 <LIS2DW12_ACC_GetAxesRaw+0xf2>
 800273a:	2201      	movs	r2, #1
 800273c:	409a      	lsls	r2, r3
 800273e:	f002 331e 	and.w	r3, r2, #505290270	; 0x1e1e1e1e
 8002742:	f023 2310 	bic.w	r3, r3, #268439552	; 0x10001000
 8002746:	2b00      	cmp	r3, #0
 8002748:	bf14      	ite	ne
 800274a:	2301      	movne	r3, #1
 800274c:	2300      	moveq	r3, #0
 800274e:	b2db      	uxtb	r3, r3
 8002750:	2b00      	cmp	r3, #0
 8002752:	d124      	bne.n	800279e <LIS2DW12_ACC_GetAxesRaw+0xba>
 8002754:	f002 3301 	and.w	r3, r2, #16843009	; 0x1010101
 8002758:	2b00      	cmp	r3, #0
 800275a:	bf14      	ite	ne
 800275c:	2301      	movne	r3, #1
 800275e:	2300      	moveq	r3, #0
 8002760:	b2db      	uxtb	r3, r3
 8002762:	2b00      	cmp	r3, #0
 8002764:	d037      	beq.n	80027d6 <LIS2DW12_ACC_GetAxesRaw+0xf2>
    case LIS2DW12_CONT_LOW_PWR_12bit:
    case LIS2DW12_SINGLE_LOW_PWR_12bit:
    case LIS2DW12_CONT_LOW_PWR_LOW_NOISE_12bit:
    case LIS2DW12_SINGLE_LOW_LOW_NOISE_PWR_12bit:
      /* Data format 12 bits. */
      Value->x = (data_raw.i16bit[0] / 16);
 8002766:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 800276a:	2b00      	cmp	r3, #0
 800276c:	da00      	bge.n	8002770 <LIS2DW12_ACC_GetAxesRaw+0x8c>
 800276e:	330f      	adds	r3, #15
 8002770:	111b      	asrs	r3, r3, #4
 8002772:	b21a      	sxth	r2, r3
 8002774:	683b      	ldr	r3, [r7, #0]
 8002776:	801a      	strh	r2, [r3, #0]
      Value->y = (data_raw.i16bit[1] / 16);
 8002778:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 800277c:	2b00      	cmp	r3, #0
 800277e:	da00      	bge.n	8002782 <LIS2DW12_ACC_GetAxesRaw+0x9e>
 8002780:	330f      	adds	r3, #15
 8002782:	111b      	asrs	r3, r3, #4
 8002784:	b21a      	sxth	r2, r3
 8002786:	683b      	ldr	r3, [r7, #0]
 8002788:	805a      	strh	r2, [r3, #2]
      Value->z = (data_raw.i16bit[2] / 16);
 800278a:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 800278e:	2b00      	cmp	r3, #0
 8002790:	da00      	bge.n	8002794 <LIS2DW12_ACC_GetAxesRaw+0xb0>
 8002792:	330f      	adds	r3, #15
 8002794:	111b      	asrs	r3, r3, #4
 8002796:	b21a      	sxth	r2, r3
 8002798:	683b      	ldr	r3, [r7, #0]
 800279a:	809a      	strh	r2, [r3, #4]
      break;
 800279c:	e01f      	b.n	80027de <LIS2DW12_ACC_GetAxesRaw+0xfa>
    case LIS2DW12_CONT_LOW_PWR_LOW_NOISE_2:
    case LIS2DW12_SINGLE_LOW_PWR_LOW_NOISE_4:
    case LIS2DW12_SINGLE_LOW_PWR_LOW_NOISE_3:
    case LIS2DW12_SINGLE_LOW_PWR_LOW_NOISE_2:
      /* Data format 14 bits. */
      Value->x = (data_raw.i16bit[0] / 4);
 800279e:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 80027a2:	2b00      	cmp	r3, #0
 80027a4:	da00      	bge.n	80027a8 <LIS2DW12_ACC_GetAxesRaw+0xc4>
 80027a6:	3303      	adds	r3, #3
 80027a8:	109b      	asrs	r3, r3, #2
 80027aa:	b21a      	sxth	r2, r3
 80027ac:	683b      	ldr	r3, [r7, #0]
 80027ae:	801a      	strh	r2, [r3, #0]
      Value->y = (data_raw.i16bit[1] / 4);
 80027b0:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 80027b4:	2b00      	cmp	r3, #0
 80027b6:	da00      	bge.n	80027ba <LIS2DW12_ACC_GetAxesRaw+0xd6>
 80027b8:	3303      	adds	r3, #3
 80027ba:	109b      	asrs	r3, r3, #2
 80027bc:	b21a      	sxth	r2, r3
 80027be:	683b      	ldr	r3, [r7, #0]
 80027c0:	805a      	strh	r2, [r3, #2]
      Value->z = (data_raw.i16bit[2] / 4);
 80027c2:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 80027c6:	2b00      	cmp	r3, #0
 80027c8:	da00      	bge.n	80027cc <LIS2DW12_ACC_GetAxesRaw+0xe8>
 80027ca:	3303      	adds	r3, #3
 80027cc:	109b      	asrs	r3, r3, #2
 80027ce:	b21a      	sxth	r2, r3
 80027d0:	683b      	ldr	r3, [r7, #0]
 80027d2:	809a      	strh	r2, [r3, #4]
      break;
 80027d4:	e003      	b.n	80027de <LIS2DW12_ACC_GetAxesRaw+0xfa>

    default:
      ret = LIS2DW12_ERROR;
 80027d6:	f04f 33ff 	mov.w	r3, #4294967295
 80027da:	617b      	str	r3, [r7, #20]
      break;
 80027dc:	bf00      	nop
  }

  return ret;
 80027de:	697b      	ldr	r3, [r7, #20]
}
 80027e0:	4618      	mov	r0, r3
 80027e2:	3718      	adds	r7, #24
 80027e4:	46bd      	mov	sp, r7
 80027e6:	bd80      	pop	{r7, pc}

080027e8 <LIS2DW12_ACC_GetAxes>:
  * @param  pObj the device pObj
  * @param  Acceleration pointer where the values of the axes are written
  * @retval 0 in case of success, an error code otherwise
  */
int32_t LIS2DW12_ACC_GetAxes(LIS2DW12_Object_t *pObj, LIS2DW12_Axes_t *Acceleration)
{
 80027e8:	b580      	push	{r7, lr}
 80027ea:	b086      	sub	sp, #24
 80027ec:	af00      	add	r7, sp, #0
 80027ee:	6078      	str	r0, [r7, #4]
 80027f0:	6039      	str	r1, [r7, #0]
  LIS2DW12_AxesRaw_t data_raw;
  float sensitivity = 0.0f;
 80027f2:	f04f 0300 	mov.w	r3, #0
 80027f6:	60fb      	str	r3, [r7, #12]

  /* Read raw data values. */
  if (LIS2DW12_ACC_GetAxesRaw(pObj, &data_raw) != LIS2DW12_OK)
 80027f8:	f107 0310 	add.w	r3, r7, #16
 80027fc:	4619      	mov	r1, r3
 80027fe:	6878      	ldr	r0, [r7, #4]
 8002800:	f7ff ff70 	bl	80026e4 <LIS2DW12_ACC_GetAxesRaw>
 8002804:	4603      	mov	r3, r0
 8002806:	2b00      	cmp	r3, #0
 8002808:	d002      	beq.n	8002810 <LIS2DW12_ACC_GetAxes+0x28>
  {
    return LIS2DW12_ERROR;
 800280a:	f04f 33ff 	mov.w	r3, #4294967295
 800280e:	e03c      	b.n	800288a <LIS2DW12_ACC_GetAxes+0xa2>
  }

  /* Get LIS2DW12 actual sensitivity. */
  if (LIS2DW12_ACC_GetSensitivity(pObj, &sensitivity) != LIS2DW12_OK)
 8002810:	f107 030c 	add.w	r3, r7, #12
 8002814:	4619      	mov	r1, r3
 8002816:	6878      	ldr	r0, [r7, #4]
 8002818:	f7ff fc9c 	bl	8002154 <LIS2DW12_ACC_GetSensitivity>
 800281c:	4603      	mov	r3, r0
 800281e:	2b00      	cmp	r3, #0
 8002820:	d002      	beq.n	8002828 <LIS2DW12_ACC_GetAxes+0x40>
  {
    return LIS2DW12_ERROR;
 8002822:	f04f 33ff 	mov.w	r3, #4294967295
 8002826:	e030      	b.n	800288a <LIS2DW12_ACC_GetAxes+0xa2>
  }

  /* Calculate the data. */
  Acceleration->x = (int32_t)((float)((float)data_raw.x * sensitivity));
 8002828:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 800282c:	ee07 3a90 	vmov	s15, r3
 8002830:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002834:	edd7 7a03 	vldr	s15, [r7, #12]
 8002838:	ee67 7a27 	vmul.f32	s15, s14, s15
 800283c:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8002840:	ee17 2a90 	vmov	r2, s15
 8002844:	683b      	ldr	r3, [r7, #0]
 8002846:	601a      	str	r2, [r3, #0]
  Acceleration->y = (int32_t)((float)((float)data_raw.y * sensitivity));
 8002848:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 800284c:	ee07 3a90 	vmov	s15, r3
 8002850:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002854:	edd7 7a03 	vldr	s15, [r7, #12]
 8002858:	ee67 7a27 	vmul.f32	s15, s14, s15
 800285c:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8002860:	ee17 2a90 	vmov	r2, s15
 8002864:	683b      	ldr	r3, [r7, #0]
 8002866:	605a      	str	r2, [r3, #4]
  Acceleration->z = (int32_t)((float)((float)data_raw.z * sensitivity));
 8002868:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 800286c:	ee07 3a90 	vmov	s15, r3
 8002870:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002874:	edd7 7a03 	vldr	s15, [r7, #12]
 8002878:	ee67 7a27 	vmul.f32	s15, s14, s15
 800287c:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8002880:	ee17 2a90 	vmov	r2, s15
 8002884:	683b      	ldr	r3, [r7, #0]
 8002886:	609a      	str	r2, [r3, #8]

  return LIS2DW12_OK;
 8002888:	2300      	movs	r3, #0
}
 800288a:	4618      	mov	r0, r3
 800288c:	3718      	adds	r7, #24
 800288e:	46bd      	mov	sp, r7
 8002890:	bd80      	pop	{r7, pc}

08002892 <LIS2DW12_Write_Reg>:
  * @param  Reg address to be written
  * @param  Data value to be written
  * @retval 0 in case of success, an error code otherwise
  */
int32_t LIS2DW12_Write_Reg(LIS2DW12_Object_t *pObj, uint8_t Reg, uint8_t Data)
{
 8002892:	b580      	push	{r7, lr}
 8002894:	b082      	sub	sp, #8
 8002896:	af00      	add	r7, sp, #0
 8002898:	6078      	str	r0, [r7, #4]
 800289a:	460b      	mov	r3, r1
 800289c:	70fb      	strb	r3, [r7, #3]
 800289e:	4613      	mov	r3, r2
 80028a0:	70bb      	strb	r3, [r7, #2]
  if (lis2dw12_write_reg(&(pObj->Ctx), Reg, &Data, 1) != LIS2DW12_OK)
 80028a2:	687b      	ldr	r3, [r7, #4]
 80028a4:	f103 0020 	add.w	r0, r3, #32
 80028a8:	1cba      	adds	r2, r7, #2
 80028aa:	78f9      	ldrb	r1, [r7, #3]
 80028ac:	2301      	movs	r3, #1
 80028ae:	f000 fa07 	bl	8002cc0 <lis2dw12_write_reg>
 80028b2:	4603      	mov	r3, r0
 80028b4:	2b00      	cmp	r3, #0
 80028b6:	d002      	beq.n	80028be <LIS2DW12_Write_Reg+0x2c>
  {
    return LIS2DW12_ERROR;
 80028b8:	f04f 33ff 	mov.w	r3, #4294967295
 80028bc:	e000      	b.n	80028c0 <LIS2DW12_Write_Reg+0x2e>
  }

  return LIS2DW12_OK;
 80028be:	2300      	movs	r3, #0
}
 80028c0:	4618      	mov	r0, r3
 80028c2:	3708      	adds	r7, #8
 80028c4:	46bd      	mov	sp, r7
 80028c6:	bd80      	pop	{r7, pc}

080028c8 <LIS2DW12_ACC_SetOutputDataRate_When_Enabled>:
  * @param  Noise the low noise option
  * @retval 0 in case of success, an error code otherwise
  */
static int32_t LIS2DW12_ACC_SetOutputDataRate_When_Enabled(LIS2DW12_Object_t *pObj, float Odr,
                                                           LIS2DW12_Operating_Mode_t Mode, LIS2DW12_Low_Noise_t Noise)
{
 80028c8:	b580      	push	{r7, lr}
 80028ca:	b086      	sub	sp, #24
 80028cc:	af00      	add	r7, sp, #0
 80028ce:	60f8      	str	r0, [r7, #12]
 80028d0:	ed87 0a02 	vstr	s0, [r7, #8]
 80028d4:	460b      	mov	r3, r1
 80028d6:	71fb      	strb	r3, [r7, #7]
 80028d8:	4613      	mov	r3, r2
 80028da:	71bb      	strb	r3, [r7, #6]
  lis2dw12_odr_t new_odr;
  lis2dw12_mode_t new_power_mode;

  switch (Mode)
 80028dc:	79fb      	ldrb	r3, [r7, #7]
 80028de:	3b01      	subs	r3, #1
 80028e0:	2b03      	cmp	r3, #3
 80028e2:	d80b      	bhi.n	80028fc <LIS2DW12_ACC_SetOutputDataRate_When_Enabled+0x34>
 80028e4:	a201      	add	r2, pc, #4	; (adr r2, 80028ec <LIS2DW12_ACC_SetOutputDataRate_When_Enabled+0x24>)
 80028e6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80028ea:	bf00      	nop
 80028ec:	08002929 	.word	0x08002929
 80028f0:	08002955 	.word	0x08002955
 80028f4:	08002981 	.word	0x08002981
 80028f8:	080029ad 	.word	0x080029ad
  {
    case LIS2DW12_HIGH_PERFORMANCE_MODE:
    default:
      switch (Noise)
 80028fc:	79bb      	ldrb	r3, [r7, #6]
 80028fe:	2b01      	cmp	r3, #1
 8002900:	d002      	beq.n	8002908 <LIS2DW12_ACC_SetOutputDataRate_When_Enabled+0x40>
      {
        case LIS2DW12_LOW_NOISE_DISABLE:
        default:
          new_power_mode = LIS2DW12_HIGH_PERFORMANCE;
 8002902:	2304      	movs	r3, #4
 8002904:	75fb      	strb	r3, [r7, #23]
          break;
 8002906:	e002      	b.n	800290e <LIS2DW12_ACC_SetOutputDataRate_When_Enabled+0x46>
        case LIS2DW12_LOW_NOISE_ENABLE:
          new_power_mode = LIS2DW12_HIGH_PERFORMANCE_LOW_NOISE;
 8002908:	2314      	movs	r3, #20
 800290a:	75fb      	strb	r3, [r7, #23]
          break;
 800290c:	bf00      	nop
      }

      /* If High Performance mode minimum ODR is 12.5Hz */
      if (Odr < 12.5f)
 800290e:	edd7 7a02 	vldr	s15, [r7, #8]
 8002912:	eeb2 7a09 	vmov.f32	s14, #41	; 0x41480000  12.5
 8002916:	eef4 7ac7 	vcmpe.f32	s15, s14
 800291a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800291e:	d400      	bmi.n	8002922 <LIS2DW12_ACC_SetOutputDataRate_When_Enabled+0x5a>
      {
        Odr = 12.5f;
      }
      break;
 8002920:	e05a      	b.n	80029d8 <LIS2DW12_ACC_SetOutputDataRate_When_Enabled+0x110>
        Odr = 12.5f;
 8002922:	4b6f      	ldr	r3, [pc, #444]	; (8002ae0 <LIS2DW12_ACC_SetOutputDataRate_When_Enabled+0x218>)
 8002924:	60bb      	str	r3, [r7, #8]
      break;
 8002926:	e057      	b.n	80029d8 <LIS2DW12_ACC_SetOutputDataRate_When_Enabled+0x110>
    case LIS2DW12_LOW_POWER_MODE4:
      switch (Noise)
 8002928:	79bb      	ldrb	r3, [r7, #6]
 800292a:	2b01      	cmp	r3, #1
 800292c:	d002      	beq.n	8002934 <LIS2DW12_ACC_SetOutputDataRate_When_Enabled+0x6c>
      {
        case LIS2DW12_LOW_NOISE_DISABLE:
        default:
          new_power_mode = LIS2DW12_CONT_LOW_PWR_4;
 800292e:	2303      	movs	r3, #3
 8002930:	75fb      	strb	r3, [r7, #23]
          break;
 8002932:	e002      	b.n	800293a <LIS2DW12_ACC_SetOutputDataRate_When_Enabled+0x72>
        case LIS2DW12_LOW_NOISE_ENABLE:
          new_power_mode = LIS2DW12_CONT_LOW_PWR_LOW_NOISE_4;
 8002934:	2313      	movs	r3, #19
 8002936:	75fb      	strb	r3, [r7, #23]
          break;
 8002938:	bf00      	nop
      }

      /* If Low Power mode maximum ODR is 200Hz */
      if (Odr > 200.0f)
 800293a:	edd7 7a02 	vldr	s15, [r7, #8]
 800293e:	ed9f 7a69 	vldr	s14, [pc, #420]	; 8002ae4 <LIS2DW12_ACC_SetOutputDataRate_When_Enabled+0x21c>
 8002942:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002946:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800294a:	dc00      	bgt.n	800294e <LIS2DW12_ACC_SetOutputDataRate_When_Enabled+0x86>
      {
        Odr = 200.0f;
      }
      break;
 800294c:	e044      	b.n	80029d8 <LIS2DW12_ACC_SetOutputDataRate_When_Enabled+0x110>
        Odr = 200.0f;
 800294e:	4b66      	ldr	r3, [pc, #408]	; (8002ae8 <LIS2DW12_ACC_SetOutputDataRate_When_Enabled+0x220>)
 8002950:	60bb      	str	r3, [r7, #8]
      break;
 8002952:	e041      	b.n	80029d8 <LIS2DW12_ACC_SetOutputDataRate_When_Enabled+0x110>
    case LIS2DW12_LOW_POWER_MODE3:
      switch (Noise)
 8002954:	79bb      	ldrb	r3, [r7, #6]
 8002956:	2b01      	cmp	r3, #1
 8002958:	d002      	beq.n	8002960 <LIS2DW12_ACC_SetOutputDataRate_When_Enabled+0x98>
      {
        case LIS2DW12_LOW_NOISE_DISABLE:
        default:
          new_power_mode = LIS2DW12_CONT_LOW_PWR_3;
 800295a:	2302      	movs	r3, #2
 800295c:	75fb      	strb	r3, [r7, #23]
          break;
 800295e:	e002      	b.n	8002966 <LIS2DW12_ACC_SetOutputDataRate_When_Enabled+0x9e>
        case LIS2DW12_LOW_NOISE_ENABLE:
          new_power_mode = LIS2DW12_CONT_LOW_PWR_LOW_NOISE_3;
 8002960:	2312      	movs	r3, #18
 8002962:	75fb      	strb	r3, [r7, #23]
          break;
 8002964:	bf00      	nop
      }

      /* If Low Power mode maximum ODR is 200Hz */
      if (Odr > 200.0f)
 8002966:	edd7 7a02 	vldr	s15, [r7, #8]
 800296a:	ed9f 7a5e 	vldr	s14, [pc, #376]	; 8002ae4 <LIS2DW12_ACC_SetOutputDataRate_When_Enabled+0x21c>
 800296e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002972:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002976:	dc00      	bgt.n	800297a <LIS2DW12_ACC_SetOutputDataRate_When_Enabled+0xb2>
      {
        Odr = 200.0f;
      }
      break;
 8002978:	e02e      	b.n	80029d8 <LIS2DW12_ACC_SetOutputDataRate_When_Enabled+0x110>
        Odr = 200.0f;
 800297a:	4b5b      	ldr	r3, [pc, #364]	; (8002ae8 <LIS2DW12_ACC_SetOutputDataRate_When_Enabled+0x220>)
 800297c:	60bb      	str	r3, [r7, #8]
      break;
 800297e:	e02b      	b.n	80029d8 <LIS2DW12_ACC_SetOutputDataRate_When_Enabled+0x110>
    case LIS2DW12_LOW_POWER_MODE2:
      switch (Noise)
 8002980:	79bb      	ldrb	r3, [r7, #6]
 8002982:	2b01      	cmp	r3, #1
 8002984:	d002      	beq.n	800298c <LIS2DW12_ACC_SetOutputDataRate_When_Enabled+0xc4>
      {
        case LIS2DW12_LOW_NOISE_DISABLE:
        default:
          new_power_mode = LIS2DW12_CONT_LOW_PWR_2;
 8002986:	2301      	movs	r3, #1
 8002988:	75fb      	strb	r3, [r7, #23]
          break;
 800298a:	e002      	b.n	8002992 <LIS2DW12_ACC_SetOutputDataRate_When_Enabled+0xca>
        case LIS2DW12_LOW_NOISE_ENABLE:
          new_power_mode = LIS2DW12_CONT_LOW_PWR_LOW_NOISE_2;
 800298c:	2311      	movs	r3, #17
 800298e:	75fb      	strb	r3, [r7, #23]
          break;
 8002990:	bf00      	nop
      }

      /* If Low Power mode maximum ODR is 200Hz */
      if (Odr > 200.0f)
 8002992:	edd7 7a02 	vldr	s15, [r7, #8]
 8002996:	ed9f 7a53 	vldr	s14, [pc, #332]	; 8002ae4 <LIS2DW12_ACC_SetOutputDataRate_When_Enabled+0x21c>
 800299a:	eef4 7ac7 	vcmpe.f32	s15, s14
 800299e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80029a2:	dc00      	bgt.n	80029a6 <LIS2DW12_ACC_SetOutputDataRate_When_Enabled+0xde>
      {
        Odr = 200.0f;
      }
      break;
 80029a4:	e018      	b.n	80029d8 <LIS2DW12_ACC_SetOutputDataRate_When_Enabled+0x110>
        Odr = 200.0f;
 80029a6:	4b50      	ldr	r3, [pc, #320]	; (8002ae8 <LIS2DW12_ACC_SetOutputDataRate_When_Enabled+0x220>)
 80029a8:	60bb      	str	r3, [r7, #8]
      break;
 80029aa:	e015      	b.n	80029d8 <LIS2DW12_ACC_SetOutputDataRate_When_Enabled+0x110>
    case LIS2DW12_LOW_POWER_MODE1:
      switch (Noise)
 80029ac:	79bb      	ldrb	r3, [r7, #6]
 80029ae:	2b01      	cmp	r3, #1
 80029b0:	d002      	beq.n	80029b8 <LIS2DW12_ACC_SetOutputDataRate_When_Enabled+0xf0>
      {
        case LIS2DW12_LOW_NOISE_DISABLE:
        default:
          new_power_mode = LIS2DW12_CONT_LOW_PWR_12bit;
 80029b2:	2300      	movs	r3, #0
 80029b4:	75fb      	strb	r3, [r7, #23]
          break;
 80029b6:	e002      	b.n	80029be <LIS2DW12_ACC_SetOutputDataRate_When_Enabled+0xf6>
        case LIS2DW12_LOW_NOISE_ENABLE:
          new_power_mode = LIS2DW12_CONT_LOW_PWR_LOW_NOISE_12bit;
 80029b8:	2310      	movs	r3, #16
 80029ba:	75fb      	strb	r3, [r7, #23]
          break;
 80029bc:	bf00      	nop
      }

      /* If Low Power mode maximum ODR is 200Hz */
      if (Odr > 200.0f)
 80029be:	edd7 7a02 	vldr	s15, [r7, #8]
 80029c2:	ed9f 7a48 	vldr	s14, [pc, #288]	; 8002ae4 <LIS2DW12_ACC_SetOutputDataRate_When_Enabled+0x21c>
 80029c6:	eef4 7ac7 	vcmpe.f32	s15, s14
 80029ca:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80029ce:	dc00      	bgt.n	80029d2 <LIS2DW12_ACC_SetOutputDataRate_When_Enabled+0x10a>
      {
        Odr = 200.0f;
      }
      break;
 80029d0:	e001      	b.n	80029d6 <LIS2DW12_ACC_SetOutputDataRate_When_Enabled+0x10e>
        Odr = 200.0f;
 80029d2:	4b45      	ldr	r3, [pc, #276]	; (8002ae8 <LIS2DW12_ACC_SetOutputDataRate_When_Enabled+0x220>)
 80029d4:	60bb      	str	r3, [r7, #8]
      break;
 80029d6:	bf00      	nop
  }

  new_odr = (Odr <=    1.6f) ? LIS2DW12_XL_ODR_1Hz6_LP_ONLY
            : (Odr <=   12.5f) ? LIS2DW12_XL_ODR_12Hz5
 80029d8:	edd7 7a02 	vldr	s15, [r7, #8]
 80029dc:	ed9f 7a43 	vldr	s14, [pc, #268]	; 8002aec <LIS2DW12_ACC_SetOutputDataRate_When_Enabled+0x224>
 80029e0:	eef4 7ac7 	vcmpe.f32	s15, s14
 80029e4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80029e8:	d801      	bhi.n	80029ee <LIS2DW12_ACC_SetOutputDataRate_When_Enabled+0x126>
 80029ea:	2301      	movs	r3, #1
 80029ec:	e04d      	b.n	8002a8a <LIS2DW12_ACC_SetOutputDataRate_When_Enabled+0x1c2>
 80029ee:	edd7 7a02 	vldr	s15, [r7, #8]
 80029f2:	eeb2 7a09 	vmov.f32	s14, #41	; 0x41480000  12.5
 80029f6:	eef4 7ac7 	vcmpe.f32	s15, s14
 80029fa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80029fe:	d801      	bhi.n	8002a04 <LIS2DW12_ACC_SetOutputDataRate_When_Enabled+0x13c>
 8002a00:	2302      	movs	r3, #2
 8002a02:	e042      	b.n	8002a8a <LIS2DW12_ACC_SetOutputDataRate_When_Enabled+0x1c2>
 8002a04:	edd7 7a02 	vldr	s15, [r7, #8]
 8002a08:	eeb3 7a09 	vmov.f32	s14, #57	; 0x41c80000  25.0
 8002a0c:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002a10:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002a14:	d801      	bhi.n	8002a1a <LIS2DW12_ACC_SetOutputDataRate_When_Enabled+0x152>
 8002a16:	2303      	movs	r3, #3
 8002a18:	e037      	b.n	8002a8a <LIS2DW12_ACC_SetOutputDataRate_When_Enabled+0x1c2>
 8002a1a:	edd7 7a02 	vldr	s15, [r7, #8]
 8002a1e:	ed9f 7a34 	vldr	s14, [pc, #208]	; 8002af0 <LIS2DW12_ACC_SetOutputDataRate_When_Enabled+0x228>
 8002a22:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002a26:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002a2a:	d801      	bhi.n	8002a30 <LIS2DW12_ACC_SetOutputDataRate_When_Enabled+0x168>
 8002a2c:	2304      	movs	r3, #4
 8002a2e:	e02c      	b.n	8002a8a <LIS2DW12_ACC_SetOutputDataRate_When_Enabled+0x1c2>
 8002a30:	edd7 7a02 	vldr	s15, [r7, #8]
 8002a34:	ed9f 7a2f 	vldr	s14, [pc, #188]	; 8002af4 <LIS2DW12_ACC_SetOutputDataRate_When_Enabled+0x22c>
 8002a38:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002a3c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002a40:	d801      	bhi.n	8002a46 <LIS2DW12_ACC_SetOutputDataRate_When_Enabled+0x17e>
 8002a42:	2305      	movs	r3, #5
 8002a44:	e021      	b.n	8002a8a <LIS2DW12_ACC_SetOutputDataRate_When_Enabled+0x1c2>
 8002a46:	edd7 7a02 	vldr	s15, [r7, #8]
 8002a4a:	ed9f 7a26 	vldr	s14, [pc, #152]	; 8002ae4 <LIS2DW12_ACC_SetOutputDataRate_When_Enabled+0x21c>
 8002a4e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002a52:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002a56:	d801      	bhi.n	8002a5c <LIS2DW12_ACC_SetOutputDataRate_When_Enabled+0x194>
 8002a58:	2306      	movs	r3, #6
 8002a5a:	e016      	b.n	8002a8a <LIS2DW12_ACC_SetOutputDataRate_When_Enabled+0x1c2>
 8002a5c:	edd7 7a02 	vldr	s15, [r7, #8]
 8002a60:	ed9f 7a25 	vldr	s14, [pc, #148]	; 8002af8 <LIS2DW12_ACC_SetOutputDataRate_When_Enabled+0x230>
 8002a64:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002a68:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002a6c:	d801      	bhi.n	8002a72 <LIS2DW12_ACC_SetOutputDataRate_When_Enabled+0x1aa>
 8002a6e:	2307      	movs	r3, #7
 8002a70:	e00b      	b.n	8002a8a <LIS2DW12_ACC_SetOutputDataRate_When_Enabled+0x1c2>
 8002a72:	edd7 7a02 	vldr	s15, [r7, #8]
 8002a76:	ed9f 7a21 	vldr	s14, [pc, #132]	; 8002afc <LIS2DW12_ACC_SetOutputDataRate_When_Enabled+0x234>
 8002a7a:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002a7e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002a82:	d801      	bhi.n	8002a88 <LIS2DW12_ACC_SetOutputDataRate_When_Enabled+0x1c0>
 8002a84:	2308      	movs	r3, #8
 8002a86:	e000      	b.n	8002a8a <LIS2DW12_ACC_SetOutputDataRate_When_Enabled+0x1c2>
 8002a88:	2309      	movs	r3, #9
  new_odr = (Odr <=    1.6f) ? LIS2DW12_XL_ODR_1Hz6_LP_ONLY
 8002a8a:	75bb      	strb	r3, [r7, #22]
            : (Odr <=  400.0f) ? LIS2DW12_XL_ODR_400Hz
            : (Odr <=  800.0f) ? LIS2DW12_XL_ODR_800Hz
            :                    LIS2DW12_XL_ODR_1k6Hz;

  /* Output data rate selection. */
  if (lis2dw12_data_rate_set(&(pObj->Ctx), new_odr) != LIS2DW12_OK)
 8002a8c:	68fb      	ldr	r3, [r7, #12]
 8002a8e:	3320      	adds	r3, #32
 8002a90:	7dba      	ldrb	r2, [r7, #22]
 8002a92:	4611      	mov	r1, r2
 8002a94:	4618      	mov	r0, r3
 8002a96:	f000 fa33 	bl	8002f00 <lis2dw12_data_rate_set>
 8002a9a:	4603      	mov	r3, r0
 8002a9c:	2b00      	cmp	r3, #0
 8002a9e:	d002      	beq.n	8002aa6 <LIS2DW12_ACC_SetOutputDataRate_When_Enabled+0x1de>
  {
    return LIS2DW12_ERROR;
 8002aa0:	f04f 33ff 	mov.w	r3, #4294967295
 8002aa4:	e018      	b.n	8002ad8 <LIS2DW12_ACC_SetOutputDataRate_When_Enabled+0x210>
  }

  /* Power mode selection. */
  if (lis2dw12_power_mode_set(&(pObj->Ctx), new_power_mode) != LIS2DW12_OK)
 8002aa6:	68fb      	ldr	r3, [r7, #12]
 8002aa8:	3320      	adds	r3, #32
 8002aaa:	7dfa      	ldrb	r2, [r7, #23]
 8002aac:	4611      	mov	r1, r2
 8002aae:	4618      	mov	r0, r3
 8002ab0:	f000 f91e 	bl	8002cf0 <lis2dw12_power_mode_set>
 8002ab4:	4603      	mov	r3, r0
 8002ab6:	2b00      	cmp	r3, #0
 8002ab8:	d002      	beq.n	8002ac0 <LIS2DW12_ACC_SetOutputDataRate_When_Enabled+0x1f8>
  {
    return LIS2DW12_ERROR;
 8002aba:	f04f 33ff 	mov.w	r3, #4294967295
 8002abe:	e00b      	b.n	8002ad8 <LIS2DW12_ACC_SetOutputDataRate_When_Enabled+0x210>
  }

  /* Store the current Odr, Mode and Noise values */
  pObj->acc_odr = Odr;
 8002ac0:	68fb      	ldr	r3, [r7, #12]
 8002ac2:	68ba      	ldr	r2, [r7, #8]
 8002ac4:	635a      	str	r2, [r3, #52]	; 0x34
  pObj->acc_operating_mode = Mode;
 8002ac6:	68fb      	ldr	r3, [r7, #12]
 8002ac8:	79fa      	ldrb	r2, [r7, #7]
 8002aca:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  pObj->acc_low_noise = Noise;
 8002ace:	68fb      	ldr	r3, [r7, #12]
 8002ad0:	79ba      	ldrb	r2, [r7, #6]
 8002ad2:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  return LIS2DW12_OK;
 8002ad6:	2300      	movs	r3, #0
}
 8002ad8:	4618      	mov	r0, r3
 8002ada:	3718      	adds	r7, #24
 8002adc:	46bd      	mov	sp, r7
 8002ade:	bd80      	pop	{r7, pc}
 8002ae0:	41480000 	.word	0x41480000
 8002ae4:	43480000 	.word	0x43480000
 8002ae8:	43480000 	.word	0x43480000
 8002aec:	3fcccccd 	.word	0x3fcccccd
 8002af0:	42480000 	.word	0x42480000
 8002af4:	42c80000 	.word	0x42c80000
 8002af8:	43c80000 	.word	0x43c80000
 8002afc:	44480000 	.word	0x44480000

08002b00 <LIS2DW12_ACC_SetOutputDataRate_When_Disabled>:
  * @param  Noise the low noise option
  * @retval 0 in case of success, an error code otherwise
  */
static int32_t LIS2DW12_ACC_SetOutputDataRate_When_Disabled(LIS2DW12_Object_t *pObj, float Odr,
                                                            LIS2DW12_Operating_Mode_t Mode, LIS2DW12_Low_Noise_t Noise)
{
 8002b00:	b480      	push	{r7}
 8002b02:	b085      	sub	sp, #20
 8002b04:	af00      	add	r7, sp, #0
 8002b06:	60f8      	str	r0, [r7, #12]
 8002b08:	ed87 0a02 	vstr	s0, [r7, #8]
 8002b0c:	460b      	mov	r3, r1
 8002b0e:	71fb      	strb	r3, [r7, #7]
 8002b10:	4613      	mov	r3, r2
 8002b12:	71bb      	strb	r3, [r7, #6]
  /* Store the new Odr, Mode and Noise values */
  pObj->acc_operating_mode = Mode;
 8002b14:	68fb      	ldr	r3, [r7, #12]
 8002b16:	79fa      	ldrb	r2, [r7, #7]
 8002b18:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  pObj->acc_low_noise = Noise;
 8002b1c:	68fb      	ldr	r3, [r7, #12]
 8002b1e:	79ba      	ldrb	r2, [r7, #6]
 8002b20:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  pObj->acc_odr = (Odr <=    1.6f) ?    1.6f
                  : (Odr <=   12.5f) ?   12.5f
 8002b24:	edd7 7a02 	vldr	s15, [r7, #8]
 8002b28:	ed9f 7a2f 	vldr	s14, [pc, #188]	; 8002be8 <LIS2DW12_ACC_SetOutputDataRate_When_Disabled+0xe8>
 8002b2c:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002b30:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002b34:	d801      	bhi.n	8002b3a <LIS2DW12_ACC_SetOutputDataRate_When_Disabled+0x3a>
 8002b36:	4b2d      	ldr	r3, [pc, #180]	; (8002bec <LIS2DW12_ACC_SetOutputDataRate_When_Disabled+0xec>)
 8002b38:	e04d      	b.n	8002bd6 <LIS2DW12_ACC_SetOutputDataRate_When_Disabled+0xd6>
                  : (Odr <=   25.0f) ?   25.0f
 8002b3a:	edd7 7a02 	vldr	s15, [r7, #8]
 8002b3e:	eeb2 7a09 	vmov.f32	s14, #41	; 0x41480000  12.5
 8002b42:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002b46:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002b4a:	d801      	bhi.n	8002b50 <LIS2DW12_ACC_SetOutputDataRate_When_Disabled+0x50>
 8002b4c:	4b28      	ldr	r3, [pc, #160]	; (8002bf0 <LIS2DW12_ACC_SetOutputDataRate_When_Disabled+0xf0>)
 8002b4e:	e042      	b.n	8002bd6 <LIS2DW12_ACC_SetOutputDataRate_When_Disabled+0xd6>
                  : (Odr <=   50.0f) ?   50.0f
 8002b50:	edd7 7a02 	vldr	s15, [r7, #8]
 8002b54:	eeb3 7a09 	vmov.f32	s14, #57	; 0x41c80000  25.0
 8002b58:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002b5c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002b60:	d801      	bhi.n	8002b66 <LIS2DW12_ACC_SetOutputDataRate_When_Disabled+0x66>
 8002b62:	4b24      	ldr	r3, [pc, #144]	; (8002bf4 <LIS2DW12_ACC_SetOutputDataRate_When_Disabled+0xf4>)
 8002b64:	e037      	b.n	8002bd6 <LIS2DW12_ACC_SetOutputDataRate_When_Disabled+0xd6>
                  : (Odr <=  100.0f) ?  100.0f
 8002b66:	edd7 7a02 	vldr	s15, [r7, #8]
 8002b6a:	ed9f 7a23 	vldr	s14, [pc, #140]	; 8002bf8 <LIS2DW12_ACC_SetOutputDataRate_When_Disabled+0xf8>
 8002b6e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002b72:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002b76:	d801      	bhi.n	8002b7c <LIS2DW12_ACC_SetOutputDataRate_When_Disabled+0x7c>
 8002b78:	4b20      	ldr	r3, [pc, #128]	; (8002bfc <LIS2DW12_ACC_SetOutputDataRate_When_Disabled+0xfc>)
 8002b7a:	e02c      	b.n	8002bd6 <LIS2DW12_ACC_SetOutputDataRate_When_Disabled+0xd6>
                  : (Odr <=  200.0f) ?  200.0f
 8002b7c:	edd7 7a02 	vldr	s15, [r7, #8]
 8002b80:	ed9f 7a1f 	vldr	s14, [pc, #124]	; 8002c00 <LIS2DW12_ACC_SetOutputDataRate_When_Disabled+0x100>
 8002b84:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002b88:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002b8c:	d801      	bhi.n	8002b92 <LIS2DW12_ACC_SetOutputDataRate_When_Disabled+0x92>
 8002b8e:	4b1d      	ldr	r3, [pc, #116]	; (8002c04 <LIS2DW12_ACC_SetOutputDataRate_When_Disabled+0x104>)
 8002b90:	e021      	b.n	8002bd6 <LIS2DW12_ACC_SetOutputDataRate_When_Disabled+0xd6>
                  : (Odr <=  400.0f) ?  400.0f
 8002b92:	edd7 7a02 	vldr	s15, [r7, #8]
 8002b96:	ed9f 7a1c 	vldr	s14, [pc, #112]	; 8002c08 <LIS2DW12_ACC_SetOutputDataRate_When_Disabled+0x108>
 8002b9a:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002b9e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002ba2:	d801      	bhi.n	8002ba8 <LIS2DW12_ACC_SetOutputDataRate_When_Disabled+0xa8>
 8002ba4:	4b19      	ldr	r3, [pc, #100]	; (8002c0c <LIS2DW12_ACC_SetOutputDataRate_When_Disabled+0x10c>)
 8002ba6:	e016      	b.n	8002bd6 <LIS2DW12_ACC_SetOutputDataRate_When_Disabled+0xd6>
                  : (Odr <=  800.0f) ?  800.0f
 8002ba8:	edd7 7a02 	vldr	s15, [r7, #8]
 8002bac:	ed9f 7a18 	vldr	s14, [pc, #96]	; 8002c10 <LIS2DW12_ACC_SetOutputDataRate_When_Disabled+0x110>
 8002bb0:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002bb4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002bb8:	d801      	bhi.n	8002bbe <LIS2DW12_ACC_SetOutputDataRate_When_Disabled+0xbe>
 8002bba:	4b16      	ldr	r3, [pc, #88]	; (8002c14 <LIS2DW12_ACC_SetOutputDataRate_When_Disabled+0x114>)
 8002bbc:	e00b      	b.n	8002bd6 <LIS2DW12_ACC_SetOutputDataRate_When_Disabled+0xd6>
                  :                    1600.0f;
 8002bbe:	edd7 7a02 	vldr	s15, [r7, #8]
 8002bc2:	ed9f 7a15 	vldr	s14, [pc, #84]	; 8002c18 <LIS2DW12_ACC_SetOutputDataRate_When_Disabled+0x118>
 8002bc6:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002bca:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002bce:	d801      	bhi.n	8002bd4 <LIS2DW12_ACC_SetOutputDataRate_When_Disabled+0xd4>
 8002bd0:	4b12      	ldr	r3, [pc, #72]	; (8002c1c <LIS2DW12_ACC_SetOutputDataRate_When_Disabled+0x11c>)
 8002bd2:	e000      	b.n	8002bd6 <LIS2DW12_ACC_SetOutputDataRate_When_Disabled+0xd6>
 8002bd4:	4b12      	ldr	r3, [pc, #72]	; (8002c20 <LIS2DW12_ACC_SetOutputDataRate_When_Disabled+0x120>)
  pObj->acc_odr = (Odr <=    1.6f) ?    1.6f
 8002bd6:	68fa      	ldr	r2, [r7, #12]
 8002bd8:	6353      	str	r3, [r2, #52]	; 0x34

  return LIS2DW12_OK;
 8002bda:	2300      	movs	r3, #0
}
 8002bdc:	4618      	mov	r0, r3
 8002bde:	3714      	adds	r7, #20
 8002be0:	46bd      	mov	sp, r7
 8002be2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002be6:	4770      	bx	lr
 8002be8:	3fcccccd 	.word	0x3fcccccd
 8002bec:	3fcccccd 	.word	0x3fcccccd
 8002bf0:	41480000 	.word	0x41480000
 8002bf4:	41c80000 	.word	0x41c80000
 8002bf8:	42480000 	.word	0x42480000
 8002bfc:	42480000 	.word	0x42480000
 8002c00:	42c80000 	.word	0x42c80000
 8002c04:	42c80000 	.word	0x42c80000
 8002c08:	43480000 	.word	0x43480000
 8002c0c:	43480000 	.word	0x43480000
 8002c10:	43c80000 	.word	0x43c80000
 8002c14:	43c80000 	.word	0x43c80000
 8002c18:	44480000 	.word	0x44480000
 8002c1c:	44480000 	.word	0x44480000
 8002c20:	44c80000 	.word	0x44c80000

08002c24 <ReadRegWrap>:
  * @param  pData the stored data pointer
  * @param  Length the length
  * @retval 0 in case of success, an error code otherwise
  */
static int32_t ReadRegWrap(void *Handle, uint8_t Reg, uint8_t *pData, uint16_t Length)
{
 8002c24:	b590      	push	{r4, r7, lr}
 8002c26:	b087      	sub	sp, #28
 8002c28:	af00      	add	r7, sp, #0
 8002c2a:	60f8      	str	r0, [r7, #12]
 8002c2c:	607a      	str	r2, [r7, #4]
 8002c2e:	461a      	mov	r2, r3
 8002c30:	460b      	mov	r3, r1
 8002c32:	72fb      	strb	r3, [r7, #11]
 8002c34:	4613      	mov	r3, r2
 8002c36:	813b      	strh	r3, [r7, #8]
  LIS2DW12_Object_t *pObj = (LIS2DW12_Object_t *)Handle;
 8002c38:	68fb      	ldr	r3, [r7, #12]
 8002c3a:	617b      	str	r3, [r7, #20]

  return pObj->IO.ReadReg(pObj->IO.Address, Reg, pData, Length);
 8002c3c:	697b      	ldr	r3, [r7, #20]
 8002c3e:	695c      	ldr	r4, [r3, #20]
 8002c40:	697b      	ldr	r3, [r7, #20]
 8002c42:	7b1b      	ldrb	r3, [r3, #12]
 8002c44:	b298      	uxth	r0, r3
 8002c46:	7afb      	ldrb	r3, [r7, #11]
 8002c48:	b299      	uxth	r1, r3
 8002c4a:	893b      	ldrh	r3, [r7, #8]
 8002c4c:	687a      	ldr	r2, [r7, #4]
 8002c4e:	47a0      	blx	r4
 8002c50:	4603      	mov	r3, r0
}
 8002c52:	4618      	mov	r0, r3
 8002c54:	371c      	adds	r7, #28
 8002c56:	46bd      	mov	sp, r7
 8002c58:	bd90      	pop	{r4, r7, pc}

08002c5a <WriteRegWrap>:
  * @param  pData the stored data pointer
  * @param  Length the length
  * @retval 0 in case of success, an error code otherwise
  */
static int32_t WriteRegWrap(void *Handle, uint8_t Reg, uint8_t *pData, uint16_t Length)
{
 8002c5a:	b590      	push	{r4, r7, lr}
 8002c5c:	b087      	sub	sp, #28
 8002c5e:	af00      	add	r7, sp, #0
 8002c60:	60f8      	str	r0, [r7, #12]
 8002c62:	607a      	str	r2, [r7, #4]
 8002c64:	461a      	mov	r2, r3
 8002c66:	460b      	mov	r3, r1
 8002c68:	72fb      	strb	r3, [r7, #11]
 8002c6a:	4613      	mov	r3, r2
 8002c6c:	813b      	strh	r3, [r7, #8]
  LIS2DW12_Object_t *pObj = (LIS2DW12_Object_t *)Handle;
 8002c6e:	68fb      	ldr	r3, [r7, #12]
 8002c70:	617b      	str	r3, [r7, #20]

  return pObj->IO.WriteReg(pObj->IO.Address, Reg, pData, Length);
 8002c72:	697b      	ldr	r3, [r7, #20]
 8002c74:	691c      	ldr	r4, [r3, #16]
 8002c76:	697b      	ldr	r3, [r7, #20]
 8002c78:	7b1b      	ldrb	r3, [r3, #12]
 8002c7a:	b298      	uxth	r0, r3
 8002c7c:	7afb      	ldrb	r3, [r7, #11]
 8002c7e:	b299      	uxth	r1, r3
 8002c80:	893b      	ldrh	r3, [r7, #8]
 8002c82:	687a      	ldr	r2, [r7, #4]
 8002c84:	47a0      	blx	r4
 8002c86:	4603      	mov	r3, r0
}
 8002c88:	4618      	mov	r0, r3
 8002c8a:	371c      	adds	r7, #28
 8002c8c:	46bd      	mov	sp, r7
 8002c8e:	bd90      	pop	{r4, r7, pc}

08002c90 <lis2dw12_read_reg>:
  *
  */
int32_t lis2dw12_read_reg(stmdev_ctx_t *ctx, uint8_t reg,
                          uint8_t *data,
                          uint16_t len)
{
 8002c90:	b590      	push	{r4, r7, lr}
 8002c92:	b087      	sub	sp, #28
 8002c94:	af00      	add	r7, sp, #0
 8002c96:	60f8      	str	r0, [r7, #12]
 8002c98:	607a      	str	r2, [r7, #4]
 8002c9a:	461a      	mov	r2, r3
 8002c9c:	460b      	mov	r3, r1
 8002c9e:	72fb      	strb	r3, [r7, #11]
 8002ca0:	4613      	mov	r3, r2
 8002ca2:	813b      	strh	r3, [r7, #8]
  int32_t ret;

  ret = ctx->read_reg(ctx->handle, reg, data, len);
 8002ca4:	68fb      	ldr	r3, [r7, #12]
 8002ca6:	685c      	ldr	r4, [r3, #4]
 8002ca8:	68fb      	ldr	r3, [r7, #12]
 8002caa:	68d8      	ldr	r0, [r3, #12]
 8002cac:	893b      	ldrh	r3, [r7, #8]
 8002cae:	7af9      	ldrb	r1, [r7, #11]
 8002cb0:	687a      	ldr	r2, [r7, #4]
 8002cb2:	47a0      	blx	r4
 8002cb4:	6178      	str	r0, [r7, #20]

  return ret;
 8002cb6:	697b      	ldr	r3, [r7, #20]
}
 8002cb8:	4618      	mov	r0, r3
 8002cba:	371c      	adds	r7, #28
 8002cbc:	46bd      	mov	sp, r7
 8002cbe:	bd90      	pop	{r4, r7, pc}

08002cc0 <lis2dw12_write_reg>:
  *
  */
int32_t lis2dw12_write_reg(stmdev_ctx_t *ctx, uint8_t reg,
                           uint8_t *data,
                           uint16_t len)
{
 8002cc0:	b590      	push	{r4, r7, lr}
 8002cc2:	b087      	sub	sp, #28
 8002cc4:	af00      	add	r7, sp, #0
 8002cc6:	60f8      	str	r0, [r7, #12]
 8002cc8:	607a      	str	r2, [r7, #4]
 8002cca:	461a      	mov	r2, r3
 8002ccc:	460b      	mov	r3, r1
 8002cce:	72fb      	strb	r3, [r7, #11]
 8002cd0:	4613      	mov	r3, r2
 8002cd2:	813b      	strh	r3, [r7, #8]
  int32_t ret;

  ret = ctx->write_reg(ctx->handle, reg, data, len);
 8002cd4:	68fb      	ldr	r3, [r7, #12]
 8002cd6:	681c      	ldr	r4, [r3, #0]
 8002cd8:	68fb      	ldr	r3, [r7, #12]
 8002cda:	68d8      	ldr	r0, [r3, #12]
 8002cdc:	893b      	ldrh	r3, [r7, #8]
 8002cde:	7af9      	ldrb	r1, [r7, #11]
 8002ce0:	687a      	ldr	r2, [r7, #4]
 8002ce2:	47a0      	blx	r4
 8002ce4:	6178      	str	r0, [r7, #20]

  return ret;
 8002ce6:	697b      	ldr	r3, [r7, #20]
}
 8002ce8:	4618      	mov	r0, r3
 8002cea:	371c      	adds	r7, #28
 8002cec:	46bd      	mov	sp, r7
 8002cee:	bd90      	pop	{r4, r7, pc}

08002cf0 <lis2dw12_power_mode_set>:
  * @retval          interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t lis2dw12_power_mode_set(stmdev_ctx_t *ctx,
                                lis2dw12_mode_t val)
{
 8002cf0:	b580      	push	{r7, lr}
 8002cf2:	b086      	sub	sp, #24
 8002cf4:	af00      	add	r7, sp, #0
 8002cf6:	6078      	str	r0, [r7, #4]
 8002cf8:	460b      	mov	r3, r1
 8002cfa:	70fb      	strb	r3, [r7, #3]
  lis2dw12_ctrl1_t ctrl1;
  lis2dw12_ctrl6_t ctrl6;
  int32_t ret;

  ret = lis2dw12_read_reg(ctx, LIS2DW12_CTRL1, (uint8_t *) &ctrl1, 1);
 8002cfc:	f107 0210 	add.w	r2, r7, #16
 8002d00:	2301      	movs	r3, #1
 8002d02:	2120      	movs	r1, #32
 8002d04:	6878      	ldr	r0, [r7, #4]
 8002d06:	f7ff ffc3 	bl	8002c90 <lis2dw12_read_reg>
 8002d0a:	6178      	str	r0, [r7, #20]

  if (ret == 0)
 8002d0c:	697b      	ldr	r3, [r7, #20]
 8002d0e:	2b00      	cmp	r3, #0
 8002d10:	d118      	bne.n	8002d44 <lis2dw12_power_mode_set+0x54>
  {
    ctrl1.mode = ((uint8_t) val & 0x0CU) >> 2;
 8002d12:	78fb      	ldrb	r3, [r7, #3]
 8002d14:	089b      	lsrs	r3, r3, #2
 8002d16:	f003 0303 	and.w	r3, r3, #3
 8002d1a:	b2da      	uxtb	r2, r3
 8002d1c:	7c3b      	ldrb	r3, [r7, #16]
 8002d1e:	f362 0383 	bfi	r3, r2, #2, #2
 8002d22:	743b      	strb	r3, [r7, #16]
    ctrl1.lp_mode = (uint8_t) val & 0x03U ;
 8002d24:	78fb      	ldrb	r3, [r7, #3]
 8002d26:	f003 0303 	and.w	r3, r3, #3
 8002d2a:	b2da      	uxtb	r2, r3
 8002d2c:	7c3b      	ldrb	r3, [r7, #16]
 8002d2e:	f362 0301 	bfi	r3, r2, #0, #2
 8002d32:	743b      	strb	r3, [r7, #16]
    ret = lis2dw12_write_reg(ctx, LIS2DW12_CTRL1, (uint8_t *) &ctrl1, 1);
 8002d34:	f107 0210 	add.w	r2, r7, #16
 8002d38:	2301      	movs	r3, #1
 8002d3a:	2120      	movs	r1, #32
 8002d3c:	6878      	ldr	r0, [r7, #4]
 8002d3e:	f7ff ffbf 	bl	8002cc0 <lis2dw12_write_reg>
 8002d42:	6178      	str	r0, [r7, #20]
  }

  if (ret == 0)
 8002d44:	697b      	ldr	r3, [r7, #20]
 8002d46:	2b00      	cmp	r3, #0
 8002d48:	d107      	bne.n	8002d5a <lis2dw12_power_mode_set+0x6a>
  {
    ret = lis2dw12_read_reg(ctx, LIS2DW12_CTRL6, (uint8_t *) &ctrl6, 1);
 8002d4a:	f107 020c 	add.w	r2, r7, #12
 8002d4e:	2301      	movs	r3, #1
 8002d50:	2125      	movs	r1, #37	; 0x25
 8002d52:	6878      	ldr	r0, [r7, #4]
 8002d54:	f7ff ff9c 	bl	8002c90 <lis2dw12_read_reg>
 8002d58:	6178      	str	r0, [r7, #20]
  }

  if (ret == 0)
 8002d5a:	697b      	ldr	r3, [r7, #20]
 8002d5c:	2b00      	cmp	r3, #0
 8002d5e:	d110      	bne.n	8002d82 <lis2dw12_power_mode_set+0x92>
  {
    ctrl6.low_noise = ((uint8_t) val & 0x10U) >> 4;
 8002d60:	78fb      	ldrb	r3, [r7, #3]
 8002d62:	091b      	lsrs	r3, r3, #4
 8002d64:	f003 0301 	and.w	r3, r3, #1
 8002d68:	b2da      	uxtb	r2, r3
 8002d6a:	7b3b      	ldrb	r3, [r7, #12]
 8002d6c:	f362 0382 	bfi	r3, r2, #2, #1
 8002d70:	733b      	strb	r3, [r7, #12]
    ret = lis2dw12_write_reg(ctx, LIS2DW12_CTRL6, (uint8_t *) &ctrl6, 1);
 8002d72:	f107 020c 	add.w	r2, r7, #12
 8002d76:	2301      	movs	r3, #1
 8002d78:	2125      	movs	r1, #37	; 0x25
 8002d7a:	6878      	ldr	r0, [r7, #4]
 8002d7c:	f7ff ffa0 	bl	8002cc0 <lis2dw12_write_reg>
 8002d80:	6178      	str	r0, [r7, #20]
  }

  return ret;
 8002d82:	697b      	ldr	r3, [r7, #20]
}
 8002d84:	4618      	mov	r0, r3
 8002d86:	3718      	adds	r7, #24
 8002d88:	46bd      	mov	sp, r7
 8002d8a:	bd80      	pop	{r7, pc}

08002d8c <lis2dw12_power_mode_get>:
  * @retval          interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t lis2dw12_power_mode_get(stmdev_ctx_t *ctx,
                                lis2dw12_mode_t *val)
{
 8002d8c:	b580      	push	{r7, lr}
 8002d8e:	b086      	sub	sp, #24
 8002d90:	af00      	add	r7, sp, #0
 8002d92:	6078      	str	r0, [r7, #4]
 8002d94:	6039      	str	r1, [r7, #0]
  lis2dw12_ctrl1_t ctrl1;
  lis2dw12_ctrl6_t ctrl6;
  int32_t ret;

  ret = lis2dw12_read_reg(ctx, LIS2DW12_CTRL1, (uint8_t *) &ctrl1, 1);
 8002d96:	f107 0210 	add.w	r2, r7, #16
 8002d9a:	2301      	movs	r3, #1
 8002d9c:	2120      	movs	r1, #32
 8002d9e:	6878      	ldr	r0, [r7, #4]
 8002da0:	f7ff ff76 	bl	8002c90 <lis2dw12_read_reg>
 8002da4:	6178      	str	r0, [r7, #20]

  if (ret == 0)
 8002da6:	697b      	ldr	r3, [r7, #20]
 8002da8:	2b00      	cmp	r3, #0
 8002daa:	f040 80a3 	bne.w	8002ef4 <lis2dw12_power_mode_get+0x168>
  {
    ret = lis2dw12_read_reg(ctx, LIS2DW12_CTRL6, (uint8_t *) &ctrl6, 1);
 8002dae:	f107 020c 	add.w	r2, r7, #12
 8002db2:	2301      	movs	r3, #1
 8002db4:	2125      	movs	r1, #37	; 0x25
 8002db6:	6878      	ldr	r0, [r7, #4]
 8002db8:	f7ff ff6a 	bl	8002c90 <lis2dw12_read_reg>
 8002dbc:	6178      	str	r0, [r7, #20]

    switch (((ctrl6.low_noise << 4) + (ctrl1.mode << 2) +
 8002dbe:	7b3b      	ldrb	r3, [r7, #12]
 8002dc0:	f3c3 0380 	ubfx	r3, r3, #2, #1
 8002dc4:	b2db      	uxtb	r3, r3
 8002dc6:	011a      	lsls	r2, r3, #4
 8002dc8:	7c3b      	ldrb	r3, [r7, #16]
 8002dca:	f3c3 0381 	ubfx	r3, r3, #2, #2
 8002dce:	b2db      	uxtb	r3, r3
 8002dd0:	009b      	lsls	r3, r3, #2
 8002dd2:	4413      	add	r3, r2
             ctrl1.lp_mode))
 8002dd4:	7c3a      	ldrb	r2, [r7, #16]
 8002dd6:	f3c2 0201 	ubfx	r2, r2, #0, #2
 8002dda:	b2d2      	uxtb	r2, r2
    switch (((ctrl6.low_noise << 4) + (ctrl1.mode << 2) +
 8002ddc:	4413      	add	r3, r2
 8002dde:	2b1b      	cmp	r3, #27
 8002de0:	f200 8084 	bhi.w	8002eec <lis2dw12_power_mode_get+0x160>
 8002de4:	a201      	add	r2, pc, #4	; (adr r2, 8002dec <lis2dw12_power_mode_get+0x60>)
 8002de6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002dea:	bf00      	nop
 8002dec:	08002e7d 	.word	0x08002e7d
 8002df0:	08002e75 	.word	0x08002e75
 8002df4:	08002e6d 	.word	0x08002e6d
 8002df8:	08002e65 	.word	0x08002e65
 8002dfc:	08002e5d 	.word	0x08002e5d
 8002e00:	08002eed 	.word	0x08002eed
 8002e04:	08002eed 	.word	0x08002eed
 8002e08:	08002eed 	.word	0x08002eed
 8002e0c:	08002e9d 	.word	0x08002e9d
 8002e10:	08002e95 	.word	0x08002e95
 8002e14:	08002e8d 	.word	0x08002e8d
 8002e18:	08002e85 	.word	0x08002e85
 8002e1c:	08002eed 	.word	0x08002eed
 8002e20:	08002eed 	.word	0x08002eed
 8002e24:	08002eed 	.word	0x08002eed
 8002e28:	08002eed 	.word	0x08002eed
 8002e2c:	08002ec5 	.word	0x08002ec5
 8002e30:	08002ebd 	.word	0x08002ebd
 8002e34:	08002eb5 	.word	0x08002eb5
 8002e38:	08002ead 	.word	0x08002ead
 8002e3c:	08002ea5 	.word	0x08002ea5
 8002e40:	08002eed 	.word	0x08002eed
 8002e44:	08002eed 	.word	0x08002eed
 8002e48:	08002eed 	.word	0x08002eed
 8002e4c:	08002ee5 	.word	0x08002ee5
 8002e50:	08002edd 	.word	0x08002edd
 8002e54:	08002ed5 	.word	0x08002ed5
 8002e58:	08002ecd 	.word	0x08002ecd
    {
      case LIS2DW12_HIGH_PERFORMANCE:
        *val = LIS2DW12_HIGH_PERFORMANCE;
 8002e5c:	683b      	ldr	r3, [r7, #0]
 8002e5e:	2204      	movs	r2, #4
 8002e60:	701a      	strb	r2, [r3, #0]
        break;
 8002e62:	e047      	b.n	8002ef4 <lis2dw12_power_mode_get+0x168>

      case LIS2DW12_CONT_LOW_PWR_4:
        *val = LIS2DW12_CONT_LOW_PWR_4;
 8002e64:	683b      	ldr	r3, [r7, #0]
 8002e66:	2203      	movs	r2, #3
 8002e68:	701a      	strb	r2, [r3, #0]
        break;
 8002e6a:	e043      	b.n	8002ef4 <lis2dw12_power_mode_get+0x168>

      case LIS2DW12_CONT_LOW_PWR_3:
        *val = LIS2DW12_CONT_LOW_PWR_3;
 8002e6c:	683b      	ldr	r3, [r7, #0]
 8002e6e:	2202      	movs	r2, #2
 8002e70:	701a      	strb	r2, [r3, #0]
        break;
 8002e72:	e03f      	b.n	8002ef4 <lis2dw12_power_mode_get+0x168>

      case LIS2DW12_CONT_LOW_PWR_2:
        *val = LIS2DW12_CONT_LOW_PWR_2;
 8002e74:	683b      	ldr	r3, [r7, #0]
 8002e76:	2201      	movs	r2, #1
 8002e78:	701a      	strb	r2, [r3, #0]
        break;
 8002e7a:	e03b      	b.n	8002ef4 <lis2dw12_power_mode_get+0x168>

      case LIS2DW12_CONT_LOW_PWR_12bit:
        *val = LIS2DW12_CONT_LOW_PWR_12bit;
 8002e7c:	683b      	ldr	r3, [r7, #0]
 8002e7e:	2200      	movs	r2, #0
 8002e80:	701a      	strb	r2, [r3, #0]
        break;
 8002e82:	e037      	b.n	8002ef4 <lis2dw12_power_mode_get+0x168>

      case LIS2DW12_SINGLE_LOW_PWR_4:
        *val = LIS2DW12_SINGLE_LOW_PWR_4;
 8002e84:	683b      	ldr	r3, [r7, #0]
 8002e86:	220b      	movs	r2, #11
 8002e88:	701a      	strb	r2, [r3, #0]
        break;
 8002e8a:	e033      	b.n	8002ef4 <lis2dw12_power_mode_get+0x168>

      case LIS2DW12_SINGLE_LOW_PWR_3:
        *val = LIS2DW12_SINGLE_LOW_PWR_3;
 8002e8c:	683b      	ldr	r3, [r7, #0]
 8002e8e:	220a      	movs	r2, #10
 8002e90:	701a      	strb	r2, [r3, #0]
        break;
 8002e92:	e02f      	b.n	8002ef4 <lis2dw12_power_mode_get+0x168>

      case LIS2DW12_SINGLE_LOW_PWR_2:
        *val = LIS2DW12_SINGLE_LOW_PWR_2;
 8002e94:	683b      	ldr	r3, [r7, #0]
 8002e96:	2209      	movs	r2, #9
 8002e98:	701a      	strb	r2, [r3, #0]
        break;
 8002e9a:	e02b      	b.n	8002ef4 <lis2dw12_power_mode_get+0x168>

      case LIS2DW12_SINGLE_LOW_PWR_12bit:
        *val = LIS2DW12_SINGLE_LOW_PWR_12bit;
 8002e9c:	683b      	ldr	r3, [r7, #0]
 8002e9e:	2208      	movs	r2, #8
 8002ea0:	701a      	strb	r2, [r3, #0]
        break;
 8002ea2:	e027      	b.n	8002ef4 <lis2dw12_power_mode_get+0x168>

      case LIS2DW12_HIGH_PERFORMANCE_LOW_NOISE:
        *val = LIS2DW12_HIGH_PERFORMANCE_LOW_NOISE;
 8002ea4:	683b      	ldr	r3, [r7, #0]
 8002ea6:	2214      	movs	r2, #20
 8002ea8:	701a      	strb	r2, [r3, #0]
        break;
 8002eaa:	e023      	b.n	8002ef4 <lis2dw12_power_mode_get+0x168>

      case LIS2DW12_CONT_LOW_PWR_LOW_NOISE_4:
        *val = LIS2DW12_CONT_LOW_PWR_LOW_NOISE_4;
 8002eac:	683b      	ldr	r3, [r7, #0]
 8002eae:	2213      	movs	r2, #19
 8002eb0:	701a      	strb	r2, [r3, #0]
        break;
 8002eb2:	e01f      	b.n	8002ef4 <lis2dw12_power_mode_get+0x168>

      case LIS2DW12_CONT_LOW_PWR_LOW_NOISE_3:
        *val = LIS2DW12_CONT_LOW_PWR_LOW_NOISE_3;
 8002eb4:	683b      	ldr	r3, [r7, #0]
 8002eb6:	2212      	movs	r2, #18
 8002eb8:	701a      	strb	r2, [r3, #0]
        break;
 8002eba:	e01b      	b.n	8002ef4 <lis2dw12_power_mode_get+0x168>

      case LIS2DW12_CONT_LOW_PWR_LOW_NOISE_2:
        *val = LIS2DW12_CONT_LOW_PWR_LOW_NOISE_2;
 8002ebc:	683b      	ldr	r3, [r7, #0]
 8002ebe:	2211      	movs	r2, #17
 8002ec0:	701a      	strb	r2, [r3, #0]
        break;
 8002ec2:	e017      	b.n	8002ef4 <lis2dw12_power_mode_get+0x168>

      case LIS2DW12_CONT_LOW_PWR_LOW_NOISE_12bit:
        *val = LIS2DW12_CONT_LOW_PWR_LOW_NOISE_12bit;
 8002ec4:	683b      	ldr	r3, [r7, #0]
 8002ec6:	2210      	movs	r2, #16
 8002ec8:	701a      	strb	r2, [r3, #0]
        break;
 8002eca:	e013      	b.n	8002ef4 <lis2dw12_power_mode_get+0x168>

      case LIS2DW12_SINGLE_LOW_PWR_LOW_NOISE_4:
        *val = LIS2DW12_SINGLE_LOW_PWR_LOW_NOISE_4;
 8002ecc:	683b      	ldr	r3, [r7, #0]
 8002ece:	221b      	movs	r2, #27
 8002ed0:	701a      	strb	r2, [r3, #0]
        break;
 8002ed2:	e00f      	b.n	8002ef4 <lis2dw12_power_mode_get+0x168>

      case LIS2DW12_SINGLE_LOW_PWR_LOW_NOISE_3:
        *val = LIS2DW12_SINGLE_LOW_PWR_LOW_NOISE_3;
 8002ed4:	683b      	ldr	r3, [r7, #0]
 8002ed6:	221a      	movs	r2, #26
 8002ed8:	701a      	strb	r2, [r3, #0]
        break;
 8002eda:	e00b      	b.n	8002ef4 <lis2dw12_power_mode_get+0x168>

      case LIS2DW12_SINGLE_LOW_PWR_LOW_NOISE_2:
        *val = LIS2DW12_SINGLE_LOW_PWR_LOW_NOISE_2;
 8002edc:	683b      	ldr	r3, [r7, #0]
 8002ede:	2219      	movs	r2, #25
 8002ee0:	701a      	strb	r2, [r3, #0]
        break;
 8002ee2:	e007      	b.n	8002ef4 <lis2dw12_power_mode_get+0x168>

      case LIS2DW12_SINGLE_LOW_LOW_NOISE_PWR_12bit:
        *val = LIS2DW12_SINGLE_LOW_LOW_NOISE_PWR_12bit;
 8002ee4:	683b      	ldr	r3, [r7, #0]
 8002ee6:	2218      	movs	r2, #24
 8002ee8:	701a      	strb	r2, [r3, #0]
        break;
 8002eea:	e003      	b.n	8002ef4 <lis2dw12_power_mode_get+0x168>

      default:
        *val = LIS2DW12_HIGH_PERFORMANCE;
 8002eec:	683b      	ldr	r3, [r7, #0]
 8002eee:	2204      	movs	r2, #4
 8002ef0:	701a      	strb	r2, [r3, #0]
        break;
 8002ef2:	bf00      	nop
    }
  }

  return ret;
 8002ef4:	697b      	ldr	r3, [r7, #20]
}
 8002ef6:	4618      	mov	r0, r3
 8002ef8:	3718      	adds	r7, #24
 8002efa:	46bd      	mov	sp, r7
 8002efc:	bd80      	pop	{r7, pc}
 8002efe:	bf00      	nop

08002f00 <lis2dw12_data_rate_set>:
  * @param  val      change the values of odr in reg CTRL1
  * @retval          interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t lis2dw12_data_rate_set(stmdev_ctx_t *ctx, lis2dw12_odr_t val)
{
 8002f00:	b580      	push	{r7, lr}
 8002f02:	b086      	sub	sp, #24
 8002f04:	af00      	add	r7, sp, #0
 8002f06:	6078      	str	r0, [r7, #4]
 8002f08:	460b      	mov	r3, r1
 8002f0a:	70fb      	strb	r3, [r7, #3]
  lis2dw12_ctrl1_t ctrl1;
  lis2dw12_ctrl3_t ctrl3;
  int32_t ret;

  ret = lis2dw12_read_reg(ctx, LIS2DW12_CTRL1, (uint8_t *) &ctrl1, 1);
 8002f0c:	f107 0210 	add.w	r2, r7, #16
 8002f10:	2301      	movs	r3, #1
 8002f12:	2120      	movs	r1, #32
 8002f14:	6878      	ldr	r0, [r7, #4]
 8002f16:	f7ff febb 	bl	8002c90 <lis2dw12_read_reg>
 8002f1a:	6178      	str	r0, [r7, #20]

  if (ret == 0)
 8002f1c:	697b      	ldr	r3, [r7, #20]
 8002f1e:	2b00      	cmp	r3, #0
 8002f20:	d10f      	bne.n	8002f42 <lis2dw12_data_rate_set+0x42>
  {
    ctrl1.odr = (uint8_t) val;
 8002f22:	78fb      	ldrb	r3, [r7, #3]
 8002f24:	f003 030f 	and.w	r3, r3, #15
 8002f28:	b2da      	uxtb	r2, r3
 8002f2a:	7c3b      	ldrb	r3, [r7, #16]
 8002f2c:	f362 1307 	bfi	r3, r2, #4, #4
 8002f30:	743b      	strb	r3, [r7, #16]
    ret = lis2dw12_write_reg(ctx, LIS2DW12_CTRL1, (uint8_t *) &ctrl1, 1);
 8002f32:	f107 0210 	add.w	r2, r7, #16
 8002f36:	2301      	movs	r3, #1
 8002f38:	2120      	movs	r1, #32
 8002f3a:	6878      	ldr	r0, [r7, #4]
 8002f3c:	f7ff fec0 	bl	8002cc0 <lis2dw12_write_reg>
 8002f40:	6178      	str	r0, [r7, #20]
  }

  if (ret == 0)
 8002f42:	697b      	ldr	r3, [r7, #20]
 8002f44:	2b00      	cmp	r3, #0
 8002f46:	d107      	bne.n	8002f58 <lis2dw12_data_rate_set+0x58>
  {
    ret = lis2dw12_read_reg(ctx, LIS2DW12_CTRL3, (uint8_t *) &ctrl3, 1);
 8002f48:	f107 020c 	add.w	r2, r7, #12
 8002f4c:	2301      	movs	r3, #1
 8002f4e:	2122      	movs	r1, #34	; 0x22
 8002f50:	6878      	ldr	r0, [r7, #4]
 8002f52:	f7ff fe9d 	bl	8002c90 <lis2dw12_read_reg>
 8002f56:	6178      	str	r0, [r7, #20]
  }

  if (ret == 0)
 8002f58:	697b      	ldr	r3, [r7, #20]
 8002f5a:	2b00      	cmp	r3, #0
 8002f5c:	d110      	bne.n	8002f80 <lis2dw12_data_rate_set+0x80>
  {
    ctrl3.slp_mode = ((uint8_t) val & 0x30U) >> 4;
 8002f5e:	78fb      	ldrb	r3, [r7, #3]
 8002f60:	091b      	lsrs	r3, r3, #4
 8002f62:	f003 0303 	and.w	r3, r3, #3
 8002f66:	b2da      	uxtb	r2, r3
 8002f68:	7b3b      	ldrb	r3, [r7, #12]
 8002f6a:	f362 0301 	bfi	r3, r2, #0, #2
 8002f6e:	733b      	strb	r3, [r7, #12]
    ret = lis2dw12_write_reg(ctx, LIS2DW12_CTRL3, (uint8_t *) &ctrl3, 1);
 8002f70:	f107 020c 	add.w	r2, r7, #12
 8002f74:	2301      	movs	r3, #1
 8002f76:	2122      	movs	r1, #34	; 0x22
 8002f78:	6878      	ldr	r0, [r7, #4]
 8002f7a:	f7ff fea1 	bl	8002cc0 <lis2dw12_write_reg>
 8002f7e:	6178      	str	r0, [r7, #20]
  }

  return ret;
 8002f80:	697b      	ldr	r3, [r7, #20]
}
 8002f82:	4618      	mov	r0, r3
 8002f84:	3718      	adds	r7, #24
 8002f86:	46bd      	mov	sp, r7
 8002f88:	bd80      	pop	{r7, pc}
	...

08002f8c <lis2dw12_data_rate_get>:
  * @param  val      Get the values of odr in reg CTRL1
  * @retval          interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t lis2dw12_data_rate_get(stmdev_ctx_t *ctx, lis2dw12_odr_t *val)
{
 8002f8c:	b580      	push	{r7, lr}
 8002f8e:	b086      	sub	sp, #24
 8002f90:	af00      	add	r7, sp, #0
 8002f92:	6078      	str	r0, [r7, #4]
 8002f94:	6039      	str	r1, [r7, #0]
  lis2dw12_ctrl1_t ctrl1;
  lis2dw12_ctrl3_t ctrl3;
  int32_t ret;

  ret = lis2dw12_read_reg(ctx, LIS2DW12_CTRL1, (uint8_t *) &ctrl1, 1);
 8002f96:	f107 0210 	add.w	r2, r7, #16
 8002f9a:	2301      	movs	r3, #1
 8002f9c:	2120      	movs	r1, #32
 8002f9e:	6878      	ldr	r0, [r7, #4]
 8002fa0:	f7ff fe76 	bl	8002c90 <lis2dw12_read_reg>
 8002fa4:	6178      	str	r0, [r7, #20]

  if (ret == 0)
 8002fa6:	697b      	ldr	r3, [r7, #20]
 8002fa8:	2b00      	cmp	r3, #0
 8002faa:	f040 80b3 	bne.w	8003114 <lis2dw12_data_rate_get+0x188>
  {
    ret = lis2dw12_read_reg(ctx, LIS2DW12_CTRL3, (uint8_t *) &ctrl3, 1);
 8002fae:	f107 020c 	add.w	r2, r7, #12
 8002fb2:	2301      	movs	r3, #1
 8002fb4:	2122      	movs	r1, #34	; 0x22
 8002fb6:	6878      	ldr	r0, [r7, #4]
 8002fb8:	f7ff fe6a 	bl	8002c90 <lis2dw12_read_reg>
 8002fbc:	6178      	str	r0, [r7, #20]

    switch ((ctrl3.slp_mode << 4) + ctrl1.odr)
 8002fbe:	7b3b      	ldrb	r3, [r7, #12]
 8002fc0:	f3c3 0301 	ubfx	r3, r3, #0, #2
 8002fc4:	b2db      	uxtb	r3, r3
 8002fc6:	011b      	lsls	r3, r3, #4
 8002fc8:	7c3a      	ldrb	r2, [r7, #16]
 8002fca:	f3c2 1203 	ubfx	r2, r2, #4, #4
 8002fce:	b2d2      	uxtb	r2, r2
 8002fd0:	4413      	add	r3, r2
 8002fd2:	2b32      	cmp	r3, #50	; 0x32
 8002fd4:	f200 809a 	bhi.w	800310c <lis2dw12_data_rate_get+0x180>
 8002fd8:	a201      	add	r2, pc, #4	; (adr r2, 8002fe0 <lis2dw12_data_rate_get+0x54>)
 8002fda:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002fde:	bf00      	nop
 8002fe0:	080030ad 	.word	0x080030ad
 8002fe4:	080030b5 	.word	0x080030b5
 8002fe8:	080030bd 	.word	0x080030bd
 8002fec:	080030c5 	.word	0x080030c5
 8002ff0:	080030cd 	.word	0x080030cd
 8002ff4:	080030d5 	.word	0x080030d5
 8002ff8:	080030dd 	.word	0x080030dd
 8002ffc:	080030e5 	.word	0x080030e5
 8003000:	080030ed 	.word	0x080030ed
 8003004:	080030f5 	.word	0x080030f5
 8003008:	0800310d 	.word	0x0800310d
 800300c:	0800310d 	.word	0x0800310d
 8003010:	0800310d 	.word	0x0800310d
 8003014:	0800310d 	.word	0x0800310d
 8003018:	0800310d 	.word	0x0800310d
 800301c:	0800310d 	.word	0x0800310d
 8003020:	0800310d 	.word	0x0800310d
 8003024:	0800310d 	.word	0x0800310d
 8003028:	08003105 	.word	0x08003105
 800302c:	0800310d 	.word	0x0800310d
 8003030:	0800310d 	.word	0x0800310d
 8003034:	0800310d 	.word	0x0800310d
 8003038:	0800310d 	.word	0x0800310d
 800303c:	0800310d 	.word	0x0800310d
 8003040:	0800310d 	.word	0x0800310d
 8003044:	0800310d 	.word	0x0800310d
 8003048:	0800310d 	.word	0x0800310d
 800304c:	0800310d 	.word	0x0800310d
 8003050:	0800310d 	.word	0x0800310d
 8003054:	0800310d 	.word	0x0800310d
 8003058:	0800310d 	.word	0x0800310d
 800305c:	0800310d 	.word	0x0800310d
 8003060:	0800310d 	.word	0x0800310d
 8003064:	0800310d 	.word	0x0800310d
 8003068:	0800310d 	.word	0x0800310d
 800306c:	0800310d 	.word	0x0800310d
 8003070:	0800310d 	.word	0x0800310d
 8003074:	0800310d 	.word	0x0800310d
 8003078:	0800310d 	.word	0x0800310d
 800307c:	0800310d 	.word	0x0800310d
 8003080:	0800310d 	.word	0x0800310d
 8003084:	0800310d 	.word	0x0800310d
 8003088:	0800310d 	.word	0x0800310d
 800308c:	0800310d 	.word	0x0800310d
 8003090:	0800310d 	.word	0x0800310d
 8003094:	0800310d 	.word	0x0800310d
 8003098:	0800310d 	.word	0x0800310d
 800309c:	0800310d 	.word	0x0800310d
 80030a0:	0800310d 	.word	0x0800310d
 80030a4:	0800310d 	.word	0x0800310d
 80030a8:	080030fd 	.word	0x080030fd
    {
      case LIS2DW12_XL_ODR_OFF:
        *val = LIS2DW12_XL_ODR_OFF;
 80030ac:	683b      	ldr	r3, [r7, #0]
 80030ae:	2200      	movs	r2, #0
 80030b0:	701a      	strb	r2, [r3, #0]
        break;
 80030b2:	e02f      	b.n	8003114 <lis2dw12_data_rate_get+0x188>

      case LIS2DW12_XL_ODR_1Hz6_LP_ONLY:
        *val = LIS2DW12_XL_ODR_1Hz6_LP_ONLY;
 80030b4:	683b      	ldr	r3, [r7, #0]
 80030b6:	2201      	movs	r2, #1
 80030b8:	701a      	strb	r2, [r3, #0]
        break;
 80030ba:	e02b      	b.n	8003114 <lis2dw12_data_rate_get+0x188>

      case LIS2DW12_XL_ODR_12Hz5:
        *val = LIS2DW12_XL_ODR_12Hz5;
 80030bc:	683b      	ldr	r3, [r7, #0]
 80030be:	2202      	movs	r2, #2
 80030c0:	701a      	strb	r2, [r3, #0]
        break;
 80030c2:	e027      	b.n	8003114 <lis2dw12_data_rate_get+0x188>

      case LIS2DW12_XL_ODR_25Hz:
        *val = LIS2DW12_XL_ODR_25Hz;
 80030c4:	683b      	ldr	r3, [r7, #0]
 80030c6:	2203      	movs	r2, #3
 80030c8:	701a      	strb	r2, [r3, #0]
        break;
 80030ca:	e023      	b.n	8003114 <lis2dw12_data_rate_get+0x188>

      case LIS2DW12_XL_ODR_50Hz:
        *val = LIS2DW12_XL_ODR_50Hz;
 80030cc:	683b      	ldr	r3, [r7, #0]
 80030ce:	2204      	movs	r2, #4
 80030d0:	701a      	strb	r2, [r3, #0]
        break;
 80030d2:	e01f      	b.n	8003114 <lis2dw12_data_rate_get+0x188>

      case LIS2DW12_XL_ODR_100Hz:
        *val = LIS2DW12_XL_ODR_100Hz;
 80030d4:	683b      	ldr	r3, [r7, #0]
 80030d6:	2205      	movs	r2, #5
 80030d8:	701a      	strb	r2, [r3, #0]
        break;
 80030da:	e01b      	b.n	8003114 <lis2dw12_data_rate_get+0x188>

      case LIS2DW12_XL_ODR_200Hz:
        *val = LIS2DW12_XL_ODR_200Hz;
 80030dc:	683b      	ldr	r3, [r7, #0]
 80030de:	2206      	movs	r2, #6
 80030e0:	701a      	strb	r2, [r3, #0]
        break;
 80030e2:	e017      	b.n	8003114 <lis2dw12_data_rate_get+0x188>

      case LIS2DW12_XL_ODR_400Hz:
        *val = LIS2DW12_XL_ODR_400Hz;
 80030e4:	683b      	ldr	r3, [r7, #0]
 80030e6:	2207      	movs	r2, #7
 80030e8:	701a      	strb	r2, [r3, #0]
        break;
 80030ea:	e013      	b.n	8003114 <lis2dw12_data_rate_get+0x188>

      case LIS2DW12_XL_ODR_800Hz:
        *val = LIS2DW12_XL_ODR_800Hz;
 80030ec:	683b      	ldr	r3, [r7, #0]
 80030ee:	2208      	movs	r2, #8
 80030f0:	701a      	strb	r2, [r3, #0]
        break;
 80030f2:	e00f      	b.n	8003114 <lis2dw12_data_rate_get+0x188>

      case LIS2DW12_XL_ODR_1k6Hz:
        *val = LIS2DW12_XL_ODR_1k6Hz;
 80030f4:	683b      	ldr	r3, [r7, #0]
 80030f6:	2209      	movs	r2, #9
 80030f8:	701a      	strb	r2, [r3, #0]
        break;
 80030fa:	e00b      	b.n	8003114 <lis2dw12_data_rate_get+0x188>

      case LIS2DW12_XL_SET_SW_TRIG:
        *val = LIS2DW12_XL_SET_SW_TRIG;
 80030fc:	683b      	ldr	r3, [r7, #0]
 80030fe:	2232      	movs	r2, #50	; 0x32
 8003100:	701a      	strb	r2, [r3, #0]
        break;
 8003102:	e007      	b.n	8003114 <lis2dw12_data_rate_get+0x188>

      case LIS2DW12_XL_SET_PIN_TRIG:
        *val = LIS2DW12_XL_SET_PIN_TRIG;
 8003104:	683b      	ldr	r3, [r7, #0]
 8003106:	2212      	movs	r2, #18
 8003108:	701a      	strb	r2, [r3, #0]
        break;
 800310a:	e003      	b.n	8003114 <lis2dw12_data_rate_get+0x188>

      default:
        *val = LIS2DW12_XL_ODR_OFF;
 800310c:	683b      	ldr	r3, [r7, #0]
 800310e:	2200      	movs	r2, #0
 8003110:	701a      	strb	r2, [r3, #0]
        break;
 8003112:	bf00      	nop
    }
  }

  return ret;
 8003114:	697b      	ldr	r3, [r7, #20]
}
 8003116:	4618      	mov	r0, r3
 8003118:	3718      	adds	r7, #24
 800311a:	46bd      	mov	sp, r7
 800311c:	bd80      	pop	{r7, pc}
 800311e:	bf00      	nop

08003120 <lis2dw12_block_data_update_set>:
  * @param  val      change the values of bdu in reg CTRL2
  * @retval          interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t lis2dw12_block_data_update_set(stmdev_ctx_t *ctx, uint8_t val)
{
 8003120:	b580      	push	{r7, lr}
 8003122:	b084      	sub	sp, #16
 8003124:	af00      	add	r7, sp, #0
 8003126:	6078      	str	r0, [r7, #4]
 8003128:	460b      	mov	r3, r1
 800312a:	70fb      	strb	r3, [r7, #3]
  lis2dw12_ctrl2_t reg;
  int32_t ret;

  ret = lis2dw12_read_reg(ctx, LIS2DW12_CTRL2, (uint8_t *) &reg, 1);
 800312c:	f107 0208 	add.w	r2, r7, #8
 8003130:	2301      	movs	r3, #1
 8003132:	2121      	movs	r1, #33	; 0x21
 8003134:	6878      	ldr	r0, [r7, #4]
 8003136:	f7ff fdab 	bl	8002c90 <lis2dw12_read_reg>
 800313a:	60f8      	str	r0, [r7, #12]

  if (ret == 0)
 800313c:	68fb      	ldr	r3, [r7, #12]
 800313e:	2b00      	cmp	r3, #0
 8003140:	d10f      	bne.n	8003162 <lis2dw12_block_data_update_set+0x42>
  {
    reg.bdu = val;
 8003142:	78fb      	ldrb	r3, [r7, #3]
 8003144:	f003 0301 	and.w	r3, r3, #1
 8003148:	b2da      	uxtb	r2, r3
 800314a:	7a3b      	ldrb	r3, [r7, #8]
 800314c:	f362 03c3 	bfi	r3, r2, #3, #1
 8003150:	723b      	strb	r3, [r7, #8]
    ret = lis2dw12_write_reg(ctx, LIS2DW12_CTRL2, (uint8_t *) &reg, 1);
 8003152:	f107 0208 	add.w	r2, r7, #8
 8003156:	2301      	movs	r3, #1
 8003158:	2121      	movs	r1, #33	; 0x21
 800315a:	6878      	ldr	r0, [r7, #4]
 800315c:	f7ff fdb0 	bl	8002cc0 <lis2dw12_write_reg>
 8003160:	60f8      	str	r0, [r7, #12]
  }

  return ret;
 8003162:	68fb      	ldr	r3, [r7, #12]
}
 8003164:	4618      	mov	r0, r3
 8003166:	3710      	adds	r7, #16
 8003168:	46bd      	mov	sp, r7
 800316a:	bd80      	pop	{r7, pc}

0800316c <lis2dw12_full_scale_set>:
  * @param  val      change the values of fs in reg CTRL6
  * @retval          interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t lis2dw12_full_scale_set(stmdev_ctx_t *ctx, lis2dw12_fs_t val)
{
 800316c:	b580      	push	{r7, lr}
 800316e:	b084      	sub	sp, #16
 8003170:	af00      	add	r7, sp, #0
 8003172:	6078      	str	r0, [r7, #4]
 8003174:	460b      	mov	r3, r1
 8003176:	70fb      	strb	r3, [r7, #3]
  lis2dw12_ctrl6_t reg;
  int32_t ret;

  ret = lis2dw12_read_reg(ctx, LIS2DW12_CTRL6, (uint8_t *) &reg, 1);
 8003178:	f107 0208 	add.w	r2, r7, #8
 800317c:	2301      	movs	r3, #1
 800317e:	2125      	movs	r1, #37	; 0x25
 8003180:	6878      	ldr	r0, [r7, #4]
 8003182:	f7ff fd85 	bl	8002c90 <lis2dw12_read_reg>
 8003186:	60f8      	str	r0, [r7, #12]

  if (ret == 0)
 8003188:	68fb      	ldr	r3, [r7, #12]
 800318a:	2b00      	cmp	r3, #0
 800318c:	d10f      	bne.n	80031ae <lis2dw12_full_scale_set+0x42>
  {
    reg.fs = (uint8_t) val;
 800318e:	78fb      	ldrb	r3, [r7, #3]
 8003190:	f003 0303 	and.w	r3, r3, #3
 8003194:	b2da      	uxtb	r2, r3
 8003196:	7a3b      	ldrb	r3, [r7, #8]
 8003198:	f362 1305 	bfi	r3, r2, #4, #2
 800319c:	723b      	strb	r3, [r7, #8]
    ret = lis2dw12_write_reg(ctx, LIS2DW12_CTRL6, (uint8_t *) &reg, 1);
 800319e:	f107 0208 	add.w	r2, r7, #8
 80031a2:	2301      	movs	r3, #1
 80031a4:	2125      	movs	r1, #37	; 0x25
 80031a6:	6878      	ldr	r0, [r7, #4]
 80031a8:	f7ff fd8a 	bl	8002cc0 <lis2dw12_write_reg>
 80031ac:	60f8      	str	r0, [r7, #12]
  }

  return ret;
 80031ae:	68fb      	ldr	r3, [r7, #12]
}
 80031b0:	4618      	mov	r0, r3
 80031b2:	3710      	adds	r7, #16
 80031b4:	46bd      	mov	sp, r7
 80031b6:	bd80      	pop	{r7, pc}

080031b8 <lis2dw12_full_scale_get>:
  * @param  val      Get the values of fs in reg CTRL6
  * @retval          interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t lis2dw12_full_scale_get(stmdev_ctx_t *ctx, lis2dw12_fs_t *val)
{
 80031b8:	b580      	push	{r7, lr}
 80031ba:	b084      	sub	sp, #16
 80031bc:	af00      	add	r7, sp, #0
 80031be:	6078      	str	r0, [r7, #4]
 80031c0:	6039      	str	r1, [r7, #0]
  lis2dw12_ctrl6_t reg;
  int32_t ret;

  ret = lis2dw12_read_reg(ctx, LIS2DW12_CTRL6, (uint8_t *) &reg, 1);
 80031c2:	f107 0208 	add.w	r2, r7, #8
 80031c6:	2301      	movs	r3, #1
 80031c8:	2125      	movs	r1, #37	; 0x25
 80031ca:	6878      	ldr	r0, [r7, #4]
 80031cc:	f7ff fd60 	bl	8002c90 <lis2dw12_read_reg>
 80031d0:	60f8      	str	r0, [r7, #12]

  switch (reg.fs)
 80031d2:	7a3b      	ldrb	r3, [r7, #8]
 80031d4:	f3c3 1301 	ubfx	r3, r3, #4, #2
 80031d8:	b2db      	uxtb	r3, r3
 80031da:	2b03      	cmp	r3, #3
 80031dc:	d81a      	bhi.n	8003214 <lis2dw12_full_scale_get+0x5c>
 80031de:	a201      	add	r2, pc, #4	; (adr r2, 80031e4 <lis2dw12_full_scale_get+0x2c>)
 80031e0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80031e4:	080031f5 	.word	0x080031f5
 80031e8:	080031fd 	.word	0x080031fd
 80031ec:	08003205 	.word	0x08003205
 80031f0:	0800320d 	.word	0x0800320d
  {
    case LIS2DW12_2g:
      *val = LIS2DW12_2g;
 80031f4:	683b      	ldr	r3, [r7, #0]
 80031f6:	2200      	movs	r2, #0
 80031f8:	701a      	strb	r2, [r3, #0]
      break;
 80031fa:	e00f      	b.n	800321c <lis2dw12_full_scale_get+0x64>

    case LIS2DW12_4g:
      *val = LIS2DW12_4g;
 80031fc:	683b      	ldr	r3, [r7, #0]
 80031fe:	2201      	movs	r2, #1
 8003200:	701a      	strb	r2, [r3, #0]
      break;
 8003202:	e00b      	b.n	800321c <lis2dw12_full_scale_get+0x64>

    case LIS2DW12_8g:
      *val = LIS2DW12_8g;
 8003204:	683b      	ldr	r3, [r7, #0]
 8003206:	2202      	movs	r2, #2
 8003208:	701a      	strb	r2, [r3, #0]
      break;
 800320a:	e007      	b.n	800321c <lis2dw12_full_scale_get+0x64>

    case LIS2DW12_16g:
      *val = LIS2DW12_16g;
 800320c:	683b      	ldr	r3, [r7, #0]
 800320e:	2203      	movs	r2, #3
 8003210:	701a      	strb	r2, [r3, #0]
      break;
 8003212:	e003      	b.n	800321c <lis2dw12_full_scale_get+0x64>

    default:
      *val = LIS2DW12_2g;
 8003214:	683b      	ldr	r3, [r7, #0]
 8003216:	2200      	movs	r2, #0
 8003218:	701a      	strb	r2, [r3, #0]
      break;
 800321a:	bf00      	nop
  }

  return ret;
 800321c:	68fb      	ldr	r3, [r7, #12]
}
 800321e:	4618      	mov	r0, r3
 8003220:	3710      	adds	r7, #16
 8003222:	46bd      	mov	sp, r7
 8003224:	bd80      	pop	{r7, pc}
 8003226:	bf00      	nop

08003228 <lis2dw12_acceleration_raw_get>:
  * @param  val      buffer that stores data read
  * @retval          interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t lis2dw12_acceleration_raw_get(stmdev_ctx_t *ctx, int16_t *val)
{
 8003228:	b580      	push	{r7, lr}
 800322a:	b086      	sub	sp, #24
 800322c:	af00      	add	r7, sp, #0
 800322e:	6078      	str	r0, [r7, #4]
 8003230:	6039      	str	r1, [r7, #0]
  uint8_t buff[6];
  int32_t ret;

  ret = lis2dw12_read_reg(ctx, LIS2DW12_OUT_X_L, buff, 6);
 8003232:	f107 020c 	add.w	r2, r7, #12
 8003236:	2306      	movs	r3, #6
 8003238:	2128      	movs	r1, #40	; 0x28
 800323a:	6878      	ldr	r0, [r7, #4]
 800323c:	f7ff fd28 	bl	8002c90 <lis2dw12_read_reg>
 8003240:	6178      	str	r0, [r7, #20]
  val[0] = (int16_t)buff[1];
 8003242:	7b7b      	ldrb	r3, [r7, #13]
 8003244:	b21a      	sxth	r2, r3
 8003246:	683b      	ldr	r3, [r7, #0]
 8003248:	801a      	strh	r2, [r3, #0]
  val[0] = (val[0] * 256) + (int16_t)buff[0];
 800324a:	683b      	ldr	r3, [r7, #0]
 800324c:	f9b3 3000 	ldrsh.w	r3, [r3]
 8003250:	b29b      	uxth	r3, r3
 8003252:	021b      	lsls	r3, r3, #8
 8003254:	b29a      	uxth	r2, r3
 8003256:	7b3b      	ldrb	r3, [r7, #12]
 8003258:	b29b      	uxth	r3, r3
 800325a:	4413      	add	r3, r2
 800325c:	b29b      	uxth	r3, r3
 800325e:	b21a      	sxth	r2, r3
 8003260:	683b      	ldr	r3, [r7, #0]
 8003262:	801a      	strh	r2, [r3, #0]
  val[1] = (int16_t)buff[3];
 8003264:	7bfa      	ldrb	r2, [r7, #15]
 8003266:	683b      	ldr	r3, [r7, #0]
 8003268:	3302      	adds	r3, #2
 800326a:	b212      	sxth	r2, r2
 800326c:	801a      	strh	r2, [r3, #0]
  val[1] = (val[1] * 256) + (int16_t)buff[2];
 800326e:	683b      	ldr	r3, [r7, #0]
 8003270:	3302      	adds	r3, #2
 8003272:	f9b3 3000 	ldrsh.w	r3, [r3]
 8003276:	b29b      	uxth	r3, r3
 8003278:	021b      	lsls	r3, r3, #8
 800327a:	b29a      	uxth	r2, r3
 800327c:	7bbb      	ldrb	r3, [r7, #14]
 800327e:	b29b      	uxth	r3, r3
 8003280:	4413      	add	r3, r2
 8003282:	b29a      	uxth	r2, r3
 8003284:	683b      	ldr	r3, [r7, #0]
 8003286:	3302      	adds	r3, #2
 8003288:	b212      	sxth	r2, r2
 800328a:	801a      	strh	r2, [r3, #0]
  val[2] = (int16_t)buff[5];
 800328c:	7c7a      	ldrb	r2, [r7, #17]
 800328e:	683b      	ldr	r3, [r7, #0]
 8003290:	3304      	adds	r3, #4
 8003292:	b212      	sxth	r2, r2
 8003294:	801a      	strh	r2, [r3, #0]
  val[2] = (val[2] * 256) + (int16_t)buff[4];
 8003296:	683b      	ldr	r3, [r7, #0]
 8003298:	3304      	adds	r3, #4
 800329a:	f9b3 3000 	ldrsh.w	r3, [r3]
 800329e:	b29b      	uxth	r3, r3
 80032a0:	021b      	lsls	r3, r3, #8
 80032a2:	b29a      	uxth	r2, r3
 80032a4:	7c3b      	ldrb	r3, [r7, #16]
 80032a6:	b29b      	uxth	r3, r3
 80032a8:	4413      	add	r3, r2
 80032aa:	b29a      	uxth	r2, r3
 80032ac:	683b      	ldr	r3, [r7, #0]
 80032ae:	3304      	adds	r3, #4
 80032b0:	b212      	sxth	r2, r2
 80032b2:	801a      	strh	r2, [r3, #0]

  return ret;
 80032b4:	697b      	ldr	r3, [r7, #20]
}
 80032b6:	4618      	mov	r0, r3
 80032b8:	3718      	adds	r7, #24
 80032ba:	46bd      	mov	sp, r7
 80032bc:	bd80      	pop	{r7, pc}

080032be <lis2dw12_device_id_get>:
  * @param  buff     buffer that stores data read
  * @retval          interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t lis2dw12_device_id_get(stmdev_ctx_t *ctx, uint8_t *buff)
{
 80032be:	b580      	push	{r7, lr}
 80032c0:	b084      	sub	sp, #16
 80032c2:	af00      	add	r7, sp, #0
 80032c4:	6078      	str	r0, [r7, #4]
 80032c6:	6039      	str	r1, [r7, #0]
  int32_t ret;

  ret = lis2dw12_read_reg(ctx, LIS2DW12_WHO_AM_I, buff, 1);
 80032c8:	2301      	movs	r3, #1
 80032ca:	683a      	ldr	r2, [r7, #0]
 80032cc:	210f      	movs	r1, #15
 80032ce:	6878      	ldr	r0, [r7, #4]
 80032d0:	f7ff fcde 	bl	8002c90 <lis2dw12_read_reg>
 80032d4:	60f8      	str	r0, [r7, #12]

  return ret;
 80032d6:	68fb      	ldr	r3, [r7, #12]
}
 80032d8:	4618      	mov	r0, r3
 80032da:	3710      	adds	r7, #16
 80032dc:	46bd      	mov	sp, r7
 80032de:	bd80      	pop	{r7, pc}

080032e0 <lis2dw12_auto_increment_set>:
  * @param  val      change the values of if_add_inc in reg CTRL2
  * @retval          interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t lis2dw12_auto_increment_set(stmdev_ctx_t *ctx, uint8_t val)
{
 80032e0:	b580      	push	{r7, lr}
 80032e2:	b084      	sub	sp, #16
 80032e4:	af00      	add	r7, sp, #0
 80032e6:	6078      	str	r0, [r7, #4]
 80032e8:	460b      	mov	r3, r1
 80032ea:	70fb      	strb	r3, [r7, #3]
  lis2dw12_ctrl2_t reg;
  int32_t ret;

  ret = lis2dw12_read_reg(ctx, LIS2DW12_CTRL2, (uint8_t *) &reg, 1);
 80032ec:	f107 0208 	add.w	r2, r7, #8
 80032f0:	2301      	movs	r3, #1
 80032f2:	2121      	movs	r1, #33	; 0x21
 80032f4:	6878      	ldr	r0, [r7, #4]
 80032f6:	f7ff fccb 	bl	8002c90 <lis2dw12_read_reg>
 80032fa:	60f8      	str	r0, [r7, #12]

  if (ret == 0)
 80032fc:	68fb      	ldr	r3, [r7, #12]
 80032fe:	2b00      	cmp	r3, #0
 8003300:	d10f      	bne.n	8003322 <lis2dw12_auto_increment_set+0x42>
  {
    reg.if_add_inc = val;
 8003302:	78fb      	ldrb	r3, [r7, #3]
 8003304:	f003 0301 	and.w	r3, r3, #1
 8003308:	b2da      	uxtb	r2, r3
 800330a:	7a3b      	ldrb	r3, [r7, #8]
 800330c:	f362 0382 	bfi	r3, r2, #2, #1
 8003310:	723b      	strb	r3, [r7, #8]
    ret = lis2dw12_write_reg(ctx, LIS2DW12_CTRL2, (uint8_t *) &reg, 1);
 8003312:	f107 0208 	add.w	r2, r7, #8
 8003316:	2301      	movs	r3, #1
 8003318:	2121      	movs	r1, #33	; 0x21
 800331a:	6878      	ldr	r0, [r7, #4]
 800331c:	f7ff fcd0 	bl	8002cc0 <lis2dw12_write_reg>
 8003320:	60f8      	str	r0, [r7, #12]
  }

  return ret;
 8003322:	68fb      	ldr	r3, [r7, #12]
}
 8003324:	4618      	mov	r0, r3
 8003326:	3710      	adds	r7, #16
 8003328:	46bd      	mov	sp, r7
 800332a:	bd80      	pop	{r7, pc}

0800332c <lis2dw12_fifo_mode_set>:
  * @retval          interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t lis2dw12_fifo_mode_set(stmdev_ctx_t *ctx,
                               lis2dw12_fmode_t val)
{
 800332c:	b580      	push	{r7, lr}
 800332e:	b084      	sub	sp, #16
 8003330:	af00      	add	r7, sp, #0
 8003332:	6078      	str	r0, [r7, #4]
 8003334:	460b      	mov	r3, r1
 8003336:	70fb      	strb	r3, [r7, #3]
  lis2dw12_fifo_ctrl_t reg;
  int32_t ret;

  ret = lis2dw12_read_reg(ctx, LIS2DW12_FIFO_CTRL, (uint8_t *) &reg, 1);
 8003338:	f107 0208 	add.w	r2, r7, #8
 800333c:	2301      	movs	r3, #1
 800333e:	212e      	movs	r1, #46	; 0x2e
 8003340:	6878      	ldr	r0, [r7, #4]
 8003342:	f7ff fca5 	bl	8002c90 <lis2dw12_read_reg>
 8003346:	60f8      	str	r0, [r7, #12]

  if (ret == 0)
 8003348:	68fb      	ldr	r3, [r7, #12]
 800334a:	2b00      	cmp	r3, #0
 800334c:	d10f      	bne.n	800336e <lis2dw12_fifo_mode_set+0x42>
  {
    reg.fmode = (uint8_t) val;
 800334e:	78fb      	ldrb	r3, [r7, #3]
 8003350:	f003 0307 	and.w	r3, r3, #7
 8003354:	b2da      	uxtb	r2, r3
 8003356:	7a3b      	ldrb	r3, [r7, #8]
 8003358:	f362 1347 	bfi	r3, r2, #5, #3
 800335c:	723b      	strb	r3, [r7, #8]
    ret = lis2dw12_write_reg(ctx, LIS2DW12_FIFO_CTRL, (uint8_t *) &reg, 1);
 800335e:	f107 0208 	add.w	r2, r7, #8
 8003362:	2301      	movs	r3, #1
 8003364:	212e      	movs	r1, #46	; 0x2e
 8003366:	6878      	ldr	r0, [r7, #4]
 8003368:	f7ff fcaa 	bl	8002cc0 <lis2dw12_write_reg>
 800336c:	60f8      	str	r0, [r7, #12]
  }

  return ret;
 800336e:	68fb      	ldr	r3, [r7, #12]
}
 8003370:	4618      	mov	r0, r3
 8003372:	3710      	adds	r7, #16
 8003374:	46bd      	mov	sp, r7
 8003376:	bd80      	pop	{r7, pc}

08003378 <LIS2MDL_RegisterBusIO>:
  * @brief  Register Component Bus IO operations
  * @param  pObj the device pObj
  * @retval 0 in case of success, an error code otherwise
  */
int32_t LIS2MDL_RegisterBusIO(LIS2MDL_Object_t *pObj, LIS2MDL_IO_t *pIO)
{
 8003378:	b580      	push	{r7, lr}
 800337a:	b084      	sub	sp, #16
 800337c:	af00      	add	r7, sp, #0
 800337e:	6078      	str	r0, [r7, #4]
 8003380:	6039      	str	r1, [r7, #0]
  int32_t ret = LIS2MDL_OK;
 8003382:	2300      	movs	r3, #0
 8003384:	60fb      	str	r3, [r7, #12]

  if (pObj == NULL)
 8003386:	687b      	ldr	r3, [r7, #4]
 8003388:	2b00      	cmp	r3, #0
 800338a:	d103      	bne.n	8003394 <LIS2MDL_RegisterBusIO+0x1c>
  {
    ret = LIS2MDL_ERROR;
 800338c:	f04f 33ff 	mov.w	r3, #4294967295
 8003390:	60fb      	str	r3, [r7, #12]
 8003392:	e067      	b.n	8003464 <LIS2MDL_RegisterBusIO+0xec>
  }
  else
  {
    pObj->IO.Init      = pIO->Init;
 8003394:	683b      	ldr	r3, [r7, #0]
 8003396:	681a      	ldr	r2, [r3, #0]
 8003398:	687b      	ldr	r3, [r7, #4]
 800339a:	601a      	str	r2, [r3, #0]
    pObj->IO.DeInit    = pIO->DeInit;
 800339c:	683b      	ldr	r3, [r7, #0]
 800339e:	685a      	ldr	r2, [r3, #4]
 80033a0:	687b      	ldr	r3, [r7, #4]
 80033a2:	605a      	str	r2, [r3, #4]
    pObj->IO.BusType   = pIO->BusType;
 80033a4:	683b      	ldr	r3, [r7, #0]
 80033a6:	689a      	ldr	r2, [r3, #8]
 80033a8:	687b      	ldr	r3, [r7, #4]
 80033aa:	609a      	str	r2, [r3, #8]
    pObj->IO.Address   = pIO->Address;
 80033ac:	683b      	ldr	r3, [r7, #0]
 80033ae:	7b1a      	ldrb	r2, [r3, #12]
 80033b0:	687b      	ldr	r3, [r7, #4]
 80033b2:	731a      	strb	r2, [r3, #12]
    pObj->IO.WriteReg  = pIO->WriteReg;
 80033b4:	683b      	ldr	r3, [r7, #0]
 80033b6:	691a      	ldr	r2, [r3, #16]
 80033b8:	687b      	ldr	r3, [r7, #4]
 80033ba:	611a      	str	r2, [r3, #16]
    pObj->IO.ReadReg   = pIO->ReadReg;
 80033bc:	683b      	ldr	r3, [r7, #0]
 80033be:	695a      	ldr	r2, [r3, #20]
 80033c0:	687b      	ldr	r3, [r7, #4]
 80033c2:	615a      	str	r2, [r3, #20]
    pObj->IO.GetTick   = pIO->GetTick;
 80033c4:	683b      	ldr	r3, [r7, #0]
 80033c6:	699a      	ldr	r2, [r3, #24]
 80033c8:	687b      	ldr	r3, [r7, #4]
 80033ca:	619a      	str	r2, [r3, #24]

    pObj->Ctx.read_reg  = ReadMagRegWrap;
 80033cc:	687b      	ldr	r3, [r7, #4]
 80033ce:	4a28      	ldr	r2, [pc, #160]	; (8003470 <LIS2MDL_RegisterBusIO+0xf8>)
 80033d0:	625a      	str	r2, [r3, #36]	; 0x24
    pObj->Ctx.write_reg = WriteMagRegWrap;
 80033d2:	687b      	ldr	r3, [r7, #4]
 80033d4:	4a27      	ldr	r2, [pc, #156]	; (8003474 <LIS2MDL_RegisterBusIO+0xfc>)
 80033d6:	621a      	str	r2, [r3, #32]
    pObj->Ctx.mdelay    = pIO->Delay;
 80033d8:	683b      	ldr	r3, [r7, #0]
 80033da:	69da      	ldr	r2, [r3, #28]
 80033dc:	687b      	ldr	r3, [r7, #4]
 80033de:	629a      	str	r2, [r3, #40]	; 0x28
    pObj->Ctx.handle    = pObj;
 80033e0:	687b      	ldr	r3, [r7, #4]
 80033e2:	687a      	ldr	r2, [r7, #4]
 80033e4:	62da      	str	r2, [r3, #44]	; 0x2c

    if (pObj->IO.Init == NULL)
 80033e6:	687b      	ldr	r3, [r7, #4]
 80033e8:	681b      	ldr	r3, [r3, #0]
 80033ea:	2b00      	cmp	r3, #0
 80033ec:	d103      	bne.n	80033f6 <LIS2MDL_RegisterBusIO+0x7e>
    {
      ret = LIS2MDL_ERROR;
 80033ee:	f04f 33ff 	mov.w	r3, #4294967295
 80033f2:	60fb      	str	r3, [r7, #12]
 80033f4:	e036      	b.n	8003464 <LIS2MDL_RegisterBusIO+0xec>
    }
    else if (pObj->IO.Init() != LIS2MDL_OK)
 80033f6:	687b      	ldr	r3, [r7, #4]
 80033f8:	681b      	ldr	r3, [r3, #0]
 80033fa:	4798      	blx	r3
 80033fc:	4603      	mov	r3, r0
 80033fe:	2b00      	cmp	r3, #0
 8003400:	d003      	beq.n	800340a <LIS2MDL_RegisterBusIO+0x92>
    {
      ret = LIS2MDL_ERROR;
 8003402:	f04f 33ff 	mov.w	r3, #4294967295
 8003406:	60fb      	str	r3, [r7, #12]
 8003408:	e02c      	b.n	8003464 <LIS2MDL_RegisterBusIO+0xec>
    }
    else
    {
      if (pObj->IO.BusType != LIS2MDL_I2C_BUS) /* If the bus type is not I2C */
 800340a:	687b      	ldr	r3, [r7, #4]
 800340c:	689b      	ldr	r3, [r3, #8]
 800340e:	2b00      	cmp	r3, #0
 8003410:	d028      	beq.n	8003464 <LIS2MDL_RegisterBusIO+0xec>
      {
        /* Disable I2C interface support and enable eventually SPI 4-Wires only the first time */
        if (pObj->is_initialized == 0U)
 8003412:	687b      	ldr	r3, [r7, #4]
 8003414:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8003418:	2b00      	cmp	r3, #0
 800341a:	d123      	bne.n	8003464 <LIS2MDL_RegisterBusIO+0xec>
        {
          if (pObj->IO.BusType == LIS2MDL_SPI_4WIRES_BUS) /* SPI 4-Wires */
 800341c:	687b      	ldr	r3, [r7, #4]
 800341e:	689b      	ldr	r3, [r3, #8]
 8003420:	2b01      	cmp	r3, #1
 8003422:	d10d      	bne.n	8003440 <LIS2MDL_RegisterBusIO+0xc8>
          {
            /* Enable SPI 4-Wires and disable I2C support on the component */
            uint8_t data = 0x34;
 8003424:	2334      	movs	r3, #52	; 0x34
 8003426:	72fb      	strb	r3, [r7, #11]

            if (LIS2MDL_Write_Reg(pObj, LIS2MDL_CFG_REG_C, data) != LIS2MDL_OK)
 8003428:	7afb      	ldrb	r3, [r7, #11]
 800342a:	461a      	mov	r2, r3
 800342c:	2162      	movs	r1, #98	; 0x62
 800342e:	6878      	ldr	r0, [r7, #4]
 8003430:	f000 fb1b 	bl	8003a6a <LIS2MDL_Write_Reg>
 8003434:	4603      	mov	r3, r0
 8003436:	2b00      	cmp	r3, #0
 8003438:	d014      	beq.n	8003464 <LIS2MDL_RegisterBusIO+0xec>
            {
              return LIS2MDL_ERROR;
 800343a:	f04f 33ff 	mov.w	r3, #4294967295
 800343e:	e012      	b.n	8003466 <LIS2MDL_RegisterBusIO+0xee>
            }
          }
          else if (pObj->IO.BusType == LSM6DSOX_SENSORHUB_LIS2MDL_I2C_BUS) /* LSM6DSOX SensorHub with LIS2MDL example */
 8003440:	687b      	ldr	r3, [r7, #4]
 8003442:	689b      	ldr	r3, [r3, #8]
 8003444:	2b03      	cmp	r3, #3
 8003446:	d101      	bne.n	800344c <LIS2MDL_RegisterBusIO+0xd4>
          {
            /* Do nothing, just keep I2C support on the component */
            return ret;
 8003448:	68fb      	ldr	r3, [r7, #12]
 800344a:	e00c      	b.n	8003466 <LIS2MDL_RegisterBusIO+0xee>
          }
          else
          {
            /* Disable I2C interface on the component */
            if (lis2mdl_i2c_interface_set(&(pObj->Ctx), LIS2MDL_I2C_DISABLE) != LIS2MDL_OK)
 800344c:	687b      	ldr	r3, [r7, #4]
 800344e:	3320      	adds	r3, #32
 8003450:	2101      	movs	r1, #1
 8003452:	4618      	mov	r0, r3
 8003454:	f000 ff70 	bl	8004338 <lis2mdl_i2c_interface_set>
 8003458:	4603      	mov	r3, r0
 800345a:	2b00      	cmp	r3, #0
 800345c:	d002      	beq.n	8003464 <LIS2MDL_RegisterBusIO+0xec>
            {
              return LIS2MDL_ERROR;
 800345e:	f04f 33ff 	mov.w	r3, #4294967295
 8003462:	e000      	b.n	8003466 <LIS2MDL_RegisterBusIO+0xee>
        }
      }
    }
  }

  return ret;
 8003464:	68fb      	ldr	r3, [r7, #12]
}
 8003466:	4618      	mov	r0, r3
 8003468:	3710      	adds	r7, #16
 800346a:	46bd      	mov	sp, r7
 800346c:	bd80      	pop	{r7, pc}
 800346e:	bf00      	nop
 8003470:	08003ac1 	.word	0x08003ac1
 8003474:	08003b43 	.word	0x08003b43

08003478 <LIS2MDL_Init>:
  * @brief  Initialize the LIS2MDL sensor
  * @param  pObj the device pObj
  * @retval 0 in case of success, an error code otherwise
  */
int32_t LIS2MDL_Init(LIS2MDL_Object_t *pObj)
{
 8003478:	b580      	push	{r7, lr}
 800347a:	b084      	sub	sp, #16
 800347c:	af00      	add	r7, sp, #0
 800347e:	6078      	str	r0, [r7, #4]
  lis2mdl_cfg_reg_a_t reg_a;
  lis2mdl_cfg_reg_c_t reg_c;

  if (pObj->IO.BusType == LSM6DSOX_SENSORHUB_LIS2MDL_I2C_BUS) /* LSM6DSOX SensorHub with LIS2MDL example */
 8003480:	687b      	ldr	r3, [r7, #4]
 8003482:	689b      	ldr	r3, [r3, #8]
 8003484:	2b03      	cmp	r3, #3
 8003486:	d144      	bne.n	8003512 <LIS2MDL_Init+0x9a>
  {
    /* Read configuration from CFG_REG_C & CFG_REG_A regs */
    if (LSM6DSOX_SENSORHUB_LIS2MDL_ReadShData(pObj, LIS2MDL_CFG_REG_C, (uint8_t *)&reg_c, 1) != LIS2MDL_OK)
 8003488:	f107 0208 	add.w	r2, r7, #8
 800348c:	2301      	movs	r3, #1
 800348e:	2162      	movs	r1, #98	; 0x62
 8003490:	6878      	ldr	r0, [r7, #4]
 8003492:	f000 fb97 	bl	8003bc4 <LSM6DSOX_SENSORHUB_LIS2MDL_ReadShData>
 8003496:	4603      	mov	r3, r0
 8003498:	2b00      	cmp	r3, #0
 800349a:	d002      	beq.n	80034a2 <LIS2MDL_Init+0x2a>
    {
      return LIS2MDL_ERROR;
 800349c:	f04f 33ff 	mov.w	r3, #4294967295
 80034a0:	e06c      	b.n	800357c <LIS2MDL_Init+0x104>
    }
    if (LSM6DSOX_SENSORHUB_LIS2MDL_ReadShData(pObj, LIS2MDL_CFG_REG_A, (uint8_t *)&reg_a, 1) != LIS2MDL_OK)
 80034a2:	f107 020c 	add.w	r2, r7, #12
 80034a6:	2301      	movs	r3, #1
 80034a8:	2160      	movs	r1, #96	; 0x60
 80034aa:	6878      	ldr	r0, [r7, #4]
 80034ac:	f000 fb8a 	bl	8003bc4 <LSM6DSOX_SENSORHUB_LIS2MDL_ReadShData>
 80034b0:	4603      	mov	r3, r0
 80034b2:	2b00      	cmp	r3, #0
 80034b4:	d002      	beq.n	80034bc <LIS2MDL_Init+0x44>
    {
      return LIS2MDL_ERROR;
 80034b6:	f04f 33ff 	mov.w	r3, #4294967295
 80034ba:	e05f      	b.n	800357c <LIS2MDL_Init+0x104>
    }

    /* Enable BDU */
    reg_c.bdu = PROPERTY_ENABLE;
 80034bc:	7a3b      	ldrb	r3, [r7, #8]
 80034be:	f043 0310 	orr.w	r3, r3, #16
 80034c2:	723b      	strb	r3, [r7, #8]

    /* Self Test disabled. */
    reg_c.self_test = PROPERTY_DISABLE;
 80034c4:	7a3b      	ldrb	r3, [r7, #8]
 80034c6:	f36f 0341 	bfc	r3, #1, #1
 80034ca:	723b      	strb	r3, [r7, #8]

    /* Operating mode selection - power down */
    reg_a.md = LIS2MDL_POWER_DOWN;
 80034cc:	7b3b      	ldrb	r3, [r7, #12]
 80034ce:	2202      	movs	r2, #2
 80034d0:	f362 0301 	bfi	r3, r2, #0, #2
 80034d4:	733b      	strb	r3, [r7, #12]

    /* Output data rate selection */
    reg_a.odr = LIS2MDL_ODR_100Hz;
 80034d6:	7b3b      	ldrb	r3, [r7, #12]
 80034d8:	f043 030c 	orr.w	r3, r3, #12
 80034dc:	733b      	strb	r3, [r7, #12]

    /* Write configuration to CFG_REG_C & CFG_REG_A regs */
    if (LSM6DSOX_SENSORHUB_LIS2MDL_WriteShData(pObj, LIS2MDL_CFG_REG_C, (uint8_t *)&reg_c, 1) != LIS2MDL_OK)
 80034de:	f107 0208 	add.w	r2, r7, #8
 80034e2:	2301      	movs	r3, #1
 80034e4:	2162      	movs	r1, #98	; 0x62
 80034e6:	6878      	ldr	r0, [r7, #4]
 80034e8:	f000 fcab 	bl	8003e42 <LSM6DSOX_SENSORHUB_LIS2MDL_WriteShData>
 80034ec:	4603      	mov	r3, r0
 80034ee:	2b00      	cmp	r3, #0
 80034f0:	d002      	beq.n	80034f8 <LIS2MDL_Init+0x80>
    {
      return LIS2MDL_ERROR;
 80034f2:	f04f 33ff 	mov.w	r3, #4294967295
 80034f6:	e041      	b.n	800357c <LIS2MDL_Init+0x104>
    }
    if (LSM6DSOX_SENSORHUB_LIS2MDL_WriteShData(pObj, LIS2MDL_CFG_REG_A, (uint8_t *)&reg_a, 1) != LIS2MDL_OK)
 80034f8:	f107 020c 	add.w	r2, r7, #12
 80034fc:	2301      	movs	r3, #1
 80034fe:	2160      	movs	r1, #96	; 0x60
 8003500:	6878      	ldr	r0, [r7, #4]
 8003502:	f000 fc9e 	bl	8003e42 <LSM6DSOX_SENSORHUB_LIS2MDL_WriteShData>
 8003506:	4603      	mov	r3, r0
 8003508:	2b00      	cmp	r3, #0
 800350a:	d032      	beq.n	8003572 <LIS2MDL_Init+0xfa>
    {
      return LIS2MDL_ERROR;
 800350c:	f04f 33ff 	mov.w	r3, #4294967295
 8003510:	e034      	b.n	800357c <LIS2MDL_Init+0x104>
    }
  }
  else
  {
    /* Enable BDU */
    if (lis2mdl_block_data_update_set(&(pObj->Ctx), PROPERTY_ENABLE) != LIS2MDL_OK)
 8003512:	687b      	ldr	r3, [r7, #4]
 8003514:	3320      	adds	r3, #32
 8003516:	2101      	movs	r1, #1
 8003518:	4618      	mov	r0, r3
 800351a:	f000 fe65 	bl	80041e8 <lis2mdl_block_data_update_set>
 800351e:	4603      	mov	r3, r0
 8003520:	2b00      	cmp	r3, #0
 8003522:	d002      	beq.n	800352a <LIS2MDL_Init+0xb2>
    {
      return LIS2MDL_ERROR;
 8003524:	f04f 33ff 	mov.w	r3, #4294967295
 8003528:	e028      	b.n	800357c <LIS2MDL_Init+0x104>
    }

    /* Operating mode selection - power down */
    if (lis2mdl_operating_mode_set(&(pObj->Ctx), LIS2MDL_POWER_DOWN) != LIS2MDL_OK)
 800352a:	687b      	ldr	r3, [r7, #4]
 800352c:	3320      	adds	r3, #32
 800352e:	2102      	movs	r1, #2
 8003530:	4618      	mov	r0, r3
 8003532:	f000 fdd4 	bl	80040de <lis2mdl_operating_mode_set>
 8003536:	4603      	mov	r3, r0
 8003538:	2b00      	cmp	r3, #0
 800353a:	d002      	beq.n	8003542 <LIS2MDL_Init+0xca>
    {
      return LIS2MDL_ERROR;
 800353c:	f04f 33ff 	mov.w	r3, #4294967295
 8003540:	e01c      	b.n	800357c <LIS2MDL_Init+0x104>
    }

    /* Output data rate selection */
    if (lis2mdl_data_rate_set(&(pObj->Ctx), LIS2MDL_ODR_100Hz) != LIS2MDL_OK)
 8003542:	687b      	ldr	r3, [r7, #4]
 8003544:	3320      	adds	r3, #32
 8003546:	2103      	movs	r1, #3
 8003548:	4618      	mov	r0, r3
 800354a:	f000 fdee 	bl	800412a <lis2mdl_data_rate_set>
 800354e:	4603      	mov	r3, r0
 8003550:	2b00      	cmp	r3, #0
 8003552:	d002      	beq.n	800355a <LIS2MDL_Init+0xe2>
    {
      return LIS2MDL_ERROR;
 8003554:	f04f 33ff 	mov.w	r3, #4294967295
 8003558:	e010      	b.n	800357c <LIS2MDL_Init+0x104>
    }

    /* Self Test disabled. */
    if (lis2mdl_self_test_set(&(pObj->Ctx), PROPERTY_DISABLE) != LIS2MDL_OK)
 800355a:	687b      	ldr	r3, [r7, #4]
 800355c:	3320      	adds	r3, #32
 800355e:	2100      	movs	r1, #0
 8003560:	4618      	mov	r0, r3
 8003562:	f000 fec3 	bl	80042ec <lis2mdl_self_test_set>
 8003566:	4603      	mov	r3, r0
 8003568:	2b00      	cmp	r3, #0
 800356a:	d002      	beq.n	8003572 <LIS2MDL_Init+0xfa>
    {
      return LIS2MDL_ERROR;
 800356c:	f04f 33ff 	mov.w	r3, #4294967295
 8003570:	e004      	b.n	800357c <LIS2MDL_Init+0x104>
    }
  }

  pObj->is_initialized = 1;
 8003572:	687b      	ldr	r3, [r7, #4]
 8003574:	2201      	movs	r2, #1
 8003576:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30

  return LIS2MDL_OK;
 800357a:	2300      	movs	r3, #0
}
 800357c:	4618      	mov	r0, r3
 800357e:	3710      	adds	r7, #16
 8003580:	46bd      	mov	sp, r7
 8003582:	bd80      	pop	{r7, pc}

08003584 <LIS2MDL_DeInit>:
  * @brief  Deinitialize the LIS2MDL magnetometer sensor
  * @param  pObj the device pObj
  * @retval 0 in case of success, an error code otherwise
  */
int32_t LIS2MDL_DeInit(LIS2MDL_Object_t *pObj)
{
 8003584:	b580      	push	{r7, lr}
 8003586:	b082      	sub	sp, #8
 8003588:	af00      	add	r7, sp, #0
 800358a:	6078      	str	r0, [r7, #4]
  /* Disable the component */
  if (LIS2MDL_MAG_Disable(pObj) != LIS2MDL_OK)
 800358c:	6878      	ldr	r0, [r7, #4]
 800358e:	f000 f8a5 	bl	80036dc <LIS2MDL_MAG_Disable>
 8003592:	4603      	mov	r3, r0
 8003594:	2b00      	cmp	r3, #0
 8003596:	d002      	beq.n	800359e <LIS2MDL_DeInit+0x1a>
  {
    return LIS2MDL_ERROR;
 8003598:	f04f 33ff 	mov.w	r3, #4294967295
 800359c:	e004      	b.n	80035a8 <LIS2MDL_DeInit+0x24>
  }

  pObj->is_initialized = 0;
 800359e:	687b      	ldr	r3, [r7, #4]
 80035a0:	2200      	movs	r2, #0
 80035a2:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30

  return LIS2MDL_OK;
 80035a6:	2300      	movs	r3, #0
}
 80035a8:	4618      	mov	r0, r3
 80035aa:	3708      	adds	r7, #8
 80035ac:	46bd      	mov	sp, r7
 80035ae:	bd80      	pop	{r7, pc}

080035b0 <LIS2MDL_ReadID>:
  * @param  pObj the device pObj
  * @param  Id the WHO_AM_I value
  * @retval 0 in case of success, an error code otherwise
  */
int32_t LIS2MDL_ReadID(LIS2MDL_Object_t *pObj, uint8_t *Id)
{
 80035b0:	b580      	push	{r7, lr}
 80035b2:	b082      	sub	sp, #8
 80035b4:	af00      	add	r7, sp, #0
 80035b6:	6078      	str	r0, [r7, #4]
 80035b8:	6039      	str	r1, [r7, #0]
  if (pObj->IO.BusType == LSM6DSOX_SENSORHUB_LIS2MDL_I2C_BUS) /* LSM6DSOX SensorHub with LIS2MDL example */
 80035ba:	687b      	ldr	r3, [r7, #4]
 80035bc:	689b      	ldr	r3, [r3, #8]
 80035be:	2b03      	cmp	r3, #3
 80035c0:	d10b      	bne.n	80035da <LIS2MDL_ReadID+0x2a>
  {
    if (LSM6DSOX_SENSORHUB_LIS2MDL_ReadShData(pObj, LIS2MDL_WHO_AM_I, Id, 1) != LIS2MDL_OK)
 80035c2:	2301      	movs	r3, #1
 80035c4:	683a      	ldr	r2, [r7, #0]
 80035c6:	214f      	movs	r1, #79	; 0x4f
 80035c8:	6878      	ldr	r0, [r7, #4]
 80035ca:	f000 fafb 	bl	8003bc4 <LSM6DSOX_SENSORHUB_LIS2MDL_ReadShData>
 80035ce:	4603      	mov	r3, r0
 80035d0:	2b00      	cmp	r3, #0
 80035d2:	d00e      	beq.n	80035f2 <LIS2MDL_ReadID+0x42>
    {
      return LIS2MDL_ERROR;
 80035d4:	f04f 33ff 	mov.w	r3, #4294967295
 80035d8:	e00c      	b.n	80035f4 <LIS2MDL_ReadID+0x44>
    }
  }
  else
  {
    if (lis2mdl_device_id_get(&(pObj->Ctx), Id) != LIS2MDL_OK)
 80035da:	687b      	ldr	r3, [r7, #4]
 80035dc:	3320      	adds	r3, #32
 80035de:	6839      	ldr	r1, [r7, #0]
 80035e0:	4618      	mov	r0, r3
 80035e2:	f000 fe72 	bl	80042ca <lis2mdl_device_id_get>
 80035e6:	4603      	mov	r3, r0
 80035e8:	2b00      	cmp	r3, #0
 80035ea:	d002      	beq.n	80035f2 <LIS2MDL_ReadID+0x42>
    {
      return LIS2MDL_ERROR;
 80035ec:	f04f 33ff 	mov.w	r3, #4294967295
 80035f0:	e000      	b.n	80035f4 <LIS2MDL_ReadID+0x44>
    }
  }

  return LIS2MDL_OK;
 80035f2:	2300      	movs	r3, #0
}
 80035f4:	4618      	mov	r0, r3
 80035f6:	3708      	adds	r7, #8
 80035f8:	46bd      	mov	sp, r7
 80035fa:	bd80      	pop	{r7, pc}

080035fc <LIS2MDL_GetCapabilities>:
  * @param  pObj Component object pointer
  * @param  Capabilities pointer to LIS2MDL magnetometer sensor capabilities
  * @retval Component status
  */
int32_t LIS2MDL_GetCapabilities(LIS2MDL_Object_t *pObj, LIS2MDL_Capabilities_t *Capabilities)
{
 80035fc:	b480      	push	{r7}
 80035fe:	b083      	sub	sp, #12
 8003600:	af00      	add	r7, sp, #0
 8003602:	6078      	str	r0, [r7, #4]
 8003604:	6039      	str	r1, [r7, #0]
  /* Prevent unused argument(s) compilation warning */
  (void)(pObj);

  Capabilities->Acc          = 0;
 8003606:	683b      	ldr	r3, [r7, #0]
 8003608:	2200      	movs	r2, #0
 800360a:	701a      	strb	r2, [r3, #0]
  Capabilities->Gyro         = 0;
 800360c:	683b      	ldr	r3, [r7, #0]
 800360e:	2200      	movs	r2, #0
 8003610:	705a      	strb	r2, [r3, #1]
  Capabilities->Magneto      = 1;
 8003612:	683b      	ldr	r3, [r7, #0]
 8003614:	2201      	movs	r2, #1
 8003616:	709a      	strb	r2, [r3, #2]
  Capabilities->LowPower     = 0;
 8003618:	683b      	ldr	r3, [r7, #0]
 800361a:	2200      	movs	r2, #0
 800361c:	70da      	strb	r2, [r3, #3]
  Capabilities->GyroMaxFS    = 0;
 800361e:	683b      	ldr	r3, [r7, #0]
 8003620:	2200      	movs	r2, #0
 8003622:	605a      	str	r2, [r3, #4]
  Capabilities->AccMaxFS     = 0;
 8003624:	683b      	ldr	r3, [r7, #0]
 8003626:	2200      	movs	r2, #0
 8003628:	609a      	str	r2, [r3, #8]
  Capabilities->MagMaxFS     = 50;
 800362a:	683b      	ldr	r3, [r7, #0]
 800362c:	2232      	movs	r2, #50	; 0x32
 800362e:	60da      	str	r2, [r3, #12]
  Capabilities->GyroMaxOdr   = 0.0f;
 8003630:	683b      	ldr	r3, [r7, #0]
 8003632:	f04f 0200 	mov.w	r2, #0
 8003636:	611a      	str	r2, [r3, #16]
  Capabilities->AccMaxOdr    = 0.0f;
 8003638:	683b      	ldr	r3, [r7, #0]
 800363a:	f04f 0200 	mov.w	r2, #0
 800363e:	615a      	str	r2, [r3, #20]
  Capabilities->MagMaxOdr    = 100.0f;
 8003640:	683b      	ldr	r3, [r7, #0]
 8003642:	4a04      	ldr	r2, [pc, #16]	; (8003654 <LIS2MDL_GetCapabilities+0x58>)
 8003644:	619a      	str	r2, [r3, #24]
  return LIS2MDL_OK;
 8003646:	2300      	movs	r3, #0
}
 8003648:	4618      	mov	r0, r3
 800364a:	370c      	adds	r7, #12
 800364c:	46bd      	mov	sp, r7
 800364e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003652:	4770      	bx	lr
 8003654:	42c80000 	.word	0x42c80000

08003658 <LIS2MDL_MAG_Enable>:
  * @brief Enable the LIS2MDL magnetometer sensor
  * @param pObj the device pObj
  * @retval 0 in case of success, an error code otherwise
  */
int32_t LIS2MDL_MAG_Enable(LIS2MDL_Object_t *pObj)
{
 8003658:	b580      	push	{r7, lr}
 800365a:	b084      	sub	sp, #16
 800365c:	af00      	add	r7, sp, #0
 800365e:	6078      	str	r0, [r7, #4]
  lis2mdl_cfg_reg_a_t reg_a;

  /* Check if the component is already enabled */
  if (pObj->mag_is_enabled == 1U)
 8003660:	687b      	ldr	r3, [r7, #4]
 8003662:	f893 3031 	ldrb.w	r3, [r3, #49]	; 0x31
 8003666:	2b01      	cmp	r3, #1
 8003668:	d101      	bne.n	800366e <LIS2MDL_MAG_Enable+0x16>
  {
    return LIS2MDL_OK;
 800366a:	2300      	movs	r3, #0
 800366c:	e032      	b.n	80036d4 <LIS2MDL_MAG_Enable+0x7c>
  }

  if (pObj->IO.BusType == LSM6DSOX_SENSORHUB_LIS2MDL_I2C_BUS) /* LSM6DSOX SensorHub with LIS2MDL example */
 800366e:	687b      	ldr	r3, [r7, #4]
 8003670:	689b      	ldr	r3, [r3, #8]
 8003672:	2b03      	cmp	r3, #3
 8003674:	d11d      	bne.n	80036b2 <LIS2MDL_MAG_Enable+0x5a>
  {
    /* Read configuration from CFG_REG_A reg */
    if (LSM6DSOX_SENSORHUB_LIS2MDL_ReadShData(pObj, LIS2MDL_CFG_REG_A, (uint8_t *)&reg_a, 1) != LIS2MDL_OK)
 8003676:	f107 020c 	add.w	r2, r7, #12
 800367a:	2301      	movs	r3, #1
 800367c:	2160      	movs	r1, #96	; 0x60
 800367e:	6878      	ldr	r0, [r7, #4]
 8003680:	f000 faa0 	bl	8003bc4 <LSM6DSOX_SENSORHUB_LIS2MDL_ReadShData>
 8003684:	4603      	mov	r3, r0
 8003686:	2b00      	cmp	r3, #0
 8003688:	d002      	beq.n	8003690 <LIS2MDL_MAG_Enable+0x38>
    {
      return LIS2MDL_ERROR;
 800368a:	f04f 33ff 	mov.w	r3, #4294967295
 800368e:	e021      	b.n	80036d4 <LIS2MDL_MAG_Enable+0x7c>
    }

    /* Operation mode selection. */
    reg_a.md = LIS2MDL_CONTINUOUS_MODE;
 8003690:	7b3b      	ldrb	r3, [r7, #12]
 8003692:	f36f 0301 	bfc	r3, #0, #2
 8003696:	733b      	strb	r3, [r7, #12]

    /* Write configuration to CFG_REG_A reg */
    if (LSM6DSOX_SENSORHUB_LIS2MDL_WriteShData(pObj, LIS2MDL_CFG_REG_A, (uint8_t *)&reg_a, 1) != LIS2MDL_OK)
 8003698:	f107 020c 	add.w	r2, r7, #12
 800369c:	2301      	movs	r3, #1
 800369e:	2160      	movs	r1, #96	; 0x60
 80036a0:	6878      	ldr	r0, [r7, #4]
 80036a2:	f000 fbce 	bl	8003e42 <LSM6DSOX_SENSORHUB_LIS2MDL_WriteShData>
 80036a6:	4603      	mov	r3, r0
 80036a8:	2b00      	cmp	r3, #0
 80036aa:	d00e      	beq.n	80036ca <LIS2MDL_MAG_Enable+0x72>
    {
      return LIS2MDL_ERROR;
 80036ac:	f04f 33ff 	mov.w	r3, #4294967295
 80036b0:	e010      	b.n	80036d4 <LIS2MDL_MAG_Enable+0x7c>
    }
  }
  else
  {
    /* Operation mode selection. */
    if (lis2mdl_operating_mode_set(&(pObj->Ctx), LIS2MDL_CONTINUOUS_MODE) != LIS2MDL_OK)
 80036b2:	687b      	ldr	r3, [r7, #4]
 80036b4:	3320      	adds	r3, #32
 80036b6:	2100      	movs	r1, #0
 80036b8:	4618      	mov	r0, r3
 80036ba:	f000 fd10 	bl	80040de <lis2mdl_operating_mode_set>
 80036be:	4603      	mov	r3, r0
 80036c0:	2b00      	cmp	r3, #0
 80036c2:	d002      	beq.n	80036ca <LIS2MDL_MAG_Enable+0x72>
    {
      return LIS2MDL_ERROR;
 80036c4:	f04f 33ff 	mov.w	r3, #4294967295
 80036c8:	e004      	b.n	80036d4 <LIS2MDL_MAG_Enable+0x7c>
    }
  }

  pObj->mag_is_enabled = 1;
 80036ca:	687b      	ldr	r3, [r7, #4]
 80036cc:	2201      	movs	r2, #1
 80036ce:	f883 2031 	strb.w	r2, [r3, #49]	; 0x31

  return LIS2MDL_OK;
 80036d2:	2300      	movs	r3, #0
}
 80036d4:	4618      	mov	r0, r3
 80036d6:	3710      	adds	r7, #16
 80036d8:	46bd      	mov	sp, r7
 80036da:	bd80      	pop	{r7, pc}

080036dc <LIS2MDL_MAG_Disable>:
  * @brief Disable the LIS2MDL magnetometer sensor
  * @param pObj the device pObj
  * @retval 0 in case of success, an error code otherwise
  */
int32_t LIS2MDL_MAG_Disable(LIS2MDL_Object_t *pObj)
{
 80036dc:	b580      	push	{r7, lr}
 80036de:	b084      	sub	sp, #16
 80036e0:	af00      	add	r7, sp, #0
 80036e2:	6078      	str	r0, [r7, #4]
  lis2mdl_cfg_reg_a_t reg_a;

  /* Check if the component is already disabled */
  if (pObj->mag_is_enabled == 0U)
 80036e4:	687b      	ldr	r3, [r7, #4]
 80036e6:	f893 3031 	ldrb.w	r3, [r3, #49]	; 0x31
 80036ea:	2b00      	cmp	r3, #0
 80036ec:	d101      	bne.n	80036f2 <LIS2MDL_MAG_Disable+0x16>
  {
    return LIS2MDL_OK;
 80036ee:	2300      	movs	r3, #0
 80036f0:	e033      	b.n	800375a <LIS2MDL_MAG_Disable+0x7e>
  }

  if (pObj->IO.BusType == LSM6DSOX_SENSORHUB_LIS2MDL_I2C_BUS) /* LSM6DSOX SensorHub with LIS2MDL example */
 80036f2:	687b      	ldr	r3, [r7, #4]
 80036f4:	689b      	ldr	r3, [r3, #8]
 80036f6:	2b03      	cmp	r3, #3
 80036f8:	d11e      	bne.n	8003738 <LIS2MDL_MAG_Disable+0x5c>
  {
    /* Read configuration from CFG_REG_A reg */
    if (LSM6DSOX_SENSORHUB_LIS2MDL_ReadShData(pObj, LIS2MDL_CFG_REG_A, (uint8_t *)&reg_a, 1) != LIS2MDL_OK)
 80036fa:	f107 020c 	add.w	r2, r7, #12
 80036fe:	2301      	movs	r3, #1
 8003700:	2160      	movs	r1, #96	; 0x60
 8003702:	6878      	ldr	r0, [r7, #4]
 8003704:	f000 fa5e 	bl	8003bc4 <LSM6DSOX_SENSORHUB_LIS2MDL_ReadShData>
 8003708:	4603      	mov	r3, r0
 800370a:	2b00      	cmp	r3, #0
 800370c:	d002      	beq.n	8003714 <LIS2MDL_MAG_Disable+0x38>
    {
      return LIS2MDL_ERROR;
 800370e:	f04f 33ff 	mov.w	r3, #4294967295
 8003712:	e022      	b.n	800375a <LIS2MDL_MAG_Disable+0x7e>
    }

    /* Operation mode selection. */
    reg_a.md = LIS2MDL_POWER_DOWN;
 8003714:	7b3b      	ldrb	r3, [r7, #12]
 8003716:	2202      	movs	r2, #2
 8003718:	f362 0301 	bfi	r3, r2, #0, #2
 800371c:	733b      	strb	r3, [r7, #12]

    /* Write configuration to CFG_REG_A reg */
    if (LSM6DSOX_SENSORHUB_LIS2MDL_WriteShData(pObj, LIS2MDL_CFG_REG_A, (uint8_t *)&reg_a, 1) != LIS2MDL_OK)
 800371e:	f107 020c 	add.w	r2, r7, #12
 8003722:	2301      	movs	r3, #1
 8003724:	2160      	movs	r1, #96	; 0x60
 8003726:	6878      	ldr	r0, [r7, #4]
 8003728:	f000 fb8b 	bl	8003e42 <LSM6DSOX_SENSORHUB_LIS2MDL_WriteShData>
 800372c:	4603      	mov	r3, r0
 800372e:	2b00      	cmp	r3, #0
 8003730:	d00e      	beq.n	8003750 <LIS2MDL_MAG_Disable+0x74>
    {
      return LIS2MDL_ERROR;
 8003732:	f04f 33ff 	mov.w	r3, #4294967295
 8003736:	e010      	b.n	800375a <LIS2MDL_MAG_Disable+0x7e>
    }
  }
  else
  {
    /* Operation mode selection. */
    if (lis2mdl_operating_mode_set(&(pObj->Ctx), LIS2MDL_POWER_DOWN) != LIS2MDL_OK)
 8003738:	687b      	ldr	r3, [r7, #4]
 800373a:	3320      	adds	r3, #32
 800373c:	2102      	movs	r1, #2
 800373e:	4618      	mov	r0, r3
 8003740:	f000 fccd 	bl	80040de <lis2mdl_operating_mode_set>
 8003744:	4603      	mov	r3, r0
 8003746:	2b00      	cmp	r3, #0
 8003748:	d002      	beq.n	8003750 <LIS2MDL_MAG_Disable+0x74>
    {
      return LIS2MDL_ERROR;
 800374a:	f04f 33ff 	mov.w	r3, #4294967295
 800374e:	e004      	b.n	800375a <LIS2MDL_MAG_Disable+0x7e>
    }
  }

  pObj->mag_is_enabled = 0;
 8003750:	687b      	ldr	r3, [r7, #4]
 8003752:	2200      	movs	r2, #0
 8003754:	f883 2031 	strb.w	r2, [r3, #49]	; 0x31

  return LIS2MDL_OK;
 8003758:	2300      	movs	r3, #0
}
 800375a:	4618      	mov	r0, r3
 800375c:	3710      	adds	r7, #16
 800375e:	46bd      	mov	sp, r7
 8003760:	bd80      	pop	{r7, pc}

08003762 <LIS2MDL_MAG_GetSensitivity>:
  * @param  pObj the device pObj
  * @param  Sensitivity pointer
  * @retval 0 in case of success, an error code otherwise
  */
int32_t LIS2MDL_MAG_GetSensitivity(LIS2MDL_Object_t *pObj, float *Sensitivity)
{
 8003762:	b480      	push	{r7}
 8003764:	b083      	sub	sp, #12
 8003766:	af00      	add	r7, sp, #0
 8003768:	6078      	str	r0, [r7, #4]
 800376a:	6039      	str	r1, [r7, #0]
  *Sensitivity = LIS2MDL_MAG_SENSITIVITY_FS_50GAUSS;
 800376c:	683b      	ldr	r3, [r7, #0]
 800376e:	f04f 527f 	mov.w	r2, #1069547520	; 0x3fc00000
 8003772:	601a      	str	r2, [r3, #0]

  return LIS2MDL_OK;
 8003774:	2300      	movs	r3, #0
}
 8003776:	4618      	mov	r0, r3
 8003778:	370c      	adds	r7, #12
 800377a:	46bd      	mov	sp, r7
 800377c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003780:	4770      	bx	lr
	...

08003784 <LIS2MDL_MAG_GetOutputDataRate>:
  * @param  pObj the device pObj
  * @param  Odr pointer where the output data rate is written
  * @retval 0 in case of success, an error code otherwise
  */
int32_t LIS2MDL_MAG_GetOutputDataRate(LIS2MDL_Object_t *pObj, float *Odr)
{
 8003784:	b580      	push	{r7, lr}
 8003786:	b084      	sub	sp, #16
 8003788:	af00      	add	r7, sp, #0
 800378a:	6078      	str	r0, [r7, #4]
 800378c:	6039      	str	r1, [r7, #0]
  int32_t ret = LIS2MDL_OK;
 800378e:	2300      	movs	r3, #0
 8003790:	60fb      	str	r3, [r7, #12]
  lis2mdl_odr_t odr_low_level;

  /* Get current output data rate. */
  if (lis2mdl_data_rate_get(&(pObj->Ctx), &odr_low_level) != LIS2MDL_OK)
 8003792:	687b      	ldr	r3, [r7, #4]
 8003794:	3320      	adds	r3, #32
 8003796:	f107 020b 	add.w	r2, r7, #11
 800379a:	4611      	mov	r1, r2
 800379c:	4618      	mov	r0, r3
 800379e:	f000 fceb 	bl	8004178 <lis2mdl_data_rate_get>
 80037a2:	4603      	mov	r3, r0
 80037a4:	2b00      	cmp	r3, #0
 80037a6:	d002      	beq.n	80037ae <LIS2MDL_MAG_GetOutputDataRate+0x2a>
  {
    return LIS2MDL_ERROR;
 80037a8:	f04f 33ff 	mov.w	r3, #4294967295
 80037ac:	e023      	b.n	80037f6 <LIS2MDL_MAG_GetOutputDataRate+0x72>
  }

  switch (odr_low_level)
 80037ae:	7afb      	ldrb	r3, [r7, #11]
 80037b0:	2b03      	cmp	r3, #3
 80037b2:	d81b      	bhi.n	80037ec <LIS2MDL_MAG_GetOutputDataRate+0x68>
 80037b4:	a201      	add	r2, pc, #4	; (adr r2, 80037bc <LIS2MDL_MAG_GetOutputDataRate+0x38>)
 80037b6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80037ba:	bf00      	nop
 80037bc:	080037cd 	.word	0x080037cd
 80037c0:	080037d5 	.word	0x080037d5
 80037c4:	080037dd 	.word	0x080037dd
 80037c8:	080037e5 	.word	0x080037e5
  {
    case LIS2MDL_ODR_10Hz:
      *Odr = 10.0f;
 80037cc:	683b      	ldr	r3, [r7, #0]
 80037ce:	4a0c      	ldr	r2, [pc, #48]	; (8003800 <LIS2MDL_MAG_GetOutputDataRate+0x7c>)
 80037d0:	601a      	str	r2, [r3, #0]
      break;
 80037d2:	e00f      	b.n	80037f4 <LIS2MDL_MAG_GetOutputDataRate+0x70>

    case LIS2MDL_ODR_20Hz:
      *Odr = 20.0f;
 80037d4:	683b      	ldr	r3, [r7, #0]
 80037d6:	4a0b      	ldr	r2, [pc, #44]	; (8003804 <LIS2MDL_MAG_GetOutputDataRate+0x80>)
 80037d8:	601a      	str	r2, [r3, #0]
      break;
 80037da:	e00b      	b.n	80037f4 <LIS2MDL_MAG_GetOutputDataRate+0x70>

    case LIS2MDL_ODR_50Hz:
      *Odr = 50.0f;
 80037dc:	683b      	ldr	r3, [r7, #0]
 80037de:	4a0a      	ldr	r2, [pc, #40]	; (8003808 <LIS2MDL_MAG_GetOutputDataRate+0x84>)
 80037e0:	601a      	str	r2, [r3, #0]
      break;
 80037e2:	e007      	b.n	80037f4 <LIS2MDL_MAG_GetOutputDataRate+0x70>

    case LIS2MDL_ODR_100Hz:
      *Odr = 100.0f;
 80037e4:	683b      	ldr	r3, [r7, #0]
 80037e6:	4a09      	ldr	r2, [pc, #36]	; (800380c <LIS2MDL_MAG_GetOutputDataRate+0x88>)
 80037e8:	601a      	str	r2, [r3, #0]
      break;
 80037ea:	e003      	b.n	80037f4 <LIS2MDL_MAG_GetOutputDataRate+0x70>

    default:
      ret = LIS2MDL_ERROR;
 80037ec:	f04f 33ff 	mov.w	r3, #4294967295
 80037f0:	60fb      	str	r3, [r7, #12]
      break;
 80037f2:	bf00      	nop
  }

  return ret;
 80037f4:	68fb      	ldr	r3, [r7, #12]
}
 80037f6:	4618      	mov	r0, r3
 80037f8:	3710      	adds	r7, #16
 80037fa:	46bd      	mov	sp, r7
 80037fc:	bd80      	pop	{r7, pc}
 80037fe:	bf00      	nop
 8003800:	41200000 	.word	0x41200000
 8003804:	41a00000 	.word	0x41a00000
 8003808:	42480000 	.word	0x42480000
 800380c:	42c80000 	.word	0x42c80000

08003810 <LIS2MDL_MAG_SetOutputDataRate>:
  * @param  pObj the device pObj
  * @param  Odr the output data rate value to be set
  * @retval 0 in case of success, an error code otherwise
  */
int32_t LIS2MDL_MAG_SetOutputDataRate(LIS2MDL_Object_t *pObj, float Odr)
{
 8003810:	b580      	push	{r7, lr}
 8003812:	b084      	sub	sp, #16
 8003814:	af00      	add	r7, sp, #0
 8003816:	6078      	str	r0, [r7, #4]
 8003818:	ed87 0a00 	vstr	s0, [r7]
  lis2mdl_odr_t new_odr;
  lis2mdl_cfg_reg_a_t reg_a;

  new_odr = (Odr <= 10.000f) ? LIS2MDL_ODR_10Hz
            : (Odr <= 20.000f) ? LIS2MDL_ODR_20Hz
 800381c:	edd7 7a00 	vldr	s15, [r7]
 8003820:	eeb2 7a04 	vmov.f32	s14, #36	; 0x41200000  10.0
 8003824:	eef4 7ac7 	vcmpe.f32	s15, s14
 8003828:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800382c:	d801      	bhi.n	8003832 <LIS2MDL_MAG_SetOutputDataRate+0x22>
 800382e:	2300      	movs	r3, #0
 8003830:	e016      	b.n	8003860 <LIS2MDL_MAG_SetOutputDataRate+0x50>
 8003832:	edd7 7a00 	vldr	s15, [r7]
 8003836:	eeb3 7a04 	vmov.f32	s14, #52	; 0x41a00000  20.0
 800383a:	eef4 7ac7 	vcmpe.f32	s15, s14
 800383e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003842:	d801      	bhi.n	8003848 <LIS2MDL_MAG_SetOutputDataRate+0x38>
 8003844:	2301      	movs	r3, #1
 8003846:	e00b      	b.n	8003860 <LIS2MDL_MAG_SetOutputDataRate+0x50>
 8003848:	edd7 7a00 	vldr	s15, [r7]
 800384c:	ed9f 7a21 	vldr	s14, [pc, #132]	; 80038d4 <LIS2MDL_MAG_SetOutputDataRate+0xc4>
 8003850:	eef4 7ac7 	vcmpe.f32	s15, s14
 8003854:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003858:	d801      	bhi.n	800385e <LIS2MDL_MAG_SetOutputDataRate+0x4e>
 800385a:	2302      	movs	r3, #2
 800385c:	e000      	b.n	8003860 <LIS2MDL_MAG_SetOutputDataRate+0x50>
 800385e:	2303      	movs	r3, #3
  new_odr = (Odr <= 10.000f) ? LIS2MDL_ODR_10Hz
 8003860:	73fb      	strb	r3, [r7, #15]
            : (Odr <= 50.000f) ? LIS2MDL_ODR_50Hz
            :                    LIS2MDL_ODR_100Hz;

  if (pObj->IO.BusType == LSM6DSOX_SENSORHUB_LIS2MDL_I2C_BUS) /* LSM6DSOX SensorHub with LIS2MDL example */
 8003862:	687b      	ldr	r3, [r7, #4]
 8003864:	689b      	ldr	r3, [r3, #8]
 8003866:	2b03      	cmp	r3, #3
 8003868:	d121      	bne.n	80038ae <LIS2MDL_MAG_SetOutputDataRate+0x9e>
  {
    /* Read configuration from CFG_REG_A reg */
    if (LSM6DSOX_SENSORHUB_LIS2MDL_ReadShData(pObj, LIS2MDL_CFG_REG_A, (uint8_t *)&reg_a, 1) != LIS2MDL_OK)
 800386a:	f107 020c 	add.w	r2, r7, #12
 800386e:	2301      	movs	r3, #1
 8003870:	2160      	movs	r1, #96	; 0x60
 8003872:	6878      	ldr	r0, [r7, #4]
 8003874:	f000 f9a6 	bl	8003bc4 <LSM6DSOX_SENSORHUB_LIS2MDL_ReadShData>
 8003878:	4603      	mov	r3, r0
 800387a:	2b00      	cmp	r3, #0
 800387c:	d002      	beq.n	8003884 <LIS2MDL_MAG_SetOutputDataRate+0x74>
    {
      return LIS2MDL_ERROR;
 800387e:	f04f 33ff 	mov.w	r3, #4294967295
 8003882:	e022      	b.n	80038ca <LIS2MDL_MAG_SetOutputDataRate+0xba>
    }

    /* Output data rate selection */
    reg_a.odr = new_odr;
 8003884:	7bfb      	ldrb	r3, [r7, #15]
 8003886:	f003 0303 	and.w	r3, r3, #3
 800388a:	b2da      	uxtb	r2, r3
 800388c:	7b3b      	ldrb	r3, [r7, #12]
 800388e:	f362 0383 	bfi	r3, r2, #2, #2
 8003892:	733b      	strb	r3, [r7, #12]

    /* Write configuration to CFG_REG_A reg */
    if (LSM6DSOX_SENSORHUB_LIS2MDL_WriteShData(pObj, LIS2MDL_CFG_REG_A, (uint8_t *)&reg_a, 1) != LIS2MDL_OK)
 8003894:	f107 020c 	add.w	r2, r7, #12
 8003898:	2301      	movs	r3, #1
 800389a:	2160      	movs	r1, #96	; 0x60
 800389c:	6878      	ldr	r0, [r7, #4]
 800389e:	f000 fad0 	bl	8003e42 <LSM6DSOX_SENSORHUB_LIS2MDL_WriteShData>
 80038a2:	4603      	mov	r3, r0
 80038a4:	2b00      	cmp	r3, #0
 80038a6:	d00f      	beq.n	80038c8 <LIS2MDL_MAG_SetOutputDataRate+0xb8>
    {
      return LIS2MDL_ERROR;
 80038a8:	f04f 33ff 	mov.w	r3, #4294967295
 80038ac:	e00d      	b.n	80038ca <LIS2MDL_MAG_SetOutputDataRate+0xba>
    }
  }
  else
  {
    if (lis2mdl_data_rate_set(&(pObj->Ctx), new_odr) != LIS2MDL_OK)
 80038ae:	687b      	ldr	r3, [r7, #4]
 80038b0:	3320      	adds	r3, #32
 80038b2:	7bfa      	ldrb	r2, [r7, #15]
 80038b4:	4611      	mov	r1, r2
 80038b6:	4618      	mov	r0, r3
 80038b8:	f000 fc37 	bl	800412a <lis2mdl_data_rate_set>
 80038bc:	4603      	mov	r3, r0
 80038be:	2b00      	cmp	r3, #0
 80038c0:	d002      	beq.n	80038c8 <LIS2MDL_MAG_SetOutputDataRate+0xb8>
    {
      return LIS2MDL_ERROR;
 80038c2:	f04f 33ff 	mov.w	r3, #4294967295
 80038c6:	e000      	b.n	80038ca <LIS2MDL_MAG_SetOutputDataRate+0xba>
    }
  }

  return LIS2MDL_OK;
 80038c8:	2300      	movs	r3, #0
}
 80038ca:	4618      	mov	r0, r3
 80038cc:	3710      	adds	r7, #16
 80038ce:	46bd      	mov	sp, r7
 80038d0:	bd80      	pop	{r7, pc}
 80038d2:	bf00      	nop
 80038d4:	42480000 	.word	0x42480000

080038d8 <LIS2MDL_MAG_GetFullScale>:
  * @param  pObj the device pObj
  * @param  FullScale pointer where the full scale is written
  * @retval 0 in case of success, an error code otherwise
  */
int32_t LIS2MDL_MAG_GetFullScale(LIS2MDL_Object_t *pObj, int32_t *FullScale)
{
 80038d8:	b480      	push	{r7}
 80038da:	b083      	sub	sp, #12
 80038dc:	af00      	add	r7, sp, #0
 80038de:	6078      	str	r0, [r7, #4]
 80038e0:	6039      	str	r1, [r7, #0]
  *FullScale = 50;
 80038e2:	683b      	ldr	r3, [r7, #0]
 80038e4:	2232      	movs	r2, #50	; 0x32
 80038e6:	601a      	str	r2, [r3, #0]

  return LIS2MDL_OK;
 80038e8:	2300      	movs	r3, #0
}
 80038ea:	4618      	mov	r0, r3
 80038ec:	370c      	adds	r7, #12
 80038ee:	46bd      	mov	sp, r7
 80038f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038f4:	4770      	bx	lr

080038f6 <LIS2MDL_MAG_SetFullScale>:
  * @param  pObj the device pObj
  * @param  FullScale the functional full scale to be set
  * @retval 0 in case of success, an error code otherwise
  */
int32_t LIS2MDL_MAG_SetFullScale(LIS2MDL_Object_t *pObj, int32_t FullScale)
{
 80038f6:	b480      	push	{r7}
 80038f8:	b083      	sub	sp, #12
 80038fa:	af00      	add	r7, sp, #0
 80038fc:	6078      	str	r0, [r7, #4]
 80038fe:	6039      	str	r1, [r7, #0]
  return LIS2MDL_OK;
 8003900:	2300      	movs	r3, #0
}
 8003902:	4618      	mov	r0, r3
 8003904:	370c      	adds	r7, #12
 8003906:	46bd      	mov	sp, r7
 8003908:	f85d 7b04 	ldr.w	r7, [sp], #4
 800390c:	4770      	bx	lr

0800390e <LIS2MDL_MAG_GetAxesRaw>:
  * @param  pObj the device pObj
  * @param  Value pointer where the raw values of the axes are written
  * @retval 0 in case of success, an error code otherwise
  */
int32_t LIS2MDL_MAG_GetAxesRaw(LIS2MDL_Object_t *pObj, LIS2MDL_AxesRaw_t *Value)
{
 800390e:	b580      	push	{r7, lr}
 8003910:	b084      	sub	sp, #16
 8003912:	af00      	add	r7, sp, #0
 8003914:	6078      	str	r0, [r7, #4]
 8003916:	6039      	str	r1, [r7, #0]
  lis2mdl_axis3bit16_t data_raw;

  /* Read raw data values. */
  if (lis2mdl_magnetic_raw_get(&(pObj->Ctx), data_raw.i16bit) != LIS2MDL_OK)
 8003918:	687b      	ldr	r3, [r7, #4]
 800391a:	3320      	adds	r3, #32
 800391c:	f107 0208 	add.w	r2, r7, #8
 8003920:	4611      	mov	r1, r2
 8003922:	4618      	mov	r0, r3
 8003924:	f000 fc86 	bl	8004234 <lis2mdl_magnetic_raw_get>
 8003928:	4603      	mov	r3, r0
 800392a:	2b00      	cmp	r3, #0
 800392c:	d002      	beq.n	8003934 <LIS2MDL_MAG_GetAxesRaw+0x26>
  {
    return LIS2MDL_ERROR;
 800392e:	f04f 33ff 	mov.w	r3, #4294967295
 8003932:	e00c      	b.n	800394e <LIS2MDL_MAG_GetAxesRaw+0x40>
  }

  /* Format the data. */
  Value->x = data_raw.i16bit[0];
 8003934:	f9b7 2008 	ldrsh.w	r2, [r7, #8]
 8003938:	683b      	ldr	r3, [r7, #0]
 800393a:	801a      	strh	r2, [r3, #0]
  Value->y = data_raw.i16bit[1];
 800393c:	f9b7 200a 	ldrsh.w	r2, [r7, #10]
 8003940:	683b      	ldr	r3, [r7, #0]
 8003942:	805a      	strh	r2, [r3, #2]
  Value->z = data_raw.i16bit[2];
 8003944:	f9b7 200c 	ldrsh.w	r2, [r7, #12]
 8003948:	683b      	ldr	r3, [r7, #0]
 800394a:	809a      	strh	r2, [r3, #4]

  return LIS2MDL_OK;
 800394c:	2300      	movs	r3, #0
}
 800394e:	4618      	mov	r0, r3
 8003950:	3710      	adds	r7, #16
 8003952:	46bd      	mov	sp, r7
 8003954:	bd80      	pop	{r7, pc}

08003956 <LIS2MDL_MAG_GetAxes>:
  * @param  pObj the device pObj
  * @param  MagneticField pointer where the values of the axes are written
  * @retval 0 in case of success, an error code otherwise
  */
int32_t LIS2MDL_MAG_GetAxes(LIS2MDL_Object_t *pObj, LIS2MDL_Axes_t *MagneticField)
{
 8003956:	b580      	push	{r7, lr}
 8003958:	b088      	sub	sp, #32
 800395a:	af00      	add	r7, sp, #0
 800395c:	6078      	str	r0, [r7, #4]
 800395e:	6039      	str	r1, [r7, #0]
  uint8_t buff[6];
  lis2mdl_axis3bit16_t data_raw;
  float sensitivity;

  if (pObj->IO.BusType == LSM6DSOX_SENSORHUB_LIS2MDL_I2C_BUS) /* LSM6DSOX SensorHub with LIS2MDL example */
 8003960:	687b      	ldr	r3, [r7, #4]
 8003962:	689b      	ldr	r3, [r3, #8]
 8003964:	2b03      	cmp	r3, #3
 8003966:	d137      	bne.n	80039d8 <LIS2MDL_MAG_GetAxes+0x82>
  {
    /* Read raw data values. */
    if (LSM6DSOX_SENSORHUB_LIS2MDL_ReadShData(pObj, LIS2MDL_OUTX_L_REG, buff, 6) != LIS2MDL_OK)
 8003968:	f107 0218 	add.w	r2, r7, #24
 800396c:	2306      	movs	r3, #6
 800396e:	2168      	movs	r1, #104	; 0x68
 8003970:	6878      	ldr	r0, [r7, #4]
 8003972:	f000 f927 	bl	8003bc4 <LSM6DSOX_SENSORHUB_LIS2MDL_ReadShData>
 8003976:	4603      	mov	r3, r0
 8003978:	2b00      	cmp	r3, #0
 800397a:	d002      	beq.n	8003982 <LIS2MDL_MAG_GetAxes+0x2c>
    {
      return LIS2MDL_ERROR;
 800397c:	f04f 33ff 	mov.w	r3, #4294967295
 8003980:	e06f      	b.n	8003a62 <LIS2MDL_MAG_GetAxes+0x10c>
    }
    data_raw.i16bit[0] = (int16_t)buff[1];
 8003982:	7e7b      	ldrb	r3, [r7, #25]
 8003984:	b21b      	sxth	r3, r3
 8003986:	823b      	strh	r3, [r7, #16]
    data_raw.i16bit[0] = (data_raw.i16bit[0] * 256) + (int16_t)buff[0];
 8003988:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 800398c:	b29b      	uxth	r3, r3
 800398e:	021b      	lsls	r3, r3, #8
 8003990:	b29a      	uxth	r2, r3
 8003992:	7e3b      	ldrb	r3, [r7, #24]
 8003994:	b29b      	uxth	r3, r3
 8003996:	4413      	add	r3, r2
 8003998:	b29b      	uxth	r3, r3
 800399a:	b21b      	sxth	r3, r3
 800399c:	823b      	strh	r3, [r7, #16]
    data_raw.i16bit[1] = (int16_t)buff[3];
 800399e:	7efb      	ldrb	r3, [r7, #27]
 80039a0:	b21b      	sxth	r3, r3
 80039a2:	827b      	strh	r3, [r7, #18]
    data_raw.i16bit[1] = (data_raw.i16bit[1] * 256) + (int16_t)buff[2];
 80039a4:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 80039a8:	b29b      	uxth	r3, r3
 80039aa:	021b      	lsls	r3, r3, #8
 80039ac:	b29a      	uxth	r2, r3
 80039ae:	7ebb      	ldrb	r3, [r7, #26]
 80039b0:	b29b      	uxth	r3, r3
 80039b2:	4413      	add	r3, r2
 80039b4:	b29b      	uxth	r3, r3
 80039b6:	b21b      	sxth	r3, r3
 80039b8:	827b      	strh	r3, [r7, #18]
    data_raw.i16bit[2] = (int16_t)buff[5];
 80039ba:	7f7b      	ldrb	r3, [r7, #29]
 80039bc:	b21b      	sxth	r3, r3
 80039be:	82bb      	strh	r3, [r7, #20]
    data_raw.i16bit[2] = (data_raw.i16bit[2] * 256) + (int16_t)buff[4];
 80039c0:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 80039c4:	b29b      	uxth	r3, r3
 80039c6:	021b      	lsls	r3, r3, #8
 80039c8:	b29a      	uxth	r2, r3
 80039ca:	7f3b      	ldrb	r3, [r7, #28]
 80039cc:	b29b      	uxth	r3, r3
 80039ce:	4413      	add	r3, r2
 80039d0:	b29b      	uxth	r3, r3
 80039d2:	b21b      	sxth	r3, r3
 80039d4:	82bb      	strh	r3, [r7, #20]
 80039d6:	e00d      	b.n	80039f4 <LIS2MDL_MAG_GetAxes+0x9e>
  }
  else
  {
    /* Read raw data values. */
    if (lis2mdl_magnetic_raw_get(&(pObj->Ctx), data_raw.i16bit) != LIS2MDL_OK)
 80039d8:	687b      	ldr	r3, [r7, #4]
 80039da:	3320      	adds	r3, #32
 80039dc:	f107 0210 	add.w	r2, r7, #16
 80039e0:	4611      	mov	r1, r2
 80039e2:	4618      	mov	r0, r3
 80039e4:	f000 fc26 	bl	8004234 <lis2mdl_magnetic_raw_get>
 80039e8:	4603      	mov	r3, r0
 80039ea:	2b00      	cmp	r3, #0
 80039ec:	d002      	beq.n	80039f4 <LIS2MDL_MAG_GetAxes+0x9e>
    {
      return LIS2MDL_ERROR;
 80039ee:	f04f 33ff 	mov.w	r3, #4294967295
 80039f2:	e036      	b.n	8003a62 <LIS2MDL_MAG_GetAxes+0x10c>
    }
  }

  /* Get LIS2MDL actual sensitivity. */
  (void)LIS2MDL_MAG_GetSensitivity(pObj, &sensitivity);
 80039f4:	f107 030c 	add.w	r3, r7, #12
 80039f8:	4619      	mov	r1, r3
 80039fa:	6878      	ldr	r0, [r7, #4]
 80039fc:	f7ff feb1 	bl	8003762 <LIS2MDL_MAG_GetSensitivity>

  /* Calculate the data. */
  MagneticField->x = (int32_t)((float)((float)data_raw.i16bit[0] * sensitivity));
 8003a00:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 8003a04:	ee07 3a90 	vmov	s15, r3
 8003a08:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8003a0c:	edd7 7a03 	vldr	s15, [r7, #12]
 8003a10:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003a14:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8003a18:	ee17 2a90 	vmov	r2, s15
 8003a1c:	683b      	ldr	r3, [r7, #0]
 8003a1e:	601a      	str	r2, [r3, #0]
  MagneticField->y = (int32_t)((float)((float)data_raw.i16bit[1] * sensitivity));
 8003a20:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8003a24:	ee07 3a90 	vmov	s15, r3
 8003a28:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8003a2c:	edd7 7a03 	vldr	s15, [r7, #12]
 8003a30:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003a34:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8003a38:	ee17 2a90 	vmov	r2, s15
 8003a3c:	683b      	ldr	r3, [r7, #0]
 8003a3e:	605a      	str	r2, [r3, #4]
  MagneticField->z = (int32_t)((float)((float)data_raw.i16bit[2] * sensitivity));
 8003a40:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 8003a44:	ee07 3a90 	vmov	s15, r3
 8003a48:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8003a4c:	edd7 7a03 	vldr	s15, [r7, #12]
 8003a50:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003a54:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8003a58:	ee17 2a90 	vmov	r2, s15
 8003a5c:	683b      	ldr	r3, [r7, #0]
 8003a5e:	609a      	str	r2, [r3, #8]

  return LIS2MDL_OK;
 8003a60:	2300      	movs	r3, #0
}
 8003a62:	4618      	mov	r0, r3
 8003a64:	3720      	adds	r7, #32
 8003a66:	46bd      	mov	sp, r7
 8003a68:	bd80      	pop	{r7, pc}

08003a6a <LIS2MDL_Write_Reg>:
  * @param  Reg address to be written
  * @param  Data value to be written
  * @retval 0 in case of success, an error code otherwise
  */
int32_t LIS2MDL_Write_Reg(LIS2MDL_Object_t *pObj, uint8_t Reg, uint8_t Data)
{
 8003a6a:	b580      	push	{r7, lr}
 8003a6c:	b082      	sub	sp, #8
 8003a6e:	af00      	add	r7, sp, #0
 8003a70:	6078      	str	r0, [r7, #4]
 8003a72:	460b      	mov	r3, r1
 8003a74:	70fb      	strb	r3, [r7, #3]
 8003a76:	4613      	mov	r3, r2
 8003a78:	70bb      	strb	r3, [r7, #2]
  if (pObj->IO.BusType == LSM6DSOX_SENSORHUB_LIS2MDL_I2C_BUS) /* LSM6DSOX SensorHub with LIS2MDL example */
 8003a7a:	687b      	ldr	r3, [r7, #4]
 8003a7c:	689b      	ldr	r3, [r3, #8]
 8003a7e:	2b03      	cmp	r3, #3
 8003a80:	d10b      	bne.n	8003a9a <LIS2MDL_Write_Reg+0x30>
  {
    if (LSM6DSOX_SENSORHUB_LIS2MDL_WriteShData(pObj, Reg, (uint8_t *)&Data, 1) != LIS2MDL_OK)
 8003a82:	1cba      	adds	r2, r7, #2
 8003a84:	78f9      	ldrb	r1, [r7, #3]
 8003a86:	2301      	movs	r3, #1
 8003a88:	6878      	ldr	r0, [r7, #4]
 8003a8a:	f000 f9da 	bl	8003e42 <LSM6DSOX_SENSORHUB_LIS2MDL_WriteShData>
 8003a8e:	4603      	mov	r3, r0
 8003a90:	2b00      	cmp	r3, #0
 8003a92:	d010      	beq.n	8003ab6 <LIS2MDL_Write_Reg+0x4c>
    {
      return LIS2MDL_ERROR;
 8003a94:	f04f 33ff 	mov.w	r3, #4294967295
 8003a98:	e00e      	b.n	8003ab8 <LIS2MDL_Write_Reg+0x4e>
    }
  }
  else
  {
    if (lis2mdl_write_reg(&(pObj->Ctx), Reg, &Data, 1) != LIS2MDL_OK)
 8003a9a:	687b      	ldr	r3, [r7, #4]
 8003a9c:	f103 0020 	add.w	r0, r3, #32
 8003aa0:	1cba      	adds	r2, r7, #2
 8003aa2:	78f9      	ldrb	r1, [r7, #3]
 8003aa4:	2301      	movs	r3, #1
 8003aa6:	f000 fb02 	bl	80040ae <lis2mdl_write_reg>
 8003aaa:	4603      	mov	r3, r0
 8003aac:	2b00      	cmp	r3, #0
 8003aae:	d002      	beq.n	8003ab6 <LIS2MDL_Write_Reg+0x4c>
    {
      return LIS2MDL_ERROR;
 8003ab0:	f04f 33ff 	mov.w	r3, #4294967295
 8003ab4:	e000      	b.n	8003ab8 <LIS2MDL_Write_Reg+0x4e>
    }
  }

  return LIS2MDL_OK;
 8003ab6:	2300      	movs	r3, #0
}
 8003ab8:	4618      	mov	r0, r3
 8003aba:	3708      	adds	r7, #8
 8003abc:	46bd      	mov	sp, r7
 8003abe:	bd80      	pop	{r7, pc}

08003ac0 <ReadMagRegWrap>:
  * @param  pData the stored data pointer
  * @param  Length the length
  * @retval 0 in case of success, an error code otherwise
  */
static int32_t ReadMagRegWrap(void *Handle, uint8_t Reg, uint8_t *pData, uint16_t Length)
{
 8003ac0:	b590      	push	{r4, r7, lr}
 8003ac2:	b087      	sub	sp, #28
 8003ac4:	af00      	add	r7, sp, #0
 8003ac6:	60f8      	str	r0, [r7, #12]
 8003ac8:	607a      	str	r2, [r7, #4]
 8003aca:	461a      	mov	r2, r3
 8003acc:	460b      	mov	r3, r1
 8003ace:	72fb      	strb	r3, [r7, #11]
 8003ad0:	4613      	mov	r3, r2
 8003ad2:	813b      	strh	r3, [r7, #8]
  LIS2MDL_Object_t *pObj = (LIS2MDL_Object_t *)Handle;
 8003ad4:	68fb      	ldr	r3, [r7, #12]
 8003ad6:	617b      	str	r3, [r7, #20]

  if (pObj->IO.BusType == LIS2MDL_I2C_BUS) /* I2C */
 8003ad8:	697b      	ldr	r3, [r7, #20]
 8003ada:	689b      	ldr	r3, [r3, #8]
 8003adc:	2b00      	cmp	r3, #0
 8003ade:	d10e      	bne.n	8003afe <ReadMagRegWrap+0x3e>
  {
    /* Enable Multi-byte read */
    return pObj->IO.ReadReg(pObj->IO.Address, (Reg | 0x80U), pData, Length);
 8003ae0:	697b      	ldr	r3, [r7, #20]
 8003ae2:	695c      	ldr	r4, [r3, #20]
 8003ae4:	697b      	ldr	r3, [r7, #20]
 8003ae6:	7b1b      	ldrb	r3, [r3, #12]
 8003ae8:	b298      	uxth	r0, r3
 8003aea:	7afb      	ldrb	r3, [r7, #11]
 8003aec:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8003af0:	b2db      	uxtb	r3, r3
 8003af2:	b299      	uxth	r1, r3
 8003af4:	893b      	ldrh	r3, [r7, #8]
 8003af6:	687a      	ldr	r2, [r7, #4]
 8003af8:	47a0      	blx	r4
 8003afa:	4603      	mov	r3, r0
 8003afc:	e01d      	b.n	8003b3a <ReadMagRegWrap+0x7a>
  }
  else if (pObj->IO.BusType == LSM6DSOX_SENSORHUB_LIS2MDL_I2C_BUS) /* LSM6DSOX SensorHub with LIS2MDL example */
 8003afe:	697b      	ldr	r3, [r7, #20]
 8003b00:	689b      	ldr	r3, [r3, #8]
 8003b02:	2b03      	cmp	r3, #3
 8003b04:	d10b      	bne.n	8003b1e <ReadMagRegWrap+0x5e>
  {
    return pObj->IO.ReadReg(pObj->IO.Address, Reg, pData, Length);
 8003b06:	697b      	ldr	r3, [r7, #20]
 8003b08:	695c      	ldr	r4, [r3, #20]
 8003b0a:	697b      	ldr	r3, [r7, #20]
 8003b0c:	7b1b      	ldrb	r3, [r3, #12]
 8003b0e:	b298      	uxth	r0, r3
 8003b10:	7afb      	ldrb	r3, [r7, #11]
 8003b12:	b299      	uxth	r1, r3
 8003b14:	893b      	ldrh	r3, [r7, #8]
 8003b16:	687a      	ldr	r2, [r7, #4]
 8003b18:	47a0      	blx	r4
 8003b1a:	4603      	mov	r3, r0
 8003b1c:	e00d      	b.n	8003b3a <ReadMagRegWrap+0x7a>
  }
  else   /* SPI 3-Wires or SPI 4-Wires */
  {
    /* Enable Multi-byte read */
    return pObj->IO.ReadReg(pObj->IO.Address, (Reg | 0x40U), pData, Length);
 8003b1e:	697b      	ldr	r3, [r7, #20]
 8003b20:	695c      	ldr	r4, [r3, #20]
 8003b22:	697b      	ldr	r3, [r7, #20]
 8003b24:	7b1b      	ldrb	r3, [r3, #12]
 8003b26:	b298      	uxth	r0, r3
 8003b28:	7afb      	ldrb	r3, [r7, #11]
 8003b2a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8003b2e:	b2db      	uxtb	r3, r3
 8003b30:	b299      	uxth	r1, r3
 8003b32:	893b      	ldrh	r3, [r7, #8]
 8003b34:	687a      	ldr	r2, [r7, #4]
 8003b36:	47a0      	blx	r4
 8003b38:	4603      	mov	r3, r0
  }
}
 8003b3a:	4618      	mov	r0, r3
 8003b3c:	371c      	adds	r7, #28
 8003b3e:	46bd      	mov	sp, r7
 8003b40:	bd90      	pop	{r4, r7, pc}

08003b42 <WriteMagRegWrap>:
  * @param  pData the stored data pointer
  * @param  Length the length
  * @retval 0 in case of success, an error code otherwise
  */
static int32_t WriteMagRegWrap(void *Handle, uint8_t Reg, uint8_t *pData, uint16_t Length)
{
 8003b42:	b590      	push	{r4, r7, lr}
 8003b44:	b087      	sub	sp, #28
 8003b46:	af00      	add	r7, sp, #0
 8003b48:	60f8      	str	r0, [r7, #12]
 8003b4a:	607a      	str	r2, [r7, #4]
 8003b4c:	461a      	mov	r2, r3
 8003b4e:	460b      	mov	r3, r1
 8003b50:	72fb      	strb	r3, [r7, #11]
 8003b52:	4613      	mov	r3, r2
 8003b54:	813b      	strh	r3, [r7, #8]
  LIS2MDL_Object_t *pObj = (LIS2MDL_Object_t *)Handle;
 8003b56:	68fb      	ldr	r3, [r7, #12]
 8003b58:	617b      	str	r3, [r7, #20]

  if (pObj->IO.BusType == LIS2MDL_I2C_BUS) /* I2C */
 8003b5a:	697b      	ldr	r3, [r7, #20]
 8003b5c:	689b      	ldr	r3, [r3, #8]
 8003b5e:	2b00      	cmp	r3, #0
 8003b60:	d10e      	bne.n	8003b80 <WriteMagRegWrap+0x3e>
  {
    /* Enable Multi-byte write */
    return pObj->IO.WriteReg(pObj->IO.Address, (Reg | 0x80U), pData, Length);
 8003b62:	697b      	ldr	r3, [r7, #20]
 8003b64:	691c      	ldr	r4, [r3, #16]
 8003b66:	697b      	ldr	r3, [r7, #20]
 8003b68:	7b1b      	ldrb	r3, [r3, #12]
 8003b6a:	b298      	uxth	r0, r3
 8003b6c:	7afb      	ldrb	r3, [r7, #11]
 8003b6e:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8003b72:	b2db      	uxtb	r3, r3
 8003b74:	b299      	uxth	r1, r3
 8003b76:	893b      	ldrh	r3, [r7, #8]
 8003b78:	687a      	ldr	r2, [r7, #4]
 8003b7a:	47a0      	blx	r4
 8003b7c:	4603      	mov	r3, r0
 8003b7e:	e01d      	b.n	8003bbc <WriteMagRegWrap+0x7a>
  }
  else if (pObj->IO.BusType == LSM6DSOX_SENSORHUB_LIS2MDL_I2C_BUS) /* LSM6DSOX SensorHub with LIS2MDL example */
 8003b80:	697b      	ldr	r3, [r7, #20]
 8003b82:	689b      	ldr	r3, [r3, #8]
 8003b84:	2b03      	cmp	r3, #3
 8003b86:	d10b      	bne.n	8003ba0 <WriteMagRegWrap+0x5e>
  {
    return pObj->IO.WriteReg(pObj->IO.Address, Reg, pData, Length);
 8003b88:	697b      	ldr	r3, [r7, #20]
 8003b8a:	691c      	ldr	r4, [r3, #16]
 8003b8c:	697b      	ldr	r3, [r7, #20]
 8003b8e:	7b1b      	ldrb	r3, [r3, #12]
 8003b90:	b298      	uxth	r0, r3
 8003b92:	7afb      	ldrb	r3, [r7, #11]
 8003b94:	b299      	uxth	r1, r3
 8003b96:	893b      	ldrh	r3, [r7, #8]
 8003b98:	687a      	ldr	r2, [r7, #4]
 8003b9a:	47a0      	blx	r4
 8003b9c:	4603      	mov	r3, r0
 8003b9e:	e00d      	b.n	8003bbc <WriteMagRegWrap+0x7a>
  }
  else   /* SPI 3-Wires or SPI 4-Wires */
  {
    /* Enable Multi-byte write */
    return pObj->IO.WriteReg(pObj->IO.Address, (Reg | 0x40U), pData, Length);
 8003ba0:	697b      	ldr	r3, [r7, #20]
 8003ba2:	691c      	ldr	r4, [r3, #16]
 8003ba4:	697b      	ldr	r3, [r7, #20]
 8003ba6:	7b1b      	ldrb	r3, [r3, #12]
 8003ba8:	b298      	uxth	r0, r3
 8003baa:	7afb      	ldrb	r3, [r7, #11]
 8003bac:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8003bb0:	b2db      	uxtb	r3, r3
 8003bb2:	b299      	uxth	r1, r3
 8003bb4:	893b      	ldrh	r3, [r7, #8]
 8003bb6:	687a      	ldr	r2, [r7, #4]
 8003bb8:	47a0      	blx	r4
 8003bba:	4603      	mov	r3, r0
  }
}
 8003bbc:	4618      	mov	r0, r3
 8003bbe:	371c      	adds	r7, #28
 8003bc0:	46bd      	mov	sp, r7
 8003bc2:	bd90      	pop	{r4, r7, pc}

08003bc4 <LSM6DSOX_SENSORHUB_LIS2MDL_ReadShData>:
  * @param  Length the length
  * @retval 0 in case of success, an error code otherwise
  */
static int32_t LSM6DSOX_SENSORHUB_LIS2MDL_ReadShData(LIS2MDL_Object_t *pObj, uint8_t Reg, uint8_t *pData,
                                                     uint16_t Length)
{
 8003bc4:	b580      	push	{r7, lr}
 8003bc6:	b08c      	sub	sp, #48	; 0x30
 8003bc8:	af00      	add	r7, sp, #0
 8003bca:	60f8      	str	r0, [r7, #12]
 8003bcc:	607a      	str	r2, [r7, #4]
 8003bce:	461a      	mov	r2, r3
 8003bd0:	460b      	mov	r3, r1
 8003bd2:	72fb      	strb	r3, [r7, #11]
 8003bd4:	4613      	mov	r3, r2
 8003bd6:	813b      	strh	r3, [r7, #8]
  uint8_t lsm6dsox_func_cfg_access = 0x01U;
 8003bd8:	2301      	movs	r3, #1
 8003bda:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
  uint8_t shub_reg_access_en = 0x40U;
 8003bde:	2340      	movs	r3, #64	; 0x40
 8003be0:	f887 3021 	strb.w	r3, [r7, #33]	; 0x21
  uint8_t shub_reg_access_dis = 0x00U;
 8003be4:	2300      	movs	r3, #0
 8003be6:	f887 3020 	strb.w	r3, [r7, #32]
  uint8_t ext_sens_addr_read = LIS2MDL_I2C_ADD | 0x01U;
 8003bea:	233d      	movs	r3, #61	; 0x3d
 8003bec:	77fb      	strb	r3, [r7, #31]
  uint8_t slv0_add = 0x15U;
 8003bee:	2315      	movs	r3, #21
 8003bf0:	f887 302e 	strb.w	r3, [r7, #46]	; 0x2e
  uint8_t slv0_subadd = 0x16U;
 8003bf4:	2316      	movs	r3, #22
 8003bf6:	f887 302d 	strb.w	r3, [r7, #45]	; 0x2d
  uint8_t slave0_config = 0x17U;
 8003bfa:	2317      	movs	r3, #23
 8003bfc:	f887 302c 	strb.w	r3, [r7, #44]	; 0x2c
  uint8_t master_config = 0x14U;
 8003c00:	2314      	movs	r3, #20
 8003c02:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
  uint8_t write_once_i2c_en = 0x44U;
 8003c06:	2344      	movs	r3, #68	; 0x44
 8003c08:	77bb      	strb	r3, [r7, #30]
  uint8_t sensor_hub_1 = 0x02U;
 8003c0a:	2302      	movs	r3, #2
 8003c0c:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
  uint8_t status_master_mainpage = 0x39U;
 8003c10:	2339      	movs	r3, #57	; 0x39
 8003c12:	f887 3029 	strb.w	r3, [r7, #41]	; 0x29
  uint8_t sens_hub_endop = 0x01U;
 8003c16:	2301      	movs	r3, #1
 8003c18:	f887 3028 	strb.w	r3, [r7, #40]	; 0x28
  uint8_t lsm6dsox_outx_h_a = 0x29U;
 8003c1c:	2329      	movs	r3, #41	; 0x29
 8003c1e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  uint8_t lsm6dsox_status_reg = 0x1EU;
 8003c22:	231e      	movs	r3, #30
 8003c24:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
  uint8_t xlda = 0x01U;
 8003c28:	2301      	movs	r3, #1
 8003c2a:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
  uint8_t len = (uint8_t)Length;
 8003c2e:	893b      	ldrh	r3, [r7, #8]
 8003c30:	b2db      	uxtb	r3, r3
 8003c32:	777b      	strb	r3, [r7, #29]
  uint8_t lsm6dsox_ctrl1_xl = 0x10U;
 8003c34:	2310      	movs	r3, #16
 8003c36:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
  uint8_t lsm6dsox_xl_prev_odr;
  uint8_t lsm6dsox_xl_odr_off = 0x00U;
 8003c3a:	2300      	movs	r3, #0
 8003c3c:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  uint8_t lsm6dsox_xl_odr_104hz = 0x40U;
 8003c40:	2340      	movs	r3, #64	; 0x40
 8003c42:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
  uint8_t data;
  uint8_t data_array[6];

  /* Enable access to sensor hub registers */
  if (lis2mdl_write_reg(&(pObj->Ctx), lsm6dsox_func_cfg_access, &shub_reg_access_en, 1) != LIS2MDL_OK)
 8003c46:	68fb      	ldr	r3, [r7, #12]
 8003c48:	f103 0020 	add.w	r0, r3, #32
 8003c4c:	f107 0221 	add.w	r2, r7, #33	; 0x21
 8003c50:	f897 102f 	ldrb.w	r1, [r7, #47]	; 0x2f
 8003c54:	2301      	movs	r3, #1
 8003c56:	f000 fa2a 	bl	80040ae <lis2mdl_write_reg>
 8003c5a:	4603      	mov	r3, r0
 8003c5c:	2b00      	cmp	r3, #0
 8003c5e:	d002      	beq.n	8003c66 <LSM6DSOX_SENSORHUB_LIS2MDL_ReadShData+0xa2>
  {
    return LIS2MDL_ERROR;
 8003c60:	f04f 33ff 	mov.w	r3, #4294967295
 8003c64:	e0e9      	b.n	8003e3a <LSM6DSOX_SENSORHUB_LIS2MDL_ReadShData+0x276>
  }

  /* Configure external device address, Enable read operation (rw_0 = 1) */
  if (lis2mdl_write_reg(&(pObj->Ctx), slv0_add, &ext_sens_addr_read, 1) != LIS2MDL_OK)
 8003c66:	68fb      	ldr	r3, [r7, #12]
 8003c68:	f103 0020 	add.w	r0, r3, #32
 8003c6c:	f107 021f 	add.w	r2, r7, #31
 8003c70:	f897 102e 	ldrb.w	r1, [r7, #46]	; 0x2e
 8003c74:	2301      	movs	r3, #1
 8003c76:	f000 fa1a 	bl	80040ae <lis2mdl_write_reg>
 8003c7a:	4603      	mov	r3, r0
 8003c7c:	2b00      	cmp	r3, #0
 8003c7e:	d002      	beq.n	8003c86 <LSM6DSOX_SENSORHUB_LIS2MDL_ReadShData+0xc2>
  {
    return LIS2MDL_ERROR;
 8003c80:	f04f 33ff 	mov.w	r3, #4294967295
 8003c84:	e0d9      	b.n	8003e3a <LSM6DSOX_SENSORHUB_LIS2MDL_ReadShData+0x276>
  }

  /* Configure address of the LIS2MDL register to be read */
  if (lis2mdl_write_reg(&(pObj->Ctx), slv0_subadd, &Reg, 1) != LIS2MDL_OK)
 8003c86:	68fb      	ldr	r3, [r7, #12]
 8003c88:	f103 0020 	add.w	r0, r3, #32
 8003c8c:	f107 020b 	add.w	r2, r7, #11
 8003c90:	f897 102d 	ldrb.w	r1, [r7, #45]	; 0x2d
 8003c94:	2301      	movs	r3, #1
 8003c96:	f000 fa0a 	bl	80040ae <lis2mdl_write_reg>
 8003c9a:	4603      	mov	r3, r0
 8003c9c:	2b00      	cmp	r3, #0
 8003c9e:	d002      	beq.n	8003ca6 <LSM6DSOX_SENSORHUB_LIS2MDL_ReadShData+0xe2>
  {
    return LIS2MDL_ERROR;
 8003ca0:	f04f 33ff 	mov.w	r3, #4294967295
 8003ca4:	e0c9      	b.n	8003e3a <LSM6DSOX_SENSORHUB_LIS2MDL_ReadShData+0x276>
  }

  /* Read required number of bytes (up to 6), SHUB_ODR = 104 Hz */
  if (lis2mdl_write_reg(&(pObj->Ctx), slave0_config, &len, 1) != LIS2MDL_OK)
 8003ca6:	68fb      	ldr	r3, [r7, #12]
 8003ca8:	f103 0020 	add.w	r0, r3, #32
 8003cac:	f107 021d 	add.w	r2, r7, #29
 8003cb0:	f897 102c 	ldrb.w	r1, [r7, #44]	; 0x2c
 8003cb4:	2301      	movs	r3, #1
 8003cb6:	f000 f9fa 	bl	80040ae <lis2mdl_write_reg>
 8003cba:	4603      	mov	r3, r0
 8003cbc:	2b00      	cmp	r3, #0
 8003cbe:	d002      	beq.n	8003cc6 <LSM6DSOX_SENSORHUB_LIS2MDL_ReadShData+0x102>
  {
    return LIS2MDL_ERROR;
 8003cc0:	f04f 33ff 	mov.w	r3, #4294967295
 8003cc4:	e0b9      	b.n	8003e3a <LSM6DSOX_SENSORHUB_LIS2MDL_ReadShData+0x276>
  }

  /* WRITE_ONCE is mandatory for read, I2C master enabled using slave 0, I2C pull-ups disabled */
  if (lis2mdl_write_reg(&(pObj->Ctx), master_config, &write_once_i2c_en, 1) != LIS2MDL_OK)
 8003cc6:	68fb      	ldr	r3, [r7, #12]
 8003cc8:	f103 0020 	add.w	r0, r3, #32
 8003ccc:	f107 021e 	add.w	r2, r7, #30
 8003cd0:	f897 102b 	ldrb.w	r1, [r7, #43]	; 0x2b
 8003cd4:	2301      	movs	r3, #1
 8003cd6:	f000 f9ea 	bl	80040ae <lis2mdl_write_reg>
 8003cda:	4603      	mov	r3, r0
 8003cdc:	2b00      	cmp	r3, #0
 8003cde:	d002      	beq.n	8003ce6 <LSM6DSOX_SENSORHUB_LIS2MDL_ReadShData+0x122>
  {
    return LIS2MDL_ERROR;
 8003ce0:	f04f 33ff 	mov.w	r3, #4294967295
 8003ce4:	e0a9      	b.n	8003e3a <LSM6DSOX_SENSORHUB_LIS2MDL_ReadShData+0x276>
  }

  /* Disable access to sensor hub registers */
  if (lis2mdl_write_reg(&(pObj->Ctx), lsm6dsox_func_cfg_access, &shub_reg_access_dis, 1) != LIS2MDL_OK)
 8003ce6:	68fb      	ldr	r3, [r7, #12]
 8003ce8:	f103 0020 	add.w	r0, r3, #32
 8003cec:	f107 0220 	add.w	r2, r7, #32
 8003cf0:	f897 102f 	ldrb.w	r1, [r7, #47]	; 0x2f
 8003cf4:	2301      	movs	r3, #1
 8003cf6:	f000 f9da 	bl	80040ae <lis2mdl_write_reg>
 8003cfa:	4603      	mov	r3, r0
 8003cfc:	2b00      	cmp	r3, #0
 8003cfe:	d002      	beq.n	8003d06 <LSM6DSOX_SENSORHUB_LIS2MDL_ReadShData+0x142>
  {
    return LIS2MDL_ERROR;
 8003d00:	f04f 33ff 	mov.w	r3, #4294967295
 8003d04:	e099      	b.n	8003e3a <LSM6DSOX_SENSORHUB_LIS2MDL_ReadShData+0x276>
  }

  /* Read LSM6DSOX ODR */
  if (lis2mdl_read_reg(&(pObj->Ctx), lsm6dsox_ctrl1_xl, &lsm6dsox_xl_prev_odr, 1) != LIS2MDL_OK)
 8003d06:	68fb      	ldr	r3, [r7, #12]
 8003d08:	f103 0020 	add.w	r0, r3, #32
 8003d0c:	f107 021c 	add.w	r2, r7, #28
 8003d10:	f897 1024 	ldrb.w	r1, [r7, #36]	; 0x24
 8003d14:	2301      	movs	r3, #1
 8003d16:	f000 f9b2 	bl	800407e <lis2mdl_read_reg>
 8003d1a:	4603      	mov	r3, r0
 8003d1c:	2b00      	cmp	r3, #0
 8003d1e:	d002      	beq.n	8003d26 <LSM6DSOX_SENSORHUB_LIS2MDL_ReadShData+0x162>
  {
    return LIS2MDL_ERROR;
 8003d20:	f04f 33ff 	mov.w	r3, #4294967295
 8003d24:	e089      	b.n	8003e3a <LSM6DSOX_SENSORHUB_LIS2MDL_ReadShData+0x276>
  }

  /* Set XL_ODR_104HZ if the accelerometer is disabled */
  if (lsm6dsox_xl_prev_odr == lsm6dsox_xl_odr_off)
 8003d26:	7f3b      	ldrb	r3, [r7, #28]
 8003d28:	f897 2023 	ldrb.w	r2, [r7, #35]	; 0x23
 8003d2c:	429a      	cmp	r2, r3
 8003d2e:	d102      	bne.n	8003d36 <LSM6DSOX_SENSORHUB_LIS2MDL_ReadShData+0x172>
  {
    lsm6dsox_xl_prev_odr = lsm6dsox_xl_odr_104hz;
 8003d30:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
 8003d34:	773b      	strb	r3, [r7, #28]
  }

  /* Enable accelerometer to trigger Sensor Hub operation */
  if (lis2mdl_write_reg(&(pObj->Ctx), lsm6dsox_ctrl1_xl, &lsm6dsox_xl_prev_odr, 1) != LIS2MDL_OK)
 8003d36:	68fb      	ldr	r3, [r7, #12]
 8003d38:	f103 0020 	add.w	r0, r3, #32
 8003d3c:	f107 021c 	add.w	r2, r7, #28
 8003d40:	f897 1024 	ldrb.w	r1, [r7, #36]	; 0x24
 8003d44:	2301      	movs	r3, #1
 8003d46:	f000 f9b2 	bl	80040ae <lis2mdl_write_reg>
 8003d4a:	4603      	mov	r3, r0
 8003d4c:	2b00      	cmp	r3, #0
 8003d4e:	d002      	beq.n	8003d56 <LSM6DSOX_SENSORHUB_LIS2MDL_ReadShData+0x192>
  {
    return LIS2MDL_ERROR;
 8003d50:	f04f 33ff 	mov.w	r3, #4294967295
 8003d54:	e071      	b.n	8003e3a <LSM6DSOX_SENSORHUB_LIS2MDL_ReadShData+0x276>
  }

  /* Read ACC data starting from LSM6DSOX OUTX_H_A register to clear accelerometer data-ready XLDA */
  if (lis2mdl_read_reg(&(pObj->Ctx), lsm6dsox_outx_h_a, data_array, 6) != LIS2MDL_OK)
 8003d56:	68fb      	ldr	r3, [r7, #12]
 8003d58:	f103 0020 	add.w	r0, r3, #32
 8003d5c:	f107 0214 	add.w	r2, r7, #20
 8003d60:	f897 1027 	ldrb.w	r1, [r7, #39]	; 0x27
 8003d64:	2306      	movs	r3, #6
 8003d66:	f000 f98a 	bl	800407e <lis2mdl_read_reg>
 8003d6a:	4603      	mov	r3, r0
 8003d6c:	2b00      	cmp	r3, #0
 8003d6e:	d002      	beq.n	8003d76 <LSM6DSOX_SENSORHUB_LIS2MDL_ReadShData+0x1b2>
  {
    return LIS2MDL_ERROR;
 8003d70:	f04f 33ff 	mov.w	r3, #4294967295
 8003d74:	e061      	b.n	8003e3a <LSM6DSOX_SENSORHUB_LIS2MDL_ReadShData+0x276>
  }

  /* Poll LSM6DSOX LSM6DSOX_STATUS_REG until XLDA = 1 (Wait for sensor hub trigger) */
  do
  {
    if (lis2mdl_read_reg(&(pObj->Ctx), lsm6dsox_status_reg, &data, 1) != LIS2MDL_OK)
 8003d76:	68fb      	ldr	r3, [r7, #12]
 8003d78:	f103 0020 	add.w	r0, r3, #32
 8003d7c:	f107 021b 	add.w	r2, r7, #27
 8003d80:	f897 1026 	ldrb.w	r1, [r7, #38]	; 0x26
 8003d84:	2301      	movs	r3, #1
 8003d86:	f000 f97a 	bl	800407e <lis2mdl_read_reg>
 8003d8a:	4603      	mov	r3, r0
 8003d8c:	2b00      	cmp	r3, #0
 8003d8e:	d002      	beq.n	8003d96 <LSM6DSOX_SENSORHUB_LIS2MDL_ReadShData+0x1d2>
    {
      return LIS2MDL_ERROR;
 8003d90:	f04f 33ff 	mov.w	r3, #4294967295
 8003d94:	e051      	b.n	8003e3a <LSM6DSOX_SENSORHUB_LIS2MDL_ReadShData+0x276>
    }
  } while ((data & xlda) != xlda);
 8003d96:	7efa      	ldrb	r2, [r7, #27]
 8003d98:	f897 3025 	ldrb.w	r3, [r7, #37]	; 0x25
 8003d9c:	4013      	ands	r3, r2
 8003d9e:	b2db      	uxtb	r3, r3
 8003da0:	f897 2025 	ldrb.w	r2, [r7, #37]	; 0x25
 8003da4:	429a      	cmp	r2, r3
 8003da6:	d1e6      	bne.n	8003d76 <LSM6DSOX_SENSORHUB_LIS2MDL_ReadShData+0x1b2>

  /* Poll LSM6DSOX SensorHub SENS_HUB_ENDOP bit in STATUS_MASTER_MAINPAGE reg until the end of SW write operations */
  do
  {
    if (lis2mdl_read_reg(&(pObj->Ctx), status_master_mainpage, &data, 1) != LIS2MDL_OK)
 8003da8:	68fb      	ldr	r3, [r7, #12]
 8003daa:	f103 0020 	add.w	r0, r3, #32
 8003dae:	f107 021b 	add.w	r2, r7, #27
 8003db2:	f897 1029 	ldrb.w	r1, [r7, #41]	; 0x29
 8003db6:	2301      	movs	r3, #1
 8003db8:	f000 f961 	bl	800407e <lis2mdl_read_reg>
 8003dbc:	4603      	mov	r3, r0
 8003dbe:	2b00      	cmp	r3, #0
 8003dc0:	d002      	beq.n	8003dc8 <LSM6DSOX_SENSORHUB_LIS2MDL_ReadShData+0x204>
    {
      return LIS2MDL_ERROR;
 8003dc2:	f04f 33ff 	mov.w	r3, #4294967295
 8003dc6:	e038      	b.n	8003e3a <LSM6DSOX_SENSORHUB_LIS2MDL_ReadShData+0x276>
    }
  } while ((data & sens_hub_endop) != sens_hub_endop);
 8003dc8:	7efa      	ldrb	r2, [r7, #27]
 8003dca:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 8003dce:	4013      	ands	r3, r2
 8003dd0:	b2db      	uxtb	r3, r3
 8003dd2:	f897 2028 	ldrb.w	r2, [r7, #40]	; 0x28
 8003dd6:	429a      	cmp	r2, r3
 8003dd8:	d1e6      	bne.n	8003da8 <LSM6DSOX_SENSORHUB_LIS2MDL_ReadShData+0x1e4>

  /* Enable access to sensor hub registers */
  if (lis2mdl_write_reg(&(pObj->Ctx), lsm6dsox_func_cfg_access, &shub_reg_access_en, 1) != LIS2MDL_OK)
 8003dda:	68fb      	ldr	r3, [r7, #12]
 8003ddc:	f103 0020 	add.w	r0, r3, #32
 8003de0:	f107 0221 	add.w	r2, r7, #33	; 0x21
 8003de4:	f897 102f 	ldrb.w	r1, [r7, #47]	; 0x2f
 8003de8:	2301      	movs	r3, #1
 8003dea:	f000 f960 	bl	80040ae <lis2mdl_write_reg>
 8003dee:	4603      	mov	r3, r0
 8003df0:	2b00      	cmp	r3, #0
 8003df2:	d002      	beq.n	8003dfa <LSM6DSOX_SENSORHUB_LIS2MDL_ReadShData+0x236>
  {
    return LIS2MDL_ERROR;
 8003df4:	f04f 33ff 	mov.w	r3, #4294967295
 8003df8:	e01f      	b.n	8003e3a <LSM6DSOX_SENSORHUB_LIS2MDL_ReadShData+0x276>
  }

  /* Read data from LSM6DSOX SensorHub regs containing values from required LIS2MDL regs */
  if (lis2mdl_read_reg(&(pObj->Ctx), sensor_hub_1, pData, Length) != LIS2MDL_OK)
 8003dfa:	68fb      	ldr	r3, [r7, #12]
 8003dfc:	f103 0020 	add.w	r0, r3, #32
 8003e00:	893b      	ldrh	r3, [r7, #8]
 8003e02:	f897 102a 	ldrb.w	r1, [r7, #42]	; 0x2a
 8003e06:	687a      	ldr	r2, [r7, #4]
 8003e08:	f000 f939 	bl	800407e <lis2mdl_read_reg>
 8003e0c:	4603      	mov	r3, r0
 8003e0e:	2b00      	cmp	r3, #0
 8003e10:	d002      	beq.n	8003e18 <LSM6DSOX_SENSORHUB_LIS2MDL_ReadShData+0x254>
  {
    return LIS2MDL_ERROR;
 8003e12:	f04f 33ff 	mov.w	r3, #4294967295
 8003e16:	e010      	b.n	8003e3a <LSM6DSOX_SENSORHUB_LIS2MDL_ReadShData+0x276>
  }

  /* Disable access to sensor hub registers */
  if (lis2mdl_write_reg(&(pObj->Ctx), lsm6dsox_func_cfg_access, &shub_reg_access_dis, 1) != LIS2MDL_OK)
 8003e18:	68fb      	ldr	r3, [r7, #12]
 8003e1a:	f103 0020 	add.w	r0, r3, #32
 8003e1e:	f107 0220 	add.w	r2, r7, #32
 8003e22:	f897 102f 	ldrb.w	r1, [r7, #47]	; 0x2f
 8003e26:	2301      	movs	r3, #1
 8003e28:	f000 f941 	bl	80040ae <lis2mdl_write_reg>
 8003e2c:	4603      	mov	r3, r0
 8003e2e:	2b00      	cmp	r3, #0
 8003e30:	d002      	beq.n	8003e38 <LSM6DSOX_SENSORHUB_LIS2MDL_ReadShData+0x274>
  {
    return LIS2MDL_ERROR;
 8003e32:	f04f 33ff 	mov.w	r3, #4294967295
 8003e36:	e000      	b.n	8003e3a <LSM6DSOX_SENSORHUB_LIS2MDL_ReadShData+0x276>
  }

  return LIS2MDL_OK;
 8003e38:	2300      	movs	r3, #0
}
 8003e3a:	4618      	mov	r0, r3
 8003e3c:	3730      	adds	r7, #48	; 0x30
 8003e3e:	46bd      	mov	sp, r7
 8003e40:	bd80      	pop	{r7, pc}

08003e42 <LSM6DSOX_SENSORHUB_LIS2MDL_WriteShData>:
  * @param  Length the length
  * @retval 0 in case of success, an error code otherwise
  */
static int32_t LSM6DSOX_SENSORHUB_LIS2MDL_WriteShData(LIS2MDL_Object_t *pObj, uint8_t Reg, uint8_t *pData,
                                                      uint16_t Length)
{
 8003e42:	b580      	push	{r7, lr}
 8003e44:	b08c      	sub	sp, #48	; 0x30
 8003e46:	af00      	add	r7, sp, #0
 8003e48:	60f8      	str	r0, [r7, #12]
 8003e4a:	607a      	str	r2, [r7, #4]
 8003e4c:	461a      	mov	r2, r3
 8003e4e:	460b      	mov	r3, r1
 8003e50:	72fb      	strb	r3, [r7, #11]
 8003e52:	4613      	mov	r3, r2
 8003e54:	813b      	strh	r3, [r7, #8]
  uint8_t lsm6dsox_func_cfg_access = 0x01U;
 8003e56:	2301      	movs	r3, #1
 8003e58:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
  uint8_t shub_reg_access_en = 0x40U;
 8003e5c:	2340      	movs	r3, #64	; 0x40
 8003e5e:	f887 3021 	strb.w	r3, [r7, #33]	; 0x21
  uint8_t shub_reg_access_dis = 0x00U;
 8003e62:	2300      	movs	r3, #0
 8003e64:	f887 3020 	strb.w	r3, [r7, #32]
  uint8_t ext_sens_addr_write = LIS2MDL_I2C_ADD & 0xFEU;
 8003e68:	233c      	movs	r3, #60	; 0x3c
 8003e6a:	77fb      	strb	r3, [r7, #31]
  uint8_t slv0_add = 0x15U;
 8003e6c:	2315      	movs	r3, #21
 8003e6e:	f887 302e 	strb.w	r3, [r7, #46]	; 0x2e
  uint8_t slv0_subadd = 0x16U;
 8003e72:	2316      	movs	r3, #22
 8003e74:	f887 302d 	strb.w	r3, [r7, #45]	; 0x2d
  uint8_t slave0_config = 0x17U;
 8003e78:	2317      	movs	r3, #23
 8003e7a:	f887 302c 	strb.w	r3, [r7, #44]	; 0x2c
  uint8_t shub_odr_104 = 0x00U;
 8003e7e:	2300      	movs	r3, #0
 8003e80:	77bb      	strb	r3, [r7, #30]
  uint8_t master_config = 0x14U;
 8003e82:	2314      	movs	r3, #20
 8003e84:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
  uint8_t write_once_i2c_en = 0x44U;
 8003e88:	2344      	movs	r3, #68	; 0x44
 8003e8a:	777b      	strb	r3, [r7, #29]
  uint8_t status_master_mainpage = 0x39U;
 8003e8c:	2339      	movs	r3, #57	; 0x39
 8003e8e:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
  uint8_t wr_once_done = 0x80U;
 8003e92:	2380      	movs	r3, #128	; 0x80
 8003e94:	f887 3029 	strb.w	r3, [r7, #41]	; 0x29
  uint8_t lsm6dsox_outx_h_a = 0x29U;
 8003e98:	2329      	movs	r3, #41	; 0x29
 8003e9a:	f887 3028 	strb.w	r3, [r7, #40]	; 0x28
  uint8_t lsm6dsox_status_reg = 0x1EU;
 8003e9e:	231e      	movs	r3, #30
 8003ea0:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  uint8_t xlda = 0x01U;
 8003ea4:	2301      	movs	r3, #1
 8003ea6:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
  uint8_t lsm6dsox_ctrl1_xl = 0x10U;
 8003eaa:	2310      	movs	r3, #16
 8003eac:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
  uint8_t lsm6dsox_xl_prev_odr;
  uint8_t lsm6dsox_xl_odr_off = 0x00U;
 8003eb0:	2300      	movs	r3, #0
 8003eb2:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
  uint8_t lsm6dsox_xl_odr_104hz = 0x40U;
 8003eb6:	2340      	movs	r3, #64	; 0x40
 8003eb8:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  uint8_t datawrite_slv0 = 0x0EU;
 8003ebc:	230e      	movs	r3, #14
 8003ebe:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
  uint8_t data;
  uint8_t data_array[6];

  /* Enable access to sensor hub registers */
  if (lis2mdl_write_reg(&(pObj->Ctx), lsm6dsox_func_cfg_access, &shub_reg_access_en, 1) != LIS2MDL_OK)
 8003ec2:	68fb      	ldr	r3, [r7, #12]
 8003ec4:	f103 0020 	add.w	r0, r3, #32
 8003ec8:	f107 0221 	add.w	r2, r7, #33	; 0x21
 8003ecc:	f897 102f 	ldrb.w	r1, [r7, #47]	; 0x2f
 8003ed0:	2301      	movs	r3, #1
 8003ed2:	f000 f8ec 	bl	80040ae <lis2mdl_write_reg>
 8003ed6:	4603      	mov	r3, r0
 8003ed8:	2b00      	cmp	r3, #0
 8003eda:	d002      	beq.n	8003ee2 <LSM6DSOX_SENSORHUB_LIS2MDL_WriteShData+0xa0>
  {
    return LIS2MDL_ERROR;
 8003edc:	f04f 33ff 	mov.w	r3, #4294967295
 8003ee0:	e0c9      	b.n	8004076 <LSM6DSOX_SENSORHUB_LIS2MDL_WriteShData+0x234>
  }

  /* Configure external device address, Enable write operation (rw_0 = 0) */
  if (lis2mdl_write_reg(&(pObj->Ctx), slv0_add, &ext_sens_addr_write, 1) != LIS2MDL_OK)
 8003ee2:	68fb      	ldr	r3, [r7, #12]
 8003ee4:	f103 0020 	add.w	r0, r3, #32
 8003ee8:	f107 021f 	add.w	r2, r7, #31
 8003eec:	f897 102e 	ldrb.w	r1, [r7, #46]	; 0x2e
 8003ef0:	2301      	movs	r3, #1
 8003ef2:	f000 f8dc 	bl	80040ae <lis2mdl_write_reg>
 8003ef6:	4603      	mov	r3, r0
 8003ef8:	2b00      	cmp	r3, #0
 8003efa:	d002      	beq.n	8003f02 <LSM6DSOX_SENSORHUB_LIS2MDL_WriteShData+0xc0>
  {
    return LIS2MDL_ERROR;
 8003efc:	f04f 33ff 	mov.w	r3, #4294967295
 8003f00:	e0b9      	b.n	8004076 <LSM6DSOX_SENSORHUB_LIS2MDL_WriteShData+0x234>
  }

  /* Configure address of the LIS2MDL register to be written to */
  if (lis2mdl_write_reg(&(pObj->Ctx), slv0_subadd, &Reg, 1) != LIS2MDL_OK)
 8003f02:	68fb      	ldr	r3, [r7, #12]
 8003f04:	f103 0020 	add.w	r0, r3, #32
 8003f08:	f107 020b 	add.w	r2, r7, #11
 8003f0c:	f897 102d 	ldrb.w	r1, [r7, #45]	; 0x2d
 8003f10:	2301      	movs	r3, #1
 8003f12:	f000 f8cc 	bl	80040ae <lis2mdl_write_reg>
 8003f16:	4603      	mov	r3, r0
 8003f18:	2b00      	cmp	r3, #0
 8003f1a:	d002      	beq.n	8003f22 <LSM6DSOX_SENSORHUB_LIS2MDL_WriteShData+0xe0>
  {
    return LIS2MDL_ERROR;
 8003f1c:	f04f 33ff 	mov.w	r3, #4294967295
 8003f20:	e0a9      	b.n	8004076 <LSM6DSOX_SENSORHUB_LIS2MDL_WriteShData+0x234>
  }

  /* Set SHUB_ODR = 104 Hz */
  if (lis2mdl_write_reg(&(pObj->Ctx), slave0_config, &shub_odr_104, 1) != LIS2MDL_OK)
 8003f22:	68fb      	ldr	r3, [r7, #12]
 8003f24:	f103 0020 	add.w	r0, r3, #32
 8003f28:	f107 021e 	add.w	r2, r7, #30
 8003f2c:	f897 102c 	ldrb.w	r1, [r7, #44]	; 0x2c
 8003f30:	2301      	movs	r3, #1
 8003f32:	f000 f8bc 	bl	80040ae <lis2mdl_write_reg>
 8003f36:	4603      	mov	r3, r0
 8003f38:	2b00      	cmp	r3, #0
 8003f3a:	d002      	beq.n	8003f42 <LSM6DSOX_SENSORHUB_LIS2MDL_WriteShData+0x100>
  {
    return LIS2MDL_ERROR;
 8003f3c:	f04f 33ff 	mov.w	r3, #4294967295
 8003f40:	e099      	b.n	8004076 <LSM6DSOX_SENSORHUB_LIS2MDL_WriteShData+0x234>
  }

  /* Store data to be written to LIS2MDL in LSM6DSOX SH reg */
  if (lis2mdl_write_reg(&(pObj->Ctx), datawrite_slv0, pData, 1) != LIS2MDL_OK)
 8003f42:	68fb      	ldr	r3, [r7, #12]
 8003f44:	f103 0020 	add.w	r0, r3, #32
 8003f48:	f897 1022 	ldrb.w	r1, [r7, #34]	; 0x22
 8003f4c:	2301      	movs	r3, #1
 8003f4e:	687a      	ldr	r2, [r7, #4]
 8003f50:	f000 f8ad 	bl	80040ae <lis2mdl_write_reg>
 8003f54:	4603      	mov	r3, r0
 8003f56:	2b00      	cmp	r3, #0
 8003f58:	d002      	beq.n	8003f60 <LSM6DSOX_SENSORHUB_LIS2MDL_WriteShData+0x11e>
  {
    return LIS2MDL_ERROR;
 8003f5a:	f04f 33ff 	mov.w	r3, #4294967295
 8003f5e:	e08a      	b.n	8004076 <LSM6DSOX_SENSORHUB_LIS2MDL_WriteShData+0x234>
  }

  /* WRITE_ONCE enabled for single write, I2C master enabled using slave 0, I2C pull-ups disabled */
  if (lis2mdl_write_reg(&(pObj->Ctx), master_config, &write_once_i2c_en, 1) != LIS2MDL_OK)
 8003f60:	68fb      	ldr	r3, [r7, #12]
 8003f62:	f103 0020 	add.w	r0, r3, #32
 8003f66:	f107 021d 	add.w	r2, r7, #29
 8003f6a:	f897 102b 	ldrb.w	r1, [r7, #43]	; 0x2b
 8003f6e:	2301      	movs	r3, #1
 8003f70:	f000 f89d 	bl	80040ae <lis2mdl_write_reg>
 8003f74:	4603      	mov	r3, r0
 8003f76:	2b00      	cmp	r3, #0
 8003f78:	d002      	beq.n	8003f80 <LSM6DSOX_SENSORHUB_LIS2MDL_WriteShData+0x13e>
  {
    return LIS2MDL_ERROR;
 8003f7a:	f04f 33ff 	mov.w	r3, #4294967295
 8003f7e:	e07a      	b.n	8004076 <LSM6DSOX_SENSORHUB_LIS2MDL_WriteShData+0x234>
  }

  /* Disable access to sensor hub registers */
  if (lis2mdl_write_reg(&(pObj->Ctx), lsm6dsox_func_cfg_access, &shub_reg_access_dis, 1) != LIS2MDL_OK)
 8003f80:	68fb      	ldr	r3, [r7, #12]
 8003f82:	f103 0020 	add.w	r0, r3, #32
 8003f86:	f107 0220 	add.w	r2, r7, #32
 8003f8a:	f897 102f 	ldrb.w	r1, [r7, #47]	; 0x2f
 8003f8e:	2301      	movs	r3, #1
 8003f90:	f000 f88d 	bl	80040ae <lis2mdl_write_reg>
 8003f94:	4603      	mov	r3, r0
 8003f96:	2b00      	cmp	r3, #0
 8003f98:	d002      	beq.n	8003fa0 <LSM6DSOX_SENSORHUB_LIS2MDL_WriteShData+0x15e>
  {
    return LIS2MDL_ERROR;
 8003f9a:	f04f 33ff 	mov.w	r3, #4294967295
 8003f9e:	e06a      	b.n	8004076 <LSM6DSOX_SENSORHUB_LIS2MDL_WriteShData+0x234>
  }

  /* Read LSM6DSOX ODR */
  if (lis2mdl_read_reg(&(pObj->Ctx), lsm6dsox_ctrl1_xl, &lsm6dsox_xl_prev_odr, 1) != LIS2MDL_OK)
 8003fa0:	68fb      	ldr	r3, [r7, #12]
 8003fa2:	f103 0020 	add.w	r0, r3, #32
 8003fa6:	f107 021c 	add.w	r2, r7, #28
 8003faa:	f897 1025 	ldrb.w	r1, [r7, #37]	; 0x25
 8003fae:	2301      	movs	r3, #1
 8003fb0:	f000 f865 	bl	800407e <lis2mdl_read_reg>
 8003fb4:	4603      	mov	r3, r0
 8003fb6:	2b00      	cmp	r3, #0
 8003fb8:	d002      	beq.n	8003fc0 <LSM6DSOX_SENSORHUB_LIS2MDL_WriteShData+0x17e>
  {
    return LIS2MDL_ERROR;
 8003fba:	f04f 33ff 	mov.w	r3, #4294967295
 8003fbe:	e05a      	b.n	8004076 <LSM6DSOX_SENSORHUB_LIS2MDL_WriteShData+0x234>
  }

  /* Set XL_ODR_104HZ if the accelerometer is disabled */
  if (lsm6dsox_xl_prev_odr == lsm6dsox_xl_odr_off)
 8003fc0:	7f3b      	ldrb	r3, [r7, #28]
 8003fc2:	f897 2024 	ldrb.w	r2, [r7, #36]	; 0x24
 8003fc6:	429a      	cmp	r2, r3
 8003fc8:	d102      	bne.n	8003fd0 <LSM6DSOX_SENSORHUB_LIS2MDL_WriteShData+0x18e>
  {
    lsm6dsox_xl_prev_odr = lsm6dsox_xl_odr_104hz;
 8003fca:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8003fce:	773b      	strb	r3, [r7, #28]
  }

  /* Enable accelerometer to trigger Sensor Hub operation */
  if (lis2mdl_write_reg(&(pObj->Ctx), lsm6dsox_ctrl1_xl, &lsm6dsox_xl_prev_odr, 1) != LIS2MDL_OK)
 8003fd0:	68fb      	ldr	r3, [r7, #12]
 8003fd2:	f103 0020 	add.w	r0, r3, #32
 8003fd6:	f107 021c 	add.w	r2, r7, #28
 8003fda:	f897 1025 	ldrb.w	r1, [r7, #37]	; 0x25
 8003fde:	2301      	movs	r3, #1
 8003fe0:	f000 f865 	bl	80040ae <lis2mdl_write_reg>
 8003fe4:	4603      	mov	r3, r0
 8003fe6:	2b00      	cmp	r3, #0
 8003fe8:	d002      	beq.n	8003ff0 <LSM6DSOX_SENSORHUB_LIS2MDL_WriteShData+0x1ae>
  {
    return LIS2MDL_ERROR;
 8003fea:	f04f 33ff 	mov.w	r3, #4294967295
 8003fee:	e042      	b.n	8004076 <LSM6DSOX_SENSORHUB_LIS2MDL_WriteShData+0x234>
  }

  /* Read ACC data starting from LSM6DSOX OUTX_H_A register to clear accelerometer data-ready XLDA */
  if (lis2mdl_read_reg(&(pObj->Ctx), lsm6dsox_outx_h_a, data_array, 6) != LIS2MDL_OK)
 8003ff0:	68fb      	ldr	r3, [r7, #12]
 8003ff2:	f103 0020 	add.w	r0, r3, #32
 8003ff6:	f107 0214 	add.w	r2, r7, #20
 8003ffa:	f897 1028 	ldrb.w	r1, [r7, #40]	; 0x28
 8003ffe:	2306      	movs	r3, #6
 8004000:	f000 f83d 	bl	800407e <lis2mdl_read_reg>
 8004004:	4603      	mov	r3, r0
 8004006:	2b00      	cmp	r3, #0
 8004008:	d002      	beq.n	8004010 <LSM6DSOX_SENSORHUB_LIS2MDL_WriteShData+0x1ce>
  {
    return LIS2MDL_ERROR;
 800400a:	f04f 33ff 	mov.w	r3, #4294967295
 800400e:	e032      	b.n	8004076 <LSM6DSOX_SENSORHUB_LIS2MDL_WriteShData+0x234>
  }

  /* Poll LSM6DSOX LSM6DSOX_STATUS_REG until XLDA = 1 (Wait for sensor hub trigger) */
  do
  {
    if (lis2mdl_read_reg(&(pObj->Ctx), lsm6dsox_status_reg, &data, 1) != LIS2MDL_OK)
 8004010:	68fb      	ldr	r3, [r7, #12]
 8004012:	f103 0020 	add.w	r0, r3, #32
 8004016:	f107 021b 	add.w	r2, r7, #27
 800401a:	f897 1027 	ldrb.w	r1, [r7, #39]	; 0x27
 800401e:	2301      	movs	r3, #1
 8004020:	f000 f82d 	bl	800407e <lis2mdl_read_reg>
 8004024:	4603      	mov	r3, r0
 8004026:	2b00      	cmp	r3, #0
 8004028:	d002      	beq.n	8004030 <LSM6DSOX_SENSORHUB_LIS2MDL_WriteShData+0x1ee>
    {
      return LIS2MDL_ERROR;
 800402a:	f04f 33ff 	mov.w	r3, #4294967295
 800402e:	e022      	b.n	8004076 <LSM6DSOX_SENSORHUB_LIS2MDL_WriteShData+0x234>
    }
  } while ((data & xlda) != xlda);
 8004030:	7efa      	ldrb	r2, [r7, #27]
 8004032:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8004036:	4013      	ands	r3, r2
 8004038:	b2db      	uxtb	r3, r3
 800403a:	f897 2026 	ldrb.w	r2, [r7, #38]	; 0x26
 800403e:	429a      	cmp	r2, r3
 8004040:	d1e6      	bne.n	8004010 <LSM6DSOX_SENSORHUB_LIS2MDL_WriteShData+0x1ce>

  /* Poll LSM6DSOX SensorHub WR_ONCE_DONE bit in STATUS_MASTER_MAINPAGE reg until the end of SW write operations */
  do
  {
    if (lis2mdl_read_reg(&(pObj->Ctx), status_master_mainpage, &data, 1) != LIS2MDL_OK)
 8004042:	68fb      	ldr	r3, [r7, #12]
 8004044:	f103 0020 	add.w	r0, r3, #32
 8004048:	f107 021b 	add.w	r2, r7, #27
 800404c:	f897 102a 	ldrb.w	r1, [r7, #42]	; 0x2a
 8004050:	2301      	movs	r3, #1
 8004052:	f000 f814 	bl	800407e <lis2mdl_read_reg>
 8004056:	4603      	mov	r3, r0
 8004058:	2b00      	cmp	r3, #0
 800405a:	d002      	beq.n	8004062 <LSM6DSOX_SENSORHUB_LIS2MDL_WriteShData+0x220>
    {
      return LIS2MDL_ERROR;
 800405c:	f04f 33ff 	mov.w	r3, #4294967295
 8004060:	e009      	b.n	8004076 <LSM6DSOX_SENSORHUB_LIS2MDL_WriteShData+0x234>
    }
  } while ((data & wr_once_done) != wr_once_done);
 8004062:	7efa      	ldrb	r2, [r7, #27]
 8004064:	f897 3029 	ldrb.w	r3, [r7, #41]	; 0x29
 8004068:	4013      	ands	r3, r2
 800406a:	b2db      	uxtb	r3, r3
 800406c:	f897 2029 	ldrb.w	r2, [r7, #41]	; 0x29
 8004070:	429a      	cmp	r2, r3
 8004072:	d1e6      	bne.n	8004042 <LSM6DSOX_SENSORHUB_LIS2MDL_WriteShData+0x200>

  return LIS2MDL_OK;
 8004074:	2300      	movs	r3, #0
}
 8004076:	4618      	mov	r0, r3
 8004078:	3730      	adds	r7, #48	; 0x30
 800407a:	46bd      	mov	sp, r7
 800407c:	bd80      	pop	{r7, pc}

0800407e <lis2mdl_read_reg>:
  *
  */
int32_t lis2mdl_read_reg(stmdev_ctx_t *ctx, uint8_t reg,
                         uint8_t *data,
                         uint16_t len)
{
 800407e:	b590      	push	{r4, r7, lr}
 8004080:	b087      	sub	sp, #28
 8004082:	af00      	add	r7, sp, #0
 8004084:	60f8      	str	r0, [r7, #12]
 8004086:	607a      	str	r2, [r7, #4]
 8004088:	461a      	mov	r2, r3
 800408a:	460b      	mov	r3, r1
 800408c:	72fb      	strb	r3, [r7, #11]
 800408e:	4613      	mov	r3, r2
 8004090:	813b      	strh	r3, [r7, #8]
  int32_t ret;

  ret = ctx->read_reg(ctx->handle, reg, data, len);
 8004092:	68fb      	ldr	r3, [r7, #12]
 8004094:	685c      	ldr	r4, [r3, #4]
 8004096:	68fb      	ldr	r3, [r7, #12]
 8004098:	68d8      	ldr	r0, [r3, #12]
 800409a:	893b      	ldrh	r3, [r7, #8]
 800409c:	7af9      	ldrb	r1, [r7, #11]
 800409e:	687a      	ldr	r2, [r7, #4]
 80040a0:	47a0      	blx	r4
 80040a2:	6178      	str	r0, [r7, #20]

  return ret;
 80040a4:	697b      	ldr	r3, [r7, #20]
}
 80040a6:	4618      	mov	r0, r3
 80040a8:	371c      	adds	r7, #28
 80040aa:	46bd      	mov	sp, r7
 80040ac:	bd90      	pop	{r4, r7, pc}

080040ae <lis2mdl_write_reg>:
  *
  */
int32_t lis2mdl_write_reg(stmdev_ctx_t *ctx, uint8_t reg,
                          uint8_t *data,
                          uint16_t len)
{
 80040ae:	b590      	push	{r4, r7, lr}
 80040b0:	b087      	sub	sp, #28
 80040b2:	af00      	add	r7, sp, #0
 80040b4:	60f8      	str	r0, [r7, #12]
 80040b6:	607a      	str	r2, [r7, #4]
 80040b8:	461a      	mov	r2, r3
 80040ba:	460b      	mov	r3, r1
 80040bc:	72fb      	strb	r3, [r7, #11]
 80040be:	4613      	mov	r3, r2
 80040c0:	813b      	strh	r3, [r7, #8]
  int32_t ret;

  ret = ctx->write_reg(ctx->handle, reg, data, len);
 80040c2:	68fb      	ldr	r3, [r7, #12]
 80040c4:	681c      	ldr	r4, [r3, #0]
 80040c6:	68fb      	ldr	r3, [r7, #12]
 80040c8:	68d8      	ldr	r0, [r3, #12]
 80040ca:	893b      	ldrh	r3, [r7, #8]
 80040cc:	7af9      	ldrb	r1, [r7, #11]
 80040ce:	687a      	ldr	r2, [r7, #4]
 80040d0:	47a0      	blx	r4
 80040d2:	6178      	str	r0, [r7, #20]

  return ret;
 80040d4:	697b      	ldr	r3, [r7, #20]
}
 80040d6:	4618      	mov	r0, r3
 80040d8:	371c      	adds	r7, #28
 80040da:	46bd      	mov	sp, r7
 80040dc:	bd90      	pop	{r4, r7, pc}

080040de <lis2mdl_operating_mode_set>:
  * @retval        interface status.(MANDATORY: return 0 -> no Error)
  *
  */
int32_t lis2mdl_operating_mode_set(stmdev_ctx_t *ctx,
                                   lis2mdl_md_t val)
{
 80040de:	b580      	push	{r7, lr}
 80040e0:	b084      	sub	sp, #16
 80040e2:	af00      	add	r7, sp, #0
 80040e4:	6078      	str	r0, [r7, #4]
 80040e6:	460b      	mov	r3, r1
 80040e8:	70fb      	strb	r3, [r7, #3]
  lis2mdl_cfg_reg_a_t reg;
  int32_t ret;

  ret = lis2mdl_read_reg(ctx, LIS2MDL_CFG_REG_A, (uint8_t *)&reg, 1);
 80040ea:	f107 0208 	add.w	r2, r7, #8
 80040ee:	2301      	movs	r3, #1
 80040f0:	2160      	movs	r1, #96	; 0x60
 80040f2:	6878      	ldr	r0, [r7, #4]
 80040f4:	f7ff ffc3 	bl	800407e <lis2mdl_read_reg>
 80040f8:	60f8      	str	r0, [r7, #12]

  if (ret == 0)
 80040fa:	68fb      	ldr	r3, [r7, #12]
 80040fc:	2b00      	cmp	r3, #0
 80040fe:	d10f      	bne.n	8004120 <lis2mdl_operating_mode_set+0x42>
  {
    reg.md = (uint8_t)val;
 8004100:	78fb      	ldrb	r3, [r7, #3]
 8004102:	f003 0303 	and.w	r3, r3, #3
 8004106:	b2da      	uxtb	r2, r3
 8004108:	7a3b      	ldrb	r3, [r7, #8]
 800410a:	f362 0301 	bfi	r3, r2, #0, #2
 800410e:	723b      	strb	r3, [r7, #8]
    ret = lis2mdl_write_reg(ctx, LIS2MDL_CFG_REG_A, (uint8_t *)&reg, 1);
 8004110:	f107 0208 	add.w	r2, r7, #8
 8004114:	2301      	movs	r3, #1
 8004116:	2160      	movs	r1, #96	; 0x60
 8004118:	6878      	ldr	r0, [r7, #4]
 800411a:	f7ff ffc8 	bl	80040ae <lis2mdl_write_reg>
 800411e:	60f8      	str	r0, [r7, #12]
  }

  return ret;
 8004120:	68fb      	ldr	r3, [r7, #12]
}
 8004122:	4618      	mov	r0, r3
 8004124:	3710      	adds	r7, #16
 8004126:	46bd      	mov	sp, r7
 8004128:	bd80      	pop	{r7, pc}

0800412a <lis2mdl_data_rate_set>:
  * @param  val   change the values of odr in reg CFG_REG_A
  * @retval       interface status.(MANDATORY: return 0 -> no Error)
  *
  */
int32_t lis2mdl_data_rate_set(stmdev_ctx_t *ctx, lis2mdl_odr_t val)
{
 800412a:	b580      	push	{r7, lr}
 800412c:	b084      	sub	sp, #16
 800412e:	af00      	add	r7, sp, #0
 8004130:	6078      	str	r0, [r7, #4]
 8004132:	460b      	mov	r3, r1
 8004134:	70fb      	strb	r3, [r7, #3]
  lis2mdl_cfg_reg_a_t reg;
  int32_t ret;

  ret = lis2mdl_read_reg(ctx, LIS2MDL_CFG_REG_A, (uint8_t *)&reg, 1);
 8004136:	f107 0208 	add.w	r2, r7, #8
 800413a:	2301      	movs	r3, #1
 800413c:	2160      	movs	r1, #96	; 0x60
 800413e:	6878      	ldr	r0, [r7, #4]
 8004140:	f7ff ff9d 	bl	800407e <lis2mdl_read_reg>
 8004144:	60f8      	str	r0, [r7, #12]

  if (ret == 0)
 8004146:	68fb      	ldr	r3, [r7, #12]
 8004148:	2b00      	cmp	r3, #0
 800414a:	d10f      	bne.n	800416c <lis2mdl_data_rate_set+0x42>
  {
    reg.odr = (uint8_t)val;
 800414c:	78fb      	ldrb	r3, [r7, #3]
 800414e:	f003 0303 	and.w	r3, r3, #3
 8004152:	b2da      	uxtb	r2, r3
 8004154:	7a3b      	ldrb	r3, [r7, #8]
 8004156:	f362 0383 	bfi	r3, r2, #2, #2
 800415a:	723b      	strb	r3, [r7, #8]
    ret = lis2mdl_write_reg(ctx, LIS2MDL_CFG_REG_A, (uint8_t *)&reg, 1);
 800415c:	f107 0208 	add.w	r2, r7, #8
 8004160:	2301      	movs	r3, #1
 8004162:	2160      	movs	r1, #96	; 0x60
 8004164:	6878      	ldr	r0, [r7, #4]
 8004166:	f7ff ffa2 	bl	80040ae <lis2mdl_write_reg>
 800416a:	60f8      	str	r0, [r7, #12]
  }

  return ret;
 800416c:	68fb      	ldr	r3, [r7, #12]
}
 800416e:	4618      	mov	r0, r3
 8004170:	3710      	adds	r7, #16
 8004172:	46bd      	mov	sp, r7
 8004174:	bd80      	pop	{r7, pc}
	...

08004178 <lis2mdl_data_rate_get>:
  * @param  val   Get the values of odr in reg CFG_REG_A.(ptr)
  * @retval       interface status.(MANDATORY: return 0 -> no Error)
  *
  */
int32_t lis2mdl_data_rate_get(stmdev_ctx_t *ctx, lis2mdl_odr_t *val)
{
 8004178:	b580      	push	{r7, lr}
 800417a:	b084      	sub	sp, #16
 800417c:	af00      	add	r7, sp, #0
 800417e:	6078      	str	r0, [r7, #4]
 8004180:	6039      	str	r1, [r7, #0]
  lis2mdl_cfg_reg_a_t reg;
  int32_t ret;

  ret = lis2mdl_read_reg(ctx, LIS2MDL_CFG_REG_A, (uint8_t *)&reg, 1);
 8004182:	f107 0208 	add.w	r2, r7, #8
 8004186:	2301      	movs	r3, #1
 8004188:	2160      	movs	r1, #96	; 0x60
 800418a:	6878      	ldr	r0, [r7, #4]
 800418c:	f7ff ff77 	bl	800407e <lis2mdl_read_reg>
 8004190:	60f8      	str	r0, [r7, #12]

  switch (reg.odr)
 8004192:	7a3b      	ldrb	r3, [r7, #8]
 8004194:	f3c3 0381 	ubfx	r3, r3, #2, #2
 8004198:	b2db      	uxtb	r3, r3
 800419a:	2b03      	cmp	r3, #3
 800419c:	d81a      	bhi.n	80041d4 <lis2mdl_data_rate_get+0x5c>
 800419e:	a201      	add	r2, pc, #4	; (adr r2, 80041a4 <lis2mdl_data_rate_get+0x2c>)
 80041a0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80041a4:	080041b5 	.word	0x080041b5
 80041a8:	080041bd 	.word	0x080041bd
 80041ac:	080041c5 	.word	0x080041c5
 80041b0:	080041cd 	.word	0x080041cd
  {
    case LIS2MDL_ODR_10Hz:
      *val = LIS2MDL_ODR_10Hz;
 80041b4:	683b      	ldr	r3, [r7, #0]
 80041b6:	2200      	movs	r2, #0
 80041b8:	701a      	strb	r2, [r3, #0]
      break;
 80041ba:	e00f      	b.n	80041dc <lis2mdl_data_rate_get+0x64>

    case LIS2MDL_ODR_20Hz:
      *val = LIS2MDL_ODR_20Hz;
 80041bc:	683b      	ldr	r3, [r7, #0]
 80041be:	2201      	movs	r2, #1
 80041c0:	701a      	strb	r2, [r3, #0]
      break;
 80041c2:	e00b      	b.n	80041dc <lis2mdl_data_rate_get+0x64>

    case LIS2MDL_ODR_50Hz:
      *val = LIS2MDL_ODR_50Hz;
 80041c4:	683b      	ldr	r3, [r7, #0]
 80041c6:	2202      	movs	r2, #2
 80041c8:	701a      	strb	r2, [r3, #0]
      break;
 80041ca:	e007      	b.n	80041dc <lis2mdl_data_rate_get+0x64>

    case LIS2MDL_ODR_100Hz:
      *val = LIS2MDL_ODR_100Hz;
 80041cc:	683b      	ldr	r3, [r7, #0]
 80041ce:	2203      	movs	r2, #3
 80041d0:	701a      	strb	r2, [r3, #0]
      break;
 80041d2:	e003      	b.n	80041dc <lis2mdl_data_rate_get+0x64>

    default:
      *val = LIS2MDL_ODR_10Hz;
 80041d4:	683b      	ldr	r3, [r7, #0]
 80041d6:	2200      	movs	r2, #0
 80041d8:	701a      	strb	r2, [r3, #0]
      break;
 80041da:	bf00      	nop
  }

  return ret;
 80041dc:	68fb      	ldr	r3, [r7, #12]
}
 80041de:	4618      	mov	r0, r3
 80041e0:	3710      	adds	r7, #16
 80041e2:	46bd      	mov	sp, r7
 80041e4:	bd80      	pop	{r7, pc}
 80041e6:	bf00      	nop

080041e8 <lis2mdl_block_data_update_set>:
  * @param  val   change the values of bdu in reg CFG_REG_C
  * @retval       interface status.(MANDATORY: return 0 -> no Error)
  *
  */
int32_t lis2mdl_block_data_update_set(stmdev_ctx_t *ctx, uint8_t val)
{
 80041e8:	b580      	push	{r7, lr}
 80041ea:	b084      	sub	sp, #16
 80041ec:	af00      	add	r7, sp, #0
 80041ee:	6078      	str	r0, [r7, #4]
 80041f0:	460b      	mov	r3, r1
 80041f2:	70fb      	strb	r3, [r7, #3]
  lis2mdl_cfg_reg_c_t reg;
  int32_t ret;

  ret = lis2mdl_read_reg(ctx, LIS2MDL_CFG_REG_C, (uint8_t *)&reg, 1);
 80041f4:	f107 0208 	add.w	r2, r7, #8
 80041f8:	2301      	movs	r3, #1
 80041fa:	2162      	movs	r1, #98	; 0x62
 80041fc:	6878      	ldr	r0, [r7, #4]
 80041fe:	f7ff ff3e 	bl	800407e <lis2mdl_read_reg>
 8004202:	60f8      	str	r0, [r7, #12]

  if (ret == 0)
 8004204:	68fb      	ldr	r3, [r7, #12]
 8004206:	2b00      	cmp	r3, #0
 8004208:	d10f      	bne.n	800422a <lis2mdl_block_data_update_set+0x42>
  {
    reg.bdu = val;
 800420a:	78fb      	ldrb	r3, [r7, #3]
 800420c:	f003 0301 	and.w	r3, r3, #1
 8004210:	b2da      	uxtb	r2, r3
 8004212:	7a3b      	ldrb	r3, [r7, #8]
 8004214:	f362 1304 	bfi	r3, r2, #4, #1
 8004218:	723b      	strb	r3, [r7, #8]
    ret = lis2mdl_write_reg(ctx, LIS2MDL_CFG_REG_C, (uint8_t *)&reg, 1);
 800421a:	f107 0208 	add.w	r2, r7, #8
 800421e:	2301      	movs	r3, #1
 8004220:	2162      	movs	r1, #98	; 0x62
 8004222:	6878      	ldr	r0, [r7, #4]
 8004224:	f7ff ff43 	bl	80040ae <lis2mdl_write_reg>
 8004228:	60f8      	str	r0, [r7, #12]
  }

  return ret;
 800422a:	68fb      	ldr	r3, [r7, #12]
}
 800422c:	4618      	mov	r0, r3
 800422e:	3710      	adds	r7, #16
 8004230:	46bd      	mov	sp, r7
 8004232:	bd80      	pop	{r7, pc}

08004234 <lis2mdl_magnetic_raw_get>:
  * @param  buff  that stores data read
  * @retval       interface status.(MANDATORY: return 0 -> no Error)
  *
  */
int32_t lis2mdl_magnetic_raw_get(stmdev_ctx_t *ctx, int16_t *val)
{
 8004234:	b580      	push	{r7, lr}
 8004236:	b086      	sub	sp, #24
 8004238:	af00      	add	r7, sp, #0
 800423a:	6078      	str	r0, [r7, #4]
 800423c:	6039      	str	r1, [r7, #0]
  uint8_t buff[6];
  int32_t ret;

  ret = lis2mdl_read_reg(ctx, LIS2MDL_OUTX_L_REG, buff, 6);
 800423e:	f107 020c 	add.w	r2, r7, #12
 8004242:	2306      	movs	r3, #6
 8004244:	2168      	movs	r1, #104	; 0x68
 8004246:	6878      	ldr	r0, [r7, #4]
 8004248:	f7ff ff19 	bl	800407e <lis2mdl_read_reg>
 800424c:	6178      	str	r0, [r7, #20]
  val[0] = (int16_t)buff[1];
 800424e:	7b7b      	ldrb	r3, [r7, #13]
 8004250:	b21a      	sxth	r2, r3
 8004252:	683b      	ldr	r3, [r7, #0]
 8004254:	801a      	strh	r2, [r3, #0]
  val[0] = (val[0] * 256) + (int16_t)buff[0];
 8004256:	683b      	ldr	r3, [r7, #0]
 8004258:	f9b3 3000 	ldrsh.w	r3, [r3]
 800425c:	b29b      	uxth	r3, r3
 800425e:	021b      	lsls	r3, r3, #8
 8004260:	b29a      	uxth	r2, r3
 8004262:	7b3b      	ldrb	r3, [r7, #12]
 8004264:	b29b      	uxth	r3, r3
 8004266:	4413      	add	r3, r2
 8004268:	b29b      	uxth	r3, r3
 800426a:	b21a      	sxth	r2, r3
 800426c:	683b      	ldr	r3, [r7, #0]
 800426e:	801a      	strh	r2, [r3, #0]
  val[1] = (int16_t)buff[3];
 8004270:	7bfa      	ldrb	r2, [r7, #15]
 8004272:	683b      	ldr	r3, [r7, #0]
 8004274:	3302      	adds	r3, #2
 8004276:	b212      	sxth	r2, r2
 8004278:	801a      	strh	r2, [r3, #0]
  val[1] = (val[1] * 256) + (int16_t)buff[2];
 800427a:	683b      	ldr	r3, [r7, #0]
 800427c:	3302      	adds	r3, #2
 800427e:	f9b3 3000 	ldrsh.w	r3, [r3]
 8004282:	b29b      	uxth	r3, r3
 8004284:	021b      	lsls	r3, r3, #8
 8004286:	b29a      	uxth	r2, r3
 8004288:	7bbb      	ldrb	r3, [r7, #14]
 800428a:	b29b      	uxth	r3, r3
 800428c:	4413      	add	r3, r2
 800428e:	b29a      	uxth	r2, r3
 8004290:	683b      	ldr	r3, [r7, #0]
 8004292:	3302      	adds	r3, #2
 8004294:	b212      	sxth	r2, r2
 8004296:	801a      	strh	r2, [r3, #0]
  val[2] = (int16_t)buff[5];
 8004298:	7c7a      	ldrb	r2, [r7, #17]
 800429a:	683b      	ldr	r3, [r7, #0]
 800429c:	3304      	adds	r3, #4
 800429e:	b212      	sxth	r2, r2
 80042a0:	801a      	strh	r2, [r3, #0]
  val[2] = (val[2] * 256) + (int16_t)buff[4];
 80042a2:	683b      	ldr	r3, [r7, #0]
 80042a4:	3304      	adds	r3, #4
 80042a6:	f9b3 3000 	ldrsh.w	r3, [r3]
 80042aa:	b29b      	uxth	r3, r3
 80042ac:	021b      	lsls	r3, r3, #8
 80042ae:	b29a      	uxth	r2, r3
 80042b0:	7c3b      	ldrb	r3, [r7, #16]
 80042b2:	b29b      	uxth	r3, r3
 80042b4:	4413      	add	r3, r2
 80042b6:	b29a      	uxth	r2, r3
 80042b8:	683b      	ldr	r3, [r7, #0]
 80042ba:	3304      	adds	r3, #4
 80042bc:	b212      	sxth	r2, r2
 80042be:	801a      	strh	r2, [r3, #0]

  return ret;
 80042c0:	697b      	ldr	r3, [r7, #20]
}
 80042c2:	4618      	mov	r0, r3
 80042c4:	3718      	adds	r7, #24
 80042c6:	46bd      	mov	sp, r7
 80042c8:	bd80      	pop	{r7, pc}

080042ca <lis2mdl_device_id_get>:
  * @param  buff  that stores data read
  * @retval       interface status.(MANDATORY: return 0 -> no Error)
  *
  */
int32_t lis2mdl_device_id_get(stmdev_ctx_t *ctx, uint8_t *buff)
{
 80042ca:	b580      	push	{r7, lr}
 80042cc:	b084      	sub	sp, #16
 80042ce:	af00      	add	r7, sp, #0
 80042d0:	6078      	str	r0, [r7, #4]
 80042d2:	6039      	str	r1, [r7, #0]
  int32_t ret;

  ret = lis2mdl_read_reg(ctx, LIS2MDL_WHO_AM_I, buff, 1);
 80042d4:	2301      	movs	r3, #1
 80042d6:	683a      	ldr	r2, [r7, #0]
 80042d8:	214f      	movs	r1, #79	; 0x4f
 80042da:	6878      	ldr	r0, [r7, #4]
 80042dc:	f7ff fecf 	bl	800407e <lis2mdl_read_reg>
 80042e0:	60f8      	str	r0, [r7, #12]

  return ret;
 80042e2:	68fb      	ldr	r3, [r7, #12]
}
 80042e4:	4618      	mov	r0, r3
 80042e6:	3710      	adds	r7, #16
 80042e8:	46bd      	mov	sp, r7
 80042ea:	bd80      	pop	{r7, pc}

080042ec <lis2mdl_self_test_set>:
  * @param  val   change the values of self_test in reg CFG_REG_C
  * @retval       interface status.(MANDATORY: return 0 -> no Error)
  *
  */
int32_t lis2mdl_self_test_set(stmdev_ctx_t *ctx, uint8_t val)
{
 80042ec:	b580      	push	{r7, lr}
 80042ee:	b084      	sub	sp, #16
 80042f0:	af00      	add	r7, sp, #0
 80042f2:	6078      	str	r0, [r7, #4]
 80042f4:	460b      	mov	r3, r1
 80042f6:	70fb      	strb	r3, [r7, #3]
  lis2mdl_cfg_reg_c_t reg;
  int32_t ret;

  ret = lis2mdl_read_reg(ctx, LIS2MDL_CFG_REG_C, (uint8_t *)&reg, 1);
 80042f8:	f107 0208 	add.w	r2, r7, #8
 80042fc:	2301      	movs	r3, #1
 80042fe:	2162      	movs	r1, #98	; 0x62
 8004300:	6878      	ldr	r0, [r7, #4]
 8004302:	f7ff febc 	bl	800407e <lis2mdl_read_reg>
 8004306:	60f8      	str	r0, [r7, #12]

  if (ret == 0)
 8004308:	68fb      	ldr	r3, [r7, #12]
 800430a:	2b00      	cmp	r3, #0
 800430c:	d10f      	bne.n	800432e <lis2mdl_self_test_set+0x42>
  {
    reg.self_test = val;
 800430e:	78fb      	ldrb	r3, [r7, #3]
 8004310:	f003 0301 	and.w	r3, r3, #1
 8004314:	b2da      	uxtb	r2, r3
 8004316:	7a3b      	ldrb	r3, [r7, #8]
 8004318:	f362 0341 	bfi	r3, r2, #1, #1
 800431c:	723b      	strb	r3, [r7, #8]
    ret = lis2mdl_write_reg(ctx, LIS2MDL_CFG_REG_C, (uint8_t *)&reg, 1);
 800431e:	f107 0208 	add.w	r2, r7, #8
 8004322:	2301      	movs	r3, #1
 8004324:	2162      	movs	r1, #98	; 0x62
 8004326:	6878      	ldr	r0, [r7, #4]
 8004328:	f7ff fec1 	bl	80040ae <lis2mdl_write_reg>
 800432c:	60f8      	str	r0, [r7, #12]
  }

  return ret;
 800432e:	68fb      	ldr	r3, [r7, #12]
}
 8004330:	4618      	mov	r0, r3
 8004332:	3710      	adds	r7, #16
 8004334:	46bd      	mov	sp, r7
 8004336:	bd80      	pop	{r7, pc}

08004338 <lis2mdl_i2c_interface_set>:
  * @retval       interface status.(MANDATORY: return 0 -> no Error)
  *
  */
int32_t lis2mdl_i2c_interface_set(stmdev_ctx_t *ctx,
                                  lis2mdl_i2c_dis_t val)
{
 8004338:	b580      	push	{r7, lr}
 800433a:	b084      	sub	sp, #16
 800433c:	af00      	add	r7, sp, #0
 800433e:	6078      	str	r0, [r7, #4]
 8004340:	460b      	mov	r3, r1
 8004342:	70fb      	strb	r3, [r7, #3]
  lis2mdl_cfg_reg_c_t reg;
  int32_t ret;

  ret = lis2mdl_read_reg(ctx, LIS2MDL_CFG_REG_C, (uint8_t *)&reg, 1);
 8004344:	f107 0208 	add.w	r2, r7, #8
 8004348:	2301      	movs	r3, #1
 800434a:	2162      	movs	r1, #98	; 0x62
 800434c:	6878      	ldr	r0, [r7, #4]
 800434e:	f7ff fe96 	bl	800407e <lis2mdl_read_reg>
 8004352:	60f8      	str	r0, [r7, #12]

  if (ret == 0)
 8004354:	68fb      	ldr	r3, [r7, #12]
 8004356:	2b00      	cmp	r3, #0
 8004358:	d10f      	bne.n	800437a <lis2mdl_i2c_interface_set+0x42>
  {
    reg.i2c_dis = (uint8_t)val;
 800435a:	78fb      	ldrb	r3, [r7, #3]
 800435c:	f003 0301 	and.w	r3, r3, #1
 8004360:	b2da      	uxtb	r2, r3
 8004362:	7a3b      	ldrb	r3, [r7, #8]
 8004364:	f362 1345 	bfi	r3, r2, #5, #1
 8004368:	723b      	strb	r3, [r7, #8]
    ret = lis2mdl_write_reg(ctx, LIS2MDL_CFG_REG_C, (uint8_t *)&reg, 1);
 800436a:	f107 0208 	add.w	r2, r7, #8
 800436e:	2301      	movs	r3, #1
 8004370:	2162      	movs	r1, #98	; 0x62
 8004372:	6878      	ldr	r0, [r7, #4]
 8004374:	f7ff fe9b 	bl	80040ae <lis2mdl_write_reg>
 8004378:	60f8      	str	r0, [r7, #12]
  }

  return ret;
 800437a:	68fb      	ldr	r3, [r7, #12]
}
 800437c:	4618      	mov	r0, r3
 800437e:	3710      	adds	r7, #16
 8004380:	46bd      	mov	sp, r7
 8004382:	bd80      	pop	{r7, pc}

08004384 <LSM6DSO_RegisterBusIO>:
  * @brief  Register Component Bus IO operations
  * @param  pObj the device pObj
  * @retval 0 in case of success, an error code otherwise
  */
int32_t LSM6DSO_RegisterBusIO(LSM6DSO_Object_t *pObj, LSM6DSO_IO_t *pIO)
{
 8004384:	b580      	push	{r7, lr}
 8004386:	b084      	sub	sp, #16
 8004388:	af00      	add	r7, sp, #0
 800438a:	6078      	str	r0, [r7, #4]
 800438c:	6039      	str	r1, [r7, #0]
  int32_t ret = LSM6DSO_OK;
 800438e:	2300      	movs	r3, #0
 8004390:	60fb      	str	r3, [r7, #12]

  if (pObj == NULL)
 8004392:	687b      	ldr	r3, [r7, #4]
 8004394:	2b00      	cmp	r3, #0
 8004396:	d103      	bne.n	80043a0 <LSM6DSO_RegisterBusIO+0x1c>
  {
    ret = LSM6DSO_ERROR;
 8004398:	f04f 33ff 	mov.w	r3, #4294967295
 800439c:	60fb      	str	r3, [r7, #12]
 800439e:	e051      	b.n	8004444 <LSM6DSO_RegisterBusIO+0xc0>
  }
  else
  {
    pObj->IO.Init      = pIO->Init;
 80043a0:	683b      	ldr	r3, [r7, #0]
 80043a2:	681a      	ldr	r2, [r3, #0]
 80043a4:	687b      	ldr	r3, [r7, #4]
 80043a6:	601a      	str	r2, [r3, #0]
    pObj->IO.DeInit    = pIO->DeInit;
 80043a8:	683b      	ldr	r3, [r7, #0]
 80043aa:	685a      	ldr	r2, [r3, #4]
 80043ac:	687b      	ldr	r3, [r7, #4]
 80043ae:	605a      	str	r2, [r3, #4]
    pObj->IO.BusType   = pIO->BusType;
 80043b0:	683b      	ldr	r3, [r7, #0]
 80043b2:	689a      	ldr	r2, [r3, #8]
 80043b4:	687b      	ldr	r3, [r7, #4]
 80043b6:	609a      	str	r2, [r3, #8]
    pObj->IO.Address   = pIO->Address;
 80043b8:	683b      	ldr	r3, [r7, #0]
 80043ba:	7b1a      	ldrb	r2, [r3, #12]
 80043bc:	687b      	ldr	r3, [r7, #4]
 80043be:	731a      	strb	r2, [r3, #12]
    pObj->IO.WriteReg  = pIO->WriteReg;
 80043c0:	683b      	ldr	r3, [r7, #0]
 80043c2:	691a      	ldr	r2, [r3, #16]
 80043c4:	687b      	ldr	r3, [r7, #4]
 80043c6:	611a      	str	r2, [r3, #16]
    pObj->IO.ReadReg   = pIO->ReadReg;
 80043c8:	683b      	ldr	r3, [r7, #0]
 80043ca:	695a      	ldr	r2, [r3, #20]
 80043cc:	687b      	ldr	r3, [r7, #4]
 80043ce:	615a      	str	r2, [r3, #20]
    pObj->IO.GetTick   = pIO->GetTick;
 80043d0:	683b      	ldr	r3, [r7, #0]
 80043d2:	699a      	ldr	r2, [r3, #24]
 80043d4:	687b      	ldr	r3, [r7, #4]
 80043d6:	619a      	str	r2, [r3, #24]

    pObj->Ctx.read_reg  = ReadRegWrap;
 80043d8:	687b      	ldr	r3, [r7, #4]
 80043da:	4a1d      	ldr	r2, [pc, #116]	; (8004450 <LSM6DSO_RegisterBusIO+0xcc>)
 80043dc:	625a      	str	r2, [r3, #36]	; 0x24
    pObj->Ctx.write_reg = WriteRegWrap;
 80043de:	687b      	ldr	r3, [r7, #4]
 80043e0:	4a1c      	ldr	r2, [pc, #112]	; (8004454 <LSM6DSO_RegisterBusIO+0xd0>)
 80043e2:	621a      	str	r2, [r3, #32]
    pObj->Ctx.mdelay    = pIO->Delay;
 80043e4:	683b      	ldr	r3, [r7, #0]
 80043e6:	69da      	ldr	r2, [r3, #28]
 80043e8:	687b      	ldr	r3, [r7, #4]
 80043ea:	629a      	str	r2, [r3, #40]	; 0x28
    pObj->Ctx.handle   = pObj;
 80043ec:	687b      	ldr	r3, [r7, #4]
 80043ee:	687a      	ldr	r2, [r7, #4]
 80043f0:	62da      	str	r2, [r3, #44]	; 0x2c

    if (pObj->IO.Init == NULL)
 80043f2:	687b      	ldr	r3, [r7, #4]
 80043f4:	681b      	ldr	r3, [r3, #0]
 80043f6:	2b00      	cmp	r3, #0
 80043f8:	d103      	bne.n	8004402 <LSM6DSO_RegisterBusIO+0x7e>
    {
      ret = LSM6DSO_ERROR;
 80043fa:	f04f 33ff 	mov.w	r3, #4294967295
 80043fe:	60fb      	str	r3, [r7, #12]
 8004400:	e020      	b.n	8004444 <LSM6DSO_RegisterBusIO+0xc0>
    }
    else if (pObj->IO.Init() != LSM6DSO_OK)
 8004402:	687b      	ldr	r3, [r7, #4]
 8004404:	681b      	ldr	r3, [r3, #0]
 8004406:	4798      	blx	r3
 8004408:	4603      	mov	r3, r0
 800440a:	2b00      	cmp	r3, #0
 800440c:	d003      	beq.n	8004416 <LSM6DSO_RegisterBusIO+0x92>
    {
      ret = LSM6DSO_ERROR;
 800440e:	f04f 33ff 	mov.w	r3, #4294967295
 8004412:	60fb      	str	r3, [r7, #12]
 8004414:	e016      	b.n	8004444 <LSM6DSO_RegisterBusIO+0xc0>
    }
    else
    {
      if (pObj->IO.BusType == LSM6DSO_SPI_3WIRES_BUS) /* SPI 3-Wires */
 8004416:	687b      	ldr	r3, [r7, #4]
 8004418:	689b      	ldr	r3, [r3, #8]
 800441a:	2b02      	cmp	r3, #2
 800441c:	d112      	bne.n	8004444 <LSM6DSO_RegisterBusIO+0xc0>
      {
        /* Enable the SPI 3-Wires support only the first time */
        if (pObj->is_initialized == 0U)
 800441e:	687b      	ldr	r3, [r7, #4]
 8004420:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8004424:	2b00      	cmp	r3, #0
 8004426:	d10d      	bne.n	8004444 <LSM6DSO_RegisterBusIO+0xc0>
        {
          /* Enable SPI 3-Wires on the component */
          uint8_t data = 0x0C;
 8004428:	230c      	movs	r3, #12
 800442a:	72fb      	strb	r3, [r7, #11]

          if (LSM6DSO_Write_Reg(pObj, LSM6DSO_CTRL3_C, data) != LSM6DSO_OK)
 800442c:	7afb      	ldrb	r3, [r7, #11]
 800442e:	461a      	mov	r2, r3
 8004430:	2112      	movs	r1, #18
 8004432:	6878      	ldr	r0, [r7, #4]
 8004434:	f000 ff5d 	bl	80052f2 <LSM6DSO_Write_Reg>
 8004438:	4603      	mov	r3, r0
 800443a:	2b00      	cmp	r3, #0
 800443c:	d002      	beq.n	8004444 <LSM6DSO_RegisterBusIO+0xc0>
          {
            ret = LSM6DSO_ERROR;
 800443e:	f04f 33ff 	mov.w	r3, #4294967295
 8004442:	60fb      	str	r3, [r7, #12]
        }
      }
    }
  }

  return ret;
 8004444:	68fb      	ldr	r3, [r7, #12]
}
 8004446:	4618      	mov	r0, r3
 8004448:	3710      	adds	r7, #16
 800444a:	46bd      	mov	sp, r7
 800444c:	bd80      	pop	{r7, pc}
 800444e:	bf00      	nop
 8004450:	08005795 	.word	0x08005795
 8004454:	080057cb 	.word	0x080057cb

08004458 <LSM6DSO_Init>:
  * @brief  Initialize the LSM6DSO sensor
  * @param  pObj the device pObj
  * @retval 0 in case of success, an error code otherwise
  */
int32_t LSM6DSO_Init(LSM6DSO_Object_t *pObj)
{
 8004458:	b580      	push	{r7, lr}
 800445a:	b082      	sub	sp, #8
 800445c:	af00      	add	r7, sp, #0
 800445e:	6078      	str	r0, [r7, #4]
  if(pObj->IO.BusType != LSM6DSO_I3C_BUS)
 8004460:	687b      	ldr	r3, [r7, #4]
 8004462:	689b      	ldr	r3, [r3, #8]
 8004464:	2b03      	cmp	r3, #3
 8004466:	d00b      	beq.n	8004480 <LSM6DSO_Init+0x28>
  {
    /* Disable I3C */
    if (lsm6dso_i3c_disable_set(&(pObj->Ctx), LSM6DSO_I3C_DISABLE) != LSM6DSO_OK)
 8004468:	687b      	ldr	r3, [r7, #4]
 800446a:	3320      	adds	r3, #32
 800446c:	2180      	movs	r1, #128	; 0x80
 800446e:	4618      	mov	r0, r3
 8004470:	f001 fe8a 	bl	8006188 <lsm6dso_i3c_disable_set>
 8004474:	4603      	mov	r3, r0
 8004476:	2b00      	cmp	r3, #0
 8004478:	d002      	beq.n	8004480 <LSM6DSO_Init+0x28>
    {
      return LSM6DSO_ERROR;
 800447a:	f04f 33ff 	mov.w	r3, #4294967295
 800447e:	e060      	b.n	8004542 <LSM6DSO_Init+0xea>
    }
  }

  /* Enable register address automatically incremented during a multiple byte
  access with a serial interface. */
  if (lsm6dso_auto_increment_set(&(pObj->Ctx), PROPERTY_ENABLE) != LSM6DSO_OK)
 8004480:	687b      	ldr	r3, [r7, #4]
 8004482:	3320      	adds	r3, #32
 8004484:	2101      	movs	r1, #1
 8004486:	4618      	mov	r0, r3
 8004488:	f001 fe58 	bl	800613c <lsm6dso_auto_increment_set>
 800448c:	4603      	mov	r3, r0
 800448e:	2b00      	cmp	r3, #0
 8004490:	d002      	beq.n	8004498 <LSM6DSO_Init+0x40>
  {
    return LSM6DSO_ERROR;
 8004492:	f04f 33ff 	mov.w	r3, #4294967295
 8004496:	e054      	b.n	8004542 <LSM6DSO_Init+0xea>
  }

  /* Enable BDU */
  if (lsm6dso_block_data_update_set(&(pObj->Ctx), PROPERTY_ENABLE) != LSM6DSO_OK)
 8004498:	687b      	ldr	r3, [r7, #4]
 800449a:	3320      	adds	r3, #32
 800449c:	2101      	movs	r1, #1
 800449e:	4618      	mov	r0, r3
 80044a0:	f001 fd62 	bl	8005f68 <lsm6dso_block_data_update_set>
 80044a4:	4603      	mov	r3, r0
 80044a6:	2b00      	cmp	r3, #0
 80044a8:	d002      	beq.n	80044b0 <LSM6DSO_Init+0x58>
  {
    return LSM6DSO_ERROR;
 80044aa:	f04f 33ff 	mov.w	r3, #4294967295
 80044ae:	e048      	b.n	8004542 <LSM6DSO_Init+0xea>
  }

  /* FIFO mode selection */
  if (lsm6dso_fifo_mode_set(&(pObj->Ctx), LSM6DSO_BYPASS_MODE) != LSM6DSO_OK)
 80044b0:	687b      	ldr	r3, [r7, #4]
 80044b2:	3320      	adds	r3, #32
 80044b4:	2100      	movs	r1, #0
 80044b6:	4618      	mov	r0, r3
 80044b8:	f001 feae 	bl	8006218 <lsm6dso_fifo_mode_set>
 80044bc:	4603      	mov	r3, r0
 80044be:	2b00      	cmp	r3, #0
 80044c0:	d002      	beq.n	80044c8 <LSM6DSO_Init+0x70>
  {
    return LSM6DSO_ERROR;
 80044c2:	f04f 33ff 	mov.w	r3, #4294967295
 80044c6:	e03c      	b.n	8004542 <LSM6DSO_Init+0xea>
  }

  /* Select default output data rate. */
  pObj->acc_odr = LSM6DSO_XL_ODR_104Hz;
 80044c8:	687b      	ldr	r3, [r7, #4]
 80044ca:	2204      	movs	r2, #4
 80044cc:	f883 2033 	strb.w	r2, [r3, #51]	; 0x33

  /* Output data rate selection - power down. */
  if (lsm6dso_xl_data_rate_set(&(pObj->Ctx), LSM6DSO_XL_ODR_OFF) != LSM6DSO_OK)
 80044d0:	687b      	ldr	r3, [r7, #4]
 80044d2:	3320      	adds	r3, #32
 80044d4:	2100      	movs	r1, #0
 80044d6:	4618      	mov	r0, r3
 80044d8:	f001 fa20 	bl	800591c <lsm6dso_xl_data_rate_set>
 80044dc:	4603      	mov	r3, r0
 80044de:	2b00      	cmp	r3, #0
 80044e0:	d002      	beq.n	80044e8 <LSM6DSO_Init+0x90>
  {
    return LSM6DSO_ERROR;
 80044e2:	f04f 33ff 	mov.w	r3, #4294967295
 80044e6:	e02c      	b.n	8004542 <LSM6DSO_Init+0xea>
  }

  /* Full scale selection. */
  if (lsm6dso_xl_full_scale_set(&(pObj->Ctx), LSM6DSO_2g) != LSM6DSO_OK)
 80044e8:	687b      	ldr	r3, [r7, #4]
 80044ea:	3320      	adds	r3, #32
 80044ec:	2100      	movs	r1, #0
 80044ee:	4618      	mov	r0, r3
 80044f0:	f001 f9b6 	bl	8005860 <lsm6dso_xl_full_scale_set>
 80044f4:	4603      	mov	r3, r0
 80044f6:	2b00      	cmp	r3, #0
 80044f8:	d002      	beq.n	8004500 <LSM6DSO_Init+0xa8>
  {
    return LSM6DSO_ERROR;
 80044fa:	f04f 33ff 	mov.w	r3, #4294967295
 80044fe:	e020      	b.n	8004542 <LSM6DSO_Init+0xea>
  }

  /* Select default output data rate. */
  pObj->gyro_odr = LSM6DSO_GY_ODR_104Hz;
 8004500:	687b      	ldr	r3, [r7, #4]
 8004502:	2204      	movs	r2, #4
 8004504:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  /* Output data rate selection - power down. */
  if (lsm6dso_gy_data_rate_set(&(pObj->Ctx), LSM6DSO_GY_ODR_OFF) != LSM6DSO_OK)
 8004508:	687b      	ldr	r3, [r7, #4]
 800450a:	3320      	adds	r3, #32
 800450c:	2100      	movs	r1, #0
 800450e:	4618      	mov	r0, r3
 8004510:	f001 fbce 	bl	8005cb0 <lsm6dso_gy_data_rate_set>
 8004514:	4603      	mov	r3, r0
 8004516:	2b00      	cmp	r3, #0
 8004518:	d002      	beq.n	8004520 <LSM6DSO_Init+0xc8>
  {
    return LSM6DSO_ERROR;
 800451a:	f04f 33ff 	mov.w	r3, #4294967295
 800451e:	e010      	b.n	8004542 <LSM6DSO_Init+0xea>
  }

  /* Full scale selection. */
  if (lsm6dso_gy_full_scale_set(&(pObj->Ctx), LSM6DSO_2000dps) != LSM6DSO_OK)
 8004520:	687b      	ldr	r3, [r7, #4]
 8004522:	3320      	adds	r3, #32
 8004524:	2106      	movs	r1, #6
 8004526:	4618      	mov	r0, r3
 8004528:	f001 fb5a 	bl	8005be0 <lsm6dso_gy_full_scale_set>
 800452c:	4603      	mov	r3, r0
 800452e:	2b00      	cmp	r3, #0
 8004530:	d002      	beq.n	8004538 <LSM6DSO_Init+0xe0>
  {
    return LSM6DSO_ERROR;
 8004532:	f04f 33ff 	mov.w	r3, #4294967295
 8004536:	e004      	b.n	8004542 <LSM6DSO_Init+0xea>
  }

  pObj->is_initialized = 1;
 8004538:	687b      	ldr	r3, [r7, #4]
 800453a:	2201      	movs	r2, #1
 800453c:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30

  return LSM6DSO_OK;
 8004540:	2300      	movs	r3, #0
}
 8004542:	4618      	mov	r0, r3
 8004544:	3708      	adds	r7, #8
 8004546:	46bd      	mov	sp, r7
 8004548:	bd80      	pop	{r7, pc}

0800454a <LSM6DSO_DeInit>:
  * @brief  Deinitialize the LSM6DSO sensor
  * @param  pObj the device pObj
  * @retval 0 in case of success, an error code otherwise
  */
int32_t LSM6DSO_DeInit(LSM6DSO_Object_t *pObj)
{
 800454a:	b580      	push	{r7, lr}
 800454c:	b082      	sub	sp, #8
 800454e:	af00      	add	r7, sp, #0
 8004550:	6078      	str	r0, [r7, #4]
  /* Disable the component */
  if (LSM6DSO_ACC_Disable(pObj) != LSM6DSO_OK)
 8004552:	6878      	ldr	r0, [r7, #4]
 8004554:	f000 f888 	bl	8004668 <LSM6DSO_ACC_Disable>
 8004558:	4603      	mov	r3, r0
 800455a:	2b00      	cmp	r3, #0
 800455c:	d002      	beq.n	8004564 <LSM6DSO_DeInit+0x1a>
  {
    return LSM6DSO_ERROR;
 800455e:	f04f 33ff 	mov.w	r3, #4294967295
 8004562:	e015      	b.n	8004590 <LSM6DSO_DeInit+0x46>
  }

  if (LSM6DSO_GYRO_Disable(pObj) != LSM6DSO_OK)
 8004564:	6878      	ldr	r0, [r7, #4]
 8004566:	f000 fc2e 	bl	8004dc6 <LSM6DSO_GYRO_Disable>
 800456a:	4603      	mov	r3, r0
 800456c:	2b00      	cmp	r3, #0
 800456e:	d002      	beq.n	8004576 <LSM6DSO_DeInit+0x2c>
  {
    return LSM6DSO_ERROR;
 8004570:	f04f 33ff 	mov.w	r3, #4294967295
 8004574:	e00c      	b.n	8004590 <LSM6DSO_DeInit+0x46>
  }

  /* Reset output data rate. */
  pObj->acc_odr = LSM6DSO_XL_ODR_OFF;
 8004576:	687b      	ldr	r3, [r7, #4]
 8004578:	2200      	movs	r2, #0
 800457a:	f883 2033 	strb.w	r2, [r3, #51]	; 0x33
  pObj->gyro_odr = LSM6DSO_GY_ODR_OFF;
 800457e:	687b      	ldr	r3, [r7, #4]
 8004580:	2200      	movs	r2, #0
 8004582:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  pObj->is_initialized = 0;
 8004586:	687b      	ldr	r3, [r7, #4]
 8004588:	2200      	movs	r2, #0
 800458a:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30

  return LSM6DSO_OK;
 800458e:	2300      	movs	r3, #0
}
 8004590:	4618      	mov	r0, r3
 8004592:	3708      	adds	r7, #8
 8004594:	46bd      	mov	sp, r7
 8004596:	bd80      	pop	{r7, pc}

08004598 <LSM6DSO_ReadID>:
  * @param  pObj the device pObj
  * @param  Id the WHO_AM_I value
  * @retval 0 in case of success, an error code otherwise
  */
int32_t LSM6DSO_ReadID(LSM6DSO_Object_t *pObj, uint8_t *Id)
{
 8004598:	b580      	push	{r7, lr}
 800459a:	b082      	sub	sp, #8
 800459c:	af00      	add	r7, sp, #0
 800459e:	6078      	str	r0, [r7, #4]
 80045a0:	6039      	str	r1, [r7, #0]
  if (lsm6dso_device_id_get(&(pObj->Ctx), Id) != LSM6DSO_OK)
 80045a2:	687b      	ldr	r3, [r7, #4]
 80045a4:	3320      	adds	r3, #32
 80045a6:	6839      	ldr	r1, [r7, #0]
 80045a8:	4618      	mov	r0, r3
 80045aa:	f001 fdb6 	bl	800611a <lsm6dso_device_id_get>
 80045ae:	4603      	mov	r3, r0
 80045b0:	2b00      	cmp	r3, #0
 80045b2:	d002      	beq.n	80045ba <LSM6DSO_ReadID+0x22>
  {
    return LSM6DSO_ERROR;
 80045b4:	f04f 33ff 	mov.w	r3, #4294967295
 80045b8:	e000      	b.n	80045bc <LSM6DSO_ReadID+0x24>
  }

  return LSM6DSO_OK;
 80045ba:	2300      	movs	r3, #0
}
 80045bc:	4618      	mov	r0, r3
 80045be:	3708      	adds	r7, #8
 80045c0:	46bd      	mov	sp, r7
 80045c2:	bd80      	pop	{r7, pc}

080045c4 <LSM6DSO_GetCapabilities>:
  * @param  pObj Component object pointer
  * @param  Capabilities pointer to LSM6DSO sensor capabilities
  * @retval 0 in case of success, an error code otherwise
  */
int32_t LSM6DSO_GetCapabilities(LSM6DSO_Object_t *pObj, LSM6DSO_Capabilities_t *Capabilities)
{
 80045c4:	b480      	push	{r7}
 80045c6:	b083      	sub	sp, #12
 80045c8:	af00      	add	r7, sp, #0
 80045ca:	6078      	str	r0, [r7, #4]
 80045cc:	6039      	str	r1, [r7, #0]
  /* Prevent unused argument(s) compilation warning */
  (void)(pObj);

  Capabilities->Acc          = 1;
 80045ce:	683b      	ldr	r3, [r7, #0]
 80045d0:	2201      	movs	r2, #1
 80045d2:	701a      	strb	r2, [r3, #0]
  Capabilities->Gyro         = 1;
 80045d4:	683b      	ldr	r3, [r7, #0]
 80045d6:	2201      	movs	r2, #1
 80045d8:	705a      	strb	r2, [r3, #1]
  Capabilities->Magneto      = 0;
 80045da:	683b      	ldr	r3, [r7, #0]
 80045dc:	2200      	movs	r2, #0
 80045de:	709a      	strb	r2, [r3, #2]
  Capabilities->LowPower     = 0;
 80045e0:	683b      	ldr	r3, [r7, #0]
 80045e2:	2200      	movs	r2, #0
 80045e4:	70da      	strb	r2, [r3, #3]
  Capabilities->GyroMaxFS    = 2000;
 80045e6:	683b      	ldr	r3, [r7, #0]
 80045e8:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
 80045ec:	605a      	str	r2, [r3, #4]
  Capabilities->AccMaxFS     = 16;
 80045ee:	683b      	ldr	r3, [r7, #0]
 80045f0:	2210      	movs	r2, #16
 80045f2:	609a      	str	r2, [r3, #8]
  Capabilities->MagMaxFS     = 0;
 80045f4:	683b      	ldr	r3, [r7, #0]
 80045f6:	2200      	movs	r2, #0
 80045f8:	60da      	str	r2, [r3, #12]
  Capabilities->GyroMaxOdr   = 6660.0f;
 80045fa:	683b      	ldr	r3, [r7, #0]
 80045fc:	4a07      	ldr	r2, [pc, #28]	; (800461c <LSM6DSO_GetCapabilities+0x58>)
 80045fe:	611a      	str	r2, [r3, #16]
  Capabilities->AccMaxOdr    = 6660.0f;
 8004600:	683b      	ldr	r3, [r7, #0]
 8004602:	4a06      	ldr	r2, [pc, #24]	; (800461c <LSM6DSO_GetCapabilities+0x58>)
 8004604:	615a      	str	r2, [r3, #20]
  Capabilities->MagMaxOdr    = 0.0f;
 8004606:	683b      	ldr	r3, [r7, #0]
 8004608:	f04f 0200 	mov.w	r2, #0
 800460c:	619a      	str	r2, [r3, #24]
  return LSM6DSO_OK;
 800460e:	2300      	movs	r3, #0
}
 8004610:	4618      	mov	r0, r3
 8004612:	370c      	adds	r7, #12
 8004614:	46bd      	mov	sp, r7
 8004616:	f85d 7b04 	ldr.w	r7, [sp], #4
 800461a:	4770      	bx	lr
 800461c:	45d02000 	.word	0x45d02000

08004620 <LSM6DSO_ACC_Enable>:
  * @brief  Enable the LSM6DSO accelerometer sensor
  * @param  pObj the device pObj
  * @retval 0 in case of success, an error code otherwise
  */
int32_t LSM6DSO_ACC_Enable(LSM6DSO_Object_t *pObj)
{
 8004620:	b580      	push	{r7, lr}
 8004622:	b082      	sub	sp, #8
 8004624:	af00      	add	r7, sp, #0
 8004626:	6078      	str	r0, [r7, #4]
  /* Check if the component is already enabled */
  if (pObj->acc_is_enabled == 1U)
 8004628:	687b      	ldr	r3, [r7, #4]
 800462a:	f893 3031 	ldrb.w	r3, [r3, #49]	; 0x31
 800462e:	2b01      	cmp	r3, #1
 8004630:	d101      	bne.n	8004636 <LSM6DSO_ACC_Enable+0x16>
  {
    return LSM6DSO_OK;
 8004632:	2300      	movs	r3, #0
 8004634:	e014      	b.n	8004660 <LSM6DSO_ACC_Enable+0x40>
  }

  /* Output data rate selection. */
  if (lsm6dso_xl_data_rate_set(&(pObj->Ctx), pObj->acc_odr) != LSM6DSO_OK)
 8004636:	687b      	ldr	r3, [r7, #4]
 8004638:	f103 0220 	add.w	r2, r3, #32
 800463c:	687b      	ldr	r3, [r7, #4]
 800463e:	f893 3033 	ldrb.w	r3, [r3, #51]	; 0x33
 8004642:	4619      	mov	r1, r3
 8004644:	4610      	mov	r0, r2
 8004646:	f001 f969 	bl	800591c <lsm6dso_xl_data_rate_set>
 800464a:	4603      	mov	r3, r0
 800464c:	2b00      	cmp	r3, #0
 800464e:	d002      	beq.n	8004656 <LSM6DSO_ACC_Enable+0x36>
  {
    return LSM6DSO_ERROR;
 8004650:	f04f 33ff 	mov.w	r3, #4294967295
 8004654:	e004      	b.n	8004660 <LSM6DSO_ACC_Enable+0x40>
  }

  pObj->acc_is_enabled = 1;
 8004656:	687b      	ldr	r3, [r7, #4]
 8004658:	2201      	movs	r2, #1
 800465a:	f883 2031 	strb.w	r2, [r3, #49]	; 0x31

  return LSM6DSO_OK;
 800465e:	2300      	movs	r3, #0
}
 8004660:	4618      	mov	r0, r3
 8004662:	3708      	adds	r7, #8
 8004664:	46bd      	mov	sp, r7
 8004666:	bd80      	pop	{r7, pc}

08004668 <LSM6DSO_ACC_Disable>:
  * @brief  Disable the LSM6DSO accelerometer sensor
  * @param  pObj the device pObj
  * @retval 0 in case of success, an error code otherwise
  */
int32_t LSM6DSO_ACC_Disable(LSM6DSO_Object_t *pObj)
{
 8004668:	b580      	push	{r7, lr}
 800466a:	b082      	sub	sp, #8
 800466c:	af00      	add	r7, sp, #0
 800466e:	6078      	str	r0, [r7, #4]
  /* Check if the component is already disabled */
  if (pObj->acc_is_enabled == 0U)
 8004670:	687b      	ldr	r3, [r7, #4]
 8004672:	f893 3031 	ldrb.w	r3, [r3, #49]	; 0x31
 8004676:	2b00      	cmp	r3, #0
 8004678:	d101      	bne.n	800467e <LSM6DSO_ACC_Disable+0x16>
  {
    return LSM6DSO_OK;
 800467a:	2300      	movs	r3, #0
 800467c:	e01f      	b.n	80046be <LSM6DSO_ACC_Disable+0x56>
  }

  /* Get current output data rate. */
  if (lsm6dso_xl_data_rate_get(&(pObj->Ctx), &pObj->acc_odr) != LSM6DSO_OK)
 800467e:	687b      	ldr	r3, [r7, #4]
 8004680:	f103 0220 	add.w	r2, r3, #32
 8004684:	687b      	ldr	r3, [r7, #4]
 8004686:	3333      	adds	r3, #51	; 0x33
 8004688:	4619      	mov	r1, r3
 800468a:	4610      	mov	r0, r2
 800468c:	f001 fa40 	bl	8005b10 <lsm6dso_xl_data_rate_get>
 8004690:	4603      	mov	r3, r0
 8004692:	2b00      	cmp	r3, #0
 8004694:	d002      	beq.n	800469c <LSM6DSO_ACC_Disable+0x34>
  {
    return LSM6DSO_ERROR;
 8004696:	f04f 33ff 	mov.w	r3, #4294967295
 800469a:	e010      	b.n	80046be <LSM6DSO_ACC_Disable+0x56>
  }

  /* Output data rate selection - power down. */
  if (lsm6dso_xl_data_rate_set(&(pObj->Ctx), LSM6DSO_XL_ODR_OFF) != LSM6DSO_OK)
 800469c:	687b      	ldr	r3, [r7, #4]
 800469e:	3320      	adds	r3, #32
 80046a0:	2100      	movs	r1, #0
 80046a2:	4618      	mov	r0, r3
 80046a4:	f001 f93a 	bl	800591c <lsm6dso_xl_data_rate_set>
 80046a8:	4603      	mov	r3, r0
 80046aa:	2b00      	cmp	r3, #0
 80046ac:	d002      	beq.n	80046b4 <LSM6DSO_ACC_Disable+0x4c>
  {
    return LSM6DSO_ERROR;
 80046ae:	f04f 33ff 	mov.w	r3, #4294967295
 80046b2:	e004      	b.n	80046be <LSM6DSO_ACC_Disable+0x56>
  }

  pObj->acc_is_enabled = 0;
 80046b4:	687b      	ldr	r3, [r7, #4]
 80046b6:	2200      	movs	r2, #0
 80046b8:	f883 2031 	strb.w	r2, [r3, #49]	; 0x31

  return LSM6DSO_OK;
 80046bc:	2300      	movs	r3, #0
}
 80046be:	4618      	mov	r0, r3
 80046c0:	3708      	adds	r7, #8
 80046c2:	46bd      	mov	sp, r7
 80046c4:	bd80      	pop	{r7, pc}
	...

080046c8 <LSM6DSO_ACC_GetSensitivity>:
  * @param  pObj the device pObj
  * @param  Sensitivity pointer
  * @retval 0 in case of success, an error code otherwise
  */
int32_t LSM6DSO_ACC_GetSensitivity(LSM6DSO_Object_t *pObj, float_t *Sensitivity)
{
 80046c8:	b580      	push	{r7, lr}
 80046ca:	b084      	sub	sp, #16
 80046cc:	af00      	add	r7, sp, #0
 80046ce:	6078      	str	r0, [r7, #4]
 80046d0:	6039      	str	r1, [r7, #0]
  int32_t ret = LSM6DSO_OK;
 80046d2:	2300      	movs	r3, #0
 80046d4:	60fb      	str	r3, [r7, #12]
  lsm6dso_fs_xl_t full_scale;

  /* Read actual full scale selection from sensor. */
  if (lsm6dso_xl_full_scale_get(&(pObj->Ctx), &full_scale) != LSM6DSO_OK)
 80046d6:	687b      	ldr	r3, [r7, #4]
 80046d8:	3320      	adds	r3, #32
 80046da:	f107 020b 	add.w	r2, r7, #11
 80046de:	4611      	mov	r1, r2
 80046e0:	4618      	mov	r0, r3
 80046e2:	f001 f8e3 	bl	80058ac <lsm6dso_xl_full_scale_get>
 80046e6:	4603      	mov	r3, r0
 80046e8:	2b00      	cmp	r3, #0
 80046ea:	d002      	beq.n	80046f2 <LSM6DSO_ACC_GetSensitivity+0x2a>
  {
    return LSM6DSO_ERROR;
 80046ec:	f04f 33ff 	mov.w	r3, #4294967295
 80046f0:	e023      	b.n	800473a <LSM6DSO_ACC_GetSensitivity+0x72>
  }

  /* Store the Sensitivity based on actual full scale. */
  switch (full_scale)
 80046f2:	7afb      	ldrb	r3, [r7, #11]
 80046f4:	2b03      	cmp	r3, #3
 80046f6:	d81b      	bhi.n	8004730 <LSM6DSO_ACC_GetSensitivity+0x68>
 80046f8:	a201      	add	r2, pc, #4	; (adr r2, 8004700 <LSM6DSO_ACC_GetSensitivity+0x38>)
 80046fa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80046fe:	bf00      	nop
 8004700:	08004711 	.word	0x08004711
 8004704:	08004729 	.word	0x08004729
 8004708:	08004719 	.word	0x08004719
 800470c:	08004721 	.word	0x08004721
  {
    case LSM6DSO_2g:
      *Sensitivity = LSM6DSO_ACC_SENSITIVITY_FS_2G;
 8004710:	683b      	ldr	r3, [r7, #0]
 8004712:	4a0c      	ldr	r2, [pc, #48]	; (8004744 <LSM6DSO_ACC_GetSensitivity+0x7c>)
 8004714:	601a      	str	r2, [r3, #0]
      break;
 8004716:	e00f      	b.n	8004738 <LSM6DSO_ACC_GetSensitivity+0x70>

    case LSM6DSO_4g:
      *Sensitivity = LSM6DSO_ACC_SENSITIVITY_FS_4G;
 8004718:	683b      	ldr	r3, [r7, #0]
 800471a:	4a0b      	ldr	r2, [pc, #44]	; (8004748 <LSM6DSO_ACC_GetSensitivity+0x80>)
 800471c:	601a      	str	r2, [r3, #0]
      break;
 800471e:	e00b      	b.n	8004738 <LSM6DSO_ACC_GetSensitivity+0x70>

    case LSM6DSO_8g:
      *Sensitivity = LSM6DSO_ACC_SENSITIVITY_FS_8G;
 8004720:	683b      	ldr	r3, [r7, #0]
 8004722:	4a0a      	ldr	r2, [pc, #40]	; (800474c <LSM6DSO_ACC_GetSensitivity+0x84>)
 8004724:	601a      	str	r2, [r3, #0]
      break;
 8004726:	e007      	b.n	8004738 <LSM6DSO_ACC_GetSensitivity+0x70>

    case LSM6DSO_16g:
      *Sensitivity = LSM6DSO_ACC_SENSITIVITY_FS_16G;
 8004728:	683b      	ldr	r3, [r7, #0]
 800472a:	4a09      	ldr	r2, [pc, #36]	; (8004750 <LSM6DSO_ACC_GetSensitivity+0x88>)
 800472c:	601a      	str	r2, [r3, #0]
      break;
 800472e:	e003      	b.n	8004738 <LSM6DSO_ACC_GetSensitivity+0x70>

    default:
      ret = LSM6DSO_ERROR;
 8004730:	f04f 33ff 	mov.w	r3, #4294967295
 8004734:	60fb      	str	r3, [r7, #12]
      break;
 8004736:	bf00      	nop
  }

  return ret;
 8004738:	68fb      	ldr	r3, [r7, #12]
}
 800473a:	4618      	mov	r0, r3
 800473c:	3710      	adds	r7, #16
 800473e:	46bd      	mov	sp, r7
 8004740:	bd80      	pop	{r7, pc}
 8004742:	bf00      	nop
 8004744:	3d79db23 	.word	0x3d79db23
 8004748:	3df9db23 	.word	0x3df9db23
 800474c:	3e79db23 	.word	0x3e79db23
 8004750:	3ef9db23 	.word	0x3ef9db23

08004754 <LSM6DSO_ACC_GetOutputDataRate>:
  * @param  pObj the device pObj
  * @param  Odr pointer where the output data rate is written
  * @retval 0 in case of success, an error code otherwise
  */
int32_t LSM6DSO_ACC_GetOutputDataRate(LSM6DSO_Object_t *pObj, float_t *Odr)
{
 8004754:	b580      	push	{r7, lr}
 8004756:	b084      	sub	sp, #16
 8004758:	af00      	add	r7, sp, #0
 800475a:	6078      	str	r0, [r7, #4]
 800475c:	6039      	str	r1, [r7, #0]
  int32_t ret = LSM6DSO_OK;
 800475e:	2300      	movs	r3, #0
 8004760:	60fb      	str	r3, [r7, #12]
  lsm6dso_odr_xl_t odr_low_level;

  /* Get current output data rate. */
  if (lsm6dso_xl_data_rate_get(&(pObj->Ctx), &odr_low_level) != LSM6DSO_OK)
 8004762:	687b      	ldr	r3, [r7, #4]
 8004764:	3320      	adds	r3, #32
 8004766:	f107 020b 	add.w	r2, r7, #11
 800476a:	4611      	mov	r1, r2
 800476c:	4618      	mov	r0, r3
 800476e:	f001 f9cf 	bl	8005b10 <lsm6dso_xl_data_rate_get>
 8004772:	4603      	mov	r3, r0
 8004774:	2b00      	cmp	r3, #0
 8004776:	d002      	beq.n	800477e <LSM6DSO_ACC_GetOutputDataRate+0x2a>
  {
    return LSM6DSO_ERROR;
 8004778:	f04f 33ff 	mov.w	r3, #4294967295
 800477c:	e054      	b.n	8004828 <LSM6DSO_ACC_GetOutputDataRate+0xd4>
  }

  switch (odr_low_level)
 800477e:	7afb      	ldrb	r3, [r7, #11]
 8004780:	2b0b      	cmp	r3, #11
 8004782:	d84c      	bhi.n	800481e <LSM6DSO_ACC_GetOutputDataRate+0xca>
 8004784:	a201      	add	r2, pc, #4	; (adr r2, 800478c <LSM6DSO_ACC_GetOutputDataRate+0x38>)
 8004786:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800478a:	bf00      	nop
 800478c:	080047bd 	.word	0x080047bd
 8004790:	080047cf 	.word	0x080047cf
 8004794:	080047d7 	.word	0x080047d7
 8004798:	080047df 	.word	0x080047df
 800479c:	080047e7 	.word	0x080047e7
 80047a0:	080047ef 	.word	0x080047ef
 80047a4:	080047f7 	.word	0x080047f7
 80047a8:	080047ff 	.word	0x080047ff
 80047ac:	08004807 	.word	0x08004807
 80047b0:	0800480f 	.word	0x0800480f
 80047b4:	08004817 	.word	0x08004817
 80047b8:	080047c7 	.word	0x080047c7
  {
    case LSM6DSO_XL_ODR_OFF:
      *Odr = 0.0f;
 80047bc:	683b      	ldr	r3, [r7, #0]
 80047be:	f04f 0200 	mov.w	r2, #0
 80047c2:	601a      	str	r2, [r3, #0]
      break;
 80047c4:	e02f      	b.n	8004826 <LSM6DSO_ACC_GetOutputDataRate+0xd2>

    case LSM6DSO_XL_ODR_1Hz6:
      *Odr = 1.6f;
 80047c6:	683b      	ldr	r3, [r7, #0]
 80047c8:	4a19      	ldr	r2, [pc, #100]	; (8004830 <LSM6DSO_ACC_GetOutputDataRate+0xdc>)
 80047ca:	601a      	str	r2, [r3, #0]
      break;
 80047cc:	e02b      	b.n	8004826 <LSM6DSO_ACC_GetOutputDataRate+0xd2>

    case LSM6DSO_XL_ODR_12Hz5:
      *Odr = 12.5f;
 80047ce:	683b      	ldr	r3, [r7, #0]
 80047d0:	4a18      	ldr	r2, [pc, #96]	; (8004834 <LSM6DSO_ACC_GetOutputDataRate+0xe0>)
 80047d2:	601a      	str	r2, [r3, #0]
      break;
 80047d4:	e027      	b.n	8004826 <LSM6DSO_ACC_GetOutputDataRate+0xd2>

    case LSM6DSO_XL_ODR_26Hz:
      *Odr = 26.0f;
 80047d6:	683b      	ldr	r3, [r7, #0]
 80047d8:	4a17      	ldr	r2, [pc, #92]	; (8004838 <LSM6DSO_ACC_GetOutputDataRate+0xe4>)
 80047da:	601a      	str	r2, [r3, #0]
      break;
 80047dc:	e023      	b.n	8004826 <LSM6DSO_ACC_GetOutputDataRate+0xd2>

    case LSM6DSO_XL_ODR_52Hz:
      *Odr = 52.0f;
 80047de:	683b      	ldr	r3, [r7, #0]
 80047e0:	4a16      	ldr	r2, [pc, #88]	; (800483c <LSM6DSO_ACC_GetOutputDataRate+0xe8>)
 80047e2:	601a      	str	r2, [r3, #0]
      break;
 80047e4:	e01f      	b.n	8004826 <LSM6DSO_ACC_GetOutputDataRate+0xd2>

    case LSM6DSO_XL_ODR_104Hz:
      *Odr = 104.0f;
 80047e6:	683b      	ldr	r3, [r7, #0]
 80047e8:	4a15      	ldr	r2, [pc, #84]	; (8004840 <LSM6DSO_ACC_GetOutputDataRate+0xec>)
 80047ea:	601a      	str	r2, [r3, #0]
      break;
 80047ec:	e01b      	b.n	8004826 <LSM6DSO_ACC_GetOutputDataRate+0xd2>

    case LSM6DSO_XL_ODR_208Hz:
      *Odr = 208.0f;
 80047ee:	683b      	ldr	r3, [r7, #0]
 80047f0:	4a14      	ldr	r2, [pc, #80]	; (8004844 <LSM6DSO_ACC_GetOutputDataRate+0xf0>)
 80047f2:	601a      	str	r2, [r3, #0]
      break;
 80047f4:	e017      	b.n	8004826 <LSM6DSO_ACC_GetOutputDataRate+0xd2>

    case LSM6DSO_XL_ODR_417Hz:
      *Odr = 417.0f;
 80047f6:	683b      	ldr	r3, [r7, #0]
 80047f8:	4a13      	ldr	r2, [pc, #76]	; (8004848 <LSM6DSO_ACC_GetOutputDataRate+0xf4>)
 80047fa:	601a      	str	r2, [r3, #0]
      break;
 80047fc:	e013      	b.n	8004826 <LSM6DSO_ACC_GetOutputDataRate+0xd2>

    case LSM6DSO_XL_ODR_833Hz:
      *Odr = 833.0f;
 80047fe:	683b      	ldr	r3, [r7, #0]
 8004800:	4a12      	ldr	r2, [pc, #72]	; (800484c <LSM6DSO_ACC_GetOutputDataRate+0xf8>)
 8004802:	601a      	str	r2, [r3, #0]
      break;
 8004804:	e00f      	b.n	8004826 <LSM6DSO_ACC_GetOutputDataRate+0xd2>

    case LSM6DSO_XL_ODR_1667Hz:
      *Odr = 1667.0f;
 8004806:	683b      	ldr	r3, [r7, #0]
 8004808:	4a11      	ldr	r2, [pc, #68]	; (8004850 <LSM6DSO_ACC_GetOutputDataRate+0xfc>)
 800480a:	601a      	str	r2, [r3, #0]
      break;
 800480c:	e00b      	b.n	8004826 <LSM6DSO_ACC_GetOutputDataRate+0xd2>

    case LSM6DSO_XL_ODR_3333Hz:
      *Odr = 3333.0f;
 800480e:	683b      	ldr	r3, [r7, #0]
 8004810:	4a10      	ldr	r2, [pc, #64]	; (8004854 <LSM6DSO_ACC_GetOutputDataRate+0x100>)
 8004812:	601a      	str	r2, [r3, #0]
      break;
 8004814:	e007      	b.n	8004826 <LSM6DSO_ACC_GetOutputDataRate+0xd2>

    case LSM6DSO_XL_ODR_6667Hz:
      *Odr = 6667.0f;
 8004816:	683b      	ldr	r3, [r7, #0]
 8004818:	4a0f      	ldr	r2, [pc, #60]	; (8004858 <LSM6DSO_ACC_GetOutputDataRate+0x104>)
 800481a:	601a      	str	r2, [r3, #0]
      break;
 800481c:	e003      	b.n	8004826 <LSM6DSO_ACC_GetOutputDataRate+0xd2>

    default:
      ret = LSM6DSO_ERROR;
 800481e:	f04f 33ff 	mov.w	r3, #4294967295
 8004822:	60fb      	str	r3, [r7, #12]
      break;
 8004824:	bf00      	nop
  }

  return ret;
 8004826:	68fb      	ldr	r3, [r7, #12]
}
 8004828:	4618      	mov	r0, r3
 800482a:	3710      	adds	r7, #16
 800482c:	46bd      	mov	sp, r7
 800482e:	bd80      	pop	{r7, pc}
 8004830:	3fcccccd 	.word	0x3fcccccd
 8004834:	41480000 	.word	0x41480000
 8004838:	41d00000 	.word	0x41d00000
 800483c:	42500000 	.word	0x42500000
 8004840:	42d00000 	.word	0x42d00000
 8004844:	43500000 	.word	0x43500000
 8004848:	43d08000 	.word	0x43d08000
 800484c:	44504000 	.word	0x44504000
 8004850:	44d06000 	.word	0x44d06000
 8004854:	45505000 	.word	0x45505000
 8004858:	45d05800 	.word	0x45d05800

0800485c <LSM6DSO_ACC_SetOutputDataRate>:
  * @param  pObj the device pObj
  * @param  Odr the output data rate value to be set
  * @retval 0 in case of success, an error code otherwise
  */
int32_t LSM6DSO_ACC_SetOutputDataRate(LSM6DSO_Object_t *pObj, float_t Odr)
{
 800485c:	b580      	push	{r7, lr}
 800485e:	b082      	sub	sp, #8
 8004860:	af00      	add	r7, sp, #0
 8004862:	6078      	str	r0, [r7, #4]
 8004864:	ed87 0a00 	vstr	s0, [r7]
  return LSM6DSO_ACC_SetOutputDataRate_With_Mode(pObj, Odr, LSM6DSO_ACC_HIGH_PERFORMANCE_MODE);
 8004868:	2100      	movs	r1, #0
 800486a:	ed97 0a00 	vldr	s0, [r7]
 800486e:	6878      	ldr	r0, [r7, #4]
 8004870:	f000 f806 	bl	8004880 <LSM6DSO_ACC_SetOutputDataRate_With_Mode>
 8004874:	4603      	mov	r3, r0
}
 8004876:	4618      	mov	r0, r3
 8004878:	3708      	adds	r7, #8
 800487a:	46bd      	mov	sp, r7
 800487c:	bd80      	pop	{r7, pc}
	...

08004880 <LSM6DSO_ACC_SetOutputDataRate_With_Mode>:
  * @param  Mode the accelerometer operating mode
  * @note   This function switches off the gyroscope if Ultra Low Power Mode is set
  * @retval 0 in case of success, an error code otherwise
  */
int32_t LSM6DSO_ACC_SetOutputDataRate_With_Mode(LSM6DSO_Object_t *pObj, float_t Odr, LSM6DSO_ACC_Operating_Mode_t Mode)
{
 8004880:	b580      	push	{r7, lr}
 8004882:	b08c      	sub	sp, #48	; 0x30
 8004884:	af00      	add	r7, sp, #0
 8004886:	60f8      	str	r0, [r7, #12]
 8004888:	ed87 0a02 	vstr	s0, [r7, #8]
 800488c:	460b      	mov	r3, r1
 800488e:	71fb      	strb	r3, [r7, #7]
  int32_t ret = LSM6DSO_OK;
 8004890:	2300      	movs	r3, #0
 8004892:	62fb      	str	r3, [r7, #44]	; 0x2c
  float_t newOdr = Odr;
 8004894:	68bb      	ldr	r3, [r7, #8]
 8004896:	62bb      	str	r3, [r7, #40]	; 0x28

  switch (Mode)
 8004898:	79fb      	ldrb	r3, [r7, #7]
 800489a:	2b02      	cmp	r3, #2
 800489c:	f000 80ea 	beq.w	8004a74 <LSM6DSO_ACC_SetOutputDataRate_With_Mode+0x1f4>
 80048a0:	2b02      	cmp	r3, #2
 80048a2:	f300 8163 	bgt.w	8004b6c <LSM6DSO_ACC_SetOutputDataRate_With_Mode+0x2ec>
 80048a6:	2b00      	cmp	r3, #0
 80048a8:	d002      	beq.n	80048b0 <LSM6DSO_ACC_SetOutputDataRate_With_Mode+0x30>
 80048aa:	2b01      	cmp	r3, #1
 80048ac:	d074      	beq.n	8004998 <LSM6DSO_ACC_SetOutputDataRate_With_Mode+0x118>
 80048ae:	e15d      	b.n	8004b6c <LSM6DSO_ACC_SetOutputDataRate_With_Mode+0x2ec>
    {
      /* We must uncheck Low Power and Ultra Low Power bits if they are enabled */
      lsm6dso_ctrl5_c_t val1;
      lsm6dso_ctrl6_c_t val2;

      if (lsm6dso_read_reg(&(pObj->Ctx), LSM6DSO_CTRL5_C, (uint8_t *)&val1, 1) != LSM6DSO_OK)
 80048b0:	68fb      	ldr	r3, [r7, #12]
 80048b2:	f103 0020 	add.w	r0, r3, #32
 80048b6:	f107 0224 	add.w	r2, r7, #36	; 0x24
 80048ba:	2301      	movs	r3, #1
 80048bc:	2114      	movs	r1, #20
 80048be:	f000 ff9f 	bl	8005800 <lsm6dso_read_reg>
 80048c2:	4603      	mov	r3, r0
 80048c4:	2b00      	cmp	r3, #0
 80048c6:	d002      	beq.n	80048ce <LSM6DSO_ACC_SetOutputDataRate_With_Mode+0x4e>
      {
        return LSM6DSO_ERROR;
 80048c8:	f04f 33ff 	mov.w	r3, #4294967295
 80048cc:	e16c      	b.n	8004ba8 <LSM6DSO_ACC_SetOutputDataRate_With_Mode+0x328>
      }

      if (val1.xl_ulp_en != 0U)
 80048ce:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 80048d2:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 80048d6:	b2db      	uxtb	r3, r3
 80048d8:	2b00      	cmp	r3, #0
 80048da:	d025      	beq.n	8004928 <LSM6DSO_ACC_SetOutputDataRate_With_Mode+0xa8>
      {
        /* Power off the accelerometer */
        if (pObj->acc_is_enabled == 1U)
 80048dc:	68fb      	ldr	r3, [r7, #12]
 80048de:	f893 3031 	ldrb.w	r3, [r3, #49]	; 0x31
 80048e2:	2b01      	cmp	r3, #1
 80048e4:	d10b      	bne.n	80048fe <LSM6DSO_ACC_SetOutputDataRate_With_Mode+0x7e>
        {
          if (lsm6dso_xl_data_rate_set(&(pObj->Ctx), LSM6DSO_XL_ODR_OFF) != LSM6DSO_OK)
 80048e6:	68fb      	ldr	r3, [r7, #12]
 80048e8:	3320      	adds	r3, #32
 80048ea:	2100      	movs	r1, #0
 80048ec:	4618      	mov	r0, r3
 80048ee:	f001 f815 	bl	800591c <lsm6dso_xl_data_rate_set>
 80048f2:	4603      	mov	r3, r0
 80048f4:	2b00      	cmp	r3, #0
 80048f6:	d002      	beq.n	80048fe <LSM6DSO_ACC_SetOutputDataRate_With_Mode+0x7e>
          {
            return LSM6DSO_ERROR;
 80048f8:	f04f 33ff 	mov.w	r3, #4294967295
 80048fc:	e154      	b.n	8004ba8 <LSM6DSO_ACC_SetOutputDataRate_With_Mode+0x328>
          }
        }

        val1.xl_ulp_en = 0;
 80048fe:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8004902:	f36f 13c7 	bfc	r3, #7, #1
 8004906:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
        if (lsm6dso_write_reg(&(pObj->Ctx), LSM6DSO_CTRL5_C, (uint8_t *)&val1, 1) != LSM6DSO_OK)
 800490a:	68fb      	ldr	r3, [r7, #12]
 800490c:	f103 0020 	add.w	r0, r3, #32
 8004910:	f107 0224 	add.w	r2, r7, #36	; 0x24
 8004914:	2301      	movs	r3, #1
 8004916:	2114      	movs	r1, #20
 8004918:	f000 ff8a 	bl	8005830 <lsm6dso_write_reg>
 800491c:	4603      	mov	r3, r0
 800491e:	2b00      	cmp	r3, #0
 8004920:	d002      	beq.n	8004928 <LSM6DSO_ACC_SetOutputDataRate_With_Mode+0xa8>
        {
          return LSM6DSO_ERROR;
 8004922:	f04f 33ff 	mov.w	r3, #4294967295
 8004926:	e13f      	b.n	8004ba8 <LSM6DSO_ACC_SetOutputDataRate_With_Mode+0x328>
        }
      }

      if (lsm6dso_read_reg(&(pObj->Ctx), LSM6DSO_CTRL6_C, (uint8_t *)&val2, 1) != LSM6DSO_OK)
 8004928:	68fb      	ldr	r3, [r7, #12]
 800492a:	f103 0020 	add.w	r0, r3, #32
 800492e:	f107 0220 	add.w	r2, r7, #32
 8004932:	2301      	movs	r3, #1
 8004934:	2115      	movs	r1, #21
 8004936:	f000 ff63 	bl	8005800 <lsm6dso_read_reg>
 800493a:	4603      	mov	r3, r0
 800493c:	2b00      	cmp	r3, #0
 800493e:	d002      	beq.n	8004946 <LSM6DSO_ACC_SetOutputDataRate_With_Mode+0xc6>
      {
        return LSM6DSO_ERROR;
 8004940:	f04f 33ff 	mov.w	r3, #4294967295
 8004944:	e130      	b.n	8004ba8 <LSM6DSO_ACC_SetOutputDataRate_With_Mode+0x328>
      }

      if (val2.xl_hm_mode != 0U)
 8004946:	f897 3020 	ldrb.w	r3, [r7, #32]
 800494a:	f003 0310 	and.w	r3, r3, #16
 800494e:	b2db      	uxtb	r3, r3
 8004950:	2b00      	cmp	r3, #0
 8004952:	d014      	beq.n	800497e <LSM6DSO_ACC_SetOutputDataRate_With_Mode+0xfe>
      {
        val2.xl_hm_mode = 0U;
 8004954:	f897 3020 	ldrb.w	r3, [r7, #32]
 8004958:	f36f 1304 	bfc	r3, #4, #1
 800495c:	f887 3020 	strb.w	r3, [r7, #32]
        if (lsm6dso_write_reg(&(pObj->Ctx), LSM6DSO_CTRL6_C, (uint8_t *)&val2, 1) != LSM6DSO_OK)
 8004960:	68fb      	ldr	r3, [r7, #12]
 8004962:	f103 0020 	add.w	r0, r3, #32
 8004966:	f107 0220 	add.w	r2, r7, #32
 800496a:	2301      	movs	r3, #1
 800496c:	2115      	movs	r1, #21
 800496e:	f000 ff5f 	bl	8005830 <lsm6dso_write_reg>
 8004972:	4603      	mov	r3, r0
 8004974:	2b00      	cmp	r3, #0
 8004976:	d002      	beq.n	800497e <LSM6DSO_ACC_SetOutputDataRate_With_Mode+0xfe>
        {
          return LSM6DSO_ERROR;
 8004978:	f04f 33ff 	mov.w	r3, #4294967295
 800497c:	e114      	b.n	8004ba8 <LSM6DSO_ACC_SetOutputDataRate_With_Mode+0x328>
        }
      }

      /* ODR should be at least 12.5Hz */
      if (newOdr < 12.5f)
 800497e:	edd7 7a0a 	vldr	s15, [r7, #40]	; 0x28
 8004982:	eeb2 7a09 	vmov.f32	s14, #41	; 0x41480000  12.5
 8004986:	eef4 7ac7 	vcmpe.f32	s15, s14
 800498a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800498e:	d400      	bmi.n	8004992 <LSM6DSO_ACC_SetOutputDataRate_With_Mode+0x112>
      {
        newOdr = 12.5f;
      }
      break;
 8004990:	e0f0      	b.n	8004b74 <LSM6DSO_ACC_SetOutputDataRate_With_Mode+0x2f4>
        newOdr = 12.5f;
 8004992:	4b87      	ldr	r3, [pc, #540]	; (8004bb0 <LSM6DSO_ACC_SetOutputDataRate_With_Mode+0x330>)
 8004994:	62bb      	str	r3, [r7, #40]	; 0x28
 8004996:	e0ed      	b.n	8004b74 <LSM6DSO_ACC_SetOutputDataRate_With_Mode+0x2f4>
      /* We must uncheck Ultra Low Power bit if it is enabled */
      /* and check the Low Power bit if it is unchecked       */
      lsm6dso_ctrl5_c_t val1;
      lsm6dso_ctrl6_c_t val2;

      if (lsm6dso_read_reg(&(pObj->Ctx), LSM6DSO_CTRL5_C, (uint8_t *)&val1, 1) != LSM6DSO_OK)
 8004998:	68fb      	ldr	r3, [r7, #12]
 800499a:	f103 0020 	add.w	r0, r3, #32
 800499e:	f107 021c 	add.w	r2, r7, #28
 80049a2:	2301      	movs	r3, #1
 80049a4:	2114      	movs	r1, #20
 80049a6:	f000 ff2b 	bl	8005800 <lsm6dso_read_reg>
 80049aa:	4603      	mov	r3, r0
 80049ac:	2b00      	cmp	r3, #0
 80049ae:	d002      	beq.n	80049b6 <LSM6DSO_ACC_SetOutputDataRate_With_Mode+0x136>
      {
        return LSM6DSO_ERROR;
 80049b0:	f04f 33ff 	mov.w	r3, #4294967295
 80049b4:	e0f8      	b.n	8004ba8 <LSM6DSO_ACC_SetOutputDataRate_With_Mode+0x328>
      }

      if (val1.xl_ulp_en != 0U)
 80049b6:	7f3b      	ldrb	r3, [r7, #28]
 80049b8:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 80049bc:	b2db      	uxtb	r3, r3
 80049be:	2b00      	cmp	r3, #0
 80049c0:	d023      	beq.n	8004a0a <LSM6DSO_ACC_SetOutputDataRate_With_Mode+0x18a>
      {
        /* Power off the accelerometer */
        if (pObj->acc_is_enabled == 1U)
 80049c2:	68fb      	ldr	r3, [r7, #12]
 80049c4:	f893 3031 	ldrb.w	r3, [r3, #49]	; 0x31
 80049c8:	2b01      	cmp	r3, #1
 80049ca:	d10b      	bne.n	80049e4 <LSM6DSO_ACC_SetOutputDataRate_With_Mode+0x164>
        {
          if (lsm6dso_xl_data_rate_set(&(pObj->Ctx), LSM6DSO_XL_ODR_OFF) != LSM6DSO_OK)
 80049cc:	68fb      	ldr	r3, [r7, #12]
 80049ce:	3320      	adds	r3, #32
 80049d0:	2100      	movs	r1, #0
 80049d2:	4618      	mov	r0, r3
 80049d4:	f000 ffa2 	bl	800591c <lsm6dso_xl_data_rate_set>
 80049d8:	4603      	mov	r3, r0
 80049da:	2b00      	cmp	r3, #0
 80049dc:	d002      	beq.n	80049e4 <LSM6DSO_ACC_SetOutputDataRate_With_Mode+0x164>
          {
            return LSM6DSO_ERROR;
 80049de:	f04f 33ff 	mov.w	r3, #4294967295
 80049e2:	e0e1      	b.n	8004ba8 <LSM6DSO_ACC_SetOutputDataRate_With_Mode+0x328>
          }
        }

        val1.xl_ulp_en = 0;
 80049e4:	7f3b      	ldrb	r3, [r7, #28]
 80049e6:	f36f 13c7 	bfc	r3, #7, #1
 80049ea:	773b      	strb	r3, [r7, #28]
        if (lsm6dso_write_reg(&(pObj->Ctx), LSM6DSO_CTRL5_C, (uint8_t *)&val1, 1) != LSM6DSO_OK)
 80049ec:	68fb      	ldr	r3, [r7, #12]
 80049ee:	f103 0020 	add.w	r0, r3, #32
 80049f2:	f107 021c 	add.w	r2, r7, #28
 80049f6:	2301      	movs	r3, #1
 80049f8:	2114      	movs	r1, #20
 80049fa:	f000 ff19 	bl	8005830 <lsm6dso_write_reg>
 80049fe:	4603      	mov	r3, r0
 8004a00:	2b00      	cmp	r3, #0
 8004a02:	d002      	beq.n	8004a0a <LSM6DSO_ACC_SetOutputDataRate_With_Mode+0x18a>
        {
          return LSM6DSO_ERROR;
 8004a04:	f04f 33ff 	mov.w	r3, #4294967295
 8004a08:	e0ce      	b.n	8004ba8 <LSM6DSO_ACC_SetOutputDataRate_With_Mode+0x328>
        }
      }

      if (lsm6dso_read_reg(&(pObj->Ctx), LSM6DSO_CTRL6_C, (uint8_t *)&val2, 1) != LSM6DSO_OK)
 8004a0a:	68fb      	ldr	r3, [r7, #12]
 8004a0c:	f103 0020 	add.w	r0, r3, #32
 8004a10:	f107 0218 	add.w	r2, r7, #24
 8004a14:	2301      	movs	r3, #1
 8004a16:	2115      	movs	r1, #21
 8004a18:	f000 fef2 	bl	8005800 <lsm6dso_read_reg>
 8004a1c:	4603      	mov	r3, r0
 8004a1e:	2b00      	cmp	r3, #0
 8004a20:	d002      	beq.n	8004a28 <LSM6DSO_ACC_SetOutputDataRate_With_Mode+0x1a8>
      {
        return LSM6DSO_ERROR;
 8004a22:	f04f 33ff 	mov.w	r3, #4294967295
 8004a26:	e0bf      	b.n	8004ba8 <LSM6DSO_ACC_SetOutputDataRate_With_Mode+0x328>
      }

      if (val2.xl_hm_mode == 0U)
 8004a28:	7e3b      	ldrb	r3, [r7, #24]
 8004a2a:	f003 0310 	and.w	r3, r3, #16
 8004a2e:	b2db      	uxtb	r3, r3
 8004a30:	2b00      	cmp	r3, #0
 8004a32:	d112      	bne.n	8004a5a <LSM6DSO_ACC_SetOutputDataRate_With_Mode+0x1da>
      {
        val2.xl_hm_mode = 1U;
 8004a34:	7e3b      	ldrb	r3, [r7, #24]
 8004a36:	f043 0310 	orr.w	r3, r3, #16
 8004a3a:	763b      	strb	r3, [r7, #24]
        if (lsm6dso_write_reg(&(pObj->Ctx), LSM6DSO_CTRL6_C, (uint8_t *)&val2, 1) != LSM6DSO_OK)
 8004a3c:	68fb      	ldr	r3, [r7, #12]
 8004a3e:	f103 0020 	add.w	r0, r3, #32
 8004a42:	f107 0218 	add.w	r2, r7, #24
 8004a46:	2301      	movs	r3, #1
 8004a48:	2115      	movs	r1, #21
 8004a4a:	f000 fef1 	bl	8005830 <lsm6dso_write_reg>
 8004a4e:	4603      	mov	r3, r0
 8004a50:	2b00      	cmp	r3, #0
 8004a52:	d002      	beq.n	8004a5a <LSM6DSO_ACC_SetOutputDataRate_With_Mode+0x1da>
        {
          return LSM6DSO_ERROR;
 8004a54:	f04f 33ff 	mov.w	r3, #4294967295
 8004a58:	e0a6      	b.n	8004ba8 <LSM6DSO_ACC_SetOutputDataRate_With_Mode+0x328>
        }
      }

      /* Now we need to limit the ODR to 208 Hz if it is higher */
      if (newOdr > 208.0f)
 8004a5a:	edd7 7a0a 	vldr	s15, [r7, #40]	; 0x28
 8004a5e:	ed9f 7a55 	vldr	s14, [pc, #340]	; 8004bb4 <LSM6DSO_ACC_SetOutputDataRate_With_Mode+0x334>
 8004a62:	eef4 7ac7 	vcmpe.f32	s15, s14
 8004a66:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004a6a:	dc00      	bgt.n	8004a6e <LSM6DSO_ACC_SetOutputDataRate_With_Mode+0x1ee>
      {
        newOdr = 208.0f;
      }
      break;
 8004a6c:	e082      	b.n	8004b74 <LSM6DSO_ACC_SetOutputDataRate_With_Mode+0x2f4>
        newOdr = 208.0f;
 8004a6e:	4b52      	ldr	r3, [pc, #328]	; (8004bb8 <LSM6DSO_ACC_SetOutputDataRate_With_Mode+0x338>)
 8004a70:	62bb      	str	r3, [r7, #40]	; 0x28
 8004a72:	e07f      	b.n	8004b74 <LSM6DSO_ACC_SetOutputDataRate_With_Mode+0x2f4>
      /* and check the Ultra Low Power bit if it is unchecked             */
      /* We must switch off gyro otherwise Ultra Low Power does not work  */
      lsm6dso_ctrl5_c_t val1;
      lsm6dso_ctrl6_c_t val2;

      if (lsm6dso_read_reg(&(pObj->Ctx), LSM6DSO_CTRL6_C, (uint8_t *)&val2, 1) != LSM6DSO_OK)
 8004a74:	68fb      	ldr	r3, [r7, #12]
 8004a76:	f103 0020 	add.w	r0, r3, #32
 8004a7a:	f107 0210 	add.w	r2, r7, #16
 8004a7e:	2301      	movs	r3, #1
 8004a80:	2115      	movs	r1, #21
 8004a82:	f000 febd 	bl	8005800 <lsm6dso_read_reg>
 8004a86:	4603      	mov	r3, r0
 8004a88:	2b00      	cmp	r3, #0
 8004a8a:	d002      	beq.n	8004a92 <LSM6DSO_ACC_SetOutputDataRate_With_Mode+0x212>
      {
        return LSM6DSO_ERROR;
 8004a8c:	f04f 33ff 	mov.w	r3, #4294967295
 8004a90:	e08a      	b.n	8004ba8 <LSM6DSO_ACC_SetOutputDataRate_With_Mode+0x328>
      }

      if (val2.xl_hm_mode != 0U)
 8004a92:	7c3b      	ldrb	r3, [r7, #16]
 8004a94:	f003 0310 	and.w	r3, r3, #16
 8004a98:	b2db      	uxtb	r3, r3
 8004a9a:	2b00      	cmp	r3, #0
 8004a9c:	d012      	beq.n	8004ac4 <LSM6DSO_ACC_SetOutputDataRate_With_Mode+0x244>
      {
        val2.xl_hm_mode = 0U;
 8004a9e:	7c3b      	ldrb	r3, [r7, #16]
 8004aa0:	f36f 1304 	bfc	r3, #4, #1
 8004aa4:	743b      	strb	r3, [r7, #16]
        if (lsm6dso_write_reg(&(pObj->Ctx), LSM6DSO_CTRL6_C, (uint8_t *)&val2, 1) != LSM6DSO_OK)
 8004aa6:	68fb      	ldr	r3, [r7, #12]
 8004aa8:	f103 0020 	add.w	r0, r3, #32
 8004aac:	f107 0210 	add.w	r2, r7, #16
 8004ab0:	2301      	movs	r3, #1
 8004ab2:	2115      	movs	r1, #21
 8004ab4:	f000 febc 	bl	8005830 <lsm6dso_write_reg>
 8004ab8:	4603      	mov	r3, r0
 8004aba:	2b00      	cmp	r3, #0
 8004abc:	d002      	beq.n	8004ac4 <LSM6DSO_ACC_SetOutputDataRate_With_Mode+0x244>
        {
          return LSM6DSO_ERROR;
 8004abe:	f04f 33ff 	mov.w	r3, #4294967295
 8004ac2:	e071      	b.n	8004ba8 <LSM6DSO_ACC_SetOutputDataRate_With_Mode+0x328>
        }
      }

      /* Disable Gyro */
      if (pObj->gyro_is_enabled == 1U)
 8004ac4:	68fb      	ldr	r3, [r7, #12]
 8004ac6:	f893 3032 	ldrb.w	r3, [r3, #50]	; 0x32
 8004aca:	2b01      	cmp	r3, #1
 8004acc:	d108      	bne.n	8004ae0 <LSM6DSO_ACC_SetOutputDataRate_With_Mode+0x260>
      {
        if (LSM6DSO_GYRO_Disable(pObj) != LSM6DSO_OK)
 8004ace:	68f8      	ldr	r0, [r7, #12]
 8004ad0:	f000 f979 	bl	8004dc6 <LSM6DSO_GYRO_Disable>
 8004ad4:	4603      	mov	r3, r0
 8004ad6:	2b00      	cmp	r3, #0
 8004ad8:	d002      	beq.n	8004ae0 <LSM6DSO_ACC_SetOutputDataRate_With_Mode+0x260>
        {
          return LSM6DSO_ERROR;
 8004ada:	f04f 33ff 	mov.w	r3, #4294967295
 8004ade:	e063      	b.n	8004ba8 <LSM6DSO_ACC_SetOutputDataRate_With_Mode+0x328>
        }
      }

      if (lsm6dso_read_reg(&(pObj->Ctx), LSM6DSO_CTRL5_C, (uint8_t *)&val1, 1) != LSM6DSO_OK)
 8004ae0:	68fb      	ldr	r3, [r7, #12]
 8004ae2:	f103 0020 	add.w	r0, r3, #32
 8004ae6:	f107 0214 	add.w	r2, r7, #20
 8004aea:	2301      	movs	r3, #1
 8004aec:	2114      	movs	r1, #20
 8004aee:	f000 fe87 	bl	8005800 <lsm6dso_read_reg>
 8004af2:	4603      	mov	r3, r0
 8004af4:	2b00      	cmp	r3, #0
 8004af6:	d002      	beq.n	8004afe <LSM6DSO_ACC_SetOutputDataRate_With_Mode+0x27e>
      {
        return LSM6DSO_ERROR;
 8004af8:	f04f 33ff 	mov.w	r3, #4294967295
 8004afc:	e054      	b.n	8004ba8 <LSM6DSO_ACC_SetOutputDataRate_With_Mode+0x328>
      }

      if (val1.xl_ulp_en == 0U)
 8004afe:	7d3b      	ldrb	r3, [r7, #20]
 8004b00:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 8004b04:	b2db      	uxtb	r3, r3
 8004b06:	2b00      	cmp	r3, #0
 8004b08:	d123      	bne.n	8004b52 <LSM6DSO_ACC_SetOutputDataRate_With_Mode+0x2d2>
      {
        /* Power off the accelerometer */
        if (pObj->acc_is_enabled == 1U)
 8004b0a:	68fb      	ldr	r3, [r7, #12]
 8004b0c:	f893 3031 	ldrb.w	r3, [r3, #49]	; 0x31
 8004b10:	2b01      	cmp	r3, #1
 8004b12:	d10b      	bne.n	8004b2c <LSM6DSO_ACC_SetOutputDataRate_With_Mode+0x2ac>
        {
          if (lsm6dso_xl_data_rate_set(&(pObj->Ctx), LSM6DSO_XL_ODR_OFF) != LSM6DSO_OK)
 8004b14:	68fb      	ldr	r3, [r7, #12]
 8004b16:	3320      	adds	r3, #32
 8004b18:	2100      	movs	r1, #0
 8004b1a:	4618      	mov	r0, r3
 8004b1c:	f000 fefe 	bl	800591c <lsm6dso_xl_data_rate_set>
 8004b20:	4603      	mov	r3, r0
 8004b22:	2b00      	cmp	r3, #0
 8004b24:	d002      	beq.n	8004b2c <LSM6DSO_ACC_SetOutputDataRate_With_Mode+0x2ac>
          {
            return LSM6DSO_ERROR;
 8004b26:	f04f 33ff 	mov.w	r3, #4294967295
 8004b2a:	e03d      	b.n	8004ba8 <LSM6DSO_ACC_SetOutputDataRate_With_Mode+0x328>
          }
        }

        val1.xl_ulp_en = 1U;
 8004b2c:	7d3b      	ldrb	r3, [r7, #20]
 8004b2e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8004b32:	753b      	strb	r3, [r7, #20]
        if (lsm6dso_write_reg(&(pObj->Ctx), LSM6DSO_CTRL5_C, (uint8_t *)&val1, 1) != LSM6DSO_OK)
 8004b34:	68fb      	ldr	r3, [r7, #12]
 8004b36:	f103 0020 	add.w	r0, r3, #32
 8004b3a:	f107 0214 	add.w	r2, r7, #20
 8004b3e:	2301      	movs	r3, #1
 8004b40:	2114      	movs	r1, #20
 8004b42:	f000 fe75 	bl	8005830 <lsm6dso_write_reg>
 8004b46:	4603      	mov	r3, r0
 8004b48:	2b00      	cmp	r3, #0
 8004b4a:	d002      	beq.n	8004b52 <LSM6DSO_ACC_SetOutputDataRate_With_Mode+0x2d2>
        {
          return LSM6DSO_ERROR;
 8004b4c:	f04f 33ff 	mov.w	r3, #4294967295
 8004b50:	e02a      	b.n	8004ba8 <LSM6DSO_ACC_SetOutputDataRate_With_Mode+0x328>
        }
      }

      /* Now we need to limit the ODR to 208 Hz if it is higher */
      if (newOdr > 208.0f)
 8004b52:	edd7 7a0a 	vldr	s15, [r7, #40]	; 0x28
 8004b56:	ed9f 7a17 	vldr	s14, [pc, #92]	; 8004bb4 <LSM6DSO_ACC_SetOutputDataRate_With_Mode+0x334>
 8004b5a:	eef4 7ac7 	vcmpe.f32	s15, s14
 8004b5e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004b62:	dc00      	bgt.n	8004b66 <LSM6DSO_ACC_SetOutputDataRate_With_Mode+0x2e6>
      {
        newOdr = 208.0f;
      }
      break;
 8004b64:	e006      	b.n	8004b74 <LSM6DSO_ACC_SetOutputDataRate_With_Mode+0x2f4>
        newOdr = 208.0f;
 8004b66:	4b14      	ldr	r3, [pc, #80]	; (8004bb8 <LSM6DSO_ACC_SetOutputDataRate_With_Mode+0x338>)
 8004b68:	62bb      	str	r3, [r7, #40]	; 0x28
 8004b6a:	e003      	b.n	8004b74 <LSM6DSO_ACC_SetOutputDataRate_With_Mode+0x2f4>
    }
    default:
      ret = LSM6DSO_ERROR;
 8004b6c:	f04f 33ff 	mov.w	r3, #4294967295
 8004b70:	62fb      	str	r3, [r7, #44]	; 0x2c
      break;
 8004b72:	bf00      	nop
  }

  if (ret == LSM6DSO_ERROR)
 8004b74:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004b76:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004b7a:	d102      	bne.n	8004b82 <LSM6DSO_ACC_SetOutputDataRate_With_Mode+0x302>
  {
    return LSM6DSO_ERROR;
 8004b7c:	f04f 33ff 	mov.w	r3, #4294967295
 8004b80:	e012      	b.n	8004ba8 <LSM6DSO_ACC_SetOutputDataRate_With_Mode+0x328>
  }

  if (pObj->acc_is_enabled == 1U)
 8004b82:	68fb      	ldr	r3, [r7, #12]
 8004b84:	f893 3031 	ldrb.w	r3, [r3, #49]	; 0x31
 8004b88:	2b01      	cmp	r3, #1
 8004b8a:	d106      	bne.n	8004b9a <LSM6DSO_ACC_SetOutputDataRate_With_Mode+0x31a>
  {
    ret = LSM6DSO_ACC_SetOutputDataRate_When_Enabled(pObj, newOdr);
 8004b8c:	ed97 0a0a 	vldr	s0, [r7, #40]	; 0x28
 8004b90:	68f8      	ldr	r0, [r7, #12]
 8004b92:	f000 fbc9 	bl	8005328 <LSM6DSO_ACC_SetOutputDataRate_When_Enabled>
 8004b96:	62f8      	str	r0, [r7, #44]	; 0x2c
 8004b98:	e005      	b.n	8004ba6 <LSM6DSO_ACC_SetOutputDataRate_With_Mode+0x326>
  }
  else
  {
    ret = LSM6DSO_ACC_SetOutputDataRate_When_Disabled(pObj, newOdr);
 8004b9a:	ed97 0a0a 	vldr	s0, [r7, #40]	; 0x28
 8004b9e:	68f8      	ldr	r0, [r7, #12]
 8004ba0:	f000 fc5a 	bl	8005458 <LSM6DSO_ACC_SetOutputDataRate_When_Disabled>
 8004ba4:	62f8      	str	r0, [r7, #44]	; 0x2c
  }

  return ret;
 8004ba6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
}
 8004ba8:	4618      	mov	r0, r3
 8004baa:	3730      	adds	r7, #48	; 0x30
 8004bac:	46bd      	mov	sp, r7
 8004bae:	bd80      	pop	{r7, pc}
 8004bb0:	41480000 	.word	0x41480000
 8004bb4:	43500000 	.word	0x43500000
 8004bb8:	43500000 	.word	0x43500000

08004bbc <LSM6DSO_ACC_GetFullScale>:
  * @param  pObj the device pObj
  * @param  FullScale pointer where the full scale is written
  * @retval 0 in case of success, an error code otherwise
  */
int32_t LSM6DSO_ACC_GetFullScale(LSM6DSO_Object_t *pObj, int32_t *FullScale)
{
 8004bbc:	b580      	push	{r7, lr}
 8004bbe:	b084      	sub	sp, #16
 8004bc0:	af00      	add	r7, sp, #0
 8004bc2:	6078      	str	r0, [r7, #4]
 8004bc4:	6039      	str	r1, [r7, #0]
  int32_t ret = LSM6DSO_OK;
 8004bc6:	2300      	movs	r3, #0
 8004bc8:	60fb      	str	r3, [r7, #12]
  lsm6dso_fs_xl_t fs_low_level;

  /* Read actual full scale selection from sensor. */
  if (lsm6dso_xl_full_scale_get(&(pObj->Ctx), &fs_low_level) != LSM6DSO_OK)
 8004bca:	687b      	ldr	r3, [r7, #4]
 8004bcc:	3320      	adds	r3, #32
 8004bce:	f107 020b 	add.w	r2, r7, #11
 8004bd2:	4611      	mov	r1, r2
 8004bd4:	4618      	mov	r0, r3
 8004bd6:	f000 fe69 	bl	80058ac <lsm6dso_xl_full_scale_get>
 8004bda:	4603      	mov	r3, r0
 8004bdc:	2b00      	cmp	r3, #0
 8004bde:	d002      	beq.n	8004be6 <LSM6DSO_ACC_GetFullScale+0x2a>
  {
    return LSM6DSO_ERROR;
 8004be0:	f04f 33ff 	mov.w	r3, #4294967295
 8004be4:	e023      	b.n	8004c2e <LSM6DSO_ACC_GetFullScale+0x72>
  }

  switch (fs_low_level)
 8004be6:	7afb      	ldrb	r3, [r7, #11]
 8004be8:	2b03      	cmp	r3, #3
 8004bea:	d81b      	bhi.n	8004c24 <LSM6DSO_ACC_GetFullScale+0x68>
 8004bec:	a201      	add	r2, pc, #4	; (adr r2, 8004bf4 <LSM6DSO_ACC_GetFullScale+0x38>)
 8004bee:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004bf2:	bf00      	nop
 8004bf4:	08004c05 	.word	0x08004c05
 8004bf8:	08004c1d 	.word	0x08004c1d
 8004bfc:	08004c0d 	.word	0x08004c0d
 8004c00:	08004c15 	.word	0x08004c15
  {
    case LSM6DSO_2g:
      *FullScale =  2;
 8004c04:	683b      	ldr	r3, [r7, #0]
 8004c06:	2202      	movs	r2, #2
 8004c08:	601a      	str	r2, [r3, #0]
      break;
 8004c0a:	e00f      	b.n	8004c2c <LSM6DSO_ACC_GetFullScale+0x70>

    case LSM6DSO_4g:
      *FullScale =  4;
 8004c0c:	683b      	ldr	r3, [r7, #0]
 8004c0e:	2204      	movs	r2, #4
 8004c10:	601a      	str	r2, [r3, #0]
      break;
 8004c12:	e00b      	b.n	8004c2c <LSM6DSO_ACC_GetFullScale+0x70>

    case LSM6DSO_8g:
      *FullScale =  8;
 8004c14:	683b      	ldr	r3, [r7, #0]
 8004c16:	2208      	movs	r2, #8
 8004c18:	601a      	str	r2, [r3, #0]
      break;
 8004c1a:	e007      	b.n	8004c2c <LSM6DSO_ACC_GetFullScale+0x70>

    case LSM6DSO_16g:
      *FullScale = 16;
 8004c1c:	683b      	ldr	r3, [r7, #0]
 8004c1e:	2210      	movs	r2, #16
 8004c20:	601a      	str	r2, [r3, #0]
      break;
 8004c22:	e003      	b.n	8004c2c <LSM6DSO_ACC_GetFullScale+0x70>

    default:
      ret = LSM6DSO_ERROR;
 8004c24:	f04f 33ff 	mov.w	r3, #4294967295
 8004c28:	60fb      	str	r3, [r7, #12]
      break;
 8004c2a:	bf00      	nop
  }

  return ret;
 8004c2c:	68fb      	ldr	r3, [r7, #12]
}
 8004c2e:	4618      	mov	r0, r3
 8004c30:	3710      	adds	r7, #16
 8004c32:	46bd      	mov	sp, r7
 8004c34:	bd80      	pop	{r7, pc}
 8004c36:	bf00      	nop

08004c38 <LSM6DSO_ACC_SetFullScale>:
  * @param  pObj the device pObj
  * @param  FullScale the functional full scale to be set
  * @retval 0 in case of success, an error code otherwise
  */
int32_t LSM6DSO_ACC_SetFullScale(LSM6DSO_Object_t *pObj, int32_t FullScale)
{
 8004c38:	b580      	push	{r7, lr}
 8004c3a:	b084      	sub	sp, #16
 8004c3c:	af00      	add	r7, sp, #0
 8004c3e:	6078      	str	r0, [r7, #4]
 8004c40:	6039      	str	r1, [r7, #0]
  lsm6dso_fs_xl_t new_fs;

  /* Seems like MISRA C-2012 rule 14.3a violation but only from single file statical analysis point of view because
     the parameter passed to the function is not known at the moment of analysis */
  new_fs = (FullScale <= 2) ? LSM6DSO_2g
           : (FullScale <= 4) ? LSM6DSO_4g
 8004c42:	683b      	ldr	r3, [r7, #0]
 8004c44:	2b02      	cmp	r3, #2
 8004c46:	dd0b      	ble.n	8004c60 <LSM6DSO_ACC_SetFullScale+0x28>
 8004c48:	683b      	ldr	r3, [r7, #0]
 8004c4a:	2b04      	cmp	r3, #4
 8004c4c:	dd06      	ble.n	8004c5c <LSM6DSO_ACC_SetFullScale+0x24>
 8004c4e:	683b      	ldr	r3, [r7, #0]
 8004c50:	2b08      	cmp	r3, #8
 8004c52:	dc01      	bgt.n	8004c58 <LSM6DSO_ACC_SetFullScale+0x20>
 8004c54:	2303      	movs	r3, #3
 8004c56:	e004      	b.n	8004c62 <LSM6DSO_ACC_SetFullScale+0x2a>
 8004c58:	2301      	movs	r3, #1
 8004c5a:	e002      	b.n	8004c62 <LSM6DSO_ACC_SetFullScale+0x2a>
 8004c5c:	2302      	movs	r3, #2
 8004c5e:	e000      	b.n	8004c62 <LSM6DSO_ACC_SetFullScale+0x2a>
 8004c60:	2300      	movs	r3, #0
  new_fs = (FullScale <= 2) ? LSM6DSO_2g
 8004c62:	73fb      	strb	r3, [r7, #15]
           : (FullScale <= 8) ? LSM6DSO_8g
           :                    LSM6DSO_16g;

  if (lsm6dso_xl_full_scale_set(&(pObj->Ctx), new_fs) != LSM6DSO_OK)
 8004c64:	687b      	ldr	r3, [r7, #4]
 8004c66:	3320      	adds	r3, #32
 8004c68:	7bfa      	ldrb	r2, [r7, #15]
 8004c6a:	4611      	mov	r1, r2
 8004c6c:	4618      	mov	r0, r3
 8004c6e:	f000 fdf7 	bl	8005860 <lsm6dso_xl_full_scale_set>
 8004c72:	4603      	mov	r3, r0
 8004c74:	2b00      	cmp	r3, #0
 8004c76:	d002      	beq.n	8004c7e <LSM6DSO_ACC_SetFullScale+0x46>
  {
    return LSM6DSO_ERROR;
 8004c78:	f04f 33ff 	mov.w	r3, #4294967295
 8004c7c:	e000      	b.n	8004c80 <LSM6DSO_ACC_SetFullScale+0x48>
  }

  return LSM6DSO_OK;
 8004c7e:	2300      	movs	r3, #0
}
 8004c80:	4618      	mov	r0, r3
 8004c82:	3710      	adds	r7, #16
 8004c84:	46bd      	mov	sp, r7
 8004c86:	bd80      	pop	{r7, pc}

08004c88 <LSM6DSO_ACC_GetAxesRaw>:
  * @param  pObj the device pObj
  * @param  Value pointer where the raw values of the axes are written
  * @retval 0 in case of success, an error code otherwise
  */
int32_t LSM6DSO_ACC_GetAxesRaw(LSM6DSO_Object_t *pObj, LSM6DSO_AxesRaw_t *Value)
{
 8004c88:	b580      	push	{r7, lr}
 8004c8a:	b084      	sub	sp, #16
 8004c8c:	af00      	add	r7, sp, #0
 8004c8e:	6078      	str	r0, [r7, #4]
 8004c90:	6039      	str	r1, [r7, #0]
  lsm6dso_axis3bit16_t data_raw;

  /* Read raw data values. */
  if (lsm6dso_acceleration_raw_get(&(pObj->Ctx), data_raw.i16bit) != LSM6DSO_OK)
 8004c92:	687b      	ldr	r3, [r7, #4]
 8004c94:	3320      	adds	r3, #32
 8004c96:	f107 0208 	add.w	r2, r7, #8
 8004c9a:	4611      	mov	r1, r2
 8004c9c:	4618      	mov	r0, r3
 8004c9e:	f001 f9d4 	bl	800604a <lsm6dso_acceleration_raw_get>
 8004ca2:	4603      	mov	r3, r0
 8004ca4:	2b00      	cmp	r3, #0
 8004ca6:	d002      	beq.n	8004cae <LSM6DSO_ACC_GetAxesRaw+0x26>
  {
    return LSM6DSO_ERROR;
 8004ca8:	f04f 33ff 	mov.w	r3, #4294967295
 8004cac:	e00c      	b.n	8004cc8 <LSM6DSO_ACC_GetAxesRaw+0x40>
  }

  /* Format the data. */
  Value->x = data_raw.i16bit[0];
 8004cae:	f9b7 2008 	ldrsh.w	r2, [r7, #8]
 8004cb2:	683b      	ldr	r3, [r7, #0]
 8004cb4:	801a      	strh	r2, [r3, #0]
  Value->y = data_raw.i16bit[1];
 8004cb6:	f9b7 200a 	ldrsh.w	r2, [r7, #10]
 8004cba:	683b      	ldr	r3, [r7, #0]
 8004cbc:	805a      	strh	r2, [r3, #2]
  Value->z = data_raw.i16bit[2];
 8004cbe:	f9b7 200c 	ldrsh.w	r2, [r7, #12]
 8004cc2:	683b      	ldr	r3, [r7, #0]
 8004cc4:	809a      	strh	r2, [r3, #4]

  return LSM6DSO_OK;
 8004cc6:	2300      	movs	r3, #0
}
 8004cc8:	4618      	mov	r0, r3
 8004cca:	3710      	adds	r7, #16
 8004ccc:	46bd      	mov	sp, r7
 8004cce:	bd80      	pop	{r7, pc}

08004cd0 <LSM6DSO_ACC_GetAxes>:
  * @param  pObj the device pObj
  * @param  Acceleration pointer where the values of the axes are written
  * @retval 0 in case of success, an error code otherwise
  */
int32_t LSM6DSO_ACC_GetAxes(LSM6DSO_Object_t *pObj, LSM6DSO_Axes_t *Acceleration)
{
 8004cd0:	b580      	push	{r7, lr}
 8004cd2:	b086      	sub	sp, #24
 8004cd4:	af00      	add	r7, sp, #0
 8004cd6:	6078      	str	r0, [r7, #4]
 8004cd8:	6039      	str	r1, [r7, #0]
  lsm6dso_axis3bit16_t data_raw;
  float_t sensitivity = 0.0f;
 8004cda:	f04f 0300 	mov.w	r3, #0
 8004cde:	60fb      	str	r3, [r7, #12]

  /* Read raw data values. */
  if (lsm6dso_acceleration_raw_get(&(pObj->Ctx), data_raw.i16bit) != LSM6DSO_OK)
 8004ce0:	687b      	ldr	r3, [r7, #4]
 8004ce2:	3320      	adds	r3, #32
 8004ce4:	f107 0210 	add.w	r2, r7, #16
 8004ce8:	4611      	mov	r1, r2
 8004cea:	4618      	mov	r0, r3
 8004cec:	f001 f9ad 	bl	800604a <lsm6dso_acceleration_raw_get>
 8004cf0:	4603      	mov	r3, r0
 8004cf2:	2b00      	cmp	r3, #0
 8004cf4:	d002      	beq.n	8004cfc <LSM6DSO_ACC_GetAxes+0x2c>
  {
    return LSM6DSO_ERROR;
 8004cf6:	f04f 33ff 	mov.w	r3, #4294967295
 8004cfa:	e03c      	b.n	8004d76 <LSM6DSO_ACC_GetAxes+0xa6>
  }

  /* Get LSM6DSO actual sensitivity. */
  if (LSM6DSO_ACC_GetSensitivity(pObj, &sensitivity) != LSM6DSO_OK)
 8004cfc:	f107 030c 	add.w	r3, r7, #12
 8004d00:	4619      	mov	r1, r3
 8004d02:	6878      	ldr	r0, [r7, #4]
 8004d04:	f7ff fce0 	bl	80046c8 <LSM6DSO_ACC_GetSensitivity>
 8004d08:	4603      	mov	r3, r0
 8004d0a:	2b00      	cmp	r3, #0
 8004d0c:	d002      	beq.n	8004d14 <LSM6DSO_ACC_GetAxes+0x44>
  {
    return LSM6DSO_ERROR;
 8004d0e:	f04f 33ff 	mov.w	r3, #4294967295
 8004d12:	e030      	b.n	8004d76 <LSM6DSO_ACC_GetAxes+0xa6>
  }

  /* Calculate the data. */
  Acceleration->x = (int32_t)((float_t)((float_t)data_raw.i16bit[0] * sensitivity));
 8004d14:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 8004d18:	ee07 3a90 	vmov	s15, r3
 8004d1c:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8004d20:	edd7 7a03 	vldr	s15, [r7, #12]
 8004d24:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004d28:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8004d2c:	ee17 2a90 	vmov	r2, s15
 8004d30:	683b      	ldr	r3, [r7, #0]
 8004d32:	601a      	str	r2, [r3, #0]
  Acceleration->y = (int32_t)((float_t)((float_t)data_raw.i16bit[1] * sensitivity));
 8004d34:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8004d38:	ee07 3a90 	vmov	s15, r3
 8004d3c:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8004d40:	edd7 7a03 	vldr	s15, [r7, #12]
 8004d44:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004d48:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8004d4c:	ee17 2a90 	vmov	r2, s15
 8004d50:	683b      	ldr	r3, [r7, #0]
 8004d52:	605a      	str	r2, [r3, #4]
  Acceleration->z = (int32_t)((float_t)((float_t)data_raw.i16bit[2] * sensitivity));
 8004d54:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 8004d58:	ee07 3a90 	vmov	s15, r3
 8004d5c:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8004d60:	edd7 7a03 	vldr	s15, [r7, #12]
 8004d64:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004d68:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8004d6c:	ee17 2a90 	vmov	r2, s15
 8004d70:	683b      	ldr	r3, [r7, #0]
 8004d72:	609a      	str	r2, [r3, #8]

  return LSM6DSO_OK;
 8004d74:	2300      	movs	r3, #0
}
 8004d76:	4618      	mov	r0, r3
 8004d78:	3718      	adds	r7, #24
 8004d7a:	46bd      	mov	sp, r7
 8004d7c:	bd80      	pop	{r7, pc}

08004d7e <LSM6DSO_GYRO_Enable>:
  * @brief  Enable the LSM6DSO gyroscope sensor
  * @param  pObj the device pObj
  * @retval 0 in case of success, an error code otherwise
  */
int32_t LSM6DSO_GYRO_Enable(LSM6DSO_Object_t *pObj)
{
 8004d7e:	b580      	push	{r7, lr}
 8004d80:	b082      	sub	sp, #8
 8004d82:	af00      	add	r7, sp, #0
 8004d84:	6078      	str	r0, [r7, #4]
  /* Check if the component is already enabled */
  if (pObj->gyro_is_enabled == 1U)
 8004d86:	687b      	ldr	r3, [r7, #4]
 8004d88:	f893 3032 	ldrb.w	r3, [r3, #50]	; 0x32
 8004d8c:	2b01      	cmp	r3, #1
 8004d8e:	d101      	bne.n	8004d94 <LSM6DSO_GYRO_Enable+0x16>
  {
    return LSM6DSO_OK;
 8004d90:	2300      	movs	r3, #0
 8004d92:	e014      	b.n	8004dbe <LSM6DSO_GYRO_Enable+0x40>
  }

  /* Output data rate selection. */
  if (lsm6dso_gy_data_rate_set(&(pObj->Ctx), pObj->gyro_odr) != LSM6DSO_OK)
 8004d94:	687b      	ldr	r3, [r7, #4]
 8004d96:	f103 0220 	add.w	r2, r3, #32
 8004d9a:	687b      	ldr	r3, [r7, #4]
 8004d9c:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8004da0:	4619      	mov	r1, r3
 8004da2:	4610      	mov	r0, r2
 8004da4:	f000 ff84 	bl	8005cb0 <lsm6dso_gy_data_rate_set>
 8004da8:	4603      	mov	r3, r0
 8004daa:	2b00      	cmp	r3, #0
 8004dac:	d002      	beq.n	8004db4 <LSM6DSO_GYRO_Enable+0x36>
  {
    return LSM6DSO_ERROR;
 8004dae:	f04f 33ff 	mov.w	r3, #4294967295
 8004db2:	e004      	b.n	8004dbe <LSM6DSO_GYRO_Enable+0x40>
  }

  pObj->gyro_is_enabled = 1;
 8004db4:	687b      	ldr	r3, [r7, #4]
 8004db6:	2201      	movs	r2, #1
 8004db8:	f883 2032 	strb.w	r2, [r3, #50]	; 0x32

  return LSM6DSO_OK;
 8004dbc:	2300      	movs	r3, #0
}
 8004dbe:	4618      	mov	r0, r3
 8004dc0:	3708      	adds	r7, #8
 8004dc2:	46bd      	mov	sp, r7
 8004dc4:	bd80      	pop	{r7, pc}

08004dc6 <LSM6DSO_GYRO_Disable>:
  * @brief  Disable the LSM6DSO gyroscope sensor
  * @param  pObj the device pObj
  * @retval 0 in case of success, an error code otherwise
  */
int32_t LSM6DSO_GYRO_Disable(LSM6DSO_Object_t *pObj)
{
 8004dc6:	b580      	push	{r7, lr}
 8004dc8:	b082      	sub	sp, #8
 8004dca:	af00      	add	r7, sp, #0
 8004dcc:	6078      	str	r0, [r7, #4]
  /* Check if the component is already disabled */
  if (pObj->gyro_is_enabled == 0U)
 8004dce:	687b      	ldr	r3, [r7, #4]
 8004dd0:	f893 3032 	ldrb.w	r3, [r3, #50]	; 0x32
 8004dd4:	2b00      	cmp	r3, #0
 8004dd6:	d101      	bne.n	8004ddc <LSM6DSO_GYRO_Disable+0x16>
  {
    return LSM6DSO_OK;
 8004dd8:	2300      	movs	r3, #0
 8004dda:	e01f      	b.n	8004e1c <LSM6DSO_GYRO_Disable+0x56>
  }

  /* Get current output data rate. */
  if (lsm6dso_gy_data_rate_get(&(pObj->Ctx), &pObj->gyro_odr) != LSM6DSO_OK)
 8004ddc:	687b      	ldr	r3, [r7, #4]
 8004dde:	f103 0220 	add.w	r2, r3, #32
 8004de2:	687b      	ldr	r3, [r7, #4]
 8004de4:	3334      	adds	r3, #52	; 0x34
 8004de6:	4619      	mov	r1, r3
 8004de8:	4610      	mov	r0, r2
 8004dea:	f001 f85b 	bl	8005ea4 <lsm6dso_gy_data_rate_get>
 8004dee:	4603      	mov	r3, r0
 8004df0:	2b00      	cmp	r3, #0
 8004df2:	d002      	beq.n	8004dfa <LSM6DSO_GYRO_Disable+0x34>
  {
    return LSM6DSO_ERROR;
 8004df4:	f04f 33ff 	mov.w	r3, #4294967295
 8004df8:	e010      	b.n	8004e1c <LSM6DSO_GYRO_Disable+0x56>
  }

  /* Output data rate selection - power down. */
  if (lsm6dso_gy_data_rate_set(&(pObj->Ctx), LSM6DSO_GY_ODR_OFF) != LSM6DSO_OK)
 8004dfa:	687b      	ldr	r3, [r7, #4]
 8004dfc:	3320      	adds	r3, #32
 8004dfe:	2100      	movs	r1, #0
 8004e00:	4618      	mov	r0, r3
 8004e02:	f000 ff55 	bl	8005cb0 <lsm6dso_gy_data_rate_set>
 8004e06:	4603      	mov	r3, r0
 8004e08:	2b00      	cmp	r3, #0
 8004e0a:	d002      	beq.n	8004e12 <LSM6DSO_GYRO_Disable+0x4c>
  {
    return LSM6DSO_ERROR;
 8004e0c:	f04f 33ff 	mov.w	r3, #4294967295
 8004e10:	e004      	b.n	8004e1c <LSM6DSO_GYRO_Disable+0x56>
  }

  pObj->gyro_is_enabled = 0;
 8004e12:	687b      	ldr	r3, [r7, #4]
 8004e14:	2200      	movs	r2, #0
 8004e16:	f883 2032 	strb.w	r2, [r3, #50]	; 0x32

  return LSM6DSO_OK;
 8004e1a:	2300      	movs	r3, #0
}
 8004e1c:	4618      	mov	r0, r3
 8004e1e:	3708      	adds	r7, #8
 8004e20:	46bd      	mov	sp, r7
 8004e22:	bd80      	pop	{r7, pc}

08004e24 <LSM6DSO_GYRO_GetSensitivity>:
  * @param  pObj the device pObj
  * @param  Sensitivity pointer
  * @retval 0 in case of success, an error code otherwise
  */
int32_t LSM6DSO_GYRO_GetSensitivity(LSM6DSO_Object_t *pObj, float_t *Sensitivity)
{
 8004e24:	b580      	push	{r7, lr}
 8004e26:	b084      	sub	sp, #16
 8004e28:	af00      	add	r7, sp, #0
 8004e2a:	6078      	str	r0, [r7, #4]
 8004e2c:	6039      	str	r1, [r7, #0]
  int32_t ret = LSM6DSO_OK;
 8004e2e:	2300      	movs	r3, #0
 8004e30:	60fb      	str	r3, [r7, #12]
  lsm6dso_fs_g_t full_scale;

  /* Read actual full scale selection from sensor. */
  if (lsm6dso_gy_full_scale_get(&(pObj->Ctx), &full_scale) != LSM6DSO_OK)
 8004e32:	687b      	ldr	r3, [r7, #4]
 8004e34:	3320      	adds	r3, #32
 8004e36:	f107 020b 	add.w	r2, r7, #11
 8004e3a:	4611      	mov	r1, r2
 8004e3c:	4618      	mov	r0, r3
 8004e3e:	f000 fef5 	bl	8005c2c <lsm6dso_gy_full_scale_get>
 8004e42:	4603      	mov	r3, r0
 8004e44:	2b00      	cmp	r3, #0
 8004e46:	d002      	beq.n	8004e4e <LSM6DSO_GYRO_GetSensitivity+0x2a>
  {
    return LSM6DSO_ERROR;
 8004e48:	f04f 33ff 	mov.w	r3, #4294967295
 8004e4c:	e02d      	b.n	8004eaa <LSM6DSO_GYRO_GetSensitivity+0x86>
  }

  /* Store the sensitivity based on actual full scale. */
  switch (full_scale)
 8004e4e:	7afb      	ldrb	r3, [r7, #11]
 8004e50:	2b06      	cmp	r3, #6
 8004e52:	d825      	bhi.n	8004ea0 <LSM6DSO_GYRO_GetSensitivity+0x7c>
 8004e54:	a201      	add	r2, pc, #4	; (adr r2, 8004e5c <LSM6DSO_GYRO_GetSensitivity+0x38>)
 8004e56:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004e5a:	bf00      	nop
 8004e5c:	08004e81 	.word	0x08004e81
 8004e60:	08004e79 	.word	0x08004e79
 8004e64:	08004e89 	.word	0x08004e89
 8004e68:	08004ea1 	.word	0x08004ea1
 8004e6c:	08004e91 	.word	0x08004e91
 8004e70:	08004ea1 	.word	0x08004ea1
 8004e74:	08004e99 	.word	0x08004e99
  {
    case LSM6DSO_125dps:
      *Sensitivity = LSM6DSO_GYRO_SENSITIVITY_FS_125DPS;
 8004e78:	683b      	ldr	r3, [r7, #0]
 8004e7a:	4a0e      	ldr	r2, [pc, #56]	; (8004eb4 <LSM6DSO_GYRO_GetSensitivity+0x90>)
 8004e7c:	601a      	str	r2, [r3, #0]
      break;
 8004e7e:	e013      	b.n	8004ea8 <LSM6DSO_GYRO_GetSensitivity+0x84>

    case LSM6DSO_250dps:
      *Sensitivity = LSM6DSO_GYRO_SENSITIVITY_FS_250DPS;
 8004e80:	683b      	ldr	r3, [r7, #0]
 8004e82:	4a0d      	ldr	r2, [pc, #52]	; (8004eb8 <LSM6DSO_GYRO_GetSensitivity+0x94>)
 8004e84:	601a      	str	r2, [r3, #0]
      break;
 8004e86:	e00f      	b.n	8004ea8 <LSM6DSO_GYRO_GetSensitivity+0x84>

    case LSM6DSO_500dps:
      *Sensitivity = LSM6DSO_GYRO_SENSITIVITY_FS_500DPS;
 8004e88:	683b      	ldr	r3, [r7, #0]
 8004e8a:	4a0c      	ldr	r2, [pc, #48]	; (8004ebc <LSM6DSO_GYRO_GetSensitivity+0x98>)
 8004e8c:	601a      	str	r2, [r3, #0]
      break;
 8004e8e:	e00b      	b.n	8004ea8 <LSM6DSO_GYRO_GetSensitivity+0x84>

    case LSM6DSO_1000dps:
      *Sensitivity = LSM6DSO_GYRO_SENSITIVITY_FS_1000DPS;
 8004e90:	683b      	ldr	r3, [r7, #0]
 8004e92:	4a0b      	ldr	r2, [pc, #44]	; (8004ec0 <LSM6DSO_GYRO_GetSensitivity+0x9c>)
 8004e94:	601a      	str	r2, [r3, #0]
      break;
 8004e96:	e007      	b.n	8004ea8 <LSM6DSO_GYRO_GetSensitivity+0x84>

    case LSM6DSO_2000dps:
      *Sensitivity = LSM6DSO_GYRO_SENSITIVITY_FS_2000DPS;
 8004e98:	683b      	ldr	r3, [r7, #0]
 8004e9a:	4a0a      	ldr	r2, [pc, #40]	; (8004ec4 <LSM6DSO_GYRO_GetSensitivity+0xa0>)
 8004e9c:	601a      	str	r2, [r3, #0]
      break;
 8004e9e:	e003      	b.n	8004ea8 <LSM6DSO_GYRO_GetSensitivity+0x84>

    default:
      ret = LSM6DSO_ERROR;
 8004ea0:	f04f 33ff 	mov.w	r3, #4294967295
 8004ea4:	60fb      	str	r3, [r7, #12]
      break;
 8004ea6:	bf00      	nop
  }

  return ret;
 8004ea8:	68fb      	ldr	r3, [r7, #12]
}
 8004eaa:	4618      	mov	r0, r3
 8004eac:	3710      	adds	r7, #16
 8004eae:	46bd      	mov	sp, r7
 8004eb0:	bd80      	pop	{r7, pc}
 8004eb2:	bf00      	nop
 8004eb4:	408c0000 	.word	0x408c0000
 8004eb8:	410c0000 	.word	0x410c0000
 8004ebc:	418c0000 	.word	0x418c0000
 8004ec0:	420c0000 	.word	0x420c0000
 8004ec4:	428c0000 	.word	0x428c0000

08004ec8 <LSM6DSO_GYRO_GetOutputDataRate>:
  * @param  pObj the device pObj
  * @param  Odr pointer where the output data rate is written
  * @retval 0 in case of success, an error code otherwise
  */
int32_t LSM6DSO_GYRO_GetOutputDataRate(LSM6DSO_Object_t *pObj, float_t *Odr)
{
 8004ec8:	b580      	push	{r7, lr}
 8004eca:	b084      	sub	sp, #16
 8004ecc:	af00      	add	r7, sp, #0
 8004ece:	6078      	str	r0, [r7, #4]
 8004ed0:	6039      	str	r1, [r7, #0]
  int32_t ret = LSM6DSO_OK;
 8004ed2:	2300      	movs	r3, #0
 8004ed4:	60fb      	str	r3, [r7, #12]
  lsm6dso_odr_g_t odr_low_level;

  /* Get current output data rate. */
  if (lsm6dso_gy_data_rate_get(&(pObj->Ctx), &odr_low_level) != LSM6DSO_OK)
 8004ed6:	687b      	ldr	r3, [r7, #4]
 8004ed8:	3320      	adds	r3, #32
 8004eda:	f107 020b 	add.w	r2, r7, #11
 8004ede:	4611      	mov	r1, r2
 8004ee0:	4618      	mov	r0, r3
 8004ee2:	f000 ffdf 	bl	8005ea4 <lsm6dso_gy_data_rate_get>
 8004ee6:	4603      	mov	r3, r0
 8004ee8:	2b00      	cmp	r3, #0
 8004eea:	d002      	beq.n	8004ef2 <LSM6DSO_GYRO_GetOutputDataRate+0x2a>
  {
    return LSM6DSO_ERROR;
 8004eec:	f04f 33ff 	mov.w	r3, #4294967295
 8004ef0:	e04e      	b.n	8004f90 <LSM6DSO_GYRO_GetOutputDataRate+0xc8>
  }

  switch (odr_low_level)
 8004ef2:	7afb      	ldrb	r3, [r7, #11]
 8004ef4:	2b0a      	cmp	r3, #10
 8004ef6:	d846      	bhi.n	8004f86 <LSM6DSO_GYRO_GetOutputDataRate+0xbe>
 8004ef8:	a201      	add	r2, pc, #4	; (adr r2, 8004f00 <LSM6DSO_GYRO_GetOutputDataRate+0x38>)
 8004efa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004efe:	bf00      	nop
 8004f00:	08004f2d 	.word	0x08004f2d
 8004f04:	08004f37 	.word	0x08004f37
 8004f08:	08004f3f 	.word	0x08004f3f
 8004f0c:	08004f47 	.word	0x08004f47
 8004f10:	08004f4f 	.word	0x08004f4f
 8004f14:	08004f57 	.word	0x08004f57
 8004f18:	08004f5f 	.word	0x08004f5f
 8004f1c:	08004f67 	.word	0x08004f67
 8004f20:	08004f6f 	.word	0x08004f6f
 8004f24:	08004f77 	.word	0x08004f77
 8004f28:	08004f7f 	.word	0x08004f7f
  {
    case LSM6DSO_GY_ODR_OFF:
      *Odr = 0.0f;
 8004f2c:	683b      	ldr	r3, [r7, #0]
 8004f2e:	f04f 0200 	mov.w	r2, #0
 8004f32:	601a      	str	r2, [r3, #0]
      break;
 8004f34:	e02b      	b.n	8004f8e <LSM6DSO_GYRO_GetOutputDataRate+0xc6>

    case LSM6DSO_GY_ODR_12Hz5:
      *Odr = 12.5f;
 8004f36:	683b      	ldr	r3, [r7, #0]
 8004f38:	4a17      	ldr	r2, [pc, #92]	; (8004f98 <LSM6DSO_GYRO_GetOutputDataRate+0xd0>)
 8004f3a:	601a      	str	r2, [r3, #0]
      break;
 8004f3c:	e027      	b.n	8004f8e <LSM6DSO_GYRO_GetOutputDataRate+0xc6>

    case LSM6DSO_GY_ODR_26Hz:
      *Odr = 26.0f;
 8004f3e:	683b      	ldr	r3, [r7, #0]
 8004f40:	4a16      	ldr	r2, [pc, #88]	; (8004f9c <LSM6DSO_GYRO_GetOutputDataRate+0xd4>)
 8004f42:	601a      	str	r2, [r3, #0]
      break;
 8004f44:	e023      	b.n	8004f8e <LSM6DSO_GYRO_GetOutputDataRate+0xc6>

    case LSM6DSO_GY_ODR_52Hz:
      *Odr = 52.0f;
 8004f46:	683b      	ldr	r3, [r7, #0]
 8004f48:	4a15      	ldr	r2, [pc, #84]	; (8004fa0 <LSM6DSO_GYRO_GetOutputDataRate+0xd8>)
 8004f4a:	601a      	str	r2, [r3, #0]
      break;
 8004f4c:	e01f      	b.n	8004f8e <LSM6DSO_GYRO_GetOutputDataRate+0xc6>

    case LSM6DSO_GY_ODR_104Hz:
      *Odr = 104.0f;
 8004f4e:	683b      	ldr	r3, [r7, #0]
 8004f50:	4a14      	ldr	r2, [pc, #80]	; (8004fa4 <LSM6DSO_GYRO_GetOutputDataRate+0xdc>)
 8004f52:	601a      	str	r2, [r3, #0]
      break;
 8004f54:	e01b      	b.n	8004f8e <LSM6DSO_GYRO_GetOutputDataRate+0xc6>

    case LSM6DSO_GY_ODR_208Hz:
      *Odr = 208.0f;
 8004f56:	683b      	ldr	r3, [r7, #0]
 8004f58:	4a13      	ldr	r2, [pc, #76]	; (8004fa8 <LSM6DSO_GYRO_GetOutputDataRate+0xe0>)
 8004f5a:	601a      	str	r2, [r3, #0]
      break;
 8004f5c:	e017      	b.n	8004f8e <LSM6DSO_GYRO_GetOutputDataRate+0xc6>

    case LSM6DSO_GY_ODR_417Hz:
      *Odr = 417.0f;
 8004f5e:	683b      	ldr	r3, [r7, #0]
 8004f60:	4a12      	ldr	r2, [pc, #72]	; (8004fac <LSM6DSO_GYRO_GetOutputDataRate+0xe4>)
 8004f62:	601a      	str	r2, [r3, #0]
      break;
 8004f64:	e013      	b.n	8004f8e <LSM6DSO_GYRO_GetOutputDataRate+0xc6>

    case LSM6DSO_GY_ODR_833Hz:
      *Odr = 833.0f;
 8004f66:	683b      	ldr	r3, [r7, #0]
 8004f68:	4a11      	ldr	r2, [pc, #68]	; (8004fb0 <LSM6DSO_GYRO_GetOutputDataRate+0xe8>)
 8004f6a:	601a      	str	r2, [r3, #0]
      break;
 8004f6c:	e00f      	b.n	8004f8e <LSM6DSO_GYRO_GetOutputDataRate+0xc6>

    case LSM6DSO_GY_ODR_1667Hz:
      *Odr = 1667.0f;
 8004f6e:	683b      	ldr	r3, [r7, #0]
 8004f70:	4a10      	ldr	r2, [pc, #64]	; (8004fb4 <LSM6DSO_GYRO_GetOutputDataRate+0xec>)
 8004f72:	601a      	str	r2, [r3, #0]
      break;
 8004f74:	e00b      	b.n	8004f8e <LSM6DSO_GYRO_GetOutputDataRate+0xc6>

    case LSM6DSO_GY_ODR_3333Hz:
      *Odr = 3333.0f;
 8004f76:	683b      	ldr	r3, [r7, #0]
 8004f78:	4a0f      	ldr	r2, [pc, #60]	; (8004fb8 <LSM6DSO_GYRO_GetOutputDataRate+0xf0>)
 8004f7a:	601a      	str	r2, [r3, #0]
      break;
 8004f7c:	e007      	b.n	8004f8e <LSM6DSO_GYRO_GetOutputDataRate+0xc6>

    case LSM6DSO_GY_ODR_6667Hz:
      *Odr = 6667.0f;
 8004f7e:	683b      	ldr	r3, [r7, #0]
 8004f80:	4a0e      	ldr	r2, [pc, #56]	; (8004fbc <LSM6DSO_GYRO_GetOutputDataRate+0xf4>)
 8004f82:	601a      	str	r2, [r3, #0]
      break;
 8004f84:	e003      	b.n	8004f8e <LSM6DSO_GYRO_GetOutputDataRate+0xc6>

    default:
      ret = LSM6DSO_ERROR;
 8004f86:	f04f 33ff 	mov.w	r3, #4294967295
 8004f8a:	60fb      	str	r3, [r7, #12]
      break;
 8004f8c:	bf00      	nop
  }

  return ret;
 8004f8e:	68fb      	ldr	r3, [r7, #12]
}
 8004f90:	4618      	mov	r0, r3
 8004f92:	3710      	adds	r7, #16
 8004f94:	46bd      	mov	sp, r7
 8004f96:	bd80      	pop	{r7, pc}
 8004f98:	41480000 	.word	0x41480000
 8004f9c:	41d00000 	.word	0x41d00000
 8004fa0:	42500000 	.word	0x42500000
 8004fa4:	42d00000 	.word	0x42d00000
 8004fa8:	43500000 	.word	0x43500000
 8004fac:	43d08000 	.word	0x43d08000
 8004fb0:	44504000 	.word	0x44504000
 8004fb4:	44d06000 	.word	0x44d06000
 8004fb8:	45505000 	.word	0x45505000
 8004fbc:	45d05800 	.word	0x45d05800

08004fc0 <LSM6DSO_GYRO_SetOutputDataRate>:
  * @param  pObj the device pObj
  * @param  Odr the output data rate value to be set
  * @retval 0 in case of success, an error code otherwise
  */
int32_t LSM6DSO_GYRO_SetOutputDataRate(LSM6DSO_Object_t *pObj, float_t Odr)
{
 8004fc0:	b580      	push	{r7, lr}
 8004fc2:	b082      	sub	sp, #8
 8004fc4:	af00      	add	r7, sp, #0
 8004fc6:	6078      	str	r0, [r7, #4]
 8004fc8:	ed87 0a00 	vstr	s0, [r7]
  return LSM6DSO_GYRO_SetOutputDataRate_With_Mode(pObj, Odr, LSM6DSO_GYRO_HIGH_PERFORMANCE_MODE);
 8004fcc:	2100      	movs	r1, #0
 8004fce:	ed97 0a00 	vldr	s0, [r7]
 8004fd2:	6878      	ldr	r0, [r7, #4]
 8004fd4:	f000 f806 	bl	8004fe4 <LSM6DSO_GYRO_SetOutputDataRate_With_Mode>
 8004fd8:	4603      	mov	r3, r0
}
 8004fda:	4618      	mov	r0, r3
 8004fdc:	3708      	adds	r7, #8
 8004fde:	46bd      	mov	sp, r7
 8004fe0:	bd80      	pop	{r7, pc}
	...

08004fe4 <LSM6DSO_GYRO_SetOutputDataRate_With_Mode>:
  * @param  Mode the gyroscope operating mode
  * @retval 0 in case of success, an error code otherwise
  */
int32_t LSM6DSO_GYRO_SetOutputDataRate_With_Mode(LSM6DSO_Object_t *pObj, float_t Odr,
                                                 LSM6DSO_GYRO_Operating_Mode_t Mode)
{
 8004fe4:	b580      	push	{r7, lr}
 8004fe6:	b088      	sub	sp, #32
 8004fe8:	af00      	add	r7, sp, #0
 8004fea:	60f8      	str	r0, [r7, #12]
 8004fec:	ed87 0a02 	vstr	s0, [r7, #8]
 8004ff0:	460b      	mov	r3, r1
 8004ff2:	71fb      	strb	r3, [r7, #7]
  int32_t ret = LSM6DSO_OK;
 8004ff4:	2300      	movs	r3, #0
 8004ff6:	61fb      	str	r3, [r7, #28]
  float_t newOdr = Odr;
 8004ff8:	68bb      	ldr	r3, [r7, #8]
 8004ffa:	61bb      	str	r3, [r7, #24]

  switch (Mode)
 8004ffc:	79fb      	ldrb	r3, [r7, #7]
 8004ffe:	2b00      	cmp	r3, #0
 8005000:	d002      	beq.n	8005008 <LSM6DSO_GYRO_SetOutputDataRate_With_Mode+0x24>
 8005002:	2b01      	cmp	r3, #1
 8005004:	d028      	beq.n	8005058 <LSM6DSO_GYRO_SetOutputDataRate_With_Mode+0x74>
 8005006:	e05c      	b.n	80050c2 <LSM6DSO_GYRO_SetOutputDataRate_With_Mode+0xde>
    case LSM6DSO_GYRO_HIGH_PERFORMANCE_MODE:
    {
      /* We must uncheck Low Power bit if it is enabled */
      lsm6dso_ctrl7_g_t val1;

      if (lsm6dso_read_reg(&(pObj->Ctx), LSM6DSO_CTRL7_G, (uint8_t *)&val1, 1) != LSM6DSO_OK)
 8005008:	68fb      	ldr	r3, [r7, #12]
 800500a:	f103 0020 	add.w	r0, r3, #32
 800500e:	f107 0214 	add.w	r2, r7, #20
 8005012:	2301      	movs	r3, #1
 8005014:	2116      	movs	r1, #22
 8005016:	f000 fbf3 	bl	8005800 <lsm6dso_read_reg>
 800501a:	4603      	mov	r3, r0
 800501c:	2b00      	cmp	r3, #0
 800501e:	d002      	beq.n	8005026 <LSM6DSO_GYRO_SetOutputDataRate_With_Mode+0x42>
      {
        return LSM6DSO_ERROR;
 8005020:	f04f 33ff 	mov.w	r3, #4294967295
 8005024:	e06c      	b.n	8005100 <LSM6DSO_GYRO_SetOutputDataRate_With_Mode+0x11c>
      }

      if (val1.g_hm_mode != 0U)
 8005026:	7d3b      	ldrb	r3, [r7, #20]
 8005028:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 800502c:	b2db      	uxtb	r3, r3
 800502e:	2b00      	cmp	r3, #0
 8005030:	d04b      	beq.n	80050ca <LSM6DSO_GYRO_SetOutputDataRate_With_Mode+0xe6>
      {
        val1.g_hm_mode = 0U;
 8005032:	7d3b      	ldrb	r3, [r7, #20]
 8005034:	f36f 13c7 	bfc	r3, #7, #1
 8005038:	753b      	strb	r3, [r7, #20]
        if (lsm6dso_write_reg(&(pObj->Ctx), LSM6DSO_CTRL7_G, (uint8_t *)&val1, 1) != LSM6DSO_OK)
 800503a:	68fb      	ldr	r3, [r7, #12]
 800503c:	f103 0020 	add.w	r0, r3, #32
 8005040:	f107 0214 	add.w	r2, r7, #20
 8005044:	2301      	movs	r3, #1
 8005046:	2116      	movs	r1, #22
 8005048:	f000 fbf2 	bl	8005830 <lsm6dso_write_reg>
 800504c:	4603      	mov	r3, r0
 800504e:	2b00      	cmp	r3, #0
 8005050:	d03b      	beq.n	80050ca <LSM6DSO_GYRO_SetOutputDataRate_With_Mode+0xe6>
        {
          return LSM6DSO_ERROR;
 8005052:	f04f 33ff 	mov.w	r3, #4294967295
 8005056:	e053      	b.n	8005100 <LSM6DSO_GYRO_SetOutputDataRate_With_Mode+0x11c>
    case LSM6DSO_GYRO_LOW_POWER_NORMAL_MODE:
    {
      /* We must check the Low Power bit if it is unchecked */
      lsm6dso_ctrl7_g_t val1;

      if (lsm6dso_read_reg(&(pObj->Ctx), LSM6DSO_CTRL7_G, (uint8_t *)&val1, 1) != LSM6DSO_OK)
 8005058:	68fb      	ldr	r3, [r7, #12]
 800505a:	f103 0020 	add.w	r0, r3, #32
 800505e:	f107 0210 	add.w	r2, r7, #16
 8005062:	2301      	movs	r3, #1
 8005064:	2116      	movs	r1, #22
 8005066:	f000 fbcb 	bl	8005800 <lsm6dso_read_reg>
 800506a:	4603      	mov	r3, r0
 800506c:	2b00      	cmp	r3, #0
 800506e:	d002      	beq.n	8005076 <LSM6DSO_GYRO_SetOutputDataRate_With_Mode+0x92>
      {
        return LSM6DSO_ERROR;
 8005070:	f04f 33ff 	mov.w	r3, #4294967295
 8005074:	e044      	b.n	8005100 <LSM6DSO_GYRO_SetOutputDataRate_With_Mode+0x11c>
      }

      if (val1.g_hm_mode == 0U)
 8005076:	7c3b      	ldrb	r3, [r7, #16]
 8005078:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 800507c:	b2db      	uxtb	r3, r3
 800507e:	2b00      	cmp	r3, #0
 8005080:	d112      	bne.n	80050a8 <LSM6DSO_GYRO_SetOutputDataRate_With_Mode+0xc4>
      {
        val1.g_hm_mode = 1U;
 8005082:	7c3b      	ldrb	r3, [r7, #16]
 8005084:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8005088:	743b      	strb	r3, [r7, #16]
        if (lsm6dso_write_reg(&(pObj->Ctx), LSM6DSO_CTRL7_G, (uint8_t *)&val1, 1) != LSM6DSO_OK)
 800508a:	68fb      	ldr	r3, [r7, #12]
 800508c:	f103 0020 	add.w	r0, r3, #32
 8005090:	f107 0210 	add.w	r2, r7, #16
 8005094:	2301      	movs	r3, #1
 8005096:	2116      	movs	r1, #22
 8005098:	f000 fbca 	bl	8005830 <lsm6dso_write_reg>
 800509c:	4603      	mov	r3, r0
 800509e:	2b00      	cmp	r3, #0
 80050a0:	d002      	beq.n	80050a8 <LSM6DSO_GYRO_SetOutputDataRate_With_Mode+0xc4>
        {
          return LSM6DSO_ERROR;
 80050a2:	f04f 33ff 	mov.w	r3, #4294967295
 80050a6:	e02b      	b.n	8005100 <LSM6DSO_GYRO_SetOutputDataRate_With_Mode+0x11c>
        }
      }

      /* Now we need to limit the ODR to 208 Hz if it is higher */
      if (newOdr > 208.0f)
 80050a8:	edd7 7a06 	vldr	s15, [r7, #24]
 80050ac:	ed9f 7a16 	vldr	s14, [pc, #88]	; 8005108 <LSM6DSO_GYRO_SetOutputDataRate_With_Mode+0x124>
 80050b0:	eef4 7ac7 	vcmpe.f32	s15, s14
 80050b4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80050b8:	dc00      	bgt.n	80050bc <LSM6DSO_GYRO_SetOutputDataRate_With_Mode+0xd8>
      {
        newOdr = 208.0f;
      }
      break;
 80050ba:	e007      	b.n	80050cc <LSM6DSO_GYRO_SetOutputDataRate_With_Mode+0xe8>
        newOdr = 208.0f;
 80050bc:	4b13      	ldr	r3, [pc, #76]	; (800510c <LSM6DSO_GYRO_SetOutputDataRate_With_Mode+0x128>)
 80050be:	61bb      	str	r3, [r7, #24]
 80050c0:	e004      	b.n	80050cc <LSM6DSO_GYRO_SetOutputDataRate_With_Mode+0xe8>
    }
    default:
      ret = LSM6DSO_ERROR;
 80050c2:	f04f 33ff 	mov.w	r3, #4294967295
 80050c6:	61fb      	str	r3, [r7, #28]
      break;
 80050c8:	e000      	b.n	80050cc <LSM6DSO_GYRO_SetOutputDataRate_With_Mode+0xe8>
      break;
 80050ca:	bf00      	nop
  }

  if (ret == LSM6DSO_ERROR)
 80050cc:	69fb      	ldr	r3, [r7, #28]
 80050ce:	f1b3 3fff 	cmp.w	r3, #4294967295
 80050d2:	d102      	bne.n	80050da <LSM6DSO_GYRO_SetOutputDataRate_With_Mode+0xf6>
  {
    return LSM6DSO_ERROR;
 80050d4:	f04f 33ff 	mov.w	r3, #4294967295
 80050d8:	e012      	b.n	8005100 <LSM6DSO_GYRO_SetOutputDataRate_With_Mode+0x11c>
  }

  if (pObj->gyro_is_enabled == 1U)
 80050da:	68fb      	ldr	r3, [r7, #12]
 80050dc:	f893 3032 	ldrb.w	r3, [r3, #50]	; 0x32
 80050e0:	2b01      	cmp	r3, #1
 80050e2:	d106      	bne.n	80050f2 <LSM6DSO_GYRO_SetOutputDataRate_With_Mode+0x10e>
  {
    ret = LSM6DSO_GYRO_SetOutputDataRate_When_Enabled(pObj, newOdr);
 80050e4:	ed97 0a06 	vldr	s0, [r7, #24]
 80050e8:	68f8      	ldr	r0, [r7, #12]
 80050ea:	f000 fa45 	bl	8005578 <LSM6DSO_GYRO_SetOutputDataRate_When_Enabled>
 80050ee:	61f8      	str	r0, [r7, #28]
 80050f0:	e005      	b.n	80050fe <LSM6DSO_GYRO_SetOutputDataRate_With_Mode+0x11a>
  }
  else
  {
    ret = LSM6DSO_GYRO_SetOutputDataRate_When_Disabled(pObj, newOdr);
 80050f2:	ed97 0a06 	vldr	s0, [r7, #24]
 80050f6:	68f8      	ldr	r0, [r7, #12]
 80050f8:	f000 faca 	bl	8005690 <LSM6DSO_GYRO_SetOutputDataRate_When_Disabled>
 80050fc:	61f8      	str	r0, [r7, #28]
  }

  return ret;
 80050fe:	69fb      	ldr	r3, [r7, #28]
}
 8005100:	4618      	mov	r0, r3
 8005102:	3720      	adds	r7, #32
 8005104:	46bd      	mov	sp, r7
 8005106:	bd80      	pop	{r7, pc}
 8005108:	43500000 	.word	0x43500000
 800510c:	43500000 	.word	0x43500000

08005110 <LSM6DSO_GYRO_GetFullScale>:
  * @param  pObj the device pObj
  * @param  FullScale pointer where the full scale is written
  * @retval 0 in case of success, an error code otherwise
  */
int32_t LSM6DSO_GYRO_GetFullScale(LSM6DSO_Object_t *pObj, int32_t  *FullScale)
{
 8005110:	b580      	push	{r7, lr}
 8005112:	b084      	sub	sp, #16
 8005114:	af00      	add	r7, sp, #0
 8005116:	6078      	str	r0, [r7, #4]
 8005118:	6039      	str	r1, [r7, #0]
  int32_t ret = LSM6DSO_OK;
 800511a:	2300      	movs	r3, #0
 800511c:	60fb      	str	r3, [r7, #12]
  lsm6dso_fs_g_t fs_low_level;

  /* Read actual full scale selection from sensor. */
  if (lsm6dso_gy_full_scale_get(&(pObj->Ctx), &fs_low_level) != LSM6DSO_OK)
 800511e:	687b      	ldr	r3, [r7, #4]
 8005120:	3320      	adds	r3, #32
 8005122:	f107 020b 	add.w	r2, r7, #11
 8005126:	4611      	mov	r1, r2
 8005128:	4618      	mov	r0, r3
 800512a:	f000 fd7f 	bl	8005c2c <lsm6dso_gy_full_scale_get>
 800512e:	4603      	mov	r3, r0
 8005130:	2b00      	cmp	r3, #0
 8005132:	d002      	beq.n	800513a <LSM6DSO_GYRO_GetFullScale+0x2a>
  {
    return LSM6DSO_ERROR;
 8005134:	f04f 33ff 	mov.w	r3, #4294967295
 8005138:	e030      	b.n	800519c <LSM6DSO_GYRO_GetFullScale+0x8c>
  }

  switch (fs_low_level)
 800513a:	7afb      	ldrb	r3, [r7, #11]
 800513c:	2b06      	cmp	r3, #6
 800513e:	d828      	bhi.n	8005192 <LSM6DSO_GYRO_GetFullScale+0x82>
 8005140:	a201      	add	r2, pc, #4	; (adr r2, 8005148 <LSM6DSO_GYRO_GetFullScale+0x38>)
 8005142:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005146:	bf00      	nop
 8005148:	0800516d 	.word	0x0800516d
 800514c:	08005165 	.word	0x08005165
 8005150:	08005175 	.word	0x08005175
 8005154:	08005193 	.word	0x08005193
 8005158:	0800517f 	.word	0x0800517f
 800515c:	08005193 	.word	0x08005193
 8005160:	08005189 	.word	0x08005189
  {
    case LSM6DSO_125dps:
      *FullScale =  125;
 8005164:	683b      	ldr	r3, [r7, #0]
 8005166:	227d      	movs	r2, #125	; 0x7d
 8005168:	601a      	str	r2, [r3, #0]
      break;
 800516a:	e016      	b.n	800519a <LSM6DSO_GYRO_GetFullScale+0x8a>

    case LSM6DSO_250dps:
      *FullScale =  250;
 800516c:	683b      	ldr	r3, [r7, #0]
 800516e:	22fa      	movs	r2, #250	; 0xfa
 8005170:	601a      	str	r2, [r3, #0]
      break;
 8005172:	e012      	b.n	800519a <LSM6DSO_GYRO_GetFullScale+0x8a>

    case LSM6DSO_500dps:
      *FullScale =  500;
 8005174:	683b      	ldr	r3, [r7, #0]
 8005176:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
 800517a:	601a      	str	r2, [r3, #0]
      break;
 800517c:	e00d      	b.n	800519a <LSM6DSO_GYRO_GetFullScale+0x8a>

    case LSM6DSO_1000dps:
      *FullScale = 1000;
 800517e:	683b      	ldr	r3, [r7, #0]
 8005180:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8005184:	601a      	str	r2, [r3, #0]
      break;
 8005186:	e008      	b.n	800519a <LSM6DSO_GYRO_GetFullScale+0x8a>

    case LSM6DSO_2000dps:
      *FullScale = 2000;
 8005188:	683b      	ldr	r3, [r7, #0]
 800518a:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
 800518e:	601a      	str	r2, [r3, #0]
      break;
 8005190:	e003      	b.n	800519a <LSM6DSO_GYRO_GetFullScale+0x8a>

    default:
      ret = LSM6DSO_ERROR;
 8005192:	f04f 33ff 	mov.w	r3, #4294967295
 8005196:	60fb      	str	r3, [r7, #12]
      break;
 8005198:	bf00      	nop
  }

  return ret;
 800519a:	68fb      	ldr	r3, [r7, #12]
}
 800519c:	4618      	mov	r0, r3
 800519e:	3710      	adds	r7, #16
 80051a0:	46bd      	mov	sp, r7
 80051a2:	bd80      	pop	{r7, pc}

080051a4 <LSM6DSO_GYRO_SetFullScale>:
  * @param  pObj the device pObj
  * @param  FullScale the functional full scale to be set
  * @retval 0 in case of success, an error code otherwise
  */
int32_t LSM6DSO_GYRO_SetFullScale(LSM6DSO_Object_t *pObj, int32_t FullScale)
{
 80051a4:	b580      	push	{r7, lr}
 80051a6:	b084      	sub	sp, #16
 80051a8:	af00      	add	r7, sp, #0
 80051aa:	6078      	str	r0, [r7, #4]
 80051ac:	6039      	str	r1, [r7, #0]
  lsm6dso_fs_g_t new_fs;

  new_fs = (FullScale <= 125)  ? LSM6DSO_125dps
           : (FullScale <= 250)  ? LSM6DSO_250dps
 80051ae:	683b      	ldr	r3, [r7, #0]
 80051b0:	2b7d      	cmp	r3, #125	; 0x7d
 80051b2:	dd12      	ble.n	80051da <LSM6DSO_GYRO_SetFullScale+0x36>
 80051b4:	683b      	ldr	r3, [r7, #0]
 80051b6:	2bfa      	cmp	r3, #250	; 0xfa
 80051b8:	dd0d      	ble.n	80051d6 <LSM6DSO_GYRO_SetFullScale+0x32>
 80051ba:	683b      	ldr	r3, [r7, #0]
 80051bc:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 80051c0:	dd07      	ble.n	80051d2 <LSM6DSO_GYRO_SetFullScale+0x2e>
 80051c2:	683b      	ldr	r3, [r7, #0]
 80051c4:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80051c8:	dc01      	bgt.n	80051ce <LSM6DSO_GYRO_SetFullScale+0x2a>
 80051ca:	2304      	movs	r3, #4
 80051cc:	e006      	b.n	80051dc <LSM6DSO_GYRO_SetFullScale+0x38>
 80051ce:	2306      	movs	r3, #6
 80051d0:	e004      	b.n	80051dc <LSM6DSO_GYRO_SetFullScale+0x38>
 80051d2:	2302      	movs	r3, #2
 80051d4:	e002      	b.n	80051dc <LSM6DSO_GYRO_SetFullScale+0x38>
 80051d6:	2300      	movs	r3, #0
 80051d8:	e000      	b.n	80051dc <LSM6DSO_GYRO_SetFullScale+0x38>
 80051da:	2301      	movs	r3, #1
  new_fs = (FullScale <= 125)  ? LSM6DSO_125dps
 80051dc:	73fb      	strb	r3, [r7, #15]
           : (FullScale <= 500)  ? LSM6DSO_500dps
           : (FullScale <= 1000) ? LSM6DSO_1000dps
           :                       LSM6DSO_2000dps;

  if (lsm6dso_gy_full_scale_set(&(pObj->Ctx), new_fs) != LSM6DSO_OK)
 80051de:	687b      	ldr	r3, [r7, #4]
 80051e0:	3320      	adds	r3, #32
 80051e2:	7bfa      	ldrb	r2, [r7, #15]
 80051e4:	4611      	mov	r1, r2
 80051e6:	4618      	mov	r0, r3
 80051e8:	f000 fcfa 	bl	8005be0 <lsm6dso_gy_full_scale_set>
 80051ec:	4603      	mov	r3, r0
 80051ee:	2b00      	cmp	r3, #0
 80051f0:	d002      	beq.n	80051f8 <LSM6DSO_GYRO_SetFullScale+0x54>
  {
    return LSM6DSO_ERROR;
 80051f2:	f04f 33ff 	mov.w	r3, #4294967295
 80051f6:	e000      	b.n	80051fa <LSM6DSO_GYRO_SetFullScale+0x56>
  }

  return LSM6DSO_OK;
 80051f8:	2300      	movs	r3, #0
}
 80051fa:	4618      	mov	r0, r3
 80051fc:	3710      	adds	r7, #16
 80051fe:	46bd      	mov	sp, r7
 8005200:	bd80      	pop	{r7, pc}

08005202 <LSM6DSO_GYRO_GetAxesRaw>:
  * @param  pObj the device pObj
  * @param  Value pointer where the raw values of the axes are written
  * @retval 0 in case of success, an error code otherwise
  */
int32_t LSM6DSO_GYRO_GetAxesRaw(LSM6DSO_Object_t *pObj, LSM6DSO_AxesRaw_t *Value)
{
 8005202:	b580      	push	{r7, lr}
 8005204:	b084      	sub	sp, #16
 8005206:	af00      	add	r7, sp, #0
 8005208:	6078      	str	r0, [r7, #4]
 800520a:	6039      	str	r1, [r7, #0]
  lsm6dso_axis3bit16_t data_raw;

  /* Read raw data values. */
  if (lsm6dso_angular_rate_raw_get(&(pObj->Ctx), data_raw.i16bit) != LSM6DSO_OK)
 800520c:	687b      	ldr	r3, [r7, #4]
 800520e:	3320      	adds	r3, #32
 8005210:	f107 0208 	add.w	r2, r7, #8
 8005214:	4611      	mov	r1, r2
 8005216:	4618      	mov	r0, r3
 8005218:	f000 fecc 	bl	8005fb4 <lsm6dso_angular_rate_raw_get>
 800521c:	4603      	mov	r3, r0
 800521e:	2b00      	cmp	r3, #0
 8005220:	d002      	beq.n	8005228 <LSM6DSO_GYRO_GetAxesRaw+0x26>
  {
    return LSM6DSO_ERROR;
 8005222:	f04f 33ff 	mov.w	r3, #4294967295
 8005226:	e00c      	b.n	8005242 <LSM6DSO_GYRO_GetAxesRaw+0x40>
  }

  /* Format the data. */
  Value->x = data_raw.i16bit[0];
 8005228:	f9b7 2008 	ldrsh.w	r2, [r7, #8]
 800522c:	683b      	ldr	r3, [r7, #0]
 800522e:	801a      	strh	r2, [r3, #0]
  Value->y = data_raw.i16bit[1];
 8005230:	f9b7 200a 	ldrsh.w	r2, [r7, #10]
 8005234:	683b      	ldr	r3, [r7, #0]
 8005236:	805a      	strh	r2, [r3, #2]
  Value->z = data_raw.i16bit[2];
 8005238:	f9b7 200c 	ldrsh.w	r2, [r7, #12]
 800523c:	683b      	ldr	r3, [r7, #0]
 800523e:	809a      	strh	r2, [r3, #4]

  return LSM6DSO_OK;
 8005240:	2300      	movs	r3, #0
}
 8005242:	4618      	mov	r0, r3
 8005244:	3710      	adds	r7, #16
 8005246:	46bd      	mov	sp, r7
 8005248:	bd80      	pop	{r7, pc}

0800524a <LSM6DSO_GYRO_GetAxes>:
  * @param  pObj the device pObj
  * @param  AngularRate pointer where the values of the axes are written
  * @retval 0 in case of success, an error code otherwise
  */
int32_t LSM6DSO_GYRO_GetAxes(LSM6DSO_Object_t *pObj, LSM6DSO_Axes_t *AngularRate)
{
 800524a:	b580      	push	{r7, lr}
 800524c:	b086      	sub	sp, #24
 800524e:	af00      	add	r7, sp, #0
 8005250:	6078      	str	r0, [r7, #4]
 8005252:	6039      	str	r1, [r7, #0]
  lsm6dso_axis3bit16_t data_raw;
  float_t sensitivity;

  /* Read raw data values. */
  if (lsm6dso_angular_rate_raw_get(&(pObj->Ctx), data_raw.i16bit) != LSM6DSO_OK)
 8005254:	687b      	ldr	r3, [r7, #4]
 8005256:	3320      	adds	r3, #32
 8005258:	f107 0210 	add.w	r2, r7, #16
 800525c:	4611      	mov	r1, r2
 800525e:	4618      	mov	r0, r3
 8005260:	f000 fea8 	bl	8005fb4 <lsm6dso_angular_rate_raw_get>
 8005264:	4603      	mov	r3, r0
 8005266:	2b00      	cmp	r3, #0
 8005268:	d002      	beq.n	8005270 <LSM6DSO_GYRO_GetAxes+0x26>
  {
    return LSM6DSO_ERROR;
 800526a:	f04f 33ff 	mov.w	r3, #4294967295
 800526e:	e03c      	b.n	80052ea <LSM6DSO_GYRO_GetAxes+0xa0>
  }

  /* Get LSM6DSO actual sensitivity. */
  if (LSM6DSO_GYRO_GetSensitivity(pObj, &sensitivity) != LSM6DSO_OK)
 8005270:	f107 030c 	add.w	r3, r7, #12
 8005274:	4619      	mov	r1, r3
 8005276:	6878      	ldr	r0, [r7, #4]
 8005278:	f7ff fdd4 	bl	8004e24 <LSM6DSO_GYRO_GetSensitivity>
 800527c:	4603      	mov	r3, r0
 800527e:	2b00      	cmp	r3, #0
 8005280:	d002      	beq.n	8005288 <LSM6DSO_GYRO_GetAxes+0x3e>
  {
    return LSM6DSO_ERROR;
 8005282:	f04f 33ff 	mov.w	r3, #4294967295
 8005286:	e030      	b.n	80052ea <LSM6DSO_GYRO_GetAxes+0xa0>
  }

  /* Calculate the data. */
  AngularRate->x = (int32_t)((float_t)((float_t)data_raw.i16bit[0] * sensitivity));
 8005288:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 800528c:	ee07 3a90 	vmov	s15, r3
 8005290:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8005294:	edd7 7a03 	vldr	s15, [r7, #12]
 8005298:	ee67 7a27 	vmul.f32	s15, s14, s15
 800529c:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80052a0:	ee17 2a90 	vmov	r2, s15
 80052a4:	683b      	ldr	r3, [r7, #0]
 80052a6:	601a      	str	r2, [r3, #0]
  AngularRate->y = (int32_t)((float_t)((float_t)data_raw.i16bit[1] * sensitivity));
 80052a8:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 80052ac:	ee07 3a90 	vmov	s15, r3
 80052b0:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80052b4:	edd7 7a03 	vldr	s15, [r7, #12]
 80052b8:	ee67 7a27 	vmul.f32	s15, s14, s15
 80052bc:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80052c0:	ee17 2a90 	vmov	r2, s15
 80052c4:	683b      	ldr	r3, [r7, #0]
 80052c6:	605a      	str	r2, [r3, #4]
  AngularRate->z = (int32_t)((float_t)((float_t)data_raw.i16bit[2] * sensitivity));
 80052c8:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 80052cc:	ee07 3a90 	vmov	s15, r3
 80052d0:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80052d4:	edd7 7a03 	vldr	s15, [r7, #12]
 80052d8:	ee67 7a27 	vmul.f32	s15, s14, s15
 80052dc:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80052e0:	ee17 2a90 	vmov	r2, s15
 80052e4:	683b      	ldr	r3, [r7, #0]
 80052e6:	609a      	str	r2, [r3, #8]

  return LSM6DSO_OK;
 80052e8:	2300      	movs	r3, #0
}
 80052ea:	4618      	mov	r0, r3
 80052ec:	3718      	adds	r7, #24
 80052ee:	46bd      	mov	sp, r7
 80052f0:	bd80      	pop	{r7, pc}

080052f2 <LSM6DSO_Write_Reg>:
  * @param  Reg address to be written
  * @param  Data value to be written
  * @retval 0 in case of success, an error code otherwise
  */
int32_t LSM6DSO_Write_Reg(LSM6DSO_Object_t *pObj, uint8_t Reg, uint8_t Data)
{
 80052f2:	b580      	push	{r7, lr}
 80052f4:	b082      	sub	sp, #8
 80052f6:	af00      	add	r7, sp, #0
 80052f8:	6078      	str	r0, [r7, #4]
 80052fa:	460b      	mov	r3, r1
 80052fc:	70fb      	strb	r3, [r7, #3]
 80052fe:	4613      	mov	r3, r2
 8005300:	70bb      	strb	r3, [r7, #2]
  if (lsm6dso_write_reg(&(pObj->Ctx), Reg, &Data, 1) != LSM6DSO_OK)
 8005302:	687b      	ldr	r3, [r7, #4]
 8005304:	f103 0020 	add.w	r0, r3, #32
 8005308:	1cba      	adds	r2, r7, #2
 800530a:	78f9      	ldrb	r1, [r7, #3]
 800530c:	2301      	movs	r3, #1
 800530e:	f000 fa8f 	bl	8005830 <lsm6dso_write_reg>
 8005312:	4603      	mov	r3, r0
 8005314:	2b00      	cmp	r3, #0
 8005316:	d002      	beq.n	800531e <LSM6DSO_Write_Reg+0x2c>
  {
    return LSM6DSO_ERROR;
 8005318:	f04f 33ff 	mov.w	r3, #4294967295
 800531c:	e000      	b.n	8005320 <LSM6DSO_Write_Reg+0x2e>
  }

  return LSM6DSO_OK;
 800531e:	2300      	movs	r3, #0
}
 8005320:	4618      	mov	r0, r3
 8005322:	3708      	adds	r7, #8
 8005324:	46bd      	mov	sp, r7
 8005326:	bd80      	pop	{r7, pc}

08005328 <LSM6DSO_ACC_SetOutputDataRate_When_Enabled>:
  * @param  pObj the device pObj
  * @param  Odr the functional output data rate to be set
  * @retval 0 in case of success, an error code otherwise
  */
static int32_t LSM6DSO_ACC_SetOutputDataRate_When_Enabled(LSM6DSO_Object_t *pObj, float_t Odr)
{
 8005328:	b580      	push	{r7, lr}
 800532a:	b084      	sub	sp, #16
 800532c:	af00      	add	r7, sp, #0
 800532e:	6078      	str	r0, [r7, #4]
 8005330:	ed87 0a00 	vstr	s0, [r7]
  lsm6dso_odr_xl_t new_odr;

  new_odr = (Odr <=    1.6f) ? LSM6DSO_XL_ODR_1Hz6
            : (Odr <=   12.5f) ? LSM6DSO_XL_ODR_12Hz5
 8005334:	edd7 7a00 	vldr	s15, [r7]
 8005338:	ed9f 7a3f 	vldr	s14, [pc, #252]	; 8005438 <LSM6DSO_ACC_SetOutputDataRate_When_Enabled+0x110>
 800533c:	eef4 7ac7 	vcmpe.f32	s15, s14
 8005340:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005344:	d801      	bhi.n	800534a <LSM6DSO_ACC_SetOutputDataRate_When_Enabled+0x22>
 8005346:	230b      	movs	r3, #11
 8005348:	e063      	b.n	8005412 <LSM6DSO_ACC_SetOutputDataRate_When_Enabled+0xea>
 800534a:	edd7 7a00 	vldr	s15, [r7]
 800534e:	eeb2 7a09 	vmov.f32	s14, #41	; 0x41480000  12.5
 8005352:	eef4 7ac7 	vcmpe.f32	s15, s14
 8005356:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800535a:	d801      	bhi.n	8005360 <LSM6DSO_ACC_SetOutputDataRate_When_Enabled+0x38>
 800535c:	2301      	movs	r3, #1
 800535e:	e058      	b.n	8005412 <LSM6DSO_ACC_SetOutputDataRate_When_Enabled+0xea>
 8005360:	edd7 7a00 	vldr	s15, [r7]
 8005364:	eeb3 7a0a 	vmov.f32	s14, #58	; 0x41d00000  26.0
 8005368:	eef4 7ac7 	vcmpe.f32	s15, s14
 800536c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005370:	d801      	bhi.n	8005376 <LSM6DSO_ACC_SetOutputDataRate_When_Enabled+0x4e>
 8005372:	2302      	movs	r3, #2
 8005374:	e04d      	b.n	8005412 <LSM6DSO_ACC_SetOutputDataRate_When_Enabled+0xea>
 8005376:	edd7 7a00 	vldr	s15, [r7]
 800537a:	ed9f 7a30 	vldr	s14, [pc, #192]	; 800543c <LSM6DSO_ACC_SetOutputDataRate_When_Enabled+0x114>
 800537e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8005382:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005386:	d801      	bhi.n	800538c <LSM6DSO_ACC_SetOutputDataRate_When_Enabled+0x64>
 8005388:	2303      	movs	r3, #3
 800538a:	e042      	b.n	8005412 <LSM6DSO_ACC_SetOutputDataRate_When_Enabled+0xea>
 800538c:	edd7 7a00 	vldr	s15, [r7]
 8005390:	ed9f 7a2b 	vldr	s14, [pc, #172]	; 8005440 <LSM6DSO_ACC_SetOutputDataRate_When_Enabled+0x118>
 8005394:	eef4 7ac7 	vcmpe.f32	s15, s14
 8005398:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800539c:	d801      	bhi.n	80053a2 <LSM6DSO_ACC_SetOutputDataRate_When_Enabled+0x7a>
 800539e:	2304      	movs	r3, #4
 80053a0:	e037      	b.n	8005412 <LSM6DSO_ACC_SetOutputDataRate_When_Enabled+0xea>
 80053a2:	edd7 7a00 	vldr	s15, [r7]
 80053a6:	ed9f 7a27 	vldr	s14, [pc, #156]	; 8005444 <LSM6DSO_ACC_SetOutputDataRate_When_Enabled+0x11c>
 80053aa:	eef4 7ac7 	vcmpe.f32	s15, s14
 80053ae:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80053b2:	d801      	bhi.n	80053b8 <LSM6DSO_ACC_SetOutputDataRate_When_Enabled+0x90>
 80053b4:	2305      	movs	r3, #5
 80053b6:	e02c      	b.n	8005412 <LSM6DSO_ACC_SetOutputDataRate_When_Enabled+0xea>
 80053b8:	edd7 7a00 	vldr	s15, [r7]
 80053bc:	ed9f 7a22 	vldr	s14, [pc, #136]	; 8005448 <LSM6DSO_ACC_SetOutputDataRate_When_Enabled+0x120>
 80053c0:	eef4 7ac7 	vcmpe.f32	s15, s14
 80053c4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80053c8:	d801      	bhi.n	80053ce <LSM6DSO_ACC_SetOutputDataRate_When_Enabled+0xa6>
 80053ca:	2306      	movs	r3, #6
 80053cc:	e021      	b.n	8005412 <LSM6DSO_ACC_SetOutputDataRate_When_Enabled+0xea>
 80053ce:	edd7 7a00 	vldr	s15, [r7]
 80053d2:	ed9f 7a1e 	vldr	s14, [pc, #120]	; 800544c <LSM6DSO_ACC_SetOutputDataRate_When_Enabled+0x124>
 80053d6:	eef4 7ac7 	vcmpe.f32	s15, s14
 80053da:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80053de:	d801      	bhi.n	80053e4 <LSM6DSO_ACC_SetOutputDataRate_When_Enabled+0xbc>
 80053e0:	2307      	movs	r3, #7
 80053e2:	e016      	b.n	8005412 <LSM6DSO_ACC_SetOutputDataRate_When_Enabled+0xea>
 80053e4:	edd7 7a00 	vldr	s15, [r7]
 80053e8:	ed9f 7a19 	vldr	s14, [pc, #100]	; 8005450 <LSM6DSO_ACC_SetOutputDataRate_When_Enabled+0x128>
 80053ec:	eef4 7ac7 	vcmpe.f32	s15, s14
 80053f0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80053f4:	d801      	bhi.n	80053fa <LSM6DSO_ACC_SetOutputDataRate_When_Enabled+0xd2>
 80053f6:	2308      	movs	r3, #8
 80053f8:	e00b      	b.n	8005412 <LSM6DSO_ACC_SetOutputDataRate_When_Enabled+0xea>
 80053fa:	edd7 7a00 	vldr	s15, [r7]
 80053fe:	ed9f 7a15 	vldr	s14, [pc, #84]	; 8005454 <LSM6DSO_ACC_SetOutputDataRate_When_Enabled+0x12c>
 8005402:	eef4 7ac7 	vcmpe.f32	s15, s14
 8005406:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800540a:	d801      	bhi.n	8005410 <LSM6DSO_ACC_SetOutputDataRate_When_Enabled+0xe8>
 800540c:	2309      	movs	r3, #9
 800540e:	e000      	b.n	8005412 <LSM6DSO_ACC_SetOutputDataRate_When_Enabled+0xea>
 8005410:	230a      	movs	r3, #10
  new_odr = (Odr <=    1.6f) ? LSM6DSO_XL_ODR_1Hz6
 8005412:	73fb      	strb	r3, [r7, #15]
            : (Odr <= 1667.0f) ? LSM6DSO_XL_ODR_1667Hz
            : (Odr <= 3333.0f) ? LSM6DSO_XL_ODR_3333Hz
            :                    LSM6DSO_XL_ODR_6667Hz;

  /* Output data rate selection. */
  if (lsm6dso_xl_data_rate_set(&(pObj->Ctx), new_odr) != LSM6DSO_OK)
 8005414:	687b      	ldr	r3, [r7, #4]
 8005416:	3320      	adds	r3, #32
 8005418:	7bfa      	ldrb	r2, [r7, #15]
 800541a:	4611      	mov	r1, r2
 800541c:	4618      	mov	r0, r3
 800541e:	f000 fa7d 	bl	800591c <lsm6dso_xl_data_rate_set>
 8005422:	4603      	mov	r3, r0
 8005424:	2b00      	cmp	r3, #0
 8005426:	d002      	beq.n	800542e <LSM6DSO_ACC_SetOutputDataRate_When_Enabled+0x106>
  {
    return LSM6DSO_ERROR;
 8005428:	f04f 33ff 	mov.w	r3, #4294967295
 800542c:	e000      	b.n	8005430 <LSM6DSO_ACC_SetOutputDataRate_When_Enabled+0x108>
  }

  return LSM6DSO_OK;
 800542e:	2300      	movs	r3, #0
}
 8005430:	4618      	mov	r0, r3
 8005432:	3710      	adds	r7, #16
 8005434:	46bd      	mov	sp, r7
 8005436:	bd80      	pop	{r7, pc}
 8005438:	3fcccccd 	.word	0x3fcccccd
 800543c:	42500000 	.word	0x42500000
 8005440:	42d00000 	.word	0x42d00000
 8005444:	43500000 	.word	0x43500000
 8005448:	43d08000 	.word	0x43d08000
 800544c:	44504000 	.word	0x44504000
 8005450:	44d06000 	.word	0x44d06000
 8005454:	45505000 	.word	0x45505000

08005458 <LSM6DSO_ACC_SetOutputDataRate_When_Disabled>:
  * @param  pObj the device pObj
  * @param  Odr the functional output data rate to be set
  * @retval 0 in case of success, an error code otherwise
  */
static int32_t LSM6DSO_ACC_SetOutputDataRate_When_Disabled(LSM6DSO_Object_t *pObj, float_t Odr)
{
 8005458:	b480      	push	{r7}
 800545a:	b083      	sub	sp, #12
 800545c:	af00      	add	r7, sp, #0
 800545e:	6078      	str	r0, [r7, #4]
 8005460:	ed87 0a00 	vstr	s0, [r7]
  pObj->acc_odr = (Odr <=    1.6f) ? LSM6DSO_XL_ODR_1Hz6
                  : (Odr <=   12.5f) ? LSM6DSO_XL_ODR_12Hz5
 8005464:	edd7 7a00 	vldr	s15, [r7]
 8005468:	ed9f 7a3b 	vldr	s14, [pc, #236]	; 8005558 <LSM6DSO_ACC_SetOutputDataRate_When_Disabled+0x100>
 800546c:	eef4 7ac7 	vcmpe.f32	s15, s14
 8005470:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005474:	d801      	bhi.n	800547a <LSM6DSO_ACC_SetOutputDataRate_When_Disabled+0x22>
 8005476:	230b      	movs	r3, #11
 8005478:	e063      	b.n	8005542 <LSM6DSO_ACC_SetOutputDataRate_When_Disabled+0xea>
 800547a:	edd7 7a00 	vldr	s15, [r7]
 800547e:	eeb2 7a09 	vmov.f32	s14, #41	; 0x41480000  12.5
 8005482:	eef4 7ac7 	vcmpe.f32	s15, s14
 8005486:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800548a:	d801      	bhi.n	8005490 <LSM6DSO_ACC_SetOutputDataRate_When_Disabled+0x38>
 800548c:	2301      	movs	r3, #1
 800548e:	e058      	b.n	8005542 <LSM6DSO_ACC_SetOutputDataRate_When_Disabled+0xea>
 8005490:	edd7 7a00 	vldr	s15, [r7]
 8005494:	eeb3 7a0a 	vmov.f32	s14, #58	; 0x41d00000  26.0
 8005498:	eef4 7ac7 	vcmpe.f32	s15, s14
 800549c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80054a0:	d801      	bhi.n	80054a6 <LSM6DSO_ACC_SetOutputDataRate_When_Disabled+0x4e>
 80054a2:	2302      	movs	r3, #2
 80054a4:	e04d      	b.n	8005542 <LSM6DSO_ACC_SetOutputDataRate_When_Disabled+0xea>
 80054a6:	edd7 7a00 	vldr	s15, [r7]
 80054aa:	ed9f 7a2c 	vldr	s14, [pc, #176]	; 800555c <LSM6DSO_ACC_SetOutputDataRate_When_Disabled+0x104>
 80054ae:	eef4 7ac7 	vcmpe.f32	s15, s14
 80054b2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80054b6:	d801      	bhi.n	80054bc <LSM6DSO_ACC_SetOutputDataRate_When_Disabled+0x64>
 80054b8:	2303      	movs	r3, #3
 80054ba:	e042      	b.n	8005542 <LSM6DSO_ACC_SetOutputDataRate_When_Disabled+0xea>
 80054bc:	edd7 7a00 	vldr	s15, [r7]
 80054c0:	ed9f 7a27 	vldr	s14, [pc, #156]	; 8005560 <LSM6DSO_ACC_SetOutputDataRate_When_Disabled+0x108>
 80054c4:	eef4 7ac7 	vcmpe.f32	s15, s14
 80054c8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80054cc:	d801      	bhi.n	80054d2 <LSM6DSO_ACC_SetOutputDataRate_When_Disabled+0x7a>
 80054ce:	2304      	movs	r3, #4
 80054d0:	e037      	b.n	8005542 <LSM6DSO_ACC_SetOutputDataRate_When_Disabled+0xea>
 80054d2:	edd7 7a00 	vldr	s15, [r7]
 80054d6:	ed9f 7a23 	vldr	s14, [pc, #140]	; 8005564 <LSM6DSO_ACC_SetOutputDataRate_When_Disabled+0x10c>
 80054da:	eef4 7ac7 	vcmpe.f32	s15, s14
 80054de:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80054e2:	d801      	bhi.n	80054e8 <LSM6DSO_ACC_SetOutputDataRate_When_Disabled+0x90>
 80054e4:	2305      	movs	r3, #5
 80054e6:	e02c      	b.n	8005542 <LSM6DSO_ACC_SetOutputDataRate_When_Disabled+0xea>
 80054e8:	edd7 7a00 	vldr	s15, [r7]
 80054ec:	ed9f 7a1e 	vldr	s14, [pc, #120]	; 8005568 <LSM6DSO_ACC_SetOutputDataRate_When_Disabled+0x110>
 80054f0:	eef4 7ac7 	vcmpe.f32	s15, s14
 80054f4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80054f8:	d801      	bhi.n	80054fe <LSM6DSO_ACC_SetOutputDataRate_When_Disabled+0xa6>
 80054fa:	2306      	movs	r3, #6
 80054fc:	e021      	b.n	8005542 <LSM6DSO_ACC_SetOutputDataRate_When_Disabled+0xea>
 80054fe:	edd7 7a00 	vldr	s15, [r7]
 8005502:	ed9f 7a1a 	vldr	s14, [pc, #104]	; 800556c <LSM6DSO_ACC_SetOutputDataRate_When_Disabled+0x114>
 8005506:	eef4 7ac7 	vcmpe.f32	s15, s14
 800550a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800550e:	d801      	bhi.n	8005514 <LSM6DSO_ACC_SetOutputDataRate_When_Disabled+0xbc>
 8005510:	2307      	movs	r3, #7
 8005512:	e016      	b.n	8005542 <LSM6DSO_ACC_SetOutputDataRate_When_Disabled+0xea>
 8005514:	edd7 7a00 	vldr	s15, [r7]
 8005518:	ed9f 7a15 	vldr	s14, [pc, #84]	; 8005570 <LSM6DSO_ACC_SetOutputDataRate_When_Disabled+0x118>
 800551c:	eef4 7ac7 	vcmpe.f32	s15, s14
 8005520:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005524:	d801      	bhi.n	800552a <LSM6DSO_ACC_SetOutputDataRate_When_Disabled+0xd2>
 8005526:	2308      	movs	r3, #8
 8005528:	e00b      	b.n	8005542 <LSM6DSO_ACC_SetOutputDataRate_When_Disabled+0xea>
 800552a:	edd7 7a00 	vldr	s15, [r7]
 800552e:	ed9f 7a11 	vldr	s14, [pc, #68]	; 8005574 <LSM6DSO_ACC_SetOutputDataRate_When_Disabled+0x11c>
 8005532:	eef4 7ac7 	vcmpe.f32	s15, s14
 8005536:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800553a:	d801      	bhi.n	8005540 <LSM6DSO_ACC_SetOutputDataRate_When_Disabled+0xe8>
 800553c:	2309      	movs	r3, #9
 800553e:	e000      	b.n	8005542 <LSM6DSO_ACC_SetOutputDataRate_When_Disabled+0xea>
 8005540:	230a      	movs	r3, #10
  pObj->acc_odr = (Odr <=    1.6f) ? LSM6DSO_XL_ODR_1Hz6
 8005542:	687a      	ldr	r2, [r7, #4]
 8005544:	f882 3033 	strb.w	r3, [r2, #51]	; 0x33
                  : (Odr <=  833.0f) ? LSM6DSO_XL_ODR_833Hz
                  : (Odr <= 1667.0f) ? LSM6DSO_XL_ODR_1667Hz
                  : (Odr <= 3333.0f) ? LSM6DSO_XL_ODR_3333Hz
                  :                    LSM6DSO_XL_ODR_6667Hz;

  return LSM6DSO_OK;
 8005548:	2300      	movs	r3, #0
}
 800554a:	4618      	mov	r0, r3
 800554c:	370c      	adds	r7, #12
 800554e:	46bd      	mov	sp, r7
 8005550:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005554:	4770      	bx	lr
 8005556:	bf00      	nop
 8005558:	3fcccccd 	.word	0x3fcccccd
 800555c:	42500000 	.word	0x42500000
 8005560:	42d00000 	.word	0x42d00000
 8005564:	43500000 	.word	0x43500000
 8005568:	43d08000 	.word	0x43d08000
 800556c:	44504000 	.word	0x44504000
 8005570:	44d06000 	.word	0x44d06000
 8005574:	45505000 	.word	0x45505000

08005578 <LSM6DSO_GYRO_SetOutputDataRate_When_Enabled>:
  * @param  pObj the device pObj
  * @param  Odr the functional output data rate to be set
  * @retval 0 in case of success, an error code otherwise
  */
static int32_t LSM6DSO_GYRO_SetOutputDataRate_When_Enabled(LSM6DSO_Object_t *pObj, float_t Odr)
{
 8005578:	b580      	push	{r7, lr}
 800557a:	b084      	sub	sp, #16
 800557c:	af00      	add	r7, sp, #0
 800557e:	6078      	str	r0, [r7, #4]
 8005580:	ed87 0a00 	vstr	s0, [r7]
  lsm6dso_odr_g_t new_odr;

  new_odr = (Odr <=   12.5f) ? LSM6DSO_GY_ODR_12Hz5
            : (Odr <=   26.0f) ? LSM6DSO_GY_ODR_26Hz
 8005584:	edd7 7a00 	vldr	s15, [r7]
 8005588:	eeb2 7a09 	vmov.f32	s14, #41	; 0x41480000  12.5
 800558c:	eef4 7ac7 	vcmpe.f32	s15, s14
 8005590:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005594:	d801      	bhi.n	800559a <LSM6DSO_GYRO_SetOutputDataRate_When_Enabled+0x22>
 8005596:	2301      	movs	r3, #1
 8005598:	e058      	b.n	800564c <LSM6DSO_GYRO_SetOutputDataRate_When_Enabled+0xd4>
 800559a:	edd7 7a00 	vldr	s15, [r7]
 800559e:	eeb3 7a0a 	vmov.f32	s14, #58	; 0x41d00000  26.0
 80055a2:	eef4 7ac7 	vcmpe.f32	s15, s14
 80055a6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80055aa:	d801      	bhi.n	80055b0 <LSM6DSO_GYRO_SetOutputDataRate_When_Enabled+0x38>
 80055ac:	2302      	movs	r3, #2
 80055ae:	e04d      	b.n	800564c <LSM6DSO_GYRO_SetOutputDataRate_When_Enabled+0xd4>
 80055b0:	edd7 7a00 	vldr	s15, [r7]
 80055b4:	ed9f 7a2f 	vldr	s14, [pc, #188]	; 8005674 <LSM6DSO_GYRO_SetOutputDataRate_When_Enabled+0xfc>
 80055b8:	eef4 7ac7 	vcmpe.f32	s15, s14
 80055bc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80055c0:	d801      	bhi.n	80055c6 <LSM6DSO_GYRO_SetOutputDataRate_When_Enabled+0x4e>
 80055c2:	2303      	movs	r3, #3
 80055c4:	e042      	b.n	800564c <LSM6DSO_GYRO_SetOutputDataRate_When_Enabled+0xd4>
 80055c6:	edd7 7a00 	vldr	s15, [r7]
 80055ca:	ed9f 7a2b 	vldr	s14, [pc, #172]	; 8005678 <LSM6DSO_GYRO_SetOutputDataRate_When_Enabled+0x100>
 80055ce:	eef4 7ac7 	vcmpe.f32	s15, s14
 80055d2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80055d6:	d801      	bhi.n	80055dc <LSM6DSO_GYRO_SetOutputDataRate_When_Enabled+0x64>
 80055d8:	2304      	movs	r3, #4
 80055da:	e037      	b.n	800564c <LSM6DSO_GYRO_SetOutputDataRate_When_Enabled+0xd4>
 80055dc:	edd7 7a00 	vldr	s15, [r7]
 80055e0:	ed9f 7a26 	vldr	s14, [pc, #152]	; 800567c <LSM6DSO_GYRO_SetOutputDataRate_When_Enabled+0x104>
 80055e4:	eef4 7ac7 	vcmpe.f32	s15, s14
 80055e8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80055ec:	d801      	bhi.n	80055f2 <LSM6DSO_GYRO_SetOutputDataRate_When_Enabled+0x7a>
 80055ee:	2305      	movs	r3, #5
 80055f0:	e02c      	b.n	800564c <LSM6DSO_GYRO_SetOutputDataRate_When_Enabled+0xd4>
 80055f2:	edd7 7a00 	vldr	s15, [r7]
 80055f6:	ed9f 7a22 	vldr	s14, [pc, #136]	; 8005680 <LSM6DSO_GYRO_SetOutputDataRate_When_Enabled+0x108>
 80055fa:	eef4 7ac7 	vcmpe.f32	s15, s14
 80055fe:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005602:	d801      	bhi.n	8005608 <LSM6DSO_GYRO_SetOutputDataRate_When_Enabled+0x90>
 8005604:	2306      	movs	r3, #6
 8005606:	e021      	b.n	800564c <LSM6DSO_GYRO_SetOutputDataRate_When_Enabled+0xd4>
 8005608:	edd7 7a00 	vldr	s15, [r7]
 800560c:	ed9f 7a1d 	vldr	s14, [pc, #116]	; 8005684 <LSM6DSO_GYRO_SetOutputDataRate_When_Enabled+0x10c>
 8005610:	eef4 7ac7 	vcmpe.f32	s15, s14
 8005614:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005618:	d801      	bhi.n	800561e <LSM6DSO_GYRO_SetOutputDataRate_When_Enabled+0xa6>
 800561a:	2307      	movs	r3, #7
 800561c:	e016      	b.n	800564c <LSM6DSO_GYRO_SetOutputDataRate_When_Enabled+0xd4>
 800561e:	edd7 7a00 	vldr	s15, [r7]
 8005622:	ed9f 7a19 	vldr	s14, [pc, #100]	; 8005688 <LSM6DSO_GYRO_SetOutputDataRate_When_Enabled+0x110>
 8005626:	eef4 7ac7 	vcmpe.f32	s15, s14
 800562a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800562e:	d801      	bhi.n	8005634 <LSM6DSO_GYRO_SetOutputDataRate_When_Enabled+0xbc>
 8005630:	2308      	movs	r3, #8
 8005632:	e00b      	b.n	800564c <LSM6DSO_GYRO_SetOutputDataRate_When_Enabled+0xd4>
 8005634:	edd7 7a00 	vldr	s15, [r7]
 8005638:	ed9f 7a14 	vldr	s14, [pc, #80]	; 800568c <LSM6DSO_GYRO_SetOutputDataRate_When_Enabled+0x114>
 800563c:	eef4 7ac7 	vcmpe.f32	s15, s14
 8005640:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005644:	d801      	bhi.n	800564a <LSM6DSO_GYRO_SetOutputDataRate_When_Enabled+0xd2>
 8005646:	2309      	movs	r3, #9
 8005648:	e000      	b.n	800564c <LSM6DSO_GYRO_SetOutputDataRate_When_Enabled+0xd4>
 800564a:	230a      	movs	r3, #10
  new_odr = (Odr <=   12.5f) ? LSM6DSO_GY_ODR_12Hz5
 800564c:	73fb      	strb	r3, [r7, #15]
            : (Odr <= 1667.0f) ? LSM6DSO_GY_ODR_1667Hz
            : (Odr <= 3333.0f) ? LSM6DSO_GY_ODR_3333Hz
            :                    LSM6DSO_GY_ODR_6667Hz;

  /* Output data rate selection. */
  if (lsm6dso_gy_data_rate_set(&(pObj->Ctx), new_odr) != LSM6DSO_OK)
 800564e:	687b      	ldr	r3, [r7, #4]
 8005650:	3320      	adds	r3, #32
 8005652:	7bfa      	ldrb	r2, [r7, #15]
 8005654:	4611      	mov	r1, r2
 8005656:	4618      	mov	r0, r3
 8005658:	f000 fb2a 	bl	8005cb0 <lsm6dso_gy_data_rate_set>
 800565c:	4603      	mov	r3, r0
 800565e:	2b00      	cmp	r3, #0
 8005660:	d002      	beq.n	8005668 <LSM6DSO_GYRO_SetOutputDataRate_When_Enabled+0xf0>
  {
    return LSM6DSO_ERROR;
 8005662:	f04f 33ff 	mov.w	r3, #4294967295
 8005666:	e000      	b.n	800566a <LSM6DSO_GYRO_SetOutputDataRate_When_Enabled+0xf2>
  }

  return LSM6DSO_OK;
 8005668:	2300      	movs	r3, #0
}
 800566a:	4618      	mov	r0, r3
 800566c:	3710      	adds	r7, #16
 800566e:	46bd      	mov	sp, r7
 8005670:	bd80      	pop	{r7, pc}
 8005672:	bf00      	nop
 8005674:	42500000 	.word	0x42500000
 8005678:	42d00000 	.word	0x42d00000
 800567c:	43500000 	.word	0x43500000
 8005680:	43d08000 	.word	0x43d08000
 8005684:	44504000 	.word	0x44504000
 8005688:	44d06000 	.word	0x44d06000
 800568c:	45505000 	.word	0x45505000

08005690 <LSM6DSO_GYRO_SetOutputDataRate_When_Disabled>:
  * @param  pObj the device pObj
  * @param  Odr the functional output data rate to be set
  * @retval 0 in case of success, an error code otherwise
  */
static int32_t LSM6DSO_GYRO_SetOutputDataRate_When_Disabled(LSM6DSO_Object_t *pObj, float_t Odr)
{
 8005690:	b480      	push	{r7}
 8005692:	b083      	sub	sp, #12
 8005694:	af00      	add	r7, sp, #0
 8005696:	6078      	str	r0, [r7, #4]
 8005698:	ed87 0a00 	vstr	s0, [r7]
  pObj->gyro_odr = (Odr <=   12.5f) ? LSM6DSO_GY_ODR_12Hz5
                   : (Odr <=   26.0f) ? LSM6DSO_GY_ODR_26Hz
 800569c:	edd7 7a00 	vldr	s15, [r7]
 80056a0:	eeb2 7a09 	vmov.f32	s14, #41	; 0x41480000  12.5
 80056a4:	eef4 7ac7 	vcmpe.f32	s15, s14
 80056a8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80056ac:	d801      	bhi.n	80056b2 <LSM6DSO_GYRO_SetOutputDataRate_When_Disabled+0x22>
 80056ae:	2301      	movs	r3, #1
 80056b0:	e058      	b.n	8005764 <LSM6DSO_GYRO_SetOutputDataRate_When_Disabled+0xd4>
 80056b2:	edd7 7a00 	vldr	s15, [r7]
 80056b6:	eeb3 7a0a 	vmov.f32	s14, #58	; 0x41d00000  26.0
 80056ba:	eef4 7ac7 	vcmpe.f32	s15, s14
 80056be:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80056c2:	d801      	bhi.n	80056c8 <LSM6DSO_GYRO_SetOutputDataRate_When_Disabled+0x38>
 80056c4:	2302      	movs	r3, #2
 80056c6:	e04d      	b.n	8005764 <LSM6DSO_GYRO_SetOutputDataRate_When_Disabled+0xd4>
 80056c8:	edd7 7a00 	vldr	s15, [r7]
 80056cc:	ed9f 7a2a 	vldr	s14, [pc, #168]	; 8005778 <LSM6DSO_GYRO_SetOutputDataRate_When_Disabled+0xe8>
 80056d0:	eef4 7ac7 	vcmpe.f32	s15, s14
 80056d4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80056d8:	d801      	bhi.n	80056de <LSM6DSO_GYRO_SetOutputDataRate_When_Disabled+0x4e>
 80056da:	2303      	movs	r3, #3
 80056dc:	e042      	b.n	8005764 <LSM6DSO_GYRO_SetOutputDataRate_When_Disabled+0xd4>
 80056de:	edd7 7a00 	vldr	s15, [r7]
 80056e2:	ed9f 7a26 	vldr	s14, [pc, #152]	; 800577c <LSM6DSO_GYRO_SetOutputDataRate_When_Disabled+0xec>
 80056e6:	eef4 7ac7 	vcmpe.f32	s15, s14
 80056ea:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80056ee:	d801      	bhi.n	80056f4 <LSM6DSO_GYRO_SetOutputDataRate_When_Disabled+0x64>
 80056f0:	2304      	movs	r3, #4
 80056f2:	e037      	b.n	8005764 <LSM6DSO_GYRO_SetOutputDataRate_When_Disabled+0xd4>
 80056f4:	edd7 7a00 	vldr	s15, [r7]
 80056f8:	ed9f 7a21 	vldr	s14, [pc, #132]	; 8005780 <LSM6DSO_GYRO_SetOutputDataRate_When_Disabled+0xf0>
 80056fc:	eef4 7ac7 	vcmpe.f32	s15, s14
 8005700:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005704:	d801      	bhi.n	800570a <LSM6DSO_GYRO_SetOutputDataRate_When_Disabled+0x7a>
 8005706:	2305      	movs	r3, #5
 8005708:	e02c      	b.n	8005764 <LSM6DSO_GYRO_SetOutputDataRate_When_Disabled+0xd4>
 800570a:	edd7 7a00 	vldr	s15, [r7]
 800570e:	ed9f 7a1d 	vldr	s14, [pc, #116]	; 8005784 <LSM6DSO_GYRO_SetOutputDataRate_When_Disabled+0xf4>
 8005712:	eef4 7ac7 	vcmpe.f32	s15, s14
 8005716:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800571a:	d801      	bhi.n	8005720 <LSM6DSO_GYRO_SetOutputDataRate_When_Disabled+0x90>
 800571c:	2306      	movs	r3, #6
 800571e:	e021      	b.n	8005764 <LSM6DSO_GYRO_SetOutputDataRate_When_Disabled+0xd4>
 8005720:	edd7 7a00 	vldr	s15, [r7]
 8005724:	ed9f 7a18 	vldr	s14, [pc, #96]	; 8005788 <LSM6DSO_GYRO_SetOutputDataRate_When_Disabled+0xf8>
 8005728:	eef4 7ac7 	vcmpe.f32	s15, s14
 800572c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005730:	d801      	bhi.n	8005736 <LSM6DSO_GYRO_SetOutputDataRate_When_Disabled+0xa6>
 8005732:	2307      	movs	r3, #7
 8005734:	e016      	b.n	8005764 <LSM6DSO_GYRO_SetOutputDataRate_When_Disabled+0xd4>
 8005736:	edd7 7a00 	vldr	s15, [r7]
 800573a:	ed9f 7a14 	vldr	s14, [pc, #80]	; 800578c <LSM6DSO_GYRO_SetOutputDataRate_When_Disabled+0xfc>
 800573e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8005742:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005746:	d801      	bhi.n	800574c <LSM6DSO_GYRO_SetOutputDataRate_When_Disabled+0xbc>
 8005748:	2308      	movs	r3, #8
 800574a:	e00b      	b.n	8005764 <LSM6DSO_GYRO_SetOutputDataRate_When_Disabled+0xd4>
 800574c:	edd7 7a00 	vldr	s15, [r7]
 8005750:	ed9f 7a0f 	vldr	s14, [pc, #60]	; 8005790 <LSM6DSO_GYRO_SetOutputDataRate_When_Disabled+0x100>
 8005754:	eef4 7ac7 	vcmpe.f32	s15, s14
 8005758:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800575c:	d801      	bhi.n	8005762 <LSM6DSO_GYRO_SetOutputDataRate_When_Disabled+0xd2>
 800575e:	2309      	movs	r3, #9
 8005760:	e000      	b.n	8005764 <LSM6DSO_GYRO_SetOutputDataRate_When_Disabled+0xd4>
 8005762:	230a      	movs	r3, #10
  pObj->gyro_odr = (Odr <=   12.5f) ? LSM6DSO_GY_ODR_12Hz5
 8005764:	687a      	ldr	r2, [r7, #4]
 8005766:	f882 3034 	strb.w	r3, [r2, #52]	; 0x34
                   : (Odr <=  833.0f) ? LSM6DSO_GY_ODR_833Hz
                   : (Odr <= 1667.0f) ? LSM6DSO_GY_ODR_1667Hz
                   : (Odr <= 3333.0f) ? LSM6DSO_GY_ODR_3333Hz
                   :                    LSM6DSO_GY_ODR_6667Hz;

  return LSM6DSO_OK;
 800576a:	2300      	movs	r3, #0
}
 800576c:	4618      	mov	r0, r3
 800576e:	370c      	adds	r7, #12
 8005770:	46bd      	mov	sp, r7
 8005772:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005776:	4770      	bx	lr
 8005778:	42500000 	.word	0x42500000
 800577c:	42d00000 	.word	0x42d00000
 8005780:	43500000 	.word	0x43500000
 8005784:	43d08000 	.word	0x43d08000
 8005788:	44504000 	.word	0x44504000
 800578c:	44d06000 	.word	0x44d06000
 8005790:	45505000 	.word	0x45505000

08005794 <ReadRegWrap>:
  * @param  pData the stored data pointer
  * @param  Length the length
  * @retval 0 in case of success, an error code otherwise
  */
static int32_t ReadRegWrap(void *Handle, uint8_t Reg, uint8_t *pData, uint16_t Length)
{
 8005794:	b590      	push	{r4, r7, lr}
 8005796:	b087      	sub	sp, #28
 8005798:	af00      	add	r7, sp, #0
 800579a:	60f8      	str	r0, [r7, #12]
 800579c:	607a      	str	r2, [r7, #4]
 800579e:	461a      	mov	r2, r3
 80057a0:	460b      	mov	r3, r1
 80057a2:	72fb      	strb	r3, [r7, #11]
 80057a4:	4613      	mov	r3, r2
 80057a6:	813b      	strh	r3, [r7, #8]
  LSM6DSO_Object_t *pObj = (LSM6DSO_Object_t *)Handle;
 80057a8:	68fb      	ldr	r3, [r7, #12]
 80057aa:	617b      	str	r3, [r7, #20]

  return pObj->IO.ReadReg(pObj->IO.Address, Reg, pData, Length);
 80057ac:	697b      	ldr	r3, [r7, #20]
 80057ae:	695c      	ldr	r4, [r3, #20]
 80057b0:	697b      	ldr	r3, [r7, #20]
 80057b2:	7b1b      	ldrb	r3, [r3, #12]
 80057b4:	b298      	uxth	r0, r3
 80057b6:	7afb      	ldrb	r3, [r7, #11]
 80057b8:	b299      	uxth	r1, r3
 80057ba:	893b      	ldrh	r3, [r7, #8]
 80057bc:	687a      	ldr	r2, [r7, #4]
 80057be:	47a0      	blx	r4
 80057c0:	4603      	mov	r3, r0
}
 80057c2:	4618      	mov	r0, r3
 80057c4:	371c      	adds	r7, #28
 80057c6:	46bd      	mov	sp, r7
 80057c8:	bd90      	pop	{r4, r7, pc}

080057ca <WriteRegWrap>:
  * @param  pData the stored data pointer
  * @param  Length the length
  * @retval 0 in case of success, an error code otherwise
  */
static int32_t WriteRegWrap(void *Handle, uint8_t Reg, uint8_t *pData, uint16_t Length)
{
 80057ca:	b590      	push	{r4, r7, lr}
 80057cc:	b087      	sub	sp, #28
 80057ce:	af00      	add	r7, sp, #0
 80057d0:	60f8      	str	r0, [r7, #12]
 80057d2:	607a      	str	r2, [r7, #4]
 80057d4:	461a      	mov	r2, r3
 80057d6:	460b      	mov	r3, r1
 80057d8:	72fb      	strb	r3, [r7, #11]
 80057da:	4613      	mov	r3, r2
 80057dc:	813b      	strh	r3, [r7, #8]
  LSM6DSO_Object_t *pObj = (LSM6DSO_Object_t *)Handle;
 80057de:	68fb      	ldr	r3, [r7, #12]
 80057e0:	617b      	str	r3, [r7, #20]

  return pObj->IO.WriteReg(pObj->IO.Address, Reg, pData, Length);
 80057e2:	697b      	ldr	r3, [r7, #20]
 80057e4:	691c      	ldr	r4, [r3, #16]
 80057e6:	697b      	ldr	r3, [r7, #20]
 80057e8:	7b1b      	ldrb	r3, [r3, #12]
 80057ea:	b298      	uxth	r0, r3
 80057ec:	7afb      	ldrb	r3, [r7, #11]
 80057ee:	b299      	uxth	r1, r3
 80057f0:	893b      	ldrh	r3, [r7, #8]
 80057f2:	687a      	ldr	r2, [r7, #4]
 80057f4:	47a0      	blx	r4
 80057f6:	4603      	mov	r3, r0
}
 80057f8:	4618      	mov	r0, r3
 80057fa:	371c      	adds	r7, #28
 80057fc:	46bd      	mov	sp, r7
 80057fe:	bd90      	pop	{r4, r7, pc}

08005800 <lsm6dso_read_reg>:
  *
  */
int32_t __weak lsm6dso_read_reg(stmdev_ctx_t *ctx, uint8_t reg,
                                uint8_t *data,
                                uint16_t len)
{
 8005800:	b590      	push	{r4, r7, lr}
 8005802:	b087      	sub	sp, #28
 8005804:	af00      	add	r7, sp, #0
 8005806:	60f8      	str	r0, [r7, #12]
 8005808:	607a      	str	r2, [r7, #4]
 800580a:	461a      	mov	r2, r3
 800580c:	460b      	mov	r3, r1
 800580e:	72fb      	strb	r3, [r7, #11]
 8005810:	4613      	mov	r3, r2
 8005812:	813b      	strh	r3, [r7, #8]
  int32_t ret;

  ret = ctx->read_reg(ctx->handle, reg, data, len);
 8005814:	68fb      	ldr	r3, [r7, #12]
 8005816:	685c      	ldr	r4, [r3, #4]
 8005818:	68fb      	ldr	r3, [r7, #12]
 800581a:	68d8      	ldr	r0, [r3, #12]
 800581c:	893b      	ldrh	r3, [r7, #8]
 800581e:	7af9      	ldrb	r1, [r7, #11]
 8005820:	687a      	ldr	r2, [r7, #4]
 8005822:	47a0      	blx	r4
 8005824:	6178      	str	r0, [r7, #20]

  return ret;
 8005826:	697b      	ldr	r3, [r7, #20]
}
 8005828:	4618      	mov	r0, r3
 800582a:	371c      	adds	r7, #28
 800582c:	46bd      	mov	sp, r7
 800582e:	bd90      	pop	{r4, r7, pc}

08005830 <lsm6dso_write_reg>:
  *
  */
int32_t __weak lsm6dso_write_reg(stmdev_ctx_t *ctx, uint8_t reg,
                                 uint8_t *data,
                                 uint16_t len)
{
 8005830:	b590      	push	{r4, r7, lr}
 8005832:	b087      	sub	sp, #28
 8005834:	af00      	add	r7, sp, #0
 8005836:	60f8      	str	r0, [r7, #12]
 8005838:	607a      	str	r2, [r7, #4]
 800583a:	461a      	mov	r2, r3
 800583c:	460b      	mov	r3, r1
 800583e:	72fb      	strb	r3, [r7, #11]
 8005840:	4613      	mov	r3, r2
 8005842:	813b      	strh	r3, [r7, #8]
  int32_t ret;

  ret = ctx->write_reg(ctx->handle, reg, data, len);
 8005844:	68fb      	ldr	r3, [r7, #12]
 8005846:	681c      	ldr	r4, [r3, #0]
 8005848:	68fb      	ldr	r3, [r7, #12]
 800584a:	68d8      	ldr	r0, [r3, #12]
 800584c:	893b      	ldrh	r3, [r7, #8]
 800584e:	7af9      	ldrb	r1, [r7, #11]
 8005850:	687a      	ldr	r2, [r7, #4]
 8005852:	47a0      	blx	r4
 8005854:	6178      	str	r0, [r7, #20]

  return ret;
 8005856:	697b      	ldr	r3, [r7, #20]
}
 8005858:	4618      	mov	r0, r3
 800585a:	371c      	adds	r7, #28
 800585c:	46bd      	mov	sp, r7
 800585e:	bd90      	pop	{r4, r7, pc}

08005860 <lsm6dso_xl_full_scale_set>:
  * @retval             interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t lsm6dso_xl_full_scale_set(stmdev_ctx_t *ctx,
                                  lsm6dso_fs_xl_t val)
{
 8005860:	b580      	push	{r7, lr}
 8005862:	b084      	sub	sp, #16
 8005864:	af00      	add	r7, sp, #0
 8005866:	6078      	str	r0, [r7, #4]
 8005868:	460b      	mov	r3, r1
 800586a:	70fb      	strb	r3, [r7, #3]
  lsm6dso_ctrl1_xl_t reg;
  int32_t ret;

  ret = lsm6dso_read_reg(ctx, LSM6DSO_CTRL1_XL, (uint8_t *)&reg, 1);
 800586c:	f107 0208 	add.w	r2, r7, #8
 8005870:	2301      	movs	r3, #1
 8005872:	2110      	movs	r1, #16
 8005874:	6878      	ldr	r0, [r7, #4]
 8005876:	f7ff ffc3 	bl	8005800 <lsm6dso_read_reg>
 800587a:	60f8      	str	r0, [r7, #12]

  if (ret == 0)
 800587c:	68fb      	ldr	r3, [r7, #12]
 800587e:	2b00      	cmp	r3, #0
 8005880:	d10f      	bne.n	80058a2 <lsm6dso_xl_full_scale_set+0x42>
  {
    reg.fs_xl = (uint8_t) val;
 8005882:	78fb      	ldrb	r3, [r7, #3]
 8005884:	f003 0303 	and.w	r3, r3, #3
 8005888:	b2da      	uxtb	r2, r3
 800588a:	7a3b      	ldrb	r3, [r7, #8]
 800588c:	f362 0383 	bfi	r3, r2, #2, #2
 8005890:	723b      	strb	r3, [r7, #8]
    ret = lsm6dso_write_reg(ctx, LSM6DSO_CTRL1_XL, (uint8_t *)&reg, 1);
 8005892:	f107 0208 	add.w	r2, r7, #8
 8005896:	2301      	movs	r3, #1
 8005898:	2110      	movs	r1, #16
 800589a:	6878      	ldr	r0, [r7, #4]
 800589c:	f7ff ffc8 	bl	8005830 <lsm6dso_write_reg>
 80058a0:	60f8      	str	r0, [r7, #12]
  }

  return ret;
 80058a2:	68fb      	ldr	r3, [r7, #12]
}
 80058a4:	4618      	mov	r0, r3
 80058a6:	3710      	adds	r7, #16
 80058a8:	46bd      	mov	sp, r7
 80058aa:	bd80      	pop	{r7, pc}

080058ac <lsm6dso_xl_full_scale_get>:
  * @retval             interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t lsm6dso_xl_full_scale_get(stmdev_ctx_t *ctx,
                                  lsm6dso_fs_xl_t *val)
{
 80058ac:	b580      	push	{r7, lr}
 80058ae:	b084      	sub	sp, #16
 80058b0:	af00      	add	r7, sp, #0
 80058b2:	6078      	str	r0, [r7, #4]
 80058b4:	6039      	str	r1, [r7, #0]
  lsm6dso_ctrl1_xl_t reg;
  int32_t ret;

  ret = lsm6dso_read_reg(ctx, LSM6DSO_CTRL1_XL, (uint8_t *)&reg, 1);
 80058b6:	f107 0208 	add.w	r2, r7, #8
 80058ba:	2301      	movs	r3, #1
 80058bc:	2110      	movs	r1, #16
 80058be:	6878      	ldr	r0, [r7, #4]
 80058c0:	f7ff ff9e 	bl	8005800 <lsm6dso_read_reg>
 80058c4:	60f8      	str	r0, [r7, #12]

  switch (reg.fs_xl)
 80058c6:	7a3b      	ldrb	r3, [r7, #8]
 80058c8:	f3c3 0381 	ubfx	r3, r3, #2, #2
 80058cc:	b2db      	uxtb	r3, r3
 80058ce:	2b03      	cmp	r3, #3
 80058d0:	d81a      	bhi.n	8005908 <lsm6dso_xl_full_scale_get+0x5c>
 80058d2:	a201      	add	r2, pc, #4	; (adr r2, 80058d8 <lsm6dso_xl_full_scale_get+0x2c>)
 80058d4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80058d8:	080058e9 	.word	0x080058e9
 80058dc:	080058f1 	.word	0x080058f1
 80058e0:	080058f9 	.word	0x080058f9
 80058e4:	08005901 	.word	0x08005901
  {
    case LSM6DSO_2g:
      *val = LSM6DSO_2g;
 80058e8:	683b      	ldr	r3, [r7, #0]
 80058ea:	2200      	movs	r2, #0
 80058ec:	701a      	strb	r2, [r3, #0]
      break;
 80058ee:	e00f      	b.n	8005910 <lsm6dso_xl_full_scale_get+0x64>

    case LSM6DSO_16g:
      *val = LSM6DSO_16g;
 80058f0:	683b      	ldr	r3, [r7, #0]
 80058f2:	2201      	movs	r2, #1
 80058f4:	701a      	strb	r2, [r3, #0]
      break;
 80058f6:	e00b      	b.n	8005910 <lsm6dso_xl_full_scale_get+0x64>

    case LSM6DSO_4g:
      *val = LSM6DSO_4g;
 80058f8:	683b      	ldr	r3, [r7, #0]
 80058fa:	2202      	movs	r2, #2
 80058fc:	701a      	strb	r2, [r3, #0]
      break;
 80058fe:	e007      	b.n	8005910 <lsm6dso_xl_full_scale_get+0x64>

    case LSM6DSO_8g:
      *val = LSM6DSO_8g;
 8005900:	683b      	ldr	r3, [r7, #0]
 8005902:	2203      	movs	r2, #3
 8005904:	701a      	strb	r2, [r3, #0]
      break;
 8005906:	e003      	b.n	8005910 <lsm6dso_xl_full_scale_get+0x64>

    default:
      *val = LSM6DSO_2g;
 8005908:	683b      	ldr	r3, [r7, #0]
 800590a:	2200      	movs	r2, #0
 800590c:	701a      	strb	r2, [r3, #0]
      break;
 800590e:	bf00      	nop
  }

  return ret;
 8005910:	68fb      	ldr	r3, [r7, #12]
}
 8005912:	4618      	mov	r0, r3
 8005914:	3710      	adds	r7, #16
 8005916:	46bd      	mov	sp, r7
 8005918:	bd80      	pop	{r7, pc}
 800591a:	bf00      	nop

0800591c <lsm6dso_xl_data_rate_set>:
  * @retval             interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t lsm6dso_xl_data_rate_set(stmdev_ctx_t *ctx,
                                 lsm6dso_odr_xl_t val)
{
 800591c:	b580      	push	{r7, lr}
 800591e:	b086      	sub	sp, #24
 8005920:	af00      	add	r7, sp, #0
 8005922:	6078      	str	r0, [r7, #4]
 8005924:	460b      	mov	r3, r1
 8005926:	70fb      	strb	r3, [r7, #3]
  lsm6dso_odr_xl_t odr_xl =  val;
 8005928:	78fb      	ldrb	r3, [r7, #3]
 800592a:	75fb      	strb	r3, [r7, #23]
  lsm6dso_fsm_odr_t fsm_odr;
  lsm6dso_ctrl1_xl_t reg;
  int32_t ret;

  /* Check the Finite State Machine data rate constraints */
  ret =  lsm6dso_fsm_enable_get(ctx, &fsm_enable);
 800592c:	f107 030c 	add.w	r3, r7, #12
 8005930:	4619      	mov	r1, r3
 8005932:	6878      	ldr	r0, [r7, #4]
 8005934:	f000 fc96 	bl	8006264 <lsm6dso_fsm_enable_get>
 8005938:	6138      	str	r0, [r7, #16]
  if (ret != 0) { return ret; }
 800593a:	693b      	ldr	r3, [r7, #16]
 800593c:	2b00      	cmp	r3, #0
 800593e:	d001      	beq.n	8005944 <lsm6dso_xl_data_rate_set+0x28>
 8005940:	693b      	ldr	r3, [r7, #16]
 8005942:	e0e0      	b.n	8005b06 <lsm6dso_xl_data_rate_set+0x1ea>

  if ((fsm_enable.fsm_enable_a.fsm1_en  |
 8005944:	7b3b      	ldrb	r3, [r7, #12]
 8005946:	f3c3 0300 	ubfx	r3, r3, #0, #1
 800594a:	b2da      	uxtb	r2, r3
       fsm_enable.fsm_enable_a.fsm2_en  |
 800594c:	7b3b      	ldrb	r3, [r7, #12]
 800594e:	f3c3 0340 	ubfx	r3, r3, #1, #1
 8005952:	b2db      	uxtb	r3, r3
  if ((fsm_enable.fsm_enable_a.fsm1_en  |
 8005954:	4313      	orrs	r3, r2
 8005956:	b2da      	uxtb	r2, r3
       fsm_enable.fsm_enable_a.fsm3_en  |
 8005958:	7b3b      	ldrb	r3, [r7, #12]
 800595a:	f3c3 0380 	ubfx	r3, r3, #2, #1
 800595e:	b2db      	uxtb	r3, r3
       fsm_enable.fsm_enable_a.fsm2_en  |
 8005960:	4313      	orrs	r3, r2
 8005962:	b2da      	uxtb	r2, r3
       fsm_enable.fsm_enable_a.fsm4_en  |
 8005964:	7b3b      	ldrb	r3, [r7, #12]
 8005966:	f3c3 03c0 	ubfx	r3, r3, #3, #1
 800596a:	b2db      	uxtb	r3, r3
       fsm_enable.fsm_enable_a.fsm3_en  |
 800596c:	4313      	orrs	r3, r2
 800596e:	b2da      	uxtb	r2, r3
       fsm_enable.fsm_enable_a.fsm5_en  |
 8005970:	7b3b      	ldrb	r3, [r7, #12]
 8005972:	f3c3 1300 	ubfx	r3, r3, #4, #1
 8005976:	b2db      	uxtb	r3, r3
       fsm_enable.fsm_enable_a.fsm4_en  |
 8005978:	4313      	orrs	r3, r2
 800597a:	b2da      	uxtb	r2, r3
       fsm_enable.fsm_enable_a.fsm6_en  |
 800597c:	7b3b      	ldrb	r3, [r7, #12]
 800597e:	f3c3 1340 	ubfx	r3, r3, #5, #1
 8005982:	b2db      	uxtb	r3, r3
       fsm_enable.fsm_enable_a.fsm5_en  |
 8005984:	4313      	orrs	r3, r2
 8005986:	b2da      	uxtb	r2, r3
       fsm_enable.fsm_enable_a.fsm7_en  |
 8005988:	7b3b      	ldrb	r3, [r7, #12]
 800598a:	f3c3 1380 	ubfx	r3, r3, #6, #1
 800598e:	b2db      	uxtb	r3, r3
       fsm_enable.fsm_enable_a.fsm6_en  |
 8005990:	4313      	orrs	r3, r2
 8005992:	b2da      	uxtb	r2, r3
       fsm_enable.fsm_enable_a.fsm8_en  |
 8005994:	7b3b      	ldrb	r3, [r7, #12]
 8005996:	f3c3 13c0 	ubfx	r3, r3, #7, #1
 800599a:	b2db      	uxtb	r3, r3
       fsm_enable.fsm_enable_a.fsm7_en  |
 800599c:	4313      	orrs	r3, r2
 800599e:	b2da      	uxtb	r2, r3
       fsm_enable.fsm_enable_b.fsm9_en  |
 80059a0:	7b7b      	ldrb	r3, [r7, #13]
 80059a2:	f3c3 0300 	ubfx	r3, r3, #0, #1
 80059a6:	b2db      	uxtb	r3, r3
       fsm_enable.fsm_enable_a.fsm8_en  |
 80059a8:	4313      	orrs	r3, r2
 80059aa:	b2da      	uxtb	r2, r3
       fsm_enable.fsm_enable_b.fsm10_en |
 80059ac:	7b7b      	ldrb	r3, [r7, #13]
 80059ae:	f3c3 0340 	ubfx	r3, r3, #1, #1
 80059b2:	b2db      	uxtb	r3, r3
       fsm_enable.fsm_enable_b.fsm9_en  |
 80059b4:	4313      	orrs	r3, r2
 80059b6:	b2da      	uxtb	r2, r3
       fsm_enable.fsm_enable_b.fsm11_en |
 80059b8:	7b7b      	ldrb	r3, [r7, #13]
 80059ba:	f3c3 0380 	ubfx	r3, r3, #2, #1
 80059be:	b2db      	uxtb	r3, r3
       fsm_enable.fsm_enable_b.fsm10_en |
 80059c0:	4313      	orrs	r3, r2
 80059c2:	b2da      	uxtb	r2, r3
       fsm_enable.fsm_enable_b.fsm12_en |
 80059c4:	7b7b      	ldrb	r3, [r7, #13]
 80059c6:	f3c3 03c0 	ubfx	r3, r3, #3, #1
 80059ca:	b2db      	uxtb	r3, r3
       fsm_enable.fsm_enable_b.fsm11_en |
 80059cc:	4313      	orrs	r3, r2
 80059ce:	b2da      	uxtb	r2, r3
       fsm_enable.fsm_enable_b.fsm13_en |
 80059d0:	7b7b      	ldrb	r3, [r7, #13]
 80059d2:	f3c3 1300 	ubfx	r3, r3, #4, #1
 80059d6:	b2db      	uxtb	r3, r3
       fsm_enable.fsm_enable_b.fsm12_en |
 80059d8:	4313      	orrs	r3, r2
 80059da:	b2da      	uxtb	r2, r3
       fsm_enable.fsm_enable_b.fsm14_en |
 80059dc:	7b7b      	ldrb	r3, [r7, #13]
 80059de:	f3c3 1340 	ubfx	r3, r3, #5, #1
 80059e2:	b2db      	uxtb	r3, r3
       fsm_enable.fsm_enable_b.fsm13_en |
 80059e4:	4313      	orrs	r3, r2
 80059e6:	b2da      	uxtb	r2, r3
       fsm_enable.fsm_enable_b.fsm15_en |
 80059e8:	7b7b      	ldrb	r3, [r7, #13]
 80059ea:	f3c3 1380 	ubfx	r3, r3, #6, #1
 80059ee:	b2db      	uxtb	r3, r3
       fsm_enable.fsm_enable_b.fsm14_en |
 80059f0:	4313      	orrs	r3, r2
 80059f2:	b2da      	uxtb	r2, r3
       fsm_enable.fsm_enable_b.fsm16_en) == PROPERTY_ENABLE)
 80059f4:	7b7b      	ldrb	r3, [r7, #13]
 80059f6:	f3c3 13c0 	ubfx	r3, r3, #7, #1
 80059fa:	b2db      	uxtb	r3, r3
       fsm_enable.fsm_enable_b.fsm15_en |
 80059fc:	4313      	orrs	r3, r2
 80059fe:	b2db      	uxtb	r3, r3
  if ((fsm_enable.fsm_enable_a.fsm1_en  |
 8005a00:	2b01      	cmp	r3, #1
 8005a02:	d164      	bne.n	8005ace <lsm6dso_xl_data_rate_set+0x1b2>
  {
    ret =  lsm6dso_fsm_data_rate_get(ctx, &fsm_odr);
 8005a04:	f107 030b 	add.w	r3, r7, #11
 8005a08:	4619      	mov	r1, r3
 8005a0a:	6878      	ldr	r0, [r7, #4]
 8005a0c:	f000 fc4c 	bl	80062a8 <lsm6dso_fsm_data_rate_get>
 8005a10:	6138      	str	r0, [r7, #16]
    if (ret != 0) { return ret; }
 8005a12:	693b      	ldr	r3, [r7, #16]
 8005a14:	2b00      	cmp	r3, #0
 8005a16:	d001      	beq.n	8005a1c <lsm6dso_xl_data_rate_set+0x100>
 8005a18:	693b      	ldr	r3, [r7, #16]
 8005a1a:	e074      	b.n	8005b06 <lsm6dso_xl_data_rate_set+0x1ea>

    switch (fsm_odr)
 8005a1c:	7afb      	ldrb	r3, [r7, #11]
 8005a1e:	2b03      	cmp	r3, #3
 8005a20:	d852      	bhi.n	8005ac8 <lsm6dso_xl_data_rate_set+0x1ac>
 8005a22:	a201      	add	r2, pc, #4	; (adr r2, 8005a28 <lsm6dso_xl_data_rate_set+0x10c>)
 8005a24:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005a28:	08005a39 	.word	0x08005a39
 8005a2c:	08005a4b 	.word	0x08005a4b
 8005a30:	08005a69 	.word	0x08005a69
 8005a34:	08005a93 	.word	0x08005a93
    {
      case LSM6DSO_ODR_FSM_12Hz5:
        if (val == LSM6DSO_XL_ODR_OFF)
 8005a38:	78fb      	ldrb	r3, [r7, #3]
 8005a3a:	2b00      	cmp	r3, #0
 8005a3c:	d102      	bne.n	8005a44 <lsm6dso_xl_data_rate_set+0x128>
        {
          odr_xl = LSM6DSO_XL_ODR_12Hz5;
 8005a3e:	2301      	movs	r3, #1
 8005a40:	75fb      	strb	r3, [r7, #23]
        else
        {
          odr_xl = val;
        }

        break;
 8005a42:	e044      	b.n	8005ace <lsm6dso_xl_data_rate_set+0x1b2>
          odr_xl = val;
 8005a44:	78fb      	ldrb	r3, [r7, #3]
 8005a46:	75fb      	strb	r3, [r7, #23]
        break;
 8005a48:	e041      	b.n	8005ace <lsm6dso_xl_data_rate_set+0x1b2>

      case LSM6DSO_ODR_FSM_26Hz:
        if (val == LSM6DSO_XL_ODR_OFF)
 8005a4a:	78fb      	ldrb	r3, [r7, #3]
 8005a4c:	2b00      	cmp	r3, #0
 8005a4e:	d102      	bne.n	8005a56 <lsm6dso_xl_data_rate_set+0x13a>
        {
          odr_xl = LSM6DSO_XL_ODR_26Hz;
 8005a50:	2302      	movs	r3, #2
 8005a52:	75fb      	strb	r3, [r7, #23]
        else
        {
          odr_xl = val;
        }

        break;
 8005a54:	e03b      	b.n	8005ace <lsm6dso_xl_data_rate_set+0x1b2>
        else if (val == LSM6DSO_XL_ODR_12Hz5)
 8005a56:	78fb      	ldrb	r3, [r7, #3]
 8005a58:	2b01      	cmp	r3, #1
 8005a5a:	d102      	bne.n	8005a62 <lsm6dso_xl_data_rate_set+0x146>
          odr_xl = LSM6DSO_XL_ODR_26Hz;
 8005a5c:	2302      	movs	r3, #2
 8005a5e:	75fb      	strb	r3, [r7, #23]
        break;
 8005a60:	e035      	b.n	8005ace <lsm6dso_xl_data_rate_set+0x1b2>
          odr_xl = val;
 8005a62:	78fb      	ldrb	r3, [r7, #3]
 8005a64:	75fb      	strb	r3, [r7, #23]
        break;
 8005a66:	e032      	b.n	8005ace <lsm6dso_xl_data_rate_set+0x1b2>

      case LSM6DSO_ODR_FSM_52Hz:
        if (val == LSM6DSO_XL_ODR_OFF)
 8005a68:	78fb      	ldrb	r3, [r7, #3]
 8005a6a:	2b00      	cmp	r3, #0
 8005a6c:	d102      	bne.n	8005a74 <lsm6dso_xl_data_rate_set+0x158>
        {
          odr_xl = LSM6DSO_XL_ODR_52Hz;
 8005a6e:	2303      	movs	r3, #3
 8005a70:	75fb      	strb	r3, [r7, #23]
        else
        {
          odr_xl = val;
        }

        break;
 8005a72:	e02c      	b.n	8005ace <lsm6dso_xl_data_rate_set+0x1b2>
        else if (val == LSM6DSO_XL_ODR_12Hz5)
 8005a74:	78fb      	ldrb	r3, [r7, #3]
 8005a76:	2b01      	cmp	r3, #1
 8005a78:	d102      	bne.n	8005a80 <lsm6dso_xl_data_rate_set+0x164>
          odr_xl = LSM6DSO_XL_ODR_52Hz;
 8005a7a:	2303      	movs	r3, #3
 8005a7c:	75fb      	strb	r3, [r7, #23]
        break;
 8005a7e:	e026      	b.n	8005ace <lsm6dso_xl_data_rate_set+0x1b2>
        else if (val == LSM6DSO_XL_ODR_26Hz)
 8005a80:	78fb      	ldrb	r3, [r7, #3]
 8005a82:	2b02      	cmp	r3, #2
 8005a84:	d102      	bne.n	8005a8c <lsm6dso_xl_data_rate_set+0x170>
          odr_xl = LSM6DSO_XL_ODR_52Hz;
 8005a86:	2303      	movs	r3, #3
 8005a88:	75fb      	strb	r3, [r7, #23]
        break;
 8005a8a:	e020      	b.n	8005ace <lsm6dso_xl_data_rate_set+0x1b2>
          odr_xl = val;
 8005a8c:	78fb      	ldrb	r3, [r7, #3]
 8005a8e:	75fb      	strb	r3, [r7, #23]
        break;
 8005a90:	e01d      	b.n	8005ace <lsm6dso_xl_data_rate_set+0x1b2>

      case LSM6DSO_ODR_FSM_104Hz:
        if (val == LSM6DSO_XL_ODR_OFF)
 8005a92:	78fb      	ldrb	r3, [r7, #3]
 8005a94:	2b00      	cmp	r3, #0
 8005a96:	d102      	bne.n	8005a9e <lsm6dso_xl_data_rate_set+0x182>
        {
          odr_xl = LSM6DSO_XL_ODR_104Hz;
 8005a98:	2304      	movs	r3, #4
 8005a9a:	75fb      	strb	r3, [r7, #23]
        else
        {
          odr_xl = val;
        }

        break;
 8005a9c:	e017      	b.n	8005ace <lsm6dso_xl_data_rate_set+0x1b2>
        else if (val == LSM6DSO_XL_ODR_12Hz5)
 8005a9e:	78fb      	ldrb	r3, [r7, #3]
 8005aa0:	2b01      	cmp	r3, #1
 8005aa2:	d102      	bne.n	8005aaa <lsm6dso_xl_data_rate_set+0x18e>
          odr_xl = LSM6DSO_XL_ODR_104Hz;
 8005aa4:	2304      	movs	r3, #4
 8005aa6:	75fb      	strb	r3, [r7, #23]
        break;
 8005aa8:	e011      	b.n	8005ace <lsm6dso_xl_data_rate_set+0x1b2>
        else if (val == LSM6DSO_XL_ODR_26Hz)
 8005aaa:	78fb      	ldrb	r3, [r7, #3]
 8005aac:	2b02      	cmp	r3, #2
 8005aae:	d102      	bne.n	8005ab6 <lsm6dso_xl_data_rate_set+0x19a>
          odr_xl = LSM6DSO_XL_ODR_104Hz;
 8005ab0:	2304      	movs	r3, #4
 8005ab2:	75fb      	strb	r3, [r7, #23]
        break;
 8005ab4:	e00b      	b.n	8005ace <lsm6dso_xl_data_rate_set+0x1b2>
        else if (val == LSM6DSO_XL_ODR_52Hz)
 8005ab6:	78fb      	ldrb	r3, [r7, #3]
 8005ab8:	2b03      	cmp	r3, #3
 8005aba:	d102      	bne.n	8005ac2 <lsm6dso_xl_data_rate_set+0x1a6>
          odr_xl = LSM6DSO_XL_ODR_104Hz;
 8005abc:	2304      	movs	r3, #4
 8005abe:	75fb      	strb	r3, [r7, #23]
        break;
 8005ac0:	e005      	b.n	8005ace <lsm6dso_xl_data_rate_set+0x1b2>
          odr_xl = val;
 8005ac2:	78fb      	ldrb	r3, [r7, #3]
 8005ac4:	75fb      	strb	r3, [r7, #23]
        break;
 8005ac6:	e002      	b.n	8005ace <lsm6dso_xl_data_rate_set+0x1b2>

      default:
        odr_xl = val;
 8005ac8:	78fb      	ldrb	r3, [r7, #3]
 8005aca:	75fb      	strb	r3, [r7, #23]
        break;
 8005acc:	bf00      	nop
    }
  }

  ret = lsm6dso_read_reg(ctx, LSM6DSO_CTRL1_XL, (uint8_t *)&reg, 1);
 8005ace:	f107 0208 	add.w	r2, r7, #8
 8005ad2:	2301      	movs	r3, #1
 8005ad4:	2110      	movs	r1, #16
 8005ad6:	6878      	ldr	r0, [r7, #4]
 8005ad8:	f7ff fe92 	bl	8005800 <lsm6dso_read_reg>
 8005adc:	6138      	str	r0, [r7, #16]
  reg.odr_xl = (uint8_t) odr_xl;
 8005ade:	7dfb      	ldrb	r3, [r7, #23]
 8005ae0:	f003 030f 	and.w	r3, r3, #15
 8005ae4:	b2da      	uxtb	r2, r3
 8005ae6:	7a3b      	ldrb	r3, [r7, #8]
 8005ae8:	f362 1307 	bfi	r3, r2, #4, #4
 8005aec:	723b      	strb	r3, [r7, #8]
  ret += lsm6dso_write_reg(ctx, LSM6DSO_CTRL1_XL, (uint8_t *)&reg, 1);
 8005aee:	f107 0208 	add.w	r2, r7, #8
 8005af2:	2301      	movs	r3, #1
 8005af4:	2110      	movs	r1, #16
 8005af6:	6878      	ldr	r0, [r7, #4]
 8005af8:	f7ff fe9a 	bl	8005830 <lsm6dso_write_reg>
 8005afc:	4602      	mov	r2, r0
 8005afe:	693b      	ldr	r3, [r7, #16]
 8005b00:	4413      	add	r3, r2
 8005b02:	613b      	str	r3, [r7, #16]

  return ret;
 8005b04:	693b      	ldr	r3, [r7, #16]
}
 8005b06:	4618      	mov	r0, r3
 8005b08:	3718      	adds	r7, #24
 8005b0a:	46bd      	mov	sp, r7
 8005b0c:	bd80      	pop	{r7, pc}
 8005b0e:	bf00      	nop

08005b10 <lsm6dso_xl_data_rate_get>:
  * @retval             interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t lsm6dso_xl_data_rate_get(stmdev_ctx_t *ctx,
                                 lsm6dso_odr_xl_t *val)
{
 8005b10:	b580      	push	{r7, lr}
 8005b12:	b084      	sub	sp, #16
 8005b14:	af00      	add	r7, sp, #0
 8005b16:	6078      	str	r0, [r7, #4]
 8005b18:	6039      	str	r1, [r7, #0]
  lsm6dso_ctrl1_xl_t reg;
  int32_t ret;

  ret = lsm6dso_read_reg(ctx, LSM6DSO_CTRL1_XL, (uint8_t *)&reg, 1);
 8005b1a:	f107 0208 	add.w	r2, r7, #8
 8005b1e:	2301      	movs	r3, #1
 8005b20:	2110      	movs	r1, #16
 8005b22:	6878      	ldr	r0, [r7, #4]
 8005b24:	f7ff fe6c 	bl	8005800 <lsm6dso_read_reg>
 8005b28:	60f8      	str	r0, [r7, #12]

  switch (reg.odr_xl)
 8005b2a:	7a3b      	ldrb	r3, [r7, #8]
 8005b2c:	f3c3 1303 	ubfx	r3, r3, #4, #4
 8005b30:	b2db      	uxtb	r3, r3
 8005b32:	2b0b      	cmp	r3, #11
 8005b34:	d84a      	bhi.n	8005bcc <lsm6dso_xl_data_rate_get+0xbc>
 8005b36:	a201      	add	r2, pc, #4	; (adr r2, 8005b3c <lsm6dso_xl_data_rate_get+0x2c>)
 8005b38:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005b3c:	08005b6d 	.word	0x08005b6d
 8005b40:	08005b75 	.word	0x08005b75
 8005b44:	08005b7d 	.word	0x08005b7d
 8005b48:	08005b85 	.word	0x08005b85
 8005b4c:	08005b8d 	.word	0x08005b8d
 8005b50:	08005b95 	.word	0x08005b95
 8005b54:	08005b9d 	.word	0x08005b9d
 8005b58:	08005ba5 	.word	0x08005ba5
 8005b5c:	08005bad 	.word	0x08005bad
 8005b60:	08005bb5 	.word	0x08005bb5
 8005b64:	08005bbd 	.word	0x08005bbd
 8005b68:	08005bc5 	.word	0x08005bc5
  {
    case LSM6DSO_XL_ODR_OFF:
      *val = LSM6DSO_XL_ODR_OFF;
 8005b6c:	683b      	ldr	r3, [r7, #0]
 8005b6e:	2200      	movs	r2, #0
 8005b70:	701a      	strb	r2, [r3, #0]
      break;
 8005b72:	e02f      	b.n	8005bd4 <lsm6dso_xl_data_rate_get+0xc4>

    case LSM6DSO_XL_ODR_12Hz5:
      *val = LSM6DSO_XL_ODR_12Hz5;
 8005b74:	683b      	ldr	r3, [r7, #0]
 8005b76:	2201      	movs	r2, #1
 8005b78:	701a      	strb	r2, [r3, #0]
      break;
 8005b7a:	e02b      	b.n	8005bd4 <lsm6dso_xl_data_rate_get+0xc4>

    case LSM6DSO_XL_ODR_26Hz:
      *val = LSM6DSO_XL_ODR_26Hz;
 8005b7c:	683b      	ldr	r3, [r7, #0]
 8005b7e:	2202      	movs	r2, #2
 8005b80:	701a      	strb	r2, [r3, #0]
      break;
 8005b82:	e027      	b.n	8005bd4 <lsm6dso_xl_data_rate_get+0xc4>

    case LSM6DSO_XL_ODR_52Hz:
      *val = LSM6DSO_XL_ODR_52Hz;
 8005b84:	683b      	ldr	r3, [r7, #0]
 8005b86:	2203      	movs	r2, #3
 8005b88:	701a      	strb	r2, [r3, #0]
      break;
 8005b8a:	e023      	b.n	8005bd4 <lsm6dso_xl_data_rate_get+0xc4>

    case LSM6DSO_XL_ODR_104Hz:
      *val = LSM6DSO_XL_ODR_104Hz;
 8005b8c:	683b      	ldr	r3, [r7, #0]
 8005b8e:	2204      	movs	r2, #4
 8005b90:	701a      	strb	r2, [r3, #0]
      break;
 8005b92:	e01f      	b.n	8005bd4 <lsm6dso_xl_data_rate_get+0xc4>

    case LSM6DSO_XL_ODR_208Hz:
      *val = LSM6DSO_XL_ODR_208Hz;
 8005b94:	683b      	ldr	r3, [r7, #0]
 8005b96:	2205      	movs	r2, #5
 8005b98:	701a      	strb	r2, [r3, #0]
      break;
 8005b9a:	e01b      	b.n	8005bd4 <lsm6dso_xl_data_rate_get+0xc4>

    case LSM6DSO_XL_ODR_417Hz:
      *val = LSM6DSO_XL_ODR_417Hz;
 8005b9c:	683b      	ldr	r3, [r7, #0]
 8005b9e:	2206      	movs	r2, #6
 8005ba0:	701a      	strb	r2, [r3, #0]
      break;
 8005ba2:	e017      	b.n	8005bd4 <lsm6dso_xl_data_rate_get+0xc4>

    case LSM6DSO_XL_ODR_833Hz:
      *val = LSM6DSO_XL_ODR_833Hz;
 8005ba4:	683b      	ldr	r3, [r7, #0]
 8005ba6:	2207      	movs	r2, #7
 8005ba8:	701a      	strb	r2, [r3, #0]
      break;
 8005baa:	e013      	b.n	8005bd4 <lsm6dso_xl_data_rate_get+0xc4>

    case LSM6DSO_XL_ODR_1667Hz:
      *val = LSM6DSO_XL_ODR_1667Hz;
 8005bac:	683b      	ldr	r3, [r7, #0]
 8005bae:	2208      	movs	r2, #8
 8005bb0:	701a      	strb	r2, [r3, #0]
      break;
 8005bb2:	e00f      	b.n	8005bd4 <lsm6dso_xl_data_rate_get+0xc4>

    case LSM6DSO_XL_ODR_3333Hz:
      *val = LSM6DSO_XL_ODR_3333Hz;
 8005bb4:	683b      	ldr	r3, [r7, #0]
 8005bb6:	2209      	movs	r2, #9
 8005bb8:	701a      	strb	r2, [r3, #0]
      break;
 8005bba:	e00b      	b.n	8005bd4 <lsm6dso_xl_data_rate_get+0xc4>

    case LSM6DSO_XL_ODR_6667Hz:
      *val = LSM6DSO_XL_ODR_6667Hz;
 8005bbc:	683b      	ldr	r3, [r7, #0]
 8005bbe:	220a      	movs	r2, #10
 8005bc0:	701a      	strb	r2, [r3, #0]
      break;
 8005bc2:	e007      	b.n	8005bd4 <lsm6dso_xl_data_rate_get+0xc4>

    case LSM6DSO_XL_ODR_1Hz6:
      *val = LSM6DSO_XL_ODR_1Hz6;
 8005bc4:	683b      	ldr	r3, [r7, #0]
 8005bc6:	220b      	movs	r2, #11
 8005bc8:	701a      	strb	r2, [r3, #0]
      break;
 8005bca:	e003      	b.n	8005bd4 <lsm6dso_xl_data_rate_get+0xc4>

    default:
      *val = LSM6DSO_XL_ODR_OFF;
 8005bcc:	683b      	ldr	r3, [r7, #0]
 8005bce:	2200      	movs	r2, #0
 8005bd0:	701a      	strb	r2, [r3, #0]
      break;
 8005bd2:	bf00      	nop
  }

  return ret;
 8005bd4:	68fb      	ldr	r3, [r7, #12]
}
 8005bd6:	4618      	mov	r0, r3
 8005bd8:	3710      	adds	r7, #16
 8005bda:	46bd      	mov	sp, r7
 8005bdc:	bd80      	pop	{r7, pc}
 8005bde:	bf00      	nop

08005be0 <lsm6dso_gy_full_scale_set>:
  * @retval             interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t lsm6dso_gy_full_scale_set(stmdev_ctx_t *ctx,
                                  lsm6dso_fs_g_t val)
{
 8005be0:	b580      	push	{r7, lr}
 8005be2:	b084      	sub	sp, #16
 8005be4:	af00      	add	r7, sp, #0
 8005be6:	6078      	str	r0, [r7, #4]
 8005be8:	460b      	mov	r3, r1
 8005bea:	70fb      	strb	r3, [r7, #3]
  lsm6dso_ctrl2_g_t reg;
  int32_t ret;

  ret = lsm6dso_read_reg(ctx, LSM6DSO_CTRL2_G, (uint8_t *)&reg, 1);
 8005bec:	f107 0208 	add.w	r2, r7, #8
 8005bf0:	2301      	movs	r3, #1
 8005bf2:	2111      	movs	r1, #17
 8005bf4:	6878      	ldr	r0, [r7, #4]
 8005bf6:	f7ff fe03 	bl	8005800 <lsm6dso_read_reg>
 8005bfa:	60f8      	str	r0, [r7, #12]

  if (ret == 0)
 8005bfc:	68fb      	ldr	r3, [r7, #12]
 8005bfe:	2b00      	cmp	r3, #0
 8005c00:	d10f      	bne.n	8005c22 <lsm6dso_gy_full_scale_set+0x42>
  {
    reg.fs_g = (uint8_t) val;
 8005c02:	78fb      	ldrb	r3, [r7, #3]
 8005c04:	f003 0307 	and.w	r3, r3, #7
 8005c08:	b2da      	uxtb	r2, r3
 8005c0a:	7a3b      	ldrb	r3, [r7, #8]
 8005c0c:	f362 0343 	bfi	r3, r2, #1, #3
 8005c10:	723b      	strb	r3, [r7, #8]
    ret = lsm6dso_write_reg(ctx, LSM6DSO_CTRL2_G, (uint8_t *)&reg, 1);
 8005c12:	f107 0208 	add.w	r2, r7, #8
 8005c16:	2301      	movs	r3, #1
 8005c18:	2111      	movs	r1, #17
 8005c1a:	6878      	ldr	r0, [r7, #4]
 8005c1c:	f7ff fe08 	bl	8005830 <lsm6dso_write_reg>
 8005c20:	60f8      	str	r0, [r7, #12]
  }

  return ret;
 8005c22:	68fb      	ldr	r3, [r7, #12]
}
 8005c24:	4618      	mov	r0, r3
 8005c26:	3710      	adds	r7, #16
 8005c28:	46bd      	mov	sp, r7
 8005c2a:	bd80      	pop	{r7, pc}

08005c2c <lsm6dso_gy_full_scale_get>:
  * @retval             interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t lsm6dso_gy_full_scale_get(stmdev_ctx_t *ctx,
                                  lsm6dso_fs_g_t *val)
{
 8005c2c:	b580      	push	{r7, lr}
 8005c2e:	b084      	sub	sp, #16
 8005c30:	af00      	add	r7, sp, #0
 8005c32:	6078      	str	r0, [r7, #4]
 8005c34:	6039      	str	r1, [r7, #0]
  lsm6dso_ctrl2_g_t reg;
  int32_t ret;

  ret = lsm6dso_read_reg(ctx, LSM6DSO_CTRL2_G, (uint8_t *)&reg, 1);
 8005c36:	f107 0208 	add.w	r2, r7, #8
 8005c3a:	2301      	movs	r3, #1
 8005c3c:	2111      	movs	r1, #17
 8005c3e:	6878      	ldr	r0, [r7, #4]
 8005c40:	f7ff fdde 	bl	8005800 <lsm6dso_read_reg>
 8005c44:	60f8      	str	r0, [r7, #12]

  switch (reg.fs_g)
 8005c46:	7a3b      	ldrb	r3, [r7, #8]
 8005c48:	f3c3 0342 	ubfx	r3, r3, #1, #3
 8005c4c:	b2db      	uxtb	r3, r3
 8005c4e:	2b06      	cmp	r3, #6
 8005c50:	d824      	bhi.n	8005c9c <lsm6dso_gy_full_scale_get+0x70>
 8005c52:	a201      	add	r2, pc, #4	; (adr r2, 8005c58 <lsm6dso_gy_full_scale_get+0x2c>)
 8005c54:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005c58:	08005c75 	.word	0x08005c75
 8005c5c:	08005c7d 	.word	0x08005c7d
 8005c60:	08005c85 	.word	0x08005c85
 8005c64:	08005c9d 	.word	0x08005c9d
 8005c68:	08005c8d 	.word	0x08005c8d
 8005c6c:	08005c9d 	.word	0x08005c9d
 8005c70:	08005c95 	.word	0x08005c95
  {
    case LSM6DSO_250dps:
      *val = LSM6DSO_250dps;
 8005c74:	683b      	ldr	r3, [r7, #0]
 8005c76:	2200      	movs	r2, #0
 8005c78:	701a      	strb	r2, [r3, #0]
      break;
 8005c7a:	e013      	b.n	8005ca4 <lsm6dso_gy_full_scale_get+0x78>

    case LSM6DSO_125dps:
      *val = LSM6DSO_125dps;
 8005c7c:	683b      	ldr	r3, [r7, #0]
 8005c7e:	2201      	movs	r2, #1
 8005c80:	701a      	strb	r2, [r3, #0]
      break;
 8005c82:	e00f      	b.n	8005ca4 <lsm6dso_gy_full_scale_get+0x78>

    case LSM6DSO_500dps:
      *val = LSM6DSO_500dps;
 8005c84:	683b      	ldr	r3, [r7, #0]
 8005c86:	2202      	movs	r2, #2
 8005c88:	701a      	strb	r2, [r3, #0]
      break;
 8005c8a:	e00b      	b.n	8005ca4 <lsm6dso_gy_full_scale_get+0x78>

    case LSM6DSO_1000dps:
      *val = LSM6DSO_1000dps;
 8005c8c:	683b      	ldr	r3, [r7, #0]
 8005c8e:	2204      	movs	r2, #4
 8005c90:	701a      	strb	r2, [r3, #0]
      break;
 8005c92:	e007      	b.n	8005ca4 <lsm6dso_gy_full_scale_get+0x78>

    case LSM6DSO_2000dps:
      *val = LSM6DSO_2000dps;
 8005c94:	683b      	ldr	r3, [r7, #0]
 8005c96:	2206      	movs	r2, #6
 8005c98:	701a      	strb	r2, [r3, #0]
      break;
 8005c9a:	e003      	b.n	8005ca4 <lsm6dso_gy_full_scale_get+0x78>

    default:
      *val = LSM6DSO_250dps;
 8005c9c:	683b      	ldr	r3, [r7, #0]
 8005c9e:	2200      	movs	r2, #0
 8005ca0:	701a      	strb	r2, [r3, #0]
      break;
 8005ca2:	bf00      	nop
  }

  return ret;
 8005ca4:	68fb      	ldr	r3, [r7, #12]
}
 8005ca6:	4618      	mov	r0, r3
 8005ca8:	3710      	adds	r7, #16
 8005caa:	46bd      	mov	sp, r7
 8005cac:	bd80      	pop	{r7, pc}
 8005cae:	bf00      	nop

08005cb0 <lsm6dso_gy_data_rate_set>:
  * @retval             interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t lsm6dso_gy_data_rate_set(stmdev_ctx_t *ctx,
                                 lsm6dso_odr_g_t val)
{
 8005cb0:	b580      	push	{r7, lr}
 8005cb2:	b086      	sub	sp, #24
 8005cb4:	af00      	add	r7, sp, #0
 8005cb6:	6078      	str	r0, [r7, #4]
 8005cb8:	460b      	mov	r3, r1
 8005cba:	70fb      	strb	r3, [r7, #3]
  lsm6dso_odr_g_t odr_gy =  val;
 8005cbc:	78fb      	ldrb	r3, [r7, #3]
 8005cbe:	75fb      	strb	r3, [r7, #23]
  lsm6dso_fsm_odr_t fsm_odr;
  lsm6dso_ctrl2_g_t reg;
  int32_t ret;

  /* Check the Finite State Machine data rate constraints */
  ret =  lsm6dso_fsm_enable_get(ctx, &fsm_enable);
 8005cc0:	f107 030c 	add.w	r3, r7, #12
 8005cc4:	4619      	mov	r1, r3
 8005cc6:	6878      	ldr	r0, [r7, #4]
 8005cc8:	f000 facc 	bl	8006264 <lsm6dso_fsm_enable_get>
 8005ccc:	6138      	str	r0, [r7, #16]
  if (ret != 0) { return ret; }
 8005cce:	693b      	ldr	r3, [r7, #16]
 8005cd0:	2b00      	cmp	r3, #0
 8005cd2:	d001      	beq.n	8005cd8 <lsm6dso_gy_data_rate_set+0x28>
 8005cd4:	693b      	ldr	r3, [r7, #16]
 8005cd6:	e0e0      	b.n	8005e9a <lsm6dso_gy_data_rate_set+0x1ea>

  if ((fsm_enable.fsm_enable_a.fsm1_en  |
 8005cd8:	7b3b      	ldrb	r3, [r7, #12]
 8005cda:	f3c3 0300 	ubfx	r3, r3, #0, #1
 8005cde:	b2da      	uxtb	r2, r3
       fsm_enable.fsm_enable_a.fsm2_en  |
 8005ce0:	7b3b      	ldrb	r3, [r7, #12]
 8005ce2:	f3c3 0340 	ubfx	r3, r3, #1, #1
 8005ce6:	b2db      	uxtb	r3, r3
  if ((fsm_enable.fsm_enable_a.fsm1_en  |
 8005ce8:	4313      	orrs	r3, r2
 8005cea:	b2da      	uxtb	r2, r3
       fsm_enable.fsm_enable_a.fsm3_en  |
 8005cec:	7b3b      	ldrb	r3, [r7, #12]
 8005cee:	f3c3 0380 	ubfx	r3, r3, #2, #1
 8005cf2:	b2db      	uxtb	r3, r3
       fsm_enable.fsm_enable_a.fsm2_en  |
 8005cf4:	4313      	orrs	r3, r2
 8005cf6:	b2da      	uxtb	r2, r3
       fsm_enable.fsm_enable_a.fsm4_en  |
 8005cf8:	7b3b      	ldrb	r3, [r7, #12]
 8005cfa:	f3c3 03c0 	ubfx	r3, r3, #3, #1
 8005cfe:	b2db      	uxtb	r3, r3
       fsm_enable.fsm_enable_a.fsm3_en  |
 8005d00:	4313      	orrs	r3, r2
 8005d02:	b2da      	uxtb	r2, r3
       fsm_enable.fsm_enable_a.fsm5_en  |
 8005d04:	7b3b      	ldrb	r3, [r7, #12]
 8005d06:	f3c3 1300 	ubfx	r3, r3, #4, #1
 8005d0a:	b2db      	uxtb	r3, r3
       fsm_enable.fsm_enable_a.fsm4_en  |
 8005d0c:	4313      	orrs	r3, r2
 8005d0e:	b2da      	uxtb	r2, r3
       fsm_enable.fsm_enable_a.fsm6_en  |
 8005d10:	7b3b      	ldrb	r3, [r7, #12]
 8005d12:	f3c3 1340 	ubfx	r3, r3, #5, #1
 8005d16:	b2db      	uxtb	r3, r3
       fsm_enable.fsm_enable_a.fsm5_en  |
 8005d18:	4313      	orrs	r3, r2
 8005d1a:	b2da      	uxtb	r2, r3
       fsm_enable.fsm_enable_a.fsm7_en  |
 8005d1c:	7b3b      	ldrb	r3, [r7, #12]
 8005d1e:	f3c3 1380 	ubfx	r3, r3, #6, #1
 8005d22:	b2db      	uxtb	r3, r3
       fsm_enable.fsm_enable_a.fsm6_en  |
 8005d24:	4313      	orrs	r3, r2
 8005d26:	b2da      	uxtb	r2, r3
       fsm_enable.fsm_enable_a.fsm8_en  |
 8005d28:	7b3b      	ldrb	r3, [r7, #12]
 8005d2a:	f3c3 13c0 	ubfx	r3, r3, #7, #1
 8005d2e:	b2db      	uxtb	r3, r3
       fsm_enable.fsm_enable_a.fsm7_en  |
 8005d30:	4313      	orrs	r3, r2
 8005d32:	b2da      	uxtb	r2, r3
       fsm_enable.fsm_enable_b.fsm9_en  |
 8005d34:	7b7b      	ldrb	r3, [r7, #13]
 8005d36:	f3c3 0300 	ubfx	r3, r3, #0, #1
 8005d3a:	b2db      	uxtb	r3, r3
       fsm_enable.fsm_enable_a.fsm8_en  |
 8005d3c:	4313      	orrs	r3, r2
 8005d3e:	b2da      	uxtb	r2, r3
       fsm_enable.fsm_enable_b.fsm10_en |
 8005d40:	7b7b      	ldrb	r3, [r7, #13]
 8005d42:	f3c3 0340 	ubfx	r3, r3, #1, #1
 8005d46:	b2db      	uxtb	r3, r3
       fsm_enable.fsm_enable_b.fsm9_en  |
 8005d48:	4313      	orrs	r3, r2
 8005d4a:	b2da      	uxtb	r2, r3
       fsm_enable.fsm_enable_b.fsm11_en |
 8005d4c:	7b7b      	ldrb	r3, [r7, #13]
 8005d4e:	f3c3 0380 	ubfx	r3, r3, #2, #1
 8005d52:	b2db      	uxtb	r3, r3
       fsm_enable.fsm_enable_b.fsm10_en |
 8005d54:	4313      	orrs	r3, r2
 8005d56:	b2da      	uxtb	r2, r3
       fsm_enable.fsm_enable_b.fsm12_en |
 8005d58:	7b7b      	ldrb	r3, [r7, #13]
 8005d5a:	f3c3 03c0 	ubfx	r3, r3, #3, #1
 8005d5e:	b2db      	uxtb	r3, r3
       fsm_enable.fsm_enable_b.fsm11_en |
 8005d60:	4313      	orrs	r3, r2
 8005d62:	b2da      	uxtb	r2, r3
       fsm_enable.fsm_enable_b.fsm13_en |
 8005d64:	7b7b      	ldrb	r3, [r7, #13]
 8005d66:	f3c3 1300 	ubfx	r3, r3, #4, #1
 8005d6a:	b2db      	uxtb	r3, r3
       fsm_enable.fsm_enable_b.fsm12_en |
 8005d6c:	4313      	orrs	r3, r2
 8005d6e:	b2da      	uxtb	r2, r3
       fsm_enable.fsm_enable_b.fsm14_en |
 8005d70:	7b7b      	ldrb	r3, [r7, #13]
 8005d72:	f3c3 1340 	ubfx	r3, r3, #5, #1
 8005d76:	b2db      	uxtb	r3, r3
       fsm_enable.fsm_enable_b.fsm13_en |
 8005d78:	4313      	orrs	r3, r2
 8005d7a:	b2da      	uxtb	r2, r3
       fsm_enable.fsm_enable_b.fsm15_en |
 8005d7c:	7b7b      	ldrb	r3, [r7, #13]
 8005d7e:	f3c3 1380 	ubfx	r3, r3, #6, #1
 8005d82:	b2db      	uxtb	r3, r3
       fsm_enable.fsm_enable_b.fsm14_en |
 8005d84:	4313      	orrs	r3, r2
 8005d86:	b2da      	uxtb	r2, r3
       fsm_enable.fsm_enable_b.fsm16_en) == PROPERTY_ENABLE)
 8005d88:	7b7b      	ldrb	r3, [r7, #13]
 8005d8a:	f3c3 13c0 	ubfx	r3, r3, #7, #1
 8005d8e:	b2db      	uxtb	r3, r3
       fsm_enable.fsm_enable_b.fsm15_en |
 8005d90:	4313      	orrs	r3, r2
 8005d92:	b2db      	uxtb	r3, r3
  if ((fsm_enable.fsm_enable_a.fsm1_en  |
 8005d94:	2b01      	cmp	r3, #1
 8005d96:	d164      	bne.n	8005e62 <lsm6dso_gy_data_rate_set+0x1b2>
  {
    ret =  lsm6dso_fsm_data_rate_get(ctx, &fsm_odr);
 8005d98:	f107 030b 	add.w	r3, r7, #11
 8005d9c:	4619      	mov	r1, r3
 8005d9e:	6878      	ldr	r0, [r7, #4]
 8005da0:	f000 fa82 	bl	80062a8 <lsm6dso_fsm_data_rate_get>
 8005da4:	6138      	str	r0, [r7, #16]
    if (ret != 0) { return ret; }
 8005da6:	693b      	ldr	r3, [r7, #16]
 8005da8:	2b00      	cmp	r3, #0
 8005daa:	d001      	beq.n	8005db0 <lsm6dso_gy_data_rate_set+0x100>
 8005dac:	693b      	ldr	r3, [r7, #16]
 8005dae:	e074      	b.n	8005e9a <lsm6dso_gy_data_rate_set+0x1ea>

    switch (fsm_odr)
 8005db0:	7afb      	ldrb	r3, [r7, #11]
 8005db2:	2b03      	cmp	r3, #3
 8005db4:	d852      	bhi.n	8005e5c <lsm6dso_gy_data_rate_set+0x1ac>
 8005db6:	a201      	add	r2, pc, #4	; (adr r2, 8005dbc <lsm6dso_gy_data_rate_set+0x10c>)
 8005db8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005dbc:	08005dcd 	.word	0x08005dcd
 8005dc0:	08005ddf 	.word	0x08005ddf
 8005dc4:	08005dfd 	.word	0x08005dfd
 8005dc8:	08005e27 	.word	0x08005e27
    {
      case LSM6DSO_ODR_FSM_12Hz5:
        if (val == LSM6DSO_GY_ODR_OFF)
 8005dcc:	78fb      	ldrb	r3, [r7, #3]
 8005dce:	2b00      	cmp	r3, #0
 8005dd0:	d102      	bne.n	8005dd8 <lsm6dso_gy_data_rate_set+0x128>
        {
          odr_gy = LSM6DSO_GY_ODR_12Hz5;
 8005dd2:	2301      	movs	r3, #1
 8005dd4:	75fb      	strb	r3, [r7, #23]
        else
        {
          odr_gy = val;
        }

        break;
 8005dd6:	e044      	b.n	8005e62 <lsm6dso_gy_data_rate_set+0x1b2>
          odr_gy = val;
 8005dd8:	78fb      	ldrb	r3, [r7, #3]
 8005dda:	75fb      	strb	r3, [r7, #23]
        break;
 8005ddc:	e041      	b.n	8005e62 <lsm6dso_gy_data_rate_set+0x1b2>

      case LSM6DSO_ODR_FSM_26Hz:
        if (val == LSM6DSO_GY_ODR_OFF)
 8005dde:	78fb      	ldrb	r3, [r7, #3]
 8005de0:	2b00      	cmp	r3, #0
 8005de2:	d102      	bne.n	8005dea <lsm6dso_gy_data_rate_set+0x13a>
        {
          odr_gy = LSM6DSO_GY_ODR_26Hz;
 8005de4:	2302      	movs	r3, #2
 8005de6:	75fb      	strb	r3, [r7, #23]
        else
        {
          odr_gy = val;
        }

        break;
 8005de8:	e03b      	b.n	8005e62 <lsm6dso_gy_data_rate_set+0x1b2>
        else if (val == LSM6DSO_GY_ODR_12Hz5)
 8005dea:	78fb      	ldrb	r3, [r7, #3]
 8005dec:	2b01      	cmp	r3, #1
 8005dee:	d102      	bne.n	8005df6 <lsm6dso_gy_data_rate_set+0x146>
          odr_gy = LSM6DSO_GY_ODR_26Hz;
 8005df0:	2302      	movs	r3, #2
 8005df2:	75fb      	strb	r3, [r7, #23]
        break;
 8005df4:	e035      	b.n	8005e62 <lsm6dso_gy_data_rate_set+0x1b2>
          odr_gy = val;
 8005df6:	78fb      	ldrb	r3, [r7, #3]
 8005df8:	75fb      	strb	r3, [r7, #23]
        break;
 8005dfa:	e032      	b.n	8005e62 <lsm6dso_gy_data_rate_set+0x1b2>

      case LSM6DSO_ODR_FSM_52Hz:
        if (val == LSM6DSO_GY_ODR_OFF)
 8005dfc:	78fb      	ldrb	r3, [r7, #3]
 8005dfe:	2b00      	cmp	r3, #0
 8005e00:	d102      	bne.n	8005e08 <lsm6dso_gy_data_rate_set+0x158>
        {
          odr_gy = LSM6DSO_GY_ODR_52Hz;
 8005e02:	2303      	movs	r3, #3
 8005e04:	75fb      	strb	r3, [r7, #23]
        else
        {
          odr_gy = val;
        }

        break;
 8005e06:	e02c      	b.n	8005e62 <lsm6dso_gy_data_rate_set+0x1b2>
        else if (val == LSM6DSO_GY_ODR_12Hz5)
 8005e08:	78fb      	ldrb	r3, [r7, #3]
 8005e0a:	2b01      	cmp	r3, #1
 8005e0c:	d102      	bne.n	8005e14 <lsm6dso_gy_data_rate_set+0x164>
          odr_gy = LSM6DSO_GY_ODR_52Hz;
 8005e0e:	2303      	movs	r3, #3
 8005e10:	75fb      	strb	r3, [r7, #23]
        break;
 8005e12:	e026      	b.n	8005e62 <lsm6dso_gy_data_rate_set+0x1b2>
        else if (val == LSM6DSO_GY_ODR_26Hz)
 8005e14:	78fb      	ldrb	r3, [r7, #3]
 8005e16:	2b02      	cmp	r3, #2
 8005e18:	d102      	bne.n	8005e20 <lsm6dso_gy_data_rate_set+0x170>
          odr_gy = LSM6DSO_GY_ODR_52Hz;
 8005e1a:	2303      	movs	r3, #3
 8005e1c:	75fb      	strb	r3, [r7, #23]
        break;
 8005e1e:	e020      	b.n	8005e62 <lsm6dso_gy_data_rate_set+0x1b2>
          odr_gy = val;
 8005e20:	78fb      	ldrb	r3, [r7, #3]
 8005e22:	75fb      	strb	r3, [r7, #23]
        break;
 8005e24:	e01d      	b.n	8005e62 <lsm6dso_gy_data_rate_set+0x1b2>

      case LSM6DSO_ODR_FSM_104Hz:
        if (val == LSM6DSO_GY_ODR_OFF)
 8005e26:	78fb      	ldrb	r3, [r7, #3]
 8005e28:	2b00      	cmp	r3, #0
 8005e2a:	d102      	bne.n	8005e32 <lsm6dso_gy_data_rate_set+0x182>
        {
          odr_gy = LSM6DSO_GY_ODR_104Hz;
 8005e2c:	2304      	movs	r3, #4
 8005e2e:	75fb      	strb	r3, [r7, #23]
        else
        {
          odr_gy = val;
        }

        break;
 8005e30:	e017      	b.n	8005e62 <lsm6dso_gy_data_rate_set+0x1b2>
        else if (val == LSM6DSO_GY_ODR_12Hz5)
 8005e32:	78fb      	ldrb	r3, [r7, #3]
 8005e34:	2b01      	cmp	r3, #1
 8005e36:	d102      	bne.n	8005e3e <lsm6dso_gy_data_rate_set+0x18e>
          odr_gy = LSM6DSO_GY_ODR_104Hz;
 8005e38:	2304      	movs	r3, #4
 8005e3a:	75fb      	strb	r3, [r7, #23]
        break;
 8005e3c:	e011      	b.n	8005e62 <lsm6dso_gy_data_rate_set+0x1b2>
        else if (val == LSM6DSO_GY_ODR_26Hz)
 8005e3e:	78fb      	ldrb	r3, [r7, #3]
 8005e40:	2b02      	cmp	r3, #2
 8005e42:	d102      	bne.n	8005e4a <lsm6dso_gy_data_rate_set+0x19a>
          odr_gy = LSM6DSO_GY_ODR_104Hz;
 8005e44:	2304      	movs	r3, #4
 8005e46:	75fb      	strb	r3, [r7, #23]
        break;
 8005e48:	e00b      	b.n	8005e62 <lsm6dso_gy_data_rate_set+0x1b2>
        else if (val == LSM6DSO_GY_ODR_52Hz)
 8005e4a:	78fb      	ldrb	r3, [r7, #3]
 8005e4c:	2b03      	cmp	r3, #3
 8005e4e:	d102      	bne.n	8005e56 <lsm6dso_gy_data_rate_set+0x1a6>
          odr_gy = LSM6DSO_GY_ODR_104Hz;
 8005e50:	2304      	movs	r3, #4
 8005e52:	75fb      	strb	r3, [r7, #23]
        break;
 8005e54:	e005      	b.n	8005e62 <lsm6dso_gy_data_rate_set+0x1b2>
          odr_gy = val;
 8005e56:	78fb      	ldrb	r3, [r7, #3]
 8005e58:	75fb      	strb	r3, [r7, #23]
        break;
 8005e5a:	e002      	b.n	8005e62 <lsm6dso_gy_data_rate_set+0x1b2>

      default:
        odr_gy = val;
 8005e5c:	78fb      	ldrb	r3, [r7, #3]
 8005e5e:	75fb      	strb	r3, [r7, #23]
        break;
 8005e60:	bf00      	nop
    }
  }

  ret = lsm6dso_read_reg(ctx, LSM6DSO_CTRL2_G, (uint8_t *)&reg, 1);
 8005e62:	f107 0208 	add.w	r2, r7, #8
 8005e66:	2301      	movs	r3, #1
 8005e68:	2111      	movs	r1, #17
 8005e6a:	6878      	ldr	r0, [r7, #4]
 8005e6c:	f7ff fcc8 	bl	8005800 <lsm6dso_read_reg>
 8005e70:	6138      	str	r0, [r7, #16]
  reg.odr_g = (uint8_t) odr_gy;
 8005e72:	7dfb      	ldrb	r3, [r7, #23]
 8005e74:	f003 030f 	and.w	r3, r3, #15
 8005e78:	b2da      	uxtb	r2, r3
 8005e7a:	7a3b      	ldrb	r3, [r7, #8]
 8005e7c:	f362 1307 	bfi	r3, r2, #4, #4
 8005e80:	723b      	strb	r3, [r7, #8]
  ret += lsm6dso_write_reg(ctx, LSM6DSO_CTRL2_G, (uint8_t *)&reg, 1);
 8005e82:	f107 0208 	add.w	r2, r7, #8
 8005e86:	2301      	movs	r3, #1
 8005e88:	2111      	movs	r1, #17
 8005e8a:	6878      	ldr	r0, [r7, #4]
 8005e8c:	f7ff fcd0 	bl	8005830 <lsm6dso_write_reg>
 8005e90:	4602      	mov	r2, r0
 8005e92:	693b      	ldr	r3, [r7, #16]
 8005e94:	4413      	add	r3, r2
 8005e96:	613b      	str	r3, [r7, #16]

  return ret;
 8005e98:	693b      	ldr	r3, [r7, #16]
}
 8005e9a:	4618      	mov	r0, r3
 8005e9c:	3718      	adds	r7, #24
 8005e9e:	46bd      	mov	sp, r7
 8005ea0:	bd80      	pop	{r7, pc}
 8005ea2:	bf00      	nop

08005ea4 <lsm6dso_gy_data_rate_get>:
  * @retval             interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t lsm6dso_gy_data_rate_get(stmdev_ctx_t *ctx,
                                 lsm6dso_odr_g_t *val)
{
 8005ea4:	b580      	push	{r7, lr}
 8005ea6:	b084      	sub	sp, #16
 8005ea8:	af00      	add	r7, sp, #0
 8005eaa:	6078      	str	r0, [r7, #4]
 8005eac:	6039      	str	r1, [r7, #0]
  lsm6dso_ctrl2_g_t reg;
  int32_t ret;

  ret = lsm6dso_read_reg(ctx, LSM6DSO_CTRL2_G, (uint8_t *)&reg, 1);
 8005eae:	f107 0208 	add.w	r2, r7, #8
 8005eb2:	2301      	movs	r3, #1
 8005eb4:	2111      	movs	r1, #17
 8005eb6:	6878      	ldr	r0, [r7, #4]
 8005eb8:	f7ff fca2 	bl	8005800 <lsm6dso_read_reg>
 8005ebc:	60f8      	str	r0, [r7, #12]

  switch (reg.odr_g)
 8005ebe:	7a3b      	ldrb	r3, [r7, #8]
 8005ec0:	f3c3 1303 	ubfx	r3, r3, #4, #4
 8005ec4:	b2db      	uxtb	r3, r3
 8005ec6:	2b0a      	cmp	r3, #10
 8005ec8:	d844      	bhi.n	8005f54 <lsm6dso_gy_data_rate_get+0xb0>
 8005eca:	a201      	add	r2, pc, #4	; (adr r2, 8005ed0 <lsm6dso_gy_data_rate_get+0x2c>)
 8005ecc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005ed0:	08005efd 	.word	0x08005efd
 8005ed4:	08005f05 	.word	0x08005f05
 8005ed8:	08005f0d 	.word	0x08005f0d
 8005edc:	08005f15 	.word	0x08005f15
 8005ee0:	08005f1d 	.word	0x08005f1d
 8005ee4:	08005f25 	.word	0x08005f25
 8005ee8:	08005f2d 	.word	0x08005f2d
 8005eec:	08005f35 	.word	0x08005f35
 8005ef0:	08005f3d 	.word	0x08005f3d
 8005ef4:	08005f45 	.word	0x08005f45
 8005ef8:	08005f4d 	.word	0x08005f4d
  {
    case LSM6DSO_GY_ODR_OFF:
      *val = LSM6DSO_GY_ODR_OFF;
 8005efc:	683b      	ldr	r3, [r7, #0]
 8005efe:	2200      	movs	r2, #0
 8005f00:	701a      	strb	r2, [r3, #0]
      break;
 8005f02:	e02b      	b.n	8005f5c <lsm6dso_gy_data_rate_get+0xb8>

    case LSM6DSO_GY_ODR_12Hz5:
      *val = LSM6DSO_GY_ODR_12Hz5;
 8005f04:	683b      	ldr	r3, [r7, #0]
 8005f06:	2201      	movs	r2, #1
 8005f08:	701a      	strb	r2, [r3, #0]
      break;
 8005f0a:	e027      	b.n	8005f5c <lsm6dso_gy_data_rate_get+0xb8>

    case LSM6DSO_GY_ODR_26Hz:
      *val = LSM6DSO_GY_ODR_26Hz;
 8005f0c:	683b      	ldr	r3, [r7, #0]
 8005f0e:	2202      	movs	r2, #2
 8005f10:	701a      	strb	r2, [r3, #0]
      break;
 8005f12:	e023      	b.n	8005f5c <lsm6dso_gy_data_rate_get+0xb8>

    case LSM6DSO_GY_ODR_52Hz:
      *val = LSM6DSO_GY_ODR_52Hz;
 8005f14:	683b      	ldr	r3, [r7, #0]
 8005f16:	2203      	movs	r2, #3
 8005f18:	701a      	strb	r2, [r3, #0]
      break;
 8005f1a:	e01f      	b.n	8005f5c <lsm6dso_gy_data_rate_get+0xb8>

    case LSM6DSO_GY_ODR_104Hz:
      *val = LSM6DSO_GY_ODR_104Hz;
 8005f1c:	683b      	ldr	r3, [r7, #0]
 8005f1e:	2204      	movs	r2, #4
 8005f20:	701a      	strb	r2, [r3, #0]
      break;
 8005f22:	e01b      	b.n	8005f5c <lsm6dso_gy_data_rate_get+0xb8>

    case LSM6DSO_GY_ODR_208Hz:
      *val = LSM6DSO_GY_ODR_208Hz;
 8005f24:	683b      	ldr	r3, [r7, #0]
 8005f26:	2205      	movs	r2, #5
 8005f28:	701a      	strb	r2, [r3, #0]
      break;
 8005f2a:	e017      	b.n	8005f5c <lsm6dso_gy_data_rate_get+0xb8>

    case LSM6DSO_GY_ODR_417Hz:
      *val = LSM6DSO_GY_ODR_417Hz;
 8005f2c:	683b      	ldr	r3, [r7, #0]
 8005f2e:	2206      	movs	r2, #6
 8005f30:	701a      	strb	r2, [r3, #0]
      break;
 8005f32:	e013      	b.n	8005f5c <lsm6dso_gy_data_rate_get+0xb8>

    case LSM6DSO_GY_ODR_833Hz:
      *val = LSM6DSO_GY_ODR_833Hz;
 8005f34:	683b      	ldr	r3, [r7, #0]
 8005f36:	2207      	movs	r2, #7
 8005f38:	701a      	strb	r2, [r3, #0]
      break;
 8005f3a:	e00f      	b.n	8005f5c <lsm6dso_gy_data_rate_get+0xb8>

    case LSM6DSO_GY_ODR_1667Hz:
      *val = LSM6DSO_GY_ODR_1667Hz;
 8005f3c:	683b      	ldr	r3, [r7, #0]
 8005f3e:	2208      	movs	r2, #8
 8005f40:	701a      	strb	r2, [r3, #0]
      break;
 8005f42:	e00b      	b.n	8005f5c <lsm6dso_gy_data_rate_get+0xb8>

    case LSM6DSO_GY_ODR_3333Hz:
      *val = LSM6DSO_GY_ODR_3333Hz;
 8005f44:	683b      	ldr	r3, [r7, #0]
 8005f46:	2209      	movs	r2, #9
 8005f48:	701a      	strb	r2, [r3, #0]
      break;
 8005f4a:	e007      	b.n	8005f5c <lsm6dso_gy_data_rate_get+0xb8>

    case LSM6DSO_GY_ODR_6667Hz:
      *val = LSM6DSO_GY_ODR_6667Hz;
 8005f4c:	683b      	ldr	r3, [r7, #0]
 8005f4e:	220a      	movs	r2, #10
 8005f50:	701a      	strb	r2, [r3, #0]
      break;
 8005f52:	e003      	b.n	8005f5c <lsm6dso_gy_data_rate_get+0xb8>

    default:
      *val = LSM6DSO_GY_ODR_OFF;
 8005f54:	683b      	ldr	r3, [r7, #0]
 8005f56:	2200      	movs	r2, #0
 8005f58:	701a      	strb	r2, [r3, #0]
      break;
 8005f5a:	bf00      	nop
  }

  return ret;
 8005f5c:	68fb      	ldr	r3, [r7, #12]
}
 8005f5e:	4618      	mov	r0, r3
 8005f60:	3710      	adds	r7, #16
 8005f62:	46bd      	mov	sp, r7
 8005f64:	bd80      	pop	{r7, pc}
 8005f66:	bf00      	nop

08005f68 <lsm6dso_block_data_update_set>:
  * @param  val      change the values of bdu in reg CTRL3_C
  * @retval             interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t lsm6dso_block_data_update_set(stmdev_ctx_t *ctx, uint8_t val)
{
 8005f68:	b580      	push	{r7, lr}
 8005f6a:	b084      	sub	sp, #16
 8005f6c:	af00      	add	r7, sp, #0
 8005f6e:	6078      	str	r0, [r7, #4]
 8005f70:	460b      	mov	r3, r1
 8005f72:	70fb      	strb	r3, [r7, #3]
  lsm6dso_ctrl3_c_t reg;
  int32_t ret;

  ret = lsm6dso_read_reg(ctx, LSM6DSO_CTRL3_C, (uint8_t *)&reg, 1);
 8005f74:	f107 0208 	add.w	r2, r7, #8
 8005f78:	2301      	movs	r3, #1
 8005f7a:	2112      	movs	r1, #18
 8005f7c:	6878      	ldr	r0, [r7, #4]
 8005f7e:	f7ff fc3f 	bl	8005800 <lsm6dso_read_reg>
 8005f82:	60f8      	str	r0, [r7, #12]

  if (ret == 0)
 8005f84:	68fb      	ldr	r3, [r7, #12]
 8005f86:	2b00      	cmp	r3, #0
 8005f88:	d10f      	bne.n	8005faa <lsm6dso_block_data_update_set+0x42>
  {
    reg.bdu = val;
 8005f8a:	78fb      	ldrb	r3, [r7, #3]
 8005f8c:	f003 0301 	and.w	r3, r3, #1
 8005f90:	b2da      	uxtb	r2, r3
 8005f92:	7a3b      	ldrb	r3, [r7, #8]
 8005f94:	f362 1386 	bfi	r3, r2, #6, #1
 8005f98:	723b      	strb	r3, [r7, #8]
    ret = lsm6dso_write_reg(ctx, LSM6DSO_CTRL3_C, (uint8_t *)&reg, 1);
 8005f9a:	f107 0208 	add.w	r2, r7, #8
 8005f9e:	2301      	movs	r3, #1
 8005fa0:	2112      	movs	r1, #18
 8005fa2:	6878      	ldr	r0, [r7, #4]
 8005fa4:	f7ff fc44 	bl	8005830 <lsm6dso_write_reg>
 8005fa8:	60f8      	str	r0, [r7, #12]
  }

  return ret;
 8005faa:	68fb      	ldr	r3, [r7, #12]
}
 8005fac:	4618      	mov	r0, r3
 8005fae:	3710      	adds	r7, #16
 8005fb0:	46bd      	mov	sp, r7
 8005fb2:	bd80      	pop	{r7, pc}

08005fb4 <lsm6dso_angular_rate_raw_get>:
  * @param  buff     buffer that stores data read
  * @retval             interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t lsm6dso_angular_rate_raw_get(stmdev_ctx_t *ctx, int16_t *val)
{
 8005fb4:	b580      	push	{r7, lr}
 8005fb6:	b086      	sub	sp, #24
 8005fb8:	af00      	add	r7, sp, #0
 8005fba:	6078      	str	r0, [r7, #4]
 8005fbc:	6039      	str	r1, [r7, #0]
  uint8_t buff[6];
  int32_t ret;

  ret = lsm6dso_read_reg(ctx, LSM6DSO_OUTX_L_G, buff, 6);
 8005fbe:	f107 020c 	add.w	r2, r7, #12
 8005fc2:	2306      	movs	r3, #6
 8005fc4:	2122      	movs	r1, #34	; 0x22
 8005fc6:	6878      	ldr	r0, [r7, #4]
 8005fc8:	f7ff fc1a 	bl	8005800 <lsm6dso_read_reg>
 8005fcc:	6178      	str	r0, [r7, #20]
  val[0] = (int16_t)buff[1];
 8005fce:	7b7b      	ldrb	r3, [r7, #13]
 8005fd0:	b21a      	sxth	r2, r3
 8005fd2:	683b      	ldr	r3, [r7, #0]
 8005fd4:	801a      	strh	r2, [r3, #0]
  val[0] = (val[0] * 256) + (int16_t)buff[0];
 8005fd6:	683b      	ldr	r3, [r7, #0]
 8005fd8:	f9b3 3000 	ldrsh.w	r3, [r3]
 8005fdc:	b29b      	uxth	r3, r3
 8005fde:	021b      	lsls	r3, r3, #8
 8005fe0:	b29a      	uxth	r2, r3
 8005fe2:	7b3b      	ldrb	r3, [r7, #12]
 8005fe4:	b29b      	uxth	r3, r3
 8005fe6:	4413      	add	r3, r2
 8005fe8:	b29b      	uxth	r3, r3
 8005fea:	b21a      	sxth	r2, r3
 8005fec:	683b      	ldr	r3, [r7, #0]
 8005fee:	801a      	strh	r2, [r3, #0]
  val[1] = (int16_t)buff[3];
 8005ff0:	7bfa      	ldrb	r2, [r7, #15]
 8005ff2:	683b      	ldr	r3, [r7, #0]
 8005ff4:	3302      	adds	r3, #2
 8005ff6:	b212      	sxth	r2, r2
 8005ff8:	801a      	strh	r2, [r3, #0]
  val[1] = (val[1] * 256) + (int16_t)buff[2];
 8005ffa:	683b      	ldr	r3, [r7, #0]
 8005ffc:	3302      	adds	r3, #2
 8005ffe:	f9b3 3000 	ldrsh.w	r3, [r3]
 8006002:	b29b      	uxth	r3, r3
 8006004:	021b      	lsls	r3, r3, #8
 8006006:	b29a      	uxth	r2, r3
 8006008:	7bbb      	ldrb	r3, [r7, #14]
 800600a:	b29b      	uxth	r3, r3
 800600c:	4413      	add	r3, r2
 800600e:	b29a      	uxth	r2, r3
 8006010:	683b      	ldr	r3, [r7, #0]
 8006012:	3302      	adds	r3, #2
 8006014:	b212      	sxth	r2, r2
 8006016:	801a      	strh	r2, [r3, #0]
  val[2] = (int16_t)buff[5];
 8006018:	7c7a      	ldrb	r2, [r7, #17]
 800601a:	683b      	ldr	r3, [r7, #0]
 800601c:	3304      	adds	r3, #4
 800601e:	b212      	sxth	r2, r2
 8006020:	801a      	strh	r2, [r3, #0]
  val[2] = (val[2] * 256) + (int16_t)buff[4];
 8006022:	683b      	ldr	r3, [r7, #0]
 8006024:	3304      	adds	r3, #4
 8006026:	f9b3 3000 	ldrsh.w	r3, [r3]
 800602a:	b29b      	uxth	r3, r3
 800602c:	021b      	lsls	r3, r3, #8
 800602e:	b29a      	uxth	r2, r3
 8006030:	7c3b      	ldrb	r3, [r7, #16]
 8006032:	b29b      	uxth	r3, r3
 8006034:	4413      	add	r3, r2
 8006036:	b29a      	uxth	r2, r3
 8006038:	683b      	ldr	r3, [r7, #0]
 800603a:	3304      	adds	r3, #4
 800603c:	b212      	sxth	r2, r2
 800603e:	801a      	strh	r2, [r3, #0]

  return ret;
 8006040:	697b      	ldr	r3, [r7, #20]
}
 8006042:	4618      	mov	r0, r3
 8006044:	3718      	adds	r7, #24
 8006046:	46bd      	mov	sp, r7
 8006048:	bd80      	pop	{r7, pc}

0800604a <lsm6dso_acceleration_raw_get>:
  * @param  buff     buffer that stores data read
  * @retval             interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t lsm6dso_acceleration_raw_get(stmdev_ctx_t *ctx, int16_t *val)
{
 800604a:	b580      	push	{r7, lr}
 800604c:	b086      	sub	sp, #24
 800604e:	af00      	add	r7, sp, #0
 8006050:	6078      	str	r0, [r7, #4]
 8006052:	6039      	str	r1, [r7, #0]
  uint8_t buff[6];
  int32_t ret;

  ret = lsm6dso_read_reg(ctx, LSM6DSO_OUTX_L_A, buff, 6);
 8006054:	f107 020c 	add.w	r2, r7, #12
 8006058:	2306      	movs	r3, #6
 800605a:	2128      	movs	r1, #40	; 0x28
 800605c:	6878      	ldr	r0, [r7, #4]
 800605e:	f7ff fbcf 	bl	8005800 <lsm6dso_read_reg>
 8006062:	6178      	str	r0, [r7, #20]
  val[0] = (int16_t)buff[1];
 8006064:	7b7b      	ldrb	r3, [r7, #13]
 8006066:	b21a      	sxth	r2, r3
 8006068:	683b      	ldr	r3, [r7, #0]
 800606a:	801a      	strh	r2, [r3, #0]
  val[0] = (val[0] * 256) + (int16_t)buff[0];
 800606c:	683b      	ldr	r3, [r7, #0]
 800606e:	f9b3 3000 	ldrsh.w	r3, [r3]
 8006072:	b29b      	uxth	r3, r3
 8006074:	021b      	lsls	r3, r3, #8
 8006076:	b29a      	uxth	r2, r3
 8006078:	7b3b      	ldrb	r3, [r7, #12]
 800607a:	b29b      	uxth	r3, r3
 800607c:	4413      	add	r3, r2
 800607e:	b29b      	uxth	r3, r3
 8006080:	b21a      	sxth	r2, r3
 8006082:	683b      	ldr	r3, [r7, #0]
 8006084:	801a      	strh	r2, [r3, #0]
  val[1] = (int16_t)buff[3];
 8006086:	7bfa      	ldrb	r2, [r7, #15]
 8006088:	683b      	ldr	r3, [r7, #0]
 800608a:	3302      	adds	r3, #2
 800608c:	b212      	sxth	r2, r2
 800608e:	801a      	strh	r2, [r3, #0]
  val[1] = (val[1] * 256) + (int16_t)buff[2];
 8006090:	683b      	ldr	r3, [r7, #0]
 8006092:	3302      	adds	r3, #2
 8006094:	f9b3 3000 	ldrsh.w	r3, [r3]
 8006098:	b29b      	uxth	r3, r3
 800609a:	021b      	lsls	r3, r3, #8
 800609c:	b29a      	uxth	r2, r3
 800609e:	7bbb      	ldrb	r3, [r7, #14]
 80060a0:	b29b      	uxth	r3, r3
 80060a2:	4413      	add	r3, r2
 80060a4:	b29a      	uxth	r2, r3
 80060a6:	683b      	ldr	r3, [r7, #0]
 80060a8:	3302      	adds	r3, #2
 80060aa:	b212      	sxth	r2, r2
 80060ac:	801a      	strh	r2, [r3, #0]
  val[2] = (int16_t)buff[5];
 80060ae:	7c7a      	ldrb	r2, [r7, #17]
 80060b0:	683b      	ldr	r3, [r7, #0]
 80060b2:	3304      	adds	r3, #4
 80060b4:	b212      	sxth	r2, r2
 80060b6:	801a      	strh	r2, [r3, #0]
  val[2] = (val[2] * 256) + (int16_t)buff[4];
 80060b8:	683b      	ldr	r3, [r7, #0]
 80060ba:	3304      	adds	r3, #4
 80060bc:	f9b3 3000 	ldrsh.w	r3, [r3]
 80060c0:	b29b      	uxth	r3, r3
 80060c2:	021b      	lsls	r3, r3, #8
 80060c4:	b29a      	uxth	r2, r3
 80060c6:	7c3b      	ldrb	r3, [r7, #16]
 80060c8:	b29b      	uxth	r3, r3
 80060ca:	4413      	add	r3, r2
 80060cc:	b29a      	uxth	r2, r3
 80060ce:	683b      	ldr	r3, [r7, #0]
 80060d0:	3304      	adds	r3, #4
 80060d2:	b212      	sxth	r2, r2
 80060d4:	801a      	strh	r2, [r3, #0]

  return ret;
 80060d6:	697b      	ldr	r3, [r7, #20]
}
 80060d8:	4618      	mov	r0, r3
 80060da:	3718      	adds	r7, #24
 80060dc:	46bd      	mov	sp, r7
 80060de:	bd80      	pop	{r7, pc}

080060e0 <lsm6dso_mem_bank_set>:
  * @retval          interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t lsm6dso_mem_bank_set(stmdev_ctx_t *ctx,
                             lsm6dso_reg_access_t val)
{
 80060e0:	b580      	push	{r7, lr}
 80060e2:	b084      	sub	sp, #16
 80060e4:	af00      	add	r7, sp, #0
 80060e6:	6078      	str	r0, [r7, #4]
 80060e8:	460b      	mov	r3, r1
 80060ea:	70fb      	strb	r3, [r7, #3]
  lsm6dso_func_cfg_access_t reg = {0};
 80060ec:	2300      	movs	r3, #0
 80060ee:	723b      	strb	r3, [r7, #8]
  int32_t ret;

  /*  no need to read it first as the pther bits are reserved and must be zero */
  reg.reg_access = (uint8_t)val;
 80060f0:	78fb      	ldrb	r3, [r7, #3]
 80060f2:	f003 0303 	and.w	r3, r3, #3
 80060f6:	b2da      	uxtb	r2, r3
 80060f8:	7a3b      	ldrb	r3, [r7, #8]
 80060fa:	f362 1387 	bfi	r3, r2, #6, #2
 80060fe:	723b      	strb	r3, [r7, #8]
  ret = lsm6dso_write_reg(ctx, LSM6DSO_FUNC_CFG_ACCESS, (uint8_t *)&reg, 1);
 8006100:	f107 0208 	add.w	r2, r7, #8
 8006104:	2301      	movs	r3, #1
 8006106:	2101      	movs	r1, #1
 8006108:	6878      	ldr	r0, [r7, #4]
 800610a:	f7ff fb91 	bl	8005830 <lsm6dso_write_reg>
 800610e:	60f8      	str	r0, [r7, #12]

  return ret;
 8006110:	68fb      	ldr	r3, [r7, #12]
}
 8006112:	4618      	mov	r0, r3
 8006114:	3710      	adds	r7, #16
 8006116:	46bd      	mov	sp, r7
 8006118:	bd80      	pop	{r7, pc}

0800611a <lsm6dso_device_id_get>:
  * @param  buff     buffer that stores data read
  * @retval             interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t lsm6dso_device_id_get(stmdev_ctx_t *ctx, uint8_t *buff)
{
 800611a:	b580      	push	{r7, lr}
 800611c:	b084      	sub	sp, #16
 800611e:	af00      	add	r7, sp, #0
 8006120:	6078      	str	r0, [r7, #4]
 8006122:	6039      	str	r1, [r7, #0]
  int32_t ret;

  ret = lsm6dso_read_reg(ctx, LSM6DSO_WHO_AM_I, buff, 1);
 8006124:	2301      	movs	r3, #1
 8006126:	683a      	ldr	r2, [r7, #0]
 8006128:	210f      	movs	r1, #15
 800612a:	6878      	ldr	r0, [r7, #4]
 800612c:	f7ff fb68 	bl	8005800 <lsm6dso_read_reg>
 8006130:	60f8      	str	r0, [r7, #12]

  return ret;
 8006132:	68fb      	ldr	r3, [r7, #12]
}
 8006134:	4618      	mov	r0, r3
 8006136:	3710      	adds	r7, #16
 8006138:	46bd      	mov	sp, r7
 800613a:	bd80      	pop	{r7, pc}

0800613c <lsm6dso_auto_increment_set>:
  * @param  val      change the values of if_inc in reg CTRL3_C
  * @retval             interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t lsm6dso_auto_increment_set(stmdev_ctx_t *ctx, uint8_t val)
{
 800613c:	b580      	push	{r7, lr}
 800613e:	b084      	sub	sp, #16
 8006140:	af00      	add	r7, sp, #0
 8006142:	6078      	str	r0, [r7, #4]
 8006144:	460b      	mov	r3, r1
 8006146:	70fb      	strb	r3, [r7, #3]
  lsm6dso_ctrl3_c_t reg;
  int32_t ret;

  ret = lsm6dso_read_reg(ctx, LSM6DSO_CTRL3_C, (uint8_t *)&reg, 1);
 8006148:	f107 0208 	add.w	r2, r7, #8
 800614c:	2301      	movs	r3, #1
 800614e:	2112      	movs	r1, #18
 8006150:	6878      	ldr	r0, [r7, #4]
 8006152:	f7ff fb55 	bl	8005800 <lsm6dso_read_reg>
 8006156:	60f8      	str	r0, [r7, #12]

  if (ret == 0)
 8006158:	68fb      	ldr	r3, [r7, #12]
 800615a:	2b00      	cmp	r3, #0
 800615c:	d10f      	bne.n	800617e <lsm6dso_auto_increment_set+0x42>
  {
    reg.if_inc = val;
 800615e:	78fb      	ldrb	r3, [r7, #3]
 8006160:	f003 0301 	and.w	r3, r3, #1
 8006164:	b2da      	uxtb	r2, r3
 8006166:	7a3b      	ldrb	r3, [r7, #8]
 8006168:	f362 0382 	bfi	r3, r2, #2, #1
 800616c:	723b      	strb	r3, [r7, #8]
    ret = lsm6dso_write_reg(ctx, LSM6DSO_CTRL3_C, (uint8_t *)&reg, 1);
 800616e:	f107 0208 	add.w	r2, r7, #8
 8006172:	2301      	movs	r3, #1
 8006174:	2112      	movs	r1, #18
 8006176:	6878      	ldr	r0, [r7, #4]
 8006178:	f7ff fb5a 	bl	8005830 <lsm6dso_write_reg>
 800617c:	60f8      	str	r0, [r7, #12]
  }

  return ret;
 800617e:	68fb      	ldr	r3, [r7, #12]
}
 8006180:	4618      	mov	r0, r3
 8006182:	3710      	adds	r7, #16
 8006184:	46bd      	mov	sp, r7
 8006186:	bd80      	pop	{r7, pc}

08006188 <lsm6dso_i3c_disable_set>:
  * @retval             interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t lsm6dso_i3c_disable_set(stmdev_ctx_t *ctx,
                                lsm6dso_i3c_disable_t val)
{
 8006188:	b580      	push	{r7, lr}
 800618a:	b086      	sub	sp, #24
 800618c:	af00      	add	r7, sp, #0
 800618e:	6078      	str	r0, [r7, #4]
 8006190:	460b      	mov	r3, r1
 8006192:	70fb      	strb	r3, [r7, #3]
  lsm6dso_i3c_bus_avb_t i3c_bus_avb;
  lsm6dso_ctrl9_xl_t ctrl9_xl;
  int32_t ret;

  ret = lsm6dso_read_reg(ctx, LSM6DSO_CTRL9_XL, (uint8_t *)&ctrl9_xl, 1);
 8006194:	f107 020c 	add.w	r2, r7, #12
 8006198:	2301      	movs	r3, #1
 800619a:	2118      	movs	r1, #24
 800619c:	6878      	ldr	r0, [r7, #4]
 800619e:	f7ff fb2f 	bl	8005800 <lsm6dso_read_reg>
 80061a2:	6178      	str	r0, [r7, #20]
  ctrl9_xl.i3c_disable = ((uint8_t)val & 0x80U) >> 7;
 80061a4:	78fb      	ldrb	r3, [r7, #3]
 80061a6:	09db      	lsrs	r3, r3, #7
 80061a8:	b2db      	uxtb	r3, r3
 80061aa:	f003 0301 	and.w	r3, r3, #1
 80061ae:	b2da      	uxtb	r2, r3
 80061b0:	7b3b      	ldrb	r3, [r7, #12]
 80061b2:	f362 0341 	bfi	r3, r2, #1, #1
 80061b6:	733b      	strb	r3, [r7, #12]
  ret += lsm6dso_write_reg(ctx, LSM6DSO_CTRL9_XL, (uint8_t *)&ctrl9_xl, 1);
 80061b8:	f107 020c 	add.w	r2, r7, #12
 80061bc:	2301      	movs	r3, #1
 80061be:	2118      	movs	r1, #24
 80061c0:	6878      	ldr	r0, [r7, #4]
 80061c2:	f7ff fb35 	bl	8005830 <lsm6dso_write_reg>
 80061c6:	4602      	mov	r2, r0
 80061c8:	697b      	ldr	r3, [r7, #20]
 80061ca:	4413      	add	r3, r2
 80061cc:	617b      	str	r3, [r7, #20]
  if (ret != 0) { return ret; }
 80061ce:	697b      	ldr	r3, [r7, #20]
 80061d0:	2b00      	cmp	r3, #0
 80061d2:	d001      	beq.n	80061d8 <lsm6dso_i3c_disable_set+0x50>
 80061d4:	697b      	ldr	r3, [r7, #20]
 80061d6:	e01b      	b.n	8006210 <lsm6dso_i3c_disable_set+0x88>

  ret = lsm6dso_read_reg(ctx, LSM6DSO_I3C_BUS_AVB, (uint8_t *)&i3c_bus_avb, 1);
 80061d8:	f107 0210 	add.w	r2, r7, #16
 80061dc:	2301      	movs	r3, #1
 80061de:	2162      	movs	r1, #98	; 0x62
 80061e0:	6878      	ldr	r0, [r7, #4]
 80061e2:	f7ff fb0d 	bl	8005800 <lsm6dso_read_reg>
 80061e6:	6178      	str	r0, [r7, #20]
  i3c_bus_avb.i3c_bus_avb_sel = (uint8_t)val & 0x03U;
 80061e8:	78fb      	ldrb	r3, [r7, #3]
 80061ea:	f003 0303 	and.w	r3, r3, #3
 80061ee:	b2da      	uxtb	r2, r3
 80061f0:	7c3b      	ldrb	r3, [r7, #16]
 80061f2:	f362 03c4 	bfi	r3, r2, #3, #2
 80061f6:	743b      	strb	r3, [r7, #16]
  ret += lsm6dso_write_reg(ctx, LSM6DSO_I3C_BUS_AVB, (uint8_t *)&i3c_bus_avb, 1);
 80061f8:	f107 0210 	add.w	r2, r7, #16
 80061fc:	2301      	movs	r3, #1
 80061fe:	2162      	movs	r1, #98	; 0x62
 8006200:	6878      	ldr	r0, [r7, #4]
 8006202:	f7ff fb15 	bl	8005830 <lsm6dso_write_reg>
 8006206:	4602      	mov	r2, r0
 8006208:	697b      	ldr	r3, [r7, #20]
 800620a:	4413      	add	r3, r2
 800620c:	617b      	str	r3, [r7, #20]

  return ret;
 800620e:	697b      	ldr	r3, [r7, #20]
}
 8006210:	4618      	mov	r0, r3
 8006212:	3718      	adds	r7, #24
 8006214:	46bd      	mov	sp, r7
 8006216:	bd80      	pop	{r7, pc}

08006218 <lsm6dso_fifo_mode_set>:
  * @retval             interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t lsm6dso_fifo_mode_set(stmdev_ctx_t *ctx,
                              lsm6dso_fifo_mode_t val)
{
 8006218:	b580      	push	{r7, lr}
 800621a:	b084      	sub	sp, #16
 800621c:	af00      	add	r7, sp, #0
 800621e:	6078      	str	r0, [r7, #4]
 8006220:	460b      	mov	r3, r1
 8006222:	70fb      	strb	r3, [r7, #3]
  lsm6dso_fifo_ctrl4_t reg;
  int32_t ret;

  ret = lsm6dso_read_reg(ctx, LSM6DSO_FIFO_CTRL4, (uint8_t *)&reg, 1);
 8006224:	f107 0208 	add.w	r2, r7, #8
 8006228:	2301      	movs	r3, #1
 800622a:	210a      	movs	r1, #10
 800622c:	6878      	ldr	r0, [r7, #4]
 800622e:	f7ff fae7 	bl	8005800 <lsm6dso_read_reg>
 8006232:	60f8      	str	r0, [r7, #12]

  if (ret == 0)
 8006234:	68fb      	ldr	r3, [r7, #12]
 8006236:	2b00      	cmp	r3, #0
 8006238:	d10f      	bne.n	800625a <lsm6dso_fifo_mode_set+0x42>
  {
    reg.fifo_mode = (uint8_t)val;
 800623a:	78fb      	ldrb	r3, [r7, #3]
 800623c:	f003 0307 	and.w	r3, r3, #7
 8006240:	b2da      	uxtb	r2, r3
 8006242:	7a3b      	ldrb	r3, [r7, #8]
 8006244:	f362 0302 	bfi	r3, r2, #0, #3
 8006248:	723b      	strb	r3, [r7, #8]
    ret = lsm6dso_write_reg(ctx, LSM6DSO_FIFO_CTRL4, (uint8_t *)&reg, 1);
 800624a:	f107 0208 	add.w	r2, r7, #8
 800624e:	2301      	movs	r3, #1
 8006250:	210a      	movs	r1, #10
 8006252:	6878      	ldr	r0, [r7, #4]
 8006254:	f7ff faec 	bl	8005830 <lsm6dso_write_reg>
 8006258:	60f8      	str	r0, [r7, #12]
  }

  return ret;
 800625a:	68fb      	ldr	r3, [r7, #12]
}
 800625c:	4618      	mov	r0, r3
 800625e:	3710      	adds	r7, #16
 8006260:	46bd      	mov	sp, r7
 8006262:	bd80      	pop	{r7, pc}

08006264 <lsm6dso_fsm_enable_get>:
  * @retval             interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t lsm6dso_fsm_enable_get(stmdev_ctx_t *ctx,
                               lsm6dso_emb_fsm_enable_t *val)
{
 8006264:	b580      	push	{r7, lr}
 8006266:	b084      	sub	sp, #16
 8006268:	af00      	add	r7, sp, #0
 800626a:	6078      	str	r0, [r7, #4]
 800626c:	6039      	str	r1, [r7, #0]
  int32_t ret;

  ret = lsm6dso_mem_bank_set(ctx, LSM6DSO_EMBEDDED_FUNC_BANK);
 800626e:	2102      	movs	r1, #2
 8006270:	6878      	ldr	r0, [r7, #4]
 8006272:	f7ff ff35 	bl	80060e0 <lsm6dso_mem_bank_set>
 8006276:	60f8      	str	r0, [r7, #12]
  ret += lsm6dso_read_reg(ctx, LSM6DSO_FSM_ENABLE_A, (uint8_t *) val, 2);
 8006278:	2302      	movs	r3, #2
 800627a:	683a      	ldr	r2, [r7, #0]
 800627c:	2146      	movs	r1, #70	; 0x46
 800627e:	6878      	ldr	r0, [r7, #4]
 8006280:	f7ff fabe 	bl	8005800 <lsm6dso_read_reg>
 8006284:	4602      	mov	r2, r0
 8006286:	68fb      	ldr	r3, [r7, #12]
 8006288:	4413      	add	r3, r2
 800628a:	60fb      	str	r3, [r7, #12]
  ret += lsm6dso_mem_bank_set(ctx, LSM6DSO_USER_BANK);
 800628c:	2100      	movs	r1, #0
 800628e:	6878      	ldr	r0, [r7, #4]
 8006290:	f7ff ff26 	bl	80060e0 <lsm6dso_mem_bank_set>
 8006294:	4602      	mov	r2, r0
 8006296:	68fb      	ldr	r3, [r7, #12]
 8006298:	4413      	add	r3, r2
 800629a:	60fb      	str	r3, [r7, #12]

  return ret;
 800629c:	68fb      	ldr	r3, [r7, #12]
}
 800629e:	4618      	mov	r0, r3
 80062a0:	3710      	adds	r7, #16
 80062a2:	46bd      	mov	sp, r7
 80062a4:	bd80      	pop	{r7, pc}
	...

080062a8 <lsm6dso_fsm_data_rate_get>:
  * @retval             interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t lsm6dso_fsm_data_rate_get(stmdev_ctx_t *ctx,
                                  lsm6dso_fsm_odr_t *val)
{
 80062a8:	b580      	push	{r7, lr}
 80062aa:	b084      	sub	sp, #16
 80062ac:	af00      	add	r7, sp, #0
 80062ae:	6078      	str	r0, [r7, #4]
 80062b0:	6039      	str	r1, [r7, #0]
  lsm6dso_emb_func_odr_cfg_b_t reg;
  int32_t ret;

  ret = lsm6dso_mem_bank_set(ctx, LSM6DSO_EMBEDDED_FUNC_BANK);
 80062b2:	2102      	movs	r1, #2
 80062b4:	6878      	ldr	r0, [r7, #4]
 80062b6:	f7ff ff13 	bl	80060e0 <lsm6dso_mem_bank_set>
 80062ba:	60f8      	str	r0, [r7, #12]
  if (ret != 0) { return ret; }
 80062bc:	68fb      	ldr	r3, [r7, #12]
 80062be:	2b00      	cmp	r3, #0
 80062c0:	d001      	beq.n	80062c6 <lsm6dso_fsm_data_rate_get+0x1e>
 80062c2:	68fb      	ldr	r3, [r7, #12]
 80062c4:	e03a      	b.n	800633c <lsm6dso_fsm_data_rate_get+0x94>

  ret = lsm6dso_read_reg(ctx, LSM6DSO_EMB_FUNC_ODR_CFG_B, (uint8_t *)&reg, 1);
 80062c6:	f107 0208 	add.w	r2, r7, #8
 80062ca:	2301      	movs	r3, #1
 80062cc:	215f      	movs	r1, #95	; 0x5f
 80062ce:	6878      	ldr	r0, [r7, #4]
 80062d0:	f7ff fa96 	bl	8005800 <lsm6dso_read_reg>
 80062d4:	60f8      	str	r0, [r7, #12]
  if (ret != 0) { goto exit; }
 80062d6:	68fb      	ldr	r3, [r7, #12]
 80062d8:	2b00      	cmp	r3, #0
 80062da:	d125      	bne.n	8006328 <lsm6dso_fsm_data_rate_get+0x80>

  switch (reg.fsm_odr)
 80062dc:	7a3b      	ldrb	r3, [r7, #8]
 80062de:	f3c3 03c1 	ubfx	r3, r3, #3, #2
 80062e2:	b2db      	uxtb	r3, r3
 80062e4:	2b03      	cmp	r3, #3
 80062e6:	d81b      	bhi.n	8006320 <lsm6dso_fsm_data_rate_get+0x78>
 80062e8:	a201      	add	r2, pc, #4	; (adr r2, 80062f0 <lsm6dso_fsm_data_rate_get+0x48>)
 80062ea:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80062ee:	bf00      	nop
 80062f0:	08006301 	.word	0x08006301
 80062f4:	08006309 	.word	0x08006309
 80062f8:	08006311 	.word	0x08006311
 80062fc:	08006319 	.word	0x08006319
  {
    case LSM6DSO_ODR_FSM_12Hz5:
      *val = LSM6DSO_ODR_FSM_12Hz5;
 8006300:	683b      	ldr	r3, [r7, #0]
 8006302:	2200      	movs	r2, #0
 8006304:	701a      	strb	r2, [r3, #0]
      break;
 8006306:	e010      	b.n	800632a <lsm6dso_fsm_data_rate_get+0x82>

    case LSM6DSO_ODR_FSM_26Hz:
      *val = LSM6DSO_ODR_FSM_26Hz;
 8006308:	683b      	ldr	r3, [r7, #0]
 800630a:	2201      	movs	r2, #1
 800630c:	701a      	strb	r2, [r3, #0]
      break;
 800630e:	e00c      	b.n	800632a <lsm6dso_fsm_data_rate_get+0x82>

    case LSM6DSO_ODR_FSM_52Hz:
      *val = LSM6DSO_ODR_FSM_52Hz;
 8006310:	683b      	ldr	r3, [r7, #0]
 8006312:	2202      	movs	r2, #2
 8006314:	701a      	strb	r2, [r3, #0]
      break;
 8006316:	e008      	b.n	800632a <lsm6dso_fsm_data_rate_get+0x82>

    case LSM6DSO_ODR_FSM_104Hz:
      *val = LSM6DSO_ODR_FSM_104Hz;
 8006318:	683b      	ldr	r3, [r7, #0]
 800631a:	2203      	movs	r2, #3
 800631c:	701a      	strb	r2, [r3, #0]
      break;
 800631e:	e004      	b.n	800632a <lsm6dso_fsm_data_rate_get+0x82>

    default:
      *val = LSM6DSO_ODR_FSM_12Hz5;
 8006320:	683b      	ldr	r3, [r7, #0]
 8006322:	2200      	movs	r2, #0
 8006324:	701a      	strb	r2, [r3, #0]
      break;
 8006326:	e000      	b.n	800632a <lsm6dso_fsm_data_rate_get+0x82>
  if (ret != 0) { goto exit; }
 8006328:	bf00      	nop
  }

exit:
  ret += lsm6dso_mem_bank_set(ctx, LSM6DSO_USER_BANK);
 800632a:	2100      	movs	r1, #0
 800632c:	6878      	ldr	r0, [r7, #4]
 800632e:	f7ff fed7 	bl	80060e0 <lsm6dso_mem_bank_set>
 8006332:	4602      	mov	r2, r0
 8006334:	68fb      	ldr	r3, [r7, #12]
 8006336:	4413      	add	r3, r2
 8006338:	60fb      	str	r3, [r7, #12]

  return ret;
 800633a:	68fb      	ldr	r3, [r7, #12]
}
 800633c:	4618      	mov	r0, r3
 800633e:	3710      	adds	r7, #16
 8006340:	46bd      	mov	sp, r7
 8006342:	bd80      	pop	{r7, pc}

08006344 <IKS01A3_MOTION_SENSOR_Init>:
  *         - MOTION_ACCELERO for instance 1
  *         - MOTION_MAGNETO for instance 2
  * @retval BSP status
  */
int32_t IKS01A3_MOTION_SENSOR_Init(uint32_t Instance, uint32_t Functions)
{
 8006344:	b580      	push	{r7, lr}
 8006346:	b08e      	sub	sp, #56	; 0x38
 8006348:	af00      	add	r7, sp, #0
 800634a:	6078      	str	r0, [r7, #4]
 800634c:	6039      	str	r1, [r7, #0]
  int32_t ret = BSP_ERROR_NONE;
 800634e:	2300      	movs	r3, #0
 8006350:	637b      	str	r3, [r7, #52]	; 0x34
  uint32_t function = MOTION_GYRO;
 8006352:	2301      	movs	r3, #1
 8006354:	633b      	str	r3, [r7, #48]	; 0x30
  uint32_t i;
  uint32_t component_functions = 0;
 8006356:	2300      	movs	r3, #0
 8006358:	62bb      	str	r3, [r7, #40]	; 0x28
  IKS01A3_MOTION_SENSOR_Capabilities_t cap;

  switch (Instance)
 800635a:	687b      	ldr	r3, [r7, #4]
 800635c:	2b02      	cmp	r3, #2
 800635e:	d06e      	beq.n	800643e <IKS01A3_MOTION_SENSOR_Init+0xfa>
 8006360:	687b      	ldr	r3, [r7, #4]
 8006362:	2b02      	cmp	r3, #2
 8006364:	f200 809d 	bhi.w	80064a2 <IKS01A3_MOTION_SENSOR_Init+0x15e>
 8006368:	687b      	ldr	r3, [r7, #4]
 800636a:	2b00      	cmp	r3, #0
 800636c:	d003      	beq.n	8006376 <IKS01A3_MOTION_SENSOR_Init+0x32>
 800636e:	687b      	ldr	r3, [r7, #4]
 8006370:	2b01      	cmp	r3, #1
 8006372:	d032      	beq.n	80063da <IKS01A3_MOTION_SENSOR_Init+0x96>
 8006374:	e095      	b.n	80064a2 <IKS01A3_MOTION_SENSOR_Init+0x15e>
  {
#if (USE_IKS01A3_MOTION_SENSOR_LSM6DSO_0 == 1)
    case IKS01A3_LSM6DSO_0:
      if (LSM6DSO_0_Probe(Functions) != BSP_ERROR_NONE)
 8006376:	6838      	ldr	r0, [r7, #0]
 8006378:	f000 f966 	bl	8006648 <LSM6DSO_0_Probe>
 800637c:	4603      	mov	r3, r0
 800637e:	2b00      	cmp	r3, #0
 8006380:	d002      	beq.n	8006388 <IKS01A3_MOTION_SENSOR_Init+0x44>
      {
        return BSP_ERROR_NO_INIT;
 8006382:	f04f 33ff 	mov.w	r3, #4294967295
 8006386:	e0cc      	b.n	8006522 <IKS01A3_MOTION_SENSOR_Init+0x1de>
      }
      if (MotionDrv[Instance]->GetCapabilities(MotionCompObj[Instance], (void *)&cap) != BSP_ERROR_NONE)
 8006388:	4a68      	ldr	r2, [pc, #416]	; (800652c <IKS01A3_MOTION_SENSOR_Init+0x1e8>)
 800638a:	687b      	ldr	r3, [r7, #4]
 800638c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006390:	68db      	ldr	r3, [r3, #12]
 8006392:	4967      	ldr	r1, [pc, #412]	; (8006530 <IKS01A3_MOTION_SENSOR_Init+0x1ec>)
 8006394:	687a      	ldr	r2, [r7, #4]
 8006396:	f851 2022 	ldr.w	r2, [r1, r2, lsl #2]
 800639a:	f107 010c 	add.w	r1, r7, #12
 800639e:	4610      	mov	r0, r2
 80063a0:	4798      	blx	r3
 80063a2:	4603      	mov	r3, r0
 80063a4:	2b00      	cmp	r3, #0
 80063a6:	d002      	beq.n	80063ae <IKS01A3_MOTION_SENSOR_Init+0x6a>
      {
        return BSP_ERROR_UNKNOWN_COMPONENT;
 80063a8:	f06f 0306 	mvn.w	r3, #6
 80063ac:	e0b9      	b.n	8006522 <IKS01A3_MOTION_SENSOR_Init+0x1de>
      }
      if (cap.Acc == 1U)
 80063ae:	7b3b      	ldrb	r3, [r7, #12]
 80063b0:	2b01      	cmp	r3, #1
 80063b2:	d103      	bne.n	80063bc <IKS01A3_MOTION_SENSOR_Init+0x78>
      {
        component_functions |= MOTION_ACCELERO;
 80063b4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80063b6:	f043 0302 	orr.w	r3, r3, #2
 80063ba:	62bb      	str	r3, [r7, #40]	; 0x28
      }
      if (cap.Gyro == 1U)
 80063bc:	7b7b      	ldrb	r3, [r7, #13]
 80063be:	2b01      	cmp	r3, #1
 80063c0:	d103      	bne.n	80063ca <IKS01A3_MOTION_SENSOR_Init+0x86>
      {
        component_functions |= MOTION_GYRO;
 80063c2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80063c4:	f043 0301 	orr.w	r3, r3, #1
 80063c8:	62bb      	str	r3, [r7, #40]	; 0x28
      }
      if (cap.Magneto == 1U)
 80063ca:	7bbb      	ldrb	r3, [r7, #14]
 80063cc:	2b01      	cmp	r3, #1
 80063ce:	d16c      	bne.n	80064aa <IKS01A3_MOTION_SENSOR_Init+0x166>
      {
        component_functions |= MOTION_MAGNETO;
 80063d0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80063d2:	f043 0304 	orr.w	r3, r3, #4
 80063d6:	62bb      	str	r3, [r7, #40]	; 0x28
      }
      break;
 80063d8:	e067      	b.n	80064aa <IKS01A3_MOTION_SENSOR_Init+0x166>
#endif

#if (USE_IKS01A3_MOTION_SENSOR_LIS2DW12_0 == 1)
    case IKS01A3_LIS2DW12_0:
      if (LIS2DW12_0_Probe(Functions) != BSP_ERROR_NONE)
 80063da:	6838      	ldr	r0, [r7, #0]
 80063dc:	f000 f9f4 	bl	80067c8 <LIS2DW12_0_Probe>
 80063e0:	4603      	mov	r3, r0
 80063e2:	2b00      	cmp	r3, #0
 80063e4:	d002      	beq.n	80063ec <IKS01A3_MOTION_SENSOR_Init+0xa8>
      {
        return BSP_ERROR_NO_INIT;
 80063e6:	f04f 33ff 	mov.w	r3, #4294967295
 80063ea:	e09a      	b.n	8006522 <IKS01A3_MOTION_SENSOR_Init+0x1de>
      }
      if (MotionDrv[Instance]->GetCapabilities(MotionCompObj[Instance], (void *)&cap) != BSP_ERROR_NONE)
 80063ec:	4a4f      	ldr	r2, [pc, #316]	; (800652c <IKS01A3_MOTION_SENSOR_Init+0x1e8>)
 80063ee:	687b      	ldr	r3, [r7, #4]
 80063f0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80063f4:	68db      	ldr	r3, [r3, #12]
 80063f6:	494e      	ldr	r1, [pc, #312]	; (8006530 <IKS01A3_MOTION_SENSOR_Init+0x1ec>)
 80063f8:	687a      	ldr	r2, [r7, #4]
 80063fa:	f851 2022 	ldr.w	r2, [r1, r2, lsl #2]
 80063fe:	f107 010c 	add.w	r1, r7, #12
 8006402:	4610      	mov	r0, r2
 8006404:	4798      	blx	r3
 8006406:	4603      	mov	r3, r0
 8006408:	2b00      	cmp	r3, #0
 800640a:	d002      	beq.n	8006412 <IKS01A3_MOTION_SENSOR_Init+0xce>
      {
        return BSP_ERROR_UNKNOWN_COMPONENT;
 800640c:	f06f 0306 	mvn.w	r3, #6
 8006410:	e087      	b.n	8006522 <IKS01A3_MOTION_SENSOR_Init+0x1de>
      }
      if (cap.Acc == 1U)
 8006412:	7b3b      	ldrb	r3, [r7, #12]
 8006414:	2b01      	cmp	r3, #1
 8006416:	d103      	bne.n	8006420 <IKS01A3_MOTION_SENSOR_Init+0xdc>
      {
        component_functions |= MOTION_ACCELERO;
 8006418:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800641a:	f043 0302 	orr.w	r3, r3, #2
 800641e:	62bb      	str	r3, [r7, #40]	; 0x28
      }
      if (cap.Gyro == 1U)
 8006420:	7b7b      	ldrb	r3, [r7, #13]
 8006422:	2b01      	cmp	r3, #1
 8006424:	d103      	bne.n	800642e <IKS01A3_MOTION_SENSOR_Init+0xea>
      {
        component_functions |= MOTION_GYRO;
 8006426:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006428:	f043 0301 	orr.w	r3, r3, #1
 800642c:	62bb      	str	r3, [r7, #40]	; 0x28
      }
      if (cap.Magneto == 1U)
 800642e:	7bbb      	ldrb	r3, [r7, #14]
 8006430:	2b01      	cmp	r3, #1
 8006432:	d13c      	bne.n	80064ae <IKS01A3_MOTION_SENSOR_Init+0x16a>
      {
        component_functions |= MOTION_MAGNETO;
 8006434:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006436:	f043 0304 	orr.w	r3, r3, #4
 800643a:	62bb      	str	r3, [r7, #40]	; 0x28
      }
      break;
 800643c:	e037      	b.n	80064ae <IKS01A3_MOTION_SENSOR_Init+0x16a>
#endif

#if (USE_IKS01A3_MOTION_SENSOR_LIS2MDL_0 == 1)
    case IKS01A3_LIS2MDL_0:
      if (LIS2MDL_0_Probe(Functions) != BSP_ERROR_NONE)
 800643e:	6838      	ldr	r0, [r7, #0]
 8006440:	f000 fa6a 	bl	8006918 <LIS2MDL_0_Probe>
 8006444:	4603      	mov	r3, r0
 8006446:	2b00      	cmp	r3, #0
 8006448:	d002      	beq.n	8006450 <IKS01A3_MOTION_SENSOR_Init+0x10c>
      {
        return BSP_ERROR_NO_INIT;
 800644a:	f04f 33ff 	mov.w	r3, #4294967295
 800644e:	e068      	b.n	8006522 <IKS01A3_MOTION_SENSOR_Init+0x1de>
      }
      if (MotionDrv[Instance]->GetCapabilities(MotionCompObj[Instance], (void *)&cap) != BSP_ERROR_NONE)
 8006450:	4a36      	ldr	r2, [pc, #216]	; (800652c <IKS01A3_MOTION_SENSOR_Init+0x1e8>)
 8006452:	687b      	ldr	r3, [r7, #4]
 8006454:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006458:	68db      	ldr	r3, [r3, #12]
 800645a:	4935      	ldr	r1, [pc, #212]	; (8006530 <IKS01A3_MOTION_SENSOR_Init+0x1ec>)
 800645c:	687a      	ldr	r2, [r7, #4]
 800645e:	f851 2022 	ldr.w	r2, [r1, r2, lsl #2]
 8006462:	f107 010c 	add.w	r1, r7, #12
 8006466:	4610      	mov	r0, r2
 8006468:	4798      	blx	r3
 800646a:	4603      	mov	r3, r0
 800646c:	2b00      	cmp	r3, #0
 800646e:	d002      	beq.n	8006476 <IKS01A3_MOTION_SENSOR_Init+0x132>
      {
        return BSP_ERROR_UNKNOWN_COMPONENT;
 8006470:	f06f 0306 	mvn.w	r3, #6
 8006474:	e055      	b.n	8006522 <IKS01A3_MOTION_SENSOR_Init+0x1de>
      }
      if (cap.Acc == 1U)
 8006476:	7b3b      	ldrb	r3, [r7, #12]
 8006478:	2b01      	cmp	r3, #1
 800647a:	d103      	bne.n	8006484 <IKS01A3_MOTION_SENSOR_Init+0x140>
      {
        component_functions |= MOTION_ACCELERO;
 800647c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800647e:	f043 0302 	orr.w	r3, r3, #2
 8006482:	62bb      	str	r3, [r7, #40]	; 0x28
      }
      if (cap.Gyro == 1U)
 8006484:	7b7b      	ldrb	r3, [r7, #13]
 8006486:	2b01      	cmp	r3, #1
 8006488:	d103      	bne.n	8006492 <IKS01A3_MOTION_SENSOR_Init+0x14e>
      {
        component_functions |= MOTION_GYRO;
 800648a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800648c:	f043 0301 	orr.w	r3, r3, #1
 8006490:	62bb      	str	r3, [r7, #40]	; 0x28
      }
      if (cap.Magneto == 1U)
 8006492:	7bbb      	ldrb	r3, [r7, #14]
 8006494:	2b01      	cmp	r3, #1
 8006496:	d10c      	bne.n	80064b2 <IKS01A3_MOTION_SENSOR_Init+0x16e>
      {
        component_functions |= MOTION_MAGNETO;
 8006498:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800649a:	f043 0304 	orr.w	r3, r3, #4
 800649e:	62bb      	str	r3, [r7, #40]	; 0x28
      }
      break;
 80064a0:	e007      	b.n	80064b2 <IKS01A3_MOTION_SENSOR_Init+0x16e>
      }
      break;
#endif

    default:
      ret = BSP_ERROR_WRONG_PARAM;
 80064a2:	f06f 0301 	mvn.w	r3, #1
 80064a6:	637b      	str	r3, [r7, #52]	; 0x34
      break;
 80064a8:	e004      	b.n	80064b4 <IKS01A3_MOTION_SENSOR_Init+0x170>
      break;
 80064aa:	bf00      	nop
 80064ac:	e002      	b.n	80064b4 <IKS01A3_MOTION_SENSOR_Init+0x170>
      break;
 80064ae:	bf00      	nop
 80064b0:	e000      	b.n	80064b4 <IKS01A3_MOTION_SENSOR_Init+0x170>
      break;
 80064b2:	bf00      	nop
  }

  if (ret != BSP_ERROR_NONE)
 80064b4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80064b6:	2b00      	cmp	r3, #0
 80064b8:	d001      	beq.n	80064be <IKS01A3_MOTION_SENSOR_Init+0x17a>
  {
    return ret;
 80064ba:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80064bc:	e031      	b.n	8006522 <IKS01A3_MOTION_SENSOR_Init+0x1de>
  }

  for (i = 0; i < IKS01A3_MOTION_FUNCTIONS_NBR; i++)
 80064be:	2300      	movs	r3, #0
 80064c0:	62fb      	str	r3, [r7, #44]	; 0x2c
 80064c2:	e02a      	b.n	800651a <IKS01A3_MOTION_SENSOR_Init+0x1d6>
  {
    if (((Functions & function) == function) && ((component_functions & function) == function))
 80064c4:	683a      	ldr	r2, [r7, #0]
 80064c6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80064c8:	4013      	ands	r3, r2
 80064ca:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80064cc:	429a      	cmp	r2, r3
 80064ce:	d11e      	bne.n	800650e <IKS01A3_MOTION_SENSOR_Init+0x1ca>
 80064d0:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80064d2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80064d4:	4013      	ands	r3, r2
 80064d6:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80064d8:	429a      	cmp	r2, r3
 80064da:	d118      	bne.n	800650e <IKS01A3_MOTION_SENSOR_Init+0x1ca>
    {
      if (MotionFuncDrv[Instance][FunctionIndex[function]]->Enable(MotionCompObj[Instance]) != BSP_ERROR_NONE)
 80064dc:	4a15      	ldr	r2, [pc, #84]	; (8006534 <IKS01A3_MOTION_SENSOR_Init+0x1f0>)
 80064de:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80064e0:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 80064e4:	4814      	ldr	r0, [pc, #80]	; (8006538 <IKS01A3_MOTION_SENSOR_Init+0x1f4>)
 80064e6:	687a      	ldr	r2, [r7, #4]
 80064e8:	4613      	mov	r3, r2
 80064ea:	005b      	lsls	r3, r3, #1
 80064ec:	4413      	add	r3, r2
 80064ee:	440b      	add	r3, r1
 80064f0:	f850 3023 	ldr.w	r3, [r0, r3, lsl #2]
 80064f4:	681b      	ldr	r3, [r3, #0]
 80064f6:	490e      	ldr	r1, [pc, #56]	; (8006530 <IKS01A3_MOTION_SENSOR_Init+0x1ec>)
 80064f8:	687a      	ldr	r2, [r7, #4]
 80064fa:	f851 2022 	ldr.w	r2, [r1, r2, lsl #2]
 80064fe:	4610      	mov	r0, r2
 8006500:	4798      	blx	r3
 8006502:	4603      	mov	r3, r0
 8006504:	2b00      	cmp	r3, #0
 8006506:	d002      	beq.n	800650e <IKS01A3_MOTION_SENSOR_Init+0x1ca>
      {
        return BSP_ERROR_COMPONENT_FAILURE;
 8006508:	f06f 0304 	mvn.w	r3, #4
 800650c:	e009      	b.n	8006522 <IKS01A3_MOTION_SENSOR_Init+0x1de>
      }
    }
    function = function << 1;
 800650e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006510:	005b      	lsls	r3, r3, #1
 8006512:	633b      	str	r3, [r7, #48]	; 0x30
  for (i = 0; i < IKS01A3_MOTION_FUNCTIONS_NBR; i++)
 8006514:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006516:	3301      	adds	r3, #1
 8006518:	62fb      	str	r3, [r7, #44]	; 0x2c
 800651a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800651c:	2b02      	cmp	r3, #2
 800651e:	d9d1      	bls.n	80064c4 <IKS01A3_MOTION_SENSOR_Init+0x180>
  }

  return ret;
 8006520:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 8006522:	4618      	mov	r0, r3
 8006524:	3738      	adds	r7, #56	; 0x38
 8006526:	46bd      	mov	sp, r7
 8006528:	bd80      	pop	{r7, pc}
 800652a:	bf00      	nop
 800652c:	200003e4 	.word	0x200003e4
 8006530:	200003b4 	.word	0x200003b4
 8006534:	200000c4 	.word	0x200000c4
 8006538:	200003c0 	.word	0x200003c0

0800653c <IKS01A3_MOTION_SENSOR_Enable>:
  *         - MOTION_ACCELERO for instance 1
  *         - MOTION_MAGNETO for instance 2
  * @retval BSP status
  */
int32_t IKS01A3_MOTION_SENSOR_Enable(uint32_t Instance, uint32_t Function)
{
 800653c:	b580      	push	{r7, lr}
 800653e:	b084      	sub	sp, #16
 8006540:	af00      	add	r7, sp, #0
 8006542:	6078      	str	r0, [r7, #4]
 8006544:	6039      	str	r1, [r7, #0]
  int32_t ret;

  if (Instance >= IKS01A3_MOTION_INSTANCES_NBR)
 8006546:	687b      	ldr	r3, [r7, #4]
 8006548:	2b02      	cmp	r3, #2
 800654a:	d903      	bls.n	8006554 <IKS01A3_MOTION_SENSOR_Enable+0x18>
  {
    ret = BSP_ERROR_WRONG_PARAM;
 800654c:	f06f 0301 	mvn.w	r3, #1
 8006550:	60fb      	str	r3, [r7, #12]
 8006552:	e028      	b.n	80065a6 <IKS01A3_MOTION_SENSOR_Enable+0x6a>
  }
  else
  {
    if ((MotionCtx[Instance].Functions & Function) == Function)
 8006554:	4a16      	ldr	r2, [pc, #88]	; (80065b0 <IKS01A3_MOTION_SENSOR_Enable+0x74>)
 8006556:	687b      	ldr	r3, [r7, #4]
 8006558:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 800655c:	683b      	ldr	r3, [r7, #0]
 800655e:	4013      	ands	r3, r2
 8006560:	683a      	ldr	r2, [r7, #0]
 8006562:	429a      	cmp	r2, r3
 8006564:	d11c      	bne.n	80065a0 <IKS01A3_MOTION_SENSOR_Enable+0x64>
    {
      if (MotionFuncDrv[Instance][FunctionIndex[Function]]->Enable(MotionCompObj[Instance]) != BSP_ERROR_NONE)
 8006566:	4a13      	ldr	r2, [pc, #76]	; (80065b4 <IKS01A3_MOTION_SENSOR_Enable+0x78>)
 8006568:	683b      	ldr	r3, [r7, #0]
 800656a:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 800656e:	4812      	ldr	r0, [pc, #72]	; (80065b8 <IKS01A3_MOTION_SENSOR_Enable+0x7c>)
 8006570:	687a      	ldr	r2, [r7, #4]
 8006572:	4613      	mov	r3, r2
 8006574:	005b      	lsls	r3, r3, #1
 8006576:	4413      	add	r3, r2
 8006578:	440b      	add	r3, r1
 800657a:	f850 3023 	ldr.w	r3, [r0, r3, lsl #2]
 800657e:	681b      	ldr	r3, [r3, #0]
 8006580:	490e      	ldr	r1, [pc, #56]	; (80065bc <IKS01A3_MOTION_SENSOR_Enable+0x80>)
 8006582:	687a      	ldr	r2, [r7, #4]
 8006584:	f851 2022 	ldr.w	r2, [r1, r2, lsl #2]
 8006588:	4610      	mov	r0, r2
 800658a:	4798      	blx	r3
 800658c:	4603      	mov	r3, r0
 800658e:	2b00      	cmp	r3, #0
 8006590:	d003      	beq.n	800659a <IKS01A3_MOTION_SENSOR_Enable+0x5e>
      {
        ret = BSP_ERROR_COMPONENT_FAILURE;
 8006592:	f06f 0304 	mvn.w	r3, #4
 8006596:	60fb      	str	r3, [r7, #12]
 8006598:	e005      	b.n	80065a6 <IKS01A3_MOTION_SENSOR_Enable+0x6a>
      }
      else
      {
        ret = BSP_ERROR_NONE;
 800659a:	2300      	movs	r3, #0
 800659c:	60fb      	str	r3, [r7, #12]
 800659e:	e002      	b.n	80065a6 <IKS01A3_MOTION_SENSOR_Enable+0x6a>
      }
    }
    else
    {
      ret = BSP_ERROR_WRONG_PARAM;
 80065a0:	f06f 0301 	mvn.w	r3, #1
 80065a4:	60fb      	str	r3, [r7, #12]
    }
  }

  return ret;
 80065a6:	68fb      	ldr	r3, [r7, #12]
}
 80065a8:	4618      	mov	r0, r3
 80065aa:	3710      	adds	r7, #16
 80065ac:	46bd      	mov	sp, r7
 80065ae:	bd80      	pop	{r7, pc}
 80065b0:	200003f0 	.word	0x200003f0
 80065b4:	200000c4 	.word	0x200000c4
 80065b8:	200003c0 	.word	0x200003c0
 80065bc:	200003b4 	.word	0x200003b4

080065c0 <IKS01A3_MOTION_SENSOR_GetAxes>:
  *         - MOTION_MAGNETO for instance 2
  * @param  Axes pointer to axes data structure
  * @retval BSP status
  */
int32_t IKS01A3_MOTION_SENSOR_GetAxes(uint32_t Instance, uint32_t Function, IKS01A3_MOTION_SENSOR_Axes_t *Axes)
{
 80065c0:	b580      	push	{r7, lr}
 80065c2:	b086      	sub	sp, #24
 80065c4:	af00      	add	r7, sp, #0
 80065c6:	60f8      	str	r0, [r7, #12]
 80065c8:	60b9      	str	r1, [r7, #8]
 80065ca:	607a      	str	r2, [r7, #4]
  int32_t ret;

  if (Instance >= IKS01A3_MOTION_INSTANCES_NBR)
 80065cc:	68fb      	ldr	r3, [r7, #12]
 80065ce:	2b02      	cmp	r3, #2
 80065d0:	d903      	bls.n	80065da <IKS01A3_MOTION_SENSOR_GetAxes+0x1a>
  {
    ret = BSP_ERROR_WRONG_PARAM;
 80065d2:	f06f 0301 	mvn.w	r3, #1
 80065d6:	617b      	str	r3, [r7, #20]
 80065d8:	e029      	b.n	800662e <IKS01A3_MOTION_SENSOR_GetAxes+0x6e>
  }
  else
  {
    if ((MotionCtx[Instance].Functions & Function) == Function)
 80065da:	4a17      	ldr	r2, [pc, #92]	; (8006638 <IKS01A3_MOTION_SENSOR_GetAxes+0x78>)
 80065dc:	68fb      	ldr	r3, [r7, #12]
 80065de:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 80065e2:	68bb      	ldr	r3, [r7, #8]
 80065e4:	4013      	ands	r3, r2
 80065e6:	68ba      	ldr	r2, [r7, #8]
 80065e8:	429a      	cmp	r2, r3
 80065ea:	d11d      	bne.n	8006628 <IKS01A3_MOTION_SENSOR_GetAxes+0x68>
    {
      if (MotionFuncDrv[Instance][FunctionIndex[Function]]->GetAxes(MotionCompObj[Instance], Axes) != BSP_ERROR_NONE)
 80065ec:	4a13      	ldr	r2, [pc, #76]	; (800663c <IKS01A3_MOTION_SENSOR_GetAxes+0x7c>)
 80065ee:	68bb      	ldr	r3, [r7, #8]
 80065f0:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 80065f4:	4812      	ldr	r0, [pc, #72]	; (8006640 <IKS01A3_MOTION_SENSOR_GetAxes+0x80>)
 80065f6:	68fa      	ldr	r2, [r7, #12]
 80065f8:	4613      	mov	r3, r2
 80065fa:	005b      	lsls	r3, r3, #1
 80065fc:	4413      	add	r3, r2
 80065fe:	440b      	add	r3, r1
 8006600:	f850 3023 	ldr.w	r3, [r0, r3, lsl #2]
 8006604:	69db      	ldr	r3, [r3, #28]
 8006606:	490f      	ldr	r1, [pc, #60]	; (8006644 <IKS01A3_MOTION_SENSOR_GetAxes+0x84>)
 8006608:	68fa      	ldr	r2, [r7, #12]
 800660a:	f851 2022 	ldr.w	r2, [r1, r2, lsl #2]
 800660e:	6879      	ldr	r1, [r7, #4]
 8006610:	4610      	mov	r0, r2
 8006612:	4798      	blx	r3
 8006614:	4603      	mov	r3, r0
 8006616:	2b00      	cmp	r3, #0
 8006618:	d003      	beq.n	8006622 <IKS01A3_MOTION_SENSOR_GetAxes+0x62>
      {
        ret = BSP_ERROR_COMPONENT_FAILURE;
 800661a:	f06f 0304 	mvn.w	r3, #4
 800661e:	617b      	str	r3, [r7, #20]
 8006620:	e005      	b.n	800662e <IKS01A3_MOTION_SENSOR_GetAxes+0x6e>
      }
      else
      {
        ret = BSP_ERROR_NONE;
 8006622:	2300      	movs	r3, #0
 8006624:	617b      	str	r3, [r7, #20]
 8006626:	e002      	b.n	800662e <IKS01A3_MOTION_SENSOR_GetAxes+0x6e>
      }
    }
    else
    {
      ret = BSP_ERROR_WRONG_PARAM;
 8006628:	f06f 0301 	mvn.w	r3, #1
 800662c:	617b      	str	r3, [r7, #20]
    }
  }

  return ret;
 800662e:	697b      	ldr	r3, [r7, #20]
}
 8006630:	4618      	mov	r0, r3
 8006632:	3718      	adds	r7, #24
 8006634:	46bd      	mov	sp, r7
 8006636:	bd80      	pop	{r7, pc}
 8006638:	200003f0 	.word	0x200003f0
 800663c:	200000c4 	.word	0x200000c4
 8006640:	200003c0 	.word	0x200003c0
 8006644:	200003b4 	.word	0x200003b4

08006648 <LSM6DSO_0_Probe>:
/**
  * @brief  Register Bus IOs for instance 0 if component ID is OK
  * @retval BSP status
  */
static int32_t LSM6DSO_0_Probe(uint32_t Functions)
{
 8006648:	b580      	push	{r7, lr}
 800664a:	b094      	sub	sp, #80	; 0x50
 800664c:	af00      	add	r7, sp, #0
 800664e:	6078      	str	r0, [r7, #4]
  LSM6DSO_IO_t            io_ctx;
  uint8_t                 id;
  static LSM6DSO_Object_t lsm6dso_obj_0;
  LSM6DSO_Capabilities_t  cap;
  int32_t ret = BSP_ERROR_NONE;
 8006650:	2300      	movs	r3, #0
 8006652:	64fb      	str	r3, [r7, #76]	; 0x4c

  /* Configure the accelero driver */
  io_ctx.BusType     = LSM6DSO_I2C_BUS; /* I2C */
 8006654:	2300      	movs	r3, #0
 8006656:	637b      	str	r3, [r7, #52]	; 0x34
  io_ctx.Address     = LSM6DSO_I2C_ADD_H;
 8006658:	23d7      	movs	r3, #215	; 0xd7
 800665a:	f887 3038 	strb.w	r3, [r7, #56]	; 0x38
  io_ctx.Init        = IKS01A3_I2C_Init;
 800665e:	4b4b      	ldr	r3, [pc, #300]	; (800678c <LSM6DSO_0_Probe+0x144>)
 8006660:	62fb      	str	r3, [r7, #44]	; 0x2c
  io_ctx.DeInit      = IKS01A3_I2C_DeInit;
 8006662:	4b4b      	ldr	r3, [pc, #300]	; (8006790 <LSM6DSO_0_Probe+0x148>)
 8006664:	633b      	str	r3, [r7, #48]	; 0x30
  io_ctx.ReadReg     = IKS01A3_I2C_ReadReg;
 8006666:	4b4b      	ldr	r3, [pc, #300]	; (8006794 <LSM6DSO_0_Probe+0x14c>)
 8006668:	643b      	str	r3, [r7, #64]	; 0x40
  io_ctx.WriteReg    = IKS01A3_I2C_WriteReg;
 800666a:	4b4b      	ldr	r3, [pc, #300]	; (8006798 <LSM6DSO_0_Probe+0x150>)
 800666c:	63fb      	str	r3, [r7, #60]	; 0x3c
  io_ctx.GetTick     = IKS01A3_GetTick;
 800666e:	4b4b      	ldr	r3, [pc, #300]	; (800679c <LSM6DSO_0_Probe+0x154>)
 8006670:	647b      	str	r3, [r7, #68]	; 0x44
  io_ctx.Delay       = IKS01A3_Delay;
 8006672:	4b4b      	ldr	r3, [pc, #300]	; (80067a0 <LSM6DSO_0_Probe+0x158>)
 8006674:	64bb      	str	r3, [r7, #72]	; 0x48

  if (LSM6DSO_RegisterBusIO(&lsm6dso_obj_0, &io_ctx) != LSM6DSO_OK)
 8006676:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800667a:	4619      	mov	r1, r3
 800667c:	4849      	ldr	r0, [pc, #292]	; (80067a4 <LSM6DSO_0_Probe+0x15c>)
 800667e:	f7fd fe81 	bl	8004384 <LSM6DSO_RegisterBusIO>
 8006682:	4603      	mov	r3, r0
 8006684:	2b00      	cmp	r3, #0
 8006686:	d003      	beq.n	8006690 <LSM6DSO_0_Probe+0x48>
  {
    ret = BSP_ERROR_UNKNOWN_COMPONENT;
 8006688:	f06f 0306 	mvn.w	r3, #6
 800668c:	64fb      	str	r3, [r7, #76]	; 0x4c
 800668e:	e077      	b.n	8006780 <LSM6DSO_0_Probe+0x138>
  }
  else if (LSM6DSO_ReadID(&lsm6dso_obj_0, &id) != LSM6DSO_OK)
 8006690:	f107 032b 	add.w	r3, r7, #43	; 0x2b
 8006694:	4619      	mov	r1, r3
 8006696:	4843      	ldr	r0, [pc, #268]	; (80067a4 <LSM6DSO_0_Probe+0x15c>)
 8006698:	f7fd ff7e 	bl	8004598 <LSM6DSO_ReadID>
 800669c:	4603      	mov	r3, r0
 800669e:	2b00      	cmp	r3, #0
 80066a0:	d003      	beq.n	80066aa <LSM6DSO_0_Probe+0x62>
  {
    ret = BSP_ERROR_UNKNOWN_COMPONENT;
 80066a2:	f06f 0306 	mvn.w	r3, #6
 80066a6:	64fb      	str	r3, [r7, #76]	; 0x4c
 80066a8:	e06a      	b.n	8006780 <LSM6DSO_0_Probe+0x138>
  }
  else if (id != LSM6DSO_ID)
 80066aa:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 80066ae:	2b6c      	cmp	r3, #108	; 0x6c
 80066b0:	d003      	beq.n	80066ba <LSM6DSO_0_Probe+0x72>
  {
    ret = BSP_ERROR_UNKNOWN_COMPONENT;
 80066b2:	f06f 0306 	mvn.w	r3, #6
 80066b6:	64fb      	str	r3, [r7, #76]	; 0x4c
 80066b8:	e062      	b.n	8006780 <LSM6DSO_0_Probe+0x138>
  }
  else
  {
    (void)LSM6DSO_GetCapabilities(&lsm6dso_obj_0, &cap);
 80066ba:	f107 030c 	add.w	r3, r7, #12
 80066be:	4619      	mov	r1, r3
 80066c0:	4838      	ldr	r0, [pc, #224]	; (80067a4 <LSM6DSO_0_Probe+0x15c>)
 80066c2:	f7fd ff7f 	bl	80045c4 <LSM6DSO_GetCapabilities>
    MotionCtx[IKS01A3_LSM6DSO_0].Functions = ((uint32_t)cap.Gyro) | ((uint32_t)cap.Acc << 1) | ((uint32_t)cap.Magneto << 2);
 80066c6:	7b7b      	ldrb	r3, [r7, #13]
 80066c8:	461a      	mov	r2, r3
 80066ca:	7b3b      	ldrb	r3, [r7, #12]
 80066cc:	005b      	lsls	r3, r3, #1
 80066ce:	431a      	orrs	r2, r3
 80066d0:	7bbb      	ldrb	r3, [r7, #14]
 80066d2:	009b      	lsls	r3, r3, #2
 80066d4:	4313      	orrs	r3, r2
 80066d6:	4a34      	ldr	r2, [pc, #208]	; (80067a8 <LSM6DSO_0_Probe+0x160>)
 80066d8:	6013      	str	r3, [r2, #0]

    MotionCompObj[IKS01A3_LSM6DSO_0] = &lsm6dso_obj_0;
 80066da:	4b34      	ldr	r3, [pc, #208]	; (80067ac <LSM6DSO_0_Probe+0x164>)
 80066dc:	4a31      	ldr	r2, [pc, #196]	; (80067a4 <LSM6DSO_0_Probe+0x15c>)
 80066de:	601a      	str	r2, [r3, #0]
    /* The second cast (void *) is added to bypass Misra R11.3 rule */
    MotionDrv[IKS01A3_LSM6DSO_0] = (MOTION_SENSOR_CommonDrv_t *)(void *)&LSM6DSO_COMMON_Driver;
 80066e0:	4b33      	ldr	r3, [pc, #204]	; (80067b0 <LSM6DSO_0_Probe+0x168>)
 80066e2:	4a34      	ldr	r2, [pc, #208]	; (80067b4 <LSM6DSO_0_Probe+0x16c>)
 80066e4:	601a      	str	r2, [r3, #0]

    if ((ret == BSP_ERROR_NONE) && ((Functions & MOTION_GYRO) == MOTION_GYRO) && (cap.Gyro == 1U))
 80066e6:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80066e8:	2b00      	cmp	r3, #0
 80066ea:	d11d      	bne.n	8006728 <LSM6DSO_0_Probe+0xe0>
 80066ec:	687b      	ldr	r3, [r7, #4]
 80066ee:	f003 0301 	and.w	r3, r3, #1
 80066f2:	2b00      	cmp	r3, #0
 80066f4:	d018      	beq.n	8006728 <LSM6DSO_0_Probe+0xe0>
 80066f6:	7b7b      	ldrb	r3, [r7, #13]
 80066f8:	2b01      	cmp	r3, #1
 80066fa:	d115      	bne.n	8006728 <LSM6DSO_0_Probe+0xe0>
    {
      /* The second cast (void *) is added to bypass Misra R11.3 rule */
      MotionFuncDrv[IKS01A3_LSM6DSO_0][FunctionIndex[MOTION_GYRO]] = (MOTION_SENSOR_FuncDrv_t *)(void *)&LSM6DSO_GYRO_Driver;
 80066fc:	4b2e      	ldr	r3, [pc, #184]	; (80067b8 <LSM6DSO_0_Probe+0x170>)
 80066fe:	685b      	ldr	r3, [r3, #4]
 8006700:	4a2e      	ldr	r2, [pc, #184]	; (80067bc <LSM6DSO_0_Probe+0x174>)
 8006702:	492f      	ldr	r1, [pc, #188]	; (80067c0 <LSM6DSO_0_Probe+0x178>)
 8006704:	f842 1023 	str.w	r1, [r2, r3, lsl #2]

      if (MotionDrv[IKS01A3_LSM6DSO_0]->Init(MotionCompObj[IKS01A3_LSM6DSO_0]) != LSM6DSO_OK)
 8006708:	4b29      	ldr	r3, [pc, #164]	; (80067b0 <LSM6DSO_0_Probe+0x168>)
 800670a:	681b      	ldr	r3, [r3, #0]
 800670c:	681b      	ldr	r3, [r3, #0]
 800670e:	4a27      	ldr	r2, [pc, #156]	; (80067ac <LSM6DSO_0_Probe+0x164>)
 8006710:	6812      	ldr	r2, [r2, #0]
 8006712:	4610      	mov	r0, r2
 8006714:	4798      	blx	r3
 8006716:	4603      	mov	r3, r0
 8006718:	2b00      	cmp	r3, #0
 800671a:	d003      	beq.n	8006724 <LSM6DSO_0_Probe+0xdc>
      {
        ret = BSP_ERROR_COMPONENT_FAILURE;
 800671c:	f06f 0304 	mvn.w	r3, #4
 8006720:	64fb      	str	r3, [r7, #76]	; 0x4c
 8006722:	e001      	b.n	8006728 <LSM6DSO_0_Probe+0xe0>
      }
      else
      {
        ret = BSP_ERROR_NONE;
 8006724:	2300      	movs	r3, #0
 8006726:	64fb      	str	r3, [r7, #76]	; 0x4c
      }
    }
    if ((ret == BSP_ERROR_NONE) && ((Functions & MOTION_ACCELERO) == MOTION_ACCELERO) && (cap.Acc == 1U))
 8006728:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800672a:	2b00      	cmp	r3, #0
 800672c:	d11d      	bne.n	800676a <LSM6DSO_0_Probe+0x122>
 800672e:	687b      	ldr	r3, [r7, #4]
 8006730:	f003 0302 	and.w	r3, r3, #2
 8006734:	2b00      	cmp	r3, #0
 8006736:	d018      	beq.n	800676a <LSM6DSO_0_Probe+0x122>
 8006738:	7b3b      	ldrb	r3, [r7, #12]
 800673a:	2b01      	cmp	r3, #1
 800673c:	d115      	bne.n	800676a <LSM6DSO_0_Probe+0x122>
    {
      /* The second cast (void *) is added to bypass Misra R11.3 rule */
      MotionFuncDrv[IKS01A3_LSM6DSO_0][FunctionIndex[MOTION_ACCELERO]] = (MOTION_SENSOR_FuncDrv_t *)(
 800673e:	4b1e      	ldr	r3, [pc, #120]	; (80067b8 <LSM6DSO_0_Probe+0x170>)
 8006740:	689b      	ldr	r3, [r3, #8]
 8006742:	4a1e      	ldr	r2, [pc, #120]	; (80067bc <LSM6DSO_0_Probe+0x174>)
 8006744:	491f      	ldr	r1, [pc, #124]	; (80067c4 <LSM6DSO_0_Probe+0x17c>)
 8006746:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
                                                                           void *)&LSM6DSO_ACC_Driver;

      if (MotionDrv[IKS01A3_LSM6DSO_0]->Init(MotionCompObj[IKS01A3_LSM6DSO_0]) != LSM6DSO_OK)
 800674a:	4b19      	ldr	r3, [pc, #100]	; (80067b0 <LSM6DSO_0_Probe+0x168>)
 800674c:	681b      	ldr	r3, [r3, #0]
 800674e:	681b      	ldr	r3, [r3, #0]
 8006750:	4a16      	ldr	r2, [pc, #88]	; (80067ac <LSM6DSO_0_Probe+0x164>)
 8006752:	6812      	ldr	r2, [r2, #0]
 8006754:	4610      	mov	r0, r2
 8006756:	4798      	blx	r3
 8006758:	4603      	mov	r3, r0
 800675a:	2b00      	cmp	r3, #0
 800675c:	d003      	beq.n	8006766 <LSM6DSO_0_Probe+0x11e>
      {
        ret = BSP_ERROR_COMPONENT_FAILURE;
 800675e:	f06f 0304 	mvn.w	r3, #4
 8006762:	64fb      	str	r3, [r7, #76]	; 0x4c
 8006764:	e001      	b.n	800676a <LSM6DSO_0_Probe+0x122>
      }
      else
      {
        ret = BSP_ERROR_NONE;
 8006766:	2300      	movs	r3, #0
 8006768:	64fb      	str	r3, [r7, #76]	; 0x4c
      }
    }
    if ((ret == BSP_ERROR_NONE) && ((Functions & MOTION_MAGNETO) == MOTION_MAGNETO))
 800676a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800676c:	2b00      	cmp	r3, #0
 800676e:	d107      	bne.n	8006780 <LSM6DSO_0_Probe+0x138>
 8006770:	687b      	ldr	r3, [r7, #4]
 8006772:	f003 0304 	and.w	r3, r3, #4
 8006776:	2b00      	cmp	r3, #0
 8006778:	d002      	beq.n	8006780 <LSM6DSO_0_Probe+0x138>
    {
      /* Return an error if the application try to initialize a function not supported by the component */
      ret = BSP_ERROR_COMPONENT_FAILURE;
 800677a:	f06f 0304 	mvn.w	r3, #4
 800677e:	64fb      	str	r3, [r7, #76]	; 0x4c
    }
  }
  return ret;
 8006780:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
}
 8006782:	4618      	mov	r0, r3
 8006784:	3750      	adds	r7, #80	; 0x50
 8006786:	46bd      	mov	sp, r7
 8006788:	bd80      	pop	{r7, pc}
 800678a:	bf00      	nop
 800678c:	08001999 	.word	0x08001999
 8006790:	080019fd 	.word	0x080019fd
 8006794:	08001ab1 	.word	0x08001ab1
 8006798:	08001a4d 	.word	0x08001a4d
 800679c:	08001b15 	.word	0x08001b15
 80067a0:	08006b4d 	.word	0x08006b4d
 80067a4:	200003fc 	.word	0x200003fc
 80067a8:	200003f0 	.word	0x200003f0
 80067ac:	200003b4 	.word	0x200003b4
 80067b0:	200003e4 	.word	0x200003e4
 80067b4:	2000006c 	.word	0x2000006c
 80067b8:	200000c4 	.word	0x200000c4
 80067bc:	200003c0 	.word	0x200003c0
 80067c0:	200000a0 	.word	0x200000a0
 80067c4:	2000007c 	.word	0x2000007c

080067c8 <LIS2DW12_0_Probe>:
/**
  * @brief  Register Bus IOs for instance 1 if component ID is OK
  * @retval BSP status
  */
static int32_t LIS2DW12_0_Probe(uint32_t Functions)
{
 80067c8:	b580      	push	{r7, lr}
 80067ca:	b094      	sub	sp, #80	; 0x50
 80067cc:	af00      	add	r7, sp, #0
 80067ce:	6078      	str	r0, [r7, #4]
  LIS2DW12_IO_t            io_ctx;
  uint8_t                  id;
  static LIS2DW12_Object_t lis2dw12_obj_0;
  LIS2DW12_Capabilities_t  cap;
  int32_t ret = BSP_ERROR_NONE;
 80067d0:	2300      	movs	r3, #0
 80067d2:	64fb      	str	r3, [r7, #76]	; 0x4c

  /* Configure the accelero driver */
  io_ctx.BusType     = LIS2DW12_I2C_BUS; /* I2C */
 80067d4:	2300      	movs	r3, #0
 80067d6:	637b      	str	r3, [r7, #52]	; 0x34
  io_ctx.Address     = LIS2DW12_I2C_ADD_H;
 80067d8:	2333      	movs	r3, #51	; 0x33
 80067da:	f887 3038 	strb.w	r3, [r7, #56]	; 0x38
  io_ctx.Init        = IKS01A3_I2C_Init;
 80067de:	4b40      	ldr	r3, [pc, #256]	; (80068e0 <LIS2DW12_0_Probe+0x118>)
 80067e0:	62fb      	str	r3, [r7, #44]	; 0x2c
  io_ctx.DeInit      = IKS01A3_I2C_DeInit;
 80067e2:	4b40      	ldr	r3, [pc, #256]	; (80068e4 <LIS2DW12_0_Probe+0x11c>)
 80067e4:	633b      	str	r3, [r7, #48]	; 0x30
  io_ctx.ReadReg     = IKS01A3_I2C_ReadReg;
 80067e6:	4b40      	ldr	r3, [pc, #256]	; (80068e8 <LIS2DW12_0_Probe+0x120>)
 80067e8:	643b      	str	r3, [r7, #64]	; 0x40
  io_ctx.WriteReg    = IKS01A3_I2C_WriteReg;
 80067ea:	4b40      	ldr	r3, [pc, #256]	; (80068ec <LIS2DW12_0_Probe+0x124>)
 80067ec:	63fb      	str	r3, [r7, #60]	; 0x3c
  io_ctx.GetTick     = IKS01A3_GetTick;
 80067ee:	4b40      	ldr	r3, [pc, #256]	; (80068f0 <LIS2DW12_0_Probe+0x128>)
 80067f0:	647b      	str	r3, [r7, #68]	; 0x44
  io_ctx.Delay       = IKS01A3_Delay;
 80067f2:	4b40      	ldr	r3, [pc, #256]	; (80068f4 <LIS2DW12_0_Probe+0x12c>)
 80067f4:	64bb      	str	r3, [r7, #72]	; 0x48

  if (LIS2DW12_RegisterBusIO(&lis2dw12_obj_0, &io_ctx) != LIS2DW12_OK)
 80067f6:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80067fa:	4619      	mov	r1, r3
 80067fc:	483e      	ldr	r0, [pc, #248]	; (80068f8 <LIS2DW12_0_Probe+0x130>)
 80067fe:	f7fb fb2d 	bl	8001e5c <LIS2DW12_RegisterBusIO>
 8006802:	4603      	mov	r3, r0
 8006804:	2b00      	cmp	r3, #0
 8006806:	d003      	beq.n	8006810 <LIS2DW12_0_Probe+0x48>
  {
    ret = BSP_ERROR_UNKNOWN_COMPONENT;
 8006808:	f06f 0306 	mvn.w	r3, #6
 800680c:	64fb      	str	r3, [r7, #76]	; 0x4c
 800680e:	e062      	b.n	80068d6 <LIS2DW12_0_Probe+0x10e>
  }
  else if (LIS2DW12_ReadID(&lis2dw12_obj_0, &id) != LIS2DW12_OK)
 8006810:	f107 032b 	add.w	r3, r7, #43	; 0x2b
 8006814:	4619      	mov	r1, r3
 8006816:	4838      	ldr	r0, [pc, #224]	; (80068f8 <LIS2DW12_0_Probe+0x130>)
 8006818:	f7fb fc0e 	bl	8002038 <LIS2DW12_ReadID>
 800681c:	4603      	mov	r3, r0
 800681e:	2b00      	cmp	r3, #0
 8006820:	d003      	beq.n	800682a <LIS2DW12_0_Probe+0x62>
  {
    ret = BSP_ERROR_UNKNOWN_COMPONENT;
 8006822:	f06f 0306 	mvn.w	r3, #6
 8006826:	64fb      	str	r3, [r7, #76]	; 0x4c
 8006828:	e055      	b.n	80068d6 <LIS2DW12_0_Probe+0x10e>
  }
  else if (id != LIS2DW12_ID)
 800682a:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 800682e:	2b44      	cmp	r3, #68	; 0x44
 8006830:	d003      	beq.n	800683a <LIS2DW12_0_Probe+0x72>
  {
    ret = BSP_ERROR_UNKNOWN_COMPONENT;
 8006832:	f06f 0306 	mvn.w	r3, #6
 8006836:	64fb      	str	r3, [r7, #76]	; 0x4c
 8006838:	e04d      	b.n	80068d6 <LIS2DW12_0_Probe+0x10e>
  }
  else
  {
    (void)LIS2DW12_GetCapabilities(&lis2dw12_obj_0, &cap);
 800683a:	f107 030c 	add.w	r3, r7, #12
 800683e:	4619      	mov	r1, r3
 8006840:	482d      	ldr	r0, [pc, #180]	; (80068f8 <LIS2DW12_0_Probe+0x130>)
 8006842:	f7fb fc0f 	bl	8002064 <LIS2DW12_GetCapabilities>
    MotionCtx[IKS01A3_LIS2DW12_0].Functions = ((uint32_t)cap.Gyro) | ((uint32_t)cap.Acc << 1) | ((uint32_t)cap.Magneto << 2);
 8006846:	7b7b      	ldrb	r3, [r7, #13]
 8006848:	461a      	mov	r2, r3
 800684a:	7b3b      	ldrb	r3, [r7, #12]
 800684c:	005b      	lsls	r3, r3, #1
 800684e:	431a      	orrs	r2, r3
 8006850:	7bbb      	ldrb	r3, [r7, #14]
 8006852:	009b      	lsls	r3, r3, #2
 8006854:	4313      	orrs	r3, r2
 8006856:	4a29      	ldr	r2, [pc, #164]	; (80068fc <LIS2DW12_0_Probe+0x134>)
 8006858:	6053      	str	r3, [r2, #4]

    MotionCompObj[IKS01A3_LIS2DW12_0] = &lis2dw12_obj_0;
 800685a:	4b29      	ldr	r3, [pc, #164]	; (8006900 <LIS2DW12_0_Probe+0x138>)
 800685c:	4a26      	ldr	r2, [pc, #152]	; (80068f8 <LIS2DW12_0_Probe+0x130>)
 800685e:	605a      	str	r2, [r3, #4]
    /* The second cast (void *) is added to bypass Misra R11.3 rule */
    MotionDrv[IKS01A3_LIS2DW12_0] = (MOTION_SENSOR_CommonDrv_t *)(void *)&LIS2DW12_COMMON_Driver;
 8006860:	4b28      	ldr	r3, [pc, #160]	; (8006904 <LIS2DW12_0_Probe+0x13c>)
 8006862:	4a29      	ldr	r2, [pc, #164]	; (8006908 <LIS2DW12_0_Probe+0x140>)
 8006864:	605a      	str	r2, [r3, #4]

    if ((ret == BSP_ERROR_NONE) && ((Functions & MOTION_ACCELERO) == MOTION_ACCELERO) && (cap.Acc == 1U))
 8006866:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8006868:	2b00      	cmp	r3, #0
 800686a:	d11e      	bne.n	80068aa <LIS2DW12_0_Probe+0xe2>
 800686c:	687b      	ldr	r3, [r7, #4]
 800686e:	f003 0302 	and.w	r3, r3, #2
 8006872:	2b00      	cmp	r3, #0
 8006874:	d019      	beq.n	80068aa <LIS2DW12_0_Probe+0xe2>
 8006876:	7b3b      	ldrb	r3, [r7, #12]
 8006878:	2b01      	cmp	r3, #1
 800687a:	d116      	bne.n	80068aa <LIS2DW12_0_Probe+0xe2>
    {
      /* The second cast (void *) is added to bypass Misra R11.3 rule */
      MotionFuncDrv[IKS01A3_LIS2DW12_0][FunctionIndex[MOTION_ACCELERO]] = (MOTION_SENSOR_FuncDrv_t *)(
 800687c:	4b23      	ldr	r3, [pc, #140]	; (800690c <LIS2DW12_0_Probe+0x144>)
 800687e:	689b      	ldr	r3, [r3, #8]
 8006880:	4a23      	ldr	r2, [pc, #140]	; (8006910 <LIS2DW12_0_Probe+0x148>)
 8006882:	3303      	adds	r3, #3
 8006884:	4923      	ldr	r1, [pc, #140]	; (8006914 <LIS2DW12_0_Probe+0x14c>)
 8006886:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
                                                                            void *)&LIS2DW12_ACC_Driver;

      if (MotionDrv[IKS01A3_LIS2DW12_0]->Init(MotionCompObj[IKS01A3_LIS2DW12_0]) != LIS2DW12_OK)
 800688a:	4b1e      	ldr	r3, [pc, #120]	; (8006904 <LIS2DW12_0_Probe+0x13c>)
 800688c:	685b      	ldr	r3, [r3, #4]
 800688e:	681b      	ldr	r3, [r3, #0]
 8006890:	4a1b      	ldr	r2, [pc, #108]	; (8006900 <LIS2DW12_0_Probe+0x138>)
 8006892:	6852      	ldr	r2, [r2, #4]
 8006894:	4610      	mov	r0, r2
 8006896:	4798      	blx	r3
 8006898:	4603      	mov	r3, r0
 800689a:	2b00      	cmp	r3, #0
 800689c:	d003      	beq.n	80068a6 <LIS2DW12_0_Probe+0xde>
      {
        ret = BSP_ERROR_COMPONENT_FAILURE;
 800689e:	f06f 0304 	mvn.w	r3, #4
 80068a2:	64fb      	str	r3, [r7, #76]	; 0x4c
 80068a4:	e001      	b.n	80068aa <LIS2DW12_0_Probe+0xe2>
      }
      else
      {
        ret = BSP_ERROR_NONE;
 80068a6:	2300      	movs	r3, #0
 80068a8:	64fb      	str	r3, [r7, #76]	; 0x4c
      }
    }
    if ((ret == BSP_ERROR_NONE) && ((Functions & MOTION_GYRO) == MOTION_GYRO))
 80068aa:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80068ac:	2b00      	cmp	r3, #0
 80068ae:	d107      	bne.n	80068c0 <LIS2DW12_0_Probe+0xf8>
 80068b0:	687b      	ldr	r3, [r7, #4]
 80068b2:	f003 0301 	and.w	r3, r3, #1
 80068b6:	2b00      	cmp	r3, #0
 80068b8:	d002      	beq.n	80068c0 <LIS2DW12_0_Probe+0xf8>
    {
      /* Return an error if the application try to initialize a function not supported by the component */
      ret = BSP_ERROR_COMPONENT_FAILURE;
 80068ba:	f06f 0304 	mvn.w	r3, #4
 80068be:	64fb      	str	r3, [r7, #76]	; 0x4c
    }
    if ((ret == BSP_ERROR_NONE) && ((Functions & MOTION_MAGNETO) == MOTION_MAGNETO))
 80068c0:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80068c2:	2b00      	cmp	r3, #0
 80068c4:	d107      	bne.n	80068d6 <LIS2DW12_0_Probe+0x10e>
 80068c6:	687b      	ldr	r3, [r7, #4]
 80068c8:	f003 0304 	and.w	r3, r3, #4
 80068cc:	2b00      	cmp	r3, #0
 80068ce:	d002      	beq.n	80068d6 <LIS2DW12_0_Probe+0x10e>
    {
      /* Return an error if the application try to initialize a function not supported by the component */
      ret = BSP_ERROR_COMPONENT_FAILURE;
 80068d0:	f06f 0304 	mvn.w	r3, #4
 80068d4:	64fb      	str	r3, [r7, #76]	; 0x4c
    }
  }
  return ret;
 80068d6:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
}
 80068d8:	4618      	mov	r0, r3
 80068da:	3750      	adds	r7, #80	; 0x50
 80068dc:	46bd      	mov	sp, r7
 80068de:	bd80      	pop	{r7, pc}
 80068e0:	08001999 	.word	0x08001999
 80068e4:	080019fd 	.word	0x080019fd
 80068e8:	08001ab1 	.word	0x08001ab1
 80068ec:	08001a4d 	.word	0x08001a4d
 80068f0:	08001b15 	.word	0x08001b15
 80068f4:	08006b4d 	.word	0x08006b4d
 80068f8:	20000434 	.word	0x20000434
 80068fc:	200003f0 	.word	0x200003f0
 8006900:	200003b4 	.word	0x200003b4
 8006904:	200003e4 	.word	0x200003e4
 8006908:	20000004 	.word	0x20000004
 800690c:	200000c4 	.word	0x200000c4
 8006910:	200003c0 	.word	0x200003c0
 8006914:	20000014 	.word	0x20000014

08006918 <LIS2MDL_0_Probe>:
/**
  * @brief  Register Bus IOs for instance 1 if component ID is OK
  * @retval BSP status
  */
static int32_t LIS2MDL_0_Probe(uint32_t Functions)
{
 8006918:	b580      	push	{r7, lr}
 800691a:	b094      	sub	sp, #80	; 0x50
 800691c:	af00      	add	r7, sp, #0
 800691e:	6078      	str	r0, [r7, #4]
  LIS2MDL_IO_t            io_ctx;
  uint8_t                 id;
  static LIS2MDL_Object_t lis2mdl_obj_0;
  LIS2MDL_Capabilities_t  cap;
  int32_t                 ret = BSP_ERROR_NONE;
 8006920:	2300      	movs	r3, #0
 8006922:	64fb      	str	r3, [r7, #76]	; 0x4c

  /* Configure the accelero driver */
  io_ctx.BusType     = LIS2MDL_I2C_BUS; /* I2C */
 8006924:	2300      	movs	r3, #0
 8006926:	637b      	str	r3, [r7, #52]	; 0x34
  io_ctx.Address     = LIS2MDL_I2C_ADD;
 8006928:	233d      	movs	r3, #61	; 0x3d
 800692a:	f887 3038 	strb.w	r3, [r7, #56]	; 0x38
  io_ctx.Init        = IKS01A3_I2C_Init;
 800692e:	4b40      	ldr	r3, [pc, #256]	; (8006a30 <LIS2MDL_0_Probe+0x118>)
 8006930:	62fb      	str	r3, [r7, #44]	; 0x2c
  io_ctx.DeInit      = IKS01A3_I2C_DeInit;
 8006932:	4b40      	ldr	r3, [pc, #256]	; (8006a34 <LIS2MDL_0_Probe+0x11c>)
 8006934:	633b      	str	r3, [r7, #48]	; 0x30
  io_ctx.ReadReg     = IKS01A3_I2C_ReadReg;
 8006936:	4b40      	ldr	r3, [pc, #256]	; (8006a38 <LIS2MDL_0_Probe+0x120>)
 8006938:	643b      	str	r3, [r7, #64]	; 0x40
  io_ctx.WriteReg    = IKS01A3_I2C_WriteReg;
 800693a:	4b40      	ldr	r3, [pc, #256]	; (8006a3c <LIS2MDL_0_Probe+0x124>)
 800693c:	63fb      	str	r3, [r7, #60]	; 0x3c
  io_ctx.GetTick     = IKS01A3_GetTick;
 800693e:	4b40      	ldr	r3, [pc, #256]	; (8006a40 <LIS2MDL_0_Probe+0x128>)
 8006940:	647b      	str	r3, [r7, #68]	; 0x44
  io_ctx.Delay       = IKS01A3_Delay;
 8006942:	4b40      	ldr	r3, [pc, #256]	; (8006a44 <LIS2MDL_0_Probe+0x12c>)
 8006944:	64bb      	str	r3, [r7, #72]	; 0x48

  if (LIS2MDL_RegisterBusIO(&lis2mdl_obj_0, &io_ctx) != LIS2MDL_OK)
 8006946:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800694a:	4619      	mov	r1, r3
 800694c:	483e      	ldr	r0, [pc, #248]	; (8006a48 <LIS2MDL_0_Probe+0x130>)
 800694e:	f7fc fd13 	bl	8003378 <LIS2MDL_RegisterBusIO>
 8006952:	4603      	mov	r3, r0
 8006954:	2b00      	cmp	r3, #0
 8006956:	d003      	beq.n	8006960 <LIS2MDL_0_Probe+0x48>
  {
    ret = BSP_ERROR_UNKNOWN_COMPONENT;
 8006958:	f06f 0306 	mvn.w	r3, #6
 800695c:	64fb      	str	r3, [r7, #76]	; 0x4c
 800695e:	e062      	b.n	8006a26 <LIS2MDL_0_Probe+0x10e>
  }
  else if (LIS2MDL_ReadID(&lis2mdl_obj_0, &id) != LIS2MDL_OK)
 8006960:	f107 032b 	add.w	r3, r7, #43	; 0x2b
 8006964:	4619      	mov	r1, r3
 8006966:	4838      	ldr	r0, [pc, #224]	; (8006a48 <LIS2MDL_0_Probe+0x130>)
 8006968:	f7fc fe22 	bl	80035b0 <LIS2MDL_ReadID>
 800696c:	4603      	mov	r3, r0
 800696e:	2b00      	cmp	r3, #0
 8006970:	d003      	beq.n	800697a <LIS2MDL_0_Probe+0x62>
  {
    ret = BSP_ERROR_UNKNOWN_COMPONENT;
 8006972:	f06f 0306 	mvn.w	r3, #6
 8006976:	64fb      	str	r3, [r7, #76]	; 0x4c
 8006978:	e055      	b.n	8006a26 <LIS2MDL_0_Probe+0x10e>
  }
  else if (id != LIS2MDL_ID)
 800697a:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 800697e:	2b40      	cmp	r3, #64	; 0x40
 8006980:	d003      	beq.n	800698a <LIS2MDL_0_Probe+0x72>
  {
    ret = BSP_ERROR_UNKNOWN_COMPONENT;
 8006982:	f06f 0306 	mvn.w	r3, #6
 8006986:	64fb      	str	r3, [r7, #76]	; 0x4c
 8006988:	e04d      	b.n	8006a26 <LIS2MDL_0_Probe+0x10e>
  }
  else
  {
    (void)LIS2MDL_GetCapabilities(&lis2mdl_obj_0, &cap);
 800698a:	f107 030c 	add.w	r3, r7, #12
 800698e:	4619      	mov	r1, r3
 8006990:	482d      	ldr	r0, [pc, #180]	; (8006a48 <LIS2MDL_0_Probe+0x130>)
 8006992:	f7fc fe33 	bl	80035fc <LIS2MDL_GetCapabilities>
    MotionCtx[IKS01A3_LIS2MDL_0].Functions = ((uint32_t)cap.Gyro) | ((uint32_t)cap.Acc << 1) | ((uint32_t)cap.Magneto << 2);
 8006996:	7b7b      	ldrb	r3, [r7, #13]
 8006998:	461a      	mov	r2, r3
 800699a:	7b3b      	ldrb	r3, [r7, #12]
 800699c:	005b      	lsls	r3, r3, #1
 800699e:	431a      	orrs	r2, r3
 80069a0:	7bbb      	ldrb	r3, [r7, #14]
 80069a2:	009b      	lsls	r3, r3, #2
 80069a4:	4313      	orrs	r3, r2
 80069a6:	4a29      	ldr	r2, [pc, #164]	; (8006a4c <LIS2MDL_0_Probe+0x134>)
 80069a8:	6093      	str	r3, [r2, #8]

    MotionCompObj[IKS01A3_LIS2MDL_0] = &lis2mdl_obj_0;
 80069aa:	4b29      	ldr	r3, [pc, #164]	; (8006a50 <LIS2MDL_0_Probe+0x138>)
 80069ac:	4a26      	ldr	r2, [pc, #152]	; (8006a48 <LIS2MDL_0_Probe+0x130>)
 80069ae:	609a      	str	r2, [r3, #8]
    /* The second cast (void *) is added to bypass Misra R11.3 rule */
    MotionDrv[IKS01A3_LIS2MDL_0] = (MOTION_SENSOR_CommonDrv_t *)(void *)&LIS2MDL_COMMON_Driver;
 80069b0:	4b28      	ldr	r3, [pc, #160]	; (8006a54 <LIS2MDL_0_Probe+0x13c>)
 80069b2:	4a29      	ldr	r2, [pc, #164]	; (8006a58 <LIS2MDL_0_Probe+0x140>)
 80069b4:	609a      	str	r2, [r3, #8]

    if ((ret == BSP_ERROR_NONE) && ((Functions & MOTION_MAGNETO) == MOTION_MAGNETO) && (cap.Magneto == 1U))
 80069b6:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80069b8:	2b00      	cmp	r3, #0
 80069ba:	d11e      	bne.n	80069fa <LIS2MDL_0_Probe+0xe2>
 80069bc:	687b      	ldr	r3, [r7, #4]
 80069be:	f003 0304 	and.w	r3, r3, #4
 80069c2:	2b00      	cmp	r3, #0
 80069c4:	d019      	beq.n	80069fa <LIS2MDL_0_Probe+0xe2>
 80069c6:	7bbb      	ldrb	r3, [r7, #14]
 80069c8:	2b01      	cmp	r3, #1
 80069ca:	d116      	bne.n	80069fa <LIS2MDL_0_Probe+0xe2>
    {
      /* The second cast (void *) is added to bypass Misra R11.3 rule */
      MotionFuncDrv[IKS01A3_LIS2MDL_0][FunctionIndex[MOTION_MAGNETO]] = (MOTION_SENSOR_FuncDrv_t *)(
 80069cc:	4b23      	ldr	r3, [pc, #140]	; (8006a5c <LIS2MDL_0_Probe+0x144>)
 80069ce:	691b      	ldr	r3, [r3, #16]
 80069d0:	4a23      	ldr	r2, [pc, #140]	; (8006a60 <LIS2MDL_0_Probe+0x148>)
 80069d2:	3306      	adds	r3, #6
 80069d4:	4923      	ldr	r1, [pc, #140]	; (8006a64 <LIS2MDL_0_Probe+0x14c>)
 80069d6:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
                                                                          void *)&LIS2MDL_MAG_Driver;

      if (MotionDrv[IKS01A3_LIS2MDL_0]->Init(MotionCompObj[IKS01A3_LIS2MDL_0]) != LIS2MDL_OK)
 80069da:	4b1e      	ldr	r3, [pc, #120]	; (8006a54 <LIS2MDL_0_Probe+0x13c>)
 80069dc:	689b      	ldr	r3, [r3, #8]
 80069de:	681b      	ldr	r3, [r3, #0]
 80069e0:	4a1b      	ldr	r2, [pc, #108]	; (8006a50 <LIS2MDL_0_Probe+0x138>)
 80069e2:	6892      	ldr	r2, [r2, #8]
 80069e4:	4610      	mov	r0, r2
 80069e6:	4798      	blx	r3
 80069e8:	4603      	mov	r3, r0
 80069ea:	2b00      	cmp	r3, #0
 80069ec:	d003      	beq.n	80069f6 <LIS2MDL_0_Probe+0xde>
      {
        ret = BSP_ERROR_COMPONENT_FAILURE;
 80069ee:	f06f 0304 	mvn.w	r3, #4
 80069f2:	64fb      	str	r3, [r7, #76]	; 0x4c
 80069f4:	e001      	b.n	80069fa <LIS2MDL_0_Probe+0xe2>
      }
      else
      {
        ret = BSP_ERROR_NONE;
 80069f6:	2300      	movs	r3, #0
 80069f8:	64fb      	str	r3, [r7, #76]	; 0x4c
      }
    }
    if ((ret == BSP_ERROR_NONE) && ((Functions & MOTION_ACCELERO) == MOTION_ACCELERO))
 80069fa:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80069fc:	2b00      	cmp	r3, #0
 80069fe:	d107      	bne.n	8006a10 <LIS2MDL_0_Probe+0xf8>
 8006a00:	687b      	ldr	r3, [r7, #4]
 8006a02:	f003 0302 	and.w	r3, r3, #2
 8006a06:	2b00      	cmp	r3, #0
 8006a08:	d002      	beq.n	8006a10 <LIS2MDL_0_Probe+0xf8>
    {
      /* Return an error if the application try to initialize a function not supported by the component */
      ret = BSP_ERROR_COMPONENT_FAILURE;
 8006a0a:	f06f 0304 	mvn.w	r3, #4
 8006a0e:	64fb      	str	r3, [r7, #76]	; 0x4c
    }
    if ((ret == BSP_ERROR_NONE) && ((Functions & MOTION_GYRO) == MOTION_GYRO))
 8006a10:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8006a12:	2b00      	cmp	r3, #0
 8006a14:	d107      	bne.n	8006a26 <LIS2MDL_0_Probe+0x10e>
 8006a16:	687b      	ldr	r3, [r7, #4]
 8006a18:	f003 0301 	and.w	r3, r3, #1
 8006a1c:	2b00      	cmp	r3, #0
 8006a1e:	d002      	beq.n	8006a26 <LIS2MDL_0_Probe+0x10e>
    {
      /* Return an error if the application try to initialize a function not supported by the component */
      ret = BSP_ERROR_COMPONENT_FAILURE;
 8006a20:	f06f 0304 	mvn.w	r3, #4
 8006a24:	64fb      	str	r3, [r7, #76]	; 0x4c
    }
  }
  return ret;
 8006a26:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
}
 8006a28:	4618      	mov	r0, r3
 8006a2a:	3750      	adds	r7, #80	; 0x50
 8006a2c:	46bd      	mov	sp, r7
 8006a2e:	bd80      	pop	{r7, pc}
 8006a30:	08001999 	.word	0x08001999
 8006a34:	080019fd 	.word	0x080019fd
 8006a38:	08001ab1 	.word	0x08001ab1
 8006a3c:	08001a4d 	.word	0x08001a4d
 8006a40:	08001b15 	.word	0x08001b15
 8006a44:	08006b4d 	.word	0x08006b4d
 8006a48:	20000470 	.word	0x20000470
 8006a4c:	200003f0 	.word	0x200003f0
 8006a50:	200003b4 	.word	0x200003b4
 8006a54:	200003e4 	.word	0x200003e4
 8006a58:	20000038 	.word	0x20000038
 8006a5c:	200000c4 	.word	0x200000c4
 8006a60:	200003c0 	.word	0x200003c0
 8006a64:	20000048 	.word	0x20000048

08006a68 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8006a68:	b580      	push	{r7, lr}
 8006a6a:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8006a6c:	4b0e      	ldr	r3, [pc, #56]	; (8006aa8 <HAL_Init+0x40>)
 8006a6e:	681b      	ldr	r3, [r3, #0]
 8006a70:	4a0d      	ldr	r2, [pc, #52]	; (8006aa8 <HAL_Init+0x40>)
 8006a72:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8006a76:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8006a78:	4b0b      	ldr	r3, [pc, #44]	; (8006aa8 <HAL_Init+0x40>)
 8006a7a:	681b      	ldr	r3, [r3, #0]
 8006a7c:	4a0a      	ldr	r2, [pc, #40]	; (8006aa8 <HAL_Init+0x40>)
 8006a7e:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8006a82:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8006a84:	4b08      	ldr	r3, [pc, #32]	; (8006aa8 <HAL_Init+0x40>)
 8006a86:	681b      	ldr	r3, [r3, #0]
 8006a88:	4a07      	ldr	r2, [pc, #28]	; (8006aa8 <HAL_Init+0x40>)
 8006a8a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8006a8e:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8006a90:	2003      	movs	r0, #3
 8006a92:	f000 f94f 	bl	8006d34 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8006a96:	2000      	movs	r0, #0
 8006a98:	f000 f808 	bl	8006aac <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8006a9c:	f7fa fe9e 	bl	80017dc <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8006aa0:	2300      	movs	r3, #0
}
 8006aa2:	4618      	mov	r0, r3
 8006aa4:	bd80      	pop	{r7, pc}
 8006aa6:	bf00      	nop
 8006aa8:	40023c00 	.word	0x40023c00

08006aac <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8006aac:	b580      	push	{r7, lr}
 8006aae:	b082      	sub	sp, #8
 8006ab0:	af00      	add	r7, sp, #0
 8006ab2:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8006ab4:	4b12      	ldr	r3, [pc, #72]	; (8006b00 <HAL_InitTick+0x54>)
 8006ab6:	681a      	ldr	r2, [r3, #0]
 8006ab8:	4b12      	ldr	r3, [pc, #72]	; (8006b04 <HAL_InitTick+0x58>)
 8006aba:	781b      	ldrb	r3, [r3, #0]
 8006abc:	4619      	mov	r1, r3
 8006abe:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8006ac2:	fbb3 f3f1 	udiv	r3, r3, r1
 8006ac6:	fbb2 f3f3 	udiv	r3, r2, r3
 8006aca:	4618      	mov	r0, r3
 8006acc:	f000 f967 	bl	8006d9e <HAL_SYSTICK_Config>
 8006ad0:	4603      	mov	r3, r0
 8006ad2:	2b00      	cmp	r3, #0
 8006ad4:	d001      	beq.n	8006ada <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8006ad6:	2301      	movs	r3, #1
 8006ad8:	e00e      	b.n	8006af8 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8006ada:	687b      	ldr	r3, [r7, #4]
 8006adc:	2b0f      	cmp	r3, #15
 8006ade:	d80a      	bhi.n	8006af6 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8006ae0:	2200      	movs	r2, #0
 8006ae2:	6879      	ldr	r1, [r7, #4]
 8006ae4:	f04f 30ff 	mov.w	r0, #4294967295
 8006ae8:	f000 f92f 	bl	8006d4a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8006aec:	4a06      	ldr	r2, [pc, #24]	; (8006b08 <HAL_InitTick+0x5c>)
 8006aee:	687b      	ldr	r3, [r7, #4]
 8006af0:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8006af2:	2300      	movs	r3, #0
 8006af4:	e000      	b.n	8006af8 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8006af6:	2301      	movs	r3, #1
}
 8006af8:	4618      	mov	r0, r3
 8006afa:	3708      	adds	r7, #8
 8006afc:	46bd      	mov	sp, r7
 8006afe:	bd80      	pop	{r7, pc}
 8006b00:	20000000 	.word	0x20000000
 8006b04:	200000dc 	.word	0x200000dc
 8006b08:	200000d8 	.word	0x200000d8

08006b0c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8006b0c:	b480      	push	{r7}
 8006b0e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8006b10:	4b06      	ldr	r3, [pc, #24]	; (8006b2c <HAL_IncTick+0x20>)
 8006b12:	781b      	ldrb	r3, [r3, #0]
 8006b14:	461a      	mov	r2, r3
 8006b16:	4b06      	ldr	r3, [pc, #24]	; (8006b30 <HAL_IncTick+0x24>)
 8006b18:	681b      	ldr	r3, [r3, #0]
 8006b1a:	4413      	add	r3, r2
 8006b1c:	4a04      	ldr	r2, [pc, #16]	; (8006b30 <HAL_IncTick+0x24>)
 8006b1e:	6013      	str	r3, [r2, #0]
}
 8006b20:	bf00      	nop
 8006b22:	46bd      	mov	sp, r7
 8006b24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b28:	4770      	bx	lr
 8006b2a:	bf00      	nop
 8006b2c:	200000dc 	.word	0x200000dc
 8006b30:	200004a4 	.word	0x200004a4

08006b34 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8006b34:	b480      	push	{r7}
 8006b36:	af00      	add	r7, sp, #0
  return uwTick;
 8006b38:	4b03      	ldr	r3, [pc, #12]	; (8006b48 <HAL_GetTick+0x14>)
 8006b3a:	681b      	ldr	r3, [r3, #0]
}
 8006b3c:	4618      	mov	r0, r3
 8006b3e:	46bd      	mov	sp, r7
 8006b40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b44:	4770      	bx	lr
 8006b46:	bf00      	nop
 8006b48:	200004a4 	.word	0x200004a4

08006b4c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8006b4c:	b580      	push	{r7, lr}
 8006b4e:	b084      	sub	sp, #16
 8006b50:	af00      	add	r7, sp, #0
 8006b52:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8006b54:	f7ff ffee 	bl	8006b34 <HAL_GetTick>
 8006b58:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8006b5a:	687b      	ldr	r3, [r7, #4]
 8006b5c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8006b5e:	68fb      	ldr	r3, [r7, #12]
 8006b60:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006b64:	d005      	beq.n	8006b72 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8006b66:	4b0a      	ldr	r3, [pc, #40]	; (8006b90 <HAL_Delay+0x44>)
 8006b68:	781b      	ldrb	r3, [r3, #0]
 8006b6a:	461a      	mov	r2, r3
 8006b6c:	68fb      	ldr	r3, [r7, #12]
 8006b6e:	4413      	add	r3, r2
 8006b70:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8006b72:	bf00      	nop
 8006b74:	f7ff ffde 	bl	8006b34 <HAL_GetTick>
 8006b78:	4602      	mov	r2, r0
 8006b7a:	68bb      	ldr	r3, [r7, #8]
 8006b7c:	1ad3      	subs	r3, r2, r3
 8006b7e:	68fa      	ldr	r2, [r7, #12]
 8006b80:	429a      	cmp	r2, r3
 8006b82:	d8f7      	bhi.n	8006b74 <HAL_Delay+0x28>
  {
  }
}
 8006b84:	bf00      	nop
 8006b86:	bf00      	nop
 8006b88:	3710      	adds	r7, #16
 8006b8a:	46bd      	mov	sp, r7
 8006b8c:	bd80      	pop	{r7, pc}
 8006b8e:	bf00      	nop
 8006b90:	200000dc 	.word	0x200000dc

08006b94 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8006b94:	b480      	push	{r7}
 8006b96:	b085      	sub	sp, #20
 8006b98:	af00      	add	r7, sp, #0
 8006b9a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8006b9c:	687b      	ldr	r3, [r7, #4]
 8006b9e:	f003 0307 	and.w	r3, r3, #7
 8006ba2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8006ba4:	4b0c      	ldr	r3, [pc, #48]	; (8006bd8 <__NVIC_SetPriorityGrouping+0x44>)
 8006ba6:	68db      	ldr	r3, [r3, #12]
 8006ba8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8006baa:	68ba      	ldr	r2, [r7, #8]
 8006bac:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8006bb0:	4013      	ands	r3, r2
 8006bb2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8006bb4:	68fb      	ldr	r3, [r7, #12]
 8006bb6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8006bb8:	68bb      	ldr	r3, [r7, #8]
 8006bba:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8006bbc:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8006bc0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8006bc4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8006bc6:	4a04      	ldr	r2, [pc, #16]	; (8006bd8 <__NVIC_SetPriorityGrouping+0x44>)
 8006bc8:	68bb      	ldr	r3, [r7, #8]
 8006bca:	60d3      	str	r3, [r2, #12]
}
 8006bcc:	bf00      	nop
 8006bce:	3714      	adds	r7, #20
 8006bd0:	46bd      	mov	sp, r7
 8006bd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006bd6:	4770      	bx	lr
 8006bd8:	e000ed00 	.word	0xe000ed00

08006bdc <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8006bdc:	b480      	push	{r7}
 8006bde:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8006be0:	4b04      	ldr	r3, [pc, #16]	; (8006bf4 <__NVIC_GetPriorityGrouping+0x18>)
 8006be2:	68db      	ldr	r3, [r3, #12]
 8006be4:	0a1b      	lsrs	r3, r3, #8
 8006be6:	f003 0307 	and.w	r3, r3, #7
}
 8006bea:	4618      	mov	r0, r3
 8006bec:	46bd      	mov	sp, r7
 8006bee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006bf2:	4770      	bx	lr
 8006bf4:	e000ed00 	.word	0xe000ed00

08006bf8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8006bf8:	b480      	push	{r7}
 8006bfa:	b083      	sub	sp, #12
 8006bfc:	af00      	add	r7, sp, #0
 8006bfe:	4603      	mov	r3, r0
 8006c00:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8006c02:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006c06:	2b00      	cmp	r3, #0
 8006c08:	db0b      	blt.n	8006c22 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8006c0a:	79fb      	ldrb	r3, [r7, #7]
 8006c0c:	f003 021f 	and.w	r2, r3, #31
 8006c10:	4907      	ldr	r1, [pc, #28]	; (8006c30 <__NVIC_EnableIRQ+0x38>)
 8006c12:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006c16:	095b      	lsrs	r3, r3, #5
 8006c18:	2001      	movs	r0, #1
 8006c1a:	fa00 f202 	lsl.w	r2, r0, r2
 8006c1e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8006c22:	bf00      	nop
 8006c24:	370c      	adds	r7, #12
 8006c26:	46bd      	mov	sp, r7
 8006c28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c2c:	4770      	bx	lr
 8006c2e:	bf00      	nop
 8006c30:	e000e100 	.word	0xe000e100

08006c34 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8006c34:	b480      	push	{r7}
 8006c36:	b083      	sub	sp, #12
 8006c38:	af00      	add	r7, sp, #0
 8006c3a:	4603      	mov	r3, r0
 8006c3c:	6039      	str	r1, [r7, #0]
 8006c3e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8006c40:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006c44:	2b00      	cmp	r3, #0
 8006c46:	db0a      	blt.n	8006c5e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8006c48:	683b      	ldr	r3, [r7, #0]
 8006c4a:	b2da      	uxtb	r2, r3
 8006c4c:	490c      	ldr	r1, [pc, #48]	; (8006c80 <__NVIC_SetPriority+0x4c>)
 8006c4e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006c52:	0112      	lsls	r2, r2, #4
 8006c54:	b2d2      	uxtb	r2, r2
 8006c56:	440b      	add	r3, r1
 8006c58:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8006c5c:	e00a      	b.n	8006c74 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8006c5e:	683b      	ldr	r3, [r7, #0]
 8006c60:	b2da      	uxtb	r2, r3
 8006c62:	4908      	ldr	r1, [pc, #32]	; (8006c84 <__NVIC_SetPriority+0x50>)
 8006c64:	79fb      	ldrb	r3, [r7, #7]
 8006c66:	f003 030f 	and.w	r3, r3, #15
 8006c6a:	3b04      	subs	r3, #4
 8006c6c:	0112      	lsls	r2, r2, #4
 8006c6e:	b2d2      	uxtb	r2, r2
 8006c70:	440b      	add	r3, r1
 8006c72:	761a      	strb	r2, [r3, #24]
}
 8006c74:	bf00      	nop
 8006c76:	370c      	adds	r7, #12
 8006c78:	46bd      	mov	sp, r7
 8006c7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c7e:	4770      	bx	lr
 8006c80:	e000e100 	.word	0xe000e100
 8006c84:	e000ed00 	.word	0xe000ed00

08006c88 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8006c88:	b480      	push	{r7}
 8006c8a:	b089      	sub	sp, #36	; 0x24
 8006c8c:	af00      	add	r7, sp, #0
 8006c8e:	60f8      	str	r0, [r7, #12]
 8006c90:	60b9      	str	r1, [r7, #8]
 8006c92:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8006c94:	68fb      	ldr	r3, [r7, #12]
 8006c96:	f003 0307 	and.w	r3, r3, #7
 8006c9a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8006c9c:	69fb      	ldr	r3, [r7, #28]
 8006c9e:	f1c3 0307 	rsb	r3, r3, #7
 8006ca2:	2b04      	cmp	r3, #4
 8006ca4:	bf28      	it	cs
 8006ca6:	2304      	movcs	r3, #4
 8006ca8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8006caa:	69fb      	ldr	r3, [r7, #28]
 8006cac:	3304      	adds	r3, #4
 8006cae:	2b06      	cmp	r3, #6
 8006cb0:	d902      	bls.n	8006cb8 <NVIC_EncodePriority+0x30>
 8006cb2:	69fb      	ldr	r3, [r7, #28]
 8006cb4:	3b03      	subs	r3, #3
 8006cb6:	e000      	b.n	8006cba <NVIC_EncodePriority+0x32>
 8006cb8:	2300      	movs	r3, #0
 8006cba:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8006cbc:	f04f 32ff 	mov.w	r2, #4294967295
 8006cc0:	69bb      	ldr	r3, [r7, #24]
 8006cc2:	fa02 f303 	lsl.w	r3, r2, r3
 8006cc6:	43da      	mvns	r2, r3
 8006cc8:	68bb      	ldr	r3, [r7, #8]
 8006cca:	401a      	ands	r2, r3
 8006ccc:	697b      	ldr	r3, [r7, #20]
 8006cce:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8006cd0:	f04f 31ff 	mov.w	r1, #4294967295
 8006cd4:	697b      	ldr	r3, [r7, #20]
 8006cd6:	fa01 f303 	lsl.w	r3, r1, r3
 8006cda:	43d9      	mvns	r1, r3
 8006cdc:	687b      	ldr	r3, [r7, #4]
 8006cde:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8006ce0:	4313      	orrs	r3, r2
         );
}
 8006ce2:	4618      	mov	r0, r3
 8006ce4:	3724      	adds	r7, #36	; 0x24
 8006ce6:	46bd      	mov	sp, r7
 8006ce8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006cec:	4770      	bx	lr
	...

08006cf0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8006cf0:	b580      	push	{r7, lr}
 8006cf2:	b082      	sub	sp, #8
 8006cf4:	af00      	add	r7, sp, #0
 8006cf6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8006cf8:	687b      	ldr	r3, [r7, #4]
 8006cfa:	3b01      	subs	r3, #1
 8006cfc:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8006d00:	d301      	bcc.n	8006d06 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8006d02:	2301      	movs	r3, #1
 8006d04:	e00f      	b.n	8006d26 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8006d06:	4a0a      	ldr	r2, [pc, #40]	; (8006d30 <SysTick_Config+0x40>)
 8006d08:	687b      	ldr	r3, [r7, #4]
 8006d0a:	3b01      	subs	r3, #1
 8006d0c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8006d0e:	210f      	movs	r1, #15
 8006d10:	f04f 30ff 	mov.w	r0, #4294967295
 8006d14:	f7ff ff8e 	bl	8006c34 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8006d18:	4b05      	ldr	r3, [pc, #20]	; (8006d30 <SysTick_Config+0x40>)
 8006d1a:	2200      	movs	r2, #0
 8006d1c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8006d1e:	4b04      	ldr	r3, [pc, #16]	; (8006d30 <SysTick_Config+0x40>)
 8006d20:	2207      	movs	r2, #7
 8006d22:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8006d24:	2300      	movs	r3, #0
}
 8006d26:	4618      	mov	r0, r3
 8006d28:	3708      	adds	r7, #8
 8006d2a:	46bd      	mov	sp, r7
 8006d2c:	bd80      	pop	{r7, pc}
 8006d2e:	bf00      	nop
 8006d30:	e000e010 	.word	0xe000e010

08006d34 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8006d34:	b580      	push	{r7, lr}
 8006d36:	b082      	sub	sp, #8
 8006d38:	af00      	add	r7, sp, #0
 8006d3a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8006d3c:	6878      	ldr	r0, [r7, #4]
 8006d3e:	f7ff ff29 	bl	8006b94 <__NVIC_SetPriorityGrouping>
}
 8006d42:	bf00      	nop
 8006d44:	3708      	adds	r7, #8
 8006d46:	46bd      	mov	sp, r7
 8006d48:	bd80      	pop	{r7, pc}

08006d4a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8006d4a:	b580      	push	{r7, lr}
 8006d4c:	b086      	sub	sp, #24
 8006d4e:	af00      	add	r7, sp, #0
 8006d50:	4603      	mov	r3, r0
 8006d52:	60b9      	str	r1, [r7, #8]
 8006d54:	607a      	str	r2, [r7, #4]
 8006d56:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8006d58:	2300      	movs	r3, #0
 8006d5a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8006d5c:	f7ff ff3e 	bl	8006bdc <__NVIC_GetPriorityGrouping>
 8006d60:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8006d62:	687a      	ldr	r2, [r7, #4]
 8006d64:	68b9      	ldr	r1, [r7, #8]
 8006d66:	6978      	ldr	r0, [r7, #20]
 8006d68:	f7ff ff8e 	bl	8006c88 <NVIC_EncodePriority>
 8006d6c:	4602      	mov	r2, r0
 8006d6e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8006d72:	4611      	mov	r1, r2
 8006d74:	4618      	mov	r0, r3
 8006d76:	f7ff ff5d 	bl	8006c34 <__NVIC_SetPriority>
}
 8006d7a:	bf00      	nop
 8006d7c:	3718      	adds	r7, #24
 8006d7e:	46bd      	mov	sp, r7
 8006d80:	bd80      	pop	{r7, pc}

08006d82 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8006d82:	b580      	push	{r7, lr}
 8006d84:	b082      	sub	sp, #8
 8006d86:	af00      	add	r7, sp, #0
 8006d88:	4603      	mov	r3, r0
 8006d8a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8006d8c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006d90:	4618      	mov	r0, r3
 8006d92:	f7ff ff31 	bl	8006bf8 <__NVIC_EnableIRQ>
}
 8006d96:	bf00      	nop
 8006d98:	3708      	adds	r7, #8
 8006d9a:	46bd      	mov	sp, r7
 8006d9c:	bd80      	pop	{r7, pc}

08006d9e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8006d9e:	b580      	push	{r7, lr}
 8006da0:	b082      	sub	sp, #8
 8006da2:	af00      	add	r7, sp, #0
 8006da4:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8006da6:	6878      	ldr	r0, [r7, #4]
 8006da8:	f7ff ffa2 	bl	8006cf0 <SysTick_Config>
 8006dac:	4603      	mov	r3, r0
}
 8006dae:	4618      	mov	r0, r3
 8006db0:	3708      	adds	r7, #8
 8006db2:	46bd      	mov	sp, r7
 8006db4:	bd80      	pop	{r7, pc}

08006db6 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8006db6:	b580      	push	{r7, lr}
 8006db8:	b084      	sub	sp, #16
 8006dba:	af00      	add	r7, sp, #0
 8006dbc:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8006dbe:	687b      	ldr	r3, [r7, #4]
 8006dc0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006dc2:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8006dc4:	f7ff feb6 	bl	8006b34 <HAL_GetTick>
 8006dc8:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8006dca:	687b      	ldr	r3, [r7, #4]
 8006dcc:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8006dd0:	b2db      	uxtb	r3, r3
 8006dd2:	2b02      	cmp	r3, #2
 8006dd4:	d008      	beq.n	8006de8 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8006dd6:	687b      	ldr	r3, [r7, #4]
 8006dd8:	2280      	movs	r2, #128	; 0x80
 8006dda:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8006ddc:	687b      	ldr	r3, [r7, #4]
 8006dde:	2200      	movs	r2, #0
 8006de0:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 8006de4:	2301      	movs	r3, #1
 8006de6:	e052      	b.n	8006e8e <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8006de8:	687b      	ldr	r3, [r7, #4]
 8006dea:	681b      	ldr	r3, [r3, #0]
 8006dec:	681a      	ldr	r2, [r3, #0]
 8006dee:	687b      	ldr	r3, [r7, #4]
 8006df0:	681b      	ldr	r3, [r3, #0]
 8006df2:	f022 0216 	bic.w	r2, r2, #22
 8006df6:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8006df8:	687b      	ldr	r3, [r7, #4]
 8006dfa:	681b      	ldr	r3, [r3, #0]
 8006dfc:	695a      	ldr	r2, [r3, #20]
 8006dfe:	687b      	ldr	r3, [r7, #4]
 8006e00:	681b      	ldr	r3, [r3, #0]
 8006e02:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8006e06:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8006e08:	687b      	ldr	r3, [r7, #4]
 8006e0a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006e0c:	2b00      	cmp	r3, #0
 8006e0e:	d103      	bne.n	8006e18 <HAL_DMA_Abort+0x62>
 8006e10:	687b      	ldr	r3, [r7, #4]
 8006e12:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8006e14:	2b00      	cmp	r3, #0
 8006e16:	d007      	beq.n	8006e28 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8006e18:	687b      	ldr	r3, [r7, #4]
 8006e1a:	681b      	ldr	r3, [r3, #0]
 8006e1c:	681a      	ldr	r2, [r3, #0]
 8006e1e:	687b      	ldr	r3, [r7, #4]
 8006e20:	681b      	ldr	r3, [r3, #0]
 8006e22:	f022 0208 	bic.w	r2, r2, #8
 8006e26:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8006e28:	687b      	ldr	r3, [r7, #4]
 8006e2a:	681b      	ldr	r3, [r3, #0]
 8006e2c:	681a      	ldr	r2, [r3, #0]
 8006e2e:	687b      	ldr	r3, [r7, #4]
 8006e30:	681b      	ldr	r3, [r3, #0]
 8006e32:	f022 0201 	bic.w	r2, r2, #1
 8006e36:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8006e38:	e013      	b.n	8006e62 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8006e3a:	f7ff fe7b 	bl	8006b34 <HAL_GetTick>
 8006e3e:	4602      	mov	r2, r0
 8006e40:	68bb      	ldr	r3, [r7, #8]
 8006e42:	1ad3      	subs	r3, r2, r3
 8006e44:	2b05      	cmp	r3, #5
 8006e46:	d90c      	bls.n	8006e62 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8006e48:	687b      	ldr	r3, [r7, #4]
 8006e4a:	2220      	movs	r2, #32
 8006e4c:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8006e4e:	687b      	ldr	r3, [r7, #4]
 8006e50:	2203      	movs	r2, #3
 8006e52:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8006e56:	687b      	ldr	r3, [r7, #4]
 8006e58:	2200      	movs	r2, #0
 8006e5a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        
        return HAL_TIMEOUT;
 8006e5e:	2303      	movs	r3, #3
 8006e60:	e015      	b.n	8006e8e <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8006e62:	687b      	ldr	r3, [r7, #4]
 8006e64:	681b      	ldr	r3, [r3, #0]
 8006e66:	681b      	ldr	r3, [r3, #0]
 8006e68:	f003 0301 	and.w	r3, r3, #1
 8006e6c:	2b00      	cmp	r3, #0
 8006e6e:	d1e4      	bne.n	8006e3a <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8006e70:	687b      	ldr	r3, [r7, #4]
 8006e72:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006e74:	223f      	movs	r2, #63	; 0x3f
 8006e76:	409a      	lsls	r2, r3
 8006e78:	68fb      	ldr	r3, [r7, #12]
 8006e7a:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8006e7c:	687b      	ldr	r3, [r7, #4]
 8006e7e:	2201      	movs	r2, #1
 8006e80:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8006e84:	687b      	ldr	r3, [r7, #4]
 8006e86:	2200      	movs	r2, #0
 8006e88:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  }
  return HAL_OK;
 8006e8c:	2300      	movs	r3, #0
}
 8006e8e:	4618      	mov	r0, r3
 8006e90:	3710      	adds	r7, #16
 8006e92:	46bd      	mov	sp, r7
 8006e94:	bd80      	pop	{r7, pc}

08006e96 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8006e96:	b480      	push	{r7}
 8006e98:	b083      	sub	sp, #12
 8006e9a:	af00      	add	r7, sp, #0
 8006e9c:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8006e9e:	687b      	ldr	r3, [r7, #4]
 8006ea0:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8006ea4:	b2db      	uxtb	r3, r3
 8006ea6:	2b02      	cmp	r3, #2
 8006ea8:	d004      	beq.n	8006eb4 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8006eaa:	687b      	ldr	r3, [r7, #4]
 8006eac:	2280      	movs	r2, #128	; 0x80
 8006eae:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 8006eb0:	2301      	movs	r3, #1
 8006eb2:	e00c      	b.n	8006ece <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8006eb4:	687b      	ldr	r3, [r7, #4]
 8006eb6:	2205      	movs	r2, #5
 8006eb8:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8006ebc:	687b      	ldr	r3, [r7, #4]
 8006ebe:	681b      	ldr	r3, [r3, #0]
 8006ec0:	681a      	ldr	r2, [r3, #0]
 8006ec2:	687b      	ldr	r3, [r7, #4]
 8006ec4:	681b      	ldr	r3, [r3, #0]
 8006ec6:	f022 0201 	bic.w	r2, r2, #1
 8006eca:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8006ecc:	2300      	movs	r3, #0
}
 8006ece:	4618      	mov	r0, r3
 8006ed0:	370c      	adds	r7, #12
 8006ed2:	46bd      	mov	sp, r7
 8006ed4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ed8:	4770      	bx	lr
	...

08006edc <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8006edc:	b480      	push	{r7}
 8006ede:	b089      	sub	sp, #36	; 0x24
 8006ee0:	af00      	add	r7, sp, #0
 8006ee2:	6078      	str	r0, [r7, #4]
 8006ee4:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8006ee6:	2300      	movs	r3, #0
 8006ee8:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8006eea:	2300      	movs	r3, #0
 8006eec:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8006eee:	2300      	movs	r3, #0
 8006ef0:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8006ef2:	2300      	movs	r3, #0
 8006ef4:	61fb      	str	r3, [r7, #28]
 8006ef6:	e159      	b.n	80071ac <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8006ef8:	2201      	movs	r2, #1
 8006efa:	69fb      	ldr	r3, [r7, #28]
 8006efc:	fa02 f303 	lsl.w	r3, r2, r3
 8006f00:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8006f02:	683b      	ldr	r3, [r7, #0]
 8006f04:	681b      	ldr	r3, [r3, #0]
 8006f06:	697a      	ldr	r2, [r7, #20]
 8006f08:	4013      	ands	r3, r2
 8006f0a:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8006f0c:	693a      	ldr	r2, [r7, #16]
 8006f0e:	697b      	ldr	r3, [r7, #20]
 8006f10:	429a      	cmp	r2, r3
 8006f12:	f040 8148 	bne.w	80071a6 <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8006f16:	683b      	ldr	r3, [r7, #0]
 8006f18:	685b      	ldr	r3, [r3, #4]
 8006f1a:	f003 0303 	and.w	r3, r3, #3
 8006f1e:	2b01      	cmp	r3, #1
 8006f20:	d005      	beq.n	8006f2e <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8006f22:	683b      	ldr	r3, [r7, #0]
 8006f24:	685b      	ldr	r3, [r3, #4]
 8006f26:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8006f2a:	2b02      	cmp	r3, #2
 8006f2c:	d130      	bne.n	8006f90 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8006f2e:	687b      	ldr	r3, [r7, #4]
 8006f30:	689b      	ldr	r3, [r3, #8]
 8006f32:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8006f34:	69fb      	ldr	r3, [r7, #28]
 8006f36:	005b      	lsls	r3, r3, #1
 8006f38:	2203      	movs	r2, #3
 8006f3a:	fa02 f303 	lsl.w	r3, r2, r3
 8006f3e:	43db      	mvns	r3, r3
 8006f40:	69ba      	ldr	r2, [r7, #24]
 8006f42:	4013      	ands	r3, r2
 8006f44:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8006f46:	683b      	ldr	r3, [r7, #0]
 8006f48:	68da      	ldr	r2, [r3, #12]
 8006f4a:	69fb      	ldr	r3, [r7, #28]
 8006f4c:	005b      	lsls	r3, r3, #1
 8006f4e:	fa02 f303 	lsl.w	r3, r2, r3
 8006f52:	69ba      	ldr	r2, [r7, #24]
 8006f54:	4313      	orrs	r3, r2
 8006f56:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8006f58:	687b      	ldr	r3, [r7, #4]
 8006f5a:	69ba      	ldr	r2, [r7, #24]
 8006f5c:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8006f5e:	687b      	ldr	r3, [r7, #4]
 8006f60:	685b      	ldr	r3, [r3, #4]
 8006f62:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8006f64:	2201      	movs	r2, #1
 8006f66:	69fb      	ldr	r3, [r7, #28]
 8006f68:	fa02 f303 	lsl.w	r3, r2, r3
 8006f6c:	43db      	mvns	r3, r3
 8006f6e:	69ba      	ldr	r2, [r7, #24]
 8006f70:	4013      	ands	r3, r2
 8006f72:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8006f74:	683b      	ldr	r3, [r7, #0]
 8006f76:	685b      	ldr	r3, [r3, #4]
 8006f78:	091b      	lsrs	r3, r3, #4
 8006f7a:	f003 0201 	and.w	r2, r3, #1
 8006f7e:	69fb      	ldr	r3, [r7, #28]
 8006f80:	fa02 f303 	lsl.w	r3, r2, r3
 8006f84:	69ba      	ldr	r2, [r7, #24]
 8006f86:	4313      	orrs	r3, r2
 8006f88:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8006f8a:	687b      	ldr	r3, [r7, #4]
 8006f8c:	69ba      	ldr	r2, [r7, #24]
 8006f8e:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8006f90:	683b      	ldr	r3, [r7, #0]
 8006f92:	685b      	ldr	r3, [r3, #4]
 8006f94:	f003 0303 	and.w	r3, r3, #3
 8006f98:	2b03      	cmp	r3, #3
 8006f9a:	d017      	beq.n	8006fcc <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8006f9c:	687b      	ldr	r3, [r7, #4]
 8006f9e:	68db      	ldr	r3, [r3, #12]
 8006fa0:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8006fa2:	69fb      	ldr	r3, [r7, #28]
 8006fa4:	005b      	lsls	r3, r3, #1
 8006fa6:	2203      	movs	r2, #3
 8006fa8:	fa02 f303 	lsl.w	r3, r2, r3
 8006fac:	43db      	mvns	r3, r3
 8006fae:	69ba      	ldr	r2, [r7, #24]
 8006fb0:	4013      	ands	r3, r2
 8006fb2:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8006fb4:	683b      	ldr	r3, [r7, #0]
 8006fb6:	689a      	ldr	r2, [r3, #8]
 8006fb8:	69fb      	ldr	r3, [r7, #28]
 8006fba:	005b      	lsls	r3, r3, #1
 8006fbc:	fa02 f303 	lsl.w	r3, r2, r3
 8006fc0:	69ba      	ldr	r2, [r7, #24]
 8006fc2:	4313      	orrs	r3, r2
 8006fc4:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8006fc6:	687b      	ldr	r3, [r7, #4]
 8006fc8:	69ba      	ldr	r2, [r7, #24]
 8006fca:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8006fcc:	683b      	ldr	r3, [r7, #0]
 8006fce:	685b      	ldr	r3, [r3, #4]
 8006fd0:	f003 0303 	and.w	r3, r3, #3
 8006fd4:	2b02      	cmp	r3, #2
 8006fd6:	d123      	bne.n	8007020 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8006fd8:	69fb      	ldr	r3, [r7, #28]
 8006fda:	08da      	lsrs	r2, r3, #3
 8006fdc:	687b      	ldr	r3, [r7, #4]
 8006fde:	3208      	adds	r2, #8
 8006fe0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006fe4:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8006fe6:	69fb      	ldr	r3, [r7, #28]
 8006fe8:	f003 0307 	and.w	r3, r3, #7
 8006fec:	009b      	lsls	r3, r3, #2
 8006fee:	220f      	movs	r2, #15
 8006ff0:	fa02 f303 	lsl.w	r3, r2, r3
 8006ff4:	43db      	mvns	r3, r3
 8006ff6:	69ba      	ldr	r2, [r7, #24]
 8006ff8:	4013      	ands	r3, r2
 8006ffa:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8006ffc:	683b      	ldr	r3, [r7, #0]
 8006ffe:	691a      	ldr	r2, [r3, #16]
 8007000:	69fb      	ldr	r3, [r7, #28]
 8007002:	f003 0307 	and.w	r3, r3, #7
 8007006:	009b      	lsls	r3, r3, #2
 8007008:	fa02 f303 	lsl.w	r3, r2, r3
 800700c:	69ba      	ldr	r2, [r7, #24]
 800700e:	4313      	orrs	r3, r2
 8007010:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8007012:	69fb      	ldr	r3, [r7, #28]
 8007014:	08da      	lsrs	r2, r3, #3
 8007016:	687b      	ldr	r3, [r7, #4]
 8007018:	3208      	adds	r2, #8
 800701a:	69b9      	ldr	r1, [r7, #24]
 800701c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8007020:	687b      	ldr	r3, [r7, #4]
 8007022:	681b      	ldr	r3, [r3, #0]
 8007024:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8007026:	69fb      	ldr	r3, [r7, #28]
 8007028:	005b      	lsls	r3, r3, #1
 800702a:	2203      	movs	r2, #3
 800702c:	fa02 f303 	lsl.w	r3, r2, r3
 8007030:	43db      	mvns	r3, r3
 8007032:	69ba      	ldr	r2, [r7, #24]
 8007034:	4013      	ands	r3, r2
 8007036:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8007038:	683b      	ldr	r3, [r7, #0]
 800703a:	685b      	ldr	r3, [r3, #4]
 800703c:	f003 0203 	and.w	r2, r3, #3
 8007040:	69fb      	ldr	r3, [r7, #28]
 8007042:	005b      	lsls	r3, r3, #1
 8007044:	fa02 f303 	lsl.w	r3, r2, r3
 8007048:	69ba      	ldr	r2, [r7, #24]
 800704a:	4313      	orrs	r3, r2
 800704c:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800704e:	687b      	ldr	r3, [r7, #4]
 8007050:	69ba      	ldr	r2, [r7, #24]
 8007052:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8007054:	683b      	ldr	r3, [r7, #0]
 8007056:	685b      	ldr	r3, [r3, #4]
 8007058:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 800705c:	2b00      	cmp	r3, #0
 800705e:	f000 80a2 	beq.w	80071a6 <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8007062:	2300      	movs	r3, #0
 8007064:	60fb      	str	r3, [r7, #12]
 8007066:	4b57      	ldr	r3, [pc, #348]	; (80071c4 <HAL_GPIO_Init+0x2e8>)
 8007068:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800706a:	4a56      	ldr	r2, [pc, #344]	; (80071c4 <HAL_GPIO_Init+0x2e8>)
 800706c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8007070:	6453      	str	r3, [r2, #68]	; 0x44
 8007072:	4b54      	ldr	r3, [pc, #336]	; (80071c4 <HAL_GPIO_Init+0x2e8>)
 8007074:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007076:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800707a:	60fb      	str	r3, [r7, #12]
 800707c:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800707e:	4a52      	ldr	r2, [pc, #328]	; (80071c8 <HAL_GPIO_Init+0x2ec>)
 8007080:	69fb      	ldr	r3, [r7, #28]
 8007082:	089b      	lsrs	r3, r3, #2
 8007084:	3302      	adds	r3, #2
 8007086:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800708a:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 800708c:	69fb      	ldr	r3, [r7, #28]
 800708e:	f003 0303 	and.w	r3, r3, #3
 8007092:	009b      	lsls	r3, r3, #2
 8007094:	220f      	movs	r2, #15
 8007096:	fa02 f303 	lsl.w	r3, r2, r3
 800709a:	43db      	mvns	r3, r3
 800709c:	69ba      	ldr	r2, [r7, #24]
 800709e:	4013      	ands	r3, r2
 80070a0:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80070a2:	687b      	ldr	r3, [r7, #4]
 80070a4:	4a49      	ldr	r2, [pc, #292]	; (80071cc <HAL_GPIO_Init+0x2f0>)
 80070a6:	4293      	cmp	r3, r2
 80070a8:	d019      	beq.n	80070de <HAL_GPIO_Init+0x202>
 80070aa:	687b      	ldr	r3, [r7, #4]
 80070ac:	4a48      	ldr	r2, [pc, #288]	; (80071d0 <HAL_GPIO_Init+0x2f4>)
 80070ae:	4293      	cmp	r3, r2
 80070b0:	d013      	beq.n	80070da <HAL_GPIO_Init+0x1fe>
 80070b2:	687b      	ldr	r3, [r7, #4]
 80070b4:	4a47      	ldr	r2, [pc, #284]	; (80071d4 <HAL_GPIO_Init+0x2f8>)
 80070b6:	4293      	cmp	r3, r2
 80070b8:	d00d      	beq.n	80070d6 <HAL_GPIO_Init+0x1fa>
 80070ba:	687b      	ldr	r3, [r7, #4]
 80070bc:	4a46      	ldr	r2, [pc, #280]	; (80071d8 <HAL_GPIO_Init+0x2fc>)
 80070be:	4293      	cmp	r3, r2
 80070c0:	d007      	beq.n	80070d2 <HAL_GPIO_Init+0x1f6>
 80070c2:	687b      	ldr	r3, [r7, #4]
 80070c4:	4a45      	ldr	r2, [pc, #276]	; (80071dc <HAL_GPIO_Init+0x300>)
 80070c6:	4293      	cmp	r3, r2
 80070c8:	d101      	bne.n	80070ce <HAL_GPIO_Init+0x1f2>
 80070ca:	2304      	movs	r3, #4
 80070cc:	e008      	b.n	80070e0 <HAL_GPIO_Init+0x204>
 80070ce:	2307      	movs	r3, #7
 80070d0:	e006      	b.n	80070e0 <HAL_GPIO_Init+0x204>
 80070d2:	2303      	movs	r3, #3
 80070d4:	e004      	b.n	80070e0 <HAL_GPIO_Init+0x204>
 80070d6:	2302      	movs	r3, #2
 80070d8:	e002      	b.n	80070e0 <HAL_GPIO_Init+0x204>
 80070da:	2301      	movs	r3, #1
 80070dc:	e000      	b.n	80070e0 <HAL_GPIO_Init+0x204>
 80070de:	2300      	movs	r3, #0
 80070e0:	69fa      	ldr	r2, [r7, #28]
 80070e2:	f002 0203 	and.w	r2, r2, #3
 80070e6:	0092      	lsls	r2, r2, #2
 80070e8:	4093      	lsls	r3, r2
 80070ea:	69ba      	ldr	r2, [r7, #24]
 80070ec:	4313      	orrs	r3, r2
 80070ee:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80070f0:	4935      	ldr	r1, [pc, #212]	; (80071c8 <HAL_GPIO_Init+0x2ec>)
 80070f2:	69fb      	ldr	r3, [r7, #28]
 80070f4:	089b      	lsrs	r3, r3, #2
 80070f6:	3302      	adds	r3, #2
 80070f8:	69ba      	ldr	r2, [r7, #24]
 80070fa:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80070fe:	4b38      	ldr	r3, [pc, #224]	; (80071e0 <HAL_GPIO_Init+0x304>)
 8007100:	689b      	ldr	r3, [r3, #8]
 8007102:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8007104:	693b      	ldr	r3, [r7, #16]
 8007106:	43db      	mvns	r3, r3
 8007108:	69ba      	ldr	r2, [r7, #24]
 800710a:	4013      	ands	r3, r2
 800710c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800710e:	683b      	ldr	r3, [r7, #0]
 8007110:	685b      	ldr	r3, [r3, #4]
 8007112:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8007116:	2b00      	cmp	r3, #0
 8007118:	d003      	beq.n	8007122 <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 800711a:	69ba      	ldr	r2, [r7, #24]
 800711c:	693b      	ldr	r3, [r7, #16]
 800711e:	4313      	orrs	r3, r2
 8007120:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8007122:	4a2f      	ldr	r2, [pc, #188]	; (80071e0 <HAL_GPIO_Init+0x304>)
 8007124:	69bb      	ldr	r3, [r7, #24]
 8007126:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8007128:	4b2d      	ldr	r3, [pc, #180]	; (80071e0 <HAL_GPIO_Init+0x304>)
 800712a:	68db      	ldr	r3, [r3, #12]
 800712c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800712e:	693b      	ldr	r3, [r7, #16]
 8007130:	43db      	mvns	r3, r3
 8007132:	69ba      	ldr	r2, [r7, #24]
 8007134:	4013      	ands	r3, r2
 8007136:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8007138:	683b      	ldr	r3, [r7, #0]
 800713a:	685b      	ldr	r3, [r3, #4]
 800713c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8007140:	2b00      	cmp	r3, #0
 8007142:	d003      	beq.n	800714c <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 8007144:	69ba      	ldr	r2, [r7, #24]
 8007146:	693b      	ldr	r3, [r7, #16]
 8007148:	4313      	orrs	r3, r2
 800714a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 800714c:	4a24      	ldr	r2, [pc, #144]	; (80071e0 <HAL_GPIO_Init+0x304>)
 800714e:	69bb      	ldr	r3, [r7, #24]
 8007150:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8007152:	4b23      	ldr	r3, [pc, #140]	; (80071e0 <HAL_GPIO_Init+0x304>)
 8007154:	685b      	ldr	r3, [r3, #4]
 8007156:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8007158:	693b      	ldr	r3, [r7, #16]
 800715a:	43db      	mvns	r3, r3
 800715c:	69ba      	ldr	r2, [r7, #24]
 800715e:	4013      	ands	r3, r2
 8007160:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8007162:	683b      	ldr	r3, [r7, #0]
 8007164:	685b      	ldr	r3, [r3, #4]
 8007166:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800716a:	2b00      	cmp	r3, #0
 800716c:	d003      	beq.n	8007176 <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 800716e:	69ba      	ldr	r2, [r7, #24]
 8007170:	693b      	ldr	r3, [r7, #16]
 8007172:	4313      	orrs	r3, r2
 8007174:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8007176:	4a1a      	ldr	r2, [pc, #104]	; (80071e0 <HAL_GPIO_Init+0x304>)
 8007178:	69bb      	ldr	r3, [r7, #24]
 800717a:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 800717c:	4b18      	ldr	r3, [pc, #96]	; (80071e0 <HAL_GPIO_Init+0x304>)
 800717e:	681b      	ldr	r3, [r3, #0]
 8007180:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8007182:	693b      	ldr	r3, [r7, #16]
 8007184:	43db      	mvns	r3, r3
 8007186:	69ba      	ldr	r2, [r7, #24]
 8007188:	4013      	ands	r3, r2
 800718a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 800718c:	683b      	ldr	r3, [r7, #0]
 800718e:	685b      	ldr	r3, [r3, #4]
 8007190:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8007194:	2b00      	cmp	r3, #0
 8007196:	d003      	beq.n	80071a0 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 8007198:	69ba      	ldr	r2, [r7, #24]
 800719a:	693b      	ldr	r3, [r7, #16]
 800719c:	4313      	orrs	r3, r2
 800719e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80071a0:	4a0f      	ldr	r2, [pc, #60]	; (80071e0 <HAL_GPIO_Init+0x304>)
 80071a2:	69bb      	ldr	r3, [r7, #24]
 80071a4:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80071a6:	69fb      	ldr	r3, [r7, #28]
 80071a8:	3301      	adds	r3, #1
 80071aa:	61fb      	str	r3, [r7, #28]
 80071ac:	69fb      	ldr	r3, [r7, #28]
 80071ae:	2b0f      	cmp	r3, #15
 80071b0:	f67f aea2 	bls.w	8006ef8 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80071b4:	bf00      	nop
 80071b6:	bf00      	nop
 80071b8:	3724      	adds	r7, #36	; 0x24
 80071ba:	46bd      	mov	sp, r7
 80071bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80071c0:	4770      	bx	lr
 80071c2:	bf00      	nop
 80071c4:	40023800 	.word	0x40023800
 80071c8:	40013800 	.word	0x40013800
 80071cc:	40020000 	.word	0x40020000
 80071d0:	40020400 	.word	0x40020400
 80071d4:	40020800 	.word	0x40020800
 80071d8:	40020c00 	.word	0x40020c00
 80071dc:	40021000 	.word	0x40021000
 80071e0:	40013c00 	.word	0x40013c00

080071e4 <HAL_GPIO_DeInit>:
  * @param  GPIO_Pin specifies the port bit to be written.
  *          This parameter can be one of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 80071e4:	b480      	push	{r7}
 80071e6:	b087      	sub	sp, #28
 80071e8:	af00      	add	r7, sp, #0
 80071ea:	6078      	str	r0, [r7, #4]
 80071ec:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80071ee:	2300      	movs	r3, #0
 80071f0:	613b      	str	r3, [r7, #16]
  uint32_t iocurrent = 0x00U;
 80071f2:	2300      	movs	r3, #0
 80071f4:	60fb      	str	r3, [r7, #12]
  uint32_t tmp = 0x00U;
 80071f6:	2300      	movs	r3, #0
 80071f8:	60bb      	str	r3, [r7, #8]

  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  
  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80071fa:	2300      	movs	r3, #0
 80071fc:	617b      	str	r3, [r7, #20]
 80071fe:	e0bb      	b.n	8007378 <HAL_GPIO_DeInit+0x194>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8007200:	2201      	movs	r2, #1
 8007202:	697b      	ldr	r3, [r7, #20]
 8007204:	fa02 f303 	lsl.w	r3, r2, r3
 8007208:	613b      	str	r3, [r7, #16]
    /* Get the current IO position */
    iocurrent = (GPIO_Pin) & ioposition;
 800720a:	683a      	ldr	r2, [r7, #0]
 800720c:	693b      	ldr	r3, [r7, #16]
 800720e:	4013      	ands	r3, r2
 8007210:	60fb      	str	r3, [r7, #12]

    if(iocurrent == ioposition)
 8007212:	68fa      	ldr	r2, [r7, #12]
 8007214:	693b      	ldr	r3, [r7, #16]
 8007216:	429a      	cmp	r2, r3
 8007218:	f040 80ab 	bne.w	8007372 <HAL_GPIO_DeInit+0x18e>
    {
      /*------------------------- EXTI Mode Configuration --------------------*/
      tmp = SYSCFG->EXTICR[position >> 2U];
 800721c:	4a5c      	ldr	r2, [pc, #368]	; (8007390 <HAL_GPIO_DeInit+0x1ac>)
 800721e:	697b      	ldr	r3, [r7, #20]
 8007220:	089b      	lsrs	r3, r3, #2
 8007222:	3302      	adds	r3, #2
 8007224:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8007228:	60bb      	str	r3, [r7, #8]
      tmp &= (0x0FU << (4U * (position & 0x03U)));
 800722a:	697b      	ldr	r3, [r7, #20]
 800722c:	f003 0303 	and.w	r3, r3, #3
 8007230:	009b      	lsls	r3, r3, #2
 8007232:	220f      	movs	r2, #15
 8007234:	fa02 f303 	lsl.w	r3, r2, r3
 8007238:	68ba      	ldr	r2, [r7, #8]
 800723a:	4013      	ands	r3, r2
 800723c:	60bb      	str	r3, [r7, #8]
      if(tmp == ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U))))
 800723e:	687b      	ldr	r3, [r7, #4]
 8007240:	4a54      	ldr	r2, [pc, #336]	; (8007394 <HAL_GPIO_DeInit+0x1b0>)
 8007242:	4293      	cmp	r3, r2
 8007244:	d019      	beq.n	800727a <HAL_GPIO_DeInit+0x96>
 8007246:	687b      	ldr	r3, [r7, #4]
 8007248:	4a53      	ldr	r2, [pc, #332]	; (8007398 <HAL_GPIO_DeInit+0x1b4>)
 800724a:	4293      	cmp	r3, r2
 800724c:	d013      	beq.n	8007276 <HAL_GPIO_DeInit+0x92>
 800724e:	687b      	ldr	r3, [r7, #4]
 8007250:	4a52      	ldr	r2, [pc, #328]	; (800739c <HAL_GPIO_DeInit+0x1b8>)
 8007252:	4293      	cmp	r3, r2
 8007254:	d00d      	beq.n	8007272 <HAL_GPIO_DeInit+0x8e>
 8007256:	687b      	ldr	r3, [r7, #4]
 8007258:	4a51      	ldr	r2, [pc, #324]	; (80073a0 <HAL_GPIO_DeInit+0x1bc>)
 800725a:	4293      	cmp	r3, r2
 800725c:	d007      	beq.n	800726e <HAL_GPIO_DeInit+0x8a>
 800725e:	687b      	ldr	r3, [r7, #4]
 8007260:	4a50      	ldr	r2, [pc, #320]	; (80073a4 <HAL_GPIO_DeInit+0x1c0>)
 8007262:	4293      	cmp	r3, r2
 8007264:	d101      	bne.n	800726a <HAL_GPIO_DeInit+0x86>
 8007266:	2304      	movs	r3, #4
 8007268:	e008      	b.n	800727c <HAL_GPIO_DeInit+0x98>
 800726a:	2307      	movs	r3, #7
 800726c:	e006      	b.n	800727c <HAL_GPIO_DeInit+0x98>
 800726e:	2303      	movs	r3, #3
 8007270:	e004      	b.n	800727c <HAL_GPIO_DeInit+0x98>
 8007272:	2302      	movs	r3, #2
 8007274:	e002      	b.n	800727c <HAL_GPIO_DeInit+0x98>
 8007276:	2301      	movs	r3, #1
 8007278:	e000      	b.n	800727c <HAL_GPIO_DeInit+0x98>
 800727a:	2300      	movs	r3, #0
 800727c:	697a      	ldr	r2, [r7, #20]
 800727e:	f002 0203 	and.w	r2, r2, #3
 8007282:	0092      	lsls	r2, r2, #2
 8007284:	4093      	lsls	r3, r2
 8007286:	68ba      	ldr	r2, [r7, #8]
 8007288:	429a      	cmp	r2, r3
 800728a:	d132      	bne.n	80072f2 <HAL_GPIO_DeInit+0x10e>
      {
        /* Clear EXTI line configuration */
        EXTI->IMR &= ~((uint32_t)iocurrent);
 800728c:	4b46      	ldr	r3, [pc, #280]	; (80073a8 <HAL_GPIO_DeInit+0x1c4>)
 800728e:	681a      	ldr	r2, [r3, #0]
 8007290:	68fb      	ldr	r3, [r7, #12]
 8007292:	43db      	mvns	r3, r3
 8007294:	4944      	ldr	r1, [pc, #272]	; (80073a8 <HAL_GPIO_DeInit+0x1c4>)
 8007296:	4013      	ands	r3, r2
 8007298:	600b      	str	r3, [r1, #0]
        EXTI->EMR &= ~((uint32_t)iocurrent);
 800729a:	4b43      	ldr	r3, [pc, #268]	; (80073a8 <HAL_GPIO_DeInit+0x1c4>)
 800729c:	685a      	ldr	r2, [r3, #4]
 800729e:	68fb      	ldr	r3, [r7, #12]
 80072a0:	43db      	mvns	r3, r3
 80072a2:	4941      	ldr	r1, [pc, #260]	; (80073a8 <HAL_GPIO_DeInit+0x1c4>)
 80072a4:	4013      	ands	r3, r2
 80072a6:	604b      	str	r3, [r1, #4]
        
        /* Clear Rising Falling edge configuration */
        EXTI->FTSR &= ~((uint32_t)iocurrent);
 80072a8:	4b3f      	ldr	r3, [pc, #252]	; (80073a8 <HAL_GPIO_DeInit+0x1c4>)
 80072aa:	68da      	ldr	r2, [r3, #12]
 80072ac:	68fb      	ldr	r3, [r7, #12]
 80072ae:	43db      	mvns	r3, r3
 80072b0:	493d      	ldr	r1, [pc, #244]	; (80073a8 <HAL_GPIO_DeInit+0x1c4>)
 80072b2:	4013      	ands	r3, r2
 80072b4:	60cb      	str	r3, [r1, #12]
        EXTI->RTSR &= ~((uint32_t)iocurrent);
 80072b6:	4b3c      	ldr	r3, [pc, #240]	; (80073a8 <HAL_GPIO_DeInit+0x1c4>)
 80072b8:	689a      	ldr	r2, [r3, #8]
 80072ba:	68fb      	ldr	r3, [r7, #12]
 80072bc:	43db      	mvns	r3, r3
 80072be:	493a      	ldr	r1, [pc, #232]	; (80073a8 <HAL_GPIO_DeInit+0x1c4>)
 80072c0:	4013      	ands	r3, r2
 80072c2:	608b      	str	r3, [r1, #8]

        /* Configure the External Interrupt or event for the current IO */
        tmp = 0x0FU << (4U * (position & 0x03U));
 80072c4:	697b      	ldr	r3, [r7, #20]
 80072c6:	f003 0303 	and.w	r3, r3, #3
 80072ca:	009b      	lsls	r3, r3, #2
 80072cc:	220f      	movs	r2, #15
 80072ce:	fa02 f303 	lsl.w	r3, r2, r3
 80072d2:	60bb      	str	r3, [r7, #8]
        SYSCFG->EXTICR[position >> 2U] &= ~tmp;
 80072d4:	4a2e      	ldr	r2, [pc, #184]	; (8007390 <HAL_GPIO_DeInit+0x1ac>)
 80072d6:	697b      	ldr	r3, [r7, #20]
 80072d8:	089b      	lsrs	r3, r3, #2
 80072da:	3302      	adds	r3, #2
 80072dc:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 80072e0:	68bb      	ldr	r3, [r7, #8]
 80072e2:	43da      	mvns	r2, r3
 80072e4:	482a      	ldr	r0, [pc, #168]	; (8007390 <HAL_GPIO_DeInit+0x1ac>)
 80072e6:	697b      	ldr	r3, [r7, #20]
 80072e8:	089b      	lsrs	r3, r3, #2
 80072ea:	400a      	ands	r2, r1
 80072ec:	3302      	adds	r3, #2
 80072ee:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
      }

      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Configure IO Direction in Input Floating Mode */
      GPIOx->MODER &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80072f2:	687b      	ldr	r3, [r7, #4]
 80072f4:	681a      	ldr	r2, [r3, #0]
 80072f6:	697b      	ldr	r3, [r7, #20]
 80072f8:	005b      	lsls	r3, r3, #1
 80072fa:	2103      	movs	r1, #3
 80072fc:	fa01 f303 	lsl.w	r3, r1, r3
 8007300:	43db      	mvns	r3, r3
 8007302:	401a      	ands	r2, r3
 8007304:	687b      	ldr	r3, [r7, #4]
 8007306:	601a      	str	r2, [r3, #0]

      /* Configure the default Alternate Function in current IO */
      GPIOx->AFR[position >> 3U] &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8007308:	697b      	ldr	r3, [r7, #20]
 800730a:	08da      	lsrs	r2, r3, #3
 800730c:	687b      	ldr	r3, [r7, #4]
 800730e:	3208      	adds	r2, #8
 8007310:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8007314:	697b      	ldr	r3, [r7, #20]
 8007316:	f003 0307 	and.w	r3, r3, #7
 800731a:	009b      	lsls	r3, r3, #2
 800731c:	220f      	movs	r2, #15
 800731e:	fa02 f303 	lsl.w	r3, r2, r3
 8007322:	43db      	mvns	r3, r3
 8007324:	697a      	ldr	r2, [r7, #20]
 8007326:	08d2      	lsrs	r2, r2, #3
 8007328:	4019      	ands	r1, r3
 800732a:	687b      	ldr	r3, [r7, #4]
 800732c:	3208      	adds	r2, #8
 800732e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

      /* Deactivate the Pull-up and Pull-down resistor for the current IO */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8007332:	687b      	ldr	r3, [r7, #4]
 8007334:	68da      	ldr	r2, [r3, #12]
 8007336:	697b      	ldr	r3, [r7, #20]
 8007338:	005b      	lsls	r3, r3, #1
 800733a:	2103      	movs	r1, #3
 800733c:	fa01 f303 	lsl.w	r3, r1, r3
 8007340:	43db      	mvns	r3, r3
 8007342:	401a      	ands	r2, r3
 8007344:	687b      	ldr	r3, [r7, #4]
 8007346:	60da      	str	r2, [r3, #12]

      /* Configure the default value IO Output Type */
      GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT_0 << position) ;
 8007348:	687b      	ldr	r3, [r7, #4]
 800734a:	685a      	ldr	r2, [r3, #4]
 800734c:	2101      	movs	r1, #1
 800734e:	697b      	ldr	r3, [r7, #20]
 8007350:	fa01 f303 	lsl.w	r3, r1, r3
 8007354:	43db      	mvns	r3, r3
 8007356:	401a      	ands	r2, r3
 8007358:	687b      	ldr	r3, [r7, #4]
 800735a:	605a      	str	r2, [r3, #4]

      /* Configure the default value for IO Speed */
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 800735c:	687b      	ldr	r3, [r7, #4]
 800735e:	689a      	ldr	r2, [r3, #8]
 8007360:	697b      	ldr	r3, [r7, #20]
 8007362:	005b      	lsls	r3, r3, #1
 8007364:	2103      	movs	r1, #3
 8007366:	fa01 f303 	lsl.w	r3, r1, r3
 800736a:	43db      	mvns	r3, r3
 800736c:	401a      	ands	r2, r3
 800736e:	687b      	ldr	r3, [r7, #4]
 8007370:	609a      	str	r2, [r3, #8]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8007372:	697b      	ldr	r3, [r7, #20]
 8007374:	3301      	adds	r3, #1
 8007376:	617b      	str	r3, [r7, #20]
 8007378:	697b      	ldr	r3, [r7, #20]
 800737a:	2b0f      	cmp	r3, #15
 800737c:	f67f af40 	bls.w	8007200 <HAL_GPIO_DeInit+0x1c>
    }
  }
}
 8007380:	bf00      	nop
 8007382:	bf00      	nop
 8007384:	371c      	adds	r7, #28
 8007386:	46bd      	mov	sp, r7
 8007388:	f85d 7b04 	ldr.w	r7, [sp], #4
 800738c:	4770      	bx	lr
 800738e:	bf00      	nop
 8007390:	40013800 	.word	0x40013800
 8007394:	40020000 	.word	0x40020000
 8007398:	40020400 	.word	0x40020400
 800739c:	40020800 	.word	0x40020800
 80073a0:	40020c00 	.word	0x40020c00
 80073a4:	40021000 	.word	0x40021000
 80073a8:	40013c00 	.word	0x40013c00

080073ac <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80073ac:	b480      	push	{r7}
 80073ae:	b083      	sub	sp, #12
 80073b0:	af00      	add	r7, sp, #0
 80073b2:	6078      	str	r0, [r7, #4]
 80073b4:	460b      	mov	r3, r1
 80073b6:	807b      	strh	r3, [r7, #2]
 80073b8:	4613      	mov	r3, r2
 80073ba:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80073bc:	787b      	ldrb	r3, [r7, #1]
 80073be:	2b00      	cmp	r3, #0
 80073c0:	d003      	beq.n	80073ca <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80073c2:	887a      	ldrh	r2, [r7, #2]
 80073c4:	687b      	ldr	r3, [r7, #4]
 80073c6:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80073c8:	e003      	b.n	80073d2 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80073ca:	887b      	ldrh	r3, [r7, #2]
 80073cc:	041a      	lsls	r2, r3, #16
 80073ce:	687b      	ldr	r3, [r7, #4]
 80073d0:	619a      	str	r2, [r3, #24]
}
 80073d2:	bf00      	nop
 80073d4:	370c      	adds	r7, #12
 80073d6:	46bd      	mov	sp, r7
 80073d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80073dc:	4770      	bx	lr
	...

080073e0 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80073e0:	b580      	push	{r7, lr}
 80073e2:	b084      	sub	sp, #16
 80073e4:	af00      	add	r7, sp, #0
 80073e6:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80073e8:	687b      	ldr	r3, [r7, #4]
 80073ea:	2b00      	cmp	r3, #0
 80073ec:	d101      	bne.n	80073f2 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80073ee:	2301      	movs	r3, #1
 80073f0:	e12b      	b.n	800764a <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80073f2:	687b      	ldr	r3, [r7, #4]
 80073f4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80073f8:	b2db      	uxtb	r3, r3
 80073fa:	2b00      	cmp	r3, #0
 80073fc:	d106      	bne.n	800740c <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80073fe:	687b      	ldr	r3, [r7, #4]
 8007400:	2200      	movs	r2, #0
 8007402:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8007406:	6878      	ldr	r0, [r7, #4]
 8007408:	f000 f95d 	bl	80076c6 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 800740c:	687b      	ldr	r3, [r7, #4]
 800740e:	2224      	movs	r2, #36	; 0x24
 8007410:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8007414:	687b      	ldr	r3, [r7, #4]
 8007416:	681b      	ldr	r3, [r3, #0]
 8007418:	681a      	ldr	r2, [r3, #0]
 800741a:	687b      	ldr	r3, [r7, #4]
 800741c:	681b      	ldr	r3, [r3, #0]
 800741e:	f022 0201 	bic.w	r2, r2, #1
 8007422:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8007424:	687b      	ldr	r3, [r7, #4]
 8007426:	681b      	ldr	r3, [r3, #0]
 8007428:	681a      	ldr	r2, [r3, #0]
 800742a:	687b      	ldr	r3, [r7, #4]
 800742c:	681b      	ldr	r3, [r3, #0]
 800742e:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8007432:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8007434:	687b      	ldr	r3, [r7, #4]
 8007436:	681b      	ldr	r3, [r3, #0]
 8007438:	681a      	ldr	r2, [r3, #0]
 800743a:	687b      	ldr	r3, [r7, #4]
 800743c:	681b      	ldr	r3, [r3, #0]
 800743e:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8007442:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8007444:	f001 fcbe 	bl	8008dc4 <HAL_RCC_GetPCLK1Freq>
 8007448:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 800744a:	687b      	ldr	r3, [r7, #4]
 800744c:	685b      	ldr	r3, [r3, #4]
 800744e:	4a81      	ldr	r2, [pc, #516]	; (8007654 <HAL_I2C_Init+0x274>)
 8007450:	4293      	cmp	r3, r2
 8007452:	d807      	bhi.n	8007464 <HAL_I2C_Init+0x84>
 8007454:	68fb      	ldr	r3, [r7, #12]
 8007456:	4a80      	ldr	r2, [pc, #512]	; (8007658 <HAL_I2C_Init+0x278>)
 8007458:	4293      	cmp	r3, r2
 800745a:	bf94      	ite	ls
 800745c:	2301      	movls	r3, #1
 800745e:	2300      	movhi	r3, #0
 8007460:	b2db      	uxtb	r3, r3
 8007462:	e006      	b.n	8007472 <HAL_I2C_Init+0x92>
 8007464:	68fb      	ldr	r3, [r7, #12]
 8007466:	4a7d      	ldr	r2, [pc, #500]	; (800765c <HAL_I2C_Init+0x27c>)
 8007468:	4293      	cmp	r3, r2
 800746a:	bf94      	ite	ls
 800746c:	2301      	movls	r3, #1
 800746e:	2300      	movhi	r3, #0
 8007470:	b2db      	uxtb	r3, r3
 8007472:	2b00      	cmp	r3, #0
 8007474:	d001      	beq.n	800747a <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8007476:	2301      	movs	r3, #1
 8007478:	e0e7      	b.n	800764a <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 800747a:	68fb      	ldr	r3, [r7, #12]
 800747c:	4a78      	ldr	r2, [pc, #480]	; (8007660 <HAL_I2C_Init+0x280>)
 800747e:	fba2 2303 	umull	r2, r3, r2, r3
 8007482:	0c9b      	lsrs	r3, r3, #18
 8007484:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8007486:	687b      	ldr	r3, [r7, #4]
 8007488:	681b      	ldr	r3, [r3, #0]
 800748a:	685b      	ldr	r3, [r3, #4]
 800748c:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8007490:	687b      	ldr	r3, [r7, #4]
 8007492:	681b      	ldr	r3, [r3, #0]
 8007494:	68ba      	ldr	r2, [r7, #8]
 8007496:	430a      	orrs	r2, r1
 8007498:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 800749a:	687b      	ldr	r3, [r7, #4]
 800749c:	681b      	ldr	r3, [r3, #0]
 800749e:	6a1b      	ldr	r3, [r3, #32]
 80074a0:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 80074a4:	687b      	ldr	r3, [r7, #4]
 80074a6:	685b      	ldr	r3, [r3, #4]
 80074a8:	4a6a      	ldr	r2, [pc, #424]	; (8007654 <HAL_I2C_Init+0x274>)
 80074aa:	4293      	cmp	r3, r2
 80074ac:	d802      	bhi.n	80074b4 <HAL_I2C_Init+0xd4>
 80074ae:	68bb      	ldr	r3, [r7, #8]
 80074b0:	3301      	adds	r3, #1
 80074b2:	e009      	b.n	80074c8 <HAL_I2C_Init+0xe8>
 80074b4:	68bb      	ldr	r3, [r7, #8]
 80074b6:	f44f 7296 	mov.w	r2, #300	; 0x12c
 80074ba:	fb02 f303 	mul.w	r3, r2, r3
 80074be:	4a69      	ldr	r2, [pc, #420]	; (8007664 <HAL_I2C_Init+0x284>)
 80074c0:	fba2 2303 	umull	r2, r3, r2, r3
 80074c4:	099b      	lsrs	r3, r3, #6
 80074c6:	3301      	adds	r3, #1
 80074c8:	687a      	ldr	r2, [r7, #4]
 80074ca:	6812      	ldr	r2, [r2, #0]
 80074cc:	430b      	orrs	r3, r1
 80074ce:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 80074d0:	687b      	ldr	r3, [r7, #4]
 80074d2:	681b      	ldr	r3, [r3, #0]
 80074d4:	69db      	ldr	r3, [r3, #28]
 80074d6:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 80074da:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 80074de:	687b      	ldr	r3, [r7, #4]
 80074e0:	685b      	ldr	r3, [r3, #4]
 80074e2:	495c      	ldr	r1, [pc, #368]	; (8007654 <HAL_I2C_Init+0x274>)
 80074e4:	428b      	cmp	r3, r1
 80074e6:	d819      	bhi.n	800751c <HAL_I2C_Init+0x13c>
 80074e8:	68fb      	ldr	r3, [r7, #12]
 80074ea:	1e59      	subs	r1, r3, #1
 80074ec:	687b      	ldr	r3, [r7, #4]
 80074ee:	685b      	ldr	r3, [r3, #4]
 80074f0:	005b      	lsls	r3, r3, #1
 80074f2:	fbb1 f3f3 	udiv	r3, r1, r3
 80074f6:	1c59      	adds	r1, r3, #1
 80074f8:	f640 73fc 	movw	r3, #4092	; 0xffc
 80074fc:	400b      	ands	r3, r1
 80074fe:	2b00      	cmp	r3, #0
 8007500:	d00a      	beq.n	8007518 <HAL_I2C_Init+0x138>
 8007502:	68fb      	ldr	r3, [r7, #12]
 8007504:	1e59      	subs	r1, r3, #1
 8007506:	687b      	ldr	r3, [r7, #4]
 8007508:	685b      	ldr	r3, [r3, #4]
 800750a:	005b      	lsls	r3, r3, #1
 800750c:	fbb1 f3f3 	udiv	r3, r1, r3
 8007510:	3301      	adds	r3, #1
 8007512:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8007516:	e051      	b.n	80075bc <HAL_I2C_Init+0x1dc>
 8007518:	2304      	movs	r3, #4
 800751a:	e04f      	b.n	80075bc <HAL_I2C_Init+0x1dc>
 800751c:	687b      	ldr	r3, [r7, #4]
 800751e:	689b      	ldr	r3, [r3, #8]
 8007520:	2b00      	cmp	r3, #0
 8007522:	d111      	bne.n	8007548 <HAL_I2C_Init+0x168>
 8007524:	68fb      	ldr	r3, [r7, #12]
 8007526:	1e58      	subs	r0, r3, #1
 8007528:	687b      	ldr	r3, [r7, #4]
 800752a:	6859      	ldr	r1, [r3, #4]
 800752c:	460b      	mov	r3, r1
 800752e:	005b      	lsls	r3, r3, #1
 8007530:	440b      	add	r3, r1
 8007532:	fbb0 f3f3 	udiv	r3, r0, r3
 8007536:	3301      	adds	r3, #1
 8007538:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800753c:	2b00      	cmp	r3, #0
 800753e:	bf0c      	ite	eq
 8007540:	2301      	moveq	r3, #1
 8007542:	2300      	movne	r3, #0
 8007544:	b2db      	uxtb	r3, r3
 8007546:	e012      	b.n	800756e <HAL_I2C_Init+0x18e>
 8007548:	68fb      	ldr	r3, [r7, #12]
 800754a:	1e58      	subs	r0, r3, #1
 800754c:	687b      	ldr	r3, [r7, #4]
 800754e:	6859      	ldr	r1, [r3, #4]
 8007550:	460b      	mov	r3, r1
 8007552:	009b      	lsls	r3, r3, #2
 8007554:	440b      	add	r3, r1
 8007556:	0099      	lsls	r1, r3, #2
 8007558:	440b      	add	r3, r1
 800755a:	fbb0 f3f3 	udiv	r3, r0, r3
 800755e:	3301      	adds	r3, #1
 8007560:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8007564:	2b00      	cmp	r3, #0
 8007566:	bf0c      	ite	eq
 8007568:	2301      	moveq	r3, #1
 800756a:	2300      	movne	r3, #0
 800756c:	b2db      	uxtb	r3, r3
 800756e:	2b00      	cmp	r3, #0
 8007570:	d001      	beq.n	8007576 <HAL_I2C_Init+0x196>
 8007572:	2301      	movs	r3, #1
 8007574:	e022      	b.n	80075bc <HAL_I2C_Init+0x1dc>
 8007576:	687b      	ldr	r3, [r7, #4]
 8007578:	689b      	ldr	r3, [r3, #8]
 800757a:	2b00      	cmp	r3, #0
 800757c:	d10e      	bne.n	800759c <HAL_I2C_Init+0x1bc>
 800757e:	68fb      	ldr	r3, [r7, #12]
 8007580:	1e58      	subs	r0, r3, #1
 8007582:	687b      	ldr	r3, [r7, #4]
 8007584:	6859      	ldr	r1, [r3, #4]
 8007586:	460b      	mov	r3, r1
 8007588:	005b      	lsls	r3, r3, #1
 800758a:	440b      	add	r3, r1
 800758c:	fbb0 f3f3 	udiv	r3, r0, r3
 8007590:	3301      	adds	r3, #1
 8007592:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8007596:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800759a:	e00f      	b.n	80075bc <HAL_I2C_Init+0x1dc>
 800759c:	68fb      	ldr	r3, [r7, #12]
 800759e:	1e58      	subs	r0, r3, #1
 80075a0:	687b      	ldr	r3, [r7, #4]
 80075a2:	6859      	ldr	r1, [r3, #4]
 80075a4:	460b      	mov	r3, r1
 80075a6:	009b      	lsls	r3, r3, #2
 80075a8:	440b      	add	r3, r1
 80075aa:	0099      	lsls	r1, r3, #2
 80075ac:	440b      	add	r3, r1
 80075ae:	fbb0 f3f3 	udiv	r3, r0, r3
 80075b2:	3301      	adds	r3, #1
 80075b4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80075b8:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80075bc:	6879      	ldr	r1, [r7, #4]
 80075be:	6809      	ldr	r1, [r1, #0]
 80075c0:	4313      	orrs	r3, r2
 80075c2:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 80075c4:	687b      	ldr	r3, [r7, #4]
 80075c6:	681b      	ldr	r3, [r3, #0]
 80075c8:	681b      	ldr	r3, [r3, #0]
 80075ca:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 80075ce:	687b      	ldr	r3, [r7, #4]
 80075d0:	69da      	ldr	r2, [r3, #28]
 80075d2:	687b      	ldr	r3, [r7, #4]
 80075d4:	6a1b      	ldr	r3, [r3, #32]
 80075d6:	431a      	orrs	r2, r3
 80075d8:	687b      	ldr	r3, [r7, #4]
 80075da:	681b      	ldr	r3, [r3, #0]
 80075dc:	430a      	orrs	r2, r1
 80075de:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 80075e0:	687b      	ldr	r3, [r7, #4]
 80075e2:	681b      	ldr	r3, [r3, #0]
 80075e4:	689b      	ldr	r3, [r3, #8]
 80075e6:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 80075ea:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 80075ee:	687a      	ldr	r2, [r7, #4]
 80075f0:	6911      	ldr	r1, [r2, #16]
 80075f2:	687a      	ldr	r2, [r7, #4]
 80075f4:	68d2      	ldr	r2, [r2, #12]
 80075f6:	4311      	orrs	r1, r2
 80075f8:	687a      	ldr	r2, [r7, #4]
 80075fa:	6812      	ldr	r2, [r2, #0]
 80075fc:	430b      	orrs	r3, r1
 80075fe:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8007600:	687b      	ldr	r3, [r7, #4]
 8007602:	681b      	ldr	r3, [r3, #0]
 8007604:	68db      	ldr	r3, [r3, #12]
 8007606:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 800760a:	687b      	ldr	r3, [r7, #4]
 800760c:	695a      	ldr	r2, [r3, #20]
 800760e:	687b      	ldr	r3, [r7, #4]
 8007610:	699b      	ldr	r3, [r3, #24]
 8007612:	431a      	orrs	r2, r3
 8007614:	687b      	ldr	r3, [r7, #4]
 8007616:	681b      	ldr	r3, [r3, #0]
 8007618:	430a      	orrs	r2, r1
 800761a:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 800761c:	687b      	ldr	r3, [r7, #4]
 800761e:	681b      	ldr	r3, [r3, #0]
 8007620:	681a      	ldr	r2, [r3, #0]
 8007622:	687b      	ldr	r3, [r7, #4]
 8007624:	681b      	ldr	r3, [r3, #0]
 8007626:	f042 0201 	orr.w	r2, r2, #1
 800762a:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800762c:	687b      	ldr	r3, [r7, #4]
 800762e:	2200      	movs	r2, #0
 8007630:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8007632:	687b      	ldr	r3, [r7, #4]
 8007634:	2220      	movs	r2, #32
 8007636:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 800763a:	687b      	ldr	r3, [r7, #4]
 800763c:	2200      	movs	r2, #0
 800763e:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8007640:	687b      	ldr	r3, [r7, #4]
 8007642:	2200      	movs	r2, #0
 8007644:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8007648:	2300      	movs	r3, #0
}
 800764a:	4618      	mov	r0, r3
 800764c:	3710      	adds	r7, #16
 800764e:	46bd      	mov	sp, r7
 8007650:	bd80      	pop	{r7, pc}
 8007652:	bf00      	nop
 8007654:	000186a0 	.word	0x000186a0
 8007658:	001e847f 	.word	0x001e847f
 800765c:	003d08ff 	.word	0x003d08ff
 8007660:	431bde83 	.word	0x431bde83
 8007664:	10624dd3 	.word	0x10624dd3

08007668 <HAL_I2C_DeInit>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_DeInit(I2C_HandleTypeDef *hi2c)
{
 8007668:	b580      	push	{r7, lr}
 800766a:	b082      	sub	sp, #8
 800766c:	af00      	add	r7, sp, #0
 800766e:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8007670:	687b      	ldr	r3, [r7, #4]
 8007672:	2b00      	cmp	r3, #0
 8007674:	d101      	bne.n	800767a <HAL_I2C_DeInit+0x12>
  {
    return HAL_ERROR;
 8007676:	2301      	movs	r3, #1
 8007678:	e021      	b.n	80076be <HAL_I2C_DeInit+0x56>
  }

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));

  hi2c->State = HAL_I2C_STATE_BUSY;
 800767a:	687b      	ldr	r3, [r7, #4]
 800767c:	2224      	movs	r2, #36	; 0x24
 800767e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the I2C Peripheral Clock */
  __HAL_I2C_DISABLE(hi2c);
 8007682:	687b      	ldr	r3, [r7, #4]
 8007684:	681b      	ldr	r3, [r3, #0]
 8007686:	681a      	ldr	r2, [r3, #0]
 8007688:	687b      	ldr	r3, [r7, #4]
 800768a:	681b      	ldr	r3, [r3, #0]
 800768c:	f022 0201 	bic.w	r2, r2, #1
 8007690:	601a      	str	r2, [r3, #0]

  /* DeInit the low level hardware: GPIO, CLOCK, NVIC */
  hi2c->MspDeInitCallback(hi2c);
#else
  /* DeInit the low level hardware: GPIO, CLOCK, NVIC */
  HAL_I2C_MspDeInit(hi2c);
 8007692:	6878      	ldr	r0, [r7, #4]
 8007694:	f000 f821 	bl	80076da <HAL_I2C_MspDeInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */

  hi2c->ErrorCode     = HAL_I2C_ERROR_NONE;
 8007698:	687b      	ldr	r3, [r7, #4]
 800769a:	2200      	movs	r2, #0
 800769c:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State         = HAL_I2C_STATE_RESET;
 800769e:	687b      	ldr	r3, [r7, #4]
 80076a0:	2200      	movs	r2, #0
 80076a2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 80076a6:	687b      	ldr	r3, [r7, #4]
 80076a8:	2200      	movs	r2, #0
 80076aa:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode          = HAL_I2C_MODE_NONE;
 80076ac:	687b      	ldr	r3, [r7, #4]
 80076ae:	2200      	movs	r2, #0
 80076b0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  /* Release Lock */
  __HAL_UNLOCK(hi2c);
 80076b4:	687b      	ldr	r3, [r7, #4]
 80076b6:	2200      	movs	r2, #0
 80076b8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80076bc:	2300      	movs	r3, #0
}
 80076be:	4618      	mov	r0, r3
 80076c0:	3708      	adds	r7, #8
 80076c2:	46bd      	mov	sp, r7
 80076c4:	bd80      	pop	{r7, pc}

080076c6 <HAL_I2C_MspInit>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MspInit(I2C_HandleTypeDef *hi2c)
{
 80076c6:	b480      	push	{r7}
 80076c8:	b083      	sub	sp, #12
 80076ca:	af00      	add	r7, sp, #0
 80076cc:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MspInit could be implemented in the user file
   */
}
 80076ce:	bf00      	nop
 80076d0:	370c      	adds	r7, #12
 80076d2:	46bd      	mov	sp, r7
 80076d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80076d8:	4770      	bx	lr

080076da <HAL_I2C_MspDeInit>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MspDeInit(I2C_HandleTypeDef *hi2c)
{
 80076da:	b480      	push	{r7}
 80076dc:	b083      	sub	sp, #12
 80076de:	af00      	add	r7, sp, #0
 80076e0:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MspDeInit could be implemented in the user file
   */
}
 80076e2:	bf00      	nop
 80076e4:	370c      	adds	r7, #12
 80076e6:	46bd      	mov	sp, r7
 80076e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80076ec:	4770      	bx	lr
	...

080076f0 <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80076f0:	b580      	push	{r7, lr}
 80076f2:	b088      	sub	sp, #32
 80076f4:	af02      	add	r7, sp, #8
 80076f6:	60f8      	str	r0, [r7, #12]
 80076f8:	4608      	mov	r0, r1
 80076fa:	4611      	mov	r1, r2
 80076fc:	461a      	mov	r2, r3
 80076fe:	4603      	mov	r3, r0
 8007700:	817b      	strh	r3, [r7, #10]
 8007702:	460b      	mov	r3, r1
 8007704:	813b      	strh	r3, [r7, #8]
 8007706:	4613      	mov	r3, r2
 8007708:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 800770a:	f7ff fa13 	bl	8006b34 <HAL_GetTick>
 800770e:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8007710:	68fb      	ldr	r3, [r7, #12]
 8007712:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007716:	b2db      	uxtb	r3, r3
 8007718:	2b20      	cmp	r3, #32
 800771a:	f040 80d9 	bne.w	80078d0 <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 800771e:	697b      	ldr	r3, [r7, #20]
 8007720:	9300      	str	r3, [sp, #0]
 8007722:	2319      	movs	r3, #25
 8007724:	2201      	movs	r2, #1
 8007726:	496d      	ldr	r1, [pc, #436]	; (80078dc <HAL_I2C_Mem_Write+0x1ec>)
 8007728:	68f8      	ldr	r0, [r7, #12]
 800772a:	f000 fca5 	bl	8008078 <I2C_WaitOnFlagUntilTimeout>
 800772e:	4603      	mov	r3, r0
 8007730:	2b00      	cmp	r3, #0
 8007732:	d001      	beq.n	8007738 <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 8007734:	2302      	movs	r3, #2
 8007736:	e0cc      	b.n	80078d2 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8007738:	68fb      	ldr	r3, [r7, #12]
 800773a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800773e:	2b01      	cmp	r3, #1
 8007740:	d101      	bne.n	8007746 <HAL_I2C_Mem_Write+0x56>
 8007742:	2302      	movs	r3, #2
 8007744:	e0c5      	b.n	80078d2 <HAL_I2C_Mem_Write+0x1e2>
 8007746:	68fb      	ldr	r3, [r7, #12]
 8007748:	2201      	movs	r2, #1
 800774a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 800774e:	68fb      	ldr	r3, [r7, #12]
 8007750:	681b      	ldr	r3, [r3, #0]
 8007752:	681b      	ldr	r3, [r3, #0]
 8007754:	f003 0301 	and.w	r3, r3, #1
 8007758:	2b01      	cmp	r3, #1
 800775a:	d007      	beq.n	800776c <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 800775c:	68fb      	ldr	r3, [r7, #12]
 800775e:	681b      	ldr	r3, [r3, #0]
 8007760:	681a      	ldr	r2, [r3, #0]
 8007762:	68fb      	ldr	r3, [r7, #12]
 8007764:	681b      	ldr	r3, [r3, #0]
 8007766:	f042 0201 	orr.w	r2, r2, #1
 800776a:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800776c:	68fb      	ldr	r3, [r7, #12]
 800776e:	681b      	ldr	r3, [r3, #0]
 8007770:	681a      	ldr	r2, [r3, #0]
 8007772:	68fb      	ldr	r3, [r7, #12]
 8007774:	681b      	ldr	r3, [r3, #0]
 8007776:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800777a:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 800777c:	68fb      	ldr	r3, [r7, #12]
 800777e:	2221      	movs	r2, #33	; 0x21
 8007780:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8007784:	68fb      	ldr	r3, [r7, #12]
 8007786:	2240      	movs	r2, #64	; 0x40
 8007788:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800778c:	68fb      	ldr	r3, [r7, #12]
 800778e:	2200      	movs	r2, #0
 8007790:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8007792:	68fb      	ldr	r3, [r7, #12]
 8007794:	6a3a      	ldr	r2, [r7, #32]
 8007796:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8007798:	68fb      	ldr	r3, [r7, #12]
 800779a:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 800779c:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 800779e:	68fb      	ldr	r3, [r7, #12]
 80077a0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80077a2:	b29a      	uxth	r2, r3
 80077a4:	68fb      	ldr	r3, [r7, #12]
 80077a6:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80077a8:	68fb      	ldr	r3, [r7, #12]
 80077aa:	4a4d      	ldr	r2, [pc, #308]	; (80078e0 <HAL_I2C_Mem_Write+0x1f0>)
 80077ac:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 80077ae:	88f8      	ldrh	r0, [r7, #6]
 80077b0:	893a      	ldrh	r2, [r7, #8]
 80077b2:	8979      	ldrh	r1, [r7, #10]
 80077b4:	697b      	ldr	r3, [r7, #20]
 80077b6:	9301      	str	r3, [sp, #4]
 80077b8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80077ba:	9300      	str	r3, [sp, #0]
 80077bc:	4603      	mov	r3, r0
 80077be:	68f8      	ldr	r0, [r7, #12]
 80077c0:	f000 fadc 	bl	8007d7c <I2C_RequestMemoryWrite>
 80077c4:	4603      	mov	r3, r0
 80077c6:	2b00      	cmp	r3, #0
 80077c8:	d052      	beq.n	8007870 <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 80077ca:	2301      	movs	r3, #1
 80077cc:	e081      	b.n	80078d2 <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80077ce:	697a      	ldr	r2, [r7, #20]
 80077d0:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80077d2:	68f8      	ldr	r0, [r7, #12]
 80077d4:	f000 fd6a 	bl	80082ac <I2C_WaitOnTXEFlagUntilTimeout>
 80077d8:	4603      	mov	r3, r0
 80077da:	2b00      	cmp	r3, #0
 80077dc:	d00d      	beq.n	80077fa <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80077de:	68fb      	ldr	r3, [r7, #12]
 80077e0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80077e2:	2b04      	cmp	r3, #4
 80077e4:	d107      	bne.n	80077f6 <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80077e6:	68fb      	ldr	r3, [r7, #12]
 80077e8:	681b      	ldr	r3, [r3, #0]
 80077ea:	681a      	ldr	r2, [r3, #0]
 80077ec:	68fb      	ldr	r3, [r7, #12]
 80077ee:	681b      	ldr	r3, [r3, #0]
 80077f0:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80077f4:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 80077f6:	2301      	movs	r3, #1
 80077f8:	e06b      	b.n	80078d2 <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 80077fa:	68fb      	ldr	r3, [r7, #12]
 80077fc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80077fe:	781a      	ldrb	r2, [r3, #0]
 8007800:	68fb      	ldr	r3, [r7, #12]
 8007802:	681b      	ldr	r3, [r3, #0]
 8007804:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8007806:	68fb      	ldr	r3, [r7, #12]
 8007808:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800780a:	1c5a      	adds	r2, r3, #1
 800780c:	68fb      	ldr	r3, [r7, #12]
 800780e:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferSize--;
 8007810:	68fb      	ldr	r3, [r7, #12]
 8007812:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007814:	3b01      	subs	r3, #1
 8007816:	b29a      	uxth	r2, r3
 8007818:	68fb      	ldr	r3, [r7, #12]
 800781a:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 800781c:	68fb      	ldr	r3, [r7, #12]
 800781e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007820:	b29b      	uxth	r3, r3
 8007822:	3b01      	subs	r3, #1
 8007824:	b29a      	uxth	r2, r3
 8007826:	68fb      	ldr	r3, [r7, #12]
 8007828:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 800782a:	68fb      	ldr	r3, [r7, #12]
 800782c:	681b      	ldr	r3, [r3, #0]
 800782e:	695b      	ldr	r3, [r3, #20]
 8007830:	f003 0304 	and.w	r3, r3, #4
 8007834:	2b04      	cmp	r3, #4
 8007836:	d11b      	bne.n	8007870 <HAL_I2C_Mem_Write+0x180>
 8007838:	68fb      	ldr	r3, [r7, #12]
 800783a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800783c:	2b00      	cmp	r3, #0
 800783e:	d017      	beq.n	8007870 <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8007840:	68fb      	ldr	r3, [r7, #12]
 8007842:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007844:	781a      	ldrb	r2, [r3, #0]
 8007846:	68fb      	ldr	r3, [r7, #12]
 8007848:	681b      	ldr	r3, [r3, #0]
 800784a:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 800784c:	68fb      	ldr	r3, [r7, #12]
 800784e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007850:	1c5a      	adds	r2, r3, #1
 8007852:	68fb      	ldr	r3, [r7, #12]
 8007854:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 8007856:	68fb      	ldr	r3, [r7, #12]
 8007858:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800785a:	3b01      	subs	r3, #1
 800785c:	b29a      	uxth	r2, r3
 800785e:	68fb      	ldr	r3, [r7, #12]
 8007860:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 8007862:	68fb      	ldr	r3, [r7, #12]
 8007864:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007866:	b29b      	uxth	r3, r3
 8007868:	3b01      	subs	r3, #1
 800786a:	b29a      	uxth	r2, r3
 800786c:	68fb      	ldr	r3, [r7, #12]
 800786e:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 8007870:	68fb      	ldr	r3, [r7, #12]
 8007872:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007874:	2b00      	cmp	r3, #0
 8007876:	d1aa      	bne.n	80077ce <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8007878:	697a      	ldr	r2, [r7, #20]
 800787a:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800787c:	68f8      	ldr	r0, [r7, #12]
 800787e:	f000 fd5d 	bl	800833c <I2C_WaitOnBTFFlagUntilTimeout>
 8007882:	4603      	mov	r3, r0
 8007884:	2b00      	cmp	r3, #0
 8007886:	d00d      	beq.n	80078a4 <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8007888:	68fb      	ldr	r3, [r7, #12]
 800788a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800788c:	2b04      	cmp	r3, #4
 800788e:	d107      	bne.n	80078a0 <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8007890:	68fb      	ldr	r3, [r7, #12]
 8007892:	681b      	ldr	r3, [r3, #0]
 8007894:	681a      	ldr	r2, [r3, #0]
 8007896:	68fb      	ldr	r3, [r7, #12]
 8007898:	681b      	ldr	r3, [r3, #0]
 800789a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800789e:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 80078a0:	2301      	movs	r3, #1
 80078a2:	e016      	b.n	80078d2 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80078a4:	68fb      	ldr	r3, [r7, #12]
 80078a6:	681b      	ldr	r3, [r3, #0]
 80078a8:	681a      	ldr	r2, [r3, #0]
 80078aa:	68fb      	ldr	r3, [r7, #12]
 80078ac:	681b      	ldr	r3, [r3, #0]
 80078ae:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80078b2:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80078b4:	68fb      	ldr	r3, [r7, #12]
 80078b6:	2220      	movs	r2, #32
 80078b8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80078bc:	68fb      	ldr	r3, [r7, #12]
 80078be:	2200      	movs	r2, #0
 80078c0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80078c4:	68fb      	ldr	r3, [r7, #12]
 80078c6:	2200      	movs	r2, #0
 80078c8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 80078cc:	2300      	movs	r3, #0
 80078ce:	e000      	b.n	80078d2 <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 80078d0:	2302      	movs	r3, #2
  }
}
 80078d2:	4618      	mov	r0, r3
 80078d4:	3718      	adds	r7, #24
 80078d6:	46bd      	mov	sp, r7
 80078d8:	bd80      	pop	{r7, pc}
 80078da:	bf00      	nop
 80078dc:	00100002 	.word	0x00100002
 80078e0:	ffff0000 	.word	0xffff0000

080078e4 <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80078e4:	b580      	push	{r7, lr}
 80078e6:	b08c      	sub	sp, #48	; 0x30
 80078e8:	af02      	add	r7, sp, #8
 80078ea:	60f8      	str	r0, [r7, #12]
 80078ec:	4608      	mov	r0, r1
 80078ee:	4611      	mov	r1, r2
 80078f0:	461a      	mov	r2, r3
 80078f2:	4603      	mov	r3, r0
 80078f4:	817b      	strh	r3, [r7, #10]
 80078f6:	460b      	mov	r3, r1
 80078f8:	813b      	strh	r3, [r7, #8]
 80078fa:	4613      	mov	r3, r2
 80078fc:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 80078fe:	f7ff f919 	bl	8006b34 <HAL_GetTick>
 8007902:	6278      	str	r0, [r7, #36]	; 0x24

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8007904:	68fb      	ldr	r3, [r7, #12]
 8007906:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800790a:	b2db      	uxtb	r3, r3
 800790c:	2b20      	cmp	r3, #32
 800790e:	f040 8214 	bne.w	8007d3a <HAL_I2C_Mem_Read+0x456>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8007912:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007914:	9300      	str	r3, [sp, #0]
 8007916:	2319      	movs	r3, #25
 8007918:	2201      	movs	r2, #1
 800791a:	497b      	ldr	r1, [pc, #492]	; (8007b08 <HAL_I2C_Mem_Read+0x224>)
 800791c:	68f8      	ldr	r0, [r7, #12]
 800791e:	f000 fbab 	bl	8008078 <I2C_WaitOnFlagUntilTimeout>
 8007922:	4603      	mov	r3, r0
 8007924:	2b00      	cmp	r3, #0
 8007926:	d001      	beq.n	800792c <HAL_I2C_Mem_Read+0x48>
    {
      return HAL_BUSY;
 8007928:	2302      	movs	r3, #2
 800792a:	e207      	b.n	8007d3c <HAL_I2C_Mem_Read+0x458>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800792c:	68fb      	ldr	r3, [r7, #12]
 800792e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8007932:	2b01      	cmp	r3, #1
 8007934:	d101      	bne.n	800793a <HAL_I2C_Mem_Read+0x56>
 8007936:	2302      	movs	r3, #2
 8007938:	e200      	b.n	8007d3c <HAL_I2C_Mem_Read+0x458>
 800793a:	68fb      	ldr	r3, [r7, #12]
 800793c:	2201      	movs	r2, #1
 800793e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8007942:	68fb      	ldr	r3, [r7, #12]
 8007944:	681b      	ldr	r3, [r3, #0]
 8007946:	681b      	ldr	r3, [r3, #0]
 8007948:	f003 0301 	and.w	r3, r3, #1
 800794c:	2b01      	cmp	r3, #1
 800794e:	d007      	beq.n	8007960 <HAL_I2C_Mem_Read+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8007950:	68fb      	ldr	r3, [r7, #12]
 8007952:	681b      	ldr	r3, [r3, #0]
 8007954:	681a      	ldr	r2, [r3, #0]
 8007956:	68fb      	ldr	r3, [r7, #12]
 8007958:	681b      	ldr	r3, [r3, #0]
 800795a:	f042 0201 	orr.w	r2, r2, #1
 800795e:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8007960:	68fb      	ldr	r3, [r7, #12]
 8007962:	681b      	ldr	r3, [r3, #0]
 8007964:	681a      	ldr	r2, [r3, #0]
 8007966:	68fb      	ldr	r3, [r7, #12]
 8007968:	681b      	ldr	r3, [r3, #0]
 800796a:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800796e:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8007970:	68fb      	ldr	r3, [r7, #12]
 8007972:	2222      	movs	r2, #34	; 0x22
 8007974:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8007978:	68fb      	ldr	r3, [r7, #12]
 800797a:	2240      	movs	r2, #64	; 0x40
 800797c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8007980:	68fb      	ldr	r3, [r7, #12]
 8007982:	2200      	movs	r2, #0
 8007984:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8007986:	68fb      	ldr	r3, [r7, #12]
 8007988:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800798a:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 800798c:	68fb      	ldr	r3, [r7, #12]
 800798e:	8eba      	ldrh	r2, [r7, #52]	; 0x34
 8007990:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8007992:	68fb      	ldr	r3, [r7, #12]
 8007994:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007996:	b29a      	uxth	r2, r3
 8007998:	68fb      	ldr	r3, [r7, #12]
 800799a:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800799c:	68fb      	ldr	r3, [r7, #12]
 800799e:	4a5b      	ldr	r2, [pc, #364]	; (8007b0c <HAL_I2C_Mem_Read+0x228>)
 80079a0:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 80079a2:	88f8      	ldrh	r0, [r7, #6]
 80079a4:	893a      	ldrh	r2, [r7, #8]
 80079a6:	8979      	ldrh	r1, [r7, #10]
 80079a8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80079aa:	9301      	str	r3, [sp, #4]
 80079ac:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80079ae:	9300      	str	r3, [sp, #0]
 80079b0:	4603      	mov	r3, r0
 80079b2:	68f8      	ldr	r0, [r7, #12]
 80079b4:	f000 fa78 	bl	8007ea8 <I2C_RequestMemoryRead>
 80079b8:	4603      	mov	r3, r0
 80079ba:	2b00      	cmp	r3, #0
 80079bc:	d001      	beq.n	80079c2 <HAL_I2C_Mem_Read+0xde>
    {
      return HAL_ERROR;
 80079be:	2301      	movs	r3, #1
 80079c0:	e1bc      	b.n	8007d3c <HAL_I2C_Mem_Read+0x458>
    }

    if (hi2c->XferSize == 0U)
 80079c2:	68fb      	ldr	r3, [r7, #12]
 80079c4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80079c6:	2b00      	cmp	r3, #0
 80079c8:	d113      	bne.n	80079f2 <HAL_I2C_Mem_Read+0x10e>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80079ca:	2300      	movs	r3, #0
 80079cc:	623b      	str	r3, [r7, #32]
 80079ce:	68fb      	ldr	r3, [r7, #12]
 80079d0:	681b      	ldr	r3, [r3, #0]
 80079d2:	695b      	ldr	r3, [r3, #20]
 80079d4:	623b      	str	r3, [r7, #32]
 80079d6:	68fb      	ldr	r3, [r7, #12]
 80079d8:	681b      	ldr	r3, [r3, #0]
 80079da:	699b      	ldr	r3, [r3, #24]
 80079dc:	623b      	str	r3, [r7, #32]
 80079de:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80079e0:	68fb      	ldr	r3, [r7, #12]
 80079e2:	681b      	ldr	r3, [r3, #0]
 80079e4:	681a      	ldr	r2, [r3, #0]
 80079e6:	68fb      	ldr	r3, [r7, #12]
 80079e8:	681b      	ldr	r3, [r3, #0]
 80079ea:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80079ee:	601a      	str	r2, [r3, #0]
 80079f0:	e190      	b.n	8007d14 <HAL_I2C_Mem_Read+0x430>
    }
    else if (hi2c->XferSize == 1U)
 80079f2:	68fb      	ldr	r3, [r7, #12]
 80079f4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80079f6:	2b01      	cmp	r3, #1
 80079f8:	d11b      	bne.n	8007a32 <HAL_I2C_Mem_Read+0x14e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80079fa:	68fb      	ldr	r3, [r7, #12]
 80079fc:	681b      	ldr	r3, [r3, #0]
 80079fe:	681a      	ldr	r2, [r3, #0]
 8007a00:	68fb      	ldr	r3, [r7, #12]
 8007a02:	681b      	ldr	r3, [r3, #0]
 8007a04:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8007a08:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8007a0a:	2300      	movs	r3, #0
 8007a0c:	61fb      	str	r3, [r7, #28]
 8007a0e:	68fb      	ldr	r3, [r7, #12]
 8007a10:	681b      	ldr	r3, [r3, #0]
 8007a12:	695b      	ldr	r3, [r3, #20]
 8007a14:	61fb      	str	r3, [r7, #28]
 8007a16:	68fb      	ldr	r3, [r7, #12]
 8007a18:	681b      	ldr	r3, [r3, #0]
 8007a1a:	699b      	ldr	r3, [r3, #24]
 8007a1c:	61fb      	str	r3, [r7, #28]
 8007a1e:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8007a20:	68fb      	ldr	r3, [r7, #12]
 8007a22:	681b      	ldr	r3, [r3, #0]
 8007a24:	681a      	ldr	r2, [r3, #0]
 8007a26:	68fb      	ldr	r3, [r7, #12]
 8007a28:	681b      	ldr	r3, [r3, #0]
 8007a2a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8007a2e:	601a      	str	r2, [r3, #0]
 8007a30:	e170      	b.n	8007d14 <HAL_I2C_Mem_Read+0x430>
    }
    else if (hi2c->XferSize == 2U)
 8007a32:	68fb      	ldr	r3, [r7, #12]
 8007a34:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007a36:	2b02      	cmp	r3, #2
 8007a38:	d11b      	bne.n	8007a72 <HAL_I2C_Mem_Read+0x18e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8007a3a:	68fb      	ldr	r3, [r7, #12]
 8007a3c:	681b      	ldr	r3, [r3, #0]
 8007a3e:	681a      	ldr	r2, [r3, #0]
 8007a40:	68fb      	ldr	r3, [r7, #12]
 8007a42:	681b      	ldr	r3, [r3, #0]
 8007a44:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8007a48:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8007a4a:	68fb      	ldr	r3, [r7, #12]
 8007a4c:	681b      	ldr	r3, [r3, #0]
 8007a4e:	681a      	ldr	r2, [r3, #0]
 8007a50:	68fb      	ldr	r3, [r7, #12]
 8007a52:	681b      	ldr	r3, [r3, #0]
 8007a54:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8007a58:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8007a5a:	2300      	movs	r3, #0
 8007a5c:	61bb      	str	r3, [r7, #24]
 8007a5e:	68fb      	ldr	r3, [r7, #12]
 8007a60:	681b      	ldr	r3, [r3, #0]
 8007a62:	695b      	ldr	r3, [r3, #20]
 8007a64:	61bb      	str	r3, [r7, #24]
 8007a66:	68fb      	ldr	r3, [r7, #12]
 8007a68:	681b      	ldr	r3, [r3, #0]
 8007a6a:	699b      	ldr	r3, [r3, #24]
 8007a6c:	61bb      	str	r3, [r7, #24]
 8007a6e:	69bb      	ldr	r3, [r7, #24]
 8007a70:	e150      	b.n	8007d14 <HAL_I2C_Mem_Read+0x430>
    }
    else
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8007a72:	2300      	movs	r3, #0
 8007a74:	617b      	str	r3, [r7, #20]
 8007a76:	68fb      	ldr	r3, [r7, #12]
 8007a78:	681b      	ldr	r3, [r3, #0]
 8007a7a:	695b      	ldr	r3, [r3, #20]
 8007a7c:	617b      	str	r3, [r7, #20]
 8007a7e:	68fb      	ldr	r3, [r7, #12]
 8007a80:	681b      	ldr	r3, [r3, #0]
 8007a82:	699b      	ldr	r3, [r3, #24]
 8007a84:	617b      	str	r3, [r7, #20]
 8007a86:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 8007a88:	e144      	b.n	8007d14 <HAL_I2C_Mem_Read+0x430>
    {
      if (hi2c->XferSize <= 3U)
 8007a8a:	68fb      	ldr	r3, [r7, #12]
 8007a8c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007a8e:	2b03      	cmp	r3, #3
 8007a90:	f200 80f1 	bhi.w	8007c76 <HAL_I2C_Mem_Read+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 8007a94:	68fb      	ldr	r3, [r7, #12]
 8007a96:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007a98:	2b01      	cmp	r3, #1
 8007a9a:	d123      	bne.n	8007ae4 <HAL_I2C_Mem_Read+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8007a9c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8007a9e:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8007aa0:	68f8      	ldr	r0, [r7, #12]
 8007aa2:	f000 fc93 	bl	80083cc <I2C_WaitOnRXNEFlagUntilTimeout>
 8007aa6:	4603      	mov	r3, r0
 8007aa8:	2b00      	cmp	r3, #0
 8007aaa:	d001      	beq.n	8007ab0 <HAL_I2C_Mem_Read+0x1cc>
          {
            return HAL_ERROR;
 8007aac:	2301      	movs	r3, #1
 8007aae:	e145      	b.n	8007d3c <HAL_I2C_Mem_Read+0x458>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8007ab0:	68fb      	ldr	r3, [r7, #12]
 8007ab2:	681b      	ldr	r3, [r3, #0]
 8007ab4:	691a      	ldr	r2, [r3, #16]
 8007ab6:	68fb      	ldr	r3, [r7, #12]
 8007ab8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007aba:	b2d2      	uxtb	r2, r2
 8007abc:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8007abe:	68fb      	ldr	r3, [r7, #12]
 8007ac0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007ac2:	1c5a      	adds	r2, r3, #1
 8007ac4:	68fb      	ldr	r3, [r7, #12]
 8007ac6:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8007ac8:	68fb      	ldr	r3, [r7, #12]
 8007aca:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007acc:	3b01      	subs	r3, #1
 8007ace:	b29a      	uxth	r2, r3
 8007ad0:	68fb      	ldr	r3, [r7, #12]
 8007ad2:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8007ad4:	68fb      	ldr	r3, [r7, #12]
 8007ad6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007ad8:	b29b      	uxth	r3, r3
 8007ada:	3b01      	subs	r3, #1
 8007adc:	b29a      	uxth	r2, r3
 8007ade:	68fb      	ldr	r3, [r7, #12]
 8007ae0:	855a      	strh	r2, [r3, #42]	; 0x2a
 8007ae2:	e117      	b.n	8007d14 <HAL_I2C_Mem_Read+0x430>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 8007ae4:	68fb      	ldr	r3, [r7, #12]
 8007ae6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007ae8:	2b02      	cmp	r3, #2
 8007aea:	d14e      	bne.n	8007b8a <HAL_I2C_Mem_Read+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8007aec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007aee:	9300      	str	r3, [sp, #0]
 8007af0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007af2:	2200      	movs	r2, #0
 8007af4:	4906      	ldr	r1, [pc, #24]	; (8007b10 <HAL_I2C_Mem_Read+0x22c>)
 8007af6:	68f8      	ldr	r0, [r7, #12]
 8007af8:	f000 fabe 	bl	8008078 <I2C_WaitOnFlagUntilTimeout>
 8007afc:	4603      	mov	r3, r0
 8007afe:	2b00      	cmp	r3, #0
 8007b00:	d008      	beq.n	8007b14 <HAL_I2C_Mem_Read+0x230>
          {
            return HAL_ERROR;
 8007b02:	2301      	movs	r3, #1
 8007b04:	e11a      	b.n	8007d3c <HAL_I2C_Mem_Read+0x458>
 8007b06:	bf00      	nop
 8007b08:	00100002 	.word	0x00100002
 8007b0c:	ffff0000 	.word	0xffff0000
 8007b10:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8007b14:	68fb      	ldr	r3, [r7, #12]
 8007b16:	681b      	ldr	r3, [r3, #0]
 8007b18:	681a      	ldr	r2, [r3, #0]
 8007b1a:	68fb      	ldr	r3, [r7, #12]
 8007b1c:	681b      	ldr	r3, [r3, #0]
 8007b1e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8007b22:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8007b24:	68fb      	ldr	r3, [r7, #12]
 8007b26:	681b      	ldr	r3, [r3, #0]
 8007b28:	691a      	ldr	r2, [r3, #16]
 8007b2a:	68fb      	ldr	r3, [r7, #12]
 8007b2c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007b2e:	b2d2      	uxtb	r2, r2
 8007b30:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8007b32:	68fb      	ldr	r3, [r7, #12]
 8007b34:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007b36:	1c5a      	adds	r2, r3, #1
 8007b38:	68fb      	ldr	r3, [r7, #12]
 8007b3a:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8007b3c:	68fb      	ldr	r3, [r7, #12]
 8007b3e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007b40:	3b01      	subs	r3, #1
 8007b42:	b29a      	uxth	r2, r3
 8007b44:	68fb      	ldr	r3, [r7, #12]
 8007b46:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8007b48:	68fb      	ldr	r3, [r7, #12]
 8007b4a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007b4c:	b29b      	uxth	r3, r3
 8007b4e:	3b01      	subs	r3, #1
 8007b50:	b29a      	uxth	r2, r3
 8007b52:	68fb      	ldr	r3, [r7, #12]
 8007b54:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8007b56:	68fb      	ldr	r3, [r7, #12]
 8007b58:	681b      	ldr	r3, [r3, #0]
 8007b5a:	691a      	ldr	r2, [r3, #16]
 8007b5c:	68fb      	ldr	r3, [r7, #12]
 8007b5e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007b60:	b2d2      	uxtb	r2, r2
 8007b62:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8007b64:	68fb      	ldr	r3, [r7, #12]
 8007b66:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007b68:	1c5a      	adds	r2, r3, #1
 8007b6a:	68fb      	ldr	r3, [r7, #12]
 8007b6c:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8007b6e:	68fb      	ldr	r3, [r7, #12]
 8007b70:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007b72:	3b01      	subs	r3, #1
 8007b74:	b29a      	uxth	r2, r3
 8007b76:	68fb      	ldr	r3, [r7, #12]
 8007b78:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8007b7a:	68fb      	ldr	r3, [r7, #12]
 8007b7c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007b7e:	b29b      	uxth	r3, r3
 8007b80:	3b01      	subs	r3, #1
 8007b82:	b29a      	uxth	r2, r3
 8007b84:	68fb      	ldr	r3, [r7, #12]
 8007b86:	855a      	strh	r2, [r3, #42]	; 0x2a
 8007b88:	e0c4      	b.n	8007d14 <HAL_I2C_Mem_Read+0x430>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8007b8a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007b8c:	9300      	str	r3, [sp, #0]
 8007b8e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007b90:	2200      	movs	r2, #0
 8007b92:	496c      	ldr	r1, [pc, #432]	; (8007d44 <HAL_I2C_Mem_Read+0x460>)
 8007b94:	68f8      	ldr	r0, [r7, #12]
 8007b96:	f000 fa6f 	bl	8008078 <I2C_WaitOnFlagUntilTimeout>
 8007b9a:	4603      	mov	r3, r0
 8007b9c:	2b00      	cmp	r3, #0
 8007b9e:	d001      	beq.n	8007ba4 <HAL_I2C_Mem_Read+0x2c0>
          {
            return HAL_ERROR;
 8007ba0:	2301      	movs	r3, #1
 8007ba2:	e0cb      	b.n	8007d3c <HAL_I2C_Mem_Read+0x458>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8007ba4:	68fb      	ldr	r3, [r7, #12]
 8007ba6:	681b      	ldr	r3, [r3, #0]
 8007ba8:	681a      	ldr	r2, [r3, #0]
 8007baa:	68fb      	ldr	r3, [r7, #12]
 8007bac:	681b      	ldr	r3, [r3, #0]
 8007bae:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8007bb2:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8007bb4:	68fb      	ldr	r3, [r7, #12]
 8007bb6:	681b      	ldr	r3, [r3, #0]
 8007bb8:	691a      	ldr	r2, [r3, #16]
 8007bba:	68fb      	ldr	r3, [r7, #12]
 8007bbc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007bbe:	b2d2      	uxtb	r2, r2
 8007bc0:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8007bc2:	68fb      	ldr	r3, [r7, #12]
 8007bc4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007bc6:	1c5a      	adds	r2, r3, #1
 8007bc8:	68fb      	ldr	r3, [r7, #12]
 8007bca:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8007bcc:	68fb      	ldr	r3, [r7, #12]
 8007bce:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007bd0:	3b01      	subs	r3, #1
 8007bd2:	b29a      	uxth	r2, r3
 8007bd4:	68fb      	ldr	r3, [r7, #12]
 8007bd6:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8007bd8:	68fb      	ldr	r3, [r7, #12]
 8007bda:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007bdc:	b29b      	uxth	r3, r3
 8007bde:	3b01      	subs	r3, #1
 8007be0:	b29a      	uxth	r2, r3
 8007be2:	68fb      	ldr	r3, [r7, #12]
 8007be4:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8007be6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007be8:	9300      	str	r3, [sp, #0]
 8007bea:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007bec:	2200      	movs	r2, #0
 8007bee:	4955      	ldr	r1, [pc, #340]	; (8007d44 <HAL_I2C_Mem_Read+0x460>)
 8007bf0:	68f8      	ldr	r0, [r7, #12]
 8007bf2:	f000 fa41 	bl	8008078 <I2C_WaitOnFlagUntilTimeout>
 8007bf6:	4603      	mov	r3, r0
 8007bf8:	2b00      	cmp	r3, #0
 8007bfa:	d001      	beq.n	8007c00 <HAL_I2C_Mem_Read+0x31c>
          {
            return HAL_ERROR;
 8007bfc:	2301      	movs	r3, #1
 8007bfe:	e09d      	b.n	8007d3c <HAL_I2C_Mem_Read+0x458>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8007c00:	68fb      	ldr	r3, [r7, #12]
 8007c02:	681b      	ldr	r3, [r3, #0]
 8007c04:	681a      	ldr	r2, [r3, #0]
 8007c06:	68fb      	ldr	r3, [r7, #12]
 8007c08:	681b      	ldr	r3, [r3, #0]
 8007c0a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8007c0e:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8007c10:	68fb      	ldr	r3, [r7, #12]
 8007c12:	681b      	ldr	r3, [r3, #0]
 8007c14:	691a      	ldr	r2, [r3, #16]
 8007c16:	68fb      	ldr	r3, [r7, #12]
 8007c18:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007c1a:	b2d2      	uxtb	r2, r2
 8007c1c:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8007c1e:	68fb      	ldr	r3, [r7, #12]
 8007c20:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007c22:	1c5a      	adds	r2, r3, #1
 8007c24:	68fb      	ldr	r3, [r7, #12]
 8007c26:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8007c28:	68fb      	ldr	r3, [r7, #12]
 8007c2a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007c2c:	3b01      	subs	r3, #1
 8007c2e:	b29a      	uxth	r2, r3
 8007c30:	68fb      	ldr	r3, [r7, #12]
 8007c32:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8007c34:	68fb      	ldr	r3, [r7, #12]
 8007c36:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007c38:	b29b      	uxth	r3, r3
 8007c3a:	3b01      	subs	r3, #1
 8007c3c:	b29a      	uxth	r2, r3
 8007c3e:	68fb      	ldr	r3, [r7, #12]
 8007c40:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8007c42:	68fb      	ldr	r3, [r7, #12]
 8007c44:	681b      	ldr	r3, [r3, #0]
 8007c46:	691a      	ldr	r2, [r3, #16]
 8007c48:	68fb      	ldr	r3, [r7, #12]
 8007c4a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007c4c:	b2d2      	uxtb	r2, r2
 8007c4e:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8007c50:	68fb      	ldr	r3, [r7, #12]
 8007c52:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007c54:	1c5a      	adds	r2, r3, #1
 8007c56:	68fb      	ldr	r3, [r7, #12]
 8007c58:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8007c5a:	68fb      	ldr	r3, [r7, #12]
 8007c5c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007c5e:	3b01      	subs	r3, #1
 8007c60:	b29a      	uxth	r2, r3
 8007c62:	68fb      	ldr	r3, [r7, #12]
 8007c64:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8007c66:	68fb      	ldr	r3, [r7, #12]
 8007c68:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007c6a:	b29b      	uxth	r3, r3
 8007c6c:	3b01      	subs	r3, #1
 8007c6e:	b29a      	uxth	r2, r3
 8007c70:	68fb      	ldr	r3, [r7, #12]
 8007c72:	855a      	strh	r2, [r3, #42]	; 0x2a
 8007c74:	e04e      	b.n	8007d14 <HAL_I2C_Mem_Read+0x430>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8007c76:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8007c78:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8007c7a:	68f8      	ldr	r0, [r7, #12]
 8007c7c:	f000 fba6 	bl	80083cc <I2C_WaitOnRXNEFlagUntilTimeout>
 8007c80:	4603      	mov	r3, r0
 8007c82:	2b00      	cmp	r3, #0
 8007c84:	d001      	beq.n	8007c8a <HAL_I2C_Mem_Read+0x3a6>
        {
          return HAL_ERROR;
 8007c86:	2301      	movs	r3, #1
 8007c88:	e058      	b.n	8007d3c <HAL_I2C_Mem_Read+0x458>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8007c8a:	68fb      	ldr	r3, [r7, #12]
 8007c8c:	681b      	ldr	r3, [r3, #0]
 8007c8e:	691a      	ldr	r2, [r3, #16]
 8007c90:	68fb      	ldr	r3, [r7, #12]
 8007c92:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007c94:	b2d2      	uxtb	r2, r2
 8007c96:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8007c98:	68fb      	ldr	r3, [r7, #12]
 8007c9a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007c9c:	1c5a      	adds	r2, r3, #1
 8007c9e:	68fb      	ldr	r3, [r7, #12]
 8007ca0:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 8007ca2:	68fb      	ldr	r3, [r7, #12]
 8007ca4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007ca6:	3b01      	subs	r3, #1
 8007ca8:	b29a      	uxth	r2, r3
 8007caa:	68fb      	ldr	r3, [r7, #12]
 8007cac:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 8007cae:	68fb      	ldr	r3, [r7, #12]
 8007cb0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007cb2:	b29b      	uxth	r3, r3
 8007cb4:	3b01      	subs	r3, #1
 8007cb6:	b29a      	uxth	r2, r3
 8007cb8:	68fb      	ldr	r3, [r7, #12]
 8007cba:	855a      	strh	r2, [r3, #42]	; 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8007cbc:	68fb      	ldr	r3, [r7, #12]
 8007cbe:	681b      	ldr	r3, [r3, #0]
 8007cc0:	695b      	ldr	r3, [r3, #20]
 8007cc2:	f003 0304 	and.w	r3, r3, #4
 8007cc6:	2b04      	cmp	r3, #4
 8007cc8:	d124      	bne.n	8007d14 <HAL_I2C_Mem_Read+0x430>
        {
          if (hi2c->XferSize == 3U)
 8007cca:	68fb      	ldr	r3, [r7, #12]
 8007ccc:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007cce:	2b03      	cmp	r3, #3
 8007cd0:	d107      	bne.n	8007ce2 <HAL_I2C_Mem_Read+0x3fe>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8007cd2:	68fb      	ldr	r3, [r7, #12]
 8007cd4:	681b      	ldr	r3, [r3, #0]
 8007cd6:	681a      	ldr	r2, [r3, #0]
 8007cd8:	68fb      	ldr	r3, [r7, #12]
 8007cda:	681b      	ldr	r3, [r3, #0]
 8007cdc:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8007ce0:	601a      	str	r2, [r3, #0]
          }
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8007ce2:	68fb      	ldr	r3, [r7, #12]
 8007ce4:	681b      	ldr	r3, [r3, #0]
 8007ce6:	691a      	ldr	r2, [r3, #16]
 8007ce8:	68fb      	ldr	r3, [r7, #12]
 8007cea:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007cec:	b2d2      	uxtb	r2, r2
 8007cee:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8007cf0:	68fb      	ldr	r3, [r7, #12]
 8007cf2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007cf4:	1c5a      	adds	r2, r3, #1
 8007cf6:	68fb      	ldr	r3, [r7, #12]
 8007cf8:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8007cfa:	68fb      	ldr	r3, [r7, #12]
 8007cfc:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007cfe:	3b01      	subs	r3, #1
 8007d00:	b29a      	uxth	r2, r3
 8007d02:	68fb      	ldr	r3, [r7, #12]
 8007d04:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8007d06:	68fb      	ldr	r3, [r7, #12]
 8007d08:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007d0a:	b29b      	uxth	r3, r3
 8007d0c:	3b01      	subs	r3, #1
 8007d0e:	b29a      	uxth	r2, r3
 8007d10:	68fb      	ldr	r3, [r7, #12]
 8007d12:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 8007d14:	68fb      	ldr	r3, [r7, #12]
 8007d16:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007d18:	2b00      	cmp	r3, #0
 8007d1a:	f47f aeb6 	bne.w	8007a8a <HAL_I2C_Mem_Read+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 8007d1e:	68fb      	ldr	r3, [r7, #12]
 8007d20:	2220      	movs	r2, #32
 8007d22:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8007d26:	68fb      	ldr	r3, [r7, #12]
 8007d28:	2200      	movs	r2, #0
 8007d2a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8007d2e:	68fb      	ldr	r3, [r7, #12]
 8007d30:	2200      	movs	r2, #0
 8007d32:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8007d36:	2300      	movs	r3, #0
 8007d38:	e000      	b.n	8007d3c <HAL_I2C_Mem_Read+0x458>
  }
  else
  {
    return HAL_BUSY;
 8007d3a:	2302      	movs	r3, #2
  }
}
 8007d3c:	4618      	mov	r0, r3
 8007d3e:	3728      	adds	r7, #40	; 0x28
 8007d40:	46bd      	mov	sp, r7
 8007d42:	bd80      	pop	{r7, pc}
 8007d44:	00010004 	.word	0x00010004

08007d48 <HAL_I2C_GetState>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL state
  */
HAL_I2C_StateTypeDef HAL_I2C_GetState(I2C_HandleTypeDef *hi2c)
{
 8007d48:	b480      	push	{r7}
 8007d4a:	b083      	sub	sp, #12
 8007d4c:	af00      	add	r7, sp, #0
 8007d4e:	6078      	str	r0, [r7, #4]
  /* Return I2C handle state */
  return hi2c->State;
 8007d50:	687b      	ldr	r3, [r7, #4]
 8007d52:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007d56:	b2db      	uxtb	r3, r3
}
 8007d58:	4618      	mov	r0, r3
 8007d5a:	370c      	adds	r7, #12
 8007d5c:	46bd      	mov	sp, r7
 8007d5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d62:	4770      	bx	lr

08007d64 <HAL_I2C_GetError>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *              the configuration information for the specified I2C.
  * @retval I2C Error Code
  */
uint32_t HAL_I2C_GetError(I2C_HandleTypeDef *hi2c)
{
 8007d64:	b480      	push	{r7}
 8007d66:	b083      	sub	sp, #12
 8007d68:	af00      	add	r7, sp, #0
 8007d6a:	6078      	str	r0, [r7, #4]
  return hi2c->ErrorCode;
 8007d6c:	687b      	ldr	r3, [r7, #4]
 8007d6e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
}
 8007d70:	4618      	mov	r0, r3
 8007d72:	370c      	adds	r7, #12
 8007d74:	46bd      	mov	sp, r7
 8007d76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d7a:	4770      	bx	lr

08007d7c <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8007d7c:	b580      	push	{r7, lr}
 8007d7e:	b088      	sub	sp, #32
 8007d80:	af02      	add	r7, sp, #8
 8007d82:	60f8      	str	r0, [r7, #12]
 8007d84:	4608      	mov	r0, r1
 8007d86:	4611      	mov	r1, r2
 8007d88:	461a      	mov	r2, r3
 8007d8a:	4603      	mov	r3, r0
 8007d8c:	817b      	strh	r3, [r7, #10]
 8007d8e:	460b      	mov	r3, r1
 8007d90:	813b      	strh	r3, [r7, #8]
 8007d92:	4613      	mov	r3, r2
 8007d94:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8007d96:	68fb      	ldr	r3, [r7, #12]
 8007d98:	681b      	ldr	r3, [r3, #0]
 8007d9a:	681a      	ldr	r2, [r3, #0]
 8007d9c:	68fb      	ldr	r3, [r7, #12]
 8007d9e:	681b      	ldr	r3, [r3, #0]
 8007da0:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8007da4:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8007da6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007da8:	9300      	str	r3, [sp, #0]
 8007daa:	6a3b      	ldr	r3, [r7, #32]
 8007dac:	2200      	movs	r2, #0
 8007dae:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8007db2:	68f8      	ldr	r0, [r7, #12]
 8007db4:	f000 f960 	bl	8008078 <I2C_WaitOnFlagUntilTimeout>
 8007db8:	4603      	mov	r3, r0
 8007dba:	2b00      	cmp	r3, #0
 8007dbc:	d00d      	beq.n	8007dda <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8007dbe:	68fb      	ldr	r3, [r7, #12]
 8007dc0:	681b      	ldr	r3, [r3, #0]
 8007dc2:	681b      	ldr	r3, [r3, #0]
 8007dc4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007dc8:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8007dcc:	d103      	bne.n	8007dd6 <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8007dce:	68fb      	ldr	r3, [r7, #12]
 8007dd0:	f44f 7200 	mov.w	r2, #512	; 0x200
 8007dd4:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8007dd6:	2303      	movs	r3, #3
 8007dd8:	e05f      	b.n	8007e9a <I2C_RequestMemoryWrite+0x11e>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8007dda:	897b      	ldrh	r3, [r7, #10]
 8007ddc:	b2db      	uxtb	r3, r3
 8007dde:	461a      	mov	r2, r3
 8007de0:	68fb      	ldr	r3, [r7, #12]
 8007de2:	681b      	ldr	r3, [r3, #0]
 8007de4:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8007de8:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8007dea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007dec:	6a3a      	ldr	r2, [r7, #32]
 8007dee:	492d      	ldr	r1, [pc, #180]	; (8007ea4 <I2C_RequestMemoryWrite+0x128>)
 8007df0:	68f8      	ldr	r0, [r7, #12]
 8007df2:	f000 f9bb 	bl	800816c <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8007df6:	4603      	mov	r3, r0
 8007df8:	2b00      	cmp	r3, #0
 8007dfa:	d001      	beq.n	8007e00 <I2C_RequestMemoryWrite+0x84>
  {
    return HAL_ERROR;
 8007dfc:	2301      	movs	r3, #1
 8007dfe:	e04c      	b.n	8007e9a <I2C_RequestMemoryWrite+0x11e>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8007e00:	2300      	movs	r3, #0
 8007e02:	617b      	str	r3, [r7, #20]
 8007e04:	68fb      	ldr	r3, [r7, #12]
 8007e06:	681b      	ldr	r3, [r3, #0]
 8007e08:	695b      	ldr	r3, [r3, #20]
 8007e0a:	617b      	str	r3, [r7, #20]
 8007e0c:	68fb      	ldr	r3, [r7, #12]
 8007e0e:	681b      	ldr	r3, [r3, #0]
 8007e10:	699b      	ldr	r3, [r3, #24]
 8007e12:	617b      	str	r3, [r7, #20]
 8007e14:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8007e16:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8007e18:	6a39      	ldr	r1, [r7, #32]
 8007e1a:	68f8      	ldr	r0, [r7, #12]
 8007e1c:	f000 fa46 	bl	80082ac <I2C_WaitOnTXEFlagUntilTimeout>
 8007e20:	4603      	mov	r3, r0
 8007e22:	2b00      	cmp	r3, #0
 8007e24:	d00d      	beq.n	8007e42 <I2C_RequestMemoryWrite+0xc6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8007e26:	68fb      	ldr	r3, [r7, #12]
 8007e28:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007e2a:	2b04      	cmp	r3, #4
 8007e2c:	d107      	bne.n	8007e3e <I2C_RequestMemoryWrite+0xc2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8007e2e:	68fb      	ldr	r3, [r7, #12]
 8007e30:	681b      	ldr	r3, [r3, #0]
 8007e32:	681a      	ldr	r2, [r3, #0]
 8007e34:	68fb      	ldr	r3, [r7, #12]
 8007e36:	681b      	ldr	r3, [r3, #0]
 8007e38:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8007e3c:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8007e3e:	2301      	movs	r3, #1
 8007e40:	e02b      	b.n	8007e9a <I2C_RequestMemoryWrite+0x11e>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8007e42:	88fb      	ldrh	r3, [r7, #6]
 8007e44:	2b01      	cmp	r3, #1
 8007e46:	d105      	bne.n	8007e54 <I2C_RequestMemoryWrite+0xd8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8007e48:	893b      	ldrh	r3, [r7, #8]
 8007e4a:	b2da      	uxtb	r2, r3
 8007e4c:	68fb      	ldr	r3, [r7, #12]
 8007e4e:	681b      	ldr	r3, [r3, #0]
 8007e50:	611a      	str	r2, [r3, #16]
 8007e52:	e021      	b.n	8007e98 <I2C_RequestMemoryWrite+0x11c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8007e54:	893b      	ldrh	r3, [r7, #8]
 8007e56:	0a1b      	lsrs	r3, r3, #8
 8007e58:	b29b      	uxth	r3, r3
 8007e5a:	b2da      	uxtb	r2, r3
 8007e5c:	68fb      	ldr	r3, [r7, #12]
 8007e5e:	681b      	ldr	r3, [r3, #0]
 8007e60:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8007e62:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8007e64:	6a39      	ldr	r1, [r7, #32]
 8007e66:	68f8      	ldr	r0, [r7, #12]
 8007e68:	f000 fa20 	bl	80082ac <I2C_WaitOnTXEFlagUntilTimeout>
 8007e6c:	4603      	mov	r3, r0
 8007e6e:	2b00      	cmp	r3, #0
 8007e70:	d00d      	beq.n	8007e8e <I2C_RequestMemoryWrite+0x112>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8007e72:	68fb      	ldr	r3, [r7, #12]
 8007e74:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007e76:	2b04      	cmp	r3, #4
 8007e78:	d107      	bne.n	8007e8a <I2C_RequestMemoryWrite+0x10e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8007e7a:	68fb      	ldr	r3, [r7, #12]
 8007e7c:	681b      	ldr	r3, [r3, #0]
 8007e7e:	681a      	ldr	r2, [r3, #0]
 8007e80:	68fb      	ldr	r3, [r7, #12]
 8007e82:	681b      	ldr	r3, [r3, #0]
 8007e84:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8007e88:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8007e8a:	2301      	movs	r3, #1
 8007e8c:	e005      	b.n	8007e9a <I2C_RequestMemoryWrite+0x11e>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8007e8e:	893b      	ldrh	r3, [r7, #8]
 8007e90:	b2da      	uxtb	r2, r3
 8007e92:	68fb      	ldr	r3, [r7, #12]
 8007e94:	681b      	ldr	r3, [r3, #0]
 8007e96:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 8007e98:	2300      	movs	r3, #0
}
 8007e9a:	4618      	mov	r0, r3
 8007e9c:	3718      	adds	r7, #24
 8007e9e:	46bd      	mov	sp, r7
 8007ea0:	bd80      	pop	{r7, pc}
 8007ea2:	bf00      	nop
 8007ea4:	00010002 	.word	0x00010002

08007ea8 <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8007ea8:	b580      	push	{r7, lr}
 8007eaa:	b088      	sub	sp, #32
 8007eac:	af02      	add	r7, sp, #8
 8007eae:	60f8      	str	r0, [r7, #12]
 8007eb0:	4608      	mov	r0, r1
 8007eb2:	4611      	mov	r1, r2
 8007eb4:	461a      	mov	r2, r3
 8007eb6:	4603      	mov	r3, r0
 8007eb8:	817b      	strh	r3, [r7, #10]
 8007eba:	460b      	mov	r3, r1
 8007ebc:	813b      	strh	r3, [r7, #8]
 8007ebe:	4613      	mov	r3, r2
 8007ec0:	80fb      	strh	r3, [r7, #6]
  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8007ec2:	68fb      	ldr	r3, [r7, #12]
 8007ec4:	681b      	ldr	r3, [r3, #0]
 8007ec6:	681a      	ldr	r2, [r3, #0]
 8007ec8:	68fb      	ldr	r3, [r7, #12]
 8007eca:	681b      	ldr	r3, [r3, #0]
 8007ecc:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8007ed0:	601a      	str	r2, [r3, #0]

  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8007ed2:	68fb      	ldr	r3, [r7, #12]
 8007ed4:	681b      	ldr	r3, [r3, #0]
 8007ed6:	681a      	ldr	r2, [r3, #0]
 8007ed8:	68fb      	ldr	r3, [r7, #12]
 8007eda:	681b      	ldr	r3, [r3, #0]
 8007edc:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8007ee0:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8007ee2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007ee4:	9300      	str	r3, [sp, #0]
 8007ee6:	6a3b      	ldr	r3, [r7, #32]
 8007ee8:	2200      	movs	r2, #0
 8007eea:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8007eee:	68f8      	ldr	r0, [r7, #12]
 8007ef0:	f000 f8c2 	bl	8008078 <I2C_WaitOnFlagUntilTimeout>
 8007ef4:	4603      	mov	r3, r0
 8007ef6:	2b00      	cmp	r3, #0
 8007ef8:	d00d      	beq.n	8007f16 <I2C_RequestMemoryRead+0x6e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8007efa:	68fb      	ldr	r3, [r7, #12]
 8007efc:	681b      	ldr	r3, [r3, #0]
 8007efe:	681b      	ldr	r3, [r3, #0]
 8007f00:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007f04:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8007f08:	d103      	bne.n	8007f12 <I2C_RequestMemoryRead+0x6a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8007f0a:	68fb      	ldr	r3, [r7, #12]
 8007f0c:	f44f 7200 	mov.w	r2, #512	; 0x200
 8007f10:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8007f12:	2303      	movs	r3, #3
 8007f14:	e0aa      	b.n	800806c <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8007f16:	897b      	ldrh	r3, [r7, #10]
 8007f18:	b2db      	uxtb	r3, r3
 8007f1a:	461a      	mov	r2, r3
 8007f1c:	68fb      	ldr	r3, [r7, #12]
 8007f1e:	681b      	ldr	r3, [r3, #0]
 8007f20:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8007f24:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8007f26:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007f28:	6a3a      	ldr	r2, [r7, #32]
 8007f2a:	4952      	ldr	r1, [pc, #328]	; (8008074 <I2C_RequestMemoryRead+0x1cc>)
 8007f2c:	68f8      	ldr	r0, [r7, #12]
 8007f2e:	f000 f91d 	bl	800816c <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8007f32:	4603      	mov	r3, r0
 8007f34:	2b00      	cmp	r3, #0
 8007f36:	d001      	beq.n	8007f3c <I2C_RequestMemoryRead+0x94>
  {
    return HAL_ERROR;
 8007f38:	2301      	movs	r3, #1
 8007f3a:	e097      	b.n	800806c <I2C_RequestMemoryRead+0x1c4>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8007f3c:	2300      	movs	r3, #0
 8007f3e:	617b      	str	r3, [r7, #20]
 8007f40:	68fb      	ldr	r3, [r7, #12]
 8007f42:	681b      	ldr	r3, [r3, #0]
 8007f44:	695b      	ldr	r3, [r3, #20]
 8007f46:	617b      	str	r3, [r7, #20]
 8007f48:	68fb      	ldr	r3, [r7, #12]
 8007f4a:	681b      	ldr	r3, [r3, #0]
 8007f4c:	699b      	ldr	r3, [r3, #24]
 8007f4e:	617b      	str	r3, [r7, #20]
 8007f50:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8007f52:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8007f54:	6a39      	ldr	r1, [r7, #32]
 8007f56:	68f8      	ldr	r0, [r7, #12]
 8007f58:	f000 f9a8 	bl	80082ac <I2C_WaitOnTXEFlagUntilTimeout>
 8007f5c:	4603      	mov	r3, r0
 8007f5e:	2b00      	cmp	r3, #0
 8007f60:	d00d      	beq.n	8007f7e <I2C_RequestMemoryRead+0xd6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8007f62:	68fb      	ldr	r3, [r7, #12]
 8007f64:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007f66:	2b04      	cmp	r3, #4
 8007f68:	d107      	bne.n	8007f7a <I2C_RequestMemoryRead+0xd2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8007f6a:	68fb      	ldr	r3, [r7, #12]
 8007f6c:	681b      	ldr	r3, [r3, #0]
 8007f6e:	681a      	ldr	r2, [r3, #0]
 8007f70:	68fb      	ldr	r3, [r7, #12]
 8007f72:	681b      	ldr	r3, [r3, #0]
 8007f74:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8007f78:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8007f7a:	2301      	movs	r3, #1
 8007f7c:	e076      	b.n	800806c <I2C_RequestMemoryRead+0x1c4>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8007f7e:	88fb      	ldrh	r3, [r7, #6]
 8007f80:	2b01      	cmp	r3, #1
 8007f82:	d105      	bne.n	8007f90 <I2C_RequestMemoryRead+0xe8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8007f84:	893b      	ldrh	r3, [r7, #8]
 8007f86:	b2da      	uxtb	r2, r3
 8007f88:	68fb      	ldr	r3, [r7, #12]
 8007f8a:	681b      	ldr	r3, [r3, #0]
 8007f8c:	611a      	str	r2, [r3, #16]
 8007f8e:	e021      	b.n	8007fd4 <I2C_RequestMemoryRead+0x12c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8007f90:	893b      	ldrh	r3, [r7, #8]
 8007f92:	0a1b      	lsrs	r3, r3, #8
 8007f94:	b29b      	uxth	r3, r3
 8007f96:	b2da      	uxtb	r2, r3
 8007f98:	68fb      	ldr	r3, [r7, #12]
 8007f9a:	681b      	ldr	r3, [r3, #0]
 8007f9c:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8007f9e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8007fa0:	6a39      	ldr	r1, [r7, #32]
 8007fa2:	68f8      	ldr	r0, [r7, #12]
 8007fa4:	f000 f982 	bl	80082ac <I2C_WaitOnTXEFlagUntilTimeout>
 8007fa8:	4603      	mov	r3, r0
 8007faa:	2b00      	cmp	r3, #0
 8007fac:	d00d      	beq.n	8007fca <I2C_RequestMemoryRead+0x122>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8007fae:	68fb      	ldr	r3, [r7, #12]
 8007fb0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007fb2:	2b04      	cmp	r3, #4
 8007fb4:	d107      	bne.n	8007fc6 <I2C_RequestMemoryRead+0x11e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8007fb6:	68fb      	ldr	r3, [r7, #12]
 8007fb8:	681b      	ldr	r3, [r3, #0]
 8007fba:	681a      	ldr	r2, [r3, #0]
 8007fbc:	68fb      	ldr	r3, [r7, #12]
 8007fbe:	681b      	ldr	r3, [r3, #0]
 8007fc0:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8007fc4:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8007fc6:	2301      	movs	r3, #1
 8007fc8:	e050      	b.n	800806c <I2C_RequestMemoryRead+0x1c4>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8007fca:	893b      	ldrh	r3, [r7, #8]
 8007fcc:	b2da      	uxtb	r2, r3
 8007fce:	68fb      	ldr	r3, [r7, #12]
 8007fd0:	681b      	ldr	r3, [r3, #0]
 8007fd2:	611a      	str	r2, [r3, #16]
  }

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8007fd4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8007fd6:	6a39      	ldr	r1, [r7, #32]
 8007fd8:	68f8      	ldr	r0, [r7, #12]
 8007fda:	f000 f967 	bl	80082ac <I2C_WaitOnTXEFlagUntilTimeout>
 8007fde:	4603      	mov	r3, r0
 8007fe0:	2b00      	cmp	r3, #0
 8007fe2:	d00d      	beq.n	8008000 <I2C_RequestMemoryRead+0x158>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8007fe4:	68fb      	ldr	r3, [r7, #12]
 8007fe6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007fe8:	2b04      	cmp	r3, #4
 8007fea:	d107      	bne.n	8007ffc <I2C_RequestMemoryRead+0x154>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8007fec:	68fb      	ldr	r3, [r7, #12]
 8007fee:	681b      	ldr	r3, [r3, #0]
 8007ff0:	681a      	ldr	r2, [r3, #0]
 8007ff2:	68fb      	ldr	r3, [r7, #12]
 8007ff4:	681b      	ldr	r3, [r3, #0]
 8007ff6:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8007ffa:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8007ffc:	2301      	movs	r3, #1
 8007ffe:	e035      	b.n	800806c <I2C_RequestMemoryRead+0x1c4>
  }

  /* Generate Restart */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8008000:	68fb      	ldr	r3, [r7, #12]
 8008002:	681b      	ldr	r3, [r3, #0]
 8008004:	681a      	ldr	r2, [r3, #0]
 8008006:	68fb      	ldr	r3, [r7, #12]
 8008008:	681b      	ldr	r3, [r3, #0]
 800800a:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800800e:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8008010:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008012:	9300      	str	r3, [sp, #0]
 8008014:	6a3b      	ldr	r3, [r7, #32]
 8008016:	2200      	movs	r2, #0
 8008018:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 800801c:	68f8      	ldr	r0, [r7, #12]
 800801e:	f000 f82b 	bl	8008078 <I2C_WaitOnFlagUntilTimeout>
 8008022:	4603      	mov	r3, r0
 8008024:	2b00      	cmp	r3, #0
 8008026:	d00d      	beq.n	8008044 <I2C_RequestMemoryRead+0x19c>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8008028:	68fb      	ldr	r3, [r7, #12]
 800802a:	681b      	ldr	r3, [r3, #0]
 800802c:	681b      	ldr	r3, [r3, #0]
 800802e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8008032:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8008036:	d103      	bne.n	8008040 <I2C_RequestMemoryRead+0x198>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8008038:	68fb      	ldr	r3, [r7, #12]
 800803a:	f44f 7200 	mov.w	r2, #512	; 0x200
 800803e:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8008040:	2303      	movs	r3, #3
 8008042:	e013      	b.n	800806c <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8008044:	897b      	ldrh	r3, [r7, #10]
 8008046:	b2db      	uxtb	r3, r3
 8008048:	f043 0301 	orr.w	r3, r3, #1
 800804c:	b2da      	uxtb	r2, r3
 800804e:	68fb      	ldr	r3, [r7, #12]
 8008050:	681b      	ldr	r3, [r3, #0]
 8008052:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8008054:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008056:	6a3a      	ldr	r2, [r7, #32]
 8008058:	4906      	ldr	r1, [pc, #24]	; (8008074 <I2C_RequestMemoryRead+0x1cc>)
 800805a:	68f8      	ldr	r0, [r7, #12]
 800805c:	f000 f886 	bl	800816c <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8008060:	4603      	mov	r3, r0
 8008062:	2b00      	cmp	r3, #0
 8008064:	d001      	beq.n	800806a <I2C_RequestMemoryRead+0x1c2>
  {
    return HAL_ERROR;
 8008066:	2301      	movs	r3, #1
 8008068:	e000      	b.n	800806c <I2C_RequestMemoryRead+0x1c4>
  }

  return HAL_OK;
 800806a:	2300      	movs	r3, #0
}
 800806c:	4618      	mov	r0, r3
 800806e:	3718      	adds	r7, #24
 8008070:	46bd      	mov	sp, r7
 8008072:	bd80      	pop	{r7, pc}
 8008074:	00010002 	.word	0x00010002

08008078 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8008078:	b580      	push	{r7, lr}
 800807a:	b084      	sub	sp, #16
 800807c:	af00      	add	r7, sp, #0
 800807e:	60f8      	str	r0, [r7, #12]
 8008080:	60b9      	str	r1, [r7, #8]
 8008082:	603b      	str	r3, [r7, #0]
 8008084:	4613      	mov	r3, r2
 8008086:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8008088:	e048      	b.n	800811c <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800808a:	683b      	ldr	r3, [r7, #0]
 800808c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008090:	d044      	beq.n	800811c <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8008092:	f7fe fd4f 	bl	8006b34 <HAL_GetTick>
 8008096:	4602      	mov	r2, r0
 8008098:	69bb      	ldr	r3, [r7, #24]
 800809a:	1ad3      	subs	r3, r2, r3
 800809c:	683a      	ldr	r2, [r7, #0]
 800809e:	429a      	cmp	r2, r3
 80080a0:	d302      	bcc.n	80080a8 <I2C_WaitOnFlagUntilTimeout+0x30>
 80080a2:	683b      	ldr	r3, [r7, #0]
 80080a4:	2b00      	cmp	r3, #0
 80080a6:	d139      	bne.n	800811c <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 80080a8:	68bb      	ldr	r3, [r7, #8]
 80080aa:	0c1b      	lsrs	r3, r3, #16
 80080ac:	b2db      	uxtb	r3, r3
 80080ae:	2b01      	cmp	r3, #1
 80080b0:	d10d      	bne.n	80080ce <I2C_WaitOnFlagUntilTimeout+0x56>
 80080b2:	68fb      	ldr	r3, [r7, #12]
 80080b4:	681b      	ldr	r3, [r3, #0]
 80080b6:	695b      	ldr	r3, [r3, #20]
 80080b8:	43da      	mvns	r2, r3
 80080ba:	68bb      	ldr	r3, [r7, #8]
 80080bc:	4013      	ands	r3, r2
 80080be:	b29b      	uxth	r3, r3
 80080c0:	2b00      	cmp	r3, #0
 80080c2:	bf0c      	ite	eq
 80080c4:	2301      	moveq	r3, #1
 80080c6:	2300      	movne	r3, #0
 80080c8:	b2db      	uxtb	r3, r3
 80080ca:	461a      	mov	r2, r3
 80080cc:	e00c      	b.n	80080e8 <I2C_WaitOnFlagUntilTimeout+0x70>
 80080ce:	68fb      	ldr	r3, [r7, #12]
 80080d0:	681b      	ldr	r3, [r3, #0]
 80080d2:	699b      	ldr	r3, [r3, #24]
 80080d4:	43da      	mvns	r2, r3
 80080d6:	68bb      	ldr	r3, [r7, #8]
 80080d8:	4013      	ands	r3, r2
 80080da:	b29b      	uxth	r3, r3
 80080dc:	2b00      	cmp	r3, #0
 80080de:	bf0c      	ite	eq
 80080e0:	2301      	moveq	r3, #1
 80080e2:	2300      	movne	r3, #0
 80080e4:	b2db      	uxtb	r3, r3
 80080e6:	461a      	mov	r2, r3
 80080e8:	79fb      	ldrb	r3, [r7, #7]
 80080ea:	429a      	cmp	r2, r3
 80080ec:	d116      	bne.n	800811c <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 80080ee:	68fb      	ldr	r3, [r7, #12]
 80080f0:	2200      	movs	r2, #0
 80080f2:	631a      	str	r2, [r3, #48]	; 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 80080f4:	68fb      	ldr	r3, [r7, #12]
 80080f6:	2220      	movs	r2, #32
 80080f8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 80080fc:	68fb      	ldr	r3, [r7, #12]
 80080fe:	2200      	movs	r2, #0
 8008100:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8008104:	68fb      	ldr	r3, [r7, #12]
 8008106:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008108:	f043 0220 	orr.w	r2, r3, #32
 800810c:	68fb      	ldr	r3, [r7, #12]
 800810e:	641a      	str	r2, [r3, #64]	; 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8008110:	68fb      	ldr	r3, [r7, #12]
 8008112:	2200      	movs	r2, #0
 8008114:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

          return HAL_ERROR;
 8008118:	2301      	movs	r3, #1
 800811a:	e023      	b.n	8008164 <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800811c:	68bb      	ldr	r3, [r7, #8]
 800811e:	0c1b      	lsrs	r3, r3, #16
 8008120:	b2db      	uxtb	r3, r3
 8008122:	2b01      	cmp	r3, #1
 8008124:	d10d      	bne.n	8008142 <I2C_WaitOnFlagUntilTimeout+0xca>
 8008126:	68fb      	ldr	r3, [r7, #12]
 8008128:	681b      	ldr	r3, [r3, #0]
 800812a:	695b      	ldr	r3, [r3, #20]
 800812c:	43da      	mvns	r2, r3
 800812e:	68bb      	ldr	r3, [r7, #8]
 8008130:	4013      	ands	r3, r2
 8008132:	b29b      	uxth	r3, r3
 8008134:	2b00      	cmp	r3, #0
 8008136:	bf0c      	ite	eq
 8008138:	2301      	moveq	r3, #1
 800813a:	2300      	movne	r3, #0
 800813c:	b2db      	uxtb	r3, r3
 800813e:	461a      	mov	r2, r3
 8008140:	e00c      	b.n	800815c <I2C_WaitOnFlagUntilTimeout+0xe4>
 8008142:	68fb      	ldr	r3, [r7, #12]
 8008144:	681b      	ldr	r3, [r3, #0]
 8008146:	699b      	ldr	r3, [r3, #24]
 8008148:	43da      	mvns	r2, r3
 800814a:	68bb      	ldr	r3, [r7, #8]
 800814c:	4013      	ands	r3, r2
 800814e:	b29b      	uxth	r3, r3
 8008150:	2b00      	cmp	r3, #0
 8008152:	bf0c      	ite	eq
 8008154:	2301      	moveq	r3, #1
 8008156:	2300      	movne	r3, #0
 8008158:	b2db      	uxtb	r3, r3
 800815a:	461a      	mov	r2, r3
 800815c:	79fb      	ldrb	r3, [r7, #7]
 800815e:	429a      	cmp	r2, r3
 8008160:	d093      	beq.n	800808a <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8008162:	2300      	movs	r3, #0
}
 8008164:	4618      	mov	r0, r3
 8008166:	3710      	adds	r7, #16
 8008168:	46bd      	mov	sp, r7
 800816a:	bd80      	pop	{r7, pc}

0800816c <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 800816c:	b580      	push	{r7, lr}
 800816e:	b084      	sub	sp, #16
 8008170:	af00      	add	r7, sp, #0
 8008172:	60f8      	str	r0, [r7, #12]
 8008174:	60b9      	str	r1, [r7, #8]
 8008176:	607a      	str	r2, [r7, #4]
 8008178:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 800817a:	e071      	b.n	8008260 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 800817c:	68fb      	ldr	r3, [r7, #12]
 800817e:	681b      	ldr	r3, [r3, #0]
 8008180:	695b      	ldr	r3, [r3, #20]
 8008182:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8008186:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800818a:	d123      	bne.n	80081d4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800818c:	68fb      	ldr	r3, [r7, #12]
 800818e:	681b      	ldr	r3, [r3, #0]
 8008190:	681a      	ldr	r2, [r3, #0]
 8008192:	68fb      	ldr	r3, [r7, #12]
 8008194:	681b      	ldr	r3, [r3, #0]
 8008196:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800819a:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800819c:	68fb      	ldr	r3, [r7, #12]
 800819e:	681b      	ldr	r3, [r3, #0]
 80081a0:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 80081a4:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 80081a6:	68fb      	ldr	r3, [r7, #12]
 80081a8:	2200      	movs	r2, #0
 80081aa:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 80081ac:	68fb      	ldr	r3, [r7, #12]
 80081ae:	2220      	movs	r2, #32
 80081b0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80081b4:	68fb      	ldr	r3, [r7, #12]
 80081b6:	2200      	movs	r2, #0
 80081b8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80081bc:	68fb      	ldr	r3, [r7, #12]
 80081be:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80081c0:	f043 0204 	orr.w	r2, r3, #4
 80081c4:	68fb      	ldr	r3, [r7, #12]
 80081c6:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80081c8:	68fb      	ldr	r3, [r7, #12]
 80081ca:	2200      	movs	r2, #0
 80081cc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 80081d0:	2301      	movs	r3, #1
 80081d2:	e067      	b.n	80082a4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80081d4:	687b      	ldr	r3, [r7, #4]
 80081d6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80081da:	d041      	beq.n	8008260 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80081dc:	f7fe fcaa 	bl	8006b34 <HAL_GetTick>
 80081e0:	4602      	mov	r2, r0
 80081e2:	683b      	ldr	r3, [r7, #0]
 80081e4:	1ad3      	subs	r3, r2, r3
 80081e6:	687a      	ldr	r2, [r7, #4]
 80081e8:	429a      	cmp	r2, r3
 80081ea:	d302      	bcc.n	80081f2 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 80081ec:	687b      	ldr	r3, [r7, #4]
 80081ee:	2b00      	cmp	r3, #0
 80081f0:	d136      	bne.n	8008260 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 80081f2:	68bb      	ldr	r3, [r7, #8]
 80081f4:	0c1b      	lsrs	r3, r3, #16
 80081f6:	b2db      	uxtb	r3, r3
 80081f8:	2b01      	cmp	r3, #1
 80081fa:	d10c      	bne.n	8008216 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 80081fc:	68fb      	ldr	r3, [r7, #12]
 80081fe:	681b      	ldr	r3, [r3, #0]
 8008200:	695b      	ldr	r3, [r3, #20]
 8008202:	43da      	mvns	r2, r3
 8008204:	68bb      	ldr	r3, [r7, #8]
 8008206:	4013      	ands	r3, r2
 8008208:	b29b      	uxth	r3, r3
 800820a:	2b00      	cmp	r3, #0
 800820c:	bf14      	ite	ne
 800820e:	2301      	movne	r3, #1
 8008210:	2300      	moveq	r3, #0
 8008212:	b2db      	uxtb	r3, r3
 8008214:	e00b      	b.n	800822e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 8008216:	68fb      	ldr	r3, [r7, #12]
 8008218:	681b      	ldr	r3, [r3, #0]
 800821a:	699b      	ldr	r3, [r3, #24]
 800821c:	43da      	mvns	r2, r3
 800821e:	68bb      	ldr	r3, [r7, #8]
 8008220:	4013      	ands	r3, r2
 8008222:	b29b      	uxth	r3, r3
 8008224:	2b00      	cmp	r3, #0
 8008226:	bf14      	ite	ne
 8008228:	2301      	movne	r3, #1
 800822a:	2300      	moveq	r3, #0
 800822c:	b2db      	uxtb	r3, r3
 800822e:	2b00      	cmp	r3, #0
 8008230:	d016      	beq.n	8008260 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8008232:	68fb      	ldr	r3, [r7, #12]
 8008234:	2200      	movs	r2, #0
 8008236:	631a      	str	r2, [r3, #48]	; 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8008238:	68fb      	ldr	r3, [r7, #12]
 800823a:	2220      	movs	r2, #32
 800823c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8008240:	68fb      	ldr	r3, [r7, #12]
 8008242:	2200      	movs	r2, #0
 8008244:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8008248:	68fb      	ldr	r3, [r7, #12]
 800824a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800824c:	f043 0220 	orr.w	r2, r3, #32
 8008250:	68fb      	ldr	r3, [r7, #12]
 8008252:	641a      	str	r2, [r3, #64]	; 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8008254:	68fb      	ldr	r3, [r7, #12]
 8008256:	2200      	movs	r2, #0
 8008258:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

          return HAL_ERROR;
 800825c:	2301      	movs	r3, #1
 800825e:	e021      	b.n	80082a4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8008260:	68bb      	ldr	r3, [r7, #8]
 8008262:	0c1b      	lsrs	r3, r3, #16
 8008264:	b2db      	uxtb	r3, r3
 8008266:	2b01      	cmp	r3, #1
 8008268:	d10c      	bne.n	8008284 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 800826a:	68fb      	ldr	r3, [r7, #12]
 800826c:	681b      	ldr	r3, [r3, #0]
 800826e:	695b      	ldr	r3, [r3, #20]
 8008270:	43da      	mvns	r2, r3
 8008272:	68bb      	ldr	r3, [r7, #8]
 8008274:	4013      	ands	r3, r2
 8008276:	b29b      	uxth	r3, r3
 8008278:	2b00      	cmp	r3, #0
 800827a:	bf14      	ite	ne
 800827c:	2301      	movne	r3, #1
 800827e:	2300      	moveq	r3, #0
 8008280:	b2db      	uxtb	r3, r3
 8008282:	e00b      	b.n	800829c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 8008284:	68fb      	ldr	r3, [r7, #12]
 8008286:	681b      	ldr	r3, [r3, #0]
 8008288:	699b      	ldr	r3, [r3, #24]
 800828a:	43da      	mvns	r2, r3
 800828c:	68bb      	ldr	r3, [r7, #8]
 800828e:	4013      	ands	r3, r2
 8008290:	b29b      	uxth	r3, r3
 8008292:	2b00      	cmp	r3, #0
 8008294:	bf14      	ite	ne
 8008296:	2301      	movne	r3, #1
 8008298:	2300      	moveq	r3, #0
 800829a:	b2db      	uxtb	r3, r3
 800829c:	2b00      	cmp	r3, #0
 800829e:	f47f af6d 	bne.w	800817c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 80082a2:	2300      	movs	r3, #0
}
 80082a4:	4618      	mov	r0, r3
 80082a6:	3710      	adds	r7, #16
 80082a8:	46bd      	mov	sp, r7
 80082aa:	bd80      	pop	{r7, pc}

080082ac <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80082ac:	b580      	push	{r7, lr}
 80082ae:	b084      	sub	sp, #16
 80082b0:	af00      	add	r7, sp, #0
 80082b2:	60f8      	str	r0, [r7, #12]
 80082b4:	60b9      	str	r1, [r7, #8]
 80082b6:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80082b8:	e034      	b.n	8008324 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 80082ba:	68f8      	ldr	r0, [r7, #12]
 80082bc:	f000 f8e3 	bl	8008486 <I2C_IsAcknowledgeFailed>
 80082c0:	4603      	mov	r3, r0
 80082c2:	2b00      	cmp	r3, #0
 80082c4:	d001      	beq.n	80082ca <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 80082c6:	2301      	movs	r3, #1
 80082c8:	e034      	b.n	8008334 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80082ca:	68bb      	ldr	r3, [r7, #8]
 80082cc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80082d0:	d028      	beq.n	8008324 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80082d2:	f7fe fc2f 	bl	8006b34 <HAL_GetTick>
 80082d6:	4602      	mov	r2, r0
 80082d8:	687b      	ldr	r3, [r7, #4]
 80082da:	1ad3      	subs	r3, r2, r3
 80082dc:	68ba      	ldr	r2, [r7, #8]
 80082de:	429a      	cmp	r2, r3
 80082e0:	d302      	bcc.n	80082e8 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 80082e2:	68bb      	ldr	r3, [r7, #8]
 80082e4:	2b00      	cmp	r3, #0
 80082e6:	d11d      	bne.n	8008324 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 80082e8:	68fb      	ldr	r3, [r7, #12]
 80082ea:	681b      	ldr	r3, [r3, #0]
 80082ec:	695b      	ldr	r3, [r3, #20]
 80082ee:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80082f2:	2b80      	cmp	r3, #128	; 0x80
 80082f4:	d016      	beq.n	8008324 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 80082f6:	68fb      	ldr	r3, [r7, #12]
 80082f8:	2200      	movs	r2, #0
 80082fa:	631a      	str	r2, [r3, #48]	; 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 80082fc:	68fb      	ldr	r3, [r7, #12]
 80082fe:	2220      	movs	r2, #32
 8008300:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8008304:	68fb      	ldr	r3, [r7, #12]
 8008306:	2200      	movs	r2, #0
 8008308:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800830c:	68fb      	ldr	r3, [r7, #12]
 800830e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008310:	f043 0220 	orr.w	r2, r3, #32
 8008314:	68fb      	ldr	r3, [r7, #12]
 8008316:	641a      	str	r2, [r3, #64]	; 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8008318:	68fb      	ldr	r3, [r7, #12]
 800831a:	2200      	movs	r2, #0
 800831c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

          return HAL_ERROR;
 8008320:	2301      	movs	r3, #1
 8008322:	e007      	b.n	8008334 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8008324:	68fb      	ldr	r3, [r7, #12]
 8008326:	681b      	ldr	r3, [r3, #0]
 8008328:	695b      	ldr	r3, [r3, #20]
 800832a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800832e:	2b80      	cmp	r3, #128	; 0x80
 8008330:	d1c3      	bne.n	80082ba <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8008332:	2300      	movs	r3, #0
}
 8008334:	4618      	mov	r0, r3
 8008336:	3710      	adds	r7, #16
 8008338:	46bd      	mov	sp, r7
 800833a:	bd80      	pop	{r7, pc}

0800833c <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800833c:	b580      	push	{r7, lr}
 800833e:	b084      	sub	sp, #16
 8008340:	af00      	add	r7, sp, #0
 8008342:	60f8      	str	r0, [r7, #12]
 8008344:	60b9      	str	r1, [r7, #8]
 8008346:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8008348:	e034      	b.n	80083b4 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 800834a:	68f8      	ldr	r0, [r7, #12]
 800834c:	f000 f89b 	bl	8008486 <I2C_IsAcknowledgeFailed>
 8008350:	4603      	mov	r3, r0
 8008352:	2b00      	cmp	r3, #0
 8008354:	d001      	beq.n	800835a <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8008356:	2301      	movs	r3, #1
 8008358:	e034      	b.n	80083c4 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800835a:	68bb      	ldr	r3, [r7, #8]
 800835c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008360:	d028      	beq.n	80083b4 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8008362:	f7fe fbe7 	bl	8006b34 <HAL_GetTick>
 8008366:	4602      	mov	r2, r0
 8008368:	687b      	ldr	r3, [r7, #4]
 800836a:	1ad3      	subs	r3, r2, r3
 800836c:	68ba      	ldr	r2, [r7, #8]
 800836e:	429a      	cmp	r2, r3
 8008370:	d302      	bcc.n	8008378 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8008372:	68bb      	ldr	r3, [r7, #8]
 8008374:	2b00      	cmp	r3, #0
 8008376:	d11d      	bne.n	80083b4 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 8008378:	68fb      	ldr	r3, [r7, #12]
 800837a:	681b      	ldr	r3, [r3, #0]
 800837c:	695b      	ldr	r3, [r3, #20]
 800837e:	f003 0304 	and.w	r3, r3, #4
 8008382:	2b04      	cmp	r3, #4
 8008384:	d016      	beq.n	80083b4 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8008386:	68fb      	ldr	r3, [r7, #12]
 8008388:	2200      	movs	r2, #0
 800838a:	631a      	str	r2, [r3, #48]	; 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 800838c:	68fb      	ldr	r3, [r7, #12]
 800838e:	2220      	movs	r2, #32
 8008390:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8008394:	68fb      	ldr	r3, [r7, #12]
 8008396:	2200      	movs	r2, #0
 8008398:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800839c:	68fb      	ldr	r3, [r7, #12]
 800839e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80083a0:	f043 0220 	orr.w	r2, r3, #32
 80083a4:	68fb      	ldr	r3, [r7, #12]
 80083a6:	641a      	str	r2, [r3, #64]	; 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80083a8:	68fb      	ldr	r3, [r7, #12]
 80083aa:	2200      	movs	r2, #0
 80083ac:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

          return HAL_ERROR;
 80083b0:	2301      	movs	r3, #1
 80083b2:	e007      	b.n	80083c4 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 80083b4:	68fb      	ldr	r3, [r7, #12]
 80083b6:	681b      	ldr	r3, [r3, #0]
 80083b8:	695b      	ldr	r3, [r3, #20]
 80083ba:	f003 0304 	and.w	r3, r3, #4
 80083be:	2b04      	cmp	r3, #4
 80083c0:	d1c3      	bne.n	800834a <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 80083c2:	2300      	movs	r3, #0
}
 80083c4:	4618      	mov	r0, r3
 80083c6:	3710      	adds	r7, #16
 80083c8:	46bd      	mov	sp, r7
 80083ca:	bd80      	pop	{r7, pc}

080083cc <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80083cc:	b580      	push	{r7, lr}
 80083ce:	b084      	sub	sp, #16
 80083d0:	af00      	add	r7, sp, #0
 80083d2:	60f8      	str	r0, [r7, #12]
 80083d4:	60b9      	str	r1, [r7, #8]
 80083d6:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 80083d8:	e049      	b.n	800846e <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 80083da:	68fb      	ldr	r3, [r7, #12]
 80083dc:	681b      	ldr	r3, [r3, #0]
 80083de:	695b      	ldr	r3, [r3, #20]
 80083e0:	f003 0310 	and.w	r3, r3, #16
 80083e4:	2b10      	cmp	r3, #16
 80083e6:	d119      	bne.n	800841c <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80083e8:	68fb      	ldr	r3, [r7, #12]
 80083ea:	681b      	ldr	r3, [r3, #0]
 80083ec:	f06f 0210 	mvn.w	r2, #16
 80083f0:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 80083f2:	68fb      	ldr	r3, [r7, #12]
 80083f4:	2200      	movs	r2, #0
 80083f6:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 80083f8:	68fb      	ldr	r3, [r7, #12]
 80083fa:	2220      	movs	r2, #32
 80083fc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8008400:	68fb      	ldr	r3, [r7, #12]
 8008402:	2200      	movs	r2, #0
 8008404:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 8008408:	68fb      	ldr	r3, [r7, #12]
 800840a:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800840c:	68fb      	ldr	r3, [r7, #12]
 800840e:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8008410:	68fb      	ldr	r3, [r7, #12]
 8008412:	2200      	movs	r2, #0
 8008414:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8008418:	2301      	movs	r3, #1
 800841a:	e030      	b.n	800847e <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800841c:	f7fe fb8a 	bl	8006b34 <HAL_GetTick>
 8008420:	4602      	mov	r2, r0
 8008422:	687b      	ldr	r3, [r7, #4]
 8008424:	1ad3      	subs	r3, r2, r3
 8008426:	68ba      	ldr	r2, [r7, #8]
 8008428:	429a      	cmp	r2, r3
 800842a:	d302      	bcc.n	8008432 <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 800842c:	68bb      	ldr	r3, [r7, #8]
 800842e:	2b00      	cmp	r3, #0
 8008430:	d11d      	bne.n	800846e <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 8008432:	68fb      	ldr	r3, [r7, #12]
 8008434:	681b      	ldr	r3, [r3, #0]
 8008436:	695b      	ldr	r3, [r3, #20]
 8008438:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800843c:	2b40      	cmp	r3, #64	; 0x40
 800843e:	d016      	beq.n	800846e <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8008440:	68fb      	ldr	r3, [r7, #12]
 8008442:	2200      	movs	r2, #0
 8008444:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8008446:	68fb      	ldr	r3, [r7, #12]
 8008448:	2220      	movs	r2, #32
 800844a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 800844e:	68fb      	ldr	r3, [r7, #12]
 8008450:	2200      	movs	r2, #0
 8008452:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8008456:	68fb      	ldr	r3, [r7, #12]
 8008458:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800845a:	f043 0220 	orr.w	r2, r3, #32
 800845e:	68fb      	ldr	r3, [r7, #12]
 8008460:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8008462:	68fb      	ldr	r3, [r7, #12]
 8008464:	2200      	movs	r2, #0
 8008466:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 800846a:	2301      	movs	r3, #1
 800846c:	e007      	b.n	800847e <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 800846e:	68fb      	ldr	r3, [r7, #12]
 8008470:	681b      	ldr	r3, [r3, #0]
 8008472:	695b      	ldr	r3, [r3, #20]
 8008474:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008478:	2b40      	cmp	r3, #64	; 0x40
 800847a:	d1ae      	bne.n	80083da <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 800847c:	2300      	movs	r3, #0
}
 800847e:	4618      	mov	r0, r3
 8008480:	3710      	adds	r7, #16
 8008482:	46bd      	mov	sp, r7
 8008484:	bd80      	pop	{r7, pc}

08008486 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8008486:	b480      	push	{r7}
 8008488:	b083      	sub	sp, #12
 800848a:	af00      	add	r7, sp, #0
 800848c:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 800848e:	687b      	ldr	r3, [r7, #4]
 8008490:	681b      	ldr	r3, [r3, #0]
 8008492:	695b      	ldr	r3, [r3, #20]
 8008494:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8008498:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800849c:	d11b      	bne.n	80084d6 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800849e:	687b      	ldr	r3, [r7, #4]
 80084a0:	681b      	ldr	r3, [r3, #0]
 80084a2:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 80084a6:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 80084a8:	687b      	ldr	r3, [r7, #4]
 80084aa:	2200      	movs	r2, #0
 80084ac:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 80084ae:	687b      	ldr	r3, [r7, #4]
 80084b0:	2220      	movs	r2, #32
 80084b2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 80084b6:	687b      	ldr	r3, [r7, #4]
 80084b8:	2200      	movs	r2, #0
 80084ba:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80084be:	687b      	ldr	r3, [r7, #4]
 80084c0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80084c2:	f043 0204 	orr.w	r2, r3, #4
 80084c6:	687b      	ldr	r3, [r7, #4]
 80084c8:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80084ca:	687b      	ldr	r3, [r7, #4]
 80084cc:	2200      	movs	r2, #0
 80084ce:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 80084d2:	2301      	movs	r3, #1
 80084d4:	e000      	b.n	80084d8 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 80084d6:	2300      	movs	r3, #0
}
 80084d8:	4618      	mov	r0, r3
 80084da:	370c      	adds	r7, #12
 80084dc:	46bd      	mov	sp, r7
 80084de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80084e2:	4770      	bx	lr

080084e4 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80084e4:	b580      	push	{r7, lr}
 80084e6:	b086      	sub	sp, #24
 80084e8:	af00      	add	r7, sp, #0
 80084ea:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80084ec:	687b      	ldr	r3, [r7, #4]
 80084ee:	2b00      	cmp	r3, #0
 80084f0:	d101      	bne.n	80084f6 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80084f2:	2301      	movs	r3, #1
 80084f4:	e267      	b.n	80089c6 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80084f6:	687b      	ldr	r3, [r7, #4]
 80084f8:	681b      	ldr	r3, [r3, #0]
 80084fa:	f003 0301 	and.w	r3, r3, #1
 80084fe:	2b00      	cmp	r3, #0
 8008500:	d075      	beq.n	80085ee <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8008502:	4b88      	ldr	r3, [pc, #544]	; (8008724 <HAL_RCC_OscConfig+0x240>)
 8008504:	689b      	ldr	r3, [r3, #8]
 8008506:	f003 030c 	and.w	r3, r3, #12
 800850a:	2b04      	cmp	r3, #4
 800850c:	d00c      	beq.n	8008528 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800850e:	4b85      	ldr	r3, [pc, #532]	; (8008724 <HAL_RCC_OscConfig+0x240>)
 8008510:	689b      	ldr	r3, [r3, #8]
 8008512:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8008516:	2b08      	cmp	r3, #8
 8008518:	d112      	bne.n	8008540 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800851a:	4b82      	ldr	r3, [pc, #520]	; (8008724 <HAL_RCC_OscConfig+0x240>)
 800851c:	685b      	ldr	r3, [r3, #4]
 800851e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8008522:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8008526:	d10b      	bne.n	8008540 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8008528:	4b7e      	ldr	r3, [pc, #504]	; (8008724 <HAL_RCC_OscConfig+0x240>)
 800852a:	681b      	ldr	r3, [r3, #0]
 800852c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8008530:	2b00      	cmp	r3, #0
 8008532:	d05b      	beq.n	80085ec <HAL_RCC_OscConfig+0x108>
 8008534:	687b      	ldr	r3, [r7, #4]
 8008536:	685b      	ldr	r3, [r3, #4]
 8008538:	2b00      	cmp	r3, #0
 800853a:	d157      	bne.n	80085ec <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 800853c:	2301      	movs	r3, #1
 800853e:	e242      	b.n	80089c6 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8008540:	687b      	ldr	r3, [r7, #4]
 8008542:	685b      	ldr	r3, [r3, #4]
 8008544:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8008548:	d106      	bne.n	8008558 <HAL_RCC_OscConfig+0x74>
 800854a:	4b76      	ldr	r3, [pc, #472]	; (8008724 <HAL_RCC_OscConfig+0x240>)
 800854c:	681b      	ldr	r3, [r3, #0]
 800854e:	4a75      	ldr	r2, [pc, #468]	; (8008724 <HAL_RCC_OscConfig+0x240>)
 8008550:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8008554:	6013      	str	r3, [r2, #0]
 8008556:	e01d      	b.n	8008594 <HAL_RCC_OscConfig+0xb0>
 8008558:	687b      	ldr	r3, [r7, #4]
 800855a:	685b      	ldr	r3, [r3, #4]
 800855c:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8008560:	d10c      	bne.n	800857c <HAL_RCC_OscConfig+0x98>
 8008562:	4b70      	ldr	r3, [pc, #448]	; (8008724 <HAL_RCC_OscConfig+0x240>)
 8008564:	681b      	ldr	r3, [r3, #0]
 8008566:	4a6f      	ldr	r2, [pc, #444]	; (8008724 <HAL_RCC_OscConfig+0x240>)
 8008568:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800856c:	6013      	str	r3, [r2, #0]
 800856e:	4b6d      	ldr	r3, [pc, #436]	; (8008724 <HAL_RCC_OscConfig+0x240>)
 8008570:	681b      	ldr	r3, [r3, #0]
 8008572:	4a6c      	ldr	r2, [pc, #432]	; (8008724 <HAL_RCC_OscConfig+0x240>)
 8008574:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8008578:	6013      	str	r3, [r2, #0]
 800857a:	e00b      	b.n	8008594 <HAL_RCC_OscConfig+0xb0>
 800857c:	4b69      	ldr	r3, [pc, #420]	; (8008724 <HAL_RCC_OscConfig+0x240>)
 800857e:	681b      	ldr	r3, [r3, #0]
 8008580:	4a68      	ldr	r2, [pc, #416]	; (8008724 <HAL_RCC_OscConfig+0x240>)
 8008582:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8008586:	6013      	str	r3, [r2, #0]
 8008588:	4b66      	ldr	r3, [pc, #408]	; (8008724 <HAL_RCC_OscConfig+0x240>)
 800858a:	681b      	ldr	r3, [r3, #0]
 800858c:	4a65      	ldr	r2, [pc, #404]	; (8008724 <HAL_RCC_OscConfig+0x240>)
 800858e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8008592:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8008594:	687b      	ldr	r3, [r7, #4]
 8008596:	685b      	ldr	r3, [r3, #4]
 8008598:	2b00      	cmp	r3, #0
 800859a:	d013      	beq.n	80085c4 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800859c:	f7fe faca 	bl	8006b34 <HAL_GetTick>
 80085a0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80085a2:	e008      	b.n	80085b6 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80085a4:	f7fe fac6 	bl	8006b34 <HAL_GetTick>
 80085a8:	4602      	mov	r2, r0
 80085aa:	693b      	ldr	r3, [r7, #16]
 80085ac:	1ad3      	subs	r3, r2, r3
 80085ae:	2b64      	cmp	r3, #100	; 0x64
 80085b0:	d901      	bls.n	80085b6 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 80085b2:	2303      	movs	r3, #3
 80085b4:	e207      	b.n	80089c6 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80085b6:	4b5b      	ldr	r3, [pc, #364]	; (8008724 <HAL_RCC_OscConfig+0x240>)
 80085b8:	681b      	ldr	r3, [r3, #0]
 80085ba:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80085be:	2b00      	cmp	r3, #0
 80085c0:	d0f0      	beq.n	80085a4 <HAL_RCC_OscConfig+0xc0>
 80085c2:	e014      	b.n	80085ee <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80085c4:	f7fe fab6 	bl	8006b34 <HAL_GetTick>
 80085c8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80085ca:	e008      	b.n	80085de <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80085cc:	f7fe fab2 	bl	8006b34 <HAL_GetTick>
 80085d0:	4602      	mov	r2, r0
 80085d2:	693b      	ldr	r3, [r7, #16]
 80085d4:	1ad3      	subs	r3, r2, r3
 80085d6:	2b64      	cmp	r3, #100	; 0x64
 80085d8:	d901      	bls.n	80085de <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80085da:	2303      	movs	r3, #3
 80085dc:	e1f3      	b.n	80089c6 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80085de:	4b51      	ldr	r3, [pc, #324]	; (8008724 <HAL_RCC_OscConfig+0x240>)
 80085e0:	681b      	ldr	r3, [r3, #0]
 80085e2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80085e6:	2b00      	cmp	r3, #0
 80085e8:	d1f0      	bne.n	80085cc <HAL_RCC_OscConfig+0xe8>
 80085ea:	e000      	b.n	80085ee <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80085ec:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80085ee:	687b      	ldr	r3, [r7, #4]
 80085f0:	681b      	ldr	r3, [r3, #0]
 80085f2:	f003 0302 	and.w	r3, r3, #2
 80085f6:	2b00      	cmp	r3, #0
 80085f8:	d063      	beq.n	80086c2 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80085fa:	4b4a      	ldr	r3, [pc, #296]	; (8008724 <HAL_RCC_OscConfig+0x240>)
 80085fc:	689b      	ldr	r3, [r3, #8]
 80085fe:	f003 030c 	and.w	r3, r3, #12
 8008602:	2b00      	cmp	r3, #0
 8008604:	d00b      	beq.n	800861e <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8008606:	4b47      	ldr	r3, [pc, #284]	; (8008724 <HAL_RCC_OscConfig+0x240>)
 8008608:	689b      	ldr	r3, [r3, #8]
 800860a:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800860e:	2b08      	cmp	r3, #8
 8008610:	d11c      	bne.n	800864c <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8008612:	4b44      	ldr	r3, [pc, #272]	; (8008724 <HAL_RCC_OscConfig+0x240>)
 8008614:	685b      	ldr	r3, [r3, #4]
 8008616:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800861a:	2b00      	cmp	r3, #0
 800861c:	d116      	bne.n	800864c <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800861e:	4b41      	ldr	r3, [pc, #260]	; (8008724 <HAL_RCC_OscConfig+0x240>)
 8008620:	681b      	ldr	r3, [r3, #0]
 8008622:	f003 0302 	and.w	r3, r3, #2
 8008626:	2b00      	cmp	r3, #0
 8008628:	d005      	beq.n	8008636 <HAL_RCC_OscConfig+0x152>
 800862a:	687b      	ldr	r3, [r7, #4]
 800862c:	68db      	ldr	r3, [r3, #12]
 800862e:	2b01      	cmp	r3, #1
 8008630:	d001      	beq.n	8008636 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8008632:	2301      	movs	r3, #1
 8008634:	e1c7      	b.n	80089c6 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8008636:	4b3b      	ldr	r3, [pc, #236]	; (8008724 <HAL_RCC_OscConfig+0x240>)
 8008638:	681b      	ldr	r3, [r3, #0]
 800863a:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800863e:	687b      	ldr	r3, [r7, #4]
 8008640:	691b      	ldr	r3, [r3, #16]
 8008642:	00db      	lsls	r3, r3, #3
 8008644:	4937      	ldr	r1, [pc, #220]	; (8008724 <HAL_RCC_OscConfig+0x240>)
 8008646:	4313      	orrs	r3, r2
 8008648:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800864a:	e03a      	b.n	80086c2 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 800864c:	687b      	ldr	r3, [r7, #4]
 800864e:	68db      	ldr	r3, [r3, #12]
 8008650:	2b00      	cmp	r3, #0
 8008652:	d020      	beq.n	8008696 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8008654:	4b34      	ldr	r3, [pc, #208]	; (8008728 <HAL_RCC_OscConfig+0x244>)
 8008656:	2201      	movs	r2, #1
 8008658:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800865a:	f7fe fa6b 	bl	8006b34 <HAL_GetTick>
 800865e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8008660:	e008      	b.n	8008674 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8008662:	f7fe fa67 	bl	8006b34 <HAL_GetTick>
 8008666:	4602      	mov	r2, r0
 8008668:	693b      	ldr	r3, [r7, #16]
 800866a:	1ad3      	subs	r3, r2, r3
 800866c:	2b02      	cmp	r3, #2
 800866e:	d901      	bls.n	8008674 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8008670:	2303      	movs	r3, #3
 8008672:	e1a8      	b.n	80089c6 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8008674:	4b2b      	ldr	r3, [pc, #172]	; (8008724 <HAL_RCC_OscConfig+0x240>)
 8008676:	681b      	ldr	r3, [r3, #0]
 8008678:	f003 0302 	and.w	r3, r3, #2
 800867c:	2b00      	cmp	r3, #0
 800867e:	d0f0      	beq.n	8008662 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8008680:	4b28      	ldr	r3, [pc, #160]	; (8008724 <HAL_RCC_OscConfig+0x240>)
 8008682:	681b      	ldr	r3, [r3, #0]
 8008684:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8008688:	687b      	ldr	r3, [r7, #4]
 800868a:	691b      	ldr	r3, [r3, #16]
 800868c:	00db      	lsls	r3, r3, #3
 800868e:	4925      	ldr	r1, [pc, #148]	; (8008724 <HAL_RCC_OscConfig+0x240>)
 8008690:	4313      	orrs	r3, r2
 8008692:	600b      	str	r3, [r1, #0]
 8008694:	e015      	b.n	80086c2 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8008696:	4b24      	ldr	r3, [pc, #144]	; (8008728 <HAL_RCC_OscConfig+0x244>)
 8008698:	2200      	movs	r2, #0
 800869a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800869c:	f7fe fa4a 	bl	8006b34 <HAL_GetTick>
 80086a0:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80086a2:	e008      	b.n	80086b6 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80086a4:	f7fe fa46 	bl	8006b34 <HAL_GetTick>
 80086a8:	4602      	mov	r2, r0
 80086aa:	693b      	ldr	r3, [r7, #16]
 80086ac:	1ad3      	subs	r3, r2, r3
 80086ae:	2b02      	cmp	r3, #2
 80086b0:	d901      	bls.n	80086b6 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 80086b2:	2303      	movs	r3, #3
 80086b4:	e187      	b.n	80089c6 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80086b6:	4b1b      	ldr	r3, [pc, #108]	; (8008724 <HAL_RCC_OscConfig+0x240>)
 80086b8:	681b      	ldr	r3, [r3, #0]
 80086ba:	f003 0302 	and.w	r3, r3, #2
 80086be:	2b00      	cmp	r3, #0
 80086c0:	d1f0      	bne.n	80086a4 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80086c2:	687b      	ldr	r3, [r7, #4]
 80086c4:	681b      	ldr	r3, [r3, #0]
 80086c6:	f003 0308 	and.w	r3, r3, #8
 80086ca:	2b00      	cmp	r3, #0
 80086cc:	d036      	beq.n	800873c <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 80086ce:	687b      	ldr	r3, [r7, #4]
 80086d0:	695b      	ldr	r3, [r3, #20]
 80086d2:	2b00      	cmp	r3, #0
 80086d4:	d016      	beq.n	8008704 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80086d6:	4b15      	ldr	r3, [pc, #84]	; (800872c <HAL_RCC_OscConfig+0x248>)
 80086d8:	2201      	movs	r2, #1
 80086da:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80086dc:	f7fe fa2a 	bl	8006b34 <HAL_GetTick>
 80086e0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80086e2:	e008      	b.n	80086f6 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80086e4:	f7fe fa26 	bl	8006b34 <HAL_GetTick>
 80086e8:	4602      	mov	r2, r0
 80086ea:	693b      	ldr	r3, [r7, #16]
 80086ec:	1ad3      	subs	r3, r2, r3
 80086ee:	2b02      	cmp	r3, #2
 80086f0:	d901      	bls.n	80086f6 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 80086f2:	2303      	movs	r3, #3
 80086f4:	e167      	b.n	80089c6 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80086f6:	4b0b      	ldr	r3, [pc, #44]	; (8008724 <HAL_RCC_OscConfig+0x240>)
 80086f8:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80086fa:	f003 0302 	and.w	r3, r3, #2
 80086fe:	2b00      	cmp	r3, #0
 8008700:	d0f0      	beq.n	80086e4 <HAL_RCC_OscConfig+0x200>
 8008702:	e01b      	b.n	800873c <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8008704:	4b09      	ldr	r3, [pc, #36]	; (800872c <HAL_RCC_OscConfig+0x248>)
 8008706:	2200      	movs	r2, #0
 8008708:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800870a:	f7fe fa13 	bl	8006b34 <HAL_GetTick>
 800870e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8008710:	e00e      	b.n	8008730 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8008712:	f7fe fa0f 	bl	8006b34 <HAL_GetTick>
 8008716:	4602      	mov	r2, r0
 8008718:	693b      	ldr	r3, [r7, #16]
 800871a:	1ad3      	subs	r3, r2, r3
 800871c:	2b02      	cmp	r3, #2
 800871e:	d907      	bls.n	8008730 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8008720:	2303      	movs	r3, #3
 8008722:	e150      	b.n	80089c6 <HAL_RCC_OscConfig+0x4e2>
 8008724:	40023800 	.word	0x40023800
 8008728:	42470000 	.word	0x42470000
 800872c:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8008730:	4b88      	ldr	r3, [pc, #544]	; (8008954 <HAL_RCC_OscConfig+0x470>)
 8008732:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8008734:	f003 0302 	and.w	r3, r3, #2
 8008738:	2b00      	cmp	r3, #0
 800873a:	d1ea      	bne.n	8008712 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800873c:	687b      	ldr	r3, [r7, #4]
 800873e:	681b      	ldr	r3, [r3, #0]
 8008740:	f003 0304 	and.w	r3, r3, #4
 8008744:	2b00      	cmp	r3, #0
 8008746:	f000 8097 	beq.w	8008878 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 800874a:	2300      	movs	r3, #0
 800874c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800874e:	4b81      	ldr	r3, [pc, #516]	; (8008954 <HAL_RCC_OscConfig+0x470>)
 8008750:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008752:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8008756:	2b00      	cmp	r3, #0
 8008758:	d10f      	bne.n	800877a <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800875a:	2300      	movs	r3, #0
 800875c:	60bb      	str	r3, [r7, #8]
 800875e:	4b7d      	ldr	r3, [pc, #500]	; (8008954 <HAL_RCC_OscConfig+0x470>)
 8008760:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008762:	4a7c      	ldr	r2, [pc, #496]	; (8008954 <HAL_RCC_OscConfig+0x470>)
 8008764:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8008768:	6413      	str	r3, [r2, #64]	; 0x40
 800876a:	4b7a      	ldr	r3, [pc, #488]	; (8008954 <HAL_RCC_OscConfig+0x470>)
 800876c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800876e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8008772:	60bb      	str	r3, [r7, #8]
 8008774:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8008776:	2301      	movs	r3, #1
 8008778:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800877a:	4b77      	ldr	r3, [pc, #476]	; (8008958 <HAL_RCC_OscConfig+0x474>)
 800877c:	681b      	ldr	r3, [r3, #0]
 800877e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8008782:	2b00      	cmp	r3, #0
 8008784:	d118      	bne.n	80087b8 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8008786:	4b74      	ldr	r3, [pc, #464]	; (8008958 <HAL_RCC_OscConfig+0x474>)
 8008788:	681b      	ldr	r3, [r3, #0]
 800878a:	4a73      	ldr	r2, [pc, #460]	; (8008958 <HAL_RCC_OscConfig+0x474>)
 800878c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8008790:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8008792:	f7fe f9cf 	bl	8006b34 <HAL_GetTick>
 8008796:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8008798:	e008      	b.n	80087ac <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800879a:	f7fe f9cb 	bl	8006b34 <HAL_GetTick>
 800879e:	4602      	mov	r2, r0
 80087a0:	693b      	ldr	r3, [r7, #16]
 80087a2:	1ad3      	subs	r3, r2, r3
 80087a4:	2b02      	cmp	r3, #2
 80087a6:	d901      	bls.n	80087ac <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 80087a8:	2303      	movs	r3, #3
 80087aa:	e10c      	b.n	80089c6 <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80087ac:	4b6a      	ldr	r3, [pc, #424]	; (8008958 <HAL_RCC_OscConfig+0x474>)
 80087ae:	681b      	ldr	r3, [r3, #0]
 80087b0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80087b4:	2b00      	cmp	r3, #0
 80087b6:	d0f0      	beq.n	800879a <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80087b8:	687b      	ldr	r3, [r7, #4]
 80087ba:	689b      	ldr	r3, [r3, #8]
 80087bc:	2b01      	cmp	r3, #1
 80087be:	d106      	bne.n	80087ce <HAL_RCC_OscConfig+0x2ea>
 80087c0:	4b64      	ldr	r3, [pc, #400]	; (8008954 <HAL_RCC_OscConfig+0x470>)
 80087c2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80087c4:	4a63      	ldr	r2, [pc, #396]	; (8008954 <HAL_RCC_OscConfig+0x470>)
 80087c6:	f043 0301 	orr.w	r3, r3, #1
 80087ca:	6713      	str	r3, [r2, #112]	; 0x70
 80087cc:	e01c      	b.n	8008808 <HAL_RCC_OscConfig+0x324>
 80087ce:	687b      	ldr	r3, [r7, #4]
 80087d0:	689b      	ldr	r3, [r3, #8]
 80087d2:	2b05      	cmp	r3, #5
 80087d4:	d10c      	bne.n	80087f0 <HAL_RCC_OscConfig+0x30c>
 80087d6:	4b5f      	ldr	r3, [pc, #380]	; (8008954 <HAL_RCC_OscConfig+0x470>)
 80087d8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80087da:	4a5e      	ldr	r2, [pc, #376]	; (8008954 <HAL_RCC_OscConfig+0x470>)
 80087dc:	f043 0304 	orr.w	r3, r3, #4
 80087e0:	6713      	str	r3, [r2, #112]	; 0x70
 80087e2:	4b5c      	ldr	r3, [pc, #368]	; (8008954 <HAL_RCC_OscConfig+0x470>)
 80087e4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80087e6:	4a5b      	ldr	r2, [pc, #364]	; (8008954 <HAL_RCC_OscConfig+0x470>)
 80087e8:	f043 0301 	orr.w	r3, r3, #1
 80087ec:	6713      	str	r3, [r2, #112]	; 0x70
 80087ee:	e00b      	b.n	8008808 <HAL_RCC_OscConfig+0x324>
 80087f0:	4b58      	ldr	r3, [pc, #352]	; (8008954 <HAL_RCC_OscConfig+0x470>)
 80087f2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80087f4:	4a57      	ldr	r2, [pc, #348]	; (8008954 <HAL_RCC_OscConfig+0x470>)
 80087f6:	f023 0301 	bic.w	r3, r3, #1
 80087fa:	6713      	str	r3, [r2, #112]	; 0x70
 80087fc:	4b55      	ldr	r3, [pc, #340]	; (8008954 <HAL_RCC_OscConfig+0x470>)
 80087fe:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8008800:	4a54      	ldr	r2, [pc, #336]	; (8008954 <HAL_RCC_OscConfig+0x470>)
 8008802:	f023 0304 	bic.w	r3, r3, #4
 8008806:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8008808:	687b      	ldr	r3, [r7, #4]
 800880a:	689b      	ldr	r3, [r3, #8]
 800880c:	2b00      	cmp	r3, #0
 800880e:	d015      	beq.n	800883c <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8008810:	f7fe f990 	bl	8006b34 <HAL_GetTick>
 8008814:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8008816:	e00a      	b.n	800882e <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8008818:	f7fe f98c 	bl	8006b34 <HAL_GetTick>
 800881c:	4602      	mov	r2, r0
 800881e:	693b      	ldr	r3, [r7, #16]
 8008820:	1ad3      	subs	r3, r2, r3
 8008822:	f241 3288 	movw	r2, #5000	; 0x1388
 8008826:	4293      	cmp	r3, r2
 8008828:	d901      	bls.n	800882e <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 800882a:	2303      	movs	r3, #3
 800882c:	e0cb      	b.n	80089c6 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800882e:	4b49      	ldr	r3, [pc, #292]	; (8008954 <HAL_RCC_OscConfig+0x470>)
 8008830:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8008832:	f003 0302 	and.w	r3, r3, #2
 8008836:	2b00      	cmp	r3, #0
 8008838:	d0ee      	beq.n	8008818 <HAL_RCC_OscConfig+0x334>
 800883a:	e014      	b.n	8008866 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800883c:	f7fe f97a 	bl	8006b34 <HAL_GetTick>
 8008840:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8008842:	e00a      	b.n	800885a <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8008844:	f7fe f976 	bl	8006b34 <HAL_GetTick>
 8008848:	4602      	mov	r2, r0
 800884a:	693b      	ldr	r3, [r7, #16]
 800884c:	1ad3      	subs	r3, r2, r3
 800884e:	f241 3288 	movw	r2, #5000	; 0x1388
 8008852:	4293      	cmp	r3, r2
 8008854:	d901      	bls.n	800885a <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8008856:	2303      	movs	r3, #3
 8008858:	e0b5      	b.n	80089c6 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800885a:	4b3e      	ldr	r3, [pc, #248]	; (8008954 <HAL_RCC_OscConfig+0x470>)
 800885c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800885e:	f003 0302 	and.w	r3, r3, #2
 8008862:	2b00      	cmp	r3, #0
 8008864:	d1ee      	bne.n	8008844 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8008866:	7dfb      	ldrb	r3, [r7, #23]
 8008868:	2b01      	cmp	r3, #1
 800886a:	d105      	bne.n	8008878 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800886c:	4b39      	ldr	r3, [pc, #228]	; (8008954 <HAL_RCC_OscConfig+0x470>)
 800886e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008870:	4a38      	ldr	r2, [pc, #224]	; (8008954 <HAL_RCC_OscConfig+0x470>)
 8008872:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8008876:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8008878:	687b      	ldr	r3, [r7, #4]
 800887a:	699b      	ldr	r3, [r3, #24]
 800887c:	2b00      	cmp	r3, #0
 800887e:	f000 80a1 	beq.w	80089c4 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8008882:	4b34      	ldr	r3, [pc, #208]	; (8008954 <HAL_RCC_OscConfig+0x470>)
 8008884:	689b      	ldr	r3, [r3, #8]
 8008886:	f003 030c 	and.w	r3, r3, #12
 800888a:	2b08      	cmp	r3, #8
 800888c:	d05c      	beq.n	8008948 <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800888e:	687b      	ldr	r3, [r7, #4]
 8008890:	699b      	ldr	r3, [r3, #24]
 8008892:	2b02      	cmp	r3, #2
 8008894:	d141      	bne.n	800891a <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8008896:	4b31      	ldr	r3, [pc, #196]	; (800895c <HAL_RCC_OscConfig+0x478>)
 8008898:	2200      	movs	r2, #0
 800889a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800889c:	f7fe f94a 	bl	8006b34 <HAL_GetTick>
 80088a0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80088a2:	e008      	b.n	80088b6 <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80088a4:	f7fe f946 	bl	8006b34 <HAL_GetTick>
 80088a8:	4602      	mov	r2, r0
 80088aa:	693b      	ldr	r3, [r7, #16]
 80088ac:	1ad3      	subs	r3, r2, r3
 80088ae:	2b02      	cmp	r3, #2
 80088b0:	d901      	bls.n	80088b6 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 80088b2:	2303      	movs	r3, #3
 80088b4:	e087      	b.n	80089c6 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80088b6:	4b27      	ldr	r3, [pc, #156]	; (8008954 <HAL_RCC_OscConfig+0x470>)
 80088b8:	681b      	ldr	r3, [r3, #0]
 80088ba:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80088be:	2b00      	cmp	r3, #0
 80088c0:	d1f0      	bne.n	80088a4 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80088c2:	687b      	ldr	r3, [r7, #4]
 80088c4:	69da      	ldr	r2, [r3, #28]
 80088c6:	687b      	ldr	r3, [r7, #4]
 80088c8:	6a1b      	ldr	r3, [r3, #32]
 80088ca:	431a      	orrs	r2, r3
 80088cc:	687b      	ldr	r3, [r7, #4]
 80088ce:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80088d0:	019b      	lsls	r3, r3, #6
 80088d2:	431a      	orrs	r2, r3
 80088d4:	687b      	ldr	r3, [r7, #4]
 80088d6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80088d8:	085b      	lsrs	r3, r3, #1
 80088da:	3b01      	subs	r3, #1
 80088dc:	041b      	lsls	r3, r3, #16
 80088de:	431a      	orrs	r2, r3
 80088e0:	687b      	ldr	r3, [r7, #4]
 80088e2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80088e4:	061b      	lsls	r3, r3, #24
 80088e6:	491b      	ldr	r1, [pc, #108]	; (8008954 <HAL_RCC_OscConfig+0x470>)
 80088e8:	4313      	orrs	r3, r2
 80088ea:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80088ec:	4b1b      	ldr	r3, [pc, #108]	; (800895c <HAL_RCC_OscConfig+0x478>)
 80088ee:	2201      	movs	r2, #1
 80088f0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80088f2:	f7fe f91f 	bl	8006b34 <HAL_GetTick>
 80088f6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80088f8:	e008      	b.n	800890c <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80088fa:	f7fe f91b 	bl	8006b34 <HAL_GetTick>
 80088fe:	4602      	mov	r2, r0
 8008900:	693b      	ldr	r3, [r7, #16]
 8008902:	1ad3      	subs	r3, r2, r3
 8008904:	2b02      	cmp	r3, #2
 8008906:	d901      	bls.n	800890c <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8008908:	2303      	movs	r3, #3
 800890a:	e05c      	b.n	80089c6 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800890c:	4b11      	ldr	r3, [pc, #68]	; (8008954 <HAL_RCC_OscConfig+0x470>)
 800890e:	681b      	ldr	r3, [r3, #0]
 8008910:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8008914:	2b00      	cmp	r3, #0
 8008916:	d0f0      	beq.n	80088fa <HAL_RCC_OscConfig+0x416>
 8008918:	e054      	b.n	80089c4 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800891a:	4b10      	ldr	r3, [pc, #64]	; (800895c <HAL_RCC_OscConfig+0x478>)
 800891c:	2200      	movs	r2, #0
 800891e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8008920:	f7fe f908 	bl	8006b34 <HAL_GetTick>
 8008924:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8008926:	e008      	b.n	800893a <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8008928:	f7fe f904 	bl	8006b34 <HAL_GetTick>
 800892c:	4602      	mov	r2, r0
 800892e:	693b      	ldr	r3, [r7, #16]
 8008930:	1ad3      	subs	r3, r2, r3
 8008932:	2b02      	cmp	r3, #2
 8008934:	d901      	bls.n	800893a <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8008936:	2303      	movs	r3, #3
 8008938:	e045      	b.n	80089c6 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800893a:	4b06      	ldr	r3, [pc, #24]	; (8008954 <HAL_RCC_OscConfig+0x470>)
 800893c:	681b      	ldr	r3, [r3, #0]
 800893e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8008942:	2b00      	cmp	r3, #0
 8008944:	d1f0      	bne.n	8008928 <HAL_RCC_OscConfig+0x444>
 8008946:	e03d      	b.n	80089c4 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8008948:	687b      	ldr	r3, [r7, #4]
 800894a:	699b      	ldr	r3, [r3, #24]
 800894c:	2b01      	cmp	r3, #1
 800894e:	d107      	bne.n	8008960 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8008950:	2301      	movs	r3, #1
 8008952:	e038      	b.n	80089c6 <HAL_RCC_OscConfig+0x4e2>
 8008954:	40023800 	.word	0x40023800
 8008958:	40007000 	.word	0x40007000
 800895c:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8008960:	4b1b      	ldr	r3, [pc, #108]	; (80089d0 <HAL_RCC_OscConfig+0x4ec>)
 8008962:	685b      	ldr	r3, [r3, #4]
 8008964:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8008966:	687b      	ldr	r3, [r7, #4]
 8008968:	699b      	ldr	r3, [r3, #24]
 800896a:	2b01      	cmp	r3, #1
 800896c:	d028      	beq.n	80089c0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800896e:	68fb      	ldr	r3, [r7, #12]
 8008970:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8008974:	687b      	ldr	r3, [r7, #4]
 8008976:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8008978:	429a      	cmp	r2, r3
 800897a:	d121      	bne.n	80089c0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800897c:	68fb      	ldr	r3, [r7, #12]
 800897e:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8008982:	687b      	ldr	r3, [r7, #4]
 8008984:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8008986:	429a      	cmp	r2, r3
 8008988:	d11a      	bne.n	80089c0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800898a:	68fa      	ldr	r2, [r7, #12]
 800898c:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8008990:	4013      	ands	r3, r2
 8008992:	687a      	ldr	r2, [r7, #4]
 8008994:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8008996:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8008998:	4293      	cmp	r3, r2
 800899a:	d111      	bne.n	80089c0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800899c:	68fb      	ldr	r3, [r7, #12]
 800899e:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 80089a2:	687b      	ldr	r3, [r7, #4]
 80089a4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80089a6:	085b      	lsrs	r3, r3, #1
 80089a8:	3b01      	subs	r3, #1
 80089aa:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80089ac:	429a      	cmp	r2, r3
 80089ae:	d107      	bne.n	80089c0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 80089b0:	68fb      	ldr	r3, [r7, #12]
 80089b2:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 80089b6:	687b      	ldr	r3, [r7, #4]
 80089b8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80089ba:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80089bc:	429a      	cmp	r2, r3
 80089be:	d001      	beq.n	80089c4 <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 80089c0:	2301      	movs	r3, #1
 80089c2:	e000      	b.n	80089c6 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 80089c4:	2300      	movs	r3, #0
}
 80089c6:	4618      	mov	r0, r3
 80089c8:	3718      	adds	r7, #24
 80089ca:	46bd      	mov	sp, r7
 80089cc:	bd80      	pop	{r7, pc}
 80089ce:	bf00      	nop
 80089d0:	40023800 	.word	0x40023800

080089d4 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80089d4:	b580      	push	{r7, lr}
 80089d6:	b084      	sub	sp, #16
 80089d8:	af00      	add	r7, sp, #0
 80089da:	6078      	str	r0, [r7, #4]
 80089dc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80089de:	687b      	ldr	r3, [r7, #4]
 80089e0:	2b00      	cmp	r3, #0
 80089e2:	d101      	bne.n	80089e8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80089e4:	2301      	movs	r3, #1
 80089e6:	e0cc      	b.n	8008b82 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80089e8:	4b68      	ldr	r3, [pc, #416]	; (8008b8c <HAL_RCC_ClockConfig+0x1b8>)
 80089ea:	681b      	ldr	r3, [r3, #0]
 80089ec:	f003 0307 	and.w	r3, r3, #7
 80089f0:	683a      	ldr	r2, [r7, #0]
 80089f2:	429a      	cmp	r2, r3
 80089f4:	d90c      	bls.n	8008a10 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80089f6:	4b65      	ldr	r3, [pc, #404]	; (8008b8c <HAL_RCC_ClockConfig+0x1b8>)
 80089f8:	683a      	ldr	r2, [r7, #0]
 80089fa:	b2d2      	uxtb	r2, r2
 80089fc:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80089fe:	4b63      	ldr	r3, [pc, #396]	; (8008b8c <HAL_RCC_ClockConfig+0x1b8>)
 8008a00:	681b      	ldr	r3, [r3, #0]
 8008a02:	f003 0307 	and.w	r3, r3, #7
 8008a06:	683a      	ldr	r2, [r7, #0]
 8008a08:	429a      	cmp	r2, r3
 8008a0a:	d001      	beq.n	8008a10 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8008a0c:	2301      	movs	r3, #1
 8008a0e:	e0b8      	b.n	8008b82 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8008a10:	687b      	ldr	r3, [r7, #4]
 8008a12:	681b      	ldr	r3, [r3, #0]
 8008a14:	f003 0302 	and.w	r3, r3, #2
 8008a18:	2b00      	cmp	r3, #0
 8008a1a:	d020      	beq.n	8008a5e <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8008a1c:	687b      	ldr	r3, [r7, #4]
 8008a1e:	681b      	ldr	r3, [r3, #0]
 8008a20:	f003 0304 	and.w	r3, r3, #4
 8008a24:	2b00      	cmp	r3, #0
 8008a26:	d005      	beq.n	8008a34 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8008a28:	4b59      	ldr	r3, [pc, #356]	; (8008b90 <HAL_RCC_ClockConfig+0x1bc>)
 8008a2a:	689b      	ldr	r3, [r3, #8]
 8008a2c:	4a58      	ldr	r2, [pc, #352]	; (8008b90 <HAL_RCC_ClockConfig+0x1bc>)
 8008a2e:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8008a32:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8008a34:	687b      	ldr	r3, [r7, #4]
 8008a36:	681b      	ldr	r3, [r3, #0]
 8008a38:	f003 0308 	and.w	r3, r3, #8
 8008a3c:	2b00      	cmp	r3, #0
 8008a3e:	d005      	beq.n	8008a4c <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8008a40:	4b53      	ldr	r3, [pc, #332]	; (8008b90 <HAL_RCC_ClockConfig+0x1bc>)
 8008a42:	689b      	ldr	r3, [r3, #8]
 8008a44:	4a52      	ldr	r2, [pc, #328]	; (8008b90 <HAL_RCC_ClockConfig+0x1bc>)
 8008a46:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8008a4a:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8008a4c:	4b50      	ldr	r3, [pc, #320]	; (8008b90 <HAL_RCC_ClockConfig+0x1bc>)
 8008a4e:	689b      	ldr	r3, [r3, #8]
 8008a50:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8008a54:	687b      	ldr	r3, [r7, #4]
 8008a56:	689b      	ldr	r3, [r3, #8]
 8008a58:	494d      	ldr	r1, [pc, #308]	; (8008b90 <HAL_RCC_ClockConfig+0x1bc>)
 8008a5a:	4313      	orrs	r3, r2
 8008a5c:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8008a5e:	687b      	ldr	r3, [r7, #4]
 8008a60:	681b      	ldr	r3, [r3, #0]
 8008a62:	f003 0301 	and.w	r3, r3, #1
 8008a66:	2b00      	cmp	r3, #0
 8008a68:	d044      	beq.n	8008af4 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8008a6a:	687b      	ldr	r3, [r7, #4]
 8008a6c:	685b      	ldr	r3, [r3, #4]
 8008a6e:	2b01      	cmp	r3, #1
 8008a70:	d107      	bne.n	8008a82 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8008a72:	4b47      	ldr	r3, [pc, #284]	; (8008b90 <HAL_RCC_ClockConfig+0x1bc>)
 8008a74:	681b      	ldr	r3, [r3, #0]
 8008a76:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8008a7a:	2b00      	cmp	r3, #0
 8008a7c:	d119      	bne.n	8008ab2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8008a7e:	2301      	movs	r3, #1
 8008a80:	e07f      	b.n	8008b82 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8008a82:	687b      	ldr	r3, [r7, #4]
 8008a84:	685b      	ldr	r3, [r3, #4]
 8008a86:	2b02      	cmp	r3, #2
 8008a88:	d003      	beq.n	8008a92 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8008a8a:	687b      	ldr	r3, [r7, #4]
 8008a8c:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8008a8e:	2b03      	cmp	r3, #3
 8008a90:	d107      	bne.n	8008aa2 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8008a92:	4b3f      	ldr	r3, [pc, #252]	; (8008b90 <HAL_RCC_ClockConfig+0x1bc>)
 8008a94:	681b      	ldr	r3, [r3, #0]
 8008a96:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8008a9a:	2b00      	cmp	r3, #0
 8008a9c:	d109      	bne.n	8008ab2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8008a9e:	2301      	movs	r3, #1
 8008aa0:	e06f      	b.n	8008b82 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8008aa2:	4b3b      	ldr	r3, [pc, #236]	; (8008b90 <HAL_RCC_ClockConfig+0x1bc>)
 8008aa4:	681b      	ldr	r3, [r3, #0]
 8008aa6:	f003 0302 	and.w	r3, r3, #2
 8008aaa:	2b00      	cmp	r3, #0
 8008aac:	d101      	bne.n	8008ab2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8008aae:	2301      	movs	r3, #1
 8008ab0:	e067      	b.n	8008b82 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8008ab2:	4b37      	ldr	r3, [pc, #220]	; (8008b90 <HAL_RCC_ClockConfig+0x1bc>)
 8008ab4:	689b      	ldr	r3, [r3, #8]
 8008ab6:	f023 0203 	bic.w	r2, r3, #3
 8008aba:	687b      	ldr	r3, [r7, #4]
 8008abc:	685b      	ldr	r3, [r3, #4]
 8008abe:	4934      	ldr	r1, [pc, #208]	; (8008b90 <HAL_RCC_ClockConfig+0x1bc>)
 8008ac0:	4313      	orrs	r3, r2
 8008ac2:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8008ac4:	f7fe f836 	bl	8006b34 <HAL_GetTick>
 8008ac8:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8008aca:	e00a      	b.n	8008ae2 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8008acc:	f7fe f832 	bl	8006b34 <HAL_GetTick>
 8008ad0:	4602      	mov	r2, r0
 8008ad2:	68fb      	ldr	r3, [r7, #12]
 8008ad4:	1ad3      	subs	r3, r2, r3
 8008ad6:	f241 3288 	movw	r2, #5000	; 0x1388
 8008ada:	4293      	cmp	r3, r2
 8008adc:	d901      	bls.n	8008ae2 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8008ade:	2303      	movs	r3, #3
 8008ae0:	e04f      	b.n	8008b82 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8008ae2:	4b2b      	ldr	r3, [pc, #172]	; (8008b90 <HAL_RCC_ClockConfig+0x1bc>)
 8008ae4:	689b      	ldr	r3, [r3, #8]
 8008ae6:	f003 020c 	and.w	r2, r3, #12
 8008aea:	687b      	ldr	r3, [r7, #4]
 8008aec:	685b      	ldr	r3, [r3, #4]
 8008aee:	009b      	lsls	r3, r3, #2
 8008af0:	429a      	cmp	r2, r3
 8008af2:	d1eb      	bne.n	8008acc <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8008af4:	4b25      	ldr	r3, [pc, #148]	; (8008b8c <HAL_RCC_ClockConfig+0x1b8>)
 8008af6:	681b      	ldr	r3, [r3, #0]
 8008af8:	f003 0307 	and.w	r3, r3, #7
 8008afc:	683a      	ldr	r2, [r7, #0]
 8008afe:	429a      	cmp	r2, r3
 8008b00:	d20c      	bcs.n	8008b1c <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8008b02:	4b22      	ldr	r3, [pc, #136]	; (8008b8c <HAL_RCC_ClockConfig+0x1b8>)
 8008b04:	683a      	ldr	r2, [r7, #0]
 8008b06:	b2d2      	uxtb	r2, r2
 8008b08:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8008b0a:	4b20      	ldr	r3, [pc, #128]	; (8008b8c <HAL_RCC_ClockConfig+0x1b8>)
 8008b0c:	681b      	ldr	r3, [r3, #0]
 8008b0e:	f003 0307 	and.w	r3, r3, #7
 8008b12:	683a      	ldr	r2, [r7, #0]
 8008b14:	429a      	cmp	r2, r3
 8008b16:	d001      	beq.n	8008b1c <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8008b18:	2301      	movs	r3, #1
 8008b1a:	e032      	b.n	8008b82 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8008b1c:	687b      	ldr	r3, [r7, #4]
 8008b1e:	681b      	ldr	r3, [r3, #0]
 8008b20:	f003 0304 	and.w	r3, r3, #4
 8008b24:	2b00      	cmp	r3, #0
 8008b26:	d008      	beq.n	8008b3a <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8008b28:	4b19      	ldr	r3, [pc, #100]	; (8008b90 <HAL_RCC_ClockConfig+0x1bc>)
 8008b2a:	689b      	ldr	r3, [r3, #8]
 8008b2c:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8008b30:	687b      	ldr	r3, [r7, #4]
 8008b32:	68db      	ldr	r3, [r3, #12]
 8008b34:	4916      	ldr	r1, [pc, #88]	; (8008b90 <HAL_RCC_ClockConfig+0x1bc>)
 8008b36:	4313      	orrs	r3, r2
 8008b38:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8008b3a:	687b      	ldr	r3, [r7, #4]
 8008b3c:	681b      	ldr	r3, [r3, #0]
 8008b3e:	f003 0308 	and.w	r3, r3, #8
 8008b42:	2b00      	cmp	r3, #0
 8008b44:	d009      	beq.n	8008b5a <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8008b46:	4b12      	ldr	r3, [pc, #72]	; (8008b90 <HAL_RCC_ClockConfig+0x1bc>)
 8008b48:	689b      	ldr	r3, [r3, #8]
 8008b4a:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8008b4e:	687b      	ldr	r3, [r7, #4]
 8008b50:	691b      	ldr	r3, [r3, #16]
 8008b52:	00db      	lsls	r3, r3, #3
 8008b54:	490e      	ldr	r1, [pc, #56]	; (8008b90 <HAL_RCC_ClockConfig+0x1bc>)
 8008b56:	4313      	orrs	r3, r2
 8008b58:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8008b5a:	f000 f821 	bl	8008ba0 <HAL_RCC_GetSysClockFreq>
 8008b5e:	4602      	mov	r2, r0
 8008b60:	4b0b      	ldr	r3, [pc, #44]	; (8008b90 <HAL_RCC_ClockConfig+0x1bc>)
 8008b62:	689b      	ldr	r3, [r3, #8]
 8008b64:	091b      	lsrs	r3, r3, #4
 8008b66:	f003 030f 	and.w	r3, r3, #15
 8008b6a:	490a      	ldr	r1, [pc, #40]	; (8008b94 <HAL_RCC_ClockConfig+0x1c0>)
 8008b6c:	5ccb      	ldrb	r3, [r1, r3]
 8008b6e:	fa22 f303 	lsr.w	r3, r2, r3
 8008b72:	4a09      	ldr	r2, [pc, #36]	; (8008b98 <HAL_RCC_ClockConfig+0x1c4>)
 8008b74:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8008b76:	4b09      	ldr	r3, [pc, #36]	; (8008b9c <HAL_RCC_ClockConfig+0x1c8>)
 8008b78:	681b      	ldr	r3, [r3, #0]
 8008b7a:	4618      	mov	r0, r3
 8008b7c:	f7fd ff96 	bl	8006aac <HAL_InitTick>

  return HAL_OK;
 8008b80:	2300      	movs	r3, #0
}
 8008b82:	4618      	mov	r0, r3
 8008b84:	3710      	adds	r7, #16
 8008b86:	46bd      	mov	sp, r7
 8008b88:	bd80      	pop	{r7, pc}
 8008b8a:	bf00      	nop
 8008b8c:	40023c00 	.word	0x40023c00
 8008b90:	40023800 	.word	0x40023800
 8008b94:	0800d6b8 	.word	0x0800d6b8
 8008b98:	20000000 	.word	0x20000000
 8008b9c:	200000d8 	.word	0x200000d8

08008ba0 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8008ba0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8008ba4:	b094      	sub	sp, #80	; 0x50
 8008ba6:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8008ba8:	2300      	movs	r3, #0
 8008baa:	647b      	str	r3, [r7, #68]	; 0x44
 8008bac:	2300      	movs	r3, #0
 8008bae:	64fb      	str	r3, [r7, #76]	; 0x4c
 8008bb0:	2300      	movs	r3, #0
 8008bb2:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t sysclockfreq = 0U;
 8008bb4:	2300      	movs	r3, #0
 8008bb6:	64bb      	str	r3, [r7, #72]	; 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8008bb8:	4b79      	ldr	r3, [pc, #484]	; (8008da0 <HAL_RCC_GetSysClockFreq+0x200>)
 8008bba:	689b      	ldr	r3, [r3, #8]
 8008bbc:	f003 030c 	and.w	r3, r3, #12
 8008bc0:	2b08      	cmp	r3, #8
 8008bc2:	d00d      	beq.n	8008be0 <HAL_RCC_GetSysClockFreq+0x40>
 8008bc4:	2b08      	cmp	r3, #8
 8008bc6:	f200 80e1 	bhi.w	8008d8c <HAL_RCC_GetSysClockFreq+0x1ec>
 8008bca:	2b00      	cmp	r3, #0
 8008bcc:	d002      	beq.n	8008bd4 <HAL_RCC_GetSysClockFreq+0x34>
 8008bce:	2b04      	cmp	r3, #4
 8008bd0:	d003      	beq.n	8008bda <HAL_RCC_GetSysClockFreq+0x3a>
 8008bd2:	e0db      	b.n	8008d8c <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8008bd4:	4b73      	ldr	r3, [pc, #460]	; (8008da4 <HAL_RCC_GetSysClockFreq+0x204>)
 8008bd6:	64bb      	str	r3, [r7, #72]	; 0x48
       break;
 8008bd8:	e0db      	b.n	8008d92 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8008bda:	4b73      	ldr	r3, [pc, #460]	; (8008da8 <HAL_RCC_GetSysClockFreq+0x208>)
 8008bdc:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8008bde:	e0d8      	b.n	8008d92 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8008be0:	4b6f      	ldr	r3, [pc, #444]	; (8008da0 <HAL_RCC_GetSysClockFreq+0x200>)
 8008be2:	685b      	ldr	r3, [r3, #4]
 8008be4:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8008be8:	647b      	str	r3, [r7, #68]	; 0x44
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8008bea:	4b6d      	ldr	r3, [pc, #436]	; (8008da0 <HAL_RCC_GetSysClockFreq+0x200>)
 8008bec:	685b      	ldr	r3, [r3, #4]
 8008bee:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8008bf2:	2b00      	cmp	r3, #0
 8008bf4:	d063      	beq.n	8008cbe <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8008bf6:	4b6a      	ldr	r3, [pc, #424]	; (8008da0 <HAL_RCC_GetSysClockFreq+0x200>)
 8008bf8:	685b      	ldr	r3, [r3, #4]
 8008bfa:	099b      	lsrs	r3, r3, #6
 8008bfc:	2200      	movs	r2, #0
 8008bfe:	63bb      	str	r3, [r7, #56]	; 0x38
 8008c00:	63fa      	str	r2, [r7, #60]	; 0x3c
 8008c02:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008c04:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008c08:	633b      	str	r3, [r7, #48]	; 0x30
 8008c0a:	2300      	movs	r3, #0
 8008c0c:	637b      	str	r3, [r7, #52]	; 0x34
 8008c0e:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 8008c12:	4622      	mov	r2, r4
 8008c14:	462b      	mov	r3, r5
 8008c16:	f04f 0000 	mov.w	r0, #0
 8008c1a:	f04f 0100 	mov.w	r1, #0
 8008c1e:	0159      	lsls	r1, r3, #5
 8008c20:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8008c24:	0150      	lsls	r0, r2, #5
 8008c26:	4602      	mov	r2, r0
 8008c28:	460b      	mov	r3, r1
 8008c2a:	4621      	mov	r1, r4
 8008c2c:	1a51      	subs	r1, r2, r1
 8008c2e:	6139      	str	r1, [r7, #16]
 8008c30:	4629      	mov	r1, r5
 8008c32:	eb63 0301 	sbc.w	r3, r3, r1
 8008c36:	617b      	str	r3, [r7, #20]
 8008c38:	f04f 0200 	mov.w	r2, #0
 8008c3c:	f04f 0300 	mov.w	r3, #0
 8008c40:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8008c44:	4659      	mov	r1, fp
 8008c46:	018b      	lsls	r3, r1, #6
 8008c48:	4651      	mov	r1, sl
 8008c4a:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8008c4e:	4651      	mov	r1, sl
 8008c50:	018a      	lsls	r2, r1, #6
 8008c52:	4651      	mov	r1, sl
 8008c54:	ebb2 0801 	subs.w	r8, r2, r1
 8008c58:	4659      	mov	r1, fp
 8008c5a:	eb63 0901 	sbc.w	r9, r3, r1
 8008c5e:	f04f 0200 	mov.w	r2, #0
 8008c62:	f04f 0300 	mov.w	r3, #0
 8008c66:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8008c6a:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8008c6e:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8008c72:	4690      	mov	r8, r2
 8008c74:	4699      	mov	r9, r3
 8008c76:	4623      	mov	r3, r4
 8008c78:	eb18 0303 	adds.w	r3, r8, r3
 8008c7c:	60bb      	str	r3, [r7, #8]
 8008c7e:	462b      	mov	r3, r5
 8008c80:	eb49 0303 	adc.w	r3, r9, r3
 8008c84:	60fb      	str	r3, [r7, #12]
 8008c86:	f04f 0200 	mov.w	r2, #0
 8008c8a:	f04f 0300 	mov.w	r3, #0
 8008c8e:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8008c92:	4629      	mov	r1, r5
 8008c94:	024b      	lsls	r3, r1, #9
 8008c96:	4621      	mov	r1, r4
 8008c98:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8008c9c:	4621      	mov	r1, r4
 8008c9e:	024a      	lsls	r2, r1, #9
 8008ca0:	4610      	mov	r0, r2
 8008ca2:	4619      	mov	r1, r3
 8008ca4:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8008ca6:	2200      	movs	r2, #0
 8008ca8:	62bb      	str	r3, [r7, #40]	; 0x28
 8008caa:	62fa      	str	r2, [r7, #44]	; 0x2c
 8008cac:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8008cb0:	f7f7 ffd2 	bl	8000c58 <__aeabi_uldivmod>
 8008cb4:	4602      	mov	r2, r0
 8008cb6:	460b      	mov	r3, r1
 8008cb8:	4613      	mov	r3, r2
 8008cba:	64fb      	str	r3, [r7, #76]	; 0x4c
 8008cbc:	e058      	b.n	8008d70 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8008cbe:	4b38      	ldr	r3, [pc, #224]	; (8008da0 <HAL_RCC_GetSysClockFreq+0x200>)
 8008cc0:	685b      	ldr	r3, [r3, #4]
 8008cc2:	099b      	lsrs	r3, r3, #6
 8008cc4:	2200      	movs	r2, #0
 8008cc6:	4618      	mov	r0, r3
 8008cc8:	4611      	mov	r1, r2
 8008cca:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8008cce:	623b      	str	r3, [r7, #32]
 8008cd0:	2300      	movs	r3, #0
 8008cd2:	627b      	str	r3, [r7, #36]	; 0x24
 8008cd4:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8008cd8:	4642      	mov	r2, r8
 8008cda:	464b      	mov	r3, r9
 8008cdc:	f04f 0000 	mov.w	r0, #0
 8008ce0:	f04f 0100 	mov.w	r1, #0
 8008ce4:	0159      	lsls	r1, r3, #5
 8008ce6:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8008cea:	0150      	lsls	r0, r2, #5
 8008cec:	4602      	mov	r2, r0
 8008cee:	460b      	mov	r3, r1
 8008cf0:	4641      	mov	r1, r8
 8008cf2:	ebb2 0a01 	subs.w	sl, r2, r1
 8008cf6:	4649      	mov	r1, r9
 8008cf8:	eb63 0b01 	sbc.w	fp, r3, r1
 8008cfc:	f04f 0200 	mov.w	r2, #0
 8008d00:	f04f 0300 	mov.w	r3, #0
 8008d04:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8008d08:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8008d0c:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8008d10:	ebb2 040a 	subs.w	r4, r2, sl
 8008d14:	eb63 050b 	sbc.w	r5, r3, fp
 8008d18:	f04f 0200 	mov.w	r2, #0
 8008d1c:	f04f 0300 	mov.w	r3, #0
 8008d20:	00eb      	lsls	r3, r5, #3
 8008d22:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8008d26:	00e2      	lsls	r2, r4, #3
 8008d28:	4614      	mov	r4, r2
 8008d2a:	461d      	mov	r5, r3
 8008d2c:	4643      	mov	r3, r8
 8008d2e:	18e3      	adds	r3, r4, r3
 8008d30:	603b      	str	r3, [r7, #0]
 8008d32:	464b      	mov	r3, r9
 8008d34:	eb45 0303 	adc.w	r3, r5, r3
 8008d38:	607b      	str	r3, [r7, #4]
 8008d3a:	f04f 0200 	mov.w	r2, #0
 8008d3e:	f04f 0300 	mov.w	r3, #0
 8008d42:	e9d7 4500 	ldrd	r4, r5, [r7]
 8008d46:	4629      	mov	r1, r5
 8008d48:	028b      	lsls	r3, r1, #10
 8008d4a:	4621      	mov	r1, r4
 8008d4c:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8008d50:	4621      	mov	r1, r4
 8008d52:	028a      	lsls	r2, r1, #10
 8008d54:	4610      	mov	r0, r2
 8008d56:	4619      	mov	r1, r3
 8008d58:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8008d5a:	2200      	movs	r2, #0
 8008d5c:	61bb      	str	r3, [r7, #24]
 8008d5e:	61fa      	str	r2, [r7, #28]
 8008d60:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8008d64:	f7f7 ff78 	bl	8000c58 <__aeabi_uldivmod>
 8008d68:	4602      	mov	r2, r0
 8008d6a:	460b      	mov	r3, r1
 8008d6c:	4613      	mov	r3, r2
 8008d6e:	64fb      	str	r3, [r7, #76]	; 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8008d70:	4b0b      	ldr	r3, [pc, #44]	; (8008da0 <HAL_RCC_GetSysClockFreq+0x200>)
 8008d72:	685b      	ldr	r3, [r3, #4]
 8008d74:	0c1b      	lsrs	r3, r3, #16
 8008d76:	f003 0303 	and.w	r3, r3, #3
 8008d7a:	3301      	adds	r3, #1
 8008d7c:	005b      	lsls	r3, r3, #1
 8008d7e:	643b      	str	r3, [r7, #64]	; 0x40

      sysclockfreq = pllvco/pllp;
 8008d80:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8008d82:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8008d84:	fbb2 f3f3 	udiv	r3, r2, r3
 8008d88:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8008d8a:	e002      	b.n	8008d92 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8008d8c:	4b05      	ldr	r3, [pc, #20]	; (8008da4 <HAL_RCC_GetSysClockFreq+0x204>)
 8008d8e:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8008d90:	bf00      	nop
    }
  }
  return sysclockfreq;
 8008d92:	6cbb      	ldr	r3, [r7, #72]	; 0x48
}
 8008d94:	4618      	mov	r0, r3
 8008d96:	3750      	adds	r7, #80	; 0x50
 8008d98:	46bd      	mov	sp, r7
 8008d9a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8008d9e:	bf00      	nop
 8008da0:	40023800 	.word	0x40023800
 8008da4:	00f42400 	.word	0x00f42400
 8008da8:	007a1200 	.word	0x007a1200

08008dac <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8008dac:	b480      	push	{r7}
 8008dae:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8008db0:	4b03      	ldr	r3, [pc, #12]	; (8008dc0 <HAL_RCC_GetHCLKFreq+0x14>)
 8008db2:	681b      	ldr	r3, [r3, #0]
}
 8008db4:	4618      	mov	r0, r3
 8008db6:	46bd      	mov	sp, r7
 8008db8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008dbc:	4770      	bx	lr
 8008dbe:	bf00      	nop
 8008dc0:	20000000 	.word	0x20000000

08008dc4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8008dc4:	b580      	push	{r7, lr}
 8008dc6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8008dc8:	f7ff fff0 	bl	8008dac <HAL_RCC_GetHCLKFreq>
 8008dcc:	4602      	mov	r2, r0
 8008dce:	4b05      	ldr	r3, [pc, #20]	; (8008de4 <HAL_RCC_GetPCLK1Freq+0x20>)
 8008dd0:	689b      	ldr	r3, [r3, #8]
 8008dd2:	0a9b      	lsrs	r3, r3, #10
 8008dd4:	f003 0307 	and.w	r3, r3, #7
 8008dd8:	4903      	ldr	r1, [pc, #12]	; (8008de8 <HAL_RCC_GetPCLK1Freq+0x24>)
 8008dda:	5ccb      	ldrb	r3, [r1, r3]
 8008ddc:	fa22 f303 	lsr.w	r3, r2, r3
}
 8008de0:	4618      	mov	r0, r3
 8008de2:	bd80      	pop	{r7, pc}
 8008de4:	40023800 	.word	0x40023800
 8008de8:	0800d6c8 	.word	0x0800d6c8

08008dec <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8008dec:	b580      	push	{r7, lr}
 8008dee:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8008df0:	f7ff ffdc 	bl	8008dac <HAL_RCC_GetHCLKFreq>
 8008df4:	4602      	mov	r2, r0
 8008df6:	4b05      	ldr	r3, [pc, #20]	; (8008e0c <HAL_RCC_GetPCLK2Freq+0x20>)
 8008df8:	689b      	ldr	r3, [r3, #8]
 8008dfa:	0b5b      	lsrs	r3, r3, #13
 8008dfc:	f003 0307 	and.w	r3, r3, #7
 8008e00:	4903      	ldr	r1, [pc, #12]	; (8008e10 <HAL_RCC_GetPCLK2Freq+0x24>)
 8008e02:	5ccb      	ldrb	r3, [r1, r3]
 8008e04:	fa22 f303 	lsr.w	r3, r2, r3
}
 8008e08:	4618      	mov	r0, r3
 8008e0a:	bd80      	pop	{r7, pc}
 8008e0c:	40023800 	.word	0x40023800
 8008e10:	0800d6c8 	.word	0x0800d6c8

08008e14 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8008e14:	b580      	push	{r7, lr}
 8008e16:	b082      	sub	sp, #8
 8008e18:	af00      	add	r7, sp, #0
 8008e1a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8008e1c:	687b      	ldr	r3, [r7, #4]
 8008e1e:	2b00      	cmp	r3, #0
 8008e20:	d101      	bne.n	8008e26 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8008e22:	2301      	movs	r3, #1
 8008e24:	e041      	b.n	8008eaa <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8008e26:	687b      	ldr	r3, [r7, #4]
 8008e28:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8008e2c:	b2db      	uxtb	r3, r3
 8008e2e:	2b00      	cmp	r3, #0
 8008e30:	d106      	bne.n	8008e40 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8008e32:	687b      	ldr	r3, [r7, #4]
 8008e34:	2200      	movs	r2, #0
 8008e36:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8008e3a:	6878      	ldr	r0, [r7, #4]
 8008e3c:	f7f8 fcf6 	bl	800182c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008e40:	687b      	ldr	r3, [r7, #4]
 8008e42:	2202      	movs	r2, #2
 8008e44:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8008e48:	687b      	ldr	r3, [r7, #4]
 8008e4a:	681a      	ldr	r2, [r3, #0]
 8008e4c:	687b      	ldr	r3, [r7, #4]
 8008e4e:	3304      	adds	r3, #4
 8008e50:	4619      	mov	r1, r3
 8008e52:	4610      	mov	r0, r2
 8008e54:	f000 fa70 	bl	8009338 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8008e58:	687b      	ldr	r3, [r7, #4]
 8008e5a:	2201      	movs	r2, #1
 8008e5c:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8008e60:	687b      	ldr	r3, [r7, #4]
 8008e62:	2201      	movs	r2, #1
 8008e64:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8008e68:	687b      	ldr	r3, [r7, #4]
 8008e6a:	2201      	movs	r2, #1
 8008e6c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8008e70:	687b      	ldr	r3, [r7, #4]
 8008e72:	2201      	movs	r2, #1
 8008e74:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8008e78:	687b      	ldr	r3, [r7, #4]
 8008e7a:	2201      	movs	r2, #1
 8008e7c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8008e80:	687b      	ldr	r3, [r7, #4]
 8008e82:	2201      	movs	r2, #1
 8008e84:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8008e88:	687b      	ldr	r3, [r7, #4]
 8008e8a:	2201      	movs	r2, #1
 8008e8c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8008e90:	687b      	ldr	r3, [r7, #4]
 8008e92:	2201      	movs	r2, #1
 8008e94:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8008e98:	687b      	ldr	r3, [r7, #4]
 8008e9a:	2201      	movs	r2, #1
 8008e9c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8008ea0:	687b      	ldr	r3, [r7, #4]
 8008ea2:	2201      	movs	r2, #1
 8008ea4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8008ea8:	2300      	movs	r3, #0
}
 8008eaa:	4618      	mov	r0, r3
 8008eac:	3708      	adds	r7, #8
 8008eae:	46bd      	mov	sp, r7
 8008eb0:	bd80      	pop	{r7, pc}
	...

08008eb4 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8008eb4:	b480      	push	{r7}
 8008eb6:	b085      	sub	sp, #20
 8008eb8:	af00      	add	r7, sp, #0
 8008eba:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8008ebc:	687b      	ldr	r3, [r7, #4]
 8008ebe:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8008ec2:	b2db      	uxtb	r3, r3
 8008ec4:	2b01      	cmp	r3, #1
 8008ec6:	d001      	beq.n	8008ecc <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8008ec8:	2301      	movs	r3, #1
 8008eca:	e044      	b.n	8008f56 <HAL_TIM_Base_Start_IT+0xa2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008ecc:	687b      	ldr	r3, [r7, #4]
 8008ece:	2202      	movs	r2, #2
 8008ed0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8008ed4:	687b      	ldr	r3, [r7, #4]
 8008ed6:	681b      	ldr	r3, [r3, #0]
 8008ed8:	68da      	ldr	r2, [r3, #12]
 8008eda:	687b      	ldr	r3, [r7, #4]
 8008edc:	681b      	ldr	r3, [r3, #0]
 8008ede:	f042 0201 	orr.w	r2, r2, #1
 8008ee2:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8008ee4:	687b      	ldr	r3, [r7, #4]
 8008ee6:	681b      	ldr	r3, [r3, #0]
 8008ee8:	4a1e      	ldr	r2, [pc, #120]	; (8008f64 <HAL_TIM_Base_Start_IT+0xb0>)
 8008eea:	4293      	cmp	r3, r2
 8008eec:	d018      	beq.n	8008f20 <HAL_TIM_Base_Start_IT+0x6c>
 8008eee:	687b      	ldr	r3, [r7, #4]
 8008ef0:	681b      	ldr	r3, [r3, #0]
 8008ef2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8008ef6:	d013      	beq.n	8008f20 <HAL_TIM_Base_Start_IT+0x6c>
 8008ef8:	687b      	ldr	r3, [r7, #4]
 8008efa:	681b      	ldr	r3, [r3, #0]
 8008efc:	4a1a      	ldr	r2, [pc, #104]	; (8008f68 <HAL_TIM_Base_Start_IT+0xb4>)
 8008efe:	4293      	cmp	r3, r2
 8008f00:	d00e      	beq.n	8008f20 <HAL_TIM_Base_Start_IT+0x6c>
 8008f02:	687b      	ldr	r3, [r7, #4]
 8008f04:	681b      	ldr	r3, [r3, #0]
 8008f06:	4a19      	ldr	r2, [pc, #100]	; (8008f6c <HAL_TIM_Base_Start_IT+0xb8>)
 8008f08:	4293      	cmp	r3, r2
 8008f0a:	d009      	beq.n	8008f20 <HAL_TIM_Base_Start_IT+0x6c>
 8008f0c:	687b      	ldr	r3, [r7, #4]
 8008f0e:	681b      	ldr	r3, [r3, #0]
 8008f10:	4a17      	ldr	r2, [pc, #92]	; (8008f70 <HAL_TIM_Base_Start_IT+0xbc>)
 8008f12:	4293      	cmp	r3, r2
 8008f14:	d004      	beq.n	8008f20 <HAL_TIM_Base_Start_IT+0x6c>
 8008f16:	687b      	ldr	r3, [r7, #4]
 8008f18:	681b      	ldr	r3, [r3, #0]
 8008f1a:	4a16      	ldr	r2, [pc, #88]	; (8008f74 <HAL_TIM_Base_Start_IT+0xc0>)
 8008f1c:	4293      	cmp	r3, r2
 8008f1e:	d111      	bne.n	8008f44 <HAL_TIM_Base_Start_IT+0x90>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8008f20:	687b      	ldr	r3, [r7, #4]
 8008f22:	681b      	ldr	r3, [r3, #0]
 8008f24:	689b      	ldr	r3, [r3, #8]
 8008f26:	f003 0307 	and.w	r3, r3, #7
 8008f2a:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008f2c:	68fb      	ldr	r3, [r7, #12]
 8008f2e:	2b06      	cmp	r3, #6
 8008f30:	d010      	beq.n	8008f54 <HAL_TIM_Base_Start_IT+0xa0>
    {
      __HAL_TIM_ENABLE(htim);
 8008f32:	687b      	ldr	r3, [r7, #4]
 8008f34:	681b      	ldr	r3, [r3, #0]
 8008f36:	681a      	ldr	r2, [r3, #0]
 8008f38:	687b      	ldr	r3, [r7, #4]
 8008f3a:	681b      	ldr	r3, [r3, #0]
 8008f3c:	f042 0201 	orr.w	r2, r2, #1
 8008f40:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008f42:	e007      	b.n	8008f54 <HAL_TIM_Base_Start_IT+0xa0>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8008f44:	687b      	ldr	r3, [r7, #4]
 8008f46:	681b      	ldr	r3, [r3, #0]
 8008f48:	681a      	ldr	r2, [r3, #0]
 8008f4a:	687b      	ldr	r3, [r7, #4]
 8008f4c:	681b      	ldr	r3, [r3, #0]
 8008f4e:	f042 0201 	orr.w	r2, r2, #1
 8008f52:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8008f54:	2300      	movs	r3, #0
}
 8008f56:	4618      	mov	r0, r3
 8008f58:	3714      	adds	r7, #20
 8008f5a:	46bd      	mov	sp, r7
 8008f5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f60:	4770      	bx	lr
 8008f62:	bf00      	nop
 8008f64:	40010000 	.word	0x40010000
 8008f68:	40000400 	.word	0x40000400
 8008f6c:	40000800 	.word	0x40000800
 8008f70:	40000c00 	.word	0x40000c00
 8008f74:	40014000 	.word	0x40014000

08008f78 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8008f78:	b580      	push	{r7, lr}
 8008f7a:	b084      	sub	sp, #16
 8008f7c:	af00      	add	r7, sp, #0
 8008f7e:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8008f80:	687b      	ldr	r3, [r7, #4]
 8008f82:	681b      	ldr	r3, [r3, #0]
 8008f84:	68db      	ldr	r3, [r3, #12]
 8008f86:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8008f88:	687b      	ldr	r3, [r7, #4]
 8008f8a:	681b      	ldr	r3, [r3, #0]
 8008f8c:	691b      	ldr	r3, [r3, #16]
 8008f8e:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8008f90:	68bb      	ldr	r3, [r7, #8]
 8008f92:	f003 0302 	and.w	r3, r3, #2
 8008f96:	2b00      	cmp	r3, #0
 8008f98:	d020      	beq.n	8008fdc <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8008f9a:	68fb      	ldr	r3, [r7, #12]
 8008f9c:	f003 0302 	and.w	r3, r3, #2
 8008fa0:	2b00      	cmp	r3, #0
 8008fa2:	d01b      	beq.n	8008fdc <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8008fa4:	687b      	ldr	r3, [r7, #4]
 8008fa6:	681b      	ldr	r3, [r3, #0]
 8008fa8:	f06f 0202 	mvn.w	r2, #2
 8008fac:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8008fae:	687b      	ldr	r3, [r7, #4]
 8008fb0:	2201      	movs	r2, #1
 8008fb2:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8008fb4:	687b      	ldr	r3, [r7, #4]
 8008fb6:	681b      	ldr	r3, [r3, #0]
 8008fb8:	699b      	ldr	r3, [r3, #24]
 8008fba:	f003 0303 	and.w	r3, r3, #3
 8008fbe:	2b00      	cmp	r3, #0
 8008fc0:	d003      	beq.n	8008fca <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8008fc2:	6878      	ldr	r0, [r7, #4]
 8008fc4:	f000 f999 	bl	80092fa <HAL_TIM_IC_CaptureCallback>
 8008fc8:	e005      	b.n	8008fd6 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8008fca:	6878      	ldr	r0, [r7, #4]
 8008fcc:	f000 f98b 	bl	80092e6 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008fd0:	6878      	ldr	r0, [r7, #4]
 8008fd2:	f000 f99c 	bl	800930e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008fd6:	687b      	ldr	r3, [r7, #4]
 8008fd8:	2200      	movs	r2, #0
 8008fda:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8008fdc:	68bb      	ldr	r3, [r7, #8]
 8008fde:	f003 0304 	and.w	r3, r3, #4
 8008fe2:	2b00      	cmp	r3, #0
 8008fe4:	d020      	beq.n	8009028 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8008fe6:	68fb      	ldr	r3, [r7, #12]
 8008fe8:	f003 0304 	and.w	r3, r3, #4
 8008fec:	2b00      	cmp	r3, #0
 8008fee:	d01b      	beq.n	8009028 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8008ff0:	687b      	ldr	r3, [r7, #4]
 8008ff2:	681b      	ldr	r3, [r3, #0]
 8008ff4:	f06f 0204 	mvn.w	r2, #4
 8008ff8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8008ffa:	687b      	ldr	r3, [r7, #4]
 8008ffc:	2202      	movs	r2, #2
 8008ffe:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8009000:	687b      	ldr	r3, [r7, #4]
 8009002:	681b      	ldr	r3, [r3, #0]
 8009004:	699b      	ldr	r3, [r3, #24]
 8009006:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800900a:	2b00      	cmp	r3, #0
 800900c:	d003      	beq.n	8009016 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800900e:	6878      	ldr	r0, [r7, #4]
 8009010:	f000 f973 	bl	80092fa <HAL_TIM_IC_CaptureCallback>
 8009014:	e005      	b.n	8009022 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8009016:	6878      	ldr	r0, [r7, #4]
 8009018:	f000 f965 	bl	80092e6 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800901c:	6878      	ldr	r0, [r7, #4]
 800901e:	f000 f976 	bl	800930e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8009022:	687b      	ldr	r3, [r7, #4]
 8009024:	2200      	movs	r2, #0
 8009026:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8009028:	68bb      	ldr	r3, [r7, #8]
 800902a:	f003 0308 	and.w	r3, r3, #8
 800902e:	2b00      	cmp	r3, #0
 8009030:	d020      	beq.n	8009074 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8009032:	68fb      	ldr	r3, [r7, #12]
 8009034:	f003 0308 	and.w	r3, r3, #8
 8009038:	2b00      	cmp	r3, #0
 800903a:	d01b      	beq.n	8009074 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 800903c:	687b      	ldr	r3, [r7, #4]
 800903e:	681b      	ldr	r3, [r3, #0]
 8009040:	f06f 0208 	mvn.w	r2, #8
 8009044:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8009046:	687b      	ldr	r3, [r7, #4]
 8009048:	2204      	movs	r2, #4
 800904a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800904c:	687b      	ldr	r3, [r7, #4]
 800904e:	681b      	ldr	r3, [r3, #0]
 8009050:	69db      	ldr	r3, [r3, #28]
 8009052:	f003 0303 	and.w	r3, r3, #3
 8009056:	2b00      	cmp	r3, #0
 8009058:	d003      	beq.n	8009062 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800905a:	6878      	ldr	r0, [r7, #4]
 800905c:	f000 f94d 	bl	80092fa <HAL_TIM_IC_CaptureCallback>
 8009060:	e005      	b.n	800906e <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8009062:	6878      	ldr	r0, [r7, #4]
 8009064:	f000 f93f 	bl	80092e6 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8009068:	6878      	ldr	r0, [r7, #4]
 800906a:	f000 f950 	bl	800930e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800906e:	687b      	ldr	r3, [r7, #4]
 8009070:	2200      	movs	r2, #0
 8009072:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8009074:	68bb      	ldr	r3, [r7, #8]
 8009076:	f003 0310 	and.w	r3, r3, #16
 800907a:	2b00      	cmp	r3, #0
 800907c:	d020      	beq.n	80090c0 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 800907e:	68fb      	ldr	r3, [r7, #12]
 8009080:	f003 0310 	and.w	r3, r3, #16
 8009084:	2b00      	cmp	r3, #0
 8009086:	d01b      	beq.n	80090c0 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8009088:	687b      	ldr	r3, [r7, #4]
 800908a:	681b      	ldr	r3, [r3, #0]
 800908c:	f06f 0210 	mvn.w	r2, #16
 8009090:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8009092:	687b      	ldr	r3, [r7, #4]
 8009094:	2208      	movs	r2, #8
 8009096:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8009098:	687b      	ldr	r3, [r7, #4]
 800909a:	681b      	ldr	r3, [r3, #0]
 800909c:	69db      	ldr	r3, [r3, #28]
 800909e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80090a2:	2b00      	cmp	r3, #0
 80090a4:	d003      	beq.n	80090ae <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80090a6:	6878      	ldr	r0, [r7, #4]
 80090a8:	f000 f927 	bl	80092fa <HAL_TIM_IC_CaptureCallback>
 80090ac:	e005      	b.n	80090ba <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80090ae:	6878      	ldr	r0, [r7, #4]
 80090b0:	f000 f919 	bl	80092e6 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80090b4:	6878      	ldr	r0, [r7, #4]
 80090b6:	f000 f92a 	bl	800930e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80090ba:	687b      	ldr	r3, [r7, #4]
 80090bc:	2200      	movs	r2, #0
 80090be:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 80090c0:	68bb      	ldr	r3, [r7, #8]
 80090c2:	f003 0301 	and.w	r3, r3, #1
 80090c6:	2b00      	cmp	r3, #0
 80090c8:	d00c      	beq.n	80090e4 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 80090ca:	68fb      	ldr	r3, [r7, #12]
 80090cc:	f003 0301 	and.w	r3, r3, #1
 80090d0:	2b00      	cmp	r3, #0
 80090d2:	d007      	beq.n	80090e4 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 80090d4:	687b      	ldr	r3, [r7, #4]
 80090d6:	681b      	ldr	r3, [r3, #0]
 80090d8:	f06f 0201 	mvn.w	r2, #1
 80090dc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80090de:	6878      	ldr	r0, [r7, #4]
 80090e0:	f7f7 ff38 	bl	8000f54 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 80090e4:	68bb      	ldr	r3, [r7, #8]
 80090e6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80090ea:	2b00      	cmp	r3, #0
 80090ec:	d00c      	beq.n	8009108 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 80090ee:	68fb      	ldr	r3, [r7, #12]
 80090f0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80090f4:	2b00      	cmp	r3, #0
 80090f6:	d007      	beq.n	8009108 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 80090f8:	687b      	ldr	r3, [r7, #4]
 80090fa:	681b      	ldr	r3, [r3, #0]
 80090fc:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8009100:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8009102:	6878      	ldr	r0, [r7, #4]
 8009104:	f000 fab6 	bl	8009674 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8009108:	68bb      	ldr	r3, [r7, #8]
 800910a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800910e:	2b00      	cmp	r3, #0
 8009110:	d00c      	beq.n	800912c <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8009112:	68fb      	ldr	r3, [r7, #12]
 8009114:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009118:	2b00      	cmp	r3, #0
 800911a:	d007      	beq.n	800912c <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 800911c:	687b      	ldr	r3, [r7, #4]
 800911e:	681b      	ldr	r3, [r3, #0]
 8009120:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8009124:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8009126:	6878      	ldr	r0, [r7, #4]
 8009128:	f000 f8fb 	bl	8009322 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 800912c:	68bb      	ldr	r3, [r7, #8]
 800912e:	f003 0320 	and.w	r3, r3, #32
 8009132:	2b00      	cmp	r3, #0
 8009134:	d00c      	beq.n	8009150 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8009136:	68fb      	ldr	r3, [r7, #12]
 8009138:	f003 0320 	and.w	r3, r3, #32
 800913c:	2b00      	cmp	r3, #0
 800913e:	d007      	beq.n	8009150 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8009140:	687b      	ldr	r3, [r7, #4]
 8009142:	681b      	ldr	r3, [r3, #0]
 8009144:	f06f 0220 	mvn.w	r2, #32
 8009148:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800914a:	6878      	ldr	r0, [r7, #4]
 800914c:	f000 fa88 	bl	8009660 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8009150:	bf00      	nop
 8009152:	3710      	adds	r7, #16
 8009154:	46bd      	mov	sp, r7
 8009156:	bd80      	pop	{r7, pc}

08009158 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8009158:	b580      	push	{r7, lr}
 800915a:	b084      	sub	sp, #16
 800915c:	af00      	add	r7, sp, #0
 800915e:	6078      	str	r0, [r7, #4]
 8009160:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8009162:	2300      	movs	r3, #0
 8009164:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8009166:	687b      	ldr	r3, [r7, #4]
 8009168:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800916c:	2b01      	cmp	r3, #1
 800916e:	d101      	bne.n	8009174 <HAL_TIM_ConfigClockSource+0x1c>
 8009170:	2302      	movs	r3, #2
 8009172:	e0b4      	b.n	80092de <HAL_TIM_ConfigClockSource+0x186>
 8009174:	687b      	ldr	r3, [r7, #4]
 8009176:	2201      	movs	r2, #1
 8009178:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800917c:	687b      	ldr	r3, [r7, #4]
 800917e:	2202      	movs	r2, #2
 8009180:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8009184:	687b      	ldr	r3, [r7, #4]
 8009186:	681b      	ldr	r3, [r3, #0]
 8009188:	689b      	ldr	r3, [r3, #8]
 800918a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800918c:	68bb      	ldr	r3, [r7, #8]
 800918e:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8009192:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8009194:	68bb      	ldr	r3, [r7, #8]
 8009196:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800919a:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 800919c:	687b      	ldr	r3, [r7, #4]
 800919e:	681b      	ldr	r3, [r3, #0]
 80091a0:	68ba      	ldr	r2, [r7, #8]
 80091a2:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80091a4:	683b      	ldr	r3, [r7, #0]
 80091a6:	681b      	ldr	r3, [r3, #0]
 80091a8:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80091ac:	d03e      	beq.n	800922c <HAL_TIM_ConfigClockSource+0xd4>
 80091ae:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80091b2:	f200 8087 	bhi.w	80092c4 <HAL_TIM_ConfigClockSource+0x16c>
 80091b6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80091ba:	f000 8086 	beq.w	80092ca <HAL_TIM_ConfigClockSource+0x172>
 80091be:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80091c2:	d87f      	bhi.n	80092c4 <HAL_TIM_ConfigClockSource+0x16c>
 80091c4:	2b70      	cmp	r3, #112	; 0x70
 80091c6:	d01a      	beq.n	80091fe <HAL_TIM_ConfigClockSource+0xa6>
 80091c8:	2b70      	cmp	r3, #112	; 0x70
 80091ca:	d87b      	bhi.n	80092c4 <HAL_TIM_ConfigClockSource+0x16c>
 80091cc:	2b60      	cmp	r3, #96	; 0x60
 80091ce:	d050      	beq.n	8009272 <HAL_TIM_ConfigClockSource+0x11a>
 80091d0:	2b60      	cmp	r3, #96	; 0x60
 80091d2:	d877      	bhi.n	80092c4 <HAL_TIM_ConfigClockSource+0x16c>
 80091d4:	2b50      	cmp	r3, #80	; 0x50
 80091d6:	d03c      	beq.n	8009252 <HAL_TIM_ConfigClockSource+0xfa>
 80091d8:	2b50      	cmp	r3, #80	; 0x50
 80091da:	d873      	bhi.n	80092c4 <HAL_TIM_ConfigClockSource+0x16c>
 80091dc:	2b40      	cmp	r3, #64	; 0x40
 80091de:	d058      	beq.n	8009292 <HAL_TIM_ConfigClockSource+0x13a>
 80091e0:	2b40      	cmp	r3, #64	; 0x40
 80091e2:	d86f      	bhi.n	80092c4 <HAL_TIM_ConfigClockSource+0x16c>
 80091e4:	2b30      	cmp	r3, #48	; 0x30
 80091e6:	d064      	beq.n	80092b2 <HAL_TIM_ConfigClockSource+0x15a>
 80091e8:	2b30      	cmp	r3, #48	; 0x30
 80091ea:	d86b      	bhi.n	80092c4 <HAL_TIM_ConfigClockSource+0x16c>
 80091ec:	2b20      	cmp	r3, #32
 80091ee:	d060      	beq.n	80092b2 <HAL_TIM_ConfigClockSource+0x15a>
 80091f0:	2b20      	cmp	r3, #32
 80091f2:	d867      	bhi.n	80092c4 <HAL_TIM_ConfigClockSource+0x16c>
 80091f4:	2b00      	cmp	r3, #0
 80091f6:	d05c      	beq.n	80092b2 <HAL_TIM_ConfigClockSource+0x15a>
 80091f8:	2b10      	cmp	r3, #16
 80091fa:	d05a      	beq.n	80092b2 <HAL_TIM_ConfigClockSource+0x15a>
 80091fc:	e062      	b.n	80092c4 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80091fe:	687b      	ldr	r3, [r7, #4]
 8009200:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8009202:	683b      	ldr	r3, [r7, #0]
 8009204:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8009206:	683b      	ldr	r3, [r7, #0]
 8009208:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800920a:	683b      	ldr	r3, [r7, #0]
 800920c:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800920e:	f000 f999 	bl	8009544 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8009212:	687b      	ldr	r3, [r7, #4]
 8009214:	681b      	ldr	r3, [r3, #0]
 8009216:	689b      	ldr	r3, [r3, #8]
 8009218:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800921a:	68bb      	ldr	r3, [r7, #8]
 800921c:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8009220:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8009222:	687b      	ldr	r3, [r7, #4]
 8009224:	681b      	ldr	r3, [r3, #0]
 8009226:	68ba      	ldr	r2, [r7, #8]
 8009228:	609a      	str	r2, [r3, #8]
      break;
 800922a:	e04f      	b.n	80092cc <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800922c:	687b      	ldr	r3, [r7, #4]
 800922e:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8009230:	683b      	ldr	r3, [r7, #0]
 8009232:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8009234:	683b      	ldr	r3, [r7, #0]
 8009236:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8009238:	683b      	ldr	r3, [r7, #0]
 800923a:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800923c:	f000 f982 	bl	8009544 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8009240:	687b      	ldr	r3, [r7, #4]
 8009242:	681b      	ldr	r3, [r3, #0]
 8009244:	689a      	ldr	r2, [r3, #8]
 8009246:	687b      	ldr	r3, [r7, #4]
 8009248:	681b      	ldr	r3, [r3, #0]
 800924a:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800924e:	609a      	str	r2, [r3, #8]
      break;
 8009250:	e03c      	b.n	80092cc <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8009252:	687b      	ldr	r3, [r7, #4]
 8009254:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8009256:	683b      	ldr	r3, [r7, #0]
 8009258:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800925a:	683b      	ldr	r3, [r7, #0]
 800925c:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800925e:	461a      	mov	r2, r3
 8009260:	f000 f8f6 	bl	8009450 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8009264:	687b      	ldr	r3, [r7, #4]
 8009266:	681b      	ldr	r3, [r3, #0]
 8009268:	2150      	movs	r1, #80	; 0x50
 800926a:	4618      	mov	r0, r3
 800926c:	f000 f94f 	bl	800950e <TIM_ITRx_SetConfig>
      break;
 8009270:	e02c      	b.n	80092cc <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8009272:	687b      	ldr	r3, [r7, #4]
 8009274:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8009276:	683b      	ldr	r3, [r7, #0]
 8009278:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800927a:	683b      	ldr	r3, [r7, #0]
 800927c:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 800927e:	461a      	mov	r2, r3
 8009280:	f000 f915 	bl	80094ae <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8009284:	687b      	ldr	r3, [r7, #4]
 8009286:	681b      	ldr	r3, [r3, #0]
 8009288:	2160      	movs	r1, #96	; 0x60
 800928a:	4618      	mov	r0, r3
 800928c:	f000 f93f 	bl	800950e <TIM_ITRx_SetConfig>
      break;
 8009290:	e01c      	b.n	80092cc <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8009292:	687b      	ldr	r3, [r7, #4]
 8009294:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8009296:	683b      	ldr	r3, [r7, #0]
 8009298:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800929a:	683b      	ldr	r3, [r7, #0]
 800929c:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800929e:	461a      	mov	r2, r3
 80092a0:	f000 f8d6 	bl	8009450 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80092a4:	687b      	ldr	r3, [r7, #4]
 80092a6:	681b      	ldr	r3, [r3, #0]
 80092a8:	2140      	movs	r1, #64	; 0x40
 80092aa:	4618      	mov	r0, r3
 80092ac:	f000 f92f 	bl	800950e <TIM_ITRx_SetConfig>
      break;
 80092b0:	e00c      	b.n	80092cc <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80092b2:	687b      	ldr	r3, [r7, #4]
 80092b4:	681a      	ldr	r2, [r3, #0]
 80092b6:	683b      	ldr	r3, [r7, #0]
 80092b8:	681b      	ldr	r3, [r3, #0]
 80092ba:	4619      	mov	r1, r3
 80092bc:	4610      	mov	r0, r2
 80092be:	f000 f926 	bl	800950e <TIM_ITRx_SetConfig>
      break;
 80092c2:	e003      	b.n	80092cc <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 80092c4:	2301      	movs	r3, #1
 80092c6:	73fb      	strb	r3, [r7, #15]
      break;
 80092c8:	e000      	b.n	80092cc <HAL_TIM_ConfigClockSource+0x174>
      break;
 80092ca:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80092cc:	687b      	ldr	r3, [r7, #4]
 80092ce:	2201      	movs	r2, #1
 80092d0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80092d4:	687b      	ldr	r3, [r7, #4]
 80092d6:	2200      	movs	r2, #0
 80092d8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 80092dc:	7bfb      	ldrb	r3, [r7, #15]
}
 80092de:	4618      	mov	r0, r3
 80092e0:	3710      	adds	r7, #16
 80092e2:	46bd      	mov	sp, r7
 80092e4:	bd80      	pop	{r7, pc}

080092e6 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80092e6:	b480      	push	{r7}
 80092e8:	b083      	sub	sp, #12
 80092ea:	af00      	add	r7, sp, #0
 80092ec:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80092ee:	bf00      	nop
 80092f0:	370c      	adds	r7, #12
 80092f2:	46bd      	mov	sp, r7
 80092f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80092f8:	4770      	bx	lr

080092fa <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80092fa:	b480      	push	{r7}
 80092fc:	b083      	sub	sp, #12
 80092fe:	af00      	add	r7, sp, #0
 8009300:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8009302:	bf00      	nop
 8009304:	370c      	adds	r7, #12
 8009306:	46bd      	mov	sp, r7
 8009308:	f85d 7b04 	ldr.w	r7, [sp], #4
 800930c:	4770      	bx	lr

0800930e <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800930e:	b480      	push	{r7}
 8009310:	b083      	sub	sp, #12
 8009312:	af00      	add	r7, sp, #0
 8009314:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8009316:	bf00      	nop
 8009318:	370c      	adds	r7, #12
 800931a:	46bd      	mov	sp, r7
 800931c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009320:	4770      	bx	lr

08009322 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8009322:	b480      	push	{r7}
 8009324:	b083      	sub	sp, #12
 8009326:	af00      	add	r7, sp, #0
 8009328:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800932a:	bf00      	nop
 800932c:	370c      	adds	r7, #12
 800932e:	46bd      	mov	sp, r7
 8009330:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009334:	4770      	bx	lr
	...

08009338 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8009338:	b480      	push	{r7}
 800933a:	b085      	sub	sp, #20
 800933c:	af00      	add	r7, sp, #0
 800933e:	6078      	str	r0, [r7, #4]
 8009340:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8009342:	687b      	ldr	r3, [r7, #4]
 8009344:	681b      	ldr	r3, [r3, #0]
 8009346:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8009348:	687b      	ldr	r3, [r7, #4]
 800934a:	4a3a      	ldr	r2, [pc, #232]	; (8009434 <TIM_Base_SetConfig+0xfc>)
 800934c:	4293      	cmp	r3, r2
 800934e:	d00f      	beq.n	8009370 <TIM_Base_SetConfig+0x38>
 8009350:	687b      	ldr	r3, [r7, #4]
 8009352:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8009356:	d00b      	beq.n	8009370 <TIM_Base_SetConfig+0x38>
 8009358:	687b      	ldr	r3, [r7, #4]
 800935a:	4a37      	ldr	r2, [pc, #220]	; (8009438 <TIM_Base_SetConfig+0x100>)
 800935c:	4293      	cmp	r3, r2
 800935e:	d007      	beq.n	8009370 <TIM_Base_SetConfig+0x38>
 8009360:	687b      	ldr	r3, [r7, #4]
 8009362:	4a36      	ldr	r2, [pc, #216]	; (800943c <TIM_Base_SetConfig+0x104>)
 8009364:	4293      	cmp	r3, r2
 8009366:	d003      	beq.n	8009370 <TIM_Base_SetConfig+0x38>
 8009368:	687b      	ldr	r3, [r7, #4]
 800936a:	4a35      	ldr	r2, [pc, #212]	; (8009440 <TIM_Base_SetConfig+0x108>)
 800936c:	4293      	cmp	r3, r2
 800936e:	d108      	bne.n	8009382 <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8009370:	68fb      	ldr	r3, [r7, #12]
 8009372:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8009376:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8009378:	683b      	ldr	r3, [r7, #0]
 800937a:	685b      	ldr	r3, [r3, #4]
 800937c:	68fa      	ldr	r2, [r7, #12]
 800937e:	4313      	orrs	r3, r2
 8009380:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8009382:	687b      	ldr	r3, [r7, #4]
 8009384:	4a2b      	ldr	r2, [pc, #172]	; (8009434 <TIM_Base_SetConfig+0xfc>)
 8009386:	4293      	cmp	r3, r2
 8009388:	d01b      	beq.n	80093c2 <TIM_Base_SetConfig+0x8a>
 800938a:	687b      	ldr	r3, [r7, #4]
 800938c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8009390:	d017      	beq.n	80093c2 <TIM_Base_SetConfig+0x8a>
 8009392:	687b      	ldr	r3, [r7, #4]
 8009394:	4a28      	ldr	r2, [pc, #160]	; (8009438 <TIM_Base_SetConfig+0x100>)
 8009396:	4293      	cmp	r3, r2
 8009398:	d013      	beq.n	80093c2 <TIM_Base_SetConfig+0x8a>
 800939a:	687b      	ldr	r3, [r7, #4]
 800939c:	4a27      	ldr	r2, [pc, #156]	; (800943c <TIM_Base_SetConfig+0x104>)
 800939e:	4293      	cmp	r3, r2
 80093a0:	d00f      	beq.n	80093c2 <TIM_Base_SetConfig+0x8a>
 80093a2:	687b      	ldr	r3, [r7, #4]
 80093a4:	4a26      	ldr	r2, [pc, #152]	; (8009440 <TIM_Base_SetConfig+0x108>)
 80093a6:	4293      	cmp	r3, r2
 80093a8:	d00b      	beq.n	80093c2 <TIM_Base_SetConfig+0x8a>
 80093aa:	687b      	ldr	r3, [r7, #4]
 80093ac:	4a25      	ldr	r2, [pc, #148]	; (8009444 <TIM_Base_SetConfig+0x10c>)
 80093ae:	4293      	cmp	r3, r2
 80093b0:	d007      	beq.n	80093c2 <TIM_Base_SetConfig+0x8a>
 80093b2:	687b      	ldr	r3, [r7, #4]
 80093b4:	4a24      	ldr	r2, [pc, #144]	; (8009448 <TIM_Base_SetConfig+0x110>)
 80093b6:	4293      	cmp	r3, r2
 80093b8:	d003      	beq.n	80093c2 <TIM_Base_SetConfig+0x8a>
 80093ba:	687b      	ldr	r3, [r7, #4]
 80093bc:	4a23      	ldr	r2, [pc, #140]	; (800944c <TIM_Base_SetConfig+0x114>)
 80093be:	4293      	cmp	r3, r2
 80093c0:	d108      	bne.n	80093d4 <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80093c2:	68fb      	ldr	r3, [r7, #12]
 80093c4:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80093c8:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80093ca:	683b      	ldr	r3, [r7, #0]
 80093cc:	68db      	ldr	r3, [r3, #12]
 80093ce:	68fa      	ldr	r2, [r7, #12]
 80093d0:	4313      	orrs	r3, r2
 80093d2:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80093d4:	68fb      	ldr	r3, [r7, #12]
 80093d6:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80093da:	683b      	ldr	r3, [r7, #0]
 80093dc:	695b      	ldr	r3, [r3, #20]
 80093de:	4313      	orrs	r3, r2
 80093e0:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80093e2:	687b      	ldr	r3, [r7, #4]
 80093e4:	68fa      	ldr	r2, [r7, #12]
 80093e6:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80093e8:	683b      	ldr	r3, [r7, #0]
 80093ea:	689a      	ldr	r2, [r3, #8]
 80093ec:	687b      	ldr	r3, [r7, #4]
 80093ee:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80093f0:	683b      	ldr	r3, [r7, #0]
 80093f2:	681a      	ldr	r2, [r3, #0]
 80093f4:	687b      	ldr	r3, [r7, #4]
 80093f6:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80093f8:	687b      	ldr	r3, [r7, #4]
 80093fa:	4a0e      	ldr	r2, [pc, #56]	; (8009434 <TIM_Base_SetConfig+0xfc>)
 80093fc:	4293      	cmp	r3, r2
 80093fe:	d103      	bne.n	8009408 <TIM_Base_SetConfig+0xd0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8009400:	683b      	ldr	r3, [r7, #0]
 8009402:	691a      	ldr	r2, [r3, #16]
 8009404:	687b      	ldr	r3, [r7, #4]
 8009406:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8009408:	687b      	ldr	r3, [r7, #4]
 800940a:	2201      	movs	r2, #1
 800940c:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 800940e:	687b      	ldr	r3, [r7, #4]
 8009410:	691b      	ldr	r3, [r3, #16]
 8009412:	f003 0301 	and.w	r3, r3, #1
 8009416:	2b01      	cmp	r3, #1
 8009418:	d105      	bne.n	8009426 <TIM_Base_SetConfig+0xee>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 800941a:	687b      	ldr	r3, [r7, #4]
 800941c:	691b      	ldr	r3, [r3, #16]
 800941e:	f023 0201 	bic.w	r2, r3, #1
 8009422:	687b      	ldr	r3, [r7, #4]
 8009424:	611a      	str	r2, [r3, #16]
  }
}
 8009426:	bf00      	nop
 8009428:	3714      	adds	r7, #20
 800942a:	46bd      	mov	sp, r7
 800942c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009430:	4770      	bx	lr
 8009432:	bf00      	nop
 8009434:	40010000 	.word	0x40010000
 8009438:	40000400 	.word	0x40000400
 800943c:	40000800 	.word	0x40000800
 8009440:	40000c00 	.word	0x40000c00
 8009444:	40014000 	.word	0x40014000
 8009448:	40014400 	.word	0x40014400
 800944c:	40014800 	.word	0x40014800

08009450 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8009450:	b480      	push	{r7}
 8009452:	b087      	sub	sp, #28
 8009454:	af00      	add	r7, sp, #0
 8009456:	60f8      	str	r0, [r7, #12]
 8009458:	60b9      	str	r1, [r7, #8]
 800945a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800945c:	68fb      	ldr	r3, [r7, #12]
 800945e:	6a1b      	ldr	r3, [r3, #32]
 8009460:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8009462:	68fb      	ldr	r3, [r7, #12]
 8009464:	6a1b      	ldr	r3, [r3, #32]
 8009466:	f023 0201 	bic.w	r2, r3, #1
 800946a:	68fb      	ldr	r3, [r7, #12]
 800946c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800946e:	68fb      	ldr	r3, [r7, #12]
 8009470:	699b      	ldr	r3, [r3, #24]
 8009472:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8009474:	693b      	ldr	r3, [r7, #16]
 8009476:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800947a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800947c:	687b      	ldr	r3, [r7, #4]
 800947e:	011b      	lsls	r3, r3, #4
 8009480:	693a      	ldr	r2, [r7, #16]
 8009482:	4313      	orrs	r3, r2
 8009484:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8009486:	697b      	ldr	r3, [r7, #20]
 8009488:	f023 030a 	bic.w	r3, r3, #10
 800948c:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800948e:	697a      	ldr	r2, [r7, #20]
 8009490:	68bb      	ldr	r3, [r7, #8]
 8009492:	4313      	orrs	r3, r2
 8009494:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8009496:	68fb      	ldr	r3, [r7, #12]
 8009498:	693a      	ldr	r2, [r7, #16]
 800949a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800949c:	68fb      	ldr	r3, [r7, #12]
 800949e:	697a      	ldr	r2, [r7, #20]
 80094a0:	621a      	str	r2, [r3, #32]
}
 80094a2:	bf00      	nop
 80094a4:	371c      	adds	r7, #28
 80094a6:	46bd      	mov	sp, r7
 80094a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80094ac:	4770      	bx	lr

080094ae <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80094ae:	b480      	push	{r7}
 80094b0:	b087      	sub	sp, #28
 80094b2:	af00      	add	r7, sp, #0
 80094b4:	60f8      	str	r0, [r7, #12]
 80094b6:	60b9      	str	r1, [r7, #8]
 80094b8:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 80094ba:	68fb      	ldr	r3, [r7, #12]
 80094bc:	6a1b      	ldr	r3, [r3, #32]
 80094be:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80094c0:	68fb      	ldr	r3, [r7, #12]
 80094c2:	6a1b      	ldr	r3, [r3, #32]
 80094c4:	f023 0210 	bic.w	r2, r3, #16
 80094c8:	68fb      	ldr	r3, [r7, #12]
 80094ca:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80094cc:	68fb      	ldr	r3, [r7, #12]
 80094ce:	699b      	ldr	r3, [r3, #24]
 80094d0:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80094d2:	693b      	ldr	r3, [r7, #16]
 80094d4:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 80094d8:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80094da:	687b      	ldr	r3, [r7, #4]
 80094dc:	031b      	lsls	r3, r3, #12
 80094de:	693a      	ldr	r2, [r7, #16]
 80094e0:	4313      	orrs	r3, r2
 80094e2:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80094e4:	697b      	ldr	r3, [r7, #20]
 80094e6:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 80094ea:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 80094ec:	68bb      	ldr	r3, [r7, #8]
 80094ee:	011b      	lsls	r3, r3, #4
 80094f0:	697a      	ldr	r2, [r7, #20]
 80094f2:	4313      	orrs	r3, r2
 80094f4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80094f6:	68fb      	ldr	r3, [r7, #12]
 80094f8:	693a      	ldr	r2, [r7, #16]
 80094fa:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80094fc:	68fb      	ldr	r3, [r7, #12]
 80094fe:	697a      	ldr	r2, [r7, #20]
 8009500:	621a      	str	r2, [r3, #32]
}
 8009502:	bf00      	nop
 8009504:	371c      	adds	r7, #28
 8009506:	46bd      	mov	sp, r7
 8009508:	f85d 7b04 	ldr.w	r7, [sp], #4
 800950c:	4770      	bx	lr

0800950e <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800950e:	b480      	push	{r7}
 8009510:	b085      	sub	sp, #20
 8009512:	af00      	add	r7, sp, #0
 8009514:	6078      	str	r0, [r7, #4]
 8009516:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8009518:	687b      	ldr	r3, [r7, #4]
 800951a:	689b      	ldr	r3, [r3, #8]
 800951c:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800951e:	68fb      	ldr	r3, [r7, #12]
 8009520:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8009524:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8009526:	683a      	ldr	r2, [r7, #0]
 8009528:	68fb      	ldr	r3, [r7, #12]
 800952a:	4313      	orrs	r3, r2
 800952c:	f043 0307 	orr.w	r3, r3, #7
 8009530:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8009532:	687b      	ldr	r3, [r7, #4]
 8009534:	68fa      	ldr	r2, [r7, #12]
 8009536:	609a      	str	r2, [r3, #8]
}
 8009538:	bf00      	nop
 800953a:	3714      	adds	r7, #20
 800953c:	46bd      	mov	sp, r7
 800953e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009542:	4770      	bx	lr

08009544 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8009544:	b480      	push	{r7}
 8009546:	b087      	sub	sp, #28
 8009548:	af00      	add	r7, sp, #0
 800954a:	60f8      	str	r0, [r7, #12]
 800954c:	60b9      	str	r1, [r7, #8]
 800954e:	607a      	str	r2, [r7, #4]
 8009550:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8009552:	68fb      	ldr	r3, [r7, #12]
 8009554:	689b      	ldr	r3, [r3, #8]
 8009556:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8009558:	697b      	ldr	r3, [r7, #20]
 800955a:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800955e:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8009560:	683b      	ldr	r3, [r7, #0]
 8009562:	021a      	lsls	r2, r3, #8
 8009564:	687b      	ldr	r3, [r7, #4]
 8009566:	431a      	orrs	r2, r3
 8009568:	68bb      	ldr	r3, [r7, #8]
 800956a:	4313      	orrs	r3, r2
 800956c:	697a      	ldr	r2, [r7, #20]
 800956e:	4313      	orrs	r3, r2
 8009570:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8009572:	68fb      	ldr	r3, [r7, #12]
 8009574:	697a      	ldr	r2, [r7, #20]
 8009576:	609a      	str	r2, [r3, #8]
}
 8009578:	bf00      	nop
 800957a:	371c      	adds	r7, #28
 800957c:	46bd      	mov	sp, r7
 800957e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009582:	4770      	bx	lr

08009584 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8009584:	b480      	push	{r7}
 8009586:	b085      	sub	sp, #20
 8009588:	af00      	add	r7, sp, #0
 800958a:	6078      	str	r0, [r7, #4]
 800958c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800958e:	687b      	ldr	r3, [r7, #4]
 8009590:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8009594:	2b01      	cmp	r3, #1
 8009596:	d101      	bne.n	800959c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8009598:	2302      	movs	r3, #2
 800959a:	e050      	b.n	800963e <HAL_TIMEx_MasterConfigSynchronization+0xba>
 800959c:	687b      	ldr	r3, [r7, #4]
 800959e:	2201      	movs	r2, #1
 80095a0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80095a4:	687b      	ldr	r3, [r7, #4]
 80095a6:	2202      	movs	r2, #2
 80095a8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80095ac:	687b      	ldr	r3, [r7, #4]
 80095ae:	681b      	ldr	r3, [r3, #0]
 80095b0:	685b      	ldr	r3, [r3, #4]
 80095b2:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80095b4:	687b      	ldr	r3, [r7, #4]
 80095b6:	681b      	ldr	r3, [r3, #0]
 80095b8:	689b      	ldr	r3, [r3, #8]
 80095ba:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80095bc:	68fb      	ldr	r3, [r7, #12]
 80095be:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80095c2:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80095c4:	683b      	ldr	r3, [r7, #0]
 80095c6:	681b      	ldr	r3, [r3, #0]
 80095c8:	68fa      	ldr	r2, [r7, #12]
 80095ca:	4313      	orrs	r3, r2
 80095cc:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80095ce:	687b      	ldr	r3, [r7, #4]
 80095d0:	681b      	ldr	r3, [r3, #0]
 80095d2:	68fa      	ldr	r2, [r7, #12]
 80095d4:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80095d6:	687b      	ldr	r3, [r7, #4]
 80095d8:	681b      	ldr	r3, [r3, #0]
 80095da:	4a1c      	ldr	r2, [pc, #112]	; (800964c <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 80095dc:	4293      	cmp	r3, r2
 80095de:	d018      	beq.n	8009612 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 80095e0:	687b      	ldr	r3, [r7, #4]
 80095e2:	681b      	ldr	r3, [r3, #0]
 80095e4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80095e8:	d013      	beq.n	8009612 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 80095ea:	687b      	ldr	r3, [r7, #4]
 80095ec:	681b      	ldr	r3, [r3, #0]
 80095ee:	4a18      	ldr	r2, [pc, #96]	; (8009650 <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 80095f0:	4293      	cmp	r3, r2
 80095f2:	d00e      	beq.n	8009612 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 80095f4:	687b      	ldr	r3, [r7, #4]
 80095f6:	681b      	ldr	r3, [r3, #0]
 80095f8:	4a16      	ldr	r2, [pc, #88]	; (8009654 <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 80095fa:	4293      	cmp	r3, r2
 80095fc:	d009      	beq.n	8009612 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 80095fe:	687b      	ldr	r3, [r7, #4]
 8009600:	681b      	ldr	r3, [r3, #0]
 8009602:	4a15      	ldr	r2, [pc, #84]	; (8009658 <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 8009604:	4293      	cmp	r3, r2
 8009606:	d004      	beq.n	8009612 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8009608:	687b      	ldr	r3, [r7, #4]
 800960a:	681b      	ldr	r3, [r3, #0]
 800960c:	4a13      	ldr	r2, [pc, #76]	; (800965c <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 800960e:	4293      	cmp	r3, r2
 8009610:	d10c      	bne.n	800962c <HAL_TIMEx_MasterConfigSynchronization+0xa8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8009612:	68bb      	ldr	r3, [r7, #8]
 8009614:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8009618:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800961a:	683b      	ldr	r3, [r7, #0]
 800961c:	685b      	ldr	r3, [r3, #4]
 800961e:	68ba      	ldr	r2, [r7, #8]
 8009620:	4313      	orrs	r3, r2
 8009622:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8009624:	687b      	ldr	r3, [r7, #4]
 8009626:	681b      	ldr	r3, [r3, #0]
 8009628:	68ba      	ldr	r2, [r7, #8]
 800962a:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800962c:	687b      	ldr	r3, [r7, #4]
 800962e:	2201      	movs	r2, #1
 8009630:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8009634:	687b      	ldr	r3, [r7, #4]
 8009636:	2200      	movs	r2, #0
 8009638:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800963c:	2300      	movs	r3, #0
}
 800963e:	4618      	mov	r0, r3
 8009640:	3714      	adds	r7, #20
 8009642:	46bd      	mov	sp, r7
 8009644:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009648:	4770      	bx	lr
 800964a:	bf00      	nop
 800964c:	40010000 	.word	0x40010000
 8009650:	40000400 	.word	0x40000400
 8009654:	40000800 	.word	0x40000800
 8009658:	40000c00 	.word	0x40000c00
 800965c:	40014000 	.word	0x40014000

08009660 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8009660:	b480      	push	{r7}
 8009662:	b083      	sub	sp, #12
 8009664:	af00      	add	r7, sp, #0
 8009666:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8009668:	bf00      	nop
 800966a:	370c      	adds	r7, #12
 800966c:	46bd      	mov	sp, r7
 800966e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009672:	4770      	bx	lr

08009674 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8009674:	b480      	push	{r7}
 8009676:	b083      	sub	sp, #12
 8009678:	af00      	add	r7, sp, #0
 800967a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800967c:	bf00      	nop
 800967e:	370c      	adds	r7, #12
 8009680:	46bd      	mov	sp, r7
 8009682:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009686:	4770      	bx	lr

08009688 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8009688:	b580      	push	{r7, lr}
 800968a:	b082      	sub	sp, #8
 800968c:	af00      	add	r7, sp, #0
 800968e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8009690:	687b      	ldr	r3, [r7, #4]
 8009692:	2b00      	cmp	r3, #0
 8009694:	d101      	bne.n	800969a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8009696:	2301      	movs	r3, #1
 8009698:	e042      	b.n	8009720 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 800969a:	687b      	ldr	r3, [r7, #4]
 800969c:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80096a0:	b2db      	uxtb	r3, r3
 80096a2:	2b00      	cmp	r3, #0
 80096a4:	d106      	bne.n	80096b4 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80096a6:	687b      	ldr	r3, [r7, #4]
 80096a8:	2200      	movs	r2, #0
 80096aa:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80096ae:	6878      	ldr	r0, [r7, #4]
 80096b0:	f7f8 f8e4 	bl	800187c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80096b4:	687b      	ldr	r3, [r7, #4]
 80096b6:	2224      	movs	r2, #36	; 0x24
 80096b8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80096bc:	687b      	ldr	r3, [r7, #4]
 80096be:	681b      	ldr	r3, [r3, #0]
 80096c0:	68da      	ldr	r2, [r3, #12]
 80096c2:	687b      	ldr	r3, [r7, #4]
 80096c4:	681b      	ldr	r3, [r3, #0]
 80096c6:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80096ca:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80096cc:	6878      	ldr	r0, [r7, #4]
 80096ce:	f000 fcbb 	bl	800a048 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80096d2:	687b      	ldr	r3, [r7, #4]
 80096d4:	681b      	ldr	r3, [r3, #0]
 80096d6:	691a      	ldr	r2, [r3, #16]
 80096d8:	687b      	ldr	r3, [r7, #4]
 80096da:	681b      	ldr	r3, [r3, #0]
 80096dc:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80096e0:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80096e2:	687b      	ldr	r3, [r7, #4]
 80096e4:	681b      	ldr	r3, [r3, #0]
 80096e6:	695a      	ldr	r2, [r3, #20]
 80096e8:	687b      	ldr	r3, [r7, #4]
 80096ea:	681b      	ldr	r3, [r3, #0]
 80096ec:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80096f0:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80096f2:	687b      	ldr	r3, [r7, #4]
 80096f4:	681b      	ldr	r3, [r3, #0]
 80096f6:	68da      	ldr	r2, [r3, #12]
 80096f8:	687b      	ldr	r3, [r7, #4]
 80096fa:	681b      	ldr	r3, [r3, #0]
 80096fc:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8009700:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009702:	687b      	ldr	r3, [r7, #4]
 8009704:	2200      	movs	r2, #0
 8009706:	645a      	str	r2, [r3, #68]	; 0x44
  huart->gState = HAL_UART_STATE_READY;
 8009708:	687b      	ldr	r3, [r7, #4]
 800970a:	2220      	movs	r2, #32
 800970c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8009710:	687b      	ldr	r3, [r7, #4]
 8009712:	2220      	movs	r2, #32
 8009714:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8009718:	687b      	ldr	r3, [r7, #4]
 800971a:	2200      	movs	r2, #0
 800971c:	635a      	str	r2, [r3, #52]	; 0x34

  return HAL_OK;
 800971e:	2300      	movs	r3, #0
}
 8009720:	4618      	mov	r0, r3
 8009722:	3708      	adds	r7, #8
 8009724:	46bd      	mov	sp, r7
 8009726:	bd80      	pop	{r7, pc}

08009728 <HAL_UART_Transmit_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_IT(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 8009728:	b480      	push	{r7}
 800972a:	b085      	sub	sp, #20
 800972c:	af00      	add	r7, sp, #0
 800972e:	60f8      	str	r0, [r7, #12]
 8009730:	60b9      	str	r1, [r7, #8]
 8009732:	4613      	mov	r3, r2
 8009734:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8009736:	68fb      	ldr	r3, [r7, #12]
 8009738:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800973c:	b2db      	uxtb	r3, r3
 800973e:	2b20      	cmp	r3, #32
 8009740:	d121      	bne.n	8009786 <HAL_UART_Transmit_IT+0x5e>
  {
    if ((pData == NULL) || (Size == 0U))
 8009742:	68bb      	ldr	r3, [r7, #8]
 8009744:	2b00      	cmp	r3, #0
 8009746:	d002      	beq.n	800974e <HAL_UART_Transmit_IT+0x26>
 8009748:	88fb      	ldrh	r3, [r7, #6]
 800974a:	2b00      	cmp	r3, #0
 800974c:	d101      	bne.n	8009752 <HAL_UART_Transmit_IT+0x2a>
    {
      return HAL_ERROR;
 800974e:	2301      	movs	r3, #1
 8009750:	e01a      	b.n	8009788 <HAL_UART_Transmit_IT+0x60>
    }

    huart->pTxBuffPtr = pData;
 8009752:	68fb      	ldr	r3, [r7, #12]
 8009754:	68ba      	ldr	r2, [r7, #8]
 8009756:	621a      	str	r2, [r3, #32]
    huart->TxXferSize = Size;
 8009758:	68fb      	ldr	r3, [r7, #12]
 800975a:	88fa      	ldrh	r2, [r7, #6]
 800975c:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 800975e:	68fb      	ldr	r3, [r7, #12]
 8009760:	88fa      	ldrh	r2, [r7, #6]
 8009762:	84da      	strh	r2, [r3, #38]	; 0x26

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009764:	68fb      	ldr	r3, [r7, #12]
 8009766:	2200      	movs	r2, #0
 8009768:	645a      	str	r2, [r3, #68]	; 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800976a:	68fb      	ldr	r3, [r7, #12]
 800976c:	2221      	movs	r2, #33	; 0x21
 800976e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Enable the UART Transmit data register empty Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_TXE);
 8009772:	68fb      	ldr	r3, [r7, #12]
 8009774:	681b      	ldr	r3, [r3, #0]
 8009776:	68da      	ldr	r2, [r3, #12]
 8009778:	68fb      	ldr	r3, [r7, #12]
 800977a:	681b      	ldr	r3, [r3, #0]
 800977c:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8009780:	60da      	str	r2, [r3, #12]

    return HAL_OK;
 8009782:	2300      	movs	r3, #0
 8009784:	e000      	b.n	8009788 <HAL_UART_Transmit_IT+0x60>
  }
  else
  {
    return HAL_BUSY;
 8009786:	2302      	movs	r3, #2
  }
}
 8009788:	4618      	mov	r0, r3
 800978a:	3714      	adds	r7, #20
 800978c:	46bd      	mov	sp, r7
 800978e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009792:	4770      	bx	lr

08009794 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8009794:	b580      	push	{r7, lr}
 8009796:	b0ba      	sub	sp, #232	; 0xe8
 8009798:	af00      	add	r7, sp, #0
 800979a:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 800979c:	687b      	ldr	r3, [r7, #4]
 800979e:	681b      	ldr	r3, [r3, #0]
 80097a0:	681b      	ldr	r3, [r3, #0]
 80097a2:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80097a6:	687b      	ldr	r3, [r7, #4]
 80097a8:	681b      	ldr	r3, [r3, #0]
 80097aa:	68db      	ldr	r3, [r3, #12]
 80097ac:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80097b0:	687b      	ldr	r3, [r7, #4]
 80097b2:	681b      	ldr	r3, [r3, #0]
 80097b4:	695b      	ldr	r3, [r3, #20]
 80097b6:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  uint32_t errorflags = 0x00U;
 80097ba:	2300      	movs	r3, #0
 80097bc:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  uint32_t dmarequest = 0x00U;
 80097c0:	2300      	movs	r3, #0
 80097c2:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 80097c6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80097ca:	f003 030f 	and.w	r3, r3, #15
 80097ce:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == RESET)
 80097d2:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 80097d6:	2b00      	cmp	r3, #0
 80097d8:	d10f      	bne.n	80097fa <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80097da:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80097de:	f003 0320 	and.w	r3, r3, #32
 80097e2:	2b00      	cmp	r3, #0
 80097e4:	d009      	beq.n	80097fa <HAL_UART_IRQHandler+0x66>
 80097e6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80097ea:	f003 0320 	and.w	r3, r3, #32
 80097ee:	2b00      	cmp	r3, #0
 80097f0:	d003      	beq.n	80097fa <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 80097f2:	6878      	ldr	r0, [r7, #4]
 80097f4:	f000 fb69 	bl	8009eca <UART_Receive_IT>
      return;
 80097f8:	e25b      	b.n	8009cb2 <HAL_UART_IRQHandler+0x51e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 80097fa:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 80097fe:	2b00      	cmp	r3, #0
 8009800:	f000 80de 	beq.w	80099c0 <HAL_UART_IRQHandler+0x22c>
 8009804:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8009808:	f003 0301 	and.w	r3, r3, #1
 800980c:	2b00      	cmp	r3, #0
 800980e:	d106      	bne.n	800981e <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8009810:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8009814:	f403 7390 	and.w	r3, r3, #288	; 0x120
 8009818:	2b00      	cmp	r3, #0
 800981a:	f000 80d1 	beq.w	80099c0 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 800981e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8009822:	f003 0301 	and.w	r3, r3, #1
 8009826:	2b00      	cmp	r3, #0
 8009828:	d00b      	beq.n	8009842 <HAL_UART_IRQHandler+0xae>
 800982a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800982e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8009832:	2b00      	cmp	r3, #0
 8009834:	d005      	beq.n	8009842 <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8009836:	687b      	ldr	r3, [r7, #4]
 8009838:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800983a:	f043 0201 	orr.w	r2, r3, #1
 800983e:	687b      	ldr	r3, [r7, #4]
 8009840:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8009842:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8009846:	f003 0304 	and.w	r3, r3, #4
 800984a:	2b00      	cmp	r3, #0
 800984c:	d00b      	beq.n	8009866 <HAL_UART_IRQHandler+0xd2>
 800984e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8009852:	f003 0301 	and.w	r3, r3, #1
 8009856:	2b00      	cmp	r3, #0
 8009858:	d005      	beq.n	8009866 <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800985a:	687b      	ldr	r3, [r7, #4]
 800985c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800985e:	f043 0202 	orr.w	r2, r3, #2
 8009862:	687b      	ldr	r3, [r7, #4]
 8009864:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8009866:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800986a:	f003 0302 	and.w	r3, r3, #2
 800986e:	2b00      	cmp	r3, #0
 8009870:	d00b      	beq.n	800988a <HAL_UART_IRQHandler+0xf6>
 8009872:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8009876:	f003 0301 	and.w	r3, r3, #1
 800987a:	2b00      	cmp	r3, #0
 800987c:	d005      	beq.n	800988a <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800987e:	687b      	ldr	r3, [r7, #4]
 8009880:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8009882:	f043 0204 	orr.w	r2, r3, #4
 8009886:	687b      	ldr	r3, [r7, #4]
 8009888:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 800988a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800988e:	f003 0308 	and.w	r3, r3, #8
 8009892:	2b00      	cmp	r3, #0
 8009894:	d011      	beq.n	80098ba <HAL_UART_IRQHandler+0x126>
 8009896:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800989a:	f003 0320 	and.w	r3, r3, #32
 800989e:	2b00      	cmp	r3, #0
 80098a0:	d105      	bne.n	80098ae <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 80098a2:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80098a6:	f003 0301 	and.w	r3, r3, #1
 80098aa:	2b00      	cmp	r3, #0
 80098ac:	d005      	beq.n	80098ba <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80098ae:	687b      	ldr	r3, [r7, #4]
 80098b0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80098b2:	f043 0208 	orr.w	r2, r3, #8
 80098b6:	687b      	ldr	r3, [r7, #4]
 80098b8:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80098ba:	687b      	ldr	r3, [r7, #4]
 80098bc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80098be:	2b00      	cmp	r3, #0
 80098c0:	f000 81f2 	beq.w	8009ca8 <HAL_UART_IRQHandler+0x514>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80098c4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80098c8:	f003 0320 	and.w	r3, r3, #32
 80098cc:	2b00      	cmp	r3, #0
 80098ce:	d008      	beq.n	80098e2 <HAL_UART_IRQHandler+0x14e>
 80098d0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80098d4:	f003 0320 	and.w	r3, r3, #32
 80098d8:	2b00      	cmp	r3, #0
 80098da:	d002      	beq.n	80098e2 <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 80098dc:	6878      	ldr	r0, [r7, #4]
 80098de:	f000 faf4 	bl	8009eca <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 80098e2:	687b      	ldr	r3, [r7, #4]
 80098e4:	681b      	ldr	r3, [r3, #0]
 80098e6:	695b      	ldr	r3, [r3, #20]
 80098e8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80098ec:	2b40      	cmp	r3, #64	; 0x40
 80098ee:	bf0c      	ite	eq
 80098f0:	2301      	moveq	r3, #1
 80098f2:	2300      	movne	r3, #0
 80098f4:	b2db      	uxtb	r3, r3
 80098f6:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 80098fa:	687b      	ldr	r3, [r7, #4]
 80098fc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80098fe:	f003 0308 	and.w	r3, r3, #8
 8009902:	2b00      	cmp	r3, #0
 8009904:	d103      	bne.n	800990e <HAL_UART_IRQHandler+0x17a>
 8009906:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 800990a:	2b00      	cmp	r3, #0
 800990c:	d04f      	beq.n	80099ae <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800990e:	6878      	ldr	r0, [r7, #4]
 8009910:	f000 f9fc 	bl	8009d0c <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009914:	687b      	ldr	r3, [r7, #4]
 8009916:	681b      	ldr	r3, [r3, #0]
 8009918:	695b      	ldr	r3, [r3, #20]
 800991a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800991e:	2b40      	cmp	r3, #64	; 0x40
 8009920:	d141      	bne.n	80099a6 <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8009922:	687b      	ldr	r3, [r7, #4]
 8009924:	681b      	ldr	r3, [r3, #0]
 8009926:	3314      	adds	r3, #20
 8009928:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800992c:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8009930:	e853 3f00 	ldrex	r3, [r3]
 8009934:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 8009938:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 800993c:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8009940:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8009944:	687b      	ldr	r3, [r7, #4]
 8009946:	681b      	ldr	r3, [r3, #0]
 8009948:	3314      	adds	r3, #20
 800994a:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 800994e:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 8009952:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009956:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 800995a:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 800995e:	e841 2300 	strex	r3, r2, [r1]
 8009962:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 8009966:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 800996a:	2b00      	cmp	r3, #0
 800996c:	d1d9      	bne.n	8009922 <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 800996e:	687b      	ldr	r3, [r7, #4]
 8009970:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8009972:	2b00      	cmp	r3, #0
 8009974:	d013      	beq.n	800999e <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8009976:	687b      	ldr	r3, [r7, #4]
 8009978:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800997a:	4a7e      	ldr	r2, [pc, #504]	; (8009b74 <HAL_UART_IRQHandler+0x3e0>)
 800997c:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800997e:	687b      	ldr	r3, [r7, #4]
 8009980:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8009982:	4618      	mov	r0, r3
 8009984:	f7fd fa87 	bl	8006e96 <HAL_DMA_Abort_IT>
 8009988:	4603      	mov	r3, r0
 800998a:	2b00      	cmp	r3, #0
 800998c:	d016      	beq.n	80099bc <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800998e:	687b      	ldr	r3, [r7, #4]
 8009990:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8009992:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8009994:	687a      	ldr	r2, [r7, #4]
 8009996:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 8009998:	4610      	mov	r0, r2
 800999a:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800999c:	e00e      	b.n	80099bc <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800999e:	6878      	ldr	r0, [r7, #4]
 80099a0:	f000 f99e 	bl	8009ce0 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80099a4:	e00a      	b.n	80099bc <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80099a6:	6878      	ldr	r0, [r7, #4]
 80099a8:	f000 f99a 	bl	8009ce0 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80099ac:	e006      	b.n	80099bc <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 80099ae:	6878      	ldr	r0, [r7, #4]
 80099b0:	f000 f996 	bl	8009ce0 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80099b4:	687b      	ldr	r3, [r7, #4]
 80099b6:	2200      	movs	r2, #0
 80099b8:	645a      	str	r2, [r3, #68]	; 0x44
      }
    }
    return;
 80099ba:	e175      	b.n	8009ca8 <HAL_UART_IRQHandler+0x514>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80099bc:	bf00      	nop
    return;
 80099be:	e173      	b.n	8009ca8 <HAL_UART_IRQHandler+0x514>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80099c0:	687b      	ldr	r3, [r7, #4]
 80099c2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80099c4:	2b01      	cmp	r3, #1
 80099c6:	f040 814f 	bne.w	8009c68 <HAL_UART_IRQHandler+0x4d4>
      && ((isrflags & USART_SR_IDLE) != 0U)
 80099ca:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80099ce:	f003 0310 	and.w	r3, r3, #16
 80099d2:	2b00      	cmp	r3, #0
 80099d4:	f000 8148 	beq.w	8009c68 <HAL_UART_IRQHandler+0x4d4>
      && ((cr1its & USART_SR_IDLE) != 0U))
 80099d8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80099dc:	f003 0310 	and.w	r3, r3, #16
 80099e0:	2b00      	cmp	r3, #0
 80099e2:	f000 8141 	beq.w	8009c68 <HAL_UART_IRQHandler+0x4d4>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 80099e6:	2300      	movs	r3, #0
 80099e8:	60bb      	str	r3, [r7, #8]
 80099ea:	687b      	ldr	r3, [r7, #4]
 80099ec:	681b      	ldr	r3, [r3, #0]
 80099ee:	681b      	ldr	r3, [r3, #0]
 80099f0:	60bb      	str	r3, [r7, #8]
 80099f2:	687b      	ldr	r3, [r7, #4]
 80099f4:	681b      	ldr	r3, [r3, #0]
 80099f6:	685b      	ldr	r3, [r3, #4]
 80099f8:	60bb      	str	r3, [r7, #8]
 80099fa:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80099fc:	687b      	ldr	r3, [r7, #4]
 80099fe:	681b      	ldr	r3, [r3, #0]
 8009a00:	695b      	ldr	r3, [r3, #20]
 8009a02:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009a06:	2b40      	cmp	r3, #64	; 0x40
 8009a08:	f040 80b6 	bne.w	8009b78 <HAL_UART_IRQHandler+0x3e4>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8009a0c:	687b      	ldr	r3, [r7, #4]
 8009a0e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8009a10:	681b      	ldr	r3, [r3, #0]
 8009a12:	685b      	ldr	r3, [r3, #4]
 8009a14:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 8009a18:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 8009a1c:	2b00      	cmp	r3, #0
 8009a1e:	f000 8145 	beq.w	8009cac <HAL_UART_IRQHandler+0x518>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8009a22:	687b      	ldr	r3, [r7, #4]
 8009a24:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8009a26:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8009a2a:	429a      	cmp	r2, r3
 8009a2c:	f080 813e 	bcs.w	8009cac <HAL_UART_IRQHandler+0x518>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8009a30:	687b      	ldr	r3, [r7, #4]
 8009a32:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8009a36:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8009a38:	687b      	ldr	r3, [r7, #4]
 8009a3a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8009a3c:	69db      	ldr	r3, [r3, #28]
 8009a3e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8009a42:	f000 8088 	beq.w	8009b56 <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8009a46:	687b      	ldr	r3, [r7, #4]
 8009a48:	681b      	ldr	r3, [r3, #0]
 8009a4a:	330c      	adds	r3, #12
 8009a4c:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009a50:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8009a54:	e853 3f00 	ldrex	r3, [r3]
 8009a58:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 8009a5c:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8009a60:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8009a64:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8009a68:	687b      	ldr	r3, [r7, #4]
 8009a6a:	681b      	ldr	r3, [r3, #0]
 8009a6c:	330c      	adds	r3, #12
 8009a6e:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
 8009a72:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8009a76:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009a7a:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 8009a7e:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 8009a82:	e841 2300 	strex	r3, r2, [r1]
 8009a86:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 8009a8a:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8009a8e:	2b00      	cmp	r3, #0
 8009a90:	d1d9      	bne.n	8009a46 <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009a92:	687b      	ldr	r3, [r7, #4]
 8009a94:	681b      	ldr	r3, [r3, #0]
 8009a96:	3314      	adds	r3, #20
 8009a98:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009a9a:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8009a9c:	e853 3f00 	ldrex	r3, [r3]
 8009aa0:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 8009aa2:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8009aa4:	f023 0301 	bic.w	r3, r3, #1
 8009aa8:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8009aac:	687b      	ldr	r3, [r7, #4]
 8009aae:	681b      	ldr	r3, [r3, #0]
 8009ab0:	3314      	adds	r3, #20
 8009ab2:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 8009ab6:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 8009aba:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009abc:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 8009abe:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 8009ac2:	e841 2300 	strex	r3, r2, [r1]
 8009ac6:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 8009ac8:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8009aca:	2b00      	cmp	r3, #0
 8009acc:	d1e1      	bne.n	8009a92 <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8009ace:	687b      	ldr	r3, [r7, #4]
 8009ad0:	681b      	ldr	r3, [r3, #0]
 8009ad2:	3314      	adds	r3, #20
 8009ad4:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009ad6:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8009ad8:	e853 3f00 	ldrex	r3, [r3]
 8009adc:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 8009ade:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8009ae0:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8009ae4:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8009ae8:	687b      	ldr	r3, [r7, #4]
 8009aea:	681b      	ldr	r3, [r3, #0]
 8009aec:	3314      	adds	r3, #20
 8009aee:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 8009af2:	66fa      	str	r2, [r7, #108]	; 0x6c
 8009af4:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009af6:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 8009af8:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8009afa:	e841 2300 	strex	r3, r2, [r1]
 8009afe:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 8009b00:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8009b02:	2b00      	cmp	r3, #0
 8009b04:	d1e3      	bne.n	8009ace <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8009b06:	687b      	ldr	r3, [r7, #4]
 8009b08:	2220      	movs	r2, #32
 8009b0a:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009b0e:	687b      	ldr	r3, [r7, #4]
 8009b10:	2200      	movs	r2, #0
 8009b12:	631a      	str	r2, [r3, #48]	; 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8009b14:	687b      	ldr	r3, [r7, #4]
 8009b16:	681b      	ldr	r3, [r3, #0]
 8009b18:	330c      	adds	r3, #12
 8009b1a:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009b1c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8009b1e:	e853 3f00 	ldrex	r3, [r3]
 8009b22:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 8009b24:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8009b26:	f023 0310 	bic.w	r3, r3, #16
 8009b2a:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 8009b2e:	687b      	ldr	r3, [r7, #4]
 8009b30:	681b      	ldr	r3, [r3, #0]
 8009b32:	330c      	adds	r3, #12
 8009b34:	f8d7 20ac 	ldr.w	r2, [r7, #172]	; 0xac
 8009b38:	65ba      	str	r2, [r7, #88]	; 0x58
 8009b3a:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009b3c:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8009b3e:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8009b40:	e841 2300 	strex	r3, r2, [r1]
 8009b44:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 8009b46:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8009b48:	2b00      	cmp	r3, #0
 8009b4a:	d1e3      	bne.n	8009b14 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8009b4c:	687b      	ldr	r3, [r7, #4]
 8009b4e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8009b50:	4618      	mov	r0, r3
 8009b52:	f7fd f930 	bl	8006db6 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8009b56:	687b      	ldr	r3, [r7, #4]
 8009b58:	2202      	movs	r2, #2
 8009b5a:	635a      	str	r2, [r3, #52]	; 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8009b5c:	687b      	ldr	r3, [r7, #4]
 8009b5e:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8009b60:	687b      	ldr	r3, [r7, #4]
 8009b62:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8009b64:	b29b      	uxth	r3, r3
 8009b66:	1ad3      	subs	r3, r2, r3
 8009b68:	b29b      	uxth	r3, r3
 8009b6a:	4619      	mov	r1, r3
 8009b6c:	6878      	ldr	r0, [r7, #4]
 8009b6e:	f000 f8c1 	bl	8009cf4 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8009b72:	e09b      	b.n	8009cac <HAL_UART_IRQHandler+0x518>
 8009b74:	08009dd3 	.word	0x08009dd3
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8009b78:	687b      	ldr	r3, [r7, #4]
 8009b7a:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8009b7c:	687b      	ldr	r3, [r7, #4]
 8009b7e:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8009b80:	b29b      	uxth	r3, r3
 8009b82:	1ad3      	subs	r3, r2, r3
 8009b84:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 8009b88:	687b      	ldr	r3, [r7, #4]
 8009b8a:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8009b8c:	b29b      	uxth	r3, r3
 8009b8e:	2b00      	cmp	r3, #0
 8009b90:	f000 808e 	beq.w	8009cb0 <HAL_UART_IRQHandler+0x51c>
          && (nb_rx_data > 0U))
 8009b94:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8009b98:	2b00      	cmp	r3, #0
 8009b9a:	f000 8089 	beq.w	8009cb0 <HAL_UART_IRQHandler+0x51c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8009b9e:	687b      	ldr	r3, [r7, #4]
 8009ba0:	681b      	ldr	r3, [r3, #0]
 8009ba2:	330c      	adds	r3, #12
 8009ba4:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009ba6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009ba8:	e853 3f00 	ldrex	r3, [r3]
 8009bac:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8009bae:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8009bb0:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8009bb4:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8009bb8:	687b      	ldr	r3, [r7, #4]
 8009bba:	681b      	ldr	r3, [r3, #0]
 8009bbc:	330c      	adds	r3, #12
 8009bbe:	f8d7 20c8 	ldr.w	r2, [r7, #200]	; 0xc8
 8009bc2:	647a      	str	r2, [r7, #68]	; 0x44
 8009bc4:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009bc6:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8009bc8:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8009bca:	e841 2300 	strex	r3, r2, [r1]
 8009bce:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8009bd0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8009bd2:	2b00      	cmp	r3, #0
 8009bd4:	d1e3      	bne.n	8009b9e <HAL_UART_IRQHandler+0x40a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009bd6:	687b      	ldr	r3, [r7, #4]
 8009bd8:	681b      	ldr	r3, [r3, #0]
 8009bda:	3314      	adds	r3, #20
 8009bdc:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009bde:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009be0:	e853 3f00 	ldrex	r3, [r3]
 8009be4:	623b      	str	r3, [r7, #32]
   return(result);
 8009be6:	6a3b      	ldr	r3, [r7, #32]
 8009be8:	f023 0301 	bic.w	r3, r3, #1
 8009bec:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 8009bf0:	687b      	ldr	r3, [r7, #4]
 8009bf2:	681b      	ldr	r3, [r3, #0]
 8009bf4:	3314      	adds	r3, #20
 8009bf6:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 8009bfa:	633a      	str	r2, [r7, #48]	; 0x30
 8009bfc:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009bfe:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8009c00:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8009c02:	e841 2300 	strex	r3, r2, [r1]
 8009c06:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8009c08:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009c0a:	2b00      	cmp	r3, #0
 8009c0c:	d1e3      	bne.n	8009bd6 <HAL_UART_IRQHandler+0x442>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8009c0e:	687b      	ldr	r3, [r7, #4]
 8009c10:	2220      	movs	r2, #32
 8009c12:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009c16:	687b      	ldr	r3, [r7, #4]
 8009c18:	2200      	movs	r2, #0
 8009c1a:	631a      	str	r2, [r3, #48]	; 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8009c1c:	687b      	ldr	r3, [r7, #4]
 8009c1e:	681b      	ldr	r3, [r3, #0]
 8009c20:	330c      	adds	r3, #12
 8009c22:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009c24:	693b      	ldr	r3, [r7, #16]
 8009c26:	e853 3f00 	ldrex	r3, [r3]
 8009c2a:	60fb      	str	r3, [r7, #12]
   return(result);
 8009c2c:	68fb      	ldr	r3, [r7, #12]
 8009c2e:	f023 0310 	bic.w	r3, r3, #16
 8009c32:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8009c36:	687b      	ldr	r3, [r7, #4]
 8009c38:	681b      	ldr	r3, [r3, #0]
 8009c3a:	330c      	adds	r3, #12
 8009c3c:	f8d7 20c0 	ldr.w	r2, [r7, #192]	; 0xc0
 8009c40:	61fa      	str	r2, [r7, #28]
 8009c42:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009c44:	69b9      	ldr	r1, [r7, #24]
 8009c46:	69fa      	ldr	r2, [r7, #28]
 8009c48:	e841 2300 	strex	r3, r2, [r1]
 8009c4c:	617b      	str	r3, [r7, #20]
   return(result);
 8009c4e:	697b      	ldr	r3, [r7, #20]
 8009c50:	2b00      	cmp	r3, #0
 8009c52:	d1e3      	bne.n	8009c1c <HAL_UART_IRQHandler+0x488>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8009c54:	687b      	ldr	r3, [r7, #4]
 8009c56:	2202      	movs	r2, #2
 8009c58:	635a      	str	r2, [r3, #52]	; 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8009c5a:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8009c5e:	4619      	mov	r1, r3
 8009c60:	6878      	ldr	r0, [r7, #4]
 8009c62:	f000 f847 	bl	8009cf4 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8009c66:	e023      	b.n	8009cb0 <HAL_UART_IRQHandler+0x51c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8009c68:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8009c6c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8009c70:	2b00      	cmp	r3, #0
 8009c72:	d009      	beq.n	8009c88 <HAL_UART_IRQHandler+0x4f4>
 8009c74:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8009c78:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8009c7c:	2b00      	cmp	r3, #0
 8009c7e:	d003      	beq.n	8009c88 <HAL_UART_IRQHandler+0x4f4>
  {
    UART_Transmit_IT(huart);
 8009c80:	6878      	ldr	r0, [r7, #4]
 8009c82:	f000 f8ba 	bl	8009dfa <UART_Transmit_IT>
    return;
 8009c86:	e014      	b.n	8009cb2 <HAL_UART_IRQHandler+0x51e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8009c88:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8009c8c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009c90:	2b00      	cmp	r3, #0
 8009c92:	d00e      	beq.n	8009cb2 <HAL_UART_IRQHandler+0x51e>
 8009c94:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8009c98:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009c9c:	2b00      	cmp	r3, #0
 8009c9e:	d008      	beq.n	8009cb2 <HAL_UART_IRQHandler+0x51e>
  {
    UART_EndTransmit_IT(huart);
 8009ca0:	6878      	ldr	r0, [r7, #4]
 8009ca2:	f000 f8fa 	bl	8009e9a <UART_EndTransmit_IT>
    return;
 8009ca6:	e004      	b.n	8009cb2 <HAL_UART_IRQHandler+0x51e>
    return;
 8009ca8:	bf00      	nop
 8009caa:	e002      	b.n	8009cb2 <HAL_UART_IRQHandler+0x51e>
      return;
 8009cac:	bf00      	nop
 8009cae:	e000      	b.n	8009cb2 <HAL_UART_IRQHandler+0x51e>
      return;
 8009cb0:	bf00      	nop
  }
}
 8009cb2:	37e8      	adds	r7, #232	; 0xe8
 8009cb4:	46bd      	mov	sp, r7
 8009cb6:	bd80      	pop	{r7, pc}

08009cb8 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8009cb8:	b480      	push	{r7}
 8009cba:	b083      	sub	sp, #12
 8009cbc:	af00      	add	r7, sp, #0
 8009cbe:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8009cc0:	bf00      	nop
 8009cc2:	370c      	adds	r7, #12
 8009cc4:	46bd      	mov	sp, r7
 8009cc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009cca:	4770      	bx	lr

08009ccc <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8009ccc:	b480      	push	{r7}
 8009cce:	b083      	sub	sp, #12
 8009cd0:	af00      	add	r7, sp, #0
 8009cd2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 8009cd4:	bf00      	nop
 8009cd6:	370c      	adds	r7, #12
 8009cd8:	46bd      	mov	sp, r7
 8009cda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009cde:	4770      	bx	lr

08009ce0 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8009ce0:	b480      	push	{r7}
 8009ce2:	b083      	sub	sp, #12
 8009ce4:	af00      	add	r7, sp, #0
 8009ce6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8009ce8:	bf00      	nop
 8009cea:	370c      	adds	r7, #12
 8009cec:	46bd      	mov	sp, r7
 8009cee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009cf2:	4770      	bx	lr

08009cf4 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8009cf4:	b480      	push	{r7}
 8009cf6:	b083      	sub	sp, #12
 8009cf8:	af00      	add	r7, sp, #0
 8009cfa:	6078      	str	r0, [r7, #4]
 8009cfc:	460b      	mov	r3, r1
 8009cfe:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8009d00:	bf00      	nop
 8009d02:	370c      	adds	r7, #12
 8009d04:	46bd      	mov	sp, r7
 8009d06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d0a:	4770      	bx	lr

08009d0c <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8009d0c:	b480      	push	{r7}
 8009d0e:	b095      	sub	sp, #84	; 0x54
 8009d10:	af00      	add	r7, sp, #0
 8009d12:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8009d14:	687b      	ldr	r3, [r7, #4]
 8009d16:	681b      	ldr	r3, [r3, #0]
 8009d18:	330c      	adds	r3, #12
 8009d1a:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009d1c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8009d1e:	e853 3f00 	ldrex	r3, [r3]
 8009d22:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8009d24:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009d26:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8009d2a:	64fb      	str	r3, [r7, #76]	; 0x4c
 8009d2c:	687b      	ldr	r3, [r7, #4]
 8009d2e:	681b      	ldr	r3, [r3, #0]
 8009d30:	330c      	adds	r3, #12
 8009d32:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8009d34:	643a      	str	r2, [r7, #64]	; 0x40
 8009d36:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009d38:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8009d3a:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8009d3c:	e841 2300 	strex	r3, r2, [r1]
 8009d40:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8009d42:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009d44:	2b00      	cmp	r3, #0
 8009d46:	d1e5      	bne.n	8009d14 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009d48:	687b      	ldr	r3, [r7, #4]
 8009d4a:	681b      	ldr	r3, [r3, #0]
 8009d4c:	3314      	adds	r3, #20
 8009d4e:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009d50:	6a3b      	ldr	r3, [r7, #32]
 8009d52:	e853 3f00 	ldrex	r3, [r3]
 8009d56:	61fb      	str	r3, [r7, #28]
   return(result);
 8009d58:	69fb      	ldr	r3, [r7, #28]
 8009d5a:	f023 0301 	bic.w	r3, r3, #1
 8009d5e:	64bb      	str	r3, [r7, #72]	; 0x48
 8009d60:	687b      	ldr	r3, [r7, #4]
 8009d62:	681b      	ldr	r3, [r3, #0]
 8009d64:	3314      	adds	r3, #20
 8009d66:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8009d68:	62fa      	str	r2, [r7, #44]	; 0x2c
 8009d6a:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009d6c:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8009d6e:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8009d70:	e841 2300 	strex	r3, r2, [r1]
 8009d74:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8009d76:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009d78:	2b00      	cmp	r3, #0
 8009d7a:	d1e5      	bne.n	8009d48 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8009d7c:	687b      	ldr	r3, [r7, #4]
 8009d7e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009d80:	2b01      	cmp	r3, #1
 8009d82:	d119      	bne.n	8009db8 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8009d84:	687b      	ldr	r3, [r7, #4]
 8009d86:	681b      	ldr	r3, [r3, #0]
 8009d88:	330c      	adds	r3, #12
 8009d8a:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009d8c:	68fb      	ldr	r3, [r7, #12]
 8009d8e:	e853 3f00 	ldrex	r3, [r3]
 8009d92:	60bb      	str	r3, [r7, #8]
   return(result);
 8009d94:	68bb      	ldr	r3, [r7, #8]
 8009d96:	f023 0310 	bic.w	r3, r3, #16
 8009d9a:	647b      	str	r3, [r7, #68]	; 0x44
 8009d9c:	687b      	ldr	r3, [r7, #4]
 8009d9e:	681b      	ldr	r3, [r3, #0]
 8009da0:	330c      	adds	r3, #12
 8009da2:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8009da4:	61ba      	str	r2, [r7, #24]
 8009da6:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009da8:	6979      	ldr	r1, [r7, #20]
 8009daa:	69ba      	ldr	r2, [r7, #24]
 8009dac:	e841 2300 	strex	r3, r2, [r1]
 8009db0:	613b      	str	r3, [r7, #16]
   return(result);
 8009db2:	693b      	ldr	r3, [r7, #16]
 8009db4:	2b00      	cmp	r3, #0
 8009db6:	d1e5      	bne.n	8009d84 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8009db8:	687b      	ldr	r3, [r7, #4]
 8009dba:	2220      	movs	r2, #32
 8009dbc:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009dc0:	687b      	ldr	r3, [r7, #4]
 8009dc2:	2200      	movs	r2, #0
 8009dc4:	631a      	str	r2, [r3, #48]	; 0x30
}
 8009dc6:	bf00      	nop
 8009dc8:	3754      	adds	r7, #84	; 0x54
 8009dca:	46bd      	mov	sp, r7
 8009dcc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009dd0:	4770      	bx	lr

08009dd2 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8009dd2:	b580      	push	{r7, lr}
 8009dd4:	b084      	sub	sp, #16
 8009dd6:	af00      	add	r7, sp, #0
 8009dd8:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8009dda:	687b      	ldr	r3, [r7, #4]
 8009ddc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009dde:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8009de0:	68fb      	ldr	r3, [r7, #12]
 8009de2:	2200      	movs	r2, #0
 8009de4:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 8009de6:	68fb      	ldr	r3, [r7, #12]
 8009de8:	2200      	movs	r2, #0
 8009dea:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8009dec:	68f8      	ldr	r0, [r7, #12]
 8009dee:	f7ff ff77 	bl	8009ce0 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8009df2:	bf00      	nop
 8009df4:	3710      	adds	r7, #16
 8009df6:	46bd      	mov	sp, r7
 8009df8:	bd80      	pop	{r7, pc}

08009dfa <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8009dfa:	b480      	push	{r7}
 8009dfc:	b085      	sub	sp, #20
 8009dfe:	af00      	add	r7, sp, #0
 8009e00:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8009e02:	687b      	ldr	r3, [r7, #4]
 8009e04:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8009e08:	b2db      	uxtb	r3, r3
 8009e0a:	2b21      	cmp	r3, #33	; 0x21
 8009e0c:	d13e      	bne.n	8009e8c <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8009e0e:	687b      	ldr	r3, [r7, #4]
 8009e10:	689b      	ldr	r3, [r3, #8]
 8009e12:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8009e16:	d114      	bne.n	8009e42 <UART_Transmit_IT+0x48>
 8009e18:	687b      	ldr	r3, [r7, #4]
 8009e1a:	691b      	ldr	r3, [r3, #16]
 8009e1c:	2b00      	cmp	r3, #0
 8009e1e:	d110      	bne.n	8009e42 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8009e20:	687b      	ldr	r3, [r7, #4]
 8009e22:	6a1b      	ldr	r3, [r3, #32]
 8009e24:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8009e26:	68fb      	ldr	r3, [r7, #12]
 8009e28:	881b      	ldrh	r3, [r3, #0]
 8009e2a:	461a      	mov	r2, r3
 8009e2c:	687b      	ldr	r3, [r7, #4]
 8009e2e:	681b      	ldr	r3, [r3, #0]
 8009e30:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8009e34:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8009e36:	687b      	ldr	r3, [r7, #4]
 8009e38:	6a1b      	ldr	r3, [r3, #32]
 8009e3a:	1c9a      	adds	r2, r3, #2
 8009e3c:	687b      	ldr	r3, [r7, #4]
 8009e3e:	621a      	str	r2, [r3, #32]
 8009e40:	e008      	b.n	8009e54 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8009e42:	687b      	ldr	r3, [r7, #4]
 8009e44:	6a1b      	ldr	r3, [r3, #32]
 8009e46:	1c59      	adds	r1, r3, #1
 8009e48:	687a      	ldr	r2, [r7, #4]
 8009e4a:	6211      	str	r1, [r2, #32]
 8009e4c:	781a      	ldrb	r2, [r3, #0]
 8009e4e:	687b      	ldr	r3, [r7, #4]
 8009e50:	681b      	ldr	r3, [r3, #0]
 8009e52:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8009e54:	687b      	ldr	r3, [r7, #4]
 8009e56:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8009e58:	b29b      	uxth	r3, r3
 8009e5a:	3b01      	subs	r3, #1
 8009e5c:	b29b      	uxth	r3, r3
 8009e5e:	687a      	ldr	r2, [r7, #4]
 8009e60:	4619      	mov	r1, r3
 8009e62:	84d1      	strh	r1, [r2, #38]	; 0x26
 8009e64:	2b00      	cmp	r3, #0
 8009e66:	d10f      	bne.n	8009e88 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8009e68:	687b      	ldr	r3, [r7, #4]
 8009e6a:	681b      	ldr	r3, [r3, #0]
 8009e6c:	68da      	ldr	r2, [r3, #12]
 8009e6e:	687b      	ldr	r3, [r7, #4]
 8009e70:	681b      	ldr	r3, [r3, #0]
 8009e72:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8009e76:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8009e78:	687b      	ldr	r3, [r7, #4]
 8009e7a:	681b      	ldr	r3, [r3, #0]
 8009e7c:	68da      	ldr	r2, [r3, #12]
 8009e7e:	687b      	ldr	r3, [r7, #4]
 8009e80:	681b      	ldr	r3, [r3, #0]
 8009e82:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8009e86:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8009e88:	2300      	movs	r3, #0
 8009e8a:	e000      	b.n	8009e8e <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8009e8c:	2302      	movs	r3, #2
  }
}
 8009e8e:	4618      	mov	r0, r3
 8009e90:	3714      	adds	r7, #20
 8009e92:	46bd      	mov	sp, r7
 8009e94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e98:	4770      	bx	lr

08009e9a <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8009e9a:	b580      	push	{r7, lr}
 8009e9c:	b082      	sub	sp, #8
 8009e9e:	af00      	add	r7, sp, #0
 8009ea0:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8009ea2:	687b      	ldr	r3, [r7, #4]
 8009ea4:	681b      	ldr	r3, [r3, #0]
 8009ea6:	68da      	ldr	r2, [r3, #12]
 8009ea8:	687b      	ldr	r3, [r7, #4]
 8009eaa:	681b      	ldr	r3, [r3, #0]
 8009eac:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8009eb0:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8009eb2:	687b      	ldr	r3, [r7, #4]
 8009eb4:	2220      	movs	r2, #32
 8009eb6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8009eba:	6878      	ldr	r0, [r7, #4]
 8009ebc:	f7ff fefc 	bl	8009cb8 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8009ec0:	2300      	movs	r3, #0
}
 8009ec2:	4618      	mov	r0, r3
 8009ec4:	3708      	adds	r7, #8
 8009ec6:	46bd      	mov	sp, r7
 8009ec8:	bd80      	pop	{r7, pc}

08009eca <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8009eca:	b580      	push	{r7, lr}
 8009ecc:	b08c      	sub	sp, #48	; 0x30
 8009ece:	af00      	add	r7, sp, #0
 8009ed0:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8009ed2:	687b      	ldr	r3, [r7, #4]
 8009ed4:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8009ed8:	b2db      	uxtb	r3, r3
 8009eda:	2b22      	cmp	r3, #34	; 0x22
 8009edc:	f040 80ae 	bne.w	800a03c <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8009ee0:	687b      	ldr	r3, [r7, #4]
 8009ee2:	689b      	ldr	r3, [r3, #8]
 8009ee4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8009ee8:	d117      	bne.n	8009f1a <UART_Receive_IT+0x50>
 8009eea:	687b      	ldr	r3, [r7, #4]
 8009eec:	691b      	ldr	r3, [r3, #16]
 8009eee:	2b00      	cmp	r3, #0
 8009ef0:	d113      	bne.n	8009f1a <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 8009ef2:	2300      	movs	r3, #0
 8009ef4:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8009ef6:	687b      	ldr	r3, [r7, #4]
 8009ef8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009efa:	62bb      	str	r3, [r7, #40]	; 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8009efc:	687b      	ldr	r3, [r7, #4]
 8009efe:	681b      	ldr	r3, [r3, #0]
 8009f00:	685b      	ldr	r3, [r3, #4]
 8009f02:	b29b      	uxth	r3, r3
 8009f04:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8009f08:	b29a      	uxth	r2, r3
 8009f0a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009f0c:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8009f0e:	687b      	ldr	r3, [r7, #4]
 8009f10:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009f12:	1c9a      	adds	r2, r3, #2
 8009f14:	687b      	ldr	r3, [r7, #4]
 8009f16:	629a      	str	r2, [r3, #40]	; 0x28
 8009f18:	e026      	b.n	8009f68 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8009f1a:	687b      	ldr	r3, [r7, #4]
 8009f1c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009f1e:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits  = NULL;
 8009f20:	2300      	movs	r3, #0
 8009f22:	62bb      	str	r3, [r7, #40]	; 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8009f24:	687b      	ldr	r3, [r7, #4]
 8009f26:	689b      	ldr	r3, [r3, #8]
 8009f28:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8009f2c:	d007      	beq.n	8009f3e <UART_Receive_IT+0x74>
 8009f2e:	687b      	ldr	r3, [r7, #4]
 8009f30:	689b      	ldr	r3, [r3, #8]
 8009f32:	2b00      	cmp	r3, #0
 8009f34:	d10a      	bne.n	8009f4c <UART_Receive_IT+0x82>
 8009f36:	687b      	ldr	r3, [r7, #4]
 8009f38:	691b      	ldr	r3, [r3, #16]
 8009f3a:	2b00      	cmp	r3, #0
 8009f3c:	d106      	bne.n	8009f4c <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8009f3e:	687b      	ldr	r3, [r7, #4]
 8009f40:	681b      	ldr	r3, [r3, #0]
 8009f42:	685b      	ldr	r3, [r3, #4]
 8009f44:	b2da      	uxtb	r2, r3
 8009f46:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009f48:	701a      	strb	r2, [r3, #0]
 8009f4a:	e008      	b.n	8009f5e <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8009f4c:	687b      	ldr	r3, [r7, #4]
 8009f4e:	681b      	ldr	r3, [r3, #0]
 8009f50:	685b      	ldr	r3, [r3, #4]
 8009f52:	b2db      	uxtb	r3, r3
 8009f54:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8009f58:	b2da      	uxtb	r2, r3
 8009f5a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009f5c:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8009f5e:	687b      	ldr	r3, [r7, #4]
 8009f60:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009f62:	1c5a      	adds	r2, r3, #1
 8009f64:	687b      	ldr	r3, [r7, #4]
 8009f66:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 8009f68:	687b      	ldr	r3, [r7, #4]
 8009f6a:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8009f6c:	b29b      	uxth	r3, r3
 8009f6e:	3b01      	subs	r3, #1
 8009f70:	b29b      	uxth	r3, r3
 8009f72:	687a      	ldr	r2, [r7, #4]
 8009f74:	4619      	mov	r1, r3
 8009f76:	85d1      	strh	r1, [r2, #46]	; 0x2e
 8009f78:	2b00      	cmp	r3, #0
 8009f7a:	d15d      	bne.n	800a038 <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8009f7c:	687b      	ldr	r3, [r7, #4]
 8009f7e:	681b      	ldr	r3, [r3, #0]
 8009f80:	68da      	ldr	r2, [r3, #12]
 8009f82:	687b      	ldr	r3, [r7, #4]
 8009f84:	681b      	ldr	r3, [r3, #0]
 8009f86:	f022 0220 	bic.w	r2, r2, #32
 8009f8a:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8009f8c:	687b      	ldr	r3, [r7, #4]
 8009f8e:	681b      	ldr	r3, [r3, #0]
 8009f90:	68da      	ldr	r2, [r3, #12]
 8009f92:	687b      	ldr	r3, [r7, #4]
 8009f94:	681b      	ldr	r3, [r3, #0]
 8009f96:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8009f9a:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8009f9c:	687b      	ldr	r3, [r7, #4]
 8009f9e:	681b      	ldr	r3, [r3, #0]
 8009fa0:	695a      	ldr	r2, [r3, #20]
 8009fa2:	687b      	ldr	r3, [r7, #4]
 8009fa4:	681b      	ldr	r3, [r3, #0]
 8009fa6:	f022 0201 	bic.w	r2, r2, #1
 8009faa:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8009fac:	687b      	ldr	r3, [r7, #4]
 8009fae:	2220      	movs	r2, #32
 8009fb0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8009fb4:	687b      	ldr	r3, [r7, #4]
 8009fb6:	2200      	movs	r2, #0
 8009fb8:	635a      	str	r2, [r3, #52]	; 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8009fba:	687b      	ldr	r3, [r7, #4]
 8009fbc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009fbe:	2b01      	cmp	r3, #1
 8009fc0:	d135      	bne.n	800a02e <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009fc2:	687b      	ldr	r3, [r7, #4]
 8009fc4:	2200      	movs	r2, #0
 8009fc6:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8009fc8:	687b      	ldr	r3, [r7, #4]
 8009fca:	681b      	ldr	r3, [r3, #0]
 8009fcc:	330c      	adds	r3, #12
 8009fce:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009fd0:	697b      	ldr	r3, [r7, #20]
 8009fd2:	e853 3f00 	ldrex	r3, [r3]
 8009fd6:	613b      	str	r3, [r7, #16]
   return(result);
 8009fd8:	693b      	ldr	r3, [r7, #16]
 8009fda:	f023 0310 	bic.w	r3, r3, #16
 8009fde:	627b      	str	r3, [r7, #36]	; 0x24
 8009fe0:	687b      	ldr	r3, [r7, #4]
 8009fe2:	681b      	ldr	r3, [r3, #0]
 8009fe4:	330c      	adds	r3, #12
 8009fe6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8009fe8:	623a      	str	r2, [r7, #32]
 8009fea:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009fec:	69f9      	ldr	r1, [r7, #28]
 8009fee:	6a3a      	ldr	r2, [r7, #32]
 8009ff0:	e841 2300 	strex	r3, r2, [r1]
 8009ff4:	61bb      	str	r3, [r7, #24]
   return(result);
 8009ff6:	69bb      	ldr	r3, [r7, #24]
 8009ff8:	2b00      	cmp	r3, #0
 8009ffa:	d1e5      	bne.n	8009fc8 <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8009ffc:	687b      	ldr	r3, [r7, #4]
 8009ffe:	681b      	ldr	r3, [r3, #0]
 800a000:	681b      	ldr	r3, [r3, #0]
 800a002:	f003 0310 	and.w	r3, r3, #16
 800a006:	2b10      	cmp	r3, #16
 800a008:	d10a      	bne.n	800a020 <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 800a00a:	2300      	movs	r3, #0
 800a00c:	60fb      	str	r3, [r7, #12]
 800a00e:	687b      	ldr	r3, [r7, #4]
 800a010:	681b      	ldr	r3, [r3, #0]
 800a012:	681b      	ldr	r3, [r3, #0]
 800a014:	60fb      	str	r3, [r7, #12]
 800a016:	687b      	ldr	r3, [r7, #4]
 800a018:	681b      	ldr	r3, [r3, #0]
 800a01a:	685b      	ldr	r3, [r3, #4]
 800a01c:	60fb      	str	r3, [r7, #12]
 800a01e:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800a020:	687b      	ldr	r3, [r7, #4]
 800a022:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 800a024:	4619      	mov	r1, r3
 800a026:	6878      	ldr	r0, [r7, #4]
 800a028:	f7ff fe64 	bl	8009cf4 <HAL_UARTEx_RxEventCallback>
 800a02c:	e002      	b.n	800a034 <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 800a02e:	6878      	ldr	r0, [r7, #4]
 800a030:	f7ff fe4c 	bl	8009ccc <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 800a034:	2300      	movs	r3, #0
 800a036:	e002      	b.n	800a03e <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 800a038:	2300      	movs	r3, #0
 800a03a:	e000      	b.n	800a03e <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 800a03c:	2302      	movs	r3, #2
  }
}
 800a03e:	4618      	mov	r0, r3
 800a040:	3730      	adds	r7, #48	; 0x30
 800a042:	46bd      	mov	sp, r7
 800a044:	bd80      	pop	{r7, pc}
	...

0800a048 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 800a048:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800a04c:	b0c0      	sub	sp, #256	; 0x100
 800a04e:	af00      	add	r7, sp, #0
 800a050:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800a054:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800a058:	681b      	ldr	r3, [r3, #0]
 800a05a:	691b      	ldr	r3, [r3, #16]
 800a05c:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 800a060:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800a064:	68d9      	ldr	r1, [r3, #12]
 800a066:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800a06a:	681a      	ldr	r2, [r3, #0]
 800a06c:	ea40 0301 	orr.w	r3, r0, r1
 800a070:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800a072:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800a076:	689a      	ldr	r2, [r3, #8]
 800a078:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800a07c:	691b      	ldr	r3, [r3, #16]
 800a07e:	431a      	orrs	r2, r3
 800a080:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800a084:	695b      	ldr	r3, [r3, #20]
 800a086:	431a      	orrs	r2, r3
 800a088:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800a08c:	69db      	ldr	r3, [r3, #28]
 800a08e:	4313      	orrs	r3, r2
 800a090:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 800a094:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800a098:	681b      	ldr	r3, [r3, #0]
 800a09a:	68db      	ldr	r3, [r3, #12]
 800a09c:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 800a0a0:	f021 010c 	bic.w	r1, r1, #12
 800a0a4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800a0a8:	681a      	ldr	r2, [r3, #0]
 800a0aa:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 800a0ae:	430b      	orrs	r3, r1
 800a0b0:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800a0b2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800a0b6:	681b      	ldr	r3, [r3, #0]
 800a0b8:	695b      	ldr	r3, [r3, #20]
 800a0ba:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 800a0be:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800a0c2:	6999      	ldr	r1, [r3, #24]
 800a0c4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800a0c8:	681a      	ldr	r2, [r3, #0]
 800a0ca:	ea40 0301 	orr.w	r3, r0, r1
 800a0ce:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 800a0d0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800a0d4:	681a      	ldr	r2, [r3, #0]
 800a0d6:	4b8f      	ldr	r3, [pc, #572]	; (800a314 <UART_SetConfig+0x2cc>)
 800a0d8:	429a      	cmp	r2, r3
 800a0da:	d005      	beq.n	800a0e8 <UART_SetConfig+0xa0>
 800a0dc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800a0e0:	681a      	ldr	r2, [r3, #0]
 800a0e2:	4b8d      	ldr	r3, [pc, #564]	; (800a318 <UART_SetConfig+0x2d0>)
 800a0e4:	429a      	cmp	r2, r3
 800a0e6:	d104      	bne.n	800a0f2 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 800a0e8:	f7fe fe80 	bl	8008dec <HAL_RCC_GetPCLK2Freq>
 800a0ec:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 800a0f0:	e003      	b.n	800a0fa <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 800a0f2:	f7fe fe67 	bl	8008dc4 <HAL_RCC_GetPCLK1Freq>
 800a0f6:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800a0fa:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800a0fe:	69db      	ldr	r3, [r3, #28]
 800a100:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800a104:	f040 810c 	bne.w	800a320 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 800a108:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800a10c:	2200      	movs	r2, #0
 800a10e:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 800a112:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 800a116:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 800a11a:	4622      	mov	r2, r4
 800a11c:	462b      	mov	r3, r5
 800a11e:	1891      	adds	r1, r2, r2
 800a120:	65b9      	str	r1, [r7, #88]	; 0x58
 800a122:	415b      	adcs	r3, r3
 800a124:	65fb      	str	r3, [r7, #92]	; 0x5c
 800a126:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 800a12a:	4621      	mov	r1, r4
 800a12c:	eb12 0801 	adds.w	r8, r2, r1
 800a130:	4629      	mov	r1, r5
 800a132:	eb43 0901 	adc.w	r9, r3, r1
 800a136:	f04f 0200 	mov.w	r2, #0
 800a13a:	f04f 0300 	mov.w	r3, #0
 800a13e:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800a142:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800a146:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800a14a:	4690      	mov	r8, r2
 800a14c:	4699      	mov	r9, r3
 800a14e:	4623      	mov	r3, r4
 800a150:	eb18 0303 	adds.w	r3, r8, r3
 800a154:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 800a158:	462b      	mov	r3, r5
 800a15a:	eb49 0303 	adc.w	r3, r9, r3
 800a15e:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 800a162:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800a166:	685b      	ldr	r3, [r3, #4]
 800a168:	2200      	movs	r2, #0
 800a16a:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 800a16e:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 800a172:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 800a176:	460b      	mov	r3, r1
 800a178:	18db      	adds	r3, r3, r3
 800a17a:	653b      	str	r3, [r7, #80]	; 0x50
 800a17c:	4613      	mov	r3, r2
 800a17e:	eb42 0303 	adc.w	r3, r2, r3
 800a182:	657b      	str	r3, [r7, #84]	; 0x54
 800a184:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 800a188:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 800a18c:	f7f6 fd64 	bl	8000c58 <__aeabi_uldivmod>
 800a190:	4602      	mov	r2, r0
 800a192:	460b      	mov	r3, r1
 800a194:	4b61      	ldr	r3, [pc, #388]	; (800a31c <UART_SetConfig+0x2d4>)
 800a196:	fba3 2302 	umull	r2, r3, r3, r2
 800a19a:	095b      	lsrs	r3, r3, #5
 800a19c:	011c      	lsls	r4, r3, #4
 800a19e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800a1a2:	2200      	movs	r2, #0
 800a1a4:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 800a1a8:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 800a1ac:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 800a1b0:	4642      	mov	r2, r8
 800a1b2:	464b      	mov	r3, r9
 800a1b4:	1891      	adds	r1, r2, r2
 800a1b6:	64b9      	str	r1, [r7, #72]	; 0x48
 800a1b8:	415b      	adcs	r3, r3
 800a1ba:	64fb      	str	r3, [r7, #76]	; 0x4c
 800a1bc:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 800a1c0:	4641      	mov	r1, r8
 800a1c2:	eb12 0a01 	adds.w	sl, r2, r1
 800a1c6:	4649      	mov	r1, r9
 800a1c8:	eb43 0b01 	adc.w	fp, r3, r1
 800a1cc:	f04f 0200 	mov.w	r2, #0
 800a1d0:	f04f 0300 	mov.w	r3, #0
 800a1d4:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 800a1d8:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 800a1dc:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800a1e0:	4692      	mov	sl, r2
 800a1e2:	469b      	mov	fp, r3
 800a1e4:	4643      	mov	r3, r8
 800a1e6:	eb1a 0303 	adds.w	r3, sl, r3
 800a1ea:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 800a1ee:	464b      	mov	r3, r9
 800a1f0:	eb4b 0303 	adc.w	r3, fp, r3
 800a1f4:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 800a1f8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800a1fc:	685b      	ldr	r3, [r3, #4]
 800a1fe:	2200      	movs	r2, #0
 800a200:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 800a204:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 800a208:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 800a20c:	460b      	mov	r3, r1
 800a20e:	18db      	adds	r3, r3, r3
 800a210:	643b      	str	r3, [r7, #64]	; 0x40
 800a212:	4613      	mov	r3, r2
 800a214:	eb42 0303 	adc.w	r3, r2, r3
 800a218:	647b      	str	r3, [r7, #68]	; 0x44
 800a21a:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 800a21e:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 800a222:	f7f6 fd19 	bl	8000c58 <__aeabi_uldivmod>
 800a226:	4602      	mov	r2, r0
 800a228:	460b      	mov	r3, r1
 800a22a:	4611      	mov	r1, r2
 800a22c:	4b3b      	ldr	r3, [pc, #236]	; (800a31c <UART_SetConfig+0x2d4>)
 800a22e:	fba3 2301 	umull	r2, r3, r3, r1
 800a232:	095b      	lsrs	r3, r3, #5
 800a234:	2264      	movs	r2, #100	; 0x64
 800a236:	fb02 f303 	mul.w	r3, r2, r3
 800a23a:	1acb      	subs	r3, r1, r3
 800a23c:	00db      	lsls	r3, r3, #3
 800a23e:	f103 0232 	add.w	r2, r3, #50	; 0x32
 800a242:	4b36      	ldr	r3, [pc, #216]	; (800a31c <UART_SetConfig+0x2d4>)
 800a244:	fba3 2302 	umull	r2, r3, r3, r2
 800a248:	095b      	lsrs	r3, r3, #5
 800a24a:	005b      	lsls	r3, r3, #1
 800a24c:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 800a250:	441c      	add	r4, r3
 800a252:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800a256:	2200      	movs	r2, #0
 800a258:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 800a25c:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 800a260:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 800a264:	4642      	mov	r2, r8
 800a266:	464b      	mov	r3, r9
 800a268:	1891      	adds	r1, r2, r2
 800a26a:	63b9      	str	r1, [r7, #56]	; 0x38
 800a26c:	415b      	adcs	r3, r3
 800a26e:	63fb      	str	r3, [r7, #60]	; 0x3c
 800a270:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 800a274:	4641      	mov	r1, r8
 800a276:	1851      	adds	r1, r2, r1
 800a278:	6339      	str	r1, [r7, #48]	; 0x30
 800a27a:	4649      	mov	r1, r9
 800a27c:	414b      	adcs	r3, r1
 800a27e:	637b      	str	r3, [r7, #52]	; 0x34
 800a280:	f04f 0200 	mov.w	r2, #0
 800a284:	f04f 0300 	mov.w	r3, #0
 800a288:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 800a28c:	4659      	mov	r1, fp
 800a28e:	00cb      	lsls	r3, r1, #3
 800a290:	4651      	mov	r1, sl
 800a292:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800a296:	4651      	mov	r1, sl
 800a298:	00ca      	lsls	r2, r1, #3
 800a29a:	4610      	mov	r0, r2
 800a29c:	4619      	mov	r1, r3
 800a29e:	4603      	mov	r3, r0
 800a2a0:	4642      	mov	r2, r8
 800a2a2:	189b      	adds	r3, r3, r2
 800a2a4:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 800a2a8:	464b      	mov	r3, r9
 800a2aa:	460a      	mov	r2, r1
 800a2ac:	eb42 0303 	adc.w	r3, r2, r3
 800a2b0:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 800a2b4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800a2b8:	685b      	ldr	r3, [r3, #4]
 800a2ba:	2200      	movs	r2, #0
 800a2bc:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 800a2c0:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 800a2c4:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 800a2c8:	460b      	mov	r3, r1
 800a2ca:	18db      	adds	r3, r3, r3
 800a2cc:	62bb      	str	r3, [r7, #40]	; 0x28
 800a2ce:	4613      	mov	r3, r2
 800a2d0:	eb42 0303 	adc.w	r3, r2, r3
 800a2d4:	62fb      	str	r3, [r7, #44]	; 0x2c
 800a2d6:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 800a2da:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 800a2de:	f7f6 fcbb 	bl	8000c58 <__aeabi_uldivmod>
 800a2e2:	4602      	mov	r2, r0
 800a2e4:	460b      	mov	r3, r1
 800a2e6:	4b0d      	ldr	r3, [pc, #52]	; (800a31c <UART_SetConfig+0x2d4>)
 800a2e8:	fba3 1302 	umull	r1, r3, r3, r2
 800a2ec:	095b      	lsrs	r3, r3, #5
 800a2ee:	2164      	movs	r1, #100	; 0x64
 800a2f0:	fb01 f303 	mul.w	r3, r1, r3
 800a2f4:	1ad3      	subs	r3, r2, r3
 800a2f6:	00db      	lsls	r3, r3, #3
 800a2f8:	3332      	adds	r3, #50	; 0x32
 800a2fa:	4a08      	ldr	r2, [pc, #32]	; (800a31c <UART_SetConfig+0x2d4>)
 800a2fc:	fba2 2303 	umull	r2, r3, r2, r3
 800a300:	095b      	lsrs	r3, r3, #5
 800a302:	f003 0207 	and.w	r2, r3, #7
 800a306:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800a30a:	681b      	ldr	r3, [r3, #0]
 800a30c:	4422      	add	r2, r4
 800a30e:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 800a310:	e106      	b.n	800a520 <UART_SetConfig+0x4d8>
 800a312:	bf00      	nop
 800a314:	40011000 	.word	0x40011000
 800a318:	40011400 	.word	0x40011400
 800a31c:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800a320:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800a324:	2200      	movs	r2, #0
 800a326:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 800a32a:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 800a32e:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 800a332:	4642      	mov	r2, r8
 800a334:	464b      	mov	r3, r9
 800a336:	1891      	adds	r1, r2, r2
 800a338:	6239      	str	r1, [r7, #32]
 800a33a:	415b      	adcs	r3, r3
 800a33c:	627b      	str	r3, [r7, #36]	; 0x24
 800a33e:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800a342:	4641      	mov	r1, r8
 800a344:	1854      	adds	r4, r2, r1
 800a346:	4649      	mov	r1, r9
 800a348:	eb43 0501 	adc.w	r5, r3, r1
 800a34c:	f04f 0200 	mov.w	r2, #0
 800a350:	f04f 0300 	mov.w	r3, #0
 800a354:	00eb      	lsls	r3, r5, #3
 800a356:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800a35a:	00e2      	lsls	r2, r4, #3
 800a35c:	4614      	mov	r4, r2
 800a35e:	461d      	mov	r5, r3
 800a360:	4643      	mov	r3, r8
 800a362:	18e3      	adds	r3, r4, r3
 800a364:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 800a368:	464b      	mov	r3, r9
 800a36a:	eb45 0303 	adc.w	r3, r5, r3
 800a36e:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 800a372:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800a376:	685b      	ldr	r3, [r3, #4]
 800a378:	2200      	movs	r2, #0
 800a37a:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 800a37e:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 800a382:	f04f 0200 	mov.w	r2, #0
 800a386:	f04f 0300 	mov.w	r3, #0
 800a38a:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 800a38e:	4629      	mov	r1, r5
 800a390:	008b      	lsls	r3, r1, #2
 800a392:	4621      	mov	r1, r4
 800a394:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800a398:	4621      	mov	r1, r4
 800a39a:	008a      	lsls	r2, r1, #2
 800a39c:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 800a3a0:	f7f6 fc5a 	bl	8000c58 <__aeabi_uldivmod>
 800a3a4:	4602      	mov	r2, r0
 800a3a6:	460b      	mov	r3, r1
 800a3a8:	4b60      	ldr	r3, [pc, #384]	; (800a52c <UART_SetConfig+0x4e4>)
 800a3aa:	fba3 2302 	umull	r2, r3, r3, r2
 800a3ae:	095b      	lsrs	r3, r3, #5
 800a3b0:	011c      	lsls	r4, r3, #4
 800a3b2:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800a3b6:	2200      	movs	r2, #0
 800a3b8:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 800a3bc:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 800a3c0:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 800a3c4:	4642      	mov	r2, r8
 800a3c6:	464b      	mov	r3, r9
 800a3c8:	1891      	adds	r1, r2, r2
 800a3ca:	61b9      	str	r1, [r7, #24]
 800a3cc:	415b      	adcs	r3, r3
 800a3ce:	61fb      	str	r3, [r7, #28]
 800a3d0:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800a3d4:	4641      	mov	r1, r8
 800a3d6:	1851      	adds	r1, r2, r1
 800a3d8:	6139      	str	r1, [r7, #16]
 800a3da:	4649      	mov	r1, r9
 800a3dc:	414b      	adcs	r3, r1
 800a3de:	617b      	str	r3, [r7, #20]
 800a3e0:	f04f 0200 	mov.w	r2, #0
 800a3e4:	f04f 0300 	mov.w	r3, #0
 800a3e8:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 800a3ec:	4659      	mov	r1, fp
 800a3ee:	00cb      	lsls	r3, r1, #3
 800a3f0:	4651      	mov	r1, sl
 800a3f2:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800a3f6:	4651      	mov	r1, sl
 800a3f8:	00ca      	lsls	r2, r1, #3
 800a3fa:	4610      	mov	r0, r2
 800a3fc:	4619      	mov	r1, r3
 800a3fe:	4603      	mov	r3, r0
 800a400:	4642      	mov	r2, r8
 800a402:	189b      	adds	r3, r3, r2
 800a404:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 800a408:	464b      	mov	r3, r9
 800a40a:	460a      	mov	r2, r1
 800a40c:	eb42 0303 	adc.w	r3, r2, r3
 800a410:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 800a414:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800a418:	685b      	ldr	r3, [r3, #4]
 800a41a:	2200      	movs	r2, #0
 800a41c:	67bb      	str	r3, [r7, #120]	; 0x78
 800a41e:	67fa      	str	r2, [r7, #124]	; 0x7c
 800a420:	f04f 0200 	mov.w	r2, #0
 800a424:	f04f 0300 	mov.w	r3, #0
 800a428:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 800a42c:	4649      	mov	r1, r9
 800a42e:	008b      	lsls	r3, r1, #2
 800a430:	4641      	mov	r1, r8
 800a432:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800a436:	4641      	mov	r1, r8
 800a438:	008a      	lsls	r2, r1, #2
 800a43a:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 800a43e:	f7f6 fc0b 	bl	8000c58 <__aeabi_uldivmod>
 800a442:	4602      	mov	r2, r0
 800a444:	460b      	mov	r3, r1
 800a446:	4611      	mov	r1, r2
 800a448:	4b38      	ldr	r3, [pc, #224]	; (800a52c <UART_SetConfig+0x4e4>)
 800a44a:	fba3 2301 	umull	r2, r3, r3, r1
 800a44e:	095b      	lsrs	r3, r3, #5
 800a450:	2264      	movs	r2, #100	; 0x64
 800a452:	fb02 f303 	mul.w	r3, r2, r3
 800a456:	1acb      	subs	r3, r1, r3
 800a458:	011b      	lsls	r3, r3, #4
 800a45a:	3332      	adds	r3, #50	; 0x32
 800a45c:	4a33      	ldr	r2, [pc, #204]	; (800a52c <UART_SetConfig+0x4e4>)
 800a45e:	fba2 2303 	umull	r2, r3, r2, r3
 800a462:	095b      	lsrs	r3, r3, #5
 800a464:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800a468:	441c      	add	r4, r3
 800a46a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800a46e:	2200      	movs	r2, #0
 800a470:	673b      	str	r3, [r7, #112]	; 0x70
 800a472:	677a      	str	r2, [r7, #116]	; 0x74
 800a474:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 800a478:	4642      	mov	r2, r8
 800a47a:	464b      	mov	r3, r9
 800a47c:	1891      	adds	r1, r2, r2
 800a47e:	60b9      	str	r1, [r7, #8]
 800a480:	415b      	adcs	r3, r3
 800a482:	60fb      	str	r3, [r7, #12]
 800a484:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800a488:	4641      	mov	r1, r8
 800a48a:	1851      	adds	r1, r2, r1
 800a48c:	6039      	str	r1, [r7, #0]
 800a48e:	4649      	mov	r1, r9
 800a490:	414b      	adcs	r3, r1
 800a492:	607b      	str	r3, [r7, #4]
 800a494:	f04f 0200 	mov.w	r2, #0
 800a498:	f04f 0300 	mov.w	r3, #0
 800a49c:	e9d7 ab00 	ldrd	sl, fp, [r7]
 800a4a0:	4659      	mov	r1, fp
 800a4a2:	00cb      	lsls	r3, r1, #3
 800a4a4:	4651      	mov	r1, sl
 800a4a6:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800a4aa:	4651      	mov	r1, sl
 800a4ac:	00ca      	lsls	r2, r1, #3
 800a4ae:	4610      	mov	r0, r2
 800a4b0:	4619      	mov	r1, r3
 800a4b2:	4603      	mov	r3, r0
 800a4b4:	4642      	mov	r2, r8
 800a4b6:	189b      	adds	r3, r3, r2
 800a4b8:	66bb      	str	r3, [r7, #104]	; 0x68
 800a4ba:	464b      	mov	r3, r9
 800a4bc:	460a      	mov	r2, r1
 800a4be:	eb42 0303 	adc.w	r3, r2, r3
 800a4c2:	66fb      	str	r3, [r7, #108]	; 0x6c
 800a4c4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800a4c8:	685b      	ldr	r3, [r3, #4]
 800a4ca:	2200      	movs	r2, #0
 800a4cc:	663b      	str	r3, [r7, #96]	; 0x60
 800a4ce:	667a      	str	r2, [r7, #100]	; 0x64
 800a4d0:	f04f 0200 	mov.w	r2, #0
 800a4d4:	f04f 0300 	mov.w	r3, #0
 800a4d8:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 800a4dc:	4649      	mov	r1, r9
 800a4de:	008b      	lsls	r3, r1, #2
 800a4e0:	4641      	mov	r1, r8
 800a4e2:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800a4e6:	4641      	mov	r1, r8
 800a4e8:	008a      	lsls	r2, r1, #2
 800a4ea:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 800a4ee:	f7f6 fbb3 	bl	8000c58 <__aeabi_uldivmod>
 800a4f2:	4602      	mov	r2, r0
 800a4f4:	460b      	mov	r3, r1
 800a4f6:	4b0d      	ldr	r3, [pc, #52]	; (800a52c <UART_SetConfig+0x4e4>)
 800a4f8:	fba3 1302 	umull	r1, r3, r3, r2
 800a4fc:	095b      	lsrs	r3, r3, #5
 800a4fe:	2164      	movs	r1, #100	; 0x64
 800a500:	fb01 f303 	mul.w	r3, r1, r3
 800a504:	1ad3      	subs	r3, r2, r3
 800a506:	011b      	lsls	r3, r3, #4
 800a508:	3332      	adds	r3, #50	; 0x32
 800a50a:	4a08      	ldr	r2, [pc, #32]	; (800a52c <UART_SetConfig+0x4e4>)
 800a50c:	fba2 2303 	umull	r2, r3, r2, r3
 800a510:	095b      	lsrs	r3, r3, #5
 800a512:	f003 020f 	and.w	r2, r3, #15
 800a516:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800a51a:	681b      	ldr	r3, [r3, #0]
 800a51c:	4422      	add	r2, r4
 800a51e:	609a      	str	r2, [r3, #8]
}
 800a520:	bf00      	nop
 800a522:	f507 7780 	add.w	r7, r7, #256	; 0x100
 800a526:	46bd      	mov	sp, r7
 800a528:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800a52c:	51eb851f 	.word	0x51eb851f

0800a530 <__cvt>:
 800a530:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800a534:	ec55 4b10 	vmov	r4, r5, d0
 800a538:	2d00      	cmp	r5, #0
 800a53a:	460e      	mov	r6, r1
 800a53c:	4619      	mov	r1, r3
 800a53e:	462b      	mov	r3, r5
 800a540:	bfbb      	ittet	lt
 800a542:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 800a546:	461d      	movlt	r5, r3
 800a548:	2300      	movge	r3, #0
 800a54a:	232d      	movlt	r3, #45	; 0x2d
 800a54c:	700b      	strb	r3, [r1, #0]
 800a54e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800a550:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 800a554:	4691      	mov	r9, r2
 800a556:	f023 0820 	bic.w	r8, r3, #32
 800a55a:	bfbc      	itt	lt
 800a55c:	4622      	movlt	r2, r4
 800a55e:	4614      	movlt	r4, r2
 800a560:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 800a564:	d005      	beq.n	800a572 <__cvt+0x42>
 800a566:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 800a56a:	d100      	bne.n	800a56e <__cvt+0x3e>
 800a56c:	3601      	adds	r6, #1
 800a56e:	2102      	movs	r1, #2
 800a570:	e000      	b.n	800a574 <__cvt+0x44>
 800a572:	2103      	movs	r1, #3
 800a574:	ab03      	add	r3, sp, #12
 800a576:	9301      	str	r3, [sp, #4]
 800a578:	ab02      	add	r3, sp, #8
 800a57a:	9300      	str	r3, [sp, #0]
 800a57c:	ec45 4b10 	vmov	d0, r4, r5
 800a580:	4653      	mov	r3, sl
 800a582:	4632      	mov	r2, r6
 800a584:	f000 fe68 	bl	800b258 <_dtoa_r>
 800a588:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 800a58c:	4607      	mov	r7, r0
 800a58e:	d102      	bne.n	800a596 <__cvt+0x66>
 800a590:	f019 0f01 	tst.w	r9, #1
 800a594:	d022      	beq.n	800a5dc <__cvt+0xac>
 800a596:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 800a59a:	eb07 0906 	add.w	r9, r7, r6
 800a59e:	d110      	bne.n	800a5c2 <__cvt+0x92>
 800a5a0:	783b      	ldrb	r3, [r7, #0]
 800a5a2:	2b30      	cmp	r3, #48	; 0x30
 800a5a4:	d10a      	bne.n	800a5bc <__cvt+0x8c>
 800a5a6:	2200      	movs	r2, #0
 800a5a8:	2300      	movs	r3, #0
 800a5aa:	4620      	mov	r0, r4
 800a5ac:	4629      	mov	r1, r5
 800a5ae:	f7f6 fa93 	bl	8000ad8 <__aeabi_dcmpeq>
 800a5b2:	b918      	cbnz	r0, 800a5bc <__cvt+0x8c>
 800a5b4:	f1c6 0601 	rsb	r6, r6, #1
 800a5b8:	f8ca 6000 	str.w	r6, [sl]
 800a5bc:	f8da 3000 	ldr.w	r3, [sl]
 800a5c0:	4499      	add	r9, r3
 800a5c2:	2200      	movs	r2, #0
 800a5c4:	2300      	movs	r3, #0
 800a5c6:	4620      	mov	r0, r4
 800a5c8:	4629      	mov	r1, r5
 800a5ca:	f7f6 fa85 	bl	8000ad8 <__aeabi_dcmpeq>
 800a5ce:	b108      	cbz	r0, 800a5d4 <__cvt+0xa4>
 800a5d0:	f8cd 900c 	str.w	r9, [sp, #12]
 800a5d4:	2230      	movs	r2, #48	; 0x30
 800a5d6:	9b03      	ldr	r3, [sp, #12]
 800a5d8:	454b      	cmp	r3, r9
 800a5da:	d307      	bcc.n	800a5ec <__cvt+0xbc>
 800a5dc:	9b03      	ldr	r3, [sp, #12]
 800a5de:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800a5e0:	1bdb      	subs	r3, r3, r7
 800a5e2:	4638      	mov	r0, r7
 800a5e4:	6013      	str	r3, [r2, #0]
 800a5e6:	b004      	add	sp, #16
 800a5e8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a5ec:	1c59      	adds	r1, r3, #1
 800a5ee:	9103      	str	r1, [sp, #12]
 800a5f0:	701a      	strb	r2, [r3, #0]
 800a5f2:	e7f0      	b.n	800a5d6 <__cvt+0xa6>

0800a5f4 <__exponent>:
 800a5f4:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800a5f6:	4603      	mov	r3, r0
 800a5f8:	2900      	cmp	r1, #0
 800a5fa:	bfb8      	it	lt
 800a5fc:	4249      	neglt	r1, r1
 800a5fe:	f803 2b02 	strb.w	r2, [r3], #2
 800a602:	bfb4      	ite	lt
 800a604:	222d      	movlt	r2, #45	; 0x2d
 800a606:	222b      	movge	r2, #43	; 0x2b
 800a608:	2909      	cmp	r1, #9
 800a60a:	7042      	strb	r2, [r0, #1]
 800a60c:	dd2a      	ble.n	800a664 <__exponent+0x70>
 800a60e:	f10d 0207 	add.w	r2, sp, #7
 800a612:	4617      	mov	r7, r2
 800a614:	260a      	movs	r6, #10
 800a616:	4694      	mov	ip, r2
 800a618:	fb91 f5f6 	sdiv	r5, r1, r6
 800a61c:	fb06 1415 	mls	r4, r6, r5, r1
 800a620:	3430      	adds	r4, #48	; 0x30
 800a622:	f80c 4c01 	strb.w	r4, [ip, #-1]
 800a626:	460c      	mov	r4, r1
 800a628:	2c63      	cmp	r4, #99	; 0x63
 800a62a:	f102 32ff 	add.w	r2, r2, #4294967295
 800a62e:	4629      	mov	r1, r5
 800a630:	dcf1      	bgt.n	800a616 <__exponent+0x22>
 800a632:	3130      	adds	r1, #48	; 0x30
 800a634:	f1ac 0402 	sub.w	r4, ip, #2
 800a638:	f802 1c01 	strb.w	r1, [r2, #-1]
 800a63c:	1c41      	adds	r1, r0, #1
 800a63e:	4622      	mov	r2, r4
 800a640:	42ba      	cmp	r2, r7
 800a642:	d30a      	bcc.n	800a65a <__exponent+0x66>
 800a644:	f10d 0209 	add.w	r2, sp, #9
 800a648:	eba2 020c 	sub.w	r2, r2, ip
 800a64c:	42bc      	cmp	r4, r7
 800a64e:	bf88      	it	hi
 800a650:	2200      	movhi	r2, #0
 800a652:	4413      	add	r3, r2
 800a654:	1a18      	subs	r0, r3, r0
 800a656:	b003      	add	sp, #12
 800a658:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800a65a:	f812 5b01 	ldrb.w	r5, [r2], #1
 800a65e:	f801 5f01 	strb.w	r5, [r1, #1]!
 800a662:	e7ed      	b.n	800a640 <__exponent+0x4c>
 800a664:	2330      	movs	r3, #48	; 0x30
 800a666:	3130      	adds	r1, #48	; 0x30
 800a668:	7083      	strb	r3, [r0, #2]
 800a66a:	70c1      	strb	r1, [r0, #3]
 800a66c:	1d03      	adds	r3, r0, #4
 800a66e:	e7f1      	b.n	800a654 <__exponent+0x60>

0800a670 <_printf_float>:
 800a670:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a674:	ed2d 8b02 	vpush	{d8}
 800a678:	b08d      	sub	sp, #52	; 0x34
 800a67a:	460c      	mov	r4, r1
 800a67c:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 800a680:	4616      	mov	r6, r2
 800a682:	461f      	mov	r7, r3
 800a684:	4605      	mov	r5, r0
 800a686:	f000 fce7 	bl	800b058 <_localeconv_r>
 800a68a:	f8d0 a000 	ldr.w	sl, [r0]
 800a68e:	4650      	mov	r0, sl
 800a690:	f7f5 fdf6 	bl	8000280 <strlen>
 800a694:	2300      	movs	r3, #0
 800a696:	930a      	str	r3, [sp, #40]	; 0x28
 800a698:	6823      	ldr	r3, [r4, #0]
 800a69a:	9305      	str	r3, [sp, #20]
 800a69c:	f8d8 3000 	ldr.w	r3, [r8]
 800a6a0:	f894 b018 	ldrb.w	fp, [r4, #24]
 800a6a4:	3307      	adds	r3, #7
 800a6a6:	f023 0307 	bic.w	r3, r3, #7
 800a6aa:	f103 0208 	add.w	r2, r3, #8
 800a6ae:	f8c8 2000 	str.w	r2, [r8]
 800a6b2:	e9d3 8900 	ldrd	r8, r9, [r3]
 800a6b6:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 800a6ba:	9307      	str	r3, [sp, #28]
 800a6bc:	f8cd 8018 	str.w	r8, [sp, #24]
 800a6c0:	ee08 0a10 	vmov	s16, r0
 800a6c4:	e9c4 8912 	strd	r8, r9, [r4, #72]	; 0x48
 800a6c8:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800a6cc:	4b9e      	ldr	r3, [pc, #632]	; (800a948 <_printf_float+0x2d8>)
 800a6ce:	f04f 32ff 	mov.w	r2, #4294967295
 800a6d2:	f7f6 fa33 	bl	8000b3c <__aeabi_dcmpun>
 800a6d6:	bb88      	cbnz	r0, 800a73c <_printf_float+0xcc>
 800a6d8:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800a6dc:	4b9a      	ldr	r3, [pc, #616]	; (800a948 <_printf_float+0x2d8>)
 800a6de:	f04f 32ff 	mov.w	r2, #4294967295
 800a6e2:	f7f6 fa0d 	bl	8000b00 <__aeabi_dcmple>
 800a6e6:	bb48      	cbnz	r0, 800a73c <_printf_float+0xcc>
 800a6e8:	2200      	movs	r2, #0
 800a6ea:	2300      	movs	r3, #0
 800a6ec:	4640      	mov	r0, r8
 800a6ee:	4649      	mov	r1, r9
 800a6f0:	f7f6 f9fc 	bl	8000aec <__aeabi_dcmplt>
 800a6f4:	b110      	cbz	r0, 800a6fc <_printf_float+0x8c>
 800a6f6:	232d      	movs	r3, #45	; 0x2d
 800a6f8:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800a6fc:	4a93      	ldr	r2, [pc, #588]	; (800a94c <_printf_float+0x2dc>)
 800a6fe:	4b94      	ldr	r3, [pc, #592]	; (800a950 <_printf_float+0x2e0>)
 800a700:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 800a704:	bf94      	ite	ls
 800a706:	4690      	movls	r8, r2
 800a708:	4698      	movhi	r8, r3
 800a70a:	2303      	movs	r3, #3
 800a70c:	6123      	str	r3, [r4, #16]
 800a70e:	9b05      	ldr	r3, [sp, #20]
 800a710:	f023 0304 	bic.w	r3, r3, #4
 800a714:	6023      	str	r3, [r4, #0]
 800a716:	f04f 0900 	mov.w	r9, #0
 800a71a:	9700      	str	r7, [sp, #0]
 800a71c:	4633      	mov	r3, r6
 800a71e:	aa0b      	add	r2, sp, #44	; 0x2c
 800a720:	4621      	mov	r1, r4
 800a722:	4628      	mov	r0, r5
 800a724:	f000 f9da 	bl	800aadc <_printf_common>
 800a728:	3001      	adds	r0, #1
 800a72a:	f040 8090 	bne.w	800a84e <_printf_float+0x1de>
 800a72e:	f04f 30ff 	mov.w	r0, #4294967295
 800a732:	b00d      	add	sp, #52	; 0x34
 800a734:	ecbd 8b02 	vpop	{d8}
 800a738:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a73c:	4642      	mov	r2, r8
 800a73e:	464b      	mov	r3, r9
 800a740:	4640      	mov	r0, r8
 800a742:	4649      	mov	r1, r9
 800a744:	f7f6 f9fa 	bl	8000b3c <__aeabi_dcmpun>
 800a748:	b140      	cbz	r0, 800a75c <_printf_float+0xec>
 800a74a:	464b      	mov	r3, r9
 800a74c:	2b00      	cmp	r3, #0
 800a74e:	bfbc      	itt	lt
 800a750:	232d      	movlt	r3, #45	; 0x2d
 800a752:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 800a756:	4a7f      	ldr	r2, [pc, #508]	; (800a954 <_printf_float+0x2e4>)
 800a758:	4b7f      	ldr	r3, [pc, #508]	; (800a958 <_printf_float+0x2e8>)
 800a75a:	e7d1      	b.n	800a700 <_printf_float+0x90>
 800a75c:	6863      	ldr	r3, [r4, #4]
 800a75e:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 800a762:	9206      	str	r2, [sp, #24]
 800a764:	1c5a      	adds	r2, r3, #1
 800a766:	d13f      	bne.n	800a7e8 <_printf_float+0x178>
 800a768:	2306      	movs	r3, #6
 800a76a:	6063      	str	r3, [r4, #4]
 800a76c:	9b05      	ldr	r3, [sp, #20]
 800a76e:	6861      	ldr	r1, [r4, #4]
 800a770:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 800a774:	2300      	movs	r3, #0
 800a776:	9303      	str	r3, [sp, #12]
 800a778:	ab0a      	add	r3, sp, #40	; 0x28
 800a77a:	e9cd b301 	strd	fp, r3, [sp, #4]
 800a77e:	ab09      	add	r3, sp, #36	; 0x24
 800a780:	ec49 8b10 	vmov	d0, r8, r9
 800a784:	9300      	str	r3, [sp, #0]
 800a786:	6022      	str	r2, [r4, #0]
 800a788:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 800a78c:	4628      	mov	r0, r5
 800a78e:	f7ff fecf 	bl	800a530 <__cvt>
 800a792:	9b06      	ldr	r3, [sp, #24]
 800a794:	9909      	ldr	r1, [sp, #36]	; 0x24
 800a796:	2b47      	cmp	r3, #71	; 0x47
 800a798:	4680      	mov	r8, r0
 800a79a:	d108      	bne.n	800a7ae <_printf_float+0x13e>
 800a79c:	1cc8      	adds	r0, r1, #3
 800a79e:	db02      	blt.n	800a7a6 <_printf_float+0x136>
 800a7a0:	6863      	ldr	r3, [r4, #4]
 800a7a2:	4299      	cmp	r1, r3
 800a7a4:	dd41      	ble.n	800a82a <_printf_float+0x1ba>
 800a7a6:	f1ab 0302 	sub.w	r3, fp, #2
 800a7aa:	fa5f fb83 	uxtb.w	fp, r3
 800a7ae:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 800a7b2:	d820      	bhi.n	800a7f6 <_printf_float+0x186>
 800a7b4:	3901      	subs	r1, #1
 800a7b6:	465a      	mov	r2, fp
 800a7b8:	f104 0050 	add.w	r0, r4, #80	; 0x50
 800a7bc:	9109      	str	r1, [sp, #36]	; 0x24
 800a7be:	f7ff ff19 	bl	800a5f4 <__exponent>
 800a7c2:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800a7c4:	1813      	adds	r3, r2, r0
 800a7c6:	2a01      	cmp	r2, #1
 800a7c8:	4681      	mov	r9, r0
 800a7ca:	6123      	str	r3, [r4, #16]
 800a7cc:	dc02      	bgt.n	800a7d4 <_printf_float+0x164>
 800a7ce:	6822      	ldr	r2, [r4, #0]
 800a7d0:	07d2      	lsls	r2, r2, #31
 800a7d2:	d501      	bpl.n	800a7d8 <_printf_float+0x168>
 800a7d4:	3301      	adds	r3, #1
 800a7d6:	6123      	str	r3, [r4, #16]
 800a7d8:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 800a7dc:	2b00      	cmp	r3, #0
 800a7de:	d09c      	beq.n	800a71a <_printf_float+0xaa>
 800a7e0:	232d      	movs	r3, #45	; 0x2d
 800a7e2:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800a7e6:	e798      	b.n	800a71a <_printf_float+0xaa>
 800a7e8:	9a06      	ldr	r2, [sp, #24]
 800a7ea:	2a47      	cmp	r2, #71	; 0x47
 800a7ec:	d1be      	bne.n	800a76c <_printf_float+0xfc>
 800a7ee:	2b00      	cmp	r3, #0
 800a7f0:	d1bc      	bne.n	800a76c <_printf_float+0xfc>
 800a7f2:	2301      	movs	r3, #1
 800a7f4:	e7b9      	b.n	800a76a <_printf_float+0xfa>
 800a7f6:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 800a7fa:	d118      	bne.n	800a82e <_printf_float+0x1be>
 800a7fc:	2900      	cmp	r1, #0
 800a7fe:	6863      	ldr	r3, [r4, #4]
 800a800:	dd0b      	ble.n	800a81a <_printf_float+0x1aa>
 800a802:	6121      	str	r1, [r4, #16]
 800a804:	b913      	cbnz	r3, 800a80c <_printf_float+0x19c>
 800a806:	6822      	ldr	r2, [r4, #0]
 800a808:	07d0      	lsls	r0, r2, #31
 800a80a:	d502      	bpl.n	800a812 <_printf_float+0x1a2>
 800a80c:	3301      	adds	r3, #1
 800a80e:	440b      	add	r3, r1
 800a810:	6123      	str	r3, [r4, #16]
 800a812:	65a1      	str	r1, [r4, #88]	; 0x58
 800a814:	f04f 0900 	mov.w	r9, #0
 800a818:	e7de      	b.n	800a7d8 <_printf_float+0x168>
 800a81a:	b913      	cbnz	r3, 800a822 <_printf_float+0x1b2>
 800a81c:	6822      	ldr	r2, [r4, #0]
 800a81e:	07d2      	lsls	r2, r2, #31
 800a820:	d501      	bpl.n	800a826 <_printf_float+0x1b6>
 800a822:	3302      	adds	r3, #2
 800a824:	e7f4      	b.n	800a810 <_printf_float+0x1a0>
 800a826:	2301      	movs	r3, #1
 800a828:	e7f2      	b.n	800a810 <_printf_float+0x1a0>
 800a82a:	f04f 0b67 	mov.w	fp, #103	; 0x67
 800a82e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800a830:	4299      	cmp	r1, r3
 800a832:	db05      	blt.n	800a840 <_printf_float+0x1d0>
 800a834:	6823      	ldr	r3, [r4, #0]
 800a836:	6121      	str	r1, [r4, #16]
 800a838:	07d8      	lsls	r0, r3, #31
 800a83a:	d5ea      	bpl.n	800a812 <_printf_float+0x1a2>
 800a83c:	1c4b      	adds	r3, r1, #1
 800a83e:	e7e7      	b.n	800a810 <_printf_float+0x1a0>
 800a840:	2900      	cmp	r1, #0
 800a842:	bfd4      	ite	le
 800a844:	f1c1 0202 	rsble	r2, r1, #2
 800a848:	2201      	movgt	r2, #1
 800a84a:	4413      	add	r3, r2
 800a84c:	e7e0      	b.n	800a810 <_printf_float+0x1a0>
 800a84e:	6823      	ldr	r3, [r4, #0]
 800a850:	055a      	lsls	r2, r3, #21
 800a852:	d407      	bmi.n	800a864 <_printf_float+0x1f4>
 800a854:	6923      	ldr	r3, [r4, #16]
 800a856:	4642      	mov	r2, r8
 800a858:	4631      	mov	r1, r6
 800a85a:	4628      	mov	r0, r5
 800a85c:	47b8      	blx	r7
 800a85e:	3001      	adds	r0, #1
 800a860:	d12c      	bne.n	800a8bc <_printf_float+0x24c>
 800a862:	e764      	b.n	800a72e <_printf_float+0xbe>
 800a864:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 800a868:	f240 80e0 	bls.w	800aa2c <_printf_float+0x3bc>
 800a86c:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800a870:	2200      	movs	r2, #0
 800a872:	2300      	movs	r3, #0
 800a874:	f7f6 f930 	bl	8000ad8 <__aeabi_dcmpeq>
 800a878:	2800      	cmp	r0, #0
 800a87a:	d034      	beq.n	800a8e6 <_printf_float+0x276>
 800a87c:	4a37      	ldr	r2, [pc, #220]	; (800a95c <_printf_float+0x2ec>)
 800a87e:	2301      	movs	r3, #1
 800a880:	4631      	mov	r1, r6
 800a882:	4628      	mov	r0, r5
 800a884:	47b8      	blx	r7
 800a886:	3001      	adds	r0, #1
 800a888:	f43f af51 	beq.w	800a72e <_printf_float+0xbe>
 800a88c:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800a890:	429a      	cmp	r2, r3
 800a892:	db02      	blt.n	800a89a <_printf_float+0x22a>
 800a894:	6823      	ldr	r3, [r4, #0]
 800a896:	07d8      	lsls	r0, r3, #31
 800a898:	d510      	bpl.n	800a8bc <_printf_float+0x24c>
 800a89a:	ee18 3a10 	vmov	r3, s16
 800a89e:	4652      	mov	r2, sl
 800a8a0:	4631      	mov	r1, r6
 800a8a2:	4628      	mov	r0, r5
 800a8a4:	47b8      	blx	r7
 800a8a6:	3001      	adds	r0, #1
 800a8a8:	f43f af41 	beq.w	800a72e <_printf_float+0xbe>
 800a8ac:	f04f 0800 	mov.w	r8, #0
 800a8b0:	f104 091a 	add.w	r9, r4, #26
 800a8b4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800a8b6:	3b01      	subs	r3, #1
 800a8b8:	4543      	cmp	r3, r8
 800a8ba:	dc09      	bgt.n	800a8d0 <_printf_float+0x260>
 800a8bc:	6823      	ldr	r3, [r4, #0]
 800a8be:	079b      	lsls	r3, r3, #30
 800a8c0:	f100 8107 	bmi.w	800aad2 <_printf_float+0x462>
 800a8c4:	68e0      	ldr	r0, [r4, #12]
 800a8c6:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800a8c8:	4298      	cmp	r0, r3
 800a8ca:	bfb8      	it	lt
 800a8cc:	4618      	movlt	r0, r3
 800a8ce:	e730      	b.n	800a732 <_printf_float+0xc2>
 800a8d0:	2301      	movs	r3, #1
 800a8d2:	464a      	mov	r2, r9
 800a8d4:	4631      	mov	r1, r6
 800a8d6:	4628      	mov	r0, r5
 800a8d8:	47b8      	blx	r7
 800a8da:	3001      	adds	r0, #1
 800a8dc:	f43f af27 	beq.w	800a72e <_printf_float+0xbe>
 800a8e0:	f108 0801 	add.w	r8, r8, #1
 800a8e4:	e7e6      	b.n	800a8b4 <_printf_float+0x244>
 800a8e6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a8e8:	2b00      	cmp	r3, #0
 800a8ea:	dc39      	bgt.n	800a960 <_printf_float+0x2f0>
 800a8ec:	4a1b      	ldr	r2, [pc, #108]	; (800a95c <_printf_float+0x2ec>)
 800a8ee:	2301      	movs	r3, #1
 800a8f0:	4631      	mov	r1, r6
 800a8f2:	4628      	mov	r0, r5
 800a8f4:	47b8      	blx	r7
 800a8f6:	3001      	adds	r0, #1
 800a8f8:	f43f af19 	beq.w	800a72e <_printf_float+0xbe>
 800a8fc:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 800a900:	4313      	orrs	r3, r2
 800a902:	d102      	bne.n	800a90a <_printf_float+0x29a>
 800a904:	6823      	ldr	r3, [r4, #0]
 800a906:	07d9      	lsls	r1, r3, #31
 800a908:	d5d8      	bpl.n	800a8bc <_printf_float+0x24c>
 800a90a:	ee18 3a10 	vmov	r3, s16
 800a90e:	4652      	mov	r2, sl
 800a910:	4631      	mov	r1, r6
 800a912:	4628      	mov	r0, r5
 800a914:	47b8      	blx	r7
 800a916:	3001      	adds	r0, #1
 800a918:	f43f af09 	beq.w	800a72e <_printf_float+0xbe>
 800a91c:	f04f 0900 	mov.w	r9, #0
 800a920:	f104 0a1a 	add.w	sl, r4, #26
 800a924:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a926:	425b      	negs	r3, r3
 800a928:	454b      	cmp	r3, r9
 800a92a:	dc01      	bgt.n	800a930 <_printf_float+0x2c0>
 800a92c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800a92e:	e792      	b.n	800a856 <_printf_float+0x1e6>
 800a930:	2301      	movs	r3, #1
 800a932:	4652      	mov	r2, sl
 800a934:	4631      	mov	r1, r6
 800a936:	4628      	mov	r0, r5
 800a938:	47b8      	blx	r7
 800a93a:	3001      	adds	r0, #1
 800a93c:	f43f aef7 	beq.w	800a72e <_printf_float+0xbe>
 800a940:	f109 0901 	add.w	r9, r9, #1
 800a944:	e7ee      	b.n	800a924 <_printf_float+0x2b4>
 800a946:	bf00      	nop
 800a948:	7fefffff 	.word	0x7fefffff
 800a94c:	0800d6d0 	.word	0x0800d6d0
 800a950:	0800d6d4 	.word	0x0800d6d4
 800a954:	0800d6d8 	.word	0x0800d6d8
 800a958:	0800d6dc 	.word	0x0800d6dc
 800a95c:	0800d6e0 	.word	0x0800d6e0
 800a960:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800a962:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800a964:	429a      	cmp	r2, r3
 800a966:	bfa8      	it	ge
 800a968:	461a      	movge	r2, r3
 800a96a:	2a00      	cmp	r2, #0
 800a96c:	4691      	mov	r9, r2
 800a96e:	dc37      	bgt.n	800a9e0 <_printf_float+0x370>
 800a970:	f04f 0b00 	mov.w	fp, #0
 800a974:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800a978:	f104 021a 	add.w	r2, r4, #26
 800a97c:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800a97e:	9305      	str	r3, [sp, #20]
 800a980:	eba3 0309 	sub.w	r3, r3, r9
 800a984:	455b      	cmp	r3, fp
 800a986:	dc33      	bgt.n	800a9f0 <_printf_float+0x380>
 800a988:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800a98c:	429a      	cmp	r2, r3
 800a98e:	db3b      	blt.n	800aa08 <_printf_float+0x398>
 800a990:	6823      	ldr	r3, [r4, #0]
 800a992:	07da      	lsls	r2, r3, #31
 800a994:	d438      	bmi.n	800aa08 <_printf_float+0x398>
 800a996:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 800a99a:	eba2 0903 	sub.w	r9, r2, r3
 800a99e:	9b05      	ldr	r3, [sp, #20]
 800a9a0:	1ad2      	subs	r2, r2, r3
 800a9a2:	4591      	cmp	r9, r2
 800a9a4:	bfa8      	it	ge
 800a9a6:	4691      	movge	r9, r2
 800a9a8:	f1b9 0f00 	cmp.w	r9, #0
 800a9ac:	dc35      	bgt.n	800aa1a <_printf_float+0x3aa>
 800a9ae:	f04f 0800 	mov.w	r8, #0
 800a9b2:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800a9b6:	f104 0a1a 	add.w	sl, r4, #26
 800a9ba:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800a9be:	1a9b      	subs	r3, r3, r2
 800a9c0:	eba3 0309 	sub.w	r3, r3, r9
 800a9c4:	4543      	cmp	r3, r8
 800a9c6:	f77f af79 	ble.w	800a8bc <_printf_float+0x24c>
 800a9ca:	2301      	movs	r3, #1
 800a9cc:	4652      	mov	r2, sl
 800a9ce:	4631      	mov	r1, r6
 800a9d0:	4628      	mov	r0, r5
 800a9d2:	47b8      	blx	r7
 800a9d4:	3001      	adds	r0, #1
 800a9d6:	f43f aeaa 	beq.w	800a72e <_printf_float+0xbe>
 800a9da:	f108 0801 	add.w	r8, r8, #1
 800a9de:	e7ec      	b.n	800a9ba <_printf_float+0x34a>
 800a9e0:	4613      	mov	r3, r2
 800a9e2:	4631      	mov	r1, r6
 800a9e4:	4642      	mov	r2, r8
 800a9e6:	4628      	mov	r0, r5
 800a9e8:	47b8      	blx	r7
 800a9ea:	3001      	adds	r0, #1
 800a9ec:	d1c0      	bne.n	800a970 <_printf_float+0x300>
 800a9ee:	e69e      	b.n	800a72e <_printf_float+0xbe>
 800a9f0:	2301      	movs	r3, #1
 800a9f2:	4631      	mov	r1, r6
 800a9f4:	4628      	mov	r0, r5
 800a9f6:	9205      	str	r2, [sp, #20]
 800a9f8:	47b8      	blx	r7
 800a9fa:	3001      	adds	r0, #1
 800a9fc:	f43f ae97 	beq.w	800a72e <_printf_float+0xbe>
 800aa00:	9a05      	ldr	r2, [sp, #20]
 800aa02:	f10b 0b01 	add.w	fp, fp, #1
 800aa06:	e7b9      	b.n	800a97c <_printf_float+0x30c>
 800aa08:	ee18 3a10 	vmov	r3, s16
 800aa0c:	4652      	mov	r2, sl
 800aa0e:	4631      	mov	r1, r6
 800aa10:	4628      	mov	r0, r5
 800aa12:	47b8      	blx	r7
 800aa14:	3001      	adds	r0, #1
 800aa16:	d1be      	bne.n	800a996 <_printf_float+0x326>
 800aa18:	e689      	b.n	800a72e <_printf_float+0xbe>
 800aa1a:	9a05      	ldr	r2, [sp, #20]
 800aa1c:	464b      	mov	r3, r9
 800aa1e:	4442      	add	r2, r8
 800aa20:	4631      	mov	r1, r6
 800aa22:	4628      	mov	r0, r5
 800aa24:	47b8      	blx	r7
 800aa26:	3001      	adds	r0, #1
 800aa28:	d1c1      	bne.n	800a9ae <_printf_float+0x33e>
 800aa2a:	e680      	b.n	800a72e <_printf_float+0xbe>
 800aa2c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800aa2e:	2a01      	cmp	r2, #1
 800aa30:	dc01      	bgt.n	800aa36 <_printf_float+0x3c6>
 800aa32:	07db      	lsls	r3, r3, #31
 800aa34:	d53a      	bpl.n	800aaac <_printf_float+0x43c>
 800aa36:	2301      	movs	r3, #1
 800aa38:	4642      	mov	r2, r8
 800aa3a:	4631      	mov	r1, r6
 800aa3c:	4628      	mov	r0, r5
 800aa3e:	47b8      	blx	r7
 800aa40:	3001      	adds	r0, #1
 800aa42:	f43f ae74 	beq.w	800a72e <_printf_float+0xbe>
 800aa46:	ee18 3a10 	vmov	r3, s16
 800aa4a:	4652      	mov	r2, sl
 800aa4c:	4631      	mov	r1, r6
 800aa4e:	4628      	mov	r0, r5
 800aa50:	47b8      	blx	r7
 800aa52:	3001      	adds	r0, #1
 800aa54:	f43f ae6b 	beq.w	800a72e <_printf_float+0xbe>
 800aa58:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800aa5c:	2200      	movs	r2, #0
 800aa5e:	2300      	movs	r3, #0
 800aa60:	f8dd a028 	ldr.w	sl, [sp, #40]	; 0x28
 800aa64:	f7f6 f838 	bl	8000ad8 <__aeabi_dcmpeq>
 800aa68:	b9d8      	cbnz	r0, 800aaa2 <_printf_float+0x432>
 800aa6a:	f10a 33ff 	add.w	r3, sl, #4294967295
 800aa6e:	f108 0201 	add.w	r2, r8, #1
 800aa72:	4631      	mov	r1, r6
 800aa74:	4628      	mov	r0, r5
 800aa76:	47b8      	blx	r7
 800aa78:	3001      	adds	r0, #1
 800aa7a:	d10e      	bne.n	800aa9a <_printf_float+0x42a>
 800aa7c:	e657      	b.n	800a72e <_printf_float+0xbe>
 800aa7e:	2301      	movs	r3, #1
 800aa80:	4652      	mov	r2, sl
 800aa82:	4631      	mov	r1, r6
 800aa84:	4628      	mov	r0, r5
 800aa86:	47b8      	blx	r7
 800aa88:	3001      	adds	r0, #1
 800aa8a:	f43f ae50 	beq.w	800a72e <_printf_float+0xbe>
 800aa8e:	f108 0801 	add.w	r8, r8, #1
 800aa92:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800aa94:	3b01      	subs	r3, #1
 800aa96:	4543      	cmp	r3, r8
 800aa98:	dcf1      	bgt.n	800aa7e <_printf_float+0x40e>
 800aa9a:	464b      	mov	r3, r9
 800aa9c:	f104 0250 	add.w	r2, r4, #80	; 0x50
 800aaa0:	e6da      	b.n	800a858 <_printf_float+0x1e8>
 800aaa2:	f04f 0800 	mov.w	r8, #0
 800aaa6:	f104 0a1a 	add.w	sl, r4, #26
 800aaaa:	e7f2      	b.n	800aa92 <_printf_float+0x422>
 800aaac:	2301      	movs	r3, #1
 800aaae:	4642      	mov	r2, r8
 800aab0:	e7df      	b.n	800aa72 <_printf_float+0x402>
 800aab2:	2301      	movs	r3, #1
 800aab4:	464a      	mov	r2, r9
 800aab6:	4631      	mov	r1, r6
 800aab8:	4628      	mov	r0, r5
 800aaba:	47b8      	blx	r7
 800aabc:	3001      	adds	r0, #1
 800aabe:	f43f ae36 	beq.w	800a72e <_printf_float+0xbe>
 800aac2:	f108 0801 	add.w	r8, r8, #1
 800aac6:	68e3      	ldr	r3, [r4, #12]
 800aac8:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800aaca:	1a5b      	subs	r3, r3, r1
 800aacc:	4543      	cmp	r3, r8
 800aace:	dcf0      	bgt.n	800aab2 <_printf_float+0x442>
 800aad0:	e6f8      	b.n	800a8c4 <_printf_float+0x254>
 800aad2:	f04f 0800 	mov.w	r8, #0
 800aad6:	f104 0919 	add.w	r9, r4, #25
 800aada:	e7f4      	b.n	800aac6 <_printf_float+0x456>

0800aadc <_printf_common>:
 800aadc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800aae0:	4616      	mov	r6, r2
 800aae2:	4699      	mov	r9, r3
 800aae4:	688a      	ldr	r2, [r1, #8]
 800aae6:	690b      	ldr	r3, [r1, #16]
 800aae8:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800aaec:	4293      	cmp	r3, r2
 800aaee:	bfb8      	it	lt
 800aaf0:	4613      	movlt	r3, r2
 800aaf2:	6033      	str	r3, [r6, #0]
 800aaf4:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800aaf8:	4607      	mov	r7, r0
 800aafa:	460c      	mov	r4, r1
 800aafc:	b10a      	cbz	r2, 800ab02 <_printf_common+0x26>
 800aafe:	3301      	adds	r3, #1
 800ab00:	6033      	str	r3, [r6, #0]
 800ab02:	6823      	ldr	r3, [r4, #0]
 800ab04:	0699      	lsls	r1, r3, #26
 800ab06:	bf42      	ittt	mi
 800ab08:	6833      	ldrmi	r3, [r6, #0]
 800ab0a:	3302      	addmi	r3, #2
 800ab0c:	6033      	strmi	r3, [r6, #0]
 800ab0e:	6825      	ldr	r5, [r4, #0]
 800ab10:	f015 0506 	ands.w	r5, r5, #6
 800ab14:	d106      	bne.n	800ab24 <_printf_common+0x48>
 800ab16:	f104 0a19 	add.w	sl, r4, #25
 800ab1a:	68e3      	ldr	r3, [r4, #12]
 800ab1c:	6832      	ldr	r2, [r6, #0]
 800ab1e:	1a9b      	subs	r3, r3, r2
 800ab20:	42ab      	cmp	r3, r5
 800ab22:	dc26      	bgt.n	800ab72 <_printf_common+0x96>
 800ab24:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 800ab28:	1e13      	subs	r3, r2, #0
 800ab2a:	6822      	ldr	r2, [r4, #0]
 800ab2c:	bf18      	it	ne
 800ab2e:	2301      	movne	r3, #1
 800ab30:	0692      	lsls	r2, r2, #26
 800ab32:	d42b      	bmi.n	800ab8c <_printf_common+0xb0>
 800ab34:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800ab38:	4649      	mov	r1, r9
 800ab3a:	4638      	mov	r0, r7
 800ab3c:	47c0      	blx	r8
 800ab3e:	3001      	adds	r0, #1
 800ab40:	d01e      	beq.n	800ab80 <_printf_common+0xa4>
 800ab42:	6823      	ldr	r3, [r4, #0]
 800ab44:	6922      	ldr	r2, [r4, #16]
 800ab46:	f003 0306 	and.w	r3, r3, #6
 800ab4a:	2b04      	cmp	r3, #4
 800ab4c:	bf02      	ittt	eq
 800ab4e:	68e5      	ldreq	r5, [r4, #12]
 800ab50:	6833      	ldreq	r3, [r6, #0]
 800ab52:	1aed      	subeq	r5, r5, r3
 800ab54:	68a3      	ldr	r3, [r4, #8]
 800ab56:	bf0c      	ite	eq
 800ab58:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800ab5c:	2500      	movne	r5, #0
 800ab5e:	4293      	cmp	r3, r2
 800ab60:	bfc4      	itt	gt
 800ab62:	1a9b      	subgt	r3, r3, r2
 800ab64:	18ed      	addgt	r5, r5, r3
 800ab66:	2600      	movs	r6, #0
 800ab68:	341a      	adds	r4, #26
 800ab6a:	42b5      	cmp	r5, r6
 800ab6c:	d11a      	bne.n	800aba4 <_printf_common+0xc8>
 800ab6e:	2000      	movs	r0, #0
 800ab70:	e008      	b.n	800ab84 <_printf_common+0xa8>
 800ab72:	2301      	movs	r3, #1
 800ab74:	4652      	mov	r2, sl
 800ab76:	4649      	mov	r1, r9
 800ab78:	4638      	mov	r0, r7
 800ab7a:	47c0      	blx	r8
 800ab7c:	3001      	adds	r0, #1
 800ab7e:	d103      	bne.n	800ab88 <_printf_common+0xac>
 800ab80:	f04f 30ff 	mov.w	r0, #4294967295
 800ab84:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800ab88:	3501      	adds	r5, #1
 800ab8a:	e7c6      	b.n	800ab1a <_printf_common+0x3e>
 800ab8c:	18e1      	adds	r1, r4, r3
 800ab8e:	1c5a      	adds	r2, r3, #1
 800ab90:	2030      	movs	r0, #48	; 0x30
 800ab92:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800ab96:	4422      	add	r2, r4
 800ab98:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800ab9c:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800aba0:	3302      	adds	r3, #2
 800aba2:	e7c7      	b.n	800ab34 <_printf_common+0x58>
 800aba4:	2301      	movs	r3, #1
 800aba6:	4622      	mov	r2, r4
 800aba8:	4649      	mov	r1, r9
 800abaa:	4638      	mov	r0, r7
 800abac:	47c0      	blx	r8
 800abae:	3001      	adds	r0, #1
 800abb0:	d0e6      	beq.n	800ab80 <_printf_common+0xa4>
 800abb2:	3601      	adds	r6, #1
 800abb4:	e7d9      	b.n	800ab6a <_printf_common+0x8e>
	...

0800abb8 <_printf_i>:
 800abb8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800abbc:	7e0f      	ldrb	r7, [r1, #24]
 800abbe:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 800abc0:	2f78      	cmp	r7, #120	; 0x78
 800abc2:	4691      	mov	r9, r2
 800abc4:	4680      	mov	r8, r0
 800abc6:	460c      	mov	r4, r1
 800abc8:	469a      	mov	sl, r3
 800abca:	f101 0243 	add.w	r2, r1, #67	; 0x43
 800abce:	d807      	bhi.n	800abe0 <_printf_i+0x28>
 800abd0:	2f62      	cmp	r7, #98	; 0x62
 800abd2:	d80a      	bhi.n	800abea <_printf_i+0x32>
 800abd4:	2f00      	cmp	r7, #0
 800abd6:	f000 80d4 	beq.w	800ad82 <_printf_i+0x1ca>
 800abda:	2f58      	cmp	r7, #88	; 0x58
 800abdc:	f000 80c0 	beq.w	800ad60 <_printf_i+0x1a8>
 800abe0:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800abe4:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 800abe8:	e03a      	b.n	800ac60 <_printf_i+0xa8>
 800abea:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800abee:	2b15      	cmp	r3, #21
 800abf0:	d8f6      	bhi.n	800abe0 <_printf_i+0x28>
 800abf2:	a101      	add	r1, pc, #4	; (adr r1, 800abf8 <_printf_i+0x40>)
 800abf4:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800abf8:	0800ac51 	.word	0x0800ac51
 800abfc:	0800ac65 	.word	0x0800ac65
 800ac00:	0800abe1 	.word	0x0800abe1
 800ac04:	0800abe1 	.word	0x0800abe1
 800ac08:	0800abe1 	.word	0x0800abe1
 800ac0c:	0800abe1 	.word	0x0800abe1
 800ac10:	0800ac65 	.word	0x0800ac65
 800ac14:	0800abe1 	.word	0x0800abe1
 800ac18:	0800abe1 	.word	0x0800abe1
 800ac1c:	0800abe1 	.word	0x0800abe1
 800ac20:	0800abe1 	.word	0x0800abe1
 800ac24:	0800ad69 	.word	0x0800ad69
 800ac28:	0800ac91 	.word	0x0800ac91
 800ac2c:	0800ad23 	.word	0x0800ad23
 800ac30:	0800abe1 	.word	0x0800abe1
 800ac34:	0800abe1 	.word	0x0800abe1
 800ac38:	0800ad8b 	.word	0x0800ad8b
 800ac3c:	0800abe1 	.word	0x0800abe1
 800ac40:	0800ac91 	.word	0x0800ac91
 800ac44:	0800abe1 	.word	0x0800abe1
 800ac48:	0800abe1 	.word	0x0800abe1
 800ac4c:	0800ad2b 	.word	0x0800ad2b
 800ac50:	682b      	ldr	r3, [r5, #0]
 800ac52:	1d1a      	adds	r2, r3, #4
 800ac54:	681b      	ldr	r3, [r3, #0]
 800ac56:	602a      	str	r2, [r5, #0]
 800ac58:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800ac5c:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800ac60:	2301      	movs	r3, #1
 800ac62:	e09f      	b.n	800ada4 <_printf_i+0x1ec>
 800ac64:	6820      	ldr	r0, [r4, #0]
 800ac66:	682b      	ldr	r3, [r5, #0]
 800ac68:	0607      	lsls	r7, r0, #24
 800ac6a:	f103 0104 	add.w	r1, r3, #4
 800ac6e:	6029      	str	r1, [r5, #0]
 800ac70:	d501      	bpl.n	800ac76 <_printf_i+0xbe>
 800ac72:	681e      	ldr	r6, [r3, #0]
 800ac74:	e003      	b.n	800ac7e <_printf_i+0xc6>
 800ac76:	0646      	lsls	r6, r0, #25
 800ac78:	d5fb      	bpl.n	800ac72 <_printf_i+0xba>
 800ac7a:	f9b3 6000 	ldrsh.w	r6, [r3]
 800ac7e:	2e00      	cmp	r6, #0
 800ac80:	da03      	bge.n	800ac8a <_printf_i+0xd2>
 800ac82:	232d      	movs	r3, #45	; 0x2d
 800ac84:	4276      	negs	r6, r6
 800ac86:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800ac8a:	485a      	ldr	r0, [pc, #360]	; (800adf4 <_printf_i+0x23c>)
 800ac8c:	230a      	movs	r3, #10
 800ac8e:	e012      	b.n	800acb6 <_printf_i+0xfe>
 800ac90:	682b      	ldr	r3, [r5, #0]
 800ac92:	6820      	ldr	r0, [r4, #0]
 800ac94:	1d19      	adds	r1, r3, #4
 800ac96:	6029      	str	r1, [r5, #0]
 800ac98:	0605      	lsls	r5, r0, #24
 800ac9a:	d501      	bpl.n	800aca0 <_printf_i+0xe8>
 800ac9c:	681e      	ldr	r6, [r3, #0]
 800ac9e:	e002      	b.n	800aca6 <_printf_i+0xee>
 800aca0:	0641      	lsls	r1, r0, #25
 800aca2:	d5fb      	bpl.n	800ac9c <_printf_i+0xe4>
 800aca4:	881e      	ldrh	r6, [r3, #0]
 800aca6:	4853      	ldr	r0, [pc, #332]	; (800adf4 <_printf_i+0x23c>)
 800aca8:	2f6f      	cmp	r7, #111	; 0x6f
 800acaa:	bf0c      	ite	eq
 800acac:	2308      	moveq	r3, #8
 800acae:	230a      	movne	r3, #10
 800acb0:	2100      	movs	r1, #0
 800acb2:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800acb6:	6865      	ldr	r5, [r4, #4]
 800acb8:	60a5      	str	r5, [r4, #8]
 800acba:	2d00      	cmp	r5, #0
 800acbc:	bfa2      	ittt	ge
 800acbe:	6821      	ldrge	r1, [r4, #0]
 800acc0:	f021 0104 	bicge.w	r1, r1, #4
 800acc4:	6021      	strge	r1, [r4, #0]
 800acc6:	b90e      	cbnz	r6, 800accc <_printf_i+0x114>
 800acc8:	2d00      	cmp	r5, #0
 800acca:	d04b      	beq.n	800ad64 <_printf_i+0x1ac>
 800accc:	4615      	mov	r5, r2
 800acce:	fbb6 f1f3 	udiv	r1, r6, r3
 800acd2:	fb03 6711 	mls	r7, r3, r1, r6
 800acd6:	5dc7      	ldrb	r7, [r0, r7]
 800acd8:	f805 7d01 	strb.w	r7, [r5, #-1]!
 800acdc:	4637      	mov	r7, r6
 800acde:	42bb      	cmp	r3, r7
 800ace0:	460e      	mov	r6, r1
 800ace2:	d9f4      	bls.n	800acce <_printf_i+0x116>
 800ace4:	2b08      	cmp	r3, #8
 800ace6:	d10b      	bne.n	800ad00 <_printf_i+0x148>
 800ace8:	6823      	ldr	r3, [r4, #0]
 800acea:	07de      	lsls	r6, r3, #31
 800acec:	d508      	bpl.n	800ad00 <_printf_i+0x148>
 800acee:	6923      	ldr	r3, [r4, #16]
 800acf0:	6861      	ldr	r1, [r4, #4]
 800acf2:	4299      	cmp	r1, r3
 800acf4:	bfde      	ittt	le
 800acf6:	2330      	movle	r3, #48	; 0x30
 800acf8:	f805 3c01 	strble.w	r3, [r5, #-1]
 800acfc:	f105 35ff 	addle.w	r5, r5, #4294967295
 800ad00:	1b52      	subs	r2, r2, r5
 800ad02:	6122      	str	r2, [r4, #16]
 800ad04:	f8cd a000 	str.w	sl, [sp]
 800ad08:	464b      	mov	r3, r9
 800ad0a:	aa03      	add	r2, sp, #12
 800ad0c:	4621      	mov	r1, r4
 800ad0e:	4640      	mov	r0, r8
 800ad10:	f7ff fee4 	bl	800aadc <_printf_common>
 800ad14:	3001      	adds	r0, #1
 800ad16:	d14a      	bne.n	800adae <_printf_i+0x1f6>
 800ad18:	f04f 30ff 	mov.w	r0, #4294967295
 800ad1c:	b004      	add	sp, #16
 800ad1e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800ad22:	6823      	ldr	r3, [r4, #0]
 800ad24:	f043 0320 	orr.w	r3, r3, #32
 800ad28:	6023      	str	r3, [r4, #0]
 800ad2a:	4833      	ldr	r0, [pc, #204]	; (800adf8 <_printf_i+0x240>)
 800ad2c:	2778      	movs	r7, #120	; 0x78
 800ad2e:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 800ad32:	6823      	ldr	r3, [r4, #0]
 800ad34:	6829      	ldr	r1, [r5, #0]
 800ad36:	061f      	lsls	r7, r3, #24
 800ad38:	f851 6b04 	ldr.w	r6, [r1], #4
 800ad3c:	d402      	bmi.n	800ad44 <_printf_i+0x18c>
 800ad3e:	065f      	lsls	r7, r3, #25
 800ad40:	bf48      	it	mi
 800ad42:	b2b6      	uxthmi	r6, r6
 800ad44:	07df      	lsls	r7, r3, #31
 800ad46:	bf48      	it	mi
 800ad48:	f043 0320 	orrmi.w	r3, r3, #32
 800ad4c:	6029      	str	r1, [r5, #0]
 800ad4e:	bf48      	it	mi
 800ad50:	6023      	strmi	r3, [r4, #0]
 800ad52:	b91e      	cbnz	r6, 800ad5c <_printf_i+0x1a4>
 800ad54:	6823      	ldr	r3, [r4, #0]
 800ad56:	f023 0320 	bic.w	r3, r3, #32
 800ad5a:	6023      	str	r3, [r4, #0]
 800ad5c:	2310      	movs	r3, #16
 800ad5e:	e7a7      	b.n	800acb0 <_printf_i+0xf8>
 800ad60:	4824      	ldr	r0, [pc, #144]	; (800adf4 <_printf_i+0x23c>)
 800ad62:	e7e4      	b.n	800ad2e <_printf_i+0x176>
 800ad64:	4615      	mov	r5, r2
 800ad66:	e7bd      	b.n	800ace4 <_printf_i+0x12c>
 800ad68:	682b      	ldr	r3, [r5, #0]
 800ad6a:	6826      	ldr	r6, [r4, #0]
 800ad6c:	6961      	ldr	r1, [r4, #20]
 800ad6e:	1d18      	adds	r0, r3, #4
 800ad70:	6028      	str	r0, [r5, #0]
 800ad72:	0635      	lsls	r5, r6, #24
 800ad74:	681b      	ldr	r3, [r3, #0]
 800ad76:	d501      	bpl.n	800ad7c <_printf_i+0x1c4>
 800ad78:	6019      	str	r1, [r3, #0]
 800ad7a:	e002      	b.n	800ad82 <_printf_i+0x1ca>
 800ad7c:	0670      	lsls	r0, r6, #25
 800ad7e:	d5fb      	bpl.n	800ad78 <_printf_i+0x1c0>
 800ad80:	8019      	strh	r1, [r3, #0]
 800ad82:	2300      	movs	r3, #0
 800ad84:	6123      	str	r3, [r4, #16]
 800ad86:	4615      	mov	r5, r2
 800ad88:	e7bc      	b.n	800ad04 <_printf_i+0x14c>
 800ad8a:	682b      	ldr	r3, [r5, #0]
 800ad8c:	1d1a      	adds	r2, r3, #4
 800ad8e:	602a      	str	r2, [r5, #0]
 800ad90:	681d      	ldr	r5, [r3, #0]
 800ad92:	6862      	ldr	r2, [r4, #4]
 800ad94:	2100      	movs	r1, #0
 800ad96:	4628      	mov	r0, r5
 800ad98:	f7f5 fa22 	bl	80001e0 <memchr>
 800ad9c:	b108      	cbz	r0, 800ada2 <_printf_i+0x1ea>
 800ad9e:	1b40      	subs	r0, r0, r5
 800ada0:	6060      	str	r0, [r4, #4]
 800ada2:	6863      	ldr	r3, [r4, #4]
 800ada4:	6123      	str	r3, [r4, #16]
 800ada6:	2300      	movs	r3, #0
 800ada8:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800adac:	e7aa      	b.n	800ad04 <_printf_i+0x14c>
 800adae:	6923      	ldr	r3, [r4, #16]
 800adb0:	462a      	mov	r2, r5
 800adb2:	4649      	mov	r1, r9
 800adb4:	4640      	mov	r0, r8
 800adb6:	47d0      	blx	sl
 800adb8:	3001      	adds	r0, #1
 800adba:	d0ad      	beq.n	800ad18 <_printf_i+0x160>
 800adbc:	6823      	ldr	r3, [r4, #0]
 800adbe:	079b      	lsls	r3, r3, #30
 800adc0:	d413      	bmi.n	800adea <_printf_i+0x232>
 800adc2:	68e0      	ldr	r0, [r4, #12]
 800adc4:	9b03      	ldr	r3, [sp, #12]
 800adc6:	4298      	cmp	r0, r3
 800adc8:	bfb8      	it	lt
 800adca:	4618      	movlt	r0, r3
 800adcc:	e7a6      	b.n	800ad1c <_printf_i+0x164>
 800adce:	2301      	movs	r3, #1
 800add0:	4632      	mov	r2, r6
 800add2:	4649      	mov	r1, r9
 800add4:	4640      	mov	r0, r8
 800add6:	47d0      	blx	sl
 800add8:	3001      	adds	r0, #1
 800adda:	d09d      	beq.n	800ad18 <_printf_i+0x160>
 800addc:	3501      	adds	r5, #1
 800adde:	68e3      	ldr	r3, [r4, #12]
 800ade0:	9903      	ldr	r1, [sp, #12]
 800ade2:	1a5b      	subs	r3, r3, r1
 800ade4:	42ab      	cmp	r3, r5
 800ade6:	dcf2      	bgt.n	800adce <_printf_i+0x216>
 800ade8:	e7eb      	b.n	800adc2 <_printf_i+0x20a>
 800adea:	2500      	movs	r5, #0
 800adec:	f104 0619 	add.w	r6, r4, #25
 800adf0:	e7f5      	b.n	800adde <_printf_i+0x226>
 800adf2:	bf00      	nop
 800adf4:	0800d6e2 	.word	0x0800d6e2
 800adf8:	0800d6f3 	.word	0x0800d6f3

0800adfc <std>:
 800adfc:	2300      	movs	r3, #0
 800adfe:	b510      	push	{r4, lr}
 800ae00:	4604      	mov	r4, r0
 800ae02:	e9c0 3300 	strd	r3, r3, [r0]
 800ae06:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800ae0a:	6083      	str	r3, [r0, #8]
 800ae0c:	8181      	strh	r1, [r0, #12]
 800ae0e:	6643      	str	r3, [r0, #100]	; 0x64
 800ae10:	81c2      	strh	r2, [r0, #14]
 800ae12:	6183      	str	r3, [r0, #24]
 800ae14:	4619      	mov	r1, r3
 800ae16:	2208      	movs	r2, #8
 800ae18:	305c      	adds	r0, #92	; 0x5c
 800ae1a:	f000 f914 	bl	800b046 <memset>
 800ae1e:	4b0d      	ldr	r3, [pc, #52]	; (800ae54 <std+0x58>)
 800ae20:	6263      	str	r3, [r4, #36]	; 0x24
 800ae22:	4b0d      	ldr	r3, [pc, #52]	; (800ae58 <std+0x5c>)
 800ae24:	62a3      	str	r3, [r4, #40]	; 0x28
 800ae26:	4b0d      	ldr	r3, [pc, #52]	; (800ae5c <std+0x60>)
 800ae28:	62e3      	str	r3, [r4, #44]	; 0x2c
 800ae2a:	4b0d      	ldr	r3, [pc, #52]	; (800ae60 <std+0x64>)
 800ae2c:	6323      	str	r3, [r4, #48]	; 0x30
 800ae2e:	4b0d      	ldr	r3, [pc, #52]	; (800ae64 <std+0x68>)
 800ae30:	6224      	str	r4, [r4, #32]
 800ae32:	429c      	cmp	r4, r3
 800ae34:	d006      	beq.n	800ae44 <std+0x48>
 800ae36:	f103 0268 	add.w	r2, r3, #104	; 0x68
 800ae3a:	4294      	cmp	r4, r2
 800ae3c:	d002      	beq.n	800ae44 <std+0x48>
 800ae3e:	33d0      	adds	r3, #208	; 0xd0
 800ae40:	429c      	cmp	r4, r3
 800ae42:	d105      	bne.n	800ae50 <std+0x54>
 800ae44:	f104 0058 	add.w	r0, r4, #88	; 0x58
 800ae48:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800ae4c:	f000 b978 	b.w	800b140 <__retarget_lock_init_recursive>
 800ae50:	bd10      	pop	{r4, pc}
 800ae52:	bf00      	nop
 800ae54:	0800afc1 	.word	0x0800afc1
 800ae58:	0800afe3 	.word	0x0800afe3
 800ae5c:	0800b01b 	.word	0x0800b01b
 800ae60:	0800b03f 	.word	0x0800b03f
 800ae64:	200004a8 	.word	0x200004a8

0800ae68 <stdio_exit_handler>:
 800ae68:	4a02      	ldr	r2, [pc, #8]	; (800ae74 <stdio_exit_handler+0xc>)
 800ae6a:	4903      	ldr	r1, [pc, #12]	; (800ae78 <stdio_exit_handler+0x10>)
 800ae6c:	4803      	ldr	r0, [pc, #12]	; (800ae7c <stdio_exit_handler+0x14>)
 800ae6e:	f000 b869 	b.w	800af44 <_fwalk_sglue>
 800ae72:	bf00      	nop
 800ae74:	200000e0 	.word	0x200000e0
 800ae78:	0800caf1 	.word	0x0800caf1
 800ae7c:	200000ec 	.word	0x200000ec

0800ae80 <cleanup_stdio>:
 800ae80:	6841      	ldr	r1, [r0, #4]
 800ae82:	4b0c      	ldr	r3, [pc, #48]	; (800aeb4 <cleanup_stdio+0x34>)
 800ae84:	4299      	cmp	r1, r3
 800ae86:	b510      	push	{r4, lr}
 800ae88:	4604      	mov	r4, r0
 800ae8a:	d001      	beq.n	800ae90 <cleanup_stdio+0x10>
 800ae8c:	f001 fe30 	bl	800caf0 <_fflush_r>
 800ae90:	68a1      	ldr	r1, [r4, #8]
 800ae92:	4b09      	ldr	r3, [pc, #36]	; (800aeb8 <cleanup_stdio+0x38>)
 800ae94:	4299      	cmp	r1, r3
 800ae96:	d002      	beq.n	800ae9e <cleanup_stdio+0x1e>
 800ae98:	4620      	mov	r0, r4
 800ae9a:	f001 fe29 	bl	800caf0 <_fflush_r>
 800ae9e:	68e1      	ldr	r1, [r4, #12]
 800aea0:	4b06      	ldr	r3, [pc, #24]	; (800aebc <cleanup_stdio+0x3c>)
 800aea2:	4299      	cmp	r1, r3
 800aea4:	d004      	beq.n	800aeb0 <cleanup_stdio+0x30>
 800aea6:	4620      	mov	r0, r4
 800aea8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800aeac:	f001 be20 	b.w	800caf0 <_fflush_r>
 800aeb0:	bd10      	pop	{r4, pc}
 800aeb2:	bf00      	nop
 800aeb4:	200004a8 	.word	0x200004a8
 800aeb8:	20000510 	.word	0x20000510
 800aebc:	20000578 	.word	0x20000578

0800aec0 <global_stdio_init.part.0>:
 800aec0:	b510      	push	{r4, lr}
 800aec2:	4b0b      	ldr	r3, [pc, #44]	; (800aef0 <global_stdio_init.part.0+0x30>)
 800aec4:	4c0b      	ldr	r4, [pc, #44]	; (800aef4 <global_stdio_init.part.0+0x34>)
 800aec6:	4a0c      	ldr	r2, [pc, #48]	; (800aef8 <global_stdio_init.part.0+0x38>)
 800aec8:	601a      	str	r2, [r3, #0]
 800aeca:	4620      	mov	r0, r4
 800aecc:	2200      	movs	r2, #0
 800aece:	2104      	movs	r1, #4
 800aed0:	f7ff ff94 	bl	800adfc <std>
 800aed4:	f104 0068 	add.w	r0, r4, #104	; 0x68
 800aed8:	2201      	movs	r2, #1
 800aeda:	2109      	movs	r1, #9
 800aedc:	f7ff ff8e 	bl	800adfc <std>
 800aee0:	f104 00d0 	add.w	r0, r4, #208	; 0xd0
 800aee4:	2202      	movs	r2, #2
 800aee6:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800aeea:	2112      	movs	r1, #18
 800aeec:	f7ff bf86 	b.w	800adfc <std>
 800aef0:	200005e0 	.word	0x200005e0
 800aef4:	200004a8 	.word	0x200004a8
 800aef8:	0800ae69 	.word	0x0800ae69

0800aefc <__sfp_lock_acquire>:
 800aefc:	4801      	ldr	r0, [pc, #4]	; (800af04 <__sfp_lock_acquire+0x8>)
 800aefe:	f000 b920 	b.w	800b142 <__retarget_lock_acquire_recursive>
 800af02:	bf00      	nop
 800af04:	200005e9 	.word	0x200005e9

0800af08 <__sfp_lock_release>:
 800af08:	4801      	ldr	r0, [pc, #4]	; (800af10 <__sfp_lock_release+0x8>)
 800af0a:	f000 b91b 	b.w	800b144 <__retarget_lock_release_recursive>
 800af0e:	bf00      	nop
 800af10:	200005e9 	.word	0x200005e9

0800af14 <__sinit>:
 800af14:	b510      	push	{r4, lr}
 800af16:	4604      	mov	r4, r0
 800af18:	f7ff fff0 	bl	800aefc <__sfp_lock_acquire>
 800af1c:	6a23      	ldr	r3, [r4, #32]
 800af1e:	b11b      	cbz	r3, 800af28 <__sinit+0x14>
 800af20:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800af24:	f7ff bff0 	b.w	800af08 <__sfp_lock_release>
 800af28:	4b04      	ldr	r3, [pc, #16]	; (800af3c <__sinit+0x28>)
 800af2a:	6223      	str	r3, [r4, #32]
 800af2c:	4b04      	ldr	r3, [pc, #16]	; (800af40 <__sinit+0x2c>)
 800af2e:	681b      	ldr	r3, [r3, #0]
 800af30:	2b00      	cmp	r3, #0
 800af32:	d1f5      	bne.n	800af20 <__sinit+0xc>
 800af34:	f7ff ffc4 	bl	800aec0 <global_stdio_init.part.0>
 800af38:	e7f2      	b.n	800af20 <__sinit+0xc>
 800af3a:	bf00      	nop
 800af3c:	0800ae81 	.word	0x0800ae81
 800af40:	200005e0 	.word	0x200005e0

0800af44 <_fwalk_sglue>:
 800af44:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800af48:	4607      	mov	r7, r0
 800af4a:	4688      	mov	r8, r1
 800af4c:	4614      	mov	r4, r2
 800af4e:	2600      	movs	r6, #0
 800af50:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800af54:	f1b9 0901 	subs.w	r9, r9, #1
 800af58:	d505      	bpl.n	800af66 <_fwalk_sglue+0x22>
 800af5a:	6824      	ldr	r4, [r4, #0]
 800af5c:	2c00      	cmp	r4, #0
 800af5e:	d1f7      	bne.n	800af50 <_fwalk_sglue+0xc>
 800af60:	4630      	mov	r0, r6
 800af62:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800af66:	89ab      	ldrh	r3, [r5, #12]
 800af68:	2b01      	cmp	r3, #1
 800af6a:	d907      	bls.n	800af7c <_fwalk_sglue+0x38>
 800af6c:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800af70:	3301      	adds	r3, #1
 800af72:	d003      	beq.n	800af7c <_fwalk_sglue+0x38>
 800af74:	4629      	mov	r1, r5
 800af76:	4638      	mov	r0, r7
 800af78:	47c0      	blx	r8
 800af7a:	4306      	orrs	r6, r0
 800af7c:	3568      	adds	r5, #104	; 0x68
 800af7e:	e7e9      	b.n	800af54 <_fwalk_sglue+0x10>

0800af80 <siprintf>:
 800af80:	b40e      	push	{r1, r2, r3}
 800af82:	b500      	push	{lr}
 800af84:	b09c      	sub	sp, #112	; 0x70
 800af86:	ab1d      	add	r3, sp, #116	; 0x74
 800af88:	9002      	str	r0, [sp, #8]
 800af8a:	9006      	str	r0, [sp, #24]
 800af8c:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 800af90:	4809      	ldr	r0, [pc, #36]	; (800afb8 <siprintf+0x38>)
 800af92:	9107      	str	r1, [sp, #28]
 800af94:	9104      	str	r1, [sp, #16]
 800af96:	4909      	ldr	r1, [pc, #36]	; (800afbc <siprintf+0x3c>)
 800af98:	f853 2b04 	ldr.w	r2, [r3], #4
 800af9c:	9105      	str	r1, [sp, #20]
 800af9e:	6800      	ldr	r0, [r0, #0]
 800afa0:	9301      	str	r3, [sp, #4]
 800afa2:	a902      	add	r1, sp, #8
 800afa4:	f001 fc20 	bl	800c7e8 <_svfiprintf_r>
 800afa8:	9b02      	ldr	r3, [sp, #8]
 800afaa:	2200      	movs	r2, #0
 800afac:	701a      	strb	r2, [r3, #0]
 800afae:	b01c      	add	sp, #112	; 0x70
 800afb0:	f85d eb04 	ldr.w	lr, [sp], #4
 800afb4:	b003      	add	sp, #12
 800afb6:	4770      	bx	lr
 800afb8:	20000138 	.word	0x20000138
 800afbc:	ffff0208 	.word	0xffff0208

0800afc0 <__sread>:
 800afc0:	b510      	push	{r4, lr}
 800afc2:	460c      	mov	r4, r1
 800afc4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800afc8:	f000 f86c 	bl	800b0a4 <_read_r>
 800afcc:	2800      	cmp	r0, #0
 800afce:	bfab      	itete	ge
 800afd0:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800afd2:	89a3      	ldrhlt	r3, [r4, #12]
 800afd4:	181b      	addge	r3, r3, r0
 800afd6:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800afda:	bfac      	ite	ge
 800afdc:	6563      	strge	r3, [r4, #84]	; 0x54
 800afde:	81a3      	strhlt	r3, [r4, #12]
 800afe0:	bd10      	pop	{r4, pc}

0800afe2 <__swrite>:
 800afe2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800afe6:	461f      	mov	r7, r3
 800afe8:	898b      	ldrh	r3, [r1, #12]
 800afea:	05db      	lsls	r3, r3, #23
 800afec:	4605      	mov	r5, r0
 800afee:	460c      	mov	r4, r1
 800aff0:	4616      	mov	r6, r2
 800aff2:	d505      	bpl.n	800b000 <__swrite+0x1e>
 800aff4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800aff8:	2302      	movs	r3, #2
 800affa:	2200      	movs	r2, #0
 800affc:	f000 f840 	bl	800b080 <_lseek_r>
 800b000:	89a3      	ldrh	r3, [r4, #12]
 800b002:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800b006:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800b00a:	81a3      	strh	r3, [r4, #12]
 800b00c:	4632      	mov	r2, r6
 800b00e:	463b      	mov	r3, r7
 800b010:	4628      	mov	r0, r5
 800b012:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800b016:	f000 b857 	b.w	800b0c8 <_write_r>

0800b01a <__sseek>:
 800b01a:	b510      	push	{r4, lr}
 800b01c:	460c      	mov	r4, r1
 800b01e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b022:	f000 f82d 	bl	800b080 <_lseek_r>
 800b026:	1c43      	adds	r3, r0, #1
 800b028:	89a3      	ldrh	r3, [r4, #12]
 800b02a:	bf15      	itete	ne
 800b02c:	6560      	strne	r0, [r4, #84]	; 0x54
 800b02e:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800b032:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800b036:	81a3      	strheq	r3, [r4, #12]
 800b038:	bf18      	it	ne
 800b03a:	81a3      	strhne	r3, [r4, #12]
 800b03c:	bd10      	pop	{r4, pc}

0800b03e <__sclose>:
 800b03e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b042:	f000 b80d 	b.w	800b060 <_close_r>

0800b046 <memset>:
 800b046:	4402      	add	r2, r0
 800b048:	4603      	mov	r3, r0
 800b04a:	4293      	cmp	r3, r2
 800b04c:	d100      	bne.n	800b050 <memset+0xa>
 800b04e:	4770      	bx	lr
 800b050:	f803 1b01 	strb.w	r1, [r3], #1
 800b054:	e7f9      	b.n	800b04a <memset+0x4>
	...

0800b058 <_localeconv_r>:
 800b058:	4800      	ldr	r0, [pc, #0]	; (800b05c <_localeconv_r+0x4>)
 800b05a:	4770      	bx	lr
 800b05c:	2000022c 	.word	0x2000022c

0800b060 <_close_r>:
 800b060:	b538      	push	{r3, r4, r5, lr}
 800b062:	4d06      	ldr	r5, [pc, #24]	; (800b07c <_close_r+0x1c>)
 800b064:	2300      	movs	r3, #0
 800b066:	4604      	mov	r4, r0
 800b068:	4608      	mov	r0, r1
 800b06a:	602b      	str	r3, [r5, #0]
 800b06c:	f7f6 fe4f 	bl	8001d0e <_close>
 800b070:	1c43      	adds	r3, r0, #1
 800b072:	d102      	bne.n	800b07a <_close_r+0x1a>
 800b074:	682b      	ldr	r3, [r5, #0]
 800b076:	b103      	cbz	r3, 800b07a <_close_r+0x1a>
 800b078:	6023      	str	r3, [r4, #0]
 800b07a:	bd38      	pop	{r3, r4, r5, pc}
 800b07c:	200005e4 	.word	0x200005e4

0800b080 <_lseek_r>:
 800b080:	b538      	push	{r3, r4, r5, lr}
 800b082:	4d07      	ldr	r5, [pc, #28]	; (800b0a0 <_lseek_r+0x20>)
 800b084:	4604      	mov	r4, r0
 800b086:	4608      	mov	r0, r1
 800b088:	4611      	mov	r1, r2
 800b08a:	2200      	movs	r2, #0
 800b08c:	602a      	str	r2, [r5, #0]
 800b08e:	461a      	mov	r2, r3
 800b090:	f7f6 fe64 	bl	8001d5c <_lseek>
 800b094:	1c43      	adds	r3, r0, #1
 800b096:	d102      	bne.n	800b09e <_lseek_r+0x1e>
 800b098:	682b      	ldr	r3, [r5, #0]
 800b09a:	b103      	cbz	r3, 800b09e <_lseek_r+0x1e>
 800b09c:	6023      	str	r3, [r4, #0]
 800b09e:	bd38      	pop	{r3, r4, r5, pc}
 800b0a0:	200005e4 	.word	0x200005e4

0800b0a4 <_read_r>:
 800b0a4:	b538      	push	{r3, r4, r5, lr}
 800b0a6:	4d07      	ldr	r5, [pc, #28]	; (800b0c4 <_read_r+0x20>)
 800b0a8:	4604      	mov	r4, r0
 800b0aa:	4608      	mov	r0, r1
 800b0ac:	4611      	mov	r1, r2
 800b0ae:	2200      	movs	r2, #0
 800b0b0:	602a      	str	r2, [r5, #0]
 800b0b2:	461a      	mov	r2, r3
 800b0b4:	f7f6 fdf2 	bl	8001c9c <_read>
 800b0b8:	1c43      	adds	r3, r0, #1
 800b0ba:	d102      	bne.n	800b0c2 <_read_r+0x1e>
 800b0bc:	682b      	ldr	r3, [r5, #0]
 800b0be:	b103      	cbz	r3, 800b0c2 <_read_r+0x1e>
 800b0c0:	6023      	str	r3, [r4, #0]
 800b0c2:	bd38      	pop	{r3, r4, r5, pc}
 800b0c4:	200005e4 	.word	0x200005e4

0800b0c8 <_write_r>:
 800b0c8:	b538      	push	{r3, r4, r5, lr}
 800b0ca:	4d07      	ldr	r5, [pc, #28]	; (800b0e8 <_write_r+0x20>)
 800b0cc:	4604      	mov	r4, r0
 800b0ce:	4608      	mov	r0, r1
 800b0d0:	4611      	mov	r1, r2
 800b0d2:	2200      	movs	r2, #0
 800b0d4:	602a      	str	r2, [r5, #0]
 800b0d6:	461a      	mov	r2, r3
 800b0d8:	f7f6 fdfd 	bl	8001cd6 <_write>
 800b0dc:	1c43      	adds	r3, r0, #1
 800b0de:	d102      	bne.n	800b0e6 <_write_r+0x1e>
 800b0e0:	682b      	ldr	r3, [r5, #0]
 800b0e2:	b103      	cbz	r3, 800b0e6 <_write_r+0x1e>
 800b0e4:	6023      	str	r3, [r4, #0]
 800b0e6:	bd38      	pop	{r3, r4, r5, pc}
 800b0e8:	200005e4 	.word	0x200005e4

0800b0ec <__errno>:
 800b0ec:	4b01      	ldr	r3, [pc, #4]	; (800b0f4 <__errno+0x8>)
 800b0ee:	6818      	ldr	r0, [r3, #0]
 800b0f0:	4770      	bx	lr
 800b0f2:	bf00      	nop
 800b0f4:	20000138 	.word	0x20000138

0800b0f8 <__libc_init_array>:
 800b0f8:	b570      	push	{r4, r5, r6, lr}
 800b0fa:	4d0d      	ldr	r5, [pc, #52]	; (800b130 <__libc_init_array+0x38>)
 800b0fc:	4c0d      	ldr	r4, [pc, #52]	; (800b134 <__libc_init_array+0x3c>)
 800b0fe:	1b64      	subs	r4, r4, r5
 800b100:	10a4      	asrs	r4, r4, #2
 800b102:	2600      	movs	r6, #0
 800b104:	42a6      	cmp	r6, r4
 800b106:	d109      	bne.n	800b11c <__libc_init_array+0x24>
 800b108:	4d0b      	ldr	r5, [pc, #44]	; (800b138 <__libc_init_array+0x40>)
 800b10a:	4c0c      	ldr	r4, [pc, #48]	; (800b13c <__libc_init_array+0x44>)
 800b10c:	f002 fa9a 	bl	800d644 <_init>
 800b110:	1b64      	subs	r4, r4, r5
 800b112:	10a4      	asrs	r4, r4, #2
 800b114:	2600      	movs	r6, #0
 800b116:	42a6      	cmp	r6, r4
 800b118:	d105      	bne.n	800b126 <__libc_init_array+0x2e>
 800b11a:	bd70      	pop	{r4, r5, r6, pc}
 800b11c:	f855 3b04 	ldr.w	r3, [r5], #4
 800b120:	4798      	blx	r3
 800b122:	3601      	adds	r6, #1
 800b124:	e7ee      	b.n	800b104 <__libc_init_array+0xc>
 800b126:	f855 3b04 	ldr.w	r3, [r5], #4
 800b12a:	4798      	blx	r3
 800b12c:	3601      	adds	r6, #1
 800b12e:	e7f2      	b.n	800b116 <__libc_init_array+0x1e>
 800b130:	0800da80 	.word	0x0800da80
 800b134:	0800da80 	.word	0x0800da80
 800b138:	0800da80 	.word	0x0800da80
 800b13c:	0800da84 	.word	0x0800da84

0800b140 <__retarget_lock_init_recursive>:
 800b140:	4770      	bx	lr

0800b142 <__retarget_lock_acquire_recursive>:
 800b142:	4770      	bx	lr

0800b144 <__retarget_lock_release_recursive>:
 800b144:	4770      	bx	lr

0800b146 <quorem>:
 800b146:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b14a:	6903      	ldr	r3, [r0, #16]
 800b14c:	690c      	ldr	r4, [r1, #16]
 800b14e:	42a3      	cmp	r3, r4
 800b150:	4607      	mov	r7, r0
 800b152:	db7e      	blt.n	800b252 <quorem+0x10c>
 800b154:	3c01      	subs	r4, #1
 800b156:	f101 0814 	add.w	r8, r1, #20
 800b15a:	f100 0514 	add.w	r5, r0, #20
 800b15e:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800b162:	9301      	str	r3, [sp, #4]
 800b164:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800b168:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800b16c:	3301      	adds	r3, #1
 800b16e:	429a      	cmp	r2, r3
 800b170:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 800b174:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800b178:	fbb2 f6f3 	udiv	r6, r2, r3
 800b17c:	d331      	bcc.n	800b1e2 <quorem+0x9c>
 800b17e:	f04f 0e00 	mov.w	lr, #0
 800b182:	4640      	mov	r0, r8
 800b184:	46ac      	mov	ip, r5
 800b186:	46f2      	mov	sl, lr
 800b188:	f850 2b04 	ldr.w	r2, [r0], #4
 800b18c:	b293      	uxth	r3, r2
 800b18e:	fb06 e303 	mla	r3, r6, r3, lr
 800b192:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 800b196:	0c1a      	lsrs	r2, r3, #16
 800b198:	b29b      	uxth	r3, r3
 800b19a:	ebaa 0303 	sub.w	r3, sl, r3
 800b19e:	f8dc a000 	ldr.w	sl, [ip]
 800b1a2:	fa13 f38a 	uxtah	r3, r3, sl
 800b1a6:	fb06 220e 	mla	r2, r6, lr, r2
 800b1aa:	9300      	str	r3, [sp, #0]
 800b1ac:	9b00      	ldr	r3, [sp, #0]
 800b1ae:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 800b1b2:	b292      	uxth	r2, r2
 800b1b4:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 800b1b8:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800b1bc:	f8bd 3000 	ldrh.w	r3, [sp]
 800b1c0:	4581      	cmp	r9, r0
 800b1c2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800b1c6:	f84c 3b04 	str.w	r3, [ip], #4
 800b1ca:	ea4f 4a22 	mov.w	sl, r2, asr #16
 800b1ce:	d2db      	bcs.n	800b188 <quorem+0x42>
 800b1d0:	f855 300b 	ldr.w	r3, [r5, fp]
 800b1d4:	b92b      	cbnz	r3, 800b1e2 <quorem+0x9c>
 800b1d6:	9b01      	ldr	r3, [sp, #4]
 800b1d8:	3b04      	subs	r3, #4
 800b1da:	429d      	cmp	r5, r3
 800b1dc:	461a      	mov	r2, r3
 800b1de:	d32c      	bcc.n	800b23a <quorem+0xf4>
 800b1e0:	613c      	str	r4, [r7, #16]
 800b1e2:	4638      	mov	r0, r7
 800b1e4:	f001 f9a6 	bl	800c534 <__mcmp>
 800b1e8:	2800      	cmp	r0, #0
 800b1ea:	db22      	blt.n	800b232 <quorem+0xec>
 800b1ec:	3601      	adds	r6, #1
 800b1ee:	4629      	mov	r1, r5
 800b1f0:	2000      	movs	r0, #0
 800b1f2:	f858 2b04 	ldr.w	r2, [r8], #4
 800b1f6:	f8d1 c000 	ldr.w	ip, [r1]
 800b1fa:	b293      	uxth	r3, r2
 800b1fc:	1ac3      	subs	r3, r0, r3
 800b1fe:	0c12      	lsrs	r2, r2, #16
 800b200:	fa13 f38c 	uxtah	r3, r3, ip
 800b204:	ebc2 421c 	rsb	r2, r2, ip, lsr #16
 800b208:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800b20c:	b29b      	uxth	r3, r3
 800b20e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800b212:	45c1      	cmp	r9, r8
 800b214:	f841 3b04 	str.w	r3, [r1], #4
 800b218:	ea4f 4022 	mov.w	r0, r2, asr #16
 800b21c:	d2e9      	bcs.n	800b1f2 <quorem+0xac>
 800b21e:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800b222:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800b226:	b922      	cbnz	r2, 800b232 <quorem+0xec>
 800b228:	3b04      	subs	r3, #4
 800b22a:	429d      	cmp	r5, r3
 800b22c:	461a      	mov	r2, r3
 800b22e:	d30a      	bcc.n	800b246 <quorem+0x100>
 800b230:	613c      	str	r4, [r7, #16]
 800b232:	4630      	mov	r0, r6
 800b234:	b003      	add	sp, #12
 800b236:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b23a:	6812      	ldr	r2, [r2, #0]
 800b23c:	3b04      	subs	r3, #4
 800b23e:	2a00      	cmp	r2, #0
 800b240:	d1ce      	bne.n	800b1e0 <quorem+0x9a>
 800b242:	3c01      	subs	r4, #1
 800b244:	e7c9      	b.n	800b1da <quorem+0x94>
 800b246:	6812      	ldr	r2, [r2, #0]
 800b248:	3b04      	subs	r3, #4
 800b24a:	2a00      	cmp	r2, #0
 800b24c:	d1f0      	bne.n	800b230 <quorem+0xea>
 800b24e:	3c01      	subs	r4, #1
 800b250:	e7eb      	b.n	800b22a <quorem+0xe4>
 800b252:	2000      	movs	r0, #0
 800b254:	e7ee      	b.n	800b234 <quorem+0xee>
	...

0800b258 <_dtoa_r>:
 800b258:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b25c:	ed2d 8b04 	vpush	{d8-d9}
 800b260:	69c5      	ldr	r5, [r0, #28]
 800b262:	b093      	sub	sp, #76	; 0x4c
 800b264:	ed8d 0b02 	vstr	d0, [sp, #8]
 800b268:	ec57 6b10 	vmov	r6, r7, d0
 800b26c:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 800b270:	9107      	str	r1, [sp, #28]
 800b272:	4604      	mov	r4, r0
 800b274:	920a      	str	r2, [sp, #40]	; 0x28
 800b276:	930d      	str	r3, [sp, #52]	; 0x34
 800b278:	b975      	cbnz	r5, 800b298 <_dtoa_r+0x40>
 800b27a:	2010      	movs	r0, #16
 800b27c:	f000 fe2a 	bl	800bed4 <malloc>
 800b280:	4602      	mov	r2, r0
 800b282:	61e0      	str	r0, [r4, #28]
 800b284:	b920      	cbnz	r0, 800b290 <_dtoa_r+0x38>
 800b286:	4bae      	ldr	r3, [pc, #696]	; (800b540 <_dtoa_r+0x2e8>)
 800b288:	21ef      	movs	r1, #239	; 0xef
 800b28a:	48ae      	ldr	r0, [pc, #696]	; (800b544 <_dtoa_r+0x2ec>)
 800b28c:	f001 fc90 	bl	800cbb0 <__assert_func>
 800b290:	e9c0 5501 	strd	r5, r5, [r0, #4]
 800b294:	6005      	str	r5, [r0, #0]
 800b296:	60c5      	str	r5, [r0, #12]
 800b298:	69e3      	ldr	r3, [r4, #28]
 800b29a:	6819      	ldr	r1, [r3, #0]
 800b29c:	b151      	cbz	r1, 800b2b4 <_dtoa_r+0x5c>
 800b29e:	685a      	ldr	r2, [r3, #4]
 800b2a0:	604a      	str	r2, [r1, #4]
 800b2a2:	2301      	movs	r3, #1
 800b2a4:	4093      	lsls	r3, r2
 800b2a6:	608b      	str	r3, [r1, #8]
 800b2a8:	4620      	mov	r0, r4
 800b2aa:	f000 ff07 	bl	800c0bc <_Bfree>
 800b2ae:	69e3      	ldr	r3, [r4, #28]
 800b2b0:	2200      	movs	r2, #0
 800b2b2:	601a      	str	r2, [r3, #0]
 800b2b4:	1e3b      	subs	r3, r7, #0
 800b2b6:	bfbb      	ittet	lt
 800b2b8:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 800b2bc:	9303      	strlt	r3, [sp, #12]
 800b2be:	2300      	movge	r3, #0
 800b2c0:	2201      	movlt	r2, #1
 800b2c2:	bfac      	ite	ge
 800b2c4:	f8c8 3000 	strge.w	r3, [r8]
 800b2c8:	f8c8 2000 	strlt.w	r2, [r8]
 800b2cc:	4b9e      	ldr	r3, [pc, #632]	; (800b548 <_dtoa_r+0x2f0>)
 800b2ce:	f8dd 800c 	ldr.w	r8, [sp, #12]
 800b2d2:	ea33 0308 	bics.w	r3, r3, r8
 800b2d6:	d11b      	bne.n	800b310 <_dtoa_r+0xb8>
 800b2d8:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800b2da:	f242 730f 	movw	r3, #9999	; 0x270f
 800b2de:	6013      	str	r3, [r2, #0]
 800b2e0:	f3c8 0313 	ubfx	r3, r8, #0, #20
 800b2e4:	4333      	orrs	r3, r6
 800b2e6:	f000 8593 	beq.w	800be10 <_dtoa_r+0xbb8>
 800b2ea:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800b2ec:	b963      	cbnz	r3, 800b308 <_dtoa_r+0xb0>
 800b2ee:	4b97      	ldr	r3, [pc, #604]	; (800b54c <_dtoa_r+0x2f4>)
 800b2f0:	e027      	b.n	800b342 <_dtoa_r+0xea>
 800b2f2:	4b97      	ldr	r3, [pc, #604]	; (800b550 <_dtoa_r+0x2f8>)
 800b2f4:	9300      	str	r3, [sp, #0]
 800b2f6:	3308      	adds	r3, #8
 800b2f8:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800b2fa:	6013      	str	r3, [r2, #0]
 800b2fc:	9800      	ldr	r0, [sp, #0]
 800b2fe:	b013      	add	sp, #76	; 0x4c
 800b300:	ecbd 8b04 	vpop	{d8-d9}
 800b304:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b308:	4b90      	ldr	r3, [pc, #576]	; (800b54c <_dtoa_r+0x2f4>)
 800b30a:	9300      	str	r3, [sp, #0]
 800b30c:	3303      	adds	r3, #3
 800b30e:	e7f3      	b.n	800b2f8 <_dtoa_r+0xa0>
 800b310:	ed9d 7b02 	vldr	d7, [sp, #8]
 800b314:	2200      	movs	r2, #0
 800b316:	ec51 0b17 	vmov	r0, r1, d7
 800b31a:	eeb0 8a47 	vmov.f32	s16, s14
 800b31e:	eef0 8a67 	vmov.f32	s17, s15
 800b322:	2300      	movs	r3, #0
 800b324:	f7f5 fbd8 	bl	8000ad8 <__aeabi_dcmpeq>
 800b328:	4681      	mov	r9, r0
 800b32a:	b160      	cbz	r0, 800b346 <_dtoa_r+0xee>
 800b32c:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800b32e:	2301      	movs	r3, #1
 800b330:	6013      	str	r3, [r2, #0]
 800b332:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800b334:	2b00      	cmp	r3, #0
 800b336:	f000 8568 	beq.w	800be0a <_dtoa_r+0xbb2>
 800b33a:	4b86      	ldr	r3, [pc, #536]	; (800b554 <_dtoa_r+0x2fc>)
 800b33c:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800b33e:	6013      	str	r3, [r2, #0]
 800b340:	3b01      	subs	r3, #1
 800b342:	9300      	str	r3, [sp, #0]
 800b344:	e7da      	b.n	800b2fc <_dtoa_r+0xa4>
 800b346:	aa10      	add	r2, sp, #64	; 0x40
 800b348:	a911      	add	r1, sp, #68	; 0x44
 800b34a:	4620      	mov	r0, r4
 800b34c:	eeb0 0a48 	vmov.f32	s0, s16
 800b350:	eef0 0a68 	vmov.f32	s1, s17
 800b354:	f001 f994 	bl	800c680 <__d2b>
 800b358:	f3c8 550a 	ubfx	r5, r8, #20, #11
 800b35c:	4682      	mov	sl, r0
 800b35e:	2d00      	cmp	r5, #0
 800b360:	d07f      	beq.n	800b462 <_dtoa_r+0x20a>
 800b362:	ee18 3a90 	vmov	r3, s17
 800b366:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800b36a:	f043 537f 	orr.w	r3, r3, #1069547520	; 0x3fc00000
 800b36e:	ec51 0b18 	vmov	r0, r1, d8
 800b372:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 800b376:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 800b37a:	f8cd 9038 	str.w	r9, [sp, #56]	; 0x38
 800b37e:	4619      	mov	r1, r3
 800b380:	2200      	movs	r2, #0
 800b382:	4b75      	ldr	r3, [pc, #468]	; (800b558 <_dtoa_r+0x300>)
 800b384:	f7f4 ff88 	bl	8000298 <__aeabi_dsub>
 800b388:	a367      	add	r3, pc, #412	; (adr r3, 800b528 <_dtoa_r+0x2d0>)
 800b38a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b38e:	f7f5 f93b 	bl	8000608 <__aeabi_dmul>
 800b392:	a367      	add	r3, pc, #412	; (adr r3, 800b530 <_dtoa_r+0x2d8>)
 800b394:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b398:	f7f4 ff80 	bl	800029c <__adddf3>
 800b39c:	4606      	mov	r6, r0
 800b39e:	4628      	mov	r0, r5
 800b3a0:	460f      	mov	r7, r1
 800b3a2:	f7f5 f8c7 	bl	8000534 <__aeabi_i2d>
 800b3a6:	a364      	add	r3, pc, #400	; (adr r3, 800b538 <_dtoa_r+0x2e0>)
 800b3a8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b3ac:	f7f5 f92c 	bl	8000608 <__aeabi_dmul>
 800b3b0:	4602      	mov	r2, r0
 800b3b2:	460b      	mov	r3, r1
 800b3b4:	4630      	mov	r0, r6
 800b3b6:	4639      	mov	r1, r7
 800b3b8:	f7f4 ff70 	bl	800029c <__adddf3>
 800b3bc:	4606      	mov	r6, r0
 800b3be:	460f      	mov	r7, r1
 800b3c0:	f7f5 fbd2 	bl	8000b68 <__aeabi_d2iz>
 800b3c4:	2200      	movs	r2, #0
 800b3c6:	4683      	mov	fp, r0
 800b3c8:	2300      	movs	r3, #0
 800b3ca:	4630      	mov	r0, r6
 800b3cc:	4639      	mov	r1, r7
 800b3ce:	f7f5 fb8d 	bl	8000aec <__aeabi_dcmplt>
 800b3d2:	b148      	cbz	r0, 800b3e8 <_dtoa_r+0x190>
 800b3d4:	4658      	mov	r0, fp
 800b3d6:	f7f5 f8ad 	bl	8000534 <__aeabi_i2d>
 800b3da:	4632      	mov	r2, r6
 800b3dc:	463b      	mov	r3, r7
 800b3de:	f7f5 fb7b 	bl	8000ad8 <__aeabi_dcmpeq>
 800b3e2:	b908      	cbnz	r0, 800b3e8 <_dtoa_r+0x190>
 800b3e4:	f10b 3bff 	add.w	fp, fp, #4294967295
 800b3e8:	f1bb 0f16 	cmp.w	fp, #22
 800b3ec:	d857      	bhi.n	800b49e <_dtoa_r+0x246>
 800b3ee:	4b5b      	ldr	r3, [pc, #364]	; (800b55c <_dtoa_r+0x304>)
 800b3f0:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 800b3f4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b3f8:	ec51 0b18 	vmov	r0, r1, d8
 800b3fc:	f7f5 fb76 	bl	8000aec <__aeabi_dcmplt>
 800b400:	2800      	cmp	r0, #0
 800b402:	d04e      	beq.n	800b4a2 <_dtoa_r+0x24a>
 800b404:	f10b 3bff 	add.w	fp, fp, #4294967295
 800b408:	2300      	movs	r3, #0
 800b40a:	930c      	str	r3, [sp, #48]	; 0x30
 800b40c:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800b40e:	1b5b      	subs	r3, r3, r5
 800b410:	1e5a      	subs	r2, r3, #1
 800b412:	bf45      	ittet	mi
 800b414:	f1c3 0301 	rsbmi	r3, r3, #1
 800b418:	9305      	strmi	r3, [sp, #20]
 800b41a:	2300      	movpl	r3, #0
 800b41c:	2300      	movmi	r3, #0
 800b41e:	9206      	str	r2, [sp, #24]
 800b420:	bf54      	ite	pl
 800b422:	9305      	strpl	r3, [sp, #20]
 800b424:	9306      	strmi	r3, [sp, #24]
 800b426:	f1bb 0f00 	cmp.w	fp, #0
 800b42a:	db3c      	blt.n	800b4a6 <_dtoa_r+0x24e>
 800b42c:	9b06      	ldr	r3, [sp, #24]
 800b42e:	f8cd b02c 	str.w	fp, [sp, #44]	; 0x2c
 800b432:	445b      	add	r3, fp
 800b434:	9306      	str	r3, [sp, #24]
 800b436:	2300      	movs	r3, #0
 800b438:	9308      	str	r3, [sp, #32]
 800b43a:	9b07      	ldr	r3, [sp, #28]
 800b43c:	2b09      	cmp	r3, #9
 800b43e:	d868      	bhi.n	800b512 <_dtoa_r+0x2ba>
 800b440:	2b05      	cmp	r3, #5
 800b442:	bfc4      	itt	gt
 800b444:	3b04      	subgt	r3, #4
 800b446:	9307      	strgt	r3, [sp, #28]
 800b448:	9b07      	ldr	r3, [sp, #28]
 800b44a:	f1a3 0302 	sub.w	r3, r3, #2
 800b44e:	bfcc      	ite	gt
 800b450:	2500      	movgt	r5, #0
 800b452:	2501      	movle	r5, #1
 800b454:	2b03      	cmp	r3, #3
 800b456:	f200 8085 	bhi.w	800b564 <_dtoa_r+0x30c>
 800b45a:	e8df f003 	tbb	[pc, r3]
 800b45e:	3b2e      	.short	0x3b2e
 800b460:	5839      	.short	0x5839
 800b462:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 800b466:	441d      	add	r5, r3
 800b468:	f205 4332 	addw	r3, r5, #1074	; 0x432
 800b46c:	2b20      	cmp	r3, #32
 800b46e:	bfc1      	itttt	gt
 800b470:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 800b474:	fa08 f803 	lslgt.w	r8, r8, r3
 800b478:	f205 4312 	addwgt	r3, r5, #1042	; 0x412
 800b47c:	fa26 f303 	lsrgt.w	r3, r6, r3
 800b480:	bfd6      	itet	le
 800b482:	f1c3 0320 	rsble	r3, r3, #32
 800b486:	ea48 0003 	orrgt.w	r0, r8, r3
 800b48a:	fa06 f003 	lslle.w	r0, r6, r3
 800b48e:	f7f5 f841 	bl	8000514 <__aeabi_ui2d>
 800b492:	2201      	movs	r2, #1
 800b494:	f1a1 73f8 	sub.w	r3, r1, #32505856	; 0x1f00000
 800b498:	3d01      	subs	r5, #1
 800b49a:	920e      	str	r2, [sp, #56]	; 0x38
 800b49c:	e76f      	b.n	800b37e <_dtoa_r+0x126>
 800b49e:	2301      	movs	r3, #1
 800b4a0:	e7b3      	b.n	800b40a <_dtoa_r+0x1b2>
 800b4a2:	900c      	str	r0, [sp, #48]	; 0x30
 800b4a4:	e7b2      	b.n	800b40c <_dtoa_r+0x1b4>
 800b4a6:	9b05      	ldr	r3, [sp, #20]
 800b4a8:	eba3 030b 	sub.w	r3, r3, fp
 800b4ac:	9305      	str	r3, [sp, #20]
 800b4ae:	f1cb 0300 	rsb	r3, fp, #0
 800b4b2:	9308      	str	r3, [sp, #32]
 800b4b4:	2300      	movs	r3, #0
 800b4b6:	930b      	str	r3, [sp, #44]	; 0x2c
 800b4b8:	e7bf      	b.n	800b43a <_dtoa_r+0x1e2>
 800b4ba:	2300      	movs	r3, #0
 800b4bc:	9309      	str	r3, [sp, #36]	; 0x24
 800b4be:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800b4c0:	2b00      	cmp	r3, #0
 800b4c2:	dc52      	bgt.n	800b56a <_dtoa_r+0x312>
 800b4c4:	2301      	movs	r3, #1
 800b4c6:	9301      	str	r3, [sp, #4]
 800b4c8:	9304      	str	r3, [sp, #16]
 800b4ca:	461a      	mov	r2, r3
 800b4cc:	920a      	str	r2, [sp, #40]	; 0x28
 800b4ce:	e00b      	b.n	800b4e8 <_dtoa_r+0x290>
 800b4d0:	2301      	movs	r3, #1
 800b4d2:	e7f3      	b.n	800b4bc <_dtoa_r+0x264>
 800b4d4:	2300      	movs	r3, #0
 800b4d6:	9309      	str	r3, [sp, #36]	; 0x24
 800b4d8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800b4da:	445b      	add	r3, fp
 800b4dc:	9301      	str	r3, [sp, #4]
 800b4de:	3301      	adds	r3, #1
 800b4e0:	2b01      	cmp	r3, #1
 800b4e2:	9304      	str	r3, [sp, #16]
 800b4e4:	bfb8      	it	lt
 800b4e6:	2301      	movlt	r3, #1
 800b4e8:	69e0      	ldr	r0, [r4, #28]
 800b4ea:	2100      	movs	r1, #0
 800b4ec:	2204      	movs	r2, #4
 800b4ee:	f102 0614 	add.w	r6, r2, #20
 800b4f2:	429e      	cmp	r6, r3
 800b4f4:	d93d      	bls.n	800b572 <_dtoa_r+0x31a>
 800b4f6:	6041      	str	r1, [r0, #4]
 800b4f8:	4620      	mov	r0, r4
 800b4fa:	f000 fd9f 	bl	800c03c <_Balloc>
 800b4fe:	9000      	str	r0, [sp, #0]
 800b500:	2800      	cmp	r0, #0
 800b502:	d139      	bne.n	800b578 <_dtoa_r+0x320>
 800b504:	4b16      	ldr	r3, [pc, #88]	; (800b560 <_dtoa_r+0x308>)
 800b506:	4602      	mov	r2, r0
 800b508:	f240 11af 	movw	r1, #431	; 0x1af
 800b50c:	e6bd      	b.n	800b28a <_dtoa_r+0x32>
 800b50e:	2301      	movs	r3, #1
 800b510:	e7e1      	b.n	800b4d6 <_dtoa_r+0x27e>
 800b512:	2501      	movs	r5, #1
 800b514:	2300      	movs	r3, #0
 800b516:	9307      	str	r3, [sp, #28]
 800b518:	9509      	str	r5, [sp, #36]	; 0x24
 800b51a:	f04f 33ff 	mov.w	r3, #4294967295
 800b51e:	9301      	str	r3, [sp, #4]
 800b520:	9304      	str	r3, [sp, #16]
 800b522:	2200      	movs	r2, #0
 800b524:	2312      	movs	r3, #18
 800b526:	e7d1      	b.n	800b4cc <_dtoa_r+0x274>
 800b528:	636f4361 	.word	0x636f4361
 800b52c:	3fd287a7 	.word	0x3fd287a7
 800b530:	8b60c8b3 	.word	0x8b60c8b3
 800b534:	3fc68a28 	.word	0x3fc68a28
 800b538:	509f79fb 	.word	0x509f79fb
 800b53c:	3fd34413 	.word	0x3fd34413
 800b540:	0800d711 	.word	0x0800d711
 800b544:	0800d728 	.word	0x0800d728
 800b548:	7ff00000 	.word	0x7ff00000
 800b54c:	0800d70d 	.word	0x0800d70d
 800b550:	0800d704 	.word	0x0800d704
 800b554:	0800d6e1 	.word	0x0800d6e1
 800b558:	3ff80000 	.word	0x3ff80000
 800b55c:	0800d818 	.word	0x0800d818
 800b560:	0800d780 	.word	0x0800d780
 800b564:	2301      	movs	r3, #1
 800b566:	9309      	str	r3, [sp, #36]	; 0x24
 800b568:	e7d7      	b.n	800b51a <_dtoa_r+0x2c2>
 800b56a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800b56c:	9301      	str	r3, [sp, #4]
 800b56e:	9304      	str	r3, [sp, #16]
 800b570:	e7ba      	b.n	800b4e8 <_dtoa_r+0x290>
 800b572:	3101      	adds	r1, #1
 800b574:	0052      	lsls	r2, r2, #1
 800b576:	e7ba      	b.n	800b4ee <_dtoa_r+0x296>
 800b578:	69e3      	ldr	r3, [r4, #28]
 800b57a:	9a00      	ldr	r2, [sp, #0]
 800b57c:	601a      	str	r2, [r3, #0]
 800b57e:	9b04      	ldr	r3, [sp, #16]
 800b580:	2b0e      	cmp	r3, #14
 800b582:	f200 80a8 	bhi.w	800b6d6 <_dtoa_r+0x47e>
 800b586:	2d00      	cmp	r5, #0
 800b588:	f000 80a5 	beq.w	800b6d6 <_dtoa_r+0x47e>
 800b58c:	f1bb 0f00 	cmp.w	fp, #0
 800b590:	dd38      	ble.n	800b604 <_dtoa_r+0x3ac>
 800b592:	4bc0      	ldr	r3, [pc, #768]	; (800b894 <_dtoa_r+0x63c>)
 800b594:	f00b 020f 	and.w	r2, fp, #15
 800b598:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800b59c:	f41b 7f80 	tst.w	fp, #256	; 0x100
 800b5a0:	e9d3 6700 	ldrd	r6, r7, [r3]
 800b5a4:	ea4f 182b 	mov.w	r8, fp, asr #4
 800b5a8:	d019      	beq.n	800b5de <_dtoa_r+0x386>
 800b5aa:	4bbb      	ldr	r3, [pc, #748]	; (800b898 <_dtoa_r+0x640>)
 800b5ac:	ec51 0b18 	vmov	r0, r1, d8
 800b5b0:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800b5b4:	f7f5 f952 	bl	800085c <__aeabi_ddiv>
 800b5b8:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800b5bc:	f008 080f 	and.w	r8, r8, #15
 800b5c0:	2503      	movs	r5, #3
 800b5c2:	f8df 92d4 	ldr.w	r9, [pc, #724]	; 800b898 <_dtoa_r+0x640>
 800b5c6:	f1b8 0f00 	cmp.w	r8, #0
 800b5ca:	d10a      	bne.n	800b5e2 <_dtoa_r+0x38a>
 800b5cc:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800b5d0:	4632      	mov	r2, r6
 800b5d2:	463b      	mov	r3, r7
 800b5d4:	f7f5 f942 	bl	800085c <__aeabi_ddiv>
 800b5d8:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800b5dc:	e02b      	b.n	800b636 <_dtoa_r+0x3de>
 800b5de:	2502      	movs	r5, #2
 800b5e0:	e7ef      	b.n	800b5c2 <_dtoa_r+0x36a>
 800b5e2:	f018 0f01 	tst.w	r8, #1
 800b5e6:	d008      	beq.n	800b5fa <_dtoa_r+0x3a2>
 800b5e8:	4630      	mov	r0, r6
 800b5ea:	4639      	mov	r1, r7
 800b5ec:	e9d9 2300 	ldrd	r2, r3, [r9]
 800b5f0:	f7f5 f80a 	bl	8000608 <__aeabi_dmul>
 800b5f4:	3501      	adds	r5, #1
 800b5f6:	4606      	mov	r6, r0
 800b5f8:	460f      	mov	r7, r1
 800b5fa:	ea4f 0868 	mov.w	r8, r8, asr #1
 800b5fe:	f109 0908 	add.w	r9, r9, #8
 800b602:	e7e0      	b.n	800b5c6 <_dtoa_r+0x36e>
 800b604:	f000 809f 	beq.w	800b746 <_dtoa_r+0x4ee>
 800b608:	f1cb 0600 	rsb	r6, fp, #0
 800b60c:	4ba1      	ldr	r3, [pc, #644]	; (800b894 <_dtoa_r+0x63c>)
 800b60e:	4fa2      	ldr	r7, [pc, #648]	; (800b898 <_dtoa_r+0x640>)
 800b610:	f006 020f 	and.w	r2, r6, #15
 800b614:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800b618:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b61c:	ec51 0b18 	vmov	r0, r1, d8
 800b620:	f7f4 fff2 	bl	8000608 <__aeabi_dmul>
 800b624:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800b628:	1136      	asrs	r6, r6, #4
 800b62a:	2300      	movs	r3, #0
 800b62c:	2502      	movs	r5, #2
 800b62e:	2e00      	cmp	r6, #0
 800b630:	d17e      	bne.n	800b730 <_dtoa_r+0x4d8>
 800b632:	2b00      	cmp	r3, #0
 800b634:	d1d0      	bne.n	800b5d8 <_dtoa_r+0x380>
 800b636:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800b638:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 800b63c:	2b00      	cmp	r3, #0
 800b63e:	f000 8084 	beq.w	800b74a <_dtoa_r+0x4f2>
 800b642:	4b96      	ldr	r3, [pc, #600]	; (800b89c <_dtoa_r+0x644>)
 800b644:	2200      	movs	r2, #0
 800b646:	4640      	mov	r0, r8
 800b648:	4649      	mov	r1, r9
 800b64a:	f7f5 fa4f 	bl	8000aec <__aeabi_dcmplt>
 800b64e:	2800      	cmp	r0, #0
 800b650:	d07b      	beq.n	800b74a <_dtoa_r+0x4f2>
 800b652:	9b04      	ldr	r3, [sp, #16]
 800b654:	2b00      	cmp	r3, #0
 800b656:	d078      	beq.n	800b74a <_dtoa_r+0x4f2>
 800b658:	9b01      	ldr	r3, [sp, #4]
 800b65a:	2b00      	cmp	r3, #0
 800b65c:	dd39      	ble.n	800b6d2 <_dtoa_r+0x47a>
 800b65e:	4b90      	ldr	r3, [pc, #576]	; (800b8a0 <_dtoa_r+0x648>)
 800b660:	2200      	movs	r2, #0
 800b662:	4640      	mov	r0, r8
 800b664:	4649      	mov	r1, r9
 800b666:	f7f4 ffcf 	bl	8000608 <__aeabi_dmul>
 800b66a:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800b66e:	9e01      	ldr	r6, [sp, #4]
 800b670:	f10b 37ff 	add.w	r7, fp, #4294967295
 800b674:	3501      	adds	r5, #1
 800b676:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 800b67a:	4628      	mov	r0, r5
 800b67c:	f7f4 ff5a 	bl	8000534 <__aeabi_i2d>
 800b680:	4642      	mov	r2, r8
 800b682:	464b      	mov	r3, r9
 800b684:	f7f4 ffc0 	bl	8000608 <__aeabi_dmul>
 800b688:	4b86      	ldr	r3, [pc, #536]	; (800b8a4 <_dtoa_r+0x64c>)
 800b68a:	2200      	movs	r2, #0
 800b68c:	f7f4 fe06 	bl	800029c <__adddf3>
 800b690:	f1a1 7350 	sub.w	r3, r1, #54525952	; 0x3400000
 800b694:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800b698:	9303      	str	r3, [sp, #12]
 800b69a:	2e00      	cmp	r6, #0
 800b69c:	d158      	bne.n	800b750 <_dtoa_r+0x4f8>
 800b69e:	4b82      	ldr	r3, [pc, #520]	; (800b8a8 <_dtoa_r+0x650>)
 800b6a0:	2200      	movs	r2, #0
 800b6a2:	4640      	mov	r0, r8
 800b6a4:	4649      	mov	r1, r9
 800b6a6:	f7f4 fdf7 	bl	8000298 <__aeabi_dsub>
 800b6aa:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800b6ae:	4680      	mov	r8, r0
 800b6b0:	4689      	mov	r9, r1
 800b6b2:	f7f5 fa39 	bl	8000b28 <__aeabi_dcmpgt>
 800b6b6:	2800      	cmp	r0, #0
 800b6b8:	f040 8296 	bne.w	800bbe8 <_dtoa_r+0x990>
 800b6bc:	e9dd 2102 	ldrd	r2, r1, [sp, #8]
 800b6c0:	4640      	mov	r0, r8
 800b6c2:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800b6c6:	4649      	mov	r1, r9
 800b6c8:	f7f5 fa10 	bl	8000aec <__aeabi_dcmplt>
 800b6cc:	2800      	cmp	r0, #0
 800b6ce:	f040 8289 	bne.w	800bbe4 <_dtoa_r+0x98c>
 800b6d2:	ed8d 8b02 	vstr	d8, [sp, #8]
 800b6d6:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800b6d8:	2b00      	cmp	r3, #0
 800b6da:	f2c0 814e 	blt.w	800b97a <_dtoa_r+0x722>
 800b6de:	f1bb 0f0e 	cmp.w	fp, #14
 800b6e2:	f300 814a 	bgt.w	800b97a <_dtoa_r+0x722>
 800b6e6:	4b6b      	ldr	r3, [pc, #428]	; (800b894 <_dtoa_r+0x63c>)
 800b6e8:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 800b6ec:	e9d3 8900 	ldrd	r8, r9, [r3]
 800b6f0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800b6f2:	2b00      	cmp	r3, #0
 800b6f4:	f280 80dc 	bge.w	800b8b0 <_dtoa_r+0x658>
 800b6f8:	9b04      	ldr	r3, [sp, #16]
 800b6fa:	2b00      	cmp	r3, #0
 800b6fc:	f300 80d8 	bgt.w	800b8b0 <_dtoa_r+0x658>
 800b700:	f040 826f 	bne.w	800bbe2 <_dtoa_r+0x98a>
 800b704:	4b68      	ldr	r3, [pc, #416]	; (800b8a8 <_dtoa_r+0x650>)
 800b706:	2200      	movs	r2, #0
 800b708:	4640      	mov	r0, r8
 800b70a:	4649      	mov	r1, r9
 800b70c:	f7f4 ff7c 	bl	8000608 <__aeabi_dmul>
 800b710:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800b714:	f7f5 f9fe 	bl	8000b14 <__aeabi_dcmpge>
 800b718:	9e04      	ldr	r6, [sp, #16]
 800b71a:	4637      	mov	r7, r6
 800b71c:	2800      	cmp	r0, #0
 800b71e:	f040 8245 	bne.w	800bbac <_dtoa_r+0x954>
 800b722:	9d00      	ldr	r5, [sp, #0]
 800b724:	2331      	movs	r3, #49	; 0x31
 800b726:	f805 3b01 	strb.w	r3, [r5], #1
 800b72a:	f10b 0b01 	add.w	fp, fp, #1
 800b72e:	e241      	b.n	800bbb4 <_dtoa_r+0x95c>
 800b730:	07f2      	lsls	r2, r6, #31
 800b732:	d505      	bpl.n	800b740 <_dtoa_r+0x4e8>
 800b734:	e9d7 2300 	ldrd	r2, r3, [r7]
 800b738:	f7f4 ff66 	bl	8000608 <__aeabi_dmul>
 800b73c:	3501      	adds	r5, #1
 800b73e:	2301      	movs	r3, #1
 800b740:	1076      	asrs	r6, r6, #1
 800b742:	3708      	adds	r7, #8
 800b744:	e773      	b.n	800b62e <_dtoa_r+0x3d6>
 800b746:	2502      	movs	r5, #2
 800b748:	e775      	b.n	800b636 <_dtoa_r+0x3de>
 800b74a:	9e04      	ldr	r6, [sp, #16]
 800b74c:	465f      	mov	r7, fp
 800b74e:	e792      	b.n	800b676 <_dtoa_r+0x41e>
 800b750:	9900      	ldr	r1, [sp, #0]
 800b752:	4b50      	ldr	r3, [pc, #320]	; (800b894 <_dtoa_r+0x63c>)
 800b754:	ed9d 7b02 	vldr	d7, [sp, #8]
 800b758:	4431      	add	r1, r6
 800b75a:	9102      	str	r1, [sp, #8]
 800b75c:	9909      	ldr	r1, [sp, #36]	; 0x24
 800b75e:	eeb0 9a47 	vmov.f32	s18, s14
 800b762:	eef0 9a67 	vmov.f32	s19, s15
 800b766:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 800b76a:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800b76e:	2900      	cmp	r1, #0
 800b770:	d044      	beq.n	800b7fc <_dtoa_r+0x5a4>
 800b772:	494e      	ldr	r1, [pc, #312]	; (800b8ac <_dtoa_r+0x654>)
 800b774:	2000      	movs	r0, #0
 800b776:	f7f5 f871 	bl	800085c <__aeabi_ddiv>
 800b77a:	ec53 2b19 	vmov	r2, r3, d9
 800b77e:	f7f4 fd8b 	bl	8000298 <__aeabi_dsub>
 800b782:	9d00      	ldr	r5, [sp, #0]
 800b784:	ec41 0b19 	vmov	d9, r0, r1
 800b788:	4649      	mov	r1, r9
 800b78a:	4640      	mov	r0, r8
 800b78c:	f7f5 f9ec 	bl	8000b68 <__aeabi_d2iz>
 800b790:	4606      	mov	r6, r0
 800b792:	f7f4 fecf 	bl	8000534 <__aeabi_i2d>
 800b796:	4602      	mov	r2, r0
 800b798:	460b      	mov	r3, r1
 800b79a:	4640      	mov	r0, r8
 800b79c:	4649      	mov	r1, r9
 800b79e:	f7f4 fd7b 	bl	8000298 <__aeabi_dsub>
 800b7a2:	3630      	adds	r6, #48	; 0x30
 800b7a4:	f805 6b01 	strb.w	r6, [r5], #1
 800b7a8:	ec53 2b19 	vmov	r2, r3, d9
 800b7ac:	4680      	mov	r8, r0
 800b7ae:	4689      	mov	r9, r1
 800b7b0:	f7f5 f99c 	bl	8000aec <__aeabi_dcmplt>
 800b7b4:	2800      	cmp	r0, #0
 800b7b6:	d164      	bne.n	800b882 <_dtoa_r+0x62a>
 800b7b8:	4642      	mov	r2, r8
 800b7ba:	464b      	mov	r3, r9
 800b7bc:	4937      	ldr	r1, [pc, #220]	; (800b89c <_dtoa_r+0x644>)
 800b7be:	2000      	movs	r0, #0
 800b7c0:	f7f4 fd6a 	bl	8000298 <__aeabi_dsub>
 800b7c4:	ec53 2b19 	vmov	r2, r3, d9
 800b7c8:	f7f5 f990 	bl	8000aec <__aeabi_dcmplt>
 800b7cc:	2800      	cmp	r0, #0
 800b7ce:	f040 80b6 	bne.w	800b93e <_dtoa_r+0x6e6>
 800b7d2:	9b02      	ldr	r3, [sp, #8]
 800b7d4:	429d      	cmp	r5, r3
 800b7d6:	f43f af7c 	beq.w	800b6d2 <_dtoa_r+0x47a>
 800b7da:	4b31      	ldr	r3, [pc, #196]	; (800b8a0 <_dtoa_r+0x648>)
 800b7dc:	ec51 0b19 	vmov	r0, r1, d9
 800b7e0:	2200      	movs	r2, #0
 800b7e2:	f7f4 ff11 	bl	8000608 <__aeabi_dmul>
 800b7e6:	4b2e      	ldr	r3, [pc, #184]	; (800b8a0 <_dtoa_r+0x648>)
 800b7e8:	ec41 0b19 	vmov	d9, r0, r1
 800b7ec:	2200      	movs	r2, #0
 800b7ee:	4640      	mov	r0, r8
 800b7f0:	4649      	mov	r1, r9
 800b7f2:	f7f4 ff09 	bl	8000608 <__aeabi_dmul>
 800b7f6:	4680      	mov	r8, r0
 800b7f8:	4689      	mov	r9, r1
 800b7fa:	e7c5      	b.n	800b788 <_dtoa_r+0x530>
 800b7fc:	ec51 0b17 	vmov	r0, r1, d7
 800b800:	f7f4 ff02 	bl	8000608 <__aeabi_dmul>
 800b804:	9b02      	ldr	r3, [sp, #8]
 800b806:	9d00      	ldr	r5, [sp, #0]
 800b808:	930f      	str	r3, [sp, #60]	; 0x3c
 800b80a:	ec41 0b19 	vmov	d9, r0, r1
 800b80e:	4649      	mov	r1, r9
 800b810:	4640      	mov	r0, r8
 800b812:	f7f5 f9a9 	bl	8000b68 <__aeabi_d2iz>
 800b816:	4606      	mov	r6, r0
 800b818:	f7f4 fe8c 	bl	8000534 <__aeabi_i2d>
 800b81c:	3630      	adds	r6, #48	; 0x30
 800b81e:	4602      	mov	r2, r0
 800b820:	460b      	mov	r3, r1
 800b822:	4640      	mov	r0, r8
 800b824:	4649      	mov	r1, r9
 800b826:	f7f4 fd37 	bl	8000298 <__aeabi_dsub>
 800b82a:	f805 6b01 	strb.w	r6, [r5], #1
 800b82e:	9b02      	ldr	r3, [sp, #8]
 800b830:	429d      	cmp	r5, r3
 800b832:	4680      	mov	r8, r0
 800b834:	4689      	mov	r9, r1
 800b836:	f04f 0200 	mov.w	r2, #0
 800b83a:	d124      	bne.n	800b886 <_dtoa_r+0x62e>
 800b83c:	4b1b      	ldr	r3, [pc, #108]	; (800b8ac <_dtoa_r+0x654>)
 800b83e:	ec51 0b19 	vmov	r0, r1, d9
 800b842:	f7f4 fd2b 	bl	800029c <__adddf3>
 800b846:	4602      	mov	r2, r0
 800b848:	460b      	mov	r3, r1
 800b84a:	4640      	mov	r0, r8
 800b84c:	4649      	mov	r1, r9
 800b84e:	f7f5 f96b 	bl	8000b28 <__aeabi_dcmpgt>
 800b852:	2800      	cmp	r0, #0
 800b854:	d173      	bne.n	800b93e <_dtoa_r+0x6e6>
 800b856:	ec53 2b19 	vmov	r2, r3, d9
 800b85a:	4914      	ldr	r1, [pc, #80]	; (800b8ac <_dtoa_r+0x654>)
 800b85c:	2000      	movs	r0, #0
 800b85e:	f7f4 fd1b 	bl	8000298 <__aeabi_dsub>
 800b862:	4602      	mov	r2, r0
 800b864:	460b      	mov	r3, r1
 800b866:	4640      	mov	r0, r8
 800b868:	4649      	mov	r1, r9
 800b86a:	f7f5 f93f 	bl	8000aec <__aeabi_dcmplt>
 800b86e:	2800      	cmp	r0, #0
 800b870:	f43f af2f 	beq.w	800b6d2 <_dtoa_r+0x47a>
 800b874:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 800b876:	1e6b      	subs	r3, r5, #1
 800b878:	930f      	str	r3, [sp, #60]	; 0x3c
 800b87a:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800b87e:	2b30      	cmp	r3, #48	; 0x30
 800b880:	d0f8      	beq.n	800b874 <_dtoa_r+0x61c>
 800b882:	46bb      	mov	fp, r7
 800b884:	e04a      	b.n	800b91c <_dtoa_r+0x6c4>
 800b886:	4b06      	ldr	r3, [pc, #24]	; (800b8a0 <_dtoa_r+0x648>)
 800b888:	f7f4 febe 	bl	8000608 <__aeabi_dmul>
 800b88c:	4680      	mov	r8, r0
 800b88e:	4689      	mov	r9, r1
 800b890:	e7bd      	b.n	800b80e <_dtoa_r+0x5b6>
 800b892:	bf00      	nop
 800b894:	0800d818 	.word	0x0800d818
 800b898:	0800d7f0 	.word	0x0800d7f0
 800b89c:	3ff00000 	.word	0x3ff00000
 800b8a0:	40240000 	.word	0x40240000
 800b8a4:	401c0000 	.word	0x401c0000
 800b8a8:	40140000 	.word	0x40140000
 800b8ac:	3fe00000 	.word	0x3fe00000
 800b8b0:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 800b8b4:	9d00      	ldr	r5, [sp, #0]
 800b8b6:	4642      	mov	r2, r8
 800b8b8:	464b      	mov	r3, r9
 800b8ba:	4630      	mov	r0, r6
 800b8bc:	4639      	mov	r1, r7
 800b8be:	f7f4 ffcd 	bl	800085c <__aeabi_ddiv>
 800b8c2:	f7f5 f951 	bl	8000b68 <__aeabi_d2iz>
 800b8c6:	9001      	str	r0, [sp, #4]
 800b8c8:	f7f4 fe34 	bl	8000534 <__aeabi_i2d>
 800b8cc:	4642      	mov	r2, r8
 800b8ce:	464b      	mov	r3, r9
 800b8d0:	f7f4 fe9a 	bl	8000608 <__aeabi_dmul>
 800b8d4:	4602      	mov	r2, r0
 800b8d6:	460b      	mov	r3, r1
 800b8d8:	4630      	mov	r0, r6
 800b8da:	4639      	mov	r1, r7
 800b8dc:	f7f4 fcdc 	bl	8000298 <__aeabi_dsub>
 800b8e0:	9e01      	ldr	r6, [sp, #4]
 800b8e2:	9f04      	ldr	r7, [sp, #16]
 800b8e4:	3630      	adds	r6, #48	; 0x30
 800b8e6:	f805 6b01 	strb.w	r6, [r5], #1
 800b8ea:	9e00      	ldr	r6, [sp, #0]
 800b8ec:	1bae      	subs	r6, r5, r6
 800b8ee:	42b7      	cmp	r7, r6
 800b8f0:	4602      	mov	r2, r0
 800b8f2:	460b      	mov	r3, r1
 800b8f4:	d134      	bne.n	800b960 <_dtoa_r+0x708>
 800b8f6:	f7f4 fcd1 	bl	800029c <__adddf3>
 800b8fa:	4642      	mov	r2, r8
 800b8fc:	464b      	mov	r3, r9
 800b8fe:	4606      	mov	r6, r0
 800b900:	460f      	mov	r7, r1
 800b902:	f7f5 f911 	bl	8000b28 <__aeabi_dcmpgt>
 800b906:	b9c8      	cbnz	r0, 800b93c <_dtoa_r+0x6e4>
 800b908:	4642      	mov	r2, r8
 800b90a:	464b      	mov	r3, r9
 800b90c:	4630      	mov	r0, r6
 800b90e:	4639      	mov	r1, r7
 800b910:	f7f5 f8e2 	bl	8000ad8 <__aeabi_dcmpeq>
 800b914:	b110      	cbz	r0, 800b91c <_dtoa_r+0x6c4>
 800b916:	9b01      	ldr	r3, [sp, #4]
 800b918:	07db      	lsls	r3, r3, #31
 800b91a:	d40f      	bmi.n	800b93c <_dtoa_r+0x6e4>
 800b91c:	4651      	mov	r1, sl
 800b91e:	4620      	mov	r0, r4
 800b920:	f000 fbcc 	bl	800c0bc <_Bfree>
 800b924:	2300      	movs	r3, #0
 800b926:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800b928:	702b      	strb	r3, [r5, #0]
 800b92a:	f10b 0301 	add.w	r3, fp, #1
 800b92e:	6013      	str	r3, [r2, #0]
 800b930:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800b932:	2b00      	cmp	r3, #0
 800b934:	f43f ace2 	beq.w	800b2fc <_dtoa_r+0xa4>
 800b938:	601d      	str	r5, [r3, #0]
 800b93a:	e4df      	b.n	800b2fc <_dtoa_r+0xa4>
 800b93c:	465f      	mov	r7, fp
 800b93e:	462b      	mov	r3, r5
 800b940:	461d      	mov	r5, r3
 800b942:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800b946:	2a39      	cmp	r2, #57	; 0x39
 800b948:	d106      	bne.n	800b958 <_dtoa_r+0x700>
 800b94a:	9a00      	ldr	r2, [sp, #0]
 800b94c:	429a      	cmp	r2, r3
 800b94e:	d1f7      	bne.n	800b940 <_dtoa_r+0x6e8>
 800b950:	9900      	ldr	r1, [sp, #0]
 800b952:	2230      	movs	r2, #48	; 0x30
 800b954:	3701      	adds	r7, #1
 800b956:	700a      	strb	r2, [r1, #0]
 800b958:	781a      	ldrb	r2, [r3, #0]
 800b95a:	3201      	adds	r2, #1
 800b95c:	701a      	strb	r2, [r3, #0]
 800b95e:	e790      	b.n	800b882 <_dtoa_r+0x62a>
 800b960:	4ba3      	ldr	r3, [pc, #652]	; (800bbf0 <_dtoa_r+0x998>)
 800b962:	2200      	movs	r2, #0
 800b964:	f7f4 fe50 	bl	8000608 <__aeabi_dmul>
 800b968:	2200      	movs	r2, #0
 800b96a:	2300      	movs	r3, #0
 800b96c:	4606      	mov	r6, r0
 800b96e:	460f      	mov	r7, r1
 800b970:	f7f5 f8b2 	bl	8000ad8 <__aeabi_dcmpeq>
 800b974:	2800      	cmp	r0, #0
 800b976:	d09e      	beq.n	800b8b6 <_dtoa_r+0x65e>
 800b978:	e7d0      	b.n	800b91c <_dtoa_r+0x6c4>
 800b97a:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800b97c:	2a00      	cmp	r2, #0
 800b97e:	f000 80ca 	beq.w	800bb16 <_dtoa_r+0x8be>
 800b982:	9a07      	ldr	r2, [sp, #28]
 800b984:	2a01      	cmp	r2, #1
 800b986:	f300 80ad 	bgt.w	800bae4 <_dtoa_r+0x88c>
 800b98a:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800b98c:	2a00      	cmp	r2, #0
 800b98e:	f000 80a5 	beq.w	800badc <_dtoa_r+0x884>
 800b992:	f203 4333 	addw	r3, r3, #1075	; 0x433
 800b996:	9e08      	ldr	r6, [sp, #32]
 800b998:	9d05      	ldr	r5, [sp, #20]
 800b99a:	9a05      	ldr	r2, [sp, #20]
 800b99c:	441a      	add	r2, r3
 800b99e:	9205      	str	r2, [sp, #20]
 800b9a0:	9a06      	ldr	r2, [sp, #24]
 800b9a2:	2101      	movs	r1, #1
 800b9a4:	441a      	add	r2, r3
 800b9a6:	4620      	mov	r0, r4
 800b9a8:	9206      	str	r2, [sp, #24]
 800b9aa:	f000 fc3d 	bl	800c228 <__i2b>
 800b9ae:	4607      	mov	r7, r0
 800b9b0:	b165      	cbz	r5, 800b9cc <_dtoa_r+0x774>
 800b9b2:	9b06      	ldr	r3, [sp, #24]
 800b9b4:	2b00      	cmp	r3, #0
 800b9b6:	dd09      	ble.n	800b9cc <_dtoa_r+0x774>
 800b9b8:	42ab      	cmp	r3, r5
 800b9ba:	9a05      	ldr	r2, [sp, #20]
 800b9bc:	bfa8      	it	ge
 800b9be:	462b      	movge	r3, r5
 800b9c0:	1ad2      	subs	r2, r2, r3
 800b9c2:	9205      	str	r2, [sp, #20]
 800b9c4:	9a06      	ldr	r2, [sp, #24]
 800b9c6:	1aed      	subs	r5, r5, r3
 800b9c8:	1ad3      	subs	r3, r2, r3
 800b9ca:	9306      	str	r3, [sp, #24]
 800b9cc:	9b08      	ldr	r3, [sp, #32]
 800b9ce:	b1f3      	cbz	r3, 800ba0e <_dtoa_r+0x7b6>
 800b9d0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b9d2:	2b00      	cmp	r3, #0
 800b9d4:	f000 80a3 	beq.w	800bb1e <_dtoa_r+0x8c6>
 800b9d8:	2e00      	cmp	r6, #0
 800b9da:	dd10      	ble.n	800b9fe <_dtoa_r+0x7a6>
 800b9dc:	4639      	mov	r1, r7
 800b9de:	4632      	mov	r2, r6
 800b9e0:	4620      	mov	r0, r4
 800b9e2:	f000 fce1 	bl	800c3a8 <__pow5mult>
 800b9e6:	4652      	mov	r2, sl
 800b9e8:	4601      	mov	r1, r0
 800b9ea:	4607      	mov	r7, r0
 800b9ec:	4620      	mov	r0, r4
 800b9ee:	f000 fc31 	bl	800c254 <__multiply>
 800b9f2:	4651      	mov	r1, sl
 800b9f4:	4680      	mov	r8, r0
 800b9f6:	4620      	mov	r0, r4
 800b9f8:	f000 fb60 	bl	800c0bc <_Bfree>
 800b9fc:	46c2      	mov	sl, r8
 800b9fe:	9b08      	ldr	r3, [sp, #32]
 800ba00:	1b9a      	subs	r2, r3, r6
 800ba02:	d004      	beq.n	800ba0e <_dtoa_r+0x7b6>
 800ba04:	4651      	mov	r1, sl
 800ba06:	4620      	mov	r0, r4
 800ba08:	f000 fcce 	bl	800c3a8 <__pow5mult>
 800ba0c:	4682      	mov	sl, r0
 800ba0e:	2101      	movs	r1, #1
 800ba10:	4620      	mov	r0, r4
 800ba12:	f000 fc09 	bl	800c228 <__i2b>
 800ba16:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800ba18:	2b00      	cmp	r3, #0
 800ba1a:	4606      	mov	r6, r0
 800ba1c:	f340 8081 	ble.w	800bb22 <_dtoa_r+0x8ca>
 800ba20:	461a      	mov	r2, r3
 800ba22:	4601      	mov	r1, r0
 800ba24:	4620      	mov	r0, r4
 800ba26:	f000 fcbf 	bl	800c3a8 <__pow5mult>
 800ba2a:	9b07      	ldr	r3, [sp, #28]
 800ba2c:	2b01      	cmp	r3, #1
 800ba2e:	4606      	mov	r6, r0
 800ba30:	dd7a      	ble.n	800bb28 <_dtoa_r+0x8d0>
 800ba32:	f04f 0800 	mov.w	r8, #0
 800ba36:	6933      	ldr	r3, [r6, #16]
 800ba38:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 800ba3c:	6918      	ldr	r0, [r3, #16]
 800ba3e:	f000 fba5 	bl	800c18c <__hi0bits>
 800ba42:	f1c0 0020 	rsb	r0, r0, #32
 800ba46:	9b06      	ldr	r3, [sp, #24]
 800ba48:	4418      	add	r0, r3
 800ba4a:	f010 001f 	ands.w	r0, r0, #31
 800ba4e:	f000 8094 	beq.w	800bb7a <_dtoa_r+0x922>
 800ba52:	f1c0 0320 	rsb	r3, r0, #32
 800ba56:	2b04      	cmp	r3, #4
 800ba58:	f340 8085 	ble.w	800bb66 <_dtoa_r+0x90e>
 800ba5c:	9b05      	ldr	r3, [sp, #20]
 800ba5e:	f1c0 001c 	rsb	r0, r0, #28
 800ba62:	4403      	add	r3, r0
 800ba64:	9305      	str	r3, [sp, #20]
 800ba66:	9b06      	ldr	r3, [sp, #24]
 800ba68:	4403      	add	r3, r0
 800ba6a:	4405      	add	r5, r0
 800ba6c:	9306      	str	r3, [sp, #24]
 800ba6e:	9b05      	ldr	r3, [sp, #20]
 800ba70:	2b00      	cmp	r3, #0
 800ba72:	dd05      	ble.n	800ba80 <_dtoa_r+0x828>
 800ba74:	4651      	mov	r1, sl
 800ba76:	461a      	mov	r2, r3
 800ba78:	4620      	mov	r0, r4
 800ba7a:	f000 fcef 	bl	800c45c <__lshift>
 800ba7e:	4682      	mov	sl, r0
 800ba80:	9b06      	ldr	r3, [sp, #24]
 800ba82:	2b00      	cmp	r3, #0
 800ba84:	dd05      	ble.n	800ba92 <_dtoa_r+0x83a>
 800ba86:	4631      	mov	r1, r6
 800ba88:	461a      	mov	r2, r3
 800ba8a:	4620      	mov	r0, r4
 800ba8c:	f000 fce6 	bl	800c45c <__lshift>
 800ba90:	4606      	mov	r6, r0
 800ba92:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800ba94:	2b00      	cmp	r3, #0
 800ba96:	d072      	beq.n	800bb7e <_dtoa_r+0x926>
 800ba98:	4631      	mov	r1, r6
 800ba9a:	4650      	mov	r0, sl
 800ba9c:	f000 fd4a 	bl	800c534 <__mcmp>
 800baa0:	2800      	cmp	r0, #0
 800baa2:	da6c      	bge.n	800bb7e <_dtoa_r+0x926>
 800baa4:	2300      	movs	r3, #0
 800baa6:	4651      	mov	r1, sl
 800baa8:	220a      	movs	r2, #10
 800baaa:	4620      	mov	r0, r4
 800baac:	f000 fb28 	bl	800c100 <__multadd>
 800bab0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800bab2:	f10b 3bff 	add.w	fp, fp, #4294967295
 800bab6:	4682      	mov	sl, r0
 800bab8:	2b00      	cmp	r3, #0
 800baba:	f000 81b0 	beq.w	800be1e <_dtoa_r+0xbc6>
 800babe:	2300      	movs	r3, #0
 800bac0:	4639      	mov	r1, r7
 800bac2:	220a      	movs	r2, #10
 800bac4:	4620      	mov	r0, r4
 800bac6:	f000 fb1b 	bl	800c100 <__multadd>
 800baca:	9b01      	ldr	r3, [sp, #4]
 800bacc:	2b00      	cmp	r3, #0
 800bace:	4607      	mov	r7, r0
 800bad0:	f300 8096 	bgt.w	800bc00 <_dtoa_r+0x9a8>
 800bad4:	9b07      	ldr	r3, [sp, #28]
 800bad6:	2b02      	cmp	r3, #2
 800bad8:	dc59      	bgt.n	800bb8e <_dtoa_r+0x936>
 800bada:	e091      	b.n	800bc00 <_dtoa_r+0x9a8>
 800badc:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800bade:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 800bae2:	e758      	b.n	800b996 <_dtoa_r+0x73e>
 800bae4:	9b04      	ldr	r3, [sp, #16]
 800bae6:	1e5e      	subs	r6, r3, #1
 800bae8:	9b08      	ldr	r3, [sp, #32]
 800baea:	42b3      	cmp	r3, r6
 800baec:	bfbf      	itttt	lt
 800baee:	9b08      	ldrlt	r3, [sp, #32]
 800baf0:	9a0b      	ldrlt	r2, [sp, #44]	; 0x2c
 800baf2:	9608      	strlt	r6, [sp, #32]
 800baf4:	1af3      	sublt	r3, r6, r3
 800baf6:	bfb4      	ite	lt
 800baf8:	18d2      	addlt	r2, r2, r3
 800bafa:	1b9e      	subge	r6, r3, r6
 800bafc:	9b04      	ldr	r3, [sp, #16]
 800bafe:	bfbc      	itt	lt
 800bb00:	920b      	strlt	r2, [sp, #44]	; 0x2c
 800bb02:	2600      	movlt	r6, #0
 800bb04:	2b00      	cmp	r3, #0
 800bb06:	bfb7      	itett	lt
 800bb08:	e9dd 2304 	ldrdlt	r2, r3, [sp, #16]
 800bb0c:	e9dd 3504 	ldrdge	r3, r5, [sp, #16]
 800bb10:	1a9d      	sublt	r5, r3, r2
 800bb12:	2300      	movlt	r3, #0
 800bb14:	e741      	b.n	800b99a <_dtoa_r+0x742>
 800bb16:	9e08      	ldr	r6, [sp, #32]
 800bb18:	9d05      	ldr	r5, [sp, #20]
 800bb1a:	9f09      	ldr	r7, [sp, #36]	; 0x24
 800bb1c:	e748      	b.n	800b9b0 <_dtoa_r+0x758>
 800bb1e:	9a08      	ldr	r2, [sp, #32]
 800bb20:	e770      	b.n	800ba04 <_dtoa_r+0x7ac>
 800bb22:	9b07      	ldr	r3, [sp, #28]
 800bb24:	2b01      	cmp	r3, #1
 800bb26:	dc19      	bgt.n	800bb5c <_dtoa_r+0x904>
 800bb28:	9b02      	ldr	r3, [sp, #8]
 800bb2a:	b9bb      	cbnz	r3, 800bb5c <_dtoa_r+0x904>
 800bb2c:	9b03      	ldr	r3, [sp, #12]
 800bb2e:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800bb32:	b99b      	cbnz	r3, 800bb5c <_dtoa_r+0x904>
 800bb34:	9b03      	ldr	r3, [sp, #12]
 800bb36:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800bb3a:	0d1b      	lsrs	r3, r3, #20
 800bb3c:	051b      	lsls	r3, r3, #20
 800bb3e:	b183      	cbz	r3, 800bb62 <_dtoa_r+0x90a>
 800bb40:	9b05      	ldr	r3, [sp, #20]
 800bb42:	3301      	adds	r3, #1
 800bb44:	9305      	str	r3, [sp, #20]
 800bb46:	9b06      	ldr	r3, [sp, #24]
 800bb48:	3301      	adds	r3, #1
 800bb4a:	9306      	str	r3, [sp, #24]
 800bb4c:	f04f 0801 	mov.w	r8, #1
 800bb50:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800bb52:	2b00      	cmp	r3, #0
 800bb54:	f47f af6f 	bne.w	800ba36 <_dtoa_r+0x7de>
 800bb58:	2001      	movs	r0, #1
 800bb5a:	e774      	b.n	800ba46 <_dtoa_r+0x7ee>
 800bb5c:	f04f 0800 	mov.w	r8, #0
 800bb60:	e7f6      	b.n	800bb50 <_dtoa_r+0x8f8>
 800bb62:	4698      	mov	r8, r3
 800bb64:	e7f4      	b.n	800bb50 <_dtoa_r+0x8f8>
 800bb66:	d082      	beq.n	800ba6e <_dtoa_r+0x816>
 800bb68:	9a05      	ldr	r2, [sp, #20]
 800bb6a:	331c      	adds	r3, #28
 800bb6c:	441a      	add	r2, r3
 800bb6e:	9205      	str	r2, [sp, #20]
 800bb70:	9a06      	ldr	r2, [sp, #24]
 800bb72:	441a      	add	r2, r3
 800bb74:	441d      	add	r5, r3
 800bb76:	9206      	str	r2, [sp, #24]
 800bb78:	e779      	b.n	800ba6e <_dtoa_r+0x816>
 800bb7a:	4603      	mov	r3, r0
 800bb7c:	e7f4      	b.n	800bb68 <_dtoa_r+0x910>
 800bb7e:	9b04      	ldr	r3, [sp, #16]
 800bb80:	2b00      	cmp	r3, #0
 800bb82:	dc37      	bgt.n	800bbf4 <_dtoa_r+0x99c>
 800bb84:	9b07      	ldr	r3, [sp, #28]
 800bb86:	2b02      	cmp	r3, #2
 800bb88:	dd34      	ble.n	800bbf4 <_dtoa_r+0x99c>
 800bb8a:	9b04      	ldr	r3, [sp, #16]
 800bb8c:	9301      	str	r3, [sp, #4]
 800bb8e:	9b01      	ldr	r3, [sp, #4]
 800bb90:	b963      	cbnz	r3, 800bbac <_dtoa_r+0x954>
 800bb92:	4631      	mov	r1, r6
 800bb94:	2205      	movs	r2, #5
 800bb96:	4620      	mov	r0, r4
 800bb98:	f000 fab2 	bl	800c100 <__multadd>
 800bb9c:	4601      	mov	r1, r0
 800bb9e:	4606      	mov	r6, r0
 800bba0:	4650      	mov	r0, sl
 800bba2:	f000 fcc7 	bl	800c534 <__mcmp>
 800bba6:	2800      	cmp	r0, #0
 800bba8:	f73f adbb 	bgt.w	800b722 <_dtoa_r+0x4ca>
 800bbac:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800bbae:	9d00      	ldr	r5, [sp, #0]
 800bbb0:	ea6f 0b03 	mvn.w	fp, r3
 800bbb4:	f04f 0800 	mov.w	r8, #0
 800bbb8:	4631      	mov	r1, r6
 800bbba:	4620      	mov	r0, r4
 800bbbc:	f000 fa7e 	bl	800c0bc <_Bfree>
 800bbc0:	2f00      	cmp	r7, #0
 800bbc2:	f43f aeab 	beq.w	800b91c <_dtoa_r+0x6c4>
 800bbc6:	f1b8 0f00 	cmp.w	r8, #0
 800bbca:	d005      	beq.n	800bbd8 <_dtoa_r+0x980>
 800bbcc:	45b8      	cmp	r8, r7
 800bbce:	d003      	beq.n	800bbd8 <_dtoa_r+0x980>
 800bbd0:	4641      	mov	r1, r8
 800bbd2:	4620      	mov	r0, r4
 800bbd4:	f000 fa72 	bl	800c0bc <_Bfree>
 800bbd8:	4639      	mov	r1, r7
 800bbda:	4620      	mov	r0, r4
 800bbdc:	f000 fa6e 	bl	800c0bc <_Bfree>
 800bbe0:	e69c      	b.n	800b91c <_dtoa_r+0x6c4>
 800bbe2:	2600      	movs	r6, #0
 800bbe4:	4637      	mov	r7, r6
 800bbe6:	e7e1      	b.n	800bbac <_dtoa_r+0x954>
 800bbe8:	46bb      	mov	fp, r7
 800bbea:	4637      	mov	r7, r6
 800bbec:	e599      	b.n	800b722 <_dtoa_r+0x4ca>
 800bbee:	bf00      	nop
 800bbf0:	40240000 	.word	0x40240000
 800bbf4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800bbf6:	2b00      	cmp	r3, #0
 800bbf8:	f000 80c8 	beq.w	800bd8c <_dtoa_r+0xb34>
 800bbfc:	9b04      	ldr	r3, [sp, #16]
 800bbfe:	9301      	str	r3, [sp, #4]
 800bc00:	2d00      	cmp	r5, #0
 800bc02:	dd05      	ble.n	800bc10 <_dtoa_r+0x9b8>
 800bc04:	4639      	mov	r1, r7
 800bc06:	462a      	mov	r2, r5
 800bc08:	4620      	mov	r0, r4
 800bc0a:	f000 fc27 	bl	800c45c <__lshift>
 800bc0e:	4607      	mov	r7, r0
 800bc10:	f1b8 0f00 	cmp.w	r8, #0
 800bc14:	d05b      	beq.n	800bcce <_dtoa_r+0xa76>
 800bc16:	6879      	ldr	r1, [r7, #4]
 800bc18:	4620      	mov	r0, r4
 800bc1a:	f000 fa0f 	bl	800c03c <_Balloc>
 800bc1e:	4605      	mov	r5, r0
 800bc20:	b928      	cbnz	r0, 800bc2e <_dtoa_r+0x9d6>
 800bc22:	4b83      	ldr	r3, [pc, #524]	; (800be30 <_dtoa_r+0xbd8>)
 800bc24:	4602      	mov	r2, r0
 800bc26:	f240 21ef 	movw	r1, #751	; 0x2ef
 800bc2a:	f7ff bb2e 	b.w	800b28a <_dtoa_r+0x32>
 800bc2e:	693a      	ldr	r2, [r7, #16]
 800bc30:	3202      	adds	r2, #2
 800bc32:	0092      	lsls	r2, r2, #2
 800bc34:	f107 010c 	add.w	r1, r7, #12
 800bc38:	300c      	adds	r0, #12
 800bc3a:	f000 ffab 	bl	800cb94 <memcpy>
 800bc3e:	2201      	movs	r2, #1
 800bc40:	4629      	mov	r1, r5
 800bc42:	4620      	mov	r0, r4
 800bc44:	f000 fc0a 	bl	800c45c <__lshift>
 800bc48:	9b00      	ldr	r3, [sp, #0]
 800bc4a:	3301      	adds	r3, #1
 800bc4c:	9304      	str	r3, [sp, #16]
 800bc4e:	e9dd 2300 	ldrd	r2, r3, [sp]
 800bc52:	4413      	add	r3, r2
 800bc54:	9308      	str	r3, [sp, #32]
 800bc56:	9b02      	ldr	r3, [sp, #8]
 800bc58:	f003 0301 	and.w	r3, r3, #1
 800bc5c:	46b8      	mov	r8, r7
 800bc5e:	9306      	str	r3, [sp, #24]
 800bc60:	4607      	mov	r7, r0
 800bc62:	9b04      	ldr	r3, [sp, #16]
 800bc64:	4631      	mov	r1, r6
 800bc66:	3b01      	subs	r3, #1
 800bc68:	4650      	mov	r0, sl
 800bc6a:	9301      	str	r3, [sp, #4]
 800bc6c:	f7ff fa6b 	bl	800b146 <quorem>
 800bc70:	4641      	mov	r1, r8
 800bc72:	9002      	str	r0, [sp, #8]
 800bc74:	f100 0930 	add.w	r9, r0, #48	; 0x30
 800bc78:	4650      	mov	r0, sl
 800bc7a:	f000 fc5b 	bl	800c534 <__mcmp>
 800bc7e:	463a      	mov	r2, r7
 800bc80:	9005      	str	r0, [sp, #20]
 800bc82:	4631      	mov	r1, r6
 800bc84:	4620      	mov	r0, r4
 800bc86:	f000 fc71 	bl	800c56c <__mdiff>
 800bc8a:	68c2      	ldr	r2, [r0, #12]
 800bc8c:	4605      	mov	r5, r0
 800bc8e:	bb02      	cbnz	r2, 800bcd2 <_dtoa_r+0xa7a>
 800bc90:	4601      	mov	r1, r0
 800bc92:	4650      	mov	r0, sl
 800bc94:	f000 fc4e 	bl	800c534 <__mcmp>
 800bc98:	4602      	mov	r2, r0
 800bc9a:	4629      	mov	r1, r5
 800bc9c:	4620      	mov	r0, r4
 800bc9e:	9209      	str	r2, [sp, #36]	; 0x24
 800bca0:	f000 fa0c 	bl	800c0bc <_Bfree>
 800bca4:	9b07      	ldr	r3, [sp, #28]
 800bca6:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800bca8:	9d04      	ldr	r5, [sp, #16]
 800bcaa:	ea43 0102 	orr.w	r1, r3, r2
 800bcae:	9b06      	ldr	r3, [sp, #24]
 800bcb0:	4319      	orrs	r1, r3
 800bcb2:	d110      	bne.n	800bcd6 <_dtoa_r+0xa7e>
 800bcb4:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 800bcb8:	d029      	beq.n	800bd0e <_dtoa_r+0xab6>
 800bcba:	9b05      	ldr	r3, [sp, #20]
 800bcbc:	2b00      	cmp	r3, #0
 800bcbe:	dd02      	ble.n	800bcc6 <_dtoa_r+0xa6e>
 800bcc0:	9b02      	ldr	r3, [sp, #8]
 800bcc2:	f103 0931 	add.w	r9, r3, #49	; 0x31
 800bcc6:	9b01      	ldr	r3, [sp, #4]
 800bcc8:	f883 9000 	strb.w	r9, [r3]
 800bccc:	e774      	b.n	800bbb8 <_dtoa_r+0x960>
 800bcce:	4638      	mov	r0, r7
 800bcd0:	e7ba      	b.n	800bc48 <_dtoa_r+0x9f0>
 800bcd2:	2201      	movs	r2, #1
 800bcd4:	e7e1      	b.n	800bc9a <_dtoa_r+0xa42>
 800bcd6:	9b05      	ldr	r3, [sp, #20]
 800bcd8:	2b00      	cmp	r3, #0
 800bcda:	db04      	blt.n	800bce6 <_dtoa_r+0xa8e>
 800bcdc:	9907      	ldr	r1, [sp, #28]
 800bcde:	430b      	orrs	r3, r1
 800bce0:	9906      	ldr	r1, [sp, #24]
 800bce2:	430b      	orrs	r3, r1
 800bce4:	d120      	bne.n	800bd28 <_dtoa_r+0xad0>
 800bce6:	2a00      	cmp	r2, #0
 800bce8:	dded      	ble.n	800bcc6 <_dtoa_r+0xa6e>
 800bcea:	4651      	mov	r1, sl
 800bcec:	2201      	movs	r2, #1
 800bcee:	4620      	mov	r0, r4
 800bcf0:	f000 fbb4 	bl	800c45c <__lshift>
 800bcf4:	4631      	mov	r1, r6
 800bcf6:	4682      	mov	sl, r0
 800bcf8:	f000 fc1c 	bl	800c534 <__mcmp>
 800bcfc:	2800      	cmp	r0, #0
 800bcfe:	dc03      	bgt.n	800bd08 <_dtoa_r+0xab0>
 800bd00:	d1e1      	bne.n	800bcc6 <_dtoa_r+0xa6e>
 800bd02:	f019 0f01 	tst.w	r9, #1
 800bd06:	d0de      	beq.n	800bcc6 <_dtoa_r+0xa6e>
 800bd08:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 800bd0c:	d1d8      	bne.n	800bcc0 <_dtoa_r+0xa68>
 800bd0e:	9a01      	ldr	r2, [sp, #4]
 800bd10:	2339      	movs	r3, #57	; 0x39
 800bd12:	7013      	strb	r3, [r2, #0]
 800bd14:	462b      	mov	r3, r5
 800bd16:	461d      	mov	r5, r3
 800bd18:	3b01      	subs	r3, #1
 800bd1a:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 800bd1e:	2a39      	cmp	r2, #57	; 0x39
 800bd20:	d06c      	beq.n	800bdfc <_dtoa_r+0xba4>
 800bd22:	3201      	adds	r2, #1
 800bd24:	701a      	strb	r2, [r3, #0]
 800bd26:	e747      	b.n	800bbb8 <_dtoa_r+0x960>
 800bd28:	2a00      	cmp	r2, #0
 800bd2a:	dd07      	ble.n	800bd3c <_dtoa_r+0xae4>
 800bd2c:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 800bd30:	d0ed      	beq.n	800bd0e <_dtoa_r+0xab6>
 800bd32:	9a01      	ldr	r2, [sp, #4]
 800bd34:	f109 0301 	add.w	r3, r9, #1
 800bd38:	7013      	strb	r3, [r2, #0]
 800bd3a:	e73d      	b.n	800bbb8 <_dtoa_r+0x960>
 800bd3c:	9b04      	ldr	r3, [sp, #16]
 800bd3e:	9a08      	ldr	r2, [sp, #32]
 800bd40:	f803 9c01 	strb.w	r9, [r3, #-1]
 800bd44:	4293      	cmp	r3, r2
 800bd46:	d043      	beq.n	800bdd0 <_dtoa_r+0xb78>
 800bd48:	4651      	mov	r1, sl
 800bd4a:	2300      	movs	r3, #0
 800bd4c:	220a      	movs	r2, #10
 800bd4e:	4620      	mov	r0, r4
 800bd50:	f000 f9d6 	bl	800c100 <__multadd>
 800bd54:	45b8      	cmp	r8, r7
 800bd56:	4682      	mov	sl, r0
 800bd58:	f04f 0300 	mov.w	r3, #0
 800bd5c:	f04f 020a 	mov.w	r2, #10
 800bd60:	4641      	mov	r1, r8
 800bd62:	4620      	mov	r0, r4
 800bd64:	d107      	bne.n	800bd76 <_dtoa_r+0xb1e>
 800bd66:	f000 f9cb 	bl	800c100 <__multadd>
 800bd6a:	4680      	mov	r8, r0
 800bd6c:	4607      	mov	r7, r0
 800bd6e:	9b04      	ldr	r3, [sp, #16]
 800bd70:	3301      	adds	r3, #1
 800bd72:	9304      	str	r3, [sp, #16]
 800bd74:	e775      	b.n	800bc62 <_dtoa_r+0xa0a>
 800bd76:	f000 f9c3 	bl	800c100 <__multadd>
 800bd7a:	4639      	mov	r1, r7
 800bd7c:	4680      	mov	r8, r0
 800bd7e:	2300      	movs	r3, #0
 800bd80:	220a      	movs	r2, #10
 800bd82:	4620      	mov	r0, r4
 800bd84:	f000 f9bc 	bl	800c100 <__multadd>
 800bd88:	4607      	mov	r7, r0
 800bd8a:	e7f0      	b.n	800bd6e <_dtoa_r+0xb16>
 800bd8c:	9b04      	ldr	r3, [sp, #16]
 800bd8e:	9301      	str	r3, [sp, #4]
 800bd90:	9d00      	ldr	r5, [sp, #0]
 800bd92:	4631      	mov	r1, r6
 800bd94:	4650      	mov	r0, sl
 800bd96:	f7ff f9d6 	bl	800b146 <quorem>
 800bd9a:	f100 0930 	add.w	r9, r0, #48	; 0x30
 800bd9e:	9b00      	ldr	r3, [sp, #0]
 800bda0:	f805 9b01 	strb.w	r9, [r5], #1
 800bda4:	1aea      	subs	r2, r5, r3
 800bda6:	9b01      	ldr	r3, [sp, #4]
 800bda8:	4293      	cmp	r3, r2
 800bdaa:	dd07      	ble.n	800bdbc <_dtoa_r+0xb64>
 800bdac:	4651      	mov	r1, sl
 800bdae:	2300      	movs	r3, #0
 800bdb0:	220a      	movs	r2, #10
 800bdb2:	4620      	mov	r0, r4
 800bdb4:	f000 f9a4 	bl	800c100 <__multadd>
 800bdb8:	4682      	mov	sl, r0
 800bdba:	e7ea      	b.n	800bd92 <_dtoa_r+0xb3a>
 800bdbc:	9b01      	ldr	r3, [sp, #4]
 800bdbe:	2b00      	cmp	r3, #0
 800bdc0:	bfc8      	it	gt
 800bdc2:	461d      	movgt	r5, r3
 800bdc4:	9b00      	ldr	r3, [sp, #0]
 800bdc6:	bfd8      	it	le
 800bdc8:	2501      	movle	r5, #1
 800bdca:	441d      	add	r5, r3
 800bdcc:	f04f 0800 	mov.w	r8, #0
 800bdd0:	4651      	mov	r1, sl
 800bdd2:	2201      	movs	r2, #1
 800bdd4:	4620      	mov	r0, r4
 800bdd6:	f000 fb41 	bl	800c45c <__lshift>
 800bdda:	4631      	mov	r1, r6
 800bddc:	4682      	mov	sl, r0
 800bdde:	f000 fba9 	bl	800c534 <__mcmp>
 800bde2:	2800      	cmp	r0, #0
 800bde4:	dc96      	bgt.n	800bd14 <_dtoa_r+0xabc>
 800bde6:	d102      	bne.n	800bdee <_dtoa_r+0xb96>
 800bde8:	f019 0f01 	tst.w	r9, #1
 800bdec:	d192      	bne.n	800bd14 <_dtoa_r+0xabc>
 800bdee:	462b      	mov	r3, r5
 800bdf0:	461d      	mov	r5, r3
 800bdf2:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800bdf6:	2a30      	cmp	r2, #48	; 0x30
 800bdf8:	d0fa      	beq.n	800bdf0 <_dtoa_r+0xb98>
 800bdfa:	e6dd      	b.n	800bbb8 <_dtoa_r+0x960>
 800bdfc:	9a00      	ldr	r2, [sp, #0]
 800bdfe:	429a      	cmp	r2, r3
 800be00:	d189      	bne.n	800bd16 <_dtoa_r+0xabe>
 800be02:	f10b 0b01 	add.w	fp, fp, #1
 800be06:	2331      	movs	r3, #49	; 0x31
 800be08:	e796      	b.n	800bd38 <_dtoa_r+0xae0>
 800be0a:	4b0a      	ldr	r3, [pc, #40]	; (800be34 <_dtoa_r+0xbdc>)
 800be0c:	f7ff ba99 	b.w	800b342 <_dtoa_r+0xea>
 800be10:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800be12:	2b00      	cmp	r3, #0
 800be14:	f47f aa6d 	bne.w	800b2f2 <_dtoa_r+0x9a>
 800be18:	4b07      	ldr	r3, [pc, #28]	; (800be38 <_dtoa_r+0xbe0>)
 800be1a:	f7ff ba92 	b.w	800b342 <_dtoa_r+0xea>
 800be1e:	9b01      	ldr	r3, [sp, #4]
 800be20:	2b00      	cmp	r3, #0
 800be22:	dcb5      	bgt.n	800bd90 <_dtoa_r+0xb38>
 800be24:	9b07      	ldr	r3, [sp, #28]
 800be26:	2b02      	cmp	r3, #2
 800be28:	f73f aeb1 	bgt.w	800bb8e <_dtoa_r+0x936>
 800be2c:	e7b0      	b.n	800bd90 <_dtoa_r+0xb38>
 800be2e:	bf00      	nop
 800be30:	0800d780 	.word	0x0800d780
 800be34:	0800d6e0 	.word	0x0800d6e0
 800be38:	0800d704 	.word	0x0800d704

0800be3c <_free_r>:
 800be3c:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800be3e:	2900      	cmp	r1, #0
 800be40:	d044      	beq.n	800becc <_free_r+0x90>
 800be42:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800be46:	9001      	str	r0, [sp, #4]
 800be48:	2b00      	cmp	r3, #0
 800be4a:	f1a1 0404 	sub.w	r4, r1, #4
 800be4e:	bfb8      	it	lt
 800be50:	18e4      	addlt	r4, r4, r3
 800be52:	f000 f8e7 	bl	800c024 <__malloc_lock>
 800be56:	4a1e      	ldr	r2, [pc, #120]	; (800bed0 <_free_r+0x94>)
 800be58:	9801      	ldr	r0, [sp, #4]
 800be5a:	6813      	ldr	r3, [r2, #0]
 800be5c:	b933      	cbnz	r3, 800be6c <_free_r+0x30>
 800be5e:	6063      	str	r3, [r4, #4]
 800be60:	6014      	str	r4, [r2, #0]
 800be62:	b003      	add	sp, #12
 800be64:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800be68:	f000 b8e2 	b.w	800c030 <__malloc_unlock>
 800be6c:	42a3      	cmp	r3, r4
 800be6e:	d908      	bls.n	800be82 <_free_r+0x46>
 800be70:	6825      	ldr	r5, [r4, #0]
 800be72:	1961      	adds	r1, r4, r5
 800be74:	428b      	cmp	r3, r1
 800be76:	bf01      	itttt	eq
 800be78:	6819      	ldreq	r1, [r3, #0]
 800be7a:	685b      	ldreq	r3, [r3, #4]
 800be7c:	1949      	addeq	r1, r1, r5
 800be7e:	6021      	streq	r1, [r4, #0]
 800be80:	e7ed      	b.n	800be5e <_free_r+0x22>
 800be82:	461a      	mov	r2, r3
 800be84:	685b      	ldr	r3, [r3, #4]
 800be86:	b10b      	cbz	r3, 800be8c <_free_r+0x50>
 800be88:	42a3      	cmp	r3, r4
 800be8a:	d9fa      	bls.n	800be82 <_free_r+0x46>
 800be8c:	6811      	ldr	r1, [r2, #0]
 800be8e:	1855      	adds	r5, r2, r1
 800be90:	42a5      	cmp	r5, r4
 800be92:	d10b      	bne.n	800beac <_free_r+0x70>
 800be94:	6824      	ldr	r4, [r4, #0]
 800be96:	4421      	add	r1, r4
 800be98:	1854      	adds	r4, r2, r1
 800be9a:	42a3      	cmp	r3, r4
 800be9c:	6011      	str	r1, [r2, #0]
 800be9e:	d1e0      	bne.n	800be62 <_free_r+0x26>
 800bea0:	681c      	ldr	r4, [r3, #0]
 800bea2:	685b      	ldr	r3, [r3, #4]
 800bea4:	6053      	str	r3, [r2, #4]
 800bea6:	440c      	add	r4, r1
 800bea8:	6014      	str	r4, [r2, #0]
 800beaa:	e7da      	b.n	800be62 <_free_r+0x26>
 800beac:	d902      	bls.n	800beb4 <_free_r+0x78>
 800beae:	230c      	movs	r3, #12
 800beb0:	6003      	str	r3, [r0, #0]
 800beb2:	e7d6      	b.n	800be62 <_free_r+0x26>
 800beb4:	6825      	ldr	r5, [r4, #0]
 800beb6:	1961      	adds	r1, r4, r5
 800beb8:	428b      	cmp	r3, r1
 800beba:	bf04      	itt	eq
 800bebc:	6819      	ldreq	r1, [r3, #0]
 800bebe:	685b      	ldreq	r3, [r3, #4]
 800bec0:	6063      	str	r3, [r4, #4]
 800bec2:	bf04      	itt	eq
 800bec4:	1949      	addeq	r1, r1, r5
 800bec6:	6021      	streq	r1, [r4, #0]
 800bec8:	6054      	str	r4, [r2, #4]
 800beca:	e7ca      	b.n	800be62 <_free_r+0x26>
 800becc:	b003      	add	sp, #12
 800bece:	bd30      	pop	{r4, r5, pc}
 800bed0:	200005ec 	.word	0x200005ec

0800bed4 <malloc>:
 800bed4:	4b02      	ldr	r3, [pc, #8]	; (800bee0 <malloc+0xc>)
 800bed6:	4601      	mov	r1, r0
 800bed8:	6818      	ldr	r0, [r3, #0]
 800beda:	f000 b823 	b.w	800bf24 <_malloc_r>
 800bede:	bf00      	nop
 800bee0:	20000138 	.word	0x20000138

0800bee4 <sbrk_aligned>:
 800bee4:	b570      	push	{r4, r5, r6, lr}
 800bee6:	4e0e      	ldr	r6, [pc, #56]	; (800bf20 <sbrk_aligned+0x3c>)
 800bee8:	460c      	mov	r4, r1
 800beea:	6831      	ldr	r1, [r6, #0]
 800beec:	4605      	mov	r5, r0
 800beee:	b911      	cbnz	r1, 800bef6 <sbrk_aligned+0x12>
 800bef0:	f000 fe40 	bl	800cb74 <_sbrk_r>
 800bef4:	6030      	str	r0, [r6, #0]
 800bef6:	4621      	mov	r1, r4
 800bef8:	4628      	mov	r0, r5
 800befa:	f000 fe3b 	bl	800cb74 <_sbrk_r>
 800befe:	1c43      	adds	r3, r0, #1
 800bf00:	d00a      	beq.n	800bf18 <sbrk_aligned+0x34>
 800bf02:	1cc4      	adds	r4, r0, #3
 800bf04:	f024 0403 	bic.w	r4, r4, #3
 800bf08:	42a0      	cmp	r0, r4
 800bf0a:	d007      	beq.n	800bf1c <sbrk_aligned+0x38>
 800bf0c:	1a21      	subs	r1, r4, r0
 800bf0e:	4628      	mov	r0, r5
 800bf10:	f000 fe30 	bl	800cb74 <_sbrk_r>
 800bf14:	3001      	adds	r0, #1
 800bf16:	d101      	bne.n	800bf1c <sbrk_aligned+0x38>
 800bf18:	f04f 34ff 	mov.w	r4, #4294967295
 800bf1c:	4620      	mov	r0, r4
 800bf1e:	bd70      	pop	{r4, r5, r6, pc}
 800bf20:	200005f0 	.word	0x200005f0

0800bf24 <_malloc_r>:
 800bf24:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800bf28:	1ccd      	adds	r5, r1, #3
 800bf2a:	f025 0503 	bic.w	r5, r5, #3
 800bf2e:	3508      	adds	r5, #8
 800bf30:	2d0c      	cmp	r5, #12
 800bf32:	bf38      	it	cc
 800bf34:	250c      	movcc	r5, #12
 800bf36:	2d00      	cmp	r5, #0
 800bf38:	4607      	mov	r7, r0
 800bf3a:	db01      	blt.n	800bf40 <_malloc_r+0x1c>
 800bf3c:	42a9      	cmp	r1, r5
 800bf3e:	d905      	bls.n	800bf4c <_malloc_r+0x28>
 800bf40:	230c      	movs	r3, #12
 800bf42:	603b      	str	r3, [r7, #0]
 800bf44:	2600      	movs	r6, #0
 800bf46:	4630      	mov	r0, r6
 800bf48:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800bf4c:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 800c020 <_malloc_r+0xfc>
 800bf50:	f000 f868 	bl	800c024 <__malloc_lock>
 800bf54:	f8d8 3000 	ldr.w	r3, [r8]
 800bf58:	461c      	mov	r4, r3
 800bf5a:	bb5c      	cbnz	r4, 800bfb4 <_malloc_r+0x90>
 800bf5c:	4629      	mov	r1, r5
 800bf5e:	4638      	mov	r0, r7
 800bf60:	f7ff ffc0 	bl	800bee4 <sbrk_aligned>
 800bf64:	1c43      	adds	r3, r0, #1
 800bf66:	4604      	mov	r4, r0
 800bf68:	d155      	bne.n	800c016 <_malloc_r+0xf2>
 800bf6a:	f8d8 4000 	ldr.w	r4, [r8]
 800bf6e:	4626      	mov	r6, r4
 800bf70:	2e00      	cmp	r6, #0
 800bf72:	d145      	bne.n	800c000 <_malloc_r+0xdc>
 800bf74:	2c00      	cmp	r4, #0
 800bf76:	d048      	beq.n	800c00a <_malloc_r+0xe6>
 800bf78:	6823      	ldr	r3, [r4, #0]
 800bf7a:	4631      	mov	r1, r6
 800bf7c:	4638      	mov	r0, r7
 800bf7e:	eb04 0903 	add.w	r9, r4, r3
 800bf82:	f000 fdf7 	bl	800cb74 <_sbrk_r>
 800bf86:	4581      	cmp	r9, r0
 800bf88:	d13f      	bne.n	800c00a <_malloc_r+0xe6>
 800bf8a:	6821      	ldr	r1, [r4, #0]
 800bf8c:	1a6d      	subs	r5, r5, r1
 800bf8e:	4629      	mov	r1, r5
 800bf90:	4638      	mov	r0, r7
 800bf92:	f7ff ffa7 	bl	800bee4 <sbrk_aligned>
 800bf96:	3001      	adds	r0, #1
 800bf98:	d037      	beq.n	800c00a <_malloc_r+0xe6>
 800bf9a:	6823      	ldr	r3, [r4, #0]
 800bf9c:	442b      	add	r3, r5
 800bf9e:	6023      	str	r3, [r4, #0]
 800bfa0:	f8d8 3000 	ldr.w	r3, [r8]
 800bfa4:	2b00      	cmp	r3, #0
 800bfa6:	d038      	beq.n	800c01a <_malloc_r+0xf6>
 800bfa8:	685a      	ldr	r2, [r3, #4]
 800bfaa:	42a2      	cmp	r2, r4
 800bfac:	d12b      	bne.n	800c006 <_malloc_r+0xe2>
 800bfae:	2200      	movs	r2, #0
 800bfb0:	605a      	str	r2, [r3, #4]
 800bfb2:	e00f      	b.n	800bfd4 <_malloc_r+0xb0>
 800bfb4:	6822      	ldr	r2, [r4, #0]
 800bfb6:	1b52      	subs	r2, r2, r5
 800bfb8:	d41f      	bmi.n	800bffa <_malloc_r+0xd6>
 800bfba:	2a0b      	cmp	r2, #11
 800bfbc:	d917      	bls.n	800bfee <_malloc_r+0xca>
 800bfbe:	1961      	adds	r1, r4, r5
 800bfc0:	42a3      	cmp	r3, r4
 800bfc2:	6025      	str	r5, [r4, #0]
 800bfc4:	bf18      	it	ne
 800bfc6:	6059      	strne	r1, [r3, #4]
 800bfc8:	6863      	ldr	r3, [r4, #4]
 800bfca:	bf08      	it	eq
 800bfcc:	f8c8 1000 	streq.w	r1, [r8]
 800bfd0:	5162      	str	r2, [r4, r5]
 800bfd2:	604b      	str	r3, [r1, #4]
 800bfd4:	4638      	mov	r0, r7
 800bfd6:	f104 060b 	add.w	r6, r4, #11
 800bfda:	f000 f829 	bl	800c030 <__malloc_unlock>
 800bfde:	f026 0607 	bic.w	r6, r6, #7
 800bfe2:	1d23      	adds	r3, r4, #4
 800bfe4:	1af2      	subs	r2, r6, r3
 800bfe6:	d0ae      	beq.n	800bf46 <_malloc_r+0x22>
 800bfe8:	1b9b      	subs	r3, r3, r6
 800bfea:	50a3      	str	r3, [r4, r2]
 800bfec:	e7ab      	b.n	800bf46 <_malloc_r+0x22>
 800bfee:	42a3      	cmp	r3, r4
 800bff0:	6862      	ldr	r2, [r4, #4]
 800bff2:	d1dd      	bne.n	800bfb0 <_malloc_r+0x8c>
 800bff4:	f8c8 2000 	str.w	r2, [r8]
 800bff8:	e7ec      	b.n	800bfd4 <_malloc_r+0xb0>
 800bffa:	4623      	mov	r3, r4
 800bffc:	6864      	ldr	r4, [r4, #4]
 800bffe:	e7ac      	b.n	800bf5a <_malloc_r+0x36>
 800c000:	4634      	mov	r4, r6
 800c002:	6876      	ldr	r6, [r6, #4]
 800c004:	e7b4      	b.n	800bf70 <_malloc_r+0x4c>
 800c006:	4613      	mov	r3, r2
 800c008:	e7cc      	b.n	800bfa4 <_malloc_r+0x80>
 800c00a:	230c      	movs	r3, #12
 800c00c:	603b      	str	r3, [r7, #0]
 800c00e:	4638      	mov	r0, r7
 800c010:	f000 f80e 	bl	800c030 <__malloc_unlock>
 800c014:	e797      	b.n	800bf46 <_malloc_r+0x22>
 800c016:	6025      	str	r5, [r4, #0]
 800c018:	e7dc      	b.n	800bfd4 <_malloc_r+0xb0>
 800c01a:	605b      	str	r3, [r3, #4]
 800c01c:	deff      	udf	#255	; 0xff
 800c01e:	bf00      	nop
 800c020:	200005ec 	.word	0x200005ec

0800c024 <__malloc_lock>:
 800c024:	4801      	ldr	r0, [pc, #4]	; (800c02c <__malloc_lock+0x8>)
 800c026:	f7ff b88c 	b.w	800b142 <__retarget_lock_acquire_recursive>
 800c02a:	bf00      	nop
 800c02c:	200005e8 	.word	0x200005e8

0800c030 <__malloc_unlock>:
 800c030:	4801      	ldr	r0, [pc, #4]	; (800c038 <__malloc_unlock+0x8>)
 800c032:	f7ff b887 	b.w	800b144 <__retarget_lock_release_recursive>
 800c036:	bf00      	nop
 800c038:	200005e8 	.word	0x200005e8

0800c03c <_Balloc>:
 800c03c:	b570      	push	{r4, r5, r6, lr}
 800c03e:	69c6      	ldr	r6, [r0, #28]
 800c040:	4604      	mov	r4, r0
 800c042:	460d      	mov	r5, r1
 800c044:	b976      	cbnz	r6, 800c064 <_Balloc+0x28>
 800c046:	2010      	movs	r0, #16
 800c048:	f7ff ff44 	bl	800bed4 <malloc>
 800c04c:	4602      	mov	r2, r0
 800c04e:	61e0      	str	r0, [r4, #28]
 800c050:	b920      	cbnz	r0, 800c05c <_Balloc+0x20>
 800c052:	4b18      	ldr	r3, [pc, #96]	; (800c0b4 <_Balloc+0x78>)
 800c054:	4818      	ldr	r0, [pc, #96]	; (800c0b8 <_Balloc+0x7c>)
 800c056:	216b      	movs	r1, #107	; 0x6b
 800c058:	f000 fdaa 	bl	800cbb0 <__assert_func>
 800c05c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800c060:	6006      	str	r6, [r0, #0]
 800c062:	60c6      	str	r6, [r0, #12]
 800c064:	69e6      	ldr	r6, [r4, #28]
 800c066:	68f3      	ldr	r3, [r6, #12]
 800c068:	b183      	cbz	r3, 800c08c <_Balloc+0x50>
 800c06a:	69e3      	ldr	r3, [r4, #28]
 800c06c:	68db      	ldr	r3, [r3, #12]
 800c06e:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800c072:	b9b8      	cbnz	r0, 800c0a4 <_Balloc+0x68>
 800c074:	2101      	movs	r1, #1
 800c076:	fa01 f605 	lsl.w	r6, r1, r5
 800c07a:	1d72      	adds	r2, r6, #5
 800c07c:	0092      	lsls	r2, r2, #2
 800c07e:	4620      	mov	r0, r4
 800c080:	f000 fdb4 	bl	800cbec <_calloc_r>
 800c084:	b160      	cbz	r0, 800c0a0 <_Balloc+0x64>
 800c086:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800c08a:	e00e      	b.n	800c0aa <_Balloc+0x6e>
 800c08c:	2221      	movs	r2, #33	; 0x21
 800c08e:	2104      	movs	r1, #4
 800c090:	4620      	mov	r0, r4
 800c092:	f000 fdab 	bl	800cbec <_calloc_r>
 800c096:	69e3      	ldr	r3, [r4, #28]
 800c098:	60f0      	str	r0, [r6, #12]
 800c09a:	68db      	ldr	r3, [r3, #12]
 800c09c:	2b00      	cmp	r3, #0
 800c09e:	d1e4      	bne.n	800c06a <_Balloc+0x2e>
 800c0a0:	2000      	movs	r0, #0
 800c0a2:	bd70      	pop	{r4, r5, r6, pc}
 800c0a4:	6802      	ldr	r2, [r0, #0]
 800c0a6:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800c0aa:	2300      	movs	r3, #0
 800c0ac:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800c0b0:	e7f7      	b.n	800c0a2 <_Balloc+0x66>
 800c0b2:	bf00      	nop
 800c0b4:	0800d711 	.word	0x0800d711
 800c0b8:	0800d791 	.word	0x0800d791

0800c0bc <_Bfree>:
 800c0bc:	b570      	push	{r4, r5, r6, lr}
 800c0be:	69c6      	ldr	r6, [r0, #28]
 800c0c0:	4605      	mov	r5, r0
 800c0c2:	460c      	mov	r4, r1
 800c0c4:	b976      	cbnz	r6, 800c0e4 <_Bfree+0x28>
 800c0c6:	2010      	movs	r0, #16
 800c0c8:	f7ff ff04 	bl	800bed4 <malloc>
 800c0cc:	4602      	mov	r2, r0
 800c0ce:	61e8      	str	r0, [r5, #28]
 800c0d0:	b920      	cbnz	r0, 800c0dc <_Bfree+0x20>
 800c0d2:	4b09      	ldr	r3, [pc, #36]	; (800c0f8 <_Bfree+0x3c>)
 800c0d4:	4809      	ldr	r0, [pc, #36]	; (800c0fc <_Bfree+0x40>)
 800c0d6:	218f      	movs	r1, #143	; 0x8f
 800c0d8:	f000 fd6a 	bl	800cbb0 <__assert_func>
 800c0dc:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800c0e0:	6006      	str	r6, [r0, #0]
 800c0e2:	60c6      	str	r6, [r0, #12]
 800c0e4:	b13c      	cbz	r4, 800c0f6 <_Bfree+0x3a>
 800c0e6:	69eb      	ldr	r3, [r5, #28]
 800c0e8:	6862      	ldr	r2, [r4, #4]
 800c0ea:	68db      	ldr	r3, [r3, #12]
 800c0ec:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800c0f0:	6021      	str	r1, [r4, #0]
 800c0f2:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800c0f6:	bd70      	pop	{r4, r5, r6, pc}
 800c0f8:	0800d711 	.word	0x0800d711
 800c0fc:	0800d791 	.word	0x0800d791

0800c100 <__multadd>:
 800c100:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c104:	690d      	ldr	r5, [r1, #16]
 800c106:	4607      	mov	r7, r0
 800c108:	460c      	mov	r4, r1
 800c10a:	461e      	mov	r6, r3
 800c10c:	f101 0c14 	add.w	ip, r1, #20
 800c110:	2000      	movs	r0, #0
 800c112:	f8dc 3000 	ldr.w	r3, [ip]
 800c116:	b299      	uxth	r1, r3
 800c118:	fb02 6101 	mla	r1, r2, r1, r6
 800c11c:	0c1e      	lsrs	r6, r3, #16
 800c11e:	0c0b      	lsrs	r3, r1, #16
 800c120:	fb02 3306 	mla	r3, r2, r6, r3
 800c124:	b289      	uxth	r1, r1
 800c126:	3001      	adds	r0, #1
 800c128:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800c12c:	4285      	cmp	r5, r0
 800c12e:	f84c 1b04 	str.w	r1, [ip], #4
 800c132:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800c136:	dcec      	bgt.n	800c112 <__multadd+0x12>
 800c138:	b30e      	cbz	r6, 800c17e <__multadd+0x7e>
 800c13a:	68a3      	ldr	r3, [r4, #8]
 800c13c:	42ab      	cmp	r3, r5
 800c13e:	dc19      	bgt.n	800c174 <__multadd+0x74>
 800c140:	6861      	ldr	r1, [r4, #4]
 800c142:	4638      	mov	r0, r7
 800c144:	3101      	adds	r1, #1
 800c146:	f7ff ff79 	bl	800c03c <_Balloc>
 800c14a:	4680      	mov	r8, r0
 800c14c:	b928      	cbnz	r0, 800c15a <__multadd+0x5a>
 800c14e:	4602      	mov	r2, r0
 800c150:	4b0c      	ldr	r3, [pc, #48]	; (800c184 <__multadd+0x84>)
 800c152:	480d      	ldr	r0, [pc, #52]	; (800c188 <__multadd+0x88>)
 800c154:	21ba      	movs	r1, #186	; 0xba
 800c156:	f000 fd2b 	bl	800cbb0 <__assert_func>
 800c15a:	6922      	ldr	r2, [r4, #16]
 800c15c:	3202      	adds	r2, #2
 800c15e:	f104 010c 	add.w	r1, r4, #12
 800c162:	0092      	lsls	r2, r2, #2
 800c164:	300c      	adds	r0, #12
 800c166:	f000 fd15 	bl	800cb94 <memcpy>
 800c16a:	4621      	mov	r1, r4
 800c16c:	4638      	mov	r0, r7
 800c16e:	f7ff ffa5 	bl	800c0bc <_Bfree>
 800c172:	4644      	mov	r4, r8
 800c174:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800c178:	3501      	adds	r5, #1
 800c17a:	615e      	str	r6, [r3, #20]
 800c17c:	6125      	str	r5, [r4, #16]
 800c17e:	4620      	mov	r0, r4
 800c180:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c184:	0800d780 	.word	0x0800d780
 800c188:	0800d791 	.word	0x0800d791

0800c18c <__hi0bits>:
 800c18c:	0c03      	lsrs	r3, r0, #16
 800c18e:	041b      	lsls	r3, r3, #16
 800c190:	b9d3      	cbnz	r3, 800c1c8 <__hi0bits+0x3c>
 800c192:	0400      	lsls	r0, r0, #16
 800c194:	2310      	movs	r3, #16
 800c196:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 800c19a:	bf04      	itt	eq
 800c19c:	0200      	lsleq	r0, r0, #8
 800c19e:	3308      	addeq	r3, #8
 800c1a0:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 800c1a4:	bf04      	itt	eq
 800c1a6:	0100      	lsleq	r0, r0, #4
 800c1a8:	3304      	addeq	r3, #4
 800c1aa:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 800c1ae:	bf04      	itt	eq
 800c1b0:	0080      	lsleq	r0, r0, #2
 800c1b2:	3302      	addeq	r3, #2
 800c1b4:	2800      	cmp	r0, #0
 800c1b6:	db05      	blt.n	800c1c4 <__hi0bits+0x38>
 800c1b8:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 800c1bc:	f103 0301 	add.w	r3, r3, #1
 800c1c0:	bf08      	it	eq
 800c1c2:	2320      	moveq	r3, #32
 800c1c4:	4618      	mov	r0, r3
 800c1c6:	4770      	bx	lr
 800c1c8:	2300      	movs	r3, #0
 800c1ca:	e7e4      	b.n	800c196 <__hi0bits+0xa>

0800c1cc <__lo0bits>:
 800c1cc:	6803      	ldr	r3, [r0, #0]
 800c1ce:	f013 0207 	ands.w	r2, r3, #7
 800c1d2:	d00c      	beq.n	800c1ee <__lo0bits+0x22>
 800c1d4:	07d9      	lsls	r1, r3, #31
 800c1d6:	d422      	bmi.n	800c21e <__lo0bits+0x52>
 800c1d8:	079a      	lsls	r2, r3, #30
 800c1da:	bf49      	itett	mi
 800c1dc:	085b      	lsrmi	r3, r3, #1
 800c1de:	089b      	lsrpl	r3, r3, #2
 800c1e0:	6003      	strmi	r3, [r0, #0]
 800c1e2:	2201      	movmi	r2, #1
 800c1e4:	bf5c      	itt	pl
 800c1e6:	6003      	strpl	r3, [r0, #0]
 800c1e8:	2202      	movpl	r2, #2
 800c1ea:	4610      	mov	r0, r2
 800c1ec:	4770      	bx	lr
 800c1ee:	b299      	uxth	r1, r3
 800c1f0:	b909      	cbnz	r1, 800c1f6 <__lo0bits+0x2a>
 800c1f2:	0c1b      	lsrs	r3, r3, #16
 800c1f4:	2210      	movs	r2, #16
 800c1f6:	b2d9      	uxtb	r1, r3
 800c1f8:	b909      	cbnz	r1, 800c1fe <__lo0bits+0x32>
 800c1fa:	3208      	adds	r2, #8
 800c1fc:	0a1b      	lsrs	r3, r3, #8
 800c1fe:	0719      	lsls	r1, r3, #28
 800c200:	bf04      	itt	eq
 800c202:	091b      	lsreq	r3, r3, #4
 800c204:	3204      	addeq	r2, #4
 800c206:	0799      	lsls	r1, r3, #30
 800c208:	bf04      	itt	eq
 800c20a:	089b      	lsreq	r3, r3, #2
 800c20c:	3202      	addeq	r2, #2
 800c20e:	07d9      	lsls	r1, r3, #31
 800c210:	d403      	bmi.n	800c21a <__lo0bits+0x4e>
 800c212:	085b      	lsrs	r3, r3, #1
 800c214:	f102 0201 	add.w	r2, r2, #1
 800c218:	d003      	beq.n	800c222 <__lo0bits+0x56>
 800c21a:	6003      	str	r3, [r0, #0]
 800c21c:	e7e5      	b.n	800c1ea <__lo0bits+0x1e>
 800c21e:	2200      	movs	r2, #0
 800c220:	e7e3      	b.n	800c1ea <__lo0bits+0x1e>
 800c222:	2220      	movs	r2, #32
 800c224:	e7e1      	b.n	800c1ea <__lo0bits+0x1e>
	...

0800c228 <__i2b>:
 800c228:	b510      	push	{r4, lr}
 800c22a:	460c      	mov	r4, r1
 800c22c:	2101      	movs	r1, #1
 800c22e:	f7ff ff05 	bl	800c03c <_Balloc>
 800c232:	4602      	mov	r2, r0
 800c234:	b928      	cbnz	r0, 800c242 <__i2b+0x1a>
 800c236:	4b05      	ldr	r3, [pc, #20]	; (800c24c <__i2b+0x24>)
 800c238:	4805      	ldr	r0, [pc, #20]	; (800c250 <__i2b+0x28>)
 800c23a:	f240 1145 	movw	r1, #325	; 0x145
 800c23e:	f000 fcb7 	bl	800cbb0 <__assert_func>
 800c242:	2301      	movs	r3, #1
 800c244:	6144      	str	r4, [r0, #20]
 800c246:	6103      	str	r3, [r0, #16]
 800c248:	bd10      	pop	{r4, pc}
 800c24a:	bf00      	nop
 800c24c:	0800d780 	.word	0x0800d780
 800c250:	0800d791 	.word	0x0800d791

0800c254 <__multiply>:
 800c254:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c258:	4691      	mov	r9, r2
 800c25a:	690a      	ldr	r2, [r1, #16]
 800c25c:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800c260:	429a      	cmp	r2, r3
 800c262:	bfb8      	it	lt
 800c264:	460b      	movlt	r3, r1
 800c266:	460c      	mov	r4, r1
 800c268:	bfbc      	itt	lt
 800c26a:	464c      	movlt	r4, r9
 800c26c:	4699      	movlt	r9, r3
 800c26e:	6927      	ldr	r7, [r4, #16]
 800c270:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800c274:	68a3      	ldr	r3, [r4, #8]
 800c276:	6861      	ldr	r1, [r4, #4]
 800c278:	eb07 060a 	add.w	r6, r7, sl
 800c27c:	42b3      	cmp	r3, r6
 800c27e:	b085      	sub	sp, #20
 800c280:	bfb8      	it	lt
 800c282:	3101      	addlt	r1, #1
 800c284:	f7ff feda 	bl	800c03c <_Balloc>
 800c288:	b930      	cbnz	r0, 800c298 <__multiply+0x44>
 800c28a:	4602      	mov	r2, r0
 800c28c:	4b44      	ldr	r3, [pc, #272]	; (800c3a0 <__multiply+0x14c>)
 800c28e:	4845      	ldr	r0, [pc, #276]	; (800c3a4 <__multiply+0x150>)
 800c290:	f44f 71b1 	mov.w	r1, #354	; 0x162
 800c294:	f000 fc8c 	bl	800cbb0 <__assert_func>
 800c298:	f100 0514 	add.w	r5, r0, #20
 800c29c:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 800c2a0:	462b      	mov	r3, r5
 800c2a2:	2200      	movs	r2, #0
 800c2a4:	4543      	cmp	r3, r8
 800c2a6:	d321      	bcc.n	800c2ec <__multiply+0x98>
 800c2a8:	f104 0314 	add.w	r3, r4, #20
 800c2ac:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 800c2b0:	f109 0314 	add.w	r3, r9, #20
 800c2b4:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 800c2b8:	9202      	str	r2, [sp, #8]
 800c2ba:	1b3a      	subs	r2, r7, r4
 800c2bc:	3a15      	subs	r2, #21
 800c2be:	f022 0203 	bic.w	r2, r2, #3
 800c2c2:	3204      	adds	r2, #4
 800c2c4:	f104 0115 	add.w	r1, r4, #21
 800c2c8:	428f      	cmp	r7, r1
 800c2ca:	bf38      	it	cc
 800c2cc:	2204      	movcc	r2, #4
 800c2ce:	9201      	str	r2, [sp, #4]
 800c2d0:	9a02      	ldr	r2, [sp, #8]
 800c2d2:	9303      	str	r3, [sp, #12]
 800c2d4:	429a      	cmp	r2, r3
 800c2d6:	d80c      	bhi.n	800c2f2 <__multiply+0x9e>
 800c2d8:	2e00      	cmp	r6, #0
 800c2da:	dd03      	ble.n	800c2e4 <__multiply+0x90>
 800c2dc:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800c2e0:	2b00      	cmp	r3, #0
 800c2e2:	d05b      	beq.n	800c39c <__multiply+0x148>
 800c2e4:	6106      	str	r6, [r0, #16]
 800c2e6:	b005      	add	sp, #20
 800c2e8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c2ec:	f843 2b04 	str.w	r2, [r3], #4
 800c2f0:	e7d8      	b.n	800c2a4 <__multiply+0x50>
 800c2f2:	f8b3 a000 	ldrh.w	sl, [r3]
 800c2f6:	f1ba 0f00 	cmp.w	sl, #0
 800c2fa:	d024      	beq.n	800c346 <__multiply+0xf2>
 800c2fc:	f104 0e14 	add.w	lr, r4, #20
 800c300:	46a9      	mov	r9, r5
 800c302:	f04f 0c00 	mov.w	ip, #0
 800c306:	f85e 2b04 	ldr.w	r2, [lr], #4
 800c30a:	f8d9 1000 	ldr.w	r1, [r9]
 800c30e:	fa1f fb82 	uxth.w	fp, r2
 800c312:	b289      	uxth	r1, r1
 800c314:	fb0a 110b 	mla	r1, sl, fp, r1
 800c318:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 800c31c:	f8d9 2000 	ldr.w	r2, [r9]
 800c320:	4461      	add	r1, ip
 800c322:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800c326:	fb0a c20b 	mla	r2, sl, fp, ip
 800c32a:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 800c32e:	b289      	uxth	r1, r1
 800c330:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 800c334:	4577      	cmp	r7, lr
 800c336:	f849 1b04 	str.w	r1, [r9], #4
 800c33a:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800c33e:	d8e2      	bhi.n	800c306 <__multiply+0xb2>
 800c340:	9a01      	ldr	r2, [sp, #4]
 800c342:	f845 c002 	str.w	ip, [r5, r2]
 800c346:	9a03      	ldr	r2, [sp, #12]
 800c348:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 800c34c:	3304      	adds	r3, #4
 800c34e:	f1b9 0f00 	cmp.w	r9, #0
 800c352:	d021      	beq.n	800c398 <__multiply+0x144>
 800c354:	6829      	ldr	r1, [r5, #0]
 800c356:	f104 0c14 	add.w	ip, r4, #20
 800c35a:	46ae      	mov	lr, r5
 800c35c:	f04f 0a00 	mov.w	sl, #0
 800c360:	f8bc b000 	ldrh.w	fp, [ip]
 800c364:	f8be 2002 	ldrh.w	r2, [lr, #2]
 800c368:	fb09 220b 	mla	r2, r9, fp, r2
 800c36c:	4452      	add	r2, sl
 800c36e:	b289      	uxth	r1, r1
 800c370:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 800c374:	f84e 1b04 	str.w	r1, [lr], #4
 800c378:	f85c 1b04 	ldr.w	r1, [ip], #4
 800c37c:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 800c380:	f8be 1000 	ldrh.w	r1, [lr]
 800c384:	fb09 110a 	mla	r1, r9, sl, r1
 800c388:	eb01 4112 	add.w	r1, r1, r2, lsr #16
 800c38c:	4567      	cmp	r7, ip
 800c38e:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 800c392:	d8e5      	bhi.n	800c360 <__multiply+0x10c>
 800c394:	9a01      	ldr	r2, [sp, #4]
 800c396:	50a9      	str	r1, [r5, r2]
 800c398:	3504      	adds	r5, #4
 800c39a:	e799      	b.n	800c2d0 <__multiply+0x7c>
 800c39c:	3e01      	subs	r6, #1
 800c39e:	e79b      	b.n	800c2d8 <__multiply+0x84>
 800c3a0:	0800d780 	.word	0x0800d780
 800c3a4:	0800d791 	.word	0x0800d791

0800c3a8 <__pow5mult>:
 800c3a8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800c3ac:	4615      	mov	r5, r2
 800c3ae:	f012 0203 	ands.w	r2, r2, #3
 800c3b2:	4606      	mov	r6, r0
 800c3b4:	460f      	mov	r7, r1
 800c3b6:	d007      	beq.n	800c3c8 <__pow5mult+0x20>
 800c3b8:	4c25      	ldr	r4, [pc, #148]	; (800c450 <__pow5mult+0xa8>)
 800c3ba:	3a01      	subs	r2, #1
 800c3bc:	2300      	movs	r3, #0
 800c3be:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800c3c2:	f7ff fe9d 	bl	800c100 <__multadd>
 800c3c6:	4607      	mov	r7, r0
 800c3c8:	10ad      	asrs	r5, r5, #2
 800c3ca:	d03d      	beq.n	800c448 <__pow5mult+0xa0>
 800c3cc:	69f4      	ldr	r4, [r6, #28]
 800c3ce:	b97c      	cbnz	r4, 800c3f0 <__pow5mult+0x48>
 800c3d0:	2010      	movs	r0, #16
 800c3d2:	f7ff fd7f 	bl	800bed4 <malloc>
 800c3d6:	4602      	mov	r2, r0
 800c3d8:	61f0      	str	r0, [r6, #28]
 800c3da:	b928      	cbnz	r0, 800c3e8 <__pow5mult+0x40>
 800c3dc:	4b1d      	ldr	r3, [pc, #116]	; (800c454 <__pow5mult+0xac>)
 800c3de:	481e      	ldr	r0, [pc, #120]	; (800c458 <__pow5mult+0xb0>)
 800c3e0:	f240 11b3 	movw	r1, #435	; 0x1b3
 800c3e4:	f000 fbe4 	bl	800cbb0 <__assert_func>
 800c3e8:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800c3ec:	6004      	str	r4, [r0, #0]
 800c3ee:	60c4      	str	r4, [r0, #12]
 800c3f0:	f8d6 801c 	ldr.w	r8, [r6, #28]
 800c3f4:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800c3f8:	b94c      	cbnz	r4, 800c40e <__pow5mult+0x66>
 800c3fa:	f240 2171 	movw	r1, #625	; 0x271
 800c3fe:	4630      	mov	r0, r6
 800c400:	f7ff ff12 	bl	800c228 <__i2b>
 800c404:	2300      	movs	r3, #0
 800c406:	f8c8 0008 	str.w	r0, [r8, #8]
 800c40a:	4604      	mov	r4, r0
 800c40c:	6003      	str	r3, [r0, #0]
 800c40e:	f04f 0900 	mov.w	r9, #0
 800c412:	07eb      	lsls	r3, r5, #31
 800c414:	d50a      	bpl.n	800c42c <__pow5mult+0x84>
 800c416:	4639      	mov	r1, r7
 800c418:	4622      	mov	r2, r4
 800c41a:	4630      	mov	r0, r6
 800c41c:	f7ff ff1a 	bl	800c254 <__multiply>
 800c420:	4639      	mov	r1, r7
 800c422:	4680      	mov	r8, r0
 800c424:	4630      	mov	r0, r6
 800c426:	f7ff fe49 	bl	800c0bc <_Bfree>
 800c42a:	4647      	mov	r7, r8
 800c42c:	106d      	asrs	r5, r5, #1
 800c42e:	d00b      	beq.n	800c448 <__pow5mult+0xa0>
 800c430:	6820      	ldr	r0, [r4, #0]
 800c432:	b938      	cbnz	r0, 800c444 <__pow5mult+0x9c>
 800c434:	4622      	mov	r2, r4
 800c436:	4621      	mov	r1, r4
 800c438:	4630      	mov	r0, r6
 800c43a:	f7ff ff0b 	bl	800c254 <__multiply>
 800c43e:	6020      	str	r0, [r4, #0]
 800c440:	f8c0 9000 	str.w	r9, [r0]
 800c444:	4604      	mov	r4, r0
 800c446:	e7e4      	b.n	800c412 <__pow5mult+0x6a>
 800c448:	4638      	mov	r0, r7
 800c44a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800c44e:	bf00      	nop
 800c450:	0800d8e0 	.word	0x0800d8e0
 800c454:	0800d711 	.word	0x0800d711
 800c458:	0800d791 	.word	0x0800d791

0800c45c <__lshift>:
 800c45c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800c460:	460c      	mov	r4, r1
 800c462:	6849      	ldr	r1, [r1, #4]
 800c464:	6923      	ldr	r3, [r4, #16]
 800c466:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800c46a:	68a3      	ldr	r3, [r4, #8]
 800c46c:	4607      	mov	r7, r0
 800c46e:	4691      	mov	r9, r2
 800c470:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800c474:	f108 0601 	add.w	r6, r8, #1
 800c478:	42b3      	cmp	r3, r6
 800c47a:	db0b      	blt.n	800c494 <__lshift+0x38>
 800c47c:	4638      	mov	r0, r7
 800c47e:	f7ff fddd 	bl	800c03c <_Balloc>
 800c482:	4605      	mov	r5, r0
 800c484:	b948      	cbnz	r0, 800c49a <__lshift+0x3e>
 800c486:	4602      	mov	r2, r0
 800c488:	4b28      	ldr	r3, [pc, #160]	; (800c52c <__lshift+0xd0>)
 800c48a:	4829      	ldr	r0, [pc, #164]	; (800c530 <__lshift+0xd4>)
 800c48c:	f44f 71ef 	mov.w	r1, #478	; 0x1de
 800c490:	f000 fb8e 	bl	800cbb0 <__assert_func>
 800c494:	3101      	adds	r1, #1
 800c496:	005b      	lsls	r3, r3, #1
 800c498:	e7ee      	b.n	800c478 <__lshift+0x1c>
 800c49a:	2300      	movs	r3, #0
 800c49c:	f100 0114 	add.w	r1, r0, #20
 800c4a0:	f100 0210 	add.w	r2, r0, #16
 800c4a4:	4618      	mov	r0, r3
 800c4a6:	4553      	cmp	r3, sl
 800c4a8:	db33      	blt.n	800c512 <__lshift+0xb6>
 800c4aa:	6920      	ldr	r0, [r4, #16]
 800c4ac:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800c4b0:	f104 0314 	add.w	r3, r4, #20
 800c4b4:	f019 091f 	ands.w	r9, r9, #31
 800c4b8:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800c4bc:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800c4c0:	d02b      	beq.n	800c51a <__lshift+0xbe>
 800c4c2:	f1c9 0e20 	rsb	lr, r9, #32
 800c4c6:	468a      	mov	sl, r1
 800c4c8:	2200      	movs	r2, #0
 800c4ca:	6818      	ldr	r0, [r3, #0]
 800c4cc:	fa00 f009 	lsl.w	r0, r0, r9
 800c4d0:	4310      	orrs	r0, r2
 800c4d2:	f84a 0b04 	str.w	r0, [sl], #4
 800c4d6:	f853 2b04 	ldr.w	r2, [r3], #4
 800c4da:	459c      	cmp	ip, r3
 800c4dc:	fa22 f20e 	lsr.w	r2, r2, lr
 800c4e0:	d8f3      	bhi.n	800c4ca <__lshift+0x6e>
 800c4e2:	ebac 0304 	sub.w	r3, ip, r4
 800c4e6:	3b15      	subs	r3, #21
 800c4e8:	f023 0303 	bic.w	r3, r3, #3
 800c4ec:	3304      	adds	r3, #4
 800c4ee:	f104 0015 	add.w	r0, r4, #21
 800c4f2:	4584      	cmp	ip, r0
 800c4f4:	bf38      	it	cc
 800c4f6:	2304      	movcc	r3, #4
 800c4f8:	50ca      	str	r2, [r1, r3]
 800c4fa:	b10a      	cbz	r2, 800c500 <__lshift+0xa4>
 800c4fc:	f108 0602 	add.w	r6, r8, #2
 800c500:	3e01      	subs	r6, #1
 800c502:	4638      	mov	r0, r7
 800c504:	612e      	str	r6, [r5, #16]
 800c506:	4621      	mov	r1, r4
 800c508:	f7ff fdd8 	bl	800c0bc <_Bfree>
 800c50c:	4628      	mov	r0, r5
 800c50e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800c512:	f842 0f04 	str.w	r0, [r2, #4]!
 800c516:	3301      	adds	r3, #1
 800c518:	e7c5      	b.n	800c4a6 <__lshift+0x4a>
 800c51a:	3904      	subs	r1, #4
 800c51c:	f853 2b04 	ldr.w	r2, [r3], #4
 800c520:	f841 2f04 	str.w	r2, [r1, #4]!
 800c524:	459c      	cmp	ip, r3
 800c526:	d8f9      	bhi.n	800c51c <__lshift+0xc0>
 800c528:	e7ea      	b.n	800c500 <__lshift+0xa4>
 800c52a:	bf00      	nop
 800c52c:	0800d780 	.word	0x0800d780
 800c530:	0800d791 	.word	0x0800d791

0800c534 <__mcmp>:
 800c534:	b530      	push	{r4, r5, lr}
 800c536:	6902      	ldr	r2, [r0, #16]
 800c538:	690c      	ldr	r4, [r1, #16]
 800c53a:	1b12      	subs	r2, r2, r4
 800c53c:	d10e      	bne.n	800c55c <__mcmp+0x28>
 800c53e:	f100 0314 	add.w	r3, r0, #20
 800c542:	3114      	adds	r1, #20
 800c544:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 800c548:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 800c54c:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 800c550:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 800c554:	42a5      	cmp	r5, r4
 800c556:	d003      	beq.n	800c560 <__mcmp+0x2c>
 800c558:	d305      	bcc.n	800c566 <__mcmp+0x32>
 800c55a:	2201      	movs	r2, #1
 800c55c:	4610      	mov	r0, r2
 800c55e:	bd30      	pop	{r4, r5, pc}
 800c560:	4283      	cmp	r3, r0
 800c562:	d3f3      	bcc.n	800c54c <__mcmp+0x18>
 800c564:	e7fa      	b.n	800c55c <__mcmp+0x28>
 800c566:	f04f 32ff 	mov.w	r2, #4294967295
 800c56a:	e7f7      	b.n	800c55c <__mcmp+0x28>

0800c56c <__mdiff>:
 800c56c:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c570:	460c      	mov	r4, r1
 800c572:	4606      	mov	r6, r0
 800c574:	4611      	mov	r1, r2
 800c576:	4620      	mov	r0, r4
 800c578:	4690      	mov	r8, r2
 800c57a:	f7ff ffdb 	bl	800c534 <__mcmp>
 800c57e:	1e05      	subs	r5, r0, #0
 800c580:	d110      	bne.n	800c5a4 <__mdiff+0x38>
 800c582:	4629      	mov	r1, r5
 800c584:	4630      	mov	r0, r6
 800c586:	f7ff fd59 	bl	800c03c <_Balloc>
 800c58a:	b930      	cbnz	r0, 800c59a <__mdiff+0x2e>
 800c58c:	4b3a      	ldr	r3, [pc, #232]	; (800c678 <__mdiff+0x10c>)
 800c58e:	4602      	mov	r2, r0
 800c590:	f240 2137 	movw	r1, #567	; 0x237
 800c594:	4839      	ldr	r0, [pc, #228]	; (800c67c <__mdiff+0x110>)
 800c596:	f000 fb0b 	bl	800cbb0 <__assert_func>
 800c59a:	2301      	movs	r3, #1
 800c59c:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800c5a0:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c5a4:	bfa4      	itt	ge
 800c5a6:	4643      	movge	r3, r8
 800c5a8:	46a0      	movge	r8, r4
 800c5aa:	4630      	mov	r0, r6
 800c5ac:	f8d8 1004 	ldr.w	r1, [r8, #4]
 800c5b0:	bfa6      	itte	ge
 800c5b2:	461c      	movge	r4, r3
 800c5b4:	2500      	movge	r5, #0
 800c5b6:	2501      	movlt	r5, #1
 800c5b8:	f7ff fd40 	bl	800c03c <_Balloc>
 800c5bc:	b920      	cbnz	r0, 800c5c8 <__mdiff+0x5c>
 800c5be:	4b2e      	ldr	r3, [pc, #184]	; (800c678 <__mdiff+0x10c>)
 800c5c0:	4602      	mov	r2, r0
 800c5c2:	f240 2145 	movw	r1, #581	; 0x245
 800c5c6:	e7e5      	b.n	800c594 <__mdiff+0x28>
 800c5c8:	f8d8 7010 	ldr.w	r7, [r8, #16]
 800c5cc:	6926      	ldr	r6, [r4, #16]
 800c5ce:	60c5      	str	r5, [r0, #12]
 800c5d0:	f104 0914 	add.w	r9, r4, #20
 800c5d4:	f108 0514 	add.w	r5, r8, #20
 800c5d8:	f100 0e14 	add.w	lr, r0, #20
 800c5dc:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 800c5e0:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 800c5e4:	f108 0210 	add.w	r2, r8, #16
 800c5e8:	46f2      	mov	sl, lr
 800c5ea:	2100      	movs	r1, #0
 800c5ec:	f859 3b04 	ldr.w	r3, [r9], #4
 800c5f0:	f852 bf04 	ldr.w	fp, [r2, #4]!
 800c5f4:	fa11 f88b 	uxtah	r8, r1, fp
 800c5f8:	b299      	uxth	r1, r3
 800c5fa:	0c1b      	lsrs	r3, r3, #16
 800c5fc:	eba8 0801 	sub.w	r8, r8, r1
 800c600:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 800c604:	eb03 4328 	add.w	r3, r3, r8, asr #16
 800c608:	fa1f f888 	uxth.w	r8, r8
 800c60c:	1419      	asrs	r1, r3, #16
 800c60e:	454e      	cmp	r6, r9
 800c610:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 800c614:	f84a 3b04 	str.w	r3, [sl], #4
 800c618:	d8e8      	bhi.n	800c5ec <__mdiff+0x80>
 800c61a:	1b33      	subs	r3, r6, r4
 800c61c:	3b15      	subs	r3, #21
 800c61e:	f023 0303 	bic.w	r3, r3, #3
 800c622:	3304      	adds	r3, #4
 800c624:	3415      	adds	r4, #21
 800c626:	42a6      	cmp	r6, r4
 800c628:	bf38      	it	cc
 800c62a:	2304      	movcc	r3, #4
 800c62c:	441d      	add	r5, r3
 800c62e:	4473      	add	r3, lr
 800c630:	469e      	mov	lr, r3
 800c632:	462e      	mov	r6, r5
 800c634:	4566      	cmp	r6, ip
 800c636:	d30e      	bcc.n	800c656 <__mdiff+0xea>
 800c638:	f10c 0203 	add.w	r2, ip, #3
 800c63c:	1b52      	subs	r2, r2, r5
 800c63e:	f022 0203 	bic.w	r2, r2, #3
 800c642:	3d03      	subs	r5, #3
 800c644:	45ac      	cmp	ip, r5
 800c646:	bf38      	it	cc
 800c648:	2200      	movcc	r2, #0
 800c64a:	4413      	add	r3, r2
 800c64c:	f853 2d04 	ldr.w	r2, [r3, #-4]!
 800c650:	b17a      	cbz	r2, 800c672 <__mdiff+0x106>
 800c652:	6107      	str	r7, [r0, #16]
 800c654:	e7a4      	b.n	800c5a0 <__mdiff+0x34>
 800c656:	f856 8b04 	ldr.w	r8, [r6], #4
 800c65a:	fa11 f288 	uxtah	r2, r1, r8
 800c65e:	1414      	asrs	r4, r2, #16
 800c660:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 800c664:	b292      	uxth	r2, r2
 800c666:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 800c66a:	f84e 2b04 	str.w	r2, [lr], #4
 800c66e:	1421      	asrs	r1, r4, #16
 800c670:	e7e0      	b.n	800c634 <__mdiff+0xc8>
 800c672:	3f01      	subs	r7, #1
 800c674:	e7ea      	b.n	800c64c <__mdiff+0xe0>
 800c676:	bf00      	nop
 800c678:	0800d780 	.word	0x0800d780
 800c67c:	0800d791 	.word	0x0800d791

0800c680 <__d2b>:
 800c680:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800c684:	460f      	mov	r7, r1
 800c686:	2101      	movs	r1, #1
 800c688:	ec59 8b10 	vmov	r8, r9, d0
 800c68c:	4616      	mov	r6, r2
 800c68e:	f7ff fcd5 	bl	800c03c <_Balloc>
 800c692:	4604      	mov	r4, r0
 800c694:	b930      	cbnz	r0, 800c6a4 <__d2b+0x24>
 800c696:	4602      	mov	r2, r0
 800c698:	4b24      	ldr	r3, [pc, #144]	; (800c72c <__d2b+0xac>)
 800c69a:	4825      	ldr	r0, [pc, #148]	; (800c730 <__d2b+0xb0>)
 800c69c:	f240 310f 	movw	r1, #783	; 0x30f
 800c6a0:	f000 fa86 	bl	800cbb0 <__assert_func>
 800c6a4:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800c6a8:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800c6ac:	bb2d      	cbnz	r5, 800c6fa <__d2b+0x7a>
 800c6ae:	9301      	str	r3, [sp, #4]
 800c6b0:	f1b8 0300 	subs.w	r3, r8, #0
 800c6b4:	d026      	beq.n	800c704 <__d2b+0x84>
 800c6b6:	4668      	mov	r0, sp
 800c6b8:	9300      	str	r3, [sp, #0]
 800c6ba:	f7ff fd87 	bl	800c1cc <__lo0bits>
 800c6be:	e9dd 1200 	ldrd	r1, r2, [sp]
 800c6c2:	b1e8      	cbz	r0, 800c700 <__d2b+0x80>
 800c6c4:	f1c0 0320 	rsb	r3, r0, #32
 800c6c8:	fa02 f303 	lsl.w	r3, r2, r3
 800c6cc:	430b      	orrs	r3, r1
 800c6ce:	40c2      	lsrs	r2, r0
 800c6d0:	6163      	str	r3, [r4, #20]
 800c6d2:	9201      	str	r2, [sp, #4]
 800c6d4:	9b01      	ldr	r3, [sp, #4]
 800c6d6:	61a3      	str	r3, [r4, #24]
 800c6d8:	2b00      	cmp	r3, #0
 800c6da:	bf14      	ite	ne
 800c6dc:	2202      	movne	r2, #2
 800c6de:	2201      	moveq	r2, #1
 800c6e0:	6122      	str	r2, [r4, #16]
 800c6e2:	b1bd      	cbz	r5, 800c714 <__d2b+0x94>
 800c6e4:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 800c6e8:	4405      	add	r5, r0
 800c6ea:	603d      	str	r5, [r7, #0]
 800c6ec:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800c6f0:	6030      	str	r0, [r6, #0]
 800c6f2:	4620      	mov	r0, r4
 800c6f4:	b003      	add	sp, #12
 800c6f6:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800c6fa:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800c6fe:	e7d6      	b.n	800c6ae <__d2b+0x2e>
 800c700:	6161      	str	r1, [r4, #20]
 800c702:	e7e7      	b.n	800c6d4 <__d2b+0x54>
 800c704:	a801      	add	r0, sp, #4
 800c706:	f7ff fd61 	bl	800c1cc <__lo0bits>
 800c70a:	9b01      	ldr	r3, [sp, #4]
 800c70c:	6163      	str	r3, [r4, #20]
 800c70e:	3020      	adds	r0, #32
 800c710:	2201      	movs	r2, #1
 800c712:	e7e5      	b.n	800c6e0 <__d2b+0x60>
 800c714:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800c718:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800c71c:	6038      	str	r0, [r7, #0]
 800c71e:	6918      	ldr	r0, [r3, #16]
 800c720:	f7ff fd34 	bl	800c18c <__hi0bits>
 800c724:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800c728:	e7e2      	b.n	800c6f0 <__d2b+0x70>
 800c72a:	bf00      	nop
 800c72c:	0800d780 	.word	0x0800d780
 800c730:	0800d791 	.word	0x0800d791

0800c734 <__ssputs_r>:
 800c734:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800c738:	688e      	ldr	r6, [r1, #8]
 800c73a:	461f      	mov	r7, r3
 800c73c:	42be      	cmp	r6, r7
 800c73e:	680b      	ldr	r3, [r1, #0]
 800c740:	4682      	mov	sl, r0
 800c742:	460c      	mov	r4, r1
 800c744:	4690      	mov	r8, r2
 800c746:	d82c      	bhi.n	800c7a2 <__ssputs_r+0x6e>
 800c748:	898a      	ldrh	r2, [r1, #12]
 800c74a:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800c74e:	d026      	beq.n	800c79e <__ssputs_r+0x6a>
 800c750:	6965      	ldr	r5, [r4, #20]
 800c752:	6909      	ldr	r1, [r1, #16]
 800c754:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800c758:	eba3 0901 	sub.w	r9, r3, r1
 800c75c:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800c760:	1c7b      	adds	r3, r7, #1
 800c762:	444b      	add	r3, r9
 800c764:	106d      	asrs	r5, r5, #1
 800c766:	429d      	cmp	r5, r3
 800c768:	bf38      	it	cc
 800c76a:	461d      	movcc	r5, r3
 800c76c:	0553      	lsls	r3, r2, #21
 800c76e:	d527      	bpl.n	800c7c0 <__ssputs_r+0x8c>
 800c770:	4629      	mov	r1, r5
 800c772:	f7ff fbd7 	bl	800bf24 <_malloc_r>
 800c776:	4606      	mov	r6, r0
 800c778:	b360      	cbz	r0, 800c7d4 <__ssputs_r+0xa0>
 800c77a:	6921      	ldr	r1, [r4, #16]
 800c77c:	464a      	mov	r2, r9
 800c77e:	f000 fa09 	bl	800cb94 <memcpy>
 800c782:	89a3      	ldrh	r3, [r4, #12]
 800c784:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800c788:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800c78c:	81a3      	strh	r3, [r4, #12]
 800c78e:	6126      	str	r6, [r4, #16]
 800c790:	6165      	str	r5, [r4, #20]
 800c792:	444e      	add	r6, r9
 800c794:	eba5 0509 	sub.w	r5, r5, r9
 800c798:	6026      	str	r6, [r4, #0]
 800c79a:	60a5      	str	r5, [r4, #8]
 800c79c:	463e      	mov	r6, r7
 800c79e:	42be      	cmp	r6, r7
 800c7a0:	d900      	bls.n	800c7a4 <__ssputs_r+0x70>
 800c7a2:	463e      	mov	r6, r7
 800c7a4:	6820      	ldr	r0, [r4, #0]
 800c7a6:	4632      	mov	r2, r6
 800c7a8:	4641      	mov	r1, r8
 800c7aa:	f000 f9c9 	bl	800cb40 <memmove>
 800c7ae:	68a3      	ldr	r3, [r4, #8]
 800c7b0:	1b9b      	subs	r3, r3, r6
 800c7b2:	60a3      	str	r3, [r4, #8]
 800c7b4:	6823      	ldr	r3, [r4, #0]
 800c7b6:	4433      	add	r3, r6
 800c7b8:	6023      	str	r3, [r4, #0]
 800c7ba:	2000      	movs	r0, #0
 800c7bc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800c7c0:	462a      	mov	r2, r5
 800c7c2:	f000 fa3b 	bl	800cc3c <_realloc_r>
 800c7c6:	4606      	mov	r6, r0
 800c7c8:	2800      	cmp	r0, #0
 800c7ca:	d1e0      	bne.n	800c78e <__ssputs_r+0x5a>
 800c7cc:	6921      	ldr	r1, [r4, #16]
 800c7ce:	4650      	mov	r0, sl
 800c7d0:	f7ff fb34 	bl	800be3c <_free_r>
 800c7d4:	230c      	movs	r3, #12
 800c7d6:	f8ca 3000 	str.w	r3, [sl]
 800c7da:	89a3      	ldrh	r3, [r4, #12]
 800c7dc:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800c7e0:	81a3      	strh	r3, [r4, #12]
 800c7e2:	f04f 30ff 	mov.w	r0, #4294967295
 800c7e6:	e7e9      	b.n	800c7bc <__ssputs_r+0x88>

0800c7e8 <_svfiprintf_r>:
 800c7e8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c7ec:	4698      	mov	r8, r3
 800c7ee:	898b      	ldrh	r3, [r1, #12]
 800c7f0:	061b      	lsls	r3, r3, #24
 800c7f2:	b09d      	sub	sp, #116	; 0x74
 800c7f4:	4607      	mov	r7, r0
 800c7f6:	460d      	mov	r5, r1
 800c7f8:	4614      	mov	r4, r2
 800c7fa:	d50e      	bpl.n	800c81a <_svfiprintf_r+0x32>
 800c7fc:	690b      	ldr	r3, [r1, #16]
 800c7fe:	b963      	cbnz	r3, 800c81a <_svfiprintf_r+0x32>
 800c800:	2140      	movs	r1, #64	; 0x40
 800c802:	f7ff fb8f 	bl	800bf24 <_malloc_r>
 800c806:	6028      	str	r0, [r5, #0]
 800c808:	6128      	str	r0, [r5, #16]
 800c80a:	b920      	cbnz	r0, 800c816 <_svfiprintf_r+0x2e>
 800c80c:	230c      	movs	r3, #12
 800c80e:	603b      	str	r3, [r7, #0]
 800c810:	f04f 30ff 	mov.w	r0, #4294967295
 800c814:	e0d0      	b.n	800c9b8 <_svfiprintf_r+0x1d0>
 800c816:	2340      	movs	r3, #64	; 0x40
 800c818:	616b      	str	r3, [r5, #20]
 800c81a:	2300      	movs	r3, #0
 800c81c:	9309      	str	r3, [sp, #36]	; 0x24
 800c81e:	2320      	movs	r3, #32
 800c820:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800c824:	f8cd 800c 	str.w	r8, [sp, #12]
 800c828:	2330      	movs	r3, #48	; 0x30
 800c82a:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 800c9d0 <_svfiprintf_r+0x1e8>
 800c82e:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800c832:	f04f 0901 	mov.w	r9, #1
 800c836:	4623      	mov	r3, r4
 800c838:	469a      	mov	sl, r3
 800c83a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800c83e:	b10a      	cbz	r2, 800c844 <_svfiprintf_r+0x5c>
 800c840:	2a25      	cmp	r2, #37	; 0x25
 800c842:	d1f9      	bne.n	800c838 <_svfiprintf_r+0x50>
 800c844:	ebba 0b04 	subs.w	fp, sl, r4
 800c848:	d00b      	beq.n	800c862 <_svfiprintf_r+0x7a>
 800c84a:	465b      	mov	r3, fp
 800c84c:	4622      	mov	r2, r4
 800c84e:	4629      	mov	r1, r5
 800c850:	4638      	mov	r0, r7
 800c852:	f7ff ff6f 	bl	800c734 <__ssputs_r>
 800c856:	3001      	adds	r0, #1
 800c858:	f000 80a9 	beq.w	800c9ae <_svfiprintf_r+0x1c6>
 800c85c:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800c85e:	445a      	add	r2, fp
 800c860:	9209      	str	r2, [sp, #36]	; 0x24
 800c862:	f89a 3000 	ldrb.w	r3, [sl]
 800c866:	2b00      	cmp	r3, #0
 800c868:	f000 80a1 	beq.w	800c9ae <_svfiprintf_r+0x1c6>
 800c86c:	2300      	movs	r3, #0
 800c86e:	f04f 32ff 	mov.w	r2, #4294967295
 800c872:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800c876:	f10a 0a01 	add.w	sl, sl, #1
 800c87a:	9304      	str	r3, [sp, #16]
 800c87c:	9307      	str	r3, [sp, #28]
 800c87e:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800c882:	931a      	str	r3, [sp, #104]	; 0x68
 800c884:	4654      	mov	r4, sl
 800c886:	2205      	movs	r2, #5
 800c888:	f814 1b01 	ldrb.w	r1, [r4], #1
 800c88c:	4850      	ldr	r0, [pc, #320]	; (800c9d0 <_svfiprintf_r+0x1e8>)
 800c88e:	f7f3 fca7 	bl	80001e0 <memchr>
 800c892:	9a04      	ldr	r2, [sp, #16]
 800c894:	b9d8      	cbnz	r0, 800c8ce <_svfiprintf_r+0xe6>
 800c896:	06d0      	lsls	r0, r2, #27
 800c898:	bf44      	itt	mi
 800c89a:	2320      	movmi	r3, #32
 800c89c:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800c8a0:	0711      	lsls	r1, r2, #28
 800c8a2:	bf44      	itt	mi
 800c8a4:	232b      	movmi	r3, #43	; 0x2b
 800c8a6:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800c8aa:	f89a 3000 	ldrb.w	r3, [sl]
 800c8ae:	2b2a      	cmp	r3, #42	; 0x2a
 800c8b0:	d015      	beq.n	800c8de <_svfiprintf_r+0xf6>
 800c8b2:	9a07      	ldr	r2, [sp, #28]
 800c8b4:	4654      	mov	r4, sl
 800c8b6:	2000      	movs	r0, #0
 800c8b8:	f04f 0c0a 	mov.w	ip, #10
 800c8bc:	4621      	mov	r1, r4
 800c8be:	f811 3b01 	ldrb.w	r3, [r1], #1
 800c8c2:	3b30      	subs	r3, #48	; 0x30
 800c8c4:	2b09      	cmp	r3, #9
 800c8c6:	d94d      	bls.n	800c964 <_svfiprintf_r+0x17c>
 800c8c8:	b1b0      	cbz	r0, 800c8f8 <_svfiprintf_r+0x110>
 800c8ca:	9207      	str	r2, [sp, #28]
 800c8cc:	e014      	b.n	800c8f8 <_svfiprintf_r+0x110>
 800c8ce:	eba0 0308 	sub.w	r3, r0, r8
 800c8d2:	fa09 f303 	lsl.w	r3, r9, r3
 800c8d6:	4313      	orrs	r3, r2
 800c8d8:	9304      	str	r3, [sp, #16]
 800c8da:	46a2      	mov	sl, r4
 800c8dc:	e7d2      	b.n	800c884 <_svfiprintf_r+0x9c>
 800c8de:	9b03      	ldr	r3, [sp, #12]
 800c8e0:	1d19      	adds	r1, r3, #4
 800c8e2:	681b      	ldr	r3, [r3, #0]
 800c8e4:	9103      	str	r1, [sp, #12]
 800c8e6:	2b00      	cmp	r3, #0
 800c8e8:	bfbb      	ittet	lt
 800c8ea:	425b      	neglt	r3, r3
 800c8ec:	f042 0202 	orrlt.w	r2, r2, #2
 800c8f0:	9307      	strge	r3, [sp, #28]
 800c8f2:	9307      	strlt	r3, [sp, #28]
 800c8f4:	bfb8      	it	lt
 800c8f6:	9204      	strlt	r2, [sp, #16]
 800c8f8:	7823      	ldrb	r3, [r4, #0]
 800c8fa:	2b2e      	cmp	r3, #46	; 0x2e
 800c8fc:	d10c      	bne.n	800c918 <_svfiprintf_r+0x130>
 800c8fe:	7863      	ldrb	r3, [r4, #1]
 800c900:	2b2a      	cmp	r3, #42	; 0x2a
 800c902:	d134      	bne.n	800c96e <_svfiprintf_r+0x186>
 800c904:	9b03      	ldr	r3, [sp, #12]
 800c906:	1d1a      	adds	r2, r3, #4
 800c908:	681b      	ldr	r3, [r3, #0]
 800c90a:	9203      	str	r2, [sp, #12]
 800c90c:	2b00      	cmp	r3, #0
 800c90e:	bfb8      	it	lt
 800c910:	f04f 33ff 	movlt.w	r3, #4294967295
 800c914:	3402      	adds	r4, #2
 800c916:	9305      	str	r3, [sp, #20]
 800c918:	f8df a0c4 	ldr.w	sl, [pc, #196]	; 800c9e0 <_svfiprintf_r+0x1f8>
 800c91c:	7821      	ldrb	r1, [r4, #0]
 800c91e:	2203      	movs	r2, #3
 800c920:	4650      	mov	r0, sl
 800c922:	f7f3 fc5d 	bl	80001e0 <memchr>
 800c926:	b138      	cbz	r0, 800c938 <_svfiprintf_r+0x150>
 800c928:	9b04      	ldr	r3, [sp, #16]
 800c92a:	eba0 000a 	sub.w	r0, r0, sl
 800c92e:	2240      	movs	r2, #64	; 0x40
 800c930:	4082      	lsls	r2, r0
 800c932:	4313      	orrs	r3, r2
 800c934:	3401      	adds	r4, #1
 800c936:	9304      	str	r3, [sp, #16]
 800c938:	f814 1b01 	ldrb.w	r1, [r4], #1
 800c93c:	4825      	ldr	r0, [pc, #148]	; (800c9d4 <_svfiprintf_r+0x1ec>)
 800c93e:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800c942:	2206      	movs	r2, #6
 800c944:	f7f3 fc4c 	bl	80001e0 <memchr>
 800c948:	2800      	cmp	r0, #0
 800c94a:	d038      	beq.n	800c9be <_svfiprintf_r+0x1d6>
 800c94c:	4b22      	ldr	r3, [pc, #136]	; (800c9d8 <_svfiprintf_r+0x1f0>)
 800c94e:	bb1b      	cbnz	r3, 800c998 <_svfiprintf_r+0x1b0>
 800c950:	9b03      	ldr	r3, [sp, #12]
 800c952:	3307      	adds	r3, #7
 800c954:	f023 0307 	bic.w	r3, r3, #7
 800c958:	3308      	adds	r3, #8
 800c95a:	9303      	str	r3, [sp, #12]
 800c95c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800c95e:	4433      	add	r3, r6
 800c960:	9309      	str	r3, [sp, #36]	; 0x24
 800c962:	e768      	b.n	800c836 <_svfiprintf_r+0x4e>
 800c964:	fb0c 3202 	mla	r2, ip, r2, r3
 800c968:	460c      	mov	r4, r1
 800c96a:	2001      	movs	r0, #1
 800c96c:	e7a6      	b.n	800c8bc <_svfiprintf_r+0xd4>
 800c96e:	2300      	movs	r3, #0
 800c970:	3401      	adds	r4, #1
 800c972:	9305      	str	r3, [sp, #20]
 800c974:	4619      	mov	r1, r3
 800c976:	f04f 0c0a 	mov.w	ip, #10
 800c97a:	4620      	mov	r0, r4
 800c97c:	f810 2b01 	ldrb.w	r2, [r0], #1
 800c980:	3a30      	subs	r2, #48	; 0x30
 800c982:	2a09      	cmp	r2, #9
 800c984:	d903      	bls.n	800c98e <_svfiprintf_r+0x1a6>
 800c986:	2b00      	cmp	r3, #0
 800c988:	d0c6      	beq.n	800c918 <_svfiprintf_r+0x130>
 800c98a:	9105      	str	r1, [sp, #20]
 800c98c:	e7c4      	b.n	800c918 <_svfiprintf_r+0x130>
 800c98e:	fb0c 2101 	mla	r1, ip, r1, r2
 800c992:	4604      	mov	r4, r0
 800c994:	2301      	movs	r3, #1
 800c996:	e7f0      	b.n	800c97a <_svfiprintf_r+0x192>
 800c998:	ab03      	add	r3, sp, #12
 800c99a:	9300      	str	r3, [sp, #0]
 800c99c:	462a      	mov	r2, r5
 800c99e:	4b0f      	ldr	r3, [pc, #60]	; (800c9dc <_svfiprintf_r+0x1f4>)
 800c9a0:	a904      	add	r1, sp, #16
 800c9a2:	4638      	mov	r0, r7
 800c9a4:	f7fd fe64 	bl	800a670 <_printf_float>
 800c9a8:	1c42      	adds	r2, r0, #1
 800c9aa:	4606      	mov	r6, r0
 800c9ac:	d1d6      	bne.n	800c95c <_svfiprintf_r+0x174>
 800c9ae:	89ab      	ldrh	r3, [r5, #12]
 800c9b0:	065b      	lsls	r3, r3, #25
 800c9b2:	f53f af2d 	bmi.w	800c810 <_svfiprintf_r+0x28>
 800c9b6:	9809      	ldr	r0, [sp, #36]	; 0x24
 800c9b8:	b01d      	add	sp, #116	; 0x74
 800c9ba:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c9be:	ab03      	add	r3, sp, #12
 800c9c0:	9300      	str	r3, [sp, #0]
 800c9c2:	462a      	mov	r2, r5
 800c9c4:	4b05      	ldr	r3, [pc, #20]	; (800c9dc <_svfiprintf_r+0x1f4>)
 800c9c6:	a904      	add	r1, sp, #16
 800c9c8:	4638      	mov	r0, r7
 800c9ca:	f7fe f8f5 	bl	800abb8 <_printf_i>
 800c9ce:	e7eb      	b.n	800c9a8 <_svfiprintf_r+0x1c0>
 800c9d0:	0800d8ec 	.word	0x0800d8ec
 800c9d4:	0800d8f6 	.word	0x0800d8f6
 800c9d8:	0800a671 	.word	0x0800a671
 800c9dc:	0800c735 	.word	0x0800c735
 800c9e0:	0800d8f2 	.word	0x0800d8f2

0800c9e4 <__sflush_r>:
 800c9e4:	898a      	ldrh	r2, [r1, #12]
 800c9e6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c9ea:	4605      	mov	r5, r0
 800c9ec:	0710      	lsls	r0, r2, #28
 800c9ee:	460c      	mov	r4, r1
 800c9f0:	d458      	bmi.n	800caa4 <__sflush_r+0xc0>
 800c9f2:	684b      	ldr	r3, [r1, #4]
 800c9f4:	2b00      	cmp	r3, #0
 800c9f6:	dc05      	bgt.n	800ca04 <__sflush_r+0x20>
 800c9f8:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800c9fa:	2b00      	cmp	r3, #0
 800c9fc:	dc02      	bgt.n	800ca04 <__sflush_r+0x20>
 800c9fe:	2000      	movs	r0, #0
 800ca00:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800ca04:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800ca06:	2e00      	cmp	r6, #0
 800ca08:	d0f9      	beq.n	800c9fe <__sflush_r+0x1a>
 800ca0a:	2300      	movs	r3, #0
 800ca0c:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800ca10:	682f      	ldr	r7, [r5, #0]
 800ca12:	6a21      	ldr	r1, [r4, #32]
 800ca14:	602b      	str	r3, [r5, #0]
 800ca16:	d032      	beq.n	800ca7e <__sflush_r+0x9a>
 800ca18:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800ca1a:	89a3      	ldrh	r3, [r4, #12]
 800ca1c:	075a      	lsls	r2, r3, #29
 800ca1e:	d505      	bpl.n	800ca2c <__sflush_r+0x48>
 800ca20:	6863      	ldr	r3, [r4, #4]
 800ca22:	1ac0      	subs	r0, r0, r3
 800ca24:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800ca26:	b10b      	cbz	r3, 800ca2c <__sflush_r+0x48>
 800ca28:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800ca2a:	1ac0      	subs	r0, r0, r3
 800ca2c:	2300      	movs	r3, #0
 800ca2e:	4602      	mov	r2, r0
 800ca30:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800ca32:	6a21      	ldr	r1, [r4, #32]
 800ca34:	4628      	mov	r0, r5
 800ca36:	47b0      	blx	r6
 800ca38:	1c43      	adds	r3, r0, #1
 800ca3a:	89a3      	ldrh	r3, [r4, #12]
 800ca3c:	d106      	bne.n	800ca4c <__sflush_r+0x68>
 800ca3e:	6829      	ldr	r1, [r5, #0]
 800ca40:	291d      	cmp	r1, #29
 800ca42:	d82b      	bhi.n	800ca9c <__sflush_r+0xb8>
 800ca44:	4a29      	ldr	r2, [pc, #164]	; (800caec <__sflush_r+0x108>)
 800ca46:	410a      	asrs	r2, r1
 800ca48:	07d6      	lsls	r6, r2, #31
 800ca4a:	d427      	bmi.n	800ca9c <__sflush_r+0xb8>
 800ca4c:	2200      	movs	r2, #0
 800ca4e:	6062      	str	r2, [r4, #4]
 800ca50:	04d9      	lsls	r1, r3, #19
 800ca52:	6922      	ldr	r2, [r4, #16]
 800ca54:	6022      	str	r2, [r4, #0]
 800ca56:	d504      	bpl.n	800ca62 <__sflush_r+0x7e>
 800ca58:	1c42      	adds	r2, r0, #1
 800ca5a:	d101      	bne.n	800ca60 <__sflush_r+0x7c>
 800ca5c:	682b      	ldr	r3, [r5, #0]
 800ca5e:	b903      	cbnz	r3, 800ca62 <__sflush_r+0x7e>
 800ca60:	6560      	str	r0, [r4, #84]	; 0x54
 800ca62:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800ca64:	602f      	str	r7, [r5, #0]
 800ca66:	2900      	cmp	r1, #0
 800ca68:	d0c9      	beq.n	800c9fe <__sflush_r+0x1a>
 800ca6a:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800ca6e:	4299      	cmp	r1, r3
 800ca70:	d002      	beq.n	800ca78 <__sflush_r+0x94>
 800ca72:	4628      	mov	r0, r5
 800ca74:	f7ff f9e2 	bl	800be3c <_free_r>
 800ca78:	2000      	movs	r0, #0
 800ca7a:	6360      	str	r0, [r4, #52]	; 0x34
 800ca7c:	e7c0      	b.n	800ca00 <__sflush_r+0x1c>
 800ca7e:	2301      	movs	r3, #1
 800ca80:	4628      	mov	r0, r5
 800ca82:	47b0      	blx	r6
 800ca84:	1c41      	adds	r1, r0, #1
 800ca86:	d1c8      	bne.n	800ca1a <__sflush_r+0x36>
 800ca88:	682b      	ldr	r3, [r5, #0]
 800ca8a:	2b00      	cmp	r3, #0
 800ca8c:	d0c5      	beq.n	800ca1a <__sflush_r+0x36>
 800ca8e:	2b1d      	cmp	r3, #29
 800ca90:	d001      	beq.n	800ca96 <__sflush_r+0xb2>
 800ca92:	2b16      	cmp	r3, #22
 800ca94:	d101      	bne.n	800ca9a <__sflush_r+0xb6>
 800ca96:	602f      	str	r7, [r5, #0]
 800ca98:	e7b1      	b.n	800c9fe <__sflush_r+0x1a>
 800ca9a:	89a3      	ldrh	r3, [r4, #12]
 800ca9c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800caa0:	81a3      	strh	r3, [r4, #12]
 800caa2:	e7ad      	b.n	800ca00 <__sflush_r+0x1c>
 800caa4:	690f      	ldr	r7, [r1, #16]
 800caa6:	2f00      	cmp	r7, #0
 800caa8:	d0a9      	beq.n	800c9fe <__sflush_r+0x1a>
 800caaa:	0793      	lsls	r3, r2, #30
 800caac:	680e      	ldr	r6, [r1, #0]
 800caae:	bf08      	it	eq
 800cab0:	694b      	ldreq	r3, [r1, #20]
 800cab2:	600f      	str	r7, [r1, #0]
 800cab4:	bf18      	it	ne
 800cab6:	2300      	movne	r3, #0
 800cab8:	eba6 0807 	sub.w	r8, r6, r7
 800cabc:	608b      	str	r3, [r1, #8]
 800cabe:	f1b8 0f00 	cmp.w	r8, #0
 800cac2:	dd9c      	ble.n	800c9fe <__sflush_r+0x1a>
 800cac4:	6a21      	ldr	r1, [r4, #32]
 800cac6:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800cac8:	4643      	mov	r3, r8
 800caca:	463a      	mov	r2, r7
 800cacc:	4628      	mov	r0, r5
 800cace:	47b0      	blx	r6
 800cad0:	2800      	cmp	r0, #0
 800cad2:	dc06      	bgt.n	800cae2 <__sflush_r+0xfe>
 800cad4:	89a3      	ldrh	r3, [r4, #12]
 800cad6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800cada:	81a3      	strh	r3, [r4, #12]
 800cadc:	f04f 30ff 	mov.w	r0, #4294967295
 800cae0:	e78e      	b.n	800ca00 <__sflush_r+0x1c>
 800cae2:	4407      	add	r7, r0
 800cae4:	eba8 0800 	sub.w	r8, r8, r0
 800cae8:	e7e9      	b.n	800cabe <__sflush_r+0xda>
 800caea:	bf00      	nop
 800caec:	dfbffffe 	.word	0xdfbffffe

0800caf0 <_fflush_r>:
 800caf0:	b538      	push	{r3, r4, r5, lr}
 800caf2:	690b      	ldr	r3, [r1, #16]
 800caf4:	4605      	mov	r5, r0
 800caf6:	460c      	mov	r4, r1
 800caf8:	b913      	cbnz	r3, 800cb00 <_fflush_r+0x10>
 800cafa:	2500      	movs	r5, #0
 800cafc:	4628      	mov	r0, r5
 800cafe:	bd38      	pop	{r3, r4, r5, pc}
 800cb00:	b118      	cbz	r0, 800cb0a <_fflush_r+0x1a>
 800cb02:	6a03      	ldr	r3, [r0, #32]
 800cb04:	b90b      	cbnz	r3, 800cb0a <_fflush_r+0x1a>
 800cb06:	f7fe fa05 	bl	800af14 <__sinit>
 800cb0a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800cb0e:	2b00      	cmp	r3, #0
 800cb10:	d0f3      	beq.n	800cafa <_fflush_r+0xa>
 800cb12:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800cb14:	07d0      	lsls	r0, r2, #31
 800cb16:	d404      	bmi.n	800cb22 <_fflush_r+0x32>
 800cb18:	0599      	lsls	r1, r3, #22
 800cb1a:	d402      	bmi.n	800cb22 <_fflush_r+0x32>
 800cb1c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800cb1e:	f7fe fb10 	bl	800b142 <__retarget_lock_acquire_recursive>
 800cb22:	4628      	mov	r0, r5
 800cb24:	4621      	mov	r1, r4
 800cb26:	f7ff ff5d 	bl	800c9e4 <__sflush_r>
 800cb2a:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800cb2c:	07da      	lsls	r2, r3, #31
 800cb2e:	4605      	mov	r5, r0
 800cb30:	d4e4      	bmi.n	800cafc <_fflush_r+0xc>
 800cb32:	89a3      	ldrh	r3, [r4, #12]
 800cb34:	059b      	lsls	r3, r3, #22
 800cb36:	d4e1      	bmi.n	800cafc <_fflush_r+0xc>
 800cb38:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800cb3a:	f7fe fb03 	bl	800b144 <__retarget_lock_release_recursive>
 800cb3e:	e7dd      	b.n	800cafc <_fflush_r+0xc>

0800cb40 <memmove>:
 800cb40:	4288      	cmp	r0, r1
 800cb42:	b510      	push	{r4, lr}
 800cb44:	eb01 0402 	add.w	r4, r1, r2
 800cb48:	d902      	bls.n	800cb50 <memmove+0x10>
 800cb4a:	4284      	cmp	r4, r0
 800cb4c:	4623      	mov	r3, r4
 800cb4e:	d807      	bhi.n	800cb60 <memmove+0x20>
 800cb50:	1e43      	subs	r3, r0, #1
 800cb52:	42a1      	cmp	r1, r4
 800cb54:	d008      	beq.n	800cb68 <memmove+0x28>
 800cb56:	f811 2b01 	ldrb.w	r2, [r1], #1
 800cb5a:	f803 2f01 	strb.w	r2, [r3, #1]!
 800cb5e:	e7f8      	b.n	800cb52 <memmove+0x12>
 800cb60:	4402      	add	r2, r0
 800cb62:	4601      	mov	r1, r0
 800cb64:	428a      	cmp	r2, r1
 800cb66:	d100      	bne.n	800cb6a <memmove+0x2a>
 800cb68:	bd10      	pop	{r4, pc}
 800cb6a:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800cb6e:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800cb72:	e7f7      	b.n	800cb64 <memmove+0x24>

0800cb74 <_sbrk_r>:
 800cb74:	b538      	push	{r3, r4, r5, lr}
 800cb76:	4d06      	ldr	r5, [pc, #24]	; (800cb90 <_sbrk_r+0x1c>)
 800cb78:	2300      	movs	r3, #0
 800cb7a:	4604      	mov	r4, r0
 800cb7c:	4608      	mov	r0, r1
 800cb7e:	602b      	str	r3, [r5, #0]
 800cb80:	f7f5 f8fa 	bl	8001d78 <_sbrk>
 800cb84:	1c43      	adds	r3, r0, #1
 800cb86:	d102      	bne.n	800cb8e <_sbrk_r+0x1a>
 800cb88:	682b      	ldr	r3, [r5, #0]
 800cb8a:	b103      	cbz	r3, 800cb8e <_sbrk_r+0x1a>
 800cb8c:	6023      	str	r3, [r4, #0]
 800cb8e:	bd38      	pop	{r3, r4, r5, pc}
 800cb90:	200005e4 	.word	0x200005e4

0800cb94 <memcpy>:
 800cb94:	440a      	add	r2, r1
 800cb96:	4291      	cmp	r1, r2
 800cb98:	f100 33ff 	add.w	r3, r0, #4294967295
 800cb9c:	d100      	bne.n	800cba0 <memcpy+0xc>
 800cb9e:	4770      	bx	lr
 800cba0:	b510      	push	{r4, lr}
 800cba2:	f811 4b01 	ldrb.w	r4, [r1], #1
 800cba6:	f803 4f01 	strb.w	r4, [r3, #1]!
 800cbaa:	4291      	cmp	r1, r2
 800cbac:	d1f9      	bne.n	800cba2 <memcpy+0xe>
 800cbae:	bd10      	pop	{r4, pc}

0800cbb0 <__assert_func>:
 800cbb0:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800cbb2:	4614      	mov	r4, r2
 800cbb4:	461a      	mov	r2, r3
 800cbb6:	4b09      	ldr	r3, [pc, #36]	; (800cbdc <__assert_func+0x2c>)
 800cbb8:	681b      	ldr	r3, [r3, #0]
 800cbba:	4605      	mov	r5, r0
 800cbbc:	68d8      	ldr	r0, [r3, #12]
 800cbbe:	b14c      	cbz	r4, 800cbd4 <__assert_func+0x24>
 800cbc0:	4b07      	ldr	r3, [pc, #28]	; (800cbe0 <__assert_func+0x30>)
 800cbc2:	9100      	str	r1, [sp, #0]
 800cbc4:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800cbc8:	4906      	ldr	r1, [pc, #24]	; (800cbe4 <__assert_func+0x34>)
 800cbca:	462b      	mov	r3, r5
 800cbcc:	f000 f872 	bl	800ccb4 <fiprintf>
 800cbd0:	f000 f882 	bl	800ccd8 <abort>
 800cbd4:	4b04      	ldr	r3, [pc, #16]	; (800cbe8 <__assert_func+0x38>)
 800cbd6:	461c      	mov	r4, r3
 800cbd8:	e7f3      	b.n	800cbc2 <__assert_func+0x12>
 800cbda:	bf00      	nop
 800cbdc:	20000138 	.word	0x20000138
 800cbe0:	0800d907 	.word	0x0800d907
 800cbe4:	0800d914 	.word	0x0800d914
 800cbe8:	0800d942 	.word	0x0800d942

0800cbec <_calloc_r>:
 800cbec:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800cbee:	fba1 2402 	umull	r2, r4, r1, r2
 800cbf2:	b94c      	cbnz	r4, 800cc08 <_calloc_r+0x1c>
 800cbf4:	4611      	mov	r1, r2
 800cbf6:	9201      	str	r2, [sp, #4]
 800cbf8:	f7ff f994 	bl	800bf24 <_malloc_r>
 800cbfc:	9a01      	ldr	r2, [sp, #4]
 800cbfe:	4605      	mov	r5, r0
 800cc00:	b930      	cbnz	r0, 800cc10 <_calloc_r+0x24>
 800cc02:	4628      	mov	r0, r5
 800cc04:	b003      	add	sp, #12
 800cc06:	bd30      	pop	{r4, r5, pc}
 800cc08:	220c      	movs	r2, #12
 800cc0a:	6002      	str	r2, [r0, #0]
 800cc0c:	2500      	movs	r5, #0
 800cc0e:	e7f8      	b.n	800cc02 <_calloc_r+0x16>
 800cc10:	4621      	mov	r1, r4
 800cc12:	f7fe fa18 	bl	800b046 <memset>
 800cc16:	e7f4      	b.n	800cc02 <_calloc_r+0x16>

0800cc18 <__ascii_mbtowc>:
 800cc18:	b082      	sub	sp, #8
 800cc1a:	b901      	cbnz	r1, 800cc1e <__ascii_mbtowc+0x6>
 800cc1c:	a901      	add	r1, sp, #4
 800cc1e:	b142      	cbz	r2, 800cc32 <__ascii_mbtowc+0x1a>
 800cc20:	b14b      	cbz	r3, 800cc36 <__ascii_mbtowc+0x1e>
 800cc22:	7813      	ldrb	r3, [r2, #0]
 800cc24:	600b      	str	r3, [r1, #0]
 800cc26:	7812      	ldrb	r2, [r2, #0]
 800cc28:	1e10      	subs	r0, r2, #0
 800cc2a:	bf18      	it	ne
 800cc2c:	2001      	movne	r0, #1
 800cc2e:	b002      	add	sp, #8
 800cc30:	4770      	bx	lr
 800cc32:	4610      	mov	r0, r2
 800cc34:	e7fb      	b.n	800cc2e <__ascii_mbtowc+0x16>
 800cc36:	f06f 0001 	mvn.w	r0, #1
 800cc3a:	e7f8      	b.n	800cc2e <__ascii_mbtowc+0x16>

0800cc3c <_realloc_r>:
 800cc3c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800cc40:	4680      	mov	r8, r0
 800cc42:	4614      	mov	r4, r2
 800cc44:	460e      	mov	r6, r1
 800cc46:	b921      	cbnz	r1, 800cc52 <_realloc_r+0x16>
 800cc48:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800cc4c:	4611      	mov	r1, r2
 800cc4e:	f7ff b969 	b.w	800bf24 <_malloc_r>
 800cc52:	b92a      	cbnz	r2, 800cc60 <_realloc_r+0x24>
 800cc54:	f7ff f8f2 	bl	800be3c <_free_r>
 800cc58:	4625      	mov	r5, r4
 800cc5a:	4628      	mov	r0, r5
 800cc5c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800cc60:	f000 f841 	bl	800cce6 <_malloc_usable_size_r>
 800cc64:	4284      	cmp	r4, r0
 800cc66:	4607      	mov	r7, r0
 800cc68:	d802      	bhi.n	800cc70 <_realloc_r+0x34>
 800cc6a:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800cc6e:	d812      	bhi.n	800cc96 <_realloc_r+0x5a>
 800cc70:	4621      	mov	r1, r4
 800cc72:	4640      	mov	r0, r8
 800cc74:	f7ff f956 	bl	800bf24 <_malloc_r>
 800cc78:	4605      	mov	r5, r0
 800cc7a:	2800      	cmp	r0, #0
 800cc7c:	d0ed      	beq.n	800cc5a <_realloc_r+0x1e>
 800cc7e:	42bc      	cmp	r4, r7
 800cc80:	4622      	mov	r2, r4
 800cc82:	4631      	mov	r1, r6
 800cc84:	bf28      	it	cs
 800cc86:	463a      	movcs	r2, r7
 800cc88:	f7ff ff84 	bl	800cb94 <memcpy>
 800cc8c:	4631      	mov	r1, r6
 800cc8e:	4640      	mov	r0, r8
 800cc90:	f7ff f8d4 	bl	800be3c <_free_r>
 800cc94:	e7e1      	b.n	800cc5a <_realloc_r+0x1e>
 800cc96:	4635      	mov	r5, r6
 800cc98:	e7df      	b.n	800cc5a <_realloc_r+0x1e>

0800cc9a <__ascii_wctomb>:
 800cc9a:	b149      	cbz	r1, 800ccb0 <__ascii_wctomb+0x16>
 800cc9c:	2aff      	cmp	r2, #255	; 0xff
 800cc9e:	bf85      	ittet	hi
 800cca0:	238a      	movhi	r3, #138	; 0x8a
 800cca2:	6003      	strhi	r3, [r0, #0]
 800cca4:	700a      	strbls	r2, [r1, #0]
 800cca6:	f04f 30ff 	movhi.w	r0, #4294967295
 800ccaa:	bf98      	it	ls
 800ccac:	2001      	movls	r0, #1
 800ccae:	4770      	bx	lr
 800ccb0:	4608      	mov	r0, r1
 800ccb2:	4770      	bx	lr

0800ccb4 <fiprintf>:
 800ccb4:	b40e      	push	{r1, r2, r3}
 800ccb6:	b503      	push	{r0, r1, lr}
 800ccb8:	4601      	mov	r1, r0
 800ccba:	ab03      	add	r3, sp, #12
 800ccbc:	4805      	ldr	r0, [pc, #20]	; (800ccd4 <fiprintf+0x20>)
 800ccbe:	f853 2b04 	ldr.w	r2, [r3], #4
 800ccc2:	6800      	ldr	r0, [r0, #0]
 800ccc4:	9301      	str	r3, [sp, #4]
 800ccc6:	f000 f83f 	bl	800cd48 <_vfiprintf_r>
 800ccca:	b002      	add	sp, #8
 800cccc:	f85d eb04 	ldr.w	lr, [sp], #4
 800ccd0:	b003      	add	sp, #12
 800ccd2:	4770      	bx	lr
 800ccd4:	20000138 	.word	0x20000138

0800ccd8 <abort>:
 800ccd8:	b508      	push	{r3, lr}
 800ccda:	2006      	movs	r0, #6
 800ccdc:	f000 fa0c 	bl	800d0f8 <raise>
 800cce0:	2001      	movs	r0, #1
 800cce2:	f7f4 ffd1 	bl	8001c88 <_exit>

0800cce6 <_malloc_usable_size_r>:
 800cce6:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800ccea:	1f18      	subs	r0, r3, #4
 800ccec:	2b00      	cmp	r3, #0
 800ccee:	bfbc      	itt	lt
 800ccf0:	580b      	ldrlt	r3, [r1, r0]
 800ccf2:	18c0      	addlt	r0, r0, r3
 800ccf4:	4770      	bx	lr

0800ccf6 <__sfputc_r>:
 800ccf6:	6893      	ldr	r3, [r2, #8]
 800ccf8:	3b01      	subs	r3, #1
 800ccfa:	2b00      	cmp	r3, #0
 800ccfc:	b410      	push	{r4}
 800ccfe:	6093      	str	r3, [r2, #8]
 800cd00:	da08      	bge.n	800cd14 <__sfputc_r+0x1e>
 800cd02:	6994      	ldr	r4, [r2, #24]
 800cd04:	42a3      	cmp	r3, r4
 800cd06:	db01      	blt.n	800cd0c <__sfputc_r+0x16>
 800cd08:	290a      	cmp	r1, #10
 800cd0a:	d103      	bne.n	800cd14 <__sfputc_r+0x1e>
 800cd0c:	f85d 4b04 	ldr.w	r4, [sp], #4
 800cd10:	f000 b934 	b.w	800cf7c <__swbuf_r>
 800cd14:	6813      	ldr	r3, [r2, #0]
 800cd16:	1c58      	adds	r0, r3, #1
 800cd18:	6010      	str	r0, [r2, #0]
 800cd1a:	7019      	strb	r1, [r3, #0]
 800cd1c:	4608      	mov	r0, r1
 800cd1e:	f85d 4b04 	ldr.w	r4, [sp], #4
 800cd22:	4770      	bx	lr

0800cd24 <__sfputs_r>:
 800cd24:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800cd26:	4606      	mov	r6, r0
 800cd28:	460f      	mov	r7, r1
 800cd2a:	4614      	mov	r4, r2
 800cd2c:	18d5      	adds	r5, r2, r3
 800cd2e:	42ac      	cmp	r4, r5
 800cd30:	d101      	bne.n	800cd36 <__sfputs_r+0x12>
 800cd32:	2000      	movs	r0, #0
 800cd34:	e007      	b.n	800cd46 <__sfputs_r+0x22>
 800cd36:	f814 1b01 	ldrb.w	r1, [r4], #1
 800cd3a:	463a      	mov	r2, r7
 800cd3c:	4630      	mov	r0, r6
 800cd3e:	f7ff ffda 	bl	800ccf6 <__sfputc_r>
 800cd42:	1c43      	adds	r3, r0, #1
 800cd44:	d1f3      	bne.n	800cd2e <__sfputs_r+0xa>
 800cd46:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800cd48 <_vfiprintf_r>:
 800cd48:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800cd4c:	460d      	mov	r5, r1
 800cd4e:	b09d      	sub	sp, #116	; 0x74
 800cd50:	4614      	mov	r4, r2
 800cd52:	4698      	mov	r8, r3
 800cd54:	4606      	mov	r6, r0
 800cd56:	b118      	cbz	r0, 800cd60 <_vfiprintf_r+0x18>
 800cd58:	6a03      	ldr	r3, [r0, #32]
 800cd5a:	b90b      	cbnz	r3, 800cd60 <_vfiprintf_r+0x18>
 800cd5c:	f7fe f8da 	bl	800af14 <__sinit>
 800cd60:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800cd62:	07d9      	lsls	r1, r3, #31
 800cd64:	d405      	bmi.n	800cd72 <_vfiprintf_r+0x2a>
 800cd66:	89ab      	ldrh	r3, [r5, #12]
 800cd68:	059a      	lsls	r2, r3, #22
 800cd6a:	d402      	bmi.n	800cd72 <_vfiprintf_r+0x2a>
 800cd6c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800cd6e:	f7fe f9e8 	bl	800b142 <__retarget_lock_acquire_recursive>
 800cd72:	89ab      	ldrh	r3, [r5, #12]
 800cd74:	071b      	lsls	r3, r3, #28
 800cd76:	d501      	bpl.n	800cd7c <_vfiprintf_r+0x34>
 800cd78:	692b      	ldr	r3, [r5, #16]
 800cd7a:	b99b      	cbnz	r3, 800cda4 <_vfiprintf_r+0x5c>
 800cd7c:	4629      	mov	r1, r5
 800cd7e:	4630      	mov	r0, r6
 800cd80:	f000 f93a 	bl	800cff8 <__swsetup_r>
 800cd84:	b170      	cbz	r0, 800cda4 <_vfiprintf_r+0x5c>
 800cd86:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800cd88:	07dc      	lsls	r4, r3, #31
 800cd8a:	d504      	bpl.n	800cd96 <_vfiprintf_r+0x4e>
 800cd8c:	f04f 30ff 	mov.w	r0, #4294967295
 800cd90:	b01d      	add	sp, #116	; 0x74
 800cd92:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800cd96:	89ab      	ldrh	r3, [r5, #12]
 800cd98:	0598      	lsls	r0, r3, #22
 800cd9a:	d4f7      	bmi.n	800cd8c <_vfiprintf_r+0x44>
 800cd9c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800cd9e:	f7fe f9d1 	bl	800b144 <__retarget_lock_release_recursive>
 800cda2:	e7f3      	b.n	800cd8c <_vfiprintf_r+0x44>
 800cda4:	2300      	movs	r3, #0
 800cda6:	9309      	str	r3, [sp, #36]	; 0x24
 800cda8:	2320      	movs	r3, #32
 800cdaa:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800cdae:	f8cd 800c 	str.w	r8, [sp, #12]
 800cdb2:	2330      	movs	r3, #48	; 0x30
 800cdb4:	f8df 81b0 	ldr.w	r8, [pc, #432]	; 800cf68 <_vfiprintf_r+0x220>
 800cdb8:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800cdbc:	f04f 0901 	mov.w	r9, #1
 800cdc0:	4623      	mov	r3, r4
 800cdc2:	469a      	mov	sl, r3
 800cdc4:	f813 2b01 	ldrb.w	r2, [r3], #1
 800cdc8:	b10a      	cbz	r2, 800cdce <_vfiprintf_r+0x86>
 800cdca:	2a25      	cmp	r2, #37	; 0x25
 800cdcc:	d1f9      	bne.n	800cdc2 <_vfiprintf_r+0x7a>
 800cdce:	ebba 0b04 	subs.w	fp, sl, r4
 800cdd2:	d00b      	beq.n	800cdec <_vfiprintf_r+0xa4>
 800cdd4:	465b      	mov	r3, fp
 800cdd6:	4622      	mov	r2, r4
 800cdd8:	4629      	mov	r1, r5
 800cdda:	4630      	mov	r0, r6
 800cddc:	f7ff ffa2 	bl	800cd24 <__sfputs_r>
 800cde0:	3001      	adds	r0, #1
 800cde2:	f000 80a9 	beq.w	800cf38 <_vfiprintf_r+0x1f0>
 800cde6:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800cde8:	445a      	add	r2, fp
 800cdea:	9209      	str	r2, [sp, #36]	; 0x24
 800cdec:	f89a 3000 	ldrb.w	r3, [sl]
 800cdf0:	2b00      	cmp	r3, #0
 800cdf2:	f000 80a1 	beq.w	800cf38 <_vfiprintf_r+0x1f0>
 800cdf6:	2300      	movs	r3, #0
 800cdf8:	f04f 32ff 	mov.w	r2, #4294967295
 800cdfc:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800ce00:	f10a 0a01 	add.w	sl, sl, #1
 800ce04:	9304      	str	r3, [sp, #16]
 800ce06:	9307      	str	r3, [sp, #28]
 800ce08:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800ce0c:	931a      	str	r3, [sp, #104]	; 0x68
 800ce0e:	4654      	mov	r4, sl
 800ce10:	2205      	movs	r2, #5
 800ce12:	f814 1b01 	ldrb.w	r1, [r4], #1
 800ce16:	4854      	ldr	r0, [pc, #336]	; (800cf68 <_vfiprintf_r+0x220>)
 800ce18:	f7f3 f9e2 	bl	80001e0 <memchr>
 800ce1c:	9a04      	ldr	r2, [sp, #16]
 800ce1e:	b9d8      	cbnz	r0, 800ce58 <_vfiprintf_r+0x110>
 800ce20:	06d1      	lsls	r1, r2, #27
 800ce22:	bf44      	itt	mi
 800ce24:	2320      	movmi	r3, #32
 800ce26:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800ce2a:	0713      	lsls	r3, r2, #28
 800ce2c:	bf44      	itt	mi
 800ce2e:	232b      	movmi	r3, #43	; 0x2b
 800ce30:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800ce34:	f89a 3000 	ldrb.w	r3, [sl]
 800ce38:	2b2a      	cmp	r3, #42	; 0x2a
 800ce3a:	d015      	beq.n	800ce68 <_vfiprintf_r+0x120>
 800ce3c:	9a07      	ldr	r2, [sp, #28]
 800ce3e:	4654      	mov	r4, sl
 800ce40:	2000      	movs	r0, #0
 800ce42:	f04f 0c0a 	mov.w	ip, #10
 800ce46:	4621      	mov	r1, r4
 800ce48:	f811 3b01 	ldrb.w	r3, [r1], #1
 800ce4c:	3b30      	subs	r3, #48	; 0x30
 800ce4e:	2b09      	cmp	r3, #9
 800ce50:	d94d      	bls.n	800ceee <_vfiprintf_r+0x1a6>
 800ce52:	b1b0      	cbz	r0, 800ce82 <_vfiprintf_r+0x13a>
 800ce54:	9207      	str	r2, [sp, #28]
 800ce56:	e014      	b.n	800ce82 <_vfiprintf_r+0x13a>
 800ce58:	eba0 0308 	sub.w	r3, r0, r8
 800ce5c:	fa09 f303 	lsl.w	r3, r9, r3
 800ce60:	4313      	orrs	r3, r2
 800ce62:	9304      	str	r3, [sp, #16]
 800ce64:	46a2      	mov	sl, r4
 800ce66:	e7d2      	b.n	800ce0e <_vfiprintf_r+0xc6>
 800ce68:	9b03      	ldr	r3, [sp, #12]
 800ce6a:	1d19      	adds	r1, r3, #4
 800ce6c:	681b      	ldr	r3, [r3, #0]
 800ce6e:	9103      	str	r1, [sp, #12]
 800ce70:	2b00      	cmp	r3, #0
 800ce72:	bfbb      	ittet	lt
 800ce74:	425b      	neglt	r3, r3
 800ce76:	f042 0202 	orrlt.w	r2, r2, #2
 800ce7a:	9307      	strge	r3, [sp, #28]
 800ce7c:	9307      	strlt	r3, [sp, #28]
 800ce7e:	bfb8      	it	lt
 800ce80:	9204      	strlt	r2, [sp, #16]
 800ce82:	7823      	ldrb	r3, [r4, #0]
 800ce84:	2b2e      	cmp	r3, #46	; 0x2e
 800ce86:	d10c      	bne.n	800cea2 <_vfiprintf_r+0x15a>
 800ce88:	7863      	ldrb	r3, [r4, #1]
 800ce8a:	2b2a      	cmp	r3, #42	; 0x2a
 800ce8c:	d134      	bne.n	800cef8 <_vfiprintf_r+0x1b0>
 800ce8e:	9b03      	ldr	r3, [sp, #12]
 800ce90:	1d1a      	adds	r2, r3, #4
 800ce92:	681b      	ldr	r3, [r3, #0]
 800ce94:	9203      	str	r2, [sp, #12]
 800ce96:	2b00      	cmp	r3, #0
 800ce98:	bfb8      	it	lt
 800ce9a:	f04f 33ff 	movlt.w	r3, #4294967295
 800ce9e:	3402      	adds	r4, #2
 800cea0:	9305      	str	r3, [sp, #20]
 800cea2:	f8df a0d4 	ldr.w	sl, [pc, #212]	; 800cf78 <_vfiprintf_r+0x230>
 800cea6:	7821      	ldrb	r1, [r4, #0]
 800cea8:	2203      	movs	r2, #3
 800ceaa:	4650      	mov	r0, sl
 800ceac:	f7f3 f998 	bl	80001e0 <memchr>
 800ceb0:	b138      	cbz	r0, 800cec2 <_vfiprintf_r+0x17a>
 800ceb2:	9b04      	ldr	r3, [sp, #16]
 800ceb4:	eba0 000a 	sub.w	r0, r0, sl
 800ceb8:	2240      	movs	r2, #64	; 0x40
 800ceba:	4082      	lsls	r2, r0
 800cebc:	4313      	orrs	r3, r2
 800cebe:	3401      	adds	r4, #1
 800cec0:	9304      	str	r3, [sp, #16]
 800cec2:	f814 1b01 	ldrb.w	r1, [r4], #1
 800cec6:	4829      	ldr	r0, [pc, #164]	; (800cf6c <_vfiprintf_r+0x224>)
 800cec8:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800cecc:	2206      	movs	r2, #6
 800cece:	f7f3 f987 	bl	80001e0 <memchr>
 800ced2:	2800      	cmp	r0, #0
 800ced4:	d03f      	beq.n	800cf56 <_vfiprintf_r+0x20e>
 800ced6:	4b26      	ldr	r3, [pc, #152]	; (800cf70 <_vfiprintf_r+0x228>)
 800ced8:	bb1b      	cbnz	r3, 800cf22 <_vfiprintf_r+0x1da>
 800ceda:	9b03      	ldr	r3, [sp, #12]
 800cedc:	3307      	adds	r3, #7
 800cede:	f023 0307 	bic.w	r3, r3, #7
 800cee2:	3308      	adds	r3, #8
 800cee4:	9303      	str	r3, [sp, #12]
 800cee6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800cee8:	443b      	add	r3, r7
 800ceea:	9309      	str	r3, [sp, #36]	; 0x24
 800ceec:	e768      	b.n	800cdc0 <_vfiprintf_r+0x78>
 800ceee:	fb0c 3202 	mla	r2, ip, r2, r3
 800cef2:	460c      	mov	r4, r1
 800cef4:	2001      	movs	r0, #1
 800cef6:	e7a6      	b.n	800ce46 <_vfiprintf_r+0xfe>
 800cef8:	2300      	movs	r3, #0
 800cefa:	3401      	adds	r4, #1
 800cefc:	9305      	str	r3, [sp, #20]
 800cefe:	4619      	mov	r1, r3
 800cf00:	f04f 0c0a 	mov.w	ip, #10
 800cf04:	4620      	mov	r0, r4
 800cf06:	f810 2b01 	ldrb.w	r2, [r0], #1
 800cf0a:	3a30      	subs	r2, #48	; 0x30
 800cf0c:	2a09      	cmp	r2, #9
 800cf0e:	d903      	bls.n	800cf18 <_vfiprintf_r+0x1d0>
 800cf10:	2b00      	cmp	r3, #0
 800cf12:	d0c6      	beq.n	800cea2 <_vfiprintf_r+0x15a>
 800cf14:	9105      	str	r1, [sp, #20]
 800cf16:	e7c4      	b.n	800cea2 <_vfiprintf_r+0x15a>
 800cf18:	fb0c 2101 	mla	r1, ip, r1, r2
 800cf1c:	4604      	mov	r4, r0
 800cf1e:	2301      	movs	r3, #1
 800cf20:	e7f0      	b.n	800cf04 <_vfiprintf_r+0x1bc>
 800cf22:	ab03      	add	r3, sp, #12
 800cf24:	9300      	str	r3, [sp, #0]
 800cf26:	462a      	mov	r2, r5
 800cf28:	4b12      	ldr	r3, [pc, #72]	; (800cf74 <_vfiprintf_r+0x22c>)
 800cf2a:	a904      	add	r1, sp, #16
 800cf2c:	4630      	mov	r0, r6
 800cf2e:	f7fd fb9f 	bl	800a670 <_printf_float>
 800cf32:	4607      	mov	r7, r0
 800cf34:	1c78      	adds	r0, r7, #1
 800cf36:	d1d6      	bne.n	800cee6 <_vfiprintf_r+0x19e>
 800cf38:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800cf3a:	07d9      	lsls	r1, r3, #31
 800cf3c:	d405      	bmi.n	800cf4a <_vfiprintf_r+0x202>
 800cf3e:	89ab      	ldrh	r3, [r5, #12]
 800cf40:	059a      	lsls	r2, r3, #22
 800cf42:	d402      	bmi.n	800cf4a <_vfiprintf_r+0x202>
 800cf44:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800cf46:	f7fe f8fd 	bl	800b144 <__retarget_lock_release_recursive>
 800cf4a:	89ab      	ldrh	r3, [r5, #12]
 800cf4c:	065b      	lsls	r3, r3, #25
 800cf4e:	f53f af1d 	bmi.w	800cd8c <_vfiprintf_r+0x44>
 800cf52:	9809      	ldr	r0, [sp, #36]	; 0x24
 800cf54:	e71c      	b.n	800cd90 <_vfiprintf_r+0x48>
 800cf56:	ab03      	add	r3, sp, #12
 800cf58:	9300      	str	r3, [sp, #0]
 800cf5a:	462a      	mov	r2, r5
 800cf5c:	4b05      	ldr	r3, [pc, #20]	; (800cf74 <_vfiprintf_r+0x22c>)
 800cf5e:	a904      	add	r1, sp, #16
 800cf60:	4630      	mov	r0, r6
 800cf62:	f7fd fe29 	bl	800abb8 <_printf_i>
 800cf66:	e7e4      	b.n	800cf32 <_vfiprintf_r+0x1ea>
 800cf68:	0800d8ec 	.word	0x0800d8ec
 800cf6c:	0800d8f6 	.word	0x0800d8f6
 800cf70:	0800a671 	.word	0x0800a671
 800cf74:	0800cd25 	.word	0x0800cd25
 800cf78:	0800d8f2 	.word	0x0800d8f2

0800cf7c <__swbuf_r>:
 800cf7c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800cf7e:	460e      	mov	r6, r1
 800cf80:	4614      	mov	r4, r2
 800cf82:	4605      	mov	r5, r0
 800cf84:	b118      	cbz	r0, 800cf8e <__swbuf_r+0x12>
 800cf86:	6a03      	ldr	r3, [r0, #32]
 800cf88:	b90b      	cbnz	r3, 800cf8e <__swbuf_r+0x12>
 800cf8a:	f7fd ffc3 	bl	800af14 <__sinit>
 800cf8e:	69a3      	ldr	r3, [r4, #24]
 800cf90:	60a3      	str	r3, [r4, #8]
 800cf92:	89a3      	ldrh	r3, [r4, #12]
 800cf94:	071a      	lsls	r2, r3, #28
 800cf96:	d525      	bpl.n	800cfe4 <__swbuf_r+0x68>
 800cf98:	6923      	ldr	r3, [r4, #16]
 800cf9a:	b31b      	cbz	r3, 800cfe4 <__swbuf_r+0x68>
 800cf9c:	6823      	ldr	r3, [r4, #0]
 800cf9e:	6922      	ldr	r2, [r4, #16]
 800cfa0:	1a98      	subs	r0, r3, r2
 800cfa2:	6963      	ldr	r3, [r4, #20]
 800cfa4:	b2f6      	uxtb	r6, r6
 800cfa6:	4283      	cmp	r3, r0
 800cfa8:	4637      	mov	r7, r6
 800cfaa:	dc04      	bgt.n	800cfb6 <__swbuf_r+0x3a>
 800cfac:	4621      	mov	r1, r4
 800cfae:	4628      	mov	r0, r5
 800cfb0:	f7ff fd9e 	bl	800caf0 <_fflush_r>
 800cfb4:	b9e0      	cbnz	r0, 800cff0 <__swbuf_r+0x74>
 800cfb6:	68a3      	ldr	r3, [r4, #8]
 800cfb8:	3b01      	subs	r3, #1
 800cfba:	60a3      	str	r3, [r4, #8]
 800cfbc:	6823      	ldr	r3, [r4, #0]
 800cfbe:	1c5a      	adds	r2, r3, #1
 800cfc0:	6022      	str	r2, [r4, #0]
 800cfc2:	701e      	strb	r6, [r3, #0]
 800cfc4:	6962      	ldr	r2, [r4, #20]
 800cfc6:	1c43      	adds	r3, r0, #1
 800cfc8:	429a      	cmp	r2, r3
 800cfca:	d004      	beq.n	800cfd6 <__swbuf_r+0x5a>
 800cfcc:	89a3      	ldrh	r3, [r4, #12]
 800cfce:	07db      	lsls	r3, r3, #31
 800cfd0:	d506      	bpl.n	800cfe0 <__swbuf_r+0x64>
 800cfd2:	2e0a      	cmp	r6, #10
 800cfd4:	d104      	bne.n	800cfe0 <__swbuf_r+0x64>
 800cfd6:	4621      	mov	r1, r4
 800cfd8:	4628      	mov	r0, r5
 800cfda:	f7ff fd89 	bl	800caf0 <_fflush_r>
 800cfde:	b938      	cbnz	r0, 800cff0 <__swbuf_r+0x74>
 800cfe0:	4638      	mov	r0, r7
 800cfe2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800cfe4:	4621      	mov	r1, r4
 800cfe6:	4628      	mov	r0, r5
 800cfe8:	f000 f806 	bl	800cff8 <__swsetup_r>
 800cfec:	2800      	cmp	r0, #0
 800cfee:	d0d5      	beq.n	800cf9c <__swbuf_r+0x20>
 800cff0:	f04f 37ff 	mov.w	r7, #4294967295
 800cff4:	e7f4      	b.n	800cfe0 <__swbuf_r+0x64>
	...

0800cff8 <__swsetup_r>:
 800cff8:	b538      	push	{r3, r4, r5, lr}
 800cffa:	4b2a      	ldr	r3, [pc, #168]	; (800d0a4 <__swsetup_r+0xac>)
 800cffc:	4605      	mov	r5, r0
 800cffe:	6818      	ldr	r0, [r3, #0]
 800d000:	460c      	mov	r4, r1
 800d002:	b118      	cbz	r0, 800d00c <__swsetup_r+0x14>
 800d004:	6a03      	ldr	r3, [r0, #32]
 800d006:	b90b      	cbnz	r3, 800d00c <__swsetup_r+0x14>
 800d008:	f7fd ff84 	bl	800af14 <__sinit>
 800d00c:	89a3      	ldrh	r3, [r4, #12]
 800d00e:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800d012:	0718      	lsls	r0, r3, #28
 800d014:	d422      	bmi.n	800d05c <__swsetup_r+0x64>
 800d016:	06d9      	lsls	r1, r3, #27
 800d018:	d407      	bmi.n	800d02a <__swsetup_r+0x32>
 800d01a:	2309      	movs	r3, #9
 800d01c:	602b      	str	r3, [r5, #0]
 800d01e:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800d022:	81a3      	strh	r3, [r4, #12]
 800d024:	f04f 30ff 	mov.w	r0, #4294967295
 800d028:	e034      	b.n	800d094 <__swsetup_r+0x9c>
 800d02a:	0758      	lsls	r0, r3, #29
 800d02c:	d512      	bpl.n	800d054 <__swsetup_r+0x5c>
 800d02e:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800d030:	b141      	cbz	r1, 800d044 <__swsetup_r+0x4c>
 800d032:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800d036:	4299      	cmp	r1, r3
 800d038:	d002      	beq.n	800d040 <__swsetup_r+0x48>
 800d03a:	4628      	mov	r0, r5
 800d03c:	f7fe fefe 	bl	800be3c <_free_r>
 800d040:	2300      	movs	r3, #0
 800d042:	6363      	str	r3, [r4, #52]	; 0x34
 800d044:	89a3      	ldrh	r3, [r4, #12]
 800d046:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800d04a:	81a3      	strh	r3, [r4, #12]
 800d04c:	2300      	movs	r3, #0
 800d04e:	6063      	str	r3, [r4, #4]
 800d050:	6923      	ldr	r3, [r4, #16]
 800d052:	6023      	str	r3, [r4, #0]
 800d054:	89a3      	ldrh	r3, [r4, #12]
 800d056:	f043 0308 	orr.w	r3, r3, #8
 800d05a:	81a3      	strh	r3, [r4, #12]
 800d05c:	6923      	ldr	r3, [r4, #16]
 800d05e:	b94b      	cbnz	r3, 800d074 <__swsetup_r+0x7c>
 800d060:	89a3      	ldrh	r3, [r4, #12]
 800d062:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800d066:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800d06a:	d003      	beq.n	800d074 <__swsetup_r+0x7c>
 800d06c:	4621      	mov	r1, r4
 800d06e:	4628      	mov	r0, r5
 800d070:	f000 f884 	bl	800d17c <__smakebuf_r>
 800d074:	89a0      	ldrh	r0, [r4, #12]
 800d076:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800d07a:	f010 0301 	ands.w	r3, r0, #1
 800d07e:	d00a      	beq.n	800d096 <__swsetup_r+0x9e>
 800d080:	2300      	movs	r3, #0
 800d082:	60a3      	str	r3, [r4, #8]
 800d084:	6963      	ldr	r3, [r4, #20]
 800d086:	425b      	negs	r3, r3
 800d088:	61a3      	str	r3, [r4, #24]
 800d08a:	6923      	ldr	r3, [r4, #16]
 800d08c:	b943      	cbnz	r3, 800d0a0 <__swsetup_r+0xa8>
 800d08e:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800d092:	d1c4      	bne.n	800d01e <__swsetup_r+0x26>
 800d094:	bd38      	pop	{r3, r4, r5, pc}
 800d096:	0781      	lsls	r1, r0, #30
 800d098:	bf58      	it	pl
 800d09a:	6963      	ldrpl	r3, [r4, #20]
 800d09c:	60a3      	str	r3, [r4, #8]
 800d09e:	e7f4      	b.n	800d08a <__swsetup_r+0x92>
 800d0a0:	2000      	movs	r0, #0
 800d0a2:	e7f7      	b.n	800d094 <__swsetup_r+0x9c>
 800d0a4:	20000138 	.word	0x20000138

0800d0a8 <_raise_r>:
 800d0a8:	291f      	cmp	r1, #31
 800d0aa:	b538      	push	{r3, r4, r5, lr}
 800d0ac:	4604      	mov	r4, r0
 800d0ae:	460d      	mov	r5, r1
 800d0b0:	d904      	bls.n	800d0bc <_raise_r+0x14>
 800d0b2:	2316      	movs	r3, #22
 800d0b4:	6003      	str	r3, [r0, #0]
 800d0b6:	f04f 30ff 	mov.w	r0, #4294967295
 800d0ba:	bd38      	pop	{r3, r4, r5, pc}
 800d0bc:	6bc2      	ldr	r2, [r0, #60]	; 0x3c
 800d0be:	b112      	cbz	r2, 800d0c6 <_raise_r+0x1e>
 800d0c0:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800d0c4:	b94b      	cbnz	r3, 800d0da <_raise_r+0x32>
 800d0c6:	4620      	mov	r0, r4
 800d0c8:	f000 f830 	bl	800d12c <_getpid_r>
 800d0cc:	462a      	mov	r2, r5
 800d0ce:	4601      	mov	r1, r0
 800d0d0:	4620      	mov	r0, r4
 800d0d2:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800d0d6:	f000 b817 	b.w	800d108 <_kill_r>
 800d0da:	2b01      	cmp	r3, #1
 800d0dc:	d00a      	beq.n	800d0f4 <_raise_r+0x4c>
 800d0de:	1c59      	adds	r1, r3, #1
 800d0e0:	d103      	bne.n	800d0ea <_raise_r+0x42>
 800d0e2:	2316      	movs	r3, #22
 800d0e4:	6003      	str	r3, [r0, #0]
 800d0e6:	2001      	movs	r0, #1
 800d0e8:	e7e7      	b.n	800d0ba <_raise_r+0x12>
 800d0ea:	2400      	movs	r4, #0
 800d0ec:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800d0f0:	4628      	mov	r0, r5
 800d0f2:	4798      	blx	r3
 800d0f4:	2000      	movs	r0, #0
 800d0f6:	e7e0      	b.n	800d0ba <_raise_r+0x12>

0800d0f8 <raise>:
 800d0f8:	4b02      	ldr	r3, [pc, #8]	; (800d104 <raise+0xc>)
 800d0fa:	4601      	mov	r1, r0
 800d0fc:	6818      	ldr	r0, [r3, #0]
 800d0fe:	f7ff bfd3 	b.w	800d0a8 <_raise_r>
 800d102:	bf00      	nop
 800d104:	20000138 	.word	0x20000138

0800d108 <_kill_r>:
 800d108:	b538      	push	{r3, r4, r5, lr}
 800d10a:	4d07      	ldr	r5, [pc, #28]	; (800d128 <_kill_r+0x20>)
 800d10c:	2300      	movs	r3, #0
 800d10e:	4604      	mov	r4, r0
 800d110:	4608      	mov	r0, r1
 800d112:	4611      	mov	r1, r2
 800d114:	602b      	str	r3, [r5, #0]
 800d116:	f7f4 fda7 	bl	8001c68 <_kill>
 800d11a:	1c43      	adds	r3, r0, #1
 800d11c:	d102      	bne.n	800d124 <_kill_r+0x1c>
 800d11e:	682b      	ldr	r3, [r5, #0]
 800d120:	b103      	cbz	r3, 800d124 <_kill_r+0x1c>
 800d122:	6023      	str	r3, [r4, #0]
 800d124:	bd38      	pop	{r3, r4, r5, pc}
 800d126:	bf00      	nop
 800d128:	200005e4 	.word	0x200005e4

0800d12c <_getpid_r>:
 800d12c:	f7f4 bd94 	b.w	8001c58 <_getpid>

0800d130 <__swhatbuf_r>:
 800d130:	b570      	push	{r4, r5, r6, lr}
 800d132:	460c      	mov	r4, r1
 800d134:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800d138:	2900      	cmp	r1, #0
 800d13a:	b096      	sub	sp, #88	; 0x58
 800d13c:	4615      	mov	r5, r2
 800d13e:	461e      	mov	r6, r3
 800d140:	da0d      	bge.n	800d15e <__swhatbuf_r+0x2e>
 800d142:	89a3      	ldrh	r3, [r4, #12]
 800d144:	f013 0f80 	tst.w	r3, #128	; 0x80
 800d148:	f04f 0100 	mov.w	r1, #0
 800d14c:	bf0c      	ite	eq
 800d14e:	f44f 6380 	moveq.w	r3, #1024	; 0x400
 800d152:	2340      	movne	r3, #64	; 0x40
 800d154:	2000      	movs	r0, #0
 800d156:	6031      	str	r1, [r6, #0]
 800d158:	602b      	str	r3, [r5, #0]
 800d15a:	b016      	add	sp, #88	; 0x58
 800d15c:	bd70      	pop	{r4, r5, r6, pc}
 800d15e:	466a      	mov	r2, sp
 800d160:	f000 f848 	bl	800d1f4 <_fstat_r>
 800d164:	2800      	cmp	r0, #0
 800d166:	dbec      	blt.n	800d142 <__swhatbuf_r+0x12>
 800d168:	9901      	ldr	r1, [sp, #4]
 800d16a:	f401 4170 	and.w	r1, r1, #61440	; 0xf000
 800d16e:	f5a1 5300 	sub.w	r3, r1, #8192	; 0x2000
 800d172:	4259      	negs	r1, r3
 800d174:	4159      	adcs	r1, r3
 800d176:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800d17a:	e7eb      	b.n	800d154 <__swhatbuf_r+0x24>

0800d17c <__smakebuf_r>:
 800d17c:	898b      	ldrh	r3, [r1, #12]
 800d17e:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800d180:	079d      	lsls	r5, r3, #30
 800d182:	4606      	mov	r6, r0
 800d184:	460c      	mov	r4, r1
 800d186:	d507      	bpl.n	800d198 <__smakebuf_r+0x1c>
 800d188:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800d18c:	6023      	str	r3, [r4, #0]
 800d18e:	6123      	str	r3, [r4, #16]
 800d190:	2301      	movs	r3, #1
 800d192:	6163      	str	r3, [r4, #20]
 800d194:	b002      	add	sp, #8
 800d196:	bd70      	pop	{r4, r5, r6, pc}
 800d198:	ab01      	add	r3, sp, #4
 800d19a:	466a      	mov	r2, sp
 800d19c:	f7ff ffc8 	bl	800d130 <__swhatbuf_r>
 800d1a0:	9900      	ldr	r1, [sp, #0]
 800d1a2:	4605      	mov	r5, r0
 800d1a4:	4630      	mov	r0, r6
 800d1a6:	f7fe febd 	bl	800bf24 <_malloc_r>
 800d1aa:	b948      	cbnz	r0, 800d1c0 <__smakebuf_r+0x44>
 800d1ac:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800d1b0:	059a      	lsls	r2, r3, #22
 800d1b2:	d4ef      	bmi.n	800d194 <__smakebuf_r+0x18>
 800d1b4:	f023 0303 	bic.w	r3, r3, #3
 800d1b8:	f043 0302 	orr.w	r3, r3, #2
 800d1bc:	81a3      	strh	r3, [r4, #12]
 800d1be:	e7e3      	b.n	800d188 <__smakebuf_r+0xc>
 800d1c0:	89a3      	ldrh	r3, [r4, #12]
 800d1c2:	6020      	str	r0, [r4, #0]
 800d1c4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800d1c8:	81a3      	strh	r3, [r4, #12]
 800d1ca:	9b00      	ldr	r3, [sp, #0]
 800d1cc:	6163      	str	r3, [r4, #20]
 800d1ce:	9b01      	ldr	r3, [sp, #4]
 800d1d0:	6120      	str	r0, [r4, #16]
 800d1d2:	b15b      	cbz	r3, 800d1ec <__smakebuf_r+0x70>
 800d1d4:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800d1d8:	4630      	mov	r0, r6
 800d1da:	f000 f81d 	bl	800d218 <_isatty_r>
 800d1de:	b128      	cbz	r0, 800d1ec <__smakebuf_r+0x70>
 800d1e0:	89a3      	ldrh	r3, [r4, #12]
 800d1e2:	f023 0303 	bic.w	r3, r3, #3
 800d1e6:	f043 0301 	orr.w	r3, r3, #1
 800d1ea:	81a3      	strh	r3, [r4, #12]
 800d1ec:	89a3      	ldrh	r3, [r4, #12]
 800d1ee:	431d      	orrs	r5, r3
 800d1f0:	81a5      	strh	r5, [r4, #12]
 800d1f2:	e7cf      	b.n	800d194 <__smakebuf_r+0x18>

0800d1f4 <_fstat_r>:
 800d1f4:	b538      	push	{r3, r4, r5, lr}
 800d1f6:	4d07      	ldr	r5, [pc, #28]	; (800d214 <_fstat_r+0x20>)
 800d1f8:	2300      	movs	r3, #0
 800d1fa:	4604      	mov	r4, r0
 800d1fc:	4608      	mov	r0, r1
 800d1fe:	4611      	mov	r1, r2
 800d200:	602b      	str	r3, [r5, #0]
 800d202:	f7f4 fd90 	bl	8001d26 <_fstat>
 800d206:	1c43      	adds	r3, r0, #1
 800d208:	d102      	bne.n	800d210 <_fstat_r+0x1c>
 800d20a:	682b      	ldr	r3, [r5, #0]
 800d20c:	b103      	cbz	r3, 800d210 <_fstat_r+0x1c>
 800d20e:	6023      	str	r3, [r4, #0]
 800d210:	bd38      	pop	{r3, r4, r5, pc}
 800d212:	bf00      	nop
 800d214:	200005e4 	.word	0x200005e4

0800d218 <_isatty_r>:
 800d218:	b538      	push	{r3, r4, r5, lr}
 800d21a:	4d06      	ldr	r5, [pc, #24]	; (800d234 <_isatty_r+0x1c>)
 800d21c:	2300      	movs	r3, #0
 800d21e:	4604      	mov	r4, r0
 800d220:	4608      	mov	r0, r1
 800d222:	602b      	str	r3, [r5, #0]
 800d224:	f7f4 fd8f 	bl	8001d46 <_isatty>
 800d228:	1c43      	adds	r3, r0, #1
 800d22a:	d102      	bne.n	800d232 <_isatty_r+0x1a>
 800d22c:	682b      	ldr	r3, [r5, #0]
 800d22e:	b103      	cbz	r3, 800d232 <_isatty_r+0x1a>
 800d230:	6023      	str	r3, [r4, #0]
 800d232:	bd38      	pop	{r3, r4, r5, pc}
 800d234:	200005e4 	.word	0x200005e4

0800d238 <exp>:
 800d238:	b538      	push	{r3, r4, r5, lr}
 800d23a:	ed2d 8b02 	vpush	{d8}
 800d23e:	ec55 4b10 	vmov	r4, r5, d0
 800d242:	f000 f84d 	bl	800d2e0 <__ieee754_exp>
 800d246:	eeb0 8a40 	vmov.f32	s16, s0
 800d24a:	eef0 8a60 	vmov.f32	s17, s1
 800d24e:	ec45 4b10 	vmov	d0, r4, r5
 800d252:	f000 f839 	bl	800d2c8 <finite>
 800d256:	b168      	cbz	r0, 800d274 <exp+0x3c>
 800d258:	a317      	add	r3, pc, #92	; (adr r3, 800d2b8 <exp+0x80>)
 800d25a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d25e:	4620      	mov	r0, r4
 800d260:	4629      	mov	r1, r5
 800d262:	f7f3 fc61 	bl	8000b28 <__aeabi_dcmpgt>
 800d266:	b160      	cbz	r0, 800d282 <exp+0x4a>
 800d268:	f7fd ff40 	bl	800b0ec <__errno>
 800d26c:	ed9f 8b0e 	vldr	d8, [pc, #56]	; 800d2a8 <exp+0x70>
 800d270:	2322      	movs	r3, #34	; 0x22
 800d272:	6003      	str	r3, [r0, #0]
 800d274:	eeb0 0a48 	vmov.f32	s0, s16
 800d278:	eef0 0a68 	vmov.f32	s1, s17
 800d27c:	ecbd 8b02 	vpop	{d8}
 800d280:	bd38      	pop	{r3, r4, r5, pc}
 800d282:	a30f      	add	r3, pc, #60	; (adr r3, 800d2c0 <exp+0x88>)
 800d284:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d288:	4620      	mov	r0, r4
 800d28a:	4629      	mov	r1, r5
 800d28c:	f7f3 fc2e 	bl	8000aec <__aeabi_dcmplt>
 800d290:	2800      	cmp	r0, #0
 800d292:	d0ef      	beq.n	800d274 <exp+0x3c>
 800d294:	f7fd ff2a 	bl	800b0ec <__errno>
 800d298:	2322      	movs	r3, #34	; 0x22
 800d29a:	ed9f 8b05 	vldr	d8, [pc, #20]	; 800d2b0 <exp+0x78>
 800d29e:	6003      	str	r3, [r0, #0]
 800d2a0:	e7e8      	b.n	800d274 <exp+0x3c>
 800d2a2:	bf00      	nop
 800d2a4:	f3af 8000 	nop.w
 800d2a8:	00000000 	.word	0x00000000
 800d2ac:	7ff00000 	.word	0x7ff00000
	...
 800d2b8:	fefa39ef 	.word	0xfefa39ef
 800d2bc:	40862e42 	.word	0x40862e42
 800d2c0:	d52d3051 	.word	0xd52d3051
 800d2c4:	c0874910 	.word	0xc0874910

0800d2c8 <finite>:
 800d2c8:	b082      	sub	sp, #8
 800d2ca:	ed8d 0b00 	vstr	d0, [sp]
 800d2ce:	9801      	ldr	r0, [sp, #4]
 800d2d0:	f040 4000 	orr.w	r0, r0, #2147483648	; 0x80000000
 800d2d4:	f500 1080 	add.w	r0, r0, #1048576	; 0x100000
 800d2d8:	0fc0      	lsrs	r0, r0, #31
 800d2da:	b002      	add	sp, #8
 800d2dc:	4770      	bx	lr
	...

0800d2e0 <__ieee754_exp>:
 800d2e0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800d2e4:	ec55 4b10 	vmov	r4, r5, d0
 800d2e8:	49b5      	ldr	r1, [pc, #724]	; (800d5c0 <__ieee754_exp+0x2e0>)
 800d2ea:	f025 4200 	bic.w	r2, r5, #2147483648	; 0x80000000
 800d2ee:	428a      	cmp	r2, r1
 800d2f0:	ed2d 8b04 	vpush	{d8-d9}
 800d2f4:	ea4f 76d5 	mov.w	r6, r5, lsr #31
 800d2f8:	d93b      	bls.n	800d372 <__ieee754_exp+0x92>
 800d2fa:	49b2      	ldr	r1, [pc, #712]	; (800d5c4 <__ieee754_exp+0x2e4>)
 800d2fc:	428a      	cmp	r2, r1
 800d2fe:	d916      	bls.n	800d32e <__ieee754_exp+0x4e>
 800d300:	f3c5 0313 	ubfx	r3, r5, #0, #20
 800d304:	4323      	orrs	r3, r4
 800d306:	ee10 2a10 	vmov	r2, s0
 800d30a:	d007      	beq.n	800d31c <__ieee754_exp+0x3c>
 800d30c:	462b      	mov	r3, r5
 800d30e:	4620      	mov	r0, r4
 800d310:	4629      	mov	r1, r5
 800d312:	f7f2 ffc3 	bl	800029c <__adddf3>
 800d316:	4604      	mov	r4, r0
 800d318:	460d      	mov	r5, r1
 800d31a:	e002      	b.n	800d322 <__ieee754_exp+0x42>
 800d31c:	b10e      	cbz	r6, 800d322 <__ieee754_exp+0x42>
 800d31e:	2400      	movs	r4, #0
 800d320:	2500      	movs	r5, #0
 800d322:	ecbd 8b04 	vpop	{d8-d9}
 800d326:	ec45 4b10 	vmov	d0, r4, r5
 800d32a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800d32e:	a38e      	add	r3, pc, #568	; (adr r3, 800d568 <__ieee754_exp+0x288>)
 800d330:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d334:	ee10 0a10 	vmov	r0, s0
 800d338:	4629      	mov	r1, r5
 800d33a:	f7f3 fbf5 	bl	8000b28 <__aeabi_dcmpgt>
 800d33e:	4607      	mov	r7, r0
 800d340:	b130      	cbz	r0, 800d350 <__ieee754_exp+0x70>
 800d342:	ecbd 8b04 	vpop	{d8-d9}
 800d346:	2000      	movs	r0, #0
 800d348:	e8bd 47f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800d34c:	f000 b971 	b.w	800d632 <__math_oflow>
 800d350:	a387      	add	r3, pc, #540	; (adr r3, 800d570 <__ieee754_exp+0x290>)
 800d352:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d356:	4620      	mov	r0, r4
 800d358:	4629      	mov	r1, r5
 800d35a:	f7f3 fbc7 	bl	8000aec <__aeabi_dcmplt>
 800d35e:	2800      	cmp	r0, #0
 800d360:	f000 808b 	beq.w	800d47a <__ieee754_exp+0x19a>
 800d364:	ecbd 8b04 	vpop	{d8-d9}
 800d368:	4638      	mov	r0, r7
 800d36a:	e8bd 47f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800d36e:	f000 b957 	b.w	800d620 <__math_uflow>
 800d372:	4b95      	ldr	r3, [pc, #596]	; (800d5c8 <__ieee754_exp+0x2e8>)
 800d374:	429a      	cmp	r2, r3
 800d376:	f240 80ac 	bls.w	800d4d2 <__ieee754_exp+0x1f2>
 800d37a:	4b94      	ldr	r3, [pc, #592]	; (800d5cc <__ieee754_exp+0x2ec>)
 800d37c:	429a      	cmp	r2, r3
 800d37e:	d87c      	bhi.n	800d47a <__ieee754_exp+0x19a>
 800d380:	4b93      	ldr	r3, [pc, #588]	; (800d5d0 <__ieee754_exp+0x2f0>)
 800d382:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 800d386:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d38a:	ee10 0a10 	vmov	r0, s0
 800d38e:	4629      	mov	r1, r5
 800d390:	f7f2 ff82 	bl	8000298 <__aeabi_dsub>
 800d394:	4b8f      	ldr	r3, [pc, #572]	; (800d5d4 <__ieee754_exp+0x2f4>)
 800d396:	00f7      	lsls	r7, r6, #3
 800d398:	443b      	add	r3, r7
 800d39a:	ed93 7b00 	vldr	d7, [r3]
 800d39e:	f1c6 0a01 	rsb	sl, r6, #1
 800d3a2:	4680      	mov	r8, r0
 800d3a4:	4689      	mov	r9, r1
 800d3a6:	ebaa 0a06 	sub.w	sl, sl, r6
 800d3aa:	eeb0 8a47 	vmov.f32	s16, s14
 800d3ae:	eef0 8a67 	vmov.f32	s17, s15
 800d3b2:	ec53 2b18 	vmov	r2, r3, d8
 800d3b6:	4640      	mov	r0, r8
 800d3b8:	4649      	mov	r1, r9
 800d3ba:	f7f2 ff6d 	bl	8000298 <__aeabi_dsub>
 800d3be:	4604      	mov	r4, r0
 800d3c0:	460d      	mov	r5, r1
 800d3c2:	4622      	mov	r2, r4
 800d3c4:	462b      	mov	r3, r5
 800d3c6:	4620      	mov	r0, r4
 800d3c8:	4629      	mov	r1, r5
 800d3ca:	f7f3 f91d 	bl	8000608 <__aeabi_dmul>
 800d3ce:	a36a      	add	r3, pc, #424	; (adr r3, 800d578 <__ieee754_exp+0x298>)
 800d3d0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d3d4:	4606      	mov	r6, r0
 800d3d6:	460f      	mov	r7, r1
 800d3d8:	f7f3 f916 	bl	8000608 <__aeabi_dmul>
 800d3dc:	a368      	add	r3, pc, #416	; (adr r3, 800d580 <__ieee754_exp+0x2a0>)
 800d3de:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d3e2:	f7f2 ff59 	bl	8000298 <__aeabi_dsub>
 800d3e6:	4632      	mov	r2, r6
 800d3e8:	463b      	mov	r3, r7
 800d3ea:	f7f3 f90d 	bl	8000608 <__aeabi_dmul>
 800d3ee:	a366      	add	r3, pc, #408	; (adr r3, 800d588 <__ieee754_exp+0x2a8>)
 800d3f0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d3f4:	f7f2 ff52 	bl	800029c <__adddf3>
 800d3f8:	4632      	mov	r2, r6
 800d3fa:	463b      	mov	r3, r7
 800d3fc:	f7f3 f904 	bl	8000608 <__aeabi_dmul>
 800d400:	a363      	add	r3, pc, #396	; (adr r3, 800d590 <__ieee754_exp+0x2b0>)
 800d402:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d406:	f7f2 ff47 	bl	8000298 <__aeabi_dsub>
 800d40a:	4632      	mov	r2, r6
 800d40c:	463b      	mov	r3, r7
 800d40e:	f7f3 f8fb 	bl	8000608 <__aeabi_dmul>
 800d412:	a361      	add	r3, pc, #388	; (adr r3, 800d598 <__ieee754_exp+0x2b8>)
 800d414:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d418:	f7f2 ff40 	bl	800029c <__adddf3>
 800d41c:	4632      	mov	r2, r6
 800d41e:	463b      	mov	r3, r7
 800d420:	f7f3 f8f2 	bl	8000608 <__aeabi_dmul>
 800d424:	4602      	mov	r2, r0
 800d426:	460b      	mov	r3, r1
 800d428:	4620      	mov	r0, r4
 800d42a:	4629      	mov	r1, r5
 800d42c:	f7f2 ff34 	bl	8000298 <__aeabi_dsub>
 800d430:	4602      	mov	r2, r0
 800d432:	460b      	mov	r3, r1
 800d434:	4606      	mov	r6, r0
 800d436:	460f      	mov	r7, r1
 800d438:	4620      	mov	r0, r4
 800d43a:	4629      	mov	r1, r5
 800d43c:	f7f3 f8e4 	bl	8000608 <__aeabi_dmul>
 800d440:	ec41 0b19 	vmov	d9, r0, r1
 800d444:	f1ba 0f00 	cmp.w	sl, #0
 800d448:	d15d      	bne.n	800d506 <__ieee754_exp+0x226>
 800d44a:	2200      	movs	r2, #0
 800d44c:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800d450:	4630      	mov	r0, r6
 800d452:	4639      	mov	r1, r7
 800d454:	f7f2 ff20 	bl	8000298 <__aeabi_dsub>
 800d458:	4602      	mov	r2, r0
 800d45a:	460b      	mov	r3, r1
 800d45c:	ec51 0b19 	vmov	r0, r1, d9
 800d460:	f7f3 f9fc 	bl	800085c <__aeabi_ddiv>
 800d464:	4622      	mov	r2, r4
 800d466:	462b      	mov	r3, r5
 800d468:	f7f2 ff16 	bl	8000298 <__aeabi_dsub>
 800d46c:	4602      	mov	r2, r0
 800d46e:	460b      	mov	r3, r1
 800d470:	2000      	movs	r0, #0
 800d472:	4959      	ldr	r1, [pc, #356]	; (800d5d8 <__ieee754_exp+0x2f8>)
 800d474:	f7f2 ff10 	bl	8000298 <__aeabi_dsub>
 800d478:	e74d      	b.n	800d316 <__ieee754_exp+0x36>
 800d47a:	4b58      	ldr	r3, [pc, #352]	; (800d5dc <__ieee754_exp+0x2fc>)
 800d47c:	4620      	mov	r0, r4
 800d47e:	eb03 06c6 	add.w	r6, r3, r6, lsl #3
 800d482:	4629      	mov	r1, r5
 800d484:	a346      	add	r3, pc, #280	; (adr r3, 800d5a0 <__ieee754_exp+0x2c0>)
 800d486:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d48a:	f7f3 f8bd 	bl	8000608 <__aeabi_dmul>
 800d48e:	e9d6 2300 	ldrd	r2, r3, [r6]
 800d492:	f7f2 ff03 	bl	800029c <__adddf3>
 800d496:	f7f3 fb67 	bl	8000b68 <__aeabi_d2iz>
 800d49a:	4682      	mov	sl, r0
 800d49c:	f7f3 f84a 	bl	8000534 <__aeabi_i2d>
 800d4a0:	a341      	add	r3, pc, #260	; (adr r3, 800d5a8 <__ieee754_exp+0x2c8>)
 800d4a2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d4a6:	4606      	mov	r6, r0
 800d4a8:	460f      	mov	r7, r1
 800d4aa:	f7f3 f8ad 	bl	8000608 <__aeabi_dmul>
 800d4ae:	4602      	mov	r2, r0
 800d4b0:	460b      	mov	r3, r1
 800d4b2:	4620      	mov	r0, r4
 800d4b4:	4629      	mov	r1, r5
 800d4b6:	f7f2 feef 	bl	8000298 <__aeabi_dsub>
 800d4ba:	a33d      	add	r3, pc, #244	; (adr r3, 800d5b0 <__ieee754_exp+0x2d0>)
 800d4bc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d4c0:	4680      	mov	r8, r0
 800d4c2:	4689      	mov	r9, r1
 800d4c4:	4630      	mov	r0, r6
 800d4c6:	4639      	mov	r1, r7
 800d4c8:	f7f3 f89e 	bl	8000608 <__aeabi_dmul>
 800d4cc:	ec41 0b18 	vmov	d8, r0, r1
 800d4d0:	e76f      	b.n	800d3b2 <__ieee754_exp+0xd2>
 800d4d2:	4b43      	ldr	r3, [pc, #268]	; (800d5e0 <__ieee754_exp+0x300>)
 800d4d4:	429a      	cmp	r2, r3
 800d4d6:	d811      	bhi.n	800d4fc <__ieee754_exp+0x21c>
 800d4d8:	a337      	add	r3, pc, #220	; (adr r3, 800d5b8 <__ieee754_exp+0x2d8>)
 800d4da:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d4de:	ee10 0a10 	vmov	r0, s0
 800d4e2:	4629      	mov	r1, r5
 800d4e4:	f7f2 feda 	bl	800029c <__adddf3>
 800d4e8:	4b3b      	ldr	r3, [pc, #236]	; (800d5d8 <__ieee754_exp+0x2f8>)
 800d4ea:	2200      	movs	r2, #0
 800d4ec:	f7f3 fb1c 	bl	8000b28 <__aeabi_dcmpgt>
 800d4f0:	b138      	cbz	r0, 800d502 <__ieee754_exp+0x222>
 800d4f2:	4b39      	ldr	r3, [pc, #228]	; (800d5d8 <__ieee754_exp+0x2f8>)
 800d4f4:	2200      	movs	r2, #0
 800d4f6:	4620      	mov	r0, r4
 800d4f8:	4629      	mov	r1, r5
 800d4fa:	e70a      	b.n	800d312 <__ieee754_exp+0x32>
 800d4fc:	f04f 0a00 	mov.w	sl, #0
 800d500:	e75f      	b.n	800d3c2 <__ieee754_exp+0xe2>
 800d502:	4682      	mov	sl, r0
 800d504:	e75d      	b.n	800d3c2 <__ieee754_exp+0xe2>
 800d506:	4632      	mov	r2, r6
 800d508:	463b      	mov	r3, r7
 800d50a:	2000      	movs	r0, #0
 800d50c:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
 800d510:	f7f2 fec2 	bl	8000298 <__aeabi_dsub>
 800d514:	4602      	mov	r2, r0
 800d516:	460b      	mov	r3, r1
 800d518:	ec51 0b19 	vmov	r0, r1, d9
 800d51c:	f7f3 f99e 	bl	800085c <__aeabi_ddiv>
 800d520:	4602      	mov	r2, r0
 800d522:	460b      	mov	r3, r1
 800d524:	ec51 0b18 	vmov	r0, r1, d8
 800d528:	f7f2 feb6 	bl	8000298 <__aeabi_dsub>
 800d52c:	4642      	mov	r2, r8
 800d52e:	464b      	mov	r3, r9
 800d530:	f7f2 feb2 	bl	8000298 <__aeabi_dsub>
 800d534:	4602      	mov	r2, r0
 800d536:	460b      	mov	r3, r1
 800d538:	2000      	movs	r0, #0
 800d53a:	4927      	ldr	r1, [pc, #156]	; (800d5d8 <__ieee754_exp+0x2f8>)
 800d53c:	f7f2 feac 	bl	8000298 <__aeabi_dsub>
 800d540:	f46f 727f 	mvn.w	r2, #1020	; 0x3fc
 800d544:	4592      	cmp	sl, r2
 800d546:	db02      	blt.n	800d54e <__ieee754_exp+0x26e>
 800d548:	eb01 510a 	add.w	r1, r1, sl, lsl #20
 800d54c:	e6e3      	b.n	800d316 <__ieee754_exp+0x36>
 800d54e:	f50a 7a7a 	add.w	sl, sl, #1000	; 0x3e8
 800d552:	eb01 510a 	add.w	r1, r1, sl, lsl #20
 800d556:	2200      	movs	r2, #0
 800d558:	f04f 73b8 	mov.w	r3, #24117248	; 0x1700000
 800d55c:	f7f3 f854 	bl	8000608 <__aeabi_dmul>
 800d560:	e6d9      	b.n	800d316 <__ieee754_exp+0x36>
 800d562:	bf00      	nop
 800d564:	f3af 8000 	nop.w
 800d568:	fefa39ef 	.word	0xfefa39ef
 800d56c:	40862e42 	.word	0x40862e42
 800d570:	d52d3051 	.word	0xd52d3051
 800d574:	c0874910 	.word	0xc0874910
 800d578:	72bea4d0 	.word	0x72bea4d0
 800d57c:	3e663769 	.word	0x3e663769
 800d580:	c5d26bf1 	.word	0xc5d26bf1
 800d584:	3ebbbd41 	.word	0x3ebbbd41
 800d588:	af25de2c 	.word	0xaf25de2c
 800d58c:	3f11566a 	.word	0x3f11566a
 800d590:	16bebd93 	.word	0x16bebd93
 800d594:	3f66c16c 	.word	0x3f66c16c
 800d598:	5555553e 	.word	0x5555553e
 800d59c:	3fc55555 	.word	0x3fc55555
 800d5a0:	652b82fe 	.word	0x652b82fe
 800d5a4:	3ff71547 	.word	0x3ff71547
 800d5a8:	fee00000 	.word	0xfee00000
 800d5ac:	3fe62e42 	.word	0x3fe62e42
 800d5b0:	35793c76 	.word	0x35793c76
 800d5b4:	3dea39ef 	.word	0x3dea39ef
 800d5b8:	8800759c 	.word	0x8800759c
 800d5bc:	7e37e43c 	.word	0x7e37e43c
 800d5c0:	40862e41 	.word	0x40862e41
 800d5c4:	7fefffff 	.word	0x7fefffff
 800d5c8:	3fd62e42 	.word	0x3fd62e42
 800d5cc:	3ff0a2b1 	.word	0x3ff0a2b1
 800d5d0:	0800da58 	.word	0x0800da58
 800d5d4:	0800da68 	.word	0x0800da68
 800d5d8:	3ff00000 	.word	0x3ff00000
 800d5dc:	0800da48 	.word	0x0800da48
 800d5e0:	3defffff 	.word	0x3defffff

0800d5e4 <with_errno>:
 800d5e4:	b570      	push	{r4, r5, r6, lr}
 800d5e6:	4604      	mov	r4, r0
 800d5e8:	460d      	mov	r5, r1
 800d5ea:	4616      	mov	r6, r2
 800d5ec:	f7fd fd7e 	bl	800b0ec <__errno>
 800d5f0:	4629      	mov	r1, r5
 800d5f2:	6006      	str	r6, [r0, #0]
 800d5f4:	4620      	mov	r0, r4
 800d5f6:	bd70      	pop	{r4, r5, r6, pc}

0800d5f8 <xflow>:
 800d5f8:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800d5fa:	4614      	mov	r4, r2
 800d5fc:	461d      	mov	r5, r3
 800d5fe:	b108      	cbz	r0, 800d604 <xflow+0xc>
 800d600:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 800d604:	e9cd 2300 	strd	r2, r3, [sp]
 800d608:	e9dd 2300 	ldrd	r2, r3, [sp]
 800d60c:	4620      	mov	r0, r4
 800d60e:	4629      	mov	r1, r5
 800d610:	f7f2 fffa 	bl	8000608 <__aeabi_dmul>
 800d614:	2222      	movs	r2, #34	; 0x22
 800d616:	b003      	add	sp, #12
 800d618:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800d61c:	f7ff bfe2 	b.w	800d5e4 <with_errno>

0800d620 <__math_uflow>:
 800d620:	b508      	push	{r3, lr}
 800d622:	2200      	movs	r2, #0
 800d624:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 800d628:	f7ff ffe6 	bl	800d5f8 <xflow>
 800d62c:	ec41 0b10 	vmov	d0, r0, r1
 800d630:	bd08      	pop	{r3, pc}

0800d632 <__math_oflow>:
 800d632:	b508      	push	{r3, lr}
 800d634:	2200      	movs	r2, #0
 800d636:	f04f 43e0 	mov.w	r3, #1879048192	; 0x70000000
 800d63a:	f7ff ffdd 	bl	800d5f8 <xflow>
 800d63e:	ec41 0b10 	vmov	d0, r0, r1
 800d642:	bd08      	pop	{r3, pc}

0800d644 <_init>:
 800d644:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d646:	bf00      	nop
 800d648:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800d64a:	bc08      	pop	{r3}
 800d64c:	469e      	mov	lr, r3
 800d64e:	4770      	bx	lr

0800d650 <_fini>:
 800d650:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d652:	bf00      	nop
 800d654:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800d656:	bc08      	pop	{r3}
 800d658:	469e      	mov	lr, r3
 800d65a:	4770      	bx	lr
