<!DOCTYPE html>
<html><head><title>joekychen/linux » arch › m68k › include › asm › mcfmmu.h

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../../index.html"></a><h1>mcfmmu.h</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> *	mcfmmu.h -- definitions for the ColdFire v4e MMU</span>
<span class="cm"> *</span>
<span class="cm"> *	(C) Copyright 2011,  Greg Ungerer &lt;gerg@uclinux.org&gt;</span>
<span class="cm"> *</span>
<span class="cm"> * This file is subject to the terms and conditions of the GNU General Public</span>
<span class="cm"> * License.  See the file COPYING in the main directory of this archive</span>
<span class="cm"> * for more details.</span>
<span class="cm"> */</span>

<span class="cp">#ifndef	MCFMMU_H</span>
<span class="cp">#define	MCFMMU_H</span>

<span class="cm">/*</span>
<span class="cm"> *	The MMU support registers are mapped into the address space using</span>
<span class="cm"> *	the processor MMUBASE register. We used a fixed address for mapping,</span>
<span class="cm"> *	there doesn&#39;t seem any need to make this configurable yet.</span>
<span class="cm"> */</span>
<span class="cp">#define	MMUBASE		0xfe000000</span>

<span class="cm">/*</span>
<span class="cm"> *	The support registers of the MMU. Names are the sames as those</span>
<span class="cm"> *	used in the Freescale v4e documentation.</span>
<span class="cm"> */</span>
<span class="cp">#define	MMUCR		(MMUBASE + 0x00)	</span><span class="cm">/* Control register */</span><span class="cp"></span>
<span class="cp">#define	MMUOR		(MMUBASE + 0x04)	</span><span class="cm">/* Operation register */</span><span class="cp"></span>
<span class="cp">#define	MMUSR		(MMUBASE + 0x08)	</span><span class="cm">/* Status register */</span><span class="cp"></span>
<span class="cp">#define	MMUAR		(MMUBASE + 0x10)	</span><span class="cm">/* TLB Address register */</span><span class="cp"></span>
<span class="cp">#define	MMUTR		(MMUBASE + 0x14)	</span><span class="cm">/* TLB Tag register */</span><span class="cp"></span>
<span class="cp">#define	MMUDR		(MMUBASE + 0x18)	</span><span class="cm">/* TLB Data register */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> *	MMU Control register bit flags</span>
<span class="cm"> */</span>
<span class="cp">#define	MMUCR_EN	0x00000001		</span><span class="cm">/* Virtual mode enable */</span><span class="cp"></span>
<span class="cp">#define	MMUCR_ASM	0x00000002		</span><span class="cm">/* Address space mode */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> *	MMU Operation register.</span>
<span class="cm"> */</span>
<span class="cp">#define	MMUOR_UAA	0x00000001		</span><span class="cm">/* Update allocatiom address */</span><span class="cp"></span>
<span class="cp">#define	MMUOR_ACC	0x00000002		</span><span class="cm">/* TLB access */</span><span class="cp"></span>
<span class="cp">#define	MMUOR_RD	0x00000004		</span><span class="cm">/* TLB access read */</span><span class="cp"></span>
<span class="cp">#define	MMUOR_WR	0x00000000		</span><span class="cm">/* TLB access write */</span><span class="cp"></span>
<span class="cp">#define	MMUOR_ADR	0x00000008		</span><span class="cm">/* TLB address select */</span><span class="cp"></span>
<span class="cp">#define	MMUOR_ITLB	0x00000010		</span><span class="cm">/* ITLB operation */</span><span class="cp"></span>
<span class="cp">#define	MMUOR_CAS	0x00000020		</span><span class="cm">/* Clear non-locked ASID TLBs */</span><span class="cp"></span>
<span class="cp">#define	MMUOR_CNL	0x00000040		</span><span class="cm">/* Clear non-locked TLBs */</span><span class="cp"></span>
<span class="cp">#define	MMUOR_CA	0x00000080		</span><span class="cm">/* Clear all TLBs */</span><span class="cp"></span>
<span class="cp">#define	MMUOR_STLB	0x00000100		</span><span class="cm">/* Search TLBs */</span><span class="cp"></span>
<span class="cp">#define	MMUOR_AAN	16			</span><span class="cm">/* TLB allocation address */</span><span class="cp"></span>
<span class="cp">#define	MMUOR_AAMASK	0xffff0000		</span><span class="cm">/* AA mask */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> *	MMU Status register.</span>
<span class="cm"> */</span>
<span class="cp">#define	MMUSR_HIT	0x00000002		</span><span class="cm">/* Search TLB hit */</span><span class="cp"></span>
<span class="cp">#define	MMUSR_WF	0x00000008		</span><span class="cm">/* Write access fault */</span><span class="cp"></span>
<span class="cp">#define	MMUSR_RF	0x00000010		</span><span class="cm">/* Read access fault */</span><span class="cp"></span>
<span class="cp">#define	MMUSR_SPF	0x00000020		</span><span class="cm">/* Supervisor protect fault */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> *	MMU Read/Write Tag register.</span>
<span class="cm"> */</span>
<span class="cp">#define	MMUTR_V		0x00000001		</span><span class="cm">/* Valid */</span><span class="cp"></span>
<span class="cp">#define	MMUTR_SG	0x00000002		</span><span class="cm">/* Shared global */</span><span class="cp"></span>
<span class="cp">#define	MMUTR_IDN	2			</span><span class="cm">/* Address Space ID */</span><span class="cp"></span>
<span class="cp">#define	MMUTR_IDMASK	0x000003fc		</span><span class="cm">/* ASID mask */</span><span class="cp"></span>
<span class="cp">#define	MMUTR_VAN	10			</span><span class="cm">/* Virtual Address */</span><span class="cp"></span>
<span class="cp">#define	MMUTR_VAMASK	0xfffffc00		</span><span class="cm">/* VA mask */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> *	MMU Read/Write Data register.</span>
<span class="cm"> */</span>
<span class="cp">#define	MMUDR_LK	0x00000002		</span><span class="cm">/* Lock entry */</span><span class="cp"></span>
<span class="cp">#define	MMUDR_X		0x00000004		</span><span class="cm">/* Execute access enable */</span><span class="cp"></span>
<span class="cp">#define	MMUDR_W		0x00000008		</span><span class="cm">/* Write access enable */</span><span class="cp"></span>
<span class="cp">#define	MMUDR_R		0x00000010		</span><span class="cm">/* Read access enable */</span><span class="cp"></span>
<span class="cp">#define	MMUDR_SP	0x00000020		</span><span class="cm">/* Supervisor access enable */</span><span class="cp"></span>
<span class="cp">#define	MMUDR_CM_CWT	0x00000000		</span><span class="cm">/* Cachable write thru */</span><span class="cp"></span>
<span class="cp">#define	MMUDR_CM_CCB	0x00000040		</span><span class="cm">/* Cachable copy back */</span><span class="cp"></span>
<span class="cp">#define	MMUDR_CM_NCP	0x00000080		</span><span class="cm">/* Non-cachable precise */</span><span class="cp"></span>
<span class="cp">#define	MMUDR_CM_NCI	0x000000c0		</span><span class="cm">/* Non-cachable imprecise */</span><span class="cp"></span>
<span class="cp">#define	MMUDR_SZ_1MB	0x00000000		</span><span class="cm">/* 1MB page size */</span><span class="cp"></span>
<span class="cp">#define	MMUDR_SZ_4KB	0x00000100		</span><span class="cm">/* 4kB page size */</span><span class="cp"></span>
<span class="cp">#define	MMUDR_SZ_8KB	0x00000200		</span><span class="cm">/* 8kB page size */</span><span class="cp"></span>
<span class="cp">#define	MMUDR_SZ_1KB	0x00000300		</span><span class="cm">/* 1kB page size */</span><span class="cp"></span>
<span class="cp">#define	MMUDR_PAN	10			</span><span class="cm">/* Physical address */</span><span class="cp"></span>
<span class="cp">#define	MMUDR_PAMASK	0xfffffc00		</span><span class="cm">/* PA mask */</span><span class="cp"></span>

<span class="cp">#ifndef __ASSEMBLY__</span>

<span class="cm">/*</span>
<span class="cm"> *	Simple access functions for the MMU registers. Nothing fancy</span>
<span class="cm"> *	currently required, just simple 32bit access.</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="kr">inline</span> <span class="n">u32</span> <span class="nf">mmu_read</span><span class="p">(</span><span class="n">u32</span> <span class="n">a</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">return</span> <span class="o">*</span><span class="p">((</span><span class="k">volatile</span> <span class="n">u32</span> <span class="o">*</span><span class="p">)</span> <span class="n">a</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="kt">void</span> <span class="nf">mmu_write</span><span class="p">(</span><span class="n">u32</span> <span class="n">a</span><span class="p">,</span> <span class="n">u32</span> <span class="n">v</span><span class="p">)</span>
<span class="p">{</span>
	<span class="o">*</span><span class="p">((</span><span class="k">volatile</span> <span class="n">u32</span> <span class="o">*</span><span class="p">)</span> <span class="n">a</span><span class="p">)</span> <span class="o">=</span> <span class="n">v</span><span class="p">;</span>
	<span class="n">__asm__</span> <span class="n">__volatile__</span> <span class="p">(</span><span class="s">&quot;nop&quot;</span><span class="p">);</span>
<span class="p">}</span>

<span class="kt">int</span> <span class="n">cf_tlb_miss</span><span class="p">(</span><span class="k">struct</span> <span class="n">pt_regs</span> <span class="o">*</span><span class="n">regs</span><span class="p">,</span> <span class="kt">int</span> <span class="n">write</span><span class="p">,</span> <span class="kt">int</span> <span class="n">dtlb</span><span class="p">,</span> <span class="kt">int</span> <span class="n">extension_word</span><span class="p">);</span>

<span class="cp">#endif</span>

<span class="cp">#endif	</span><span class="cm">/* MCFMMU_H */</span><span class="cp"></span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:4}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../../javascript/docco.min.js"></script>
</html>
