

================================================================
== Vivado HLS Report for 'hopfield_vitis'
================================================================
* Date:           Wed Jul 14 12:00:37 2021

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        hopfield_vitis
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 7.684 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+-----------+-----+------+---------+
    |  Latency (cycles) |  Latency (absolute)  |  Interval  | Pipeline|
    |   min   |   max   |    min   |    max    | min |  max |   Type  |
    +---------+---------+----------+-----------+-----+------+---------+
    |      145|     2385| 1.450 us | 23.850 us |  145|  2385|   none  |
    +---------+---------+----------+-----------+-----+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |             |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1     |      144|     2384| 18 ~ 298 |          -|          -|     8|    no    |
        | + Loop 1.1  |       16|      296|  2 ~ 37  |          -|          -|     8|    no    |
        +-------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|    120|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        0|     12|    1460|   2733|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|    234|    -|
|Register         |        -|      -|     263|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|     12|    1723|   3087|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      5|       1|      5|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +---------------------------------+-------------------------------+---------+-------+-----+-----+-----+
    |             Instance            |             Module            | BRAM_18K| DSP48E|  FF | LUT | URAM|
    +---------------------------------+-------------------------------+---------+-------+-----+-----+-----+
    |hopfield_vitis_CRTL_BUS_s_axi_U  |hopfield_vitis_CRTL_BUS_s_axi  |        0|      0|   74|  104|    0|
    |hopfield_vitis_fabkb_U1          |hopfield_vitis_fabkb           |        0|      2|  205|  390|    0|
    |hopfield_vitis_fddEe_U3          |hopfield_vitis_fddEe           |        0|      0|  761|  994|    0|
    |hopfield_vitis_feeOg_U4          |hopfield_vitis_feeOg           |        0|      7|  277|  924|    0|
    |hopfield_vitis_fmcud_U2          |hopfield_vitis_fmcud           |        0|      3|  143|  321|    0|
    +---------------------------------+-------------------------------+---------+-------+-----+-----+-----+
    |Total                            |                               |        0|     12| 1460| 2733|    0|
    +---------------------------------+-------------------------------+---------+-------+-----+-----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+-------+---+----+------------+------------+
    |    Variable Name    | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+-------+---+----+------------+------------+
    |add_ln21_fu_160_p2   |     +    |      0|  0|  15|           6|           6|
    |add_ln23_fu_193_p2   |     +    |      0|  0|  15|           6|           6|
    |i_fu_181_p2          |     +    |      0|  0|  13|           4|           1|
    |x_fu_142_p2          |     +    |      0|  0|  13|           4|           1|
    |icmp_ln15_fu_136_p2  |   icmp   |      0|  0|  11|           4|           5|
    |icmp_ln17_fu_175_p2  |   icmp   |      0|  0|  11|           4|           5|
    |icmp_ln19_fu_187_p2  |   icmp   |      0|  0|   9|           4|           4|
    |xor_ln23_fu_206_p2   |    xor   |      0|  0|  33|          32|          33|
    +---------------------+----------+-------+---+----+------------+------------+
    |Total                |          |      0|  0| 120|          64|          61|
    +---------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +---------------+-----+-----------+-----+-----------+
    |      Name     | LUT | Input Size| Bits| Total Bits|
    +---------------+-----+-----------+-----+-----------+
    |V_Addr_A_orig  |   15|          3|   32|         96|
    |V_Din_A        |   15|          3|   32|         96|
    |V_WEN_A        |    9|          2|    4|          8|
    |ap_NS_fsm      |  177|         40|    1|         40|
    |i_0_reg_102    |    9|          2|    4|          8|
    |x_0_reg_90     |    9|          2|    4|          8|
    +---------------+-----+-----------+-----+-----------+
    |Total          |  234|         52|   77|        256|
    +---------------+-----+-----------+-----+-----------+

    * Register: 
    +-------------------+----+----+-----+-----------+
    |        Name       | FF | LUT| Bits| Const Bits|
    +-------------------+----+----+-----+-----------+
    |U_1_load_reg_262   |  32|   0|   32|          0|
    |V_addr_reg_235     |   6|   0|    6|          0|
    |ap_CS_fsm          |  39|   0|   39|          0|
    |i_0_reg_102        |   4|   0|    4|          0|
    |i_reg_243          |   4|   0|    4|          0|
    |icmp_ln19_reg_248  |   1|   0|    1|          0|
    |l_read_reg_217     |  32|   0|   32|          0|
    |shl_ln_reg_230     |   3|   0|    6|          3|
    |tmp_4_reg_282      |  32|   0|   32|          0|
    |tmp_5_reg_287      |  32|   0|   32|          0|
    |tmp_i_i_reg_277    |  32|   0|   32|          0|
    |x_0_reg_90         |   4|   0|    4|          0|
    |x_assign_reg_272   |  32|   0|   32|          0|
    |x_reg_225          |   4|   0|    4|          0|
    |zext_ln23_reg_252  |   6|   0|   64|         58|
    +-------------------+----+----+-----+-----------+
    |Total              | 263|   0|  324|         61|
    +-------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+----------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  |  Source Object |    C Type    |
+------------------------+-----+-----+------------+----------------+--------------+
|s_axi_CRTL_BUS_AWVALID  |  in |    1|    s_axi   |    CRTL_BUS    |    scalar    |
|s_axi_CRTL_BUS_AWREADY  | out |    1|    s_axi   |    CRTL_BUS    |    scalar    |
|s_axi_CRTL_BUS_AWADDR   |  in |    5|    s_axi   |    CRTL_BUS    |    scalar    |
|s_axi_CRTL_BUS_WVALID   |  in |    1|    s_axi   |    CRTL_BUS    |    scalar    |
|s_axi_CRTL_BUS_WREADY   | out |    1|    s_axi   |    CRTL_BUS    |    scalar    |
|s_axi_CRTL_BUS_WDATA    |  in |   32|    s_axi   |    CRTL_BUS    |    scalar    |
|s_axi_CRTL_BUS_WSTRB    |  in |    4|    s_axi   |    CRTL_BUS    |    scalar    |
|s_axi_CRTL_BUS_ARVALID  |  in |    1|    s_axi   |    CRTL_BUS    |    scalar    |
|s_axi_CRTL_BUS_ARREADY  | out |    1|    s_axi   |    CRTL_BUS    |    scalar    |
|s_axi_CRTL_BUS_ARADDR   |  in |    5|    s_axi   |    CRTL_BUS    |    scalar    |
|s_axi_CRTL_BUS_RVALID   | out |    1|    s_axi   |    CRTL_BUS    |    scalar    |
|s_axi_CRTL_BUS_RREADY   |  in |    1|    s_axi   |    CRTL_BUS    |    scalar    |
|s_axi_CRTL_BUS_RDATA    | out |   32|    s_axi   |    CRTL_BUS    |    scalar    |
|s_axi_CRTL_BUS_RRESP    | out |    2|    s_axi   |    CRTL_BUS    |    scalar    |
|s_axi_CRTL_BUS_BVALID   | out |    1|    s_axi   |    CRTL_BUS    |    scalar    |
|s_axi_CRTL_BUS_BREADY   |  in |    1|    s_axi   |    CRTL_BUS    |    scalar    |
|s_axi_CRTL_BUS_BRESP    | out |    2|    s_axi   |    CRTL_BUS    |    scalar    |
|ap_clk                  |  in |    1| ap_ctrl_hs | hopfield_vitis | return value |
|ap_rst_n                |  in |    1| ap_ctrl_hs | hopfield_vitis | return value |
|interrupt               | out |    1| ap_ctrl_hs | hopfield_vitis | return value |
|V_Addr_A                | out |   32|    bram    |        V       |     array    |
|V_EN_A                  | out |    1|    bram    |        V       |     array    |
|V_WEN_A                 | out |    4|    bram    |        V       |     array    |
|V_Din_A                 | out |   32|    bram    |        V       |     array    |
|V_Dout_A                |  in |   32|    bram    |        V       |     array    |
|V_Clk_A                 | out |    1|    bram    |        V       |     array    |
|V_Rst_A                 | out |    1|    bram    |        V       |     array    |
|U_1_Addr_A              | out |   32|    bram    |       U_1      |     array    |
|U_1_EN_A                | out |    1|    bram    |       U_1      |     array    |
|U_1_WEN_A               | out |    4|    bram    |       U_1      |     array    |
|U_1_Din_A               | out |   32|    bram    |       U_1      |     array    |
|U_1_Dout_A              |  in |   32|    bram    |       U_1      |     array    |
|U_1_Clk_A               | out |    1|    bram    |       U_1      |     array    |
|U_1_Rst_A               | out |    1|    bram    |       U_1      |     array    |
+------------------------+-----+-----+------------+----------------+--------------+

