{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1519344063317 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.0.0 Build 200 06/17/2014 SJ Web Edition " "Version 14.0.0 Build 200 06/17/2014 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1519344063318 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Feb 22 16:01:03 2018 " "Processing started: Thu Feb 22 16:01:03 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1519344063318 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1519344063318 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off CPU -c CPU " "Command: quartus_map --read_settings_files=on --write_settings_files=off CPU -c CPU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1519344063319 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1519344064073 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regstim.sv 1 1 " "Found 1 design units, including 1 entities, in source file regstim.sv" { { "Info" "ISGN_ENTITY_NAME" "1 regstim " "Found entity 1: regstim" {  } { { "regstim.sv" "" { Text "C:/Users/ivanz/Documents/GitHub/CSEE469/lab4/regstim.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1519344064196 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1519344064196 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alustim.sv 1 1 " "Found 1 design units, including 1 entities, in source file alustim.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alustim " "Found entity 1: alustim" {  } { { "alustim.sv" "" { Text "C:/Users/ivanz/Documents/GitHub/CSEE469/lab4/alustim.sv" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1519344064200 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1519344064200 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regfile.sv 1 1 " "Found 1 design units, including 1 entities, in source file regfile.sv" { { "Info" "ISGN_ENTITY_NAME" "1 regfile " "Found entity 1: regfile" {  } { { "regfile.sv" "" { Text "C:/Users/ivanz/Documents/GitHub/CSEE469/lab4/regfile.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1519344064204 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1519344064204 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplex.sv 4 4 " "Found 4 design units, including 4 entities, in source file multiplex.sv" { { "Info" "ISGN_ENTITY_NAME" "1 multiplex " "Found entity 1: multiplex" {  } { { "multiplex.sv" "" { Text "C:/Users/ivanz/Documents/GitHub/CSEE469/lab4/multiplex.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1519344064210 ""} { "Info" "ISGN_ENTITY_NAME" "2 mux32to1 " "Found entity 2: mux32to1" {  } { { "multiplex.sv" "" { Text "C:/Users/ivanz/Documents/GitHub/CSEE469/lab4/multiplex.sv" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1519344064210 ""} { "Info" "ISGN_ENTITY_NAME" "3 mux4to1 " "Found entity 3: mux4to1" {  } { { "multiplex.sv" "" { Text "C:/Users/ivanz/Documents/GitHub/CSEE469/lab4/multiplex.sv" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1519344064210 ""} { "Info" "ISGN_ENTITY_NAME" "4 mux2to1other " "Found entity 4: mux2to1other" {  } { { "multiplex.sv" "" { Text "C:/Users/ivanz/Documents/GitHub/CSEE469/lab4/multiplex.sv" 69 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1519344064210 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1519344064210 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "math.sv 4 4 " "Found 4 design units, including 4 entities, in source file math.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mult " "Found entity 1: mult" {  } { { "math.sv" "" { Text "C:/Users/ivanz/Documents/GitHub/CSEE469/lab4/math.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1519344064217 ""} { "Info" "ISGN_ENTITY_NAME" "2 shifter " "Found entity 2: shifter" {  } { { "math.sv" "" { Text "C:/Users/ivanz/Documents/GitHub/CSEE469/lab4/math.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1519344064217 ""} { "Info" "ISGN_ENTITY_NAME" "3 shifter_testbench " "Found entity 3: shifter_testbench" {  } { { "math.sv" "" { Text "C:/Users/ivanz/Documents/GitHub/CSEE469/lab4/math.sv" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1519344064217 ""} { "Info" "ISGN_ENTITY_NAME" "4 mult_testbench " "Found entity 4: mult_testbench" {  } { { "math.sv" "" { Text "C:/Users/ivanz/Documents/GitHub/CSEE469/lab4/math.sv" 68 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1519344064217 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1519344064217 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instructmem.sv 2 2 " "Found 2 design units, including 2 entities, in source file instructmem.sv" { { "Info" "ISGN_ENTITY_NAME" "1 instructmem " "Found entity 1: instructmem" {  } { { "instructmem.sv" "" { Text "C:/Users/ivanz/Documents/GitHub/CSEE469/lab4/instructmem.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1519344064222 ""} { "Info" "ISGN_ENTITY_NAME" "2 instructmem_testbench " "Found entity 2: instructmem_testbench" {  } { { "instructmem.sv" "" { Text "C:/Users/ivanz/Documents/GitHub/CSEE469/lab4/instructmem.sv" 61 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1519344064222 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1519344064222 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datamem.sv 2 2 " "Found 2 design units, including 2 entities, in source file datamem.sv" { { "Info" "ISGN_ENTITY_NAME" "1 datamem " "Found entity 1: datamem" {  } { { "datamem.sv" "" { Text "C:/Users/ivanz/Documents/GitHub/CSEE469/lab4/datamem.sv" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1519344064230 ""} { "Info" "ISGN_ENTITY_NAME" "2 datamem_testbench " "Found entity 2: datamem_testbench" {  } { { "datamem.sv" "" { Text "C:/Users/ivanz/Documents/GitHub/CSEE469/lab4/datamem.sv" 70 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1519344064230 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1519344064230 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "submodules.v 3 3 " "Found 3 design units, including 3 entities, in source file submodules.v" { { "Info" "ISGN_ENTITY_NAME" "1 signExtend " "Found entity 1: signExtend" {  } { { "submodules.v" "" { Text "C:/Users/ivanz/Documents/GitHub/CSEE469/lab4/submodules.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1519344064238 ""} { "Info" "ISGN_ENTITY_NAME" "2 lsl " "Found entity 2: lsl" {  } { { "submodules.v" "" { Text "C:/Users/ivanz/Documents/GitHub/CSEE469/lab4/submodules.v" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1519344064238 ""} { "Info" "ISGN_ENTITY_NAME" "3 signExtend0 " "Found entity 3: signExtend0" {  } { { "submodules.v" "" { Text "C:/Users/ivanz/Documents/GitHub/CSEE469/lab4/submodules.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1519344064238 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1519344064238 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register.v 1 1 " "Found 1 design units, including 1 entities, in source file register.v" { { "Info" "ISGN_ENTITY_NAME" "1 register " "Found entity 1: register" {  } { { "register.v" "" { Text "C:/Users/ivanz/Documents/GitHub/CSEE469/lab4/register.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1519344064244 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1519344064244 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"(\";  expecting \";\" programCounter.v(21) " "Verilog HDL syntax error at programCounter.v(21) near text \"(\";  expecting \";\"" {  } { { "programCounter.v" "" { Text "C:/Users/ivanz/Documents/GitHub/CSEE469/lab4/programCounter.v" 21 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1519344064248 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "PC4 pc4 programCounter.v(9) " "Verilog HDL Declaration information at programCounter.v(9): object \"PC4\" differs only in case from object \"pc4\" in the same scope" {  } { { "programCounter.v" "" { Text "C:/Users/ivanz/Documents/GitHub/CSEE469/lab4/programCounter.v" 9 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1519344064249 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "programCounter programCounter.v(3) " "Ignored design unit \"programCounter\" at programCounter.v(3) due to previous errors" {  } { { "programCounter.v" "" { Text "C:/Users/ivanz/Documents/GitHub/CSEE469/lab4/programCounter.v" 3 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Quartus II" 0 -1 1519344064249 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "programcounter.v 0 0 " "Found 0 design units, including 0 entities, in source file programcounter.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1519344064249 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux5to1.v 1 1 " "Found 1 design units, including 1 entities, in source file mux5to1.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux5to1 " "Found entity 1: mux5to1" {  } { { "mux5to1.v" "" { Text "C:/Users/ivanz/Documents/GitHub/CSEE469/lab4/mux5to1.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1519344064254 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1519344064254 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2to1.v 1 1 " "Found 1 design units, including 1 entities, in source file mux2to1.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux2to1 " "Found entity 1: mux2to1" {  } { { "mux2to1.v" "" { Text "C:/Users/ivanz/Documents/GitHub/CSEE469/lab4/mux2to1.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1519344064259 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1519344064259 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gatelogic.v 4 4 " "Found 4 design units, including 4 entities, in source file gatelogic.v" { { "Info" "ISGN_ENTITY_NAME" "1 zero " "Found entity 1: zero" {  } { { "gateLogic.v" "" { Text "C:/Users/ivanz/Documents/GitHub/CSEE469/lab4/gateLogic.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1519344064265 ""} { "Info" "ISGN_ENTITY_NAME" "2 bitAND " "Found entity 2: bitAND" {  } { { "gateLogic.v" "" { Text "C:/Users/ivanz/Documents/GitHub/CSEE469/lab4/gateLogic.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1519344064265 ""} { "Info" "ISGN_ENTITY_NAME" "3 bitOR " "Found entity 3: bitOR" {  } { { "gateLogic.v" "" { Text "C:/Users/ivanz/Documents/GitHub/CSEE469/lab4/gateLogic.v" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1519344064265 ""} { "Info" "ISGN_ENTITY_NAME" "4 bitXOR " "Found entity 4: bitXOR" {  } { { "gateLogic.v" "" { Text "C:/Users/ivanz/Documents/GitHub/CSEE469/lab4/gateLogic.v" 54 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1519344064265 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1519344064265 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "d_ff.v 1 1 " "Found 1 design units, including 1 entities, in source file d_ff.v" { { "Info" "ISGN_ENTITY_NAME" "1 D_FF " "Found entity 1: D_FF" {  } { { "D_FF.v" "" { Text "C:/Users/ivanz/Documents/GitHub/CSEE469/lab4/D_FF.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1519344064270 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1519344064270 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder.v 3 3 " "Found 3 design units, including 3 entities, in source file decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 decoder " "Found entity 1: decoder" {  } { { "decoder.v" "" { Text "C:/Users/ivanz/Documents/GitHub/CSEE469/lab4/decoder.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1519344064276 ""} { "Info" "ISGN_ENTITY_NAME" "2 decoder3to8 " "Found entity 2: decoder3to8" {  } { { "decoder.v" "" { Text "C:/Users/ivanz/Documents/GitHub/CSEE469/lab4/decoder.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1519344064276 ""} { "Info" "ISGN_ENTITY_NAME" "3 decoder2to4 " "Found entity 3: decoder2to4" {  } { { "decoder.v" "" { Text "C:/Users/ivanz/Documents/GitHub/CSEE469/lab4/decoder.v" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1519344064276 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1519344064276 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control.v 1 1 " "Found 1 design units, including 1 entities, in source file control.v" { { "Info" "ISGN_ENTITY_NAME" "1 control " "Found entity 1: control" {  } { { "control.v" "" { Text "C:/Users/ivanz/Documents/GitHub/CSEE469/lab4/control.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1519344064281 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1519344064281 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arithmetic.v 2 2 " "Found 2 design units, including 2 entities, in source file arithmetic.v" { { "Info" "ISGN_ENTITY_NAME" "1 arithmetic " "Found entity 1: arithmetic" {  } { { "arithmetic.v" "" { Text "C:/Users/ivanz/Documents/GitHub/CSEE469/lab4/arithmetic.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1519344064287 ""} { "Info" "ISGN_ENTITY_NAME" "2 adder " "Found entity 2: adder" {  } { { "arithmetic.v" "" { Text "C:/Users/ivanz/Documents/GitHub/CSEE469/lab4/arithmetic.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1519344064287 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1519344064287 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alucontrol.v 1 1 " "Found 1 design units, including 1 entities, in source file alucontrol.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALUcontrol " "Found entity 1: ALUcontrol" {  } { { "ALUcontrol.v" "" { Text "C:/Users/ivanz/Documents/GitHub/CSEE469/lab4/ALUcontrol.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1519344064292 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1519344064292 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "LSL lsl alu.v(11) " "Verilog HDL Declaration information at alu.v(11): object \"LSL\" differs only in case from object \"lsl\" in the same scope" {  } { { "alu.v" "" { Text "C:/Users/ivanz/Documents/GitHub/CSEE469/lab4/alu.v" 11 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1519344064296 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "LSR lsr alu.v(11) " "Verilog HDL Declaration information at alu.v(11): object \"LSR\" differs only in case from object \"lsr\" in the same scope" {  } { { "alu.v" "" { Text "C:/Users/ivanz/Documents/GitHub/CSEE469/lab4/alu.v" 11 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1519344064296 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.v" "" { Text "C:/Users/ivanz/Documents/GitHub/CSEE469/lab4/alu.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1519344064297 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1519344064297 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"if\";  expecting \"endmodule\" CPU.sv(89) " "Verilog HDL syntax error at CPU.sv(89) near text \"if\";  expecting \"endmodule\"" {  } { { "CPU.sv" "" { Text "C:/Users/ivanz/Documents/GitHub/CSEE469/lab4/CPU.sv" 89 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1519344064301 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\">=\";  expecting \".\", or an identifier CPU.sv(89) " "Verilog HDL syntax error at CPU.sv(89) near text \">=\";  expecting \".\", or an identifier" {  } { { "CPU.sv" "" { Text "C:/Users/ivanz/Documents/GitHub/CSEE469/lab4/CPU.sv" 89 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1519344064301 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "ALUSrc alusrc CPU.sv(12) " "Verilog HDL Declaration information at CPU.sv(12): object \"ALUSrc\" differs only in case from object \"alusrc\" in the same scope" {  } { { "CPU.sv" "" { Text "C:/Users/ivanz/Documents/GitHub/CSEE469/lab4/CPU.sv" 12 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1519344064302 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "UncondB uncondB CPU.sv(8) " "Verilog HDL Declaration information at CPU.sv(8): object \"UncondB\" differs only in case from object \"uncondB\" in the same scope" {  } { { "CPU.sv" "" { Text "C:/Users/ivanz/Documents/GitHub/CSEE469/lab4/CPU.sv" 8 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1519344064302 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Extend extend CPU.sv(13) " "Verilog HDL Declaration information at CPU.sv(13): object \"Extend\" differs only in case from object \"extend\" in the same scope" {  } { { "CPU.sv" "" { Text "C:/Users/ivanz/Documents/GitHub/CSEE469/lab4/CPU.sv" 13 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1519344064302 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "addi addI CPU.sv(14) " "Verilog HDL Declaration information at CPU.sv(14): object \"addi\" differs only in case from object \"addI\" in the same scope" {  } { { "CPU.sv" "" { Text "C:/Users/ivanz/Documents/GitHub/CSEE469/lab4/CPU.sv" 14 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1519344064302 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "CPU CPU.sv(3) " "Ignored design unit \"CPU\" at CPU.sv(3) due to previous errors" {  } { { "CPU.sv" "" { Text "C:/Users/ivanz/Documents/GitHub/CSEE469/lab4/CPU.sv" 3 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Quartus II" 0 -1 1519344064302 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "CPU_testbench CPU.sv(176) " "Ignored design unit \"CPU_testbench\" at CPU.sv(176) due to previous errors" {  } { { "CPU.sv" "" { Text "C:/Users/ivanz/Documents/GitHub/CSEE469/lab4/CPU.sv" 176 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Quartus II" 0 -1 1519344064303 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu.sv 0 0 " "Found 0 design units, including 0 entities, in source file cpu.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1519344064303 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "wb WB regForwarding.sv(31) " "Verilog HDL Declaration information at regForwarding.sv(31): object \"wb\" differs only in case from object \"WB\" in the same scope" {  } { { "regForwarding.sv" "" { Text "C:/Users/ivanz/Documents/GitHub/CSEE469/lab4/regForwarding.sv" 31 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1519344064307 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "m M regForwarding.sv(32) " "Verilog HDL Declaration information at regForwarding.sv(32): object \"m\" differs only in case from object \"M\" in the same scope" {  } { { "regForwarding.sv" "" { Text "C:/Users/ivanz/Documents/GitHub/CSEE469/lab4/regForwarding.sv" 32 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1519344064308 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "wb WB regForwarding.sv(68) " "Verilog HDL Declaration information at regForwarding.sv(68): object \"wb\" differs only in case from object \"WB\" in the same scope" {  } { { "regForwarding.sv" "" { Text "C:/Users/ivanz/Documents/GitHub/CSEE469/lab4/regForwarding.sv" 68 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1519344064308 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regforwarding.sv 5 5 " "Found 5 design units, including 5 entities, in source file regforwarding.sv" { { "Info" "ISGN_ENTITY_NAME" "1 regIdIf " "Found entity 1: regIdIf" {  } { { "regForwarding.sv" "" { Text "C:/Users/ivanz/Documents/GitHub/CSEE469/lab4/regForwarding.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1519344064309 ""} { "Info" "ISGN_ENTITY_NAME" "2 regExId " "Found entity 2: regExId" {  } { { "regForwarding.sv" "" { Text "C:/Users/ivanz/Documents/GitHub/CSEE469/lab4/regForwarding.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1519344064309 ""} { "Info" "ISGN_ENTITY_NAME" "3 regExMem " "Found entity 3: regExMem" {  } { { "regForwarding.sv" "" { Text "C:/Users/ivanz/Documents/GitHub/CSEE469/lab4/regForwarding.sv" 63 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1519344064309 ""} { "Info" "ISGN_ENTITY_NAME" "4 regMemWb " "Found entity 4: regMemWb" {  } { { "regForwarding.sv" "" { Text "C:/Users/ivanz/Documents/GitHub/CSEE469/lab4/regForwarding.sv" 91 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1519344064309 ""} { "Info" "ISGN_ENTITY_NAME" "5 pipeFF " "Found entity 5: pipeFF" {  } { { "regForwarding.sv" "" { Text "C:/Users/ivanz/Documents/GitHub/CSEE469/lab4/regForwarding.sv" 109 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1519344064309 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1519344064309 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "forwardunit.sv 1 1 " "Found 1 design units, including 1 entities, in source file forwardunit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 forwardUnit " "Found entity 1: forwardUnit" {  } { { "forwardUnit.sv" "" { Text "C:/Users/ivanz/Documents/GitHub/CSEE469/lab4/forwardUnit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1519344064314 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1519344064314 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hazard.sv 1 1 " "Found 1 design units, including 1 entities, in source file hazard.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hazard " "Found entity 1: hazard" {  } { { "hazard.sv" "" { Text "C:/Users/ivanz/Documents/GitHub/CSEE469/lab4/hazard.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1519344064320 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1519344064320 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "wb WB controlMUX.sv(4) " "Verilog HDL Declaration information at controlMUX.sv(4): object \"wb\" differs only in case from object \"WB\" in the same scope" {  } { { "controlMUX.sv" "" { Text "C:/Users/ivanz/Documents/GitHub/CSEE469/lab4/controlMUX.sv" 4 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1519344064326 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "m M controlMUX.sv(5) " "Verilog HDL Declaration information at controlMUX.sv(5): object \"m\" differs only in case from object \"M\" in the same scope" {  } { { "controlMUX.sv" "" { Text "C:/Users/ivanz/Documents/GitHub/CSEE469/lab4/controlMUX.sv" 5 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1519344064326 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "ex EX controlMUX.sv(6) " "Verilog HDL Declaration information at controlMUX.sv(6): object \"ex\" differs only in case from object \"EX\" in the same scope" {  } { { "controlMUX.sv" "" { Text "C:/Users/ivanz/Documents/GitHub/CSEE469/lab4/controlMUX.sv" 6 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1519344064326 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controlmux.sv 1 1 " "Found 1 design units, including 1 entities, in source file controlmux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 controlMUX " "Found entity 1: controlMUX" {  } { { "controlMUX.sv" "" { Text "C:/Users/ivanz/Documents/GitHub/CSEE469/lab4/controlMUX.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1519344064327 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1519344064327 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datamux.sv 1 1 " "Found 1 design units, including 1 entities, in source file datamux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 dataMUX " "Found entity 1: dataMUX" {  } { { "dataMUX.sv" "" { Text "C:/Users/ivanz/Documents/GitHub/CSEE469/lab4/dataMUX.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1519344064358 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1519344064358 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/ivanz/Documents/GitHub/CSEE469/lab4/CPU.map.smsg " "Generated suppressed messages file C:/Users/ivanz/Documents/GitHub/CSEE469/lab4/CPU.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1519344064415 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 6 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 6 errors, 0 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "633 " "Peak virtual memory: 633 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1519344064510 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Feb 22 16:01:04 2018 " "Processing ended: Thu Feb 22 16:01:04 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1519344064510 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1519344064510 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1519344064510 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1519344064510 ""}
