***Simulation started***

MEMORY:
Instructions on addresses: 0|1|2|3|4|5|6|7|8|9|10|11|12|13|14|15|16|17|18|19|20|21|22|23|24|25|26|27|28|29|30|31|32|33|34|35|36|37|38|39|40|41|42|43|44|45|46|47|48|49|50|51|52|53|54|55|56|57|58|59|60|
Operands on addresses: 256(8)|257(0)|1023(-4)|
REGISTERS:
PC: 0
MAR: 0
MBR: 0
ACC: 0
IR: 0

-------------------
Instruction LOAD fetched from address 0
REGISTERS:
PC: 1
MAR: 0
MBR: LOAD [1023]
ACC: 0
IR: LOAD [1023]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 256(8)|257(0)|1023(-4)|
REGISTERS:
PC: 1
MAR: 1023
MBR: -4
ACC: -4
IR: LOAD [1023]

-------------------
Instruction STORE fetched from address 1
REGISTERS:
PC: 2
MAR: 1
MBR: STORE [1022]
ACC: -4
IR: STORE [1022]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 256(8)|257(0)|1022(-4)|1023(-4)|
REGISTERS:
PC: 2
MAR: 1022
MBR: -4
ACC: -4
IR: STORE [1022]

-------------------
Instruction LOAD fetched from address 2
REGISTERS:
PC: 3
MAR: 2
MBR: LOAD [1023]
ACC: -4
IR: LOAD [1023]

>>Instruction executed!<<
MEMORY(check for update...):
Operands on addresses: 256(8)|257(0)|1022(-4)|1023(-4)|
REGISTERS:
PC: 3
MAR: 1023
MBR: -4
ACC: -4
IR: LOAD [1023]
