# ðŸ“˜ RISC-V Core RTL-to-GDS

## ðŸ”¹ Overview
This project implements the **PicoRV32 RISC-V core** using the open-source flow, taking it from RTL to GDSII.

## ðŸ”¹ Objectives
- Download & integrate PicoRV32 RTL.
- Perform synthesis with Yosys.
- Run OpenLANE flow for layout.
- Verify timing closure.

## ðŸ”¹ Tools Used
- Yosys
- OpenLANE, Magic
- OpenSTA
- PDK: Sky130

## ðŸ”¹ Workflow
1. Clone PicoRV32 RTL.  
2. Set up CSV/config in OpenLANE.  
3. Run synthesis & backend flow.  
4. Check STA & reports.  
5. Final GDSII.  

## ðŸ”¹ Results
- Successful RTL-to-GDS flow âœ…  
- Layout screenshots âœ…  
- Reports on area & timing âœ…  

## ðŸ”¹ Learnings
- Implementing CPU cores.  
- Handling larger RTL designs.  

## ðŸ”¹ Future Improvements
- Add peripherals.  
- Explore multi-core design.  
