// Seed: 182361557
module module_0 (
    output wand id_0,
    output supply1 id_1,
    input supply1 id_2
    , id_6,
    input supply0 id_3,
    input supply1 id_4
);
  assign id_6 = -1;
  logic id_7 = id_6, id_8;
endmodule
module module_1 #(
    parameter id_6 = 32'd26
) (
    output wire id_0
    , id_10,
    input wire id_1,
    input uwire id_2,
    input tri1 id_3,
    output wire id_4,
    input supply1 id_5
    , id_11,
    input tri1 _id_6,
    input wand id_7,
    input uwire id_8
);
  wire id_12;
  module_0 modCall_1 (
      id_0,
      id_4,
      id_1,
      id_8,
      id_5
  );
  logic [~  id_6 : 1] id_13;
  ;
  wire id_14 = id_11;
endmodule
