{"vcs1":{"timestamp_begin":1719327957.939480230, "rt":1.96, "ut":0.17, "st":0.18}}
{"vcselab":{"timestamp_begin":1719327959.979904108, "rt":1.87, "ut":0.20, "st":0.16}}
{"link":{"timestamp_begin":1719327961.908987112, "rt":0.14, "ut":0.07, "st":0.05}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1719327957.649756856}
{"VCS_COMP_START_TIME": 1719327957.649756856}
{"VCS_COMP_END_TIME": 1719327962.185985106}
{"VCS_USER_OPTIONS": "-sverilog -lca -debug_access+all -Mdir=sim_build/csrc -o sim_build/simv src/tb_pc.sv src/pc.sv"}
{"vcs1": {"peak_mem": 384548}}
{"vcselab": {"peak_mem": 245452}}
