Implementation of a Synchronous FIFO(First In First Out) using Verilog 

∗ Design involves handling the Read and Write operations of data using the same clock frequency .
∗ The implementation was verified through testbenches to ensure accurate and efficient data handling within digital
systems.
