Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto d7add09f36cf4662b7d7f5d2ac0817ab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot decod_tb_behav xil_defaultlib.decod_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling architecture behav of entity xil_defaultlib.decod [decod_default]
Compiling architecture behavioral of entity xil_defaultlib.decod_tb
Built simulation snapshot decod_tb_behav
