+++
title = "RTL Design Directory"
author = ["Kiran"]
date = 2024-06-05T00:21:00-04:00
tags = ["toc"]
draft = false
css = "../../zcustom.css"
+++

Welcome to my comprehensive collection of [RTL(Register Transfer Level)](<https://en.wikipedia.org/wiki/Register-transfer_level>) designs. It is an evolving collection highlighting my projects, skills, and achievements in digital circuit design and verification. I specialize in developing efficient, high-performance hardware architectures using industry-standard languages like [SystemVerilog](<https://ieeexplore.ieee.org/document/10458102>) and [Verilog](<https://accellera.org/images/downloads/standards/v-ams/VAMS-LRM-2023.pdf>). Explore my blog for insightful articles on the latest trends and best practices in RTL design, and visit the tutorials section for step-by-step guides to mastering this critical aspect of hardware engineering. Connect with me to collaborate on innovative solutions and advance your knowledge in RTL design.


## My Work Flow {#my-work-flow}

1.  Operating Sytem and Text Editor
2.  Folder Structure
3.  Design Scripts


## Design Tools {#design-tools}

1.  [Icarus verilog](<https://steveicarus.github.io/iverilog/index.html>)
2.  [GTKWave](<https://gtkwave.sourceforge.net/>)
3.  [Vivado](<https://www.xilinx.com/support/download/index.html/content/xilinx/en/downloadNav/vivado-design-tools.html>)


## Hardware {#hardware}

1.  [Digilent Zybo-Z7-20](<https://digilent.com/reference/programmable-logic/zybo-z7/start>)
2.  [Digilent Zedboard](<https://digilent.com/reference/programmable-logic/zedboard/start>)
3.  [Zynq UltraScale+ RFSoC ZCU1275](<https://www.xilinx.com/products/boards-and-kits/zcu1275.html>)
4.  Miscellaneous


## Important Concepts {#important-concepts}

1.  Latency and Throughput
2.  Synchronous and Asynchronous Reset
3.  Casex and Casez
4.  Full case and Parallel Case
5.  Assign and If Statement
6.  Blocking and Non-Blocking Assignment
7.  Always@(\*) and Always_Comb
8.  Mealy Machine and Moore Machine


## Generic RTL Blocks {#generic-rtl-blocks}

1.  [Half Adder]({{< relref "2024_06_05_22_56_41_half_adder.md" >}})
2.  [Full Adder]({{< relref "2024_06_08_11_32_42_full_adder.md" >}})
3.  [Multiplexer]({{< relref "2024_06_13_12_22_45_multiplexer.md" >}})
4.  [De-Multiplexer]({{< relref "2024_06_14_22_07_44_de_multiplexer.md" >}})
5.  [Encoder]({{< relref "2024_06_23_20_40_25_encoder.md" >}})
6.  [Decoder]({{< relref "2024_06_23_21_30_22_decoder.md" >}})
7.  [Comparator]({{< relref "2024_07_06_15_54_47_comparator.md" >}})
8.  [Adder-Subtractor]({{< relref "2024_07_06_16_50_01_adder_subtractor.md" >}})
9.  [Register]({{< relref "2024_07_06_19_23_36_register.md" >}})
10. [Shift Register]({{< relref "2024_07_06_19_54_50_shift_register.md" >}})
11. [Universal Shift Register]({{< relref "2024_07_10_20_30_35_universal_shift_register.md" >}})
12. [Up/Down Counter]({{< relref "2024_07_16_22_30_28_up_down_counter.md" >}})
13. [Code Converter]({{< relref "2024_07_18_21_58_46_code_converter.md" >}})
14. [Mod-N Counter]({{< relref "2024_07_18_23_30_22_mod_n_counter.md" >}})
15. [Ring Counter]({{< relref "2024_07_22_11_17_17_ring_counter.md" >}})
16. [Edge Detector]({{< relref "2024_07_22_14_10_16_edge_detector.md" >}})
17. [Frequency Divider]({{< relref "2024_07_22_15_24_11_frequency_divider.md" >}})
18. [Read Only Memory]({{< relref "2024_07_23_13_11_22_read_only_memory.md" >}})


## FIFO Design {#fifo-design}

1.  Synchronous FIFO
2.  Asynchrnous FIFO


## Static Timing Analysis {#static-timing-analysis}


## Clock Domain Crossing {#clock-domain-crossing}

1.  Theory
2.  Pulse Stretcher
3.  MUX Synchronization
4.  Two-Flop Synchronization


## Communication Protocols {#communication-protocols}

1.  UART
2.  SPI
3.  I2C
4.  VGA
5.  I2S
6.  HDMI
7.  AXI-Stream
8.  AXI4-Lite
9.  AXI-Interconnect
10. 8b/10b Encoding


## Pipeline {#pipeline}

1.  Global stall
2.  Half-buffer
3.  Skid buffer
4.  2-depth Fifo
5.  Pipeline Fifo
6.  Elastic Buffer


## FPGA Projects {#fpga-projects}

1.  Floating point unit
2.  AXI BUS interface
3.  DMA controller
4.  Error Correction Code
5.  DSP core for audio processing
6.  Phase-Locked Loop
7.  H.264 Video Encoder
8.  Convolution Neural Network
9.  Hardware Random Number generator
10. Network-on-chip
11. DDR Memory Controller


## Computer Architecture {#computer-architecture}

1.  Single Cycle MIPS Design
2.  Multi Cycle MIPS design
3.  RISC-V Core


## FPGA as Accelerator {#fpga-as-accelerator}

1.  8-pt FFT Accelerator


## RFSoC {#rfsoc}

1.  Loop Back Design Tutorial
