module wideexpr_00798(ctrl, u0, u1, u2, u3, u4, u5, u6, u7, s0, s1, s2, s3, s4, s5, s6, s7, y);
  input [7:0] ctrl;
  input [0:0] u0;
  input [1:0] u1;
  input [2:0] u2;
  input [3:0] u3;
  input [4:0] u4;
  input [5:0] u5;
  input [6:0] u6;
  input [7:0] u7;
  input signed [0:0] s0;
  input signed [1:0] s1;
  input signed [2:0] s2;
  input signed [3:0] s3;
  input signed [4:0] s4;
  input signed [5:0] s5;
  input signed [6:0] s6;
  input signed [7:0] s7;
  output [127:0] y;
  wire [15:0] y0;
  wire [15:0] y1;
  wire [15:0] y2;
  wire [15:0] y3;
  wire [15:0] y4;
  wire [15:0] y5;
  wire [15:0] y6;
  wire [15:0] y7;
  assign y = {y0,y1,y2,y3,y4,y5,y6,y7};
  assign y0 = -(+((s0)>>>((s0)^(2'sb01))));
  assign y1 = -($signed((1'sb0)-(2'sb01)));
  assign y2 = (s1)<<<(!(($unsigned((((1'sb0)>>>((ctrl[3]?u7:s2)))<<($signed(s5)))-(s0)))|((4'b1110)>((($signed(~(s0)))<<<((ctrl[7]?(ctrl[0]?s5:2'sb11):(5'sb10011)<<<(u4))))>(((+(s6))>>(u1))>>>(s0))))));
  assign y3 = ~|(2'sb01);
  assign y4 = (ctrl[1]?2'sb01:($signed(u0))+(($signed(((({3{$signed(s1)}})|((ctrl[0]?u7:u7)))<({1{~|($unsigned(s4))}}))>>>((s0)>((s7)>>>(1'sb1)))))^~((ctrl[3]?(4'sb1001)+((6'sb100010)^~((ctrl[4]?s4:1'sb0))):s1))));
  assign y5 = (2'sb11)&(4'sb1010);
  assign y6 = (($signed({2{(2'b00)<<<(5'sb01010)}}))^($signed(5'sb11100)))>>>((ctrl[7]?-(^({s2,3'sb001,2'sb01})):4'sb0101));
  assign y7 = $signed(1'sb0);
endmodule
