$date
	Mon Aug 19 01:33:56 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module ComplementoA2_tb $end
$var wire 1 ! LED3 $end
$var wire 1 " LED2 $end
$var wire 1 # LED1 $end
$var wire 1 $ LED0 $end
$var reg 1 % Interruptor0 $end
$var reg 1 & Interruptor1 $end
$var reg 1 ' Interruptor2 $end
$var reg 1 ( Interruptor3 $end
$scope module uut $end
$var wire 1 % Interruptor0 $end
$var wire 1 & Interruptor1 $end
$var wire 1 ' Interruptor2 $end
$var wire 1 ( Interruptor3 $end
$var wire 4 ) numBinario [3:0] $end
$var wire 4 * complemento2 [3:0] $end
$var wire 1 ! LED3 $end
$var wire 1 " LED2 $end
$var wire 1 # LED1 $end
$var wire 1 $ LED0 $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b0 *
b0 )
0(
0'
0&
0%
1$
1#
1"
1!
$end
#10000
0!
0"
0#
0$
b1111 *
b1 )
1%
#20000
1$
b1110 *
1&
b10 )
0%
#30000
1#
0$
b1101 *
b11 )
1%
#40000
1$
b1100 *
1'
0&
b100 )
0%
#50000
1"
0#
0$
b1011 *
b101 )
1%
#60000
1$
b1010 *
1&
b110 )
0%
#70000
1#
0$
b1001 *
b111 )
1%
#80000
1$
b1000 *
1(
0'
0&
b1000 )
0%
#90000
1!
0"
0#
0$
b111 *
b1001 )
1%
#100000
1$
b110 *
1&
b1010 )
0%
#110000
1#
0$
b101 *
b1011 )
1%
#120000
1$
b100 *
1'
0&
b1100 )
0%
#130000
1"
0#
0$
b11 *
b1101 )
1%
#140000
1$
b10 *
1&
b1110 )
0%
#150000
1#
0$
b1 *
b1111 )
1%
#160000
