Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.1 (win64) Build 3247384 Thu Jun 10 19:36:33 MDT 2021
| Date         : Thu Dec 16 16:14:51 2021
| Host         : DESKTOP-2UBM601 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file soc_top_control_sets_placed.rpt
| Design       : soc_top
| Device       : xc7a35ti
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   705 |
|    Minimum number of control sets                        |   653 |
|    Addition due to synthesis replication                 |    52 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |  1420 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   705 |
| >= 0 to < 4        |    37 |
| >= 4 to < 6        |   135 |
| >= 6 to < 8        |    38 |
| >= 8 to < 10       |    37 |
| >= 10 to < 12      |     9 |
| >= 12 to < 14      |    12 |
| >= 14 to < 16      |     8 |
| >= 16              |   429 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            4463 |         1238 |
| No           | No                    | Yes                    |             192 |           57 |
| No           | Yes                   | No                     |            2090 |          851 |
| Yes          | No                    | No                     |            3972 |         1148 |
| Yes          | No                    | Yes                    |              82 |           17 |
| Yes          | Yes                   | No                     |            8549 |         2784 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|                    Clock Signal                    |                                                                                                                       Enable Signal                                                                                                                      |                                                                                                             Set/Reset Signal                                                                                                            | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  clk_BUFG                                          | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCMPCE/scnt_cmp_ce                                                                                                                                                        | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                                            |                1 |              1 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i            |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                    |                1 |              1 |         1.00 |
|  clk_BUFG                                          | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WLCMPCE/wcnt_lcmp_ce                                                                                                                                                      | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                                            |                1 |              1 |         1.00 |
|  clk_BUFG                                          | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WHCMPCE/wcnt_hcmp_ce                                                                                                                                                      | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                                            |                1 |              1 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i            |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                             |                1 |              1 |         1.00 |
|  clk_BUFG                                          |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req                                                                                                                                                   |                1 |              1 |         1.00 |
|  clk_BUFG                                          |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd                                                                                                                                                 |                1 |              1 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i            | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[28]_i_1_n_0                                                                                                                                                                   |                                                                                                                                                                                                                                         |                1 |              1 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i            |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                    |                1 |              1 |         1.00 |
|  MIG/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | MIG/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/tempmon_state_init                                                                                                                                   | MIG/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__9_n_0                                                                                                                                                            |                1 |              1 |         1.00 |
|  MIG/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | MIG/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/first_fail_detect                                                                                                        | MIG/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep_n_0                                                                                                                                                               |                1 |              1 |         1.00 |
|  clk_BUFG                                          |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                    |                1 |              1 |         1.00 |
|  clk_BUFG                                          |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                    |                1 |              1 |         1.00 |
|  MIG/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | MIG/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_cmd0/E[0]                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                1 |              2 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i            |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                        |                1 |              2 |         2.00 |
|  clk_BUFG                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[1]_i_1_n_0                                                                                                                                                          |                                                                                                                                                                                                                                         |                1 |              2 |         2.00 |
|  clk_BUFG                                          |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                        |                1 |              2 |         2.00 |
|  clk_BUFG                                          |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                        |                1 |              2 |         2.00 |
|  MIG/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                          | MIG/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/init_calib_complete_reg_rep__9_1                                                                                                                      |                2 |              2 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i            |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                        |                1 |              2 |         2.00 |
|  clk_BUFG                                          |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                  |                1 |              2 |         2.00 |
|  MIG/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                          | MIG/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__1_n_0                                                                                                                                                            |                2 |              2 |         1.00 |
|  MIG/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | MIG/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/rdlvl_dqs_tap_cnt_r                                                                                                                  | MIG/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__6_n_0                                                                                                                                                            |                1 |              2 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/icn_cmd_en_temp                                                                                                                                                             |                                                                                                                                                                                                                                         |                1 |              2 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i            | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/id_state[1]_i_1_n_0                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                             |                1 |              2 |         2.00 |
|  MIG/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | MIG/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/second_edge_taps_r[5]_i_2_n_0                                                                                                        | MIG/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/second_edge_taps_r[5]_i_1_n_0                                                                                       |                2 |              2 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i            |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0] |                1 |              3 |         3.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i            |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0] |                1 |              3 |         3.00 |
|  clk_BUFG                                          |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0] |                1 |              3 |         3.00 |
|  clk_BUFG                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg[2]_i_1_n_0                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                1 |              3 |         3.00 |
|  clk_BUFG                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_ld_temp_1_reg_n_0                                                                                                                                             |                                                                                                                                                                                                                                         |                3 |              3 |         1.00 |
|  clk_BUFG                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_ld_temp_1_reg_n_0                                                                                                                                                  |                                                                                                                                                                                                                                         |                3 |              3 |         1.00 |
|  clk_BUFG                                          |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0] |                1 |              3 |         3.00 |
|  MIG/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | MIG/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_dqs_tap_count_r[0][0][5]_i_1_n_0                                                                                                      | MIG/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__4_n_0                                                                                                                                                            |                1 |              3 |         3.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/icn_cmd_en_temp                                                                                                                                                             |                                                                                                                                                                                                                                         |                1 |              3 |         3.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/icn_cmd_en_temp                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                1 |              3 |         3.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/icn_cmd_en_temp                                                                                                                                                        |                                                                                                                                                                                                                                         |                1 |              3 |         3.00 |
|  MIG/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                          | MIG/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/tap_inc_wait_cnt[3]_i_1_n_0                                                                                                           |                2 |              4 |         2.00 |
|  clk_BUFG                                          |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/cnt[3]_i_1__2_n_0                                                                                                                                                            |                1 |              4 |         4.00 |
|  MIG/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | MIG/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/wr_data_en                                                                                                                                                                                      | MIG/u_mig_7series_0_mig/u_memc_ui_top_std/reset_reg_n_0                                                                                                                                                                                 |                1 |              4 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i            |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en[3]_i_1_n_0                                                                                                                                             |                1 |              4 |         4.00 |
|  MIG/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | MIG/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_cmd0/wr_accepted                                                                                                                                                                                   | MIG/u_mig_7series_0_mig/u_memc_ui_top_std/reset_reg_n_0                                                                                                                                                                                 |                1 |              4 |         4.00 |
|  Clock_Generator/inst/clk_out2                     | MIG/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/FSM_onehot_xadc_supplied_temperature.tempmon_state[3]_i_1_n_0                                                                                                                                         | MIG/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2                                                                                                                                                     |                1 |              4 |         4.00 |
|  clk_BUFG                                          |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/cnt[3]_i_1__3_n_0                                                                                                                                                            |                1 |              4 |         4.00 |
|  clk_BUFG                                          |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[13].mu_srl_reg/cnt[3]_i_1__12_n_0                                                                                                                                                          |                1 |              4 |         4.00 |
|  clk_BUFG                                          |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[14].mu_srl_reg/cnt[3]_i_1__13_n_0                                                                                                                                                          |                1 |              4 |         4.00 |
|  clk_BUFG                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/drdyCount[5]_i_2_n_0                                                                                                                                                                                               | u_ila_0/inst/ila_core_inst/u_ila_regs/drdyCount[5]_i_1_n_0                                                                                                                                                                              |                1 |              4 |         4.00 |
|  clk_BUFG                                          |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/CNT.CNT_SRL[3].cnt_srl_reg/cnt[3]_i_1__58_n_0                                                                                                                                                     |                1 |              4 |         4.00 |
|  MIG/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                          | MIG/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/incdec_wait_cnt[3]_i_1_n_0                                                                                              |                1 |              4 |         4.00 |
|  MIG/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                          | MIG/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/ocal_act_wait_cnt[3]_i_1_n_0                                                                                                           |                1 |              4 |         4.00 |
|  clk_BUFG                                          |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/CNT.CNT_SRL[0].cnt_srl_reg/cnt[3]_i_1__55_n_0                                                                                                                                                     |                1 |              4 |         4.00 |
|  clk_BUFG                                          |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/CNT.CNT_SRL[1].cnt_srl_reg/cnt[3]_i_1__56_n_0                                                                                                                                                     |                1 |              4 |         4.00 |
|  clk_BUFG                                          |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/CNT.CNT_SRL[2].cnt_srl_reg/cnt[3]_i_1__57_n_0                                                                                                                                                     |                1 |              4 |         4.00 |
|  clk_BUFG                                          |                                                                                                                                                                                                                                                          | MIG/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep_n_0                                                                                                                                                               |                1 |              4 |         4.00 |
|  MIG/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                          | MIG/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_wait_cnt[3]_i_1_n_0                                                                                                            |                2 |              4 |         2.00 |
|  clk_BUFG                                          |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[15].mu_srl_reg/cnt[3]_i_1__14_n_0                                                                                                                                                          |                1 |              4 |         4.00 |
|  clk_BUFG                                          |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[16].mu_srl_reg/cnt[3]_i_1__15_n_0                                                                                                                                                          |                1 |              4 |         4.00 |
|  clk_BUFG                                          |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/cnt[3]_i_1__0_n_0                                                                                                                                                            |                1 |              4 |         4.00 |
|  clk_BUFG                                          |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[17].mu_srl_reg/cnt[3]_i_1__16_n_0                                                                                                                                                          |                1 |              4 |         4.00 |
|  clk_BUFG                                          |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                               |                1 |              4 |         4.00 |
|  clk_BUFG                                          |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[18].mu_srl_reg/cnt[3]_i_1__17_n_0                                                                                                                                                          |                1 |              4 |         4.00 |
|  clk_BUFG                                          |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[19].mu_srl_reg/cnt[3]_i_1__18_n_0                                                                                                                                                          |                1 |              4 |         4.00 |
|  MIG/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                          | MIG/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__4_n_0                                                                                                                                                            |                2 |              4 |         2.00 |
|  clk_BUFG                                          |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[10].mu_srl_reg/cnt[3]_i_1__9_n_0                                                                                                                                                           |                1 |              4 |         4.00 |
|  clk_BUFG                                          |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[11].mu_srl_reg/cnt[3]_i_1__10_n_0                                                                                                                                                          |                1 |              4 |         4.00 |
|  clk_BUFG                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_ld_temp_1                                                                                                                                                          |                                                                                                                                                                                                                                         |                4 |              4 |         1.00 |
|  clk_BUFG                                          |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[12].mu_srl_reg/cnt[3]_i_1__11_n_0                                                                                                                                                          |                1 |              4 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/icn_cmd_en_temp                                                                                                                                                             |                                                                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  clk_BUFG                                          |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[7].tc_srl_reg/cnt[3]_i_1__30_n_0                                                                                                                                                           |                1 |              4 |         4.00 |
|  clk_BUFG                                          |                                                                                                                                                                                                                                                          | UART/uart_rstate0_0                                                                                                                                                                                                                     |                2 |              4 |         2.00 |
|  MIG/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                          | MIG/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_rd_data0/rd_buf_indx.upd_rd_buf_indx0                                                                                                                                             |                1 |              4 |         4.00 |
|  MIG/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                          | MIG/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ififo_rst                                                         |                2 |              4 |         2.00 |
|  MIG/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                          | MIG/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ififo_rst                                                         |                1 |              4 |         4.00 |
|  clk_BUFG                                          |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[11].tc_srl_reg/cnt[3]_i_1__34_n_0                                                                                                                                                          |                1 |              4 |         4.00 |
|  clk_BUFG                                          |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/STRG_QUAL.qual_strg_srl_reg/cnt[3]_i_1__59_n_0                                                                                                                                                    |                1 |              4 |         4.00 |
|  clk_BUFG                                          |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/cnt[3]_i_1__23_n_0                                                                                                                                                           |                1 |              4 |         4.00 |
|  clk_BUFG                                          |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[10].tc_srl_reg/cnt[3]_i_1__33_n_0                                                                                                                                                          |                1 |              4 |         4.00 |
|  clk_BUFG                                          |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_2[14]_i_1_n_0                                                                                                                                                                      |                2 |              4 |         2.00 |
|  clk_BUFG                                          |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_srl_fff/cnt[3]_i_1__60_n_0                                                                                                                                                                    |                1 |              4 |         4.00 |
|  clk_BUFG                                          |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[8].tc_srl_reg/cnt[3]_i_1__31_n_0                                                                                                                                                           |                1 |              4 |         4.00 |
|  clk_BUFG                                          |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[9].tc_srl_reg/cnt[3]_i_1__32_n_0                                                                                                                                                           |                1 |              4 |         4.00 |
|  clk_BUFG                                          |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[4].tc_srl_reg/cnt[3]_i_1__27_n_0                                                                                                                                                           |                1 |              4 |         4.00 |
|  clk_BUFG                                          |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[5].tc_srl_reg/cnt[3]_i_1__28_n_0                                                                                                                                                           |                1 |              4 |         4.00 |
|  clk_BUFG                                          |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[6].tc_srl_reg/cnt[3]_i_1__29_n_0                                                                                                                                                           |                1 |              4 |         4.00 |
|  clk_BUFG                                          |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[30].tc_srl_reg/cnt[3]_i_1__53_n_0                                                                                                                                                          |                1 |              4 |         4.00 |
|  clk_BUFG                                          |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[31].tc_srl_reg/cnt[3]_i_1__54_n_0                                                                                                                                                          |                1 |              4 |         4.00 |
|  clk_BUFG                                          |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[3].tc_srl_reg/cnt[3]_i_1__26_n_0                                                                                                                                                           |                1 |              4 |         4.00 |
|  clk_BUFG                                          |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[2].tc_srl_reg/cnt[3]_i_1__25_n_0                                                                                                                                                           |                1 |              4 |         4.00 |
|  clk_BUFG                                          |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[27].tc_srl_reg/cnt[3]_i_1__50_n_0                                                                                                                                                          |                1 |              4 |         4.00 |
|  clk_BUFG                                          |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[28].tc_srl_reg/cnt[3]_i_1__51_n_0                                                                                                                                                          |                1 |              4 |         4.00 |
|  clk_BUFG                                          |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[29].tc_srl_reg/cnt[3]_i_1__52_n_0                                                                                                                                                          |                1 |              4 |         4.00 |
|  clk_BUFG                                          |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[23].tc_srl_reg/cnt[3]_i_1__46_n_0                                                                                                                                                          |                1 |              4 |         4.00 |
|  MIG/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | MIG/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/rdlvl_dqs_tap_cnt_r                                                                                                                  | MIG/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__5_n_0                                                                                                                                                            |                1 |              4 |         4.00 |
|  clk_BUFG                                          |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[24].tc_srl_reg/cnt[3]_i_1__47_n_0                                                                                                                                                          |                1 |              4 |         4.00 |
|  clk_BUFG                                          |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[25].tc_srl_reg/cnt[3]_i_1__48_n_0                                                                                                                                                          |                1 |              4 |         4.00 |
|  MIG/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | MIG/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/second_edge_taps_r[5]_i_2_n_0                                                                                                        |                                                                                                                                                                                                                                         |                2 |              4 |         2.00 |
|  clk_BUFG                                          |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[26].tc_srl_reg/cnt[3]_i_1__49_n_0                                                                                                                                                          |                1 |              4 |         4.00 |
|  clk_BUFG                                          |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[1].tc_srl_reg/cnt[3]_i_1__24_n_0                                                                                                                                                           |                1 |              4 |         4.00 |
|  MIG/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | MIG/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/wait_cnt_r0                                                                                                                          | MIG/u_mig_7series_0_mig/u_ddr3_infrastructure/pi_cnt_dec_reg[0]                                                                                                                                                                         |                1 |              4 |         4.00 |
|  clk_BUFG                                          |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[20].tc_srl_reg/cnt[3]_i_1__43_n_0                                                                                                                                                          |                1 |              4 |         4.00 |
|  clk_BUFG                                          |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[21].tc_srl_reg/cnt[3]_i_1__44_n_0                                                                                                                                                          |                1 |              4 |         4.00 |
|  MIG/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | MIG/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/cal2_state_r                                                                                                                                           | MIG/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__2_n_0                                                                                                                                                            |                3 |              4 |         1.33 |
|  clk_BUFG                                          |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[22].tc_srl_reg/cnt[3]_i_1__45_n_0                                                                                                                                                          |                1 |              4 |         4.00 |
|  MIG/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | MIG/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_ck_addr_cmd_delay/wait_cnt_r0                                                                                                                  | MIG/u_mig_7series_0_mig/u_ddr3_infrastructure/po_cnt_dec_reg[0]                                                                                                                                                                         |                1 |              4 |         4.00 |
|  clk_BUFG                                          |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[19].tc_srl_reg/cnt[3]_i_1__42_n_0                                                                                                                                                          |                1 |              4 |         4.00 |
|  clk_BUFG                                          |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[16].tc_srl_reg/cnt[3]_i_1__39_n_0                                                                                                                                                          |                1 |              4 |         4.00 |
|  clk_BUFG                                          |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[17].tc_srl_reg/cnt[3]_i_1__40_n_0                                                                                                                                                          |                1 |              4 |         4.00 |
|  clk_BUFG                                          |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[18].tc_srl_reg/cnt[3]_i_1__41_n_0                                                                                                                                                          |                1 |              4 |         4.00 |
|  MIG/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | MIG/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/num_refresh0                                                                                                                                            | MIG/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/num_refresh[3]_i_1_n_0                                                                                                                 |                1 |              4 |         4.00 |
|  MIG/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | MIG/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/p_0_in0_in                                                                                                                                              | MIG/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/oclk_wr_cnt[3]_i_1_n_0                                                                                                                 |                2 |              4 |         2.00 |
|  MIG/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | MIG/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/reg_ctrl_cnt_r                                                                                                                                          | MIG/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/ddr2_pre_flag_r                                                                                                                        |                2 |              4 |         2.00 |
|  clk_BUFG                                          |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[15].tc_srl_reg/cnt[3]_i_1__38_n_0                                                                                                                                                          |                1 |              4 |         4.00 |
|  clk_BUFG                                          |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[12].tc_srl_reg/cnt[3]_i_1__35_n_0                                                                                                                                                          |                1 |              4 |         4.00 |
|  MIG/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | MIG/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrcal_wr_cnt[3]_i_2_n_0                                                                                                                                 | MIG/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrcal_wr_cnt[3]_i_1_n_0                                                                                                                |                1 |              4 |         4.00 |
|  clk_BUFG                                          |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[13].tc_srl_reg/cnt[3]_i_1__36_n_0                                                                                                                                                          |                1 |              4 |         4.00 |
|  clk_BUFG                                          |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[14].tc_srl_reg/cnt[3]_i_1__37_n_0                                                                                                                                                          |                1 |              4 |         4.00 |
|  MIG/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | MIG/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_num_reads_dec[3]_i_1_n_0                                                                                                                        | MIG/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__8_n_0                                                                                                                                                            |                2 |              4 |         2.00 |
|  clk_BUFG                                          |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[20].mu_srl_reg/cnt[3]_i_1__19_n_0                                                                                                                                                          |                1 |              4 |         4.00 |
|  clk_BUFG                                          |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[21].mu_srl_reg/cnt[3]_i_1__20_n_0                                                                                                                                                          |                1 |              4 |         4.00 |
|  MIG/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | MIG/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_row_cnt_ocal                                                                                                                                    | MIG/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_row_cnt_ocal0                                                                                                                  |                1 |              4 |         4.00 |
|  clk_BUFG                                          |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[22].mu_srl_reg/cnt[3]_i_1__21_n_0                                                                                                                                                          |                1 |              4 |         4.00 |
|  clk_BUFG                                          |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[23].mu_srl_reg/cnt[3]_i_1__22_n_0                                                                                                                                                          |                1 |              4 |         4.00 |
|  MIG/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | MIG/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/sync_cntr[3]_i_2_n_0                                                                                                                                                                                  | MIG/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/sync_cntr0__4                                                                                                                                                                        |                1 |              4 |         4.00 |
|  clk_BUFG                                          |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/cnt[3]_i_1__8_n_0                                                                                                                                                            |                1 |              4 |         4.00 |
|  MIG/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | MIG/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/E[0]                                                                                                                                                   | MIG/u_mig_7series_0_mig/u_ddr3_infrastructure/rdlvl_stg1_start_reg[0]                                                                                                                                                                   |                1 |              4 |         4.00 |
|  clk_BUFG                                          |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/cnt[3]_i_1__4_n_0                                                                                                                                                            |                1 |              4 |         4.00 |
|  MIG/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | MIG/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/FSM_sequential_fine_adj_state_r[3]_i_1_n_0                                                                               | MIG/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__2_n_0                                                                                                                                                            |                3 |              4 |         1.33 |
|  MIG/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | MIG/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/detect_rd_cnt0                                                                                                           | MIG/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/detect_rd_cnt[3]_i_1_n_0                                                                                |                2 |              4 |         2.00 |
|  clk_BUFG                                          |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/cnt[3]_i_1__5_n_0                                                                                                                                                            |                1 |              4 |         4.00 |
|  clk_BUFG                                          |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/cnt[3]_i_1__6_n_0                                                                                                                                                            |                1 |              4 |         4.00 |
|  clk_BUFG                                          |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/cnt[3]_i_1__7_n_0                                                                                                                                                            |                1 |              4 |         4.00 |
|  clk_BUFG                                          |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/cnt[3]_i_1__1_n_0                                                                                                                                                            |                1 |              4 |         4.00 |
|  MIG/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | MIG/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/stable_cnt                                                                                                                               | MIG/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/stable_cnt0                                                                                                             |                1 |              4 |         4.00 |
|  MIG/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | MIG/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_dqs_tap_count_r[0][1][5]_i_1_n_0                                                                                                      | MIG/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__3_n_0                                                                                                                                                            |                2 |              4 |         2.00 |
|  MIG/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | MIG/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wait_cnt0                                                                                                                                | MIG/u_mig_7series_0_mig/u_ddr3_infrastructure/SS[0]                                                                                                                                                                                     |                2 |              4 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i            |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/SYNC_reg                                                                                                                                                                         |                1 |              4 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i            |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[17]_0[0]                                                                                                                                  |                1 |              4 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i            |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/SR[0]                                                                                                                                                      |                1 |              4 |         4.00 |
|  MIG/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                          | MIG/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_common0/maintenance_request.maint_req_r_lcl_reg                                                                                                                |                4 |              5 |         1.25 |
|  MIG/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | MIG/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_queue0/idle_r_lcl_reg_0                                                                                                                                     |                                                                                                                                                                                                                                         |                1 |              5 |         5.00 |
|  MIG/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | MIG/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/E[0]                                                                                                                                                  | MIG/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep_n_0                                                                                                                                                               |                1 |              5 |         5.00 |
|  MIG/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | MIG/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[1].bank0/bank_queue0/idle_r_lcl_reg_0                                                                                                                                     |                                                                                                                                                                                                                                         |                1 |              5 |         5.00 |
|  MIG/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                          | MIG/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/cal1_wait_cnt_r[4]_i_1_n_0                                                                                          |                1 |              5 |         5.00 |
|  MIG/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | MIG/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_dqs_tap_count_r[0][1][5]_i_1_n_0                                                                                                      | MIG/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__4_n_0                                                                                                                                                            |                1 |              5 |         5.00 |
|  MIG/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                          | MIG/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/calib_data_offset_0[5]_i_1_n_0                                                                                                         |                1 |              5 |         5.00 |
|  MIG/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | MIG/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_cmd0/rd_accepted                                                                                                                                                                                   | MIG/u_mig_7series_0_mig/u_memc_ui_top_std/reset_reg_n_0                                                                                                                                                                                 |                2 |              5 |         2.50 |
|  MIG/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | MIG/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/entry_cnt[4]_i_1__0_n_0                          | MIG/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ofifo_rst                                                         |                2 |              5 |         2.50 |
|  clk_BUFG                                          | Aquila_SoC/D_Cache/is_amo_reg                                                                                                                                                                                                                            |                                                                                                                                                                                                                                         |                1 |              5 |         5.00 |
|  MIG/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | MIG/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/entry_cnt[4]_i_1_n_0                             | MIG/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ofifo_rst                                                         |                1 |              5 |         5.00 |
|  Clock_Generator/inst/clk_out2                     |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                2 |              5 |         2.50 |
|  MIG/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | MIG/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/FSM_sequential_wl_state_r[4]_i_1_n_0                                                                                                     | MIG/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__4_n_0                                                                                                                                                            |                4 |              5 |         1.25 |
|  clk_BUFG                                          | Aquila_SoC/RISCV_CORE0/Decode/we                                                                                                                                                                                                                         | rst                                                                                                                                                                                                                                     |                2 |              5 |         2.50 |
|  MIG/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                          | MIG/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/not_empty_wait_cnt[4]_i_1_n_0                                                                                                         |                1 |              5 |         5.00 |
|  clk_BUFG                                          | Aquila_SoC/D_Cache/N_LINES_cnt[4]_i_1_n_0                                                                                                                                                                                                                | rst                                                                                                                                                                                                                                     |                3 |              5 |         1.67 |
|  MIG/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                          | MIG/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/granted_col_r_reg_0                                                                                                                  |                3 |              5 |         1.67 |
|  MIG/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | MIG/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/pb_cnt_eye_size_r                                                                                                                    | MIG/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[0].pb_cnt_eye_size_r[0][4]_i_1_n_0                                                              |                1 |              5 |         5.00 |
|  MIG/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | MIG/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_num_writes_dec[4]_i_2_n_0                                                                                                                       | MIG/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_row0_rd_done1                                                                                                                  |                2 |              5 |         2.50 |
|  MIG/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | MIG/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[1].pb_cnt_eye_size_r[1][4]_i_2_n_0                                                                               | MIG/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[1].pb_cnt_eye_size_r[1][4]_i_1_n_0                                                              |                1 |              5 |         5.00 |
|  MIG/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | MIG/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[2].pb_cnt_eye_size_r[2][4]_i_2_n_0                                                                               | MIG/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[2].pb_cnt_eye_size_r[2][4]_i_1_n_0                                                              |                1 |              5 |         5.00 |
|  MIG/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | MIG/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[4].pb_cnt_eye_size_r[4][4]_i_2_n_0                                                                               | MIG/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[4].pb_cnt_eye_size_r[4][4]_i_1_n_0                                                              |                1 |              5 |         5.00 |
|  MIG/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | MIG/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[7].pb_cnt_eye_size_r[7][4]_i_2_n_0                                                                               | MIG/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[7].pb_cnt_eye_size_r[7][4]_i_1_n_0                                                              |                1 |              5 |         5.00 |
|  MIG/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | MIG/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[6].pb_cnt_eye_size_r[6][4]_i_2_n_0                                                                               | MIG/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[6].pb_cnt_eye_size_r[6][4]_i_1_n_0                                                              |                1 |              5 |         5.00 |
|  MIG/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | MIG/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[3].pb_cnt_eye_size_r[3][4]_i_2_n_0                                                                               | MIG/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[3].pb_cnt_eye_size_r[3][4]_i_1_n_0                                                              |                1 |              5 |         5.00 |
|  MIG/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | MIG/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/idel_dec_cnt[4]_i_1_n_0                                                                                                              | MIG/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__7_n_0                                                                                                                                                            |                2 |              5 |         2.50 |
|  MIG/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | MIG/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[5].pb_cnt_eye_size_r[5][4]_i_2_n_0                                                                               | MIG/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[5].pb_cnt_eye_size_r[5][4]_i_1_n_0                                                              |                1 |              5 |         5.00 |
|  MIG/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | MIG/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/idelay_tap_cnt_r[0][0][4]_i_1_n_0                                                                                                    |                                                                                                                                                                                                                                         |                1 |              5 |         5.00 |
|  MIG/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | MIG/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/rank_mach0/rank_common0/sel                                                                                                                                                                     | MIG/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/rank_mach0/rank_common0/maint_prescaler.maint_prescaler_r[4]_i_1_n_0                                                                                                           |                1 |              5 |         5.00 |
|  MIG/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | MIG/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_row_cnt                                                                                                                                         | MIG/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/row_cnt_victim_rotate.complex_row_cnt[4]_i_1_n_0                                                                                       |                2 |              5 |         2.50 |
|  MIG/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | MIG/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[2].bank0/bank_queue0/idle_r_lcl_reg_0                                                                                                                                     |                                                                                                                                                                                                                                         |                1 |              5 |         5.00 |
|  clk_BUFG                                          | Aquila_SoC/RISCV_CORE0/Execute/MulDiv/ready1_o_reg_0[0]                                                                                                                                                                                                  | Aquila_SoC/RISCV_CORE0/Fetch/pc_o1                                                                                                                                                                                                      |                2 |              5 |         2.50 |
|  MIG/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | MIG/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/po_stg2_wrcal_cnt_reg[0]_0[0]                                                                                                                          |                                                                                                                                                                                                                                         |                2 |              5 |         2.50 |
|  MIG/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | MIG/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[3].bank0/bank_queue0/idle_r_lcl_reg_0                                                                                                                                     |                                                                                                                                                                                                                                         |                3 |              5 |         1.67 |
|  MIG/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | MIG/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/rank_mach0/rank_common0/refresh_timer.refresh_timer_r0_0                                                                                                                                        | MIG/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/rank_mach0/rank_common0/refresh_timer.refresh_timer_r[5]_i_1_n_0                                                                                                               |                2 |              6 |         3.00 |
|  MIG/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                          | MIG/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/pi_stg2_reg_l_timing[5]_i_1_n_0                                                                                     |                2 |              6 |         3.00 |
|  MIG/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | MIG/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/tap_cnt_cpt_r                                                                                                                        | MIG/u_mig_7series_0_mig/u_ddr3_infrastructure/new_cnt_cpt_r_reg[0]                                                                                                                                                                      |                1 |              6 |         6.00 |
|  MIG/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | MIG/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/smallest[1][5]_i_1_n_0                                                                                                                   | MIG/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__4_n_0                                                                                                                                                            |                1 |              6 |         6.00 |
|  MIG/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | MIG/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/first_fail_detect                                                                                                        | MIG/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__2_n_0                                                                                                                                                            |                2 |              6 |         3.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i            | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_sel                                                                                                                                                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                             |                3 |              6 |         2.00 |
|  MIG/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | MIG/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/smallest[0][5]_i_1_n_0                                                                                                                   | MIG/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__4_n_0                                                                                                                                                            |                1 |              6 |         6.00 |
|  MIG/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | MIG/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/stable_pass_cnt                                                                                                          | MIG/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep_n_0                                                                                                                                                               |                2 |              6 |         3.00 |
|  MIG/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | MIG/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/cnt_idel_dec_cpt_r[5]_i_1_n_0                                                                                                        |                                                                                                                                                                                                                                         |                4 |              6 |         1.50 |
|  MIG/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | MIG/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/first_edge_taps_r[5]_i_2_n_0                                                                                                         | MIG/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/first_edge_taps_r[5]_i_1_n_0                                                                                        |                2 |              6 |         3.00 |
|  MIG/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | MIG/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/rdlvl_dqs_tap_cnt_r[0][0][5]_i_1_n_0                                                                                                 | MIG/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__7_n_0                                                                                                                                                            |                2 |              6 |         3.00 |
|  MIG/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | MIG/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/pi_rdval_cnt[5]_i_1_n_0                                                                                                              | MIG/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__7_n_0                                                                                                                                                            |                4 |              6 |         1.50 |
|  clk_BUFG                                          |                                                                                                                                                                                                                                                          | Aquila_SoC/RISCV_CORE0/Execute/addr_o_reg[30]_1                                                                                                                                                                                         |                1 |              6 |         6.00 |
|  MIG/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | MIG/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/right_edge_taps_r[5]_i_1_n_0                                                                                                         | MIG/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__7_n_0                                                                                                                                                            |                3 |              6 |         2.00 |
|  clk_BUFG                                          | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/U_NS1/I_YESLUT6.I_YES_OREG.O_reg_reg_1                                                                                                                                                                         | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/U_NS1/I_YESLUT6.I_YES_OREG.O_reg_reg_2                                                                                                                                                        |                3 |              6 |         2.00 |
|  MIG/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | MIG/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/rd_byte_data_offset                                                                                                      | MIG/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/rd_byte_data_offset[0][5]_i_1_n_0                                                                       |                2 |              6 |         3.00 |
|  clk_BUFG                                          | Aquila_SoC/RISCV_CORE0/Execute/MulDiv/cnt[5]_i_2_n_0                                                                                                                                                                                                     | Aquila_SoC/RISCV_CORE0/Decode/SR[0]                                                                                                                                                                                                     |                2 |              6 |         3.00 |
|  MIG/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | MIG/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_ck_addr_cmd_delay/delaydec_cnt_r0                                                                                                              | MIG/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_ck_addr_cmd_delay/delaydec_cnt_r[5]_i_1_n_0                                                                                   |                2 |              6 |         3.00 |
|  MIG/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | MIG/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/p_44_out                                                                                                                 | MIG/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__3_n_0                                                                                                                                                            |                2 |              6 |         3.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i            |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/SR[0]                                                                                                                                                                            |                1 |              6 |         6.00 |
|  MIG/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | MIG/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_inc[1][5]_i_1_n_0                                                                                                                   | MIG/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__4_n_0                                                                                                                                                            |                1 |              6 |         6.00 |
|  MIG/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | MIG/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_dec_cnt[5]_i_1_n_0                                                                                                                  | MIG/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__3_n_0                                                                                                                                                            |                3 |              6 |         2.00 |
|  MIG/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | MIG/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/dec_cnt[5]_i_1_n_0                                                                                                       | MIG/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__2_n_0                                                                                                                                                            |                2 |              6 |         3.00 |
|  MIG/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | MIG/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/inc_cnt                                                                                                                  | MIG/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep_n_0                                                                                                                                                               |                4 |              6 |         1.50 |
|  MIG/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | MIG/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/init_dec_cnt                                                                                                             | MIG/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep_n_0                                                                                                                                                               |                2 |              6 |         3.00 |
|  MIG/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | MIG/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/final_data_offset_mc                                                                                                     |                                                                                                                                                                                                                                         |                1 |              6 |         6.00 |
|  MIG/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | MIG/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_inc[0][5]_i_1_n_0                                                                                                                   | MIG/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__4_n_0                                                                                                                                                            |                3 |              6 |         2.00 |
|  clk_BUFG                                          |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/halt_detection_inst/SS[0]                                                                                                                                                                   |                2 |              6 |         3.00 |
|  MIG/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | MIG/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_tap_count_r[5]_i_1_n_0                                                                                                                | MIG/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__4_n_0                                                                                                                                                            |                3 |              6 |         2.00 |
|  MIG/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | MIG/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_dqs_tap_count_r[0][0][5]_i_1_n_0                                                                                                      | MIG/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__5_n_0                                                                                                                                                            |                2 |              6 |         3.00 |
|  MIG/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                          | MIG/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/cnt_cmd_r[6]_i_1_n_0                                                                                                                   |                2 |              7 |         3.50 |
|  clk_BUFG                                          |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/SR[0]                                                                                                                                                                   |                3 |              7 |         2.33 |
|  clk_BUFG                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/xsdb_rden_ffa                                                                                                                                                                                                      | u_ila_0/inst/ila_core_inst/u_ila_regs/count10                                                                                                                                                                                           |                2 |              7 |         3.50 |
|  clk_BUFG                                          |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_2[15]_i_1_n_0                                                                                                                                                                      |                2 |              7 |         3.50 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i            |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_STATIC_STATUS/clear                                                                                                                                             |                3 |              7 |         2.33 |
|  clk_BUFG                                          |                                                                                                                                                                                                                                                          | UART/uart_rbaud[8]_i_1_n_0                                                                                                                                                                                                              |                2 |              7 |         3.50 |
|  clk_BUFG                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/xsdb_rden_ff9                                                                                                                                                                                                      | u_ila_0/inst/ila_core_inst/u_ila_regs/count00                                                                                                                                                                                           |                2 |              7 |         3.50 |
|  clk_BUFG                                          | u_ila_0/inst/ila_core_inst/ADV_TRIG.u_adv_trig/bram_addr[6]_i_1_n_0                                                                                                                                                                                      |                                                                                                                                                                                                                                         |                2 |              7 |         3.50 |
|  MIG/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | MIG/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_timing[3]_i_1__0_n_0                      | MIG/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ofifo_rst                                                         |                2 |              8 |         4.00 |
|  MIG/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | MIG/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0__0                                       | MIG/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ofifo_rst                                                         |                2 |              8 |         4.00 |
|  clk_BUFG                                          | Aquila_SoC/RISCV_CORE0/Writeback/sys_jump_r_reg_0[0]                                                                                                                                                                                                     | rst                                                                                                                                                                                                                                     |                3 |              8 |         2.67 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i            |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD[6]_i_1_n_0                                                                                                                                                           |                2 |              8 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i            |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/counter[7]_i_1_n_0                                                                                                                                                      |                3 |              8 |         2.67 |
|  MIG/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | MIG/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/wrdq_div2_4to1_rdlvl_first.phy_wrdata[127]_i_1_n_0                                                                                                                                     |                                                                                                                                                                                                                                         |                3 |              8 |         2.67 |
|  MIG/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | MIG/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/mpr_rd_rise0_prev_r0                                                                                                                 |                                                                                                                                                                                                                                         |                2 |              8 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                  |                2 |              8 |         4.00 |
|  MIG/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | MIG/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrcal_reads[7]_i_2_n_0                                                                                                                                  | MIG/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrcal_reads05_out                                                                                                                      |                3 |              8 |         2.67 |
|  clk_BUFG                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                  |                2 |              8 |         4.00 |
|  MIG/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | MIG/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_timing[3]_i_1__1_n_0                      | MIG/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ofifo_rst                                                         |                4 |              8 |         2.00 |
|  MIG/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | MIG/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_common0/rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[7]_i_1_n_0                                                                                                                      |                                                                                                                                                                                                                                         |                3 |              8 |         2.67 |
|  MIG/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | MIG/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0                                          | MIG/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ofifo_rst                                                         |                2 |              8 |         4.00 |
|  MIG/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | MIG/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_data_control.wr_data_addr_le__2                                                                                                                                                     | MIG/u_mig_7series_0_mig/u_memc_ui_top_std/reset_reg_n_0                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  clk_BUFG                                          | u_ila_0/inst/ila_core_inst/ADV_TRIG_MEM_READ.u_fsm_memory_read_inst/E[0]                                                                                                                                                                                 |                                                                                                                                                                                                                                         |                2 |              8 |         4.00 |
|  MIG/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | MIG/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_rd_data0/not_strict_mode.status_ram.rd_buf_we_r1                                                                                                                                                   |                                                                                                                                                                                                                                         |                1 |              8 |         8.00 |
|  MIG/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | MIG/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_timing[3]_i_1_n_0                         | MIG/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ofifo_rst                                                         |                2 |              8 |         4.00 |
|  MIG/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | MIG/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0__0                                       | MIG/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ofifo_rst                                                         |                3 |              8 |         2.67 |
|  clk_BUFG                                          | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/U_NS1/I_YESLUT6.I_YES_OREG.O_reg_reg_1                                                                                                                                                                         | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/U_NS0/dout_reg1_reg                                                                                                                                                                           |                2 |              8 |         4.00 |
|  clk_BUFG                                          | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/U_NS1/I_YESLUT6.I_YES_OREG.O_reg_reg_1                                                                                                                                                                         | u_ila_0/inst/ila_core_inst/ADV_TRIG.u_adv_trig/SEQUENCER_STATE_O[7]_i_1_n_0                                                                                                                                                             |                2 |              8 |         4.00 |
|  MIG/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | MIG/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0                                          | MIG/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ofifo_rst                                                         |                2 |              8 |         4.00 |
|  clk_BUFG                                          |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/timer_rst                                                                                                                                                    |                2 |              8 |         4.00 |
|  MIG/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | MIG/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_timing[3]_i_1__2_n_0                      | MIG/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ofifo_rst                                                         |                2 |              8 |         4.00 |
|  clk_BUFG                                          |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/ADV_TRIG_MEM_READ.u_fsm_memory_read_inst/CFG_DATA_O[15]_i_1_n_0                                                                                                                                              |                1 |              8 |         8.00 |
|  clk_BUFG                                          |                                                                                                                                                                                                                                                          | UART/uart_rbaud[15]_i_1_n_0                                                                                                                                                                                                             |                4 |              9 |         2.25 |
|  MIG/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                          | MIG/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/cnt_dllk_zqinit_r[7]_i_1_n_0                                                                                                           |                2 |              9 |         4.50 |
|  MIG/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                          | MIG/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/clear                                                                                                                                  |                3 |              9 |         3.00 |
|  clk_BUFG                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/sel                                                                                                                                                                                                                | u_ila_0/inst/ila_core_inst/u_ila_regs/clk_lost_cnt[7]_i_1_n_0                                                                                                                                                                           |                3 |              9 |         3.00 |
|  MIG/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | MIG/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/po_rdval_cnt[8]_i_1_n_0                                                                                                                  | MIG/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__5_n_0                                                                                                                                                            |                4 |              9 |         2.25 |
|  clk_BUFG                                          | synchronizer/DMEM_done__0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                                           |                                                                                                                                                                                                                                         |                2 |              9 |         4.50 |
|  MIG/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | synchronizer/DMEM_strobe/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                                            |                                                                                                                                                                                                                                         |                2 |              9 |         4.50 |
|  MIG/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | synchronizer/IMEM_strobe/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                                            |                                                                                                                                                                                                                                         |                2 |              9 |         4.50 |
|  clk_BUFG                                          | Aquila_SoC/RISCV_CORE0/Execute/addr_o_reg[30]_0[0]                                                                                                                                                                                                       |                                                                                                                                                                                                                                         |                4 |              9 |         2.25 |
|  clk_BUFG                                          | synchronizer/IMEM_done__0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                                           |                                                                                                                                                                                                                                         |                2 |              9 |         4.50 |
|  MIG/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | MIG/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/pwron_ce_r                                                                                                                                              | MIG/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__13_n_0                                                                                                                                                           |                3 |              9 |         3.00 |
|  MIG/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | synchronizer/DMEM_rw/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                                                |                                                                                                                                                                                                                                         |                2 |              9 |         4.50 |
|  MIG/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | MIG/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/stg1_wr_rd_cnt[8]_i_1_n_0                                                                                                                               |                                                                                                                                                                                                                                         |                4 |              9 |         2.25 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i            |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                  |                2 |             10 |         5.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_CE                                                                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n                                                                                                                                                                           |                3 |             10 |         3.33 |
|  clk_BUFG                                          | u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/reset_out_reg[0]_0[0]                                                                                                                                                                                        |                                                                                                                                                                                                                                         |                3 |             10 |         3.33 |
|  clk_BUFG                                          | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCE/E[0]                                                                                                                                                                  | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/SR[0]                                                                                                                                              |                2 |             10 |         5.00 |
|  clk_BUFG                                          | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WCE/E[0]                                                                                                                                                                  | u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                                        |                2 |             10 |         5.00 |
|  clk_BUFG                                          | u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/read_addr[9]_i_1_n_0                                                                                                                                                                                    |                                                                                                                                                                                                                                         |                5 |             10 |         2.00 |
|  MIG/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | MIG/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_address0                                                                                                                                        | MIG/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__7_n_0                                                                                                                                                            |                3 |             10 |         3.33 |
|  MIG/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | MIG/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/tempmon_state[10]_i_1_n_0                                                                                                                            | MIG/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__11_n_0                                                                                                                                                           |                6 |             11 |         1.83 |
|  Clock_Generator/inst/clk_out2                     | MIG/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_en                                                                                                                                                             | MIG/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer0__20                                                                                                                                          |                2 |             11 |         5.50 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[1]                                                  |                2 |             12 |         6.00 |
|  Clock_Generator/inst/clk_out2                     | MIG/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature                                                                                                                                                                 | MIG/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2                                                                                                                                                     |                3 |             12 |         4.00 |
|  MIG/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | MIG/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/sr_valid_r2                                                                                                                          | MIG/u_mig_7series_0_mig/u_ddr3_infrastructure/samp_edge_cnt0_en_r_reg                                                                                                                                                                   |                3 |             12 |         4.00 |
|  MIG/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | MIG/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/device_temp_r[11]_i_1_n_0                                                                                                                                                                             |                                                                                                                                                                                                                                         |               12 |             12 |         1.00 |
|  MIG/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | MIG/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/samp_edge_cnt1_en_r                                                                                                                  | MIG/u_mig_7series_0_mig/u_ddr3_infrastructure/samp_edge_cnt0_en_r_reg                                                                                                                                                                   |                3 |             12 |         4.00 |
|  MIG/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | MIG/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/p_45_out                                                                                                                                 | MIG/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__5_n_0                                                                                                                                                            |                3 |             12 |         4.00 |
|  MIG/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | MIG/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/tempmon_state_init                                                                                                                                   | MIG/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__11_n_0                                                                                                                                                           |                2 |             12 |         6.00 |
|  clk_BUFG                                          |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[15]_i_1_n_0                                                                                                                                                                      |                7 |             12 |         1.71 |
|  clk_BUFG                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[1]                                                  |                2 |             12 |         6.00 |
|  MIG/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | MIG/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/my_full[1]_i_1__0_n_0                | MIG/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ififo_rst                                                         |                4 |             13 |         3.25 |
|  Clock_Generator/inst/clk_out2                     |                                                                                                                                                                                                                                                          | MIG/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2                                                                                                                                                     |                4 |             13 |         3.25 |
|  MIG/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | MIG/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/my_full[1]_i_1_n_0                   | MIG/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ififo_rst                                                         |                4 |             13 |         3.25 |
|  clk_BUFG                                          | synchronizer/DMEM_strobe/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                                                                    |                                                                                                                                                                                                                                         |                3 |             14 |         4.67 |
|  MIG/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | synchronizer/DMEM_done__0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                                                                   |                                                                                                                                                                                                                                         |                3 |             14 |         4.67 |
|  clk_BUFG                                          | Aquila_SoC/RISCV_CORE0/Writeback/sys_jump_r_reg_0[1]                                                                                                                                                                                                     | rst                                                                                                                                                                                                                                     |                6 |             14 |         2.33 |
|  clk_BUFG                                          | synchronizer/DMEM_rw/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                                                                        |                                                                                                                                                                                                                                         |                3 |             14 |         4.67 |
|  MIG/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                          | MIG/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__7_n_0                                                                                                                                                            |                8 |             14 |         1.75 |
|  MIG/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | synchronizer/IMEM_done__0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                                                                   |                                                                                                                                                                                                                                         |                3 |             14 |         4.67 |
|  clk_BUFG                                          | synchronizer/IMEM_strobe/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                                                                    |                                                                                                                                                                                                                                         |                3 |             14 |         4.67 |
|  Clock_Generator/inst/clk_out2                     |                                                                                                                                                                                                                                                          | MIG/u_mig_7series_0_mig/u_iodelay_ctrl/AS[0]                                                                                                                                                                                            |                4 |             15 |         3.75 |
|  clk_BUFG                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__5_n_0                                                                                                                                                                  |                                                                                                                                                                                                                                         |                3 |             16 |         5.33 |
|  MIG/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                          | MIG/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[0].prev_sr_diff_r[0]_i_1_n_0                                                         |                3 |             16 |         5.33 |
|  clk_BUFG                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_16/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__15_n_0                                                                                                                                                                 |                                                                                                                                                                                                                                         |                4 |             16 |         4.00 |
|  MIG/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | MIG/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/cmd_pipe_plus.wr_data_en_reg_0                                                                                                                                                                  |                                                                                                                                                                                                                                         |                2 |             16 |         8.00 |
|  clk_BUFG                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__14_n_0                                                                                                                                                                 |                                                                                                                                                                                                                                         |                6 |             16 |         2.67 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i            |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[1]                                                  |                3 |             16 |         5.33 |
|  clk_BUFG                                          |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_3[15]_i_1_n_0                                                                                                                                                                      |                7 |             16 |         2.29 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                        |                                                                                                                                                                                                                                         |                2 |             16 |         8.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0][0] |                                                                                                                                                                                                                                         |                3 |             16 |         5.33 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/E[0]                                                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                        |                4 |             16 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/icn_cmd_en_reg[6][0]                                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                        |                2 |             16 |         8.00 |
|  clk_BUFG                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/ADV_TRIG_STREAM.reg_stream_ffc/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__13_n_0                                                                                                                                         |                                                                                                                                                                                                                                         |                5 |             16 |         3.20 |
|  clk_BUFG                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_test0                                                                                                                                                                                             |                                                                                                                                                                                                                                         |                4 |             16 |         4.00 |
|  MIG/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                          | MIG/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__5_n_0                                                                                                                                                            |                9 |             16 |         1.78 |
|  clk_BUFG                                          | u_ila_0/inst/ila_core_inst/ADV_TRIG_MEM_READ.u_fsm_memory_read_inst/BRAM_DATA[15]_i_1_n_0                                                                                                                                                                |                                                                                                                                                                                                                                         |                4 |             16 |         4.00 |
|  clk_BUFG                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]                                                |                                                                                                                                                                                                                                         |                4 |             16 |         4.00 |
|  clk_BUFG                                          | u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/multiple_enable_latency.enable_out_reg[3]_0[0]                                                                                                                                                          |                                                                                                                                                                                                                                         |                5 |             16 |         3.20 |
|  clk_BUFG                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/adv_rb_drdy1                                                                                                                                                                                                       |                                                                                                                                                                                                                                         |                4 |             16 |         4.00 |
|  clk_BUFG                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_80/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__1_n_0                                                                                                                                                                  |                                                                                                                                                                                                                                         |                3 |             16 |         5.33 |
|  MIG/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | MIG/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/occupied_counter.occ_cnt[15]_i_1_n_0                                                                                                                                                      | MIG/u_mig_7series_0_mig/u_memc_ui_top_std/reset_reg_n_0                                                                                                                                                                                 |                4 |             16 |         4.00 |
|  clk_BUFG                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_81/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__2_n_0                                                                                                                                                                  |                                                                                                                                                                                                                                         |                5 |             16 |         3.20 |
|  clk_BUFG                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_82/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__3_n_0                                                                                                                                                                  |                                                                                                                                                                                                                                         |                2 |             16 |         8.00 |
|  clk_BUFG                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__11_n_0                                                                                                                                                                 |                                                                                                                                                                                                                                         |                6 |             16 |         2.67 |
|  clk_BUFG                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__7_n_0                                                                                                                                                          |                                                                                                                                                                                                                                         |                7 |             16 |         2.29 |
|  clk_BUFG                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_84/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__4_n_0                                                                                                                                                                  |                                                                                                                                                                                                                                         |                2 |             16 |         8.00 |
|  clk_BUFG                                          |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[1]                                                  |                3 |             16 |         5.33 |
|  clk_BUFG                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_85/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__6_n_0                                                                                                                                                                  |                                                                                                                                                                                                                                         |                6 |             16 |         2.67 |
|  clk_BUFG                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_18/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__0_n_0                                                                                                                                                                  |                                                                                                                                                                                                                                         |                4 |             16 |         4.00 |
|  clk_BUFG                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__9_n_0                                                                                                                                                                  |                                                                                                                                                                                                                                         |                5 |             16 |         3.20 |
|  clk_BUFG                                          |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_iport0_o[0]                                                                                                                                               |                8 |             16 |         2.00 |
|  clk_BUFG                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__8_n_0                                                                                                                                                                  |                                                                                                                                                                                                                                         |                6 |             16 |         2.67 |
|  clk_BUFG                                          |                                                                                                                                                                                                                                                          | UART/uart_xbaud[0]_i_1_n_0                                                                                                                                                                                                              |                4 |             16 |         4.00 |
|  clk_BUFG                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_6/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                      |                                                                                                                                                                                                                                         |                6 |             16 |         2.67 |
|  clk_BUFG                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__10_n_0                                                                                                                                                                  |                                                                                                                                                                                                                                         |                4 |             16 |         4.00 |
|  clk_BUFG                                          | u_ila_0/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter[16]_i_1_n_0                                                                                                                                                                    |                                                                                                                                                                                                                                         |                8 |             17 |         2.12 |
|  clk_BUFG                                          | u_ila_0/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[2].U_COUNTER/counter[16]_i_1_n_0                                                                                                                                                                    |                                                                                                                                                                                                                                         |                5 |             17 |         3.40 |
|  clk_BUFG                                          | u_ila_0/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[1].U_COUNTER/counter[16]_i_1_n_0                                                                                                                                                                    |                                                                                                                                                                                                                                         |                5 |             17 |         3.40 |
|  clk_BUFG                                          | u_ila_0/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[0].U_COUNTER/counter[16]_i_1_n_0                                                                                                                                                                    |                                                                                                                                                                                                                                         |                5 |             17 |         3.40 |
|  clk_BUFG                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd[0]_i_1_n_0                                                                                                                                                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                5 |             17 |         3.40 |
|  clk_BUFG                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr[16]_i_1_n_0                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                5 |             17 |         3.40 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/icn_cmd_en_temp                                                                                                                                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                3 |             18 |         6.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i            |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[0]                                                  |                3 |             18 |         6.00 |
|  clk_BUFG                                          |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[0]                                                  |                3 |             18 |         6.00 |
|  clk_BUFG                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg[17]_i_1_n_0                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                3 |             18 |         6.00 |
|  MIG/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | MIG/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/rank_mach0/rank_common0/zq_cntrl.zq_timer.zq_timer_r[0]_i_2_n_0                                                                                                                                 | MIG/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/rank_mach0/rank_common0/zq_cntrl.zq_timer.zq_timer_r0                                                                                                                          |                5 |             20 |         4.00 |
|  clk_BUFG                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_den_o                                                                                                                                                                                               | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/G_1PIPE_IFACE.s_den_r_reg                                                                                                                                            |                3 |             20 |         6.67 |
|  MIG/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                          | MIG/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep_n_0                                                                                                                                                               |               12 |             20 |         1.67 |
|  MIG/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                          | MIG/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__6_n_0                                                                                                                                                            |               11 |             21 |         1.91 |
|  clk_BUFG                                          |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/use_probe_debug_circuit                                                                                                                                                                                      |                7 |             21 |         3.00 |
|  clk_BUFG                                          | Aquila_SoC/I_Cache/TAG_[25][3][22]_i_1_n_0                                                                                                                                                                                                               | rst                                                                                                                                                                                                                                     |                6 |             23 |         3.83 |
|  clk_BUFG                                          | Aquila_SoC/I_Cache/TAG_[18][0][22]_i_1_n_0                                                                                                                                                                                                               | rst                                                                                                                                                                                                                                     |                8 |             23 |         2.88 |
|  clk_BUFG                                          | Aquila_SoC/I_Cache/TAG_[23][1][22]_i_1_n_0                                                                                                                                                                                                               | rst                                                                                                                                                                                                                                     |               10 |             23 |         2.30 |
|  clk_BUFG                                          | Aquila_SoC/I_Cache/TAG_[12][2][22]_i_1_n_0                                                                                                                                                                                                               | rst                                                                                                                                                                                                                                     |               10 |             23 |         2.30 |
|  clk_BUFG                                          | Aquila_SoC/I_Cache/TAG_[20][3][22]_i_1_n_0                                                                                                                                                                                                               | rst                                                                                                                                                                                                                                     |                5 |             23 |         4.60 |
|  clk_BUFG                                          | Aquila_SoC/I_Cache/TAG_[21][3][22]_i_1_n_0                                                                                                                                                                                                               | rst                                                                                                                                                                                                                                     |                6 |             23 |         3.83 |
|  clk_BUFG                                          | Aquila_SoC/I_Cache/TAG_[13][2][22]_i_1_n_0                                                                                                                                                                                                               | rst                                                                                                                                                                                                                                     |               12 |             23 |         1.92 |
|  clk_BUFG                                          | Aquila_SoC/I_Cache/TAG_[24][1][22]_i_1_n_0                                                                                                                                                                                                               | rst                                                                                                                                                                                                                                     |                8 |             23 |         2.88 |
|  clk_BUFG                                          | Aquila_SoC/I_Cache/TAG_[27][1][22]_i_1_n_0                                                                                                                                                                                                               | rst                                                                                                                                                                                                                                     |                6 |             23 |         3.83 |
|  clk_BUFG                                          | Aquila_SoC/I_Cache/TAG_[26][0][22]_i_1_n_0                                                                                                                                                                                                               | rst                                                                                                                                                                                                                                     |                6 |             23 |         3.83 |
|  clk_BUFG                                          | Aquila_SoC/I_Cache/TAG_[20][2][22]_i_1_n_0                                                                                                                                                                                                               | rst                                                                                                                                                                                                                                     |                6 |             23 |         3.83 |
|  clk_BUFG                                          | Aquila_SoC/I_Cache/TAG_[27][2][22]_i_1_n_0                                                                                                                                                                                                               | rst                                                                                                                                                                                                                                     |                9 |             23 |         2.56 |
|  clk_BUFG                                          | Aquila_SoC/I_Cache/TAG_[28][1][22]_i_1_n_0                                                                                                                                                                                                               | rst                                                                                                                                                                                                                                     |                6 |             23 |         3.83 |
|  clk_BUFG                                          | Aquila_SoC/I_Cache/TAG_[18][1][22]_i_1_n_0                                                                                                                                                                                                               | rst                                                                                                                                                                                                                                     |                6 |             23 |         3.83 |
|  clk_BUFG                                          | Aquila_SoC/I_Cache/TAG_[13][1][22]_i_1_n_0                                                                                                                                                                                                               | rst                                                                                                                                                                                                                                     |                6 |             23 |         3.83 |
|  clk_BUFG                                          | Aquila_SoC/I_Cache/TAG_[23][2][22]_i_1_n_0                                                                                                                                                                                                               | rst                                                                                                                                                                                                                                     |                9 |             23 |         2.56 |
|  clk_BUFG                                          | Aquila_SoC/I_Cache/TAG_[27][3][22]_i_1_n_0                                                                                                                                                                                                               | rst                                                                                                                                                                                                                                     |                4 |             23 |         5.75 |
|  clk_BUFG                                          | Aquila_SoC/I_Cache/TAG_[21][1][22]_i_1_n_0                                                                                                                                                                                                               | rst                                                                                                                                                                                                                                     |                8 |             23 |         2.88 |
|  clk_BUFG                                          | Aquila_SoC/I_Cache/TAG_[29][0][22]_i_1_n_0                                                                                                                                                                                                               | rst                                                                                                                                                                                                                                     |               11 |             23 |         2.09 |
|  clk_BUFG                                          | Aquila_SoC/I_Cache/TAG_[20][1][22]_i_1_n_0                                                                                                                                                                                                               | rst                                                                                                                                                                                                                                     |                7 |             23 |         3.29 |
|  clk_BUFG                                          | Aquila_SoC/I_Cache/TAG_[22][2][22]_i_1_n_0                                                                                                                                                                                                               | rst                                                                                                                                                                                                                                     |                9 |             23 |         2.56 |
|  clk_BUFG                                          | Aquila_SoC/I_Cache/TAG_[24][0][22]_i_1_n_0                                                                                                                                                                                                               | rst                                                                                                                                                                                                                                     |               11 |             23 |         2.09 |
|  clk_BUFG                                          | Aquila_SoC/I_Cache/TAG_[24][2][22]_i_1_n_0                                                                                                                                                                                                               | rst                                                                                                                                                                                                                                     |                6 |             23 |         3.83 |
|  clk_BUFG                                          | Aquila_SoC/I_Cache/TAG_[25][0][22]_i_1_n_0                                                                                                                                                                                                               | rst                                                                                                                                                                                                                                     |                8 |             23 |         2.88 |
|  clk_BUFG                                          | Aquila_SoC/I_Cache/TAG_[25][1][22]_i_1_n_0                                                                                                                                                                                                               | rst                                                                                                                                                                                                                                     |                8 |             23 |         2.88 |
|  clk_BUFG                                          | Aquila_SoC/I_Cache/TAG_[27][0][22]_i_1_n_0                                                                                                                                                                                                               | rst                                                                                                                                                                                                                                     |                6 |             23 |         3.83 |
|  clk_BUFG                                          | Aquila_SoC/I_Cache/TAG_[18][3][22]_i_1_n_0                                                                                                                                                                                                               | rst                                                                                                                                                                                                                                     |                5 |             23 |         4.60 |
|  clk_BUFG                                          | Aquila_SoC/I_Cache/TAG_[20][0][22]_i_1_n_0                                                                                                                                                                                                               | rst                                                                                                                                                                                                                                     |                8 |             23 |         2.88 |
|  clk_BUFG                                          | Aquila_SoC/I_Cache/TAG_[22][3][22]_i_1_n_0                                                                                                                                                                                                               | rst                                                                                                                                                                                                                                     |                4 |             23 |         5.75 |
|  clk_BUFG                                          | Aquila_SoC/I_Cache/TAG_[29][1][22]_i_1_n_0                                                                                                                                                                                                               | rst                                                                                                                                                                                                                                     |                8 |             23 |         2.88 |
|  clk_BUFG                                          | Aquila_SoC/I_Cache/TAG_[29][2][22]_i_1_n_0                                                                                                                                                                                                               | rst                                                                                                                                                                                                                                     |                7 |             23 |         3.29 |
|  clk_BUFG                                          | Aquila_SoC/I_Cache/TAG_[22][1][22]_i_1_n_0                                                                                                                                                                                                               | rst                                                                                                                                                                                                                                     |                7 |             23 |         3.29 |
|  clk_BUFG                                          | Aquila_SoC/I_Cache/TAG_[29][3][22]_i_1_n_0                                                                                                                                                                                                               | rst                                                                                                                                                                                                                                     |                6 |             23 |         3.83 |
|  clk_BUFG                                          | Aquila_SoC/I_Cache/TAG_[2][0][22]_i_1_n_0                                                                                                                                                                                                                | rst                                                                                                                                                                                                                                     |               10 |             23 |         2.30 |
|  clk_BUFG                                          | Aquila_SoC/I_Cache/TAG_[25][2][22]_i_1_n_0                                                                                                                                                                                                               | rst                                                                                                                                                                                                                                     |                5 |             23 |         4.60 |
|  clk_BUFG                                          | Aquila_SoC/I_Cache/TAG_[23][3][22]_i_1_n_0                                                                                                                                                                                                               | rst                                                                                                                                                                                                                                     |               11 |             23 |         2.09 |
|  clk_BUFG                                          | Aquila_SoC/I_Cache/TAG_[19][0][22]_i_1_n_0                                                                                                                                                                                                               | rst                                                                                                                                                                                                                                     |               11 |             23 |         2.09 |
|  clk_BUFG                                          | Aquila_SoC/I_Cache/TAG_[21][2][22]_i_1_n_0                                                                                                                                                                                                               | rst                                                                                                                                                                                                                                     |                5 |             23 |         4.60 |
|  clk_BUFG                                          | Aquila_SoC/I_Cache/TAG_[26][1][22]_i_1_n_0                                                                                                                                                                                                               | rst                                                                                                                                                                                                                                     |                5 |             23 |         4.60 |
|  clk_BUFG                                          | Aquila_SoC/I_Cache/TAG_[1][2][22]_i_1_n_0                                                                                                                                                                                                                | rst                                                                                                                                                                                                                                     |                7 |             23 |         3.29 |
|  clk_BUFG                                          | Aquila_SoC/I_Cache/TAG_[28][0][22]_i_1_n_0                                                                                                                                                                                                               | rst                                                                                                                                                                                                                                     |                7 |             23 |         3.29 |
|  clk_BUFG                                          | Aquila_SoC/I_Cache/TAG_[1][1][22]_i_1_n_0                                                                                                                                                                                                                | rst                                                                                                                                                                                                                                     |                4 |             23 |         5.75 |
|  clk_BUFG                                          | Aquila_SoC/I_Cache/TAG_[28][3][22]_i_1_n_0                                                                                                                                                                                                               | rst                                                                                                                                                                                                                                     |                6 |             23 |         3.83 |
|  clk_BUFG                                          | Aquila_SoC/I_Cache/TAG_[19][1][22]_i_1_n_0                                                                                                                                                                                                               | rst                                                                                                                                                                                                                                     |                8 |             23 |         2.88 |
|  clk_BUFG                                          | Aquila_SoC/I_Cache/TAG_[17][3][22]_i_1_n_0                                                                                                                                                                                                               | rst                                                                                                                                                                                                                                     |                4 |             23 |         5.75 |
|  clk_BUFG                                          | Aquila_SoC/I_Cache/TAG_[1][3][22]_i_1_n_0                                                                                                                                                                                                                | rst                                                                                                                                                                                                                                     |                5 |             23 |         4.60 |
|  clk_BUFG                                          | Aquila_SoC/I_Cache/TAG_[22][0][22]_i_1_n_0                                                                                                                                                                                                               | rst                                                                                                                                                                                                                                     |                9 |             23 |         2.56 |
|  clk_BUFG                                          | Aquila_SoC/I_Cache/TAG_[1][0][22]_i_1_n_0                                                                                                                                                                                                                | rst                                                                                                                                                                                                                                     |                5 |             23 |         4.60 |
|  clk_BUFG                                          | Aquila_SoC/I_Cache/TAG_[19][2][22]_i_1_n_0                                                                                                                                                                                                               | rst                                                                                                                                                                                                                                     |                5 |             23 |         4.60 |
|  clk_BUFG                                          | Aquila_SoC/I_Cache/TAG_[21][0][22]_i_1_n_0                                                                                                                                                                                                               | rst                                                                                                                                                                                                                                     |                9 |             23 |         2.56 |
|  clk_BUFG                                          | Aquila_SoC/I_Cache/TAG_[23][0][22]_i_1_n_0                                                                                                                                                                                                               | rst                                                                                                                                                                                                                                     |               12 |             23 |         1.92 |
|  clk_BUFG                                          | Aquila_SoC/I_Cache/TAG_[24][3][22]_i_1_n_0                                                                                                                                                                                                               | rst                                                                                                                                                                                                                                     |                6 |             23 |         3.83 |
|  clk_BUFG                                          | Aquila_SoC/I_Cache/TAG_[28][2][22]_i_1_n_0                                                                                                                                                                                                               | rst                                                                                                                                                                                                                                     |                7 |             23 |         3.29 |
|  clk_BUFG                                          | Aquila_SoC/I_Cache/TAG_[12][3][22]_i_1_n_0                                                                                                                                                                                                               | rst                                                                                                                                                                                                                                     |                6 |             23 |         3.83 |
|  clk_BUFG                                          | Aquila_SoC/I_Cache/TAG_[6][1][22]_i_1_n_0                                                                                                                                                                                                                | rst                                                                                                                                                                                                                                     |               11 |             23 |         2.09 |
|  clk_BUFG                                          | Aquila_SoC/I_Cache/TAG_[26][3][22]_i_1_n_0                                                                                                                                                                                                               | rst                                                                                                                                                                                                                                     |                4 |             23 |         5.75 |
|  clk_BUFG                                          | Aquila_SoC/I_Cache/TAG_[4][3][22]_i_1_n_0                                                                                                                                                                                                                | rst                                                                                                                                                                                                                                     |                8 |             23 |         2.88 |
|  clk_BUFG                                          | Aquila_SoC/I_Cache/TAG_[3][3][22]_i_1_n_0                                                                                                                                                                                                                | rst                                                                                                                                                                                                                                     |               10 |             23 |         2.30 |
|  clk_BUFG                                          | Aquila_SoC/I_Cache/TAG_[31][0][22]_i_1_n_0                                                                                                                                                                                                               | rst                                                                                                                                                                                                                                     |               14 |             23 |         1.64 |
|  clk_BUFG                                          | Aquila_SoC/I_Cache/TAG_[2][3][22]_i_1_n_0                                                                                                                                                                                                                | rst                                                                                                                                                                                                                                     |                5 |             23 |         4.60 |
|  clk_BUFG                                          | Aquila_SoC/I_Cache/TAG_[4][2][22]_i_1_n_0                                                                                                                                                                                                                | rst                                                                                                                                                                                                                                     |                6 |             23 |         3.83 |
|  clk_BUFG                                          | Aquila_SoC/I_Cache/TAG_[6][3][22]_i_1_n_0                                                                                                                                                                                                                | rst                                                                                                                                                                                                                                     |               10 |             23 |         2.30 |
|  clk_BUFG                                          | Aquila_SoC/I_Cache/TAG_[5][1][22]_i_1_n_0                                                                                                                                                                                                                | rst                                                                                                                                                                                                                                     |                5 |             23 |         4.60 |
|  clk_BUFG                                          | Aquila_SoC/I_Cache/TAG_[3][0][22]_i_1_n_0                                                                                                                                                                                                                | rst                                                                                                                                                                                                                                     |                5 |             23 |         4.60 |
|  clk_BUFG                                          | Aquila_SoC/I_Cache/TAG_[9][3][22]_i_1_n_0                                                                                                                                                                                                                | rst                                                                                                                                                                                                                                     |               15 |             23 |         1.53 |
|  clk_BUFG                                          | Aquila_SoC/I_Cache/TAG_[7][1][22]_i_1_n_0                                                                                                                                                                                                                | rst                                                                                                                                                                                                                                     |               12 |             23 |         1.92 |
|  clk_BUFG                                          | Aquila_SoC/I_Cache/TAG_[31][3][22]_i_1_n_0                                                                                                                                                                                                               | rst                                                                                                                                                                                                                                     |               13 |             23 |         1.77 |
|  clk_BUFG                                          | Aquila_SoC/I_Cache/TAG_[31][1][22]_i_1_n_0                                                                                                                                                                                                               | rst                                                                                                                                                                                                                                     |               14 |             23 |         1.64 |
|  clk_BUFG                                          | Aquila_SoC/I_Cache/TAG_[2][2][22]_i_1_n_0                                                                                                                                                                                                                | rst                                                                                                                                                                                                                                     |                6 |             23 |         3.83 |
|  clk_BUFG                                          | Aquila_SoC/I_Cache/TAG_[7][3][22]_i_1_n_0                                                                                                                                                                                                                | rst                                                                                                                                                                                                                                     |               10 |             23 |         2.30 |
|  clk_BUFG                                          | Aquila_SoC/I_Cache/TAG_[4][0][22]_i_1_n_0                                                                                                                                                                                                                | rst                                                                                                                                                                                                                                     |               10 |             23 |         2.30 |
|  clk_BUFG                                          | Aquila_SoC/I_Cache/TAG_[5][3][22]_i_1_n_0                                                                                                                                                                                                                | rst                                                                                                                                                                                                                                     |               11 |             23 |         2.09 |
|  clk_BUFG                                          | Aquila_SoC/I_Cache/TAG_[31][2][22]_i_1_n_0                                                                                                                                                                                                               | rst                                                                                                                                                                                                                                     |               14 |             23 |         1.64 |
|  clk_BUFG                                          | Aquila_SoC/I_Cache/TAG_[30][1][22]_i_1_n_0                                                                                                                                                                                                               | rst                                                                                                                                                                                                                                     |               10 |             23 |         2.30 |
|  clk_BUFG                                          | Aquila_SoC/I_Cache/TAG_[9][2][22]_i_1_n_0                                                                                                                                                                                                                | rst                                                                                                                                                                                                                                     |               16 |             23 |         1.44 |
|  clk_BUFG                                          | Aquila_SoC/I_Cache/TAG_[8][2][22]_i_1_n_0                                                                                                                                                                                                                | rst                                                                                                                                                                                                                                     |               10 |             23 |         2.30 |
|  clk_BUFG                                          | Aquila_SoC/I_Cache/TAG_[8][0][22]_i_1_n_0                                                                                                                                                                                                                | rst                                                                                                                                                                                                                                     |               13 |             23 |         1.77 |
|  clk_BUFG                                          | Aquila_SoC/I_Cache/TAG_[5][0][22]_i_1_n_0                                                                                                                                                                                                                | rst                                                                                                                                                                                                                                     |                7 |             23 |         3.29 |
|  clk_BUFG                                          | Aquila_SoC/I_Cache/TAG_[30][2][22]_i_1_n_0                                                                                                                                                                                                               | rst                                                                                                                                                                                                                                     |                7 |             23 |         3.29 |
|  clk_BUFG                                          | Aquila_SoC/I_Cache/TAG_[7][2][22]_i_1_n_0                                                                                                                                                                                                                | rst                                                                                                                                                                                                                                     |                9 |             23 |         2.56 |
|  clk_BUFG                                          | Aquila_SoC/I_Cache/TAG_[3][2][22]_i_1_n_0                                                                                                                                                                                                                | rst                                                                                                                                                                                                                                     |               10 |             23 |         2.30 |
|  clk_BUFG                                          | Aquila_SoC/I_Cache/TAG_[30][3][22]_i_1_n_0                                                                                                                                                                                                               | rst                                                                                                                                                                                                                                     |                9 |             23 |         2.56 |
|  clk_BUFG                                          | Aquila_SoC/I_Cache/TAG_[4][1][22]_i_1_n_0                                                                                                                                                                                                                | rst                                                                                                                                                                                                                                     |                8 |             23 |         2.88 |
|  clk_BUFG                                          | Aquila_SoC/I_Cache/TAG_[2][1][22]_i_1_n_0                                                                                                                                                                                                                | rst                                                                                                                                                                                                                                     |                5 |             23 |         4.60 |
|  clk_BUFG                                          | Aquila_SoC/I_Cache/TAG_[3][1][22]_i_1_n_0                                                                                                                                                                                                                | rst                                                                                                                                                                                                                                     |                8 |             23 |         2.88 |
|  clk_BUFG                                          | Aquila_SoC/I_Cache/TAG_[30][0][22]_i_1_n_0                                                                                                                                                                                                               | rst                                                                                                                                                                                                                                     |                8 |             23 |         2.88 |
|  clk_BUFG                                          | Aquila_SoC/I_Cache/TAG_[9][0][22]_i_1_n_0                                                                                                                                                                                                                | rst                                                                                                                                                                                                                                     |               20 |             23 |         1.15 |
|  clk_BUFG                                          | Aquila_SoC/I_Cache/TAG_[9][1][22]_i_1_n_0                                                                                                                                                                                                                | rst                                                                                                                                                                                                                                     |               14 |             23 |         1.64 |
|  clk_BUFG                                          | Aquila_SoC/I_Cache/TAG_[7][0][22]_i_1_n_0                                                                                                                                                                                                                | rst                                                                                                                                                                                                                                     |                7 |             23 |         3.29 |
|  clk_BUFG                                          | Aquila_SoC/D_Cache/genblk1[0].TAG_BRAM/cache_write[0]_107                                                                                                                                                                                                |                                                                                                                                                                                                                                         |                6 |             23 |         3.83 |
|  clk_BUFG                                          | Aquila_SoC/I_Cache/TAG_[5][2][22]_i_1_n_0                                                                                                                                                                                                                | rst                                                                                                                                                                                                                                     |                5 |             23 |         4.60 |
|  clk_BUFG                                          | Aquila_SoC/I_Cache/TAG_[8][3][22]_i_1_n_0                                                                                                                                                                                                                | rst                                                                                                                                                                                                                                     |               14 |             23 |         1.64 |
|  clk_BUFG                                          | Aquila_SoC/I_Cache/TAG_[8][1][22]_i_1_n_0                                                                                                                                                                                                                | rst                                                                                                                                                                                                                                     |               12 |             23 |         1.92 |
|  clk_BUFG                                          | Aquila_SoC/I_Cache/TAG_[6][2][22]_i_1_n_0                                                                                                                                                                                                                | rst                                                                                                                                                                                                                                     |                7 |             23 |         3.29 |
|  clk_BUFG                                          | Aquila_SoC/I_Cache/TAG_[6][0][22]_i_1_n_0                                                                                                                                                                                                                | rst                                                                                                                                                                                                                                     |               12 |             23 |         1.92 |
|  clk_BUFG                                          | Aquila_SoC/I_Cache/TAG_[18][2][22]_i_1_n_0                                                                                                                                                                                                               | rst                                                                                                                                                                                                                                     |                7 |             23 |         3.29 |
|  clk_BUFG                                          | Aquila_SoC/I_Cache/TAG_[19][3][22]_i_1_n_0                                                                                                                                                                                                               | rst                                                                                                                                                                                                                                     |                8 |             23 |         2.88 |
|  clk_BUFG                                          | Aquila_SoC/I_Cache/TAG_[15][0][22]_i_1_n_0                                                                                                                                                                                                               | rst                                                                                                                                                                                                                                     |                6 |             23 |         3.83 |
|  clk_BUFG                                          | Aquila_SoC/I_Cache/TAG_[15][2][22]_i_1_n_0                                                                                                                                                                                                               | rst                                                                                                                                                                                                                                     |                4 |             23 |         5.75 |
|  clk_BUFG                                          | Aquila_SoC/I_Cache/TAG_[11][1][22]_i_1_n_0                                                                                                                                                                                                               | rst                                                                                                                                                                                                                                     |                7 |             23 |         3.29 |
|  clk_BUFG                                          | Aquila_SoC/I_Cache/TAG_[15][3][22]_i_1_n_0                                                                                                                                                                                                               | rst                                                                                                                                                                                                                                     |               10 |             23 |         2.30 |
|  clk_BUFG                                          | Aquila_SoC/I_Cache/TAG_[16][0][22]_i_1_n_0                                                                                                                                                                                                               | rst                                                                                                                                                                                                                                     |                5 |             23 |         4.60 |
|  clk_BUFG                                          | Aquila_SoC/I_Cache/TAG_[10][3][22]_i_1_n_0                                                                                                                                                                                                               | rst                                                                                                                                                                                                                                     |                5 |             23 |         4.60 |
|  clk_BUFG                                          | Aquila_SoC/I_Cache/TAG_[16][1][22]_i_1_n_0                                                                                                                                                                                                               | rst                                                                                                                                                                                                                                     |                8 |             23 |         2.88 |
|  clk_BUFG                                          | Aquila_SoC/I_Cache/TAG_[16][2][22]_i_1_n_0                                                                                                                                                                                                               | rst                                                                                                                                                                                                                                     |                6 |             23 |         3.83 |
|  clk_BUFG                                          | Aquila_SoC/I_Cache/TAG_[17][0][22]_i_1_n_0                                                                                                                                                                                                               | rst                                                                                                                                                                                                                                     |                7 |             23 |         3.29 |
|  clk_BUFG                                          | Aquila_SoC/I_Cache/TAG_[16][3][22]_i_1_n_0                                                                                                                                                                                                               | rst                                                                                                                                                                                                                                     |                6 |             23 |         3.83 |
|  clk_BUFG                                          | Aquila_SoC/I_Cache/TAG_[17][1][22]_i_1_n_0                                                                                                                                                                                                               | rst                                                                                                                                                                                                                                     |                7 |             23 |         3.29 |
|  clk_BUFG                                          | Aquila_SoC/I_Cache/TAG_[17][2][22]_i_1_n_0                                                                                                                                                                                                               | rst                                                                                                                                                                                                                                     |                6 |             23 |         3.83 |
|  clk_BUFG                                          | Aquila_SoC/I_Cache/TAG_[0][0][22]_i_1_n_0                                                                                                                                                                                                                | rst                                                                                                                                                                                                                                     |               11 |             23 |         2.09 |
|  clk_BUFG                                          | Aquila_SoC/I_Cache/TAG_[10][0][22]_i_1_n_0                                                                                                                                                                                                               | rst                                                                                                                                                                                                                                     |                5 |             23 |         4.60 |
|  clk_BUFG                                          | Aquila_SoC/I_Cache/TAG_[10][1][22]_i_1_n_0                                                                                                                                                                                                               | rst                                                                                                                                                                                                                                     |                5 |             23 |         4.60 |
|  clk_BUFG                                          | Aquila_SoC/I_Cache/TAG_[0][1][22]_i_1_n_0                                                                                                                                                                                                                | rst                                                                                                                                                                                                                                     |                7 |             23 |         3.29 |
|  clk_BUFG                                          | Aquila_SoC/I_Cache/TAG_[11][3][22]_i_1_n_0                                                                                                                                                                                                               | rst                                                                                                                                                                                                                                     |                6 |             23 |         3.83 |
|  clk_BUFG                                          | Aquila_SoC/I_Cache/TAG_[12][0][22]_i_1_n_0                                                                                                                                                                                                               | rst                                                                                                                                                                                                                                     |                9 |             23 |         2.56 |
|  clk_BUFG                                          | Aquila_SoC/I_Cache/TAG_[26][2][22]_i_1_n_0                                                                                                                                                                                                               | rst                                                                                                                                                                                                                                     |                5 |             23 |         4.60 |
|  clk_BUFG                                          | Aquila_SoC/I_Cache/TAG_[13][0][22]_i_1_n_0                                                                                                                                                                                                               | rst                                                                                                                                                                                                                                     |                9 |             23 |         2.56 |
|  clk_BUFG                                          | Aquila_SoC/I_Cache/TAG_[13][3][22]_i_1_n_0                                                                                                                                                                                                               | rst                                                                                                                                                                                                                                     |               10 |             23 |         2.30 |
|  clk_BUFG                                          | Aquila_SoC/I_Cache/TAG_[14][0][22]_i_1_n_0                                                                                                                                                                                                               | rst                                                                                                                                                                                                                                     |                6 |             23 |         3.83 |
|  clk_BUFG                                          | Aquila_SoC/I_Cache/TAG_[14][1][22]_i_1_n_0                                                                                                                                                                                                               | rst                                                                                                                                                                                                                                     |                6 |             23 |         3.83 |
|  clk_BUFG                                          | Aquila_SoC/I_Cache/TAG_[0][2][22]_i_1_n_0                                                                                                                                                                                                                | rst                                                                                                                                                                                                                                     |                3 |             23 |         7.67 |
|  clk_BUFG                                          | Aquila_SoC/I_Cache/TAG_[11][0][22]_i_1_n_0                                                                                                                                                                                                               | rst                                                                                                                                                                                                                                     |                8 |             23 |         2.88 |
|  clk_BUFG                                          | Aquila_SoC/I_Cache/TAG_[11][2][22]_i_1_n_0                                                                                                                                                                                                               | rst                                                                                                                                                                                                                                     |                7 |             23 |         3.29 |
|  clk_BUFG                                          | Aquila_SoC/I_Cache/TAG_[0][3][22]_i_1_n_0                                                                                                                                                                                                                | rst                                                                                                                                                                                                                                     |                8 |             23 |         2.88 |
|  clk_BUFG                                          | Aquila_SoC/I_Cache/TAG_[10][2][22]_i_1_n_0                                                                                                                                                                                                               | rst                                                                                                                                                                                                                                     |               13 |             23 |         1.77 |
|  clk_BUFG                                          | Aquila_SoC/I_Cache/TAG_[14][2][22]_i_1_n_0                                                                                                                                                                                                               | rst                                                                                                                                                                                                                                     |                7 |             23 |         3.29 |
|  clk_BUFG                                          | Aquila_SoC/I_Cache/TAG_[14][3][22]_i_1_n_0                                                                                                                                                                                                               | rst                                                                                                                                                                                                                                     |               10 |             23 |         2.30 |
|  clk_BUFG                                          | Aquila_SoC/I_Cache/TAG_[15][1][22]_i_1_n_0                                                                                                                                                                                                               | rst                                                                                                                                                                                                                                     |                8 |             23 |         2.88 |
|  clk_BUFG                                          | Aquila_SoC/I_Cache/TAG_[12][1][22]_i_1_n_0                                                                                                                                                                                                               | rst                                                                                                                                                                                                                                     |                5 |             23 |         4.60 |
|  MIG/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                          | MIG/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__2_n_0                                                                                                                                                            |               12 |             24 |         2.00 |
|  MIG/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                          | MIG/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__11_n_0                                                                                                                                                           |                9 |             24 |         2.67 |
|  MIG/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | MIG/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/FSM_onehot_cal1_state_r[34]_i_1_n_0                                                                                                  | MIG/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__6_n_0                                                                                                                                                            |                8 |             24 |         3.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                |                                                                                                                                                                                                                                         |                3 |             24 |         8.00 |
|  clk_BUFG                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                |                                                                                                                                                                                                                                         |                3 |             24 |         8.00 |
|  clk_BUFG                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[16].mu_srl_reg/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                         |                7 |             25 |         3.57 |
|  MIG/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                          | MIG/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/FSM_onehot_cal1_state_r_reg_n_0_[16]                                                                                |                9 |             25 |         2.78 |
|  clk_BUFG                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[13].mu_srl_reg/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                         |                7 |             25 |         3.57 |
|  clk_BUFG                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[14].mu_srl_reg/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                         |                5 |             25 |         5.00 |
|  clk_BUFG                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[15].mu_srl_reg/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                         |                7 |             25 |         3.57 |
|  clk_BUFG                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[17].mu_srl_reg/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                         |                6 |             25 |         4.17 |
|  clk_BUFG                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[18].mu_srl_reg/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                         |                6 |             25 |         4.17 |
|  clk_BUFG                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[19].mu_srl_reg/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                         |                6 |             25 |         4.17 |
|  clk_BUFG                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/E[0]                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                6 |             25 |         4.17 |
|  clk_BUFG                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/E[0]                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                8 |             25 |         3.12 |
|  clk_BUFG                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/E[0]                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                9 |             25 |         2.78 |
|  clk_BUFG                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[10].mu_srl_reg/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                         |                6 |             25 |         4.17 |
|  clk_BUFG                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[11].mu_srl_reg/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                         |                7 |             25 |         3.57 |
|  clk_BUFG                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[12].mu_srl_reg/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                         |                5 |             25 |         5.00 |
|  clk_BUFG                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/E[0]                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                7 |             25 |         3.57 |
|  clk_BUFG                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[20].mu_srl_reg/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                         |                7 |             25 |         3.57 |
|  clk_BUFG                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[21].mu_srl_reg/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                         |                5 |             25 |         5.00 |
|  clk_BUFG                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[22].mu_srl_reg/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                         |                8 |             25 |         3.12 |
|  clk_BUFG                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[23].mu_srl_reg/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                         |                7 |             25 |         3.57 |
|  clk_BUFG                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/E[0]                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                8 |             25 |         3.12 |
|  clk_BUFG                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/E[0]                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                7 |             25 |         3.57 |
|  MIG/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                          | MIG/u_mig_7series_0_mig/u_memc_ui_top_std/reset_reg_n_0                                                                                                                                                                                 |                8 |             26 |         3.25 |
|  MIG/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | synchronizer/IMEM_addr_i_1_n_0                                                                                                                                                                                                                           | rst                                                                                                                                                                                                                                     |                5 |             27 |         5.40 |
|  MIG/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | MIG/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_cmd0/app_addr_r10                                                                                                                                                                                  | MIG/u_mig_7series_0_mig/u_memc_ui_top_std/reset_reg_n_0                                                                                                                                                                                 |                4 |             27 |         6.75 |
|  MIG/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | Memory_Arbiter/M_MEM_addr_o[26]_i_1_n_0                                                                                                                                                                                                                  | rst                                                                                                                                                                                                                                     |                5 |             27 |         5.40 |
|  MIG/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | synchronizer/IMEM_addr/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                                              |                                                                                                                                                                                                                                         |                5 |             27 |         5.40 |
|  MIG/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | synchronizer/DMEM_addr/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                                              |                                                                                                                                                                                                                                         |                4 |             27 |         6.75 |
|  MIG/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | synchronizer/DMEM_addr_i_1_n_0                                                                                                                                                                                                                           | rst                                                                                                                                                                                                                                     |                4 |             27 |         6.75 |
|  MIG/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                          | rst                                                                                                                                                                                                                                     |               13 |             28 |         2.15 |
|  clk_BUFG                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg[27]_i_1_n_0                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                6 |             28 |         4.67 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/icn_cmd_en_temp                                                                                                                                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                4 |             28 |         7.00 |
|  MIG/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | MIG/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_cmd0/E[0]                                                                                                                                                                                          | MIG/u_mig_7series_0_mig/u_memc_ui_top_std/reset_reg_n_0                                                                                                                                                                                 |                7 |             29 |         4.14 |
|  MIG/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | MIG/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_queue0/E[0]                                                                                                                                                 |                                                                                                                                                                                                                                         |               11 |             30 |         2.73 |
|  MIG/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | MIG/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[1].bank0/bank_queue0/E[0]                                                                                                                                                 |                                                                                                                                                                                                                                         |               10 |             30 |         3.00 |
|  MIG/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | MIG/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[2].bank0/bank_queue0/E[0]                                                                                                                                                 |                                                                                                                                                                                                                                         |                7 |             30 |         4.29 |
|  MIG/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | MIG/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[3].bank0/bank_queue0/E[0]                                                                                                                                                 |                                                                                                                                                                                                                                         |               10 |             30 |         3.00 |
|  clk_BUFG                                          | Aquila_SoC/D_Cache/FSM_sequential_state_reg[1]_0[0]                                                                                                                                                                                                      | rst                                                                                                                                                                                                                                     |                6 |             30 |         5.00 |
|  clk_BUFG                                          | Aquila_SoC/RISCV_CORE0/Execute/addr_o_reg[28]_0                                                                                                                                                                                                          | rst                                                                                                                                                                                                                                     |                9 |             30 |         3.33 |
|  MIG/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                          | MIG/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__3_n_0                                                                                                                                                            |               14 |             31 |         2.21 |
|  clk_BUFG                                          | u_ila_0/inst/ila_core_inst/ADV_TRIG.u_adv_trig/CFG_BRAM_RD_DATA[23]_i_1_n_0                                                                                                                                                                              |                                                                                                                                                                                                                                         |                8 |             31 |         3.88 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i            | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[28]_i_1_n_0                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1_n_0                                                                                                                                                  |                7 |             31 |         4.43 |
|  clk_BUFG                                          | Aquila_SoC/RISCV_CORE0/Writeback/regfile_we_r_reg_2[0]                                                                                                                                                                                                   | rst                                                                                                                                                                                                                                     |               16 |             32 |         2.00 |
|  clk_BUFG                                          | Aquila_SoC/RISCV_CORE0/Writeback/csr_we_addr_r_reg[9]_0[0]                                                                                                                                                                                               | rst                                                                                                                                                                                                                                     |               13 |             32 |         2.46 |
|  clk_BUFG                                          | Aquila_SoC/RISCV_CORE0/Writeback/csr_we_addr_r_reg[9]_1[0]                                                                                                                                                                                               | rst                                                                                                                                                                                                                                     |                9 |             32 |         3.56 |
|  clk_BUFG                                          | Aquila_SoC/RISCV_CORE0/Writeback/csr_we_addr_r_reg[0]_0[0]                                                                                                                                                                                               | rst                                                                                                                                                                                                                                     |               17 |             32 |         1.88 |
|  clk_BUFG                                          | Aquila_SoC/RISCV_CORE0/Writeback/csr_we_addr_r_reg[2]_1[0]                                                                                                                                                                                               | rst                                                                                                                                                                                                                                     |               16 |             32 |         2.00 |
|  clk_BUFG                                          | Aquila_SoC/D_Cache/m_data0                                                                                                                                                                                                                               |                                                                                                                                                                                                                                         |               15 |             32 |         2.13 |
|  clk_BUFG                                          | Aquila_SoC/RISCV_CORE0/Writeback/xcpt_valid_r_reg_2[0]                                                                                                                                                                                                   | rst                                                                                                                                                                                                                                     |               13 |             32 |         2.46 |
|  MIG/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                          | MIG/u_mig_7series_0_mig/u_iodelay_ctrl/rst_tmp                                                                                                                                                                                          |               10 |             32 |         3.20 |
|  clk_BUFG                                          | Aquila_SoC/RISCV_CORE0/Writeback/xcpt_valid_r_reg_0[0]                                                                                                                                                                                                   | rst                                                                                                                                                                                                                                     |               10 |             32 |         3.20 |
|  clk_BUFG                                          | Aquila_SoC/RISCV_CORE0/Decode/alu_muldiv_sel_o_reg_0[0]                                                                                                                                                                                                  |                                                                                                                                                                                                                                         |               12 |             32 |         2.67 |
|  clk_BUFG                                          | Aquila_SoC/RISCV_CORE0/Writeback/regfile_we_r_reg_14[0]                                                                                                                                                                                                  | rst                                                                                                                                                                                                                                     |               14 |             32 |         2.29 |
|  clk_BUFG                                          | Aquila_SoC/RISCV_CORE0/Writeback/regfile_we_r_reg_10[0]                                                                                                                                                                                                  | rst                                                                                                                                                                                                                                     |               11 |             32 |         2.91 |
|  clk_BUFG                                          | Aquila_SoC/RISCV_CORE0/Writeback/regfile_we_r_reg_13[0]                                                                                                                                                                                                  | rst                                                                                                                                                                                                                                     |               11 |             32 |         2.91 |
|  clk_BUFG                                          | Aquila_SoC/RISCV_CORE0/Writeback/regfile_we_r_reg_20[0]                                                                                                                                                                                                  | rst                                                                                                                                                                                                                                     |               13 |             32 |         2.46 |
|  clk_BUFG                                          | Aquila_SoC/RISCV_CORE0/Writeback/regfile_we_r_reg_8[0]                                                                                                                                                                                                   | rst                                                                                                                                                                                                                                     |               12 |             32 |         2.67 |
|  clk_BUFG                                          | Aquila_SoC/RISCV_CORE0/Branch_Prediction_Unit/branch_pc_table[18][31]_i_1_n_0                                                                                                                                                                            | rst                                                                                                                                                                                                                                     |                5 |             32 |         6.40 |
|  clk_BUFG                                          | Aquila_SoC/RISCV_CORE0/Branch_Prediction_Unit/branch_pc_table[11][31]_i_1_n_0                                                                                                                                                                            | rst                                                                                                                                                                                                                                     |                6 |             32 |         5.33 |
|  clk_BUFG                                          | Aquila_SoC/RISCV_CORE0/Branch_Prediction_Unit/branch_pc_table[1][31]_i_1_n_0                                                                                                                                                                             | rst                                                                                                                                                                                                                                     |                5 |             32 |         6.40 |
|  clk_BUFG                                          | Aquila_SoC/RISCV_CORE0/Branch_Prediction_Unit/branch_pc_table[16][31]_i_1_n_0                                                                                                                                                                            | rst                                                                                                                                                                                                                                     |                7 |             32 |         4.57 |
|  clk_BUFG                                          | Aquila_SoC/RISCV_CORE0/Branch_Prediction_Unit/branch_pc_table[14][31]_i_1_n_0                                                                                                                                                                            | rst                                                                                                                                                                                                                                     |                7 |             32 |         4.57 |
|  clk_BUFG                                          | Aquila_SoC/RISCV_CORE0/Writeback/regfile_we_r_reg_21[0]                                                                                                                                                                                                  | rst                                                                                                                                                                                                                                     |               14 |             32 |         2.29 |
|  clk_BUFG                                          | Aquila_SoC/RISCV_CORE0/Branch_Prediction_Unit/branch_pc_table[9][31]_i_1_n_0                                                                                                                                                                             | rst                                                                                                                                                                                                                                     |                6 |             32 |         5.33 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i            |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[31]_i_1_n_0                                                                                                                                                    |               11 |             32 |         2.91 |
|  clk_BUFG                                          | Aquila_SoC/RISCV_CORE0/Branch_Prediction_Unit/branch_pc_table[22][31]_i_1_n_0                                                                                                                                                                            | rst                                                                                                                                                                                                                                     |                9 |             32 |         3.56 |
|  clk_BUFG                                          | Aquila_SoC/RISCV_CORE0/Branch_Prediction_Unit/branch_pc_table[23][31]_i_1_n_0                                                                                                                                                                            | rst                                                                                                                                                                                                                                     |                8 |             32 |         4.00 |
|  clk_BUFG                                          | Aquila_SoC/RISCV_CORE0/Writeback/csr_we_addr_r_reg[9]_2[0]                                                                                                                                                                                               | rst                                                                                                                                                                                                                                     |                6 |             32 |         5.33 |
|  clk_BUFG                                          | Aquila_SoC/RISCV_CORE0/Branch_Prediction_Unit/branch_pc_table[26][31]_i_1_n_0                                                                                                                                                                            | rst                                                                                                                                                                                                                                     |                5 |             32 |         6.40 |
|  clk_BUFG                                          | Aquila_SoC/RISCV_CORE0/Branch_Prediction_Unit/branch_pc_table[27][31]_i_1_n_0                                                                                                                                                                            | rst                                                                                                                                                                                                                                     |                8 |             32 |         4.00 |
|  clk_BUFG                                          | Aquila_SoC/RISCV_CORE0/Branch_Prediction_Unit/branch_pc_table[20][31]_i_1_n_0                                                                                                                                                                            | rst                                                                                                                                                                                                                                     |                5 |             32 |         6.40 |
|  clk_BUFG                                          | Aquila_SoC/RISCV_CORE0/Branch_Prediction_Unit/branch_pc_table[2][31]_i_1_n_0                                                                                                                                                                             | rst                                                                                                                                                                                                                                     |                7 |             32 |         4.57 |
|  clk_BUFG                                          | Aquila_SoC/RISCV_CORE0/Branch_Prediction_Unit/branch_pc_table[12][31]_i_1_n_0                                                                                                                                                                            | rst                                                                                                                                                                                                                                     |                6 |             32 |         5.33 |
|  clk_BUFG                                          | Aquila_SoC/RISCV_CORE0/Branch_Prediction_Unit/branch_pc_table[10][31]_i_1_n_0                                                                                                                                                                            | rst                                                                                                                                                                                                                                     |                6 |             32 |         5.33 |
|  clk_BUFG                                          | Aquila_SoC/RISCV_CORE0/Branch_Prediction_Unit/branch_pc_table[7][31]_i_1_n_0                                                                                                                                                                             | rst                                                                                                                                                                                                                                     |                5 |             32 |         6.40 |
|  clk_BUFG                                          | Aquila_SoC/RISCV_CORE0/Writeback/regfile_we_r_reg_24[0]                                                                                                                                                                                                  | rst                                                                                                                                                                                                                                     |               15 |             32 |         2.13 |
|  clk_BUFG                                          | Aquila_SoC/RISCV_CORE0/Fetch/p_0_in_0                                                                                                                                                                                                                    |                                                                                                                                                                                                                                         |               12 |             32 |         2.67 |
|  clk_BUFG                                          | Aquila_SoC/RISCV_CORE0/Writeback/regfile_we_r_reg_11[0]                                                                                                                                                                                                  | rst                                                                                                                                                                                                                                     |                9 |             32 |         3.56 |
|  clk_BUFG                                          | Aquila_SoC/RISCV_CORE0/Writeback/regfile_we_r_reg_0[0]                                                                                                                                                                                                   | rst                                                                                                                                                                                                                                     |               24 |             32 |         1.33 |
|  clk_BUFG                                          | Aquila_SoC/RISCV_CORE0/Writeback/regfile_we_r_reg_27[0]                                                                                                                                                                                                  | rst                                                                                                                                                                                                                                     |               13 |             32 |         2.46 |
|  clk_BUFG                                          | Aquila_SoC/RISCV_CORE0/Writeback/regfile_we_r_reg_26[0]                                                                                                                                                                                                  | rst                                                                                                                                                                                                                                     |               16 |             32 |         2.00 |
|  clk_BUFG                                          | Aquila_SoC/RISCV_CORE0/Writeback/regfile_we_r_reg_19[0]                                                                                                                                                                                                  | rst                                                                                                                                                                                                                                     |               11 |             32 |         2.91 |
|  clk_BUFG                                          | Aquila_SoC/RISCV_CORE0/Writeback/regfile_we_r_reg_30[0]                                                                                                                                                                                                  | rst                                                                                                                                                                                                                                     |               13 |             32 |         2.46 |
|  clk_BUFG                                          | Aquila_SoC/RISCV_CORE0/Writeback/regfile_we_r_reg_28[0]                                                                                                                                                                                                  | rst                                                                                                                                                                                                                                     |               15 |             32 |         2.13 |
|  clk_BUFG                                          | Aquila_SoC/RISCV_CORE0/Branch_Prediction_Unit/branch_pc_table[5][31]_i_1_n_0                                                                                                                                                                             | rst                                                                                                                                                                                                                                     |                5 |             32 |         6.40 |
|  clk_BUFG                                          | Aquila_SoC/RISCV_CORE0/Writeback/regfile_we_r_reg_3[0]                                                                                                                                                                                                   | rst                                                                                                                                                                                                                                     |               20 |             32 |         1.60 |
|  clk_BUFG                                          | Aquila_SoC/RISCV_CORE0/Writeback/regfile_we_r_reg_9[0]                                                                                                                                                                                                   | rst                                                                                                                                                                                                                                     |               12 |             32 |         2.67 |
|  clk_BUFG                                          | Aquila_SoC/RISCV_CORE0/Writeback/regfile_we_r_reg_25[0]                                                                                                                                                                                                  | rst                                                                                                                                                                                                                                     |               20 |             32 |         1.60 |
|  clk_BUFG                                          | Aquila_SoC/RISCV_CORE0/Writeback/regfile_we_r_reg_12[0]                                                                                                                                                                                                  | rst                                                                                                                                                                                                                                     |               11 |             32 |         2.91 |
|  clk_BUFG                                          | Aquila_SoC/RISCV_CORE0/Writeback/regfile_we_r_reg_17[0]                                                                                                                                                                                                  | rst                                                                                                                                                                                                                                     |               13 |             32 |         2.46 |
|  clk_BUFG                                          | Aquila_SoC/RISCV_CORE0/Writeback/regfile_we_r_reg_22[0]                                                                                                                                                                                                  | rst                                                                                                                                                                                                                                     |               22 |             32 |         1.45 |
|  clk_BUFG                                          | Aquila_SoC/RISCV_CORE0/Writeback/regfile_we_r_reg_6[0]                                                                                                                                                                                                   | rst                                                                                                                                                                                                                                     |               13 |             32 |         2.46 |
|  clk_BUFG                                          | Aquila_SoC/RISCV_CORE0/Writeback/regfile_we_r_reg_5[0]                                                                                                                                                                                                   | rst                                                                                                                                                                                                                                     |               14 |             32 |         2.29 |
|  clk_BUFG                                          | Aquila_SoC/RISCV_CORE0/Writeback/regfile_we_r_reg_1[0]                                                                                                                                                                                                   | rst                                                                                                                                                                                                                                     |               17 |             32 |         1.88 |
|  clk_BUFG                                          | Aquila_SoC/RISCV_CORE0/Writeback/regfile_we_r_reg_15[0]                                                                                                                                                                                                  | rst                                                                                                                                                                                                                                     |               17 |             32 |         1.88 |
|  clk_BUFG                                          | Aquila_SoC/RISCV_CORE0/Writeback/regfile_we_r_reg_29[0]                                                                                                                                                                                                  | rst                                                                                                                                                                                                                                     |               17 |             32 |         1.88 |
|  clk_BUFG                                          | Aquila_SoC/RISCV_CORE0/Writeback/regfile_we_r_reg_16[0]                                                                                                                                                                                                  | rst                                                                                                                                                                                                                                     |               12 |             32 |         2.67 |
|  clk_BUFG                                          | Aquila_SoC/RISCV_CORE0/Writeback/regfile_we_r_reg_18[0]                                                                                                                                                                                                  | rst                                                                                                                                                                                                                                     |               12 |             32 |         2.67 |
|  clk_BUFG                                          | Aquila_SoC/TCM/data_sel_r_reg[0][0]                                                                                                                                                                                                                      | rst                                                                                                                                                                                                                                     |                8 |             32 |         4.00 |
|  clk_BUFG                                          | data_r_reg[31]_i_6_n_0                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                         |               13 |             32 |         2.46 |
|  clk_BUFG                                          | instruction_delay_reg[31]_i_3_n_0                                                                                                                                                                                                                        |                                                                                                                                                                                                                                         |               13 |             32 |         2.46 |
|  clk_BUFG                                          | Aquila_SoC/RISCV_CORE0/Branch_Prediction_Unit/branch_pc_table[19][31]_i_1_n_0                                                                                                                                                                            | rst                                                                                                                                                                                                                                     |                5 |             32 |         6.40 |
|  clk_BUFG                                          | Aquila_SoC/RISCV_CORE0/Branch_Prediction_Unit/branch_pc_table[31][31]_i_1_n_0                                                                                                                                                                            | rst                                                                                                                                                                                                                                     |                6 |             32 |         5.33 |
|  clk_BUFG                                          | Aquila_SoC/RISCV_CORE0/Execute/MulDiv/ready1_o_reg_0[0]                                                                                                                                                                                                  | Aquila_SoC/RISCV_CORE0/Execute/MulDiv/rst_reg[0]                                                                                                                                                                                        |               12 |             32 |         2.67 |
|  clk_BUFG                                          | Aquila_SoC/RISCV_CORE0/Execute/MulDiv/result[64]_i_1_n_0                                                                                                                                                                                                 |                                                                                                                                                                                                                                         |               19 |             32 |         1.68 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i            | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid[31]_i_1_n_0                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                             |                9 |             32 |         3.56 |
|  clk_BUFG                                          | Aquila_SoC/RISCV_CORE0/Branch_Prediction_Unit/write_addr_reg[3]_0[0]                                                                                                                                                                                     | rst                                                                                                                                                                                                                                     |                4 |             32 |         8.00 |
|  clk_BUFG                                          | Aquila_SoC/RISCV_CORE0/Branch_Prediction_Unit/write_addr_reg[1]_1[0]                                                                                                                                                                                     | rst                                                                                                                                                                                                                                     |                6 |             32 |         5.33 |
|  clk_BUFG                                          | Aquila_SoC/RISCV_CORE0/Branch_Prediction_Unit/write_addr_reg[1]_0[0]                                                                                                                                                                                     | rst                                                                                                                                                                                                                                     |                8 |             32 |         4.00 |
|  clk_BUFG                                          | Aquila_SoC/RISCV_CORE0/Writeback/regfile_we_r_reg_23[0]                                                                                                                                                                                                  | rst                                                                                                                                                                                                                                     |               18 |             32 |         1.78 |
|  clk_BUFG                                          | Aquila_SoC/RISCV_CORE0/Branch_Prediction_Unit/write_addr_reg[2]_1[0]                                                                                                                                                                                     | rst                                                                                                                                                                                                                                     |                5 |             32 |         6.40 |
|  clk_BUFG                                          | Aquila_SoC/RISCV_CORE0/Writeback/regfile_we_r_reg_7[0]                                                                                                                                                                                                   | rst                                                                                                                                                                                                                                     |               13 |             32 |         2.46 |
|  clk_BUFG                                          | Aquila_SoC/RISCV_CORE0/Execute/MulDiv/csr_irq_taken_r_reg_1[0]                                                                                                                                                                                           | rst                                                                                                                                                                                                                                     |               12 |             32 |         2.67 |
|  clk_BUFG                                          | Aquila_SoC/RISCV_CORE0/Writeback/csr_we_addr_r_reg[2]_0[0]                                                                                                                                                                                               | rst                                                                                                                                                                                                                                     |               13 |             32 |         2.46 |
|  clk_BUFG                                          | Aquila_SoC/RISCV_CORE0/Execute/addr_o_reg[3]_1                                                                                                                                                                                                           | rst                                                                                                                                                                                                                                     |                8 |             32 |         4.00 |
|  clk_BUFG                                          | Aquila_SoC/RISCV_CORE0/Execute/addr_o_reg[3]_0                                                                                                                                                                                                           | rst                                                                                                                                                                                                                                     |                8 |             32 |         4.00 |
|  clk_BUFG                                          | Aquila_SoC/RISCV_CORE0/Branch_Prediction_Unit/write_addr_reg[4]_0[0]                                                                                                                                                                                     | rst                                                                                                                                                                                                                                     |                7 |             32 |         4.57 |
|  clk_BUFG                                          | Aquila_SoC/RISCV_CORE0/Execute/addr_o_reg[3]_3[0]                                                                                                                                                                                                        | rst                                                                                                                                                                                                                                     |                5 |             32 |         6.40 |
|  clk_BUFG                                          | Aquila_SoC/RISCV_CORE0/Writeback/csr_we_addr_r_reg[2]_2[0]                                                                                                                                                                                               | rst                                                                                                                                                                                                                                     |                9 |             32 |         3.56 |
|  clk_BUFG                                          |                                                                                                                                                                                                                                                          | synchronizer/rst_reg[0]                                                                                                                                                                                                                 |               22 |             32 |         1.45 |
|  clk_BUFG                                          | Aquila_SoC/RISCV_CORE0/Execute/addr_o_reg[3]_2[0]                                                                                                                                                                                                        | rst                                                                                                                                                                                                                                     |                6 |             32 |         5.33 |
|  clk_BUFG                                          | Aquila_SoC/RISCV_CORE0/Writeback/regfile_we_r_reg_4[0]                                                                                                                                                                                                   | rst                                                                                                                                                                                                                                     |               16 |             32 |         2.00 |
|  clk_BUFG                                          | Aquila_SoC/RISCV_CORE0/Writeback/csr_we_addr_r_reg[9]_3[0]                                                                                                                                                                                               | rst                                                                                                                                                                                                                                     |               13 |             32 |         2.46 |
|  clk_BUFG                                          | Aquila_SoC/RISCV_CORE0/Writeback/csr_we_addr_r_reg[10]_0[1]                                                                                                                                                                                              | rst                                                                                                                                                                                                                                     |               12 |             32 |         2.67 |
|  clk_BUFG                                          | Aquila_SoC/RISCV_CORE0/Execute/addr_o_reg[31]_1[0]                                                                                                                                                                                                       |                                                                                                                                                                                                                                         |               17 |             32 |         1.88 |
|  clk_BUFG                                          | Aquila_SoC/RISCV_CORE0/Execute/addr_o_reg[2]_0[0]                                                                                                                                                                                                        | rst                                                                                                                                                                                                                                     |               12 |             32 |         2.67 |
|  clk_BUFG                                          | Aquila_SoC/RISCV_CORE0/Branch_Prediction_Unit/E[0]                                                                                                                                                                                                       | rst                                                                                                                                                                                                                                     |                8 |             32 |         4.00 |
|  clk_BUFG                                          | Aquila_SoC/RISCV_CORE0/Branch_Prediction_Unit/branch_pc_table[28][31]_i_1_n_0                                                                                                                                                                            | rst                                                                                                                                                                                                                                     |                6 |             32 |         5.33 |
|  clk_BUFG                                          | Aquila_SoC/RISCV_CORE0/Writeback/csr_we_addr_r_reg[9]_4[0]                                                                                                                                                                                               | rst                                                                                                                                                                                                                                     |                9 |             32 |         3.56 |
|  clk_BUFG                                          | Aquila_SoC/RISCV_CORE0/Branch_Prediction_Unit/branch_pc_table[21][31]_i_1_n_0                                                                                                                                                                            | rst                                                                                                                                                                                                                                     |                5 |             32 |         6.40 |
|  clk_BUFG                                          | Aquila_SoC/RISCV_CORE0/Branch_Prediction_Unit/write_addr_reg[2]_0[0]                                                                                                                                                                                     | rst                                                                                                                                                                                                                                     |                8 |             32 |         4.00 |
|  clk_BUFG                                          | Aquila_SoC/RISCV_CORE0/Execute/MulDiv/result[31]_i_1_n_0                                                                                                                                                                                                 |                                                                                                                                                                                                                                         |               21 |             32 |         1.52 |
|  clk_BUFG                                          | Aquila_SoC/RISCV_CORE0/Writeback/csr_we_addr_r_reg[6]_0[0]                                                                                                                                                                                               | rst                                                                                                                                                                                                                                     |               17 |             32 |         1.88 |
|  clk_BUFG                                          | Aquila_SoC/RISCV_CORE0/Branch_Prediction_Unit/branch_pc_table[15][31]_i_1_n_0                                                                                                                                                                            | rst                                                                                                                                                                                                                                     |                6 |             32 |         5.33 |
|  clk_BUFG                                          | Aquila_SoC/RISCV_CORE0/Branch_Prediction_Unit/branch_pc_table[30][31]_i_1_n_0                                                                                                                                                                            | rst                                                                                                                                                                                                                                     |                8 |             32 |         4.00 |
|  clk_BUFG                                          | Aquila_SoC/RISCV_CORE0/Branch_Prediction_Unit/branch_pc_table[17][31]_i_1_n_0                                                                                                                                                                            | rst                                                                                                                                                                                                                                     |                8 |             32 |         4.00 |
|  clk_BUFG                                          | Aquila_SoC/RISCV_CORE0/Branch_Prediction_Unit/branch_pc_table[3][31]_i_1_n_0                                                                                                                                                                             | rst                                                                                                                                                                                                                                     |               10 |             32 |         3.20 |
|  clk_BUFG                                          | Aquila_SoC/RISCV_CORE0/Branch_Prediction_Unit/branch_pc_table[6][31]_i_1_n_0                                                                                                                                                                             | rst                                                                                                                                                                                                                                     |                6 |             32 |         5.33 |
|  clk_BUFG                                          | Aquila_SoC/RISCV_CORE0/Execute/MulDiv/FSM_onehot_S_reg_n_0_[2]                                                                                                                                                                                           |                                                                                                                                                                                                                                         |               13 |             32 |         2.46 |
|  clk_BUFG                                          | Aquila_SoC/RISCV_CORE0/Fetch/rst_reg[0]                                                                                                                                                                                                                  |                                                                                                                                                                                                                                         |                6 |             32 |         5.33 |
|  clk_BUFG                                          | Aquila_SoC/RISCV_CORE0/Writeback/csr_we_addr_r_reg[10]_0[0]                                                                                                                                                                                              | rst                                                                                                                                                                                                                                     |               13 |             32 |         2.46 |
|  clk_BUFG                                          |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/Q[3]                                                                                                                                                                                        |               12 |             32 |         2.67 |
|  clk_BUFG                                          | Aquila_SoC/RISCV_CORE0/Writeback/csr_we_addr_r_reg[6]_1[0]                                                                                                                                                                                               | rst                                                                                                                                                                                                                                     |               13 |             32 |         2.46 |
|  MIG/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                          | MIG/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__13_n_0                                                                                                                                                           |               11 |             34 |         3.09 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i            | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.id_state[1]_i_1_n_0                                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                             |                9 |             34 |         3.78 |
|  clk_BUFG                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_den_o                                                                                                                                                                                               |                                                                                                                                                                                                                                         |               14 |             34 |         2.43 |
|  MIG/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | synchronizer/DMEM_addr/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]_1[0]                                                                                                              |                                                                                                                                                                                                                                         |                6 |             35 |         5.83 |
|  MIG/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | synchronizer/IMEM_addr/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]_1[0]                                                                                                              |                                                                                                                                                                                                                                         |                7 |             35 |         5.00 |
|  clk_BUFG                                          | Aquila_SoC/D_Cache/datain_from_p                                                                                                                                                                                                                         |                                                                                                                                                                                                                                         |               20 |             37 |         1.85 |
|  clk_BUFG                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[23].tc_srl_reg/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                         |                8 |             41 |         5.12 |
|  MIG/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                          | MIG/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__0_n_0                                                                                                                                                            |               18 |             41 |         2.28 |
|  clk_BUFG                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[24].tc_srl_reg/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                         |               10 |             41 |         4.10 |
|  clk_BUFG                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[25].tc_srl_reg/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                         |               10 |             41 |         4.10 |
|  clk_BUFG                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[26].tc_srl_reg/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                         |               10 |             41 |         4.10 |
|  clk_BUFG                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[22].tc_srl_reg/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                         |                8 |             41 |         5.12 |
|  clk_BUFG                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[7].tc_srl_reg/E[0]                                                                                                                                                                                          |                                                                                                                                                                                                                                         |               11 |             41 |         3.73 |
|  clk_BUFG                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[19].tc_srl_reg/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                         |                7 |             41 |         5.86 |
|  clk_BUFG                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[27].tc_srl_reg/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                         |                8 |             41 |         5.12 |
|  clk_BUFG                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[3].tc_srl_reg/E[0]                                                                                                                                                                                          |                                                                                                                                                                                                                                         |               10 |             41 |         4.10 |
|  clk_BUFG                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[17].tc_srl_reg/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                         |               11 |             41 |         3.73 |
|  clk_BUFG                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[31].tc_srl_reg/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                         |               12 |             41 |         3.42 |
|  clk_BUFG                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[30].tc_srl_reg/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                         |               10 |             41 |         4.10 |
|  clk_BUFG                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[2].tc_srl_reg/E[0]                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                8 |             41 |         5.12 |
|  clk_BUFG                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[1].tc_srl_reg/E[0]                                                                                                                                                                                          |                                                                                                                                                                                                                                         |               10 |             41 |         4.10 |
|  clk_BUFG                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[10].tc_srl_reg/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                         |               10 |             41 |         4.10 |
|  clk_BUFG                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[20].tc_srl_reg/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                         |                7 |             41 |         5.86 |
|  clk_BUFG                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[21].tc_srl_reg/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                         |                9 |             41 |         4.56 |
|  clk_BUFG                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[16].tc_srl_reg/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                         |               12 |             41 |         3.42 |
|  clk_BUFG                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[18].tc_srl_reg/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                         |                8 |             41 |         5.12 |
|  clk_BUFG                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[6].tc_srl_reg/E[0]                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                9 |             41 |         4.56 |
|  clk_BUFG                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[5].tc_srl_reg/E[0]                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                7 |             41 |         5.86 |
|  clk_BUFG                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[4].tc_srl_reg/E[0]                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                9 |             41 |         4.56 |
|  clk_BUFG                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/E[0]                                                                                                                                                                                          |                                                                                                                                                                                                                                         |               10 |             41 |         4.10 |
|  clk_BUFG                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[11].tc_srl_reg/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                         |               10 |             41 |         4.10 |
|  clk_BUFG                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/STRG_QUAL.qual_strg_srl_reg/E[0]                                                                                                                                                                                   |                                                                                                                                                                                                                                         |                7 |             41 |         5.86 |
|  clk_BUFG                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[12].tc_srl_reg/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                         |               10 |             41 |         4.10 |
|  clk_BUFG                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[13].tc_srl_reg/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                         |               11 |             41 |         3.73 |
|  clk_BUFG                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[9].tc_srl_reg/E[0]                                                                                                                                                                                          |                                                                                                                                                                                                                                         |               11 |             41 |         3.73 |
|  clk_BUFG                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[8].tc_srl_reg/E[0]                                                                                                                                                                                          |                                                                                                                                                                                                                                         |               11 |             41 |         3.73 |
|  clk_BUFG                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[14].tc_srl_reg/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                         |               10 |             41 |         4.10 |
|  clk_BUFG                                          |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |               14 |             41 |         2.93 |
|  clk_BUFG                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[15].tc_srl_reg/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                         |                9 |             41 |         4.56 |
|  clk_BUFG                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[28].tc_srl_reg/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                         |                6 |             41 |         6.83 |
|  clk_BUFG                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[29].tc_srl_reg/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                         |               11 |             41 |         3.73 |
|  MIG/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                          | MIG/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__8_n_0                                                                                                                                                            |               25 |             43 |         1.72 |
|  clk_BUFG                                          | Aquila_SoC/RISCV_CORE0/Decode/we                                                                                                                                                                                                                         |                                                                                                                                                                                                                                         |                6 |             44 |         7.33 |
|  MIG/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                          | MIG/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__9_n_0                                                                                                                                                            |               16 |             46 |         2.88 |
|  MIG/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                          | MIG/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__12_n_0                                                                                                                                                           |               15 |             47 |         3.13 |
|  MIG/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                          | MIG/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__10_n_0                                                                                                                                                           |               13 |             47 |         3.62 |
|  clk_BUFG                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/CNT.CNT_SRL[2].cnt_srl_reg/E[0]                                                                                                                                                                                    |                                                                                                                                                                                                                                         |               13 |             48 |         3.69 |
|  clk_BUFG                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/CNT.CNT_SRL[3].cnt_srl_reg/E[0]                                                                                                                                                                                    |                                                                                                                                                                                                                                         |               16 |             48 |         3.00 |
|  clk_BUFG                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/CNT.CNT_SRL[1].cnt_srl_reg/E[0]                                                                                                                                                                                    |                                                                                                                                                                                                                                         |               14 |             48 |         3.43 |
|  clk_BUFG                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/CNT.CNT_SRL[0].cnt_srl_reg/E[0]                                                                                                                                                                                    |                                                                                                                                                                                                                                         |               12 |             48 |         4.00 |
|  clk_BUFG                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/E[0]                                                                                                                                                                                          |                                                                                                                                                                                                                                         |               11 |             49 |         4.45 |
|  clk_BUFG                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/E[0]                                                                                                                                                                                          |                                                                                                                                                                                                                                         |               10 |             49 |         4.90 |
|  clk_BUFG                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/E[0]                                                                                                                                                                                          |                                                                                                                                                                                                                                         |               10 |             49 |         4.90 |
|  clk_BUFG                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/E[0]                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                9 |             49 |         5.44 |
|  clk_BUFG                                          | synchronizer/DMEM_addr/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                                                                      |                                                                                                                                                                                                                                         |                7 |             52 |         7.43 |
|  clk_BUFG                                          | synchronizer/IMEM_addr/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                                                                      |                                                                                                                                                                                                                                         |                7 |             52 |         7.43 |
|  clk_BUFG                                          |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_srl_fff/G_1PIPE_IFACE.s_di_r_reg[15]                                                                                                                                                          |               42 |             62 |         1.48 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i            |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |               23 |             63 |         2.74 |
|  MIG/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | MIG/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/sr_valid_r_reg_n_0                                                                                                                   |                                                                                                                                                                                                                                         |               19 |             64 |         3.37 |
|  MIG/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | MIG/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/store_sr_r0                                                                                                                          |                                                                                                                                                                                                                                         |               17 |             64 |         3.76 |
|  MIG/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | MIG/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/E[0]                                                                                                                                                   |                                                                                                                                                                                                                                         |               12 |             64 |         5.33 |
|  clk_BUFG                                          | Aquila_SoC/RISCV_CORE0/Writeback/rst_reg_0                                                                                                                                                                                                               |                                                                                                                                                                                                                                         |               33 |             64 |         1.94 |
|  clk_BUFG                                          | u_ila_0/inst/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r1_0_63_0_2_i_1_n_0                                                                                                                                                                      |                                                                                                                                                                                                                                         |               16 |             64 |         4.00 |
|  clk_BUFG                                          | u_ila_0/inst/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r1_64_127_0_2_i_1_n_0                                                                                                                                                                    |                                                                                                                                                                                                                                         |               16 |             64 |         4.00 |
|  clk_BUFG                                          |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/Q[2]                                                                                                                                                                                        |               33 |             66 |         2.00 |
|  clk_BUFG                                          |                                                                                                                                                                                                                                                          | Aquila_SoC/RISCV_CORE0/Execute/MulDiv/fast_result0                                                                                                                                                                                      |               28 |             66 |         2.36 |
|  clk_BUFG                                          | Aquila_SoC/RISCV_CORE0/Execute/MulDiv/ready1_o_reg_0[0]                                                                                                                                                                                                  | Aquila_SoC/RISCV_CORE0/Writeback/rst_reg[0]                                                                                                                                                                                             |               24 |             69 |         2.88 |
|  clk_BUFG                                          |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                                        |               30 |             74 |         2.47 |
|  MIG/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | MIG/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en                                            |                                                                                                                                                                                                                                         |               10 |             80 |         8.00 |
|  MIG/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | MIG/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_en_2                              |                                                                                                                                                                                                                                         |               11 |             88 |         8.00 |
|  MIG/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | MIG/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en_5                                          |                                                                                                                                                                                                                                         |               11 |             88 |         8.00 |
|  MIG/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | MIG/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_en                                |                                                                                                                                                                                                                                         |               11 |             88 |         8.00 |
|  clk_BUFG                                          | Aquila_SoC/RISCV_CORE0/Execute/MulDiv/ready1_o_reg_0[0]                                                                                                                                                                                                  | Aquila_SoC/RISCV_CORE0/Execute/MulDiv/SR[0]                                                                                                                                                                                             |               50 |             92 |         1.84 |
|  clk_BUFG                                          | Aquila_SoC/D_Cache/m_data0                                                                                                                                                                                                                               | Aquila_SoC/D_Cache/m_data[95]_i_1_n_0                                                                                                                                                                                                   |               46 |             96 |         2.09 |
|  clk_BUFG                                          | Aquila_SoC/RISCV_CORE0/Execute/MulDiv/mul00_i_1_n_0                                                                                                                                                                                                      |                                                                                                                                                                                                                                         |               17 |             98 |         5.76 |
|  MIG/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | MIG/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en_4                                          |                                                                                                                                                                                                                                         |               13 |            100 |         7.69 |
|  MIG/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | MIG/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en_3                                          |                                                                                                                                                                                                                                         |               13 |            100 |         7.69 |
|  clk_BUFG                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_srl_fff/E[0]                                                                                                                                                                                                   |                                                                                                                                                                                                                                         |               26 |            103 |         3.96 |
|  clk_BUFG                                          | Aquila_SoC/ATOM_U/m_data                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                         |               39 |            128 |         3.28 |
|  clk_BUFG                                          | synchronizer/IMEM_rd_data/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                                           |                                                                                                                                                                                                                                         |               27 |            128 |         4.74 |
|  clk_BUFG                                          | synchronizer/DMEM_rd_data/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                                           |                                                                                                                                                                                                                                         |               28 |            128 |         4.57 |
|  clk_BUFG                                          |                                                                                                                                                                                                                                                          | Aquila_SoC/RISCV_CORE0/Execute/p_0_out                                                                                                                                                                                                  |               38 |            128 |         3.37 |
|  MIG/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | MIG/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/app_wdf_rdy_r_copy2                                                                                                                                                                       |                                                                                                                                                                                                                                         |               34 |            128 |         3.76 |
|  MIG/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | MIG/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_rd_data0/app_rd_data_valid                                                                                                                                                                         | rst                                                                                                                                                                                                                                     |               35 |            128 |         3.66 |
|  MIG/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | synchronizer/DMEM_wt_data/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                                           |                                                                                                                                                                                                                                         |               23 |            128 |         5.57 |
|  MIG/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | Memory_Arbiter/DMEM_WR_ready                                                                                                                                                                                                                             | rst                                                                                                                                                                                                                                     |               32 |            128 |         4.00 |
|  MIG/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | synchronizer/DMEM_wt_data_i_129_n_0                                                                                                                                                                                                                      | rst                                                                                                                                                                                                                                     |               23 |            128 |         5.57 |
|  clk_BUFG                                          | synchronizer/IMEM_rd_data_i_1_n_0                                                                                                                                                                                                                        | rst                                                                                                                                                                                                                                     |               32 |            128 |         4.00 |
|  clk_BUFG                                          | synchronizer/DMEM_rd_data_i_2_n_0                                                                                                                                                                                                                        | rst                                                                                                                                                                                                                                     |               35 |            128 |         3.66 |
|  clk_BUFG                                          | synchronizer/IMEM_rd_data/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]_1[0]                                                                                                           |                                                                                                                                                                                                                                         |               23 |            136 |         5.91 |
|  clk_BUFG                                          | synchronizer/DMEM_rd_data/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]_1[0]                                                                                                           |                                                                                                                                                                                                                                         |               25 |            136 |         5.44 |
|  MIG/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | synchronizer/DMEM_wt_data/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]_1[0]                                                                                                           |                                                                                                                                                                                                                                         |               25 |            136 |         5.44 |
|  MIG/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | synchronizer/E[0]                                                                                                                                                                                                                                        | rst                                                                                                                                                                                                                                     |               30 |            157 |         5.23 |
|  clk_BUFG                                          | Aquila_SoC/RISCV_CORE0/Execute/MulDiv/ready1_o_reg_0[0]                                                                                                                                                                                                  | Aquila_SoC/RISCV_CORE0/Fetch/rst_reg_1                                                                                                                                                                                                  |               67 |            166 |         2.48 |
|  MIG/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | MIG/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/col_mach0/read_fifo.fifo_out_data_r_reg[6]_0                                                                                                                                                    |                                                                                                                                                                                                                                         |               22 |            176 |         8.00 |
|  clk_BUFG                                          | synchronizer/DMEM_wt_data/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                                                                   |                                                                                                                                                                                                                                         |               24 |            184 |         7.67 |
|  MIG/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | synchronizer/IMEM_rd_data/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                                                                   |                                                                                                                                                                                                                                         |               24 |            184 |         7.67 |
|  MIG/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | synchronizer/DMEM_rd_data/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                                                                   |                                                                                                                                                                                                                                         |               24 |            184 |         7.67 |
|  MIG/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | MIG/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/wdf_rdy_ns                                                                                                                                                                                |                                                                                                                                                                                                                                         |               24 |            192 |         8.00 |
|  clk_BUFG                                          | Aquila_SoC/RISCV_CORE0/Execute/MulDiv/E[0]                                                                                                                                                                                                               | Aquila_SoC/RISCV_CORE0/Execute/we_o0                                                                                                                                                                                                    |               76 |            197 |         2.59 |
|  MIG/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | synchronizer/DMEM_strobe_r_reg_0[0]                                                                                                                                                                                                                      | rst                                                                                                                                                                                                                                     |               68 |            286 |         4.21 |
|  clk_BUFG                                          |                                                                                                                                                                                                                                                          | rst                                                                                                                                                                                                                                     |              259 |            543 |         2.10 |
|  MIG/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |              546 |           2057 |         3.77 |
|  clk_BUFG                                          |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |              668 |           2411 |         3.61 |
+----------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


