
NOT GATE

//DATA FLOW Modelling
module not_gate(input a,output y);
  assign y=~a;
endmodule

//structural modelling
module not_gate(input a,output y);
not n1(y,a);
endmodule

//behavioral modelling
module not_gate(input a,output y);
alwalys@(a)
begin
y=~a;
end
endmodule

//TESTBENCH
module tb;
  reg a;
  wire y;
  not_gate dut(.a(a));
  initial 
    begin
      $dumpfile("dump.vcd");$dumpvars;
      a = 0;
      #10
      a = 1;
      #10
      $finish();
    end
endmodule
