$date
	Sat Jul 25 00:52:33 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1ms
$end
$scope module stopwatch_TEST $end
$var wire 4 ! Q [3:0] $end
$var reg 1 " CK $end
$var reg 1 # Z $end
$var reg 1 $ nRES $end
$scope module A $end
$var wire 1 " CK $end
$var wire 1 # Z $end
$var wire 1 $ nRES $end
$var reg 4 % Q [3:0] $end
$var reg 1 & rSTATE $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x&
bx %
0$
0#
0"
bx !
$end
#5
b0 !
b0 %
1"
#10
0"
1$
#15
0&
1"
#20
0"
#24
1#
#25
1&
1"
#26
0#
#30
0"
#35
b1 !
b1 %
1"
#40
0"
#45
b10 !
b10 %
1"
#50
0"
#55
b11 !
b11 %
1"
#60
0"
#65
b100 !
b100 %
1"
#70
0"
#75
b101 !
b101 %
1"
#80
0"
#85
b110 !
b110 %
1"
#90
0"
#95
b111 !
b111 %
1"
#100
0"
#105
b1000 !
b1000 %
1"
#110
0"
#115
b1001 !
b1001 %
1"
#120
0"
#125
b0 !
b0 %
1"
#130
0"
#135
b1 !
b1 %
1"
#140
0"
#145
b10 !
b10 %
1"
#150
0"
#155
b11 !
b11 %
1"
#160
0"
#165
b100 !
b100 %
1"
#170
0"
#175
b101 !
b101 %
1"
#180
0"
#185
b110 !
b110 %
1"
#190
0"
#195
b111 !
b111 %
1"
#200
0"
#205
b1000 !
b1000 %
1"
#210
0"
#215
b1001 !
b1001 %
1"
#220
0"
#225
b0 !
b0 %
1"
#226
