INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/fenja/Projekte/Advanced-VLSI-Design/Exercise-04/VLSI-Files/vhdl/misc.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/fenja/Projekte/Advanced-VLSI-Design/Exercise-04/VLSI-Files/vhdl/register_file.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'register_file'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/fenja/Projekte/Advanced-VLSI-Design/Exercise-04/VLSI-Files/vhdl/register_file_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'register_file_tb'
