{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1528095135150 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1528095135150 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jun 04 14:52:14 2018 " "Processing started: Mon Jun 04 14:52:14 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1528095135150 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1528095135150 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off BumperCar -c BumperCar " "Command: quartus_map --read_settings_files=on --write_settings_files=off BumperCar -c BumperCar" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1528095135150 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1528095135572 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bumpercar.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bumpercar.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BumperCar-implementation " "Found design unit 1: BumperCar-implementation" {  } { { "BumperCar.vhd" "" { Text "C:/Users/cslab9-422/Desktop/BumperCar/BumperCar.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1528095136055 ""} { "Info" "ISGN_ENTITY_NAME" "1 BumperCar " "Found entity 1: BumperCar" {  } { { "BumperCar.vhd" "" { Text "C:/Users/cslab9-422/Desktop/BumperCar/BumperCar.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1528095136055 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1528095136055 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_ctrl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vga_ctrl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vga_ctrl-implementation " "Found design unit 1: vga_ctrl-implementation" {  } { { "vga_ctrl.vhd" "" { Text "C:/Users/cslab9-422/Desktop/BumperCar/vga_ctrl.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1528095136055 ""} { "Info" "ISGN_ENTITY_NAME" "1 vga_ctrl " "Found entity 1: vga_ctrl" {  } { { "vga_ctrl.vhd" "" { Text "C:/Users/cslab9-422/Desktop/BumperCar/vga_ctrl.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1528095136055 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1528095136055 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "initial.vhd 2 1 " "Found 2 design units, including 1 entities, in source file initial.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 initial-bhv " "Found design unit 1: initial-bhv" {  } { { "initial.vhd" "" { Text "C:/Users/cslab9-422/Desktop/BumperCar/initial.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1528095136055 ""} { "Info" "ISGN_ENTITY_NAME" "1 initial " "Found entity 1: initial" {  } { { "initial.vhd" "" { Text "C:/Users/cslab9-422/Desktop/BumperCar/initial.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1528095136055 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1528095136055 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clk60.vhd 2 1 " "Found 2 design units, including 1 entities, in source file clk60.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clk60-bhv " "Found design unit 1: clk60-bhv" {  } { { "clk60.vhd" "" { Text "C:/Users/cslab9-422/Desktop/BumperCar/clk60.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1528095136055 ""} { "Info" "ISGN_ENTITY_NAME" "1 clk60 " "Found entity 1: clk60" {  } { { "clk60.vhd" "" { Text "C:/Users/cslab9-422/Desktop/BumperCar/clk60.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1528095136055 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1528095136055 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modify.vhd 2 1 " "Found 2 design units, including 1 entities, in source file modify.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 modify-bhv " "Found design unit 1: modify-bhv" {  } { { "modify.vhd" "" { Text "C:/Users/cslab9-422/Desktop/BumperCar/modify.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1528095136071 ""} { "Info" "ISGN_ENTITY_NAME" "1 modify " "Found entity 1: modify" {  } { { "modify.vhd" "" { Text "C:/Users/cslab9-422/Desktop/BumperCar/modify.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1528095136071 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1528095136071 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ps2_keyboard.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ps2_keyboard.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ps2_keyboard-implementation " "Found design unit 1: ps2_keyboard-implementation" {  } { { "ps2_keyboard.vhd" "" { Text "C:/Users/cslab9-422/Desktop/BumperCar/ps2_keyboard.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1528095136071 ""} { "Info" "ISGN_ENTITY_NAME" "1 ps2_keyboard " "Found entity 1: ps2_keyboard" {  } { { "ps2_keyboard.vhd" "" { Text "C:/Users/cslab9-422/Desktop/BumperCar/ps2_keyboard.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1528095136071 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1528095136071 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "keyboard_ctrl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file keyboard_ctrl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 keyboard_ctrl-implementation " "Found design unit 1: keyboard_ctrl-implementation" {  } { { "keyboard_ctrl.vhd" "" { Text "C:/Users/cslab9-422/Desktop/BumperCar/keyboard_ctrl.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1528095136071 ""} { "Info" "ISGN_ENTITY_NAME" "1 keyboard_ctrl " "Found entity 1: keyboard_ctrl" {  } { { "keyboard_ctrl.vhd" "" { Text "C:/Users/cslab9-422/Desktop/BumperCar/keyboard_ctrl.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1528095136071 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1528095136071 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "wait.vhd " "Can't analyze file -- file wait.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1528095136071 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sram_ctrl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sram_ctrl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sram_ctrl-implementation " "Found design unit 1: sram_ctrl-implementation" {  } { { "sram_ctrl.vhd" "" { Text "C:/Users/cslab9-422/Desktop/BumperCar/sram_ctrl.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1528095136071 ""} { "Info" "ISGN_ENTITY_NAME" "1 sram_ctrl " "Found entity 1: sram_ctrl" {  } { { "sram_ctrl.vhd" "" { Text "C:/Users/cslab9-422/Desktop/BumperCar/sram_ctrl.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1528095136071 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1528095136071 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/paint.vhd 0 0 " "Found 0 design units, including 0 entities, in source file output_files/paint.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1528095136071 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "paint.vhd 2 1 " "Found 2 design units, including 1 entities, in source file paint.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 paint-implementation " "Found design unit 1: paint-implementation" {  } { { "paint.vhd" "" { Text "C:/Users/cslab9-422/Desktop/BumperCar/paint.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1528095136086 ""} { "Info" "ISGN_ENTITY_NAME" "1 paint " "Found entity 1: paint" {  } { { "paint.vhd" "" { Text "C:/Users/cslab9-422/Desktop/BumperCar/paint.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1528095136086 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1528095136086 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "BumperCar " "Elaborating entity \"BumperCar\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1528095136586 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "p1_x_0 BumperCar.vhd(37) " "VHDL Signal Declaration warning at BumperCar.vhd(37): used explicit default value for signal \"p1_x_0\" because signal was never assigned a value" {  } { { "BumperCar.vhd" "" { Text "C:/Users/cslab9-422/Desktop/BumperCar/BumperCar.vhd" 37 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1528095136586 "|BumperCar"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "p1_x_1 BumperCar.vhd(38) " "VHDL Signal Declaration warning at BumperCar.vhd(38): used explicit default value for signal \"p1_x_1\" because signal was never assigned a value" {  } { { "BumperCar.vhd" "" { Text "C:/Users/cslab9-422/Desktop/BumperCar/BumperCar.vhd" 38 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1528095136586 "|BumperCar"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "p1_y_0 BumperCar.vhd(39) " "VHDL Signal Declaration warning at BumperCar.vhd(39): used explicit default value for signal \"p1_y_0\" because signal was never assigned a value" {  } { { "BumperCar.vhd" "" { Text "C:/Users/cslab9-422/Desktop/BumperCar/BumperCar.vhd" 39 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1528095136586 "|BumperCar"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "p1_y_1 BumperCar.vhd(40) " "VHDL Signal Declaration warning at BumperCar.vhd(40): used explicit default value for signal \"p1_y_1\" because signal was never assigned a value" {  } { { "BumperCar.vhd" "" { Text "C:/Users/cslab9-422/Desktop/BumperCar/BumperCar.vhd" 40 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1528095136586 "|BumperCar"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "p2_x_0 BumperCar.vhd(42) " "VHDL Signal Declaration warning at BumperCar.vhd(42): used explicit default value for signal \"p2_x_0\" because signal was never assigned a value" {  } { { "BumperCar.vhd" "" { Text "C:/Users/cslab9-422/Desktop/BumperCar/BumperCar.vhd" 42 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1528095136586 "|BumperCar"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "p2_x_1 BumperCar.vhd(43) " "VHDL Signal Declaration warning at BumperCar.vhd(43): used explicit default value for signal \"p2_x_1\" because signal was never assigned a value" {  } { { "BumperCar.vhd" "" { Text "C:/Users/cslab9-422/Desktop/BumperCar/BumperCar.vhd" 43 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1528095136586 "|BumperCar"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "p2_y_0 BumperCar.vhd(44) " "VHDL Signal Declaration warning at BumperCar.vhd(44): used explicit default value for signal \"p2_y_0\" because signal was never assigned a value" {  } { { "BumperCar.vhd" "" { Text "C:/Users/cslab9-422/Desktop/BumperCar/BumperCar.vhd" 44 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1528095136586 "|BumperCar"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "p2_y_1 BumperCar.vhd(45) " "VHDL Signal Declaration warning at BumperCar.vhd(45): used explicit default value for signal \"p2_y_1\" because signal was never assigned a value" {  } { { "BumperCar.vhd" "" { Text "C:/Users/cslab9-422/Desktop/BumperCar/BumperCar.vhd" 45 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1528095136586 "|BumperCar"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_ctrl vga_ctrl:vga_ctrl_realization " "Elaborating entity \"vga_ctrl\" for hierarchy \"vga_ctrl:vga_ctrl_realization\"" {  } { { "BumperCar.vhd" "vga_ctrl_realization" { Text "C:/Users/cslab9-422/Desktop/BumperCar/BumperCar.vhd" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528095136586 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "hst_inc vga_ctrl.vhd(60) " "Verilog HDL or VHDL warning at vga_ctrl.vhd(60): object \"hst_inc\" assigned a value but never read" {  } { { "vga_ctrl.vhd" "" { Text "C:/Users/cslab9-422/Desktop/BumperCar/vga_ctrl.vhd" 60 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1528095136601 "|BumperCar|vga_ctrl:vga_ctrl_realization"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "vst_inc vga_ctrl.vhd(60) " "Verilog HDL or VHDL warning at vga_ctrl.vhd(60): object \"vst_inc\" assigned a value but never read" {  } { { "vga_ctrl.vhd" "" { Text "C:/Users/cslab9-422/Desktop/BumperCar/vga_ctrl.vhd" 60 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1528095136601 "|BumperCar|vga_ctrl:vga_ctrl_realization"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rt vga_ctrl.vhd(214) " "VHDL Process Statement warning at vga_ctrl.vhd(214): signal \"rt\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga_ctrl.vhd" "" { Text "C:/Users/cslab9-422/Desktop/BumperCar/vga_ctrl.vhd" 214 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1528095136601 "|BumperCar|vga_ctrl:vga_ctrl_realization"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "gt vga_ctrl.vhd(215) " "VHDL Process Statement warning at vga_ctrl.vhd(215): signal \"gt\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga_ctrl.vhd" "" { Text "C:/Users/cslab9-422/Desktop/BumperCar/vga_ctrl.vhd" 215 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1528095136601 "|BumperCar|vga_ctrl:vga_ctrl_realization"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "bt vga_ctrl.vhd(216) " "VHDL Process Statement warning at vga_ctrl.vhd(216): signal \"bt\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga_ctrl.vhd" "" { Text "C:/Users/cslab9-422/Desktop/BumperCar/vga_ctrl.vhd" 216 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1528095136601 "|BumperCar|vga_ctrl:vga_ctrl_realization"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "paint vga_ctrl:vga_ctrl_realization\|paint:paint_realization " "Elaborating entity \"paint\" for hierarchy \"vga_ctrl:vga_ctrl_realization\|paint:paint_realization\"" {  } { { "vga_ctrl.vhd" "paint_realization" { Text "C:/Users/cslab9-422/Desktop/BumperCar/vga_ctrl.vhd" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528095136601 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "p1_x_0 paint.vhd(124) " "VHDL Process Statement warning at paint.vhd(124): signal \"p1_x_0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "paint.vhd" "" { Text "C:/Users/cslab9-422/Desktop/BumperCar/paint.vhd" 124 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1528095136601 "|BumperCar|vga_ctrl:vga_ctrl_realization|paint:paint_realization"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "p1_y_0 paint.vhd(125) " "VHDL Process Statement warning at paint.vhd(125): signal \"p1_y_0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "paint.vhd" "" { Text "C:/Users/cslab9-422/Desktop/BumperCar/paint.vhd" 125 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1528095136601 "|BumperCar|vga_ctrl:vga_ctrl_realization|paint:paint_realization"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "p1_x_1 paint.vhd(126) " "VHDL Process Statement warning at paint.vhd(126): signal \"p1_x_1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "paint.vhd" "" { Text "C:/Users/cslab9-422/Desktop/BumperCar/paint.vhd" 126 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1528095136601 "|BumperCar|vga_ctrl:vga_ctrl_realization|paint:paint_realization"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "p1_y_1 paint.vhd(127) " "VHDL Process Statement warning at paint.vhd(127): signal \"p1_y_1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "paint.vhd" "" { Text "C:/Users/cslab9-422/Desktop/BumperCar/paint.vhd" 127 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1528095136601 "|BumperCar|vga_ctrl:vga_ctrl_realization|paint:paint_realization"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "p2_x_0 paint.vhd(128) " "VHDL Process Statement warning at paint.vhd(128): signal \"p2_x_0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "paint.vhd" "" { Text "C:/Users/cslab9-422/Desktop/BumperCar/paint.vhd" 128 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1528095136601 "|BumperCar|vga_ctrl:vga_ctrl_realization|paint:paint_realization"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "p2_y_0 paint.vhd(129) " "VHDL Process Statement warning at paint.vhd(129): signal \"p2_y_0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "paint.vhd" "" { Text "C:/Users/cslab9-422/Desktop/BumperCar/paint.vhd" 129 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1528095136601 "|BumperCar|vga_ctrl:vga_ctrl_realization|paint:paint_realization"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "p2_x_1 paint.vhd(130) " "VHDL Process Statement warning at paint.vhd(130): signal \"p2_x_1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "paint.vhd" "" { Text "C:/Users/cslab9-422/Desktop/BumperCar/paint.vhd" 130 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1528095136601 "|BumperCar|vga_ctrl:vga_ctrl_realization|paint:paint_realization"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "p2_y_1 paint.vhd(131) " "VHDL Process Statement warning at paint.vhd(131): signal \"p2_y_1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "paint.vhd" "" { Text "C:/Users/cslab9-422/Desktop/BumperCar/paint.vhd" 131 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1528095136601 "|BumperCar|vga_ctrl:vga_ctrl_realization|paint:paint_realization"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "p1_x_1 paint.vhd(135) " "VHDL Process Statement warning at paint.vhd(135): signal \"p1_x_1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "paint.vhd" "" { Text "C:/Users/cslab9-422/Desktop/BumperCar/paint.vhd" 135 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1528095136601 "|BumperCar|vga_ctrl:vga_ctrl_realization|paint:paint_realization"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "p1_y_1 paint.vhd(136) " "VHDL Process Statement warning at paint.vhd(136): signal \"p1_y_1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "paint.vhd" "" { Text "C:/Users/cslab9-422/Desktop/BumperCar/paint.vhd" 136 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1528095136601 "|BumperCar|vga_ctrl:vga_ctrl_realization|paint:paint_realization"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "p1_x_0 paint.vhd(137) " "VHDL Process Statement warning at paint.vhd(137): signal \"p1_x_0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "paint.vhd" "" { Text "C:/Users/cslab9-422/Desktop/BumperCar/paint.vhd" 137 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1528095136601 "|BumperCar|vga_ctrl:vga_ctrl_realization|paint:paint_realization"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "p1_y_0 paint.vhd(138) " "VHDL Process Statement warning at paint.vhd(138): signal \"p1_y_0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "paint.vhd" "" { Text "C:/Users/cslab9-422/Desktop/BumperCar/paint.vhd" 138 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1528095136601 "|BumperCar|vga_ctrl:vga_ctrl_realization|paint:paint_realization"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "p2_x_1 paint.vhd(139) " "VHDL Process Statement warning at paint.vhd(139): signal \"p2_x_1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "paint.vhd" "" { Text "C:/Users/cslab9-422/Desktop/BumperCar/paint.vhd" 139 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1528095136601 "|BumperCar|vga_ctrl:vga_ctrl_realization|paint:paint_realization"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "p2_y_1 paint.vhd(140) " "VHDL Process Statement warning at paint.vhd(140): signal \"p2_y_1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "paint.vhd" "" { Text "C:/Users/cslab9-422/Desktop/BumperCar/paint.vhd" 140 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1528095136601 "|BumperCar|vga_ctrl:vga_ctrl_realization|paint:paint_realization"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "p2_x_0 paint.vhd(141) " "VHDL Process Statement warning at paint.vhd(141): signal \"p2_x_0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "paint.vhd" "" { Text "C:/Users/cslab9-422/Desktop/BumperCar/paint.vhd" 141 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1528095136601 "|BumperCar|vga_ctrl:vga_ctrl_realization|paint:paint_realization"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "p2_y_0 paint.vhd(142) " "VHDL Process Statement warning at paint.vhd(142): signal \"p2_y_0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "paint.vhd" "" { Text "C:/Users/cslab9-422/Desktop/BumperCar/paint.vhd" 142 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1528095136601 "|BumperCar|vga_ctrl:vga_ctrl_realization|paint:paint_realization"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sram_ctrl vga_ctrl:vga_ctrl_realization\|paint:paint_realization\|sram_ctrl:sram_ctrl_realization " "Elaborating entity \"sram_ctrl\" for hierarchy \"vga_ctrl:vga_ctrl_realization\|paint:paint_realization\|sram_ctrl:sram_ctrl_realization\"" {  } { { "paint.vhd" "sram_ctrl_realization" { Text "C:/Users/cslab9-422/Desktop/BumperCar/paint.vhd" 108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528095136788 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "base_sram_ce GND " "Pin \"base_sram_ce\" is stuck at GND" {  } { { "BumperCar.vhd" "" { Text "C:/Users/cslab9-422/Desktop/BumperCar/BumperCar.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1528095137834 "|BumperCar|base_sram_ce"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1528095137834 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "9 " "9 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1528095137990 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "vga_ctrl:vga_ctrl_realization\|Add1~0 " "Logic cell \"vga_ctrl:vga_ctrl_realization\|Add1~0\"" {  } { { "synopsys/ieee/syn_unsi.vhd" "Add1~0" { Text "c:/altera/13.0sp1/quartus/libraries/vhdl/synopsys/ieee/syn_unsi.vhd" 117 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1528095138005 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "Quartus II" 0 -1 1528095138005 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1528095138146 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1528095138146 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "645 " "Implemented 645 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "1 " "Implemented 1 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1528095138239 ""} { "Info" "ICUT_CUT_TM_OPINS" "34 " "Implemented 34 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1528095138239 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "32 " "Implemented 32 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1528095138239 ""} { "Info" "ICUT_CUT_TM_LCELLS" "578 " "Implemented 578 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1528095138239 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1528095138239 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 33 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 33 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "489 " "Peak virtual memory: 489 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1528095138255 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jun 04 14:52:18 2018 " "Processing ended: Mon Jun 04 14:52:18 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1528095138255 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1528095138255 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1528095138255 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1528095138255 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1528095139362 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1528095139362 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jun 04 14:52:19 2018 " "Processing started: Mon Jun 04 14:52:19 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1528095139362 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1528095139362 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off BumperCar -c BumperCar " "Command: quartus_fit --read_settings_files=off --write_settings_files=off BumperCar -c BumperCar" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1528095139362 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1528095139440 ""}
{ "Info" "0" "" "Project  = BumperCar" {  } {  } 0 0 "Project  = BumperCar" 0 0 "Fitter" 0 0 1528095139440 ""}
{ "Info" "0" "" "Revision = BumperCar" {  } {  } 0 0 "Revision = BumperCar" 0 0 "Fitter" 0 0 1528095139440 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1528095139550 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "BumperCar EP2C70F672C8 " "Selected device EP2C70F672C8 for design \"BumperCar\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1528095139565 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1528095139596 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1528095139596 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1528095139690 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1528095139706 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C35F672C8 " "Device EP2C35F672C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1528095140720 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C35F672I8 " "Device EP2C35F672I8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1528095140720 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F672C8 " "Device EP2C50F672C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1528095140720 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F672I8 " "Device EP2C50F672I8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1528095140720 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C70F672I8 " "Device EP2C70F672I8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1528095140720 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1528095140720 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ E3 " "Pin ~ASDO~ is reserved at location E3" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/cslab9-422/Desktop/BumperCar/" { { 0 { 0 ""} 0 1233 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1528095140735 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ D3 " "Pin ~nCSO~ is reserved at location D3" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/cslab9-422/Desktop/BumperCar/" { { 0 { 0 ""} 0 1234 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1528095140735 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS195p/nCEO~ AE24 " "Pin ~LVDS195p/nCEO~ is reserved at location AE24" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~LVDS195p/nCEO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~LVDS195p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/cslab9-422/Desktop/BumperCar/" { { 0 { 0 ""} 0 1235 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1528095140735 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1528095140735 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "BumperCar.sdc " "Synopsys Design Constraints File file not found: 'BumperCar.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1528095141063 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1528095141063 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1528095141078 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk100m (placed in PIN N2 (CLK0, LVDSCLK0p, Input)) " "Automatically promoted node clk100m (placed in PIN N2 (CLK0, LVDSCLK0p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1528095141110 ""}  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { clk100m } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "clk100m" } } } } { "BumperCar.vhd" "" { Text "C:/Users/cslab9-422/Desktop/BumperCar/BumperCar.vhd" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk100m } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/cslab9-422/Desktop/BumperCar/" { { 0 { 0 ""} 0 72 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1528095141110 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "vga_ctrl:vga_ctrl_realization\|clk25m  " "Automatically promoted node vga_ctrl:vga_ctrl_realization\|clk25m " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1528095141110 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "vga_ctrl:vga_ctrl_realization\|paint:paint_realization\|sram_ctrl:sram_ctrl_realization\|distilled_clk " "Destination node vga_ctrl:vga_ctrl_realization\|paint:paint_realization\|sram_ctrl:sram_ctrl_realization\|distilled_clk" {  } { { "sram_ctrl.vhd" "" { Text "C:/Users/cslab9-422/Desktop/BumperCar/sram_ctrl.vhd" 23 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/cslab9-422/Desktop/BumperCar/" { { 0 { 0 ""} 0 262 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1528095141110 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "vga_ctrl:vga_ctrl_realization\|clk25m~0 " "Destination node vga_ctrl:vga_ctrl_realization\|clk25m~0" {  } { { "vga_ctrl.vhd" "" { Text "C:/Users/cslab9-422/Desktop/BumperCar/vga_ctrl.vhd" 100 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { vga_ctrl:vga_ctrl_realization|clk25m~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/cslab9-422/Desktop/BumperCar/" { { 0 { 0 ""} 0 1225 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1528095141110 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1528095141110 ""}  } { { "vga_ctrl.vhd" "" { Text "C:/Users/cslab9-422/Desktop/BumperCar/vga_ctrl.vhd" 100 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { vga_ctrl:vga_ctrl_realization|clk25m } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/cslab9-422/Desktop/BumperCar/" { { 0 { 0 ""} 0 547 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1528095141110 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "vga_ctrl:vga_ctrl_realization\|paint:paint_realization\|sram_ctrl:sram_ctrl_realization\|distilled_clk  " "Automatically promoted node vga_ctrl:vga_ctrl_realization\|paint:paint_realization\|sram_ctrl:sram_ctrl_realization\|distilled_clk " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1528095141110 ""}  } { { "sram_ctrl.vhd" "" { Text "C:/Users/cslab9-422/Desktop/BumperCar/sram_ctrl.vhd" 23 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/cslab9-422/Desktop/BumperCar/" { { 0 { 0 ""} 0 262 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1528095141110 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1528095141250 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1528095141250 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1528095141250 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1528095141250 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1528095141250 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1528095141250 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1528095141250 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1528095141266 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1528095141297 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1528095141297 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1528095141297 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "led\[0\] " "Node \"led\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "led\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1528095141359 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "led\[10\] " "Node \"led\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "led\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1528095141359 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "led\[11\] " "Node \"led\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "led\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1528095141359 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "led\[12\] " "Node \"led\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "led\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1528095141359 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "led\[13\] " "Node \"led\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "led\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1528095141359 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "led\[14\] " "Node \"led\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "led\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1528095141359 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "led\[15\] " "Node \"led\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "led\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1528095141359 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "led\[16\] " "Node \"led\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "led\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1528095141359 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "led\[17\] " "Node \"led\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "led\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1528095141359 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "led\[18\] " "Node \"led\[18\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "led\[18\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1528095141359 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "led\[19\] " "Node \"led\[19\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "led\[19\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1528095141359 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "led\[1\] " "Node \"led\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "led\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1528095141359 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "led\[20\] " "Node \"led\[20\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "led\[20\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1528095141359 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "led\[21\] " "Node \"led\[21\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "led\[21\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1528095141359 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "led\[22\] " "Node \"led\[22\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "led\[22\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1528095141359 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "led\[23\] " "Node \"led\[23\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "led\[23\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1528095141359 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "led\[24\] " "Node \"led\[24\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "led\[24\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1528095141359 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "led\[25\] " "Node \"led\[25\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "led\[25\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1528095141359 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "led\[26\] " "Node \"led\[26\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "led\[26\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1528095141359 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "led\[27\] " "Node \"led\[27\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "led\[27\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1528095141359 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "led\[28\] " "Node \"led\[28\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "led\[28\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1528095141359 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "led\[29\] " "Node \"led\[29\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "led\[29\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1528095141359 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "led\[2\] " "Node \"led\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "led\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1528095141359 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "led\[30\] " "Node \"led\[30\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "led\[30\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1528095141359 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "led\[31\] " "Node \"led\[31\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "led\[31\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1528095141359 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "led\[3\] " "Node \"led\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "led\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1528095141359 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "led\[4\] " "Node \"led\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "led\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1528095141359 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "led\[5\] " "Node \"led\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "led\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1528095141359 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "led\[6\] " "Node \"led\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "led\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1528095141359 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "led\[7\] " "Node \"led\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "led\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1528095141359 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "led\[8\] " "Node \"led\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "led\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1528095141359 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "led\[9\] " "Node \"led\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "led\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1528095141359 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1528095141359 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1528095141359 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1528095144247 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1528095144559 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1528095144575 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1528095146837 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1528095146837 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1528095146962 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "5 X84_Y13 X95_Y25 " "Router estimated peak interconnect usage is 5% of the available device resources in the region that extends from location X84_Y13 to location X95_Y25" {  } { { "loc" "" { Generic "C:/Users/cslab9-422/Desktop/BumperCar/" { { 1 { 0 "Router estimated peak interconnect usage is 5% of the available device resources in the region that extends from location X84_Y13 to location X95_Y25"} { { 11 { 0 "Router estimated peak interconnect usage is 5% of the available device resources in the region that extends from location X84_Y13 to location X95_Y25"} 84 13 12 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1528095148880 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1528095148880 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1528095149629 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1528095149645 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1528095149645 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.58 " "Total time spent on timing analysis during the Fitter is 0.58 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1528095149660 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1528095149676 ""}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "66 " "Found 66 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "base_sram_data\[0\] 0 " "Pin \"base_sram_data\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1528095149692 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "base_sram_data\[1\] 0 " "Pin \"base_sram_data\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1528095149692 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "base_sram_data\[2\] 0 " "Pin \"base_sram_data\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1528095149692 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "base_sram_data\[3\] 0 " "Pin \"base_sram_data\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1528095149692 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "base_sram_data\[4\] 0 " "Pin \"base_sram_data\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1528095149692 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "base_sram_data\[5\] 0 " "Pin \"base_sram_data\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1528095149692 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "base_sram_data\[6\] 0 " "Pin \"base_sram_data\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1528095149692 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "base_sram_data\[7\] 0 " "Pin \"base_sram_data\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1528095149692 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "base_sram_data\[8\] 0 " "Pin \"base_sram_data\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1528095149692 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "base_sram_data\[9\] 0 " "Pin \"base_sram_data\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1528095149692 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "base_sram_data\[10\] 0 " "Pin \"base_sram_data\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1528095149692 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "base_sram_data\[11\] 0 " "Pin \"base_sram_data\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1528095149692 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "base_sram_data\[12\] 0 " "Pin \"base_sram_data\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1528095149692 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "base_sram_data\[13\] 0 " "Pin \"base_sram_data\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1528095149692 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "base_sram_data\[14\] 0 " "Pin \"base_sram_data\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1528095149692 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "base_sram_data\[15\] 0 " "Pin \"base_sram_data\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1528095149692 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "base_sram_data\[16\] 0 " "Pin \"base_sram_data\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1528095149692 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "base_sram_data\[17\] 0 " "Pin \"base_sram_data\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1528095149692 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "base_sram_data\[18\] 0 " "Pin \"base_sram_data\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1528095149692 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "base_sram_data\[19\] 0 " "Pin \"base_sram_data\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1528095149692 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "base_sram_data\[20\] 0 " "Pin \"base_sram_data\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1528095149692 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "base_sram_data\[21\] 0 " "Pin \"base_sram_data\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1528095149692 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "base_sram_data\[22\] 0 " "Pin \"base_sram_data\[22\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1528095149692 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "base_sram_data\[23\] 0 " "Pin \"base_sram_data\[23\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1528095149692 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "base_sram_data\[24\] 0 " "Pin \"base_sram_data\[24\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1528095149692 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "base_sram_data\[25\] 0 " "Pin \"base_sram_data\[25\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1528095149692 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "base_sram_data\[26\] 0 " "Pin \"base_sram_data\[26\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1528095149692 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "base_sram_data\[27\] 0 " "Pin \"base_sram_data\[27\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1528095149692 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "base_sram_data\[28\] 0 " "Pin \"base_sram_data\[28\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1528095149692 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "base_sram_data\[29\] 0 " "Pin \"base_sram_data\[29\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1528095149692 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "base_sram_data\[30\] 0 " "Pin \"base_sram_data\[30\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1528095149692 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "base_sram_data\[31\] 0 " "Pin \"base_sram_data\[31\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1528095149692 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hs 0 " "Pin \"hs\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1528095149692 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "vs 0 " "Pin \"vs\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1528095149692 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r\[0\] 0 " "Pin \"r\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1528095149692 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r\[1\] 0 " "Pin \"r\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1528095149692 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r\[2\] 0 " "Pin \"r\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1528095149692 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "g\[0\] 0 " "Pin \"g\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1528095149692 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "g\[1\] 0 " "Pin \"g\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1528095149692 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "g\[2\] 0 " "Pin \"g\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1528095149692 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "b\[0\] 0 " "Pin \"b\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1528095149692 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "b\[1\] 0 " "Pin \"b\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1528095149692 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "b\[2\] 0 " "Pin \"b\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1528095149692 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "base_sram_we 0 " "Pin \"base_sram_we\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1528095149692 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "base_sram_oe 0 " "Pin \"base_sram_oe\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1528095149692 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "base_sram_ce 0 " "Pin \"base_sram_ce\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1528095149692 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "base_sram_addr\[0\] 0 " "Pin \"base_sram_addr\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1528095149692 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "base_sram_addr\[1\] 0 " "Pin \"base_sram_addr\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1528095149692 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "base_sram_addr\[2\] 0 " "Pin \"base_sram_addr\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1528095149692 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "base_sram_addr\[3\] 0 " "Pin \"base_sram_addr\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1528095149692 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "base_sram_addr\[4\] 0 " "Pin \"base_sram_addr\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1528095149692 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "base_sram_addr\[5\] 0 " "Pin \"base_sram_addr\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1528095149692 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "base_sram_addr\[6\] 0 " "Pin \"base_sram_addr\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1528095149692 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "base_sram_addr\[7\] 0 " "Pin \"base_sram_addr\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1528095149692 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "base_sram_addr\[8\] 0 " "Pin \"base_sram_addr\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1528095149692 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "base_sram_addr\[9\] 0 " "Pin \"base_sram_addr\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1528095149692 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "base_sram_addr\[10\] 0 " "Pin \"base_sram_addr\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1528095149692 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "base_sram_addr\[11\] 0 " "Pin \"base_sram_addr\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1528095149692 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "base_sram_addr\[12\] 0 " "Pin \"base_sram_addr\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1528095149692 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "base_sram_addr\[13\] 0 " "Pin \"base_sram_addr\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1528095149692 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "base_sram_addr\[14\] 0 " "Pin \"base_sram_addr\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1528095149692 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "base_sram_addr\[15\] 0 " "Pin \"base_sram_addr\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1528095149692 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "base_sram_addr\[16\] 0 " "Pin \"base_sram_addr\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1528095149692 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "base_sram_addr\[17\] 0 " "Pin \"base_sram_addr\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1528095149692 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "base_sram_addr\[18\] 0 " "Pin \"base_sram_addr\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1528095149692 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "base_sram_addr\[19\] 0 " "Pin \"base_sram_addr\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1528095149692 ""}  } {  } 0 306006 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "Fitter" 0 -1 1528095149692 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1528095150050 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1528095150097 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1528095150425 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:02 " "Fitter post-fit operations ending: elapsed time is 00:00:02" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1528095151111 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1528095151298 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/cslab9-422/Desktop/BumperCar/output_files/BumperCar.fit.smsg " "Generated suppressed messages file C:/Users/cslab9-422/Desktop/BumperCar/output_files/BumperCar.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1528095151439 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 38 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 38 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "766 " "Peak virtual memory: 766 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1528095151704 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jun 04 14:52:31 2018 " "Processing ended: Mon Jun 04 14:52:31 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1528095151704 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1528095151704 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:13 " "Total CPU time (on all processors): 00:00:13" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1528095151704 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1528095151704 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1528095152687 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1528095152687 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jun 04 14:52:32 2018 " "Processing started: Mon Jun 04 14:52:32 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1528095152687 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1528095152687 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off BumperCar -c BumperCar " "Command: quartus_asm --read_settings_files=off --write_settings_files=off BumperCar -c BumperCar" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1528095152687 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1528095155033 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1528095155142 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "439 " "Peak virtual memory: 439 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1528095155953 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jun 04 14:52:35 2018 " "Processing ended: Mon Jun 04 14:52:35 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1528095155953 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1528095155953 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1528095155953 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1528095155953 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1528095156562 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1528095157014 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1528095157014 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jun 04 14:52:36 2018 " "Processing started: Mon Jun 04 14:52:36 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1528095157014 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1528095157014 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta BumperCar -c BumperCar " "Command: quartus_sta BumperCar -c BumperCar" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1528095157014 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1528095157092 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1528095157232 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1528095157279 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1528095157279 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "BumperCar.sdc " "Synopsys Design Constraints File file not found: 'BumperCar.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1528095157404 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1528095157404 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name vga_ctrl:vga_ctrl_realization\|clk25m vga_ctrl:vga_ctrl_realization\|clk25m " "create_clock -period 1.000 -name vga_ctrl:vga_ctrl_realization\|clk25m vga_ctrl:vga_ctrl_realization\|clk25m" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1528095157420 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name vga_ctrl:vga_ctrl_realization\|clk50m vga_ctrl:vga_ctrl_realization\|clk50m " "create_clock -period 1.000 -name vga_ctrl:vga_ctrl_realization\|clk50m vga_ctrl:vga_ctrl_realization\|clk50m" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1528095157420 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk100m clk100m " "create_clock -period 1.000 -name clk100m clk100m" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1528095157420 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name vga_ctrl:vga_ctrl_realization\|paint:paint_realization\|sram_ctrl:sram_ctrl_realization\|distilled_clk vga_ctrl:vga_ctrl_realization\|paint:paint_realization\|sram_ctrl:sram_ctrl_realization\|distilled_clk " "create_clock -period 1.000 -name vga_ctrl:vga_ctrl_realization\|paint:paint_realization\|sram_ctrl:sram_ctrl_realization\|distilled_clk vga_ctrl:vga_ctrl_realization\|paint:paint_realization\|sram_ctrl:sram_ctrl_realization\|distilled_clk" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1528095157420 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1528095157420 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1528095157420 ""}
{ "Info" "0" "" "Analyzing Slow Model" {  } {  } 0 0 "Analyzing Slow Model" 0 0 "Quartus II" 0 0 1528095157435 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1528095157435 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -8.231 " "Worst-case setup slack is -8.231" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1528095157451 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1528095157451 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.231     -1088.745 vga_ctrl:vga_ctrl_realization\|clk25m  " "   -8.231     -1088.745 vga_ctrl:vga_ctrl_realization\|clk25m " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1528095157451 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.312       -81.396 vga_ctrl:vga_ctrl_realization\|paint:paint_realization\|sram_ctrl:sram_ctrl_realization\|distilled_clk  " "   -1.312       -81.396 vga_ctrl:vga_ctrl_realization\|paint:paint_realization\|sram_ctrl:sram_ctrl_realization\|distilled_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1528095157451 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.092         0.000 vga_ctrl:vga_ctrl_realization\|clk50m  " "    1.092         0.000 vga_ctrl:vga_ctrl_realization\|clk50m " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1528095157451 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.966         0.000 clk100m  " "    2.966         0.000 clk100m " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1528095157451 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1528095157451 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -3.137 " "Worst-case hold slack is -3.137" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1528095157451 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1528095157451 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.137        -5.869 clk100m  " "   -3.137        -5.869 clk100m " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1528095157451 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.858        -0.858 vga_ctrl:vga_ctrl_realization\|clk50m  " "   -0.858        -0.858 vga_ctrl:vga_ctrl_realization\|clk50m " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1528095157451 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.499         0.000 vga_ctrl:vga_ctrl_realization\|clk25m  " "    0.499         0.000 vga_ctrl:vga_ctrl_realization\|clk25m " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1528095157451 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.739         0.000 vga_ctrl:vga_ctrl_realization\|paint:paint_realization\|sram_ctrl:sram_ctrl_realization\|distilled_clk  " "    0.739         0.000 vga_ctrl:vga_ctrl_realization\|paint:paint_realization\|sram_ctrl:sram_ctrl_realization\|distilled_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1528095157451 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1528095157451 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1528095157451 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1528095157451 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.941 " "Worst-case minimum pulse width slack is -1.941" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1528095157451 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1528095157451 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.941        -4.909 clk100m  " "   -1.941        -4.909 clk100m " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1528095157451 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.742      -316.092 vga_ctrl:vga_ctrl_realization\|clk25m  " "   -0.742      -316.092 vga_ctrl:vga_ctrl_realization\|clk25m " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1528095157451 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.742      -175.112 vga_ctrl:vga_ctrl_realization\|paint:paint_realization\|sram_ctrl:sram_ctrl_realization\|distilled_clk  " "   -0.742      -175.112 vga_ctrl:vga_ctrl_realization\|paint:paint_realization\|sram_ctrl:sram_ctrl_realization\|distilled_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1528095157451 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.742        -1.484 vga_ctrl:vga_ctrl_realization\|clk50m  " "   -0.742        -1.484 vga_ctrl:vga_ctrl_realization\|clk50m " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1528095157451 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1528095157451 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1528095157560 ""}
{ "Info" "0" "" "Analyzing Fast Model" {  } {  } 0 0 "Analyzing Fast Model" 0 0 "Quartus II" 0 0 1528095157576 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1528095157607 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.886 " "Worst-case setup slack is -1.886" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1528095157607 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1528095157607 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.886      -214.940 vga_ctrl:vga_ctrl_realization\|clk25m  " "   -1.886      -214.940 vga_ctrl:vga_ctrl_realization\|clk25m " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1528095157607 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.105         0.000 vga_ctrl:vga_ctrl_realization\|paint:paint_realization\|sram_ctrl:sram_ctrl_realization\|distilled_clk  " "    0.105         0.000 vga_ctrl:vga_ctrl_realization\|paint:paint_realization\|sram_ctrl:sram_ctrl_realization\|distilled_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1528095157607 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.774         0.000 vga_ctrl:vga_ctrl_realization\|clk50m  " "    0.774         0.000 vga_ctrl:vga_ctrl_realization\|clk50m " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1528095157607 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.982         0.000 clk100m  " "    1.982         0.000 clk100m " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1528095157607 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1528095157607 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.714 " "Worst-case hold slack is -1.714" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1528095157607 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1528095157607 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.714        -3.316 clk100m  " "   -1.714        -3.316 clk100m " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1528095157607 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394        -0.394 vga_ctrl:vga_ctrl_realization\|clk50m  " "   -0.394        -0.394 vga_ctrl:vga_ctrl_realization\|clk50m " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1528095157607 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.215         0.000 vga_ctrl:vga_ctrl_realization\|clk25m  " "    0.215         0.000 vga_ctrl:vga_ctrl_realization\|clk25m " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1528095157607 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.237         0.000 vga_ctrl:vga_ctrl_realization\|paint:paint_realization\|sram_ctrl:sram_ctrl_realization\|distilled_clk  " "    0.237         0.000 vga_ctrl:vga_ctrl_realization\|paint:paint_realization\|sram_ctrl:sram_ctrl_realization\|distilled_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1528095157607 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1528095157607 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1528095157622 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1528095157622 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.380 " "Worst-case minimum pulse width slack is -1.380" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1528095157622 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1528095157622 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.380        -3.380 clk100m  " "   -1.380        -3.380 clk100m " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1528095157622 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.500      -213.000 vga_ctrl:vga_ctrl_realization\|clk25m  " "   -0.500      -213.000 vga_ctrl:vga_ctrl_realization\|clk25m " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1528095157622 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.500      -118.000 vga_ctrl:vga_ctrl_realization\|paint:paint_realization\|sram_ctrl:sram_ctrl_realization\|distilled_clk  " "   -0.500      -118.000 vga_ctrl:vga_ctrl_realization\|paint:paint_realization\|sram_ctrl:sram_ctrl_realization\|distilled_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1528095157622 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.500        -1.000 vga_ctrl:vga_ctrl_realization\|clk50m  " "   -0.500        -1.000 vga_ctrl:vga_ctrl_realization\|clk50m " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1528095157622 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1528095157622 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1528095157763 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1528095157794 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1528095157794 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 4 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "403 " "Peak virtual memory: 403 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1528095157888 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jun 04 14:52:37 2018 " "Processing ended: Mon Jun 04 14:52:37 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1528095157888 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1528095157888 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1528095157888 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1528095157888 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1528095158870 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1528095158870 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jun 04 14:52:38 2018 " "Processing started: Mon Jun 04 14:52:38 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1528095158870 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1528095158870 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off BumperCar -c BumperCar " "Command: quartus_eda --read_settings_files=off --write_settings_files=off BumperCar -c BumperCar" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1528095158870 ""}
{ "Info" "IWSC_DONE_HDL_DUAL_SDO_GENERATION" "BumperCar.vho\", \"BumperCar_fast.vho BumperCar_vhd.sdo BumperCar_vhd_fast.sdo C:/Users/cslab9-422/Desktop/BumperCar/simulation/modelsim/ simulation " "Generated files \"BumperCar.vho\", \"BumperCar_fast.vho\", \"BumperCar_vhd.sdo\" and \"BumperCar_vhd_fast.sdo\" in directory \"C:/Users/cslab9-422/Desktop/BumperCar/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204026 "Generated files \"%1!s!\", \"%2!s!\" and \"%3!s!\" in directory \"%4!s!\" for EDA %5!s! tool" 0 0 "Quartus II" 0 -1 1528095159526 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "396 " "Peak virtual memory: 396 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1528095159557 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jun 04 14:52:39 2018 " "Processing ended: Mon Jun 04 14:52:39 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1528095159557 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1528095159557 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1528095159557 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1528095159557 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 75 s " "Quartus II Full Compilation was successful. 0 errors, 75 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1528095160196 ""}
