Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Fri Dec 27 21:18:03 2019
| Host         : ZIQIAN running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file riscv_top_timing_summary_routed.rpt -pb riscv_top_timing_summary_routed.pb -rpx riscv_top_timing_summary_routed.rpx -warn_on_violation
| Design       : riscv_top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 64 register/latch pins with no clock driven by root clock pin: hci0/FSM_sequential_q_state_reg[0]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: hci0/FSM_sequential_q_state_reg[1]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: hci0/FSM_sequential_q_state_reg[2]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: hci0/FSM_sequential_q_state_reg[3]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 128 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 2 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 1539 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.187        0.000                      0                 7559        0.045        0.000                      0                 7559        3.000        0.000                       0                  1545  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)       Period(ns)      Frequency(MHz)
-----                   ------------       ----------      --------------
EXCLK                   {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0    {0.000 5.000}      10.000          100.000         
  clkfbout_clk_wiz_0    {0.000 5.000}      10.000          100.000         
sys_clk_pin             {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0_1  {0.000 5.000}      10.000          100.000         
  clkfbout_clk_wiz_0_1  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
EXCLK                                                                                                                                                                     3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0          1.187        0.000                      0                 7496        0.122        0.000                      0                 7496        3.750        0.000                       0                  1541  
  clkfbout_clk_wiz_0                                                                                                                                                      7.845        0.000                       0                     3  
sys_clk_pin                                                                                                                                                               3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0_1        1.188        0.000                      0                 7496        0.122        0.000                      0                 7496        3.750        0.000                       0                  1541  
  clkfbout_clk_wiz_0_1                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_clk_wiz_0_1  clk_out1_clk_wiz_0          1.187        0.000                      0                 7496        0.045        0.000                      0                 7496  
clk_out1_clk_wiz_0    clk_out1_clk_wiz_0_1        1.187        0.000                      0                 7496        0.045        0.000                      0                 7496  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group            From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            ----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**     clk_out1_clk_wiz_0    clk_out1_clk_wiz_0          4.927        0.000                      0                   63        0.616        0.000                      0                   63  
**async_default**     clk_out1_clk_wiz_0_1  clk_out1_clk_wiz_0          4.927        0.000                      0                   63        0.538        0.000                      0                   63  
**async_default**     clk_out1_clk_wiz_0    clk_out1_clk_wiz_0_1        4.927        0.000                      0                   63        0.538        0.000                      0                   63  
**async_default**     clk_out1_clk_wiz_0_1  clk_out1_clk_wiz_0_1        4.927        0.000                      0                   63        0.616        0.000                      0                   63  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  EXCLK
  To Clock:  EXCLK

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         EXCLK
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { EXCLK }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y0  NEW_CLOCK/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y0  NEW_CLOCK/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  NEW_CLOCK/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  NEW_CLOCK/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  NEW_CLOCK/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  NEW_CLOCK/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        1.187ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.122ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.187ns  (required time - arrival time)
  Source:                 cpu0/if0/raddr_o_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/if0/pc_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.489ns  (logic 2.116ns (24.927%)  route 6.373ns (75.073%))
  Logic Levels:           7  (CARRY4=1 LUT3=1 LUT4=1 LUT5=1 LUT6=2 RAMD64E=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.078ns = ( 7.922 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.463ns
    Clock Pessimism Removal (CPR):    -0.427ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1539, routed)        1.556    -2.463    cpu0/if0/clk_out1
    SLICE_X48Y60         FDRE                                         r  cpu0/if0/raddr_o_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y60         FDRE (Prop_fdre_C_Q)         0.419    -2.044 r  cpu0/if0/raddr_o_reg[0]/Q
                         net (fo=116, routed)         1.525    -0.519    cpu0/icache0/cache_tag_reg_0_63_3_5/ADDRC0
    SLICE_X46Y62         RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.299    -0.220 r  cpu0/icache0/cache_tag_reg_0_63_3_5/RAMC/O
                         net (fo=1, routed)           0.658     0.438    cpu0/if0/waddr_o_reg[10]_2
    SLICE_X47Y62         LUT4 (Prop_lut4_I1_O)        0.124     0.562 r  cpu0/if0/if_addr[0]_i_41/O
                         net (fo=1, routed)           0.548     1.109    cpu0/if0/if_addr[0]_i_41_n_1
    SLICE_X47Y61         LUT6 (Prop_lut6_I4_O)        0.124     1.233 r  cpu0/if0/if_addr[0]_i_21/O
                         net (fo=1, routed)           0.000     1.233    cpu0/if0/if_addr[0]_i_21_n_1
    SLICE_X47Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.783 r  cpu0/if0/if_addr_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.982     2.766    cpu0/icache0/CO[0]
    SLICE_X52Y61         LUT5 (Prop_lut5_I3_O)        0.124     2.890 r  cpu0/icache0/if_addr[0]_i_6/O
                         net (fo=6, routed)           1.156     4.046    cpu0/ex_mem0/ifc_hit
    SLICE_X51Y68         LUT3 (Prop_lut3_I2_O)        0.150     4.196 f  cpu0/ex_mem0/FSM_sequential_state[3]_i_10/O
                         net (fo=2, routed)           0.452     4.648    cpu0/if0/FSM_sequential_state_reg[3]_0
    SLICE_X51Y68         LUT6 (Prop_lut6_I2_O)        0.326     4.974 r  cpu0/if0/pc[31]_i_1/O
                         net (fo=32, routed)          1.052     6.026    cpu0/if0/pc[31]_i_1_n_1
    SLICE_X45Y59         FDRE                                         r  cpu0/if0/pc_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1539, routed)        1.436     7.922    cpu0/if0/clk_out1
    SLICE_X45Y59         FDRE                                         r  cpu0/if0/pc_reg[1]/C
                         clock pessimism             -0.427     7.495    
                         clock uncertainty           -0.077     7.418    
    SLICE_X45Y59         FDRE (Setup_fdre_C_CE)      -0.205     7.213    cpu0/if0/pc_reg[1]
  -------------------------------------------------------------------
                         required time                          7.213    
                         arrival time                          -6.026    
  -------------------------------------------------------------------
                         slack                                  1.187    

Slack (MET) :             1.187ns  (required time - arrival time)
  Source:                 cpu0/if0/raddr_o_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/if0/pc_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.489ns  (logic 2.116ns (24.927%)  route 6.373ns (75.073%))
  Logic Levels:           7  (CARRY4=1 LUT3=1 LUT4=1 LUT5=1 LUT6=2 RAMD64E=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.078ns = ( 7.922 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.463ns
    Clock Pessimism Removal (CPR):    -0.427ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1539, routed)        1.556    -2.463    cpu0/if0/clk_out1
    SLICE_X48Y60         FDRE                                         r  cpu0/if0/raddr_o_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y60         FDRE (Prop_fdre_C_Q)         0.419    -2.044 r  cpu0/if0/raddr_o_reg[0]/Q
                         net (fo=116, routed)         1.525    -0.519    cpu0/icache0/cache_tag_reg_0_63_3_5/ADDRC0
    SLICE_X46Y62         RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.299    -0.220 r  cpu0/icache0/cache_tag_reg_0_63_3_5/RAMC/O
                         net (fo=1, routed)           0.658     0.438    cpu0/if0/waddr_o_reg[10]_2
    SLICE_X47Y62         LUT4 (Prop_lut4_I1_O)        0.124     0.562 r  cpu0/if0/if_addr[0]_i_41/O
                         net (fo=1, routed)           0.548     1.109    cpu0/if0/if_addr[0]_i_41_n_1
    SLICE_X47Y61         LUT6 (Prop_lut6_I4_O)        0.124     1.233 r  cpu0/if0/if_addr[0]_i_21/O
                         net (fo=1, routed)           0.000     1.233    cpu0/if0/if_addr[0]_i_21_n_1
    SLICE_X47Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.783 r  cpu0/if0/if_addr_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.982     2.766    cpu0/icache0/CO[0]
    SLICE_X52Y61         LUT5 (Prop_lut5_I3_O)        0.124     2.890 r  cpu0/icache0/if_addr[0]_i_6/O
                         net (fo=6, routed)           1.156     4.046    cpu0/ex_mem0/ifc_hit
    SLICE_X51Y68         LUT3 (Prop_lut3_I2_O)        0.150     4.196 f  cpu0/ex_mem0/FSM_sequential_state[3]_i_10/O
                         net (fo=2, routed)           0.452     4.648    cpu0/if0/FSM_sequential_state_reg[3]_0
    SLICE_X51Y68         LUT6 (Prop_lut6_I2_O)        0.326     4.974 r  cpu0/if0/pc[31]_i_1/O
                         net (fo=32, routed)          1.052     6.026    cpu0/if0/pc[31]_i_1_n_1
    SLICE_X45Y59         FDRE                                         r  cpu0/if0/pc_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1539, routed)        1.436     7.922    cpu0/if0/clk_out1
    SLICE_X45Y59         FDRE                                         r  cpu0/if0/pc_reg[2]/C
                         clock pessimism             -0.427     7.495    
                         clock uncertainty           -0.077     7.418    
    SLICE_X45Y59         FDRE (Setup_fdre_C_CE)      -0.205     7.213    cpu0/if0/pc_reg[2]
  -------------------------------------------------------------------
                         required time                          7.213    
                         arrival time                          -6.026    
  -------------------------------------------------------------------
                         slack                                  1.187    

Slack (MET) :             1.187ns  (required time - arrival time)
  Source:                 cpu0/if0/raddr_o_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/if0/pc_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.489ns  (logic 2.116ns (24.927%)  route 6.373ns (75.073%))
  Logic Levels:           7  (CARRY4=1 LUT3=1 LUT4=1 LUT5=1 LUT6=2 RAMD64E=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.078ns = ( 7.922 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.463ns
    Clock Pessimism Removal (CPR):    -0.427ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1539, routed)        1.556    -2.463    cpu0/if0/clk_out1
    SLICE_X48Y60         FDRE                                         r  cpu0/if0/raddr_o_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y60         FDRE (Prop_fdre_C_Q)         0.419    -2.044 r  cpu0/if0/raddr_o_reg[0]/Q
                         net (fo=116, routed)         1.525    -0.519    cpu0/icache0/cache_tag_reg_0_63_3_5/ADDRC0
    SLICE_X46Y62         RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.299    -0.220 r  cpu0/icache0/cache_tag_reg_0_63_3_5/RAMC/O
                         net (fo=1, routed)           0.658     0.438    cpu0/if0/waddr_o_reg[10]_2
    SLICE_X47Y62         LUT4 (Prop_lut4_I1_O)        0.124     0.562 r  cpu0/if0/if_addr[0]_i_41/O
                         net (fo=1, routed)           0.548     1.109    cpu0/if0/if_addr[0]_i_41_n_1
    SLICE_X47Y61         LUT6 (Prop_lut6_I4_O)        0.124     1.233 r  cpu0/if0/if_addr[0]_i_21/O
                         net (fo=1, routed)           0.000     1.233    cpu0/if0/if_addr[0]_i_21_n_1
    SLICE_X47Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.783 r  cpu0/if0/if_addr_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.982     2.766    cpu0/icache0/CO[0]
    SLICE_X52Y61         LUT5 (Prop_lut5_I3_O)        0.124     2.890 r  cpu0/icache0/if_addr[0]_i_6/O
                         net (fo=6, routed)           1.156     4.046    cpu0/ex_mem0/ifc_hit
    SLICE_X51Y68         LUT3 (Prop_lut3_I2_O)        0.150     4.196 f  cpu0/ex_mem0/FSM_sequential_state[3]_i_10/O
                         net (fo=2, routed)           0.452     4.648    cpu0/if0/FSM_sequential_state_reg[3]_0
    SLICE_X51Y68         LUT6 (Prop_lut6_I2_O)        0.326     4.974 r  cpu0/if0/pc[31]_i_1/O
                         net (fo=32, routed)          1.052     6.026    cpu0/if0/pc[31]_i_1_n_1
    SLICE_X45Y59         FDRE                                         r  cpu0/if0/pc_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1539, routed)        1.436     7.922    cpu0/if0/clk_out1
    SLICE_X45Y59         FDRE                                         r  cpu0/if0/pc_reg[3]/C
                         clock pessimism             -0.427     7.495    
                         clock uncertainty           -0.077     7.418    
    SLICE_X45Y59         FDRE (Setup_fdre_C_CE)      -0.205     7.213    cpu0/if0/pc_reg[3]
  -------------------------------------------------------------------
                         required time                          7.213    
                         arrival time                          -6.026    
  -------------------------------------------------------------------
                         slack                                  1.187    

Slack (MET) :             1.187ns  (required time - arrival time)
  Source:                 cpu0/if0/raddr_o_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/if0/pc_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.489ns  (logic 2.116ns (24.927%)  route 6.373ns (75.073%))
  Logic Levels:           7  (CARRY4=1 LUT3=1 LUT4=1 LUT5=1 LUT6=2 RAMD64E=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.078ns = ( 7.922 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.463ns
    Clock Pessimism Removal (CPR):    -0.427ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1539, routed)        1.556    -2.463    cpu0/if0/clk_out1
    SLICE_X48Y60         FDRE                                         r  cpu0/if0/raddr_o_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y60         FDRE (Prop_fdre_C_Q)         0.419    -2.044 r  cpu0/if0/raddr_o_reg[0]/Q
                         net (fo=116, routed)         1.525    -0.519    cpu0/icache0/cache_tag_reg_0_63_3_5/ADDRC0
    SLICE_X46Y62         RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.299    -0.220 r  cpu0/icache0/cache_tag_reg_0_63_3_5/RAMC/O
                         net (fo=1, routed)           0.658     0.438    cpu0/if0/waddr_o_reg[10]_2
    SLICE_X47Y62         LUT4 (Prop_lut4_I1_O)        0.124     0.562 r  cpu0/if0/if_addr[0]_i_41/O
                         net (fo=1, routed)           0.548     1.109    cpu0/if0/if_addr[0]_i_41_n_1
    SLICE_X47Y61         LUT6 (Prop_lut6_I4_O)        0.124     1.233 r  cpu0/if0/if_addr[0]_i_21/O
                         net (fo=1, routed)           0.000     1.233    cpu0/if0/if_addr[0]_i_21_n_1
    SLICE_X47Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.783 r  cpu0/if0/if_addr_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.982     2.766    cpu0/icache0/CO[0]
    SLICE_X52Y61         LUT5 (Prop_lut5_I3_O)        0.124     2.890 r  cpu0/icache0/if_addr[0]_i_6/O
                         net (fo=6, routed)           1.156     4.046    cpu0/ex_mem0/ifc_hit
    SLICE_X51Y68         LUT3 (Prop_lut3_I2_O)        0.150     4.196 f  cpu0/ex_mem0/FSM_sequential_state[3]_i_10/O
                         net (fo=2, routed)           0.452     4.648    cpu0/if0/FSM_sequential_state_reg[3]_0
    SLICE_X51Y68         LUT6 (Prop_lut6_I2_O)        0.326     4.974 r  cpu0/if0/pc[31]_i_1/O
                         net (fo=32, routed)          1.052     6.026    cpu0/if0/pc[31]_i_1_n_1
    SLICE_X45Y59         FDRE                                         r  cpu0/if0/pc_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1539, routed)        1.436     7.922    cpu0/if0/clk_out1
    SLICE_X45Y59         FDRE                                         r  cpu0/if0/pc_reg[4]/C
                         clock pessimism             -0.427     7.495    
                         clock uncertainty           -0.077     7.418    
    SLICE_X45Y59         FDRE (Setup_fdre_C_CE)      -0.205     7.213    cpu0/if0/pc_reg[4]
  -------------------------------------------------------------------
                         required time                          7.213    
                         arrival time                          -6.026    
  -------------------------------------------------------------------
                         slack                                  1.187    

Slack (MET) :             1.187ns  (required time - arrival time)
  Source:                 cpu0/if0/raddr_o_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/if0/pc_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.489ns  (logic 2.116ns (24.927%)  route 6.373ns (75.073%))
  Logic Levels:           7  (CARRY4=1 LUT3=1 LUT4=1 LUT5=1 LUT6=2 RAMD64E=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.078ns = ( 7.922 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.463ns
    Clock Pessimism Removal (CPR):    -0.427ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1539, routed)        1.556    -2.463    cpu0/if0/clk_out1
    SLICE_X48Y60         FDRE                                         r  cpu0/if0/raddr_o_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y60         FDRE (Prop_fdre_C_Q)         0.419    -2.044 r  cpu0/if0/raddr_o_reg[0]/Q
                         net (fo=116, routed)         1.525    -0.519    cpu0/icache0/cache_tag_reg_0_63_3_5/ADDRC0
    SLICE_X46Y62         RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.299    -0.220 r  cpu0/icache0/cache_tag_reg_0_63_3_5/RAMC/O
                         net (fo=1, routed)           0.658     0.438    cpu0/if0/waddr_o_reg[10]_2
    SLICE_X47Y62         LUT4 (Prop_lut4_I1_O)        0.124     0.562 r  cpu0/if0/if_addr[0]_i_41/O
                         net (fo=1, routed)           0.548     1.109    cpu0/if0/if_addr[0]_i_41_n_1
    SLICE_X47Y61         LUT6 (Prop_lut6_I4_O)        0.124     1.233 r  cpu0/if0/if_addr[0]_i_21/O
                         net (fo=1, routed)           0.000     1.233    cpu0/if0/if_addr[0]_i_21_n_1
    SLICE_X47Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.783 r  cpu0/if0/if_addr_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.982     2.766    cpu0/icache0/CO[0]
    SLICE_X52Y61         LUT5 (Prop_lut5_I3_O)        0.124     2.890 r  cpu0/icache0/if_addr[0]_i_6/O
                         net (fo=6, routed)           1.156     4.046    cpu0/ex_mem0/ifc_hit
    SLICE_X51Y68         LUT3 (Prop_lut3_I2_O)        0.150     4.196 f  cpu0/ex_mem0/FSM_sequential_state[3]_i_10/O
                         net (fo=2, routed)           0.452     4.648    cpu0/if0/FSM_sequential_state_reg[3]_0
    SLICE_X51Y68         LUT6 (Prop_lut6_I2_O)        0.326     4.974 r  cpu0/if0/pc[31]_i_1/O
                         net (fo=32, routed)          1.052     6.026    cpu0/if0/pc[31]_i_1_n_1
    SLICE_X45Y59         FDRE                                         r  cpu0/if0/pc_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1539, routed)        1.436     7.922    cpu0/if0/clk_out1
    SLICE_X45Y59         FDRE                                         r  cpu0/if0/pc_reg[7]/C
                         clock pessimism             -0.427     7.495    
                         clock uncertainty           -0.077     7.418    
    SLICE_X45Y59         FDRE (Setup_fdre_C_CE)      -0.205     7.213    cpu0/if0/pc_reg[7]
  -------------------------------------------------------------------
                         required time                          7.213    
                         arrival time                          -6.026    
  -------------------------------------------------------------------
                         slack                                  1.187    

Slack (MET) :             1.187ns  (required time - arrival time)
  Source:                 cpu0/if0/raddr_o_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/if0/pc_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.489ns  (logic 2.116ns (24.927%)  route 6.373ns (75.073%))
  Logic Levels:           7  (CARRY4=1 LUT3=1 LUT4=1 LUT5=1 LUT6=2 RAMD64E=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.078ns = ( 7.922 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.463ns
    Clock Pessimism Removal (CPR):    -0.427ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1539, routed)        1.556    -2.463    cpu0/if0/clk_out1
    SLICE_X48Y60         FDRE                                         r  cpu0/if0/raddr_o_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y60         FDRE (Prop_fdre_C_Q)         0.419    -2.044 r  cpu0/if0/raddr_o_reg[0]/Q
                         net (fo=116, routed)         1.525    -0.519    cpu0/icache0/cache_tag_reg_0_63_3_5/ADDRC0
    SLICE_X46Y62         RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.299    -0.220 r  cpu0/icache0/cache_tag_reg_0_63_3_5/RAMC/O
                         net (fo=1, routed)           0.658     0.438    cpu0/if0/waddr_o_reg[10]_2
    SLICE_X47Y62         LUT4 (Prop_lut4_I1_O)        0.124     0.562 r  cpu0/if0/if_addr[0]_i_41/O
                         net (fo=1, routed)           0.548     1.109    cpu0/if0/if_addr[0]_i_41_n_1
    SLICE_X47Y61         LUT6 (Prop_lut6_I4_O)        0.124     1.233 r  cpu0/if0/if_addr[0]_i_21/O
                         net (fo=1, routed)           0.000     1.233    cpu0/if0/if_addr[0]_i_21_n_1
    SLICE_X47Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.783 r  cpu0/if0/if_addr_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.982     2.766    cpu0/icache0/CO[0]
    SLICE_X52Y61         LUT5 (Prop_lut5_I3_O)        0.124     2.890 r  cpu0/icache0/if_addr[0]_i_6/O
                         net (fo=6, routed)           1.156     4.046    cpu0/ex_mem0/ifc_hit
    SLICE_X51Y68         LUT3 (Prop_lut3_I2_O)        0.150     4.196 f  cpu0/ex_mem0/FSM_sequential_state[3]_i_10/O
                         net (fo=2, routed)           0.452     4.648    cpu0/if0/FSM_sequential_state_reg[3]_0
    SLICE_X51Y68         LUT6 (Prop_lut6_I2_O)        0.326     4.974 r  cpu0/if0/pc[31]_i_1/O
                         net (fo=32, routed)          1.052     6.026    cpu0/if0/pc[31]_i_1_n_1
    SLICE_X45Y59         FDRE                                         r  cpu0/if0/pc_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1539, routed)        1.436     7.922    cpu0/if0/clk_out1
    SLICE_X45Y59         FDRE                                         r  cpu0/if0/pc_reg[8]/C
                         clock pessimism             -0.427     7.495    
                         clock uncertainty           -0.077     7.418    
    SLICE_X45Y59         FDRE (Setup_fdre_C_CE)      -0.205     7.213    cpu0/if0/pc_reg[8]
  -------------------------------------------------------------------
                         required time                          7.213    
                         arrival time                          -6.026    
  -------------------------------------------------------------------
                         slack                                  1.187    

Slack (MET) :             1.256ns  (required time - arrival time)
  Source:                 ram0/ram_bram/ram_reg_0_1/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/mem0/wdata_o_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.507ns  (logic 3.781ns (44.443%)  route 4.726ns (55.557%))
  Logic Levels:           3  (LUT5=1 LUT6=1 RAMB36E1=1)
  Clock Path Skew:        -0.188ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.090ns = ( 7.910 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.407ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1539, routed)        1.612    -2.407    ram0/ram_bram/clk_out1
    RAMB36_X0Y0          RAMB36E1                                     r  ram0/ram_bram/ram_reg_0_1/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y0          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      2.872     0.465 r  ram0/ram_bram/ram_reg_0_1/CASCADEOUTA
                         net (fo=1, routed)           0.065     0.530    ram0/ram_bram/ram_reg_0_1_n_1
    RAMB36_X0Y1          RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425     0.955 r  ram0/ram_bram/ram_reg_1_1/DOADO[0]
                         net (fo=3, routed)           3.057     4.012    ram0/ram_bram/ram_reg_1_1_n_36
    SLICE_X43Y53         LUT5 (Prop_lut5_I2_O)        0.152     4.164 r  ram0/ram_bram/inst[9]_i_1/O
                         net (fo=8, routed)           1.604     5.768    cpu0/ex_mem0/ram_reg_3_7[1]
    SLICE_X49Y75         LUT6 (Prop_lut6_I3_O)        0.332     6.100 r  cpu0/ex_mem0/wdata_o[25]_i_1/O
                         net (fo=1, routed)           0.000     6.100    cpu0/mem0/mem_opcode_o_reg[9]_0[25]
    SLICE_X49Y75         FDRE                                         r  cpu0/mem0/wdata_o_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1539, routed)        1.424     7.910    cpu0/mem0/clk_out1
    SLICE_X49Y75         FDRE                                         r  cpu0/mem0/wdata_o_reg[25]/C
                         clock pessimism             -0.505     7.405    
                         clock uncertainty           -0.077     7.327    
    SLICE_X49Y75         FDRE (Setup_fdre_C_D)        0.029     7.356    cpu0/mem0/wdata_o_reg[25]
  -------------------------------------------------------------------
                         required time                          7.356    
                         arrival time                          -6.100    
  -------------------------------------------------------------------
                         slack                                  1.256    

Slack (MET) :             1.264ns  (required time - arrival time)
  Source:                 cpu0/if0/raddr_o_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/if0/pc_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.410ns  (logic 2.116ns (25.159%)  route 6.294ns (74.841%))
  Logic Levels:           7  (CARRY4=1 LUT3=1 LUT4=1 LUT5=1 LUT6=2 RAMD64E=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.079ns = ( 7.921 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.463ns
    Clock Pessimism Removal (CPR):    -0.427ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1539, routed)        1.556    -2.463    cpu0/if0/clk_out1
    SLICE_X48Y60         FDRE                                         r  cpu0/if0/raddr_o_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y60         FDRE (Prop_fdre_C_Q)         0.419    -2.044 r  cpu0/if0/raddr_o_reg[0]/Q
                         net (fo=116, routed)         1.525    -0.519    cpu0/icache0/cache_tag_reg_0_63_3_5/ADDRC0
    SLICE_X46Y62         RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.299    -0.220 r  cpu0/icache0/cache_tag_reg_0_63_3_5/RAMC/O
                         net (fo=1, routed)           0.658     0.438    cpu0/if0/waddr_o_reg[10]_2
    SLICE_X47Y62         LUT4 (Prop_lut4_I1_O)        0.124     0.562 r  cpu0/if0/if_addr[0]_i_41/O
                         net (fo=1, routed)           0.548     1.109    cpu0/if0/if_addr[0]_i_41_n_1
    SLICE_X47Y61         LUT6 (Prop_lut6_I4_O)        0.124     1.233 r  cpu0/if0/if_addr[0]_i_21/O
                         net (fo=1, routed)           0.000     1.233    cpu0/if0/if_addr[0]_i_21_n_1
    SLICE_X47Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.783 r  cpu0/if0/if_addr_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.982     2.766    cpu0/icache0/CO[0]
    SLICE_X52Y61         LUT5 (Prop_lut5_I3_O)        0.124     2.890 r  cpu0/icache0/if_addr[0]_i_6/O
                         net (fo=6, routed)           1.156     4.046    cpu0/ex_mem0/ifc_hit
    SLICE_X51Y68         LUT3 (Prop_lut3_I2_O)        0.150     4.196 f  cpu0/ex_mem0/FSM_sequential_state[3]_i_10/O
                         net (fo=2, routed)           0.452     4.648    cpu0/if0/FSM_sequential_state_reg[3]_0
    SLICE_X51Y68         LUT6 (Prop_lut6_I2_O)        0.326     4.974 r  cpu0/if0/pc[31]_i_1/O
                         net (fo=32, routed)          0.973     5.947    cpu0/if0/pc[31]_i_1_n_1
    SLICE_X45Y61         FDRE                                         r  cpu0/if0/pc_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1539, routed)        1.435     7.921    cpu0/if0/clk_out1
    SLICE_X45Y61         FDRE                                         r  cpu0/if0/pc_reg[10]/C
                         clock pessimism             -0.427     7.494    
                         clock uncertainty           -0.077     7.417    
    SLICE_X45Y61         FDRE (Setup_fdre_C_CE)      -0.205     7.212    cpu0/if0/pc_reg[10]
  -------------------------------------------------------------------
                         required time                          7.212    
                         arrival time                          -5.947    
  -------------------------------------------------------------------
                         slack                                  1.264    

Slack (MET) :             1.264ns  (required time - arrival time)
  Source:                 cpu0/if0/raddr_o_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/if0/pc_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.410ns  (logic 2.116ns (25.159%)  route 6.294ns (74.841%))
  Logic Levels:           7  (CARRY4=1 LUT3=1 LUT4=1 LUT5=1 LUT6=2 RAMD64E=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.079ns = ( 7.921 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.463ns
    Clock Pessimism Removal (CPR):    -0.427ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1539, routed)        1.556    -2.463    cpu0/if0/clk_out1
    SLICE_X48Y60         FDRE                                         r  cpu0/if0/raddr_o_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y60         FDRE (Prop_fdre_C_Q)         0.419    -2.044 r  cpu0/if0/raddr_o_reg[0]/Q
                         net (fo=116, routed)         1.525    -0.519    cpu0/icache0/cache_tag_reg_0_63_3_5/ADDRC0
    SLICE_X46Y62         RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.299    -0.220 r  cpu0/icache0/cache_tag_reg_0_63_3_5/RAMC/O
                         net (fo=1, routed)           0.658     0.438    cpu0/if0/waddr_o_reg[10]_2
    SLICE_X47Y62         LUT4 (Prop_lut4_I1_O)        0.124     0.562 r  cpu0/if0/if_addr[0]_i_41/O
                         net (fo=1, routed)           0.548     1.109    cpu0/if0/if_addr[0]_i_41_n_1
    SLICE_X47Y61         LUT6 (Prop_lut6_I4_O)        0.124     1.233 r  cpu0/if0/if_addr[0]_i_21/O
                         net (fo=1, routed)           0.000     1.233    cpu0/if0/if_addr[0]_i_21_n_1
    SLICE_X47Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.783 r  cpu0/if0/if_addr_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.982     2.766    cpu0/icache0/CO[0]
    SLICE_X52Y61         LUT5 (Prop_lut5_I3_O)        0.124     2.890 r  cpu0/icache0/if_addr[0]_i_6/O
                         net (fo=6, routed)           1.156     4.046    cpu0/ex_mem0/ifc_hit
    SLICE_X51Y68         LUT3 (Prop_lut3_I2_O)        0.150     4.196 f  cpu0/ex_mem0/FSM_sequential_state[3]_i_10/O
                         net (fo=2, routed)           0.452     4.648    cpu0/if0/FSM_sequential_state_reg[3]_0
    SLICE_X51Y68         LUT6 (Prop_lut6_I2_O)        0.326     4.974 r  cpu0/if0/pc[31]_i_1/O
                         net (fo=32, routed)          0.973     5.947    cpu0/if0/pc[31]_i_1_n_1
    SLICE_X45Y61         FDRE                                         r  cpu0/if0/pc_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1539, routed)        1.435     7.921    cpu0/if0/clk_out1
    SLICE_X45Y61         FDRE                                         r  cpu0/if0/pc_reg[11]/C
                         clock pessimism             -0.427     7.494    
                         clock uncertainty           -0.077     7.417    
    SLICE_X45Y61         FDRE (Setup_fdre_C_CE)      -0.205     7.212    cpu0/if0/pc_reg[11]
  -------------------------------------------------------------------
                         required time                          7.212    
                         arrival time                          -5.947    
  -------------------------------------------------------------------
                         slack                                  1.264    

Slack (MET) :             1.264ns  (required time - arrival time)
  Source:                 cpu0/if0/raddr_o_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/if0/pc_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.410ns  (logic 2.116ns (25.159%)  route 6.294ns (74.841%))
  Logic Levels:           7  (CARRY4=1 LUT3=1 LUT4=1 LUT5=1 LUT6=2 RAMD64E=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.079ns = ( 7.921 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.463ns
    Clock Pessimism Removal (CPR):    -0.427ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1539, routed)        1.556    -2.463    cpu0/if0/clk_out1
    SLICE_X48Y60         FDRE                                         r  cpu0/if0/raddr_o_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y60         FDRE (Prop_fdre_C_Q)         0.419    -2.044 r  cpu0/if0/raddr_o_reg[0]/Q
                         net (fo=116, routed)         1.525    -0.519    cpu0/icache0/cache_tag_reg_0_63_3_5/ADDRC0
    SLICE_X46Y62         RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.299    -0.220 r  cpu0/icache0/cache_tag_reg_0_63_3_5/RAMC/O
                         net (fo=1, routed)           0.658     0.438    cpu0/if0/waddr_o_reg[10]_2
    SLICE_X47Y62         LUT4 (Prop_lut4_I1_O)        0.124     0.562 r  cpu0/if0/if_addr[0]_i_41/O
                         net (fo=1, routed)           0.548     1.109    cpu0/if0/if_addr[0]_i_41_n_1
    SLICE_X47Y61         LUT6 (Prop_lut6_I4_O)        0.124     1.233 r  cpu0/if0/if_addr[0]_i_21/O
                         net (fo=1, routed)           0.000     1.233    cpu0/if0/if_addr[0]_i_21_n_1
    SLICE_X47Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.783 r  cpu0/if0/if_addr_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.982     2.766    cpu0/icache0/CO[0]
    SLICE_X52Y61         LUT5 (Prop_lut5_I3_O)        0.124     2.890 r  cpu0/icache0/if_addr[0]_i_6/O
                         net (fo=6, routed)           1.156     4.046    cpu0/ex_mem0/ifc_hit
    SLICE_X51Y68         LUT3 (Prop_lut3_I2_O)        0.150     4.196 f  cpu0/ex_mem0/FSM_sequential_state[3]_i_10/O
                         net (fo=2, routed)           0.452     4.648    cpu0/if0/FSM_sequential_state_reg[3]_0
    SLICE_X51Y68         LUT6 (Prop_lut6_I2_O)        0.326     4.974 r  cpu0/if0/pc[31]_i_1/O
                         net (fo=32, routed)          0.973     5.947    cpu0/if0/pc[31]_i_1_n_1
    SLICE_X45Y61         FDRE                                         r  cpu0/if0/pc_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1539, routed)        1.435     7.921    cpu0/if0/clk_out1
    SLICE_X45Y61         FDRE                                         r  cpu0/if0/pc_reg[12]/C
                         clock pessimism             -0.427     7.494    
                         clock uncertainty           -0.077     7.417    
    SLICE_X45Y61         FDRE (Setup_fdre_C_CE)      -0.205     7.212    cpu0/if0/pc_reg[12]
  -------------------------------------------------------------------
                         required time                          7.212    
                         arrival time                          -5.947    
  -------------------------------------------------------------------
                         slack                                  1.264    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 cpu0/if0/wdata_o_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/icache0/cache_data_reg_64_127_12_14/RAMA/I
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.164ns (57.760%)  route 0.120ns (42.240%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.343ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1539, routed)        0.556    -0.573    cpu0/if0/clk_out1
    SLICE_X52Y69         FDRE                                         r  cpu0/if0/wdata_o_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y69         FDRE (Prop_fdre_C_Q)         0.164    -0.409 r  cpu0/if0/wdata_o_reg[12]/Q
                         net (fo=2, routed)           0.120    -0.289    cpu0/icache0/cache_data_reg_64_127_12_14/DIA
    SLICE_X52Y68         RAMD64E                                      r  cpu0/icache0/cache_data_reg_64_127_12_14/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1539, routed)        0.825    -0.343    cpu0/icache0/cache_data_reg_64_127_12_14/WCLK
    SLICE_X52Y68         RAMD64E                                      r  cpu0/icache0/cache_data_reg_64_127_12_14/RAMA/CLK
                         clock pessimism             -0.215    -0.558    
    SLICE_X52Y68         RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.147    -0.411    cpu0/icache0/cache_data_reg_64_127_12_14/RAMA
  -------------------------------------------------------------------
                         required time                          0.411    
                         arrival time                          -0.289    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 cpu0/if0/wdata_o_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/icache0/cache_data_reg_64_127_12_14/RAMC/I
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.164ns (57.760%)  route 0.120ns (42.240%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.343ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1539, routed)        0.556    -0.573    cpu0/if0/clk_out1
    SLICE_X52Y69         FDRE                                         r  cpu0/if0/wdata_o_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y69         FDRE (Prop_fdre_C_Q)         0.164    -0.409 r  cpu0/if0/wdata_o_reg[14]/Q
                         net (fo=2, routed)           0.120    -0.289    cpu0/icache0/cache_data_reg_64_127_12_14/DIC
    SLICE_X52Y68         RAMD64E                                      r  cpu0/icache0/cache_data_reg_64_127_12_14/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1539, routed)        0.825    -0.343    cpu0/icache0/cache_data_reg_64_127_12_14/WCLK
    SLICE_X52Y68         RAMD64E                                      r  cpu0/icache0/cache_data_reg_64_127_12_14/RAMC/CLK
                         clock pessimism             -0.215    -0.558    
    SLICE_X52Y68         RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.144    -0.414    cpu0/icache0/cache_data_reg_64_127_12_14/RAMC
  -------------------------------------------------------------------
                         required time                          0.414    
                         arrival time                          -0.289    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 cpu0/if0/wdata_o_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/icache0/cache_data_reg_64_127_12_14/RAMB/I
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.164ns (57.302%)  route 0.122ns (42.698%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.343ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1539, routed)        0.556    -0.573    cpu0/if0/clk_out1
    SLICE_X52Y69         FDRE                                         r  cpu0/if0/wdata_o_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y69         FDRE (Prop_fdre_C_Q)         0.164    -0.409 r  cpu0/if0/wdata_o_reg[13]/Q
                         net (fo=2, routed)           0.122    -0.287    cpu0/icache0/cache_data_reg_64_127_12_14/DIB
    SLICE_X52Y68         RAMD64E                                      r  cpu0/icache0/cache_data_reg_64_127_12_14/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1539, routed)        0.825    -0.343    cpu0/icache0/cache_data_reg_64_127_12_14/WCLK
    SLICE_X52Y68         RAMD64E                                      r  cpu0/icache0/cache_data_reg_64_127_12_14/RAMB/CLK
                         clock pessimism             -0.215    -0.558    
    SLICE_X52Y68         RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.146    -0.412    cpu0/icache0/cache_data_reg_64_127_12_14/RAMB
  -------------------------------------------------------------------
                         required time                          0.412    
                         arrival time                          -0.287    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 cpu0/mem_wb0/wb_wdata_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/regfile0/regs_reg_r2_0_31_24_29/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.141ns (50.268%)  route 0.139ns (49.732%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.346ns
    Source Clock Delay      (SCD):    -0.575ns
    Clock Pessimism Removal (CPR):    0.194ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1539, routed)        0.554    -0.575    cpu0/mem_wb0/clk_out1
    SLICE_X49Y78         FDRE                                         r  cpu0/mem_wb0/wb_wdata_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y78         FDRE (Prop_fdre_C_Q)         0.141    -0.434 r  cpu0/mem_wb0/wb_wdata_reg[25]/Q
                         net (fo=4, routed)           0.139    -0.295    cpu0/regfile0/regs_reg_r2_0_31_24_29/DIA1
    SLICE_X52Y78         RAMD32                                       r  cpu0/regfile0/regs_reg_r2_0_31_24_29/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1539, routed)        0.822    -0.346    cpu0/regfile0/regs_reg_r2_0_31_24_29/WCLK
    SLICE_X52Y78         RAMD32                                       r  cpu0/regfile0/regs_reg_r2_0_31_24_29/RAMA_D1/CLK
                         clock pessimism             -0.194    -0.540    
    SLICE_X52Y78         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.120    -0.420    cpu0/regfile0/regs_reg_r2_0_31_24_29/RAMA_D1
  -------------------------------------------------------------------
                         required time                          0.420    
                         arrival time                          -0.295    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 cpu0/if0/wdata_o_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/icache0/cache_data_reg_64_127_18_20/RAMB/I
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.141ns (45.032%)  route 0.172ns (54.968%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.335ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    0.194ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1539, routed)        0.563    -0.566    cpu0/if0/clk_out1
    SLICE_X49Y59         FDRE                                         r  cpu0/if0/wdata_o_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y59         FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  cpu0/if0/wdata_o_reg[19]/Q
                         net (fo=2, routed)           0.172    -0.253    cpu0/icache0/cache_data_reg_64_127_18_20/DIB
    SLICE_X52Y59         RAMD64E                                      r  cpu0/icache0/cache_data_reg_64_127_18_20/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1539, routed)        0.833    -0.335    cpu0/icache0/cache_data_reg_64_127_18_20/WCLK
    SLICE_X52Y59         RAMD64E                                      r  cpu0/icache0/cache_data_reg_64_127_18_20/RAMB/CLK
                         clock pessimism             -0.194    -0.529    
    SLICE_X52Y59         RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.146    -0.383    cpu0/icache0/cache_data_reg_64_127_18_20/RAMB
  -------------------------------------------------------------------
                         required time                          0.383    
                         arrival time                          -0.253    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 cpu0/if0/waddr_o_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/icache0/cache_tag_reg_64_127_3_5/RAMA/I
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.141ns (47.705%)  route 0.155ns (52.295%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.339ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    0.214ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1539, routed)        0.558    -0.571    cpu0/if0/clk_out1
    SLICE_X47Y63         FDRE                                         r  cpu0/if0/waddr_o_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y63         FDRE (Prop_fdre_C_Q)         0.141    -0.430 r  cpu0/if0/waddr_o_reg[10]/Q
                         net (fo=2, routed)           0.155    -0.276    cpu0/icache0/cache_tag_reg_64_127_3_5/DIA
    SLICE_X46Y61         RAMD64E                                      r  cpu0/icache0/cache_tag_reg_64_127_3_5/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1539, routed)        0.830    -0.339    cpu0/icache0/cache_tag_reg_64_127_3_5/WCLK
    SLICE_X46Y61         RAMD64E                                      r  cpu0/icache0/cache_tag_reg_64_127_3_5/RAMA/CLK
                         clock pessimism             -0.214    -0.553    
    SLICE_X46Y61         RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.147    -0.406    cpu0/icache0/cache_tag_reg_64_127_3_5/RAMA
  -------------------------------------------------------------------
                         required time                          0.406    
                         arrival time                          -0.276    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 cpu0/if0/wdata_o_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/icache0/cache_data_reg_64_127_18_20/RAMA/I
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.141ns (44.727%)  route 0.174ns (55.273%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.335ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    0.194ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1539, routed)        0.563    -0.566    cpu0/if0/clk_out1
    SLICE_X49Y59         FDRE                                         r  cpu0/if0/wdata_o_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y59         FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  cpu0/if0/wdata_o_reg[18]/Q
                         net (fo=2, routed)           0.174    -0.251    cpu0/icache0/cache_data_reg_64_127_18_20/DIA
    SLICE_X52Y59         RAMD64E                                      r  cpu0/icache0/cache_data_reg_64_127_18_20/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1539, routed)        0.833    -0.335    cpu0/icache0/cache_data_reg_64_127_18_20/WCLK
    SLICE_X52Y59         RAMD64E                                      r  cpu0/icache0/cache_data_reg_64_127_18_20/RAMA/CLK
                         clock pessimism             -0.194    -0.529    
    SLICE_X52Y59         RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.147    -0.382    cpu0/icache0/cache_data_reg_64_127_18_20/RAMA
  -------------------------------------------------------------------
                         required time                          0.382    
                         arrival time                          -0.251    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 cpu0/if0/wdata_o_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/icache0/cache_data_reg_0_63_21_23/RAMB/I
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.128ns (48.932%)  route 0.134ns (51.069%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.336ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    0.194ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1539, routed)        0.563    -0.566    cpu0/if0/clk_out1
    SLICE_X49Y59         FDRE                                         r  cpu0/if0/wdata_o_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y59         FDRE (Prop_fdre_C_Q)         0.128    -0.438 r  cpu0/if0/wdata_o_reg[22]/Q
                         net (fo=2, routed)           0.134    -0.305    cpu0/icache0/cache_data_reg_0_63_21_23/DIB
    SLICE_X50Y60         RAMD64E                                      r  cpu0/icache0/cache_data_reg_0_63_21_23/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1539, routed)        0.832    -0.336    cpu0/icache0/cache_data_reg_0_63_21_23/WCLK
    SLICE_X50Y60         RAMD64E                                      r  cpu0/icache0/cache_data_reg_0_63_21_23/RAMB/CLK
                         clock pessimism             -0.194    -0.530    
    SLICE_X50Y60         RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.093    -0.437    cpu0/icache0/cache_data_reg_0_63_21_23/RAMB
  -------------------------------------------------------------------
                         required time                          0.437    
                         arrival time                          -0.305    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 cpu0/if0/wdata_o_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/icache0/cache_data_reg_64_127_18_20/RAMC/I
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.128ns (49.226%)  route 0.132ns (50.774%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.335ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    0.194ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1539, routed)        0.563    -0.566    cpu0/if0/clk_out1
    SLICE_X49Y59         FDRE                                         r  cpu0/if0/wdata_o_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y59         FDRE (Prop_fdre_C_Q)         0.128    -0.438 r  cpu0/if0/wdata_o_reg[20]/Q
                         net (fo=2, routed)           0.132    -0.306    cpu0/icache0/cache_data_reg_64_127_18_20/DIC
    SLICE_X52Y59         RAMD64E                                      r  cpu0/icache0/cache_data_reg_64_127_18_20/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1539, routed)        0.833    -0.335    cpu0/icache0/cache_data_reg_64_127_18_20/WCLK
    SLICE_X52Y59         RAMD64E                                      r  cpu0/icache0/cache_data_reg_64_127_18_20/RAMC/CLK
                         clock pessimism             -0.194    -0.529    
    SLICE_X52Y59         RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.090    -0.439    cpu0/icache0/cache_data_reg_64_127_18_20/RAMC
  -------------------------------------------------------------------
                         required time                          0.439    
                         arrival time                          -0.306    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 hci0/q_tx_data_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_tx_fifo/q_data_array_reg_832_895_7_7/SP/I
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.141ns (44.758%)  route 0.174ns (55.242%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.337ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    0.194ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1539, routed)        0.562    -0.567    hci0/clk_out1
    SLICE_X39Y52         FDRE                                         r  hci0/q_tx_data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y52         FDRE (Prop_fdre_C_Q)         0.141    -0.426 r  hci0/q_tx_data_reg[7]/Q
                         net (fo=32, routed)          0.174    -0.252    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_832_895_7_7/D
    SLICE_X42Y51         RAMD64E                                      r  hci0/uart_blk/uart_tx_fifo/q_data_array_reg_832_895_7_7/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1539, routed)        0.832    -0.337    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_832_895_7_7/WCLK
    SLICE_X42Y51         RAMD64E                                      r  hci0/uart_blk/uart_tx_fifo/q_data_array_reg_832_895_7_7/SP/CLK
                         clock pessimism             -0.194    -0.531    
    SLICE_X42Y51         RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.146    -0.385    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_832_895_7_7/SP
  -------------------------------------------------------------------
                         required time                          0.385    
                         arrival time                          -0.252    
  -------------------------------------------------------------------
                         slack                                  0.133    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X1Y3     ram0/ram_bram/ram_reg_0_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X0Y16    ram0/ram_bram/ram_reg_0_6/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X0Y1     ram0/ram_bram/ram_reg_1_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X1Y6     ram0/ram_bram/ram_reg_1_4/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X0Y15    ram0/ram_bram/ram_reg_1_7/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y7     ram0/ram_bram/ram_reg_2_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X0Y6     ram0/ram_bram/ram_reg_2_5/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y10    ram0/ram_bram/ram_reg_3_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y12    ram0/ram_bram/ram_reg_3_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X0Y11    ram0/ram_bram/ram_reg_3_6/CLKARDCLK
Max Period        n/a     PLLE2_ADV/CLKOUT0   n/a            160.000       10.000      150.000    PLLE2_ADV_X1Y0  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X30Y37    hci0/io_in_fifo/q_data_array_reg_128_191_0_2/RAMA/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X30Y37    hci0/io_in_fifo/q_data_array_reg_128_191_0_2/RAMB/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X30Y37    hci0/io_in_fifo/q_data_array_reg_128_191_0_2/RAMC/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X30Y37    hci0/io_in_fifo/q_data_array_reg_128_191_0_2/RAMD/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X30Y50    hci0/io_in_fifo/q_data_array_reg_256_319_6_6/DP/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X30Y50    hci0/io_in_fifo/q_data_array_reg_256_319_6_6/SP/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X30Y50    hci0/io_in_fifo/q_data_array_reg_256_319_7_7/DP/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X30Y50    hci0/io_in_fifo/q_data_array_reg_256_319_7_7/SP/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X38Y56    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_0_63_0_2/RAMA/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X38Y56    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_0_63_0_2/RAMB/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X30Y42    hci0/io_in_fifo/q_data_array_reg_0_63_3_5/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X30Y42    hci0/io_in_fifo/q_data_array_reg_0_63_3_5/RAMB/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X30Y42    hci0/io_in_fifo/q_data_array_reg_0_63_3_5/RAMC/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X30Y42    hci0/io_in_fifo/q_data_array_reg_0_63_3_5/RAMD/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X30Y48    hci0/io_in_fifo/q_data_array_reg_0_63_6_6/DP/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X30Y48    hci0/io_in_fifo/q_data_array_reg_0_63_6_6/SP/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X30Y48    hci0/io_in_fifo/q_data_array_reg_0_63_7_7/DP/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X30Y48    hci0/io_in_fifo/q_data_array_reg_0_63_7_7/SP/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X30Y37    hci0/io_in_fifo/q_data_array_reg_128_191_0_2/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X30Y37    hci0/io_in_fifo/q_data_array_reg_128_191_0_2/RAMB/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { NEW_CLOCK/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y2   NEW_CLOCK/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y0  NEW_CLOCK/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y0  NEW_CLOCK/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y0  NEW_CLOCK/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       10.000      150.000    PLLE2_ADV_X1Y0  NEW_CLOCK/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { EXCLK }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y0  NEW_CLOCK/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y0  NEW_CLOCK/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  NEW_CLOCK/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  NEW_CLOCK/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  NEW_CLOCK/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  NEW_CLOCK/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        1.188ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.122ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.188ns  (required time - arrival time)
  Source:                 cpu0/if0/raddr_o_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/if0/pc_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.489ns  (logic 2.116ns (24.927%)  route 6.373ns (75.073%))
  Logic Levels:           7  (CARRY4=1 LUT3=1 LUT4=1 LUT5=1 LUT6=2 RAMD64E=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.078ns = ( 7.922 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.463ns
    Clock Pessimism Removal (CPR):    -0.427ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1539, routed)        1.556    -2.463    cpu0/if0/clk_out1
    SLICE_X48Y60         FDRE                                         r  cpu0/if0/raddr_o_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y60         FDRE (Prop_fdre_C_Q)         0.419    -2.044 r  cpu0/if0/raddr_o_reg[0]/Q
                         net (fo=116, routed)         1.525    -0.519    cpu0/icache0/cache_tag_reg_0_63_3_5/ADDRC0
    SLICE_X46Y62         RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.299    -0.220 r  cpu0/icache0/cache_tag_reg_0_63_3_5/RAMC/O
                         net (fo=1, routed)           0.658     0.438    cpu0/if0/waddr_o_reg[10]_2
    SLICE_X47Y62         LUT4 (Prop_lut4_I1_O)        0.124     0.562 r  cpu0/if0/if_addr[0]_i_41/O
                         net (fo=1, routed)           0.548     1.109    cpu0/if0/if_addr[0]_i_41_n_1
    SLICE_X47Y61         LUT6 (Prop_lut6_I4_O)        0.124     1.233 r  cpu0/if0/if_addr[0]_i_21/O
                         net (fo=1, routed)           0.000     1.233    cpu0/if0/if_addr[0]_i_21_n_1
    SLICE_X47Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.783 r  cpu0/if0/if_addr_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.982     2.766    cpu0/icache0/CO[0]
    SLICE_X52Y61         LUT5 (Prop_lut5_I3_O)        0.124     2.890 r  cpu0/icache0/if_addr[0]_i_6/O
                         net (fo=6, routed)           1.156     4.046    cpu0/ex_mem0/ifc_hit
    SLICE_X51Y68         LUT3 (Prop_lut3_I2_O)        0.150     4.196 f  cpu0/ex_mem0/FSM_sequential_state[3]_i_10/O
                         net (fo=2, routed)           0.452     4.648    cpu0/if0/FSM_sequential_state_reg[3]_0
    SLICE_X51Y68         LUT6 (Prop_lut6_I2_O)        0.326     4.974 r  cpu0/if0/pc[31]_i_1/O
                         net (fo=32, routed)          1.052     6.026    cpu0/if0/pc[31]_i_1_n_1
    SLICE_X45Y59         FDRE                                         r  cpu0/if0/pc_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1539, routed)        1.436     7.922    cpu0/if0/clk_out1
    SLICE_X45Y59         FDRE                                         r  cpu0/if0/pc_reg[1]/C
                         clock pessimism             -0.427     7.495    
                         clock uncertainty           -0.077     7.419    
    SLICE_X45Y59         FDRE (Setup_fdre_C_CE)      -0.205     7.214    cpu0/if0/pc_reg[1]
  -------------------------------------------------------------------
                         required time                          7.214    
                         arrival time                          -6.026    
  -------------------------------------------------------------------
                         slack                                  1.188    

Slack (MET) :             1.188ns  (required time - arrival time)
  Source:                 cpu0/if0/raddr_o_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/if0/pc_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.489ns  (logic 2.116ns (24.927%)  route 6.373ns (75.073%))
  Logic Levels:           7  (CARRY4=1 LUT3=1 LUT4=1 LUT5=1 LUT6=2 RAMD64E=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.078ns = ( 7.922 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.463ns
    Clock Pessimism Removal (CPR):    -0.427ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1539, routed)        1.556    -2.463    cpu0/if0/clk_out1
    SLICE_X48Y60         FDRE                                         r  cpu0/if0/raddr_o_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y60         FDRE (Prop_fdre_C_Q)         0.419    -2.044 r  cpu0/if0/raddr_o_reg[0]/Q
                         net (fo=116, routed)         1.525    -0.519    cpu0/icache0/cache_tag_reg_0_63_3_5/ADDRC0
    SLICE_X46Y62         RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.299    -0.220 r  cpu0/icache0/cache_tag_reg_0_63_3_5/RAMC/O
                         net (fo=1, routed)           0.658     0.438    cpu0/if0/waddr_o_reg[10]_2
    SLICE_X47Y62         LUT4 (Prop_lut4_I1_O)        0.124     0.562 r  cpu0/if0/if_addr[0]_i_41/O
                         net (fo=1, routed)           0.548     1.109    cpu0/if0/if_addr[0]_i_41_n_1
    SLICE_X47Y61         LUT6 (Prop_lut6_I4_O)        0.124     1.233 r  cpu0/if0/if_addr[0]_i_21/O
                         net (fo=1, routed)           0.000     1.233    cpu0/if0/if_addr[0]_i_21_n_1
    SLICE_X47Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.783 r  cpu0/if0/if_addr_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.982     2.766    cpu0/icache0/CO[0]
    SLICE_X52Y61         LUT5 (Prop_lut5_I3_O)        0.124     2.890 r  cpu0/icache0/if_addr[0]_i_6/O
                         net (fo=6, routed)           1.156     4.046    cpu0/ex_mem0/ifc_hit
    SLICE_X51Y68         LUT3 (Prop_lut3_I2_O)        0.150     4.196 f  cpu0/ex_mem0/FSM_sequential_state[3]_i_10/O
                         net (fo=2, routed)           0.452     4.648    cpu0/if0/FSM_sequential_state_reg[3]_0
    SLICE_X51Y68         LUT6 (Prop_lut6_I2_O)        0.326     4.974 r  cpu0/if0/pc[31]_i_1/O
                         net (fo=32, routed)          1.052     6.026    cpu0/if0/pc[31]_i_1_n_1
    SLICE_X45Y59         FDRE                                         r  cpu0/if0/pc_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1539, routed)        1.436     7.922    cpu0/if0/clk_out1
    SLICE_X45Y59         FDRE                                         r  cpu0/if0/pc_reg[2]/C
                         clock pessimism             -0.427     7.495    
                         clock uncertainty           -0.077     7.419    
    SLICE_X45Y59         FDRE (Setup_fdre_C_CE)      -0.205     7.214    cpu0/if0/pc_reg[2]
  -------------------------------------------------------------------
                         required time                          7.214    
                         arrival time                          -6.026    
  -------------------------------------------------------------------
                         slack                                  1.188    

Slack (MET) :             1.188ns  (required time - arrival time)
  Source:                 cpu0/if0/raddr_o_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/if0/pc_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.489ns  (logic 2.116ns (24.927%)  route 6.373ns (75.073%))
  Logic Levels:           7  (CARRY4=1 LUT3=1 LUT4=1 LUT5=1 LUT6=2 RAMD64E=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.078ns = ( 7.922 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.463ns
    Clock Pessimism Removal (CPR):    -0.427ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1539, routed)        1.556    -2.463    cpu0/if0/clk_out1
    SLICE_X48Y60         FDRE                                         r  cpu0/if0/raddr_o_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y60         FDRE (Prop_fdre_C_Q)         0.419    -2.044 r  cpu0/if0/raddr_o_reg[0]/Q
                         net (fo=116, routed)         1.525    -0.519    cpu0/icache0/cache_tag_reg_0_63_3_5/ADDRC0
    SLICE_X46Y62         RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.299    -0.220 r  cpu0/icache0/cache_tag_reg_0_63_3_5/RAMC/O
                         net (fo=1, routed)           0.658     0.438    cpu0/if0/waddr_o_reg[10]_2
    SLICE_X47Y62         LUT4 (Prop_lut4_I1_O)        0.124     0.562 r  cpu0/if0/if_addr[0]_i_41/O
                         net (fo=1, routed)           0.548     1.109    cpu0/if0/if_addr[0]_i_41_n_1
    SLICE_X47Y61         LUT6 (Prop_lut6_I4_O)        0.124     1.233 r  cpu0/if0/if_addr[0]_i_21/O
                         net (fo=1, routed)           0.000     1.233    cpu0/if0/if_addr[0]_i_21_n_1
    SLICE_X47Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.783 r  cpu0/if0/if_addr_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.982     2.766    cpu0/icache0/CO[0]
    SLICE_X52Y61         LUT5 (Prop_lut5_I3_O)        0.124     2.890 r  cpu0/icache0/if_addr[0]_i_6/O
                         net (fo=6, routed)           1.156     4.046    cpu0/ex_mem0/ifc_hit
    SLICE_X51Y68         LUT3 (Prop_lut3_I2_O)        0.150     4.196 f  cpu0/ex_mem0/FSM_sequential_state[3]_i_10/O
                         net (fo=2, routed)           0.452     4.648    cpu0/if0/FSM_sequential_state_reg[3]_0
    SLICE_X51Y68         LUT6 (Prop_lut6_I2_O)        0.326     4.974 r  cpu0/if0/pc[31]_i_1/O
                         net (fo=32, routed)          1.052     6.026    cpu0/if0/pc[31]_i_1_n_1
    SLICE_X45Y59         FDRE                                         r  cpu0/if0/pc_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1539, routed)        1.436     7.922    cpu0/if0/clk_out1
    SLICE_X45Y59         FDRE                                         r  cpu0/if0/pc_reg[3]/C
                         clock pessimism             -0.427     7.495    
                         clock uncertainty           -0.077     7.419    
    SLICE_X45Y59         FDRE (Setup_fdre_C_CE)      -0.205     7.214    cpu0/if0/pc_reg[3]
  -------------------------------------------------------------------
                         required time                          7.214    
                         arrival time                          -6.026    
  -------------------------------------------------------------------
                         slack                                  1.188    

Slack (MET) :             1.188ns  (required time - arrival time)
  Source:                 cpu0/if0/raddr_o_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/if0/pc_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.489ns  (logic 2.116ns (24.927%)  route 6.373ns (75.073%))
  Logic Levels:           7  (CARRY4=1 LUT3=1 LUT4=1 LUT5=1 LUT6=2 RAMD64E=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.078ns = ( 7.922 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.463ns
    Clock Pessimism Removal (CPR):    -0.427ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1539, routed)        1.556    -2.463    cpu0/if0/clk_out1
    SLICE_X48Y60         FDRE                                         r  cpu0/if0/raddr_o_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y60         FDRE (Prop_fdre_C_Q)         0.419    -2.044 r  cpu0/if0/raddr_o_reg[0]/Q
                         net (fo=116, routed)         1.525    -0.519    cpu0/icache0/cache_tag_reg_0_63_3_5/ADDRC0
    SLICE_X46Y62         RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.299    -0.220 r  cpu0/icache0/cache_tag_reg_0_63_3_5/RAMC/O
                         net (fo=1, routed)           0.658     0.438    cpu0/if0/waddr_o_reg[10]_2
    SLICE_X47Y62         LUT4 (Prop_lut4_I1_O)        0.124     0.562 r  cpu0/if0/if_addr[0]_i_41/O
                         net (fo=1, routed)           0.548     1.109    cpu0/if0/if_addr[0]_i_41_n_1
    SLICE_X47Y61         LUT6 (Prop_lut6_I4_O)        0.124     1.233 r  cpu0/if0/if_addr[0]_i_21/O
                         net (fo=1, routed)           0.000     1.233    cpu0/if0/if_addr[0]_i_21_n_1
    SLICE_X47Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.783 r  cpu0/if0/if_addr_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.982     2.766    cpu0/icache0/CO[0]
    SLICE_X52Y61         LUT5 (Prop_lut5_I3_O)        0.124     2.890 r  cpu0/icache0/if_addr[0]_i_6/O
                         net (fo=6, routed)           1.156     4.046    cpu0/ex_mem0/ifc_hit
    SLICE_X51Y68         LUT3 (Prop_lut3_I2_O)        0.150     4.196 f  cpu0/ex_mem0/FSM_sequential_state[3]_i_10/O
                         net (fo=2, routed)           0.452     4.648    cpu0/if0/FSM_sequential_state_reg[3]_0
    SLICE_X51Y68         LUT6 (Prop_lut6_I2_O)        0.326     4.974 r  cpu0/if0/pc[31]_i_1/O
                         net (fo=32, routed)          1.052     6.026    cpu0/if0/pc[31]_i_1_n_1
    SLICE_X45Y59         FDRE                                         r  cpu0/if0/pc_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1539, routed)        1.436     7.922    cpu0/if0/clk_out1
    SLICE_X45Y59         FDRE                                         r  cpu0/if0/pc_reg[4]/C
                         clock pessimism             -0.427     7.495    
                         clock uncertainty           -0.077     7.419    
    SLICE_X45Y59         FDRE (Setup_fdre_C_CE)      -0.205     7.214    cpu0/if0/pc_reg[4]
  -------------------------------------------------------------------
                         required time                          7.214    
                         arrival time                          -6.026    
  -------------------------------------------------------------------
                         slack                                  1.188    

Slack (MET) :             1.188ns  (required time - arrival time)
  Source:                 cpu0/if0/raddr_o_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/if0/pc_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.489ns  (logic 2.116ns (24.927%)  route 6.373ns (75.073%))
  Logic Levels:           7  (CARRY4=1 LUT3=1 LUT4=1 LUT5=1 LUT6=2 RAMD64E=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.078ns = ( 7.922 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.463ns
    Clock Pessimism Removal (CPR):    -0.427ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1539, routed)        1.556    -2.463    cpu0/if0/clk_out1
    SLICE_X48Y60         FDRE                                         r  cpu0/if0/raddr_o_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y60         FDRE (Prop_fdre_C_Q)         0.419    -2.044 r  cpu0/if0/raddr_o_reg[0]/Q
                         net (fo=116, routed)         1.525    -0.519    cpu0/icache0/cache_tag_reg_0_63_3_5/ADDRC0
    SLICE_X46Y62         RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.299    -0.220 r  cpu0/icache0/cache_tag_reg_0_63_3_5/RAMC/O
                         net (fo=1, routed)           0.658     0.438    cpu0/if0/waddr_o_reg[10]_2
    SLICE_X47Y62         LUT4 (Prop_lut4_I1_O)        0.124     0.562 r  cpu0/if0/if_addr[0]_i_41/O
                         net (fo=1, routed)           0.548     1.109    cpu0/if0/if_addr[0]_i_41_n_1
    SLICE_X47Y61         LUT6 (Prop_lut6_I4_O)        0.124     1.233 r  cpu0/if0/if_addr[0]_i_21/O
                         net (fo=1, routed)           0.000     1.233    cpu0/if0/if_addr[0]_i_21_n_1
    SLICE_X47Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.783 r  cpu0/if0/if_addr_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.982     2.766    cpu0/icache0/CO[0]
    SLICE_X52Y61         LUT5 (Prop_lut5_I3_O)        0.124     2.890 r  cpu0/icache0/if_addr[0]_i_6/O
                         net (fo=6, routed)           1.156     4.046    cpu0/ex_mem0/ifc_hit
    SLICE_X51Y68         LUT3 (Prop_lut3_I2_O)        0.150     4.196 f  cpu0/ex_mem0/FSM_sequential_state[3]_i_10/O
                         net (fo=2, routed)           0.452     4.648    cpu0/if0/FSM_sequential_state_reg[3]_0
    SLICE_X51Y68         LUT6 (Prop_lut6_I2_O)        0.326     4.974 r  cpu0/if0/pc[31]_i_1/O
                         net (fo=32, routed)          1.052     6.026    cpu0/if0/pc[31]_i_1_n_1
    SLICE_X45Y59         FDRE                                         r  cpu0/if0/pc_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1539, routed)        1.436     7.922    cpu0/if0/clk_out1
    SLICE_X45Y59         FDRE                                         r  cpu0/if0/pc_reg[7]/C
                         clock pessimism             -0.427     7.495    
                         clock uncertainty           -0.077     7.419    
    SLICE_X45Y59         FDRE (Setup_fdre_C_CE)      -0.205     7.214    cpu0/if0/pc_reg[7]
  -------------------------------------------------------------------
                         required time                          7.214    
                         arrival time                          -6.026    
  -------------------------------------------------------------------
                         slack                                  1.188    

Slack (MET) :             1.188ns  (required time - arrival time)
  Source:                 cpu0/if0/raddr_o_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/if0/pc_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.489ns  (logic 2.116ns (24.927%)  route 6.373ns (75.073%))
  Logic Levels:           7  (CARRY4=1 LUT3=1 LUT4=1 LUT5=1 LUT6=2 RAMD64E=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.078ns = ( 7.922 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.463ns
    Clock Pessimism Removal (CPR):    -0.427ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1539, routed)        1.556    -2.463    cpu0/if0/clk_out1
    SLICE_X48Y60         FDRE                                         r  cpu0/if0/raddr_o_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y60         FDRE (Prop_fdre_C_Q)         0.419    -2.044 r  cpu0/if0/raddr_o_reg[0]/Q
                         net (fo=116, routed)         1.525    -0.519    cpu0/icache0/cache_tag_reg_0_63_3_5/ADDRC0
    SLICE_X46Y62         RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.299    -0.220 r  cpu0/icache0/cache_tag_reg_0_63_3_5/RAMC/O
                         net (fo=1, routed)           0.658     0.438    cpu0/if0/waddr_o_reg[10]_2
    SLICE_X47Y62         LUT4 (Prop_lut4_I1_O)        0.124     0.562 r  cpu0/if0/if_addr[0]_i_41/O
                         net (fo=1, routed)           0.548     1.109    cpu0/if0/if_addr[0]_i_41_n_1
    SLICE_X47Y61         LUT6 (Prop_lut6_I4_O)        0.124     1.233 r  cpu0/if0/if_addr[0]_i_21/O
                         net (fo=1, routed)           0.000     1.233    cpu0/if0/if_addr[0]_i_21_n_1
    SLICE_X47Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.783 r  cpu0/if0/if_addr_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.982     2.766    cpu0/icache0/CO[0]
    SLICE_X52Y61         LUT5 (Prop_lut5_I3_O)        0.124     2.890 r  cpu0/icache0/if_addr[0]_i_6/O
                         net (fo=6, routed)           1.156     4.046    cpu0/ex_mem0/ifc_hit
    SLICE_X51Y68         LUT3 (Prop_lut3_I2_O)        0.150     4.196 f  cpu0/ex_mem0/FSM_sequential_state[3]_i_10/O
                         net (fo=2, routed)           0.452     4.648    cpu0/if0/FSM_sequential_state_reg[3]_0
    SLICE_X51Y68         LUT6 (Prop_lut6_I2_O)        0.326     4.974 r  cpu0/if0/pc[31]_i_1/O
                         net (fo=32, routed)          1.052     6.026    cpu0/if0/pc[31]_i_1_n_1
    SLICE_X45Y59         FDRE                                         r  cpu0/if0/pc_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1539, routed)        1.436     7.922    cpu0/if0/clk_out1
    SLICE_X45Y59         FDRE                                         r  cpu0/if0/pc_reg[8]/C
                         clock pessimism             -0.427     7.495    
                         clock uncertainty           -0.077     7.419    
    SLICE_X45Y59         FDRE (Setup_fdre_C_CE)      -0.205     7.214    cpu0/if0/pc_reg[8]
  -------------------------------------------------------------------
                         required time                          7.214    
                         arrival time                          -6.026    
  -------------------------------------------------------------------
                         slack                                  1.188    

Slack (MET) :             1.257ns  (required time - arrival time)
  Source:                 ram0/ram_bram/ram_reg_0_1/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/mem0/wdata_o_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.507ns  (logic 3.781ns (44.443%)  route 4.726ns (55.557%))
  Logic Levels:           3  (LUT5=1 LUT6=1 RAMB36E1=1)
  Clock Path Skew:        -0.188ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.090ns = ( 7.910 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.407ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1539, routed)        1.612    -2.407    ram0/ram_bram/clk_out1
    RAMB36_X0Y0          RAMB36E1                                     r  ram0/ram_bram/ram_reg_0_1/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y0          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      2.872     0.465 r  ram0/ram_bram/ram_reg_0_1/CASCADEOUTA
                         net (fo=1, routed)           0.065     0.530    ram0/ram_bram/ram_reg_0_1_n_1
    RAMB36_X0Y1          RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425     0.955 r  ram0/ram_bram/ram_reg_1_1/DOADO[0]
                         net (fo=3, routed)           3.057     4.012    ram0/ram_bram/ram_reg_1_1_n_36
    SLICE_X43Y53         LUT5 (Prop_lut5_I2_O)        0.152     4.164 r  ram0/ram_bram/inst[9]_i_1/O
                         net (fo=8, routed)           1.604     5.768    cpu0/ex_mem0/ram_reg_3_7[1]
    SLICE_X49Y75         LUT6 (Prop_lut6_I3_O)        0.332     6.100 r  cpu0/ex_mem0/wdata_o[25]_i_1/O
                         net (fo=1, routed)           0.000     6.100    cpu0/mem0/mem_opcode_o_reg[9]_0[25]
    SLICE_X49Y75         FDRE                                         r  cpu0/mem0/wdata_o_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1539, routed)        1.424     7.910    cpu0/mem0/clk_out1
    SLICE_X49Y75         FDRE                                         r  cpu0/mem0/wdata_o_reg[25]/C
                         clock pessimism             -0.505     7.405    
                         clock uncertainty           -0.077     7.328    
    SLICE_X49Y75         FDRE (Setup_fdre_C_D)        0.029     7.357    cpu0/mem0/wdata_o_reg[25]
  -------------------------------------------------------------------
                         required time                          7.357    
                         arrival time                          -6.100    
  -------------------------------------------------------------------
                         slack                                  1.257    

Slack (MET) :             1.265ns  (required time - arrival time)
  Source:                 cpu0/if0/raddr_o_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/if0/pc_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.410ns  (logic 2.116ns (25.159%)  route 6.294ns (74.841%))
  Logic Levels:           7  (CARRY4=1 LUT3=1 LUT4=1 LUT5=1 LUT6=2 RAMD64E=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.079ns = ( 7.921 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.463ns
    Clock Pessimism Removal (CPR):    -0.427ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1539, routed)        1.556    -2.463    cpu0/if0/clk_out1
    SLICE_X48Y60         FDRE                                         r  cpu0/if0/raddr_o_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y60         FDRE (Prop_fdre_C_Q)         0.419    -2.044 r  cpu0/if0/raddr_o_reg[0]/Q
                         net (fo=116, routed)         1.525    -0.519    cpu0/icache0/cache_tag_reg_0_63_3_5/ADDRC0
    SLICE_X46Y62         RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.299    -0.220 r  cpu0/icache0/cache_tag_reg_0_63_3_5/RAMC/O
                         net (fo=1, routed)           0.658     0.438    cpu0/if0/waddr_o_reg[10]_2
    SLICE_X47Y62         LUT4 (Prop_lut4_I1_O)        0.124     0.562 r  cpu0/if0/if_addr[0]_i_41/O
                         net (fo=1, routed)           0.548     1.109    cpu0/if0/if_addr[0]_i_41_n_1
    SLICE_X47Y61         LUT6 (Prop_lut6_I4_O)        0.124     1.233 r  cpu0/if0/if_addr[0]_i_21/O
                         net (fo=1, routed)           0.000     1.233    cpu0/if0/if_addr[0]_i_21_n_1
    SLICE_X47Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.783 r  cpu0/if0/if_addr_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.982     2.766    cpu0/icache0/CO[0]
    SLICE_X52Y61         LUT5 (Prop_lut5_I3_O)        0.124     2.890 r  cpu0/icache0/if_addr[0]_i_6/O
                         net (fo=6, routed)           1.156     4.046    cpu0/ex_mem0/ifc_hit
    SLICE_X51Y68         LUT3 (Prop_lut3_I2_O)        0.150     4.196 f  cpu0/ex_mem0/FSM_sequential_state[3]_i_10/O
                         net (fo=2, routed)           0.452     4.648    cpu0/if0/FSM_sequential_state_reg[3]_0
    SLICE_X51Y68         LUT6 (Prop_lut6_I2_O)        0.326     4.974 r  cpu0/if0/pc[31]_i_1/O
                         net (fo=32, routed)          0.973     5.947    cpu0/if0/pc[31]_i_1_n_1
    SLICE_X45Y61         FDRE                                         r  cpu0/if0/pc_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1539, routed)        1.435     7.921    cpu0/if0/clk_out1
    SLICE_X45Y61         FDRE                                         r  cpu0/if0/pc_reg[10]/C
                         clock pessimism             -0.427     7.494    
                         clock uncertainty           -0.077     7.418    
    SLICE_X45Y61         FDRE (Setup_fdre_C_CE)      -0.205     7.213    cpu0/if0/pc_reg[10]
  -------------------------------------------------------------------
                         required time                          7.213    
                         arrival time                          -5.947    
  -------------------------------------------------------------------
                         slack                                  1.265    

Slack (MET) :             1.265ns  (required time - arrival time)
  Source:                 cpu0/if0/raddr_o_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/if0/pc_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.410ns  (logic 2.116ns (25.159%)  route 6.294ns (74.841%))
  Logic Levels:           7  (CARRY4=1 LUT3=1 LUT4=1 LUT5=1 LUT6=2 RAMD64E=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.079ns = ( 7.921 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.463ns
    Clock Pessimism Removal (CPR):    -0.427ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1539, routed)        1.556    -2.463    cpu0/if0/clk_out1
    SLICE_X48Y60         FDRE                                         r  cpu0/if0/raddr_o_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y60         FDRE (Prop_fdre_C_Q)         0.419    -2.044 r  cpu0/if0/raddr_o_reg[0]/Q
                         net (fo=116, routed)         1.525    -0.519    cpu0/icache0/cache_tag_reg_0_63_3_5/ADDRC0
    SLICE_X46Y62         RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.299    -0.220 r  cpu0/icache0/cache_tag_reg_0_63_3_5/RAMC/O
                         net (fo=1, routed)           0.658     0.438    cpu0/if0/waddr_o_reg[10]_2
    SLICE_X47Y62         LUT4 (Prop_lut4_I1_O)        0.124     0.562 r  cpu0/if0/if_addr[0]_i_41/O
                         net (fo=1, routed)           0.548     1.109    cpu0/if0/if_addr[0]_i_41_n_1
    SLICE_X47Y61         LUT6 (Prop_lut6_I4_O)        0.124     1.233 r  cpu0/if0/if_addr[0]_i_21/O
                         net (fo=1, routed)           0.000     1.233    cpu0/if0/if_addr[0]_i_21_n_1
    SLICE_X47Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.783 r  cpu0/if0/if_addr_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.982     2.766    cpu0/icache0/CO[0]
    SLICE_X52Y61         LUT5 (Prop_lut5_I3_O)        0.124     2.890 r  cpu0/icache0/if_addr[0]_i_6/O
                         net (fo=6, routed)           1.156     4.046    cpu0/ex_mem0/ifc_hit
    SLICE_X51Y68         LUT3 (Prop_lut3_I2_O)        0.150     4.196 f  cpu0/ex_mem0/FSM_sequential_state[3]_i_10/O
                         net (fo=2, routed)           0.452     4.648    cpu0/if0/FSM_sequential_state_reg[3]_0
    SLICE_X51Y68         LUT6 (Prop_lut6_I2_O)        0.326     4.974 r  cpu0/if0/pc[31]_i_1/O
                         net (fo=32, routed)          0.973     5.947    cpu0/if0/pc[31]_i_1_n_1
    SLICE_X45Y61         FDRE                                         r  cpu0/if0/pc_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1539, routed)        1.435     7.921    cpu0/if0/clk_out1
    SLICE_X45Y61         FDRE                                         r  cpu0/if0/pc_reg[11]/C
                         clock pessimism             -0.427     7.494    
                         clock uncertainty           -0.077     7.418    
    SLICE_X45Y61         FDRE (Setup_fdre_C_CE)      -0.205     7.213    cpu0/if0/pc_reg[11]
  -------------------------------------------------------------------
                         required time                          7.213    
                         arrival time                          -5.947    
  -------------------------------------------------------------------
                         slack                                  1.265    

Slack (MET) :             1.265ns  (required time - arrival time)
  Source:                 cpu0/if0/raddr_o_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/if0/pc_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.410ns  (logic 2.116ns (25.159%)  route 6.294ns (74.841%))
  Logic Levels:           7  (CARRY4=1 LUT3=1 LUT4=1 LUT5=1 LUT6=2 RAMD64E=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.079ns = ( 7.921 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.463ns
    Clock Pessimism Removal (CPR):    -0.427ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1539, routed)        1.556    -2.463    cpu0/if0/clk_out1
    SLICE_X48Y60         FDRE                                         r  cpu0/if0/raddr_o_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y60         FDRE (Prop_fdre_C_Q)         0.419    -2.044 r  cpu0/if0/raddr_o_reg[0]/Q
                         net (fo=116, routed)         1.525    -0.519    cpu0/icache0/cache_tag_reg_0_63_3_5/ADDRC0
    SLICE_X46Y62         RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.299    -0.220 r  cpu0/icache0/cache_tag_reg_0_63_3_5/RAMC/O
                         net (fo=1, routed)           0.658     0.438    cpu0/if0/waddr_o_reg[10]_2
    SLICE_X47Y62         LUT4 (Prop_lut4_I1_O)        0.124     0.562 r  cpu0/if0/if_addr[0]_i_41/O
                         net (fo=1, routed)           0.548     1.109    cpu0/if0/if_addr[0]_i_41_n_1
    SLICE_X47Y61         LUT6 (Prop_lut6_I4_O)        0.124     1.233 r  cpu0/if0/if_addr[0]_i_21/O
                         net (fo=1, routed)           0.000     1.233    cpu0/if0/if_addr[0]_i_21_n_1
    SLICE_X47Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.783 r  cpu0/if0/if_addr_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.982     2.766    cpu0/icache0/CO[0]
    SLICE_X52Y61         LUT5 (Prop_lut5_I3_O)        0.124     2.890 r  cpu0/icache0/if_addr[0]_i_6/O
                         net (fo=6, routed)           1.156     4.046    cpu0/ex_mem0/ifc_hit
    SLICE_X51Y68         LUT3 (Prop_lut3_I2_O)        0.150     4.196 f  cpu0/ex_mem0/FSM_sequential_state[3]_i_10/O
                         net (fo=2, routed)           0.452     4.648    cpu0/if0/FSM_sequential_state_reg[3]_0
    SLICE_X51Y68         LUT6 (Prop_lut6_I2_O)        0.326     4.974 r  cpu0/if0/pc[31]_i_1/O
                         net (fo=32, routed)          0.973     5.947    cpu0/if0/pc[31]_i_1_n_1
    SLICE_X45Y61         FDRE                                         r  cpu0/if0/pc_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1539, routed)        1.435     7.921    cpu0/if0/clk_out1
    SLICE_X45Y61         FDRE                                         r  cpu0/if0/pc_reg[12]/C
                         clock pessimism             -0.427     7.494    
                         clock uncertainty           -0.077     7.418    
    SLICE_X45Y61         FDRE (Setup_fdre_C_CE)      -0.205     7.213    cpu0/if0/pc_reg[12]
  -------------------------------------------------------------------
                         required time                          7.213    
                         arrival time                          -5.947    
  -------------------------------------------------------------------
                         slack                                  1.265    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 cpu0/if0/wdata_o_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/icache0/cache_data_reg_64_127_12_14/RAMA/I
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.164ns (57.760%)  route 0.120ns (42.240%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.343ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1539, routed)        0.556    -0.573    cpu0/if0/clk_out1
    SLICE_X52Y69         FDRE                                         r  cpu0/if0/wdata_o_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y69         FDRE (Prop_fdre_C_Q)         0.164    -0.409 r  cpu0/if0/wdata_o_reg[12]/Q
                         net (fo=2, routed)           0.120    -0.289    cpu0/icache0/cache_data_reg_64_127_12_14/DIA
    SLICE_X52Y68         RAMD64E                                      r  cpu0/icache0/cache_data_reg_64_127_12_14/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1539, routed)        0.825    -0.343    cpu0/icache0/cache_data_reg_64_127_12_14/WCLK
    SLICE_X52Y68         RAMD64E                                      r  cpu0/icache0/cache_data_reg_64_127_12_14/RAMA/CLK
                         clock pessimism             -0.215    -0.558    
    SLICE_X52Y68         RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.147    -0.411    cpu0/icache0/cache_data_reg_64_127_12_14/RAMA
  -------------------------------------------------------------------
                         required time                          0.411    
                         arrival time                          -0.289    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 cpu0/if0/wdata_o_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/icache0/cache_data_reg_64_127_12_14/RAMC/I
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.164ns (57.760%)  route 0.120ns (42.240%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.343ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1539, routed)        0.556    -0.573    cpu0/if0/clk_out1
    SLICE_X52Y69         FDRE                                         r  cpu0/if0/wdata_o_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y69         FDRE (Prop_fdre_C_Q)         0.164    -0.409 r  cpu0/if0/wdata_o_reg[14]/Q
                         net (fo=2, routed)           0.120    -0.289    cpu0/icache0/cache_data_reg_64_127_12_14/DIC
    SLICE_X52Y68         RAMD64E                                      r  cpu0/icache0/cache_data_reg_64_127_12_14/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1539, routed)        0.825    -0.343    cpu0/icache0/cache_data_reg_64_127_12_14/WCLK
    SLICE_X52Y68         RAMD64E                                      r  cpu0/icache0/cache_data_reg_64_127_12_14/RAMC/CLK
                         clock pessimism             -0.215    -0.558    
    SLICE_X52Y68         RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.144    -0.414    cpu0/icache0/cache_data_reg_64_127_12_14/RAMC
  -------------------------------------------------------------------
                         required time                          0.414    
                         arrival time                          -0.289    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 cpu0/if0/wdata_o_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/icache0/cache_data_reg_64_127_12_14/RAMB/I
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.164ns (57.302%)  route 0.122ns (42.698%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.343ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1539, routed)        0.556    -0.573    cpu0/if0/clk_out1
    SLICE_X52Y69         FDRE                                         r  cpu0/if0/wdata_o_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y69         FDRE (Prop_fdre_C_Q)         0.164    -0.409 r  cpu0/if0/wdata_o_reg[13]/Q
                         net (fo=2, routed)           0.122    -0.287    cpu0/icache0/cache_data_reg_64_127_12_14/DIB
    SLICE_X52Y68         RAMD64E                                      r  cpu0/icache0/cache_data_reg_64_127_12_14/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1539, routed)        0.825    -0.343    cpu0/icache0/cache_data_reg_64_127_12_14/WCLK
    SLICE_X52Y68         RAMD64E                                      r  cpu0/icache0/cache_data_reg_64_127_12_14/RAMB/CLK
                         clock pessimism             -0.215    -0.558    
    SLICE_X52Y68         RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.146    -0.412    cpu0/icache0/cache_data_reg_64_127_12_14/RAMB
  -------------------------------------------------------------------
                         required time                          0.412    
                         arrival time                          -0.287    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 cpu0/mem_wb0/wb_wdata_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/regfile0/regs_reg_r2_0_31_24_29/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.141ns (50.268%)  route 0.139ns (49.732%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.346ns
    Source Clock Delay      (SCD):    -0.575ns
    Clock Pessimism Removal (CPR):    0.194ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1539, routed)        0.554    -0.575    cpu0/mem_wb0/clk_out1
    SLICE_X49Y78         FDRE                                         r  cpu0/mem_wb0/wb_wdata_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y78         FDRE (Prop_fdre_C_Q)         0.141    -0.434 r  cpu0/mem_wb0/wb_wdata_reg[25]/Q
                         net (fo=4, routed)           0.139    -0.295    cpu0/regfile0/regs_reg_r2_0_31_24_29/DIA1
    SLICE_X52Y78         RAMD32                                       r  cpu0/regfile0/regs_reg_r2_0_31_24_29/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1539, routed)        0.822    -0.346    cpu0/regfile0/regs_reg_r2_0_31_24_29/WCLK
    SLICE_X52Y78         RAMD32                                       r  cpu0/regfile0/regs_reg_r2_0_31_24_29/RAMA_D1/CLK
                         clock pessimism             -0.194    -0.540    
    SLICE_X52Y78         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.120    -0.420    cpu0/regfile0/regs_reg_r2_0_31_24_29/RAMA_D1
  -------------------------------------------------------------------
                         required time                          0.420    
                         arrival time                          -0.295    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 cpu0/if0/wdata_o_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/icache0/cache_data_reg_64_127_18_20/RAMB/I
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.141ns (45.032%)  route 0.172ns (54.968%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.335ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    0.194ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1539, routed)        0.563    -0.566    cpu0/if0/clk_out1
    SLICE_X49Y59         FDRE                                         r  cpu0/if0/wdata_o_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y59         FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  cpu0/if0/wdata_o_reg[19]/Q
                         net (fo=2, routed)           0.172    -0.253    cpu0/icache0/cache_data_reg_64_127_18_20/DIB
    SLICE_X52Y59         RAMD64E                                      r  cpu0/icache0/cache_data_reg_64_127_18_20/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1539, routed)        0.833    -0.335    cpu0/icache0/cache_data_reg_64_127_18_20/WCLK
    SLICE_X52Y59         RAMD64E                                      r  cpu0/icache0/cache_data_reg_64_127_18_20/RAMB/CLK
                         clock pessimism             -0.194    -0.529    
    SLICE_X52Y59         RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.146    -0.383    cpu0/icache0/cache_data_reg_64_127_18_20/RAMB
  -------------------------------------------------------------------
                         required time                          0.383    
                         arrival time                          -0.253    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 cpu0/if0/waddr_o_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/icache0/cache_tag_reg_64_127_3_5/RAMA/I
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.141ns (47.705%)  route 0.155ns (52.295%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.339ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    0.214ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1539, routed)        0.558    -0.571    cpu0/if0/clk_out1
    SLICE_X47Y63         FDRE                                         r  cpu0/if0/waddr_o_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y63         FDRE (Prop_fdre_C_Q)         0.141    -0.430 r  cpu0/if0/waddr_o_reg[10]/Q
                         net (fo=2, routed)           0.155    -0.276    cpu0/icache0/cache_tag_reg_64_127_3_5/DIA
    SLICE_X46Y61         RAMD64E                                      r  cpu0/icache0/cache_tag_reg_64_127_3_5/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1539, routed)        0.830    -0.339    cpu0/icache0/cache_tag_reg_64_127_3_5/WCLK
    SLICE_X46Y61         RAMD64E                                      r  cpu0/icache0/cache_tag_reg_64_127_3_5/RAMA/CLK
                         clock pessimism             -0.214    -0.553    
    SLICE_X46Y61         RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.147    -0.406    cpu0/icache0/cache_tag_reg_64_127_3_5/RAMA
  -------------------------------------------------------------------
                         required time                          0.406    
                         arrival time                          -0.276    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 cpu0/if0/wdata_o_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/icache0/cache_data_reg_64_127_18_20/RAMA/I
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.141ns (44.727%)  route 0.174ns (55.273%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.335ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    0.194ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1539, routed)        0.563    -0.566    cpu0/if0/clk_out1
    SLICE_X49Y59         FDRE                                         r  cpu0/if0/wdata_o_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y59         FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  cpu0/if0/wdata_o_reg[18]/Q
                         net (fo=2, routed)           0.174    -0.251    cpu0/icache0/cache_data_reg_64_127_18_20/DIA
    SLICE_X52Y59         RAMD64E                                      r  cpu0/icache0/cache_data_reg_64_127_18_20/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1539, routed)        0.833    -0.335    cpu0/icache0/cache_data_reg_64_127_18_20/WCLK
    SLICE_X52Y59         RAMD64E                                      r  cpu0/icache0/cache_data_reg_64_127_18_20/RAMA/CLK
                         clock pessimism             -0.194    -0.529    
    SLICE_X52Y59         RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.147    -0.382    cpu0/icache0/cache_data_reg_64_127_18_20/RAMA
  -------------------------------------------------------------------
                         required time                          0.382    
                         arrival time                          -0.251    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 cpu0/if0/wdata_o_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/icache0/cache_data_reg_0_63_21_23/RAMB/I
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.128ns (48.932%)  route 0.134ns (51.069%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.336ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    0.194ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1539, routed)        0.563    -0.566    cpu0/if0/clk_out1
    SLICE_X49Y59         FDRE                                         r  cpu0/if0/wdata_o_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y59         FDRE (Prop_fdre_C_Q)         0.128    -0.438 r  cpu0/if0/wdata_o_reg[22]/Q
                         net (fo=2, routed)           0.134    -0.305    cpu0/icache0/cache_data_reg_0_63_21_23/DIB
    SLICE_X50Y60         RAMD64E                                      r  cpu0/icache0/cache_data_reg_0_63_21_23/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1539, routed)        0.832    -0.336    cpu0/icache0/cache_data_reg_0_63_21_23/WCLK
    SLICE_X50Y60         RAMD64E                                      r  cpu0/icache0/cache_data_reg_0_63_21_23/RAMB/CLK
                         clock pessimism             -0.194    -0.530    
    SLICE_X50Y60         RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.093    -0.437    cpu0/icache0/cache_data_reg_0_63_21_23/RAMB
  -------------------------------------------------------------------
                         required time                          0.437    
                         arrival time                          -0.305    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 cpu0/if0/wdata_o_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/icache0/cache_data_reg_64_127_18_20/RAMC/I
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.128ns (49.226%)  route 0.132ns (50.774%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.335ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    0.194ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1539, routed)        0.563    -0.566    cpu0/if0/clk_out1
    SLICE_X49Y59         FDRE                                         r  cpu0/if0/wdata_o_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y59         FDRE (Prop_fdre_C_Q)         0.128    -0.438 r  cpu0/if0/wdata_o_reg[20]/Q
                         net (fo=2, routed)           0.132    -0.306    cpu0/icache0/cache_data_reg_64_127_18_20/DIC
    SLICE_X52Y59         RAMD64E                                      r  cpu0/icache0/cache_data_reg_64_127_18_20/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1539, routed)        0.833    -0.335    cpu0/icache0/cache_data_reg_64_127_18_20/WCLK
    SLICE_X52Y59         RAMD64E                                      r  cpu0/icache0/cache_data_reg_64_127_18_20/RAMC/CLK
                         clock pessimism             -0.194    -0.529    
    SLICE_X52Y59         RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.090    -0.439    cpu0/icache0/cache_data_reg_64_127_18_20/RAMC
  -------------------------------------------------------------------
                         required time                          0.439    
                         arrival time                          -0.306    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 hci0/q_tx_data_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_tx_fifo/q_data_array_reg_832_895_7_7/SP/I
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.141ns (44.758%)  route 0.174ns (55.242%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.337ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    0.194ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1539, routed)        0.562    -0.567    hci0/clk_out1
    SLICE_X39Y52         FDRE                                         r  hci0/q_tx_data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y52         FDRE (Prop_fdre_C_Q)         0.141    -0.426 r  hci0/q_tx_data_reg[7]/Q
                         net (fo=32, routed)          0.174    -0.252    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_832_895_7_7/D
    SLICE_X42Y51         RAMD64E                                      r  hci0/uart_blk/uart_tx_fifo/q_data_array_reg_832_895_7_7/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1539, routed)        0.832    -0.337    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_832_895_7_7/WCLK
    SLICE_X42Y51         RAMD64E                                      r  hci0/uart_blk/uart_tx_fifo/q_data_array_reg_832_895_7_7/SP/CLK
                         clock pessimism             -0.194    -0.531    
    SLICE_X42Y51         RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.146    -0.385    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_832_895_7_7/SP
  -------------------------------------------------------------------
                         required time                          0.385    
                         arrival time                          -0.252    
  -------------------------------------------------------------------
                         slack                                  0.133    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X1Y3     ram0/ram_bram/ram_reg_0_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X0Y16    ram0/ram_bram/ram_reg_0_6/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X0Y1     ram0/ram_bram/ram_reg_1_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X1Y6     ram0/ram_bram/ram_reg_1_4/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X0Y15    ram0/ram_bram/ram_reg_1_7/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y7     ram0/ram_bram/ram_reg_2_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X0Y6     ram0/ram_bram/ram_reg_2_5/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y10    ram0/ram_bram/ram_reg_3_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y12    ram0/ram_bram/ram_reg_3_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X0Y11    ram0/ram_bram/ram_reg_3_6/CLKARDCLK
Max Period        n/a     PLLE2_ADV/CLKOUT0   n/a            160.000       10.000      150.000    PLLE2_ADV_X1Y0  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X30Y37    hci0/io_in_fifo/q_data_array_reg_128_191_0_2/RAMA/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X30Y37    hci0/io_in_fifo/q_data_array_reg_128_191_0_2/RAMB/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X30Y37    hci0/io_in_fifo/q_data_array_reg_128_191_0_2/RAMC/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X30Y37    hci0/io_in_fifo/q_data_array_reg_128_191_0_2/RAMD/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X30Y50    hci0/io_in_fifo/q_data_array_reg_256_319_6_6/DP/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X30Y50    hci0/io_in_fifo/q_data_array_reg_256_319_6_6/SP/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X30Y50    hci0/io_in_fifo/q_data_array_reg_256_319_7_7/DP/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X30Y50    hci0/io_in_fifo/q_data_array_reg_256_319_7_7/SP/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X38Y56    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_0_63_0_2/RAMA/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X38Y56    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_0_63_0_2/RAMB/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X30Y42    hci0/io_in_fifo/q_data_array_reg_0_63_3_5/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X30Y42    hci0/io_in_fifo/q_data_array_reg_0_63_3_5/RAMB/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X30Y42    hci0/io_in_fifo/q_data_array_reg_0_63_3_5/RAMC/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X30Y42    hci0/io_in_fifo/q_data_array_reg_0_63_3_5/RAMD/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X30Y48    hci0/io_in_fifo/q_data_array_reg_0_63_6_6/DP/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X30Y48    hci0/io_in_fifo/q_data_array_reg_0_63_6_6/SP/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X30Y48    hci0/io_in_fifo/q_data_array_reg_0_63_7_7/DP/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X30Y48    hci0/io_in_fifo/q_data_array_reg_0_63_7_7/SP/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X30Y37    hci0/io_in_fifo/q_data_array_reg_128_191_0_2/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X30Y37    hci0/io_in_fifo/q_data_array_reg_128_191_0_2/RAMB/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { NEW_CLOCK/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y2   NEW_CLOCK/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y0  NEW_CLOCK/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y0  NEW_CLOCK/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y0  NEW_CLOCK/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       10.000      150.000    PLLE2_ADV_X1Y0  NEW_CLOCK/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        1.187ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.045ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.187ns  (required time - arrival time)
  Source:                 cpu0/if0/raddr_o_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/if0/pc_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.489ns  (logic 2.116ns (24.927%)  route 6.373ns (75.073%))
  Logic Levels:           7  (CARRY4=1 LUT3=1 LUT4=1 LUT5=1 LUT6=2 RAMD64E=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.078ns = ( 7.922 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.463ns
    Clock Pessimism Removal (CPR):    -0.427ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1539, routed)        1.556    -2.463    cpu0/if0/clk_out1
    SLICE_X48Y60         FDRE                                         r  cpu0/if0/raddr_o_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y60         FDRE (Prop_fdre_C_Q)         0.419    -2.044 r  cpu0/if0/raddr_o_reg[0]/Q
                         net (fo=116, routed)         1.525    -0.519    cpu0/icache0/cache_tag_reg_0_63_3_5/ADDRC0
    SLICE_X46Y62         RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.299    -0.220 r  cpu0/icache0/cache_tag_reg_0_63_3_5/RAMC/O
                         net (fo=1, routed)           0.658     0.438    cpu0/if0/waddr_o_reg[10]_2
    SLICE_X47Y62         LUT4 (Prop_lut4_I1_O)        0.124     0.562 r  cpu0/if0/if_addr[0]_i_41/O
                         net (fo=1, routed)           0.548     1.109    cpu0/if0/if_addr[0]_i_41_n_1
    SLICE_X47Y61         LUT6 (Prop_lut6_I4_O)        0.124     1.233 r  cpu0/if0/if_addr[0]_i_21/O
                         net (fo=1, routed)           0.000     1.233    cpu0/if0/if_addr[0]_i_21_n_1
    SLICE_X47Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.783 r  cpu0/if0/if_addr_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.982     2.766    cpu0/icache0/CO[0]
    SLICE_X52Y61         LUT5 (Prop_lut5_I3_O)        0.124     2.890 r  cpu0/icache0/if_addr[0]_i_6/O
                         net (fo=6, routed)           1.156     4.046    cpu0/ex_mem0/ifc_hit
    SLICE_X51Y68         LUT3 (Prop_lut3_I2_O)        0.150     4.196 f  cpu0/ex_mem0/FSM_sequential_state[3]_i_10/O
                         net (fo=2, routed)           0.452     4.648    cpu0/if0/FSM_sequential_state_reg[3]_0
    SLICE_X51Y68         LUT6 (Prop_lut6_I2_O)        0.326     4.974 r  cpu0/if0/pc[31]_i_1/O
                         net (fo=32, routed)          1.052     6.026    cpu0/if0/pc[31]_i_1_n_1
    SLICE_X45Y59         FDRE                                         r  cpu0/if0/pc_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1539, routed)        1.436     7.922    cpu0/if0/clk_out1
    SLICE_X45Y59         FDRE                                         r  cpu0/if0/pc_reg[1]/C
                         clock pessimism             -0.427     7.495    
                         clock uncertainty           -0.077     7.418    
    SLICE_X45Y59         FDRE (Setup_fdre_C_CE)      -0.205     7.213    cpu0/if0/pc_reg[1]
  -------------------------------------------------------------------
                         required time                          7.213    
                         arrival time                          -6.026    
  -------------------------------------------------------------------
                         slack                                  1.187    

Slack (MET) :             1.187ns  (required time - arrival time)
  Source:                 cpu0/if0/raddr_o_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/if0/pc_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.489ns  (logic 2.116ns (24.927%)  route 6.373ns (75.073%))
  Logic Levels:           7  (CARRY4=1 LUT3=1 LUT4=1 LUT5=1 LUT6=2 RAMD64E=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.078ns = ( 7.922 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.463ns
    Clock Pessimism Removal (CPR):    -0.427ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1539, routed)        1.556    -2.463    cpu0/if0/clk_out1
    SLICE_X48Y60         FDRE                                         r  cpu0/if0/raddr_o_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y60         FDRE (Prop_fdre_C_Q)         0.419    -2.044 r  cpu0/if0/raddr_o_reg[0]/Q
                         net (fo=116, routed)         1.525    -0.519    cpu0/icache0/cache_tag_reg_0_63_3_5/ADDRC0
    SLICE_X46Y62         RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.299    -0.220 r  cpu0/icache0/cache_tag_reg_0_63_3_5/RAMC/O
                         net (fo=1, routed)           0.658     0.438    cpu0/if0/waddr_o_reg[10]_2
    SLICE_X47Y62         LUT4 (Prop_lut4_I1_O)        0.124     0.562 r  cpu0/if0/if_addr[0]_i_41/O
                         net (fo=1, routed)           0.548     1.109    cpu0/if0/if_addr[0]_i_41_n_1
    SLICE_X47Y61         LUT6 (Prop_lut6_I4_O)        0.124     1.233 r  cpu0/if0/if_addr[0]_i_21/O
                         net (fo=1, routed)           0.000     1.233    cpu0/if0/if_addr[0]_i_21_n_1
    SLICE_X47Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.783 r  cpu0/if0/if_addr_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.982     2.766    cpu0/icache0/CO[0]
    SLICE_X52Y61         LUT5 (Prop_lut5_I3_O)        0.124     2.890 r  cpu0/icache0/if_addr[0]_i_6/O
                         net (fo=6, routed)           1.156     4.046    cpu0/ex_mem0/ifc_hit
    SLICE_X51Y68         LUT3 (Prop_lut3_I2_O)        0.150     4.196 f  cpu0/ex_mem0/FSM_sequential_state[3]_i_10/O
                         net (fo=2, routed)           0.452     4.648    cpu0/if0/FSM_sequential_state_reg[3]_0
    SLICE_X51Y68         LUT6 (Prop_lut6_I2_O)        0.326     4.974 r  cpu0/if0/pc[31]_i_1/O
                         net (fo=32, routed)          1.052     6.026    cpu0/if0/pc[31]_i_1_n_1
    SLICE_X45Y59         FDRE                                         r  cpu0/if0/pc_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1539, routed)        1.436     7.922    cpu0/if0/clk_out1
    SLICE_X45Y59         FDRE                                         r  cpu0/if0/pc_reg[2]/C
                         clock pessimism             -0.427     7.495    
                         clock uncertainty           -0.077     7.418    
    SLICE_X45Y59         FDRE (Setup_fdre_C_CE)      -0.205     7.213    cpu0/if0/pc_reg[2]
  -------------------------------------------------------------------
                         required time                          7.213    
                         arrival time                          -6.026    
  -------------------------------------------------------------------
                         slack                                  1.187    

Slack (MET) :             1.187ns  (required time - arrival time)
  Source:                 cpu0/if0/raddr_o_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/if0/pc_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.489ns  (logic 2.116ns (24.927%)  route 6.373ns (75.073%))
  Logic Levels:           7  (CARRY4=1 LUT3=1 LUT4=1 LUT5=1 LUT6=2 RAMD64E=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.078ns = ( 7.922 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.463ns
    Clock Pessimism Removal (CPR):    -0.427ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1539, routed)        1.556    -2.463    cpu0/if0/clk_out1
    SLICE_X48Y60         FDRE                                         r  cpu0/if0/raddr_o_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y60         FDRE (Prop_fdre_C_Q)         0.419    -2.044 r  cpu0/if0/raddr_o_reg[0]/Q
                         net (fo=116, routed)         1.525    -0.519    cpu0/icache0/cache_tag_reg_0_63_3_5/ADDRC0
    SLICE_X46Y62         RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.299    -0.220 r  cpu0/icache0/cache_tag_reg_0_63_3_5/RAMC/O
                         net (fo=1, routed)           0.658     0.438    cpu0/if0/waddr_o_reg[10]_2
    SLICE_X47Y62         LUT4 (Prop_lut4_I1_O)        0.124     0.562 r  cpu0/if0/if_addr[0]_i_41/O
                         net (fo=1, routed)           0.548     1.109    cpu0/if0/if_addr[0]_i_41_n_1
    SLICE_X47Y61         LUT6 (Prop_lut6_I4_O)        0.124     1.233 r  cpu0/if0/if_addr[0]_i_21/O
                         net (fo=1, routed)           0.000     1.233    cpu0/if0/if_addr[0]_i_21_n_1
    SLICE_X47Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.783 r  cpu0/if0/if_addr_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.982     2.766    cpu0/icache0/CO[0]
    SLICE_X52Y61         LUT5 (Prop_lut5_I3_O)        0.124     2.890 r  cpu0/icache0/if_addr[0]_i_6/O
                         net (fo=6, routed)           1.156     4.046    cpu0/ex_mem0/ifc_hit
    SLICE_X51Y68         LUT3 (Prop_lut3_I2_O)        0.150     4.196 f  cpu0/ex_mem0/FSM_sequential_state[3]_i_10/O
                         net (fo=2, routed)           0.452     4.648    cpu0/if0/FSM_sequential_state_reg[3]_0
    SLICE_X51Y68         LUT6 (Prop_lut6_I2_O)        0.326     4.974 r  cpu0/if0/pc[31]_i_1/O
                         net (fo=32, routed)          1.052     6.026    cpu0/if0/pc[31]_i_1_n_1
    SLICE_X45Y59         FDRE                                         r  cpu0/if0/pc_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1539, routed)        1.436     7.922    cpu0/if0/clk_out1
    SLICE_X45Y59         FDRE                                         r  cpu0/if0/pc_reg[3]/C
                         clock pessimism             -0.427     7.495    
                         clock uncertainty           -0.077     7.418    
    SLICE_X45Y59         FDRE (Setup_fdre_C_CE)      -0.205     7.213    cpu0/if0/pc_reg[3]
  -------------------------------------------------------------------
                         required time                          7.213    
                         arrival time                          -6.026    
  -------------------------------------------------------------------
                         slack                                  1.187    

Slack (MET) :             1.187ns  (required time - arrival time)
  Source:                 cpu0/if0/raddr_o_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/if0/pc_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.489ns  (logic 2.116ns (24.927%)  route 6.373ns (75.073%))
  Logic Levels:           7  (CARRY4=1 LUT3=1 LUT4=1 LUT5=1 LUT6=2 RAMD64E=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.078ns = ( 7.922 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.463ns
    Clock Pessimism Removal (CPR):    -0.427ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1539, routed)        1.556    -2.463    cpu0/if0/clk_out1
    SLICE_X48Y60         FDRE                                         r  cpu0/if0/raddr_o_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y60         FDRE (Prop_fdre_C_Q)         0.419    -2.044 r  cpu0/if0/raddr_o_reg[0]/Q
                         net (fo=116, routed)         1.525    -0.519    cpu0/icache0/cache_tag_reg_0_63_3_5/ADDRC0
    SLICE_X46Y62         RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.299    -0.220 r  cpu0/icache0/cache_tag_reg_0_63_3_5/RAMC/O
                         net (fo=1, routed)           0.658     0.438    cpu0/if0/waddr_o_reg[10]_2
    SLICE_X47Y62         LUT4 (Prop_lut4_I1_O)        0.124     0.562 r  cpu0/if0/if_addr[0]_i_41/O
                         net (fo=1, routed)           0.548     1.109    cpu0/if0/if_addr[0]_i_41_n_1
    SLICE_X47Y61         LUT6 (Prop_lut6_I4_O)        0.124     1.233 r  cpu0/if0/if_addr[0]_i_21/O
                         net (fo=1, routed)           0.000     1.233    cpu0/if0/if_addr[0]_i_21_n_1
    SLICE_X47Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.783 r  cpu0/if0/if_addr_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.982     2.766    cpu0/icache0/CO[0]
    SLICE_X52Y61         LUT5 (Prop_lut5_I3_O)        0.124     2.890 r  cpu0/icache0/if_addr[0]_i_6/O
                         net (fo=6, routed)           1.156     4.046    cpu0/ex_mem0/ifc_hit
    SLICE_X51Y68         LUT3 (Prop_lut3_I2_O)        0.150     4.196 f  cpu0/ex_mem0/FSM_sequential_state[3]_i_10/O
                         net (fo=2, routed)           0.452     4.648    cpu0/if0/FSM_sequential_state_reg[3]_0
    SLICE_X51Y68         LUT6 (Prop_lut6_I2_O)        0.326     4.974 r  cpu0/if0/pc[31]_i_1/O
                         net (fo=32, routed)          1.052     6.026    cpu0/if0/pc[31]_i_1_n_1
    SLICE_X45Y59         FDRE                                         r  cpu0/if0/pc_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1539, routed)        1.436     7.922    cpu0/if0/clk_out1
    SLICE_X45Y59         FDRE                                         r  cpu0/if0/pc_reg[4]/C
                         clock pessimism             -0.427     7.495    
                         clock uncertainty           -0.077     7.418    
    SLICE_X45Y59         FDRE (Setup_fdre_C_CE)      -0.205     7.213    cpu0/if0/pc_reg[4]
  -------------------------------------------------------------------
                         required time                          7.213    
                         arrival time                          -6.026    
  -------------------------------------------------------------------
                         slack                                  1.187    

Slack (MET) :             1.187ns  (required time - arrival time)
  Source:                 cpu0/if0/raddr_o_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/if0/pc_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.489ns  (logic 2.116ns (24.927%)  route 6.373ns (75.073%))
  Logic Levels:           7  (CARRY4=1 LUT3=1 LUT4=1 LUT5=1 LUT6=2 RAMD64E=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.078ns = ( 7.922 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.463ns
    Clock Pessimism Removal (CPR):    -0.427ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1539, routed)        1.556    -2.463    cpu0/if0/clk_out1
    SLICE_X48Y60         FDRE                                         r  cpu0/if0/raddr_o_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y60         FDRE (Prop_fdre_C_Q)         0.419    -2.044 r  cpu0/if0/raddr_o_reg[0]/Q
                         net (fo=116, routed)         1.525    -0.519    cpu0/icache0/cache_tag_reg_0_63_3_5/ADDRC0
    SLICE_X46Y62         RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.299    -0.220 r  cpu0/icache0/cache_tag_reg_0_63_3_5/RAMC/O
                         net (fo=1, routed)           0.658     0.438    cpu0/if0/waddr_o_reg[10]_2
    SLICE_X47Y62         LUT4 (Prop_lut4_I1_O)        0.124     0.562 r  cpu0/if0/if_addr[0]_i_41/O
                         net (fo=1, routed)           0.548     1.109    cpu0/if0/if_addr[0]_i_41_n_1
    SLICE_X47Y61         LUT6 (Prop_lut6_I4_O)        0.124     1.233 r  cpu0/if0/if_addr[0]_i_21/O
                         net (fo=1, routed)           0.000     1.233    cpu0/if0/if_addr[0]_i_21_n_1
    SLICE_X47Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.783 r  cpu0/if0/if_addr_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.982     2.766    cpu0/icache0/CO[0]
    SLICE_X52Y61         LUT5 (Prop_lut5_I3_O)        0.124     2.890 r  cpu0/icache0/if_addr[0]_i_6/O
                         net (fo=6, routed)           1.156     4.046    cpu0/ex_mem0/ifc_hit
    SLICE_X51Y68         LUT3 (Prop_lut3_I2_O)        0.150     4.196 f  cpu0/ex_mem0/FSM_sequential_state[3]_i_10/O
                         net (fo=2, routed)           0.452     4.648    cpu0/if0/FSM_sequential_state_reg[3]_0
    SLICE_X51Y68         LUT6 (Prop_lut6_I2_O)        0.326     4.974 r  cpu0/if0/pc[31]_i_1/O
                         net (fo=32, routed)          1.052     6.026    cpu0/if0/pc[31]_i_1_n_1
    SLICE_X45Y59         FDRE                                         r  cpu0/if0/pc_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1539, routed)        1.436     7.922    cpu0/if0/clk_out1
    SLICE_X45Y59         FDRE                                         r  cpu0/if0/pc_reg[7]/C
                         clock pessimism             -0.427     7.495    
                         clock uncertainty           -0.077     7.418    
    SLICE_X45Y59         FDRE (Setup_fdre_C_CE)      -0.205     7.213    cpu0/if0/pc_reg[7]
  -------------------------------------------------------------------
                         required time                          7.213    
                         arrival time                          -6.026    
  -------------------------------------------------------------------
                         slack                                  1.187    

Slack (MET) :             1.187ns  (required time - arrival time)
  Source:                 cpu0/if0/raddr_o_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/if0/pc_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.489ns  (logic 2.116ns (24.927%)  route 6.373ns (75.073%))
  Logic Levels:           7  (CARRY4=1 LUT3=1 LUT4=1 LUT5=1 LUT6=2 RAMD64E=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.078ns = ( 7.922 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.463ns
    Clock Pessimism Removal (CPR):    -0.427ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1539, routed)        1.556    -2.463    cpu0/if0/clk_out1
    SLICE_X48Y60         FDRE                                         r  cpu0/if0/raddr_o_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y60         FDRE (Prop_fdre_C_Q)         0.419    -2.044 r  cpu0/if0/raddr_o_reg[0]/Q
                         net (fo=116, routed)         1.525    -0.519    cpu0/icache0/cache_tag_reg_0_63_3_5/ADDRC0
    SLICE_X46Y62         RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.299    -0.220 r  cpu0/icache0/cache_tag_reg_0_63_3_5/RAMC/O
                         net (fo=1, routed)           0.658     0.438    cpu0/if0/waddr_o_reg[10]_2
    SLICE_X47Y62         LUT4 (Prop_lut4_I1_O)        0.124     0.562 r  cpu0/if0/if_addr[0]_i_41/O
                         net (fo=1, routed)           0.548     1.109    cpu0/if0/if_addr[0]_i_41_n_1
    SLICE_X47Y61         LUT6 (Prop_lut6_I4_O)        0.124     1.233 r  cpu0/if0/if_addr[0]_i_21/O
                         net (fo=1, routed)           0.000     1.233    cpu0/if0/if_addr[0]_i_21_n_1
    SLICE_X47Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.783 r  cpu0/if0/if_addr_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.982     2.766    cpu0/icache0/CO[0]
    SLICE_X52Y61         LUT5 (Prop_lut5_I3_O)        0.124     2.890 r  cpu0/icache0/if_addr[0]_i_6/O
                         net (fo=6, routed)           1.156     4.046    cpu0/ex_mem0/ifc_hit
    SLICE_X51Y68         LUT3 (Prop_lut3_I2_O)        0.150     4.196 f  cpu0/ex_mem0/FSM_sequential_state[3]_i_10/O
                         net (fo=2, routed)           0.452     4.648    cpu0/if0/FSM_sequential_state_reg[3]_0
    SLICE_X51Y68         LUT6 (Prop_lut6_I2_O)        0.326     4.974 r  cpu0/if0/pc[31]_i_1/O
                         net (fo=32, routed)          1.052     6.026    cpu0/if0/pc[31]_i_1_n_1
    SLICE_X45Y59         FDRE                                         r  cpu0/if0/pc_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1539, routed)        1.436     7.922    cpu0/if0/clk_out1
    SLICE_X45Y59         FDRE                                         r  cpu0/if0/pc_reg[8]/C
                         clock pessimism             -0.427     7.495    
                         clock uncertainty           -0.077     7.418    
    SLICE_X45Y59         FDRE (Setup_fdre_C_CE)      -0.205     7.213    cpu0/if0/pc_reg[8]
  -------------------------------------------------------------------
                         required time                          7.213    
                         arrival time                          -6.026    
  -------------------------------------------------------------------
                         slack                                  1.187    

Slack (MET) :             1.256ns  (required time - arrival time)
  Source:                 ram0/ram_bram/ram_reg_0_1/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/mem0/wdata_o_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.507ns  (logic 3.781ns (44.443%)  route 4.726ns (55.557%))
  Logic Levels:           3  (LUT5=1 LUT6=1 RAMB36E1=1)
  Clock Path Skew:        -0.188ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.090ns = ( 7.910 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.407ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1539, routed)        1.612    -2.407    ram0/ram_bram/clk_out1
    RAMB36_X0Y0          RAMB36E1                                     r  ram0/ram_bram/ram_reg_0_1/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y0          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      2.872     0.465 r  ram0/ram_bram/ram_reg_0_1/CASCADEOUTA
                         net (fo=1, routed)           0.065     0.530    ram0/ram_bram/ram_reg_0_1_n_1
    RAMB36_X0Y1          RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425     0.955 r  ram0/ram_bram/ram_reg_1_1/DOADO[0]
                         net (fo=3, routed)           3.057     4.012    ram0/ram_bram/ram_reg_1_1_n_36
    SLICE_X43Y53         LUT5 (Prop_lut5_I2_O)        0.152     4.164 r  ram0/ram_bram/inst[9]_i_1/O
                         net (fo=8, routed)           1.604     5.768    cpu0/ex_mem0/ram_reg_3_7[1]
    SLICE_X49Y75         LUT6 (Prop_lut6_I3_O)        0.332     6.100 r  cpu0/ex_mem0/wdata_o[25]_i_1/O
                         net (fo=1, routed)           0.000     6.100    cpu0/mem0/mem_opcode_o_reg[9]_0[25]
    SLICE_X49Y75         FDRE                                         r  cpu0/mem0/wdata_o_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1539, routed)        1.424     7.910    cpu0/mem0/clk_out1
    SLICE_X49Y75         FDRE                                         r  cpu0/mem0/wdata_o_reg[25]/C
                         clock pessimism             -0.505     7.405    
                         clock uncertainty           -0.077     7.327    
    SLICE_X49Y75         FDRE (Setup_fdre_C_D)        0.029     7.356    cpu0/mem0/wdata_o_reg[25]
  -------------------------------------------------------------------
                         required time                          7.356    
                         arrival time                          -6.100    
  -------------------------------------------------------------------
                         slack                                  1.256    

Slack (MET) :             1.264ns  (required time - arrival time)
  Source:                 cpu0/if0/raddr_o_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/if0/pc_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.410ns  (logic 2.116ns (25.159%)  route 6.294ns (74.841%))
  Logic Levels:           7  (CARRY4=1 LUT3=1 LUT4=1 LUT5=1 LUT6=2 RAMD64E=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.079ns = ( 7.921 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.463ns
    Clock Pessimism Removal (CPR):    -0.427ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1539, routed)        1.556    -2.463    cpu0/if0/clk_out1
    SLICE_X48Y60         FDRE                                         r  cpu0/if0/raddr_o_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y60         FDRE (Prop_fdre_C_Q)         0.419    -2.044 r  cpu0/if0/raddr_o_reg[0]/Q
                         net (fo=116, routed)         1.525    -0.519    cpu0/icache0/cache_tag_reg_0_63_3_5/ADDRC0
    SLICE_X46Y62         RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.299    -0.220 r  cpu0/icache0/cache_tag_reg_0_63_3_5/RAMC/O
                         net (fo=1, routed)           0.658     0.438    cpu0/if0/waddr_o_reg[10]_2
    SLICE_X47Y62         LUT4 (Prop_lut4_I1_O)        0.124     0.562 r  cpu0/if0/if_addr[0]_i_41/O
                         net (fo=1, routed)           0.548     1.109    cpu0/if0/if_addr[0]_i_41_n_1
    SLICE_X47Y61         LUT6 (Prop_lut6_I4_O)        0.124     1.233 r  cpu0/if0/if_addr[0]_i_21/O
                         net (fo=1, routed)           0.000     1.233    cpu0/if0/if_addr[0]_i_21_n_1
    SLICE_X47Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.783 r  cpu0/if0/if_addr_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.982     2.766    cpu0/icache0/CO[0]
    SLICE_X52Y61         LUT5 (Prop_lut5_I3_O)        0.124     2.890 r  cpu0/icache0/if_addr[0]_i_6/O
                         net (fo=6, routed)           1.156     4.046    cpu0/ex_mem0/ifc_hit
    SLICE_X51Y68         LUT3 (Prop_lut3_I2_O)        0.150     4.196 f  cpu0/ex_mem0/FSM_sequential_state[3]_i_10/O
                         net (fo=2, routed)           0.452     4.648    cpu0/if0/FSM_sequential_state_reg[3]_0
    SLICE_X51Y68         LUT6 (Prop_lut6_I2_O)        0.326     4.974 r  cpu0/if0/pc[31]_i_1/O
                         net (fo=32, routed)          0.973     5.947    cpu0/if0/pc[31]_i_1_n_1
    SLICE_X45Y61         FDRE                                         r  cpu0/if0/pc_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1539, routed)        1.435     7.921    cpu0/if0/clk_out1
    SLICE_X45Y61         FDRE                                         r  cpu0/if0/pc_reg[10]/C
                         clock pessimism             -0.427     7.494    
                         clock uncertainty           -0.077     7.417    
    SLICE_X45Y61         FDRE (Setup_fdre_C_CE)      -0.205     7.212    cpu0/if0/pc_reg[10]
  -------------------------------------------------------------------
                         required time                          7.212    
                         arrival time                          -5.947    
  -------------------------------------------------------------------
                         slack                                  1.264    

Slack (MET) :             1.264ns  (required time - arrival time)
  Source:                 cpu0/if0/raddr_o_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/if0/pc_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.410ns  (logic 2.116ns (25.159%)  route 6.294ns (74.841%))
  Logic Levels:           7  (CARRY4=1 LUT3=1 LUT4=1 LUT5=1 LUT6=2 RAMD64E=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.079ns = ( 7.921 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.463ns
    Clock Pessimism Removal (CPR):    -0.427ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1539, routed)        1.556    -2.463    cpu0/if0/clk_out1
    SLICE_X48Y60         FDRE                                         r  cpu0/if0/raddr_o_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y60         FDRE (Prop_fdre_C_Q)         0.419    -2.044 r  cpu0/if0/raddr_o_reg[0]/Q
                         net (fo=116, routed)         1.525    -0.519    cpu0/icache0/cache_tag_reg_0_63_3_5/ADDRC0
    SLICE_X46Y62         RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.299    -0.220 r  cpu0/icache0/cache_tag_reg_0_63_3_5/RAMC/O
                         net (fo=1, routed)           0.658     0.438    cpu0/if0/waddr_o_reg[10]_2
    SLICE_X47Y62         LUT4 (Prop_lut4_I1_O)        0.124     0.562 r  cpu0/if0/if_addr[0]_i_41/O
                         net (fo=1, routed)           0.548     1.109    cpu0/if0/if_addr[0]_i_41_n_1
    SLICE_X47Y61         LUT6 (Prop_lut6_I4_O)        0.124     1.233 r  cpu0/if0/if_addr[0]_i_21/O
                         net (fo=1, routed)           0.000     1.233    cpu0/if0/if_addr[0]_i_21_n_1
    SLICE_X47Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.783 r  cpu0/if0/if_addr_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.982     2.766    cpu0/icache0/CO[0]
    SLICE_X52Y61         LUT5 (Prop_lut5_I3_O)        0.124     2.890 r  cpu0/icache0/if_addr[0]_i_6/O
                         net (fo=6, routed)           1.156     4.046    cpu0/ex_mem0/ifc_hit
    SLICE_X51Y68         LUT3 (Prop_lut3_I2_O)        0.150     4.196 f  cpu0/ex_mem0/FSM_sequential_state[3]_i_10/O
                         net (fo=2, routed)           0.452     4.648    cpu0/if0/FSM_sequential_state_reg[3]_0
    SLICE_X51Y68         LUT6 (Prop_lut6_I2_O)        0.326     4.974 r  cpu0/if0/pc[31]_i_1/O
                         net (fo=32, routed)          0.973     5.947    cpu0/if0/pc[31]_i_1_n_1
    SLICE_X45Y61         FDRE                                         r  cpu0/if0/pc_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1539, routed)        1.435     7.921    cpu0/if0/clk_out1
    SLICE_X45Y61         FDRE                                         r  cpu0/if0/pc_reg[11]/C
                         clock pessimism             -0.427     7.494    
                         clock uncertainty           -0.077     7.417    
    SLICE_X45Y61         FDRE (Setup_fdre_C_CE)      -0.205     7.212    cpu0/if0/pc_reg[11]
  -------------------------------------------------------------------
                         required time                          7.212    
                         arrival time                          -5.947    
  -------------------------------------------------------------------
                         slack                                  1.264    

Slack (MET) :             1.264ns  (required time - arrival time)
  Source:                 cpu0/if0/raddr_o_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/if0/pc_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.410ns  (logic 2.116ns (25.159%)  route 6.294ns (74.841%))
  Logic Levels:           7  (CARRY4=1 LUT3=1 LUT4=1 LUT5=1 LUT6=2 RAMD64E=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.079ns = ( 7.921 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.463ns
    Clock Pessimism Removal (CPR):    -0.427ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1539, routed)        1.556    -2.463    cpu0/if0/clk_out1
    SLICE_X48Y60         FDRE                                         r  cpu0/if0/raddr_o_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y60         FDRE (Prop_fdre_C_Q)         0.419    -2.044 r  cpu0/if0/raddr_o_reg[0]/Q
                         net (fo=116, routed)         1.525    -0.519    cpu0/icache0/cache_tag_reg_0_63_3_5/ADDRC0
    SLICE_X46Y62         RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.299    -0.220 r  cpu0/icache0/cache_tag_reg_0_63_3_5/RAMC/O
                         net (fo=1, routed)           0.658     0.438    cpu0/if0/waddr_o_reg[10]_2
    SLICE_X47Y62         LUT4 (Prop_lut4_I1_O)        0.124     0.562 r  cpu0/if0/if_addr[0]_i_41/O
                         net (fo=1, routed)           0.548     1.109    cpu0/if0/if_addr[0]_i_41_n_1
    SLICE_X47Y61         LUT6 (Prop_lut6_I4_O)        0.124     1.233 r  cpu0/if0/if_addr[0]_i_21/O
                         net (fo=1, routed)           0.000     1.233    cpu0/if0/if_addr[0]_i_21_n_1
    SLICE_X47Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.783 r  cpu0/if0/if_addr_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.982     2.766    cpu0/icache0/CO[0]
    SLICE_X52Y61         LUT5 (Prop_lut5_I3_O)        0.124     2.890 r  cpu0/icache0/if_addr[0]_i_6/O
                         net (fo=6, routed)           1.156     4.046    cpu0/ex_mem0/ifc_hit
    SLICE_X51Y68         LUT3 (Prop_lut3_I2_O)        0.150     4.196 f  cpu0/ex_mem0/FSM_sequential_state[3]_i_10/O
                         net (fo=2, routed)           0.452     4.648    cpu0/if0/FSM_sequential_state_reg[3]_0
    SLICE_X51Y68         LUT6 (Prop_lut6_I2_O)        0.326     4.974 r  cpu0/if0/pc[31]_i_1/O
                         net (fo=32, routed)          0.973     5.947    cpu0/if0/pc[31]_i_1_n_1
    SLICE_X45Y61         FDRE                                         r  cpu0/if0/pc_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1539, routed)        1.435     7.921    cpu0/if0/clk_out1
    SLICE_X45Y61         FDRE                                         r  cpu0/if0/pc_reg[12]/C
                         clock pessimism             -0.427     7.494    
                         clock uncertainty           -0.077     7.417    
    SLICE_X45Y61         FDRE (Setup_fdre_C_CE)      -0.205     7.212    cpu0/if0/pc_reg[12]
  -------------------------------------------------------------------
                         required time                          7.212    
                         arrival time                          -5.947    
  -------------------------------------------------------------------
                         slack                                  1.264    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 cpu0/if0/wdata_o_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/icache0/cache_data_reg_64_127_12_14/RAMA/I
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.164ns (57.760%)  route 0.120ns (42.240%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.343ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1539, routed)        0.556    -0.573    cpu0/if0/clk_out1
    SLICE_X52Y69         FDRE                                         r  cpu0/if0/wdata_o_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y69         FDRE (Prop_fdre_C_Q)         0.164    -0.409 r  cpu0/if0/wdata_o_reg[12]/Q
                         net (fo=2, routed)           0.120    -0.289    cpu0/icache0/cache_data_reg_64_127_12_14/DIA
    SLICE_X52Y68         RAMD64E                                      r  cpu0/icache0/cache_data_reg_64_127_12_14/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1539, routed)        0.825    -0.343    cpu0/icache0/cache_data_reg_64_127_12_14/WCLK
    SLICE_X52Y68         RAMD64E                                      r  cpu0/icache0/cache_data_reg_64_127_12_14/RAMA/CLK
                         clock pessimism             -0.215    -0.558    
                         clock uncertainty            0.077    -0.481    
    SLICE_X52Y68         RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.147    -0.334    cpu0/icache0/cache_data_reg_64_127_12_14/RAMA
  -------------------------------------------------------------------
                         required time                          0.334    
                         arrival time                          -0.289    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 cpu0/if0/wdata_o_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/icache0/cache_data_reg_64_127_12_14/RAMC/I
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.164ns (57.760%)  route 0.120ns (42.240%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.343ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1539, routed)        0.556    -0.573    cpu0/if0/clk_out1
    SLICE_X52Y69         FDRE                                         r  cpu0/if0/wdata_o_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y69         FDRE (Prop_fdre_C_Q)         0.164    -0.409 r  cpu0/if0/wdata_o_reg[14]/Q
                         net (fo=2, routed)           0.120    -0.289    cpu0/icache0/cache_data_reg_64_127_12_14/DIC
    SLICE_X52Y68         RAMD64E                                      r  cpu0/icache0/cache_data_reg_64_127_12_14/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1539, routed)        0.825    -0.343    cpu0/icache0/cache_data_reg_64_127_12_14/WCLK
    SLICE_X52Y68         RAMD64E                                      r  cpu0/icache0/cache_data_reg_64_127_12_14/RAMC/CLK
                         clock pessimism             -0.215    -0.558    
                         clock uncertainty            0.077    -0.481    
    SLICE_X52Y68         RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.144    -0.337    cpu0/icache0/cache_data_reg_64_127_12_14/RAMC
  -------------------------------------------------------------------
                         required time                          0.337    
                         arrival time                          -0.289    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 cpu0/if0/wdata_o_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/icache0/cache_data_reg_64_127_12_14/RAMB/I
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.164ns (57.302%)  route 0.122ns (42.698%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.343ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1539, routed)        0.556    -0.573    cpu0/if0/clk_out1
    SLICE_X52Y69         FDRE                                         r  cpu0/if0/wdata_o_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y69         FDRE (Prop_fdre_C_Q)         0.164    -0.409 r  cpu0/if0/wdata_o_reg[13]/Q
                         net (fo=2, routed)           0.122    -0.287    cpu0/icache0/cache_data_reg_64_127_12_14/DIB
    SLICE_X52Y68         RAMD64E                                      r  cpu0/icache0/cache_data_reg_64_127_12_14/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1539, routed)        0.825    -0.343    cpu0/icache0/cache_data_reg_64_127_12_14/WCLK
    SLICE_X52Y68         RAMD64E                                      r  cpu0/icache0/cache_data_reg_64_127_12_14/RAMB/CLK
                         clock pessimism             -0.215    -0.558    
                         clock uncertainty            0.077    -0.481    
    SLICE_X52Y68         RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.146    -0.335    cpu0/icache0/cache_data_reg_64_127_12_14/RAMB
  -------------------------------------------------------------------
                         required time                          0.335    
                         arrival time                          -0.287    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 cpu0/mem_wb0/wb_wdata_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/regfile0/regs_reg_r2_0_31_24_29/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.141ns (50.268%)  route 0.139ns (49.732%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.346ns
    Source Clock Delay      (SCD):    -0.575ns
    Clock Pessimism Removal (CPR):    0.194ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1539, routed)        0.554    -0.575    cpu0/mem_wb0/clk_out1
    SLICE_X49Y78         FDRE                                         r  cpu0/mem_wb0/wb_wdata_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y78         FDRE (Prop_fdre_C_Q)         0.141    -0.434 r  cpu0/mem_wb0/wb_wdata_reg[25]/Q
                         net (fo=4, routed)           0.139    -0.295    cpu0/regfile0/regs_reg_r2_0_31_24_29/DIA1
    SLICE_X52Y78         RAMD32                                       r  cpu0/regfile0/regs_reg_r2_0_31_24_29/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1539, routed)        0.822    -0.346    cpu0/regfile0/regs_reg_r2_0_31_24_29/WCLK
    SLICE_X52Y78         RAMD32                                       r  cpu0/regfile0/regs_reg_r2_0_31_24_29/RAMA_D1/CLK
                         clock pessimism             -0.194    -0.540    
                         clock uncertainty            0.077    -0.463    
    SLICE_X52Y78         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.120    -0.343    cpu0/regfile0/regs_reg_r2_0_31_24_29/RAMA_D1
  -------------------------------------------------------------------
                         required time                          0.343    
                         arrival time                          -0.295    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 cpu0/if0/wdata_o_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/icache0/cache_data_reg_64_127_18_20/RAMB/I
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.141ns (45.032%)  route 0.172ns (54.968%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.335ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    0.194ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1539, routed)        0.563    -0.566    cpu0/if0/clk_out1
    SLICE_X49Y59         FDRE                                         r  cpu0/if0/wdata_o_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y59         FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  cpu0/if0/wdata_o_reg[19]/Q
                         net (fo=2, routed)           0.172    -0.253    cpu0/icache0/cache_data_reg_64_127_18_20/DIB
    SLICE_X52Y59         RAMD64E                                      r  cpu0/icache0/cache_data_reg_64_127_18_20/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1539, routed)        0.833    -0.335    cpu0/icache0/cache_data_reg_64_127_18_20/WCLK
    SLICE_X52Y59         RAMD64E                                      r  cpu0/icache0/cache_data_reg_64_127_18_20/RAMB/CLK
                         clock pessimism             -0.194    -0.529    
                         clock uncertainty            0.077    -0.452    
    SLICE_X52Y59         RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.146    -0.306    cpu0/icache0/cache_data_reg_64_127_18_20/RAMB
  -------------------------------------------------------------------
                         required time                          0.306    
                         arrival time                          -0.253    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 cpu0/if0/waddr_o_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/icache0/cache_tag_reg_64_127_3_5/RAMA/I
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.141ns (47.705%)  route 0.155ns (52.295%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.339ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1539, routed)        0.558    -0.571    cpu0/if0/clk_out1
    SLICE_X47Y63         FDRE                                         r  cpu0/if0/waddr_o_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y63         FDRE (Prop_fdre_C_Q)         0.141    -0.430 r  cpu0/if0/waddr_o_reg[10]/Q
                         net (fo=2, routed)           0.155    -0.276    cpu0/icache0/cache_tag_reg_64_127_3_5/DIA
    SLICE_X46Y61         RAMD64E                                      r  cpu0/icache0/cache_tag_reg_64_127_3_5/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1539, routed)        0.830    -0.339    cpu0/icache0/cache_tag_reg_64_127_3_5/WCLK
    SLICE_X46Y61         RAMD64E                                      r  cpu0/icache0/cache_tag_reg_64_127_3_5/RAMA/CLK
                         clock pessimism             -0.214    -0.553    
                         clock uncertainty            0.077    -0.476    
    SLICE_X46Y61         RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.147    -0.329    cpu0/icache0/cache_tag_reg_64_127_3_5/RAMA
  -------------------------------------------------------------------
                         required time                          0.329    
                         arrival time                          -0.276    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 cpu0/if0/wdata_o_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/icache0/cache_data_reg_64_127_18_20/RAMA/I
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.141ns (44.727%)  route 0.174ns (55.273%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.335ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    0.194ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1539, routed)        0.563    -0.566    cpu0/if0/clk_out1
    SLICE_X49Y59         FDRE                                         r  cpu0/if0/wdata_o_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y59         FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  cpu0/if0/wdata_o_reg[18]/Q
                         net (fo=2, routed)           0.174    -0.251    cpu0/icache0/cache_data_reg_64_127_18_20/DIA
    SLICE_X52Y59         RAMD64E                                      r  cpu0/icache0/cache_data_reg_64_127_18_20/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1539, routed)        0.833    -0.335    cpu0/icache0/cache_data_reg_64_127_18_20/WCLK
    SLICE_X52Y59         RAMD64E                                      r  cpu0/icache0/cache_data_reg_64_127_18_20/RAMA/CLK
                         clock pessimism             -0.194    -0.529    
                         clock uncertainty            0.077    -0.452    
    SLICE_X52Y59         RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.147    -0.305    cpu0/icache0/cache_data_reg_64_127_18_20/RAMA
  -------------------------------------------------------------------
                         required time                          0.305    
                         arrival time                          -0.251    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 cpu0/if0/wdata_o_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/icache0/cache_data_reg_0_63_21_23/RAMB/I
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.128ns (48.932%)  route 0.134ns (51.069%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.336ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    0.194ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1539, routed)        0.563    -0.566    cpu0/if0/clk_out1
    SLICE_X49Y59         FDRE                                         r  cpu0/if0/wdata_o_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y59         FDRE (Prop_fdre_C_Q)         0.128    -0.438 r  cpu0/if0/wdata_o_reg[22]/Q
                         net (fo=2, routed)           0.134    -0.305    cpu0/icache0/cache_data_reg_0_63_21_23/DIB
    SLICE_X50Y60         RAMD64E                                      r  cpu0/icache0/cache_data_reg_0_63_21_23/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1539, routed)        0.832    -0.336    cpu0/icache0/cache_data_reg_0_63_21_23/WCLK
    SLICE_X50Y60         RAMD64E                                      r  cpu0/icache0/cache_data_reg_0_63_21_23/RAMB/CLK
                         clock pessimism             -0.194    -0.530    
                         clock uncertainty            0.077    -0.453    
    SLICE_X50Y60         RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.093    -0.360    cpu0/icache0/cache_data_reg_0_63_21_23/RAMB
  -------------------------------------------------------------------
                         required time                          0.360    
                         arrival time                          -0.305    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 cpu0/if0/wdata_o_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/icache0/cache_data_reg_64_127_18_20/RAMC/I
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.128ns (49.226%)  route 0.132ns (50.774%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.335ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    0.194ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1539, routed)        0.563    -0.566    cpu0/if0/clk_out1
    SLICE_X49Y59         FDRE                                         r  cpu0/if0/wdata_o_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y59         FDRE (Prop_fdre_C_Q)         0.128    -0.438 r  cpu0/if0/wdata_o_reg[20]/Q
                         net (fo=2, routed)           0.132    -0.306    cpu0/icache0/cache_data_reg_64_127_18_20/DIC
    SLICE_X52Y59         RAMD64E                                      r  cpu0/icache0/cache_data_reg_64_127_18_20/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1539, routed)        0.833    -0.335    cpu0/icache0/cache_data_reg_64_127_18_20/WCLK
    SLICE_X52Y59         RAMD64E                                      r  cpu0/icache0/cache_data_reg_64_127_18_20/RAMC/CLK
                         clock pessimism             -0.194    -0.529    
                         clock uncertainty            0.077    -0.452    
    SLICE_X52Y59         RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.090    -0.362    cpu0/icache0/cache_data_reg_64_127_18_20/RAMC
  -------------------------------------------------------------------
                         required time                          0.362    
                         arrival time                          -0.306    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 hci0/q_tx_data_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_tx_fifo/q_data_array_reg_832_895_7_7/SP/I
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.141ns (44.758%)  route 0.174ns (55.242%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.337ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    0.194ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1539, routed)        0.562    -0.567    hci0/clk_out1
    SLICE_X39Y52         FDRE                                         r  hci0/q_tx_data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y52         FDRE (Prop_fdre_C_Q)         0.141    -0.426 r  hci0/q_tx_data_reg[7]/Q
                         net (fo=32, routed)          0.174    -0.252    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_832_895_7_7/D
    SLICE_X42Y51         RAMD64E                                      r  hci0/uart_blk/uart_tx_fifo/q_data_array_reg_832_895_7_7/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1539, routed)        0.832    -0.337    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_832_895_7_7/WCLK
    SLICE_X42Y51         RAMD64E                                      r  hci0/uart_blk/uart_tx_fifo/q_data_array_reg_832_895_7_7/SP/CLK
                         clock pessimism             -0.194    -0.531    
                         clock uncertainty            0.077    -0.454    
    SLICE_X42Y51         RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.146    -0.308    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_832_895_7_7/SP
  -------------------------------------------------------------------
                         required time                          0.308    
                         arrival time                          -0.252    
  -------------------------------------------------------------------
                         slack                                  0.056    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        1.187ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.045ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.187ns  (required time - arrival time)
  Source:                 cpu0/if0/raddr_o_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/if0/pc_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.489ns  (logic 2.116ns (24.927%)  route 6.373ns (75.073%))
  Logic Levels:           7  (CARRY4=1 LUT3=1 LUT4=1 LUT5=1 LUT6=2 RAMD64E=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.078ns = ( 7.922 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.463ns
    Clock Pessimism Removal (CPR):    -0.427ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1539, routed)        1.556    -2.463    cpu0/if0/clk_out1
    SLICE_X48Y60         FDRE                                         r  cpu0/if0/raddr_o_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y60         FDRE (Prop_fdre_C_Q)         0.419    -2.044 r  cpu0/if0/raddr_o_reg[0]/Q
                         net (fo=116, routed)         1.525    -0.519    cpu0/icache0/cache_tag_reg_0_63_3_5/ADDRC0
    SLICE_X46Y62         RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.299    -0.220 r  cpu0/icache0/cache_tag_reg_0_63_3_5/RAMC/O
                         net (fo=1, routed)           0.658     0.438    cpu0/if0/waddr_o_reg[10]_2
    SLICE_X47Y62         LUT4 (Prop_lut4_I1_O)        0.124     0.562 r  cpu0/if0/if_addr[0]_i_41/O
                         net (fo=1, routed)           0.548     1.109    cpu0/if0/if_addr[0]_i_41_n_1
    SLICE_X47Y61         LUT6 (Prop_lut6_I4_O)        0.124     1.233 r  cpu0/if0/if_addr[0]_i_21/O
                         net (fo=1, routed)           0.000     1.233    cpu0/if0/if_addr[0]_i_21_n_1
    SLICE_X47Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.783 r  cpu0/if0/if_addr_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.982     2.766    cpu0/icache0/CO[0]
    SLICE_X52Y61         LUT5 (Prop_lut5_I3_O)        0.124     2.890 r  cpu0/icache0/if_addr[0]_i_6/O
                         net (fo=6, routed)           1.156     4.046    cpu0/ex_mem0/ifc_hit
    SLICE_X51Y68         LUT3 (Prop_lut3_I2_O)        0.150     4.196 f  cpu0/ex_mem0/FSM_sequential_state[3]_i_10/O
                         net (fo=2, routed)           0.452     4.648    cpu0/if0/FSM_sequential_state_reg[3]_0
    SLICE_X51Y68         LUT6 (Prop_lut6_I2_O)        0.326     4.974 r  cpu0/if0/pc[31]_i_1/O
                         net (fo=32, routed)          1.052     6.026    cpu0/if0/pc[31]_i_1_n_1
    SLICE_X45Y59         FDRE                                         r  cpu0/if0/pc_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1539, routed)        1.436     7.922    cpu0/if0/clk_out1
    SLICE_X45Y59         FDRE                                         r  cpu0/if0/pc_reg[1]/C
                         clock pessimism             -0.427     7.495    
                         clock uncertainty           -0.077     7.418    
    SLICE_X45Y59         FDRE (Setup_fdre_C_CE)      -0.205     7.213    cpu0/if0/pc_reg[1]
  -------------------------------------------------------------------
                         required time                          7.213    
                         arrival time                          -6.026    
  -------------------------------------------------------------------
                         slack                                  1.187    

Slack (MET) :             1.187ns  (required time - arrival time)
  Source:                 cpu0/if0/raddr_o_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/if0/pc_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.489ns  (logic 2.116ns (24.927%)  route 6.373ns (75.073%))
  Logic Levels:           7  (CARRY4=1 LUT3=1 LUT4=1 LUT5=1 LUT6=2 RAMD64E=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.078ns = ( 7.922 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.463ns
    Clock Pessimism Removal (CPR):    -0.427ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1539, routed)        1.556    -2.463    cpu0/if0/clk_out1
    SLICE_X48Y60         FDRE                                         r  cpu0/if0/raddr_o_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y60         FDRE (Prop_fdre_C_Q)         0.419    -2.044 r  cpu0/if0/raddr_o_reg[0]/Q
                         net (fo=116, routed)         1.525    -0.519    cpu0/icache0/cache_tag_reg_0_63_3_5/ADDRC0
    SLICE_X46Y62         RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.299    -0.220 r  cpu0/icache0/cache_tag_reg_0_63_3_5/RAMC/O
                         net (fo=1, routed)           0.658     0.438    cpu0/if0/waddr_o_reg[10]_2
    SLICE_X47Y62         LUT4 (Prop_lut4_I1_O)        0.124     0.562 r  cpu0/if0/if_addr[0]_i_41/O
                         net (fo=1, routed)           0.548     1.109    cpu0/if0/if_addr[0]_i_41_n_1
    SLICE_X47Y61         LUT6 (Prop_lut6_I4_O)        0.124     1.233 r  cpu0/if0/if_addr[0]_i_21/O
                         net (fo=1, routed)           0.000     1.233    cpu0/if0/if_addr[0]_i_21_n_1
    SLICE_X47Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.783 r  cpu0/if0/if_addr_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.982     2.766    cpu0/icache0/CO[0]
    SLICE_X52Y61         LUT5 (Prop_lut5_I3_O)        0.124     2.890 r  cpu0/icache0/if_addr[0]_i_6/O
                         net (fo=6, routed)           1.156     4.046    cpu0/ex_mem0/ifc_hit
    SLICE_X51Y68         LUT3 (Prop_lut3_I2_O)        0.150     4.196 f  cpu0/ex_mem0/FSM_sequential_state[3]_i_10/O
                         net (fo=2, routed)           0.452     4.648    cpu0/if0/FSM_sequential_state_reg[3]_0
    SLICE_X51Y68         LUT6 (Prop_lut6_I2_O)        0.326     4.974 r  cpu0/if0/pc[31]_i_1/O
                         net (fo=32, routed)          1.052     6.026    cpu0/if0/pc[31]_i_1_n_1
    SLICE_X45Y59         FDRE                                         r  cpu0/if0/pc_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1539, routed)        1.436     7.922    cpu0/if0/clk_out1
    SLICE_X45Y59         FDRE                                         r  cpu0/if0/pc_reg[2]/C
                         clock pessimism             -0.427     7.495    
                         clock uncertainty           -0.077     7.418    
    SLICE_X45Y59         FDRE (Setup_fdre_C_CE)      -0.205     7.213    cpu0/if0/pc_reg[2]
  -------------------------------------------------------------------
                         required time                          7.213    
                         arrival time                          -6.026    
  -------------------------------------------------------------------
                         slack                                  1.187    

Slack (MET) :             1.187ns  (required time - arrival time)
  Source:                 cpu0/if0/raddr_o_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/if0/pc_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.489ns  (logic 2.116ns (24.927%)  route 6.373ns (75.073%))
  Logic Levels:           7  (CARRY4=1 LUT3=1 LUT4=1 LUT5=1 LUT6=2 RAMD64E=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.078ns = ( 7.922 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.463ns
    Clock Pessimism Removal (CPR):    -0.427ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1539, routed)        1.556    -2.463    cpu0/if0/clk_out1
    SLICE_X48Y60         FDRE                                         r  cpu0/if0/raddr_o_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y60         FDRE (Prop_fdre_C_Q)         0.419    -2.044 r  cpu0/if0/raddr_o_reg[0]/Q
                         net (fo=116, routed)         1.525    -0.519    cpu0/icache0/cache_tag_reg_0_63_3_5/ADDRC0
    SLICE_X46Y62         RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.299    -0.220 r  cpu0/icache0/cache_tag_reg_0_63_3_5/RAMC/O
                         net (fo=1, routed)           0.658     0.438    cpu0/if0/waddr_o_reg[10]_2
    SLICE_X47Y62         LUT4 (Prop_lut4_I1_O)        0.124     0.562 r  cpu0/if0/if_addr[0]_i_41/O
                         net (fo=1, routed)           0.548     1.109    cpu0/if0/if_addr[0]_i_41_n_1
    SLICE_X47Y61         LUT6 (Prop_lut6_I4_O)        0.124     1.233 r  cpu0/if0/if_addr[0]_i_21/O
                         net (fo=1, routed)           0.000     1.233    cpu0/if0/if_addr[0]_i_21_n_1
    SLICE_X47Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.783 r  cpu0/if0/if_addr_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.982     2.766    cpu0/icache0/CO[0]
    SLICE_X52Y61         LUT5 (Prop_lut5_I3_O)        0.124     2.890 r  cpu0/icache0/if_addr[0]_i_6/O
                         net (fo=6, routed)           1.156     4.046    cpu0/ex_mem0/ifc_hit
    SLICE_X51Y68         LUT3 (Prop_lut3_I2_O)        0.150     4.196 f  cpu0/ex_mem0/FSM_sequential_state[3]_i_10/O
                         net (fo=2, routed)           0.452     4.648    cpu0/if0/FSM_sequential_state_reg[3]_0
    SLICE_X51Y68         LUT6 (Prop_lut6_I2_O)        0.326     4.974 r  cpu0/if0/pc[31]_i_1/O
                         net (fo=32, routed)          1.052     6.026    cpu0/if0/pc[31]_i_1_n_1
    SLICE_X45Y59         FDRE                                         r  cpu0/if0/pc_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1539, routed)        1.436     7.922    cpu0/if0/clk_out1
    SLICE_X45Y59         FDRE                                         r  cpu0/if0/pc_reg[3]/C
                         clock pessimism             -0.427     7.495    
                         clock uncertainty           -0.077     7.418    
    SLICE_X45Y59         FDRE (Setup_fdre_C_CE)      -0.205     7.213    cpu0/if0/pc_reg[3]
  -------------------------------------------------------------------
                         required time                          7.213    
                         arrival time                          -6.026    
  -------------------------------------------------------------------
                         slack                                  1.187    

Slack (MET) :             1.187ns  (required time - arrival time)
  Source:                 cpu0/if0/raddr_o_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/if0/pc_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.489ns  (logic 2.116ns (24.927%)  route 6.373ns (75.073%))
  Logic Levels:           7  (CARRY4=1 LUT3=1 LUT4=1 LUT5=1 LUT6=2 RAMD64E=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.078ns = ( 7.922 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.463ns
    Clock Pessimism Removal (CPR):    -0.427ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1539, routed)        1.556    -2.463    cpu0/if0/clk_out1
    SLICE_X48Y60         FDRE                                         r  cpu0/if0/raddr_o_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y60         FDRE (Prop_fdre_C_Q)         0.419    -2.044 r  cpu0/if0/raddr_o_reg[0]/Q
                         net (fo=116, routed)         1.525    -0.519    cpu0/icache0/cache_tag_reg_0_63_3_5/ADDRC0
    SLICE_X46Y62         RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.299    -0.220 r  cpu0/icache0/cache_tag_reg_0_63_3_5/RAMC/O
                         net (fo=1, routed)           0.658     0.438    cpu0/if0/waddr_o_reg[10]_2
    SLICE_X47Y62         LUT4 (Prop_lut4_I1_O)        0.124     0.562 r  cpu0/if0/if_addr[0]_i_41/O
                         net (fo=1, routed)           0.548     1.109    cpu0/if0/if_addr[0]_i_41_n_1
    SLICE_X47Y61         LUT6 (Prop_lut6_I4_O)        0.124     1.233 r  cpu0/if0/if_addr[0]_i_21/O
                         net (fo=1, routed)           0.000     1.233    cpu0/if0/if_addr[0]_i_21_n_1
    SLICE_X47Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.783 r  cpu0/if0/if_addr_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.982     2.766    cpu0/icache0/CO[0]
    SLICE_X52Y61         LUT5 (Prop_lut5_I3_O)        0.124     2.890 r  cpu0/icache0/if_addr[0]_i_6/O
                         net (fo=6, routed)           1.156     4.046    cpu0/ex_mem0/ifc_hit
    SLICE_X51Y68         LUT3 (Prop_lut3_I2_O)        0.150     4.196 f  cpu0/ex_mem0/FSM_sequential_state[3]_i_10/O
                         net (fo=2, routed)           0.452     4.648    cpu0/if0/FSM_sequential_state_reg[3]_0
    SLICE_X51Y68         LUT6 (Prop_lut6_I2_O)        0.326     4.974 r  cpu0/if0/pc[31]_i_1/O
                         net (fo=32, routed)          1.052     6.026    cpu0/if0/pc[31]_i_1_n_1
    SLICE_X45Y59         FDRE                                         r  cpu0/if0/pc_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1539, routed)        1.436     7.922    cpu0/if0/clk_out1
    SLICE_X45Y59         FDRE                                         r  cpu0/if0/pc_reg[4]/C
                         clock pessimism             -0.427     7.495    
                         clock uncertainty           -0.077     7.418    
    SLICE_X45Y59         FDRE (Setup_fdre_C_CE)      -0.205     7.213    cpu0/if0/pc_reg[4]
  -------------------------------------------------------------------
                         required time                          7.213    
                         arrival time                          -6.026    
  -------------------------------------------------------------------
                         slack                                  1.187    

Slack (MET) :             1.187ns  (required time - arrival time)
  Source:                 cpu0/if0/raddr_o_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/if0/pc_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.489ns  (logic 2.116ns (24.927%)  route 6.373ns (75.073%))
  Logic Levels:           7  (CARRY4=1 LUT3=1 LUT4=1 LUT5=1 LUT6=2 RAMD64E=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.078ns = ( 7.922 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.463ns
    Clock Pessimism Removal (CPR):    -0.427ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1539, routed)        1.556    -2.463    cpu0/if0/clk_out1
    SLICE_X48Y60         FDRE                                         r  cpu0/if0/raddr_o_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y60         FDRE (Prop_fdre_C_Q)         0.419    -2.044 r  cpu0/if0/raddr_o_reg[0]/Q
                         net (fo=116, routed)         1.525    -0.519    cpu0/icache0/cache_tag_reg_0_63_3_5/ADDRC0
    SLICE_X46Y62         RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.299    -0.220 r  cpu0/icache0/cache_tag_reg_0_63_3_5/RAMC/O
                         net (fo=1, routed)           0.658     0.438    cpu0/if0/waddr_o_reg[10]_2
    SLICE_X47Y62         LUT4 (Prop_lut4_I1_O)        0.124     0.562 r  cpu0/if0/if_addr[0]_i_41/O
                         net (fo=1, routed)           0.548     1.109    cpu0/if0/if_addr[0]_i_41_n_1
    SLICE_X47Y61         LUT6 (Prop_lut6_I4_O)        0.124     1.233 r  cpu0/if0/if_addr[0]_i_21/O
                         net (fo=1, routed)           0.000     1.233    cpu0/if0/if_addr[0]_i_21_n_1
    SLICE_X47Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.783 r  cpu0/if0/if_addr_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.982     2.766    cpu0/icache0/CO[0]
    SLICE_X52Y61         LUT5 (Prop_lut5_I3_O)        0.124     2.890 r  cpu0/icache0/if_addr[0]_i_6/O
                         net (fo=6, routed)           1.156     4.046    cpu0/ex_mem0/ifc_hit
    SLICE_X51Y68         LUT3 (Prop_lut3_I2_O)        0.150     4.196 f  cpu0/ex_mem0/FSM_sequential_state[3]_i_10/O
                         net (fo=2, routed)           0.452     4.648    cpu0/if0/FSM_sequential_state_reg[3]_0
    SLICE_X51Y68         LUT6 (Prop_lut6_I2_O)        0.326     4.974 r  cpu0/if0/pc[31]_i_1/O
                         net (fo=32, routed)          1.052     6.026    cpu0/if0/pc[31]_i_1_n_1
    SLICE_X45Y59         FDRE                                         r  cpu0/if0/pc_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1539, routed)        1.436     7.922    cpu0/if0/clk_out1
    SLICE_X45Y59         FDRE                                         r  cpu0/if0/pc_reg[7]/C
                         clock pessimism             -0.427     7.495    
                         clock uncertainty           -0.077     7.418    
    SLICE_X45Y59         FDRE (Setup_fdre_C_CE)      -0.205     7.213    cpu0/if0/pc_reg[7]
  -------------------------------------------------------------------
                         required time                          7.213    
                         arrival time                          -6.026    
  -------------------------------------------------------------------
                         slack                                  1.187    

Slack (MET) :             1.187ns  (required time - arrival time)
  Source:                 cpu0/if0/raddr_o_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/if0/pc_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.489ns  (logic 2.116ns (24.927%)  route 6.373ns (75.073%))
  Logic Levels:           7  (CARRY4=1 LUT3=1 LUT4=1 LUT5=1 LUT6=2 RAMD64E=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.078ns = ( 7.922 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.463ns
    Clock Pessimism Removal (CPR):    -0.427ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1539, routed)        1.556    -2.463    cpu0/if0/clk_out1
    SLICE_X48Y60         FDRE                                         r  cpu0/if0/raddr_o_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y60         FDRE (Prop_fdre_C_Q)         0.419    -2.044 r  cpu0/if0/raddr_o_reg[0]/Q
                         net (fo=116, routed)         1.525    -0.519    cpu0/icache0/cache_tag_reg_0_63_3_5/ADDRC0
    SLICE_X46Y62         RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.299    -0.220 r  cpu0/icache0/cache_tag_reg_0_63_3_5/RAMC/O
                         net (fo=1, routed)           0.658     0.438    cpu0/if0/waddr_o_reg[10]_2
    SLICE_X47Y62         LUT4 (Prop_lut4_I1_O)        0.124     0.562 r  cpu0/if0/if_addr[0]_i_41/O
                         net (fo=1, routed)           0.548     1.109    cpu0/if0/if_addr[0]_i_41_n_1
    SLICE_X47Y61         LUT6 (Prop_lut6_I4_O)        0.124     1.233 r  cpu0/if0/if_addr[0]_i_21/O
                         net (fo=1, routed)           0.000     1.233    cpu0/if0/if_addr[0]_i_21_n_1
    SLICE_X47Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.783 r  cpu0/if0/if_addr_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.982     2.766    cpu0/icache0/CO[0]
    SLICE_X52Y61         LUT5 (Prop_lut5_I3_O)        0.124     2.890 r  cpu0/icache0/if_addr[0]_i_6/O
                         net (fo=6, routed)           1.156     4.046    cpu0/ex_mem0/ifc_hit
    SLICE_X51Y68         LUT3 (Prop_lut3_I2_O)        0.150     4.196 f  cpu0/ex_mem0/FSM_sequential_state[3]_i_10/O
                         net (fo=2, routed)           0.452     4.648    cpu0/if0/FSM_sequential_state_reg[3]_0
    SLICE_X51Y68         LUT6 (Prop_lut6_I2_O)        0.326     4.974 r  cpu0/if0/pc[31]_i_1/O
                         net (fo=32, routed)          1.052     6.026    cpu0/if0/pc[31]_i_1_n_1
    SLICE_X45Y59         FDRE                                         r  cpu0/if0/pc_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1539, routed)        1.436     7.922    cpu0/if0/clk_out1
    SLICE_X45Y59         FDRE                                         r  cpu0/if0/pc_reg[8]/C
                         clock pessimism             -0.427     7.495    
                         clock uncertainty           -0.077     7.418    
    SLICE_X45Y59         FDRE (Setup_fdre_C_CE)      -0.205     7.213    cpu0/if0/pc_reg[8]
  -------------------------------------------------------------------
                         required time                          7.213    
                         arrival time                          -6.026    
  -------------------------------------------------------------------
                         slack                                  1.187    

Slack (MET) :             1.256ns  (required time - arrival time)
  Source:                 ram0/ram_bram/ram_reg_0_1/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/mem0/wdata_o_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.507ns  (logic 3.781ns (44.443%)  route 4.726ns (55.557%))
  Logic Levels:           3  (LUT5=1 LUT6=1 RAMB36E1=1)
  Clock Path Skew:        -0.188ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.090ns = ( 7.910 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.407ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1539, routed)        1.612    -2.407    ram0/ram_bram/clk_out1
    RAMB36_X0Y0          RAMB36E1                                     r  ram0/ram_bram/ram_reg_0_1/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y0          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      2.872     0.465 r  ram0/ram_bram/ram_reg_0_1/CASCADEOUTA
                         net (fo=1, routed)           0.065     0.530    ram0/ram_bram/ram_reg_0_1_n_1
    RAMB36_X0Y1          RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425     0.955 r  ram0/ram_bram/ram_reg_1_1/DOADO[0]
                         net (fo=3, routed)           3.057     4.012    ram0/ram_bram/ram_reg_1_1_n_36
    SLICE_X43Y53         LUT5 (Prop_lut5_I2_O)        0.152     4.164 r  ram0/ram_bram/inst[9]_i_1/O
                         net (fo=8, routed)           1.604     5.768    cpu0/ex_mem0/ram_reg_3_7[1]
    SLICE_X49Y75         LUT6 (Prop_lut6_I3_O)        0.332     6.100 r  cpu0/ex_mem0/wdata_o[25]_i_1/O
                         net (fo=1, routed)           0.000     6.100    cpu0/mem0/mem_opcode_o_reg[9]_0[25]
    SLICE_X49Y75         FDRE                                         r  cpu0/mem0/wdata_o_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1539, routed)        1.424     7.910    cpu0/mem0/clk_out1
    SLICE_X49Y75         FDRE                                         r  cpu0/mem0/wdata_o_reg[25]/C
                         clock pessimism             -0.505     7.405    
                         clock uncertainty           -0.077     7.327    
    SLICE_X49Y75         FDRE (Setup_fdre_C_D)        0.029     7.356    cpu0/mem0/wdata_o_reg[25]
  -------------------------------------------------------------------
                         required time                          7.356    
                         arrival time                          -6.100    
  -------------------------------------------------------------------
                         slack                                  1.256    

Slack (MET) :             1.264ns  (required time - arrival time)
  Source:                 cpu0/if0/raddr_o_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/if0/pc_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.410ns  (logic 2.116ns (25.159%)  route 6.294ns (74.841%))
  Logic Levels:           7  (CARRY4=1 LUT3=1 LUT4=1 LUT5=1 LUT6=2 RAMD64E=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.079ns = ( 7.921 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.463ns
    Clock Pessimism Removal (CPR):    -0.427ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1539, routed)        1.556    -2.463    cpu0/if0/clk_out1
    SLICE_X48Y60         FDRE                                         r  cpu0/if0/raddr_o_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y60         FDRE (Prop_fdre_C_Q)         0.419    -2.044 r  cpu0/if0/raddr_o_reg[0]/Q
                         net (fo=116, routed)         1.525    -0.519    cpu0/icache0/cache_tag_reg_0_63_3_5/ADDRC0
    SLICE_X46Y62         RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.299    -0.220 r  cpu0/icache0/cache_tag_reg_0_63_3_5/RAMC/O
                         net (fo=1, routed)           0.658     0.438    cpu0/if0/waddr_o_reg[10]_2
    SLICE_X47Y62         LUT4 (Prop_lut4_I1_O)        0.124     0.562 r  cpu0/if0/if_addr[0]_i_41/O
                         net (fo=1, routed)           0.548     1.109    cpu0/if0/if_addr[0]_i_41_n_1
    SLICE_X47Y61         LUT6 (Prop_lut6_I4_O)        0.124     1.233 r  cpu0/if0/if_addr[0]_i_21/O
                         net (fo=1, routed)           0.000     1.233    cpu0/if0/if_addr[0]_i_21_n_1
    SLICE_X47Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.783 r  cpu0/if0/if_addr_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.982     2.766    cpu0/icache0/CO[0]
    SLICE_X52Y61         LUT5 (Prop_lut5_I3_O)        0.124     2.890 r  cpu0/icache0/if_addr[0]_i_6/O
                         net (fo=6, routed)           1.156     4.046    cpu0/ex_mem0/ifc_hit
    SLICE_X51Y68         LUT3 (Prop_lut3_I2_O)        0.150     4.196 f  cpu0/ex_mem0/FSM_sequential_state[3]_i_10/O
                         net (fo=2, routed)           0.452     4.648    cpu0/if0/FSM_sequential_state_reg[3]_0
    SLICE_X51Y68         LUT6 (Prop_lut6_I2_O)        0.326     4.974 r  cpu0/if0/pc[31]_i_1/O
                         net (fo=32, routed)          0.973     5.947    cpu0/if0/pc[31]_i_1_n_1
    SLICE_X45Y61         FDRE                                         r  cpu0/if0/pc_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1539, routed)        1.435     7.921    cpu0/if0/clk_out1
    SLICE_X45Y61         FDRE                                         r  cpu0/if0/pc_reg[10]/C
                         clock pessimism             -0.427     7.494    
                         clock uncertainty           -0.077     7.417    
    SLICE_X45Y61         FDRE (Setup_fdre_C_CE)      -0.205     7.212    cpu0/if0/pc_reg[10]
  -------------------------------------------------------------------
                         required time                          7.212    
                         arrival time                          -5.947    
  -------------------------------------------------------------------
                         slack                                  1.264    

Slack (MET) :             1.264ns  (required time - arrival time)
  Source:                 cpu0/if0/raddr_o_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/if0/pc_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.410ns  (logic 2.116ns (25.159%)  route 6.294ns (74.841%))
  Logic Levels:           7  (CARRY4=1 LUT3=1 LUT4=1 LUT5=1 LUT6=2 RAMD64E=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.079ns = ( 7.921 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.463ns
    Clock Pessimism Removal (CPR):    -0.427ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1539, routed)        1.556    -2.463    cpu0/if0/clk_out1
    SLICE_X48Y60         FDRE                                         r  cpu0/if0/raddr_o_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y60         FDRE (Prop_fdre_C_Q)         0.419    -2.044 r  cpu0/if0/raddr_o_reg[0]/Q
                         net (fo=116, routed)         1.525    -0.519    cpu0/icache0/cache_tag_reg_0_63_3_5/ADDRC0
    SLICE_X46Y62         RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.299    -0.220 r  cpu0/icache0/cache_tag_reg_0_63_3_5/RAMC/O
                         net (fo=1, routed)           0.658     0.438    cpu0/if0/waddr_o_reg[10]_2
    SLICE_X47Y62         LUT4 (Prop_lut4_I1_O)        0.124     0.562 r  cpu0/if0/if_addr[0]_i_41/O
                         net (fo=1, routed)           0.548     1.109    cpu0/if0/if_addr[0]_i_41_n_1
    SLICE_X47Y61         LUT6 (Prop_lut6_I4_O)        0.124     1.233 r  cpu0/if0/if_addr[0]_i_21/O
                         net (fo=1, routed)           0.000     1.233    cpu0/if0/if_addr[0]_i_21_n_1
    SLICE_X47Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.783 r  cpu0/if0/if_addr_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.982     2.766    cpu0/icache0/CO[0]
    SLICE_X52Y61         LUT5 (Prop_lut5_I3_O)        0.124     2.890 r  cpu0/icache0/if_addr[0]_i_6/O
                         net (fo=6, routed)           1.156     4.046    cpu0/ex_mem0/ifc_hit
    SLICE_X51Y68         LUT3 (Prop_lut3_I2_O)        0.150     4.196 f  cpu0/ex_mem0/FSM_sequential_state[3]_i_10/O
                         net (fo=2, routed)           0.452     4.648    cpu0/if0/FSM_sequential_state_reg[3]_0
    SLICE_X51Y68         LUT6 (Prop_lut6_I2_O)        0.326     4.974 r  cpu0/if0/pc[31]_i_1/O
                         net (fo=32, routed)          0.973     5.947    cpu0/if0/pc[31]_i_1_n_1
    SLICE_X45Y61         FDRE                                         r  cpu0/if0/pc_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1539, routed)        1.435     7.921    cpu0/if0/clk_out1
    SLICE_X45Y61         FDRE                                         r  cpu0/if0/pc_reg[11]/C
                         clock pessimism             -0.427     7.494    
                         clock uncertainty           -0.077     7.417    
    SLICE_X45Y61         FDRE (Setup_fdre_C_CE)      -0.205     7.212    cpu0/if0/pc_reg[11]
  -------------------------------------------------------------------
                         required time                          7.212    
                         arrival time                          -5.947    
  -------------------------------------------------------------------
                         slack                                  1.264    

Slack (MET) :             1.264ns  (required time - arrival time)
  Source:                 cpu0/if0/raddr_o_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/if0/pc_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.410ns  (logic 2.116ns (25.159%)  route 6.294ns (74.841%))
  Logic Levels:           7  (CARRY4=1 LUT3=1 LUT4=1 LUT5=1 LUT6=2 RAMD64E=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.079ns = ( 7.921 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.463ns
    Clock Pessimism Removal (CPR):    -0.427ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1539, routed)        1.556    -2.463    cpu0/if0/clk_out1
    SLICE_X48Y60         FDRE                                         r  cpu0/if0/raddr_o_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y60         FDRE (Prop_fdre_C_Q)         0.419    -2.044 r  cpu0/if0/raddr_o_reg[0]/Q
                         net (fo=116, routed)         1.525    -0.519    cpu0/icache0/cache_tag_reg_0_63_3_5/ADDRC0
    SLICE_X46Y62         RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.299    -0.220 r  cpu0/icache0/cache_tag_reg_0_63_3_5/RAMC/O
                         net (fo=1, routed)           0.658     0.438    cpu0/if0/waddr_o_reg[10]_2
    SLICE_X47Y62         LUT4 (Prop_lut4_I1_O)        0.124     0.562 r  cpu0/if0/if_addr[0]_i_41/O
                         net (fo=1, routed)           0.548     1.109    cpu0/if0/if_addr[0]_i_41_n_1
    SLICE_X47Y61         LUT6 (Prop_lut6_I4_O)        0.124     1.233 r  cpu0/if0/if_addr[0]_i_21/O
                         net (fo=1, routed)           0.000     1.233    cpu0/if0/if_addr[0]_i_21_n_1
    SLICE_X47Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.783 r  cpu0/if0/if_addr_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.982     2.766    cpu0/icache0/CO[0]
    SLICE_X52Y61         LUT5 (Prop_lut5_I3_O)        0.124     2.890 r  cpu0/icache0/if_addr[0]_i_6/O
                         net (fo=6, routed)           1.156     4.046    cpu0/ex_mem0/ifc_hit
    SLICE_X51Y68         LUT3 (Prop_lut3_I2_O)        0.150     4.196 f  cpu0/ex_mem0/FSM_sequential_state[3]_i_10/O
                         net (fo=2, routed)           0.452     4.648    cpu0/if0/FSM_sequential_state_reg[3]_0
    SLICE_X51Y68         LUT6 (Prop_lut6_I2_O)        0.326     4.974 r  cpu0/if0/pc[31]_i_1/O
                         net (fo=32, routed)          0.973     5.947    cpu0/if0/pc[31]_i_1_n_1
    SLICE_X45Y61         FDRE                                         r  cpu0/if0/pc_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1539, routed)        1.435     7.921    cpu0/if0/clk_out1
    SLICE_X45Y61         FDRE                                         r  cpu0/if0/pc_reg[12]/C
                         clock pessimism             -0.427     7.494    
                         clock uncertainty           -0.077     7.417    
    SLICE_X45Y61         FDRE (Setup_fdre_C_CE)      -0.205     7.212    cpu0/if0/pc_reg[12]
  -------------------------------------------------------------------
                         required time                          7.212    
                         arrival time                          -5.947    
  -------------------------------------------------------------------
                         slack                                  1.264    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 cpu0/if0/wdata_o_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/icache0/cache_data_reg_64_127_12_14/RAMA/I
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.164ns (57.760%)  route 0.120ns (42.240%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.343ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1539, routed)        0.556    -0.573    cpu0/if0/clk_out1
    SLICE_X52Y69         FDRE                                         r  cpu0/if0/wdata_o_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y69         FDRE (Prop_fdre_C_Q)         0.164    -0.409 r  cpu0/if0/wdata_o_reg[12]/Q
                         net (fo=2, routed)           0.120    -0.289    cpu0/icache0/cache_data_reg_64_127_12_14/DIA
    SLICE_X52Y68         RAMD64E                                      r  cpu0/icache0/cache_data_reg_64_127_12_14/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1539, routed)        0.825    -0.343    cpu0/icache0/cache_data_reg_64_127_12_14/WCLK
    SLICE_X52Y68         RAMD64E                                      r  cpu0/icache0/cache_data_reg_64_127_12_14/RAMA/CLK
                         clock pessimism             -0.215    -0.558    
                         clock uncertainty            0.077    -0.481    
    SLICE_X52Y68         RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.147    -0.334    cpu0/icache0/cache_data_reg_64_127_12_14/RAMA
  -------------------------------------------------------------------
                         required time                          0.334    
                         arrival time                          -0.289    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 cpu0/if0/wdata_o_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/icache0/cache_data_reg_64_127_12_14/RAMC/I
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.164ns (57.760%)  route 0.120ns (42.240%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.343ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1539, routed)        0.556    -0.573    cpu0/if0/clk_out1
    SLICE_X52Y69         FDRE                                         r  cpu0/if0/wdata_o_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y69         FDRE (Prop_fdre_C_Q)         0.164    -0.409 r  cpu0/if0/wdata_o_reg[14]/Q
                         net (fo=2, routed)           0.120    -0.289    cpu0/icache0/cache_data_reg_64_127_12_14/DIC
    SLICE_X52Y68         RAMD64E                                      r  cpu0/icache0/cache_data_reg_64_127_12_14/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1539, routed)        0.825    -0.343    cpu0/icache0/cache_data_reg_64_127_12_14/WCLK
    SLICE_X52Y68         RAMD64E                                      r  cpu0/icache0/cache_data_reg_64_127_12_14/RAMC/CLK
                         clock pessimism             -0.215    -0.558    
                         clock uncertainty            0.077    -0.481    
    SLICE_X52Y68         RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.144    -0.337    cpu0/icache0/cache_data_reg_64_127_12_14/RAMC
  -------------------------------------------------------------------
                         required time                          0.337    
                         arrival time                          -0.289    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 cpu0/if0/wdata_o_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/icache0/cache_data_reg_64_127_12_14/RAMB/I
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.164ns (57.302%)  route 0.122ns (42.698%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.343ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1539, routed)        0.556    -0.573    cpu0/if0/clk_out1
    SLICE_X52Y69         FDRE                                         r  cpu0/if0/wdata_o_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y69         FDRE (Prop_fdre_C_Q)         0.164    -0.409 r  cpu0/if0/wdata_o_reg[13]/Q
                         net (fo=2, routed)           0.122    -0.287    cpu0/icache0/cache_data_reg_64_127_12_14/DIB
    SLICE_X52Y68         RAMD64E                                      r  cpu0/icache0/cache_data_reg_64_127_12_14/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1539, routed)        0.825    -0.343    cpu0/icache0/cache_data_reg_64_127_12_14/WCLK
    SLICE_X52Y68         RAMD64E                                      r  cpu0/icache0/cache_data_reg_64_127_12_14/RAMB/CLK
                         clock pessimism             -0.215    -0.558    
                         clock uncertainty            0.077    -0.481    
    SLICE_X52Y68         RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.146    -0.335    cpu0/icache0/cache_data_reg_64_127_12_14/RAMB
  -------------------------------------------------------------------
                         required time                          0.335    
                         arrival time                          -0.287    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 cpu0/mem_wb0/wb_wdata_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/regfile0/regs_reg_r2_0_31_24_29/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.141ns (50.268%)  route 0.139ns (49.732%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.346ns
    Source Clock Delay      (SCD):    -0.575ns
    Clock Pessimism Removal (CPR):    0.194ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1539, routed)        0.554    -0.575    cpu0/mem_wb0/clk_out1
    SLICE_X49Y78         FDRE                                         r  cpu0/mem_wb0/wb_wdata_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y78         FDRE (Prop_fdre_C_Q)         0.141    -0.434 r  cpu0/mem_wb0/wb_wdata_reg[25]/Q
                         net (fo=4, routed)           0.139    -0.295    cpu0/regfile0/regs_reg_r2_0_31_24_29/DIA1
    SLICE_X52Y78         RAMD32                                       r  cpu0/regfile0/regs_reg_r2_0_31_24_29/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1539, routed)        0.822    -0.346    cpu0/regfile0/regs_reg_r2_0_31_24_29/WCLK
    SLICE_X52Y78         RAMD32                                       r  cpu0/regfile0/regs_reg_r2_0_31_24_29/RAMA_D1/CLK
                         clock pessimism             -0.194    -0.540    
                         clock uncertainty            0.077    -0.463    
    SLICE_X52Y78         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.120    -0.343    cpu0/regfile0/regs_reg_r2_0_31_24_29/RAMA_D1
  -------------------------------------------------------------------
                         required time                          0.343    
                         arrival time                          -0.295    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 cpu0/if0/wdata_o_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/icache0/cache_data_reg_64_127_18_20/RAMB/I
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.141ns (45.032%)  route 0.172ns (54.968%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.335ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    0.194ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1539, routed)        0.563    -0.566    cpu0/if0/clk_out1
    SLICE_X49Y59         FDRE                                         r  cpu0/if0/wdata_o_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y59         FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  cpu0/if0/wdata_o_reg[19]/Q
                         net (fo=2, routed)           0.172    -0.253    cpu0/icache0/cache_data_reg_64_127_18_20/DIB
    SLICE_X52Y59         RAMD64E                                      r  cpu0/icache0/cache_data_reg_64_127_18_20/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1539, routed)        0.833    -0.335    cpu0/icache0/cache_data_reg_64_127_18_20/WCLK
    SLICE_X52Y59         RAMD64E                                      r  cpu0/icache0/cache_data_reg_64_127_18_20/RAMB/CLK
                         clock pessimism             -0.194    -0.529    
                         clock uncertainty            0.077    -0.452    
    SLICE_X52Y59         RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.146    -0.306    cpu0/icache0/cache_data_reg_64_127_18_20/RAMB
  -------------------------------------------------------------------
                         required time                          0.306    
                         arrival time                          -0.253    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 cpu0/if0/waddr_o_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/icache0/cache_tag_reg_64_127_3_5/RAMA/I
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.141ns (47.705%)  route 0.155ns (52.295%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.339ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1539, routed)        0.558    -0.571    cpu0/if0/clk_out1
    SLICE_X47Y63         FDRE                                         r  cpu0/if0/waddr_o_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y63         FDRE (Prop_fdre_C_Q)         0.141    -0.430 r  cpu0/if0/waddr_o_reg[10]/Q
                         net (fo=2, routed)           0.155    -0.276    cpu0/icache0/cache_tag_reg_64_127_3_5/DIA
    SLICE_X46Y61         RAMD64E                                      r  cpu0/icache0/cache_tag_reg_64_127_3_5/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1539, routed)        0.830    -0.339    cpu0/icache0/cache_tag_reg_64_127_3_5/WCLK
    SLICE_X46Y61         RAMD64E                                      r  cpu0/icache0/cache_tag_reg_64_127_3_5/RAMA/CLK
                         clock pessimism             -0.214    -0.553    
                         clock uncertainty            0.077    -0.476    
    SLICE_X46Y61         RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.147    -0.329    cpu0/icache0/cache_tag_reg_64_127_3_5/RAMA
  -------------------------------------------------------------------
                         required time                          0.329    
                         arrival time                          -0.276    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 cpu0/if0/wdata_o_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/icache0/cache_data_reg_64_127_18_20/RAMA/I
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.141ns (44.727%)  route 0.174ns (55.273%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.335ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    0.194ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1539, routed)        0.563    -0.566    cpu0/if0/clk_out1
    SLICE_X49Y59         FDRE                                         r  cpu0/if0/wdata_o_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y59         FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  cpu0/if0/wdata_o_reg[18]/Q
                         net (fo=2, routed)           0.174    -0.251    cpu0/icache0/cache_data_reg_64_127_18_20/DIA
    SLICE_X52Y59         RAMD64E                                      r  cpu0/icache0/cache_data_reg_64_127_18_20/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1539, routed)        0.833    -0.335    cpu0/icache0/cache_data_reg_64_127_18_20/WCLK
    SLICE_X52Y59         RAMD64E                                      r  cpu0/icache0/cache_data_reg_64_127_18_20/RAMA/CLK
                         clock pessimism             -0.194    -0.529    
                         clock uncertainty            0.077    -0.452    
    SLICE_X52Y59         RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.147    -0.305    cpu0/icache0/cache_data_reg_64_127_18_20/RAMA
  -------------------------------------------------------------------
                         required time                          0.305    
                         arrival time                          -0.251    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 cpu0/if0/wdata_o_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/icache0/cache_data_reg_0_63_21_23/RAMB/I
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.128ns (48.932%)  route 0.134ns (51.069%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.336ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    0.194ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1539, routed)        0.563    -0.566    cpu0/if0/clk_out1
    SLICE_X49Y59         FDRE                                         r  cpu0/if0/wdata_o_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y59         FDRE (Prop_fdre_C_Q)         0.128    -0.438 r  cpu0/if0/wdata_o_reg[22]/Q
                         net (fo=2, routed)           0.134    -0.305    cpu0/icache0/cache_data_reg_0_63_21_23/DIB
    SLICE_X50Y60         RAMD64E                                      r  cpu0/icache0/cache_data_reg_0_63_21_23/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1539, routed)        0.832    -0.336    cpu0/icache0/cache_data_reg_0_63_21_23/WCLK
    SLICE_X50Y60         RAMD64E                                      r  cpu0/icache0/cache_data_reg_0_63_21_23/RAMB/CLK
                         clock pessimism             -0.194    -0.530    
                         clock uncertainty            0.077    -0.453    
    SLICE_X50Y60         RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.093    -0.360    cpu0/icache0/cache_data_reg_0_63_21_23/RAMB
  -------------------------------------------------------------------
                         required time                          0.360    
                         arrival time                          -0.305    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 cpu0/if0/wdata_o_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/icache0/cache_data_reg_64_127_18_20/RAMC/I
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.128ns (49.226%)  route 0.132ns (50.774%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.335ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    0.194ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1539, routed)        0.563    -0.566    cpu0/if0/clk_out1
    SLICE_X49Y59         FDRE                                         r  cpu0/if0/wdata_o_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y59         FDRE (Prop_fdre_C_Q)         0.128    -0.438 r  cpu0/if0/wdata_o_reg[20]/Q
                         net (fo=2, routed)           0.132    -0.306    cpu0/icache0/cache_data_reg_64_127_18_20/DIC
    SLICE_X52Y59         RAMD64E                                      r  cpu0/icache0/cache_data_reg_64_127_18_20/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1539, routed)        0.833    -0.335    cpu0/icache0/cache_data_reg_64_127_18_20/WCLK
    SLICE_X52Y59         RAMD64E                                      r  cpu0/icache0/cache_data_reg_64_127_18_20/RAMC/CLK
                         clock pessimism             -0.194    -0.529    
                         clock uncertainty            0.077    -0.452    
    SLICE_X52Y59         RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.090    -0.362    cpu0/icache0/cache_data_reg_64_127_18_20/RAMC
  -------------------------------------------------------------------
                         required time                          0.362    
                         arrival time                          -0.306    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 hci0/q_tx_data_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_tx_fifo/q_data_array_reg_832_895_7_7/SP/I
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.141ns (44.758%)  route 0.174ns (55.242%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.337ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    0.194ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1539, routed)        0.562    -0.567    hci0/clk_out1
    SLICE_X39Y52         FDRE                                         r  hci0/q_tx_data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y52         FDRE (Prop_fdre_C_Q)         0.141    -0.426 r  hci0/q_tx_data_reg[7]/Q
                         net (fo=32, routed)          0.174    -0.252    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_832_895_7_7/D
    SLICE_X42Y51         RAMD64E                                      r  hci0/uart_blk/uart_tx_fifo/q_data_array_reg_832_895_7_7/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1539, routed)        0.832    -0.337    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_832_895_7_7/WCLK
    SLICE_X42Y51         RAMD64E                                      r  hci0/uart_blk/uart_tx_fifo/q_data_array_reg_832_895_7_7/SP/CLK
                         clock pessimism             -0.194    -0.531    
                         clock uncertainty            0.077    -0.454    
    SLICE_X42Y51         RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.146    -0.308    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_832_895_7_7/SP
  -------------------------------------------------------------------
                         required time                          0.308    
                         arrival time                          -0.252    
  -------------------------------------------------------------------
                         slack                                  0.056    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        4.927ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.616ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.927ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/q_rx_parity_err_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.483ns  (logic 0.456ns (10.172%)  route 4.027ns (89.828%))
  Logic Levels:           0  
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.076ns = ( 7.924 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.466ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1539, routed)        1.553    -2.466    clk
    SLICE_X31Y53         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y53         FDPE (Prop_fdpe_C_Q)         0.456    -2.010 f  rst_reg/Q
                         net (fo=793, routed)         4.027     2.017    hci0/uart_blk/rst
    SLICE_X43Y50         FDCE                                         f  hci0/uart_blk/q_rx_parity_err_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1539, routed)        1.438     7.924    hci0/uart_blk/clk_out1
    SLICE_X43Y50         FDCE                                         r  hci0/uart_blk/q_rx_parity_err_reg/C
                         clock pessimism             -0.498     7.426    
                         clock uncertainty           -0.077     7.348    
    SLICE_X43Y50         FDCE (Recov_fdce_C_CLR)     -0.405     6.943    hci0/uart_blk/q_rx_parity_err_reg
  -------------------------------------------------------------------
                         required time                          6.943    
                         arrival time                          -2.017    
  -------------------------------------------------------------------
                         slack                                  4.927    

Slack (MET) :             5.152ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_state_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.258ns  (logic 0.456ns (10.709%)  route 3.802ns (89.291%))
  Logic Levels:           0  
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.075ns = ( 7.925 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.466ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1539, routed)        1.553    -2.466    clk
    SLICE_X31Y53         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y53         FDPE (Prop_fdpe_C_Q)         0.456    -2.010 f  rst_reg/Q
                         net (fo=793, routed)         3.802     1.792    hci0/uart_blk/uart_rx_blk/rst
    SLICE_X47Y52         FDCE                                         f  hci0/uart_blk/uart_rx_blk/q_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1539, routed)        1.439     7.925    hci0/uart_blk/uart_rx_blk/clk_out1
    SLICE_X47Y52         FDCE                                         r  hci0/uart_blk/uart_rx_blk/q_state_reg[1]/C
                         clock pessimism             -0.498     7.427    
                         clock uncertainty           -0.077     7.349    
    SLICE_X47Y52         FDCE (Recov_fdce_C_CLR)     -0.405     6.944    hci0/uart_blk/uart_rx_blk/q_state_reg[1]
  -------------------------------------------------------------------
                         required time                          6.944    
                         arrival time                          -1.792    
  -------------------------------------------------------------------
                         slack                                  5.152    

Slack (MET) :             5.285ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_state_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.125ns  (logic 0.456ns (11.055%)  route 3.669ns (88.945%))
  Logic Levels:           0  
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.075ns = ( 7.925 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.466ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1539, routed)        1.553    -2.466    clk
    SLICE_X31Y53         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y53         FDPE (Prop_fdpe_C_Q)         0.456    -2.010 f  rst_reg/Q
                         net (fo=793, routed)         3.669     1.659    hci0/uart_blk/uart_rx_blk/rst
    SLICE_X47Y50         FDCE                                         f  hci0/uart_blk/uart_rx_blk/q_state_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1539, routed)        1.439     7.925    hci0/uart_blk/uart_rx_blk/clk_out1
    SLICE_X47Y50         FDCE                                         r  hci0/uart_blk/uart_rx_blk/q_state_reg[2]/C
                         clock pessimism             -0.498     7.427    
                         clock uncertainty           -0.077     7.349    
    SLICE_X47Y50         FDCE (Recov_fdce_C_CLR)     -0.405     6.944    hci0/uart_blk/uart_rx_blk/q_state_reg[2]
  -------------------------------------------------------------------
                         required time                          6.944    
                         arrival time                          -1.659    
  -------------------------------------------------------------------
                         slack                                  5.285    

Slack (MET) :             5.285ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_state_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.125ns  (logic 0.456ns (11.055%)  route 3.669ns (88.945%))
  Logic Levels:           0  
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.075ns = ( 7.925 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.466ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1539, routed)        1.553    -2.466    clk
    SLICE_X31Y53         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y53         FDPE (Prop_fdpe_C_Q)         0.456    -2.010 f  rst_reg/Q
                         net (fo=793, routed)         3.669     1.659    hci0/uart_blk/uart_rx_blk/rst
    SLICE_X47Y50         FDCE                                         f  hci0/uart_blk/uart_rx_blk/q_state_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1539, routed)        1.439     7.925    hci0/uart_blk/uart_rx_blk/clk_out1
    SLICE_X47Y50         FDCE                                         r  hci0/uart_blk/uart_rx_blk/q_state_reg[3]/C
                         clock pessimism             -0.498     7.427    
                         clock uncertainty           -0.077     7.349    
    SLICE_X47Y50         FDCE (Recov_fdce_C_CLR)     -0.405     6.944    hci0/uart_blk/uart_rx_blk/q_state_reg[3]
  -------------------------------------------------------------------
                         required time                          6.944    
                         arrival time                          -1.659    
  -------------------------------------------------------------------
                         slack                                  5.285    

Slack (MET) :             5.285ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_state_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.125ns  (logic 0.456ns (11.055%)  route 3.669ns (88.945%))
  Logic Levels:           0  
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.075ns = ( 7.925 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.466ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1539, routed)        1.553    -2.466    clk
    SLICE_X31Y53         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y53         FDPE (Prop_fdpe_C_Q)         0.456    -2.010 f  rst_reg/Q
                         net (fo=793, routed)         3.669     1.659    hci0/uart_blk/uart_rx_blk/rst
    SLICE_X47Y50         FDCE                                         f  hci0/uart_blk/uart_rx_blk/q_state_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1539, routed)        1.439     7.925    hci0/uart_blk/uart_rx_blk/clk_out1
    SLICE_X47Y50         FDCE                                         r  hci0/uart_blk/uart_rx_blk/q_state_reg[4]/C
                         clock pessimism             -0.498     7.427    
                         clock uncertainty           -0.077     7.349    
    SLICE_X47Y50         FDCE (Recov_fdce_C_CLR)     -0.405     6.944    hci0/uart_blk/uart_rx_blk/q_state_reg[4]
  -------------------------------------------------------------------
                         required time                          6.944    
                         arrival time                          -1.659    
  -------------------------------------------------------------------
                         slack                                  5.285    

Slack (MET) :             5.316ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[8]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.141ns  (logic 0.456ns (11.012%)  route 3.685ns (88.988%))
  Logic Levels:           0  
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.072ns = ( 7.928 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.466ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1539, routed)        1.553    -2.466    clk
    SLICE_X31Y53         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y53         FDPE (Prop_fdpe_C_Q)         0.456    -2.010 f  rst_reg/Q
                         net (fo=793, routed)         3.685     1.675    hci0/uart_blk/uart_baud_clk_blk/rst
    SLICE_X52Y54         FDCE                                         f  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1539, routed)        1.442     7.928    hci0/uart_blk/uart_baud_clk_blk/clk_out1
    SLICE_X52Y54         FDCE                                         r  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[8]/C
                         clock pessimism             -0.498     7.430    
                         clock uncertainty           -0.077     7.352    
    SLICE_X52Y54         FDCE (Recov_fdce_C_CLR)     -0.361     6.991    hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[8]
  -------------------------------------------------------------------
                         required time                          6.991    
                         arrival time                          -1.675    
  -------------------------------------------------------------------
                         slack                                  5.316    

Slack (MET) :             5.316ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[9]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.141ns  (logic 0.456ns (11.012%)  route 3.685ns (88.988%))
  Logic Levels:           0  
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.072ns = ( 7.928 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.466ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1539, routed)        1.553    -2.466    clk
    SLICE_X31Y53         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y53         FDPE (Prop_fdpe_C_Q)         0.456    -2.010 f  rst_reg/Q
                         net (fo=793, routed)         3.685     1.675    hci0/uart_blk/uart_baud_clk_blk/rst
    SLICE_X52Y54         FDCE                                         f  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1539, routed)        1.442     7.928    hci0/uart_blk/uart_baud_clk_blk/clk_out1
    SLICE_X52Y54         FDCE                                         r  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[9]/C
                         clock pessimism             -0.498     7.430    
                         clock uncertainty           -0.077     7.352    
    SLICE_X52Y54         FDCE (Recov_fdce_C_CLR)     -0.361     6.991    hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[9]
  -------------------------------------------------------------------
                         required time                          6.991    
                         arrival time                          -1.675    
  -------------------------------------------------------------------
                         slack                                  5.316    

Slack (MET) :             5.331ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_state_reg[0]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.125ns  (logic 0.456ns (11.055%)  route 3.669ns (88.945%))
  Logic Levels:           0  
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.075ns = ( 7.925 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.466ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1539, routed)        1.553    -2.466    clk
    SLICE_X31Y53         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y53         FDPE (Prop_fdpe_C_Q)         0.456    -2.010 f  rst_reg/Q
                         net (fo=793, routed)         3.669     1.659    hci0/uart_blk/uart_rx_blk/rst
    SLICE_X47Y50         FDPE                                         f  hci0/uart_blk/uart_rx_blk/q_state_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1539, routed)        1.439     7.925    hci0/uart_blk/uart_rx_blk/clk_out1
    SLICE_X47Y50         FDPE                                         r  hci0/uart_blk/uart_rx_blk/q_state_reg[0]/C
                         clock pessimism             -0.498     7.427    
                         clock uncertainty           -0.077     7.349    
    SLICE_X47Y50         FDPE (Recov_fdpe_C_PRE)     -0.359     6.990    hci0/uart_blk/uart_rx_blk/q_state_reg[0]
  -------------------------------------------------------------------
                         required time                          6.990    
                         arrival time                          -1.659    
  -------------------------------------------------------------------
                         slack                                  5.331    

Slack (MET) :             5.358ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[6]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.141ns  (logic 0.456ns (11.012%)  route 3.685ns (88.988%))
  Logic Levels:           0  
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.072ns = ( 7.928 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.466ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1539, routed)        1.553    -2.466    clk
    SLICE_X31Y53         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y53         FDPE (Prop_fdpe_C_Q)         0.456    -2.010 f  rst_reg/Q
                         net (fo=793, routed)         3.685     1.675    hci0/uart_blk/uart_baud_clk_blk/rst
    SLICE_X52Y54         FDCE                                         f  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1539, routed)        1.442     7.928    hci0/uart_blk/uart_baud_clk_blk/clk_out1
    SLICE_X52Y54         FDCE                                         r  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[6]/C
                         clock pessimism             -0.498     7.430    
                         clock uncertainty           -0.077     7.352    
    SLICE_X52Y54         FDCE (Recov_fdce_C_CLR)     -0.319     7.033    hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                          7.033    
                         arrival time                          -1.675    
  -------------------------------------------------------------------
                         slack                                  5.358    

Slack (MET) :             5.358ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[7]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.141ns  (logic 0.456ns (11.012%)  route 3.685ns (88.988%))
  Logic Levels:           0  
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.072ns = ( 7.928 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.466ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1539, routed)        1.553    -2.466    clk
    SLICE_X31Y53         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y53         FDPE (Prop_fdpe_C_Q)         0.456    -2.010 f  rst_reg/Q
                         net (fo=793, routed)         3.685     1.675    hci0/uart_blk/uart_baud_clk_blk/rst
    SLICE_X52Y54         FDCE                                         f  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1539, routed)        1.442     7.928    hci0/uart_blk/uart_baud_clk_blk/clk_out1
    SLICE_X52Y54         FDCE                                         r  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[7]/C
                         clock pessimism             -0.498     7.430    
                         clock uncertainty           -0.077     7.352    
    SLICE_X52Y54         FDCE (Recov_fdce_C_CLR)     -0.319     7.033    hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                          7.033    
                         arrival time                          -1.675    
  -------------------------------------------------------------------
                         slack                                  5.358    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.616ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_parity_bit_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.789ns  (logic 0.141ns (17.879%)  route 0.648ns (82.121%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.338ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1539, routed)        0.561    -0.568    clk
    SLICE_X31Y53         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y53         FDPE (Prop_fdpe_C_Q)         0.141    -0.427 f  rst_reg/Q
                         net (fo=793, routed)         0.648     0.220    hci0/uart_blk/uart_tx_blk/rst
    SLICE_X43Y56         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_parity_bit_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1539, routed)        0.831    -0.338    hci0/uart_blk/uart_tx_blk/clk_out1
    SLICE_X43Y56         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_parity_bit_reg/C
                         clock pessimism              0.034    -0.303    
    SLICE_X43Y56         FDCE (Remov_fdce_C_CLR)     -0.092    -0.395    hci0/uart_blk/uart_tx_blk/q_parity_bit_reg
  -------------------------------------------------------------------
                         required time                          0.395    
                         arrival time                           0.220    
  -------------------------------------------------------------------
                         slack                                  0.616    

Slack (MET) :             0.619ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_tx_reg/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.789ns  (logic 0.141ns (17.879%)  route 0.648ns (82.121%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.338ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1539, routed)        0.561    -0.568    clk
    SLICE_X31Y53         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y53         FDPE (Prop_fdpe_C_Q)         0.141    -0.427 f  rst_reg/Q
                         net (fo=793, routed)         0.648     0.220    hci0/uart_blk/uart_tx_blk/rst
    SLICE_X43Y56         FDPE                                         f  hci0/uart_blk/uart_tx_blk/q_tx_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1539, routed)        0.831    -0.338    hci0/uart_blk/uart_tx_blk/clk_out1
    SLICE_X43Y56         FDPE                                         r  hci0/uart_blk/uart_tx_blk/q_tx_reg/C
                         clock pessimism              0.034    -0.303    
    SLICE_X43Y56         FDPE (Remov_fdpe_C_PRE)     -0.095    -0.398    hci0/uart_blk/uart_tx_blk/q_tx_reg
  -------------------------------------------------------------------
                         required time                          0.398    
                         arrival time                           0.220    
  -------------------------------------------------------------------
                         slack                                  0.619    

Slack (MET) :             0.625ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_data_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.798ns  (logic 0.141ns (17.668%)  route 0.657ns (82.332%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.338ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1539, routed)        0.561    -0.568    clk
    SLICE_X31Y53         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y53         FDPE (Prop_fdpe_C_Q)         0.141    -0.427 f  rst_reg/Q
                         net (fo=793, routed)         0.657     0.230    hci0/uart_blk/uart_tx_blk/rst
    SLICE_X40Y56         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_data_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1539, routed)        0.831    -0.338    hci0/uart_blk/uart_tx_blk/clk_out1
    SLICE_X40Y56         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_data_reg[1]/C
                         clock pessimism              0.034    -0.303    
    SLICE_X40Y56         FDCE (Remov_fdce_C_CLR)     -0.092    -0.395    hci0/uart_blk/uart_tx_blk/q_data_reg[1]
  -------------------------------------------------------------------
                         required time                          0.395    
                         arrival time                           0.230    
  -------------------------------------------------------------------
                         slack                                  0.625    

Slack (MET) :             0.625ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_data_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.798ns  (logic 0.141ns (17.668%)  route 0.657ns (82.332%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.338ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1539, routed)        0.561    -0.568    clk
    SLICE_X31Y53         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y53         FDPE (Prop_fdpe_C_Q)         0.141    -0.427 f  rst_reg/Q
                         net (fo=793, routed)         0.657     0.230    hci0/uart_blk/uart_tx_blk/rst
    SLICE_X40Y56         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_data_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1539, routed)        0.831    -0.338    hci0/uart_blk/uart_tx_blk/clk_out1
    SLICE_X40Y56         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_data_reg[2]/C
                         clock pessimism              0.034    -0.303    
    SLICE_X40Y56         FDCE (Remov_fdce_C_CLR)     -0.092    -0.395    hci0/uart_blk/uart_tx_blk/q_data_reg[2]
  -------------------------------------------------------------------
                         required time                          0.395    
                         arrival time                           0.230    
  -------------------------------------------------------------------
                         slack                                  0.625    

Slack (MET) :             0.625ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_data_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.798ns  (logic 0.141ns (17.668%)  route 0.657ns (82.332%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.338ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1539, routed)        0.561    -0.568    clk
    SLICE_X31Y53         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y53         FDPE (Prop_fdpe_C_Q)         0.141    -0.427 f  rst_reg/Q
                         net (fo=793, routed)         0.657     0.230    hci0/uart_blk/uart_tx_blk/rst
    SLICE_X40Y56         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_data_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1539, routed)        0.831    -0.338    hci0/uart_blk/uart_tx_blk/clk_out1
    SLICE_X40Y56         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_data_reg[3]/C
                         clock pessimism              0.034    -0.303    
    SLICE_X40Y56         FDCE (Remov_fdce_C_CLR)     -0.092    -0.395    hci0/uart_blk/uart_tx_blk/q_data_reg[3]
  -------------------------------------------------------------------
                         required time                          0.395    
                         arrival time                           0.230    
  -------------------------------------------------------------------
                         slack                                  0.625    

Slack (MET) :             0.625ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_data_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.797ns  (logic 0.141ns (17.686%)  route 0.656ns (82.314%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.339ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1539, routed)        0.561    -0.568    clk
    SLICE_X31Y53         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y53         FDPE (Prop_fdpe_C_Q)         0.141    -0.427 f  rst_reg/Q
                         net (fo=793, routed)         0.656     0.229    hci0/uart_blk/uart_tx_blk/rst
    SLICE_X39Y56         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_data_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1539, routed)        0.829    -0.339    hci0/uart_blk/uart_tx_blk/clk_out1
    SLICE_X39Y56         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_data_reg[0]/C
                         clock pessimism              0.034    -0.304    
    SLICE_X39Y56         FDCE (Remov_fdce_C_CLR)     -0.092    -0.396    hci0/uart_blk/uart_tx_blk/q_data_reg[0]
  -------------------------------------------------------------------
                         required time                          0.396    
                         arrival time                           0.229    
  -------------------------------------------------------------------
                         slack                                  0.625    

Slack (MET) :             0.625ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_data_reg[4]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.797ns  (logic 0.141ns (17.686%)  route 0.656ns (82.314%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.339ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1539, routed)        0.561    -0.568    clk
    SLICE_X31Y53         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y53         FDPE (Prop_fdpe_C_Q)         0.141    -0.427 f  rst_reg/Q
                         net (fo=793, routed)         0.656     0.229    hci0/uart_blk/uart_tx_blk/rst
    SLICE_X39Y56         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_data_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1539, routed)        0.829    -0.339    hci0/uart_blk/uart_tx_blk/clk_out1
    SLICE_X39Y56         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_data_reg[4]/C
                         clock pessimism              0.034    -0.304    
    SLICE_X39Y56         FDCE (Remov_fdce_C_CLR)     -0.092    -0.396    hci0/uart_blk/uart_tx_blk/q_data_reg[4]
  -------------------------------------------------------------------
                         required time                          0.396    
                         arrival time                           0.229    
  -------------------------------------------------------------------
                         slack                                  0.625    

Slack (MET) :             0.625ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_data_reg[5]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.797ns  (logic 0.141ns (17.686%)  route 0.656ns (82.314%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.339ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1539, routed)        0.561    -0.568    clk
    SLICE_X31Y53         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y53         FDPE (Prop_fdpe_C_Q)         0.141    -0.427 f  rst_reg/Q
                         net (fo=793, routed)         0.656     0.229    hci0/uart_blk/uart_tx_blk/rst
    SLICE_X39Y56         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_data_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1539, routed)        0.829    -0.339    hci0/uart_blk/uart_tx_blk/clk_out1
    SLICE_X39Y56         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_data_reg[5]/C
                         clock pessimism              0.034    -0.304    
    SLICE_X39Y56         FDCE (Remov_fdce_C_CLR)     -0.092    -0.396    hci0/uart_blk/uart_tx_blk/q_data_reg[5]
  -------------------------------------------------------------------
                         required time                          0.396    
                         arrival time                           0.229    
  -------------------------------------------------------------------
                         slack                                  0.625    

Slack (MET) :             0.625ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_data_reg[6]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.797ns  (logic 0.141ns (17.686%)  route 0.656ns (82.314%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.339ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1539, routed)        0.561    -0.568    clk
    SLICE_X31Y53         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y53         FDPE (Prop_fdpe_C_Q)         0.141    -0.427 f  rst_reg/Q
                         net (fo=793, routed)         0.656     0.229    hci0/uart_blk/uart_tx_blk/rst
    SLICE_X39Y56         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_data_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1539, routed)        0.829    -0.339    hci0/uart_blk/uart_tx_blk/clk_out1
    SLICE_X39Y56         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_data_reg[6]/C
                         clock pessimism              0.034    -0.304    
    SLICE_X39Y56         FDCE (Remov_fdce_C_CLR)     -0.092    -0.396    hci0/uart_blk/uart_tx_blk/q_data_reg[6]
  -------------------------------------------------------------------
                         required time                          0.396    
                         arrival time                           0.229    
  -------------------------------------------------------------------
                         slack                                  0.625    

Slack (MET) :             0.625ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_data_reg[7]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.797ns  (logic 0.141ns (17.686%)  route 0.656ns (82.314%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.339ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1539, routed)        0.561    -0.568    clk
    SLICE_X31Y53         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y53         FDPE (Prop_fdpe_C_Q)         0.141    -0.427 f  rst_reg/Q
                         net (fo=793, routed)         0.656     0.229    hci0/uart_blk/uart_tx_blk/rst
    SLICE_X39Y56         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_data_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1539, routed)        0.829    -0.339    hci0/uart_blk/uart_tx_blk/clk_out1
    SLICE_X39Y56         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_data_reg[7]/C
                         clock pessimism              0.034    -0.304    
    SLICE_X39Y56         FDCE (Remov_fdce_C_CLR)     -0.092    -0.396    hci0/uart_blk/uart_tx_blk/q_data_reg[7]
  -------------------------------------------------------------------
                         required time                          0.396    
                         arrival time                           0.229    
  -------------------------------------------------------------------
                         slack                                  0.625    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        4.927ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.538ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.927ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/q_rx_parity_err_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.483ns  (logic 0.456ns (10.172%)  route 4.027ns (89.828%))
  Logic Levels:           0  
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.076ns = ( 7.924 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.466ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1539, routed)        1.553    -2.466    clk
    SLICE_X31Y53         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y53         FDPE (Prop_fdpe_C_Q)         0.456    -2.010 f  rst_reg/Q
                         net (fo=793, routed)         4.027     2.017    hci0/uart_blk/rst
    SLICE_X43Y50         FDCE                                         f  hci0/uart_blk/q_rx_parity_err_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1539, routed)        1.438     7.924    hci0/uart_blk/clk_out1
    SLICE_X43Y50         FDCE                                         r  hci0/uart_blk/q_rx_parity_err_reg/C
                         clock pessimism             -0.498     7.426    
                         clock uncertainty           -0.077     7.348    
    SLICE_X43Y50         FDCE (Recov_fdce_C_CLR)     -0.405     6.943    hci0/uart_blk/q_rx_parity_err_reg
  -------------------------------------------------------------------
                         required time                          6.943    
                         arrival time                          -2.017    
  -------------------------------------------------------------------
                         slack                                  4.927    

Slack (MET) :             5.152ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_state_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.258ns  (logic 0.456ns (10.709%)  route 3.802ns (89.291%))
  Logic Levels:           0  
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.075ns = ( 7.925 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.466ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1539, routed)        1.553    -2.466    clk
    SLICE_X31Y53         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y53         FDPE (Prop_fdpe_C_Q)         0.456    -2.010 f  rst_reg/Q
                         net (fo=793, routed)         3.802     1.792    hci0/uart_blk/uart_rx_blk/rst
    SLICE_X47Y52         FDCE                                         f  hci0/uart_blk/uart_rx_blk/q_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1539, routed)        1.439     7.925    hci0/uart_blk/uart_rx_blk/clk_out1
    SLICE_X47Y52         FDCE                                         r  hci0/uart_blk/uart_rx_blk/q_state_reg[1]/C
                         clock pessimism             -0.498     7.427    
                         clock uncertainty           -0.077     7.349    
    SLICE_X47Y52         FDCE (Recov_fdce_C_CLR)     -0.405     6.944    hci0/uart_blk/uart_rx_blk/q_state_reg[1]
  -------------------------------------------------------------------
                         required time                          6.944    
                         arrival time                          -1.792    
  -------------------------------------------------------------------
                         slack                                  5.152    

Slack (MET) :             5.285ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_state_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.125ns  (logic 0.456ns (11.055%)  route 3.669ns (88.945%))
  Logic Levels:           0  
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.075ns = ( 7.925 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.466ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1539, routed)        1.553    -2.466    clk
    SLICE_X31Y53         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y53         FDPE (Prop_fdpe_C_Q)         0.456    -2.010 f  rst_reg/Q
                         net (fo=793, routed)         3.669     1.659    hci0/uart_blk/uart_rx_blk/rst
    SLICE_X47Y50         FDCE                                         f  hci0/uart_blk/uart_rx_blk/q_state_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1539, routed)        1.439     7.925    hci0/uart_blk/uart_rx_blk/clk_out1
    SLICE_X47Y50         FDCE                                         r  hci0/uart_blk/uart_rx_blk/q_state_reg[2]/C
                         clock pessimism             -0.498     7.427    
                         clock uncertainty           -0.077     7.349    
    SLICE_X47Y50         FDCE (Recov_fdce_C_CLR)     -0.405     6.944    hci0/uart_blk/uart_rx_blk/q_state_reg[2]
  -------------------------------------------------------------------
                         required time                          6.944    
                         arrival time                          -1.659    
  -------------------------------------------------------------------
                         slack                                  5.285    

Slack (MET) :             5.285ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_state_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.125ns  (logic 0.456ns (11.055%)  route 3.669ns (88.945%))
  Logic Levels:           0  
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.075ns = ( 7.925 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.466ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1539, routed)        1.553    -2.466    clk
    SLICE_X31Y53         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y53         FDPE (Prop_fdpe_C_Q)         0.456    -2.010 f  rst_reg/Q
                         net (fo=793, routed)         3.669     1.659    hci0/uart_blk/uart_rx_blk/rst
    SLICE_X47Y50         FDCE                                         f  hci0/uart_blk/uart_rx_blk/q_state_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1539, routed)        1.439     7.925    hci0/uart_blk/uart_rx_blk/clk_out1
    SLICE_X47Y50         FDCE                                         r  hci0/uart_blk/uart_rx_blk/q_state_reg[3]/C
                         clock pessimism             -0.498     7.427    
                         clock uncertainty           -0.077     7.349    
    SLICE_X47Y50         FDCE (Recov_fdce_C_CLR)     -0.405     6.944    hci0/uart_blk/uart_rx_blk/q_state_reg[3]
  -------------------------------------------------------------------
                         required time                          6.944    
                         arrival time                          -1.659    
  -------------------------------------------------------------------
                         slack                                  5.285    

Slack (MET) :             5.285ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_state_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.125ns  (logic 0.456ns (11.055%)  route 3.669ns (88.945%))
  Logic Levels:           0  
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.075ns = ( 7.925 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.466ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1539, routed)        1.553    -2.466    clk
    SLICE_X31Y53         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y53         FDPE (Prop_fdpe_C_Q)         0.456    -2.010 f  rst_reg/Q
                         net (fo=793, routed)         3.669     1.659    hci0/uart_blk/uart_rx_blk/rst
    SLICE_X47Y50         FDCE                                         f  hci0/uart_blk/uart_rx_blk/q_state_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1539, routed)        1.439     7.925    hci0/uart_blk/uart_rx_blk/clk_out1
    SLICE_X47Y50         FDCE                                         r  hci0/uart_blk/uart_rx_blk/q_state_reg[4]/C
                         clock pessimism             -0.498     7.427    
                         clock uncertainty           -0.077     7.349    
    SLICE_X47Y50         FDCE (Recov_fdce_C_CLR)     -0.405     6.944    hci0/uart_blk/uart_rx_blk/q_state_reg[4]
  -------------------------------------------------------------------
                         required time                          6.944    
                         arrival time                          -1.659    
  -------------------------------------------------------------------
                         slack                                  5.285    

Slack (MET) :             5.316ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[8]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.141ns  (logic 0.456ns (11.012%)  route 3.685ns (88.988%))
  Logic Levels:           0  
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.072ns = ( 7.928 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.466ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1539, routed)        1.553    -2.466    clk
    SLICE_X31Y53         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y53         FDPE (Prop_fdpe_C_Q)         0.456    -2.010 f  rst_reg/Q
                         net (fo=793, routed)         3.685     1.675    hci0/uart_blk/uart_baud_clk_blk/rst
    SLICE_X52Y54         FDCE                                         f  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1539, routed)        1.442     7.928    hci0/uart_blk/uart_baud_clk_blk/clk_out1
    SLICE_X52Y54         FDCE                                         r  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[8]/C
                         clock pessimism             -0.498     7.430    
                         clock uncertainty           -0.077     7.352    
    SLICE_X52Y54         FDCE (Recov_fdce_C_CLR)     -0.361     6.991    hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[8]
  -------------------------------------------------------------------
                         required time                          6.991    
                         arrival time                          -1.675    
  -------------------------------------------------------------------
                         slack                                  5.316    

Slack (MET) :             5.316ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[9]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.141ns  (logic 0.456ns (11.012%)  route 3.685ns (88.988%))
  Logic Levels:           0  
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.072ns = ( 7.928 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.466ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1539, routed)        1.553    -2.466    clk
    SLICE_X31Y53         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y53         FDPE (Prop_fdpe_C_Q)         0.456    -2.010 f  rst_reg/Q
                         net (fo=793, routed)         3.685     1.675    hci0/uart_blk/uart_baud_clk_blk/rst
    SLICE_X52Y54         FDCE                                         f  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1539, routed)        1.442     7.928    hci0/uart_blk/uart_baud_clk_blk/clk_out1
    SLICE_X52Y54         FDCE                                         r  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[9]/C
                         clock pessimism             -0.498     7.430    
                         clock uncertainty           -0.077     7.352    
    SLICE_X52Y54         FDCE (Recov_fdce_C_CLR)     -0.361     6.991    hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[9]
  -------------------------------------------------------------------
                         required time                          6.991    
                         arrival time                          -1.675    
  -------------------------------------------------------------------
                         slack                                  5.316    

Slack (MET) :             5.331ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_state_reg[0]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.125ns  (logic 0.456ns (11.055%)  route 3.669ns (88.945%))
  Logic Levels:           0  
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.075ns = ( 7.925 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.466ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1539, routed)        1.553    -2.466    clk
    SLICE_X31Y53         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y53         FDPE (Prop_fdpe_C_Q)         0.456    -2.010 f  rst_reg/Q
                         net (fo=793, routed)         3.669     1.659    hci0/uart_blk/uart_rx_blk/rst
    SLICE_X47Y50         FDPE                                         f  hci0/uart_blk/uart_rx_blk/q_state_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1539, routed)        1.439     7.925    hci0/uart_blk/uart_rx_blk/clk_out1
    SLICE_X47Y50         FDPE                                         r  hci0/uart_blk/uart_rx_blk/q_state_reg[0]/C
                         clock pessimism             -0.498     7.427    
                         clock uncertainty           -0.077     7.349    
    SLICE_X47Y50         FDPE (Recov_fdpe_C_PRE)     -0.359     6.990    hci0/uart_blk/uart_rx_blk/q_state_reg[0]
  -------------------------------------------------------------------
                         required time                          6.990    
                         arrival time                          -1.659    
  -------------------------------------------------------------------
                         slack                                  5.331    

Slack (MET) :             5.358ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[6]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.141ns  (logic 0.456ns (11.012%)  route 3.685ns (88.988%))
  Logic Levels:           0  
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.072ns = ( 7.928 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.466ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1539, routed)        1.553    -2.466    clk
    SLICE_X31Y53         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y53         FDPE (Prop_fdpe_C_Q)         0.456    -2.010 f  rst_reg/Q
                         net (fo=793, routed)         3.685     1.675    hci0/uart_blk/uart_baud_clk_blk/rst
    SLICE_X52Y54         FDCE                                         f  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1539, routed)        1.442     7.928    hci0/uart_blk/uart_baud_clk_blk/clk_out1
    SLICE_X52Y54         FDCE                                         r  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[6]/C
                         clock pessimism             -0.498     7.430    
                         clock uncertainty           -0.077     7.352    
    SLICE_X52Y54         FDCE (Recov_fdce_C_CLR)     -0.319     7.033    hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                          7.033    
                         arrival time                          -1.675    
  -------------------------------------------------------------------
                         slack                                  5.358    

Slack (MET) :             5.358ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[7]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.141ns  (logic 0.456ns (11.012%)  route 3.685ns (88.988%))
  Logic Levels:           0  
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.072ns = ( 7.928 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.466ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1539, routed)        1.553    -2.466    clk
    SLICE_X31Y53         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y53         FDPE (Prop_fdpe_C_Q)         0.456    -2.010 f  rst_reg/Q
                         net (fo=793, routed)         3.685     1.675    hci0/uart_blk/uart_baud_clk_blk/rst
    SLICE_X52Y54         FDCE                                         f  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1539, routed)        1.442     7.928    hci0/uart_blk/uart_baud_clk_blk/clk_out1
    SLICE_X52Y54         FDCE                                         r  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[7]/C
                         clock pessimism             -0.498     7.430    
                         clock uncertainty           -0.077     7.352    
    SLICE_X52Y54         FDCE (Recov_fdce_C_CLR)     -0.319     7.033    hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                          7.033    
                         arrival time                          -1.675    
  -------------------------------------------------------------------
                         slack                                  5.358    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.538ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_parity_bit_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.789ns  (logic 0.141ns (17.879%)  route 0.648ns (82.121%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.338ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.034ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1539, routed)        0.561    -0.568    clk
    SLICE_X31Y53         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y53         FDPE (Prop_fdpe_C_Q)         0.141    -0.427 f  rst_reg/Q
                         net (fo=793, routed)         0.648     0.220    hci0/uart_blk/uart_tx_blk/rst
    SLICE_X43Y56         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_parity_bit_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1539, routed)        0.831    -0.338    hci0/uart_blk/uart_tx_blk/clk_out1
    SLICE_X43Y56         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_parity_bit_reg/C
                         clock pessimism              0.034    -0.303    
                         clock uncertainty            0.077    -0.226    
    SLICE_X43Y56         FDCE (Remov_fdce_C_CLR)     -0.092    -0.318    hci0/uart_blk/uart_tx_blk/q_parity_bit_reg
  -------------------------------------------------------------------
                         required time                          0.318    
                         arrival time                           0.220    
  -------------------------------------------------------------------
                         slack                                  0.538    

Slack (MET) :             0.541ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_tx_reg/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.789ns  (logic 0.141ns (17.879%)  route 0.648ns (82.121%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.338ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.034ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1539, routed)        0.561    -0.568    clk
    SLICE_X31Y53         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y53         FDPE (Prop_fdpe_C_Q)         0.141    -0.427 f  rst_reg/Q
                         net (fo=793, routed)         0.648     0.220    hci0/uart_blk/uart_tx_blk/rst
    SLICE_X43Y56         FDPE                                         f  hci0/uart_blk/uart_tx_blk/q_tx_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1539, routed)        0.831    -0.338    hci0/uart_blk/uart_tx_blk/clk_out1
    SLICE_X43Y56         FDPE                                         r  hci0/uart_blk/uart_tx_blk/q_tx_reg/C
                         clock pessimism              0.034    -0.303    
                         clock uncertainty            0.077    -0.226    
    SLICE_X43Y56         FDPE (Remov_fdpe_C_PRE)     -0.095    -0.321    hci0/uart_blk/uart_tx_blk/q_tx_reg
  -------------------------------------------------------------------
                         required time                          0.321    
                         arrival time                           0.220    
  -------------------------------------------------------------------
                         slack                                  0.541    

Slack (MET) :             0.548ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_data_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.798ns  (logic 0.141ns (17.668%)  route 0.657ns (82.332%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.338ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.034ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1539, routed)        0.561    -0.568    clk
    SLICE_X31Y53         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y53         FDPE (Prop_fdpe_C_Q)         0.141    -0.427 f  rst_reg/Q
                         net (fo=793, routed)         0.657     0.230    hci0/uart_blk/uart_tx_blk/rst
    SLICE_X40Y56         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_data_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1539, routed)        0.831    -0.338    hci0/uart_blk/uart_tx_blk/clk_out1
    SLICE_X40Y56         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_data_reg[1]/C
                         clock pessimism              0.034    -0.303    
                         clock uncertainty            0.077    -0.226    
    SLICE_X40Y56         FDCE (Remov_fdce_C_CLR)     -0.092    -0.318    hci0/uart_blk/uart_tx_blk/q_data_reg[1]
  -------------------------------------------------------------------
                         required time                          0.318    
                         arrival time                           0.230    
  -------------------------------------------------------------------
                         slack                                  0.548    

Slack (MET) :             0.548ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_data_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.798ns  (logic 0.141ns (17.668%)  route 0.657ns (82.332%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.338ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.034ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1539, routed)        0.561    -0.568    clk
    SLICE_X31Y53         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y53         FDPE (Prop_fdpe_C_Q)         0.141    -0.427 f  rst_reg/Q
                         net (fo=793, routed)         0.657     0.230    hci0/uart_blk/uart_tx_blk/rst
    SLICE_X40Y56         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_data_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1539, routed)        0.831    -0.338    hci0/uart_blk/uart_tx_blk/clk_out1
    SLICE_X40Y56         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_data_reg[2]/C
                         clock pessimism              0.034    -0.303    
                         clock uncertainty            0.077    -0.226    
    SLICE_X40Y56         FDCE (Remov_fdce_C_CLR)     -0.092    -0.318    hci0/uart_blk/uart_tx_blk/q_data_reg[2]
  -------------------------------------------------------------------
                         required time                          0.318    
                         arrival time                           0.230    
  -------------------------------------------------------------------
                         slack                                  0.548    

Slack (MET) :             0.548ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_data_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.798ns  (logic 0.141ns (17.668%)  route 0.657ns (82.332%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.338ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.034ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1539, routed)        0.561    -0.568    clk
    SLICE_X31Y53         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y53         FDPE (Prop_fdpe_C_Q)         0.141    -0.427 f  rst_reg/Q
                         net (fo=793, routed)         0.657     0.230    hci0/uart_blk/uart_tx_blk/rst
    SLICE_X40Y56         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_data_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1539, routed)        0.831    -0.338    hci0/uart_blk/uart_tx_blk/clk_out1
    SLICE_X40Y56         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_data_reg[3]/C
                         clock pessimism              0.034    -0.303    
                         clock uncertainty            0.077    -0.226    
    SLICE_X40Y56         FDCE (Remov_fdce_C_CLR)     -0.092    -0.318    hci0/uart_blk/uart_tx_blk/q_data_reg[3]
  -------------------------------------------------------------------
                         required time                          0.318    
                         arrival time                           0.230    
  -------------------------------------------------------------------
                         slack                                  0.548    

Slack (MET) :             0.548ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_data_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.797ns  (logic 0.141ns (17.686%)  route 0.656ns (82.314%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.339ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.034ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1539, routed)        0.561    -0.568    clk
    SLICE_X31Y53         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y53         FDPE (Prop_fdpe_C_Q)         0.141    -0.427 f  rst_reg/Q
                         net (fo=793, routed)         0.656     0.229    hci0/uart_blk/uart_tx_blk/rst
    SLICE_X39Y56         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_data_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1539, routed)        0.829    -0.339    hci0/uart_blk/uart_tx_blk/clk_out1
    SLICE_X39Y56         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_data_reg[0]/C
                         clock pessimism              0.034    -0.304    
                         clock uncertainty            0.077    -0.227    
    SLICE_X39Y56         FDCE (Remov_fdce_C_CLR)     -0.092    -0.319    hci0/uart_blk/uart_tx_blk/q_data_reg[0]
  -------------------------------------------------------------------
                         required time                          0.319    
                         arrival time                           0.229    
  -------------------------------------------------------------------
                         slack                                  0.548    

Slack (MET) :             0.548ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_data_reg[4]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.797ns  (logic 0.141ns (17.686%)  route 0.656ns (82.314%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.339ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.034ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1539, routed)        0.561    -0.568    clk
    SLICE_X31Y53         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y53         FDPE (Prop_fdpe_C_Q)         0.141    -0.427 f  rst_reg/Q
                         net (fo=793, routed)         0.656     0.229    hci0/uart_blk/uart_tx_blk/rst
    SLICE_X39Y56         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_data_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1539, routed)        0.829    -0.339    hci0/uart_blk/uart_tx_blk/clk_out1
    SLICE_X39Y56         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_data_reg[4]/C
                         clock pessimism              0.034    -0.304    
                         clock uncertainty            0.077    -0.227    
    SLICE_X39Y56         FDCE (Remov_fdce_C_CLR)     -0.092    -0.319    hci0/uart_blk/uart_tx_blk/q_data_reg[4]
  -------------------------------------------------------------------
                         required time                          0.319    
                         arrival time                           0.229    
  -------------------------------------------------------------------
                         slack                                  0.548    

Slack (MET) :             0.548ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_data_reg[5]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.797ns  (logic 0.141ns (17.686%)  route 0.656ns (82.314%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.339ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.034ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1539, routed)        0.561    -0.568    clk
    SLICE_X31Y53         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y53         FDPE (Prop_fdpe_C_Q)         0.141    -0.427 f  rst_reg/Q
                         net (fo=793, routed)         0.656     0.229    hci0/uart_blk/uart_tx_blk/rst
    SLICE_X39Y56         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_data_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1539, routed)        0.829    -0.339    hci0/uart_blk/uart_tx_blk/clk_out1
    SLICE_X39Y56         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_data_reg[5]/C
                         clock pessimism              0.034    -0.304    
                         clock uncertainty            0.077    -0.227    
    SLICE_X39Y56         FDCE (Remov_fdce_C_CLR)     -0.092    -0.319    hci0/uart_blk/uart_tx_blk/q_data_reg[5]
  -------------------------------------------------------------------
                         required time                          0.319    
                         arrival time                           0.229    
  -------------------------------------------------------------------
                         slack                                  0.548    

Slack (MET) :             0.548ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_data_reg[6]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.797ns  (logic 0.141ns (17.686%)  route 0.656ns (82.314%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.339ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.034ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1539, routed)        0.561    -0.568    clk
    SLICE_X31Y53         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y53         FDPE (Prop_fdpe_C_Q)         0.141    -0.427 f  rst_reg/Q
                         net (fo=793, routed)         0.656     0.229    hci0/uart_blk/uart_tx_blk/rst
    SLICE_X39Y56         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_data_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1539, routed)        0.829    -0.339    hci0/uart_blk/uart_tx_blk/clk_out1
    SLICE_X39Y56         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_data_reg[6]/C
                         clock pessimism              0.034    -0.304    
                         clock uncertainty            0.077    -0.227    
    SLICE_X39Y56         FDCE (Remov_fdce_C_CLR)     -0.092    -0.319    hci0/uart_blk/uart_tx_blk/q_data_reg[6]
  -------------------------------------------------------------------
                         required time                          0.319    
                         arrival time                           0.229    
  -------------------------------------------------------------------
                         slack                                  0.548    

Slack (MET) :             0.548ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_data_reg[7]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.797ns  (logic 0.141ns (17.686%)  route 0.656ns (82.314%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.339ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.034ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1539, routed)        0.561    -0.568    clk
    SLICE_X31Y53         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y53         FDPE (Prop_fdpe_C_Q)         0.141    -0.427 f  rst_reg/Q
                         net (fo=793, routed)         0.656     0.229    hci0/uart_blk/uart_tx_blk/rst
    SLICE_X39Y56         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_data_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1539, routed)        0.829    -0.339    hci0/uart_blk/uart_tx_blk/clk_out1
    SLICE_X39Y56         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_data_reg[7]/C
                         clock pessimism              0.034    -0.304    
                         clock uncertainty            0.077    -0.227    
    SLICE_X39Y56         FDCE (Remov_fdce_C_CLR)     -0.092    -0.319    hci0/uart_blk/uart_tx_blk/q_data_reg[7]
  -------------------------------------------------------------------
                         required time                          0.319    
                         arrival time                           0.229    
  -------------------------------------------------------------------
                         slack                                  0.548    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        4.927ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.538ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.927ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/q_rx_parity_err_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.483ns  (logic 0.456ns (10.172%)  route 4.027ns (89.828%))
  Logic Levels:           0  
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.076ns = ( 7.924 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.466ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1539, routed)        1.553    -2.466    clk
    SLICE_X31Y53         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y53         FDPE (Prop_fdpe_C_Q)         0.456    -2.010 f  rst_reg/Q
                         net (fo=793, routed)         4.027     2.017    hci0/uart_blk/rst
    SLICE_X43Y50         FDCE                                         f  hci0/uart_blk/q_rx_parity_err_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1539, routed)        1.438     7.924    hci0/uart_blk/clk_out1
    SLICE_X43Y50         FDCE                                         r  hci0/uart_blk/q_rx_parity_err_reg/C
                         clock pessimism             -0.498     7.426    
                         clock uncertainty           -0.077     7.348    
    SLICE_X43Y50         FDCE (Recov_fdce_C_CLR)     -0.405     6.943    hci0/uart_blk/q_rx_parity_err_reg
  -------------------------------------------------------------------
                         required time                          6.943    
                         arrival time                          -2.017    
  -------------------------------------------------------------------
                         slack                                  4.927    

Slack (MET) :             5.152ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_state_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.258ns  (logic 0.456ns (10.709%)  route 3.802ns (89.291%))
  Logic Levels:           0  
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.075ns = ( 7.925 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.466ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1539, routed)        1.553    -2.466    clk
    SLICE_X31Y53         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y53         FDPE (Prop_fdpe_C_Q)         0.456    -2.010 f  rst_reg/Q
                         net (fo=793, routed)         3.802     1.792    hci0/uart_blk/uart_rx_blk/rst
    SLICE_X47Y52         FDCE                                         f  hci0/uart_blk/uart_rx_blk/q_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1539, routed)        1.439     7.925    hci0/uart_blk/uart_rx_blk/clk_out1
    SLICE_X47Y52         FDCE                                         r  hci0/uart_blk/uart_rx_blk/q_state_reg[1]/C
                         clock pessimism             -0.498     7.427    
                         clock uncertainty           -0.077     7.349    
    SLICE_X47Y52         FDCE (Recov_fdce_C_CLR)     -0.405     6.944    hci0/uart_blk/uart_rx_blk/q_state_reg[1]
  -------------------------------------------------------------------
                         required time                          6.944    
                         arrival time                          -1.792    
  -------------------------------------------------------------------
                         slack                                  5.152    

Slack (MET) :             5.285ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_state_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.125ns  (logic 0.456ns (11.055%)  route 3.669ns (88.945%))
  Logic Levels:           0  
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.075ns = ( 7.925 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.466ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1539, routed)        1.553    -2.466    clk
    SLICE_X31Y53         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y53         FDPE (Prop_fdpe_C_Q)         0.456    -2.010 f  rst_reg/Q
                         net (fo=793, routed)         3.669     1.659    hci0/uart_blk/uart_rx_blk/rst
    SLICE_X47Y50         FDCE                                         f  hci0/uart_blk/uart_rx_blk/q_state_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1539, routed)        1.439     7.925    hci0/uart_blk/uart_rx_blk/clk_out1
    SLICE_X47Y50         FDCE                                         r  hci0/uart_blk/uart_rx_blk/q_state_reg[2]/C
                         clock pessimism             -0.498     7.427    
                         clock uncertainty           -0.077     7.349    
    SLICE_X47Y50         FDCE (Recov_fdce_C_CLR)     -0.405     6.944    hci0/uart_blk/uart_rx_blk/q_state_reg[2]
  -------------------------------------------------------------------
                         required time                          6.944    
                         arrival time                          -1.659    
  -------------------------------------------------------------------
                         slack                                  5.285    

Slack (MET) :             5.285ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_state_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.125ns  (logic 0.456ns (11.055%)  route 3.669ns (88.945%))
  Logic Levels:           0  
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.075ns = ( 7.925 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.466ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1539, routed)        1.553    -2.466    clk
    SLICE_X31Y53         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y53         FDPE (Prop_fdpe_C_Q)         0.456    -2.010 f  rst_reg/Q
                         net (fo=793, routed)         3.669     1.659    hci0/uart_blk/uart_rx_blk/rst
    SLICE_X47Y50         FDCE                                         f  hci0/uart_blk/uart_rx_blk/q_state_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1539, routed)        1.439     7.925    hci0/uart_blk/uart_rx_blk/clk_out1
    SLICE_X47Y50         FDCE                                         r  hci0/uart_blk/uart_rx_blk/q_state_reg[3]/C
                         clock pessimism             -0.498     7.427    
                         clock uncertainty           -0.077     7.349    
    SLICE_X47Y50         FDCE (Recov_fdce_C_CLR)     -0.405     6.944    hci0/uart_blk/uart_rx_blk/q_state_reg[3]
  -------------------------------------------------------------------
                         required time                          6.944    
                         arrival time                          -1.659    
  -------------------------------------------------------------------
                         slack                                  5.285    

Slack (MET) :             5.285ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_state_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.125ns  (logic 0.456ns (11.055%)  route 3.669ns (88.945%))
  Logic Levels:           0  
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.075ns = ( 7.925 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.466ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1539, routed)        1.553    -2.466    clk
    SLICE_X31Y53         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y53         FDPE (Prop_fdpe_C_Q)         0.456    -2.010 f  rst_reg/Q
                         net (fo=793, routed)         3.669     1.659    hci0/uart_blk/uart_rx_blk/rst
    SLICE_X47Y50         FDCE                                         f  hci0/uart_blk/uart_rx_blk/q_state_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1539, routed)        1.439     7.925    hci0/uart_blk/uart_rx_blk/clk_out1
    SLICE_X47Y50         FDCE                                         r  hci0/uart_blk/uart_rx_blk/q_state_reg[4]/C
                         clock pessimism             -0.498     7.427    
                         clock uncertainty           -0.077     7.349    
    SLICE_X47Y50         FDCE (Recov_fdce_C_CLR)     -0.405     6.944    hci0/uart_blk/uart_rx_blk/q_state_reg[4]
  -------------------------------------------------------------------
                         required time                          6.944    
                         arrival time                          -1.659    
  -------------------------------------------------------------------
                         slack                                  5.285    

Slack (MET) :             5.316ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[8]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.141ns  (logic 0.456ns (11.012%)  route 3.685ns (88.988%))
  Logic Levels:           0  
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.072ns = ( 7.928 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.466ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1539, routed)        1.553    -2.466    clk
    SLICE_X31Y53         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y53         FDPE (Prop_fdpe_C_Q)         0.456    -2.010 f  rst_reg/Q
                         net (fo=793, routed)         3.685     1.675    hci0/uart_blk/uart_baud_clk_blk/rst
    SLICE_X52Y54         FDCE                                         f  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1539, routed)        1.442     7.928    hci0/uart_blk/uart_baud_clk_blk/clk_out1
    SLICE_X52Y54         FDCE                                         r  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[8]/C
                         clock pessimism             -0.498     7.430    
                         clock uncertainty           -0.077     7.352    
    SLICE_X52Y54         FDCE (Recov_fdce_C_CLR)     -0.361     6.991    hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[8]
  -------------------------------------------------------------------
                         required time                          6.991    
                         arrival time                          -1.675    
  -------------------------------------------------------------------
                         slack                                  5.316    

Slack (MET) :             5.316ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[9]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.141ns  (logic 0.456ns (11.012%)  route 3.685ns (88.988%))
  Logic Levels:           0  
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.072ns = ( 7.928 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.466ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1539, routed)        1.553    -2.466    clk
    SLICE_X31Y53         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y53         FDPE (Prop_fdpe_C_Q)         0.456    -2.010 f  rst_reg/Q
                         net (fo=793, routed)         3.685     1.675    hci0/uart_blk/uart_baud_clk_blk/rst
    SLICE_X52Y54         FDCE                                         f  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1539, routed)        1.442     7.928    hci0/uart_blk/uart_baud_clk_blk/clk_out1
    SLICE_X52Y54         FDCE                                         r  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[9]/C
                         clock pessimism             -0.498     7.430    
                         clock uncertainty           -0.077     7.352    
    SLICE_X52Y54         FDCE (Recov_fdce_C_CLR)     -0.361     6.991    hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[9]
  -------------------------------------------------------------------
                         required time                          6.991    
                         arrival time                          -1.675    
  -------------------------------------------------------------------
                         slack                                  5.316    

Slack (MET) :             5.331ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_state_reg[0]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.125ns  (logic 0.456ns (11.055%)  route 3.669ns (88.945%))
  Logic Levels:           0  
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.075ns = ( 7.925 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.466ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1539, routed)        1.553    -2.466    clk
    SLICE_X31Y53         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y53         FDPE (Prop_fdpe_C_Q)         0.456    -2.010 f  rst_reg/Q
                         net (fo=793, routed)         3.669     1.659    hci0/uart_blk/uart_rx_blk/rst
    SLICE_X47Y50         FDPE                                         f  hci0/uart_blk/uart_rx_blk/q_state_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1539, routed)        1.439     7.925    hci0/uart_blk/uart_rx_blk/clk_out1
    SLICE_X47Y50         FDPE                                         r  hci0/uart_blk/uart_rx_blk/q_state_reg[0]/C
                         clock pessimism             -0.498     7.427    
                         clock uncertainty           -0.077     7.349    
    SLICE_X47Y50         FDPE (Recov_fdpe_C_PRE)     -0.359     6.990    hci0/uart_blk/uart_rx_blk/q_state_reg[0]
  -------------------------------------------------------------------
                         required time                          6.990    
                         arrival time                          -1.659    
  -------------------------------------------------------------------
                         slack                                  5.331    

Slack (MET) :             5.358ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[6]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.141ns  (logic 0.456ns (11.012%)  route 3.685ns (88.988%))
  Logic Levels:           0  
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.072ns = ( 7.928 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.466ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1539, routed)        1.553    -2.466    clk
    SLICE_X31Y53         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y53         FDPE (Prop_fdpe_C_Q)         0.456    -2.010 f  rst_reg/Q
                         net (fo=793, routed)         3.685     1.675    hci0/uart_blk/uart_baud_clk_blk/rst
    SLICE_X52Y54         FDCE                                         f  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1539, routed)        1.442     7.928    hci0/uart_blk/uart_baud_clk_blk/clk_out1
    SLICE_X52Y54         FDCE                                         r  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[6]/C
                         clock pessimism             -0.498     7.430    
                         clock uncertainty           -0.077     7.352    
    SLICE_X52Y54         FDCE (Recov_fdce_C_CLR)     -0.319     7.033    hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                          7.033    
                         arrival time                          -1.675    
  -------------------------------------------------------------------
                         slack                                  5.358    

Slack (MET) :             5.358ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[7]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.141ns  (logic 0.456ns (11.012%)  route 3.685ns (88.988%))
  Logic Levels:           0  
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.072ns = ( 7.928 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.466ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1539, routed)        1.553    -2.466    clk
    SLICE_X31Y53         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y53         FDPE (Prop_fdpe_C_Q)         0.456    -2.010 f  rst_reg/Q
                         net (fo=793, routed)         3.685     1.675    hci0/uart_blk/uart_baud_clk_blk/rst
    SLICE_X52Y54         FDCE                                         f  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1539, routed)        1.442     7.928    hci0/uart_blk/uart_baud_clk_blk/clk_out1
    SLICE_X52Y54         FDCE                                         r  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[7]/C
                         clock pessimism             -0.498     7.430    
                         clock uncertainty           -0.077     7.352    
    SLICE_X52Y54         FDCE (Recov_fdce_C_CLR)     -0.319     7.033    hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                          7.033    
                         arrival time                          -1.675    
  -------------------------------------------------------------------
                         slack                                  5.358    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.538ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_parity_bit_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.789ns  (logic 0.141ns (17.879%)  route 0.648ns (82.121%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.338ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.034ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1539, routed)        0.561    -0.568    clk
    SLICE_X31Y53         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y53         FDPE (Prop_fdpe_C_Q)         0.141    -0.427 f  rst_reg/Q
                         net (fo=793, routed)         0.648     0.220    hci0/uart_blk/uart_tx_blk/rst
    SLICE_X43Y56         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_parity_bit_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1539, routed)        0.831    -0.338    hci0/uart_blk/uart_tx_blk/clk_out1
    SLICE_X43Y56         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_parity_bit_reg/C
                         clock pessimism              0.034    -0.303    
                         clock uncertainty            0.077    -0.226    
    SLICE_X43Y56         FDCE (Remov_fdce_C_CLR)     -0.092    -0.318    hci0/uart_blk/uart_tx_blk/q_parity_bit_reg
  -------------------------------------------------------------------
                         required time                          0.318    
                         arrival time                           0.220    
  -------------------------------------------------------------------
                         slack                                  0.538    

Slack (MET) :             0.541ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_tx_reg/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.789ns  (logic 0.141ns (17.879%)  route 0.648ns (82.121%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.338ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.034ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1539, routed)        0.561    -0.568    clk
    SLICE_X31Y53         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y53         FDPE (Prop_fdpe_C_Q)         0.141    -0.427 f  rst_reg/Q
                         net (fo=793, routed)         0.648     0.220    hci0/uart_blk/uart_tx_blk/rst
    SLICE_X43Y56         FDPE                                         f  hci0/uart_blk/uart_tx_blk/q_tx_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1539, routed)        0.831    -0.338    hci0/uart_blk/uart_tx_blk/clk_out1
    SLICE_X43Y56         FDPE                                         r  hci0/uart_blk/uart_tx_blk/q_tx_reg/C
                         clock pessimism              0.034    -0.303    
                         clock uncertainty            0.077    -0.226    
    SLICE_X43Y56         FDPE (Remov_fdpe_C_PRE)     -0.095    -0.321    hci0/uart_blk/uart_tx_blk/q_tx_reg
  -------------------------------------------------------------------
                         required time                          0.321    
                         arrival time                           0.220    
  -------------------------------------------------------------------
                         slack                                  0.541    

Slack (MET) :             0.548ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_data_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.798ns  (logic 0.141ns (17.668%)  route 0.657ns (82.332%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.338ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.034ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1539, routed)        0.561    -0.568    clk
    SLICE_X31Y53         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y53         FDPE (Prop_fdpe_C_Q)         0.141    -0.427 f  rst_reg/Q
                         net (fo=793, routed)         0.657     0.230    hci0/uart_blk/uart_tx_blk/rst
    SLICE_X40Y56         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_data_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1539, routed)        0.831    -0.338    hci0/uart_blk/uart_tx_blk/clk_out1
    SLICE_X40Y56         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_data_reg[1]/C
                         clock pessimism              0.034    -0.303    
                         clock uncertainty            0.077    -0.226    
    SLICE_X40Y56         FDCE (Remov_fdce_C_CLR)     -0.092    -0.318    hci0/uart_blk/uart_tx_blk/q_data_reg[1]
  -------------------------------------------------------------------
                         required time                          0.318    
                         arrival time                           0.230    
  -------------------------------------------------------------------
                         slack                                  0.548    

Slack (MET) :             0.548ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_data_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.798ns  (logic 0.141ns (17.668%)  route 0.657ns (82.332%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.338ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.034ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1539, routed)        0.561    -0.568    clk
    SLICE_X31Y53         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y53         FDPE (Prop_fdpe_C_Q)         0.141    -0.427 f  rst_reg/Q
                         net (fo=793, routed)         0.657     0.230    hci0/uart_blk/uart_tx_blk/rst
    SLICE_X40Y56         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_data_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1539, routed)        0.831    -0.338    hci0/uart_blk/uart_tx_blk/clk_out1
    SLICE_X40Y56         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_data_reg[2]/C
                         clock pessimism              0.034    -0.303    
                         clock uncertainty            0.077    -0.226    
    SLICE_X40Y56         FDCE (Remov_fdce_C_CLR)     -0.092    -0.318    hci0/uart_blk/uart_tx_blk/q_data_reg[2]
  -------------------------------------------------------------------
                         required time                          0.318    
                         arrival time                           0.230    
  -------------------------------------------------------------------
                         slack                                  0.548    

Slack (MET) :             0.548ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_data_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.798ns  (logic 0.141ns (17.668%)  route 0.657ns (82.332%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.338ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.034ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1539, routed)        0.561    -0.568    clk
    SLICE_X31Y53         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y53         FDPE (Prop_fdpe_C_Q)         0.141    -0.427 f  rst_reg/Q
                         net (fo=793, routed)         0.657     0.230    hci0/uart_blk/uart_tx_blk/rst
    SLICE_X40Y56         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_data_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1539, routed)        0.831    -0.338    hci0/uart_blk/uart_tx_blk/clk_out1
    SLICE_X40Y56         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_data_reg[3]/C
                         clock pessimism              0.034    -0.303    
                         clock uncertainty            0.077    -0.226    
    SLICE_X40Y56         FDCE (Remov_fdce_C_CLR)     -0.092    -0.318    hci0/uart_blk/uart_tx_blk/q_data_reg[3]
  -------------------------------------------------------------------
                         required time                          0.318    
                         arrival time                           0.230    
  -------------------------------------------------------------------
                         slack                                  0.548    

Slack (MET) :             0.548ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_data_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.797ns  (logic 0.141ns (17.686%)  route 0.656ns (82.314%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.339ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.034ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1539, routed)        0.561    -0.568    clk
    SLICE_X31Y53         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y53         FDPE (Prop_fdpe_C_Q)         0.141    -0.427 f  rst_reg/Q
                         net (fo=793, routed)         0.656     0.229    hci0/uart_blk/uart_tx_blk/rst
    SLICE_X39Y56         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_data_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1539, routed)        0.829    -0.339    hci0/uart_blk/uart_tx_blk/clk_out1
    SLICE_X39Y56         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_data_reg[0]/C
                         clock pessimism              0.034    -0.304    
                         clock uncertainty            0.077    -0.227    
    SLICE_X39Y56         FDCE (Remov_fdce_C_CLR)     -0.092    -0.319    hci0/uart_blk/uart_tx_blk/q_data_reg[0]
  -------------------------------------------------------------------
                         required time                          0.319    
                         arrival time                           0.229    
  -------------------------------------------------------------------
                         slack                                  0.548    

Slack (MET) :             0.548ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_data_reg[4]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.797ns  (logic 0.141ns (17.686%)  route 0.656ns (82.314%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.339ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.034ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1539, routed)        0.561    -0.568    clk
    SLICE_X31Y53         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y53         FDPE (Prop_fdpe_C_Q)         0.141    -0.427 f  rst_reg/Q
                         net (fo=793, routed)         0.656     0.229    hci0/uart_blk/uart_tx_blk/rst
    SLICE_X39Y56         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_data_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1539, routed)        0.829    -0.339    hci0/uart_blk/uart_tx_blk/clk_out1
    SLICE_X39Y56         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_data_reg[4]/C
                         clock pessimism              0.034    -0.304    
                         clock uncertainty            0.077    -0.227    
    SLICE_X39Y56         FDCE (Remov_fdce_C_CLR)     -0.092    -0.319    hci0/uart_blk/uart_tx_blk/q_data_reg[4]
  -------------------------------------------------------------------
                         required time                          0.319    
                         arrival time                           0.229    
  -------------------------------------------------------------------
                         slack                                  0.548    

Slack (MET) :             0.548ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_data_reg[5]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.797ns  (logic 0.141ns (17.686%)  route 0.656ns (82.314%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.339ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.034ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1539, routed)        0.561    -0.568    clk
    SLICE_X31Y53         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y53         FDPE (Prop_fdpe_C_Q)         0.141    -0.427 f  rst_reg/Q
                         net (fo=793, routed)         0.656     0.229    hci0/uart_blk/uart_tx_blk/rst
    SLICE_X39Y56         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_data_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1539, routed)        0.829    -0.339    hci0/uart_blk/uart_tx_blk/clk_out1
    SLICE_X39Y56         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_data_reg[5]/C
                         clock pessimism              0.034    -0.304    
                         clock uncertainty            0.077    -0.227    
    SLICE_X39Y56         FDCE (Remov_fdce_C_CLR)     -0.092    -0.319    hci0/uart_blk/uart_tx_blk/q_data_reg[5]
  -------------------------------------------------------------------
                         required time                          0.319    
                         arrival time                           0.229    
  -------------------------------------------------------------------
                         slack                                  0.548    

Slack (MET) :             0.548ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_data_reg[6]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.797ns  (logic 0.141ns (17.686%)  route 0.656ns (82.314%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.339ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.034ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1539, routed)        0.561    -0.568    clk
    SLICE_X31Y53         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y53         FDPE (Prop_fdpe_C_Q)         0.141    -0.427 f  rst_reg/Q
                         net (fo=793, routed)         0.656     0.229    hci0/uart_blk/uart_tx_blk/rst
    SLICE_X39Y56         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_data_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1539, routed)        0.829    -0.339    hci0/uart_blk/uart_tx_blk/clk_out1
    SLICE_X39Y56         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_data_reg[6]/C
                         clock pessimism              0.034    -0.304    
                         clock uncertainty            0.077    -0.227    
    SLICE_X39Y56         FDCE (Remov_fdce_C_CLR)     -0.092    -0.319    hci0/uart_blk/uart_tx_blk/q_data_reg[6]
  -------------------------------------------------------------------
                         required time                          0.319    
                         arrival time                           0.229    
  -------------------------------------------------------------------
                         slack                                  0.548    

Slack (MET) :             0.548ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_data_reg[7]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.797ns  (logic 0.141ns (17.686%)  route 0.656ns (82.314%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.339ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.034ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1539, routed)        0.561    -0.568    clk
    SLICE_X31Y53         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y53         FDPE (Prop_fdpe_C_Q)         0.141    -0.427 f  rst_reg/Q
                         net (fo=793, routed)         0.656     0.229    hci0/uart_blk/uart_tx_blk/rst
    SLICE_X39Y56         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_data_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1539, routed)        0.829    -0.339    hci0/uart_blk/uart_tx_blk/clk_out1
    SLICE_X39Y56         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_data_reg[7]/C
                         clock pessimism              0.034    -0.304    
                         clock uncertainty            0.077    -0.227    
    SLICE_X39Y56         FDCE (Remov_fdce_C_CLR)     -0.092    -0.319    hci0/uart_blk/uart_tx_blk/q_data_reg[7]
  -------------------------------------------------------------------
                         required time                          0.319    
                         arrival time                           0.229    
  -------------------------------------------------------------------
                         slack                                  0.548    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        4.927ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.616ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.927ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/q_rx_parity_err_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.483ns  (logic 0.456ns (10.172%)  route 4.027ns (89.828%))
  Logic Levels:           0  
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.076ns = ( 7.924 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.466ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1539, routed)        1.553    -2.466    clk
    SLICE_X31Y53         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y53         FDPE (Prop_fdpe_C_Q)         0.456    -2.010 f  rst_reg/Q
                         net (fo=793, routed)         4.027     2.017    hci0/uart_blk/rst
    SLICE_X43Y50         FDCE                                         f  hci0/uart_blk/q_rx_parity_err_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1539, routed)        1.438     7.924    hci0/uart_blk/clk_out1
    SLICE_X43Y50         FDCE                                         r  hci0/uart_blk/q_rx_parity_err_reg/C
                         clock pessimism             -0.498     7.426    
                         clock uncertainty           -0.077     7.349    
    SLICE_X43Y50         FDCE (Recov_fdce_C_CLR)     -0.405     6.944    hci0/uart_blk/q_rx_parity_err_reg
  -------------------------------------------------------------------
                         required time                          6.944    
                         arrival time                          -2.017    
  -------------------------------------------------------------------
                         slack                                  4.927    

Slack (MET) :             5.153ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_state_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.258ns  (logic 0.456ns (10.709%)  route 3.802ns (89.291%))
  Logic Levels:           0  
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.075ns = ( 7.925 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.466ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1539, routed)        1.553    -2.466    clk
    SLICE_X31Y53         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y53         FDPE (Prop_fdpe_C_Q)         0.456    -2.010 f  rst_reg/Q
                         net (fo=793, routed)         3.802     1.792    hci0/uart_blk/uart_rx_blk/rst
    SLICE_X47Y52         FDCE                                         f  hci0/uart_blk/uart_rx_blk/q_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1539, routed)        1.439     7.925    hci0/uart_blk/uart_rx_blk/clk_out1
    SLICE_X47Y52         FDCE                                         r  hci0/uart_blk/uart_rx_blk/q_state_reg[1]/C
                         clock pessimism             -0.498     7.427    
                         clock uncertainty           -0.077     7.350    
    SLICE_X47Y52         FDCE (Recov_fdce_C_CLR)     -0.405     6.945    hci0/uart_blk/uart_rx_blk/q_state_reg[1]
  -------------------------------------------------------------------
                         required time                          6.945    
                         arrival time                          -1.792    
  -------------------------------------------------------------------
                         slack                                  5.153    

Slack (MET) :             5.286ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_state_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.125ns  (logic 0.456ns (11.055%)  route 3.669ns (88.945%))
  Logic Levels:           0  
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.075ns = ( 7.925 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.466ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1539, routed)        1.553    -2.466    clk
    SLICE_X31Y53         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y53         FDPE (Prop_fdpe_C_Q)         0.456    -2.010 f  rst_reg/Q
                         net (fo=793, routed)         3.669     1.659    hci0/uart_blk/uart_rx_blk/rst
    SLICE_X47Y50         FDCE                                         f  hci0/uart_blk/uart_rx_blk/q_state_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1539, routed)        1.439     7.925    hci0/uart_blk/uart_rx_blk/clk_out1
    SLICE_X47Y50         FDCE                                         r  hci0/uart_blk/uart_rx_blk/q_state_reg[2]/C
                         clock pessimism             -0.498     7.427    
                         clock uncertainty           -0.077     7.350    
    SLICE_X47Y50         FDCE (Recov_fdce_C_CLR)     -0.405     6.945    hci0/uart_blk/uart_rx_blk/q_state_reg[2]
  -------------------------------------------------------------------
                         required time                          6.945    
                         arrival time                          -1.659    
  -------------------------------------------------------------------
                         slack                                  5.286    

Slack (MET) :             5.286ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_state_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.125ns  (logic 0.456ns (11.055%)  route 3.669ns (88.945%))
  Logic Levels:           0  
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.075ns = ( 7.925 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.466ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1539, routed)        1.553    -2.466    clk
    SLICE_X31Y53         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y53         FDPE (Prop_fdpe_C_Q)         0.456    -2.010 f  rst_reg/Q
                         net (fo=793, routed)         3.669     1.659    hci0/uart_blk/uart_rx_blk/rst
    SLICE_X47Y50         FDCE                                         f  hci0/uart_blk/uart_rx_blk/q_state_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1539, routed)        1.439     7.925    hci0/uart_blk/uart_rx_blk/clk_out1
    SLICE_X47Y50         FDCE                                         r  hci0/uart_blk/uart_rx_blk/q_state_reg[3]/C
                         clock pessimism             -0.498     7.427    
                         clock uncertainty           -0.077     7.350    
    SLICE_X47Y50         FDCE (Recov_fdce_C_CLR)     -0.405     6.945    hci0/uart_blk/uart_rx_blk/q_state_reg[3]
  -------------------------------------------------------------------
                         required time                          6.945    
                         arrival time                          -1.659    
  -------------------------------------------------------------------
                         slack                                  5.286    

Slack (MET) :             5.286ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_state_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.125ns  (logic 0.456ns (11.055%)  route 3.669ns (88.945%))
  Logic Levels:           0  
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.075ns = ( 7.925 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.466ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1539, routed)        1.553    -2.466    clk
    SLICE_X31Y53         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y53         FDPE (Prop_fdpe_C_Q)         0.456    -2.010 f  rst_reg/Q
                         net (fo=793, routed)         3.669     1.659    hci0/uart_blk/uart_rx_blk/rst
    SLICE_X47Y50         FDCE                                         f  hci0/uart_blk/uart_rx_blk/q_state_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1539, routed)        1.439     7.925    hci0/uart_blk/uart_rx_blk/clk_out1
    SLICE_X47Y50         FDCE                                         r  hci0/uart_blk/uart_rx_blk/q_state_reg[4]/C
                         clock pessimism             -0.498     7.427    
                         clock uncertainty           -0.077     7.350    
    SLICE_X47Y50         FDCE (Recov_fdce_C_CLR)     -0.405     6.945    hci0/uart_blk/uart_rx_blk/q_state_reg[4]
  -------------------------------------------------------------------
                         required time                          6.945    
                         arrival time                          -1.659    
  -------------------------------------------------------------------
                         slack                                  5.286    

Slack (MET) :             5.317ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[8]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.141ns  (logic 0.456ns (11.012%)  route 3.685ns (88.988%))
  Logic Levels:           0  
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.072ns = ( 7.928 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.466ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1539, routed)        1.553    -2.466    clk
    SLICE_X31Y53         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y53         FDPE (Prop_fdpe_C_Q)         0.456    -2.010 f  rst_reg/Q
                         net (fo=793, routed)         3.685     1.675    hci0/uart_blk/uart_baud_clk_blk/rst
    SLICE_X52Y54         FDCE                                         f  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1539, routed)        1.442     7.928    hci0/uart_blk/uart_baud_clk_blk/clk_out1
    SLICE_X52Y54         FDCE                                         r  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[8]/C
                         clock pessimism             -0.498     7.430    
                         clock uncertainty           -0.077     7.353    
    SLICE_X52Y54         FDCE (Recov_fdce_C_CLR)     -0.361     6.992    hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[8]
  -------------------------------------------------------------------
                         required time                          6.992    
                         arrival time                          -1.675    
  -------------------------------------------------------------------
                         slack                                  5.317    

Slack (MET) :             5.317ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[9]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.141ns  (logic 0.456ns (11.012%)  route 3.685ns (88.988%))
  Logic Levels:           0  
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.072ns = ( 7.928 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.466ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1539, routed)        1.553    -2.466    clk
    SLICE_X31Y53         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y53         FDPE (Prop_fdpe_C_Q)         0.456    -2.010 f  rst_reg/Q
                         net (fo=793, routed)         3.685     1.675    hci0/uart_blk/uart_baud_clk_blk/rst
    SLICE_X52Y54         FDCE                                         f  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1539, routed)        1.442     7.928    hci0/uart_blk/uart_baud_clk_blk/clk_out1
    SLICE_X52Y54         FDCE                                         r  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[9]/C
                         clock pessimism             -0.498     7.430    
                         clock uncertainty           -0.077     7.353    
    SLICE_X52Y54         FDCE (Recov_fdce_C_CLR)     -0.361     6.992    hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[9]
  -------------------------------------------------------------------
                         required time                          6.992    
                         arrival time                          -1.675    
  -------------------------------------------------------------------
                         slack                                  5.317    

Slack (MET) :             5.332ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_state_reg[0]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.125ns  (logic 0.456ns (11.055%)  route 3.669ns (88.945%))
  Logic Levels:           0  
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.075ns = ( 7.925 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.466ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1539, routed)        1.553    -2.466    clk
    SLICE_X31Y53         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y53         FDPE (Prop_fdpe_C_Q)         0.456    -2.010 f  rst_reg/Q
                         net (fo=793, routed)         3.669     1.659    hci0/uart_blk/uart_rx_blk/rst
    SLICE_X47Y50         FDPE                                         f  hci0/uart_blk/uart_rx_blk/q_state_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1539, routed)        1.439     7.925    hci0/uart_blk/uart_rx_blk/clk_out1
    SLICE_X47Y50         FDPE                                         r  hci0/uart_blk/uart_rx_blk/q_state_reg[0]/C
                         clock pessimism             -0.498     7.427    
                         clock uncertainty           -0.077     7.350    
    SLICE_X47Y50         FDPE (Recov_fdpe_C_PRE)     -0.359     6.991    hci0/uart_blk/uart_rx_blk/q_state_reg[0]
  -------------------------------------------------------------------
                         required time                          6.991    
                         arrival time                          -1.659    
  -------------------------------------------------------------------
                         slack                                  5.332    

Slack (MET) :             5.359ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[6]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.141ns  (logic 0.456ns (11.012%)  route 3.685ns (88.988%))
  Logic Levels:           0  
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.072ns = ( 7.928 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.466ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1539, routed)        1.553    -2.466    clk
    SLICE_X31Y53         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y53         FDPE (Prop_fdpe_C_Q)         0.456    -2.010 f  rst_reg/Q
                         net (fo=793, routed)         3.685     1.675    hci0/uart_blk/uart_baud_clk_blk/rst
    SLICE_X52Y54         FDCE                                         f  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1539, routed)        1.442     7.928    hci0/uart_blk/uart_baud_clk_blk/clk_out1
    SLICE_X52Y54         FDCE                                         r  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[6]/C
                         clock pessimism             -0.498     7.430    
                         clock uncertainty           -0.077     7.353    
    SLICE_X52Y54         FDCE (Recov_fdce_C_CLR)     -0.319     7.034    hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                          7.034    
                         arrival time                          -1.675    
  -------------------------------------------------------------------
                         slack                                  5.359    

Slack (MET) :             5.359ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[7]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.141ns  (logic 0.456ns (11.012%)  route 3.685ns (88.988%))
  Logic Levels:           0  
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.072ns = ( 7.928 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.466ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1539, routed)        1.553    -2.466    clk
    SLICE_X31Y53         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y53         FDPE (Prop_fdpe_C_Q)         0.456    -2.010 f  rst_reg/Q
                         net (fo=793, routed)         3.685     1.675    hci0/uart_blk/uart_baud_clk_blk/rst
    SLICE_X52Y54         FDCE                                         f  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1539, routed)        1.442     7.928    hci0/uart_blk/uart_baud_clk_blk/clk_out1
    SLICE_X52Y54         FDCE                                         r  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[7]/C
                         clock pessimism             -0.498     7.430    
                         clock uncertainty           -0.077     7.353    
    SLICE_X52Y54         FDCE (Recov_fdce_C_CLR)     -0.319     7.034    hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                          7.034    
                         arrival time                          -1.675    
  -------------------------------------------------------------------
                         slack                                  5.359    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.616ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_parity_bit_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.789ns  (logic 0.141ns (17.879%)  route 0.648ns (82.121%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.338ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1539, routed)        0.561    -0.568    clk
    SLICE_X31Y53         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y53         FDPE (Prop_fdpe_C_Q)         0.141    -0.427 f  rst_reg/Q
                         net (fo=793, routed)         0.648     0.220    hci0/uart_blk/uart_tx_blk/rst
    SLICE_X43Y56         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_parity_bit_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1539, routed)        0.831    -0.338    hci0/uart_blk/uart_tx_blk/clk_out1
    SLICE_X43Y56         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_parity_bit_reg/C
                         clock pessimism              0.034    -0.303    
    SLICE_X43Y56         FDCE (Remov_fdce_C_CLR)     -0.092    -0.395    hci0/uart_blk/uart_tx_blk/q_parity_bit_reg
  -------------------------------------------------------------------
                         required time                          0.395    
                         arrival time                           0.220    
  -------------------------------------------------------------------
                         slack                                  0.616    

Slack (MET) :             0.619ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_tx_reg/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.789ns  (logic 0.141ns (17.879%)  route 0.648ns (82.121%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.338ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1539, routed)        0.561    -0.568    clk
    SLICE_X31Y53         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y53         FDPE (Prop_fdpe_C_Q)         0.141    -0.427 f  rst_reg/Q
                         net (fo=793, routed)         0.648     0.220    hci0/uart_blk/uart_tx_blk/rst
    SLICE_X43Y56         FDPE                                         f  hci0/uart_blk/uart_tx_blk/q_tx_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1539, routed)        0.831    -0.338    hci0/uart_blk/uart_tx_blk/clk_out1
    SLICE_X43Y56         FDPE                                         r  hci0/uart_blk/uart_tx_blk/q_tx_reg/C
                         clock pessimism              0.034    -0.303    
    SLICE_X43Y56         FDPE (Remov_fdpe_C_PRE)     -0.095    -0.398    hci0/uart_blk/uart_tx_blk/q_tx_reg
  -------------------------------------------------------------------
                         required time                          0.398    
                         arrival time                           0.220    
  -------------------------------------------------------------------
                         slack                                  0.619    

Slack (MET) :             0.625ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_data_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.798ns  (logic 0.141ns (17.668%)  route 0.657ns (82.332%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.338ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1539, routed)        0.561    -0.568    clk
    SLICE_X31Y53         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y53         FDPE (Prop_fdpe_C_Q)         0.141    -0.427 f  rst_reg/Q
                         net (fo=793, routed)         0.657     0.230    hci0/uart_blk/uart_tx_blk/rst
    SLICE_X40Y56         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_data_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1539, routed)        0.831    -0.338    hci0/uart_blk/uart_tx_blk/clk_out1
    SLICE_X40Y56         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_data_reg[1]/C
                         clock pessimism              0.034    -0.303    
    SLICE_X40Y56         FDCE (Remov_fdce_C_CLR)     -0.092    -0.395    hci0/uart_blk/uart_tx_blk/q_data_reg[1]
  -------------------------------------------------------------------
                         required time                          0.395    
                         arrival time                           0.230    
  -------------------------------------------------------------------
                         slack                                  0.625    

Slack (MET) :             0.625ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_data_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.798ns  (logic 0.141ns (17.668%)  route 0.657ns (82.332%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.338ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1539, routed)        0.561    -0.568    clk
    SLICE_X31Y53         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y53         FDPE (Prop_fdpe_C_Q)         0.141    -0.427 f  rst_reg/Q
                         net (fo=793, routed)         0.657     0.230    hci0/uart_blk/uart_tx_blk/rst
    SLICE_X40Y56         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_data_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1539, routed)        0.831    -0.338    hci0/uart_blk/uart_tx_blk/clk_out1
    SLICE_X40Y56         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_data_reg[2]/C
                         clock pessimism              0.034    -0.303    
    SLICE_X40Y56         FDCE (Remov_fdce_C_CLR)     -0.092    -0.395    hci0/uart_blk/uart_tx_blk/q_data_reg[2]
  -------------------------------------------------------------------
                         required time                          0.395    
                         arrival time                           0.230    
  -------------------------------------------------------------------
                         slack                                  0.625    

Slack (MET) :             0.625ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_data_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.798ns  (logic 0.141ns (17.668%)  route 0.657ns (82.332%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.338ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1539, routed)        0.561    -0.568    clk
    SLICE_X31Y53         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y53         FDPE (Prop_fdpe_C_Q)         0.141    -0.427 f  rst_reg/Q
                         net (fo=793, routed)         0.657     0.230    hci0/uart_blk/uart_tx_blk/rst
    SLICE_X40Y56         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_data_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1539, routed)        0.831    -0.338    hci0/uart_blk/uart_tx_blk/clk_out1
    SLICE_X40Y56         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_data_reg[3]/C
                         clock pessimism              0.034    -0.303    
    SLICE_X40Y56         FDCE (Remov_fdce_C_CLR)     -0.092    -0.395    hci0/uart_blk/uart_tx_blk/q_data_reg[3]
  -------------------------------------------------------------------
                         required time                          0.395    
                         arrival time                           0.230    
  -------------------------------------------------------------------
                         slack                                  0.625    

Slack (MET) :             0.625ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_data_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.797ns  (logic 0.141ns (17.686%)  route 0.656ns (82.314%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.339ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1539, routed)        0.561    -0.568    clk
    SLICE_X31Y53         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y53         FDPE (Prop_fdpe_C_Q)         0.141    -0.427 f  rst_reg/Q
                         net (fo=793, routed)         0.656     0.229    hci0/uart_blk/uart_tx_blk/rst
    SLICE_X39Y56         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_data_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1539, routed)        0.829    -0.339    hci0/uart_blk/uart_tx_blk/clk_out1
    SLICE_X39Y56         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_data_reg[0]/C
                         clock pessimism              0.034    -0.304    
    SLICE_X39Y56         FDCE (Remov_fdce_C_CLR)     -0.092    -0.396    hci0/uart_blk/uart_tx_blk/q_data_reg[0]
  -------------------------------------------------------------------
                         required time                          0.396    
                         arrival time                           0.229    
  -------------------------------------------------------------------
                         slack                                  0.625    

Slack (MET) :             0.625ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_data_reg[4]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.797ns  (logic 0.141ns (17.686%)  route 0.656ns (82.314%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.339ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1539, routed)        0.561    -0.568    clk
    SLICE_X31Y53         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y53         FDPE (Prop_fdpe_C_Q)         0.141    -0.427 f  rst_reg/Q
                         net (fo=793, routed)         0.656     0.229    hci0/uart_blk/uart_tx_blk/rst
    SLICE_X39Y56         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_data_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1539, routed)        0.829    -0.339    hci0/uart_blk/uart_tx_blk/clk_out1
    SLICE_X39Y56         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_data_reg[4]/C
                         clock pessimism              0.034    -0.304    
    SLICE_X39Y56         FDCE (Remov_fdce_C_CLR)     -0.092    -0.396    hci0/uart_blk/uart_tx_blk/q_data_reg[4]
  -------------------------------------------------------------------
                         required time                          0.396    
                         arrival time                           0.229    
  -------------------------------------------------------------------
                         slack                                  0.625    

Slack (MET) :             0.625ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_data_reg[5]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.797ns  (logic 0.141ns (17.686%)  route 0.656ns (82.314%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.339ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1539, routed)        0.561    -0.568    clk
    SLICE_X31Y53         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y53         FDPE (Prop_fdpe_C_Q)         0.141    -0.427 f  rst_reg/Q
                         net (fo=793, routed)         0.656     0.229    hci0/uart_blk/uart_tx_blk/rst
    SLICE_X39Y56         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_data_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1539, routed)        0.829    -0.339    hci0/uart_blk/uart_tx_blk/clk_out1
    SLICE_X39Y56         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_data_reg[5]/C
                         clock pessimism              0.034    -0.304    
    SLICE_X39Y56         FDCE (Remov_fdce_C_CLR)     -0.092    -0.396    hci0/uart_blk/uart_tx_blk/q_data_reg[5]
  -------------------------------------------------------------------
                         required time                          0.396    
                         arrival time                           0.229    
  -------------------------------------------------------------------
                         slack                                  0.625    

Slack (MET) :             0.625ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_data_reg[6]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.797ns  (logic 0.141ns (17.686%)  route 0.656ns (82.314%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.339ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1539, routed)        0.561    -0.568    clk
    SLICE_X31Y53         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y53         FDPE (Prop_fdpe_C_Q)         0.141    -0.427 f  rst_reg/Q
                         net (fo=793, routed)         0.656     0.229    hci0/uart_blk/uart_tx_blk/rst
    SLICE_X39Y56         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_data_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1539, routed)        0.829    -0.339    hci0/uart_blk/uart_tx_blk/clk_out1
    SLICE_X39Y56         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_data_reg[6]/C
                         clock pessimism              0.034    -0.304    
    SLICE_X39Y56         FDCE (Remov_fdce_C_CLR)     -0.092    -0.396    hci0/uart_blk/uart_tx_blk/q_data_reg[6]
  -------------------------------------------------------------------
                         required time                          0.396    
                         arrival time                           0.229    
  -------------------------------------------------------------------
                         slack                                  0.625    

Slack (MET) :             0.625ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_data_reg[7]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.797ns  (logic 0.141ns (17.686%)  route 0.656ns (82.314%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.339ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1539, routed)        0.561    -0.568    clk
    SLICE_X31Y53         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y53         FDPE (Prop_fdpe_C_Q)         0.141    -0.427 f  rst_reg/Q
                         net (fo=793, routed)         0.656     0.229    hci0/uart_blk/uart_tx_blk/rst
    SLICE_X39Y56         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_data_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1539, routed)        0.829    -0.339    hci0/uart_blk/uart_tx_blk/clk_out1
    SLICE_X39Y56         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_data_reg[7]/C
                         clock pessimism              0.034    -0.304    
    SLICE_X39Y56         FDCE (Remov_fdce_C_CLR)     -0.092    -0.396    hci0/uart_blk/uart_tx_blk/q_data_reg[7]
  -------------------------------------------------------------------
                         required time                          0.396    
                         arrival time                           0.229    
  -------------------------------------------------------------------
                         slack                                  0.625    





