##########################################################
#     Automatically generated by the PandA framework     #
##########################################################

project_new mm -overwrite
set_global_assignment -name FAMILY CycloneII
set_global_assignment -name DEVICE EP2C70F896C6
set_global_assignment -name SDC_FILE /root/PandA-bambu-2023.1/examples/mm/mm_sim/HLS_output//Synthesis/mm.sdc
set_global_assignment -name NUMBER_OF_PATHS_TO_REPORT 100000
set_global_assignment -name TIMEQUEST_DO_REPORT_TIMING On
set_global_assignment -name DSP_BLOCK_BALANCING Auto
set_global_assignment -name REMOVE_REDUNDANT_LOGIC_CELLS ON
set_global_assignment -name CYCLONEII_OPTIMIZATION_TECHNIQUE SPEED
set_global_assignment -name SYNTH_TIMING_DRIVEN_SYNTHESIS ON
set_global_assignment -name PHYSICAL_SYNTHESIS_REGISTER_RETIMING ON
set_global_assignment -name PHYSICAL_SYNTHESIS_COMBO_LOGIC ON
set_global_assignment -name PHYSICAL_SYNTHESIS_COMBO_LOGIC_FOR_AREA ON
set_global_assignment -name PHYSICAL_SYNTHESIS_REGISTER_DUPLICATION ON
set_global_assignment -name PHYSICAL_SYNTHESIS_MAP_LOGIC_TO_MEMORY_FOR_AREA ON
set_global_assignment -name PHYSICAL_SYNTHESIS_ASYNCHRONOUS_SIGNAL_PIPELINING ON
set_global_assignment -name ADV_NETLIST_OPT_SYNTH_WYSIWYG_REMAP ON
set_global_assignment -name AUTO_RESOURCE_SHARING ON
set_global_assignment -name PRE_MAPPING_RESYNTHESIS ON
set_global_assignment -name OPTIMIZE_MULTI_CORNER_TIMING ON
set_global_assignment -name AUTO_RAM_TO_LCELL_CONVERSION ON
set_global_assignment -name SYNCHRONIZATION_REGISTER_CHAIN_LENGTH 10
set_global_assignment -name PHYSICAL_SYNTHESIS_EFFORT EXTRA
set_global_assignment -name OPTIMIZE_HOLD_TIMING "IO PATHS AND MINIMUM TPD PATHS"
set_global_assignment -name NUM_PARALLEL_PROCESSORS 1
set_global_assignment -name ENABLE_DRC_SETTINGS ON
create_base_clock -fmax 100 -target clock clock
set_global_assignment -name SOURCE_FILE /root/PandA-bambu-2023.1/examples/mm/mm_sim/mm.v

project_close

