# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../simple_adder_microblaze_interface.srcs/sources_1/bd/design_101/ipshared/85a3" --include "../../../../simple_adder_microblaze_interface.srcs/sources_1/bd/design_101/ipshared/ec67/hdl" \
"../../../../simple_adder_microblaze_interface.ip_user_files/bd/design_101/ip/design_101_lmb_bram_0/sim/design_101_lmb_bram_0.v" \
"../../../../simple_adder_microblaze_interface.ip_user_files/bd/design_101/ip/design_101_clk_wiz_1_0/design_101_clk_wiz_1_0_clk_wiz.v" \
"../../../../simple_adder_microblaze_interface.ip_user_files/bd/design_101/ip/design_101_clk_wiz_1_0/design_101_clk_wiz_1_0.v" \
"../../../../simple_adder_microblaze_interface.ip_user_files/bd/design_101/ip/design_101_xbar_0/sim/design_101_xbar_0.v" \
"../../../../simple_adder_microblaze_interface.ip_user_files/bd/design_101/ip/design_101_auto_pc_0/sim/design_101_auto_pc_0.v" \
"../../../../simple_adder_microblaze_interface.ip_user_files/bd/design_101/ip/design_101_axi_bram_ctrl_0_bram_0/sim/design_101_axi_bram_ctrl_0_bram_0.v" \
"../../../../simple_adder_microblaze_interface.ip_user_files/bd/design_101/ipshared/0228/src/adder_demo.v" \
"../../../../simple_adder_microblaze_interface.ip_user_files/bd/design_101/ipshared/0228/src/myip_simple_adder_v1_0_S00_AXI.v" \
"../../../../simple_adder_microblaze_interface.ip_user_files/bd/design_101/ipshared/0228/src/myip_simple_adder_v1_0.v" \
"../../../../simple_adder_microblaze_interface.ip_user_files/bd/design_101/ip/design_101_myip_simple_adder_v1_0_0/sim/design_101_myip_simple_adder_v1_0_0.v" \
"../../../../simple_adder_microblaze_interface.ip_user_files/bd/design_101/sim/design_101.v" \
"../../../../simple_adder_microblaze_interface.srcs/sources_1/imports/hdl/design_101_wrapper.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
