{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1518177083463 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1518177083464 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Feb  9 17:21:23 2018 " "Processing started: Fri Feb  9 17:21:23 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1518177083464 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518177083464 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off alu -c alu " "Command: quartus_map --read_settings_files=on --write_settings_files=off alu -c alu" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518177083464 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Analysis & Synthesis" 0 -1 1518177083637 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/glitchinthematrix/EE_214/eightbitadder/eightbitleftshifter.vhd 10 5 " "Found 10 design units, including 5 entities, in source file /home/glitchinthematrix/EE_214/eightbitadder/eightbitleftshifter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decisionmux1-Behave " "Found design unit 1: decisionmux1-Behave" {  } { { "../eightbitadder/eightbitleftshifter.vhd" "" { Text "/home/glitchinthematrix/EE_214/eightbitadder/eightbitleftshifter.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518177097638 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 decisionmux2-Behave " "Found design unit 2: decisionmux2-Behave" {  } { { "../eightbitadder/eightbitleftshifter.vhd" "" { Text "/home/glitchinthematrix/EE_214/eightbitadder/eightbitleftshifter.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518177097638 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 decisionmux3-Behave " "Found design unit 3: decisionmux3-Behave" {  } { { "../eightbitadder/eightbitleftshifter.vhd" "" { Text "/home/glitchinthematrix/EE_214/eightbitadder/eightbitleftshifter.vhd" 49 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518177097638 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 decisionmux4-Behave " "Found design unit 4: decisionmux4-Behave" {  } { { "../eightbitadder/eightbitleftshifter.vhd" "" { Text "/home/glitchinthematrix/EE_214/eightbitadder/eightbitleftshifter.vhd" 67 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518177097638 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "5 eightbitleftshifter-Behave " "Found design unit 5: eightbitleftshifter-Behave" {  } { { "../eightbitadder/eightbitleftshifter.vhd" "" { Text "/home/glitchinthematrix/EE_214/eightbitadder/eightbitleftshifter.vhd" 85 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518177097638 ""} { "Info" "ISGN_ENTITY_NAME" "1 decisionmux1 " "Found entity 1: decisionmux1" {  } { { "../eightbitadder/eightbitleftshifter.vhd" "" { Text "/home/glitchinthematrix/EE_214/eightbitadder/eightbitleftshifter.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518177097638 ""} { "Info" "ISGN_ENTITY_NAME" "2 decisionmux2 " "Found entity 2: decisionmux2" {  } { { "../eightbitadder/eightbitleftshifter.vhd" "" { Text "/home/glitchinthematrix/EE_214/eightbitadder/eightbitleftshifter.vhd" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518177097638 ""} { "Info" "ISGN_ENTITY_NAME" "3 decisionmux3 " "Found entity 3: decisionmux3" {  } { { "../eightbitadder/eightbitleftshifter.vhd" "" { Text "/home/glitchinthematrix/EE_214/eightbitadder/eightbitleftshifter.vhd" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518177097638 ""} { "Info" "ISGN_ENTITY_NAME" "4 decisionmux4 " "Found entity 4: decisionmux4" {  } { { "../eightbitadder/eightbitleftshifter.vhd" "" { Text "/home/glitchinthematrix/EE_214/eightbitadder/eightbitleftshifter.vhd" 63 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518177097638 ""} { "Info" "ISGN_ENTITY_NAME" "5 eightbitleftshifter " "Found entity 5: eightbitleftshifter" {  } { { "../eightbitadder/eightbitleftshifter.vhd" "" { Text "/home/glitchinthematrix/EE_214/eightbitadder/eightbitleftshifter.vhd" 82 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518177097638 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518177097638 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/glitchinthematrix/EE_214/eightbitadder/eightbitrightshifter.vhd 10 5 " "Found 10 design units, including 5 entities, in source file /home/glitchinthematrix/EE_214/eightbitadder/eightbitrightshifter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decisionmuxs1-Behave " "Found design unit 1: decisionmuxs1-Behave" {  } { { "../eightbitadder/eightbitrightshifter.vhd" "" { Text "/home/glitchinthematrix/EE_214/eightbitadder/eightbitrightshifter.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518177097639 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 decisionmuxs2-Behave " "Found design unit 2: decisionmuxs2-Behave" {  } { { "../eightbitadder/eightbitrightshifter.vhd" "" { Text "/home/glitchinthematrix/EE_214/eightbitadder/eightbitrightshifter.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518177097639 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 decisionmuxs3-Behave " "Found design unit 3: decisionmuxs3-Behave" {  } { { "../eightbitadder/eightbitrightshifter.vhd" "" { Text "/home/glitchinthematrix/EE_214/eightbitadder/eightbitrightshifter.vhd" 49 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518177097639 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 decisionmuxs4-Behave " "Found design unit 4: decisionmuxs4-Behave" {  } { { "../eightbitadder/eightbitrightshifter.vhd" "" { Text "/home/glitchinthematrix/EE_214/eightbitadder/eightbitrightshifter.vhd" 67 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518177097639 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "5 eightbitrightshifter-Behave " "Found design unit 5: eightbitrightshifter-Behave" {  } { { "../eightbitadder/eightbitrightshifter.vhd" "" { Text "/home/glitchinthematrix/EE_214/eightbitadder/eightbitrightshifter.vhd" 85 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518177097639 ""} { "Info" "ISGN_ENTITY_NAME" "1 decisionmuxs1 " "Found entity 1: decisionmuxs1" {  } { { "../eightbitadder/eightbitrightshifter.vhd" "" { Text "/home/glitchinthematrix/EE_214/eightbitadder/eightbitrightshifter.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518177097639 ""} { "Info" "ISGN_ENTITY_NAME" "2 decisionmuxs2 " "Found entity 2: decisionmuxs2" {  } { { "../eightbitadder/eightbitrightshifter.vhd" "" { Text "/home/glitchinthematrix/EE_214/eightbitadder/eightbitrightshifter.vhd" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518177097639 ""} { "Info" "ISGN_ENTITY_NAME" "3 decisionmuxs3 " "Found entity 3: decisionmuxs3" {  } { { "../eightbitadder/eightbitrightshifter.vhd" "" { Text "/home/glitchinthematrix/EE_214/eightbitadder/eightbitrightshifter.vhd" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518177097639 ""} { "Info" "ISGN_ENTITY_NAME" "4 decisionmuxs4 " "Found entity 4: decisionmuxs4" {  } { { "../eightbitadder/eightbitrightshifter.vhd" "" { Text "/home/glitchinthematrix/EE_214/eightbitadder/eightbitrightshifter.vhd" 63 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518177097639 ""} { "Info" "ISGN_ENTITY_NAME" "5 eightbitrightshifter " "Found entity 5: eightbitrightshifter" {  } { { "../eightbitadder/eightbitrightshifter.vhd" "" { Text "/home/glitchinthematrix/EE_214/eightbitadder/eightbitrightshifter.vhd" 82 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518177097639 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518177097639 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/glitchinthematrix/EE_214/eightbitadder/eightbitsubtractor.vhd 4 2 " "Found 4 design units, including 2 entities, in source file /home/glitchinthematrix/EE_214/eightbitadder/eightbitsubtractor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fullbitsubtractor-Behave " "Found design unit 1: fullbitsubtractor-Behave" {  } { { "../eightbitadder/eightbitsubtractor.vhd" "" { Text "/home/glitchinthematrix/EE_214/eightbitadder/eightbitsubtractor.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518177097640 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 eightbitsubtractor-Behave " "Found design unit 2: eightbitsubtractor-Behave" {  } { { "../eightbitadder/eightbitsubtractor.vhd" "" { Text "/home/glitchinthematrix/EE_214/eightbitadder/eightbitsubtractor.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518177097640 ""} { "Info" "ISGN_ENTITY_NAME" "1 fullbitsubtractor " "Found entity 1: fullbitsubtractor" {  } { { "../eightbitadder/eightbitsubtractor.vhd" "" { Text "/home/glitchinthematrix/EE_214/eightbitadder/eightbitsubtractor.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518177097640 ""} { "Info" "ISGN_ENTITY_NAME" "2 eightbitsubtractor " "Found entity 2: eightbitsubtractor" {  } { { "../eightbitadder/eightbitsubtractor.vhd" "" { Text "/home/glitchinthematrix/EE_214/eightbitadder/eightbitsubtractor.vhd" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518177097640 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518177097640 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/glitchinthematrix/EE_214/eightbitadder/eightbitadder.vhd 4 2 " "Found 4 design units, including 2 entities, in source file /home/glitchinthematrix/EE_214/eightbitadder/eightbitadder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fullbitadder-Behave " "Found design unit 1: fullbitadder-Behave" {  } { { "../eightbitadder/eightbitadder.vhd" "" { Text "/home/glitchinthematrix/EE_214/eightbitadder/eightbitadder.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518177097641 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 eightbitadder-Behave " "Found design unit 2: eightbitadder-Behave" {  } { { "../eightbitadder/eightbitadder.vhd" "" { Text "/home/glitchinthematrix/EE_214/eightbitadder/eightbitadder.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518177097641 ""} { "Info" "ISGN_ENTITY_NAME" "1 fullbitadder " "Found entity 1: fullbitadder" {  } { { "../eightbitadder/eightbitadder.vhd" "" { Text "/home/glitchinthematrix/EE_214/eightbitadder/eightbitadder.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518177097641 ""} { "Info" "ISGN_ENTITY_NAME" "2 eightbitadder " "Found entity 2: eightbitadder" {  } { { "../eightbitadder/eightbitadder.vhd" "" { Text "/home/glitchinthematrix/EE_214/eightbitadder/eightbitadder.vhd" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518177097641 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518177097641 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DUT.vhd 2 1 " "Found 2 design units, including 1 entities, in source file DUT.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DUT-DutWrap " "Found design unit 1: DUT-DutWrap" {  } { { "DUT.vhd" "" { Text "/home/glitchinthematrix/EE_214/alu/DUT.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518177097642 ""} { "Info" "ISGN_ENTITY_NAME" "1 DUT " "Found entity 1: DUT" {  } { { "DUT.vhd" "" { Text "/home/glitchinthematrix/EE_214/alu/DUT.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518177097642 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518177097642 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu-behave " "Found design unit 1: alu-behave" {  } { { "alu.vhd" "" { Text "/home/glitchinthematrix/EE_214/alu/alu.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518177097642 ""} { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.vhd" "" { Text "/home/glitchinthematrix/EE_214/alu/alu.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518177097642 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518177097642 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DUT " "Elaborating entity \"DUT\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1518177097712 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu alu:dut " "Elaborating entity \"alu\" for hierarchy \"alu:dut\"" {  } { { "DUT.vhd" "dut" { Text "/home/glitchinthematrix/EE_214/alu/DUT.vhd" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518177097715 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "eightbitadder alu:dut\|eightbitadder:a " "Elaborating entity \"eightbitadder\" for hierarchy \"alu:dut\|eightbitadder:a\"" {  } { { "../alu.vhd" "a" { Text "/home/glitchinthematrix/EE_214/alu/alu.vhd" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518177097716 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fullbitadder alu:dut\|eightbitadder:a\|fullbitadder:x_1 " "Elaborating entity \"fullbitadder\" for hierarchy \"alu:dut\|eightbitadder:a\|fullbitadder:x_1\"" {  } { { "../eightbitadder/eightbitadder.vhd" "x_1" { Text "/home/glitchinthematrix/EE_214/eightbitadder/eightbitadder.vhd" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518177097717 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "eightbitleftshifter alu:dut\|eightbitleftshifter:b " "Elaborating entity \"eightbitleftshifter\" for hierarchy \"alu:dut\|eightbitleftshifter:b\"" {  } { { "../alu.vhd" "b" { Text "/home/glitchinthematrix/EE_214/alu/alu.vhd" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518177097719 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decisionmux1 alu:dut\|eightbitleftshifter:b\|decisionmux1:x_1 " "Elaborating entity \"decisionmux1\" for hierarchy \"alu:dut\|eightbitleftshifter:b\|decisionmux1:x_1\"" {  } { { "../eightbitadder/eightbitleftshifter.vhd" "x_1" { Text "/home/glitchinthematrix/EE_214/eightbitadder/eightbitleftshifter.vhd" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518177097719 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decisionmux2 alu:dut\|eightbitleftshifter:b\|decisionmux2:x_2 " "Elaborating entity \"decisionmux2\" for hierarchy \"alu:dut\|eightbitleftshifter:b\|decisionmux2:x_2\"" {  } { { "../eightbitadder/eightbitleftshifter.vhd" "x_2" { Text "/home/glitchinthematrix/EE_214/eightbitadder/eightbitleftshifter.vhd" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518177097720 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decisionmux3 alu:dut\|eightbitleftshifter:b\|decisionmux3:x_3 " "Elaborating entity \"decisionmux3\" for hierarchy \"alu:dut\|eightbitleftshifter:b\|decisionmux3:x_3\"" {  } { { "../eightbitadder/eightbitleftshifter.vhd" "x_3" { Text "/home/glitchinthematrix/EE_214/eightbitadder/eightbitleftshifter.vhd" 106 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518177097721 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decisionmux4 alu:dut\|eightbitleftshifter:b\|decisionmux4:x_4 " "Elaborating entity \"decisionmux4\" for hierarchy \"alu:dut\|eightbitleftshifter:b\|decisionmux4:x_4\"" {  } { { "../eightbitadder/eightbitleftshifter.vhd" "x_4" { Text "/home/glitchinthematrix/EE_214/eightbitadder/eightbitleftshifter.vhd" 107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518177097721 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "eightbitrightshifter alu:dut\|eightbitrightshifter:c " "Elaborating entity \"eightbitrightshifter\" for hierarchy \"alu:dut\|eightbitrightshifter:c\"" {  } { { "../alu.vhd" "c" { Text "/home/glitchinthematrix/EE_214/alu/alu.vhd" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518177097723 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decisionmuxs1 alu:dut\|eightbitrightshifter:c\|decisionmuxs1:x_1 " "Elaborating entity \"decisionmuxs1\" for hierarchy \"alu:dut\|eightbitrightshifter:c\|decisionmuxs1:x_1\"" {  } { { "../eightbitadder/eightbitrightshifter.vhd" "x_1" { Text "/home/glitchinthematrix/EE_214/eightbitadder/eightbitrightshifter.vhd" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518177097724 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decisionmuxs2 alu:dut\|eightbitrightshifter:c\|decisionmuxs2:x_2 " "Elaborating entity \"decisionmuxs2\" for hierarchy \"alu:dut\|eightbitrightshifter:c\|decisionmuxs2:x_2\"" {  } { { "../eightbitadder/eightbitrightshifter.vhd" "x_2" { Text "/home/glitchinthematrix/EE_214/eightbitadder/eightbitrightshifter.vhd" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518177097725 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decisionmuxs3 alu:dut\|eightbitrightshifter:c\|decisionmuxs3:x_3 " "Elaborating entity \"decisionmuxs3\" for hierarchy \"alu:dut\|eightbitrightshifter:c\|decisionmuxs3:x_3\"" {  } { { "../eightbitadder/eightbitrightshifter.vhd" "x_3" { Text "/home/glitchinthematrix/EE_214/eightbitadder/eightbitrightshifter.vhd" 106 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518177097726 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decisionmuxs4 alu:dut\|eightbitrightshifter:c\|decisionmuxs4:x_4 " "Elaborating entity \"decisionmuxs4\" for hierarchy \"alu:dut\|eightbitrightshifter:c\|decisionmuxs4:x_4\"" {  } { { "../eightbitadder/eightbitrightshifter.vhd" "x_4" { Text "/home/glitchinthematrix/EE_214/eightbitadder/eightbitrightshifter.vhd" 107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518177097727 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "eightbitsubtractor alu:dut\|eightbitsubtractor:d " "Elaborating entity \"eightbitsubtractor\" for hierarchy \"alu:dut\|eightbitsubtractor:d\"" {  } { { "../alu.vhd" "d" { Text "/home/glitchinthematrix/EE_214/alu/alu.vhd" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518177097728 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fullbitsubtractor alu:dut\|eightbitsubtractor:d\|fullbitsubtractor:x_1 " "Elaborating entity \"fullbitsubtractor\" for hierarchy \"alu:dut\|eightbitsubtractor:d\|fullbitsubtractor:x_1\"" {  } { { "../eightbitadder/eightbitsubtractor.vhd" "x_1" { Text "/home/glitchinthematrix/EE_214/eightbitadder/eightbitsubtractor.vhd" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518177097729 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "110 " "Implemented 110 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "18 " "Implemented 18 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1518177099487 ""} { "Info" "ICUT_CUT_TM_OPINS" "8 " "Implemented 8 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1518177099487 ""} { "Info" "ICUT_CUT_TM_LCELLS" "84 " "Implemented 84 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1518177099487 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1518177099487 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1228 " "Peak virtual memory: 1228 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1518177099540 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Feb  9 17:21:39 2018 " "Processing ended: Fri Feb  9 17:21:39 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1518177099540 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1518177099540 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:36 " "Total CPU time (on all processors): 00:00:36" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1518177099540 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1518177099540 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1518177100741 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1518177100742 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Feb  9 17:21:40 2018 " "Processing started: Fri Feb  9 17:21:40 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1518177100742 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1518177100742 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off alu -c alu " "Command: quartus_fit --read_settings_files=off --write_settings_files=off alu -c alu" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1518177100742 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1518177100796 ""}
{ "Info" "0" "" "Project  = alu" {  } {  } 0 0 "Project  = alu" 0 0 "Fitter" 0 0 1518177100797 ""}
{ "Info" "0" "" "Revision = alu" {  } {  } 0 0 "Revision = alu" 0 0 "Fitter" 0 0 1518177100798 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1518177100835 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "alu 5M1270ZT144C5 " "Selected device 5M1270ZT144C5 for design \"alu\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1518177100839 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1518177100875 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1518177100875 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1518177100911 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1518177100920 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "5M240ZT144C5 " "Device 5M240ZT144C5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1518177100975 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "5M240ZT144I5 " "Device 5M240ZT144I5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1518177100975 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "5M570ZT144C5 " "Device 5M570ZT144C5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1518177100975 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "5M570ZT144I5 " "Device 5M570ZT144I5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1518177100975 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "5M1270ZT144I5 " "Device 5M1270ZT144I5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1518177100975 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1518177100975 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "26 26 " "No exact pin location assignment(s) for 26 pins of 26 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1518177100985 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "alu.sdc " "Synopsys Design Constraints File file not found: 'alu.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1518177101013 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1518177101013 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Fitter" 0 -1 1518177101014 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Fitter" 0 -1 1518177101015 ""}
{ "Info" "ISTA_DEFAULT_TDC_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" { { "Info" "ISTA_ASSUMED_DEFAULT_TDC_REQUIREMENT" "" "Assuming a default timing requirement" {  } {  } 0 332127 "Assuming a default timing requirement" 0 0 "Design Software" 0 -1 1518177101016 ""}  } {  } 0 332128 "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" 0 0 "Fitter" 0 -1 1518177101016 ""}
{ "Info" "ISTA_NO_CLOCKS_TO_REPORT" "" "No clocks to report" {  } {  } 0 332159 "No clocks to report" 0 0 "Fitter" 0 -1 1518177101016 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Fitter" 0 -1 1518177101016 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1518177101019 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1518177101019 ""}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "User Assigned Global Signals Promotion Operation " "Completed User Assigned Global Signals Promotion Operation" {  } {  } 0 186079 "Completed %1!s!" 0 0 "Fitter" 0 -1 1518177101024 ""}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Auto Global Promotion Operation " "Completed Auto Global Promotion Operation" {  } {  } 0 186079 "Completed %1!s!" 0 0 "Fitter" 0 -1 1518177101031 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_FYGR_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176234 "Starting register packing" 0 0 "Fitter" 0 -1 1518177101032 ""}
{ "Extra Info" "IFSAC_FSAC_START_LUT_PACKING" "" "Moving registers into LUTs to improve timing and density" {  } {  } 1 176244 "Moving registers into LUTs to improve timing and density" 1 0 "Fitter" 0 -1 1518177101039 ""}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_HEADER" "" "Started processing fast register assignments" {  } {  } 0 186468 "Started processing fast register assignments" 0 0 "Fitter" 0 -1 1518177101040 ""}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_FOOTER" "" "Finished processing fast register assignments" {  } {  } 0 186469 "Finished processing fast register assignments" 0 0 "Fitter" 0 -1 1518177101041 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_LUT_PACKING" "00:00:00 " "Finished moving registers into LUTs: elapsed time is 00:00:00" {  } {  } 1 176245 "Finished moving registers into LUTs: elapsed time is %1!s!" 1 0 "Fitter" 0 -1 1518177101041 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" {  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1518177101041 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "26 unused 3.3V 18 8 0 " "Number of I/O pins in group: 26 (unused VREF, 3.3V VCCIO, 18 input, 8 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1518177101042 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1518177101042 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1518177101042 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 0 25 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  25 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1518177101042 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 30 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  30 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1518177101042 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 29 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  29 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1518177101042 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 30 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  30 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1518177101042 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1518177101042 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1518177101042 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TCLK " "Node \"TCLK\" is assigned to location or region, but does not exist in design" {  } { { "/home/glitchinthematrix/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/glitchinthematrix/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "TCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1518177101049 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TDI " "Node \"TDI\" is assigned to location or region, but does not exist in design" {  } { { "/home/glitchinthematrix/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/glitchinthematrix/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "TDI" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1518177101049 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TDO " "Node \"TDO\" is assigned to location or region, but does not exist in design" {  } { { "/home/glitchinthematrix/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/glitchinthematrix/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "TDO" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1518177101049 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TMS " "Node \"TMS\" is assigned to location or region, but does not exist in design" {  } { { "/home/glitchinthematrix/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/glitchinthematrix/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "TMS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1518177101049 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TRST " "Node \"TRST\" is assigned to location or region, but does not exist in design" {  } { { "/home/glitchinthematrix/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/glitchinthematrix/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "TRST" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1518177101049 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1518177101049 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1518177101049 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1518177101052 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1518177101154 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1518177101201 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1518177101203 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1518177101244 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1518177101244 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1518177101253 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "2 " "Router estimated average interconnect usage is 2% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "4 X9_Y0 X17_Y11 " "Router estimated peak interconnect usage is 4% of the available device resources in the region that extends from location X9_Y0 to location X17_Y11" {  } { { "loc" "" { Generic "/home/glitchinthematrix/EE_214/alu/" { { 1 { 0 "Router estimated peak interconnect usage is 4% of the available device resources in the region that extends from location X9_Y0 to location X17_Y11"} { { 12 { 0 ""} 9 0 9 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1518177101352 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1518177101352 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1518177101366 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1518177101366 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1518177101366 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1518177101366 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.01 " "Total time spent on timing analysis during the Fitter is 0.01 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1518177101381 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:00 " "Fitter post-fit operations ending: elapsed time is 00:00:00" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1518177101385 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1518177101396 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "Fitter" 0 -1 1518177101397 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/glitchinthematrix/EE_214/alu/output_files/alu.fit.smsg " "Generated suppressed messages file /home/glitchinthematrix/EE_214/alu/output_files/alu.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1518177101420 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 14 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 14 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1268 " "Peak virtual memory: 1268 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1518177101432 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Feb  9 17:21:41 2018 " "Processing ended: Fri Feb  9 17:21:41 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1518177101432 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1518177101432 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1518177101432 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1518177101432 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1518177102336 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1518177102337 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Feb  9 17:21:42 2018 " "Processing started: Fri Feb  9 17:21:42 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1518177102337 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1518177102337 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off alu -c alu " "Command: quartus_asm --read_settings_files=off --write_settings_files=off alu -c alu" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1518177102337 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1518177102542 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1518177102546 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1039 " "Peak virtual memory: 1039 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1518177102611 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Feb  9 17:21:42 2018 " "Processing ended: Fri Feb  9 17:21:42 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1518177102611 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1518177102611 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1518177102611 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1518177102611 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1518177102790 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1518177103534 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus Prime " "Running Quartus Prime TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1518177103535 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Feb  9 17:21:43 2018 " "Processing started: Fri Feb  9 17:21:43 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1518177103535 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1518177103535 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta alu -c alu " "Command: quartus_sta alu -c alu" {  } {  } 0 0 "Command: %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1518177103535 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "TimeQuest Timing Analyzer" 0 0 1518177103628 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "TimeQuest Timing Analyzer" 0 -1 1518177103691 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1518177103735 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1518177103736 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1518177103785 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1518177103907 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "alu.sdc " "Synopsys Design Constraints File file not found: 'alu.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "TimeQuest Timing Analyzer" 0 -1 1518177103931 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1518177103931 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "TimeQuest Timing Analyzer" 0 -1 1518177103931 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "TimeQuest Timing Analyzer" 0 -1 1518177103932 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "TimeQuest Timing Analyzer" 0 0 1518177103933 ""}
{ "Info" "ISTA_NO_CLOCKS_TO_REPORT" "" "No clocks to report" {  } {  } 0 332159 "No clocks to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1518177103935 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1518177103936 ""}
{ "Info" "0" "" "Can't run Report Timing Closure Recommendations. The current device family is not supported." {  } {  } 0 0 "Can't run Report Timing Closure Recommendations. The current device family is not supported." 0 0 "TimeQuest Timing Analyzer" 0 0 1518177103936 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1518177103937 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1518177103937 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1518177103937 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1518177103938 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1518177103938 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "TimeQuest Timing Analyzer" 0 -1 1518177103939 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1518177103942 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1518177103943 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 3 s Quartus Prime " "Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1006 " "Peak virtual memory: 1006 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1518177103952 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Feb  9 17:21:43 2018 " "Processing ended: Fri Feb  9 17:21:43 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1518177103952 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1518177103952 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1518177103952 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1518177103952 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "TimeQuest Timing Analyzer" 0 -1 1518177104898 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1518177104899 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Feb  9 17:21:44 2018 " "Processing started: Fri Feb  9 17:21:44 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1518177104899 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1518177104899 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off alu -c alu " "Command: quartus_eda --read_settings_files=off --write_settings_files=off alu -c alu" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1518177104899 ""}
{ "Info" "IWSC_DONE_HDL_SDO_GENERATION" "alu.vo alu_v.sdo /home/glitchinthematrix/EE_214/alu/simulation/modelsim/ simulation " "Generated files \"alu.vo\" and \"alu_v.sdo\" in directory \"/home/glitchinthematrix/EE_214/alu/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204018 "Generated files \"%1!s!\" and \"%2!s!\" in directory \"%3!s!\" for EDA %4!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1518177105183 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1285 " "Peak virtual memory: 1285 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1518177105200 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Feb  9 17:21:45 2018 " "Processing ended: Fri Feb  9 17:21:45 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1518177105200 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1518177105200 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1518177105200 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1518177105200 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 18 s " "Quartus Prime Full Compilation was successful. 0 errors, 18 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1518177105347 ""}
