var group__fcr__registers =
[
    [ "Register Offsets", "group___f_c_r___register___offsets.html", "group___f_c_r___register___offsets" ],
    [ "FCR_FCTRL0", "group___f_c_r___f_c_t_r_l0.html", "group___f_c_r___f_c_t_r_l0" ],
    [ "FCR_FCTRL1", "group___f_c_r___f_c_t_r_l1.html", "group___f_c_r___f_c_t_r_l1" ],
    [ "FCR_FCTRL3", "group___f_c_r___f_c_t_r_l3.html", "group___f_c_r___f_c_t_r_l3" ],
    [ "FCR_URVBOOTADDR", "group___f_c_r___u_r_v_b_o_o_t_a_d_d_r.html", "group___f_c_r___u_r_v_b_o_o_t_a_d_d_r" ],
    [ "FCR_URVCTRL", "group___f_c_r___u_r_v_c_t_r_l.html", "group___f_c_r___u_r_v_c_t_r_l" ],
    [ "FCR_GP", "group___f_c_r___g_p.html", "group___f_c_r___g_p" ],
    [ "FCR_TRIMCTRL", "group___f_c_r___t_r_i_m_c_t_r_l.html", "group___f_c_r___t_r_i_m_c_t_r_l" ],
    [ "FCR_ERFOKS", "group___f_c_r___e_r_f_o_k_s.html", "group___f_c_r___e_r_f_o_k_s" ],
    [ "fcr_regs.h", "fcr__regs_8h.html", null ],
    [ "mxc_fcr_regs_t", "group__fcr__registers.html#structmxc__fcr__regs__t", [
      [ "erfoks", "group__fcr__registers.html#a2323bb4de636b7981b97fec245a2ded8", null ],
      [ "fctrl0", "group__fcr__registers.html#ac8284d716d273ab4c7b42d3f978f1b62", null ],
      [ "fctrl1", "group__fcr__registers.html#a499d79dec0f6fbbf7f3ffb0bfee35371", null ],
      [ "fctrl3", "group__fcr__registers.html#a030e6ea2b4d3f3090dee6e69a9dddcb0", null ],
      [ "gp", "group__fcr__registers.html#ab8d3bab99ce2ee6e7bf1f8e940ececdf", null ],
      [ "trimctrl", "group__fcr__registers.html#aed82c94af42f33b0940bb2464f53d0f8", null ],
      [ "urvbootaddr", "group__fcr__registers.html#a1a01be51552e0de249b6aca3622faf1d", null ],
      [ "urvctrl", "group__fcr__registers.html#aa150e48bd81d6220af2a0c3b3eb303ea", null ]
    ] ]
];