

================================================================
== Vivado HLS Report for 'memcachedPipeline_hashKeyResizer'
================================================================
* Date:           Wed Oct 21 12:18:26 2020

* Version:        2015.1 (Build 1215546 on Mon Apr 27 19:24:50 PM 2015)
* Project:        memcachedPipeline_prj
* Solution:       solution1
* Product family: kintexu
* Target device:  xcku040-ffva1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +---------+-------+----------+------------+
    |  Clock  | Target| Estimated| Uncertainty|
    +---------+-------+----------+------------+
    |default  |   6.66|      5.40|        0.83|
    +---------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |    1|    1|    1|    1| function |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  |
+-----------------+---------+-------+--------+--------+
|Expression       |        -|      -|       -|       -|
|FIFO             |        -|      -|       -|       -|
|Instance         |        -|      -|       -|       -|
|Memory           |        -|      -|       -|       -|
|Multiplexer      |        -|      -|       -|       -|
|Register         |        -|      -|       -|       -|
+-----------------+---------+-------+--------+--------+
|Total            |        0|      0|       0|       0|
+-----------------+---------+-------+--------+--------+
|Available        |     1200|   1920|  484800|  242400|
+-----------------+---------+-------+--------+--------+
|Utilization (%)  |        0|      0|       0|       0|
+-----------------+---------+-------+--------+--------+

+ Detail: 
    * Instance: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    N/A

    * Register: 
    N/A



================================================================
== Interface
================================================================
* Summary: 
N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 1
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 2
* Pipeline: 1
  Pipeline-0: II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
* FSM state operations: 

 <State 1>: 5.40ns
ST_1: keyResizerState_load [1/1] 0.00ns
codeRepl:9  %keyResizerState_load = load i3* @keyResizerState, align 1

ST_1: keyResizerLength_V_load [1/1] 0.00ns
codeRepl:10  %keyResizerLength_V_load = load i8* @keyResizerLength_V, align 1

ST_1: p_Val2_s [1/1] 0.00ns
codeRepl:11  %p_Val2_s = load i128* @tempInput_data_V, align 8

ST_1: stg_6 [1/1] 1.17ns
codeRepl:13  switch i3 %keyResizerState_load, label %._crit_edge393 [
    i3 0, label %0
    i3 1, label %4
    i3 2, label %5
    i3 3, label %6
    i3 -4, label %7
    i3 -3, label %10
    i3 -2, label %11
    i3 -1, label %12
  ]

ST_1: stg_7 [1/1] 1.07ns
:3  store i3 0, i3* @keyResizerState, align 1

ST_1: stg_8 [1/1] 0.00ns
:4  br label %._crit_edge393

ST_1: stg_9 [1/1] 1.07ns
:4  store i3 0, i3* @keyResizerState, align 1

ST_1: stg_10 [1/1] 0.00ns
:5  br label %._crit_edge393

ST_1: stg_11 [1/1] 1.07ns
:4  store i3 0, i3* @keyResizerState, align 1

ST_1: stg_12 [1/1] 0.00ns
:5  br label %._crit_edge393

ST_1: tmp_65 [1/1] 0.00ns
:0  %tmp_65 = call i1 @_ssdm_op_NbReadReq.ap_fifo.i130P(i130* @in2hash_V, i32 1) nounwind

ST_1: stg_14 [1/1] 0.00ns
:1  br i1 %tmp_65, label %8, label %._crit_edge401

ST_1: tmp_3 [1/1] 2.91ns
:0  %tmp_3 = call i130 @_ssdm_op_Read.ap_fifo.volatile.i130P(i130* @in2hash_V) nounwind

ST_1: p_Val2_43 [1/1] 0.00ns
:1  %p_Val2_43 = trunc i130 %tmp_3 to i128

ST_1: stg_17 [1/1] 0.89ns
:2  store i128 %p_Val2_43, i128* @tempInput_data_V, align 16

ST_1: tmp_392 [1/1] 0.00ns
:3  %tmp_392 = call i1 @_ssdm_op_BitSelect.i1.i130.i32(i130 %tmp_3, i32 129)

ST_1: tmp_V_95 [1/1] 0.00ns
:4  %tmp_V_95 = trunc i130 %tmp_3 to i96

ST_1: tmp_290 [1/1] 1.34ns
:7  %tmp_290 = icmp ugt i8 %keyResizerLength_V_load, 12

ST_1: stg_21 [1/1] 0.00ns
:8  br i1 %tmp_290, label %9, label %._crit_edge402

ST_1: storemerge [1/1] 0.71ns
:0  %storemerge = select i1 %tmp_392, i3 -3, i3 1

ST_1: stg_23 [1/1] 1.07ns
:1  store i3 %storemerge, i3* @keyResizerState, align 1

ST_1: stg_24 [1/1] 0.00ns
._crit_edge401:0  br label %._crit_edge393

ST_1: tmp_s [1/1] 1.24ns
:0  %tmp_s = add i8 %keyResizerLength_V_load, -16

ST_1: stg_26 [1/1] 0.89ns
:1  store i8 %tmp_s, i8* @keyResizerLength_V, align 1

ST_1: tmp_285 [1/1] 1.34ns
:5  %tmp_285 = icmp eq i8 %tmp_s, 0

ST_1: storemerge5 [1/1] 0.71ns
:6  %storemerge5 = select i1 %tmp_285, i3 0, i3 -4

ST_1: stg_29 [1/1] 1.07ns
:7  store i3 %storemerge5, i3* @keyResizerState, align 1

ST_1: stg_30 [1/1] 0.00ns
:8  br label %._crit_edge393

ST_1: tmp_64 [1/1] 0.00ns
:0  %tmp_64 = call i1 @_ssdm_op_NbReadReq.ap_fifo.i130P(i130* @in2hash_V, i32 1) nounwind

ST_1: stg_32 [1/1] 0.00ns
:1  br i1 %tmp_64, label %_ifconv1, label %._crit_edge399

ST_1: tmp_288 [1/1] 1.24ns
_ifconv1:0  %tmp_288 = add i8 -16, %keyResizerLength_V_load

ST_1: stg_34 [1/1] 0.89ns
_ifconv1:1  store i8 %tmp_288, i8* @keyResizerLength_V, align 1

ST_1: tmp_2 [1/1] 2.91ns
_ifconv1:3  %tmp_2 = call i130 @_ssdm_op_Read.ap_fifo.volatile.i130P(i130* @in2hash_V) nounwind

ST_1: p_Val2_42 [1/1] 0.00ns
_ifconv1:4  %p_Val2_42 = trunc i130 %tmp_2 to i128

ST_1: stg_37 [1/1] 0.89ns
_ifconv1:5  store i128 %p_Val2_42, i128* @tempInput_data_V, align 16

ST_1: tmp_389 [1/1] 0.00ns
_ifconv1:6  %tmp_389 = call i1 @_ssdm_op_BitSelect.i1.i130.i32(i130 %tmp_2, i32 129)

ST_1: tmp_390 [1/1] 0.00ns
_ifconv1:7  %tmp_390 = trunc i130 %tmp_2 to i32

ST_1: tmp_289 [1/1] 1.34ns
_ifconv1:11  %tmp_289 = icmp ugt i8 %tmp_288, 4

ST_1: storemerge8 [1/1] 0.71ns
_ifconv1:12  %storemerge8 = select i1 %tmp_389, i3 -1, i3 3

ST_1: storemerge9 [1/1] 0.71ns
_ifconv1:13  %storemerge9 = select i1 %tmp_289, i3 %storemerge8, i3 0

ST_1: stg_43 [1/1] 1.07ns
_ifconv1:14  store i3 %storemerge9, i3* @keyResizerState, align 1

ST_1: stg_44 [1/1] 0.00ns
._crit_edge399:0  br label %._crit_edge393

ST_1: tmp_63 [1/1] 0.00ns
:0  %tmp_63 = call i1 @_ssdm_op_NbReadReq.ap_fifo.i130P(i130* @in2hash_V, i32 1) nounwind

ST_1: stg_46 [1/1] 0.00ns
:1  br i1 %tmp_63, label %_ifconv, label %._crit_edge397

ST_1: tmp_286 [1/1] 1.24ns
_ifconv:0  %tmp_286 = add i8 -16, %keyResizerLength_V_load

ST_1: stg_48 [1/1] 0.89ns
_ifconv:1  store i8 %tmp_286, i8* @keyResizerLength_V, align 1

ST_1: tmp_1 [1/1] 2.91ns
_ifconv:3  %tmp_1 = call i130 @_ssdm_op_Read.ap_fifo.volatile.i130P(i130* @in2hash_V) nounwind

ST_1: p_Val2_41 [1/1] 0.00ns
_ifconv:4  %p_Val2_41 = trunc i130 %tmp_1 to i128

ST_1: stg_51 [1/1] 0.89ns
_ifconv:5  store i128 %p_Val2_41, i128* @tempInput_data_V, align 16

ST_1: tmp_386 [1/1] 0.00ns
_ifconv:6  %tmp_386 = call i1 @_ssdm_op_BitSelect.i1.i130.i32(i130 %tmp_1, i32 129)

ST_1: tmp_387 [1/1] 0.00ns
_ifconv:7  %tmp_387 = trunc i130 %tmp_1 to i64

ST_1: tmp_287 [1/1] 1.34ns
_ifconv:11  %tmp_287 = icmp ugt i8 %tmp_286, 8

ST_1: storemerge6 [1/1] 0.71ns
_ifconv:12  %storemerge6 = select i1 %tmp_386, i3 -2, i3 2

ST_1: storemerge7 [1/1] 0.71ns
_ifconv:13  %storemerge7 = select i1 %tmp_287, i3 %storemerge6, i3 0

ST_1: stg_57 [1/1] 1.07ns
_ifconv:14  store i3 %storemerge7, i3* @keyResizerState, align 1

ST_1: stg_58 [1/1] 0.00ns
._crit_edge397:0  br label %._crit_edge393

ST_1: tmp [1/1] 0.00ns
:0  %tmp = call i1 @_ssdm_op_NbReadReq.ap_fifo.i8P(i8* @in2hashKeyLength_V_V, i32 1) nounwind

ST_1: stg_60 [1/1] 0.00ns
:1  br i1 %tmp, label %1, label %._crit_edge394

ST_1: tmp_66 [1/1] 0.00ns
:0  %tmp_66 = call i1 @_ssdm_op_NbReadReq.ap_fifo.i130P(i130* @in2hash_V, i32 1) nounwind

ST_1: stg_62 [1/1] 0.00ns
:1  br i1 %tmp_66, label %2, label %._crit_edge394

ST_1: tmp_V_96 [1/1] 2.91ns
:0  %tmp_V_96 = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* @in2hashKeyLength_V_V) nounwind

ST_1: stg_64 [1/1] 0.89ns
:1  store i8 %tmp_V_96, i8* @keyResizerLength_V, align 1

ST_1: tmp90 [1/1] 2.91ns
:2  %tmp90 = call i130 @_ssdm_op_Read.ap_fifo.volatile.i130P(i130* @in2hash_V) nounwind

ST_1: p_Val2_44 [1/1] 0.00ns
:3  %p_Val2_44 = trunc i130 %tmp90 to i128

ST_1: stg_67 [1/1] 0.89ns
:4  store i128 %p_Val2_44, i128* @tempInput_data_V, align 16

ST_1: tmp_395 [1/1] 0.00ns
:5  %tmp_395 = call i1 @_ssdm_op_BitSelect.i1.i130.i32(i130 %tmp90, i32 129)

ST_1: tmp_V_97 [1/1] 0.00ns
:9  %tmp_V_97 = trunc i130 %tmp90 to i96

ST_1: tmp_291 [1/1] 1.34ns
:12  %tmp_291 = icmp ugt i8 %tmp_V_96, 12

ST_1: stg_71 [1/1] 0.00ns
:13  br i1 %tmp_291, label %3, label %._crit_edge396

ST_1: storemerge1 [1/1] 0.71ns
:0  %storemerge1 = select i1 %tmp_395, i3 -3, i3 1

ST_1: stg_73 [1/1] 1.07ns
:1  store i3 %storemerge1, i3* @keyResizerState, align 1

ST_1: stg_74 [1/1] 0.00ns
._crit_edge394:0  br label %._crit_edge393


 <State 2>: 2.91ns
ST_2: stg_75 [1/1] 0.00ns
codeRepl:0  call void (...)* @_ssdm_op_SpecInterface(i32* @resizedInitValue_V, [8 x i8]* @str1730, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @str1731, [1 x i8]* @str1731, [8 x i8]* @str1730)

ST_2: stg_76 [1/1] 0.00ns
codeRepl:1  call void (...)* @_ssdm_op_SpecInterface(i32* @resizedKeyLength_V, [8 x i8]* @str1726, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @str1727, [1 x i8]* @str1727, [8 x i8]* @str1726)

ST_2: stg_77 [1/1] 0.00ns
codeRepl:2  call void (...)* @_ssdm_op_SpecInterface(i96* @resizedKey_V_V, [8 x i8]* @str1722, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @str1723, [1 x i8]* @str1723, [8 x i8]* @str1722)

ST_2: stg_78 [1/1] 0.00ns
codeRepl:3  call void (...)* @_ssdm_op_SpecInterface(i8* @in2hashKeyLength_V_V, [8 x i8]* @str1606, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @str1607, [1 x i8]* @str1607, [8 x i8]* @str1606)

ST_2: stg_79 [1/1] 0.00ns
codeRepl:4  call void (...)* @_ssdm_op_SpecInterface(i130* @in2hash_V, [8 x i8]* @str1602, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @str1603, [1 x i8]* @str1603, [8 x i8]* @str1602) nounwind

ST_2: stg_80 [1/1] 0.00ns
codeRepl:5  call void (...)* @_ssdm_op_SpecInterface(i130* @in2hash_V, [8 x i8]* @str1598, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @str1599, [1 x i8]* @str1599, [8 x i8]* @str1598) nounwind

ST_2: stg_81 [1/1] 0.00ns
codeRepl:6  call void (...)* @_ssdm_op_SpecInterface(i130* @in2hash_V, [8 x i8]* @str1594, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @str1595, [1 x i8]* @str1595, [8 x i8]* @str1594) nounwind

ST_2: stg_82 [1/1] 0.00ns
codeRepl:7  call void (...)* @_ssdm_op_SpecInterface(i32 0, [13 x i8]* @p_str1309, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str308, [1 x i8]* @p_str308, [1 x i8]* @p_str308) nounwind

ST_2: stg_83 [1/1] 0.00ns
codeRepl:8  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 2, i32 1, i32 0, [1 x i8]* @p_str308) nounwind

ST_2: p_Val2_40 [1/1] 0.00ns
codeRepl:12  %p_Val2_40 = load i96* @resizedKeyOutput_V, align 8

ST_2: tmp_V_92 [1/1] 0.00ns
:0  %tmp_V_92 = call i96 @_ssdm_op_PartSelect.i96.i128.i32.i32(i128 %p_Val2_s, i32 32, i32 127)

ST_2: stg_86 [1/1] 1.07ns
:1  store i96 %tmp_V_92, i96* @resizedKeyOutput_V, align 8

ST_2: stg_87 [1/1] 2.91ns
:2  call void @_ssdm_op_Write.ap_fifo.volatile.i96P(i96* @resizedKey_V_V, i96 %tmp_V_92) nounwind

ST_2: p_Result_20 [1/1] 0.00ns
:0  %p_Result_20 = call i64 @_ssdm_op_PartSelect.i64.i128.i32.i32(i128 %p_Val2_s, i32 64, i32 127)

ST_2: p_Result_61 [1/1] 0.00ns
:1  %p_Result_61 = call i96 @llvm.part.set.i96.i64(i96 %p_Val2_40, i64 %p_Result_20, i32 0, i32 63)

ST_2: stg_90 [1/1] 1.07ns
:2  store i96 %p_Result_61, i96* @resizedKeyOutput_V, align 8

ST_2: stg_91 [1/1] 2.91ns
:3  call void @_ssdm_op_Write.ap_fifo.volatile.i96P(i96* @resizedKey_V_V, i96 %p_Result_61) nounwind

ST_2: p_Result_s_95 [1/1] 0.00ns
:0  %p_Result_s_95 = call i32 @_ssdm_op_PartSelect.i32.i128.i32.i32(i128 %p_Val2_s, i32 96, i32 127)

ST_2: p_Result_60 [1/1] 0.00ns
:1  %p_Result_60 = call i96 @llvm.part.set.i96.i32(i96 %p_Val2_40, i32 %p_Result_s_95, i32 0, i32 31)

ST_2: stg_94 [1/1] 1.07ns
:2  store i96 %p_Result_60, i96* @resizedKeyOutput_V, align 8

ST_2: stg_95 [1/1] 2.91ns
:3  call void @_ssdm_op_Write.ap_fifo.volatile.i96P(i96* @resizedKey_V_V, i96 %p_Result_60) nounwind

ST_2: stg_96 [1/1] 1.07ns
:5  store i96 %tmp_V_95, i96* @resizedKeyOutput_V, align 8

ST_2: stg_97 [1/1] 2.91ns
:6  call void @_ssdm_op_Write.ap_fifo.volatile.i96P(i96* @resizedKey_V_V, i96 %tmp_V_95) nounwind

ST_2: stg_98 [1/1] 0.00ns
:2  br label %._crit_edge402

ST_2: stg_99 [1/1] 0.00ns
._crit_edge402:0  br label %._crit_edge401

ST_2: tmp_V [1/1] 0.00ns
:2  %tmp_V = call i96 @_ssdm_op_PartSelect.i96.i128.i32.i32(i128 %p_Val2_s, i32 32, i32 127)

ST_2: stg_101 [1/1] 1.07ns
:3  store i96 %tmp_V, i96* @resizedKeyOutput_V, align 8

ST_2: stg_102 [1/1] 2.91ns
:4  call void @_ssdm_op_Write.ap_fifo.volatile.i96P(i96* @resizedKey_V_V, i96 %tmp_V) nounwind

ST_2: p_Result_22 [1/1] 0.00ns
_ifconv1:2  %p_Result_22 = call i64 @_ssdm_op_PartSelect.i64.i128.i32.i32(i128 %p_Val2_s, i32 64, i32 127)

ST_2: p_Result_59 [1/1] 0.00ns
_ifconv1:8  %p_Result_59 = call i96 @_ssdm_op_BitConcatenate.i96.i32.i64(i32 %tmp_390, i64 %p_Result_22)

ST_2: stg_105 [1/1] 1.07ns
_ifconv1:9  store i96 %p_Result_59, i96* @resizedKeyOutput_V, align 8

ST_2: stg_106 [1/1] 2.91ns
_ifconv1:10  call void @_ssdm_op_Write.ap_fifo.volatile.i96P(i96* @resizedKey_V_V, i96 %p_Result_59) nounwind

ST_2: stg_107 [1/1] 0.00ns
_ifconv1:15  br label %._crit_edge399

ST_2: p_Result_21 [1/1] 0.00ns
_ifconv:2  %p_Result_21 = call i32 @_ssdm_op_PartSelect.i32.i128.i32.i32(i128 %p_Val2_s, i32 96, i32 127)

ST_2: p_Result_s [1/1] 0.00ns
_ifconv:8  %p_Result_s = call i96 @_ssdm_op_BitConcatenate.i96.i64.i32(i64 %tmp_387, i32 %p_Result_21)

ST_2: stg_110 [1/1] 1.07ns
_ifconv:9  store i96 %p_Result_s, i96* @resizedKeyOutput_V, align 8

ST_2: stg_111 [1/1] 2.91ns
_ifconv:10  call void @_ssdm_op_Write.ap_fifo.volatile.i96P(i96* @resizedKey_V_V, i96 %p_Result_s) nounwind

ST_2: stg_112 [1/1] 0.00ns
_ifconv:15  br label %._crit_edge397

ST_2: tmp_67 [1/1] 0.00ns
:6  %tmp_67 = zext i8 %tmp_V_96 to i32

ST_2: stg_114 [1/1] 2.91ns
:7  call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* @resizedKeyLength_V, i32 %tmp_67) nounwind

ST_2: stg_115 [1/1] 2.91ns
:8  call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* @resizedInitValue_V, i32 13) nounwind

ST_2: stg_116 [1/1] 1.07ns
:10  store i96 %tmp_V_97, i96* @resizedKeyOutput_V, align 8

ST_2: stg_117 [1/1] 2.91ns
:11  call void @_ssdm_op_Write.ap_fifo.volatile.i96P(i96* @resizedKey_V_V, i96 %tmp_V_97) nounwind

ST_2: stg_118 [1/1] 0.00ns
:2  br label %._crit_edge396

ST_2: stg_119 [1/1] 0.00ns
._crit_edge396:0  br label %._crit_edge394

ST_2: stg_120 [1/1] 0.00ns
._crit_edge393:0  ret void



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is clock enabled: 0
- Is pipelined: 1
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_none:ce=0
Port [ keyResizerState]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; mode=0x7fa53ecbd870; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ keyResizerLength_V]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; mode=0x7fa53ecbd8d0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ tempInput_data_V]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; mode=0x7fa53ecbd930; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ resizedKeyOutput_V]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; mode=0x7fa53ecbd990; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ in2hashKeyLength_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=3; mode=0x7fa53ecbd9f0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_fifo:ce=0
Port [ in2hash_V]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=3; mode=0x7fa53ecbda50; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_fifo:ce=0
Port [ resizedKeyLength_V]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=3; mode=0x7fa53ecbdab0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_fifo:ce=0
Port [ resizedInitValue_V]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=3; mode=0x7fa53ecbdb10; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_fifo:ce=0
Port [ resizedKey_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=3; mode=0x7fa53ecbdb70; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
keyResizerState_load    (load          ) [ 011]
keyResizerLength_V_load (load          ) [ 000]
p_Val2_s                (load          ) [ 011]
stg_6                   (switch        ) [ 000]
stg_7                   (store         ) [ 000]
stg_8                   (br            ) [ 000]
stg_9                   (store         ) [ 000]
stg_10                  (br            ) [ 000]
stg_11                  (store         ) [ 000]
stg_12                  (br            ) [ 000]
tmp_65                  (nbreadreq     ) [ 011]
stg_14                  (br            ) [ 000]
tmp_3                   (read          ) [ 000]
p_Val2_43               (trunc         ) [ 000]
stg_17                  (store         ) [ 000]
tmp_392                 (bitselect     ) [ 000]
tmp_V_95                (trunc         ) [ 011]
tmp_290                 (icmp          ) [ 011]
stg_21                  (br            ) [ 000]
storemerge              (select        ) [ 000]
stg_23                  (store         ) [ 000]
stg_24                  (br            ) [ 000]
tmp_s                   (add           ) [ 000]
stg_26                  (store         ) [ 000]
tmp_285                 (icmp          ) [ 000]
storemerge5             (select        ) [ 000]
stg_29                  (store         ) [ 000]
stg_30                  (br            ) [ 000]
tmp_64                  (nbreadreq     ) [ 011]
stg_32                  (br            ) [ 000]
tmp_288                 (add           ) [ 000]
stg_34                  (store         ) [ 000]
tmp_2                   (read          ) [ 000]
p_Val2_42               (trunc         ) [ 000]
stg_37                  (store         ) [ 000]
tmp_389                 (bitselect     ) [ 000]
tmp_390                 (trunc         ) [ 011]
tmp_289                 (icmp          ) [ 000]
storemerge8             (select        ) [ 000]
storemerge9             (select        ) [ 000]
stg_43                  (store         ) [ 000]
stg_44                  (br            ) [ 000]
tmp_63                  (nbreadreq     ) [ 011]
stg_46                  (br            ) [ 000]
tmp_286                 (add           ) [ 000]
stg_48                  (store         ) [ 000]
tmp_1                   (read          ) [ 000]
p_Val2_41               (trunc         ) [ 000]
stg_51                  (store         ) [ 000]
tmp_386                 (bitselect     ) [ 000]
tmp_387                 (trunc         ) [ 011]
tmp_287                 (icmp          ) [ 000]
storemerge6             (select        ) [ 000]
storemerge7             (select        ) [ 000]
stg_57                  (store         ) [ 000]
stg_58                  (br            ) [ 000]
tmp                     (nbreadreq     ) [ 011]
stg_60                  (br            ) [ 000]
tmp_66                  (nbreadreq     ) [ 011]
stg_62                  (br            ) [ 000]
tmp_V_96                (read          ) [ 011]
stg_64                  (store         ) [ 000]
tmp90                   (read          ) [ 000]
p_Val2_44               (trunc         ) [ 000]
stg_67                  (store         ) [ 000]
tmp_395                 (bitselect     ) [ 000]
tmp_V_97                (trunc         ) [ 011]
tmp_291                 (icmp          ) [ 011]
stg_71                  (br            ) [ 000]
storemerge1             (select        ) [ 000]
stg_73                  (store         ) [ 000]
stg_74                  (br            ) [ 000]
stg_75                  (specinterface ) [ 000]
stg_76                  (specinterface ) [ 000]
stg_77                  (specinterface ) [ 000]
stg_78                  (specinterface ) [ 000]
stg_79                  (specinterface ) [ 000]
stg_80                  (specinterface ) [ 000]
stg_81                  (specinterface ) [ 000]
stg_82                  (specinterface ) [ 000]
stg_83                  (specpipeline  ) [ 000]
p_Val2_40               (load          ) [ 000]
tmp_V_92                (partselect    ) [ 000]
stg_86                  (store         ) [ 000]
stg_87                  (write         ) [ 000]
p_Result_20             (partselect    ) [ 000]
p_Result_61             (partset       ) [ 000]
stg_90                  (store         ) [ 000]
stg_91                  (write         ) [ 000]
p_Result_s_95           (partselect    ) [ 000]
p_Result_60             (partset       ) [ 000]
stg_94                  (store         ) [ 000]
stg_95                  (write         ) [ 000]
stg_96                  (store         ) [ 000]
stg_97                  (write         ) [ 000]
stg_98                  (br            ) [ 000]
stg_99                  (br            ) [ 000]
tmp_V                   (partselect    ) [ 000]
stg_101                 (store         ) [ 000]
stg_102                 (write         ) [ 000]
p_Result_22             (partselect    ) [ 000]
p_Result_59             (bitconcatenate) [ 000]
stg_105                 (store         ) [ 000]
stg_106                 (write         ) [ 000]
stg_107                 (br            ) [ 000]
p_Result_21             (partselect    ) [ 000]
p_Result_s              (bitconcatenate) [ 000]
stg_110                 (store         ) [ 000]
stg_111                 (write         ) [ 000]
stg_112                 (br            ) [ 000]
tmp_67                  (zext          ) [ 000]
stg_114                 (write         ) [ 000]
stg_115                 (write         ) [ 000]
stg_116                 (store         ) [ 000]
stg_117                 (write         ) [ 000]
stg_118                 (br            ) [ 000]
stg_119                 (br            ) [ 000]
stg_120                 (ret           ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="keyResizerState">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="keyResizerState"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="keyResizerLength_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="keyResizerLength_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="tempInput_data_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tempInput_data_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="resizedKeyOutput_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="resizedKeyOutput_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="in2hashKeyLength_V_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in2hashKeyLength_V_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="in2hash_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in2hash_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="resizedKeyLength_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="resizedKeyLength_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="resizedInitValue_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="resizedInitValue_V"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="resizedKey_V_V">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="resizedKey_V_V"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_NbReadReq.ap_fifo.i130P"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i130P"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i130.i32"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_NbReadReq.ap_fifo.i8P"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i8P"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str1730"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str1731"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str1726"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str1727"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str1722"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str1723"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str1606"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str1607"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str1602"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str1603"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str1598"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str1599"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str1594"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str1595"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1309"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str308"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i96.i128.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i96P"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i64.i128.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="llvm.part.set.i96.i64"/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i32.i128.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="llvm.part.set.i96.i32"/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i96.i32.i64"/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i96.i64.i32"/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i32P"/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="130" class="1004" name="grp_nbreadreq_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="1" slack="0"/>
<pin id="132" dir="0" index="1" bw="130" slack="0"/>
<pin id="133" dir="0" index="2" bw="1" slack="0"/>
<pin id="134" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="nbreadreq(1156) " fcode="nbreadreq"/>
<opset="tmp_65/1 tmp_64/1 tmp_63/1 tmp_66/1 "/>
</bind>
</comp>

<comp id="138" class="1004" name="grp_read_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="130" slack="0"/>
<pin id="140" dir="0" index="1" bw="130" slack="0"/>
<pin id="141" dir="1" index="2" bw="130" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_3/1 tmp_2/1 tmp_1/1 tmp90/1 "/>
</bind>
</comp>

<comp id="144" class="1004" name="tmp_nbreadreq_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="1" slack="0"/>
<pin id="146" dir="0" index="1" bw="8" slack="0"/>
<pin id="147" dir="0" index="2" bw="1" slack="0"/>
<pin id="148" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="nbreadreq(1156) " fcode="nbreadreq"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="152" class="1004" name="tmp_V_96_read_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="8" slack="0"/>
<pin id="154" dir="0" index="1" bw="8" slack="0"/>
<pin id="155" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_V_96/1 "/>
</bind>
</comp>

<comp id="158" class="1004" name="grp_write_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="0" slack="0"/>
<pin id="160" dir="0" index="1" bw="96" slack="0"/>
<pin id="161" dir="0" index="2" bw="96" slack="0"/>
<pin id="162" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="stg_87/2 stg_91/2 stg_95/2 stg_97/2 stg_102/2 stg_106/2 stg_111/2 stg_117/2 "/>
</bind>
</comp>

<comp id="165" class="1004" name="stg_114_write_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="0" slack="0"/>
<pin id="167" dir="0" index="1" bw="32" slack="0"/>
<pin id="168" dir="0" index="2" bw="8" slack="0"/>
<pin id="169" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="stg_114/2 "/>
</bind>
</comp>

<comp id="172" class="1004" name="stg_115_write_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="0" slack="0"/>
<pin id="174" dir="0" index="1" bw="32" slack="0"/>
<pin id="175" dir="0" index="2" bw="5" slack="0"/>
<pin id="176" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="stg_115/2 "/>
</bind>
</comp>

<comp id="181" class="1004" name="grp_store_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="1" slack="0"/>
<pin id="183" dir="0" index="1" bw="3" slack="0"/>
<pin id="184" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_7/1 stg_9/1 stg_11/1 "/>
</bind>
</comp>

<comp id="187" class="1004" name="grp_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="1" slack="0"/>
<pin id="189" dir="0" index="1" bw="130" slack="0"/>
<pin id="190" dir="0" index="2" bw="9" slack="0"/>
<pin id="191" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_392/1 tmp_389/1 tmp_386/1 tmp_395/1 "/>
</bind>
</comp>

<comp id="195" class="1004" name="grp_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="1" slack="0"/>
<pin id="197" dir="0" index="1" bw="3" slack="0"/>
<pin id="198" dir="0" index="2" bw="1" slack="0"/>
<pin id="199" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="storemerge/1 storemerge1/1 "/>
</bind>
</comp>

<comp id="203" class="1004" name="grp_store_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="3" slack="0"/>
<pin id="205" dir="0" index="1" bw="3" slack="0"/>
<pin id="206" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_23/1 stg_73/1 "/>
</bind>
</comp>

<comp id="209" class="1004" name="grp_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="5" slack="0"/>
<pin id="211" dir="0" index="1" bw="8" slack="0"/>
<pin id="212" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_288/1 tmp_286/1 "/>
</bind>
</comp>

<comp id="214" class="1004" name="grp_store_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="8" slack="0"/>
<pin id="216" dir="0" index="1" bw="8" slack="0"/>
<pin id="217" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_34/1 stg_48/1 "/>
</bind>
</comp>

<comp id="220" class="1004" name="grp_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="96" slack="0"/>
<pin id="222" dir="0" index="1" bw="128" slack="1"/>
<pin id="223" dir="0" index="2" bw="7" slack="0"/>
<pin id="224" dir="0" index="3" bw="8" slack="0"/>
<pin id="225" dir="1" index="4" bw="96" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_V_92/2 tmp_V/2 "/>
</bind>
</comp>

<comp id="230" class="1004" name="grp_store_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="96" slack="0"/>
<pin id="232" dir="0" index="1" bw="96" slack="0"/>
<pin id="233" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_86/2 stg_101/2 "/>
</bind>
</comp>

<comp id="236" class="1004" name="grp_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="64" slack="0"/>
<pin id="238" dir="0" index="1" bw="128" slack="1"/>
<pin id="239" dir="0" index="2" bw="8" slack="0"/>
<pin id="240" dir="0" index="3" bw="8" slack="0"/>
<pin id="241" dir="1" index="4" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_20/2 p_Result_22/2 "/>
</bind>
</comp>

<comp id="245" class="1004" name="grp_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="32" slack="0"/>
<pin id="247" dir="0" index="1" bw="128" slack="1"/>
<pin id="248" dir="0" index="2" bw="8" slack="0"/>
<pin id="249" dir="0" index="3" bw="8" slack="0"/>
<pin id="250" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_s_95/2 p_Result_21/2 "/>
</bind>
</comp>

<comp id="254" class="1004" name="keyResizerState_load_load_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="3" slack="0"/>
<pin id="256" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="keyResizerState_load/1 "/>
</bind>
</comp>

<comp id="258" class="1004" name="keyResizerLength_V_load_load_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="8" slack="0"/>
<pin id="260" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="keyResizerLength_V_load/1 "/>
</bind>
</comp>

<comp id="263" class="1004" name="p_Val2_s_load_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="128" slack="0"/>
<pin id="265" dir="1" index="1" bw="128" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_Val2_s/1 "/>
</bind>
</comp>

<comp id="267" class="1004" name="p_Val2_43_fu_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="130" slack="0"/>
<pin id="269" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="p_Val2_43/1 "/>
</bind>
</comp>

<comp id="271" class="1004" name="stg_17_store_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="128" slack="0"/>
<pin id="273" dir="0" index="1" bw="128" slack="0"/>
<pin id="274" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_17/1 "/>
</bind>
</comp>

<comp id="277" class="1004" name="tmp_V_95_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="130" slack="0"/>
<pin id="279" dir="1" index="1" bw="96" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_V_95/1 "/>
</bind>
</comp>

<comp id="281" class="1004" name="tmp_290_fu_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="8" slack="0"/>
<pin id="283" dir="0" index="1" bw="5" slack="0"/>
<pin id="284" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_290/1 "/>
</bind>
</comp>

<comp id="287" class="1004" name="tmp_s_fu_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="8" slack="0"/>
<pin id="289" dir="0" index="1" bw="5" slack="0"/>
<pin id="290" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_s/1 "/>
</bind>
</comp>

<comp id="293" class="1004" name="stg_26_store_fu_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="8" slack="0"/>
<pin id="295" dir="0" index="1" bw="8" slack="0"/>
<pin id="296" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_26/1 "/>
</bind>
</comp>

<comp id="299" class="1004" name="tmp_285_fu_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="8" slack="0"/>
<pin id="301" dir="0" index="1" bw="1" slack="0"/>
<pin id="302" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_285/1 "/>
</bind>
</comp>

<comp id="305" class="1004" name="storemerge5_fu_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="1" slack="0"/>
<pin id="307" dir="0" index="1" bw="1" slack="0"/>
<pin id="308" dir="0" index="2" bw="3" slack="0"/>
<pin id="309" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="storemerge5/1 "/>
</bind>
</comp>

<comp id="313" class="1004" name="stg_29_store_fu_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="3" slack="0"/>
<pin id="315" dir="0" index="1" bw="3" slack="0"/>
<pin id="316" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_29/1 "/>
</bind>
</comp>

<comp id="319" class="1004" name="p_Val2_42_fu_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="130" slack="0"/>
<pin id="321" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="p_Val2_42/1 "/>
</bind>
</comp>

<comp id="323" class="1004" name="stg_37_store_fu_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="128" slack="0"/>
<pin id="325" dir="0" index="1" bw="128" slack="0"/>
<pin id="326" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_37/1 "/>
</bind>
</comp>

<comp id="329" class="1004" name="tmp_390_fu_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="130" slack="0"/>
<pin id="331" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_390/1 "/>
</bind>
</comp>

<comp id="333" class="1004" name="tmp_289_fu_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="8" slack="0"/>
<pin id="335" dir="0" index="1" bw="4" slack="0"/>
<pin id="336" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_289/1 "/>
</bind>
</comp>

<comp id="339" class="1004" name="storemerge8_fu_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="1" slack="0"/>
<pin id="341" dir="0" index="1" bw="1" slack="0"/>
<pin id="342" dir="0" index="2" bw="3" slack="0"/>
<pin id="343" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="storemerge8/1 "/>
</bind>
</comp>

<comp id="347" class="1004" name="storemerge9_fu_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="1" slack="0"/>
<pin id="349" dir="0" index="1" bw="3" slack="0"/>
<pin id="350" dir="0" index="2" bw="1" slack="0"/>
<pin id="351" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="storemerge9/1 "/>
</bind>
</comp>

<comp id="355" class="1004" name="stg_43_store_fu_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="3" slack="0"/>
<pin id="357" dir="0" index="1" bw="3" slack="0"/>
<pin id="358" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_43/1 "/>
</bind>
</comp>

<comp id="361" class="1004" name="p_Val2_41_fu_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="130" slack="0"/>
<pin id="363" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="p_Val2_41/1 "/>
</bind>
</comp>

<comp id="365" class="1004" name="stg_51_store_fu_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="128" slack="0"/>
<pin id="367" dir="0" index="1" bw="128" slack="0"/>
<pin id="368" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_51/1 "/>
</bind>
</comp>

<comp id="371" class="1004" name="tmp_387_fu_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="130" slack="0"/>
<pin id="373" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_387/1 "/>
</bind>
</comp>

<comp id="375" class="1004" name="tmp_287_fu_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="8" slack="0"/>
<pin id="377" dir="0" index="1" bw="5" slack="0"/>
<pin id="378" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_287/1 "/>
</bind>
</comp>

<comp id="381" class="1004" name="storemerge6_fu_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="1" slack="0"/>
<pin id="383" dir="0" index="1" bw="2" slack="0"/>
<pin id="384" dir="0" index="2" bw="3" slack="0"/>
<pin id="385" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="storemerge6/1 "/>
</bind>
</comp>

<comp id="389" class="1004" name="storemerge7_fu_389">
<pin_list>
<pin id="390" dir="0" index="0" bw="1" slack="0"/>
<pin id="391" dir="0" index="1" bw="3" slack="0"/>
<pin id="392" dir="0" index="2" bw="1" slack="0"/>
<pin id="393" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="storemerge7/1 "/>
</bind>
</comp>

<comp id="397" class="1004" name="stg_57_store_fu_397">
<pin_list>
<pin id="398" dir="0" index="0" bw="3" slack="0"/>
<pin id="399" dir="0" index="1" bw="3" slack="0"/>
<pin id="400" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_57/1 "/>
</bind>
</comp>

<comp id="403" class="1004" name="stg_64_store_fu_403">
<pin_list>
<pin id="404" dir="0" index="0" bw="8" slack="0"/>
<pin id="405" dir="0" index="1" bw="8" slack="0"/>
<pin id="406" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_64/1 "/>
</bind>
</comp>

<comp id="409" class="1004" name="p_Val2_44_fu_409">
<pin_list>
<pin id="410" dir="0" index="0" bw="130" slack="0"/>
<pin id="411" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="p_Val2_44/1 "/>
</bind>
</comp>

<comp id="413" class="1004" name="stg_67_store_fu_413">
<pin_list>
<pin id="414" dir="0" index="0" bw="128" slack="0"/>
<pin id="415" dir="0" index="1" bw="128" slack="0"/>
<pin id="416" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_67/1 "/>
</bind>
</comp>

<comp id="419" class="1004" name="tmp_V_97_fu_419">
<pin_list>
<pin id="420" dir="0" index="0" bw="130" slack="0"/>
<pin id="421" dir="1" index="1" bw="96" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_V_97/1 "/>
</bind>
</comp>

<comp id="423" class="1004" name="tmp_291_fu_423">
<pin_list>
<pin id="424" dir="0" index="0" bw="8" slack="0"/>
<pin id="425" dir="0" index="1" bw="5" slack="0"/>
<pin id="426" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_291/1 "/>
</bind>
</comp>

<comp id="429" class="1004" name="p_Val2_40_load_fu_429">
<pin_list>
<pin id="430" dir="0" index="0" bw="96" slack="0"/>
<pin id="431" dir="1" index="1" bw="96" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_Val2_40/2 "/>
</bind>
</comp>

<comp id="433" class="1004" name="p_Result_61_fu_433">
<pin_list>
<pin id="434" dir="0" index="0" bw="96" slack="0"/>
<pin id="435" dir="0" index="1" bw="96" slack="0"/>
<pin id="436" dir="0" index="2" bw="64" slack="0"/>
<pin id="437" dir="0" index="3" bw="1" slack="0"/>
<pin id="438" dir="0" index="4" bw="7" slack="0"/>
<pin id="439" dir="1" index="5" bw="96" slack="0"/>
</pin_list>
<bind>
<opcode="partset(1003) " fcode="partset"/>
<opset="p_Result_61/2 "/>
</bind>
</comp>

<comp id="446" class="1004" name="stg_90_store_fu_446">
<pin_list>
<pin id="447" dir="0" index="0" bw="96" slack="0"/>
<pin id="448" dir="0" index="1" bw="96" slack="0"/>
<pin id="449" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_90/2 "/>
</bind>
</comp>

<comp id="452" class="1004" name="p_Result_60_fu_452">
<pin_list>
<pin id="453" dir="0" index="0" bw="96" slack="0"/>
<pin id="454" dir="0" index="1" bw="96" slack="0"/>
<pin id="455" dir="0" index="2" bw="32" slack="0"/>
<pin id="456" dir="0" index="3" bw="1" slack="0"/>
<pin id="457" dir="0" index="4" bw="6" slack="0"/>
<pin id="458" dir="1" index="5" bw="96" slack="0"/>
</pin_list>
<bind>
<opcode="partset(1003) " fcode="partset"/>
<opset="p_Result_60/2 "/>
</bind>
</comp>

<comp id="465" class="1004" name="stg_94_store_fu_465">
<pin_list>
<pin id="466" dir="0" index="0" bw="96" slack="0"/>
<pin id="467" dir="0" index="1" bw="96" slack="0"/>
<pin id="468" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_94/2 "/>
</bind>
</comp>

<comp id="471" class="1004" name="stg_96_store_fu_471">
<pin_list>
<pin id="472" dir="0" index="0" bw="96" slack="1"/>
<pin id="473" dir="0" index="1" bw="96" slack="0"/>
<pin id="474" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_96/2 "/>
</bind>
</comp>

<comp id="476" class="1004" name="p_Result_59_fu_476">
<pin_list>
<pin id="477" dir="0" index="0" bw="96" slack="0"/>
<pin id="478" dir="0" index="1" bw="32" slack="1"/>
<pin id="479" dir="0" index="2" bw="64" slack="0"/>
<pin id="480" dir="1" index="3" bw="96" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_59/2 "/>
</bind>
</comp>

<comp id="484" class="1004" name="stg_105_store_fu_484">
<pin_list>
<pin id="485" dir="0" index="0" bw="96" slack="0"/>
<pin id="486" dir="0" index="1" bw="96" slack="0"/>
<pin id="487" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_105/2 "/>
</bind>
</comp>

<comp id="490" class="1004" name="p_Result_s_fu_490">
<pin_list>
<pin id="491" dir="0" index="0" bw="96" slack="0"/>
<pin id="492" dir="0" index="1" bw="64" slack="1"/>
<pin id="493" dir="0" index="2" bw="32" slack="0"/>
<pin id="494" dir="1" index="3" bw="96" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_s/2 "/>
</bind>
</comp>

<comp id="498" class="1004" name="stg_110_store_fu_498">
<pin_list>
<pin id="499" dir="0" index="0" bw="96" slack="0"/>
<pin id="500" dir="0" index="1" bw="96" slack="0"/>
<pin id="501" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_110/2 "/>
</bind>
</comp>

<comp id="504" class="1004" name="tmp_67_fu_504">
<pin_list>
<pin id="505" dir="0" index="0" bw="8" slack="1"/>
<pin id="506" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_67/2 "/>
</bind>
</comp>

<comp id="508" class="1004" name="stg_116_store_fu_508">
<pin_list>
<pin id="509" dir="0" index="0" bw="96" slack="1"/>
<pin id="510" dir="0" index="1" bw="96" slack="0"/>
<pin id="511" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_116/2 "/>
</bind>
</comp>

<comp id="513" class="1005" name="keyResizerState_load_reg_513">
<pin_list>
<pin id="514" dir="0" index="0" bw="3" slack="1"/>
<pin id="515" dir="1" index="1" bw="3" slack="2147483647"/>
</pin_list>
<bind>
<opset="keyResizerState_load "/>
</bind>
</comp>

<comp id="517" class="1005" name="p_Val2_s_reg_517">
<pin_list>
<pin id="518" dir="0" index="0" bw="128" slack="1"/>
<pin id="519" dir="1" index="1" bw="128" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_s "/>
</bind>
</comp>

<comp id="524" class="1005" name="tmp_65_reg_524">
<pin_list>
<pin id="525" dir="0" index="0" bw="1" slack="1"/>
<pin id="526" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_65 "/>
</bind>
</comp>

<comp id="528" class="1005" name="tmp_V_95_reg_528">
<pin_list>
<pin id="529" dir="0" index="0" bw="96" slack="1"/>
<pin id="530" dir="1" index="1" bw="96" slack="1"/>
</pin_list>
<bind>
<opset="tmp_V_95 "/>
</bind>
</comp>

<comp id="534" class="1005" name="tmp_290_reg_534">
<pin_list>
<pin id="535" dir="0" index="0" bw="1" slack="1"/>
<pin id="536" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_290 "/>
</bind>
</comp>

<comp id="538" class="1005" name="tmp_64_reg_538">
<pin_list>
<pin id="539" dir="0" index="0" bw="1" slack="1"/>
<pin id="540" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_64 "/>
</bind>
</comp>

<comp id="542" class="1005" name="tmp_390_reg_542">
<pin_list>
<pin id="543" dir="0" index="0" bw="32" slack="1"/>
<pin id="544" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_390 "/>
</bind>
</comp>

<comp id="547" class="1005" name="tmp_63_reg_547">
<pin_list>
<pin id="548" dir="0" index="0" bw="1" slack="1"/>
<pin id="549" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_63 "/>
</bind>
</comp>

<comp id="551" class="1005" name="tmp_387_reg_551">
<pin_list>
<pin id="552" dir="0" index="0" bw="64" slack="1"/>
<pin id="553" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_387 "/>
</bind>
</comp>

<comp id="556" class="1005" name="tmp_reg_556">
<pin_list>
<pin id="557" dir="0" index="0" bw="1" slack="1"/>
<pin id="558" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="560" class="1005" name="tmp_66_reg_560">
<pin_list>
<pin id="561" dir="0" index="0" bw="1" slack="1"/>
<pin id="562" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_66 "/>
</bind>
</comp>

<comp id="564" class="1005" name="tmp_V_96_reg_564">
<pin_list>
<pin id="565" dir="0" index="0" bw="8" slack="1"/>
<pin id="566" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_V_96 "/>
</bind>
</comp>

<comp id="569" class="1005" name="tmp_V_97_reg_569">
<pin_list>
<pin id="570" dir="0" index="0" bw="96" slack="1"/>
<pin id="571" dir="1" index="1" bw="96" slack="1"/>
</pin_list>
<bind>
<opset="tmp_V_97 "/>
</bind>
</comp>

<comp id="575" class="1005" name="tmp_291_reg_575">
<pin_list>
<pin id="576" dir="0" index="0" bw="1" slack="1"/>
<pin id="577" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_291 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="135"><net_src comp="34" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="136"><net_src comp="10" pin="0"/><net_sink comp="130" pin=1"/></net>

<net id="137"><net_src comp="36" pin="0"/><net_sink comp="130" pin=2"/></net>

<net id="142"><net_src comp="38" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="143"><net_src comp="10" pin="0"/><net_sink comp="138" pin=1"/></net>

<net id="149"><net_src comp="54" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="150"><net_src comp="8" pin="0"/><net_sink comp="144" pin=1"/></net>

<net id="151"><net_src comp="36" pin="0"/><net_sink comp="144" pin=2"/></net>

<net id="156"><net_src comp="56" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="157"><net_src comp="8" pin="0"/><net_sink comp="152" pin=1"/></net>

<net id="163"><net_src comp="104" pin="0"/><net_sink comp="158" pin=0"/></net>

<net id="164"><net_src comp="16" pin="0"/><net_sink comp="158" pin=1"/></net>

<net id="170"><net_src comp="126" pin="0"/><net_sink comp="165" pin=0"/></net>

<net id="171"><net_src comp="12" pin="0"/><net_sink comp="165" pin=1"/></net>

<net id="177"><net_src comp="126" pin="0"/><net_sink comp="172" pin=0"/></net>

<net id="178"><net_src comp="14" pin="0"/><net_sink comp="172" pin=1"/></net>

<net id="179"><net_src comp="128" pin="0"/><net_sink comp="172" pin=2"/></net>

<net id="185"><net_src comp="18" pin="0"/><net_sink comp="181" pin=0"/></net>

<net id="186"><net_src comp="0" pin="0"/><net_sink comp="181" pin=1"/></net>

<net id="192"><net_src comp="40" pin="0"/><net_sink comp="187" pin=0"/></net>

<net id="193"><net_src comp="138" pin="2"/><net_sink comp="187" pin=1"/></net>

<net id="194"><net_src comp="42" pin="0"/><net_sink comp="187" pin=2"/></net>

<net id="200"><net_src comp="187" pin="3"/><net_sink comp="195" pin=0"/></net>

<net id="201"><net_src comp="28" pin="0"/><net_sink comp="195" pin=1"/></net>

<net id="202"><net_src comp="20" pin="0"/><net_sink comp="195" pin=2"/></net>

<net id="207"><net_src comp="195" pin="3"/><net_sink comp="203" pin=0"/></net>

<net id="208"><net_src comp="0" pin="0"/><net_sink comp="203" pin=1"/></net>

<net id="213"><net_src comp="46" pin="0"/><net_sink comp="209" pin=0"/></net>

<net id="218"><net_src comp="209" pin="2"/><net_sink comp="214" pin=0"/></net>

<net id="219"><net_src comp="2" pin="0"/><net_sink comp="214" pin=1"/></net>

<net id="226"><net_src comp="98" pin="0"/><net_sink comp="220" pin=0"/></net>

<net id="227"><net_src comp="100" pin="0"/><net_sink comp="220" pin=2"/></net>

<net id="228"><net_src comp="102" pin="0"/><net_sink comp="220" pin=3"/></net>

<net id="229"><net_src comp="220" pin="4"/><net_sink comp="158" pin=2"/></net>

<net id="234"><net_src comp="220" pin="4"/><net_sink comp="230" pin=0"/></net>

<net id="235"><net_src comp="6" pin="0"/><net_sink comp="230" pin=1"/></net>

<net id="242"><net_src comp="106" pin="0"/><net_sink comp="236" pin=0"/></net>

<net id="243"><net_src comp="108" pin="0"/><net_sink comp="236" pin=2"/></net>

<net id="244"><net_src comp="102" pin="0"/><net_sink comp="236" pin=3"/></net>

<net id="251"><net_src comp="114" pin="0"/><net_sink comp="245" pin=0"/></net>

<net id="252"><net_src comp="116" pin="0"/><net_sink comp="245" pin=2"/></net>

<net id="253"><net_src comp="102" pin="0"/><net_sink comp="245" pin=3"/></net>

<net id="257"><net_src comp="0" pin="0"/><net_sink comp="254" pin=0"/></net>

<net id="261"><net_src comp="2" pin="0"/><net_sink comp="258" pin=0"/></net>

<net id="262"><net_src comp="258" pin="1"/><net_sink comp="209" pin=1"/></net>

<net id="266"><net_src comp="4" pin="0"/><net_sink comp="263" pin=0"/></net>

<net id="270"><net_src comp="138" pin="2"/><net_sink comp="267" pin=0"/></net>

<net id="275"><net_src comp="267" pin="1"/><net_sink comp="271" pin=0"/></net>

<net id="276"><net_src comp="4" pin="0"/><net_sink comp="271" pin=1"/></net>

<net id="280"><net_src comp="138" pin="2"/><net_sink comp="277" pin=0"/></net>

<net id="285"><net_src comp="258" pin="1"/><net_sink comp="281" pin=0"/></net>

<net id="286"><net_src comp="44" pin="0"/><net_sink comp="281" pin=1"/></net>

<net id="291"><net_src comp="258" pin="1"/><net_sink comp="287" pin=0"/></net>

<net id="292"><net_src comp="46" pin="0"/><net_sink comp="287" pin=1"/></net>

<net id="297"><net_src comp="287" pin="2"/><net_sink comp="293" pin=0"/></net>

<net id="298"><net_src comp="2" pin="0"/><net_sink comp="293" pin=1"/></net>

<net id="303"><net_src comp="287" pin="2"/><net_sink comp="299" pin=0"/></net>

<net id="304"><net_src comp="48" pin="0"/><net_sink comp="299" pin=1"/></net>

<net id="310"><net_src comp="299" pin="2"/><net_sink comp="305" pin=0"/></net>

<net id="311"><net_src comp="18" pin="0"/><net_sink comp="305" pin=1"/></net>

<net id="312"><net_src comp="26" pin="0"/><net_sink comp="305" pin=2"/></net>

<net id="317"><net_src comp="305" pin="3"/><net_sink comp="313" pin=0"/></net>

<net id="318"><net_src comp="0" pin="0"/><net_sink comp="313" pin=1"/></net>

<net id="322"><net_src comp="138" pin="2"/><net_sink comp="319" pin=0"/></net>

<net id="327"><net_src comp="319" pin="1"/><net_sink comp="323" pin=0"/></net>

<net id="328"><net_src comp="4" pin="0"/><net_sink comp="323" pin=1"/></net>

<net id="332"><net_src comp="138" pin="2"/><net_sink comp="329" pin=0"/></net>

<net id="337"><net_src comp="209" pin="2"/><net_sink comp="333" pin=0"/></net>

<net id="338"><net_src comp="50" pin="0"/><net_sink comp="333" pin=1"/></net>

<net id="344"><net_src comp="187" pin="3"/><net_sink comp="339" pin=0"/></net>

<net id="345"><net_src comp="32" pin="0"/><net_sink comp="339" pin=1"/></net>

<net id="346"><net_src comp="24" pin="0"/><net_sink comp="339" pin=2"/></net>

<net id="352"><net_src comp="333" pin="2"/><net_sink comp="347" pin=0"/></net>

<net id="353"><net_src comp="339" pin="3"/><net_sink comp="347" pin=1"/></net>

<net id="354"><net_src comp="18" pin="0"/><net_sink comp="347" pin=2"/></net>

<net id="359"><net_src comp="347" pin="3"/><net_sink comp="355" pin=0"/></net>

<net id="360"><net_src comp="0" pin="0"/><net_sink comp="355" pin=1"/></net>

<net id="364"><net_src comp="138" pin="2"/><net_sink comp="361" pin=0"/></net>

<net id="369"><net_src comp="361" pin="1"/><net_sink comp="365" pin=0"/></net>

<net id="370"><net_src comp="4" pin="0"/><net_sink comp="365" pin=1"/></net>

<net id="374"><net_src comp="138" pin="2"/><net_sink comp="371" pin=0"/></net>

<net id="379"><net_src comp="209" pin="2"/><net_sink comp="375" pin=0"/></net>

<net id="380"><net_src comp="52" pin="0"/><net_sink comp="375" pin=1"/></net>

<net id="386"><net_src comp="187" pin="3"/><net_sink comp="381" pin=0"/></net>

<net id="387"><net_src comp="30" pin="0"/><net_sink comp="381" pin=1"/></net>

<net id="388"><net_src comp="22" pin="0"/><net_sink comp="381" pin=2"/></net>

<net id="394"><net_src comp="375" pin="2"/><net_sink comp="389" pin=0"/></net>

<net id="395"><net_src comp="381" pin="3"/><net_sink comp="389" pin=1"/></net>

<net id="396"><net_src comp="18" pin="0"/><net_sink comp="389" pin=2"/></net>

<net id="401"><net_src comp="389" pin="3"/><net_sink comp="397" pin=0"/></net>

<net id="402"><net_src comp="0" pin="0"/><net_sink comp="397" pin=1"/></net>

<net id="407"><net_src comp="152" pin="2"/><net_sink comp="403" pin=0"/></net>

<net id="408"><net_src comp="2" pin="0"/><net_sink comp="403" pin=1"/></net>

<net id="412"><net_src comp="138" pin="2"/><net_sink comp="409" pin=0"/></net>

<net id="417"><net_src comp="409" pin="1"/><net_sink comp="413" pin=0"/></net>

<net id="418"><net_src comp="4" pin="0"/><net_sink comp="413" pin=1"/></net>

<net id="422"><net_src comp="138" pin="2"/><net_sink comp="419" pin=0"/></net>

<net id="427"><net_src comp="152" pin="2"/><net_sink comp="423" pin=0"/></net>

<net id="428"><net_src comp="44" pin="0"/><net_sink comp="423" pin=1"/></net>

<net id="432"><net_src comp="6" pin="0"/><net_sink comp="429" pin=0"/></net>

<net id="440"><net_src comp="110" pin="0"/><net_sink comp="433" pin=0"/></net>

<net id="441"><net_src comp="429" pin="1"/><net_sink comp="433" pin=1"/></net>

<net id="442"><net_src comp="236" pin="4"/><net_sink comp="433" pin=2"/></net>

<net id="443"><net_src comp="62" pin="0"/><net_sink comp="433" pin=3"/></net>

<net id="444"><net_src comp="112" pin="0"/><net_sink comp="433" pin=4"/></net>

<net id="445"><net_src comp="433" pin="5"/><net_sink comp="158" pin=2"/></net>

<net id="450"><net_src comp="433" pin="5"/><net_sink comp="446" pin=0"/></net>

<net id="451"><net_src comp="6" pin="0"/><net_sink comp="446" pin=1"/></net>

<net id="459"><net_src comp="118" pin="0"/><net_sink comp="452" pin=0"/></net>

<net id="460"><net_src comp="429" pin="1"/><net_sink comp="452" pin=1"/></net>

<net id="461"><net_src comp="245" pin="4"/><net_sink comp="452" pin=2"/></net>

<net id="462"><net_src comp="62" pin="0"/><net_sink comp="452" pin=3"/></net>

<net id="463"><net_src comp="120" pin="0"/><net_sink comp="452" pin=4"/></net>

<net id="464"><net_src comp="452" pin="5"/><net_sink comp="158" pin=2"/></net>

<net id="469"><net_src comp="452" pin="5"/><net_sink comp="465" pin=0"/></net>

<net id="470"><net_src comp="6" pin="0"/><net_sink comp="465" pin=1"/></net>

<net id="475"><net_src comp="6" pin="0"/><net_sink comp="471" pin=1"/></net>

<net id="481"><net_src comp="122" pin="0"/><net_sink comp="476" pin=0"/></net>

<net id="482"><net_src comp="236" pin="4"/><net_sink comp="476" pin=2"/></net>

<net id="483"><net_src comp="476" pin="3"/><net_sink comp="158" pin=2"/></net>

<net id="488"><net_src comp="476" pin="3"/><net_sink comp="484" pin=0"/></net>

<net id="489"><net_src comp="6" pin="0"/><net_sink comp="484" pin=1"/></net>

<net id="495"><net_src comp="124" pin="0"/><net_sink comp="490" pin=0"/></net>

<net id="496"><net_src comp="245" pin="4"/><net_sink comp="490" pin=2"/></net>

<net id="497"><net_src comp="490" pin="3"/><net_sink comp="158" pin=2"/></net>

<net id="502"><net_src comp="490" pin="3"/><net_sink comp="498" pin=0"/></net>

<net id="503"><net_src comp="6" pin="0"/><net_sink comp="498" pin=1"/></net>

<net id="507"><net_src comp="504" pin="1"/><net_sink comp="165" pin=2"/></net>

<net id="512"><net_src comp="6" pin="0"/><net_sink comp="508" pin=1"/></net>

<net id="516"><net_src comp="254" pin="1"/><net_sink comp="513" pin=0"/></net>

<net id="520"><net_src comp="263" pin="1"/><net_sink comp="517" pin=0"/></net>

<net id="521"><net_src comp="517" pin="1"/><net_sink comp="220" pin=1"/></net>

<net id="522"><net_src comp="517" pin="1"/><net_sink comp="236" pin=1"/></net>

<net id="523"><net_src comp="517" pin="1"/><net_sink comp="245" pin=1"/></net>

<net id="527"><net_src comp="130" pin="3"/><net_sink comp="524" pin=0"/></net>

<net id="531"><net_src comp="277" pin="1"/><net_sink comp="528" pin=0"/></net>

<net id="532"><net_src comp="528" pin="1"/><net_sink comp="471" pin=0"/></net>

<net id="533"><net_src comp="528" pin="1"/><net_sink comp="158" pin=2"/></net>

<net id="537"><net_src comp="281" pin="2"/><net_sink comp="534" pin=0"/></net>

<net id="541"><net_src comp="130" pin="3"/><net_sink comp="538" pin=0"/></net>

<net id="545"><net_src comp="329" pin="1"/><net_sink comp="542" pin=0"/></net>

<net id="546"><net_src comp="542" pin="1"/><net_sink comp="476" pin=1"/></net>

<net id="550"><net_src comp="130" pin="3"/><net_sink comp="547" pin=0"/></net>

<net id="554"><net_src comp="371" pin="1"/><net_sink comp="551" pin=0"/></net>

<net id="555"><net_src comp="551" pin="1"/><net_sink comp="490" pin=1"/></net>

<net id="559"><net_src comp="144" pin="3"/><net_sink comp="556" pin=0"/></net>

<net id="563"><net_src comp="130" pin="3"/><net_sink comp="560" pin=0"/></net>

<net id="567"><net_src comp="152" pin="2"/><net_sink comp="564" pin=0"/></net>

<net id="568"><net_src comp="564" pin="1"/><net_sink comp="504" pin=0"/></net>

<net id="572"><net_src comp="419" pin="1"/><net_sink comp="569" pin=0"/></net>

<net id="573"><net_src comp="569" pin="1"/><net_sink comp="508" pin=0"/></net>

<net id="574"><net_src comp="569" pin="1"/><net_sink comp="158" pin=2"/></net>

<net id="578"><net_src comp="423" pin="2"/><net_sink comp="575" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: resizedKeyLength_V | {2 }
	Port: resizedInitValue_V | {2 }
	Port: resizedKey_V_V | {2 }
  - Chain level:
	State 1
		stg_6 : 1
		stg_17 : 1
		tmp_290 : 1
		stg_21 : 2
		storemerge : 1
		stg_23 : 2
		tmp_s : 1
		stg_26 : 2
		tmp_285 : 2
		storemerge5 : 3
		stg_29 : 4
		tmp_288 : 1
		stg_34 : 2
		stg_37 : 1
		tmp_289 : 2
		storemerge8 : 1
		storemerge9 : 2
		stg_43 : 3
		tmp_286 : 1
		stg_48 : 2
		stg_51 : 1
		tmp_287 : 2
		storemerge6 : 1
		storemerge7 : 2
		stg_57 : 3
		stg_67 : 1
		stg_71 : 1
		storemerge1 : 1
		stg_73 : 2
	State 2
		stg_86 : 1
		stg_87 : 1
		p_Result_61 : 1
		stg_90 : 2
		stg_91 : 2
		p_Result_60 : 1
		stg_94 : 2
		stg_95 : 2
		stg_101 : 1
		stg_102 : 1
		p_Result_59 : 1
		stg_105 : 2
		stg_106 : 2
		p_Result_s : 1
		stg_110 : 2
		stg_111 : 2
		stg_114 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------|---------|---------|
| Operation|    Functional Unit   |    FF   |   LUT   |
|----------|----------------------|---------|---------|
|          |      grp_fu_195      |    0    |    3    |
|          |  storemerge5_fu_305  |    0    |    3    |
|  select  |  storemerge8_fu_339  |    0    |    3    |
|          |  storemerge9_fu_347  |    0    |    3    |
|          |  storemerge6_fu_381  |    0    |    3    |
|          |  storemerge7_fu_389  |    0    |    3    |
|----------|----------------------|---------|---------|
|    add   |      grp_fu_209      |    0    |    8    |
|          |     tmp_s_fu_287     |    0    |    8    |
|----------|----------------------|---------|---------|
|          |    tmp_290_fu_281    |    0    |    3    |
|          |    tmp_285_fu_299    |    0    |    3    |
|   icmp   |    tmp_289_fu_333    |    0    |    3    |
|          |    tmp_287_fu_375    |    0    |    3    |
|          |    tmp_291_fu_423    |    0    |    3    |
|----------|----------------------|---------|---------|
| nbreadreq| grp_nbreadreq_fu_130 |    0    |    0    |
|          | tmp_nbreadreq_fu_144 |    0    |    0    |
|----------|----------------------|---------|---------|
|   read   |    grp_read_fu_138   |    0    |    0    |
|          | tmp_V_96_read_fu_152 |    0    |    0    |
|----------|----------------------|---------|---------|
|          |   grp_write_fu_158   |    0    |    0    |
|   write  | stg_114_write_fu_165 |    0    |    0    |
|          | stg_115_write_fu_172 |    0    |    0    |
|----------|----------------------|---------|---------|
| bitselect|      grp_fu_187      |    0    |    0    |
|----------|----------------------|---------|---------|
|          |      grp_fu_220      |    0    |    0    |
|partselect|      grp_fu_236      |    0    |    0    |
|          |      grp_fu_245      |    0    |    0    |
|----------|----------------------|---------|---------|
|          |   p_Val2_43_fu_267   |    0    |    0    |
|          |    tmp_V_95_fu_277   |    0    |    0    |
|          |   p_Val2_42_fu_319   |    0    |    0    |
|   trunc  |    tmp_390_fu_329    |    0    |    0    |
|          |   p_Val2_41_fu_361   |    0    |    0    |
|          |    tmp_387_fu_371    |    0    |    0    |
|          |   p_Val2_44_fu_409   |    0    |    0    |
|          |    tmp_V_97_fu_419   |    0    |    0    |
|----------|----------------------|---------|---------|
|  partset |  p_Result_61_fu_433  |    0    |    0    |
|          |  p_Result_60_fu_452  |    0    |    0    |
|----------|----------------------|---------|---------|
|bitconcatenate|  p_Result_59_fu_476  |    0    |    0    |
|          |   p_Result_s_fu_490  |    0    |    0    |
|----------|----------------------|---------|---------|
|   zext   |     tmp_67_fu_504    |    0    |    0    |
|----------|----------------------|---------|---------|
|   Total  |                      |    0    |    49   |
|----------|----------------------|---------|---------|

Memories:
N/A

* Register list:
+----------------------------+--------+
|                            |   FF   |
+----------------------------+--------+
|keyResizerState_load_reg_513|    3   |
|      p_Val2_s_reg_517      |   128  |
|       tmp_290_reg_534      |    1   |
|       tmp_291_reg_575      |    1   |
|       tmp_387_reg_551      |   64   |
|       tmp_390_reg_542      |   32   |
|       tmp_63_reg_547       |    1   |
|       tmp_64_reg_538       |    1   |
|       tmp_65_reg_524       |    1   |
|       tmp_66_reg_560       |    1   |
|      tmp_V_95_reg_528      |   96   |
|      tmp_V_96_reg_564      |    8   |
|      tmp_V_97_reg_569      |   96   |
|         tmp_reg_556        |    1   |
+----------------------------+--------+
|            Total           |   434  |
+----------------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_write_fu_158 |  p2  |   7  |  96  |   672  ||    96   |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   672  ||   1.07  ||    96   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   49   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    1   |    -   |   96   |
|  Register |    -   |   434  |    -   |
+-----------+--------+--------+--------+
|   Total   |    1   |   434  |   145  |
+-----------+--------+--------+--------+
