
klors_005_GA.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001e4  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000131d0  080001e8  080001e8  000011e8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00003710  080133b8  080133b8  000143b8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08016ac8  08016ac8  0001823c  2**0
                  CONTENTS
  4 .ARM          00000008  08016ac8  08016ac8  00017ac8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08016ad0  08016ad0  0001823c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08016ad0  08016ad0  00017ad0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08016ad4  08016ad4  00017ad4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000023c  20000000  08016ad8  00018000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000988  2000023c  08016d14  0001823c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000bc4  08016d14  00018bc4  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  0001823c  2**0
                  CONTENTS, READONLY
 12 .debug_info   00015f2a  00000000  00000000  00018265  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00004598  00000000  00000000  0002e18f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000014e8  00000000  00000000  00032728  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00001012  00000000  00000000  00033c10  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001f7f2  00000000  00000000  00034c22  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001ec31  00000000  00000000  00054414  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000a7e67  00000000  00000000  00073045  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0011aeac  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00006a94  00000000  00000000  0011aef0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000045  00000000  00000000  00121984  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001e8 <__do_global_dtors_aux>:
 80001e8:	b510      	push	{r4, lr}
 80001ea:	4c05      	ldr	r4, [pc, #20]	@ (8000200 <__do_global_dtors_aux+0x18>)
 80001ec:	7823      	ldrb	r3, [r4, #0]
 80001ee:	b933      	cbnz	r3, 80001fe <__do_global_dtors_aux+0x16>
 80001f0:	4b04      	ldr	r3, [pc, #16]	@ (8000204 <__do_global_dtors_aux+0x1c>)
 80001f2:	b113      	cbz	r3, 80001fa <__do_global_dtors_aux+0x12>
 80001f4:	4804      	ldr	r0, [pc, #16]	@ (8000208 <__do_global_dtors_aux+0x20>)
 80001f6:	f3af 8000 	nop.w
 80001fa:	2301      	movs	r3, #1
 80001fc:	7023      	strb	r3, [r4, #0]
 80001fe:	bd10      	pop	{r4, pc}
 8000200:	2000023c 	.word	0x2000023c
 8000204:	00000000 	.word	0x00000000
 8000208:	080133a0 	.word	0x080133a0

0800020c <frame_dummy>:
 800020c:	b508      	push	{r3, lr}
 800020e:	4b03      	ldr	r3, [pc, #12]	@ (800021c <frame_dummy+0x10>)
 8000210:	b11b      	cbz	r3, 800021a <frame_dummy+0xe>
 8000212:	4903      	ldr	r1, [pc, #12]	@ (8000220 <frame_dummy+0x14>)
 8000214:	4803      	ldr	r0, [pc, #12]	@ (8000224 <frame_dummy+0x18>)
 8000216:	f3af 8000 	nop.w
 800021a:	bd08      	pop	{r3, pc}
 800021c:	00000000 	.word	0x00000000
 8000220:	20000240 	.word	0x20000240
 8000224:	080133a0 	.word	0x080133a0

08000228 <strcmp>:
 8000228:	f810 2b01 	ldrb.w	r2, [r0], #1
 800022c:	f811 3b01 	ldrb.w	r3, [r1], #1
 8000230:	2a01      	cmp	r2, #1
 8000232:	bf28      	it	cs
 8000234:	429a      	cmpcs	r2, r3
 8000236:	d0f7      	beq.n	8000228 <strcmp>
 8000238:	1ad0      	subs	r0, r2, r3
 800023a:	4770      	bx	lr

0800023c <strlen>:
 800023c:	4603      	mov	r3, r0
 800023e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000242:	2a00      	cmp	r2, #0
 8000244:	d1fb      	bne.n	800023e <strlen+0x2>
 8000246:	1a18      	subs	r0, r3, r0
 8000248:	3801      	subs	r0, #1
 800024a:	4770      	bx	lr

0800024c <__aeabi_drsub>:
 800024c:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000250:	e002      	b.n	8000258 <__adddf3>
 8000252:	bf00      	nop

08000254 <__aeabi_dsub>:
 8000254:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

08000258 <__adddf3>:
 8000258:	b530      	push	{r4, r5, lr}
 800025a:	ea4f 0441 	mov.w	r4, r1, lsl #1
 800025e:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000262:	ea94 0f05 	teq	r4, r5
 8000266:	bf08      	it	eq
 8000268:	ea90 0f02 	teqeq	r0, r2
 800026c:	bf1f      	itttt	ne
 800026e:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000272:	ea55 0c02 	orrsne.w	ip, r5, r2
 8000276:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800027a:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800027e:	f000 80e2 	beq.w	8000446 <__adddf3+0x1ee>
 8000282:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8000286:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800028a:	bfb8      	it	lt
 800028c:	426d      	neglt	r5, r5
 800028e:	dd0c      	ble.n	80002aa <__adddf3+0x52>
 8000290:	442c      	add	r4, r5
 8000292:	ea80 0202 	eor.w	r2, r0, r2
 8000296:	ea81 0303 	eor.w	r3, r1, r3
 800029a:	ea82 0000 	eor.w	r0, r2, r0
 800029e:	ea83 0101 	eor.w	r1, r3, r1
 80002a2:	ea80 0202 	eor.w	r2, r0, r2
 80002a6:	ea81 0303 	eor.w	r3, r1, r3
 80002aa:	2d36      	cmp	r5, #54	@ 0x36
 80002ac:	bf88      	it	hi
 80002ae:	bd30      	pophi	{r4, r5, pc}
 80002b0:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80002b4:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002b8:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80002bc:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002c0:	d002      	beq.n	80002c8 <__adddf3+0x70>
 80002c2:	4240      	negs	r0, r0
 80002c4:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002c8:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 80002cc:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80002d0:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80002d4:	d002      	beq.n	80002dc <__adddf3+0x84>
 80002d6:	4252      	negs	r2, r2
 80002d8:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80002dc:	ea94 0f05 	teq	r4, r5
 80002e0:	f000 80a7 	beq.w	8000432 <__adddf3+0x1da>
 80002e4:	f1a4 0401 	sub.w	r4, r4, #1
 80002e8:	f1d5 0e20 	rsbs	lr, r5, #32
 80002ec:	db0d      	blt.n	800030a <__adddf3+0xb2>
 80002ee:	fa02 fc0e 	lsl.w	ip, r2, lr
 80002f2:	fa22 f205 	lsr.w	r2, r2, r5
 80002f6:	1880      	adds	r0, r0, r2
 80002f8:	f141 0100 	adc.w	r1, r1, #0
 80002fc:	fa03 f20e 	lsl.w	r2, r3, lr
 8000300:	1880      	adds	r0, r0, r2
 8000302:	fa43 f305 	asr.w	r3, r3, r5
 8000306:	4159      	adcs	r1, r3
 8000308:	e00e      	b.n	8000328 <__adddf3+0xd0>
 800030a:	f1a5 0520 	sub.w	r5, r5, #32
 800030e:	f10e 0e20 	add.w	lr, lr, #32
 8000312:	2a01      	cmp	r2, #1
 8000314:	fa03 fc0e 	lsl.w	ip, r3, lr
 8000318:	bf28      	it	cs
 800031a:	f04c 0c02 	orrcs.w	ip, ip, #2
 800031e:	fa43 f305 	asr.w	r3, r3, r5
 8000322:	18c0      	adds	r0, r0, r3
 8000324:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 8000328:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800032c:	d507      	bpl.n	800033e <__adddf3+0xe6>
 800032e:	f04f 0e00 	mov.w	lr, #0
 8000332:	f1dc 0c00 	rsbs	ip, ip, #0
 8000336:	eb7e 0000 	sbcs.w	r0, lr, r0
 800033a:	eb6e 0101 	sbc.w	r1, lr, r1
 800033e:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000342:	d31b      	bcc.n	800037c <__adddf3+0x124>
 8000344:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 8000348:	d30c      	bcc.n	8000364 <__adddf3+0x10c>
 800034a:	0849      	lsrs	r1, r1, #1
 800034c:	ea5f 0030 	movs.w	r0, r0, rrx
 8000350:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000354:	f104 0401 	add.w	r4, r4, #1
 8000358:	ea4f 5244 	mov.w	r2, r4, lsl #21
 800035c:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000360:	f080 809a 	bcs.w	8000498 <__adddf3+0x240>
 8000364:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 8000368:	bf08      	it	eq
 800036a:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800036e:	f150 0000 	adcs.w	r0, r0, #0
 8000372:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000376:	ea41 0105 	orr.w	r1, r1, r5
 800037a:	bd30      	pop	{r4, r5, pc}
 800037c:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000380:	4140      	adcs	r0, r0
 8000382:	eb41 0101 	adc.w	r1, r1, r1
 8000386:	3c01      	subs	r4, #1
 8000388:	bf28      	it	cs
 800038a:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 800038e:	d2e9      	bcs.n	8000364 <__adddf3+0x10c>
 8000390:	f091 0f00 	teq	r1, #0
 8000394:	bf04      	itt	eq
 8000396:	4601      	moveq	r1, r0
 8000398:	2000      	moveq	r0, #0
 800039a:	fab1 f381 	clz	r3, r1
 800039e:	bf08      	it	eq
 80003a0:	3320      	addeq	r3, #32
 80003a2:	f1a3 030b 	sub.w	r3, r3, #11
 80003a6:	f1b3 0220 	subs.w	r2, r3, #32
 80003aa:	da0c      	bge.n	80003c6 <__adddf3+0x16e>
 80003ac:	320c      	adds	r2, #12
 80003ae:	dd08      	ble.n	80003c2 <__adddf3+0x16a>
 80003b0:	f102 0c14 	add.w	ip, r2, #20
 80003b4:	f1c2 020c 	rsb	r2, r2, #12
 80003b8:	fa01 f00c 	lsl.w	r0, r1, ip
 80003bc:	fa21 f102 	lsr.w	r1, r1, r2
 80003c0:	e00c      	b.n	80003dc <__adddf3+0x184>
 80003c2:	f102 0214 	add.w	r2, r2, #20
 80003c6:	bfd8      	it	le
 80003c8:	f1c2 0c20 	rsble	ip, r2, #32
 80003cc:	fa01 f102 	lsl.w	r1, r1, r2
 80003d0:	fa20 fc0c 	lsr.w	ip, r0, ip
 80003d4:	bfdc      	itt	le
 80003d6:	ea41 010c 	orrle.w	r1, r1, ip
 80003da:	4090      	lslle	r0, r2
 80003dc:	1ae4      	subs	r4, r4, r3
 80003de:	bfa2      	ittt	ge
 80003e0:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80003e4:	4329      	orrge	r1, r5
 80003e6:	bd30      	popge	{r4, r5, pc}
 80003e8:	ea6f 0404 	mvn.w	r4, r4
 80003ec:	3c1f      	subs	r4, #31
 80003ee:	da1c      	bge.n	800042a <__adddf3+0x1d2>
 80003f0:	340c      	adds	r4, #12
 80003f2:	dc0e      	bgt.n	8000412 <__adddf3+0x1ba>
 80003f4:	f104 0414 	add.w	r4, r4, #20
 80003f8:	f1c4 0220 	rsb	r2, r4, #32
 80003fc:	fa20 f004 	lsr.w	r0, r0, r4
 8000400:	fa01 f302 	lsl.w	r3, r1, r2
 8000404:	ea40 0003 	orr.w	r0, r0, r3
 8000408:	fa21 f304 	lsr.w	r3, r1, r4
 800040c:	ea45 0103 	orr.w	r1, r5, r3
 8000410:	bd30      	pop	{r4, r5, pc}
 8000412:	f1c4 040c 	rsb	r4, r4, #12
 8000416:	f1c4 0220 	rsb	r2, r4, #32
 800041a:	fa20 f002 	lsr.w	r0, r0, r2
 800041e:	fa01 f304 	lsl.w	r3, r1, r4
 8000422:	ea40 0003 	orr.w	r0, r0, r3
 8000426:	4629      	mov	r1, r5
 8000428:	bd30      	pop	{r4, r5, pc}
 800042a:	fa21 f004 	lsr.w	r0, r1, r4
 800042e:	4629      	mov	r1, r5
 8000430:	bd30      	pop	{r4, r5, pc}
 8000432:	f094 0f00 	teq	r4, #0
 8000436:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800043a:	bf06      	itte	eq
 800043c:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000440:	3401      	addeq	r4, #1
 8000442:	3d01      	subne	r5, #1
 8000444:	e74e      	b.n	80002e4 <__adddf3+0x8c>
 8000446:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800044a:	bf18      	it	ne
 800044c:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000450:	d029      	beq.n	80004a6 <__adddf3+0x24e>
 8000452:	ea94 0f05 	teq	r4, r5
 8000456:	bf08      	it	eq
 8000458:	ea90 0f02 	teqeq	r0, r2
 800045c:	d005      	beq.n	800046a <__adddf3+0x212>
 800045e:	ea54 0c00 	orrs.w	ip, r4, r0
 8000462:	bf04      	itt	eq
 8000464:	4619      	moveq	r1, r3
 8000466:	4610      	moveq	r0, r2
 8000468:	bd30      	pop	{r4, r5, pc}
 800046a:	ea91 0f03 	teq	r1, r3
 800046e:	bf1e      	ittt	ne
 8000470:	2100      	movne	r1, #0
 8000472:	2000      	movne	r0, #0
 8000474:	bd30      	popne	{r4, r5, pc}
 8000476:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800047a:	d105      	bne.n	8000488 <__adddf3+0x230>
 800047c:	0040      	lsls	r0, r0, #1
 800047e:	4149      	adcs	r1, r1
 8000480:	bf28      	it	cs
 8000482:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 8000486:	bd30      	pop	{r4, r5, pc}
 8000488:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 800048c:	bf3c      	itt	cc
 800048e:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 8000492:	bd30      	popcc	{r4, r5, pc}
 8000494:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000498:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 800049c:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004a0:	f04f 0000 	mov.w	r0, #0
 80004a4:	bd30      	pop	{r4, r5, pc}
 80004a6:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004aa:	bf1a      	itte	ne
 80004ac:	4619      	movne	r1, r3
 80004ae:	4610      	movne	r0, r2
 80004b0:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004b4:	bf1c      	itt	ne
 80004b6:	460b      	movne	r3, r1
 80004b8:	4602      	movne	r2, r0
 80004ba:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004be:	bf06      	itte	eq
 80004c0:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004c4:	ea91 0f03 	teqeq	r1, r3
 80004c8:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 80004cc:	bd30      	pop	{r4, r5, pc}
 80004ce:	bf00      	nop

080004d0 <__aeabi_ui2d>:
 80004d0:	f090 0f00 	teq	r0, #0
 80004d4:	bf04      	itt	eq
 80004d6:	2100      	moveq	r1, #0
 80004d8:	4770      	bxeq	lr
 80004da:	b530      	push	{r4, r5, lr}
 80004dc:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80004e0:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80004e4:	f04f 0500 	mov.w	r5, #0
 80004e8:	f04f 0100 	mov.w	r1, #0
 80004ec:	e750      	b.n	8000390 <__adddf3+0x138>
 80004ee:	bf00      	nop

080004f0 <__aeabi_i2d>:
 80004f0:	f090 0f00 	teq	r0, #0
 80004f4:	bf04      	itt	eq
 80004f6:	2100      	moveq	r1, #0
 80004f8:	4770      	bxeq	lr
 80004fa:	b530      	push	{r4, r5, lr}
 80004fc:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000500:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000504:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 8000508:	bf48      	it	mi
 800050a:	4240      	negmi	r0, r0
 800050c:	f04f 0100 	mov.w	r1, #0
 8000510:	e73e      	b.n	8000390 <__adddf3+0x138>
 8000512:	bf00      	nop

08000514 <__aeabi_f2d>:
 8000514:	0042      	lsls	r2, r0, #1
 8000516:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800051a:	ea4f 0131 	mov.w	r1, r1, rrx
 800051e:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000522:	bf1f      	itttt	ne
 8000524:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 8000528:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 800052c:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000530:	4770      	bxne	lr
 8000532:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 8000536:	bf08      	it	eq
 8000538:	4770      	bxeq	lr
 800053a:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 800053e:	bf04      	itt	eq
 8000540:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000544:	4770      	bxeq	lr
 8000546:	b530      	push	{r4, r5, lr}
 8000548:	f44f 7460 	mov.w	r4, #896	@ 0x380
 800054c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000550:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000554:	e71c      	b.n	8000390 <__adddf3+0x138>
 8000556:	bf00      	nop

08000558 <__aeabi_ul2d>:
 8000558:	ea50 0201 	orrs.w	r2, r0, r1
 800055c:	bf08      	it	eq
 800055e:	4770      	bxeq	lr
 8000560:	b530      	push	{r4, r5, lr}
 8000562:	f04f 0500 	mov.w	r5, #0
 8000566:	e00a      	b.n	800057e <__aeabi_l2d+0x16>

08000568 <__aeabi_l2d>:
 8000568:	ea50 0201 	orrs.w	r2, r0, r1
 800056c:	bf08      	it	eq
 800056e:	4770      	bxeq	lr
 8000570:	b530      	push	{r4, r5, lr}
 8000572:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 8000576:	d502      	bpl.n	800057e <__aeabi_l2d+0x16>
 8000578:	4240      	negs	r0, r0
 800057a:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800057e:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000582:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000586:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800058a:	f43f aed8 	beq.w	800033e <__adddf3+0xe6>
 800058e:	f04f 0203 	mov.w	r2, #3
 8000592:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000596:	bf18      	it	ne
 8000598:	3203      	addne	r2, #3
 800059a:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800059e:	bf18      	it	ne
 80005a0:	3203      	addne	r2, #3
 80005a2:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005a6:	f1c2 0320 	rsb	r3, r2, #32
 80005aa:	fa00 fc03 	lsl.w	ip, r0, r3
 80005ae:	fa20 f002 	lsr.w	r0, r0, r2
 80005b2:	fa01 fe03 	lsl.w	lr, r1, r3
 80005b6:	ea40 000e 	orr.w	r0, r0, lr
 80005ba:	fa21 f102 	lsr.w	r1, r1, r2
 80005be:	4414      	add	r4, r2
 80005c0:	e6bd      	b.n	800033e <__adddf3+0xe6>
 80005c2:	bf00      	nop

080005c4 <__aeabi_dmul>:
 80005c4:	b570      	push	{r4, r5, r6, lr}
 80005c6:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80005ca:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80005ce:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80005d2:	bf1d      	ittte	ne
 80005d4:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80005d8:	ea94 0f0c 	teqne	r4, ip
 80005dc:	ea95 0f0c 	teqne	r5, ip
 80005e0:	f000 f8de 	bleq	80007a0 <__aeabi_dmul+0x1dc>
 80005e4:	442c      	add	r4, r5
 80005e6:	ea81 0603 	eor.w	r6, r1, r3
 80005ea:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 80005ee:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 80005f2:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 80005f6:	bf18      	it	ne
 80005f8:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 80005fc:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000600:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000604:	d038      	beq.n	8000678 <__aeabi_dmul+0xb4>
 8000606:	fba0 ce02 	umull	ip, lr, r0, r2
 800060a:	f04f 0500 	mov.w	r5, #0
 800060e:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000612:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 8000616:	fbe0 e503 	umlal	lr, r5, r0, r3
 800061a:	f04f 0600 	mov.w	r6, #0
 800061e:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000622:	f09c 0f00 	teq	ip, #0
 8000626:	bf18      	it	ne
 8000628:	f04e 0e01 	orrne.w	lr, lr, #1
 800062c:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000630:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000634:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 8000638:	d204      	bcs.n	8000644 <__aeabi_dmul+0x80>
 800063a:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 800063e:	416d      	adcs	r5, r5
 8000640:	eb46 0606 	adc.w	r6, r6, r6
 8000644:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 8000648:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 800064c:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000650:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000654:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 8000658:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800065c:	bf88      	it	hi
 800065e:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000662:	d81e      	bhi.n	80006a2 <__aeabi_dmul+0xde>
 8000664:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 8000668:	bf08      	it	eq
 800066a:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 800066e:	f150 0000 	adcs.w	r0, r0, #0
 8000672:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000676:	bd70      	pop	{r4, r5, r6, pc}
 8000678:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 800067c:	ea46 0101 	orr.w	r1, r6, r1
 8000680:	ea40 0002 	orr.w	r0, r0, r2
 8000684:	ea81 0103 	eor.w	r1, r1, r3
 8000688:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 800068c:	bfc2      	ittt	gt
 800068e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000692:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000696:	bd70      	popgt	{r4, r5, r6, pc}
 8000698:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 800069c:	f04f 0e00 	mov.w	lr, #0
 80006a0:	3c01      	subs	r4, #1
 80006a2:	f300 80ab 	bgt.w	80007fc <__aeabi_dmul+0x238>
 80006a6:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80006aa:	bfde      	ittt	le
 80006ac:	2000      	movle	r0, #0
 80006ae:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80006b2:	bd70      	pople	{r4, r5, r6, pc}
 80006b4:	f1c4 0400 	rsb	r4, r4, #0
 80006b8:	3c20      	subs	r4, #32
 80006ba:	da35      	bge.n	8000728 <__aeabi_dmul+0x164>
 80006bc:	340c      	adds	r4, #12
 80006be:	dc1b      	bgt.n	80006f8 <__aeabi_dmul+0x134>
 80006c0:	f104 0414 	add.w	r4, r4, #20
 80006c4:	f1c4 0520 	rsb	r5, r4, #32
 80006c8:	fa00 f305 	lsl.w	r3, r0, r5
 80006cc:	fa20 f004 	lsr.w	r0, r0, r4
 80006d0:	fa01 f205 	lsl.w	r2, r1, r5
 80006d4:	ea40 0002 	orr.w	r0, r0, r2
 80006d8:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 80006dc:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80006e0:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006e4:	fa21 f604 	lsr.w	r6, r1, r4
 80006e8:	eb42 0106 	adc.w	r1, r2, r6
 80006ec:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006f0:	bf08      	it	eq
 80006f2:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006f6:	bd70      	pop	{r4, r5, r6, pc}
 80006f8:	f1c4 040c 	rsb	r4, r4, #12
 80006fc:	f1c4 0520 	rsb	r5, r4, #32
 8000700:	fa00 f304 	lsl.w	r3, r0, r4
 8000704:	fa20 f005 	lsr.w	r0, r0, r5
 8000708:	fa01 f204 	lsl.w	r2, r1, r4
 800070c:	ea40 0002 	orr.w	r0, r0, r2
 8000710:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	f141 0100 	adc.w	r1, r1, #0
 800071c:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000720:	bf08      	it	eq
 8000722:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000726:	bd70      	pop	{r4, r5, r6, pc}
 8000728:	f1c4 0520 	rsb	r5, r4, #32
 800072c:	fa00 f205 	lsl.w	r2, r0, r5
 8000730:	ea4e 0e02 	orr.w	lr, lr, r2
 8000734:	fa20 f304 	lsr.w	r3, r0, r4
 8000738:	fa01 f205 	lsl.w	r2, r1, r5
 800073c:	ea43 0302 	orr.w	r3, r3, r2
 8000740:	fa21 f004 	lsr.w	r0, r1, r4
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000748:	fa21 f204 	lsr.w	r2, r1, r4
 800074c:	ea20 0002 	bic.w	r0, r0, r2
 8000750:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000754:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000758:	bf08      	it	eq
 800075a:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075e:	bd70      	pop	{r4, r5, r6, pc}
 8000760:	f094 0f00 	teq	r4, #0
 8000764:	d10f      	bne.n	8000786 <__aeabi_dmul+0x1c2>
 8000766:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 800076a:	0040      	lsls	r0, r0, #1
 800076c:	eb41 0101 	adc.w	r1, r1, r1
 8000770:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000774:	bf08      	it	eq
 8000776:	3c01      	subeq	r4, #1
 8000778:	d0f7      	beq.n	800076a <__aeabi_dmul+0x1a6>
 800077a:	ea41 0106 	orr.w	r1, r1, r6
 800077e:	f095 0f00 	teq	r5, #0
 8000782:	bf18      	it	ne
 8000784:	4770      	bxne	lr
 8000786:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 800078a:	0052      	lsls	r2, r2, #1
 800078c:	eb43 0303 	adc.w	r3, r3, r3
 8000790:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000794:	bf08      	it	eq
 8000796:	3d01      	subeq	r5, #1
 8000798:	d0f7      	beq.n	800078a <__aeabi_dmul+0x1c6>
 800079a:	ea43 0306 	orr.w	r3, r3, r6
 800079e:	4770      	bx	lr
 80007a0:	ea94 0f0c 	teq	r4, ip
 80007a4:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007a8:	bf18      	it	ne
 80007aa:	ea95 0f0c 	teqne	r5, ip
 80007ae:	d00c      	beq.n	80007ca <__aeabi_dmul+0x206>
 80007b0:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007b4:	bf18      	it	ne
 80007b6:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ba:	d1d1      	bne.n	8000760 <__aeabi_dmul+0x19c>
 80007bc:	ea81 0103 	eor.w	r1, r1, r3
 80007c0:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007c4:	f04f 0000 	mov.w	r0, #0
 80007c8:	bd70      	pop	{r4, r5, r6, pc}
 80007ca:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007ce:	bf06      	itte	eq
 80007d0:	4610      	moveq	r0, r2
 80007d2:	4619      	moveq	r1, r3
 80007d4:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007d8:	d019      	beq.n	800080e <__aeabi_dmul+0x24a>
 80007da:	ea94 0f0c 	teq	r4, ip
 80007de:	d102      	bne.n	80007e6 <__aeabi_dmul+0x222>
 80007e0:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80007e4:	d113      	bne.n	800080e <__aeabi_dmul+0x24a>
 80007e6:	ea95 0f0c 	teq	r5, ip
 80007ea:	d105      	bne.n	80007f8 <__aeabi_dmul+0x234>
 80007ec:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 80007f0:	bf1c      	itt	ne
 80007f2:	4610      	movne	r0, r2
 80007f4:	4619      	movne	r1, r3
 80007f6:	d10a      	bne.n	800080e <__aeabi_dmul+0x24a>
 80007f8:	ea81 0103 	eor.w	r1, r1, r3
 80007fc:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000800:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000804:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000808:	f04f 0000 	mov.w	r0, #0
 800080c:	bd70      	pop	{r4, r5, r6, pc}
 800080e:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000812:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 8000816:	bd70      	pop	{r4, r5, r6, pc}

08000818 <__aeabi_ddiv>:
 8000818:	b570      	push	{r4, r5, r6, lr}
 800081a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800081e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000822:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000826:	bf1d      	ittte	ne
 8000828:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800082c:	ea94 0f0c 	teqne	r4, ip
 8000830:	ea95 0f0c 	teqne	r5, ip
 8000834:	f000 f8a7 	bleq	8000986 <__aeabi_ddiv+0x16e>
 8000838:	eba4 0405 	sub.w	r4, r4, r5
 800083c:	ea81 0e03 	eor.w	lr, r1, r3
 8000840:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000844:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000848:	f000 8088 	beq.w	800095c <__aeabi_ddiv+0x144>
 800084c:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000850:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000854:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 8000858:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 800085c:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000860:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000864:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 8000868:	ea4f 2600 	mov.w	r6, r0, lsl #8
 800086c:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 8000870:	429d      	cmp	r5, r3
 8000872:	bf08      	it	eq
 8000874:	4296      	cmpeq	r6, r2
 8000876:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 800087a:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 800087e:	d202      	bcs.n	8000886 <__aeabi_ddiv+0x6e>
 8000880:	085b      	lsrs	r3, r3, #1
 8000882:	ea4f 0232 	mov.w	r2, r2, rrx
 8000886:	1ab6      	subs	r6, r6, r2
 8000888:	eb65 0503 	sbc.w	r5, r5, r3
 800088c:	085b      	lsrs	r3, r3, #1
 800088e:	ea4f 0232 	mov.w	r2, r2, rrx
 8000892:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 8000896:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 800089a:	ebb6 0e02 	subs.w	lr, r6, r2
 800089e:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008a2:	bf22      	ittt	cs
 80008a4:	1ab6      	subcs	r6, r6, r2
 80008a6:	4675      	movcs	r5, lr
 80008a8:	ea40 000c 	orrcs.w	r0, r0, ip
 80008ac:	085b      	lsrs	r3, r3, #1
 80008ae:	ea4f 0232 	mov.w	r2, r2, rrx
 80008b2:	ebb6 0e02 	subs.w	lr, r6, r2
 80008b6:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ba:	bf22      	ittt	cs
 80008bc:	1ab6      	subcs	r6, r6, r2
 80008be:	4675      	movcs	r5, lr
 80008c0:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008c4:	085b      	lsrs	r3, r3, #1
 80008c6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ca:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ce:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d2:	bf22      	ittt	cs
 80008d4:	1ab6      	subcs	r6, r6, r2
 80008d6:	4675      	movcs	r5, lr
 80008d8:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80008dc:	085b      	lsrs	r3, r3, #1
 80008de:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e2:	ebb6 0e02 	subs.w	lr, r6, r2
 80008e6:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ea:	bf22      	ittt	cs
 80008ec:	1ab6      	subcs	r6, r6, r2
 80008ee:	4675      	movcs	r5, lr
 80008f0:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 80008f4:	ea55 0e06 	orrs.w	lr, r5, r6
 80008f8:	d018      	beq.n	800092c <__aeabi_ddiv+0x114>
 80008fa:	ea4f 1505 	mov.w	r5, r5, lsl #4
 80008fe:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000902:	ea4f 1606 	mov.w	r6, r6, lsl #4
 8000906:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800090a:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 800090e:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000912:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 8000916:	d1c0      	bne.n	800089a <__aeabi_ddiv+0x82>
 8000918:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 800091c:	d10b      	bne.n	8000936 <__aeabi_ddiv+0x11e>
 800091e:	ea41 0100 	orr.w	r1, r1, r0
 8000922:	f04f 0000 	mov.w	r0, #0
 8000926:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800092a:	e7b6      	b.n	800089a <__aeabi_ddiv+0x82>
 800092c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000930:	bf04      	itt	eq
 8000932:	4301      	orreq	r1, r0
 8000934:	2000      	moveq	r0, #0
 8000936:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800093a:	bf88      	it	hi
 800093c:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000940:	f63f aeaf 	bhi.w	80006a2 <__aeabi_dmul+0xde>
 8000944:	ebb5 0c03 	subs.w	ip, r5, r3
 8000948:	bf04      	itt	eq
 800094a:	ebb6 0c02 	subseq.w	ip, r6, r2
 800094e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000952:	f150 0000 	adcs.w	r0, r0, #0
 8000956:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800095a:	bd70      	pop	{r4, r5, r6, pc}
 800095c:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 8000960:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000964:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 8000968:	bfc2      	ittt	gt
 800096a:	ebd4 050c 	rsbsgt	r5, r4, ip
 800096e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000972:	bd70      	popgt	{r4, r5, r6, pc}
 8000974:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000978:	f04f 0e00 	mov.w	lr, #0
 800097c:	3c01      	subs	r4, #1
 800097e:	e690      	b.n	80006a2 <__aeabi_dmul+0xde>
 8000980:	ea45 0e06 	orr.w	lr, r5, r6
 8000984:	e68d      	b.n	80006a2 <__aeabi_dmul+0xde>
 8000986:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800098a:	ea94 0f0c 	teq	r4, ip
 800098e:	bf08      	it	eq
 8000990:	ea95 0f0c 	teqeq	r5, ip
 8000994:	f43f af3b 	beq.w	800080e <__aeabi_dmul+0x24a>
 8000998:	ea94 0f0c 	teq	r4, ip
 800099c:	d10a      	bne.n	80009b4 <__aeabi_ddiv+0x19c>
 800099e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009a2:	f47f af34 	bne.w	800080e <__aeabi_dmul+0x24a>
 80009a6:	ea95 0f0c 	teq	r5, ip
 80009aa:	f47f af25 	bne.w	80007f8 <__aeabi_dmul+0x234>
 80009ae:	4610      	mov	r0, r2
 80009b0:	4619      	mov	r1, r3
 80009b2:	e72c      	b.n	800080e <__aeabi_dmul+0x24a>
 80009b4:	ea95 0f0c 	teq	r5, ip
 80009b8:	d106      	bne.n	80009c8 <__aeabi_ddiv+0x1b0>
 80009ba:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009be:	f43f aefd 	beq.w	80007bc <__aeabi_dmul+0x1f8>
 80009c2:	4610      	mov	r0, r2
 80009c4:	4619      	mov	r1, r3
 80009c6:	e722      	b.n	800080e <__aeabi_dmul+0x24a>
 80009c8:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80009cc:	bf18      	it	ne
 80009ce:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80009d2:	f47f aec5 	bne.w	8000760 <__aeabi_dmul+0x19c>
 80009d6:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80009da:	f47f af0d 	bne.w	80007f8 <__aeabi_dmul+0x234>
 80009de:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80009e2:	f47f aeeb 	bne.w	80007bc <__aeabi_dmul+0x1f8>
 80009e6:	e712      	b.n	800080e <__aeabi_dmul+0x24a>

080009e8 <__gedf2>:
 80009e8:	f04f 3cff 	mov.w	ip, #4294967295
 80009ec:	e006      	b.n	80009fc <__cmpdf2+0x4>
 80009ee:	bf00      	nop

080009f0 <__ledf2>:
 80009f0:	f04f 0c01 	mov.w	ip, #1
 80009f4:	e002      	b.n	80009fc <__cmpdf2+0x4>
 80009f6:	bf00      	nop

080009f8 <__cmpdf2>:
 80009f8:	f04f 0c01 	mov.w	ip, #1
 80009fc:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a00:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a04:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a08:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a0c:	bf18      	it	ne
 8000a0e:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a12:	d01b      	beq.n	8000a4c <__cmpdf2+0x54>
 8000a14:	b001      	add	sp, #4
 8000a16:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a1a:	bf0c      	ite	eq
 8000a1c:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a20:	ea91 0f03 	teqne	r1, r3
 8000a24:	bf02      	ittt	eq
 8000a26:	ea90 0f02 	teqeq	r0, r2
 8000a2a:	2000      	moveq	r0, #0
 8000a2c:	4770      	bxeq	lr
 8000a2e:	f110 0f00 	cmn.w	r0, #0
 8000a32:	ea91 0f03 	teq	r1, r3
 8000a36:	bf58      	it	pl
 8000a38:	4299      	cmppl	r1, r3
 8000a3a:	bf08      	it	eq
 8000a3c:	4290      	cmpeq	r0, r2
 8000a3e:	bf2c      	ite	cs
 8000a40:	17d8      	asrcs	r0, r3, #31
 8000a42:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a46:	f040 0001 	orr.w	r0, r0, #1
 8000a4a:	4770      	bx	lr
 8000a4c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a50:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a54:	d102      	bne.n	8000a5c <__cmpdf2+0x64>
 8000a56:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a5a:	d107      	bne.n	8000a6c <__cmpdf2+0x74>
 8000a5c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a60:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a64:	d1d6      	bne.n	8000a14 <__cmpdf2+0x1c>
 8000a66:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a6a:	d0d3      	beq.n	8000a14 <__cmpdf2+0x1c>
 8000a6c:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000a70:	4770      	bx	lr
 8000a72:	bf00      	nop

08000a74 <__aeabi_cdrcmple>:
 8000a74:	4684      	mov	ip, r0
 8000a76:	4610      	mov	r0, r2
 8000a78:	4662      	mov	r2, ip
 8000a7a:	468c      	mov	ip, r1
 8000a7c:	4619      	mov	r1, r3
 8000a7e:	4663      	mov	r3, ip
 8000a80:	e000      	b.n	8000a84 <__aeabi_cdcmpeq>
 8000a82:	bf00      	nop

08000a84 <__aeabi_cdcmpeq>:
 8000a84:	b501      	push	{r0, lr}
 8000a86:	f7ff ffb7 	bl	80009f8 <__cmpdf2>
 8000a8a:	2800      	cmp	r0, #0
 8000a8c:	bf48      	it	mi
 8000a8e:	f110 0f00 	cmnmi.w	r0, #0
 8000a92:	bd01      	pop	{r0, pc}

08000a94 <__aeabi_dcmpeq>:
 8000a94:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a98:	f7ff fff4 	bl	8000a84 <__aeabi_cdcmpeq>
 8000a9c:	bf0c      	ite	eq
 8000a9e:	2001      	moveq	r0, #1
 8000aa0:	2000      	movne	r0, #0
 8000aa2:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_dcmplt>:
 8000aa8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000aac:	f7ff ffea 	bl	8000a84 <__aeabi_cdcmpeq>
 8000ab0:	bf34      	ite	cc
 8000ab2:	2001      	movcc	r0, #1
 8000ab4:	2000      	movcs	r0, #0
 8000ab6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aba:	bf00      	nop

08000abc <__aeabi_dcmple>:
 8000abc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ac0:	f7ff ffe0 	bl	8000a84 <__aeabi_cdcmpeq>
 8000ac4:	bf94      	ite	ls
 8000ac6:	2001      	movls	r0, #1
 8000ac8:	2000      	movhi	r0, #0
 8000aca:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ace:	bf00      	nop

08000ad0 <__aeabi_dcmpge>:
 8000ad0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ad4:	f7ff ffce 	bl	8000a74 <__aeabi_cdrcmple>
 8000ad8:	bf94      	ite	ls
 8000ada:	2001      	movls	r0, #1
 8000adc:	2000      	movhi	r0, #0
 8000ade:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ae2:	bf00      	nop

08000ae4 <__aeabi_dcmpgt>:
 8000ae4:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae8:	f7ff ffc4 	bl	8000a74 <__aeabi_cdrcmple>
 8000aec:	bf34      	ite	cc
 8000aee:	2001      	movcc	r0, #1
 8000af0:	2000      	movcs	r0, #0
 8000af2:	f85d fb08 	ldr.w	pc, [sp], #8
 8000af6:	bf00      	nop

08000af8 <__aeabi_dcmpun>:
 8000af8:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000afc:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b00:	d102      	bne.n	8000b08 <__aeabi_dcmpun+0x10>
 8000b02:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b06:	d10a      	bne.n	8000b1e <__aeabi_dcmpun+0x26>
 8000b08:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b0c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b10:	d102      	bne.n	8000b18 <__aeabi_dcmpun+0x20>
 8000b12:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b16:	d102      	bne.n	8000b1e <__aeabi_dcmpun+0x26>
 8000b18:	f04f 0000 	mov.w	r0, #0
 8000b1c:	4770      	bx	lr
 8000b1e:	f04f 0001 	mov.w	r0, #1
 8000b22:	4770      	bx	lr

08000b24 <__aeabi_d2iz>:
 8000b24:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b28:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b2c:	d215      	bcs.n	8000b5a <__aeabi_d2iz+0x36>
 8000b2e:	d511      	bpl.n	8000b54 <__aeabi_d2iz+0x30>
 8000b30:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b34:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b38:	d912      	bls.n	8000b60 <__aeabi_d2iz+0x3c>
 8000b3a:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b3e:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b42:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b46:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000b4a:	fa23 f002 	lsr.w	r0, r3, r2
 8000b4e:	bf18      	it	ne
 8000b50:	4240      	negne	r0, r0
 8000b52:	4770      	bx	lr
 8000b54:	f04f 0000 	mov.w	r0, #0
 8000b58:	4770      	bx	lr
 8000b5a:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b5e:	d105      	bne.n	8000b6c <__aeabi_d2iz+0x48>
 8000b60:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000b64:	bf08      	it	eq
 8000b66:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000b6a:	4770      	bx	lr
 8000b6c:	f04f 0000 	mov.w	r0, #0
 8000b70:	4770      	bx	lr
 8000b72:	bf00      	nop

08000b74 <__aeabi_d2uiz>:
 8000b74:	004a      	lsls	r2, r1, #1
 8000b76:	d211      	bcs.n	8000b9c <__aeabi_d2uiz+0x28>
 8000b78:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b7c:	d211      	bcs.n	8000ba2 <__aeabi_d2uiz+0x2e>
 8000b7e:	d50d      	bpl.n	8000b9c <__aeabi_d2uiz+0x28>
 8000b80:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b84:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b88:	d40e      	bmi.n	8000ba8 <__aeabi_d2uiz+0x34>
 8000b8a:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b8e:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b92:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b96:	fa23 f002 	lsr.w	r0, r3, r2
 8000b9a:	4770      	bx	lr
 8000b9c:	f04f 0000 	mov.w	r0, #0
 8000ba0:	4770      	bx	lr
 8000ba2:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000ba6:	d102      	bne.n	8000bae <__aeabi_d2uiz+0x3a>
 8000ba8:	f04f 30ff 	mov.w	r0, #4294967295
 8000bac:	4770      	bx	lr
 8000bae:	f04f 0000 	mov.w	r0, #0
 8000bb2:	4770      	bx	lr

08000bb4 <__aeabi_d2f>:
 8000bb4:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bb8:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000bbc:	bf24      	itt	cs
 8000bbe:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000bc2:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000bc6:	d90d      	bls.n	8000be4 <__aeabi_d2f+0x30>
 8000bc8:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000bcc:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000bd0:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000bd4:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000bd8:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000bdc:	bf08      	it	eq
 8000bde:	f020 0001 	biceq.w	r0, r0, #1
 8000be2:	4770      	bx	lr
 8000be4:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000be8:	d121      	bne.n	8000c2e <__aeabi_d2f+0x7a>
 8000bea:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000bee:	bfbc      	itt	lt
 8000bf0:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000bf4:	4770      	bxlt	lr
 8000bf6:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000bfa:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000bfe:	f1c2 0218 	rsb	r2, r2, #24
 8000c02:	f1c2 0c20 	rsb	ip, r2, #32
 8000c06:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c0a:	fa20 f002 	lsr.w	r0, r0, r2
 8000c0e:	bf18      	it	ne
 8000c10:	f040 0001 	orrne.w	r0, r0, #1
 8000c14:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c18:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c1c:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c20:	ea40 000c 	orr.w	r0, r0, ip
 8000c24:	fa23 f302 	lsr.w	r3, r3, r2
 8000c28:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c2c:	e7cc      	b.n	8000bc8 <__aeabi_d2f+0x14>
 8000c2e:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c32:	d107      	bne.n	8000c44 <__aeabi_d2f+0x90>
 8000c34:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c38:	bf1e      	ittt	ne
 8000c3a:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000c3e:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000c42:	4770      	bxne	lr
 8000c44:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000c48:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000c4c:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000c50:	4770      	bx	lr
 8000c52:	bf00      	nop

08000c54 <__aeabi_frsub>:
 8000c54:	f080 4000 	eor.w	r0, r0, #2147483648	@ 0x80000000
 8000c58:	e002      	b.n	8000c60 <__addsf3>
 8000c5a:	bf00      	nop

08000c5c <__aeabi_fsub>:
 8000c5c:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000

08000c60 <__addsf3>:
 8000c60:	0042      	lsls	r2, r0, #1
 8000c62:	bf1f      	itttt	ne
 8000c64:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000c68:	ea92 0f03 	teqne	r2, r3
 8000c6c:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000c70:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000c74:	d06a      	beq.n	8000d4c <__addsf3+0xec>
 8000c76:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000c7a:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000c7e:	bfc1      	itttt	gt
 8000c80:	18d2      	addgt	r2, r2, r3
 8000c82:	4041      	eorgt	r1, r0
 8000c84:	4048      	eorgt	r0, r1
 8000c86:	4041      	eorgt	r1, r0
 8000c88:	bfb8      	it	lt
 8000c8a:	425b      	neglt	r3, r3
 8000c8c:	2b19      	cmp	r3, #25
 8000c8e:	bf88      	it	hi
 8000c90:	4770      	bxhi	lr
 8000c92:	f010 4f00 	tst.w	r0, #2147483648	@ 0x80000000
 8000c96:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000c9a:	f020 407f 	bic.w	r0, r0, #4278190080	@ 0xff000000
 8000c9e:	bf18      	it	ne
 8000ca0:	4240      	negne	r0, r0
 8000ca2:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000ca6:	f441 0100 	orr.w	r1, r1, #8388608	@ 0x800000
 8000caa:	f021 417f 	bic.w	r1, r1, #4278190080	@ 0xff000000
 8000cae:	bf18      	it	ne
 8000cb0:	4249      	negne	r1, r1
 8000cb2:	ea92 0f03 	teq	r2, r3
 8000cb6:	d03f      	beq.n	8000d38 <__addsf3+0xd8>
 8000cb8:	f1a2 0201 	sub.w	r2, r2, #1
 8000cbc:	fa41 fc03 	asr.w	ip, r1, r3
 8000cc0:	eb10 000c 	adds.w	r0, r0, ip
 8000cc4:	f1c3 0320 	rsb	r3, r3, #32
 8000cc8:	fa01 f103 	lsl.w	r1, r1, r3
 8000ccc:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 8000cd0:	d502      	bpl.n	8000cd8 <__addsf3+0x78>
 8000cd2:	4249      	negs	r1, r1
 8000cd4:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000cd8:	f5b0 0f00 	cmp.w	r0, #8388608	@ 0x800000
 8000cdc:	d313      	bcc.n	8000d06 <__addsf3+0xa6>
 8000cde:	f1b0 7f80 	cmp.w	r0, #16777216	@ 0x1000000
 8000ce2:	d306      	bcc.n	8000cf2 <__addsf3+0x92>
 8000ce4:	0840      	lsrs	r0, r0, #1
 8000ce6:	ea4f 0131 	mov.w	r1, r1, rrx
 8000cea:	f102 0201 	add.w	r2, r2, #1
 8000cee:	2afe      	cmp	r2, #254	@ 0xfe
 8000cf0:	d251      	bcs.n	8000d96 <__addsf3+0x136>
 8000cf2:	f1b1 4f00 	cmp.w	r1, #2147483648	@ 0x80000000
 8000cf6:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000cfa:	bf08      	it	eq
 8000cfc:	f020 0001 	biceq.w	r0, r0, #1
 8000d00:	ea40 0003 	orr.w	r0, r0, r3
 8000d04:	4770      	bx	lr
 8000d06:	0049      	lsls	r1, r1, #1
 8000d08:	eb40 0000 	adc.w	r0, r0, r0
 8000d0c:	3a01      	subs	r2, #1
 8000d0e:	bf28      	it	cs
 8000d10:	f5b0 0f00 	cmpcs.w	r0, #8388608	@ 0x800000
 8000d14:	d2ed      	bcs.n	8000cf2 <__addsf3+0x92>
 8000d16:	fab0 fc80 	clz	ip, r0
 8000d1a:	f1ac 0c08 	sub.w	ip, ip, #8
 8000d1e:	ebb2 020c 	subs.w	r2, r2, ip
 8000d22:	fa00 f00c 	lsl.w	r0, r0, ip
 8000d26:	bfaa      	itet	ge
 8000d28:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000d2c:	4252      	neglt	r2, r2
 8000d2e:	4318      	orrge	r0, r3
 8000d30:	bfbc      	itt	lt
 8000d32:	40d0      	lsrlt	r0, r2
 8000d34:	4318      	orrlt	r0, r3
 8000d36:	4770      	bx	lr
 8000d38:	f092 0f00 	teq	r2, #0
 8000d3c:	f481 0100 	eor.w	r1, r1, #8388608	@ 0x800000
 8000d40:	bf06      	itte	eq
 8000d42:	f480 0000 	eoreq.w	r0, r0, #8388608	@ 0x800000
 8000d46:	3201      	addeq	r2, #1
 8000d48:	3b01      	subne	r3, #1
 8000d4a:	e7b5      	b.n	8000cb8 <__addsf3+0x58>
 8000d4c:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000d50:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000d54:	bf18      	it	ne
 8000d56:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000d5a:	d021      	beq.n	8000da0 <__addsf3+0x140>
 8000d5c:	ea92 0f03 	teq	r2, r3
 8000d60:	d004      	beq.n	8000d6c <__addsf3+0x10c>
 8000d62:	f092 0f00 	teq	r2, #0
 8000d66:	bf08      	it	eq
 8000d68:	4608      	moveq	r0, r1
 8000d6a:	4770      	bx	lr
 8000d6c:	ea90 0f01 	teq	r0, r1
 8000d70:	bf1c      	itt	ne
 8000d72:	2000      	movne	r0, #0
 8000d74:	4770      	bxne	lr
 8000d76:	f012 4f7f 	tst.w	r2, #4278190080	@ 0xff000000
 8000d7a:	d104      	bne.n	8000d86 <__addsf3+0x126>
 8000d7c:	0040      	lsls	r0, r0, #1
 8000d7e:	bf28      	it	cs
 8000d80:	f040 4000 	orrcs.w	r0, r0, #2147483648	@ 0x80000000
 8000d84:	4770      	bx	lr
 8000d86:	f112 7200 	adds.w	r2, r2, #33554432	@ 0x2000000
 8000d8a:	bf3c      	itt	cc
 8000d8c:	f500 0000 	addcc.w	r0, r0, #8388608	@ 0x800000
 8000d90:	4770      	bxcc	lr
 8000d92:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 8000d96:	f043 40fe 	orr.w	r0, r3, #2130706432	@ 0x7f000000
 8000d9a:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000d9e:	4770      	bx	lr
 8000da0:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000da4:	bf16      	itet	ne
 8000da6:	4608      	movne	r0, r1
 8000da8:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000dac:	4601      	movne	r1, r0
 8000dae:	0242      	lsls	r2, r0, #9
 8000db0:	bf06      	itte	eq
 8000db2:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000db6:	ea90 0f01 	teqeq	r0, r1
 8000dba:	f440 0080 	orrne.w	r0, r0, #4194304	@ 0x400000
 8000dbe:	4770      	bx	lr

08000dc0 <__aeabi_ui2f>:
 8000dc0:	f04f 0300 	mov.w	r3, #0
 8000dc4:	e004      	b.n	8000dd0 <__aeabi_i2f+0x8>
 8000dc6:	bf00      	nop

08000dc8 <__aeabi_i2f>:
 8000dc8:	f010 4300 	ands.w	r3, r0, #2147483648	@ 0x80000000
 8000dcc:	bf48      	it	mi
 8000dce:	4240      	negmi	r0, r0
 8000dd0:	ea5f 0c00 	movs.w	ip, r0
 8000dd4:	bf08      	it	eq
 8000dd6:	4770      	bxeq	lr
 8000dd8:	f043 4396 	orr.w	r3, r3, #1258291200	@ 0x4b000000
 8000ddc:	4601      	mov	r1, r0
 8000dde:	f04f 0000 	mov.w	r0, #0
 8000de2:	e01c      	b.n	8000e1e <__aeabi_l2f+0x2a>

08000de4 <__aeabi_ul2f>:
 8000de4:	ea50 0201 	orrs.w	r2, r0, r1
 8000de8:	bf08      	it	eq
 8000dea:	4770      	bxeq	lr
 8000dec:	f04f 0300 	mov.w	r3, #0
 8000df0:	e00a      	b.n	8000e08 <__aeabi_l2f+0x14>
 8000df2:	bf00      	nop

08000df4 <__aeabi_l2f>:
 8000df4:	ea50 0201 	orrs.w	r2, r0, r1
 8000df8:	bf08      	it	eq
 8000dfa:	4770      	bxeq	lr
 8000dfc:	f011 4300 	ands.w	r3, r1, #2147483648	@ 0x80000000
 8000e00:	d502      	bpl.n	8000e08 <__aeabi_l2f+0x14>
 8000e02:	4240      	negs	r0, r0
 8000e04:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000e08:	ea5f 0c01 	movs.w	ip, r1
 8000e0c:	bf02      	ittt	eq
 8000e0e:	4684      	moveq	ip, r0
 8000e10:	4601      	moveq	r1, r0
 8000e12:	2000      	moveq	r0, #0
 8000e14:	f043 43b6 	orr.w	r3, r3, #1526726656	@ 0x5b000000
 8000e18:	bf08      	it	eq
 8000e1a:	f1a3 5380 	subeq.w	r3, r3, #268435456	@ 0x10000000
 8000e1e:	f5a3 0300 	sub.w	r3, r3, #8388608	@ 0x800000
 8000e22:	fabc f28c 	clz	r2, ip
 8000e26:	3a08      	subs	r2, #8
 8000e28:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000e2c:	db10      	blt.n	8000e50 <__aeabi_l2f+0x5c>
 8000e2e:	fa01 fc02 	lsl.w	ip, r1, r2
 8000e32:	4463      	add	r3, ip
 8000e34:	fa00 fc02 	lsl.w	ip, r0, r2
 8000e38:	f1c2 0220 	rsb	r2, r2, #32
 8000e3c:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 8000e40:	fa20 f202 	lsr.w	r2, r0, r2
 8000e44:	eb43 0002 	adc.w	r0, r3, r2
 8000e48:	bf08      	it	eq
 8000e4a:	f020 0001 	biceq.w	r0, r0, #1
 8000e4e:	4770      	bx	lr
 8000e50:	f102 0220 	add.w	r2, r2, #32
 8000e54:	fa01 fc02 	lsl.w	ip, r1, r2
 8000e58:	f1c2 0220 	rsb	r2, r2, #32
 8000e5c:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000e60:	fa21 f202 	lsr.w	r2, r1, r2
 8000e64:	eb43 0002 	adc.w	r0, r3, r2
 8000e68:	bf08      	it	eq
 8000e6a:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000e6e:	4770      	bx	lr

08000e70 <__aeabi_fmul>:
 8000e70:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000e74:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000e78:	bf1e      	ittt	ne
 8000e7a:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000e7e:	ea92 0f0c 	teqne	r2, ip
 8000e82:	ea93 0f0c 	teqne	r3, ip
 8000e86:	d06f      	beq.n	8000f68 <__aeabi_fmul+0xf8>
 8000e88:	441a      	add	r2, r3
 8000e8a:	ea80 0c01 	eor.w	ip, r0, r1
 8000e8e:	0240      	lsls	r0, r0, #9
 8000e90:	bf18      	it	ne
 8000e92:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 8000e96:	d01e      	beq.n	8000ed6 <__aeabi_fmul+0x66>
 8000e98:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8000e9c:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 8000ea0:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 8000ea4:	fba0 3101 	umull	r3, r1, r0, r1
 8000ea8:	f00c 4000 	and.w	r0, ip, #2147483648	@ 0x80000000
 8000eac:	f5b1 0f00 	cmp.w	r1, #8388608	@ 0x800000
 8000eb0:	bf3e      	ittt	cc
 8000eb2:	0049      	lslcc	r1, r1, #1
 8000eb4:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 8000eb8:	005b      	lslcc	r3, r3, #1
 8000eba:	ea40 0001 	orr.w	r0, r0, r1
 8000ebe:	f162 027f 	sbc.w	r2, r2, #127	@ 0x7f
 8000ec2:	2afd      	cmp	r2, #253	@ 0xfd
 8000ec4:	d81d      	bhi.n	8000f02 <__aeabi_fmul+0x92>
 8000ec6:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8000eca:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000ece:	bf08      	it	eq
 8000ed0:	f020 0001 	biceq.w	r0, r0, #1
 8000ed4:	4770      	bx	lr
 8000ed6:	f090 0f00 	teq	r0, #0
 8000eda:	f00c 4c00 	and.w	ip, ip, #2147483648	@ 0x80000000
 8000ede:	bf08      	it	eq
 8000ee0:	0249      	lsleq	r1, r1, #9
 8000ee2:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000ee6:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 8000eea:	3a7f      	subs	r2, #127	@ 0x7f
 8000eec:	bfc2      	ittt	gt
 8000eee:	f1d2 03ff 	rsbsgt	r3, r2, #255	@ 0xff
 8000ef2:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000ef6:	4770      	bxgt	lr
 8000ef8:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000efc:	f04f 0300 	mov.w	r3, #0
 8000f00:	3a01      	subs	r2, #1
 8000f02:	dc5d      	bgt.n	8000fc0 <__aeabi_fmul+0x150>
 8000f04:	f112 0f19 	cmn.w	r2, #25
 8000f08:	bfdc      	itt	le
 8000f0a:	f000 4000 	andle.w	r0, r0, #2147483648	@ 0x80000000
 8000f0e:	4770      	bxle	lr
 8000f10:	f1c2 0200 	rsb	r2, r2, #0
 8000f14:	0041      	lsls	r1, r0, #1
 8000f16:	fa21 f102 	lsr.w	r1, r1, r2
 8000f1a:	f1c2 0220 	rsb	r2, r2, #32
 8000f1e:	fa00 fc02 	lsl.w	ip, r0, r2
 8000f22:	ea5f 0031 	movs.w	r0, r1, rrx
 8000f26:	f140 0000 	adc.w	r0, r0, #0
 8000f2a:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 8000f2e:	bf08      	it	eq
 8000f30:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000f34:	4770      	bx	lr
 8000f36:	f092 0f00 	teq	r2, #0
 8000f3a:	f000 4c00 	and.w	ip, r0, #2147483648	@ 0x80000000
 8000f3e:	bf02      	ittt	eq
 8000f40:	0040      	lsleq	r0, r0, #1
 8000f42:	f410 0f00 	tsteq.w	r0, #8388608	@ 0x800000
 8000f46:	3a01      	subeq	r2, #1
 8000f48:	d0f9      	beq.n	8000f3e <__aeabi_fmul+0xce>
 8000f4a:	ea40 000c 	orr.w	r0, r0, ip
 8000f4e:	f093 0f00 	teq	r3, #0
 8000f52:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000f56:	bf02      	ittt	eq
 8000f58:	0049      	lsleq	r1, r1, #1
 8000f5a:	f411 0f00 	tsteq.w	r1, #8388608	@ 0x800000
 8000f5e:	3b01      	subeq	r3, #1
 8000f60:	d0f9      	beq.n	8000f56 <__aeabi_fmul+0xe6>
 8000f62:	ea41 010c 	orr.w	r1, r1, ip
 8000f66:	e78f      	b.n	8000e88 <__aeabi_fmul+0x18>
 8000f68:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000f6c:	ea92 0f0c 	teq	r2, ip
 8000f70:	bf18      	it	ne
 8000f72:	ea93 0f0c 	teqne	r3, ip
 8000f76:	d00a      	beq.n	8000f8e <__aeabi_fmul+0x11e>
 8000f78:	f030 4c00 	bics.w	ip, r0, #2147483648	@ 0x80000000
 8000f7c:	bf18      	it	ne
 8000f7e:	f031 4c00 	bicsne.w	ip, r1, #2147483648	@ 0x80000000
 8000f82:	d1d8      	bne.n	8000f36 <__aeabi_fmul+0xc6>
 8000f84:	ea80 0001 	eor.w	r0, r0, r1
 8000f88:	f000 4000 	and.w	r0, r0, #2147483648	@ 0x80000000
 8000f8c:	4770      	bx	lr
 8000f8e:	f090 0f00 	teq	r0, #0
 8000f92:	bf17      	itett	ne
 8000f94:	f090 4f00 	teqne	r0, #2147483648	@ 0x80000000
 8000f98:	4608      	moveq	r0, r1
 8000f9a:	f091 0f00 	teqne	r1, #0
 8000f9e:	f091 4f00 	teqne	r1, #2147483648	@ 0x80000000
 8000fa2:	d014      	beq.n	8000fce <__aeabi_fmul+0x15e>
 8000fa4:	ea92 0f0c 	teq	r2, ip
 8000fa8:	d101      	bne.n	8000fae <__aeabi_fmul+0x13e>
 8000faa:	0242      	lsls	r2, r0, #9
 8000fac:	d10f      	bne.n	8000fce <__aeabi_fmul+0x15e>
 8000fae:	ea93 0f0c 	teq	r3, ip
 8000fb2:	d103      	bne.n	8000fbc <__aeabi_fmul+0x14c>
 8000fb4:	024b      	lsls	r3, r1, #9
 8000fb6:	bf18      	it	ne
 8000fb8:	4608      	movne	r0, r1
 8000fba:	d108      	bne.n	8000fce <__aeabi_fmul+0x15e>
 8000fbc:	ea80 0001 	eor.w	r0, r0, r1
 8000fc0:	f000 4000 	and.w	r0, r0, #2147483648	@ 0x80000000
 8000fc4:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000fc8:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000fcc:	4770      	bx	lr
 8000fce:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000fd2:	f440 0040 	orr.w	r0, r0, #12582912	@ 0xc00000
 8000fd6:	4770      	bx	lr

08000fd8 <__aeabi_fdiv>:
 8000fd8:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000fdc:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000fe0:	bf1e      	ittt	ne
 8000fe2:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000fe6:	ea92 0f0c 	teqne	r2, ip
 8000fea:	ea93 0f0c 	teqne	r3, ip
 8000fee:	d069      	beq.n	80010c4 <__aeabi_fdiv+0xec>
 8000ff0:	eba2 0203 	sub.w	r2, r2, r3
 8000ff4:	ea80 0c01 	eor.w	ip, r0, r1
 8000ff8:	0249      	lsls	r1, r1, #9
 8000ffa:	ea4f 2040 	mov.w	r0, r0, lsl #9
 8000ffe:	d037      	beq.n	8001070 <__aeabi_fdiv+0x98>
 8001000:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 8001004:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
 8001008:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
 800100c:	f00c 4000 	and.w	r0, ip, #2147483648	@ 0x80000000
 8001010:	428b      	cmp	r3, r1
 8001012:	bf38      	it	cc
 8001014:	005b      	lslcc	r3, r3, #1
 8001016:	f142 027d 	adc.w	r2, r2, #125	@ 0x7d
 800101a:	f44f 0c00 	mov.w	ip, #8388608	@ 0x800000
 800101e:	428b      	cmp	r3, r1
 8001020:	bf24      	itt	cs
 8001022:	1a5b      	subcs	r3, r3, r1
 8001024:	ea40 000c 	orrcs.w	r0, r0, ip
 8001028:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
 800102c:	bf24      	itt	cs
 800102e:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
 8001032:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8001036:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
 800103a:	bf24      	itt	cs
 800103c:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
 8001040:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8001044:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
 8001048:	bf24      	itt	cs
 800104a:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
 800104e:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8001052:	011b      	lsls	r3, r3, #4
 8001054:	bf18      	it	ne
 8001056:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
 800105a:	d1e0      	bne.n	800101e <__aeabi_fdiv+0x46>
 800105c:	2afd      	cmp	r2, #253	@ 0xfd
 800105e:	f63f af50 	bhi.w	8000f02 <__aeabi_fmul+0x92>
 8001062:	428b      	cmp	r3, r1
 8001064:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8001068:	bf08      	it	eq
 800106a:	f020 0001 	biceq.w	r0, r0, #1
 800106e:	4770      	bx	lr
 8001070:	f00c 4c00 	and.w	ip, ip, #2147483648	@ 0x80000000
 8001074:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8001078:	327f      	adds	r2, #127	@ 0x7f
 800107a:	bfc2      	ittt	gt
 800107c:	f1d2 03ff 	rsbsgt	r3, r2, #255	@ 0xff
 8001080:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8001084:	4770      	bxgt	lr
 8001086:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 800108a:	f04f 0300 	mov.w	r3, #0
 800108e:	3a01      	subs	r2, #1
 8001090:	e737      	b.n	8000f02 <__aeabi_fmul+0x92>
 8001092:	f092 0f00 	teq	r2, #0
 8001096:	f000 4c00 	and.w	ip, r0, #2147483648	@ 0x80000000
 800109a:	bf02      	ittt	eq
 800109c:	0040      	lsleq	r0, r0, #1
 800109e:	f410 0f00 	tsteq.w	r0, #8388608	@ 0x800000
 80010a2:	3a01      	subeq	r2, #1
 80010a4:	d0f9      	beq.n	800109a <__aeabi_fdiv+0xc2>
 80010a6:	ea40 000c 	orr.w	r0, r0, ip
 80010aa:	f093 0f00 	teq	r3, #0
 80010ae:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 80010b2:	bf02      	ittt	eq
 80010b4:	0049      	lsleq	r1, r1, #1
 80010b6:	f411 0f00 	tsteq.w	r1, #8388608	@ 0x800000
 80010ba:	3b01      	subeq	r3, #1
 80010bc:	d0f9      	beq.n	80010b2 <__aeabi_fdiv+0xda>
 80010be:	ea41 010c 	orr.w	r1, r1, ip
 80010c2:	e795      	b.n	8000ff0 <__aeabi_fdiv+0x18>
 80010c4:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 80010c8:	ea92 0f0c 	teq	r2, ip
 80010cc:	d108      	bne.n	80010e0 <__aeabi_fdiv+0x108>
 80010ce:	0242      	lsls	r2, r0, #9
 80010d0:	f47f af7d 	bne.w	8000fce <__aeabi_fmul+0x15e>
 80010d4:	ea93 0f0c 	teq	r3, ip
 80010d8:	f47f af70 	bne.w	8000fbc <__aeabi_fmul+0x14c>
 80010dc:	4608      	mov	r0, r1
 80010de:	e776      	b.n	8000fce <__aeabi_fmul+0x15e>
 80010e0:	ea93 0f0c 	teq	r3, ip
 80010e4:	d104      	bne.n	80010f0 <__aeabi_fdiv+0x118>
 80010e6:	024b      	lsls	r3, r1, #9
 80010e8:	f43f af4c 	beq.w	8000f84 <__aeabi_fmul+0x114>
 80010ec:	4608      	mov	r0, r1
 80010ee:	e76e      	b.n	8000fce <__aeabi_fmul+0x15e>
 80010f0:	f030 4c00 	bics.w	ip, r0, #2147483648	@ 0x80000000
 80010f4:	bf18      	it	ne
 80010f6:	f031 4c00 	bicsne.w	ip, r1, #2147483648	@ 0x80000000
 80010fa:	d1ca      	bne.n	8001092 <__aeabi_fdiv+0xba>
 80010fc:	f030 4200 	bics.w	r2, r0, #2147483648	@ 0x80000000
 8001100:	f47f af5c 	bne.w	8000fbc <__aeabi_fmul+0x14c>
 8001104:	f031 4300 	bics.w	r3, r1, #2147483648	@ 0x80000000
 8001108:	f47f af3c 	bne.w	8000f84 <__aeabi_fmul+0x114>
 800110c:	e75f      	b.n	8000fce <__aeabi_fmul+0x15e>
 800110e:	bf00      	nop

08001110 <__gesf2>:
 8001110:	f04f 3cff 	mov.w	ip, #4294967295
 8001114:	e006      	b.n	8001124 <__cmpsf2+0x4>
 8001116:	bf00      	nop

08001118 <__lesf2>:
 8001118:	f04f 0c01 	mov.w	ip, #1
 800111c:	e002      	b.n	8001124 <__cmpsf2+0x4>
 800111e:	bf00      	nop

08001120 <__cmpsf2>:
 8001120:	f04f 0c01 	mov.w	ip, #1
 8001124:	f84d cd04 	str.w	ip, [sp, #-4]!
 8001128:	ea4f 0240 	mov.w	r2, r0, lsl #1
 800112c:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8001130:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8001134:	bf18      	it	ne
 8001136:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 800113a:	d011      	beq.n	8001160 <__cmpsf2+0x40>
 800113c:	b001      	add	sp, #4
 800113e:	ea52 0c53 	orrs.w	ip, r2, r3, lsr #1
 8001142:	bf18      	it	ne
 8001144:	ea90 0f01 	teqne	r0, r1
 8001148:	bf58      	it	pl
 800114a:	ebb2 0003 	subspl.w	r0, r2, r3
 800114e:	bf88      	it	hi
 8001150:	17c8      	asrhi	r0, r1, #31
 8001152:	bf38      	it	cc
 8001154:	ea6f 70e1 	mvncc.w	r0, r1, asr #31
 8001158:	bf18      	it	ne
 800115a:	f040 0001 	orrne.w	r0, r0, #1
 800115e:	4770      	bx	lr
 8001160:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8001164:	d102      	bne.n	800116c <__cmpsf2+0x4c>
 8001166:	ea5f 2c40 	movs.w	ip, r0, lsl #9
 800116a:	d105      	bne.n	8001178 <__cmpsf2+0x58>
 800116c:	ea7f 6c23 	mvns.w	ip, r3, asr #24
 8001170:	d1e4      	bne.n	800113c <__cmpsf2+0x1c>
 8001172:	ea5f 2c41 	movs.w	ip, r1, lsl #9
 8001176:	d0e1      	beq.n	800113c <__cmpsf2+0x1c>
 8001178:	f85d 0b04 	ldr.w	r0, [sp], #4
 800117c:	4770      	bx	lr
 800117e:	bf00      	nop

08001180 <__aeabi_cfrcmple>:
 8001180:	4684      	mov	ip, r0
 8001182:	4608      	mov	r0, r1
 8001184:	4661      	mov	r1, ip
 8001186:	e7ff      	b.n	8001188 <__aeabi_cfcmpeq>

08001188 <__aeabi_cfcmpeq>:
 8001188:	b50f      	push	{r0, r1, r2, r3, lr}
 800118a:	f7ff ffc9 	bl	8001120 <__cmpsf2>
 800118e:	2800      	cmp	r0, #0
 8001190:	bf48      	it	mi
 8001192:	f110 0f00 	cmnmi.w	r0, #0
 8001196:	bd0f      	pop	{r0, r1, r2, r3, pc}

08001198 <__aeabi_fcmpeq>:
 8001198:	f84d ed08 	str.w	lr, [sp, #-8]!
 800119c:	f7ff fff4 	bl	8001188 <__aeabi_cfcmpeq>
 80011a0:	bf0c      	ite	eq
 80011a2:	2001      	moveq	r0, #1
 80011a4:	2000      	movne	r0, #0
 80011a6:	f85d fb08 	ldr.w	pc, [sp], #8
 80011aa:	bf00      	nop

080011ac <__aeabi_fcmplt>:
 80011ac:	f84d ed08 	str.w	lr, [sp, #-8]!
 80011b0:	f7ff ffea 	bl	8001188 <__aeabi_cfcmpeq>
 80011b4:	bf34      	ite	cc
 80011b6:	2001      	movcc	r0, #1
 80011b8:	2000      	movcs	r0, #0
 80011ba:	f85d fb08 	ldr.w	pc, [sp], #8
 80011be:	bf00      	nop

080011c0 <__aeabi_fcmple>:
 80011c0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80011c4:	f7ff ffe0 	bl	8001188 <__aeabi_cfcmpeq>
 80011c8:	bf94      	ite	ls
 80011ca:	2001      	movls	r0, #1
 80011cc:	2000      	movhi	r0, #0
 80011ce:	f85d fb08 	ldr.w	pc, [sp], #8
 80011d2:	bf00      	nop

080011d4 <__aeabi_fcmpge>:
 80011d4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80011d8:	f7ff ffd2 	bl	8001180 <__aeabi_cfrcmple>
 80011dc:	bf94      	ite	ls
 80011de:	2001      	movls	r0, #1
 80011e0:	2000      	movhi	r0, #0
 80011e2:	f85d fb08 	ldr.w	pc, [sp], #8
 80011e6:	bf00      	nop

080011e8 <__aeabi_fcmpgt>:
 80011e8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80011ec:	f7ff ffc8 	bl	8001180 <__aeabi_cfrcmple>
 80011f0:	bf34      	ite	cc
 80011f2:	2001      	movcc	r0, #1
 80011f4:	2000      	movcs	r0, #0
 80011f6:	f85d fb08 	ldr.w	pc, [sp], #8
 80011fa:	bf00      	nop

080011fc <__aeabi_f2uiz>:
 80011fc:	0042      	lsls	r2, r0, #1
 80011fe:	d20e      	bcs.n	800121e <__aeabi_f2uiz+0x22>
 8001200:	f1b2 4ffe 	cmp.w	r2, #2130706432	@ 0x7f000000
 8001204:	d30b      	bcc.n	800121e <__aeabi_f2uiz+0x22>
 8001206:	f04f 039e 	mov.w	r3, #158	@ 0x9e
 800120a:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 800120e:	d409      	bmi.n	8001224 <__aeabi_f2uiz+0x28>
 8001210:	ea4f 2300 	mov.w	r3, r0, lsl #8
 8001214:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8001218:	fa23 f002 	lsr.w	r0, r3, r2
 800121c:	4770      	bx	lr
 800121e:	f04f 0000 	mov.w	r0, #0
 8001222:	4770      	bx	lr
 8001224:	f112 0f61 	cmn.w	r2, #97	@ 0x61
 8001228:	d101      	bne.n	800122e <__aeabi_f2uiz+0x32>
 800122a:	0242      	lsls	r2, r0, #9
 800122c:	d102      	bne.n	8001234 <__aeabi_f2uiz+0x38>
 800122e:	f04f 30ff 	mov.w	r0, #4294967295
 8001232:	4770      	bx	lr
 8001234:	f04f 0000 	mov.w	r0, #0
 8001238:	4770      	bx	lr
 800123a:	bf00      	nop

0800123c <__aeabi_d2lz>:
 800123c:	b538      	push	{r3, r4, r5, lr}
 800123e:	2200      	movs	r2, #0
 8001240:	2300      	movs	r3, #0
 8001242:	4604      	mov	r4, r0
 8001244:	460d      	mov	r5, r1
 8001246:	f7ff fc2f 	bl	8000aa8 <__aeabi_dcmplt>
 800124a:	b928      	cbnz	r0, 8001258 <__aeabi_d2lz+0x1c>
 800124c:	4620      	mov	r0, r4
 800124e:	4629      	mov	r1, r5
 8001250:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8001254:	f000 b80a 	b.w	800126c <__aeabi_d2ulz>
 8001258:	4620      	mov	r0, r4
 800125a:	f105 4100 	add.w	r1, r5, #2147483648	@ 0x80000000
 800125e:	f000 f805 	bl	800126c <__aeabi_d2ulz>
 8001262:	4240      	negs	r0, r0
 8001264:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8001268:	bd38      	pop	{r3, r4, r5, pc}
 800126a:	bf00      	nop

0800126c <__aeabi_d2ulz>:
 800126c:	b5d0      	push	{r4, r6, r7, lr}
 800126e:	2200      	movs	r2, #0
 8001270:	4b0b      	ldr	r3, [pc, #44]	@ (80012a0 <__aeabi_d2ulz+0x34>)
 8001272:	4606      	mov	r6, r0
 8001274:	460f      	mov	r7, r1
 8001276:	f7ff f9a5 	bl	80005c4 <__aeabi_dmul>
 800127a:	f7ff fc7b 	bl	8000b74 <__aeabi_d2uiz>
 800127e:	4604      	mov	r4, r0
 8001280:	f7ff f926 	bl	80004d0 <__aeabi_ui2d>
 8001284:	2200      	movs	r2, #0
 8001286:	4b07      	ldr	r3, [pc, #28]	@ (80012a4 <__aeabi_d2ulz+0x38>)
 8001288:	f7ff f99c 	bl	80005c4 <__aeabi_dmul>
 800128c:	4602      	mov	r2, r0
 800128e:	460b      	mov	r3, r1
 8001290:	4630      	mov	r0, r6
 8001292:	4639      	mov	r1, r7
 8001294:	f7fe ffde 	bl	8000254 <__aeabi_dsub>
 8001298:	f7ff fc6c 	bl	8000b74 <__aeabi_d2uiz>
 800129c:	4621      	mov	r1, r4
 800129e:	bdd0      	pop	{r4, r6, r7, pc}
 80012a0:	3df00000 	.word	0x3df00000
 80012a4:	41f00000 	.word	0x41f00000

080012a8 <Init_AD9959>:

//CW_DATA[4] = {0x33,0x33,0x33,0x33};

//AD9959
void Init_AD9959(void)
{
 80012a8:	b580      	push	{r7, lr}
 80012aa:	b088      	sub	sp, #32
 80012ac:	af00      	add	r7, sp, #0

    AD9959MSGInit();
 80012ae:	f000 f915 	bl	80014dc <AD9959MSGInit>
	GPIO_InitTypeDef GPIO_InitStruct = {0};
 80012b2:	f107 0310 	add.w	r3, r7, #16
 80012b6:	2200      	movs	r2, #0
 80012b8:	601a      	str	r2, [r3, #0]
 80012ba:	605a      	str	r2, [r3, #4]
 80012bc:	609a      	str	r2, [r3, #8]
 80012be:	60da      	str	r2, [r3, #12]

	__HAL_RCC_GPIOA_CLK_ENABLE();
 80012c0:	4b7e      	ldr	r3, [pc, #504]	@ (80014bc <Init_AD9959+0x214>)
 80012c2:	699b      	ldr	r3, [r3, #24]
 80012c4:	4a7d      	ldr	r2, [pc, #500]	@ (80014bc <Init_AD9959+0x214>)
 80012c6:	f043 0304 	orr.w	r3, r3, #4
 80012ca:	6193      	str	r3, [r2, #24]
 80012cc:	4b7b      	ldr	r3, [pc, #492]	@ (80014bc <Init_AD9959+0x214>)
 80012ce:	699b      	ldr	r3, [r3, #24]
 80012d0:	f003 0304 	and.w	r3, r3, #4
 80012d4:	60fb      	str	r3, [r7, #12]
 80012d6:	68fb      	ldr	r3, [r7, #12]
	__HAL_RCC_GPIOC_CLK_ENABLE();
 80012d8:	4b78      	ldr	r3, [pc, #480]	@ (80014bc <Init_AD9959+0x214>)
 80012da:	699b      	ldr	r3, [r3, #24]
 80012dc:	4a77      	ldr	r2, [pc, #476]	@ (80014bc <Init_AD9959+0x214>)
 80012de:	f043 0310 	orr.w	r3, r3, #16
 80012e2:	6193      	str	r3, [r2, #24]
 80012e4:	4b75      	ldr	r3, [pc, #468]	@ (80014bc <Init_AD9959+0x214>)
 80012e6:	699b      	ldr	r3, [r3, #24]
 80012e8:	f003 0310 	and.w	r3, r3, #16
 80012ec:	60bb      	str	r3, [r7, #8]
 80012ee:	68bb      	ldr	r3, [r7, #8]
	__HAL_RCC_GPIOD_CLK_ENABLE();
 80012f0:	4b72      	ldr	r3, [pc, #456]	@ (80014bc <Init_AD9959+0x214>)
 80012f2:	699b      	ldr	r3, [r3, #24]
 80012f4:	4a71      	ldr	r2, [pc, #452]	@ (80014bc <Init_AD9959+0x214>)
 80012f6:	f043 0320 	orr.w	r3, r3, #32
 80012fa:	6193      	str	r3, [r2, #24]
 80012fc:	4b6f      	ldr	r3, [pc, #444]	@ (80014bc <Init_AD9959+0x214>)
 80012fe:	699b      	ldr	r3, [r3, #24]
 8001300:	f003 0320 	and.w	r3, r3, #32
 8001304:	607b      	str	r3, [r7, #4]
 8001306:	687b      	ldr	r3, [r7, #4]
	__HAL_RCC_GPIOG_CLK_ENABLE();
 8001308:	4b6c      	ldr	r3, [pc, #432]	@ (80014bc <Init_AD9959+0x214>)
 800130a:	699b      	ldr	r3, [r3, #24]
 800130c:	4a6b      	ldr	r2, [pc, #428]	@ (80014bc <Init_AD9959+0x214>)
 800130e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001312:	6193      	str	r3, [r2, #24]
 8001314:	4b69      	ldr	r3, [pc, #420]	@ (80014bc <Init_AD9959+0x214>)
 8001316:	699b      	ldr	r3, [r3, #24]
 8001318:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800131c:	603b      	str	r3, [r7, #0]
 800131e:	683b      	ldr	r3, [r7, #0]

	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001320:	2301      	movs	r3, #1
 8001322:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001324:	2301      	movs	r3, #1
 8001326:	61bb      	str	r3, [r7, #24]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001328:	2303      	movs	r3, #3
 800132a:	61fb      	str	r3, [r7, #28]

	GPIO_InitStruct.Pin = AD9959_SDIO0_Pin;
 800132c:	2320      	movs	r3, #32
 800132e:	613b      	str	r3, [r7, #16]
	HAL_GPIO_Init(AD9959_SDIO0_GPIO, &GPIO_InitStruct);
 8001330:	f107 0310 	add.w	r3, r7, #16
 8001334:	4619      	mov	r1, r3
 8001336:	4862      	ldr	r0, [pc, #392]	@ (80014c0 <Init_AD9959+0x218>)
 8001338:	f00a fc00 	bl	800bb3c <HAL_GPIO_Init>

	GPIO_InitStruct.Pin = AD9959_SDIO1_Pin;
 800133c:	2310      	movs	r3, #16
 800133e:	613b      	str	r3, [r7, #16]
	HAL_GPIO_Init(AD9959_SDIO1_GPIO, &GPIO_InitStruct);
 8001340:	f107 0310 	add.w	r3, r7, #16
 8001344:	4619      	mov	r1, r3
 8001346:	485e      	ldr	r0, [pc, #376]	@ (80014c0 <Init_AD9959+0x218>)
 8001348:	f00a fbf8 	bl	800bb3c <HAL_GPIO_Init>

	GPIO_InitStruct.Pin = AD9959_SDIO2_Pin;
 800134c:	2308      	movs	r3, #8
 800134e:	613b      	str	r3, [r7, #16]
	HAL_GPIO_Init(AD9959_SDIO2_GPIO, &GPIO_InitStruct);
 8001350:	f107 0310 	add.w	r3, r7, #16
 8001354:	4619      	mov	r1, r3
 8001356:	485b      	ldr	r0, [pc, #364]	@ (80014c4 <Init_AD9959+0x21c>)
 8001358:	f00a fbf0 	bl	800bb3c <HAL_GPIO_Init>

	GPIO_InitStruct.Pin = AD9959_SDIO3_Pin;
 800135c:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001360:	613b      	str	r3, [r7, #16]
	HAL_GPIO_Init(AD9959_SDIO3_GPIO, &GPIO_InitStruct);
 8001362:	f107 0310 	add.w	r3, r7, #16
 8001366:	4619      	mov	r1, r3
 8001368:	4855      	ldr	r0, [pc, #340]	@ (80014c0 <Init_AD9959+0x218>)
 800136a:	f00a fbe7 	bl	800bb3c <HAL_GPIO_Init>

	GPIO_InitStruct.Pin = AD9959_PS0_Pin;
 800136e:	2380      	movs	r3, #128	@ 0x80
 8001370:	613b      	str	r3, [r7, #16]
	HAL_GPIO_Init(AD9959_PS0_GPIO, &GPIO_InitStruct);
 8001372:	f107 0310 	add.w	r3, r7, #16
 8001376:	4619      	mov	r1, r3
 8001378:	4851      	ldr	r0, [pc, #324]	@ (80014c0 <Init_AD9959+0x218>)
 800137a:	f00a fbdf 	bl	800bb3c <HAL_GPIO_Init>

	GPIO_InitStruct.Pin = AD9959_PS1_Pin;
 800137e:	2304      	movs	r3, #4
 8001380:	613b      	str	r3, [r7, #16]
	HAL_GPIO_Init(AD9959_PS1_GPIO, &GPIO_InitStruct);
 8001382:	f107 0310 	add.w	r3, r7, #16
 8001386:	4619      	mov	r1, r3
 8001388:	484e      	ldr	r0, [pc, #312]	@ (80014c4 <Init_AD9959+0x21c>)
 800138a:	f00a fbd7 	bl	800bb3c <HAL_GPIO_Init>

	GPIO_InitStruct.Pin = AD9959_PS2_Pin;
 800138e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8001392:	613b      	str	r3, [r7, #16]
	HAL_GPIO_Init(AD9959_PS2_GPIO, &GPIO_InitStruct);
 8001394:	f107 0310 	add.w	r3, r7, #16
 8001398:	4619      	mov	r1, r3
 800139a:	484b      	ldr	r0, [pc, #300]	@ (80014c8 <Init_AD9959+0x220>)
 800139c:	f00a fbce 	bl	800bb3c <HAL_GPIO_Init>

	GPIO_InitStruct.Pin = AD9959_PS3_Pin;
 80013a0:	2301      	movs	r3, #1
 80013a2:	613b      	str	r3, [r7, #16]
	HAL_GPIO_Init(AD9959_PS3_GPIO, &GPIO_InitStruct);
 80013a4:	f107 0310 	add.w	r3, r7, #16
 80013a8:	4619      	mov	r1, r3
 80013aa:	4848      	ldr	r0, [pc, #288]	@ (80014cc <Init_AD9959+0x224>)
 80013ac:	f00a fbc6 	bl	800bb3c <HAL_GPIO_Init>

	GPIO_InitStruct.Pin = AD9959_SCLK_Pin;
 80013b0:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80013b4:	613b      	str	r3, [r7, #16]
	HAL_GPIO_Init(AD9959_SCLK_GPIO, &GPIO_InitStruct);
 80013b6:	f107 0310 	add.w	r3, r7, #16
 80013ba:	4619      	mov	r1, r3
 80013bc:	4841      	ldr	r0, [pc, #260]	@ (80014c4 <Init_AD9959+0x21c>)
 80013be:	f00a fbbd 	bl	800bb3c <HAL_GPIO_Init>

	GPIO_InitStruct.Pin = AD9959_CS_Pin;
 80013c2:	2340      	movs	r3, #64	@ 0x40
 80013c4:	613b      	str	r3, [r7, #16]
	HAL_GPIO_Init(AD9959_CS_GPIO, &GPIO_InitStruct);
 80013c6:	f107 0310 	add.w	r3, r7, #16
 80013ca:	4619      	mov	r1, r3
 80013cc:	483c      	ldr	r0, [pc, #240]	@ (80014c0 <Init_AD9959+0x218>)
 80013ce:	f00a fbb5 	bl	800bb3c <HAL_GPIO_Init>

	GPIO_InitStruct.Pin = AD9959_UPDATE_Pin;
 80013d2:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80013d6:	613b      	str	r3, [r7, #16]
	HAL_GPIO_Init(AD9959_UPDATE_GPIO, &GPIO_InitStruct);
 80013d8:	f107 0310 	add.w	r3, r7, #16
 80013dc:	4619      	mov	r1, r3
 80013de:	4839      	ldr	r0, [pc, #228]	@ (80014c4 <Init_AD9959+0x21c>)
 80013e0:	f00a fbac 	bl	800bb3c <HAL_GPIO_Init>

	GPIO_InitStruct.Pin = AD9959_RESET_Pin;
 80013e4:	2320      	movs	r3, #32
 80013e6:	613b      	str	r3, [r7, #16]
	HAL_GPIO_Init(AD9959_RESET_GPIO, &GPIO_InitStruct);
 80013e8:	f107 0310 	add.w	r3, r7, #16
 80013ec:	4619      	mov	r1, r3
 80013ee:	4835      	ldr	r0, [pc, #212]	@ (80014c4 <Init_AD9959+0x21c>)
 80013f0:	f00a fba4 	bl	800bb3c <HAL_GPIO_Init>

	GPIO_InitStruct.Pin = AD9959_PDC_Pin;
 80013f4:	2310      	movs	r3, #16
 80013f6:	613b      	str	r3, [r7, #16]
	HAL_GPIO_Init(AD9959_PDC_GPIO, &GPIO_InitStruct);
 80013f8:	f107 0310 	add.w	r3, r7, #16
 80013fc:	4619      	mov	r1, r3
 80013fe:	4831      	ldr	r0, [pc, #196]	@ (80014c4 <Init_AD9959+0x21c>)
 8001400:	f00a fb9c 	bl	800bb3c <HAL_GPIO_Init>

    Intserve();  //IO
 8001404:	f000 f8b2 	bl	800156c <Intserve>
    IntReset();  //AD9959
 8001408:	f000 f8fc 	bl	8001604 <IntReset>
//    WriteFreq(2,AD9959msg.CurrentFreq[2],0);

    //IO_Update();
    //IO_Update();

    WriteData_AD9959(0x01U, 3, FR1_DATA, 1);//????????1
 800140c:	2301      	movs	r3, #1
 800140e:	4a30      	ldr	r2, [pc, #192]	@ (80014d0 <Init_AD9959+0x228>)
 8001410:	2103      	movs	r1, #3
 8001412:	2001      	movs	r0, #1
 8001414:	f000 f930 	bl	8001678 <WriteData_AD9959>
    WriteData_AD9959(0x02U, 2, FR2_DATA, 1);
 8001418:	2301      	movs	r3, #1
 800141a:	4a2e      	ldr	r2, [pc, #184]	@ (80014d4 <Init_AD9959+0x22c>)
 800141c:	2102      	movs	r1, #2
 800141e:	2002      	movs	r0, #2
 8001420:	f000 f92a 	bl	8001678 <WriteData_AD9959>

    Intserve();  //IO
 8001424:	f000 f8a2 	bl	800156c <Intserve>
    IntReset();  //AD9959
 8001428:	f000 f8ec 	bl	8001604 <IntReset>

    WriteData_AD9959(0x01U, 3, FR1_DATA, 1);//??????1
 800142c:	2301      	movs	r3, #1
 800142e:	4a28      	ldr	r2, [pc, #160]	@ (80014d0 <Init_AD9959+0x228>)
 8001430:	2103      	movs	r1, #3
 8001432:	2001      	movs	r0, #1
 8001434:	f000 f920 	bl	8001678 <WriteData_AD9959>
    WriteData_AD9959(0x02U, 2, FR2_DATA, 1);
 8001438:	2301      	movs	r3, #1
 800143a:	4a26      	ldr	r2, [pc, #152]	@ (80014d4 <Init_AD9959+0x22c>)
 800143c:	2102      	movs	r1, #2
 800143e:	2002      	movs	r0, #2
 8001440:	f000 f91a 	bl	8001678 <WriteData_AD9959>

		WriteAmplitude(3, AD9959msg.CurrentAmp[3],0);
 8001444:	4b24      	ldr	r3, [pc, #144]	@ (80014d8 <Init_AD9959+0x230>)
 8001446:	8bdb      	ldrh	r3, [r3, #30]
 8001448:	2200      	movs	r2, #0
 800144a:	4619      	mov	r1, r3
 800144c:	2003      	movs	r0, #3
 800144e:	f000 fb3d 	bl	8001acc <WriteAmplitude>
    WriteAmplitude(0, AD9959msg.CurrentAmp[3],0);
 8001452:	4b21      	ldr	r3, [pc, #132]	@ (80014d8 <Init_AD9959+0x230>)
 8001454:	8bdb      	ldrh	r3, [r3, #30]
 8001456:	2200      	movs	r2, #0
 8001458:	4619      	mov	r1, r3
 800145a:	2000      	movs	r0, #0
 800145c:	f000 fb36 	bl	8001acc <WriteAmplitude>
    WriteAmplitude(1, AD9959msg.CurrentAmp[3],0);
 8001460:	4b1d      	ldr	r3, [pc, #116]	@ (80014d8 <Init_AD9959+0x230>)
 8001462:	8bdb      	ldrh	r3, [r3, #30]
 8001464:	2200      	movs	r2, #0
 8001466:	4619      	mov	r1, r3
 8001468:	2001      	movs	r0, #1
 800146a:	f000 fb2f 	bl	8001acc <WriteAmplitude>
    WriteAmplitude(2, AD9959msg.CurrentAmp[3],0);
 800146e:	4b1a      	ldr	r3, [pc, #104]	@ (80014d8 <Init_AD9959+0x230>)
 8001470:	8bdb      	ldrh	r3, [r3, #30]
 8001472:	2200      	movs	r2, #0
 8001474:	4619      	mov	r1, r3
 8001476:	2002      	movs	r0, #2
 8001478:	f000 fb28 	bl	8001acc <WriteAmplitude>

    WriteFreq(3,AD9959msg.CurrentFreq[3],0);
 800147c:	4b16      	ldr	r3, [pc, #88]	@ (80014d8 <Init_AD9959+0x230>)
 800147e:	68db      	ldr	r3, [r3, #12]
 8001480:	2200      	movs	r2, #0
 8001482:	4619      	mov	r1, r3
 8001484:	2003      	movs	r0, #3
 8001486:	f000 fa1f 	bl	80018c8 <WriteFreq>
    WriteFreq(0,AD9959msg.CurrentFreq[0],0);
 800148a:	4b13      	ldr	r3, [pc, #76]	@ (80014d8 <Init_AD9959+0x230>)
 800148c:	681b      	ldr	r3, [r3, #0]
 800148e:	2200      	movs	r2, #0
 8001490:	4619      	mov	r1, r3
 8001492:	2000      	movs	r0, #0
 8001494:	f000 fa18 	bl	80018c8 <WriteFreq>
    WriteFreq(1,AD9959msg.CurrentFreq[1],0);
 8001498:	4b0f      	ldr	r3, [pc, #60]	@ (80014d8 <Init_AD9959+0x230>)
 800149a:	685b      	ldr	r3, [r3, #4]
 800149c:	2200      	movs	r2, #0
 800149e:	4619      	mov	r1, r3
 80014a0:	2001      	movs	r0, #1
 80014a2:	f000 fa11 	bl	80018c8 <WriteFreq>
    WriteFreq(2,AD9959msg.CurrentFreq[2],0);
 80014a6:	4b0c      	ldr	r3, [pc, #48]	@ (80014d8 <Init_AD9959+0x230>)
 80014a8:	689b      	ldr	r3, [r3, #8]
 80014aa:	2200      	movs	r2, #0
 80014ac:	4619      	mov	r1, r3
 80014ae:	2002      	movs	r0, #2
 80014b0:	f000 fa0a 	bl	80018c8 <WriteFreq>

}
 80014b4:	bf00      	nop
 80014b6:	3720      	adds	r7, #32
 80014b8:	46bd      	mov	sp, r7
 80014ba:	bd80      	pop	{r7, pc}
 80014bc:	40021000 	.word	0x40021000
 80014c0:	40010800 	.word	0x40010800
 80014c4:	40012000 	.word	0x40012000
 80014c8:	40010c00 	.word	0x40010c00
 80014cc:	40011000 	.word	0x40011000
 80014d0:	20000010 	.word	0x20000010
 80014d4:	20000014 	.word	0x20000014
 80014d8:	20000258 	.word	0x20000258

080014dc <AD9959MSGInit>:

void AD9959MSGInit(void)
{
 80014dc:	b480      	push	{r7}
 80014de:	af00      	add	r7, sp, #0
    AD9959msg.CurrentFreq[0]=30*MHz;
 80014e0:	4b15      	ldr	r3, [pc, #84]	@ (8001538 <AD9959MSGInit+0x5c>)
 80014e2:	4a16      	ldr	r2, [pc, #88]	@ (800153c <AD9959MSGInit+0x60>)
 80014e4:	601a      	str	r2, [r3, #0]
    AD9959msg.CurrentFreq[1]=30*MHz;
 80014e6:	4b14      	ldr	r3, [pc, #80]	@ (8001538 <AD9959MSGInit+0x5c>)
 80014e8:	4a14      	ldr	r2, [pc, #80]	@ (800153c <AD9959MSGInit+0x60>)
 80014ea:	605a      	str	r2, [r3, #4]
    AD9959msg.CurrentFreq[2]=30*MHz;
 80014ec:	4b12      	ldr	r3, [pc, #72]	@ (8001538 <AD9959MSGInit+0x5c>)
 80014ee:	4a13      	ldr	r2, [pc, #76]	@ (800153c <AD9959MSGInit+0x60>)
 80014f0:	609a      	str	r2, [r3, #8]
    AD9959msg.CurrentFreq[3]=30*MHz;
 80014f2:	4b11      	ldr	r3, [pc, #68]	@ (8001538 <AD9959MSGInit+0x5c>)
 80014f4:	4a11      	ldr	r2, [pc, #68]	@ (800153c <AD9959MSGInit+0x60>)
 80014f6:	60da      	str	r2, [r3, #12]
    AD9959msg.CurrentPhase[0]=0;
 80014f8:	4b0f      	ldr	r3, [pc, #60]	@ (8001538 <AD9959MSGInit+0x5c>)
 80014fa:	2200      	movs	r2, #0
 80014fc:	821a      	strh	r2, [r3, #16]
    AD9959msg.CurrentPhase[1]=0;
 80014fe:	4b0e      	ldr	r3, [pc, #56]	@ (8001538 <AD9959MSGInit+0x5c>)
 8001500:	2200      	movs	r2, #0
 8001502:	825a      	strh	r2, [r3, #18]
    AD9959msg.CurrentPhase[2]=0;
 8001504:	4b0c      	ldr	r3, [pc, #48]	@ (8001538 <AD9959MSGInit+0x5c>)
 8001506:	2200      	movs	r2, #0
 8001508:	829a      	strh	r2, [r3, #20]
    AD9959msg.CurrentPhase[3]=0;
 800150a:	4b0b      	ldr	r3, [pc, #44]	@ (8001538 <AD9959MSGInit+0x5c>)
 800150c:	2200      	movs	r2, #0
 800150e:	82da      	strh	r2, [r3, #22]
    AD9959msg.CurrentAmp[0]=1023;
 8001510:	4b09      	ldr	r3, [pc, #36]	@ (8001538 <AD9959MSGInit+0x5c>)
 8001512:	f240 32ff 	movw	r2, #1023	@ 0x3ff
 8001516:	831a      	strh	r2, [r3, #24]
    AD9959msg.CurrentAmp[1]=1023;
 8001518:	4b07      	ldr	r3, [pc, #28]	@ (8001538 <AD9959MSGInit+0x5c>)
 800151a:	f240 32ff 	movw	r2, #1023	@ 0x3ff
 800151e:	835a      	strh	r2, [r3, #26]
    AD9959msg.CurrentAmp[2]=1023;
 8001520:	4b05      	ldr	r3, [pc, #20]	@ (8001538 <AD9959MSGInit+0x5c>)
 8001522:	f240 32ff 	movw	r2, #1023	@ 0x3ff
 8001526:	839a      	strh	r2, [r3, #28]
    AD9959msg.CurrentAmp[3]=1023;
 8001528:	4b03      	ldr	r3, [pc, #12]	@ (8001538 <AD9959MSGInit+0x5c>)
 800152a:	f240 32ff 	movw	r2, #1023	@ 0x3ff
 800152e:	83da      	strh	r2, [r3, #30]
}
 8001530:	bf00      	nop
 8001532:	46bd      	mov	sp, r7
 8001534:	bc80      	pop	{r7}
 8001536:	4770      	bx	lr
 8001538:	20000258 	.word	0x20000258
 800153c:	01c9c380 	.word	0x01c9c380

08001540 <delay1>:
//
void delay1 (uint32_t length)
{
 8001540:	b480      	push	{r7}
 8001542:	b083      	sub	sp, #12
 8001544:	af00      	add	r7, sp, #0
 8001546:	6078      	str	r0, [r7, #4]
    length = length*12;
 8001548:	687a      	ldr	r2, [r7, #4]
 800154a:	4613      	mov	r3, r2
 800154c:	005b      	lsls	r3, r3, #1
 800154e:	4413      	add	r3, r2
 8001550:	009b      	lsls	r3, r3, #2
 8001552:	607b      	str	r3, [r7, #4]
    while(length--);
 8001554:	bf00      	nop
 8001556:	687b      	ldr	r3, [r7, #4]
 8001558:	1e5a      	subs	r2, r3, #1
 800155a:	607a      	str	r2, [r7, #4]
 800155c:	2b00      	cmp	r3, #0
 800155e:	d1fa      	bne.n	8001556 <delay1+0x16>
}
 8001560:	bf00      	nop
 8001562:	bf00      	nop
 8001564:	370c      	adds	r7, #12
 8001566:	46bd      	mov	sp, r7
 8001568:	bc80      	pop	{r7}
 800156a:	4770      	bx	lr

0800156c <Intserve>:
//IO
void Intserve(void)
{
 800156c:	b580      	push	{r7, lr}
 800156e:	af00      	add	r7, sp, #0
	//AD9959_PWR=0;
	HAL_GPIO_WritePin(AD9959_PDC_GPIO, AD9959_PDC_Pin,  GPIO_PIN_RESET);
 8001570:	2200      	movs	r2, #0
 8001572:	2110      	movs	r1, #16
 8001574:	481f      	ldr	r0, [pc, #124]	@ (80015f4 <Intserve+0x88>)
 8001576:	f00a fc8c 	bl	800be92 <HAL_GPIO_WritePin>

    //AD9959_CS = 1;
	HAL_GPIO_WritePin(AD9959_CS_GPIO, AD9959_CS_Pin,  GPIO_PIN_SET);
 800157a:	2201      	movs	r2, #1
 800157c:	2140      	movs	r1, #64	@ 0x40
 800157e:	481e      	ldr	r0, [pc, #120]	@ (80015f8 <Intserve+0x8c>)
 8001580:	f00a fc87 	bl	800be92 <HAL_GPIO_WritePin>

    //AD9959_SCLK = 0;
	HAL_GPIO_WritePin(AD9959_SCLK_GPIO, AD9959_SCLK_Pin,  GPIO_PIN_RESET);
 8001584:	2200      	movs	r2, #0
 8001586:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 800158a:	481a      	ldr	r0, [pc, #104]	@ (80015f4 <Intserve+0x88>)
 800158c:	f00a fc81 	bl	800be92 <HAL_GPIO_WritePin>

    //AD9959_UPDATE = 0;
		HAL_GPIO_WritePin(AD9959_UPDATE_GPIO, AD9959_UPDATE_Pin,  GPIO_PIN_RESET);
 8001590:	2200      	movs	r2, #0
 8001592:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8001596:	4817      	ldr	r0, [pc, #92]	@ (80015f4 <Intserve+0x88>)
 8001598:	f00a fc7b 	bl	800be92 <HAL_GPIO_WritePin>

    //AD9959_PS0 = 0;
			HAL_GPIO_WritePin(AD9959_PS0_GPIO, AD9959_PS0_Pin,  GPIO_PIN_RESET);
 800159c:	2200      	movs	r2, #0
 800159e:	2180      	movs	r1, #128	@ 0x80
 80015a0:	4815      	ldr	r0, [pc, #84]	@ (80015f8 <Intserve+0x8c>)
 80015a2:	f00a fc76 	bl	800be92 <HAL_GPIO_WritePin>

    //AD9959_PS1 = 0;
			HAL_GPIO_WritePin(AD9959_PS1_GPIO, AD9959_PS1_Pin,  GPIO_PIN_RESET);
 80015a6:	2200      	movs	r2, #0
 80015a8:	2104      	movs	r1, #4
 80015aa:	4812      	ldr	r0, [pc, #72]	@ (80015f4 <Intserve+0x88>)
 80015ac:	f00a fc71 	bl	800be92 <HAL_GPIO_WritePin>

    //AD9959_PS2 = 0;
			HAL_GPIO_WritePin(AD9959_PS2_GPIO, AD9959_PS2_Pin,  GPIO_PIN_RESET);
 80015b0:	2200      	movs	r2, #0
 80015b2:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 80015b6:	4811      	ldr	r0, [pc, #68]	@ (80015fc <Intserve+0x90>)
 80015b8:	f00a fc6b 	bl	800be92 <HAL_GPIO_WritePin>
    //AD9959_PS3 = 0;
			HAL_GPIO_WritePin(AD9959_PS3_GPIO, AD9959_PS3_Pin,  GPIO_PIN_RESET);
 80015bc:	2200      	movs	r2, #0
 80015be:	2101      	movs	r1, #1
 80015c0:	480f      	ldr	r0, [pc, #60]	@ (8001600 <Intserve+0x94>)
 80015c2:	f00a fc66 	bl	800be92 <HAL_GPIO_WritePin>

    //AD9959_SDIO0 = 0;
			HAL_GPIO_WritePin(AD9959_SDIO0_GPIO, AD9959_SDIO0_Pin,  GPIO_PIN_RESET);
 80015c6:	2200      	movs	r2, #0
 80015c8:	2120      	movs	r1, #32
 80015ca:	480b      	ldr	r0, [pc, #44]	@ (80015f8 <Intserve+0x8c>)
 80015cc:	f00a fc61 	bl	800be92 <HAL_GPIO_WritePin>

    //AD9959_SDIO1 = 0;
			HAL_GPIO_WritePin(AD9959_SDIO1_GPIO, AD9959_SDIO1_Pin,  GPIO_PIN_RESET);
 80015d0:	2200      	movs	r2, #0
 80015d2:	2110      	movs	r1, #16
 80015d4:	4808      	ldr	r0, [pc, #32]	@ (80015f8 <Intserve+0x8c>)
 80015d6:	f00a fc5c 	bl	800be92 <HAL_GPIO_WritePin>

    //AD9959_SDIO2 = 0;
			HAL_GPIO_WritePin(AD9959_SDIO2_GPIO, AD9959_SDIO2_Pin,  GPIO_PIN_RESET);
 80015da:	2200      	movs	r2, #0
 80015dc:	2108      	movs	r1, #8
 80015de:	4805      	ldr	r0, [pc, #20]	@ (80015f4 <Intserve+0x88>)
 80015e0:	f00a fc57 	bl	800be92 <HAL_GPIO_WritePin>

    //AD9959_SDIO3 = 0;
			HAL_GPIO_WritePin(AD9959_SDIO3_GPIO, AD9959_SDIO3_Pin,  GPIO_PIN_RESET);
 80015e4:	2200      	movs	r2, #0
 80015e6:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80015ea:	4803      	ldr	r0, [pc, #12]	@ (80015f8 <Intserve+0x8c>)
 80015ec:	f00a fc51 	bl	800be92 <HAL_GPIO_WritePin>

}
 80015f0:	bf00      	nop
 80015f2:	bd80      	pop	{r7, pc}
 80015f4:	40012000 	.word	0x40012000
 80015f8:	40010800 	.word	0x40010800
 80015fc:	40010c00 	.word	0x40010c00
 8001600:	40011000 	.word	0x40011000

08001604 <IntReset>:
//AD9959
void IntReset(void)
{
 8001604:	b580      	push	{r7, lr}
 8001606:	af00      	add	r7, sp, #0
    //AD9959_Reset = 0;
			HAL_GPIO_WritePin(AD9959_RESET_GPIO, AD9959_RESET_Pin,  GPIO_PIN_RESET);
 8001608:	2200      	movs	r2, #0
 800160a:	2120      	movs	r1, #32
 800160c:	480a      	ldr	r0, [pc, #40]	@ (8001638 <IntReset+0x34>)
 800160e:	f00a fc40 	bl	800be92 <HAL_GPIO_WritePin>
	delay1(1);
 8001612:	2001      	movs	r0, #1
 8001614:	f7ff ff94 	bl	8001540 <delay1>
	//AD9959_Reset = 1;
			HAL_GPIO_WritePin(AD9959_RESET_GPIO, AD9959_RESET_Pin,  GPIO_PIN_SET);
 8001618:	2201      	movs	r2, #1
 800161a:	2120      	movs	r1, #32
 800161c:	4806      	ldr	r0, [pc, #24]	@ (8001638 <IntReset+0x34>)
 800161e:	f00a fc38 	bl	800be92 <HAL_GPIO_WritePin>
	delay1(30);
 8001622:	201e      	movs	r0, #30
 8001624:	f7ff ff8c 	bl	8001540 <delay1>
	//AD9959_Reset = 0;
			HAL_GPIO_WritePin(AD9959_RESET_GPIO, AD9959_RESET_Pin,  GPIO_PIN_RESET);
 8001628:	2200      	movs	r2, #0
 800162a:	2120      	movs	r1, #32
 800162c:	4802      	ldr	r0, [pc, #8]	@ (8001638 <IntReset+0x34>)
 800162e:	f00a fc30 	bl	800be92 <HAL_GPIO_WritePin>
}
 8001632:	bf00      	nop
 8001634:	bd80      	pop	{r7, pc}
 8001636:	bf00      	nop
 8001638:	40012000 	.word	0x40012000

0800163c <IO_Update>:
 //AD9959
void IO_Update(void)
{
 800163c:	b580      	push	{r7, lr}
 800163e:	af00      	add	r7, sp, #0
	//AD9959_UPDATE = 0;
HAL_GPIO_WritePin(AD9959_UPDATE_GPIO, AD9959_UPDATE_Pin,  GPIO_PIN_RESET);
 8001640:	2200      	movs	r2, #0
 8001642:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8001646:	480b      	ldr	r0, [pc, #44]	@ (8001674 <IO_Update+0x38>)
 8001648:	f00a fc23 	bl	800be92 <HAL_GPIO_WritePin>
	delay1(2);
 800164c:	2002      	movs	r0, #2
 800164e:	f7ff ff77 	bl	8001540 <delay1>
	//AD9959_UPDATE = 1;
HAL_GPIO_WritePin(AD9959_UPDATE_GPIO, AD9959_UPDATE_Pin,  GPIO_PIN_SET);
 8001652:	2201      	movs	r2, #1
 8001654:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8001658:	4806      	ldr	r0, [pc, #24]	@ (8001674 <IO_Update+0x38>)
 800165a:	f00a fc1a 	bl	800be92 <HAL_GPIO_WritePin>
	delay1(4);
 800165e:	2004      	movs	r0, #4
 8001660:	f7ff ff6e 	bl	8001540 <delay1>
	//AD9959_UPDATE = 0;
HAL_GPIO_WritePin(AD9959_UPDATE_GPIO, AD9959_UPDATE_Pin,  GPIO_PIN_RESET);
 8001664:	2200      	movs	r2, #0
 8001666:	f44f 7100 	mov.w	r1, #512	@ 0x200
 800166a:	4802      	ldr	r0, [pc, #8]	@ (8001674 <IO_Update+0x38>)
 800166c:	f00a fc11 	bl	800be92 <HAL_GPIO_WritePin>
}
 8001670:	bf00      	nop
 8001672:	bd80      	pop	{r7, pc}
 8001674:	40012000 	.word	0x40012000

08001678 <WriteData_AD9959>:
NumberofRegisters: 
*RegisterData: 
temp: IO
----------------------------------------------*/
void WriteData_AD9959(uint8_t RegisterAddress, uint8_t NumberofRegisters, uint8_t *RegisterData,uint8_t temp)
{
 8001678:	b580      	push	{r7, lr}
 800167a:	b084      	sub	sp, #16
 800167c:	af00      	add	r7, sp, #0
 800167e:	603a      	str	r2, [r7, #0]
 8001680:	461a      	mov	r2, r3
 8001682:	4603      	mov	r3, r0
 8001684:	71fb      	strb	r3, [r7, #7]
 8001686:	460b      	mov	r3, r1
 8001688:	71bb      	strb	r3, [r7, #6]
 800168a:	4613      	mov	r3, r2
 800168c:	717b      	strb	r3, [r7, #5]
    uint8_t	ControlValue = 0;
 800168e:	2300      	movs	r3, #0
 8001690:	73fb      	strb	r3, [r7, #15]
    uint8_t	ValueToWrite = 0;
 8001692:	2300      	movs	r3, #0
 8001694:	73bb      	strb	r3, [r7, #14]
    uint8_t	RegisterIndex = 0;
 8001696:	2300      	movs	r3, #0
 8001698:	737b      	strb	r3, [r7, #13]
    uint8_t	i = 0;
 800169a:	2300      	movs	r3, #0
 800169c:	733b      	strb	r3, [r7, #12]

    ControlValue = RegisterAddress;
 800169e:	79fb      	ldrb	r3, [r7, #7]
 80016a0:	73fb      	strb	r3, [r7, #15]
    //
    AD9959_SCLK_0;
 80016a2:	2200      	movs	r2, #0
 80016a4:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 80016a8:	483f      	ldr	r0, [pc, #252]	@ (80017a8 <WriteData_AD9959+0x130>)
 80016aa:	f00a fbf2 	bl	800be92 <HAL_GPIO_WritePin>
    AD9959_CS_0;
 80016ae:	2200      	movs	r2, #0
 80016b0:	2140      	movs	r1, #64	@ 0x40
 80016b2:	483e      	ldr	r0, [pc, #248]	@ (80017ac <WriteData_AD9959+0x134>)
 80016b4:	f00a fbed 	bl	800be92 <HAL_GPIO_WritePin>
    for(i=0; i<8; i++)
 80016b8:	2300      	movs	r3, #0
 80016ba:	733b      	strb	r3, [r7, #12]
 80016bc:	e020      	b.n	8001700 <WriteData_AD9959+0x88>
    {
        AD9959_SCLK_0;
 80016be:	2200      	movs	r2, #0
 80016c0:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 80016c4:	4838      	ldr	r0, [pc, #224]	@ (80017a8 <WriteData_AD9959+0x130>)
 80016c6:	f00a fbe4 	bl	800be92 <HAL_GPIO_WritePin>
        if(0x80 == (ControlValue & 0x80))
 80016ca:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80016ce:	2b00      	cmp	r3, #0
 80016d0:	da05      	bge.n	80016de <WriteData_AD9959+0x66>
				{AD9959_SDIO0_1;	  }
 80016d2:	2201      	movs	r2, #1
 80016d4:	2120      	movs	r1, #32
 80016d6:	4835      	ldr	r0, [pc, #212]	@ (80017ac <WriteData_AD9959+0x134>)
 80016d8:	f00a fbdb 	bl	800be92 <HAL_GPIO_WritePin>
 80016dc:	e004      	b.n	80016e8 <WriteData_AD9959+0x70>
        else
				{ AD9959_SDIO0_0;	  }
 80016de:	2200      	movs	r2, #0
 80016e0:	2120      	movs	r1, #32
 80016e2:	4832      	ldr	r0, [pc, #200]	@ (80017ac <WriteData_AD9959+0x134>)
 80016e4:	f00a fbd5 	bl	800be92 <HAL_GPIO_WritePin>
        AD9959_SCLK_1;
 80016e8:	2201      	movs	r2, #1
 80016ea:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 80016ee:	482e      	ldr	r0, [pc, #184]	@ (80017a8 <WriteData_AD9959+0x130>)
 80016f0:	f00a fbcf 	bl	800be92 <HAL_GPIO_WritePin>
        ControlValue <<= 1;
 80016f4:	7bfb      	ldrb	r3, [r7, #15]
 80016f6:	005b      	lsls	r3, r3, #1
 80016f8:	73fb      	strb	r3, [r7, #15]
    for(i=0; i<8; i++)
 80016fa:	7b3b      	ldrb	r3, [r7, #12]
 80016fc:	3301      	adds	r3, #1
 80016fe:	733b      	strb	r3, [r7, #12]
 8001700:	7b3b      	ldrb	r3, [r7, #12]
 8001702:	2b07      	cmp	r3, #7
 8001704:	d9db      	bls.n	80016be <WriteData_AD9959+0x46>
    }
    AD9959_SCLK_0;
 8001706:	2200      	movs	r2, #0
 8001708:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 800170c:	4826      	ldr	r0, [pc, #152]	@ (80017a8 <WriteData_AD9959+0x130>)
 800170e:	f00a fbc0 	bl	800be92 <HAL_GPIO_WritePin>
    //
    for (RegisterIndex=0; RegisterIndex<NumberofRegisters; RegisterIndex++)
 8001712:	2300      	movs	r3, #0
 8001714:	737b      	strb	r3, [r7, #13]
 8001716:	e034      	b.n	8001782 <WriteData_AD9959+0x10a>
    {
        ValueToWrite = RegisterData[RegisterIndex];
 8001718:	7b7b      	ldrb	r3, [r7, #13]
 800171a:	683a      	ldr	r2, [r7, #0]
 800171c:	4413      	add	r3, r2
 800171e:	781b      	ldrb	r3, [r3, #0]
 8001720:	73bb      	strb	r3, [r7, #14]
        for (i=0; i<8; i++)
 8001722:	2300      	movs	r3, #0
 8001724:	733b      	strb	r3, [r7, #12]
 8001726:	e020      	b.n	800176a <WriteData_AD9959+0xf2>
        {
            AD9959_SCLK_0;
 8001728:	2200      	movs	r2, #0
 800172a:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 800172e:	481e      	ldr	r0, [pc, #120]	@ (80017a8 <WriteData_AD9959+0x130>)
 8001730:	f00a fbaf 	bl	800be92 <HAL_GPIO_WritePin>
            if(0x80 == (ValueToWrite & 0x80))
 8001734:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8001738:	2b00      	cmp	r3, #0
 800173a:	da05      	bge.n	8001748 <WriteData_AD9959+0xd0>
						{AD9959_SDIO0_1;}
 800173c:	2201      	movs	r2, #1
 800173e:	2120      	movs	r1, #32
 8001740:	481a      	ldr	r0, [pc, #104]	@ (80017ac <WriteData_AD9959+0x134>)
 8001742:	f00a fba6 	bl	800be92 <HAL_GPIO_WritePin>
 8001746:	e004      	b.n	8001752 <WriteData_AD9959+0xda>
            else
						{AD9959_SDIO0_0;	}
 8001748:	2200      	movs	r2, #0
 800174a:	2120      	movs	r1, #32
 800174c:	4817      	ldr	r0, [pc, #92]	@ (80017ac <WriteData_AD9959+0x134>)
 800174e:	f00a fba0 	bl	800be92 <HAL_GPIO_WritePin>
            AD9959_SCLK_1;
 8001752:	2201      	movs	r2, #1
 8001754:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8001758:	4813      	ldr	r0, [pc, #76]	@ (80017a8 <WriteData_AD9959+0x130>)
 800175a:	f00a fb9a 	bl	800be92 <HAL_GPIO_WritePin>
            ValueToWrite <<= 1;
 800175e:	7bbb      	ldrb	r3, [r7, #14]
 8001760:	005b      	lsls	r3, r3, #1
 8001762:	73bb      	strb	r3, [r7, #14]
        for (i=0; i<8; i++)
 8001764:	7b3b      	ldrb	r3, [r7, #12]
 8001766:	3301      	adds	r3, #1
 8001768:	733b      	strb	r3, [r7, #12]
 800176a:	7b3b      	ldrb	r3, [r7, #12]
 800176c:	2b07      	cmp	r3, #7
 800176e:	d9db      	bls.n	8001728 <WriteData_AD9959+0xb0>
        }
        AD9959_SCLK_0;
 8001770:	2200      	movs	r2, #0
 8001772:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8001776:	480c      	ldr	r0, [pc, #48]	@ (80017a8 <WriteData_AD9959+0x130>)
 8001778:	f00a fb8b 	bl	800be92 <HAL_GPIO_WritePin>
    for (RegisterIndex=0; RegisterIndex<NumberofRegisters; RegisterIndex++)
 800177c:	7b7b      	ldrb	r3, [r7, #13]
 800177e:	3301      	adds	r3, #1
 8001780:	737b      	strb	r3, [r7, #13]
 8001782:	7b7a      	ldrb	r2, [r7, #13]
 8001784:	79bb      	ldrb	r3, [r7, #6]
 8001786:	429a      	cmp	r2, r3
 8001788:	d3c6      	bcc.n	8001718 <WriteData_AD9959+0xa0>
    }
    if(temp==1)
 800178a:	797b      	ldrb	r3, [r7, #5]
 800178c:	2b01      	cmp	r3, #1
 800178e:	d101      	bne.n	8001794 <WriteData_AD9959+0x11c>
        IO_Update();
 8001790:	f7ff ff54 	bl	800163c <IO_Update>
  AD9959_CS_1;
 8001794:	2201      	movs	r2, #1
 8001796:	2140      	movs	r1, #64	@ 0x40
 8001798:	4804      	ldr	r0, [pc, #16]	@ (80017ac <WriteData_AD9959+0x134>)
 800179a:	f00a fb7a 	bl	800be92 <HAL_GPIO_WritePin>
}
 800179e:	bf00      	nop
 80017a0:	3710      	adds	r7, #16
 80017a2:	46bd      	mov	sp, r7
 80017a4:	bd80      	pop	{r7, pc}
 80017a6:	bf00      	nop
 80017a8:	40012000 	.word	0x40012000
 80017ac:	40010800 	.word	0x40010800

080017b0 <Write_Freq>:

Channel:  
Freq:     
---------------------------------------*/
void Write_Freq(uint8_t Channel,uint32_t Freq)
{
 80017b0:	b580      	push	{r7, lr}
 80017b2:	b084      	sub	sp, #16
 80017b4:	af00      	add	r7, sp, #0
 80017b6:	4603      	mov	r3, r0
 80017b8:	6039      	str	r1, [r7, #0]
 80017ba:	71fb      	strb	r3, [r7, #7]
    uint8_t CFTW0_DATA[4] ={0x00,0x00,0x00,0x00};	//
 80017bc:	2300      	movs	r3, #0
 80017be:	60bb      	str	r3, [r7, #8]
    uint32_t Temp;
    Temp=(uint32_t)Freq*8.589934592;	   //  4.294967296=(2^32)/500000000
 80017c0:	6838      	ldr	r0, [r7, #0]
 80017c2:	f7fe fe85 	bl	80004d0 <__aeabi_ui2d>
 80017c6:	a338      	add	r3, pc, #224	@ (adr r3, 80018a8 <Write_Freq+0xf8>)
 80017c8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80017cc:	f7fe fefa 	bl	80005c4 <__aeabi_dmul>
 80017d0:	4602      	mov	r2, r0
 80017d2:	460b      	mov	r3, r1
 80017d4:	4610      	mov	r0, r2
 80017d6:	4619      	mov	r1, r3
 80017d8:	f7ff f9cc 	bl	8000b74 <__aeabi_d2uiz>
 80017dc:	4603      	mov	r3, r0
 80017de:	60fb      	str	r3, [r7, #12]
    CFTW0_DATA[3]=(uint8_t)Temp;
 80017e0:	68fb      	ldr	r3, [r7, #12]
 80017e2:	b2db      	uxtb	r3, r3
 80017e4:	72fb      	strb	r3, [r7, #11]
    CFTW0_DATA[2]=(uint8_t)(Temp>>8);
 80017e6:	68fb      	ldr	r3, [r7, #12]
 80017e8:	0a1b      	lsrs	r3, r3, #8
 80017ea:	b2db      	uxtb	r3, r3
 80017ec:	72bb      	strb	r3, [r7, #10]
    CFTW0_DATA[1]=(uint8_t)(Temp>>16);
 80017ee:	68fb      	ldr	r3, [r7, #12]
 80017f0:	0c1b      	lsrs	r3, r3, #16
 80017f2:	b2db      	uxtb	r3, r3
 80017f4:	727b      	strb	r3, [r7, #9]
    CFTW0_DATA[0]=(uint8_t)(Temp>>24);
 80017f6:	68fb      	ldr	r3, [r7, #12]
 80017f8:	0e1b      	lsrs	r3, r3, #24
 80017fa:	b2db      	uxtb	r3, r3
 80017fc:	723b      	strb	r3, [r7, #8]
    if(Channel==0)
 80017fe:	79fb      	ldrb	r3, [r7, #7]
 8001800:	2b00      	cmp	r3, #0
 8001802:	d110      	bne.n	8001826 <Write_Freq+0x76>
    {
        AD9959msg.CurrentFreq[0]=Freq;
 8001804:	4a2a      	ldr	r2, [pc, #168]	@ (80018b0 <Write_Freq+0x100>)
 8001806:	683b      	ldr	r3, [r7, #0]
 8001808:	6013      	str	r3, [r2, #0]
        WriteData_AD9959(CSR_ADDR,1,CSR_DATA0,1);//CH0
 800180a:	2301      	movs	r3, #1
 800180c:	4a29      	ldr	r2, [pc, #164]	@ (80018b4 <Write_Freq+0x104>)
 800180e:	2101      	movs	r1, #1
 8001810:	2000      	movs	r0, #0
 8001812:	f7ff ff31 	bl	8001678 <WriteData_AD9959>
        WriteData_AD9959(CFTW0_ADDR,4,CFTW0_DATA,1);//CTW0 address 0x04.CH0
 8001816:	f107 0208 	add.w	r2, r7, #8
 800181a:	2301      	movs	r3, #1
 800181c:	2104      	movs	r1, #4
 800181e:	2004      	movs	r0, #4
 8001820:	f7ff ff2a 	bl	8001678 <WriteData_AD9959>
        AD9959msg.CurrentFreq[3]=Freq;
        WriteData_AD9959(CSR_ADDR,1,CSR_DATA3,1);    //CH3
        WriteData_AD9959(CFTW0_ADDR,4,CFTW0_DATA,1);//CTW0 address 0x04.CH3
    }

}
 8001824:	e03a      	b.n	800189c <Write_Freq+0xec>
    else if(Channel==1)
 8001826:	79fb      	ldrb	r3, [r7, #7]
 8001828:	2b01      	cmp	r3, #1
 800182a:	d110      	bne.n	800184e <Write_Freq+0x9e>
        AD9959msg.CurrentFreq[1]=Freq;
 800182c:	4a20      	ldr	r2, [pc, #128]	@ (80018b0 <Write_Freq+0x100>)
 800182e:	683b      	ldr	r3, [r7, #0]
 8001830:	6053      	str	r3, [r2, #4]
        WriteData_AD9959(CSR_ADDR,1,CSR_DATA1,1);//CH1
 8001832:	2301      	movs	r3, #1
 8001834:	4a20      	ldr	r2, [pc, #128]	@ (80018b8 <Write_Freq+0x108>)
 8001836:	2101      	movs	r1, #1
 8001838:	2000      	movs	r0, #0
 800183a:	f7ff ff1d 	bl	8001678 <WriteData_AD9959>
        WriteData_AD9959(CFTW0_ADDR,4,CFTW0_DATA,1);//CTW0 address 0x04.CH1
 800183e:	f107 0208 	add.w	r2, r7, #8
 8001842:	2301      	movs	r3, #1
 8001844:	2104      	movs	r1, #4
 8001846:	2004      	movs	r0, #4
 8001848:	f7ff ff16 	bl	8001678 <WriteData_AD9959>
}
 800184c:	e026      	b.n	800189c <Write_Freq+0xec>
    else if(Channel==2)
 800184e:	79fb      	ldrb	r3, [r7, #7]
 8001850:	2b02      	cmp	r3, #2
 8001852:	d110      	bne.n	8001876 <Write_Freq+0xc6>
        AD9959msg.CurrentFreq[2]=Freq;
 8001854:	4a16      	ldr	r2, [pc, #88]	@ (80018b0 <Write_Freq+0x100>)
 8001856:	683b      	ldr	r3, [r7, #0]
 8001858:	6093      	str	r3, [r2, #8]
        WriteData_AD9959(CSR_ADDR,1,CSR_DATA2,1);    //CH2
 800185a:	2301      	movs	r3, #1
 800185c:	4a17      	ldr	r2, [pc, #92]	@ (80018bc <Write_Freq+0x10c>)
 800185e:	2101      	movs	r1, #1
 8001860:	2000      	movs	r0, #0
 8001862:	f7ff ff09 	bl	8001678 <WriteData_AD9959>
        WriteData_AD9959(CFTW0_ADDR,4,CFTW0_DATA,1);//CTW0 address 0x04.CH2
 8001866:	f107 0208 	add.w	r2, r7, #8
 800186a:	2301      	movs	r3, #1
 800186c:	2104      	movs	r1, #4
 800186e:	2004      	movs	r0, #4
 8001870:	f7ff ff02 	bl	8001678 <WriteData_AD9959>
}
 8001874:	e012      	b.n	800189c <Write_Freq+0xec>
    else if(Channel==3)
 8001876:	79fb      	ldrb	r3, [r7, #7]
 8001878:	2b03      	cmp	r3, #3
 800187a:	d10f      	bne.n	800189c <Write_Freq+0xec>
        AD9959msg.CurrentFreq[3]=Freq;
 800187c:	4a0c      	ldr	r2, [pc, #48]	@ (80018b0 <Write_Freq+0x100>)
 800187e:	683b      	ldr	r3, [r7, #0]
 8001880:	60d3      	str	r3, [r2, #12]
        WriteData_AD9959(CSR_ADDR,1,CSR_DATA3,1);    //CH3
 8001882:	2301      	movs	r3, #1
 8001884:	4a0e      	ldr	r2, [pc, #56]	@ (80018c0 <Write_Freq+0x110>)
 8001886:	2101      	movs	r1, #1
 8001888:	2000      	movs	r0, #0
 800188a:	f7ff fef5 	bl	8001678 <WriteData_AD9959>
        WriteData_AD9959(CFTW0_ADDR,4,CFTW0_DATA,1);//CTW0 address 0x04.CH3
 800188e:	f107 0208 	add.w	r2, r7, #8
 8001892:	2301      	movs	r3, #1
 8001894:	2104      	movs	r1, #4
 8001896:	2004      	movs	r0, #4
 8001898:	f7ff feee 	bl	8001678 <WriteData_AD9959>
}
 800189c:	bf00      	nop
 800189e:	3710      	adds	r7, #16
 80018a0:	46bd      	mov	sp, r7
 80018a2:	bd80      	pop	{r7, pc}
 80018a4:	f3af 8000 	nop.w
 80018a8:	e826d695 	.word	0xe826d695
 80018ac:	40212e0b 	.word	0x40212e0b
 80018b0:	20000258 	.word	0x20000258
 80018b4:	20000000 	.word	0x20000000
 80018b8:	20000004 	.word	0x20000004
 80018bc:	20000008 	.word	0x20000008
 80018c0:	2000000c 	.word	0x2000000c
 80018c4:	00000000 	.word	0x00000000

080018c8 <WriteFreq>:
Freq:     
mode:   0:  1: 
---------------------------------------*/

void WriteFreq(uint8_t Channel,uint32_t Freq,uint8_t mode)
{
 80018c8:	b580      	push	{r7, lr}
 80018ca:	b084      	sub	sp, #16
 80018cc:	af00      	add	r7, sp, #0
 80018ce:	4603      	mov	r3, r0
 80018d0:	6039      	str	r1, [r7, #0]
 80018d2:	71fb      	strb	r3, [r7, #7]
 80018d4:	4613      	mov	r3, r2
 80018d6:	71bb      	strb	r3, [r7, #6]
    uint8_t CFTW0_DATA[4] ={0x00,0x00,0x00,0x00};	//
 80018d8:	2300      	movs	r3, #0
 80018da:	60bb      	str	r3, [r7, #8]
    uint32_t Temp;
    Temp=(uint32_t)Freq*8.589934592;	   //  8.589934592=(2^32)/500000000
 80018dc:	6838      	ldr	r0, [r7, #0]
 80018de:	f7fe fdf7 	bl	80004d0 <__aeabi_ui2d>
 80018e2:	a337      	add	r3, pc, #220	@ (adr r3, 80019c0 <WriteFreq+0xf8>)
 80018e4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80018e8:	f7fe fe6c 	bl	80005c4 <__aeabi_dmul>
 80018ec:	4602      	mov	r2, r0
 80018ee:	460b      	mov	r3, r1
 80018f0:	4610      	mov	r0, r2
 80018f2:	4619      	mov	r1, r3
 80018f4:	f7ff f93e 	bl	8000b74 <__aeabi_d2uiz>
 80018f8:	4603      	mov	r3, r0
 80018fa:	60fb      	str	r3, [r7, #12]
    CFTW0_DATA[3]=(uint8_t)Temp;
 80018fc:	68fb      	ldr	r3, [r7, #12]
 80018fe:	b2db      	uxtb	r3, r3
 8001900:	72fb      	strb	r3, [r7, #11]
    CFTW0_DATA[2]=(uint8_t)(Temp>>8);
 8001902:	68fb      	ldr	r3, [r7, #12]
 8001904:	0a1b      	lsrs	r3, r3, #8
 8001906:	b2db      	uxtb	r3, r3
 8001908:	72bb      	strb	r3, [r7, #10]
    CFTW0_DATA[1]=(uint8_t)(Temp>>16);
 800190a:	68fb      	ldr	r3, [r7, #12]
 800190c:	0c1b      	lsrs	r3, r3, #16
 800190e:	b2db      	uxtb	r3, r3
 8001910:	727b      	strb	r3, [r7, #9]
    CFTW0_DATA[0]=(uint8_t)(Temp>>24);
 8001912:	68fb      	ldr	r3, [r7, #12]
 8001914:	0e1b      	lsrs	r3, r3, #24
 8001916:	b2db      	uxtb	r3, r3
 8001918:	723b      	strb	r3, [r7, #8]
    if(Channel==0)
 800191a:	79fb      	ldrb	r3, [r7, #7]
 800191c:	2b00      	cmp	r3, #0
 800191e:	d110      	bne.n	8001942 <WriteFreq+0x7a>
    {
        AD9959msg.CurrentFreq[0]=Freq;
 8001920:	4a29      	ldr	r2, [pc, #164]	@ (80019c8 <WriteFreq+0x100>)
 8001922:	683b      	ldr	r3, [r7, #0]
 8001924:	6013      	str	r3, [r2, #0]
        WriteData_AD9959(CSR_ADDR,1,CSR_DATA0,mode);//CH0
 8001926:	79bb      	ldrb	r3, [r7, #6]
 8001928:	4a28      	ldr	r2, [pc, #160]	@ (80019cc <WriteFreq+0x104>)
 800192a:	2101      	movs	r1, #1
 800192c:	2000      	movs	r0, #0
 800192e:	f7ff fea3 	bl	8001678 <WriteData_AD9959>
        WriteData_AD9959(CFTW0_ADDR,4,CFTW0_DATA,mode);//CTW0 address 0x04.CH0
 8001932:	79bb      	ldrb	r3, [r7, #6]
 8001934:	f107 0208 	add.w	r2, r7, #8
 8001938:	2104      	movs	r1, #4
 800193a:	2004      	movs	r0, #4
 800193c:	f7ff fe9c 	bl	8001678 <WriteData_AD9959>
    {
        AD9959msg.CurrentFreq[3]=Freq;
        WriteData_AD9959(CSR_ADDR,1,CSR_DATA3,mode);    //CH3
        WriteData_AD9959(CFTW0_ADDR,4,CFTW0_DATA,mode);//CTW0 address 0x04.CH3
    }
}
 8001940:	e03a      	b.n	80019b8 <WriteFreq+0xf0>
    else if(Channel==1)
 8001942:	79fb      	ldrb	r3, [r7, #7]
 8001944:	2b01      	cmp	r3, #1
 8001946:	d110      	bne.n	800196a <WriteFreq+0xa2>
        AD9959msg.CurrentFreq[1]=Freq;
 8001948:	4a1f      	ldr	r2, [pc, #124]	@ (80019c8 <WriteFreq+0x100>)
 800194a:	683b      	ldr	r3, [r7, #0]
 800194c:	6053      	str	r3, [r2, #4]
        WriteData_AD9959(CSR_ADDR,1,CSR_DATA1,mode);//CH1
 800194e:	79bb      	ldrb	r3, [r7, #6]
 8001950:	4a1f      	ldr	r2, [pc, #124]	@ (80019d0 <WriteFreq+0x108>)
 8001952:	2101      	movs	r1, #1
 8001954:	2000      	movs	r0, #0
 8001956:	f7ff fe8f 	bl	8001678 <WriteData_AD9959>
        WriteData_AD9959(CFTW0_ADDR,4,CFTW0_DATA,mode);//CTW0 address 0x04.CH1
 800195a:	79bb      	ldrb	r3, [r7, #6]
 800195c:	f107 0208 	add.w	r2, r7, #8
 8001960:	2104      	movs	r1, #4
 8001962:	2004      	movs	r0, #4
 8001964:	f7ff fe88 	bl	8001678 <WriteData_AD9959>
}
 8001968:	e026      	b.n	80019b8 <WriteFreq+0xf0>
    else if(Channel==2)
 800196a:	79fb      	ldrb	r3, [r7, #7]
 800196c:	2b02      	cmp	r3, #2
 800196e:	d110      	bne.n	8001992 <WriteFreq+0xca>
        AD9959msg.CurrentFreq[2]=Freq;
 8001970:	4a15      	ldr	r2, [pc, #84]	@ (80019c8 <WriteFreq+0x100>)
 8001972:	683b      	ldr	r3, [r7, #0]
 8001974:	6093      	str	r3, [r2, #8]
        WriteData_AD9959(CSR_ADDR,1,CSR_DATA2,mode);    //CH2
 8001976:	79bb      	ldrb	r3, [r7, #6]
 8001978:	4a16      	ldr	r2, [pc, #88]	@ (80019d4 <WriteFreq+0x10c>)
 800197a:	2101      	movs	r1, #1
 800197c:	2000      	movs	r0, #0
 800197e:	f7ff fe7b 	bl	8001678 <WriteData_AD9959>
        WriteData_AD9959(CFTW0_ADDR,4,CFTW0_DATA,mode);//CTW0 address 0x04.CH2
 8001982:	79bb      	ldrb	r3, [r7, #6]
 8001984:	f107 0208 	add.w	r2, r7, #8
 8001988:	2104      	movs	r1, #4
 800198a:	2004      	movs	r0, #4
 800198c:	f7ff fe74 	bl	8001678 <WriteData_AD9959>
}
 8001990:	e012      	b.n	80019b8 <WriteFreq+0xf0>
    else if(Channel==3)
 8001992:	79fb      	ldrb	r3, [r7, #7]
 8001994:	2b03      	cmp	r3, #3
 8001996:	d10f      	bne.n	80019b8 <WriteFreq+0xf0>
        AD9959msg.CurrentFreq[3]=Freq;
 8001998:	4a0b      	ldr	r2, [pc, #44]	@ (80019c8 <WriteFreq+0x100>)
 800199a:	683b      	ldr	r3, [r7, #0]
 800199c:	60d3      	str	r3, [r2, #12]
        WriteData_AD9959(CSR_ADDR,1,CSR_DATA3,mode);    //CH3
 800199e:	79bb      	ldrb	r3, [r7, #6]
 80019a0:	4a0d      	ldr	r2, [pc, #52]	@ (80019d8 <WriteFreq+0x110>)
 80019a2:	2101      	movs	r1, #1
 80019a4:	2000      	movs	r0, #0
 80019a6:	f7ff fe67 	bl	8001678 <WriteData_AD9959>
        WriteData_AD9959(CFTW0_ADDR,4,CFTW0_DATA,mode);//CTW0 address 0x04.CH3
 80019aa:	79bb      	ldrb	r3, [r7, #6]
 80019ac:	f107 0208 	add.w	r2, r7, #8
 80019b0:	2104      	movs	r1, #4
 80019b2:	2004      	movs	r0, #4
 80019b4:	f7ff fe60 	bl	8001678 <WriteData_AD9959>
}
 80019b8:	bf00      	nop
 80019ba:	3710      	adds	r7, #16
 80019bc:	46bd      	mov	sp, r7
 80019be:	bd80      	pop	{r7, pc}
 80019c0:	e826d695 	.word	0xe826d695
 80019c4:	40212e0b 	.word	0x40212e0b
 80019c8:	20000258 	.word	0x20000258
 80019cc:	20000000 	.word	0x20000000
 80019d0:	20000004 	.word	0x20000004
 80019d4:	20000008 	.word	0x20000008
 80019d8:	2000000c 	.word	0x2000000c

080019dc <Write_Amplitude>:
y = 4.164 * x - 5.44      Ai
2025/8/2    klors

---------------------------------------*/
void Write_Amplitude(uint8_t Channel, uint16_t Ampli)
{
 80019dc:	b580      	push	{r7, lr}
 80019de:	b084      	sub	sp, #16
 80019e0:	af00      	add	r7, sp, #0
 80019e2:	4603      	mov	r3, r0
 80019e4:	460a      	mov	r2, r1
 80019e6:	71fb      	strb	r3, [r7, #7]
 80019e8:	4613      	mov	r3, r2
 80019ea:	80bb      	strh	r3, [r7, #4]
    uint16_t A_temp;//=0x23ff;
    uint8_t ACR_DATA[3] = {0x00,0x00,0x00};//default Value = 0x--0000 Rest = 18.91/Iout
 80019ec:	f107 0308 	add.w	r3, r7, #8
 80019f0:	2100      	movs	r1, #0
 80019f2:	460a      	mov	r2, r1
 80019f4:	801a      	strh	r2, [r3, #0]
 80019f6:	460a      	mov	r2, r1
 80019f8:	709a      	strb	r2, [r3, #2]

    A_temp=Ampli|0x1000;
 80019fa:	88bb      	ldrh	r3, [r7, #4]
 80019fc:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8001a00:	81fb      	strh	r3, [r7, #14]
    ACR_DATA[2] = (uint8_t)A_temp;       //
 8001a02:	89fb      	ldrh	r3, [r7, #14]
 8001a04:	b2db      	uxtb	r3, r3
 8001a06:	72bb      	strb	r3, [r7, #10]
    ACR_DATA[1] = (uint8_t)(A_temp>>8); //
 8001a08:	89fb      	ldrh	r3, [r7, #14]
 8001a0a:	0a1b      	lsrs	r3, r3, #8
 8001a0c:	b29b      	uxth	r3, r3
 8001a0e:	b2db      	uxtb	r3, r3
 8001a10:	727b      	strb	r3, [r7, #9]
    if(Channel==0)
 8001a12:	79fb      	ldrb	r3, [r7, #7]
 8001a14:	2b00      	cmp	r3, #0
 8001a16:	d110      	bne.n	8001a3a <Write_Amplitude+0x5e>
    {
        AD9959msg.CurrentAmp[0]=Ampli;
 8001a18:	4a27      	ldr	r2, [pc, #156]	@ (8001ab8 <Write_Amplitude+0xdc>)
 8001a1a:	88bb      	ldrh	r3, [r7, #4]
 8001a1c:	8313      	strh	r3, [r2, #24]
        WriteData_AD9959(CSR_ADDR,1,CSR_DATA0,1);
 8001a1e:	2301      	movs	r3, #1
 8001a20:	4a26      	ldr	r2, [pc, #152]	@ (8001abc <Write_Amplitude+0xe0>)
 8001a22:	2101      	movs	r1, #1
 8001a24:	2000      	movs	r0, #0
 8001a26:	f7ff fe27 	bl	8001678 <WriteData_AD9959>
        WriteData_AD9959(ACR_ADDR,3,ACR_DATA,1);
 8001a2a:	f107 0208 	add.w	r2, r7, #8
 8001a2e:	2301      	movs	r3, #1
 8001a30:	2103      	movs	r1, #3
 8001a32:	2006      	movs	r0, #6
 8001a34:	f7ff fe20 	bl	8001678 <WriteData_AD9959>
    {
        AD9959msg.CurrentAmp[3]=Ampli;
        WriteData_AD9959(CSR_ADDR,1,CSR_DATA3,1);
        WriteData_AD9959(ACR_ADDR,3,ACR_DATA,1);
    }
}
 8001a38:	e03a      	b.n	8001ab0 <Write_Amplitude+0xd4>
    else if(Channel==1)
 8001a3a:	79fb      	ldrb	r3, [r7, #7]
 8001a3c:	2b01      	cmp	r3, #1
 8001a3e:	d110      	bne.n	8001a62 <Write_Amplitude+0x86>
        AD9959msg.CurrentAmp[1]=Ampli;
 8001a40:	4a1d      	ldr	r2, [pc, #116]	@ (8001ab8 <Write_Amplitude+0xdc>)
 8001a42:	88bb      	ldrh	r3, [r7, #4]
 8001a44:	8353      	strh	r3, [r2, #26]
        WriteData_AD9959(CSR_ADDR,1,CSR_DATA1,1);
 8001a46:	2301      	movs	r3, #1
 8001a48:	4a1d      	ldr	r2, [pc, #116]	@ (8001ac0 <Write_Amplitude+0xe4>)
 8001a4a:	2101      	movs	r1, #1
 8001a4c:	2000      	movs	r0, #0
 8001a4e:	f7ff fe13 	bl	8001678 <WriteData_AD9959>
        WriteData_AD9959(ACR_ADDR,3,ACR_DATA,1);
 8001a52:	f107 0208 	add.w	r2, r7, #8
 8001a56:	2301      	movs	r3, #1
 8001a58:	2103      	movs	r1, #3
 8001a5a:	2006      	movs	r0, #6
 8001a5c:	f7ff fe0c 	bl	8001678 <WriteData_AD9959>
}
 8001a60:	e026      	b.n	8001ab0 <Write_Amplitude+0xd4>
    else if(Channel==2)
 8001a62:	79fb      	ldrb	r3, [r7, #7]
 8001a64:	2b02      	cmp	r3, #2
 8001a66:	d110      	bne.n	8001a8a <Write_Amplitude+0xae>
        AD9959msg.CurrentAmp[2]=Ampli;
 8001a68:	4a13      	ldr	r2, [pc, #76]	@ (8001ab8 <Write_Amplitude+0xdc>)
 8001a6a:	88bb      	ldrh	r3, [r7, #4]
 8001a6c:	8393      	strh	r3, [r2, #28]
        WriteData_AD9959(CSR_ADDR,1,CSR_DATA2,1);
 8001a6e:	2301      	movs	r3, #1
 8001a70:	4a14      	ldr	r2, [pc, #80]	@ (8001ac4 <Write_Amplitude+0xe8>)
 8001a72:	2101      	movs	r1, #1
 8001a74:	2000      	movs	r0, #0
 8001a76:	f7ff fdff 	bl	8001678 <WriteData_AD9959>
        WriteData_AD9959(ACR_ADDR,3,ACR_DATA,1);
 8001a7a:	f107 0208 	add.w	r2, r7, #8
 8001a7e:	2301      	movs	r3, #1
 8001a80:	2103      	movs	r1, #3
 8001a82:	2006      	movs	r0, #6
 8001a84:	f7ff fdf8 	bl	8001678 <WriteData_AD9959>
}
 8001a88:	e012      	b.n	8001ab0 <Write_Amplitude+0xd4>
    else if(Channel==3)
 8001a8a:	79fb      	ldrb	r3, [r7, #7]
 8001a8c:	2b03      	cmp	r3, #3
 8001a8e:	d10f      	bne.n	8001ab0 <Write_Amplitude+0xd4>
        AD9959msg.CurrentAmp[3]=Ampli;
 8001a90:	4a09      	ldr	r2, [pc, #36]	@ (8001ab8 <Write_Amplitude+0xdc>)
 8001a92:	88bb      	ldrh	r3, [r7, #4]
 8001a94:	83d3      	strh	r3, [r2, #30]
        WriteData_AD9959(CSR_ADDR,1,CSR_DATA3,1);
 8001a96:	2301      	movs	r3, #1
 8001a98:	4a0b      	ldr	r2, [pc, #44]	@ (8001ac8 <Write_Amplitude+0xec>)
 8001a9a:	2101      	movs	r1, #1
 8001a9c:	2000      	movs	r0, #0
 8001a9e:	f7ff fdeb 	bl	8001678 <WriteData_AD9959>
        WriteData_AD9959(ACR_ADDR,3,ACR_DATA,1);
 8001aa2:	f107 0208 	add.w	r2, r7, #8
 8001aa6:	2301      	movs	r3, #1
 8001aa8:	2103      	movs	r1, #3
 8001aaa:	2006      	movs	r0, #6
 8001aac:	f7ff fde4 	bl	8001678 <WriteData_AD9959>
}
 8001ab0:	bf00      	nop
 8001ab2:	3710      	adds	r7, #16
 8001ab4:	46bd      	mov	sp, r7
 8001ab6:	bd80      	pop	{r7, pc}
 8001ab8:	20000258 	.word	0x20000258
 8001abc:	20000000 	.word	0x20000000
 8001ac0:	20000004 	.word	0x20000004
 8001ac4:	20000008 	.word	0x20000008
 8001ac8:	2000000c 	.word	0x2000000c

08001acc <WriteAmplitude>:
Channel:  
Ampli:      Gain/Ampli  0~1023
mode :   0:       1:
---------------------------------------*/
void WriteAmplitude(uint8_t Channel, uint16_t Ampli, uint8_t mode)
{
 8001acc:	b580      	push	{r7, lr}
 8001ace:	b084      	sub	sp, #16
 8001ad0:	af00      	add	r7, sp, #0
 8001ad2:	4603      	mov	r3, r0
 8001ad4:	71fb      	strb	r3, [r7, #7]
 8001ad6:	460b      	mov	r3, r1
 8001ad8:	80bb      	strh	r3, [r7, #4]
 8001ada:	4613      	mov	r3, r2
 8001adc:	71bb      	strb	r3, [r7, #6]
    uint16_t A_temp;//=0x23ff;
    uint8_t ACR_DATA[3] = {0x00,0x00,0x00};//default Value = 0x--0000 Rest = 18.91/Iout
 8001ade:	f107 0308 	add.w	r3, r7, #8
 8001ae2:	2100      	movs	r1, #0
 8001ae4:	460a      	mov	r2, r1
 8001ae6:	801a      	strh	r2, [r3, #0]
 8001ae8:	460a      	mov	r2, r1
 8001aea:	709a      	strb	r2, [r3, #2]

    A_temp=Ampli|0x1000;
 8001aec:	88bb      	ldrh	r3, [r7, #4]
 8001aee:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8001af2:	81fb      	strh	r3, [r7, #14]
    ACR_DATA[2] = (uint8_t)A_temp;       //
 8001af4:	89fb      	ldrh	r3, [r7, #14]
 8001af6:	b2db      	uxtb	r3, r3
 8001af8:	72bb      	strb	r3, [r7, #10]
    ACR_DATA[1] = (uint8_t)(A_temp>>8); //
 8001afa:	89fb      	ldrh	r3, [r7, #14]
 8001afc:	0a1b      	lsrs	r3, r3, #8
 8001afe:	b29b      	uxth	r3, r3
 8001b00:	b2db      	uxtb	r3, r3
 8001b02:	727b      	strb	r3, [r7, #9]
    if(Channel==0)
 8001b04:	79fb      	ldrb	r3, [r7, #7]
 8001b06:	2b00      	cmp	r3, #0
 8001b08:	d110      	bne.n	8001b2c <WriteAmplitude+0x60>
    {
        AD9959msg.CurrentAmp[0]=Ampli;
 8001b0a:	4a28      	ldr	r2, [pc, #160]	@ (8001bac <WriteAmplitude+0xe0>)
 8001b0c:	88bb      	ldrh	r3, [r7, #4]
 8001b0e:	8313      	strh	r3, [r2, #24]
        WriteData_AD9959(CSR_ADDR,1,CSR_DATA0,mode);
 8001b10:	79bb      	ldrb	r3, [r7, #6]
 8001b12:	4a27      	ldr	r2, [pc, #156]	@ (8001bb0 <WriteAmplitude+0xe4>)
 8001b14:	2101      	movs	r1, #1
 8001b16:	2000      	movs	r0, #0
 8001b18:	f7ff fdae 	bl	8001678 <WriteData_AD9959>
        WriteData_AD9959(ACR_ADDR,3,ACR_DATA,mode);
 8001b1c:	79bb      	ldrb	r3, [r7, #6]
 8001b1e:	f107 0208 	add.w	r2, r7, #8
 8001b22:	2103      	movs	r1, #3
 8001b24:	2006      	movs	r0, #6
 8001b26:	f7ff fda7 	bl	8001678 <WriteData_AD9959>
    {
        AD9959msg.CurrentAmp[3]=Ampli;
        WriteData_AD9959(CSR_ADDR,1,CSR_DATA3,mode);
        WriteData_AD9959(ACR_ADDR,3,ACR_DATA,mode);
    }
}
 8001b2a:	e03a      	b.n	8001ba2 <WriteAmplitude+0xd6>
    else if(Channel==1)
 8001b2c:	79fb      	ldrb	r3, [r7, #7]
 8001b2e:	2b01      	cmp	r3, #1
 8001b30:	d110      	bne.n	8001b54 <WriteAmplitude+0x88>
        AD9959msg.CurrentAmp[1]=Ampli;
 8001b32:	4a1e      	ldr	r2, [pc, #120]	@ (8001bac <WriteAmplitude+0xe0>)
 8001b34:	88bb      	ldrh	r3, [r7, #4]
 8001b36:	8353      	strh	r3, [r2, #26]
        WriteData_AD9959(CSR_ADDR,1,CSR_DATA1,mode);
 8001b38:	79bb      	ldrb	r3, [r7, #6]
 8001b3a:	4a1e      	ldr	r2, [pc, #120]	@ (8001bb4 <WriteAmplitude+0xe8>)
 8001b3c:	2101      	movs	r1, #1
 8001b3e:	2000      	movs	r0, #0
 8001b40:	f7ff fd9a 	bl	8001678 <WriteData_AD9959>
        WriteData_AD9959(ACR_ADDR,3,ACR_DATA,mode);
 8001b44:	79bb      	ldrb	r3, [r7, #6]
 8001b46:	f107 0208 	add.w	r2, r7, #8
 8001b4a:	2103      	movs	r1, #3
 8001b4c:	2006      	movs	r0, #6
 8001b4e:	f7ff fd93 	bl	8001678 <WriteData_AD9959>
}
 8001b52:	e026      	b.n	8001ba2 <WriteAmplitude+0xd6>
    else if(Channel==2)
 8001b54:	79fb      	ldrb	r3, [r7, #7]
 8001b56:	2b02      	cmp	r3, #2
 8001b58:	d110      	bne.n	8001b7c <WriteAmplitude+0xb0>
        AD9959msg.CurrentAmp[2]=Ampli;
 8001b5a:	4a14      	ldr	r2, [pc, #80]	@ (8001bac <WriteAmplitude+0xe0>)
 8001b5c:	88bb      	ldrh	r3, [r7, #4]
 8001b5e:	8393      	strh	r3, [r2, #28]
        WriteData_AD9959(CSR_ADDR,1,CSR_DATA2,mode);
 8001b60:	79bb      	ldrb	r3, [r7, #6]
 8001b62:	4a15      	ldr	r2, [pc, #84]	@ (8001bb8 <WriteAmplitude+0xec>)
 8001b64:	2101      	movs	r1, #1
 8001b66:	2000      	movs	r0, #0
 8001b68:	f7ff fd86 	bl	8001678 <WriteData_AD9959>
        WriteData_AD9959(ACR_ADDR,3,ACR_DATA,mode);
 8001b6c:	79bb      	ldrb	r3, [r7, #6]
 8001b6e:	f107 0208 	add.w	r2, r7, #8
 8001b72:	2103      	movs	r1, #3
 8001b74:	2006      	movs	r0, #6
 8001b76:	f7ff fd7f 	bl	8001678 <WriteData_AD9959>
}
 8001b7a:	e012      	b.n	8001ba2 <WriteAmplitude+0xd6>
    else if(Channel==3)
 8001b7c:	79fb      	ldrb	r3, [r7, #7]
 8001b7e:	2b03      	cmp	r3, #3
 8001b80:	d10f      	bne.n	8001ba2 <WriteAmplitude+0xd6>
        AD9959msg.CurrentAmp[3]=Ampli;
 8001b82:	4a0a      	ldr	r2, [pc, #40]	@ (8001bac <WriteAmplitude+0xe0>)
 8001b84:	88bb      	ldrh	r3, [r7, #4]
 8001b86:	83d3      	strh	r3, [r2, #30]
        WriteData_AD9959(CSR_ADDR,1,CSR_DATA3,mode);
 8001b88:	79bb      	ldrb	r3, [r7, #6]
 8001b8a:	4a0c      	ldr	r2, [pc, #48]	@ (8001bbc <WriteAmplitude+0xf0>)
 8001b8c:	2101      	movs	r1, #1
 8001b8e:	2000      	movs	r0, #0
 8001b90:	f7ff fd72 	bl	8001678 <WriteData_AD9959>
        WriteData_AD9959(ACR_ADDR,3,ACR_DATA,mode);
 8001b94:	79bb      	ldrb	r3, [r7, #6]
 8001b96:	f107 0208 	add.w	r2, r7, #8
 8001b9a:	2103      	movs	r1, #3
 8001b9c:	2006      	movs	r0, #6
 8001b9e:	f7ff fd6b 	bl	8001678 <WriteData_AD9959>
}
 8001ba2:	bf00      	nop
 8001ba4:	3710      	adds	r7, #16
 8001ba6:	46bd      	mov	sp, r7
 8001ba8:	bd80      	pop	{r7, pc}
 8001baa:	bf00      	nop
 8001bac:	20000258 	.word	0x20000258
 8001bb0:	20000000 	.word	0x20000000
 8001bb4:	20000004 	.word	0x20000004
 8001bb8:	20000008 	.word	0x20000008
 8001bbc:	2000000c 	.word	0x2000000c

08001bc0 <Write_Phase>:

Channel:  
Phase:    ,0~16383(0~360)
---------------------------------------*/
void Write_Phase(uint8_t Channel,uint16_t Phase)
{
 8001bc0:	b580      	push	{r7, lr}
 8001bc2:	b084      	sub	sp, #16
 8001bc4:	af00      	add	r7, sp, #0
 8001bc6:	4603      	mov	r3, r0
 8001bc8:	460a      	mov	r2, r1
 8001bca:	71fb      	strb	r3, [r7, #7]
 8001bcc:	4613      	mov	r3, r2
 8001bce:	80bb      	strh	r3, [r7, #4]
    uint16_t P_temp=0;
 8001bd0:	2300      	movs	r3, #0
 8001bd2:	81fb      	strh	r3, [r7, #14]
    P_temp=(uint16_t)Phase;
 8001bd4:	88bb      	ldrh	r3, [r7, #4]
 8001bd6:	81fb      	strh	r3, [r7, #14]
    CPOW0_DATA[1]=(uint8_t)P_temp;
 8001bd8:	89fb      	ldrh	r3, [r7, #14]
 8001bda:	b2da      	uxtb	r2, r3
 8001bdc:	4b2b      	ldr	r3, [pc, #172]	@ (8001c8c <Write_Phase+0xcc>)
 8001bde:	705a      	strb	r2, [r3, #1]
    CPOW0_DATA[0]=(uint8_t)(P_temp>>8);
 8001be0:	89fb      	ldrh	r3, [r7, #14]
 8001be2:	0a1b      	lsrs	r3, r3, #8
 8001be4:	b29b      	uxth	r3, r3
 8001be6:	b2da      	uxtb	r2, r3
 8001be8:	4b28      	ldr	r3, [pc, #160]	@ (8001c8c <Write_Phase+0xcc>)
 8001bea:	701a      	strb	r2, [r3, #0]
    if(Channel==0)
 8001bec:	79fb      	ldrb	r3, [r7, #7]
 8001bee:	2b00      	cmp	r3, #0
 8001bf0:	d10f      	bne.n	8001c12 <Write_Phase+0x52>
    {
        AD9959msg.CurrentPhase[3]=Phase;
 8001bf2:	4a27      	ldr	r2, [pc, #156]	@ (8001c90 <Write_Phase+0xd0>)
 8001bf4:	88bb      	ldrh	r3, [r7, #4]
 8001bf6:	82d3      	strh	r3, [r2, #22]
        WriteData_AD9959(CSR_ADDR,1,CSR_DATA0,0);
 8001bf8:	2300      	movs	r3, #0
 8001bfa:	4a26      	ldr	r2, [pc, #152]	@ (8001c94 <Write_Phase+0xd4>)
 8001bfc:	2101      	movs	r1, #1
 8001bfe:	2000      	movs	r0, #0
 8001c00:	f7ff fd3a 	bl	8001678 <WriteData_AD9959>
        WriteData_AD9959(CPOW0_ADDR,2,CPOW0_DATA,0);
 8001c04:	2300      	movs	r3, #0
 8001c06:	4a21      	ldr	r2, [pc, #132]	@ (8001c8c <Write_Phase+0xcc>)
 8001c08:	2102      	movs	r1, #2
 8001c0a:	2005      	movs	r0, #5
 8001c0c:	f7ff fd34 	bl	8001678 <WriteData_AD9959>
    {
        AD9959msg.CurrentPhase[3]=Phase;
        WriteData_AD9959(CSR_ADDR,1,CSR_DATA3,0);
        WriteData_AD9959(CPOW0_ADDR,2,CPOW0_DATA,0);
    }
}
 8001c10:	e037      	b.n	8001c82 <Write_Phase+0xc2>
    else if(Channel==1)
 8001c12:	79fb      	ldrb	r3, [r7, #7]
 8001c14:	2b01      	cmp	r3, #1
 8001c16:	d10f      	bne.n	8001c38 <Write_Phase+0x78>
        AD9959msg.CurrentPhase[3]=Phase;
 8001c18:	4a1d      	ldr	r2, [pc, #116]	@ (8001c90 <Write_Phase+0xd0>)
 8001c1a:	88bb      	ldrh	r3, [r7, #4]
 8001c1c:	82d3      	strh	r3, [r2, #22]
        WriteData_AD9959(CSR_ADDR,1,CSR_DATA1,0);
 8001c1e:	2300      	movs	r3, #0
 8001c20:	4a1d      	ldr	r2, [pc, #116]	@ (8001c98 <Write_Phase+0xd8>)
 8001c22:	2101      	movs	r1, #1
 8001c24:	2000      	movs	r0, #0
 8001c26:	f7ff fd27 	bl	8001678 <WriteData_AD9959>
        WriteData_AD9959(CPOW0_ADDR,2,CPOW0_DATA,0);
 8001c2a:	2300      	movs	r3, #0
 8001c2c:	4a17      	ldr	r2, [pc, #92]	@ (8001c8c <Write_Phase+0xcc>)
 8001c2e:	2102      	movs	r1, #2
 8001c30:	2005      	movs	r0, #5
 8001c32:	f7ff fd21 	bl	8001678 <WriteData_AD9959>
}
 8001c36:	e024      	b.n	8001c82 <Write_Phase+0xc2>
    else if(Channel==2)
 8001c38:	79fb      	ldrb	r3, [r7, #7]
 8001c3a:	2b02      	cmp	r3, #2
 8001c3c:	d10f      	bne.n	8001c5e <Write_Phase+0x9e>
        AD9959msg.CurrentPhase[3]=Phase;
 8001c3e:	4a14      	ldr	r2, [pc, #80]	@ (8001c90 <Write_Phase+0xd0>)
 8001c40:	88bb      	ldrh	r3, [r7, #4]
 8001c42:	82d3      	strh	r3, [r2, #22]
        WriteData_AD9959(CSR_ADDR,1,CSR_DATA2,0);
 8001c44:	2300      	movs	r3, #0
 8001c46:	4a15      	ldr	r2, [pc, #84]	@ (8001c9c <Write_Phase+0xdc>)
 8001c48:	2101      	movs	r1, #1
 8001c4a:	2000      	movs	r0, #0
 8001c4c:	f7ff fd14 	bl	8001678 <WriteData_AD9959>
        WriteData_AD9959(CPOW0_ADDR,2,CPOW0_DATA,0);
 8001c50:	2300      	movs	r3, #0
 8001c52:	4a0e      	ldr	r2, [pc, #56]	@ (8001c8c <Write_Phase+0xcc>)
 8001c54:	2102      	movs	r1, #2
 8001c56:	2005      	movs	r0, #5
 8001c58:	f7ff fd0e 	bl	8001678 <WriteData_AD9959>
}
 8001c5c:	e011      	b.n	8001c82 <Write_Phase+0xc2>
    else if(Channel==3)
 8001c5e:	79fb      	ldrb	r3, [r7, #7]
 8001c60:	2b03      	cmp	r3, #3
 8001c62:	d10e      	bne.n	8001c82 <Write_Phase+0xc2>
        AD9959msg.CurrentPhase[3]=Phase;
 8001c64:	4a0a      	ldr	r2, [pc, #40]	@ (8001c90 <Write_Phase+0xd0>)
 8001c66:	88bb      	ldrh	r3, [r7, #4]
 8001c68:	82d3      	strh	r3, [r2, #22]
        WriteData_AD9959(CSR_ADDR,1,CSR_DATA3,0);
 8001c6a:	2300      	movs	r3, #0
 8001c6c:	4a0c      	ldr	r2, [pc, #48]	@ (8001ca0 <Write_Phase+0xe0>)
 8001c6e:	2101      	movs	r1, #1
 8001c70:	2000      	movs	r0, #0
 8001c72:	f7ff fd01 	bl	8001678 <WriteData_AD9959>
        WriteData_AD9959(CPOW0_ADDR,2,CPOW0_DATA,0);
 8001c76:	2300      	movs	r3, #0
 8001c78:	4a04      	ldr	r2, [pc, #16]	@ (8001c8c <Write_Phase+0xcc>)
 8001c7a:	2102      	movs	r1, #2
 8001c7c:	2005      	movs	r0, #5
 8001c7e:	f7ff fcfb 	bl	8001678 <WriteData_AD9959>
}
 8001c82:	bf00      	nop
 8001c84:	3710      	adds	r7, #16
 8001c86:	46bd      	mov	sp, r7
 8001c88:	bd80      	pop	{r7, pc}
 8001c8a:	bf00      	nop
 8001c8c:	20000278 	.word	0x20000278
 8001c90:	20000258 	.word	0x20000258
 8001c94:	20000000 	.word	0x20000000
 8001c98:	20000004 	.word	0x20000004
 8001c9c:	20000008 	.word	0x20000008
 8001ca0:	2000000c 	.word	0x2000000c

08001ca4 <MX_ADC1_Init>:

ADC_HandleTypeDef hadc1;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 8001ca4:	b580      	push	{r7, lr}
 8001ca6:	b084      	sub	sp, #16
 8001ca8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8001caa:	1d3b      	adds	r3, r7, #4
 8001cac:	2200      	movs	r2, #0
 8001cae:	601a      	str	r2, [r3, #0]
 8001cb0:	605a      	str	r2, [r3, #4]
 8001cb2:	609a      	str	r2, [r3, #8]

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 8001cb4:	4b1a      	ldr	r3, [pc, #104]	@ (8001d20 <MX_ADC1_Init+0x7c>)
 8001cb6:	4a1b      	ldr	r2, [pc, #108]	@ (8001d24 <MX_ADC1_Init+0x80>)
 8001cb8:	601a      	str	r2, [r3, #0]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8001cba:	4b19      	ldr	r3, [pc, #100]	@ (8001d20 <MX_ADC1_Init+0x7c>)
 8001cbc:	2200      	movs	r2, #0
 8001cbe:	609a      	str	r2, [r3, #8]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8001cc0:	4b17      	ldr	r3, [pc, #92]	@ (8001d20 <MX_ADC1_Init+0x7c>)
 8001cc2:	2200      	movs	r2, #0
 8001cc4:	731a      	strb	r2, [r3, #12]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8001cc6:	4b16      	ldr	r3, [pc, #88]	@ (8001d20 <MX_ADC1_Init+0x7c>)
 8001cc8:	2200      	movs	r2, #0
 8001cca:	751a      	strb	r2, [r3, #20]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001ccc:	4b14      	ldr	r3, [pc, #80]	@ (8001d20 <MX_ADC1_Init+0x7c>)
 8001cce:	f44f 2260 	mov.w	r2, #917504	@ 0xe0000
 8001cd2:	61da      	str	r2, [r3, #28]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001cd4:	4b12      	ldr	r3, [pc, #72]	@ (8001d20 <MX_ADC1_Init+0x7c>)
 8001cd6:	2200      	movs	r2, #0
 8001cd8:	605a      	str	r2, [r3, #4]
  hadc1.Init.NbrOfConversion = 1;
 8001cda:	4b11      	ldr	r3, [pc, #68]	@ (8001d20 <MX_ADC1_Init+0x7c>)
 8001cdc:	2201      	movs	r2, #1
 8001cde:	611a      	str	r2, [r3, #16]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8001ce0:	480f      	ldr	r0, [pc, #60]	@ (8001d20 <MX_ADC1_Init+0x7c>)
 8001ce2:	f008 ffef 	bl	800acc4 <HAL_ADC_Init>
 8001ce6:	4603      	mov	r3, r0
 8001ce8:	2b00      	cmp	r3, #0
 8001cea:	d001      	beq.n	8001cf0 <MX_ADC1_Init+0x4c>
  {
    Error_Handler();
 8001cec:	f002 ffdb 	bl	8004ca6 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_1;
 8001cf0:	2301      	movs	r3, #1
 8001cf2:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8001cf4:	2301      	movs	r3, #1
 8001cf6:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 8001cf8:	2300      	movs	r3, #0
 8001cfa:	60fb      	str	r3, [r7, #12]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001cfc:	1d3b      	adds	r3, r7, #4
 8001cfe:	4619      	mov	r1, r3
 8001d00:	4807      	ldr	r0, [pc, #28]	@ (8001d20 <MX_ADC1_Init+0x7c>)
 8001d02:	f009 fa89 	bl	800b218 <HAL_ADC_ConfigChannel>
 8001d06:	4603      	mov	r3, r0
 8001d08:	2b00      	cmp	r3, #0
 8001d0a:	d001      	beq.n	8001d10 <MX_ADC1_Init+0x6c>
  {
    Error_Handler();
 8001d0c:	f002 ffcb 	bl	8004ca6 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */
  HAL_ADCEx_Calibration_Start(&hadc1);              /* ADC */
 8001d10:	4803      	ldr	r0, [pc, #12]	@ (8001d20 <MX_ADC1_Init+0x7c>)
 8001d12:	f009 fc15 	bl	800b540 <HAL_ADCEx_Calibration_Start>
  /* USER CODE END ADC1_Init 2 */

}
 8001d16:	bf00      	nop
 8001d18:	3710      	adds	r7, #16
 8001d1a:	46bd      	mov	sp, r7
 8001d1c:	bd80      	pop	{r7, pc}
 8001d1e:	bf00      	nop
 8001d20:	2000027c 	.word	0x2000027c
 8001d24:	40012400 	.word	0x40012400

08001d28 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 8001d28:	b580      	push	{r7, lr}
 8001d2a:	b088      	sub	sp, #32
 8001d2c:	af00      	add	r7, sp, #0
 8001d2e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001d30:	f107 0310 	add.w	r3, r7, #16
 8001d34:	2200      	movs	r2, #0
 8001d36:	601a      	str	r2, [r3, #0]
 8001d38:	605a      	str	r2, [r3, #4]
 8001d3a:	609a      	str	r2, [r3, #8]
 8001d3c:	60da      	str	r2, [r3, #12]
  if(adcHandle->Instance==ADC1)
 8001d3e:	687b      	ldr	r3, [r7, #4]
 8001d40:	681b      	ldr	r3, [r3, #0]
 8001d42:	4a14      	ldr	r2, [pc, #80]	@ (8001d94 <HAL_ADC_MspInit+0x6c>)
 8001d44:	4293      	cmp	r3, r2
 8001d46:	d121      	bne.n	8001d8c <HAL_ADC_MspInit+0x64>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* ADC1 clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8001d48:	4b13      	ldr	r3, [pc, #76]	@ (8001d98 <HAL_ADC_MspInit+0x70>)
 8001d4a:	699b      	ldr	r3, [r3, #24]
 8001d4c:	4a12      	ldr	r2, [pc, #72]	@ (8001d98 <HAL_ADC_MspInit+0x70>)
 8001d4e:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001d52:	6193      	str	r3, [r2, #24]
 8001d54:	4b10      	ldr	r3, [pc, #64]	@ (8001d98 <HAL_ADC_MspInit+0x70>)
 8001d56:	699b      	ldr	r3, [r3, #24]
 8001d58:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8001d5c:	60fb      	str	r3, [r7, #12]
 8001d5e:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001d60:	4b0d      	ldr	r3, [pc, #52]	@ (8001d98 <HAL_ADC_MspInit+0x70>)
 8001d62:	699b      	ldr	r3, [r3, #24]
 8001d64:	4a0c      	ldr	r2, [pc, #48]	@ (8001d98 <HAL_ADC_MspInit+0x70>)
 8001d66:	f043 0304 	orr.w	r3, r3, #4
 8001d6a:	6193      	str	r3, [r2, #24]
 8001d6c:	4b0a      	ldr	r3, [pc, #40]	@ (8001d98 <HAL_ADC_MspInit+0x70>)
 8001d6e:	699b      	ldr	r3, [r3, #24]
 8001d70:	f003 0304 	and.w	r3, r3, #4
 8001d74:	60bb      	str	r3, [r7, #8]
 8001d76:	68bb      	ldr	r3, [r7, #8]
    /**ADC1 GPIO Configuration
    PA1     ------> ADC1_IN1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1;
 8001d78:	2302      	movs	r3, #2
 8001d7a:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001d7c:	2303      	movs	r3, #3
 8001d7e:	617b      	str	r3, [r7, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001d80:	f107 0310 	add.w	r3, r7, #16
 8001d84:	4619      	mov	r1, r3
 8001d86:	4805      	ldr	r0, [pc, #20]	@ (8001d9c <HAL_ADC_MspInit+0x74>)
 8001d88:	f009 fed8 	bl	800bb3c <HAL_GPIO_Init>

  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 8001d8c:	bf00      	nop
 8001d8e:	3720      	adds	r7, #32
 8001d90:	46bd      	mov	sp, r7
 8001d92:	bd80      	pop	{r7, pc}
 8001d94:	40012400 	.word	0x40012400
 8001d98:	40021000 	.word	0x40021000
 8001d9c:	40010800 	.word	0x40010800

08001da0 <adc_channel_set>:
                DMA ADC_REGULAR_RANK_1
 *   @arg       1~16ADC_REGULAR_RANK_1~ADC_REGULAR_RANK_16
 * @retval      
 */
void adc_channel_set(ADC_HandleTypeDef *adc_handle, uint32_t ch, uint32_t rank, uint32_t stime)
{
 8001da0:	b580      	push	{r7, lr}
 8001da2:	b088      	sub	sp, #32
 8001da4:	af00      	add	r7, sp, #0
 8001da6:	60f8      	str	r0, [r7, #12]
 8001da8:	60b9      	str	r1, [r7, #8]
 8001daa:	607a      	str	r2, [r7, #4]
 8001dac:	603b      	str	r3, [r7, #0]
    ADC_ChannelConfTypeDef adc_ch_conf;

    adc_ch_conf.Channel = ch;                            /*  */
 8001dae:	68bb      	ldr	r3, [r7, #8]
 8001db0:	617b      	str	r3, [r7, #20]
    adc_ch_conf.Rank = rank;                             /*  */
 8001db2:	687b      	ldr	r3, [r7, #4]
 8001db4:	61bb      	str	r3, [r7, #24]
    adc_ch_conf.SamplingTime = stime;                    /*  */
 8001db6:	683b      	ldr	r3, [r7, #0]
 8001db8:	61fb      	str	r3, [r7, #28]
    HAL_ADC_ConfigChannel(adc_handle, &adc_ch_conf);     /*  */
 8001dba:	f107 0314 	add.w	r3, r7, #20
 8001dbe:	4619      	mov	r1, r3
 8001dc0:	68f8      	ldr	r0, [r7, #12]
 8001dc2:	f009 fa29 	bl	800b218 <HAL_ADC_ConfigChannel>
}
 8001dc6:	bf00      	nop
 8001dc8:	3720      	adds	r7, #32
 8001dca:	46bd      	mov	sp, r7
 8001dcc:	bd80      	pop	{r7, pc}
	...

08001dd0 <adc_get_result>:
 * @brief       ADC
 * @param       ch:  0~17ADC_CHANNEL_0~ADC_CHANNEL_17
 * @retval      
 */
uint32_t adc_get_result(uint32_t ch)
{
 8001dd0:	b580      	push	{r7, lr}
 8001dd2:	b082      	sub	sp, #8
 8001dd4:	af00      	add	r7, sp, #0
 8001dd6:	6078      	str	r0, [r7, #4]
    adc_channel_set(&hadc1 , ch, ADC_REGULAR_RANK_1, ADC_SAMPLETIME_239CYCLES_5);    /*  */
 8001dd8:	2307      	movs	r3, #7
 8001dda:	2201      	movs	r2, #1
 8001ddc:	6879      	ldr	r1, [r7, #4]
 8001dde:	4809      	ldr	r0, [pc, #36]	@ (8001e04 <adc_get_result+0x34>)
 8001de0:	f7ff ffde 	bl	8001da0 <adc_channel_set>

    HAL_ADC_Start(&hadc1);                            /* ADC */
 8001de4:	4807      	ldr	r0, [pc, #28]	@ (8001e04 <adc_get_result+0x34>)
 8001de6:	f009 f857 	bl	800ae98 <HAL_ADC_Start>
    HAL_ADC_PollForConversion(&hadc1, 10);            /*  */
 8001dea:	210a      	movs	r1, #10
 8001dec:	4805      	ldr	r0, [pc, #20]	@ (8001e04 <adc_get_result+0x34>)
 8001dee:	f009 f901 	bl	800aff4 <HAL_ADC_PollForConversion>
    return (uint16_t)HAL_ADC_GetValue(&hadc1);        /* ADC1 */
 8001df2:	4804      	ldr	r0, [pc, #16]	@ (8001e04 <adc_get_result+0x34>)
 8001df4:	f009 fa04 	bl	800b200 <HAL_ADC_GetValue>
 8001df8:	4603      	mov	r3, r0
 8001dfa:	b29b      	uxth	r3, r3
}
 8001dfc:	4618      	mov	r0, r3
 8001dfe:	3708      	adds	r7, #8
 8001e00:	46bd      	mov	sp, r7
 8001e02:	bd80      	pop	{r7, pc}
 8001e04:	2000027c 	.word	0x2000027c

08001e08 <MX_FSMC_Init>:

SRAM_HandleTypeDef hsram1;

/* FSMC initialization function */
void MX_FSMC_Init(void)
{
 8001e08:	b580      	push	{r7, lr}
 8001e0a:	b08e      	sub	sp, #56	@ 0x38
 8001e0c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FSMC_Init 0 */

  /* USER CODE END FSMC_Init 0 */

  FSMC_NORSRAM_TimingTypeDef Timing = {0};
 8001e0e:	f107 031c 	add.w	r3, r7, #28
 8001e12:	2200      	movs	r2, #0
 8001e14:	601a      	str	r2, [r3, #0]
 8001e16:	605a      	str	r2, [r3, #4]
 8001e18:	609a      	str	r2, [r3, #8]
 8001e1a:	60da      	str	r2, [r3, #12]
 8001e1c:	611a      	str	r2, [r3, #16]
 8001e1e:	615a      	str	r2, [r3, #20]
 8001e20:	619a      	str	r2, [r3, #24]
  FSMC_NORSRAM_TimingTypeDef ExtTiming = {0};
 8001e22:	463b      	mov	r3, r7
 8001e24:	2200      	movs	r2, #0
 8001e26:	601a      	str	r2, [r3, #0]
 8001e28:	605a      	str	r2, [r3, #4]
 8001e2a:	609a      	str	r2, [r3, #8]
 8001e2c:	60da      	str	r2, [r3, #12]
 8001e2e:	611a      	str	r2, [r3, #16]
 8001e30:	615a      	str	r2, [r3, #20]
 8001e32:	619a      	str	r2, [r3, #24]

  /* USER CODE END FSMC_Init 1 */

  /** Perform the SRAM1 memory initialization sequence
  */
  hsram1.Instance = FSMC_NORSRAM_DEVICE;
 8001e34:	4b30      	ldr	r3, [pc, #192]	@ (8001ef8 <MX_FSMC_Init+0xf0>)
 8001e36:	f04f 4220 	mov.w	r2, #2684354560	@ 0xa0000000
 8001e3a:	601a      	str	r2, [r3, #0]
  hsram1.Extended = FSMC_NORSRAM_EXTENDED_DEVICE;
 8001e3c:	4b2e      	ldr	r3, [pc, #184]	@ (8001ef8 <MX_FSMC_Init+0xf0>)
 8001e3e:	4a2f      	ldr	r2, [pc, #188]	@ (8001efc <MX_FSMC_Init+0xf4>)
 8001e40:	605a      	str	r2, [r3, #4]
  /* hsram1.Init */
  hsram1.Init.NSBank = FSMC_NORSRAM_BANK4;
 8001e42:	4b2d      	ldr	r3, [pc, #180]	@ (8001ef8 <MX_FSMC_Init+0xf0>)
 8001e44:	2206      	movs	r2, #6
 8001e46:	609a      	str	r2, [r3, #8]
  hsram1.Init.DataAddressMux = FSMC_DATA_ADDRESS_MUX_DISABLE;
 8001e48:	4b2b      	ldr	r3, [pc, #172]	@ (8001ef8 <MX_FSMC_Init+0xf0>)
 8001e4a:	2200      	movs	r2, #0
 8001e4c:	60da      	str	r2, [r3, #12]
  hsram1.Init.MemoryType = FSMC_MEMORY_TYPE_SRAM;
 8001e4e:	4b2a      	ldr	r3, [pc, #168]	@ (8001ef8 <MX_FSMC_Init+0xf0>)
 8001e50:	2200      	movs	r2, #0
 8001e52:	611a      	str	r2, [r3, #16]
  hsram1.Init.MemoryDataWidth = FSMC_NORSRAM_MEM_BUS_WIDTH_16;
 8001e54:	4b28      	ldr	r3, [pc, #160]	@ (8001ef8 <MX_FSMC_Init+0xf0>)
 8001e56:	2210      	movs	r2, #16
 8001e58:	615a      	str	r2, [r3, #20]
  hsram1.Init.BurstAccessMode = FSMC_BURST_ACCESS_MODE_DISABLE;
 8001e5a:	4b27      	ldr	r3, [pc, #156]	@ (8001ef8 <MX_FSMC_Init+0xf0>)
 8001e5c:	2200      	movs	r2, #0
 8001e5e:	619a      	str	r2, [r3, #24]
  hsram1.Init.WaitSignalPolarity = FSMC_WAIT_SIGNAL_POLARITY_LOW;
 8001e60:	4b25      	ldr	r3, [pc, #148]	@ (8001ef8 <MX_FSMC_Init+0xf0>)
 8001e62:	2200      	movs	r2, #0
 8001e64:	61da      	str	r2, [r3, #28]
  hsram1.Init.WrapMode = FSMC_WRAP_MODE_DISABLE;
 8001e66:	4b24      	ldr	r3, [pc, #144]	@ (8001ef8 <MX_FSMC_Init+0xf0>)
 8001e68:	2200      	movs	r2, #0
 8001e6a:	621a      	str	r2, [r3, #32]
  hsram1.Init.WaitSignalActive = FSMC_WAIT_TIMING_BEFORE_WS;
 8001e6c:	4b22      	ldr	r3, [pc, #136]	@ (8001ef8 <MX_FSMC_Init+0xf0>)
 8001e6e:	2200      	movs	r2, #0
 8001e70:	625a      	str	r2, [r3, #36]	@ 0x24
  hsram1.Init.WriteOperation = FSMC_WRITE_OPERATION_ENABLE;
 8001e72:	4b21      	ldr	r3, [pc, #132]	@ (8001ef8 <MX_FSMC_Init+0xf0>)
 8001e74:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8001e78:	629a      	str	r2, [r3, #40]	@ 0x28
  hsram1.Init.WaitSignal = FSMC_WAIT_SIGNAL_DISABLE;
 8001e7a:	4b1f      	ldr	r3, [pc, #124]	@ (8001ef8 <MX_FSMC_Init+0xf0>)
 8001e7c:	2200      	movs	r2, #0
 8001e7e:	62da      	str	r2, [r3, #44]	@ 0x2c
  hsram1.Init.ExtendedMode = FSMC_EXTENDED_MODE_ENABLE;
 8001e80:	4b1d      	ldr	r3, [pc, #116]	@ (8001ef8 <MX_FSMC_Init+0xf0>)
 8001e82:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8001e86:	631a      	str	r2, [r3, #48]	@ 0x30
  hsram1.Init.AsynchronousWait = FSMC_ASYNCHRONOUS_WAIT_DISABLE;
 8001e88:	4b1b      	ldr	r3, [pc, #108]	@ (8001ef8 <MX_FSMC_Init+0xf0>)
 8001e8a:	2200      	movs	r2, #0
 8001e8c:	635a      	str	r2, [r3, #52]	@ 0x34
  hsram1.Init.WriteBurst = FSMC_WRITE_BURST_DISABLE;
 8001e8e:	4b1a      	ldr	r3, [pc, #104]	@ (8001ef8 <MX_FSMC_Init+0xf0>)
 8001e90:	2200      	movs	r2, #0
 8001e92:	639a      	str	r2, [r3, #56]	@ 0x38
  /* Timing */
  Timing.AddressSetupTime = 0;
 8001e94:	2300      	movs	r3, #0
 8001e96:	61fb      	str	r3, [r7, #28]
  Timing.AddressHoldTime = 15;
 8001e98:	230f      	movs	r3, #15
 8001e9a:	623b      	str	r3, [r7, #32]
  Timing.DataSetupTime = 15;
 8001e9c:	230f      	movs	r3, #15
 8001e9e:	627b      	str	r3, [r7, #36]	@ 0x24
  Timing.BusTurnAroundDuration = 15;
 8001ea0:	230f      	movs	r3, #15
 8001ea2:	62bb      	str	r3, [r7, #40]	@ 0x28
  Timing.CLKDivision = 16;
 8001ea4:	2310      	movs	r3, #16
 8001ea6:	62fb      	str	r3, [r7, #44]	@ 0x2c
  Timing.DataLatency = 17;
 8001ea8:	2311      	movs	r3, #17
 8001eaa:	633b      	str	r3, [r7, #48]	@ 0x30
  Timing.AccessMode = FSMC_ACCESS_MODE_A;
 8001eac:	2300      	movs	r3, #0
 8001eae:	637b      	str	r3, [r7, #52]	@ 0x34
  /* ExtTiming */
  ExtTiming.AddressSetupTime = 0;
 8001eb0:	2300      	movs	r3, #0
 8001eb2:	603b      	str	r3, [r7, #0]
  ExtTiming.AddressHoldTime = 15;
 8001eb4:	230f      	movs	r3, #15
 8001eb6:	607b      	str	r3, [r7, #4]
  ExtTiming.DataSetupTime = 1;
 8001eb8:	2301      	movs	r3, #1
 8001eba:	60bb      	str	r3, [r7, #8]
  ExtTiming.BusTurnAroundDuration = 15;
 8001ebc:	230f      	movs	r3, #15
 8001ebe:	60fb      	str	r3, [r7, #12]
  ExtTiming.CLKDivision = 16;
 8001ec0:	2310      	movs	r3, #16
 8001ec2:	613b      	str	r3, [r7, #16]
  ExtTiming.DataLatency = 17;
 8001ec4:	2311      	movs	r3, #17
 8001ec6:	617b      	str	r3, [r7, #20]
  ExtTiming.AccessMode = FSMC_ACCESS_MODE_A;
 8001ec8:	2300      	movs	r3, #0
 8001eca:	61bb      	str	r3, [r7, #24]

  if (HAL_SRAM_Init(&hsram1, &Timing, &ExtTiming) != HAL_OK)
 8001ecc:	463a      	mov	r2, r7
 8001ece:	f107 031c 	add.w	r3, r7, #28
 8001ed2:	4619      	mov	r1, r3
 8001ed4:	4808      	ldr	r0, [pc, #32]	@ (8001ef8 <MX_FSMC_Init+0xf0>)
 8001ed6:	f00a fd93 	bl	800ca00 <HAL_SRAM_Init>
 8001eda:	4603      	mov	r3, r0
 8001edc:	2b00      	cmp	r3, #0
 8001ede:	d001      	beq.n	8001ee4 <MX_FSMC_Init+0xdc>
  {
    Error_Handler( );
 8001ee0:	f002 fee1 	bl	8004ca6 <Error_Handler>
  }

  /** Disconnect NADV
  */

  __HAL_AFIO_FSMCNADV_DISCONNECTED();
 8001ee4:	4b06      	ldr	r3, [pc, #24]	@ (8001f00 <MX_FSMC_Init+0xf8>)
 8001ee6:	69db      	ldr	r3, [r3, #28]
 8001ee8:	4a05      	ldr	r2, [pc, #20]	@ (8001f00 <MX_FSMC_Init+0xf8>)
 8001eea:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8001eee:	61d3      	str	r3, [r2, #28]

  /* USER CODE BEGIN FSMC_Init 2 */

  /* USER CODE END FSMC_Init 2 */
}
 8001ef0:	bf00      	nop
 8001ef2:	3738      	adds	r7, #56	@ 0x38
 8001ef4:	46bd      	mov	sp, r7
 8001ef6:	bd80      	pop	{r7, pc}
 8001ef8:	200002ac 	.word	0x200002ac
 8001efc:	a0000104 	.word	0xa0000104
 8001f00:	40010000 	.word	0x40010000

08001f04 <HAL_FSMC_MspInit>:

static uint32_t FSMC_Initialized = 0;

static void HAL_FSMC_MspInit(void){
 8001f04:	b580      	push	{r7, lr}
 8001f06:	b086      	sub	sp, #24
 8001f08:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FSMC_MspInit 0 */

  /* USER CODE END FSMC_MspInit 0 */
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001f0a:	f107 0308 	add.w	r3, r7, #8
 8001f0e:	2200      	movs	r2, #0
 8001f10:	601a      	str	r2, [r3, #0]
 8001f12:	605a      	str	r2, [r3, #4]
 8001f14:	609a      	str	r2, [r3, #8]
 8001f16:	60da      	str	r2, [r3, #12]
  if (FSMC_Initialized) {
 8001f18:	4b1f      	ldr	r3, [pc, #124]	@ (8001f98 <HAL_FSMC_MspInit+0x94>)
 8001f1a:	681b      	ldr	r3, [r3, #0]
 8001f1c:	2b00      	cmp	r3, #0
 8001f1e:	d136      	bne.n	8001f8e <HAL_FSMC_MspInit+0x8a>
    return;
  }
  FSMC_Initialized = 1;
 8001f20:	4b1d      	ldr	r3, [pc, #116]	@ (8001f98 <HAL_FSMC_MspInit+0x94>)
 8001f22:	2201      	movs	r2, #1
 8001f24:	601a      	str	r2, [r3, #0]

  /* Peripheral clock enable */
  __HAL_RCC_FSMC_CLK_ENABLE();
 8001f26:	4b1d      	ldr	r3, [pc, #116]	@ (8001f9c <HAL_FSMC_MspInit+0x98>)
 8001f28:	695b      	ldr	r3, [r3, #20]
 8001f2a:	4a1c      	ldr	r2, [pc, #112]	@ (8001f9c <HAL_FSMC_MspInit+0x98>)
 8001f2c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001f30:	6153      	str	r3, [r2, #20]
 8001f32:	4b1a      	ldr	r3, [pc, #104]	@ (8001f9c <HAL_FSMC_MspInit+0x98>)
 8001f34:	695b      	ldr	r3, [r3, #20]
 8001f36:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001f3a:	607b      	str	r3, [r7, #4]
 8001f3c:	687b      	ldr	r3, [r7, #4]
  PD4   ------> FSMC_NOE
  PD5   ------> FSMC_NWE
  PG12   ------> FSMC_NE4
  */
  /* GPIO_InitStruct */
  GPIO_InitStruct.Pin = LCD_RS_Pin|LCD_CS_Pin;
 8001f3e:	f241 0301 	movw	r3, #4097	@ 0x1001
 8001f42:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001f44:	2302      	movs	r3, #2
 8001f46:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001f48:	2303      	movs	r3, #3
 8001f4a:	617b      	str	r3, [r7, #20]

  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8001f4c:	f107 0308 	add.w	r3, r7, #8
 8001f50:	4619      	mov	r1, r3
 8001f52:	4813      	ldr	r0, [pc, #76]	@ (8001fa0 <HAL_FSMC_MspInit+0x9c>)
 8001f54:	f009 fdf2 	bl	800bb3c <HAL_GPIO_Init>

  /* GPIO_InitStruct */
  GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10
 8001f58:	f64f 7380 	movw	r3, #65408	@ 0xff80
 8001f5c:	60bb      	str	r3, [r7, #8]
                          |GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14
                          |GPIO_PIN_15;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001f5e:	2302      	movs	r3, #2
 8001f60:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001f62:	2303      	movs	r3, #3
 8001f64:	617b      	str	r3, [r7, #20]

  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001f66:	f107 0308 	add.w	r3, r7, #8
 8001f6a:	4619      	mov	r1, r3
 8001f6c:	480d      	ldr	r0, [pc, #52]	@ (8001fa4 <HAL_FSMC_MspInit+0xa0>)
 8001f6e:	f009 fde5 	bl	800bb3c <HAL_GPIO_Init>

  /* GPIO_InitStruct */
  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_14
 8001f72:	f24c 7333 	movw	r3, #50995	@ 0xc733
 8001f76:	60bb      	str	r3, [r7, #8]
                          |GPIO_PIN_15|GPIO_PIN_0|GPIO_PIN_1|LCD_RD_Pin
                          |LCD_WR_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001f78:	2302      	movs	r3, #2
 8001f7a:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001f7c:	2303      	movs	r3, #3
 8001f7e:	617b      	str	r3, [r7, #20]

  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001f80:	f107 0308 	add.w	r3, r7, #8
 8001f84:	4619      	mov	r1, r3
 8001f86:	4808      	ldr	r0, [pc, #32]	@ (8001fa8 <HAL_FSMC_MspInit+0xa4>)
 8001f88:	f009 fdd8 	bl	800bb3c <HAL_GPIO_Init>
 8001f8c:	e000      	b.n	8001f90 <HAL_FSMC_MspInit+0x8c>
    return;
 8001f8e:	bf00      	nop

  /* USER CODE BEGIN FSMC_MspInit 1 */

  /* USER CODE END FSMC_MspInit 1 */
}
 8001f90:	3718      	adds	r7, #24
 8001f92:	46bd      	mov	sp, r7
 8001f94:	bd80      	pop	{r7, pc}
 8001f96:	bf00      	nop
 8001f98:	200002f4 	.word	0x200002f4
 8001f9c:	40021000 	.word	0x40021000
 8001fa0:	40012000 	.word	0x40012000
 8001fa4:	40011800 	.word	0x40011800
 8001fa8:	40011400 	.word	0x40011400

08001fac <HAL_SRAM_MspInit>:

void HAL_SRAM_MspInit(SRAM_HandleTypeDef* sramHandle){
 8001fac:	b580      	push	{r7, lr}
 8001fae:	b082      	sub	sp, #8
 8001fb0:	af00      	add	r7, sp, #0
 8001fb2:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN SRAM_MspInit 0 */

  /* USER CODE END SRAM_MspInit 0 */
  HAL_FSMC_MspInit();
 8001fb4:	f7ff ffa6 	bl	8001f04 <HAL_FSMC_MspInit>
  /* USER CODE BEGIN SRAM_MspInit 1 */

  /* USER CODE END SRAM_MspInit 1 */
}
 8001fb8:	bf00      	nop
 8001fba:	3708      	adds	r7, #8
 8001fbc:	46bd      	mov	sp, r7
 8001fbe:	bd80      	pop	{r7, pc}

08001fc0 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8001fc0:	b580      	push	{r7, lr}
 8001fc2:	b08a      	sub	sp, #40	@ 0x28
 8001fc4:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001fc6:	f107 0318 	add.w	r3, r7, #24
 8001fca:	2200      	movs	r2, #0
 8001fcc:	601a      	str	r2, [r3, #0]
 8001fce:	605a      	str	r2, [r3, #4]
 8001fd0:	609a      	str	r2, [r3, #8]
 8001fd2:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8001fd4:	4b43      	ldr	r3, [pc, #268]	@ (80020e4 <MX_GPIO_Init+0x124>)
 8001fd6:	699b      	ldr	r3, [r3, #24]
 8001fd8:	4a42      	ldr	r2, [pc, #264]	@ (80020e4 <MX_GPIO_Init+0x124>)
 8001fda:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8001fde:	6193      	str	r3, [r2, #24]
 8001fe0:	4b40      	ldr	r3, [pc, #256]	@ (80020e4 <MX_GPIO_Init+0x124>)
 8001fe2:	699b      	ldr	r3, [r3, #24]
 8001fe4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001fe8:	617b      	str	r3, [r7, #20]
 8001fea:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001fec:	4b3d      	ldr	r3, [pc, #244]	@ (80020e4 <MX_GPIO_Init+0x124>)
 8001fee:	699b      	ldr	r3, [r3, #24]
 8001ff0:	4a3c      	ldr	r2, [pc, #240]	@ (80020e4 <MX_GPIO_Init+0x124>)
 8001ff2:	f043 0310 	orr.w	r3, r3, #16
 8001ff6:	6193      	str	r3, [r2, #24]
 8001ff8:	4b3a      	ldr	r3, [pc, #232]	@ (80020e4 <MX_GPIO_Init+0x124>)
 8001ffa:	699b      	ldr	r3, [r3, #24]
 8001ffc:	f003 0310 	and.w	r3, r3, #16
 8002000:	613b      	str	r3, [r7, #16]
 8002002:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8002004:	4b37      	ldr	r3, [pc, #220]	@ (80020e4 <MX_GPIO_Init+0x124>)
 8002006:	699b      	ldr	r3, [r3, #24]
 8002008:	4a36      	ldr	r2, [pc, #216]	@ (80020e4 <MX_GPIO_Init+0x124>)
 800200a:	f043 0304 	orr.w	r3, r3, #4
 800200e:	6193      	str	r3, [r2, #24]
 8002010:	4b34      	ldr	r3, [pc, #208]	@ (80020e4 <MX_GPIO_Init+0x124>)
 8002012:	699b      	ldr	r3, [r3, #24]
 8002014:	f003 0304 	and.w	r3, r3, #4
 8002018:	60fb      	str	r3, [r7, #12]
 800201a:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800201c:	4b31      	ldr	r3, [pc, #196]	@ (80020e4 <MX_GPIO_Init+0x124>)
 800201e:	699b      	ldr	r3, [r3, #24]
 8002020:	4a30      	ldr	r2, [pc, #192]	@ (80020e4 <MX_GPIO_Init+0x124>)
 8002022:	f043 0308 	orr.w	r3, r3, #8
 8002026:	6193      	str	r3, [r2, #24]
 8002028:	4b2e      	ldr	r3, [pc, #184]	@ (80020e4 <MX_GPIO_Init+0x124>)
 800202a:	699b      	ldr	r3, [r3, #24]
 800202c:	f003 0308 	and.w	r3, r3, #8
 8002030:	60bb      	str	r3, [r7, #8]
 8002032:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8002034:	4b2b      	ldr	r3, [pc, #172]	@ (80020e4 <MX_GPIO_Init+0x124>)
 8002036:	699b      	ldr	r3, [r3, #24]
 8002038:	4a2a      	ldr	r2, [pc, #168]	@ (80020e4 <MX_GPIO_Init+0x124>)
 800203a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800203e:	6193      	str	r3, [r2, #24]
 8002040:	4b28      	ldr	r3, [pc, #160]	@ (80020e4 <MX_GPIO_Init+0x124>)
 8002042:	699b      	ldr	r3, [r3, #24]
 8002044:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002048:	607b      	str	r3, [r7, #4]
 800204a:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800204c:	4b25      	ldr	r3, [pc, #148]	@ (80020e4 <MX_GPIO_Init+0x124>)
 800204e:	699b      	ldr	r3, [r3, #24]
 8002050:	4a24      	ldr	r2, [pc, #144]	@ (80020e4 <MX_GPIO_Init+0x124>)
 8002052:	f043 0320 	orr.w	r3, r3, #32
 8002056:	6193      	str	r3, [r2, #24]
 8002058:	4b22      	ldr	r3, [pc, #136]	@ (80020e4 <MX_GPIO_Init+0x124>)
 800205a:	699b      	ldr	r3, [r3, #24]
 800205c:	f003 0320 	and.w	r3, r3, #32
 8002060:	603b      	str	r3, [r7, #0]
 8002062:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, KEY1_Pin|KEY0_Pin|LED1_Pin, GPIO_PIN_SET);
 8002064:	2201      	movs	r2, #1
 8002066:	2138      	movs	r1, #56	@ 0x38
 8002068:	481f      	ldr	r0, [pc, #124]	@ (80020e8 <MX_GPIO_Init+0x128>)
 800206a:	f009 ff12 	bl	800be92 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LCD_BL_Pin|LED0_Pin|IIC_SCL_Pin|IIC_SDA_Pin, GPIO_PIN_SET);
 800206e:	2201      	movs	r2, #1
 8002070:	21e1      	movs	r1, #225	@ 0xe1
 8002072:	481e      	ldr	r0, [pc, #120]	@ (80020ec <MX_GPIO_Init+0x12c>)
 8002074:	f009 ff0d 	bl	800be92 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(BEEP_GPIO_Port, BEEP_Pin, GPIO_PIN_RESET);
 8002078:	2200      	movs	r2, #0
 800207a:	f44f 7180 	mov.w	r1, #256	@ 0x100
 800207e:	481b      	ldr	r0, [pc, #108]	@ (80020ec <MX_GPIO_Init+0x12c>)
 8002080:	f009 ff07 	bl	800be92 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PEPin PEPin PEPin */
  GPIO_InitStruct.Pin = KEY1_Pin|KEY0_Pin|LED1_Pin;
 8002084:	2338      	movs	r3, #56	@ 0x38
 8002086:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002088:	2301      	movs	r3, #1
 800208a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 800208c:	2301      	movs	r3, #1
 800208e:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002090:	2303      	movs	r3, #3
 8002092:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8002094:	f107 0318 	add.w	r3, r7, #24
 8002098:	4619      	mov	r1, r3
 800209a:	4813      	ldr	r0, [pc, #76]	@ (80020e8 <MX_GPIO_Init+0x128>)
 800209c:	f009 fd4e 	bl	800bb3c <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin PBPin PBPin */
  GPIO_InitStruct.Pin = LCD_BL_Pin|LED0_Pin|IIC_SCL_Pin|IIC_SDA_Pin;
 80020a0:	23e1      	movs	r3, #225	@ 0xe1
 80020a2:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80020a4:	2301      	movs	r3, #1
 80020a6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80020a8:	2301      	movs	r3, #1
 80020aa:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80020ac:	2303      	movs	r3, #3
 80020ae:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80020b0:	f107 0318 	add.w	r3, r7, #24
 80020b4:	4619      	mov	r1, r3
 80020b6:	480d      	ldr	r0, [pc, #52]	@ (80020ec <MX_GPIO_Init+0x12c>)
 80020b8:	f009 fd40 	bl	800bb3c <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = BEEP_Pin;
 80020bc:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80020c0:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80020c2:	2301      	movs	r3, #1
 80020c4:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 80020c6:	2302      	movs	r3, #2
 80020c8:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80020ca:	2303      	movs	r3, #3
 80020cc:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(BEEP_GPIO_Port, &GPIO_InitStruct);
 80020ce:	f107 0318 	add.w	r3, r7, #24
 80020d2:	4619      	mov	r1, r3
 80020d4:	4805      	ldr	r0, [pc, #20]	@ (80020ec <MX_GPIO_Init+0x12c>)
 80020d6:	f009 fd31 	bl	800bb3c <HAL_GPIO_Init>

}
 80020da:	bf00      	nop
 80020dc:	3728      	adds	r7, #40	@ 0x28
 80020de:	46bd      	mov	sp, r7
 80020e0:	bd80      	pop	{r7, pc}
 80020e2:	bf00      	nop
 80020e4:	40021000 	.word	0x40021000
 80020e8:	40011800 	.word	0x40011800
 80020ec:	40010c00 	.word	0x40010c00

080020f0 <maingui>:

PageType current_page = PAGE_MAIN;
PageType last_page;
NumType num_type = NUM_NONE;
void maingui()
{
 80020f0:	b590      	push	{r4, r7, lr}
 80020f2:	b08b      	sub	sp, #44	@ 0x2c
 80020f4:	af04      	add	r7, sp, #16
    lcd_clear(GRAY);
 80020f6:	f248 4030 	movw	r0, #33840	@ 0x8430
 80020fa:	f006 fccb 	bl	8008a94 <lcd_clear>
    g_back_color = GRAY;
 80020fe:	4ba3      	ldr	r3, [pc, #652]	@ (800238c <maingui+0x29c>)
 8002100:	f248 4230 	movw	r2, #33840	@ 0x8430
 8002104:	601a      	str	r2, [r3, #0]
    lcd_show_string(88, 25, 100, 40, 32, "Menu", BLUE);
 8002106:	231f      	movs	r3, #31
 8002108:	9302      	str	r3, [sp, #8]
 800210a:	4ba1      	ldr	r3, [pc, #644]	@ (8002390 <maingui+0x2a0>)
 800210c:	9301      	str	r3, [sp, #4]
 800210e:	2320      	movs	r3, #32
 8002110:	9300      	str	r3, [sp, #0]
 8002112:	2328      	movs	r3, #40	@ 0x28
 8002114:	2264      	movs	r2, #100	@ 0x64
 8002116:	2119      	movs	r1, #25
 8002118:	2058      	movs	r0, #88	@ 0x58
 800211a:	f006 ff6d 	bl	8008ff8 <lcd_show_string>

    // 
    uint16_t btn_w = 180, btn_h = 40;
 800211e:	23b4      	movs	r3, #180	@ 0xb4
 8002120:	82fb      	strh	r3, [r7, #22]
 8002122:	2328      	movs	r3, #40	@ 0x28
 8002124:	82bb      	strh	r3, [r7, #20]
    uint16_t btn_x = 30;
 8002126:	231e      	movs	r3, #30
 8002128:	827b      	strh	r3, [r7, #18]
    uint16_t btn1_y = 100;
 800212a:	2364      	movs	r3, #100	@ 0x64
 800212c:	823b      	strh	r3, [r7, #16]
    uint16_t btn2_y = 150;
 800212e:	2396      	movs	r3, #150	@ 0x96
 8002130:	81fb      	strh	r3, [r7, #14]
    uint16_t btn3_y = 200;
 8002132:	23c8      	movs	r3, #200	@ 0xc8
 8002134:	81bb      	strh	r3, [r7, #12]
    uint8_t font_size = 24;
 8002136:	2318      	movs	r3, #24
 8002138:	72fb      	strb	r3, [r7, #11]

    // y
    uint16_t text_y_offset = (btn_h - font_size) / 2;
 800213a:	8aba      	ldrh	r2, [r7, #20]
 800213c:	7afb      	ldrb	r3, [r7, #11]
 800213e:	1ad3      	subs	r3, r2, r3
 8002140:	0fda      	lsrs	r2, r3, #31
 8002142:	4413      	add	r3, r2
 8002144:	105b      	asrs	r3, r3, #1
 8002146:	813b      	strh	r3, [r7, #8]

    // DDS
    lcd_fill(btn_x, btn1_y, btn_x + btn_w / 2 - 6, btn1_y + btn_h, LGRAY);
 8002148:	8afb      	ldrh	r3, [r7, #22]
 800214a:	085b      	lsrs	r3, r3, #1
 800214c:	b29a      	uxth	r2, r3
 800214e:	8a7b      	ldrh	r3, [r7, #18]
 8002150:	4413      	add	r3, r2
 8002152:	b29b      	uxth	r3, r3
 8002154:	3b06      	subs	r3, #6
 8002156:	b29c      	uxth	r4, r3
 8002158:	8a3a      	ldrh	r2, [r7, #16]
 800215a:	8abb      	ldrh	r3, [r7, #20]
 800215c:	4413      	add	r3, r2
 800215e:	b29b      	uxth	r3, r3
 8002160:	8a39      	ldrh	r1, [r7, #16]
 8002162:	8a78      	ldrh	r0, [r7, #18]
 8002164:	f24c 6218 	movw	r2, #50712	@ 0xc618
 8002168:	9200      	str	r2, [sp, #0]
 800216a:	4622      	mov	r2, r4
 800216c:	f006 fcc0 	bl	8008af0 <lcd_fill>
    g_back_color = LGRAY;
 8002170:	4b86      	ldr	r3, [pc, #536]	@ (800238c <maingui+0x29c>)
 8002172:	f24c 6218 	movw	r2, #50712	@ 0xc618
 8002176:	601a      	str	r2, [r3, #0]
    lcd_draw_rectangle(btn_x, btn1_y, btn_x + btn_w / 2 - 6, btn1_y + btn_h, BLACK);
 8002178:	8afb      	ldrh	r3, [r7, #22]
 800217a:	085b      	lsrs	r3, r3, #1
 800217c:	b29a      	uxth	r2, r3
 800217e:	8a7b      	ldrh	r3, [r7, #18]
 8002180:	4413      	add	r3, r2
 8002182:	b29b      	uxth	r3, r3
 8002184:	3b06      	subs	r3, #6
 8002186:	b29c      	uxth	r4, r3
 8002188:	8a3a      	ldrh	r2, [r7, #16]
 800218a:	8abb      	ldrh	r3, [r7, #20]
 800218c:	4413      	add	r3, r2
 800218e:	b29b      	uxth	r3, r3
 8002190:	8a39      	ldrh	r1, [r7, #16]
 8002192:	8a78      	ldrh	r0, [r7, #18]
 8002194:	2200      	movs	r2, #0
 8002196:	9200      	str	r2, [sp, #0]
 8002198:	4622      	mov	r2, r4
 800219a:	f006 fd6c 	bl	8008c76 <lcd_draw_rectangle>
    lcd_show_string(btn_x + 10, btn1_y + text_y_offset, btn_w, btn_h, font_size, "DDS", BLACK);
 800219e:	8a7b      	ldrh	r3, [r7, #18]
 80021a0:	330a      	adds	r3, #10
 80021a2:	b298      	uxth	r0, r3
 80021a4:	8a3a      	ldrh	r2, [r7, #16]
 80021a6:	893b      	ldrh	r3, [r7, #8]
 80021a8:	4413      	add	r3, r2
 80021aa:	b299      	uxth	r1, r3
 80021ac:	8abc      	ldrh	r4, [r7, #20]
 80021ae:	8afa      	ldrh	r2, [r7, #22]
 80021b0:	2300      	movs	r3, #0
 80021b2:	9302      	str	r3, [sp, #8]
 80021b4:	4b77      	ldr	r3, [pc, #476]	@ (8002394 <maingui+0x2a4>)
 80021b6:	9301      	str	r3, [sp, #4]
 80021b8:	7afb      	ldrb	r3, [r7, #11]
 80021ba:	9300      	str	r3, [sp, #0]
 80021bc:	4623      	mov	r3, r4
 80021be:	f006 ff1b 	bl	8008ff8 <lcd_show_string>

    // SDD
    lcd_fill(btn_x + btn_w / 2 + 6, btn1_y, btn_x + btn_w, btn1_y + btn_h, LGRAY);
 80021c2:	8afb      	ldrh	r3, [r7, #22]
 80021c4:	085b      	lsrs	r3, r3, #1
 80021c6:	b29a      	uxth	r2, r3
 80021c8:	8a7b      	ldrh	r3, [r7, #18]
 80021ca:	4413      	add	r3, r2
 80021cc:	b29b      	uxth	r3, r3
 80021ce:	3306      	adds	r3, #6
 80021d0:	b298      	uxth	r0, r3
 80021d2:	8a7a      	ldrh	r2, [r7, #18]
 80021d4:	8afb      	ldrh	r3, [r7, #22]
 80021d6:	4413      	add	r3, r2
 80021d8:	b29c      	uxth	r4, r3
 80021da:	8a3a      	ldrh	r2, [r7, #16]
 80021dc:	8abb      	ldrh	r3, [r7, #20]
 80021de:	4413      	add	r3, r2
 80021e0:	b29b      	uxth	r3, r3
 80021e2:	8a39      	ldrh	r1, [r7, #16]
 80021e4:	f24c 6218 	movw	r2, #50712	@ 0xc618
 80021e8:	9200      	str	r2, [sp, #0]
 80021ea:	4622      	mov	r2, r4
 80021ec:	f006 fc80 	bl	8008af0 <lcd_fill>
    g_back_color = LGRAY;
 80021f0:	4b66      	ldr	r3, [pc, #408]	@ (800238c <maingui+0x29c>)
 80021f2:	f24c 6218 	movw	r2, #50712	@ 0xc618
 80021f6:	601a      	str	r2, [r3, #0]
    lcd_draw_rectangle(btn_x + btn_w / 2 + 6, btn1_y, btn_x + btn_w, btn1_y + btn_h, BLACK);
 80021f8:	8afb      	ldrh	r3, [r7, #22]
 80021fa:	085b      	lsrs	r3, r3, #1
 80021fc:	b29a      	uxth	r2, r3
 80021fe:	8a7b      	ldrh	r3, [r7, #18]
 8002200:	4413      	add	r3, r2
 8002202:	b29b      	uxth	r3, r3
 8002204:	3306      	adds	r3, #6
 8002206:	b298      	uxth	r0, r3
 8002208:	8a7a      	ldrh	r2, [r7, #18]
 800220a:	8afb      	ldrh	r3, [r7, #22]
 800220c:	4413      	add	r3, r2
 800220e:	b29c      	uxth	r4, r3
 8002210:	8a3a      	ldrh	r2, [r7, #16]
 8002212:	8abb      	ldrh	r3, [r7, #20]
 8002214:	4413      	add	r3, r2
 8002216:	b29b      	uxth	r3, r3
 8002218:	8a39      	ldrh	r1, [r7, #16]
 800221a:	2200      	movs	r2, #0
 800221c:	9200      	str	r2, [sp, #0]
 800221e:	4622      	mov	r2, r4
 8002220:	f006 fd29 	bl	8008c76 <lcd_draw_rectangle>
    lcd_show_string(btn_x + btn_w / 2 + 20, btn1_y + text_y_offset, btn_w, btn_h, font_size, "SDD", BLACK);
 8002224:	8afb      	ldrh	r3, [r7, #22]
 8002226:	085b      	lsrs	r3, r3, #1
 8002228:	b29a      	uxth	r2, r3
 800222a:	8a7b      	ldrh	r3, [r7, #18]
 800222c:	4413      	add	r3, r2
 800222e:	b29b      	uxth	r3, r3
 8002230:	3314      	adds	r3, #20
 8002232:	b298      	uxth	r0, r3
 8002234:	8a3a      	ldrh	r2, [r7, #16]
 8002236:	893b      	ldrh	r3, [r7, #8]
 8002238:	4413      	add	r3, r2
 800223a:	b299      	uxth	r1, r3
 800223c:	8abc      	ldrh	r4, [r7, #20]
 800223e:	8afa      	ldrh	r2, [r7, #22]
 8002240:	2300      	movs	r3, #0
 8002242:	9302      	str	r3, [sp, #8]
 8002244:	4b54      	ldr	r3, [pc, #336]	@ (8002398 <maingui+0x2a8>)
 8002246:	9301      	str	r3, [sp, #4]
 8002248:	7afb      	ldrb	r3, [r7, #11]
 800224a:	9300      	str	r3, [sp, #0]
 800224c:	4623      	mov	r3, r4
 800224e:	f006 fed3 	bl	8008ff8 <lcd_show_string>
    
    // Learn
    lcd_fill(btn_x, btn2_y, btn_x + btn_w, btn2_y + btn_h, LGRAY);
 8002252:	8a7a      	ldrh	r2, [r7, #18]
 8002254:	8afb      	ldrh	r3, [r7, #22]
 8002256:	4413      	add	r3, r2
 8002258:	b29c      	uxth	r4, r3
 800225a:	89fa      	ldrh	r2, [r7, #14]
 800225c:	8abb      	ldrh	r3, [r7, #20]
 800225e:	4413      	add	r3, r2
 8002260:	b29b      	uxth	r3, r3
 8002262:	89f9      	ldrh	r1, [r7, #14]
 8002264:	8a78      	ldrh	r0, [r7, #18]
 8002266:	f24c 6218 	movw	r2, #50712	@ 0xc618
 800226a:	9200      	str	r2, [sp, #0]
 800226c:	4622      	mov	r2, r4
 800226e:	f006 fc3f 	bl	8008af0 <lcd_fill>
    g_back_color = LGRAY;
 8002272:	4b46      	ldr	r3, [pc, #280]	@ (800238c <maingui+0x29c>)
 8002274:	f24c 6218 	movw	r2, #50712	@ 0xc618
 8002278:	601a      	str	r2, [r3, #0]
    lcd_draw_rectangle(btn_x, btn2_y, btn_x + btn_w, btn2_y + btn_h, BLACK);
 800227a:	8a7a      	ldrh	r2, [r7, #18]
 800227c:	8afb      	ldrh	r3, [r7, #22]
 800227e:	4413      	add	r3, r2
 8002280:	b29c      	uxth	r4, r3
 8002282:	89fa      	ldrh	r2, [r7, #14]
 8002284:	8abb      	ldrh	r3, [r7, #20]
 8002286:	4413      	add	r3, r2
 8002288:	b29b      	uxth	r3, r3
 800228a:	89f9      	ldrh	r1, [r7, #14]
 800228c:	8a78      	ldrh	r0, [r7, #18]
 800228e:	2200      	movs	r2, #0
 8002290:	9200      	str	r2, [sp, #0]
 8002292:	4622      	mov	r2, r4
 8002294:	f006 fcef 	bl	8008c76 <lcd_draw_rectangle>
    lcd_show_string(btn_x + (btn_w - 10 * strlen("Learn")) / 2, btn2_y + text_y_offset, btn_w, btn_h, font_size, "Learn", BLACK);
 8002298:	8afb      	ldrh	r3, [r7, #22]
 800229a:	3b32      	subs	r3, #50	@ 0x32
 800229c:	085b      	lsrs	r3, r3, #1
 800229e:	b29a      	uxth	r2, r3
 80022a0:	8a7b      	ldrh	r3, [r7, #18]
 80022a2:	4413      	add	r3, r2
 80022a4:	b298      	uxth	r0, r3
 80022a6:	89fa      	ldrh	r2, [r7, #14]
 80022a8:	893b      	ldrh	r3, [r7, #8]
 80022aa:	4413      	add	r3, r2
 80022ac:	b299      	uxth	r1, r3
 80022ae:	8abc      	ldrh	r4, [r7, #20]
 80022b0:	8afa      	ldrh	r2, [r7, #22]
 80022b2:	2300      	movs	r3, #0
 80022b4:	9302      	str	r3, [sp, #8]
 80022b6:	4b39      	ldr	r3, [pc, #228]	@ (800239c <maingui+0x2ac>)
 80022b8:	9301      	str	r3, [sp, #4]
 80022ba:	7afb      	ldrb	r3, [r7, #11]
 80022bc:	9300      	str	r3, [sp, #0]
 80022be:	4623      	mov	r3, r4
 80022c0:	f006 fe9a 	bl	8008ff8 <lcd_show_string>

    // Explore
    lcd_fill(btn_x, btn3_y, btn_x + btn_w, btn3_y + btn_h, LGRAY);
 80022c4:	8a7a      	ldrh	r2, [r7, #18]
 80022c6:	8afb      	ldrh	r3, [r7, #22]
 80022c8:	4413      	add	r3, r2
 80022ca:	b29c      	uxth	r4, r3
 80022cc:	89ba      	ldrh	r2, [r7, #12]
 80022ce:	8abb      	ldrh	r3, [r7, #20]
 80022d0:	4413      	add	r3, r2
 80022d2:	b29b      	uxth	r3, r3
 80022d4:	89b9      	ldrh	r1, [r7, #12]
 80022d6:	8a78      	ldrh	r0, [r7, #18]
 80022d8:	f24c 6218 	movw	r2, #50712	@ 0xc618
 80022dc:	9200      	str	r2, [sp, #0]
 80022de:	4622      	mov	r2, r4
 80022e0:	f006 fc06 	bl	8008af0 <lcd_fill>
    g_back_color = LGRAY;
 80022e4:	4b29      	ldr	r3, [pc, #164]	@ (800238c <maingui+0x29c>)
 80022e6:	f24c 6218 	movw	r2, #50712	@ 0xc618
 80022ea:	601a      	str	r2, [r3, #0]
    lcd_draw_rectangle(btn_x, btn3_y, btn_x + btn_w, btn3_y + btn_h, BLACK);
 80022ec:	8a7a      	ldrh	r2, [r7, #18]
 80022ee:	8afb      	ldrh	r3, [r7, #22]
 80022f0:	4413      	add	r3, r2
 80022f2:	b29c      	uxth	r4, r3
 80022f4:	89ba      	ldrh	r2, [r7, #12]
 80022f6:	8abb      	ldrh	r3, [r7, #20]
 80022f8:	4413      	add	r3, r2
 80022fa:	b29b      	uxth	r3, r3
 80022fc:	89b9      	ldrh	r1, [r7, #12]
 80022fe:	8a78      	ldrh	r0, [r7, #18]
 8002300:	2200      	movs	r2, #0
 8002302:	9200      	str	r2, [sp, #0]
 8002304:	4622      	mov	r2, r4
 8002306:	f006 fcb6 	bl	8008c76 <lcd_draw_rectangle>
    lcd_show_string(btn_x + (btn_w - 10 * strlen("Explore")) / 2, btn3_y + text_y_offset, btn_w, btn_h, font_size, "Explore", BLACK);
 800230a:	8afb      	ldrh	r3, [r7, #22]
 800230c:	3b46      	subs	r3, #70	@ 0x46
 800230e:	085b      	lsrs	r3, r3, #1
 8002310:	b29a      	uxth	r2, r3
 8002312:	8a7b      	ldrh	r3, [r7, #18]
 8002314:	4413      	add	r3, r2
 8002316:	b298      	uxth	r0, r3
 8002318:	89ba      	ldrh	r2, [r7, #12]
 800231a:	893b      	ldrh	r3, [r7, #8]
 800231c:	4413      	add	r3, r2
 800231e:	b299      	uxth	r1, r3
 8002320:	8abc      	ldrh	r4, [r7, #20]
 8002322:	8afa      	ldrh	r2, [r7, #22]
 8002324:	2300      	movs	r3, #0
 8002326:	9302      	str	r3, [sp, #8]
 8002328:	4b1d      	ldr	r3, [pc, #116]	@ (80023a0 <maingui+0x2b0>)
 800232a:	9301      	str	r3, [sp, #4]
 800232c:	7afb      	ldrb	r3, [r7, #11]
 800232e:	9300      	str	r3, [sp, #0]
 8002330:	4623      	mov	r3, r4
 8002332:	f006 fe61 	bl	8008ff8 <lcd_show_string>

    // INFO
	g_back_color = GRAY;
 8002336:	4b15      	ldr	r3, [pc, #84]	@ (800238c <maingui+0x29c>)
 8002338:	f248 4230 	movw	r2, #33840	@ 0x8430
 800233c:	601a      	str	r2, [r3, #0]
    lcd_show_string(3, 305, 40, 16, 12, "INFO", RED);
 800233e:	f44f 4378 	mov.w	r3, #63488	@ 0xf800
 8002342:	9302      	str	r3, [sp, #8]
 8002344:	4b17      	ldr	r3, [pc, #92]	@ (80023a4 <maingui+0x2b4>)
 8002346:	9301      	str	r3, [sp, #4]
 8002348:	230c      	movs	r3, #12
 800234a:	9300      	str	r3, [sp, #0]
 800234c:	2310      	movs	r3, #16
 800234e:	2228      	movs	r2, #40	@ 0x28
 8002350:	f240 1131 	movw	r1, #305	@ 0x131
 8002354:	2003      	movs	r0, #3
 8002356:	f006 fe4f 	bl	8008ff8 <lcd_show_string>

    // Author
    lcd_show_string(201, 305, 40, 16, 12, "Author", RED);
 800235a:	f44f 4378 	mov.w	r3, #63488	@ 0xf800
 800235e:	9302      	str	r3, [sp, #8]
 8002360:	4b11      	ldr	r3, [pc, #68]	@ (80023a8 <maingui+0x2b8>)
 8002362:	9301      	str	r3, [sp, #4]
 8002364:	230c      	movs	r3, #12
 8002366:	9300      	str	r3, [sp, #0]
 8002368:	2310      	movs	r3, #16
 800236a:	2228      	movs	r2, #40	@ 0x28
 800236c:	f240 1131 	movw	r1, #305	@ 0x131
 8002370:	20c9      	movs	r0, #201	@ 0xc9
 8002372:	f006 fe41 	bl	8008ff8 <lcd_show_string>



    // 
    while (1) {
        tp_dev.scan(0);
 8002376:	4b0d      	ldr	r3, [pc, #52]	@ (80023ac <maingui+0x2bc>)
 8002378:	685b      	ldr	r3, [r3, #4]
 800237a:	2000      	movs	r0, #0
 800237c:	4798      	blx	r3
        if (tp_dev.sta & TP_PRES_DOWN) {
 800237e:	4b0b      	ldr	r3, [pc, #44]	@ (80023ac <maingui+0x2bc>)
 8002380:	8e9b      	ldrh	r3, [r3, #52]	@ 0x34
 8002382:	b21b      	sxth	r3, r3
 8002384:	2b00      	cmp	r3, #0
 8002386:	f280 80ce 	bge.w	8002526 <maingui+0x436>
 800238a:	e011      	b.n	80023b0 <maingui+0x2c0>
 800238c:	2000001c 	.word	0x2000001c
 8002390:	080133b8 	.word	0x080133b8
 8002394:	080133c0 	.word	0x080133c0
 8002398:	080133c4 	.word	0x080133c4
 800239c:	080133c8 	.word	0x080133c8
 80023a0:	080133d0 	.word	0x080133d0
 80023a4:	080133d8 	.word	0x080133d8
 80023a8:	080133e0 	.word	0x080133e0
 80023ac:	20000024 	.word	0x20000024
			LED0(0);
 80023b0:	2200      	movs	r2, #0
 80023b2:	2120      	movs	r1, #32
 80023b4:	4862      	ldr	r0, [pc, #392]	@ (8002540 <maingui+0x450>)
 80023b6:	f009 fd6c 	bl	800be92 <HAL_GPIO_WritePin>
            uint16_t tx = tp_dev.x[0], ty = tp_dev.y[0];
 80023ba:	4b62      	ldr	r3, [pc, #392]	@ (8002544 <maingui+0x454>)
 80023bc:	899b      	ldrh	r3, [r3, #12]
 80023be:	80fb      	strh	r3, [r7, #6]
 80023c0:	4b60      	ldr	r3, [pc, #384]	@ (8002544 <maingui+0x454>)
 80023c2:	8c1b      	ldrh	r3, [r3, #32]
 80023c4:	80bb      	strh	r3, [r7, #4]
            // DDS
            if (tx > btn_x && tx < btn1_y && btn_x + btn_w / 2 - 6 && ty > btn1_y && ty < btn1_y + btn_h) {
 80023c6:	88fa      	ldrh	r2, [r7, #6]
 80023c8:	8a7b      	ldrh	r3, [r7, #18]
 80023ca:	429a      	cmp	r2, r3
 80023cc:	d91c      	bls.n	8002408 <maingui+0x318>
 80023ce:	88fa      	ldrh	r2, [r7, #6]
 80023d0:	8a3b      	ldrh	r3, [r7, #16]
 80023d2:	429a      	cmp	r2, r3
 80023d4:	d218      	bcs.n	8002408 <maingui+0x318>
 80023d6:	8a7b      	ldrh	r3, [r7, #18]
 80023d8:	8afa      	ldrh	r2, [r7, #22]
 80023da:	0852      	lsrs	r2, r2, #1
 80023dc:	b292      	uxth	r2, r2
 80023de:	4413      	add	r3, r2
 80023e0:	2b06      	cmp	r3, #6
 80023e2:	d011      	beq.n	8002408 <maingui+0x318>
 80023e4:	88ba      	ldrh	r2, [r7, #4]
 80023e6:	8a3b      	ldrh	r3, [r7, #16]
 80023e8:	429a      	cmp	r2, r3
 80023ea:	d90d      	bls.n	8002408 <maingui+0x318>
 80023ec:	88ba      	ldrh	r2, [r7, #4]
 80023ee:	8a39      	ldrh	r1, [r7, #16]
 80023f0:	8abb      	ldrh	r3, [r7, #20]
 80023f2:	440b      	add	r3, r1
 80023f4:	429a      	cmp	r2, r3
 80023f6:	da07      	bge.n	8002408 <maingui+0x318>
                last_page = current_page; //    
 80023f8:	4b53      	ldr	r3, [pc, #332]	@ (8002548 <maingui+0x458>)
 80023fa:	781a      	ldrb	r2, [r3, #0]
 80023fc:	4b53      	ldr	r3, [pc, #332]	@ (800254c <maingui+0x45c>)
 80023fe:	701a      	strb	r2, [r3, #0]
                current_page = PAGE_DDS;
 8002400:	4b51      	ldr	r3, [pc, #324]	@ (8002548 <maingui+0x458>)
 8002402:	2201      	movs	r2, #1
 8002404:	701a      	strb	r2, [r3, #0]
                return;
 8002406:	e097      	b.n	8002538 <maingui+0x448>
            }
            // SDD
            if (tx > btn_x + btn_w / 2 + 6 && tx < btn_x + btn_w && ty > btn1_y && ty < btn1_y + btn_h) {
 8002408:	88fa      	ldrh	r2, [r7, #6]
 800240a:	8a7b      	ldrh	r3, [r7, #18]
 800240c:	8af9      	ldrh	r1, [r7, #22]
 800240e:	0849      	lsrs	r1, r1, #1
 8002410:	b289      	uxth	r1, r1
 8002412:	440b      	add	r3, r1
 8002414:	3306      	adds	r3, #6
 8002416:	429a      	cmp	r2, r3
 8002418:	dd17      	ble.n	800244a <maingui+0x35a>
 800241a:	88fa      	ldrh	r2, [r7, #6]
 800241c:	8a79      	ldrh	r1, [r7, #18]
 800241e:	8afb      	ldrh	r3, [r7, #22]
 8002420:	440b      	add	r3, r1
 8002422:	429a      	cmp	r2, r3
 8002424:	da11      	bge.n	800244a <maingui+0x35a>
 8002426:	88ba      	ldrh	r2, [r7, #4]
 8002428:	8a3b      	ldrh	r3, [r7, #16]
 800242a:	429a      	cmp	r2, r3
 800242c:	d90d      	bls.n	800244a <maingui+0x35a>
 800242e:	88ba      	ldrh	r2, [r7, #4]
 8002430:	8a39      	ldrh	r1, [r7, #16]
 8002432:	8abb      	ldrh	r3, [r7, #20]
 8002434:	440b      	add	r3, r1
 8002436:	429a      	cmp	r2, r3
 8002438:	da07      	bge.n	800244a <maingui+0x35a>
                last_page = current_page; //    
 800243a:	4b43      	ldr	r3, [pc, #268]	@ (8002548 <maingui+0x458>)
 800243c:	781a      	ldrb	r2, [r3, #0]
 800243e:	4b43      	ldr	r3, [pc, #268]	@ (800254c <maingui+0x45c>)
 8002440:	701a      	strb	r2, [r3, #0]
                current_page = PAGE_SDD;
 8002442:	4b41      	ldr	r3, [pc, #260]	@ (8002548 <maingui+0x458>)
 8002444:	2202      	movs	r2, #2
 8002446:	701a      	strb	r2, [r3, #0]
                return;
 8002448:	e076      	b.n	8002538 <maingui+0x448>
            }
            // learn
            if (tx > btn_x && tx < btn_x + btn_w && ty > btn2_y && ty < btn2_y + btn_h) {
 800244a:	88fa      	ldrh	r2, [r7, #6]
 800244c:	8a7b      	ldrh	r3, [r7, #18]
 800244e:	429a      	cmp	r2, r3
 8002450:	d917      	bls.n	8002482 <maingui+0x392>
 8002452:	88fa      	ldrh	r2, [r7, #6]
 8002454:	8a79      	ldrh	r1, [r7, #18]
 8002456:	8afb      	ldrh	r3, [r7, #22]
 8002458:	440b      	add	r3, r1
 800245a:	429a      	cmp	r2, r3
 800245c:	da11      	bge.n	8002482 <maingui+0x392>
 800245e:	88ba      	ldrh	r2, [r7, #4]
 8002460:	89fb      	ldrh	r3, [r7, #14]
 8002462:	429a      	cmp	r2, r3
 8002464:	d90d      	bls.n	8002482 <maingui+0x392>
 8002466:	88ba      	ldrh	r2, [r7, #4]
 8002468:	89f9      	ldrh	r1, [r7, #14]
 800246a:	8abb      	ldrh	r3, [r7, #20]
 800246c:	440b      	add	r3, r1
 800246e:	429a      	cmp	r2, r3
 8002470:	da07      	bge.n	8002482 <maingui+0x392>
                last_page = current_page; //    
 8002472:	4b35      	ldr	r3, [pc, #212]	@ (8002548 <maingui+0x458>)
 8002474:	781a      	ldrb	r2, [r3, #0]
 8002476:	4b35      	ldr	r3, [pc, #212]	@ (800254c <maingui+0x45c>)
 8002478:	701a      	strb	r2, [r3, #0]
                current_page = PAGE_LEARN;
 800247a:	4b33      	ldr	r3, [pc, #204]	@ (8002548 <maingui+0x458>)
 800247c:	2203      	movs	r2, #3
 800247e:	701a      	strb	r2, [r3, #0]
                return;
 8002480:	e05a      	b.n	8002538 <maingui+0x448>
            }
            // Explore
            if (tx > btn_x && tx < btn_x + btn_w && ty > btn3_y && ty < btn3_y + btn_h) {
 8002482:	88fa      	ldrh	r2, [r7, #6]
 8002484:	8a7b      	ldrh	r3, [r7, #18]
 8002486:	429a      	cmp	r2, r3
 8002488:	d917      	bls.n	80024ba <maingui+0x3ca>
 800248a:	88fa      	ldrh	r2, [r7, #6]
 800248c:	8a79      	ldrh	r1, [r7, #18]
 800248e:	8afb      	ldrh	r3, [r7, #22]
 8002490:	440b      	add	r3, r1
 8002492:	429a      	cmp	r2, r3
 8002494:	da11      	bge.n	80024ba <maingui+0x3ca>
 8002496:	88ba      	ldrh	r2, [r7, #4]
 8002498:	89bb      	ldrh	r3, [r7, #12]
 800249a:	429a      	cmp	r2, r3
 800249c:	d90d      	bls.n	80024ba <maingui+0x3ca>
 800249e:	88ba      	ldrh	r2, [r7, #4]
 80024a0:	89b9      	ldrh	r1, [r7, #12]
 80024a2:	8abb      	ldrh	r3, [r7, #20]
 80024a4:	440b      	add	r3, r1
 80024a6:	429a      	cmp	r2, r3
 80024a8:	da07      	bge.n	80024ba <maingui+0x3ca>
                last_page = current_page; //    
 80024aa:	4b27      	ldr	r3, [pc, #156]	@ (8002548 <maingui+0x458>)
 80024ac:	781a      	ldrb	r2, [r3, #0]
 80024ae:	4b27      	ldr	r3, [pc, #156]	@ (800254c <maingui+0x45c>)
 80024b0:	701a      	strb	r2, [r3, #0]
                current_page = PAGE_EXPLORE;
 80024b2:	4b25      	ldr	r3, [pc, #148]	@ (8002548 <maingui+0x458>)
 80024b4:	2204      	movs	r2, #4
 80024b6:	701a      	strb	r2, [r3, #0]
                return;
 80024b8:	e03e      	b.n	8002538 <maingui+0x448>
            }
            // INFO
            if (tx > 0 && tx < 30 && ty > 303 && ty < 320) {
 80024ba:	88fb      	ldrh	r3, [r7, #6]
 80024bc:	2b00      	cmp	r3, #0
 80024be:	d012      	beq.n	80024e6 <maingui+0x3f6>
 80024c0:	88fb      	ldrh	r3, [r7, #6]
 80024c2:	2b1d      	cmp	r3, #29
 80024c4:	d80f      	bhi.n	80024e6 <maingui+0x3f6>
 80024c6:	88bb      	ldrh	r3, [r7, #4]
 80024c8:	f5b3 7f98 	cmp.w	r3, #304	@ 0x130
 80024cc:	d30b      	bcc.n	80024e6 <maingui+0x3f6>
 80024ce:	88bb      	ldrh	r3, [r7, #4]
 80024d0:	f5b3 7fa0 	cmp.w	r3, #320	@ 0x140
 80024d4:	d207      	bcs.n	80024e6 <maingui+0x3f6>
                last_page = current_page; //    
 80024d6:	4b1c      	ldr	r3, [pc, #112]	@ (8002548 <maingui+0x458>)
 80024d8:	781a      	ldrb	r2, [r3, #0]
 80024da:	4b1c      	ldr	r3, [pc, #112]	@ (800254c <maingui+0x45c>)
 80024dc:	701a      	strb	r2, [r3, #0]
                current_page = PAGE_INFO;
 80024de:	4b1a      	ldr	r3, [pc, #104]	@ (8002548 <maingui+0x458>)
 80024e0:	2207      	movs	r2, #7
 80024e2:	701a      	strb	r2, [r3, #0]
                return;
 80024e4:	e028      	b.n	8002538 <maingui+0x448>
            }
            // Author
            if (tx > 200 && tx < 240 && ty > 303 && ty < 320) {
 80024e6:	88fb      	ldrh	r3, [r7, #6]
 80024e8:	2bc8      	cmp	r3, #200	@ 0xc8
 80024ea:	d916      	bls.n	800251a <maingui+0x42a>
 80024ec:	88fb      	ldrh	r3, [r7, #6]
 80024ee:	2bef      	cmp	r3, #239	@ 0xef
 80024f0:	d813      	bhi.n	800251a <maingui+0x42a>
 80024f2:	88bb      	ldrh	r3, [r7, #4]
 80024f4:	f5b3 7f98 	cmp.w	r3, #304	@ 0x130
 80024f8:	d30f      	bcc.n	800251a <maingui+0x42a>
 80024fa:	88bb      	ldrh	r3, [r7, #4]
 80024fc:	f5b3 7fa0 	cmp.w	r3, #320	@ 0x140
 8002500:	d20b      	bcs.n	800251a <maingui+0x42a>
                last_page = current_page; //    
 8002502:	4b11      	ldr	r3, [pc, #68]	@ (8002548 <maingui+0x458>)
 8002504:	781a      	ldrb	r2, [r3, #0]
 8002506:	4b11      	ldr	r3, [pc, #68]	@ (800254c <maingui+0x45c>)
 8002508:	701a      	strb	r2, [r3, #0]
                current_page = PAGE_Author;
 800250a:	4b0f      	ldr	r3, [pc, #60]	@ (8002548 <maingui+0x458>)
 800250c:	2206      	movs	r2, #6
 800250e:	701a      	strb	r2, [r3, #0]
                return;
 8002510:	e012      	b.n	8002538 <maingui+0x448>
            }

            while (tp_dev.sta & TP_PRES_DOWN) tp_dev.scan(0);
 8002512:	4b0c      	ldr	r3, [pc, #48]	@ (8002544 <maingui+0x454>)
 8002514:	685b      	ldr	r3, [r3, #4]
 8002516:	2000      	movs	r0, #0
 8002518:	4798      	blx	r3
 800251a:	4b0a      	ldr	r3, [pc, #40]	@ (8002544 <maingui+0x454>)
 800251c:	8e9b      	ldrh	r3, [r3, #52]	@ 0x34
 800251e:	b21b      	sxth	r3, r3
 8002520:	2b00      	cmp	r3, #0
 8002522:	dbf6      	blt.n	8002512 <maingui+0x422>
 8002524:	e004      	b.n	8002530 <maingui+0x440>
        }
		else {
			LED0(1);
 8002526:	2201      	movs	r2, #1
 8002528:	2120      	movs	r1, #32
 800252a:	4805      	ldr	r0, [pc, #20]	@ (8002540 <maingui+0x450>)
 800252c:	f009 fcb1 	bl	800be92 <HAL_GPIO_WritePin>
		}
        delay_ms(20);
 8002530:	2014      	movs	r0, #20
 8002532:	f00c fba9 	bl	800ec88 <delay_ms>
        tp_dev.scan(0);
 8002536:	e71e      	b.n	8002376 <maingui+0x286>
    }
}
 8002538:	371c      	adds	r7, #28
 800253a:	46bd      	mov	sp, r7
 800253c:	bd90      	pop	{r4, r7, pc}
 800253e:	bf00      	nop
 8002540:	40010c00 	.word	0x40010c00
 8002544:	20000024 	.word	0x20000024
 8002548:	200008e0 	.word	0x200008e0
 800254c:	200008e1 	.word	0x200008e1

08002550 <ddsgui>:

void ddsgui(void)
{
 8002550:	b590      	push	{r4, r7, lr}
 8002552:	b09b      	sub	sp, #108	@ 0x6c
 8002554:	af04      	add	r7, sp, #16
    lcd_clear(GRAY);
 8002556:	f248 4030 	movw	r0, #33840	@ 0x8430
 800255a:	f006 fa9b 	bl	8008a94 <lcd_clear>
    g_back_color = GRAY;
 800255e:	4bcc      	ldr	r3, [pc, #816]	@ (8002890 <ddsgui+0x340>)
 8002560:	f248 4230 	movw	r2, #33840	@ 0x8430
 8002564:	601a      	str	r2, [r3, #0]
    lcd_show_string(96, 20, 100, 40, 32, "DDS", BLUE);
 8002566:	231f      	movs	r3, #31
 8002568:	9302      	str	r3, [sp, #8]
 800256a:	4bca      	ldr	r3, [pc, #808]	@ (8002894 <ddsgui+0x344>)
 800256c:	9301      	str	r3, [sp, #4]
 800256e:	2320      	movs	r3, #32
 8002570:	9300      	str	r3, [sp, #0]
 8002572:	2328      	movs	r3, #40	@ 0x28
 8002574:	2264      	movs	r2, #100	@ 0x64
 8002576:	2114      	movs	r1, #20
 8002578:	2060      	movs	r0, #96	@ 0x60
 800257a:	f006 fd3d 	bl	8008ff8 <lcd_show_string>

    // 
    uint16_t back_x = 10, back_y = 10, back_w = 40, back_h = 40;
 800257e:	230a      	movs	r3, #10
 8002580:	f8a7 3056 	strh.w	r3, [r7, #86]	@ 0x56
 8002584:	230a      	movs	r3, #10
 8002586:	f8a7 3054 	strh.w	r3, [r7, #84]	@ 0x54
 800258a:	2328      	movs	r3, #40	@ 0x28
 800258c:	f8a7 3052 	strh.w	r3, [r7, #82]	@ 0x52
 8002590:	2328      	movs	r3, #40	@ 0x28
 8002592:	f8a7 3050 	strh.w	r3, [r7, #80]	@ 0x50
    lcd_fill(back_x, back_y, back_x + back_w, back_y + back_h, LGRAY);
 8002596:	f8b7 2056 	ldrh.w	r2, [r7, #86]	@ 0x56
 800259a:	f8b7 3052 	ldrh.w	r3, [r7, #82]	@ 0x52
 800259e:	4413      	add	r3, r2
 80025a0:	b29c      	uxth	r4, r3
 80025a2:	f8b7 2054 	ldrh.w	r2, [r7, #84]	@ 0x54
 80025a6:	f8b7 3050 	ldrh.w	r3, [r7, #80]	@ 0x50
 80025aa:	4413      	add	r3, r2
 80025ac:	b29b      	uxth	r3, r3
 80025ae:	f8b7 1054 	ldrh.w	r1, [r7, #84]	@ 0x54
 80025b2:	f8b7 0056 	ldrh.w	r0, [r7, #86]	@ 0x56
 80025b6:	f24c 6218 	movw	r2, #50712	@ 0xc618
 80025ba:	9200      	str	r2, [sp, #0]
 80025bc:	4622      	mov	r2, r4
 80025be:	f006 fa97 	bl	8008af0 <lcd_fill>
    g_back_color = LGRAY;
 80025c2:	4bb3      	ldr	r3, [pc, #716]	@ (8002890 <ddsgui+0x340>)
 80025c4:	f24c 6218 	movw	r2, #50712	@ 0xc618
 80025c8:	601a      	str	r2, [r3, #0]
    lcd_draw_rectangle(back_x, back_y, back_x + back_w, back_y + back_h, BLACK);
 80025ca:	f8b7 2056 	ldrh.w	r2, [r7, #86]	@ 0x56
 80025ce:	f8b7 3052 	ldrh.w	r3, [r7, #82]	@ 0x52
 80025d2:	4413      	add	r3, r2
 80025d4:	b29c      	uxth	r4, r3
 80025d6:	f8b7 2054 	ldrh.w	r2, [r7, #84]	@ 0x54
 80025da:	f8b7 3050 	ldrh.w	r3, [r7, #80]	@ 0x50
 80025de:	4413      	add	r3, r2
 80025e0:	b29b      	uxth	r3, r3
 80025e2:	f8b7 1054 	ldrh.w	r1, [r7, #84]	@ 0x54
 80025e6:	f8b7 0056 	ldrh.w	r0, [r7, #86]	@ 0x56
 80025ea:	2200      	movs	r2, #0
 80025ec:	9200      	str	r2, [sp, #0]
 80025ee:	4622      	mov	r2, r4
 80025f0:	f006 fb41 	bl	8008c76 <lcd_draw_rectangle>
    lcd_show_string(back_x + 10, back_y + 4, 16, 24, 32, "<", BLACK);
 80025f4:	f8b7 3056 	ldrh.w	r3, [r7, #86]	@ 0x56
 80025f8:	330a      	adds	r3, #10
 80025fa:	b298      	uxth	r0, r3
 80025fc:	f8b7 3054 	ldrh.w	r3, [r7, #84]	@ 0x54
 8002600:	3304      	adds	r3, #4
 8002602:	b299      	uxth	r1, r3
 8002604:	2300      	movs	r3, #0
 8002606:	9302      	str	r3, [sp, #8]
 8002608:	4ba3      	ldr	r3, [pc, #652]	@ (8002898 <ddsgui+0x348>)
 800260a:	9301      	str	r3, [sp, #4]
 800260c:	2320      	movs	r3, #32
 800260e:	9300      	str	r3, [sp, #0]
 8002610:	2318      	movs	r3, #24
 8002612:	2210      	movs	r2, #16
 8002614:	f006 fcf0 	bl	8008ff8 <lcd_show_string>

    // 
    uint16_t chg_x = 160, chg_y = 20, chg_w = 65, chg_h = 40;
 8002618:	23a0      	movs	r3, #160	@ 0xa0
 800261a:	f8a7 304e 	strh.w	r3, [r7, #78]	@ 0x4e
 800261e:	2314      	movs	r3, #20
 8002620:	f8a7 304c 	strh.w	r3, [r7, #76]	@ 0x4c
 8002624:	2341      	movs	r3, #65	@ 0x41
 8002626:	f8a7 304a 	strh.w	r3, [r7, #74]	@ 0x4a
 800262a:	2328      	movs	r3, #40	@ 0x28
 800262c:	f8a7 3048 	strh.w	r3, [r7, #72]	@ 0x48
    lcd_fill(chg_x, chg_y, chg_x + chg_w, chg_y + chg_h, YELLOW);
 8002630:	f8b7 204e 	ldrh.w	r2, [r7, #78]	@ 0x4e
 8002634:	f8b7 304a 	ldrh.w	r3, [r7, #74]	@ 0x4a
 8002638:	4413      	add	r3, r2
 800263a:	b29c      	uxth	r4, r3
 800263c:	f8b7 204c 	ldrh.w	r2, [r7, #76]	@ 0x4c
 8002640:	f8b7 3048 	ldrh.w	r3, [r7, #72]	@ 0x48
 8002644:	4413      	add	r3, r2
 8002646:	b29b      	uxth	r3, r3
 8002648:	f8b7 104c 	ldrh.w	r1, [r7, #76]	@ 0x4c
 800264c:	f8b7 004e 	ldrh.w	r0, [r7, #78]	@ 0x4e
 8002650:	f64f 72e0 	movw	r2, #65504	@ 0xffe0
 8002654:	9200      	str	r2, [sp, #0]
 8002656:	4622      	mov	r2, r4
 8002658:	f006 fa4a 	bl	8008af0 <lcd_fill>
    g_back_color = YELLOW;
 800265c:	4b8c      	ldr	r3, [pc, #560]	@ (8002890 <ddsgui+0x340>)
 800265e:	f64f 72e0 	movw	r2, #65504	@ 0xffe0
 8002662:	601a      	str	r2, [r3, #0]
    lcd_draw_rectangle(chg_x, chg_y, chg_x + chg_w, chg_y + chg_h, BLACK);
 8002664:	f8b7 204e 	ldrh.w	r2, [r7, #78]	@ 0x4e
 8002668:	f8b7 304a 	ldrh.w	r3, [r7, #74]	@ 0x4a
 800266c:	4413      	add	r3, r2
 800266e:	b29c      	uxth	r4, r3
 8002670:	f8b7 204c 	ldrh.w	r2, [r7, #76]	@ 0x4c
 8002674:	f8b7 3048 	ldrh.w	r3, [r7, #72]	@ 0x48
 8002678:	4413      	add	r3, r2
 800267a:	b29b      	uxth	r3, r3
 800267c:	f8b7 104c 	ldrh.w	r1, [r7, #76]	@ 0x4c
 8002680:	f8b7 004e 	ldrh.w	r0, [r7, #78]	@ 0x4e
 8002684:	2200      	movs	r2, #0
 8002686:	9200      	str	r2, [sp, #0]
 8002688:	4622      	mov	r2, r4
 800268a:	f006 faf4 	bl	8008c76 <lcd_draw_rectangle>
    char chstr[16];
    sprintf(chstr, "CH:%d", dds_channel);
 800268e:	4b83      	ldr	r3, [pc, #524]	@ (800289c <ddsgui+0x34c>)
 8002690:	781b      	ldrb	r3, [r3, #0]
 8002692:	461a      	mov	r2, r3
 8002694:	f107 0320 	add.w	r3, r7, #32
 8002698:	4981      	ldr	r1, [pc, #516]	@ (80028a0 <ddsgui+0x350>)
 800269a:	4618      	mov	r0, r3
 800269c:	f00d fac8 	bl	800fc30 <siprintf>
    lcd_show_string(chg_x + 10, chg_y + 8, chg_w - 20, chg_h - 16, 24, chstr, BLUE);
 80026a0:	f8b7 304e 	ldrh.w	r3, [r7, #78]	@ 0x4e
 80026a4:	330a      	adds	r3, #10
 80026a6:	b298      	uxth	r0, r3
 80026a8:	f8b7 304c 	ldrh.w	r3, [r7, #76]	@ 0x4c
 80026ac:	3308      	adds	r3, #8
 80026ae:	b299      	uxth	r1, r3
 80026b0:	f8b7 304a 	ldrh.w	r3, [r7, #74]	@ 0x4a
 80026b4:	3b14      	subs	r3, #20
 80026b6:	b29a      	uxth	r2, r3
 80026b8:	f8b7 3048 	ldrh.w	r3, [r7, #72]	@ 0x48
 80026bc:	3b10      	subs	r3, #16
 80026be:	b29c      	uxth	r4, r3
 80026c0:	231f      	movs	r3, #31
 80026c2:	9302      	str	r3, [sp, #8]
 80026c4:	f107 0320 	add.w	r3, r7, #32
 80026c8:	9301      	str	r3, [sp, #4]
 80026ca:	2318      	movs	r3, #24
 80026cc:	9300      	str	r3, [sp, #0]
 80026ce:	4623      	mov	r3, r4
 80026d0:	f006 fc92 	bl	8008ff8 <lcd_show_string>

    // 
    uint16_t btn_w = 200, btn_h = 60;
 80026d4:	23c8      	movs	r3, #200	@ 0xc8
 80026d6:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46
 80026da:	233c      	movs	r3, #60	@ 0x3c
 80026dc:	f8a7 3044 	strh.w	r3, [r7, #68]	@ 0x44
    uint16_t btn_x = 20;
 80026e0:	2314      	movs	r3, #20
 80026e2:	f8a7 3042 	strh.w	r3, [r7, #66]	@ 0x42
    uint16_t btn1_y = 70;
 80026e6:	2346      	movs	r3, #70	@ 0x46
 80026e8:	f8a7 3040 	strh.w	r3, [r7, #64]	@ 0x40
    uint16_t btn2_y = 150;
 80026ec:	2396      	movs	r3, #150	@ 0x96
 80026ee:	87fb      	strh	r3, [r7, #62]	@ 0x3e
    uint16_t btn3_y = 230;
 80026f0:	23e6      	movs	r3, #230	@ 0xe6
 80026f2:	87bb      	strh	r3, [r7, #60]	@ 0x3c
    uint8_t font_size = 16;
 80026f4:	2310      	movs	r3, #16
 80026f6:	f887 303b 	strb.w	r3, [r7, #59]	@ 0x3b

    char value_str[32];

    // Frep 
    lcd_fill(btn_x, btn1_y, btn_x + btn_w, btn1_y + btn_h, LGRAY);
 80026fa:	f8b7 2042 	ldrh.w	r2, [r7, #66]	@ 0x42
 80026fe:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 8002702:	4413      	add	r3, r2
 8002704:	b29c      	uxth	r4, r3
 8002706:	f8b7 2040 	ldrh.w	r2, [r7, #64]	@ 0x40
 800270a:	f8b7 3044 	ldrh.w	r3, [r7, #68]	@ 0x44
 800270e:	4413      	add	r3, r2
 8002710:	b29b      	uxth	r3, r3
 8002712:	f8b7 1040 	ldrh.w	r1, [r7, #64]	@ 0x40
 8002716:	f8b7 0042 	ldrh.w	r0, [r7, #66]	@ 0x42
 800271a:	f24c 6218 	movw	r2, #50712	@ 0xc618
 800271e:	9200      	str	r2, [sp, #0]
 8002720:	4622      	mov	r2, r4
 8002722:	f006 f9e5 	bl	8008af0 <lcd_fill>
    g_back_color = LGRAY;
 8002726:	4b5a      	ldr	r3, [pc, #360]	@ (8002890 <ddsgui+0x340>)
 8002728:	f24c 6218 	movw	r2, #50712	@ 0xc618
 800272c:	601a      	str	r2, [r3, #0]
    lcd_draw_rectangle(btn_x, btn1_y, btn_x + btn_w, btn1_y + btn_h, BLACK);
 800272e:	f8b7 2042 	ldrh.w	r2, [r7, #66]	@ 0x42
 8002732:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 8002736:	4413      	add	r3, r2
 8002738:	b29c      	uxth	r4, r3
 800273a:	f8b7 2040 	ldrh.w	r2, [r7, #64]	@ 0x40
 800273e:	f8b7 3044 	ldrh.w	r3, [r7, #68]	@ 0x44
 8002742:	4413      	add	r3, r2
 8002744:	b29b      	uxth	r3, r3
 8002746:	f8b7 1040 	ldrh.w	r1, [r7, #64]	@ 0x40
 800274a:	f8b7 0042 	ldrh.w	r0, [r7, #66]	@ 0x42
 800274e:	2200      	movs	r2, #0
 8002750:	9200      	str	r2, [sp, #0]
 8002752:	4622      	mov	r2, r4
 8002754:	f006 fa8f 	bl	8008c76 <lcd_draw_rectangle>
    lcd_show_string(btn_x + 10, btn1_y + 8, btn_w - 20, btn_h - 16, 24, "Frep", BLACK);
 8002758:	f8b7 3042 	ldrh.w	r3, [r7, #66]	@ 0x42
 800275c:	330a      	adds	r3, #10
 800275e:	b298      	uxth	r0, r3
 8002760:	f8b7 3040 	ldrh.w	r3, [r7, #64]	@ 0x40
 8002764:	3308      	adds	r3, #8
 8002766:	b299      	uxth	r1, r3
 8002768:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 800276c:	3b14      	subs	r3, #20
 800276e:	b29a      	uxth	r2, r3
 8002770:	f8b7 3044 	ldrh.w	r3, [r7, #68]	@ 0x44
 8002774:	3b10      	subs	r3, #16
 8002776:	b29b      	uxth	r3, r3
 8002778:	2400      	movs	r4, #0
 800277a:	9402      	str	r4, [sp, #8]
 800277c:	4c49      	ldr	r4, [pc, #292]	@ (80028a4 <ddsgui+0x354>)
 800277e:	9401      	str	r4, [sp, #4]
 8002780:	2418      	movs	r4, #24
 8002782:	9400      	str	r4, [sp, #0]
 8002784:	f006 fc38 	bl	8008ff8 <lcd_show_string>
    sprintf(value_str, "%lu Hz", dds_freq[dds_channel]);
 8002788:	4b44      	ldr	r3, [pc, #272]	@ (800289c <ddsgui+0x34c>)
 800278a:	781b      	ldrb	r3, [r3, #0]
 800278c:	461a      	mov	r2, r3
 800278e:	4b46      	ldr	r3, [pc, #280]	@ (80028a8 <ddsgui+0x358>)
 8002790:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8002794:	463b      	mov	r3, r7
 8002796:	4945      	ldr	r1, [pc, #276]	@ (80028ac <ddsgui+0x35c>)
 8002798:	4618      	mov	r0, r3
 800279a:	f00d fa49 	bl	800fc30 <siprintf>
    lcd_show_string(btn_x + 100, btn1_y + 35, btn_w - 110, 20, font_size, value_str, RED);
 800279e:	f8b7 3042 	ldrh.w	r3, [r7, #66]	@ 0x42
 80027a2:	3364      	adds	r3, #100	@ 0x64
 80027a4:	b298      	uxth	r0, r3
 80027a6:	f8b7 3040 	ldrh.w	r3, [r7, #64]	@ 0x40
 80027aa:	3323      	adds	r3, #35	@ 0x23
 80027ac:	b299      	uxth	r1, r3
 80027ae:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 80027b2:	3b6e      	subs	r3, #110	@ 0x6e
 80027b4:	b29a      	uxth	r2, r3
 80027b6:	f44f 4378 	mov.w	r3, #63488	@ 0xf800
 80027ba:	9302      	str	r3, [sp, #8]
 80027bc:	463b      	mov	r3, r7
 80027be:	9301      	str	r3, [sp, #4]
 80027c0:	f897 303b 	ldrb.w	r3, [r7, #59]	@ 0x3b
 80027c4:	9300      	str	r3, [sp, #0]
 80027c6:	2314      	movs	r3, #20
 80027c8:	f006 fc16 	bl	8008ff8 <lcd_show_string>

    // Amplitudea
    lcd_fill(btn_x, btn2_y, btn_x + btn_w, btn2_y + btn_h, LGRAY);
 80027cc:	f8b7 2042 	ldrh.w	r2, [r7, #66]	@ 0x42
 80027d0:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 80027d4:	4413      	add	r3, r2
 80027d6:	b29c      	uxth	r4, r3
 80027d8:	8ffa      	ldrh	r2, [r7, #62]	@ 0x3e
 80027da:	f8b7 3044 	ldrh.w	r3, [r7, #68]	@ 0x44
 80027de:	4413      	add	r3, r2
 80027e0:	b29b      	uxth	r3, r3
 80027e2:	8ff9      	ldrh	r1, [r7, #62]	@ 0x3e
 80027e4:	f8b7 0042 	ldrh.w	r0, [r7, #66]	@ 0x42
 80027e8:	f24c 6218 	movw	r2, #50712	@ 0xc618
 80027ec:	9200      	str	r2, [sp, #0]
 80027ee:	4622      	mov	r2, r4
 80027f0:	f006 f97e 	bl	8008af0 <lcd_fill>
    g_back_color = LGRAY;
 80027f4:	4b26      	ldr	r3, [pc, #152]	@ (8002890 <ddsgui+0x340>)
 80027f6:	f24c 6218 	movw	r2, #50712	@ 0xc618
 80027fa:	601a      	str	r2, [r3, #0]
    lcd_draw_rectangle(btn_x, btn2_y, btn_x + btn_w, btn2_y + btn_h, BLACK);
 80027fc:	f8b7 2042 	ldrh.w	r2, [r7, #66]	@ 0x42
 8002800:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 8002804:	4413      	add	r3, r2
 8002806:	b29c      	uxth	r4, r3
 8002808:	8ffa      	ldrh	r2, [r7, #62]	@ 0x3e
 800280a:	f8b7 3044 	ldrh.w	r3, [r7, #68]	@ 0x44
 800280e:	4413      	add	r3, r2
 8002810:	b29b      	uxth	r3, r3
 8002812:	8ff9      	ldrh	r1, [r7, #62]	@ 0x3e
 8002814:	f8b7 0042 	ldrh.w	r0, [r7, #66]	@ 0x42
 8002818:	2200      	movs	r2, #0
 800281a:	9200      	str	r2, [sp, #0]
 800281c:	4622      	mov	r2, r4
 800281e:	f006 fa2a 	bl	8008c76 <lcd_draw_rectangle>
    lcd_show_string(btn_x + 10, btn2_y + 8, btn_w - 20, btn_h - 16, 24, "Amp", BLACK);
 8002822:	f8b7 3042 	ldrh.w	r3, [r7, #66]	@ 0x42
 8002826:	330a      	adds	r3, #10
 8002828:	b298      	uxth	r0, r3
 800282a:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 800282c:	3308      	adds	r3, #8
 800282e:	b299      	uxth	r1, r3
 8002830:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 8002834:	3b14      	subs	r3, #20
 8002836:	b29a      	uxth	r2, r3
 8002838:	f8b7 3044 	ldrh.w	r3, [r7, #68]	@ 0x44
 800283c:	3b10      	subs	r3, #16
 800283e:	b29b      	uxth	r3, r3
 8002840:	2400      	movs	r4, #0
 8002842:	9402      	str	r4, [sp, #8]
 8002844:	4c1a      	ldr	r4, [pc, #104]	@ (80028b0 <ddsgui+0x360>)
 8002846:	9401      	str	r4, [sp, #4]
 8002848:	2418      	movs	r4, #24
 800284a:	9400      	str	r4, [sp, #0]
 800284c:	f006 fbd4 	bl	8008ff8 <lcd_show_string>
    sprintf(value_str, "%u mV", dds_amp[dds_channel]);
 8002850:	4b12      	ldr	r3, [pc, #72]	@ (800289c <ddsgui+0x34c>)
 8002852:	781b      	ldrb	r3, [r3, #0]
 8002854:	461a      	mov	r2, r3
 8002856:	4b17      	ldr	r3, [pc, #92]	@ (80028b4 <ddsgui+0x364>)
 8002858:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 800285c:	461a      	mov	r2, r3
 800285e:	463b      	mov	r3, r7
 8002860:	4915      	ldr	r1, [pc, #84]	@ (80028b8 <ddsgui+0x368>)
 8002862:	4618      	mov	r0, r3
 8002864:	f00d f9e4 	bl	800fc30 <siprintf>
    lcd_show_string(btn_x + 100, btn2_y + 35, btn_w - 140, 20, font_size, value_str, RED);
 8002868:	f8b7 3042 	ldrh.w	r3, [r7, #66]	@ 0x42
 800286c:	3364      	adds	r3, #100	@ 0x64
 800286e:	b298      	uxth	r0, r3
 8002870:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 8002872:	3323      	adds	r3, #35	@ 0x23
 8002874:	b299      	uxth	r1, r3
 8002876:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 800287a:	3b8c      	subs	r3, #140	@ 0x8c
 800287c:	b29a      	uxth	r2, r3
 800287e:	f44f 4378 	mov.w	r3, #63488	@ 0xf800
 8002882:	9302      	str	r3, [sp, #8]
 8002884:	463b      	mov	r3, r7
 8002886:	9301      	str	r3, [sp, #4]
 8002888:	f897 303b 	ldrb.w	r3, [r7, #59]	@ 0x3b
 800288c:	9300      	str	r3, [sp, #0]
 800288e:	e015      	b.n	80028bc <ddsgui+0x36c>
 8002890:	2000001c 	.word	0x2000001c
 8002894:	080133c0 	.word	0x080133c0
 8002898:	080133e8 	.word	0x080133e8
 800289c:	20000318 	.word	0x20000318
 80028a0:	080133ec 	.word	0x080133ec
 80028a4:	080133f4 	.word	0x080133f4
 80028a8:	200002f8 	.word	0x200002f8
 80028ac:	080133fc 	.word	0x080133fc
 80028b0:	08013404 	.word	0x08013404
 80028b4:	20000308 	.word	0x20000308
 80028b8:	08013408 	.word	0x08013408
 80028bc:	2314      	movs	r3, #20
 80028be:	f006 fb9b 	bl	8008ff8 <lcd_show_string>

    // Phase 
    uint16_t phase_btn_w = 120;
 80028c2:	2378      	movs	r3, #120	@ 0x78
 80028c4:	873b      	strh	r3, [r7, #56]	@ 0x38
    lcd_fill(btn_x, btn3_y, btn_x + phase_btn_w, btn3_y + btn_h, LGRAY);
 80028c6:	f8b7 2042 	ldrh.w	r2, [r7, #66]	@ 0x42
 80028ca:	8f3b      	ldrh	r3, [r7, #56]	@ 0x38
 80028cc:	4413      	add	r3, r2
 80028ce:	b29c      	uxth	r4, r3
 80028d0:	8fba      	ldrh	r2, [r7, #60]	@ 0x3c
 80028d2:	f8b7 3044 	ldrh.w	r3, [r7, #68]	@ 0x44
 80028d6:	4413      	add	r3, r2
 80028d8:	b29b      	uxth	r3, r3
 80028da:	8fb9      	ldrh	r1, [r7, #60]	@ 0x3c
 80028dc:	f8b7 0042 	ldrh.w	r0, [r7, #66]	@ 0x42
 80028e0:	f24c 6218 	movw	r2, #50712	@ 0xc618
 80028e4:	9200      	str	r2, [sp, #0]
 80028e6:	4622      	mov	r2, r4
 80028e8:	f006 f902 	bl	8008af0 <lcd_fill>
    g_back_color = LGRAY;
 80028ec:	4b99      	ldr	r3, [pc, #612]	@ (8002b54 <ddsgui+0x604>)
 80028ee:	f24c 6218 	movw	r2, #50712	@ 0xc618
 80028f2:	601a      	str	r2, [r3, #0]
    lcd_draw_rectangle(btn_x, btn3_y, btn_x + phase_btn_w, btn3_y + btn_h, BLACK);
 80028f4:	f8b7 2042 	ldrh.w	r2, [r7, #66]	@ 0x42
 80028f8:	8f3b      	ldrh	r3, [r7, #56]	@ 0x38
 80028fa:	4413      	add	r3, r2
 80028fc:	b29c      	uxth	r4, r3
 80028fe:	8fba      	ldrh	r2, [r7, #60]	@ 0x3c
 8002900:	f8b7 3044 	ldrh.w	r3, [r7, #68]	@ 0x44
 8002904:	4413      	add	r3, r2
 8002906:	b29b      	uxth	r3, r3
 8002908:	8fb9      	ldrh	r1, [r7, #60]	@ 0x3c
 800290a:	f8b7 0042 	ldrh.w	r0, [r7, #66]	@ 0x42
 800290e:	2200      	movs	r2, #0
 8002910:	9200      	str	r2, [sp, #0]
 8002912:	4622      	mov	r2, r4
 8002914:	f006 f9af 	bl	8008c76 <lcd_draw_rectangle>
    lcd_show_string(btn_x + 10, btn3_y + 8, phase_btn_w - 20, btn_h - 16, 24, "Phase", BLACK);
 8002918:	f8b7 3042 	ldrh.w	r3, [r7, #66]	@ 0x42
 800291c:	330a      	adds	r3, #10
 800291e:	b298      	uxth	r0, r3
 8002920:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 8002922:	3308      	adds	r3, #8
 8002924:	b299      	uxth	r1, r3
 8002926:	8f3b      	ldrh	r3, [r7, #56]	@ 0x38
 8002928:	3b14      	subs	r3, #20
 800292a:	b29a      	uxth	r2, r3
 800292c:	f8b7 3044 	ldrh.w	r3, [r7, #68]	@ 0x44
 8002930:	3b10      	subs	r3, #16
 8002932:	b29b      	uxth	r3, r3
 8002934:	2400      	movs	r4, #0
 8002936:	9402      	str	r4, [sp, #8]
 8002938:	4c87      	ldr	r4, [pc, #540]	@ (8002b58 <ddsgui+0x608>)
 800293a:	9401      	str	r4, [sp, #4]
 800293c:	2418      	movs	r4, #24
 800293e:	9400      	str	r4, [sp, #0]
 8002940:	f006 fb5a 	bl	8008ff8 <lcd_show_string>
    sprintf(value_str, "%u deg", dds_phase[dds_channel]);
 8002944:	4b85      	ldr	r3, [pc, #532]	@ (8002b5c <ddsgui+0x60c>)
 8002946:	781b      	ldrb	r3, [r3, #0]
 8002948:	461a      	mov	r2, r3
 800294a:	4b85      	ldr	r3, [pc, #532]	@ (8002b60 <ddsgui+0x610>)
 800294c:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 8002950:	461a      	mov	r2, r3
 8002952:	463b      	mov	r3, r7
 8002954:	4983      	ldr	r1, [pc, #524]	@ (8002b64 <ddsgui+0x614>)
 8002956:	4618      	mov	r0, r3
 8002958:	f00d f96a 	bl	800fc30 <siprintf>
    lcd_show_string(btn_x + 60, btn3_y + 35, phase_btn_w - 70, 20, font_size, value_str, RED);
 800295c:	f8b7 3042 	ldrh.w	r3, [r7, #66]	@ 0x42
 8002960:	333c      	adds	r3, #60	@ 0x3c
 8002962:	b298      	uxth	r0, r3
 8002964:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 8002966:	3323      	adds	r3, #35	@ 0x23
 8002968:	b299      	uxth	r1, r3
 800296a:	8f3b      	ldrh	r3, [r7, #56]	@ 0x38
 800296c:	3b46      	subs	r3, #70	@ 0x46
 800296e:	b29a      	uxth	r2, r3
 8002970:	f44f 4378 	mov.w	r3, #63488	@ 0xf800
 8002974:	9302      	str	r3, [sp, #8]
 8002976:	463b      	mov	r3, r7
 8002978:	9301      	str	r3, [sp, #4]
 800297a:	f897 303b 	ldrb.w	r3, [r7, #59]	@ 0x3b
 800297e:	9300      	str	r3, [sp, #0]
 8002980:	2314      	movs	r3, #20
 8002982:	f006 fb39 	bl	8008ff8 <lcd_show_string>

    // 
    uint16_t out_btn_x = btn_x + phase_btn_w + 20;
 8002986:	f8b7 2042 	ldrh.w	r2, [r7, #66]	@ 0x42
 800298a:	8f3b      	ldrh	r3, [r7, #56]	@ 0x38
 800298c:	4413      	add	r3, r2
 800298e:	b29b      	uxth	r3, r3
 8002990:	3314      	adds	r3, #20
 8002992:	86fb      	strh	r3, [r7, #54]	@ 0x36
    uint16_t out_btn_w = 60;
 8002994:	233c      	movs	r3, #60	@ 0x3c
 8002996:	86bb      	strh	r3, [r7, #52]	@ 0x34
    lcd_fill(out_btn_x, btn3_y, out_btn_x + out_btn_w, btn3_y + btn_h, GREEN);
 8002998:	8efa      	ldrh	r2, [r7, #54]	@ 0x36
 800299a:	8ebb      	ldrh	r3, [r7, #52]	@ 0x34
 800299c:	4413      	add	r3, r2
 800299e:	b29c      	uxth	r4, r3
 80029a0:	8fba      	ldrh	r2, [r7, #60]	@ 0x3c
 80029a2:	f8b7 3044 	ldrh.w	r3, [r7, #68]	@ 0x44
 80029a6:	4413      	add	r3, r2
 80029a8:	b29b      	uxth	r3, r3
 80029aa:	8fb9      	ldrh	r1, [r7, #60]	@ 0x3c
 80029ac:	8ef8      	ldrh	r0, [r7, #54]	@ 0x36
 80029ae:	f44f 62fc 	mov.w	r2, #2016	@ 0x7e0
 80029b2:	9200      	str	r2, [sp, #0]
 80029b4:	4622      	mov	r2, r4
 80029b6:	f006 f89b 	bl	8008af0 <lcd_fill>
    g_back_color = GREEN;
 80029ba:	4b66      	ldr	r3, [pc, #408]	@ (8002b54 <ddsgui+0x604>)
 80029bc:	f44f 62fc 	mov.w	r2, #2016	@ 0x7e0
 80029c0:	601a      	str	r2, [r3, #0]
    lcd_draw_rectangle(out_btn_x, btn3_y, out_btn_x + out_btn_w, btn3_y + btn_h, BLACK);
 80029c2:	8efa      	ldrh	r2, [r7, #54]	@ 0x36
 80029c4:	8ebb      	ldrh	r3, [r7, #52]	@ 0x34
 80029c6:	4413      	add	r3, r2
 80029c8:	b29c      	uxth	r4, r3
 80029ca:	8fba      	ldrh	r2, [r7, #60]	@ 0x3c
 80029cc:	f8b7 3044 	ldrh.w	r3, [r7, #68]	@ 0x44
 80029d0:	4413      	add	r3, r2
 80029d2:	b29b      	uxth	r3, r3
 80029d4:	8fb9      	ldrh	r1, [r7, #60]	@ 0x3c
 80029d6:	8ef8      	ldrh	r0, [r7, #54]	@ 0x36
 80029d8:	2200      	movs	r2, #0
 80029da:	9200      	str	r2, [sp, #0]
 80029dc:	4622      	mov	r2, r4
 80029de:	f006 f94a 	bl	8008c76 <lcd_draw_rectangle>
    lcd_show_string(out_btn_x + 14, btn3_y + 18, out_btn_w - 16, btn_h - 36, 24, "On", BLACK);
 80029e2:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 80029e4:	330e      	adds	r3, #14
 80029e6:	b298      	uxth	r0, r3
 80029e8:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 80029ea:	3312      	adds	r3, #18
 80029ec:	b299      	uxth	r1, r3
 80029ee:	8ebb      	ldrh	r3, [r7, #52]	@ 0x34
 80029f0:	3b10      	subs	r3, #16
 80029f2:	b29a      	uxth	r2, r3
 80029f4:	f8b7 3044 	ldrh.w	r3, [r7, #68]	@ 0x44
 80029f8:	3b24      	subs	r3, #36	@ 0x24
 80029fa:	b29b      	uxth	r3, r3
 80029fc:	2400      	movs	r4, #0
 80029fe:	9402      	str	r4, [sp, #8]
 8002a00:	4c59      	ldr	r4, [pc, #356]	@ (8002b68 <ddsgui+0x618>)
 8002a02:	9401      	str	r4, [sp, #4]
 8002a04:	2418      	movs	r4, #24
 8002a06:	9400      	str	r4, [sp, #0]
 8002a08:	f006 faf6 	bl	8008ff8 <lcd_show_string>

    // 
    while (1) {
        tp_dev.scan(0);
 8002a0c:	4b57      	ldr	r3, [pc, #348]	@ (8002b6c <ddsgui+0x61c>)
 8002a0e:	685b      	ldr	r3, [r3, #4]
 8002a10:	2000      	movs	r0, #0
 8002a12:	4798      	blx	r3
        if (tp_dev.sta & TP_PRES_DOWN) {
 8002a14:	4b55      	ldr	r3, [pc, #340]	@ (8002b6c <ddsgui+0x61c>)
 8002a16:	8e9b      	ldrh	r3, [r3, #52]	@ 0x34
 8002a18:	b21b      	sxth	r3, r3
 8002a1a:	2b00      	cmp	r3, #0
 8002a1c:	f280 8130 	bge.w	8002c80 <ddsgui+0x730>
            LED0(0);
 8002a20:	2200      	movs	r2, #0
 8002a22:	2120      	movs	r1, #32
 8002a24:	4852      	ldr	r0, [pc, #328]	@ (8002b70 <ddsgui+0x620>)
 8002a26:	f009 fa34 	bl	800be92 <HAL_GPIO_WritePin>
            uint16_t tx = tp_dev.x[0], ty = tp_dev.y[0];
 8002a2a:	4b50      	ldr	r3, [pc, #320]	@ (8002b6c <ddsgui+0x61c>)
 8002a2c:	899b      	ldrh	r3, [r3, #12]
 8002a2e:	867b      	strh	r3, [r7, #50]	@ 0x32
 8002a30:	4b4e      	ldr	r3, [pc, #312]	@ (8002b6c <ddsgui+0x61c>)
 8002a32:	8c1b      	ldrh	r3, [r3, #32]
 8002a34:	863b      	strh	r3, [r7, #48]	@ 0x30
            // 
            if (tx > back_x && tx < back_x + back_w && ty > back_y && ty < back_y + back_h) {
 8002a36:	8e7a      	ldrh	r2, [r7, #50]	@ 0x32
 8002a38:	f8b7 3056 	ldrh.w	r3, [r7, #86]	@ 0x56
 8002a3c:	429a      	cmp	r2, r3
 8002a3e:	d918      	bls.n	8002a72 <ddsgui+0x522>
 8002a40:	8e7a      	ldrh	r2, [r7, #50]	@ 0x32
 8002a42:	f8b7 1056 	ldrh.w	r1, [r7, #86]	@ 0x56
 8002a46:	f8b7 3052 	ldrh.w	r3, [r7, #82]	@ 0x52
 8002a4a:	440b      	add	r3, r1
 8002a4c:	429a      	cmp	r2, r3
 8002a4e:	da10      	bge.n	8002a72 <ddsgui+0x522>
 8002a50:	8e3a      	ldrh	r2, [r7, #48]	@ 0x30
 8002a52:	f8b7 3054 	ldrh.w	r3, [r7, #84]	@ 0x54
 8002a56:	429a      	cmp	r2, r3
 8002a58:	d90b      	bls.n	8002a72 <ddsgui+0x522>
 8002a5a:	8e3a      	ldrh	r2, [r7, #48]	@ 0x30
 8002a5c:	f8b7 1054 	ldrh.w	r1, [r7, #84]	@ 0x54
 8002a60:	f8b7 3050 	ldrh.w	r3, [r7, #80]	@ 0x50
 8002a64:	440b      	add	r3, r1
 8002a66:	429a      	cmp	r2, r3
 8002a68:	da03      	bge.n	8002a72 <ddsgui+0x522>
                current_page = PAGE_MAIN; // 
 8002a6a:	4b42      	ldr	r3, [pc, #264]	@ (8002b74 <ddsgui+0x624>)
 8002a6c:	2200      	movs	r2, #0
 8002a6e:	701a      	strb	r2, [r3, #0]
                return;
 8002a70:	e114      	b.n	8002c9c <ddsgui+0x74c>
            }
            // 
            if (tx > chg_x && tx < chg_x + chg_w && ty > chg_y && ty < chg_y + chg_h) {
 8002a72:	8e7a      	ldrh	r2, [r7, #50]	@ 0x32
 8002a74:	f8b7 304e 	ldrh.w	r3, [r7, #78]	@ 0x4e
 8002a78:	429a      	cmp	r2, r3
 8002a7a:	d922      	bls.n	8002ac2 <ddsgui+0x572>
 8002a7c:	8e7a      	ldrh	r2, [r7, #50]	@ 0x32
 8002a7e:	f8b7 104e 	ldrh.w	r1, [r7, #78]	@ 0x4e
 8002a82:	f8b7 304a 	ldrh.w	r3, [r7, #74]	@ 0x4a
 8002a86:	440b      	add	r3, r1
 8002a88:	429a      	cmp	r2, r3
 8002a8a:	da1a      	bge.n	8002ac2 <ddsgui+0x572>
 8002a8c:	8e3a      	ldrh	r2, [r7, #48]	@ 0x30
 8002a8e:	f8b7 304c 	ldrh.w	r3, [r7, #76]	@ 0x4c
 8002a92:	429a      	cmp	r2, r3
 8002a94:	d915      	bls.n	8002ac2 <ddsgui+0x572>
 8002a96:	8e3a      	ldrh	r2, [r7, #48]	@ 0x30
 8002a98:	f8b7 104c 	ldrh.w	r1, [r7, #76]	@ 0x4c
 8002a9c:	f8b7 3048 	ldrh.w	r3, [r7, #72]	@ 0x48
 8002aa0:	440b      	add	r3, r1
 8002aa2:	429a      	cmp	r2, r3
 8002aa4:	da0d      	bge.n	8002ac2 <ddsgui+0x572>
                dds_channel = (dds_channel + 1) % 4;
 8002aa6:	4b2d      	ldr	r3, [pc, #180]	@ (8002b5c <ddsgui+0x60c>)
 8002aa8:	781b      	ldrb	r3, [r3, #0]
 8002aaa:	3301      	adds	r3, #1
 8002aac:	425a      	negs	r2, r3
 8002aae:	f003 0303 	and.w	r3, r3, #3
 8002ab2:	f002 0203 	and.w	r2, r2, #3
 8002ab6:	bf58      	it	pl
 8002ab8:	4253      	negpl	r3, r2
 8002aba:	b2da      	uxtb	r2, r3
 8002abc:	4b27      	ldr	r3, [pc, #156]	@ (8002b5c <ddsgui+0x60c>)
 8002abe:	701a      	strb	r2, [r3, #0]
                return; // 
 8002ac0:	e0ec      	b.n	8002c9c <ddsgui+0x74c>
            }
            // Frep
            if (tx > btn_x && tx < btn_x + btn_w && ty > btn1_y && ty < btn1_y + btn_h) {
 8002ac2:	8e7a      	ldrh	r2, [r7, #50]	@ 0x32
 8002ac4:	f8b7 3042 	ldrh.w	r3, [r7, #66]	@ 0x42
 8002ac8:	429a      	cmp	r2, r3
 8002aca:	d91f      	bls.n	8002b0c <ddsgui+0x5bc>
 8002acc:	8e7a      	ldrh	r2, [r7, #50]	@ 0x32
 8002ace:	f8b7 1042 	ldrh.w	r1, [r7, #66]	@ 0x42
 8002ad2:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 8002ad6:	440b      	add	r3, r1
 8002ad8:	429a      	cmp	r2, r3
 8002ada:	da17      	bge.n	8002b0c <ddsgui+0x5bc>
 8002adc:	8e3a      	ldrh	r2, [r7, #48]	@ 0x30
 8002ade:	f8b7 3040 	ldrh.w	r3, [r7, #64]	@ 0x40
 8002ae2:	429a      	cmp	r2, r3
 8002ae4:	d912      	bls.n	8002b0c <ddsgui+0x5bc>
 8002ae6:	8e3a      	ldrh	r2, [r7, #48]	@ 0x30
 8002ae8:	f8b7 1040 	ldrh.w	r1, [r7, #64]	@ 0x40
 8002aec:	f8b7 3044 	ldrh.w	r3, [r7, #68]	@ 0x44
 8002af0:	440b      	add	r3, r1
 8002af2:	429a      	cmp	r2, r3
 8002af4:	da0a      	bge.n	8002b0c <ddsgui+0x5bc>
                num_type = NUM_FREQ;
 8002af6:	4b20      	ldr	r3, [pc, #128]	@ (8002b78 <ddsgui+0x628>)
 8002af8:	2201      	movs	r2, #1
 8002afa:	701a      	strb	r2, [r3, #0]
                last_page = current_page;
 8002afc:	4b1d      	ldr	r3, [pc, #116]	@ (8002b74 <ddsgui+0x624>)
 8002afe:	781a      	ldrb	r2, [r3, #0]
 8002b00:	4b1e      	ldr	r3, [pc, #120]	@ (8002b7c <ddsgui+0x62c>)
 8002b02:	701a      	strb	r2, [r3, #0]
                current_page = PAGE_NUM;
 8002b04:	4b1b      	ldr	r3, [pc, #108]	@ (8002b74 <ddsgui+0x624>)
 8002b06:	2205      	movs	r2, #5
 8002b08:	701a      	strb	r2, [r3, #0]
                return;
 8002b0a:	e0c7      	b.n	8002c9c <ddsgui+0x74c>
            }
            // Amplitude
            if (tx > btn_x && tx < btn_x + btn_w && ty > btn2_y && ty < btn2_y + btn_h) {
 8002b0c:	8e7a      	ldrh	r2, [r7, #50]	@ 0x32
 8002b0e:	f8b7 3042 	ldrh.w	r3, [r7, #66]	@ 0x42
 8002b12:	429a      	cmp	r2, r3
 8002b14:	d934      	bls.n	8002b80 <ddsgui+0x630>
 8002b16:	8e7a      	ldrh	r2, [r7, #50]	@ 0x32
 8002b18:	f8b7 1042 	ldrh.w	r1, [r7, #66]	@ 0x42
 8002b1c:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 8002b20:	440b      	add	r3, r1
 8002b22:	429a      	cmp	r2, r3
 8002b24:	da2c      	bge.n	8002b80 <ddsgui+0x630>
 8002b26:	8e3a      	ldrh	r2, [r7, #48]	@ 0x30
 8002b28:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 8002b2a:	429a      	cmp	r2, r3
 8002b2c:	d928      	bls.n	8002b80 <ddsgui+0x630>
 8002b2e:	8e3a      	ldrh	r2, [r7, #48]	@ 0x30
 8002b30:	8ff9      	ldrh	r1, [r7, #62]	@ 0x3e
 8002b32:	f8b7 3044 	ldrh.w	r3, [r7, #68]	@ 0x44
 8002b36:	440b      	add	r3, r1
 8002b38:	429a      	cmp	r2, r3
 8002b3a:	da21      	bge.n	8002b80 <ddsgui+0x630>
                num_type = NUM_AMP;
 8002b3c:	4b0e      	ldr	r3, [pc, #56]	@ (8002b78 <ddsgui+0x628>)
 8002b3e:	2202      	movs	r2, #2
 8002b40:	701a      	strb	r2, [r3, #0]
                last_page = current_page;
 8002b42:	4b0c      	ldr	r3, [pc, #48]	@ (8002b74 <ddsgui+0x624>)
 8002b44:	781a      	ldrb	r2, [r3, #0]
 8002b46:	4b0d      	ldr	r3, [pc, #52]	@ (8002b7c <ddsgui+0x62c>)
 8002b48:	701a      	strb	r2, [r3, #0]
                current_page = PAGE_NUM;
 8002b4a:	4b0a      	ldr	r3, [pc, #40]	@ (8002b74 <ddsgui+0x624>)
 8002b4c:	2205      	movs	r2, #5
 8002b4e:	701a      	strb	r2, [r3, #0]
                return;
 8002b50:	e0a4      	b.n	8002c9c <ddsgui+0x74c>
 8002b52:	bf00      	nop
 8002b54:	2000001c 	.word	0x2000001c
 8002b58:	08013410 	.word	0x08013410
 8002b5c:	20000318 	.word	0x20000318
 8002b60:	20000310 	.word	0x20000310
 8002b64:	08013418 	.word	0x08013418
 8002b68:	08013420 	.word	0x08013420
 8002b6c:	20000024 	.word	0x20000024
 8002b70:	40010c00 	.word	0x40010c00
 8002b74:	200008e0 	.word	0x200008e0
 8002b78:	200008e2 	.word	0x200008e2
 8002b7c:	200008e1 	.word	0x200008e1
            }
            // Phase
            if (tx > btn_x && tx < btn_x + phase_btn_w && ty > btn3_y && ty < btn3_y + btn_h) {
 8002b80:	8e7a      	ldrh	r2, [r7, #50]	@ 0x32
 8002b82:	f8b7 3042 	ldrh.w	r3, [r7, #66]	@ 0x42
 8002b86:	429a      	cmp	r2, r3
 8002b88:	d91c      	bls.n	8002bc4 <ddsgui+0x674>
 8002b8a:	8e7a      	ldrh	r2, [r7, #50]	@ 0x32
 8002b8c:	f8b7 1042 	ldrh.w	r1, [r7, #66]	@ 0x42
 8002b90:	8f3b      	ldrh	r3, [r7, #56]	@ 0x38
 8002b92:	440b      	add	r3, r1
 8002b94:	429a      	cmp	r2, r3
 8002b96:	da15      	bge.n	8002bc4 <ddsgui+0x674>
 8002b98:	8e3a      	ldrh	r2, [r7, #48]	@ 0x30
 8002b9a:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 8002b9c:	429a      	cmp	r2, r3
 8002b9e:	d911      	bls.n	8002bc4 <ddsgui+0x674>
 8002ba0:	8e3a      	ldrh	r2, [r7, #48]	@ 0x30
 8002ba2:	8fb9      	ldrh	r1, [r7, #60]	@ 0x3c
 8002ba4:	f8b7 3044 	ldrh.w	r3, [r7, #68]	@ 0x44
 8002ba8:	440b      	add	r3, r1
 8002baa:	429a      	cmp	r2, r3
 8002bac:	da0a      	bge.n	8002bc4 <ddsgui+0x674>
                num_type = NUM_PHASE;
 8002bae:	4b40      	ldr	r3, [pc, #256]	@ (8002cb0 <ddsgui+0x760>)
 8002bb0:	2203      	movs	r2, #3
 8002bb2:	701a      	strb	r2, [r3, #0]
                last_page = current_page;
 8002bb4:	4b3f      	ldr	r3, [pc, #252]	@ (8002cb4 <ddsgui+0x764>)
 8002bb6:	781a      	ldrb	r2, [r3, #0]
 8002bb8:	4b3f      	ldr	r3, [pc, #252]	@ (8002cb8 <ddsgui+0x768>)
 8002bba:	701a      	strb	r2, [r3, #0]
                current_page = PAGE_NUM;
 8002bbc:	4b3d      	ldr	r3, [pc, #244]	@ (8002cb4 <ddsgui+0x764>)
 8002bbe:	2205      	movs	r2, #5
 8002bc0:	701a      	strb	r2, [r3, #0]
                return;
 8002bc2:	e06b      	b.n	8002c9c <ddsgui+0x74c>
            }
            // 
            if (tx > out_btn_x && tx < out_btn_x + out_btn_w && ty > btn3_y && ty < btn3_y + btn_h) {
 8002bc4:	8e7a      	ldrh	r2, [r7, #50]	@ 0x32
 8002bc6:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8002bc8:	429a      	cmp	r2, r3
 8002bca:	d953      	bls.n	8002c74 <ddsgui+0x724>
 8002bcc:	8e7a      	ldrh	r2, [r7, #50]	@ 0x32
 8002bce:	8ef9      	ldrh	r1, [r7, #54]	@ 0x36
 8002bd0:	8ebb      	ldrh	r3, [r7, #52]	@ 0x34
 8002bd2:	440b      	add	r3, r1
 8002bd4:	429a      	cmp	r2, r3
 8002bd6:	da4d      	bge.n	8002c74 <ddsgui+0x724>
 8002bd8:	8e3a      	ldrh	r2, [r7, #48]	@ 0x30
 8002bda:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 8002bdc:	429a      	cmp	r2, r3
 8002bde:	d949      	bls.n	8002c74 <ddsgui+0x724>
 8002be0:	8e3a      	ldrh	r2, [r7, #48]	@ 0x30
 8002be2:	8fb9      	ldrh	r1, [r7, #60]	@ 0x3c
 8002be4:	f8b7 3044 	ldrh.w	r3, [r7, #68]	@ 0x44
 8002be8:	440b      	add	r3, r1
 8002bea:	429a      	cmp	r2, r3
 8002bec:	da42      	bge.n	8002c74 <ddsgui+0x724>
                Write_Freq(dds_channel, dds_freq[dds_channel]);
 8002bee:	4b33      	ldr	r3, [pc, #204]	@ (8002cbc <ddsgui+0x76c>)
 8002bf0:	781b      	ldrb	r3, [r3, #0]
 8002bf2:	4a32      	ldr	r2, [pc, #200]	@ (8002cbc <ddsgui+0x76c>)
 8002bf4:	7812      	ldrb	r2, [r2, #0]
 8002bf6:	4611      	mov	r1, r2
 8002bf8:	4a31      	ldr	r2, [pc, #196]	@ (8002cc0 <ddsgui+0x770>)
 8002bfa:	f852 2021 	ldr.w	r2, [r2, r1, lsl #2]
 8002bfe:	4611      	mov	r1, r2
 8002c00:	4618      	mov	r0, r3
 8002c02:	f7fe fdd5 	bl	80017b0 <Write_Freq>
                Write_Amplitude(dds_channel, dds_amp[dds_channel] * 4.32);
 8002c06:	4b2d      	ldr	r3, [pc, #180]	@ (8002cbc <ddsgui+0x76c>)
 8002c08:	781c      	ldrb	r4, [r3, #0]
 8002c0a:	4b2c      	ldr	r3, [pc, #176]	@ (8002cbc <ddsgui+0x76c>)
 8002c0c:	781b      	ldrb	r3, [r3, #0]
 8002c0e:	461a      	mov	r2, r3
 8002c10:	4b2c      	ldr	r3, [pc, #176]	@ (8002cc4 <ddsgui+0x774>)
 8002c12:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 8002c16:	4618      	mov	r0, r3
 8002c18:	f7fd fc6a 	bl	80004f0 <__aeabi_i2d>
 8002c1c:	a322      	add	r3, pc, #136	@ (adr r3, 8002ca8 <ddsgui+0x758>)
 8002c1e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002c22:	f7fd fccf 	bl	80005c4 <__aeabi_dmul>
 8002c26:	4602      	mov	r2, r0
 8002c28:	460b      	mov	r3, r1
 8002c2a:	4610      	mov	r0, r2
 8002c2c:	4619      	mov	r1, r3
 8002c2e:	f7fd ffa1 	bl	8000b74 <__aeabi_d2uiz>
 8002c32:	4603      	mov	r3, r0
 8002c34:	b29b      	uxth	r3, r3
 8002c36:	4619      	mov	r1, r3
 8002c38:	4620      	mov	r0, r4
 8002c3a:	f7fe fecf 	bl	80019dc <Write_Amplitude>
                Write_Phase(dds_channel, dds_phase[dds_channel]);
 8002c3e:	4b1f      	ldr	r3, [pc, #124]	@ (8002cbc <ddsgui+0x76c>)
 8002c40:	781b      	ldrb	r3, [r3, #0]
 8002c42:	4a1e      	ldr	r2, [pc, #120]	@ (8002cbc <ddsgui+0x76c>)
 8002c44:	7812      	ldrb	r2, [r2, #0]
 8002c46:	4611      	mov	r1, r2
 8002c48:	4a1f      	ldr	r2, [pc, #124]	@ (8002cc8 <ddsgui+0x778>)
 8002c4a:	f832 2011 	ldrh.w	r2, [r2, r1, lsl #1]
 8002c4e:	4611      	mov	r1, r2
 8002c50:	4618      	mov	r0, r3
 8002c52:	f7fe ffb5 	bl	8001bc0 <Write_Phase>
                IO_Update(); // // AD9959IO_Update
 8002c56:	f7fe fcf1 	bl	800163c <IO_Update>
                LED1(0);
 8002c5a:	2200      	movs	r2, #0
 8002c5c:	2120      	movs	r1, #32
 8002c5e:	481b      	ldr	r0, [pc, #108]	@ (8002ccc <ddsgui+0x77c>)
 8002c60:	f009 f917 	bl	800be92 <HAL_GPIO_WritePin>
                delay_ms(100);
 8002c64:	2064      	movs	r0, #100	@ 0x64
 8002c66:	f00c f80f 	bl	800ec88 <delay_ms>
            }
            while (tp_dev.sta & TP_PRES_DOWN) tp_dev.scan(0);
 8002c6a:	e003      	b.n	8002c74 <ddsgui+0x724>
 8002c6c:	4b18      	ldr	r3, [pc, #96]	@ (8002cd0 <ddsgui+0x780>)
 8002c6e:	685b      	ldr	r3, [r3, #4]
 8002c70:	2000      	movs	r0, #0
 8002c72:	4798      	blx	r3
 8002c74:	4b16      	ldr	r3, [pc, #88]	@ (8002cd0 <ddsgui+0x780>)
 8002c76:	8e9b      	ldrh	r3, [r3, #52]	@ 0x34
 8002c78:	b21b      	sxth	r3, r3
 8002c7a:	2b00      	cmp	r3, #0
 8002c7c:	dbf6      	blt.n	8002c6c <ddsgui+0x71c>
 8002c7e:	e009      	b.n	8002c94 <ddsgui+0x744>
        }
        else {
            LED0(1);
 8002c80:	2201      	movs	r2, #1
 8002c82:	2120      	movs	r1, #32
 8002c84:	4813      	ldr	r0, [pc, #76]	@ (8002cd4 <ddsgui+0x784>)
 8002c86:	f009 f904 	bl	800be92 <HAL_GPIO_WritePin>
            LED1(1);
 8002c8a:	2201      	movs	r2, #1
 8002c8c:	2120      	movs	r1, #32
 8002c8e:	480f      	ldr	r0, [pc, #60]	@ (8002ccc <ddsgui+0x77c>)
 8002c90:	f009 f8ff 	bl	800be92 <HAL_GPIO_WritePin>
        }
        delay_ms(20);
 8002c94:	2014      	movs	r0, #20
 8002c96:	f00b fff7 	bl	800ec88 <delay_ms>
        tp_dev.scan(0);
 8002c9a:	e6b7      	b.n	8002a0c <ddsgui+0x4bc>
    }
}
 8002c9c:	375c      	adds	r7, #92	@ 0x5c
 8002c9e:	46bd      	mov	sp, r7
 8002ca0:	bd90      	pop	{r4, r7, pc}
 8002ca2:	bf00      	nop
 8002ca4:	f3af 8000 	nop.w
 8002ca8:	147ae148 	.word	0x147ae148
 8002cac:	401147ae 	.word	0x401147ae
 8002cb0:	200008e2 	.word	0x200008e2
 8002cb4:	200008e0 	.word	0x200008e0
 8002cb8:	200008e1 	.word	0x200008e1
 8002cbc:	20000318 	.word	0x20000318
 8002cc0:	200002f8 	.word	0x200002f8
 8002cc4:	20000308 	.word	0x20000308
 8002cc8:	20000310 	.word	0x20000310
 8002ccc:	40011800 	.word	0x40011800
 8002cd0:	20000024 	.word	0x20000024
 8002cd4:	40010c00 	.word	0x40010c00

08002cd8 <sddgui>:

void sddgui(void)
{
 8002cd8:	b590      	push	{r4, r7, lr}
 8002cda:	b09b      	sub	sp, #108	@ 0x6c
 8002cdc:	af04      	add	r7, sp, #16
    lcd_clear(GRAY);
 8002cde:	f248 4030 	movw	r0, #33840	@ 0x8430
 8002ce2:	f005 fed7 	bl	8008a94 <lcd_clear>
    g_back_color = GRAY;
 8002ce6:	4bcc      	ldr	r3, [pc, #816]	@ (8003018 <sddgui+0x340>)
 8002ce8:	f248 4230 	movw	r2, #33840	@ 0x8430
 8002cec:	601a      	str	r2, [r3, #0]
    lcd_show_string(96, 20, 100, 40, 32, "SDD", DARKBLUE);
 8002cee:	f240 13cf 	movw	r3, #463	@ 0x1cf
 8002cf2:	9302      	str	r3, [sp, #8]
 8002cf4:	4bc9      	ldr	r3, [pc, #804]	@ (800301c <sddgui+0x344>)
 8002cf6:	9301      	str	r3, [sp, #4]
 8002cf8:	2320      	movs	r3, #32
 8002cfa:	9300      	str	r3, [sp, #0]
 8002cfc:	2328      	movs	r3, #40	@ 0x28
 8002cfe:	2264      	movs	r2, #100	@ 0x64
 8002d00:	2114      	movs	r1, #20
 8002d02:	2060      	movs	r0, #96	@ 0x60
 8002d04:	f006 f978 	bl	8008ff8 <lcd_show_string>

    // 
    uint16_t back_x = 10, back_y = 10, back_w = 40, back_h = 40;
 8002d08:	230a      	movs	r3, #10
 8002d0a:	f8a7 3056 	strh.w	r3, [r7, #86]	@ 0x56
 8002d0e:	230a      	movs	r3, #10
 8002d10:	f8a7 3054 	strh.w	r3, [r7, #84]	@ 0x54
 8002d14:	2328      	movs	r3, #40	@ 0x28
 8002d16:	f8a7 3052 	strh.w	r3, [r7, #82]	@ 0x52
 8002d1a:	2328      	movs	r3, #40	@ 0x28
 8002d1c:	f8a7 3050 	strh.w	r3, [r7, #80]	@ 0x50
    lcd_fill(back_x, back_y, back_x + back_w, back_y + back_h, LGRAY);
 8002d20:	f8b7 2056 	ldrh.w	r2, [r7, #86]	@ 0x56
 8002d24:	f8b7 3052 	ldrh.w	r3, [r7, #82]	@ 0x52
 8002d28:	4413      	add	r3, r2
 8002d2a:	b29c      	uxth	r4, r3
 8002d2c:	f8b7 2054 	ldrh.w	r2, [r7, #84]	@ 0x54
 8002d30:	f8b7 3050 	ldrh.w	r3, [r7, #80]	@ 0x50
 8002d34:	4413      	add	r3, r2
 8002d36:	b29b      	uxth	r3, r3
 8002d38:	f8b7 1054 	ldrh.w	r1, [r7, #84]	@ 0x54
 8002d3c:	f8b7 0056 	ldrh.w	r0, [r7, #86]	@ 0x56
 8002d40:	f24c 6218 	movw	r2, #50712	@ 0xc618
 8002d44:	9200      	str	r2, [sp, #0]
 8002d46:	4622      	mov	r2, r4
 8002d48:	f005 fed2 	bl	8008af0 <lcd_fill>
    g_back_color = LGRAY;
 8002d4c:	4bb2      	ldr	r3, [pc, #712]	@ (8003018 <sddgui+0x340>)
 8002d4e:	f24c 6218 	movw	r2, #50712	@ 0xc618
 8002d52:	601a      	str	r2, [r3, #0]
    lcd_draw_rectangle(back_x, back_y, back_x + back_w, back_y + back_h, BLACK);
 8002d54:	f8b7 2056 	ldrh.w	r2, [r7, #86]	@ 0x56
 8002d58:	f8b7 3052 	ldrh.w	r3, [r7, #82]	@ 0x52
 8002d5c:	4413      	add	r3, r2
 8002d5e:	b29c      	uxth	r4, r3
 8002d60:	f8b7 2054 	ldrh.w	r2, [r7, #84]	@ 0x54
 8002d64:	f8b7 3050 	ldrh.w	r3, [r7, #80]	@ 0x50
 8002d68:	4413      	add	r3, r2
 8002d6a:	b29b      	uxth	r3, r3
 8002d6c:	f8b7 1054 	ldrh.w	r1, [r7, #84]	@ 0x54
 8002d70:	f8b7 0056 	ldrh.w	r0, [r7, #86]	@ 0x56
 8002d74:	2200      	movs	r2, #0
 8002d76:	9200      	str	r2, [sp, #0]
 8002d78:	4622      	mov	r2, r4
 8002d7a:	f005 ff7c 	bl	8008c76 <lcd_draw_rectangle>
    lcd_show_string(back_x + 10, back_y + 4, 16, 24, 32, "<", BLACK);
 8002d7e:	f8b7 3056 	ldrh.w	r3, [r7, #86]	@ 0x56
 8002d82:	330a      	adds	r3, #10
 8002d84:	b298      	uxth	r0, r3
 8002d86:	f8b7 3054 	ldrh.w	r3, [r7, #84]	@ 0x54
 8002d8a:	3304      	adds	r3, #4
 8002d8c:	b299      	uxth	r1, r3
 8002d8e:	2300      	movs	r3, #0
 8002d90:	9302      	str	r3, [sp, #8]
 8002d92:	4ba3      	ldr	r3, [pc, #652]	@ (8003020 <sddgui+0x348>)
 8002d94:	9301      	str	r3, [sp, #4]
 8002d96:	2320      	movs	r3, #32
 8002d98:	9300      	str	r3, [sp, #0]
 8002d9a:	2318      	movs	r3, #24
 8002d9c:	2210      	movs	r2, #16
 8002d9e:	f006 f92b 	bl	8008ff8 <lcd_show_string>

    // 
    uint16_t chg_x = 160, chg_y = 20, chg_w = 65, chg_h = 40;
 8002da2:	23a0      	movs	r3, #160	@ 0xa0
 8002da4:	f8a7 304e 	strh.w	r3, [r7, #78]	@ 0x4e
 8002da8:	2314      	movs	r3, #20
 8002daa:	f8a7 304c 	strh.w	r3, [r7, #76]	@ 0x4c
 8002dae:	2341      	movs	r3, #65	@ 0x41
 8002db0:	f8a7 304a 	strh.w	r3, [r7, #74]	@ 0x4a
 8002db4:	2328      	movs	r3, #40	@ 0x28
 8002db6:	f8a7 3048 	strh.w	r3, [r7, #72]	@ 0x48
    lcd_fill(chg_x, chg_y, chg_x + chg_w, chg_y + chg_h, YELLOW);
 8002dba:	f8b7 204e 	ldrh.w	r2, [r7, #78]	@ 0x4e
 8002dbe:	f8b7 304a 	ldrh.w	r3, [r7, #74]	@ 0x4a
 8002dc2:	4413      	add	r3, r2
 8002dc4:	b29c      	uxth	r4, r3
 8002dc6:	f8b7 204c 	ldrh.w	r2, [r7, #76]	@ 0x4c
 8002dca:	f8b7 3048 	ldrh.w	r3, [r7, #72]	@ 0x48
 8002dce:	4413      	add	r3, r2
 8002dd0:	b29b      	uxth	r3, r3
 8002dd2:	f8b7 104c 	ldrh.w	r1, [r7, #76]	@ 0x4c
 8002dd6:	f8b7 004e 	ldrh.w	r0, [r7, #78]	@ 0x4e
 8002dda:	f64f 72e0 	movw	r2, #65504	@ 0xffe0
 8002dde:	9200      	str	r2, [sp, #0]
 8002de0:	4622      	mov	r2, r4
 8002de2:	f005 fe85 	bl	8008af0 <lcd_fill>
    g_back_color = YELLOW;
 8002de6:	4b8c      	ldr	r3, [pc, #560]	@ (8003018 <sddgui+0x340>)
 8002de8:	f64f 72e0 	movw	r2, #65504	@ 0xffe0
 8002dec:	601a      	str	r2, [r3, #0]
    lcd_draw_rectangle(chg_x, chg_y, chg_x + chg_w, chg_y + chg_h, BLACK);
 8002dee:	f8b7 204e 	ldrh.w	r2, [r7, #78]	@ 0x4e
 8002df2:	f8b7 304a 	ldrh.w	r3, [r7, #74]	@ 0x4a
 8002df6:	4413      	add	r3, r2
 8002df8:	b29c      	uxth	r4, r3
 8002dfa:	f8b7 204c 	ldrh.w	r2, [r7, #76]	@ 0x4c
 8002dfe:	f8b7 3048 	ldrh.w	r3, [r7, #72]	@ 0x48
 8002e02:	4413      	add	r3, r2
 8002e04:	b29b      	uxth	r3, r3
 8002e06:	f8b7 104c 	ldrh.w	r1, [r7, #76]	@ 0x4c
 8002e0a:	f8b7 004e 	ldrh.w	r0, [r7, #78]	@ 0x4e
 8002e0e:	2200      	movs	r2, #0
 8002e10:	9200      	str	r2, [sp, #0]
 8002e12:	4622      	mov	r2, r4
 8002e14:	f005 ff2f 	bl	8008c76 <lcd_draw_rectangle>
    char chstr[16];
    sprintf(chstr, "CH:%d", dds_channel);
 8002e18:	4b82      	ldr	r3, [pc, #520]	@ (8003024 <sddgui+0x34c>)
 8002e1a:	781b      	ldrb	r3, [r3, #0]
 8002e1c:	461a      	mov	r2, r3
 8002e1e:	f107 0320 	add.w	r3, r7, #32
 8002e22:	4981      	ldr	r1, [pc, #516]	@ (8003028 <sddgui+0x350>)
 8002e24:	4618      	mov	r0, r3
 8002e26:	f00c ff03 	bl	800fc30 <siprintf>
    lcd_show_string(chg_x + 10, chg_y + 8, chg_w - 20, chg_h - 16, 24, chstr, BLUE);
 8002e2a:	f8b7 304e 	ldrh.w	r3, [r7, #78]	@ 0x4e
 8002e2e:	330a      	adds	r3, #10
 8002e30:	b298      	uxth	r0, r3
 8002e32:	f8b7 304c 	ldrh.w	r3, [r7, #76]	@ 0x4c
 8002e36:	3308      	adds	r3, #8
 8002e38:	b299      	uxth	r1, r3
 8002e3a:	f8b7 304a 	ldrh.w	r3, [r7, #74]	@ 0x4a
 8002e3e:	3b14      	subs	r3, #20
 8002e40:	b29a      	uxth	r2, r3
 8002e42:	f8b7 3048 	ldrh.w	r3, [r7, #72]	@ 0x48
 8002e46:	3b10      	subs	r3, #16
 8002e48:	b29c      	uxth	r4, r3
 8002e4a:	231f      	movs	r3, #31
 8002e4c:	9302      	str	r3, [sp, #8]
 8002e4e:	f107 0320 	add.w	r3, r7, #32
 8002e52:	9301      	str	r3, [sp, #4]
 8002e54:	2318      	movs	r3, #24
 8002e56:	9300      	str	r3, [sp, #0]
 8002e58:	4623      	mov	r3, r4
 8002e5a:	f006 f8cd 	bl	8008ff8 <lcd_show_string>

    // 
    uint16_t btn_w = 200, btn_h = 60;
 8002e5e:	23c8      	movs	r3, #200	@ 0xc8
 8002e60:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46
 8002e64:	233c      	movs	r3, #60	@ 0x3c
 8002e66:	f8a7 3044 	strh.w	r3, [r7, #68]	@ 0x44
    uint16_t btn_x = 20;
 8002e6a:	2314      	movs	r3, #20
 8002e6c:	f8a7 3042 	strh.w	r3, [r7, #66]	@ 0x42
    uint16_t btn1_y = 70;
 8002e70:	2346      	movs	r3, #70	@ 0x46
 8002e72:	f8a7 3040 	strh.w	r3, [r7, #64]	@ 0x40
    uint16_t btn2_y = 150;
 8002e76:	2396      	movs	r3, #150	@ 0x96
 8002e78:	87fb      	strh	r3, [r7, #62]	@ 0x3e
    uint16_t btn3_y = 230;
 8002e7a:	23e6      	movs	r3, #230	@ 0xe6
 8002e7c:	87bb      	strh	r3, [r7, #60]	@ 0x3c
    uint8_t font_size = 16;
 8002e7e:	2310      	movs	r3, #16
 8002e80:	f887 303b 	strb.w	r3, [r7, #59]	@ 0x3b

    char value_str[32];

    // Frep 
    lcd_fill(btn_x, btn1_y, btn_x + btn_w, btn1_y + btn_h, LGRAY);
 8002e84:	f8b7 2042 	ldrh.w	r2, [r7, #66]	@ 0x42
 8002e88:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 8002e8c:	4413      	add	r3, r2
 8002e8e:	b29c      	uxth	r4, r3
 8002e90:	f8b7 2040 	ldrh.w	r2, [r7, #64]	@ 0x40
 8002e94:	f8b7 3044 	ldrh.w	r3, [r7, #68]	@ 0x44
 8002e98:	4413      	add	r3, r2
 8002e9a:	b29b      	uxth	r3, r3
 8002e9c:	f8b7 1040 	ldrh.w	r1, [r7, #64]	@ 0x40
 8002ea0:	f8b7 0042 	ldrh.w	r0, [r7, #66]	@ 0x42
 8002ea4:	f24c 6218 	movw	r2, #50712	@ 0xc618
 8002ea8:	9200      	str	r2, [sp, #0]
 8002eaa:	4622      	mov	r2, r4
 8002eac:	f005 fe20 	bl	8008af0 <lcd_fill>
    g_back_color = LGRAY;
 8002eb0:	4b59      	ldr	r3, [pc, #356]	@ (8003018 <sddgui+0x340>)
 8002eb2:	f24c 6218 	movw	r2, #50712	@ 0xc618
 8002eb6:	601a      	str	r2, [r3, #0]
    lcd_draw_rectangle(btn_x, btn1_y, btn_x + btn_w, btn1_y + btn_h, BLACK);
 8002eb8:	f8b7 2042 	ldrh.w	r2, [r7, #66]	@ 0x42
 8002ebc:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 8002ec0:	4413      	add	r3, r2
 8002ec2:	b29c      	uxth	r4, r3
 8002ec4:	f8b7 2040 	ldrh.w	r2, [r7, #64]	@ 0x40
 8002ec8:	f8b7 3044 	ldrh.w	r3, [r7, #68]	@ 0x44
 8002ecc:	4413      	add	r3, r2
 8002ece:	b29b      	uxth	r3, r3
 8002ed0:	f8b7 1040 	ldrh.w	r1, [r7, #64]	@ 0x40
 8002ed4:	f8b7 0042 	ldrh.w	r0, [r7, #66]	@ 0x42
 8002ed8:	2200      	movs	r2, #0
 8002eda:	9200      	str	r2, [sp, #0]
 8002edc:	4622      	mov	r2, r4
 8002ede:	f005 feca 	bl	8008c76 <lcd_draw_rectangle>
    lcd_show_string(btn_x + 10, btn1_y + 8, btn_w - 20, btn_h - 16, 24, "Frep", BLACK);
 8002ee2:	f8b7 3042 	ldrh.w	r3, [r7, #66]	@ 0x42
 8002ee6:	330a      	adds	r3, #10
 8002ee8:	b298      	uxth	r0, r3
 8002eea:	f8b7 3040 	ldrh.w	r3, [r7, #64]	@ 0x40
 8002eee:	3308      	adds	r3, #8
 8002ef0:	b299      	uxth	r1, r3
 8002ef2:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 8002ef6:	3b14      	subs	r3, #20
 8002ef8:	b29a      	uxth	r2, r3
 8002efa:	f8b7 3044 	ldrh.w	r3, [r7, #68]	@ 0x44
 8002efe:	3b10      	subs	r3, #16
 8002f00:	b29b      	uxth	r3, r3
 8002f02:	2400      	movs	r4, #0
 8002f04:	9402      	str	r4, [sp, #8]
 8002f06:	4c49      	ldr	r4, [pc, #292]	@ (800302c <sddgui+0x354>)
 8002f08:	9401      	str	r4, [sp, #4]
 8002f0a:	2418      	movs	r4, #24
 8002f0c:	9400      	str	r4, [sp, #0]
 8002f0e:	f006 f873 	bl	8008ff8 <lcd_show_string>
    sprintf(value_str, "%lu Hz", dds_freq[dds_channel]);
 8002f12:	4b44      	ldr	r3, [pc, #272]	@ (8003024 <sddgui+0x34c>)
 8002f14:	781b      	ldrb	r3, [r3, #0]
 8002f16:	461a      	mov	r2, r3
 8002f18:	4b45      	ldr	r3, [pc, #276]	@ (8003030 <sddgui+0x358>)
 8002f1a:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8002f1e:	463b      	mov	r3, r7
 8002f20:	4944      	ldr	r1, [pc, #272]	@ (8003034 <sddgui+0x35c>)
 8002f22:	4618      	mov	r0, r3
 8002f24:	f00c fe84 	bl	800fc30 <siprintf>
    lcd_show_string(btn_x + 100, btn1_y + 35, btn_w - 110, 20, font_size, value_str, RED);
 8002f28:	f8b7 3042 	ldrh.w	r3, [r7, #66]	@ 0x42
 8002f2c:	3364      	adds	r3, #100	@ 0x64
 8002f2e:	b298      	uxth	r0, r3
 8002f30:	f8b7 3040 	ldrh.w	r3, [r7, #64]	@ 0x40
 8002f34:	3323      	adds	r3, #35	@ 0x23
 8002f36:	b299      	uxth	r1, r3
 8002f38:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 8002f3c:	3b6e      	subs	r3, #110	@ 0x6e
 8002f3e:	b29a      	uxth	r2, r3
 8002f40:	f44f 4378 	mov.w	r3, #63488	@ 0xf800
 8002f44:	9302      	str	r3, [sp, #8]
 8002f46:	463b      	mov	r3, r7
 8002f48:	9301      	str	r3, [sp, #4]
 8002f4a:	f897 303b 	ldrb.w	r3, [r7, #59]	@ 0x3b
 8002f4e:	9300      	str	r3, [sp, #0]
 8002f50:	2314      	movs	r3, #20
 8002f52:	f006 f851 	bl	8008ff8 <lcd_show_string>

    // Amplitudea
    lcd_fill(btn_x, btn2_y, btn_x + btn_w, btn2_y + btn_h, LGRAY);
 8002f56:	f8b7 2042 	ldrh.w	r2, [r7, #66]	@ 0x42
 8002f5a:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 8002f5e:	4413      	add	r3, r2
 8002f60:	b29c      	uxth	r4, r3
 8002f62:	8ffa      	ldrh	r2, [r7, #62]	@ 0x3e
 8002f64:	f8b7 3044 	ldrh.w	r3, [r7, #68]	@ 0x44
 8002f68:	4413      	add	r3, r2
 8002f6a:	b29b      	uxth	r3, r3
 8002f6c:	8ff9      	ldrh	r1, [r7, #62]	@ 0x3e
 8002f6e:	f8b7 0042 	ldrh.w	r0, [r7, #66]	@ 0x42
 8002f72:	f24c 6218 	movw	r2, #50712	@ 0xc618
 8002f76:	9200      	str	r2, [sp, #0]
 8002f78:	4622      	mov	r2, r4
 8002f7a:	f005 fdb9 	bl	8008af0 <lcd_fill>
    g_back_color = LGRAY;
 8002f7e:	4b26      	ldr	r3, [pc, #152]	@ (8003018 <sddgui+0x340>)
 8002f80:	f24c 6218 	movw	r2, #50712	@ 0xc618
 8002f84:	601a      	str	r2, [r3, #0]
    lcd_draw_rectangle(btn_x, btn2_y, btn_x + btn_w, btn2_y + btn_h, BLACK);
 8002f86:	f8b7 2042 	ldrh.w	r2, [r7, #66]	@ 0x42
 8002f8a:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 8002f8e:	4413      	add	r3, r2
 8002f90:	b29c      	uxth	r4, r3
 8002f92:	8ffa      	ldrh	r2, [r7, #62]	@ 0x3e
 8002f94:	f8b7 3044 	ldrh.w	r3, [r7, #68]	@ 0x44
 8002f98:	4413      	add	r3, r2
 8002f9a:	b29b      	uxth	r3, r3
 8002f9c:	8ff9      	ldrh	r1, [r7, #62]	@ 0x3e
 8002f9e:	f8b7 0042 	ldrh.w	r0, [r7, #66]	@ 0x42
 8002fa2:	2200      	movs	r2, #0
 8002fa4:	9200      	str	r2, [sp, #0]
 8002fa6:	4622      	mov	r2, r4
 8002fa8:	f005 fe65 	bl	8008c76 <lcd_draw_rectangle>
    lcd_show_string(btn_x + 10, btn2_y + 8, btn_w - 20, btn_h - 16, 24, "Amp", BLACK);
 8002fac:	f8b7 3042 	ldrh.w	r3, [r7, #66]	@ 0x42
 8002fb0:	330a      	adds	r3, #10
 8002fb2:	b298      	uxth	r0, r3
 8002fb4:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 8002fb6:	3308      	adds	r3, #8
 8002fb8:	b299      	uxth	r1, r3
 8002fba:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 8002fbe:	3b14      	subs	r3, #20
 8002fc0:	b29a      	uxth	r2, r3
 8002fc2:	f8b7 3044 	ldrh.w	r3, [r7, #68]	@ 0x44
 8002fc6:	3b10      	subs	r3, #16
 8002fc8:	b29b      	uxth	r3, r3
 8002fca:	2400      	movs	r4, #0
 8002fcc:	9402      	str	r4, [sp, #8]
 8002fce:	4c1a      	ldr	r4, [pc, #104]	@ (8003038 <sddgui+0x360>)
 8002fd0:	9401      	str	r4, [sp, #4]
 8002fd2:	2418      	movs	r4, #24
 8002fd4:	9400      	str	r4, [sp, #0]
 8002fd6:	f006 f80f 	bl	8008ff8 <lcd_show_string>
    sprintf(value_str, "%u mV", dds_amp[dds_channel]);
 8002fda:	4b12      	ldr	r3, [pc, #72]	@ (8003024 <sddgui+0x34c>)
 8002fdc:	781b      	ldrb	r3, [r3, #0]
 8002fde:	461a      	mov	r2, r3
 8002fe0:	4b16      	ldr	r3, [pc, #88]	@ (800303c <sddgui+0x364>)
 8002fe2:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 8002fe6:	461a      	mov	r2, r3
 8002fe8:	463b      	mov	r3, r7
 8002fea:	4915      	ldr	r1, [pc, #84]	@ (8003040 <sddgui+0x368>)
 8002fec:	4618      	mov	r0, r3
 8002fee:	f00c fe1f 	bl	800fc30 <siprintf>
    lcd_show_string(btn_x + 100, btn2_y + 35, btn_w - 140, 20, font_size, value_str, RED);
 8002ff2:	f8b7 3042 	ldrh.w	r3, [r7, #66]	@ 0x42
 8002ff6:	3364      	adds	r3, #100	@ 0x64
 8002ff8:	b298      	uxth	r0, r3
 8002ffa:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 8002ffc:	3323      	adds	r3, #35	@ 0x23
 8002ffe:	b299      	uxth	r1, r3
 8003000:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 8003004:	3b8c      	subs	r3, #140	@ 0x8c
 8003006:	b29a      	uxth	r2, r3
 8003008:	f44f 4378 	mov.w	r3, #63488	@ 0xf800
 800300c:	9302      	str	r3, [sp, #8]
 800300e:	463b      	mov	r3, r7
 8003010:	9301      	str	r3, [sp, #4]
 8003012:	f897 303b 	ldrb.w	r3, [r7, #59]	@ 0x3b
 8003016:	e015      	b.n	8003044 <sddgui+0x36c>
 8003018:	2000001c 	.word	0x2000001c
 800301c:	080133c4 	.word	0x080133c4
 8003020:	080133e8 	.word	0x080133e8
 8003024:	20000318 	.word	0x20000318
 8003028:	080133ec 	.word	0x080133ec
 800302c:	080133f4 	.word	0x080133f4
 8003030:	200002f8 	.word	0x200002f8
 8003034:	080133fc 	.word	0x080133fc
 8003038:	08013404 	.word	0x08013404
 800303c:	20000308 	.word	0x20000308
 8003040:	08013408 	.word	0x08013408
 8003044:	9300      	str	r3, [sp, #0]
 8003046:	2314      	movs	r3, #20
 8003048:	f005 ffd6 	bl	8008ff8 <lcd_show_string>

    // Phase 
    uint16_t phase_btn_w = 120;
 800304c:	2378      	movs	r3, #120	@ 0x78
 800304e:	873b      	strh	r3, [r7, #56]	@ 0x38
    lcd_fill(btn_x, btn3_y, btn_x + phase_btn_w, btn3_y + btn_h, LGRAY);
 8003050:	f8b7 2042 	ldrh.w	r2, [r7, #66]	@ 0x42
 8003054:	8f3b      	ldrh	r3, [r7, #56]	@ 0x38
 8003056:	4413      	add	r3, r2
 8003058:	b29c      	uxth	r4, r3
 800305a:	8fba      	ldrh	r2, [r7, #60]	@ 0x3c
 800305c:	f8b7 3044 	ldrh.w	r3, [r7, #68]	@ 0x44
 8003060:	4413      	add	r3, r2
 8003062:	b29b      	uxth	r3, r3
 8003064:	8fb9      	ldrh	r1, [r7, #60]	@ 0x3c
 8003066:	f8b7 0042 	ldrh.w	r0, [r7, #66]	@ 0x42
 800306a:	f24c 6218 	movw	r2, #50712	@ 0xc618
 800306e:	9200      	str	r2, [sp, #0]
 8003070:	4622      	mov	r2, r4
 8003072:	f005 fd3d 	bl	8008af0 <lcd_fill>
    g_back_color = LGRAY;
 8003076:	4b99      	ldr	r3, [pc, #612]	@ (80032dc <sddgui+0x604>)
 8003078:	f24c 6218 	movw	r2, #50712	@ 0xc618
 800307c:	601a      	str	r2, [r3, #0]
    lcd_draw_rectangle(btn_x, btn3_y, btn_x + phase_btn_w, btn3_y + btn_h, BLACK);
 800307e:	f8b7 2042 	ldrh.w	r2, [r7, #66]	@ 0x42
 8003082:	8f3b      	ldrh	r3, [r7, #56]	@ 0x38
 8003084:	4413      	add	r3, r2
 8003086:	b29c      	uxth	r4, r3
 8003088:	8fba      	ldrh	r2, [r7, #60]	@ 0x3c
 800308a:	f8b7 3044 	ldrh.w	r3, [r7, #68]	@ 0x44
 800308e:	4413      	add	r3, r2
 8003090:	b29b      	uxth	r3, r3
 8003092:	8fb9      	ldrh	r1, [r7, #60]	@ 0x3c
 8003094:	f8b7 0042 	ldrh.w	r0, [r7, #66]	@ 0x42
 8003098:	2200      	movs	r2, #0
 800309a:	9200      	str	r2, [sp, #0]
 800309c:	4622      	mov	r2, r4
 800309e:	f005 fdea 	bl	8008c76 <lcd_draw_rectangle>
    lcd_show_string(btn_x + 10, btn3_y + 8, phase_btn_w - 20, btn_h - 16, 24, "Phase", BLACK);
 80030a2:	f8b7 3042 	ldrh.w	r3, [r7, #66]	@ 0x42
 80030a6:	330a      	adds	r3, #10
 80030a8:	b298      	uxth	r0, r3
 80030aa:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 80030ac:	3308      	adds	r3, #8
 80030ae:	b299      	uxth	r1, r3
 80030b0:	8f3b      	ldrh	r3, [r7, #56]	@ 0x38
 80030b2:	3b14      	subs	r3, #20
 80030b4:	b29a      	uxth	r2, r3
 80030b6:	f8b7 3044 	ldrh.w	r3, [r7, #68]	@ 0x44
 80030ba:	3b10      	subs	r3, #16
 80030bc:	b29b      	uxth	r3, r3
 80030be:	2400      	movs	r4, #0
 80030c0:	9402      	str	r4, [sp, #8]
 80030c2:	4c87      	ldr	r4, [pc, #540]	@ (80032e0 <sddgui+0x608>)
 80030c4:	9401      	str	r4, [sp, #4]
 80030c6:	2418      	movs	r4, #24
 80030c8:	9400      	str	r4, [sp, #0]
 80030ca:	f005 ff95 	bl	8008ff8 <lcd_show_string>
    sprintf(value_str, "%u deg", dds_phase[dds_channel]);
 80030ce:	4b85      	ldr	r3, [pc, #532]	@ (80032e4 <sddgui+0x60c>)
 80030d0:	781b      	ldrb	r3, [r3, #0]
 80030d2:	461a      	mov	r2, r3
 80030d4:	4b84      	ldr	r3, [pc, #528]	@ (80032e8 <sddgui+0x610>)
 80030d6:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 80030da:	461a      	mov	r2, r3
 80030dc:	463b      	mov	r3, r7
 80030de:	4983      	ldr	r1, [pc, #524]	@ (80032ec <sddgui+0x614>)
 80030e0:	4618      	mov	r0, r3
 80030e2:	f00c fda5 	bl	800fc30 <siprintf>
    lcd_show_string(btn_x + 60, btn3_y + 35, phase_btn_w - 70, 20, font_size, value_str, RED);
 80030e6:	f8b7 3042 	ldrh.w	r3, [r7, #66]	@ 0x42
 80030ea:	333c      	adds	r3, #60	@ 0x3c
 80030ec:	b298      	uxth	r0, r3
 80030ee:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 80030f0:	3323      	adds	r3, #35	@ 0x23
 80030f2:	b299      	uxth	r1, r3
 80030f4:	8f3b      	ldrh	r3, [r7, #56]	@ 0x38
 80030f6:	3b46      	subs	r3, #70	@ 0x46
 80030f8:	b29a      	uxth	r2, r3
 80030fa:	f44f 4378 	mov.w	r3, #63488	@ 0xf800
 80030fe:	9302      	str	r3, [sp, #8]
 8003100:	463b      	mov	r3, r7
 8003102:	9301      	str	r3, [sp, #4]
 8003104:	f897 303b 	ldrb.w	r3, [r7, #59]	@ 0x3b
 8003108:	9300      	str	r3, [sp, #0]
 800310a:	2314      	movs	r3, #20
 800310c:	f005 ff74 	bl	8008ff8 <lcd_show_string>

    // 
    uint16_t out_btn_x = btn_x + phase_btn_w + 20;
 8003110:	f8b7 2042 	ldrh.w	r2, [r7, #66]	@ 0x42
 8003114:	8f3b      	ldrh	r3, [r7, #56]	@ 0x38
 8003116:	4413      	add	r3, r2
 8003118:	b29b      	uxth	r3, r3
 800311a:	3314      	adds	r3, #20
 800311c:	86fb      	strh	r3, [r7, #54]	@ 0x36
    uint16_t out_btn_w = 60;
 800311e:	233c      	movs	r3, #60	@ 0x3c
 8003120:	86bb      	strh	r3, [r7, #52]	@ 0x34
    lcd_fill(out_btn_x, btn3_y, out_btn_x + out_btn_w, btn3_y + btn_h, GREEN);
 8003122:	8efa      	ldrh	r2, [r7, #54]	@ 0x36
 8003124:	8ebb      	ldrh	r3, [r7, #52]	@ 0x34
 8003126:	4413      	add	r3, r2
 8003128:	b29c      	uxth	r4, r3
 800312a:	8fba      	ldrh	r2, [r7, #60]	@ 0x3c
 800312c:	f8b7 3044 	ldrh.w	r3, [r7, #68]	@ 0x44
 8003130:	4413      	add	r3, r2
 8003132:	b29b      	uxth	r3, r3
 8003134:	8fb9      	ldrh	r1, [r7, #60]	@ 0x3c
 8003136:	8ef8      	ldrh	r0, [r7, #54]	@ 0x36
 8003138:	f44f 62fc 	mov.w	r2, #2016	@ 0x7e0
 800313c:	9200      	str	r2, [sp, #0]
 800313e:	4622      	mov	r2, r4
 8003140:	f005 fcd6 	bl	8008af0 <lcd_fill>
    g_back_color = GREEN;
 8003144:	4b65      	ldr	r3, [pc, #404]	@ (80032dc <sddgui+0x604>)
 8003146:	f44f 62fc 	mov.w	r2, #2016	@ 0x7e0
 800314a:	601a      	str	r2, [r3, #0]
    lcd_draw_rectangle(out_btn_x, btn3_y, out_btn_x + out_btn_w, btn3_y + btn_h, BLACK);
 800314c:	8efa      	ldrh	r2, [r7, #54]	@ 0x36
 800314e:	8ebb      	ldrh	r3, [r7, #52]	@ 0x34
 8003150:	4413      	add	r3, r2
 8003152:	b29c      	uxth	r4, r3
 8003154:	8fba      	ldrh	r2, [r7, #60]	@ 0x3c
 8003156:	f8b7 3044 	ldrh.w	r3, [r7, #68]	@ 0x44
 800315a:	4413      	add	r3, r2
 800315c:	b29b      	uxth	r3, r3
 800315e:	8fb9      	ldrh	r1, [r7, #60]	@ 0x3c
 8003160:	8ef8      	ldrh	r0, [r7, #54]	@ 0x36
 8003162:	2200      	movs	r2, #0
 8003164:	9200      	str	r2, [sp, #0]
 8003166:	4622      	mov	r2, r4
 8003168:	f005 fd85 	bl	8008c76 <lcd_draw_rectangle>
    lcd_show_string(out_btn_x + 14, btn3_y + 18, out_btn_w - 16, btn_h - 36, 24, "On", BLACK);
 800316c:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800316e:	330e      	adds	r3, #14
 8003170:	b298      	uxth	r0, r3
 8003172:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 8003174:	3312      	adds	r3, #18
 8003176:	b299      	uxth	r1, r3
 8003178:	8ebb      	ldrh	r3, [r7, #52]	@ 0x34
 800317a:	3b10      	subs	r3, #16
 800317c:	b29a      	uxth	r2, r3
 800317e:	f8b7 3044 	ldrh.w	r3, [r7, #68]	@ 0x44
 8003182:	3b24      	subs	r3, #36	@ 0x24
 8003184:	b29b      	uxth	r3, r3
 8003186:	2400      	movs	r4, #0
 8003188:	9402      	str	r4, [sp, #8]
 800318a:	4c59      	ldr	r4, [pc, #356]	@ (80032f0 <sddgui+0x618>)
 800318c:	9401      	str	r4, [sp, #4]
 800318e:	2418      	movs	r4, #24
 8003190:	9400      	str	r4, [sp, #0]
 8003192:	f005 ff31 	bl	8008ff8 <lcd_show_string>

    // 
    while (1) {
        tp_dev.scan(0);
 8003196:	4b57      	ldr	r3, [pc, #348]	@ (80032f4 <sddgui+0x61c>)
 8003198:	685b      	ldr	r3, [r3, #4]
 800319a:	2000      	movs	r0, #0
 800319c:	4798      	blx	r3
        if (tp_dev.sta & TP_PRES_DOWN) {
 800319e:	4b55      	ldr	r3, [pc, #340]	@ (80032f4 <sddgui+0x61c>)
 80031a0:	8e9b      	ldrh	r3, [r3, #52]	@ 0x34
 80031a2:	b21b      	sxth	r3, r3
 80031a4:	2b00      	cmp	r3, #0
 80031a6:	f280 8141 	bge.w	800342c <sddgui+0x754>
            LED0(0);
 80031aa:	2200      	movs	r2, #0
 80031ac:	2120      	movs	r1, #32
 80031ae:	4852      	ldr	r0, [pc, #328]	@ (80032f8 <sddgui+0x620>)
 80031b0:	f008 fe6f 	bl	800be92 <HAL_GPIO_WritePin>
            uint16_t tx = tp_dev.x[0], ty = tp_dev.y[0];
 80031b4:	4b4f      	ldr	r3, [pc, #316]	@ (80032f4 <sddgui+0x61c>)
 80031b6:	899b      	ldrh	r3, [r3, #12]
 80031b8:	867b      	strh	r3, [r7, #50]	@ 0x32
 80031ba:	4b4e      	ldr	r3, [pc, #312]	@ (80032f4 <sddgui+0x61c>)
 80031bc:	8c1b      	ldrh	r3, [r3, #32]
 80031be:	863b      	strh	r3, [r7, #48]	@ 0x30
            // 
            if (tx > back_x && tx < back_x + back_w && ty > back_y && ty < back_y + back_h) {
 80031c0:	8e7a      	ldrh	r2, [r7, #50]	@ 0x32
 80031c2:	f8b7 3056 	ldrh.w	r3, [r7, #86]	@ 0x56
 80031c6:	429a      	cmp	r2, r3
 80031c8:	d918      	bls.n	80031fc <sddgui+0x524>
 80031ca:	8e7a      	ldrh	r2, [r7, #50]	@ 0x32
 80031cc:	f8b7 1056 	ldrh.w	r1, [r7, #86]	@ 0x56
 80031d0:	f8b7 3052 	ldrh.w	r3, [r7, #82]	@ 0x52
 80031d4:	440b      	add	r3, r1
 80031d6:	429a      	cmp	r2, r3
 80031d8:	da10      	bge.n	80031fc <sddgui+0x524>
 80031da:	8e3a      	ldrh	r2, [r7, #48]	@ 0x30
 80031dc:	f8b7 3054 	ldrh.w	r3, [r7, #84]	@ 0x54
 80031e0:	429a      	cmp	r2, r3
 80031e2:	d90b      	bls.n	80031fc <sddgui+0x524>
 80031e4:	8e3a      	ldrh	r2, [r7, #48]	@ 0x30
 80031e6:	f8b7 1054 	ldrh.w	r1, [r7, #84]	@ 0x54
 80031ea:	f8b7 3050 	ldrh.w	r3, [r7, #80]	@ 0x50
 80031ee:	440b      	add	r3, r1
 80031f0:	429a      	cmp	r2, r3
 80031f2:	da03      	bge.n	80031fc <sddgui+0x524>
                current_page = PAGE_MAIN;
 80031f4:	4b41      	ldr	r3, [pc, #260]	@ (80032fc <sddgui+0x624>)
 80031f6:	2200      	movs	r2, #0
 80031f8:	701a      	strb	r2, [r3, #0]
                return;
 80031fa:	e125      	b.n	8003448 <sddgui+0x770>
            }
            // 
            if (tx > chg_x && tx < chg_x + chg_w && ty > chg_y && ty < chg_y + chg_h) {
 80031fc:	8e7a      	ldrh	r2, [r7, #50]	@ 0x32
 80031fe:	f8b7 304e 	ldrh.w	r3, [r7, #78]	@ 0x4e
 8003202:	429a      	cmp	r2, r3
 8003204:	d922      	bls.n	800324c <sddgui+0x574>
 8003206:	8e7a      	ldrh	r2, [r7, #50]	@ 0x32
 8003208:	f8b7 104e 	ldrh.w	r1, [r7, #78]	@ 0x4e
 800320c:	f8b7 304a 	ldrh.w	r3, [r7, #74]	@ 0x4a
 8003210:	440b      	add	r3, r1
 8003212:	429a      	cmp	r2, r3
 8003214:	da1a      	bge.n	800324c <sddgui+0x574>
 8003216:	8e3a      	ldrh	r2, [r7, #48]	@ 0x30
 8003218:	f8b7 304c 	ldrh.w	r3, [r7, #76]	@ 0x4c
 800321c:	429a      	cmp	r2, r3
 800321e:	d915      	bls.n	800324c <sddgui+0x574>
 8003220:	8e3a      	ldrh	r2, [r7, #48]	@ 0x30
 8003222:	f8b7 104c 	ldrh.w	r1, [r7, #76]	@ 0x4c
 8003226:	f8b7 3048 	ldrh.w	r3, [r7, #72]	@ 0x48
 800322a:	440b      	add	r3, r1
 800322c:	429a      	cmp	r2, r3
 800322e:	da0d      	bge.n	800324c <sddgui+0x574>
                dds_channel = (dds_channel + 1) % 4;
 8003230:	4b2c      	ldr	r3, [pc, #176]	@ (80032e4 <sddgui+0x60c>)
 8003232:	781b      	ldrb	r3, [r3, #0]
 8003234:	3301      	adds	r3, #1
 8003236:	425a      	negs	r2, r3
 8003238:	f003 0303 	and.w	r3, r3, #3
 800323c:	f002 0203 	and.w	r2, r2, #3
 8003240:	bf58      	it	pl
 8003242:	4253      	negpl	r3, r2
 8003244:	b2da      	uxtb	r2, r3
 8003246:	4b27      	ldr	r3, [pc, #156]	@ (80032e4 <sddgui+0x60c>)
 8003248:	701a      	strb	r2, [r3, #0]
                return; // 
 800324a:	e0fd      	b.n	8003448 <sddgui+0x770>
            }
            // Frep
            if (tx > btn_x && tx < btn_x + btn_w && ty > btn1_y && ty < btn1_y + btn_h) {
 800324c:	8e7a      	ldrh	r2, [r7, #50]	@ 0x32
 800324e:	f8b7 3042 	ldrh.w	r3, [r7, #66]	@ 0x42
 8003252:	429a      	cmp	r2, r3
 8003254:	d91f      	bls.n	8003296 <sddgui+0x5be>
 8003256:	8e7a      	ldrh	r2, [r7, #50]	@ 0x32
 8003258:	f8b7 1042 	ldrh.w	r1, [r7, #66]	@ 0x42
 800325c:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 8003260:	440b      	add	r3, r1
 8003262:	429a      	cmp	r2, r3
 8003264:	da17      	bge.n	8003296 <sddgui+0x5be>
 8003266:	8e3a      	ldrh	r2, [r7, #48]	@ 0x30
 8003268:	f8b7 3040 	ldrh.w	r3, [r7, #64]	@ 0x40
 800326c:	429a      	cmp	r2, r3
 800326e:	d912      	bls.n	8003296 <sddgui+0x5be>
 8003270:	8e3a      	ldrh	r2, [r7, #48]	@ 0x30
 8003272:	f8b7 1040 	ldrh.w	r1, [r7, #64]	@ 0x40
 8003276:	f8b7 3044 	ldrh.w	r3, [r7, #68]	@ 0x44
 800327a:	440b      	add	r3, r1
 800327c:	429a      	cmp	r2, r3
 800327e:	da0a      	bge.n	8003296 <sddgui+0x5be>
                num_type = NUM_FREQ;
 8003280:	4b1f      	ldr	r3, [pc, #124]	@ (8003300 <sddgui+0x628>)
 8003282:	2201      	movs	r2, #1
 8003284:	701a      	strb	r2, [r3, #0]
                last_page = current_page;
 8003286:	4b1d      	ldr	r3, [pc, #116]	@ (80032fc <sddgui+0x624>)
 8003288:	781a      	ldrb	r2, [r3, #0]
 800328a:	4b1e      	ldr	r3, [pc, #120]	@ (8003304 <sddgui+0x62c>)
 800328c:	701a      	strb	r2, [r3, #0]
                current_page = PAGE_NUM;
 800328e:	4b1b      	ldr	r3, [pc, #108]	@ (80032fc <sddgui+0x624>)
 8003290:	2205      	movs	r2, #5
 8003292:	701a      	strb	r2, [r3, #0]
                return;
 8003294:	e0d8      	b.n	8003448 <sddgui+0x770>
            }
            // Amplitude
            if (tx > btn_x && tx < btn_x + btn_w && ty > btn2_y && ty < btn2_y + btn_h) {
 8003296:	8e7a      	ldrh	r2, [r7, #50]	@ 0x32
 8003298:	f8b7 3042 	ldrh.w	r3, [r7, #66]	@ 0x42
 800329c:	429a      	cmp	r2, r3
 800329e:	d933      	bls.n	8003308 <sddgui+0x630>
 80032a0:	8e7a      	ldrh	r2, [r7, #50]	@ 0x32
 80032a2:	f8b7 1042 	ldrh.w	r1, [r7, #66]	@ 0x42
 80032a6:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 80032aa:	440b      	add	r3, r1
 80032ac:	429a      	cmp	r2, r3
 80032ae:	da2b      	bge.n	8003308 <sddgui+0x630>
 80032b0:	8e3a      	ldrh	r2, [r7, #48]	@ 0x30
 80032b2:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 80032b4:	429a      	cmp	r2, r3
 80032b6:	d927      	bls.n	8003308 <sddgui+0x630>
 80032b8:	8e3a      	ldrh	r2, [r7, #48]	@ 0x30
 80032ba:	8ff9      	ldrh	r1, [r7, #62]	@ 0x3e
 80032bc:	f8b7 3044 	ldrh.w	r3, [r7, #68]	@ 0x44
 80032c0:	440b      	add	r3, r1
 80032c2:	429a      	cmp	r2, r3
 80032c4:	da20      	bge.n	8003308 <sddgui+0x630>
                num_type = NUM_AMP;
 80032c6:	4b0e      	ldr	r3, [pc, #56]	@ (8003300 <sddgui+0x628>)
 80032c8:	2202      	movs	r2, #2
 80032ca:	701a      	strb	r2, [r3, #0]
                last_page = current_page;
 80032cc:	4b0b      	ldr	r3, [pc, #44]	@ (80032fc <sddgui+0x624>)
 80032ce:	781a      	ldrb	r2, [r3, #0]
 80032d0:	4b0c      	ldr	r3, [pc, #48]	@ (8003304 <sddgui+0x62c>)
 80032d2:	701a      	strb	r2, [r3, #0]
                current_page = PAGE_NUM;
 80032d4:	4b09      	ldr	r3, [pc, #36]	@ (80032fc <sddgui+0x624>)
 80032d6:	2205      	movs	r2, #5
 80032d8:	701a      	strb	r2, [r3, #0]
                return;
 80032da:	e0b5      	b.n	8003448 <sddgui+0x770>
 80032dc:	2000001c 	.word	0x2000001c
 80032e0:	08013410 	.word	0x08013410
 80032e4:	20000318 	.word	0x20000318
 80032e8:	20000310 	.word	0x20000310
 80032ec:	08013418 	.word	0x08013418
 80032f0:	08013420 	.word	0x08013420
 80032f4:	20000024 	.word	0x20000024
 80032f8:	40010c00 	.word	0x40010c00
 80032fc:	200008e0 	.word	0x200008e0
 8003300:	200008e2 	.word	0x200008e2
 8003304:	200008e1 	.word	0x200008e1
            }
            // Phase
            if (tx > btn_x && tx < btn_x + phase_btn_w && ty > btn3_y && ty < btn3_y + btn_h) {
 8003308:	8e7a      	ldrh	r2, [r7, #50]	@ 0x32
 800330a:	f8b7 3042 	ldrh.w	r3, [r7, #66]	@ 0x42
 800330e:	429a      	cmp	r2, r3
 8003310:	d91c      	bls.n	800334c <sddgui+0x674>
 8003312:	8e7a      	ldrh	r2, [r7, #50]	@ 0x32
 8003314:	f8b7 1042 	ldrh.w	r1, [r7, #66]	@ 0x42
 8003318:	8f3b      	ldrh	r3, [r7, #56]	@ 0x38
 800331a:	440b      	add	r3, r1
 800331c:	429a      	cmp	r2, r3
 800331e:	da15      	bge.n	800334c <sddgui+0x674>
 8003320:	8e3a      	ldrh	r2, [r7, #48]	@ 0x30
 8003322:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 8003324:	429a      	cmp	r2, r3
 8003326:	d911      	bls.n	800334c <sddgui+0x674>
 8003328:	8e3a      	ldrh	r2, [r7, #48]	@ 0x30
 800332a:	8fb9      	ldrh	r1, [r7, #60]	@ 0x3c
 800332c:	f8b7 3044 	ldrh.w	r3, [r7, #68]	@ 0x44
 8003330:	440b      	add	r3, r1
 8003332:	429a      	cmp	r2, r3
 8003334:	da0a      	bge.n	800334c <sddgui+0x674>
                num_type = NUM_PHASE;
 8003336:	4b4c      	ldr	r3, [pc, #304]	@ (8003468 <sddgui+0x790>)
 8003338:	2203      	movs	r2, #3
 800333a:	701a      	strb	r2, [r3, #0]
                last_page = current_page;
 800333c:	4b4b      	ldr	r3, [pc, #300]	@ (800346c <sddgui+0x794>)
 800333e:	781a      	ldrb	r2, [r3, #0]
 8003340:	4b4b      	ldr	r3, [pc, #300]	@ (8003470 <sddgui+0x798>)
 8003342:	701a      	strb	r2, [r3, #0]
                current_page = PAGE_NUM;
 8003344:	4b49      	ldr	r3, [pc, #292]	@ (800346c <sddgui+0x794>)
 8003346:	2205      	movs	r2, #5
 8003348:	701a      	strb	r2, [r3, #0]
                return;
 800334a:	e07d      	b.n	8003448 <sddgui+0x770>
            }
            // 
            if (tx > out_btn_x && tx < out_btn_x + out_btn_w && ty > btn3_y && ty < btn3_y + btn_h) {
 800334c:	8e7a      	ldrh	r2, [r7, #50]	@ 0x32
 800334e:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8003350:	429a      	cmp	r2, r3
 8003352:	d965      	bls.n	8003420 <sddgui+0x748>
 8003354:	8e7a      	ldrh	r2, [r7, #50]	@ 0x32
 8003356:	8ef9      	ldrh	r1, [r7, #54]	@ 0x36
 8003358:	8ebb      	ldrh	r3, [r7, #52]	@ 0x34
 800335a:	440b      	add	r3, r1
 800335c:	429a      	cmp	r2, r3
 800335e:	da5f      	bge.n	8003420 <sddgui+0x748>
 8003360:	8e3a      	ldrh	r2, [r7, #48]	@ 0x30
 8003362:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 8003364:	429a      	cmp	r2, r3
 8003366:	d95b      	bls.n	8003420 <sddgui+0x748>
 8003368:	8e3a      	ldrh	r2, [r7, #48]	@ 0x30
 800336a:	8fb9      	ldrh	r1, [r7, #60]	@ 0x3c
 800336c:	f8b7 3044 	ldrh.w	r3, [r7, #68]	@ 0x44
 8003370:	440b      	add	r3, r1
 8003372:	429a      	cmp	r2, r3
 8003374:	da54      	bge.n	8003420 <sddgui+0x748>
                Write_Freq(dds_channel, dds_freq[dds_channel]);
 8003376:	4b3f      	ldr	r3, [pc, #252]	@ (8003474 <sddgui+0x79c>)
 8003378:	781b      	ldrb	r3, [r3, #0]
 800337a:	4a3e      	ldr	r2, [pc, #248]	@ (8003474 <sddgui+0x79c>)
 800337c:	7812      	ldrb	r2, [r2, #0]
 800337e:	4611      	mov	r1, r2
 8003380:	4a3d      	ldr	r2, [pc, #244]	@ (8003478 <sddgui+0x7a0>)
 8003382:	f852 2021 	ldr.w	r2, [r2, r1, lsl #2]
 8003386:	4611      	mov	r1, r2
 8003388:	4618      	mov	r0, r3
 800338a:	f7fe fa11 	bl	80017b0 <Write_Freq>
                Write_Amplitude(dds_channel, (uint16_t)((dds_amp[dds_channel] * 0.0503 - 26.01) * 4.32));//   1k : 
 800338e:	4b39      	ldr	r3, [pc, #228]	@ (8003474 <sddgui+0x79c>)
 8003390:	781c      	ldrb	r4, [r3, #0]
 8003392:	4b38      	ldr	r3, [pc, #224]	@ (8003474 <sddgui+0x79c>)
 8003394:	781b      	ldrb	r3, [r3, #0]
 8003396:	461a      	mov	r2, r3
 8003398:	4b38      	ldr	r3, [pc, #224]	@ (800347c <sddgui+0x7a4>)
 800339a:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 800339e:	4618      	mov	r0, r3
 80033a0:	f7fd f8a6 	bl	80004f0 <__aeabi_i2d>
 80033a4:	a32a      	add	r3, pc, #168	@ (adr r3, 8003450 <sddgui+0x778>)
 80033a6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80033aa:	f7fd f90b 	bl	80005c4 <__aeabi_dmul>
 80033ae:	4602      	mov	r2, r0
 80033b0:	460b      	mov	r3, r1
 80033b2:	4610      	mov	r0, r2
 80033b4:	4619      	mov	r1, r3
 80033b6:	a328      	add	r3, pc, #160	@ (adr r3, 8003458 <sddgui+0x780>)
 80033b8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80033bc:	f7fc ff4a 	bl	8000254 <__aeabi_dsub>
 80033c0:	4602      	mov	r2, r0
 80033c2:	460b      	mov	r3, r1
 80033c4:	4610      	mov	r0, r2
 80033c6:	4619      	mov	r1, r3
 80033c8:	a325      	add	r3, pc, #148	@ (adr r3, 8003460 <sddgui+0x788>)
 80033ca:	e9d3 2300 	ldrd	r2, r3, [r3]
 80033ce:	f7fd f8f9 	bl	80005c4 <__aeabi_dmul>
 80033d2:	4602      	mov	r2, r0
 80033d4:	460b      	mov	r3, r1
 80033d6:	4610      	mov	r0, r2
 80033d8:	4619      	mov	r1, r3
 80033da:	f7fd fbcb 	bl	8000b74 <__aeabi_d2uiz>
 80033de:	4603      	mov	r3, r0
 80033e0:	b29b      	uxth	r3, r3
 80033e2:	4619      	mov	r1, r3
 80033e4:	4620      	mov	r0, r4
 80033e6:	f7fe faf9 	bl	80019dc <Write_Amplitude>
                Write_Phase(dds_channel, dds_phase[dds_channel]);
 80033ea:	4b22      	ldr	r3, [pc, #136]	@ (8003474 <sddgui+0x79c>)
 80033ec:	781b      	ldrb	r3, [r3, #0]
 80033ee:	4a21      	ldr	r2, [pc, #132]	@ (8003474 <sddgui+0x79c>)
 80033f0:	7812      	ldrb	r2, [r2, #0]
 80033f2:	4611      	mov	r1, r2
 80033f4:	4a22      	ldr	r2, [pc, #136]	@ (8003480 <sddgui+0x7a8>)
 80033f6:	f832 2011 	ldrh.w	r2, [r2, r1, lsl #1]
 80033fa:	4611      	mov	r1, r2
 80033fc:	4618      	mov	r0, r3
 80033fe:	f7fe fbdf 	bl	8001bc0 <Write_Phase>
                IO_Update(); // // AD9959IO_Update
 8003402:	f7fe f91b 	bl	800163c <IO_Update>
                LED1(0);
 8003406:	2200      	movs	r2, #0
 8003408:	2120      	movs	r1, #32
 800340a:	481e      	ldr	r0, [pc, #120]	@ (8003484 <sddgui+0x7ac>)
 800340c:	f008 fd41 	bl	800be92 <HAL_GPIO_WritePin>
                delay_ms(100);
 8003410:	2064      	movs	r0, #100	@ 0x64
 8003412:	f00b fc39 	bl	800ec88 <delay_ms>
            }
            while (tp_dev.sta & TP_PRES_DOWN) tp_dev.scan(0);
 8003416:	e003      	b.n	8003420 <sddgui+0x748>
 8003418:	4b1b      	ldr	r3, [pc, #108]	@ (8003488 <sddgui+0x7b0>)
 800341a:	685b      	ldr	r3, [r3, #4]
 800341c:	2000      	movs	r0, #0
 800341e:	4798      	blx	r3
 8003420:	4b19      	ldr	r3, [pc, #100]	@ (8003488 <sddgui+0x7b0>)
 8003422:	8e9b      	ldrh	r3, [r3, #52]	@ 0x34
 8003424:	b21b      	sxth	r3, r3
 8003426:	2b00      	cmp	r3, #0
 8003428:	dbf6      	blt.n	8003418 <sddgui+0x740>
 800342a:	e009      	b.n	8003440 <sddgui+0x768>
        }
        else {
            LED0(1);
 800342c:	2201      	movs	r2, #1
 800342e:	2120      	movs	r1, #32
 8003430:	4816      	ldr	r0, [pc, #88]	@ (800348c <sddgui+0x7b4>)
 8003432:	f008 fd2e 	bl	800be92 <HAL_GPIO_WritePin>
            LED1(1);
 8003436:	2201      	movs	r2, #1
 8003438:	2120      	movs	r1, #32
 800343a:	4812      	ldr	r0, [pc, #72]	@ (8003484 <sddgui+0x7ac>)
 800343c:	f008 fd29 	bl	800be92 <HAL_GPIO_WritePin>
        }
        delay_ms(20);
 8003440:	2014      	movs	r0, #20
 8003442:	f00b fc21 	bl	800ec88 <delay_ms>
        tp_dev.scan(0);
 8003446:	e6a6      	b.n	8003196 <sddgui+0x4be>
    }
}
 8003448:	375c      	adds	r7, #92	@ 0x5c
 800344a:	46bd      	mov	sp, r7
 800344c:	bd90      	pop	{r4, r7, pc}
 800344e:	bf00      	nop
 8003450:	edfa43fe 	.word	0xedfa43fe
 8003454:	3fa9c0eb 	.word	0x3fa9c0eb
 8003458:	5c28f5c3 	.word	0x5c28f5c3
 800345c:	403a028f 	.word	0x403a028f
 8003460:	147ae148 	.word	0x147ae148
 8003464:	401147ae 	.word	0x401147ae
 8003468:	200008e2 	.word	0x200008e2
 800346c:	200008e0 	.word	0x200008e0
 8003470:	200008e1 	.word	0x200008e1
 8003474:	20000318 	.word	0x20000318
 8003478:	200002f8 	.word	0x200002f8
 800347c:	20000308 	.word	0x20000308
 8003480:	20000310 	.word	0x20000310
 8003484:	40011800 	.word	0x40011800
 8003488:	20000024 	.word	0x20000024
 800348c:	40010c00 	.word	0x40010c00

08003490 <numgui>:

void numgui(void)
{
 8003490:	b590      	push	{r4, r7, lr}
 8003492:	b0a1      	sub	sp, #132	@ 0x84
 8003494:	af04      	add	r7, sp, #16
    lcd_clear(GRAY);
 8003496:	f248 4030 	movw	r0, #33840	@ 0x8430
 800349a:	f005 fafb 	bl	8008a94 <lcd_clear>

    // 
    uint16_t input_x1 = 60, input_y1 = 10, input_x2 = 230, input_y2 = 65;
 800349e:	233c      	movs	r3, #60	@ 0x3c
 80034a0:	f8a7 3056 	strh.w	r3, [r7, #86]	@ 0x56
 80034a4:	230a      	movs	r3, #10
 80034a6:	f8a7 3054 	strh.w	r3, [r7, #84]	@ 0x54
 80034aa:	23e6      	movs	r3, #230	@ 0xe6
 80034ac:	f8a7 3052 	strh.w	r3, [r7, #82]	@ 0x52
 80034b0:	2341      	movs	r3, #65	@ 0x41
 80034b2:	f8a7 3050 	strh.w	r3, [r7, #80]	@ 0x50
    uint8_t input_font_size = 32;
 80034b6:	2320      	movs	r3, #32
 80034b8:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f
    char input_str[INPUT_MAX_LEN + 1] = {0};
 80034bc:	f107 0308 	add.w	r3, r7, #8
 80034c0:	2200      	movs	r2, #0
 80034c2:	601a      	str	r2, [r3, #0]
 80034c4:	605a      	str	r2, [r3, #4]
 80034c6:	f8c3 2007 	str.w	r2, [r3, #7]
    uint8_t input_len = 0;
 80034ca:	2300      	movs	r3, #0
 80034cc:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f

    // 
    uint16_t btn_w = 60, btn_h = 40;
 80034d0:	233c      	movs	r3, #60	@ 0x3c
 80034d2:	f8a7 304c 	strh.w	r3, [r7, #76]	@ 0x4c
 80034d6:	2328      	movs	r3, #40	@ 0x28
 80034d8:	f8a7 304a 	strh.w	r3, [r7, #74]	@ 0x4a
    uint16_t gap_x = 15, gap_y = 15;
 80034dc:	230f      	movs	r3, #15
 80034de:	f8a7 3048 	strh.w	r3, [r7, #72]	@ 0x48
 80034e2:	230f      	movs	r3, #15
 80034e4:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46
    uint16_t start_x = 20, start_y = 90;
 80034e8:	2314      	movs	r3, #20
 80034ea:	f8a7 3044 	strh.w	r3, [r7, #68]	@ 0x44
 80034ee:	235a      	movs	r3, #90	@ 0x5a
 80034f0:	f8a7 3042 	strh.w	r3, [r7, #66]	@ 0x42
    uint8_t font_size = 24;
 80034f4:	2318      	movs	r3, #24
 80034f6:	f887 3041 	strb.w	r3, [r7, #65]	@ 0x41
    char numstr[2] = {0};
 80034fa:	2300      	movs	r3, #0
 80034fc:	80bb      	strh	r3, [r7, #4]

    // 
    lcd_draw_rectangle(input_x1, input_y1, input_x2, input_y2, BLACK);
 80034fe:	f8b7 3050 	ldrh.w	r3, [r7, #80]	@ 0x50
 8003502:	f8b7 2052 	ldrh.w	r2, [r7, #82]	@ 0x52
 8003506:	f8b7 1054 	ldrh.w	r1, [r7, #84]	@ 0x54
 800350a:	f8b7 0056 	ldrh.w	r0, [r7, #86]	@ 0x56
 800350e:	2400      	movs	r4, #0
 8003510:	9400      	str	r4, [sp, #0]
 8003512:	f005 fbb0 	bl	8008c76 <lcd_draw_rectangle>
    lcd_fill(input_x1 + 2, input_y1 + 2, input_x2 - 2, input_y2 - 2, WHITE);
 8003516:	f8b7 3056 	ldrh.w	r3, [r7, #86]	@ 0x56
 800351a:	3302      	adds	r3, #2
 800351c:	b298      	uxth	r0, r3
 800351e:	f8b7 3054 	ldrh.w	r3, [r7, #84]	@ 0x54
 8003522:	3302      	adds	r3, #2
 8003524:	b299      	uxth	r1, r3
 8003526:	f8b7 3052 	ldrh.w	r3, [r7, #82]	@ 0x52
 800352a:	3b02      	subs	r3, #2
 800352c:	b29a      	uxth	r2, r3
 800352e:	f8b7 3050 	ldrh.w	r3, [r7, #80]	@ 0x50
 8003532:	3b02      	subs	r3, #2
 8003534:	b29b      	uxth	r3, r3
 8003536:	f64f 74ff 	movw	r4, #65535	@ 0xffff
 800353a:	9400      	str	r4, [sp, #0]
 800353c:	f005 fad8 	bl	8008af0 <lcd_fill>

    // 1~9
    int num = 1;
 8003540:	2301      	movs	r3, #1
 8003542:	66bb      	str	r3, [r7, #104]	@ 0x68
    for (int row = 0; row < 3; row++) {
 8003544:	2300      	movs	r3, #0
 8003546:	667b      	str	r3, [r7, #100]	@ 0x64
 8003548:	e066      	b.n	8003618 <numgui+0x188>
        for (int col = 0; col < 3; col++) {
 800354a:	2300      	movs	r3, #0
 800354c:	663b      	str	r3, [r7, #96]	@ 0x60
 800354e:	e05d      	b.n	800360c <numgui+0x17c>
            uint16_t x1 = start_x + col * (btn_w + gap_x);
 8003550:	f8b7 204c 	ldrh.w	r2, [r7, #76]	@ 0x4c
 8003554:	f8b7 3048 	ldrh.w	r3, [r7, #72]	@ 0x48
 8003558:	4413      	add	r3, r2
 800355a:	b29b      	uxth	r3, r3
 800355c:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 800355e:	b292      	uxth	r2, r2
 8003560:	fb02 f303 	mul.w	r3, r2, r3
 8003564:	b29a      	uxth	r2, r3
 8003566:	f8b7 3044 	ldrh.w	r3, [r7, #68]	@ 0x44
 800356a:	4413      	add	r3, r2
 800356c:	837b      	strh	r3, [r7, #26]
            uint16_t y1 = start_y + row * (btn_h + gap_y);
 800356e:	f8b7 204a 	ldrh.w	r2, [r7, #74]	@ 0x4a
 8003572:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 8003576:	4413      	add	r3, r2
 8003578:	b29b      	uxth	r3, r3
 800357a:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 800357c:	b292      	uxth	r2, r2
 800357e:	fb02 f303 	mul.w	r3, r2, r3
 8003582:	b29a      	uxth	r2, r3
 8003584:	f8b7 3042 	ldrh.w	r3, [r7, #66]	@ 0x42
 8003588:	4413      	add	r3, r2
 800358a:	833b      	strh	r3, [r7, #24]
            uint16_t x2 = x1 + btn_w;
 800358c:	8b7a      	ldrh	r2, [r7, #26]
 800358e:	f8b7 304c 	ldrh.w	r3, [r7, #76]	@ 0x4c
 8003592:	4413      	add	r3, r2
 8003594:	82fb      	strh	r3, [r7, #22]
            uint16_t y2 = y1 + btn_h;
 8003596:	8b3a      	ldrh	r2, [r7, #24]
 8003598:	f8b7 304a 	ldrh.w	r3, [r7, #74]	@ 0x4a
 800359c:	4413      	add	r3, r2
 800359e:	82bb      	strh	r3, [r7, #20]
            lcd_fill(x1, y1, x2, y2, LGRAY);
 80035a0:	8abb      	ldrh	r3, [r7, #20]
 80035a2:	8afa      	ldrh	r2, [r7, #22]
 80035a4:	8b39      	ldrh	r1, [r7, #24]
 80035a6:	8b78      	ldrh	r0, [r7, #26]
 80035a8:	f24c 6418 	movw	r4, #50712	@ 0xc618
 80035ac:	9400      	str	r4, [sp, #0]
 80035ae:	f005 fa9f 	bl	8008af0 <lcd_fill>
			g_back_color = LGRAY;
 80035b2:	4bb0      	ldr	r3, [pc, #704]	@ (8003874 <numgui+0x3e4>)
 80035b4:	f24c 6218 	movw	r2, #50712	@ 0xc618
 80035b8:	601a      	str	r2, [r3, #0]
            lcd_draw_rectangle(x1, y1, x2, y2, BLACK);
 80035ba:	8abb      	ldrh	r3, [r7, #20]
 80035bc:	8afa      	ldrh	r2, [r7, #22]
 80035be:	8b39      	ldrh	r1, [r7, #24]
 80035c0:	8b78      	ldrh	r0, [r7, #26]
 80035c2:	2400      	movs	r4, #0
 80035c4:	9400      	str	r4, [sp, #0]
 80035c6:	f005 fb56 	bl	8008c76 <lcd_draw_rectangle>
            numstr[0] = '0' + num;
 80035ca:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80035cc:	b2db      	uxtb	r3, r3
 80035ce:	3330      	adds	r3, #48	@ 0x30
 80035d0:	b2db      	uxtb	r3, r3
 80035d2:	713b      	strb	r3, [r7, #4]
            numstr[1] = 0;
 80035d4:	2300      	movs	r3, #0
 80035d6:	717b      	strb	r3, [r7, #5]
            lcd_show_string(x1 + 22, y1 + 8, btn_w, btn_h, font_size, numstr, BLACK);
 80035d8:	8b7b      	ldrh	r3, [r7, #26]
 80035da:	3316      	adds	r3, #22
 80035dc:	b298      	uxth	r0, r3
 80035de:	8b3b      	ldrh	r3, [r7, #24]
 80035e0:	3308      	adds	r3, #8
 80035e2:	b299      	uxth	r1, r3
 80035e4:	f8b7 404a 	ldrh.w	r4, [r7, #74]	@ 0x4a
 80035e8:	f8b7 204c 	ldrh.w	r2, [r7, #76]	@ 0x4c
 80035ec:	2300      	movs	r3, #0
 80035ee:	9302      	str	r3, [sp, #8]
 80035f0:	1d3b      	adds	r3, r7, #4
 80035f2:	9301      	str	r3, [sp, #4]
 80035f4:	f897 3041 	ldrb.w	r3, [r7, #65]	@ 0x41
 80035f8:	9300      	str	r3, [sp, #0]
 80035fa:	4623      	mov	r3, r4
 80035fc:	f005 fcfc 	bl	8008ff8 <lcd_show_string>
            num++;
 8003600:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8003602:	3301      	adds	r3, #1
 8003604:	66bb      	str	r3, [r7, #104]	@ 0x68
        for (int col = 0; col < 3; col++) {
 8003606:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8003608:	3301      	adds	r3, #1
 800360a:	663b      	str	r3, [r7, #96]	@ 0x60
 800360c:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800360e:	2b02      	cmp	r3, #2
 8003610:	dd9e      	ble.n	8003550 <numgui+0xc0>
    for (int row = 0; row < 3; row++) {
 8003612:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8003614:	3301      	adds	r3, #1
 8003616:	667b      	str	r3, [r7, #100]	@ 0x64
 8003618:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800361a:	2b02      	cmp	r3, #2
 800361c:	dd95      	ble.n	800354a <numgui+0xba>
        }
    }

    // 0
    uint16_t x0 = start_x + (btn_w + gap_x);
 800361e:	f8b7 204c 	ldrh.w	r2, [r7, #76]	@ 0x4c
 8003622:	f8b7 3048 	ldrh.w	r3, [r7, #72]	@ 0x48
 8003626:	4413      	add	r3, r2
 8003628:	b29a      	uxth	r2, r3
 800362a:	f8b7 3044 	ldrh.w	r3, [r7, #68]	@ 0x44
 800362e:	4413      	add	r3, r2
 8003630:	87fb      	strh	r3, [r7, #62]	@ 0x3e
    uint16_t y0 = start_y + 3 * (btn_h + gap_y);
 8003632:	f8b7 204a 	ldrh.w	r2, [r7, #74]	@ 0x4a
 8003636:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 800363a:	4413      	add	r3, r2
 800363c:	b29b      	uxth	r3, r3
 800363e:	461a      	mov	r2, r3
 8003640:	0052      	lsls	r2, r2, #1
 8003642:	4413      	add	r3, r2
 8003644:	b29a      	uxth	r2, r3
 8003646:	f8b7 3042 	ldrh.w	r3, [r7, #66]	@ 0x42
 800364a:	4413      	add	r3, r2
 800364c:	87bb      	strh	r3, [r7, #60]	@ 0x3c
    lcd_fill(x0, y0, x0 + btn_w, y0 + btn_h, LGRAY);
 800364e:	8ffa      	ldrh	r2, [r7, #62]	@ 0x3e
 8003650:	f8b7 304c 	ldrh.w	r3, [r7, #76]	@ 0x4c
 8003654:	4413      	add	r3, r2
 8003656:	b29c      	uxth	r4, r3
 8003658:	8fba      	ldrh	r2, [r7, #60]	@ 0x3c
 800365a:	f8b7 304a 	ldrh.w	r3, [r7, #74]	@ 0x4a
 800365e:	4413      	add	r3, r2
 8003660:	b29b      	uxth	r3, r3
 8003662:	8fb9      	ldrh	r1, [r7, #60]	@ 0x3c
 8003664:	8ff8      	ldrh	r0, [r7, #62]	@ 0x3e
 8003666:	f24c 6218 	movw	r2, #50712	@ 0xc618
 800366a:	9200      	str	r2, [sp, #0]
 800366c:	4622      	mov	r2, r4
 800366e:	f005 fa3f 	bl	8008af0 <lcd_fill>
	g_back_color = LGRAY;
 8003672:	4b80      	ldr	r3, [pc, #512]	@ (8003874 <numgui+0x3e4>)
 8003674:	f24c 6218 	movw	r2, #50712	@ 0xc618
 8003678:	601a      	str	r2, [r3, #0]
    lcd_draw_rectangle(x0, y0, x0 + btn_w, y0 + btn_h, BLACK);
 800367a:	8ffa      	ldrh	r2, [r7, #62]	@ 0x3e
 800367c:	f8b7 304c 	ldrh.w	r3, [r7, #76]	@ 0x4c
 8003680:	4413      	add	r3, r2
 8003682:	b29c      	uxth	r4, r3
 8003684:	8fba      	ldrh	r2, [r7, #60]	@ 0x3c
 8003686:	f8b7 304a 	ldrh.w	r3, [r7, #74]	@ 0x4a
 800368a:	4413      	add	r3, r2
 800368c:	b29b      	uxth	r3, r3
 800368e:	8fb9      	ldrh	r1, [r7, #60]	@ 0x3c
 8003690:	8ff8      	ldrh	r0, [r7, #62]	@ 0x3e
 8003692:	2200      	movs	r2, #0
 8003694:	9200      	str	r2, [sp, #0]
 8003696:	4622      	mov	r2, r4
 8003698:	f005 faed 	bl	8008c76 <lcd_draw_rectangle>
    lcd_show_string(x0 + 22, y0 + 8, btn_w, btn_h, font_size, "0", BLACK);
 800369c:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 800369e:	3316      	adds	r3, #22
 80036a0:	b298      	uxth	r0, r3
 80036a2:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 80036a4:	3308      	adds	r3, #8
 80036a6:	b299      	uxth	r1, r3
 80036a8:	f8b7 404a 	ldrh.w	r4, [r7, #74]	@ 0x4a
 80036ac:	f8b7 204c 	ldrh.w	r2, [r7, #76]	@ 0x4c
 80036b0:	2300      	movs	r3, #0
 80036b2:	9302      	str	r3, [sp, #8]
 80036b4:	4b70      	ldr	r3, [pc, #448]	@ (8003878 <numgui+0x3e8>)
 80036b6:	9301      	str	r3, [sp, #4]
 80036b8:	f897 3041 	ldrb.w	r3, [r7, #65]	@ 0x41
 80036bc:	9300      	str	r3, [sp, #0]
 80036be:	4623      	mov	r3, r4
 80036c0:	f005 fc9a 	bl	8008ff8 <lcd_show_string>

    // del
    uint16_t del_x = start_x;
 80036c4:	f8b7 3044 	ldrh.w	r3, [r7, #68]	@ 0x44
 80036c8:	877b      	strh	r3, [r7, #58]	@ 0x3a
    uint16_t del_y = y0;
 80036ca:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 80036cc:	873b      	strh	r3, [r7, #56]	@ 0x38
    lcd_fill(del_x, del_y, del_x + btn_w, del_y + btn_h, LIGHTBLUE);
 80036ce:	8f7a      	ldrh	r2, [r7, #58]	@ 0x3a
 80036d0:	f8b7 304c 	ldrh.w	r3, [r7, #76]	@ 0x4c
 80036d4:	4413      	add	r3, r2
 80036d6:	b29c      	uxth	r4, r3
 80036d8:	8f3a      	ldrh	r2, [r7, #56]	@ 0x38
 80036da:	f8b7 304a 	ldrh.w	r3, [r7, #74]	@ 0x4a
 80036de:	4413      	add	r3, r2
 80036e0:	b29b      	uxth	r3, r3
 80036e2:	8f39      	ldrh	r1, [r7, #56]	@ 0x38
 80036e4:	8f78      	ldrh	r0, [r7, #58]	@ 0x3a
 80036e6:	f647 527c 	movw	r2, #32124	@ 0x7d7c
 80036ea:	9200      	str	r2, [sp, #0]
 80036ec:	4622      	mov	r2, r4
 80036ee:	f005 f9ff 	bl	8008af0 <lcd_fill>
	g_back_color = LIGHTBLUE;
 80036f2:	4b60      	ldr	r3, [pc, #384]	@ (8003874 <numgui+0x3e4>)
 80036f4:	f647 527c 	movw	r2, #32124	@ 0x7d7c
 80036f8:	601a      	str	r2, [r3, #0]
    lcd_draw_rectangle(del_x, del_y, del_x + btn_w, del_y + btn_h, BLACK);
 80036fa:	8f7a      	ldrh	r2, [r7, #58]	@ 0x3a
 80036fc:	f8b7 304c 	ldrh.w	r3, [r7, #76]	@ 0x4c
 8003700:	4413      	add	r3, r2
 8003702:	b29c      	uxth	r4, r3
 8003704:	8f3a      	ldrh	r2, [r7, #56]	@ 0x38
 8003706:	f8b7 304a 	ldrh.w	r3, [r7, #74]	@ 0x4a
 800370a:	4413      	add	r3, r2
 800370c:	b29b      	uxth	r3, r3
 800370e:	8f39      	ldrh	r1, [r7, #56]	@ 0x38
 8003710:	8f78      	ldrh	r0, [r7, #58]	@ 0x3a
 8003712:	2200      	movs	r2, #0
 8003714:	9200      	str	r2, [sp, #0]
 8003716:	4622      	mov	r2, r4
 8003718:	f005 faad 	bl	8008c76 <lcd_draw_rectangle>
    lcd_show_string(del_x + 10, del_y + 8, btn_w, btn_h, font_size, "DEL", BLACK);
 800371c:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 800371e:	330a      	adds	r3, #10
 8003720:	b298      	uxth	r0, r3
 8003722:	8f3b      	ldrh	r3, [r7, #56]	@ 0x38
 8003724:	3308      	adds	r3, #8
 8003726:	b299      	uxth	r1, r3
 8003728:	f8b7 404a 	ldrh.w	r4, [r7, #74]	@ 0x4a
 800372c:	f8b7 204c 	ldrh.w	r2, [r7, #76]	@ 0x4c
 8003730:	2300      	movs	r3, #0
 8003732:	9302      	str	r3, [sp, #8]
 8003734:	4b51      	ldr	r3, [pc, #324]	@ (800387c <numgui+0x3ec>)
 8003736:	9301      	str	r3, [sp, #4]
 8003738:	f897 3041 	ldrb.w	r3, [r7, #65]	@ 0x41
 800373c:	9300      	str	r3, [sp, #0]
 800373e:	4623      	mov	r3, r4
 8003740:	f005 fc5a 	bl	8008ff8 <lcd_show_string>

    // ok
    uint16_t ok_x = start_x + 2 * (btn_w + gap_x);
 8003744:	f8b7 204c 	ldrh.w	r2, [r7, #76]	@ 0x4c
 8003748:	f8b7 3048 	ldrh.w	r3, [r7, #72]	@ 0x48
 800374c:	4413      	add	r3, r2
 800374e:	b29b      	uxth	r3, r3
 8003750:	005b      	lsls	r3, r3, #1
 8003752:	b29a      	uxth	r2, r3
 8003754:	f8b7 3044 	ldrh.w	r3, [r7, #68]	@ 0x44
 8003758:	4413      	add	r3, r2
 800375a:	86fb      	strh	r3, [r7, #54]	@ 0x36
    uint16_t ok_y = y0;
 800375c:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 800375e:	86bb      	strh	r3, [r7, #52]	@ 0x34
    lcd_fill(ok_x, ok_y, ok_x + btn_w, ok_y + btn_h, GREEN);
 8003760:	8efa      	ldrh	r2, [r7, #54]	@ 0x36
 8003762:	f8b7 304c 	ldrh.w	r3, [r7, #76]	@ 0x4c
 8003766:	4413      	add	r3, r2
 8003768:	b29c      	uxth	r4, r3
 800376a:	8eba      	ldrh	r2, [r7, #52]	@ 0x34
 800376c:	f8b7 304a 	ldrh.w	r3, [r7, #74]	@ 0x4a
 8003770:	4413      	add	r3, r2
 8003772:	b29b      	uxth	r3, r3
 8003774:	8eb9      	ldrh	r1, [r7, #52]	@ 0x34
 8003776:	8ef8      	ldrh	r0, [r7, #54]	@ 0x36
 8003778:	f44f 62fc 	mov.w	r2, #2016	@ 0x7e0
 800377c:	9200      	str	r2, [sp, #0]
 800377e:	4622      	mov	r2, r4
 8003780:	f005 f9b6 	bl	8008af0 <lcd_fill>
	g_back_color = GREEN;
 8003784:	4b3b      	ldr	r3, [pc, #236]	@ (8003874 <numgui+0x3e4>)
 8003786:	f44f 62fc 	mov.w	r2, #2016	@ 0x7e0
 800378a:	601a      	str	r2, [r3, #0]
    lcd_draw_rectangle(ok_x, ok_y, ok_x + btn_w, ok_y + btn_h, BLACK);
 800378c:	8efa      	ldrh	r2, [r7, #54]	@ 0x36
 800378e:	f8b7 304c 	ldrh.w	r3, [r7, #76]	@ 0x4c
 8003792:	4413      	add	r3, r2
 8003794:	b29c      	uxth	r4, r3
 8003796:	8eba      	ldrh	r2, [r7, #52]	@ 0x34
 8003798:	f8b7 304a 	ldrh.w	r3, [r7, #74]	@ 0x4a
 800379c:	4413      	add	r3, r2
 800379e:	b29b      	uxth	r3, r3
 80037a0:	8eb9      	ldrh	r1, [r7, #52]	@ 0x34
 80037a2:	8ef8      	ldrh	r0, [r7, #54]	@ 0x36
 80037a4:	2200      	movs	r2, #0
 80037a6:	9200      	str	r2, [sp, #0]
 80037a8:	4622      	mov	r2, r4
 80037aa:	f005 fa64 	bl	8008c76 <lcd_draw_rectangle>
    lcd_show_string(ok_x + 12, ok_y + 8, btn_w, btn_h, font_size, "OK", BLACK);
 80037ae:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 80037b0:	330c      	adds	r3, #12
 80037b2:	b298      	uxth	r0, r3
 80037b4:	8ebb      	ldrh	r3, [r7, #52]	@ 0x34
 80037b6:	3308      	adds	r3, #8
 80037b8:	b299      	uxth	r1, r3
 80037ba:	f8b7 404a 	ldrh.w	r4, [r7, #74]	@ 0x4a
 80037be:	f8b7 204c 	ldrh.w	r2, [r7, #76]	@ 0x4c
 80037c2:	2300      	movs	r3, #0
 80037c4:	9302      	str	r3, [sp, #8]
 80037c6:	4b2e      	ldr	r3, [pc, #184]	@ (8003880 <numgui+0x3f0>)
 80037c8:	9301      	str	r3, [sp, #4]
 80037ca:	f897 3041 	ldrb.w	r3, [r7, #65]	@ 0x41
 80037ce:	9300      	str	r3, [sp, #0]
 80037d0:	4623      	mov	r3, r4
 80037d2:	f005 fc11 	bl	8008ff8 <lcd_show_string>

    // 
    uint16_t back_x = 10, back_y = 10, back_w = 40, back_h = 40;
 80037d6:	230a      	movs	r3, #10
 80037d8:	867b      	strh	r3, [r7, #50]	@ 0x32
 80037da:	230a      	movs	r3, #10
 80037dc:	863b      	strh	r3, [r7, #48]	@ 0x30
 80037de:	2328      	movs	r3, #40	@ 0x28
 80037e0:	85fb      	strh	r3, [r7, #46]	@ 0x2e
 80037e2:	2328      	movs	r3, #40	@ 0x28
 80037e4:	85bb      	strh	r3, [r7, #44]	@ 0x2c
    lcd_fill(back_x, back_y, back_x + back_w, back_y + back_h, LGRAY);
 80037e6:	8e7a      	ldrh	r2, [r7, #50]	@ 0x32
 80037e8:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 80037ea:	4413      	add	r3, r2
 80037ec:	b29c      	uxth	r4, r3
 80037ee:	8e3a      	ldrh	r2, [r7, #48]	@ 0x30
 80037f0:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 80037f2:	4413      	add	r3, r2
 80037f4:	b29b      	uxth	r3, r3
 80037f6:	8e39      	ldrh	r1, [r7, #48]	@ 0x30
 80037f8:	8e78      	ldrh	r0, [r7, #50]	@ 0x32
 80037fa:	f24c 6218 	movw	r2, #50712	@ 0xc618
 80037fe:	9200      	str	r2, [sp, #0]
 8003800:	4622      	mov	r2, r4
 8003802:	f005 f975 	bl	8008af0 <lcd_fill>
    g_back_color = LGRAY;
 8003806:	4b1b      	ldr	r3, [pc, #108]	@ (8003874 <numgui+0x3e4>)
 8003808:	f24c 6218 	movw	r2, #50712	@ 0xc618
 800380c:	601a      	str	r2, [r3, #0]
    lcd_draw_rectangle(back_x, back_y, back_x + back_w, back_y + back_h, BLACK);
 800380e:	8e7a      	ldrh	r2, [r7, #50]	@ 0x32
 8003810:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 8003812:	4413      	add	r3, r2
 8003814:	b29c      	uxth	r4, r3
 8003816:	8e3a      	ldrh	r2, [r7, #48]	@ 0x30
 8003818:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 800381a:	4413      	add	r3, r2
 800381c:	b29b      	uxth	r3, r3
 800381e:	8e39      	ldrh	r1, [r7, #48]	@ 0x30
 8003820:	8e78      	ldrh	r0, [r7, #50]	@ 0x32
 8003822:	2200      	movs	r2, #0
 8003824:	9200      	str	r2, [sp, #0]
 8003826:	4622      	mov	r2, r4
 8003828:	f005 fa25 	bl	8008c76 <lcd_draw_rectangle>
    lcd_show_string(back_x + 10, back_y + 4, 16, 24, 32, "<", BLACK);
 800382c:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 800382e:	330a      	adds	r3, #10
 8003830:	b298      	uxth	r0, r3
 8003832:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 8003834:	3304      	adds	r3, #4
 8003836:	b299      	uxth	r1, r3
 8003838:	2300      	movs	r3, #0
 800383a:	9302      	str	r3, [sp, #8]
 800383c:	4b11      	ldr	r3, [pc, #68]	@ (8003884 <numgui+0x3f4>)
 800383e:	9301      	str	r3, [sp, #4]
 8003840:	2320      	movs	r3, #32
 8003842:	9300      	str	r3, [sp, #0]
 8003844:	2318      	movs	r3, #24
 8003846:	2210      	movs	r2, #16
 8003848:	f005 fbd6 	bl	8008ff8 <lcd_show_string>

    while (1) {
        tp_dev.scan(0);
 800384c:	4b0e      	ldr	r3, [pc, #56]	@ (8003888 <numgui+0x3f8>)
 800384e:	685b      	ldr	r3, [r3, #4]
 8003850:	2000      	movs	r0, #0
 8003852:	4798      	blx	r3
        if (tp_dev.sta & TP_PRES_DOWN) {
 8003854:	4b0c      	ldr	r3, [pc, #48]	@ (8003888 <numgui+0x3f8>)
 8003856:	8e9b      	ldrh	r3, [r3, #52]	@ 0x34
 8003858:	b21b      	sxth	r3, r3
 800385a:	2b00      	cmp	r3, #0
 800385c:	f280 819b 	bge.w	8003b96 <numgui+0x706>
			LED0(0);
 8003860:	2200      	movs	r2, #0
 8003862:	2120      	movs	r1, #32
 8003864:	4809      	ldr	r0, [pc, #36]	@ (800388c <numgui+0x3fc>)
 8003866:	f008 fb14 	bl	800be92 <HAL_GPIO_WritePin>
			// 
            uint16_t tx = tp_dev.x[0];
 800386a:	4b07      	ldr	r3, [pc, #28]	@ (8003888 <numgui+0x3f8>)
 800386c:	899b      	ldrh	r3, [r3, #12]
 800386e:	857b      	strh	r3, [r7, #42]	@ 0x2a
 8003870:	e00e      	b.n	8003890 <numgui+0x400>
 8003872:	bf00      	nop
 8003874:	2000001c 	.word	0x2000001c
 8003878:	08013424 	.word	0x08013424
 800387c:	08013428 	.word	0x08013428
 8003880:	0801342c 	.word	0x0801342c
 8003884:	080133e8 	.word	0x080133e8
 8003888:	20000024 	.word	0x20000024
 800388c:	40010c00 	.word	0x40010c00
            uint16_t ty = tp_dev.y[0];
 8003890:	4b93      	ldr	r3, [pc, #588]	@ (8003ae0 <numgui+0x650>)
 8003892:	8c1b      	ldrh	r3, [r3, #32]
 8003894:	853b      	strh	r3, [r7, #40]	@ 0x28

            // <
            if (tx > back_x && tx < back_x + back_w && ty > back_y && ty < back_y + back_h) {
 8003896:	8d7a      	ldrh	r2, [r7, #42]	@ 0x2a
 8003898:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 800389a:	429a      	cmp	r2, r3
 800389c:	d914      	bls.n	80038c8 <numgui+0x438>
 800389e:	8d7a      	ldrh	r2, [r7, #42]	@ 0x2a
 80038a0:	8e79      	ldrh	r1, [r7, #50]	@ 0x32
 80038a2:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 80038a4:	440b      	add	r3, r1
 80038a6:	429a      	cmp	r2, r3
 80038a8:	da0e      	bge.n	80038c8 <numgui+0x438>
 80038aa:	8d3a      	ldrh	r2, [r7, #40]	@ 0x28
 80038ac:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 80038ae:	429a      	cmp	r2, r3
 80038b0:	d90a      	bls.n	80038c8 <numgui+0x438>
 80038b2:	8d3a      	ldrh	r2, [r7, #40]	@ 0x28
 80038b4:	8e39      	ldrh	r1, [r7, #48]	@ 0x30
 80038b6:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 80038b8:	440b      	add	r3, r1
 80038ba:	429a      	cmp	r2, r3
 80038bc:	da04      	bge.n	80038c8 <numgui+0x438>
                current_page = last_page;
 80038be:	4b89      	ldr	r3, [pc, #548]	@ (8003ae4 <numgui+0x654>)
 80038c0:	781a      	ldrb	r2, [r3, #0]
 80038c2:	4b89      	ldr	r3, [pc, #548]	@ (8003ae8 <numgui+0x658>)
 80038c4:	701a      	strb	r2, [r3, #0]
                return;
 80038c6:	e174      	b.n	8003bb2 <numgui+0x722>
            }
            // 1~9
            for (int row = 0; row < 3; row++) {
 80038c8:	2300      	movs	r3, #0
 80038ca:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80038cc:	e063      	b.n	8003996 <numgui+0x506>
                for (int col = 0; col < 3; col++) {
 80038ce:	2300      	movs	r3, #0
 80038d0:	65bb      	str	r3, [r7, #88]	@ 0x58
 80038d2:	e05a      	b.n	800398a <numgui+0x4fa>
                    uint16_t x1 = start_x + col * (btn_w + gap_x);
 80038d4:	f8b7 204c 	ldrh.w	r2, [r7, #76]	@ 0x4c
 80038d8:	f8b7 3048 	ldrh.w	r3, [r7, #72]	@ 0x48
 80038dc:	4413      	add	r3, r2
 80038de:	b29b      	uxth	r3, r3
 80038e0:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 80038e2:	b292      	uxth	r2, r2
 80038e4:	fb02 f303 	mul.w	r3, r2, r3
 80038e8:	b29a      	uxth	r2, r3
 80038ea:	f8b7 3044 	ldrh.w	r3, [r7, #68]	@ 0x44
 80038ee:	4413      	add	r3, r2
 80038f0:	847b      	strh	r3, [r7, #34]	@ 0x22
                    uint16_t y1 = start_y + row * (btn_h + gap_y);
 80038f2:	f8b7 204a 	ldrh.w	r2, [r7, #74]	@ 0x4a
 80038f6:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 80038fa:	4413      	add	r3, r2
 80038fc:	b29b      	uxth	r3, r3
 80038fe:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 8003900:	b292      	uxth	r2, r2
 8003902:	fb02 f303 	mul.w	r3, r2, r3
 8003906:	b29a      	uxth	r2, r3
 8003908:	f8b7 3042 	ldrh.w	r3, [r7, #66]	@ 0x42
 800390c:	4413      	add	r3, r2
 800390e:	843b      	strh	r3, [r7, #32]
                    uint16_t x2 = x1 + btn_w;
 8003910:	8c7a      	ldrh	r2, [r7, #34]	@ 0x22
 8003912:	f8b7 304c 	ldrh.w	r3, [r7, #76]	@ 0x4c
 8003916:	4413      	add	r3, r2
 8003918:	83fb      	strh	r3, [r7, #30]
                    uint16_t y2 = y1 + btn_h;
 800391a:	8c3a      	ldrh	r2, [r7, #32]
 800391c:	f8b7 304a 	ldrh.w	r3, [r7, #74]	@ 0x4a
 8003920:	4413      	add	r3, r2
 8003922:	83bb      	strh	r3, [r7, #28]
                    if (tx > x1 && tx < x2 && ty > y1 && ty < y2) {
 8003924:	8d7a      	ldrh	r2, [r7, #42]	@ 0x2a
 8003926:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 8003928:	429a      	cmp	r2, r3
 800392a:	d92b      	bls.n	8003984 <numgui+0x4f4>
 800392c:	8d7a      	ldrh	r2, [r7, #42]	@ 0x2a
 800392e:	8bfb      	ldrh	r3, [r7, #30]
 8003930:	429a      	cmp	r2, r3
 8003932:	d227      	bcs.n	8003984 <numgui+0x4f4>
 8003934:	8d3a      	ldrh	r2, [r7, #40]	@ 0x28
 8003936:	8c3b      	ldrh	r3, [r7, #32]
 8003938:	429a      	cmp	r2, r3
 800393a:	d923      	bls.n	8003984 <numgui+0x4f4>
 800393c:	8d3a      	ldrh	r2, [r7, #40]	@ 0x28
 800393e:	8bbb      	ldrh	r3, [r7, #28]
 8003940:	429a      	cmp	r2, r3
 8003942:	d21f      	bcs.n	8003984 <numgui+0x4f4>
                        if (input_len < INPUT_MAX_LEN) {
 8003944:	f897 306f 	ldrb.w	r3, [r7, #111]	@ 0x6f
 8003948:	2b09      	cmp	r3, #9
 800394a:	d81b      	bhi.n	8003984 <numgui+0x4f4>
                            input_str[input_len++] = '1' + row * 3 + col;
 800394c:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800394e:	b2db      	uxtb	r3, r3
 8003950:	461a      	mov	r2, r3
 8003952:	0052      	lsls	r2, r2, #1
 8003954:	4413      	add	r3, r2
 8003956:	b2da      	uxtb	r2, r3
 8003958:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800395a:	b2db      	uxtb	r3, r3
 800395c:	4413      	add	r3, r2
 800395e:	b2da      	uxtb	r2, r3
 8003960:	f897 306f 	ldrb.w	r3, [r7, #111]	@ 0x6f
 8003964:	1c59      	adds	r1, r3, #1
 8003966:	f887 106f 	strb.w	r1, [r7, #111]	@ 0x6f
 800396a:	3231      	adds	r2, #49	@ 0x31
 800396c:	b2d2      	uxtb	r2, r2
 800396e:	3370      	adds	r3, #112	@ 0x70
 8003970:	443b      	add	r3, r7
 8003972:	f803 2c68 	strb.w	r2, [r3, #-104]
                            input_str[input_len] = 0;
 8003976:	f897 306f 	ldrb.w	r3, [r7, #111]	@ 0x6f
 800397a:	3370      	adds	r3, #112	@ 0x70
 800397c:	443b      	add	r3, r7
 800397e:	2200      	movs	r2, #0
 8003980:	f803 2c68 	strb.w	r2, [r3, #-104]
                for (int col = 0; col < 3; col++) {
 8003984:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8003986:	3301      	adds	r3, #1
 8003988:	65bb      	str	r3, [r7, #88]	@ 0x58
 800398a:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800398c:	2b02      	cmp	r3, #2
 800398e:	dda1      	ble.n	80038d4 <numgui+0x444>
            for (int row = 0; row < 3; row++) {
 8003990:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8003992:	3301      	adds	r3, #1
 8003994:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8003996:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8003998:	2b02      	cmp	r3, #2
 800399a:	dd98      	ble.n	80038ce <numgui+0x43e>
                        }
                    }
                }
            }
            // 0
            if (tx > x0 && tx < x0 + btn_w && ty > y0 && ty < y0 + btn_h) {
 800399c:	8d7a      	ldrh	r2, [r7, #42]	@ 0x2a
 800399e:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 80039a0:	429a      	cmp	r2, r3
 80039a2:	d926      	bls.n	80039f2 <numgui+0x562>
 80039a4:	8d7a      	ldrh	r2, [r7, #42]	@ 0x2a
 80039a6:	8ff9      	ldrh	r1, [r7, #62]	@ 0x3e
 80039a8:	f8b7 304c 	ldrh.w	r3, [r7, #76]	@ 0x4c
 80039ac:	440b      	add	r3, r1
 80039ae:	429a      	cmp	r2, r3
 80039b0:	da1f      	bge.n	80039f2 <numgui+0x562>
 80039b2:	8d3a      	ldrh	r2, [r7, #40]	@ 0x28
 80039b4:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 80039b6:	429a      	cmp	r2, r3
 80039b8:	d91b      	bls.n	80039f2 <numgui+0x562>
 80039ba:	8d3a      	ldrh	r2, [r7, #40]	@ 0x28
 80039bc:	8fb9      	ldrh	r1, [r7, #60]	@ 0x3c
 80039be:	f8b7 304a 	ldrh.w	r3, [r7, #74]	@ 0x4a
 80039c2:	440b      	add	r3, r1
 80039c4:	429a      	cmp	r2, r3
 80039c6:	da14      	bge.n	80039f2 <numgui+0x562>
                if (input_len < INPUT_MAX_LEN) {
 80039c8:	f897 306f 	ldrb.w	r3, [r7, #111]	@ 0x6f
 80039cc:	2b09      	cmp	r3, #9
 80039ce:	d810      	bhi.n	80039f2 <numgui+0x562>
                    input_str[input_len++] = '0';
 80039d0:	f897 306f 	ldrb.w	r3, [r7, #111]	@ 0x6f
 80039d4:	1c5a      	adds	r2, r3, #1
 80039d6:	f887 206f 	strb.w	r2, [r7, #111]	@ 0x6f
 80039da:	3370      	adds	r3, #112	@ 0x70
 80039dc:	443b      	add	r3, r7
 80039de:	2230      	movs	r2, #48	@ 0x30
 80039e0:	f803 2c68 	strb.w	r2, [r3, #-104]
                    input_str[input_len] = 0;
 80039e4:	f897 306f 	ldrb.w	r3, [r7, #111]	@ 0x6f
 80039e8:	3370      	adds	r3, #112	@ 0x70
 80039ea:	443b      	add	r3, r7
 80039ec:	2200      	movs	r2, #0
 80039ee:	f803 2c68 	strb.w	r2, [r3, #-104]
                }
            }
            // del
            if (tx > del_x && tx < del_x + btn_w && ty > del_y && ty < del_y + btn_h) {
 80039f2:	8d7a      	ldrh	r2, [r7, #42]	@ 0x2a
 80039f4:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 80039f6:	429a      	cmp	r2, r3
 80039f8:	d921      	bls.n	8003a3e <numgui+0x5ae>
 80039fa:	8d7a      	ldrh	r2, [r7, #42]	@ 0x2a
 80039fc:	8f79      	ldrh	r1, [r7, #58]	@ 0x3a
 80039fe:	f8b7 304c 	ldrh.w	r3, [r7, #76]	@ 0x4c
 8003a02:	440b      	add	r3, r1
 8003a04:	429a      	cmp	r2, r3
 8003a06:	da1a      	bge.n	8003a3e <numgui+0x5ae>
 8003a08:	8d3a      	ldrh	r2, [r7, #40]	@ 0x28
 8003a0a:	8f3b      	ldrh	r3, [r7, #56]	@ 0x38
 8003a0c:	429a      	cmp	r2, r3
 8003a0e:	d916      	bls.n	8003a3e <numgui+0x5ae>
 8003a10:	8d3a      	ldrh	r2, [r7, #40]	@ 0x28
 8003a12:	8f39      	ldrh	r1, [r7, #56]	@ 0x38
 8003a14:	f8b7 304a 	ldrh.w	r3, [r7, #74]	@ 0x4a
 8003a18:	440b      	add	r3, r1
 8003a1a:	429a      	cmp	r2, r3
 8003a1c:	da0f      	bge.n	8003a3e <numgui+0x5ae>
                if (input_len > 0) {
 8003a1e:	f897 306f 	ldrb.w	r3, [r7, #111]	@ 0x6f
 8003a22:	2b00      	cmp	r3, #0
 8003a24:	d00b      	beq.n	8003a3e <numgui+0x5ae>
                    input_str[--input_len] = 0;
 8003a26:	f897 306f 	ldrb.w	r3, [r7, #111]	@ 0x6f
 8003a2a:	3b01      	subs	r3, #1
 8003a2c:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f
 8003a30:	f897 306f 	ldrb.w	r3, [r7, #111]	@ 0x6f
 8003a34:	3370      	adds	r3, #112	@ 0x70
 8003a36:	443b      	add	r3, r7
 8003a38:	2200      	movs	r2, #0
 8003a3a:	f803 2c68 	strb.w	r2, [r3, #-104]
                }
            }
            // ok
            if (tx > ok_x && tx < ok_x + btn_w && ty > ok_y && ty < ok_y + btn_h) {
 8003a3e:	8d7a      	ldrh	r2, [r7, #42]	@ 0x2a
 8003a40:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8003a42:	429a      	cmp	r2, r3
 8003a44:	d95e      	bls.n	8003b04 <numgui+0x674>
 8003a46:	8d7a      	ldrh	r2, [r7, #42]	@ 0x2a
 8003a48:	8ef9      	ldrh	r1, [r7, #54]	@ 0x36
 8003a4a:	f8b7 304c 	ldrh.w	r3, [r7, #76]	@ 0x4c
 8003a4e:	440b      	add	r3, r1
 8003a50:	429a      	cmp	r2, r3
 8003a52:	da57      	bge.n	8003b04 <numgui+0x674>
 8003a54:	8d3a      	ldrh	r2, [r7, #40]	@ 0x28
 8003a56:	8ebb      	ldrh	r3, [r7, #52]	@ 0x34
 8003a58:	429a      	cmp	r2, r3
 8003a5a:	d953      	bls.n	8003b04 <numgui+0x674>
 8003a5c:	8d3a      	ldrh	r2, [r7, #40]	@ 0x28
 8003a5e:	8eb9      	ldrh	r1, [r7, #52]	@ 0x34
 8003a60:	f8b7 304a 	ldrh.w	r3, [r7, #74]	@ 0x4a
 8003a64:	440b      	add	r3, r1
 8003a66:	429a      	cmp	r2, r3
 8003a68:	da4c      	bge.n	8003b04 <numgui+0x674>
                if (input_len > 0) {
 8003a6a:	f897 306f 	ldrb.w	r3, [r7, #111]	@ 0x6f
 8003a6e:	2b00      	cmp	r3, #0
 8003a70:	d02b      	beq.n	8003aca <numgui+0x63a>
                    uint32_t value = atoi(input_str);
 8003a72:	f107 0308 	add.w	r3, r7, #8
 8003a76:	4618      	mov	r0, r3
 8003a78:	f00b f917 	bl	800ecaa <atoi>
 8003a7c:	4603      	mov	r3, r0
 8003a7e:	627b      	str	r3, [r7, #36]	@ 0x24
                    if (num_type == NUM_FREQ) {
 8003a80:	4b1a      	ldr	r3, [pc, #104]	@ (8003aec <numgui+0x65c>)
 8003a82:	781b      	ldrb	r3, [r3, #0]
 8003a84:	2b01      	cmp	r3, #1
 8003a86:	d107      	bne.n	8003a98 <numgui+0x608>
                        dds_freq[dds_channel] = value;
 8003a88:	4b19      	ldr	r3, [pc, #100]	@ (8003af0 <numgui+0x660>)
 8003a8a:	781b      	ldrb	r3, [r3, #0]
 8003a8c:	4619      	mov	r1, r3
 8003a8e:	4a19      	ldr	r2, [pc, #100]	@ (8003af4 <numgui+0x664>)
 8003a90:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003a92:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
 8003a96:	e018      	b.n	8003aca <numgui+0x63a>
                    } else if (num_type == NUM_AMP) {
 8003a98:	4b14      	ldr	r3, [pc, #80]	@ (8003aec <numgui+0x65c>)
 8003a9a:	781b      	ldrb	r3, [r3, #0]
 8003a9c:	2b02      	cmp	r3, #2
 8003a9e:	d108      	bne.n	8003ab2 <numgui+0x622>
                        dds_amp[dds_channel] = value;
 8003aa0:	4b13      	ldr	r3, [pc, #76]	@ (8003af0 <numgui+0x660>)
 8003aa2:	781b      	ldrb	r3, [r3, #0]
 8003aa4:	461a      	mov	r2, r3
 8003aa6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003aa8:	b299      	uxth	r1, r3
 8003aaa:	4b13      	ldr	r3, [pc, #76]	@ (8003af8 <numgui+0x668>)
 8003aac:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
 8003ab0:	e00b      	b.n	8003aca <numgui+0x63a>
                    } else if (num_type == NUM_PHASE) {
 8003ab2:	4b0e      	ldr	r3, [pc, #56]	@ (8003aec <numgui+0x65c>)
 8003ab4:	781b      	ldrb	r3, [r3, #0]
 8003ab6:	2b03      	cmp	r3, #3
 8003ab8:	d107      	bne.n	8003aca <numgui+0x63a>
                        dds_phase[dds_channel] = value;
 8003aba:	4b0d      	ldr	r3, [pc, #52]	@ (8003af0 <numgui+0x660>)
 8003abc:	781b      	ldrb	r3, [r3, #0]
 8003abe:	461a      	mov	r2, r3
 8003ac0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003ac2:	b299      	uxth	r1, r3
 8003ac4:	4b0d      	ldr	r3, [pc, #52]	@ (8003afc <numgui+0x66c>)
 8003ac6:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
                    }   
                }
                LED1(0);
 8003aca:	2200      	movs	r2, #0
 8003acc:	2120      	movs	r1, #32
 8003ace:	480c      	ldr	r0, [pc, #48]	@ (8003b00 <numgui+0x670>)
 8003ad0:	f008 f9df 	bl	800be92 <HAL_GPIO_WritePin>
                current_page = last_page;
 8003ad4:	4b03      	ldr	r3, [pc, #12]	@ (8003ae4 <numgui+0x654>)
 8003ad6:	781a      	ldrb	r2, [r3, #0]
 8003ad8:	4b03      	ldr	r3, [pc, #12]	@ (8003ae8 <numgui+0x658>)
 8003ada:	701a      	strb	r2, [r3, #0]
                return;
 8003adc:	e069      	b.n	8003bb2 <numgui+0x722>
 8003ade:	bf00      	nop
 8003ae0:	20000024 	.word	0x20000024
 8003ae4:	200008e1 	.word	0x200008e1
 8003ae8:	200008e0 	.word	0x200008e0
 8003aec:	200008e2 	.word	0x200008e2
 8003af0:	20000318 	.word	0x20000318
 8003af4:	200002f8 	.word	0x200002f8
 8003af8:	20000308 	.word	0x20000308
 8003afc:	20000310 	.word	0x20000310
 8003b00:	40011800 	.word	0x40011800
            }

            // 
            lcd_fill(input_x1 + 2, input_y1 + 2, input_x2 - 2, input_y2 - 2, WHITE);
 8003b04:	f8b7 3056 	ldrh.w	r3, [r7, #86]	@ 0x56
 8003b08:	3302      	adds	r3, #2
 8003b0a:	b298      	uxth	r0, r3
 8003b0c:	f8b7 3054 	ldrh.w	r3, [r7, #84]	@ 0x54
 8003b10:	3302      	adds	r3, #2
 8003b12:	b299      	uxth	r1, r3
 8003b14:	f8b7 3052 	ldrh.w	r3, [r7, #82]	@ 0x52
 8003b18:	3b02      	subs	r3, #2
 8003b1a:	b29a      	uxth	r2, r3
 8003b1c:	f8b7 3050 	ldrh.w	r3, [r7, #80]	@ 0x50
 8003b20:	3b02      	subs	r3, #2
 8003b22:	b29b      	uxth	r3, r3
 8003b24:	f64f 74ff 	movw	r4, #65535	@ 0xffff
 8003b28:	9400      	str	r4, [sp, #0]
 8003b2a:	f004 ffe1 	bl	8008af0 <lcd_fill>
			g_back_color = WHITE;
 8003b2e:	4b22      	ldr	r3, [pc, #136]	@ (8003bb8 <numgui+0x728>)
 8003b30:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8003b34:	601a      	str	r2, [r3, #0]
            lcd_show_string(
 8003b36:	f8b7 3056 	ldrh.w	r3, [r7, #86]	@ 0x56
 8003b3a:	3306      	adds	r3, #6
 8003b3c:	b298      	uxth	r0, r3
 8003b3e:	f8b7 3054 	ldrh.w	r3, [r7, #84]	@ 0x54
 8003b42:	330a      	adds	r3, #10
 8003b44:	b299      	uxth	r1, r3
                input_x1 + 6,
                input_y1 + 10,
                input_x2 - input_x1 - 20,
 8003b46:	f8b7 2052 	ldrh.w	r2, [r7, #82]	@ 0x52
 8003b4a:	f8b7 3056 	ldrh.w	r3, [r7, #86]	@ 0x56
 8003b4e:	1ad3      	subs	r3, r2, r3
 8003b50:	b29b      	uxth	r3, r3
            lcd_show_string(
 8003b52:	3b14      	subs	r3, #20
 8003b54:	b29c      	uxth	r4, r3
                input_y2 - input_y1 - 20,
 8003b56:	f8b7 2050 	ldrh.w	r2, [r7, #80]	@ 0x50
 8003b5a:	f8b7 3054 	ldrh.w	r3, [r7, #84]	@ 0x54
 8003b5e:	1ad3      	subs	r3, r2, r3
 8003b60:	b29b      	uxth	r3, r3
            lcd_show_string(
 8003b62:	3b14      	subs	r3, #20
 8003b64:	b29a      	uxth	r2, r3
 8003b66:	f44f 4378 	mov.w	r3, #63488	@ 0xf800
 8003b6a:	9302      	str	r3, [sp, #8]
 8003b6c:	f107 0308 	add.w	r3, r7, #8
 8003b70:	9301      	str	r3, [sp, #4]
 8003b72:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 8003b76:	9300      	str	r3, [sp, #0]
 8003b78:	4613      	mov	r3, r2
 8003b7a:	4622      	mov	r2, r4
 8003b7c:	f005 fa3c 	bl	8008ff8 <lcd_show_string>
                input_font_size,
                input_str,
                RED
            );

            while (tp_dev.sta & TP_PRES_DOWN) tp_dev.scan(0);
 8003b80:	e003      	b.n	8003b8a <numgui+0x6fa>
 8003b82:	4b0e      	ldr	r3, [pc, #56]	@ (8003bbc <numgui+0x72c>)
 8003b84:	685b      	ldr	r3, [r3, #4]
 8003b86:	2000      	movs	r0, #0
 8003b88:	4798      	blx	r3
 8003b8a:	4b0c      	ldr	r3, [pc, #48]	@ (8003bbc <numgui+0x72c>)
 8003b8c:	8e9b      	ldrh	r3, [r3, #52]	@ 0x34
 8003b8e:	b21b      	sxth	r3, r3
 8003b90:	2b00      	cmp	r3, #0
 8003b92:	dbf6      	blt.n	8003b82 <numgui+0x6f2>
 8003b94:	e009      	b.n	8003baa <numgui+0x71a>
        }
		else {
			LED0(1);
 8003b96:	2201      	movs	r2, #1
 8003b98:	2120      	movs	r1, #32
 8003b9a:	4809      	ldr	r0, [pc, #36]	@ (8003bc0 <numgui+0x730>)
 8003b9c:	f008 f979 	bl	800be92 <HAL_GPIO_WritePin>
            LED1(1);
 8003ba0:	2201      	movs	r2, #1
 8003ba2:	2120      	movs	r1, #32
 8003ba4:	4807      	ldr	r0, [pc, #28]	@ (8003bc4 <numgui+0x734>)
 8003ba6:	f008 f974 	bl	800be92 <HAL_GPIO_WritePin>
		}
        delay_ms(50); // CPU
 8003baa:	2032      	movs	r0, #50	@ 0x32
 8003bac:	f00b f86c 	bl	800ec88 <delay_ms>
        tp_dev.scan(0);
 8003bb0:	e64c      	b.n	800384c <numgui+0x3bc>
    }
}
 8003bb2:	3774      	adds	r7, #116	@ 0x74
 8003bb4:	46bd      	mov	sp, r7
 8003bb6:	bd90      	pop	{r4, r7, pc}
 8003bb8:	2000001c 	.word	0x2000001c
 8003bbc:	20000024 	.word	0x20000024
 8003bc0:	40010c00 	.word	0x40010c00
 8003bc4:	40011800 	.word	0x40011800

08003bc8 <learngui>:
//  
//    
//  
//  
void learngui(void)
{
 8003bc8:	b5b0      	push	{r4, r5, r7, lr}
 8003bca:	b0b4      	sub	sp, #208	@ 0xd0
 8003bcc:	af04      	add	r7, sp, #16
    lcd_clear(GRAY);
 8003bce:	f248 4030 	movw	r0, #33840	@ 0x8430
 8003bd2:	f004 ff5f 	bl	8008a94 <lcd_clear>
    g_back_color = GRAY;
 8003bd6:	4b4d      	ldr	r3, [pc, #308]	@ (8003d0c <learngui+0x144>)
 8003bd8:	f248 4230 	movw	r2, #33840	@ 0x8430
 8003bdc:	601a      	str	r2, [r3, #0]
    lcd_show_string(80, 20, 100, 40, 32, "Learn", BLUE);
 8003bde:	231f      	movs	r3, #31
 8003be0:	9302      	str	r3, [sp, #8]
 8003be2:	4b4b      	ldr	r3, [pc, #300]	@ (8003d10 <learngui+0x148>)
 8003be4:	9301      	str	r3, [sp, #4]
 8003be6:	2320      	movs	r3, #32
 8003be8:	9300      	str	r3, [sp, #0]
 8003bea:	2328      	movs	r3, #40	@ 0x28
 8003bec:	2264      	movs	r2, #100	@ 0x64
 8003bee:	2114      	movs	r1, #20
 8003bf0:	2050      	movs	r0, #80	@ 0x50
 8003bf2:	f005 fa01 	bl	8008ff8 <lcd_show_string>

    // 
    uint16_t back_x = 10, back_y = 10, back_w = 40, back_h = 40;
 8003bf6:	230a      	movs	r3, #10
 8003bf8:	f8a7 308e 	strh.w	r3, [r7, #142]	@ 0x8e
 8003bfc:	230a      	movs	r3, #10
 8003bfe:	f8a7 308c 	strh.w	r3, [r7, #140]	@ 0x8c
 8003c02:	2328      	movs	r3, #40	@ 0x28
 8003c04:	f8a7 308a 	strh.w	r3, [r7, #138]	@ 0x8a
 8003c08:	2328      	movs	r3, #40	@ 0x28
 8003c0a:	f8a7 3088 	strh.w	r3, [r7, #136]	@ 0x88
    lcd_fill(back_x, back_y, back_x + back_w, back_y + back_h, LGRAY);
 8003c0e:	f8b7 208e 	ldrh.w	r2, [r7, #142]	@ 0x8e
 8003c12:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 8003c16:	4413      	add	r3, r2
 8003c18:	b29c      	uxth	r4, r3
 8003c1a:	f8b7 208c 	ldrh.w	r2, [r7, #140]	@ 0x8c
 8003c1e:	f8b7 3088 	ldrh.w	r3, [r7, #136]	@ 0x88
 8003c22:	4413      	add	r3, r2
 8003c24:	b29b      	uxth	r3, r3
 8003c26:	f8b7 108c 	ldrh.w	r1, [r7, #140]	@ 0x8c
 8003c2a:	f8b7 008e 	ldrh.w	r0, [r7, #142]	@ 0x8e
 8003c2e:	f24c 6218 	movw	r2, #50712	@ 0xc618
 8003c32:	9200      	str	r2, [sp, #0]
 8003c34:	4622      	mov	r2, r4
 8003c36:	f004 ff5b 	bl	8008af0 <lcd_fill>
    g_back_color = LGRAY;
 8003c3a:	4b34      	ldr	r3, [pc, #208]	@ (8003d0c <learngui+0x144>)
 8003c3c:	f24c 6218 	movw	r2, #50712	@ 0xc618
 8003c40:	601a      	str	r2, [r3, #0]
    lcd_draw_rectangle(back_x, back_y, back_x + back_w, back_y + back_h, BLACK);
 8003c42:	f8b7 208e 	ldrh.w	r2, [r7, #142]	@ 0x8e
 8003c46:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 8003c4a:	4413      	add	r3, r2
 8003c4c:	b29c      	uxth	r4, r3
 8003c4e:	f8b7 208c 	ldrh.w	r2, [r7, #140]	@ 0x8c
 8003c52:	f8b7 3088 	ldrh.w	r3, [r7, #136]	@ 0x88
 8003c56:	4413      	add	r3, r2
 8003c58:	b29b      	uxth	r3, r3
 8003c5a:	f8b7 108c 	ldrh.w	r1, [r7, #140]	@ 0x8c
 8003c5e:	f8b7 008e 	ldrh.w	r0, [r7, #142]	@ 0x8e
 8003c62:	2200      	movs	r2, #0
 8003c64:	9200      	str	r2, [sp, #0]
 8003c66:	4622      	mov	r2, r4
 8003c68:	f005 f805 	bl	8008c76 <lcd_draw_rectangle>
    lcd_show_string(back_x + 10, back_y + 4, 16, 24, 32, "<", BLACK);
 8003c6c:	f8b7 308e 	ldrh.w	r3, [r7, #142]	@ 0x8e
 8003c70:	330a      	adds	r3, #10
 8003c72:	b298      	uxth	r0, r3
 8003c74:	f8b7 308c 	ldrh.w	r3, [r7, #140]	@ 0x8c
 8003c78:	3304      	adds	r3, #4
 8003c7a:	b299      	uxth	r1, r3
 8003c7c:	2300      	movs	r3, #0
 8003c7e:	9302      	str	r3, [sp, #8]
 8003c80:	4b24      	ldr	r3, [pc, #144]	@ (8003d14 <learngui+0x14c>)
 8003c82:	9301      	str	r3, [sp, #4]
 8003c84:	2320      	movs	r3, #32
 8003c86:	9300      	str	r3, [sp, #0]
 8003c88:	2318      	movs	r3, #24
 8003c8a:	2210      	movs	r2, #16
 8003c8c:	f005 f9b4 	bl	8008ff8 <lcd_show_string>
    
    // 
    uint16_t progress_x = 20;
 8003c90:	2314      	movs	r3, #20
 8003c92:	f8a7 3086 	strh.w	r3, [r7, #134]	@ 0x86
    uint16_t progress_y = 160;
 8003c96:	23a0      	movs	r3, #160	@ 0xa0
 8003c98:	f8a7 3084 	strh.w	r3, [r7, #132]	@ 0x84
    uint16_t progress_width = 200;
 8003c9c:	23c8      	movs	r3, #200	@ 0xc8
 8003c9e:	f8a7 3082 	strh.w	r3, [r7, #130]	@ 0x82
    uint16_t progress_height = 20;
 8003ca2:	2314      	movs	r3, #20
 8003ca4:	f8a7 3080 	strh.w	r3, [r7, #128]	@ 0x80

    // 
    int idx = 0;
 8003ca8:	2300      	movs	r3, #0
 8003caa:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
    int total_points = SWEEP_POINTS;
 8003cae:	23f6      	movs	r3, #246	@ 0xf6
 8003cb0:	67fb      	str	r3, [r7, #124]	@ 0x7c
    for (uint32_t f = SWEEP_START_FREQ; f <= SWEEP_END_FREQ; f += SWEEP_STEP, idx++) {
 8003cb2:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8003cb6:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8003cba:	e169      	b.n	8003f90 <learngui+0x3c8>
        sweep_freqs[idx] = f;
 8003cbc:	4916      	ldr	r1, [pc, #88]	@ (8003d18 <learngui+0x150>)
 8003cbe:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8003cc2:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 8003cc6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
        Write_Freq(0, f); // DDS
 8003cca:	f8d7 10b8 	ldr.w	r1, [r7, #184]	@ 0xb8
 8003cce:	2000      	movs	r0, #0
 8003cd0:	f7fd fd6e 	bl	80017b0 <Write_Freq>
        Write_Amplitude(0, 200 * 4.32); // 200mV
 8003cd4:	f44f 7158 	mov.w	r1, #864	@ 0x360
 8003cd8:	2000      	movs	r0, #0
 8003cda:	f7fd fe7f 	bl	80019dc <Write_Amplitude>
        Write_Phase(0, 0);
 8003cde:	2100      	movs	r1, #0
 8003ce0:	2000      	movs	r0, #0
 8003ce2:	f7fd ff6d 	bl	8001bc0 <Write_Phase>
        IO_Update();
 8003ce6:	f7fd fca9 	bl	800163c <IO_Update>
        delay_ms(200); // DDS
 8003cea:	20c8      	movs	r0, #200	@ 0xc8
 8003cec:	f00a ffcc 	bl	800ec88 <delay_ms>

        // ADC
        uint32_t adc_max = 0, adc_min = 0xFFFF;
 8003cf0:	2300      	movs	r3, #0
 8003cf2:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8003cf6:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8003cfa:	673b      	str	r3, [r7, #112]	@ 0x70
        uint32_t sample_count = 1000; // 
 8003cfc:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8003d00:	66fb      	str	r3, [r7, #108]	@ 0x6c

        for (uint32_t i = 0; i < sample_count; i++) {
 8003d02:	2300      	movs	r3, #0
 8003d04:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8003d08:	e01f      	b.n	8003d4a <learngui+0x182>
 8003d0a:	bf00      	nop
 8003d0c:	2000001c 	.word	0x2000001c
 8003d10:	080133c8 	.word	0x080133c8
 8003d14:	080133e8 	.word	0x080133e8
 8003d18:	2000031c 	.word	0x2000031c
            uint32_t val = adc_get_result(ADC_CHANNEL_1) * 3300 / 4096;
 8003d1c:	2001      	movs	r0, #1
 8003d1e:	f7fe f857 	bl	8001dd0 <adc_get_result>
 8003d22:	4603      	mov	r3, r0
 8003d24:	f640 42e4 	movw	r2, #3300	@ 0xce4
 8003d28:	fb02 f303 	mul.w	r3, r2, r3
 8003d2c:	0b1b      	lsrs	r3, r3, #12
 8003d2e:	663b      	str	r3, [r7, #96]	@ 0x60
            if (val > adc_max) adc_max = val;
 8003d30:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8003d32:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8003d36:	429a      	cmp	r2, r3
 8003d38:	d902      	bls.n	8003d40 <learngui+0x178>
 8003d3a:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8003d3c:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
        for (uint32_t i = 0; i < sample_count; i++) {
 8003d40:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8003d44:	3301      	adds	r3, #1
 8003d46:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8003d4a:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8003d4e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8003d50:	429a      	cmp	r2, r3
 8003d52:	d3e3      	bcc.n	8003d1c <learngui+0x154>
        }
        sweep_amps[idx] = adc_max;
 8003d54:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8003d58:	b299      	uxth	r1, r3
 8003d5a:	4ac0      	ldr	r2, [pc, #768]	@ (800405c <learngui+0x494>)
 8003d5c:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8003d60:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]

        // 
        lcd_draw_rectangle(progress_x, progress_y, progress_x + progress_width, progress_y + progress_height, BLACK);
 8003d64:	f8b7 2086 	ldrh.w	r2, [r7, #134]	@ 0x86
 8003d68:	f8b7 3082 	ldrh.w	r3, [r7, #130]	@ 0x82
 8003d6c:	4413      	add	r3, r2
 8003d6e:	b29c      	uxth	r4, r3
 8003d70:	f8b7 2084 	ldrh.w	r2, [r7, #132]	@ 0x84
 8003d74:	f8b7 3080 	ldrh.w	r3, [r7, #128]	@ 0x80
 8003d78:	4413      	add	r3, r2
 8003d7a:	b29b      	uxth	r3, r3
 8003d7c:	f8b7 1084 	ldrh.w	r1, [r7, #132]	@ 0x84
 8003d80:	f8b7 0086 	ldrh.w	r0, [r7, #134]	@ 0x86
 8003d84:	2200      	movs	r2, #0
 8003d86:	9200      	str	r2, [sp, #0]
 8003d88:	4622      	mov	r2, r4
 8003d8a:	f004 ff74 	bl	8008c76 <lcd_draw_rectangle>
        
        // 
        uint16_t progress_width_filled = (idx * progress_width) / total_points;
 8003d8e:	f8b7 3082 	ldrh.w	r3, [r7, #130]	@ 0x82
 8003d92:	f8d7 20bc 	ldr.w	r2, [r7, #188]	@ 0xbc
 8003d96:	fb03 f202 	mul.w	r2, r3, r2
 8003d9a:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8003d9c:	fb92 f3f3 	sdiv	r3, r2, r3
 8003da0:	f8a7 306a 	strh.w	r3, [r7, #106]	@ 0x6a
        
        // 
        if (progress_width_filled > 0) {
 8003da4:	f8b7 306a 	ldrh.w	r3, [r7, #106]	@ 0x6a
 8003da8:	2b00      	cmp	r3, #0
 8003daa:	d01b      	beq.n	8003de4 <learngui+0x21c>
            lcd_fill(progress_x + 1, progress_y + 1, 
 8003dac:	f8b7 3086 	ldrh.w	r3, [r7, #134]	@ 0x86
 8003db0:	3301      	adds	r3, #1
 8003db2:	b298      	uxth	r0, r3
 8003db4:	f8b7 3084 	ldrh.w	r3, [r7, #132]	@ 0x84
 8003db8:	3301      	adds	r3, #1
 8003dba:	b299      	uxth	r1, r3
 8003dbc:	f8b7 2086 	ldrh.w	r2, [r7, #134]	@ 0x86
 8003dc0:	f8b7 306a 	ldrh.w	r3, [r7, #106]	@ 0x6a
 8003dc4:	4413      	add	r3, r2
 8003dc6:	b29c      	uxth	r4, r3
                progress_x + progress_width_filled, progress_y + progress_height - 1, GREEN);
 8003dc8:	f8b7 2084 	ldrh.w	r2, [r7, #132]	@ 0x84
 8003dcc:	f8b7 3080 	ldrh.w	r3, [r7, #128]	@ 0x80
 8003dd0:	4413      	add	r3, r2
 8003dd2:	b29b      	uxth	r3, r3
            lcd_fill(progress_x + 1, progress_y + 1, 
 8003dd4:	3b01      	subs	r3, #1
 8003dd6:	b29b      	uxth	r3, r3
 8003dd8:	f44f 62fc 	mov.w	r2, #2016	@ 0x7e0
 8003ddc:	9200      	str	r2, [sp, #0]
 8003dde:	4622      	mov	r2, r4
 8003de0:	f004 fe86 	bl	8008af0 <lcd_fill>
        }
            // 
        if (progress_width_filled < progress_width - 1) {
 8003de4:	f8b7 206a 	ldrh.w	r2, [r7, #106]	@ 0x6a
 8003de8:	f8b7 3082 	ldrh.w	r3, [r7, #130]	@ 0x82
 8003dec:	3b01      	subs	r3, #1
 8003dee:	429a      	cmp	r2, r3
 8003df0:	da21      	bge.n	8003e36 <learngui+0x26e>
            lcd_fill(progress_x + progress_width_filled + 1, progress_y + 1, 
 8003df2:	f8b7 2086 	ldrh.w	r2, [r7, #134]	@ 0x86
 8003df6:	f8b7 306a 	ldrh.w	r3, [r7, #106]	@ 0x6a
 8003dfa:	4413      	add	r3, r2
 8003dfc:	b29b      	uxth	r3, r3
 8003dfe:	3301      	adds	r3, #1
 8003e00:	b298      	uxth	r0, r3
 8003e02:	f8b7 3084 	ldrh.w	r3, [r7, #132]	@ 0x84
 8003e06:	3301      	adds	r3, #1
 8003e08:	b299      	uxth	r1, r3
                progress_x + progress_width - 1, progress_y + progress_height - 1, WHITE);
 8003e0a:	f8b7 2086 	ldrh.w	r2, [r7, #134]	@ 0x86
 8003e0e:	f8b7 3082 	ldrh.w	r3, [r7, #130]	@ 0x82
 8003e12:	4413      	add	r3, r2
 8003e14:	b29b      	uxth	r3, r3
            lcd_fill(progress_x + progress_width_filled + 1, progress_y + 1, 
 8003e16:	3b01      	subs	r3, #1
 8003e18:	b29c      	uxth	r4, r3
                progress_x + progress_width - 1, progress_y + progress_height - 1, WHITE);
 8003e1a:	f8b7 2084 	ldrh.w	r2, [r7, #132]	@ 0x84
 8003e1e:	f8b7 3080 	ldrh.w	r3, [r7, #128]	@ 0x80
 8003e22:	4413      	add	r3, r2
 8003e24:	b29b      	uxth	r3, r3
            lcd_fill(progress_x + progress_width_filled + 1, progress_y + 1, 
 8003e26:	3b01      	subs	r3, #1
 8003e28:	b29b      	uxth	r3, r3
 8003e2a:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8003e2e:	9200      	str	r2, [sp, #0]
 8003e30:	4622      	mov	r2, r4
 8003e32:	f004 fe5d 	bl	8008af0 <lcd_fill>
        }
        
        // %
        uint8_t percentage = (idx * 100) / total_points;
 8003e36:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8003e3a:	2264      	movs	r2, #100	@ 0x64
 8003e3c:	fb03 f202 	mul.w	r2, r3, r2
 8003e40:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8003e42:	fb92 f3f3 	sdiv	r3, r2, r3
 8003e46:	f887 3069 	strb.w	r3, [r7, #105]	@ 0x69
        char percent_str[30];
        sprintf(percent_str, "Learning %d%%", percentage);
 8003e4a:	f897 2069 	ldrb.w	r2, [r7, #105]	@ 0x69
 8003e4e:	f107 0320 	add.w	r3, r7, #32
 8003e52:	4983      	ldr	r1, [pc, #524]	@ (8004060 <learngui+0x498>)
 8003e54:	4618      	mov	r0, r3
 8003e56:	f00b feeb 	bl	800fc30 <siprintf>
        g_back_color = GRAY;
 8003e5a:	4b82      	ldr	r3, [pc, #520]	@ (8004064 <learngui+0x49c>)
 8003e5c:	f248 4230 	movw	r2, #33840	@ 0x8430
 8003e60:	601a      	str	r2, [r3, #0]
        lcd_show_string(50, 120, 240, 20, 24, percent_str, BLACK);
 8003e62:	2300      	movs	r3, #0
 8003e64:	9302      	str	r3, [sp, #8]
 8003e66:	f107 0320 	add.w	r3, r7, #32
 8003e6a:	9301      	str	r3, [sp, #4]
 8003e6c:	2318      	movs	r3, #24
 8003e6e:	9300      	str	r3, [sp, #0]
 8003e70:	2314      	movs	r3, #20
 8003e72:	22f0      	movs	r2, #240	@ 0xf0
 8003e74:	2178      	movs	r1, #120	@ 0x78
 8003e76:	2032      	movs	r0, #50	@ 0x32
 8003e78:	f005 f8be 	bl	8008ff8 <lcd_show_string>
        
        // 
        char buf[32];
        sprintf(buf, "Freq: %lu Hz  ", f);
 8003e7c:	463b      	mov	r3, r7
 8003e7e:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 8003e82:	4979      	ldr	r1, [pc, #484]	@ (8004068 <learngui+0x4a0>)
 8003e84:	4618      	mov	r0, r3
 8003e86:	f00b fed3 	bl	800fc30 <siprintf>
        lcd_show_string(60, 200, 200, 24, 16, buf, BLACK);  
 8003e8a:	2300      	movs	r3, #0
 8003e8c:	9302      	str	r3, [sp, #8]
 8003e8e:	463b      	mov	r3, r7
 8003e90:	9301      	str	r3, [sp, #4]
 8003e92:	2310      	movs	r3, #16
 8003e94:	9300      	str	r3, [sp, #0]
 8003e96:	2318      	movs	r3, #24
 8003e98:	22c8      	movs	r2, #200	@ 0xc8
 8003e9a:	21c8      	movs	r1, #200	@ 0xc8
 8003e9c:	203c      	movs	r0, #60	@ 0x3c
 8003e9e:	f005 f8ab 	bl	8008ff8 <lcd_show_string>
        sprintf(buf, "Amp: %lu mV  ", sweep_amps[idx]);
 8003ea2:	4a6e      	ldr	r2, [pc, #440]	@ (800405c <learngui+0x494>)
 8003ea4:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8003ea8:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8003eac:	461a      	mov	r2, r3
 8003eae:	463b      	mov	r3, r7
 8003eb0:	496e      	ldr	r1, [pc, #440]	@ (800406c <learngui+0x4a4>)
 8003eb2:	4618      	mov	r0, r3
 8003eb4:	f00b febc 	bl	800fc30 <siprintf>
        lcd_show_string(60, 220, 200, 24, 16, buf, BLACK);         
 8003eb8:	2300      	movs	r3, #0
 8003eba:	9302      	str	r3, [sp, #8]
 8003ebc:	463b      	mov	r3, r7
 8003ebe:	9301      	str	r3, [sp, #4]
 8003ec0:	2310      	movs	r3, #16
 8003ec2:	9300      	str	r3, [sp, #0]
 8003ec4:	2318      	movs	r3, #24
 8003ec6:	22c8      	movs	r2, #200	@ 0xc8
 8003ec8:	21dc      	movs	r1, #220	@ 0xdc
 8003eca:	203c      	movs	r0, #60	@ 0x3c
 8003ecc:	f005 f894 	bl	8008ff8 <lcd_show_string>
        
        // 
        tp_dev.scan(0);
 8003ed0:	4b67      	ldr	r3, [pc, #412]	@ (8004070 <learngui+0x4a8>)
 8003ed2:	685b      	ldr	r3, [r3, #4]
 8003ed4:	2000      	movs	r0, #0
 8003ed6:	4798      	blx	r3
        if (tp_dev.sta & TP_PRES_DOWN) {
 8003ed8:	4b65      	ldr	r3, [pc, #404]	@ (8004070 <learngui+0x4a8>)
 8003eda:	8e9b      	ldrh	r3, [r3, #52]	@ 0x34
 8003edc:	b21b      	sxth	r3, r3
 8003ede:	2b00      	cmp	r3, #0
 8003ee0:	da47      	bge.n	8003f72 <learngui+0x3aa>
            LED0(0);
 8003ee2:	2200      	movs	r2, #0
 8003ee4:	2120      	movs	r1, #32
 8003ee6:	4863      	ldr	r0, [pc, #396]	@ (8004074 <learngui+0x4ac>)
 8003ee8:	f007 ffd3 	bl	800be92 <HAL_GPIO_WritePin>
            uint16_t tx = tp_dev.x[0], ty = tp_dev.y[0];
 8003eec:	4b60      	ldr	r3, [pc, #384]	@ (8004070 <learngui+0x4a8>)
 8003eee:	899b      	ldrh	r3, [r3, #12]
 8003ef0:	f8a7 3066 	strh.w	r3, [r7, #102]	@ 0x66
 8003ef4:	4b5e      	ldr	r3, [pc, #376]	@ (8004070 <learngui+0x4a8>)
 8003ef6:	8c1b      	ldrh	r3, [r3, #32]
 8003ef8:	f8a7 3064 	strh.w	r3, [r7, #100]	@ 0x64
            if (tx > back_x && tx < back_x + back_w && ty > back_y && ty < back_y + back_h) {
 8003efc:	f8b7 2066 	ldrh.w	r2, [r7, #102]	@ 0x66
 8003f00:	f8b7 308e 	ldrh.w	r3, [r7, #142]	@ 0x8e
 8003f04:	429a      	cmp	r2, r3
 8003f06:	d92e      	bls.n	8003f66 <learngui+0x39e>
 8003f08:	f8b7 2066 	ldrh.w	r2, [r7, #102]	@ 0x66
 8003f0c:	f8b7 108e 	ldrh.w	r1, [r7, #142]	@ 0x8e
 8003f10:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 8003f14:	440b      	add	r3, r1
 8003f16:	429a      	cmp	r2, r3
 8003f18:	da25      	bge.n	8003f66 <learngui+0x39e>
 8003f1a:	f8b7 2064 	ldrh.w	r2, [r7, #100]	@ 0x64
 8003f1e:	f8b7 308c 	ldrh.w	r3, [r7, #140]	@ 0x8c
 8003f22:	429a      	cmp	r2, r3
 8003f24:	d91f      	bls.n	8003f66 <learngui+0x39e>
 8003f26:	f8b7 2064 	ldrh.w	r2, [r7, #100]	@ 0x64
 8003f2a:	f8b7 108c 	ldrh.w	r1, [r7, #140]	@ 0x8c
 8003f2e:	f8b7 3088 	ldrh.w	r3, [r7, #136]	@ 0x88
 8003f32:	440b      	add	r3, r1
 8003f34:	429a      	cmp	r2, r3
 8003f36:	da16      	bge.n	8003f66 <learngui+0x39e>
                current_page = last_page;
 8003f38:	4b4f      	ldr	r3, [pc, #316]	@ (8004078 <learngui+0x4b0>)
 8003f3a:	781a      	ldrb	r2, [r3, #0]
 8003f3c:	4b4f      	ldr	r3, [pc, #316]	@ (800407c <learngui+0x4b4>)
 8003f3e:	701a      	strb	r2, [r3, #0]

                // DDS
                Write_Freq(0, 0);
 8003f40:	2100      	movs	r1, #0
 8003f42:	2000      	movs	r0, #0
 8003f44:	f7fd fc34 	bl	80017b0 <Write_Freq>
                Write_Amplitude(0, 0);
 8003f48:	2100      	movs	r1, #0
 8003f4a:	2000      	movs	r0, #0
 8003f4c:	f7fd fd46 	bl	80019dc <Write_Amplitude>
                Write_Phase(0, 0);
 8003f50:	2100      	movs	r1, #0
 8003f52:	2000      	movs	r0, #0
 8003f54:	f7fd fe34 	bl	8001bc0 <Write_Phase>
                IO_Update();
 8003f58:	f7fd fb70 	bl	800163c <IO_Update>
 8003f5c:	e1f6      	b.n	800434c <learngui+0x784>
                return;
            }
            while (tp_dev.sta & TP_PRES_DOWN) tp_dev.scan(0);
 8003f5e:	4b44      	ldr	r3, [pc, #272]	@ (8004070 <learngui+0x4a8>)
 8003f60:	685b      	ldr	r3, [r3, #4]
 8003f62:	2000      	movs	r0, #0
 8003f64:	4798      	blx	r3
 8003f66:	4b42      	ldr	r3, [pc, #264]	@ (8004070 <learngui+0x4a8>)
 8003f68:	8e9b      	ldrh	r3, [r3, #52]	@ 0x34
 8003f6a:	b21b      	sxth	r3, r3
 8003f6c:	2b00      	cmp	r3, #0
 8003f6e:	dbf6      	blt.n	8003f5e <learngui+0x396>
 8003f70:	e004      	b.n	8003f7c <learngui+0x3b4>
        }
        else {
            LED0(1);
 8003f72:	2201      	movs	r2, #1
 8003f74:	2120      	movs	r1, #32
 8003f76:	483f      	ldr	r0, [pc, #252]	@ (8004074 <learngui+0x4ac>)
 8003f78:	f007 ff8b 	bl	800be92 <HAL_GPIO_WritePin>
    for (uint32_t f = SWEEP_START_FREQ; f <= SWEEP_END_FREQ; f += SWEEP_STEP, idx++) {
 8003f7c:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8003f80:	33c8      	adds	r3, #200	@ 0xc8
 8003f82:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8003f86:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8003f8a:	3301      	adds	r3, #1
 8003f8c:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 8003f90:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8003f94:	f24c 3250 	movw	r2, #50000	@ 0xc350
 8003f98:	4293      	cmp	r3, r2
 8003f9a:	f67f ae8f 	bls.w	8003cbc <learngui+0xf4>
        }
    }
            
    // 
    lcd_fill(progress_x + 1, progress_y + 1, 
 8003f9e:	f8b7 3086 	ldrh.w	r3, [r7, #134]	@ 0x86
 8003fa2:	3301      	adds	r3, #1
 8003fa4:	b298      	uxth	r0, r3
 8003fa6:	f8b7 3084 	ldrh.w	r3, [r7, #132]	@ 0x84
 8003faa:	3301      	adds	r3, #1
 8003fac:	b299      	uxth	r1, r3
    progress_x + progress_width - 1, progress_y + progress_height - 1, GREEN);
 8003fae:	f8b7 2086 	ldrh.w	r2, [r7, #134]	@ 0x86
 8003fb2:	f8b7 3082 	ldrh.w	r3, [r7, #130]	@ 0x82
 8003fb6:	4413      	add	r3, r2
 8003fb8:	b29b      	uxth	r3, r3
    lcd_fill(progress_x + 1, progress_y + 1, 
 8003fba:	3b01      	subs	r3, #1
 8003fbc:	b29c      	uxth	r4, r3
    progress_x + progress_width - 1, progress_y + progress_height - 1, GREEN);
 8003fbe:	f8b7 2084 	ldrh.w	r2, [r7, #132]	@ 0x84
 8003fc2:	f8b7 3080 	ldrh.w	r3, [r7, #128]	@ 0x80
 8003fc6:	4413      	add	r3, r2
 8003fc8:	b29b      	uxth	r3, r3
    lcd_fill(progress_x + 1, progress_y + 1, 
 8003fca:	3b01      	subs	r3, #1
 8003fcc:	b29b      	uxth	r3, r3
 8003fce:	f44f 62fc 	mov.w	r2, #2016	@ 0x7e0
 8003fd2:	9200      	str	r2, [sp, #0]
 8003fd4:	4622      	mov	r2, r4
 8003fd6:	f004 fd8b 	bl	8008af0 <lcd_fill>
    lcd_show_string(50, 120, 240, 20, 24, "Learning 100%", BLACK);
 8003fda:	2300      	movs	r3, #0
 8003fdc:	9302      	str	r3, [sp, #8]
 8003fde:	4b28      	ldr	r3, [pc, #160]	@ (8004080 <learngui+0x4b8>)
 8003fe0:	9301      	str	r3, [sp, #4]
 8003fe2:	2318      	movs	r3, #24
 8003fe4:	9300      	str	r3, [sp, #0]
 8003fe6:	2314      	movs	r3, #20
 8003fe8:	22f0      	movs	r2, #240	@ 0xf0
 8003fea:	2178      	movs	r1, #120	@ 0x78
 8003fec:	2032      	movs	r0, #50	@ 0x32
 8003fee:	f005 f803 	bl	8008ff8 <lcd_show_string>

    // 
    uint16_t max_amp = 0;
 8003ff2:	2300      	movs	r3, #0
 8003ff4:	f8a7 30ae 	strh.w	r3, [r7, #174]	@ 0xae
    uint32_t max_amp_freq = 0;
 8003ff8:	2300      	movs	r3, #0
 8003ffa:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    for (int i = 0; i < SWEEP_POINTS; i++) {
 8003ffe:	2300      	movs	r3, #0
 8004000:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 8004004:	e01b      	b.n	800403e <learngui+0x476>
        if (sweep_amps[i] > max_amp) {
 8004006:	4a15      	ldr	r2, [pc, #84]	@ (800405c <learngui+0x494>)
 8004008:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800400c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8004010:	f8b7 20ae 	ldrh.w	r2, [r7, #174]	@ 0xae
 8004014:	429a      	cmp	r2, r3
 8004016:	d20d      	bcs.n	8004034 <learngui+0x46c>
            max_amp = sweep_amps[i];
 8004018:	4a10      	ldr	r2, [pc, #64]	@ (800405c <learngui+0x494>)
 800401a:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800401e:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8004022:	f8a7 30ae 	strh.w	r3, [r7, #174]	@ 0xae
            max_amp_freq = sweep_freqs[i];
 8004026:	4a17      	ldr	r2, [pc, #92]	@ (8004084 <learngui+0x4bc>)
 8004028:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800402c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004030:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    for (int i = 0; i < SWEEP_POINTS; i++) {
 8004034:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8004038:	3301      	adds	r3, #1
 800403a:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 800403e:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8004042:	2bf5      	cmp	r3, #245	@ 0xf5
 8004044:	dddf      	ble.n	8004006 <learngui+0x43e>
        }
    }
    // 
    uint16_t min_amp = 0xFFFF;
 8004046:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800404a:	f8a7 30a2 	strh.w	r3, [r7, #162]	@ 0xa2
    uint32_t min_amp_freq = 0;
 800404e:	2300      	movs	r3, #0
 8004050:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    for (int i = 0; i < SWEEP_POINTS; i++) {
 8004054:	2300      	movs	r3, #0
 8004056:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800405a:	e031      	b.n	80040c0 <learngui+0x4f8>
 800405c:	200006f4 	.word	0x200006f4
 8004060:	08013430 	.word	0x08013430
 8004064:	2000001c 	.word	0x2000001c
 8004068:	08013440 	.word	0x08013440
 800406c:	08013450 	.word	0x08013450
 8004070:	20000024 	.word	0x20000024
 8004074:	40010c00 	.word	0x40010c00
 8004078:	200008e1 	.word	0x200008e1
 800407c:	200008e0 	.word	0x200008e0
 8004080:	08013460 	.word	0x08013460
 8004084:	2000031c 	.word	0x2000031c
        if (sweep_amps[i] < min_amp) {
 8004088:	4ab2      	ldr	r2, [pc, #712]	@ (8004354 <learngui+0x78c>)
 800408a:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800408e:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8004092:	f8b7 20a2 	ldrh.w	r2, [r7, #162]	@ 0xa2
 8004096:	429a      	cmp	r2, r3
 8004098:	d90d      	bls.n	80040b6 <learngui+0x4ee>
            min_amp = sweep_amps[i];
 800409a:	4aae      	ldr	r2, [pc, #696]	@ (8004354 <learngui+0x78c>)
 800409c:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 80040a0:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80040a4:	f8a7 30a2 	strh.w	r3, [r7, #162]	@ 0xa2
            min_amp_freq = sweep_freqs[i];
 80040a8:	4aab      	ldr	r2, [pc, #684]	@ (8004358 <learngui+0x790>)
 80040aa:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 80040ae:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80040b2:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    for (int i = 0; i < SWEEP_POINTS; i++) {
 80040b6:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 80040ba:	3301      	adds	r3, #1
 80040bc:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 80040c0:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 80040c4:	2bf5      	cmp	r3, #245	@ 0xf5
 80040c6:	dddf      	ble.n	8004088 <learngui+0x4c0>
        }
    }

    // 
    uint32_t total_amp = 0;
 80040c8:	2300      	movs	r3, #0
 80040ca:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
    for (int i = 0; i < SWEEP_POINTS; i++) {
 80040ce:	2300      	movs	r3, #0
 80040d0:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 80040d4:	e00f      	b.n	80040f6 <learngui+0x52e>
        total_amp += sweep_amps[i];
 80040d6:	4a9f      	ldr	r2, [pc, #636]	@ (8004354 <learngui+0x78c>)
 80040d8:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 80040dc:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80040e0:	461a      	mov	r2, r3
 80040e2:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80040e6:	4413      	add	r3, r2
 80040e8:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
    for (int i = 0; i < SWEEP_POINTS; i++) {
 80040ec:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 80040f0:	3301      	adds	r3, #1
 80040f2:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 80040f6:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 80040fa:	2bf5      	cmp	r3, #245	@ 0xf5
 80040fc:	ddeb      	ble.n	80040d6 <learngui+0x50e>
    }
    uint16_t avg_amp = total_amp / SWEEP_POINTS;
 80040fe:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8004102:	085b      	lsrs	r3, r3, #1
 8004104:	4a95      	ldr	r2, [pc, #596]	@ (800435c <learngui+0x794>)
 8004106:	fba2 2303 	umull	r2, r3, r2, r3
 800410a:	091b      	lsrs	r3, r3, #4
 800410c:	f8a7 307a 	strh.w	r3, [r7, #122]	@ 0x7a

    // 
    char filter_type[32] = {0};
 8004110:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 8004114:	2220      	movs	r2, #32
 8004116:	2100      	movs	r1, #0
 8004118:	4618      	mov	r0, r3
 800411a:	f00b fdee 	bl	800fcfa <memset>

    // 
    if (max_amp_freq <= (SWEEP_START_FREQ + SWEEP_END_FREQ) / 3 && 
 800411e:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8004122:	f244 2268 	movw	r2, #17000	@ 0x4268
 8004126:	4293      	cmp	r3, r2
 8004128:	d820      	bhi.n	800416c <learngui+0x5a4>
        max_amp > avg_amp * 1.5) {
 800412a:	f8b7 30ae 	ldrh.w	r3, [r7, #174]	@ 0xae
 800412e:	4618      	mov	r0, r3
 8004130:	f7fc f9de 	bl	80004f0 <__aeabi_i2d>
 8004134:	4604      	mov	r4, r0
 8004136:	460d      	mov	r5, r1
 8004138:	f8b7 307a 	ldrh.w	r3, [r7, #122]	@ 0x7a
 800413c:	4618      	mov	r0, r3
 800413e:	f7fc f9d7 	bl	80004f0 <__aeabi_i2d>
 8004142:	f04f 0200 	mov.w	r2, #0
 8004146:	4b86      	ldr	r3, [pc, #536]	@ (8004360 <learngui+0x798>)
 8004148:	f7fc fa3c 	bl	80005c4 <__aeabi_dmul>
 800414c:	4602      	mov	r2, r0
 800414e:	460b      	mov	r3, r1
    if (max_amp_freq <= (SWEEP_START_FREQ + SWEEP_END_FREQ) / 3 && 
 8004150:	4620      	mov	r0, r4
 8004152:	4629      	mov	r1, r5
 8004154:	f7fc fcc6 	bl	8000ae4 <__aeabi_dcmpgt>
 8004158:	4603      	mov	r3, r0
 800415a:	2b00      	cmp	r3, #0
 800415c:	d006      	beq.n	800416c <learngui+0x5a4>
        strcpy(filter_type, "low-pass");
 800415e:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 8004162:	4a80      	ldr	r2, [pc, #512]	@ (8004364 <learngui+0x79c>)
 8004164:	ca07      	ldmia	r2, {r0, r1, r2}
 8004166:	c303      	stmia	r3!, {r0, r1}
 8004168:	701a      	strb	r2, [r3, #0]
 800416a:	e087      	b.n	800427c <learngui+0x6b4>
    }
    // 
    else if (max_amp_freq >= (SWEEP_START_FREQ + SWEEP_END_FREQ) * 2 / 3 && 
 800416c:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8004170:	f248 42cf 	movw	r2, #33999	@ 0x84cf
 8004174:	4293      	cmp	r3, r2
 8004176:	d920      	bls.n	80041ba <learngui+0x5f2>
            max_amp > avg_amp * 1.5) {
 8004178:	f8b7 30ae 	ldrh.w	r3, [r7, #174]	@ 0xae
 800417c:	4618      	mov	r0, r3
 800417e:	f7fc f9b7 	bl	80004f0 <__aeabi_i2d>
 8004182:	4604      	mov	r4, r0
 8004184:	460d      	mov	r5, r1
 8004186:	f8b7 307a 	ldrh.w	r3, [r7, #122]	@ 0x7a
 800418a:	4618      	mov	r0, r3
 800418c:	f7fc f9b0 	bl	80004f0 <__aeabi_i2d>
 8004190:	f04f 0200 	mov.w	r2, #0
 8004194:	4b72      	ldr	r3, [pc, #456]	@ (8004360 <learngui+0x798>)
 8004196:	f7fc fa15 	bl	80005c4 <__aeabi_dmul>
 800419a:	4602      	mov	r2, r0
 800419c:	460b      	mov	r3, r1
    else if (max_amp_freq >= (SWEEP_START_FREQ + SWEEP_END_FREQ) * 2 / 3 && 
 800419e:	4620      	mov	r0, r4
 80041a0:	4629      	mov	r1, r5
 80041a2:	f7fc fc9f 	bl	8000ae4 <__aeabi_dcmpgt>
 80041a6:	4603      	mov	r3, r0
 80041a8:	2b00      	cmp	r3, #0
 80041aa:	d006      	beq.n	80041ba <learngui+0x5f2>
        strcpy(filter_type, "high-pass");
 80041ac:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 80041b0:	4a6d      	ldr	r2, [pc, #436]	@ (8004368 <learngui+0x7a0>)
 80041b2:	ca07      	ldmia	r2, {r0, r1, r2}
 80041b4:	c303      	stmia	r3!, {r0, r1}
 80041b6:	801a      	strh	r2, [r3, #0]
 80041b8:	e060      	b.n	800427c <learngui+0x6b4>
    }
    // 
    else if (max_amp_freq > (SWEEP_START_FREQ + SWEEP_END_FREQ) / 3 && 
 80041ba:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 80041be:	f244 2268 	movw	r2, #17000	@ 0x4268
 80041c2:	4293      	cmp	r3, r2
 80041c4:	d926      	bls.n	8004214 <learngui+0x64c>
 80041c6:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 80041ca:	f248 42cf 	movw	r2, #33999	@ 0x84cf
 80041ce:	4293      	cmp	r3, r2
 80041d0:	d820      	bhi.n	8004214 <learngui+0x64c>
            max_amp_freq < (SWEEP_START_FREQ + SWEEP_END_FREQ) * 2 / 3 && 
            max_amp > avg_amp * 1.5) {
 80041d2:	f8b7 30ae 	ldrh.w	r3, [r7, #174]	@ 0xae
 80041d6:	4618      	mov	r0, r3
 80041d8:	f7fc f98a 	bl	80004f0 <__aeabi_i2d>
 80041dc:	4604      	mov	r4, r0
 80041de:	460d      	mov	r5, r1
 80041e0:	f8b7 307a 	ldrh.w	r3, [r7, #122]	@ 0x7a
 80041e4:	4618      	mov	r0, r3
 80041e6:	f7fc f983 	bl	80004f0 <__aeabi_i2d>
 80041ea:	f04f 0200 	mov.w	r2, #0
 80041ee:	4b5c      	ldr	r3, [pc, #368]	@ (8004360 <learngui+0x798>)
 80041f0:	f7fc f9e8 	bl	80005c4 <__aeabi_dmul>
 80041f4:	4602      	mov	r2, r0
 80041f6:	460b      	mov	r3, r1
            max_amp_freq < (SWEEP_START_FREQ + SWEEP_END_FREQ) * 2 / 3 && 
 80041f8:	4620      	mov	r0, r4
 80041fa:	4629      	mov	r1, r5
 80041fc:	f7fc fc72 	bl	8000ae4 <__aeabi_dcmpgt>
 8004200:	4603      	mov	r3, r0
 8004202:	2b00      	cmp	r3, #0
 8004204:	d006      	beq.n	8004214 <learngui+0x64c>
        strcpy(filter_type, "band-pass");
 8004206:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 800420a:	4a58      	ldr	r2, [pc, #352]	@ (800436c <learngui+0x7a4>)
 800420c:	ca07      	ldmia	r2, {r0, r1, r2}
 800420e:	c303      	stmia	r3!, {r0, r1}
 8004210:	801a      	strh	r2, [r3, #0]
 8004212:	e033      	b.n	800427c <learngui+0x6b4>
    }
    // 
    else if (min_amp_freq > (SWEEP_START_FREQ + SWEEP_END_FREQ) / 3 && 
 8004214:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8004218:	f244 2268 	movw	r2, #17000	@ 0x4268
 800421c:	4293      	cmp	r3, r2
 800421e:	d926      	bls.n	800426e <learngui+0x6a6>
 8004220:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8004224:	f248 42cf 	movw	r2, #33999	@ 0x84cf
 8004228:	4293      	cmp	r3, r2
 800422a:	d820      	bhi.n	800426e <learngui+0x6a6>
         min_amp_freq < (SWEEP_START_FREQ + SWEEP_END_FREQ) * 2 / 3 && 
         min_amp < avg_amp / 1.5) {  // 
 800422c:	f8b7 30a2 	ldrh.w	r3, [r7, #162]	@ 0xa2
 8004230:	4618      	mov	r0, r3
 8004232:	f7fc f95d 	bl	80004f0 <__aeabi_i2d>
 8004236:	4604      	mov	r4, r0
 8004238:	460d      	mov	r5, r1
 800423a:	f8b7 307a 	ldrh.w	r3, [r7, #122]	@ 0x7a
 800423e:	4618      	mov	r0, r3
 8004240:	f7fc f956 	bl	80004f0 <__aeabi_i2d>
 8004244:	f04f 0200 	mov.w	r2, #0
 8004248:	4b45      	ldr	r3, [pc, #276]	@ (8004360 <learngui+0x798>)
 800424a:	f7fc fae5 	bl	8000818 <__aeabi_ddiv>
 800424e:	4602      	mov	r2, r0
 8004250:	460b      	mov	r3, r1
         min_amp_freq < (SWEEP_START_FREQ + SWEEP_END_FREQ) * 2 / 3 && 
 8004252:	4620      	mov	r0, r4
 8004254:	4629      	mov	r1, r5
 8004256:	f7fc fc27 	bl	8000aa8 <__aeabi_dcmplt>
 800425a:	4603      	mov	r3, r0
 800425c:	2b00      	cmp	r3, #0
 800425e:	d006      	beq.n	800426e <learngui+0x6a6>
    strcpy(filter_type, "band-stop");
 8004260:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 8004264:	4a42      	ldr	r2, [pc, #264]	@ (8004370 <learngui+0x7a8>)
 8004266:	ca07      	ldmia	r2, {r0, r1, r2}
 8004268:	c303      	stmia	r3!, {r0, r1}
 800426a:	801a      	strh	r2, [r3, #0]
 800426c:	e006      	b.n	800427c <learngui+0x6b4>
    }
    // 
    else {
        strcpy(filter_type, "unknown");
 800426e:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 8004272:	4a40      	ldr	r2, [pc, #256]	@ (8004374 <learngui+0x7ac>)
 8004274:	e892 0003 	ldmia.w	r2, {r0, r1}
 8004278:	e883 0003 	stmia.w	r3, {r0, r1}
    }   
    lcd_show_string(70, 250, 240, 20, 24, filter_type, RED);
 800427c:	f44f 4378 	mov.w	r3, #63488	@ 0xf800
 8004280:	9302      	str	r3, [sp, #8]
 8004282:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 8004286:	9301      	str	r3, [sp, #4]
 8004288:	2318      	movs	r3, #24
 800428a:	9300      	str	r3, [sp, #0]
 800428c:	2314      	movs	r3, #20
 800428e:	22f0      	movs	r2, #240	@ 0xf0
 8004290:	21fa      	movs	r1, #250	@ 0xfa
 8004292:	2046      	movs	r0, #70	@ 0x46
 8004294:	f004 feb0 	bl	8008ff8 <lcd_show_string>
    
    while (1) {
        tp_dev.scan(0);
 8004298:	4b37      	ldr	r3, [pc, #220]	@ (8004378 <learngui+0x7b0>)
 800429a:	685b      	ldr	r3, [r3, #4]
 800429c:	2000      	movs	r0, #0
 800429e:	4798      	blx	r3
        if (tp_dev.sta & TP_PRES_DOWN) {
 80042a0:	4b35      	ldr	r3, [pc, #212]	@ (8004378 <learngui+0x7b0>)
 80042a2:	8e9b      	ldrh	r3, [r3, #52]	@ 0x34
 80042a4:	b21b      	sxth	r3, r3
 80042a6:	2b00      	cmp	r3, #0
 80042a8:	da47      	bge.n	800433a <learngui+0x772>
            LED0(0);
 80042aa:	2200      	movs	r2, #0
 80042ac:	2120      	movs	r1, #32
 80042ae:	4833      	ldr	r0, [pc, #204]	@ (800437c <learngui+0x7b4>)
 80042b0:	f007 fdef 	bl	800be92 <HAL_GPIO_WritePin>
            uint16_t tx = tp_dev.x[0], ty = tp_dev.y[0];
 80042b4:	4b30      	ldr	r3, [pc, #192]	@ (8004378 <learngui+0x7b0>)
 80042b6:	899b      	ldrh	r3, [r3, #12]
 80042b8:	f8a7 3078 	strh.w	r3, [r7, #120]	@ 0x78
 80042bc:	4b2e      	ldr	r3, [pc, #184]	@ (8004378 <learngui+0x7b0>)
 80042be:	8c1b      	ldrh	r3, [r3, #32]
 80042c0:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76
            if (tx > back_x && tx < back_x + back_w && ty > back_y && ty < back_y + back_h) {
 80042c4:	f8b7 2078 	ldrh.w	r2, [r7, #120]	@ 0x78
 80042c8:	f8b7 308e 	ldrh.w	r3, [r7, #142]	@ 0x8e
 80042cc:	429a      	cmp	r2, r3
 80042ce:	d92e      	bls.n	800432e <learngui+0x766>
 80042d0:	f8b7 2078 	ldrh.w	r2, [r7, #120]	@ 0x78
 80042d4:	f8b7 108e 	ldrh.w	r1, [r7, #142]	@ 0x8e
 80042d8:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 80042dc:	440b      	add	r3, r1
 80042de:	429a      	cmp	r2, r3
 80042e0:	da25      	bge.n	800432e <learngui+0x766>
 80042e2:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 80042e6:	f8b7 308c 	ldrh.w	r3, [r7, #140]	@ 0x8c
 80042ea:	429a      	cmp	r2, r3
 80042ec:	d91f      	bls.n	800432e <learngui+0x766>
 80042ee:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 80042f2:	f8b7 108c 	ldrh.w	r1, [r7, #140]	@ 0x8c
 80042f6:	f8b7 3088 	ldrh.w	r3, [r7, #136]	@ 0x88
 80042fa:	440b      	add	r3, r1
 80042fc:	429a      	cmp	r2, r3
 80042fe:	da16      	bge.n	800432e <learngui+0x766>
                current_page = last_page;
 8004300:	4b1f      	ldr	r3, [pc, #124]	@ (8004380 <learngui+0x7b8>)
 8004302:	781a      	ldrb	r2, [r3, #0]
 8004304:	4b1f      	ldr	r3, [pc, #124]	@ (8004384 <learngui+0x7bc>)
 8004306:	701a      	strb	r2, [r3, #0]

                // DDS
                Write_Freq(1, 0);
 8004308:	2100      	movs	r1, #0
 800430a:	2001      	movs	r0, #1
 800430c:	f7fd fa50 	bl	80017b0 <Write_Freq>
                Write_Amplitude(1, 0);
 8004310:	2100      	movs	r1, #0
 8004312:	2001      	movs	r0, #1
 8004314:	f7fd fb62 	bl	80019dc <Write_Amplitude>
                Write_Phase(1, 0);
 8004318:	2100      	movs	r1, #0
 800431a:	2001      	movs	r0, #1
 800431c:	f7fd fc50 	bl	8001bc0 <Write_Phase>
                IO_Update();
 8004320:	f7fd f98c 	bl	800163c <IO_Update>
                return;
 8004324:	e012      	b.n	800434c <learngui+0x784>
            }
            while (tp_dev.sta & TP_PRES_DOWN) tp_dev.scan(0);
 8004326:	4b14      	ldr	r3, [pc, #80]	@ (8004378 <learngui+0x7b0>)
 8004328:	685b      	ldr	r3, [r3, #4]
 800432a:	2000      	movs	r0, #0
 800432c:	4798      	blx	r3
 800432e:	4b12      	ldr	r3, [pc, #72]	@ (8004378 <learngui+0x7b0>)
 8004330:	8e9b      	ldrh	r3, [r3, #52]	@ 0x34
 8004332:	b21b      	sxth	r3, r3
 8004334:	2b00      	cmp	r3, #0
 8004336:	dbf6      	blt.n	8004326 <learngui+0x75e>
 8004338:	e004      	b.n	8004344 <learngui+0x77c>
        }
		else {
			LED0(1);
 800433a:	2201      	movs	r2, #1
 800433c:	2120      	movs	r1, #32
 800433e:	480f      	ldr	r0, [pc, #60]	@ (800437c <learngui+0x7b4>)
 8004340:	f007 fda7 	bl	800be92 <HAL_GPIO_WritePin>
		}
        delay_ms(20);
 8004344:	2014      	movs	r0, #20
 8004346:	f00a fc9f 	bl	800ec88 <delay_ms>
        tp_dev.scan(0);
 800434a:	e7a5      	b.n	8004298 <learngui+0x6d0>
    }
}
 800434c:	37c0      	adds	r7, #192	@ 0xc0
 800434e:	46bd      	mov	sp, r7
 8004350:	bdb0      	pop	{r4, r5, r7, pc}
 8004352:	bf00      	nop
 8004354:	200006f4 	.word	0x200006f4
 8004358:	2000031c 	.word	0x2000031c
 800435c:	214d0215 	.word	0x214d0215
 8004360:	3ff80000 	.word	0x3ff80000
 8004364:	08013470 	.word	0x08013470
 8004368:	0801347c 	.word	0x0801347c
 800436c:	08013488 	.word	0x08013488
 8004370:	08013494 	.word	0x08013494
 8004374:	080134a0 	.word	0x080134a0
 8004378:	20000024 	.word	0x20000024
 800437c:	40010c00 	.word	0x40010c00
 8004380:	200008e1 	.word	0x200008e1
 8004384:	200008e0 	.word	0x200008e0

08004388 <exploregui>:

extern volatile uint32_t period;
extern volatile uint8_t  capture_flag;

void exploregui(void)
{
 8004388:	b590      	push	{r4, r7, lr}
 800438a:	b0a1      	sub	sp, #132	@ 0x84
 800438c:	af04      	add	r7, sp, #16
    lcd_clear(GRAY);
 800438e:	f248 4030 	movw	r0, #33840	@ 0x8430
 8004392:	f004 fb7f 	bl	8008a94 <lcd_clear>
    g_back_color = GRAY;
 8004396:	4b99      	ldr	r3, [pc, #612]	@ (80045fc <exploregui+0x274>)
 8004398:	f248 4230 	movw	r2, #33840	@ 0x8430
 800439c:	601a      	str	r2, [r3, #0]
    lcd_show_string(80, 20, 100, 40, 32, "Explore", BLUE);
 800439e:	231f      	movs	r3, #31
 80043a0:	9302      	str	r3, [sp, #8]
 80043a2:	4b97      	ldr	r3, [pc, #604]	@ (8004600 <exploregui+0x278>)
 80043a4:	9301      	str	r3, [sp, #4]
 80043a6:	2320      	movs	r3, #32
 80043a8:	9300      	str	r3, [sp, #0]
 80043aa:	2328      	movs	r3, #40	@ 0x28
 80043ac:	2264      	movs	r2, #100	@ 0x64
 80043ae:	2114      	movs	r1, #20
 80043b0:	2050      	movs	r0, #80	@ 0x50
 80043b2:	f004 fe21 	bl	8008ff8 <lcd_show_string>

    // 
    uint16_t back_x = 10, back_y = 10, back_w = 40, back_h = 40;
 80043b6:	230a      	movs	r3, #10
 80043b8:	f8a7 305e 	strh.w	r3, [r7, #94]	@ 0x5e
 80043bc:	230a      	movs	r3, #10
 80043be:	f8a7 305c 	strh.w	r3, [r7, #92]	@ 0x5c
 80043c2:	2328      	movs	r3, #40	@ 0x28
 80043c4:	f8a7 305a 	strh.w	r3, [r7, #90]	@ 0x5a
 80043c8:	2328      	movs	r3, #40	@ 0x28
 80043ca:	f8a7 3058 	strh.w	r3, [r7, #88]	@ 0x58
    lcd_fill(back_x, back_y, back_x + back_w, back_y + back_h, LGRAY);
 80043ce:	f8b7 205e 	ldrh.w	r2, [r7, #94]	@ 0x5e
 80043d2:	f8b7 305a 	ldrh.w	r3, [r7, #90]	@ 0x5a
 80043d6:	4413      	add	r3, r2
 80043d8:	b29c      	uxth	r4, r3
 80043da:	f8b7 205c 	ldrh.w	r2, [r7, #92]	@ 0x5c
 80043de:	f8b7 3058 	ldrh.w	r3, [r7, #88]	@ 0x58
 80043e2:	4413      	add	r3, r2
 80043e4:	b29b      	uxth	r3, r3
 80043e6:	f8b7 105c 	ldrh.w	r1, [r7, #92]	@ 0x5c
 80043ea:	f8b7 005e 	ldrh.w	r0, [r7, #94]	@ 0x5e
 80043ee:	f24c 6218 	movw	r2, #50712	@ 0xc618
 80043f2:	9200      	str	r2, [sp, #0]
 80043f4:	4622      	mov	r2, r4
 80043f6:	f004 fb7b 	bl	8008af0 <lcd_fill>
    g_back_color = LGRAY;
 80043fa:	4b80      	ldr	r3, [pc, #512]	@ (80045fc <exploregui+0x274>)
 80043fc:	f24c 6218 	movw	r2, #50712	@ 0xc618
 8004400:	601a      	str	r2, [r3, #0]
    lcd_draw_rectangle(back_x, back_y, back_x + back_w, back_y + back_h, BLACK);
 8004402:	f8b7 205e 	ldrh.w	r2, [r7, #94]	@ 0x5e
 8004406:	f8b7 305a 	ldrh.w	r3, [r7, #90]	@ 0x5a
 800440a:	4413      	add	r3, r2
 800440c:	b29c      	uxth	r4, r3
 800440e:	f8b7 205c 	ldrh.w	r2, [r7, #92]	@ 0x5c
 8004412:	f8b7 3058 	ldrh.w	r3, [r7, #88]	@ 0x58
 8004416:	4413      	add	r3, r2
 8004418:	b29b      	uxth	r3, r3
 800441a:	f8b7 105c 	ldrh.w	r1, [r7, #92]	@ 0x5c
 800441e:	f8b7 005e 	ldrh.w	r0, [r7, #94]	@ 0x5e
 8004422:	2200      	movs	r2, #0
 8004424:	9200      	str	r2, [sp, #0]
 8004426:	4622      	mov	r2, r4
 8004428:	f004 fc25 	bl	8008c76 <lcd_draw_rectangle>
    lcd_show_string(back_x + 10, back_y + 4, 16, 24, 32, "<", BLACK);
 800442c:	f8b7 305e 	ldrh.w	r3, [r7, #94]	@ 0x5e
 8004430:	330a      	adds	r3, #10
 8004432:	b298      	uxth	r0, r3
 8004434:	f8b7 305c 	ldrh.w	r3, [r7, #92]	@ 0x5c
 8004438:	3304      	adds	r3, #4
 800443a:	b299      	uxth	r1, r3
 800443c:	2300      	movs	r3, #0
 800443e:	9302      	str	r3, [sp, #8]
 8004440:	4b70      	ldr	r3, [pc, #448]	@ (8004604 <exploregui+0x27c>)
 8004442:	9301      	str	r3, [sp, #4]
 8004444:	2320      	movs	r3, #32
 8004446:	9300      	str	r3, [sp, #0]
 8004448:	2318      	movs	r3, #24
 800444a:	2210      	movs	r2, #16
 800444c:	f004 fdd4 	bl	8008ff8 <lcd_show_string>

    g_back_color = GRAY;
 8004450:	4b6a      	ldr	r3, [pc, #424]	@ (80045fc <exploregui+0x274>)
 8004452:	f248 4230 	movw	r2, #33840	@ 0x8430
 8004456:	601a      	str	r2, [r3, #0]
    lcd_show_string(15, 120, 200, 24, 24, "Detecting Freq...", BLACK);
 8004458:	2300      	movs	r3, #0
 800445a:	9302      	str	r3, [sp, #8]
 800445c:	4b6a      	ldr	r3, [pc, #424]	@ (8004608 <exploregui+0x280>)
 800445e:	9301      	str	r3, [sp, #4]
 8004460:	2318      	movs	r3, #24
 8004462:	9300      	str	r3, [sp, #0]
 8004464:	2318      	movs	r3, #24
 8004466:	22c8      	movs	r2, #200	@ 0xc8
 8004468:	2178      	movs	r1, #120	@ 0x78
 800446a:	200f      	movs	r0, #15
 800446c:	f004 fdc4 	bl	8008ff8 <lcd_show_string>
    
    // 
    lcd_show_string(30, 180, 200, 24, 16, "Input Freq:   Hz", BLACK);
 8004470:	2300      	movs	r3, #0
 8004472:	9302      	str	r3, [sp, #8]
 8004474:	4b65      	ldr	r3, [pc, #404]	@ (800460c <exploregui+0x284>)
 8004476:	9301      	str	r3, [sp, #4]
 8004478:	2310      	movs	r3, #16
 800447a:	9300      	str	r3, [sp, #0]
 800447c:	2318      	movs	r3, #24
 800447e:	22c8      	movs	r2, #200	@ 0xc8
 8004480:	21b4      	movs	r1, #180	@ 0xb4
 8004482:	201e      	movs	r0, #30
 8004484:	f004 fdb8 	bl	8008ff8 <lcd_show_string>
    lcd_show_string(30, 200, 200, 24, 16, "Output Amp:   mV", BLACK);
 8004488:	2300      	movs	r3, #0
 800448a:	9302      	str	r3, [sp, #8]
 800448c:	4b60      	ldr	r3, [pc, #384]	@ (8004610 <exploregui+0x288>)
 800448e:	9301      	str	r3, [sp, #4]
 8004490:	2310      	movs	r3, #16
 8004492:	9300      	str	r3, [sp, #0]
 8004494:	2318      	movs	r3, #24
 8004496:	22c8      	movs	r2, #200	@ 0xc8
 8004498:	21c8      	movs	r1, #200	@ 0xc8
 800449a:	201e      	movs	r0, #30
 800449c:	f004 fdac 	bl	8008ff8 <lcd_show_string>

    HAL_TIM_Base_Start(&htim2);
 80044a0:	485c      	ldr	r0, [pc, #368]	@ (8004614 <exploregui+0x28c>)
 80044a2:	f008 fb49 	bl	800cb38 <HAL_TIM_Base_Start>
    __HAL_TIM_SET_COUNTER(&htim2, 0);  // 
 80044a6:	4b5b      	ldr	r3, [pc, #364]	@ (8004614 <exploregui+0x28c>)
 80044a8:	681b      	ldr	r3, [r3, #0]
 80044aa:	2200      	movs	r2, #0
 80044ac:	625a      	str	r2, [r3, #36]	@ 0x24
    HAL_TIM_IC_Stop_IT(&htim2, TIM_CHANNEL_1);
 80044ae:	2100      	movs	r1, #0
 80044b0:	4858      	ldr	r0, [pc, #352]	@ (8004614 <exploregui+0x28c>)
 80044b2:	f008 fdff 	bl	800d0b4 <HAL_TIM_IC_Stop_IT>
    HAL_TIM_IC_Start_IT(&htim2, TIM_CHANNEL_1);
 80044b6:	2100      	movs	r1, #0
 80044b8:	4856      	ldr	r0, [pc, #344]	@ (8004614 <exploregui+0x28c>)
 80044ba:	f008 fce1 	bl	800ce80 <HAL_TIM_IC_Start_IT>
    
    // 
    while (1) {
        // 
        tp_dev.scan(0);
 80044be:	4b56      	ldr	r3, [pc, #344]	@ (8004618 <exploregui+0x290>)
 80044c0:	685b      	ldr	r3, [r3, #4]
 80044c2:	2000      	movs	r0, #0
 80044c4:	4798      	blx	r3
        if (tp_dev.sta & TP_PRES_DOWN) {
 80044c6:	4b54      	ldr	r3, [pc, #336]	@ (8004618 <exploregui+0x290>)
 80044c8:	8e9b      	ldrh	r3, [r3, #52]	@ 0x34
 80044ca:	b21b      	sxth	r3, r3
 80044cc:	2b00      	cmp	r3, #0
 80044ce:	da52      	bge.n	8004576 <exploregui+0x1ee>
            LED0(0);
 80044d0:	2200      	movs	r2, #0
 80044d2:	2120      	movs	r1, #32
 80044d4:	4851      	ldr	r0, [pc, #324]	@ (800461c <exploregui+0x294>)
 80044d6:	f007 fcdc 	bl	800be92 <HAL_GPIO_WritePin>
            uint16_t tx = tp_dev.x[0], ty = tp_dev.y[0];
 80044da:	4b4f      	ldr	r3, [pc, #316]	@ (8004618 <exploregui+0x290>)
 80044dc:	899b      	ldrh	r3, [r3, #12]
 80044de:	f8a7 3056 	strh.w	r3, [r7, #86]	@ 0x56
 80044e2:	4b4d      	ldr	r3, [pc, #308]	@ (8004618 <exploregui+0x290>)
 80044e4:	8c1b      	ldrh	r3, [r3, #32]
 80044e6:	f8a7 3054 	strh.w	r3, [r7, #84]	@ 0x54
            if (tx > back_x && tx < back_x + back_w && ty > back_y && ty < back_y + back_h) {
 80044ea:	f8b7 2056 	ldrh.w	r2, [r7, #86]	@ 0x56
 80044ee:	f8b7 305e 	ldrh.w	r3, [r7, #94]	@ 0x5e
 80044f2:	429a      	cmp	r2, r3
 80044f4:	d939      	bls.n	800456a <exploregui+0x1e2>
 80044f6:	f8b7 2056 	ldrh.w	r2, [r7, #86]	@ 0x56
 80044fa:	f8b7 105e 	ldrh.w	r1, [r7, #94]	@ 0x5e
 80044fe:	f8b7 305a 	ldrh.w	r3, [r7, #90]	@ 0x5a
 8004502:	440b      	add	r3, r1
 8004504:	429a      	cmp	r2, r3
 8004506:	da30      	bge.n	800456a <exploregui+0x1e2>
 8004508:	f8b7 2054 	ldrh.w	r2, [r7, #84]	@ 0x54
 800450c:	f8b7 305c 	ldrh.w	r3, [r7, #92]	@ 0x5c
 8004510:	429a      	cmp	r2, r3
 8004512:	d92a      	bls.n	800456a <exploregui+0x1e2>
 8004514:	f8b7 2054 	ldrh.w	r2, [r7, #84]	@ 0x54
 8004518:	f8b7 105c 	ldrh.w	r1, [r7, #92]	@ 0x5c
 800451c:	f8b7 3058 	ldrh.w	r3, [r7, #88]	@ 0x58
 8004520:	440b      	add	r3, r1
 8004522:	429a      	cmp	r2, r3
 8004524:	da21      	bge.n	800456a <exploregui+0x1e2>
                current_page = last_page;
 8004526:	4b3e      	ldr	r3, [pc, #248]	@ (8004620 <exploregui+0x298>)
 8004528:	781a      	ldrb	r2, [r3, #0]
 800452a:	4b3e      	ldr	r3, [pc, #248]	@ (8004624 <exploregui+0x29c>)
 800452c:	701a      	strb	r2, [r3, #0]

                // DDS
                Write_Freq(0, 0);
 800452e:	2100      	movs	r1, #0
 8004530:	2000      	movs	r0, #0
 8004532:	f7fd f93d 	bl	80017b0 <Write_Freq>
                Write_Amplitude(0, 0);
 8004536:	2100      	movs	r1, #0
 8004538:	2000      	movs	r0, #0
 800453a:	f7fd fa4f 	bl	80019dc <Write_Amplitude>
                Write_Phase(0, 0);
 800453e:	2100      	movs	r1, #0
 8004540:	2000      	movs	r0, #0
 8004542:	f7fd fb3d 	bl	8001bc0 <Write_Phase>
                IO_Update();
 8004546:	f7fd f879 	bl	800163c <IO_Update>

                // 
                HAL_TIM_IC_Stop_IT(&htim2, TIM_CHANNEL_1);                
 800454a:	2100      	movs	r1, #0
 800454c:	4831      	ldr	r0, [pc, #196]	@ (8004614 <exploregui+0x28c>)
 800454e:	f008 fdb1 	bl	800d0b4 <HAL_TIM_IC_Stop_IT>
                __HAL_TIM_SET_COUNTER(&htim2, 0);  // 
 8004552:	4b30      	ldr	r3, [pc, #192]	@ (8004614 <exploregui+0x28c>)
 8004554:	681b      	ldr	r3, [r3, #0]
 8004556:	2200      	movs	r2, #0
 8004558:	625a      	str	r2, [r3, #36]	@ 0x24
                HAL_TIM_Base_Stop(&htim2);
 800455a:	482e      	ldr	r0, [pc, #184]	@ (8004614 <exploregui+0x28c>)
 800455c:	f008 fb44 	bl	800cbe8 <HAL_TIM_Base_Stop>
                return;
 8004560:	e0fe      	b.n	8004760 <exploregui+0x3d8>
            }
            while (tp_dev.sta & TP_PRES_DOWN) tp_dev.scan(0);
 8004562:	4b2d      	ldr	r3, [pc, #180]	@ (8004618 <exploregui+0x290>)
 8004564:	685b      	ldr	r3, [r3, #4]
 8004566:	2000      	movs	r0, #0
 8004568:	4798      	blx	r3
 800456a:	4b2b      	ldr	r3, [pc, #172]	@ (8004618 <exploregui+0x290>)
 800456c:	8e9b      	ldrh	r3, [r3, #52]	@ 0x34
 800456e:	b21b      	sxth	r3, r3
 8004570:	2b00      	cmp	r3, #0
 8004572:	dbf6      	blt.n	8004562 <exploregui+0x1da>
 8004574:	e004      	b.n	8004580 <exploregui+0x1f8>
        }
        else {
            LED0(1);
 8004576:	2201      	movs	r2, #1
 8004578:	2120      	movs	r1, #32
 800457a:	4828      	ldr	r0, [pc, #160]	@ (800461c <exploregui+0x294>)
 800457c:	f007 fc89 	bl	800be92 <HAL_GPIO_WritePin>
        
        // 
        static uint32_t last_capture_time = 0;
        static uint32_t last_freq = 0;
        
        if (capture_flag) {
 8004580:	4b29      	ldr	r3, [pc, #164]	@ (8004628 <exploregui+0x2a0>)
 8004582:	781b      	ldrb	r3, [r3, #0]
 8004584:	b2db      	uxtb	r3, r3
 8004586:	2b00      	cmp	r3, #0
 8004588:	f000 80e6 	beq.w	8004758 <exploregui+0x3d0>
            // 
            capture_flag = 0;
 800458c:	4b26      	ldr	r3, [pc, #152]	@ (8004628 <exploregui+0x2a0>)
 800458e:	2200      	movs	r2, #0
 8004590:	701a      	strb	r2, [r3, #0]
            
            // 
            uint32_t timer_clk = 1000000;
 8004592:	4b26      	ldr	r3, [pc, #152]	@ (800462c <exploregui+0x2a4>)
 8004594:	653b      	str	r3, [r7, #80]	@ 0x50
            uint32_t freq = timer_clk / period;
 8004596:	4b26      	ldr	r3, [pc, #152]	@ (8004630 <exploregui+0x2a8>)
 8004598:	681b      	ldr	r3, [r3, #0]
 800459a:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 800459c:	fbb2 f3f3 	udiv	r3, r2, r3
 80045a0:	64fb      	str	r3, [r7, #76]	@ 0x4c
            
            // 
            if (freq != last_freq || (HAL_GetTick() - last_capture_time > 500)) {
 80045a2:	4b24      	ldr	r3, [pc, #144]	@ (8004634 <exploregui+0x2ac>)
 80045a4:	681b      	ldr	r3, [r3, #0]
 80045a6:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80045a8:	429a      	cmp	r2, r3
 80045aa:	d109      	bne.n	80045c0 <exploregui+0x238>
 80045ac:	f006 fb80 	bl	800acb0 <HAL_GetTick>
 80045b0:	4602      	mov	r2, r0
 80045b2:	4b21      	ldr	r3, [pc, #132]	@ (8004638 <exploregui+0x2b0>)
 80045b4:	681b      	ldr	r3, [r3, #0]
 80045b6:	1ad3      	subs	r3, r2, r3
 80045b8:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 80045bc:	f240 80cc 	bls.w	8004758 <exploregui+0x3d0>
                last_freq = freq;
 80045c0:	4a1c      	ldr	r2, [pc, #112]	@ (8004634 <exploregui+0x2ac>)
 80045c2:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80045c4:	6013      	str	r3, [r2, #0]
                last_capture_time = HAL_GetTick();
 80045c6:	f006 fb73 	bl	800acb0 <HAL_GetTick>
 80045ca:	4603      	mov	r3, r0
 80045cc:	4a1a      	ldr	r2, [pc, #104]	@ (8004638 <exploregui+0x2b0>)
 80045ce:	6013      	str	r3, [r2, #0]
                
                // sweep_freqs
                int best_idx = 0;
 80045d0:	2300      	movs	r3, #0
 80045d2:	66fb      	str	r3, [r7, #108]	@ 0x6c
                uint32_t min_diff = 0xFFFFFFFF;
 80045d4:	f04f 33ff 	mov.w	r3, #4294967295
 80045d8:	66bb      	str	r3, [r7, #104]	@ 0x68
                for (int i = 0; i < SWEEP_POINTS; i++) {
 80045da:	2300      	movs	r3, #0
 80045dc:	667b      	str	r3, [r7, #100]	@ 0x64
 80045de:	e041      	b.n	8004664 <exploregui+0x2dc>
                    uint32_t diff = (freq > sweep_freqs[i]) ? (freq - sweep_freqs[i]) : (sweep_freqs[i] - freq);
 80045e0:	4a16      	ldr	r2, [pc, #88]	@ (800463c <exploregui+0x2b4>)
 80045e2:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80045e4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80045e8:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80045ea:	429a      	cmp	r2, r3
 80045ec:	d928      	bls.n	8004640 <exploregui+0x2b8>
 80045ee:	4a13      	ldr	r2, [pc, #76]	@ (800463c <exploregui+0x2b4>)
 80045f0:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80045f2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80045f6:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80045f8:	1ad3      	subs	r3, r2, r3
 80045fa:	e027      	b.n	800464c <exploregui+0x2c4>
 80045fc:	2000001c 	.word	0x2000001c
 8004600:	080133d0 	.word	0x080133d0
 8004604:	080133e8 	.word	0x080133e8
 8004608:	080134a8 	.word	0x080134a8
 800460c:	080134bc 	.word	0x080134bc
 8004610:	080134d0 	.word	0x080134d0
 8004614:	200008f0 	.word	0x200008f0
 8004618:	20000024 	.word	0x20000024
 800461c:	40010c00 	.word	0x40010c00
 8004620:	200008e1 	.word	0x200008e1
 8004624:	200008e0 	.word	0x200008e0
 8004628:	20000944 	.word	0x20000944
 800462c:	000f4240 	.word	0x000f4240
 8004630:	20000940 	.word	0x20000940
 8004634:	200008e4 	.word	0x200008e4
 8004638:	200008e8 	.word	0x200008e8
 800463c:	2000031c 	.word	0x2000031c
 8004640:	4a4b      	ldr	r2, [pc, #300]	@ (8004770 <exploregui+0x3e8>)
 8004642:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8004644:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8004648:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800464a:	1ad3      	subs	r3, r2, r3
 800464c:	643b      	str	r3, [r7, #64]	@ 0x40
                    if (diff < min_diff) {
 800464e:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8004650:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8004652:	429a      	cmp	r2, r3
 8004654:	d203      	bcs.n	800465e <exploregui+0x2d6>
                        min_diff = diff;
 8004656:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8004658:	66bb      	str	r3, [r7, #104]	@ 0x68
                        best_idx = i;
 800465a:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800465c:	66fb      	str	r3, [r7, #108]	@ 0x6c
                for (int i = 0; i < SWEEP_POINTS; i++) {
 800465e:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8004660:	3301      	adds	r3, #1
 8004662:	667b      	str	r3, [r7, #100]	@ 0x64
 8004664:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8004666:	2bf5      	cmp	r3, #245	@ 0xf5
 8004668:	ddba      	ble.n	80045e0 <exploregui+0x258>
                    }
                }

                // DDS
                uint32_t out_freq = sweep_freqs[best_idx];
 800466a:	4a41      	ldr	r2, [pc, #260]	@ (8004770 <exploregui+0x3e8>)
 800466c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800466e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004672:	64bb      	str	r3, [r7, #72]	@ 0x48
                uint16_t out_amp_shown = sweep_amps[best_idx];
 8004674:	4a3f      	ldr	r2, [pc, #252]	@ (8004774 <exploregui+0x3ec>)
 8004676:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8004678:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800467c:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46
                float out_amp =  out_amp_shown / 10;
 8004680:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 8004684:	4a3c      	ldr	r2, [pc, #240]	@ (8004778 <exploregui+0x3f0>)
 8004686:	fba2 2303 	umull	r2, r3, r2, r3
 800468a:	08db      	lsrs	r3, r3, #3
 800468c:	b29b      	uxth	r3, r3
 800468e:	4618      	mov	r0, r3
 8004690:	f7fc fb9a 	bl	8000dc8 <__aeabi_i2f>
 8004694:	4603      	mov	r3, r0
 8004696:	663b      	str	r3, [r7, #96]	@ 0x60
                // 235mV
                if (out_amp > 235) {
 8004698:	4938      	ldr	r1, [pc, #224]	@ (800477c <exploregui+0x3f4>)
 800469a:	6e38      	ldr	r0, [r7, #96]	@ 0x60
 800469c:	f7fc fda4 	bl	80011e8 <__aeabi_fcmpgt>
 80046a0:	4603      	mov	r3, r0
 80046a2:	2b00      	cmp	r3, #0
 80046a4:	d001      	beq.n	80046aa <exploregui+0x322>
                    out_amp = 235;
 80046a6:	4b35      	ldr	r3, [pc, #212]	@ (800477c <exploregui+0x3f4>)
 80046a8:	663b      	str	r3, [r7, #96]	@ 0x60
                }
                
                Write_Freq(0, out_freq);
 80046aa:	6cb9      	ldr	r1, [r7, #72]	@ 0x48
 80046ac:	2000      	movs	r0, #0
 80046ae:	f7fd f87f 	bl	80017b0 <Write_Freq>
                Write_Amplitude(0, (uint16_t)(out_amp * 4.32));
 80046b2:	6e38      	ldr	r0, [r7, #96]	@ 0x60
 80046b4:	f7fb ff2e 	bl	8000514 <__aeabi_f2d>
 80046b8:	a32b      	add	r3, pc, #172	@ (adr r3, 8004768 <exploregui+0x3e0>)
 80046ba:	e9d3 2300 	ldrd	r2, r3, [r3]
 80046be:	f7fb ff81 	bl	80005c4 <__aeabi_dmul>
 80046c2:	4602      	mov	r2, r0
 80046c4:	460b      	mov	r3, r1
 80046c6:	4610      	mov	r0, r2
 80046c8:	4619      	mov	r1, r3
 80046ca:	f7fc fa53 	bl	8000b74 <__aeabi_d2uiz>
 80046ce:	4603      	mov	r3, r0
 80046d0:	b29b      	uxth	r3, r3
 80046d2:	4619      	mov	r1, r3
 80046d4:	2000      	movs	r0, #0
 80046d6:	f7fd f981 	bl	80019dc <Write_Amplitude>
                Write_Phase(0, 0);
 80046da:	2100      	movs	r1, #0
 80046dc:	2000      	movs	r0, #0
 80046de:	f7fd fa6f 	bl	8001bc0 <Write_Phase>
                IO_Update();
 80046e2:	f7fc ffab 	bl	800163c <IO_Update>

                // 
                char buf[64];
                sprintf(buf, "Input Freq: %lu Hz    ", freq);
 80046e6:	463b      	mov	r3, r7
 80046e8:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80046ea:	4925      	ldr	r1, [pc, #148]	@ (8004780 <exploregui+0x3f8>)
 80046ec:	4618      	mov	r0, r3
 80046ee:	f00b fa9f 	bl	800fc30 <siprintf>
                lcd_show_string(30, 180, 200, 24, 16, buf, BLUE);
 80046f2:	231f      	movs	r3, #31
 80046f4:	9302      	str	r3, [sp, #8]
 80046f6:	463b      	mov	r3, r7
 80046f8:	9301      	str	r3, [sp, #4]
 80046fa:	2310      	movs	r3, #16
 80046fc:	9300      	str	r3, [sp, #0]
 80046fe:	2318      	movs	r3, #24
 8004700:	22c8      	movs	r2, #200	@ 0xc8
 8004702:	21b4      	movs	r1, #180	@ 0xb4
 8004704:	201e      	movs	r0, #30
 8004706:	f004 fc77 	bl	8008ff8 <lcd_show_string>
                sprintf(buf, "Output Frep: %u Hz    ", out_freq);
 800470a:	463b      	mov	r3, r7
 800470c:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800470e:	491d      	ldr	r1, [pc, #116]	@ (8004784 <exploregui+0x3fc>)
 8004710:	4618      	mov	r0, r3
 8004712:	f00b fa8d 	bl	800fc30 <siprintf>
                lcd_show_string(30, 200, 200, 24, 16, buf, RED);
 8004716:	f44f 4378 	mov.w	r3, #63488	@ 0xf800
 800471a:	9302      	str	r3, [sp, #8]
 800471c:	463b      	mov	r3, r7
 800471e:	9301      	str	r3, [sp, #4]
 8004720:	2310      	movs	r3, #16
 8004722:	9300      	str	r3, [sp, #0]
 8004724:	2318      	movs	r3, #24
 8004726:	22c8      	movs	r2, #200	@ 0xc8
 8004728:	21c8      	movs	r1, #200	@ 0xc8
 800472a:	201e      	movs	r0, #30
 800472c:	f004 fc64 	bl	8008ff8 <lcd_show_string>
                sprintf(buf, "Output Amp: %u mV    ", out_amp_shown);
 8004730:	f8b7 2046 	ldrh.w	r2, [r7, #70]	@ 0x46
 8004734:	463b      	mov	r3, r7
 8004736:	4914      	ldr	r1, [pc, #80]	@ (8004788 <exploregui+0x400>)
 8004738:	4618      	mov	r0, r3
 800473a:	f00b fa79 	bl	800fc30 <siprintf>
                lcd_show_string(30, 220, 200, 24, 16, buf, RED);
 800473e:	f44f 4378 	mov.w	r3, #63488	@ 0xf800
 8004742:	9302      	str	r3, [sp, #8]
 8004744:	463b      	mov	r3, r7
 8004746:	9301      	str	r3, [sp, #4]
 8004748:	2310      	movs	r3, #16
 800474a:	9300      	str	r3, [sp, #0]
 800474c:	2318      	movs	r3, #24
 800474e:	22c8      	movs	r2, #200	@ 0xc8
 8004750:	21dc      	movs	r1, #220	@ 0xdc
 8004752:	201e      	movs	r0, #30
 8004754:	f004 fc50 	bl	8008ff8 <lcd_show_string>
            }
        }
        
        delay_ms(20);
 8004758:	2014      	movs	r0, #20
 800475a:	f00a fa95 	bl	800ec88 <delay_ms>
    while (1) {
 800475e:	e6ae      	b.n	80044be <exploregui+0x136>
    }
}
 8004760:	3774      	adds	r7, #116	@ 0x74
 8004762:	46bd      	mov	sp, r7
 8004764:	bd90      	pop	{r4, r7, pc}
 8004766:	bf00      	nop
 8004768:	147ae148 	.word	0x147ae148
 800476c:	401147ae 	.word	0x401147ae
 8004770:	2000031c 	.word	0x2000031c
 8004774:	200006f4 	.word	0x200006f4
 8004778:	cccccccd 	.word	0xcccccccd
 800477c:	436b0000 	.word	0x436b0000
 8004780:	080134e4 	.word	0x080134e4
 8004784:	080134fc 	.word	0x080134fc
 8004788:	08013514 	.word	0x08013514

0800478c <infogui>:

void infogui()
{
 800478c:	b590      	push	{r4, r7, lr}
 800478e:	b089      	sub	sp, #36	@ 0x24
 8004790:	af04      	add	r7, sp, #16
	lcd_clear(GRAY);
 8004792:	f248 4030 	movw	r0, #33840	@ 0x8430
 8004796:	f004 f97d 	bl	8008a94 <lcd_clear>
    g_back_color = GRAY;
 800479a:	4b5d      	ldr	r3, [pc, #372]	@ (8004910 <infogui+0x184>)
 800479c:	f248 4230 	movw	r2, #33840	@ 0x8430
 80047a0:	601a      	str	r2, [r3, #0]

	//<
	uint16_t back_x = 10, back_y = 10, back_w = 40, back_h = 40;
 80047a2:	230a      	movs	r3, #10
 80047a4:	81fb      	strh	r3, [r7, #14]
 80047a6:	230a      	movs	r3, #10
 80047a8:	81bb      	strh	r3, [r7, #12]
 80047aa:	2328      	movs	r3, #40	@ 0x28
 80047ac:	817b      	strh	r3, [r7, #10]
 80047ae:	2328      	movs	r3, #40	@ 0x28
 80047b0:	813b      	strh	r3, [r7, #8]
	lcd_fill(back_x, back_y, back_x + back_w, back_y + back_h, LGRAY);
 80047b2:	89fa      	ldrh	r2, [r7, #14]
 80047b4:	897b      	ldrh	r3, [r7, #10]
 80047b6:	4413      	add	r3, r2
 80047b8:	b29c      	uxth	r4, r3
 80047ba:	89ba      	ldrh	r2, [r7, #12]
 80047bc:	893b      	ldrh	r3, [r7, #8]
 80047be:	4413      	add	r3, r2
 80047c0:	b29b      	uxth	r3, r3
 80047c2:	89b9      	ldrh	r1, [r7, #12]
 80047c4:	89f8      	ldrh	r0, [r7, #14]
 80047c6:	f24c 6218 	movw	r2, #50712	@ 0xc618
 80047ca:	9200      	str	r2, [sp, #0]
 80047cc:	4622      	mov	r2, r4
 80047ce:	f004 f98f 	bl	8008af0 <lcd_fill>
	g_back_color = LGRAY;
 80047d2:	4b4f      	ldr	r3, [pc, #316]	@ (8004910 <infogui+0x184>)
 80047d4:	f24c 6218 	movw	r2, #50712	@ 0xc618
 80047d8:	601a      	str	r2, [r3, #0]
	lcd_draw_rectangle(back_x, back_y, back_x + back_w, back_y + back_h, BLACK);
 80047da:	89fa      	ldrh	r2, [r7, #14]
 80047dc:	897b      	ldrh	r3, [r7, #10]
 80047de:	4413      	add	r3, r2
 80047e0:	b29c      	uxth	r4, r3
 80047e2:	89ba      	ldrh	r2, [r7, #12]
 80047e4:	893b      	ldrh	r3, [r7, #8]
 80047e6:	4413      	add	r3, r2
 80047e8:	b29b      	uxth	r3, r3
 80047ea:	89b9      	ldrh	r1, [r7, #12]
 80047ec:	89f8      	ldrh	r0, [r7, #14]
 80047ee:	2200      	movs	r2, #0
 80047f0:	9200      	str	r2, [sp, #0]
 80047f2:	4622      	mov	r2, r4
 80047f4:	f004 fa3f 	bl	8008c76 <lcd_draw_rectangle>
	lcd_show_string(back_x + 10, back_y + 4, 16, 24, 32, "<", BLACK);
 80047f8:	89fb      	ldrh	r3, [r7, #14]
 80047fa:	330a      	adds	r3, #10
 80047fc:	b298      	uxth	r0, r3
 80047fe:	89bb      	ldrh	r3, [r7, #12]
 8004800:	3304      	adds	r3, #4
 8004802:	b299      	uxth	r1, r3
 8004804:	2300      	movs	r3, #0
 8004806:	9302      	str	r3, [sp, #8]
 8004808:	4b42      	ldr	r3, [pc, #264]	@ (8004914 <infogui+0x188>)
 800480a:	9301      	str	r3, [sp, #4]
 800480c:	2320      	movs	r3, #32
 800480e:	9300      	str	r3, [sp, #0]
 8004810:	2318      	movs	r3, #24
 8004812:	2210      	movs	r2, #16
 8004814:	f004 fbf0 	bl	8008ff8 <lcd_show_string>
    
	// Info
	g_back_color = GRAY;
 8004818:	4b3d      	ldr	r3, [pc, #244]	@ (8004910 <infogui+0x184>)
 800481a:	f248 4230 	movw	r2, #33840	@ 0x8430
 800481e:	601a      	str	r2, [r3, #0]
	lcd_show_string(88, 80, 280, 100, 32, "Info", BLUE);
 8004820:	231f      	movs	r3, #31
 8004822:	9302      	str	r3, [sp, #8]
 8004824:	4b3c      	ldr	r3, [pc, #240]	@ (8004918 <infogui+0x18c>)
 8004826:	9301      	str	r3, [sp, #4]
 8004828:	2320      	movs	r3, #32
 800482a:	9300      	str	r3, [sp, #0]
 800482c:	2364      	movs	r3, #100	@ 0x64
 800482e:	f44f 728c 	mov.w	r2, #280	@ 0x118
 8004832:	2150      	movs	r1, #80	@ 0x50
 8004834:	2058      	movs	r0, #88	@ 0x58
 8004836:	f004 fbdf 	bl	8008ff8 <lcd_show_string>
	
	lcd_show_string(30, 160, 280, 100, 16, "Unkown Circuitry Device", BLACK);
 800483a:	2300      	movs	r3, #0
 800483c:	9302      	str	r3, [sp, #8]
 800483e:	4b37      	ldr	r3, [pc, #220]	@ (800491c <infogui+0x190>)
 8004840:	9301      	str	r3, [sp, #4]
 8004842:	2310      	movs	r3, #16
 8004844:	9300      	str	r3, [sp, #0]
 8004846:	2364      	movs	r3, #100	@ 0x64
 8004848:	f44f 728c 	mov.w	r2, #280	@ 0x118
 800484c:	21a0      	movs	r1, #160	@ 0xa0
 800484e:	201e      	movs	r0, #30
 8004850:	f004 fbd2 	bl	8008ff8 <lcd_show_string>
	lcd_show_string(52, 220, 280, 100, 16, "Made for TI 2025", BLACK);
 8004854:	2300      	movs	r3, #0
 8004856:	9302      	str	r3, [sp, #8]
 8004858:	4b31      	ldr	r3, [pc, #196]	@ (8004920 <infogui+0x194>)
 800485a:	9301      	str	r3, [sp, #4]
 800485c:	2310      	movs	r3, #16
 800485e:	9300      	str	r3, [sp, #0]
 8004860:	2364      	movs	r3, #100	@ 0x64
 8004862:	f44f 728c 	mov.w	r2, #280	@ 0x118
 8004866:	21dc      	movs	r1, #220	@ 0xdc
 8004868:	2034      	movs	r0, #52	@ 0x34
 800486a:	f004 fbc5 	bl	8008ff8 <lcd_show_string>
	lcd_show_string(52, 300, 280, 100, 16, "Final Version IV", BLACK);
 800486e:	2300      	movs	r3, #0
 8004870:	9302      	str	r3, [sp, #8]
 8004872:	4b2c      	ldr	r3, [pc, #176]	@ (8004924 <infogui+0x198>)
 8004874:	9301      	str	r3, [sp, #4]
 8004876:	2310      	movs	r3, #16
 8004878:	9300      	str	r3, [sp, #0]
 800487a:	2364      	movs	r3, #100	@ 0x64
 800487c:	f44f 728c 	mov.w	r2, #280	@ 0x118
 8004880:	f44f 7196 	mov.w	r1, #300	@ 0x12c
 8004884:	2034      	movs	r0, #52	@ 0x34
 8004886:	f004 fbb7 	bl	8008ff8 <lcd_show_string>

	while (1) {
		tp_dev.scan(0);
 800488a:	4b27      	ldr	r3, [pc, #156]	@ (8004928 <infogui+0x19c>)
 800488c:	685b      	ldr	r3, [r3, #4]
 800488e:	2000      	movs	r0, #0
 8004890:	4798      	blx	r3
		if (tp_dev.sta & TP_PRES_DOWN) {
 8004892:	4b25      	ldr	r3, [pc, #148]	@ (8004928 <infogui+0x19c>)
 8004894:	8e9b      	ldrh	r3, [r3, #52]	@ 0x34
 8004896:	b21b      	sxth	r3, r3
 8004898:	2b00      	cmp	r3, #0
 800489a:	da2d      	bge.n	80048f8 <infogui+0x16c>
			LED0(0);
 800489c:	2200      	movs	r2, #0
 800489e:	2120      	movs	r1, #32
 80048a0:	4822      	ldr	r0, [pc, #136]	@ (800492c <infogui+0x1a0>)
 80048a2:	f007 faf6 	bl	800be92 <HAL_GPIO_WritePin>
			uint16_t tx = tp_dev.x[0], ty = tp_dev.y[0];
 80048a6:	4b20      	ldr	r3, [pc, #128]	@ (8004928 <infogui+0x19c>)
 80048a8:	899b      	ldrh	r3, [r3, #12]
 80048aa:	80fb      	strh	r3, [r7, #6]
 80048ac:	4b1e      	ldr	r3, [pc, #120]	@ (8004928 <infogui+0x19c>)
 80048ae:	8c1b      	ldrh	r3, [r3, #32]
 80048b0:	80bb      	strh	r3, [r7, #4]
			if (tx > back_x && tx < back_x + back_w && ty > back_y && ty < back_y + back_h) {
 80048b2:	88fa      	ldrh	r2, [r7, #6]
 80048b4:	89fb      	ldrh	r3, [r7, #14]
 80048b6:	429a      	cmp	r2, r3
 80048b8:	d918      	bls.n	80048ec <infogui+0x160>
 80048ba:	88fa      	ldrh	r2, [r7, #6]
 80048bc:	89f9      	ldrh	r1, [r7, #14]
 80048be:	897b      	ldrh	r3, [r7, #10]
 80048c0:	440b      	add	r3, r1
 80048c2:	429a      	cmp	r2, r3
 80048c4:	da12      	bge.n	80048ec <infogui+0x160>
 80048c6:	88ba      	ldrh	r2, [r7, #4]
 80048c8:	89bb      	ldrh	r3, [r7, #12]
 80048ca:	429a      	cmp	r2, r3
 80048cc:	d90e      	bls.n	80048ec <infogui+0x160>
 80048ce:	88ba      	ldrh	r2, [r7, #4]
 80048d0:	89b9      	ldrh	r1, [r7, #12]
 80048d2:	893b      	ldrh	r3, [r7, #8]
 80048d4:	440b      	add	r3, r1
 80048d6:	429a      	cmp	r2, r3
 80048d8:	da08      	bge.n	80048ec <infogui+0x160>
				current_page = last_page;
 80048da:	4b15      	ldr	r3, [pc, #84]	@ (8004930 <infogui+0x1a4>)
 80048dc:	781a      	ldrb	r2, [r3, #0]
 80048de:	4b15      	ldr	r3, [pc, #84]	@ (8004934 <infogui+0x1a8>)
 80048e0:	701a      	strb	r2, [r3, #0]
				return;
 80048e2:	e012      	b.n	800490a <infogui+0x17e>
			}
			while (tp_dev.sta & TP_PRES_DOWN) tp_dev.scan(0);
 80048e4:	4b10      	ldr	r3, [pc, #64]	@ (8004928 <infogui+0x19c>)
 80048e6:	685b      	ldr	r3, [r3, #4]
 80048e8:	2000      	movs	r0, #0
 80048ea:	4798      	blx	r3
 80048ec:	4b0e      	ldr	r3, [pc, #56]	@ (8004928 <infogui+0x19c>)
 80048ee:	8e9b      	ldrh	r3, [r3, #52]	@ 0x34
 80048f0:	b21b      	sxth	r3, r3
 80048f2:	2b00      	cmp	r3, #0
 80048f4:	dbf6      	blt.n	80048e4 <infogui+0x158>
 80048f6:	e004      	b.n	8004902 <infogui+0x176>
		}
		else {
			LED0(1);
 80048f8:	2201      	movs	r2, #1
 80048fa:	2120      	movs	r1, #32
 80048fc:	480b      	ldr	r0, [pc, #44]	@ (800492c <infogui+0x1a0>)
 80048fe:	f007 fac8 	bl	800be92 <HAL_GPIO_WritePin>
		}	
		delay_ms(20);
 8004902:	2014      	movs	r0, #20
 8004904:	f00a f9c0 	bl	800ec88 <delay_ms>
		tp_dev.scan(0);
 8004908:	e7bf      	b.n	800488a <infogui+0xfe>
    }
}
 800490a:	3714      	adds	r7, #20
 800490c:	46bd      	mov	sp, r7
 800490e:	bd90      	pop	{r4, r7, pc}
 8004910:	2000001c 	.word	0x2000001c
 8004914:	080133e8 	.word	0x080133e8
 8004918:	0801352c 	.word	0x0801352c
 800491c:	08013534 	.word	0x08013534
 8004920:	0801354c 	.word	0x0801354c
 8004924:	08013560 	.word	0x08013560
 8004928:	20000024 	.word	0x20000024
 800492c:	40010c00 	.word	0x40010c00
 8004930:	200008e1 	.word	0x200008e1
 8004934:	200008e0 	.word	0x200008e0

08004938 <authorgui>:

void authorgui()
{
 8004938:	b590      	push	{r4, r7, lr}
 800493a:	b089      	sub	sp, #36	@ 0x24
 800493c:	af04      	add	r7, sp, #16
	lcd_clear(GRAY);
 800493e:	f248 4030 	movw	r0, #33840	@ 0x8430
 8004942:	f004 f8a7 	bl	8008a94 <lcd_clear>
    g_back_color = GRAY;
 8004946:	4b73      	ldr	r3, [pc, #460]	@ (8004b14 <authorgui+0x1dc>)
 8004948:	f248 4230 	movw	r2, #33840	@ 0x8430
 800494c:	601a      	str	r2, [r3, #0]

	//<
	uint16_t back_x = 10, back_y = 10, back_w = 40, back_h = 40;
 800494e:	230a      	movs	r3, #10
 8004950:	81fb      	strh	r3, [r7, #14]
 8004952:	230a      	movs	r3, #10
 8004954:	81bb      	strh	r3, [r7, #12]
 8004956:	2328      	movs	r3, #40	@ 0x28
 8004958:	817b      	strh	r3, [r7, #10]
 800495a:	2328      	movs	r3, #40	@ 0x28
 800495c:	813b      	strh	r3, [r7, #8]
	lcd_fill(back_x, back_y, back_x + back_w, back_y + back_h, LGRAY);
 800495e:	89fa      	ldrh	r2, [r7, #14]
 8004960:	897b      	ldrh	r3, [r7, #10]
 8004962:	4413      	add	r3, r2
 8004964:	b29c      	uxth	r4, r3
 8004966:	89ba      	ldrh	r2, [r7, #12]
 8004968:	893b      	ldrh	r3, [r7, #8]
 800496a:	4413      	add	r3, r2
 800496c:	b29b      	uxth	r3, r3
 800496e:	89b9      	ldrh	r1, [r7, #12]
 8004970:	89f8      	ldrh	r0, [r7, #14]
 8004972:	f24c 6218 	movw	r2, #50712	@ 0xc618
 8004976:	9200      	str	r2, [sp, #0]
 8004978:	4622      	mov	r2, r4
 800497a:	f004 f8b9 	bl	8008af0 <lcd_fill>
	g_back_color = LGRAY;
 800497e:	4b65      	ldr	r3, [pc, #404]	@ (8004b14 <authorgui+0x1dc>)
 8004980:	f24c 6218 	movw	r2, #50712	@ 0xc618
 8004984:	601a      	str	r2, [r3, #0]
	lcd_draw_rectangle(back_x, back_y, back_x + back_w, back_y + back_h, BLACK);
 8004986:	89fa      	ldrh	r2, [r7, #14]
 8004988:	897b      	ldrh	r3, [r7, #10]
 800498a:	4413      	add	r3, r2
 800498c:	b29c      	uxth	r4, r3
 800498e:	89ba      	ldrh	r2, [r7, #12]
 8004990:	893b      	ldrh	r3, [r7, #8]
 8004992:	4413      	add	r3, r2
 8004994:	b29b      	uxth	r3, r3
 8004996:	89b9      	ldrh	r1, [r7, #12]
 8004998:	89f8      	ldrh	r0, [r7, #14]
 800499a:	2200      	movs	r2, #0
 800499c:	9200      	str	r2, [sp, #0]
 800499e:	4622      	mov	r2, r4
 80049a0:	f004 f969 	bl	8008c76 <lcd_draw_rectangle>
	lcd_show_string(back_x + 10, back_y + 4, 16, 24, 32, "<", BLACK);
 80049a4:	89fb      	ldrh	r3, [r7, #14]
 80049a6:	330a      	adds	r3, #10
 80049a8:	b298      	uxth	r0, r3
 80049aa:	89bb      	ldrh	r3, [r7, #12]
 80049ac:	3304      	adds	r3, #4
 80049ae:	b299      	uxth	r1, r3
 80049b0:	2300      	movs	r3, #0
 80049b2:	9302      	str	r3, [sp, #8]
 80049b4:	4b58      	ldr	r3, [pc, #352]	@ (8004b18 <authorgui+0x1e0>)
 80049b6:	9301      	str	r3, [sp, #4]
 80049b8:	2320      	movs	r3, #32
 80049ba:	9300      	str	r3, [sp, #0]
 80049bc:	2318      	movs	r3, #24
 80049be:	2210      	movs	r2, #16
 80049c0:	f004 fb1a 	bl	8008ff8 <lcd_show_string>
    
	// Info
	g_back_color = GRAY;
 80049c4:	4b53      	ldr	r3, [pc, #332]	@ (8004b14 <authorgui+0x1dc>)
 80049c6:	f248 4230 	movw	r2, #33840	@ 0x8430
 80049ca:	601a      	str	r2, [r3, #0]
	lcd_show_string(88, 20, 280, 100, 32, "Author", BLUE);
 80049cc:	231f      	movs	r3, #31
 80049ce:	9302      	str	r3, [sp, #8]
 80049d0:	4b52      	ldr	r3, [pc, #328]	@ (8004b1c <authorgui+0x1e4>)
 80049d2:	9301      	str	r3, [sp, #4]
 80049d4:	2320      	movs	r3, #32
 80049d6:	9300      	str	r3, [sp, #0]
 80049d8:	2364      	movs	r3, #100	@ 0x64
 80049da:	f44f 728c 	mov.w	r2, #280	@ 0x118
 80049de:	2114      	movs	r1, #20
 80049e0:	2058      	movs	r0, #88	@ 0x58
 80049e2:	f004 fb09 	bl	8008ff8 <lcd_show_string>
	lcd_show_string(72, 80, 280, 100, 24, "Klors Xu", BLACK);
 80049e6:	2300      	movs	r3, #0
 80049e8:	9302      	str	r3, [sp, #8]
 80049ea:	4b4d      	ldr	r3, [pc, #308]	@ (8004b20 <authorgui+0x1e8>)
 80049ec:	9301      	str	r3, [sp, #4]
 80049ee:	2318      	movs	r3, #24
 80049f0:	9300      	str	r3, [sp, #0]
 80049f2:	2364      	movs	r3, #100	@ 0x64
 80049f4:	f44f 728c 	mov.w	r2, #280	@ 0x118
 80049f8:	2150      	movs	r1, #80	@ 0x50
 80049fa:	2048      	movs	r0, #72	@ 0x48
 80049fc:	f004 fafc 	bl	8008ff8 <lcd_show_string>

	lcd_show_string(60, 130, 280, 100, 24, "Teammates: ", RED);
 8004a00:	f44f 4378 	mov.w	r3, #63488	@ 0xf800
 8004a04:	9302      	str	r3, [sp, #8]
 8004a06:	4b47      	ldr	r3, [pc, #284]	@ (8004b24 <authorgui+0x1ec>)
 8004a08:	9301      	str	r3, [sp, #4]
 8004a0a:	2318      	movs	r3, #24
 8004a0c:	9300      	str	r3, [sp, #0]
 8004a0e:	2364      	movs	r3, #100	@ 0x64
 8004a10:	f44f 728c 	mov.w	r2, #280	@ 0x118
 8004a14:	2182      	movs	r1, #130	@ 0x82
 8004a16:	203c      	movs	r0, #60	@ 0x3c
 8004a18:	f004 faee 	bl	8008ff8 <lcd_show_string>
	lcd_show_string(84, 190, 280, 100, 16, "LiYuanjiang", BLACK);
 8004a1c:	2300      	movs	r3, #0
 8004a1e:	9302      	str	r3, [sp, #8]
 8004a20:	4b41      	ldr	r3, [pc, #260]	@ (8004b28 <authorgui+0x1f0>)
 8004a22:	9301      	str	r3, [sp, #4]
 8004a24:	2310      	movs	r3, #16
 8004a26:	9300      	str	r3, [sp, #0]
 8004a28:	2364      	movs	r3, #100	@ 0x64
 8004a2a:	f44f 728c 	mov.w	r2, #280	@ 0x118
 8004a2e:	21be      	movs	r1, #190	@ 0xbe
 8004a30:	2054      	movs	r0, #84	@ 0x54
 8004a32:	f004 fae1 	bl	8008ff8 <lcd_show_string>
	lcd_show_string(80, 210, 280, 100, 16, "XiaoJiashu", BLACK);
 8004a36:	2300      	movs	r3, #0
 8004a38:	9302      	str	r3, [sp, #8]
 8004a3a:	4b3c      	ldr	r3, [pc, #240]	@ (8004b2c <authorgui+0x1f4>)
 8004a3c:	9301      	str	r3, [sp, #4]
 8004a3e:	2310      	movs	r3, #16
 8004a40:	9300      	str	r3, [sp, #0]
 8004a42:	2364      	movs	r3, #100	@ 0x64
 8004a44:	f44f 728c 	mov.w	r2, #280	@ 0x118
 8004a48:	21d2      	movs	r1, #210	@ 0xd2
 8004a4a:	2050      	movs	r0, #80	@ 0x50
 8004a4c:	f004 fad4 	bl	8008ff8 <lcd_show_string>

	lcd_show_string(78, 293, 280, 100, 12, "Working within", BROWN);
 8004a50:	f64b 4340 	movw	r3, #48192	@ 0xbc40
 8004a54:	9302      	str	r3, [sp, #8]
 8004a56:	4b36      	ldr	r3, [pc, #216]	@ (8004b30 <authorgui+0x1f8>)
 8004a58:	9301      	str	r3, [sp, #4]
 8004a5a:	230c      	movs	r3, #12
 8004a5c:	9300      	str	r3, [sp, #0]
 8004a5e:	2364      	movs	r3, #100	@ 0x64
 8004a60:	f44f 728c 	mov.w	r2, #280	@ 0x118
 8004a64:	f240 1125 	movw	r1, #293	@ 0x125
 8004a68:	204e      	movs	r0, #78	@ 0x4e
 8004a6a:	f004 fac5 	bl	8008ff8 <lcd_show_string>
	lcd_show_string(78, 307, 280, 100, 12, "2025/7/6 ~ 8/3", BROWN);
 8004a6e:	f64b 4340 	movw	r3, #48192	@ 0xbc40
 8004a72:	9302      	str	r3, [sp, #8]
 8004a74:	4b2f      	ldr	r3, [pc, #188]	@ (8004b34 <authorgui+0x1fc>)
 8004a76:	9301      	str	r3, [sp, #4]
 8004a78:	230c      	movs	r3, #12
 8004a7a:	9300      	str	r3, [sp, #0]
 8004a7c:	2364      	movs	r3, #100	@ 0x64
 8004a7e:	f44f 728c 	mov.w	r2, #280	@ 0x118
 8004a82:	f240 1133 	movw	r1, #307	@ 0x133
 8004a86:	204e      	movs	r0, #78	@ 0x4e
 8004a88:	f004 fab6 	bl	8008ff8 <lcd_show_string>

	while (1) {
		tp_dev.scan(0);
 8004a8c:	4b2a      	ldr	r3, [pc, #168]	@ (8004b38 <authorgui+0x200>)
 8004a8e:	685b      	ldr	r3, [r3, #4]
 8004a90:	2000      	movs	r0, #0
 8004a92:	4798      	blx	r3
		if (tp_dev.sta & TP_PRES_DOWN) {
 8004a94:	4b28      	ldr	r3, [pc, #160]	@ (8004b38 <authorgui+0x200>)
 8004a96:	8e9b      	ldrh	r3, [r3, #52]	@ 0x34
 8004a98:	b21b      	sxth	r3, r3
 8004a9a:	2b00      	cmp	r3, #0
 8004a9c:	da2d      	bge.n	8004afa <authorgui+0x1c2>
			LED0(0);
 8004a9e:	2200      	movs	r2, #0
 8004aa0:	2120      	movs	r1, #32
 8004aa2:	4826      	ldr	r0, [pc, #152]	@ (8004b3c <authorgui+0x204>)
 8004aa4:	f007 f9f5 	bl	800be92 <HAL_GPIO_WritePin>
			uint16_t tx = tp_dev.x[0], ty = tp_dev.y[0];
 8004aa8:	4b23      	ldr	r3, [pc, #140]	@ (8004b38 <authorgui+0x200>)
 8004aaa:	899b      	ldrh	r3, [r3, #12]
 8004aac:	80fb      	strh	r3, [r7, #6]
 8004aae:	4b22      	ldr	r3, [pc, #136]	@ (8004b38 <authorgui+0x200>)
 8004ab0:	8c1b      	ldrh	r3, [r3, #32]
 8004ab2:	80bb      	strh	r3, [r7, #4]
			if (tx > back_x && tx < back_x + back_w && ty > back_y && ty < back_y + back_h) {
 8004ab4:	88fa      	ldrh	r2, [r7, #6]
 8004ab6:	89fb      	ldrh	r3, [r7, #14]
 8004ab8:	429a      	cmp	r2, r3
 8004aba:	d918      	bls.n	8004aee <authorgui+0x1b6>
 8004abc:	88fa      	ldrh	r2, [r7, #6]
 8004abe:	89f9      	ldrh	r1, [r7, #14]
 8004ac0:	897b      	ldrh	r3, [r7, #10]
 8004ac2:	440b      	add	r3, r1
 8004ac4:	429a      	cmp	r2, r3
 8004ac6:	da12      	bge.n	8004aee <authorgui+0x1b6>
 8004ac8:	88ba      	ldrh	r2, [r7, #4]
 8004aca:	89bb      	ldrh	r3, [r7, #12]
 8004acc:	429a      	cmp	r2, r3
 8004ace:	d90e      	bls.n	8004aee <authorgui+0x1b6>
 8004ad0:	88ba      	ldrh	r2, [r7, #4]
 8004ad2:	89b9      	ldrh	r1, [r7, #12]
 8004ad4:	893b      	ldrh	r3, [r7, #8]
 8004ad6:	440b      	add	r3, r1
 8004ad8:	429a      	cmp	r2, r3
 8004ada:	da08      	bge.n	8004aee <authorgui+0x1b6>
				current_page = last_page;
 8004adc:	4b18      	ldr	r3, [pc, #96]	@ (8004b40 <authorgui+0x208>)
 8004ade:	781a      	ldrb	r2, [r3, #0]
 8004ae0:	4b18      	ldr	r3, [pc, #96]	@ (8004b44 <authorgui+0x20c>)
 8004ae2:	701a      	strb	r2, [r3, #0]
				return;
 8004ae4:	e012      	b.n	8004b0c <authorgui+0x1d4>
			}
			while (tp_dev.sta & TP_PRES_DOWN) tp_dev.scan(0);
 8004ae6:	4b14      	ldr	r3, [pc, #80]	@ (8004b38 <authorgui+0x200>)
 8004ae8:	685b      	ldr	r3, [r3, #4]
 8004aea:	2000      	movs	r0, #0
 8004aec:	4798      	blx	r3
 8004aee:	4b12      	ldr	r3, [pc, #72]	@ (8004b38 <authorgui+0x200>)
 8004af0:	8e9b      	ldrh	r3, [r3, #52]	@ 0x34
 8004af2:	b21b      	sxth	r3, r3
 8004af4:	2b00      	cmp	r3, #0
 8004af6:	dbf6      	blt.n	8004ae6 <authorgui+0x1ae>
 8004af8:	e004      	b.n	8004b04 <authorgui+0x1cc>
		}
		else {
			LED0(1);
 8004afa:	2201      	movs	r2, #1
 8004afc:	2120      	movs	r1, #32
 8004afe:	480f      	ldr	r0, [pc, #60]	@ (8004b3c <authorgui+0x204>)
 8004b00:	f007 f9c7 	bl	800be92 <HAL_GPIO_WritePin>
		}	
		delay_ms(20);
 8004b04:	2014      	movs	r0, #20
 8004b06:	f00a f8bf 	bl	800ec88 <delay_ms>
		tp_dev.scan(0);
 8004b0a:	e7bf      	b.n	8004a8c <authorgui+0x154>
    }
 8004b0c:	3714      	adds	r7, #20
 8004b0e:	46bd      	mov	sp, r7
 8004b10:	bd90      	pop	{r4, r7, pc}
 8004b12:	bf00      	nop
 8004b14:	2000001c 	.word	0x2000001c
 8004b18:	080133e8 	.word	0x080133e8
 8004b1c:	080133e0 	.word	0x080133e0
 8004b20:	08013574 	.word	0x08013574
 8004b24:	08013580 	.word	0x08013580
 8004b28:	0801358c 	.word	0x0801358c
 8004b2c:	08013598 	.word	0x08013598
 8004b30:	080135a4 	.word	0x080135a4
 8004b34:	080135b4 	.word	0x080135b4
 8004b38:	20000024 	.word	0x20000024
 8004b3c:	40010c00 	.word	0x40010c00
 8004b40:	200008e1 	.word	0x200008e1
 8004b44:	200008e0 	.word	0x200008e0

08004b48 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8004b48:	b580      	push	{r7, lr}
 8004b4a:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8004b4c:	f006 f858 	bl	800ac00 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8004b50:	f000 f84c 	bl	8004bec <SystemClock_Config>

  /* USER CODE BEGIN SysInit */
  delay_init(72);
 8004b54:	2048      	movs	r0, #72	@ 0x48
 8004b56:	f00a f849 	bl	800ebec <delay_init>
  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8004b5a:	f7fd fa31 	bl	8001fc0 <MX_GPIO_Init>
  MX_FSMC_Init();
 8004b5e:	f7fd f953 	bl	8001e08 <MX_FSMC_Init>
  MX_USART1_UART_Init();
 8004b62:	f000 faf9 	bl	8005158 <MX_USART1_UART_Init>
  MX_ADC1_Init();
 8004b66:	f7fd f89d 	bl	8001ca4 <MX_ADC1_Init>
  MX_TIM2_Init();
 8004b6a:	f000 f9df 	bl	8004f2c <MX_TIM2_Init>
  /* USER CODE BEGIN 2 */
  lcd_init();
 8004b6e:	f003 fddf 	bl	8008730 <lcd_init>
  tp_dev.init();
 8004b72:	4b1c      	ldr	r3, [pc, #112]	@ (8004be4 <main+0x9c>)
 8004b74:	681b      	ldr	r3, [r3, #0]
 8004b76:	4798      	blx	r3
  
  Init_AD9959();
 8004b78:	f7fc fb96 	bl	80012a8 <Init_AD9959>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
      switch (current_page) {
 8004b7c:	4b1a      	ldr	r3, [pc, #104]	@ (8004be8 <main+0xa0>)
 8004b7e:	781b      	ldrb	r3, [r3, #0]
 8004b80:	2b07      	cmp	r3, #7
 8004b82:	d82b      	bhi.n	8004bdc <main+0x94>
 8004b84:	a201      	add	r2, pc, #4	@ (adr r2, 8004b8c <main+0x44>)
 8004b86:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004b8a:	bf00      	nop
 8004b8c:	08004bad 	.word	0x08004bad
 8004b90:	08004bb3 	.word	0x08004bb3
 8004b94:	08004bb9 	.word	0x08004bb9
 8004b98:	08004bbf 	.word	0x08004bbf
 8004b9c:	08004bc5 	.word	0x08004bc5
 8004ba0:	08004bcb 	.word	0x08004bcb
 8004ba4:	08004bd1 	.word	0x08004bd1
 8004ba8:	08004bd7 	.word	0x08004bd7
          case PAGE_MAIN:
              maingui();
 8004bac:	f7fd faa0 	bl	80020f0 <maingui>
              break;
 8004bb0:	e014      	b.n	8004bdc <main+0x94>
          case PAGE_DDS:
              ddsgui();
 8004bb2:	f7fd fccd 	bl	8002550 <ddsgui>
              break;
 8004bb6:	e011      	b.n	8004bdc <main+0x94>
          case PAGE_SDD:
              sddgui();
 8004bb8:	f7fe f88e 	bl	8002cd8 <sddgui>
              break;
 8004bbc:	e00e      	b.n	8004bdc <main+0x94>
          case PAGE_LEARN:
              learngui();
 8004bbe:	f7ff f803 	bl	8003bc8 <learngui>
              break;
 8004bc2:	e00b      	b.n	8004bdc <main+0x94>
          case PAGE_EXPLORE:
              exploregui();
 8004bc4:	f7ff fbe0 	bl	8004388 <exploregui>
              break;
 8004bc8:	e008      	b.n	8004bdc <main+0x94>
          case PAGE_NUM:
              numgui();
 8004bca:	f7fe fc61 	bl	8003490 <numgui>
              break;
 8004bce:	e005      	b.n	8004bdc <main+0x94>
          case PAGE_Author:
              authorgui();
 8004bd0:	f7ff feb2 	bl	8004938 <authorgui>
              break;
 8004bd4:	e002      	b.n	8004bdc <main+0x94>
          case PAGE_INFO:
              infogui();
 8004bd6:	f7ff fdd9 	bl	800478c <infogui>
              break;
 8004bda:	bf00      	nop
      }
      delay_ms(20); 
 8004bdc:	2014      	movs	r0, #20
 8004bde:	f00a f853 	bl	800ec88 <delay_ms>
      switch (current_page) {
 8004be2:	e7cb      	b.n	8004b7c <main+0x34>
 8004be4:	20000024 	.word	0x20000024
 8004be8:	200008e0 	.word	0x200008e0

08004bec <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8004bec:	b580      	push	{r7, lr}
 8004bee:	b096      	sub	sp, #88	@ 0x58
 8004bf0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8004bf2:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8004bf6:	2228      	movs	r2, #40	@ 0x28
 8004bf8:	2100      	movs	r1, #0
 8004bfa:	4618      	mov	r0, r3
 8004bfc:	f00b f87d 	bl	800fcfa <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8004c00:	f107 031c 	add.w	r3, r7, #28
 8004c04:	2200      	movs	r2, #0
 8004c06:	601a      	str	r2, [r3, #0]
 8004c08:	605a      	str	r2, [r3, #4]
 8004c0a:	609a      	str	r2, [r3, #8]
 8004c0c:	60da      	str	r2, [r3, #12]
 8004c0e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8004c10:	1d3b      	adds	r3, r7, #4
 8004c12:	2200      	movs	r2, #0
 8004c14:	601a      	str	r2, [r3, #0]
 8004c16:	605a      	str	r2, [r3, #4]
 8004c18:	609a      	str	r2, [r3, #8]
 8004c1a:	60da      	str	r2, [r3, #12]
 8004c1c:	611a      	str	r2, [r3, #16]
 8004c1e:	615a      	str	r2, [r3, #20]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8004c20:	2301      	movs	r3, #1
 8004c22:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8004c24:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8004c28:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 8004c2a:	2300      	movs	r3, #0
 8004c2c:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8004c2e:	2301      	movs	r3, #1
 8004c30:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8004c32:	2302      	movs	r3, #2
 8004c34:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8004c36:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8004c3a:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 8004c3c:	f44f 13e0 	mov.w	r3, #1835008	@ 0x1c0000
 8004c40:	657b      	str	r3, [r7, #84]	@ 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8004c42:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8004c46:	4618      	mov	r0, r3
 8004c48:	f007 f93c 	bl	800bec4 <HAL_RCC_OscConfig>
 8004c4c:	4603      	mov	r3, r0
 8004c4e:	2b00      	cmp	r3, #0
 8004c50:	d001      	beq.n	8004c56 <SystemClock_Config+0x6a>
  {
    Error_Handler();
 8004c52:	f000 f828 	bl	8004ca6 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8004c56:	230f      	movs	r3, #15
 8004c58:	61fb      	str	r3, [r7, #28]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8004c5a:	2302      	movs	r3, #2
 8004c5c:	623b      	str	r3, [r7, #32]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8004c5e:	2300      	movs	r3, #0
 8004c60:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8004c62:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8004c66:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8004c68:	2300      	movs	r3, #0
 8004c6a:	62fb      	str	r3, [r7, #44]	@ 0x2c

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8004c6c:	f107 031c 	add.w	r3, r7, #28
 8004c70:	2102      	movs	r1, #2
 8004c72:	4618      	mov	r0, r3
 8004c74:	f007 fba8 	bl	800c3c8 <HAL_RCC_ClockConfig>
 8004c78:	4603      	mov	r3, r0
 8004c7a:	2b00      	cmp	r3, #0
 8004c7c:	d001      	beq.n	8004c82 <SystemClock_Config+0x96>
  {
    Error_Handler();
 8004c7e:	f000 f812 	bl	8004ca6 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 8004c82:	2302      	movs	r3, #2
 8004c84:	607b      	str	r3, [r7, #4]
  PeriphClkInit.AdcClockSelection = RCC_ADCPCLK2_DIV6;
 8004c86:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8004c8a:	60fb      	str	r3, [r7, #12]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8004c8c:	1d3b      	adds	r3, r7, #4
 8004c8e:	4618      	mov	r0, r3
 8004c90:	f007 fd28 	bl	800c6e4 <HAL_RCCEx_PeriphCLKConfig>
 8004c94:	4603      	mov	r3, r0
 8004c96:	2b00      	cmp	r3, #0
 8004c98:	d001      	beq.n	8004c9e <SystemClock_Config+0xb2>
  {
    Error_Handler();
 8004c9a:	f000 f804 	bl	8004ca6 <Error_Handler>
  }
}
 8004c9e:	bf00      	nop
 8004ca0:	3758      	adds	r7, #88	@ 0x58
 8004ca2:	46bd      	mov	sp, r7
 8004ca4:	bd80      	pop	{r7, pc}

08004ca6 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8004ca6:	b480      	push	{r7}
 8004ca8:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8004caa:	b672      	cpsid	i
}
 8004cac:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8004cae:	bf00      	nop
 8004cb0:	e7fd      	b.n	8004cae <Error_Handler+0x8>
	...

08004cb4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8004cb4:	b580      	push	{r7, lr}
 8004cb6:	b084      	sub	sp, #16
 8004cb8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8004cba:	4b16      	ldr	r3, [pc, #88]	@ (8004d14 <HAL_MspInit+0x60>)
 8004cbc:	699b      	ldr	r3, [r3, #24]
 8004cbe:	4a15      	ldr	r2, [pc, #84]	@ (8004d14 <HAL_MspInit+0x60>)
 8004cc0:	f043 0301 	orr.w	r3, r3, #1
 8004cc4:	6193      	str	r3, [r2, #24]
 8004cc6:	4b13      	ldr	r3, [pc, #76]	@ (8004d14 <HAL_MspInit+0x60>)
 8004cc8:	699b      	ldr	r3, [r3, #24]
 8004cca:	f003 0301 	and.w	r3, r3, #1
 8004cce:	60bb      	str	r3, [r7, #8]
 8004cd0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8004cd2:	4b10      	ldr	r3, [pc, #64]	@ (8004d14 <HAL_MspInit+0x60>)
 8004cd4:	69db      	ldr	r3, [r3, #28]
 8004cd6:	4a0f      	ldr	r2, [pc, #60]	@ (8004d14 <HAL_MspInit+0x60>)
 8004cd8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004cdc:	61d3      	str	r3, [r2, #28]
 8004cde:	4b0d      	ldr	r3, [pc, #52]	@ (8004d14 <HAL_MspInit+0x60>)
 8004ce0:	69db      	ldr	r3, [r3, #28]
 8004ce2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004ce6:	607b      	str	r3, [r7, #4]
 8004ce8:	687b      	ldr	r3, [r7, #4]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_2);
 8004cea:	2005      	movs	r0, #5
 8004cec:	f006 fda2 	bl	800b834 <HAL_NVIC_SetPriorityGrouping>

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8004cf0:	4b09      	ldr	r3, [pc, #36]	@ (8004d18 <HAL_MspInit+0x64>)
 8004cf2:	685b      	ldr	r3, [r3, #4]
 8004cf4:	60fb      	str	r3, [r7, #12]
 8004cf6:	68fb      	ldr	r3, [r7, #12]
 8004cf8:	f023 63e0 	bic.w	r3, r3, #117440512	@ 0x7000000
 8004cfc:	60fb      	str	r3, [r7, #12]
 8004cfe:	68fb      	ldr	r3, [r7, #12]
 8004d00:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8004d04:	60fb      	str	r3, [r7, #12]
 8004d06:	4a04      	ldr	r2, [pc, #16]	@ (8004d18 <HAL_MspInit+0x64>)
 8004d08:	68fb      	ldr	r3, [r7, #12]
 8004d0a:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8004d0c:	bf00      	nop
 8004d0e:	3710      	adds	r7, #16
 8004d10:	46bd      	mov	sp, r7
 8004d12:	bd80      	pop	{r7, pc}
 8004d14:	40021000 	.word	0x40021000
 8004d18:	40010000 	.word	0x40010000

08004d1c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8004d1c:	b480      	push	{r7}
 8004d1e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8004d20:	bf00      	nop
 8004d22:	e7fd      	b.n	8004d20 <NMI_Handler+0x4>

08004d24 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8004d24:	b480      	push	{r7}
 8004d26:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8004d28:	bf00      	nop
 8004d2a:	e7fd      	b.n	8004d28 <HardFault_Handler+0x4>

08004d2c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8004d2c:	b480      	push	{r7}
 8004d2e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8004d30:	bf00      	nop
 8004d32:	e7fd      	b.n	8004d30 <MemManage_Handler+0x4>

08004d34 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8004d34:	b480      	push	{r7}
 8004d36:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8004d38:	bf00      	nop
 8004d3a:	e7fd      	b.n	8004d38 <BusFault_Handler+0x4>

08004d3c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8004d3c:	b480      	push	{r7}
 8004d3e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8004d40:	bf00      	nop
 8004d42:	e7fd      	b.n	8004d40 <UsageFault_Handler+0x4>

08004d44 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8004d44:	b480      	push	{r7}
 8004d46:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8004d48:	bf00      	nop
 8004d4a:	46bd      	mov	sp, r7
 8004d4c:	bc80      	pop	{r7}
 8004d4e:	4770      	bx	lr

08004d50 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8004d50:	b480      	push	{r7}
 8004d52:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8004d54:	bf00      	nop
 8004d56:	46bd      	mov	sp, r7
 8004d58:	bc80      	pop	{r7}
 8004d5a:	4770      	bx	lr

08004d5c <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8004d5c:	b480      	push	{r7}
 8004d5e:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8004d60:	bf00      	nop
 8004d62:	46bd      	mov	sp, r7
 8004d64:	bc80      	pop	{r7}
 8004d66:	4770      	bx	lr

08004d68 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8004d68:	b580      	push	{r7, lr}
 8004d6a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8004d6c:	f005 ff8e 	bl	800ac8c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8004d70:	bf00      	nop
 8004d72:	bd80      	pop	{r7, pc}

08004d74 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8004d74:	b580      	push	{r7, lr}
 8004d76:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8004d78:	4802      	ldr	r0, [pc, #8]	@ (8004d84 <TIM2_IRQHandler+0x10>)
 8004d7a:	f008 fa49 	bl	800d210 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8004d7e:	bf00      	nop
 8004d80:	bd80      	pop	{r7, pc}
 8004d82:	bf00      	nop
 8004d84:	200008f0 	.word	0x200008f0

08004d88 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8004d88:	b580      	push	{r7, lr}
 8004d8a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8004d8c:	4802      	ldr	r0, [pc, #8]	@ (8004d98 <USART1_IRQHandler+0x10>)
 8004d8e:	f009 f8d7 	bl	800df40 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8004d92:	bf00      	nop
 8004d94:	bd80      	pop	{r7, pc}
 8004d96:	bf00      	nop
 8004d98:	20000a18 	.word	0x20000a18

08004d9c <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8004d9c:	b480      	push	{r7}
 8004d9e:	af00      	add	r7, sp, #0
  return 1;
 8004da0:	2301      	movs	r3, #1
}
 8004da2:	4618      	mov	r0, r3
 8004da4:	46bd      	mov	sp, r7
 8004da6:	bc80      	pop	{r7}
 8004da8:	4770      	bx	lr

08004daa <_kill>:

int _kill(int pid, int sig)
{
 8004daa:	b580      	push	{r7, lr}
 8004dac:	b082      	sub	sp, #8
 8004dae:	af00      	add	r7, sp, #0
 8004db0:	6078      	str	r0, [r7, #4]
 8004db2:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8004db4:	f00a fff4 	bl	800fda0 <__errno>
 8004db8:	4603      	mov	r3, r0
 8004dba:	2216      	movs	r2, #22
 8004dbc:	601a      	str	r2, [r3, #0]
  return -1;
 8004dbe:	f04f 33ff 	mov.w	r3, #4294967295
}
 8004dc2:	4618      	mov	r0, r3
 8004dc4:	3708      	adds	r7, #8
 8004dc6:	46bd      	mov	sp, r7
 8004dc8:	bd80      	pop	{r7, pc}

08004dca <_exit>:

void _exit (int status)
{
 8004dca:	b580      	push	{r7, lr}
 8004dcc:	b082      	sub	sp, #8
 8004dce:	af00      	add	r7, sp, #0
 8004dd0:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8004dd2:	f04f 31ff 	mov.w	r1, #4294967295
 8004dd6:	6878      	ldr	r0, [r7, #4]
 8004dd8:	f7ff ffe7 	bl	8004daa <_kill>
  while (1) {}    /* Make sure we hang here */
 8004ddc:	bf00      	nop
 8004dde:	e7fd      	b.n	8004ddc <_exit+0x12>

08004de0 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8004de0:	b580      	push	{r7, lr}
 8004de2:	b086      	sub	sp, #24
 8004de4:	af00      	add	r7, sp, #0
 8004de6:	60f8      	str	r0, [r7, #12]
 8004de8:	60b9      	str	r1, [r7, #8]
 8004dea:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8004dec:	2300      	movs	r3, #0
 8004dee:	617b      	str	r3, [r7, #20]
 8004df0:	e00a      	b.n	8004e08 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8004df2:	f3af 8000 	nop.w
 8004df6:	4601      	mov	r1, r0
 8004df8:	68bb      	ldr	r3, [r7, #8]
 8004dfa:	1c5a      	adds	r2, r3, #1
 8004dfc:	60ba      	str	r2, [r7, #8]
 8004dfe:	b2ca      	uxtb	r2, r1
 8004e00:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8004e02:	697b      	ldr	r3, [r7, #20]
 8004e04:	3301      	adds	r3, #1
 8004e06:	617b      	str	r3, [r7, #20]
 8004e08:	697a      	ldr	r2, [r7, #20]
 8004e0a:	687b      	ldr	r3, [r7, #4]
 8004e0c:	429a      	cmp	r2, r3
 8004e0e:	dbf0      	blt.n	8004df2 <_read+0x12>
  }

  return len;
 8004e10:	687b      	ldr	r3, [r7, #4]
}
 8004e12:	4618      	mov	r0, r3
 8004e14:	3718      	adds	r7, #24
 8004e16:	46bd      	mov	sp, r7
 8004e18:	bd80      	pop	{r7, pc}

08004e1a <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8004e1a:	b580      	push	{r7, lr}
 8004e1c:	b086      	sub	sp, #24
 8004e1e:	af00      	add	r7, sp, #0
 8004e20:	60f8      	str	r0, [r7, #12]
 8004e22:	60b9      	str	r1, [r7, #8]
 8004e24:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8004e26:	2300      	movs	r3, #0
 8004e28:	617b      	str	r3, [r7, #20]
 8004e2a:	e009      	b.n	8004e40 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8004e2c:	68bb      	ldr	r3, [r7, #8]
 8004e2e:	1c5a      	adds	r2, r3, #1
 8004e30:	60ba      	str	r2, [r7, #8]
 8004e32:	781b      	ldrb	r3, [r3, #0]
 8004e34:	4618      	mov	r0, r3
 8004e36:	f000 f97d 	bl	8005134 <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8004e3a:	697b      	ldr	r3, [r7, #20]
 8004e3c:	3301      	adds	r3, #1
 8004e3e:	617b      	str	r3, [r7, #20]
 8004e40:	697a      	ldr	r2, [r7, #20]
 8004e42:	687b      	ldr	r3, [r7, #4]
 8004e44:	429a      	cmp	r2, r3
 8004e46:	dbf1      	blt.n	8004e2c <_write+0x12>
  }
  return len;
 8004e48:	687b      	ldr	r3, [r7, #4]
}
 8004e4a:	4618      	mov	r0, r3
 8004e4c:	3718      	adds	r7, #24
 8004e4e:	46bd      	mov	sp, r7
 8004e50:	bd80      	pop	{r7, pc}

08004e52 <_close>:

int _close(int file)
{
 8004e52:	b480      	push	{r7}
 8004e54:	b083      	sub	sp, #12
 8004e56:	af00      	add	r7, sp, #0
 8004e58:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8004e5a:	f04f 33ff 	mov.w	r3, #4294967295
}
 8004e5e:	4618      	mov	r0, r3
 8004e60:	370c      	adds	r7, #12
 8004e62:	46bd      	mov	sp, r7
 8004e64:	bc80      	pop	{r7}
 8004e66:	4770      	bx	lr

08004e68 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8004e68:	b480      	push	{r7}
 8004e6a:	b083      	sub	sp, #12
 8004e6c:	af00      	add	r7, sp, #0
 8004e6e:	6078      	str	r0, [r7, #4]
 8004e70:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8004e72:	683b      	ldr	r3, [r7, #0]
 8004e74:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8004e78:	605a      	str	r2, [r3, #4]
  return 0;
 8004e7a:	2300      	movs	r3, #0
}
 8004e7c:	4618      	mov	r0, r3
 8004e7e:	370c      	adds	r7, #12
 8004e80:	46bd      	mov	sp, r7
 8004e82:	bc80      	pop	{r7}
 8004e84:	4770      	bx	lr

08004e86 <_isatty>:

int _isatty(int file)
{
 8004e86:	b480      	push	{r7}
 8004e88:	b083      	sub	sp, #12
 8004e8a:	af00      	add	r7, sp, #0
 8004e8c:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8004e8e:	2301      	movs	r3, #1
}
 8004e90:	4618      	mov	r0, r3
 8004e92:	370c      	adds	r7, #12
 8004e94:	46bd      	mov	sp, r7
 8004e96:	bc80      	pop	{r7}
 8004e98:	4770      	bx	lr

08004e9a <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8004e9a:	b480      	push	{r7}
 8004e9c:	b085      	sub	sp, #20
 8004e9e:	af00      	add	r7, sp, #0
 8004ea0:	60f8      	str	r0, [r7, #12]
 8004ea2:	60b9      	str	r1, [r7, #8]
 8004ea4:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8004ea6:	2300      	movs	r3, #0
}
 8004ea8:	4618      	mov	r0, r3
 8004eaa:	3714      	adds	r7, #20
 8004eac:	46bd      	mov	sp, r7
 8004eae:	bc80      	pop	{r7}
 8004eb0:	4770      	bx	lr
	...

08004eb4 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8004eb4:	b580      	push	{r7, lr}
 8004eb6:	b086      	sub	sp, #24
 8004eb8:	af00      	add	r7, sp, #0
 8004eba:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8004ebc:	4a14      	ldr	r2, [pc, #80]	@ (8004f10 <_sbrk+0x5c>)
 8004ebe:	4b15      	ldr	r3, [pc, #84]	@ (8004f14 <_sbrk+0x60>)
 8004ec0:	1ad3      	subs	r3, r2, r3
 8004ec2:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8004ec4:	697b      	ldr	r3, [r7, #20]
 8004ec6:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8004ec8:	4b13      	ldr	r3, [pc, #76]	@ (8004f18 <_sbrk+0x64>)
 8004eca:	681b      	ldr	r3, [r3, #0]
 8004ecc:	2b00      	cmp	r3, #0
 8004ece:	d102      	bne.n	8004ed6 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8004ed0:	4b11      	ldr	r3, [pc, #68]	@ (8004f18 <_sbrk+0x64>)
 8004ed2:	4a12      	ldr	r2, [pc, #72]	@ (8004f1c <_sbrk+0x68>)
 8004ed4:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8004ed6:	4b10      	ldr	r3, [pc, #64]	@ (8004f18 <_sbrk+0x64>)
 8004ed8:	681a      	ldr	r2, [r3, #0]
 8004eda:	687b      	ldr	r3, [r7, #4]
 8004edc:	4413      	add	r3, r2
 8004ede:	693a      	ldr	r2, [r7, #16]
 8004ee0:	429a      	cmp	r2, r3
 8004ee2:	d207      	bcs.n	8004ef4 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8004ee4:	f00a ff5c 	bl	800fda0 <__errno>
 8004ee8:	4603      	mov	r3, r0
 8004eea:	220c      	movs	r2, #12
 8004eec:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8004eee:	f04f 33ff 	mov.w	r3, #4294967295
 8004ef2:	e009      	b.n	8004f08 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8004ef4:	4b08      	ldr	r3, [pc, #32]	@ (8004f18 <_sbrk+0x64>)
 8004ef6:	681b      	ldr	r3, [r3, #0]
 8004ef8:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8004efa:	4b07      	ldr	r3, [pc, #28]	@ (8004f18 <_sbrk+0x64>)
 8004efc:	681a      	ldr	r2, [r3, #0]
 8004efe:	687b      	ldr	r3, [r7, #4]
 8004f00:	4413      	add	r3, r2
 8004f02:	4a05      	ldr	r2, [pc, #20]	@ (8004f18 <_sbrk+0x64>)
 8004f04:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8004f06:	68fb      	ldr	r3, [r7, #12]
}
 8004f08:	4618      	mov	r0, r3
 8004f0a:	3718      	adds	r7, #24
 8004f0c:	46bd      	mov	sp, r7
 8004f0e:	bd80      	pop	{r7, pc}
 8004f10:	20010000 	.word	0x20010000
 8004f14:	00000400 	.word	0x00000400
 8004f18:	200008ec 	.word	0x200008ec
 8004f1c:	20000bc8 	.word	0x20000bc8

08004f20 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8004f20:	b480      	push	{r7}
 8004f22:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8004f24:	bf00      	nop
 8004f26:	46bd      	mov	sp, r7
 8004f28:	bc80      	pop	{r7}
 8004f2a:	4770      	bx	lr

08004f2c <MX_TIM2_Init>:

TIM_HandleTypeDef htim2;

/* TIM2 init function */
void MX_TIM2_Init(void)
{
 8004f2c:	b580      	push	{r7, lr}
 8004f2e:	b08a      	sub	sp, #40	@ 0x28
 8004f30:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8004f32:	f107 0318 	add.w	r3, r7, #24
 8004f36:	2200      	movs	r2, #0
 8004f38:	601a      	str	r2, [r3, #0]
 8004f3a:	605a      	str	r2, [r3, #4]
 8004f3c:	609a      	str	r2, [r3, #8]
 8004f3e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8004f40:	f107 0310 	add.w	r3, r7, #16
 8004f44:	2200      	movs	r2, #0
 8004f46:	601a      	str	r2, [r3, #0]
 8004f48:	605a      	str	r2, [r3, #4]
  TIM_IC_InitTypeDef sConfigIC = {0};
 8004f4a:	463b      	mov	r3, r7
 8004f4c:	2200      	movs	r2, #0
 8004f4e:	601a      	str	r2, [r3, #0]
 8004f50:	605a      	str	r2, [r3, #4]
 8004f52:	609a      	str	r2, [r3, #8]
 8004f54:	60da      	str	r2, [r3, #12]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8004f56:	4b32      	ldr	r3, [pc, #200]	@ (8005020 <MX_TIM2_Init+0xf4>)
 8004f58:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8004f5c:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 72 - 1;
 8004f5e:	4b30      	ldr	r3, [pc, #192]	@ (8005020 <MX_TIM2_Init+0xf4>)
 8004f60:	2247      	movs	r2, #71	@ 0x47
 8004f62:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8004f64:	4b2e      	ldr	r3, [pc, #184]	@ (8005020 <MX_TIM2_Init+0xf4>)
 8004f66:	2200      	movs	r2, #0
 8004f68:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 65535;
 8004f6a:	4b2d      	ldr	r3, [pc, #180]	@ (8005020 <MX_TIM2_Init+0xf4>)
 8004f6c:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8004f70:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8004f72:	4b2b      	ldr	r3, [pc, #172]	@ (8005020 <MX_TIM2_Init+0xf4>)
 8004f74:	2200      	movs	r2, #0
 8004f76:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8004f78:	4b29      	ldr	r3, [pc, #164]	@ (8005020 <MX_TIM2_Init+0xf4>)
 8004f7a:	2200      	movs	r2, #0
 8004f7c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8004f7e:	4828      	ldr	r0, [pc, #160]	@ (8005020 <MX_TIM2_Init+0xf4>)
 8004f80:	f007 fd8b 	bl	800ca9a <HAL_TIM_Base_Init>
 8004f84:	4603      	mov	r3, r0
 8004f86:	2b00      	cmp	r3, #0
 8004f88:	d001      	beq.n	8004f8e <MX_TIM2_Init+0x62>
  {
    Error_Handler();
 8004f8a:	f7ff fe8c 	bl	8004ca6 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8004f8e:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8004f92:	61bb      	str	r3, [r7, #24]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8004f94:	f107 0318 	add.w	r3, r7, #24
 8004f98:	4619      	mov	r1, r3
 8004f9a:	4821      	ldr	r0, [pc, #132]	@ (8005020 <MX_TIM2_Init+0xf4>)
 8004f9c:	f008 fadc 	bl	800d558 <HAL_TIM_ConfigClockSource>
 8004fa0:	4603      	mov	r3, r0
 8004fa2:	2b00      	cmp	r3, #0
 8004fa4:	d001      	beq.n	8004faa <MX_TIM2_Init+0x7e>
  {
    Error_Handler();
 8004fa6:	f7ff fe7e 	bl	8004ca6 <Error_Handler>
  }
  if (HAL_TIM_IC_Init(&htim2) != HAL_OK)
 8004faa:	481d      	ldr	r0, [pc, #116]	@ (8005020 <MX_TIM2_Init+0xf4>)
 8004fac:	f007 fe42 	bl	800cc34 <HAL_TIM_IC_Init>
 8004fb0:	4603      	mov	r3, r0
 8004fb2:	2b00      	cmp	r3, #0
 8004fb4:	d001      	beq.n	8004fba <MX_TIM2_Init+0x8e>
  {
    Error_Handler();
 8004fb6:	f7ff fe76 	bl	8004ca6 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8004fba:	2300      	movs	r3, #0
 8004fbc:	613b      	str	r3, [r7, #16]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8004fbe:	2300      	movs	r3, #0
 8004fc0:	617b      	str	r3, [r7, #20]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8004fc2:	f107 0310 	add.w	r3, r7, #16
 8004fc6:	4619      	mov	r1, r3
 8004fc8:	4815      	ldr	r0, [pc, #84]	@ (8005020 <MX_TIM2_Init+0xf4>)
 8004fca:	f008 fe43 	bl	800dc54 <HAL_TIMEx_MasterConfigSynchronization>
 8004fce:	4603      	mov	r3, r0
 8004fd0:	2b00      	cmp	r3, #0
 8004fd2:	d001      	beq.n	8004fd8 <MX_TIM2_Init+0xac>
  {
    Error_Handler();
 8004fd4:	f7ff fe67 	bl	8004ca6 <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 8004fd8:	2300      	movs	r3, #0
 8004fda:	603b      	str	r3, [r7, #0]
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 8004fdc:	2301      	movs	r3, #1
 8004fde:	607b      	str	r3, [r7, #4]
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 8004fe0:	2300      	movs	r3, #0
 8004fe2:	60bb      	str	r3, [r7, #8]
  sConfigIC.ICFilter = 0;
 8004fe4:	2300      	movs	r3, #0
 8004fe6:	60fb      	str	r3, [r7, #12]
  if (HAL_TIM_IC_ConfigChannel(&htim2, &sConfigIC, TIM_CHANNEL_1) != HAL_OK)
 8004fe8:	463b      	mov	r3, r7
 8004fea:	2200      	movs	r2, #0
 8004fec:	4619      	mov	r1, r3
 8004fee:	480c      	ldr	r0, [pc, #48]	@ (8005020 <MX_TIM2_Init+0xf4>)
 8004ff0:	f008 fa16 	bl	800d420 <HAL_TIM_IC_ConfigChannel>
 8004ff4:	4603      	mov	r3, r0
 8004ff6:	2b00      	cmp	r3, #0
 8004ff8:	d001      	beq.n	8004ffe <MX_TIM2_Init+0xd2>
  {
    Error_Handler();
 8004ffa:	f7ff fe54 	bl	8004ca6 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */
  __HAL_TIM_ENABLE_IT(&htim2, TIM_IT_UPDATE);         	/*  */
 8004ffe:	4b08      	ldr	r3, [pc, #32]	@ (8005020 <MX_TIM2_Init+0xf4>)
 8005000:	681b      	ldr	r3, [r3, #0]
 8005002:	68da      	ldr	r2, [r3, #12]
 8005004:	4b06      	ldr	r3, [pc, #24]	@ (8005020 <MX_TIM2_Init+0xf4>)
 8005006:	681b      	ldr	r3, [r3, #0]
 8005008:	f042 0201 	orr.w	r2, r2, #1
 800500c:	60da      	str	r2, [r3, #12]
  HAL_TIM_IC_Start(&htim2, TIM_CHANNEL_1);             	/* TIMxy */
 800500e:	2100      	movs	r1, #0
 8005010:	4803      	ldr	r0, [pc, #12]	@ (8005020 <MX_TIM2_Init+0xf4>)
 8005012:	f007 fe67 	bl	800cce4 <HAL_TIM_IC_Start>
  /* USER CODE END TIM2_Init 2 */

}
 8005016:	bf00      	nop
 8005018:	3728      	adds	r7, #40	@ 0x28
 800501a:	46bd      	mov	sp, r7
 800501c:	bd80      	pop	{r7, pc}
 800501e:	bf00      	nop
 8005020:	200008f0 	.word	0x200008f0

08005024 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8005024:	b580      	push	{r7, lr}
 8005026:	b088      	sub	sp, #32
 8005028:	af00      	add	r7, sp, #0
 800502a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800502c:	f107 0310 	add.w	r3, r7, #16
 8005030:	2200      	movs	r2, #0
 8005032:	601a      	str	r2, [r3, #0]
 8005034:	605a      	str	r2, [r3, #4]
 8005036:	609a      	str	r2, [r3, #8]
 8005038:	60da      	str	r2, [r3, #12]
  if(tim_baseHandle->Instance==TIM2)
 800503a:	687b      	ldr	r3, [r7, #4]
 800503c:	681b      	ldr	r3, [r3, #0]
 800503e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005042:	d12b      	bne.n	800509c <HAL_TIM_Base_MspInit+0x78>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8005044:	4b17      	ldr	r3, [pc, #92]	@ (80050a4 <HAL_TIM_Base_MspInit+0x80>)
 8005046:	69db      	ldr	r3, [r3, #28]
 8005048:	4a16      	ldr	r2, [pc, #88]	@ (80050a4 <HAL_TIM_Base_MspInit+0x80>)
 800504a:	f043 0301 	orr.w	r3, r3, #1
 800504e:	61d3      	str	r3, [r2, #28]
 8005050:	4b14      	ldr	r3, [pc, #80]	@ (80050a4 <HAL_TIM_Base_MspInit+0x80>)
 8005052:	69db      	ldr	r3, [r3, #28]
 8005054:	f003 0301 	and.w	r3, r3, #1
 8005058:	60fb      	str	r3, [r7, #12]
 800505a:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800505c:	4b11      	ldr	r3, [pc, #68]	@ (80050a4 <HAL_TIM_Base_MspInit+0x80>)
 800505e:	699b      	ldr	r3, [r3, #24]
 8005060:	4a10      	ldr	r2, [pc, #64]	@ (80050a4 <HAL_TIM_Base_MspInit+0x80>)
 8005062:	f043 0304 	orr.w	r3, r3, #4
 8005066:	6193      	str	r3, [r2, #24]
 8005068:	4b0e      	ldr	r3, [pc, #56]	@ (80050a4 <HAL_TIM_Base_MspInit+0x80>)
 800506a:	699b      	ldr	r3, [r3, #24]
 800506c:	f003 0304 	and.w	r3, r3, #4
 8005070:	60bb      	str	r3, [r7, #8]
 8005072:	68bb      	ldr	r3, [r7, #8]
    /**TIM2 GPIO Configuration
    PA0-WKUP     ------> TIM2_CH1
    */
    GPIO_InitStruct.Pin = WK_UP_Pin;
 8005074:	2301      	movs	r3, #1
 8005076:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8005078:	2300      	movs	r3, #0
 800507a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 800507c:	2302      	movs	r3, #2
 800507e:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(WK_UP_GPIO_Port, &GPIO_InitStruct);
 8005080:	f107 0310 	add.w	r3, r7, #16
 8005084:	4619      	mov	r1, r3
 8005086:	4808      	ldr	r0, [pc, #32]	@ (80050a8 <HAL_TIM_Base_MspInit+0x84>)
 8005088:	f006 fd58 	bl	800bb3c <HAL_GPIO_Init>

    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 2, 0);
 800508c:	2200      	movs	r2, #0
 800508e:	2102      	movs	r1, #2
 8005090:	201c      	movs	r0, #28
 8005092:	f006 fbda 	bl	800b84a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8005096:	201c      	movs	r0, #28
 8005098:	f006 fbf3 	bl	800b882 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }
}
 800509c:	bf00      	nop
 800509e:	3720      	adds	r7, #32
 80050a0:	46bd      	mov	sp, r7
 80050a2:	bd80      	pop	{r7, pc}
 80050a4:	40021000 	.word	0x40021000
 80050a8:	40010800 	.word	0x40010800

080050ac <HAL_TIM_IC_CaptureCallback>:
volatile uint32_t period = 0;
volatile uint8_t  capture_flag = 0;

// 
void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80050ac:	b580      	push	{r7, lr}
 80050ae:	b082      	sub	sp, #8
 80050b0:	af00      	add	r7, sp, #0
 80050b2:	6078      	str	r0, [r7, #4]
    if(htim->Instance == TIM2 && htim->Channel == HAL_TIM_ACTIVE_CHANNEL_1)
 80050b4:	687b      	ldr	r3, [r7, #4]
 80050b6:	681b      	ldr	r3, [r3, #0]
 80050b8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80050bc:	d12d      	bne.n	800511a <HAL_TIM_IC_CaptureCallback+0x6e>
 80050be:	687b      	ldr	r3, [r7, #4]
 80050c0:	7f1b      	ldrb	r3, [r3, #28]
 80050c2:	2b01      	cmp	r3, #1
 80050c4:	d129      	bne.n	800511a <HAL_TIM_IC_CaptureCallback+0x6e>
    {
        last_capture = curr_capture;
 80050c6:	4b17      	ldr	r3, [pc, #92]	@ (8005124 <HAL_TIM_IC_CaptureCallback+0x78>)
 80050c8:	681b      	ldr	r3, [r3, #0]
 80050ca:	4a17      	ldr	r2, [pc, #92]	@ (8005128 <HAL_TIM_IC_CaptureCallback+0x7c>)
 80050cc:	6013      	str	r3, [r2, #0]
        curr_capture = HAL_TIM_ReadCapturedValue(htim, TIM_CHANNEL_1);
 80050ce:	2100      	movs	r1, #0
 80050d0:	6878      	ldr	r0, [r7, #4]
 80050d2:	f008 fb09 	bl	800d6e8 <HAL_TIM_ReadCapturedValue>
 80050d6:	4603      	mov	r3, r0
 80050d8:	4a12      	ldr	r2, [pc, #72]	@ (8005124 <HAL_TIM_IC_CaptureCallback+0x78>)
 80050da:	6013      	str	r3, [r2, #0]
        if (last_capture != 0) {
 80050dc:	4b12      	ldr	r3, [pc, #72]	@ (8005128 <HAL_TIM_IC_CaptureCallback+0x7c>)
 80050de:	681b      	ldr	r3, [r3, #0]
 80050e0:	2b00      	cmp	r3, #0
 80050e2:	d01a      	beq.n	800511a <HAL_TIM_IC_CaptureCallback+0x6e>
            if (curr_capture >= last_capture)
 80050e4:	4b0f      	ldr	r3, [pc, #60]	@ (8005124 <HAL_TIM_IC_CaptureCallback+0x78>)
 80050e6:	681a      	ldr	r2, [r3, #0]
 80050e8:	4b0f      	ldr	r3, [pc, #60]	@ (8005128 <HAL_TIM_IC_CaptureCallback+0x7c>)
 80050ea:	681b      	ldr	r3, [r3, #0]
 80050ec:	429a      	cmp	r2, r3
 80050ee:	d307      	bcc.n	8005100 <HAL_TIM_IC_CaptureCallback+0x54>
                period = curr_capture - last_capture;
 80050f0:	4b0c      	ldr	r3, [pc, #48]	@ (8005124 <HAL_TIM_IC_CaptureCallback+0x78>)
 80050f2:	681a      	ldr	r2, [r3, #0]
 80050f4:	4b0c      	ldr	r3, [pc, #48]	@ (8005128 <HAL_TIM_IC_CaptureCallback+0x7c>)
 80050f6:	681b      	ldr	r3, [r3, #0]
 80050f8:	1ad3      	subs	r3, r2, r3
 80050fa:	4a0c      	ldr	r2, [pc, #48]	@ (800512c <HAL_TIM_IC_CaptureCallback+0x80>)
 80050fc:	6013      	str	r3, [r2, #0]
 80050fe:	e009      	b.n	8005114 <HAL_TIM_IC_CaptureCallback+0x68>
            else
                period = (0xFFFF - last_capture) + curr_capture;
 8005100:	4b08      	ldr	r3, [pc, #32]	@ (8005124 <HAL_TIM_IC_CaptureCallback+0x78>)
 8005102:	681a      	ldr	r2, [r3, #0]
 8005104:	4b08      	ldr	r3, [pc, #32]	@ (8005128 <HAL_TIM_IC_CaptureCallback+0x7c>)
 8005106:	681b      	ldr	r3, [r3, #0]
 8005108:	1ad3      	subs	r3, r2, r3
 800510a:	f503 437f 	add.w	r3, r3, #65280	@ 0xff00
 800510e:	33ff      	adds	r3, #255	@ 0xff
 8005110:	4a06      	ldr	r2, [pc, #24]	@ (800512c <HAL_TIM_IC_CaptureCallback+0x80>)
 8005112:	6013      	str	r3, [r2, #0]
            capture_flag = 1; // 
 8005114:	4b06      	ldr	r3, [pc, #24]	@ (8005130 <HAL_TIM_IC_CaptureCallback+0x84>)
 8005116:	2201      	movs	r2, #1
 8005118:	701a      	strb	r2, [r3, #0]
        }
    }
}
 800511a:	bf00      	nop
 800511c:	3708      	adds	r7, #8
 800511e:	46bd      	mov	sp, r7
 8005120:	bd80      	pop	{r7, pc}
 8005122:	bf00      	nop
 8005124:	2000093c 	.word	0x2000093c
 8005128:	20000938 	.word	0x20000938
 800512c:	20000940 	.word	0x20000940
 8005130:	20000944 	.word	0x20000944

08005134 <__io_putchar>:
#else
#define PUTCHAR_PROTOTYPE int fputc(int ch, FILE *f)
#endif

PUTCHAR_PROTOTYPE
{
 8005134:	b580      	push	{r7, lr}
 8005136:	b082      	sub	sp, #8
 8005138:	af00      	add	r7, sp, #0
 800513a:	6078      	str	r0, [r7, #4]
	HAL_UART_Transmit(&huart1, (uint8_t*)&ch, 1, HAL_MAX_DELAY);
 800513c:	1d39      	adds	r1, r7, #4
 800513e:	f04f 33ff 	mov.w	r3, #4294967295
 8005142:	2201      	movs	r2, #1
 8005144:	4803      	ldr	r0, [pc, #12]	@ (8005154 <__io_putchar+0x20>)
 8005146:	f008 fe53 	bl	800ddf0 <HAL_UART_Transmit>
	return ch;
 800514a:	687b      	ldr	r3, [r7, #4]
}
 800514c:	4618      	mov	r0, r3
 800514e:	3708      	adds	r7, #8
 8005150:	46bd      	mov	sp, r7
 8005152:	bd80      	pop	{r7, pc}
 8005154:	20000a18 	.word	0x20000a18

08005158 <MX_USART1_UART_Init>:
UART_HandleTypeDef huart1;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 8005158:	b580      	push	{r7, lr}
 800515a:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 800515c:	4b13      	ldr	r3, [pc, #76]	@ (80051ac <MX_USART1_UART_Init+0x54>)
 800515e:	4a14      	ldr	r2, [pc, #80]	@ (80051b0 <MX_USART1_UART_Init+0x58>)
 8005160:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8005162:	4b12      	ldr	r3, [pc, #72]	@ (80051ac <MX_USART1_UART_Init+0x54>)
 8005164:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8005168:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 800516a:	4b10      	ldr	r3, [pc, #64]	@ (80051ac <MX_USART1_UART_Init+0x54>)
 800516c:	2200      	movs	r2, #0
 800516e:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8005170:	4b0e      	ldr	r3, [pc, #56]	@ (80051ac <MX_USART1_UART_Init+0x54>)
 8005172:	2200      	movs	r2, #0
 8005174:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8005176:	4b0d      	ldr	r3, [pc, #52]	@ (80051ac <MX_USART1_UART_Init+0x54>)
 8005178:	2200      	movs	r2, #0
 800517a:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 800517c:	4b0b      	ldr	r3, [pc, #44]	@ (80051ac <MX_USART1_UART_Init+0x54>)
 800517e:	220c      	movs	r2, #12
 8005180:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8005182:	4b0a      	ldr	r3, [pc, #40]	@ (80051ac <MX_USART1_UART_Init+0x54>)
 8005184:	2200      	movs	r2, #0
 8005186:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8005188:	4b08      	ldr	r3, [pc, #32]	@ (80051ac <MX_USART1_UART_Init+0x54>)
 800518a:	2200      	movs	r2, #0
 800518c:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 800518e:	4807      	ldr	r0, [pc, #28]	@ (80051ac <MX_USART1_UART_Init+0x54>)
 8005190:	f008 fdde 	bl	800dd50 <HAL_UART_Init>
 8005194:	4603      	mov	r3, r0
 8005196:	2b00      	cmp	r3, #0
 8005198:	d001      	beq.n	800519e <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 800519a:	f7ff fd84 	bl	8004ca6 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */
  /* UART_IT_RXNE */
  HAL_UART_Receive_IT(&huart1, (uint8_t *)g_rx_buffer, RXBUFFERSIZE);
 800519e:	2201      	movs	r2, #1
 80051a0:	4904      	ldr	r1, [pc, #16]	@ (80051b4 <MX_USART1_UART_Init+0x5c>)
 80051a2:	4802      	ldr	r0, [pc, #8]	@ (80051ac <MX_USART1_UART_Init+0x54>)
 80051a4:	f008 fea7 	bl	800def6 <HAL_UART_Receive_IT>
  /* USER CODE END USART1_Init 2 */

}
 80051a8:	bf00      	nop
 80051aa:	bd80      	pop	{r7, pc}
 80051ac:	20000a18 	.word	0x20000a18
 80051b0:	40013800 	.word	0x40013800
 80051b4:	20000a14 	.word	0x20000a14

080051b8 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 80051b8:	b580      	push	{r7, lr}
 80051ba:	b088      	sub	sp, #32
 80051bc:	af00      	add	r7, sp, #0
 80051be:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80051c0:	f107 0310 	add.w	r3, r7, #16
 80051c4:	2200      	movs	r2, #0
 80051c6:	601a      	str	r2, [r3, #0]
 80051c8:	605a      	str	r2, [r3, #4]
 80051ca:	609a      	str	r2, [r3, #8]
 80051cc:	60da      	str	r2, [r3, #12]
  if(uartHandle->Instance==USART1)
 80051ce:	687b      	ldr	r3, [r7, #4]
 80051d0:	681b      	ldr	r3, [r3, #0]
 80051d2:	4a20      	ldr	r2, [pc, #128]	@ (8005254 <HAL_UART_MspInit+0x9c>)
 80051d4:	4293      	cmp	r3, r2
 80051d6:	d139      	bne.n	800524c <HAL_UART_MspInit+0x94>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 80051d8:	4b1f      	ldr	r3, [pc, #124]	@ (8005258 <HAL_UART_MspInit+0xa0>)
 80051da:	699b      	ldr	r3, [r3, #24]
 80051dc:	4a1e      	ldr	r2, [pc, #120]	@ (8005258 <HAL_UART_MspInit+0xa0>)
 80051de:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80051e2:	6193      	str	r3, [r2, #24]
 80051e4:	4b1c      	ldr	r3, [pc, #112]	@ (8005258 <HAL_UART_MspInit+0xa0>)
 80051e6:	699b      	ldr	r3, [r3, #24]
 80051e8:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80051ec:	60fb      	str	r3, [r7, #12]
 80051ee:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80051f0:	4b19      	ldr	r3, [pc, #100]	@ (8005258 <HAL_UART_MspInit+0xa0>)
 80051f2:	699b      	ldr	r3, [r3, #24]
 80051f4:	4a18      	ldr	r2, [pc, #96]	@ (8005258 <HAL_UART_MspInit+0xa0>)
 80051f6:	f043 0304 	orr.w	r3, r3, #4
 80051fa:	6193      	str	r3, [r2, #24]
 80051fc:	4b16      	ldr	r3, [pc, #88]	@ (8005258 <HAL_UART_MspInit+0xa0>)
 80051fe:	699b      	ldr	r3, [r3, #24]
 8005200:	f003 0304 	and.w	r3, r3, #4
 8005204:	60bb      	str	r3, [r7, #8]
 8005206:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8005208:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800520c:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800520e:	2302      	movs	r3, #2
 8005210:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8005212:	2303      	movs	r3, #3
 8005214:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8005216:	f107 0310 	add.w	r3, r7, #16
 800521a:	4619      	mov	r1, r3
 800521c:	480f      	ldr	r0, [pc, #60]	@ (800525c <HAL_UART_MspInit+0xa4>)
 800521e:	f006 fc8d 	bl	800bb3c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8005222:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8005226:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8005228:	2300      	movs	r3, #0
 800522a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800522c:	2300      	movs	r3, #0
 800522e:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8005230:	f107 0310 	add.w	r3, r7, #16
 8005234:	4619      	mov	r1, r3
 8005236:	4809      	ldr	r0, [pc, #36]	@ (800525c <HAL_UART_MspInit+0xa4>)
 8005238:	f006 fc80 	bl	800bb3c <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 2, 2);
 800523c:	2202      	movs	r2, #2
 800523e:	2102      	movs	r1, #2
 8005240:	2025      	movs	r0, #37	@ 0x25
 8005242:	f006 fb02 	bl	800b84a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8005246:	2025      	movs	r0, #37	@ 0x25
 8005248:	f006 fb1b 	bl	800b882 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }
}
 800524c:	bf00      	nop
 800524e:	3720      	adds	r7, #32
 8005250:	46bd      	mov	sp, r7
 8005252:	bd80      	pop	{r7, pc}
 8005254:	40013800 	.word	0x40013800
 8005258:	40021000 	.word	0x40021000
 800525c:	40010800 	.word	0x40010800

08005260 <HAL_UART_RxCpltCallback>:
                
 * @param       huart:
 * @retval      
 */
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8005260:	b580      	push	{r7, lr}
 8005262:	b082      	sub	sp, #8
 8005264:	af00      	add	r7, sp, #0
 8005266:	6078      	str	r0, [r7, #4]
    if (huart->Instance == USART1)                      /* 1 */
 8005268:	687b      	ldr	r3, [r7, #4]
 800526a:	681b      	ldr	r3, [r3, #0]
 800526c:	4a24      	ldr	r2, [pc, #144]	@ (8005300 <HAL_UART_RxCpltCallback+0xa0>)
 800526e:	4293      	cmp	r3, r2
 8005270:	d142      	bne.n	80052f8 <HAL_UART_RxCpltCallback+0x98>
    {
        if ((g_usart_rx_sta & 0x8000) == 0)             /*  */
 8005272:	4b24      	ldr	r3, [pc, #144]	@ (8005304 <HAL_UART_RxCpltCallback+0xa4>)
 8005274:	881b      	ldrh	r3, [r3, #0]
 8005276:	b21b      	sxth	r3, r3
 8005278:	2b00      	cmp	r3, #0
 800527a:	db38      	blt.n	80052ee <HAL_UART_RxCpltCallback+0x8e>
        {
            if (g_usart_rx_sta & 0x4000)                /* 0x0d */
 800527c:	4b21      	ldr	r3, [pc, #132]	@ (8005304 <HAL_UART_RxCpltCallback+0xa4>)
 800527e:	881b      	ldrh	r3, [r3, #0]
 8005280:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8005284:	2b00      	cmp	r3, #0
 8005286:	d011      	beq.n	80052ac <HAL_UART_RxCpltCallback+0x4c>
            {
                if (g_rx_buffer[0] != 0x0a)             /* 0x0a */
 8005288:	4b1f      	ldr	r3, [pc, #124]	@ (8005308 <HAL_UART_RxCpltCallback+0xa8>)
 800528a:	781b      	ldrb	r3, [r3, #0]
 800528c:	2b0a      	cmp	r3, #10
 800528e:	d003      	beq.n	8005298 <HAL_UART_RxCpltCallback+0x38>
                {
                    g_usart_rx_sta = 0;                 /* , */
 8005290:	4b1c      	ldr	r3, [pc, #112]	@ (8005304 <HAL_UART_RxCpltCallback+0xa4>)
 8005292:	2200      	movs	r2, #0
 8005294:	801a      	strh	r2, [r3, #0]
 8005296:	e02a      	b.n	80052ee <HAL_UART_RxCpltCallback+0x8e>
                }
                else                                    /* 0x0a */
                {
                    g_usart_rx_sta |= 0x8000;           /*  */
 8005298:	4b1a      	ldr	r3, [pc, #104]	@ (8005304 <HAL_UART_RxCpltCallback+0xa4>)
 800529a:	881b      	ldrh	r3, [r3, #0]
 800529c:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80052a0:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80052a4:	b29a      	uxth	r2, r3
 80052a6:	4b17      	ldr	r3, [pc, #92]	@ (8005304 <HAL_UART_RxCpltCallback+0xa4>)
 80052a8:	801a      	strh	r2, [r3, #0]
 80052aa:	e020      	b.n	80052ee <HAL_UART_RxCpltCallback+0x8e>
                }
            }
            else                                        /* 0X0d */
            {
                if (g_rx_buffer[0] == 0x0d)
 80052ac:	4b16      	ldr	r3, [pc, #88]	@ (8005308 <HAL_UART_RxCpltCallback+0xa8>)
 80052ae:	781b      	ldrb	r3, [r3, #0]
 80052b0:	2b0d      	cmp	r3, #13
 80052b2:	d107      	bne.n	80052c4 <HAL_UART_RxCpltCallback+0x64>
                    g_usart_rx_sta |= 0x4000;
 80052b4:	4b13      	ldr	r3, [pc, #76]	@ (8005304 <HAL_UART_RxCpltCallback+0xa4>)
 80052b6:	881b      	ldrh	r3, [r3, #0]
 80052b8:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80052bc:	b29a      	uxth	r2, r3
 80052be:	4b11      	ldr	r3, [pc, #68]	@ (8005304 <HAL_UART_RxCpltCallback+0xa4>)
 80052c0:	801a      	strh	r2, [r3, #0]
 80052c2:	e014      	b.n	80052ee <HAL_UART_RxCpltCallback+0x8e>
                else
                {
                    g_usart_rx_buf[g_usart_rx_sta & 0X3FFF] = g_rx_buffer[0];
 80052c4:	4b0f      	ldr	r3, [pc, #60]	@ (8005304 <HAL_UART_RxCpltCallback+0xa4>)
 80052c6:	881b      	ldrh	r3, [r3, #0]
 80052c8:	f3c3 030d 	ubfx	r3, r3, #0, #14
 80052cc:	4a0e      	ldr	r2, [pc, #56]	@ (8005308 <HAL_UART_RxCpltCallback+0xa8>)
 80052ce:	7811      	ldrb	r1, [r2, #0]
 80052d0:	4a0e      	ldr	r2, [pc, #56]	@ (800530c <HAL_UART_RxCpltCallback+0xac>)
 80052d2:	54d1      	strb	r1, [r2, r3]
                    g_usart_rx_sta++;
 80052d4:	4b0b      	ldr	r3, [pc, #44]	@ (8005304 <HAL_UART_RxCpltCallback+0xa4>)
 80052d6:	881b      	ldrh	r3, [r3, #0]
 80052d8:	3301      	adds	r3, #1
 80052da:	b29a      	uxth	r2, r3
 80052dc:	4b09      	ldr	r3, [pc, #36]	@ (8005304 <HAL_UART_RxCpltCallback+0xa4>)
 80052de:	801a      	strh	r2, [r3, #0]

                    if (g_usart_rx_sta > (USART_REC_LEN - 1))
 80052e0:	4b08      	ldr	r3, [pc, #32]	@ (8005304 <HAL_UART_RxCpltCallback+0xa4>)
 80052e2:	881b      	ldrh	r3, [r3, #0]
 80052e4:	2bc7      	cmp	r3, #199	@ 0xc7
 80052e6:	d902      	bls.n	80052ee <HAL_UART_RxCpltCallback+0x8e>
                    {
                        g_usart_rx_sta = 0;             /* , */
 80052e8:	4b06      	ldr	r3, [pc, #24]	@ (8005304 <HAL_UART_RxCpltCallback+0xa4>)
 80052ea:	2200      	movs	r2, #0
 80052ec:	801a      	strh	r2, [r3, #0]
                    }
                }
            }
        }

        HAL_UART_Receive_IT(&huart1, (uint8_t *)g_rx_buffer, RXBUFFERSIZE);
 80052ee:	2201      	movs	r2, #1
 80052f0:	4905      	ldr	r1, [pc, #20]	@ (8005308 <HAL_UART_RxCpltCallback+0xa8>)
 80052f2:	4807      	ldr	r0, [pc, #28]	@ (8005310 <HAL_UART_RxCpltCallback+0xb0>)
 80052f4:	f008 fdff 	bl	800def6 <HAL_UART_Receive_IT>
    }
}
 80052f8:	bf00      	nop
 80052fa:	3708      	adds	r7, #8
 80052fc:	46bd      	mov	sp, r7
 80052fe:	bd80      	pop	{r7, pc}
 8005300:	40013800 	.word	0x40013800
 8005304:	20000a10 	.word	0x20000a10
 8005308:	20000a14 	.word	0x20000a14
 800530c:	20000948 	.word	0x20000948
 8005310:	20000a18 	.word	0x20000a18

08005314 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 8005314:	f7ff fe04 	bl	8004f20 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8005318:	480b      	ldr	r0, [pc, #44]	@ (8005348 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 800531a:	490c      	ldr	r1, [pc, #48]	@ (800534c <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 800531c:	4a0c      	ldr	r2, [pc, #48]	@ (8005350 <LoopFillZerobss+0x16>)
  movs r3, #0
 800531e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8005320:	e002      	b.n	8005328 <LoopCopyDataInit>

08005322 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8005322:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8005324:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8005326:	3304      	adds	r3, #4

08005328 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8005328:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800532a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800532c:	d3f9      	bcc.n	8005322 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800532e:	4a09      	ldr	r2, [pc, #36]	@ (8005354 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 8005330:	4c09      	ldr	r4, [pc, #36]	@ (8005358 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8005332:	2300      	movs	r3, #0
  b LoopFillZerobss
 8005334:	e001      	b.n	800533a <LoopFillZerobss>

08005336 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8005336:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8005338:	3204      	adds	r2, #4

0800533a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800533a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800533c:	d3fb      	bcc.n	8005336 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800533e:	f00a fd35 	bl	800fdac <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8005342:	f7ff fc01 	bl	8004b48 <main>
  bx lr
 8005346:	4770      	bx	lr
  ldr r0, =_sdata
 8005348:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800534c:	2000023c 	.word	0x2000023c
  ldr r2, =_sidata
 8005350:	08016ad8 	.word	0x08016ad8
  ldr r2, =_sbss
 8005354:	2000023c 	.word	0x2000023c
  ldr r4, =_ebss
 8005358:	20000bc4 	.word	0x20000bc4

0800535c <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 800535c:	e7fe      	b.n	800535c <ADC1_2_IRQHandler>

0800535e <at24cxx_init>:
 * @brief       IIC
 * @param       
 * @retval      
 */
void at24cxx_init(void)
{
 800535e:	b580      	push	{r7, lr}
 8005360:	af00      	add	r7, sp, #0
    iic_init();
 8005362:	f000 f89d 	bl	80054a0 <iic_init>
}
 8005366:	bf00      	nop
 8005368:	bd80      	pop	{r7, pc}

0800536a <at24cxx_read_one_byte>:
 * @brief       AT24CXX
 * @param       readaddr: 
 * @retval      
 */
uint8_t at24cxx_read_one_byte(uint16_t addr)
{
 800536a:	b580      	push	{r7, lr}
 800536c:	b084      	sub	sp, #16
 800536e:	af00      	add	r7, sp, #0
 8005370:	4603      	mov	r3, r0
 8005372:	80fb      	strh	r3, [r7, #6]
    uint8_t temp = 0;
 8005374:	2300      	movs	r3, #0
 8005376:	73fb      	strb	r3, [r7, #15]
    iic_start();                /*  */
 8005378:	f000 f8a0 	bl	80054bc <iic_start>
        iic_wait_ack();         /* ,ACK */
        iic_send_byte(addr >> 8);/*  */
    }
    else 
    {
        iic_send_byte(0XA0 + ((addr >> 8) << 1));   /*  0XA0 + a8/a9/a10, */
 800537c:	88fb      	ldrh	r3, [r7, #6]
 800537e:	0a1b      	lsrs	r3, r3, #8
 8005380:	b29b      	uxth	r3, r3
 8005382:	b2db      	uxtb	r3, r3
 8005384:	005b      	lsls	r3, r3, #1
 8005386:	b2db      	uxtb	r3, r3
 8005388:	3b60      	subs	r3, #96	@ 0x60
 800538a:	b2db      	uxtb	r3, r3
 800538c:	4618      	mov	r0, r3
 800538e:	f000 f945 	bl	800561c <iic_send_byte>
    }
    
    iic_wait_ack();             /* ,ACK */
 8005392:	f000 f8cf 	bl	8005534 <iic_wait_ack>
    iic_send_byte(addr % 256);  /*  */
 8005396:	88fb      	ldrh	r3, [r7, #6]
 8005398:	b2db      	uxtb	r3, r3
 800539a:	4618      	mov	r0, r3
 800539c:	f000 f93e 	bl	800561c <iic_send_byte>
    iic_wait_ack();             /* ACK,  */
 80053a0:	f000 f8c8 	bl	8005534 <iic_wait_ack>
    
    iic_start();                /*  */
 80053a4:	f000 f88a 	bl	80054bc <iic_start>
    iic_send_byte(0XA1);        /* , IIC0,  */
 80053a8:	20a1      	movs	r0, #161	@ 0xa1
 80053aa:	f000 f937 	bl	800561c <iic_send_byte>
    iic_wait_ack();             /* ,ACK */
 80053ae:	f000 f8c1 	bl	8005534 <iic_wait_ack>
    temp = iic_read_byte(0);    /*  */
 80053b2:	2000      	movs	r0, #0
 80053b4:	f000 f96c 	bl	8005690 <iic_read_byte>
 80053b8:	4603      	mov	r3, r0
 80053ba:	73fb      	strb	r3, [r7, #15]
    iic_stop();                 /*  */
 80053bc:	f000 f89e 	bl	80054fc <iic_stop>
    return temp;
 80053c0:	7bfb      	ldrb	r3, [r7, #15]
}
 80053c2:	4618      	mov	r0, r3
 80053c4:	3710      	adds	r7, #16
 80053c6:	46bd      	mov	sp, r7
 80053c8:	bd80      	pop	{r7, pc}

080053ca <at24cxx_write_one_byte>:
 * @param       addr: 
 * @param       data: 
 * @retval      
 */
void at24cxx_write_one_byte(uint16_t addr, uint8_t data)
{
 80053ca:	b580      	push	{r7, lr}
 80053cc:	b082      	sub	sp, #8
 80053ce:	af00      	add	r7, sp, #0
 80053d0:	4603      	mov	r3, r0
 80053d2:	460a      	mov	r2, r1
 80053d4:	80fb      	strh	r3, [r7, #6]
 80053d6:	4613      	mov	r3, r2
 80053d8:	717b      	strb	r3, [r7, #5]
    /* :at24cxx_read_one_byte,  */
    iic_start();                /*  */
 80053da:	f000 f86f 	bl	80054bc <iic_start>
        iic_wait_ack();         /* ,ACK */
        iic_send_byte(addr >> 8);/*  */
    }
    else 
    {
        iic_send_byte(0XA0 + ((addr >> 8) << 1));   /*  0XA0 + a8/a9/a10, */
 80053de:	88fb      	ldrh	r3, [r7, #6]
 80053e0:	0a1b      	lsrs	r3, r3, #8
 80053e2:	b29b      	uxth	r3, r3
 80053e4:	b2db      	uxtb	r3, r3
 80053e6:	005b      	lsls	r3, r3, #1
 80053e8:	b2db      	uxtb	r3, r3
 80053ea:	3b60      	subs	r3, #96	@ 0x60
 80053ec:	b2db      	uxtb	r3, r3
 80053ee:	4618      	mov	r0, r3
 80053f0:	f000 f914 	bl	800561c <iic_send_byte>
    }
    
    iic_wait_ack();             /* ,ACK */
 80053f4:	f000 f89e 	bl	8005534 <iic_wait_ack>
    iic_send_byte(addr % 256);  /*  */
 80053f8:	88fb      	ldrh	r3, [r7, #6]
 80053fa:	b2db      	uxtb	r3, r3
 80053fc:	4618      	mov	r0, r3
 80053fe:	f000 f90d 	bl	800561c <iic_send_byte>
    iic_wait_ack();             /* ACK,  */
 8005402:	f000 f897 	bl	8005534 <iic_wait_ack>
    
    /* ,, */
    iic_send_byte(data);        /* 1 */
 8005406:	797b      	ldrb	r3, [r7, #5]
 8005408:	4618      	mov	r0, r3
 800540a:	f000 f907 	bl	800561c <iic_send_byte>
    iic_wait_ack();             /* ACK */
 800540e:	f000 f891 	bl	8005534 <iic_wait_ack>
    iic_stop();                 /*  */
 8005412:	f000 f873 	bl	80054fc <iic_stop>
    delay_ms(10);               /* : EEPROM ,10ms */
 8005416:	200a      	movs	r0, #10
 8005418:	f009 fc36 	bl	800ec88 <delay_ms>
}
 800541c:	bf00      	nop
 800541e:	3708      	adds	r7, #8
 8005420:	46bd      	mov	sp, r7
 8005422:	bd80      	pop	{r7, pc}

08005424 <at24cxx_read>:
 * @param       pbuf    : 
 * @param       datalen : 
 * @retval      
 */
void at24cxx_read(uint16_t addr, uint8_t *pbuf, uint16_t datalen)
{
 8005424:	b590      	push	{r4, r7, lr}
 8005426:	b083      	sub	sp, #12
 8005428:	af00      	add	r7, sp, #0
 800542a:	4603      	mov	r3, r0
 800542c:	6039      	str	r1, [r7, #0]
 800542e:	80fb      	strh	r3, [r7, #6]
 8005430:	4613      	mov	r3, r2
 8005432:	80bb      	strh	r3, [r7, #4]
    while (datalen--)
 8005434:	e00a      	b.n	800544c <at24cxx_read+0x28>
    {
        *pbuf++ = at24cxx_read_one_byte(addr++);
 8005436:	88fb      	ldrh	r3, [r7, #6]
 8005438:	1c5a      	adds	r2, r3, #1
 800543a:	80fa      	strh	r2, [r7, #6]
 800543c:	683c      	ldr	r4, [r7, #0]
 800543e:	1c62      	adds	r2, r4, #1
 8005440:	603a      	str	r2, [r7, #0]
 8005442:	4618      	mov	r0, r3
 8005444:	f7ff ff91 	bl	800536a <at24cxx_read_one_byte>
 8005448:	4603      	mov	r3, r0
 800544a:	7023      	strb	r3, [r4, #0]
    while (datalen--)
 800544c:	88bb      	ldrh	r3, [r7, #4]
 800544e:	1e5a      	subs	r2, r3, #1
 8005450:	80ba      	strh	r2, [r7, #4]
 8005452:	2b00      	cmp	r3, #0
 8005454:	d1ef      	bne.n	8005436 <at24cxx_read+0x12>
    }
}
 8005456:	bf00      	nop
 8005458:	bf00      	nop
 800545a:	370c      	adds	r7, #12
 800545c:	46bd      	mov	sp, r7
 800545e:	bd90      	pop	{r4, r7, pc}

08005460 <at24cxx_write>:
 * @param       pbuf    : 
 * @param       datalen : 
 * @retval      
 */
void at24cxx_write(uint16_t addr, uint8_t *pbuf, uint16_t datalen)
{
 8005460:	b580      	push	{r7, lr}
 8005462:	b082      	sub	sp, #8
 8005464:	af00      	add	r7, sp, #0
 8005466:	4603      	mov	r3, r0
 8005468:	6039      	str	r1, [r7, #0]
 800546a:	80fb      	strh	r3, [r7, #6]
 800546c:	4613      	mov	r3, r2
 800546e:	80bb      	strh	r3, [r7, #4]
    while (datalen--)
 8005470:	e00c      	b.n	800548c <at24cxx_write+0x2c>
    {
        at24cxx_write_one_byte(addr, *pbuf);
 8005472:	683b      	ldr	r3, [r7, #0]
 8005474:	781a      	ldrb	r2, [r3, #0]
 8005476:	88fb      	ldrh	r3, [r7, #6]
 8005478:	4611      	mov	r1, r2
 800547a:	4618      	mov	r0, r3
 800547c:	f7ff ffa5 	bl	80053ca <at24cxx_write_one_byte>
        addr++;
 8005480:	88fb      	ldrh	r3, [r7, #6]
 8005482:	3301      	adds	r3, #1
 8005484:	80fb      	strh	r3, [r7, #6]
        pbuf++;
 8005486:	683b      	ldr	r3, [r7, #0]
 8005488:	3301      	adds	r3, #1
 800548a:	603b      	str	r3, [r7, #0]
    while (datalen--)
 800548c:	88bb      	ldrh	r3, [r7, #4]
 800548e:	1e5a      	subs	r2, r3, #1
 8005490:	80ba      	strh	r2, [r7, #4]
 8005492:	2b00      	cmp	r3, #0
 8005494:	d1ed      	bne.n	8005472 <at24cxx_write+0x12>
    }
}
 8005496:	bf00      	nop
 8005498:	bf00      	nop
 800549a:	3708      	adds	r7, #8
 800549c:	46bd      	mov	sp, r7
 800549e:	bd80      	pop	{r7, pc}

080054a0 <iic_init>:
 * @brief       IIC
 * @param       
 * @retval      
 */
void iic_init(void)
{
 80054a0:	b580      	push	{r7, lr}
 80054a2:	af00      	add	r7, sp, #0
    iic_stop();     /*  */
 80054a4:	f000 f82a 	bl	80054fc <iic_stop>
}
 80054a8:	bf00      	nop
 80054aa:	bd80      	pop	{r7, pc}

080054ac <iic_delay>:
 * @brief       IIC,IIC
 * @param       
 * @retval      
 */
static void iic_delay(void)
{
 80054ac:	b580      	push	{r7, lr}
 80054ae:	af00      	add	r7, sp, #0
    delay_us(2);    /* 2us, 250Khz */
 80054b0:	2002      	movs	r0, #2
 80054b2:	f009 fbab 	bl	800ec0c <delay_us>
}
 80054b6:	bf00      	nop
 80054b8:	bd80      	pop	{r7, pc}
	...

080054bc <iic_start>:
 * @brief       IIC
 * @param       
 * @retval      
 */
void iic_start(void)
{
 80054bc:	b580      	push	{r7, lr}
 80054be:	af00      	add	r7, sp, #0
    IIC_SDA(1);
 80054c0:	2201      	movs	r2, #1
 80054c2:	2180      	movs	r1, #128	@ 0x80
 80054c4:	480c      	ldr	r0, [pc, #48]	@ (80054f8 <iic_start+0x3c>)
 80054c6:	f006 fce4 	bl	800be92 <HAL_GPIO_WritePin>
    IIC_SCL(1);
 80054ca:	2201      	movs	r2, #1
 80054cc:	2140      	movs	r1, #64	@ 0x40
 80054ce:	480a      	ldr	r0, [pc, #40]	@ (80054f8 <iic_start+0x3c>)
 80054d0:	f006 fcdf 	bl	800be92 <HAL_GPIO_WritePin>
    iic_delay();
 80054d4:	f7ff ffea 	bl	80054ac <iic_delay>
    IIC_SDA(0);     /* START: SCL, SDA,  */
 80054d8:	2200      	movs	r2, #0
 80054da:	2180      	movs	r1, #128	@ 0x80
 80054dc:	4806      	ldr	r0, [pc, #24]	@ (80054f8 <iic_start+0x3c>)
 80054de:	f006 fcd8 	bl	800be92 <HAL_GPIO_WritePin>
    iic_delay();
 80054e2:	f7ff ffe3 	bl	80054ac <iic_delay>
    IIC_SCL(0);     /* I2C */
 80054e6:	2200      	movs	r2, #0
 80054e8:	2140      	movs	r1, #64	@ 0x40
 80054ea:	4803      	ldr	r0, [pc, #12]	@ (80054f8 <iic_start+0x3c>)
 80054ec:	f006 fcd1 	bl	800be92 <HAL_GPIO_WritePin>
    iic_delay();
 80054f0:	f7ff ffdc 	bl	80054ac <iic_delay>
}
 80054f4:	bf00      	nop
 80054f6:	bd80      	pop	{r7, pc}
 80054f8:	40010c00 	.word	0x40010c00

080054fc <iic_stop>:
 * @brief       IIC
 * @param       
 * @retval      
 */
void iic_stop(void)
{
 80054fc:	b580      	push	{r7, lr}
 80054fe:	af00      	add	r7, sp, #0
    IIC_SDA(0);     /* STOP: SCL, SDA,  */
 8005500:	2200      	movs	r2, #0
 8005502:	2180      	movs	r1, #128	@ 0x80
 8005504:	480a      	ldr	r0, [pc, #40]	@ (8005530 <iic_stop+0x34>)
 8005506:	f006 fcc4 	bl	800be92 <HAL_GPIO_WritePin>
    iic_delay();
 800550a:	f7ff ffcf 	bl	80054ac <iic_delay>
    IIC_SCL(1);
 800550e:	2201      	movs	r2, #1
 8005510:	2140      	movs	r1, #64	@ 0x40
 8005512:	4807      	ldr	r0, [pc, #28]	@ (8005530 <iic_stop+0x34>)
 8005514:	f006 fcbd 	bl	800be92 <HAL_GPIO_WritePin>
    iic_delay();
 8005518:	f7ff ffc8 	bl	80054ac <iic_delay>
    IIC_SDA(1);     /* I2C */
 800551c:	2201      	movs	r2, #1
 800551e:	2180      	movs	r1, #128	@ 0x80
 8005520:	4803      	ldr	r0, [pc, #12]	@ (8005530 <iic_stop+0x34>)
 8005522:	f006 fcb6 	bl	800be92 <HAL_GPIO_WritePin>
    iic_delay();
 8005526:	f7ff ffc1 	bl	80054ac <iic_delay>
}
 800552a:	bf00      	nop
 800552c:	bd80      	pop	{r7, pc}
 800552e:	bf00      	nop
 8005530:	40010c00 	.word	0x40010c00

08005534 <iic_wait_ack>:
 * @param       
 * @retval      1
 *              0
 */
uint8_t iic_wait_ack(void)
{
 8005534:	b580      	push	{r7, lr}
 8005536:	b082      	sub	sp, #8
 8005538:	af00      	add	r7, sp, #0
    uint8_t waittime = 0;
 800553a:	2300      	movs	r3, #0
 800553c:	71fb      	strb	r3, [r7, #7]
    uint8_t rack = 0;
 800553e:	2300      	movs	r3, #0
 8005540:	71bb      	strb	r3, [r7, #6]

    IIC_SDA(1);     /* SDA(SDA) */
 8005542:	2201      	movs	r2, #1
 8005544:	2180      	movs	r1, #128	@ 0x80
 8005546:	4815      	ldr	r0, [pc, #84]	@ (800559c <iic_wait_ack+0x68>)
 8005548:	f006 fca3 	bl	800be92 <HAL_GPIO_WritePin>
    iic_delay();
 800554c:	f7ff ffae 	bl	80054ac <iic_delay>
    IIC_SCL(1);     /* SCL=1, ACK */
 8005550:	2201      	movs	r2, #1
 8005552:	2140      	movs	r1, #64	@ 0x40
 8005554:	4811      	ldr	r0, [pc, #68]	@ (800559c <iic_wait_ack+0x68>)
 8005556:	f006 fc9c 	bl	800be92 <HAL_GPIO_WritePin>
    iic_delay();
 800555a:	f7ff ffa7 	bl	80054ac <iic_delay>

    while (IIC_READ_SDA)    /*  */
 800555e:	e00a      	b.n	8005576 <iic_wait_ack+0x42>
    {
        waittime++;
 8005560:	79fb      	ldrb	r3, [r7, #7]
 8005562:	3301      	adds	r3, #1
 8005564:	71fb      	strb	r3, [r7, #7]

        if (waittime > 250)
 8005566:	79fb      	ldrb	r3, [r7, #7]
 8005568:	2bfa      	cmp	r3, #250	@ 0xfa
 800556a:	d904      	bls.n	8005576 <iic_wait_ack+0x42>
        {
            iic_stop();
 800556c:	f7ff ffc6 	bl	80054fc <iic_stop>
            rack = 1;
 8005570:	2301      	movs	r3, #1
 8005572:	71bb      	strb	r3, [r7, #6]
            break;
 8005574:	e006      	b.n	8005584 <iic_wait_ack+0x50>
    while (IIC_READ_SDA)    /*  */
 8005576:	2180      	movs	r1, #128	@ 0x80
 8005578:	4808      	ldr	r0, [pc, #32]	@ (800559c <iic_wait_ack+0x68>)
 800557a:	f006 fc73 	bl	800be64 <HAL_GPIO_ReadPin>
 800557e:	4603      	mov	r3, r0
 8005580:	2b00      	cmp	r3, #0
 8005582:	d1ed      	bne.n	8005560 <iic_wait_ack+0x2c>
        }
    }

    IIC_SCL(0);     /* SCL=0, ACK */
 8005584:	2200      	movs	r2, #0
 8005586:	2140      	movs	r1, #64	@ 0x40
 8005588:	4804      	ldr	r0, [pc, #16]	@ (800559c <iic_wait_ack+0x68>)
 800558a:	f006 fc82 	bl	800be92 <HAL_GPIO_WritePin>
    iic_delay();
 800558e:	f7ff ff8d 	bl	80054ac <iic_delay>
    return rack;
 8005592:	79bb      	ldrb	r3, [r7, #6]
}
 8005594:	4618      	mov	r0, r3
 8005596:	3708      	adds	r7, #8
 8005598:	46bd      	mov	sp, r7
 800559a:	bd80      	pop	{r7, pc}
 800559c:	40010c00 	.word	0x40010c00

080055a0 <iic_ack>:
 * @brief       ACK
 * @param       
 * @retval      
 */
void iic_ack(void)
{
 80055a0:	b580      	push	{r7, lr}
 80055a2:	af00      	add	r7, sp, #0
    IIC_SDA(0);     /* SCL 0 -> 1   SDA = 0, */
 80055a4:	2200      	movs	r2, #0
 80055a6:	2180      	movs	r1, #128	@ 0x80
 80055a8:	480d      	ldr	r0, [pc, #52]	@ (80055e0 <iic_ack+0x40>)
 80055aa:	f006 fc72 	bl	800be92 <HAL_GPIO_WritePin>
    iic_delay();
 80055ae:	f7ff ff7d 	bl	80054ac <iic_delay>
    IIC_SCL(1);     /*  */
 80055b2:	2201      	movs	r2, #1
 80055b4:	2140      	movs	r1, #64	@ 0x40
 80055b6:	480a      	ldr	r0, [pc, #40]	@ (80055e0 <iic_ack+0x40>)
 80055b8:	f006 fc6b 	bl	800be92 <HAL_GPIO_WritePin>
    iic_delay();
 80055bc:	f7ff ff76 	bl	80054ac <iic_delay>
    IIC_SCL(0);
 80055c0:	2200      	movs	r2, #0
 80055c2:	2140      	movs	r1, #64	@ 0x40
 80055c4:	4806      	ldr	r0, [pc, #24]	@ (80055e0 <iic_ack+0x40>)
 80055c6:	f006 fc64 	bl	800be92 <HAL_GPIO_WritePin>
    iic_delay();
 80055ca:	f7ff ff6f 	bl	80054ac <iic_delay>
    IIC_SDA(1);     /* SDA */
 80055ce:	2201      	movs	r2, #1
 80055d0:	2180      	movs	r1, #128	@ 0x80
 80055d2:	4803      	ldr	r0, [pc, #12]	@ (80055e0 <iic_ack+0x40>)
 80055d4:	f006 fc5d 	bl	800be92 <HAL_GPIO_WritePin>
    iic_delay();
 80055d8:	f7ff ff68 	bl	80054ac <iic_delay>
}
 80055dc:	bf00      	nop
 80055de:	bd80      	pop	{r7, pc}
 80055e0:	40010c00 	.word	0x40010c00

080055e4 <iic_nack>:
 * @brief       ACK
 * @param       
 * @retval      
 */
void iic_nack(void)
{
 80055e4:	b580      	push	{r7, lr}
 80055e6:	af00      	add	r7, sp, #0
    IIC_SDA(1);     /* SCL 0 -> 1   SDA = 1, */
 80055e8:	2201      	movs	r2, #1
 80055ea:	2180      	movs	r1, #128	@ 0x80
 80055ec:	480a      	ldr	r0, [pc, #40]	@ (8005618 <iic_nack+0x34>)
 80055ee:	f006 fc50 	bl	800be92 <HAL_GPIO_WritePin>
    iic_delay();
 80055f2:	f7ff ff5b 	bl	80054ac <iic_delay>
    IIC_SCL(1);     /*  */
 80055f6:	2201      	movs	r2, #1
 80055f8:	2140      	movs	r1, #64	@ 0x40
 80055fa:	4807      	ldr	r0, [pc, #28]	@ (8005618 <iic_nack+0x34>)
 80055fc:	f006 fc49 	bl	800be92 <HAL_GPIO_WritePin>
    iic_delay();
 8005600:	f7ff ff54 	bl	80054ac <iic_delay>
    IIC_SCL(0);
 8005604:	2200      	movs	r2, #0
 8005606:	2140      	movs	r1, #64	@ 0x40
 8005608:	4803      	ldr	r0, [pc, #12]	@ (8005618 <iic_nack+0x34>)
 800560a:	f006 fc42 	bl	800be92 <HAL_GPIO_WritePin>
    iic_delay();
 800560e:	f7ff ff4d 	bl	80054ac <iic_delay>
}
 8005612:	bf00      	nop
 8005614:	bd80      	pop	{r7, pc}
 8005616:	bf00      	nop
 8005618:	40010c00 	.word	0x40010c00

0800561c <iic_send_byte>:
 * @brief       IIC
 * @param       data: 
 * @retval      
 */
void iic_send_byte(uint8_t data)
{
 800561c:	b580      	push	{r7, lr}
 800561e:	b084      	sub	sp, #16
 8005620:	af00      	add	r7, sp, #0
 8005622:	4603      	mov	r3, r0
 8005624:	71fb      	strb	r3, [r7, #7]
    uint8_t t;
    
    for (t = 0; t < 8; t++)
 8005626:	2300      	movs	r3, #0
 8005628:	73fb      	strb	r3, [r7, #15]
 800562a:	e022      	b.n	8005672 <iic_send_byte+0x56>
    {
        IIC_SDA((data & 0x80) >> 7);    /*  */
 800562c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005630:	2b00      	cmp	r3, #0
 8005632:	da05      	bge.n	8005640 <iic_send_byte+0x24>
 8005634:	2201      	movs	r2, #1
 8005636:	2180      	movs	r1, #128	@ 0x80
 8005638:	4814      	ldr	r0, [pc, #80]	@ (800568c <iic_send_byte+0x70>)
 800563a:	f006 fc2a 	bl	800be92 <HAL_GPIO_WritePin>
 800563e:	e004      	b.n	800564a <iic_send_byte+0x2e>
 8005640:	2200      	movs	r2, #0
 8005642:	2180      	movs	r1, #128	@ 0x80
 8005644:	4811      	ldr	r0, [pc, #68]	@ (800568c <iic_send_byte+0x70>)
 8005646:	f006 fc24 	bl	800be92 <HAL_GPIO_WritePin>
        iic_delay();
 800564a:	f7ff ff2f 	bl	80054ac <iic_delay>
        IIC_SCL(1);
 800564e:	2201      	movs	r2, #1
 8005650:	2140      	movs	r1, #64	@ 0x40
 8005652:	480e      	ldr	r0, [pc, #56]	@ (800568c <iic_send_byte+0x70>)
 8005654:	f006 fc1d 	bl	800be92 <HAL_GPIO_WritePin>
        iic_delay();
 8005658:	f7ff ff28 	bl	80054ac <iic_delay>
        IIC_SCL(0);
 800565c:	2200      	movs	r2, #0
 800565e:	2140      	movs	r1, #64	@ 0x40
 8005660:	480a      	ldr	r0, [pc, #40]	@ (800568c <iic_send_byte+0x70>)
 8005662:	f006 fc16 	bl	800be92 <HAL_GPIO_WritePin>
        data <<= 1;     /* 1, */
 8005666:	79fb      	ldrb	r3, [r7, #7]
 8005668:	005b      	lsls	r3, r3, #1
 800566a:	71fb      	strb	r3, [r7, #7]
    for (t = 0; t < 8; t++)
 800566c:	7bfb      	ldrb	r3, [r7, #15]
 800566e:	3301      	adds	r3, #1
 8005670:	73fb      	strb	r3, [r7, #15]
 8005672:	7bfb      	ldrb	r3, [r7, #15]
 8005674:	2b07      	cmp	r3, #7
 8005676:	d9d9      	bls.n	800562c <iic_send_byte+0x10>
    }
    IIC_SDA(1);         /* , SDA */
 8005678:	2201      	movs	r2, #1
 800567a:	2180      	movs	r1, #128	@ 0x80
 800567c:	4803      	ldr	r0, [pc, #12]	@ (800568c <iic_send_byte+0x70>)
 800567e:	f006 fc08 	bl	800be92 <HAL_GPIO_WritePin>
}
 8005682:	bf00      	nop
 8005684:	3710      	adds	r7, #16
 8005686:	46bd      	mov	sp, r7
 8005688:	bd80      	pop	{r7, pc}
 800568a:	bf00      	nop
 800568c:	40010c00 	.word	0x40010c00

08005690 <iic_read_byte>:
 * @brief       IIC
 * @param       ack:  ack=1ack; ack=0nack
 * @retval      
 */
uint8_t iic_read_byte(uint8_t ack)
{
 8005690:	b580      	push	{r7, lr}
 8005692:	b084      	sub	sp, #16
 8005694:	af00      	add	r7, sp, #0
 8005696:	4603      	mov	r3, r0
 8005698:	71fb      	strb	r3, [r7, #7]
    uint8_t i, receive = 0;
 800569a:	2300      	movs	r3, #0
 800569c:	73bb      	strb	r3, [r7, #14]

    for (i = 0; i < 8; i++ )    /* 1 */
 800569e:	2300      	movs	r3, #0
 80056a0:	73fb      	strb	r3, [r7, #15]
 80056a2:	e01d      	b.n	80056e0 <iic_read_byte+0x50>
    {
        receive <<= 1;  /* , */
 80056a4:	7bbb      	ldrb	r3, [r7, #14]
 80056a6:	005b      	lsls	r3, r3, #1
 80056a8:	73bb      	strb	r3, [r7, #14]
        IIC_SCL(1);
 80056aa:	2201      	movs	r2, #1
 80056ac:	2140      	movs	r1, #64	@ 0x40
 80056ae:	4814      	ldr	r0, [pc, #80]	@ (8005700 <iic_read_byte+0x70>)
 80056b0:	f006 fbef 	bl	800be92 <HAL_GPIO_WritePin>
        iic_delay();
 80056b4:	f7ff fefa 	bl	80054ac <iic_delay>

        if (IIC_READ_SDA)
 80056b8:	2180      	movs	r1, #128	@ 0x80
 80056ba:	4811      	ldr	r0, [pc, #68]	@ (8005700 <iic_read_byte+0x70>)
 80056bc:	f006 fbd2 	bl	800be64 <HAL_GPIO_ReadPin>
 80056c0:	4603      	mov	r3, r0
 80056c2:	2b00      	cmp	r3, #0
 80056c4:	d002      	beq.n	80056cc <iic_read_byte+0x3c>
        {
            receive++;
 80056c6:	7bbb      	ldrb	r3, [r7, #14]
 80056c8:	3301      	adds	r3, #1
 80056ca:	73bb      	strb	r3, [r7, #14]
        }
        
        IIC_SCL(0);
 80056cc:	2200      	movs	r2, #0
 80056ce:	2140      	movs	r1, #64	@ 0x40
 80056d0:	480b      	ldr	r0, [pc, #44]	@ (8005700 <iic_read_byte+0x70>)
 80056d2:	f006 fbde 	bl	800be92 <HAL_GPIO_WritePin>
        iic_delay();
 80056d6:	f7ff fee9 	bl	80054ac <iic_delay>
    for (i = 0; i < 8; i++ )    /* 1 */
 80056da:	7bfb      	ldrb	r3, [r7, #15]
 80056dc:	3301      	adds	r3, #1
 80056de:	73fb      	strb	r3, [r7, #15]
 80056e0:	7bfb      	ldrb	r3, [r7, #15]
 80056e2:	2b07      	cmp	r3, #7
 80056e4:	d9de      	bls.n	80056a4 <iic_read_byte+0x14>
    }

    if (!ack)
 80056e6:	79fb      	ldrb	r3, [r7, #7]
 80056e8:	2b00      	cmp	r3, #0
 80056ea:	d102      	bne.n	80056f2 <iic_read_byte+0x62>
    {
        iic_nack();     /* nACK */
 80056ec:	f7ff ff7a 	bl	80055e4 <iic_nack>
 80056f0:	e001      	b.n	80056f6 <iic_read_byte+0x66>
    }
    else
    {
        iic_ack();      /* ACK */
 80056f2:	f7ff ff55 	bl	80055a0 <iic_ack>
    }

    return receive;
 80056f6:	7bbb      	ldrb	r3, [r7, #14]
}
 80056f8:	4618      	mov	r0, r3
 80056fa:	3710      	adds	r7, #16
 80056fc:	46bd      	mov	sp, r7
 80056fe:	bd80      	pop	{r7, pc}
 8005700:	40010c00 	.word	0x40010c00

08005704 <lcd_ex_st7789_reginit>:
 * @brief       ST7789 
 * @param       
 * @retval      
 */
void lcd_ex_st7789_reginit(void)
{
 8005704:	b580      	push	{r7, lr}
 8005706:	af00      	add	r7, sp, #0
    lcd_wr_regno(0x11);
 8005708:	2011      	movs	r0, #17
 800570a:	f002 fc39 	bl	8007f80 <lcd_wr_regno>

    delay_ms(120);
 800570e:	2078      	movs	r0, #120	@ 0x78
 8005710:	f009 faba 	bl	800ec88 <delay_ms>

    lcd_wr_regno(0x36);
 8005714:	2036      	movs	r0, #54	@ 0x36
 8005716:	f002 fc33 	bl	8007f80 <lcd_wr_regno>
    lcd_wr_data(0x00);
 800571a:	2000      	movs	r0, #0
 800571c:	f002 fc1c 	bl	8007f58 <lcd_wr_data>


    lcd_wr_regno(0x3A);
 8005720:	203a      	movs	r0, #58	@ 0x3a
 8005722:	f002 fc2d 	bl	8007f80 <lcd_wr_regno>
    lcd_wr_data(0X05);
 8005726:	2005      	movs	r0, #5
 8005728:	f002 fc16 	bl	8007f58 <lcd_wr_data>

    lcd_wr_regno(0xB2);
 800572c:	20b2      	movs	r0, #178	@ 0xb2
 800572e:	f002 fc27 	bl	8007f80 <lcd_wr_regno>
    lcd_wr_data(0x0C);
 8005732:	200c      	movs	r0, #12
 8005734:	f002 fc10 	bl	8007f58 <lcd_wr_data>
    lcd_wr_data(0x0C);
 8005738:	200c      	movs	r0, #12
 800573a:	f002 fc0d 	bl	8007f58 <lcd_wr_data>
    lcd_wr_data(0x00);
 800573e:	2000      	movs	r0, #0
 8005740:	f002 fc0a 	bl	8007f58 <lcd_wr_data>
    lcd_wr_data(0x33);
 8005744:	2033      	movs	r0, #51	@ 0x33
 8005746:	f002 fc07 	bl	8007f58 <lcd_wr_data>
    lcd_wr_data(0x33);
 800574a:	2033      	movs	r0, #51	@ 0x33
 800574c:	f002 fc04 	bl	8007f58 <lcd_wr_data>

    lcd_wr_regno(0xB7);
 8005750:	20b7      	movs	r0, #183	@ 0xb7
 8005752:	f002 fc15 	bl	8007f80 <lcd_wr_regno>
    lcd_wr_data(0x35);
 8005756:	2035      	movs	r0, #53	@ 0x35
 8005758:	f002 fbfe 	bl	8007f58 <lcd_wr_data>

    lcd_wr_regno(0xBB); /* vcom */
 800575c:	20bb      	movs	r0, #187	@ 0xbb
 800575e:	f002 fc0f 	bl	8007f80 <lcd_wr_regno>
    lcd_wr_data(0x32);  /* 30 */
 8005762:	2032      	movs	r0, #50	@ 0x32
 8005764:	f002 fbf8 	bl	8007f58 <lcd_wr_data>

    lcd_wr_regno(0xC0);
 8005768:	20c0      	movs	r0, #192	@ 0xc0
 800576a:	f002 fc09 	bl	8007f80 <lcd_wr_regno>
    lcd_wr_data(0x0C);
 800576e:	200c      	movs	r0, #12
 8005770:	f002 fbf2 	bl	8007f58 <lcd_wr_data>

    lcd_wr_regno(0xC2);
 8005774:	20c2      	movs	r0, #194	@ 0xc2
 8005776:	f002 fc03 	bl	8007f80 <lcd_wr_regno>
    lcd_wr_data(0x01);
 800577a:	2001      	movs	r0, #1
 800577c:	f002 fbec 	bl	8007f58 <lcd_wr_data>

    lcd_wr_regno(0xC3); /* vrh */
 8005780:	20c3      	movs	r0, #195	@ 0xc3
 8005782:	f002 fbfd 	bl	8007f80 <lcd_wr_regno>
    lcd_wr_data(0x10);  /* 17 0D */
 8005786:	2010      	movs	r0, #16
 8005788:	f002 fbe6 	bl	8007f58 <lcd_wr_data>

    lcd_wr_regno(0xC4); /* vdv */
 800578c:	20c4      	movs	r0, #196	@ 0xc4
 800578e:	f002 fbf7 	bl	8007f80 <lcd_wr_regno>
    lcd_wr_data(0x20);  /* 20 */
 8005792:	2020      	movs	r0, #32
 8005794:	f002 fbe0 	bl	8007f58 <lcd_wr_data>

    lcd_wr_regno(0xC6);
 8005798:	20c6      	movs	r0, #198	@ 0xc6
 800579a:	f002 fbf1 	bl	8007f80 <lcd_wr_regno>
    lcd_wr_data(0x0f);
 800579e:	200f      	movs	r0, #15
 80057a0:	f002 fbda 	bl	8007f58 <lcd_wr_data>

    lcd_wr_regno(0xD0);
 80057a4:	20d0      	movs	r0, #208	@ 0xd0
 80057a6:	f002 fbeb 	bl	8007f80 <lcd_wr_regno>
    lcd_wr_data(0xA4);
 80057aa:	20a4      	movs	r0, #164	@ 0xa4
 80057ac:	f002 fbd4 	bl	8007f58 <lcd_wr_data>
    lcd_wr_data(0xA1);
 80057b0:	20a1      	movs	r0, #161	@ 0xa1
 80057b2:	f002 fbd1 	bl	8007f58 <lcd_wr_data>

    lcd_wr_regno(0xE0); /* Set Gamma  */
 80057b6:	20e0      	movs	r0, #224	@ 0xe0
 80057b8:	f002 fbe2 	bl	8007f80 <lcd_wr_regno>
    lcd_wr_data(0xd0);
 80057bc:	20d0      	movs	r0, #208	@ 0xd0
 80057be:	f002 fbcb 	bl	8007f58 <lcd_wr_data>
    lcd_wr_data(0x00);
 80057c2:	2000      	movs	r0, #0
 80057c4:	f002 fbc8 	bl	8007f58 <lcd_wr_data>
    lcd_wr_data(0x02);
 80057c8:	2002      	movs	r0, #2
 80057ca:	f002 fbc5 	bl	8007f58 <lcd_wr_data>
    lcd_wr_data(0x07);
 80057ce:	2007      	movs	r0, #7
 80057d0:	f002 fbc2 	bl	8007f58 <lcd_wr_data>
    lcd_wr_data(0x0a);
 80057d4:	200a      	movs	r0, #10
 80057d6:	f002 fbbf 	bl	8007f58 <lcd_wr_data>
    lcd_wr_data(0x28);
 80057da:	2028      	movs	r0, #40	@ 0x28
 80057dc:	f002 fbbc 	bl	8007f58 <lcd_wr_data>
    lcd_wr_data(0x32);
 80057e0:	2032      	movs	r0, #50	@ 0x32
 80057e2:	f002 fbb9 	bl	8007f58 <lcd_wr_data>
    lcd_wr_data(0X44);
 80057e6:	2044      	movs	r0, #68	@ 0x44
 80057e8:	f002 fbb6 	bl	8007f58 <lcd_wr_data>
    lcd_wr_data(0x42);
 80057ec:	2042      	movs	r0, #66	@ 0x42
 80057ee:	f002 fbb3 	bl	8007f58 <lcd_wr_data>
    lcd_wr_data(0x06);
 80057f2:	2006      	movs	r0, #6
 80057f4:	f002 fbb0 	bl	8007f58 <lcd_wr_data>
    lcd_wr_data(0x0e);
 80057f8:	200e      	movs	r0, #14
 80057fa:	f002 fbad 	bl	8007f58 <lcd_wr_data>
    lcd_wr_data(0x12);
 80057fe:	2012      	movs	r0, #18
 8005800:	f002 fbaa 	bl	8007f58 <lcd_wr_data>
    lcd_wr_data(0x14);
 8005804:	2014      	movs	r0, #20
 8005806:	f002 fba7 	bl	8007f58 <lcd_wr_data>
    lcd_wr_data(0x17);
 800580a:	2017      	movs	r0, #23
 800580c:	f002 fba4 	bl	8007f58 <lcd_wr_data>


    lcd_wr_regno(0XE1);  /* Set Gamma */
 8005810:	20e1      	movs	r0, #225	@ 0xe1
 8005812:	f002 fbb5 	bl	8007f80 <lcd_wr_regno>
    lcd_wr_data(0xd0);
 8005816:	20d0      	movs	r0, #208	@ 0xd0
 8005818:	f002 fb9e 	bl	8007f58 <lcd_wr_data>
    lcd_wr_data(0x00);
 800581c:	2000      	movs	r0, #0
 800581e:	f002 fb9b 	bl	8007f58 <lcd_wr_data>
    lcd_wr_data(0x02);
 8005822:	2002      	movs	r0, #2
 8005824:	f002 fb98 	bl	8007f58 <lcd_wr_data>
    lcd_wr_data(0x07);
 8005828:	2007      	movs	r0, #7
 800582a:	f002 fb95 	bl	8007f58 <lcd_wr_data>
    lcd_wr_data(0x0a);
 800582e:	200a      	movs	r0, #10
 8005830:	f002 fb92 	bl	8007f58 <lcd_wr_data>
    lcd_wr_data(0x28);
 8005834:	2028      	movs	r0, #40	@ 0x28
 8005836:	f002 fb8f 	bl	8007f58 <lcd_wr_data>
    lcd_wr_data(0x31);
 800583a:	2031      	movs	r0, #49	@ 0x31
 800583c:	f002 fb8c 	bl	8007f58 <lcd_wr_data>
    lcd_wr_data(0x54);
 8005840:	2054      	movs	r0, #84	@ 0x54
 8005842:	f002 fb89 	bl	8007f58 <lcd_wr_data>
    lcd_wr_data(0x47);
 8005846:	2047      	movs	r0, #71	@ 0x47
 8005848:	f002 fb86 	bl	8007f58 <lcd_wr_data>
    lcd_wr_data(0x0e);
 800584c:	200e      	movs	r0, #14
 800584e:	f002 fb83 	bl	8007f58 <lcd_wr_data>
    lcd_wr_data(0x1c);
 8005852:	201c      	movs	r0, #28
 8005854:	f002 fb80 	bl	8007f58 <lcd_wr_data>
    lcd_wr_data(0x17);
 8005858:	2017      	movs	r0, #23
 800585a:	f002 fb7d 	bl	8007f58 <lcd_wr_data>
    lcd_wr_data(0x1b);
 800585e:	201b      	movs	r0, #27
 8005860:	f002 fb7a 	bl	8007f58 <lcd_wr_data>
    lcd_wr_data(0x1e);
 8005864:	201e      	movs	r0, #30
 8005866:	f002 fb77 	bl	8007f58 <lcd_wr_data>


    lcd_wr_regno(0x2A);
 800586a:	202a      	movs	r0, #42	@ 0x2a
 800586c:	f002 fb88 	bl	8007f80 <lcd_wr_regno>
    lcd_wr_data(0x00);
 8005870:	2000      	movs	r0, #0
 8005872:	f002 fb71 	bl	8007f58 <lcd_wr_data>
    lcd_wr_data(0x00);
 8005876:	2000      	movs	r0, #0
 8005878:	f002 fb6e 	bl	8007f58 <lcd_wr_data>
    lcd_wr_data(0x00);
 800587c:	2000      	movs	r0, #0
 800587e:	f002 fb6b 	bl	8007f58 <lcd_wr_data>
    lcd_wr_data(0xef);
 8005882:	20ef      	movs	r0, #239	@ 0xef
 8005884:	f002 fb68 	bl	8007f58 <lcd_wr_data>

    lcd_wr_regno(0x2B);
 8005888:	202b      	movs	r0, #43	@ 0x2b
 800588a:	f002 fb79 	bl	8007f80 <lcd_wr_regno>
    lcd_wr_data(0x00);
 800588e:	2000      	movs	r0, #0
 8005890:	f002 fb62 	bl	8007f58 <lcd_wr_data>
    lcd_wr_data(0x00);
 8005894:	2000      	movs	r0, #0
 8005896:	f002 fb5f 	bl	8007f58 <lcd_wr_data>
    lcd_wr_data(0x01);
 800589a:	2001      	movs	r0, #1
 800589c:	f002 fb5c 	bl	8007f58 <lcd_wr_data>
    lcd_wr_data(0x3f);
 80058a0:	203f      	movs	r0, #63	@ 0x3f
 80058a2:	f002 fb59 	bl	8007f58 <lcd_wr_data>

    lcd_wr_regno(0x29); /* display on */
 80058a6:	2029      	movs	r0, #41	@ 0x29
 80058a8:	f002 fb6a 	bl	8007f80 <lcd_wr_regno>
}
 80058ac:	bf00      	nop
 80058ae:	bd80      	pop	{r7, pc}

080058b0 <lcd_ex_ili9341_reginit>:
 * @brief       ILI9341
 * @param       
 * @retval      
 */
void lcd_ex_ili9341_reginit(void)
{
 80058b0:	b580      	push	{r7, lr}
 80058b2:	af00      	add	r7, sp, #0
    lcd_wr_regno(0xCF);
 80058b4:	20cf      	movs	r0, #207	@ 0xcf
 80058b6:	f002 fb63 	bl	8007f80 <lcd_wr_regno>
    lcd_wr_data(0x00);
 80058ba:	2000      	movs	r0, #0
 80058bc:	f002 fb4c 	bl	8007f58 <lcd_wr_data>
    lcd_wr_data(0xC1);
 80058c0:	20c1      	movs	r0, #193	@ 0xc1
 80058c2:	f002 fb49 	bl	8007f58 <lcd_wr_data>
    lcd_wr_data(0X30);
 80058c6:	2030      	movs	r0, #48	@ 0x30
 80058c8:	f002 fb46 	bl	8007f58 <lcd_wr_data>
    lcd_wr_regno(0xED);
 80058cc:	20ed      	movs	r0, #237	@ 0xed
 80058ce:	f002 fb57 	bl	8007f80 <lcd_wr_regno>
    lcd_wr_data(0x64);
 80058d2:	2064      	movs	r0, #100	@ 0x64
 80058d4:	f002 fb40 	bl	8007f58 <lcd_wr_data>
    lcd_wr_data(0x03);
 80058d8:	2003      	movs	r0, #3
 80058da:	f002 fb3d 	bl	8007f58 <lcd_wr_data>
    lcd_wr_data(0X12);
 80058de:	2012      	movs	r0, #18
 80058e0:	f002 fb3a 	bl	8007f58 <lcd_wr_data>
    lcd_wr_data(0X81);
 80058e4:	2081      	movs	r0, #129	@ 0x81
 80058e6:	f002 fb37 	bl	8007f58 <lcd_wr_data>
    lcd_wr_regno(0xE8);
 80058ea:	20e8      	movs	r0, #232	@ 0xe8
 80058ec:	f002 fb48 	bl	8007f80 <lcd_wr_regno>
    lcd_wr_data(0x85);
 80058f0:	2085      	movs	r0, #133	@ 0x85
 80058f2:	f002 fb31 	bl	8007f58 <lcd_wr_data>
    lcd_wr_data(0x10);
 80058f6:	2010      	movs	r0, #16
 80058f8:	f002 fb2e 	bl	8007f58 <lcd_wr_data>
    lcd_wr_data(0x7A);
 80058fc:	207a      	movs	r0, #122	@ 0x7a
 80058fe:	f002 fb2b 	bl	8007f58 <lcd_wr_data>
    lcd_wr_regno(0xCB);
 8005902:	20cb      	movs	r0, #203	@ 0xcb
 8005904:	f002 fb3c 	bl	8007f80 <lcd_wr_regno>
    lcd_wr_data(0x39);
 8005908:	2039      	movs	r0, #57	@ 0x39
 800590a:	f002 fb25 	bl	8007f58 <lcd_wr_data>
    lcd_wr_data(0x2C);
 800590e:	202c      	movs	r0, #44	@ 0x2c
 8005910:	f002 fb22 	bl	8007f58 <lcd_wr_data>
    lcd_wr_data(0x00);
 8005914:	2000      	movs	r0, #0
 8005916:	f002 fb1f 	bl	8007f58 <lcd_wr_data>
    lcd_wr_data(0x34);
 800591a:	2034      	movs	r0, #52	@ 0x34
 800591c:	f002 fb1c 	bl	8007f58 <lcd_wr_data>
    lcd_wr_data(0x02);
 8005920:	2002      	movs	r0, #2
 8005922:	f002 fb19 	bl	8007f58 <lcd_wr_data>
    lcd_wr_regno(0xF7);
 8005926:	20f7      	movs	r0, #247	@ 0xf7
 8005928:	f002 fb2a 	bl	8007f80 <lcd_wr_regno>
    lcd_wr_data(0x20);
 800592c:	2020      	movs	r0, #32
 800592e:	f002 fb13 	bl	8007f58 <lcd_wr_data>
    lcd_wr_regno(0xEA);
 8005932:	20ea      	movs	r0, #234	@ 0xea
 8005934:	f002 fb24 	bl	8007f80 <lcd_wr_regno>
    lcd_wr_data(0x00);
 8005938:	2000      	movs	r0, #0
 800593a:	f002 fb0d 	bl	8007f58 <lcd_wr_data>
    lcd_wr_data(0x00);
 800593e:	2000      	movs	r0, #0
 8005940:	f002 fb0a 	bl	8007f58 <lcd_wr_data>
    lcd_wr_regno(0xC0); /* Power control */
 8005944:	20c0      	movs	r0, #192	@ 0xc0
 8005946:	f002 fb1b 	bl	8007f80 <lcd_wr_regno>
    lcd_wr_data(0x1B);  /* VRH[5:0] */
 800594a:	201b      	movs	r0, #27
 800594c:	f002 fb04 	bl	8007f58 <lcd_wr_data>
    lcd_wr_regno(0xC1); /* Power control */
 8005950:	20c1      	movs	r0, #193	@ 0xc1
 8005952:	f002 fb15 	bl	8007f80 <lcd_wr_regno>
    lcd_wr_data(0x01);  /* SAP[2:0];BT[3:0] */
 8005956:	2001      	movs	r0, #1
 8005958:	f002 fafe 	bl	8007f58 <lcd_wr_data>
    lcd_wr_regno(0xC5); /* VCM control */
 800595c:	20c5      	movs	r0, #197	@ 0xc5
 800595e:	f002 fb0f 	bl	8007f80 <lcd_wr_regno>
    lcd_wr_data(0x30);  /* 3F */
 8005962:	2030      	movs	r0, #48	@ 0x30
 8005964:	f002 faf8 	bl	8007f58 <lcd_wr_data>
    lcd_wr_data(0x30);  /* 3C */
 8005968:	2030      	movs	r0, #48	@ 0x30
 800596a:	f002 faf5 	bl	8007f58 <lcd_wr_data>
    lcd_wr_regno(0xC7); /* VCM control2 */
 800596e:	20c7      	movs	r0, #199	@ 0xc7
 8005970:	f002 fb06 	bl	8007f80 <lcd_wr_regno>
    lcd_wr_data(0XB7);
 8005974:	20b7      	movs	r0, #183	@ 0xb7
 8005976:	f002 faef 	bl	8007f58 <lcd_wr_data>
    lcd_wr_regno(0x36); /*  Memory Access Control */
 800597a:	2036      	movs	r0, #54	@ 0x36
 800597c:	f002 fb00 	bl	8007f80 <lcd_wr_regno>
    lcd_wr_data(0x48);
 8005980:	2048      	movs	r0, #72	@ 0x48
 8005982:	f002 fae9 	bl	8007f58 <lcd_wr_data>
    lcd_wr_regno(0x3A);
 8005986:	203a      	movs	r0, #58	@ 0x3a
 8005988:	f002 fafa 	bl	8007f80 <lcd_wr_regno>
    lcd_wr_data(0x55);
 800598c:	2055      	movs	r0, #85	@ 0x55
 800598e:	f002 fae3 	bl	8007f58 <lcd_wr_data>
    lcd_wr_regno(0xB1);
 8005992:	20b1      	movs	r0, #177	@ 0xb1
 8005994:	f002 faf4 	bl	8007f80 <lcd_wr_regno>
    lcd_wr_data(0x00);
 8005998:	2000      	movs	r0, #0
 800599a:	f002 fadd 	bl	8007f58 <lcd_wr_data>
    lcd_wr_data(0x1A);
 800599e:	201a      	movs	r0, #26
 80059a0:	f002 fada 	bl	8007f58 <lcd_wr_data>
    lcd_wr_regno(0xB6); /*  Display Function Control */
 80059a4:	20b6      	movs	r0, #182	@ 0xb6
 80059a6:	f002 faeb 	bl	8007f80 <lcd_wr_regno>
    lcd_wr_data(0x0A);
 80059aa:	200a      	movs	r0, #10
 80059ac:	f002 fad4 	bl	8007f58 <lcd_wr_data>
    lcd_wr_data(0xA2);
 80059b0:	20a2      	movs	r0, #162	@ 0xa2
 80059b2:	f002 fad1 	bl	8007f58 <lcd_wr_data>
    lcd_wr_regno(0xF2); /*  3Gamma Function Disable */
 80059b6:	20f2      	movs	r0, #242	@ 0xf2
 80059b8:	f002 fae2 	bl	8007f80 <lcd_wr_regno>
    lcd_wr_data(0x00);
 80059bc:	2000      	movs	r0, #0
 80059be:	f002 facb 	bl	8007f58 <lcd_wr_data>
    lcd_wr_regno(0x26); /* Gamma curve selected */
 80059c2:	2026      	movs	r0, #38	@ 0x26
 80059c4:	f002 fadc 	bl	8007f80 <lcd_wr_regno>
    lcd_wr_data(0x01);
 80059c8:	2001      	movs	r0, #1
 80059ca:	f002 fac5 	bl	8007f58 <lcd_wr_data>
    lcd_wr_regno(0xE0); /* Set Gamma */
 80059ce:	20e0      	movs	r0, #224	@ 0xe0
 80059d0:	f002 fad6 	bl	8007f80 <lcd_wr_regno>
    lcd_wr_data(0x0F);
 80059d4:	200f      	movs	r0, #15
 80059d6:	f002 fabf 	bl	8007f58 <lcd_wr_data>
    lcd_wr_data(0x2A);
 80059da:	202a      	movs	r0, #42	@ 0x2a
 80059dc:	f002 fabc 	bl	8007f58 <lcd_wr_data>
    lcd_wr_data(0x28);
 80059e0:	2028      	movs	r0, #40	@ 0x28
 80059e2:	f002 fab9 	bl	8007f58 <lcd_wr_data>
    lcd_wr_data(0x08);
 80059e6:	2008      	movs	r0, #8
 80059e8:	f002 fab6 	bl	8007f58 <lcd_wr_data>
    lcd_wr_data(0x0E);
 80059ec:	200e      	movs	r0, #14
 80059ee:	f002 fab3 	bl	8007f58 <lcd_wr_data>
    lcd_wr_data(0x08);
 80059f2:	2008      	movs	r0, #8
 80059f4:	f002 fab0 	bl	8007f58 <lcd_wr_data>
    lcd_wr_data(0x54);
 80059f8:	2054      	movs	r0, #84	@ 0x54
 80059fa:	f002 faad 	bl	8007f58 <lcd_wr_data>
    lcd_wr_data(0XA9);
 80059fe:	20a9      	movs	r0, #169	@ 0xa9
 8005a00:	f002 faaa 	bl	8007f58 <lcd_wr_data>
    lcd_wr_data(0x43);
 8005a04:	2043      	movs	r0, #67	@ 0x43
 8005a06:	f002 faa7 	bl	8007f58 <lcd_wr_data>
    lcd_wr_data(0x0A);
 8005a0a:	200a      	movs	r0, #10
 8005a0c:	f002 faa4 	bl	8007f58 <lcd_wr_data>
    lcd_wr_data(0x0F);
 8005a10:	200f      	movs	r0, #15
 8005a12:	f002 faa1 	bl	8007f58 <lcd_wr_data>
    lcd_wr_data(0x00);
 8005a16:	2000      	movs	r0, #0
 8005a18:	f002 fa9e 	bl	8007f58 <lcd_wr_data>
    lcd_wr_data(0x00);
 8005a1c:	2000      	movs	r0, #0
 8005a1e:	f002 fa9b 	bl	8007f58 <lcd_wr_data>
    lcd_wr_data(0x00);
 8005a22:	2000      	movs	r0, #0
 8005a24:	f002 fa98 	bl	8007f58 <lcd_wr_data>
    lcd_wr_data(0x00);
 8005a28:	2000      	movs	r0, #0
 8005a2a:	f002 fa95 	bl	8007f58 <lcd_wr_data>
    lcd_wr_regno(0XE1);    /* Set Gamma */
 8005a2e:	20e1      	movs	r0, #225	@ 0xe1
 8005a30:	f002 faa6 	bl	8007f80 <lcd_wr_regno>
    lcd_wr_data(0x00);
 8005a34:	2000      	movs	r0, #0
 8005a36:	f002 fa8f 	bl	8007f58 <lcd_wr_data>
    lcd_wr_data(0x15);
 8005a3a:	2015      	movs	r0, #21
 8005a3c:	f002 fa8c 	bl	8007f58 <lcd_wr_data>
    lcd_wr_data(0x17);
 8005a40:	2017      	movs	r0, #23
 8005a42:	f002 fa89 	bl	8007f58 <lcd_wr_data>
    lcd_wr_data(0x07);
 8005a46:	2007      	movs	r0, #7
 8005a48:	f002 fa86 	bl	8007f58 <lcd_wr_data>
    lcd_wr_data(0x11);
 8005a4c:	2011      	movs	r0, #17
 8005a4e:	f002 fa83 	bl	8007f58 <lcd_wr_data>
    lcd_wr_data(0x06);
 8005a52:	2006      	movs	r0, #6
 8005a54:	f002 fa80 	bl	8007f58 <lcd_wr_data>
    lcd_wr_data(0x2B);
 8005a58:	202b      	movs	r0, #43	@ 0x2b
 8005a5a:	f002 fa7d 	bl	8007f58 <lcd_wr_data>
    lcd_wr_data(0x56);
 8005a5e:	2056      	movs	r0, #86	@ 0x56
 8005a60:	f002 fa7a 	bl	8007f58 <lcd_wr_data>
    lcd_wr_data(0x3C);
 8005a64:	203c      	movs	r0, #60	@ 0x3c
 8005a66:	f002 fa77 	bl	8007f58 <lcd_wr_data>
    lcd_wr_data(0x05);
 8005a6a:	2005      	movs	r0, #5
 8005a6c:	f002 fa74 	bl	8007f58 <lcd_wr_data>
    lcd_wr_data(0x10);
 8005a70:	2010      	movs	r0, #16
 8005a72:	f002 fa71 	bl	8007f58 <lcd_wr_data>
    lcd_wr_data(0x0F);
 8005a76:	200f      	movs	r0, #15
 8005a78:	f002 fa6e 	bl	8007f58 <lcd_wr_data>
    lcd_wr_data(0x3F);
 8005a7c:	203f      	movs	r0, #63	@ 0x3f
 8005a7e:	f002 fa6b 	bl	8007f58 <lcd_wr_data>
    lcd_wr_data(0x3F);
 8005a82:	203f      	movs	r0, #63	@ 0x3f
 8005a84:	f002 fa68 	bl	8007f58 <lcd_wr_data>
    lcd_wr_data(0x0F);
 8005a88:	200f      	movs	r0, #15
 8005a8a:	f002 fa65 	bl	8007f58 <lcd_wr_data>
    lcd_wr_regno(0x2B);
 8005a8e:	202b      	movs	r0, #43	@ 0x2b
 8005a90:	f002 fa76 	bl	8007f80 <lcd_wr_regno>
    lcd_wr_data(0x00);
 8005a94:	2000      	movs	r0, #0
 8005a96:	f002 fa5f 	bl	8007f58 <lcd_wr_data>
    lcd_wr_data(0x00);
 8005a9a:	2000      	movs	r0, #0
 8005a9c:	f002 fa5c 	bl	8007f58 <lcd_wr_data>
    lcd_wr_data(0x01);
 8005aa0:	2001      	movs	r0, #1
 8005aa2:	f002 fa59 	bl	8007f58 <lcd_wr_data>
    lcd_wr_data(0x3f);
 8005aa6:	203f      	movs	r0, #63	@ 0x3f
 8005aa8:	f002 fa56 	bl	8007f58 <lcd_wr_data>
    lcd_wr_regno(0x2A);
 8005aac:	202a      	movs	r0, #42	@ 0x2a
 8005aae:	f002 fa67 	bl	8007f80 <lcd_wr_regno>
    lcd_wr_data(0x00);
 8005ab2:	2000      	movs	r0, #0
 8005ab4:	f002 fa50 	bl	8007f58 <lcd_wr_data>
    lcd_wr_data(0x00);
 8005ab8:	2000      	movs	r0, #0
 8005aba:	f002 fa4d 	bl	8007f58 <lcd_wr_data>
    lcd_wr_data(0x00);
 8005abe:	2000      	movs	r0, #0
 8005ac0:	f002 fa4a 	bl	8007f58 <lcd_wr_data>
    lcd_wr_data(0xef);
 8005ac4:	20ef      	movs	r0, #239	@ 0xef
 8005ac6:	f002 fa47 	bl	8007f58 <lcd_wr_data>
    lcd_wr_regno(0x11); /* Exit Sleep */
 8005aca:	2011      	movs	r0, #17
 8005acc:	f002 fa58 	bl	8007f80 <lcd_wr_regno>
    delay_ms(120);
 8005ad0:	2078      	movs	r0, #120	@ 0x78
 8005ad2:	f009 f8d9 	bl	800ec88 <delay_ms>
    lcd_wr_regno(0x29); /* display on */
 8005ad6:	2029      	movs	r0, #41	@ 0x29
 8005ad8:	f002 fa52 	bl	8007f80 <lcd_wr_regno>
 }
 8005adc:	bf00      	nop
 8005ade:	bd80      	pop	{r7, pc}

08005ae0 <lcd_ex_nt35310_reginit>:
 * @brief       NT35310
 * @param       
 * @retval      
 */
void lcd_ex_nt35310_reginit(void)
{
 8005ae0:	b580      	push	{r7, lr}
 8005ae2:	af00      	add	r7, sp, #0
    lcd_wr_regno(0xED);
 8005ae4:	20ed      	movs	r0, #237	@ 0xed
 8005ae6:	f002 fa4b 	bl	8007f80 <lcd_wr_regno>
    lcd_wr_data(0x01);
 8005aea:	2001      	movs	r0, #1
 8005aec:	f002 fa34 	bl	8007f58 <lcd_wr_data>
    lcd_wr_data(0xFE);
 8005af0:	20fe      	movs	r0, #254	@ 0xfe
 8005af2:	f002 fa31 	bl	8007f58 <lcd_wr_data>

    lcd_wr_regno(0xEE);
 8005af6:	20ee      	movs	r0, #238	@ 0xee
 8005af8:	f002 fa42 	bl	8007f80 <lcd_wr_regno>
    lcd_wr_data(0xDE);
 8005afc:	20de      	movs	r0, #222	@ 0xde
 8005afe:	f002 fa2b 	bl	8007f58 <lcd_wr_data>
    lcd_wr_data(0x21);
 8005b02:	2021      	movs	r0, #33	@ 0x21
 8005b04:	f002 fa28 	bl	8007f58 <lcd_wr_data>

    lcd_wr_regno(0xF1);
 8005b08:	20f1      	movs	r0, #241	@ 0xf1
 8005b0a:	f002 fa39 	bl	8007f80 <lcd_wr_regno>
    lcd_wr_data(0x01);
 8005b0e:	2001      	movs	r0, #1
 8005b10:	f002 fa22 	bl	8007f58 <lcd_wr_data>
    lcd_wr_regno(0xDF);
 8005b14:	20df      	movs	r0, #223	@ 0xdf
 8005b16:	f002 fa33 	bl	8007f80 <lcd_wr_regno>
    lcd_wr_data(0x10);
 8005b1a:	2010      	movs	r0, #16
 8005b1c:	f002 fa1c 	bl	8007f58 <lcd_wr_data>

    /* VCOMvoltage */
    lcd_wr_regno(0xC4);
 8005b20:	20c4      	movs	r0, #196	@ 0xc4
 8005b22:	f002 fa2d 	bl	8007f80 <lcd_wr_regno>
    lcd_wr_data(0x8F);  /* 5f */
 8005b26:	208f      	movs	r0, #143	@ 0x8f
 8005b28:	f002 fa16 	bl	8007f58 <lcd_wr_data>

    lcd_wr_regno(0xC6);
 8005b2c:	20c6      	movs	r0, #198	@ 0xc6
 8005b2e:	f002 fa27 	bl	8007f80 <lcd_wr_regno>
    lcd_wr_data(0x00);
 8005b32:	2000      	movs	r0, #0
 8005b34:	f002 fa10 	bl	8007f58 <lcd_wr_data>
    lcd_wr_data(0xE2);
 8005b38:	20e2      	movs	r0, #226	@ 0xe2
 8005b3a:	f002 fa0d 	bl	8007f58 <lcd_wr_data>
    lcd_wr_data(0xE2);
 8005b3e:	20e2      	movs	r0, #226	@ 0xe2
 8005b40:	f002 fa0a 	bl	8007f58 <lcd_wr_data>
    lcd_wr_data(0xE2);
 8005b44:	20e2      	movs	r0, #226	@ 0xe2
 8005b46:	f002 fa07 	bl	8007f58 <lcd_wr_data>
    lcd_wr_regno(0xBF);
 8005b4a:	20bf      	movs	r0, #191	@ 0xbf
 8005b4c:	f002 fa18 	bl	8007f80 <lcd_wr_regno>
    lcd_wr_data(0xAA);
 8005b50:	20aa      	movs	r0, #170	@ 0xaa
 8005b52:	f002 fa01 	bl	8007f58 <lcd_wr_data>

    lcd_wr_regno(0xB0);
 8005b56:	20b0      	movs	r0, #176	@ 0xb0
 8005b58:	f002 fa12 	bl	8007f80 <lcd_wr_regno>
    lcd_wr_data(0x0D);
 8005b5c:	200d      	movs	r0, #13
 8005b5e:	f002 f9fb 	bl	8007f58 <lcd_wr_data>
    lcd_wr_data(0x00);
 8005b62:	2000      	movs	r0, #0
 8005b64:	f002 f9f8 	bl	8007f58 <lcd_wr_data>
    lcd_wr_data(0x0D);
 8005b68:	200d      	movs	r0, #13
 8005b6a:	f002 f9f5 	bl	8007f58 <lcd_wr_data>
    lcd_wr_data(0x00);
 8005b6e:	2000      	movs	r0, #0
 8005b70:	f002 f9f2 	bl	8007f58 <lcd_wr_data>
    lcd_wr_data(0x11);
 8005b74:	2011      	movs	r0, #17
 8005b76:	f002 f9ef 	bl	8007f58 <lcd_wr_data>
    lcd_wr_data(0x00);
 8005b7a:	2000      	movs	r0, #0
 8005b7c:	f002 f9ec 	bl	8007f58 <lcd_wr_data>
    lcd_wr_data(0x19);
 8005b80:	2019      	movs	r0, #25
 8005b82:	f002 f9e9 	bl	8007f58 <lcd_wr_data>
    lcd_wr_data(0x00);
 8005b86:	2000      	movs	r0, #0
 8005b88:	f002 f9e6 	bl	8007f58 <lcd_wr_data>
    lcd_wr_data(0x21);
 8005b8c:	2021      	movs	r0, #33	@ 0x21
 8005b8e:	f002 f9e3 	bl	8007f58 <lcd_wr_data>
    lcd_wr_data(0x00);
 8005b92:	2000      	movs	r0, #0
 8005b94:	f002 f9e0 	bl	8007f58 <lcd_wr_data>
    lcd_wr_data(0x2D);
 8005b98:	202d      	movs	r0, #45	@ 0x2d
 8005b9a:	f002 f9dd 	bl	8007f58 <lcd_wr_data>
    lcd_wr_data(0x00);
 8005b9e:	2000      	movs	r0, #0
 8005ba0:	f002 f9da 	bl	8007f58 <lcd_wr_data>
    lcd_wr_data(0x3D);
 8005ba4:	203d      	movs	r0, #61	@ 0x3d
 8005ba6:	f002 f9d7 	bl	8007f58 <lcd_wr_data>
    lcd_wr_data(0x00);
 8005baa:	2000      	movs	r0, #0
 8005bac:	f002 f9d4 	bl	8007f58 <lcd_wr_data>
    lcd_wr_data(0x5D);
 8005bb0:	205d      	movs	r0, #93	@ 0x5d
 8005bb2:	f002 f9d1 	bl	8007f58 <lcd_wr_data>
    lcd_wr_data(0x00);
 8005bb6:	2000      	movs	r0, #0
 8005bb8:	f002 f9ce 	bl	8007f58 <lcd_wr_data>
    lcd_wr_data(0x5D);
 8005bbc:	205d      	movs	r0, #93	@ 0x5d
 8005bbe:	f002 f9cb 	bl	8007f58 <lcd_wr_data>
    lcd_wr_data(0x00);
 8005bc2:	2000      	movs	r0, #0
 8005bc4:	f002 f9c8 	bl	8007f58 <lcd_wr_data>

    lcd_wr_regno(0xB1);
 8005bc8:	20b1      	movs	r0, #177	@ 0xb1
 8005bca:	f002 f9d9 	bl	8007f80 <lcd_wr_regno>
    lcd_wr_data(0x80);
 8005bce:	2080      	movs	r0, #128	@ 0x80
 8005bd0:	f002 f9c2 	bl	8007f58 <lcd_wr_data>
    lcd_wr_data(0x00);
 8005bd4:	2000      	movs	r0, #0
 8005bd6:	f002 f9bf 	bl	8007f58 <lcd_wr_data>
    lcd_wr_data(0x8B);
 8005bda:	208b      	movs	r0, #139	@ 0x8b
 8005bdc:	f002 f9bc 	bl	8007f58 <lcd_wr_data>
    lcd_wr_data(0x00);
 8005be0:	2000      	movs	r0, #0
 8005be2:	f002 f9b9 	bl	8007f58 <lcd_wr_data>
    lcd_wr_data(0x96);
 8005be6:	2096      	movs	r0, #150	@ 0x96
 8005be8:	f002 f9b6 	bl	8007f58 <lcd_wr_data>
    lcd_wr_data(0x00);
 8005bec:	2000      	movs	r0, #0
 8005bee:	f002 f9b3 	bl	8007f58 <lcd_wr_data>

    lcd_wr_regno(0xB2);
 8005bf2:	20b2      	movs	r0, #178	@ 0xb2
 8005bf4:	f002 f9c4 	bl	8007f80 <lcd_wr_regno>
    lcd_wr_data(0x00);
 8005bf8:	2000      	movs	r0, #0
 8005bfa:	f002 f9ad 	bl	8007f58 <lcd_wr_data>
    lcd_wr_data(0x00);
 8005bfe:	2000      	movs	r0, #0
 8005c00:	f002 f9aa 	bl	8007f58 <lcd_wr_data>
    lcd_wr_data(0x02);
 8005c04:	2002      	movs	r0, #2
 8005c06:	f002 f9a7 	bl	8007f58 <lcd_wr_data>
    lcd_wr_data(0x00);
 8005c0a:	2000      	movs	r0, #0
 8005c0c:	f002 f9a4 	bl	8007f58 <lcd_wr_data>
    lcd_wr_data(0x03);
 8005c10:	2003      	movs	r0, #3
 8005c12:	f002 f9a1 	bl	8007f58 <lcd_wr_data>
    lcd_wr_data(0x00);
 8005c16:	2000      	movs	r0, #0
 8005c18:	f002 f99e 	bl	8007f58 <lcd_wr_data>

    lcd_wr_regno(0xB3);
 8005c1c:	20b3      	movs	r0, #179	@ 0xb3
 8005c1e:	f002 f9af 	bl	8007f80 <lcd_wr_regno>
    lcd_wr_data(0x00);
 8005c22:	2000      	movs	r0, #0
 8005c24:	f002 f998 	bl	8007f58 <lcd_wr_data>
    lcd_wr_data(0x00);
 8005c28:	2000      	movs	r0, #0
 8005c2a:	f002 f995 	bl	8007f58 <lcd_wr_data>
    lcd_wr_data(0x00);
 8005c2e:	2000      	movs	r0, #0
 8005c30:	f002 f992 	bl	8007f58 <lcd_wr_data>
    lcd_wr_data(0x00);
 8005c34:	2000      	movs	r0, #0
 8005c36:	f002 f98f 	bl	8007f58 <lcd_wr_data>
    lcd_wr_data(0x00);
 8005c3a:	2000      	movs	r0, #0
 8005c3c:	f002 f98c 	bl	8007f58 <lcd_wr_data>
    lcd_wr_data(0x00);
 8005c40:	2000      	movs	r0, #0
 8005c42:	f002 f989 	bl	8007f58 <lcd_wr_data>
    lcd_wr_data(0x00);
 8005c46:	2000      	movs	r0, #0
 8005c48:	f002 f986 	bl	8007f58 <lcd_wr_data>
    lcd_wr_data(0x00);
 8005c4c:	2000      	movs	r0, #0
 8005c4e:	f002 f983 	bl	8007f58 <lcd_wr_data>
    lcd_wr_data(0x00);
 8005c52:	2000      	movs	r0, #0
 8005c54:	f002 f980 	bl	8007f58 <lcd_wr_data>
    lcd_wr_data(0x00);
 8005c58:	2000      	movs	r0, #0
 8005c5a:	f002 f97d 	bl	8007f58 <lcd_wr_data>
    lcd_wr_data(0x00);
 8005c5e:	2000      	movs	r0, #0
 8005c60:	f002 f97a 	bl	8007f58 <lcd_wr_data>
    lcd_wr_data(0x00);
 8005c64:	2000      	movs	r0, #0
 8005c66:	f002 f977 	bl	8007f58 <lcd_wr_data>
    lcd_wr_data(0x00);
 8005c6a:	2000      	movs	r0, #0
 8005c6c:	f002 f974 	bl	8007f58 <lcd_wr_data>
    lcd_wr_data(0x00);
 8005c70:	2000      	movs	r0, #0
 8005c72:	f002 f971 	bl	8007f58 <lcd_wr_data>
    lcd_wr_data(0x00);
 8005c76:	2000      	movs	r0, #0
 8005c78:	f002 f96e 	bl	8007f58 <lcd_wr_data>
    lcd_wr_data(0x00);
 8005c7c:	2000      	movs	r0, #0
 8005c7e:	f002 f96b 	bl	8007f58 <lcd_wr_data>
    lcd_wr_data(0x00);
 8005c82:	2000      	movs	r0, #0
 8005c84:	f002 f968 	bl	8007f58 <lcd_wr_data>
    lcd_wr_data(0x00);
 8005c88:	2000      	movs	r0, #0
 8005c8a:	f002 f965 	bl	8007f58 <lcd_wr_data>
    lcd_wr_data(0x00);
 8005c8e:	2000      	movs	r0, #0
 8005c90:	f002 f962 	bl	8007f58 <lcd_wr_data>
    lcd_wr_data(0x00);
 8005c94:	2000      	movs	r0, #0
 8005c96:	f002 f95f 	bl	8007f58 <lcd_wr_data>
    lcd_wr_data(0x00);
 8005c9a:	2000      	movs	r0, #0
 8005c9c:	f002 f95c 	bl	8007f58 <lcd_wr_data>
    lcd_wr_data(0x00);
 8005ca0:	2000      	movs	r0, #0
 8005ca2:	f002 f959 	bl	8007f58 <lcd_wr_data>
    lcd_wr_data(0x00);
 8005ca6:	2000      	movs	r0, #0
 8005ca8:	f002 f956 	bl	8007f58 <lcd_wr_data>
    lcd_wr_data(0x00);
 8005cac:	2000      	movs	r0, #0
 8005cae:	f002 f953 	bl	8007f58 <lcd_wr_data>

    lcd_wr_regno(0xB4);
 8005cb2:	20b4      	movs	r0, #180	@ 0xb4
 8005cb4:	f002 f964 	bl	8007f80 <lcd_wr_regno>
    lcd_wr_data(0x8B);
 8005cb8:	208b      	movs	r0, #139	@ 0x8b
 8005cba:	f002 f94d 	bl	8007f58 <lcd_wr_data>
    lcd_wr_data(0x00);
 8005cbe:	2000      	movs	r0, #0
 8005cc0:	f002 f94a 	bl	8007f58 <lcd_wr_data>
    lcd_wr_data(0x96);
 8005cc4:	2096      	movs	r0, #150	@ 0x96
 8005cc6:	f002 f947 	bl	8007f58 <lcd_wr_data>
    lcd_wr_data(0x00);
 8005cca:	2000      	movs	r0, #0
 8005ccc:	f002 f944 	bl	8007f58 <lcd_wr_data>
    lcd_wr_data(0xA1);
 8005cd0:	20a1      	movs	r0, #161	@ 0xa1
 8005cd2:	f002 f941 	bl	8007f58 <lcd_wr_data>
    lcd_wr_data(0x00);
 8005cd6:	2000      	movs	r0, #0
 8005cd8:	f002 f93e 	bl	8007f58 <lcd_wr_data>

    lcd_wr_regno(0xB5);
 8005cdc:	20b5      	movs	r0, #181	@ 0xb5
 8005cde:	f002 f94f 	bl	8007f80 <lcd_wr_regno>
    lcd_wr_data(0x02);
 8005ce2:	2002      	movs	r0, #2
 8005ce4:	f002 f938 	bl	8007f58 <lcd_wr_data>
    lcd_wr_data(0x00);
 8005ce8:	2000      	movs	r0, #0
 8005cea:	f002 f935 	bl	8007f58 <lcd_wr_data>
    lcd_wr_data(0x03);
 8005cee:	2003      	movs	r0, #3
 8005cf0:	f002 f932 	bl	8007f58 <lcd_wr_data>
    lcd_wr_data(0x00);
 8005cf4:	2000      	movs	r0, #0
 8005cf6:	f002 f92f 	bl	8007f58 <lcd_wr_data>
    lcd_wr_data(0x04);
 8005cfa:	2004      	movs	r0, #4
 8005cfc:	f002 f92c 	bl	8007f58 <lcd_wr_data>
    lcd_wr_data(0x00);
 8005d00:	2000      	movs	r0, #0
 8005d02:	f002 f929 	bl	8007f58 <lcd_wr_data>

    lcd_wr_regno(0xB6);
 8005d06:	20b6      	movs	r0, #182	@ 0xb6
 8005d08:	f002 f93a 	bl	8007f80 <lcd_wr_regno>
    lcd_wr_data(0x00);
 8005d0c:	2000      	movs	r0, #0
 8005d0e:	f002 f923 	bl	8007f58 <lcd_wr_data>
    lcd_wr_data(0x00);
 8005d12:	2000      	movs	r0, #0
 8005d14:	f002 f920 	bl	8007f58 <lcd_wr_data>

    lcd_wr_regno(0xB7);
 8005d18:	20b7      	movs	r0, #183	@ 0xb7
 8005d1a:	f002 f931 	bl	8007f80 <lcd_wr_regno>
    lcd_wr_data(0x00);
 8005d1e:	2000      	movs	r0, #0
 8005d20:	f002 f91a 	bl	8007f58 <lcd_wr_data>
    lcd_wr_data(0x00);
 8005d24:	2000      	movs	r0, #0
 8005d26:	f002 f917 	bl	8007f58 <lcd_wr_data>
    lcd_wr_data(0x3F);
 8005d2a:	203f      	movs	r0, #63	@ 0x3f
 8005d2c:	f002 f914 	bl	8007f58 <lcd_wr_data>
    lcd_wr_data(0x00);
 8005d30:	2000      	movs	r0, #0
 8005d32:	f002 f911 	bl	8007f58 <lcd_wr_data>
    lcd_wr_data(0x5E);
 8005d36:	205e      	movs	r0, #94	@ 0x5e
 8005d38:	f002 f90e 	bl	8007f58 <lcd_wr_data>
    lcd_wr_data(0x00);
 8005d3c:	2000      	movs	r0, #0
 8005d3e:	f002 f90b 	bl	8007f58 <lcd_wr_data>
    lcd_wr_data(0x64);
 8005d42:	2064      	movs	r0, #100	@ 0x64
 8005d44:	f002 f908 	bl	8007f58 <lcd_wr_data>
    lcd_wr_data(0x00);
 8005d48:	2000      	movs	r0, #0
 8005d4a:	f002 f905 	bl	8007f58 <lcd_wr_data>
    lcd_wr_data(0x8C);
 8005d4e:	208c      	movs	r0, #140	@ 0x8c
 8005d50:	f002 f902 	bl	8007f58 <lcd_wr_data>
    lcd_wr_data(0x00);
 8005d54:	2000      	movs	r0, #0
 8005d56:	f002 f8ff 	bl	8007f58 <lcd_wr_data>
    lcd_wr_data(0xAC);
 8005d5a:	20ac      	movs	r0, #172	@ 0xac
 8005d5c:	f002 f8fc 	bl	8007f58 <lcd_wr_data>
    lcd_wr_data(0x00);
 8005d60:	2000      	movs	r0, #0
 8005d62:	f002 f8f9 	bl	8007f58 <lcd_wr_data>
    lcd_wr_data(0xDC);
 8005d66:	20dc      	movs	r0, #220	@ 0xdc
 8005d68:	f002 f8f6 	bl	8007f58 <lcd_wr_data>
    lcd_wr_data(0x00);
 8005d6c:	2000      	movs	r0, #0
 8005d6e:	f002 f8f3 	bl	8007f58 <lcd_wr_data>
    lcd_wr_data(0x70);
 8005d72:	2070      	movs	r0, #112	@ 0x70
 8005d74:	f002 f8f0 	bl	8007f58 <lcd_wr_data>
    lcd_wr_data(0x00);
 8005d78:	2000      	movs	r0, #0
 8005d7a:	f002 f8ed 	bl	8007f58 <lcd_wr_data>
    lcd_wr_data(0x90);
 8005d7e:	2090      	movs	r0, #144	@ 0x90
 8005d80:	f002 f8ea 	bl	8007f58 <lcd_wr_data>
    lcd_wr_data(0x00);
 8005d84:	2000      	movs	r0, #0
 8005d86:	f002 f8e7 	bl	8007f58 <lcd_wr_data>
    lcd_wr_data(0xEB);
 8005d8a:	20eb      	movs	r0, #235	@ 0xeb
 8005d8c:	f002 f8e4 	bl	8007f58 <lcd_wr_data>
    lcd_wr_data(0x00);
 8005d90:	2000      	movs	r0, #0
 8005d92:	f002 f8e1 	bl	8007f58 <lcd_wr_data>
    lcd_wr_data(0xDC);
 8005d96:	20dc      	movs	r0, #220	@ 0xdc
 8005d98:	f002 f8de 	bl	8007f58 <lcd_wr_data>
    lcd_wr_data(0x00);
 8005d9c:	2000      	movs	r0, #0
 8005d9e:	f002 f8db 	bl	8007f58 <lcd_wr_data>

    lcd_wr_regno(0xB8);
 8005da2:	20b8      	movs	r0, #184	@ 0xb8
 8005da4:	f002 f8ec 	bl	8007f80 <lcd_wr_regno>
    lcd_wr_data(0x00);
 8005da8:	2000      	movs	r0, #0
 8005daa:	f002 f8d5 	bl	8007f58 <lcd_wr_data>
    lcd_wr_data(0x00);
 8005dae:	2000      	movs	r0, #0
 8005db0:	f002 f8d2 	bl	8007f58 <lcd_wr_data>
    lcd_wr_data(0x00);
 8005db4:	2000      	movs	r0, #0
 8005db6:	f002 f8cf 	bl	8007f58 <lcd_wr_data>
    lcd_wr_data(0x00);
 8005dba:	2000      	movs	r0, #0
 8005dbc:	f002 f8cc 	bl	8007f58 <lcd_wr_data>
    lcd_wr_data(0x00);
 8005dc0:	2000      	movs	r0, #0
 8005dc2:	f002 f8c9 	bl	8007f58 <lcd_wr_data>
    lcd_wr_data(0x00);
 8005dc6:	2000      	movs	r0, #0
 8005dc8:	f002 f8c6 	bl	8007f58 <lcd_wr_data>
    lcd_wr_data(0x00);
 8005dcc:	2000      	movs	r0, #0
 8005dce:	f002 f8c3 	bl	8007f58 <lcd_wr_data>
    lcd_wr_data(0x00);
 8005dd2:	2000      	movs	r0, #0
 8005dd4:	f002 f8c0 	bl	8007f58 <lcd_wr_data>

    lcd_wr_regno(0xBA);
 8005dd8:	20ba      	movs	r0, #186	@ 0xba
 8005dda:	f002 f8d1 	bl	8007f80 <lcd_wr_regno>
    lcd_wr_data(0x24);
 8005dde:	2024      	movs	r0, #36	@ 0x24
 8005de0:	f002 f8ba 	bl	8007f58 <lcd_wr_data>
    lcd_wr_data(0x00);
 8005de4:	2000      	movs	r0, #0
 8005de6:	f002 f8b7 	bl	8007f58 <lcd_wr_data>
    lcd_wr_data(0x00);
 8005dea:	2000      	movs	r0, #0
 8005dec:	f002 f8b4 	bl	8007f58 <lcd_wr_data>
    lcd_wr_data(0x00);
 8005df0:	2000      	movs	r0, #0
 8005df2:	f002 f8b1 	bl	8007f58 <lcd_wr_data>

    lcd_wr_regno(0xC1);
 8005df6:	20c1      	movs	r0, #193	@ 0xc1
 8005df8:	f002 f8c2 	bl	8007f80 <lcd_wr_regno>
    lcd_wr_data(0x20);
 8005dfc:	2020      	movs	r0, #32
 8005dfe:	f002 f8ab 	bl	8007f58 <lcd_wr_data>
    lcd_wr_data(0x00);
 8005e02:	2000      	movs	r0, #0
 8005e04:	f002 f8a8 	bl	8007f58 <lcd_wr_data>
    lcd_wr_data(0x54);
 8005e08:	2054      	movs	r0, #84	@ 0x54
 8005e0a:	f002 f8a5 	bl	8007f58 <lcd_wr_data>
    lcd_wr_data(0x00);
 8005e0e:	2000      	movs	r0, #0
 8005e10:	f002 f8a2 	bl	8007f58 <lcd_wr_data>
    lcd_wr_data(0xFF);
 8005e14:	20ff      	movs	r0, #255	@ 0xff
 8005e16:	f002 f89f 	bl	8007f58 <lcd_wr_data>
    lcd_wr_data(0x00);
 8005e1a:	2000      	movs	r0, #0
 8005e1c:	f002 f89c 	bl	8007f58 <lcd_wr_data>

    lcd_wr_regno(0xC2);
 8005e20:	20c2      	movs	r0, #194	@ 0xc2
 8005e22:	f002 f8ad 	bl	8007f80 <lcd_wr_regno>
    lcd_wr_data(0x0A);
 8005e26:	200a      	movs	r0, #10
 8005e28:	f002 f896 	bl	8007f58 <lcd_wr_data>
    lcd_wr_data(0x00);
 8005e2c:	2000      	movs	r0, #0
 8005e2e:	f002 f893 	bl	8007f58 <lcd_wr_data>
    lcd_wr_data(0x04);
 8005e32:	2004      	movs	r0, #4
 8005e34:	f002 f890 	bl	8007f58 <lcd_wr_data>
    lcd_wr_data(0x00);
 8005e38:	2000      	movs	r0, #0
 8005e3a:	f002 f88d 	bl	8007f58 <lcd_wr_data>

    lcd_wr_regno(0xC3);
 8005e3e:	20c3      	movs	r0, #195	@ 0xc3
 8005e40:	f002 f89e 	bl	8007f80 <lcd_wr_regno>
    lcd_wr_data(0x3C);
 8005e44:	203c      	movs	r0, #60	@ 0x3c
 8005e46:	f002 f887 	bl	8007f58 <lcd_wr_data>
    lcd_wr_data(0x00);
 8005e4a:	2000      	movs	r0, #0
 8005e4c:	f002 f884 	bl	8007f58 <lcd_wr_data>
    lcd_wr_data(0x3A);
 8005e50:	203a      	movs	r0, #58	@ 0x3a
 8005e52:	f002 f881 	bl	8007f58 <lcd_wr_data>
    lcd_wr_data(0x00);
 8005e56:	2000      	movs	r0, #0
 8005e58:	f002 f87e 	bl	8007f58 <lcd_wr_data>
    lcd_wr_data(0x39);
 8005e5c:	2039      	movs	r0, #57	@ 0x39
 8005e5e:	f002 f87b 	bl	8007f58 <lcd_wr_data>
    lcd_wr_data(0x00);
 8005e62:	2000      	movs	r0, #0
 8005e64:	f002 f878 	bl	8007f58 <lcd_wr_data>
    lcd_wr_data(0x37);
 8005e68:	2037      	movs	r0, #55	@ 0x37
 8005e6a:	f002 f875 	bl	8007f58 <lcd_wr_data>
    lcd_wr_data(0x00);
 8005e6e:	2000      	movs	r0, #0
 8005e70:	f002 f872 	bl	8007f58 <lcd_wr_data>
    lcd_wr_data(0x3C);
 8005e74:	203c      	movs	r0, #60	@ 0x3c
 8005e76:	f002 f86f 	bl	8007f58 <lcd_wr_data>
    lcd_wr_data(0x00);
 8005e7a:	2000      	movs	r0, #0
 8005e7c:	f002 f86c 	bl	8007f58 <lcd_wr_data>
    lcd_wr_data(0x36);
 8005e80:	2036      	movs	r0, #54	@ 0x36
 8005e82:	f002 f869 	bl	8007f58 <lcd_wr_data>
    lcd_wr_data(0x00);
 8005e86:	2000      	movs	r0, #0
 8005e88:	f002 f866 	bl	8007f58 <lcd_wr_data>
    lcd_wr_data(0x32);
 8005e8c:	2032      	movs	r0, #50	@ 0x32
 8005e8e:	f002 f863 	bl	8007f58 <lcd_wr_data>
    lcd_wr_data(0x00);
 8005e92:	2000      	movs	r0, #0
 8005e94:	f002 f860 	bl	8007f58 <lcd_wr_data>
    lcd_wr_data(0x2F);
 8005e98:	202f      	movs	r0, #47	@ 0x2f
 8005e9a:	f002 f85d 	bl	8007f58 <lcd_wr_data>
    lcd_wr_data(0x00);
 8005e9e:	2000      	movs	r0, #0
 8005ea0:	f002 f85a 	bl	8007f58 <lcd_wr_data>
    lcd_wr_data(0x2C);
 8005ea4:	202c      	movs	r0, #44	@ 0x2c
 8005ea6:	f002 f857 	bl	8007f58 <lcd_wr_data>
    lcd_wr_data(0x00);
 8005eaa:	2000      	movs	r0, #0
 8005eac:	f002 f854 	bl	8007f58 <lcd_wr_data>
    lcd_wr_data(0x29);
 8005eb0:	2029      	movs	r0, #41	@ 0x29
 8005eb2:	f002 f851 	bl	8007f58 <lcd_wr_data>
    lcd_wr_data(0x00);
 8005eb6:	2000      	movs	r0, #0
 8005eb8:	f002 f84e 	bl	8007f58 <lcd_wr_data>
    lcd_wr_data(0x26);
 8005ebc:	2026      	movs	r0, #38	@ 0x26
 8005ebe:	f002 f84b 	bl	8007f58 <lcd_wr_data>
    lcd_wr_data(0x00);
 8005ec2:	2000      	movs	r0, #0
 8005ec4:	f002 f848 	bl	8007f58 <lcd_wr_data>
    lcd_wr_data(0x24);
 8005ec8:	2024      	movs	r0, #36	@ 0x24
 8005eca:	f002 f845 	bl	8007f58 <lcd_wr_data>
    lcd_wr_data(0x00);
 8005ece:	2000      	movs	r0, #0
 8005ed0:	f002 f842 	bl	8007f58 <lcd_wr_data>
    lcd_wr_data(0x24);
 8005ed4:	2024      	movs	r0, #36	@ 0x24
 8005ed6:	f002 f83f 	bl	8007f58 <lcd_wr_data>
    lcd_wr_data(0x00);
 8005eda:	2000      	movs	r0, #0
 8005edc:	f002 f83c 	bl	8007f58 <lcd_wr_data>
    lcd_wr_data(0x23);
 8005ee0:	2023      	movs	r0, #35	@ 0x23
 8005ee2:	f002 f839 	bl	8007f58 <lcd_wr_data>
    lcd_wr_data(0x00);
 8005ee6:	2000      	movs	r0, #0
 8005ee8:	f002 f836 	bl	8007f58 <lcd_wr_data>
    lcd_wr_data(0x3C);
 8005eec:	203c      	movs	r0, #60	@ 0x3c
 8005eee:	f002 f833 	bl	8007f58 <lcd_wr_data>
    lcd_wr_data(0x00);
 8005ef2:	2000      	movs	r0, #0
 8005ef4:	f002 f830 	bl	8007f58 <lcd_wr_data>
    lcd_wr_data(0x36);
 8005ef8:	2036      	movs	r0, #54	@ 0x36
 8005efa:	f002 f82d 	bl	8007f58 <lcd_wr_data>
    lcd_wr_data(0x00);
 8005efe:	2000      	movs	r0, #0
 8005f00:	f002 f82a 	bl	8007f58 <lcd_wr_data>
    lcd_wr_data(0x32);
 8005f04:	2032      	movs	r0, #50	@ 0x32
 8005f06:	f002 f827 	bl	8007f58 <lcd_wr_data>
    lcd_wr_data(0x00);
 8005f0a:	2000      	movs	r0, #0
 8005f0c:	f002 f824 	bl	8007f58 <lcd_wr_data>
    lcd_wr_data(0x2F);
 8005f10:	202f      	movs	r0, #47	@ 0x2f
 8005f12:	f002 f821 	bl	8007f58 <lcd_wr_data>
    lcd_wr_data(0x00);
 8005f16:	2000      	movs	r0, #0
 8005f18:	f002 f81e 	bl	8007f58 <lcd_wr_data>
    lcd_wr_data(0x2C);
 8005f1c:	202c      	movs	r0, #44	@ 0x2c
 8005f1e:	f002 f81b 	bl	8007f58 <lcd_wr_data>
    lcd_wr_data(0x00);
 8005f22:	2000      	movs	r0, #0
 8005f24:	f002 f818 	bl	8007f58 <lcd_wr_data>
    lcd_wr_data(0x29);
 8005f28:	2029      	movs	r0, #41	@ 0x29
 8005f2a:	f002 f815 	bl	8007f58 <lcd_wr_data>
    lcd_wr_data(0x00);
 8005f2e:	2000      	movs	r0, #0
 8005f30:	f002 f812 	bl	8007f58 <lcd_wr_data>
    lcd_wr_data(0x26);
 8005f34:	2026      	movs	r0, #38	@ 0x26
 8005f36:	f002 f80f 	bl	8007f58 <lcd_wr_data>
    lcd_wr_data(0x00);
 8005f3a:	2000      	movs	r0, #0
 8005f3c:	f002 f80c 	bl	8007f58 <lcd_wr_data>
    lcd_wr_data(0x24);
 8005f40:	2024      	movs	r0, #36	@ 0x24
 8005f42:	f002 f809 	bl	8007f58 <lcd_wr_data>
    lcd_wr_data(0x00);
 8005f46:	2000      	movs	r0, #0
 8005f48:	f002 f806 	bl	8007f58 <lcd_wr_data>
    lcd_wr_data(0x24);
 8005f4c:	2024      	movs	r0, #36	@ 0x24
 8005f4e:	f002 f803 	bl	8007f58 <lcd_wr_data>
    lcd_wr_data(0x00);
 8005f52:	2000      	movs	r0, #0
 8005f54:	f002 f800 	bl	8007f58 <lcd_wr_data>
    lcd_wr_data(0x23);
 8005f58:	2023      	movs	r0, #35	@ 0x23
 8005f5a:	f001 fffd 	bl	8007f58 <lcd_wr_data>
    lcd_wr_data(0x00);
 8005f5e:	2000      	movs	r0, #0
 8005f60:	f001 fffa 	bl	8007f58 <lcd_wr_data>

    lcd_wr_regno(0xC4);
 8005f64:	20c4      	movs	r0, #196	@ 0xc4
 8005f66:	f002 f80b 	bl	8007f80 <lcd_wr_regno>
    lcd_wr_data(0x62);
 8005f6a:	2062      	movs	r0, #98	@ 0x62
 8005f6c:	f001 fff4 	bl	8007f58 <lcd_wr_data>
    lcd_wr_data(0x00);
 8005f70:	2000      	movs	r0, #0
 8005f72:	f001 fff1 	bl	8007f58 <lcd_wr_data>
    lcd_wr_data(0x05);
 8005f76:	2005      	movs	r0, #5
 8005f78:	f001 ffee 	bl	8007f58 <lcd_wr_data>
    lcd_wr_data(0x00);
 8005f7c:	2000      	movs	r0, #0
 8005f7e:	f001 ffeb 	bl	8007f58 <lcd_wr_data>
    lcd_wr_data(0x84);
 8005f82:	2084      	movs	r0, #132	@ 0x84
 8005f84:	f001 ffe8 	bl	8007f58 <lcd_wr_data>
    lcd_wr_data(0x00);
 8005f88:	2000      	movs	r0, #0
 8005f8a:	f001 ffe5 	bl	8007f58 <lcd_wr_data>
    lcd_wr_data(0xF0);
 8005f8e:	20f0      	movs	r0, #240	@ 0xf0
 8005f90:	f001 ffe2 	bl	8007f58 <lcd_wr_data>
    lcd_wr_data(0x00);
 8005f94:	2000      	movs	r0, #0
 8005f96:	f001 ffdf 	bl	8007f58 <lcd_wr_data>
    lcd_wr_data(0x18);
 8005f9a:	2018      	movs	r0, #24
 8005f9c:	f001 ffdc 	bl	8007f58 <lcd_wr_data>
    lcd_wr_data(0x00);
 8005fa0:	2000      	movs	r0, #0
 8005fa2:	f001 ffd9 	bl	8007f58 <lcd_wr_data>
    lcd_wr_data(0xA4);
 8005fa6:	20a4      	movs	r0, #164	@ 0xa4
 8005fa8:	f001 ffd6 	bl	8007f58 <lcd_wr_data>
    lcd_wr_data(0x00);
 8005fac:	2000      	movs	r0, #0
 8005fae:	f001 ffd3 	bl	8007f58 <lcd_wr_data>
    lcd_wr_data(0x18);
 8005fb2:	2018      	movs	r0, #24
 8005fb4:	f001 ffd0 	bl	8007f58 <lcd_wr_data>
    lcd_wr_data(0x00);
 8005fb8:	2000      	movs	r0, #0
 8005fba:	f001 ffcd 	bl	8007f58 <lcd_wr_data>
    lcd_wr_data(0x50);
 8005fbe:	2050      	movs	r0, #80	@ 0x50
 8005fc0:	f001 ffca 	bl	8007f58 <lcd_wr_data>
    lcd_wr_data(0x00);
 8005fc4:	2000      	movs	r0, #0
 8005fc6:	f001 ffc7 	bl	8007f58 <lcd_wr_data>
    lcd_wr_data(0x0C);
 8005fca:	200c      	movs	r0, #12
 8005fcc:	f001 ffc4 	bl	8007f58 <lcd_wr_data>
    lcd_wr_data(0x00);
 8005fd0:	2000      	movs	r0, #0
 8005fd2:	f001 ffc1 	bl	8007f58 <lcd_wr_data>
    lcd_wr_data(0x17);
 8005fd6:	2017      	movs	r0, #23
 8005fd8:	f001 ffbe 	bl	8007f58 <lcd_wr_data>
    lcd_wr_data(0x00);
 8005fdc:	2000      	movs	r0, #0
 8005fde:	f001 ffbb 	bl	8007f58 <lcd_wr_data>
    lcd_wr_data(0x95);
 8005fe2:	2095      	movs	r0, #149	@ 0x95
 8005fe4:	f001 ffb8 	bl	8007f58 <lcd_wr_data>
    lcd_wr_data(0x00);
 8005fe8:	2000      	movs	r0, #0
 8005fea:	f001 ffb5 	bl	8007f58 <lcd_wr_data>
    lcd_wr_data(0xF3);
 8005fee:	20f3      	movs	r0, #243	@ 0xf3
 8005ff0:	f001 ffb2 	bl	8007f58 <lcd_wr_data>
    lcd_wr_data(0x00);
 8005ff4:	2000      	movs	r0, #0
 8005ff6:	f001 ffaf 	bl	8007f58 <lcd_wr_data>
    lcd_wr_data(0xE6);
 8005ffa:	20e6      	movs	r0, #230	@ 0xe6
 8005ffc:	f001 ffac 	bl	8007f58 <lcd_wr_data>
    lcd_wr_data(0x00);
 8006000:	2000      	movs	r0, #0
 8006002:	f001 ffa9 	bl	8007f58 <lcd_wr_data>

    lcd_wr_regno(0xC5);
 8006006:	20c5      	movs	r0, #197	@ 0xc5
 8006008:	f001 ffba 	bl	8007f80 <lcd_wr_regno>
    lcd_wr_data(0x32);
 800600c:	2032      	movs	r0, #50	@ 0x32
 800600e:	f001 ffa3 	bl	8007f58 <lcd_wr_data>
    lcd_wr_data(0x00);
 8006012:	2000      	movs	r0, #0
 8006014:	f001 ffa0 	bl	8007f58 <lcd_wr_data>
    lcd_wr_data(0x44);
 8006018:	2044      	movs	r0, #68	@ 0x44
 800601a:	f001 ff9d 	bl	8007f58 <lcd_wr_data>
    lcd_wr_data(0x00);
 800601e:	2000      	movs	r0, #0
 8006020:	f001 ff9a 	bl	8007f58 <lcd_wr_data>
    lcd_wr_data(0x65);
 8006024:	2065      	movs	r0, #101	@ 0x65
 8006026:	f001 ff97 	bl	8007f58 <lcd_wr_data>
    lcd_wr_data(0x00);
 800602a:	2000      	movs	r0, #0
 800602c:	f001 ff94 	bl	8007f58 <lcd_wr_data>
    lcd_wr_data(0x76);
 8006030:	2076      	movs	r0, #118	@ 0x76
 8006032:	f001 ff91 	bl	8007f58 <lcd_wr_data>
    lcd_wr_data(0x00);
 8006036:	2000      	movs	r0, #0
 8006038:	f001 ff8e 	bl	8007f58 <lcd_wr_data>
    lcd_wr_data(0x88);
 800603c:	2088      	movs	r0, #136	@ 0x88
 800603e:	f001 ff8b 	bl	8007f58 <lcd_wr_data>
    lcd_wr_data(0x00);
 8006042:	2000      	movs	r0, #0
 8006044:	f001 ff88 	bl	8007f58 <lcd_wr_data>

    lcd_wr_regno(0xC6);
 8006048:	20c6      	movs	r0, #198	@ 0xc6
 800604a:	f001 ff99 	bl	8007f80 <lcd_wr_regno>
    lcd_wr_data(0x20);
 800604e:	2020      	movs	r0, #32
 8006050:	f001 ff82 	bl	8007f58 <lcd_wr_data>
    lcd_wr_data(0x00);
 8006054:	2000      	movs	r0, #0
 8006056:	f001 ff7f 	bl	8007f58 <lcd_wr_data>
    lcd_wr_data(0x17);
 800605a:	2017      	movs	r0, #23
 800605c:	f001 ff7c 	bl	8007f58 <lcd_wr_data>
    lcd_wr_data(0x00);
 8006060:	2000      	movs	r0, #0
 8006062:	f001 ff79 	bl	8007f58 <lcd_wr_data>
    lcd_wr_data(0x01);
 8006066:	2001      	movs	r0, #1
 8006068:	f001 ff76 	bl	8007f58 <lcd_wr_data>
    lcd_wr_data(0x00);
 800606c:	2000      	movs	r0, #0
 800606e:	f001 ff73 	bl	8007f58 <lcd_wr_data>

    lcd_wr_regno(0xC7);
 8006072:	20c7      	movs	r0, #199	@ 0xc7
 8006074:	f001 ff84 	bl	8007f80 <lcd_wr_regno>
    lcd_wr_data(0x00);
 8006078:	2000      	movs	r0, #0
 800607a:	f001 ff6d 	bl	8007f58 <lcd_wr_data>
    lcd_wr_data(0x00);
 800607e:	2000      	movs	r0, #0
 8006080:	f001 ff6a 	bl	8007f58 <lcd_wr_data>
    lcd_wr_data(0x00);
 8006084:	2000      	movs	r0, #0
 8006086:	f001 ff67 	bl	8007f58 <lcd_wr_data>
    lcd_wr_data(0x00);
 800608a:	2000      	movs	r0, #0
 800608c:	f001 ff64 	bl	8007f58 <lcd_wr_data>

    lcd_wr_regno(0xC8);
 8006090:	20c8      	movs	r0, #200	@ 0xc8
 8006092:	f001 ff75 	bl	8007f80 <lcd_wr_regno>
    lcd_wr_data(0x00);
 8006096:	2000      	movs	r0, #0
 8006098:	f001 ff5e 	bl	8007f58 <lcd_wr_data>
    lcd_wr_data(0x00);
 800609c:	2000      	movs	r0, #0
 800609e:	f001 ff5b 	bl	8007f58 <lcd_wr_data>
    lcd_wr_data(0x00);
 80060a2:	2000      	movs	r0, #0
 80060a4:	f001 ff58 	bl	8007f58 <lcd_wr_data>
    lcd_wr_data(0x00);
 80060a8:	2000      	movs	r0, #0
 80060aa:	f001 ff55 	bl	8007f58 <lcd_wr_data>

    lcd_wr_regno(0xC9);
 80060ae:	20c9      	movs	r0, #201	@ 0xc9
 80060b0:	f001 ff66 	bl	8007f80 <lcd_wr_regno>
    lcd_wr_data(0x00);
 80060b4:	2000      	movs	r0, #0
 80060b6:	f001 ff4f 	bl	8007f58 <lcd_wr_data>
    lcd_wr_data(0x00);
 80060ba:	2000      	movs	r0, #0
 80060bc:	f001 ff4c 	bl	8007f58 <lcd_wr_data>
    lcd_wr_data(0x00);
 80060c0:	2000      	movs	r0, #0
 80060c2:	f001 ff49 	bl	8007f58 <lcd_wr_data>
    lcd_wr_data(0x00);
 80060c6:	2000      	movs	r0, #0
 80060c8:	f001 ff46 	bl	8007f58 <lcd_wr_data>
    lcd_wr_data(0x00);
 80060cc:	2000      	movs	r0, #0
 80060ce:	f001 ff43 	bl	8007f58 <lcd_wr_data>
    lcd_wr_data(0x00);
 80060d2:	2000      	movs	r0, #0
 80060d4:	f001 ff40 	bl	8007f58 <lcd_wr_data>
    lcd_wr_data(0x00);
 80060d8:	2000      	movs	r0, #0
 80060da:	f001 ff3d 	bl	8007f58 <lcd_wr_data>
    lcd_wr_data(0x00);
 80060de:	2000      	movs	r0, #0
 80060e0:	f001 ff3a 	bl	8007f58 <lcd_wr_data>
    lcd_wr_data(0x00);
 80060e4:	2000      	movs	r0, #0
 80060e6:	f001 ff37 	bl	8007f58 <lcd_wr_data>
    lcd_wr_data(0x00);
 80060ea:	2000      	movs	r0, #0
 80060ec:	f001 ff34 	bl	8007f58 <lcd_wr_data>
    lcd_wr_data(0x00);
 80060f0:	2000      	movs	r0, #0
 80060f2:	f001 ff31 	bl	8007f58 <lcd_wr_data>
    lcd_wr_data(0x00);
 80060f6:	2000      	movs	r0, #0
 80060f8:	f001 ff2e 	bl	8007f58 <lcd_wr_data>
    lcd_wr_data(0x00);
 80060fc:	2000      	movs	r0, #0
 80060fe:	f001 ff2b 	bl	8007f58 <lcd_wr_data>
    lcd_wr_data(0x00);
 8006102:	2000      	movs	r0, #0
 8006104:	f001 ff28 	bl	8007f58 <lcd_wr_data>
    lcd_wr_data(0x00);
 8006108:	2000      	movs	r0, #0
 800610a:	f001 ff25 	bl	8007f58 <lcd_wr_data>
    lcd_wr_data(0x00);
 800610e:	2000      	movs	r0, #0
 8006110:	f001 ff22 	bl	8007f58 <lcd_wr_data>

    lcd_wr_regno(0xE0);
 8006114:	20e0      	movs	r0, #224	@ 0xe0
 8006116:	f001 ff33 	bl	8007f80 <lcd_wr_regno>
    lcd_wr_data(0x16);
 800611a:	2016      	movs	r0, #22
 800611c:	f001 ff1c 	bl	8007f58 <lcd_wr_data>
    lcd_wr_data(0x00);
 8006120:	2000      	movs	r0, #0
 8006122:	f001 ff19 	bl	8007f58 <lcd_wr_data>
    lcd_wr_data(0x1C);
 8006126:	201c      	movs	r0, #28
 8006128:	f001 ff16 	bl	8007f58 <lcd_wr_data>
    lcd_wr_data(0x00);
 800612c:	2000      	movs	r0, #0
 800612e:	f001 ff13 	bl	8007f58 <lcd_wr_data>
    lcd_wr_data(0x21);
 8006132:	2021      	movs	r0, #33	@ 0x21
 8006134:	f001 ff10 	bl	8007f58 <lcd_wr_data>
    lcd_wr_data(0x00);
 8006138:	2000      	movs	r0, #0
 800613a:	f001 ff0d 	bl	8007f58 <lcd_wr_data>
    lcd_wr_data(0x36);
 800613e:	2036      	movs	r0, #54	@ 0x36
 8006140:	f001 ff0a 	bl	8007f58 <lcd_wr_data>
    lcd_wr_data(0x00);
 8006144:	2000      	movs	r0, #0
 8006146:	f001 ff07 	bl	8007f58 <lcd_wr_data>
    lcd_wr_data(0x46);
 800614a:	2046      	movs	r0, #70	@ 0x46
 800614c:	f001 ff04 	bl	8007f58 <lcd_wr_data>
    lcd_wr_data(0x00);
 8006150:	2000      	movs	r0, #0
 8006152:	f001 ff01 	bl	8007f58 <lcd_wr_data>
    lcd_wr_data(0x52);
 8006156:	2052      	movs	r0, #82	@ 0x52
 8006158:	f001 fefe 	bl	8007f58 <lcd_wr_data>
    lcd_wr_data(0x00);
 800615c:	2000      	movs	r0, #0
 800615e:	f001 fefb 	bl	8007f58 <lcd_wr_data>
    lcd_wr_data(0x64);
 8006162:	2064      	movs	r0, #100	@ 0x64
 8006164:	f001 fef8 	bl	8007f58 <lcd_wr_data>
    lcd_wr_data(0x00);
 8006168:	2000      	movs	r0, #0
 800616a:	f001 fef5 	bl	8007f58 <lcd_wr_data>
    lcd_wr_data(0x7A);
 800616e:	207a      	movs	r0, #122	@ 0x7a
 8006170:	f001 fef2 	bl	8007f58 <lcd_wr_data>
    lcd_wr_data(0x00);
 8006174:	2000      	movs	r0, #0
 8006176:	f001 feef 	bl	8007f58 <lcd_wr_data>
    lcd_wr_data(0x8B);
 800617a:	208b      	movs	r0, #139	@ 0x8b
 800617c:	f001 feec 	bl	8007f58 <lcd_wr_data>
    lcd_wr_data(0x00);
 8006180:	2000      	movs	r0, #0
 8006182:	f001 fee9 	bl	8007f58 <lcd_wr_data>
    lcd_wr_data(0x99);
 8006186:	2099      	movs	r0, #153	@ 0x99
 8006188:	f001 fee6 	bl	8007f58 <lcd_wr_data>
    lcd_wr_data(0x00);
 800618c:	2000      	movs	r0, #0
 800618e:	f001 fee3 	bl	8007f58 <lcd_wr_data>
    lcd_wr_data(0xA8);
 8006192:	20a8      	movs	r0, #168	@ 0xa8
 8006194:	f001 fee0 	bl	8007f58 <lcd_wr_data>
    lcd_wr_data(0x00);
 8006198:	2000      	movs	r0, #0
 800619a:	f001 fedd 	bl	8007f58 <lcd_wr_data>
    lcd_wr_data(0xB9);
 800619e:	20b9      	movs	r0, #185	@ 0xb9
 80061a0:	f001 feda 	bl	8007f58 <lcd_wr_data>
    lcd_wr_data(0x00);
 80061a4:	2000      	movs	r0, #0
 80061a6:	f001 fed7 	bl	8007f58 <lcd_wr_data>
    lcd_wr_data(0xC4);
 80061aa:	20c4      	movs	r0, #196	@ 0xc4
 80061ac:	f001 fed4 	bl	8007f58 <lcd_wr_data>
    lcd_wr_data(0x00);
 80061b0:	2000      	movs	r0, #0
 80061b2:	f001 fed1 	bl	8007f58 <lcd_wr_data>
    lcd_wr_data(0xCA);
 80061b6:	20ca      	movs	r0, #202	@ 0xca
 80061b8:	f001 fece 	bl	8007f58 <lcd_wr_data>
    lcd_wr_data(0x00);
 80061bc:	2000      	movs	r0, #0
 80061be:	f001 fecb 	bl	8007f58 <lcd_wr_data>
    lcd_wr_data(0xD2);
 80061c2:	20d2      	movs	r0, #210	@ 0xd2
 80061c4:	f001 fec8 	bl	8007f58 <lcd_wr_data>
    lcd_wr_data(0x00);
 80061c8:	2000      	movs	r0, #0
 80061ca:	f001 fec5 	bl	8007f58 <lcd_wr_data>
    lcd_wr_data(0xD9);
 80061ce:	20d9      	movs	r0, #217	@ 0xd9
 80061d0:	f001 fec2 	bl	8007f58 <lcd_wr_data>
    lcd_wr_data(0x00);
 80061d4:	2000      	movs	r0, #0
 80061d6:	f001 febf 	bl	8007f58 <lcd_wr_data>
    lcd_wr_data(0xE0);
 80061da:	20e0      	movs	r0, #224	@ 0xe0
 80061dc:	f001 febc 	bl	8007f58 <lcd_wr_data>
    lcd_wr_data(0x00);
 80061e0:	2000      	movs	r0, #0
 80061e2:	f001 feb9 	bl	8007f58 <lcd_wr_data>
    lcd_wr_data(0xF3);
 80061e6:	20f3      	movs	r0, #243	@ 0xf3
 80061e8:	f001 feb6 	bl	8007f58 <lcd_wr_data>
    lcd_wr_data(0x00);
 80061ec:	2000      	movs	r0, #0
 80061ee:	f001 feb3 	bl	8007f58 <lcd_wr_data>

    lcd_wr_regno(0xE1);
 80061f2:	20e1      	movs	r0, #225	@ 0xe1
 80061f4:	f001 fec4 	bl	8007f80 <lcd_wr_regno>
    lcd_wr_data(0x16);
 80061f8:	2016      	movs	r0, #22
 80061fa:	f001 fead 	bl	8007f58 <lcd_wr_data>
    lcd_wr_data(0x00);
 80061fe:	2000      	movs	r0, #0
 8006200:	f001 feaa 	bl	8007f58 <lcd_wr_data>
    lcd_wr_data(0x1C);
 8006204:	201c      	movs	r0, #28
 8006206:	f001 fea7 	bl	8007f58 <lcd_wr_data>
    lcd_wr_data(0x00);
 800620a:	2000      	movs	r0, #0
 800620c:	f001 fea4 	bl	8007f58 <lcd_wr_data>
    lcd_wr_data(0x22);
 8006210:	2022      	movs	r0, #34	@ 0x22
 8006212:	f001 fea1 	bl	8007f58 <lcd_wr_data>
    lcd_wr_data(0x00);
 8006216:	2000      	movs	r0, #0
 8006218:	f001 fe9e 	bl	8007f58 <lcd_wr_data>
    lcd_wr_data(0x36);
 800621c:	2036      	movs	r0, #54	@ 0x36
 800621e:	f001 fe9b 	bl	8007f58 <lcd_wr_data>
    lcd_wr_data(0x00);
 8006222:	2000      	movs	r0, #0
 8006224:	f001 fe98 	bl	8007f58 <lcd_wr_data>
    lcd_wr_data(0x45);
 8006228:	2045      	movs	r0, #69	@ 0x45
 800622a:	f001 fe95 	bl	8007f58 <lcd_wr_data>
    lcd_wr_data(0x00);
 800622e:	2000      	movs	r0, #0
 8006230:	f001 fe92 	bl	8007f58 <lcd_wr_data>
    lcd_wr_data(0x52);
 8006234:	2052      	movs	r0, #82	@ 0x52
 8006236:	f001 fe8f 	bl	8007f58 <lcd_wr_data>
    lcd_wr_data(0x00);
 800623a:	2000      	movs	r0, #0
 800623c:	f001 fe8c 	bl	8007f58 <lcd_wr_data>
    lcd_wr_data(0x64);
 8006240:	2064      	movs	r0, #100	@ 0x64
 8006242:	f001 fe89 	bl	8007f58 <lcd_wr_data>
    lcd_wr_data(0x00);
 8006246:	2000      	movs	r0, #0
 8006248:	f001 fe86 	bl	8007f58 <lcd_wr_data>
    lcd_wr_data(0x7A);
 800624c:	207a      	movs	r0, #122	@ 0x7a
 800624e:	f001 fe83 	bl	8007f58 <lcd_wr_data>
    lcd_wr_data(0x00);
 8006252:	2000      	movs	r0, #0
 8006254:	f001 fe80 	bl	8007f58 <lcd_wr_data>
    lcd_wr_data(0x8B);
 8006258:	208b      	movs	r0, #139	@ 0x8b
 800625a:	f001 fe7d 	bl	8007f58 <lcd_wr_data>
    lcd_wr_data(0x00);
 800625e:	2000      	movs	r0, #0
 8006260:	f001 fe7a 	bl	8007f58 <lcd_wr_data>
    lcd_wr_data(0x99);
 8006264:	2099      	movs	r0, #153	@ 0x99
 8006266:	f001 fe77 	bl	8007f58 <lcd_wr_data>
    lcd_wr_data(0x00);
 800626a:	2000      	movs	r0, #0
 800626c:	f001 fe74 	bl	8007f58 <lcd_wr_data>
    lcd_wr_data(0xA8);
 8006270:	20a8      	movs	r0, #168	@ 0xa8
 8006272:	f001 fe71 	bl	8007f58 <lcd_wr_data>
    lcd_wr_data(0x00);
 8006276:	2000      	movs	r0, #0
 8006278:	f001 fe6e 	bl	8007f58 <lcd_wr_data>
    lcd_wr_data(0xB9);
 800627c:	20b9      	movs	r0, #185	@ 0xb9
 800627e:	f001 fe6b 	bl	8007f58 <lcd_wr_data>
    lcd_wr_data(0x00);
 8006282:	2000      	movs	r0, #0
 8006284:	f001 fe68 	bl	8007f58 <lcd_wr_data>
    lcd_wr_data(0xC4);
 8006288:	20c4      	movs	r0, #196	@ 0xc4
 800628a:	f001 fe65 	bl	8007f58 <lcd_wr_data>
    lcd_wr_data(0x00);
 800628e:	2000      	movs	r0, #0
 8006290:	f001 fe62 	bl	8007f58 <lcd_wr_data>
    lcd_wr_data(0xCA);
 8006294:	20ca      	movs	r0, #202	@ 0xca
 8006296:	f001 fe5f 	bl	8007f58 <lcd_wr_data>
    lcd_wr_data(0x00);
 800629a:	2000      	movs	r0, #0
 800629c:	f001 fe5c 	bl	8007f58 <lcd_wr_data>
    lcd_wr_data(0xD2);
 80062a0:	20d2      	movs	r0, #210	@ 0xd2
 80062a2:	f001 fe59 	bl	8007f58 <lcd_wr_data>
    lcd_wr_data(0x00);
 80062a6:	2000      	movs	r0, #0
 80062a8:	f001 fe56 	bl	8007f58 <lcd_wr_data>
    lcd_wr_data(0xD8);
 80062ac:	20d8      	movs	r0, #216	@ 0xd8
 80062ae:	f001 fe53 	bl	8007f58 <lcd_wr_data>
    lcd_wr_data(0x00);
 80062b2:	2000      	movs	r0, #0
 80062b4:	f001 fe50 	bl	8007f58 <lcd_wr_data>
    lcd_wr_data(0xE0);
 80062b8:	20e0      	movs	r0, #224	@ 0xe0
 80062ba:	f001 fe4d 	bl	8007f58 <lcd_wr_data>
    lcd_wr_data(0x00);
 80062be:	2000      	movs	r0, #0
 80062c0:	f001 fe4a 	bl	8007f58 <lcd_wr_data>
    lcd_wr_data(0xF3);
 80062c4:	20f3      	movs	r0, #243	@ 0xf3
 80062c6:	f001 fe47 	bl	8007f58 <lcd_wr_data>
    lcd_wr_data(0x00);
 80062ca:	2000      	movs	r0, #0
 80062cc:	f001 fe44 	bl	8007f58 <lcd_wr_data>

    lcd_wr_regno(0xE2);
 80062d0:	20e2      	movs	r0, #226	@ 0xe2
 80062d2:	f001 fe55 	bl	8007f80 <lcd_wr_regno>
    lcd_wr_data(0x05);
 80062d6:	2005      	movs	r0, #5
 80062d8:	f001 fe3e 	bl	8007f58 <lcd_wr_data>
    lcd_wr_data(0x00);
 80062dc:	2000      	movs	r0, #0
 80062de:	f001 fe3b 	bl	8007f58 <lcd_wr_data>
    lcd_wr_data(0x0B);
 80062e2:	200b      	movs	r0, #11
 80062e4:	f001 fe38 	bl	8007f58 <lcd_wr_data>
    lcd_wr_data(0x00);
 80062e8:	2000      	movs	r0, #0
 80062ea:	f001 fe35 	bl	8007f58 <lcd_wr_data>
    lcd_wr_data(0x1B);
 80062ee:	201b      	movs	r0, #27
 80062f0:	f001 fe32 	bl	8007f58 <lcd_wr_data>
    lcd_wr_data(0x00);
 80062f4:	2000      	movs	r0, #0
 80062f6:	f001 fe2f 	bl	8007f58 <lcd_wr_data>
    lcd_wr_data(0x34);
 80062fa:	2034      	movs	r0, #52	@ 0x34
 80062fc:	f001 fe2c 	bl	8007f58 <lcd_wr_data>
    lcd_wr_data(0x00);
 8006300:	2000      	movs	r0, #0
 8006302:	f001 fe29 	bl	8007f58 <lcd_wr_data>
    lcd_wr_data(0x44);
 8006306:	2044      	movs	r0, #68	@ 0x44
 8006308:	f001 fe26 	bl	8007f58 <lcd_wr_data>
    lcd_wr_data(0x00);
 800630c:	2000      	movs	r0, #0
 800630e:	f001 fe23 	bl	8007f58 <lcd_wr_data>
    lcd_wr_data(0x4F);
 8006312:	204f      	movs	r0, #79	@ 0x4f
 8006314:	f001 fe20 	bl	8007f58 <lcd_wr_data>
    lcd_wr_data(0x00);
 8006318:	2000      	movs	r0, #0
 800631a:	f001 fe1d 	bl	8007f58 <lcd_wr_data>
    lcd_wr_data(0x61);
 800631e:	2061      	movs	r0, #97	@ 0x61
 8006320:	f001 fe1a 	bl	8007f58 <lcd_wr_data>
    lcd_wr_data(0x00);
 8006324:	2000      	movs	r0, #0
 8006326:	f001 fe17 	bl	8007f58 <lcd_wr_data>
    lcd_wr_data(0x79);
 800632a:	2079      	movs	r0, #121	@ 0x79
 800632c:	f001 fe14 	bl	8007f58 <lcd_wr_data>
    lcd_wr_data(0x00);
 8006330:	2000      	movs	r0, #0
 8006332:	f001 fe11 	bl	8007f58 <lcd_wr_data>
    lcd_wr_data(0x88);
 8006336:	2088      	movs	r0, #136	@ 0x88
 8006338:	f001 fe0e 	bl	8007f58 <lcd_wr_data>
    lcd_wr_data(0x00);
 800633c:	2000      	movs	r0, #0
 800633e:	f001 fe0b 	bl	8007f58 <lcd_wr_data>
    lcd_wr_data(0x97);
 8006342:	2097      	movs	r0, #151	@ 0x97
 8006344:	f001 fe08 	bl	8007f58 <lcd_wr_data>
    lcd_wr_data(0x00);
 8006348:	2000      	movs	r0, #0
 800634a:	f001 fe05 	bl	8007f58 <lcd_wr_data>
    lcd_wr_data(0xA6);
 800634e:	20a6      	movs	r0, #166	@ 0xa6
 8006350:	f001 fe02 	bl	8007f58 <lcd_wr_data>
    lcd_wr_data(0x00);
 8006354:	2000      	movs	r0, #0
 8006356:	f001 fdff 	bl	8007f58 <lcd_wr_data>
    lcd_wr_data(0xB7);
 800635a:	20b7      	movs	r0, #183	@ 0xb7
 800635c:	f001 fdfc 	bl	8007f58 <lcd_wr_data>
    lcd_wr_data(0x00);
 8006360:	2000      	movs	r0, #0
 8006362:	f001 fdf9 	bl	8007f58 <lcd_wr_data>
    lcd_wr_data(0xC2);
 8006366:	20c2      	movs	r0, #194	@ 0xc2
 8006368:	f001 fdf6 	bl	8007f58 <lcd_wr_data>
    lcd_wr_data(0x00);
 800636c:	2000      	movs	r0, #0
 800636e:	f001 fdf3 	bl	8007f58 <lcd_wr_data>
    lcd_wr_data(0xC7);
 8006372:	20c7      	movs	r0, #199	@ 0xc7
 8006374:	f001 fdf0 	bl	8007f58 <lcd_wr_data>
    lcd_wr_data(0x00);
 8006378:	2000      	movs	r0, #0
 800637a:	f001 fded 	bl	8007f58 <lcd_wr_data>
    lcd_wr_data(0xD1);
 800637e:	20d1      	movs	r0, #209	@ 0xd1
 8006380:	f001 fdea 	bl	8007f58 <lcd_wr_data>
    lcd_wr_data(0x00);
 8006384:	2000      	movs	r0, #0
 8006386:	f001 fde7 	bl	8007f58 <lcd_wr_data>
    lcd_wr_data(0xD6);
 800638a:	20d6      	movs	r0, #214	@ 0xd6
 800638c:	f001 fde4 	bl	8007f58 <lcd_wr_data>
    lcd_wr_data(0x00);
 8006390:	2000      	movs	r0, #0
 8006392:	f001 fde1 	bl	8007f58 <lcd_wr_data>
    lcd_wr_data(0xDD);
 8006396:	20dd      	movs	r0, #221	@ 0xdd
 8006398:	f001 fdde 	bl	8007f58 <lcd_wr_data>
    lcd_wr_data(0x00);
 800639c:	2000      	movs	r0, #0
 800639e:	f001 fddb 	bl	8007f58 <lcd_wr_data>
    lcd_wr_data(0xF3);
 80063a2:	20f3      	movs	r0, #243	@ 0xf3
 80063a4:	f001 fdd8 	bl	8007f58 <lcd_wr_data>
    lcd_wr_data(0x00);
 80063a8:	2000      	movs	r0, #0
 80063aa:	f001 fdd5 	bl	8007f58 <lcd_wr_data>
    lcd_wr_regno(0xE3);
 80063ae:	20e3      	movs	r0, #227	@ 0xe3
 80063b0:	f001 fde6 	bl	8007f80 <lcd_wr_regno>
    lcd_wr_data(0x05);
 80063b4:	2005      	movs	r0, #5
 80063b6:	f001 fdcf 	bl	8007f58 <lcd_wr_data>
    lcd_wr_data(0x00);
 80063ba:	2000      	movs	r0, #0
 80063bc:	f001 fdcc 	bl	8007f58 <lcd_wr_data>
    lcd_wr_data(0xA);
 80063c0:	200a      	movs	r0, #10
 80063c2:	f001 fdc9 	bl	8007f58 <lcd_wr_data>
    lcd_wr_data(0x00);
 80063c6:	2000      	movs	r0, #0
 80063c8:	f001 fdc6 	bl	8007f58 <lcd_wr_data>
    lcd_wr_data(0x1C);
 80063cc:	201c      	movs	r0, #28
 80063ce:	f001 fdc3 	bl	8007f58 <lcd_wr_data>
    lcd_wr_data(0x00);
 80063d2:	2000      	movs	r0, #0
 80063d4:	f001 fdc0 	bl	8007f58 <lcd_wr_data>
    lcd_wr_data(0x33);
 80063d8:	2033      	movs	r0, #51	@ 0x33
 80063da:	f001 fdbd 	bl	8007f58 <lcd_wr_data>
    lcd_wr_data(0x00);
 80063de:	2000      	movs	r0, #0
 80063e0:	f001 fdba 	bl	8007f58 <lcd_wr_data>
    lcd_wr_data(0x44);
 80063e4:	2044      	movs	r0, #68	@ 0x44
 80063e6:	f001 fdb7 	bl	8007f58 <lcd_wr_data>
    lcd_wr_data(0x00);
 80063ea:	2000      	movs	r0, #0
 80063ec:	f001 fdb4 	bl	8007f58 <lcd_wr_data>
    lcd_wr_data(0x50);
 80063f0:	2050      	movs	r0, #80	@ 0x50
 80063f2:	f001 fdb1 	bl	8007f58 <lcd_wr_data>
    lcd_wr_data(0x00);
 80063f6:	2000      	movs	r0, #0
 80063f8:	f001 fdae 	bl	8007f58 <lcd_wr_data>
    lcd_wr_data(0x62);
 80063fc:	2062      	movs	r0, #98	@ 0x62
 80063fe:	f001 fdab 	bl	8007f58 <lcd_wr_data>
    lcd_wr_data(0x00);
 8006402:	2000      	movs	r0, #0
 8006404:	f001 fda8 	bl	8007f58 <lcd_wr_data>
    lcd_wr_data(0x78);
 8006408:	2078      	movs	r0, #120	@ 0x78
 800640a:	f001 fda5 	bl	8007f58 <lcd_wr_data>
    lcd_wr_data(0x00);
 800640e:	2000      	movs	r0, #0
 8006410:	f001 fda2 	bl	8007f58 <lcd_wr_data>
    lcd_wr_data(0x88);
 8006414:	2088      	movs	r0, #136	@ 0x88
 8006416:	f001 fd9f 	bl	8007f58 <lcd_wr_data>
    lcd_wr_data(0x00);
 800641a:	2000      	movs	r0, #0
 800641c:	f001 fd9c 	bl	8007f58 <lcd_wr_data>
    lcd_wr_data(0x97);
 8006420:	2097      	movs	r0, #151	@ 0x97
 8006422:	f001 fd99 	bl	8007f58 <lcd_wr_data>
    lcd_wr_data(0x00);
 8006426:	2000      	movs	r0, #0
 8006428:	f001 fd96 	bl	8007f58 <lcd_wr_data>
    lcd_wr_data(0xA6);
 800642c:	20a6      	movs	r0, #166	@ 0xa6
 800642e:	f001 fd93 	bl	8007f58 <lcd_wr_data>
    lcd_wr_data(0x00);
 8006432:	2000      	movs	r0, #0
 8006434:	f001 fd90 	bl	8007f58 <lcd_wr_data>
    lcd_wr_data(0xB7);
 8006438:	20b7      	movs	r0, #183	@ 0xb7
 800643a:	f001 fd8d 	bl	8007f58 <lcd_wr_data>
    lcd_wr_data(0x00);
 800643e:	2000      	movs	r0, #0
 8006440:	f001 fd8a 	bl	8007f58 <lcd_wr_data>
    lcd_wr_data(0xC2);
 8006444:	20c2      	movs	r0, #194	@ 0xc2
 8006446:	f001 fd87 	bl	8007f58 <lcd_wr_data>
    lcd_wr_data(0x00);
 800644a:	2000      	movs	r0, #0
 800644c:	f001 fd84 	bl	8007f58 <lcd_wr_data>
    lcd_wr_data(0xC7);
 8006450:	20c7      	movs	r0, #199	@ 0xc7
 8006452:	f001 fd81 	bl	8007f58 <lcd_wr_data>
    lcd_wr_data(0x00);
 8006456:	2000      	movs	r0, #0
 8006458:	f001 fd7e 	bl	8007f58 <lcd_wr_data>
    lcd_wr_data(0xD1);
 800645c:	20d1      	movs	r0, #209	@ 0xd1
 800645e:	f001 fd7b 	bl	8007f58 <lcd_wr_data>
    lcd_wr_data(0x00);
 8006462:	2000      	movs	r0, #0
 8006464:	f001 fd78 	bl	8007f58 <lcd_wr_data>
    lcd_wr_data(0xD5);
 8006468:	20d5      	movs	r0, #213	@ 0xd5
 800646a:	f001 fd75 	bl	8007f58 <lcd_wr_data>
    lcd_wr_data(0x00);
 800646e:	2000      	movs	r0, #0
 8006470:	f001 fd72 	bl	8007f58 <lcd_wr_data>
    lcd_wr_data(0xDD);
 8006474:	20dd      	movs	r0, #221	@ 0xdd
 8006476:	f001 fd6f 	bl	8007f58 <lcd_wr_data>
    lcd_wr_data(0x00);
 800647a:	2000      	movs	r0, #0
 800647c:	f001 fd6c 	bl	8007f58 <lcd_wr_data>
    lcd_wr_data(0xF3);
 8006480:	20f3      	movs	r0, #243	@ 0xf3
 8006482:	f001 fd69 	bl	8007f58 <lcd_wr_data>
    lcd_wr_data(0x00);
 8006486:	2000      	movs	r0, #0
 8006488:	f001 fd66 	bl	8007f58 <lcd_wr_data>

    lcd_wr_regno(0xE4);
 800648c:	20e4      	movs	r0, #228	@ 0xe4
 800648e:	f001 fd77 	bl	8007f80 <lcd_wr_regno>
    lcd_wr_data(0x01);
 8006492:	2001      	movs	r0, #1
 8006494:	f001 fd60 	bl	8007f58 <lcd_wr_data>
    lcd_wr_data(0x00);
 8006498:	2000      	movs	r0, #0
 800649a:	f001 fd5d 	bl	8007f58 <lcd_wr_data>
    lcd_wr_data(0x01);
 800649e:	2001      	movs	r0, #1
 80064a0:	f001 fd5a 	bl	8007f58 <lcd_wr_data>
    lcd_wr_data(0x00);
 80064a4:	2000      	movs	r0, #0
 80064a6:	f001 fd57 	bl	8007f58 <lcd_wr_data>
    lcd_wr_data(0x02);
 80064aa:	2002      	movs	r0, #2
 80064ac:	f001 fd54 	bl	8007f58 <lcd_wr_data>
    lcd_wr_data(0x00);
 80064b0:	2000      	movs	r0, #0
 80064b2:	f001 fd51 	bl	8007f58 <lcd_wr_data>
    lcd_wr_data(0x2A);
 80064b6:	202a      	movs	r0, #42	@ 0x2a
 80064b8:	f001 fd4e 	bl	8007f58 <lcd_wr_data>
    lcd_wr_data(0x00);
 80064bc:	2000      	movs	r0, #0
 80064be:	f001 fd4b 	bl	8007f58 <lcd_wr_data>
    lcd_wr_data(0x3C);
 80064c2:	203c      	movs	r0, #60	@ 0x3c
 80064c4:	f001 fd48 	bl	8007f58 <lcd_wr_data>
    lcd_wr_data(0x00);
 80064c8:	2000      	movs	r0, #0
 80064ca:	f001 fd45 	bl	8007f58 <lcd_wr_data>
    lcd_wr_data(0x4B);
 80064ce:	204b      	movs	r0, #75	@ 0x4b
 80064d0:	f001 fd42 	bl	8007f58 <lcd_wr_data>
    lcd_wr_data(0x00);
 80064d4:	2000      	movs	r0, #0
 80064d6:	f001 fd3f 	bl	8007f58 <lcd_wr_data>
    lcd_wr_data(0x5D);
 80064da:	205d      	movs	r0, #93	@ 0x5d
 80064dc:	f001 fd3c 	bl	8007f58 <lcd_wr_data>
    lcd_wr_data(0x00);
 80064e0:	2000      	movs	r0, #0
 80064e2:	f001 fd39 	bl	8007f58 <lcd_wr_data>
    lcd_wr_data(0x74);
 80064e6:	2074      	movs	r0, #116	@ 0x74
 80064e8:	f001 fd36 	bl	8007f58 <lcd_wr_data>
    lcd_wr_data(0x00);
 80064ec:	2000      	movs	r0, #0
 80064ee:	f001 fd33 	bl	8007f58 <lcd_wr_data>
    lcd_wr_data(0x84);
 80064f2:	2084      	movs	r0, #132	@ 0x84
 80064f4:	f001 fd30 	bl	8007f58 <lcd_wr_data>
    lcd_wr_data(0x00);
 80064f8:	2000      	movs	r0, #0
 80064fa:	f001 fd2d 	bl	8007f58 <lcd_wr_data>
    lcd_wr_data(0x93);
 80064fe:	2093      	movs	r0, #147	@ 0x93
 8006500:	f001 fd2a 	bl	8007f58 <lcd_wr_data>
    lcd_wr_data(0x00);
 8006504:	2000      	movs	r0, #0
 8006506:	f001 fd27 	bl	8007f58 <lcd_wr_data>
    lcd_wr_data(0xA2);
 800650a:	20a2      	movs	r0, #162	@ 0xa2
 800650c:	f001 fd24 	bl	8007f58 <lcd_wr_data>
    lcd_wr_data(0x00);
 8006510:	2000      	movs	r0, #0
 8006512:	f001 fd21 	bl	8007f58 <lcd_wr_data>
    lcd_wr_data(0xB3);
 8006516:	20b3      	movs	r0, #179	@ 0xb3
 8006518:	f001 fd1e 	bl	8007f58 <lcd_wr_data>
    lcd_wr_data(0x00);
 800651c:	2000      	movs	r0, #0
 800651e:	f001 fd1b 	bl	8007f58 <lcd_wr_data>
    lcd_wr_data(0xBE);
 8006522:	20be      	movs	r0, #190	@ 0xbe
 8006524:	f001 fd18 	bl	8007f58 <lcd_wr_data>
    lcd_wr_data(0x00);
 8006528:	2000      	movs	r0, #0
 800652a:	f001 fd15 	bl	8007f58 <lcd_wr_data>
    lcd_wr_data(0xC4);
 800652e:	20c4      	movs	r0, #196	@ 0xc4
 8006530:	f001 fd12 	bl	8007f58 <lcd_wr_data>
    lcd_wr_data(0x00);
 8006534:	2000      	movs	r0, #0
 8006536:	f001 fd0f 	bl	8007f58 <lcd_wr_data>
    lcd_wr_data(0xCD);
 800653a:	20cd      	movs	r0, #205	@ 0xcd
 800653c:	f001 fd0c 	bl	8007f58 <lcd_wr_data>
    lcd_wr_data(0x00);
 8006540:	2000      	movs	r0, #0
 8006542:	f001 fd09 	bl	8007f58 <lcd_wr_data>
    lcd_wr_data(0xD3);
 8006546:	20d3      	movs	r0, #211	@ 0xd3
 8006548:	f001 fd06 	bl	8007f58 <lcd_wr_data>
    lcd_wr_data(0x00);
 800654c:	2000      	movs	r0, #0
 800654e:	f001 fd03 	bl	8007f58 <lcd_wr_data>
    lcd_wr_data(0xDD);
 8006552:	20dd      	movs	r0, #221	@ 0xdd
 8006554:	f001 fd00 	bl	8007f58 <lcd_wr_data>
    lcd_wr_data(0x00);
 8006558:	2000      	movs	r0, #0
 800655a:	f001 fcfd 	bl	8007f58 <lcd_wr_data>
    lcd_wr_data(0xF3);
 800655e:	20f3      	movs	r0, #243	@ 0xf3
 8006560:	f001 fcfa 	bl	8007f58 <lcd_wr_data>
    lcd_wr_data(0x00);
 8006564:	2000      	movs	r0, #0
 8006566:	f001 fcf7 	bl	8007f58 <lcd_wr_data>
    lcd_wr_regno(0xE5);
 800656a:	20e5      	movs	r0, #229	@ 0xe5
 800656c:	f001 fd08 	bl	8007f80 <lcd_wr_regno>
    lcd_wr_data(0x00);
 8006570:	2000      	movs	r0, #0
 8006572:	f001 fcf1 	bl	8007f58 <lcd_wr_data>
    lcd_wr_data(0x00);
 8006576:	2000      	movs	r0, #0
 8006578:	f001 fcee 	bl	8007f58 <lcd_wr_data>
    lcd_wr_data(0x00);
 800657c:	2000      	movs	r0, #0
 800657e:	f001 fceb 	bl	8007f58 <lcd_wr_data>
    lcd_wr_data(0x00);
 8006582:	2000      	movs	r0, #0
 8006584:	f001 fce8 	bl	8007f58 <lcd_wr_data>
    lcd_wr_data(0x02);
 8006588:	2002      	movs	r0, #2
 800658a:	f001 fce5 	bl	8007f58 <lcd_wr_data>
    lcd_wr_data(0x00);
 800658e:	2000      	movs	r0, #0
 8006590:	f001 fce2 	bl	8007f58 <lcd_wr_data>
    lcd_wr_data(0x29);
 8006594:	2029      	movs	r0, #41	@ 0x29
 8006596:	f001 fcdf 	bl	8007f58 <lcd_wr_data>
    lcd_wr_data(0x00);
 800659a:	2000      	movs	r0, #0
 800659c:	f001 fcdc 	bl	8007f58 <lcd_wr_data>
    lcd_wr_data(0x3C);
 80065a0:	203c      	movs	r0, #60	@ 0x3c
 80065a2:	f001 fcd9 	bl	8007f58 <lcd_wr_data>
    lcd_wr_data(0x00);
 80065a6:	2000      	movs	r0, #0
 80065a8:	f001 fcd6 	bl	8007f58 <lcd_wr_data>
    lcd_wr_data(0x4B);
 80065ac:	204b      	movs	r0, #75	@ 0x4b
 80065ae:	f001 fcd3 	bl	8007f58 <lcd_wr_data>
    lcd_wr_data(0x00);
 80065b2:	2000      	movs	r0, #0
 80065b4:	f001 fcd0 	bl	8007f58 <lcd_wr_data>
    lcd_wr_data(0x5D);
 80065b8:	205d      	movs	r0, #93	@ 0x5d
 80065ba:	f001 fccd 	bl	8007f58 <lcd_wr_data>
    lcd_wr_data(0x00);
 80065be:	2000      	movs	r0, #0
 80065c0:	f001 fcca 	bl	8007f58 <lcd_wr_data>
    lcd_wr_data(0x74);
 80065c4:	2074      	movs	r0, #116	@ 0x74
 80065c6:	f001 fcc7 	bl	8007f58 <lcd_wr_data>
    lcd_wr_data(0x00);
 80065ca:	2000      	movs	r0, #0
 80065cc:	f001 fcc4 	bl	8007f58 <lcd_wr_data>
    lcd_wr_data(0x84);
 80065d0:	2084      	movs	r0, #132	@ 0x84
 80065d2:	f001 fcc1 	bl	8007f58 <lcd_wr_data>
    lcd_wr_data(0x00);
 80065d6:	2000      	movs	r0, #0
 80065d8:	f001 fcbe 	bl	8007f58 <lcd_wr_data>
    lcd_wr_data(0x93);
 80065dc:	2093      	movs	r0, #147	@ 0x93
 80065de:	f001 fcbb 	bl	8007f58 <lcd_wr_data>
    lcd_wr_data(0x00);
 80065e2:	2000      	movs	r0, #0
 80065e4:	f001 fcb8 	bl	8007f58 <lcd_wr_data>
    lcd_wr_data(0xA2);
 80065e8:	20a2      	movs	r0, #162	@ 0xa2
 80065ea:	f001 fcb5 	bl	8007f58 <lcd_wr_data>
    lcd_wr_data(0x00);
 80065ee:	2000      	movs	r0, #0
 80065f0:	f001 fcb2 	bl	8007f58 <lcd_wr_data>
    lcd_wr_data(0xB3);
 80065f4:	20b3      	movs	r0, #179	@ 0xb3
 80065f6:	f001 fcaf 	bl	8007f58 <lcd_wr_data>
    lcd_wr_data(0x00);
 80065fa:	2000      	movs	r0, #0
 80065fc:	f001 fcac 	bl	8007f58 <lcd_wr_data>
    lcd_wr_data(0xBE);
 8006600:	20be      	movs	r0, #190	@ 0xbe
 8006602:	f001 fca9 	bl	8007f58 <lcd_wr_data>
    lcd_wr_data(0x00);
 8006606:	2000      	movs	r0, #0
 8006608:	f001 fca6 	bl	8007f58 <lcd_wr_data>
    lcd_wr_data(0xC4);
 800660c:	20c4      	movs	r0, #196	@ 0xc4
 800660e:	f001 fca3 	bl	8007f58 <lcd_wr_data>
    lcd_wr_data(0x00);
 8006612:	2000      	movs	r0, #0
 8006614:	f001 fca0 	bl	8007f58 <lcd_wr_data>
    lcd_wr_data(0xCD);
 8006618:	20cd      	movs	r0, #205	@ 0xcd
 800661a:	f001 fc9d 	bl	8007f58 <lcd_wr_data>
    lcd_wr_data(0x00);
 800661e:	2000      	movs	r0, #0
 8006620:	f001 fc9a 	bl	8007f58 <lcd_wr_data>
    lcd_wr_data(0xD3);
 8006624:	20d3      	movs	r0, #211	@ 0xd3
 8006626:	f001 fc97 	bl	8007f58 <lcd_wr_data>
    lcd_wr_data(0x00);
 800662a:	2000      	movs	r0, #0
 800662c:	f001 fc94 	bl	8007f58 <lcd_wr_data>
    lcd_wr_data(0xDC);
 8006630:	20dc      	movs	r0, #220	@ 0xdc
 8006632:	f001 fc91 	bl	8007f58 <lcd_wr_data>
    lcd_wr_data(0x00);
 8006636:	2000      	movs	r0, #0
 8006638:	f001 fc8e 	bl	8007f58 <lcd_wr_data>
    lcd_wr_data(0xF3);
 800663c:	20f3      	movs	r0, #243	@ 0xf3
 800663e:	f001 fc8b 	bl	8007f58 <lcd_wr_data>
    lcd_wr_data(0x00);
 8006642:	2000      	movs	r0, #0
 8006644:	f001 fc88 	bl	8007f58 <lcd_wr_data>

    lcd_wr_regno(0xE6);
 8006648:	20e6      	movs	r0, #230	@ 0xe6
 800664a:	f001 fc99 	bl	8007f80 <lcd_wr_regno>
    lcd_wr_data(0x11);
 800664e:	2011      	movs	r0, #17
 8006650:	f001 fc82 	bl	8007f58 <lcd_wr_data>
    lcd_wr_data(0x00);
 8006654:	2000      	movs	r0, #0
 8006656:	f001 fc7f 	bl	8007f58 <lcd_wr_data>
    lcd_wr_data(0x34);
 800665a:	2034      	movs	r0, #52	@ 0x34
 800665c:	f001 fc7c 	bl	8007f58 <lcd_wr_data>
    lcd_wr_data(0x00);
 8006660:	2000      	movs	r0, #0
 8006662:	f001 fc79 	bl	8007f58 <lcd_wr_data>
    lcd_wr_data(0x56);
 8006666:	2056      	movs	r0, #86	@ 0x56
 8006668:	f001 fc76 	bl	8007f58 <lcd_wr_data>
    lcd_wr_data(0x00);
 800666c:	2000      	movs	r0, #0
 800666e:	f001 fc73 	bl	8007f58 <lcd_wr_data>
    lcd_wr_data(0x76);
 8006672:	2076      	movs	r0, #118	@ 0x76
 8006674:	f001 fc70 	bl	8007f58 <lcd_wr_data>
    lcd_wr_data(0x00);
 8006678:	2000      	movs	r0, #0
 800667a:	f001 fc6d 	bl	8007f58 <lcd_wr_data>
    lcd_wr_data(0x77);
 800667e:	2077      	movs	r0, #119	@ 0x77
 8006680:	f001 fc6a 	bl	8007f58 <lcd_wr_data>
    lcd_wr_data(0x00);
 8006684:	2000      	movs	r0, #0
 8006686:	f001 fc67 	bl	8007f58 <lcd_wr_data>
    lcd_wr_data(0x66);
 800668a:	2066      	movs	r0, #102	@ 0x66
 800668c:	f001 fc64 	bl	8007f58 <lcd_wr_data>
    lcd_wr_data(0x00);
 8006690:	2000      	movs	r0, #0
 8006692:	f001 fc61 	bl	8007f58 <lcd_wr_data>
    lcd_wr_data(0x88);
 8006696:	2088      	movs	r0, #136	@ 0x88
 8006698:	f001 fc5e 	bl	8007f58 <lcd_wr_data>
    lcd_wr_data(0x00);
 800669c:	2000      	movs	r0, #0
 800669e:	f001 fc5b 	bl	8007f58 <lcd_wr_data>
    lcd_wr_data(0x99);
 80066a2:	2099      	movs	r0, #153	@ 0x99
 80066a4:	f001 fc58 	bl	8007f58 <lcd_wr_data>
    lcd_wr_data(0x00);
 80066a8:	2000      	movs	r0, #0
 80066aa:	f001 fc55 	bl	8007f58 <lcd_wr_data>
    lcd_wr_data(0xBB);
 80066ae:	20bb      	movs	r0, #187	@ 0xbb
 80066b0:	f001 fc52 	bl	8007f58 <lcd_wr_data>
    lcd_wr_data(0x00);
 80066b4:	2000      	movs	r0, #0
 80066b6:	f001 fc4f 	bl	8007f58 <lcd_wr_data>
    lcd_wr_data(0x99);
 80066ba:	2099      	movs	r0, #153	@ 0x99
 80066bc:	f001 fc4c 	bl	8007f58 <lcd_wr_data>
    lcd_wr_data(0x00);
 80066c0:	2000      	movs	r0, #0
 80066c2:	f001 fc49 	bl	8007f58 <lcd_wr_data>
    lcd_wr_data(0x66);
 80066c6:	2066      	movs	r0, #102	@ 0x66
 80066c8:	f001 fc46 	bl	8007f58 <lcd_wr_data>
    lcd_wr_data(0x00);
 80066cc:	2000      	movs	r0, #0
 80066ce:	f001 fc43 	bl	8007f58 <lcd_wr_data>
    lcd_wr_data(0x55);
 80066d2:	2055      	movs	r0, #85	@ 0x55
 80066d4:	f001 fc40 	bl	8007f58 <lcd_wr_data>
    lcd_wr_data(0x00);
 80066d8:	2000      	movs	r0, #0
 80066da:	f001 fc3d 	bl	8007f58 <lcd_wr_data>
    lcd_wr_data(0x55);
 80066de:	2055      	movs	r0, #85	@ 0x55
 80066e0:	f001 fc3a 	bl	8007f58 <lcd_wr_data>
    lcd_wr_data(0x00);
 80066e4:	2000      	movs	r0, #0
 80066e6:	f001 fc37 	bl	8007f58 <lcd_wr_data>
    lcd_wr_data(0x45);
 80066ea:	2045      	movs	r0, #69	@ 0x45
 80066ec:	f001 fc34 	bl	8007f58 <lcd_wr_data>
    lcd_wr_data(0x00);
 80066f0:	2000      	movs	r0, #0
 80066f2:	f001 fc31 	bl	8007f58 <lcd_wr_data>
    lcd_wr_data(0x43);
 80066f6:	2043      	movs	r0, #67	@ 0x43
 80066f8:	f001 fc2e 	bl	8007f58 <lcd_wr_data>
    lcd_wr_data(0x00);
 80066fc:	2000      	movs	r0, #0
 80066fe:	f001 fc2b 	bl	8007f58 <lcd_wr_data>
    lcd_wr_data(0x44);
 8006702:	2044      	movs	r0, #68	@ 0x44
 8006704:	f001 fc28 	bl	8007f58 <lcd_wr_data>
    lcd_wr_data(0x00);
 8006708:	2000      	movs	r0, #0
 800670a:	f001 fc25 	bl	8007f58 <lcd_wr_data>

    lcd_wr_regno(0xE7);
 800670e:	20e7      	movs	r0, #231	@ 0xe7
 8006710:	f001 fc36 	bl	8007f80 <lcd_wr_regno>
    lcd_wr_data(0x32);
 8006714:	2032      	movs	r0, #50	@ 0x32
 8006716:	f001 fc1f 	bl	8007f58 <lcd_wr_data>
    lcd_wr_data(0x00);
 800671a:	2000      	movs	r0, #0
 800671c:	f001 fc1c 	bl	8007f58 <lcd_wr_data>
    lcd_wr_data(0x55);
 8006720:	2055      	movs	r0, #85	@ 0x55
 8006722:	f001 fc19 	bl	8007f58 <lcd_wr_data>
    lcd_wr_data(0x00);
 8006726:	2000      	movs	r0, #0
 8006728:	f001 fc16 	bl	8007f58 <lcd_wr_data>
    lcd_wr_data(0x76);
 800672c:	2076      	movs	r0, #118	@ 0x76
 800672e:	f001 fc13 	bl	8007f58 <lcd_wr_data>
    lcd_wr_data(0x00);
 8006732:	2000      	movs	r0, #0
 8006734:	f001 fc10 	bl	8007f58 <lcd_wr_data>
    lcd_wr_data(0x66);
 8006738:	2066      	movs	r0, #102	@ 0x66
 800673a:	f001 fc0d 	bl	8007f58 <lcd_wr_data>
    lcd_wr_data(0x00);
 800673e:	2000      	movs	r0, #0
 8006740:	f001 fc0a 	bl	8007f58 <lcd_wr_data>
    lcd_wr_data(0x67);
 8006744:	2067      	movs	r0, #103	@ 0x67
 8006746:	f001 fc07 	bl	8007f58 <lcd_wr_data>
    lcd_wr_data(0x00);
 800674a:	2000      	movs	r0, #0
 800674c:	f001 fc04 	bl	8007f58 <lcd_wr_data>
    lcd_wr_data(0x67);
 8006750:	2067      	movs	r0, #103	@ 0x67
 8006752:	f001 fc01 	bl	8007f58 <lcd_wr_data>
    lcd_wr_data(0x00);
 8006756:	2000      	movs	r0, #0
 8006758:	f001 fbfe 	bl	8007f58 <lcd_wr_data>
    lcd_wr_data(0x87);
 800675c:	2087      	movs	r0, #135	@ 0x87
 800675e:	f001 fbfb 	bl	8007f58 <lcd_wr_data>
    lcd_wr_data(0x00);
 8006762:	2000      	movs	r0, #0
 8006764:	f001 fbf8 	bl	8007f58 <lcd_wr_data>
    lcd_wr_data(0x99);
 8006768:	2099      	movs	r0, #153	@ 0x99
 800676a:	f001 fbf5 	bl	8007f58 <lcd_wr_data>
    lcd_wr_data(0x00);
 800676e:	2000      	movs	r0, #0
 8006770:	f001 fbf2 	bl	8007f58 <lcd_wr_data>
    lcd_wr_data(0xBB);
 8006774:	20bb      	movs	r0, #187	@ 0xbb
 8006776:	f001 fbef 	bl	8007f58 <lcd_wr_data>
    lcd_wr_data(0x00);
 800677a:	2000      	movs	r0, #0
 800677c:	f001 fbec 	bl	8007f58 <lcd_wr_data>
    lcd_wr_data(0x99);
 8006780:	2099      	movs	r0, #153	@ 0x99
 8006782:	f001 fbe9 	bl	8007f58 <lcd_wr_data>
    lcd_wr_data(0x00);
 8006786:	2000      	movs	r0, #0
 8006788:	f001 fbe6 	bl	8007f58 <lcd_wr_data>
    lcd_wr_data(0x77);
 800678c:	2077      	movs	r0, #119	@ 0x77
 800678e:	f001 fbe3 	bl	8007f58 <lcd_wr_data>
    lcd_wr_data(0x00);
 8006792:	2000      	movs	r0, #0
 8006794:	f001 fbe0 	bl	8007f58 <lcd_wr_data>
    lcd_wr_data(0x44);
 8006798:	2044      	movs	r0, #68	@ 0x44
 800679a:	f001 fbdd 	bl	8007f58 <lcd_wr_data>
    lcd_wr_data(0x00);
 800679e:	2000      	movs	r0, #0
 80067a0:	f001 fbda 	bl	8007f58 <lcd_wr_data>
    lcd_wr_data(0x56);
 80067a4:	2056      	movs	r0, #86	@ 0x56
 80067a6:	f001 fbd7 	bl	8007f58 <lcd_wr_data>
    lcd_wr_data(0x00);
 80067aa:	2000      	movs	r0, #0
 80067ac:	f001 fbd4 	bl	8007f58 <lcd_wr_data>
    lcd_wr_data(0x23);
 80067b0:	2023      	movs	r0, #35	@ 0x23
 80067b2:	f001 fbd1 	bl	8007f58 <lcd_wr_data>
    lcd_wr_data(0x00);
 80067b6:	2000      	movs	r0, #0
 80067b8:	f001 fbce 	bl	8007f58 <lcd_wr_data>
    lcd_wr_data(0x33);
 80067bc:	2033      	movs	r0, #51	@ 0x33
 80067be:	f001 fbcb 	bl	8007f58 <lcd_wr_data>
    lcd_wr_data(0x00);
 80067c2:	2000      	movs	r0, #0
 80067c4:	f001 fbc8 	bl	8007f58 <lcd_wr_data>
    lcd_wr_data(0x45);
 80067c8:	2045      	movs	r0, #69	@ 0x45
 80067ca:	f001 fbc5 	bl	8007f58 <lcd_wr_data>
    lcd_wr_data(0x00);
 80067ce:	2000      	movs	r0, #0
 80067d0:	f001 fbc2 	bl	8007f58 <lcd_wr_data>

    lcd_wr_regno(0xE8);
 80067d4:	20e8      	movs	r0, #232	@ 0xe8
 80067d6:	f001 fbd3 	bl	8007f80 <lcd_wr_regno>
    lcd_wr_data(0x00);
 80067da:	2000      	movs	r0, #0
 80067dc:	f001 fbbc 	bl	8007f58 <lcd_wr_data>
    lcd_wr_data(0x00);
 80067e0:	2000      	movs	r0, #0
 80067e2:	f001 fbb9 	bl	8007f58 <lcd_wr_data>
    lcd_wr_data(0x99);
 80067e6:	2099      	movs	r0, #153	@ 0x99
 80067e8:	f001 fbb6 	bl	8007f58 <lcd_wr_data>
    lcd_wr_data(0x00);
 80067ec:	2000      	movs	r0, #0
 80067ee:	f001 fbb3 	bl	8007f58 <lcd_wr_data>
    lcd_wr_data(0x87);
 80067f2:	2087      	movs	r0, #135	@ 0x87
 80067f4:	f001 fbb0 	bl	8007f58 <lcd_wr_data>
    lcd_wr_data(0x00);
 80067f8:	2000      	movs	r0, #0
 80067fa:	f001 fbad 	bl	8007f58 <lcd_wr_data>
    lcd_wr_data(0x88);
 80067fe:	2088      	movs	r0, #136	@ 0x88
 8006800:	f001 fbaa 	bl	8007f58 <lcd_wr_data>
    lcd_wr_data(0x00);
 8006804:	2000      	movs	r0, #0
 8006806:	f001 fba7 	bl	8007f58 <lcd_wr_data>
    lcd_wr_data(0x77);
 800680a:	2077      	movs	r0, #119	@ 0x77
 800680c:	f001 fba4 	bl	8007f58 <lcd_wr_data>
    lcd_wr_data(0x00);
 8006810:	2000      	movs	r0, #0
 8006812:	f001 fba1 	bl	8007f58 <lcd_wr_data>
    lcd_wr_data(0x66);
 8006816:	2066      	movs	r0, #102	@ 0x66
 8006818:	f001 fb9e 	bl	8007f58 <lcd_wr_data>
    lcd_wr_data(0x00);
 800681c:	2000      	movs	r0, #0
 800681e:	f001 fb9b 	bl	8007f58 <lcd_wr_data>
    lcd_wr_data(0x88);
 8006822:	2088      	movs	r0, #136	@ 0x88
 8006824:	f001 fb98 	bl	8007f58 <lcd_wr_data>
    lcd_wr_data(0x00);
 8006828:	2000      	movs	r0, #0
 800682a:	f001 fb95 	bl	8007f58 <lcd_wr_data>
    lcd_wr_data(0xAA);
 800682e:	20aa      	movs	r0, #170	@ 0xaa
 8006830:	f001 fb92 	bl	8007f58 <lcd_wr_data>
    lcd_wr_data(0x00);
 8006834:	2000      	movs	r0, #0
 8006836:	f001 fb8f 	bl	8007f58 <lcd_wr_data>
    lcd_wr_data(0xBB);
 800683a:	20bb      	movs	r0, #187	@ 0xbb
 800683c:	f001 fb8c 	bl	8007f58 <lcd_wr_data>
    lcd_wr_data(0x00);
 8006840:	2000      	movs	r0, #0
 8006842:	f001 fb89 	bl	8007f58 <lcd_wr_data>
    lcd_wr_data(0x99);
 8006846:	2099      	movs	r0, #153	@ 0x99
 8006848:	f001 fb86 	bl	8007f58 <lcd_wr_data>
    lcd_wr_data(0x00);
 800684c:	2000      	movs	r0, #0
 800684e:	f001 fb83 	bl	8007f58 <lcd_wr_data>
    lcd_wr_data(0x66);
 8006852:	2066      	movs	r0, #102	@ 0x66
 8006854:	f001 fb80 	bl	8007f58 <lcd_wr_data>
    lcd_wr_data(0x00);
 8006858:	2000      	movs	r0, #0
 800685a:	f001 fb7d 	bl	8007f58 <lcd_wr_data>
    lcd_wr_data(0x55);
 800685e:	2055      	movs	r0, #85	@ 0x55
 8006860:	f001 fb7a 	bl	8007f58 <lcd_wr_data>
    lcd_wr_data(0x00);
 8006864:	2000      	movs	r0, #0
 8006866:	f001 fb77 	bl	8007f58 <lcd_wr_data>
    lcd_wr_data(0x55);
 800686a:	2055      	movs	r0, #85	@ 0x55
 800686c:	f001 fb74 	bl	8007f58 <lcd_wr_data>
    lcd_wr_data(0x00);
 8006870:	2000      	movs	r0, #0
 8006872:	f001 fb71 	bl	8007f58 <lcd_wr_data>
    lcd_wr_data(0x44);
 8006876:	2044      	movs	r0, #68	@ 0x44
 8006878:	f001 fb6e 	bl	8007f58 <lcd_wr_data>
    lcd_wr_data(0x00);
 800687c:	2000      	movs	r0, #0
 800687e:	f001 fb6b 	bl	8007f58 <lcd_wr_data>
    lcd_wr_data(0x44);
 8006882:	2044      	movs	r0, #68	@ 0x44
 8006884:	f001 fb68 	bl	8007f58 <lcd_wr_data>
    lcd_wr_data(0x00);
 8006888:	2000      	movs	r0, #0
 800688a:	f001 fb65 	bl	8007f58 <lcd_wr_data>
    lcd_wr_data(0x55);
 800688e:	2055      	movs	r0, #85	@ 0x55
 8006890:	f001 fb62 	bl	8007f58 <lcd_wr_data>
    lcd_wr_data(0x00);
 8006894:	2000      	movs	r0, #0
 8006896:	f001 fb5f 	bl	8007f58 <lcd_wr_data>

    lcd_wr_regno(0xE9);
 800689a:	20e9      	movs	r0, #233	@ 0xe9
 800689c:	f001 fb70 	bl	8007f80 <lcd_wr_regno>
    lcd_wr_data(0xAA);
 80068a0:	20aa      	movs	r0, #170	@ 0xaa
 80068a2:	f001 fb59 	bl	8007f58 <lcd_wr_data>
    lcd_wr_data(0x00);
 80068a6:	2000      	movs	r0, #0
 80068a8:	f001 fb56 	bl	8007f58 <lcd_wr_data>
    lcd_wr_data(0x00);
 80068ac:	2000      	movs	r0, #0
 80068ae:	f001 fb53 	bl	8007f58 <lcd_wr_data>
    lcd_wr_data(0x00);
 80068b2:	2000      	movs	r0, #0
 80068b4:	f001 fb50 	bl	8007f58 <lcd_wr_data>

    lcd_wr_regno(0x00);
 80068b8:	2000      	movs	r0, #0
 80068ba:	f001 fb61 	bl	8007f80 <lcd_wr_regno>
    lcd_wr_data(0xAA);
 80068be:	20aa      	movs	r0, #170	@ 0xaa
 80068c0:	f001 fb4a 	bl	8007f58 <lcd_wr_data>

    lcd_wr_regno(0xCF);
 80068c4:	20cf      	movs	r0, #207	@ 0xcf
 80068c6:	f001 fb5b 	bl	8007f80 <lcd_wr_regno>
    lcd_wr_data(0x00);
 80068ca:	2000      	movs	r0, #0
 80068cc:	f001 fb44 	bl	8007f58 <lcd_wr_data>
    lcd_wr_data(0x00);
 80068d0:	2000      	movs	r0, #0
 80068d2:	f001 fb41 	bl	8007f58 <lcd_wr_data>
    lcd_wr_data(0x00);
 80068d6:	2000      	movs	r0, #0
 80068d8:	f001 fb3e 	bl	8007f58 <lcd_wr_data>
    lcd_wr_data(0x00);
 80068dc:	2000      	movs	r0, #0
 80068de:	f001 fb3b 	bl	8007f58 <lcd_wr_data>
    lcd_wr_data(0x00);
 80068e2:	2000      	movs	r0, #0
 80068e4:	f001 fb38 	bl	8007f58 <lcd_wr_data>
    lcd_wr_data(0x00);
 80068e8:	2000      	movs	r0, #0
 80068ea:	f001 fb35 	bl	8007f58 <lcd_wr_data>
    lcd_wr_data(0x00);
 80068ee:	2000      	movs	r0, #0
 80068f0:	f001 fb32 	bl	8007f58 <lcd_wr_data>
    lcd_wr_data(0x00);
 80068f4:	2000      	movs	r0, #0
 80068f6:	f001 fb2f 	bl	8007f58 <lcd_wr_data>
    lcd_wr_data(0x00);
 80068fa:	2000      	movs	r0, #0
 80068fc:	f001 fb2c 	bl	8007f58 <lcd_wr_data>
    lcd_wr_data(0x00);
 8006900:	2000      	movs	r0, #0
 8006902:	f001 fb29 	bl	8007f58 <lcd_wr_data>
    lcd_wr_data(0x00);
 8006906:	2000      	movs	r0, #0
 8006908:	f001 fb26 	bl	8007f58 <lcd_wr_data>
    lcd_wr_data(0x00);
 800690c:	2000      	movs	r0, #0
 800690e:	f001 fb23 	bl	8007f58 <lcd_wr_data>
    lcd_wr_data(0x00);
 8006912:	2000      	movs	r0, #0
 8006914:	f001 fb20 	bl	8007f58 <lcd_wr_data>
    lcd_wr_data(0x00);
 8006918:	2000      	movs	r0, #0
 800691a:	f001 fb1d 	bl	8007f58 <lcd_wr_data>
    lcd_wr_data(0x00);
 800691e:	2000      	movs	r0, #0
 8006920:	f001 fb1a 	bl	8007f58 <lcd_wr_data>
    lcd_wr_data(0x00);
 8006924:	2000      	movs	r0, #0
 8006926:	f001 fb17 	bl	8007f58 <lcd_wr_data>
    lcd_wr_data(0x00);
 800692a:	2000      	movs	r0, #0
 800692c:	f001 fb14 	bl	8007f58 <lcd_wr_data>

    lcd_wr_regno(0xF0);
 8006930:	20f0      	movs	r0, #240	@ 0xf0
 8006932:	f001 fb25 	bl	8007f80 <lcd_wr_regno>
    lcd_wr_data(0x00);
 8006936:	2000      	movs	r0, #0
 8006938:	f001 fb0e 	bl	8007f58 <lcd_wr_data>
    lcd_wr_data(0x50);
 800693c:	2050      	movs	r0, #80	@ 0x50
 800693e:	f001 fb0b 	bl	8007f58 <lcd_wr_data>
    lcd_wr_data(0x00);
 8006942:	2000      	movs	r0, #0
 8006944:	f001 fb08 	bl	8007f58 <lcd_wr_data>
    lcd_wr_data(0x00);
 8006948:	2000      	movs	r0, #0
 800694a:	f001 fb05 	bl	8007f58 <lcd_wr_data>
    lcd_wr_data(0x00);
 800694e:	2000      	movs	r0, #0
 8006950:	f001 fb02 	bl	8007f58 <lcd_wr_data>

    lcd_wr_regno(0xF3);
 8006954:	20f3      	movs	r0, #243	@ 0xf3
 8006956:	f001 fb13 	bl	8007f80 <lcd_wr_regno>
    lcd_wr_data(0x00);
 800695a:	2000      	movs	r0, #0
 800695c:	f001 fafc 	bl	8007f58 <lcd_wr_data>

    lcd_wr_regno(0xF9);
 8006960:	20f9      	movs	r0, #249	@ 0xf9
 8006962:	f001 fb0d 	bl	8007f80 <lcd_wr_regno>
    lcd_wr_data(0x06);
 8006966:	2006      	movs	r0, #6
 8006968:	f001 faf6 	bl	8007f58 <lcd_wr_data>
    lcd_wr_data(0x10);
 800696c:	2010      	movs	r0, #16
 800696e:	f001 faf3 	bl	8007f58 <lcd_wr_data>
    lcd_wr_data(0x29);
 8006972:	2029      	movs	r0, #41	@ 0x29
 8006974:	f001 faf0 	bl	8007f58 <lcd_wr_data>
    lcd_wr_data(0x00);
 8006978:	2000      	movs	r0, #0
 800697a:	f001 faed 	bl	8007f58 <lcd_wr_data>

    lcd_wr_regno(0x3A);
 800697e:	203a      	movs	r0, #58	@ 0x3a
 8006980:	f001 fafe 	bl	8007f80 <lcd_wr_regno>
    lcd_wr_data(0x55);  /* 66 */
 8006984:	2055      	movs	r0, #85	@ 0x55
 8006986:	f001 fae7 	bl	8007f58 <lcd_wr_data>

    lcd_wr_regno(0x11);
 800698a:	2011      	movs	r0, #17
 800698c:	f001 faf8 	bl	8007f80 <lcd_wr_regno>
    delay_ms(100);
 8006990:	2064      	movs	r0, #100	@ 0x64
 8006992:	f008 f979 	bl	800ec88 <delay_ms>
    lcd_wr_regno(0x29);
 8006996:	2029      	movs	r0, #41	@ 0x29
 8006998:	f001 faf2 	bl	8007f80 <lcd_wr_regno>
    lcd_wr_regno(0x35);
 800699c:	2035      	movs	r0, #53	@ 0x35
 800699e:	f001 faef 	bl	8007f80 <lcd_wr_regno>
    lcd_wr_data(0x00);
 80069a2:	2000      	movs	r0, #0
 80069a4:	f001 fad8 	bl	8007f58 <lcd_wr_data>

    lcd_wr_regno(0x51);
 80069a8:	2051      	movs	r0, #81	@ 0x51
 80069aa:	f001 fae9 	bl	8007f80 <lcd_wr_regno>
    lcd_wr_data(0xFF);
 80069ae:	20ff      	movs	r0, #255	@ 0xff
 80069b0:	f001 fad2 	bl	8007f58 <lcd_wr_data>
    lcd_wr_regno(0x53);
 80069b4:	2053      	movs	r0, #83	@ 0x53
 80069b6:	f001 fae3 	bl	8007f80 <lcd_wr_regno>
    lcd_wr_data(0x2C);
 80069ba:	202c      	movs	r0, #44	@ 0x2c
 80069bc:	f001 facc 	bl	8007f58 <lcd_wr_data>
    lcd_wr_regno(0x55);
 80069c0:	2055      	movs	r0, #85	@ 0x55
 80069c2:	f001 fadd 	bl	8007f80 <lcd_wr_regno>
    lcd_wr_data(0x82);
 80069c6:	2082      	movs	r0, #130	@ 0x82
 80069c8:	f001 fac6 	bl	8007f58 <lcd_wr_data>
    lcd_wr_regno(0x2c);
 80069cc:	202c      	movs	r0, #44	@ 0x2c
 80069ce:	f001 fad7 	bl	8007f80 <lcd_wr_regno>
}
 80069d2:	bf00      	nop
 80069d4:	bd80      	pop	{r7, pc}

080069d6 <lcd_ex_st7796_reginit>:
 * @brief       ST7796
 * @param       
 * @retval      
 */
void lcd_ex_st7796_reginit(void)
{
 80069d6:	b580      	push	{r7, lr}
 80069d8:	af00      	add	r7, sp, #0
    lcd_wr_regno(0x11);
 80069da:	2011      	movs	r0, #17
 80069dc:	f001 fad0 	bl	8007f80 <lcd_wr_regno>

    delay_ms(120);
 80069e0:	2078      	movs	r0, #120	@ 0x78
 80069e2:	f008 f951 	bl	800ec88 <delay_ms>

    lcd_wr_regno(0x36); /* Memory Data Access Control MY,MX~~ */
 80069e6:	2036      	movs	r0, #54	@ 0x36
 80069e8:	f001 faca 	bl	8007f80 <lcd_wr_regno>
    lcd_wr_data(0x48);
 80069ec:	2048      	movs	r0, #72	@ 0x48
 80069ee:	f001 fab3 	bl	8007f58 <lcd_wr_data>

    lcd_wr_regno(0x3A);
 80069f2:	203a      	movs	r0, #58	@ 0x3a
 80069f4:	f001 fac4 	bl	8007f80 <lcd_wr_regno>
    lcd_wr_data(0x55);
 80069f8:	2055      	movs	r0, #85	@ 0x55
 80069fa:	f001 faad 	bl	8007f58 <lcd_wr_data>

    lcd_wr_regno(0xF0);
 80069fe:	20f0      	movs	r0, #240	@ 0xf0
 8006a00:	f001 fabe 	bl	8007f80 <lcd_wr_regno>
    lcd_wr_data(0xC3);
 8006a04:	20c3      	movs	r0, #195	@ 0xc3
 8006a06:	f001 faa7 	bl	8007f58 <lcd_wr_data>

    lcd_wr_regno(0xF0);
 8006a0a:	20f0      	movs	r0, #240	@ 0xf0
 8006a0c:	f001 fab8 	bl	8007f80 <lcd_wr_regno>
    lcd_wr_data(0x96);
 8006a10:	2096      	movs	r0, #150	@ 0x96
 8006a12:	f001 faa1 	bl	8007f58 <lcd_wr_data>

    lcd_wr_regno(0xB4);
 8006a16:	20b4      	movs	r0, #180	@ 0xb4
 8006a18:	f001 fab2 	bl	8007f80 <lcd_wr_regno>
    lcd_wr_data(0x01);
 8006a1c:	2001      	movs	r0, #1
 8006a1e:	f001 fa9b 	bl	8007f58 <lcd_wr_data>

    lcd_wr_regno(0xB6); /* Display Function Control */
 8006a22:	20b6      	movs	r0, #182	@ 0xb6
 8006a24:	f001 faac 	bl	8007f80 <lcd_wr_regno>
    lcd_wr_data(0x0A);
 8006a28:	200a      	movs	r0, #10
 8006a2a:	f001 fa95 	bl	8007f58 <lcd_wr_data>
    lcd_wr_data(0xA2);
 8006a2e:	20a2      	movs	r0, #162	@ 0xa2
 8006a30:	f001 fa92 	bl	8007f58 <lcd_wr_data>

    lcd_wr_regno(0xB7);
 8006a34:	20b7      	movs	r0, #183	@ 0xb7
 8006a36:	f001 faa3 	bl	8007f80 <lcd_wr_regno>
    lcd_wr_data(0xC6);
 8006a3a:	20c6      	movs	r0, #198	@ 0xc6
 8006a3c:	f001 fa8c 	bl	8007f58 <lcd_wr_data>

    lcd_wr_regno(0xB9);
 8006a40:	20b9      	movs	r0, #185	@ 0xb9
 8006a42:	f001 fa9d 	bl	8007f80 <lcd_wr_regno>
    lcd_wr_data(0x02);
 8006a46:	2002      	movs	r0, #2
 8006a48:	f001 fa86 	bl	8007f58 <lcd_wr_data>
    lcd_wr_data(0xE0);
 8006a4c:	20e0      	movs	r0, #224	@ 0xe0
 8006a4e:	f001 fa83 	bl	8007f58 <lcd_wr_data>

    lcd_wr_regno(0xC0);
 8006a52:	20c0      	movs	r0, #192	@ 0xc0
 8006a54:	f001 fa94 	bl	8007f80 <lcd_wr_regno>
    lcd_wr_data(0x80);
 8006a58:	2080      	movs	r0, #128	@ 0x80
 8006a5a:	f001 fa7d 	bl	8007f58 <lcd_wr_data>
    lcd_wr_data(0x16);
 8006a5e:	2016      	movs	r0, #22
 8006a60:	f001 fa7a 	bl	8007f58 <lcd_wr_data>

    lcd_wr_regno(0xC1);
 8006a64:	20c1      	movs	r0, #193	@ 0xc1
 8006a66:	f001 fa8b 	bl	8007f80 <lcd_wr_regno>
    lcd_wr_data(0x19);
 8006a6a:	2019      	movs	r0, #25
 8006a6c:	f001 fa74 	bl	8007f58 <lcd_wr_data>

    lcd_wr_regno(0xC2);
 8006a70:	20c2      	movs	r0, #194	@ 0xc2
 8006a72:	f001 fa85 	bl	8007f80 <lcd_wr_regno>
    lcd_wr_data(0xA7);
 8006a76:	20a7      	movs	r0, #167	@ 0xa7
 8006a78:	f001 fa6e 	bl	8007f58 <lcd_wr_data>

    lcd_wr_regno(0xC5);
 8006a7c:	20c5      	movs	r0, #197	@ 0xc5
 8006a7e:	f001 fa7f 	bl	8007f80 <lcd_wr_regno>
    lcd_wr_data(0x16);
 8006a82:	2016      	movs	r0, #22
 8006a84:	f001 fa68 	bl	8007f58 <lcd_wr_data>

    lcd_wr_regno(0xE8);
 8006a88:	20e8      	movs	r0, #232	@ 0xe8
 8006a8a:	f001 fa79 	bl	8007f80 <lcd_wr_regno>
    lcd_wr_data(0x40);
 8006a8e:	2040      	movs	r0, #64	@ 0x40
 8006a90:	f001 fa62 	bl	8007f58 <lcd_wr_data>
    lcd_wr_data(0x8A);
 8006a94:	208a      	movs	r0, #138	@ 0x8a
 8006a96:	f001 fa5f 	bl	8007f58 <lcd_wr_data>
    lcd_wr_data(0x00);
 8006a9a:	2000      	movs	r0, #0
 8006a9c:	f001 fa5c 	bl	8007f58 <lcd_wr_data>
    lcd_wr_data(0x00);
 8006aa0:	2000      	movs	r0, #0
 8006aa2:	f001 fa59 	bl	8007f58 <lcd_wr_data>
    lcd_wr_data(0x29);
 8006aa6:	2029      	movs	r0, #41	@ 0x29
 8006aa8:	f001 fa56 	bl	8007f58 <lcd_wr_data>
    lcd_wr_data(0x19);
 8006aac:	2019      	movs	r0, #25
 8006aae:	f001 fa53 	bl	8007f58 <lcd_wr_data>
    lcd_wr_data(0xA5);
 8006ab2:	20a5      	movs	r0, #165	@ 0xa5
 8006ab4:	f001 fa50 	bl	8007f58 <lcd_wr_data>
    lcd_wr_data(0x33);
 8006ab8:	2033      	movs	r0, #51	@ 0x33
 8006aba:	f001 fa4d 	bl	8007f58 <lcd_wr_data>

    lcd_wr_regno(0xE0);
 8006abe:	20e0      	movs	r0, #224	@ 0xe0
 8006ac0:	f001 fa5e 	bl	8007f80 <lcd_wr_regno>
    lcd_wr_data(0xF0);
 8006ac4:	20f0      	movs	r0, #240	@ 0xf0
 8006ac6:	f001 fa47 	bl	8007f58 <lcd_wr_data>
    lcd_wr_data(0x07);
 8006aca:	2007      	movs	r0, #7
 8006acc:	f001 fa44 	bl	8007f58 <lcd_wr_data>
    lcd_wr_data(0x0D);
 8006ad0:	200d      	movs	r0, #13
 8006ad2:	f001 fa41 	bl	8007f58 <lcd_wr_data>
    lcd_wr_data(0x04);
 8006ad6:	2004      	movs	r0, #4
 8006ad8:	f001 fa3e 	bl	8007f58 <lcd_wr_data>
    lcd_wr_data(0x05);
 8006adc:	2005      	movs	r0, #5
 8006ade:	f001 fa3b 	bl	8007f58 <lcd_wr_data>
    lcd_wr_data(0x14);
 8006ae2:	2014      	movs	r0, #20
 8006ae4:	f001 fa38 	bl	8007f58 <lcd_wr_data>
    lcd_wr_data(0x36);
 8006ae8:	2036      	movs	r0, #54	@ 0x36
 8006aea:	f001 fa35 	bl	8007f58 <lcd_wr_data>
    lcd_wr_data(0x54);
 8006aee:	2054      	movs	r0, #84	@ 0x54
 8006af0:	f001 fa32 	bl	8007f58 <lcd_wr_data>
    lcd_wr_data(0x4C);
 8006af4:	204c      	movs	r0, #76	@ 0x4c
 8006af6:	f001 fa2f 	bl	8007f58 <lcd_wr_data>
    lcd_wr_data(0x38);
 8006afa:	2038      	movs	r0, #56	@ 0x38
 8006afc:	f001 fa2c 	bl	8007f58 <lcd_wr_data>
    lcd_wr_data(0x13);
 8006b00:	2013      	movs	r0, #19
 8006b02:	f001 fa29 	bl	8007f58 <lcd_wr_data>
    lcd_wr_data(0x14);
 8006b06:	2014      	movs	r0, #20
 8006b08:	f001 fa26 	bl	8007f58 <lcd_wr_data>
    lcd_wr_data(0x2E);
 8006b0c:	202e      	movs	r0, #46	@ 0x2e
 8006b0e:	f001 fa23 	bl	8007f58 <lcd_wr_data>
    lcd_wr_data(0x34);
 8006b12:	2034      	movs	r0, #52	@ 0x34
 8006b14:	f001 fa20 	bl	8007f58 <lcd_wr_data>

    lcd_wr_regno(0xE1);
 8006b18:	20e1      	movs	r0, #225	@ 0xe1
 8006b1a:	f001 fa31 	bl	8007f80 <lcd_wr_regno>
    lcd_wr_data(0xF0);
 8006b1e:	20f0      	movs	r0, #240	@ 0xf0
 8006b20:	f001 fa1a 	bl	8007f58 <lcd_wr_data>
    lcd_wr_data(0x10);
 8006b24:	2010      	movs	r0, #16
 8006b26:	f001 fa17 	bl	8007f58 <lcd_wr_data>
    lcd_wr_data(0x14);
 8006b2a:	2014      	movs	r0, #20
 8006b2c:	f001 fa14 	bl	8007f58 <lcd_wr_data>
    lcd_wr_data(0x0E);
 8006b30:	200e      	movs	r0, #14
 8006b32:	f001 fa11 	bl	8007f58 <lcd_wr_data>
    lcd_wr_data(0x0C);
 8006b36:	200c      	movs	r0, #12
 8006b38:	f001 fa0e 	bl	8007f58 <lcd_wr_data>
    lcd_wr_data(0x08);
 8006b3c:	2008      	movs	r0, #8
 8006b3e:	f001 fa0b 	bl	8007f58 <lcd_wr_data>
    lcd_wr_data(0x35);
 8006b42:	2035      	movs	r0, #53	@ 0x35
 8006b44:	f001 fa08 	bl	8007f58 <lcd_wr_data>
    lcd_wr_data(0x44);
 8006b48:	2044      	movs	r0, #68	@ 0x44
 8006b4a:	f001 fa05 	bl	8007f58 <lcd_wr_data>
    lcd_wr_data(0x4C);
 8006b4e:	204c      	movs	r0, #76	@ 0x4c
 8006b50:	f001 fa02 	bl	8007f58 <lcd_wr_data>
    lcd_wr_data(0x26);
 8006b54:	2026      	movs	r0, #38	@ 0x26
 8006b56:	f001 f9ff 	bl	8007f58 <lcd_wr_data>
    lcd_wr_data(0x10);
 8006b5a:	2010      	movs	r0, #16
 8006b5c:	f001 f9fc 	bl	8007f58 <lcd_wr_data>
    lcd_wr_data(0x12);
 8006b60:	2012      	movs	r0, #18
 8006b62:	f001 f9f9 	bl	8007f58 <lcd_wr_data>
    lcd_wr_data(0x2C);
 8006b66:	202c      	movs	r0, #44	@ 0x2c
 8006b68:	f001 f9f6 	bl	8007f58 <lcd_wr_data>
    lcd_wr_data(0x32);
 8006b6c:	2032      	movs	r0, #50	@ 0x32
 8006b6e:	f001 f9f3 	bl	8007f58 <lcd_wr_data>

    lcd_wr_regno(0xF0);
 8006b72:	20f0      	movs	r0, #240	@ 0xf0
 8006b74:	f001 fa04 	bl	8007f80 <lcd_wr_regno>
    lcd_wr_data(0x3C);
 8006b78:	203c      	movs	r0, #60	@ 0x3c
 8006b7a:	f001 f9ed 	bl	8007f58 <lcd_wr_data>

    lcd_wr_regno(0xF0);
 8006b7e:	20f0      	movs	r0, #240	@ 0xf0
 8006b80:	f001 f9fe 	bl	8007f80 <lcd_wr_regno>
    lcd_wr_data(0x69);
 8006b84:	2069      	movs	r0, #105	@ 0x69
 8006b86:	f001 f9e7 	bl	8007f58 <lcd_wr_data>

    delay_ms(120);
 8006b8a:	2078      	movs	r0, #120	@ 0x78
 8006b8c:	f008 f87c 	bl	800ec88 <delay_ms>

    lcd_wr_regno(0x21);
 8006b90:	2021      	movs	r0, #33	@ 0x21
 8006b92:	f001 f9f5 	bl	8007f80 <lcd_wr_regno>
    lcd_wr_regno(0x29);
 8006b96:	2029      	movs	r0, #41	@ 0x29
 8006b98:	f001 f9f2 	bl	8007f80 <lcd_wr_regno>
}
 8006b9c:	bf00      	nop
 8006b9e:	bd80      	pop	{r7, pc}

08006ba0 <lcd_ex_nt35510_reginit>:
 * @brief       NT35510
 * @param       
 * @retval      
 */
void lcd_ex_nt35510_reginit(void)
{
 8006ba0:	b580      	push	{r7, lr}
 8006ba2:	af00      	add	r7, sp, #0
    lcd_write_reg(0xF000, 0x55);
 8006ba4:	2155      	movs	r1, #85	@ 0x55
 8006ba6:	f44f 4070 	mov.w	r0, #61440	@ 0xf000
 8006baa:	f001 f9fd 	bl	8007fa8 <lcd_write_reg>
    lcd_write_reg(0xF001, 0xAA);
 8006bae:	21aa      	movs	r1, #170	@ 0xaa
 8006bb0:	f24f 0001 	movw	r0, #61441	@ 0xf001
 8006bb4:	f001 f9f8 	bl	8007fa8 <lcd_write_reg>
    lcd_write_reg(0xF002, 0x52);
 8006bb8:	2152      	movs	r1, #82	@ 0x52
 8006bba:	f24f 0002 	movw	r0, #61442	@ 0xf002
 8006bbe:	f001 f9f3 	bl	8007fa8 <lcd_write_reg>
    lcd_write_reg(0xF003, 0x08);
 8006bc2:	2108      	movs	r1, #8
 8006bc4:	f24f 0003 	movw	r0, #61443	@ 0xf003
 8006bc8:	f001 f9ee 	bl	8007fa8 <lcd_write_reg>
    lcd_write_reg(0xF004, 0x01);
 8006bcc:	2101      	movs	r1, #1
 8006bce:	f24f 0004 	movw	r0, #61444	@ 0xf004
 8006bd2:	f001 f9e9 	bl	8007fa8 <lcd_write_reg>
    /* AVDD Set AVDD 5.2V */
    lcd_write_reg(0xB000, 0x0D);
 8006bd6:	210d      	movs	r1, #13
 8006bd8:	f44f 4030 	mov.w	r0, #45056	@ 0xb000
 8006bdc:	f001 f9e4 	bl	8007fa8 <lcd_write_reg>
    lcd_write_reg(0xB001, 0x0D);
 8006be0:	210d      	movs	r1, #13
 8006be2:	f24b 0001 	movw	r0, #45057	@ 0xb001
 8006be6:	f001 f9df 	bl	8007fa8 <lcd_write_reg>
    lcd_write_reg(0xB002, 0x0D);
 8006bea:	210d      	movs	r1, #13
 8006bec:	f24b 0002 	movw	r0, #45058	@ 0xb002
 8006bf0:	f001 f9da 	bl	8007fa8 <lcd_write_reg>
    /* AVDD ratio */
    lcd_write_reg(0xB600, 0x34);
 8006bf4:	2134      	movs	r1, #52	@ 0x34
 8006bf6:	f44f 4036 	mov.w	r0, #46592	@ 0xb600
 8006bfa:	f001 f9d5 	bl	8007fa8 <lcd_write_reg>
    lcd_write_reg(0xB601, 0x34);
 8006bfe:	2134      	movs	r1, #52	@ 0x34
 8006c00:	f24b 6001 	movw	r0, #46593	@ 0xb601
 8006c04:	f001 f9d0 	bl	8007fa8 <lcd_write_reg>
    lcd_write_reg(0xB602, 0x34);
 8006c08:	2134      	movs	r1, #52	@ 0x34
 8006c0a:	f24b 6002 	movw	r0, #46594	@ 0xb602
 8006c0e:	f001 f9cb 	bl	8007fa8 <lcd_write_reg>
    /* AVEE -5.2V */
    lcd_write_reg(0xB100, 0x0D);
 8006c12:	210d      	movs	r1, #13
 8006c14:	f44f 4031 	mov.w	r0, #45312	@ 0xb100
 8006c18:	f001 f9c6 	bl	8007fa8 <lcd_write_reg>
    lcd_write_reg(0xB101, 0x0D);
 8006c1c:	210d      	movs	r1, #13
 8006c1e:	f24b 1001 	movw	r0, #45313	@ 0xb101
 8006c22:	f001 f9c1 	bl	8007fa8 <lcd_write_reg>
    lcd_write_reg(0xB102, 0x0D);
 8006c26:	210d      	movs	r1, #13
 8006c28:	f24b 1002 	movw	r0, #45314	@ 0xb102
 8006c2c:	f001 f9bc 	bl	8007fa8 <lcd_write_reg>
    /* AVEE ratio */
    lcd_write_reg(0xB700, 0x34);
 8006c30:	2134      	movs	r1, #52	@ 0x34
 8006c32:	f44f 4037 	mov.w	r0, #46848	@ 0xb700
 8006c36:	f001 f9b7 	bl	8007fa8 <lcd_write_reg>
    lcd_write_reg(0xB701, 0x34);
 8006c3a:	2134      	movs	r1, #52	@ 0x34
 8006c3c:	f24b 7001 	movw	r0, #46849	@ 0xb701
 8006c40:	f001 f9b2 	bl	8007fa8 <lcd_write_reg>
    lcd_write_reg(0xB702, 0x34);
 8006c44:	2134      	movs	r1, #52	@ 0x34
 8006c46:	f24b 7002 	movw	r0, #46850	@ 0xb702
 8006c4a:	f001 f9ad 	bl	8007fa8 <lcd_write_reg>
    /* VCL -2.5V */
    lcd_write_reg(0xB200, 0x00);
 8006c4e:	2100      	movs	r1, #0
 8006c50:	f44f 4032 	mov.w	r0, #45568	@ 0xb200
 8006c54:	f001 f9a8 	bl	8007fa8 <lcd_write_reg>
    lcd_write_reg(0xB201, 0x00);
 8006c58:	2100      	movs	r1, #0
 8006c5a:	f24b 2001 	movw	r0, #45569	@ 0xb201
 8006c5e:	f001 f9a3 	bl	8007fa8 <lcd_write_reg>
    lcd_write_reg(0xB202, 0x00);
 8006c62:	2100      	movs	r1, #0
 8006c64:	f24b 2002 	movw	r0, #45570	@ 0xb202
 8006c68:	f001 f99e 	bl	8007fa8 <lcd_write_reg>
    /* VCL ratio */
    lcd_write_reg(0xB800, 0x24);
 8006c6c:	2124      	movs	r1, #36	@ 0x24
 8006c6e:	f44f 4038 	mov.w	r0, #47104	@ 0xb800
 8006c72:	f001 f999 	bl	8007fa8 <lcd_write_reg>
    lcd_write_reg(0xB801, 0x24);
 8006c76:	2124      	movs	r1, #36	@ 0x24
 8006c78:	f64b 0001 	movw	r0, #47105	@ 0xb801
 8006c7c:	f001 f994 	bl	8007fa8 <lcd_write_reg>
    lcd_write_reg(0xB802, 0x24);
 8006c80:	2124      	movs	r1, #36	@ 0x24
 8006c82:	f64b 0002 	movw	r0, #47106	@ 0xb802
 8006c86:	f001 f98f 	bl	8007fa8 <lcd_write_reg>
    /* VGH 15V (Free pump) */
    lcd_write_reg(0xBF00, 0x01);
 8006c8a:	2101      	movs	r1, #1
 8006c8c:	f44f 403f 	mov.w	r0, #48896	@ 0xbf00
 8006c90:	f001 f98a 	bl	8007fa8 <lcd_write_reg>
    lcd_write_reg(0xB300, 0x0F);
 8006c94:	210f      	movs	r1, #15
 8006c96:	f44f 4033 	mov.w	r0, #45824	@ 0xb300
 8006c9a:	f001 f985 	bl	8007fa8 <lcd_write_reg>
    lcd_write_reg(0xB301, 0x0F);
 8006c9e:	210f      	movs	r1, #15
 8006ca0:	f24b 3001 	movw	r0, #45825	@ 0xb301
 8006ca4:	f001 f980 	bl	8007fa8 <lcd_write_reg>
    lcd_write_reg(0xB302, 0x0F);
 8006ca8:	210f      	movs	r1, #15
 8006caa:	f24b 3002 	movw	r0, #45826	@ 0xb302
 8006cae:	f001 f97b 	bl	8007fa8 <lcd_write_reg>
    /* VGH ratio */
    lcd_write_reg(0xB900, 0x34);
 8006cb2:	2134      	movs	r1, #52	@ 0x34
 8006cb4:	f44f 4039 	mov.w	r0, #47360	@ 0xb900
 8006cb8:	f001 f976 	bl	8007fa8 <lcd_write_reg>
    lcd_write_reg(0xB901, 0x34);
 8006cbc:	2134      	movs	r1, #52	@ 0x34
 8006cbe:	f64b 1001 	movw	r0, #47361	@ 0xb901
 8006cc2:	f001 f971 	bl	8007fa8 <lcd_write_reg>
    lcd_write_reg(0xB902, 0x34);
 8006cc6:	2134      	movs	r1, #52	@ 0x34
 8006cc8:	f64b 1002 	movw	r0, #47362	@ 0xb902
 8006ccc:	f001 f96c 	bl	8007fa8 <lcd_write_reg>
    /* VGL_REG -10V */
    lcd_write_reg(0xB500, 0x08);
 8006cd0:	2108      	movs	r1, #8
 8006cd2:	f44f 4035 	mov.w	r0, #46336	@ 0xb500
 8006cd6:	f001 f967 	bl	8007fa8 <lcd_write_reg>
    lcd_write_reg(0xB501, 0x08);
 8006cda:	2108      	movs	r1, #8
 8006cdc:	f24b 5001 	movw	r0, #46337	@ 0xb501
 8006ce0:	f001 f962 	bl	8007fa8 <lcd_write_reg>
    lcd_write_reg(0xB502, 0x08);
 8006ce4:	2108      	movs	r1, #8
 8006ce6:	f24b 5002 	movw	r0, #46338	@ 0xb502
 8006cea:	f001 f95d 	bl	8007fa8 <lcd_write_reg>
    lcd_write_reg(0xC200, 0x03);
 8006cee:	2103      	movs	r1, #3
 8006cf0:	f44f 4042 	mov.w	r0, #49664	@ 0xc200
 8006cf4:	f001 f958 	bl	8007fa8 <lcd_write_reg>
    /* VGLX ratio */
    lcd_write_reg(0xBA00, 0x24);
 8006cf8:	2124      	movs	r1, #36	@ 0x24
 8006cfa:	f44f 403a 	mov.w	r0, #47616	@ 0xba00
 8006cfe:	f001 f953 	bl	8007fa8 <lcd_write_reg>
    lcd_write_reg(0xBA01, 0x24);
 8006d02:	2124      	movs	r1, #36	@ 0x24
 8006d04:	f64b 2001 	movw	r0, #47617	@ 0xba01
 8006d08:	f001 f94e 	bl	8007fa8 <lcd_write_reg>
    lcd_write_reg(0xBA02, 0x24);
 8006d0c:	2124      	movs	r1, #36	@ 0x24
 8006d0e:	f64b 2002 	movw	r0, #47618	@ 0xba02
 8006d12:	f001 f949 	bl	8007fa8 <lcd_write_reg>
    /* VGMP/VGSP 4.5V/0V */
    lcd_write_reg(0xBC00, 0x00);
 8006d16:	2100      	movs	r1, #0
 8006d18:	f44f 403c 	mov.w	r0, #48128	@ 0xbc00
 8006d1c:	f001 f944 	bl	8007fa8 <lcd_write_reg>
    lcd_write_reg(0xBC01, 0x78);
 8006d20:	2178      	movs	r1, #120	@ 0x78
 8006d22:	f64b 4001 	movw	r0, #48129	@ 0xbc01
 8006d26:	f001 f93f 	bl	8007fa8 <lcd_write_reg>
    lcd_write_reg(0xBC02, 0x00);
 8006d2a:	2100      	movs	r1, #0
 8006d2c:	f64b 4002 	movw	r0, #48130	@ 0xbc02
 8006d30:	f001 f93a 	bl	8007fa8 <lcd_write_reg>
    /* VGMN/VGSN -4.5V/0V */
    lcd_write_reg(0xBD00, 0x00);
 8006d34:	2100      	movs	r1, #0
 8006d36:	f44f 403d 	mov.w	r0, #48384	@ 0xbd00
 8006d3a:	f001 f935 	bl	8007fa8 <lcd_write_reg>
    lcd_write_reg(0xBD01, 0x78);
 8006d3e:	2178      	movs	r1, #120	@ 0x78
 8006d40:	f64b 5001 	movw	r0, #48385	@ 0xbd01
 8006d44:	f001 f930 	bl	8007fa8 <lcd_write_reg>
    lcd_write_reg(0xBD02, 0x00);
 8006d48:	2100      	movs	r1, #0
 8006d4a:	f64b 5002 	movw	r0, #48386	@ 0xbd02
 8006d4e:	f001 f92b 	bl	8007fa8 <lcd_write_reg>
    /* VCOM */
    lcd_write_reg(0xBE00, 0x00);
 8006d52:	2100      	movs	r1, #0
 8006d54:	f44f 403e 	mov.w	r0, #48640	@ 0xbe00
 8006d58:	f001 f926 	bl	8007fa8 <lcd_write_reg>
    lcd_write_reg(0xBE01, 0x64);
 8006d5c:	2164      	movs	r1, #100	@ 0x64
 8006d5e:	f64b 6001 	movw	r0, #48641	@ 0xbe01
 8006d62:	f001 f921 	bl	8007fa8 <lcd_write_reg>
    /* Gamma Setting */
    lcd_write_reg(0xD100, 0x00);
 8006d66:	2100      	movs	r1, #0
 8006d68:	f44f 4051 	mov.w	r0, #53504	@ 0xd100
 8006d6c:	f001 f91c 	bl	8007fa8 <lcd_write_reg>
    lcd_write_reg(0xD101, 0x33);
 8006d70:	2133      	movs	r1, #51	@ 0x33
 8006d72:	f24d 1001 	movw	r0, #53505	@ 0xd101
 8006d76:	f001 f917 	bl	8007fa8 <lcd_write_reg>
    lcd_write_reg(0xD102, 0x00);
 8006d7a:	2100      	movs	r1, #0
 8006d7c:	f24d 1002 	movw	r0, #53506	@ 0xd102
 8006d80:	f001 f912 	bl	8007fa8 <lcd_write_reg>
    lcd_write_reg(0xD103, 0x34);
 8006d84:	2134      	movs	r1, #52	@ 0x34
 8006d86:	f24d 1003 	movw	r0, #53507	@ 0xd103
 8006d8a:	f001 f90d 	bl	8007fa8 <lcd_write_reg>
    lcd_write_reg(0xD104, 0x00);
 8006d8e:	2100      	movs	r1, #0
 8006d90:	f24d 1004 	movw	r0, #53508	@ 0xd104
 8006d94:	f001 f908 	bl	8007fa8 <lcd_write_reg>
    lcd_write_reg(0xD105, 0x3A);
 8006d98:	213a      	movs	r1, #58	@ 0x3a
 8006d9a:	f24d 1005 	movw	r0, #53509	@ 0xd105
 8006d9e:	f001 f903 	bl	8007fa8 <lcd_write_reg>
    lcd_write_reg(0xD106, 0x00);
 8006da2:	2100      	movs	r1, #0
 8006da4:	f24d 1006 	movw	r0, #53510	@ 0xd106
 8006da8:	f001 f8fe 	bl	8007fa8 <lcd_write_reg>
    lcd_write_reg(0xD107, 0x4A);
 8006dac:	214a      	movs	r1, #74	@ 0x4a
 8006dae:	f24d 1007 	movw	r0, #53511	@ 0xd107
 8006db2:	f001 f8f9 	bl	8007fa8 <lcd_write_reg>
    lcd_write_reg(0xD108, 0x00);
 8006db6:	2100      	movs	r1, #0
 8006db8:	f24d 1008 	movw	r0, #53512	@ 0xd108
 8006dbc:	f001 f8f4 	bl	8007fa8 <lcd_write_reg>
    lcd_write_reg(0xD109, 0x5C);
 8006dc0:	215c      	movs	r1, #92	@ 0x5c
 8006dc2:	f24d 1009 	movw	r0, #53513	@ 0xd109
 8006dc6:	f001 f8ef 	bl	8007fa8 <lcd_write_reg>
    lcd_write_reg(0xD10A, 0x00);
 8006dca:	2100      	movs	r1, #0
 8006dcc:	f24d 100a 	movw	r0, #53514	@ 0xd10a
 8006dd0:	f001 f8ea 	bl	8007fa8 <lcd_write_reg>
    lcd_write_reg(0xD10B, 0x81);
 8006dd4:	2181      	movs	r1, #129	@ 0x81
 8006dd6:	f24d 100b 	movw	r0, #53515	@ 0xd10b
 8006dda:	f001 f8e5 	bl	8007fa8 <lcd_write_reg>
    lcd_write_reg(0xD10C, 0x00);
 8006dde:	2100      	movs	r1, #0
 8006de0:	f24d 100c 	movw	r0, #53516	@ 0xd10c
 8006de4:	f001 f8e0 	bl	8007fa8 <lcd_write_reg>
    lcd_write_reg(0xD10D, 0xA6);
 8006de8:	21a6      	movs	r1, #166	@ 0xa6
 8006dea:	f24d 100d 	movw	r0, #53517	@ 0xd10d
 8006dee:	f001 f8db 	bl	8007fa8 <lcd_write_reg>
    lcd_write_reg(0xD10E, 0x00);
 8006df2:	2100      	movs	r1, #0
 8006df4:	f24d 100e 	movw	r0, #53518	@ 0xd10e
 8006df8:	f001 f8d6 	bl	8007fa8 <lcd_write_reg>
    lcd_write_reg(0xD10F, 0xE5);
 8006dfc:	21e5      	movs	r1, #229	@ 0xe5
 8006dfe:	f24d 100f 	movw	r0, #53519	@ 0xd10f
 8006e02:	f001 f8d1 	bl	8007fa8 <lcd_write_reg>
    lcd_write_reg(0xD110, 0x01);
 8006e06:	2101      	movs	r1, #1
 8006e08:	f24d 1010 	movw	r0, #53520	@ 0xd110
 8006e0c:	f001 f8cc 	bl	8007fa8 <lcd_write_reg>
    lcd_write_reg(0xD111, 0x13);
 8006e10:	2113      	movs	r1, #19
 8006e12:	f24d 1011 	movw	r0, #53521	@ 0xd111
 8006e16:	f001 f8c7 	bl	8007fa8 <lcd_write_reg>
    lcd_write_reg(0xD112, 0x01);
 8006e1a:	2101      	movs	r1, #1
 8006e1c:	f24d 1012 	movw	r0, #53522	@ 0xd112
 8006e20:	f001 f8c2 	bl	8007fa8 <lcd_write_reg>
    lcd_write_reg(0xD113, 0x54);
 8006e24:	2154      	movs	r1, #84	@ 0x54
 8006e26:	f24d 1013 	movw	r0, #53523	@ 0xd113
 8006e2a:	f001 f8bd 	bl	8007fa8 <lcd_write_reg>
    lcd_write_reg(0xD114, 0x01);
 8006e2e:	2101      	movs	r1, #1
 8006e30:	f24d 1014 	movw	r0, #53524	@ 0xd114
 8006e34:	f001 f8b8 	bl	8007fa8 <lcd_write_reg>
    lcd_write_reg(0xD115, 0x82);
 8006e38:	2182      	movs	r1, #130	@ 0x82
 8006e3a:	f24d 1015 	movw	r0, #53525	@ 0xd115
 8006e3e:	f001 f8b3 	bl	8007fa8 <lcd_write_reg>
    lcd_write_reg(0xD116, 0x01);
 8006e42:	2101      	movs	r1, #1
 8006e44:	f24d 1016 	movw	r0, #53526	@ 0xd116
 8006e48:	f001 f8ae 	bl	8007fa8 <lcd_write_reg>
    lcd_write_reg(0xD117, 0xCA);
 8006e4c:	21ca      	movs	r1, #202	@ 0xca
 8006e4e:	f24d 1017 	movw	r0, #53527	@ 0xd117
 8006e52:	f001 f8a9 	bl	8007fa8 <lcd_write_reg>
    lcd_write_reg(0xD118, 0x02);
 8006e56:	2102      	movs	r1, #2
 8006e58:	f24d 1018 	movw	r0, #53528	@ 0xd118
 8006e5c:	f001 f8a4 	bl	8007fa8 <lcd_write_reg>
    lcd_write_reg(0xD119, 0x00);
 8006e60:	2100      	movs	r1, #0
 8006e62:	f24d 1019 	movw	r0, #53529	@ 0xd119
 8006e66:	f001 f89f 	bl	8007fa8 <lcd_write_reg>
    lcd_write_reg(0xD11A, 0x02);
 8006e6a:	2102      	movs	r1, #2
 8006e6c:	f24d 101a 	movw	r0, #53530	@ 0xd11a
 8006e70:	f001 f89a 	bl	8007fa8 <lcd_write_reg>
    lcd_write_reg(0xD11B, 0x01);
 8006e74:	2101      	movs	r1, #1
 8006e76:	f24d 101b 	movw	r0, #53531	@ 0xd11b
 8006e7a:	f001 f895 	bl	8007fa8 <lcd_write_reg>
    lcd_write_reg(0xD11C, 0x02);
 8006e7e:	2102      	movs	r1, #2
 8006e80:	f24d 101c 	movw	r0, #53532	@ 0xd11c
 8006e84:	f001 f890 	bl	8007fa8 <lcd_write_reg>
    lcd_write_reg(0xD11D, 0x34);
 8006e88:	2134      	movs	r1, #52	@ 0x34
 8006e8a:	f24d 101d 	movw	r0, #53533	@ 0xd11d
 8006e8e:	f001 f88b 	bl	8007fa8 <lcd_write_reg>
    lcd_write_reg(0xD11E, 0x02);
 8006e92:	2102      	movs	r1, #2
 8006e94:	f24d 101e 	movw	r0, #53534	@ 0xd11e
 8006e98:	f001 f886 	bl	8007fa8 <lcd_write_reg>
    lcd_write_reg(0xD11F, 0x67);
 8006e9c:	2167      	movs	r1, #103	@ 0x67
 8006e9e:	f24d 101f 	movw	r0, #53535	@ 0xd11f
 8006ea2:	f001 f881 	bl	8007fa8 <lcd_write_reg>
    lcd_write_reg(0xD120, 0x02);
 8006ea6:	2102      	movs	r1, #2
 8006ea8:	f24d 1020 	movw	r0, #53536	@ 0xd120
 8006eac:	f001 f87c 	bl	8007fa8 <lcd_write_reg>
    lcd_write_reg(0xD121, 0x84);
 8006eb0:	2184      	movs	r1, #132	@ 0x84
 8006eb2:	f24d 1021 	movw	r0, #53537	@ 0xd121
 8006eb6:	f001 f877 	bl	8007fa8 <lcd_write_reg>
    lcd_write_reg(0xD122, 0x02);
 8006eba:	2102      	movs	r1, #2
 8006ebc:	f24d 1022 	movw	r0, #53538	@ 0xd122
 8006ec0:	f001 f872 	bl	8007fa8 <lcd_write_reg>
    lcd_write_reg(0xD123, 0xA4);
 8006ec4:	21a4      	movs	r1, #164	@ 0xa4
 8006ec6:	f24d 1023 	movw	r0, #53539	@ 0xd123
 8006eca:	f001 f86d 	bl	8007fa8 <lcd_write_reg>
    lcd_write_reg(0xD124, 0x02);
 8006ece:	2102      	movs	r1, #2
 8006ed0:	f24d 1024 	movw	r0, #53540	@ 0xd124
 8006ed4:	f001 f868 	bl	8007fa8 <lcd_write_reg>
    lcd_write_reg(0xD125, 0xB7);
 8006ed8:	21b7      	movs	r1, #183	@ 0xb7
 8006eda:	f24d 1025 	movw	r0, #53541	@ 0xd125
 8006ede:	f001 f863 	bl	8007fa8 <lcd_write_reg>
    lcd_write_reg(0xD126, 0x02);
 8006ee2:	2102      	movs	r1, #2
 8006ee4:	f24d 1026 	movw	r0, #53542	@ 0xd126
 8006ee8:	f001 f85e 	bl	8007fa8 <lcd_write_reg>
    lcd_write_reg(0xD127, 0xCF);
 8006eec:	21cf      	movs	r1, #207	@ 0xcf
 8006eee:	f24d 1027 	movw	r0, #53543	@ 0xd127
 8006ef2:	f001 f859 	bl	8007fa8 <lcd_write_reg>
    lcd_write_reg(0xD128, 0x02);
 8006ef6:	2102      	movs	r1, #2
 8006ef8:	f24d 1028 	movw	r0, #53544	@ 0xd128
 8006efc:	f001 f854 	bl	8007fa8 <lcd_write_reg>
    lcd_write_reg(0xD129, 0xDE);
 8006f00:	21de      	movs	r1, #222	@ 0xde
 8006f02:	f24d 1029 	movw	r0, #53545	@ 0xd129
 8006f06:	f001 f84f 	bl	8007fa8 <lcd_write_reg>
    lcd_write_reg(0xD12A, 0x02);
 8006f0a:	2102      	movs	r1, #2
 8006f0c:	f24d 102a 	movw	r0, #53546	@ 0xd12a
 8006f10:	f001 f84a 	bl	8007fa8 <lcd_write_reg>
    lcd_write_reg(0xD12B, 0xF2);
 8006f14:	21f2      	movs	r1, #242	@ 0xf2
 8006f16:	f24d 102b 	movw	r0, #53547	@ 0xd12b
 8006f1a:	f001 f845 	bl	8007fa8 <lcd_write_reg>
    lcd_write_reg(0xD12C, 0x02);
 8006f1e:	2102      	movs	r1, #2
 8006f20:	f24d 102c 	movw	r0, #53548	@ 0xd12c
 8006f24:	f001 f840 	bl	8007fa8 <lcd_write_reg>
    lcd_write_reg(0xD12D, 0xFE);
 8006f28:	21fe      	movs	r1, #254	@ 0xfe
 8006f2a:	f24d 102d 	movw	r0, #53549	@ 0xd12d
 8006f2e:	f001 f83b 	bl	8007fa8 <lcd_write_reg>
    lcd_write_reg(0xD12E, 0x03);
 8006f32:	2103      	movs	r1, #3
 8006f34:	f24d 102e 	movw	r0, #53550	@ 0xd12e
 8006f38:	f001 f836 	bl	8007fa8 <lcd_write_reg>
    lcd_write_reg(0xD12F, 0x10);
 8006f3c:	2110      	movs	r1, #16
 8006f3e:	f24d 102f 	movw	r0, #53551	@ 0xd12f
 8006f42:	f001 f831 	bl	8007fa8 <lcd_write_reg>
    lcd_write_reg(0xD130, 0x03);
 8006f46:	2103      	movs	r1, #3
 8006f48:	f24d 1030 	movw	r0, #53552	@ 0xd130
 8006f4c:	f001 f82c 	bl	8007fa8 <lcd_write_reg>
    lcd_write_reg(0xD131, 0x33);
 8006f50:	2133      	movs	r1, #51	@ 0x33
 8006f52:	f24d 1031 	movw	r0, #53553	@ 0xd131
 8006f56:	f001 f827 	bl	8007fa8 <lcd_write_reg>
    lcd_write_reg(0xD132, 0x03);
 8006f5a:	2103      	movs	r1, #3
 8006f5c:	f24d 1032 	movw	r0, #53554	@ 0xd132
 8006f60:	f001 f822 	bl	8007fa8 <lcd_write_reg>
    lcd_write_reg(0xD133, 0x6D);
 8006f64:	216d      	movs	r1, #109	@ 0x6d
 8006f66:	f24d 1033 	movw	r0, #53555	@ 0xd133
 8006f6a:	f001 f81d 	bl	8007fa8 <lcd_write_reg>
    lcd_write_reg(0xD200, 0x00);
 8006f6e:	2100      	movs	r1, #0
 8006f70:	f44f 4052 	mov.w	r0, #53760	@ 0xd200
 8006f74:	f001 f818 	bl	8007fa8 <lcd_write_reg>
    lcd_write_reg(0xD201, 0x33);
 8006f78:	2133      	movs	r1, #51	@ 0x33
 8006f7a:	f24d 2001 	movw	r0, #53761	@ 0xd201
 8006f7e:	f001 f813 	bl	8007fa8 <lcd_write_reg>
    lcd_write_reg(0xD202, 0x00);
 8006f82:	2100      	movs	r1, #0
 8006f84:	f24d 2002 	movw	r0, #53762	@ 0xd202
 8006f88:	f001 f80e 	bl	8007fa8 <lcd_write_reg>
    lcd_write_reg(0xD203, 0x34);
 8006f8c:	2134      	movs	r1, #52	@ 0x34
 8006f8e:	f24d 2003 	movw	r0, #53763	@ 0xd203
 8006f92:	f001 f809 	bl	8007fa8 <lcd_write_reg>
    lcd_write_reg(0xD204, 0x00);
 8006f96:	2100      	movs	r1, #0
 8006f98:	f24d 2004 	movw	r0, #53764	@ 0xd204
 8006f9c:	f001 f804 	bl	8007fa8 <lcd_write_reg>
    lcd_write_reg(0xD205, 0x3A);
 8006fa0:	213a      	movs	r1, #58	@ 0x3a
 8006fa2:	f24d 2005 	movw	r0, #53765	@ 0xd205
 8006fa6:	f000 ffff 	bl	8007fa8 <lcd_write_reg>
    lcd_write_reg(0xD206, 0x00);
 8006faa:	2100      	movs	r1, #0
 8006fac:	f24d 2006 	movw	r0, #53766	@ 0xd206
 8006fb0:	f000 fffa 	bl	8007fa8 <lcd_write_reg>
    lcd_write_reg(0xD207, 0x4A);
 8006fb4:	214a      	movs	r1, #74	@ 0x4a
 8006fb6:	f24d 2007 	movw	r0, #53767	@ 0xd207
 8006fba:	f000 fff5 	bl	8007fa8 <lcd_write_reg>
    lcd_write_reg(0xD208, 0x00);
 8006fbe:	2100      	movs	r1, #0
 8006fc0:	f24d 2008 	movw	r0, #53768	@ 0xd208
 8006fc4:	f000 fff0 	bl	8007fa8 <lcd_write_reg>
    lcd_write_reg(0xD209, 0x5C);
 8006fc8:	215c      	movs	r1, #92	@ 0x5c
 8006fca:	f24d 2009 	movw	r0, #53769	@ 0xd209
 8006fce:	f000 ffeb 	bl	8007fa8 <lcd_write_reg>
    lcd_write_reg(0xD20A, 0x00);
 8006fd2:	2100      	movs	r1, #0
 8006fd4:	f24d 200a 	movw	r0, #53770	@ 0xd20a
 8006fd8:	f000 ffe6 	bl	8007fa8 <lcd_write_reg>

    lcd_write_reg(0xD20B, 0x81);
 8006fdc:	2181      	movs	r1, #129	@ 0x81
 8006fde:	f24d 200b 	movw	r0, #53771	@ 0xd20b
 8006fe2:	f000 ffe1 	bl	8007fa8 <lcd_write_reg>
    lcd_write_reg(0xD20C, 0x00);
 8006fe6:	2100      	movs	r1, #0
 8006fe8:	f24d 200c 	movw	r0, #53772	@ 0xd20c
 8006fec:	f000 ffdc 	bl	8007fa8 <lcd_write_reg>
    lcd_write_reg(0xD20D, 0xA6);
 8006ff0:	21a6      	movs	r1, #166	@ 0xa6
 8006ff2:	f24d 200d 	movw	r0, #53773	@ 0xd20d
 8006ff6:	f000 ffd7 	bl	8007fa8 <lcd_write_reg>
    lcd_write_reg(0xD20E, 0x00);
 8006ffa:	2100      	movs	r1, #0
 8006ffc:	f24d 200e 	movw	r0, #53774	@ 0xd20e
 8007000:	f000 ffd2 	bl	8007fa8 <lcd_write_reg>
    lcd_write_reg(0xD20F, 0xE5);
 8007004:	21e5      	movs	r1, #229	@ 0xe5
 8007006:	f24d 200f 	movw	r0, #53775	@ 0xd20f
 800700a:	f000 ffcd 	bl	8007fa8 <lcd_write_reg>
    lcd_write_reg(0xD210, 0x01);
 800700e:	2101      	movs	r1, #1
 8007010:	f24d 2010 	movw	r0, #53776	@ 0xd210
 8007014:	f000 ffc8 	bl	8007fa8 <lcd_write_reg>
    lcd_write_reg(0xD211, 0x13);
 8007018:	2113      	movs	r1, #19
 800701a:	f24d 2011 	movw	r0, #53777	@ 0xd211
 800701e:	f000 ffc3 	bl	8007fa8 <lcd_write_reg>
    lcd_write_reg(0xD212, 0x01);
 8007022:	2101      	movs	r1, #1
 8007024:	f24d 2012 	movw	r0, #53778	@ 0xd212
 8007028:	f000 ffbe 	bl	8007fa8 <lcd_write_reg>
    lcd_write_reg(0xD213, 0x54);
 800702c:	2154      	movs	r1, #84	@ 0x54
 800702e:	f24d 2013 	movw	r0, #53779	@ 0xd213
 8007032:	f000 ffb9 	bl	8007fa8 <lcd_write_reg>
    lcd_write_reg(0xD214, 0x01);
 8007036:	2101      	movs	r1, #1
 8007038:	f24d 2014 	movw	r0, #53780	@ 0xd214
 800703c:	f000 ffb4 	bl	8007fa8 <lcd_write_reg>
    lcd_write_reg(0xD215, 0x82);
 8007040:	2182      	movs	r1, #130	@ 0x82
 8007042:	f24d 2015 	movw	r0, #53781	@ 0xd215
 8007046:	f000 ffaf 	bl	8007fa8 <lcd_write_reg>
    lcd_write_reg(0xD216, 0x01);
 800704a:	2101      	movs	r1, #1
 800704c:	f24d 2016 	movw	r0, #53782	@ 0xd216
 8007050:	f000 ffaa 	bl	8007fa8 <lcd_write_reg>
    lcd_write_reg(0xD217, 0xCA);
 8007054:	21ca      	movs	r1, #202	@ 0xca
 8007056:	f24d 2017 	movw	r0, #53783	@ 0xd217
 800705a:	f000 ffa5 	bl	8007fa8 <lcd_write_reg>
    lcd_write_reg(0xD218, 0x02);
 800705e:	2102      	movs	r1, #2
 8007060:	f24d 2018 	movw	r0, #53784	@ 0xd218
 8007064:	f000 ffa0 	bl	8007fa8 <lcd_write_reg>
    lcd_write_reg(0xD219, 0x00);
 8007068:	2100      	movs	r1, #0
 800706a:	f24d 2019 	movw	r0, #53785	@ 0xd219
 800706e:	f000 ff9b 	bl	8007fa8 <lcd_write_reg>
    lcd_write_reg(0xD21A, 0x02);
 8007072:	2102      	movs	r1, #2
 8007074:	f24d 201a 	movw	r0, #53786	@ 0xd21a
 8007078:	f000 ff96 	bl	8007fa8 <lcd_write_reg>
    lcd_write_reg(0xD21B, 0x01);
 800707c:	2101      	movs	r1, #1
 800707e:	f24d 201b 	movw	r0, #53787	@ 0xd21b
 8007082:	f000 ff91 	bl	8007fa8 <lcd_write_reg>
    lcd_write_reg(0xD21C, 0x02);
 8007086:	2102      	movs	r1, #2
 8007088:	f24d 201c 	movw	r0, #53788	@ 0xd21c
 800708c:	f000 ff8c 	bl	8007fa8 <lcd_write_reg>
    lcd_write_reg(0xD21D, 0x34);
 8007090:	2134      	movs	r1, #52	@ 0x34
 8007092:	f24d 201d 	movw	r0, #53789	@ 0xd21d
 8007096:	f000 ff87 	bl	8007fa8 <lcd_write_reg>
    lcd_write_reg(0xD21E, 0x02);
 800709a:	2102      	movs	r1, #2
 800709c:	f24d 201e 	movw	r0, #53790	@ 0xd21e
 80070a0:	f000 ff82 	bl	8007fa8 <lcd_write_reg>
    lcd_write_reg(0xD21F, 0x67);
 80070a4:	2167      	movs	r1, #103	@ 0x67
 80070a6:	f24d 201f 	movw	r0, #53791	@ 0xd21f
 80070aa:	f000 ff7d 	bl	8007fa8 <lcd_write_reg>
    lcd_write_reg(0xD220, 0x02);
 80070ae:	2102      	movs	r1, #2
 80070b0:	f24d 2020 	movw	r0, #53792	@ 0xd220
 80070b4:	f000 ff78 	bl	8007fa8 <lcd_write_reg>
    lcd_write_reg(0xD221, 0x84);
 80070b8:	2184      	movs	r1, #132	@ 0x84
 80070ba:	f24d 2021 	movw	r0, #53793	@ 0xd221
 80070be:	f000 ff73 	bl	8007fa8 <lcd_write_reg>
    lcd_write_reg(0xD222, 0x02);
 80070c2:	2102      	movs	r1, #2
 80070c4:	f24d 2022 	movw	r0, #53794	@ 0xd222
 80070c8:	f000 ff6e 	bl	8007fa8 <lcd_write_reg>
    lcd_write_reg(0xD223, 0xA4);
 80070cc:	21a4      	movs	r1, #164	@ 0xa4
 80070ce:	f24d 2023 	movw	r0, #53795	@ 0xd223
 80070d2:	f000 ff69 	bl	8007fa8 <lcd_write_reg>
    lcd_write_reg(0xD224, 0x02);
 80070d6:	2102      	movs	r1, #2
 80070d8:	f24d 2024 	movw	r0, #53796	@ 0xd224
 80070dc:	f000 ff64 	bl	8007fa8 <lcd_write_reg>
    lcd_write_reg(0xD225, 0xB7);
 80070e0:	21b7      	movs	r1, #183	@ 0xb7
 80070e2:	f24d 2025 	movw	r0, #53797	@ 0xd225
 80070e6:	f000 ff5f 	bl	8007fa8 <lcd_write_reg>
    lcd_write_reg(0xD226, 0x02);
 80070ea:	2102      	movs	r1, #2
 80070ec:	f24d 2026 	movw	r0, #53798	@ 0xd226
 80070f0:	f000 ff5a 	bl	8007fa8 <lcd_write_reg>
    lcd_write_reg(0xD227, 0xCF);
 80070f4:	21cf      	movs	r1, #207	@ 0xcf
 80070f6:	f24d 2027 	movw	r0, #53799	@ 0xd227
 80070fa:	f000 ff55 	bl	8007fa8 <lcd_write_reg>
    lcd_write_reg(0xD228, 0x02);
 80070fe:	2102      	movs	r1, #2
 8007100:	f24d 2028 	movw	r0, #53800	@ 0xd228
 8007104:	f000 ff50 	bl	8007fa8 <lcd_write_reg>
    lcd_write_reg(0xD229, 0xDE);
 8007108:	21de      	movs	r1, #222	@ 0xde
 800710a:	f24d 2029 	movw	r0, #53801	@ 0xd229
 800710e:	f000 ff4b 	bl	8007fa8 <lcd_write_reg>
    lcd_write_reg(0xD22A, 0x02);
 8007112:	2102      	movs	r1, #2
 8007114:	f24d 202a 	movw	r0, #53802	@ 0xd22a
 8007118:	f000 ff46 	bl	8007fa8 <lcd_write_reg>
    lcd_write_reg(0xD22B, 0xF2);
 800711c:	21f2      	movs	r1, #242	@ 0xf2
 800711e:	f24d 202b 	movw	r0, #53803	@ 0xd22b
 8007122:	f000 ff41 	bl	8007fa8 <lcd_write_reg>
    lcd_write_reg(0xD22C, 0x02);
 8007126:	2102      	movs	r1, #2
 8007128:	f24d 202c 	movw	r0, #53804	@ 0xd22c
 800712c:	f000 ff3c 	bl	8007fa8 <lcd_write_reg>
    lcd_write_reg(0xD22D, 0xFE);
 8007130:	21fe      	movs	r1, #254	@ 0xfe
 8007132:	f24d 202d 	movw	r0, #53805	@ 0xd22d
 8007136:	f000 ff37 	bl	8007fa8 <lcd_write_reg>
    lcd_write_reg(0xD22E, 0x03);
 800713a:	2103      	movs	r1, #3
 800713c:	f24d 202e 	movw	r0, #53806	@ 0xd22e
 8007140:	f000 ff32 	bl	8007fa8 <lcd_write_reg>
    lcd_write_reg(0xD22F, 0x10);
 8007144:	2110      	movs	r1, #16
 8007146:	f24d 202f 	movw	r0, #53807	@ 0xd22f
 800714a:	f000 ff2d 	bl	8007fa8 <lcd_write_reg>
    lcd_write_reg(0xD230, 0x03);
 800714e:	2103      	movs	r1, #3
 8007150:	f24d 2030 	movw	r0, #53808	@ 0xd230
 8007154:	f000 ff28 	bl	8007fa8 <lcd_write_reg>
    lcd_write_reg(0xD231, 0x33);
 8007158:	2133      	movs	r1, #51	@ 0x33
 800715a:	f24d 2031 	movw	r0, #53809	@ 0xd231
 800715e:	f000 ff23 	bl	8007fa8 <lcd_write_reg>
    lcd_write_reg(0xD232, 0x03);
 8007162:	2103      	movs	r1, #3
 8007164:	f24d 2032 	movw	r0, #53810	@ 0xd232
 8007168:	f000 ff1e 	bl	8007fa8 <lcd_write_reg>
    lcd_write_reg(0xD233, 0x6D);
 800716c:	216d      	movs	r1, #109	@ 0x6d
 800716e:	f24d 2033 	movw	r0, #53811	@ 0xd233
 8007172:	f000 ff19 	bl	8007fa8 <lcd_write_reg>
    lcd_write_reg(0xD300, 0x00);
 8007176:	2100      	movs	r1, #0
 8007178:	f44f 4053 	mov.w	r0, #54016	@ 0xd300
 800717c:	f000 ff14 	bl	8007fa8 <lcd_write_reg>
    lcd_write_reg(0xD301, 0x33);
 8007180:	2133      	movs	r1, #51	@ 0x33
 8007182:	f24d 3001 	movw	r0, #54017	@ 0xd301
 8007186:	f000 ff0f 	bl	8007fa8 <lcd_write_reg>
    lcd_write_reg(0xD302, 0x00);
 800718a:	2100      	movs	r1, #0
 800718c:	f24d 3002 	movw	r0, #54018	@ 0xd302
 8007190:	f000 ff0a 	bl	8007fa8 <lcd_write_reg>
    lcd_write_reg(0xD303, 0x34);
 8007194:	2134      	movs	r1, #52	@ 0x34
 8007196:	f24d 3003 	movw	r0, #54019	@ 0xd303
 800719a:	f000 ff05 	bl	8007fa8 <lcd_write_reg>
    lcd_write_reg(0xD304, 0x00);
 800719e:	2100      	movs	r1, #0
 80071a0:	f24d 3004 	movw	r0, #54020	@ 0xd304
 80071a4:	f000 ff00 	bl	8007fa8 <lcd_write_reg>
    lcd_write_reg(0xD305, 0x3A);
 80071a8:	213a      	movs	r1, #58	@ 0x3a
 80071aa:	f24d 3005 	movw	r0, #54021	@ 0xd305
 80071ae:	f000 fefb 	bl	8007fa8 <lcd_write_reg>
    lcd_write_reg(0xD306, 0x00);
 80071b2:	2100      	movs	r1, #0
 80071b4:	f24d 3006 	movw	r0, #54022	@ 0xd306
 80071b8:	f000 fef6 	bl	8007fa8 <lcd_write_reg>
    lcd_write_reg(0xD307, 0x4A);
 80071bc:	214a      	movs	r1, #74	@ 0x4a
 80071be:	f24d 3007 	movw	r0, #54023	@ 0xd307
 80071c2:	f000 fef1 	bl	8007fa8 <lcd_write_reg>
    lcd_write_reg(0xD308, 0x00);
 80071c6:	2100      	movs	r1, #0
 80071c8:	f24d 3008 	movw	r0, #54024	@ 0xd308
 80071cc:	f000 feec 	bl	8007fa8 <lcd_write_reg>
    lcd_write_reg(0xD309, 0x5C);
 80071d0:	215c      	movs	r1, #92	@ 0x5c
 80071d2:	f24d 3009 	movw	r0, #54025	@ 0xd309
 80071d6:	f000 fee7 	bl	8007fa8 <lcd_write_reg>
    lcd_write_reg(0xD30A, 0x00);
 80071da:	2100      	movs	r1, #0
 80071dc:	f24d 300a 	movw	r0, #54026	@ 0xd30a
 80071e0:	f000 fee2 	bl	8007fa8 <lcd_write_reg>

    lcd_write_reg(0xD30B, 0x81);
 80071e4:	2181      	movs	r1, #129	@ 0x81
 80071e6:	f24d 300b 	movw	r0, #54027	@ 0xd30b
 80071ea:	f000 fedd 	bl	8007fa8 <lcd_write_reg>
    lcd_write_reg(0xD30C, 0x00);
 80071ee:	2100      	movs	r1, #0
 80071f0:	f24d 300c 	movw	r0, #54028	@ 0xd30c
 80071f4:	f000 fed8 	bl	8007fa8 <lcd_write_reg>
    lcd_write_reg(0xD30D, 0xA6);
 80071f8:	21a6      	movs	r1, #166	@ 0xa6
 80071fa:	f24d 300d 	movw	r0, #54029	@ 0xd30d
 80071fe:	f000 fed3 	bl	8007fa8 <lcd_write_reg>
    lcd_write_reg(0xD30E, 0x00);
 8007202:	2100      	movs	r1, #0
 8007204:	f24d 300e 	movw	r0, #54030	@ 0xd30e
 8007208:	f000 fece 	bl	8007fa8 <lcd_write_reg>
    lcd_write_reg(0xD30F, 0xE5);
 800720c:	21e5      	movs	r1, #229	@ 0xe5
 800720e:	f24d 300f 	movw	r0, #54031	@ 0xd30f
 8007212:	f000 fec9 	bl	8007fa8 <lcd_write_reg>
    lcd_write_reg(0xD310, 0x01);
 8007216:	2101      	movs	r1, #1
 8007218:	f24d 3010 	movw	r0, #54032	@ 0xd310
 800721c:	f000 fec4 	bl	8007fa8 <lcd_write_reg>
    lcd_write_reg(0xD311, 0x13);
 8007220:	2113      	movs	r1, #19
 8007222:	f24d 3011 	movw	r0, #54033	@ 0xd311
 8007226:	f000 febf 	bl	8007fa8 <lcd_write_reg>
    lcd_write_reg(0xD312, 0x01);
 800722a:	2101      	movs	r1, #1
 800722c:	f24d 3012 	movw	r0, #54034	@ 0xd312
 8007230:	f000 feba 	bl	8007fa8 <lcd_write_reg>
    lcd_write_reg(0xD313, 0x54);
 8007234:	2154      	movs	r1, #84	@ 0x54
 8007236:	f24d 3013 	movw	r0, #54035	@ 0xd313
 800723a:	f000 feb5 	bl	8007fa8 <lcd_write_reg>
    lcd_write_reg(0xD314, 0x01);
 800723e:	2101      	movs	r1, #1
 8007240:	f24d 3014 	movw	r0, #54036	@ 0xd314
 8007244:	f000 feb0 	bl	8007fa8 <lcd_write_reg>
    lcd_write_reg(0xD315, 0x82);
 8007248:	2182      	movs	r1, #130	@ 0x82
 800724a:	f24d 3015 	movw	r0, #54037	@ 0xd315
 800724e:	f000 feab 	bl	8007fa8 <lcd_write_reg>
    lcd_write_reg(0xD316, 0x01);
 8007252:	2101      	movs	r1, #1
 8007254:	f24d 3016 	movw	r0, #54038	@ 0xd316
 8007258:	f000 fea6 	bl	8007fa8 <lcd_write_reg>
    lcd_write_reg(0xD317, 0xCA);
 800725c:	21ca      	movs	r1, #202	@ 0xca
 800725e:	f24d 3017 	movw	r0, #54039	@ 0xd317
 8007262:	f000 fea1 	bl	8007fa8 <lcd_write_reg>
    lcd_write_reg(0xD318, 0x02);
 8007266:	2102      	movs	r1, #2
 8007268:	f24d 3018 	movw	r0, #54040	@ 0xd318
 800726c:	f000 fe9c 	bl	8007fa8 <lcd_write_reg>
    lcd_write_reg(0xD319, 0x00);
 8007270:	2100      	movs	r1, #0
 8007272:	f24d 3019 	movw	r0, #54041	@ 0xd319
 8007276:	f000 fe97 	bl	8007fa8 <lcd_write_reg>
    lcd_write_reg(0xD31A, 0x02);
 800727a:	2102      	movs	r1, #2
 800727c:	f24d 301a 	movw	r0, #54042	@ 0xd31a
 8007280:	f000 fe92 	bl	8007fa8 <lcd_write_reg>
    lcd_write_reg(0xD31B, 0x01);
 8007284:	2101      	movs	r1, #1
 8007286:	f24d 301b 	movw	r0, #54043	@ 0xd31b
 800728a:	f000 fe8d 	bl	8007fa8 <lcd_write_reg>
    lcd_write_reg(0xD31C, 0x02);
 800728e:	2102      	movs	r1, #2
 8007290:	f24d 301c 	movw	r0, #54044	@ 0xd31c
 8007294:	f000 fe88 	bl	8007fa8 <lcd_write_reg>
    lcd_write_reg(0xD31D, 0x34);
 8007298:	2134      	movs	r1, #52	@ 0x34
 800729a:	f24d 301d 	movw	r0, #54045	@ 0xd31d
 800729e:	f000 fe83 	bl	8007fa8 <lcd_write_reg>
    lcd_write_reg(0xD31E, 0x02);
 80072a2:	2102      	movs	r1, #2
 80072a4:	f24d 301e 	movw	r0, #54046	@ 0xd31e
 80072a8:	f000 fe7e 	bl	8007fa8 <lcd_write_reg>
    lcd_write_reg(0xD31F, 0x67);
 80072ac:	2167      	movs	r1, #103	@ 0x67
 80072ae:	f24d 301f 	movw	r0, #54047	@ 0xd31f
 80072b2:	f000 fe79 	bl	8007fa8 <lcd_write_reg>
    lcd_write_reg(0xD320, 0x02);
 80072b6:	2102      	movs	r1, #2
 80072b8:	f24d 3020 	movw	r0, #54048	@ 0xd320
 80072bc:	f000 fe74 	bl	8007fa8 <lcd_write_reg>
    lcd_write_reg(0xD321, 0x84);
 80072c0:	2184      	movs	r1, #132	@ 0x84
 80072c2:	f24d 3021 	movw	r0, #54049	@ 0xd321
 80072c6:	f000 fe6f 	bl	8007fa8 <lcd_write_reg>
    lcd_write_reg(0xD322, 0x02);
 80072ca:	2102      	movs	r1, #2
 80072cc:	f24d 3022 	movw	r0, #54050	@ 0xd322
 80072d0:	f000 fe6a 	bl	8007fa8 <lcd_write_reg>
    lcd_write_reg(0xD323, 0xA4);
 80072d4:	21a4      	movs	r1, #164	@ 0xa4
 80072d6:	f24d 3023 	movw	r0, #54051	@ 0xd323
 80072da:	f000 fe65 	bl	8007fa8 <lcd_write_reg>
    lcd_write_reg(0xD324, 0x02);
 80072de:	2102      	movs	r1, #2
 80072e0:	f24d 3024 	movw	r0, #54052	@ 0xd324
 80072e4:	f000 fe60 	bl	8007fa8 <lcd_write_reg>
    lcd_write_reg(0xD325, 0xB7);
 80072e8:	21b7      	movs	r1, #183	@ 0xb7
 80072ea:	f24d 3025 	movw	r0, #54053	@ 0xd325
 80072ee:	f000 fe5b 	bl	8007fa8 <lcd_write_reg>
    lcd_write_reg(0xD326, 0x02);
 80072f2:	2102      	movs	r1, #2
 80072f4:	f24d 3026 	movw	r0, #54054	@ 0xd326
 80072f8:	f000 fe56 	bl	8007fa8 <lcd_write_reg>
    lcd_write_reg(0xD327, 0xCF);
 80072fc:	21cf      	movs	r1, #207	@ 0xcf
 80072fe:	f24d 3027 	movw	r0, #54055	@ 0xd327
 8007302:	f000 fe51 	bl	8007fa8 <lcd_write_reg>
    lcd_write_reg(0xD328, 0x02);
 8007306:	2102      	movs	r1, #2
 8007308:	f24d 3028 	movw	r0, #54056	@ 0xd328
 800730c:	f000 fe4c 	bl	8007fa8 <lcd_write_reg>
    lcd_write_reg(0xD329, 0xDE);
 8007310:	21de      	movs	r1, #222	@ 0xde
 8007312:	f24d 3029 	movw	r0, #54057	@ 0xd329
 8007316:	f000 fe47 	bl	8007fa8 <lcd_write_reg>
    lcd_write_reg(0xD32A, 0x02);
 800731a:	2102      	movs	r1, #2
 800731c:	f24d 302a 	movw	r0, #54058	@ 0xd32a
 8007320:	f000 fe42 	bl	8007fa8 <lcd_write_reg>
    lcd_write_reg(0xD32B, 0xF2);
 8007324:	21f2      	movs	r1, #242	@ 0xf2
 8007326:	f24d 302b 	movw	r0, #54059	@ 0xd32b
 800732a:	f000 fe3d 	bl	8007fa8 <lcd_write_reg>
    lcd_write_reg(0xD32C, 0x02);
 800732e:	2102      	movs	r1, #2
 8007330:	f24d 302c 	movw	r0, #54060	@ 0xd32c
 8007334:	f000 fe38 	bl	8007fa8 <lcd_write_reg>
    lcd_write_reg(0xD32D, 0xFE);
 8007338:	21fe      	movs	r1, #254	@ 0xfe
 800733a:	f24d 302d 	movw	r0, #54061	@ 0xd32d
 800733e:	f000 fe33 	bl	8007fa8 <lcd_write_reg>
    lcd_write_reg(0xD32E, 0x03);
 8007342:	2103      	movs	r1, #3
 8007344:	f24d 302e 	movw	r0, #54062	@ 0xd32e
 8007348:	f000 fe2e 	bl	8007fa8 <lcd_write_reg>
    lcd_write_reg(0xD32F, 0x10);
 800734c:	2110      	movs	r1, #16
 800734e:	f24d 302f 	movw	r0, #54063	@ 0xd32f
 8007352:	f000 fe29 	bl	8007fa8 <lcd_write_reg>
    lcd_write_reg(0xD330, 0x03);
 8007356:	2103      	movs	r1, #3
 8007358:	f24d 3030 	movw	r0, #54064	@ 0xd330
 800735c:	f000 fe24 	bl	8007fa8 <lcd_write_reg>
    lcd_write_reg(0xD331, 0x33);
 8007360:	2133      	movs	r1, #51	@ 0x33
 8007362:	f24d 3031 	movw	r0, #54065	@ 0xd331
 8007366:	f000 fe1f 	bl	8007fa8 <lcd_write_reg>
    lcd_write_reg(0xD332, 0x03);
 800736a:	2103      	movs	r1, #3
 800736c:	f24d 3032 	movw	r0, #54066	@ 0xd332
 8007370:	f000 fe1a 	bl	8007fa8 <lcd_write_reg>
    lcd_write_reg(0xD333, 0x6D);
 8007374:	216d      	movs	r1, #109	@ 0x6d
 8007376:	f24d 3033 	movw	r0, #54067	@ 0xd333
 800737a:	f000 fe15 	bl	8007fa8 <lcd_write_reg>
    lcd_write_reg(0xD400, 0x00);
 800737e:	2100      	movs	r1, #0
 8007380:	f44f 4054 	mov.w	r0, #54272	@ 0xd400
 8007384:	f000 fe10 	bl	8007fa8 <lcd_write_reg>
    lcd_write_reg(0xD401, 0x33);
 8007388:	2133      	movs	r1, #51	@ 0x33
 800738a:	f24d 4001 	movw	r0, #54273	@ 0xd401
 800738e:	f000 fe0b 	bl	8007fa8 <lcd_write_reg>
    lcd_write_reg(0xD402, 0x00);
 8007392:	2100      	movs	r1, #0
 8007394:	f24d 4002 	movw	r0, #54274	@ 0xd402
 8007398:	f000 fe06 	bl	8007fa8 <lcd_write_reg>
    lcd_write_reg(0xD403, 0x34);
 800739c:	2134      	movs	r1, #52	@ 0x34
 800739e:	f24d 4003 	movw	r0, #54275	@ 0xd403
 80073a2:	f000 fe01 	bl	8007fa8 <lcd_write_reg>
    lcd_write_reg(0xD404, 0x00);
 80073a6:	2100      	movs	r1, #0
 80073a8:	f24d 4004 	movw	r0, #54276	@ 0xd404
 80073ac:	f000 fdfc 	bl	8007fa8 <lcd_write_reg>
    lcd_write_reg(0xD405, 0x3A);
 80073b0:	213a      	movs	r1, #58	@ 0x3a
 80073b2:	f24d 4005 	movw	r0, #54277	@ 0xd405
 80073b6:	f000 fdf7 	bl	8007fa8 <lcd_write_reg>
    lcd_write_reg(0xD406, 0x00);
 80073ba:	2100      	movs	r1, #0
 80073bc:	f24d 4006 	movw	r0, #54278	@ 0xd406
 80073c0:	f000 fdf2 	bl	8007fa8 <lcd_write_reg>
    lcd_write_reg(0xD407, 0x4A);
 80073c4:	214a      	movs	r1, #74	@ 0x4a
 80073c6:	f24d 4007 	movw	r0, #54279	@ 0xd407
 80073ca:	f000 fded 	bl	8007fa8 <lcd_write_reg>
    lcd_write_reg(0xD408, 0x00);
 80073ce:	2100      	movs	r1, #0
 80073d0:	f24d 4008 	movw	r0, #54280	@ 0xd408
 80073d4:	f000 fde8 	bl	8007fa8 <lcd_write_reg>
    lcd_write_reg(0xD409, 0x5C);
 80073d8:	215c      	movs	r1, #92	@ 0x5c
 80073da:	f24d 4009 	movw	r0, #54281	@ 0xd409
 80073de:	f000 fde3 	bl	8007fa8 <lcd_write_reg>
    lcd_write_reg(0xD40A, 0x00);
 80073e2:	2100      	movs	r1, #0
 80073e4:	f24d 400a 	movw	r0, #54282	@ 0xd40a
 80073e8:	f000 fdde 	bl	8007fa8 <lcd_write_reg>
    lcd_write_reg(0xD40B, 0x81);
 80073ec:	2181      	movs	r1, #129	@ 0x81
 80073ee:	f24d 400b 	movw	r0, #54283	@ 0xd40b
 80073f2:	f000 fdd9 	bl	8007fa8 <lcd_write_reg>

    lcd_write_reg(0xD40C, 0x00);
 80073f6:	2100      	movs	r1, #0
 80073f8:	f24d 400c 	movw	r0, #54284	@ 0xd40c
 80073fc:	f000 fdd4 	bl	8007fa8 <lcd_write_reg>
    lcd_write_reg(0xD40D, 0xA6);
 8007400:	21a6      	movs	r1, #166	@ 0xa6
 8007402:	f24d 400d 	movw	r0, #54285	@ 0xd40d
 8007406:	f000 fdcf 	bl	8007fa8 <lcd_write_reg>
    lcd_write_reg(0xD40E, 0x00);
 800740a:	2100      	movs	r1, #0
 800740c:	f24d 400e 	movw	r0, #54286	@ 0xd40e
 8007410:	f000 fdca 	bl	8007fa8 <lcd_write_reg>
    lcd_write_reg(0xD40F, 0xE5);
 8007414:	21e5      	movs	r1, #229	@ 0xe5
 8007416:	f24d 400f 	movw	r0, #54287	@ 0xd40f
 800741a:	f000 fdc5 	bl	8007fa8 <lcd_write_reg>
    lcd_write_reg(0xD410, 0x01);
 800741e:	2101      	movs	r1, #1
 8007420:	f24d 4010 	movw	r0, #54288	@ 0xd410
 8007424:	f000 fdc0 	bl	8007fa8 <lcd_write_reg>
    lcd_write_reg(0xD411, 0x13);
 8007428:	2113      	movs	r1, #19
 800742a:	f24d 4011 	movw	r0, #54289	@ 0xd411
 800742e:	f000 fdbb 	bl	8007fa8 <lcd_write_reg>
    lcd_write_reg(0xD412, 0x01);
 8007432:	2101      	movs	r1, #1
 8007434:	f24d 4012 	movw	r0, #54290	@ 0xd412
 8007438:	f000 fdb6 	bl	8007fa8 <lcd_write_reg>
    lcd_write_reg(0xD413, 0x54);
 800743c:	2154      	movs	r1, #84	@ 0x54
 800743e:	f24d 4013 	movw	r0, #54291	@ 0xd413
 8007442:	f000 fdb1 	bl	8007fa8 <lcd_write_reg>
    lcd_write_reg(0xD414, 0x01);
 8007446:	2101      	movs	r1, #1
 8007448:	f24d 4014 	movw	r0, #54292	@ 0xd414
 800744c:	f000 fdac 	bl	8007fa8 <lcd_write_reg>
    lcd_write_reg(0xD415, 0x82);
 8007450:	2182      	movs	r1, #130	@ 0x82
 8007452:	f24d 4015 	movw	r0, #54293	@ 0xd415
 8007456:	f000 fda7 	bl	8007fa8 <lcd_write_reg>
    lcd_write_reg(0xD416, 0x01);
 800745a:	2101      	movs	r1, #1
 800745c:	f24d 4016 	movw	r0, #54294	@ 0xd416
 8007460:	f000 fda2 	bl	8007fa8 <lcd_write_reg>
    lcd_write_reg(0xD417, 0xCA);
 8007464:	21ca      	movs	r1, #202	@ 0xca
 8007466:	f24d 4017 	movw	r0, #54295	@ 0xd417
 800746a:	f000 fd9d 	bl	8007fa8 <lcd_write_reg>
    lcd_write_reg(0xD418, 0x02);
 800746e:	2102      	movs	r1, #2
 8007470:	f24d 4018 	movw	r0, #54296	@ 0xd418
 8007474:	f000 fd98 	bl	8007fa8 <lcd_write_reg>
    lcd_write_reg(0xD419, 0x00);
 8007478:	2100      	movs	r1, #0
 800747a:	f24d 4019 	movw	r0, #54297	@ 0xd419
 800747e:	f000 fd93 	bl	8007fa8 <lcd_write_reg>
    lcd_write_reg(0xD41A, 0x02);
 8007482:	2102      	movs	r1, #2
 8007484:	f24d 401a 	movw	r0, #54298	@ 0xd41a
 8007488:	f000 fd8e 	bl	8007fa8 <lcd_write_reg>
    lcd_write_reg(0xD41B, 0x01);
 800748c:	2101      	movs	r1, #1
 800748e:	f24d 401b 	movw	r0, #54299	@ 0xd41b
 8007492:	f000 fd89 	bl	8007fa8 <lcd_write_reg>
    lcd_write_reg(0xD41C, 0x02);
 8007496:	2102      	movs	r1, #2
 8007498:	f24d 401c 	movw	r0, #54300	@ 0xd41c
 800749c:	f000 fd84 	bl	8007fa8 <lcd_write_reg>
    lcd_write_reg(0xD41D, 0x34);
 80074a0:	2134      	movs	r1, #52	@ 0x34
 80074a2:	f24d 401d 	movw	r0, #54301	@ 0xd41d
 80074a6:	f000 fd7f 	bl	8007fa8 <lcd_write_reg>
    lcd_write_reg(0xD41E, 0x02);
 80074aa:	2102      	movs	r1, #2
 80074ac:	f24d 401e 	movw	r0, #54302	@ 0xd41e
 80074b0:	f000 fd7a 	bl	8007fa8 <lcd_write_reg>
    lcd_write_reg(0xD41F, 0x67);
 80074b4:	2167      	movs	r1, #103	@ 0x67
 80074b6:	f24d 401f 	movw	r0, #54303	@ 0xd41f
 80074ba:	f000 fd75 	bl	8007fa8 <lcd_write_reg>
    lcd_write_reg(0xD420, 0x02);
 80074be:	2102      	movs	r1, #2
 80074c0:	f24d 4020 	movw	r0, #54304	@ 0xd420
 80074c4:	f000 fd70 	bl	8007fa8 <lcd_write_reg>
    lcd_write_reg(0xD421, 0x84);
 80074c8:	2184      	movs	r1, #132	@ 0x84
 80074ca:	f24d 4021 	movw	r0, #54305	@ 0xd421
 80074ce:	f000 fd6b 	bl	8007fa8 <lcd_write_reg>
    lcd_write_reg(0xD422, 0x02);
 80074d2:	2102      	movs	r1, #2
 80074d4:	f24d 4022 	movw	r0, #54306	@ 0xd422
 80074d8:	f000 fd66 	bl	8007fa8 <lcd_write_reg>
    lcd_write_reg(0xD423, 0xA4);
 80074dc:	21a4      	movs	r1, #164	@ 0xa4
 80074de:	f24d 4023 	movw	r0, #54307	@ 0xd423
 80074e2:	f000 fd61 	bl	8007fa8 <lcd_write_reg>
    lcd_write_reg(0xD424, 0x02);
 80074e6:	2102      	movs	r1, #2
 80074e8:	f24d 4024 	movw	r0, #54308	@ 0xd424
 80074ec:	f000 fd5c 	bl	8007fa8 <lcd_write_reg>
    lcd_write_reg(0xD425, 0xB7);
 80074f0:	21b7      	movs	r1, #183	@ 0xb7
 80074f2:	f24d 4025 	movw	r0, #54309	@ 0xd425
 80074f6:	f000 fd57 	bl	8007fa8 <lcd_write_reg>
    lcd_write_reg(0xD426, 0x02);
 80074fa:	2102      	movs	r1, #2
 80074fc:	f24d 4026 	movw	r0, #54310	@ 0xd426
 8007500:	f000 fd52 	bl	8007fa8 <lcd_write_reg>
    lcd_write_reg(0xD427, 0xCF);
 8007504:	21cf      	movs	r1, #207	@ 0xcf
 8007506:	f24d 4027 	movw	r0, #54311	@ 0xd427
 800750a:	f000 fd4d 	bl	8007fa8 <lcd_write_reg>
    lcd_write_reg(0xD428, 0x02);
 800750e:	2102      	movs	r1, #2
 8007510:	f24d 4028 	movw	r0, #54312	@ 0xd428
 8007514:	f000 fd48 	bl	8007fa8 <lcd_write_reg>
    lcd_write_reg(0xD429, 0xDE);
 8007518:	21de      	movs	r1, #222	@ 0xde
 800751a:	f24d 4029 	movw	r0, #54313	@ 0xd429
 800751e:	f000 fd43 	bl	8007fa8 <lcd_write_reg>
    lcd_write_reg(0xD42A, 0x02);
 8007522:	2102      	movs	r1, #2
 8007524:	f24d 402a 	movw	r0, #54314	@ 0xd42a
 8007528:	f000 fd3e 	bl	8007fa8 <lcd_write_reg>
    lcd_write_reg(0xD42B, 0xF2);
 800752c:	21f2      	movs	r1, #242	@ 0xf2
 800752e:	f24d 402b 	movw	r0, #54315	@ 0xd42b
 8007532:	f000 fd39 	bl	8007fa8 <lcd_write_reg>
    lcd_write_reg(0xD42C, 0x02);
 8007536:	2102      	movs	r1, #2
 8007538:	f24d 402c 	movw	r0, #54316	@ 0xd42c
 800753c:	f000 fd34 	bl	8007fa8 <lcd_write_reg>
    lcd_write_reg(0xD42D, 0xFE);
 8007540:	21fe      	movs	r1, #254	@ 0xfe
 8007542:	f24d 402d 	movw	r0, #54317	@ 0xd42d
 8007546:	f000 fd2f 	bl	8007fa8 <lcd_write_reg>
    lcd_write_reg(0xD42E, 0x03);
 800754a:	2103      	movs	r1, #3
 800754c:	f24d 402e 	movw	r0, #54318	@ 0xd42e
 8007550:	f000 fd2a 	bl	8007fa8 <lcd_write_reg>
    lcd_write_reg(0xD42F, 0x10);
 8007554:	2110      	movs	r1, #16
 8007556:	f24d 402f 	movw	r0, #54319	@ 0xd42f
 800755a:	f000 fd25 	bl	8007fa8 <lcd_write_reg>
    lcd_write_reg(0xD430, 0x03);
 800755e:	2103      	movs	r1, #3
 8007560:	f24d 4030 	movw	r0, #54320	@ 0xd430
 8007564:	f000 fd20 	bl	8007fa8 <lcd_write_reg>
    lcd_write_reg(0xD431, 0x33);
 8007568:	2133      	movs	r1, #51	@ 0x33
 800756a:	f24d 4031 	movw	r0, #54321	@ 0xd431
 800756e:	f000 fd1b 	bl	8007fa8 <lcd_write_reg>
    lcd_write_reg(0xD432, 0x03);
 8007572:	2103      	movs	r1, #3
 8007574:	f24d 4032 	movw	r0, #54322	@ 0xd432
 8007578:	f000 fd16 	bl	8007fa8 <lcd_write_reg>
    lcd_write_reg(0xD433, 0x6D);
 800757c:	216d      	movs	r1, #109	@ 0x6d
 800757e:	f24d 4033 	movw	r0, #54323	@ 0xd433
 8007582:	f000 fd11 	bl	8007fa8 <lcd_write_reg>
    lcd_write_reg(0xD500, 0x00);
 8007586:	2100      	movs	r1, #0
 8007588:	f44f 4055 	mov.w	r0, #54528	@ 0xd500
 800758c:	f000 fd0c 	bl	8007fa8 <lcd_write_reg>
    lcd_write_reg(0xD501, 0x33);
 8007590:	2133      	movs	r1, #51	@ 0x33
 8007592:	f24d 5001 	movw	r0, #54529	@ 0xd501
 8007596:	f000 fd07 	bl	8007fa8 <lcd_write_reg>
    lcd_write_reg(0xD502, 0x00);
 800759a:	2100      	movs	r1, #0
 800759c:	f24d 5002 	movw	r0, #54530	@ 0xd502
 80075a0:	f000 fd02 	bl	8007fa8 <lcd_write_reg>
    lcd_write_reg(0xD503, 0x34);
 80075a4:	2134      	movs	r1, #52	@ 0x34
 80075a6:	f24d 5003 	movw	r0, #54531	@ 0xd503
 80075aa:	f000 fcfd 	bl	8007fa8 <lcd_write_reg>
    lcd_write_reg(0xD504, 0x00);
 80075ae:	2100      	movs	r1, #0
 80075b0:	f24d 5004 	movw	r0, #54532	@ 0xd504
 80075b4:	f000 fcf8 	bl	8007fa8 <lcd_write_reg>
    lcd_write_reg(0xD505, 0x3A);
 80075b8:	213a      	movs	r1, #58	@ 0x3a
 80075ba:	f24d 5005 	movw	r0, #54533	@ 0xd505
 80075be:	f000 fcf3 	bl	8007fa8 <lcd_write_reg>
    lcd_write_reg(0xD506, 0x00);
 80075c2:	2100      	movs	r1, #0
 80075c4:	f24d 5006 	movw	r0, #54534	@ 0xd506
 80075c8:	f000 fcee 	bl	8007fa8 <lcd_write_reg>
    lcd_write_reg(0xD507, 0x4A);
 80075cc:	214a      	movs	r1, #74	@ 0x4a
 80075ce:	f24d 5007 	movw	r0, #54535	@ 0xd507
 80075d2:	f000 fce9 	bl	8007fa8 <lcd_write_reg>
    lcd_write_reg(0xD508, 0x00);
 80075d6:	2100      	movs	r1, #0
 80075d8:	f24d 5008 	movw	r0, #54536	@ 0xd508
 80075dc:	f000 fce4 	bl	8007fa8 <lcd_write_reg>
    lcd_write_reg(0xD509, 0x5C);
 80075e0:	215c      	movs	r1, #92	@ 0x5c
 80075e2:	f24d 5009 	movw	r0, #54537	@ 0xd509
 80075e6:	f000 fcdf 	bl	8007fa8 <lcd_write_reg>
    lcd_write_reg(0xD50A, 0x00);
 80075ea:	2100      	movs	r1, #0
 80075ec:	f24d 500a 	movw	r0, #54538	@ 0xd50a
 80075f0:	f000 fcda 	bl	8007fa8 <lcd_write_reg>
    lcd_write_reg(0xD50B, 0x81);
 80075f4:	2181      	movs	r1, #129	@ 0x81
 80075f6:	f24d 500b 	movw	r0, #54539	@ 0xd50b
 80075fa:	f000 fcd5 	bl	8007fa8 <lcd_write_reg>

    lcd_write_reg(0xD50C, 0x00);
 80075fe:	2100      	movs	r1, #0
 8007600:	f24d 500c 	movw	r0, #54540	@ 0xd50c
 8007604:	f000 fcd0 	bl	8007fa8 <lcd_write_reg>
    lcd_write_reg(0xD50D, 0xA6);
 8007608:	21a6      	movs	r1, #166	@ 0xa6
 800760a:	f24d 500d 	movw	r0, #54541	@ 0xd50d
 800760e:	f000 fccb 	bl	8007fa8 <lcd_write_reg>
    lcd_write_reg(0xD50E, 0x00);
 8007612:	2100      	movs	r1, #0
 8007614:	f24d 500e 	movw	r0, #54542	@ 0xd50e
 8007618:	f000 fcc6 	bl	8007fa8 <lcd_write_reg>
    lcd_write_reg(0xD50F, 0xE5);
 800761c:	21e5      	movs	r1, #229	@ 0xe5
 800761e:	f24d 500f 	movw	r0, #54543	@ 0xd50f
 8007622:	f000 fcc1 	bl	8007fa8 <lcd_write_reg>
    lcd_write_reg(0xD510, 0x01);
 8007626:	2101      	movs	r1, #1
 8007628:	f24d 5010 	movw	r0, #54544	@ 0xd510
 800762c:	f000 fcbc 	bl	8007fa8 <lcd_write_reg>
    lcd_write_reg(0xD511, 0x13);
 8007630:	2113      	movs	r1, #19
 8007632:	f24d 5011 	movw	r0, #54545	@ 0xd511
 8007636:	f000 fcb7 	bl	8007fa8 <lcd_write_reg>
    lcd_write_reg(0xD512, 0x01);
 800763a:	2101      	movs	r1, #1
 800763c:	f24d 5012 	movw	r0, #54546	@ 0xd512
 8007640:	f000 fcb2 	bl	8007fa8 <lcd_write_reg>
    lcd_write_reg(0xD513, 0x54);
 8007644:	2154      	movs	r1, #84	@ 0x54
 8007646:	f24d 5013 	movw	r0, #54547	@ 0xd513
 800764a:	f000 fcad 	bl	8007fa8 <lcd_write_reg>
    lcd_write_reg(0xD514, 0x01);
 800764e:	2101      	movs	r1, #1
 8007650:	f24d 5014 	movw	r0, #54548	@ 0xd514
 8007654:	f000 fca8 	bl	8007fa8 <lcd_write_reg>
    lcd_write_reg(0xD515, 0x82);
 8007658:	2182      	movs	r1, #130	@ 0x82
 800765a:	f24d 5015 	movw	r0, #54549	@ 0xd515
 800765e:	f000 fca3 	bl	8007fa8 <lcd_write_reg>
    lcd_write_reg(0xD516, 0x01);
 8007662:	2101      	movs	r1, #1
 8007664:	f24d 5016 	movw	r0, #54550	@ 0xd516
 8007668:	f000 fc9e 	bl	8007fa8 <lcd_write_reg>
    lcd_write_reg(0xD517, 0xCA);
 800766c:	21ca      	movs	r1, #202	@ 0xca
 800766e:	f24d 5017 	movw	r0, #54551	@ 0xd517
 8007672:	f000 fc99 	bl	8007fa8 <lcd_write_reg>
    lcd_write_reg(0xD518, 0x02);
 8007676:	2102      	movs	r1, #2
 8007678:	f24d 5018 	movw	r0, #54552	@ 0xd518
 800767c:	f000 fc94 	bl	8007fa8 <lcd_write_reg>
    lcd_write_reg(0xD519, 0x00);
 8007680:	2100      	movs	r1, #0
 8007682:	f24d 5019 	movw	r0, #54553	@ 0xd519
 8007686:	f000 fc8f 	bl	8007fa8 <lcd_write_reg>
    lcd_write_reg(0xD51A, 0x02);
 800768a:	2102      	movs	r1, #2
 800768c:	f24d 501a 	movw	r0, #54554	@ 0xd51a
 8007690:	f000 fc8a 	bl	8007fa8 <lcd_write_reg>
    lcd_write_reg(0xD51B, 0x01);
 8007694:	2101      	movs	r1, #1
 8007696:	f24d 501b 	movw	r0, #54555	@ 0xd51b
 800769a:	f000 fc85 	bl	8007fa8 <lcd_write_reg>
    lcd_write_reg(0xD51C, 0x02);
 800769e:	2102      	movs	r1, #2
 80076a0:	f24d 501c 	movw	r0, #54556	@ 0xd51c
 80076a4:	f000 fc80 	bl	8007fa8 <lcd_write_reg>
    lcd_write_reg(0xD51D, 0x34);
 80076a8:	2134      	movs	r1, #52	@ 0x34
 80076aa:	f24d 501d 	movw	r0, #54557	@ 0xd51d
 80076ae:	f000 fc7b 	bl	8007fa8 <lcd_write_reg>
    lcd_write_reg(0xD51E, 0x02);
 80076b2:	2102      	movs	r1, #2
 80076b4:	f24d 501e 	movw	r0, #54558	@ 0xd51e
 80076b8:	f000 fc76 	bl	8007fa8 <lcd_write_reg>
    lcd_write_reg(0xD51F, 0x67);
 80076bc:	2167      	movs	r1, #103	@ 0x67
 80076be:	f24d 501f 	movw	r0, #54559	@ 0xd51f
 80076c2:	f000 fc71 	bl	8007fa8 <lcd_write_reg>
    lcd_write_reg(0xD520, 0x02);
 80076c6:	2102      	movs	r1, #2
 80076c8:	f24d 5020 	movw	r0, #54560	@ 0xd520
 80076cc:	f000 fc6c 	bl	8007fa8 <lcd_write_reg>
    lcd_write_reg(0xD521, 0x84);
 80076d0:	2184      	movs	r1, #132	@ 0x84
 80076d2:	f24d 5021 	movw	r0, #54561	@ 0xd521
 80076d6:	f000 fc67 	bl	8007fa8 <lcd_write_reg>
    lcd_write_reg(0xD522, 0x02);
 80076da:	2102      	movs	r1, #2
 80076dc:	f24d 5022 	movw	r0, #54562	@ 0xd522
 80076e0:	f000 fc62 	bl	8007fa8 <lcd_write_reg>
    lcd_write_reg(0xD523, 0xA4);
 80076e4:	21a4      	movs	r1, #164	@ 0xa4
 80076e6:	f24d 5023 	movw	r0, #54563	@ 0xd523
 80076ea:	f000 fc5d 	bl	8007fa8 <lcd_write_reg>
    lcd_write_reg(0xD524, 0x02);
 80076ee:	2102      	movs	r1, #2
 80076f0:	f24d 5024 	movw	r0, #54564	@ 0xd524
 80076f4:	f000 fc58 	bl	8007fa8 <lcd_write_reg>
    lcd_write_reg(0xD525, 0xB7);
 80076f8:	21b7      	movs	r1, #183	@ 0xb7
 80076fa:	f24d 5025 	movw	r0, #54565	@ 0xd525
 80076fe:	f000 fc53 	bl	8007fa8 <lcd_write_reg>
    lcd_write_reg(0xD526, 0x02);
 8007702:	2102      	movs	r1, #2
 8007704:	f24d 5026 	movw	r0, #54566	@ 0xd526
 8007708:	f000 fc4e 	bl	8007fa8 <lcd_write_reg>
    lcd_write_reg(0xD527, 0xCF);
 800770c:	21cf      	movs	r1, #207	@ 0xcf
 800770e:	f24d 5027 	movw	r0, #54567	@ 0xd527
 8007712:	f000 fc49 	bl	8007fa8 <lcd_write_reg>
    lcd_write_reg(0xD528, 0x02);
 8007716:	2102      	movs	r1, #2
 8007718:	f24d 5028 	movw	r0, #54568	@ 0xd528
 800771c:	f000 fc44 	bl	8007fa8 <lcd_write_reg>
    lcd_write_reg(0xD529, 0xDE);
 8007720:	21de      	movs	r1, #222	@ 0xde
 8007722:	f24d 5029 	movw	r0, #54569	@ 0xd529
 8007726:	f000 fc3f 	bl	8007fa8 <lcd_write_reg>
    lcd_write_reg(0xD52A, 0x02);
 800772a:	2102      	movs	r1, #2
 800772c:	f24d 502a 	movw	r0, #54570	@ 0xd52a
 8007730:	f000 fc3a 	bl	8007fa8 <lcd_write_reg>
    lcd_write_reg(0xD52B, 0xF2);
 8007734:	21f2      	movs	r1, #242	@ 0xf2
 8007736:	f24d 502b 	movw	r0, #54571	@ 0xd52b
 800773a:	f000 fc35 	bl	8007fa8 <lcd_write_reg>
    lcd_write_reg(0xD52C, 0x02);
 800773e:	2102      	movs	r1, #2
 8007740:	f24d 502c 	movw	r0, #54572	@ 0xd52c
 8007744:	f000 fc30 	bl	8007fa8 <lcd_write_reg>
    lcd_write_reg(0xD52D, 0xFE);
 8007748:	21fe      	movs	r1, #254	@ 0xfe
 800774a:	f24d 502d 	movw	r0, #54573	@ 0xd52d
 800774e:	f000 fc2b 	bl	8007fa8 <lcd_write_reg>
    lcd_write_reg(0xD52E, 0x03);
 8007752:	2103      	movs	r1, #3
 8007754:	f24d 502e 	movw	r0, #54574	@ 0xd52e
 8007758:	f000 fc26 	bl	8007fa8 <lcd_write_reg>
    lcd_write_reg(0xD52F, 0x10);
 800775c:	2110      	movs	r1, #16
 800775e:	f24d 502f 	movw	r0, #54575	@ 0xd52f
 8007762:	f000 fc21 	bl	8007fa8 <lcd_write_reg>
    lcd_write_reg(0xD530, 0x03);
 8007766:	2103      	movs	r1, #3
 8007768:	f24d 5030 	movw	r0, #54576	@ 0xd530
 800776c:	f000 fc1c 	bl	8007fa8 <lcd_write_reg>
    lcd_write_reg(0xD531, 0x33);
 8007770:	2133      	movs	r1, #51	@ 0x33
 8007772:	f24d 5031 	movw	r0, #54577	@ 0xd531
 8007776:	f000 fc17 	bl	8007fa8 <lcd_write_reg>
    lcd_write_reg(0xD532, 0x03);
 800777a:	2103      	movs	r1, #3
 800777c:	f24d 5032 	movw	r0, #54578	@ 0xd532
 8007780:	f000 fc12 	bl	8007fa8 <lcd_write_reg>
    lcd_write_reg(0xD533, 0x6D);
 8007784:	216d      	movs	r1, #109	@ 0x6d
 8007786:	f24d 5033 	movw	r0, #54579	@ 0xd533
 800778a:	f000 fc0d 	bl	8007fa8 <lcd_write_reg>
    lcd_write_reg(0xD600, 0x00);
 800778e:	2100      	movs	r1, #0
 8007790:	f44f 4056 	mov.w	r0, #54784	@ 0xd600
 8007794:	f000 fc08 	bl	8007fa8 <lcd_write_reg>
    lcd_write_reg(0xD601, 0x33);
 8007798:	2133      	movs	r1, #51	@ 0x33
 800779a:	f24d 6001 	movw	r0, #54785	@ 0xd601
 800779e:	f000 fc03 	bl	8007fa8 <lcd_write_reg>
    lcd_write_reg(0xD602, 0x00);
 80077a2:	2100      	movs	r1, #0
 80077a4:	f24d 6002 	movw	r0, #54786	@ 0xd602
 80077a8:	f000 fbfe 	bl	8007fa8 <lcd_write_reg>
    lcd_write_reg(0xD603, 0x34);
 80077ac:	2134      	movs	r1, #52	@ 0x34
 80077ae:	f24d 6003 	movw	r0, #54787	@ 0xd603
 80077b2:	f000 fbf9 	bl	8007fa8 <lcd_write_reg>
    lcd_write_reg(0xD604, 0x00);
 80077b6:	2100      	movs	r1, #0
 80077b8:	f24d 6004 	movw	r0, #54788	@ 0xd604
 80077bc:	f000 fbf4 	bl	8007fa8 <lcd_write_reg>
    lcd_write_reg(0xD605, 0x3A);
 80077c0:	213a      	movs	r1, #58	@ 0x3a
 80077c2:	f24d 6005 	movw	r0, #54789	@ 0xd605
 80077c6:	f000 fbef 	bl	8007fa8 <lcd_write_reg>
    lcd_write_reg(0xD606, 0x00);
 80077ca:	2100      	movs	r1, #0
 80077cc:	f24d 6006 	movw	r0, #54790	@ 0xd606
 80077d0:	f000 fbea 	bl	8007fa8 <lcd_write_reg>
    lcd_write_reg(0xD607, 0x4A);
 80077d4:	214a      	movs	r1, #74	@ 0x4a
 80077d6:	f24d 6007 	movw	r0, #54791	@ 0xd607
 80077da:	f000 fbe5 	bl	8007fa8 <lcd_write_reg>
    lcd_write_reg(0xD608, 0x00);
 80077de:	2100      	movs	r1, #0
 80077e0:	f24d 6008 	movw	r0, #54792	@ 0xd608
 80077e4:	f000 fbe0 	bl	8007fa8 <lcd_write_reg>
    lcd_write_reg(0xD609, 0x5C);
 80077e8:	215c      	movs	r1, #92	@ 0x5c
 80077ea:	f24d 6009 	movw	r0, #54793	@ 0xd609
 80077ee:	f000 fbdb 	bl	8007fa8 <lcd_write_reg>
    lcd_write_reg(0xD60A, 0x00);
 80077f2:	2100      	movs	r1, #0
 80077f4:	f24d 600a 	movw	r0, #54794	@ 0xd60a
 80077f8:	f000 fbd6 	bl	8007fa8 <lcd_write_reg>
    lcd_write_reg(0xD60B, 0x81);
 80077fc:	2181      	movs	r1, #129	@ 0x81
 80077fe:	f24d 600b 	movw	r0, #54795	@ 0xd60b
 8007802:	f000 fbd1 	bl	8007fa8 <lcd_write_reg>

    lcd_write_reg(0xD60C, 0x00);
 8007806:	2100      	movs	r1, #0
 8007808:	f24d 600c 	movw	r0, #54796	@ 0xd60c
 800780c:	f000 fbcc 	bl	8007fa8 <lcd_write_reg>
    lcd_write_reg(0xD60D, 0xA6);
 8007810:	21a6      	movs	r1, #166	@ 0xa6
 8007812:	f24d 600d 	movw	r0, #54797	@ 0xd60d
 8007816:	f000 fbc7 	bl	8007fa8 <lcd_write_reg>
    lcd_write_reg(0xD60E, 0x00);
 800781a:	2100      	movs	r1, #0
 800781c:	f24d 600e 	movw	r0, #54798	@ 0xd60e
 8007820:	f000 fbc2 	bl	8007fa8 <lcd_write_reg>
    lcd_write_reg(0xD60F, 0xE5);
 8007824:	21e5      	movs	r1, #229	@ 0xe5
 8007826:	f24d 600f 	movw	r0, #54799	@ 0xd60f
 800782a:	f000 fbbd 	bl	8007fa8 <lcd_write_reg>
    lcd_write_reg(0xD610, 0x01);
 800782e:	2101      	movs	r1, #1
 8007830:	f24d 6010 	movw	r0, #54800	@ 0xd610
 8007834:	f000 fbb8 	bl	8007fa8 <lcd_write_reg>
    lcd_write_reg(0xD611, 0x13);
 8007838:	2113      	movs	r1, #19
 800783a:	f24d 6011 	movw	r0, #54801	@ 0xd611
 800783e:	f000 fbb3 	bl	8007fa8 <lcd_write_reg>
    lcd_write_reg(0xD612, 0x01);
 8007842:	2101      	movs	r1, #1
 8007844:	f24d 6012 	movw	r0, #54802	@ 0xd612
 8007848:	f000 fbae 	bl	8007fa8 <lcd_write_reg>
    lcd_write_reg(0xD613, 0x54);
 800784c:	2154      	movs	r1, #84	@ 0x54
 800784e:	f24d 6013 	movw	r0, #54803	@ 0xd613
 8007852:	f000 fba9 	bl	8007fa8 <lcd_write_reg>
    lcd_write_reg(0xD614, 0x01);
 8007856:	2101      	movs	r1, #1
 8007858:	f24d 6014 	movw	r0, #54804	@ 0xd614
 800785c:	f000 fba4 	bl	8007fa8 <lcd_write_reg>
    lcd_write_reg(0xD615, 0x82);
 8007860:	2182      	movs	r1, #130	@ 0x82
 8007862:	f24d 6015 	movw	r0, #54805	@ 0xd615
 8007866:	f000 fb9f 	bl	8007fa8 <lcd_write_reg>
    lcd_write_reg(0xD616, 0x01);
 800786a:	2101      	movs	r1, #1
 800786c:	f24d 6016 	movw	r0, #54806	@ 0xd616
 8007870:	f000 fb9a 	bl	8007fa8 <lcd_write_reg>
    lcd_write_reg(0xD617, 0xCA);
 8007874:	21ca      	movs	r1, #202	@ 0xca
 8007876:	f24d 6017 	movw	r0, #54807	@ 0xd617
 800787a:	f000 fb95 	bl	8007fa8 <lcd_write_reg>
    lcd_write_reg(0xD618, 0x02);
 800787e:	2102      	movs	r1, #2
 8007880:	f24d 6018 	movw	r0, #54808	@ 0xd618
 8007884:	f000 fb90 	bl	8007fa8 <lcd_write_reg>
    lcd_write_reg(0xD619, 0x00);
 8007888:	2100      	movs	r1, #0
 800788a:	f24d 6019 	movw	r0, #54809	@ 0xd619
 800788e:	f000 fb8b 	bl	8007fa8 <lcd_write_reg>
    lcd_write_reg(0xD61A, 0x02);
 8007892:	2102      	movs	r1, #2
 8007894:	f24d 601a 	movw	r0, #54810	@ 0xd61a
 8007898:	f000 fb86 	bl	8007fa8 <lcd_write_reg>
    lcd_write_reg(0xD61B, 0x01);
 800789c:	2101      	movs	r1, #1
 800789e:	f24d 601b 	movw	r0, #54811	@ 0xd61b
 80078a2:	f000 fb81 	bl	8007fa8 <lcd_write_reg>
    lcd_write_reg(0xD61C, 0x02);
 80078a6:	2102      	movs	r1, #2
 80078a8:	f24d 601c 	movw	r0, #54812	@ 0xd61c
 80078ac:	f000 fb7c 	bl	8007fa8 <lcd_write_reg>
    lcd_write_reg(0xD61D, 0x34);
 80078b0:	2134      	movs	r1, #52	@ 0x34
 80078b2:	f24d 601d 	movw	r0, #54813	@ 0xd61d
 80078b6:	f000 fb77 	bl	8007fa8 <lcd_write_reg>
    lcd_write_reg(0xD61E, 0x02);
 80078ba:	2102      	movs	r1, #2
 80078bc:	f24d 601e 	movw	r0, #54814	@ 0xd61e
 80078c0:	f000 fb72 	bl	8007fa8 <lcd_write_reg>
    lcd_write_reg(0xD61F, 0x67);
 80078c4:	2167      	movs	r1, #103	@ 0x67
 80078c6:	f24d 601f 	movw	r0, #54815	@ 0xd61f
 80078ca:	f000 fb6d 	bl	8007fa8 <lcd_write_reg>
    lcd_write_reg(0xD620, 0x02);
 80078ce:	2102      	movs	r1, #2
 80078d0:	f24d 6020 	movw	r0, #54816	@ 0xd620
 80078d4:	f000 fb68 	bl	8007fa8 <lcd_write_reg>
    lcd_write_reg(0xD621, 0x84);
 80078d8:	2184      	movs	r1, #132	@ 0x84
 80078da:	f24d 6021 	movw	r0, #54817	@ 0xd621
 80078de:	f000 fb63 	bl	8007fa8 <lcd_write_reg>
    lcd_write_reg(0xD622, 0x02);
 80078e2:	2102      	movs	r1, #2
 80078e4:	f24d 6022 	movw	r0, #54818	@ 0xd622
 80078e8:	f000 fb5e 	bl	8007fa8 <lcd_write_reg>
    lcd_write_reg(0xD623, 0xA4);
 80078ec:	21a4      	movs	r1, #164	@ 0xa4
 80078ee:	f24d 6023 	movw	r0, #54819	@ 0xd623
 80078f2:	f000 fb59 	bl	8007fa8 <lcd_write_reg>
    lcd_write_reg(0xD624, 0x02);
 80078f6:	2102      	movs	r1, #2
 80078f8:	f24d 6024 	movw	r0, #54820	@ 0xd624
 80078fc:	f000 fb54 	bl	8007fa8 <lcd_write_reg>
    lcd_write_reg(0xD625, 0xB7);
 8007900:	21b7      	movs	r1, #183	@ 0xb7
 8007902:	f24d 6025 	movw	r0, #54821	@ 0xd625
 8007906:	f000 fb4f 	bl	8007fa8 <lcd_write_reg>
    lcd_write_reg(0xD626, 0x02);
 800790a:	2102      	movs	r1, #2
 800790c:	f24d 6026 	movw	r0, #54822	@ 0xd626
 8007910:	f000 fb4a 	bl	8007fa8 <lcd_write_reg>
    lcd_write_reg(0xD627, 0xCF);
 8007914:	21cf      	movs	r1, #207	@ 0xcf
 8007916:	f24d 6027 	movw	r0, #54823	@ 0xd627
 800791a:	f000 fb45 	bl	8007fa8 <lcd_write_reg>
    lcd_write_reg(0xD628, 0x02);
 800791e:	2102      	movs	r1, #2
 8007920:	f24d 6028 	movw	r0, #54824	@ 0xd628
 8007924:	f000 fb40 	bl	8007fa8 <lcd_write_reg>
    lcd_write_reg(0xD629, 0xDE);
 8007928:	21de      	movs	r1, #222	@ 0xde
 800792a:	f24d 6029 	movw	r0, #54825	@ 0xd629
 800792e:	f000 fb3b 	bl	8007fa8 <lcd_write_reg>
    lcd_write_reg(0xD62A, 0x02);
 8007932:	2102      	movs	r1, #2
 8007934:	f24d 602a 	movw	r0, #54826	@ 0xd62a
 8007938:	f000 fb36 	bl	8007fa8 <lcd_write_reg>
    lcd_write_reg(0xD62B, 0xF2);
 800793c:	21f2      	movs	r1, #242	@ 0xf2
 800793e:	f24d 602b 	movw	r0, #54827	@ 0xd62b
 8007942:	f000 fb31 	bl	8007fa8 <lcd_write_reg>
    lcd_write_reg(0xD62C, 0x02);
 8007946:	2102      	movs	r1, #2
 8007948:	f24d 602c 	movw	r0, #54828	@ 0xd62c
 800794c:	f000 fb2c 	bl	8007fa8 <lcd_write_reg>
    lcd_write_reg(0xD62D, 0xFE);
 8007950:	21fe      	movs	r1, #254	@ 0xfe
 8007952:	f24d 602d 	movw	r0, #54829	@ 0xd62d
 8007956:	f000 fb27 	bl	8007fa8 <lcd_write_reg>
    lcd_write_reg(0xD62E, 0x03);
 800795a:	2103      	movs	r1, #3
 800795c:	f24d 602e 	movw	r0, #54830	@ 0xd62e
 8007960:	f000 fb22 	bl	8007fa8 <lcd_write_reg>
    lcd_write_reg(0xD62F, 0x10);
 8007964:	2110      	movs	r1, #16
 8007966:	f24d 602f 	movw	r0, #54831	@ 0xd62f
 800796a:	f000 fb1d 	bl	8007fa8 <lcd_write_reg>
    lcd_write_reg(0xD630, 0x03);
 800796e:	2103      	movs	r1, #3
 8007970:	f24d 6030 	movw	r0, #54832	@ 0xd630
 8007974:	f000 fb18 	bl	8007fa8 <lcd_write_reg>
    lcd_write_reg(0xD631, 0x33);
 8007978:	2133      	movs	r1, #51	@ 0x33
 800797a:	f24d 6031 	movw	r0, #54833	@ 0xd631
 800797e:	f000 fb13 	bl	8007fa8 <lcd_write_reg>
    lcd_write_reg(0xD632, 0x03);
 8007982:	2103      	movs	r1, #3
 8007984:	f24d 6032 	movw	r0, #54834	@ 0xd632
 8007988:	f000 fb0e 	bl	8007fa8 <lcd_write_reg>
    lcd_write_reg(0xD633, 0x6D);
 800798c:	216d      	movs	r1, #109	@ 0x6d
 800798e:	f24d 6033 	movw	r0, #54835	@ 0xd633
 8007992:	f000 fb09 	bl	8007fa8 <lcd_write_reg>
    /* LV2 Page 0 enable */
    lcd_write_reg(0xF000, 0x55);
 8007996:	2155      	movs	r1, #85	@ 0x55
 8007998:	f44f 4070 	mov.w	r0, #61440	@ 0xf000
 800799c:	f000 fb04 	bl	8007fa8 <lcd_write_reg>
    lcd_write_reg(0xF001, 0xAA);
 80079a0:	21aa      	movs	r1, #170	@ 0xaa
 80079a2:	f24f 0001 	movw	r0, #61441	@ 0xf001
 80079a6:	f000 faff 	bl	8007fa8 <lcd_write_reg>
    lcd_write_reg(0xF002, 0x52);
 80079aa:	2152      	movs	r1, #82	@ 0x52
 80079ac:	f24f 0002 	movw	r0, #61442	@ 0xf002
 80079b0:	f000 fafa 	bl	8007fa8 <lcd_write_reg>
    lcd_write_reg(0xF003, 0x08);
 80079b4:	2108      	movs	r1, #8
 80079b6:	f24f 0003 	movw	r0, #61443	@ 0xf003
 80079ba:	f000 faf5 	bl	8007fa8 <lcd_write_reg>
    lcd_write_reg(0xF004, 0x00);
 80079be:	2100      	movs	r1, #0
 80079c0:	f24f 0004 	movw	r0, #61444	@ 0xf004
 80079c4:	f000 faf0 	bl	8007fa8 <lcd_write_reg>
    /* Display control */
    lcd_write_reg(0xB100, 0xCC);
 80079c8:	21cc      	movs	r1, #204	@ 0xcc
 80079ca:	f44f 4031 	mov.w	r0, #45312	@ 0xb100
 80079ce:	f000 faeb 	bl	8007fa8 <lcd_write_reg>
    lcd_write_reg(0xB101, 0x00);
 80079d2:	2100      	movs	r1, #0
 80079d4:	f24b 1001 	movw	r0, #45313	@ 0xb101
 80079d8:	f000 fae6 	bl	8007fa8 <lcd_write_reg>
    /* Source hold time */
    lcd_write_reg(0xB600, 0x05);
 80079dc:	2105      	movs	r1, #5
 80079de:	f44f 4036 	mov.w	r0, #46592	@ 0xb600
 80079e2:	f000 fae1 	bl	8007fa8 <lcd_write_reg>
    /* Gate EQ control */
    lcd_write_reg(0xB700, 0x70);
 80079e6:	2170      	movs	r1, #112	@ 0x70
 80079e8:	f44f 4037 	mov.w	r0, #46848	@ 0xb700
 80079ec:	f000 fadc 	bl	8007fa8 <lcd_write_reg>
    lcd_write_reg(0xB701, 0x70);
 80079f0:	2170      	movs	r1, #112	@ 0x70
 80079f2:	f24b 7001 	movw	r0, #46849	@ 0xb701
 80079f6:	f000 fad7 	bl	8007fa8 <lcd_write_reg>
    /* Source EQ control (Mode 2) */
    lcd_write_reg(0xB800, 0x01);
 80079fa:	2101      	movs	r1, #1
 80079fc:	f44f 4038 	mov.w	r0, #47104	@ 0xb800
 8007a00:	f000 fad2 	bl	8007fa8 <lcd_write_reg>
    lcd_write_reg(0xB801, 0x03);
 8007a04:	2103      	movs	r1, #3
 8007a06:	f64b 0001 	movw	r0, #47105	@ 0xb801
 8007a0a:	f000 facd 	bl	8007fa8 <lcd_write_reg>
    lcd_write_reg(0xB802, 0x03);
 8007a0e:	2103      	movs	r1, #3
 8007a10:	f64b 0002 	movw	r0, #47106	@ 0xb802
 8007a14:	f000 fac8 	bl	8007fa8 <lcd_write_reg>
    lcd_write_reg(0xB803, 0x03);
 8007a18:	2103      	movs	r1, #3
 8007a1a:	f64b 0003 	movw	r0, #47107	@ 0xb803
 8007a1e:	f000 fac3 	bl	8007fa8 <lcd_write_reg>
    /* Inversion mode (2-dot) */
    lcd_write_reg(0xBC00, 0x02);
 8007a22:	2102      	movs	r1, #2
 8007a24:	f44f 403c 	mov.w	r0, #48128	@ 0xbc00
 8007a28:	f000 fabe 	bl	8007fa8 <lcd_write_reg>
    lcd_write_reg(0xBC01, 0x00);
 8007a2c:	2100      	movs	r1, #0
 8007a2e:	f64b 4001 	movw	r0, #48129	@ 0xbc01
 8007a32:	f000 fab9 	bl	8007fa8 <lcd_write_reg>
    lcd_write_reg(0xBC02, 0x00);
 8007a36:	2100      	movs	r1, #0
 8007a38:	f64b 4002 	movw	r0, #48130	@ 0xbc02
 8007a3c:	f000 fab4 	bl	8007fa8 <lcd_write_reg>
    /* Timing control 4H w/ 4-delay */
    lcd_write_reg(0xC900, 0xD0);
 8007a40:	21d0      	movs	r1, #208	@ 0xd0
 8007a42:	f44f 4049 	mov.w	r0, #51456	@ 0xc900
 8007a46:	f000 faaf 	bl	8007fa8 <lcd_write_reg>
    lcd_write_reg(0xC901, 0x02);
 8007a4a:	2102      	movs	r1, #2
 8007a4c:	f64c 1001 	movw	r0, #51457	@ 0xc901
 8007a50:	f000 faaa 	bl	8007fa8 <lcd_write_reg>
    lcd_write_reg(0xC902, 0x50);
 8007a54:	2150      	movs	r1, #80	@ 0x50
 8007a56:	f64c 1002 	movw	r0, #51458	@ 0xc902
 8007a5a:	f000 faa5 	bl	8007fa8 <lcd_write_reg>
    lcd_write_reg(0xC903, 0x50);
 8007a5e:	2150      	movs	r1, #80	@ 0x50
 8007a60:	f64c 1003 	movw	r0, #51459	@ 0xc903
 8007a64:	f000 faa0 	bl	8007fa8 <lcd_write_reg>
    lcd_write_reg(0xC904, 0x50);
 8007a68:	2150      	movs	r1, #80	@ 0x50
 8007a6a:	f64c 1004 	movw	r0, #51460	@ 0xc904
 8007a6e:	f000 fa9b 	bl	8007fa8 <lcd_write_reg>
    lcd_write_reg(0x3500, 0x00);
 8007a72:	2100      	movs	r1, #0
 8007a74:	f44f 5054 	mov.w	r0, #13568	@ 0x3500
 8007a78:	f000 fa96 	bl	8007fa8 <lcd_write_reg>
    lcd_write_reg(0x3A00, 0x55); /* 16-bit/pixel */
 8007a7c:	2155      	movs	r1, #85	@ 0x55
 8007a7e:	f44f 5068 	mov.w	r0, #14848	@ 0x3a00
 8007a82:	f000 fa91 	bl	8007fa8 <lcd_write_reg>
    lcd_wr_regno(0x1100);
 8007a86:	f44f 5088 	mov.w	r0, #4352	@ 0x1100
 8007a8a:	f000 fa79 	bl	8007f80 <lcd_wr_regno>
    delay_us(120);
 8007a8e:	2078      	movs	r0, #120	@ 0x78
 8007a90:	f007 f8bc 	bl	800ec0c <delay_us>
    lcd_wr_regno(0x2900);
 8007a94:	f44f 5024 	mov.w	r0, #10496	@ 0x2900
 8007a98:	f000 fa72 	bl	8007f80 <lcd_wr_regno>
}
 8007a9c:	bf00      	nop
 8007a9e:	bd80      	pop	{r7, pc}

08007aa0 <lcd_ex_ili9806_reginit>:
 * @brief       ILI9806
 * @param       
 * @retval      
 */
void lcd_ex_ili9806_reginit(void)
{
 8007aa0:	b580      	push	{r7, lr}
 8007aa2:	af00      	add	r7, sp, #0
    lcd_wr_regno(0xFF); /* EXTC Command Set enable register */
 8007aa4:	20ff      	movs	r0, #255	@ 0xff
 8007aa6:	f000 fa6b 	bl	8007f80 <lcd_wr_regno>
    lcd_wr_data(0xFF);
 8007aaa:	20ff      	movs	r0, #255	@ 0xff
 8007aac:	f000 fa54 	bl	8007f58 <lcd_wr_data>
    lcd_wr_data(0x98);
 8007ab0:	2098      	movs	r0, #152	@ 0x98
 8007ab2:	f000 fa51 	bl	8007f58 <lcd_wr_data>
    lcd_wr_data(0x06);
 8007ab6:	2006      	movs	r0, #6
 8007ab8:	f000 fa4e 	bl	8007f58 <lcd_wr_data>

    lcd_wr_regno(0xBC); /* GIP 1 */
 8007abc:	20bc      	movs	r0, #188	@ 0xbc
 8007abe:	f000 fa5f 	bl	8007f80 <lcd_wr_regno>
    lcd_wr_data(0x01);
 8007ac2:	2001      	movs	r0, #1
 8007ac4:	f000 fa48 	bl	8007f58 <lcd_wr_data>
    lcd_wr_data(0x0F);
 8007ac8:	200f      	movs	r0, #15
 8007aca:	f000 fa45 	bl	8007f58 <lcd_wr_data>
    lcd_wr_data(0x61);
 8007ace:	2061      	movs	r0, #97	@ 0x61
 8007ad0:	f000 fa42 	bl	8007f58 <lcd_wr_data>
    lcd_wr_data(0xFF);
 8007ad4:	20ff      	movs	r0, #255	@ 0xff
 8007ad6:	f000 fa3f 	bl	8007f58 <lcd_wr_data>
    lcd_wr_data(0x01);
 8007ada:	2001      	movs	r0, #1
 8007adc:	f000 fa3c 	bl	8007f58 <lcd_wr_data>
    lcd_wr_data(0x01);
 8007ae0:	2001      	movs	r0, #1
 8007ae2:	f000 fa39 	bl	8007f58 <lcd_wr_data>
    lcd_wr_data(0x0B);
 8007ae6:	200b      	movs	r0, #11
 8007ae8:	f000 fa36 	bl	8007f58 <lcd_wr_data>
    lcd_wr_data(0x10);
 8007aec:	2010      	movs	r0, #16
 8007aee:	f000 fa33 	bl	8007f58 <lcd_wr_data>
    lcd_wr_data(0x37);
 8007af2:	2037      	movs	r0, #55	@ 0x37
 8007af4:	f000 fa30 	bl	8007f58 <lcd_wr_data>
    lcd_wr_data(0x63);
 8007af8:	2063      	movs	r0, #99	@ 0x63
 8007afa:	f000 fa2d 	bl	8007f58 <lcd_wr_data>
    lcd_wr_data(0xFF);
 8007afe:	20ff      	movs	r0, #255	@ 0xff
 8007b00:	f000 fa2a 	bl	8007f58 <lcd_wr_data>
    lcd_wr_data(0xFF);
 8007b04:	20ff      	movs	r0, #255	@ 0xff
 8007b06:	f000 fa27 	bl	8007f58 <lcd_wr_data>
    lcd_wr_data(0x01);
 8007b0a:	2001      	movs	r0, #1
 8007b0c:	f000 fa24 	bl	8007f58 <lcd_wr_data>
    lcd_wr_data(0x01);
 8007b10:	2001      	movs	r0, #1
 8007b12:	f000 fa21 	bl	8007f58 <lcd_wr_data>
    lcd_wr_data(0x00);
 8007b16:	2000      	movs	r0, #0
 8007b18:	f000 fa1e 	bl	8007f58 <lcd_wr_data>
    lcd_wr_data(0x00);
 8007b1c:	2000      	movs	r0, #0
 8007b1e:	f000 fa1b 	bl	8007f58 <lcd_wr_data>
    lcd_wr_data(0xFF);
 8007b22:	20ff      	movs	r0, #255	@ 0xff
 8007b24:	f000 fa18 	bl	8007f58 <lcd_wr_data>
    lcd_wr_data(0x52);
 8007b28:	2052      	movs	r0, #82	@ 0x52
 8007b2a:	f000 fa15 	bl	8007f58 <lcd_wr_data>
    lcd_wr_data(0x01);
 8007b2e:	2001      	movs	r0, #1
 8007b30:	f000 fa12 	bl	8007f58 <lcd_wr_data>
    lcd_wr_data(0x00);
 8007b34:	2000      	movs	r0, #0
 8007b36:	f000 fa0f 	bl	8007f58 <lcd_wr_data>
    lcd_wr_data(0x40);
 8007b3a:	2040      	movs	r0, #64	@ 0x40
 8007b3c:	f000 fa0c 	bl	8007f58 <lcd_wr_data>

    lcd_wr_regno(0xBD); /* GIP 2 */
 8007b40:	20bd      	movs	r0, #189	@ 0xbd
 8007b42:	f000 fa1d 	bl	8007f80 <lcd_wr_regno>
    lcd_wr_data(0x01);
 8007b46:	2001      	movs	r0, #1
 8007b48:	f000 fa06 	bl	8007f58 <lcd_wr_data>
    lcd_wr_data(0x23);
 8007b4c:	2023      	movs	r0, #35	@ 0x23
 8007b4e:	f000 fa03 	bl	8007f58 <lcd_wr_data>
    lcd_wr_data(0x45);
 8007b52:	2045      	movs	r0, #69	@ 0x45
 8007b54:	f000 fa00 	bl	8007f58 <lcd_wr_data>
    lcd_wr_data(0x67);
 8007b58:	2067      	movs	r0, #103	@ 0x67
 8007b5a:	f000 f9fd 	bl	8007f58 <lcd_wr_data>
    lcd_wr_data(0x01);
 8007b5e:	2001      	movs	r0, #1
 8007b60:	f000 f9fa 	bl	8007f58 <lcd_wr_data>
    lcd_wr_data(0x23);
 8007b64:	2023      	movs	r0, #35	@ 0x23
 8007b66:	f000 f9f7 	bl	8007f58 <lcd_wr_data>
    lcd_wr_data(0x45);
 8007b6a:	2045      	movs	r0, #69	@ 0x45
 8007b6c:	f000 f9f4 	bl	8007f58 <lcd_wr_data>
    lcd_wr_data(0x67);
 8007b70:	2067      	movs	r0, #103	@ 0x67
 8007b72:	f000 f9f1 	bl	8007f58 <lcd_wr_data>

    lcd_wr_regno(0xBE); /* GIP 3 */
 8007b76:	20be      	movs	r0, #190	@ 0xbe
 8007b78:	f000 fa02 	bl	8007f80 <lcd_wr_regno>
    lcd_wr_data(0x00);
 8007b7c:	2000      	movs	r0, #0
 8007b7e:	f000 f9eb 	bl	8007f58 <lcd_wr_data>
    lcd_wr_data(0x01);
 8007b82:	2001      	movs	r0, #1
 8007b84:	f000 f9e8 	bl	8007f58 <lcd_wr_data>
    lcd_wr_data(0xAB);
 8007b88:	20ab      	movs	r0, #171	@ 0xab
 8007b8a:	f000 f9e5 	bl	8007f58 <lcd_wr_data>
    lcd_wr_data(0x60);
 8007b8e:	2060      	movs	r0, #96	@ 0x60
 8007b90:	f000 f9e2 	bl	8007f58 <lcd_wr_data>
    lcd_wr_data(0x22);
 8007b94:	2022      	movs	r0, #34	@ 0x22
 8007b96:	f000 f9df 	bl	8007f58 <lcd_wr_data>
    lcd_wr_data(0x22);
 8007b9a:	2022      	movs	r0, #34	@ 0x22
 8007b9c:	f000 f9dc 	bl	8007f58 <lcd_wr_data>
    lcd_wr_data(0x22);
 8007ba0:	2022      	movs	r0, #34	@ 0x22
 8007ba2:	f000 f9d9 	bl	8007f58 <lcd_wr_data>
    lcd_wr_data(0x22);
 8007ba6:	2022      	movs	r0, #34	@ 0x22
 8007ba8:	f000 f9d6 	bl	8007f58 <lcd_wr_data>
    lcd_wr_data(0x22);
 8007bac:	2022      	movs	r0, #34	@ 0x22
 8007bae:	f000 f9d3 	bl	8007f58 <lcd_wr_data>

    lcd_wr_regno(0xC7); /* VCOM Control */
 8007bb2:	20c7      	movs	r0, #199	@ 0xc7
 8007bb4:	f000 f9e4 	bl	8007f80 <lcd_wr_regno>
    lcd_wr_data(0x36);
 8007bb8:	2036      	movs	r0, #54	@ 0x36
 8007bba:	f000 f9cd 	bl	8007f58 <lcd_wr_data>

    lcd_wr_regno(0xED); /* EN_volt_reg VGMP / VGMN /VGSP / VGSN voltage to output */
 8007bbe:	20ed      	movs	r0, #237	@ 0xed
 8007bc0:	f000 f9de 	bl	8007f80 <lcd_wr_regno>
    lcd_wr_data(0x7F);
 8007bc4:	207f      	movs	r0, #127	@ 0x7f
 8007bc6:	f000 f9c7 	bl	8007f58 <lcd_wr_data>
    lcd_wr_data(0x0F);
 8007bca:	200f      	movs	r0, #15
 8007bcc:	f000 f9c4 	bl	8007f58 <lcd_wr_data>

    lcd_wr_regno(0XC0); /* Power Control 1 Setting AVDD / AVEE / VGH / VGL */
 8007bd0:	20c0      	movs	r0, #192	@ 0xc0
 8007bd2:	f000 f9d5 	bl	8007f80 <lcd_wr_regno>
    lcd_wr_data(0x0F);
 8007bd6:	200f      	movs	r0, #15
 8007bd8:	f000 f9be 	bl	8007f58 <lcd_wr_data>
    lcd_wr_data(0x0B);
 8007bdc:	200b      	movs	r0, #11
 8007bde:	f000 f9bb 	bl	8007f58 <lcd_wr_data>
    lcd_wr_data(0x0A);  /* VGH 15V,VGLO-10V */
 8007be2:	200a      	movs	r0, #10
 8007be4:	f000 f9b8 	bl	8007f58 <lcd_wr_data>

    lcd_wr_regno(0XFC); /* AVDD / AVEE generated by internal pumping. */
 8007be8:	20fc      	movs	r0, #252	@ 0xfc
 8007bea:	f000 f9c9 	bl	8007f80 <lcd_wr_regno>
    lcd_wr_data(0x08);
 8007bee:	2008      	movs	r0, #8
 8007bf0:	f000 f9b2 	bl	8007f58 <lcd_wr_data>

    lcd_wr_regno(0XDF);
 8007bf4:	20df      	movs	r0, #223	@ 0xdf
 8007bf6:	f000 f9c3 	bl	8007f80 <lcd_wr_regno>
    lcd_wr_data(0x00);
 8007bfa:	2000      	movs	r0, #0
 8007bfc:	f000 f9ac 	bl	8007f58 <lcd_wr_data>
    lcd_wr_data(0x00);
 8007c00:	2000      	movs	r0, #0
 8007c02:	f000 f9a9 	bl	8007f58 <lcd_wr_data>
    lcd_wr_data(0x00);
 8007c06:	2000      	movs	r0, #0
 8007c08:	f000 f9a6 	bl	8007f58 <lcd_wr_data>
    lcd_wr_data(0x00);
 8007c0c:	2000      	movs	r0, #0
 8007c0e:	f000 f9a3 	bl	8007f58 <lcd_wr_data>
    lcd_wr_data(0x00);
 8007c12:	2000      	movs	r0, #0
 8007c14:	f000 f9a0 	bl	8007f58 <lcd_wr_data>
    lcd_wr_data(0x20);
 8007c18:	2020      	movs	r0, #32
 8007c1a:	f000 f99d 	bl	8007f58 <lcd_wr_data>

    lcd_wr_regno(0XF3); /* DVDD Voltage Setting */
 8007c1e:	20f3      	movs	r0, #243	@ 0xf3
 8007c20:	f000 f9ae 	bl	8007f80 <lcd_wr_regno>
    lcd_wr_data(0x74);
 8007c24:	2074      	movs	r0, #116	@ 0x74
 8007c26:	f000 f997 	bl	8007f58 <lcd_wr_data>

    lcd_wr_regno(0xB4); /* Inversion Type */
 8007c2a:	20b4      	movs	r0, #180	@ 0xb4
 8007c2c:	f000 f9a8 	bl	8007f80 <lcd_wr_regno>
    lcd_wr_data(0x00);  /* 02 */
 8007c30:	2000      	movs	r0, #0
 8007c32:	f000 f991 	bl	8007f58 <lcd_wr_data>
    lcd_wr_data(0x00);  /* 02 */
 8007c36:	2000      	movs	r0, #0
 8007c38:	f000 f98e 	bl	8007f58 <lcd_wr_data>
    lcd_wr_data(0x00);  /* 02 */
 8007c3c:	2000      	movs	r0, #0
 8007c3e:	f000 f98b 	bl	8007f58 <lcd_wr_data>

    lcd_wr_regno(0xF7); /* Resolution Control */
 8007c42:	20f7      	movs	r0, #247	@ 0xf7
 8007c44:	f000 f99c 	bl	8007f80 <lcd_wr_regno>
    lcd_wr_data(0x82);  /* 480*800 */
 8007c48:	2082      	movs	r0, #130	@ 0x82
 8007c4a:	f000 f985 	bl	8007f58 <lcd_wr_data>

    lcd_wr_regno(0xB1); /* FRAME RATE Setting */
 8007c4e:	20b1      	movs	r0, #177	@ 0xb1
 8007c50:	f000 f996 	bl	8007f80 <lcd_wr_regno>
    lcd_wr_data(0x00);
 8007c54:	2000      	movs	r0, #0
 8007c56:	f000 f97f 	bl	8007f58 <lcd_wr_data>
    lcd_wr_data(0x13);
 8007c5a:	2013      	movs	r0, #19
 8007c5c:	f000 f97c 	bl	8007f58 <lcd_wr_data>
    lcd_wr_data(0x13);
 8007c60:	2013      	movs	r0, #19
 8007c62:	f000 f979 	bl	8007f58 <lcd_wr_data>

    lcd_wr_regno(0XF2); /* CR_EQ_PC_SDT  #C0,06,40,28 */
 8007c66:	20f2      	movs	r0, #242	@ 0xf2
 8007c68:	f000 f98a 	bl	8007f80 <lcd_wr_regno>
    lcd_wr_data(0x80);
 8007c6c:	2080      	movs	r0, #128	@ 0x80
 8007c6e:	f000 f973 	bl	8007f58 <lcd_wr_data>
    lcd_wr_data(0x04);
 8007c72:	2004      	movs	r0, #4
 8007c74:	f000 f970 	bl	8007f58 <lcd_wr_data>
    lcd_wr_data(0x40);
 8007c78:	2040      	movs	r0, #64	@ 0x40
 8007c7a:	f000 f96d 	bl	8007f58 <lcd_wr_data>
    lcd_wr_data(0x28);
 8007c7e:	2028      	movs	r0, #40	@ 0x28
 8007c80:	f000 f96a 	bl	8007f58 <lcd_wr_data>

    lcd_wr_regno(0XC1); /* Power Control 2  SD OP Bias_VRH1_VRH2_EXT_CPCK_SEL */
 8007c84:	20c1      	movs	r0, #193	@ 0xc1
 8007c86:	f000 f97b 	bl	8007f80 <lcd_wr_regno>
    lcd_wr_data(0x17);
 8007c8a:	2017      	movs	r0, #23
 8007c8c:	f000 f964 	bl	8007f58 <lcd_wr_data>
    lcd_wr_data(0x88);  /* VGMP */
 8007c90:	2088      	movs	r0, #136	@ 0x88
 8007c92:	f000 f961 	bl	8007f58 <lcd_wr_data>
    lcd_wr_data(0x88);  /* VGMN */
 8007c96:	2088      	movs	r0, #136	@ 0x88
 8007c98:	f000 f95e 	bl	8007f58 <lcd_wr_data>
    lcd_wr_data(0x20);
 8007c9c:	2020      	movs	r0, #32
 8007c9e:	f000 f95b 	bl	8007f58 <lcd_wr_data>

    lcd_wr_regno(0xE0); /* Positive Gamma Control */
 8007ca2:	20e0      	movs	r0, #224	@ 0xe0
 8007ca4:	f000 f96c 	bl	8007f80 <lcd_wr_regno>
    lcd_wr_data(0x00);  /* P1 */
 8007ca8:	2000      	movs	r0, #0
 8007caa:	f000 f955 	bl	8007f58 <lcd_wr_data>
    lcd_wr_data(0x0A);  /* P2 */
 8007cae:	200a      	movs	r0, #10
 8007cb0:	f000 f952 	bl	8007f58 <lcd_wr_data>
    lcd_wr_data(0x12);  /* P3 */
 8007cb4:	2012      	movs	r0, #18
 8007cb6:	f000 f94f 	bl	8007f58 <lcd_wr_data>
    lcd_wr_data(0x10);  /* P4 */
 8007cba:	2010      	movs	r0, #16
 8007cbc:	f000 f94c 	bl	8007f58 <lcd_wr_data>
    lcd_wr_data(0x0E);  /* P5 */
 8007cc0:	200e      	movs	r0, #14
 8007cc2:	f000 f949 	bl	8007f58 <lcd_wr_data>
    lcd_wr_data(0x20);  /* P6 */
 8007cc6:	2020      	movs	r0, #32
 8007cc8:	f000 f946 	bl	8007f58 <lcd_wr_data>
    lcd_wr_data(0xCC);  /* P7 */
 8007ccc:	20cc      	movs	r0, #204	@ 0xcc
 8007cce:	f000 f943 	bl	8007f58 <lcd_wr_data>
    lcd_wr_data(0x07);  /* P8 */
 8007cd2:	2007      	movs	r0, #7
 8007cd4:	f000 f940 	bl	8007f58 <lcd_wr_data>
    lcd_wr_data(0x06);  /* P9 */
 8007cd8:	2006      	movs	r0, #6
 8007cda:	f000 f93d 	bl	8007f58 <lcd_wr_data>
    lcd_wr_data(0x0B);  /* P10 */
 8007cde:	200b      	movs	r0, #11
 8007ce0:	f000 f93a 	bl	8007f58 <lcd_wr_data>
    lcd_wr_data(0x0E);  /* P11 */
 8007ce4:	200e      	movs	r0, #14
 8007ce6:	f000 f937 	bl	8007f58 <lcd_wr_data>
    lcd_wr_data(0x0F);  /* P12 */
 8007cea:	200f      	movs	r0, #15
 8007cec:	f000 f934 	bl	8007f58 <lcd_wr_data>
    lcd_wr_data(0x0D);  /* P13 */
 8007cf0:	200d      	movs	r0, #13
 8007cf2:	f000 f931 	bl	8007f58 <lcd_wr_data>
    lcd_wr_data(0x15);  /* P14 */
 8007cf6:	2015      	movs	r0, #21
 8007cf8:	f000 f92e 	bl	8007f58 <lcd_wr_data>
    lcd_wr_data(0x10);  /* P15 */
 8007cfc:	2010      	movs	r0, #16
 8007cfe:	f000 f92b 	bl	8007f58 <lcd_wr_data>
    lcd_wr_data(0x00);  /* P16 */
 8007d02:	2000      	movs	r0, #0
 8007d04:	f000 f928 	bl	8007f58 <lcd_wr_data>

    lcd_wr_regno(0xE1); /* Negative Gamma Correction */
 8007d08:	20e1      	movs	r0, #225	@ 0xe1
 8007d0a:	f000 f939 	bl	8007f80 <lcd_wr_regno>
    lcd_wr_data(0x00);  /* P1 */
 8007d0e:	2000      	movs	r0, #0
 8007d10:	f000 f922 	bl	8007f58 <lcd_wr_data>
    lcd_wr_data(0x0B);  /* P2 */
 8007d14:	200b      	movs	r0, #11
 8007d16:	f000 f91f 	bl	8007f58 <lcd_wr_data>
    lcd_wr_data(0x13);  /* P3 */
 8007d1a:	2013      	movs	r0, #19
 8007d1c:	f000 f91c 	bl	8007f58 <lcd_wr_data>
    lcd_wr_data(0x0D);  /* P4 */
 8007d20:	200d      	movs	r0, #13
 8007d22:	f000 f919 	bl	8007f58 <lcd_wr_data>
    lcd_wr_data(0x0E);  /* P5 */
 8007d26:	200e      	movs	r0, #14
 8007d28:	f000 f916 	bl	8007f58 <lcd_wr_data>
    lcd_wr_data(0x1B);  /* P6 */
 8007d2c:	201b      	movs	r0, #27
 8007d2e:	f000 f913 	bl	8007f58 <lcd_wr_data>
    lcd_wr_data(0x71);  /* P7 */
 8007d32:	2071      	movs	r0, #113	@ 0x71
 8007d34:	f000 f910 	bl	8007f58 <lcd_wr_data>
    lcd_wr_data(0x06);  /* P8 */
 8007d38:	2006      	movs	r0, #6
 8007d3a:	f000 f90d 	bl	8007f58 <lcd_wr_data>
    lcd_wr_data(0x06);  /* P9 */
 8007d3e:	2006      	movs	r0, #6
 8007d40:	f000 f90a 	bl	8007f58 <lcd_wr_data>
    lcd_wr_data(0x0A);  /* P10 */
 8007d44:	200a      	movs	r0, #10
 8007d46:	f000 f907 	bl	8007f58 <lcd_wr_data>
    lcd_wr_data(0x0F);  /* P11 */
 8007d4a:	200f      	movs	r0, #15
 8007d4c:	f000 f904 	bl	8007f58 <lcd_wr_data>
    lcd_wr_data(0x0E);  /* P12 */
 8007d50:	200e      	movs	r0, #14
 8007d52:	f000 f901 	bl	8007f58 <lcd_wr_data>
    lcd_wr_data(0x0F);  /* P13 */
 8007d56:	200f      	movs	r0, #15
 8007d58:	f000 f8fe 	bl	8007f58 <lcd_wr_data>
    lcd_wr_data(0x15);  /* P14 */
 8007d5c:	2015      	movs	r0, #21
 8007d5e:	f000 f8fb 	bl	8007f58 <lcd_wr_data>
    lcd_wr_data(0x0C);  /* P15 */
 8007d62:	200c      	movs	r0, #12
 8007d64:	f000 f8f8 	bl	8007f58 <lcd_wr_data>
    lcd_wr_data(0x00);  /* P16 */
 8007d68:	2000      	movs	r0, #0
 8007d6a:	f000 f8f5 	bl	8007f58 <lcd_wr_data>

    lcd_wr_regno(0x2a);
 8007d6e:	202a      	movs	r0, #42	@ 0x2a
 8007d70:	f000 f906 	bl	8007f80 <lcd_wr_regno>
    lcd_wr_data(0x00);
 8007d74:	2000      	movs	r0, #0
 8007d76:	f000 f8ef 	bl	8007f58 <lcd_wr_data>
    lcd_wr_data(0x00);
 8007d7a:	2000      	movs	r0, #0
 8007d7c:	f000 f8ec 	bl	8007f58 <lcd_wr_data>
    lcd_wr_data(0x01);
 8007d80:	2001      	movs	r0, #1
 8007d82:	f000 f8e9 	bl	8007f58 <lcd_wr_data>
    lcd_wr_data(0xdf);
 8007d86:	20df      	movs	r0, #223	@ 0xdf
 8007d88:	f000 f8e6 	bl	8007f58 <lcd_wr_data>

    lcd_wr_regno(0x2b);
 8007d8c:	202b      	movs	r0, #43	@ 0x2b
 8007d8e:	f000 f8f7 	bl	8007f80 <lcd_wr_regno>
    lcd_wr_data(0x00);
 8007d92:	2000      	movs	r0, #0
 8007d94:	f000 f8e0 	bl	8007f58 <lcd_wr_data>
    lcd_wr_data(0x00);
 8007d98:	2000      	movs	r0, #0
 8007d9a:	f000 f8dd 	bl	8007f58 <lcd_wr_data>
    lcd_wr_data(0x03);
 8007d9e:	2003      	movs	r0, #3
 8007da0:	f000 f8da 	bl	8007f58 <lcd_wr_data>
    lcd_wr_data(0x1f);
 8007da4:	201f      	movs	r0, #31
 8007da6:	f000 f8d7 	bl	8007f58 <lcd_wr_data>

    lcd_wr_regno(0x3A); /* Pixel Format */
 8007daa:	203a      	movs	r0, #58	@ 0x3a
 8007dac:	f000 f8e8 	bl	8007f80 <lcd_wr_regno>
    lcd_wr_data(0x55);
 8007db0:	2055      	movs	r0, #85	@ 0x55
 8007db2:	f000 f8d1 	bl	8007f58 <lcd_wr_data>

    lcd_wr_regno(0x36); /* Memory Access Control */
 8007db6:	2036      	movs	r0, #54	@ 0x36
 8007db8:	f000 f8e2 	bl	8007f80 <lcd_wr_regno>
    lcd_wr_data(0x00);  /* 02-180 */
 8007dbc:	2000      	movs	r0, #0
 8007dbe:	f000 f8cb 	bl	8007f58 <lcd_wr_data>

    lcd_wr_regno(0x11);
 8007dc2:	2011      	movs	r0, #17
 8007dc4:	f000 f8dc 	bl	8007f80 <lcd_wr_regno>
    delay_ms(120);
 8007dc8:	2078      	movs	r0, #120	@ 0x78
 8007dca:	f006 ff5d 	bl	800ec88 <delay_ms>
    lcd_wr_regno(0x29);
 8007dce:	2029      	movs	r0, #41	@ 0x29
 8007dd0:	f000 f8d6 	bl	8007f80 <lcd_wr_regno>
    delay_ms(20);
 8007dd4:	2014      	movs	r0, #20
 8007dd6:	f006 ff57 	bl	800ec88 <delay_ms>
    lcd_wr_regno(0x2C);
 8007dda:	202c      	movs	r0, #44	@ 0x2c
 8007ddc:	f000 f8d0 	bl	8007f80 <lcd_wr_regno>
}
 8007de0:	bf00      	nop
 8007de2:	bd80      	pop	{r7, pc}

08007de4 <lcd_ex_ssd1963_reginit>:
 * @brief       SSD1963
 * @param       
 * @retval      
 */
void lcd_ex_ssd1963_reginit(void)
{
 8007de4:	b580      	push	{r7, lr}
 8007de6:	af00      	add	r7, sp, #0
    lcd_wr_regno(0xE2); /* Set PLL with OSC = 10MHz (hardware),	Multiplier N = 35, 250MHz < VCO < 800MHz = OSC*(N+1), VCO = 300MHz */
 8007de8:	20e2      	movs	r0, #226	@ 0xe2
 8007dea:	f000 f8c9 	bl	8007f80 <lcd_wr_regno>
    lcd_wr_data(0x1D);  /* 1 */
 8007dee:	201d      	movs	r0, #29
 8007df0:	f000 f8b2 	bl	8007f58 <lcd_wr_data>
    lcd_wr_data(0x02);  /* 2 Divider M = 2, PLL = 300/(M+1) = 100MHz */
 8007df4:	2002      	movs	r0, #2
 8007df6:	f000 f8af 	bl	8007f58 <lcd_wr_data>
    lcd_wr_data(0x04);  /* 3 Validate M and N values */
 8007dfa:	2004      	movs	r0, #4
 8007dfc:	f000 f8ac 	bl	8007f58 <lcd_wr_data>
    delay_us(100);
 8007e00:	2064      	movs	r0, #100	@ 0x64
 8007e02:	f006 ff03 	bl	800ec0c <delay_us>
    lcd_wr_regno(0xE0); /*  Start PLL command */
 8007e06:	20e0      	movs	r0, #224	@ 0xe0
 8007e08:	f000 f8ba 	bl	8007f80 <lcd_wr_regno>
    lcd_wr_data(0x01);  /*  enable PLL */
 8007e0c:	2001      	movs	r0, #1
 8007e0e:	f000 f8a3 	bl	8007f58 <lcd_wr_data>
    delay_ms(10);
 8007e12:	200a      	movs	r0, #10
 8007e14:	f006 ff38 	bl	800ec88 <delay_ms>
    lcd_wr_regno(0xE0); /*  Start PLL command again */
 8007e18:	20e0      	movs	r0, #224	@ 0xe0
 8007e1a:	f000 f8b1 	bl	8007f80 <lcd_wr_regno>
    lcd_wr_data(0x03);  /*  now, use PLL output as system clock */
 8007e1e:	2003      	movs	r0, #3
 8007e20:	f000 f89a 	bl	8007f58 <lcd_wr_data>
    delay_ms(12);
 8007e24:	200c      	movs	r0, #12
 8007e26:	f006 ff2f 	bl	800ec88 <delay_ms>
    lcd_wr_regno(0x01); /*  */
 8007e2a:	2001      	movs	r0, #1
 8007e2c:	f000 f8a8 	bl	8007f80 <lcd_wr_regno>
    delay_ms(10);
 8007e30:	200a      	movs	r0, #10
 8007e32:	f006 ff29 	bl	800ec88 <delay_ms>

    lcd_wr_regno(0xE6); /* ,33Mhz */
 8007e36:	20e6      	movs	r0, #230	@ 0xe6
 8007e38:	f000 f8a2 	bl	8007f80 <lcd_wr_regno>
    lcd_wr_data(0x2F);
 8007e3c:	202f      	movs	r0, #47	@ 0x2f
 8007e3e:	f000 f88b 	bl	8007f58 <lcd_wr_data>
    lcd_wr_data(0xFF);
 8007e42:	20ff      	movs	r0, #255	@ 0xff
 8007e44:	f000 f888 	bl	8007f58 <lcd_wr_data>
    lcd_wr_data(0xFF);
 8007e48:	20ff      	movs	r0, #255	@ 0xff
 8007e4a:	f000 f885 	bl	8007f58 <lcd_wr_data>

    lcd_wr_regno(0xB0); /* LCD */
 8007e4e:	20b0      	movs	r0, #176	@ 0xb0
 8007e50:	f000 f896 	bl	8007f80 <lcd_wr_regno>
    lcd_wr_data(0x20);  /* 24 */
 8007e54:	2020      	movs	r0, #32
 8007e56:	f000 f87f 	bl	8007f58 <lcd_wr_data>
    lcd_wr_data(0x00);  /* TFT  */
 8007e5a:	2000      	movs	r0, #0
 8007e5c:	f000 f87c 	bl	8007f58 <lcd_wr_data>

    lcd_wr_data((SSD_HOR_RESOLUTION - 1) >> 8); /* LCD */
 8007e60:	2003      	movs	r0, #3
 8007e62:	f000 f879 	bl	8007f58 <lcd_wr_data>
    lcd_wr_data(SSD_HOR_RESOLUTION - 1);
 8007e66:	f240 301f 	movw	r0, #799	@ 0x31f
 8007e6a:	f000 f875 	bl	8007f58 <lcd_wr_data>
    lcd_wr_data((SSD_VER_RESOLUTION - 1) >> 8); /* LCD */
 8007e6e:	2001      	movs	r0, #1
 8007e70:	f000 f872 	bl	8007f58 <lcd_wr_data>
    lcd_wr_data(SSD_VER_RESOLUTION - 1);
 8007e74:	f240 10df 	movw	r0, #479	@ 0x1df
 8007e78:	f000 f86e 	bl	8007f58 <lcd_wr_data>
    lcd_wr_data(0x00);  /* RGB */
 8007e7c:	2000      	movs	r0, #0
 8007e7e:	f000 f86b 	bl	8007f58 <lcd_wr_data>

    lcd_wr_regno(0xB4); /* Set horizontal period */
 8007e82:	20b4      	movs	r0, #180	@ 0xb4
 8007e84:	f000 f87c 	bl	8007f80 <lcd_wr_regno>
    lcd_wr_data((SSD_HT - 1) >> 8);
 8007e88:	2004      	movs	r0, #4
 8007e8a:	f000 f865 	bl	8007f58 <lcd_wr_data>
    lcd_wr_data(SSD_HT - 1);
 8007e8e:	f240 401f 	movw	r0, #1055	@ 0x41f
 8007e92:	f000 f861 	bl	8007f58 <lcd_wr_data>
    lcd_wr_data(SSD_HPS >> 8);
 8007e96:	2000      	movs	r0, #0
 8007e98:	f000 f85e 	bl	8007f58 <lcd_wr_data>
    lcd_wr_data(SSD_HPS);
 8007e9c:	202e      	movs	r0, #46	@ 0x2e
 8007e9e:	f000 f85b 	bl	8007f58 <lcd_wr_data>
    lcd_wr_data(SSD_HOR_PULSE_WIDTH - 1);
 8007ea2:	2000      	movs	r0, #0
 8007ea4:	f000 f858 	bl	8007f58 <lcd_wr_data>
    lcd_wr_data(0x00);
 8007ea8:	2000      	movs	r0, #0
 8007eaa:	f000 f855 	bl	8007f58 <lcd_wr_data>
    lcd_wr_data(0x00);
 8007eae:	2000      	movs	r0, #0
 8007eb0:	f000 f852 	bl	8007f58 <lcd_wr_data>
    lcd_wr_data(0x00);
 8007eb4:	2000      	movs	r0, #0
 8007eb6:	f000 f84f 	bl	8007f58 <lcd_wr_data>
    lcd_wr_regno(0xB6); /* Set vertical perio */
 8007eba:	20b6      	movs	r0, #182	@ 0xb6
 8007ebc:	f000 f860 	bl	8007f80 <lcd_wr_regno>
    lcd_wr_data((SSD_VT - 1) >> 8);
 8007ec0:	2002      	movs	r0, #2
 8007ec2:	f000 f849 	bl	8007f58 <lcd_wr_data>
    lcd_wr_data(SSD_VT - 1);
 8007ec6:	f44f 7003 	mov.w	r0, #524	@ 0x20c
 8007eca:	f000 f845 	bl	8007f58 <lcd_wr_data>
    lcd_wr_data(SSD_VPS >> 8);
 8007ece:	2000      	movs	r0, #0
 8007ed0:	f000 f842 	bl	8007f58 <lcd_wr_data>
    lcd_wr_data(SSD_VPS);
 8007ed4:	2017      	movs	r0, #23
 8007ed6:	f000 f83f 	bl	8007f58 <lcd_wr_data>
    lcd_wr_data(SSD_VER_FRONT_PORCH - 1);
 8007eda:	2015      	movs	r0, #21
 8007edc:	f000 f83c 	bl	8007f58 <lcd_wr_data>
    lcd_wr_data(0x00);
 8007ee0:	2000      	movs	r0, #0
 8007ee2:	f000 f839 	bl	8007f58 <lcd_wr_data>
    lcd_wr_data(0x00);
 8007ee6:	2000      	movs	r0, #0
 8007ee8:	f000 f836 	bl	8007f58 <lcd_wr_data>

    lcd_wr_regno(0xF0); /* SSD1963CPU16bit */
 8007eec:	20f0      	movs	r0, #240	@ 0xf0
 8007eee:	f000 f847 	bl	8007f80 <lcd_wr_regno>
    lcd_wr_data(0x03);  /* 16-bit(565 format) data for 16bpp */
 8007ef2:	2003      	movs	r0, #3
 8007ef4:	f000 f830 	bl	8007f58 <lcd_wr_data>

    lcd_wr_regno(0x29); /*  */
 8007ef8:	2029      	movs	r0, #41	@ 0x29
 8007efa:	f000 f841 	bl	8007f80 <lcd_wr_regno>
    /* PWM   */
    lcd_wr_regno(0xD0); /* DBC */
 8007efe:	20d0      	movs	r0, #208	@ 0xd0
 8007f00:	f000 f83e 	bl	8007f80 <lcd_wr_regno>
    lcd_wr_data(0x00);  /* disable */
 8007f04:	2000      	movs	r0, #0
 8007f06:	f000 f827 	bl	8007f58 <lcd_wr_data>

    lcd_wr_regno(0xBE); /* PWM */
 8007f0a:	20be      	movs	r0, #190	@ 0xbe
 8007f0c:	f000 f838 	bl	8007f80 <lcd_wr_regno>
    lcd_wr_data(0x05);  /* 1PWM */
 8007f10:	2005      	movs	r0, #5
 8007f12:	f000 f821 	bl	8007f58 <lcd_wr_data>
    lcd_wr_data(0xFE);  /* 2PWM */
 8007f16:	20fe      	movs	r0, #254	@ 0xfe
 8007f18:	f000 f81e 	bl	8007f58 <lcd_wr_data>
    lcd_wr_data(0x01);  /* 3C */
 8007f1c:	2001      	movs	r0, #1
 8007f1e:	f000 f81b 	bl	8007f58 <lcd_wr_data>
    lcd_wr_data(0x00);  /* 4D */
 8007f22:	2000      	movs	r0, #0
 8007f24:	f000 f818 	bl	8007f58 <lcd_wr_data>
    lcd_wr_data(0x00);  /* 5E */
 8007f28:	2000      	movs	r0, #0
 8007f2a:	f000 f815 	bl	8007f58 <lcd_wr_data>
    lcd_wr_data(0x00);  /* 6F */
 8007f2e:	2000      	movs	r0, #0
 8007f30:	f000 f812 	bl	8007f58 <lcd_wr_data>

    lcd_wr_regno(0xB8); /* GPIO */
 8007f34:	20b8      	movs	r0, #184	@ 0xb8
 8007f36:	f000 f823 	bl	8007f80 <lcd_wr_regno>
    lcd_wr_data(0x03);  /* 2IO */
 8007f3a:	2003      	movs	r0, #3
 8007f3c:	f000 f80c 	bl	8007f58 <lcd_wr_data>
    lcd_wr_data(0x01);  /* GPIOIO */
 8007f40:	2001      	movs	r0, #1
 8007f42:	f000 f809 	bl	8007f58 <lcd_wr_data>
    lcd_wr_regno(0xBA);
 8007f46:	20ba      	movs	r0, #186	@ 0xba
 8007f48:	f000 f81a 	bl	8007f80 <lcd_wr_regno>
    lcd_wr_data(0X01);  /* GPIO[1:0]=01,LCD */
 8007f4c:	2001      	movs	r0, #1
 8007f4e:	f000 f803 	bl	8007f58 <lcd_wr_data>
}
 8007f52:	bf00      	nop
 8007f54:	bd80      	pop	{r7, pc}
	...

08007f58 <lcd_wr_data>:
 * @brief       LCD
 * @param       data: 
 * @retval      
 */
void lcd_wr_data(volatile uint16_t data)
{
 8007f58:	b480      	push	{r7}
 8007f5a:	b083      	sub	sp, #12
 8007f5c:	af00      	add	r7, sp, #0
 8007f5e:	4603      	mov	r3, r0
 8007f60:	80fb      	strh	r3, [r7, #6]
    data = data;            /* -O2, */
 8007f62:	88fb      	ldrh	r3, [r7, #6]
 8007f64:	b29b      	uxth	r3, r3
 8007f66:	80fb      	strh	r3, [r7, #6]
    LCD->LCD_RAM = data;
 8007f68:	4b04      	ldr	r3, [pc, #16]	@ (8007f7c <lcd_wr_data+0x24>)
 8007f6a:	88fa      	ldrh	r2, [r7, #6]
 8007f6c:	b292      	uxth	r2, r2
 8007f6e:	805a      	strh	r2, [r3, #2]
}
 8007f70:	bf00      	nop
 8007f72:	370c      	adds	r7, #12
 8007f74:	46bd      	mov	sp, r7
 8007f76:	bc80      	pop	{r7}
 8007f78:	4770      	bx	lr
 8007f7a:	bf00      	nop
 8007f7c:	6c0007fe 	.word	0x6c0007fe

08007f80 <lcd_wr_regno>:
 * @brief       LCD/
 * @param       regno: /
 * @retval      
 */
void lcd_wr_regno(volatile uint16_t regno)
{
 8007f80:	b480      	push	{r7}
 8007f82:	b083      	sub	sp, #12
 8007f84:	af00      	add	r7, sp, #0
 8007f86:	4603      	mov	r3, r0
 8007f88:	80fb      	strh	r3, [r7, #6]
    regno = regno;          /* -O2, */
 8007f8a:	88fb      	ldrh	r3, [r7, #6]
 8007f8c:	b29b      	uxth	r3, r3
 8007f8e:	80fb      	strh	r3, [r7, #6]
    LCD->LCD_REG = regno;   /*  */
 8007f90:	4b04      	ldr	r3, [pc, #16]	@ (8007fa4 <lcd_wr_regno+0x24>)
 8007f92:	88fa      	ldrh	r2, [r7, #6]
 8007f94:	b292      	uxth	r2, r2
 8007f96:	801a      	strh	r2, [r3, #0]
}
 8007f98:	bf00      	nop
 8007f9a:	370c      	adds	r7, #12
 8007f9c:	46bd      	mov	sp, r7
 8007f9e:	bc80      	pop	{r7}
 8007fa0:	4770      	bx	lr
 8007fa2:	bf00      	nop
 8007fa4:	6c0007fe 	.word	0x6c0007fe

08007fa8 <lcd_write_reg>:
 * @param       regno:/
 * @param       data:
 * @retval      
 */
void lcd_write_reg(uint16_t regno, uint16_t data)
{
 8007fa8:	b480      	push	{r7}
 8007faa:	b083      	sub	sp, #12
 8007fac:	af00      	add	r7, sp, #0
 8007fae:	4603      	mov	r3, r0
 8007fb0:	460a      	mov	r2, r1
 8007fb2:	80fb      	strh	r3, [r7, #6]
 8007fb4:	4613      	mov	r3, r2
 8007fb6:	80bb      	strh	r3, [r7, #4]
    LCD->LCD_REG = regno;   /*  */
 8007fb8:	4a05      	ldr	r2, [pc, #20]	@ (8007fd0 <lcd_write_reg+0x28>)
 8007fba:	88fb      	ldrh	r3, [r7, #6]
 8007fbc:	8013      	strh	r3, [r2, #0]
    LCD->LCD_RAM = data;    /*  */
 8007fbe:	4a04      	ldr	r2, [pc, #16]	@ (8007fd0 <lcd_write_reg+0x28>)
 8007fc0:	88bb      	ldrh	r3, [r7, #4]
 8007fc2:	8053      	strh	r3, [r2, #2]
}
 8007fc4:	bf00      	nop
 8007fc6:	370c      	adds	r7, #12
 8007fc8:	46bd      	mov	sp, r7
 8007fca:	bc80      	pop	{r7}
 8007fcc:	4770      	bx	lr
 8007fce:	bf00      	nop
 8007fd0:	6c0007fe 	.word	0x6c0007fe

08007fd4 <lcd_opt_delay>:
 * @brief       LCD,mdk -O1
 * @param       t:
 * @retval      
 */
static void lcd_opt_delay(uint32_t i)
{
 8007fd4:	b480      	push	{r7}
 8007fd6:	b083      	sub	sp, #12
 8007fd8:	af00      	add	r7, sp, #0
 8007fda:	6078      	str	r0, [r7, #4]
    while (i--);
 8007fdc:	bf00      	nop
 8007fde:	687b      	ldr	r3, [r7, #4]
 8007fe0:	1e5a      	subs	r2, r3, #1
 8007fe2:	607a      	str	r2, [r7, #4]
 8007fe4:	2b00      	cmp	r3, #0
 8007fe6:	d1fa      	bne.n	8007fde <lcd_opt_delay+0xa>
}
 8007fe8:	bf00      	nop
 8007fea:	bf00      	nop
 8007fec:	370c      	adds	r7, #12
 8007fee:	46bd      	mov	sp, r7
 8007ff0:	bc80      	pop	{r7}
 8007ff2:	4770      	bx	lr

08007ff4 <lcd_rd_data>:
 * @brief       LCD
 * @param       
 * @retval      
 */
static uint16_t lcd_rd_data(void)
{
 8007ff4:	b580      	push	{r7, lr}
 8007ff6:	b082      	sub	sp, #8
 8007ff8:	af00      	add	r7, sp, #0
    volatile uint16_t ram;  /*  */
    lcd_opt_delay(2);
 8007ffa:	2002      	movs	r0, #2
 8007ffc:	f7ff ffea 	bl	8007fd4 <lcd_opt_delay>
    ram = LCD->LCD_RAM;
 8008000:	4b04      	ldr	r3, [pc, #16]	@ (8008014 <lcd_rd_data+0x20>)
 8008002:	885b      	ldrh	r3, [r3, #2]
 8008004:	b29b      	uxth	r3, r3
 8008006:	80fb      	strh	r3, [r7, #6]
    return ram;
 8008008:	88fb      	ldrh	r3, [r7, #6]
 800800a:	b29b      	uxth	r3, r3
}
 800800c:	4618      	mov	r0, r3
 800800e:	3708      	adds	r7, #8
 8008010:	46bd      	mov	sp, r7
 8008012:	bd80      	pop	{r7, pc}
 8008014:	6c0007fe 	.word	0x6c0007fe

08008018 <lcd_write_ram_prepare>:
 * @brief       GRAM
 * @param       
 * @retval      
 */
void lcd_write_ram_prepare(void)
{
 8008018:	b480      	push	{r7}
 800801a:	af00      	add	r7, sp, #0
    LCD->LCD_REG = lcddev.wramcmd;
 800801c:	4b03      	ldr	r3, [pc, #12]	@ (800802c <lcd_write_ram_prepare+0x14>)
 800801e:	4a04      	ldr	r2, [pc, #16]	@ (8008030 <lcd_write_ram_prepare+0x18>)
 8008020:	8912      	ldrh	r2, [r2, #8]
 8008022:	801a      	strh	r2, [r3, #0]
}
 8008024:	bf00      	nop
 8008026:	46bd      	mov	sp, r7
 8008028:	bc80      	pop	{r7}
 800802a:	4770      	bx	lr
 800802c:	6c0007fe 	.word	0x6c0007fe
 8008030:	20000a60 	.word	0x20000a60

08008034 <lcd_set_cursor>:
 * @brief       (RGB)
 * @param       x,y: 
 * @retval      
 */
void lcd_set_cursor(uint16_t x, uint16_t y)
{
 8008034:	b580      	push	{r7, lr}
 8008036:	b082      	sub	sp, #8
 8008038:	af00      	add	r7, sp, #0
 800803a:	4603      	mov	r3, r0
 800803c:	460a      	mov	r2, r1
 800803e:	80fb      	strh	r3, [r7, #6]
 8008040:	4613      	mov	r3, r2
 8008042:	80bb      	strh	r3, [r7, #4]
    if (lcddev.id == 0X1963)
 8008044:	4b65      	ldr	r3, [pc, #404]	@ (80081dc <lcd_set_cursor+0x1a8>)
 8008046:	889b      	ldrh	r3, [r3, #4]
 8008048:	f641 1263 	movw	r2, #6499	@ 0x1963
 800804c:	4293      	cmp	r3, r2
 800804e:	d167      	bne.n	8008120 <lcd_set_cursor+0xec>
    {
        if (lcddev.dir == 0)    /* , x */
 8008050:	4b62      	ldr	r3, [pc, #392]	@ (80081dc <lcd_set_cursor+0x1a8>)
 8008052:	799b      	ldrb	r3, [r3, #6]
 8008054:	2b00      	cmp	r3, #0
 8008056:	d11e      	bne.n	8008096 <lcd_set_cursor+0x62>
        {
            x = lcddev.width - 1 - x;
 8008058:	4b60      	ldr	r3, [pc, #384]	@ (80081dc <lcd_set_cursor+0x1a8>)
 800805a:	881a      	ldrh	r2, [r3, #0]
 800805c:	88fb      	ldrh	r3, [r7, #6]
 800805e:	1ad3      	subs	r3, r2, r3
 8008060:	b29b      	uxth	r3, r3
 8008062:	3b01      	subs	r3, #1
 8008064:	80fb      	strh	r3, [r7, #6]
            lcd_wr_regno(lcddev.setxcmd);
 8008066:	4b5d      	ldr	r3, [pc, #372]	@ (80081dc <lcd_set_cursor+0x1a8>)
 8008068:	895b      	ldrh	r3, [r3, #10]
 800806a:	4618      	mov	r0, r3
 800806c:	f7ff ff88 	bl	8007f80 <lcd_wr_regno>
            lcd_wr_data(0);
 8008070:	2000      	movs	r0, #0
 8008072:	f7ff ff71 	bl	8007f58 <lcd_wr_data>
            lcd_wr_data(0);
 8008076:	2000      	movs	r0, #0
 8008078:	f7ff ff6e 	bl	8007f58 <lcd_wr_data>
            lcd_wr_data(x >> 8);
 800807c:	88fb      	ldrh	r3, [r7, #6]
 800807e:	0a1b      	lsrs	r3, r3, #8
 8008080:	b29b      	uxth	r3, r3
 8008082:	4618      	mov	r0, r3
 8008084:	f7ff ff68 	bl	8007f58 <lcd_wr_data>
            lcd_wr_data(x & 0XFF);
 8008088:	88fb      	ldrh	r3, [r7, #6]
 800808a:	b2db      	uxtb	r3, r3
 800808c:	b29b      	uxth	r3, r3
 800808e:	4618      	mov	r0, r3
 8008090:	f7ff ff62 	bl	8007f58 <lcd_wr_data>
 8008094:	e021      	b.n	80080da <lcd_set_cursor+0xa6>
        }
        else                    /*  */
        {
            lcd_wr_regno(lcddev.setxcmd);
 8008096:	4b51      	ldr	r3, [pc, #324]	@ (80081dc <lcd_set_cursor+0x1a8>)
 8008098:	895b      	ldrh	r3, [r3, #10]
 800809a:	4618      	mov	r0, r3
 800809c:	f7ff ff70 	bl	8007f80 <lcd_wr_regno>
            lcd_wr_data(x >> 8);
 80080a0:	88fb      	ldrh	r3, [r7, #6]
 80080a2:	0a1b      	lsrs	r3, r3, #8
 80080a4:	b29b      	uxth	r3, r3
 80080a6:	4618      	mov	r0, r3
 80080a8:	f7ff ff56 	bl	8007f58 <lcd_wr_data>
            lcd_wr_data(x & 0XFF);
 80080ac:	88fb      	ldrh	r3, [r7, #6]
 80080ae:	b2db      	uxtb	r3, r3
 80080b0:	b29b      	uxth	r3, r3
 80080b2:	4618      	mov	r0, r3
 80080b4:	f7ff ff50 	bl	8007f58 <lcd_wr_data>
            lcd_wr_data((lcddev.width - 1) >> 8);
 80080b8:	4b48      	ldr	r3, [pc, #288]	@ (80081dc <lcd_set_cursor+0x1a8>)
 80080ba:	881b      	ldrh	r3, [r3, #0]
 80080bc:	3b01      	subs	r3, #1
 80080be:	121b      	asrs	r3, r3, #8
 80080c0:	b29b      	uxth	r3, r3
 80080c2:	4618      	mov	r0, r3
 80080c4:	f7ff ff48 	bl	8007f58 <lcd_wr_data>
            lcd_wr_data((lcddev.width - 1) & 0XFF);
 80080c8:	4b44      	ldr	r3, [pc, #272]	@ (80081dc <lcd_set_cursor+0x1a8>)
 80080ca:	881b      	ldrh	r3, [r3, #0]
 80080cc:	3b01      	subs	r3, #1
 80080ce:	b29b      	uxth	r3, r3
 80080d0:	b2db      	uxtb	r3, r3
 80080d2:	b29b      	uxth	r3, r3
 80080d4:	4618      	mov	r0, r3
 80080d6:	f7ff ff3f 	bl	8007f58 <lcd_wr_data>
        }

        lcd_wr_regno(lcddev.setycmd);
 80080da:	4b40      	ldr	r3, [pc, #256]	@ (80081dc <lcd_set_cursor+0x1a8>)
 80080dc:	899b      	ldrh	r3, [r3, #12]
 80080de:	4618      	mov	r0, r3
 80080e0:	f7ff ff4e 	bl	8007f80 <lcd_wr_regno>
        lcd_wr_data(y >> 8);
 80080e4:	88bb      	ldrh	r3, [r7, #4]
 80080e6:	0a1b      	lsrs	r3, r3, #8
 80080e8:	b29b      	uxth	r3, r3
 80080ea:	4618      	mov	r0, r3
 80080ec:	f7ff ff34 	bl	8007f58 <lcd_wr_data>
        lcd_wr_data(y & 0XFF);
 80080f0:	88bb      	ldrh	r3, [r7, #4]
 80080f2:	b2db      	uxtb	r3, r3
 80080f4:	b29b      	uxth	r3, r3
 80080f6:	4618      	mov	r0, r3
 80080f8:	f7ff ff2e 	bl	8007f58 <lcd_wr_data>
        lcd_wr_data((lcddev.height - 1) >> 8);
 80080fc:	4b37      	ldr	r3, [pc, #220]	@ (80081dc <lcd_set_cursor+0x1a8>)
 80080fe:	885b      	ldrh	r3, [r3, #2]
 8008100:	3b01      	subs	r3, #1
 8008102:	121b      	asrs	r3, r3, #8
 8008104:	b29b      	uxth	r3, r3
 8008106:	4618      	mov	r0, r3
 8008108:	f7ff ff26 	bl	8007f58 <lcd_wr_data>
        lcd_wr_data((lcddev.height - 1) & 0XFF);
 800810c:	4b33      	ldr	r3, [pc, #204]	@ (80081dc <lcd_set_cursor+0x1a8>)
 800810e:	885b      	ldrh	r3, [r3, #2]
 8008110:	3b01      	subs	r3, #1
 8008112:	b29b      	uxth	r3, r3
 8008114:	b2db      	uxtb	r3, r3
 8008116:	b29b      	uxth	r3, r3
 8008118:	4618      	mov	r0, r3
 800811a:	f7ff ff1d 	bl	8007f58 <lcd_wr_data>
        lcd_wr_data(x & 0XFF);
        lcd_wr_regno(lcddev.setycmd);
        lcd_wr_data(y >> 8);
        lcd_wr_data(y & 0XFF);
    }
}
 800811e:	e058      	b.n	80081d2 <lcd_set_cursor+0x19e>
    else if (lcddev.id == 0X5510)
 8008120:	4b2e      	ldr	r3, [pc, #184]	@ (80081dc <lcd_set_cursor+0x1a8>)
 8008122:	889b      	ldrh	r3, [r3, #4]
 8008124:	f245 5210 	movw	r2, #21776	@ 0x5510
 8008128:	4293      	cmp	r3, r2
 800812a:	d130      	bne.n	800818e <lcd_set_cursor+0x15a>
        lcd_wr_regno(lcddev.setxcmd);
 800812c:	4b2b      	ldr	r3, [pc, #172]	@ (80081dc <lcd_set_cursor+0x1a8>)
 800812e:	895b      	ldrh	r3, [r3, #10]
 8008130:	4618      	mov	r0, r3
 8008132:	f7ff ff25 	bl	8007f80 <lcd_wr_regno>
        lcd_wr_data(x >> 8);
 8008136:	88fb      	ldrh	r3, [r7, #6]
 8008138:	0a1b      	lsrs	r3, r3, #8
 800813a:	b29b      	uxth	r3, r3
 800813c:	4618      	mov	r0, r3
 800813e:	f7ff ff0b 	bl	8007f58 <lcd_wr_data>
        lcd_wr_regno(lcddev.setxcmd + 1);
 8008142:	4b26      	ldr	r3, [pc, #152]	@ (80081dc <lcd_set_cursor+0x1a8>)
 8008144:	895b      	ldrh	r3, [r3, #10]
 8008146:	3301      	adds	r3, #1
 8008148:	b29b      	uxth	r3, r3
 800814a:	4618      	mov	r0, r3
 800814c:	f7ff ff18 	bl	8007f80 <lcd_wr_regno>
        lcd_wr_data(x & 0XFF);
 8008150:	88fb      	ldrh	r3, [r7, #6]
 8008152:	b2db      	uxtb	r3, r3
 8008154:	b29b      	uxth	r3, r3
 8008156:	4618      	mov	r0, r3
 8008158:	f7ff fefe 	bl	8007f58 <lcd_wr_data>
        lcd_wr_regno(lcddev.setycmd);
 800815c:	4b1f      	ldr	r3, [pc, #124]	@ (80081dc <lcd_set_cursor+0x1a8>)
 800815e:	899b      	ldrh	r3, [r3, #12]
 8008160:	4618      	mov	r0, r3
 8008162:	f7ff ff0d 	bl	8007f80 <lcd_wr_regno>
        lcd_wr_data(y >> 8);
 8008166:	88bb      	ldrh	r3, [r7, #4]
 8008168:	0a1b      	lsrs	r3, r3, #8
 800816a:	b29b      	uxth	r3, r3
 800816c:	4618      	mov	r0, r3
 800816e:	f7ff fef3 	bl	8007f58 <lcd_wr_data>
        lcd_wr_regno(lcddev.setycmd + 1);
 8008172:	4b1a      	ldr	r3, [pc, #104]	@ (80081dc <lcd_set_cursor+0x1a8>)
 8008174:	899b      	ldrh	r3, [r3, #12]
 8008176:	3301      	adds	r3, #1
 8008178:	b29b      	uxth	r3, r3
 800817a:	4618      	mov	r0, r3
 800817c:	f7ff ff00 	bl	8007f80 <lcd_wr_regno>
        lcd_wr_data(y & 0XFF);
 8008180:	88bb      	ldrh	r3, [r7, #4]
 8008182:	b2db      	uxtb	r3, r3
 8008184:	b29b      	uxth	r3, r3
 8008186:	4618      	mov	r0, r3
 8008188:	f7ff fee6 	bl	8007f58 <lcd_wr_data>
}
 800818c:	e021      	b.n	80081d2 <lcd_set_cursor+0x19e>
        lcd_wr_regno(lcddev.setxcmd);
 800818e:	4b13      	ldr	r3, [pc, #76]	@ (80081dc <lcd_set_cursor+0x1a8>)
 8008190:	895b      	ldrh	r3, [r3, #10]
 8008192:	4618      	mov	r0, r3
 8008194:	f7ff fef4 	bl	8007f80 <lcd_wr_regno>
        lcd_wr_data(x >> 8);
 8008198:	88fb      	ldrh	r3, [r7, #6]
 800819a:	0a1b      	lsrs	r3, r3, #8
 800819c:	b29b      	uxth	r3, r3
 800819e:	4618      	mov	r0, r3
 80081a0:	f7ff feda 	bl	8007f58 <lcd_wr_data>
        lcd_wr_data(x & 0XFF);
 80081a4:	88fb      	ldrh	r3, [r7, #6]
 80081a6:	b2db      	uxtb	r3, r3
 80081a8:	b29b      	uxth	r3, r3
 80081aa:	4618      	mov	r0, r3
 80081ac:	f7ff fed4 	bl	8007f58 <lcd_wr_data>
        lcd_wr_regno(lcddev.setycmd);
 80081b0:	4b0a      	ldr	r3, [pc, #40]	@ (80081dc <lcd_set_cursor+0x1a8>)
 80081b2:	899b      	ldrh	r3, [r3, #12]
 80081b4:	4618      	mov	r0, r3
 80081b6:	f7ff fee3 	bl	8007f80 <lcd_wr_regno>
        lcd_wr_data(y >> 8);
 80081ba:	88bb      	ldrh	r3, [r7, #4]
 80081bc:	0a1b      	lsrs	r3, r3, #8
 80081be:	b29b      	uxth	r3, r3
 80081c0:	4618      	mov	r0, r3
 80081c2:	f7ff fec9 	bl	8007f58 <lcd_wr_data>
        lcd_wr_data(y & 0XFF);
 80081c6:	88bb      	ldrh	r3, [r7, #4]
 80081c8:	b2db      	uxtb	r3, r3
 80081ca:	b29b      	uxth	r3, r3
 80081cc:	4618      	mov	r0, r3
 80081ce:	f7ff fec3 	bl	8007f58 <lcd_wr_data>
}
 80081d2:	bf00      	nop
 80081d4:	3708      	adds	r7, #8
 80081d6:	46bd      	mov	sp, r7
 80081d8:	bd80      	pop	{r7, pc}
 80081da:	bf00      	nop
 80081dc:	20000a60 	.word	0x20000a60

080081e0 <lcd_scan_dir>:
 *
 * @param       dir:0~7,8(lcd.h)
 * @retval      
 */
void lcd_scan_dir(uint8_t dir)
{
 80081e0:	b580      	push	{r7, lr}
 80081e2:	b084      	sub	sp, #16
 80081e4:	af00      	add	r7, sp, #0
 80081e6:	4603      	mov	r3, r0
 80081e8:	71fb      	strb	r3, [r7, #7]
    uint16_t regval = 0;
 80081ea:	2300      	movs	r3, #0
 80081ec:	81fb      	strh	r3, [r7, #14]
    uint16_t dirreg = 0;
 80081ee:	2300      	movs	r3, #0
 80081f0:	81bb      	strh	r3, [r7, #12]
    uint16_t temp;

    /* 1963, IC1963, IC */
    if ((lcddev.dir == 1 && lcddev.id != 0X1963) || (lcddev.dir == 0 && lcddev.id == 0X1963))
 80081f2:	4b9c      	ldr	r3, [pc, #624]	@ (8008464 <lcd_scan_dir+0x284>)
 80081f4:	799b      	ldrb	r3, [r3, #6]
 80081f6:	2b01      	cmp	r3, #1
 80081f8:	d105      	bne.n	8008206 <lcd_scan_dir+0x26>
 80081fa:	4b9a      	ldr	r3, [pc, #616]	@ (8008464 <lcd_scan_dir+0x284>)
 80081fc:	889b      	ldrh	r3, [r3, #4]
 80081fe:	f641 1263 	movw	r2, #6499	@ 0x1963
 8008202:	4293      	cmp	r3, r2
 8008204:	d109      	bne.n	800821a <lcd_scan_dir+0x3a>
 8008206:	4b97      	ldr	r3, [pc, #604]	@ (8008464 <lcd_scan_dir+0x284>)
 8008208:	799b      	ldrb	r3, [r3, #6]
 800820a:	2b00      	cmp	r3, #0
 800820c:	d134      	bne.n	8008278 <lcd_scan_dir+0x98>
 800820e:	4b95      	ldr	r3, [pc, #596]	@ (8008464 <lcd_scan_dir+0x284>)
 8008210:	889b      	ldrh	r3, [r3, #4]
 8008212:	f641 1263 	movw	r2, #6499	@ 0x1963
 8008216:	4293      	cmp	r3, r2
 8008218:	d12e      	bne.n	8008278 <lcd_scan_dir+0x98>
    {
        switch (dir)   /*  */
 800821a:	79fb      	ldrb	r3, [r7, #7]
 800821c:	2b07      	cmp	r3, #7
 800821e:	d82b      	bhi.n	8008278 <lcd_scan_dir+0x98>
 8008220:	a201      	add	r2, pc, #4	@ (adr r2, 8008228 <lcd_scan_dir+0x48>)
 8008222:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008226:	bf00      	nop
 8008228:	08008249 	.word	0x08008249
 800822c:	0800824f 	.word	0x0800824f
 8008230:	08008255 	.word	0x08008255
 8008234:	0800825b 	.word	0x0800825b
 8008238:	08008261 	.word	0x08008261
 800823c:	08008267 	.word	0x08008267
 8008240:	0800826d 	.word	0x0800826d
 8008244:	08008273 	.word	0x08008273
        {
            case 0:
                dir = 6;
 8008248:	2306      	movs	r3, #6
 800824a:	71fb      	strb	r3, [r7, #7]
                break;
 800824c:	e014      	b.n	8008278 <lcd_scan_dir+0x98>

            case 1:
                dir = 7;
 800824e:	2307      	movs	r3, #7
 8008250:	71fb      	strb	r3, [r7, #7]
                break;
 8008252:	e011      	b.n	8008278 <lcd_scan_dir+0x98>

            case 2:
                dir = 4;
 8008254:	2304      	movs	r3, #4
 8008256:	71fb      	strb	r3, [r7, #7]
                break;
 8008258:	e00e      	b.n	8008278 <lcd_scan_dir+0x98>

            case 3:
                dir = 5;
 800825a:	2305      	movs	r3, #5
 800825c:	71fb      	strb	r3, [r7, #7]
                break;
 800825e:	e00b      	b.n	8008278 <lcd_scan_dir+0x98>

            case 4:
                dir = 1;
 8008260:	2301      	movs	r3, #1
 8008262:	71fb      	strb	r3, [r7, #7]
                break;
 8008264:	e008      	b.n	8008278 <lcd_scan_dir+0x98>

            case 5:
                dir = 0;
 8008266:	2300      	movs	r3, #0
 8008268:	71fb      	strb	r3, [r7, #7]
                break;
 800826a:	e005      	b.n	8008278 <lcd_scan_dir+0x98>

            case 6:
                dir = 3;
 800826c:	2303      	movs	r3, #3
 800826e:	71fb      	strb	r3, [r7, #7]
                break;
 8008270:	e002      	b.n	8008278 <lcd_scan_dir+0x98>

            case 7:
                dir = 2;
 8008272:	2302      	movs	r3, #2
 8008274:	71fb      	strb	r3, [r7, #7]
                break;
 8008276:	bf00      	nop
        }
    }

    /*   0X36/0X3600  bit 5,6,7  */
    switch (dir)
 8008278:	79fb      	ldrb	r3, [r7, #7]
 800827a:	2b07      	cmp	r3, #7
 800827c:	d835      	bhi.n	80082ea <lcd_scan_dir+0x10a>
 800827e:	a201      	add	r2, pc, #4	@ (adr r2, 8008284 <lcd_scan_dir+0xa4>)
 8008280:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008284:	080082eb 	.word	0x080082eb
 8008288:	080082a5 	.word	0x080082a5
 800828c:	080082af 	.word	0x080082af
 8008290:	080082b9 	.word	0x080082b9
 8008294:	080082c3 	.word	0x080082c3
 8008298:	080082cd 	.word	0x080082cd
 800829c:	080082d7 	.word	0x080082d7
 80082a0:	080082e1 	.word	0x080082e1
        case L2R_U2D:/* , */
            regval |= (0 << 7) | (0 << 6) | (0 << 5);
            break;

        case L2R_D2U:/* , */
            regval |= (1 << 7) | (0 << 6) | (0 << 5);
 80082a4:	89fb      	ldrh	r3, [r7, #14]
 80082a6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80082aa:	81fb      	strh	r3, [r7, #14]
            break;
 80082ac:	e01d      	b.n	80082ea <lcd_scan_dir+0x10a>

        case R2L_U2D:/* , */
            regval |= (0 << 7) | (1 << 6) | (0 << 5);
 80082ae:	89fb      	ldrh	r3, [r7, #14]
 80082b0:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80082b4:	81fb      	strh	r3, [r7, #14]
            break;
 80082b6:	e018      	b.n	80082ea <lcd_scan_dir+0x10a>

        case R2L_D2U:/* , */
            regval |= (1 << 7) | (1 << 6) | (0 << 5);
 80082b8:	89fb      	ldrh	r3, [r7, #14]
 80082ba:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 80082be:	81fb      	strh	r3, [r7, #14]
            break;
 80082c0:	e013      	b.n	80082ea <lcd_scan_dir+0x10a>

        case U2D_L2R:/* , */
            regval |= (0 << 7) | (0 << 6) | (1 << 5);
 80082c2:	89fb      	ldrh	r3, [r7, #14]
 80082c4:	f043 0320 	orr.w	r3, r3, #32
 80082c8:	81fb      	strh	r3, [r7, #14]
            break;
 80082ca:	e00e      	b.n	80082ea <lcd_scan_dir+0x10a>

        case U2D_R2L:/* , */
            regval |= (0 << 7) | (1 << 6) | (1 << 5);
 80082cc:	89fb      	ldrh	r3, [r7, #14]
 80082ce:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 80082d2:	81fb      	strh	r3, [r7, #14]
            break;
 80082d4:	e009      	b.n	80082ea <lcd_scan_dir+0x10a>

        case D2U_L2R:/* , */
            regval |= (1 << 7) | (0 << 6) | (1 << 5);
 80082d6:	89fb      	ldrh	r3, [r7, #14]
 80082d8:	f043 03a0 	orr.w	r3, r3, #160	@ 0xa0
 80082dc:	81fb      	strh	r3, [r7, #14]
            break;
 80082de:	e004      	b.n	80082ea <lcd_scan_dir+0x10a>

        case D2U_R2L:/* , */
            regval |= (1 << 7) | (1 << 6) | (1 << 5);
 80082e0:	89fb      	ldrh	r3, [r7, #14]
 80082e2:	f043 03e0 	orr.w	r3, r3, #224	@ 0xe0
 80082e6:	81fb      	strh	r3, [r7, #14]
            break;
 80082e8:	bf00      	nop
    }

    dirreg = 0X36;  /* IC, 0X36 */
 80082ea:	2336      	movs	r3, #54	@ 0x36
 80082ec:	81bb      	strh	r3, [r7, #12]

    if (lcddev.id == 0X5510)
 80082ee:	4b5d      	ldr	r3, [pc, #372]	@ (8008464 <lcd_scan_dir+0x284>)
 80082f0:	889b      	ldrh	r3, [r3, #4]
 80082f2:	f245 5210 	movw	r2, #21776	@ 0x5510
 80082f6:	4293      	cmp	r3, r2
 80082f8:	d102      	bne.n	8008300 <lcd_scan_dir+0x120>
    {
        dirreg = 0X3600;    /* 5510, ic */
 80082fa:	f44f 5358 	mov.w	r3, #13824	@ 0x3600
 80082fe:	81bb      	strh	r3, [r7, #12]
    }

    /* 9341 & 7789 & 7796 BGR */
    if (lcddev.id == 0X9341 || lcddev.id == 0X7789 || lcddev.id == 0x7796)
 8008300:	4b58      	ldr	r3, [pc, #352]	@ (8008464 <lcd_scan_dir+0x284>)
 8008302:	889b      	ldrh	r3, [r3, #4]
 8008304:	f249 3241 	movw	r2, #37697	@ 0x9341
 8008308:	4293      	cmp	r3, r2
 800830a:	d00b      	beq.n	8008324 <lcd_scan_dir+0x144>
 800830c:	4b55      	ldr	r3, [pc, #340]	@ (8008464 <lcd_scan_dir+0x284>)
 800830e:	889b      	ldrh	r3, [r3, #4]
 8008310:	f247 7289 	movw	r2, #30601	@ 0x7789
 8008314:	4293      	cmp	r3, r2
 8008316:	d005      	beq.n	8008324 <lcd_scan_dir+0x144>
 8008318:	4b52      	ldr	r3, [pc, #328]	@ (8008464 <lcd_scan_dir+0x284>)
 800831a:	889b      	ldrh	r3, [r3, #4]
 800831c:	f247 7296 	movw	r2, #30614	@ 0x7796
 8008320:	4293      	cmp	r3, r2
 8008322:	d103      	bne.n	800832c <lcd_scan_dir+0x14c>
    {
        regval |= 0X08;
 8008324:	89fb      	ldrh	r3, [r7, #14]
 8008326:	f043 0308 	orr.w	r3, r3, #8
 800832a:	81fb      	strh	r3, [r7, #14]
    }

    lcd_write_reg(dirreg, regval);
 800832c:	89fa      	ldrh	r2, [r7, #14]
 800832e:	89bb      	ldrh	r3, [r7, #12]
 8008330:	4611      	mov	r1, r2
 8008332:	4618      	mov	r0, r3
 8008334:	f7ff fe38 	bl	8007fa8 <lcd_write_reg>

    if (lcddev.id != 0X1963)   /* 1963 */
 8008338:	4b4a      	ldr	r3, [pc, #296]	@ (8008464 <lcd_scan_dir+0x284>)
 800833a:	889b      	ldrh	r3, [r3, #4]
 800833c:	f641 1263 	movw	r2, #6499	@ 0x1963
 8008340:	4293      	cmp	r3, r2
 8008342:	d025      	beq.n	8008390 <lcd_scan_dir+0x1b0>
    {
        if (regval & 0X20)
 8008344:	89fb      	ldrh	r3, [r7, #14]
 8008346:	f003 0320 	and.w	r3, r3, #32
 800834a:	2b00      	cmp	r3, #0
 800834c:	d010      	beq.n	8008370 <lcd_scan_dir+0x190>
        {
            if (lcddev.width < lcddev.height)   /* X,Y */
 800834e:	4b45      	ldr	r3, [pc, #276]	@ (8008464 <lcd_scan_dir+0x284>)
 8008350:	881a      	ldrh	r2, [r3, #0]
 8008352:	4b44      	ldr	r3, [pc, #272]	@ (8008464 <lcd_scan_dir+0x284>)
 8008354:	885b      	ldrh	r3, [r3, #2]
 8008356:	429a      	cmp	r2, r3
 8008358:	d21a      	bcs.n	8008390 <lcd_scan_dir+0x1b0>
            {
                temp = lcddev.width;
 800835a:	4b42      	ldr	r3, [pc, #264]	@ (8008464 <lcd_scan_dir+0x284>)
 800835c:	881b      	ldrh	r3, [r3, #0]
 800835e:	817b      	strh	r3, [r7, #10]
                lcddev.width = lcddev.height;
 8008360:	4b40      	ldr	r3, [pc, #256]	@ (8008464 <lcd_scan_dir+0x284>)
 8008362:	885a      	ldrh	r2, [r3, #2]
 8008364:	4b3f      	ldr	r3, [pc, #252]	@ (8008464 <lcd_scan_dir+0x284>)
 8008366:	801a      	strh	r2, [r3, #0]
                lcddev.height = temp;
 8008368:	4a3e      	ldr	r2, [pc, #248]	@ (8008464 <lcd_scan_dir+0x284>)
 800836a:	897b      	ldrh	r3, [r7, #10]
 800836c:	8053      	strh	r3, [r2, #2]
 800836e:	e00f      	b.n	8008390 <lcd_scan_dir+0x1b0>
            }
        }
        else
        {
            if (lcddev.width > lcddev.height)   /* X,Y */
 8008370:	4b3c      	ldr	r3, [pc, #240]	@ (8008464 <lcd_scan_dir+0x284>)
 8008372:	881a      	ldrh	r2, [r3, #0]
 8008374:	4b3b      	ldr	r3, [pc, #236]	@ (8008464 <lcd_scan_dir+0x284>)
 8008376:	885b      	ldrh	r3, [r3, #2]
 8008378:	429a      	cmp	r2, r3
 800837a:	d909      	bls.n	8008390 <lcd_scan_dir+0x1b0>
            {
                temp = lcddev.width;
 800837c:	4b39      	ldr	r3, [pc, #228]	@ (8008464 <lcd_scan_dir+0x284>)
 800837e:	881b      	ldrh	r3, [r3, #0]
 8008380:	817b      	strh	r3, [r7, #10]
                lcddev.width = lcddev.height;
 8008382:	4b38      	ldr	r3, [pc, #224]	@ (8008464 <lcd_scan_dir+0x284>)
 8008384:	885a      	ldrh	r2, [r3, #2]
 8008386:	4b37      	ldr	r3, [pc, #220]	@ (8008464 <lcd_scan_dir+0x284>)
 8008388:	801a      	strh	r2, [r3, #0]
                lcddev.height = temp;
 800838a:	4a36      	ldr	r2, [pc, #216]	@ (8008464 <lcd_scan_dir+0x284>)
 800838c:	897b      	ldrh	r3, [r7, #10]
 800838e:	8053      	strh	r3, [r2, #2]
            }
        }
    }

    /* () */
    if (lcddev.id == 0X5510)
 8008390:	4b34      	ldr	r3, [pc, #208]	@ (8008464 <lcd_scan_dir+0x284>)
 8008392:	889b      	ldrh	r3, [r3, #4]
 8008394:	f245 5210 	movw	r2, #21776	@ 0x5510
 8008398:	4293      	cmp	r3, r2
 800839a:	d165      	bne.n	8008468 <lcd_scan_dir+0x288>
    {
        lcd_wr_regno(lcddev.setxcmd);
 800839c:	4b31      	ldr	r3, [pc, #196]	@ (8008464 <lcd_scan_dir+0x284>)
 800839e:	895b      	ldrh	r3, [r3, #10]
 80083a0:	4618      	mov	r0, r3
 80083a2:	f7ff fded 	bl	8007f80 <lcd_wr_regno>
        lcd_wr_data(0);
 80083a6:	2000      	movs	r0, #0
 80083a8:	f7ff fdd6 	bl	8007f58 <lcd_wr_data>
        lcd_wr_regno(lcddev.setxcmd + 1);
 80083ac:	4b2d      	ldr	r3, [pc, #180]	@ (8008464 <lcd_scan_dir+0x284>)
 80083ae:	895b      	ldrh	r3, [r3, #10]
 80083b0:	3301      	adds	r3, #1
 80083b2:	b29b      	uxth	r3, r3
 80083b4:	4618      	mov	r0, r3
 80083b6:	f7ff fde3 	bl	8007f80 <lcd_wr_regno>
        lcd_wr_data(0);
 80083ba:	2000      	movs	r0, #0
 80083bc:	f7ff fdcc 	bl	8007f58 <lcd_wr_data>
        lcd_wr_regno(lcddev.setxcmd + 2);
 80083c0:	4b28      	ldr	r3, [pc, #160]	@ (8008464 <lcd_scan_dir+0x284>)
 80083c2:	895b      	ldrh	r3, [r3, #10]
 80083c4:	3302      	adds	r3, #2
 80083c6:	b29b      	uxth	r3, r3
 80083c8:	4618      	mov	r0, r3
 80083ca:	f7ff fdd9 	bl	8007f80 <lcd_wr_regno>
        lcd_wr_data((lcddev.width - 1) >> 8);
 80083ce:	4b25      	ldr	r3, [pc, #148]	@ (8008464 <lcd_scan_dir+0x284>)
 80083d0:	881b      	ldrh	r3, [r3, #0]
 80083d2:	3b01      	subs	r3, #1
 80083d4:	121b      	asrs	r3, r3, #8
 80083d6:	b29b      	uxth	r3, r3
 80083d8:	4618      	mov	r0, r3
 80083da:	f7ff fdbd 	bl	8007f58 <lcd_wr_data>
        lcd_wr_regno(lcddev.setxcmd + 3);
 80083de:	4b21      	ldr	r3, [pc, #132]	@ (8008464 <lcd_scan_dir+0x284>)
 80083e0:	895b      	ldrh	r3, [r3, #10]
 80083e2:	3303      	adds	r3, #3
 80083e4:	b29b      	uxth	r3, r3
 80083e6:	4618      	mov	r0, r3
 80083e8:	f7ff fdca 	bl	8007f80 <lcd_wr_regno>
        lcd_wr_data((lcddev.width - 1) & 0XFF);
 80083ec:	4b1d      	ldr	r3, [pc, #116]	@ (8008464 <lcd_scan_dir+0x284>)
 80083ee:	881b      	ldrh	r3, [r3, #0]
 80083f0:	3b01      	subs	r3, #1
 80083f2:	b29b      	uxth	r3, r3
 80083f4:	b2db      	uxtb	r3, r3
 80083f6:	b29b      	uxth	r3, r3
 80083f8:	4618      	mov	r0, r3
 80083fa:	f7ff fdad 	bl	8007f58 <lcd_wr_data>
        lcd_wr_regno(lcddev.setycmd);
 80083fe:	4b19      	ldr	r3, [pc, #100]	@ (8008464 <lcd_scan_dir+0x284>)
 8008400:	899b      	ldrh	r3, [r3, #12]
 8008402:	4618      	mov	r0, r3
 8008404:	f7ff fdbc 	bl	8007f80 <lcd_wr_regno>
        lcd_wr_data(0);
 8008408:	2000      	movs	r0, #0
 800840a:	f7ff fda5 	bl	8007f58 <lcd_wr_data>
        lcd_wr_regno(lcddev.setycmd + 1);
 800840e:	4b15      	ldr	r3, [pc, #84]	@ (8008464 <lcd_scan_dir+0x284>)
 8008410:	899b      	ldrh	r3, [r3, #12]
 8008412:	3301      	adds	r3, #1
 8008414:	b29b      	uxth	r3, r3
 8008416:	4618      	mov	r0, r3
 8008418:	f7ff fdb2 	bl	8007f80 <lcd_wr_regno>
        lcd_wr_data(0);
 800841c:	2000      	movs	r0, #0
 800841e:	f7ff fd9b 	bl	8007f58 <lcd_wr_data>
        lcd_wr_regno(lcddev.setycmd + 2);
 8008422:	4b10      	ldr	r3, [pc, #64]	@ (8008464 <lcd_scan_dir+0x284>)
 8008424:	899b      	ldrh	r3, [r3, #12]
 8008426:	3302      	adds	r3, #2
 8008428:	b29b      	uxth	r3, r3
 800842a:	4618      	mov	r0, r3
 800842c:	f7ff fda8 	bl	8007f80 <lcd_wr_regno>
        lcd_wr_data((lcddev.height - 1) >> 8);
 8008430:	4b0c      	ldr	r3, [pc, #48]	@ (8008464 <lcd_scan_dir+0x284>)
 8008432:	885b      	ldrh	r3, [r3, #2]
 8008434:	3b01      	subs	r3, #1
 8008436:	121b      	asrs	r3, r3, #8
 8008438:	b29b      	uxth	r3, r3
 800843a:	4618      	mov	r0, r3
 800843c:	f7ff fd8c 	bl	8007f58 <lcd_wr_data>
        lcd_wr_regno(lcddev.setycmd + 3);
 8008440:	4b08      	ldr	r3, [pc, #32]	@ (8008464 <lcd_scan_dir+0x284>)
 8008442:	899b      	ldrh	r3, [r3, #12]
 8008444:	3303      	adds	r3, #3
 8008446:	b29b      	uxth	r3, r3
 8008448:	4618      	mov	r0, r3
 800844a:	f7ff fd99 	bl	8007f80 <lcd_wr_regno>
        lcd_wr_data((lcddev.height - 1) & 0XFF);
 800844e:	4b05      	ldr	r3, [pc, #20]	@ (8008464 <lcd_scan_dir+0x284>)
 8008450:	885b      	ldrh	r3, [r3, #2]
 8008452:	3b01      	subs	r3, #1
 8008454:	b29b      	uxth	r3, r3
 8008456:	b2db      	uxtb	r3, r3
 8008458:	b29b      	uxth	r3, r3
 800845a:	4618      	mov	r0, r3
 800845c:	f7ff fd7c 	bl	8007f58 <lcd_wr_data>
        lcd_wr_data(0);
        lcd_wr_data(0);
        lcd_wr_data((lcddev.height - 1) >> 8);
        lcd_wr_data((lcddev.height - 1) & 0XFF);
    }
}
 8008460:	e03a      	b.n	80084d8 <lcd_scan_dir+0x2f8>
 8008462:	bf00      	nop
 8008464:	20000a60 	.word	0x20000a60
        lcd_wr_regno(lcddev.setxcmd);
 8008468:	4b1d      	ldr	r3, [pc, #116]	@ (80084e0 <lcd_scan_dir+0x300>)
 800846a:	895b      	ldrh	r3, [r3, #10]
 800846c:	4618      	mov	r0, r3
 800846e:	f7ff fd87 	bl	8007f80 <lcd_wr_regno>
        lcd_wr_data(0);
 8008472:	2000      	movs	r0, #0
 8008474:	f7ff fd70 	bl	8007f58 <lcd_wr_data>
        lcd_wr_data(0);
 8008478:	2000      	movs	r0, #0
 800847a:	f7ff fd6d 	bl	8007f58 <lcd_wr_data>
        lcd_wr_data((lcddev.width - 1) >> 8);
 800847e:	4b18      	ldr	r3, [pc, #96]	@ (80084e0 <lcd_scan_dir+0x300>)
 8008480:	881b      	ldrh	r3, [r3, #0]
 8008482:	3b01      	subs	r3, #1
 8008484:	121b      	asrs	r3, r3, #8
 8008486:	b29b      	uxth	r3, r3
 8008488:	4618      	mov	r0, r3
 800848a:	f7ff fd65 	bl	8007f58 <lcd_wr_data>
        lcd_wr_data((lcddev.width - 1) & 0XFF);
 800848e:	4b14      	ldr	r3, [pc, #80]	@ (80084e0 <lcd_scan_dir+0x300>)
 8008490:	881b      	ldrh	r3, [r3, #0]
 8008492:	3b01      	subs	r3, #1
 8008494:	b29b      	uxth	r3, r3
 8008496:	b2db      	uxtb	r3, r3
 8008498:	b29b      	uxth	r3, r3
 800849a:	4618      	mov	r0, r3
 800849c:	f7ff fd5c 	bl	8007f58 <lcd_wr_data>
        lcd_wr_regno(lcddev.setycmd);
 80084a0:	4b0f      	ldr	r3, [pc, #60]	@ (80084e0 <lcd_scan_dir+0x300>)
 80084a2:	899b      	ldrh	r3, [r3, #12]
 80084a4:	4618      	mov	r0, r3
 80084a6:	f7ff fd6b 	bl	8007f80 <lcd_wr_regno>
        lcd_wr_data(0);
 80084aa:	2000      	movs	r0, #0
 80084ac:	f7ff fd54 	bl	8007f58 <lcd_wr_data>
        lcd_wr_data(0);
 80084b0:	2000      	movs	r0, #0
 80084b2:	f7ff fd51 	bl	8007f58 <lcd_wr_data>
        lcd_wr_data((lcddev.height - 1) >> 8);
 80084b6:	4b0a      	ldr	r3, [pc, #40]	@ (80084e0 <lcd_scan_dir+0x300>)
 80084b8:	885b      	ldrh	r3, [r3, #2]
 80084ba:	3b01      	subs	r3, #1
 80084bc:	121b      	asrs	r3, r3, #8
 80084be:	b29b      	uxth	r3, r3
 80084c0:	4618      	mov	r0, r3
 80084c2:	f7ff fd49 	bl	8007f58 <lcd_wr_data>
        lcd_wr_data((lcddev.height - 1) & 0XFF);
 80084c6:	4b06      	ldr	r3, [pc, #24]	@ (80084e0 <lcd_scan_dir+0x300>)
 80084c8:	885b      	ldrh	r3, [r3, #2]
 80084ca:	3b01      	subs	r3, #1
 80084cc:	b29b      	uxth	r3, r3
 80084ce:	b2db      	uxtb	r3, r3
 80084d0:	b29b      	uxth	r3, r3
 80084d2:	4618      	mov	r0, r3
 80084d4:	f7ff fd40 	bl	8007f58 <lcd_wr_data>
}
 80084d8:	bf00      	nop
 80084da:	3710      	adds	r7, #16
 80084dc:	46bd      	mov	sp, r7
 80084de:	bd80      	pop	{r7, pc}
 80084e0:	20000a60 	.word	0x20000a60

080084e4 <lcd_draw_point>:
 * @param       x,y: 
 * @param       color: (32,LTDC)
 * @retval      
 */
void lcd_draw_point(uint16_t x, uint16_t y, uint32_t color)
{
 80084e4:	b580      	push	{r7, lr}
 80084e6:	b082      	sub	sp, #8
 80084e8:	af00      	add	r7, sp, #0
 80084ea:	4603      	mov	r3, r0
 80084ec:	603a      	str	r2, [r7, #0]
 80084ee:	80fb      	strh	r3, [r7, #6]
 80084f0:	460b      	mov	r3, r1
 80084f2:	80bb      	strh	r3, [r7, #4]
    lcd_set_cursor(x, y);       /*  */
 80084f4:	88ba      	ldrh	r2, [r7, #4]
 80084f6:	88fb      	ldrh	r3, [r7, #6]
 80084f8:	4611      	mov	r1, r2
 80084fa:	4618      	mov	r0, r3
 80084fc:	f7ff fd9a 	bl	8008034 <lcd_set_cursor>
    lcd_write_ram_prepare();    /* GRAM */
 8008500:	f7ff fd8a 	bl	8008018 <lcd_write_ram_prepare>
    LCD->LCD_RAM = color;
 8008504:	4b03      	ldr	r3, [pc, #12]	@ (8008514 <lcd_draw_point+0x30>)
 8008506:	683a      	ldr	r2, [r7, #0]
 8008508:	b292      	uxth	r2, r2
 800850a:	805a      	strh	r2, [r3, #2]
}
 800850c:	bf00      	nop
 800850e:	3708      	adds	r7, #8
 8008510:	46bd      	mov	sp, r7
 8008512:	bd80      	pop	{r7, pc}
 8008514:	6c0007fe 	.word	0x6c0007fe

08008518 <lcd_ssd_backlight_set>:
 * @brief       SSD1963
 * @param       pwm: ,0~100..
 * @retval      
 */
void lcd_ssd_backlight_set(uint8_t pwm)
{
 8008518:	b580      	push	{r7, lr}
 800851a:	b082      	sub	sp, #8
 800851c:	af00      	add	r7, sp, #0
 800851e:	4603      	mov	r3, r0
 8008520:	71fb      	strb	r3, [r7, #7]
    lcd_wr_regno(0xBE);         /* PWM */
 8008522:	20be      	movs	r0, #190	@ 0xbe
 8008524:	f7ff fd2c 	bl	8007f80 <lcd_wr_regno>
    lcd_wr_data(0x05);          /* 1PWM */
 8008528:	2005      	movs	r0, #5
 800852a:	f7ff fd15 	bl	8007f58 <lcd_wr_data>
    lcd_wr_data(pwm * 2.55);    /* 2PWM */
 800852e:	79fb      	ldrb	r3, [r7, #7]
 8008530:	4618      	mov	r0, r3
 8008532:	f7f7 ffdd 	bl	80004f0 <__aeabi_i2d>
 8008536:	a310      	add	r3, pc, #64	@ (adr r3, 8008578 <lcd_ssd_backlight_set+0x60>)
 8008538:	e9d3 2300 	ldrd	r2, r3, [r3]
 800853c:	f7f8 f842 	bl	80005c4 <__aeabi_dmul>
 8008540:	4602      	mov	r2, r0
 8008542:	460b      	mov	r3, r1
 8008544:	4610      	mov	r0, r2
 8008546:	4619      	mov	r1, r3
 8008548:	f7f8 fb14 	bl	8000b74 <__aeabi_d2uiz>
 800854c:	4603      	mov	r3, r0
 800854e:	b29b      	uxth	r3, r3
 8008550:	4618      	mov	r0, r3
 8008552:	f7ff fd01 	bl	8007f58 <lcd_wr_data>
    lcd_wr_data(0x01);          /* 3C */
 8008556:	2001      	movs	r0, #1
 8008558:	f7ff fcfe 	bl	8007f58 <lcd_wr_data>
    lcd_wr_data(0xFF);          /* 4D */
 800855c:	20ff      	movs	r0, #255	@ 0xff
 800855e:	f7ff fcfb 	bl	8007f58 <lcd_wr_data>
    lcd_wr_data(0x00);          /* 5E */
 8008562:	2000      	movs	r0, #0
 8008564:	f7ff fcf8 	bl	8007f58 <lcd_wr_data>
    lcd_wr_data(0x00);          /* 6F */
 8008568:	2000      	movs	r0, #0
 800856a:	f7ff fcf5 	bl	8007f58 <lcd_wr_data>
}
 800856e:	bf00      	nop
 8008570:	3708      	adds	r7, #8
 8008572:	46bd      	mov	sp, r7
 8008574:	bd80      	pop	{r7, pc}
 8008576:	bf00      	nop
 8008578:	66666666 	.word	0x66666666
 800857c:	40046666 	.word	0x40046666

08008580 <lcd_display_dir>:
 * @brief       LCD
 * @param       dir:0,; 1,
 * @retval      
 */
void lcd_display_dir(uint8_t dir)
{
 8008580:	b580      	push	{r7, lr}
 8008582:	b082      	sub	sp, #8
 8008584:	af00      	add	r7, sp, #0
 8008586:	4603      	mov	r3, r0
 8008588:	71fb      	strb	r3, [r7, #7]
    lcddev.dir = dir;   /* / */
 800858a:	4a68      	ldr	r2, [pc, #416]	@ (800872c <lcd_display_dir+0x1ac>)
 800858c:	79fb      	ldrb	r3, [r7, #7]
 800858e:	7193      	strb	r3, [r2, #6]

    if (dir == 0)       /*  */
 8008590:	79fb      	ldrb	r3, [r7, #7]
 8008592:	2b00      	cmp	r3, #0
 8008594:	d165      	bne.n	8008662 <lcd_display_dir+0xe2>
    {
        lcddev.width = 240;
 8008596:	4b65      	ldr	r3, [pc, #404]	@ (800872c <lcd_display_dir+0x1ac>)
 8008598:	22f0      	movs	r2, #240	@ 0xf0
 800859a:	801a      	strh	r2, [r3, #0]
        lcddev.height = 320;
 800859c:	4b63      	ldr	r3, [pc, #396]	@ (800872c <lcd_display_dir+0x1ac>)
 800859e:	f44f 72a0 	mov.w	r2, #320	@ 0x140
 80085a2:	805a      	strh	r2, [r3, #2]

        if (lcddev.id == 0x5510)
 80085a4:	4b61      	ldr	r3, [pc, #388]	@ (800872c <lcd_display_dir+0x1ac>)
 80085a6:	889b      	ldrh	r3, [r3, #4]
 80085a8:	f245 5210 	movw	r2, #21776	@ 0x5510
 80085ac:	4293      	cmp	r3, r2
 80085ae:	d114      	bne.n	80085da <lcd_display_dir+0x5a>
        {
            lcddev.wramcmd = 0X2C00;
 80085b0:	4b5e      	ldr	r3, [pc, #376]	@ (800872c <lcd_display_dir+0x1ac>)
 80085b2:	f44f 5230 	mov.w	r2, #11264	@ 0x2c00
 80085b6:	811a      	strh	r2, [r3, #8]
            lcddev.setxcmd = 0X2A00;
 80085b8:	4b5c      	ldr	r3, [pc, #368]	@ (800872c <lcd_display_dir+0x1ac>)
 80085ba:	f44f 5228 	mov.w	r2, #10752	@ 0x2a00
 80085be:	815a      	strh	r2, [r3, #10]
            lcddev.setycmd = 0X2B00;
 80085c0:	4b5a      	ldr	r3, [pc, #360]	@ (800872c <lcd_display_dir+0x1ac>)
 80085c2:	f44f 522c 	mov.w	r2, #11008	@ 0x2b00
 80085c6:	819a      	strh	r2, [r3, #12]
            lcddev.width = 480;
 80085c8:	4b58      	ldr	r3, [pc, #352]	@ (800872c <lcd_display_dir+0x1ac>)
 80085ca:	f44f 72f0 	mov.w	r2, #480	@ 0x1e0
 80085ce:	801a      	strh	r2, [r3, #0]
            lcddev.height = 800;
 80085d0:	4b56      	ldr	r3, [pc, #344]	@ (800872c <lcd_display_dir+0x1ac>)
 80085d2:	f44f 7248 	mov.w	r2, #800	@ 0x320
 80085d6:	805a      	strh	r2, [r3, #2]
 80085d8:	e020      	b.n	800861c <lcd_display_dir+0x9c>
        }
        else if (lcddev.id == 0X1963)
 80085da:	4b54      	ldr	r3, [pc, #336]	@ (800872c <lcd_display_dir+0x1ac>)
 80085dc:	889b      	ldrh	r3, [r3, #4]
 80085de:	f641 1263 	movw	r2, #6499	@ 0x1963
 80085e2:	4293      	cmp	r3, r2
 80085e4:	d111      	bne.n	800860a <lcd_display_dir+0x8a>
        {
            lcddev.wramcmd = 0X2C;  /* GRAM */
 80085e6:	4b51      	ldr	r3, [pc, #324]	@ (800872c <lcd_display_dir+0x1ac>)
 80085e8:	222c      	movs	r2, #44	@ 0x2c
 80085ea:	811a      	strh	r2, [r3, #8]
            lcddev.setxcmd = 0X2B;  /* X */
 80085ec:	4b4f      	ldr	r3, [pc, #316]	@ (800872c <lcd_display_dir+0x1ac>)
 80085ee:	222b      	movs	r2, #43	@ 0x2b
 80085f0:	815a      	strh	r2, [r3, #10]
            lcddev.setycmd = 0X2A;  /* Y */
 80085f2:	4b4e      	ldr	r3, [pc, #312]	@ (800872c <lcd_display_dir+0x1ac>)
 80085f4:	222a      	movs	r2, #42	@ 0x2a
 80085f6:	819a      	strh	r2, [r3, #12]
            lcddev.width = 480;     /* 480 */
 80085f8:	4b4c      	ldr	r3, [pc, #304]	@ (800872c <lcd_display_dir+0x1ac>)
 80085fa:	f44f 72f0 	mov.w	r2, #480	@ 0x1e0
 80085fe:	801a      	strh	r2, [r3, #0]
            lcddev.height = 800;    /* 800 */
 8008600:	4b4a      	ldr	r3, [pc, #296]	@ (800872c <lcd_display_dir+0x1ac>)
 8008602:	f44f 7248 	mov.w	r2, #800	@ 0x320
 8008606:	805a      	strh	r2, [r3, #2]
 8008608:	e008      	b.n	800861c <lcd_display_dir+0x9c>
        }
        else   /* IC, : 9341 / 5310 / 7789 / 7796 / 9806 IC */
        {
            lcddev.wramcmd = 0X2C;
 800860a:	4b48      	ldr	r3, [pc, #288]	@ (800872c <lcd_display_dir+0x1ac>)
 800860c:	222c      	movs	r2, #44	@ 0x2c
 800860e:	811a      	strh	r2, [r3, #8]
            lcddev.setxcmd = 0X2A;
 8008610:	4b46      	ldr	r3, [pc, #280]	@ (800872c <lcd_display_dir+0x1ac>)
 8008612:	222a      	movs	r2, #42	@ 0x2a
 8008614:	815a      	strh	r2, [r3, #10]
            lcddev.setycmd = 0X2B;
 8008616:	4b45      	ldr	r3, [pc, #276]	@ (800872c <lcd_display_dir+0x1ac>)
 8008618:	222b      	movs	r2, #43	@ 0x2b
 800861a:	819a      	strh	r2, [r3, #12]
        }

        if (lcddev.id == 0X5310 || lcddev.id == 0x7796)     /* 5310/7796  320*480 */
 800861c:	4b43      	ldr	r3, [pc, #268]	@ (800872c <lcd_display_dir+0x1ac>)
 800861e:	889b      	ldrh	r3, [r3, #4]
 8008620:	f245 3210 	movw	r2, #21264	@ 0x5310
 8008624:	4293      	cmp	r3, r2
 8008626:	d005      	beq.n	8008634 <lcd_display_dir+0xb4>
 8008628:	4b40      	ldr	r3, [pc, #256]	@ (800872c <lcd_display_dir+0x1ac>)
 800862a:	889b      	ldrh	r3, [r3, #4]
 800862c:	f247 7296 	movw	r2, #30614	@ 0x7796
 8008630:	4293      	cmp	r3, r2
 8008632:	d107      	bne.n	8008644 <lcd_display_dir+0xc4>
        {
            lcddev.width = 320;
 8008634:	4b3d      	ldr	r3, [pc, #244]	@ (800872c <lcd_display_dir+0x1ac>)
 8008636:	f44f 72a0 	mov.w	r2, #320	@ 0x140
 800863a:	801a      	strh	r2, [r3, #0]
            lcddev.height = 480;
 800863c:	4b3b      	ldr	r3, [pc, #236]	@ (800872c <lcd_display_dir+0x1ac>)
 800863e:	f44f 72f0 	mov.w	r2, #480	@ 0x1e0
 8008642:	805a      	strh	r2, [r3, #2]
        }

        if (lcddev.id == 0X9806)    /* 9806  480*800  */
 8008644:	4b39      	ldr	r3, [pc, #228]	@ (800872c <lcd_display_dir+0x1ac>)
 8008646:	889b      	ldrh	r3, [r3, #4]
 8008648:	f649 0206 	movw	r2, #38918	@ 0x9806
 800864c:	4293      	cmp	r3, r2
 800864e:	d165      	bne.n	800871c <lcd_display_dir+0x19c>
        {
            lcddev.width = 480;
 8008650:	4b36      	ldr	r3, [pc, #216]	@ (800872c <lcd_display_dir+0x1ac>)
 8008652:	f44f 72f0 	mov.w	r2, #480	@ 0x1e0
 8008656:	801a      	strh	r2, [r3, #0]
            lcddev.height = 800;
 8008658:	4b34      	ldr	r3, [pc, #208]	@ (800872c <lcd_display_dir+0x1ac>)
 800865a:	f44f 7248 	mov.w	r2, #800	@ 0x320
 800865e:	805a      	strh	r2, [r3, #2]
 8008660:	e05c      	b.n	800871c <lcd_display_dir+0x19c>
        }
    }
    else                /*  */
    {
        lcddev.width = 320;         /*  */
 8008662:	4b32      	ldr	r3, [pc, #200]	@ (800872c <lcd_display_dir+0x1ac>)
 8008664:	f44f 72a0 	mov.w	r2, #320	@ 0x140
 8008668:	801a      	strh	r2, [r3, #0]
        lcddev.height = 240;        /*  */
 800866a:	4b30      	ldr	r3, [pc, #192]	@ (800872c <lcd_display_dir+0x1ac>)
 800866c:	22f0      	movs	r2, #240	@ 0xf0
 800866e:	805a      	strh	r2, [r3, #2]

        if (lcddev.id == 0x5510)
 8008670:	4b2e      	ldr	r3, [pc, #184]	@ (800872c <lcd_display_dir+0x1ac>)
 8008672:	889b      	ldrh	r3, [r3, #4]
 8008674:	f245 5210 	movw	r2, #21776	@ 0x5510
 8008678:	4293      	cmp	r3, r2
 800867a:	d114      	bne.n	80086a6 <lcd_display_dir+0x126>
        {
            lcddev.wramcmd = 0X2C00;
 800867c:	4b2b      	ldr	r3, [pc, #172]	@ (800872c <lcd_display_dir+0x1ac>)
 800867e:	f44f 5230 	mov.w	r2, #11264	@ 0x2c00
 8008682:	811a      	strh	r2, [r3, #8]
            lcddev.setxcmd = 0X2A00;
 8008684:	4b29      	ldr	r3, [pc, #164]	@ (800872c <lcd_display_dir+0x1ac>)
 8008686:	f44f 5228 	mov.w	r2, #10752	@ 0x2a00
 800868a:	815a      	strh	r2, [r3, #10]
            lcddev.setycmd = 0X2B00;
 800868c:	4b27      	ldr	r3, [pc, #156]	@ (800872c <lcd_display_dir+0x1ac>)
 800868e:	f44f 522c 	mov.w	r2, #11008	@ 0x2b00
 8008692:	819a      	strh	r2, [r3, #12]
            lcddev.width = 800;
 8008694:	4b25      	ldr	r3, [pc, #148]	@ (800872c <lcd_display_dir+0x1ac>)
 8008696:	f44f 7248 	mov.w	r2, #800	@ 0x320
 800869a:	801a      	strh	r2, [r3, #0]
            lcddev.height = 480;
 800869c:	4b23      	ldr	r3, [pc, #140]	@ (800872c <lcd_display_dir+0x1ac>)
 800869e:	f44f 72f0 	mov.w	r2, #480	@ 0x1e0
 80086a2:	805a      	strh	r2, [r3, #2]
 80086a4:	e026      	b.n	80086f4 <lcd_display_dir+0x174>
        }
        else if (lcddev.id == 0X1963 || lcddev.id == 0x9806)
 80086a6:	4b21      	ldr	r3, [pc, #132]	@ (800872c <lcd_display_dir+0x1ac>)
 80086a8:	889b      	ldrh	r3, [r3, #4]
 80086aa:	f641 1263 	movw	r2, #6499	@ 0x1963
 80086ae:	4293      	cmp	r3, r2
 80086b0:	d005      	beq.n	80086be <lcd_display_dir+0x13e>
 80086b2:	4b1e      	ldr	r3, [pc, #120]	@ (800872c <lcd_display_dir+0x1ac>)
 80086b4:	889b      	ldrh	r3, [r3, #4]
 80086b6:	f649 0206 	movw	r2, #38918	@ 0x9806
 80086ba:	4293      	cmp	r3, r2
 80086bc:	d111      	bne.n	80086e2 <lcd_display_dir+0x162>
        {
            lcddev.wramcmd = 0X2C;  /* GRAM */
 80086be:	4b1b      	ldr	r3, [pc, #108]	@ (800872c <lcd_display_dir+0x1ac>)
 80086c0:	222c      	movs	r2, #44	@ 0x2c
 80086c2:	811a      	strh	r2, [r3, #8]
            lcddev.setxcmd = 0X2A;  /* X */
 80086c4:	4b19      	ldr	r3, [pc, #100]	@ (800872c <lcd_display_dir+0x1ac>)
 80086c6:	222a      	movs	r2, #42	@ 0x2a
 80086c8:	815a      	strh	r2, [r3, #10]
            lcddev.setycmd = 0X2B;  /* Y */
 80086ca:	4b18      	ldr	r3, [pc, #96]	@ (800872c <lcd_display_dir+0x1ac>)
 80086cc:	222b      	movs	r2, #43	@ 0x2b
 80086ce:	819a      	strh	r2, [r3, #12]
            lcddev.width = 800;     /* 800 */
 80086d0:	4b16      	ldr	r3, [pc, #88]	@ (800872c <lcd_display_dir+0x1ac>)
 80086d2:	f44f 7248 	mov.w	r2, #800	@ 0x320
 80086d6:	801a      	strh	r2, [r3, #0]
            lcddev.height = 480;    /* 480 */
 80086d8:	4b14      	ldr	r3, [pc, #80]	@ (800872c <lcd_display_dir+0x1ac>)
 80086da:	f44f 72f0 	mov.w	r2, #480	@ 0x1e0
 80086de:	805a      	strh	r2, [r3, #2]
 80086e0:	e008      	b.n	80086f4 <lcd_display_dir+0x174>
        }
        else   /* IC, : 9341 / 5310 / 7789 / 7796 IC */
        {
            lcddev.wramcmd = 0X2C;
 80086e2:	4b12      	ldr	r3, [pc, #72]	@ (800872c <lcd_display_dir+0x1ac>)
 80086e4:	222c      	movs	r2, #44	@ 0x2c
 80086e6:	811a      	strh	r2, [r3, #8]
            lcddev.setxcmd = 0X2A;
 80086e8:	4b10      	ldr	r3, [pc, #64]	@ (800872c <lcd_display_dir+0x1ac>)
 80086ea:	222a      	movs	r2, #42	@ 0x2a
 80086ec:	815a      	strh	r2, [r3, #10]
            lcddev.setycmd = 0X2B;
 80086ee:	4b0f      	ldr	r3, [pc, #60]	@ (800872c <lcd_display_dir+0x1ac>)
 80086f0:	222b      	movs	r2, #43	@ 0x2b
 80086f2:	819a      	strh	r2, [r3, #12]
        }

        if (lcddev.id == 0X5310 || lcddev.id == 0x7796)     /* 5310/7796  320*480 */
 80086f4:	4b0d      	ldr	r3, [pc, #52]	@ (800872c <lcd_display_dir+0x1ac>)
 80086f6:	889b      	ldrh	r3, [r3, #4]
 80086f8:	f245 3210 	movw	r2, #21264	@ 0x5310
 80086fc:	4293      	cmp	r3, r2
 80086fe:	d005      	beq.n	800870c <lcd_display_dir+0x18c>
 8008700:	4b0a      	ldr	r3, [pc, #40]	@ (800872c <lcd_display_dir+0x1ac>)
 8008702:	889b      	ldrh	r3, [r3, #4]
 8008704:	f247 7296 	movw	r2, #30614	@ 0x7796
 8008708:	4293      	cmp	r3, r2
 800870a:	d107      	bne.n	800871c <lcd_display_dir+0x19c>
        {
            lcddev.width = 480;
 800870c:	4b07      	ldr	r3, [pc, #28]	@ (800872c <lcd_display_dir+0x1ac>)
 800870e:	f44f 72f0 	mov.w	r2, #480	@ 0x1e0
 8008712:	801a      	strh	r2, [r3, #0]
            lcddev.height = 320;
 8008714:	4b05      	ldr	r3, [pc, #20]	@ (800872c <lcd_display_dir+0x1ac>)
 8008716:	f44f 72a0 	mov.w	r2, #320	@ 0x140
 800871a:	805a      	strh	r2, [r3, #2]
        }
    }

    lcd_scan_dir(DFT_SCAN_DIR);     /*  */
 800871c:	2000      	movs	r0, #0
 800871e:	f7ff fd5f 	bl	80081e0 <lcd_scan_dir>
}
 8008722:	bf00      	nop
 8008724:	3708      	adds	r7, #8
 8008726:	46bd      	mov	sp, r7
 8008728:	bd80      	pop	{r7, pc}
 800872a:	bf00      	nop
 800872c:	20000a60 	.word	0x20000a60

08008730 <lcd_init>:
 *
 * @param       
 * @retval      
 */
void lcd_init(void)
{
 8008730:	b580      	push	{r7, lr}
 8008732:	af00      	add	r7, sp, #0
    delay_ms(50);        /* FSMC, */
 8008734:	2032      	movs	r0, #50	@ 0x32
 8008736:	f006 faa7 	bl	800ec88 <delay_ms>

    /* 9341 ID */
    lcd_wr_regno(0XD3);
 800873a:	20d3      	movs	r0, #211	@ 0xd3
 800873c:	f7ff fc20 	bl	8007f80 <lcd_wr_regno>
    lcddev.id = lcd_rd_data();  /* dummy read */
 8008740:	f7ff fc58 	bl	8007ff4 <lcd_rd_data>
 8008744:	4603      	mov	r3, r0
 8008746:	461a      	mov	r2, r3
 8008748:	4baf      	ldr	r3, [pc, #700]	@ (8008a08 <lcd_init+0x2d8>)
 800874a:	809a      	strh	r2, [r3, #4]
    lcddev.id = lcd_rd_data();  /* 0X00 */
 800874c:	f7ff fc52 	bl	8007ff4 <lcd_rd_data>
 8008750:	4603      	mov	r3, r0
 8008752:	461a      	mov	r2, r3
 8008754:	4bac      	ldr	r3, [pc, #688]	@ (8008a08 <lcd_init+0x2d8>)
 8008756:	809a      	strh	r2, [r3, #4]
    lcddev.id = lcd_rd_data();  /* 0X93 */
 8008758:	f7ff fc4c 	bl	8007ff4 <lcd_rd_data>
 800875c:	4603      	mov	r3, r0
 800875e:	461a      	mov	r2, r3
 8008760:	4ba9      	ldr	r3, [pc, #676]	@ (8008a08 <lcd_init+0x2d8>)
 8008762:	809a      	strh	r2, [r3, #4]
    lcddev.id <<= 8;
 8008764:	4ba8      	ldr	r3, [pc, #672]	@ (8008a08 <lcd_init+0x2d8>)
 8008766:	889b      	ldrh	r3, [r3, #4]
 8008768:	021b      	lsls	r3, r3, #8
 800876a:	b29a      	uxth	r2, r3
 800876c:	4ba6      	ldr	r3, [pc, #664]	@ (8008a08 <lcd_init+0x2d8>)
 800876e:	809a      	strh	r2, [r3, #4]
    lcddev.id |= lcd_rd_data(); /* 0X41 */
 8008770:	f7ff fc40 	bl	8007ff4 <lcd_rd_data>
 8008774:	4603      	mov	r3, r0
 8008776:	461a      	mov	r2, r3
 8008778:	4ba3      	ldr	r3, [pc, #652]	@ (8008a08 <lcd_init+0x2d8>)
 800877a:	889b      	ldrh	r3, [r3, #4]
 800877c:	4313      	orrs	r3, r2
 800877e:	b29a      	uxth	r2, r3
 8008780:	4ba1      	ldr	r3, [pc, #644]	@ (8008a08 <lcd_init+0x2d8>)
 8008782:	809a      	strh	r2, [r3, #4]

    if (lcddev.id != 0X9341)    /*  9341 ,  ST7789 */
 8008784:	4ba0      	ldr	r3, [pc, #640]	@ (8008a08 <lcd_init+0x2d8>)
 8008786:	889b      	ldrh	r3, [r3, #4]
 8008788:	f249 3241 	movw	r2, #37697	@ 0x9341
 800878c:	4293      	cmp	r3, r2
 800878e:	f000 8122 	beq.w	80089d6 <lcd_init+0x2a6>
    {
        lcd_wr_regno(0X04);
 8008792:	2004      	movs	r0, #4
 8008794:	f7ff fbf4 	bl	8007f80 <lcd_wr_regno>
        lcddev.id = lcd_rd_data();      /* dummy read */
 8008798:	f7ff fc2c 	bl	8007ff4 <lcd_rd_data>
 800879c:	4603      	mov	r3, r0
 800879e:	461a      	mov	r2, r3
 80087a0:	4b99      	ldr	r3, [pc, #612]	@ (8008a08 <lcd_init+0x2d8>)
 80087a2:	809a      	strh	r2, [r3, #4]
        lcddev.id = lcd_rd_data();      /* 0X85 */
 80087a4:	f7ff fc26 	bl	8007ff4 <lcd_rd_data>
 80087a8:	4603      	mov	r3, r0
 80087aa:	461a      	mov	r2, r3
 80087ac:	4b96      	ldr	r3, [pc, #600]	@ (8008a08 <lcd_init+0x2d8>)
 80087ae:	809a      	strh	r2, [r3, #4]
        lcddev.id = lcd_rd_data();      /* 0X85 */
 80087b0:	f7ff fc20 	bl	8007ff4 <lcd_rd_data>
 80087b4:	4603      	mov	r3, r0
 80087b6:	461a      	mov	r2, r3
 80087b8:	4b93      	ldr	r3, [pc, #588]	@ (8008a08 <lcd_init+0x2d8>)
 80087ba:	809a      	strh	r2, [r3, #4]
        lcddev.id <<= 8;
 80087bc:	4b92      	ldr	r3, [pc, #584]	@ (8008a08 <lcd_init+0x2d8>)
 80087be:	889b      	ldrh	r3, [r3, #4]
 80087c0:	021b      	lsls	r3, r3, #8
 80087c2:	b29a      	uxth	r2, r3
 80087c4:	4b90      	ldr	r3, [pc, #576]	@ (8008a08 <lcd_init+0x2d8>)
 80087c6:	809a      	strh	r2, [r3, #4]
        lcddev.id |= lcd_rd_data();     /* 0X52 */
 80087c8:	f7ff fc14 	bl	8007ff4 <lcd_rd_data>
 80087cc:	4603      	mov	r3, r0
 80087ce:	461a      	mov	r2, r3
 80087d0:	4b8d      	ldr	r3, [pc, #564]	@ (8008a08 <lcd_init+0x2d8>)
 80087d2:	889b      	ldrh	r3, [r3, #4]
 80087d4:	4313      	orrs	r3, r2
 80087d6:	b29a      	uxth	r2, r3
 80087d8:	4b8b      	ldr	r3, [pc, #556]	@ (8008a08 <lcd_init+0x2d8>)
 80087da:	809a      	strh	r2, [r3, #4]

        if (lcddev.id == 0X8552)        /* 8552ID7789 */
 80087dc:	4b8a      	ldr	r3, [pc, #552]	@ (8008a08 <lcd_init+0x2d8>)
 80087de:	889b      	ldrh	r3, [r3, #4]
 80087e0:	f248 5252 	movw	r2, #34130	@ 0x8552
 80087e4:	4293      	cmp	r3, r2
 80087e6:	d103      	bne.n	80087f0 <lcd_init+0xc0>
        {
            lcddev.id = 0x7789;
 80087e8:	4b87      	ldr	r3, [pc, #540]	@ (8008a08 <lcd_init+0x2d8>)
 80087ea:	f247 7289 	movw	r2, #30601	@ 0x7789
 80087ee:	809a      	strh	r2, [r3, #4]
        }

        if (lcddev.id != 0x7789)        /* ST7789,  NT35310 */
 80087f0:	4b85      	ldr	r3, [pc, #532]	@ (8008a08 <lcd_init+0x2d8>)
 80087f2:	889b      	ldrh	r3, [r3, #4]
 80087f4:	f247 7289 	movw	r2, #30601	@ 0x7789
 80087f8:	4293      	cmp	r3, r2
 80087fa:	f000 80ec 	beq.w	80089d6 <lcd_init+0x2a6>
        {
            lcd_wr_regno(0xD4);
 80087fe:	20d4      	movs	r0, #212	@ 0xd4
 8008800:	f7ff fbbe 	bl	8007f80 <lcd_wr_regno>
            lcddev.id = lcd_rd_data();  /* dummy read */
 8008804:	f7ff fbf6 	bl	8007ff4 <lcd_rd_data>
 8008808:	4603      	mov	r3, r0
 800880a:	461a      	mov	r2, r3
 800880c:	4b7e      	ldr	r3, [pc, #504]	@ (8008a08 <lcd_init+0x2d8>)
 800880e:	809a      	strh	r2, [r3, #4]
            lcddev.id = lcd_rd_data();  /* 0x01 */
 8008810:	f7ff fbf0 	bl	8007ff4 <lcd_rd_data>
 8008814:	4603      	mov	r3, r0
 8008816:	461a      	mov	r2, r3
 8008818:	4b7b      	ldr	r3, [pc, #492]	@ (8008a08 <lcd_init+0x2d8>)
 800881a:	809a      	strh	r2, [r3, #4]
            lcddev.id = lcd_rd_data();  /* 0x53 */
 800881c:	f7ff fbea 	bl	8007ff4 <lcd_rd_data>
 8008820:	4603      	mov	r3, r0
 8008822:	461a      	mov	r2, r3
 8008824:	4b78      	ldr	r3, [pc, #480]	@ (8008a08 <lcd_init+0x2d8>)
 8008826:	809a      	strh	r2, [r3, #4]
            lcddev.id <<= 8;
 8008828:	4b77      	ldr	r3, [pc, #476]	@ (8008a08 <lcd_init+0x2d8>)
 800882a:	889b      	ldrh	r3, [r3, #4]
 800882c:	021b      	lsls	r3, r3, #8
 800882e:	b29a      	uxth	r2, r3
 8008830:	4b75      	ldr	r3, [pc, #468]	@ (8008a08 <lcd_init+0x2d8>)
 8008832:	809a      	strh	r2, [r3, #4]
            lcddev.id |= lcd_rd_data(); /* 0x10 */
 8008834:	f7ff fbde 	bl	8007ff4 <lcd_rd_data>
 8008838:	4603      	mov	r3, r0
 800883a:	461a      	mov	r2, r3
 800883c:	4b72      	ldr	r3, [pc, #456]	@ (8008a08 <lcd_init+0x2d8>)
 800883e:	889b      	ldrh	r3, [r3, #4]
 8008840:	4313      	orrs	r3, r2
 8008842:	b29a      	uxth	r2, r3
 8008844:	4b70      	ldr	r3, [pc, #448]	@ (8008a08 <lcd_init+0x2d8>)
 8008846:	809a      	strh	r2, [r3, #4]

            if (lcddev.id != 0x5310)    /* NT35310,ST7796 */
 8008848:	4b6f      	ldr	r3, [pc, #444]	@ (8008a08 <lcd_init+0x2d8>)
 800884a:	889b      	ldrh	r3, [r3, #4]
 800884c:	f245 3210 	movw	r2, #21264	@ 0x5310
 8008850:	4293      	cmp	r3, r2
 8008852:	f000 80c0 	beq.w	80089d6 <lcd_init+0x2a6>
            {
                lcd_wr_regno(0XD3);
 8008856:	20d3      	movs	r0, #211	@ 0xd3
 8008858:	f7ff fb92 	bl	8007f80 <lcd_wr_regno>
                lcddev.id = lcd_rd_data();  /* dummy read */
 800885c:	f7ff fbca 	bl	8007ff4 <lcd_rd_data>
 8008860:	4603      	mov	r3, r0
 8008862:	461a      	mov	r2, r3
 8008864:	4b68      	ldr	r3, [pc, #416]	@ (8008a08 <lcd_init+0x2d8>)
 8008866:	809a      	strh	r2, [r3, #4]
                lcddev.id = lcd_rd_data();  /* 0X00 */
 8008868:	f7ff fbc4 	bl	8007ff4 <lcd_rd_data>
 800886c:	4603      	mov	r3, r0
 800886e:	461a      	mov	r2, r3
 8008870:	4b65      	ldr	r3, [pc, #404]	@ (8008a08 <lcd_init+0x2d8>)
 8008872:	809a      	strh	r2, [r3, #4]
                lcddev.id = lcd_rd_data();  /* 0X77 */
 8008874:	f7ff fbbe 	bl	8007ff4 <lcd_rd_data>
 8008878:	4603      	mov	r3, r0
 800887a:	461a      	mov	r2, r3
 800887c:	4b62      	ldr	r3, [pc, #392]	@ (8008a08 <lcd_init+0x2d8>)
 800887e:	809a      	strh	r2, [r3, #4]
                lcddev.id <<= 8;
 8008880:	4b61      	ldr	r3, [pc, #388]	@ (8008a08 <lcd_init+0x2d8>)
 8008882:	889b      	ldrh	r3, [r3, #4]
 8008884:	021b      	lsls	r3, r3, #8
 8008886:	b29a      	uxth	r2, r3
 8008888:	4b5f      	ldr	r3, [pc, #380]	@ (8008a08 <lcd_init+0x2d8>)
 800888a:	809a      	strh	r2, [r3, #4]
                lcddev.id |= lcd_rd_data(); /* 0X96 */
 800888c:	f7ff fbb2 	bl	8007ff4 <lcd_rd_data>
 8008890:	4603      	mov	r3, r0
 8008892:	461a      	mov	r2, r3
 8008894:	4b5c      	ldr	r3, [pc, #368]	@ (8008a08 <lcd_init+0x2d8>)
 8008896:	889b      	ldrh	r3, [r3, #4]
 8008898:	4313      	orrs	r3, r2
 800889a:	b29a      	uxth	r2, r3
 800889c:	4b5a      	ldr	r3, [pc, #360]	@ (8008a08 <lcd_init+0x2d8>)
 800889e:	809a      	strh	r2, [r3, #4]

                if (lcddev.id != 0x7796)    /* ST7796,NT35510 */
 80088a0:	4b59      	ldr	r3, [pc, #356]	@ (8008a08 <lcd_init+0x2d8>)
 80088a2:	889b      	ldrh	r3, [r3, #4]
 80088a4:	f247 7296 	movw	r2, #30614	@ 0x7796
 80088a8:	4293      	cmp	r3, r2
 80088aa:	f000 8094 	beq.w	80089d6 <lcd_init+0x2a6>
                {
                    /*  */
                    lcd_write_reg(0xF000, 0x0055);
 80088ae:	2155      	movs	r1, #85	@ 0x55
 80088b0:	f44f 4070 	mov.w	r0, #61440	@ 0xf000
 80088b4:	f7ff fb78 	bl	8007fa8 <lcd_write_reg>
                    lcd_write_reg(0xF001, 0x00AA);
 80088b8:	21aa      	movs	r1, #170	@ 0xaa
 80088ba:	f24f 0001 	movw	r0, #61441	@ 0xf001
 80088be:	f7ff fb73 	bl	8007fa8 <lcd_write_reg>
                    lcd_write_reg(0xF002, 0x0052);
 80088c2:	2152      	movs	r1, #82	@ 0x52
 80088c4:	f24f 0002 	movw	r0, #61442	@ 0xf002
 80088c8:	f7ff fb6e 	bl	8007fa8 <lcd_write_reg>
                    lcd_write_reg(0xF003, 0x0008);
 80088cc:	2108      	movs	r1, #8
 80088ce:	f24f 0003 	movw	r0, #61443	@ 0xf003
 80088d2:	f7ff fb69 	bl	8007fa8 <lcd_write_reg>
                    lcd_write_reg(0xF004, 0x0001);
 80088d6:	2101      	movs	r1, #1
 80088d8:	f24f 0004 	movw	r0, #61444	@ 0xf004
 80088dc:	f7ff fb64 	bl	8007fa8 <lcd_write_reg>

                    lcd_wr_regno(0xC500);       /* ID */
 80088e0:	f44f 4045 	mov.w	r0, #50432	@ 0xc500
 80088e4:	f7ff fb4c 	bl	8007f80 <lcd_wr_regno>
                    lcddev.id = lcd_rd_data();  /* 0x55 */
 80088e8:	f7ff fb84 	bl	8007ff4 <lcd_rd_data>
 80088ec:	4603      	mov	r3, r0
 80088ee:	461a      	mov	r2, r3
 80088f0:	4b45      	ldr	r3, [pc, #276]	@ (8008a08 <lcd_init+0x2d8>)
 80088f2:	809a      	strh	r2, [r3, #4]
                    lcddev.id <<= 8;
 80088f4:	4b44      	ldr	r3, [pc, #272]	@ (8008a08 <lcd_init+0x2d8>)
 80088f6:	889b      	ldrh	r3, [r3, #4]
 80088f8:	021b      	lsls	r3, r3, #8
 80088fa:	b29a      	uxth	r2, r3
 80088fc:	4b42      	ldr	r3, [pc, #264]	@ (8008a08 <lcd_init+0x2d8>)
 80088fe:	809a      	strh	r2, [r3, #4]

                    lcd_wr_regno(0xC501);       /* ID */
 8008900:	f24c 5001 	movw	r0, #50433	@ 0xc501
 8008904:	f7ff fb3c 	bl	8007f80 <lcd_wr_regno>
                    lcddev.id |= lcd_rd_data(); /* 0x10 */
 8008908:	f7ff fb74 	bl	8007ff4 <lcd_rd_data>
 800890c:	4603      	mov	r3, r0
 800890e:	461a      	mov	r2, r3
 8008910:	4b3d      	ldr	r3, [pc, #244]	@ (8008a08 <lcd_init+0x2d8>)
 8008912:	889b      	ldrh	r3, [r3, #4]
 8008914:	4313      	orrs	r3, r2
 8008916:	b29a      	uxth	r2, r3
 8008918:	4b3b      	ldr	r3, [pc, #236]	@ (8008a08 <lcd_init+0x2d8>)
 800891a:	809a      	strh	r2, [r3, #4]

                    delay_ms(5);                /* 5ms, 0XC5011963, 5ms1963 */
 800891c:	2005      	movs	r0, #5
 800891e:	f006 f9b3 	bl	800ec88 <delay_ms>

                    if (lcddev.id != 0x5510)    /* NT5510,ILI9806 */
 8008922:	4b39      	ldr	r3, [pc, #228]	@ (8008a08 <lcd_init+0x2d8>)
 8008924:	889b      	ldrh	r3, [r3, #4]
 8008926:	f245 5210 	movw	r2, #21776	@ 0x5510
 800892a:	4293      	cmp	r3, r2
 800892c:	d053      	beq.n	80089d6 <lcd_init+0x2a6>
                    {
                        lcd_wr_regno(0XD3);
 800892e:	20d3      	movs	r0, #211	@ 0xd3
 8008930:	f7ff fb26 	bl	8007f80 <lcd_wr_regno>
                        lcddev.id = lcd_rd_data();  /* dummy read */
 8008934:	f7ff fb5e 	bl	8007ff4 <lcd_rd_data>
 8008938:	4603      	mov	r3, r0
 800893a:	461a      	mov	r2, r3
 800893c:	4b32      	ldr	r3, [pc, #200]	@ (8008a08 <lcd_init+0x2d8>)
 800893e:	809a      	strh	r2, [r3, #4]
                        lcddev.id = lcd_rd_data();  /* 0X00 */
 8008940:	f7ff fb58 	bl	8007ff4 <lcd_rd_data>
 8008944:	4603      	mov	r3, r0
 8008946:	461a      	mov	r2, r3
 8008948:	4b2f      	ldr	r3, [pc, #188]	@ (8008a08 <lcd_init+0x2d8>)
 800894a:	809a      	strh	r2, [r3, #4]
                        lcddev.id = lcd_rd_data();  /* 0X98 */
 800894c:	f7ff fb52 	bl	8007ff4 <lcd_rd_data>
 8008950:	4603      	mov	r3, r0
 8008952:	461a      	mov	r2, r3
 8008954:	4b2c      	ldr	r3, [pc, #176]	@ (8008a08 <lcd_init+0x2d8>)
 8008956:	809a      	strh	r2, [r3, #4]
                        lcddev.id <<= 8;
 8008958:	4b2b      	ldr	r3, [pc, #172]	@ (8008a08 <lcd_init+0x2d8>)
 800895a:	889b      	ldrh	r3, [r3, #4]
 800895c:	021b      	lsls	r3, r3, #8
 800895e:	b29a      	uxth	r2, r3
 8008960:	4b29      	ldr	r3, [pc, #164]	@ (8008a08 <lcd_init+0x2d8>)
 8008962:	809a      	strh	r2, [r3, #4]
                        lcddev.id |= lcd_rd_data(); /* 0X06 */
 8008964:	f7ff fb46 	bl	8007ff4 <lcd_rd_data>
 8008968:	4603      	mov	r3, r0
 800896a:	461a      	mov	r2, r3
 800896c:	4b26      	ldr	r3, [pc, #152]	@ (8008a08 <lcd_init+0x2d8>)
 800896e:	889b      	ldrh	r3, [r3, #4]
 8008970:	4313      	orrs	r3, r2
 8008972:	b29a      	uxth	r2, r3
 8008974:	4b24      	ldr	r3, [pc, #144]	@ (8008a08 <lcd_init+0x2d8>)
 8008976:	809a      	strh	r2, [r3, #4]

                        if (lcddev.id != 0x9806)    /* ILI9806,SSD1963 */
 8008978:	4b23      	ldr	r3, [pc, #140]	@ (8008a08 <lcd_init+0x2d8>)
 800897a:	889b      	ldrh	r3, [r3, #4]
 800897c:	f649 0206 	movw	r2, #38918	@ 0x9806
 8008980:	4293      	cmp	r3, r2
 8008982:	d028      	beq.n	80089d6 <lcd_init+0x2a6>
                        {
                            lcd_wr_regno(0xA1);
 8008984:	20a1      	movs	r0, #161	@ 0xa1
 8008986:	f7ff fafb 	bl	8007f80 <lcd_wr_regno>
                            lcddev.id = lcd_rd_data();
 800898a:	f7ff fb33 	bl	8007ff4 <lcd_rd_data>
 800898e:	4603      	mov	r3, r0
 8008990:	461a      	mov	r2, r3
 8008992:	4b1d      	ldr	r3, [pc, #116]	@ (8008a08 <lcd_init+0x2d8>)
 8008994:	809a      	strh	r2, [r3, #4]
                            lcddev.id = lcd_rd_data();  /* 0x57 */
 8008996:	f7ff fb2d 	bl	8007ff4 <lcd_rd_data>
 800899a:	4603      	mov	r3, r0
 800899c:	461a      	mov	r2, r3
 800899e:	4b1a      	ldr	r3, [pc, #104]	@ (8008a08 <lcd_init+0x2d8>)
 80089a0:	809a      	strh	r2, [r3, #4]
                            lcddev.id <<= 8;
 80089a2:	4b19      	ldr	r3, [pc, #100]	@ (8008a08 <lcd_init+0x2d8>)
 80089a4:	889b      	ldrh	r3, [r3, #4]
 80089a6:	021b      	lsls	r3, r3, #8
 80089a8:	b29a      	uxth	r2, r3
 80089aa:	4b17      	ldr	r3, [pc, #92]	@ (8008a08 <lcd_init+0x2d8>)
 80089ac:	809a      	strh	r2, [r3, #4]
                            lcddev.id |= lcd_rd_data(); /* 0x61 */
 80089ae:	f7ff fb21 	bl	8007ff4 <lcd_rd_data>
 80089b2:	4603      	mov	r3, r0
 80089b4:	461a      	mov	r2, r3
 80089b6:	4b14      	ldr	r3, [pc, #80]	@ (8008a08 <lcd_init+0x2d8>)
 80089b8:	889b      	ldrh	r3, [r3, #4]
 80089ba:	4313      	orrs	r3, r2
 80089bc:	b29a      	uxth	r2, r3
 80089be:	4b12      	ldr	r3, [pc, #72]	@ (8008a08 <lcd_init+0x2d8>)
 80089c0:	809a      	strh	r2, [r3, #4]

                            if (lcddev.id == 0x5761) lcddev.id = 0x1963; /* SSD1963ID5761H,,1963 */
 80089c2:	4b11      	ldr	r3, [pc, #68]	@ (8008a08 <lcd_init+0x2d8>)
 80089c4:	889b      	ldrh	r3, [r3, #4]
 80089c6:	f245 7261 	movw	r2, #22369	@ 0x5761
 80089ca:	4293      	cmp	r3, r2
 80089cc:	d103      	bne.n	80089d6 <lcd_init+0x2a6>
 80089ce:	4b0e      	ldr	r3, [pc, #56]	@ (8008a08 <lcd_init+0x2d8>)
 80089d0:	f641 1263 	movw	r2, #6499	@ 0x1963
 80089d4:	809a      	strh	r2, [r3, #4]

    /* , main1, printf
     * (f_putc), , 1, 
     *  printf  !!!!!!!
     */
    printf("LCD ID:%x\r\n", lcddev.id); /* LCD ID */
 80089d6:	4b0c      	ldr	r3, [pc, #48]	@ (8008a08 <lcd_init+0x2d8>)
 80089d8:	889b      	ldrh	r3, [r3, #4]
 80089da:	4619      	mov	r1, r3
 80089dc:	480b      	ldr	r0, [pc, #44]	@ (8008a0c <lcd_init+0x2dc>)
 80089de:	f007 f915 	bl	800fc0c <iprintf>

    if (lcddev.id == 0X7789)
 80089e2:	4b09      	ldr	r3, [pc, #36]	@ (8008a08 <lcd_init+0x2d8>)
 80089e4:	889b      	ldrh	r3, [r3, #4]
 80089e6:	f247 7289 	movw	r2, #30601	@ 0x7789
 80089ea:	4293      	cmp	r3, r2
 80089ec:	d102      	bne.n	80089f4 <lcd_init+0x2c4>
    {
        lcd_ex_st7789_reginit();    /* ST7789 */
 80089ee:	f7fc fe89 	bl	8005704 <lcd_ex_st7789_reginit>
 80089f2:	e03c      	b.n	8008a6e <lcd_init+0x33e>
    }
    else if (lcddev.id == 0X9341)
 80089f4:	4b04      	ldr	r3, [pc, #16]	@ (8008a08 <lcd_init+0x2d8>)
 80089f6:	889b      	ldrh	r3, [r3, #4]
 80089f8:	f249 3241 	movw	r2, #37697	@ 0x9341
 80089fc:	4293      	cmp	r3, r2
 80089fe:	d107      	bne.n	8008a10 <lcd_init+0x2e0>
    {
        lcd_ex_ili9341_reginit();   /* ILI9341 */
 8008a00:	f7fc ff56 	bl	80058b0 <lcd_ex_ili9341_reginit>
 8008a04:	e033      	b.n	8008a6e <lcd_init+0x33e>
 8008a06:	bf00      	nop
 8008a08:	20000a60 	.word	0x20000a60
 8008a0c:	080135c4 	.word	0x080135c4
    }
    else if (lcddev.id == 0x5310)
 8008a10:	4b1e      	ldr	r3, [pc, #120]	@ (8008a8c <lcd_init+0x35c>)
 8008a12:	889b      	ldrh	r3, [r3, #4]
 8008a14:	f245 3210 	movw	r2, #21264	@ 0x5310
 8008a18:	4293      	cmp	r3, r2
 8008a1a:	d102      	bne.n	8008a22 <lcd_init+0x2f2>
    {
        lcd_ex_nt35310_reginit();   /* NT35310 */
 8008a1c:	f7fd f860 	bl	8005ae0 <lcd_ex_nt35310_reginit>
 8008a20:	e025      	b.n	8008a6e <lcd_init+0x33e>
    }
    else if (lcddev.id == 0x7796)
 8008a22:	4b1a      	ldr	r3, [pc, #104]	@ (8008a8c <lcd_init+0x35c>)
 8008a24:	889b      	ldrh	r3, [r3, #4]
 8008a26:	f247 7296 	movw	r2, #30614	@ 0x7796
 8008a2a:	4293      	cmp	r3, r2
 8008a2c:	d102      	bne.n	8008a34 <lcd_init+0x304>
    {
        lcd_ex_st7796_reginit();    /* ST7796 */
 8008a2e:	f7fd ffd2 	bl	80069d6 <lcd_ex_st7796_reginit>
 8008a32:	e01c      	b.n	8008a6e <lcd_init+0x33e>
    }
    else if (lcddev.id == 0x5510)
 8008a34:	4b15      	ldr	r3, [pc, #84]	@ (8008a8c <lcd_init+0x35c>)
 8008a36:	889b      	ldrh	r3, [r3, #4]
 8008a38:	f245 5210 	movw	r2, #21776	@ 0x5510
 8008a3c:	4293      	cmp	r3, r2
 8008a3e:	d102      	bne.n	8008a46 <lcd_init+0x316>
    {
        lcd_ex_nt35510_reginit();   /* NT35510 */
 8008a40:	f7fe f8ae 	bl	8006ba0 <lcd_ex_nt35510_reginit>
 8008a44:	e013      	b.n	8008a6e <lcd_init+0x33e>
    }
    else if (lcddev.id == 0x9806)
 8008a46:	4b11      	ldr	r3, [pc, #68]	@ (8008a8c <lcd_init+0x35c>)
 8008a48:	889b      	ldrh	r3, [r3, #4]
 8008a4a:	f649 0206 	movw	r2, #38918	@ 0x9806
 8008a4e:	4293      	cmp	r3, r2
 8008a50:	d102      	bne.n	8008a58 <lcd_init+0x328>
    {
        lcd_ex_ili9806_reginit();   /* ILI9806 */
 8008a52:	f7ff f825 	bl	8007aa0 <lcd_ex_ili9806_reginit>
 8008a56:	e00a      	b.n	8008a6e <lcd_init+0x33e>
    }
    else if (lcddev.id == 0x1963)
 8008a58:	4b0c      	ldr	r3, [pc, #48]	@ (8008a8c <lcd_init+0x35c>)
 8008a5a:	889b      	ldrh	r3, [r3, #4]
 8008a5c:	f641 1263 	movw	r2, #6499	@ 0x1963
 8008a60:	4293      	cmp	r3, r2
 8008a62:	d104      	bne.n	8008a6e <lcd_init+0x33e>
    {
        lcd_ex_ssd1963_reginit();   /* SSD1963 */
 8008a64:	f7ff f9be 	bl	8007de4 <lcd_ex_ssd1963_reginit>
        lcd_ssd_backlight_set(100); /*  */
 8008a68:	2064      	movs	r0, #100	@ 0x64
 8008a6a:	f7ff fd55 	bl	8008518 <lcd_ssd_backlight_set>
    }

    lcd_display_dir(0); /*  */
 8008a6e:	2000      	movs	r0, #0
 8008a70:	f7ff fd86 	bl	8008580 <lcd_display_dir>
    LCD_BL(1);          /*  */
 8008a74:	2201      	movs	r2, #1
 8008a76:	2101      	movs	r1, #1
 8008a78:	4805      	ldr	r0, [pc, #20]	@ (8008a90 <lcd_init+0x360>)
 8008a7a:	f003 fa0a 	bl	800be92 <HAL_GPIO_WritePin>
    lcd_clear(WHITE);
 8008a7e:	f64f 70ff 	movw	r0, #65535	@ 0xffff
 8008a82:	f000 f807 	bl	8008a94 <lcd_clear>
}
 8008a86:	bf00      	nop
 8008a88:	bd80      	pop	{r7, pc}
 8008a8a:	bf00      	nop
 8008a8c:	20000a60 	.word	0x20000a60
 8008a90:	40010c00 	.word	0x40010c00

08008a94 <lcd_clear>:
 * @brief       
 * @param       color: 
 * @retval      
 */
void lcd_clear(uint16_t color)
{
 8008a94:	b580      	push	{r7, lr}
 8008a96:	b084      	sub	sp, #16
 8008a98:	af00      	add	r7, sp, #0
 8008a9a:	4603      	mov	r3, r0
 8008a9c:	80fb      	strh	r3, [r7, #6]
    uint32_t index = 0;
 8008a9e:	2300      	movs	r3, #0
 8008aa0:	60fb      	str	r3, [r7, #12]
    uint32_t totalpoint = lcddev.width;
 8008aa2:	4b11      	ldr	r3, [pc, #68]	@ (8008ae8 <lcd_clear+0x54>)
 8008aa4:	881b      	ldrh	r3, [r3, #0]
 8008aa6:	60bb      	str	r3, [r7, #8]
    totalpoint *= lcddev.height;    /*  */
 8008aa8:	4b0f      	ldr	r3, [pc, #60]	@ (8008ae8 <lcd_clear+0x54>)
 8008aaa:	885b      	ldrh	r3, [r3, #2]
 8008aac:	461a      	mov	r2, r3
 8008aae:	68bb      	ldr	r3, [r7, #8]
 8008ab0:	fb02 f303 	mul.w	r3, r2, r3
 8008ab4:	60bb      	str	r3, [r7, #8]
    lcd_set_cursor(0x00, 0x0000);   /*  */
 8008ab6:	2100      	movs	r1, #0
 8008ab8:	2000      	movs	r0, #0
 8008aba:	f7ff fabb 	bl	8008034 <lcd_set_cursor>
    lcd_write_ram_prepare();        /* GRAM */
 8008abe:	f7ff faab 	bl	8008018 <lcd_write_ram_prepare>

    for (index = 0; index < totalpoint; index++)
 8008ac2:	2300      	movs	r3, #0
 8008ac4:	60fb      	str	r3, [r7, #12]
 8008ac6:	e005      	b.n	8008ad4 <lcd_clear+0x40>
    {
        LCD->LCD_RAM = color;
 8008ac8:	4a08      	ldr	r2, [pc, #32]	@ (8008aec <lcd_clear+0x58>)
 8008aca:	88fb      	ldrh	r3, [r7, #6]
 8008acc:	8053      	strh	r3, [r2, #2]
    for (index = 0; index < totalpoint; index++)
 8008ace:	68fb      	ldr	r3, [r7, #12]
 8008ad0:	3301      	adds	r3, #1
 8008ad2:	60fb      	str	r3, [r7, #12]
 8008ad4:	68fa      	ldr	r2, [r7, #12]
 8008ad6:	68bb      	ldr	r3, [r7, #8]
 8008ad8:	429a      	cmp	r2, r3
 8008ada:	d3f5      	bcc.n	8008ac8 <lcd_clear+0x34>
   }
}
 8008adc:	bf00      	nop
 8008ade:	bf00      	nop
 8008ae0:	3710      	adds	r7, #16
 8008ae2:	46bd      	mov	sp, r7
 8008ae4:	bd80      	pop	{r7, pc}
 8008ae6:	bf00      	nop
 8008ae8:	20000a60 	.word	0x20000a60
 8008aec:	6c0007fe 	.word	0x6c0007fe

08008af0 <lcd_fill>:
 * @param       (sx,sy),(ex,ey):,:(ex - sx + 1) * (ey - sy + 1)
 * @param       color:(32,LTDC)
 * @retval      
 */
void lcd_fill(uint16_t sx, uint16_t sy, uint16_t ex, uint16_t ey, uint32_t color)
{
 8008af0:	b590      	push	{r4, r7, lr}
 8008af2:	b085      	sub	sp, #20
 8008af4:	af00      	add	r7, sp, #0
 8008af6:	4604      	mov	r4, r0
 8008af8:	4608      	mov	r0, r1
 8008afa:	4611      	mov	r1, r2
 8008afc:	461a      	mov	r2, r3
 8008afe:	4623      	mov	r3, r4
 8008b00:	80fb      	strh	r3, [r7, #6]
 8008b02:	4603      	mov	r3, r0
 8008b04:	80bb      	strh	r3, [r7, #4]
 8008b06:	460b      	mov	r3, r1
 8008b08:	807b      	strh	r3, [r7, #2]
 8008b0a:	4613      	mov	r3, r2
 8008b0c:	803b      	strh	r3, [r7, #0]
    uint16_t i, j;
    uint16_t xlen = 0;
 8008b0e:	2300      	movs	r3, #0
 8008b10:	817b      	strh	r3, [r7, #10]
    xlen = ex - sx + 1;
 8008b12:	887a      	ldrh	r2, [r7, #2]
 8008b14:	88fb      	ldrh	r3, [r7, #6]
 8008b16:	1ad3      	subs	r3, r2, r3
 8008b18:	b29b      	uxth	r3, r3
 8008b1a:	3301      	adds	r3, #1
 8008b1c:	817b      	strh	r3, [r7, #10]

    for (i = sy; i <= ey; i++)
 8008b1e:	88bb      	ldrh	r3, [r7, #4]
 8008b20:	81fb      	strh	r3, [r7, #14]
 8008b22:	e018      	b.n	8008b56 <lcd_fill+0x66>
    {
        lcd_set_cursor(sx, i);      /*  */
 8008b24:	89fa      	ldrh	r2, [r7, #14]
 8008b26:	88fb      	ldrh	r3, [r7, #6]
 8008b28:	4611      	mov	r1, r2
 8008b2a:	4618      	mov	r0, r3
 8008b2c:	f7ff fa82 	bl	8008034 <lcd_set_cursor>
        lcd_write_ram_prepare();    /* GRAM */
 8008b30:	f7ff fa72 	bl	8008018 <lcd_write_ram_prepare>

        for (j = 0; j < xlen; j++)
 8008b34:	2300      	movs	r3, #0
 8008b36:	81bb      	strh	r3, [r7, #12]
 8008b38:	e006      	b.n	8008b48 <lcd_fill+0x58>
        {
            LCD->LCD_RAM = color;   /*  */
 8008b3a:	4b0b      	ldr	r3, [pc, #44]	@ (8008b68 <lcd_fill+0x78>)
 8008b3c:	6a3a      	ldr	r2, [r7, #32]
 8008b3e:	b292      	uxth	r2, r2
 8008b40:	805a      	strh	r2, [r3, #2]
        for (j = 0; j < xlen; j++)
 8008b42:	89bb      	ldrh	r3, [r7, #12]
 8008b44:	3301      	adds	r3, #1
 8008b46:	81bb      	strh	r3, [r7, #12]
 8008b48:	89ba      	ldrh	r2, [r7, #12]
 8008b4a:	897b      	ldrh	r3, [r7, #10]
 8008b4c:	429a      	cmp	r2, r3
 8008b4e:	d3f4      	bcc.n	8008b3a <lcd_fill+0x4a>
    for (i = sy; i <= ey; i++)
 8008b50:	89fb      	ldrh	r3, [r7, #14]
 8008b52:	3301      	adds	r3, #1
 8008b54:	81fb      	strh	r3, [r7, #14]
 8008b56:	89fa      	ldrh	r2, [r7, #14]
 8008b58:	883b      	ldrh	r3, [r7, #0]
 8008b5a:	429a      	cmp	r2, r3
 8008b5c:	d9e2      	bls.n	8008b24 <lcd_fill+0x34>
        }
    }
}
 8008b5e:	bf00      	nop
 8008b60:	bf00      	nop
 8008b62:	3714      	adds	r7, #20
 8008b64:	46bd      	mov	sp, r7
 8008b66:	bd90      	pop	{r4, r7, pc}
 8008b68:	6c0007fe 	.word	0x6c0007fe

08008b6c <lcd_draw_line>:
 * @param       x2,y2: 
 * @param       color: 
 * @retval      
 */
void lcd_draw_line(uint16_t x1, uint16_t y1, uint16_t x2, uint16_t y2, uint16_t color)
{
 8008b6c:	b590      	push	{r4, r7, lr}
 8008b6e:	b08d      	sub	sp, #52	@ 0x34
 8008b70:	af00      	add	r7, sp, #0
 8008b72:	4604      	mov	r4, r0
 8008b74:	4608      	mov	r0, r1
 8008b76:	4611      	mov	r1, r2
 8008b78:	461a      	mov	r2, r3
 8008b7a:	4623      	mov	r3, r4
 8008b7c:	80fb      	strh	r3, [r7, #6]
 8008b7e:	4603      	mov	r3, r0
 8008b80:	80bb      	strh	r3, [r7, #4]
 8008b82:	460b      	mov	r3, r1
 8008b84:	807b      	strh	r3, [r7, #2]
 8008b86:	4613      	mov	r3, r2
 8008b88:	803b      	strh	r3, [r7, #0]
    uint16_t t;
    int xerr = 0, yerr = 0, delta_x, delta_y, distance;
 8008b8a:	2300      	movs	r3, #0
 8008b8c:	62bb      	str	r3, [r7, #40]	@ 0x28
 8008b8e:	2300      	movs	r3, #0
 8008b90:	627b      	str	r3, [r7, #36]	@ 0x24
    int incx, incy, row, col;
    delta_x = x2 - x1;          /*  */
 8008b92:	887a      	ldrh	r2, [r7, #2]
 8008b94:	88fb      	ldrh	r3, [r7, #6]
 8008b96:	1ad3      	subs	r3, r2, r3
 8008b98:	623b      	str	r3, [r7, #32]
    delta_y = y2 - y1;
 8008b9a:	883a      	ldrh	r2, [r7, #0]
 8008b9c:	88bb      	ldrh	r3, [r7, #4]
 8008b9e:	1ad3      	subs	r3, r2, r3
 8008ba0:	61fb      	str	r3, [r7, #28]
    row = x1;
 8008ba2:	88fb      	ldrh	r3, [r7, #6]
 8008ba4:	60fb      	str	r3, [r7, #12]
    col = y1;
 8008ba6:	88bb      	ldrh	r3, [r7, #4]
 8008ba8:	60bb      	str	r3, [r7, #8]

    if (delta_x > 0)incx = 1;   /*  */
 8008baa:	6a3b      	ldr	r3, [r7, #32]
 8008bac:	2b00      	cmp	r3, #0
 8008bae:	dd02      	ble.n	8008bb6 <lcd_draw_line+0x4a>
 8008bb0:	2301      	movs	r3, #1
 8008bb2:	617b      	str	r3, [r7, #20]
 8008bb4:	e00b      	b.n	8008bce <lcd_draw_line+0x62>
    else if (delta_x == 0)incx = 0; /*  */
 8008bb6:	6a3b      	ldr	r3, [r7, #32]
 8008bb8:	2b00      	cmp	r3, #0
 8008bba:	d102      	bne.n	8008bc2 <lcd_draw_line+0x56>
 8008bbc:	2300      	movs	r3, #0
 8008bbe:	617b      	str	r3, [r7, #20]
 8008bc0:	e005      	b.n	8008bce <lcd_draw_line+0x62>
    else
    {
        incx = -1;
 8008bc2:	f04f 33ff 	mov.w	r3, #4294967295
 8008bc6:	617b      	str	r3, [r7, #20]
        delta_x = -delta_x;
 8008bc8:	6a3b      	ldr	r3, [r7, #32]
 8008bca:	425b      	negs	r3, r3
 8008bcc:	623b      	str	r3, [r7, #32]
    }

    if (delta_y > 0)incy = 1;
 8008bce:	69fb      	ldr	r3, [r7, #28]
 8008bd0:	2b00      	cmp	r3, #0
 8008bd2:	dd02      	ble.n	8008bda <lcd_draw_line+0x6e>
 8008bd4:	2301      	movs	r3, #1
 8008bd6:	613b      	str	r3, [r7, #16]
 8008bd8:	e00b      	b.n	8008bf2 <lcd_draw_line+0x86>
    else if (delta_y == 0)incy = 0; /*  */
 8008bda:	69fb      	ldr	r3, [r7, #28]
 8008bdc:	2b00      	cmp	r3, #0
 8008bde:	d102      	bne.n	8008be6 <lcd_draw_line+0x7a>
 8008be0:	2300      	movs	r3, #0
 8008be2:	613b      	str	r3, [r7, #16]
 8008be4:	e005      	b.n	8008bf2 <lcd_draw_line+0x86>
    else
    {
        incy = -1;
 8008be6:	f04f 33ff 	mov.w	r3, #4294967295
 8008bea:	613b      	str	r3, [r7, #16]
        delta_y = -delta_y;
 8008bec:	69fb      	ldr	r3, [r7, #28]
 8008bee:	425b      	negs	r3, r3
 8008bf0:	61fb      	str	r3, [r7, #28]
    }

    if ( delta_x > delta_y)distance = delta_x;  /*  */
 8008bf2:	6a3a      	ldr	r2, [r7, #32]
 8008bf4:	69fb      	ldr	r3, [r7, #28]
 8008bf6:	429a      	cmp	r2, r3
 8008bf8:	dd02      	ble.n	8008c00 <lcd_draw_line+0x94>
 8008bfa:	6a3b      	ldr	r3, [r7, #32]
 8008bfc:	61bb      	str	r3, [r7, #24]
 8008bfe:	e001      	b.n	8008c04 <lcd_draw_line+0x98>
    else distance = delta_y;
 8008c00:	69fb      	ldr	r3, [r7, #28]
 8008c02:	61bb      	str	r3, [r7, #24]

    for (t = 0; t <= distance + 1; t++ )   /*  */
 8008c04:	2300      	movs	r3, #0
 8008c06:	85fb      	strh	r3, [r7, #46]	@ 0x2e
 8008c08:	e02b      	b.n	8008c62 <lcd_draw_line+0xf6>
    {
        lcd_draw_point(row, col, color); /*  */
 8008c0a:	68fb      	ldr	r3, [r7, #12]
 8008c0c:	b29b      	uxth	r3, r3
 8008c0e:	68ba      	ldr	r2, [r7, #8]
 8008c10:	b291      	uxth	r1, r2
 8008c12:	f8b7 2040 	ldrh.w	r2, [r7, #64]	@ 0x40
 8008c16:	4618      	mov	r0, r3
 8008c18:	f7ff fc64 	bl	80084e4 <lcd_draw_point>
        xerr += delta_x ;
 8008c1c:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8008c1e:	6a3b      	ldr	r3, [r7, #32]
 8008c20:	4413      	add	r3, r2
 8008c22:	62bb      	str	r3, [r7, #40]	@ 0x28
        yerr += delta_y ;
 8008c24:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8008c26:	69fb      	ldr	r3, [r7, #28]
 8008c28:	4413      	add	r3, r2
 8008c2a:	627b      	str	r3, [r7, #36]	@ 0x24

        if (xerr > distance)
 8008c2c:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8008c2e:	69bb      	ldr	r3, [r7, #24]
 8008c30:	429a      	cmp	r2, r3
 8008c32:	dd07      	ble.n	8008c44 <lcd_draw_line+0xd8>
        {
            xerr -= distance;
 8008c34:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8008c36:	69bb      	ldr	r3, [r7, #24]
 8008c38:	1ad3      	subs	r3, r2, r3
 8008c3a:	62bb      	str	r3, [r7, #40]	@ 0x28
            row += incx;
 8008c3c:	68fa      	ldr	r2, [r7, #12]
 8008c3e:	697b      	ldr	r3, [r7, #20]
 8008c40:	4413      	add	r3, r2
 8008c42:	60fb      	str	r3, [r7, #12]
        }

        if (yerr > distance)
 8008c44:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8008c46:	69bb      	ldr	r3, [r7, #24]
 8008c48:	429a      	cmp	r2, r3
 8008c4a:	dd07      	ble.n	8008c5c <lcd_draw_line+0xf0>
        {
            yerr -= distance;
 8008c4c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8008c4e:	69bb      	ldr	r3, [r7, #24]
 8008c50:	1ad3      	subs	r3, r2, r3
 8008c52:	627b      	str	r3, [r7, #36]	@ 0x24
            col += incy;
 8008c54:	68ba      	ldr	r2, [r7, #8]
 8008c56:	693b      	ldr	r3, [r7, #16]
 8008c58:	4413      	add	r3, r2
 8008c5a:	60bb      	str	r3, [r7, #8]
    for (t = 0; t <= distance + 1; t++ )   /*  */
 8008c5c:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 8008c5e:	3301      	adds	r3, #1
 8008c60:	85fb      	strh	r3, [r7, #46]	@ 0x2e
 8008c62:	8dfa      	ldrh	r2, [r7, #46]	@ 0x2e
 8008c64:	69bb      	ldr	r3, [r7, #24]
 8008c66:	3301      	adds	r3, #1
 8008c68:	429a      	cmp	r2, r3
 8008c6a:	ddce      	ble.n	8008c0a <lcd_draw_line+0x9e>
        }
    }
}
 8008c6c:	bf00      	nop
 8008c6e:	bf00      	nop
 8008c70:	3734      	adds	r7, #52	@ 0x34
 8008c72:	46bd      	mov	sp, r7
 8008c74:	bd90      	pop	{r4, r7, pc}

08008c76 <lcd_draw_rectangle>:
 * @param       x2,y2: 
 * @param       color: 
 * @retval      
 */
void lcd_draw_rectangle(uint16_t x1, uint16_t y1, uint16_t x2, uint16_t y2, uint16_t color)
{
 8008c76:	b590      	push	{r4, r7, lr}
 8008c78:	b085      	sub	sp, #20
 8008c7a:	af02      	add	r7, sp, #8
 8008c7c:	4604      	mov	r4, r0
 8008c7e:	4608      	mov	r0, r1
 8008c80:	4611      	mov	r1, r2
 8008c82:	461a      	mov	r2, r3
 8008c84:	4623      	mov	r3, r4
 8008c86:	80fb      	strh	r3, [r7, #6]
 8008c88:	4603      	mov	r3, r0
 8008c8a:	80bb      	strh	r3, [r7, #4]
 8008c8c:	460b      	mov	r3, r1
 8008c8e:	807b      	strh	r3, [r7, #2]
 8008c90:	4613      	mov	r3, r2
 8008c92:	803b      	strh	r3, [r7, #0]
    lcd_draw_line(x1, y1, x2, y1, color);
 8008c94:	88bc      	ldrh	r4, [r7, #4]
 8008c96:	887a      	ldrh	r2, [r7, #2]
 8008c98:	88b9      	ldrh	r1, [r7, #4]
 8008c9a:	88f8      	ldrh	r0, [r7, #6]
 8008c9c:	8b3b      	ldrh	r3, [r7, #24]
 8008c9e:	9300      	str	r3, [sp, #0]
 8008ca0:	4623      	mov	r3, r4
 8008ca2:	f7ff ff63 	bl	8008b6c <lcd_draw_line>
    lcd_draw_line(x1, y1, x1, y2, color);
 8008ca6:	883c      	ldrh	r4, [r7, #0]
 8008ca8:	88fa      	ldrh	r2, [r7, #6]
 8008caa:	88b9      	ldrh	r1, [r7, #4]
 8008cac:	88f8      	ldrh	r0, [r7, #6]
 8008cae:	8b3b      	ldrh	r3, [r7, #24]
 8008cb0:	9300      	str	r3, [sp, #0]
 8008cb2:	4623      	mov	r3, r4
 8008cb4:	f7ff ff5a 	bl	8008b6c <lcd_draw_line>
    lcd_draw_line(x1, y2, x2, y2, color);
 8008cb8:	883c      	ldrh	r4, [r7, #0]
 8008cba:	887a      	ldrh	r2, [r7, #2]
 8008cbc:	8839      	ldrh	r1, [r7, #0]
 8008cbe:	88f8      	ldrh	r0, [r7, #6]
 8008cc0:	8b3b      	ldrh	r3, [r7, #24]
 8008cc2:	9300      	str	r3, [sp, #0]
 8008cc4:	4623      	mov	r3, r4
 8008cc6:	f7ff ff51 	bl	8008b6c <lcd_draw_line>
    lcd_draw_line(x2, y1, x2, y2, color);
 8008cca:	883c      	ldrh	r4, [r7, #0]
 8008ccc:	887a      	ldrh	r2, [r7, #2]
 8008cce:	88b9      	ldrh	r1, [r7, #4]
 8008cd0:	8878      	ldrh	r0, [r7, #2]
 8008cd2:	8b3b      	ldrh	r3, [r7, #24]
 8008cd4:	9300      	str	r3, [sp, #0]
 8008cd6:	4623      	mov	r3, r4
 8008cd8:	f7ff ff48 	bl	8008b6c <lcd_draw_line>
}
 8008cdc:	bf00      	nop
 8008cde:	370c      	adds	r7, #12
 8008ce0:	46bd      	mov	sp, r7
 8008ce2:	bd90      	pop	{r4, r7, pc}

08008ce4 <lcd_draw_circle>:
 * @param       r    : 
 * @param       color: 
 * @retval      
 */
void lcd_draw_circle(uint16_t x0, uint16_t y0, uint8_t r, uint16_t color)
{
 8008ce4:	b590      	push	{r4, r7, lr}
 8008ce6:	b087      	sub	sp, #28
 8008ce8:	af00      	add	r7, sp, #0
 8008cea:	4604      	mov	r4, r0
 8008cec:	4608      	mov	r0, r1
 8008cee:	4611      	mov	r1, r2
 8008cf0:	461a      	mov	r2, r3
 8008cf2:	4623      	mov	r3, r4
 8008cf4:	80fb      	strh	r3, [r7, #6]
 8008cf6:	4603      	mov	r3, r0
 8008cf8:	80bb      	strh	r3, [r7, #4]
 8008cfa:	460b      	mov	r3, r1
 8008cfc:	70fb      	strb	r3, [r7, #3]
 8008cfe:	4613      	mov	r3, r2
 8008d00:	803b      	strh	r3, [r7, #0]
    int a, b;
    int di;
    a = 0;
 8008d02:	2300      	movs	r3, #0
 8008d04:	617b      	str	r3, [r7, #20]
    b = r;
 8008d06:	78fb      	ldrb	r3, [r7, #3]
 8008d08:	613b      	str	r3, [r7, #16]
    di = 3 - (r << 1);       /*  */
 8008d0a:	78fb      	ldrb	r3, [r7, #3]
 8008d0c:	005b      	lsls	r3, r3, #1
 8008d0e:	f1c3 0303 	rsb	r3, r3, #3
 8008d12:	60fb      	str	r3, [r7, #12]

    while (a <= b)
 8008d14:	e087      	b.n	8008e26 <lcd_draw_circle+0x142>
    {
        lcd_draw_point(x0 + a, y0 - b, color);  /* 5 */
 8008d16:	697b      	ldr	r3, [r7, #20]
 8008d18:	b29a      	uxth	r2, r3
 8008d1a:	88fb      	ldrh	r3, [r7, #6]
 8008d1c:	4413      	add	r3, r2
 8008d1e:	b298      	uxth	r0, r3
 8008d20:	693b      	ldr	r3, [r7, #16]
 8008d22:	b29b      	uxth	r3, r3
 8008d24:	88ba      	ldrh	r2, [r7, #4]
 8008d26:	1ad3      	subs	r3, r2, r3
 8008d28:	b29b      	uxth	r3, r3
 8008d2a:	883a      	ldrh	r2, [r7, #0]
 8008d2c:	4619      	mov	r1, r3
 8008d2e:	f7ff fbd9 	bl	80084e4 <lcd_draw_point>
        lcd_draw_point(x0 + b, y0 - a, color);  /* 0 */
 8008d32:	693b      	ldr	r3, [r7, #16]
 8008d34:	b29a      	uxth	r2, r3
 8008d36:	88fb      	ldrh	r3, [r7, #6]
 8008d38:	4413      	add	r3, r2
 8008d3a:	b298      	uxth	r0, r3
 8008d3c:	697b      	ldr	r3, [r7, #20]
 8008d3e:	b29b      	uxth	r3, r3
 8008d40:	88ba      	ldrh	r2, [r7, #4]
 8008d42:	1ad3      	subs	r3, r2, r3
 8008d44:	b29b      	uxth	r3, r3
 8008d46:	883a      	ldrh	r2, [r7, #0]
 8008d48:	4619      	mov	r1, r3
 8008d4a:	f7ff fbcb 	bl	80084e4 <lcd_draw_point>
        lcd_draw_point(x0 + b, y0 + a, color);  /* 4 */
 8008d4e:	693b      	ldr	r3, [r7, #16]
 8008d50:	b29a      	uxth	r2, r3
 8008d52:	88fb      	ldrh	r3, [r7, #6]
 8008d54:	4413      	add	r3, r2
 8008d56:	b298      	uxth	r0, r3
 8008d58:	697b      	ldr	r3, [r7, #20]
 8008d5a:	b29a      	uxth	r2, r3
 8008d5c:	88bb      	ldrh	r3, [r7, #4]
 8008d5e:	4413      	add	r3, r2
 8008d60:	b29b      	uxth	r3, r3
 8008d62:	883a      	ldrh	r2, [r7, #0]
 8008d64:	4619      	mov	r1, r3
 8008d66:	f7ff fbbd 	bl	80084e4 <lcd_draw_point>
        lcd_draw_point(x0 + a, y0 + b, color);  /* 6 */
 8008d6a:	697b      	ldr	r3, [r7, #20]
 8008d6c:	b29a      	uxth	r2, r3
 8008d6e:	88fb      	ldrh	r3, [r7, #6]
 8008d70:	4413      	add	r3, r2
 8008d72:	b298      	uxth	r0, r3
 8008d74:	693b      	ldr	r3, [r7, #16]
 8008d76:	b29a      	uxth	r2, r3
 8008d78:	88bb      	ldrh	r3, [r7, #4]
 8008d7a:	4413      	add	r3, r2
 8008d7c:	b29b      	uxth	r3, r3
 8008d7e:	883a      	ldrh	r2, [r7, #0]
 8008d80:	4619      	mov	r1, r3
 8008d82:	f7ff fbaf 	bl	80084e4 <lcd_draw_point>
        lcd_draw_point(x0 - a, y0 + b, color);  /* 1 */
 8008d86:	697b      	ldr	r3, [r7, #20]
 8008d88:	b29b      	uxth	r3, r3
 8008d8a:	88fa      	ldrh	r2, [r7, #6]
 8008d8c:	1ad3      	subs	r3, r2, r3
 8008d8e:	b298      	uxth	r0, r3
 8008d90:	693b      	ldr	r3, [r7, #16]
 8008d92:	b29a      	uxth	r2, r3
 8008d94:	88bb      	ldrh	r3, [r7, #4]
 8008d96:	4413      	add	r3, r2
 8008d98:	b29b      	uxth	r3, r3
 8008d9a:	883a      	ldrh	r2, [r7, #0]
 8008d9c:	4619      	mov	r1, r3
 8008d9e:	f7ff fba1 	bl	80084e4 <lcd_draw_point>
        lcd_draw_point(x0 - b, y0 + a, color);
 8008da2:	693b      	ldr	r3, [r7, #16]
 8008da4:	b29b      	uxth	r3, r3
 8008da6:	88fa      	ldrh	r2, [r7, #6]
 8008da8:	1ad3      	subs	r3, r2, r3
 8008daa:	b298      	uxth	r0, r3
 8008dac:	697b      	ldr	r3, [r7, #20]
 8008dae:	b29a      	uxth	r2, r3
 8008db0:	88bb      	ldrh	r3, [r7, #4]
 8008db2:	4413      	add	r3, r2
 8008db4:	b29b      	uxth	r3, r3
 8008db6:	883a      	ldrh	r2, [r7, #0]
 8008db8:	4619      	mov	r1, r3
 8008dba:	f7ff fb93 	bl	80084e4 <lcd_draw_point>
        lcd_draw_point(x0 - a, y0 - b, color);  /* 2 */
 8008dbe:	697b      	ldr	r3, [r7, #20]
 8008dc0:	b29b      	uxth	r3, r3
 8008dc2:	88fa      	ldrh	r2, [r7, #6]
 8008dc4:	1ad3      	subs	r3, r2, r3
 8008dc6:	b298      	uxth	r0, r3
 8008dc8:	693b      	ldr	r3, [r7, #16]
 8008dca:	b29b      	uxth	r3, r3
 8008dcc:	88ba      	ldrh	r2, [r7, #4]
 8008dce:	1ad3      	subs	r3, r2, r3
 8008dd0:	b29b      	uxth	r3, r3
 8008dd2:	883a      	ldrh	r2, [r7, #0]
 8008dd4:	4619      	mov	r1, r3
 8008dd6:	f7ff fb85 	bl	80084e4 <lcd_draw_point>
        lcd_draw_point(x0 - b, y0 - a, color);  /* 7 */
 8008dda:	693b      	ldr	r3, [r7, #16]
 8008ddc:	b29b      	uxth	r3, r3
 8008dde:	88fa      	ldrh	r2, [r7, #6]
 8008de0:	1ad3      	subs	r3, r2, r3
 8008de2:	b298      	uxth	r0, r3
 8008de4:	697b      	ldr	r3, [r7, #20]
 8008de6:	b29b      	uxth	r3, r3
 8008de8:	88ba      	ldrh	r2, [r7, #4]
 8008dea:	1ad3      	subs	r3, r2, r3
 8008dec:	b29b      	uxth	r3, r3
 8008dee:	883a      	ldrh	r2, [r7, #0]
 8008df0:	4619      	mov	r1, r3
 8008df2:	f7ff fb77 	bl	80084e4 <lcd_draw_point>
        a++;
 8008df6:	697b      	ldr	r3, [r7, #20]
 8008df8:	3301      	adds	r3, #1
 8008dfa:	617b      	str	r3, [r7, #20]

        /* Bresenham */
        if (di < 0)
 8008dfc:	68fb      	ldr	r3, [r7, #12]
 8008dfe:	2b00      	cmp	r3, #0
 8008e00:	da06      	bge.n	8008e10 <lcd_draw_circle+0x12c>
        {
            di += 4 * a + 6;
 8008e02:	697b      	ldr	r3, [r7, #20]
 8008e04:	009b      	lsls	r3, r3, #2
 8008e06:	3306      	adds	r3, #6
 8008e08:	68fa      	ldr	r2, [r7, #12]
 8008e0a:	4413      	add	r3, r2
 8008e0c:	60fb      	str	r3, [r7, #12]
 8008e0e:	e00a      	b.n	8008e26 <lcd_draw_circle+0x142>
        }
        else
        {
            di += 10 + 4 * (a - b);
 8008e10:	697a      	ldr	r2, [r7, #20]
 8008e12:	693b      	ldr	r3, [r7, #16]
 8008e14:	1ad3      	subs	r3, r2, r3
 8008e16:	009b      	lsls	r3, r3, #2
 8008e18:	330a      	adds	r3, #10
 8008e1a:	68fa      	ldr	r2, [r7, #12]
 8008e1c:	4413      	add	r3, r2
 8008e1e:	60fb      	str	r3, [r7, #12]
            b--;
 8008e20:	693b      	ldr	r3, [r7, #16]
 8008e22:	3b01      	subs	r3, #1
 8008e24:	613b      	str	r3, [r7, #16]
    while (a <= b)
 8008e26:	697a      	ldr	r2, [r7, #20]
 8008e28:	693b      	ldr	r3, [r7, #16]
 8008e2a:	429a      	cmp	r2, r3
 8008e2c:	f77f af73 	ble.w	8008d16 <lcd_draw_circle+0x32>
        }
    }
}
 8008e30:	bf00      	nop
 8008e32:	bf00      	nop
 8008e34:	371c      	adds	r7, #28
 8008e36:	46bd      	mov	sp, r7
 8008e38:	bd90      	pop	{r4, r7, pc}
	...

08008e3c <lcd_show_char>:
 * @param       mode : (1); (0);
 * @param       color : ;
 * @retval      
 */
void lcd_show_char(uint16_t x, uint16_t y, char chr, uint8_t size, uint8_t mode, uint16_t color)
{
 8008e3c:	b590      	push	{r4, r7, lr}
 8008e3e:	b087      	sub	sp, #28
 8008e40:	af00      	add	r7, sp, #0
 8008e42:	4604      	mov	r4, r0
 8008e44:	4608      	mov	r0, r1
 8008e46:	4611      	mov	r1, r2
 8008e48:	461a      	mov	r2, r3
 8008e4a:	4623      	mov	r3, r4
 8008e4c:	80fb      	strh	r3, [r7, #6]
 8008e4e:	4603      	mov	r3, r0
 8008e50:	80bb      	strh	r3, [r7, #4]
 8008e52:	460b      	mov	r3, r1
 8008e54:	70fb      	strb	r3, [r7, #3]
 8008e56:	4613      	mov	r3, r2
 8008e58:	70bb      	strb	r3, [r7, #2]
    uint8_t temp, t1, t;
    uint16_t y0 = y;
 8008e5a:	88bb      	ldrh	r3, [r7, #4]
 8008e5c:	81fb      	strh	r3, [r7, #14]
    uint8_t csize = 0;
 8008e5e:	2300      	movs	r3, #0
 8008e60:	737b      	strb	r3, [r7, #13]
    uint8_t *pfont = 0;
 8008e62:	2300      	movs	r3, #0
 8008e64:	613b      	str	r3, [r7, #16]

    csize = (size / 8 + ((size % 8) ? 1 : 0)) * (size / 2); /*  */
 8008e66:	78bb      	ldrb	r3, [r7, #2]
 8008e68:	08db      	lsrs	r3, r3, #3
 8008e6a:	b2db      	uxtb	r3, r3
 8008e6c:	461a      	mov	r2, r3
 8008e6e:	78bb      	ldrb	r3, [r7, #2]
 8008e70:	f003 0307 	and.w	r3, r3, #7
 8008e74:	b2db      	uxtb	r3, r3
 8008e76:	2b00      	cmp	r3, #0
 8008e78:	bf14      	ite	ne
 8008e7a:	2301      	movne	r3, #1
 8008e7c:	2300      	moveq	r3, #0
 8008e7e:	b2db      	uxtb	r3, r3
 8008e80:	4413      	add	r3, r2
 8008e82:	b2db      	uxtb	r3, r3
 8008e84:	78ba      	ldrb	r2, [r7, #2]
 8008e86:	0852      	lsrs	r2, r2, #1
 8008e88:	b2d2      	uxtb	r2, r2
 8008e8a:	fb02 f303 	mul.w	r3, r2, r3
 8008e8e:	737b      	strb	r3, [r7, #13]
    chr = chr - ' ';    /* ASCII-' ' */
 8008e90:	78fb      	ldrb	r3, [r7, #3]
 8008e92:	3b20      	subs	r3, #32
 8008e94:	70fb      	strb	r3, [r7, #3]

    switch (size)
 8008e96:	78bb      	ldrb	r3, [r7, #2]
 8008e98:	3b0c      	subs	r3, #12
 8008e9a:	2b14      	cmp	r3, #20
 8008e9c:	f200 8099 	bhi.w	8008fd2 <lcd_show_char+0x196>
 8008ea0:	a201      	add	r2, pc, #4	@ (adr r2, 8008ea8 <lcd_show_char+0x6c>)
 8008ea2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008ea6:	bf00      	nop
 8008ea8:	08008efd 	.word	0x08008efd
 8008eac:	08008fd3 	.word	0x08008fd3
 8008eb0:	08008fd3 	.word	0x08008fd3
 8008eb4:	08008fd3 	.word	0x08008fd3
 8008eb8:	08008f0f 	.word	0x08008f0f
 8008ebc:	08008fd3 	.word	0x08008fd3
 8008ec0:	08008fd3 	.word	0x08008fd3
 8008ec4:	08008fd3 	.word	0x08008fd3
 8008ec8:	08008fd3 	.word	0x08008fd3
 8008ecc:	08008fd3 	.word	0x08008fd3
 8008ed0:	08008fd3 	.word	0x08008fd3
 8008ed4:	08008fd3 	.word	0x08008fd3
 8008ed8:	08008f1b 	.word	0x08008f1b
 8008edc:	08008fd3 	.word	0x08008fd3
 8008ee0:	08008fd3 	.word	0x08008fd3
 8008ee4:	08008fd3 	.word	0x08008fd3
 8008ee8:	08008fd3 	.word	0x08008fd3
 8008eec:	08008fd3 	.word	0x08008fd3
 8008ef0:	08008fd3 	.word	0x08008fd3
 8008ef4:	08008fd3 	.word	0x08008fd3
 8008ef8:	08008f2d 	.word	0x08008f2d
    {
        case 12:
            pfont = (uint8_t *)asc2_1206[(uint8_t)chr];  /* 1206 */
 8008efc:	78fa      	ldrb	r2, [r7, #3]
 8008efe:	4613      	mov	r3, r2
 8008f00:	005b      	lsls	r3, r3, #1
 8008f02:	4413      	add	r3, r2
 8008f04:	009b      	lsls	r3, r3, #2
 8008f06:	4a36      	ldr	r2, [pc, #216]	@ (8008fe0 <lcd_show_char+0x1a4>)
 8008f08:	4413      	add	r3, r2
 8008f0a:	613b      	str	r3, [r7, #16]
            break;
 8008f0c:	e014      	b.n	8008f38 <lcd_show_char+0xfc>

        case 16:
            pfont = (uint8_t *)asc2_1608[(uint8_t)chr];  /* 1608 */
 8008f0e:	78fb      	ldrb	r3, [r7, #3]
 8008f10:	011b      	lsls	r3, r3, #4
 8008f12:	4a34      	ldr	r2, [pc, #208]	@ (8008fe4 <lcd_show_char+0x1a8>)
 8008f14:	4413      	add	r3, r2
 8008f16:	613b      	str	r3, [r7, #16]
            break;
 8008f18:	e00e      	b.n	8008f38 <lcd_show_char+0xfc>

        case 24:
            pfont = (uint8_t *)asc2_2412[(uint8_t)chr];  /* 2412 */
 8008f1a:	78fa      	ldrb	r2, [r7, #3]
 8008f1c:	4613      	mov	r3, r2
 8008f1e:	00db      	lsls	r3, r3, #3
 8008f20:	4413      	add	r3, r2
 8008f22:	009b      	lsls	r3, r3, #2
 8008f24:	4a30      	ldr	r2, [pc, #192]	@ (8008fe8 <lcd_show_char+0x1ac>)
 8008f26:	4413      	add	r3, r2
 8008f28:	613b      	str	r3, [r7, #16]
            break;
 8008f2a:	e005      	b.n	8008f38 <lcd_show_char+0xfc>

        case 32:
            pfont = (uint8_t *)asc2_3216[(uint8_t)chr];  /* 3216 */
 8008f2c:	78fb      	ldrb	r3, [r7, #3]
 8008f2e:	019b      	lsls	r3, r3, #6
 8008f30:	4a2e      	ldr	r2, [pc, #184]	@ (8008fec <lcd_show_char+0x1b0>)
 8008f32:	4413      	add	r3, r2
 8008f34:	613b      	str	r3, [r7, #16]
            break;
 8008f36:	bf00      	nop

        default:
            return ;
    }

    for (t = 0; t < csize; t++)
 8008f38:	2300      	movs	r3, #0
 8008f3a:	757b      	strb	r3, [r7, #21]
 8008f3c:	e044      	b.n	8008fc8 <lcd_show_char+0x18c>
    {
        temp = pfont[t];    /*  */
 8008f3e:	7d7b      	ldrb	r3, [r7, #21]
 8008f40:	693a      	ldr	r2, [r7, #16]
 8008f42:	4413      	add	r3, r2
 8008f44:	781b      	ldrb	r3, [r3, #0]
 8008f46:	75fb      	strb	r3, [r7, #23]

        for (t1 = 0; t1 < 8; t1++)   /* 8 */
 8008f48:	2300      	movs	r3, #0
 8008f4a:	75bb      	strb	r3, [r7, #22]
 8008f4c:	e034      	b.n	8008fb8 <lcd_show_char+0x17c>
        {
            if (temp & 0x80)        /* , */
 8008f4e:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8008f52:	2b00      	cmp	r3, #0
 8008f54:	da06      	bge.n	8008f64 <lcd_show_char+0x128>
            {
                lcd_draw_point(x, y, color);        /* , */
 8008f56:	8dba      	ldrh	r2, [r7, #44]	@ 0x2c
 8008f58:	88b9      	ldrh	r1, [r7, #4]
 8008f5a:	88fb      	ldrh	r3, [r7, #6]
 8008f5c:	4618      	mov	r0, r3
 8008f5e:	f7ff fac1 	bl	80084e4 <lcd_draw_point>
 8008f62:	e00a      	b.n	8008f7a <lcd_show_char+0x13e>
            }
            else if (mode == 0)     /* , */
 8008f64:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8008f68:	2b00      	cmp	r3, #0
 8008f6a:	d106      	bne.n	8008f7a <lcd_show_char+0x13e>
            {
                lcd_draw_point(x, y, g_back_color); /* ,() */
 8008f6c:	4b20      	ldr	r3, [pc, #128]	@ (8008ff0 <lcd_show_char+0x1b4>)
 8008f6e:	681a      	ldr	r2, [r3, #0]
 8008f70:	88b9      	ldrh	r1, [r7, #4]
 8008f72:	88fb      	ldrh	r3, [r7, #6]
 8008f74:	4618      	mov	r0, r3
 8008f76:	f7ff fab5 	bl	80084e4 <lcd_draw_point>
            }

            temp <<= 1; /* ,  */
 8008f7a:	7dfb      	ldrb	r3, [r7, #23]
 8008f7c:	005b      	lsls	r3, r3, #1
 8008f7e:	75fb      	strb	r3, [r7, #23]
            y++;
 8008f80:	88bb      	ldrh	r3, [r7, #4]
 8008f82:	3301      	adds	r3, #1
 8008f84:	80bb      	strh	r3, [r7, #4]

            if (y >= lcddev.height)return;  /*  */
 8008f86:	4b1b      	ldr	r3, [pc, #108]	@ (8008ff4 <lcd_show_char+0x1b8>)
 8008f88:	885b      	ldrh	r3, [r3, #2]
 8008f8a:	88ba      	ldrh	r2, [r7, #4]
 8008f8c:	429a      	cmp	r2, r3
 8008f8e:	d222      	bcs.n	8008fd6 <lcd_show_char+0x19a>

            if ((y - y0) == size)   /* ? */
 8008f90:	88ba      	ldrh	r2, [r7, #4]
 8008f92:	89fb      	ldrh	r3, [r7, #14]
 8008f94:	1ad2      	subs	r2, r2, r3
 8008f96:	78bb      	ldrb	r3, [r7, #2]
 8008f98:	429a      	cmp	r2, r3
 8008f9a:	d10a      	bne.n	8008fb2 <lcd_show_char+0x176>
            {
                y = y0; /* y */
 8008f9c:	89fb      	ldrh	r3, [r7, #14]
 8008f9e:	80bb      	strh	r3, [r7, #4]
                x++;    /* x */
 8008fa0:	88fb      	ldrh	r3, [r7, #6]
 8008fa2:	3301      	adds	r3, #1
 8008fa4:	80fb      	strh	r3, [r7, #6]

                if (x >= lcddev.width)return;   /* x */
 8008fa6:	4b13      	ldr	r3, [pc, #76]	@ (8008ff4 <lcd_show_char+0x1b8>)
 8008fa8:	881b      	ldrh	r3, [r3, #0]
 8008faa:	88fa      	ldrh	r2, [r7, #6]
 8008fac:	429a      	cmp	r2, r3
 8008fae:	d307      	bcc.n	8008fc0 <lcd_show_char+0x184>
 8008fb0:	e012      	b.n	8008fd8 <lcd_show_char+0x19c>
        for (t1 = 0; t1 < 8; t1++)   /* 8 */
 8008fb2:	7dbb      	ldrb	r3, [r7, #22]
 8008fb4:	3301      	adds	r3, #1
 8008fb6:	75bb      	strb	r3, [r7, #22]
 8008fb8:	7dbb      	ldrb	r3, [r7, #22]
 8008fba:	2b07      	cmp	r3, #7
 8008fbc:	d9c7      	bls.n	8008f4e <lcd_show_char+0x112>
 8008fbe:	e000      	b.n	8008fc2 <lcd_show_char+0x186>

                break;
 8008fc0:	bf00      	nop
    for (t = 0; t < csize; t++)
 8008fc2:	7d7b      	ldrb	r3, [r7, #21]
 8008fc4:	3301      	adds	r3, #1
 8008fc6:	757b      	strb	r3, [r7, #21]
 8008fc8:	7d7a      	ldrb	r2, [r7, #21]
 8008fca:	7b7b      	ldrb	r3, [r7, #13]
 8008fcc:	429a      	cmp	r2, r3
 8008fce:	d3b6      	bcc.n	8008f3e <lcd_show_char+0x102>
 8008fd0:	e002      	b.n	8008fd8 <lcd_show_char+0x19c>
            return ;
 8008fd2:	bf00      	nop
 8008fd4:	e000      	b.n	8008fd8 <lcd_show_char+0x19c>
            if (y >= lcddev.height)return;  /*  */
 8008fd6:	bf00      	nop
            }
        }
    }
}
 8008fd8:	371c      	adds	r7, #28
 8008fda:	46bd      	mov	sp, r7
 8008fdc:	bd90      	pop	{r4, r7, pc}
 8008fde:	bf00      	nop
 8008fe0:	080136d8 	.word	0x080136d8
 8008fe4:	08013b4c 	.word	0x08013b4c
 8008fe8:	0801413c 	.word	0x0801413c
 8008fec:	08014e98 	.word	0x08014e98
 8008ff0:	2000001c 	.word	0x2000001c
 8008ff4:	20000a60 	.word	0x20000a60

08008ff8 <lcd_show_string>:
 * @param       p           : 
 * @param       color       : ;
 * @retval      
 */
void lcd_show_string(uint16_t x, uint16_t y, uint16_t width, uint16_t height, uint8_t size, char *p, uint16_t color)
{
 8008ff8:	b590      	push	{r4, r7, lr}
 8008ffa:	b087      	sub	sp, #28
 8008ffc:	af02      	add	r7, sp, #8
 8008ffe:	4604      	mov	r4, r0
 8009000:	4608      	mov	r0, r1
 8009002:	4611      	mov	r1, r2
 8009004:	461a      	mov	r2, r3
 8009006:	4623      	mov	r3, r4
 8009008:	80fb      	strh	r3, [r7, #6]
 800900a:	4603      	mov	r3, r0
 800900c:	80bb      	strh	r3, [r7, #4]
 800900e:	460b      	mov	r3, r1
 8009010:	807b      	strh	r3, [r7, #2]
 8009012:	4613      	mov	r3, r2
 8009014:	803b      	strh	r3, [r7, #0]
    uint8_t x0 = x;
 8009016:	88fb      	ldrh	r3, [r7, #6]
 8009018:	73fb      	strb	r3, [r7, #15]
    width += x;
 800901a:	887a      	ldrh	r2, [r7, #2]
 800901c:	88fb      	ldrh	r3, [r7, #6]
 800901e:	4413      	add	r3, r2
 8009020:	807b      	strh	r3, [r7, #2]
    height += y;
 8009022:	883a      	ldrh	r2, [r7, #0]
 8009024:	88bb      	ldrh	r3, [r7, #4]
 8009026:	4413      	add	r3, r2
 8009028:	803b      	strh	r3, [r7, #0]

    while ((*p <= '~') && (*p >= ' '))   /* ! */
 800902a:	e027      	b.n	800907c <lcd_show_string+0x84>
    {
        if (x >= width)
 800902c:	88fa      	ldrh	r2, [r7, #6]
 800902e:	887b      	ldrh	r3, [r7, #2]
 8009030:	429a      	cmp	r2, r3
 8009032:	d307      	bcc.n	8009044 <lcd_show_string+0x4c>
        {
            x = x0;
 8009034:	7bfb      	ldrb	r3, [r7, #15]
 8009036:	80fb      	strh	r3, [r7, #6]
            y += size;
 8009038:	f897 3020 	ldrb.w	r3, [r7, #32]
 800903c:	b29a      	uxth	r2, r3
 800903e:	88bb      	ldrh	r3, [r7, #4]
 8009040:	4413      	add	r3, r2
 8009042:	80bb      	strh	r3, [r7, #4]
        }

        if (y >= height)break;  /*  */
 8009044:	88ba      	ldrh	r2, [r7, #4]
 8009046:	883b      	ldrh	r3, [r7, #0]
 8009048:	429a      	cmp	r2, r3
 800904a:	d220      	bcs.n	800908e <lcd_show_string+0x96>

        lcd_show_char(x, y, *p, size, 0, color);
 800904c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800904e:	781a      	ldrb	r2, [r3, #0]
 8009050:	f897 4020 	ldrb.w	r4, [r7, #32]
 8009054:	88b9      	ldrh	r1, [r7, #4]
 8009056:	88f8      	ldrh	r0, [r7, #6]
 8009058:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 800905a:	9301      	str	r3, [sp, #4]
 800905c:	2300      	movs	r3, #0
 800905e:	9300      	str	r3, [sp, #0]
 8009060:	4623      	mov	r3, r4
 8009062:	f7ff feeb 	bl	8008e3c <lcd_show_char>
        x += size / 2;
 8009066:	f897 3020 	ldrb.w	r3, [r7, #32]
 800906a:	085b      	lsrs	r3, r3, #1
 800906c:	b2db      	uxtb	r3, r3
 800906e:	461a      	mov	r2, r3
 8009070:	88fb      	ldrh	r3, [r7, #6]
 8009072:	4413      	add	r3, r2
 8009074:	80fb      	strh	r3, [r7, #6]
        p++;
 8009076:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009078:	3301      	adds	r3, #1
 800907a:	627b      	str	r3, [r7, #36]	@ 0x24
    while ((*p <= '~') && (*p >= ' '))   /* ! */
 800907c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800907e:	781b      	ldrb	r3, [r3, #0]
 8009080:	2b7e      	cmp	r3, #126	@ 0x7e
 8009082:	d805      	bhi.n	8009090 <lcd_show_string+0x98>
 8009084:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009086:	781b      	ldrb	r3, [r3, #0]
 8009088:	2b1f      	cmp	r3, #31
 800908a:	d8cf      	bhi.n	800902c <lcd_show_string+0x34>
    }
}
 800908c:	e000      	b.n	8009090 <lcd_show_string+0x98>
        if (y >= height)break;  /*  */
 800908e:	bf00      	nop
}
 8009090:	bf00      	nop
 8009092:	3714      	adds	r7, #20
 8009094:	46bd      	mov	sp, r7
 8009096:	bd90      	pop	{r4, r7, pc}

08009098 <ct_iic_delay>:
 * @brief       I2C
 * @param       
 * @retval      
 */
static void ct_iic_delay(void)
{
 8009098:	b580      	push	{r7, lr}
 800909a:	af00      	add	r7, sp, #0
    delay_us(2);
 800909c:	2002      	movs	r0, #2
 800909e:	f005 fdb5 	bl	800ec0c <delay_us>
}
 80090a2:	bf00      	nop
 80090a4:	bd80      	pop	{r7, pc}
	...

080090a8 <ct_iic_init>:
 * @brief       IIC
 * @param       
 * @retval      
 */
void ct_iic_init(void)
{
 80090a8:	b580      	push	{r7, lr}
 80090aa:	b086      	sub	sp, #24
 80090ac:	af00      	add	r7, sp, #0
    GPIO_InitTypeDef gpio_init_struct;
    
    CT_IIC_SCL_GPIO_CLK_ENABLE();   /* SCL */
 80090ae:	4b1b      	ldr	r3, [pc, #108]	@ (800911c <ct_iic_init+0x74>)
 80090b0:	699b      	ldr	r3, [r3, #24]
 80090b2:	4a1a      	ldr	r2, [pc, #104]	@ (800911c <ct_iic_init+0x74>)
 80090b4:	f043 0308 	orr.w	r3, r3, #8
 80090b8:	6193      	str	r3, [r2, #24]
 80090ba:	4b18      	ldr	r3, [pc, #96]	@ (800911c <ct_iic_init+0x74>)
 80090bc:	699b      	ldr	r3, [r3, #24]
 80090be:	f003 0308 	and.w	r3, r3, #8
 80090c2:	607b      	str	r3, [r7, #4]
 80090c4:	687b      	ldr	r3, [r7, #4]
    CT_IIC_SDA_GPIO_CLK_ENABLE();   /* SDA */
 80090c6:	4b15      	ldr	r3, [pc, #84]	@ (800911c <ct_iic_init+0x74>)
 80090c8:	699b      	ldr	r3, [r3, #24]
 80090ca:	4a14      	ldr	r2, [pc, #80]	@ (800911c <ct_iic_init+0x74>)
 80090cc:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80090d0:	6193      	str	r3, [r2, #24]
 80090d2:	4b12      	ldr	r3, [pc, #72]	@ (800911c <ct_iic_init+0x74>)
 80090d4:	699b      	ldr	r3, [r3, #24]
 80090d6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80090da:	603b      	str	r3, [r7, #0]
 80090dc:	683b      	ldr	r3, [r7, #0]

    gpio_init_struct.Pin = CT_IIC_SCL_GPIO_PIN;
 80090de:	2302      	movs	r3, #2
 80090e0:	60bb      	str	r3, [r7, #8]
    gpio_init_struct.Mode = GPIO_MODE_OUTPUT_PP;             /*  */
 80090e2:	2301      	movs	r3, #1
 80090e4:	60fb      	str	r3, [r7, #12]
    gpio_init_struct.Pull = GPIO_PULLUP;                     /*  */
 80090e6:	2301      	movs	r3, #1
 80090e8:	613b      	str	r3, [r7, #16]
    gpio_init_struct.Speed = GPIO_SPEED_FREQ_HIGH;           /*  */
 80090ea:	2303      	movs	r3, #3
 80090ec:	617b      	str	r3, [r7, #20]
    HAL_GPIO_Init(CT_IIC_SCL_GPIO_PORT, &gpio_init_struct);  /* SCL */
 80090ee:	f107 0308 	add.w	r3, r7, #8
 80090f2:	4619      	mov	r1, r3
 80090f4:	480a      	ldr	r0, [pc, #40]	@ (8009120 <ct_iic_init+0x78>)
 80090f6:	f002 fd21 	bl	800bb3c <HAL_GPIO_Init>
    
    gpio_init_struct.Pin = CT_IIC_SDA_GPIO_PIN;
 80090fa:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80090fe:	60bb      	str	r3, [r7, #8]
    gpio_init_struct.Mode = GPIO_MODE_OUTPUT_OD;             /*  */
 8009100:	2311      	movs	r3, #17
 8009102:	60fb      	str	r3, [r7, #12]
    HAL_GPIO_Init(CT_IIC_SDA_GPIO_PORT, &gpio_init_struct);  /* SDA */
 8009104:	f107 0308 	add.w	r3, r7, #8
 8009108:	4619      	mov	r1, r3
 800910a:	4806      	ldr	r0, [pc, #24]	@ (8009124 <ct_iic_init+0x7c>)
 800910c:	f002 fd16 	bl	800bb3c <HAL_GPIO_Init>
    /* SDA,,, IO, (=1),  */

    ct_iic_stop();  /*  */
 8009110:	f000 f82e 	bl	8009170 <ct_iic_stop>
}
 8009114:	bf00      	nop
 8009116:	3718      	adds	r7, #24
 8009118:	46bd      	mov	sp, r7
 800911a:	bd80      	pop	{r7, pc}
 800911c:	40021000 	.word	0x40021000
 8009120:	40010c00 	.word	0x40010c00
 8009124:	40011c00 	.word	0x40011c00

08009128 <ct_iic_start>:
 * @brief       IIC
 * @param       
 * @retval      
 */
void ct_iic_start(void)
{
 8009128:	b580      	push	{r7, lr}
 800912a:	af00      	add	r7, sp, #0
    CT_IIC_SDA(1);
 800912c:	2201      	movs	r2, #1
 800912e:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8009132:	480d      	ldr	r0, [pc, #52]	@ (8009168 <ct_iic_start+0x40>)
 8009134:	f002 fead 	bl	800be92 <HAL_GPIO_WritePin>
    CT_IIC_SCL(1);
 8009138:	2201      	movs	r2, #1
 800913a:	2102      	movs	r1, #2
 800913c:	480b      	ldr	r0, [pc, #44]	@ (800916c <ct_iic_start+0x44>)
 800913e:	f002 fea8 	bl	800be92 <HAL_GPIO_WritePin>
    ct_iic_delay();
 8009142:	f7ff ffa9 	bl	8009098 <ct_iic_delay>
    CT_IIC_SDA(0);      /* START: SCL, SDA,  */
 8009146:	2200      	movs	r2, #0
 8009148:	f44f 7100 	mov.w	r1, #512	@ 0x200
 800914c:	4806      	ldr	r0, [pc, #24]	@ (8009168 <ct_iic_start+0x40>)
 800914e:	f002 fea0 	bl	800be92 <HAL_GPIO_WritePin>
    ct_iic_delay();
 8009152:	f7ff ffa1 	bl	8009098 <ct_iic_delay>
    CT_IIC_SCL(0);      /* I2C */
 8009156:	2200      	movs	r2, #0
 8009158:	2102      	movs	r1, #2
 800915a:	4804      	ldr	r0, [pc, #16]	@ (800916c <ct_iic_start+0x44>)
 800915c:	f002 fe99 	bl	800be92 <HAL_GPIO_WritePin>
    ct_iic_delay();
 8009160:	f7ff ff9a 	bl	8009098 <ct_iic_delay>
}
 8009164:	bf00      	nop
 8009166:	bd80      	pop	{r7, pc}
 8009168:	40011c00 	.word	0x40011c00
 800916c:	40010c00 	.word	0x40010c00

08009170 <ct_iic_stop>:
 * @brief       IIC
 * @param       
 * @retval      
 */
void ct_iic_stop(void)
{
 8009170:	b580      	push	{r7, lr}
 8009172:	af00      	add	r7, sp, #0
    CT_IIC_SDA(0);      /* STOP: SCL, SDA,  */
 8009174:	2200      	movs	r2, #0
 8009176:	f44f 7100 	mov.w	r1, #512	@ 0x200
 800917a:	480b      	ldr	r0, [pc, #44]	@ (80091a8 <ct_iic_stop+0x38>)
 800917c:	f002 fe89 	bl	800be92 <HAL_GPIO_WritePin>
    ct_iic_delay();
 8009180:	f7ff ff8a 	bl	8009098 <ct_iic_delay>
    CT_IIC_SCL(1);
 8009184:	2201      	movs	r2, #1
 8009186:	2102      	movs	r1, #2
 8009188:	4808      	ldr	r0, [pc, #32]	@ (80091ac <ct_iic_stop+0x3c>)
 800918a:	f002 fe82 	bl	800be92 <HAL_GPIO_WritePin>
    ct_iic_delay();
 800918e:	f7ff ff83 	bl	8009098 <ct_iic_delay>
    CT_IIC_SDA(1);      /* I2C */
 8009192:	2201      	movs	r2, #1
 8009194:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8009198:	4803      	ldr	r0, [pc, #12]	@ (80091a8 <ct_iic_stop+0x38>)
 800919a:	f002 fe7a 	bl	800be92 <HAL_GPIO_WritePin>
    ct_iic_delay();
 800919e:	f7ff ff7b 	bl	8009098 <ct_iic_delay>
}
 80091a2:	bf00      	nop
 80091a4:	bd80      	pop	{r7, pc}
 80091a6:	bf00      	nop
 80091a8:	40011c00 	.word	0x40011c00
 80091ac:	40010c00 	.word	0x40010c00

080091b0 <ct_iic_wait_ack>:
 * @param       
 * @retval      1
 *              0
 */
uint8_t ct_iic_wait_ack(void)
{
 80091b0:	b580      	push	{r7, lr}
 80091b2:	b082      	sub	sp, #8
 80091b4:	af00      	add	r7, sp, #0
    uint8_t waittime = 0;
 80091b6:	2300      	movs	r3, #0
 80091b8:	71fb      	strb	r3, [r7, #7]
    uint8_t rack = 0;
 80091ba:	2300      	movs	r3, #0
 80091bc:	71bb      	strb	r3, [r7, #6]
    
    CT_IIC_SDA(1);      /* SDA(SDA) */
 80091be:	2201      	movs	r2, #1
 80091c0:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80091c4:	4816      	ldr	r0, [pc, #88]	@ (8009220 <ct_iic_wait_ack+0x70>)
 80091c6:	f002 fe64 	bl	800be92 <HAL_GPIO_WritePin>
    ct_iic_delay();
 80091ca:	f7ff ff65 	bl	8009098 <ct_iic_delay>
    CT_IIC_SCL(1);      /* SCL=1, ACK */
 80091ce:	2201      	movs	r2, #1
 80091d0:	2102      	movs	r1, #2
 80091d2:	4814      	ldr	r0, [pc, #80]	@ (8009224 <ct_iic_wait_ack+0x74>)
 80091d4:	f002 fe5d 	bl	800be92 <HAL_GPIO_WritePin>
    ct_iic_delay();
 80091d8:	f7ff ff5e 	bl	8009098 <ct_iic_delay>

    while (CT_READ_SDA) /*  */
 80091dc:	e00c      	b.n	80091f8 <ct_iic_wait_ack+0x48>
    {
        waittime++;
 80091de:	79fb      	ldrb	r3, [r7, #7]
 80091e0:	3301      	adds	r3, #1
 80091e2:	71fb      	strb	r3, [r7, #7]

        if (waittime > 250)
 80091e4:	79fb      	ldrb	r3, [r7, #7]
 80091e6:	2bfa      	cmp	r3, #250	@ 0xfa
 80091e8:	d904      	bls.n	80091f4 <ct_iic_wait_ack+0x44>
        {
            ct_iic_stop();
 80091ea:	f7ff ffc1 	bl	8009170 <ct_iic_stop>
            rack = 1;
 80091ee:	2301      	movs	r3, #1
 80091f0:	71bb      	strb	r3, [r7, #6]
            break;
 80091f2:	e009      	b.n	8009208 <ct_iic_wait_ack+0x58>
        }

        ct_iic_delay();
 80091f4:	f7ff ff50 	bl	8009098 <ct_iic_delay>
    while (CT_READ_SDA) /*  */
 80091f8:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80091fc:	4808      	ldr	r0, [pc, #32]	@ (8009220 <ct_iic_wait_ack+0x70>)
 80091fe:	f002 fe31 	bl	800be64 <HAL_GPIO_ReadPin>
 8009202:	4603      	mov	r3, r0
 8009204:	2b00      	cmp	r3, #0
 8009206:	d1ea      	bne.n	80091de <ct_iic_wait_ack+0x2e>
    }

    CT_IIC_SCL(0);      /* SCL=0, ACK */
 8009208:	2200      	movs	r2, #0
 800920a:	2102      	movs	r1, #2
 800920c:	4805      	ldr	r0, [pc, #20]	@ (8009224 <ct_iic_wait_ack+0x74>)
 800920e:	f002 fe40 	bl	800be92 <HAL_GPIO_WritePin>
    ct_iic_delay();
 8009212:	f7ff ff41 	bl	8009098 <ct_iic_delay>
    return rack;
 8009216:	79bb      	ldrb	r3, [r7, #6]
}
 8009218:	4618      	mov	r0, r3
 800921a:	3708      	adds	r7, #8
 800921c:	46bd      	mov	sp, r7
 800921e:	bd80      	pop	{r7, pc}
 8009220:	40011c00 	.word	0x40011c00
 8009224:	40010c00 	.word	0x40010c00

08009228 <ct_iic_ack>:
 * @brief       ACK
 * @param       
 * @retval      
 */
void ct_iic_ack(void)
{
 8009228:	b580      	push	{r7, lr}
 800922a:	af00      	add	r7, sp, #0
    CT_IIC_SDA(0);  /* SCL 0 -> 1  SDA = 0, */
 800922c:	2200      	movs	r2, #0
 800922e:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8009232:	480e      	ldr	r0, [pc, #56]	@ (800926c <ct_iic_ack+0x44>)
 8009234:	f002 fe2d 	bl	800be92 <HAL_GPIO_WritePin>
    ct_iic_delay();
 8009238:	f7ff ff2e 	bl	8009098 <ct_iic_delay>
    CT_IIC_SCL(1);
 800923c:	2201      	movs	r2, #1
 800923e:	2102      	movs	r1, #2
 8009240:	480b      	ldr	r0, [pc, #44]	@ (8009270 <ct_iic_ack+0x48>)
 8009242:	f002 fe26 	bl	800be92 <HAL_GPIO_WritePin>
    ct_iic_delay();
 8009246:	f7ff ff27 	bl	8009098 <ct_iic_delay>
    CT_IIC_SCL(0);
 800924a:	2200      	movs	r2, #0
 800924c:	2102      	movs	r1, #2
 800924e:	4808      	ldr	r0, [pc, #32]	@ (8009270 <ct_iic_ack+0x48>)
 8009250:	f002 fe1f 	bl	800be92 <HAL_GPIO_WritePin>
    ct_iic_delay(); 
 8009254:	f7ff ff20 	bl	8009098 <ct_iic_delay>
    CT_IIC_SDA(1);  /* SDA */
 8009258:	2201      	movs	r2, #1
 800925a:	f44f 7100 	mov.w	r1, #512	@ 0x200
 800925e:	4803      	ldr	r0, [pc, #12]	@ (800926c <ct_iic_ack+0x44>)
 8009260:	f002 fe17 	bl	800be92 <HAL_GPIO_WritePin>
    ct_iic_delay(); 
 8009264:	f7ff ff18 	bl	8009098 <ct_iic_delay>
}
 8009268:	bf00      	nop
 800926a:	bd80      	pop	{r7, pc}
 800926c:	40011c00 	.word	0x40011c00
 8009270:	40010c00 	.word	0x40010c00

08009274 <ct_iic_nack>:
 * @brief       ACK
 * @param       
 * @retval      
 */
void ct_iic_nack(void)
{
 8009274:	b580      	push	{r7, lr}
 8009276:	af00      	add	r7, sp, #0
    CT_IIC_SDA(1);  /* SCL 0 -> 1   SDA = 1, */
 8009278:	2201      	movs	r2, #1
 800927a:	f44f 7100 	mov.w	r1, #512	@ 0x200
 800927e:	480a      	ldr	r0, [pc, #40]	@ (80092a8 <ct_iic_nack+0x34>)
 8009280:	f002 fe07 	bl	800be92 <HAL_GPIO_WritePin>
    ct_iic_delay();
 8009284:	f7ff ff08 	bl	8009098 <ct_iic_delay>
    CT_IIC_SCL(1);
 8009288:	2201      	movs	r2, #1
 800928a:	2102      	movs	r1, #2
 800928c:	4807      	ldr	r0, [pc, #28]	@ (80092ac <ct_iic_nack+0x38>)
 800928e:	f002 fe00 	bl	800be92 <HAL_GPIO_WritePin>
    ct_iic_delay();
 8009292:	f7ff ff01 	bl	8009098 <ct_iic_delay>
    CT_IIC_SCL(0);
 8009296:	2200      	movs	r2, #0
 8009298:	2102      	movs	r1, #2
 800929a:	4804      	ldr	r0, [pc, #16]	@ (80092ac <ct_iic_nack+0x38>)
 800929c:	f002 fdf9 	bl	800be92 <HAL_GPIO_WritePin>
    ct_iic_delay();
 80092a0:	f7ff fefa 	bl	8009098 <ct_iic_delay>
}
 80092a4:	bf00      	nop
 80092a6:	bd80      	pop	{r7, pc}
 80092a8:	40011c00 	.word	0x40011c00
 80092ac:	40010c00 	.word	0x40010c00

080092b0 <ct_iic_send_byte>:
 * @brief       IIC
 * @param       data: 
 * @retval      
 */
void ct_iic_send_byte(uint8_t data)
{
 80092b0:	b580      	push	{r7, lr}
 80092b2:	b084      	sub	sp, #16
 80092b4:	af00      	add	r7, sp, #0
 80092b6:	4603      	mov	r3, r0
 80092b8:	71fb      	strb	r3, [r7, #7]
    uint8_t t;
    
    for (t = 0; t < 8; t++)
 80092ba:	2300      	movs	r3, #0
 80092bc:	73fb      	strb	r3, [r7, #15]
 80092be:	e024      	b.n	800930a <ct_iic_send_byte+0x5a>
    {
        CT_IIC_SDA((data & 0x80) >> 7); /*  */
 80092c0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80092c4:	2b00      	cmp	r3, #0
 80092c6:	da06      	bge.n	80092d6 <ct_iic_send_byte+0x26>
 80092c8:	2201      	movs	r2, #1
 80092ca:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80092ce:	4815      	ldr	r0, [pc, #84]	@ (8009324 <ct_iic_send_byte+0x74>)
 80092d0:	f002 fddf 	bl	800be92 <HAL_GPIO_WritePin>
 80092d4:	e005      	b.n	80092e2 <ct_iic_send_byte+0x32>
 80092d6:	2200      	movs	r2, #0
 80092d8:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80092dc:	4811      	ldr	r0, [pc, #68]	@ (8009324 <ct_iic_send_byte+0x74>)
 80092de:	f002 fdd8 	bl	800be92 <HAL_GPIO_WritePin>
        ct_iic_delay();
 80092e2:	f7ff fed9 	bl	8009098 <ct_iic_delay>
        CT_IIC_SCL(1);
 80092e6:	2201      	movs	r2, #1
 80092e8:	2102      	movs	r1, #2
 80092ea:	480f      	ldr	r0, [pc, #60]	@ (8009328 <ct_iic_send_byte+0x78>)
 80092ec:	f002 fdd1 	bl	800be92 <HAL_GPIO_WritePin>
        ct_iic_delay();
 80092f0:	f7ff fed2 	bl	8009098 <ct_iic_delay>
        CT_IIC_SCL(0);
 80092f4:	2200      	movs	r2, #0
 80092f6:	2102      	movs	r1, #2
 80092f8:	480b      	ldr	r0, [pc, #44]	@ (8009328 <ct_iic_send_byte+0x78>)
 80092fa:	f002 fdca 	bl	800be92 <HAL_GPIO_WritePin>
        data <<= 1;     /* 1, */
 80092fe:	79fb      	ldrb	r3, [r7, #7]
 8009300:	005b      	lsls	r3, r3, #1
 8009302:	71fb      	strb	r3, [r7, #7]
    for (t = 0; t < 8; t++)
 8009304:	7bfb      	ldrb	r3, [r7, #15]
 8009306:	3301      	adds	r3, #1
 8009308:	73fb      	strb	r3, [r7, #15]
 800930a:	7bfb      	ldrb	r3, [r7, #15]
 800930c:	2b07      	cmp	r3, #7
 800930e:	d9d7      	bls.n	80092c0 <ct_iic_send_byte+0x10>
    }

    CT_IIC_SDA(1);      /* , SDA */
 8009310:	2201      	movs	r2, #1
 8009312:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8009316:	4803      	ldr	r0, [pc, #12]	@ (8009324 <ct_iic_send_byte+0x74>)
 8009318:	f002 fdbb 	bl	800be92 <HAL_GPIO_WritePin>
}
 800931c:	bf00      	nop
 800931e:	3710      	adds	r7, #16
 8009320:	46bd      	mov	sp, r7
 8009322:	bd80      	pop	{r7, pc}
 8009324:	40011c00 	.word	0x40011c00
 8009328:	40010c00 	.word	0x40010c00

0800932c <ct_iic_read_byte>:
 * @brief       IIC
 * @param       ack:  ack=1ack; ack=0nack
 * @retval      
 */
uint8_t ct_iic_read_byte(unsigned char ack)
{
 800932c:	b580      	push	{r7, lr}
 800932e:	b084      	sub	sp, #16
 8009330:	af00      	add	r7, sp, #0
 8009332:	4603      	mov	r3, r0
 8009334:	71fb      	strb	r3, [r7, #7]
    uint8_t i, receive = 0;
 8009336:	2300      	movs	r3, #0
 8009338:	73bb      	strb	r3, [r7, #14]

    for (i = 0; i < 8; i++ )    /* 1 */
 800933a:	2300      	movs	r3, #0
 800933c:	73fb      	strb	r3, [r7, #15]
 800933e:	e01e      	b.n	800937e <ct_iic_read_byte+0x52>
    {
        receive <<= 1;  /* , */
 8009340:	7bbb      	ldrb	r3, [r7, #14]
 8009342:	005b      	lsls	r3, r3, #1
 8009344:	73bb      	strb	r3, [r7, #14]
        CT_IIC_SCL(1);
 8009346:	2201      	movs	r2, #1
 8009348:	2102      	movs	r1, #2
 800934a:	4815      	ldr	r0, [pc, #84]	@ (80093a0 <ct_iic_read_byte+0x74>)
 800934c:	f002 fda1 	bl	800be92 <HAL_GPIO_WritePin>
        ct_iic_delay();
 8009350:	f7ff fea2 	bl	8009098 <ct_iic_delay>

        if (CT_READ_SDA)
 8009354:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8009358:	4812      	ldr	r0, [pc, #72]	@ (80093a4 <ct_iic_read_byte+0x78>)
 800935a:	f002 fd83 	bl	800be64 <HAL_GPIO_ReadPin>
 800935e:	4603      	mov	r3, r0
 8009360:	2b00      	cmp	r3, #0
 8009362:	d002      	beq.n	800936a <ct_iic_read_byte+0x3e>
        {
            receive++;
 8009364:	7bbb      	ldrb	r3, [r7, #14]
 8009366:	3301      	adds	r3, #1
 8009368:	73bb      	strb	r3, [r7, #14]
        }
        
        CT_IIC_SCL(0);
 800936a:	2200      	movs	r2, #0
 800936c:	2102      	movs	r1, #2
 800936e:	480c      	ldr	r0, [pc, #48]	@ (80093a0 <ct_iic_read_byte+0x74>)
 8009370:	f002 fd8f 	bl	800be92 <HAL_GPIO_WritePin>
        ct_iic_delay();
 8009374:	f7ff fe90 	bl	8009098 <ct_iic_delay>
    for (i = 0; i < 8; i++ )    /* 1 */
 8009378:	7bfb      	ldrb	r3, [r7, #15]
 800937a:	3301      	adds	r3, #1
 800937c:	73fb      	strb	r3, [r7, #15]
 800937e:	7bfb      	ldrb	r3, [r7, #15]
 8009380:	2b07      	cmp	r3, #7
 8009382:	d9dd      	bls.n	8009340 <ct_iic_read_byte+0x14>

    }

    if (!ack)
 8009384:	79fb      	ldrb	r3, [r7, #7]
 8009386:	2b00      	cmp	r3, #0
 8009388:	d102      	bne.n	8009390 <ct_iic_read_byte+0x64>
    {
        ct_iic_nack();  /* nACK */
 800938a:	f7ff ff73 	bl	8009274 <ct_iic_nack>
 800938e:	e001      	b.n	8009394 <ct_iic_read_byte+0x68>
    }
    else
    {
        ct_iic_ack();   /* ACK */
 8009390:	f7ff ff4a 	bl	8009228 <ct_iic_ack>
    }

    return receive;
 8009394:	7bbb      	ldrb	r3, [r7, #14]
}
 8009396:	4618      	mov	r0, r3
 8009398:	3710      	adds	r7, #16
 800939a:	46bd      	mov	sp, r7
 800939c:	bd80      	pop	{r7, pc}
 800939e:	bf00      	nop
 80093a0:	40010c00 	.word	0x40010c00
 80093a4:	40011c00 	.word	0x40011c00

080093a8 <ft5206_wr_reg>:
 * @param       buf : 
 * @param       len : 
 * @retval      0, ; 1, ;
 */
uint8_t ft5206_wr_reg(uint16_t reg, uint8_t *buf, uint8_t len)
{
 80093a8:	b580      	push	{r7, lr}
 80093aa:	b084      	sub	sp, #16
 80093ac:	af00      	add	r7, sp, #0
 80093ae:	4603      	mov	r3, r0
 80093b0:	6039      	str	r1, [r7, #0]
 80093b2:	80fb      	strh	r3, [r7, #6]
 80093b4:	4613      	mov	r3, r2
 80093b6:	717b      	strb	r3, [r7, #5]
    uint8_t i;
    uint8_t ret = 0;
 80093b8:	2300      	movs	r3, #0
 80093ba:	73bb      	strb	r3, [r7, #14]
    ct_iic_start();
 80093bc:	f7ff feb4 	bl	8009128 <ct_iic_start>
    ct_iic_send_byte(FT5206_CMD_WR);    /*  */
 80093c0:	2070      	movs	r0, #112	@ 0x70
 80093c2:	f7ff ff75 	bl	80092b0 <ct_iic_send_byte>
    ct_iic_wait_ack();
 80093c6:	f7ff fef3 	bl	80091b0 <ct_iic_wait_ack>
    ct_iic_send_byte(reg & 0XFF);       /* 8 */
 80093ca:	88fb      	ldrh	r3, [r7, #6]
 80093cc:	b2db      	uxtb	r3, r3
 80093ce:	4618      	mov	r0, r3
 80093d0:	f7ff ff6e 	bl	80092b0 <ct_iic_send_byte>
    ct_iic_wait_ack();
 80093d4:	f7ff feec 	bl	80091b0 <ct_iic_wait_ack>

    for (i = 0; i < len; i++)
 80093d8:	2300      	movs	r3, #0
 80093da:	73fb      	strb	r3, [r7, #15]
 80093dc:	e010      	b.n	8009400 <ft5206_wr_reg+0x58>
    {
        ct_iic_send_byte(buf[i]);       /*  */
 80093de:	7bfb      	ldrb	r3, [r7, #15]
 80093e0:	683a      	ldr	r2, [r7, #0]
 80093e2:	4413      	add	r3, r2
 80093e4:	781b      	ldrb	r3, [r3, #0]
 80093e6:	4618      	mov	r0, r3
 80093e8:	f7ff ff62 	bl	80092b0 <ct_iic_send_byte>
        ret = ct_iic_wait_ack();
 80093ec:	f7ff fee0 	bl	80091b0 <ct_iic_wait_ack>
 80093f0:	4603      	mov	r3, r0
 80093f2:	73bb      	strb	r3, [r7, #14]

        if (ret)break;
 80093f4:	7bbb      	ldrb	r3, [r7, #14]
 80093f6:	2b00      	cmp	r3, #0
 80093f8:	d107      	bne.n	800940a <ft5206_wr_reg+0x62>
    for (i = 0; i < len; i++)
 80093fa:	7bfb      	ldrb	r3, [r7, #15]
 80093fc:	3301      	adds	r3, #1
 80093fe:	73fb      	strb	r3, [r7, #15]
 8009400:	7bfa      	ldrb	r2, [r7, #15]
 8009402:	797b      	ldrb	r3, [r7, #5]
 8009404:	429a      	cmp	r2, r3
 8009406:	d3ea      	bcc.n	80093de <ft5206_wr_reg+0x36>
 8009408:	e000      	b.n	800940c <ft5206_wr_reg+0x64>
        if (ret)break;
 800940a:	bf00      	nop
    }

    ct_iic_stop();  /*  */
 800940c:	f7ff feb0 	bl	8009170 <ct_iic_stop>
    return ret;
 8009410:	7bbb      	ldrb	r3, [r7, #14]
}
 8009412:	4618      	mov	r0, r3
 8009414:	3710      	adds	r7, #16
 8009416:	46bd      	mov	sp, r7
 8009418:	bd80      	pop	{r7, pc}

0800941a <ft5206_rd_reg>:
 * @param       buf : 
 * @param       len : 
 * @retval      
 */
void ft5206_rd_reg(uint16_t reg, uint8_t *buf, uint8_t len)
{
 800941a:	b590      	push	{r4, r7, lr}
 800941c:	b085      	sub	sp, #20
 800941e:	af00      	add	r7, sp, #0
 8009420:	4603      	mov	r3, r0
 8009422:	6039      	str	r1, [r7, #0]
 8009424:	80fb      	strh	r3, [r7, #6]
 8009426:	4613      	mov	r3, r2
 8009428:	717b      	strb	r3, [r7, #5]
    uint8_t i;
    ct_iic_start();
 800942a:	f7ff fe7d 	bl	8009128 <ct_iic_start>
    ct_iic_send_byte(FT5206_CMD_WR);    /*  */
 800942e:	2070      	movs	r0, #112	@ 0x70
 8009430:	f7ff ff3e 	bl	80092b0 <ct_iic_send_byte>
    ct_iic_wait_ack();
 8009434:	f7ff febc 	bl	80091b0 <ct_iic_wait_ack>
    ct_iic_send_byte(reg & 0XFF);       /* 8 */
 8009438:	88fb      	ldrh	r3, [r7, #6]
 800943a:	b2db      	uxtb	r3, r3
 800943c:	4618      	mov	r0, r3
 800943e:	f7ff ff37 	bl	80092b0 <ct_iic_send_byte>
    ct_iic_wait_ack();
 8009442:	f7ff feb5 	bl	80091b0 <ct_iic_wait_ack>
    ct_iic_start();
 8009446:	f7ff fe6f 	bl	8009128 <ct_iic_start>
    ct_iic_send_byte(FT5206_CMD_RD);    /*  */
 800944a:	2071      	movs	r0, #113	@ 0x71
 800944c:	f7ff ff30 	bl	80092b0 <ct_iic_send_byte>
    ct_iic_wait_ack();
 8009450:	f7ff feae 	bl	80091b0 <ct_iic_wait_ack>

    for (i = 0; i < len; i++)
 8009454:	2300      	movs	r3, #0
 8009456:	73fb      	strb	r3, [r7, #15]
 8009458:	e013      	b.n	8009482 <ft5206_rd_reg+0x68>
    {
        buf[i] = ct_iic_read_byte(i == (len - 1) ? 0 : 1);  /*  */
 800945a:	7bfa      	ldrb	r2, [r7, #15]
 800945c:	797b      	ldrb	r3, [r7, #5]
 800945e:	3b01      	subs	r3, #1
 8009460:	429a      	cmp	r2, r3
 8009462:	bf14      	ite	ne
 8009464:	2301      	movne	r3, #1
 8009466:	2300      	moveq	r3, #0
 8009468:	b2db      	uxtb	r3, r3
 800946a:	4619      	mov	r1, r3
 800946c:	7bfb      	ldrb	r3, [r7, #15]
 800946e:	683a      	ldr	r2, [r7, #0]
 8009470:	18d4      	adds	r4, r2, r3
 8009472:	4608      	mov	r0, r1
 8009474:	f7ff ff5a 	bl	800932c <ct_iic_read_byte>
 8009478:	4603      	mov	r3, r0
 800947a:	7023      	strb	r3, [r4, #0]
    for (i = 0; i < len; i++)
 800947c:	7bfb      	ldrb	r3, [r7, #15]
 800947e:	3301      	adds	r3, #1
 8009480:	73fb      	strb	r3, [r7, #15]
 8009482:	7bfa      	ldrb	r2, [r7, #15]
 8009484:	797b      	ldrb	r3, [r7, #5]
 8009486:	429a      	cmp	r2, r3
 8009488:	d3e7      	bcc.n	800945a <ft5206_rd_reg+0x40>
    }

    ct_iic_stop();  /*  */
 800948a:	f7ff fe71 	bl	8009170 <ct_iic_stop>
}
 800948e:	bf00      	nop
 8009490:	3714      	adds	r7, #20
 8009492:	46bd      	mov	sp, r7
 8009494:	bd90      	pop	{r4, r7, pc}
	...

08009498 <ft5206_init>:
 * @brief       FT5206
 * @param       
 * @retval      0, ; 1, ;
 */
uint8_t ft5206_init(void)
{
 8009498:	b580      	push	{r7, lr}
 800949a:	b088      	sub	sp, #32
 800949c:	af00      	add	r7, sp, #0
    GPIO_InitTypeDef gpio_init_struct;
    uint8_t temp[2];

    FT5206_RST_GPIO_CLK_ENABLE();   /* RST */
 800949e:	4b4a      	ldr	r3, [pc, #296]	@ (80095c8 <ft5206_init+0x130>)
 80094a0:	699b      	ldr	r3, [r3, #24]
 80094a2:	4a49      	ldr	r2, [pc, #292]	@ (80095c8 <ft5206_init+0x130>)
 80094a4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80094a8:	6193      	str	r3, [r2, #24]
 80094aa:	4b47      	ldr	r3, [pc, #284]	@ (80095c8 <ft5206_init+0x130>)
 80094ac:	699b      	ldr	r3, [r3, #24]
 80094ae:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80094b2:	60bb      	str	r3, [r7, #8]
 80094b4:	68bb      	ldr	r3, [r7, #8]
    FT5206_INT_GPIO_CLK_ENABLE();   /* INT */
 80094b6:	4b44      	ldr	r3, [pc, #272]	@ (80095c8 <ft5206_init+0x130>)
 80094b8:	699b      	ldr	r3, [r3, #24]
 80094ba:	4a43      	ldr	r2, [pc, #268]	@ (80095c8 <ft5206_init+0x130>)
 80094bc:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80094c0:	6193      	str	r3, [r2, #24]
 80094c2:	4b41      	ldr	r3, [pc, #260]	@ (80095c8 <ft5206_init+0x130>)
 80094c4:	699b      	ldr	r3, [r3, #24]
 80094c6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80094ca:	607b      	str	r3, [r7, #4]
 80094cc:	687b      	ldr	r3, [r7, #4]

    gpio_init_struct.Pin = FT5206_RST_GPIO_PIN;
 80094ce:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 80094d2:	613b      	str	r3, [r7, #16]
    gpio_init_struct.Mode = GPIO_MODE_OUTPUT_PP;            /*  */
 80094d4:	2301      	movs	r3, #1
 80094d6:	617b      	str	r3, [r7, #20]
    gpio_init_struct.Pull = GPIO_PULLUP;                    /*  */
 80094d8:	2301      	movs	r3, #1
 80094da:	61bb      	str	r3, [r7, #24]
    gpio_init_struct.Speed = GPIO_SPEED_FREQ_HIGH;          /*  */
 80094dc:	2303      	movs	r3, #3
 80094de:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(FT5206_RST_GPIO_PORT, &gpio_init_struct); /* RST */
 80094e0:	f107 0310 	add.w	r3, r7, #16
 80094e4:	4619      	mov	r1, r3
 80094e6:	4839      	ldr	r0, [pc, #228]	@ (80095cc <ft5206_init+0x134>)
 80094e8:	f002 fb28 	bl	800bb3c <HAL_GPIO_Init>

    gpio_init_struct.Pin = FT5206_INT_GPIO_PIN;
 80094ec:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80094f0:	613b      	str	r3, [r7, #16]
    gpio_init_struct.Mode = GPIO_MODE_INPUT;                /*  */
 80094f2:	2300      	movs	r3, #0
 80094f4:	617b      	str	r3, [r7, #20]
    gpio_init_struct.Pull = GPIO_PULLUP;                    /*  */
 80094f6:	2301      	movs	r3, #1
 80094f8:	61bb      	str	r3, [r7, #24]
    gpio_init_struct.Speed = GPIO_SPEED_FREQ_HIGH;          /*  */
 80094fa:	2303      	movs	r3, #3
 80094fc:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(FT5206_INT_GPIO_PORT, &gpio_init_struct); /* INT */
 80094fe:	f107 0310 	add.w	r3, r7, #16
 8009502:	4619      	mov	r1, r3
 8009504:	4831      	ldr	r0, [pc, #196]	@ (80095cc <ft5206_init+0x134>)
 8009506:	f002 fb19 	bl	800bb3c <HAL_GPIO_Init>

    ct_iic_init();      /* I2C */
 800950a:	f7ff fdcd 	bl	80090a8 <ct_iic_init>
    FT5206_RST(0);      /*  */
 800950e:	2200      	movs	r2, #0
 8009510:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8009514:	482d      	ldr	r0, [pc, #180]	@ (80095cc <ft5206_init+0x134>)
 8009516:	f002 fcbc 	bl	800be92 <HAL_GPIO_WritePin>
    delay_ms(20);
 800951a:	2014      	movs	r0, #20
 800951c:	f005 fbb4 	bl	800ec88 <delay_ms>
    FT5206_RST(1);      /*  */
 8009520:	2201      	movs	r2, #1
 8009522:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8009526:	4829      	ldr	r0, [pc, #164]	@ (80095cc <ft5206_init+0x134>)
 8009528:	f002 fcb3 	bl	800be92 <HAL_GPIO_WritePin>
    delay_ms(50);
 800952c:	2032      	movs	r0, #50	@ 0x32
 800952e:	f005 fbab 	bl	800ec88 <delay_ms>
    temp[0] = 0;
 8009532:	2300      	movs	r3, #0
 8009534:	733b      	strb	r3, [r7, #12]
    ft5206_wr_reg(FT5206_DEVIDE_MODE, temp, 1);     /*  */
 8009536:	f107 030c 	add.w	r3, r7, #12
 800953a:	2201      	movs	r2, #1
 800953c:	4619      	mov	r1, r3
 800953e:	2000      	movs	r0, #0
 8009540:	f7ff ff32 	bl	80093a8 <ft5206_wr_reg>
    ft5206_wr_reg(FT5206_ID_G_MODE, temp, 1);       /*  */
 8009544:	f107 030c 	add.w	r3, r7, #12
 8009548:	2201      	movs	r2, #1
 800954a:	4619      	mov	r1, r3
 800954c:	20a4      	movs	r0, #164	@ 0xa4
 800954e:	f7ff ff2b 	bl	80093a8 <ft5206_wr_reg>
    temp[0] = 22;                                   /* 22 */
 8009552:	2316      	movs	r3, #22
 8009554:	733b      	strb	r3, [r7, #12]
    ft5206_wr_reg(FT5206_ID_G_THGROUP, temp, 1);    /*  */
 8009556:	f107 030c 	add.w	r3, r7, #12
 800955a:	2201      	movs	r2, #1
 800955c:	4619      	mov	r1, r3
 800955e:	2080      	movs	r0, #128	@ 0x80
 8009560:	f7ff ff22 	bl	80093a8 <ft5206_wr_reg>
    temp[0] = 12;                                   /* 1214 */
 8009564:	230c      	movs	r3, #12
 8009566:	733b      	strb	r3, [r7, #12]
    ft5206_wr_reg(FT5206_ID_G_PERIODACTIVE, temp, 1);
 8009568:	f107 030c 	add.w	r3, r7, #12
 800956c:	2201      	movs	r2, #1
 800956e:	4619      	mov	r1, r3
 8009570:	2088      	movs	r0, #136	@ 0x88
 8009572:	f7ff ff19 	bl	80093a8 <ft5206_wr_reg>
    
    /* 0x3003 */
    ft5206_rd_reg(FT5206_ID_G_LIB_VERSION, &temp[0], 2);
 8009576:	f107 030c 	add.w	r3, r7, #12
 800957a:	2202      	movs	r2, #2
 800957c:	4619      	mov	r1, r3
 800957e:	20a1      	movs	r0, #161	@ 0xa1
 8009580:	f7ff ff4b 	bl	800941a <ft5206_rd_reg>

    if ((temp[0] == 0X30 && temp[1] == 0X03) || temp[1] == 0X01 || temp[1] == 0X02 || (temp[0] == 0x0 && temp[1] == 0X0))   /* :0X3003/0X0001/0X0002/CST340 */
 8009584:	7b3b      	ldrb	r3, [r7, #12]
 8009586:	2b30      	cmp	r3, #48	@ 0x30
 8009588:	d102      	bne.n	8009590 <ft5206_init+0xf8>
 800958a:	7b7b      	ldrb	r3, [r7, #13]
 800958c:	2b03      	cmp	r3, #3
 800958e:	d00b      	beq.n	80095a8 <ft5206_init+0x110>
 8009590:	7b7b      	ldrb	r3, [r7, #13]
 8009592:	2b01      	cmp	r3, #1
 8009594:	d008      	beq.n	80095a8 <ft5206_init+0x110>
 8009596:	7b7b      	ldrb	r3, [r7, #13]
 8009598:	2b02      	cmp	r3, #2
 800959a:	d005      	beq.n	80095a8 <ft5206_init+0x110>
 800959c:	7b3b      	ldrb	r3, [r7, #12]
 800959e:	2b00      	cmp	r3, #0
 80095a0:	d10c      	bne.n	80095bc <ft5206_init+0x124>
 80095a2:	7b7b      	ldrb	r3, [r7, #13]
 80095a4:	2b00      	cmp	r3, #0
 80095a6:	d109      	bne.n	80095bc <ft5206_init+0x124>
    {
        printf("CTP ID:%x\r\n", ((uint16_t)temp[0] << 8) + temp[1]);
 80095a8:	7b3b      	ldrb	r3, [r7, #12]
 80095aa:	021b      	lsls	r3, r3, #8
 80095ac:	7b7a      	ldrb	r2, [r7, #13]
 80095ae:	4413      	add	r3, r2
 80095b0:	4619      	mov	r1, r3
 80095b2:	4807      	ldr	r0, [pc, #28]	@ (80095d0 <ft5206_init+0x138>)
 80095b4:	f006 fb2a 	bl	800fc0c <iprintf>
        return 0;
 80095b8:	2300      	movs	r3, #0
 80095ba:	e000      	b.n	80095be <ft5206_init+0x126>
    }

    return 1;
 80095bc:	2301      	movs	r3, #1
}
 80095be:	4618      	mov	r0, r3
 80095c0:	3720      	adds	r7, #32
 80095c2:	46bd      	mov	sp, r7
 80095c4:	bd80      	pop	{r7, pc}
 80095c6:	bf00      	nop
 80095c8:	40021000 	.word	0x40021000
 80095cc:	40011c00 	.word	0x40011c00
 80095d0:	080135d0 	.word	0x080135d0

080095d4 <ft5206_scan>:
 * @retval      
 *   @arg       0, ;
 *   @arg       1, ;
 */
uint8_t ft5206_scan(uint8_t mode)
{
 80095d4:	b580      	push	{r7, lr}
 80095d6:	b086      	sub	sp, #24
 80095d8:	af00      	add	r7, sp, #0
 80095da:	4603      	mov	r3, r0
 80095dc:	71fb      	strb	r3, [r7, #7]
    uint8_t sta = 0;
 80095de:	2300      	movs	r3, #0
 80095e0:	74fb      	strb	r3, [r7, #19]
    uint8_t buf[4];
    uint8_t i = 0;
 80095e2:	2300      	movs	r3, #0
 80095e4:	75fb      	strb	r3, [r7, #23]
    uint8_t res = 0;
 80095e6:	2300      	movs	r3, #0
 80095e8:	75bb      	strb	r3, [r7, #22]
    uint16_t temp;
    static uint8_t t = 0;   /* ,CPU */
    
    t++;
 80095ea:	4b80      	ldr	r3, [pc, #512]	@ (80097ec <ft5206_scan+0x218>)
 80095ec:	781b      	ldrb	r3, [r3, #0]
 80095ee:	3301      	adds	r3, #1
 80095f0:	b2da      	uxtb	r2, r3
 80095f2:	4b7e      	ldr	r3, [pc, #504]	@ (80097ec <ft5206_scan+0x218>)
 80095f4:	701a      	strb	r2, [r3, #0]
    
    if ((t % 10) == 0 || t < 10)   /* ,10CTP_Scan1,CPU */
 80095f6:	4b7d      	ldr	r3, [pc, #500]	@ (80097ec <ft5206_scan+0x218>)
 80095f8:	781a      	ldrb	r2, [r3, #0]
 80095fa:	4b7d      	ldr	r3, [pc, #500]	@ (80097f0 <ft5206_scan+0x21c>)
 80095fc:	fba3 1302 	umull	r1, r3, r3, r2
 8009600:	08d9      	lsrs	r1, r3, #3
 8009602:	460b      	mov	r3, r1
 8009604:	009b      	lsls	r3, r3, #2
 8009606:	440b      	add	r3, r1
 8009608:	005b      	lsls	r3, r3, #1
 800960a:	1ad3      	subs	r3, r2, r3
 800960c:	b2db      	uxtb	r3, r3
 800960e:	2b00      	cmp	r3, #0
 8009610:	d004      	beq.n	800961c <ft5206_scan+0x48>
 8009612:	4b76      	ldr	r3, [pc, #472]	@ (80097ec <ft5206_scan+0x218>)
 8009614:	781b      	ldrb	r3, [r3, #0]
 8009616:	2b09      	cmp	r3, #9
 8009618:	f200 80b8 	bhi.w	800978c <ft5206_scan+0x1b8>
    {
        ft5206_rd_reg(FT5206_REG_NUM_FINGER, &sta, 1);  /*  */
 800961c:	f107 0313 	add.w	r3, r7, #19
 8009620:	2201      	movs	r2, #1
 8009622:	4619      	mov	r1, r3
 8009624:	2002      	movs	r0, #2
 8009626:	f7ff fef8 	bl	800941a <ft5206_rd_reg>

        if ((sta & 0XF) && ((sta & 0XF) < 6))
 800962a:	7cfb      	ldrb	r3, [r7, #19]
 800962c:	f003 030f 	and.w	r3, r3, #15
 8009630:	2b00      	cmp	r3, #0
 8009632:	f000 80ab 	beq.w	800978c <ft5206_scan+0x1b8>
 8009636:	7cfb      	ldrb	r3, [r7, #19]
 8009638:	f003 030f 	and.w	r3, r3, #15
 800963c:	2b05      	cmp	r3, #5
 800963e:	f300 80a5 	bgt.w	800978c <ft5206_scan+0x1b8>
        {
            temp = 0XFFFF << (sta & 0XF);           /* 1,tp_dev.sta */
 8009642:	7cfb      	ldrb	r3, [r7, #19]
 8009644:	f003 030f 	and.w	r3, r3, #15
 8009648:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800964c:	fa02 f303 	lsl.w	r3, r2, r3
 8009650:	82bb      	strh	r3, [r7, #20]
            tp_dev.sta = (~temp) | TP_PRES_DOWN | TP_CATH_PRES;
 8009652:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 8009656:	43db      	mvns	r3, r3
 8009658:	b21b      	sxth	r3, r3
 800965a:	ea6f 4383 	mvn.w	r3, r3, lsl #18
 800965e:	ea6f 4393 	mvn.w	r3, r3, lsr #18
 8009662:	b21b      	sxth	r3, r3
 8009664:	b29a      	uxth	r2, r3
 8009666:	4b63      	ldr	r3, [pc, #396]	@ (80097f4 <ft5206_scan+0x220>)
 8009668:	869a      	strh	r2, [r3, #52]	@ 0x34

            delay_ms(4);    /*  */
 800966a:	2004      	movs	r0, #4
 800966c:	f005 fb0c 	bl	800ec88 <delay_ms>

            for (i = 0; i < 5; i++)
 8009670:	2300      	movs	r3, #0
 8009672:	75fb      	strb	r3, [r7, #23]
 8009674:	e078      	b.n	8009768 <ft5206_scan+0x194>
            {
                if (tp_dev.sta & (1 << i))          /* ? */
 8009676:	4b5f      	ldr	r3, [pc, #380]	@ (80097f4 <ft5206_scan+0x220>)
 8009678:	8e9b      	ldrh	r3, [r3, #52]	@ 0x34
 800967a:	461a      	mov	r2, r3
 800967c:	7dfb      	ldrb	r3, [r7, #23]
 800967e:	fa42 f303 	asr.w	r3, r2, r3
 8009682:	f003 0301 	and.w	r3, r3, #1
 8009686:	2b00      	cmp	r3, #0
 8009688:	d06b      	beq.n	8009762 <ft5206_scan+0x18e>
                {
                    ft5206_rd_reg(FT5206_TPX_TBL[i], buf, 4);   /* XY */
 800968a:	7dfb      	ldrb	r3, [r7, #23]
 800968c:	4a5a      	ldr	r2, [pc, #360]	@ (80097f8 <ft5206_scan+0x224>)
 800968e:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8009692:	f107 010c 	add.w	r1, r7, #12
 8009696:	2204      	movs	r2, #4
 8009698:	4618      	mov	r0, r3
 800969a:	f7ff febe 	bl	800941a <ft5206_rd_reg>

                    if (tp_dev.touchtype & 0X01)    /*  */
 800969e:	4b55      	ldr	r3, [pc, #340]	@ (80097f4 <ft5206_scan+0x220>)
 80096a0:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80096a4:	f003 0301 	and.w	r3, r3, #1
 80096a8:	2b00      	cmp	r3, #0
 80096aa:	d020      	beq.n	80096ee <ft5206_scan+0x11a>
                    {
                        tp_dev.y[i] = ((uint16_t)(buf[0] & 0X0F) << 8) + buf[1];
 80096ac:	7b3b      	ldrb	r3, [r7, #12]
 80096ae:	021b      	lsls	r3, r3, #8
 80096b0:	b29b      	uxth	r3, r3
 80096b2:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 80096b6:	b29a      	uxth	r2, r3
 80096b8:	7b7b      	ldrb	r3, [r7, #13]
 80096ba:	4619      	mov	r1, r3
 80096bc:	7dfb      	ldrb	r3, [r7, #23]
 80096be:	440a      	add	r2, r1
 80096c0:	b291      	uxth	r1, r2
 80096c2:	4a4c      	ldr	r2, [pc, #304]	@ (80097f4 <ft5206_scan+0x220>)
 80096c4:	3310      	adds	r3, #16
 80096c6:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
                        tp_dev.x[i] = ((uint16_t)(buf[2] & 0X0F) << 8) + buf[3];
 80096ca:	7bbb      	ldrb	r3, [r7, #14]
 80096cc:	021b      	lsls	r3, r3, #8
 80096ce:	b29b      	uxth	r3, r3
 80096d0:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 80096d4:	b29a      	uxth	r2, r3
 80096d6:	7bfb      	ldrb	r3, [r7, #15]
 80096d8:	4619      	mov	r1, r3
 80096da:	7dfb      	ldrb	r3, [r7, #23]
 80096dc:	440a      	add	r2, r1
 80096de:	b291      	uxth	r1, r2
 80096e0:	4a44      	ldr	r2, [pc, #272]	@ (80097f4 <ft5206_scan+0x220>)
 80096e2:	3304      	adds	r3, #4
 80096e4:	005b      	lsls	r3, r3, #1
 80096e6:	4413      	add	r3, r2
 80096e8:	460a      	mov	r2, r1
 80096ea:	809a      	strh	r2, [r3, #4]
 80096ec:	e022      	b.n	8009734 <ft5206_scan+0x160>
                    }
                    else
                    {
                        tp_dev.x[i] = lcddev.width - (((uint16_t)(buf[0] & 0X0F) << 8) + buf[1]);
 80096ee:	4b43      	ldr	r3, [pc, #268]	@ (80097fc <ft5206_scan+0x228>)
 80096f0:	8819      	ldrh	r1, [r3, #0]
 80096f2:	7b3b      	ldrb	r3, [r7, #12]
 80096f4:	021b      	lsls	r3, r3, #8
 80096f6:	b29b      	uxth	r3, r3
 80096f8:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 80096fc:	b29b      	uxth	r3, r3
 80096fe:	7b7a      	ldrb	r2, [r7, #13]
 8009700:	4413      	add	r3, r2
 8009702:	b29a      	uxth	r2, r3
 8009704:	7dfb      	ldrb	r3, [r7, #23]
 8009706:	1a8a      	subs	r2, r1, r2
 8009708:	b291      	uxth	r1, r2
 800970a:	4a3a      	ldr	r2, [pc, #232]	@ (80097f4 <ft5206_scan+0x220>)
 800970c:	3304      	adds	r3, #4
 800970e:	005b      	lsls	r3, r3, #1
 8009710:	4413      	add	r3, r2
 8009712:	460a      	mov	r2, r1
 8009714:	809a      	strh	r2, [r3, #4]
                        tp_dev.y[i] = ((uint16_t)(buf[2] & 0X0F) << 8) + buf[3];
 8009716:	7bbb      	ldrb	r3, [r7, #14]
 8009718:	021b      	lsls	r3, r3, #8
 800971a:	b29b      	uxth	r3, r3
 800971c:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 8009720:	b29a      	uxth	r2, r3
 8009722:	7bfb      	ldrb	r3, [r7, #15]
 8009724:	4619      	mov	r1, r3
 8009726:	7dfb      	ldrb	r3, [r7, #23]
 8009728:	440a      	add	r2, r1
 800972a:	b291      	uxth	r1, r2
 800972c:	4a31      	ldr	r2, [pc, #196]	@ (80097f4 <ft5206_scan+0x220>)
 800972e:	3310      	adds	r3, #16
 8009730:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
                    }

                    if ((buf[0] & 0XF0) != 0X80)tp_dev.x[i] = tp_dev.y[i] = 0; /* contact */
 8009734:	7b3b      	ldrb	r3, [r7, #12]
 8009736:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800973a:	2b80      	cmp	r3, #128	@ 0x80
 800973c:	d011      	beq.n	8009762 <ft5206_scan+0x18e>
 800973e:	7dfb      	ldrb	r3, [r7, #23]
 8009740:	492c      	ldr	r1, [pc, #176]	@ (80097f4 <ft5206_scan+0x220>)
 8009742:	f103 0210 	add.w	r2, r3, #16
 8009746:	2000      	movs	r0, #0
 8009748:	f821 0012 	strh.w	r0, [r1, r2, lsl #1]
 800974c:	7dfa      	ldrb	r2, [r7, #23]
 800974e:	4929      	ldr	r1, [pc, #164]	@ (80097f4 <ft5206_scan+0x220>)
 8009750:	3310      	adds	r3, #16
 8009752:	f831 0013 	ldrh.w	r0, [r1, r3, lsl #1]
 8009756:	4927      	ldr	r1, [pc, #156]	@ (80097f4 <ft5206_scan+0x220>)
 8009758:	1d13      	adds	r3, r2, #4
 800975a:	005b      	lsls	r3, r3, #1
 800975c:	440b      	add	r3, r1
 800975e:	4602      	mov	r2, r0
 8009760:	809a      	strh	r2, [r3, #4]
            for (i = 0; i < 5; i++)
 8009762:	7dfb      	ldrb	r3, [r7, #23]
 8009764:	3301      	adds	r3, #1
 8009766:	75fb      	strb	r3, [r7, #23]
 8009768:	7dfb      	ldrb	r3, [r7, #23]
 800976a:	2b04      	cmp	r3, #4
 800976c:	d983      	bls.n	8009676 <ft5206_scan+0xa2>

                    //printf("x[%d]:%d,y[%d]:%d\r\n", i, tp_dev.x[i], i, tp_dev.y[i]);
                }
            }

            res = 1;
 800976e:	2301      	movs	r3, #1
 8009770:	75bb      	strb	r3, [r7, #22]

            if (tp_dev.x[0] == 0 && tp_dev.y[0] == 0)sta = 0;   /* 0, */
 8009772:	4b20      	ldr	r3, [pc, #128]	@ (80097f4 <ft5206_scan+0x220>)
 8009774:	899b      	ldrh	r3, [r3, #12]
 8009776:	2b00      	cmp	r3, #0
 8009778:	d105      	bne.n	8009786 <ft5206_scan+0x1b2>
 800977a:	4b1e      	ldr	r3, [pc, #120]	@ (80097f4 <ft5206_scan+0x220>)
 800977c:	8c1b      	ldrh	r3, [r3, #32]
 800977e:	2b00      	cmp	r3, #0
 8009780:	d101      	bne.n	8009786 <ft5206_scan+0x1b2>
 8009782:	2300      	movs	r3, #0
 8009784:	74fb      	strb	r3, [r7, #19]

            t = 0;  /* ,10, */
 8009786:	4b19      	ldr	r3, [pc, #100]	@ (80097ec <ft5206_scan+0x218>)
 8009788:	2200      	movs	r2, #0
 800978a:	701a      	strb	r2, [r3, #0]
        }
    }

    if ((sta & 0X1F) == 0)  /*  */
 800978c:	7cfb      	ldrb	r3, [r7, #19]
 800978e:	f003 031f 	and.w	r3, r3, #31
 8009792:	2b00      	cmp	r3, #0
 8009794:	d11d      	bne.n	80097d2 <ft5206_scan+0x1fe>
    {
        if (tp_dev.sta & TP_PRES_DOWN)      /*  */
 8009796:	4b17      	ldr	r3, [pc, #92]	@ (80097f4 <ft5206_scan+0x220>)
 8009798:	8e9b      	ldrh	r3, [r3, #52]	@ 0x34
 800979a:	b21b      	sxth	r3, r3
 800979c:	2b00      	cmp	r3, #0
 800979e:	da07      	bge.n	80097b0 <ft5206_scan+0x1dc>
        {
            tp_dev.sta &= ~TP_PRES_DOWN;    /*  */
 80097a0:	4b14      	ldr	r3, [pc, #80]	@ (80097f4 <ft5206_scan+0x220>)
 80097a2:	8e9b      	ldrh	r3, [r3, #52]	@ 0x34
 80097a4:	f3c3 030e 	ubfx	r3, r3, #0, #15
 80097a8:	b29a      	uxth	r2, r3
 80097aa:	4b12      	ldr	r3, [pc, #72]	@ (80097f4 <ft5206_scan+0x220>)
 80097ac:	869a      	strh	r2, [r3, #52]	@ 0x34
 80097ae:	e010      	b.n	80097d2 <ft5206_scan+0x1fe>
        }
        else    /*  */
        {
            tp_dev.x[0] = 0xffff;
 80097b0:	4b10      	ldr	r3, [pc, #64]	@ (80097f4 <ft5206_scan+0x220>)
 80097b2:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80097b6:	819a      	strh	r2, [r3, #12]
            tp_dev.y[0] = 0xffff;
 80097b8:	4b0e      	ldr	r3, [pc, #56]	@ (80097f4 <ft5206_scan+0x220>)
 80097ba:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80097be:	841a      	strh	r2, [r3, #32]
            tp_dev.sta &= 0XE000;           /*  */
 80097c0:	4b0c      	ldr	r3, [pc, #48]	@ (80097f4 <ft5206_scan+0x220>)
 80097c2:	8e9b      	ldrh	r3, [r3, #52]	@ 0x34
 80097c4:	f423 53ff 	bic.w	r3, r3, #8160	@ 0x1fe0
 80097c8:	f023 031f 	bic.w	r3, r3, #31
 80097cc:	b29a      	uxth	r2, r3
 80097ce:	4b09      	ldr	r3, [pc, #36]	@ (80097f4 <ft5206_scan+0x220>)
 80097d0:	869a      	strh	r2, [r3, #52]	@ 0x34
        }
    }

    if (t > 240)t = 10; /* 10 */
 80097d2:	4b06      	ldr	r3, [pc, #24]	@ (80097ec <ft5206_scan+0x218>)
 80097d4:	781b      	ldrb	r3, [r3, #0]
 80097d6:	2bf0      	cmp	r3, #240	@ 0xf0
 80097d8:	d902      	bls.n	80097e0 <ft5206_scan+0x20c>
 80097da:	4b04      	ldr	r3, [pc, #16]	@ (80097ec <ft5206_scan+0x218>)
 80097dc:	220a      	movs	r2, #10
 80097de:	701a      	strb	r2, [r3, #0]

    return res;
 80097e0:	7dbb      	ldrb	r3, [r7, #22]
}
 80097e2:	4618      	mov	r0, r3
 80097e4:	3718      	adds	r7, #24
 80097e6:	46bd      	mov	sp, r7
 80097e8:	bd80      	pop	{r7, pc}
 80097ea:	bf00      	nop
 80097ec:	20000a6e 	.word	0x20000a6e
 80097f0:	cccccccd 	.word	0xcccccccd
 80097f4:	20000024 	.word	0x20000024
 80097f8:	08016658 	.word	0x08016658
 80097fc:	20000a60 	.word	0x20000a60

08009800 <gt9xxx_wr_reg>:
 * @param       buf : 
 * @param       len : 
 * @retval      0, ; 1, ;
 */
uint8_t gt9xxx_wr_reg(uint16_t reg, uint8_t *buf, uint8_t len)
{
 8009800:	b580      	push	{r7, lr}
 8009802:	b084      	sub	sp, #16
 8009804:	af00      	add	r7, sp, #0
 8009806:	4603      	mov	r3, r0
 8009808:	6039      	str	r1, [r7, #0]
 800980a:	80fb      	strh	r3, [r7, #6]
 800980c:	4613      	mov	r3, r2
 800980e:	717b      	strb	r3, [r7, #5]
    uint8_t i;
    uint8_t ret = 0;
 8009810:	2300      	movs	r3, #0
 8009812:	73bb      	strb	r3, [r7, #14]
    ct_iic_start();
 8009814:	f7ff fc88 	bl	8009128 <ct_iic_start>
    ct_iic_send_byte(GT9XXX_CMD_WR);    /*  */
 8009818:	2028      	movs	r0, #40	@ 0x28
 800981a:	f7ff fd49 	bl	80092b0 <ct_iic_send_byte>
    ct_iic_wait_ack();
 800981e:	f7ff fcc7 	bl	80091b0 <ct_iic_wait_ack>
    ct_iic_send_byte(reg >> 8);         /* 8 */
 8009822:	88fb      	ldrh	r3, [r7, #6]
 8009824:	0a1b      	lsrs	r3, r3, #8
 8009826:	b29b      	uxth	r3, r3
 8009828:	b2db      	uxtb	r3, r3
 800982a:	4618      	mov	r0, r3
 800982c:	f7ff fd40 	bl	80092b0 <ct_iic_send_byte>
    ct_iic_wait_ack();
 8009830:	f7ff fcbe 	bl	80091b0 <ct_iic_wait_ack>
    ct_iic_send_byte(reg & 0XFF);       /* 8 */
 8009834:	88fb      	ldrh	r3, [r7, #6]
 8009836:	b2db      	uxtb	r3, r3
 8009838:	4618      	mov	r0, r3
 800983a:	f7ff fd39 	bl	80092b0 <ct_iic_send_byte>
    ct_iic_wait_ack();
 800983e:	f7ff fcb7 	bl	80091b0 <ct_iic_wait_ack>

    for (i = 0; i < len; i++)
 8009842:	2300      	movs	r3, #0
 8009844:	73fb      	strb	r3, [r7, #15]
 8009846:	e010      	b.n	800986a <gt9xxx_wr_reg+0x6a>
    {
        ct_iic_send_byte(buf[i]);       /*  */
 8009848:	7bfb      	ldrb	r3, [r7, #15]
 800984a:	683a      	ldr	r2, [r7, #0]
 800984c:	4413      	add	r3, r2
 800984e:	781b      	ldrb	r3, [r3, #0]
 8009850:	4618      	mov	r0, r3
 8009852:	f7ff fd2d 	bl	80092b0 <ct_iic_send_byte>
        ret = ct_iic_wait_ack();
 8009856:	f7ff fcab 	bl	80091b0 <ct_iic_wait_ack>
 800985a:	4603      	mov	r3, r0
 800985c:	73bb      	strb	r3, [r7, #14]

        if (ret)break;
 800985e:	7bbb      	ldrb	r3, [r7, #14]
 8009860:	2b00      	cmp	r3, #0
 8009862:	d107      	bne.n	8009874 <gt9xxx_wr_reg+0x74>
    for (i = 0; i < len; i++)
 8009864:	7bfb      	ldrb	r3, [r7, #15]
 8009866:	3301      	adds	r3, #1
 8009868:	73fb      	strb	r3, [r7, #15]
 800986a:	7bfa      	ldrb	r2, [r7, #15]
 800986c:	797b      	ldrb	r3, [r7, #5]
 800986e:	429a      	cmp	r2, r3
 8009870:	d3ea      	bcc.n	8009848 <gt9xxx_wr_reg+0x48>
 8009872:	e000      	b.n	8009876 <gt9xxx_wr_reg+0x76>
        if (ret)break;
 8009874:	bf00      	nop
    }

    ct_iic_stop();  /*  */
 8009876:	f7ff fc7b 	bl	8009170 <ct_iic_stop>
    return ret;
 800987a:	7bbb      	ldrb	r3, [r7, #14]
}
 800987c:	4618      	mov	r0, r3
 800987e:	3710      	adds	r7, #16
 8009880:	46bd      	mov	sp, r7
 8009882:	bd80      	pop	{r7, pc}

08009884 <gt9xxx_rd_reg>:
 * @param       buf : 
 * @param       len : 
 * @retval      
 */
void gt9xxx_rd_reg(uint16_t reg, uint8_t *buf, uint8_t len)
{
 8009884:	b590      	push	{r4, r7, lr}
 8009886:	b085      	sub	sp, #20
 8009888:	af00      	add	r7, sp, #0
 800988a:	4603      	mov	r3, r0
 800988c:	6039      	str	r1, [r7, #0]
 800988e:	80fb      	strh	r3, [r7, #6]
 8009890:	4613      	mov	r3, r2
 8009892:	717b      	strb	r3, [r7, #5]
    uint8_t i;
    ct_iic_start();
 8009894:	f7ff fc48 	bl	8009128 <ct_iic_start>
    ct_iic_send_byte(GT9XXX_CMD_WR);    /*  */
 8009898:	2028      	movs	r0, #40	@ 0x28
 800989a:	f7ff fd09 	bl	80092b0 <ct_iic_send_byte>
    ct_iic_wait_ack();
 800989e:	f7ff fc87 	bl	80091b0 <ct_iic_wait_ack>
    ct_iic_send_byte(reg >> 8);         /* 8 */
 80098a2:	88fb      	ldrh	r3, [r7, #6]
 80098a4:	0a1b      	lsrs	r3, r3, #8
 80098a6:	b29b      	uxth	r3, r3
 80098a8:	b2db      	uxtb	r3, r3
 80098aa:	4618      	mov	r0, r3
 80098ac:	f7ff fd00 	bl	80092b0 <ct_iic_send_byte>
    ct_iic_wait_ack();
 80098b0:	f7ff fc7e 	bl	80091b0 <ct_iic_wait_ack>
    ct_iic_send_byte(reg & 0XFF);       /* 8 */
 80098b4:	88fb      	ldrh	r3, [r7, #6]
 80098b6:	b2db      	uxtb	r3, r3
 80098b8:	4618      	mov	r0, r3
 80098ba:	f7ff fcf9 	bl	80092b0 <ct_iic_send_byte>
    ct_iic_wait_ack();
 80098be:	f7ff fc77 	bl	80091b0 <ct_iic_wait_ack>
    ct_iic_start();
 80098c2:	f7ff fc31 	bl	8009128 <ct_iic_start>
    ct_iic_send_byte(GT9XXX_CMD_RD);    /*  */
 80098c6:	2029      	movs	r0, #41	@ 0x29
 80098c8:	f7ff fcf2 	bl	80092b0 <ct_iic_send_byte>
    ct_iic_wait_ack();
 80098cc:	f7ff fc70 	bl	80091b0 <ct_iic_wait_ack>

    for (i = 0; i < len; i++)
 80098d0:	2300      	movs	r3, #0
 80098d2:	73fb      	strb	r3, [r7, #15]
 80098d4:	e013      	b.n	80098fe <gt9xxx_rd_reg+0x7a>
    {
        buf[i] = ct_iic_read_byte(i == (len - 1) ? 0 : 1);  /*  */
 80098d6:	7bfa      	ldrb	r2, [r7, #15]
 80098d8:	797b      	ldrb	r3, [r7, #5]
 80098da:	3b01      	subs	r3, #1
 80098dc:	429a      	cmp	r2, r3
 80098de:	bf14      	ite	ne
 80098e0:	2301      	movne	r3, #1
 80098e2:	2300      	moveq	r3, #0
 80098e4:	b2db      	uxtb	r3, r3
 80098e6:	4619      	mov	r1, r3
 80098e8:	7bfb      	ldrb	r3, [r7, #15]
 80098ea:	683a      	ldr	r2, [r7, #0]
 80098ec:	18d4      	adds	r4, r2, r3
 80098ee:	4608      	mov	r0, r1
 80098f0:	f7ff fd1c 	bl	800932c <ct_iic_read_byte>
 80098f4:	4603      	mov	r3, r0
 80098f6:	7023      	strb	r3, [r4, #0]
    for (i = 0; i < len; i++)
 80098f8:	7bfb      	ldrb	r3, [r7, #15]
 80098fa:	3301      	adds	r3, #1
 80098fc:	73fb      	strb	r3, [r7, #15]
 80098fe:	7bfa      	ldrb	r2, [r7, #15]
 8009900:	797b      	ldrb	r3, [r7, #5]
 8009902:	429a      	cmp	r2, r3
 8009904:	d3e7      	bcc.n	80098d6 <gt9xxx_rd_reg+0x52>
    }

    ct_iic_stop();  /*  */
 8009906:	f7ff fc33 	bl	8009170 <ct_iic_stop>
}
 800990a:	bf00      	nop
 800990c:	3714      	adds	r7, #20
 800990e:	46bd      	mov	sp, r7
 8009910:	bd90      	pop	{r4, r7, pc}
	...

08009914 <gt9xxx_init>:
 * @brief       gt9xxx
 * @param       
 * @retval      0, ; 1, ;
 */
uint8_t gt9xxx_init(void)
{
 8009914:	b580      	push	{r7, lr}
 8009916:	b088      	sub	sp, #32
 8009918:	af00      	add	r7, sp, #0
    GPIO_InitTypeDef gpio_init_struct;
    uint8_t temp[5];

    GT9XXX_RST_GPIO_CLK_ENABLE();   /* RST */
 800991a:	4b5d      	ldr	r3, [pc, #372]	@ (8009a90 <gt9xxx_init+0x17c>)
 800991c:	699b      	ldr	r3, [r3, #24]
 800991e:	4a5c      	ldr	r2, [pc, #368]	@ (8009a90 <gt9xxx_init+0x17c>)
 8009920:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8009924:	6193      	str	r3, [r2, #24]
 8009926:	4b5a      	ldr	r3, [pc, #360]	@ (8009a90 <gt9xxx_init+0x17c>)
 8009928:	699b      	ldr	r3, [r3, #24]
 800992a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800992e:	607b      	str	r3, [r7, #4]
 8009930:	687b      	ldr	r3, [r7, #4]
    GT9XXX_INT_GPIO_CLK_ENABLE();   /* INT */
 8009932:	4b57      	ldr	r3, [pc, #348]	@ (8009a90 <gt9xxx_init+0x17c>)
 8009934:	699b      	ldr	r3, [r3, #24]
 8009936:	4a56      	ldr	r2, [pc, #344]	@ (8009a90 <gt9xxx_init+0x17c>)
 8009938:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800993c:	6193      	str	r3, [r2, #24]
 800993e:	4b54      	ldr	r3, [pc, #336]	@ (8009a90 <gt9xxx_init+0x17c>)
 8009940:	699b      	ldr	r3, [r3, #24]
 8009942:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8009946:	603b      	str	r3, [r7, #0]
 8009948:	683b      	ldr	r3, [r7, #0]

    gpio_init_struct.Pin = GT9XXX_RST_GPIO_PIN;
 800994a:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 800994e:	613b      	str	r3, [r7, #16]
    gpio_init_struct.Mode = GPIO_MODE_OUTPUT_PP;            /*  */
 8009950:	2301      	movs	r3, #1
 8009952:	617b      	str	r3, [r7, #20]
    gpio_init_struct.Pull = GPIO_PULLUP;                    /*  */
 8009954:	2301      	movs	r3, #1
 8009956:	61bb      	str	r3, [r7, #24]
    gpio_init_struct.Speed = GPIO_SPEED_FREQ_HIGH;          /*  */
 8009958:	2303      	movs	r3, #3
 800995a:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GT9XXX_RST_GPIO_PORT, &gpio_init_struct); /* RST */
 800995c:	f107 0310 	add.w	r3, r7, #16
 8009960:	4619      	mov	r1, r3
 8009962:	484c      	ldr	r0, [pc, #304]	@ (8009a94 <gt9xxx_init+0x180>)
 8009964:	f002 f8ea 	bl	800bb3c <HAL_GPIO_Init>

    gpio_init_struct.Pin = GT9XXX_INT_GPIO_PIN;
 8009968:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800996c:	613b      	str	r3, [r7, #16]
    gpio_init_struct.Mode = GPIO_MODE_INPUT;                /*  */
 800996e:	2300      	movs	r3, #0
 8009970:	617b      	str	r3, [r7, #20]
    gpio_init_struct.Pull = GPIO_PULLUP;                    /*  */
 8009972:	2301      	movs	r3, #1
 8009974:	61bb      	str	r3, [r7, #24]
    gpio_init_struct.Speed = GPIO_SPEED_FREQ_HIGH;          /*  */
 8009976:	2303      	movs	r3, #3
 8009978:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GT9XXX_INT_GPIO_PORT, &gpio_init_struct); /* INT */
 800997a:	f107 0310 	add.w	r3, r7, #16
 800997e:	4619      	mov	r1, r3
 8009980:	4844      	ldr	r0, [pc, #272]	@ (8009a94 <gt9xxx_init+0x180>)
 8009982:	f002 f8db 	bl	800bb3c <HAL_GPIO_Init>

    ct_iic_init();      /* I2C */
 8009986:	f7ff fb8f 	bl	80090a8 <ct_iic_init>
    GT9XXX_RST(0);      /*  */
 800998a:	2200      	movs	r2, #0
 800998c:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8009990:	4840      	ldr	r0, [pc, #256]	@ (8009a94 <gt9xxx_init+0x180>)
 8009992:	f002 fa7e 	bl	800be92 <HAL_GPIO_WritePin>
    delay_ms(10);
 8009996:	200a      	movs	r0, #10
 8009998:	f005 f976 	bl	800ec88 <delay_ms>
    GT9XXX_RST(1);      /*  */
 800999c:	2201      	movs	r2, #1
 800999e:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 80099a2:	483c      	ldr	r0, [pc, #240]	@ (8009a94 <gt9xxx_init+0x180>)
 80099a4:	f002 fa75 	bl	800be92 <HAL_GPIO_WritePin>
    delay_ms(10);
 80099a8:	200a      	movs	r0, #10
 80099aa:	f005 f96d 	bl	800ec88 <delay_ms>

    /* INT, ,  */
    gpio_init_struct.Pin = GT9XXX_INT_GPIO_PIN;
 80099ae:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80099b2:	613b      	str	r3, [r7, #16]
    gpio_init_struct.Mode = GPIO_MODE_INPUT;                /*  */
 80099b4:	2300      	movs	r3, #0
 80099b6:	617b      	str	r3, [r7, #20]
    gpio_init_struct.Pull = GPIO_NOPULL;                    /*  */
 80099b8:	2300      	movs	r3, #0
 80099ba:	61bb      	str	r3, [r7, #24]
    gpio_init_struct.Speed = GPIO_SPEED_FREQ_HIGH;          /*  */
 80099bc:	2303      	movs	r3, #3
 80099be:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GT9XXX_INT_GPIO_PORT, &gpio_init_struct); /* INT */
 80099c0:	f107 0310 	add.w	r3, r7, #16
 80099c4:	4619      	mov	r1, r3
 80099c6:	4833      	ldr	r0, [pc, #204]	@ (8009a94 <gt9xxx_init+0x180>)
 80099c8:	f002 f8b8 	bl	800bb3c <HAL_GPIO_Init>

    delay_ms(100);
 80099cc:	2064      	movs	r0, #100	@ 0x64
 80099ce:	f005 f95b 	bl	800ec88 <delay_ms>
    gt9xxx_rd_reg(GT9XXX_PID_REG, temp, 4); /* ICID */
 80099d2:	f107 0308 	add.w	r3, r7, #8
 80099d6:	2204      	movs	r2, #4
 80099d8:	4619      	mov	r1, r3
 80099da:	f248 1040 	movw	r0, #33088	@ 0x8140
 80099de:	f7ff ff51 	bl	8009884 <gt9xxx_rd_reg>
    temp[4] = 0;
 80099e2:	2300      	movs	r3, #0
 80099e4:	733b      	strb	r3, [r7, #12]
    
    /*  */
    if ( strcmp((char *)temp, "911") && strcmp((char *)temp, "9147") && strcmp((char *)temp, "1158") && strcmp((char *)temp, "9271"))
 80099e6:	f107 0308 	add.w	r3, r7, #8
 80099ea:	492b      	ldr	r1, [pc, #172]	@ (8009a98 <gt9xxx_init+0x184>)
 80099ec:	4618      	mov	r0, r3
 80099ee:	f7f6 fc1b 	bl	8000228 <strcmp>
 80099f2:	4603      	mov	r3, r0
 80099f4:	2b00      	cmp	r3, #0
 80099f6:	d01c      	beq.n	8009a32 <gt9xxx_init+0x11e>
 80099f8:	f107 0308 	add.w	r3, r7, #8
 80099fc:	4927      	ldr	r1, [pc, #156]	@ (8009a9c <gt9xxx_init+0x188>)
 80099fe:	4618      	mov	r0, r3
 8009a00:	f7f6 fc12 	bl	8000228 <strcmp>
 8009a04:	4603      	mov	r3, r0
 8009a06:	2b00      	cmp	r3, #0
 8009a08:	d013      	beq.n	8009a32 <gt9xxx_init+0x11e>
 8009a0a:	f107 0308 	add.w	r3, r7, #8
 8009a0e:	4924      	ldr	r1, [pc, #144]	@ (8009aa0 <gt9xxx_init+0x18c>)
 8009a10:	4618      	mov	r0, r3
 8009a12:	f7f6 fc09 	bl	8000228 <strcmp>
 8009a16:	4603      	mov	r3, r0
 8009a18:	2b00      	cmp	r3, #0
 8009a1a:	d00a      	beq.n	8009a32 <gt9xxx_init+0x11e>
 8009a1c:	f107 0308 	add.w	r3, r7, #8
 8009a20:	4920      	ldr	r1, [pc, #128]	@ (8009aa4 <gt9xxx_init+0x190>)
 8009a22:	4618      	mov	r0, r3
 8009a24:	f7f6 fc00 	bl	8000228 <strcmp>
 8009a28:	4603      	mov	r3, r0
 8009a2a:	2b00      	cmp	r3, #0
 8009a2c:	d001      	beq.n	8009a32 <gt9xxx_init+0x11e>
    {
        return 1;   /* GT911/9147/1158/9271IC */
 8009a2e:	2301      	movs	r3, #1
 8009a30:	e029      	b.n	8009a86 <gt9xxx_init+0x172>
    }

    printf("CTP ID:%s\r\n", temp);          /* ID */
 8009a32:	f107 0308 	add.w	r3, r7, #8
 8009a36:	4619      	mov	r1, r3
 8009a38:	481b      	ldr	r0, [pc, #108]	@ (8009aa8 <gt9xxx_init+0x194>)
 8009a3a:	f006 f8e7 	bl	800fc0c <iprintf>
    
    if (strcmp((char *)temp, "9271") == 0)  /* ID==9271, 10 */
 8009a3e:	f107 0308 	add.w	r3, r7, #8
 8009a42:	4918      	ldr	r1, [pc, #96]	@ (8009aa4 <gt9xxx_init+0x190>)
 8009a44:	4618      	mov	r0, r3
 8009a46:	f7f6 fbef 	bl	8000228 <strcmp>
 8009a4a:	4603      	mov	r3, r0
 8009a4c:	2b00      	cmp	r3, #0
 8009a4e:	d102      	bne.n	8009a56 <gt9xxx_init+0x142>
    {
         g_gt_tnum = 10;    /* 10 */
 8009a50:	4b16      	ldr	r3, [pc, #88]	@ (8009aac <gt9xxx_init+0x198>)
 8009a52:	220a      	movs	r2, #10
 8009a54:	701a      	strb	r2, [r3, #0]
    }
    
    temp[0] = 0X02;
 8009a56:	2302      	movs	r3, #2
 8009a58:	723b      	strb	r3, [r7, #8]
    gt9xxx_wr_reg(GT9XXX_CTRL_REG, temp, 1);    /* GT9XXX */
 8009a5a:	f107 0308 	add.w	r3, r7, #8
 8009a5e:	2201      	movs	r2, #1
 8009a60:	4619      	mov	r1, r3
 8009a62:	f248 0040 	movw	r0, #32832	@ 0x8040
 8009a66:	f7ff fecb 	bl	8009800 <gt9xxx_wr_reg>
    
    delay_ms(10);
 8009a6a:	200a      	movs	r0, #10
 8009a6c:	f005 f90c 	bl	800ec88 <delay_ms>
    
    temp[0] = 0X00;
 8009a70:	2300      	movs	r3, #0
 8009a72:	723b      	strb	r3, [r7, #8]
    gt9xxx_wr_reg(GT9XXX_CTRL_REG, temp, 1);    /* ,  */
 8009a74:	f107 0308 	add.w	r3, r7, #8
 8009a78:	2201      	movs	r2, #1
 8009a7a:	4619      	mov	r1, r3
 8009a7c:	f248 0040 	movw	r0, #32832	@ 0x8040
 8009a80:	f7ff febe 	bl	8009800 <gt9xxx_wr_reg>

    return 0;
 8009a84:	2300      	movs	r3, #0
}
 8009a86:	4618      	mov	r0, r3
 8009a88:	3720      	adds	r7, #32
 8009a8a:	46bd      	mov	sp, r7
 8009a8c:	bd80      	pop	{r7, pc}
 8009a8e:	bf00      	nop
 8009a90:	40021000 	.word	0x40021000
 8009a94:	40011c00 	.word	0x40011c00
 8009a98:	080135dc 	.word	0x080135dc
 8009a9c:	080135e0 	.word	0x080135e0
 8009aa0:	080135e8 	.word	0x080135e8
 8009aa4:	080135f0 	.word	0x080135f0
 8009aa8:	080135f8 	.word	0x080135f8
 8009aac:	20000020 	.word	0x20000020

08009ab0 <gt9xxx_scan>:
 * @retval      
 *   @arg       0, ;
 *   @arg       1, ;
 */
uint8_t gt9xxx_scan(uint8_t mode)
{
 8009ab0:	b580      	push	{r7, lr}
 8009ab2:	b086      	sub	sp, #24
 8009ab4:	af00      	add	r7, sp, #0
 8009ab6:	4603      	mov	r3, r0
 8009ab8:	71fb      	strb	r3, [r7, #7]
    uint8_t buf[4];
    uint8_t i = 0;
 8009aba:	2300      	movs	r3, #0
 8009abc:	72fb      	strb	r3, [r7, #11]
    uint8_t res = 0;
 8009abe:	2300      	movs	r3, #0
 8009ac0:	75fb      	strb	r3, [r7, #23]
    uint16_t temp;
    uint16_t tempsta;
    static uint8_t t = 0;   /* ,CPU */
    t++;
 8009ac2:	4ba3      	ldr	r3, [pc, #652]	@ (8009d50 <gt9xxx_scan+0x2a0>)
 8009ac4:	781b      	ldrb	r3, [r3, #0]
 8009ac6:	3301      	adds	r3, #1
 8009ac8:	b2da      	uxtb	r2, r3
 8009aca:	4ba1      	ldr	r3, [pc, #644]	@ (8009d50 <gt9xxx_scan+0x2a0>)
 8009acc:	701a      	strb	r2, [r3, #0]

    if ((t % 10) == 0 || t < 10)    /* ,10CTP_Scan1,CPU */
 8009ace:	4ba0      	ldr	r3, [pc, #640]	@ (8009d50 <gt9xxx_scan+0x2a0>)
 8009ad0:	781a      	ldrb	r2, [r3, #0]
 8009ad2:	4ba0      	ldr	r3, [pc, #640]	@ (8009d54 <gt9xxx_scan+0x2a4>)
 8009ad4:	fba3 1302 	umull	r1, r3, r3, r2
 8009ad8:	08d9      	lsrs	r1, r3, #3
 8009ada:	460b      	mov	r3, r1
 8009adc:	009b      	lsls	r3, r3, #2
 8009ade:	440b      	add	r3, r1
 8009ae0:	005b      	lsls	r3, r3, #1
 8009ae2:	1ad3      	subs	r3, r2, r3
 8009ae4:	b2db      	uxtb	r3, r3
 8009ae6:	2b00      	cmp	r3, #0
 8009ae8:	d004      	beq.n	8009af4 <gt9xxx_scan+0x44>
 8009aea:	4b99      	ldr	r3, [pc, #612]	@ (8009d50 <gt9xxx_scan+0x2a0>)
 8009aec:	781b      	ldrb	r3, [r3, #0]
 8009aee:	2b09      	cmp	r3, #9
 8009af0:	f200 8156 	bhi.w	8009da0 <gt9xxx_scan+0x2f0>
    {
        gt9xxx_rd_reg(GT9XXX_GSTID_REG, &mode, 1);  /*  */
 8009af4:	1dfb      	adds	r3, r7, #7
 8009af6:	2201      	movs	r2, #1
 8009af8:	4619      	mov	r1, r3
 8009afa:	f248 104e 	movw	r0, #33102	@ 0x814e
 8009afe:	f7ff fec1 	bl	8009884 <gt9xxx_rd_reg>

        if ((mode & 0X80) && ((mode & 0XF) <= g_gt_tnum))
 8009b02:	79fb      	ldrb	r3, [r7, #7]
 8009b04:	b25b      	sxtb	r3, r3
 8009b06:	2b00      	cmp	r3, #0
 8009b08:	da10      	bge.n	8009b2c <gt9xxx_scan+0x7c>
 8009b0a:	79fb      	ldrb	r3, [r7, #7]
 8009b0c:	f003 030f 	and.w	r3, r3, #15
 8009b10:	4a91      	ldr	r2, [pc, #580]	@ (8009d58 <gt9xxx_scan+0x2a8>)
 8009b12:	7812      	ldrb	r2, [r2, #0]
 8009b14:	4293      	cmp	r3, r2
 8009b16:	dc09      	bgt.n	8009b2c <gt9xxx_scan+0x7c>
        {
            i = 0;
 8009b18:	2300      	movs	r3, #0
 8009b1a:	72fb      	strb	r3, [r7, #11]
            gt9xxx_wr_reg(GT9XXX_GSTID_REG, &i, 1); /*  */
 8009b1c:	f107 030b 	add.w	r3, r7, #11
 8009b20:	2201      	movs	r2, #1
 8009b22:	4619      	mov	r1, r3
 8009b24:	f248 104e 	movw	r0, #33102	@ 0x814e
 8009b28:	f7ff fe6a 	bl	8009800 <gt9xxx_wr_reg>
        }

        if ((mode & 0XF) && ((mode & 0XF) <= g_gt_tnum))
 8009b2c:	79fb      	ldrb	r3, [r7, #7]
 8009b2e:	f003 030f 	and.w	r3, r3, #15
 8009b32:	2b00      	cmp	r3, #0
 8009b34:	f000 8134 	beq.w	8009da0 <gt9xxx_scan+0x2f0>
 8009b38:	79fb      	ldrb	r3, [r7, #7]
 8009b3a:	f003 030f 	and.w	r3, r3, #15
 8009b3e:	4a86      	ldr	r2, [pc, #536]	@ (8009d58 <gt9xxx_scan+0x2a8>)
 8009b40:	7812      	ldrb	r2, [r2, #0]
 8009b42:	4293      	cmp	r3, r2
 8009b44:	f300 812c 	bgt.w	8009da0 <gt9xxx_scan+0x2f0>
        {
            temp = 0XFFFF << (mode & 0XF);  /* 1,tp_dev.sta */
 8009b48:	79fb      	ldrb	r3, [r7, #7]
 8009b4a:	f003 030f 	and.w	r3, r3, #15
 8009b4e:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8009b52:	fa02 f303 	lsl.w	r3, r2, r3
 8009b56:	82bb      	strh	r3, [r7, #20]
            tempsta = tp_dev.sta;           /* tp_dev.sta */
 8009b58:	4b80      	ldr	r3, [pc, #512]	@ (8009d5c <gt9xxx_scan+0x2ac>)
 8009b5a:	8e9b      	ldrh	r3, [r3, #52]	@ 0x34
 8009b5c:	827b      	strh	r3, [r7, #18]
            tp_dev.sta = (~temp) | TP_PRES_DOWN | TP_CATH_PRES;
 8009b5e:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 8009b62:	43db      	mvns	r3, r3
 8009b64:	b21b      	sxth	r3, r3
 8009b66:	ea6f 4383 	mvn.w	r3, r3, lsl #18
 8009b6a:	ea6f 4393 	mvn.w	r3, r3, lsr #18
 8009b6e:	b21b      	sxth	r3, r3
 8009b70:	b29a      	uxth	r2, r3
 8009b72:	4b7a      	ldr	r3, [pc, #488]	@ (8009d5c <gt9xxx_scan+0x2ac>)
 8009b74:	869a      	strh	r2, [r3, #52]	@ 0x34
            tp_dev.x[g_gt_tnum - 1] = tp_dev.x[0];  /* 0, */
 8009b76:	4b78      	ldr	r3, [pc, #480]	@ (8009d58 <gt9xxx_scan+0x2a8>)
 8009b78:	781b      	ldrb	r3, [r3, #0]
 8009b7a:	3b01      	subs	r3, #1
 8009b7c:	4a77      	ldr	r2, [pc, #476]	@ (8009d5c <gt9xxx_scan+0x2ac>)
 8009b7e:	8991      	ldrh	r1, [r2, #12]
 8009b80:	4a76      	ldr	r2, [pc, #472]	@ (8009d5c <gt9xxx_scan+0x2ac>)
 8009b82:	3304      	adds	r3, #4
 8009b84:	005b      	lsls	r3, r3, #1
 8009b86:	4413      	add	r3, r2
 8009b88:	460a      	mov	r2, r1
 8009b8a:	809a      	strh	r2, [r3, #4]
            tp_dev.y[g_gt_tnum - 1] = tp_dev.y[0];
 8009b8c:	4b72      	ldr	r3, [pc, #456]	@ (8009d58 <gt9xxx_scan+0x2a8>)
 8009b8e:	781b      	ldrb	r3, [r3, #0]
 8009b90:	3b01      	subs	r3, #1
 8009b92:	4a72      	ldr	r2, [pc, #456]	@ (8009d5c <gt9xxx_scan+0x2ac>)
 8009b94:	8c11      	ldrh	r1, [r2, #32]
 8009b96:	4a71      	ldr	r2, [pc, #452]	@ (8009d5c <gt9xxx_scan+0x2ac>)
 8009b98:	3310      	adds	r3, #16
 8009b9a:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]

            for (i = 0; i < g_gt_tnum; i++)
 8009b9e:	2300      	movs	r3, #0
 8009ba0:	72fb      	strb	r3, [r7, #11]
 8009ba2:	e0b0      	b.n	8009d06 <gt9xxx_scan+0x256>
            {
                if (tp_dev.sta & (1 << i))  /* ? */
 8009ba4:	4b6d      	ldr	r3, [pc, #436]	@ (8009d5c <gt9xxx_scan+0x2ac>)
 8009ba6:	8e9b      	ldrh	r3, [r3, #52]	@ 0x34
 8009ba8:	461a      	mov	r2, r3
 8009baa:	7afb      	ldrb	r3, [r7, #11]
 8009bac:	fa42 f303 	asr.w	r3, r2, r3
 8009bb0:	f003 0301 	and.w	r3, r3, #1
 8009bb4:	2b00      	cmp	r3, #0
 8009bb6:	f000 80a2 	beq.w	8009cfe <gt9xxx_scan+0x24e>
                {
                    gt9xxx_rd_reg(GT9XXX_TPX_TBL[i], buf, 4);   /* XY */
 8009bba:	7afb      	ldrb	r3, [r7, #11]
 8009bbc:	461a      	mov	r2, r3
 8009bbe:	4b68      	ldr	r3, [pc, #416]	@ (8009d60 <gt9xxx_scan+0x2b0>)
 8009bc0:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 8009bc4:	f107 010c 	add.w	r1, r7, #12
 8009bc8:	2204      	movs	r2, #4
 8009bca:	4618      	mov	r0, r3
 8009bcc:	f7ff fe5a 	bl	8009884 <gt9xxx_rd_reg>

                    if (lcddev.id == 0X5510 || lcddev.id == 0X9806 || lcddev.id == 0X7796)     /* 4.3800*480  3.5480*320 MCU */
 8009bd0:	4b64      	ldr	r3, [pc, #400]	@ (8009d64 <gt9xxx_scan+0x2b4>)
 8009bd2:	889b      	ldrh	r3, [r3, #4]
 8009bd4:	f245 5210 	movw	r2, #21776	@ 0x5510
 8009bd8:	4293      	cmp	r3, r2
 8009bda:	d00b      	beq.n	8009bf4 <gt9xxx_scan+0x144>
 8009bdc:	4b61      	ldr	r3, [pc, #388]	@ (8009d64 <gt9xxx_scan+0x2b4>)
 8009bde:	889b      	ldrh	r3, [r3, #4]
 8009be0:	f649 0206 	movw	r2, #38918	@ 0x9806
 8009be4:	4293      	cmp	r3, r2
 8009be6:	d005      	beq.n	8009bf4 <gt9xxx_scan+0x144>
 8009be8:	4b5e      	ldr	r3, [pc, #376]	@ (8009d64 <gt9xxx_scan+0x2b4>)
 8009bea:	889b      	ldrh	r3, [r3, #4]
 8009bec:	f247 7296 	movw	r2, #30614	@ 0x7796
 8009bf0:	4293      	cmp	r3, r2
 8009bf2:	d142      	bne.n	8009c7a <gt9xxx_scan+0x1ca>
                    {
                        if (tp_dev.touchtype & 0X01)    /*  */
 8009bf4:	4b59      	ldr	r3, [pc, #356]	@ (8009d5c <gt9xxx_scan+0x2ac>)
 8009bf6:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8009bfa:	f003 0301 	and.w	r3, r3, #1
 8009bfe:	2b00      	cmp	r3, #0
 8009c00:	d01f      	beq.n	8009c42 <gt9xxx_scan+0x192>
                        {
                            tp_dev.x[i] = lcddev.width - (((uint16_t)buf[3] << 8) + buf[2]);
 8009c02:	4b58      	ldr	r3, [pc, #352]	@ (8009d64 <gt9xxx_scan+0x2b4>)
 8009c04:	881a      	ldrh	r2, [r3, #0]
 8009c06:	7bfb      	ldrb	r3, [r7, #15]
 8009c08:	021b      	lsls	r3, r3, #8
 8009c0a:	b29b      	uxth	r3, r3
 8009c0c:	7bb9      	ldrb	r1, [r7, #14]
 8009c0e:	440b      	add	r3, r1
 8009c10:	b29b      	uxth	r3, r3
 8009c12:	7af9      	ldrb	r1, [r7, #11]
 8009c14:	4608      	mov	r0, r1
 8009c16:	1ad3      	subs	r3, r2, r3
 8009c18:	b299      	uxth	r1, r3
 8009c1a:	4a50      	ldr	r2, [pc, #320]	@ (8009d5c <gt9xxx_scan+0x2ac>)
 8009c1c:	1d03      	adds	r3, r0, #4
 8009c1e:	005b      	lsls	r3, r3, #1
 8009c20:	4413      	add	r3, r2
 8009c22:	460a      	mov	r2, r1
 8009c24:	809a      	strh	r2, [r3, #4]
                            tp_dev.y[i] = ((uint16_t)buf[1] << 8) + buf[0];
 8009c26:	7b7b      	ldrb	r3, [r7, #13]
 8009c28:	021b      	lsls	r3, r3, #8
 8009c2a:	b29b      	uxth	r3, r3
 8009c2c:	7b3a      	ldrb	r2, [r7, #12]
 8009c2e:	7af9      	ldrb	r1, [r7, #11]
 8009c30:	4608      	mov	r0, r1
 8009c32:	4413      	add	r3, r2
 8009c34:	b299      	uxth	r1, r3
 8009c36:	4a49      	ldr	r2, [pc, #292]	@ (8009d5c <gt9xxx_scan+0x2ac>)
 8009c38:	f100 0310 	add.w	r3, r0, #16
 8009c3c:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
                        if (tp_dev.touchtype & 0X01)    /*  */
 8009c40:	e05d      	b.n	8009cfe <gt9xxx_scan+0x24e>
                        }
                        else
                        {
                            tp_dev.x[i] = ((uint16_t)buf[1] << 8) + buf[0];
 8009c42:	7b7b      	ldrb	r3, [r7, #13]
 8009c44:	021b      	lsls	r3, r3, #8
 8009c46:	b29b      	uxth	r3, r3
 8009c48:	7b3a      	ldrb	r2, [r7, #12]
 8009c4a:	7af9      	ldrb	r1, [r7, #11]
 8009c4c:	4608      	mov	r0, r1
 8009c4e:	4413      	add	r3, r2
 8009c50:	b299      	uxth	r1, r3
 8009c52:	4a42      	ldr	r2, [pc, #264]	@ (8009d5c <gt9xxx_scan+0x2ac>)
 8009c54:	1d03      	adds	r3, r0, #4
 8009c56:	005b      	lsls	r3, r3, #1
 8009c58:	4413      	add	r3, r2
 8009c5a:	460a      	mov	r2, r1
 8009c5c:	809a      	strh	r2, [r3, #4]
                            tp_dev.y[i] = ((uint16_t)buf[3] << 8) + buf[2];
 8009c5e:	7bfb      	ldrb	r3, [r7, #15]
 8009c60:	021b      	lsls	r3, r3, #8
 8009c62:	b29b      	uxth	r3, r3
 8009c64:	7bba      	ldrb	r2, [r7, #14]
 8009c66:	7af9      	ldrb	r1, [r7, #11]
 8009c68:	4608      	mov	r0, r1
 8009c6a:	4413      	add	r3, r2
 8009c6c:	b299      	uxth	r1, r3
 8009c6e:	4a3b      	ldr	r2, [pc, #236]	@ (8009d5c <gt9xxx_scan+0x2ac>)
 8009c70:	f100 0310 	add.w	r3, r0, #16
 8009c74:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
                        if (tp_dev.touchtype & 0X01)    /*  */
 8009c78:	e041      	b.n	8009cfe <gt9xxx_scan+0x24e>
                        }
                    }
                    else    /*  */
                    {
                        if (tp_dev.touchtype & 0X01)    /*  */
 8009c7a:	4b38      	ldr	r3, [pc, #224]	@ (8009d5c <gt9xxx_scan+0x2ac>)
 8009c7c:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8009c80:	f003 0301 	and.w	r3, r3, #1
 8009c84:	2b00      	cmp	r3, #0
 8009c86:	d01b      	beq.n	8009cc0 <gt9xxx_scan+0x210>
                        {
                            tp_dev.x[i] = ((uint16_t)buf[1] << 8) + buf[0];
 8009c88:	7b7b      	ldrb	r3, [r7, #13]
 8009c8a:	021b      	lsls	r3, r3, #8
 8009c8c:	b29b      	uxth	r3, r3
 8009c8e:	7b3a      	ldrb	r2, [r7, #12]
 8009c90:	7af9      	ldrb	r1, [r7, #11]
 8009c92:	4608      	mov	r0, r1
 8009c94:	4413      	add	r3, r2
 8009c96:	b299      	uxth	r1, r3
 8009c98:	4a30      	ldr	r2, [pc, #192]	@ (8009d5c <gt9xxx_scan+0x2ac>)
 8009c9a:	1d03      	adds	r3, r0, #4
 8009c9c:	005b      	lsls	r3, r3, #1
 8009c9e:	4413      	add	r3, r2
 8009ca0:	460a      	mov	r2, r1
 8009ca2:	809a      	strh	r2, [r3, #4]
                            tp_dev.y[i] = ((uint16_t)buf[3] << 8) + buf[2];
 8009ca4:	7bfb      	ldrb	r3, [r7, #15]
 8009ca6:	021b      	lsls	r3, r3, #8
 8009ca8:	b29b      	uxth	r3, r3
 8009caa:	7bba      	ldrb	r2, [r7, #14]
 8009cac:	7af9      	ldrb	r1, [r7, #11]
 8009cae:	4608      	mov	r0, r1
 8009cb0:	4413      	add	r3, r2
 8009cb2:	b299      	uxth	r1, r3
 8009cb4:	4a29      	ldr	r2, [pc, #164]	@ (8009d5c <gt9xxx_scan+0x2ac>)
 8009cb6:	f100 0310 	add.w	r3, r0, #16
 8009cba:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
 8009cbe:	e01e      	b.n	8009cfe <gt9xxx_scan+0x24e>
                        }
                        else
                        {
                            tp_dev.x[i] = lcddev.width - (((uint16_t)buf[3] << 8) + buf[2]);
 8009cc0:	4b28      	ldr	r3, [pc, #160]	@ (8009d64 <gt9xxx_scan+0x2b4>)
 8009cc2:	881a      	ldrh	r2, [r3, #0]
 8009cc4:	7bfb      	ldrb	r3, [r7, #15]
 8009cc6:	021b      	lsls	r3, r3, #8
 8009cc8:	b29b      	uxth	r3, r3
 8009cca:	7bb9      	ldrb	r1, [r7, #14]
 8009ccc:	440b      	add	r3, r1
 8009cce:	b29b      	uxth	r3, r3
 8009cd0:	7af9      	ldrb	r1, [r7, #11]
 8009cd2:	4608      	mov	r0, r1
 8009cd4:	1ad3      	subs	r3, r2, r3
 8009cd6:	b299      	uxth	r1, r3
 8009cd8:	4a20      	ldr	r2, [pc, #128]	@ (8009d5c <gt9xxx_scan+0x2ac>)
 8009cda:	1d03      	adds	r3, r0, #4
 8009cdc:	005b      	lsls	r3, r3, #1
 8009cde:	4413      	add	r3, r2
 8009ce0:	460a      	mov	r2, r1
 8009ce2:	809a      	strh	r2, [r3, #4]
                            tp_dev.y[i] = ((uint16_t)buf[1] << 8) + buf[0];
 8009ce4:	7b7b      	ldrb	r3, [r7, #13]
 8009ce6:	021b      	lsls	r3, r3, #8
 8009ce8:	b29b      	uxth	r3, r3
 8009cea:	7b3a      	ldrb	r2, [r7, #12]
 8009cec:	7af9      	ldrb	r1, [r7, #11]
 8009cee:	4608      	mov	r0, r1
 8009cf0:	4413      	add	r3, r2
 8009cf2:	b299      	uxth	r1, r3
 8009cf4:	4a19      	ldr	r2, [pc, #100]	@ (8009d5c <gt9xxx_scan+0x2ac>)
 8009cf6:	f100 0310 	add.w	r3, r0, #16
 8009cfa:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
            for (i = 0; i < g_gt_tnum; i++)
 8009cfe:	7afb      	ldrb	r3, [r7, #11]
 8009d00:	3301      	adds	r3, #1
 8009d02:	b2db      	uxtb	r3, r3
 8009d04:	72fb      	strb	r3, [r7, #11]
 8009d06:	7afa      	ldrb	r2, [r7, #11]
 8009d08:	4b13      	ldr	r3, [pc, #76]	@ (8009d58 <gt9xxx_scan+0x2a8>)
 8009d0a:	781b      	ldrb	r3, [r3, #0]
 8009d0c:	429a      	cmp	r2, r3
 8009d0e:	f4ff af49 	bcc.w	8009ba4 <gt9xxx_scan+0xf4>

                    //printf("x[%d]:%d,y[%d]:%d\r\n", i, tp_dev.x[i], i, tp_dev.y[i]);
                }
            }

            res = 1;
 8009d12:	2301      	movs	r3, #1
 8009d14:	75fb      	strb	r3, [r7, #23]

            if (tp_dev.x[0] > lcddev.width || tp_dev.y[0] > lcddev.height)  /* () */
 8009d16:	4b11      	ldr	r3, [pc, #68]	@ (8009d5c <gt9xxx_scan+0x2ac>)
 8009d18:	899a      	ldrh	r2, [r3, #12]
 8009d1a:	4b12      	ldr	r3, [pc, #72]	@ (8009d64 <gt9xxx_scan+0x2b4>)
 8009d1c:	881b      	ldrh	r3, [r3, #0]
 8009d1e:	429a      	cmp	r2, r3
 8009d20:	d805      	bhi.n	8009d2e <gt9xxx_scan+0x27e>
 8009d22:	4b0e      	ldr	r3, [pc, #56]	@ (8009d5c <gt9xxx_scan+0x2ac>)
 8009d24:	8c1a      	ldrh	r2, [r3, #32]
 8009d26:	4b0f      	ldr	r3, [pc, #60]	@ (8009d64 <gt9xxx_scan+0x2b4>)
 8009d28:	885b      	ldrh	r3, [r3, #2]
 8009d2a:	429a      	cmp	r2, r3
 8009d2c:	d935      	bls.n	8009d9a <gt9xxx_scan+0x2ea>
            {
                if ((mode & 0XF) > 1)   /* ,. */
 8009d2e:	79fb      	ldrb	r3, [r7, #7]
 8009d30:	f003 030e 	and.w	r3, r3, #14
 8009d34:	2b00      	cmp	r3, #0
 8009d36:	d017      	beq.n	8009d68 <gt9xxx_scan+0x2b8>
                {
                    tp_dev.x[0] = tp_dev.x[1];
 8009d38:	4b08      	ldr	r3, [pc, #32]	@ (8009d5c <gt9xxx_scan+0x2ac>)
 8009d3a:	89da      	ldrh	r2, [r3, #14]
 8009d3c:	4b07      	ldr	r3, [pc, #28]	@ (8009d5c <gt9xxx_scan+0x2ac>)
 8009d3e:	819a      	strh	r2, [r3, #12]
                    tp_dev.y[0] = tp_dev.y[1];
 8009d40:	4b06      	ldr	r3, [pc, #24]	@ (8009d5c <gt9xxx_scan+0x2ac>)
 8009d42:	8c5a      	ldrh	r2, [r3, #34]	@ 0x22
 8009d44:	4b05      	ldr	r3, [pc, #20]	@ (8009d5c <gt9xxx_scan+0x2ac>)
 8009d46:	841a      	strh	r2, [r3, #32]
                    t = 0;  /* ,10, */
 8009d48:	4b01      	ldr	r3, [pc, #4]	@ (8009d50 <gt9xxx_scan+0x2a0>)
 8009d4a:	2200      	movs	r2, #0
 8009d4c:	701a      	strb	r2, [r3, #0]
                if ((mode & 0XF) > 1)   /* ,. */
 8009d4e:	e027      	b.n	8009da0 <gt9xxx_scan+0x2f0>
 8009d50:	20000a6f 	.word	0x20000a6f
 8009d54:	cccccccd 	.word	0xcccccccd
 8009d58:	20000020 	.word	0x20000020
 8009d5c:	20000024 	.word	0x20000024
 8009d60:	08016664 	.word	0x08016664
 8009d64:	20000a60 	.word	0x20000a60
                }
                else        /* ,() */
                {
                    tp_dev.x[0] = tp_dev.x[g_gt_tnum - 1];
 8009d68:	4b25      	ldr	r3, [pc, #148]	@ (8009e00 <gt9xxx_scan+0x350>)
 8009d6a:	781b      	ldrb	r3, [r3, #0]
 8009d6c:	3b01      	subs	r3, #1
 8009d6e:	4a25      	ldr	r2, [pc, #148]	@ (8009e04 <gt9xxx_scan+0x354>)
 8009d70:	3304      	adds	r3, #4
 8009d72:	005b      	lsls	r3, r3, #1
 8009d74:	4413      	add	r3, r2
 8009d76:	889a      	ldrh	r2, [r3, #4]
 8009d78:	4b22      	ldr	r3, [pc, #136]	@ (8009e04 <gt9xxx_scan+0x354>)
 8009d7a:	819a      	strh	r2, [r3, #12]
                    tp_dev.y[0] = tp_dev.y[g_gt_tnum - 1];
 8009d7c:	4b20      	ldr	r3, [pc, #128]	@ (8009e00 <gt9xxx_scan+0x350>)
 8009d7e:	781b      	ldrb	r3, [r3, #0]
 8009d80:	3b01      	subs	r3, #1
 8009d82:	4a20      	ldr	r2, [pc, #128]	@ (8009e04 <gt9xxx_scan+0x354>)
 8009d84:	3310      	adds	r3, #16
 8009d86:	f832 2013 	ldrh.w	r2, [r2, r3, lsl #1]
 8009d8a:	4b1e      	ldr	r3, [pc, #120]	@ (8009e04 <gt9xxx_scan+0x354>)
 8009d8c:	841a      	strh	r2, [r3, #32]
                    mode = 0X80;
 8009d8e:	2380      	movs	r3, #128	@ 0x80
 8009d90:	71fb      	strb	r3, [r7, #7]
                    tp_dev.sta = tempsta;   /* tp_dev.sta */
 8009d92:	4a1c      	ldr	r2, [pc, #112]	@ (8009e04 <gt9xxx_scan+0x354>)
 8009d94:	8a7b      	ldrh	r3, [r7, #18]
 8009d96:	8693      	strh	r3, [r2, #52]	@ 0x34
                if ((mode & 0XF) > 1)   /* ,. */
 8009d98:	e002      	b.n	8009da0 <gt9xxx_scan+0x2f0>
                }
            }
            else 
            {
                t = 0;      /* ,10, */
 8009d9a:	4b1b      	ldr	r3, [pc, #108]	@ (8009e08 <gt9xxx_scan+0x358>)
 8009d9c:	2200      	movs	r2, #0
 8009d9e:	701a      	strb	r2, [r3, #0]
            }
        }
    }

    if ((mode & 0X8F) == 0X80)  /*  */
 8009da0:	79fb      	ldrb	r3, [r7, #7]
 8009da2:	f003 038f 	and.w	r3, r3, #143	@ 0x8f
 8009da6:	2b80      	cmp	r3, #128	@ 0x80
 8009da8:	d11d      	bne.n	8009de6 <gt9xxx_scan+0x336>
    {
        if (tp_dev.sta & TP_PRES_DOWN)      /*  */
 8009daa:	4b16      	ldr	r3, [pc, #88]	@ (8009e04 <gt9xxx_scan+0x354>)
 8009dac:	8e9b      	ldrh	r3, [r3, #52]	@ 0x34
 8009dae:	b21b      	sxth	r3, r3
 8009db0:	2b00      	cmp	r3, #0
 8009db2:	da07      	bge.n	8009dc4 <gt9xxx_scan+0x314>
        {
            tp_dev.sta &= ~TP_PRES_DOWN;    /*  */
 8009db4:	4b13      	ldr	r3, [pc, #76]	@ (8009e04 <gt9xxx_scan+0x354>)
 8009db6:	8e9b      	ldrh	r3, [r3, #52]	@ 0x34
 8009db8:	f3c3 030e 	ubfx	r3, r3, #0, #15
 8009dbc:	b29a      	uxth	r2, r3
 8009dbe:	4b11      	ldr	r3, [pc, #68]	@ (8009e04 <gt9xxx_scan+0x354>)
 8009dc0:	869a      	strh	r2, [r3, #52]	@ 0x34
 8009dc2:	e010      	b.n	8009de6 <gt9xxx_scan+0x336>
        }
        else    /*  */
        {
            tp_dev.x[0] = 0xffff;
 8009dc4:	4b0f      	ldr	r3, [pc, #60]	@ (8009e04 <gt9xxx_scan+0x354>)
 8009dc6:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8009dca:	819a      	strh	r2, [r3, #12]
            tp_dev.y[0] = 0xffff;
 8009dcc:	4b0d      	ldr	r3, [pc, #52]	@ (8009e04 <gt9xxx_scan+0x354>)
 8009dce:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8009dd2:	841a      	strh	r2, [r3, #32]
            tp_dev.sta &= 0XE000;           /*  */
 8009dd4:	4b0b      	ldr	r3, [pc, #44]	@ (8009e04 <gt9xxx_scan+0x354>)
 8009dd6:	8e9b      	ldrh	r3, [r3, #52]	@ 0x34
 8009dd8:	f423 53ff 	bic.w	r3, r3, #8160	@ 0x1fe0
 8009ddc:	f023 031f 	bic.w	r3, r3, #31
 8009de0:	b29a      	uxth	r2, r3
 8009de2:	4b08      	ldr	r3, [pc, #32]	@ (8009e04 <gt9xxx_scan+0x354>)
 8009de4:	869a      	strh	r2, [r3, #52]	@ 0x34
        }
    }

    if (t > 240)t = 10; /* 10 */
 8009de6:	4b08      	ldr	r3, [pc, #32]	@ (8009e08 <gt9xxx_scan+0x358>)
 8009de8:	781b      	ldrb	r3, [r3, #0]
 8009dea:	2bf0      	cmp	r3, #240	@ 0xf0
 8009dec:	d902      	bls.n	8009df4 <gt9xxx_scan+0x344>
 8009dee:	4b06      	ldr	r3, [pc, #24]	@ (8009e08 <gt9xxx_scan+0x358>)
 8009df0:	220a      	movs	r2, #10
 8009df2:	701a      	strb	r2, [r3, #0]

    return res;
 8009df4:	7dfb      	ldrb	r3, [r7, #23]
}
 8009df6:	4618      	mov	r0, r3
 8009df8:	3718      	adds	r7, #24
 8009dfa:	46bd      	mov	sp, r7
 8009dfc:	bd80      	pop	{r7, pc}
 8009dfe:	bf00      	nop
 8009e00:	20000020 	.word	0x20000020
 8009e04:	20000024 	.word	0x20000024
 8009e08:	20000a6f 	.word	0x20000a6f

08009e0c <tp_write_byte>:
 *   @note      IC1 byte
 * @param       data: 
 * @retval      
 */
static void tp_write_byte(uint8_t data)
{
 8009e0c:	b580      	push	{r7, lr}
 8009e0e:	b084      	sub	sp, #16
 8009e10:	af00      	add	r7, sp, #0
 8009e12:	4603      	mov	r3, r0
 8009e14:	71fb      	strb	r3, [r7, #7]
    uint8_t count = 0;
 8009e16:	2300      	movs	r3, #0
 8009e18:	73fb      	strb	r3, [r7, #15]

    for (count = 0; count < 8; count++)
 8009e1a:	2300      	movs	r3, #0
 8009e1c:	73fb      	strb	r3, [r7, #15]
 8009e1e:	e023      	b.n	8009e68 <tp_write_byte+0x5c>
    {
        if (data & 0x80)    /* 1 */
 8009e20:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8009e24:	2b00      	cmp	r3, #0
 8009e26:	da06      	bge.n	8009e36 <tp_write_byte+0x2a>
        {
            T_MOSI(1);
 8009e28:	2201      	movs	r2, #1
 8009e2a:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8009e2e:	4812      	ldr	r0, [pc, #72]	@ (8009e78 <tp_write_byte+0x6c>)
 8009e30:	f002 f82f 	bl	800be92 <HAL_GPIO_WritePin>
 8009e34:	e005      	b.n	8009e42 <tp_write_byte+0x36>
        }
        else                /* 0 */
        {
            T_MOSI(0);
 8009e36:	2200      	movs	r2, #0
 8009e38:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8009e3c:	480e      	ldr	r0, [pc, #56]	@ (8009e78 <tp_write_byte+0x6c>)
 8009e3e:	f002 f828 	bl	800be92 <HAL_GPIO_WritePin>
        }

        data <<= 1;
 8009e42:	79fb      	ldrb	r3, [r7, #7]
 8009e44:	005b      	lsls	r3, r3, #1
 8009e46:	71fb      	strb	r3, [r7, #7]
        T_CLK(0);
 8009e48:	2200      	movs	r2, #0
 8009e4a:	2102      	movs	r1, #2
 8009e4c:	480b      	ldr	r0, [pc, #44]	@ (8009e7c <tp_write_byte+0x70>)
 8009e4e:	f002 f820 	bl	800be92 <HAL_GPIO_WritePin>
        delay_us(1);
 8009e52:	2001      	movs	r0, #1
 8009e54:	f004 feda 	bl	800ec0c <delay_us>
        T_CLK(1);           /*  */
 8009e58:	2201      	movs	r2, #1
 8009e5a:	2102      	movs	r1, #2
 8009e5c:	4807      	ldr	r0, [pc, #28]	@ (8009e7c <tp_write_byte+0x70>)
 8009e5e:	f002 f818 	bl	800be92 <HAL_GPIO_WritePin>
    for (count = 0; count < 8; count++)
 8009e62:	7bfb      	ldrb	r3, [r7, #15]
 8009e64:	3301      	adds	r3, #1
 8009e66:	73fb      	strb	r3, [r7, #15]
 8009e68:	7bfb      	ldrb	r3, [r7, #15]
 8009e6a:	2b07      	cmp	r3, #7
 8009e6c:	d9d8      	bls.n	8009e20 <tp_write_byte+0x14>
    }
}
 8009e6e:	bf00      	nop
 8009e70:	bf00      	nop
 8009e72:	3710      	adds	r7, #16
 8009e74:	46bd      	mov	sp, r7
 8009e76:	bd80      	pop	{r7, pc}
 8009e78:	40011c00 	.word	0x40011c00
 8009e7c:	40010c00 	.word	0x40010c00

08009e80 <tp_read_ad>:
 *   @note      ICadc
 * @param       cmd: 
 * @retval      ,ADC(12bit)
 */
static uint16_t tp_read_ad(uint8_t cmd)
{
 8009e80:	b580      	push	{r7, lr}
 8009e82:	b084      	sub	sp, #16
 8009e84:	af00      	add	r7, sp, #0
 8009e86:	4603      	mov	r3, r0
 8009e88:	71fb      	strb	r3, [r7, #7]
    uint8_t count = 0;
 8009e8a:	2300      	movs	r3, #0
 8009e8c:	73fb      	strb	r3, [r7, #15]
    uint16_t num = 0;
 8009e8e:	2300      	movs	r3, #0
 8009e90:	81bb      	strh	r3, [r7, #12]
    T_CLK(0);           /*  */
 8009e92:	2200      	movs	r2, #0
 8009e94:	2102      	movs	r1, #2
 8009e96:	482e      	ldr	r0, [pc, #184]	@ (8009f50 <tp_read_ad+0xd0>)
 8009e98:	f001 fffb 	bl	800be92 <HAL_GPIO_WritePin>
    T_MOSI(0);          /*  */
 8009e9c:	2200      	movs	r2, #0
 8009e9e:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8009ea2:	482c      	ldr	r0, [pc, #176]	@ (8009f54 <tp_read_ad+0xd4>)
 8009ea4:	f001 fff5 	bl	800be92 <HAL_GPIO_WritePin>
    T_CS(0);            /* IC */
 8009ea8:	2200      	movs	r2, #0
 8009eaa:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8009eae:	4829      	ldr	r0, [pc, #164]	@ (8009f54 <tp_read_ad+0xd4>)
 8009eb0:	f001 ffef 	bl	800be92 <HAL_GPIO_WritePin>
    tp_write_byte(cmd); /*  */
 8009eb4:	79fb      	ldrb	r3, [r7, #7]
 8009eb6:	4618      	mov	r0, r3
 8009eb8:	f7ff ffa8 	bl	8009e0c <tp_write_byte>
    delay_us(6);        /* ADS78466us */
 8009ebc:	2006      	movs	r0, #6
 8009ebe:	f004 fea5 	bl	800ec0c <delay_us>
    T_CLK(0);
 8009ec2:	2200      	movs	r2, #0
 8009ec4:	2102      	movs	r1, #2
 8009ec6:	4822      	ldr	r0, [pc, #136]	@ (8009f50 <tp_read_ad+0xd0>)
 8009ec8:	f001 ffe3 	bl	800be92 <HAL_GPIO_WritePin>
    delay_us(1);
 8009ecc:	2001      	movs	r0, #1
 8009ece:	f004 fe9d 	bl	800ec0c <delay_us>
    T_CLK(1);           /* 1BUSY */
 8009ed2:	2201      	movs	r2, #1
 8009ed4:	2102      	movs	r1, #2
 8009ed6:	481e      	ldr	r0, [pc, #120]	@ (8009f50 <tp_read_ad+0xd0>)
 8009ed8:	f001 ffdb 	bl	800be92 <HAL_GPIO_WritePin>
    delay_us(1);
 8009edc:	2001      	movs	r0, #1
 8009ede:	f004 fe95 	bl	800ec0c <delay_us>
    T_CLK(0);
 8009ee2:	2200      	movs	r2, #0
 8009ee4:	2102      	movs	r1, #2
 8009ee6:	481a      	ldr	r0, [pc, #104]	@ (8009f50 <tp_read_ad+0xd0>)
 8009ee8:	f001 ffd3 	bl	800be92 <HAL_GPIO_WritePin>

    for (count = 0; count < 16; count++)    /* 16,12 */
 8009eec:	2300      	movs	r3, #0
 8009eee:	73fb      	strb	r3, [r7, #15]
 8009ef0:	e01c      	b.n	8009f2c <tp_read_ad+0xac>
    {
        num <<= 1;
 8009ef2:	89bb      	ldrh	r3, [r7, #12]
 8009ef4:	005b      	lsls	r3, r3, #1
 8009ef6:	81bb      	strh	r3, [r7, #12]
        T_CLK(0);       /*  */
 8009ef8:	2200      	movs	r2, #0
 8009efa:	2102      	movs	r1, #2
 8009efc:	4814      	ldr	r0, [pc, #80]	@ (8009f50 <tp_read_ad+0xd0>)
 8009efe:	f001 ffc8 	bl	800be92 <HAL_GPIO_WritePin>
        delay_us(1);
 8009f02:	2001      	movs	r0, #1
 8009f04:	f004 fe82 	bl	800ec0c <delay_us>
        T_CLK(1);
 8009f08:	2201      	movs	r2, #1
 8009f0a:	2102      	movs	r1, #2
 8009f0c:	4810      	ldr	r0, [pc, #64]	@ (8009f50 <tp_read_ad+0xd0>)
 8009f0e:	f001 ffc0 	bl	800be92 <HAL_GPIO_WritePin>

        if (T_MISO)num++;
 8009f12:	2104      	movs	r1, #4
 8009f14:	480e      	ldr	r0, [pc, #56]	@ (8009f50 <tp_read_ad+0xd0>)
 8009f16:	f001 ffa5 	bl	800be64 <HAL_GPIO_ReadPin>
 8009f1a:	4603      	mov	r3, r0
 8009f1c:	2b00      	cmp	r3, #0
 8009f1e:	d002      	beq.n	8009f26 <tp_read_ad+0xa6>
 8009f20:	89bb      	ldrh	r3, [r7, #12]
 8009f22:	3301      	adds	r3, #1
 8009f24:	81bb      	strh	r3, [r7, #12]
    for (count = 0; count < 16; count++)    /* 16,12 */
 8009f26:	7bfb      	ldrb	r3, [r7, #15]
 8009f28:	3301      	adds	r3, #1
 8009f2a:	73fb      	strb	r3, [r7, #15]
 8009f2c:	7bfb      	ldrb	r3, [r7, #15]
 8009f2e:	2b0f      	cmp	r3, #15
 8009f30:	d9df      	bls.n	8009ef2 <tp_read_ad+0x72>
    }

    num >>= 4;          /* 12. */
 8009f32:	89bb      	ldrh	r3, [r7, #12]
 8009f34:	091b      	lsrs	r3, r3, #4
 8009f36:	81bb      	strh	r3, [r7, #12]
    T_CS(1);            /*  */
 8009f38:	2201      	movs	r2, #1
 8009f3a:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8009f3e:	4805      	ldr	r0, [pc, #20]	@ (8009f54 <tp_read_ad+0xd4>)
 8009f40:	f001 ffa7 	bl	800be92 <HAL_GPIO_WritePin>
    return num;
 8009f44:	89bb      	ldrh	r3, [r7, #12]
}
 8009f46:	4618      	mov	r0, r3
 8009f48:	3710      	adds	r7, #16
 8009f4a:	46bd      	mov	sp, r7
 8009f4c:	bd80      	pop	{r7, pc}
 8009f4e:	bf00      	nop
 8009f50:	40010c00 	.word	0x40010c00
 8009f54:	40011c00 	.word	0x40011c00

08009f58 <tp_read_xoy>:
 *   @arg       0X90: Y(@,X.)
 *
 * @retval      (), ADC(12bit)
 */
static uint16_t tp_read_xoy(uint8_t cmd)
{
 8009f58:	b590      	push	{r4, r7, lr}
 8009f5a:	b089      	sub	sp, #36	@ 0x24
 8009f5c:	af00      	add	r7, sp, #0
 8009f5e:	4603      	mov	r3, r0
 8009f60:	71fb      	strb	r3, [r7, #7]
    uint16_t i, j;
    uint16_t buf[TP_READ_TIMES];
    uint16_t sum = 0;
 8009f62:	2300      	movs	r3, #0
 8009f64:	837b      	strh	r3, [r7, #26]
    uint16_t temp;

    for (i = 0; i < TP_READ_TIMES; i++)   /* TP_READ_TIMES */
 8009f66:	2300      	movs	r3, #0
 8009f68:	83fb      	strh	r3, [r7, #30]
 8009f6a:	e00e      	b.n	8009f8a <tp_read_xoy+0x32>
    {
        buf[i] = tp_read_ad(cmd);
 8009f6c:	8bfc      	ldrh	r4, [r7, #30]
 8009f6e:	79fb      	ldrb	r3, [r7, #7]
 8009f70:	4618      	mov	r0, r3
 8009f72:	f7ff ff85 	bl	8009e80 <tp_read_ad>
 8009f76:	4603      	mov	r3, r0
 8009f78:	461a      	mov	r2, r3
 8009f7a:	0063      	lsls	r3, r4, #1
 8009f7c:	3320      	adds	r3, #32
 8009f7e:	443b      	add	r3, r7
 8009f80:	f823 2c14 	strh.w	r2, [r3, #-20]
    for (i = 0; i < TP_READ_TIMES; i++)   /* TP_READ_TIMES */
 8009f84:	8bfb      	ldrh	r3, [r7, #30]
 8009f86:	3301      	adds	r3, #1
 8009f88:	83fb      	strh	r3, [r7, #30]
 8009f8a:	8bfb      	ldrh	r3, [r7, #30]
 8009f8c:	2b04      	cmp	r3, #4
 8009f8e:	d9ed      	bls.n	8009f6c <tp_read_xoy+0x14>
    }

    for (i = 0; i < TP_READ_TIMES - 1; i++)   /*  */
 8009f90:	2300      	movs	r3, #0
 8009f92:	83fb      	strh	r3, [r7, #30]
 8009f94:	e035      	b.n	800a002 <tp_read_xoy+0xaa>
    {
        for (j = i + 1; j < TP_READ_TIMES; j++)
 8009f96:	8bfb      	ldrh	r3, [r7, #30]
 8009f98:	3301      	adds	r3, #1
 8009f9a:	83bb      	strh	r3, [r7, #28]
 8009f9c:	e02b      	b.n	8009ff6 <tp_read_xoy+0x9e>
        {
            if (buf[i] > buf[j])   /*  */
 8009f9e:	8bfb      	ldrh	r3, [r7, #30]
 8009fa0:	005b      	lsls	r3, r3, #1
 8009fa2:	3320      	adds	r3, #32
 8009fa4:	443b      	add	r3, r7
 8009fa6:	f833 2c14 	ldrh.w	r2, [r3, #-20]
 8009faa:	8bbb      	ldrh	r3, [r7, #28]
 8009fac:	005b      	lsls	r3, r3, #1
 8009fae:	3320      	adds	r3, #32
 8009fb0:	443b      	add	r3, r7
 8009fb2:	f833 3c14 	ldrh.w	r3, [r3, #-20]
 8009fb6:	429a      	cmp	r2, r3
 8009fb8:	d91a      	bls.n	8009ff0 <tp_read_xoy+0x98>
            {
                temp = buf[i];
 8009fba:	8bfb      	ldrh	r3, [r7, #30]
 8009fbc:	005b      	lsls	r3, r3, #1
 8009fbe:	3320      	adds	r3, #32
 8009fc0:	443b      	add	r3, r7
 8009fc2:	f833 3c14 	ldrh.w	r3, [r3, #-20]
 8009fc6:	833b      	strh	r3, [r7, #24]
                buf[i] = buf[j];
 8009fc8:	8bbb      	ldrh	r3, [r7, #28]
 8009fca:	8bfa      	ldrh	r2, [r7, #30]
 8009fcc:	005b      	lsls	r3, r3, #1
 8009fce:	3320      	adds	r3, #32
 8009fd0:	443b      	add	r3, r7
 8009fd2:	f833 1c14 	ldrh.w	r1, [r3, #-20]
 8009fd6:	0053      	lsls	r3, r2, #1
 8009fd8:	3320      	adds	r3, #32
 8009fda:	443b      	add	r3, r7
 8009fdc:	460a      	mov	r2, r1
 8009fde:	f823 2c14 	strh.w	r2, [r3, #-20]
                buf[j] = temp;
 8009fe2:	8bbb      	ldrh	r3, [r7, #28]
 8009fe4:	005b      	lsls	r3, r3, #1
 8009fe6:	3320      	adds	r3, #32
 8009fe8:	443b      	add	r3, r7
 8009fea:	8b3a      	ldrh	r2, [r7, #24]
 8009fec:	f823 2c14 	strh.w	r2, [r3, #-20]
        for (j = i + 1; j < TP_READ_TIMES; j++)
 8009ff0:	8bbb      	ldrh	r3, [r7, #28]
 8009ff2:	3301      	adds	r3, #1
 8009ff4:	83bb      	strh	r3, [r7, #28]
 8009ff6:	8bbb      	ldrh	r3, [r7, #28]
 8009ff8:	2b04      	cmp	r3, #4
 8009ffa:	d9d0      	bls.n	8009f9e <tp_read_xoy+0x46>
    for (i = 0; i < TP_READ_TIMES - 1; i++)   /*  */
 8009ffc:	8bfb      	ldrh	r3, [r7, #30]
 8009ffe:	3301      	adds	r3, #1
 800a000:	83fb      	strh	r3, [r7, #30]
 800a002:	8bfb      	ldrh	r3, [r7, #30]
 800a004:	2b03      	cmp	r3, #3
 800a006:	d9c6      	bls.n	8009f96 <tp_read_xoy+0x3e>
            }
        }
    }

    sum = 0;
 800a008:	2300      	movs	r3, #0
 800a00a:	837b      	strh	r3, [r7, #26]

    for (i = TP_LOST_VAL; i < TP_READ_TIMES - TP_LOST_VAL; i++)   /*  */
 800a00c:	2301      	movs	r3, #1
 800a00e:	83fb      	strh	r3, [r7, #30]
 800a010:	e00b      	b.n	800a02a <tp_read_xoy+0xd2>
    {
        sum += buf[i];  /* . */
 800a012:	8bfb      	ldrh	r3, [r7, #30]
 800a014:	005b      	lsls	r3, r3, #1
 800a016:	3320      	adds	r3, #32
 800a018:	443b      	add	r3, r7
 800a01a:	f833 2c14 	ldrh.w	r2, [r3, #-20]
 800a01e:	8b7b      	ldrh	r3, [r7, #26]
 800a020:	4413      	add	r3, r2
 800a022:	837b      	strh	r3, [r7, #26]
    for (i = TP_LOST_VAL; i < TP_READ_TIMES - TP_LOST_VAL; i++)   /*  */
 800a024:	8bfb      	ldrh	r3, [r7, #30]
 800a026:	3301      	adds	r3, #1
 800a028:	83fb      	strh	r3, [r7, #30]
 800a02a:	8bfb      	ldrh	r3, [r7, #30]
 800a02c:	2b03      	cmp	r3, #3
 800a02e:	d9f0      	bls.n	800a012 <tp_read_xoy+0xba>
    }

    temp = sum / (TP_READ_TIMES - 2 * TP_LOST_VAL); /*  */
 800a030:	8b7b      	ldrh	r3, [r7, #26]
 800a032:	4a05      	ldr	r2, [pc, #20]	@ (800a048 <tp_read_xoy+0xf0>)
 800a034:	fba2 2303 	umull	r2, r3, r2, r3
 800a038:	085b      	lsrs	r3, r3, #1
 800a03a:	833b      	strh	r3, [r7, #24]
    return temp;
 800a03c:	8b3b      	ldrh	r3, [r7, #24]
}
 800a03e:	4618      	mov	r0, r3
 800a040:	3724      	adds	r7, #36	@ 0x24
 800a042:	46bd      	mov	sp, r7
 800a044:	bd90      	pop	{r4, r7, pc}
 800a046:	bf00      	nop
 800a048:	aaaaaaab 	.word	0xaaaaaaab

0800a04c <tp_read_xy>:
 * @brief       x, y
 * @param       x,y: 
 * @retval      
 */
static void tp_read_xy(uint16_t *x, uint16_t *y)
{
 800a04c:	b580      	push	{r7, lr}
 800a04e:	b084      	sub	sp, #16
 800a050:	af00      	add	r7, sp, #0
 800a052:	6078      	str	r0, [r7, #4]
 800a054:	6039      	str	r1, [r7, #0]
    uint16_t xval, yval;

    if (tp_dev.touchtype & 0X01)    /* X,Y */
 800a056:	4b13      	ldr	r3, [pc, #76]	@ (800a0a4 <tp_read_xy+0x58>)
 800a058:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800a05c:	f003 0301 	and.w	r3, r3, #1
 800a060:	2b00      	cmp	r3, #0
 800a062:	d00a      	beq.n	800a07a <tp_read_xy+0x2e>
    {
        xval = tp_read_xoy(0X90);   /* XAD,  */
 800a064:	2090      	movs	r0, #144	@ 0x90
 800a066:	f7ff ff77 	bl	8009f58 <tp_read_xoy>
 800a06a:	4603      	mov	r3, r0
 800a06c:	81fb      	strh	r3, [r7, #14]
        yval = tp_read_xoy(0XD0);   /* YAD */
 800a06e:	20d0      	movs	r0, #208	@ 0xd0
 800a070:	f7ff ff72 	bl	8009f58 <tp_read_xoy>
 800a074:	4603      	mov	r3, r0
 800a076:	81bb      	strh	r3, [r7, #12]
 800a078:	e009      	b.n	800a08e <tp_read_xy+0x42>
    }
    else                            /* X,Y */
    {
        xval = tp_read_xoy(0XD0);   /* XAD */
 800a07a:	20d0      	movs	r0, #208	@ 0xd0
 800a07c:	f7ff ff6c 	bl	8009f58 <tp_read_xoy>
 800a080:	4603      	mov	r3, r0
 800a082:	81fb      	strh	r3, [r7, #14]
        yval = tp_read_xoy(0X90);   /* YAD */
 800a084:	2090      	movs	r0, #144	@ 0x90
 800a086:	f7ff ff67 	bl	8009f58 <tp_read_xoy>
 800a08a:	4603      	mov	r3, r0
 800a08c:	81bb      	strh	r3, [r7, #12]
    }

    *x = xval;
 800a08e:	687b      	ldr	r3, [r7, #4]
 800a090:	89fa      	ldrh	r2, [r7, #14]
 800a092:	801a      	strh	r2, [r3, #0]
    *y = yval;
 800a094:	683b      	ldr	r3, [r7, #0]
 800a096:	89ba      	ldrh	r2, [r7, #12]
 800a098:	801a      	strh	r2, [r3, #0]
}
 800a09a:	bf00      	nop
 800a09c:	3710      	adds	r7, #16
 800a09e:	46bd      	mov	sp, r7
 800a0a0:	bd80      	pop	{r7, pc}
 800a0a2:	bf00      	nop
 800a0a4:	20000024 	.word	0x20000024

0800a0a8 <tp_read_xy2>:
 *
 * @param       x,y: 
 * @retval      0, ; 1, ;
 */
static uint8_t tp_read_xy2(uint16_t *x, uint16_t *y)
{
 800a0a8:	b580      	push	{r7, lr}
 800a0aa:	b084      	sub	sp, #16
 800a0ac:	af00      	add	r7, sp, #0
 800a0ae:	6078      	str	r0, [r7, #4]
 800a0b0:	6039      	str	r1, [r7, #0]
    uint16_t x1, y1;
    uint16_t x2, y2;

    tp_read_xy(&x1, &y1);   /*  */
 800a0b2:	f107 020c 	add.w	r2, r7, #12
 800a0b6:	f107 030e 	add.w	r3, r7, #14
 800a0ba:	4611      	mov	r1, r2
 800a0bc:	4618      	mov	r0, r3
 800a0be:	f7ff ffc5 	bl	800a04c <tp_read_xy>
    tp_read_xy(&x2, &y2);   /*  */
 800a0c2:	f107 0208 	add.w	r2, r7, #8
 800a0c6:	f107 030a 	add.w	r3, r7, #10
 800a0ca:	4611      	mov	r1, r2
 800a0cc:	4618      	mov	r0, r3
 800a0ce:	f7ff ffbd 	bl	800a04c <tp_read_xy>

    /* +-TP_ERR_RANGE */
    if (((x2 <= x1 && x1 < x2 + TP_ERR_RANGE) || (x1 <= x2 && x2 < x1 + TP_ERR_RANGE)) &&
 800a0d2:	897a      	ldrh	r2, [r7, #10]
 800a0d4:	89fb      	ldrh	r3, [r7, #14]
 800a0d6:	429a      	cmp	r2, r3
 800a0d8:	d804      	bhi.n	800a0e4 <tp_read_xy2+0x3c>
 800a0da:	897b      	ldrh	r3, [r7, #10]
 800a0dc:	3331      	adds	r3, #49	@ 0x31
 800a0de:	89fa      	ldrh	r2, [r7, #14]
 800a0e0:	4293      	cmp	r3, r2
 800a0e2:	da08      	bge.n	800a0f6 <tp_read_xy2+0x4e>
 800a0e4:	89fa      	ldrh	r2, [r7, #14]
 800a0e6:	897b      	ldrh	r3, [r7, #10]
 800a0e8:	429a      	cmp	r2, r3
 800a0ea:	d82c      	bhi.n	800a146 <tp_read_xy2+0x9e>
 800a0ec:	89fb      	ldrh	r3, [r7, #14]
 800a0ee:	3331      	adds	r3, #49	@ 0x31
 800a0f0:	897a      	ldrh	r2, [r7, #10]
 800a0f2:	4293      	cmp	r3, r2
 800a0f4:	db27      	blt.n	800a146 <tp_read_xy2+0x9e>
            ((y2 <= y1 && y1 < y2 + TP_ERR_RANGE) || (y1 <= y2 && y2 < y1 + TP_ERR_RANGE)))
 800a0f6:	893a      	ldrh	r2, [r7, #8]
 800a0f8:	89bb      	ldrh	r3, [r7, #12]
    if (((x2 <= x1 && x1 < x2 + TP_ERR_RANGE) || (x1 <= x2 && x2 < x1 + TP_ERR_RANGE)) &&
 800a0fa:	429a      	cmp	r2, r3
 800a0fc:	d804      	bhi.n	800a108 <tp_read_xy2+0x60>
            ((y2 <= y1 && y1 < y2 + TP_ERR_RANGE) || (y1 <= y2 && y2 < y1 + TP_ERR_RANGE)))
 800a0fe:	893b      	ldrh	r3, [r7, #8]
 800a100:	3331      	adds	r3, #49	@ 0x31
 800a102:	89ba      	ldrh	r2, [r7, #12]
 800a104:	4293      	cmp	r3, r2
 800a106:	da08      	bge.n	800a11a <tp_read_xy2+0x72>
 800a108:	89ba      	ldrh	r2, [r7, #12]
 800a10a:	893b      	ldrh	r3, [r7, #8]
 800a10c:	429a      	cmp	r2, r3
 800a10e:	d81a      	bhi.n	800a146 <tp_read_xy2+0x9e>
 800a110:	89bb      	ldrh	r3, [r7, #12]
 800a112:	3331      	adds	r3, #49	@ 0x31
 800a114:	893a      	ldrh	r2, [r7, #8]
 800a116:	4293      	cmp	r3, r2
 800a118:	db15      	blt.n	800a146 <tp_read_xy2+0x9e>
    {
        *x = (x1 + x2) / 2;
 800a11a:	89fb      	ldrh	r3, [r7, #14]
 800a11c:	461a      	mov	r2, r3
 800a11e:	897b      	ldrh	r3, [r7, #10]
 800a120:	4413      	add	r3, r2
 800a122:	0fda      	lsrs	r2, r3, #31
 800a124:	4413      	add	r3, r2
 800a126:	105b      	asrs	r3, r3, #1
 800a128:	b29a      	uxth	r2, r3
 800a12a:	687b      	ldr	r3, [r7, #4]
 800a12c:	801a      	strh	r2, [r3, #0]
        *y = (y1 + y2) / 2;
 800a12e:	89bb      	ldrh	r3, [r7, #12]
 800a130:	461a      	mov	r2, r3
 800a132:	893b      	ldrh	r3, [r7, #8]
 800a134:	4413      	add	r3, r2
 800a136:	0fda      	lsrs	r2, r3, #31
 800a138:	4413      	add	r3, r2
 800a13a:	105b      	asrs	r3, r3, #1
 800a13c:	b29a      	uxth	r2, r3
 800a13e:	683b      	ldr	r3, [r7, #0]
 800a140:	801a      	strh	r2, [r3, #0]
        return 1;
 800a142:	2301      	movs	r3, #1
 800a144:	e000      	b.n	800a148 <tp_read_xy2+0xa0>
    }

    return 0;
 800a146:	2300      	movs	r3, #0
}
 800a148:	4618      	mov	r0, r3
 800a14a:	3710      	adds	r7, #16
 800a14c:	46bd      	mov	sp, r7
 800a14e:	bd80      	pop	{r7, pc}

0800a150 <tp_draw_touch_point>:
 * @param       x,y   : 
 * @param       color : 
 * @retval      
 */
static void tp_draw_touch_point(uint16_t x, uint16_t y, uint16_t color)
{
 800a150:	b590      	push	{r4, r7, lr}
 800a152:	b085      	sub	sp, #20
 800a154:	af02      	add	r7, sp, #8
 800a156:	4603      	mov	r3, r0
 800a158:	80fb      	strh	r3, [r7, #6]
 800a15a:	460b      	mov	r3, r1
 800a15c:	80bb      	strh	r3, [r7, #4]
 800a15e:	4613      	mov	r3, r2
 800a160:	807b      	strh	r3, [r7, #2]
    lcd_draw_line(x - 12, y, x + 13, y, color); /*  */
 800a162:	88fb      	ldrh	r3, [r7, #6]
 800a164:	3b0c      	subs	r3, #12
 800a166:	b298      	uxth	r0, r3
 800a168:	88fb      	ldrh	r3, [r7, #6]
 800a16a:	330d      	adds	r3, #13
 800a16c:	b29a      	uxth	r2, r3
 800a16e:	88bc      	ldrh	r4, [r7, #4]
 800a170:	88b9      	ldrh	r1, [r7, #4]
 800a172:	887b      	ldrh	r3, [r7, #2]
 800a174:	9300      	str	r3, [sp, #0]
 800a176:	4623      	mov	r3, r4
 800a178:	f7fe fcf8 	bl	8008b6c <lcd_draw_line>
    lcd_draw_line(x, y - 12, x, y + 13, color); /*  */
 800a17c:	88bb      	ldrh	r3, [r7, #4]
 800a17e:	3b0c      	subs	r3, #12
 800a180:	b299      	uxth	r1, r3
 800a182:	88bb      	ldrh	r3, [r7, #4]
 800a184:	330d      	adds	r3, #13
 800a186:	b29c      	uxth	r4, r3
 800a188:	88fa      	ldrh	r2, [r7, #6]
 800a18a:	88f8      	ldrh	r0, [r7, #6]
 800a18c:	887b      	ldrh	r3, [r7, #2]
 800a18e:	9300      	str	r3, [sp, #0]
 800a190:	4623      	mov	r3, r4
 800a192:	f7fe fceb 	bl	8008b6c <lcd_draw_line>
    lcd_draw_point(x + 1, y + 1, color);
 800a196:	88fb      	ldrh	r3, [r7, #6]
 800a198:	3301      	adds	r3, #1
 800a19a:	b298      	uxth	r0, r3
 800a19c:	88bb      	ldrh	r3, [r7, #4]
 800a19e:	3301      	adds	r3, #1
 800a1a0:	b29b      	uxth	r3, r3
 800a1a2:	887a      	ldrh	r2, [r7, #2]
 800a1a4:	4619      	mov	r1, r3
 800a1a6:	f7fe f99d 	bl	80084e4 <lcd_draw_point>
    lcd_draw_point(x - 1, y + 1, color);
 800a1aa:	88fb      	ldrh	r3, [r7, #6]
 800a1ac:	3b01      	subs	r3, #1
 800a1ae:	b298      	uxth	r0, r3
 800a1b0:	88bb      	ldrh	r3, [r7, #4]
 800a1b2:	3301      	adds	r3, #1
 800a1b4:	b29b      	uxth	r3, r3
 800a1b6:	887a      	ldrh	r2, [r7, #2]
 800a1b8:	4619      	mov	r1, r3
 800a1ba:	f7fe f993 	bl	80084e4 <lcd_draw_point>
    lcd_draw_point(x + 1, y - 1, color);
 800a1be:	88fb      	ldrh	r3, [r7, #6]
 800a1c0:	3301      	adds	r3, #1
 800a1c2:	b298      	uxth	r0, r3
 800a1c4:	88bb      	ldrh	r3, [r7, #4]
 800a1c6:	3b01      	subs	r3, #1
 800a1c8:	b29b      	uxth	r3, r3
 800a1ca:	887a      	ldrh	r2, [r7, #2]
 800a1cc:	4619      	mov	r1, r3
 800a1ce:	f7fe f989 	bl	80084e4 <lcd_draw_point>
    lcd_draw_point(x - 1, y - 1, color);
 800a1d2:	88fb      	ldrh	r3, [r7, #6]
 800a1d4:	3b01      	subs	r3, #1
 800a1d6:	b298      	uxth	r0, r3
 800a1d8:	88bb      	ldrh	r3, [r7, #4]
 800a1da:	3b01      	subs	r3, #1
 800a1dc:	b29b      	uxth	r3, r3
 800a1de:	887a      	ldrh	r2, [r7, #2]
 800a1e0:	4619      	mov	r1, r3
 800a1e2:	f7fe f97f 	bl	80084e4 <lcd_draw_point>
    lcd_draw_circle(x, y, 6, color);            /*  */
 800a1e6:	887b      	ldrh	r3, [r7, #2]
 800a1e8:	88b9      	ldrh	r1, [r7, #4]
 800a1ea:	88f8      	ldrh	r0, [r7, #6]
 800a1ec:	2206      	movs	r2, #6
 800a1ee:	f7fe fd79 	bl	8008ce4 <lcd_draw_circle>
}
 800a1f2:	bf00      	nop
 800a1f4:	370c      	adds	r7, #12
 800a1f6:	46bd      	mov	sp, r7
 800a1f8:	bd90      	pop	{r4, r7, pc}
	...

0800a1fc <tp_scan>:
 *   @arg       1, ()
 *
 * @retval      0, ; 1, ;
 */
uint8_t tp_scan(uint8_t mode)
{
 800a1fc:	b590      	push	{r4, r7, lr}
 800a1fe:	b083      	sub	sp, #12
 800a200:	af00      	add	r7, sp, #0
 800a202:	4603      	mov	r3, r0
 800a204:	71fb      	strb	r3, [r7, #7]
    if (T_PEN == 0)     /*  */
 800a206:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 800a20a:	484c      	ldr	r0, [pc, #304]	@ (800a33c <tp_scan+0x140>)
 800a20c:	f001 fe2a 	bl	800be64 <HAL_GPIO_ReadPin>
 800a210:	4603      	mov	r3, r0
 800a212:	2b00      	cmp	r3, #0
 800a214:	d172      	bne.n	800a2fc <tp_scan+0x100>
    {
        if (mode)       /* ,  */
 800a216:	79fb      	ldrb	r3, [r7, #7]
 800a218:	2b00      	cmp	r3, #0
 800a21a:	d004      	beq.n	800a226 <tp_scan+0x2a>
        {
            tp_read_xy2(&tp_dev.x[0], &tp_dev.y[0]);
 800a21c:	4948      	ldr	r1, [pc, #288]	@ (800a340 <tp_scan+0x144>)
 800a21e:	4849      	ldr	r0, [pc, #292]	@ (800a344 <tp_scan+0x148>)
 800a220:	f7ff ff42 	bl	800a0a8 <tp_read_xy2>
 800a224:	e058      	b.n	800a2d8 <tp_scan+0xdc>
        }
        else if (tp_read_xy2(&tp_dev.x[0], &tp_dev.y[0]))     /* ,  */
 800a226:	4946      	ldr	r1, [pc, #280]	@ (800a340 <tp_scan+0x144>)
 800a228:	4846      	ldr	r0, [pc, #280]	@ (800a344 <tp_scan+0x148>)
 800a22a:	f7ff ff3d 	bl	800a0a8 <tp_read_xy2>
 800a22e:	4603      	mov	r3, r0
 800a230:	2b00      	cmp	r3, #0
 800a232:	d051      	beq.n	800a2d8 <tp_scan+0xdc>
        {
            /* X (LCDX) */
            tp_dev.x[0] = (signed short)(tp_dev.x[0] - tp_dev.xc) / tp_dev.xfac + lcddev.width / 2;
 800a234:	4b44      	ldr	r3, [pc, #272]	@ (800a348 <tp_scan+0x14c>)
 800a236:	899a      	ldrh	r2, [r3, #12]
 800a238:	4b43      	ldr	r3, [pc, #268]	@ (800a348 <tp_scan+0x14c>)
 800a23a:	f9b3 3040 	ldrsh.w	r3, [r3, #64]	@ 0x40
 800a23e:	b29b      	uxth	r3, r3
 800a240:	1ad3      	subs	r3, r2, r3
 800a242:	b29b      	uxth	r3, r3
 800a244:	b21b      	sxth	r3, r3
 800a246:	4618      	mov	r0, r3
 800a248:	f7f6 fdbe 	bl	8000dc8 <__aeabi_i2f>
 800a24c:	4602      	mov	r2, r0
 800a24e:	4b3e      	ldr	r3, [pc, #248]	@ (800a348 <tp_scan+0x14c>)
 800a250:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a252:	4619      	mov	r1, r3
 800a254:	4610      	mov	r0, r2
 800a256:	f7f6 febf 	bl	8000fd8 <__aeabi_fdiv>
 800a25a:	4603      	mov	r3, r0
 800a25c:	461c      	mov	r4, r3
 800a25e:	4b3b      	ldr	r3, [pc, #236]	@ (800a34c <tp_scan+0x150>)
 800a260:	881b      	ldrh	r3, [r3, #0]
 800a262:	085b      	lsrs	r3, r3, #1
 800a264:	b29b      	uxth	r3, r3
 800a266:	4618      	mov	r0, r3
 800a268:	f7f6 fdae 	bl	8000dc8 <__aeabi_i2f>
 800a26c:	4603      	mov	r3, r0
 800a26e:	4619      	mov	r1, r3
 800a270:	4620      	mov	r0, r4
 800a272:	f7f6 fcf5 	bl	8000c60 <__addsf3>
 800a276:	4603      	mov	r3, r0
 800a278:	4618      	mov	r0, r3
 800a27a:	f7f6 ffbf 	bl	80011fc <__aeabi_f2uiz>
 800a27e:	4603      	mov	r3, r0
 800a280:	b29a      	uxth	r2, r3
 800a282:	4b31      	ldr	r3, [pc, #196]	@ (800a348 <tp_scan+0x14c>)
 800a284:	819a      	strh	r2, [r3, #12]

            /* Y (LCDY) */
            tp_dev.y[0] = (signed short)(tp_dev.y[0] - tp_dev.yc) / tp_dev.yfac + lcddev.height / 2;
 800a286:	4b30      	ldr	r3, [pc, #192]	@ (800a348 <tp_scan+0x14c>)
 800a288:	8c1a      	ldrh	r2, [r3, #32]
 800a28a:	4b2f      	ldr	r3, [pc, #188]	@ (800a348 <tp_scan+0x14c>)
 800a28c:	f9b3 3042 	ldrsh.w	r3, [r3, #66]	@ 0x42
 800a290:	b29b      	uxth	r3, r3
 800a292:	1ad3      	subs	r3, r2, r3
 800a294:	b29b      	uxth	r3, r3
 800a296:	b21b      	sxth	r3, r3
 800a298:	4618      	mov	r0, r3
 800a29a:	f7f6 fd95 	bl	8000dc8 <__aeabi_i2f>
 800a29e:	4602      	mov	r2, r0
 800a2a0:	4b29      	ldr	r3, [pc, #164]	@ (800a348 <tp_scan+0x14c>)
 800a2a2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800a2a4:	4619      	mov	r1, r3
 800a2a6:	4610      	mov	r0, r2
 800a2a8:	f7f6 fe96 	bl	8000fd8 <__aeabi_fdiv>
 800a2ac:	4603      	mov	r3, r0
 800a2ae:	461c      	mov	r4, r3
 800a2b0:	4b26      	ldr	r3, [pc, #152]	@ (800a34c <tp_scan+0x150>)
 800a2b2:	885b      	ldrh	r3, [r3, #2]
 800a2b4:	085b      	lsrs	r3, r3, #1
 800a2b6:	b29b      	uxth	r3, r3
 800a2b8:	4618      	mov	r0, r3
 800a2ba:	f7f6 fd85 	bl	8000dc8 <__aeabi_i2f>
 800a2be:	4603      	mov	r3, r0
 800a2c0:	4619      	mov	r1, r3
 800a2c2:	4620      	mov	r0, r4
 800a2c4:	f7f6 fccc 	bl	8000c60 <__addsf3>
 800a2c8:	4603      	mov	r3, r0
 800a2ca:	4618      	mov	r0, r3
 800a2cc:	f7f6 ff96 	bl	80011fc <__aeabi_f2uiz>
 800a2d0:	4603      	mov	r3, r0
 800a2d2:	b29a      	uxth	r2, r3
 800a2d4:	4b1c      	ldr	r3, [pc, #112]	@ (800a348 <tp_scan+0x14c>)
 800a2d6:	841a      	strh	r2, [r3, #32]
        }

        if ((tp_dev.sta & TP_PRES_DOWN) == 0)   /*  */
 800a2d8:	4b1b      	ldr	r3, [pc, #108]	@ (800a348 <tp_scan+0x14c>)
 800a2da:	8e9b      	ldrh	r3, [r3, #52]	@ 0x34
 800a2dc:	b21b      	sxth	r3, r3
 800a2de:	2b00      	cmp	r3, #0
 800a2e0:	db27      	blt.n	800a332 <tp_scan+0x136>
        {
            tp_dev.sta = TP_PRES_DOWN | TP_CATH_PRES;   /*  */
 800a2e2:	4b19      	ldr	r3, [pc, #100]	@ (800a348 <tp_scan+0x14c>)
 800a2e4:	f44f 4240 	mov.w	r2, #49152	@ 0xc000
 800a2e8:	869a      	strh	r2, [r3, #52]	@ 0x34
            tp_dev.x[CT_MAX_TOUCH - 1] = tp_dev.x[0];   /*  */
 800a2ea:	4b17      	ldr	r3, [pc, #92]	@ (800a348 <tp_scan+0x14c>)
 800a2ec:	899a      	ldrh	r2, [r3, #12]
 800a2ee:	4b16      	ldr	r3, [pc, #88]	@ (800a348 <tp_scan+0x14c>)
 800a2f0:	83da      	strh	r2, [r3, #30]
            tp_dev.y[CT_MAX_TOUCH - 1] = tp_dev.y[0];
 800a2f2:	4b15      	ldr	r3, [pc, #84]	@ (800a348 <tp_scan+0x14c>)
 800a2f4:	8c1a      	ldrh	r2, [r3, #32]
 800a2f6:	4b14      	ldr	r3, [pc, #80]	@ (800a348 <tp_scan+0x14c>)
 800a2f8:	865a      	strh	r2, [r3, #50]	@ 0x32
 800a2fa:	e01a      	b.n	800a332 <tp_scan+0x136>
        }
    }
    else
    {
        if (tp_dev.sta & TP_PRES_DOWN)      /*  */
 800a2fc:	4b12      	ldr	r3, [pc, #72]	@ (800a348 <tp_scan+0x14c>)
 800a2fe:	8e9b      	ldrh	r3, [r3, #52]	@ 0x34
 800a300:	b21b      	sxth	r3, r3
 800a302:	2b00      	cmp	r3, #0
 800a304:	da07      	bge.n	800a316 <tp_scan+0x11a>
        {
            tp_dev.sta &= ~TP_PRES_DOWN;    /*  */
 800a306:	4b10      	ldr	r3, [pc, #64]	@ (800a348 <tp_scan+0x14c>)
 800a308:	8e9b      	ldrh	r3, [r3, #52]	@ 0x34
 800a30a:	f3c3 030e 	ubfx	r3, r3, #0, #15
 800a30e:	b29a      	uxth	r2, r3
 800a310:	4b0d      	ldr	r3, [pc, #52]	@ (800a348 <tp_scan+0x14c>)
 800a312:	869a      	strh	r2, [r3, #52]	@ 0x34
 800a314:	e00d      	b.n	800a332 <tp_scan+0x136>
        }
        else     /*  */
        {
            tp_dev.x[CT_MAX_TOUCH - 1] = 0;
 800a316:	4b0c      	ldr	r3, [pc, #48]	@ (800a348 <tp_scan+0x14c>)
 800a318:	2200      	movs	r2, #0
 800a31a:	83da      	strh	r2, [r3, #30]
            tp_dev.y[CT_MAX_TOUCH - 1] = 0;
 800a31c:	4b0a      	ldr	r3, [pc, #40]	@ (800a348 <tp_scan+0x14c>)
 800a31e:	2200      	movs	r2, #0
 800a320:	865a      	strh	r2, [r3, #50]	@ 0x32
            tp_dev.x[0] = 0xffff;
 800a322:	4b09      	ldr	r3, [pc, #36]	@ (800a348 <tp_scan+0x14c>)
 800a324:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800a328:	819a      	strh	r2, [r3, #12]
            tp_dev.y[0] = 0xffff;
 800a32a:	4b07      	ldr	r3, [pc, #28]	@ (800a348 <tp_scan+0x14c>)
 800a32c:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800a330:	841a      	strh	r2, [r3, #32]
        }
    }

    return tp_dev.sta & TP_PRES_DOWN; /*  */
 800a332:	2300      	movs	r3, #0
}
 800a334:	4618      	mov	r0, r3
 800a336:	370c      	adds	r7, #12
 800a338:	46bd      	mov	sp, r7
 800a33a:	bd90      	pop	{r4, r7, pc}
 800a33c:	40011c00 	.word	0x40011c00
 800a340:	20000044 	.word	0x20000044
 800a344:	20000030 	.word	0x20000030
 800a348:	20000024 	.word	0x20000024
 800a34c:	20000a60 	.word	0x20000a60

0800a350 <tp_save_adjust_data>:
 *              13
 * @param       
 * @retval      
 */
void tp_save_adjust_data(void)
{
 800a350:	b580      	push	{r7, lr}
 800a352:	b082      	sub	sp, #8
 800a354:	af00      	add	r7, sp, #0
    uint8_t *p = (uint8_t *)&tp_dev.xfac;   /*  */
 800a356:	4b07      	ldr	r3, [pc, #28]	@ (800a374 <tp_save_adjust_data+0x24>)
 800a358:	607b      	str	r3, [r7, #4]
     * p+8tp_dev.xoff,p+10,tp_dev.yoff
     * 12(4)
     * p+12(0X0A)
     * p[12]0X0A. .
     */
    at24cxx_write(TP_SAVE_ADDR_BASE, p, 12);                /* 12(xfac,yfac,xc,yc) */
 800a35a:	220c      	movs	r2, #12
 800a35c:	6879      	ldr	r1, [r7, #4]
 800a35e:	2028      	movs	r0, #40	@ 0x28
 800a360:	f7fb f87e 	bl	8005460 <at24cxx_write>
    at24cxx_write_one_byte(TP_SAVE_ADDR_BASE + 12, 0X0A);   /*  */
 800a364:	210a      	movs	r1, #10
 800a366:	2034      	movs	r0, #52	@ 0x34
 800a368:	f7fb f82f 	bl	80053ca <at24cxx_write_one_byte>
}
 800a36c:	bf00      	nop
 800a36e:	3708      	adds	r7, #8
 800a370:	46bd      	mov	sp, r7
 800a372:	bd80      	pop	{r7, pc}
 800a374:	2000005c 	.word	0x2000005c

0800a378 <tp_get_adjust_data>:
 * @param       
 * @retval      0
 *              1
 */
uint8_t tp_get_adjust_data(void)
{
 800a378:	b580      	push	{r7, lr}
 800a37a:	b082      	sub	sp, #8
 800a37c:	af00      	add	r7, sp, #0
    uint8_t *p = (uint8_t *)&tp_dev.xfac;
 800a37e:	4b0c      	ldr	r3, [pc, #48]	@ (800a3b0 <tp_get_adjust_data+0x38>)
 800a380:	607b      	str	r3, [r7, #4]
    uint8_t temp = 0;
 800a382:	2300      	movs	r3, #0
 800a384:	70fb      	strb	r3, [r7, #3]

    /* tp_dev.xfac, ,
     * tp_dev.xfac, , 
     * . ()/().
     */
    at24cxx_read(TP_SAVE_ADDR_BASE, p, 12);                 /* 12 */
 800a386:	220c      	movs	r2, #12
 800a388:	6879      	ldr	r1, [r7, #4]
 800a38a:	2028      	movs	r0, #40	@ 0x28
 800a38c:	f7fb f84a 	bl	8005424 <at24cxx_read>
    temp = at24cxx_read_one_byte(TP_SAVE_ADDR_BASE + 12);   /*  */
 800a390:	2034      	movs	r0, #52	@ 0x34
 800a392:	f7fa ffea 	bl	800536a <at24cxx_read_one_byte>
 800a396:	4603      	mov	r3, r0
 800a398:	70fb      	strb	r3, [r7, #3]

    if (temp == 0X0A)
 800a39a:	78fb      	ldrb	r3, [r7, #3]
 800a39c:	2b0a      	cmp	r3, #10
 800a39e:	d101      	bne.n	800a3a4 <tp_get_adjust_data+0x2c>
    {
        return 1;
 800a3a0:	2301      	movs	r3, #1
 800a3a2:	e000      	b.n	800a3a6 <tp_get_adjust_data+0x2e>
    }

    return 0;
 800a3a4:	2300      	movs	r3, #0
}
 800a3a6:	4618      	mov	r0, r3
 800a3a8:	3708      	adds	r7, #8
 800a3aa:	46bd      	mov	sp, r7
 800a3ac:	bd80      	pop	{r7, pc}
 800a3ae:	bf00      	nop
 800a3b0:	2000005c 	.word	0x2000005c

0800a3b4 <tp_adjust_info_show>:
 * @param       xy[5][2]: 5
 * @param       px,py   : x,y(1)
 * @retval      
 */
static void tp_adjust_info_show(uint16_t xy[5][2], double px, double py)
{
 800a3b4:	b580      	push	{r7, lr}
 800a3b6:	b08e      	sub	sp, #56	@ 0x38
 800a3b8:	af04      	add	r7, sp, #16
 800a3ba:	60f8      	str	r0, [r7, #12]
 800a3bc:	e9c7 2300 	strd	r2, r3, [r7]
    uint8_t i;
    char sbuf[20];

    for (i = 0; i < 5; i++)   /* 5 */
 800a3c0:	2300      	movs	r3, #0
 800a3c2:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 800a3c6:	e056      	b.n	800a476 <tp_adjust_info_show+0xc2>
    {
        sprintf(sbuf, "x%d:%d", i + 1, xy[i][0]);
 800a3c8:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800a3cc:	1c59      	adds	r1, r3, #1
 800a3ce:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800a3d2:	009b      	lsls	r3, r3, #2
 800a3d4:	68fa      	ldr	r2, [r7, #12]
 800a3d6:	4413      	add	r3, r2
 800a3d8:	881b      	ldrh	r3, [r3, #0]
 800a3da:	f107 0010 	add.w	r0, r7, #16
 800a3de:	460a      	mov	r2, r1
 800a3e0:	4956      	ldr	r1, [pc, #344]	@ (800a53c <tp_adjust_info_show+0x188>)
 800a3e2:	f005 fc25 	bl	800fc30 <siprintf>
        lcd_show_string(40, 160 + (i * 20), lcddev.width, lcddev.height, 16, sbuf, RED);
 800a3e6:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800a3ea:	b29b      	uxth	r3, r3
 800a3ec:	461a      	mov	r2, r3
 800a3ee:	0092      	lsls	r2, r2, #2
 800a3f0:	4413      	add	r3, r2
 800a3f2:	009b      	lsls	r3, r3, #2
 800a3f4:	b29b      	uxth	r3, r3
 800a3f6:	33a0      	adds	r3, #160	@ 0xa0
 800a3f8:	b299      	uxth	r1, r3
 800a3fa:	4b51      	ldr	r3, [pc, #324]	@ (800a540 <tp_adjust_info_show+0x18c>)
 800a3fc:	881a      	ldrh	r2, [r3, #0]
 800a3fe:	4b50      	ldr	r3, [pc, #320]	@ (800a540 <tp_adjust_info_show+0x18c>)
 800a400:	8858      	ldrh	r0, [r3, #2]
 800a402:	f44f 4378 	mov.w	r3, #63488	@ 0xf800
 800a406:	9302      	str	r3, [sp, #8]
 800a408:	f107 0310 	add.w	r3, r7, #16
 800a40c:	9301      	str	r3, [sp, #4]
 800a40e:	2310      	movs	r3, #16
 800a410:	9300      	str	r3, [sp, #0]
 800a412:	4603      	mov	r3, r0
 800a414:	2028      	movs	r0, #40	@ 0x28
 800a416:	f7fe fdef 	bl	8008ff8 <lcd_show_string>
        sprintf(sbuf, "y%d:%d", i + 1, xy[i][1]);
 800a41a:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800a41e:	1c59      	adds	r1, r3, #1
 800a420:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800a424:	009b      	lsls	r3, r3, #2
 800a426:	68fa      	ldr	r2, [r7, #12]
 800a428:	4413      	add	r3, r2
 800a42a:	885b      	ldrh	r3, [r3, #2]
 800a42c:	f107 0010 	add.w	r0, r7, #16
 800a430:	460a      	mov	r2, r1
 800a432:	4944      	ldr	r1, [pc, #272]	@ (800a544 <tp_adjust_info_show+0x190>)
 800a434:	f005 fbfc 	bl	800fc30 <siprintf>
        lcd_show_string(40 + 80, 160 + (i * 20), lcddev.width, lcddev.height, 16, sbuf, RED);
 800a438:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800a43c:	b29b      	uxth	r3, r3
 800a43e:	461a      	mov	r2, r3
 800a440:	0092      	lsls	r2, r2, #2
 800a442:	4413      	add	r3, r2
 800a444:	009b      	lsls	r3, r3, #2
 800a446:	b29b      	uxth	r3, r3
 800a448:	33a0      	adds	r3, #160	@ 0xa0
 800a44a:	b299      	uxth	r1, r3
 800a44c:	4b3c      	ldr	r3, [pc, #240]	@ (800a540 <tp_adjust_info_show+0x18c>)
 800a44e:	881a      	ldrh	r2, [r3, #0]
 800a450:	4b3b      	ldr	r3, [pc, #236]	@ (800a540 <tp_adjust_info_show+0x18c>)
 800a452:	8858      	ldrh	r0, [r3, #2]
 800a454:	f44f 4378 	mov.w	r3, #63488	@ 0xf800
 800a458:	9302      	str	r3, [sp, #8]
 800a45a:	f107 0310 	add.w	r3, r7, #16
 800a45e:	9301      	str	r3, [sp, #4]
 800a460:	2310      	movs	r3, #16
 800a462:	9300      	str	r3, [sp, #0]
 800a464:	4603      	mov	r3, r0
 800a466:	2078      	movs	r0, #120	@ 0x78
 800a468:	f7fe fdc6 	bl	8008ff8 <lcd_show_string>
    for (i = 0; i < 5; i++)   /* 5 */
 800a46c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800a470:	3301      	adds	r3, #1
 800a472:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 800a476:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800a47a:	2b04      	cmp	r3, #4
 800a47c:	d9a4      	bls.n	800a3c8 <tp_adjust_info_show+0x14>
    }

    /* X/Y */
    lcd_fill(40, 160 + (i * 20), lcddev.width - 1, 16, WHITE);  /* px,py */
 800a47e:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800a482:	b29b      	uxth	r3, r3
 800a484:	461a      	mov	r2, r3
 800a486:	0092      	lsls	r2, r2, #2
 800a488:	4413      	add	r3, r2
 800a48a:	009b      	lsls	r3, r3, #2
 800a48c:	b29b      	uxth	r3, r3
 800a48e:	33a0      	adds	r3, #160	@ 0xa0
 800a490:	b299      	uxth	r1, r3
 800a492:	4b2b      	ldr	r3, [pc, #172]	@ (800a540 <tp_adjust_info_show+0x18c>)
 800a494:	881b      	ldrh	r3, [r3, #0]
 800a496:	3b01      	subs	r3, #1
 800a498:	b29a      	uxth	r2, r3
 800a49a:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800a49e:	9300      	str	r3, [sp, #0]
 800a4a0:	2310      	movs	r3, #16
 800a4a2:	2028      	movs	r0, #40	@ 0x28
 800a4a4:	f7fe fb24 	bl	8008af0 <lcd_fill>
    sprintf(sbuf, "px:%0.2f", px);
 800a4a8:	f107 0010 	add.w	r0, r7, #16
 800a4ac:	e9d7 2300 	ldrd	r2, r3, [r7]
 800a4b0:	4925      	ldr	r1, [pc, #148]	@ (800a548 <tp_adjust_info_show+0x194>)
 800a4b2:	f005 fbbd 	bl	800fc30 <siprintf>
    sbuf[7] = 0; /*  */
 800a4b6:	2300      	movs	r3, #0
 800a4b8:	75fb      	strb	r3, [r7, #23]
    lcd_show_string(40, 160 + (i * 20), lcddev.width, lcddev.height, 16, sbuf, RED);
 800a4ba:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800a4be:	b29b      	uxth	r3, r3
 800a4c0:	461a      	mov	r2, r3
 800a4c2:	0092      	lsls	r2, r2, #2
 800a4c4:	4413      	add	r3, r2
 800a4c6:	009b      	lsls	r3, r3, #2
 800a4c8:	b29b      	uxth	r3, r3
 800a4ca:	33a0      	adds	r3, #160	@ 0xa0
 800a4cc:	b299      	uxth	r1, r3
 800a4ce:	4b1c      	ldr	r3, [pc, #112]	@ (800a540 <tp_adjust_info_show+0x18c>)
 800a4d0:	881a      	ldrh	r2, [r3, #0]
 800a4d2:	4b1b      	ldr	r3, [pc, #108]	@ (800a540 <tp_adjust_info_show+0x18c>)
 800a4d4:	8858      	ldrh	r0, [r3, #2]
 800a4d6:	f44f 4378 	mov.w	r3, #63488	@ 0xf800
 800a4da:	9302      	str	r3, [sp, #8]
 800a4dc:	f107 0310 	add.w	r3, r7, #16
 800a4e0:	9301      	str	r3, [sp, #4]
 800a4e2:	2310      	movs	r3, #16
 800a4e4:	9300      	str	r3, [sp, #0]
 800a4e6:	4603      	mov	r3, r0
 800a4e8:	2028      	movs	r0, #40	@ 0x28
 800a4ea:	f7fe fd85 	bl	8008ff8 <lcd_show_string>
    sprintf(sbuf, "py:%0.2f", py);
 800a4ee:	f107 0010 	add.w	r0, r7, #16
 800a4f2:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	@ 0x30
 800a4f6:	4915      	ldr	r1, [pc, #84]	@ (800a54c <tp_adjust_info_show+0x198>)
 800a4f8:	f005 fb9a 	bl	800fc30 <siprintf>
    sbuf[7] = 0; /*  */
 800a4fc:	2300      	movs	r3, #0
 800a4fe:	75fb      	strb	r3, [r7, #23]
    lcd_show_string(40 + 80, 160 + (i * 20), lcddev.width, lcddev.height, 16, sbuf, RED);
 800a500:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800a504:	b29b      	uxth	r3, r3
 800a506:	461a      	mov	r2, r3
 800a508:	0092      	lsls	r2, r2, #2
 800a50a:	4413      	add	r3, r2
 800a50c:	009b      	lsls	r3, r3, #2
 800a50e:	b29b      	uxth	r3, r3
 800a510:	33a0      	adds	r3, #160	@ 0xa0
 800a512:	b299      	uxth	r1, r3
 800a514:	4b0a      	ldr	r3, [pc, #40]	@ (800a540 <tp_adjust_info_show+0x18c>)
 800a516:	881a      	ldrh	r2, [r3, #0]
 800a518:	4b09      	ldr	r3, [pc, #36]	@ (800a540 <tp_adjust_info_show+0x18c>)
 800a51a:	8858      	ldrh	r0, [r3, #2]
 800a51c:	f44f 4378 	mov.w	r3, #63488	@ 0xf800
 800a520:	9302      	str	r3, [sp, #8]
 800a522:	f107 0310 	add.w	r3, r7, #16
 800a526:	9301      	str	r3, [sp, #4]
 800a528:	2310      	movs	r3, #16
 800a52a:	9300      	str	r3, [sp, #0]
 800a52c:	4603      	mov	r3, r0
 800a52e:	2078      	movs	r0, #120	@ 0x78
 800a530:	f7fe fd62 	bl	8008ff8 <lcd_show_string>
}
 800a534:	bf00      	nop
 800a536:	3728      	adds	r7, #40	@ 0x28
 800a538:	46bd      	mov	sp, r7
 800a53a:	bd80      	pop	{r7, pc}
 800a53c:	08013680 	.word	0x08013680
 800a540:	20000a60 	.word	0x20000a60
 800a544:	08013688 	.word	0x08013688
 800a548:	08013690 	.word	0x08013690
 800a54c:	0801369c 	.word	0x0801369c

0800a550 <tp_adjust>:
 *
 * @param       
 * @retval      
 */
void tp_adjust(void)
{
 800a550:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 800a554:	b094      	sub	sp, #80	@ 0x50
 800a556:	af04      	add	r7, sp, #16
    uint16_t pxy[5][2];     /*  */
    uint8_t  cnt = 0;
 800a558:	2300      	movs	r3, #0
 800a55a:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
    short s1, s2, s3, s4;   /* 4 */
    double px, py;          /* X,Y, */
    uint16_t outtime = 0;
 800a55e:	2300      	movs	r3, #0
 800a560:	84fb      	strh	r3, [r7, #38]	@ 0x26
    cnt = 0;
 800a562:	2300      	movs	r3, #0
 800a564:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f

    lcd_clear(WHITE);       /*  */
 800a568:	f64f 70ff 	movw	r0, #65535	@ 0xffff
 800a56c:	f7fe fa92 	bl	8008a94 <lcd_clear>
    lcd_show_string(40, 40, 160, 100, 16, TP_REMIND_MSG_TBL, RED); /*  */
 800a570:	4b54      	ldr	r3, [pc, #336]	@ (800a6c4 <tp_adjust+0x174>)
 800a572:	f44f 4278 	mov.w	r2, #63488	@ 0xf800
 800a576:	9202      	str	r2, [sp, #8]
 800a578:	9301      	str	r3, [sp, #4]
 800a57a:	2310      	movs	r3, #16
 800a57c:	9300      	str	r3, [sp, #0]
 800a57e:	2364      	movs	r3, #100	@ 0x64
 800a580:	22a0      	movs	r2, #160	@ 0xa0
 800a582:	2128      	movs	r1, #40	@ 0x28
 800a584:	2028      	movs	r0, #40	@ 0x28
 800a586:	f7fe fd37 	bl	8008ff8 <lcd_show_string>
    tp_draw_touch_point(20, 20, RED);   /* 1 */
 800a58a:	f44f 4278 	mov.w	r2, #63488	@ 0xf800
 800a58e:	2114      	movs	r1, #20
 800a590:	2014      	movs	r0, #20
 800a592:	f7ff fddd 	bl	800a150 <tp_draw_touch_point>
    tp_dev.sta = 0;         /*  */
 800a596:	4b4c      	ldr	r3, [pc, #304]	@ (800a6c8 <tp_adjust+0x178>)
 800a598:	2200      	movs	r2, #0
 800a59a:	869a      	strh	r2, [r3, #52]	@ 0x34

    while (1)               /* 10, */
    {
        tp_dev.scan(1);     /*  */
 800a59c:	4b4a      	ldr	r3, [pc, #296]	@ (800a6c8 <tp_adjust+0x178>)
 800a59e:	685b      	ldr	r3, [r3, #4]
 800a5a0:	2001      	movs	r0, #1
 800a5a2:	4798      	blx	r3

        if ((tp_dev.sta & 0xc000) == TP_CATH_PRES)   /* (.) */
 800a5a4:	4b48      	ldr	r3, [pc, #288]	@ (800a6c8 <tp_adjust+0x178>)
 800a5a6:	8e9b      	ldrh	r3, [r3, #52]	@ 0x34
 800a5a8:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 800a5ac:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800a5b0:	f040 81db 	bne.w	800a96a <tp_adjust+0x41a>
        {
            outtime = 0;
 800a5b4:	2300      	movs	r3, #0
 800a5b6:	84fb      	strh	r3, [r7, #38]	@ 0x26
            tp_dev.sta &= ~TP_CATH_PRES;    /* . */
 800a5b8:	4b43      	ldr	r3, [pc, #268]	@ (800a6c8 <tp_adjust+0x178>)
 800a5ba:	8e9b      	ldrh	r3, [r3, #52]	@ 0x34
 800a5bc:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800a5c0:	b29a      	uxth	r2, r3
 800a5c2:	4b41      	ldr	r3, [pc, #260]	@ (800a6c8 <tp_adjust+0x178>)
 800a5c4:	869a      	strh	r2, [r3, #52]	@ 0x34

            pxy[cnt][0] = tp_dev.x[0];      /* X */
 800a5c6:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 800a5ca:	4a3f      	ldr	r2, [pc, #252]	@ (800a6c8 <tp_adjust+0x178>)
 800a5cc:	8992      	ldrh	r2, [r2, #12]
 800a5ce:	009b      	lsls	r3, r3, #2
 800a5d0:	3338      	adds	r3, #56	@ 0x38
 800a5d2:	f107 0108 	add.w	r1, r7, #8
 800a5d6:	440b      	add	r3, r1
 800a5d8:	f823 2c38 	strh.w	r2, [r3, #-56]
            pxy[cnt][1] = tp_dev.y[0];      /* Y */
 800a5dc:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 800a5e0:	4a39      	ldr	r2, [pc, #228]	@ (800a6c8 <tp_adjust+0x178>)
 800a5e2:	8c12      	ldrh	r2, [r2, #32]
 800a5e4:	009b      	lsls	r3, r3, #2
 800a5e6:	3338      	adds	r3, #56	@ 0x38
 800a5e8:	f107 0108 	add.w	r1, r7, #8
 800a5ec:	440b      	add	r3, r1
 800a5ee:	f823 2c36 	strh.w	r2, [r3, #-54]
            cnt++;
 800a5f2:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 800a5f6:	3301      	adds	r3, #1
 800a5f8:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f

            switch (cnt)
 800a5fc:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 800a600:	3b01      	subs	r3, #1
 800a602:	2b04      	cmp	r3, #4
 800a604:	f200 81b1 	bhi.w	800a96a <tp_adjust+0x41a>
 800a608:	a201      	add	r2, pc, #4	@ (adr r2, 800a610 <tp_adjust+0xc0>)
 800a60a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a60e:	bf00      	nop
 800a610:	0800a625 	.word	0x0800a625
 800a614:	0800a647 	.word	0x0800a647
 800a618:	0800a671 	.word	0x0800a671
 800a61c:	0800a6a1 	.word	0x0800a6a1
 800a620:	0800a6d1 	.word	0x0800a6d1
            {
                case 1:
                    tp_draw_touch_point(20, 20, WHITE);                 /* 1 */
 800a624:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800a628:	2114      	movs	r1, #20
 800a62a:	2014      	movs	r0, #20
 800a62c:	f7ff fd90 	bl	800a150 <tp_draw_touch_point>
                    tp_draw_touch_point(lcddev.width - 20, 20, RED);    /* 2 */
 800a630:	4b26      	ldr	r3, [pc, #152]	@ (800a6cc <tp_adjust+0x17c>)
 800a632:	881b      	ldrh	r3, [r3, #0]
 800a634:	3b14      	subs	r3, #20
 800a636:	b29b      	uxth	r3, r3
 800a638:	f44f 4278 	mov.w	r2, #63488	@ 0xf800
 800a63c:	2114      	movs	r1, #20
 800a63e:	4618      	mov	r0, r3
 800a640:	f7ff fd86 	bl	800a150 <tp_draw_touch_point>
                    break;
 800a644:	e191      	b.n	800a96a <tp_adjust+0x41a>

                case 2:
                    tp_draw_touch_point(lcddev.width - 20, 20, WHITE);  /* 2 */
 800a646:	4b21      	ldr	r3, [pc, #132]	@ (800a6cc <tp_adjust+0x17c>)
 800a648:	881b      	ldrh	r3, [r3, #0]
 800a64a:	3b14      	subs	r3, #20
 800a64c:	b29b      	uxth	r3, r3
 800a64e:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800a652:	2114      	movs	r1, #20
 800a654:	4618      	mov	r0, r3
 800a656:	f7ff fd7b 	bl	800a150 <tp_draw_touch_point>
                    tp_draw_touch_point(20, lcddev.height - 20, RED);   /* 3 */
 800a65a:	4b1c      	ldr	r3, [pc, #112]	@ (800a6cc <tp_adjust+0x17c>)
 800a65c:	885b      	ldrh	r3, [r3, #2]
 800a65e:	3b14      	subs	r3, #20
 800a660:	b29b      	uxth	r3, r3
 800a662:	f44f 4278 	mov.w	r2, #63488	@ 0xf800
 800a666:	4619      	mov	r1, r3
 800a668:	2014      	movs	r0, #20
 800a66a:	f7ff fd71 	bl	800a150 <tp_draw_touch_point>
                    break;
 800a66e:	e17c      	b.n	800a96a <tp_adjust+0x41a>

                case 3:
                    tp_draw_touch_point(20, lcddev.height - 20, WHITE); /* 3 */
 800a670:	4b16      	ldr	r3, [pc, #88]	@ (800a6cc <tp_adjust+0x17c>)
 800a672:	885b      	ldrh	r3, [r3, #2]
 800a674:	3b14      	subs	r3, #20
 800a676:	b29b      	uxth	r3, r3
 800a678:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800a67c:	4619      	mov	r1, r3
 800a67e:	2014      	movs	r0, #20
 800a680:	f7ff fd66 	bl	800a150 <tp_draw_touch_point>
                    tp_draw_touch_point(lcddev.width - 20, lcddev.height - 20, RED);    /* 4 */
 800a684:	4b11      	ldr	r3, [pc, #68]	@ (800a6cc <tp_adjust+0x17c>)
 800a686:	881b      	ldrh	r3, [r3, #0]
 800a688:	3b14      	subs	r3, #20
 800a68a:	b298      	uxth	r0, r3
 800a68c:	4b0f      	ldr	r3, [pc, #60]	@ (800a6cc <tp_adjust+0x17c>)
 800a68e:	885b      	ldrh	r3, [r3, #2]
 800a690:	3b14      	subs	r3, #20
 800a692:	b29b      	uxth	r3, r3
 800a694:	f44f 4278 	mov.w	r2, #63488	@ 0xf800
 800a698:	4619      	mov	r1, r3
 800a69a:	f7ff fd59 	bl	800a150 <tp_draw_touch_point>
                    break;
 800a69e:	e164      	b.n	800a96a <tp_adjust+0x41a>

                case 4:
                    lcd_clear(WHITE);   /* ,  */
 800a6a0:	f64f 70ff 	movw	r0, #65535	@ 0xffff
 800a6a4:	f7fe f9f6 	bl	8008a94 <lcd_clear>
                    tp_draw_touch_point(lcddev.width / 2, lcddev.height / 2, RED);  /* 5 */
 800a6a8:	4b08      	ldr	r3, [pc, #32]	@ (800a6cc <tp_adjust+0x17c>)
 800a6aa:	881b      	ldrh	r3, [r3, #0]
 800a6ac:	085b      	lsrs	r3, r3, #1
 800a6ae:	b298      	uxth	r0, r3
 800a6b0:	4b06      	ldr	r3, [pc, #24]	@ (800a6cc <tp_adjust+0x17c>)
 800a6b2:	885b      	ldrh	r3, [r3, #2]
 800a6b4:	085b      	lsrs	r3, r3, #1
 800a6b6:	b29b      	uxth	r3, r3
 800a6b8:	f44f 4278 	mov.w	r2, #63488	@ 0xf800
 800a6bc:	4619      	mov	r1, r3
 800a6be:	f7ff fd47 	bl	800a150 <tp_draw_touch_point>
                    break;
 800a6c2:	e152      	b.n	800a96a <tp_adjust+0x41a>
 800a6c4:	08013604 	.word	0x08013604
 800a6c8:	20000024 	.word	0x20000024
 800a6cc:	20000a60 	.word	0x20000a60

                case 5:     /* 5 */
                    s1 = pxy[1][0] - pxy[0][0]; /* 21X(AD) */
 800a6d0:	89ba      	ldrh	r2, [r7, #12]
 800a6d2:	893b      	ldrh	r3, [r7, #8]
 800a6d4:	1ad3      	subs	r3, r2, r3
 800a6d6:	b29b      	uxth	r3, r3
 800a6d8:	84bb      	strh	r3, [r7, #36]	@ 0x24
                    s3 = pxy[3][0] - pxy[2][0]; /* 43X(AD) */
 800a6da:	8aba      	ldrh	r2, [r7, #20]
 800a6dc:	8a3b      	ldrh	r3, [r7, #16]
 800a6de:	1ad3      	subs	r3, r2, r3
 800a6e0:	b29b      	uxth	r3, r3
 800a6e2:	847b      	strh	r3, [r7, #34]	@ 0x22
                    s2 = pxy[3][1] - pxy[1][1]; /* 42Y(AD) */
 800a6e4:	8afa      	ldrh	r2, [r7, #22]
 800a6e6:	89fb      	ldrh	r3, [r7, #14]
 800a6e8:	1ad3      	subs	r3, r2, r3
 800a6ea:	b29b      	uxth	r3, r3
 800a6ec:	843b      	strh	r3, [r7, #32]
                    s4 = pxy[2][1] - pxy[0][1]; /* 31Y(AD) */
 800a6ee:	8a7a      	ldrh	r2, [r7, #18]
 800a6f0:	897b      	ldrh	r3, [r7, #10]
 800a6f2:	1ad3      	subs	r3, r2, r3
 800a6f4:	b29b      	uxth	r3, r3
 800a6f6:	83fb      	strh	r3, [r7, #30]

                    px = (double)s1 / s3;       /* X */
 800a6f8:	f9b7 3024 	ldrsh.w	r3, [r7, #36]	@ 0x24
 800a6fc:	4618      	mov	r0, r3
 800a6fe:	f7f5 fef7 	bl	80004f0 <__aeabi_i2d>
 800a702:	4680      	mov	r8, r0
 800a704:	4689      	mov	r9, r1
 800a706:	f9b7 3022 	ldrsh.w	r3, [r7, #34]	@ 0x22
 800a70a:	4618      	mov	r0, r3
 800a70c:	f7f5 fef0 	bl	80004f0 <__aeabi_i2d>
 800a710:	4602      	mov	r2, r0
 800a712:	460b      	mov	r3, r1
 800a714:	4640      	mov	r0, r8
 800a716:	4649      	mov	r1, r9
 800a718:	f7f6 f87e 	bl	8000818 <__aeabi_ddiv>
 800a71c:	4602      	mov	r2, r0
 800a71e:	460b      	mov	r3, r1
 800a720:	e9c7 230c 	strd	r2, r3, [r7, #48]	@ 0x30
                    py = (double)s2 / s4;       /* Y */
 800a724:	f9b7 3020 	ldrsh.w	r3, [r7, #32]
 800a728:	4618      	mov	r0, r3
 800a72a:	f7f5 fee1 	bl	80004f0 <__aeabi_i2d>
 800a72e:	4680      	mov	r8, r0
 800a730:	4689      	mov	r9, r1
 800a732:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
 800a736:	4618      	mov	r0, r3
 800a738:	f7f5 feda 	bl	80004f0 <__aeabi_i2d>
 800a73c:	4602      	mov	r2, r0
 800a73e:	460b      	mov	r3, r1
 800a740:	4640      	mov	r0, r8
 800a742:	4649      	mov	r1, r9
 800a744:	f7f6 f868 	bl	8000818 <__aeabi_ddiv>
 800a748:	4602      	mov	r2, r0
 800a74a:	460b      	mov	r3, r1
 800a74c:	e9c7 230a 	strd	r2, r3, [r7, #40]	@ 0x28

                    if (px < 0)px = -px;        /*  */
 800a750:	f04f 0200 	mov.w	r2, #0
 800a754:	f04f 0300 	mov.w	r3, #0
 800a758:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	@ 0x30
 800a75c:	f7f6 f9a4 	bl	8000aa8 <__aeabi_dcmplt>
 800a760:	4603      	mov	r3, r0
 800a762:	2b00      	cmp	r3, #0
 800a764:	d005      	beq.n	800a772 <tp_adjust+0x222>
 800a766:	6b3c      	ldr	r4, [r7, #48]	@ 0x30
 800a768:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a76a:	f083 4500 	eor.w	r5, r3, #2147483648	@ 0x80000000
 800a76e:	e9c7 450c 	strd	r4, r5, [r7, #48]	@ 0x30
                    if (py < 0)py = -py;        /*  */
 800a772:	f04f 0200 	mov.w	r2, #0
 800a776:	f04f 0300 	mov.w	r3, #0
 800a77a:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 800a77e:	f7f6 f993 	bl	8000aa8 <__aeabi_dcmplt>
 800a782:	4603      	mov	r3, r0
 800a784:	2b00      	cmp	r3, #0
 800a786:	d009      	beq.n	800a79c <tp_adjust+0x24c>
 800a788:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a78a:	603b      	str	r3, [r7, #0]
 800a78c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a78e:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000
 800a792:	607b      	str	r3, [r7, #4]
 800a794:	e9d7 2300 	ldrd	r2, r3, [r7]
 800a798:	e9c7 230a 	strd	r2, r3, [r7, #40]	@ 0x28

                    if (px < 0.95 || px > 1.05 || py < 0.95 || py > 1.05 ||     /*  */
 800a79c:	a37c      	add	r3, pc, #496	@ (adr r3, 800a990 <tp_adjust+0x440>)
 800a79e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a7a2:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	@ 0x30
 800a7a6:	f7f6 f97f 	bl	8000aa8 <__aeabi_dcmplt>
 800a7aa:	4603      	mov	r3, r0
 800a7ac:	2b00      	cmp	r3, #0
 800a7ae:	d161      	bne.n	800a874 <tp_adjust+0x324>
 800a7b0:	a379      	add	r3, pc, #484	@ (adr r3, 800a998 <tp_adjust+0x448>)
 800a7b2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a7b6:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	@ 0x30
 800a7ba:	f7f6 f993 	bl	8000ae4 <__aeabi_dcmpgt>
 800a7be:	4603      	mov	r3, r0
 800a7c0:	2b00      	cmp	r3, #0
 800a7c2:	d157      	bne.n	800a874 <tp_adjust+0x324>
 800a7c4:	a372      	add	r3, pc, #456	@ (adr r3, 800a990 <tp_adjust+0x440>)
 800a7c6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a7ca:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 800a7ce:	f7f6 f96b 	bl	8000aa8 <__aeabi_dcmplt>
 800a7d2:	4603      	mov	r3, r0
 800a7d4:	2b00      	cmp	r3, #0
 800a7d6:	d14d      	bne.n	800a874 <tp_adjust+0x324>
 800a7d8:	a36f      	add	r3, pc, #444	@ (adr r3, 800a998 <tp_adjust+0x448>)
 800a7da:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a7de:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 800a7e2:	f7f6 f97f 	bl	8000ae4 <__aeabi_dcmpgt>
 800a7e6:	4603      	mov	r3, r0
 800a7e8:	2b00      	cmp	r3, #0
 800a7ea:	d143      	bne.n	800a874 <tp_adjust+0x324>
                            abs(s1) > 4095 || abs(s2) > 4095 || abs(s3) > 4095 || abs(s4) > 4095 || /* ,  */
 800a7ec:	f9b7 3024 	ldrsh.w	r3, [r7, #36]	@ 0x24
 800a7f0:	2b00      	cmp	r3, #0
 800a7f2:	bfb8      	it	lt
 800a7f4:	425b      	neglt	r3, r3
 800a7f6:	b29b      	uxth	r3, r3
                    if (px < 0.95 || px > 1.05 || py < 0.95 || py > 1.05 ||     /*  */
 800a7f8:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800a7fc:	d23a      	bcs.n	800a874 <tp_adjust+0x324>
                            abs(s1) > 4095 || abs(s2) > 4095 || abs(s3) > 4095 || abs(s4) > 4095 || /* ,  */
 800a7fe:	f9b7 3020 	ldrsh.w	r3, [r7, #32]
 800a802:	2b00      	cmp	r3, #0
 800a804:	bfb8      	it	lt
 800a806:	425b      	neglt	r3, r3
 800a808:	b29b      	uxth	r3, r3
 800a80a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800a80e:	d231      	bcs.n	800a874 <tp_adjust+0x324>
 800a810:	f9b7 3022 	ldrsh.w	r3, [r7, #34]	@ 0x22
 800a814:	2b00      	cmp	r3, #0
 800a816:	bfb8      	it	lt
 800a818:	425b      	neglt	r3, r3
 800a81a:	b29b      	uxth	r3, r3
 800a81c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800a820:	d228      	bcs.n	800a874 <tp_adjust+0x324>
 800a822:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
 800a826:	2b00      	cmp	r3, #0
 800a828:	bfb8      	it	lt
 800a82a:	425b      	neglt	r3, r3
 800a82c:	b29b      	uxth	r3, r3
 800a82e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800a832:	d21f      	bcs.n	800a874 <tp_adjust+0x324>
                            abs(s1) == 0 || abs(s2) == 0 || abs(s3) == 0 || abs(s4) == 0            /* , 0 */
 800a834:	f9b7 3024 	ldrsh.w	r3, [r7, #36]	@ 0x24
 800a838:	2b00      	cmp	r3, #0
 800a83a:	bfb8      	it	lt
 800a83c:	425b      	neglt	r3, r3
 800a83e:	b29b      	uxth	r3, r3
                            abs(s1) > 4095 || abs(s2) > 4095 || abs(s3) > 4095 || abs(s4) > 4095 || /* ,  */
 800a840:	2b00      	cmp	r3, #0
 800a842:	d017      	beq.n	800a874 <tp_adjust+0x324>
                            abs(s1) == 0 || abs(s2) == 0 || abs(s3) == 0 || abs(s4) == 0            /* , 0 */
 800a844:	f9b7 3020 	ldrsh.w	r3, [r7, #32]
 800a848:	2b00      	cmp	r3, #0
 800a84a:	bfb8      	it	lt
 800a84c:	425b      	neglt	r3, r3
 800a84e:	b29b      	uxth	r3, r3
 800a850:	2b00      	cmp	r3, #0
 800a852:	d00f      	beq.n	800a874 <tp_adjust+0x324>
 800a854:	f9b7 3022 	ldrsh.w	r3, [r7, #34]	@ 0x22
 800a858:	2b00      	cmp	r3, #0
 800a85a:	bfb8      	it	lt
 800a85c:	425b      	neglt	r3, r3
 800a85e:	b29b      	uxth	r3, r3
 800a860:	2b00      	cmp	r3, #0
 800a862:	d007      	beq.n	800a874 <tp_adjust+0x324>
 800a864:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
 800a868:	2b00      	cmp	r3, #0
 800a86a:	bfb8      	it	lt
 800a86c:	425b      	neglt	r3, r3
 800a86e:	b29b      	uxth	r3, r3
 800a870:	2b00      	cmp	r3, #0
 800a872:	d121      	bne.n	800a8b8 <tp_adjust+0x368>
                       )
                    {
                        cnt = 0;
 800a874:	2300      	movs	r3, #0
 800a876:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
                        tp_draw_touch_point(lcddev.width / 2, lcddev.height / 2, WHITE); /* 5 */
 800a87a:	4b49      	ldr	r3, [pc, #292]	@ (800a9a0 <tp_adjust+0x450>)
 800a87c:	881b      	ldrh	r3, [r3, #0]
 800a87e:	085b      	lsrs	r3, r3, #1
 800a880:	b298      	uxth	r0, r3
 800a882:	4b47      	ldr	r3, [pc, #284]	@ (800a9a0 <tp_adjust+0x450>)
 800a884:	885b      	ldrh	r3, [r3, #2]
 800a886:	085b      	lsrs	r3, r3, #1
 800a888:	b29b      	uxth	r3, r3
 800a88a:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800a88e:	4619      	mov	r1, r3
 800a890:	f7ff fc5e 	bl	800a150 <tp_draw_touch_point>
                        tp_draw_touch_point(20, 20, RED);   /* 1 */
 800a894:	f44f 4278 	mov.w	r2, #63488	@ 0xf800
 800a898:	2114      	movs	r1, #20
 800a89a:	2014      	movs	r0, #20
 800a89c:	f7ff fc58 	bl	800a150 <tp_draw_touch_point>
                        tp_adjust_info_show(pxy, px, py);   /* , */
 800a8a0:	f107 0108 	add.w	r1, r7, #8
 800a8a4:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 800a8a8:	e9cd 2300 	strd	r2, r3, [sp]
 800a8ac:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	@ 0x30
 800a8b0:	4608      	mov	r0, r1
 800a8b2:	f7ff fd7f 	bl	800a3b4 <tp_adjust_info_show>
                        continue;
 800a8b6:	e066      	b.n	800a986 <tp_adjust+0x436>
                    }

                    tp_dev.xfac = (float)(s1 + s3) / (2 * (lcddev.width - 40));
 800a8b8:	f9b7 2024 	ldrsh.w	r2, [r7, #36]	@ 0x24
 800a8bc:	f9b7 3022 	ldrsh.w	r3, [r7, #34]	@ 0x22
 800a8c0:	4413      	add	r3, r2
 800a8c2:	4618      	mov	r0, r3
 800a8c4:	f7f6 fa80 	bl	8000dc8 <__aeabi_i2f>
 800a8c8:	4604      	mov	r4, r0
 800a8ca:	4b35      	ldr	r3, [pc, #212]	@ (800a9a0 <tp_adjust+0x450>)
 800a8cc:	881b      	ldrh	r3, [r3, #0]
 800a8ce:	3b28      	subs	r3, #40	@ 0x28
 800a8d0:	005b      	lsls	r3, r3, #1
 800a8d2:	4618      	mov	r0, r3
 800a8d4:	f7f6 fa78 	bl	8000dc8 <__aeabi_i2f>
 800a8d8:	4603      	mov	r3, r0
 800a8da:	4619      	mov	r1, r3
 800a8dc:	4620      	mov	r0, r4
 800a8de:	f7f6 fb7b 	bl	8000fd8 <__aeabi_fdiv>
 800a8e2:	4603      	mov	r3, r0
 800a8e4:	461a      	mov	r2, r3
 800a8e6:	4b2f      	ldr	r3, [pc, #188]	@ (800a9a4 <tp_adjust+0x454>)
 800a8e8:	639a      	str	r2, [r3, #56]	@ 0x38
                    tp_dev.yfac = (float)(s2 + s4) / (2 * (lcddev.height - 40));
 800a8ea:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 800a8ee:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
 800a8f2:	4413      	add	r3, r2
 800a8f4:	4618      	mov	r0, r3
 800a8f6:	f7f6 fa67 	bl	8000dc8 <__aeabi_i2f>
 800a8fa:	4604      	mov	r4, r0
 800a8fc:	4b28      	ldr	r3, [pc, #160]	@ (800a9a0 <tp_adjust+0x450>)
 800a8fe:	885b      	ldrh	r3, [r3, #2]
 800a900:	3b28      	subs	r3, #40	@ 0x28
 800a902:	005b      	lsls	r3, r3, #1
 800a904:	4618      	mov	r0, r3
 800a906:	f7f6 fa5f 	bl	8000dc8 <__aeabi_i2f>
 800a90a:	4603      	mov	r3, r0
 800a90c:	4619      	mov	r1, r3
 800a90e:	4620      	mov	r0, r4
 800a910:	f7f6 fb62 	bl	8000fd8 <__aeabi_fdiv>
 800a914:	4603      	mov	r3, r0
 800a916:	461a      	mov	r2, r3
 800a918:	4b22      	ldr	r3, [pc, #136]	@ (800a9a4 <tp_adjust+0x454>)
 800a91a:	63da      	str	r2, [r3, #60]	@ 0x3c

                    tp_dev.xc = pxy[4][0];      /* X, */
 800a91c:	8b3b      	ldrh	r3, [r7, #24]
 800a91e:	b21a      	sxth	r2, r3
 800a920:	4b20      	ldr	r3, [pc, #128]	@ (800a9a4 <tp_adjust+0x454>)
 800a922:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40
                    tp_dev.yc = pxy[4][1];      /* Y, */
 800a926:	8b7b      	ldrh	r3, [r7, #26]
 800a928:	b21a      	sxth	r2, r3
 800a92a:	4b1e      	ldr	r3, [pc, #120]	@ (800a9a4 <tp_adjust+0x454>)
 800a92c:	f8a3 2042 	strh.w	r2, [r3, #66]	@ 0x42

                    lcd_clear(WHITE);   /*  */
 800a930:	f64f 70ff 	movw	r0, #65535	@ 0xffff
 800a934:	f7fe f8ae 	bl	8008a94 <lcd_clear>
                    lcd_show_string(35, 110, lcddev.width, lcddev.height, 16, "Touch Screen Adjust OK!", BLUE); /*  */
 800a938:	4b19      	ldr	r3, [pc, #100]	@ (800a9a0 <tp_adjust+0x450>)
 800a93a:	881a      	ldrh	r2, [r3, #0]
 800a93c:	4b18      	ldr	r3, [pc, #96]	@ (800a9a0 <tp_adjust+0x450>)
 800a93e:	885b      	ldrh	r3, [r3, #2]
 800a940:	211f      	movs	r1, #31
 800a942:	9102      	str	r1, [sp, #8]
 800a944:	4918      	ldr	r1, [pc, #96]	@ (800a9a8 <tp_adjust+0x458>)
 800a946:	9101      	str	r1, [sp, #4]
 800a948:	2110      	movs	r1, #16
 800a94a:	9100      	str	r1, [sp, #0]
 800a94c:	216e      	movs	r1, #110	@ 0x6e
 800a94e:	2023      	movs	r0, #35	@ 0x23
 800a950:	f7fe fb52 	bl	8008ff8 <lcd_show_string>
                    delay_ms(1000);
 800a954:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 800a958:	f004 f996 	bl	800ec88 <delay_ms>
                    tp_save_adjust_data();
 800a95c:	f7ff fcf8 	bl	800a350 <tp_save_adjust_data>

                    lcd_clear(WHITE);/*  */
 800a960:	f64f 70ff 	movw	r0, #65535	@ 0xffff
 800a964:	f7fe f896 	bl	8008a94 <lcd_clear>
 800a968:	e00e      	b.n	800a988 <tp_adjust+0x438>
                    return;/*  */
            }
        }

        delay_ms(10);
 800a96a:	200a      	movs	r0, #10
 800a96c:	f004 f98c 	bl	800ec88 <delay_ms>
        outtime++;
 800a970:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 800a972:	3301      	adds	r3, #1
 800a974:	84fb      	strh	r3, [r7, #38]	@ 0x26

        if (outtime > 1000)
 800a976:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 800a978:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800a97c:	f67f ae0e 	bls.w	800a59c <tp_adjust+0x4c>
        {
            tp_get_adjust_data();
 800a980:	f7ff fcfa 	bl	800a378 <tp_get_adjust_data>
            break;
 800a984:	e000      	b.n	800a988 <tp_adjust+0x438>
        tp_dev.scan(1);     /*  */
 800a986:	e609      	b.n	800a59c <tp_adjust+0x4c>
        }
    }

}
 800a988:	3740      	adds	r7, #64	@ 0x40
 800a98a:	46bd      	mov	sp, r7
 800a98c:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 800a990:	66666666 	.word	0x66666666
 800a994:	3fee6666 	.word	0x3fee6666
 800a998:	cccccccd 	.word	0xcccccccd
 800a99c:	3ff0cccc 	.word	0x3ff0cccc
 800a9a0:	20000a60 	.word	0x20000a60
 800a9a4:	20000024 	.word	0x20000024
 800a9a8:	080136a8 	.word	0x080136a8

0800a9ac <tp_init>:
 * @param       
 * @retval      0,
 *              1,
 */
uint8_t tp_init(void)
{
 800a9ac:	b580      	push	{r7, lr}
 800a9ae:	b08a      	sub	sp, #40	@ 0x28
 800a9b0:	af00      	add	r7, sp, #0
    GPIO_InitTypeDef gpio_init_struct;
    
    tp_dev.touchtype = 0;                   /* ( & ) */
 800a9b2:	4b8a      	ldr	r3, [pc, #552]	@ (800abdc <tp_init+0x230>)
 800a9b4:	2200      	movs	r2, #0
 800a9b6:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
    tp_dev.touchtype |= lcddev.dir & 0X01;  /* LCD */
 800a9ba:	4b88      	ldr	r3, [pc, #544]	@ (800abdc <tp_init+0x230>)
 800a9bc:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800a9c0:	b25a      	sxtb	r2, r3
 800a9c2:	4b87      	ldr	r3, [pc, #540]	@ (800abe0 <tp_init+0x234>)
 800a9c4:	799b      	ldrb	r3, [r3, #6]
 800a9c6:	b25b      	sxtb	r3, r3
 800a9c8:	f003 0301 	and.w	r3, r3, #1
 800a9cc:	b25b      	sxtb	r3, r3
 800a9ce:	4313      	orrs	r3, r2
 800a9d0:	b25b      	sxtb	r3, r3
 800a9d2:	b2da      	uxtb	r2, r3
 800a9d4:	4b81      	ldr	r3, [pc, #516]	@ (800abdc <tp_init+0x230>)
 800a9d6:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44

    if (lcddev.id == 0x7796)                /* 3.5ID0x5510ID0x7796GT */
 800a9da:	4b81      	ldr	r3, [pc, #516]	@ (800abe0 <tp_init+0x234>)
 800a9dc:	889b      	ldrh	r3, [r3, #4]
 800a9de:	f247 7296 	movw	r2, #30614	@ 0x7796
 800a9e2:	4293      	cmp	r3, r2
 800a9e4:	d112      	bne.n	800aa0c <tp_init+0x60>
    {
        if (gt9xxx_init() == 0)             /* GT,3.5 */
 800a9e6:	f7fe ff95 	bl	8009914 <gt9xxx_init>
 800a9ea:	4603      	mov	r3, r0
 800a9ec:	2b00      	cmp	r3, #0
 800a9ee:	d10d      	bne.n	800aa0c <tp_init+0x60>
        {
            tp_dev.scan = gt9xxx_scan;      /* GT9147 */
 800a9f0:	4b7a      	ldr	r3, [pc, #488]	@ (800abdc <tp_init+0x230>)
 800a9f2:	4a7c      	ldr	r2, [pc, #496]	@ (800abe4 <tp_init+0x238>)
 800a9f4:	605a      	str	r2, [r3, #4]
            tp_dev.touchtype |= 0X80;       /*  */
 800a9f6:	4b79      	ldr	r3, [pc, #484]	@ (800abdc <tp_init+0x230>)
 800a9f8:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800a9fc:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800aa00:	b2da      	uxtb	r2, r3
 800aa02:	4b76      	ldr	r3, [pc, #472]	@ (800abdc <tp_init+0x230>)
 800aa04:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
            return 0;
 800aa08:	2300      	movs	r3, #0
 800aa0a:	e0e3      	b.n	800abd4 <tp_init+0x228>
        }
    }

    if (lcddev.id == 0X5510 || lcddev.id == 0X9806 || lcddev.id == 0X4342 || lcddev.id == 0X4384 || lcddev.id == 0X1018)  /* ,4.3/10.1 */
 800aa0c:	4b74      	ldr	r3, [pc, #464]	@ (800abe0 <tp_init+0x234>)
 800aa0e:	889b      	ldrh	r3, [r3, #4]
 800aa10:	f245 5210 	movw	r2, #21776	@ 0x5510
 800aa14:	4293      	cmp	r3, r2
 800aa16:	d017      	beq.n	800aa48 <tp_init+0x9c>
 800aa18:	4b71      	ldr	r3, [pc, #452]	@ (800abe0 <tp_init+0x234>)
 800aa1a:	889b      	ldrh	r3, [r3, #4]
 800aa1c:	f649 0206 	movw	r2, #38918	@ 0x9806
 800aa20:	4293      	cmp	r3, r2
 800aa22:	d011      	beq.n	800aa48 <tp_init+0x9c>
 800aa24:	4b6e      	ldr	r3, [pc, #440]	@ (800abe0 <tp_init+0x234>)
 800aa26:	889b      	ldrh	r3, [r3, #4]
 800aa28:	f244 3242 	movw	r2, #17218	@ 0x4342
 800aa2c:	4293      	cmp	r3, r2
 800aa2e:	d00b      	beq.n	800aa48 <tp_init+0x9c>
 800aa30:	4b6b      	ldr	r3, [pc, #428]	@ (800abe0 <tp_init+0x234>)
 800aa32:	889b      	ldrh	r3, [r3, #4]
 800aa34:	f244 3284 	movw	r2, #17284	@ 0x4384
 800aa38:	4293      	cmp	r3, r2
 800aa3a:	d005      	beq.n	800aa48 <tp_init+0x9c>
 800aa3c:	4b68      	ldr	r3, [pc, #416]	@ (800abe0 <tp_init+0x234>)
 800aa3e:	889b      	ldrh	r3, [r3, #4]
 800aa40:	f241 0218 	movw	r2, #4120	@ 0x1018
 800aa44:	4293      	cmp	r3, r2
 800aa46:	d10f      	bne.n	800aa68 <tp_init+0xbc>
    {
        gt9xxx_init();
 800aa48:	f7fe ff64 	bl	8009914 <gt9xxx_init>
        tp_dev.scan = gt9xxx_scan;      /* GT9147 */
 800aa4c:	4b63      	ldr	r3, [pc, #396]	@ (800abdc <tp_init+0x230>)
 800aa4e:	4a65      	ldr	r2, [pc, #404]	@ (800abe4 <tp_init+0x238>)
 800aa50:	605a      	str	r2, [r3, #4]
        tp_dev.touchtype |= 0X80;       /*  */
 800aa52:	4b62      	ldr	r3, [pc, #392]	@ (800abdc <tp_init+0x230>)
 800aa54:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800aa58:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800aa5c:	b2da      	uxtb	r2, r3
 800aa5e:	4b5f      	ldr	r3, [pc, #380]	@ (800abdc <tp_init+0x230>)
 800aa60:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
        return 0;
 800aa64:	2300      	movs	r3, #0
 800aa66:	e0b5      	b.n	800abd4 <tp_init+0x228>
    }
    else if (lcddev.id == 0X1963 || lcddev.id == 0X7084 || lcddev.id == 0X7016)     /* SSD1963 7 7800*480/1024*600 RGB */
 800aa68:	4b5d      	ldr	r3, [pc, #372]	@ (800abe0 <tp_init+0x234>)
 800aa6a:	889b      	ldrh	r3, [r3, #4]
 800aa6c:	f641 1263 	movw	r2, #6499	@ 0x1963
 800aa70:	4293      	cmp	r3, r2
 800aa72:	d00b      	beq.n	800aa8c <tp_init+0xe0>
 800aa74:	4b5a      	ldr	r3, [pc, #360]	@ (800abe0 <tp_init+0x234>)
 800aa76:	889b      	ldrh	r3, [r3, #4]
 800aa78:	f247 0284 	movw	r2, #28804	@ 0x7084
 800aa7c:	4293      	cmp	r3, r2
 800aa7e:	d005      	beq.n	800aa8c <tp_init+0xe0>
 800aa80:	4b57      	ldr	r3, [pc, #348]	@ (800abe0 <tp_init+0x234>)
 800aa82:	889b      	ldrh	r3, [r3, #4]
 800aa84:	f247 0216 	movw	r2, #28694	@ 0x7016
 800aa88:	4293      	cmp	r3, r2
 800aa8a:	d118      	bne.n	800aabe <tp_init+0x112>
    {
        if (!ft5206_init())             /* ICFTft5206_initft5206_scan */
 800aa8c:	f7fe fd04 	bl	8009498 <ft5206_init>
 800aa90:	4603      	mov	r3, r0
 800aa92:	2b00      	cmp	r3, #0
 800aa94:	d103      	bne.n	800aa9e <tp_init+0xf2>
        {
            tp_dev.scan = ft5206_scan;  /* FT5206 */
 800aa96:	4b51      	ldr	r3, [pc, #324]	@ (800abdc <tp_init+0x230>)
 800aa98:	4a53      	ldr	r2, [pc, #332]	@ (800abe8 <tp_init+0x23c>)
 800aa9a:	605a      	str	r2, [r3, #4]
 800aa9c:	e004      	b.n	800aaa8 <tp_init+0xfc>
        }
        else                            /* ICGTgt9xxx_initgt9xxx_scan */
        {
            gt9xxx_init();
 800aa9e:	f7fe ff39 	bl	8009914 <gt9xxx_init>
            tp_dev.scan = gt9xxx_scan;  /* GT9147 */
 800aaa2:	4b4e      	ldr	r3, [pc, #312]	@ (800abdc <tp_init+0x230>)
 800aaa4:	4a4f      	ldr	r2, [pc, #316]	@ (800abe4 <tp_init+0x238>)
 800aaa6:	605a      	str	r2, [r3, #4]
        }
        tp_dev.touchtype |= 0X80;   /*  */
 800aaa8:	4b4c      	ldr	r3, [pc, #304]	@ (800abdc <tp_init+0x230>)
 800aaaa:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800aaae:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800aab2:	b2da      	uxtb	r2, r3
 800aab4:	4b49      	ldr	r3, [pc, #292]	@ (800abdc <tp_init+0x230>)
 800aab6:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
        return 0;
 800aaba:	2300      	movs	r3, #0
 800aabc:	e08a      	b.n	800abd4 <tp_init+0x228>
    }
    else
    {
        T_PEN_GPIO_CLK_ENABLE();    /* T_PEN */
 800aabe:	4b4b      	ldr	r3, [pc, #300]	@ (800abec <tp_init+0x240>)
 800aac0:	699b      	ldr	r3, [r3, #24]
 800aac2:	4a4a      	ldr	r2, [pc, #296]	@ (800abec <tp_init+0x240>)
 800aac4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800aac8:	6193      	str	r3, [r2, #24]
 800aaca:	4b48      	ldr	r3, [pc, #288]	@ (800abec <tp_init+0x240>)
 800aacc:	699b      	ldr	r3, [r3, #24]
 800aace:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800aad2:	617b      	str	r3, [r7, #20]
 800aad4:	697b      	ldr	r3, [r7, #20]
        T_CS_GPIO_CLK_ENABLE();     /* T_CS */
 800aad6:	4b45      	ldr	r3, [pc, #276]	@ (800abec <tp_init+0x240>)
 800aad8:	699b      	ldr	r3, [r3, #24]
 800aada:	4a44      	ldr	r2, [pc, #272]	@ (800abec <tp_init+0x240>)
 800aadc:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800aae0:	6193      	str	r3, [r2, #24]
 800aae2:	4b42      	ldr	r3, [pc, #264]	@ (800abec <tp_init+0x240>)
 800aae4:	699b      	ldr	r3, [r3, #24]
 800aae6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800aaea:	613b      	str	r3, [r7, #16]
 800aaec:	693b      	ldr	r3, [r7, #16]
        T_MISO_GPIO_CLK_ENABLE();   /* T_MISO */
 800aaee:	4b3f      	ldr	r3, [pc, #252]	@ (800abec <tp_init+0x240>)
 800aaf0:	699b      	ldr	r3, [r3, #24]
 800aaf2:	4a3e      	ldr	r2, [pc, #248]	@ (800abec <tp_init+0x240>)
 800aaf4:	f043 0308 	orr.w	r3, r3, #8
 800aaf8:	6193      	str	r3, [r2, #24]
 800aafa:	4b3c      	ldr	r3, [pc, #240]	@ (800abec <tp_init+0x240>)
 800aafc:	699b      	ldr	r3, [r3, #24]
 800aafe:	f003 0308 	and.w	r3, r3, #8
 800ab02:	60fb      	str	r3, [r7, #12]
 800ab04:	68fb      	ldr	r3, [r7, #12]
        T_MOSI_GPIO_CLK_ENABLE();   /* T_MOSI */
 800ab06:	4b39      	ldr	r3, [pc, #228]	@ (800abec <tp_init+0x240>)
 800ab08:	699b      	ldr	r3, [r3, #24]
 800ab0a:	4a38      	ldr	r2, [pc, #224]	@ (800abec <tp_init+0x240>)
 800ab0c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800ab10:	6193      	str	r3, [r2, #24]
 800ab12:	4b36      	ldr	r3, [pc, #216]	@ (800abec <tp_init+0x240>)
 800ab14:	699b      	ldr	r3, [r3, #24]
 800ab16:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800ab1a:	60bb      	str	r3, [r7, #8]
 800ab1c:	68bb      	ldr	r3, [r7, #8]
        T_CLK_GPIO_CLK_ENABLE();    /* T_CLK */
 800ab1e:	4b33      	ldr	r3, [pc, #204]	@ (800abec <tp_init+0x240>)
 800ab20:	699b      	ldr	r3, [r3, #24]
 800ab22:	4a32      	ldr	r2, [pc, #200]	@ (800abec <tp_init+0x240>)
 800ab24:	f043 0308 	orr.w	r3, r3, #8
 800ab28:	6193      	str	r3, [r2, #24]
 800ab2a:	4b30      	ldr	r3, [pc, #192]	@ (800abec <tp_init+0x240>)
 800ab2c:	699b      	ldr	r3, [r3, #24]
 800ab2e:	f003 0308 	and.w	r3, r3, #8
 800ab32:	607b      	str	r3, [r7, #4]
 800ab34:	687b      	ldr	r3, [r7, #4]

        gpio_init_struct.Pin = T_PEN_GPIO_PIN;
 800ab36:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800ab3a:	61bb      	str	r3, [r7, #24]
        gpio_init_struct.Mode = GPIO_MODE_INPUT;                 /*  */
 800ab3c:	2300      	movs	r3, #0
 800ab3e:	61fb      	str	r3, [r7, #28]
        gpio_init_struct.Pull = GPIO_PULLUP;                     /*  */
 800ab40:	2301      	movs	r3, #1
 800ab42:	623b      	str	r3, [r7, #32]
        gpio_init_struct.Speed = GPIO_SPEED_FREQ_HIGH;           /*  */
 800ab44:	2303      	movs	r3, #3
 800ab46:	627b      	str	r3, [r7, #36]	@ 0x24
        HAL_GPIO_Init(T_PEN_GPIO_PORT, &gpio_init_struct);       /* T_PEN */
 800ab48:	f107 0318 	add.w	r3, r7, #24
 800ab4c:	4619      	mov	r1, r3
 800ab4e:	4828      	ldr	r0, [pc, #160]	@ (800abf0 <tp_init+0x244>)
 800ab50:	f000 fff4 	bl	800bb3c <HAL_GPIO_Init>

        gpio_init_struct.Pin = T_MISO_GPIO_PIN;
 800ab54:	2304      	movs	r3, #4
 800ab56:	61bb      	str	r3, [r7, #24]
        HAL_GPIO_Init(T_MISO_GPIO_PORT, &gpio_init_struct);      /* T_MISO */
 800ab58:	f107 0318 	add.w	r3, r7, #24
 800ab5c:	4619      	mov	r1, r3
 800ab5e:	4825      	ldr	r0, [pc, #148]	@ (800abf4 <tp_init+0x248>)
 800ab60:	f000 ffec 	bl	800bb3c <HAL_GPIO_Init>

        gpio_init_struct.Pin = T_MOSI_GPIO_PIN;
 800ab64:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800ab68:	61bb      	str	r3, [r7, #24]
        gpio_init_struct.Mode = GPIO_MODE_OUTPUT_PP;             /*  */
 800ab6a:	2301      	movs	r3, #1
 800ab6c:	61fb      	str	r3, [r7, #28]
        gpio_init_struct.Pull = GPIO_PULLUP;                     /*  */
 800ab6e:	2301      	movs	r3, #1
 800ab70:	623b      	str	r3, [r7, #32]
        gpio_init_struct.Speed = GPIO_SPEED_FREQ_HIGH;           /*  */
 800ab72:	2303      	movs	r3, #3
 800ab74:	627b      	str	r3, [r7, #36]	@ 0x24
        HAL_GPIO_Init(T_MOSI_GPIO_PORT, &gpio_init_struct);      /* T_MOSI */
 800ab76:	f107 0318 	add.w	r3, r7, #24
 800ab7a:	4619      	mov	r1, r3
 800ab7c:	481c      	ldr	r0, [pc, #112]	@ (800abf0 <tp_init+0x244>)
 800ab7e:	f000 ffdd 	bl	800bb3c <HAL_GPIO_Init>

        gpio_init_struct.Pin = T_CLK_GPIO_PIN;
 800ab82:	2302      	movs	r3, #2
 800ab84:	61bb      	str	r3, [r7, #24]
        HAL_GPIO_Init(T_CLK_GPIO_PORT, &gpio_init_struct);       /* T_CLK */
 800ab86:	f107 0318 	add.w	r3, r7, #24
 800ab8a:	4619      	mov	r1, r3
 800ab8c:	4819      	ldr	r0, [pc, #100]	@ (800abf4 <tp_init+0x248>)
 800ab8e:	f000 ffd5 	bl	800bb3c <HAL_GPIO_Init>

        gpio_init_struct.Pin = T_CS_GPIO_PIN;
 800ab92:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 800ab96:	61bb      	str	r3, [r7, #24]
        HAL_GPIO_Init(T_CS_GPIO_PORT, &gpio_init_struct);        /* T_CS */
 800ab98:	f107 0318 	add.w	r3, r7, #24
 800ab9c:	4619      	mov	r1, r3
 800ab9e:	4814      	ldr	r0, [pc, #80]	@ (800abf0 <tp_init+0x244>)
 800aba0:	f000 ffcc 	bl	800bb3c <HAL_GPIO_Init>

        tp_read_xy(&tp_dev.x[0], &tp_dev.y[0]); /*  */
 800aba4:	4914      	ldr	r1, [pc, #80]	@ (800abf8 <tp_init+0x24c>)
 800aba6:	4815      	ldr	r0, [pc, #84]	@ (800abfc <tp_init+0x250>)
 800aba8:	f7ff fa50 	bl	800a04c <tp_read_xy>
        at24cxx_init();         /* 24CXX */
 800abac:	f7fa fbd7 	bl	800535e <at24cxx_init>

        if (tp_get_adjust_data())
 800abb0:	f7ff fbe2 	bl	800a378 <tp_get_adjust_data>
 800abb4:	4603      	mov	r3, r0
 800abb6:	2b00      	cmp	r3, #0
 800abb8:	d001      	beq.n	800abbe <tp_init+0x212>
        {
            return 0;           /*  */
 800abba:	2300      	movs	r3, #0
 800abbc:	e00a      	b.n	800abd4 <tp_init+0x228>
        }
        else                    /* ? */
        {
            lcd_clear(WHITE);   /*  */
 800abbe:	f64f 70ff 	movw	r0, #65535	@ 0xffff
 800abc2:	f7fd ff67 	bl	8008a94 <lcd_clear>
            tp_adjust();        /*  */
 800abc6:	f7ff fcc3 	bl	800a550 <tp_adjust>
            tp_save_adjust_data();
 800abca:	f7ff fbc1 	bl	800a350 <tp_save_adjust_data>
        }

        tp_get_adjust_data();
 800abce:	f7ff fbd3 	bl	800a378 <tp_get_adjust_data>
    }

    return 1;
 800abd2:	2301      	movs	r3, #1
}
 800abd4:	4618      	mov	r0, r3
 800abd6:	3728      	adds	r7, #40	@ 0x28
 800abd8:	46bd      	mov	sp, r7
 800abda:	bd80      	pop	{r7, pc}
 800abdc:	20000024 	.word	0x20000024
 800abe0:	20000a60 	.word	0x20000a60
 800abe4:	08009ab1 	.word	0x08009ab1
 800abe8:	080095d5 	.word	0x080095d5
 800abec:	40021000 	.word	0x40021000
 800abf0:	40011c00 	.word	0x40011c00
 800abf4:	40010c00 	.word	0x40010c00
 800abf8:	20000044 	.word	0x20000044
 800abfc:	20000030 	.word	0x20000030

0800ac00 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800ac00:	b580      	push	{r7, lr}
 800ac02:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800ac04:	4b08      	ldr	r3, [pc, #32]	@ (800ac28 <HAL_Init+0x28>)
 800ac06:	681b      	ldr	r3, [r3, #0]
 800ac08:	4a07      	ldr	r2, [pc, #28]	@ (800ac28 <HAL_Init+0x28>)
 800ac0a:	f043 0310 	orr.w	r3, r3, #16
 800ac0e:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800ac10:	2003      	movs	r0, #3
 800ac12:	f000 fe0f 	bl	800b834 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800ac16:	2003      	movs	r0, #3
 800ac18:	f000 f808 	bl	800ac2c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800ac1c:	f7fa f84a 	bl	8004cb4 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800ac20:	2300      	movs	r3, #0
}
 800ac22:	4618      	mov	r0, r3
 800ac24:	bd80      	pop	{r7, pc}
 800ac26:	bf00      	nop
 800ac28:	40022000 	.word	0x40022000

0800ac2c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800ac2c:	b580      	push	{r7, lr}
 800ac2e:	b082      	sub	sp, #8
 800ac30:	af00      	add	r7, sp, #0
 800ac32:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 800ac34:	4b12      	ldr	r3, [pc, #72]	@ (800ac80 <HAL_InitTick+0x54>)
 800ac36:	681a      	ldr	r2, [r3, #0]
 800ac38:	4b12      	ldr	r3, [pc, #72]	@ (800ac84 <HAL_InitTick+0x58>)
 800ac3a:	781b      	ldrb	r3, [r3, #0]
 800ac3c:	4619      	mov	r1, r3
 800ac3e:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800ac42:	fbb3 f3f1 	udiv	r3, r3, r1
 800ac46:	fbb2 f3f3 	udiv	r3, r2, r3
 800ac4a:	4618      	mov	r0, r3
 800ac4c:	f000 fe27 	bl	800b89e <HAL_SYSTICK_Config>
 800ac50:	4603      	mov	r3, r0
 800ac52:	2b00      	cmp	r3, #0
 800ac54:	d001      	beq.n	800ac5a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800ac56:	2301      	movs	r3, #1
 800ac58:	e00e      	b.n	800ac78 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800ac5a:	687b      	ldr	r3, [r7, #4]
 800ac5c:	2b0f      	cmp	r3, #15
 800ac5e:	d80a      	bhi.n	800ac76 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800ac60:	2200      	movs	r2, #0
 800ac62:	6879      	ldr	r1, [r7, #4]
 800ac64:	f04f 30ff 	mov.w	r0, #4294967295
 800ac68:	f000 fdef 	bl	800b84a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 800ac6c:	4a06      	ldr	r2, [pc, #24]	@ (800ac88 <HAL_InitTick+0x5c>)
 800ac6e:	687b      	ldr	r3, [r7, #4]
 800ac70:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800ac72:	2300      	movs	r3, #0
 800ac74:	e000      	b.n	800ac78 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800ac76:	2301      	movs	r3, #1
}
 800ac78:	4618      	mov	r0, r3
 800ac7a:	3708      	adds	r7, #8
 800ac7c:	46bd      	mov	sp, r7
 800ac7e:	bd80      	pop	{r7, pc}
 800ac80:	20000018 	.word	0x20000018
 800ac84:	20000070 	.word	0x20000070
 800ac88:	2000006c 	.word	0x2000006c

0800ac8c <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800ac8c:	b480      	push	{r7}
 800ac8e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800ac90:	4b05      	ldr	r3, [pc, #20]	@ (800aca8 <HAL_IncTick+0x1c>)
 800ac92:	781b      	ldrb	r3, [r3, #0]
 800ac94:	461a      	mov	r2, r3
 800ac96:	4b05      	ldr	r3, [pc, #20]	@ (800acac <HAL_IncTick+0x20>)
 800ac98:	681b      	ldr	r3, [r3, #0]
 800ac9a:	4413      	add	r3, r2
 800ac9c:	4a03      	ldr	r2, [pc, #12]	@ (800acac <HAL_IncTick+0x20>)
 800ac9e:	6013      	str	r3, [r2, #0]
}
 800aca0:	bf00      	nop
 800aca2:	46bd      	mov	sp, r7
 800aca4:	bc80      	pop	{r7}
 800aca6:	4770      	bx	lr
 800aca8:	20000070 	.word	0x20000070
 800acac:	20000a70 	.word	0x20000a70

0800acb0 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800acb0:	b480      	push	{r7}
 800acb2:	af00      	add	r7, sp, #0
  return uwTick;
 800acb4:	4b02      	ldr	r3, [pc, #8]	@ (800acc0 <HAL_GetTick+0x10>)
 800acb6:	681b      	ldr	r3, [r3, #0]
}
 800acb8:	4618      	mov	r0, r3
 800acba:	46bd      	mov	sp, r7
 800acbc:	bc80      	pop	{r7}
 800acbe:	4770      	bx	lr
 800acc0:	20000a70 	.word	0x20000a70

0800acc4 <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 800acc4:	b580      	push	{r7, lr}
 800acc6:	b086      	sub	sp, #24
 800acc8:	af00      	add	r7, sp, #0
 800acca:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800accc:	2300      	movs	r3, #0
 800acce:	75fb      	strb	r3, [r7, #23]
  uint32_t tmp_cr1 = 0U;
 800acd0:	2300      	movs	r3, #0
 800acd2:	613b      	str	r3, [r7, #16]
  uint32_t tmp_cr2 = 0U;
 800acd4:	2300      	movs	r3, #0
 800acd6:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_sqr1 = 0U;
 800acd8:	2300      	movs	r3, #0
 800acda:	60fb      	str	r3, [r7, #12]
  
  /* Check ADC handle */
  if(hadc == NULL)
 800acdc:	687b      	ldr	r3, [r7, #4]
 800acde:	2b00      	cmp	r3, #0
 800ace0:	d101      	bne.n	800ace6 <HAL_ADC_Init+0x22>
  {
    return HAL_ERROR;
 800ace2:	2301      	movs	r3, #1
 800ace4:	e0ce      	b.n	800ae84 <HAL_ADC_Init+0x1c0>
  assert_param(IS_ADC_DATA_ALIGN(hadc->Init.DataAlign));
  assert_param(IS_ADC_SCAN_MODE(hadc->Init.ScanConvMode));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXTTRIG(hadc->Init.ExternalTrigConv));
  
  if(hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 800ace6:	687b      	ldr	r3, [r7, #4]
 800ace8:	689b      	ldr	r3, [r3, #8]
 800acea:	2b00      	cmp	r3, #0
  /* Refer to header of this file for more details on clock enabling          */
  /* procedure.                                                               */

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 800acec:	687b      	ldr	r3, [r7, #4]
 800acee:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800acf0:	2b00      	cmp	r3, #0
 800acf2:	d109      	bne.n	800ad08 <HAL_ADC_Init+0x44>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 800acf4:	687b      	ldr	r3, [r7, #4]
 800acf6:	2200      	movs	r2, #0
 800acf8:	62da      	str	r2, [r3, #44]	@ 0x2c
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 800acfa:	687b      	ldr	r3, [r7, #4]
 800acfc:	2200      	movs	r2, #0
 800acfe:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 800ad02:	6878      	ldr	r0, [r7, #4]
 800ad04:	f7f7 f810 	bl	8001d28 <HAL_ADC_MspInit>
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  /* Note: In case of ADC already enabled, precaution to not launch an        */
  /*       unwanted conversion while modifying register CR2 by writing 1 to   */
  /*       bit ADON.                                                          */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 800ad08:	6878      	ldr	r0, [r7, #4]
 800ad0a:	f000 fbd7 	bl	800b4bc <ADC_ConversionStop_Disable>
 800ad0e:	4603      	mov	r3, r0
 800ad10:	75fb      	strb	r3, [r7, #23]
  
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 800ad12:	687b      	ldr	r3, [r7, #4]
 800ad14:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800ad16:	f003 0310 	and.w	r3, r3, #16
 800ad1a:	2b00      	cmp	r3, #0
 800ad1c:	f040 80a9 	bne.w	800ae72 <HAL_ADC_Init+0x1ae>
 800ad20:	7dfb      	ldrb	r3, [r7, #23]
 800ad22:	2b00      	cmp	r3, #0
 800ad24:	f040 80a5 	bne.w	800ae72 <HAL_ADC_Init+0x1ae>
      (tmp_hal_status == HAL_OK)                                  )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800ad28:	687b      	ldr	r3, [r7, #4]
 800ad2a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800ad2c:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 800ad30:	f023 0302 	bic.w	r3, r3, #2
 800ad34:	f043 0202 	orr.w	r2, r3, #2
 800ad38:	687b      	ldr	r3, [r7, #4]
 800ad3a:	629a      	str	r2, [r3, #40]	@ 0x28
    /*  - continuous conversion mode                                          */
    /* Note: External trigger polarity (ADC_CR2_EXTTRIG) is set into          */
    /*       HAL_ADC_Start_xxx functions because if set in this function,     */
    /*       a conversion on injected group would start a conversion also on  */
    /*       regular group after ADC enabling.                                */
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 800ad3c:	687b      	ldr	r3, [r7, #4]
 800ad3e:	685a      	ldr	r2, [r3, #4]
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 800ad40:	687b      	ldr	r3, [r7, #4]
 800ad42:	681b      	ldr	r3, [r3, #0]
 800ad44:	4951      	ldr	r1, [pc, #324]	@ (800ae8c <HAL_ADC_Init+0x1c8>)
 800ad46:	428b      	cmp	r3, r1
 800ad48:	d10a      	bne.n	800ad60 <HAL_ADC_Init+0x9c>
 800ad4a:	687b      	ldr	r3, [r7, #4]
 800ad4c:	69db      	ldr	r3, [r3, #28]
 800ad4e:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 800ad52:	d002      	beq.n	800ad5a <HAL_ADC_Init+0x96>
 800ad54:	687b      	ldr	r3, [r7, #4]
 800ad56:	69db      	ldr	r3, [r3, #28]
 800ad58:	e004      	b.n	800ad64 <HAL_ADC_Init+0xa0>
 800ad5a:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 800ad5e:	e001      	b.n	800ad64 <HAL_ADC_Init+0xa0>
 800ad60:	687b      	ldr	r3, [r7, #4]
 800ad62:	69db      	ldr	r3, [r3, #28]
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 800ad64:	431a      	orrs	r2, r3
                ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)   );
 800ad66:	687b      	ldr	r3, [r7, #4]
 800ad68:	7b1b      	ldrb	r3, [r3, #12]
 800ad6a:	005b      	lsls	r3, r3, #1
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 800ad6c:	4313      	orrs	r3, r2
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 800ad6e:	68ba      	ldr	r2, [r7, #8]
 800ad70:	4313      	orrs	r3, r2
 800ad72:	60bb      	str	r3, [r7, #8]

    /* Configuration of ADC:                                                  */
    /*  - scan mode                                                           */
    /*  - discontinuous mode disable/enable                                   */
    /*  - discontinuous mode number of conversions                            */
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 800ad74:	687b      	ldr	r3, [r7, #4]
 800ad76:	689b      	ldr	r3, [r3, #8]
 800ad78:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800ad7c:	d003      	beq.n	800ad86 <HAL_ADC_Init+0xc2>
 800ad7e:	687b      	ldr	r3, [r7, #4]
 800ad80:	689b      	ldr	r3, [r3, #8]
 800ad82:	2b01      	cmp	r3, #1
 800ad84:	d102      	bne.n	800ad8c <HAL_ADC_Init+0xc8>
 800ad86:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800ad8a:	e000      	b.n	800ad8e <HAL_ADC_Init+0xca>
 800ad8c:	2300      	movs	r3, #0
 800ad8e:	693a      	ldr	r2, [r7, #16]
 800ad90:	4313      	orrs	r3, r2
 800ad92:	613b      	str	r3, [r7, #16]
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    /* Note: If parameter "Init.ScanConvMode" is set to disable, parameter    */
    /*       discontinuous is set anyway, but will have no effect on ADC HW.  */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 800ad94:	687b      	ldr	r3, [r7, #4]
 800ad96:	7d1b      	ldrb	r3, [r3, #20]
 800ad98:	2b01      	cmp	r3, #1
 800ad9a:	d119      	bne.n	800add0 <HAL_ADC_Init+0x10c>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 800ad9c:	687b      	ldr	r3, [r7, #4]
 800ad9e:	7b1b      	ldrb	r3, [r3, #12]
 800ada0:	2b00      	cmp	r3, #0
 800ada2:	d109      	bne.n	800adb8 <HAL_ADC_Init+0xf4>
      {
        /* Enable the selected ADC regular discontinuous mode */
        /* Set the number of channels to be converted in discontinuous mode */
        SET_BIT(tmp_cr1, ADC_CR1_DISCEN                                            |
 800ada4:	687b      	ldr	r3, [r7, #4]
 800ada6:	699b      	ldr	r3, [r3, #24]
 800ada8:	3b01      	subs	r3, #1
 800adaa:	035a      	lsls	r2, r3, #13
 800adac:	693b      	ldr	r3, [r7, #16]
 800adae:	4313      	orrs	r3, r2
 800adb0:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 800adb4:	613b      	str	r3, [r7, #16]
 800adb6:	e00b      	b.n	800add0 <HAL_ADC_Init+0x10c>
      {
        /* ADC regular group settings continuous and sequencer discontinuous*/
        /* cannot be enabled simultaneously.                                */
        
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800adb8:	687b      	ldr	r3, [r7, #4]
 800adba:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800adbc:	f043 0220 	orr.w	r2, r3, #32
 800adc0:	687b      	ldr	r3, [r7, #4]
 800adc2:	629a      	str	r2, [r3, #40]	@ 0x28
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800adc4:	687b      	ldr	r3, [r7, #4]
 800adc6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800adc8:	f043 0201 	orr.w	r2, r3, #1
 800adcc:	687b      	ldr	r3, [r7, #4]
 800adce:	62da      	str	r2, [r3, #44]	@ 0x2c
      }
    }
    
    /* Update ADC configuration register CR1 with previous settings */
      MODIFY_REG(hadc->Instance->CR1,
 800add0:	687b      	ldr	r3, [r7, #4]
 800add2:	681b      	ldr	r3, [r3, #0]
 800add4:	685b      	ldr	r3, [r3, #4]
 800add6:	f423 4169 	bic.w	r1, r3, #59648	@ 0xe900
 800adda:	687b      	ldr	r3, [r7, #4]
 800addc:	681b      	ldr	r3, [r3, #0]
 800adde:	693a      	ldr	r2, [r7, #16]
 800ade0:	430a      	orrs	r2, r1
 800ade2:	605a      	str	r2, [r3, #4]
                 ADC_CR1_DISCEN  |
                 ADC_CR1_DISCNUM    ,
                 tmp_cr1             );
    
    /* Update ADC configuration register CR2 with previous settings */
      MODIFY_REG(hadc->Instance->CR2,
 800ade4:	687b      	ldr	r3, [r7, #4]
 800ade6:	681b      	ldr	r3, [r3, #0]
 800ade8:	689a      	ldr	r2, [r3, #8]
 800adea:	4b29      	ldr	r3, [pc, #164]	@ (800ae90 <HAL_ADC_Init+0x1cc>)
 800adec:	4013      	ands	r3, r2
 800adee:	687a      	ldr	r2, [r7, #4]
 800adf0:	6812      	ldr	r2, [r2, #0]
 800adf2:	68b9      	ldr	r1, [r7, #8]
 800adf4:	430b      	orrs	r3, r1
 800adf6:	6093      	str	r3, [r2, #8]
    /*   Note: Scan mode is present by hardware on this device and, if        */
    /*   disabled, discards automatically nb of conversions. Anyway, nb of    */
    /*   conversions is forced to 0x00 for alignment over all STM32 devices.  */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion"                                          */
    if (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode) == ADC_SCAN_ENABLE)
 800adf8:	687b      	ldr	r3, [r7, #4]
 800adfa:	689b      	ldr	r3, [r3, #8]
 800adfc:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800ae00:	d003      	beq.n	800ae0a <HAL_ADC_Init+0x146>
 800ae02:	687b      	ldr	r3, [r7, #4]
 800ae04:	689b      	ldr	r3, [r3, #8]
 800ae06:	2b01      	cmp	r3, #1
 800ae08:	d104      	bne.n	800ae14 <HAL_ADC_Init+0x150>
    {
      tmp_sqr1 = ADC_SQR1_L_SHIFT(hadc->Init.NbrOfConversion);
 800ae0a:	687b      	ldr	r3, [r7, #4]
 800ae0c:	691b      	ldr	r3, [r3, #16]
 800ae0e:	3b01      	subs	r3, #1
 800ae10:	051b      	lsls	r3, r3, #20
 800ae12:	60fb      	str	r3, [r7, #12]
    }
      
    MODIFY_REG(hadc->Instance->SQR1,
 800ae14:	687b      	ldr	r3, [r7, #4]
 800ae16:	681b      	ldr	r3, [r3, #0]
 800ae18:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ae1a:	f423 0170 	bic.w	r1, r3, #15728640	@ 0xf00000
 800ae1e:	687b      	ldr	r3, [r7, #4]
 800ae20:	681b      	ldr	r3, [r3, #0]
 800ae22:	68fa      	ldr	r2, [r7, #12]
 800ae24:	430a      	orrs	r2, r1
 800ae26:	62da      	str	r2, [r3, #44]	@ 0x2c
    /* ensure of no potential problem of ADC core IP clocking.                */
    /* Check through register CR2 (excluding bits set in other functions:     */
    /* execution control bits (ADON, JSWSTART, SWSTART), regular group bits   */
    /* (DMA), injected group bits (JEXTTRIG and JEXTSEL), channel internal    */
    /* measurement path bit (TSVREFE).                                        */
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 800ae28:	687b      	ldr	r3, [r7, #4]
 800ae2a:	681b      	ldr	r3, [r3, #0]
 800ae2c:	689a      	ldr	r2, [r3, #8]
 800ae2e:	4b19      	ldr	r3, [pc, #100]	@ (800ae94 <HAL_ADC_Init+0x1d0>)
 800ae30:	4013      	ands	r3, r2
 800ae32:	68ba      	ldr	r2, [r7, #8]
 800ae34:	429a      	cmp	r2, r3
 800ae36:	d10b      	bne.n	800ae50 <HAL_ADC_Init+0x18c>
                                        ADC_CR2_JEXTTRIG | ADC_CR2_JEXTSEL |
                                        ADC_CR2_TSVREFE                     ))
         == tmp_cr2)
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 800ae38:	687b      	ldr	r3, [r7, #4]
 800ae3a:	2200      	movs	r2, #0
 800ae3c:	62da      	str	r2, [r3, #44]	@ 0x2c
      
      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 800ae3e:	687b      	ldr	r3, [r7, #4]
 800ae40:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800ae42:	f023 0303 	bic.w	r3, r3, #3
 800ae46:	f043 0201 	orr.w	r2, r3, #1
 800ae4a:	687b      	ldr	r3, [r7, #4]
 800ae4c:	629a      	str	r2, [r3, #40]	@ 0x28
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 800ae4e:	e018      	b.n	800ae82 <HAL_ADC_Init+0x1be>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 800ae50:	687b      	ldr	r3, [r7, #4]
 800ae52:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800ae54:	f023 0312 	bic.w	r3, r3, #18
 800ae58:	f043 0210 	orr.w	r2, r3, #16
 800ae5c:	687b      	ldr	r3, [r7, #4]
 800ae5e:	629a      	str	r2, [r3, #40]	@ 0x28
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800ae60:	687b      	ldr	r3, [r7, #4]
 800ae62:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ae64:	f043 0201 	orr.w	r2, r3, #1
 800ae68:	687b      	ldr	r3, [r7, #4]
 800ae6a:	62da      	str	r2, [r3, #44]	@ 0x2c
      
      tmp_hal_status = HAL_ERROR;
 800ae6c:	2301      	movs	r3, #1
 800ae6e:	75fb      	strb	r3, [r7, #23]
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 800ae70:	e007      	b.n	800ae82 <HAL_ADC_Init+0x1be>
  
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800ae72:	687b      	ldr	r3, [r7, #4]
 800ae74:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800ae76:	f043 0210 	orr.w	r2, r3, #16
 800ae7a:	687b      	ldr	r3, [r7, #4]
 800ae7c:	629a      	str	r2, [r3, #40]	@ 0x28
        
    tmp_hal_status = HAL_ERROR;
 800ae7e:	2301      	movs	r3, #1
 800ae80:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 800ae82:	7dfb      	ldrb	r3, [r7, #23]
}
 800ae84:	4618      	mov	r0, r3
 800ae86:	3718      	adds	r7, #24
 800ae88:	46bd      	mov	sp, r7
 800ae8a:	bd80      	pop	{r7, pc}
 800ae8c:	40013c00 	.word	0x40013c00
 800ae90:	ffe1f7fd 	.word	0xffe1f7fd
 800ae94:	ff1f0efe 	.word	0xff1f0efe

0800ae98 <HAL_ADC_Start>:
  *         Interruptions enabled in this function: None.
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef* hadc)
{
 800ae98:	b580      	push	{r7, lr}
 800ae9a:	b084      	sub	sp, #16
 800ae9c:	af00      	add	r7, sp, #0
 800ae9e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800aea0:	2300      	movs	r3, #0
 800aea2:	73fb      	strb	r3, [r7, #15]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 800aea4:	687b      	ldr	r3, [r7, #4]
 800aea6:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 800aeaa:	2b01      	cmp	r3, #1
 800aeac:	d101      	bne.n	800aeb2 <HAL_ADC_Start+0x1a>
 800aeae:	2302      	movs	r3, #2
 800aeb0:	e098      	b.n	800afe4 <HAL_ADC_Start+0x14c>
 800aeb2:	687b      	ldr	r3, [r7, #4]
 800aeb4:	2201      	movs	r2, #1
 800aeb6:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
   
  /* Enable the ADC peripheral */
  tmp_hal_status = ADC_Enable(hadc);
 800aeba:	6878      	ldr	r0, [r7, #4]
 800aebc:	f000 faa4 	bl	800b408 <ADC_Enable>
 800aec0:	4603      	mov	r3, r0
 800aec2:	73fb      	strb	r3, [r7, #15]
  
  /* Start conversion if ADC is effectively enabled */
  if (tmp_hal_status == HAL_OK)
 800aec4:	7bfb      	ldrb	r3, [r7, #15]
 800aec6:	2b00      	cmp	r3, #0
 800aec8:	f040 8087 	bne.w	800afda <HAL_ADC_Start+0x142>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular operation                      */
    ADC_STATE_CLR_SET(hadc->State,
 800aecc:	687b      	ldr	r3, [r7, #4]
 800aece:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800aed0:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800aed4:	f023 0301 	bic.w	r3, r3, #1
 800aed8:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 800aedc:	687b      	ldr	r3, [r7, #4]
 800aede:	629a      	str	r2, [r3, #40]	@ 0x28
                      HAL_ADC_STATE_REG_BUSY);
    
    /* Set group injected state (from auto-injection) and multimode state     */
    /* for all cases of multimode: independent mode, multimode ADC master     */
    /* or multimode ADC slave (for devices with several ADCs):                */
    if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 800aee0:	687b      	ldr	r3, [r7, #4]
 800aee2:	681b      	ldr	r3, [r3, #0]
 800aee4:	4a41      	ldr	r2, [pc, #260]	@ (800afec <HAL_ADC_Start+0x154>)
 800aee6:	4293      	cmp	r3, r2
 800aee8:	d105      	bne.n	800aef6 <HAL_ADC_Start+0x5e>
 800aeea:	4b41      	ldr	r3, [pc, #260]	@ (800aff0 <HAL_ADC_Start+0x158>)
 800aeec:	685b      	ldr	r3, [r3, #4]
 800aeee:	f403 2370 	and.w	r3, r3, #983040	@ 0xf0000
 800aef2:	2b00      	cmp	r3, #0
 800aef4:	d115      	bne.n	800af22 <HAL_ADC_Start+0x8a>
    {
      /* Set ADC state (ADC independent or master) */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 800aef6:	687b      	ldr	r3, [r7, #4]
 800aef8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800aefa:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 800aefe:	687b      	ldr	r3, [r7, #4]
 800af00:	629a      	str	r2, [r3, #40]	@ 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 800af02:	687b      	ldr	r3, [r7, #4]
 800af04:	681b      	ldr	r3, [r3, #0]
 800af06:	685b      	ldr	r3, [r3, #4]
 800af08:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800af0c:	2b00      	cmp	r3, #0
 800af0e:	d026      	beq.n	800af5e <HAL_ADC_Start+0xc6>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 800af10:	687b      	ldr	r3, [r7, #4]
 800af12:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800af14:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 800af18:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 800af1c:	687b      	ldr	r3, [r7, #4]
 800af1e:	629a      	str	r2, [r3, #40]	@ 0x28
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 800af20:	e01d      	b.n	800af5e <HAL_ADC_Start+0xc6>
      }
    }
    else
    {
      /* Set ADC state (ADC slave) */
      SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 800af22:	687b      	ldr	r3, [r7, #4]
 800af24:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800af26:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 800af2a:	687b      	ldr	r3, [r7, #4]
 800af2c:	629a      	str	r2, [r3, #40]	@ 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (ADC_MULTIMODE_AUTO_INJECTED(hadc))
 800af2e:	687b      	ldr	r3, [r7, #4]
 800af30:	681b      	ldr	r3, [r3, #0]
 800af32:	4a2f      	ldr	r2, [pc, #188]	@ (800aff0 <HAL_ADC_Start+0x158>)
 800af34:	4293      	cmp	r3, r2
 800af36:	d004      	beq.n	800af42 <HAL_ADC_Start+0xaa>
 800af38:	687b      	ldr	r3, [r7, #4]
 800af3a:	681b      	ldr	r3, [r3, #0]
 800af3c:	4a2b      	ldr	r2, [pc, #172]	@ (800afec <HAL_ADC_Start+0x154>)
 800af3e:	4293      	cmp	r3, r2
 800af40:	d10d      	bne.n	800af5e <HAL_ADC_Start+0xc6>
 800af42:	4b2b      	ldr	r3, [pc, #172]	@ (800aff0 <HAL_ADC_Start+0x158>)
 800af44:	685b      	ldr	r3, [r3, #4]
 800af46:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800af4a:	2b00      	cmp	r3, #0
 800af4c:	d007      	beq.n	800af5e <HAL_ADC_Start+0xc6>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 800af4e:	687b      	ldr	r3, [r7, #4]
 800af50:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800af52:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 800af56:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 800af5a:	687b      	ldr	r3, [r7, #4]
 800af5c:	629a      	str	r2, [r3, #40]	@ 0x28
      }
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 800af5e:	687b      	ldr	r3, [r7, #4]
 800af60:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800af62:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800af66:	2b00      	cmp	r3, #0
 800af68:	d006      	beq.n	800af78 <HAL_ADC_Start+0xe0>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 800af6a:	687b      	ldr	r3, [r7, #4]
 800af6c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800af6e:	f023 0206 	bic.w	r2, r3, #6
 800af72:	687b      	ldr	r3, [r7, #4]
 800af74:	62da      	str	r2, [r3, #44]	@ 0x2c
 800af76:	e002      	b.n	800af7e <HAL_ADC_Start+0xe6>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 800af78:	687b      	ldr	r3, [r7, #4]
 800af7a:	2200      	movs	r2, #0
 800af7c:	62da      	str	r2, [r3, #44]	@ 0x2c
    }
    
    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 800af7e:	687b      	ldr	r3, [r7, #4]
 800af80:	2200      	movs	r2, #0
 800af82:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  
    /* Clear regular group conversion flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC);
 800af86:	687b      	ldr	r3, [r7, #4]
 800af88:	681b      	ldr	r3, [r3, #0]
 800af8a:	f06f 0202 	mvn.w	r2, #2
 800af8e:	601a      	str	r2, [r3, #0]
    /*  - if ADC is slave, ADC is enabled only (conversion is not started).   */
    /*  - if ADC is master, ADC is enabled and conversion is started.         */
    /* If ADC is master, ADC is enabled and conversion is started.            */
    /* Note: Alternate trigger for single conversion could be to force an     */
    /*       additional set of bit ADON "hadc->Instance->CR2 |= ADC_CR2_ADON;"*/
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 800af90:	687b      	ldr	r3, [r7, #4]
 800af92:	681b      	ldr	r3, [r3, #0]
 800af94:	689b      	ldr	r3, [r3, #8]
 800af96:	f403 2360 	and.w	r3, r3, #917504	@ 0xe0000
 800af9a:	f5b3 2f60 	cmp.w	r3, #917504	@ 0xe0000
 800af9e:	d113      	bne.n	800afc8 <HAL_ADC_Start+0x130>
        ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc)  )
 800afa0:	687b      	ldr	r3, [r7, #4]
 800afa2:	681b      	ldr	r3, [r3, #0]
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 800afa4:	4a11      	ldr	r2, [pc, #68]	@ (800afec <HAL_ADC_Start+0x154>)
 800afa6:	4293      	cmp	r3, r2
 800afa8:	d105      	bne.n	800afb6 <HAL_ADC_Start+0x11e>
        ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc)  )
 800afaa:	4b11      	ldr	r3, [pc, #68]	@ (800aff0 <HAL_ADC_Start+0x158>)
 800afac:	685b      	ldr	r3, [r3, #4]
 800afae:	f403 2370 	and.w	r3, r3, #983040	@ 0xf0000
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 800afb2:	2b00      	cmp	r3, #0
 800afb4:	d108      	bne.n	800afc8 <HAL_ADC_Start+0x130>
    {
      /* Start ADC conversion on regular group with SW start */
      SET_BIT(hadc->Instance->CR2, (ADC_CR2_SWSTART | ADC_CR2_EXTTRIG));
 800afb6:	687b      	ldr	r3, [r7, #4]
 800afb8:	681b      	ldr	r3, [r3, #0]
 800afba:	689a      	ldr	r2, [r3, #8]
 800afbc:	687b      	ldr	r3, [r7, #4]
 800afbe:	681b      	ldr	r3, [r3, #0]
 800afc0:	f442 02a0 	orr.w	r2, r2, #5242880	@ 0x500000
 800afc4:	609a      	str	r2, [r3, #8]
 800afc6:	e00c      	b.n	800afe2 <HAL_ADC_Start+0x14a>
    }
    else
    {
      /* Start ADC conversion on regular group with external trigger */
      SET_BIT(hadc->Instance->CR2, ADC_CR2_EXTTRIG);
 800afc8:	687b      	ldr	r3, [r7, #4]
 800afca:	681b      	ldr	r3, [r3, #0]
 800afcc:	689a      	ldr	r2, [r3, #8]
 800afce:	687b      	ldr	r3, [r7, #4]
 800afd0:	681b      	ldr	r3, [r3, #0]
 800afd2:	f442 1280 	orr.w	r2, r2, #1048576	@ 0x100000
 800afd6:	609a      	str	r2, [r3, #8]
 800afd8:	e003      	b.n	800afe2 <HAL_ADC_Start+0x14a>
    }
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 800afda:	687b      	ldr	r3, [r7, #4]
 800afdc:	2200      	movs	r2, #0
 800afde:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  }
    
  /* Return function status */
  return tmp_hal_status;
 800afe2:	7bfb      	ldrb	r3, [r7, #15]
}
 800afe4:	4618      	mov	r0, r3
 800afe6:	3710      	adds	r7, #16
 800afe8:	46bd      	mov	sp, r7
 800afea:	bd80      	pop	{r7, pc}
 800afec:	40012800 	.word	0x40012800
 800aff0:	40012400 	.word	0x40012400

0800aff4 <HAL_ADC_PollForConversion>:
  * @param  hadc: ADC handle
  * @param  Timeout: Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef* hadc, uint32_t Timeout)
{
 800aff4:	b590      	push	{r4, r7, lr}
 800aff6:	b087      	sub	sp, #28
 800aff8:	af00      	add	r7, sp, #0
 800affa:	6078      	str	r0, [r7, #4]
 800affc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 800affe:	2300      	movs	r3, #0
 800b000:	617b      	str	r3, [r7, #20]
  
  /* Variables for polling in case of scan mode enabled and polling for each  */
  /* conversion.                                                              */
  __IO uint32_t Conversion_Timeout_CPU_cycles = 0U;
 800b002:	2300      	movs	r3, #0
 800b004:	60fb      	str	r3, [r7, #12]
  uint32_t Conversion_Timeout_CPU_cycles_max = 0U;
 800b006:	2300      	movs	r3, #0
 800b008:	613b      	str	r3, [r7, #16]
 
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Get tick count */
  tickstart = HAL_GetTick();
 800b00a:	f7ff fe51 	bl	800acb0 <HAL_GetTick>
 800b00e:	6178      	str	r0, [r7, #20]
  
  /* Verification that ADC configuration is compliant with polling for        */
  /* each conversion:                                                         */
  /* Particular case is ADC configured in DMA mode                            */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_DMA))
 800b010:	687b      	ldr	r3, [r7, #4]
 800b012:	681b      	ldr	r3, [r3, #0]
 800b014:	689b      	ldr	r3, [r3, #8]
 800b016:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800b01a:	2b00      	cmp	r3, #0
 800b01c:	d00b      	beq.n	800b036 <HAL_ADC_PollForConversion+0x42>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800b01e:	687b      	ldr	r3, [r7, #4]
 800b020:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b022:	f043 0220 	orr.w	r2, r3, #32
 800b026:	687b      	ldr	r3, [r7, #4]
 800b028:	629a      	str	r2, [r3, #40]	@ 0x28
    
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 800b02a:	687b      	ldr	r3, [r7, #4]
 800b02c:	2200      	movs	r2, #0
 800b02e:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
    
    return HAL_ERROR;
 800b032:	2301      	movs	r3, #1
 800b034:	e0d3      	b.n	800b1de <HAL_ADC_PollForConversion+0x1ea>
  /*    from ADC conversion time (selected sampling time + conversion time of */
  /*    12.5 ADC clock cycles) and APB2/ADC clock prescalers (depending on    */
  /*    settings, conversion time range can be from 28 to 32256 CPU cycles).  */
  /*    As flag EOC is not set after each conversion, no timeout status can   */
  /*    be set.                                                               */
  if (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_SCAN) &&
 800b036:	687b      	ldr	r3, [r7, #4]
 800b038:	681b      	ldr	r3, [r3, #0]
 800b03a:	685b      	ldr	r3, [r3, #4]
 800b03c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800b040:	2b00      	cmp	r3, #0
 800b042:	d131      	bne.n	800b0a8 <HAL_ADC_PollForConversion+0xb4>
      HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L)    )
 800b044:	687b      	ldr	r3, [r7, #4]
 800b046:	681b      	ldr	r3, [r3, #0]
 800b048:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b04a:	f403 0370 	and.w	r3, r3, #15728640	@ 0xf00000
  if (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_SCAN) &&
 800b04e:	2b00      	cmp	r3, #0
 800b050:	d12a      	bne.n	800b0a8 <HAL_ADC_PollForConversion+0xb4>
  {
    /* Wait until End of Conversion flag is raised */
    while(HAL_IS_BIT_CLR(hadc->Instance->SR, ADC_FLAG_EOC))
 800b052:	e021      	b.n	800b098 <HAL_ADC_PollForConversion+0xa4>
    {
      /* Check if timeout is disabled (set to infinite wait) */
      if(Timeout != HAL_MAX_DELAY)
 800b054:	683b      	ldr	r3, [r7, #0]
 800b056:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b05a:	d01d      	beq.n	800b098 <HAL_ADC_PollForConversion+0xa4>
      {
        if((Timeout == 0U) || ((HAL_GetTick() - tickstart ) > Timeout))
 800b05c:	683b      	ldr	r3, [r7, #0]
 800b05e:	2b00      	cmp	r3, #0
 800b060:	d007      	beq.n	800b072 <HAL_ADC_PollForConversion+0x7e>
 800b062:	f7ff fe25 	bl	800acb0 <HAL_GetTick>
 800b066:	4602      	mov	r2, r0
 800b068:	697b      	ldr	r3, [r7, #20]
 800b06a:	1ad3      	subs	r3, r2, r3
 800b06c:	683a      	ldr	r2, [r7, #0]
 800b06e:	429a      	cmp	r2, r3
 800b070:	d212      	bcs.n	800b098 <HAL_ADC_PollForConversion+0xa4>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if(HAL_IS_BIT_CLR(hadc->Instance->SR, ADC_FLAG_EOC))
 800b072:	687b      	ldr	r3, [r7, #4]
 800b074:	681b      	ldr	r3, [r3, #0]
 800b076:	681b      	ldr	r3, [r3, #0]
 800b078:	f003 0302 	and.w	r3, r3, #2
 800b07c:	2b00      	cmp	r3, #0
 800b07e:	d10b      	bne.n	800b098 <HAL_ADC_PollForConversion+0xa4>
          {
            /* Update ADC state machine to timeout */
            SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 800b080:	687b      	ldr	r3, [r7, #4]
 800b082:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b084:	f043 0204 	orr.w	r2, r3, #4
 800b088:	687b      	ldr	r3, [r7, #4]
 800b08a:	629a      	str	r2, [r3, #40]	@ 0x28
            
            /* Process unlocked */
            __HAL_UNLOCK(hadc);
 800b08c:	687b      	ldr	r3, [r7, #4]
 800b08e:	2200      	movs	r2, #0
 800b090:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
            
            return HAL_TIMEOUT;
 800b094:	2303      	movs	r3, #3
 800b096:	e0a2      	b.n	800b1de <HAL_ADC_PollForConversion+0x1ea>
    while(HAL_IS_BIT_CLR(hadc->Instance->SR, ADC_FLAG_EOC))
 800b098:	687b      	ldr	r3, [r7, #4]
 800b09a:	681b      	ldr	r3, [r3, #0]
 800b09c:	681b      	ldr	r3, [r3, #0]
 800b09e:	f003 0302 	and.w	r3, r3, #2
 800b0a2:	2b00      	cmp	r3, #0
 800b0a4:	d0d6      	beq.n	800b054 <HAL_ADC_PollForConversion+0x60>
  if (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_SCAN) &&
 800b0a6:	e070      	b.n	800b18a <HAL_ADC_PollForConversion+0x196>
    /* Replace polling by wait for maximum conversion time */
    /*  - Computation of CPU clock cycles corresponding to ADC clock cycles   */
    /*    and ADC maximum conversion cycles on all channels.                  */
    /*  - Wait for the expected ADC clock cycles delay                        */
    Conversion_Timeout_CPU_cycles_max = ((SystemCoreClock
                                          / HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_ADC))
 800b0a8:	4b4f      	ldr	r3, [pc, #316]	@ (800b1e8 <HAL_ADC_PollForConversion+0x1f4>)
 800b0aa:	681c      	ldr	r4, [r3, #0]
 800b0ac:	2002      	movs	r0, #2
 800b0ae:	f001 fbcf 	bl	800c850 <HAL_RCCEx_GetPeriphCLKFreq>
 800b0b2:	4603      	mov	r3, r0
 800b0b4:	fbb4 f2f3 	udiv	r2, r4, r3
                                         * ADC_CONVCYCLES_MAX_RANGE(hadc)                 );
 800b0b8:	687b      	ldr	r3, [r7, #4]
 800b0ba:	681b      	ldr	r3, [r3, #0]
 800b0bc:	6919      	ldr	r1, [r3, #16]
 800b0be:	4b4b      	ldr	r3, [pc, #300]	@ (800b1ec <HAL_ADC_PollForConversion+0x1f8>)
 800b0c0:	400b      	ands	r3, r1
 800b0c2:	2b00      	cmp	r3, #0
 800b0c4:	d118      	bne.n	800b0f8 <HAL_ADC_PollForConversion+0x104>
 800b0c6:	687b      	ldr	r3, [r7, #4]
 800b0c8:	681b      	ldr	r3, [r3, #0]
 800b0ca:	68d9      	ldr	r1, [r3, #12]
 800b0cc:	4b48      	ldr	r3, [pc, #288]	@ (800b1f0 <HAL_ADC_PollForConversion+0x1fc>)
 800b0ce:	400b      	ands	r3, r1
 800b0d0:	2b00      	cmp	r3, #0
 800b0d2:	d111      	bne.n	800b0f8 <HAL_ADC_PollForConversion+0x104>
 800b0d4:	687b      	ldr	r3, [r7, #4]
 800b0d6:	681b      	ldr	r3, [r3, #0]
 800b0d8:	6919      	ldr	r1, [r3, #16]
 800b0da:	4b46      	ldr	r3, [pc, #280]	@ (800b1f4 <HAL_ADC_PollForConversion+0x200>)
 800b0dc:	400b      	ands	r3, r1
 800b0de:	2b00      	cmp	r3, #0
 800b0e0:	d108      	bne.n	800b0f4 <HAL_ADC_PollForConversion+0x100>
 800b0e2:	687b      	ldr	r3, [r7, #4]
 800b0e4:	681b      	ldr	r3, [r3, #0]
 800b0e6:	68d9      	ldr	r1, [r3, #12]
 800b0e8:	4b43      	ldr	r3, [pc, #268]	@ (800b1f8 <HAL_ADC_PollForConversion+0x204>)
 800b0ea:	400b      	ands	r3, r1
 800b0ec:	2b00      	cmp	r3, #0
 800b0ee:	d101      	bne.n	800b0f4 <HAL_ADC_PollForConversion+0x100>
 800b0f0:	2314      	movs	r3, #20
 800b0f2:	e020      	b.n	800b136 <HAL_ADC_PollForConversion+0x142>
 800b0f4:	2329      	movs	r3, #41	@ 0x29
 800b0f6:	e01e      	b.n	800b136 <HAL_ADC_PollForConversion+0x142>
 800b0f8:	687b      	ldr	r3, [r7, #4]
 800b0fa:	681b      	ldr	r3, [r3, #0]
 800b0fc:	6919      	ldr	r1, [r3, #16]
 800b0fe:	4b3d      	ldr	r3, [pc, #244]	@ (800b1f4 <HAL_ADC_PollForConversion+0x200>)
 800b100:	400b      	ands	r3, r1
 800b102:	2b00      	cmp	r3, #0
 800b104:	d106      	bne.n	800b114 <HAL_ADC_PollForConversion+0x120>
 800b106:	687b      	ldr	r3, [r7, #4]
 800b108:	681b      	ldr	r3, [r3, #0]
 800b10a:	68d9      	ldr	r1, [r3, #12]
 800b10c:	4b3a      	ldr	r3, [pc, #232]	@ (800b1f8 <HAL_ADC_PollForConversion+0x204>)
 800b10e:	400b      	ands	r3, r1
 800b110:	2b00      	cmp	r3, #0
 800b112:	d00d      	beq.n	800b130 <HAL_ADC_PollForConversion+0x13c>
 800b114:	687b      	ldr	r3, [r7, #4]
 800b116:	681b      	ldr	r3, [r3, #0]
 800b118:	6919      	ldr	r1, [r3, #16]
 800b11a:	4b38      	ldr	r3, [pc, #224]	@ (800b1fc <HAL_ADC_PollForConversion+0x208>)
 800b11c:	400b      	ands	r3, r1
 800b11e:	2b00      	cmp	r3, #0
 800b120:	d108      	bne.n	800b134 <HAL_ADC_PollForConversion+0x140>
 800b122:	687b      	ldr	r3, [r7, #4]
 800b124:	681b      	ldr	r3, [r3, #0]
 800b126:	68d9      	ldr	r1, [r3, #12]
 800b128:	4b34      	ldr	r3, [pc, #208]	@ (800b1fc <HAL_ADC_PollForConversion+0x208>)
 800b12a:	400b      	ands	r3, r1
 800b12c:	2b00      	cmp	r3, #0
 800b12e:	d101      	bne.n	800b134 <HAL_ADC_PollForConversion+0x140>
 800b130:	2354      	movs	r3, #84	@ 0x54
 800b132:	e000      	b.n	800b136 <HAL_ADC_PollForConversion+0x142>
 800b134:	23fc      	movs	r3, #252	@ 0xfc
    Conversion_Timeout_CPU_cycles_max = ((SystemCoreClock
 800b136:	fb02 f303 	mul.w	r3, r2, r3
 800b13a:	613b      	str	r3, [r7, #16]
    
    while(Conversion_Timeout_CPU_cycles < Conversion_Timeout_CPU_cycles_max)
 800b13c:	e021      	b.n	800b182 <HAL_ADC_PollForConversion+0x18e>
    {
      /* Check if timeout is disabled (set to infinite wait) */
      if(Timeout != HAL_MAX_DELAY)
 800b13e:	683b      	ldr	r3, [r7, #0]
 800b140:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b144:	d01a      	beq.n	800b17c <HAL_ADC_PollForConversion+0x188>
      {
        if((Timeout == 0U) || ((HAL_GetTick() - tickstart) > Timeout))
 800b146:	683b      	ldr	r3, [r7, #0]
 800b148:	2b00      	cmp	r3, #0
 800b14a:	d007      	beq.n	800b15c <HAL_ADC_PollForConversion+0x168>
 800b14c:	f7ff fdb0 	bl	800acb0 <HAL_GetTick>
 800b150:	4602      	mov	r2, r0
 800b152:	697b      	ldr	r3, [r7, #20]
 800b154:	1ad3      	subs	r3, r2, r3
 800b156:	683a      	ldr	r2, [r7, #0]
 800b158:	429a      	cmp	r2, r3
 800b15a:	d20f      	bcs.n	800b17c <HAL_ADC_PollForConversion+0x188>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if(Conversion_Timeout_CPU_cycles < Conversion_Timeout_CPU_cycles_max)
 800b15c:	68fb      	ldr	r3, [r7, #12]
 800b15e:	693a      	ldr	r2, [r7, #16]
 800b160:	429a      	cmp	r2, r3
 800b162:	d90b      	bls.n	800b17c <HAL_ADC_PollForConversion+0x188>
          {
            /* Update ADC state machine to timeout */
            SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 800b164:	687b      	ldr	r3, [r7, #4]
 800b166:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b168:	f043 0204 	orr.w	r2, r3, #4
 800b16c:	687b      	ldr	r3, [r7, #4]
 800b16e:	629a      	str	r2, [r3, #40]	@ 0x28

            /* Process unlocked */
            __HAL_UNLOCK(hadc);
 800b170:	687b      	ldr	r3, [r7, #4]
 800b172:	2200      	movs	r2, #0
 800b174:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

            return HAL_TIMEOUT;
 800b178:	2303      	movs	r3, #3
 800b17a:	e030      	b.n	800b1de <HAL_ADC_PollForConversion+0x1ea>
          }
        }
      }
      Conversion_Timeout_CPU_cycles ++;
 800b17c:	68fb      	ldr	r3, [r7, #12]
 800b17e:	3301      	adds	r3, #1
 800b180:	60fb      	str	r3, [r7, #12]
    while(Conversion_Timeout_CPU_cycles < Conversion_Timeout_CPU_cycles_max)
 800b182:	68fb      	ldr	r3, [r7, #12]
 800b184:	693a      	ldr	r2, [r7, #16]
 800b186:	429a      	cmp	r2, r3
 800b188:	d8d9      	bhi.n	800b13e <HAL_ADC_PollForConversion+0x14a>
    }
  }
  
  /* Clear regular group conversion flag */
  __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 800b18a:	687b      	ldr	r3, [r7, #4]
 800b18c:	681b      	ldr	r3, [r3, #0]
 800b18e:	f06f 0212 	mvn.w	r2, #18
 800b192:	601a      	str	r2, [r3, #0]
  
  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 800b194:	687b      	ldr	r3, [r7, #4]
 800b196:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b198:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 800b19c:	687b      	ldr	r3, [r7, #4]
 800b19e:	629a      	str	r2, [r3, #40]	@ 0x28
  /* Determine whether any further conversion upcoming on group regular       */
  /* by external trigger, continuous mode or scan sequence on going.          */
  /* Note: On STM32F1 devices, in case of sequencer enabled                   */
  /*       (several ranks selected), end of conversion flag is raised         */
  /*       at the end of the sequence.                                        */
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 800b1a0:	687b      	ldr	r3, [r7, #4]
 800b1a2:	681b      	ldr	r3, [r3, #0]
 800b1a4:	689b      	ldr	r3, [r3, #8]
 800b1a6:	f403 2360 	and.w	r3, r3, #917504	@ 0xe0000
 800b1aa:	f5b3 2f60 	cmp.w	r3, #917504	@ 0xe0000
 800b1ae:	d115      	bne.n	800b1dc <HAL_ADC_PollForConversion+0x1e8>
     (hadc->Init.ContinuousConvMode == DISABLE)   )
 800b1b0:	687b      	ldr	r3, [r7, #4]
 800b1b2:	7b1b      	ldrb	r3, [r3, #12]
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 800b1b4:	2b00      	cmp	r3, #0
 800b1b6:	d111      	bne.n	800b1dc <HAL_ADC_PollForConversion+0x1e8>
  {   
    /* Set ADC state */
    CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 800b1b8:	687b      	ldr	r3, [r7, #4]
 800b1ba:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b1bc:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 800b1c0:	687b      	ldr	r3, [r7, #4]
 800b1c2:	629a      	str	r2, [r3, #40]	@ 0x28

    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 800b1c4:	687b      	ldr	r3, [r7, #4]
 800b1c6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b1c8:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800b1cc:	2b00      	cmp	r3, #0
 800b1ce:	d105      	bne.n	800b1dc <HAL_ADC_PollForConversion+0x1e8>
    { 
      SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 800b1d0:	687b      	ldr	r3, [r7, #4]
 800b1d2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b1d4:	f043 0201 	orr.w	r2, r3, #1
 800b1d8:	687b      	ldr	r3, [r7, #4]
 800b1da:	629a      	str	r2, [r3, #40]	@ 0x28
    }
  }
  
  /* Return ADC state */
  return HAL_OK;
 800b1dc:	2300      	movs	r3, #0
}
 800b1de:	4618      	mov	r0, r3
 800b1e0:	371c      	adds	r7, #28
 800b1e2:	46bd      	mov	sp, r7
 800b1e4:	bd90      	pop	{r4, r7, pc}
 800b1e6:	bf00      	nop
 800b1e8:	20000018 	.word	0x20000018
 800b1ec:	24924924 	.word	0x24924924
 800b1f0:	00924924 	.word	0x00924924
 800b1f4:	12492492 	.word	0x12492492
 800b1f8:	00492492 	.word	0x00492492
 800b1fc:	00249249 	.word	0x00249249

0800b200 <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param  hadc: ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef* hadc)
{
 800b200:	b480      	push	{r7}
 800b202:	b083      	sub	sp, #12
 800b204:	af00      	add	r7, sp, #0
 800b206:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */
  
  /* Return ADC converted value */ 
  return hadc->Instance->DR;
 800b208:	687b      	ldr	r3, [r7, #4]
 800b20a:	681b      	ldr	r3, [r3, #0]
 800b20c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
}
 800b20e:	4618      	mov	r0, r3
 800b210:	370c      	adds	r7, #12
 800b212:	46bd      	mov	sp, r7
 800b214:	bc80      	pop	{r7}
 800b216:	4770      	bx	lr

0800b218 <HAL_ADC_ConfigChannel>:
  * @param  hadc: ADC handle
  * @param  sConfig: Structure of ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{ 
 800b218:	b480      	push	{r7}
 800b21a:	b085      	sub	sp, #20
 800b21c:	af00      	add	r7, sp, #0
 800b21e:	6078      	str	r0, [r7, #4]
 800b220:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800b222:	2300      	movs	r3, #0
 800b224:	73fb      	strb	r3, [r7, #15]
  __IO uint32_t wait_loop_index = 0U;
 800b226:	2300      	movs	r3, #0
 800b228:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 800b22a:	687b      	ldr	r3, [r7, #4]
 800b22c:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 800b230:	2b01      	cmp	r3, #1
 800b232:	d101      	bne.n	800b238 <HAL_ADC_ConfigChannel+0x20>
 800b234:	2302      	movs	r3, #2
 800b236:	e0dc      	b.n	800b3f2 <HAL_ADC_ConfigChannel+0x1da>
 800b238:	687b      	ldr	r3, [r7, #4]
 800b23a:	2201      	movs	r2, #1
 800b23c:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  
  
  /* Regular sequence configuration */
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 800b240:	683b      	ldr	r3, [r7, #0]
 800b242:	685b      	ldr	r3, [r3, #4]
 800b244:	2b06      	cmp	r3, #6
 800b246:	d81c      	bhi.n	800b282 <HAL_ADC_ConfigChannel+0x6a>
  {
    MODIFY_REG(hadc->Instance->SQR3                        ,
 800b248:	687b      	ldr	r3, [r7, #4]
 800b24a:	681b      	ldr	r3, [r3, #0]
 800b24c:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 800b24e:	683b      	ldr	r3, [r7, #0]
 800b250:	685a      	ldr	r2, [r3, #4]
 800b252:	4613      	mov	r3, r2
 800b254:	009b      	lsls	r3, r3, #2
 800b256:	4413      	add	r3, r2
 800b258:	3b05      	subs	r3, #5
 800b25a:	221f      	movs	r2, #31
 800b25c:	fa02 f303 	lsl.w	r3, r2, r3
 800b260:	43db      	mvns	r3, r3
 800b262:	4019      	ands	r1, r3
 800b264:	683b      	ldr	r3, [r7, #0]
 800b266:	6818      	ldr	r0, [r3, #0]
 800b268:	683b      	ldr	r3, [r7, #0]
 800b26a:	685a      	ldr	r2, [r3, #4]
 800b26c:	4613      	mov	r3, r2
 800b26e:	009b      	lsls	r3, r3, #2
 800b270:	4413      	add	r3, r2
 800b272:	3b05      	subs	r3, #5
 800b274:	fa00 f203 	lsl.w	r2, r0, r3
 800b278:	687b      	ldr	r3, [r7, #4]
 800b27a:	681b      	ldr	r3, [r3, #0]
 800b27c:	430a      	orrs	r2, r1
 800b27e:	635a      	str	r2, [r3, #52]	@ 0x34
 800b280:	e03c      	b.n	800b2fc <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank)    ,
               ADC_SQR3_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 800b282:	683b      	ldr	r3, [r7, #0]
 800b284:	685b      	ldr	r3, [r3, #4]
 800b286:	2b0c      	cmp	r3, #12
 800b288:	d81c      	bhi.n	800b2c4 <HAL_ADC_ConfigChannel+0xac>
  {
    MODIFY_REG(hadc->Instance->SQR2                        ,
 800b28a:	687b      	ldr	r3, [r7, #4]
 800b28c:	681b      	ldr	r3, [r3, #0]
 800b28e:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 800b290:	683b      	ldr	r3, [r7, #0]
 800b292:	685a      	ldr	r2, [r3, #4]
 800b294:	4613      	mov	r3, r2
 800b296:	009b      	lsls	r3, r3, #2
 800b298:	4413      	add	r3, r2
 800b29a:	3b23      	subs	r3, #35	@ 0x23
 800b29c:	221f      	movs	r2, #31
 800b29e:	fa02 f303 	lsl.w	r3, r2, r3
 800b2a2:	43db      	mvns	r3, r3
 800b2a4:	4019      	ands	r1, r3
 800b2a6:	683b      	ldr	r3, [r7, #0]
 800b2a8:	6818      	ldr	r0, [r3, #0]
 800b2aa:	683b      	ldr	r3, [r7, #0]
 800b2ac:	685a      	ldr	r2, [r3, #4]
 800b2ae:	4613      	mov	r3, r2
 800b2b0:	009b      	lsls	r3, r3, #2
 800b2b2:	4413      	add	r3, r2
 800b2b4:	3b23      	subs	r3, #35	@ 0x23
 800b2b6:	fa00 f203 	lsl.w	r2, r0, r3
 800b2ba:	687b      	ldr	r3, [r7, #4]
 800b2bc:	681b      	ldr	r3, [r3, #0]
 800b2be:	430a      	orrs	r2, r1
 800b2c0:	631a      	str	r2, [r3, #48]	@ 0x30
 800b2c2:	e01b      	b.n	800b2fc <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR2_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 13 to 16 */
  else
  {
    MODIFY_REG(hadc->Instance->SQR1                        ,
 800b2c4:	687b      	ldr	r3, [r7, #4]
 800b2c6:	681b      	ldr	r3, [r3, #0]
 800b2c8:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 800b2ca:	683b      	ldr	r3, [r7, #0]
 800b2cc:	685a      	ldr	r2, [r3, #4]
 800b2ce:	4613      	mov	r3, r2
 800b2d0:	009b      	lsls	r3, r3, #2
 800b2d2:	4413      	add	r3, r2
 800b2d4:	3b41      	subs	r3, #65	@ 0x41
 800b2d6:	221f      	movs	r2, #31
 800b2d8:	fa02 f303 	lsl.w	r3, r2, r3
 800b2dc:	43db      	mvns	r3, r3
 800b2de:	4019      	ands	r1, r3
 800b2e0:	683b      	ldr	r3, [r7, #0]
 800b2e2:	6818      	ldr	r0, [r3, #0]
 800b2e4:	683b      	ldr	r3, [r7, #0]
 800b2e6:	685a      	ldr	r2, [r3, #4]
 800b2e8:	4613      	mov	r3, r2
 800b2ea:	009b      	lsls	r3, r3, #2
 800b2ec:	4413      	add	r3, r2
 800b2ee:	3b41      	subs	r3, #65	@ 0x41
 800b2f0:	fa00 f203 	lsl.w	r2, r0, r3
 800b2f4:	687b      	ldr	r3, [r7, #4]
 800b2f6:	681b      	ldr	r3, [r3, #0]
 800b2f8:	430a      	orrs	r2, r1
 800b2fa:	62da      	str	r2, [r3, #44]	@ 0x2c
  }
  
  
  /* Channel sampling time configuration */
  /* For channels 10 to 17 */
  if (sConfig->Channel >= ADC_CHANNEL_10)
 800b2fc:	683b      	ldr	r3, [r7, #0]
 800b2fe:	681b      	ldr	r3, [r3, #0]
 800b300:	2b09      	cmp	r3, #9
 800b302:	d91c      	bls.n	800b33e <HAL_ADC_ConfigChannel+0x126>
  {
    MODIFY_REG(hadc->Instance->SMPR1                             ,
 800b304:	687b      	ldr	r3, [r7, #4]
 800b306:	681b      	ldr	r3, [r3, #0]
 800b308:	68d9      	ldr	r1, [r3, #12]
 800b30a:	683b      	ldr	r3, [r7, #0]
 800b30c:	681a      	ldr	r2, [r3, #0]
 800b30e:	4613      	mov	r3, r2
 800b310:	005b      	lsls	r3, r3, #1
 800b312:	4413      	add	r3, r2
 800b314:	3b1e      	subs	r3, #30
 800b316:	2207      	movs	r2, #7
 800b318:	fa02 f303 	lsl.w	r3, r2, r3
 800b31c:	43db      	mvns	r3, r3
 800b31e:	4019      	ands	r1, r3
 800b320:	683b      	ldr	r3, [r7, #0]
 800b322:	6898      	ldr	r0, [r3, #8]
 800b324:	683b      	ldr	r3, [r7, #0]
 800b326:	681a      	ldr	r2, [r3, #0]
 800b328:	4613      	mov	r3, r2
 800b32a:	005b      	lsls	r3, r3, #1
 800b32c:	4413      	add	r3, r2
 800b32e:	3b1e      	subs	r3, #30
 800b330:	fa00 f203 	lsl.w	r2, r0, r3
 800b334:	687b      	ldr	r3, [r7, #4]
 800b336:	681b      	ldr	r3, [r3, #0]
 800b338:	430a      	orrs	r2, r1
 800b33a:	60da      	str	r2, [r3, #12]
 800b33c:	e019      	b.n	800b372 <HAL_ADC_ConfigChannel+0x15a>
               ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel)      ,
               ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel) );
  }
  else /* For channels 0 to 9 */
  {
    MODIFY_REG(hadc->Instance->SMPR2                             ,
 800b33e:	687b      	ldr	r3, [r7, #4]
 800b340:	681b      	ldr	r3, [r3, #0]
 800b342:	6919      	ldr	r1, [r3, #16]
 800b344:	683b      	ldr	r3, [r7, #0]
 800b346:	681a      	ldr	r2, [r3, #0]
 800b348:	4613      	mov	r3, r2
 800b34a:	005b      	lsls	r3, r3, #1
 800b34c:	4413      	add	r3, r2
 800b34e:	2207      	movs	r2, #7
 800b350:	fa02 f303 	lsl.w	r3, r2, r3
 800b354:	43db      	mvns	r3, r3
 800b356:	4019      	ands	r1, r3
 800b358:	683b      	ldr	r3, [r7, #0]
 800b35a:	6898      	ldr	r0, [r3, #8]
 800b35c:	683b      	ldr	r3, [r7, #0]
 800b35e:	681a      	ldr	r2, [r3, #0]
 800b360:	4613      	mov	r3, r2
 800b362:	005b      	lsls	r3, r3, #1
 800b364:	4413      	add	r3, r2
 800b366:	fa00 f203 	lsl.w	r2, r0, r3
 800b36a:	687b      	ldr	r3, [r7, #4]
 800b36c:	681b      	ldr	r3, [r3, #0]
 800b36e:	430a      	orrs	r2, r1
 800b370:	611a      	str	r2, [r3, #16]
               ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel) );
  }
  
  /* If ADC1 Channel_16 or Channel_17 is selected, enable Temperature sensor  */
  /* and VREFINT measurement path.                                            */
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 800b372:	683b      	ldr	r3, [r7, #0]
 800b374:	681b      	ldr	r3, [r3, #0]
 800b376:	2b10      	cmp	r3, #16
 800b378:	d003      	beq.n	800b382 <HAL_ADC_ConfigChannel+0x16a>
      (sConfig->Channel == ADC_CHANNEL_VREFINT)      )
 800b37a:	683b      	ldr	r3, [r7, #0]
 800b37c:	681b      	ldr	r3, [r3, #0]
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 800b37e:	2b11      	cmp	r3, #17
 800b380:	d132      	bne.n	800b3e8 <HAL_ADC_ConfigChannel+0x1d0>
  {
    /* For STM32F1 devices with several ADC: Only ADC1 can access internal    */
    /* measurement channels (VrefInt/TempSensor). If these channels are       */
    /* intended to be set on other ADC instances, an error is reported.       */
    if (hadc->Instance == ADC1)
 800b382:	687b      	ldr	r3, [r7, #4]
 800b384:	681b      	ldr	r3, [r3, #0]
 800b386:	4a1d      	ldr	r2, [pc, #116]	@ (800b3fc <HAL_ADC_ConfigChannel+0x1e4>)
 800b388:	4293      	cmp	r3, r2
 800b38a:	d125      	bne.n	800b3d8 <HAL_ADC_ConfigChannel+0x1c0>
    {
      if (READ_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE) == RESET)
 800b38c:	687b      	ldr	r3, [r7, #4]
 800b38e:	681b      	ldr	r3, [r3, #0]
 800b390:	689b      	ldr	r3, [r3, #8]
 800b392:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800b396:	2b00      	cmp	r3, #0
 800b398:	d126      	bne.n	800b3e8 <HAL_ADC_ConfigChannel+0x1d0>
      {
        SET_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE);
 800b39a:	687b      	ldr	r3, [r7, #4]
 800b39c:	681b      	ldr	r3, [r3, #0]
 800b39e:	689a      	ldr	r2, [r3, #8]
 800b3a0:	687b      	ldr	r3, [r7, #4]
 800b3a2:	681b      	ldr	r3, [r3, #0]
 800b3a4:	f442 0200 	orr.w	r2, r2, #8388608	@ 0x800000
 800b3a8:	609a      	str	r2, [r3, #8]
        
        if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 800b3aa:	683b      	ldr	r3, [r7, #0]
 800b3ac:	681b      	ldr	r3, [r3, #0]
 800b3ae:	2b10      	cmp	r3, #16
 800b3b0:	d11a      	bne.n	800b3e8 <HAL_ADC_ConfigChannel+0x1d0>
        {
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 800b3b2:	4b13      	ldr	r3, [pc, #76]	@ (800b400 <HAL_ADC_ConfigChannel+0x1e8>)
 800b3b4:	681b      	ldr	r3, [r3, #0]
 800b3b6:	4a13      	ldr	r2, [pc, #76]	@ (800b404 <HAL_ADC_ConfigChannel+0x1ec>)
 800b3b8:	fba2 2303 	umull	r2, r3, r2, r3
 800b3bc:	0c9a      	lsrs	r2, r3, #18
 800b3be:	4613      	mov	r3, r2
 800b3c0:	009b      	lsls	r3, r3, #2
 800b3c2:	4413      	add	r3, r2
 800b3c4:	005b      	lsls	r3, r3, #1
 800b3c6:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 800b3c8:	e002      	b.n	800b3d0 <HAL_ADC_ConfigChannel+0x1b8>
          {
            wait_loop_index--;
 800b3ca:	68bb      	ldr	r3, [r7, #8]
 800b3cc:	3b01      	subs	r3, #1
 800b3ce:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 800b3d0:	68bb      	ldr	r3, [r7, #8]
 800b3d2:	2b00      	cmp	r3, #0
 800b3d4:	d1f9      	bne.n	800b3ca <HAL_ADC_ConfigChannel+0x1b2>
 800b3d6:	e007      	b.n	800b3e8 <HAL_ADC_ConfigChannel+0x1d0>
      }
    }
    else
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800b3d8:	687b      	ldr	r3, [r7, #4]
 800b3da:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b3dc:	f043 0220 	orr.w	r2, r3, #32
 800b3e0:	687b      	ldr	r3, [r7, #4]
 800b3e2:	629a      	str	r2, [r3, #40]	@ 0x28
      
      tmp_hal_status = HAL_ERROR;
 800b3e4:	2301      	movs	r3, #1
 800b3e6:	73fb      	strb	r3, [r7, #15]
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800b3e8:	687b      	ldr	r3, [r7, #4]
 800b3ea:	2200      	movs	r2, #0
 800b3ec:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  
  /* Return function status */
  return tmp_hal_status;
 800b3f0:	7bfb      	ldrb	r3, [r7, #15]
}
 800b3f2:	4618      	mov	r0, r3
 800b3f4:	3714      	adds	r7, #20
 800b3f6:	46bd      	mov	sp, r7
 800b3f8:	bc80      	pop	{r7}
 800b3fa:	4770      	bx	lr
 800b3fc:	40012400 	.word	0x40012400
 800b400:	20000018 	.word	0x20000018
 800b404:	431bde83 	.word	0x431bde83

0800b408 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
 800b408:	b580      	push	{r7, lr}
 800b40a:	b084      	sub	sp, #16
 800b40c:	af00      	add	r7, sp, #0
 800b40e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 800b410:	2300      	movs	r3, #0
 800b412:	60fb      	str	r3, [r7, #12]
  __IO uint32_t wait_loop_index = 0U;
 800b414:	2300      	movs	r3, #0
 800b416:	60bb      	str	r3, [r7, #8]
  
  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 800b418:	687b      	ldr	r3, [r7, #4]
 800b41a:	681b      	ldr	r3, [r3, #0]
 800b41c:	689b      	ldr	r3, [r3, #8]
 800b41e:	f003 0301 	and.w	r3, r3, #1
 800b422:	2b01      	cmp	r3, #1
 800b424:	d040      	beq.n	800b4a8 <ADC_Enable+0xa0>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 800b426:	687b      	ldr	r3, [r7, #4]
 800b428:	681b      	ldr	r3, [r3, #0]
 800b42a:	689a      	ldr	r2, [r3, #8]
 800b42c:	687b      	ldr	r3, [r7, #4]
 800b42e:	681b      	ldr	r3, [r3, #0]
 800b430:	f042 0201 	orr.w	r2, r2, #1
 800b434:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 800b436:	4b1f      	ldr	r3, [pc, #124]	@ (800b4b4 <ADC_Enable+0xac>)
 800b438:	681b      	ldr	r3, [r3, #0]
 800b43a:	4a1f      	ldr	r2, [pc, #124]	@ (800b4b8 <ADC_Enable+0xb0>)
 800b43c:	fba2 2303 	umull	r2, r3, r2, r3
 800b440:	0c9b      	lsrs	r3, r3, #18
 800b442:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 800b444:	e002      	b.n	800b44c <ADC_Enable+0x44>
    {
      wait_loop_index--;
 800b446:	68bb      	ldr	r3, [r7, #8]
 800b448:	3b01      	subs	r3, #1
 800b44a:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 800b44c:	68bb      	ldr	r3, [r7, #8]
 800b44e:	2b00      	cmp	r3, #0
 800b450:	d1f9      	bne.n	800b446 <ADC_Enable+0x3e>
    }
    
    /* Get tick count */
    tickstart = HAL_GetTick();
 800b452:	f7ff fc2d 	bl	800acb0 <HAL_GetTick>
 800b456:	60f8      	str	r0, [r7, #12]

    /* Wait for ADC effectively enabled */
    while(ADC_IS_ENABLE(hadc) == RESET)
 800b458:	e01f      	b.n	800b49a <ADC_Enable+0x92>
    {
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 800b45a:	f7ff fc29 	bl	800acb0 <HAL_GetTick>
 800b45e:	4602      	mov	r2, r0
 800b460:	68fb      	ldr	r3, [r7, #12]
 800b462:	1ad3      	subs	r3, r2, r3
 800b464:	2b02      	cmp	r3, #2
 800b466:	d918      	bls.n	800b49a <ADC_Enable+0x92>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) == RESET)
 800b468:	687b      	ldr	r3, [r7, #4]
 800b46a:	681b      	ldr	r3, [r3, #0]
 800b46c:	689b      	ldr	r3, [r3, #8]
 800b46e:	f003 0301 	and.w	r3, r3, #1
 800b472:	2b01      	cmp	r3, #1
 800b474:	d011      	beq.n	800b49a <ADC_Enable+0x92>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800b476:	687b      	ldr	r3, [r7, #4]
 800b478:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b47a:	f043 0210 	orr.w	r2, r3, #16
 800b47e:	687b      	ldr	r3, [r7, #4]
 800b480:	629a      	str	r2, [r3, #40]	@ 0x28

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800b482:	687b      	ldr	r3, [r7, #4]
 800b484:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b486:	f043 0201 	orr.w	r2, r3, #1
 800b48a:	687b      	ldr	r3, [r7, #4]
 800b48c:	62da      	str	r2, [r3, #44]	@ 0x2c

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 800b48e:	687b      	ldr	r3, [r7, #4]
 800b490:	2200      	movs	r2, #0
 800b492:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

          return HAL_ERROR;
 800b496:	2301      	movs	r3, #1
 800b498:	e007      	b.n	800b4aa <ADC_Enable+0xa2>
    while(ADC_IS_ENABLE(hadc) == RESET)
 800b49a:	687b      	ldr	r3, [r7, #4]
 800b49c:	681b      	ldr	r3, [r3, #0]
 800b49e:	689b      	ldr	r3, [r3, #8]
 800b4a0:	f003 0301 	and.w	r3, r3, #1
 800b4a4:	2b01      	cmp	r3, #1
 800b4a6:	d1d8      	bne.n	800b45a <ADC_Enable+0x52>
      }
    }
  }
   
  /* Return HAL status */
  return HAL_OK;
 800b4a8:	2300      	movs	r3, #0
}
 800b4aa:	4618      	mov	r0, r3
 800b4ac:	3710      	adds	r7, #16
 800b4ae:	46bd      	mov	sp, r7
 800b4b0:	bd80      	pop	{r7, pc}
 800b4b2:	bf00      	nop
 800b4b4:	20000018 	.word	0x20000018
 800b4b8:	431bde83 	.word	0x431bde83

0800b4bc <ADC_ConversionStop_Disable>:
  *         stopped to disable the ADC.
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop_Disable(ADC_HandleTypeDef* hadc)
{
 800b4bc:	b580      	push	{r7, lr}
 800b4be:	b084      	sub	sp, #16
 800b4c0:	af00      	add	r7, sp, #0
 800b4c2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 800b4c4:	2300      	movs	r3, #0
 800b4c6:	60fb      	str	r3, [r7, #12]
  
  /* Verification if ADC is not already disabled */
  if (ADC_IS_ENABLE(hadc) != RESET)
 800b4c8:	687b      	ldr	r3, [r7, #4]
 800b4ca:	681b      	ldr	r3, [r3, #0]
 800b4cc:	689b      	ldr	r3, [r3, #8]
 800b4ce:	f003 0301 	and.w	r3, r3, #1
 800b4d2:	2b01      	cmp	r3, #1
 800b4d4:	d12e      	bne.n	800b534 <ADC_ConversionStop_Disable+0x78>
  {
    /* Disable the ADC peripheral */
    __HAL_ADC_DISABLE(hadc);
 800b4d6:	687b      	ldr	r3, [r7, #4]
 800b4d8:	681b      	ldr	r3, [r3, #0]
 800b4da:	689a      	ldr	r2, [r3, #8]
 800b4dc:	687b      	ldr	r3, [r7, #4]
 800b4de:	681b      	ldr	r3, [r3, #0]
 800b4e0:	f022 0201 	bic.w	r2, r2, #1
 800b4e4:	609a      	str	r2, [r3, #8]
     
    /* Get tick count */
    tickstart = HAL_GetTick();
 800b4e6:	f7ff fbe3 	bl	800acb0 <HAL_GetTick>
 800b4ea:	60f8      	str	r0, [r7, #12]
    
    /* Wait for ADC effectively disabled */
    while(ADC_IS_ENABLE(hadc) != RESET)
 800b4ec:	e01b      	b.n	800b526 <ADC_ConversionStop_Disable+0x6a>
    {
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 800b4ee:	f7ff fbdf 	bl	800acb0 <HAL_GetTick>
 800b4f2:	4602      	mov	r2, r0
 800b4f4:	68fb      	ldr	r3, [r7, #12]
 800b4f6:	1ad3      	subs	r3, r2, r3
 800b4f8:	2b02      	cmp	r3, #2
 800b4fa:	d914      	bls.n	800b526 <ADC_ConversionStop_Disable+0x6a>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) != RESET)
 800b4fc:	687b      	ldr	r3, [r7, #4]
 800b4fe:	681b      	ldr	r3, [r3, #0]
 800b500:	689b      	ldr	r3, [r3, #8]
 800b502:	f003 0301 	and.w	r3, r3, #1
 800b506:	2b01      	cmp	r3, #1
 800b508:	d10d      	bne.n	800b526 <ADC_ConversionStop_Disable+0x6a>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800b50a:	687b      	ldr	r3, [r7, #4]
 800b50c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b50e:	f043 0210 	orr.w	r2, r3, #16
 800b512:	687b      	ldr	r3, [r7, #4]
 800b514:	629a      	str	r2, [r3, #40]	@ 0x28

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800b516:	687b      	ldr	r3, [r7, #4]
 800b518:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b51a:	f043 0201 	orr.w	r2, r3, #1
 800b51e:	687b      	ldr	r3, [r7, #4]
 800b520:	62da      	str	r2, [r3, #44]	@ 0x2c

          return HAL_ERROR;
 800b522:	2301      	movs	r3, #1
 800b524:	e007      	b.n	800b536 <ADC_ConversionStop_Disable+0x7a>
    while(ADC_IS_ENABLE(hadc) != RESET)
 800b526:	687b      	ldr	r3, [r7, #4]
 800b528:	681b      	ldr	r3, [r3, #0]
 800b52a:	689b      	ldr	r3, [r3, #8]
 800b52c:	f003 0301 	and.w	r3, r3, #1
 800b530:	2b01      	cmp	r3, #1
 800b532:	d0dc      	beq.n	800b4ee <ADC_ConversionStop_Disable+0x32>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 800b534:	2300      	movs	r3, #0
}
 800b536:	4618      	mov	r0, r3
 800b538:	3710      	adds	r7, #16
 800b53a:	46bd      	mov	sp, r7
 800b53c:	bd80      	pop	{r7, pc}
	...

0800b540 <HAL_ADCEx_Calibration_Start>:
  *         the completion of this function.
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_Calibration_Start(ADC_HandleTypeDef* hadc)
{
 800b540:	b590      	push	{r4, r7, lr}
 800b542:	b087      	sub	sp, #28
 800b544:	af00      	add	r7, sp, #0
 800b546:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800b548:	2300      	movs	r3, #0
 800b54a:	75fb      	strb	r3, [r7, #23]
  uint32_t tickstart;
  __IO uint32_t wait_loop_index = 0U;
 800b54c:	2300      	movs	r3, #0
 800b54e:	60fb      	str	r3, [r7, #12]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Process locked */
  __HAL_LOCK(hadc);
 800b550:	687b      	ldr	r3, [r7, #4]
 800b552:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 800b556:	2b01      	cmp	r3, #1
 800b558:	d101      	bne.n	800b55e <HAL_ADCEx_Calibration_Start+0x1e>
 800b55a:	2302      	movs	r3, #2
 800b55c:	e097      	b.n	800b68e <HAL_ADCEx_Calibration_Start+0x14e>
 800b55e:	687b      	ldr	r3, [r7, #4]
 800b560:	2201      	movs	r2, #1
 800b562:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
    
   /* 1. Disable ADC peripheral                                                 */
   tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 800b566:	6878      	ldr	r0, [r7, #4]
 800b568:	f7ff ffa8 	bl	800b4bc <ADC_ConversionStop_Disable>
 800b56c:	4603      	mov	r3, r0
 800b56e:	75fb      	strb	r3, [r7, #23]
  
   /* 2. Calibration prerequisite delay before starting the calibration.       */
   /*    - ADC must be enabled for at least two ADC clock cycles               */
   tmp_hal_status = ADC_Enable(hadc);
 800b570:	6878      	ldr	r0, [r7, #4]
 800b572:	f7ff ff49 	bl	800b408 <ADC_Enable>
 800b576:	4603      	mov	r3, r0
 800b578:	75fb      	strb	r3, [r7, #23]

   /* Check if ADC is effectively enabled */
   if (tmp_hal_status == HAL_OK)
 800b57a:	7dfb      	ldrb	r3, [r7, #23]
 800b57c:	2b00      	cmp	r3, #0
 800b57e:	f040 8081 	bne.w	800b684 <HAL_ADCEx_Calibration_Start+0x144>
   {
     /* Set ADC state */
     ADC_STATE_CLR_SET(hadc->State,
 800b582:	687b      	ldr	r3, [r7, #4]
 800b584:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b586:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 800b58a:	f023 0302 	bic.w	r3, r3, #2
 800b58e:	f043 0202 	orr.w	r2, r3, #2
 800b592:	687b      	ldr	r3, [r7, #4]
 800b594:	629a      	str	r2, [r3, #40]	@ 0x28
    
    /* Hardware prerequisite: delay before starting the calibration.          */
    /*  - Computation of CPU clock cycles corresponding to ADC clock cycles.  */
    /*  - Wait for the expected ADC clock cycles delay */
    wait_loop_index = ((SystemCoreClock
                        / HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_ADC))
 800b596:	4b40      	ldr	r3, [pc, #256]	@ (800b698 <HAL_ADCEx_Calibration_Start+0x158>)
 800b598:	681c      	ldr	r4, [r3, #0]
 800b59a:	2002      	movs	r0, #2
 800b59c:	f001 f958 	bl	800c850 <HAL_RCCEx_GetPeriphCLKFreq>
 800b5a0:	4603      	mov	r3, r0
 800b5a2:	fbb4 f3f3 	udiv	r3, r4, r3
                       * ADC_PRECALIBRATION_DELAY_ADCCLOCKCYCLES        );
 800b5a6:	005b      	lsls	r3, r3, #1
    wait_loop_index = ((SystemCoreClock
 800b5a8:	60fb      	str	r3, [r7, #12]

    while(wait_loop_index != 0U)
 800b5aa:	e002      	b.n	800b5b2 <HAL_ADCEx_Calibration_Start+0x72>
    {
      wait_loop_index--;
 800b5ac:	68fb      	ldr	r3, [r7, #12]
 800b5ae:	3b01      	subs	r3, #1
 800b5b0:	60fb      	str	r3, [r7, #12]
    while(wait_loop_index != 0U)
 800b5b2:	68fb      	ldr	r3, [r7, #12]
 800b5b4:	2b00      	cmp	r3, #0
 800b5b6:	d1f9      	bne.n	800b5ac <HAL_ADCEx_Calibration_Start+0x6c>
    }

    /* 3. Resets ADC calibration registers */  
    SET_BIT(hadc->Instance->CR2, ADC_CR2_RSTCAL);
 800b5b8:	687b      	ldr	r3, [r7, #4]
 800b5ba:	681b      	ldr	r3, [r3, #0]
 800b5bc:	689a      	ldr	r2, [r3, #8]
 800b5be:	687b      	ldr	r3, [r7, #4]
 800b5c0:	681b      	ldr	r3, [r3, #0]
 800b5c2:	f042 0208 	orr.w	r2, r2, #8
 800b5c6:	609a      	str	r2, [r3, #8]
    
    tickstart = HAL_GetTick();  
 800b5c8:	f7ff fb72 	bl	800acb0 <HAL_GetTick>
 800b5cc:	6138      	str	r0, [r7, #16]

    /* Wait for calibration reset completion */
    while(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_RSTCAL))
 800b5ce:	e01b      	b.n	800b608 <HAL_ADCEx_Calibration_Start+0xc8>
    {
      if((HAL_GetTick() - tickstart) > ADC_CALIBRATION_TIMEOUT)
 800b5d0:	f7ff fb6e 	bl	800acb0 <HAL_GetTick>
 800b5d4:	4602      	mov	r2, r0
 800b5d6:	693b      	ldr	r3, [r7, #16]
 800b5d8:	1ad3      	subs	r3, r2, r3
 800b5da:	2b0a      	cmp	r3, #10
 800b5dc:	d914      	bls.n	800b608 <HAL_ADCEx_Calibration_Start+0xc8>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_RSTCAL))
 800b5de:	687b      	ldr	r3, [r7, #4]
 800b5e0:	681b      	ldr	r3, [r3, #0]
 800b5e2:	689b      	ldr	r3, [r3, #8]
 800b5e4:	f003 0308 	and.w	r3, r3, #8
 800b5e8:	2b00      	cmp	r3, #0
 800b5ea:	d00d      	beq.n	800b608 <HAL_ADCEx_Calibration_Start+0xc8>
        {
          /* Update ADC state machine to error */
          ADC_STATE_CLR_SET(hadc->State,
 800b5ec:	687b      	ldr	r3, [r7, #4]
 800b5ee:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b5f0:	f023 0312 	bic.w	r3, r3, #18
 800b5f4:	f043 0210 	orr.w	r2, r3, #16
 800b5f8:	687b      	ldr	r3, [r7, #4]
 800b5fa:	629a      	str	r2, [r3, #40]	@ 0x28
                            HAL_ADC_STATE_BUSY_INTERNAL,
                            HAL_ADC_STATE_ERROR_INTERNAL);

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 800b5fc:	687b      	ldr	r3, [r7, #4]
 800b5fe:	2200      	movs	r2, #0
 800b600:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

          return HAL_ERROR;
 800b604:	2301      	movs	r3, #1
 800b606:	e042      	b.n	800b68e <HAL_ADCEx_Calibration_Start+0x14e>
    while(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_RSTCAL))
 800b608:	687b      	ldr	r3, [r7, #4]
 800b60a:	681b      	ldr	r3, [r3, #0]
 800b60c:	689b      	ldr	r3, [r3, #8]
 800b60e:	f003 0308 	and.w	r3, r3, #8
 800b612:	2b00      	cmp	r3, #0
 800b614:	d1dc      	bne.n	800b5d0 <HAL_ADCEx_Calibration_Start+0x90>
        }
      }
    }
    
    /* 4. Start ADC calibration */
    SET_BIT(hadc->Instance->CR2, ADC_CR2_CAL);
 800b616:	687b      	ldr	r3, [r7, #4]
 800b618:	681b      	ldr	r3, [r3, #0]
 800b61a:	689a      	ldr	r2, [r3, #8]
 800b61c:	687b      	ldr	r3, [r7, #4]
 800b61e:	681b      	ldr	r3, [r3, #0]
 800b620:	f042 0204 	orr.w	r2, r2, #4
 800b624:	609a      	str	r2, [r3, #8]
    
    tickstart = HAL_GetTick();  
 800b626:	f7ff fb43 	bl	800acb0 <HAL_GetTick>
 800b62a:	6138      	str	r0, [r7, #16]

    /* Wait for calibration completion */
    while(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_CAL))
 800b62c:	e01b      	b.n	800b666 <HAL_ADCEx_Calibration_Start+0x126>
    {
      if((HAL_GetTick() - tickstart) > ADC_CALIBRATION_TIMEOUT)
 800b62e:	f7ff fb3f 	bl	800acb0 <HAL_GetTick>
 800b632:	4602      	mov	r2, r0
 800b634:	693b      	ldr	r3, [r7, #16]
 800b636:	1ad3      	subs	r3, r2, r3
 800b638:	2b0a      	cmp	r3, #10
 800b63a:	d914      	bls.n	800b666 <HAL_ADCEx_Calibration_Start+0x126>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_CAL))
 800b63c:	687b      	ldr	r3, [r7, #4]
 800b63e:	681b      	ldr	r3, [r3, #0]
 800b640:	689b      	ldr	r3, [r3, #8]
 800b642:	f003 0304 	and.w	r3, r3, #4
 800b646:	2b00      	cmp	r3, #0
 800b648:	d00d      	beq.n	800b666 <HAL_ADCEx_Calibration_Start+0x126>
        {
          /* Update ADC state machine to error */
          ADC_STATE_CLR_SET(hadc->State,
 800b64a:	687b      	ldr	r3, [r7, #4]
 800b64c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b64e:	f023 0312 	bic.w	r3, r3, #18
 800b652:	f043 0210 	orr.w	r2, r3, #16
 800b656:	687b      	ldr	r3, [r7, #4]
 800b658:	629a      	str	r2, [r3, #40]	@ 0x28
                            HAL_ADC_STATE_BUSY_INTERNAL,
                            HAL_ADC_STATE_ERROR_INTERNAL);

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 800b65a:	687b      	ldr	r3, [r7, #4]
 800b65c:	2200      	movs	r2, #0
 800b65e:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

          return HAL_ERROR;
 800b662:	2301      	movs	r3, #1
 800b664:	e013      	b.n	800b68e <HAL_ADCEx_Calibration_Start+0x14e>
    while(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_CAL))
 800b666:	687b      	ldr	r3, [r7, #4]
 800b668:	681b      	ldr	r3, [r3, #0]
 800b66a:	689b      	ldr	r3, [r3, #8]
 800b66c:	f003 0304 	and.w	r3, r3, #4
 800b670:	2b00      	cmp	r3, #0
 800b672:	d1dc      	bne.n	800b62e <HAL_ADCEx_Calibration_Start+0xee>
        }
      }
    }
    
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800b674:	687b      	ldr	r3, [r7, #4]
 800b676:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b678:	f023 0303 	bic.w	r3, r3, #3
 800b67c:	f043 0201 	orr.w	r2, r3, #1
 800b680:	687b      	ldr	r3, [r7, #4]
 800b682:	629a      	str	r2, [r3, #40]	@ 0x28
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800b684:	687b      	ldr	r3, [r7, #4]
 800b686:	2200      	movs	r2, #0
 800b688:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  
  /* Return function status */
  return tmp_hal_status;
 800b68c:	7dfb      	ldrb	r3, [r7, #23]
}
 800b68e:	4618      	mov	r0, r3
 800b690:	371c      	adds	r7, #28
 800b692:	46bd      	mov	sp, r7
 800b694:	bd90      	pop	{r4, r7, pc}
 800b696:	bf00      	nop
 800b698:	20000018 	.word	0x20000018

0800b69c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800b69c:	b480      	push	{r7}
 800b69e:	b085      	sub	sp, #20
 800b6a0:	af00      	add	r7, sp, #0
 800b6a2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800b6a4:	687b      	ldr	r3, [r7, #4]
 800b6a6:	f003 0307 	and.w	r3, r3, #7
 800b6aa:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800b6ac:	4b0c      	ldr	r3, [pc, #48]	@ (800b6e0 <__NVIC_SetPriorityGrouping+0x44>)
 800b6ae:	68db      	ldr	r3, [r3, #12]
 800b6b0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800b6b2:	68ba      	ldr	r2, [r7, #8]
 800b6b4:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 800b6b8:	4013      	ands	r3, r2
 800b6ba:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 800b6bc:	68fb      	ldr	r3, [r7, #12]
 800b6be:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800b6c0:	68bb      	ldr	r3, [r7, #8]
 800b6c2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800b6c4:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 800b6c8:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800b6cc:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800b6ce:	4a04      	ldr	r2, [pc, #16]	@ (800b6e0 <__NVIC_SetPriorityGrouping+0x44>)
 800b6d0:	68bb      	ldr	r3, [r7, #8]
 800b6d2:	60d3      	str	r3, [r2, #12]
}
 800b6d4:	bf00      	nop
 800b6d6:	3714      	adds	r7, #20
 800b6d8:	46bd      	mov	sp, r7
 800b6da:	bc80      	pop	{r7}
 800b6dc:	4770      	bx	lr
 800b6de:	bf00      	nop
 800b6e0:	e000ed00 	.word	0xe000ed00

0800b6e4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800b6e4:	b480      	push	{r7}
 800b6e6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800b6e8:	4b04      	ldr	r3, [pc, #16]	@ (800b6fc <__NVIC_GetPriorityGrouping+0x18>)
 800b6ea:	68db      	ldr	r3, [r3, #12]
 800b6ec:	0a1b      	lsrs	r3, r3, #8
 800b6ee:	f003 0307 	and.w	r3, r3, #7
}
 800b6f2:	4618      	mov	r0, r3
 800b6f4:	46bd      	mov	sp, r7
 800b6f6:	bc80      	pop	{r7}
 800b6f8:	4770      	bx	lr
 800b6fa:	bf00      	nop
 800b6fc:	e000ed00 	.word	0xe000ed00

0800b700 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800b700:	b480      	push	{r7}
 800b702:	b083      	sub	sp, #12
 800b704:	af00      	add	r7, sp, #0
 800b706:	4603      	mov	r3, r0
 800b708:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800b70a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800b70e:	2b00      	cmp	r3, #0
 800b710:	db0b      	blt.n	800b72a <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800b712:	79fb      	ldrb	r3, [r7, #7]
 800b714:	f003 021f 	and.w	r2, r3, #31
 800b718:	4906      	ldr	r1, [pc, #24]	@ (800b734 <__NVIC_EnableIRQ+0x34>)
 800b71a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800b71e:	095b      	lsrs	r3, r3, #5
 800b720:	2001      	movs	r0, #1
 800b722:	fa00 f202 	lsl.w	r2, r0, r2
 800b726:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800b72a:	bf00      	nop
 800b72c:	370c      	adds	r7, #12
 800b72e:	46bd      	mov	sp, r7
 800b730:	bc80      	pop	{r7}
 800b732:	4770      	bx	lr
 800b734:	e000e100 	.word	0xe000e100

0800b738 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800b738:	b480      	push	{r7}
 800b73a:	b083      	sub	sp, #12
 800b73c:	af00      	add	r7, sp, #0
 800b73e:	4603      	mov	r3, r0
 800b740:	6039      	str	r1, [r7, #0]
 800b742:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800b744:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800b748:	2b00      	cmp	r3, #0
 800b74a:	db0a      	blt.n	800b762 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800b74c:	683b      	ldr	r3, [r7, #0]
 800b74e:	b2da      	uxtb	r2, r3
 800b750:	490c      	ldr	r1, [pc, #48]	@ (800b784 <__NVIC_SetPriority+0x4c>)
 800b752:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800b756:	0112      	lsls	r2, r2, #4
 800b758:	b2d2      	uxtb	r2, r2
 800b75a:	440b      	add	r3, r1
 800b75c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800b760:	e00a      	b.n	800b778 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800b762:	683b      	ldr	r3, [r7, #0]
 800b764:	b2da      	uxtb	r2, r3
 800b766:	4908      	ldr	r1, [pc, #32]	@ (800b788 <__NVIC_SetPriority+0x50>)
 800b768:	79fb      	ldrb	r3, [r7, #7]
 800b76a:	f003 030f 	and.w	r3, r3, #15
 800b76e:	3b04      	subs	r3, #4
 800b770:	0112      	lsls	r2, r2, #4
 800b772:	b2d2      	uxtb	r2, r2
 800b774:	440b      	add	r3, r1
 800b776:	761a      	strb	r2, [r3, #24]
}
 800b778:	bf00      	nop
 800b77a:	370c      	adds	r7, #12
 800b77c:	46bd      	mov	sp, r7
 800b77e:	bc80      	pop	{r7}
 800b780:	4770      	bx	lr
 800b782:	bf00      	nop
 800b784:	e000e100 	.word	0xe000e100
 800b788:	e000ed00 	.word	0xe000ed00

0800b78c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800b78c:	b480      	push	{r7}
 800b78e:	b089      	sub	sp, #36	@ 0x24
 800b790:	af00      	add	r7, sp, #0
 800b792:	60f8      	str	r0, [r7, #12]
 800b794:	60b9      	str	r1, [r7, #8]
 800b796:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800b798:	68fb      	ldr	r3, [r7, #12]
 800b79a:	f003 0307 	and.w	r3, r3, #7
 800b79e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800b7a0:	69fb      	ldr	r3, [r7, #28]
 800b7a2:	f1c3 0307 	rsb	r3, r3, #7
 800b7a6:	2b04      	cmp	r3, #4
 800b7a8:	bf28      	it	cs
 800b7aa:	2304      	movcs	r3, #4
 800b7ac:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800b7ae:	69fb      	ldr	r3, [r7, #28]
 800b7b0:	3304      	adds	r3, #4
 800b7b2:	2b06      	cmp	r3, #6
 800b7b4:	d902      	bls.n	800b7bc <NVIC_EncodePriority+0x30>
 800b7b6:	69fb      	ldr	r3, [r7, #28]
 800b7b8:	3b03      	subs	r3, #3
 800b7ba:	e000      	b.n	800b7be <NVIC_EncodePriority+0x32>
 800b7bc:	2300      	movs	r3, #0
 800b7be:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800b7c0:	f04f 32ff 	mov.w	r2, #4294967295
 800b7c4:	69bb      	ldr	r3, [r7, #24]
 800b7c6:	fa02 f303 	lsl.w	r3, r2, r3
 800b7ca:	43da      	mvns	r2, r3
 800b7cc:	68bb      	ldr	r3, [r7, #8]
 800b7ce:	401a      	ands	r2, r3
 800b7d0:	697b      	ldr	r3, [r7, #20]
 800b7d2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800b7d4:	f04f 31ff 	mov.w	r1, #4294967295
 800b7d8:	697b      	ldr	r3, [r7, #20]
 800b7da:	fa01 f303 	lsl.w	r3, r1, r3
 800b7de:	43d9      	mvns	r1, r3
 800b7e0:	687b      	ldr	r3, [r7, #4]
 800b7e2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800b7e4:	4313      	orrs	r3, r2
         );
}
 800b7e6:	4618      	mov	r0, r3
 800b7e8:	3724      	adds	r7, #36	@ 0x24
 800b7ea:	46bd      	mov	sp, r7
 800b7ec:	bc80      	pop	{r7}
 800b7ee:	4770      	bx	lr

0800b7f0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800b7f0:	b580      	push	{r7, lr}
 800b7f2:	b082      	sub	sp, #8
 800b7f4:	af00      	add	r7, sp, #0
 800b7f6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800b7f8:	687b      	ldr	r3, [r7, #4]
 800b7fa:	3b01      	subs	r3, #1
 800b7fc:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800b800:	d301      	bcc.n	800b806 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800b802:	2301      	movs	r3, #1
 800b804:	e00f      	b.n	800b826 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800b806:	4a0a      	ldr	r2, [pc, #40]	@ (800b830 <SysTick_Config+0x40>)
 800b808:	687b      	ldr	r3, [r7, #4]
 800b80a:	3b01      	subs	r3, #1
 800b80c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800b80e:	210f      	movs	r1, #15
 800b810:	f04f 30ff 	mov.w	r0, #4294967295
 800b814:	f7ff ff90 	bl	800b738 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800b818:	4b05      	ldr	r3, [pc, #20]	@ (800b830 <SysTick_Config+0x40>)
 800b81a:	2200      	movs	r2, #0
 800b81c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800b81e:	4b04      	ldr	r3, [pc, #16]	@ (800b830 <SysTick_Config+0x40>)
 800b820:	2207      	movs	r2, #7
 800b822:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800b824:	2300      	movs	r3, #0
}
 800b826:	4618      	mov	r0, r3
 800b828:	3708      	adds	r7, #8
 800b82a:	46bd      	mov	sp, r7
 800b82c:	bd80      	pop	{r7, pc}
 800b82e:	bf00      	nop
 800b830:	e000e010 	.word	0xe000e010

0800b834 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800b834:	b580      	push	{r7, lr}
 800b836:	b082      	sub	sp, #8
 800b838:	af00      	add	r7, sp, #0
 800b83a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800b83c:	6878      	ldr	r0, [r7, #4]
 800b83e:	f7ff ff2d 	bl	800b69c <__NVIC_SetPriorityGrouping>
}
 800b842:	bf00      	nop
 800b844:	3708      	adds	r7, #8
 800b846:	46bd      	mov	sp, r7
 800b848:	bd80      	pop	{r7, pc}

0800b84a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800b84a:	b580      	push	{r7, lr}
 800b84c:	b086      	sub	sp, #24
 800b84e:	af00      	add	r7, sp, #0
 800b850:	4603      	mov	r3, r0
 800b852:	60b9      	str	r1, [r7, #8]
 800b854:	607a      	str	r2, [r7, #4]
 800b856:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 800b858:	2300      	movs	r3, #0
 800b85a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 800b85c:	f7ff ff42 	bl	800b6e4 <__NVIC_GetPriorityGrouping>
 800b860:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800b862:	687a      	ldr	r2, [r7, #4]
 800b864:	68b9      	ldr	r1, [r7, #8]
 800b866:	6978      	ldr	r0, [r7, #20]
 800b868:	f7ff ff90 	bl	800b78c <NVIC_EncodePriority>
 800b86c:	4602      	mov	r2, r0
 800b86e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800b872:	4611      	mov	r1, r2
 800b874:	4618      	mov	r0, r3
 800b876:	f7ff ff5f 	bl	800b738 <__NVIC_SetPriority>
}
 800b87a:	bf00      	nop
 800b87c:	3718      	adds	r7, #24
 800b87e:	46bd      	mov	sp, r7
 800b880:	bd80      	pop	{r7, pc}

0800b882 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800b882:	b580      	push	{r7, lr}
 800b884:	b082      	sub	sp, #8
 800b886:	af00      	add	r7, sp, #0
 800b888:	4603      	mov	r3, r0
 800b88a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800b88c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800b890:	4618      	mov	r0, r3
 800b892:	f7ff ff35 	bl	800b700 <__NVIC_EnableIRQ>
}
 800b896:	bf00      	nop
 800b898:	3708      	adds	r7, #8
 800b89a:	46bd      	mov	sp, r7
 800b89c:	bd80      	pop	{r7, pc}

0800b89e <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800b89e:	b580      	push	{r7, lr}
 800b8a0:	b082      	sub	sp, #8
 800b8a2:	af00      	add	r7, sp, #0
 800b8a4:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800b8a6:	6878      	ldr	r0, [r7, #4]
 800b8a8:	f7ff ffa2 	bl	800b7f0 <SysTick_Config>
 800b8ac:	4603      	mov	r3, r0
}
 800b8ae:	4618      	mov	r0, r3
 800b8b0:	3708      	adds	r7, #8
 800b8b2:	46bd      	mov	sp, r7
 800b8b4:	bd80      	pop	{r7, pc}

0800b8b6 <HAL_DMA_Abort>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 800b8b6:	b480      	push	{r7}
 800b8b8:	b085      	sub	sp, #20
 800b8ba:	af00      	add	r7, sp, #0
 800b8bc:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800b8be:	2300      	movs	r3, #0
 800b8c0:	73fb      	strb	r3, [r7, #15]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 800b8c2:	687b      	ldr	r3, [r7, #4]
 800b8c4:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 800b8c8:	b2db      	uxtb	r3, r3
 800b8ca:	2b02      	cmp	r3, #2
 800b8cc:	d008      	beq.n	800b8e0 <HAL_DMA_Abort+0x2a>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800b8ce:	687b      	ldr	r3, [r7, #4]
 800b8d0:	2204      	movs	r2, #4
 800b8d2:	639a      	str	r2, [r3, #56]	@ 0x38
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800b8d4:	687b      	ldr	r3, [r7, #4]
 800b8d6:	2200      	movs	r2, #0
 800b8d8:	f883 2020 	strb.w	r2, [r3, #32]
    
    return HAL_ERROR;
 800b8dc:	2301      	movs	r3, #1
 800b8de:	e020      	b.n	800b922 <HAL_DMA_Abort+0x6c>
  }
  else

  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800b8e0:	687b      	ldr	r3, [r7, #4]
 800b8e2:	681b      	ldr	r3, [r3, #0]
 800b8e4:	681a      	ldr	r2, [r3, #0]
 800b8e6:	687b      	ldr	r3, [r7, #4]
 800b8e8:	681b      	ldr	r3, [r3, #0]
 800b8ea:	f022 020e 	bic.w	r2, r2, #14
 800b8ee:	601a      	str	r2, [r3, #0]
      
    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 800b8f0:	687b      	ldr	r3, [r7, #4]
 800b8f2:	681b      	ldr	r3, [r3, #0]
 800b8f4:	681a      	ldr	r2, [r3, #0]
 800b8f6:	687b      	ldr	r3, [r7, #4]
 800b8f8:	681b      	ldr	r3, [r3, #0]
 800b8fa:	f022 0201 	bic.w	r2, r2, #1
 800b8fe:	601a      	str	r2, [r3, #0]
      
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 800b900:	687b      	ldr	r3, [r7, #4]
 800b902:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800b904:	687b      	ldr	r3, [r7, #4]
 800b906:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800b908:	2101      	movs	r1, #1
 800b90a:	fa01 f202 	lsl.w	r2, r1, r2
 800b90e:	605a      	str	r2, [r3, #4]
  }
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 800b910:	687b      	ldr	r3, [r7, #4]
 800b912:	2201      	movs	r2, #1
 800b914:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);      
 800b918:	687b      	ldr	r3, [r7, #4]
 800b91a:	2200      	movs	r2, #0
 800b91c:	f883 2020 	strb.w	r2, [r3, #32]
  
  return status; 
 800b920:	7bfb      	ldrb	r3, [r7, #15]
}
 800b922:	4618      	mov	r0, r3
 800b924:	3714      	adds	r7, #20
 800b926:	46bd      	mov	sp, r7
 800b928:	bc80      	pop	{r7}
 800b92a:	4770      	bx	lr

0800b92c <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 800b92c:	b580      	push	{r7, lr}
 800b92e:	b084      	sub	sp, #16
 800b930:	af00      	add	r7, sp, #0
 800b932:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800b934:	2300      	movs	r3, #0
 800b936:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 800b938:	687b      	ldr	r3, [r7, #4]
 800b93a:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 800b93e:	b2db      	uxtb	r3, r3
 800b940:	2b02      	cmp	r3, #2
 800b942:	d005      	beq.n	800b950 <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800b944:	687b      	ldr	r3, [r7, #4]
 800b946:	2204      	movs	r2, #4
 800b948:	639a      	str	r2, [r3, #56]	@ 0x38
        
    status = HAL_ERROR;
 800b94a:	2301      	movs	r3, #1
 800b94c:	73fb      	strb	r3, [r7, #15]
 800b94e:	e0d6      	b.n	800bafe <HAL_DMA_Abort_IT+0x1d2>
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800b950:	687b      	ldr	r3, [r7, #4]
 800b952:	681b      	ldr	r3, [r3, #0]
 800b954:	681a      	ldr	r2, [r3, #0]
 800b956:	687b      	ldr	r3, [r7, #4]
 800b958:	681b      	ldr	r3, [r3, #0]
 800b95a:	f022 020e 	bic.w	r2, r2, #14
 800b95e:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 800b960:	687b      	ldr	r3, [r7, #4]
 800b962:	681b      	ldr	r3, [r3, #0]
 800b964:	681a      	ldr	r2, [r3, #0]
 800b966:	687b      	ldr	r3, [r7, #4]
 800b968:	681b      	ldr	r3, [r3, #0]
 800b96a:	f022 0201 	bic.w	r2, r2, #1
 800b96e:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 800b970:	687b      	ldr	r3, [r7, #4]
 800b972:	681b      	ldr	r3, [r3, #0]
 800b974:	461a      	mov	r2, r3
 800b976:	4b64      	ldr	r3, [pc, #400]	@ (800bb08 <HAL_DMA_Abort_IT+0x1dc>)
 800b978:	429a      	cmp	r2, r3
 800b97a:	d958      	bls.n	800ba2e <HAL_DMA_Abort_IT+0x102>
 800b97c:	687b      	ldr	r3, [r7, #4]
 800b97e:	681b      	ldr	r3, [r3, #0]
 800b980:	4a62      	ldr	r2, [pc, #392]	@ (800bb0c <HAL_DMA_Abort_IT+0x1e0>)
 800b982:	4293      	cmp	r3, r2
 800b984:	d04f      	beq.n	800ba26 <HAL_DMA_Abort_IT+0xfa>
 800b986:	687b      	ldr	r3, [r7, #4]
 800b988:	681b      	ldr	r3, [r3, #0]
 800b98a:	4a61      	ldr	r2, [pc, #388]	@ (800bb10 <HAL_DMA_Abort_IT+0x1e4>)
 800b98c:	4293      	cmp	r3, r2
 800b98e:	d048      	beq.n	800ba22 <HAL_DMA_Abort_IT+0xf6>
 800b990:	687b      	ldr	r3, [r7, #4]
 800b992:	681b      	ldr	r3, [r3, #0]
 800b994:	4a5f      	ldr	r2, [pc, #380]	@ (800bb14 <HAL_DMA_Abort_IT+0x1e8>)
 800b996:	4293      	cmp	r3, r2
 800b998:	d040      	beq.n	800ba1c <HAL_DMA_Abort_IT+0xf0>
 800b99a:	687b      	ldr	r3, [r7, #4]
 800b99c:	681b      	ldr	r3, [r3, #0]
 800b99e:	4a5e      	ldr	r2, [pc, #376]	@ (800bb18 <HAL_DMA_Abort_IT+0x1ec>)
 800b9a0:	4293      	cmp	r3, r2
 800b9a2:	d038      	beq.n	800ba16 <HAL_DMA_Abort_IT+0xea>
 800b9a4:	687b      	ldr	r3, [r7, #4]
 800b9a6:	681b      	ldr	r3, [r3, #0]
 800b9a8:	4a5c      	ldr	r2, [pc, #368]	@ (800bb1c <HAL_DMA_Abort_IT+0x1f0>)
 800b9aa:	4293      	cmp	r3, r2
 800b9ac:	d030      	beq.n	800ba10 <HAL_DMA_Abort_IT+0xe4>
 800b9ae:	687b      	ldr	r3, [r7, #4]
 800b9b0:	681b      	ldr	r3, [r3, #0]
 800b9b2:	4a5b      	ldr	r2, [pc, #364]	@ (800bb20 <HAL_DMA_Abort_IT+0x1f4>)
 800b9b4:	4293      	cmp	r3, r2
 800b9b6:	d028      	beq.n	800ba0a <HAL_DMA_Abort_IT+0xde>
 800b9b8:	687b      	ldr	r3, [r7, #4]
 800b9ba:	681b      	ldr	r3, [r3, #0]
 800b9bc:	4a52      	ldr	r2, [pc, #328]	@ (800bb08 <HAL_DMA_Abort_IT+0x1dc>)
 800b9be:	4293      	cmp	r3, r2
 800b9c0:	d020      	beq.n	800ba04 <HAL_DMA_Abort_IT+0xd8>
 800b9c2:	687b      	ldr	r3, [r7, #4]
 800b9c4:	681b      	ldr	r3, [r3, #0]
 800b9c6:	4a57      	ldr	r2, [pc, #348]	@ (800bb24 <HAL_DMA_Abort_IT+0x1f8>)
 800b9c8:	4293      	cmp	r3, r2
 800b9ca:	d019      	beq.n	800ba00 <HAL_DMA_Abort_IT+0xd4>
 800b9cc:	687b      	ldr	r3, [r7, #4]
 800b9ce:	681b      	ldr	r3, [r3, #0]
 800b9d0:	4a55      	ldr	r2, [pc, #340]	@ (800bb28 <HAL_DMA_Abort_IT+0x1fc>)
 800b9d2:	4293      	cmp	r3, r2
 800b9d4:	d012      	beq.n	800b9fc <HAL_DMA_Abort_IT+0xd0>
 800b9d6:	687b      	ldr	r3, [r7, #4]
 800b9d8:	681b      	ldr	r3, [r3, #0]
 800b9da:	4a54      	ldr	r2, [pc, #336]	@ (800bb2c <HAL_DMA_Abort_IT+0x200>)
 800b9dc:	4293      	cmp	r3, r2
 800b9de:	d00a      	beq.n	800b9f6 <HAL_DMA_Abort_IT+0xca>
 800b9e0:	687b      	ldr	r3, [r7, #4]
 800b9e2:	681b      	ldr	r3, [r3, #0]
 800b9e4:	4a52      	ldr	r2, [pc, #328]	@ (800bb30 <HAL_DMA_Abort_IT+0x204>)
 800b9e6:	4293      	cmp	r3, r2
 800b9e8:	d102      	bne.n	800b9f0 <HAL_DMA_Abort_IT+0xc4>
 800b9ea:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800b9ee:	e01b      	b.n	800ba28 <HAL_DMA_Abort_IT+0xfc>
 800b9f0:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 800b9f4:	e018      	b.n	800ba28 <HAL_DMA_Abort_IT+0xfc>
 800b9f6:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800b9fa:	e015      	b.n	800ba28 <HAL_DMA_Abort_IT+0xfc>
 800b9fc:	2310      	movs	r3, #16
 800b9fe:	e013      	b.n	800ba28 <HAL_DMA_Abort_IT+0xfc>
 800ba00:	2301      	movs	r3, #1
 800ba02:	e011      	b.n	800ba28 <HAL_DMA_Abort_IT+0xfc>
 800ba04:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800ba08:	e00e      	b.n	800ba28 <HAL_DMA_Abort_IT+0xfc>
 800ba0a:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 800ba0e:	e00b      	b.n	800ba28 <HAL_DMA_Abort_IT+0xfc>
 800ba10:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 800ba14:	e008      	b.n	800ba28 <HAL_DMA_Abort_IT+0xfc>
 800ba16:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800ba1a:	e005      	b.n	800ba28 <HAL_DMA_Abort_IT+0xfc>
 800ba1c:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800ba20:	e002      	b.n	800ba28 <HAL_DMA_Abort_IT+0xfc>
 800ba22:	2310      	movs	r3, #16
 800ba24:	e000      	b.n	800ba28 <HAL_DMA_Abort_IT+0xfc>
 800ba26:	2301      	movs	r3, #1
 800ba28:	4a42      	ldr	r2, [pc, #264]	@ (800bb34 <HAL_DMA_Abort_IT+0x208>)
 800ba2a:	6053      	str	r3, [r2, #4]
 800ba2c:	e057      	b.n	800bade <HAL_DMA_Abort_IT+0x1b2>
 800ba2e:	687b      	ldr	r3, [r7, #4]
 800ba30:	681b      	ldr	r3, [r3, #0]
 800ba32:	4a36      	ldr	r2, [pc, #216]	@ (800bb0c <HAL_DMA_Abort_IT+0x1e0>)
 800ba34:	4293      	cmp	r3, r2
 800ba36:	d04f      	beq.n	800bad8 <HAL_DMA_Abort_IT+0x1ac>
 800ba38:	687b      	ldr	r3, [r7, #4]
 800ba3a:	681b      	ldr	r3, [r3, #0]
 800ba3c:	4a34      	ldr	r2, [pc, #208]	@ (800bb10 <HAL_DMA_Abort_IT+0x1e4>)
 800ba3e:	4293      	cmp	r3, r2
 800ba40:	d048      	beq.n	800bad4 <HAL_DMA_Abort_IT+0x1a8>
 800ba42:	687b      	ldr	r3, [r7, #4]
 800ba44:	681b      	ldr	r3, [r3, #0]
 800ba46:	4a33      	ldr	r2, [pc, #204]	@ (800bb14 <HAL_DMA_Abort_IT+0x1e8>)
 800ba48:	4293      	cmp	r3, r2
 800ba4a:	d040      	beq.n	800bace <HAL_DMA_Abort_IT+0x1a2>
 800ba4c:	687b      	ldr	r3, [r7, #4]
 800ba4e:	681b      	ldr	r3, [r3, #0]
 800ba50:	4a31      	ldr	r2, [pc, #196]	@ (800bb18 <HAL_DMA_Abort_IT+0x1ec>)
 800ba52:	4293      	cmp	r3, r2
 800ba54:	d038      	beq.n	800bac8 <HAL_DMA_Abort_IT+0x19c>
 800ba56:	687b      	ldr	r3, [r7, #4]
 800ba58:	681b      	ldr	r3, [r3, #0]
 800ba5a:	4a30      	ldr	r2, [pc, #192]	@ (800bb1c <HAL_DMA_Abort_IT+0x1f0>)
 800ba5c:	4293      	cmp	r3, r2
 800ba5e:	d030      	beq.n	800bac2 <HAL_DMA_Abort_IT+0x196>
 800ba60:	687b      	ldr	r3, [r7, #4]
 800ba62:	681b      	ldr	r3, [r3, #0]
 800ba64:	4a2e      	ldr	r2, [pc, #184]	@ (800bb20 <HAL_DMA_Abort_IT+0x1f4>)
 800ba66:	4293      	cmp	r3, r2
 800ba68:	d028      	beq.n	800babc <HAL_DMA_Abort_IT+0x190>
 800ba6a:	687b      	ldr	r3, [r7, #4]
 800ba6c:	681b      	ldr	r3, [r3, #0]
 800ba6e:	4a26      	ldr	r2, [pc, #152]	@ (800bb08 <HAL_DMA_Abort_IT+0x1dc>)
 800ba70:	4293      	cmp	r3, r2
 800ba72:	d020      	beq.n	800bab6 <HAL_DMA_Abort_IT+0x18a>
 800ba74:	687b      	ldr	r3, [r7, #4]
 800ba76:	681b      	ldr	r3, [r3, #0]
 800ba78:	4a2a      	ldr	r2, [pc, #168]	@ (800bb24 <HAL_DMA_Abort_IT+0x1f8>)
 800ba7a:	4293      	cmp	r3, r2
 800ba7c:	d019      	beq.n	800bab2 <HAL_DMA_Abort_IT+0x186>
 800ba7e:	687b      	ldr	r3, [r7, #4]
 800ba80:	681b      	ldr	r3, [r3, #0]
 800ba82:	4a29      	ldr	r2, [pc, #164]	@ (800bb28 <HAL_DMA_Abort_IT+0x1fc>)
 800ba84:	4293      	cmp	r3, r2
 800ba86:	d012      	beq.n	800baae <HAL_DMA_Abort_IT+0x182>
 800ba88:	687b      	ldr	r3, [r7, #4]
 800ba8a:	681b      	ldr	r3, [r3, #0]
 800ba8c:	4a27      	ldr	r2, [pc, #156]	@ (800bb2c <HAL_DMA_Abort_IT+0x200>)
 800ba8e:	4293      	cmp	r3, r2
 800ba90:	d00a      	beq.n	800baa8 <HAL_DMA_Abort_IT+0x17c>
 800ba92:	687b      	ldr	r3, [r7, #4]
 800ba94:	681b      	ldr	r3, [r3, #0]
 800ba96:	4a26      	ldr	r2, [pc, #152]	@ (800bb30 <HAL_DMA_Abort_IT+0x204>)
 800ba98:	4293      	cmp	r3, r2
 800ba9a:	d102      	bne.n	800baa2 <HAL_DMA_Abort_IT+0x176>
 800ba9c:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800baa0:	e01b      	b.n	800bada <HAL_DMA_Abort_IT+0x1ae>
 800baa2:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 800baa6:	e018      	b.n	800bada <HAL_DMA_Abort_IT+0x1ae>
 800baa8:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800baac:	e015      	b.n	800bada <HAL_DMA_Abort_IT+0x1ae>
 800baae:	2310      	movs	r3, #16
 800bab0:	e013      	b.n	800bada <HAL_DMA_Abort_IT+0x1ae>
 800bab2:	2301      	movs	r3, #1
 800bab4:	e011      	b.n	800bada <HAL_DMA_Abort_IT+0x1ae>
 800bab6:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800baba:	e00e      	b.n	800bada <HAL_DMA_Abort_IT+0x1ae>
 800babc:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 800bac0:	e00b      	b.n	800bada <HAL_DMA_Abort_IT+0x1ae>
 800bac2:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 800bac6:	e008      	b.n	800bada <HAL_DMA_Abort_IT+0x1ae>
 800bac8:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800bacc:	e005      	b.n	800bada <HAL_DMA_Abort_IT+0x1ae>
 800bace:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800bad2:	e002      	b.n	800bada <HAL_DMA_Abort_IT+0x1ae>
 800bad4:	2310      	movs	r3, #16
 800bad6:	e000      	b.n	800bada <HAL_DMA_Abort_IT+0x1ae>
 800bad8:	2301      	movs	r3, #1
 800bada:	4a17      	ldr	r2, [pc, #92]	@ (800bb38 <HAL_DMA_Abort_IT+0x20c>)
 800badc:	6053      	str	r3, [r2, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800bade:	687b      	ldr	r3, [r7, #4]
 800bae0:	2201      	movs	r2, #1
 800bae2:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800bae6:	687b      	ldr	r3, [r7, #4]
 800bae8:	2200      	movs	r2, #0
 800baea:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 800baee:	687b      	ldr	r3, [r7, #4]
 800baf0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800baf2:	2b00      	cmp	r3, #0
 800baf4:	d003      	beq.n	800bafe <HAL_DMA_Abort_IT+0x1d2>
    {
      hdma->XferAbortCallback(hdma);
 800baf6:	687b      	ldr	r3, [r7, #4]
 800baf8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800bafa:	6878      	ldr	r0, [r7, #4]
 800bafc:	4798      	blx	r3
    } 
  }
  return status;
 800bafe:	7bfb      	ldrb	r3, [r7, #15]
}
 800bb00:	4618      	mov	r0, r3
 800bb02:	3710      	adds	r7, #16
 800bb04:	46bd      	mov	sp, r7
 800bb06:	bd80      	pop	{r7, pc}
 800bb08:	40020080 	.word	0x40020080
 800bb0c:	40020008 	.word	0x40020008
 800bb10:	4002001c 	.word	0x4002001c
 800bb14:	40020030 	.word	0x40020030
 800bb18:	40020044 	.word	0x40020044
 800bb1c:	40020058 	.word	0x40020058
 800bb20:	4002006c 	.word	0x4002006c
 800bb24:	40020408 	.word	0x40020408
 800bb28:	4002041c 	.word	0x4002041c
 800bb2c:	40020430 	.word	0x40020430
 800bb30:	40020444 	.word	0x40020444
 800bb34:	40020400 	.word	0x40020400
 800bb38:	40020000 	.word	0x40020000

0800bb3c <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800bb3c:	b480      	push	{r7}
 800bb3e:	b08b      	sub	sp, #44	@ 0x2c
 800bb40:	af00      	add	r7, sp, #0
 800bb42:	6078      	str	r0, [r7, #4]
 800bb44:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800bb46:	2300      	movs	r3, #0
 800bb48:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 800bb4a:	2300      	movs	r3, #0
 800bb4c:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800bb4e:	e179      	b.n	800be44 <HAL_GPIO_Init+0x308>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 800bb50:	2201      	movs	r2, #1
 800bb52:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bb54:	fa02 f303 	lsl.w	r3, r2, r3
 800bb58:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800bb5a:	683b      	ldr	r3, [r7, #0]
 800bb5c:	681b      	ldr	r3, [r3, #0]
 800bb5e:	69fa      	ldr	r2, [r7, #28]
 800bb60:	4013      	ands	r3, r2
 800bb62:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 800bb64:	69ba      	ldr	r2, [r7, #24]
 800bb66:	69fb      	ldr	r3, [r7, #28]
 800bb68:	429a      	cmp	r2, r3
 800bb6a:	f040 8168 	bne.w	800be3e <HAL_GPIO_Init+0x302>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 800bb6e:	683b      	ldr	r3, [r7, #0]
 800bb70:	685b      	ldr	r3, [r3, #4]
 800bb72:	4a96      	ldr	r2, [pc, #600]	@ (800bdcc <HAL_GPIO_Init+0x290>)
 800bb74:	4293      	cmp	r3, r2
 800bb76:	d05e      	beq.n	800bc36 <HAL_GPIO_Init+0xfa>
 800bb78:	4a94      	ldr	r2, [pc, #592]	@ (800bdcc <HAL_GPIO_Init+0x290>)
 800bb7a:	4293      	cmp	r3, r2
 800bb7c:	d875      	bhi.n	800bc6a <HAL_GPIO_Init+0x12e>
 800bb7e:	4a94      	ldr	r2, [pc, #592]	@ (800bdd0 <HAL_GPIO_Init+0x294>)
 800bb80:	4293      	cmp	r3, r2
 800bb82:	d058      	beq.n	800bc36 <HAL_GPIO_Init+0xfa>
 800bb84:	4a92      	ldr	r2, [pc, #584]	@ (800bdd0 <HAL_GPIO_Init+0x294>)
 800bb86:	4293      	cmp	r3, r2
 800bb88:	d86f      	bhi.n	800bc6a <HAL_GPIO_Init+0x12e>
 800bb8a:	4a92      	ldr	r2, [pc, #584]	@ (800bdd4 <HAL_GPIO_Init+0x298>)
 800bb8c:	4293      	cmp	r3, r2
 800bb8e:	d052      	beq.n	800bc36 <HAL_GPIO_Init+0xfa>
 800bb90:	4a90      	ldr	r2, [pc, #576]	@ (800bdd4 <HAL_GPIO_Init+0x298>)
 800bb92:	4293      	cmp	r3, r2
 800bb94:	d869      	bhi.n	800bc6a <HAL_GPIO_Init+0x12e>
 800bb96:	4a90      	ldr	r2, [pc, #576]	@ (800bdd8 <HAL_GPIO_Init+0x29c>)
 800bb98:	4293      	cmp	r3, r2
 800bb9a:	d04c      	beq.n	800bc36 <HAL_GPIO_Init+0xfa>
 800bb9c:	4a8e      	ldr	r2, [pc, #568]	@ (800bdd8 <HAL_GPIO_Init+0x29c>)
 800bb9e:	4293      	cmp	r3, r2
 800bba0:	d863      	bhi.n	800bc6a <HAL_GPIO_Init+0x12e>
 800bba2:	4a8e      	ldr	r2, [pc, #568]	@ (800bddc <HAL_GPIO_Init+0x2a0>)
 800bba4:	4293      	cmp	r3, r2
 800bba6:	d046      	beq.n	800bc36 <HAL_GPIO_Init+0xfa>
 800bba8:	4a8c      	ldr	r2, [pc, #560]	@ (800bddc <HAL_GPIO_Init+0x2a0>)
 800bbaa:	4293      	cmp	r3, r2
 800bbac:	d85d      	bhi.n	800bc6a <HAL_GPIO_Init+0x12e>
 800bbae:	2b12      	cmp	r3, #18
 800bbb0:	d82a      	bhi.n	800bc08 <HAL_GPIO_Init+0xcc>
 800bbb2:	2b12      	cmp	r3, #18
 800bbb4:	d859      	bhi.n	800bc6a <HAL_GPIO_Init+0x12e>
 800bbb6:	a201      	add	r2, pc, #4	@ (adr r2, 800bbbc <HAL_GPIO_Init+0x80>)
 800bbb8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800bbbc:	0800bc37 	.word	0x0800bc37
 800bbc0:	0800bc11 	.word	0x0800bc11
 800bbc4:	0800bc23 	.word	0x0800bc23
 800bbc8:	0800bc65 	.word	0x0800bc65
 800bbcc:	0800bc6b 	.word	0x0800bc6b
 800bbd0:	0800bc6b 	.word	0x0800bc6b
 800bbd4:	0800bc6b 	.word	0x0800bc6b
 800bbd8:	0800bc6b 	.word	0x0800bc6b
 800bbdc:	0800bc6b 	.word	0x0800bc6b
 800bbe0:	0800bc6b 	.word	0x0800bc6b
 800bbe4:	0800bc6b 	.word	0x0800bc6b
 800bbe8:	0800bc6b 	.word	0x0800bc6b
 800bbec:	0800bc6b 	.word	0x0800bc6b
 800bbf0:	0800bc6b 	.word	0x0800bc6b
 800bbf4:	0800bc6b 	.word	0x0800bc6b
 800bbf8:	0800bc6b 	.word	0x0800bc6b
 800bbfc:	0800bc6b 	.word	0x0800bc6b
 800bc00:	0800bc19 	.word	0x0800bc19
 800bc04:	0800bc2d 	.word	0x0800bc2d
 800bc08:	4a75      	ldr	r2, [pc, #468]	@ (800bde0 <HAL_GPIO_Init+0x2a4>)
 800bc0a:	4293      	cmp	r3, r2
 800bc0c:	d013      	beq.n	800bc36 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 800bc0e:	e02c      	b.n	800bc6a <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 800bc10:	683b      	ldr	r3, [r7, #0]
 800bc12:	68db      	ldr	r3, [r3, #12]
 800bc14:	623b      	str	r3, [r7, #32]
          break;
 800bc16:	e029      	b.n	800bc6c <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 800bc18:	683b      	ldr	r3, [r7, #0]
 800bc1a:	68db      	ldr	r3, [r3, #12]
 800bc1c:	3304      	adds	r3, #4
 800bc1e:	623b      	str	r3, [r7, #32]
          break;
 800bc20:	e024      	b.n	800bc6c <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 800bc22:	683b      	ldr	r3, [r7, #0]
 800bc24:	68db      	ldr	r3, [r3, #12]
 800bc26:	3308      	adds	r3, #8
 800bc28:	623b      	str	r3, [r7, #32]
          break;
 800bc2a:	e01f      	b.n	800bc6c <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 800bc2c:	683b      	ldr	r3, [r7, #0]
 800bc2e:	68db      	ldr	r3, [r3, #12]
 800bc30:	330c      	adds	r3, #12
 800bc32:	623b      	str	r3, [r7, #32]
          break;
 800bc34:	e01a      	b.n	800bc6c <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 800bc36:	683b      	ldr	r3, [r7, #0]
 800bc38:	689b      	ldr	r3, [r3, #8]
 800bc3a:	2b00      	cmp	r3, #0
 800bc3c:	d102      	bne.n	800bc44 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 800bc3e:	2304      	movs	r3, #4
 800bc40:	623b      	str	r3, [r7, #32]
          break;
 800bc42:	e013      	b.n	800bc6c <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 800bc44:	683b      	ldr	r3, [r7, #0]
 800bc46:	689b      	ldr	r3, [r3, #8]
 800bc48:	2b01      	cmp	r3, #1
 800bc4a:	d105      	bne.n	800bc58 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 800bc4c:	2308      	movs	r3, #8
 800bc4e:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 800bc50:	687b      	ldr	r3, [r7, #4]
 800bc52:	69fa      	ldr	r2, [r7, #28]
 800bc54:	611a      	str	r2, [r3, #16]
          break;
 800bc56:	e009      	b.n	800bc6c <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 800bc58:	2308      	movs	r3, #8
 800bc5a:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 800bc5c:	687b      	ldr	r3, [r7, #4]
 800bc5e:	69fa      	ldr	r2, [r7, #28]
 800bc60:	615a      	str	r2, [r3, #20]
          break;
 800bc62:	e003      	b.n	800bc6c <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 800bc64:	2300      	movs	r3, #0
 800bc66:	623b      	str	r3, [r7, #32]
          break;
 800bc68:	e000      	b.n	800bc6c <HAL_GPIO_Init+0x130>
          break;
 800bc6a:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 800bc6c:	69bb      	ldr	r3, [r7, #24]
 800bc6e:	2bff      	cmp	r3, #255	@ 0xff
 800bc70:	d801      	bhi.n	800bc76 <HAL_GPIO_Init+0x13a>
 800bc72:	687b      	ldr	r3, [r7, #4]
 800bc74:	e001      	b.n	800bc7a <HAL_GPIO_Init+0x13e>
 800bc76:	687b      	ldr	r3, [r7, #4]
 800bc78:	3304      	adds	r3, #4
 800bc7a:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 800bc7c:	69bb      	ldr	r3, [r7, #24]
 800bc7e:	2bff      	cmp	r3, #255	@ 0xff
 800bc80:	d802      	bhi.n	800bc88 <HAL_GPIO_Init+0x14c>
 800bc82:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bc84:	009b      	lsls	r3, r3, #2
 800bc86:	e002      	b.n	800bc8e <HAL_GPIO_Init+0x152>
 800bc88:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bc8a:	3b08      	subs	r3, #8
 800bc8c:	009b      	lsls	r3, r3, #2
 800bc8e:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 800bc90:	697b      	ldr	r3, [r7, #20]
 800bc92:	681a      	ldr	r2, [r3, #0]
 800bc94:	210f      	movs	r1, #15
 800bc96:	693b      	ldr	r3, [r7, #16]
 800bc98:	fa01 f303 	lsl.w	r3, r1, r3
 800bc9c:	43db      	mvns	r3, r3
 800bc9e:	401a      	ands	r2, r3
 800bca0:	6a39      	ldr	r1, [r7, #32]
 800bca2:	693b      	ldr	r3, [r7, #16]
 800bca4:	fa01 f303 	lsl.w	r3, r1, r3
 800bca8:	431a      	orrs	r2, r3
 800bcaa:	697b      	ldr	r3, [r7, #20]
 800bcac:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 800bcae:	683b      	ldr	r3, [r7, #0]
 800bcb0:	685b      	ldr	r3, [r3, #4]
 800bcb2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800bcb6:	2b00      	cmp	r3, #0
 800bcb8:	f000 80c1 	beq.w	800be3e <HAL_GPIO_Init+0x302>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 800bcbc:	4b49      	ldr	r3, [pc, #292]	@ (800bde4 <HAL_GPIO_Init+0x2a8>)
 800bcbe:	699b      	ldr	r3, [r3, #24]
 800bcc0:	4a48      	ldr	r2, [pc, #288]	@ (800bde4 <HAL_GPIO_Init+0x2a8>)
 800bcc2:	f043 0301 	orr.w	r3, r3, #1
 800bcc6:	6193      	str	r3, [r2, #24]
 800bcc8:	4b46      	ldr	r3, [pc, #280]	@ (800bde4 <HAL_GPIO_Init+0x2a8>)
 800bcca:	699b      	ldr	r3, [r3, #24]
 800bccc:	f003 0301 	and.w	r3, r3, #1
 800bcd0:	60bb      	str	r3, [r7, #8]
 800bcd2:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 800bcd4:	4a44      	ldr	r2, [pc, #272]	@ (800bde8 <HAL_GPIO_Init+0x2ac>)
 800bcd6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bcd8:	089b      	lsrs	r3, r3, #2
 800bcda:	3302      	adds	r3, #2
 800bcdc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800bce0:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 800bce2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bce4:	f003 0303 	and.w	r3, r3, #3
 800bce8:	009b      	lsls	r3, r3, #2
 800bcea:	220f      	movs	r2, #15
 800bcec:	fa02 f303 	lsl.w	r3, r2, r3
 800bcf0:	43db      	mvns	r3, r3
 800bcf2:	68fa      	ldr	r2, [r7, #12]
 800bcf4:	4013      	ands	r3, r2
 800bcf6:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 800bcf8:	687b      	ldr	r3, [r7, #4]
 800bcfa:	4a3c      	ldr	r2, [pc, #240]	@ (800bdec <HAL_GPIO_Init+0x2b0>)
 800bcfc:	4293      	cmp	r3, r2
 800bcfe:	d01f      	beq.n	800bd40 <HAL_GPIO_Init+0x204>
 800bd00:	687b      	ldr	r3, [r7, #4]
 800bd02:	4a3b      	ldr	r2, [pc, #236]	@ (800bdf0 <HAL_GPIO_Init+0x2b4>)
 800bd04:	4293      	cmp	r3, r2
 800bd06:	d019      	beq.n	800bd3c <HAL_GPIO_Init+0x200>
 800bd08:	687b      	ldr	r3, [r7, #4]
 800bd0a:	4a3a      	ldr	r2, [pc, #232]	@ (800bdf4 <HAL_GPIO_Init+0x2b8>)
 800bd0c:	4293      	cmp	r3, r2
 800bd0e:	d013      	beq.n	800bd38 <HAL_GPIO_Init+0x1fc>
 800bd10:	687b      	ldr	r3, [r7, #4]
 800bd12:	4a39      	ldr	r2, [pc, #228]	@ (800bdf8 <HAL_GPIO_Init+0x2bc>)
 800bd14:	4293      	cmp	r3, r2
 800bd16:	d00d      	beq.n	800bd34 <HAL_GPIO_Init+0x1f8>
 800bd18:	687b      	ldr	r3, [r7, #4]
 800bd1a:	4a38      	ldr	r2, [pc, #224]	@ (800bdfc <HAL_GPIO_Init+0x2c0>)
 800bd1c:	4293      	cmp	r3, r2
 800bd1e:	d007      	beq.n	800bd30 <HAL_GPIO_Init+0x1f4>
 800bd20:	687b      	ldr	r3, [r7, #4]
 800bd22:	4a37      	ldr	r2, [pc, #220]	@ (800be00 <HAL_GPIO_Init+0x2c4>)
 800bd24:	4293      	cmp	r3, r2
 800bd26:	d101      	bne.n	800bd2c <HAL_GPIO_Init+0x1f0>
 800bd28:	2305      	movs	r3, #5
 800bd2a:	e00a      	b.n	800bd42 <HAL_GPIO_Init+0x206>
 800bd2c:	2306      	movs	r3, #6
 800bd2e:	e008      	b.n	800bd42 <HAL_GPIO_Init+0x206>
 800bd30:	2304      	movs	r3, #4
 800bd32:	e006      	b.n	800bd42 <HAL_GPIO_Init+0x206>
 800bd34:	2303      	movs	r3, #3
 800bd36:	e004      	b.n	800bd42 <HAL_GPIO_Init+0x206>
 800bd38:	2302      	movs	r3, #2
 800bd3a:	e002      	b.n	800bd42 <HAL_GPIO_Init+0x206>
 800bd3c:	2301      	movs	r3, #1
 800bd3e:	e000      	b.n	800bd42 <HAL_GPIO_Init+0x206>
 800bd40:	2300      	movs	r3, #0
 800bd42:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800bd44:	f002 0203 	and.w	r2, r2, #3
 800bd48:	0092      	lsls	r2, r2, #2
 800bd4a:	4093      	lsls	r3, r2
 800bd4c:	68fa      	ldr	r2, [r7, #12]
 800bd4e:	4313      	orrs	r3, r2
 800bd50:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 800bd52:	4925      	ldr	r1, [pc, #148]	@ (800bde8 <HAL_GPIO_Init+0x2ac>)
 800bd54:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bd56:	089b      	lsrs	r3, r3, #2
 800bd58:	3302      	adds	r3, #2
 800bd5a:	68fa      	ldr	r2, [r7, #12]
 800bd5c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 800bd60:	683b      	ldr	r3, [r7, #0]
 800bd62:	685b      	ldr	r3, [r3, #4]
 800bd64:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800bd68:	2b00      	cmp	r3, #0
 800bd6a:	d006      	beq.n	800bd7a <HAL_GPIO_Init+0x23e>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 800bd6c:	4b25      	ldr	r3, [pc, #148]	@ (800be04 <HAL_GPIO_Init+0x2c8>)
 800bd6e:	689a      	ldr	r2, [r3, #8]
 800bd70:	4924      	ldr	r1, [pc, #144]	@ (800be04 <HAL_GPIO_Init+0x2c8>)
 800bd72:	69bb      	ldr	r3, [r7, #24]
 800bd74:	4313      	orrs	r3, r2
 800bd76:	608b      	str	r3, [r1, #8]
 800bd78:	e006      	b.n	800bd88 <HAL_GPIO_Init+0x24c>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 800bd7a:	4b22      	ldr	r3, [pc, #136]	@ (800be04 <HAL_GPIO_Init+0x2c8>)
 800bd7c:	689a      	ldr	r2, [r3, #8]
 800bd7e:	69bb      	ldr	r3, [r7, #24]
 800bd80:	43db      	mvns	r3, r3
 800bd82:	4920      	ldr	r1, [pc, #128]	@ (800be04 <HAL_GPIO_Init+0x2c8>)
 800bd84:	4013      	ands	r3, r2
 800bd86:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 800bd88:	683b      	ldr	r3, [r7, #0]
 800bd8a:	685b      	ldr	r3, [r3, #4]
 800bd8c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800bd90:	2b00      	cmp	r3, #0
 800bd92:	d006      	beq.n	800bda2 <HAL_GPIO_Init+0x266>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 800bd94:	4b1b      	ldr	r3, [pc, #108]	@ (800be04 <HAL_GPIO_Init+0x2c8>)
 800bd96:	68da      	ldr	r2, [r3, #12]
 800bd98:	491a      	ldr	r1, [pc, #104]	@ (800be04 <HAL_GPIO_Init+0x2c8>)
 800bd9a:	69bb      	ldr	r3, [r7, #24]
 800bd9c:	4313      	orrs	r3, r2
 800bd9e:	60cb      	str	r3, [r1, #12]
 800bda0:	e006      	b.n	800bdb0 <HAL_GPIO_Init+0x274>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 800bda2:	4b18      	ldr	r3, [pc, #96]	@ (800be04 <HAL_GPIO_Init+0x2c8>)
 800bda4:	68da      	ldr	r2, [r3, #12]
 800bda6:	69bb      	ldr	r3, [r7, #24]
 800bda8:	43db      	mvns	r3, r3
 800bdaa:	4916      	ldr	r1, [pc, #88]	@ (800be04 <HAL_GPIO_Init+0x2c8>)
 800bdac:	4013      	ands	r3, r2
 800bdae:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 800bdb0:	683b      	ldr	r3, [r7, #0]
 800bdb2:	685b      	ldr	r3, [r3, #4]
 800bdb4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800bdb8:	2b00      	cmp	r3, #0
 800bdba:	d025      	beq.n	800be08 <HAL_GPIO_Init+0x2cc>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 800bdbc:	4b11      	ldr	r3, [pc, #68]	@ (800be04 <HAL_GPIO_Init+0x2c8>)
 800bdbe:	685a      	ldr	r2, [r3, #4]
 800bdc0:	4910      	ldr	r1, [pc, #64]	@ (800be04 <HAL_GPIO_Init+0x2c8>)
 800bdc2:	69bb      	ldr	r3, [r7, #24]
 800bdc4:	4313      	orrs	r3, r2
 800bdc6:	604b      	str	r3, [r1, #4]
 800bdc8:	e025      	b.n	800be16 <HAL_GPIO_Init+0x2da>
 800bdca:	bf00      	nop
 800bdcc:	10320000 	.word	0x10320000
 800bdd0:	10310000 	.word	0x10310000
 800bdd4:	10220000 	.word	0x10220000
 800bdd8:	10210000 	.word	0x10210000
 800bddc:	10120000 	.word	0x10120000
 800bde0:	10110000 	.word	0x10110000
 800bde4:	40021000 	.word	0x40021000
 800bde8:	40010000 	.word	0x40010000
 800bdec:	40010800 	.word	0x40010800
 800bdf0:	40010c00 	.word	0x40010c00
 800bdf4:	40011000 	.word	0x40011000
 800bdf8:	40011400 	.word	0x40011400
 800bdfc:	40011800 	.word	0x40011800
 800be00:	40011c00 	.word	0x40011c00
 800be04:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 800be08:	4b15      	ldr	r3, [pc, #84]	@ (800be60 <HAL_GPIO_Init+0x324>)
 800be0a:	685a      	ldr	r2, [r3, #4]
 800be0c:	69bb      	ldr	r3, [r7, #24]
 800be0e:	43db      	mvns	r3, r3
 800be10:	4913      	ldr	r1, [pc, #76]	@ (800be60 <HAL_GPIO_Init+0x324>)
 800be12:	4013      	ands	r3, r2
 800be14:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 800be16:	683b      	ldr	r3, [r7, #0]
 800be18:	685b      	ldr	r3, [r3, #4]
 800be1a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800be1e:	2b00      	cmp	r3, #0
 800be20:	d006      	beq.n	800be30 <HAL_GPIO_Init+0x2f4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 800be22:	4b0f      	ldr	r3, [pc, #60]	@ (800be60 <HAL_GPIO_Init+0x324>)
 800be24:	681a      	ldr	r2, [r3, #0]
 800be26:	490e      	ldr	r1, [pc, #56]	@ (800be60 <HAL_GPIO_Init+0x324>)
 800be28:	69bb      	ldr	r3, [r7, #24]
 800be2a:	4313      	orrs	r3, r2
 800be2c:	600b      	str	r3, [r1, #0]
 800be2e:	e006      	b.n	800be3e <HAL_GPIO_Init+0x302>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 800be30:	4b0b      	ldr	r3, [pc, #44]	@ (800be60 <HAL_GPIO_Init+0x324>)
 800be32:	681a      	ldr	r2, [r3, #0]
 800be34:	69bb      	ldr	r3, [r7, #24]
 800be36:	43db      	mvns	r3, r3
 800be38:	4909      	ldr	r1, [pc, #36]	@ (800be60 <HAL_GPIO_Init+0x324>)
 800be3a:	4013      	ands	r3, r2
 800be3c:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 800be3e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800be40:	3301      	adds	r3, #1
 800be42:	627b      	str	r3, [r7, #36]	@ 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800be44:	683b      	ldr	r3, [r7, #0]
 800be46:	681a      	ldr	r2, [r3, #0]
 800be48:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800be4a:	fa22 f303 	lsr.w	r3, r2, r3
 800be4e:	2b00      	cmp	r3, #0
 800be50:	f47f ae7e 	bne.w	800bb50 <HAL_GPIO_Init+0x14>
  }
}
 800be54:	bf00      	nop
 800be56:	bf00      	nop
 800be58:	372c      	adds	r7, #44	@ 0x2c
 800be5a:	46bd      	mov	sp, r7
 800be5c:	bc80      	pop	{r7}
 800be5e:	4770      	bx	lr
 800be60:	40010400 	.word	0x40010400

0800be64 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 800be64:	b480      	push	{r7}
 800be66:	b085      	sub	sp, #20
 800be68:	af00      	add	r7, sp, #0
 800be6a:	6078      	str	r0, [r7, #4]
 800be6c:	460b      	mov	r3, r1
 800be6e:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 800be70:	687b      	ldr	r3, [r7, #4]
 800be72:	689a      	ldr	r2, [r3, #8]
 800be74:	887b      	ldrh	r3, [r7, #2]
 800be76:	4013      	ands	r3, r2
 800be78:	2b00      	cmp	r3, #0
 800be7a:	d002      	beq.n	800be82 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 800be7c:	2301      	movs	r3, #1
 800be7e:	73fb      	strb	r3, [r7, #15]
 800be80:	e001      	b.n	800be86 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 800be82:	2300      	movs	r3, #0
 800be84:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800be86:	7bfb      	ldrb	r3, [r7, #15]
}
 800be88:	4618      	mov	r0, r3
 800be8a:	3714      	adds	r7, #20
 800be8c:	46bd      	mov	sp, r7
 800be8e:	bc80      	pop	{r7}
 800be90:	4770      	bx	lr

0800be92 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800be92:	b480      	push	{r7}
 800be94:	b083      	sub	sp, #12
 800be96:	af00      	add	r7, sp, #0
 800be98:	6078      	str	r0, [r7, #4]
 800be9a:	460b      	mov	r3, r1
 800be9c:	807b      	strh	r3, [r7, #2]
 800be9e:	4613      	mov	r3, r2
 800bea0:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 800bea2:	787b      	ldrb	r3, [r7, #1]
 800bea4:	2b00      	cmp	r3, #0
 800bea6:	d003      	beq.n	800beb0 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800bea8:	887a      	ldrh	r2, [r7, #2]
 800beaa:	687b      	ldr	r3, [r7, #4]
 800beac:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 800beae:	e003      	b.n	800beb8 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 800beb0:	887b      	ldrh	r3, [r7, #2]
 800beb2:	041a      	lsls	r2, r3, #16
 800beb4:	687b      	ldr	r3, [r7, #4]
 800beb6:	611a      	str	r2, [r3, #16]
}
 800beb8:	bf00      	nop
 800beba:	370c      	adds	r7, #12
 800bebc:	46bd      	mov	sp, r7
 800bebe:	bc80      	pop	{r7}
 800bec0:	4770      	bx	lr
	...

0800bec4 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800bec4:	b580      	push	{r7, lr}
 800bec6:	b086      	sub	sp, #24
 800bec8:	af00      	add	r7, sp, #0
 800beca:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800becc:	687b      	ldr	r3, [r7, #4]
 800bece:	2b00      	cmp	r3, #0
 800bed0:	d101      	bne.n	800bed6 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800bed2:	2301      	movs	r3, #1
 800bed4:	e272      	b.n	800c3bc <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800bed6:	687b      	ldr	r3, [r7, #4]
 800bed8:	681b      	ldr	r3, [r3, #0]
 800beda:	f003 0301 	and.w	r3, r3, #1
 800bede:	2b00      	cmp	r3, #0
 800bee0:	f000 8087 	beq.w	800bff2 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 800bee4:	4b92      	ldr	r3, [pc, #584]	@ (800c130 <HAL_RCC_OscConfig+0x26c>)
 800bee6:	685b      	ldr	r3, [r3, #4]
 800bee8:	f003 030c 	and.w	r3, r3, #12
 800beec:	2b04      	cmp	r3, #4
 800beee:	d00c      	beq.n	800bf0a <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 800bef0:	4b8f      	ldr	r3, [pc, #572]	@ (800c130 <HAL_RCC_OscConfig+0x26c>)
 800bef2:	685b      	ldr	r3, [r3, #4]
 800bef4:	f003 030c 	and.w	r3, r3, #12
 800bef8:	2b08      	cmp	r3, #8
 800befa:	d112      	bne.n	800bf22 <HAL_RCC_OscConfig+0x5e>
 800befc:	4b8c      	ldr	r3, [pc, #560]	@ (800c130 <HAL_RCC_OscConfig+0x26c>)
 800befe:	685b      	ldr	r3, [r3, #4]
 800bf00:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800bf04:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800bf08:	d10b      	bne.n	800bf22 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800bf0a:	4b89      	ldr	r3, [pc, #548]	@ (800c130 <HAL_RCC_OscConfig+0x26c>)
 800bf0c:	681b      	ldr	r3, [r3, #0]
 800bf0e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800bf12:	2b00      	cmp	r3, #0
 800bf14:	d06c      	beq.n	800bff0 <HAL_RCC_OscConfig+0x12c>
 800bf16:	687b      	ldr	r3, [r7, #4]
 800bf18:	685b      	ldr	r3, [r3, #4]
 800bf1a:	2b00      	cmp	r3, #0
 800bf1c:	d168      	bne.n	800bff0 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 800bf1e:	2301      	movs	r3, #1
 800bf20:	e24c      	b.n	800c3bc <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800bf22:	687b      	ldr	r3, [r7, #4]
 800bf24:	685b      	ldr	r3, [r3, #4]
 800bf26:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800bf2a:	d106      	bne.n	800bf3a <HAL_RCC_OscConfig+0x76>
 800bf2c:	4b80      	ldr	r3, [pc, #512]	@ (800c130 <HAL_RCC_OscConfig+0x26c>)
 800bf2e:	681b      	ldr	r3, [r3, #0]
 800bf30:	4a7f      	ldr	r2, [pc, #508]	@ (800c130 <HAL_RCC_OscConfig+0x26c>)
 800bf32:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800bf36:	6013      	str	r3, [r2, #0]
 800bf38:	e02e      	b.n	800bf98 <HAL_RCC_OscConfig+0xd4>
 800bf3a:	687b      	ldr	r3, [r7, #4]
 800bf3c:	685b      	ldr	r3, [r3, #4]
 800bf3e:	2b00      	cmp	r3, #0
 800bf40:	d10c      	bne.n	800bf5c <HAL_RCC_OscConfig+0x98>
 800bf42:	4b7b      	ldr	r3, [pc, #492]	@ (800c130 <HAL_RCC_OscConfig+0x26c>)
 800bf44:	681b      	ldr	r3, [r3, #0]
 800bf46:	4a7a      	ldr	r2, [pc, #488]	@ (800c130 <HAL_RCC_OscConfig+0x26c>)
 800bf48:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800bf4c:	6013      	str	r3, [r2, #0]
 800bf4e:	4b78      	ldr	r3, [pc, #480]	@ (800c130 <HAL_RCC_OscConfig+0x26c>)
 800bf50:	681b      	ldr	r3, [r3, #0]
 800bf52:	4a77      	ldr	r2, [pc, #476]	@ (800c130 <HAL_RCC_OscConfig+0x26c>)
 800bf54:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800bf58:	6013      	str	r3, [r2, #0]
 800bf5a:	e01d      	b.n	800bf98 <HAL_RCC_OscConfig+0xd4>
 800bf5c:	687b      	ldr	r3, [r7, #4]
 800bf5e:	685b      	ldr	r3, [r3, #4]
 800bf60:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800bf64:	d10c      	bne.n	800bf80 <HAL_RCC_OscConfig+0xbc>
 800bf66:	4b72      	ldr	r3, [pc, #456]	@ (800c130 <HAL_RCC_OscConfig+0x26c>)
 800bf68:	681b      	ldr	r3, [r3, #0]
 800bf6a:	4a71      	ldr	r2, [pc, #452]	@ (800c130 <HAL_RCC_OscConfig+0x26c>)
 800bf6c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800bf70:	6013      	str	r3, [r2, #0]
 800bf72:	4b6f      	ldr	r3, [pc, #444]	@ (800c130 <HAL_RCC_OscConfig+0x26c>)
 800bf74:	681b      	ldr	r3, [r3, #0]
 800bf76:	4a6e      	ldr	r2, [pc, #440]	@ (800c130 <HAL_RCC_OscConfig+0x26c>)
 800bf78:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800bf7c:	6013      	str	r3, [r2, #0]
 800bf7e:	e00b      	b.n	800bf98 <HAL_RCC_OscConfig+0xd4>
 800bf80:	4b6b      	ldr	r3, [pc, #428]	@ (800c130 <HAL_RCC_OscConfig+0x26c>)
 800bf82:	681b      	ldr	r3, [r3, #0]
 800bf84:	4a6a      	ldr	r2, [pc, #424]	@ (800c130 <HAL_RCC_OscConfig+0x26c>)
 800bf86:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800bf8a:	6013      	str	r3, [r2, #0]
 800bf8c:	4b68      	ldr	r3, [pc, #416]	@ (800c130 <HAL_RCC_OscConfig+0x26c>)
 800bf8e:	681b      	ldr	r3, [r3, #0]
 800bf90:	4a67      	ldr	r2, [pc, #412]	@ (800c130 <HAL_RCC_OscConfig+0x26c>)
 800bf92:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800bf96:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800bf98:	687b      	ldr	r3, [r7, #4]
 800bf9a:	685b      	ldr	r3, [r3, #4]
 800bf9c:	2b00      	cmp	r3, #0
 800bf9e:	d013      	beq.n	800bfc8 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800bfa0:	f7fe fe86 	bl	800acb0 <HAL_GetTick>
 800bfa4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800bfa6:	e008      	b.n	800bfba <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800bfa8:	f7fe fe82 	bl	800acb0 <HAL_GetTick>
 800bfac:	4602      	mov	r2, r0
 800bfae:	693b      	ldr	r3, [r7, #16]
 800bfb0:	1ad3      	subs	r3, r2, r3
 800bfb2:	2b64      	cmp	r3, #100	@ 0x64
 800bfb4:	d901      	bls.n	800bfba <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 800bfb6:	2303      	movs	r3, #3
 800bfb8:	e200      	b.n	800c3bc <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800bfba:	4b5d      	ldr	r3, [pc, #372]	@ (800c130 <HAL_RCC_OscConfig+0x26c>)
 800bfbc:	681b      	ldr	r3, [r3, #0]
 800bfbe:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800bfc2:	2b00      	cmp	r3, #0
 800bfc4:	d0f0      	beq.n	800bfa8 <HAL_RCC_OscConfig+0xe4>
 800bfc6:	e014      	b.n	800bff2 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800bfc8:	f7fe fe72 	bl	800acb0 <HAL_GetTick>
 800bfcc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800bfce:	e008      	b.n	800bfe2 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800bfd0:	f7fe fe6e 	bl	800acb0 <HAL_GetTick>
 800bfd4:	4602      	mov	r2, r0
 800bfd6:	693b      	ldr	r3, [r7, #16]
 800bfd8:	1ad3      	subs	r3, r2, r3
 800bfda:	2b64      	cmp	r3, #100	@ 0x64
 800bfdc:	d901      	bls.n	800bfe2 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 800bfde:	2303      	movs	r3, #3
 800bfe0:	e1ec      	b.n	800c3bc <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800bfe2:	4b53      	ldr	r3, [pc, #332]	@ (800c130 <HAL_RCC_OscConfig+0x26c>)
 800bfe4:	681b      	ldr	r3, [r3, #0]
 800bfe6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800bfea:	2b00      	cmp	r3, #0
 800bfec:	d1f0      	bne.n	800bfd0 <HAL_RCC_OscConfig+0x10c>
 800bfee:	e000      	b.n	800bff2 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800bff0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800bff2:	687b      	ldr	r3, [r7, #4]
 800bff4:	681b      	ldr	r3, [r3, #0]
 800bff6:	f003 0302 	and.w	r3, r3, #2
 800bffa:	2b00      	cmp	r3, #0
 800bffc:	d063      	beq.n	800c0c6 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 800bffe:	4b4c      	ldr	r3, [pc, #304]	@ (800c130 <HAL_RCC_OscConfig+0x26c>)
 800c000:	685b      	ldr	r3, [r3, #4]
 800c002:	f003 030c 	and.w	r3, r3, #12
 800c006:	2b00      	cmp	r3, #0
 800c008:	d00b      	beq.n	800c022 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 800c00a:	4b49      	ldr	r3, [pc, #292]	@ (800c130 <HAL_RCC_OscConfig+0x26c>)
 800c00c:	685b      	ldr	r3, [r3, #4]
 800c00e:	f003 030c 	and.w	r3, r3, #12
 800c012:	2b08      	cmp	r3, #8
 800c014:	d11c      	bne.n	800c050 <HAL_RCC_OscConfig+0x18c>
 800c016:	4b46      	ldr	r3, [pc, #280]	@ (800c130 <HAL_RCC_OscConfig+0x26c>)
 800c018:	685b      	ldr	r3, [r3, #4]
 800c01a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800c01e:	2b00      	cmp	r3, #0
 800c020:	d116      	bne.n	800c050 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800c022:	4b43      	ldr	r3, [pc, #268]	@ (800c130 <HAL_RCC_OscConfig+0x26c>)
 800c024:	681b      	ldr	r3, [r3, #0]
 800c026:	f003 0302 	and.w	r3, r3, #2
 800c02a:	2b00      	cmp	r3, #0
 800c02c:	d005      	beq.n	800c03a <HAL_RCC_OscConfig+0x176>
 800c02e:	687b      	ldr	r3, [r7, #4]
 800c030:	691b      	ldr	r3, [r3, #16]
 800c032:	2b01      	cmp	r3, #1
 800c034:	d001      	beq.n	800c03a <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 800c036:	2301      	movs	r3, #1
 800c038:	e1c0      	b.n	800c3bc <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800c03a:	4b3d      	ldr	r3, [pc, #244]	@ (800c130 <HAL_RCC_OscConfig+0x26c>)
 800c03c:	681b      	ldr	r3, [r3, #0]
 800c03e:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800c042:	687b      	ldr	r3, [r7, #4]
 800c044:	695b      	ldr	r3, [r3, #20]
 800c046:	00db      	lsls	r3, r3, #3
 800c048:	4939      	ldr	r1, [pc, #228]	@ (800c130 <HAL_RCC_OscConfig+0x26c>)
 800c04a:	4313      	orrs	r3, r2
 800c04c:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800c04e:	e03a      	b.n	800c0c6 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800c050:	687b      	ldr	r3, [r7, #4]
 800c052:	691b      	ldr	r3, [r3, #16]
 800c054:	2b00      	cmp	r3, #0
 800c056:	d020      	beq.n	800c09a <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800c058:	4b36      	ldr	r3, [pc, #216]	@ (800c134 <HAL_RCC_OscConfig+0x270>)
 800c05a:	2201      	movs	r2, #1
 800c05c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800c05e:	f7fe fe27 	bl	800acb0 <HAL_GetTick>
 800c062:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800c064:	e008      	b.n	800c078 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800c066:	f7fe fe23 	bl	800acb0 <HAL_GetTick>
 800c06a:	4602      	mov	r2, r0
 800c06c:	693b      	ldr	r3, [r7, #16]
 800c06e:	1ad3      	subs	r3, r2, r3
 800c070:	2b02      	cmp	r3, #2
 800c072:	d901      	bls.n	800c078 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 800c074:	2303      	movs	r3, #3
 800c076:	e1a1      	b.n	800c3bc <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800c078:	4b2d      	ldr	r3, [pc, #180]	@ (800c130 <HAL_RCC_OscConfig+0x26c>)
 800c07a:	681b      	ldr	r3, [r3, #0]
 800c07c:	f003 0302 	and.w	r3, r3, #2
 800c080:	2b00      	cmp	r3, #0
 800c082:	d0f0      	beq.n	800c066 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800c084:	4b2a      	ldr	r3, [pc, #168]	@ (800c130 <HAL_RCC_OscConfig+0x26c>)
 800c086:	681b      	ldr	r3, [r3, #0]
 800c088:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800c08c:	687b      	ldr	r3, [r7, #4]
 800c08e:	695b      	ldr	r3, [r3, #20]
 800c090:	00db      	lsls	r3, r3, #3
 800c092:	4927      	ldr	r1, [pc, #156]	@ (800c130 <HAL_RCC_OscConfig+0x26c>)
 800c094:	4313      	orrs	r3, r2
 800c096:	600b      	str	r3, [r1, #0]
 800c098:	e015      	b.n	800c0c6 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800c09a:	4b26      	ldr	r3, [pc, #152]	@ (800c134 <HAL_RCC_OscConfig+0x270>)
 800c09c:	2200      	movs	r2, #0
 800c09e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800c0a0:	f7fe fe06 	bl	800acb0 <HAL_GetTick>
 800c0a4:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800c0a6:	e008      	b.n	800c0ba <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800c0a8:	f7fe fe02 	bl	800acb0 <HAL_GetTick>
 800c0ac:	4602      	mov	r2, r0
 800c0ae:	693b      	ldr	r3, [r7, #16]
 800c0b0:	1ad3      	subs	r3, r2, r3
 800c0b2:	2b02      	cmp	r3, #2
 800c0b4:	d901      	bls.n	800c0ba <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 800c0b6:	2303      	movs	r3, #3
 800c0b8:	e180      	b.n	800c3bc <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800c0ba:	4b1d      	ldr	r3, [pc, #116]	@ (800c130 <HAL_RCC_OscConfig+0x26c>)
 800c0bc:	681b      	ldr	r3, [r3, #0]
 800c0be:	f003 0302 	and.w	r3, r3, #2
 800c0c2:	2b00      	cmp	r3, #0
 800c0c4:	d1f0      	bne.n	800c0a8 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800c0c6:	687b      	ldr	r3, [r7, #4]
 800c0c8:	681b      	ldr	r3, [r3, #0]
 800c0ca:	f003 0308 	and.w	r3, r3, #8
 800c0ce:	2b00      	cmp	r3, #0
 800c0d0:	d03a      	beq.n	800c148 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800c0d2:	687b      	ldr	r3, [r7, #4]
 800c0d4:	699b      	ldr	r3, [r3, #24]
 800c0d6:	2b00      	cmp	r3, #0
 800c0d8:	d019      	beq.n	800c10e <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800c0da:	4b17      	ldr	r3, [pc, #92]	@ (800c138 <HAL_RCC_OscConfig+0x274>)
 800c0dc:	2201      	movs	r2, #1
 800c0de:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800c0e0:	f7fe fde6 	bl	800acb0 <HAL_GetTick>
 800c0e4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800c0e6:	e008      	b.n	800c0fa <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800c0e8:	f7fe fde2 	bl	800acb0 <HAL_GetTick>
 800c0ec:	4602      	mov	r2, r0
 800c0ee:	693b      	ldr	r3, [r7, #16]
 800c0f0:	1ad3      	subs	r3, r2, r3
 800c0f2:	2b02      	cmp	r3, #2
 800c0f4:	d901      	bls.n	800c0fa <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 800c0f6:	2303      	movs	r3, #3
 800c0f8:	e160      	b.n	800c3bc <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800c0fa:	4b0d      	ldr	r3, [pc, #52]	@ (800c130 <HAL_RCC_OscConfig+0x26c>)
 800c0fc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800c0fe:	f003 0302 	and.w	r3, r3, #2
 800c102:	2b00      	cmp	r3, #0
 800c104:	d0f0      	beq.n	800c0e8 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 800c106:	2001      	movs	r0, #1
 800c108:	f000 face 	bl	800c6a8 <RCC_Delay>
 800c10c:	e01c      	b.n	800c148 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800c10e:	4b0a      	ldr	r3, [pc, #40]	@ (800c138 <HAL_RCC_OscConfig+0x274>)
 800c110:	2200      	movs	r2, #0
 800c112:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800c114:	f7fe fdcc 	bl	800acb0 <HAL_GetTick>
 800c118:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800c11a:	e00f      	b.n	800c13c <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800c11c:	f7fe fdc8 	bl	800acb0 <HAL_GetTick>
 800c120:	4602      	mov	r2, r0
 800c122:	693b      	ldr	r3, [r7, #16]
 800c124:	1ad3      	subs	r3, r2, r3
 800c126:	2b02      	cmp	r3, #2
 800c128:	d908      	bls.n	800c13c <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 800c12a:	2303      	movs	r3, #3
 800c12c:	e146      	b.n	800c3bc <HAL_RCC_OscConfig+0x4f8>
 800c12e:	bf00      	nop
 800c130:	40021000 	.word	0x40021000
 800c134:	42420000 	.word	0x42420000
 800c138:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800c13c:	4b92      	ldr	r3, [pc, #584]	@ (800c388 <HAL_RCC_OscConfig+0x4c4>)
 800c13e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800c140:	f003 0302 	and.w	r3, r3, #2
 800c144:	2b00      	cmp	r3, #0
 800c146:	d1e9      	bne.n	800c11c <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800c148:	687b      	ldr	r3, [r7, #4]
 800c14a:	681b      	ldr	r3, [r3, #0]
 800c14c:	f003 0304 	and.w	r3, r3, #4
 800c150:	2b00      	cmp	r3, #0
 800c152:	f000 80a6 	beq.w	800c2a2 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 800c156:	2300      	movs	r3, #0
 800c158:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800c15a:	4b8b      	ldr	r3, [pc, #556]	@ (800c388 <HAL_RCC_OscConfig+0x4c4>)
 800c15c:	69db      	ldr	r3, [r3, #28]
 800c15e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800c162:	2b00      	cmp	r3, #0
 800c164:	d10d      	bne.n	800c182 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800c166:	4b88      	ldr	r3, [pc, #544]	@ (800c388 <HAL_RCC_OscConfig+0x4c4>)
 800c168:	69db      	ldr	r3, [r3, #28]
 800c16a:	4a87      	ldr	r2, [pc, #540]	@ (800c388 <HAL_RCC_OscConfig+0x4c4>)
 800c16c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800c170:	61d3      	str	r3, [r2, #28]
 800c172:	4b85      	ldr	r3, [pc, #532]	@ (800c388 <HAL_RCC_OscConfig+0x4c4>)
 800c174:	69db      	ldr	r3, [r3, #28]
 800c176:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800c17a:	60bb      	str	r3, [r7, #8]
 800c17c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800c17e:	2301      	movs	r3, #1
 800c180:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800c182:	4b82      	ldr	r3, [pc, #520]	@ (800c38c <HAL_RCC_OscConfig+0x4c8>)
 800c184:	681b      	ldr	r3, [r3, #0]
 800c186:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800c18a:	2b00      	cmp	r3, #0
 800c18c:	d118      	bne.n	800c1c0 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800c18e:	4b7f      	ldr	r3, [pc, #508]	@ (800c38c <HAL_RCC_OscConfig+0x4c8>)
 800c190:	681b      	ldr	r3, [r3, #0]
 800c192:	4a7e      	ldr	r2, [pc, #504]	@ (800c38c <HAL_RCC_OscConfig+0x4c8>)
 800c194:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800c198:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800c19a:	f7fe fd89 	bl	800acb0 <HAL_GetTick>
 800c19e:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800c1a0:	e008      	b.n	800c1b4 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800c1a2:	f7fe fd85 	bl	800acb0 <HAL_GetTick>
 800c1a6:	4602      	mov	r2, r0
 800c1a8:	693b      	ldr	r3, [r7, #16]
 800c1aa:	1ad3      	subs	r3, r2, r3
 800c1ac:	2b64      	cmp	r3, #100	@ 0x64
 800c1ae:	d901      	bls.n	800c1b4 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 800c1b0:	2303      	movs	r3, #3
 800c1b2:	e103      	b.n	800c3bc <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800c1b4:	4b75      	ldr	r3, [pc, #468]	@ (800c38c <HAL_RCC_OscConfig+0x4c8>)
 800c1b6:	681b      	ldr	r3, [r3, #0]
 800c1b8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800c1bc:	2b00      	cmp	r3, #0
 800c1be:	d0f0      	beq.n	800c1a2 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800c1c0:	687b      	ldr	r3, [r7, #4]
 800c1c2:	68db      	ldr	r3, [r3, #12]
 800c1c4:	2b01      	cmp	r3, #1
 800c1c6:	d106      	bne.n	800c1d6 <HAL_RCC_OscConfig+0x312>
 800c1c8:	4b6f      	ldr	r3, [pc, #444]	@ (800c388 <HAL_RCC_OscConfig+0x4c4>)
 800c1ca:	6a1b      	ldr	r3, [r3, #32]
 800c1cc:	4a6e      	ldr	r2, [pc, #440]	@ (800c388 <HAL_RCC_OscConfig+0x4c4>)
 800c1ce:	f043 0301 	orr.w	r3, r3, #1
 800c1d2:	6213      	str	r3, [r2, #32]
 800c1d4:	e02d      	b.n	800c232 <HAL_RCC_OscConfig+0x36e>
 800c1d6:	687b      	ldr	r3, [r7, #4]
 800c1d8:	68db      	ldr	r3, [r3, #12]
 800c1da:	2b00      	cmp	r3, #0
 800c1dc:	d10c      	bne.n	800c1f8 <HAL_RCC_OscConfig+0x334>
 800c1de:	4b6a      	ldr	r3, [pc, #424]	@ (800c388 <HAL_RCC_OscConfig+0x4c4>)
 800c1e0:	6a1b      	ldr	r3, [r3, #32]
 800c1e2:	4a69      	ldr	r2, [pc, #420]	@ (800c388 <HAL_RCC_OscConfig+0x4c4>)
 800c1e4:	f023 0301 	bic.w	r3, r3, #1
 800c1e8:	6213      	str	r3, [r2, #32]
 800c1ea:	4b67      	ldr	r3, [pc, #412]	@ (800c388 <HAL_RCC_OscConfig+0x4c4>)
 800c1ec:	6a1b      	ldr	r3, [r3, #32]
 800c1ee:	4a66      	ldr	r2, [pc, #408]	@ (800c388 <HAL_RCC_OscConfig+0x4c4>)
 800c1f0:	f023 0304 	bic.w	r3, r3, #4
 800c1f4:	6213      	str	r3, [r2, #32]
 800c1f6:	e01c      	b.n	800c232 <HAL_RCC_OscConfig+0x36e>
 800c1f8:	687b      	ldr	r3, [r7, #4]
 800c1fa:	68db      	ldr	r3, [r3, #12]
 800c1fc:	2b05      	cmp	r3, #5
 800c1fe:	d10c      	bne.n	800c21a <HAL_RCC_OscConfig+0x356>
 800c200:	4b61      	ldr	r3, [pc, #388]	@ (800c388 <HAL_RCC_OscConfig+0x4c4>)
 800c202:	6a1b      	ldr	r3, [r3, #32]
 800c204:	4a60      	ldr	r2, [pc, #384]	@ (800c388 <HAL_RCC_OscConfig+0x4c4>)
 800c206:	f043 0304 	orr.w	r3, r3, #4
 800c20a:	6213      	str	r3, [r2, #32]
 800c20c:	4b5e      	ldr	r3, [pc, #376]	@ (800c388 <HAL_RCC_OscConfig+0x4c4>)
 800c20e:	6a1b      	ldr	r3, [r3, #32]
 800c210:	4a5d      	ldr	r2, [pc, #372]	@ (800c388 <HAL_RCC_OscConfig+0x4c4>)
 800c212:	f043 0301 	orr.w	r3, r3, #1
 800c216:	6213      	str	r3, [r2, #32]
 800c218:	e00b      	b.n	800c232 <HAL_RCC_OscConfig+0x36e>
 800c21a:	4b5b      	ldr	r3, [pc, #364]	@ (800c388 <HAL_RCC_OscConfig+0x4c4>)
 800c21c:	6a1b      	ldr	r3, [r3, #32]
 800c21e:	4a5a      	ldr	r2, [pc, #360]	@ (800c388 <HAL_RCC_OscConfig+0x4c4>)
 800c220:	f023 0301 	bic.w	r3, r3, #1
 800c224:	6213      	str	r3, [r2, #32]
 800c226:	4b58      	ldr	r3, [pc, #352]	@ (800c388 <HAL_RCC_OscConfig+0x4c4>)
 800c228:	6a1b      	ldr	r3, [r3, #32]
 800c22a:	4a57      	ldr	r2, [pc, #348]	@ (800c388 <HAL_RCC_OscConfig+0x4c4>)
 800c22c:	f023 0304 	bic.w	r3, r3, #4
 800c230:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800c232:	687b      	ldr	r3, [r7, #4]
 800c234:	68db      	ldr	r3, [r3, #12]
 800c236:	2b00      	cmp	r3, #0
 800c238:	d015      	beq.n	800c266 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800c23a:	f7fe fd39 	bl	800acb0 <HAL_GetTick>
 800c23e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800c240:	e00a      	b.n	800c258 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800c242:	f7fe fd35 	bl	800acb0 <HAL_GetTick>
 800c246:	4602      	mov	r2, r0
 800c248:	693b      	ldr	r3, [r7, #16]
 800c24a:	1ad3      	subs	r3, r2, r3
 800c24c:	f241 3288 	movw	r2, #5000	@ 0x1388
 800c250:	4293      	cmp	r3, r2
 800c252:	d901      	bls.n	800c258 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 800c254:	2303      	movs	r3, #3
 800c256:	e0b1      	b.n	800c3bc <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800c258:	4b4b      	ldr	r3, [pc, #300]	@ (800c388 <HAL_RCC_OscConfig+0x4c4>)
 800c25a:	6a1b      	ldr	r3, [r3, #32]
 800c25c:	f003 0302 	and.w	r3, r3, #2
 800c260:	2b00      	cmp	r3, #0
 800c262:	d0ee      	beq.n	800c242 <HAL_RCC_OscConfig+0x37e>
 800c264:	e014      	b.n	800c290 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800c266:	f7fe fd23 	bl	800acb0 <HAL_GetTick>
 800c26a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800c26c:	e00a      	b.n	800c284 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800c26e:	f7fe fd1f 	bl	800acb0 <HAL_GetTick>
 800c272:	4602      	mov	r2, r0
 800c274:	693b      	ldr	r3, [r7, #16]
 800c276:	1ad3      	subs	r3, r2, r3
 800c278:	f241 3288 	movw	r2, #5000	@ 0x1388
 800c27c:	4293      	cmp	r3, r2
 800c27e:	d901      	bls.n	800c284 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 800c280:	2303      	movs	r3, #3
 800c282:	e09b      	b.n	800c3bc <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800c284:	4b40      	ldr	r3, [pc, #256]	@ (800c388 <HAL_RCC_OscConfig+0x4c4>)
 800c286:	6a1b      	ldr	r3, [r3, #32]
 800c288:	f003 0302 	and.w	r3, r3, #2
 800c28c:	2b00      	cmp	r3, #0
 800c28e:	d1ee      	bne.n	800c26e <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 800c290:	7dfb      	ldrb	r3, [r7, #23]
 800c292:	2b01      	cmp	r3, #1
 800c294:	d105      	bne.n	800c2a2 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800c296:	4b3c      	ldr	r3, [pc, #240]	@ (800c388 <HAL_RCC_OscConfig+0x4c4>)
 800c298:	69db      	ldr	r3, [r3, #28]
 800c29a:	4a3b      	ldr	r2, [pc, #236]	@ (800c388 <HAL_RCC_OscConfig+0x4c4>)
 800c29c:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800c2a0:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800c2a2:	687b      	ldr	r3, [r7, #4]
 800c2a4:	69db      	ldr	r3, [r3, #28]
 800c2a6:	2b00      	cmp	r3, #0
 800c2a8:	f000 8087 	beq.w	800c3ba <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800c2ac:	4b36      	ldr	r3, [pc, #216]	@ (800c388 <HAL_RCC_OscConfig+0x4c4>)
 800c2ae:	685b      	ldr	r3, [r3, #4]
 800c2b0:	f003 030c 	and.w	r3, r3, #12
 800c2b4:	2b08      	cmp	r3, #8
 800c2b6:	d061      	beq.n	800c37c <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800c2b8:	687b      	ldr	r3, [r7, #4]
 800c2ba:	69db      	ldr	r3, [r3, #28]
 800c2bc:	2b02      	cmp	r3, #2
 800c2be:	d146      	bne.n	800c34e <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800c2c0:	4b33      	ldr	r3, [pc, #204]	@ (800c390 <HAL_RCC_OscConfig+0x4cc>)
 800c2c2:	2200      	movs	r2, #0
 800c2c4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800c2c6:	f7fe fcf3 	bl	800acb0 <HAL_GetTick>
 800c2ca:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800c2cc:	e008      	b.n	800c2e0 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800c2ce:	f7fe fcef 	bl	800acb0 <HAL_GetTick>
 800c2d2:	4602      	mov	r2, r0
 800c2d4:	693b      	ldr	r3, [r7, #16]
 800c2d6:	1ad3      	subs	r3, r2, r3
 800c2d8:	2b02      	cmp	r3, #2
 800c2da:	d901      	bls.n	800c2e0 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 800c2dc:	2303      	movs	r3, #3
 800c2de:	e06d      	b.n	800c3bc <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800c2e0:	4b29      	ldr	r3, [pc, #164]	@ (800c388 <HAL_RCC_OscConfig+0x4c4>)
 800c2e2:	681b      	ldr	r3, [r3, #0]
 800c2e4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800c2e8:	2b00      	cmp	r3, #0
 800c2ea:	d1f0      	bne.n	800c2ce <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 800c2ec:	687b      	ldr	r3, [r7, #4]
 800c2ee:	6a1b      	ldr	r3, [r3, #32]
 800c2f0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800c2f4:	d108      	bne.n	800c308 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 800c2f6:	4b24      	ldr	r3, [pc, #144]	@ (800c388 <HAL_RCC_OscConfig+0x4c4>)
 800c2f8:	685b      	ldr	r3, [r3, #4]
 800c2fa:	f423 3200 	bic.w	r2, r3, #131072	@ 0x20000
 800c2fe:	687b      	ldr	r3, [r7, #4]
 800c300:	689b      	ldr	r3, [r3, #8]
 800c302:	4921      	ldr	r1, [pc, #132]	@ (800c388 <HAL_RCC_OscConfig+0x4c4>)
 800c304:	4313      	orrs	r3, r2
 800c306:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800c308:	4b1f      	ldr	r3, [pc, #124]	@ (800c388 <HAL_RCC_OscConfig+0x4c4>)
 800c30a:	685b      	ldr	r3, [r3, #4]
 800c30c:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 800c310:	687b      	ldr	r3, [r7, #4]
 800c312:	6a19      	ldr	r1, [r3, #32]
 800c314:	687b      	ldr	r3, [r7, #4]
 800c316:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800c318:	430b      	orrs	r3, r1
 800c31a:	491b      	ldr	r1, [pc, #108]	@ (800c388 <HAL_RCC_OscConfig+0x4c4>)
 800c31c:	4313      	orrs	r3, r2
 800c31e:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800c320:	4b1b      	ldr	r3, [pc, #108]	@ (800c390 <HAL_RCC_OscConfig+0x4cc>)
 800c322:	2201      	movs	r2, #1
 800c324:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800c326:	f7fe fcc3 	bl	800acb0 <HAL_GetTick>
 800c32a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 800c32c:	e008      	b.n	800c340 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800c32e:	f7fe fcbf 	bl	800acb0 <HAL_GetTick>
 800c332:	4602      	mov	r2, r0
 800c334:	693b      	ldr	r3, [r7, #16]
 800c336:	1ad3      	subs	r3, r2, r3
 800c338:	2b02      	cmp	r3, #2
 800c33a:	d901      	bls.n	800c340 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 800c33c:	2303      	movs	r3, #3
 800c33e:	e03d      	b.n	800c3bc <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 800c340:	4b11      	ldr	r3, [pc, #68]	@ (800c388 <HAL_RCC_OscConfig+0x4c4>)
 800c342:	681b      	ldr	r3, [r3, #0]
 800c344:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800c348:	2b00      	cmp	r3, #0
 800c34a:	d0f0      	beq.n	800c32e <HAL_RCC_OscConfig+0x46a>
 800c34c:	e035      	b.n	800c3ba <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800c34e:	4b10      	ldr	r3, [pc, #64]	@ (800c390 <HAL_RCC_OscConfig+0x4cc>)
 800c350:	2200      	movs	r2, #0
 800c352:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800c354:	f7fe fcac 	bl	800acb0 <HAL_GetTick>
 800c358:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800c35a:	e008      	b.n	800c36e <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800c35c:	f7fe fca8 	bl	800acb0 <HAL_GetTick>
 800c360:	4602      	mov	r2, r0
 800c362:	693b      	ldr	r3, [r7, #16]
 800c364:	1ad3      	subs	r3, r2, r3
 800c366:	2b02      	cmp	r3, #2
 800c368:	d901      	bls.n	800c36e <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 800c36a:	2303      	movs	r3, #3
 800c36c:	e026      	b.n	800c3bc <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800c36e:	4b06      	ldr	r3, [pc, #24]	@ (800c388 <HAL_RCC_OscConfig+0x4c4>)
 800c370:	681b      	ldr	r3, [r3, #0]
 800c372:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800c376:	2b00      	cmp	r3, #0
 800c378:	d1f0      	bne.n	800c35c <HAL_RCC_OscConfig+0x498>
 800c37a:	e01e      	b.n	800c3ba <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800c37c:	687b      	ldr	r3, [r7, #4]
 800c37e:	69db      	ldr	r3, [r3, #28]
 800c380:	2b01      	cmp	r3, #1
 800c382:	d107      	bne.n	800c394 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 800c384:	2301      	movs	r3, #1
 800c386:	e019      	b.n	800c3bc <HAL_RCC_OscConfig+0x4f8>
 800c388:	40021000 	.word	0x40021000
 800c38c:	40007000 	.word	0x40007000
 800c390:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 800c394:	4b0b      	ldr	r3, [pc, #44]	@ (800c3c4 <HAL_RCC_OscConfig+0x500>)
 800c396:	685b      	ldr	r3, [r3, #4]
 800c398:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800c39a:	68fb      	ldr	r3, [r7, #12]
 800c39c:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 800c3a0:	687b      	ldr	r3, [r7, #4]
 800c3a2:	6a1b      	ldr	r3, [r3, #32]
 800c3a4:	429a      	cmp	r2, r3
 800c3a6:	d106      	bne.n	800c3b6 <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 800c3a8:	68fb      	ldr	r3, [r7, #12]
 800c3aa:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 800c3ae:	687b      	ldr	r3, [r7, #4]
 800c3b0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800c3b2:	429a      	cmp	r2, r3
 800c3b4:	d001      	beq.n	800c3ba <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 800c3b6:	2301      	movs	r3, #1
 800c3b8:	e000      	b.n	800c3bc <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 800c3ba:	2300      	movs	r3, #0
}
 800c3bc:	4618      	mov	r0, r3
 800c3be:	3718      	adds	r7, #24
 800c3c0:	46bd      	mov	sp, r7
 800c3c2:	bd80      	pop	{r7, pc}
 800c3c4:	40021000 	.word	0x40021000

0800c3c8 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800c3c8:	b580      	push	{r7, lr}
 800c3ca:	b084      	sub	sp, #16
 800c3cc:	af00      	add	r7, sp, #0
 800c3ce:	6078      	str	r0, [r7, #4]
 800c3d0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800c3d2:	687b      	ldr	r3, [r7, #4]
 800c3d4:	2b00      	cmp	r3, #0
 800c3d6:	d101      	bne.n	800c3dc <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800c3d8:	2301      	movs	r3, #1
 800c3da:	e0d0      	b.n	800c57e <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800c3dc:	4b6a      	ldr	r3, [pc, #424]	@ (800c588 <HAL_RCC_ClockConfig+0x1c0>)
 800c3de:	681b      	ldr	r3, [r3, #0]
 800c3e0:	f003 0307 	and.w	r3, r3, #7
 800c3e4:	683a      	ldr	r2, [r7, #0]
 800c3e6:	429a      	cmp	r2, r3
 800c3e8:	d910      	bls.n	800c40c <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800c3ea:	4b67      	ldr	r3, [pc, #412]	@ (800c588 <HAL_RCC_ClockConfig+0x1c0>)
 800c3ec:	681b      	ldr	r3, [r3, #0]
 800c3ee:	f023 0207 	bic.w	r2, r3, #7
 800c3f2:	4965      	ldr	r1, [pc, #404]	@ (800c588 <HAL_RCC_ClockConfig+0x1c0>)
 800c3f4:	683b      	ldr	r3, [r7, #0]
 800c3f6:	4313      	orrs	r3, r2
 800c3f8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800c3fa:	4b63      	ldr	r3, [pc, #396]	@ (800c588 <HAL_RCC_ClockConfig+0x1c0>)
 800c3fc:	681b      	ldr	r3, [r3, #0]
 800c3fe:	f003 0307 	and.w	r3, r3, #7
 800c402:	683a      	ldr	r2, [r7, #0]
 800c404:	429a      	cmp	r2, r3
 800c406:	d001      	beq.n	800c40c <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 800c408:	2301      	movs	r3, #1
 800c40a:	e0b8      	b.n	800c57e <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800c40c:	687b      	ldr	r3, [r7, #4]
 800c40e:	681b      	ldr	r3, [r3, #0]
 800c410:	f003 0302 	and.w	r3, r3, #2
 800c414:	2b00      	cmp	r3, #0
 800c416:	d020      	beq.n	800c45a <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800c418:	687b      	ldr	r3, [r7, #4]
 800c41a:	681b      	ldr	r3, [r3, #0]
 800c41c:	f003 0304 	and.w	r3, r3, #4
 800c420:	2b00      	cmp	r3, #0
 800c422:	d005      	beq.n	800c430 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800c424:	4b59      	ldr	r3, [pc, #356]	@ (800c58c <HAL_RCC_ClockConfig+0x1c4>)
 800c426:	685b      	ldr	r3, [r3, #4]
 800c428:	4a58      	ldr	r2, [pc, #352]	@ (800c58c <HAL_RCC_ClockConfig+0x1c4>)
 800c42a:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 800c42e:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800c430:	687b      	ldr	r3, [r7, #4]
 800c432:	681b      	ldr	r3, [r3, #0]
 800c434:	f003 0308 	and.w	r3, r3, #8
 800c438:	2b00      	cmp	r3, #0
 800c43a:	d005      	beq.n	800c448 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 800c43c:	4b53      	ldr	r3, [pc, #332]	@ (800c58c <HAL_RCC_ClockConfig+0x1c4>)
 800c43e:	685b      	ldr	r3, [r3, #4]
 800c440:	4a52      	ldr	r2, [pc, #328]	@ (800c58c <HAL_RCC_ClockConfig+0x1c4>)
 800c442:	f443 5360 	orr.w	r3, r3, #14336	@ 0x3800
 800c446:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800c448:	4b50      	ldr	r3, [pc, #320]	@ (800c58c <HAL_RCC_ClockConfig+0x1c4>)
 800c44a:	685b      	ldr	r3, [r3, #4]
 800c44c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800c450:	687b      	ldr	r3, [r7, #4]
 800c452:	689b      	ldr	r3, [r3, #8]
 800c454:	494d      	ldr	r1, [pc, #308]	@ (800c58c <HAL_RCC_ClockConfig+0x1c4>)
 800c456:	4313      	orrs	r3, r2
 800c458:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800c45a:	687b      	ldr	r3, [r7, #4]
 800c45c:	681b      	ldr	r3, [r3, #0]
 800c45e:	f003 0301 	and.w	r3, r3, #1
 800c462:	2b00      	cmp	r3, #0
 800c464:	d040      	beq.n	800c4e8 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800c466:	687b      	ldr	r3, [r7, #4]
 800c468:	685b      	ldr	r3, [r3, #4]
 800c46a:	2b01      	cmp	r3, #1
 800c46c:	d107      	bne.n	800c47e <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800c46e:	4b47      	ldr	r3, [pc, #284]	@ (800c58c <HAL_RCC_ClockConfig+0x1c4>)
 800c470:	681b      	ldr	r3, [r3, #0]
 800c472:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800c476:	2b00      	cmp	r3, #0
 800c478:	d115      	bne.n	800c4a6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800c47a:	2301      	movs	r3, #1
 800c47c:	e07f      	b.n	800c57e <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800c47e:	687b      	ldr	r3, [r7, #4]
 800c480:	685b      	ldr	r3, [r3, #4]
 800c482:	2b02      	cmp	r3, #2
 800c484:	d107      	bne.n	800c496 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800c486:	4b41      	ldr	r3, [pc, #260]	@ (800c58c <HAL_RCC_ClockConfig+0x1c4>)
 800c488:	681b      	ldr	r3, [r3, #0]
 800c48a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800c48e:	2b00      	cmp	r3, #0
 800c490:	d109      	bne.n	800c4a6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800c492:	2301      	movs	r3, #1
 800c494:	e073      	b.n	800c57e <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800c496:	4b3d      	ldr	r3, [pc, #244]	@ (800c58c <HAL_RCC_ClockConfig+0x1c4>)
 800c498:	681b      	ldr	r3, [r3, #0]
 800c49a:	f003 0302 	and.w	r3, r3, #2
 800c49e:	2b00      	cmp	r3, #0
 800c4a0:	d101      	bne.n	800c4a6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800c4a2:	2301      	movs	r3, #1
 800c4a4:	e06b      	b.n	800c57e <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800c4a6:	4b39      	ldr	r3, [pc, #228]	@ (800c58c <HAL_RCC_ClockConfig+0x1c4>)
 800c4a8:	685b      	ldr	r3, [r3, #4]
 800c4aa:	f023 0203 	bic.w	r2, r3, #3
 800c4ae:	687b      	ldr	r3, [r7, #4]
 800c4b0:	685b      	ldr	r3, [r3, #4]
 800c4b2:	4936      	ldr	r1, [pc, #216]	@ (800c58c <HAL_RCC_ClockConfig+0x1c4>)
 800c4b4:	4313      	orrs	r3, r2
 800c4b6:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800c4b8:	f7fe fbfa 	bl	800acb0 <HAL_GetTick>
 800c4bc:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800c4be:	e00a      	b.n	800c4d6 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800c4c0:	f7fe fbf6 	bl	800acb0 <HAL_GetTick>
 800c4c4:	4602      	mov	r2, r0
 800c4c6:	68fb      	ldr	r3, [r7, #12]
 800c4c8:	1ad3      	subs	r3, r2, r3
 800c4ca:	f241 3288 	movw	r2, #5000	@ 0x1388
 800c4ce:	4293      	cmp	r3, r2
 800c4d0:	d901      	bls.n	800c4d6 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800c4d2:	2303      	movs	r3, #3
 800c4d4:	e053      	b.n	800c57e <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800c4d6:	4b2d      	ldr	r3, [pc, #180]	@ (800c58c <HAL_RCC_ClockConfig+0x1c4>)
 800c4d8:	685b      	ldr	r3, [r3, #4]
 800c4da:	f003 020c 	and.w	r2, r3, #12
 800c4de:	687b      	ldr	r3, [r7, #4]
 800c4e0:	685b      	ldr	r3, [r3, #4]
 800c4e2:	009b      	lsls	r3, r3, #2
 800c4e4:	429a      	cmp	r2, r3
 800c4e6:	d1eb      	bne.n	800c4c0 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800c4e8:	4b27      	ldr	r3, [pc, #156]	@ (800c588 <HAL_RCC_ClockConfig+0x1c0>)
 800c4ea:	681b      	ldr	r3, [r3, #0]
 800c4ec:	f003 0307 	and.w	r3, r3, #7
 800c4f0:	683a      	ldr	r2, [r7, #0]
 800c4f2:	429a      	cmp	r2, r3
 800c4f4:	d210      	bcs.n	800c518 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800c4f6:	4b24      	ldr	r3, [pc, #144]	@ (800c588 <HAL_RCC_ClockConfig+0x1c0>)
 800c4f8:	681b      	ldr	r3, [r3, #0]
 800c4fa:	f023 0207 	bic.w	r2, r3, #7
 800c4fe:	4922      	ldr	r1, [pc, #136]	@ (800c588 <HAL_RCC_ClockConfig+0x1c0>)
 800c500:	683b      	ldr	r3, [r7, #0]
 800c502:	4313      	orrs	r3, r2
 800c504:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800c506:	4b20      	ldr	r3, [pc, #128]	@ (800c588 <HAL_RCC_ClockConfig+0x1c0>)
 800c508:	681b      	ldr	r3, [r3, #0]
 800c50a:	f003 0307 	and.w	r3, r3, #7
 800c50e:	683a      	ldr	r2, [r7, #0]
 800c510:	429a      	cmp	r2, r3
 800c512:	d001      	beq.n	800c518 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 800c514:	2301      	movs	r3, #1
 800c516:	e032      	b.n	800c57e <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800c518:	687b      	ldr	r3, [r7, #4]
 800c51a:	681b      	ldr	r3, [r3, #0]
 800c51c:	f003 0304 	and.w	r3, r3, #4
 800c520:	2b00      	cmp	r3, #0
 800c522:	d008      	beq.n	800c536 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800c524:	4b19      	ldr	r3, [pc, #100]	@ (800c58c <HAL_RCC_ClockConfig+0x1c4>)
 800c526:	685b      	ldr	r3, [r3, #4]
 800c528:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 800c52c:	687b      	ldr	r3, [r7, #4]
 800c52e:	68db      	ldr	r3, [r3, #12]
 800c530:	4916      	ldr	r1, [pc, #88]	@ (800c58c <HAL_RCC_ClockConfig+0x1c4>)
 800c532:	4313      	orrs	r3, r2
 800c534:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800c536:	687b      	ldr	r3, [r7, #4]
 800c538:	681b      	ldr	r3, [r3, #0]
 800c53a:	f003 0308 	and.w	r3, r3, #8
 800c53e:	2b00      	cmp	r3, #0
 800c540:	d009      	beq.n	800c556 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 800c542:	4b12      	ldr	r3, [pc, #72]	@ (800c58c <HAL_RCC_ClockConfig+0x1c4>)
 800c544:	685b      	ldr	r3, [r3, #4]
 800c546:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 800c54a:	687b      	ldr	r3, [r7, #4]
 800c54c:	691b      	ldr	r3, [r3, #16]
 800c54e:	00db      	lsls	r3, r3, #3
 800c550:	490e      	ldr	r1, [pc, #56]	@ (800c58c <HAL_RCC_ClockConfig+0x1c4>)
 800c552:	4313      	orrs	r3, r2
 800c554:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800c556:	f000 f821 	bl	800c59c <HAL_RCC_GetSysClockFreq>
 800c55a:	4602      	mov	r2, r0
 800c55c:	4b0b      	ldr	r3, [pc, #44]	@ (800c58c <HAL_RCC_ClockConfig+0x1c4>)
 800c55e:	685b      	ldr	r3, [r3, #4]
 800c560:	091b      	lsrs	r3, r3, #4
 800c562:	f003 030f 	and.w	r3, r3, #15
 800c566:	490a      	ldr	r1, [pc, #40]	@ (800c590 <HAL_RCC_ClockConfig+0x1c8>)
 800c568:	5ccb      	ldrb	r3, [r1, r3]
 800c56a:	fa22 f303 	lsr.w	r3, r2, r3
 800c56e:	4a09      	ldr	r2, [pc, #36]	@ (800c594 <HAL_RCC_ClockConfig+0x1cc>)
 800c570:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 800c572:	4b09      	ldr	r3, [pc, #36]	@ (800c598 <HAL_RCC_ClockConfig+0x1d0>)
 800c574:	681b      	ldr	r3, [r3, #0]
 800c576:	4618      	mov	r0, r3
 800c578:	f7fe fb58 	bl	800ac2c <HAL_InitTick>

  return HAL_OK;
 800c57c:	2300      	movs	r3, #0
}
 800c57e:	4618      	mov	r0, r3
 800c580:	3710      	adds	r7, #16
 800c582:	46bd      	mov	sp, r7
 800c584:	bd80      	pop	{r7, pc}
 800c586:	bf00      	nop
 800c588:	40022000 	.word	0x40022000
 800c58c:	40021000 	.word	0x40021000
 800c590:	080136c0 	.word	0x080136c0
 800c594:	20000018 	.word	0x20000018
 800c598:	2000006c 	.word	0x2000006c

0800c59c <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800c59c:	b480      	push	{r7}
 800c59e:	b087      	sub	sp, #28
 800c5a0:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 800c5a2:	2300      	movs	r3, #0
 800c5a4:	60fb      	str	r3, [r7, #12]
 800c5a6:	2300      	movs	r3, #0
 800c5a8:	60bb      	str	r3, [r7, #8]
 800c5aa:	2300      	movs	r3, #0
 800c5ac:	617b      	str	r3, [r7, #20]
 800c5ae:	2300      	movs	r3, #0
 800c5b0:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 800c5b2:	2300      	movs	r3, #0
 800c5b4:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 800c5b6:	4b1e      	ldr	r3, [pc, #120]	@ (800c630 <HAL_RCC_GetSysClockFreq+0x94>)
 800c5b8:	685b      	ldr	r3, [r3, #4]
 800c5ba:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 800c5bc:	68fb      	ldr	r3, [r7, #12]
 800c5be:	f003 030c 	and.w	r3, r3, #12
 800c5c2:	2b04      	cmp	r3, #4
 800c5c4:	d002      	beq.n	800c5cc <HAL_RCC_GetSysClockFreq+0x30>
 800c5c6:	2b08      	cmp	r3, #8
 800c5c8:	d003      	beq.n	800c5d2 <HAL_RCC_GetSysClockFreq+0x36>
 800c5ca:	e027      	b.n	800c61c <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 800c5cc:	4b19      	ldr	r3, [pc, #100]	@ (800c634 <HAL_RCC_GetSysClockFreq+0x98>)
 800c5ce:	613b      	str	r3, [r7, #16]
      break;
 800c5d0:	e027      	b.n	800c622 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 800c5d2:	68fb      	ldr	r3, [r7, #12]
 800c5d4:	0c9b      	lsrs	r3, r3, #18
 800c5d6:	f003 030f 	and.w	r3, r3, #15
 800c5da:	4a17      	ldr	r2, [pc, #92]	@ (800c638 <HAL_RCC_GetSysClockFreq+0x9c>)
 800c5dc:	5cd3      	ldrb	r3, [r2, r3]
 800c5de:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 800c5e0:	68fb      	ldr	r3, [r7, #12]
 800c5e2:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800c5e6:	2b00      	cmp	r3, #0
 800c5e8:	d010      	beq.n	800c60c <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 800c5ea:	4b11      	ldr	r3, [pc, #68]	@ (800c630 <HAL_RCC_GetSysClockFreq+0x94>)
 800c5ec:	685b      	ldr	r3, [r3, #4]
 800c5ee:	0c5b      	lsrs	r3, r3, #17
 800c5f0:	f003 0301 	and.w	r3, r3, #1
 800c5f4:	4a11      	ldr	r2, [pc, #68]	@ (800c63c <HAL_RCC_GetSysClockFreq+0xa0>)
 800c5f6:	5cd3      	ldrb	r3, [r2, r3]
 800c5f8:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 800c5fa:	687b      	ldr	r3, [r7, #4]
 800c5fc:	4a0d      	ldr	r2, [pc, #52]	@ (800c634 <HAL_RCC_GetSysClockFreq+0x98>)
 800c5fe:	fb03 f202 	mul.w	r2, r3, r2
 800c602:	68bb      	ldr	r3, [r7, #8]
 800c604:	fbb2 f3f3 	udiv	r3, r2, r3
 800c608:	617b      	str	r3, [r7, #20]
 800c60a:	e004      	b.n	800c616 <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 800c60c:	687b      	ldr	r3, [r7, #4]
 800c60e:	4a0c      	ldr	r2, [pc, #48]	@ (800c640 <HAL_RCC_GetSysClockFreq+0xa4>)
 800c610:	fb02 f303 	mul.w	r3, r2, r3
 800c614:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 800c616:	697b      	ldr	r3, [r7, #20]
 800c618:	613b      	str	r3, [r7, #16]
      break;
 800c61a:	e002      	b.n	800c622 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 800c61c:	4b05      	ldr	r3, [pc, #20]	@ (800c634 <HAL_RCC_GetSysClockFreq+0x98>)
 800c61e:	613b      	str	r3, [r7, #16]
      break;
 800c620:	bf00      	nop
    }
  }
  return sysclockfreq;
 800c622:	693b      	ldr	r3, [r7, #16]
}
 800c624:	4618      	mov	r0, r3
 800c626:	371c      	adds	r7, #28
 800c628:	46bd      	mov	sp, r7
 800c62a:	bc80      	pop	{r7}
 800c62c:	4770      	bx	lr
 800c62e:	bf00      	nop
 800c630:	40021000 	.word	0x40021000
 800c634:	007a1200 	.word	0x007a1200
 800c638:	08016678 	.word	0x08016678
 800c63c:	08016688 	.word	0x08016688
 800c640:	003d0900 	.word	0x003d0900

0800c644 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800c644:	b480      	push	{r7}
 800c646:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800c648:	4b02      	ldr	r3, [pc, #8]	@ (800c654 <HAL_RCC_GetHCLKFreq+0x10>)
 800c64a:	681b      	ldr	r3, [r3, #0]
}
 800c64c:	4618      	mov	r0, r3
 800c64e:	46bd      	mov	sp, r7
 800c650:	bc80      	pop	{r7}
 800c652:	4770      	bx	lr
 800c654:	20000018 	.word	0x20000018

0800c658 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800c658:	b580      	push	{r7, lr}
 800c65a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 800c65c:	f7ff fff2 	bl	800c644 <HAL_RCC_GetHCLKFreq>
 800c660:	4602      	mov	r2, r0
 800c662:	4b05      	ldr	r3, [pc, #20]	@ (800c678 <HAL_RCC_GetPCLK1Freq+0x20>)
 800c664:	685b      	ldr	r3, [r3, #4]
 800c666:	0a1b      	lsrs	r3, r3, #8
 800c668:	f003 0307 	and.w	r3, r3, #7
 800c66c:	4903      	ldr	r1, [pc, #12]	@ (800c67c <HAL_RCC_GetPCLK1Freq+0x24>)
 800c66e:	5ccb      	ldrb	r3, [r1, r3]
 800c670:	fa22 f303 	lsr.w	r3, r2, r3
}
 800c674:	4618      	mov	r0, r3
 800c676:	bd80      	pop	{r7, pc}
 800c678:	40021000 	.word	0x40021000
 800c67c:	080136d0 	.word	0x080136d0

0800c680 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800c680:	b580      	push	{r7, lr}
 800c682:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 800c684:	f7ff ffde 	bl	800c644 <HAL_RCC_GetHCLKFreq>
 800c688:	4602      	mov	r2, r0
 800c68a:	4b05      	ldr	r3, [pc, #20]	@ (800c6a0 <HAL_RCC_GetPCLK2Freq+0x20>)
 800c68c:	685b      	ldr	r3, [r3, #4]
 800c68e:	0adb      	lsrs	r3, r3, #11
 800c690:	f003 0307 	and.w	r3, r3, #7
 800c694:	4903      	ldr	r1, [pc, #12]	@ (800c6a4 <HAL_RCC_GetPCLK2Freq+0x24>)
 800c696:	5ccb      	ldrb	r3, [r1, r3]
 800c698:	fa22 f303 	lsr.w	r3, r2, r3
}
 800c69c:	4618      	mov	r0, r3
 800c69e:	bd80      	pop	{r7, pc}
 800c6a0:	40021000 	.word	0x40021000
 800c6a4:	080136d0 	.word	0x080136d0

0800c6a8 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 800c6a8:	b480      	push	{r7}
 800c6aa:	b085      	sub	sp, #20
 800c6ac:	af00      	add	r7, sp, #0
 800c6ae:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 800c6b0:	4b0a      	ldr	r3, [pc, #40]	@ (800c6dc <RCC_Delay+0x34>)
 800c6b2:	681b      	ldr	r3, [r3, #0]
 800c6b4:	4a0a      	ldr	r2, [pc, #40]	@ (800c6e0 <RCC_Delay+0x38>)
 800c6b6:	fba2 2303 	umull	r2, r3, r2, r3
 800c6ba:	0a5b      	lsrs	r3, r3, #9
 800c6bc:	687a      	ldr	r2, [r7, #4]
 800c6be:	fb02 f303 	mul.w	r3, r2, r3
 800c6c2:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 800c6c4:	bf00      	nop
  }
  while (Delay --);
 800c6c6:	68fb      	ldr	r3, [r7, #12]
 800c6c8:	1e5a      	subs	r2, r3, #1
 800c6ca:	60fa      	str	r2, [r7, #12]
 800c6cc:	2b00      	cmp	r3, #0
 800c6ce:	d1f9      	bne.n	800c6c4 <RCC_Delay+0x1c>
}
 800c6d0:	bf00      	nop
 800c6d2:	bf00      	nop
 800c6d4:	3714      	adds	r7, #20
 800c6d6:	46bd      	mov	sp, r7
 800c6d8:	bc80      	pop	{r7}
 800c6da:	4770      	bx	lr
 800c6dc:	20000018 	.word	0x20000018
 800c6e0:	10624dd3 	.word	0x10624dd3

0800c6e4 <HAL_RCCEx_PeriphCLKConfig>:
  *         manually disable it.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800c6e4:	b580      	push	{r7, lr}
 800c6e6:	b086      	sub	sp, #24
 800c6e8:	af00      	add	r7, sp, #0
 800c6ea:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U, temp_reg = 0U;
 800c6ec:	2300      	movs	r3, #0
 800c6ee:	613b      	str	r3, [r7, #16]
 800c6f0:	2300      	movs	r3, #0
 800c6f2:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 800c6f4:	687b      	ldr	r3, [r7, #4]
 800c6f6:	681b      	ldr	r3, [r3, #0]
 800c6f8:	f003 0301 	and.w	r3, r3, #1
 800c6fc:	2b00      	cmp	r3, #0
 800c6fe:	d07d      	beq.n	800c7fc <HAL_RCCEx_PeriphCLKConfig+0x118>
  {
    FlagStatus pwrclkchanged = RESET;
 800c700:	2300      	movs	r3, #0
 800c702:	75fb      	strb	r3, [r7, #23]
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800c704:	4b4f      	ldr	r3, [pc, #316]	@ (800c844 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800c706:	69db      	ldr	r3, [r3, #28]
 800c708:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800c70c:	2b00      	cmp	r3, #0
 800c70e:	d10d      	bne.n	800c72c <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800c710:	4b4c      	ldr	r3, [pc, #304]	@ (800c844 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800c712:	69db      	ldr	r3, [r3, #28]
 800c714:	4a4b      	ldr	r2, [pc, #300]	@ (800c844 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800c716:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800c71a:	61d3      	str	r3, [r2, #28]
 800c71c:	4b49      	ldr	r3, [pc, #292]	@ (800c844 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800c71e:	69db      	ldr	r3, [r3, #28]
 800c720:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800c724:	60bb      	str	r3, [r7, #8]
 800c726:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800c728:	2301      	movs	r3, #1
 800c72a:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800c72c:	4b46      	ldr	r3, [pc, #280]	@ (800c848 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 800c72e:	681b      	ldr	r3, [r3, #0]
 800c730:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800c734:	2b00      	cmp	r3, #0
 800c736:	d118      	bne.n	800c76a <HAL_RCCEx_PeriphCLKConfig+0x86>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800c738:	4b43      	ldr	r3, [pc, #268]	@ (800c848 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 800c73a:	681b      	ldr	r3, [r3, #0]
 800c73c:	4a42      	ldr	r2, [pc, #264]	@ (800c848 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 800c73e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800c742:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800c744:	f7fe fab4 	bl	800acb0 <HAL_GetTick>
 800c748:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800c74a:	e008      	b.n	800c75e <HAL_RCCEx_PeriphCLKConfig+0x7a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800c74c:	f7fe fab0 	bl	800acb0 <HAL_GetTick>
 800c750:	4602      	mov	r2, r0
 800c752:	693b      	ldr	r3, [r7, #16]
 800c754:	1ad3      	subs	r3, r2, r3
 800c756:	2b64      	cmp	r3, #100	@ 0x64
 800c758:	d901      	bls.n	800c75e <HAL_RCCEx_PeriphCLKConfig+0x7a>
        {
          return HAL_TIMEOUT;
 800c75a:	2303      	movs	r3, #3
 800c75c:	e06d      	b.n	800c83a <HAL_RCCEx_PeriphCLKConfig+0x156>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800c75e:	4b3a      	ldr	r3, [pc, #232]	@ (800c848 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 800c760:	681b      	ldr	r3, [r3, #0]
 800c762:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800c766:	2b00      	cmp	r3, #0
 800c768:	d0f0      	beq.n	800c74c <HAL_RCCEx_PeriphCLKConfig+0x68>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 800c76a:	4b36      	ldr	r3, [pc, #216]	@ (800c844 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800c76c:	6a1b      	ldr	r3, [r3, #32]
 800c76e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800c772:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 800c774:	68fb      	ldr	r3, [r7, #12]
 800c776:	2b00      	cmp	r3, #0
 800c778:	d02e      	beq.n	800c7d8 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 800c77a:	687b      	ldr	r3, [r7, #4]
 800c77c:	685b      	ldr	r3, [r3, #4]
 800c77e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800c782:	68fa      	ldr	r2, [r7, #12]
 800c784:	429a      	cmp	r2, r3
 800c786:	d027      	beq.n	800c7d8 <HAL_RCCEx_PeriphCLKConfig+0xf4>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 800c788:	4b2e      	ldr	r3, [pc, #184]	@ (800c844 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800c78a:	6a1b      	ldr	r3, [r3, #32]
 800c78c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800c790:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 800c792:	4b2e      	ldr	r3, [pc, #184]	@ (800c84c <HAL_RCCEx_PeriphCLKConfig+0x168>)
 800c794:	2201      	movs	r2, #1
 800c796:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 800c798:	4b2c      	ldr	r3, [pc, #176]	@ (800c84c <HAL_RCCEx_PeriphCLKConfig+0x168>)
 800c79a:	2200      	movs	r2, #0
 800c79c:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 800c79e:	4a29      	ldr	r2, [pc, #164]	@ (800c844 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800c7a0:	68fb      	ldr	r3, [r7, #12]
 800c7a2:	6213      	str	r3, [r2, #32]

      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 800c7a4:	68fb      	ldr	r3, [r7, #12]
 800c7a6:	f003 0301 	and.w	r3, r3, #1
 800c7aa:	2b00      	cmp	r3, #0
 800c7ac:	d014      	beq.n	800c7d8 <HAL_RCCEx_PeriphCLKConfig+0xf4>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800c7ae:	f7fe fa7f 	bl	800acb0 <HAL_GetTick>
 800c7b2:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800c7b4:	e00a      	b.n	800c7cc <HAL_RCCEx_PeriphCLKConfig+0xe8>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800c7b6:	f7fe fa7b 	bl	800acb0 <HAL_GetTick>
 800c7ba:	4602      	mov	r2, r0
 800c7bc:	693b      	ldr	r3, [r7, #16]
 800c7be:	1ad3      	subs	r3, r2, r3
 800c7c0:	f241 3288 	movw	r2, #5000	@ 0x1388
 800c7c4:	4293      	cmp	r3, r2
 800c7c6:	d901      	bls.n	800c7cc <HAL_RCCEx_PeriphCLKConfig+0xe8>
          {
            return HAL_TIMEOUT;
 800c7c8:	2303      	movs	r3, #3
 800c7ca:	e036      	b.n	800c83a <HAL_RCCEx_PeriphCLKConfig+0x156>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800c7cc:	4b1d      	ldr	r3, [pc, #116]	@ (800c844 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800c7ce:	6a1b      	ldr	r3, [r3, #32]
 800c7d0:	f003 0302 	and.w	r3, r3, #2
 800c7d4:	2b00      	cmp	r3, #0
 800c7d6:	d0ee      	beq.n	800c7b6 <HAL_RCCEx_PeriphCLKConfig+0xd2>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800c7d8:	4b1a      	ldr	r3, [pc, #104]	@ (800c844 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800c7da:	6a1b      	ldr	r3, [r3, #32]
 800c7dc:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800c7e0:	687b      	ldr	r3, [r7, #4]
 800c7e2:	685b      	ldr	r3, [r3, #4]
 800c7e4:	4917      	ldr	r1, [pc, #92]	@ (800c844 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800c7e6:	4313      	orrs	r3, r2
 800c7e8:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 800c7ea:	7dfb      	ldrb	r3, [r7, #23]
 800c7ec:	2b01      	cmp	r3, #1
 800c7ee:	d105      	bne.n	800c7fc <HAL_RCCEx_PeriphCLKConfig+0x118>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800c7f0:	4b14      	ldr	r3, [pc, #80]	@ (800c844 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800c7f2:	69db      	ldr	r3, [r3, #28]
 800c7f4:	4a13      	ldr	r2, [pc, #76]	@ (800c844 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800c7f6:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800c7fa:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------ ADC clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 800c7fc:	687b      	ldr	r3, [r7, #4]
 800c7fe:	681b      	ldr	r3, [r3, #0]
 800c800:	f003 0302 	and.w	r3, r3, #2
 800c804:	2b00      	cmp	r3, #0
 800c806:	d008      	beq.n	800c81a <HAL_RCCEx_PeriphCLKConfig+0x136>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCPLLCLK_DIV(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 800c808:	4b0e      	ldr	r3, [pc, #56]	@ (800c844 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800c80a:	685b      	ldr	r3, [r3, #4]
 800c80c:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 800c810:	687b      	ldr	r3, [r7, #4]
 800c812:	689b      	ldr	r3, [r3, #8]
 800c814:	490b      	ldr	r1, [pc, #44]	@ (800c844 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800c816:	4313      	orrs	r3, r2
 800c818:	604b      	str	r3, [r1, #4]

#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
  /*------------------------------ USB clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 800c81a:	687b      	ldr	r3, [r7, #4]
 800c81c:	681b      	ldr	r3, [r3, #0]
 800c81e:	f003 0310 	and.w	r3, r3, #16
 800c822:	2b00      	cmp	r3, #0
 800c824:	d008      	beq.n	800c838 <HAL_RCCEx_PeriphCLKConfig+0x154>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBPLLCLK_DIV(PeriphClkInit->UsbClockSelection));

    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800c826:	4b07      	ldr	r3, [pc, #28]	@ (800c844 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800c828:	685b      	ldr	r3, [r3, #4]
 800c82a:	f423 0280 	bic.w	r2, r3, #4194304	@ 0x400000
 800c82e:	687b      	ldr	r3, [r7, #4]
 800c830:	695b      	ldr	r3, [r3, #20]
 800c832:	4904      	ldr	r1, [pc, #16]	@ (800c844 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800c834:	4313      	orrs	r3, r2
 800c836:	604b      	str	r3, [r1, #4]
  }
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */

  return HAL_OK;
 800c838:	2300      	movs	r3, #0
}
 800c83a:	4618      	mov	r0, r3
 800c83c:	3718      	adds	r7, #24
 800c83e:	46bd      	mov	sp, r7
 800c840:	bd80      	pop	{r7, pc}
 800c842:	bf00      	nop
 800c844:	40021000 	.word	0x40021000
 800c848:	40007000 	.word	0x40007000
 800c84c:	42420440 	.word	0x42420440

0800c850 <HAL_RCCEx_GetPeriphCLKFreq>:
  *            @arg @ref RCC_PERIPHCLK_USB  USB peripheral clock
  @endif
  * @retval Frequency in Hz (0: means that no available frequency for the peripheral)
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 800c850:	b580      	push	{r7, lr}
 800c852:	b088      	sub	sp, #32
 800c854:	af00      	add	r7, sp, #0
 800c856:	6078      	str	r0, [r7, #4]
#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6) || \
    defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)
  static const uint8_t aPLLMULFactorTable[16U] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
  static const uint8_t aPredivFactorTable[2U] = {1, 2};

  uint32_t prediv1 = 0U, pllclk = 0U, pllmul = 0U;
 800c858:	2300      	movs	r3, #0
 800c85a:	617b      	str	r3, [r7, #20]
 800c85c:	2300      	movs	r3, #0
 800c85e:	61fb      	str	r3, [r7, #28]
 800c860:	2300      	movs	r3, #0
 800c862:	613b      	str	r3, [r7, #16]
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG */
  uint32_t temp_reg = 0U, frequency = 0U;
 800c864:	2300      	movs	r3, #0
 800c866:	60fb      	str	r3, [r7, #12]
 800c868:	2300      	movs	r3, #0
 800c86a:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClk));

  switch (PeriphClk)
 800c86c:	687b      	ldr	r3, [r7, #4]
 800c86e:	3b01      	subs	r3, #1
 800c870:	2b0f      	cmp	r3, #15
 800c872:	f200 80af 	bhi.w	800c9d4 <HAL_RCCEx_GetPeriphCLKFreq+0x184>
 800c876:	a201      	add	r2, pc, #4	@ (adr r2, 800c87c <HAL_RCCEx_GetPeriphCLKFreq+0x2c>)
 800c878:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c87c:	0800c953 	.word	0x0800c953
 800c880:	0800c9b9 	.word	0x0800c9b9
 800c884:	0800c9d5 	.word	0x0800c9d5
 800c888:	0800c943 	.word	0x0800c943
 800c88c:	0800c9d5 	.word	0x0800c9d5
 800c890:	0800c9d5 	.word	0x0800c9d5
 800c894:	0800c9d5 	.word	0x0800c9d5
 800c898:	0800c94b 	.word	0x0800c94b
 800c89c:	0800c9d5 	.word	0x0800c9d5
 800c8a0:	0800c9d5 	.word	0x0800c9d5
 800c8a4:	0800c9d5 	.word	0x0800c9d5
 800c8a8:	0800c9d5 	.word	0x0800c9d5
 800c8ac:	0800c9d5 	.word	0x0800c9d5
 800c8b0:	0800c9d5 	.word	0x0800c9d5
 800c8b4:	0800c9d5 	.word	0x0800c9d5
 800c8b8:	0800c8bd 	.word	0x0800c8bd
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
    case RCC_PERIPHCLK_USB:
    {
      /* Get RCC configuration ------------------------------------------------------*/
      temp_reg = RCC->CFGR;
 800c8bc:	4b4a      	ldr	r3, [pc, #296]	@ (800c9e8 <HAL_RCCEx_GetPeriphCLKFreq+0x198>)
 800c8be:	685b      	ldr	r3, [r3, #4]
 800c8c0:	60fb      	str	r3, [r7, #12]

      /* Check if PLL is enabled */
      if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLON))
 800c8c2:	4b49      	ldr	r3, [pc, #292]	@ (800c9e8 <HAL_RCCEx_GetPeriphCLKFreq+0x198>)
 800c8c4:	681b      	ldr	r3, [r3, #0]
 800c8c6:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800c8ca:	2b00      	cmp	r3, #0
 800c8cc:	f000 8084 	beq.w	800c9d8 <HAL_RCCEx_GetPeriphCLKFreq+0x188>
      {
        pllmul = aPLLMULFactorTable[(uint32_t)(temp_reg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 800c8d0:	68fb      	ldr	r3, [r7, #12]
 800c8d2:	0c9b      	lsrs	r3, r3, #18
 800c8d4:	f003 030f 	and.w	r3, r3, #15
 800c8d8:	4a44      	ldr	r2, [pc, #272]	@ (800c9ec <HAL_RCCEx_GetPeriphCLKFreq+0x19c>)
 800c8da:	5cd3      	ldrb	r3, [r2, r3]
 800c8dc:	613b      	str	r3, [r7, #16]
        if ((temp_reg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 800c8de:	68fb      	ldr	r3, [r7, #12]
 800c8e0:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800c8e4:	2b00      	cmp	r3, #0
 800c8e6:	d015      	beq.n	800c914 <HAL_RCCEx_GetPeriphCLKFreq+0xc4>
        {
#if defined(STM32F105xC) || defined(STM32F107xC) || defined(STM32F100xB)\
 || defined(STM32F100xE)
          prediv1 = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
          prediv1 = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 800c8e8:	4b3f      	ldr	r3, [pc, #252]	@ (800c9e8 <HAL_RCCEx_GetPeriphCLKFreq+0x198>)
 800c8ea:	685b      	ldr	r3, [r3, #4]
 800c8ec:	0c5b      	lsrs	r3, r3, #17
 800c8ee:	f003 0301 	and.w	r3, r3, #1
 800c8f2:	4a3f      	ldr	r2, [pc, #252]	@ (800c9f0 <HAL_RCCEx_GetPeriphCLKFreq+0x1a0>)
 800c8f4:	5cd3      	ldrb	r3, [r2, r3]
 800c8f6:	617b      	str	r3, [r7, #20]
          if (pllmul == aPLLMULFactorTable[(uint32_t)(RCC_CFGR_PLLMULL6_5) >> RCC_CFGR_PLLMULL_Pos])
          {
            pllclk = pllclk / 2;
          }
#else
          if ((temp_reg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 800c8f8:	68fb      	ldr	r3, [r7, #12]
 800c8fa:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800c8fe:	2b00      	cmp	r3, #0
 800c900:	d00d      	beq.n	800c91e <HAL_RCCEx_GetPeriphCLKFreq+0xce>
          {
            /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
            pllclk = (uint32_t)((HSE_VALUE / prediv1) * pllmul);
 800c902:	4a3c      	ldr	r2, [pc, #240]	@ (800c9f4 <HAL_RCCEx_GetPeriphCLKFreq+0x1a4>)
 800c904:	697b      	ldr	r3, [r7, #20]
 800c906:	fbb2 f2f3 	udiv	r2, r2, r3
 800c90a:	693b      	ldr	r3, [r7, #16]
 800c90c:	fb02 f303 	mul.w	r3, r2, r3
 800c910:	61fb      	str	r3, [r7, #28]
 800c912:	e004      	b.n	800c91e <HAL_RCCEx_GetPeriphCLKFreq+0xce>
#endif /* STM32F105xC || STM32F107xC */
        }
        else
        {
          /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
          pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 800c914:	693b      	ldr	r3, [r7, #16]
 800c916:	4a38      	ldr	r2, [pc, #224]	@ (800c9f8 <HAL_RCCEx_GetPeriphCLKFreq+0x1a8>)
 800c918:	fb02 f303 	mul.w	r3, r2, r3
 800c91c:	61fb      	str	r3, [r7, #28]
          /* Prescaler of 3 selected for USB */
          frequency = (2 * pllclk) / 3;
        }
#else
        /* USBCLK = PLLCLK / USB prescaler */
        if (__HAL_RCC_GET_USB_SOURCE() == RCC_USBCLKSOURCE_PLL)
 800c91e:	4b32      	ldr	r3, [pc, #200]	@ (800c9e8 <HAL_RCCEx_GetPeriphCLKFreq+0x198>)
 800c920:	685b      	ldr	r3, [r3, #4]
 800c922:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800c926:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800c92a:	d102      	bne.n	800c932 <HAL_RCCEx_GetPeriphCLKFreq+0xe2>
        {
          /* No prescaler selected for USB */
          frequency = pllclk;
 800c92c:	69fb      	ldr	r3, [r7, #28]
 800c92e:	61bb      	str	r3, [r7, #24]
          /* Prescaler of 1.5 selected for USB */
          frequency = (pllclk * 2) / 3;
        }
#endif
      }
      break;
 800c930:	e052      	b.n	800c9d8 <HAL_RCCEx_GetPeriphCLKFreq+0x188>
          frequency = (pllclk * 2) / 3;
 800c932:	69fb      	ldr	r3, [r7, #28]
 800c934:	005b      	lsls	r3, r3, #1
 800c936:	4a31      	ldr	r2, [pc, #196]	@ (800c9fc <HAL_RCCEx_GetPeriphCLKFreq+0x1ac>)
 800c938:	fba2 2303 	umull	r2, r3, r2, r3
 800c93c:	085b      	lsrs	r3, r3, #1
 800c93e:	61bb      	str	r3, [r7, #24]
      break;
 800c940:	e04a      	b.n	800c9d8 <HAL_RCCEx_GetPeriphCLKFreq+0x188>
#if defined(STM32F103xE) || defined(STM32F103xG) || defined(STM32F105xC) || defined(STM32F107xC)
    case RCC_PERIPHCLK_I2S2:
    {
#if defined(STM32F103xE) || defined(STM32F103xG)
      /* SYSCLK used as source clock for I2S2 */
      frequency = HAL_RCC_GetSysClockFreq();
 800c942:	f7ff fe2b 	bl	800c59c <HAL_RCC_GetSysClockFreq>
 800c946:	61b8      	str	r0, [r7, #24]
          pll3mul = ((RCC->CFGR2 & RCC_CFGR2_PLL3MUL) >> RCC_CFGR2_PLL3MUL_Pos) + 2;
          frequency = (uint32_t)(2 * ((HSE_VALUE / prediv2) * pll3mul));
        }
      }
#endif /* STM32F103xE || STM32F103xG */
      break;
 800c948:	e049      	b.n	800c9de <HAL_RCCEx_GetPeriphCLKFreq+0x18e>
    }
    case RCC_PERIPHCLK_I2S3:
    {
#if defined(STM32F103xE) || defined(STM32F103xG)
      /* SYSCLK used as source clock for I2S3 */
      frequency = HAL_RCC_GetSysClockFreq();
 800c94a:	f7ff fe27 	bl	800c59c <HAL_RCC_GetSysClockFreq>
 800c94e:	61b8      	str	r0, [r7, #24]
          pll3mul = ((RCC->CFGR2 & RCC_CFGR2_PLL3MUL) >> RCC_CFGR2_PLL3MUL_Pos) + 2;
          frequency = (uint32_t)(2 * ((HSE_VALUE / prediv2) * pll3mul));
        }
      }
#endif /* STM32F103xE || STM32F103xG */
      break;
 800c950:	e045      	b.n	800c9de <HAL_RCCEx_GetPeriphCLKFreq+0x18e>
    }
#endif /* STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */
    case RCC_PERIPHCLK_RTC:
    {
      /* Get RCC BDCR configuration ------------------------------------------------------*/
      temp_reg = RCC->BDCR;
 800c952:	4b25      	ldr	r3, [pc, #148]	@ (800c9e8 <HAL_RCCEx_GetPeriphCLKFreq+0x198>)
 800c954:	6a1b      	ldr	r3, [r3, #32]
 800c956:	60fb      	str	r3, [r7, #12]

      /* Check if LSE is ready if RTC clock selection is LSE */
      if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSE) && (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSERDY)))
 800c958:	68fb      	ldr	r3, [r7, #12]
 800c95a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800c95e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800c962:	d108      	bne.n	800c976 <HAL_RCCEx_GetPeriphCLKFreq+0x126>
 800c964:	68fb      	ldr	r3, [r7, #12]
 800c966:	f003 0302 	and.w	r3, r3, #2
 800c96a:	2b00      	cmp	r3, #0
 800c96c:	d003      	beq.n	800c976 <HAL_RCCEx_GetPeriphCLKFreq+0x126>
      {
        frequency = LSE_VALUE;
 800c96e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800c972:	61bb      	str	r3, [r7, #24]
 800c974:	e01f      	b.n	800c9b6 <HAL_RCCEx_GetPeriphCLKFreq+0x166>
      }
      /* Check if LSI is ready if RTC clock selection is LSI */
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSI) && (HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY)))
 800c976:	68fb      	ldr	r3, [r7, #12]
 800c978:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800c97c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800c980:	d109      	bne.n	800c996 <HAL_RCCEx_GetPeriphCLKFreq+0x146>
 800c982:	4b19      	ldr	r3, [pc, #100]	@ (800c9e8 <HAL_RCCEx_GetPeriphCLKFreq+0x198>)
 800c984:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800c986:	f003 0302 	and.w	r3, r3, #2
 800c98a:	2b00      	cmp	r3, #0
 800c98c:	d003      	beq.n	800c996 <HAL_RCCEx_GetPeriphCLKFreq+0x146>
      {
        frequency = LSI_VALUE;
 800c98e:	f649 4340 	movw	r3, #40000	@ 0x9c40
 800c992:	61bb      	str	r3, [r7, #24]
 800c994:	e00f      	b.n	800c9b6 <HAL_RCCEx_GetPeriphCLKFreq+0x166>
      }
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_HSE_DIV128) && (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)))
 800c996:	68fb      	ldr	r3, [r7, #12]
 800c998:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800c99c:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800c9a0:	d11c      	bne.n	800c9dc <HAL_RCCEx_GetPeriphCLKFreq+0x18c>
 800c9a2:	4b11      	ldr	r3, [pc, #68]	@ (800c9e8 <HAL_RCCEx_GetPeriphCLKFreq+0x198>)
 800c9a4:	681b      	ldr	r3, [r3, #0]
 800c9a6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800c9aa:	2b00      	cmp	r3, #0
 800c9ac:	d016      	beq.n	800c9dc <HAL_RCCEx_GetPeriphCLKFreq+0x18c>
      {
        frequency = HSE_VALUE / 128U;
 800c9ae:	f24f 4324 	movw	r3, #62500	@ 0xf424
 800c9b2:	61bb      	str	r3, [r7, #24]
      /* Clock not enabled for RTC*/
      else
      {
        /* nothing to do: frequency already initialized to 0U */
      }
      break;
 800c9b4:	e012      	b.n	800c9dc <HAL_RCCEx_GetPeriphCLKFreq+0x18c>
 800c9b6:	e011      	b.n	800c9dc <HAL_RCCEx_GetPeriphCLKFreq+0x18c>
    }
    case RCC_PERIPHCLK_ADC:
    {
      frequency = HAL_RCC_GetPCLK2Freq() / (((__HAL_RCC_GET_ADC_SOURCE() >> RCC_CFGR_ADCPRE_Pos) + 1) * 2);
 800c9b8:	f7ff fe62 	bl	800c680 <HAL_RCC_GetPCLK2Freq>
 800c9bc:	4602      	mov	r2, r0
 800c9be:	4b0a      	ldr	r3, [pc, #40]	@ (800c9e8 <HAL_RCCEx_GetPeriphCLKFreq+0x198>)
 800c9c0:	685b      	ldr	r3, [r3, #4]
 800c9c2:	0b9b      	lsrs	r3, r3, #14
 800c9c4:	f003 0303 	and.w	r3, r3, #3
 800c9c8:	3301      	adds	r3, #1
 800c9ca:	005b      	lsls	r3, r3, #1
 800c9cc:	fbb2 f3f3 	udiv	r3, r2, r3
 800c9d0:	61bb      	str	r3, [r7, #24]
      break;
 800c9d2:	e004      	b.n	800c9de <HAL_RCCEx_GetPeriphCLKFreq+0x18e>
    }
    default:
    {
      break;
 800c9d4:	bf00      	nop
 800c9d6:	e002      	b.n	800c9de <HAL_RCCEx_GetPeriphCLKFreq+0x18e>
      break;
 800c9d8:	bf00      	nop
 800c9da:	e000      	b.n	800c9de <HAL_RCCEx_GetPeriphCLKFreq+0x18e>
      break;
 800c9dc:	bf00      	nop
    }
  }
  return (frequency);
 800c9de:	69bb      	ldr	r3, [r7, #24]
}
 800c9e0:	4618      	mov	r0, r3
 800c9e2:	3720      	adds	r7, #32
 800c9e4:	46bd      	mov	sp, r7
 800c9e6:	bd80      	pop	{r7, pc}
 800c9e8:	40021000 	.word	0x40021000
 800c9ec:	0801668c 	.word	0x0801668c
 800c9f0:	0801669c 	.word	0x0801669c
 800c9f4:	007a1200 	.word	0x007a1200
 800c9f8:	003d0900 	.word	0x003d0900
 800c9fc:	aaaaaaab 	.word	0xaaaaaaab

0800ca00 <HAL_SRAM_Init>:
  * @param  ExtTiming Pointer to SRAM extended mode timing structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SRAM_Init(SRAM_HandleTypeDef *hsram, FSMC_NORSRAM_TimingTypeDef *Timing,
                                FSMC_NORSRAM_TimingTypeDef *ExtTiming)
{
 800ca00:	b580      	push	{r7, lr}
 800ca02:	b084      	sub	sp, #16
 800ca04:	af00      	add	r7, sp, #0
 800ca06:	60f8      	str	r0, [r7, #12]
 800ca08:	60b9      	str	r1, [r7, #8]
 800ca0a:	607a      	str	r2, [r7, #4]
  /* Check the SRAM handle parameter */
  if ((hsram == NULL) || (hsram->Init.BurstAccessMode == FSMC_BURST_ACCESS_MODE_ENABLE))
 800ca0c:	68fb      	ldr	r3, [r7, #12]
 800ca0e:	2b00      	cmp	r3, #0
 800ca10:	d004      	beq.n	800ca1c <HAL_SRAM_Init+0x1c>
 800ca12:	68fb      	ldr	r3, [r7, #12]
 800ca14:	699b      	ldr	r3, [r3, #24]
 800ca16:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800ca1a:	d101      	bne.n	800ca20 <HAL_SRAM_Init+0x20>
  {
    return HAL_ERROR;
 800ca1c:	2301      	movs	r3, #1
 800ca1e:	e038      	b.n	800ca92 <HAL_SRAM_Init+0x92>
  }

  if (hsram->State == HAL_SRAM_STATE_RESET)
 800ca20:	68fb      	ldr	r3, [r7, #12]
 800ca22:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800ca26:	b2db      	uxtb	r3, r3
 800ca28:	2b00      	cmp	r3, #0
 800ca2a:	d106      	bne.n	800ca3a <HAL_SRAM_Init+0x3a>
  {
    /* Allocate lock resource and initialize it */
    hsram->Lock = HAL_UNLOCKED;
 800ca2c:	68fb      	ldr	r3, [r7, #12]
 800ca2e:	2200      	movs	r2, #0
 800ca30:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    hsram->MspInitCallback(hsram);
#else
    /* Initialize the low level hardware (MSP) */
    HAL_SRAM_MspInit(hsram);
 800ca34:	68f8      	ldr	r0, [r7, #12]
 800ca36:	f7f5 fab9 	bl	8001fac <HAL_SRAM_MspInit>
#endif /* USE_HAL_SRAM_REGISTER_CALLBACKS */
  }

  /* Initialize SRAM control Interface */
  (void)FSMC_NORSRAM_Init(hsram->Instance, &(hsram->Init));
 800ca3a:	68fb      	ldr	r3, [r7, #12]
 800ca3c:	681a      	ldr	r2, [r3, #0]
 800ca3e:	68fb      	ldr	r3, [r7, #12]
 800ca40:	3308      	adds	r3, #8
 800ca42:	4619      	mov	r1, r3
 800ca44:	4610      	mov	r0, r2
 800ca46:	f001 fffb 	bl	800ea40 <FSMC_NORSRAM_Init>

  /* Initialize SRAM timing Interface */
  (void)FSMC_NORSRAM_Timing_Init(hsram->Instance, Timing, hsram->Init.NSBank);
 800ca4a:	68fb      	ldr	r3, [r7, #12]
 800ca4c:	6818      	ldr	r0, [r3, #0]
 800ca4e:	68fb      	ldr	r3, [r7, #12]
 800ca50:	689b      	ldr	r3, [r3, #8]
 800ca52:	461a      	mov	r2, r3
 800ca54:	68b9      	ldr	r1, [r7, #8]
 800ca56:	f002 f85d 	bl	800eb14 <FSMC_NORSRAM_Timing_Init>

  /* Initialize SRAM extended mode timing Interface */
  (void)FSMC_NORSRAM_Extended_Timing_Init(hsram->Extended, ExtTiming, hsram->Init.NSBank,
 800ca5a:	68fb      	ldr	r3, [r7, #12]
 800ca5c:	6858      	ldr	r0, [r3, #4]
 800ca5e:	68fb      	ldr	r3, [r7, #12]
 800ca60:	689a      	ldr	r2, [r3, #8]
 800ca62:	68fb      	ldr	r3, [r7, #12]
 800ca64:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800ca66:	6879      	ldr	r1, [r7, #4]
 800ca68:	f002 f888 	bl	800eb7c <FSMC_NORSRAM_Extended_Timing_Init>
                                         hsram->Init.ExtendedMode);

  /* Enable the NORSRAM device */
  __FSMC_NORSRAM_ENABLE(hsram->Instance, hsram->Init.NSBank);
 800ca6c:	68fb      	ldr	r3, [r7, #12]
 800ca6e:	681b      	ldr	r3, [r3, #0]
 800ca70:	68fa      	ldr	r2, [r7, #12]
 800ca72:	6892      	ldr	r2, [r2, #8]
 800ca74:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800ca78:	68fb      	ldr	r3, [r7, #12]
 800ca7a:	681b      	ldr	r3, [r3, #0]
 800ca7c:	68fa      	ldr	r2, [r7, #12]
 800ca7e:	6892      	ldr	r2, [r2, #8]
 800ca80:	f041 0101 	orr.w	r1, r1, #1
 800ca84:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

  /* Initialize the SRAM controller state */
  hsram->State = HAL_SRAM_STATE_READY;
 800ca88:	68fb      	ldr	r3, [r7, #12]
 800ca8a:	2201      	movs	r2, #1
 800ca8c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  return HAL_OK;
 800ca90:	2300      	movs	r3, #0
}
 800ca92:	4618      	mov	r0, r3
 800ca94:	3710      	adds	r7, #16
 800ca96:	46bd      	mov	sp, r7
 800ca98:	bd80      	pop	{r7, pc}

0800ca9a <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800ca9a:	b580      	push	{r7, lr}
 800ca9c:	b082      	sub	sp, #8
 800ca9e:	af00      	add	r7, sp, #0
 800caa0:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800caa2:	687b      	ldr	r3, [r7, #4]
 800caa4:	2b00      	cmp	r3, #0
 800caa6:	d101      	bne.n	800caac <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800caa8:	2301      	movs	r3, #1
 800caaa:	e041      	b.n	800cb30 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800caac:	687b      	ldr	r3, [r7, #4]
 800caae:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800cab2:	b2db      	uxtb	r3, r3
 800cab4:	2b00      	cmp	r3, #0
 800cab6:	d106      	bne.n	800cac6 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800cab8:	687b      	ldr	r3, [r7, #4]
 800caba:	2200      	movs	r2, #0
 800cabc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800cac0:	6878      	ldr	r0, [r7, #4]
 800cac2:	f7f8 faaf 	bl	8005024 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800cac6:	687b      	ldr	r3, [r7, #4]
 800cac8:	2202      	movs	r2, #2
 800caca:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800cace:	687b      	ldr	r3, [r7, #4]
 800cad0:	681a      	ldr	r2, [r3, #0]
 800cad2:	687b      	ldr	r3, [r7, #4]
 800cad4:	3304      	adds	r3, #4
 800cad6:	4619      	mov	r1, r3
 800cad8:	4610      	mov	r0, r2
 800cada:	f000 fe6d 	bl	800d7b8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800cade:	687b      	ldr	r3, [r7, #4]
 800cae0:	2201      	movs	r2, #1
 800cae2:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800cae6:	687b      	ldr	r3, [r7, #4]
 800cae8:	2201      	movs	r2, #1
 800caea:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800caee:	687b      	ldr	r3, [r7, #4]
 800caf0:	2201      	movs	r2, #1
 800caf2:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800caf6:	687b      	ldr	r3, [r7, #4]
 800caf8:	2201      	movs	r2, #1
 800cafa:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800cafe:	687b      	ldr	r3, [r7, #4]
 800cb00:	2201      	movs	r2, #1
 800cb02:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800cb06:	687b      	ldr	r3, [r7, #4]
 800cb08:	2201      	movs	r2, #1
 800cb0a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800cb0e:	687b      	ldr	r3, [r7, #4]
 800cb10:	2201      	movs	r2, #1
 800cb12:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 800cb16:	687b      	ldr	r3, [r7, #4]
 800cb18:	2201      	movs	r2, #1
 800cb1a:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800cb1e:	687b      	ldr	r3, [r7, #4]
 800cb20:	2201      	movs	r2, #1
 800cb22:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800cb26:	687b      	ldr	r3, [r7, #4]
 800cb28:	2201      	movs	r2, #1
 800cb2a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800cb2e:	2300      	movs	r3, #0
}
 800cb30:	4618      	mov	r0, r3
 800cb32:	3708      	adds	r7, #8
 800cb34:	46bd      	mov	sp, r7
 800cb36:	bd80      	pop	{r7, pc}

0800cb38 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 800cb38:	b480      	push	{r7}
 800cb3a:	b085      	sub	sp, #20
 800cb3c:	af00      	add	r7, sp, #0
 800cb3e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800cb40:	687b      	ldr	r3, [r7, #4]
 800cb42:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800cb46:	b2db      	uxtb	r3, r3
 800cb48:	2b01      	cmp	r3, #1
 800cb4a:	d001      	beq.n	800cb50 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 800cb4c:	2301      	movs	r3, #1
 800cb4e:	e03c      	b.n	800cbca <HAL_TIM_Base_Start+0x92>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800cb50:	687b      	ldr	r3, [r7, #4]
 800cb52:	2202      	movs	r2, #2
 800cb54:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800cb58:	687b      	ldr	r3, [r7, #4]
 800cb5a:	681b      	ldr	r3, [r3, #0]
 800cb5c:	4a1d      	ldr	r2, [pc, #116]	@ (800cbd4 <HAL_TIM_Base_Start+0x9c>)
 800cb5e:	4293      	cmp	r3, r2
 800cb60:	d018      	beq.n	800cb94 <HAL_TIM_Base_Start+0x5c>
 800cb62:	687b      	ldr	r3, [r7, #4]
 800cb64:	681b      	ldr	r3, [r3, #0]
 800cb66:	4a1c      	ldr	r2, [pc, #112]	@ (800cbd8 <HAL_TIM_Base_Start+0xa0>)
 800cb68:	4293      	cmp	r3, r2
 800cb6a:	d013      	beq.n	800cb94 <HAL_TIM_Base_Start+0x5c>
 800cb6c:	687b      	ldr	r3, [r7, #4]
 800cb6e:	681b      	ldr	r3, [r3, #0]
 800cb70:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800cb74:	d00e      	beq.n	800cb94 <HAL_TIM_Base_Start+0x5c>
 800cb76:	687b      	ldr	r3, [r7, #4]
 800cb78:	681b      	ldr	r3, [r3, #0]
 800cb7a:	4a18      	ldr	r2, [pc, #96]	@ (800cbdc <HAL_TIM_Base_Start+0xa4>)
 800cb7c:	4293      	cmp	r3, r2
 800cb7e:	d009      	beq.n	800cb94 <HAL_TIM_Base_Start+0x5c>
 800cb80:	687b      	ldr	r3, [r7, #4]
 800cb82:	681b      	ldr	r3, [r3, #0]
 800cb84:	4a16      	ldr	r2, [pc, #88]	@ (800cbe0 <HAL_TIM_Base_Start+0xa8>)
 800cb86:	4293      	cmp	r3, r2
 800cb88:	d004      	beq.n	800cb94 <HAL_TIM_Base_Start+0x5c>
 800cb8a:	687b      	ldr	r3, [r7, #4]
 800cb8c:	681b      	ldr	r3, [r3, #0]
 800cb8e:	4a15      	ldr	r2, [pc, #84]	@ (800cbe4 <HAL_TIM_Base_Start+0xac>)
 800cb90:	4293      	cmp	r3, r2
 800cb92:	d111      	bne.n	800cbb8 <HAL_TIM_Base_Start+0x80>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800cb94:	687b      	ldr	r3, [r7, #4]
 800cb96:	681b      	ldr	r3, [r3, #0]
 800cb98:	689b      	ldr	r3, [r3, #8]
 800cb9a:	f003 0307 	and.w	r3, r3, #7
 800cb9e:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800cba0:	68fb      	ldr	r3, [r7, #12]
 800cba2:	2b06      	cmp	r3, #6
 800cba4:	d010      	beq.n	800cbc8 <HAL_TIM_Base_Start+0x90>
    {
      __HAL_TIM_ENABLE(htim);
 800cba6:	687b      	ldr	r3, [r7, #4]
 800cba8:	681b      	ldr	r3, [r3, #0]
 800cbaa:	681a      	ldr	r2, [r3, #0]
 800cbac:	687b      	ldr	r3, [r7, #4]
 800cbae:	681b      	ldr	r3, [r3, #0]
 800cbb0:	f042 0201 	orr.w	r2, r2, #1
 800cbb4:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800cbb6:	e007      	b.n	800cbc8 <HAL_TIM_Base_Start+0x90>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800cbb8:	687b      	ldr	r3, [r7, #4]
 800cbba:	681b      	ldr	r3, [r3, #0]
 800cbbc:	681a      	ldr	r2, [r3, #0]
 800cbbe:	687b      	ldr	r3, [r7, #4]
 800cbc0:	681b      	ldr	r3, [r3, #0]
 800cbc2:	f042 0201 	orr.w	r2, r2, #1
 800cbc6:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800cbc8:	2300      	movs	r3, #0
}
 800cbca:	4618      	mov	r0, r3
 800cbcc:	3714      	adds	r7, #20
 800cbce:	46bd      	mov	sp, r7
 800cbd0:	bc80      	pop	{r7}
 800cbd2:	4770      	bx	lr
 800cbd4:	40012c00 	.word	0x40012c00
 800cbd8:	40013400 	.word	0x40013400
 800cbdc:	40000400 	.word	0x40000400
 800cbe0:	40000800 	.word	0x40000800
 800cbe4:	40000c00 	.word	0x40000c00

0800cbe8 <HAL_TIM_Base_Stop>:
  * @brief  Stops the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop(TIM_HandleTypeDef *htim)
{
 800cbe8:	b480      	push	{r7}
 800cbea:	b083      	sub	sp, #12
 800cbec:	af00      	add	r7, sp, #0
 800cbee:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 800cbf0:	687b      	ldr	r3, [r7, #4]
 800cbf2:	681b      	ldr	r3, [r3, #0]
 800cbf4:	6a1a      	ldr	r2, [r3, #32]
 800cbf6:	f241 1311 	movw	r3, #4369	@ 0x1111
 800cbfa:	4013      	ands	r3, r2
 800cbfc:	2b00      	cmp	r3, #0
 800cbfe:	d10f      	bne.n	800cc20 <HAL_TIM_Base_Stop+0x38>
 800cc00:	687b      	ldr	r3, [r7, #4]
 800cc02:	681b      	ldr	r3, [r3, #0]
 800cc04:	6a1a      	ldr	r2, [r3, #32]
 800cc06:	f240 4344 	movw	r3, #1092	@ 0x444
 800cc0a:	4013      	ands	r3, r2
 800cc0c:	2b00      	cmp	r3, #0
 800cc0e:	d107      	bne.n	800cc20 <HAL_TIM_Base_Stop+0x38>
 800cc10:	687b      	ldr	r3, [r7, #4]
 800cc12:	681b      	ldr	r3, [r3, #0]
 800cc14:	681a      	ldr	r2, [r3, #0]
 800cc16:	687b      	ldr	r3, [r7, #4]
 800cc18:	681b      	ldr	r3, [r3, #0]
 800cc1a:	f022 0201 	bic.w	r2, r2, #1
 800cc1e:	601a      	str	r2, [r3, #0]

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 800cc20:	687b      	ldr	r3, [r7, #4]
 800cc22:	2201      	movs	r2, #1
 800cc24:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Return function status */
  return HAL_OK;
 800cc28:	2300      	movs	r3, #0
}
 800cc2a:	4618      	mov	r0, r3
 800cc2c:	370c      	adds	r7, #12
 800cc2e:	46bd      	mov	sp, r7
 800cc30:	bc80      	pop	{r7}
 800cc32:	4770      	bx	lr

0800cc34 <HAL_TIM_IC_Init>:
  *         Ex: call @ref HAL_TIM_IC_DeInit() before HAL_TIM_IC_Init()
  * @param  htim TIM Input Capture handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Init(TIM_HandleTypeDef *htim)
{
 800cc34:	b580      	push	{r7, lr}
 800cc36:	b082      	sub	sp, #8
 800cc38:	af00      	add	r7, sp, #0
 800cc3a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800cc3c:	687b      	ldr	r3, [r7, #4]
 800cc3e:	2b00      	cmp	r3, #0
 800cc40:	d101      	bne.n	800cc46 <HAL_TIM_IC_Init+0x12>
  {
    return HAL_ERROR;
 800cc42:	2301      	movs	r3, #1
 800cc44:	e041      	b.n	800ccca <HAL_TIM_IC_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800cc46:	687b      	ldr	r3, [r7, #4]
 800cc48:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800cc4c:	b2db      	uxtb	r3, r3
 800cc4e:	2b00      	cmp	r3, #0
 800cc50:	d106      	bne.n	800cc60 <HAL_TIM_IC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800cc52:	687b      	ldr	r3, [r7, #4]
 800cc54:	2200      	movs	r2, #0
 800cc56:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->IC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_IC_MspInit(htim);
 800cc5a:	6878      	ldr	r0, [r7, #4]
 800cc5c:	f000 f839 	bl	800ccd2 <HAL_TIM_IC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800cc60:	687b      	ldr	r3, [r7, #4]
 800cc62:	2202      	movs	r2, #2
 800cc64:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the input capture */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800cc68:	687b      	ldr	r3, [r7, #4]
 800cc6a:	681a      	ldr	r2, [r3, #0]
 800cc6c:	687b      	ldr	r3, [r7, #4]
 800cc6e:	3304      	adds	r3, #4
 800cc70:	4619      	mov	r1, r3
 800cc72:	4610      	mov	r0, r2
 800cc74:	f000 fda0 	bl	800d7b8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800cc78:	687b      	ldr	r3, [r7, #4]
 800cc7a:	2201      	movs	r2, #1
 800cc7c:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800cc80:	687b      	ldr	r3, [r7, #4]
 800cc82:	2201      	movs	r2, #1
 800cc84:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800cc88:	687b      	ldr	r3, [r7, #4]
 800cc8a:	2201      	movs	r2, #1
 800cc8c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800cc90:	687b      	ldr	r3, [r7, #4]
 800cc92:	2201      	movs	r2, #1
 800cc94:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800cc98:	687b      	ldr	r3, [r7, #4]
 800cc9a:	2201      	movs	r2, #1
 800cc9c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800cca0:	687b      	ldr	r3, [r7, #4]
 800cca2:	2201      	movs	r2, #1
 800cca4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800cca8:	687b      	ldr	r3, [r7, #4]
 800ccaa:	2201      	movs	r2, #1
 800ccac:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 800ccb0:	687b      	ldr	r3, [r7, #4]
 800ccb2:	2201      	movs	r2, #1
 800ccb4:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800ccb8:	687b      	ldr	r3, [r7, #4]
 800ccba:	2201      	movs	r2, #1
 800ccbc:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800ccc0:	687b      	ldr	r3, [r7, #4]
 800ccc2:	2201      	movs	r2, #1
 800ccc4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800ccc8:	2300      	movs	r3, #0
}
 800ccca:	4618      	mov	r0, r3
 800cccc:	3708      	adds	r7, #8
 800ccce:	46bd      	mov	sp, r7
 800ccd0:	bd80      	pop	{r7, pc}

0800ccd2 <HAL_TIM_IC_MspInit>:
  * @brief  Initializes the TIM Input Capture MSP.
  * @param  htim TIM Input Capture handle
  * @retval None
  */
__weak void HAL_TIM_IC_MspInit(TIM_HandleTypeDef *htim)
{
 800ccd2:	b480      	push	{r7}
 800ccd4:	b083      	sub	sp, #12
 800ccd6:	af00      	add	r7, sp, #0
 800ccd8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_MspInit could be implemented in the user file
   */
}
 800ccda:	bf00      	nop
 800ccdc:	370c      	adds	r7, #12
 800ccde:	46bd      	mov	sp, r7
 800cce0:	bc80      	pop	{r7}
 800cce2:	4770      	bx	lr

0800cce4 <HAL_TIM_IC_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800cce4:	b580      	push	{r7, lr}
 800cce6:	b084      	sub	sp, #16
 800cce8:	af00      	add	r7, sp, #0
 800ccea:	6078      	str	r0, [r7, #4]
 800ccec:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  HAL_TIM_ChannelStateTypeDef channel_state = TIM_CHANNEL_STATE_GET(htim, Channel);
 800ccee:	683b      	ldr	r3, [r7, #0]
 800ccf0:	2b00      	cmp	r3, #0
 800ccf2:	d104      	bne.n	800ccfe <HAL_TIM_IC_Start+0x1a>
 800ccf4:	687b      	ldr	r3, [r7, #4]
 800ccf6:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800ccfa:	b2db      	uxtb	r3, r3
 800ccfc:	e013      	b.n	800cd26 <HAL_TIM_IC_Start+0x42>
 800ccfe:	683b      	ldr	r3, [r7, #0]
 800cd00:	2b04      	cmp	r3, #4
 800cd02:	d104      	bne.n	800cd0e <HAL_TIM_IC_Start+0x2a>
 800cd04:	687b      	ldr	r3, [r7, #4]
 800cd06:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 800cd0a:	b2db      	uxtb	r3, r3
 800cd0c:	e00b      	b.n	800cd26 <HAL_TIM_IC_Start+0x42>
 800cd0e:	683b      	ldr	r3, [r7, #0]
 800cd10:	2b08      	cmp	r3, #8
 800cd12:	d104      	bne.n	800cd1e <HAL_TIM_IC_Start+0x3a>
 800cd14:	687b      	ldr	r3, [r7, #4]
 800cd16:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800cd1a:	b2db      	uxtb	r3, r3
 800cd1c:	e003      	b.n	800cd26 <HAL_TIM_IC_Start+0x42>
 800cd1e:	687b      	ldr	r3, [r7, #4]
 800cd20:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800cd24:	b2db      	uxtb	r3, r3
 800cd26:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef complementary_channel_state = TIM_CHANNEL_N_STATE_GET(htim, Channel);
 800cd28:	683b      	ldr	r3, [r7, #0]
 800cd2a:	2b00      	cmp	r3, #0
 800cd2c:	d104      	bne.n	800cd38 <HAL_TIM_IC_Start+0x54>
 800cd2e:	687b      	ldr	r3, [r7, #4]
 800cd30:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800cd34:	b2db      	uxtb	r3, r3
 800cd36:	e013      	b.n	800cd60 <HAL_TIM_IC_Start+0x7c>
 800cd38:	683b      	ldr	r3, [r7, #0]
 800cd3a:	2b04      	cmp	r3, #4
 800cd3c:	d104      	bne.n	800cd48 <HAL_TIM_IC_Start+0x64>
 800cd3e:	687b      	ldr	r3, [r7, #4]
 800cd40:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 800cd44:	b2db      	uxtb	r3, r3
 800cd46:	e00b      	b.n	800cd60 <HAL_TIM_IC_Start+0x7c>
 800cd48:	683b      	ldr	r3, [r7, #0]
 800cd4a:	2b08      	cmp	r3, #8
 800cd4c:	d104      	bne.n	800cd58 <HAL_TIM_IC_Start+0x74>
 800cd4e:	687b      	ldr	r3, [r7, #4]
 800cd50:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800cd54:	b2db      	uxtb	r3, r3
 800cd56:	e003      	b.n	800cd60 <HAL_TIM_IC_Start+0x7c>
 800cd58:	687b      	ldr	r3, [r7, #4]
 800cd5a:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800cd5e:	b2db      	uxtb	r3, r3
 800cd60:	73bb      	strb	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if ((channel_state != HAL_TIM_CHANNEL_STATE_READY)
 800cd62:	7bfb      	ldrb	r3, [r7, #15]
 800cd64:	2b01      	cmp	r3, #1
 800cd66:	d102      	bne.n	800cd6e <HAL_TIM_IC_Start+0x8a>
      || (complementary_channel_state != HAL_TIM_CHANNEL_STATE_READY))
 800cd68:	7bbb      	ldrb	r3, [r7, #14]
 800cd6a:	2b01      	cmp	r3, #1
 800cd6c:	d001      	beq.n	800cd72 <HAL_TIM_IC_Start+0x8e>
  {
    return HAL_ERROR;
 800cd6e:	2301      	movs	r3, #1
 800cd70:	e077      	b.n	800ce62 <HAL_TIM_IC_Start+0x17e>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800cd72:	683b      	ldr	r3, [r7, #0]
 800cd74:	2b00      	cmp	r3, #0
 800cd76:	d104      	bne.n	800cd82 <HAL_TIM_IC_Start+0x9e>
 800cd78:	687b      	ldr	r3, [r7, #4]
 800cd7a:	2202      	movs	r2, #2
 800cd7c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800cd80:	e013      	b.n	800cdaa <HAL_TIM_IC_Start+0xc6>
 800cd82:	683b      	ldr	r3, [r7, #0]
 800cd84:	2b04      	cmp	r3, #4
 800cd86:	d104      	bne.n	800cd92 <HAL_TIM_IC_Start+0xae>
 800cd88:	687b      	ldr	r3, [r7, #4]
 800cd8a:	2202      	movs	r2, #2
 800cd8c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800cd90:	e00b      	b.n	800cdaa <HAL_TIM_IC_Start+0xc6>
 800cd92:	683b      	ldr	r3, [r7, #0]
 800cd94:	2b08      	cmp	r3, #8
 800cd96:	d104      	bne.n	800cda2 <HAL_TIM_IC_Start+0xbe>
 800cd98:	687b      	ldr	r3, [r7, #4]
 800cd9a:	2202      	movs	r2, #2
 800cd9c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800cda0:	e003      	b.n	800cdaa <HAL_TIM_IC_Start+0xc6>
 800cda2:	687b      	ldr	r3, [r7, #4]
 800cda4:	2202      	movs	r2, #2
 800cda6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800cdaa:	683b      	ldr	r3, [r7, #0]
 800cdac:	2b00      	cmp	r3, #0
 800cdae:	d104      	bne.n	800cdba <HAL_TIM_IC_Start+0xd6>
 800cdb0:	687b      	ldr	r3, [r7, #4]
 800cdb2:	2202      	movs	r2, #2
 800cdb4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800cdb8:	e013      	b.n	800cde2 <HAL_TIM_IC_Start+0xfe>
 800cdba:	683b      	ldr	r3, [r7, #0]
 800cdbc:	2b04      	cmp	r3, #4
 800cdbe:	d104      	bne.n	800cdca <HAL_TIM_IC_Start+0xe6>
 800cdc0:	687b      	ldr	r3, [r7, #4]
 800cdc2:	2202      	movs	r2, #2
 800cdc4:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 800cdc8:	e00b      	b.n	800cde2 <HAL_TIM_IC_Start+0xfe>
 800cdca:	683b      	ldr	r3, [r7, #0]
 800cdcc:	2b08      	cmp	r3, #8
 800cdce:	d104      	bne.n	800cdda <HAL_TIM_IC_Start+0xf6>
 800cdd0:	687b      	ldr	r3, [r7, #4]
 800cdd2:	2202      	movs	r2, #2
 800cdd4:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800cdd8:	e003      	b.n	800cde2 <HAL_TIM_IC_Start+0xfe>
 800cdda:	687b      	ldr	r3, [r7, #4]
 800cddc:	2202      	movs	r2, #2
 800cdde:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Enable the Input Capture channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800cde2:	687b      	ldr	r3, [r7, #4]
 800cde4:	681b      	ldr	r3, [r3, #0]
 800cde6:	2201      	movs	r2, #1
 800cde8:	6839      	ldr	r1, [r7, #0]
 800cdea:	4618      	mov	r0, r3
 800cdec:	f000 ff0d 	bl	800dc0a <TIM_CCxChannelCmd>

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800cdf0:	687b      	ldr	r3, [r7, #4]
 800cdf2:	681b      	ldr	r3, [r3, #0]
 800cdf4:	4a1d      	ldr	r2, [pc, #116]	@ (800ce6c <HAL_TIM_IC_Start+0x188>)
 800cdf6:	4293      	cmp	r3, r2
 800cdf8:	d018      	beq.n	800ce2c <HAL_TIM_IC_Start+0x148>
 800cdfa:	687b      	ldr	r3, [r7, #4]
 800cdfc:	681b      	ldr	r3, [r3, #0]
 800cdfe:	4a1c      	ldr	r2, [pc, #112]	@ (800ce70 <HAL_TIM_IC_Start+0x18c>)
 800ce00:	4293      	cmp	r3, r2
 800ce02:	d013      	beq.n	800ce2c <HAL_TIM_IC_Start+0x148>
 800ce04:	687b      	ldr	r3, [r7, #4]
 800ce06:	681b      	ldr	r3, [r3, #0]
 800ce08:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800ce0c:	d00e      	beq.n	800ce2c <HAL_TIM_IC_Start+0x148>
 800ce0e:	687b      	ldr	r3, [r7, #4]
 800ce10:	681b      	ldr	r3, [r3, #0]
 800ce12:	4a18      	ldr	r2, [pc, #96]	@ (800ce74 <HAL_TIM_IC_Start+0x190>)
 800ce14:	4293      	cmp	r3, r2
 800ce16:	d009      	beq.n	800ce2c <HAL_TIM_IC_Start+0x148>
 800ce18:	687b      	ldr	r3, [r7, #4]
 800ce1a:	681b      	ldr	r3, [r3, #0]
 800ce1c:	4a16      	ldr	r2, [pc, #88]	@ (800ce78 <HAL_TIM_IC_Start+0x194>)
 800ce1e:	4293      	cmp	r3, r2
 800ce20:	d004      	beq.n	800ce2c <HAL_TIM_IC_Start+0x148>
 800ce22:	687b      	ldr	r3, [r7, #4]
 800ce24:	681b      	ldr	r3, [r3, #0]
 800ce26:	4a15      	ldr	r2, [pc, #84]	@ (800ce7c <HAL_TIM_IC_Start+0x198>)
 800ce28:	4293      	cmp	r3, r2
 800ce2a:	d111      	bne.n	800ce50 <HAL_TIM_IC_Start+0x16c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800ce2c:	687b      	ldr	r3, [r7, #4]
 800ce2e:	681b      	ldr	r3, [r3, #0]
 800ce30:	689b      	ldr	r3, [r3, #8]
 800ce32:	f003 0307 	and.w	r3, r3, #7
 800ce36:	60bb      	str	r3, [r7, #8]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800ce38:	68bb      	ldr	r3, [r7, #8]
 800ce3a:	2b06      	cmp	r3, #6
 800ce3c:	d010      	beq.n	800ce60 <HAL_TIM_IC_Start+0x17c>
    {
      __HAL_TIM_ENABLE(htim);
 800ce3e:	687b      	ldr	r3, [r7, #4]
 800ce40:	681b      	ldr	r3, [r3, #0]
 800ce42:	681a      	ldr	r2, [r3, #0]
 800ce44:	687b      	ldr	r3, [r7, #4]
 800ce46:	681b      	ldr	r3, [r3, #0]
 800ce48:	f042 0201 	orr.w	r2, r2, #1
 800ce4c:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800ce4e:	e007      	b.n	800ce60 <HAL_TIM_IC_Start+0x17c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800ce50:	687b      	ldr	r3, [r7, #4]
 800ce52:	681b      	ldr	r3, [r3, #0]
 800ce54:	681a      	ldr	r2, [r3, #0]
 800ce56:	687b      	ldr	r3, [r7, #4]
 800ce58:	681b      	ldr	r3, [r3, #0]
 800ce5a:	f042 0201 	orr.w	r2, r2, #1
 800ce5e:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800ce60:	2300      	movs	r3, #0
}
 800ce62:	4618      	mov	r0, r3
 800ce64:	3710      	adds	r7, #16
 800ce66:	46bd      	mov	sp, r7
 800ce68:	bd80      	pop	{r7, pc}
 800ce6a:	bf00      	nop
 800ce6c:	40012c00 	.word	0x40012c00
 800ce70:	40013400 	.word	0x40013400
 800ce74:	40000400 	.word	0x40000400
 800ce78:	40000800 	.word	0x40000800
 800ce7c:	40000c00 	.word	0x40000c00

0800ce80 <HAL_TIM_IC_Start_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800ce80:	b580      	push	{r7, lr}
 800ce82:	b084      	sub	sp, #16
 800ce84:	af00      	add	r7, sp, #0
 800ce86:	6078      	str	r0, [r7, #4]
 800ce88:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800ce8a:	2300      	movs	r3, #0
 800ce8c:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  HAL_TIM_ChannelStateTypeDef channel_state = TIM_CHANNEL_STATE_GET(htim, Channel);
 800ce8e:	683b      	ldr	r3, [r7, #0]
 800ce90:	2b00      	cmp	r3, #0
 800ce92:	d104      	bne.n	800ce9e <HAL_TIM_IC_Start_IT+0x1e>
 800ce94:	687b      	ldr	r3, [r7, #4]
 800ce96:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800ce9a:	b2db      	uxtb	r3, r3
 800ce9c:	e013      	b.n	800cec6 <HAL_TIM_IC_Start_IT+0x46>
 800ce9e:	683b      	ldr	r3, [r7, #0]
 800cea0:	2b04      	cmp	r3, #4
 800cea2:	d104      	bne.n	800ceae <HAL_TIM_IC_Start_IT+0x2e>
 800cea4:	687b      	ldr	r3, [r7, #4]
 800cea6:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 800ceaa:	b2db      	uxtb	r3, r3
 800ceac:	e00b      	b.n	800cec6 <HAL_TIM_IC_Start_IT+0x46>
 800ceae:	683b      	ldr	r3, [r7, #0]
 800ceb0:	2b08      	cmp	r3, #8
 800ceb2:	d104      	bne.n	800cebe <HAL_TIM_IC_Start_IT+0x3e>
 800ceb4:	687b      	ldr	r3, [r7, #4]
 800ceb6:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800ceba:	b2db      	uxtb	r3, r3
 800cebc:	e003      	b.n	800cec6 <HAL_TIM_IC_Start_IT+0x46>
 800cebe:	687b      	ldr	r3, [r7, #4]
 800cec0:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800cec4:	b2db      	uxtb	r3, r3
 800cec6:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_state = TIM_CHANNEL_N_STATE_GET(htim, Channel);
 800cec8:	683b      	ldr	r3, [r7, #0]
 800ceca:	2b00      	cmp	r3, #0
 800cecc:	d104      	bne.n	800ced8 <HAL_TIM_IC_Start_IT+0x58>
 800cece:	687b      	ldr	r3, [r7, #4]
 800ced0:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800ced4:	b2db      	uxtb	r3, r3
 800ced6:	e013      	b.n	800cf00 <HAL_TIM_IC_Start_IT+0x80>
 800ced8:	683b      	ldr	r3, [r7, #0]
 800ceda:	2b04      	cmp	r3, #4
 800cedc:	d104      	bne.n	800cee8 <HAL_TIM_IC_Start_IT+0x68>
 800cede:	687b      	ldr	r3, [r7, #4]
 800cee0:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 800cee4:	b2db      	uxtb	r3, r3
 800cee6:	e00b      	b.n	800cf00 <HAL_TIM_IC_Start_IT+0x80>
 800cee8:	683b      	ldr	r3, [r7, #0]
 800ceea:	2b08      	cmp	r3, #8
 800ceec:	d104      	bne.n	800cef8 <HAL_TIM_IC_Start_IT+0x78>
 800ceee:	687b      	ldr	r3, [r7, #4]
 800cef0:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800cef4:	b2db      	uxtb	r3, r3
 800cef6:	e003      	b.n	800cf00 <HAL_TIM_IC_Start_IT+0x80>
 800cef8:	687b      	ldr	r3, [r7, #4]
 800cefa:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800cefe:	b2db      	uxtb	r3, r3
 800cf00:	737b      	strb	r3, [r7, #13]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if ((channel_state != HAL_TIM_CHANNEL_STATE_READY)
 800cf02:	7bbb      	ldrb	r3, [r7, #14]
 800cf04:	2b01      	cmp	r3, #1
 800cf06:	d102      	bne.n	800cf0e <HAL_TIM_IC_Start_IT+0x8e>
      || (complementary_channel_state != HAL_TIM_CHANNEL_STATE_READY))
 800cf08:	7b7b      	ldrb	r3, [r7, #13]
 800cf0a:	2b01      	cmp	r3, #1
 800cf0c:	d001      	beq.n	800cf12 <HAL_TIM_IC_Start_IT+0x92>
  {
    return HAL_ERROR;
 800cf0e:	2301      	movs	r3, #1
 800cf10:	e0c2      	b.n	800d098 <HAL_TIM_IC_Start_IT+0x218>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800cf12:	683b      	ldr	r3, [r7, #0]
 800cf14:	2b00      	cmp	r3, #0
 800cf16:	d104      	bne.n	800cf22 <HAL_TIM_IC_Start_IT+0xa2>
 800cf18:	687b      	ldr	r3, [r7, #4]
 800cf1a:	2202      	movs	r2, #2
 800cf1c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800cf20:	e013      	b.n	800cf4a <HAL_TIM_IC_Start_IT+0xca>
 800cf22:	683b      	ldr	r3, [r7, #0]
 800cf24:	2b04      	cmp	r3, #4
 800cf26:	d104      	bne.n	800cf32 <HAL_TIM_IC_Start_IT+0xb2>
 800cf28:	687b      	ldr	r3, [r7, #4]
 800cf2a:	2202      	movs	r2, #2
 800cf2c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800cf30:	e00b      	b.n	800cf4a <HAL_TIM_IC_Start_IT+0xca>
 800cf32:	683b      	ldr	r3, [r7, #0]
 800cf34:	2b08      	cmp	r3, #8
 800cf36:	d104      	bne.n	800cf42 <HAL_TIM_IC_Start_IT+0xc2>
 800cf38:	687b      	ldr	r3, [r7, #4]
 800cf3a:	2202      	movs	r2, #2
 800cf3c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800cf40:	e003      	b.n	800cf4a <HAL_TIM_IC_Start_IT+0xca>
 800cf42:	687b      	ldr	r3, [r7, #4]
 800cf44:	2202      	movs	r2, #2
 800cf46:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800cf4a:	683b      	ldr	r3, [r7, #0]
 800cf4c:	2b00      	cmp	r3, #0
 800cf4e:	d104      	bne.n	800cf5a <HAL_TIM_IC_Start_IT+0xda>
 800cf50:	687b      	ldr	r3, [r7, #4]
 800cf52:	2202      	movs	r2, #2
 800cf54:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800cf58:	e013      	b.n	800cf82 <HAL_TIM_IC_Start_IT+0x102>
 800cf5a:	683b      	ldr	r3, [r7, #0]
 800cf5c:	2b04      	cmp	r3, #4
 800cf5e:	d104      	bne.n	800cf6a <HAL_TIM_IC_Start_IT+0xea>
 800cf60:	687b      	ldr	r3, [r7, #4]
 800cf62:	2202      	movs	r2, #2
 800cf64:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 800cf68:	e00b      	b.n	800cf82 <HAL_TIM_IC_Start_IT+0x102>
 800cf6a:	683b      	ldr	r3, [r7, #0]
 800cf6c:	2b08      	cmp	r3, #8
 800cf6e:	d104      	bne.n	800cf7a <HAL_TIM_IC_Start_IT+0xfa>
 800cf70:	687b      	ldr	r3, [r7, #4]
 800cf72:	2202      	movs	r2, #2
 800cf74:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800cf78:	e003      	b.n	800cf82 <HAL_TIM_IC_Start_IT+0x102>
 800cf7a:	687b      	ldr	r3, [r7, #4]
 800cf7c:	2202      	movs	r2, #2
 800cf7e:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  switch (Channel)
 800cf82:	683b      	ldr	r3, [r7, #0]
 800cf84:	2b0c      	cmp	r3, #12
 800cf86:	d841      	bhi.n	800d00c <HAL_TIM_IC_Start_IT+0x18c>
 800cf88:	a201      	add	r2, pc, #4	@ (adr r2, 800cf90 <HAL_TIM_IC_Start_IT+0x110>)
 800cf8a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800cf8e:	bf00      	nop
 800cf90:	0800cfc5 	.word	0x0800cfc5
 800cf94:	0800d00d 	.word	0x0800d00d
 800cf98:	0800d00d 	.word	0x0800d00d
 800cf9c:	0800d00d 	.word	0x0800d00d
 800cfa0:	0800cfd7 	.word	0x0800cfd7
 800cfa4:	0800d00d 	.word	0x0800d00d
 800cfa8:	0800d00d 	.word	0x0800d00d
 800cfac:	0800d00d 	.word	0x0800d00d
 800cfb0:	0800cfe9 	.word	0x0800cfe9
 800cfb4:	0800d00d 	.word	0x0800d00d
 800cfb8:	0800d00d 	.word	0x0800d00d
 800cfbc:	0800d00d 	.word	0x0800d00d
 800cfc0:	0800cffb 	.word	0x0800cffb
  {
    case TIM_CHANNEL_1:
    {
      /* Enable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 800cfc4:	687b      	ldr	r3, [r7, #4]
 800cfc6:	681b      	ldr	r3, [r3, #0]
 800cfc8:	68da      	ldr	r2, [r3, #12]
 800cfca:	687b      	ldr	r3, [r7, #4]
 800cfcc:	681b      	ldr	r3, [r3, #0]
 800cfce:	f042 0202 	orr.w	r2, r2, #2
 800cfd2:	60da      	str	r2, [r3, #12]
      break;
 800cfd4:	e01d      	b.n	800d012 <HAL_TIM_IC_Start_IT+0x192>
    }

    case TIM_CHANNEL_2:
    {
      /* Enable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 800cfd6:	687b      	ldr	r3, [r7, #4]
 800cfd8:	681b      	ldr	r3, [r3, #0]
 800cfda:	68da      	ldr	r2, [r3, #12]
 800cfdc:	687b      	ldr	r3, [r7, #4]
 800cfde:	681b      	ldr	r3, [r3, #0]
 800cfe0:	f042 0204 	orr.w	r2, r2, #4
 800cfe4:	60da      	str	r2, [r3, #12]
      break;
 800cfe6:	e014      	b.n	800d012 <HAL_TIM_IC_Start_IT+0x192>
    }

    case TIM_CHANNEL_3:
    {
      /* Enable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 800cfe8:	687b      	ldr	r3, [r7, #4]
 800cfea:	681b      	ldr	r3, [r3, #0]
 800cfec:	68da      	ldr	r2, [r3, #12]
 800cfee:	687b      	ldr	r3, [r7, #4]
 800cff0:	681b      	ldr	r3, [r3, #0]
 800cff2:	f042 0208 	orr.w	r2, r2, #8
 800cff6:	60da      	str	r2, [r3, #12]
      break;
 800cff8:	e00b      	b.n	800d012 <HAL_TIM_IC_Start_IT+0x192>
    }

    case TIM_CHANNEL_4:
    {
      /* Enable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 800cffa:	687b      	ldr	r3, [r7, #4]
 800cffc:	681b      	ldr	r3, [r3, #0]
 800cffe:	68da      	ldr	r2, [r3, #12]
 800d000:	687b      	ldr	r3, [r7, #4]
 800d002:	681b      	ldr	r3, [r3, #0]
 800d004:	f042 0210 	orr.w	r2, r2, #16
 800d008:	60da      	str	r2, [r3, #12]
      break;
 800d00a:	e002      	b.n	800d012 <HAL_TIM_IC_Start_IT+0x192>
    }

    default:
      status = HAL_ERROR;
 800d00c:	2301      	movs	r3, #1
 800d00e:	73fb      	strb	r3, [r7, #15]
      break;
 800d010:	bf00      	nop
  }

  if (status == HAL_OK)
 800d012:	7bfb      	ldrb	r3, [r7, #15]
 800d014:	2b00      	cmp	r3, #0
 800d016:	d13e      	bne.n	800d096 <HAL_TIM_IC_Start_IT+0x216>
  {
    /* Enable the Input Capture channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800d018:	687b      	ldr	r3, [r7, #4]
 800d01a:	681b      	ldr	r3, [r3, #0]
 800d01c:	2201      	movs	r2, #1
 800d01e:	6839      	ldr	r1, [r7, #0]
 800d020:	4618      	mov	r0, r3
 800d022:	f000 fdf2 	bl	800dc0a <TIM_CCxChannelCmd>

    /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
    if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800d026:	687b      	ldr	r3, [r7, #4]
 800d028:	681b      	ldr	r3, [r3, #0]
 800d02a:	4a1d      	ldr	r2, [pc, #116]	@ (800d0a0 <HAL_TIM_IC_Start_IT+0x220>)
 800d02c:	4293      	cmp	r3, r2
 800d02e:	d018      	beq.n	800d062 <HAL_TIM_IC_Start_IT+0x1e2>
 800d030:	687b      	ldr	r3, [r7, #4]
 800d032:	681b      	ldr	r3, [r3, #0]
 800d034:	4a1b      	ldr	r2, [pc, #108]	@ (800d0a4 <HAL_TIM_IC_Start_IT+0x224>)
 800d036:	4293      	cmp	r3, r2
 800d038:	d013      	beq.n	800d062 <HAL_TIM_IC_Start_IT+0x1e2>
 800d03a:	687b      	ldr	r3, [r7, #4]
 800d03c:	681b      	ldr	r3, [r3, #0]
 800d03e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800d042:	d00e      	beq.n	800d062 <HAL_TIM_IC_Start_IT+0x1e2>
 800d044:	687b      	ldr	r3, [r7, #4]
 800d046:	681b      	ldr	r3, [r3, #0]
 800d048:	4a17      	ldr	r2, [pc, #92]	@ (800d0a8 <HAL_TIM_IC_Start_IT+0x228>)
 800d04a:	4293      	cmp	r3, r2
 800d04c:	d009      	beq.n	800d062 <HAL_TIM_IC_Start_IT+0x1e2>
 800d04e:	687b      	ldr	r3, [r7, #4]
 800d050:	681b      	ldr	r3, [r3, #0]
 800d052:	4a16      	ldr	r2, [pc, #88]	@ (800d0ac <HAL_TIM_IC_Start_IT+0x22c>)
 800d054:	4293      	cmp	r3, r2
 800d056:	d004      	beq.n	800d062 <HAL_TIM_IC_Start_IT+0x1e2>
 800d058:	687b      	ldr	r3, [r7, #4]
 800d05a:	681b      	ldr	r3, [r3, #0]
 800d05c:	4a14      	ldr	r2, [pc, #80]	@ (800d0b0 <HAL_TIM_IC_Start_IT+0x230>)
 800d05e:	4293      	cmp	r3, r2
 800d060:	d111      	bne.n	800d086 <HAL_TIM_IC_Start_IT+0x206>
    {
      tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800d062:	687b      	ldr	r3, [r7, #4]
 800d064:	681b      	ldr	r3, [r3, #0]
 800d066:	689b      	ldr	r3, [r3, #8]
 800d068:	f003 0307 	and.w	r3, r3, #7
 800d06c:	60bb      	str	r3, [r7, #8]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800d06e:	68bb      	ldr	r3, [r7, #8]
 800d070:	2b06      	cmp	r3, #6
 800d072:	d010      	beq.n	800d096 <HAL_TIM_IC_Start_IT+0x216>
      {
        __HAL_TIM_ENABLE(htim);
 800d074:	687b      	ldr	r3, [r7, #4]
 800d076:	681b      	ldr	r3, [r3, #0]
 800d078:	681a      	ldr	r2, [r3, #0]
 800d07a:	687b      	ldr	r3, [r7, #4]
 800d07c:	681b      	ldr	r3, [r3, #0]
 800d07e:	f042 0201 	orr.w	r2, r2, #1
 800d082:	601a      	str	r2, [r3, #0]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800d084:	e007      	b.n	800d096 <HAL_TIM_IC_Start_IT+0x216>
      }
    }
    else
    {
      __HAL_TIM_ENABLE(htim);
 800d086:	687b      	ldr	r3, [r7, #4]
 800d088:	681b      	ldr	r3, [r3, #0]
 800d08a:	681a      	ldr	r2, [r3, #0]
 800d08c:	687b      	ldr	r3, [r7, #4]
 800d08e:	681b      	ldr	r3, [r3, #0]
 800d090:	f042 0201 	orr.w	r2, r2, #1
 800d094:	601a      	str	r2, [r3, #0]
    }
  }

  /* Return function status */
  return status;
 800d096:	7bfb      	ldrb	r3, [r7, #15]
}
 800d098:	4618      	mov	r0, r3
 800d09a:	3710      	adds	r7, #16
 800d09c:	46bd      	mov	sp, r7
 800d09e:	bd80      	pop	{r7, pc}
 800d0a0:	40012c00 	.word	0x40012c00
 800d0a4:	40013400 	.word	0x40013400
 800d0a8:	40000400 	.word	0x40000400
 800d0ac:	40000800 	.word	0x40000800
 800d0b0:	40000c00 	.word	0x40000c00

0800d0b4 <HAL_TIM_IC_Stop_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Stop_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800d0b4:	b580      	push	{r7, lr}
 800d0b6:	b084      	sub	sp, #16
 800d0b8:	af00      	add	r7, sp, #0
 800d0ba:	6078      	str	r0, [r7, #4]
 800d0bc:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800d0be:	2300      	movs	r3, #0
 800d0c0:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  switch (Channel)
 800d0c2:	683b      	ldr	r3, [r7, #0]
 800d0c4:	2b0c      	cmp	r3, #12
 800d0c6:	d841      	bhi.n	800d14c <HAL_TIM_IC_Stop_IT+0x98>
 800d0c8:	a201      	add	r2, pc, #4	@ (adr r2, 800d0d0 <HAL_TIM_IC_Stop_IT+0x1c>)
 800d0ca:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d0ce:	bf00      	nop
 800d0d0:	0800d105 	.word	0x0800d105
 800d0d4:	0800d14d 	.word	0x0800d14d
 800d0d8:	0800d14d 	.word	0x0800d14d
 800d0dc:	0800d14d 	.word	0x0800d14d
 800d0e0:	0800d117 	.word	0x0800d117
 800d0e4:	0800d14d 	.word	0x0800d14d
 800d0e8:	0800d14d 	.word	0x0800d14d
 800d0ec:	0800d14d 	.word	0x0800d14d
 800d0f0:	0800d129 	.word	0x0800d129
 800d0f4:	0800d14d 	.word	0x0800d14d
 800d0f8:	0800d14d 	.word	0x0800d14d
 800d0fc:	0800d14d 	.word	0x0800d14d
 800d100:	0800d13b 	.word	0x0800d13b
  {
    case TIM_CHANNEL_1:
    {
      /* Disable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC1);
 800d104:	687b      	ldr	r3, [r7, #4]
 800d106:	681b      	ldr	r3, [r3, #0]
 800d108:	68da      	ldr	r2, [r3, #12]
 800d10a:	687b      	ldr	r3, [r7, #4]
 800d10c:	681b      	ldr	r3, [r3, #0]
 800d10e:	f022 0202 	bic.w	r2, r2, #2
 800d112:	60da      	str	r2, [r3, #12]
      break;
 800d114:	e01d      	b.n	800d152 <HAL_TIM_IC_Stop_IT+0x9e>
    }

    case TIM_CHANNEL_2:
    {
      /* Disable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC2);
 800d116:	687b      	ldr	r3, [r7, #4]
 800d118:	681b      	ldr	r3, [r3, #0]
 800d11a:	68da      	ldr	r2, [r3, #12]
 800d11c:	687b      	ldr	r3, [r7, #4]
 800d11e:	681b      	ldr	r3, [r3, #0]
 800d120:	f022 0204 	bic.w	r2, r2, #4
 800d124:	60da      	str	r2, [r3, #12]
      break;
 800d126:	e014      	b.n	800d152 <HAL_TIM_IC_Stop_IT+0x9e>
    }

    case TIM_CHANNEL_3:
    {
      /* Disable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC3);
 800d128:	687b      	ldr	r3, [r7, #4]
 800d12a:	681b      	ldr	r3, [r3, #0]
 800d12c:	68da      	ldr	r2, [r3, #12]
 800d12e:	687b      	ldr	r3, [r7, #4]
 800d130:	681b      	ldr	r3, [r3, #0]
 800d132:	f022 0208 	bic.w	r2, r2, #8
 800d136:	60da      	str	r2, [r3, #12]
      break;
 800d138:	e00b      	b.n	800d152 <HAL_TIM_IC_Stop_IT+0x9e>
    }

    case TIM_CHANNEL_4:
    {
      /* Disable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC4);
 800d13a:	687b      	ldr	r3, [r7, #4]
 800d13c:	681b      	ldr	r3, [r3, #0]
 800d13e:	68da      	ldr	r2, [r3, #12]
 800d140:	687b      	ldr	r3, [r7, #4]
 800d142:	681b      	ldr	r3, [r3, #0]
 800d144:	f022 0210 	bic.w	r2, r2, #16
 800d148:	60da      	str	r2, [r3, #12]
      break;
 800d14a:	e002      	b.n	800d152 <HAL_TIM_IC_Stop_IT+0x9e>
    }

    default:
      status = HAL_ERROR;
 800d14c:	2301      	movs	r3, #1
 800d14e:	73fb      	strb	r3, [r7, #15]
      break;
 800d150:	bf00      	nop
  }

  if (status == HAL_OK)
 800d152:	7bfb      	ldrb	r3, [r7, #15]
 800d154:	2b00      	cmp	r3, #0
 800d156:	d156      	bne.n	800d206 <HAL_TIM_IC_Stop_IT+0x152>
  {
    /* Disable the Input Capture channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 800d158:	687b      	ldr	r3, [r7, #4]
 800d15a:	681b      	ldr	r3, [r3, #0]
 800d15c:	2200      	movs	r2, #0
 800d15e:	6839      	ldr	r1, [r7, #0]
 800d160:	4618      	mov	r0, r3
 800d162:	f000 fd52 	bl	800dc0a <TIM_CCxChannelCmd>

    /* Disable the Peripheral */
    __HAL_TIM_DISABLE(htim);
 800d166:	687b      	ldr	r3, [r7, #4]
 800d168:	681b      	ldr	r3, [r3, #0]
 800d16a:	6a1a      	ldr	r2, [r3, #32]
 800d16c:	f241 1311 	movw	r3, #4369	@ 0x1111
 800d170:	4013      	ands	r3, r2
 800d172:	2b00      	cmp	r3, #0
 800d174:	d10f      	bne.n	800d196 <HAL_TIM_IC_Stop_IT+0xe2>
 800d176:	687b      	ldr	r3, [r7, #4]
 800d178:	681b      	ldr	r3, [r3, #0]
 800d17a:	6a1a      	ldr	r2, [r3, #32]
 800d17c:	f240 4344 	movw	r3, #1092	@ 0x444
 800d180:	4013      	ands	r3, r2
 800d182:	2b00      	cmp	r3, #0
 800d184:	d107      	bne.n	800d196 <HAL_TIM_IC_Stop_IT+0xe2>
 800d186:	687b      	ldr	r3, [r7, #4]
 800d188:	681b      	ldr	r3, [r3, #0]
 800d18a:	681a      	ldr	r2, [r3, #0]
 800d18c:	687b      	ldr	r3, [r7, #4]
 800d18e:	681b      	ldr	r3, [r3, #0]
 800d190:	f022 0201 	bic.w	r2, r2, #1
 800d194:	601a      	str	r2, [r3, #0]

    /* Set the TIM channel state */
    TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 800d196:	683b      	ldr	r3, [r7, #0]
 800d198:	2b00      	cmp	r3, #0
 800d19a:	d104      	bne.n	800d1a6 <HAL_TIM_IC_Stop_IT+0xf2>
 800d19c:	687b      	ldr	r3, [r7, #4]
 800d19e:	2201      	movs	r2, #1
 800d1a0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800d1a4:	e013      	b.n	800d1ce <HAL_TIM_IC_Stop_IT+0x11a>
 800d1a6:	683b      	ldr	r3, [r7, #0]
 800d1a8:	2b04      	cmp	r3, #4
 800d1aa:	d104      	bne.n	800d1b6 <HAL_TIM_IC_Stop_IT+0x102>
 800d1ac:	687b      	ldr	r3, [r7, #4]
 800d1ae:	2201      	movs	r2, #1
 800d1b0:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800d1b4:	e00b      	b.n	800d1ce <HAL_TIM_IC_Stop_IT+0x11a>
 800d1b6:	683b      	ldr	r3, [r7, #0]
 800d1b8:	2b08      	cmp	r3, #8
 800d1ba:	d104      	bne.n	800d1c6 <HAL_TIM_IC_Stop_IT+0x112>
 800d1bc:	687b      	ldr	r3, [r7, #4]
 800d1be:	2201      	movs	r2, #1
 800d1c0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800d1c4:	e003      	b.n	800d1ce <HAL_TIM_IC_Stop_IT+0x11a>
 800d1c6:	687b      	ldr	r3, [r7, #4]
 800d1c8:	2201      	movs	r2, #1
 800d1ca:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 800d1ce:	683b      	ldr	r3, [r7, #0]
 800d1d0:	2b00      	cmp	r3, #0
 800d1d2:	d104      	bne.n	800d1de <HAL_TIM_IC_Stop_IT+0x12a>
 800d1d4:	687b      	ldr	r3, [r7, #4]
 800d1d6:	2201      	movs	r2, #1
 800d1d8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800d1dc:	e013      	b.n	800d206 <HAL_TIM_IC_Stop_IT+0x152>
 800d1de:	683b      	ldr	r3, [r7, #0]
 800d1e0:	2b04      	cmp	r3, #4
 800d1e2:	d104      	bne.n	800d1ee <HAL_TIM_IC_Stop_IT+0x13a>
 800d1e4:	687b      	ldr	r3, [r7, #4]
 800d1e6:	2201      	movs	r2, #1
 800d1e8:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 800d1ec:	e00b      	b.n	800d206 <HAL_TIM_IC_Stop_IT+0x152>
 800d1ee:	683b      	ldr	r3, [r7, #0]
 800d1f0:	2b08      	cmp	r3, #8
 800d1f2:	d104      	bne.n	800d1fe <HAL_TIM_IC_Stop_IT+0x14a>
 800d1f4:	687b      	ldr	r3, [r7, #4]
 800d1f6:	2201      	movs	r2, #1
 800d1f8:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800d1fc:	e003      	b.n	800d206 <HAL_TIM_IC_Stop_IT+0x152>
 800d1fe:	687b      	ldr	r3, [r7, #4]
 800d200:	2201      	movs	r2, #1
 800d202:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
  }

  /* Return function status */
  return status;
 800d206:	7bfb      	ldrb	r3, [r7, #15]
}
 800d208:	4618      	mov	r0, r3
 800d20a:	3710      	adds	r7, #16
 800d20c:	46bd      	mov	sp, r7
 800d20e:	bd80      	pop	{r7, pc}

0800d210 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800d210:	b580      	push	{r7, lr}
 800d212:	b082      	sub	sp, #8
 800d214:	af00      	add	r7, sp, #0
 800d216:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 800d218:	687b      	ldr	r3, [r7, #4]
 800d21a:	681b      	ldr	r3, [r3, #0]
 800d21c:	691b      	ldr	r3, [r3, #16]
 800d21e:	f003 0302 	and.w	r3, r3, #2
 800d222:	2b02      	cmp	r3, #2
 800d224:	d122      	bne.n	800d26c <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 800d226:	687b      	ldr	r3, [r7, #4]
 800d228:	681b      	ldr	r3, [r3, #0]
 800d22a:	68db      	ldr	r3, [r3, #12]
 800d22c:	f003 0302 	and.w	r3, r3, #2
 800d230:	2b02      	cmp	r3, #2
 800d232:	d11b      	bne.n	800d26c <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 800d234:	687b      	ldr	r3, [r7, #4]
 800d236:	681b      	ldr	r3, [r3, #0]
 800d238:	f06f 0202 	mvn.w	r2, #2
 800d23c:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800d23e:	687b      	ldr	r3, [r7, #4]
 800d240:	2201      	movs	r2, #1
 800d242:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800d244:	687b      	ldr	r3, [r7, #4]
 800d246:	681b      	ldr	r3, [r3, #0]
 800d248:	699b      	ldr	r3, [r3, #24]
 800d24a:	f003 0303 	and.w	r3, r3, #3
 800d24e:	2b00      	cmp	r3, #0
 800d250:	d003      	beq.n	800d25a <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800d252:	6878      	ldr	r0, [r7, #4]
 800d254:	f7f7 ff2a 	bl	80050ac <HAL_TIM_IC_CaptureCallback>
 800d258:	e005      	b.n	800d266 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800d25a:	6878      	ldr	r0, [r7, #4]
 800d25c:	f000 fa91 	bl	800d782 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800d260:	6878      	ldr	r0, [r7, #4]
 800d262:	f000 fa97 	bl	800d794 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800d266:	687b      	ldr	r3, [r7, #4]
 800d268:	2200      	movs	r2, #0
 800d26a:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 800d26c:	687b      	ldr	r3, [r7, #4]
 800d26e:	681b      	ldr	r3, [r3, #0]
 800d270:	691b      	ldr	r3, [r3, #16]
 800d272:	f003 0304 	and.w	r3, r3, #4
 800d276:	2b04      	cmp	r3, #4
 800d278:	d122      	bne.n	800d2c0 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 800d27a:	687b      	ldr	r3, [r7, #4]
 800d27c:	681b      	ldr	r3, [r3, #0]
 800d27e:	68db      	ldr	r3, [r3, #12]
 800d280:	f003 0304 	and.w	r3, r3, #4
 800d284:	2b04      	cmp	r3, #4
 800d286:	d11b      	bne.n	800d2c0 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 800d288:	687b      	ldr	r3, [r7, #4]
 800d28a:	681b      	ldr	r3, [r3, #0]
 800d28c:	f06f 0204 	mvn.w	r2, #4
 800d290:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800d292:	687b      	ldr	r3, [r7, #4]
 800d294:	2202      	movs	r2, #2
 800d296:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800d298:	687b      	ldr	r3, [r7, #4]
 800d29a:	681b      	ldr	r3, [r3, #0]
 800d29c:	699b      	ldr	r3, [r3, #24]
 800d29e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800d2a2:	2b00      	cmp	r3, #0
 800d2a4:	d003      	beq.n	800d2ae <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800d2a6:	6878      	ldr	r0, [r7, #4]
 800d2a8:	f7f7 ff00 	bl	80050ac <HAL_TIM_IC_CaptureCallback>
 800d2ac:	e005      	b.n	800d2ba <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800d2ae:	6878      	ldr	r0, [r7, #4]
 800d2b0:	f000 fa67 	bl	800d782 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800d2b4:	6878      	ldr	r0, [r7, #4]
 800d2b6:	f000 fa6d 	bl	800d794 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800d2ba:	687b      	ldr	r3, [r7, #4]
 800d2bc:	2200      	movs	r2, #0
 800d2be:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 800d2c0:	687b      	ldr	r3, [r7, #4]
 800d2c2:	681b      	ldr	r3, [r3, #0]
 800d2c4:	691b      	ldr	r3, [r3, #16]
 800d2c6:	f003 0308 	and.w	r3, r3, #8
 800d2ca:	2b08      	cmp	r3, #8
 800d2cc:	d122      	bne.n	800d314 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 800d2ce:	687b      	ldr	r3, [r7, #4]
 800d2d0:	681b      	ldr	r3, [r3, #0]
 800d2d2:	68db      	ldr	r3, [r3, #12]
 800d2d4:	f003 0308 	and.w	r3, r3, #8
 800d2d8:	2b08      	cmp	r3, #8
 800d2da:	d11b      	bne.n	800d314 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 800d2dc:	687b      	ldr	r3, [r7, #4]
 800d2de:	681b      	ldr	r3, [r3, #0]
 800d2e0:	f06f 0208 	mvn.w	r2, #8
 800d2e4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800d2e6:	687b      	ldr	r3, [r7, #4]
 800d2e8:	2204      	movs	r2, #4
 800d2ea:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800d2ec:	687b      	ldr	r3, [r7, #4]
 800d2ee:	681b      	ldr	r3, [r3, #0]
 800d2f0:	69db      	ldr	r3, [r3, #28]
 800d2f2:	f003 0303 	and.w	r3, r3, #3
 800d2f6:	2b00      	cmp	r3, #0
 800d2f8:	d003      	beq.n	800d302 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800d2fa:	6878      	ldr	r0, [r7, #4]
 800d2fc:	f7f7 fed6 	bl	80050ac <HAL_TIM_IC_CaptureCallback>
 800d300:	e005      	b.n	800d30e <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800d302:	6878      	ldr	r0, [r7, #4]
 800d304:	f000 fa3d 	bl	800d782 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800d308:	6878      	ldr	r0, [r7, #4]
 800d30a:	f000 fa43 	bl	800d794 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800d30e:	687b      	ldr	r3, [r7, #4]
 800d310:	2200      	movs	r2, #0
 800d312:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 800d314:	687b      	ldr	r3, [r7, #4]
 800d316:	681b      	ldr	r3, [r3, #0]
 800d318:	691b      	ldr	r3, [r3, #16]
 800d31a:	f003 0310 	and.w	r3, r3, #16
 800d31e:	2b10      	cmp	r3, #16
 800d320:	d122      	bne.n	800d368 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 800d322:	687b      	ldr	r3, [r7, #4]
 800d324:	681b      	ldr	r3, [r3, #0]
 800d326:	68db      	ldr	r3, [r3, #12]
 800d328:	f003 0310 	and.w	r3, r3, #16
 800d32c:	2b10      	cmp	r3, #16
 800d32e:	d11b      	bne.n	800d368 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 800d330:	687b      	ldr	r3, [r7, #4]
 800d332:	681b      	ldr	r3, [r3, #0]
 800d334:	f06f 0210 	mvn.w	r2, #16
 800d338:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800d33a:	687b      	ldr	r3, [r7, #4]
 800d33c:	2208      	movs	r2, #8
 800d33e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800d340:	687b      	ldr	r3, [r7, #4]
 800d342:	681b      	ldr	r3, [r3, #0]
 800d344:	69db      	ldr	r3, [r3, #28]
 800d346:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800d34a:	2b00      	cmp	r3, #0
 800d34c:	d003      	beq.n	800d356 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800d34e:	6878      	ldr	r0, [r7, #4]
 800d350:	f7f7 feac 	bl	80050ac <HAL_TIM_IC_CaptureCallback>
 800d354:	e005      	b.n	800d362 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800d356:	6878      	ldr	r0, [r7, #4]
 800d358:	f000 fa13 	bl	800d782 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800d35c:	6878      	ldr	r0, [r7, #4]
 800d35e:	f000 fa19 	bl	800d794 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800d362:	687b      	ldr	r3, [r7, #4]
 800d364:	2200      	movs	r2, #0
 800d366:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 800d368:	687b      	ldr	r3, [r7, #4]
 800d36a:	681b      	ldr	r3, [r3, #0]
 800d36c:	691b      	ldr	r3, [r3, #16]
 800d36e:	f003 0301 	and.w	r3, r3, #1
 800d372:	2b01      	cmp	r3, #1
 800d374:	d10e      	bne.n	800d394 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 800d376:	687b      	ldr	r3, [r7, #4]
 800d378:	681b      	ldr	r3, [r3, #0]
 800d37a:	68db      	ldr	r3, [r3, #12]
 800d37c:	f003 0301 	and.w	r3, r3, #1
 800d380:	2b01      	cmp	r3, #1
 800d382:	d107      	bne.n	800d394 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 800d384:	687b      	ldr	r3, [r7, #4]
 800d386:	681b      	ldr	r3, [r3, #0]
 800d388:	f06f 0201 	mvn.w	r2, #1
 800d38c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800d38e:	6878      	ldr	r0, [r7, #4]
 800d390:	f000 f9ee 	bl	800d770 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 800d394:	687b      	ldr	r3, [r7, #4]
 800d396:	681b      	ldr	r3, [r3, #0]
 800d398:	691b      	ldr	r3, [r3, #16]
 800d39a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800d39e:	2b80      	cmp	r3, #128	@ 0x80
 800d3a0:	d10e      	bne.n	800d3c0 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800d3a2:	687b      	ldr	r3, [r7, #4]
 800d3a4:	681b      	ldr	r3, [r3, #0]
 800d3a6:	68db      	ldr	r3, [r3, #12]
 800d3a8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800d3ac:	2b80      	cmp	r3, #128	@ 0x80
 800d3ae:	d107      	bne.n	800d3c0 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 800d3b0:	687b      	ldr	r3, [r7, #4]
 800d3b2:	681b      	ldr	r3, [r3, #0]
 800d3b4:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 800d3b8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800d3ba:	6878      	ldr	r0, [r7, #4]
 800d3bc:	f000 fcbf 	bl	800dd3e <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 800d3c0:	687b      	ldr	r3, [r7, #4]
 800d3c2:	681b      	ldr	r3, [r3, #0]
 800d3c4:	691b      	ldr	r3, [r3, #16]
 800d3c6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800d3ca:	2b40      	cmp	r3, #64	@ 0x40
 800d3cc:	d10e      	bne.n	800d3ec <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 800d3ce:	687b      	ldr	r3, [r7, #4]
 800d3d0:	681b      	ldr	r3, [r3, #0]
 800d3d2:	68db      	ldr	r3, [r3, #12]
 800d3d4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800d3d8:	2b40      	cmp	r3, #64	@ 0x40
 800d3da:	d107      	bne.n	800d3ec <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 800d3dc:	687b      	ldr	r3, [r7, #4]
 800d3de:	681b      	ldr	r3, [r3, #0]
 800d3e0:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 800d3e4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800d3e6:	6878      	ldr	r0, [r7, #4]
 800d3e8:	f000 f9dd 	bl	800d7a6 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 800d3ec:	687b      	ldr	r3, [r7, #4]
 800d3ee:	681b      	ldr	r3, [r3, #0]
 800d3f0:	691b      	ldr	r3, [r3, #16]
 800d3f2:	f003 0320 	and.w	r3, r3, #32
 800d3f6:	2b20      	cmp	r3, #32
 800d3f8:	d10e      	bne.n	800d418 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 800d3fa:	687b      	ldr	r3, [r7, #4]
 800d3fc:	681b      	ldr	r3, [r3, #0]
 800d3fe:	68db      	ldr	r3, [r3, #12]
 800d400:	f003 0320 	and.w	r3, r3, #32
 800d404:	2b20      	cmp	r3, #32
 800d406:	d107      	bne.n	800d418 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 800d408:	687b      	ldr	r3, [r7, #4]
 800d40a:	681b      	ldr	r3, [r3, #0]
 800d40c:	f06f 0220 	mvn.w	r2, #32
 800d410:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800d412:	6878      	ldr	r0, [r7, #4]
 800d414:	f000 fc8a 	bl	800dd2c <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800d418:	bf00      	nop
 800d41a:	3708      	adds	r7, #8
 800d41c:	46bd      	mov	sp, r7
 800d41e:	bd80      	pop	{r7, pc}

0800d420 <HAL_TIM_IC_ConfigChannel>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_ConfigChannel(TIM_HandleTypeDef *htim, const TIM_IC_InitTypeDef *sConfig, uint32_t Channel)
{
 800d420:	b580      	push	{r7, lr}
 800d422:	b086      	sub	sp, #24
 800d424:	af00      	add	r7, sp, #0
 800d426:	60f8      	str	r0, [r7, #12]
 800d428:	60b9      	str	r1, [r7, #8]
 800d42a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800d42c:	2300      	movs	r3, #0
 800d42e:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_IC_SELECTION(sConfig->ICSelection));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->ICPrescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->ICFilter));

  /* Process Locked */
  __HAL_LOCK(htim);
 800d430:	68fb      	ldr	r3, [r7, #12]
 800d432:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800d436:	2b01      	cmp	r3, #1
 800d438:	d101      	bne.n	800d43e <HAL_TIM_IC_ConfigChannel+0x1e>
 800d43a:	2302      	movs	r3, #2
 800d43c:	e088      	b.n	800d550 <HAL_TIM_IC_ConfigChannel+0x130>
 800d43e:	68fb      	ldr	r3, [r7, #12]
 800d440:	2201      	movs	r2, #1
 800d442:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  if (Channel == TIM_CHANNEL_1)
 800d446:	687b      	ldr	r3, [r7, #4]
 800d448:	2b00      	cmp	r3, #0
 800d44a:	d11b      	bne.n	800d484 <HAL_TIM_IC_ConfigChannel+0x64>
  {
    /* TI1 Configuration */
    TIM_TI1_SetConfig(htim->Instance,
 800d44c:	68fb      	ldr	r3, [r7, #12]
 800d44e:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 800d450:	68bb      	ldr	r3, [r7, #8]
 800d452:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 800d454:	68bb      	ldr	r3, [r7, #8]
 800d456:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 800d458:	68bb      	ldr	r3, [r7, #8]
 800d45a:	68db      	ldr	r3, [r3, #12]
    TIM_TI1_SetConfig(htim->Instance,
 800d45c:	f000 fa26 	bl	800d8ac <TIM_TI1_SetConfig>

    /* Reset the IC1PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 800d460:	68fb      	ldr	r3, [r7, #12]
 800d462:	681b      	ldr	r3, [r3, #0]
 800d464:	699a      	ldr	r2, [r3, #24]
 800d466:	68fb      	ldr	r3, [r7, #12]
 800d468:	681b      	ldr	r3, [r3, #0]
 800d46a:	f022 020c 	bic.w	r2, r2, #12
 800d46e:	619a      	str	r2, [r3, #24]

    /* Set the IC1PSC value */
    htim->Instance->CCMR1 |= sConfig->ICPrescaler;
 800d470:	68fb      	ldr	r3, [r7, #12]
 800d472:	681b      	ldr	r3, [r3, #0]
 800d474:	6999      	ldr	r1, [r3, #24]
 800d476:	68bb      	ldr	r3, [r7, #8]
 800d478:	689a      	ldr	r2, [r3, #8]
 800d47a:	68fb      	ldr	r3, [r7, #12]
 800d47c:	681b      	ldr	r3, [r3, #0]
 800d47e:	430a      	orrs	r2, r1
 800d480:	619a      	str	r2, [r3, #24]
 800d482:	e060      	b.n	800d546 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_2)
 800d484:	687b      	ldr	r3, [r7, #4]
 800d486:	2b04      	cmp	r3, #4
 800d488:	d11c      	bne.n	800d4c4 <HAL_TIM_IC_ConfigChannel+0xa4>
  {
    /* TI2 Configuration */
    assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

    TIM_TI2_SetConfig(htim->Instance,
 800d48a:	68fb      	ldr	r3, [r7, #12]
 800d48c:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 800d48e:	68bb      	ldr	r3, [r7, #8]
 800d490:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 800d492:	68bb      	ldr	r3, [r7, #8]
 800d494:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 800d496:	68bb      	ldr	r3, [r7, #8]
 800d498:	68db      	ldr	r3, [r3, #12]
    TIM_TI2_SetConfig(htim->Instance,
 800d49a:	f000 fa9b 	bl	800d9d4 <TIM_TI2_SetConfig>

    /* Reset the IC2PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC;
 800d49e:	68fb      	ldr	r3, [r7, #12]
 800d4a0:	681b      	ldr	r3, [r3, #0]
 800d4a2:	699a      	ldr	r2, [r3, #24]
 800d4a4:	68fb      	ldr	r3, [r7, #12]
 800d4a6:	681b      	ldr	r3, [r3, #0]
 800d4a8:	f422 6240 	bic.w	r2, r2, #3072	@ 0xc00
 800d4ac:	619a      	str	r2, [r3, #24]

    /* Set the IC2PSC value */
    htim->Instance->CCMR1 |= (sConfig->ICPrescaler << 8U);
 800d4ae:	68fb      	ldr	r3, [r7, #12]
 800d4b0:	681b      	ldr	r3, [r3, #0]
 800d4b2:	6999      	ldr	r1, [r3, #24]
 800d4b4:	68bb      	ldr	r3, [r7, #8]
 800d4b6:	689b      	ldr	r3, [r3, #8]
 800d4b8:	021a      	lsls	r2, r3, #8
 800d4ba:	68fb      	ldr	r3, [r7, #12]
 800d4bc:	681b      	ldr	r3, [r3, #0]
 800d4be:	430a      	orrs	r2, r1
 800d4c0:	619a      	str	r2, [r3, #24]
 800d4c2:	e040      	b.n	800d546 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_3)
 800d4c4:	687b      	ldr	r3, [r7, #4]
 800d4c6:	2b08      	cmp	r3, #8
 800d4c8:	d11b      	bne.n	800d502 <HAL_TIM_IC_ConfigChannel+0xe2>
  {
    /* TI3 Configuration */
    assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

    TIM_TI3_SetConfig(htim->Instance,
 800d4ca:	68fb      	ldr	r3, [r7, #12]
 800d4cc:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 800d4ce:	68bb      	ldr	r3, [r7, #8]
 800d4d0:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 800d4d2:	68bb      	ldr	r3, [r7, #8]
 800d4d4:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 800d4d6:	68bb      	ldr	r3, [r7, #8]
 800d4d8:	68db      	ldr	r3, [r3, #12]
    TIM_TI3_SetConfig(htim->Instance,
 800d4da:	f000 fae6 	bl	800daaa <TIM_TI3_SetConfig>

    /* Reset the IC3PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC3PSC;
 800d4de:	68fb      	ldr	r3, [r7, #12]
 800d4e0:	681b      	ldr	r3, [r3, #0]
 800d4e2:	69da      	ldr	r2, [r3, #28]
 800d4e4:	68fb      	ldr	r3, [r7, #12]
 800d4e6:	681b      	ldr	r3, [r3, #0]
 800d4e8:	f022 020c 	bic.w	r2, r2, #12
 800d4ec:	61da      	str	r2, [r3, #28]

    /* Set the IC3PSC value */
    htim->Instance->CCMR2 |= sConfig->ICPrescaler;
 800d4ee:	68fb      	ldr	r3, [r7, #12]
 800d4f0:	681b      	ldr	r3, [r3, #0]
 800d4f2:	69d9      	ldr	r1, [r3, #28]
 800d4f4:	68bb      	ldr	r3, [r7, #8]
 800d4f6:	689a      	ldr	r2, [r3, #8]
 800d4f8:	68fb      	ldr	r3, [r7, #12]
 800d4fa:	681b      	ldr	r3, [r3, #0]
 800d4fc:	430a      	orrs	r2, r1
 800d4fe:	61da      	str	r2, [r3, #28]
 800d500:	e021      	b.n	800d546 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_4)
 800d502:	687b      	ldr	r3, [r7, #4]
 800d504:	2b0c      	cmp	r3, #12
 800d506:	d11c      	bne.n	800d542 <HAL_TIM_IC_ConfigChannel+0x122>
  {
    /* TI4 Configuration */
    assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

    TIM_TI4_SetConfig(htim->Instance,
 800d508:	68fb      	ldr	r3, [r7, #12]
 800d50a:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 800d50c:	68bb      	ldr	r3, [r7, #8]
 800d50e:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 800d510:	68bb      	ldr	r3, [r7, #8]
 800d512:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 800d514:	68bb      	ldr	r3, [r7, #8]
 800d516:	68db      	ldr	r3, [r3, #12]
    TIM_TI4_SetConfig(htim->Instance,
 800d518:	f000 fb02 	bl	800db20 <TIM_TI4_SetConfig>

    /* Reset the IC4PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC4PSC;
 800d51c:	68fb      	ldr	r3, [r7, #12]
 800d51e:	681b      	ldr	r3, [r3, #0]
 800d520:	69da      	ldr	r2, [r3, #28]
 800d522:	68fb      	ldr	r3, [r7, #12]
 800d524:	681b      	ldr	r3, [r3, #0]
 800d526:	f422 6240 	bic.w	r2, r2, #3072	@ 0xc00
 800d52a:	61da      	str	r2, [r3, #28]

    /* Set the IC4PSC value */
    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
 800d52c:	68fb      	ldr	r3, [r7, #12]
 800d52e:	681b      	ldr	r3, [r3, #0]
 800d530:	69d9      	ldr	r1, [r3, #28]
 800d532:	68bb      	ldr	r3, [r7, #8]
 800d534:	689b      	ldr	r3, [r3, #8]
 800d536:	021a      	lsls	r2, r3, #8
 800d538:	68fb      	ldr	r3, [r7, #12]
 800d53a:	681b      	ldr	r3, [r3, #0]
 800d53c:	430a      	orrs	r2, r1
 800d53e:	61da      	str	r2, [r3, #28]
 800d540:	e001      	b.n	800d546 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else
  {
    status = HAL_ERROR;
 800d542:	2301      	movs	r3, #1
 800d544:	75fb      	strb	r3, [r7, #23]
  }

  __HAL_UNLOCK(htim);
 800d546:	68fb      	ldr	r3, [r7, #12]
 800d548:	2200      	movs	r2, #0
 800d54a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800d54e:	7dfb      	ldrb	r3, [r7, #23]
}
 800d550:	4618      	mov	r0, r3
 800d552:	3718      	adds	r7, #24
 800d554:	46bd      	mov	sp, r7
 800d556:	bd80      	pop	{r7, pc}

0800d558 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800d558:	b580      	push	{r7, lr}
 800d55a:	b084      	sub	sp, #16
 800d55c:	af00      	add	r7, sp, #0
 800d55e:	6078      	str	r0, [r7, #4]
 800d560:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800d562:	2300      	movs	r3, #0
 800d564:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800d566:	687b      	ldr	r3, [r7, #4]
 800d568:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800d56c:	2b01      	cmp	r3, #1
 800d56e:	d101      	bne.n	800d574 <HAL_TIM_ConfigClockSource+0x1c>
 800d570:	2302      	movs	r3, #2
 800d572:	e0b4      	b.n	800d6de <HAL_TIM_ConfigClockSource+0x186>
 800d574:	687b      	ldr	r3, [r7, #4]
 800d576:	2201      	movs	r2, #1
 800d578:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800d57c:	687b      	ldr	r3, [r7, #4]
 800d57e:	2202      	movs	r2, #2
 800d580:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800d584:	687b      	ldr	r3, [r7, #4]
 800d586:	681b      	ldr	r3, [r3, #0]
 800d588:	689b      	ldr	r3, [r3, #8]
 800d58a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800d58c:	68bb      	ldr	r3, [r7, #8]
 800d58e:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 800d592:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800d594:	68bb      	ldr	r3, [r7, #8]
 800d596:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800d59a:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 800d59c:	687b      	ldr	r3, [r7, #4]
 800d59e:	681b      	ldr	r3, [r3, #0]
 800d5a0:	68ba      	ldr	r2, [r7, #8]
 800d5a2:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800d5a4:	683b      	ldr	r3, [r7, #0]
 800d5a6:	681b      	ldr	r3, [r3, #0]
 800d5a8:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800d5ac:	d03e      	beq.n	800d62c <HAL_TIM_ConfigClockSource+0xd4>
 800d5ae:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800d5b2:	f200 8087 	bhi.w	800d6c4 <HAL_TIM_ConfigClockSource+0x16c>
 800d5b6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800d5ba:	f000 8086 	beq.w	800d6ca <HAL_TIM_ConfigClockSource+0x172>
 800d5be:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800d5c2:	d87f      	bhi.n	800d6c4 <HAL_TIM_ConfigClockSource+0x16c>
 800d5c4:	2b70      	cmp	r3, #112	@ 0x70
 800d5c6:	d01a      	beq.n	800d5fe <HAL_TIM_ConfigClockSource+0xa6>
 800d5c8:	2b70      	cmp	r3, #112	@ 0x70
 800d5ca:	d87b      	bhi.n	800d6c4 <HAL_TIM_ConfigClockSource+0x16c>
 800d5cc:	2b60      	cmp	r3, #96	@ 0x60
 800d5ce:	d050      	beq.n	800d672 <HAL_TIM_ConfigClockSource+0x11a>
 800d5d0:	2b60      	cmp	r3, #96	@ 0x60
 800d5d2:	d877      	bhi.n	800d6c4 <HAL_TIM_ConfigClockSource+0x16c>
 800d5d4:	2b50      	cmp	r3, #80	@ 0x50
 800d5d6:	d03c      	beq.n	800d652 <HAL_TIM_ConfigClockSource+0xfa>
 800d5d8:	2b50      	cmp	r3, #80	@ 0x50
 800d5da:	d873      	bhi.n	800d6c4 <HAL_TIM_ConfigClockSource+0x16c>
 800d5dc:	2b40      	cmp	r3, #64	@ 0x40
 800d5de:	d058      	beq.n	800d692 <HAL_TIM_ConfigClockSource+0x13a>
 800d5e0:	2b40      	cmp	r3, #64	@ 0x40
 800d5e2:	d86f      	bhi.n	800d6c4 <HAL_TIM_ConfigClockSource+0x16c>
 800d5e4:	2b30      	cmp	r3, #48	@ 0x30
 800d5e6:	d064      	beq.n	800d6b2 <HAL_TIM_ConfigClockSource+0x15a>
 800d5e8:	2b30      	cmp	r3, #48	@ 0x30
 800d5ea:	d86b      	bhi.n	800d6c4 <HAL_TIM_ConfigClockSource+0x16c>
 800d5ec:	2b20      	cmp	r3, #32
 800d5ee:	d060      	beq.n	800d6b2 <HAL_TIM_ConfigClockSource+0x15a>
 800d5f0:	2b20      	cmp	r3, #32
 800d5f2:	d867      	bhi.n	800d6c4 <HAL_TIM_ConfigClockSource+0x16c>
 800d5f4:	2b00      	cmp	r3, #0
 800d5f6:	d05c      	beq.n	800d6b2 <HAL_TIM_ConfigClockSource+0x15a>
 800d5f8:	2b10      	cmp	r3, #16
 800d5fa:	d05a      	beq.n	800d6b2 <HAL_TIM_ConfigClockSource+0x15a>
 800d5fc:	e062      	b.n	800d6c4 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800d5fe:	687b      	ldr	r3, [r7, #4]
 800d600:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800d602:	683b      	ldr	r3, [r7, #0]
 800d604:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800d606:	683b      	ldr	r3, [r7, #0]
 800d608:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800d60a:	683b      	ldr	r3, [r7, #0]
 800d60c:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800d60e:	f000 fadd 	bl	800dbcc <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800d612:	687b      	ldr	r3, [r7, #4]
 800d614:	681b      	ldr	r3, [r3, #0]
 800d616:	689b      	ldr	r3, [r3, #8]
 800d618:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800d61a:	68bb      	ldr	r3, [r7, #8]
 800d61c:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 800d620:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800d622:	687b      	ldr	r3, [r7, #4]
 800d624:	681b      	ldr	r3, [r3, #0]
 800d626:	68ba      	ldr	r2, [r7, #8]
 800d628:	609a      	str	r2, [r3, #8]
      break;
 800d62a:	e04f      	b.n	800d6cc <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800d62c:	687b      	ldr	r3, [r7, #4]
 800d62e:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800d630:	683b      	ldr	r3, [r7, #0]
 800d632:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800d634:	683b      	ldr	r3, [r7, #0]
 800d636:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800d638:	683b      	ldr	r3, [r7, #0]
 800d63a:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800d63c:	f000 fac6 	bl	800dbcc <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800d640:	687b      	ldr	r3, [r7, #4]
 800d642:	681b      	ldr	r3, [r3, #0]
 800d644:	689a      	ldr	r2, [r3, #8]
 800d646:	687b      	ldr	r3, [r7, #4]
 800d648:	681b      	ldr	r3, [r3, #0]
 800d64a:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800d64e:	609a      	str	r2, [r3, #8]
      break;
 800d650:	e03c      	b.n	800d6cc <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800d652:	687b      	ldr	r3, [r7, #4]
 800d654:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800d656:	683b      	ldr	r3, [r7, #0]
 800d658:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800d65a:	683b      	ldr	r3, [r7, #0]
 800d65c:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800d65e:	461a      	mov	r2, r3
 800d660:	f000 f98a 	bl	800d978 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800d664:	687b      	ldr	r3, [r7, #4]
 800d666:	681b      	ldr	r3, [r3, #0]
 800d668:	2150      	movs	r1, #80	@ 0x50
 800d66a:	4618      	mov	r0, r3
 800d66c:	f000 fa94 	bl	800db98 <TIM_ITRx_SetConfig>
      break;
 800d670:	e02c      	b.n	800d6cc <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800d672:	687b      	ldr	r3, [r7, #4]
 800d674:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800d676:	683b      	ldr	r3, [r7, #0]
 800d678:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800d67a:	683b      	ldr	r3, [r7, #0]
 800d67c:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 800d67e:	461a      	mov	r2, r3
 800d680:	f000 f9e4 	bl	800da4c <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800d684:	687b      	ldr	r3, [r7, #4]
 800d686:	681b      	ldr	r3, [r3, #0]
 800d688:	2160      	movs	r1, #96	@ 0x60
 800d68a:	4618      	mov	r0, r3
 800d68c:	f000 fa84 	bl	800db98 <TIM_ITRx_SetConfig>
      break;
 800d690:	e01c      	b.n	800d6cc <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800d692:	687b      	ldr	r3, [r7, #4]
 800d694:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800d696:	683b      	ldr	r3, [r7, #0]
 800d698:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800d69a:	683b      	ldr	r3, [r7, #0]
 800d69c:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800d69e:	461a      	mov	r2, r3
 800d6a0:	f000 f96a 	bl	800d978 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800d6a4:	687b      	ldr	r3, [r7, #4]
 800d6a6:	681b      	ldr	r3, [r3, #0]
 800d6a8:	2140      	movs	r1, #64	@ 0x40
 800d6aa:	4618      	mov	r0, r3
 800d6ac:	f000 fa74 	bl	800db98 <TIM_ITRx_SetConfig>
      break;
 800d6b0:	e00c      	b.n	800d6cc <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800d6b2:	687b      	ldr	r3, [r7, #4]
 800d6b4:	681a      	ldr	r2, [r3, #0]
 800d6b6:	683b      	ldr	r3, [r7, #0]
 800d6b8:	681b      	ldr	r3, [r3, #0]
 800d6ba:	4619      	mov	r1, r3
 800d6bc:	4610      	mov	r0, r2
 800d6be:	f000 fa6b 	bl	800db98 <TIM_ITRx_SetConfig>
      break;
 800d6c2:	e003      	b.n	800d6cc <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 800d6c4:	2301      	movs	r3, #1
 800d6c6:	73fb      	strb	r3, [r7, #15]
      break;
 800d6c8:	e000      	b.n	800d6cc <HAL_TIM_ConfigClockSource+0x174>
      break;
 800d6ca:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800d6cc:	687b      	ldr	r3, [r7, #4]
 800d6ce:	2201      	movs	r2, #1
 800d6d0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800d6d4:	687b      	ldr	r3, [r7, #4]
 800d6d6:	2200      	movs	r2, #0
 800d6d8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800d6dc:	7bfb      	ldrb	r3, [r7, #15]
}
 800d6de:	4618      	mov	r0, r3
 800d6e0:	3710      	adds	r7, #16
 800d6e2:	46bd      	mov	sp, r7
 800d6e4:	bd80      	pop	{r7, pc}
	...

0800d6e8 <HAL_TIM_ReadCapturedValue>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval Captured value
  */
uint32_t HAL_TIM_ReadCapturedValue(const TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800d6e8:	b480      	push	{r7}
 800d6ea:	b085      	sub	sp, #20
 800d6ec:	af00      	add	r7, sp, #0
 800d6ee:	6078      	str	r0, [r7, #4]
 800d6f0:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0U;
 800d6f2:	2300      	movs	r3, #0
 800d6f4:	60fb      	str	r3, [r7, #12]

  switch (Channel)
 800d6f6:	683b      	ldr	r3, [r7, #0]
 800d6f8:	2b0c      	cmp	r3, #12
 800d6fa:	d831      	bhi.n	800d760 <HAL_TIM_ReadCapturedValue+0x78>
 800d6fc:	a201      	add	r2, pc, #4	@ (adr r2, 800d704 <HAL_TIM_ReadCapturedValue+0x1c>)
 800d6fe:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d702:	bf00      	nop
 800d704:	0800d739 	.word	0x0800d739
 800d708:	0800d761 	.word	0x0800d761
 800d70c:	0800d761 	.word	0x0800d761
 800d710:	0800d761 	.word	0x0800d761
 800d714:	0800d743 	.word	0x0800d743
 800d718:	0800d761 	.word	0x0800d761
 800d71c:	0800d761 	.word	0x0800d761
 800d720:	0800d761 	.word	0x0800d761
 800d724:	0800d74d 	.word	0x0800d74d
 800d728:	0800d761 	.word	0x0800d761
 800d72c:	0800d761 	.word	0x0800d761
 800d730:	0800d761 	.word	0x0800d761
 800d734:	0800d757 	.word	0x0800d757
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Return the capture 1 value */
      tmpreg =  htim->Instance->CCR1;
 800d738:	687b      	ldr	r3, [r7, #4]
 800d73a:	681b      	ldr	r3, [r3, #0]
 800d73c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800d73e:	60fb      	str	r3, [r7, #12]

      break;
 800d740:	e00f      	b.n	800d762 <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Return the capture 2 value */
      tmpreg =   htim->Instance->CCR2;
 800d742:	687b      	ldr	r3, [r7, #4]
 800d744:	681b      	ldr	r3, [r3, #0]
 800d746:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800d748:	60fb      	str	r3, [r7, #12]

      break;
 800d74a:	e00a      	b.n	800d762 <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Return the capture 3 value */
      tmpreg =   htim->Instance->CCR3;
 800d74c:	687b      	ldr	r3, [r7, #4]
 800d74e:	681b      	ldr	r3, [r3, #0]
 800d750:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800d752:	60fb      	str	r3, [r7, #12]

      break;
 800d754:	e005      	b.n	800d762 <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Return the capture 4 value */
      tmpreg =   htim->Instance->CCR4;
 800d756:	687b      	ldr	r3, [r7, #4]
 800d758:	681b      	ldr	r3, [r3, #0]
 800d75a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800d75c:	60fb      	str	r3, [r7, #12]

      break;
 800d75e:	e000      	b.n	800d762 <HAL_TIM_ReadCapturedValue+0x7a>
    }

    default:
      break;
 800d760:	bf00      	nop
  }

  return tmpreg;
 800d762:	68fb      	ldr	r3, [r7, #12]
}
 800d764:	4618      	mov	r0, r3
 800d766:	3714      	adds	r7, #20
 800d768:	46bd      	mov	sp, r7
 800d76a:	bc80      	pop	{r7}
 800d76c:	4770      	bx	lr
 800d76e:	bf00      	nop

0800d770 <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 800d770:	b480      	push	{r7}
 800d772:	b083      	sub	sp, #12
 800d774:	af00      	add	r7, sp, #0
 800d776:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 800d778:	bf00      	nop
 800d77a:	370c      	adds	r7, #12
 800d77c:	46bd      	mov	sp, r7
 800d77e:	bc80      	pop	{r7}
 800d780:	4770      	bx	lr

0800d782 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800d782:	b480      	push	{r7}
 800d784:	b083      	sub	sp, #12
 800d786:	af00      	add	r7, sp, #0
 800d788:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800d78a:	bf00      	nop
 800d78c:	370c      	adds	r7, #12
 800d78e:	46bd      	mov	sp, r7
 800d790:	bc80      	pop	{r7}
 800d792:	4770      	bx	lr

0800d794 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800d794:	b480      	push	{r7}
 800d796:	b083      	sub	sp, #12
 800d798:	af00      	add	r7, sp, #0
 800d79a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800d79c:	bf00      	nop
 800d79e:	370c      	adds	r7, #12
 800d7a0:	46bd      	mov	sp, r7
 800d7a2:	bc80      	pop	{r7}
 800d7a4:	4770      	bx	lr

0800d7a6 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800d7a6:	b480      	push	{r7}
 800d7a8:	b083      	sub	sp, #12
 800d7aa:	af00      	add	r7, sp, #0
 800d7ac:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800d7ae:	bf00      	nop
 800d7b0:	370c      	adds	r7, #12
 800d7b2:	46bd      	mov	sp, r7
 800d7b4:	bc80      	pop	{r7}
 800d7b6:	4770      	bx	lr

0800d7b8 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 800d7b8:	b480      	push	{r7}
 800d7ba:	b085      	sub	sp, #20
 800d7bc:	af00      	add	r7, sp, #0
 800d7be:	6078      	str	r0, [r7, #4]
 800d7c0:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800d7c2:	687b      	ldr	r3, [r7, #4]
 800d7c4:	681b      	ldr	r3, [r3, #0]
 800d7c6:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800d7c8:	687b      	ldr	r3, [r7, #4]
 800d7ca:	4a33      	ldr	r2, [pc, #204]	@ (800d898 <TIM_Base_SetConfig+0xe0>)
 800d7cc:	4293      	cmp	r3, r2
 800d7ce:	d013      	beq.n	800d7f8 <TIM_Base_SetConfig+0x40>
 800d7d0:	687b      	ldr	r3, [r7, #4]
 800d7d2:	4a32      	ldr	r2, [pc, #200]	@ (800d89c <TIM_Base_SetConfig+0xe4>)
 800d7d4:	4293      	cmp	r3, r2
 800d7d6:	d00f      	beq.n	800d7f8 <TIM_Base_SetConfig+0x40>
 800d7d8:	687b      	ldr	r3, [r7, #4]
 800d7da:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800d7de:	d00b      	beq.n	800d7f8 <TIM_Base_SetConfig+0x40>
 800d7e0:	687b      	ldr	r3, [r7, #4]
 800d7e2:	4a2f      	ldr	r2, [pc, #188]	@ (800d8a0 <TIM_Base_SetConfig+0xe8>)
 800d7e4:	4293      	cmp	r3, r2
 800d7e6:	d007      	beq.n	800d7f8 <TIM_Base_SetConfig+0x40>
 800d7e8:	687b      	ldr	r3, [r7, #4]
 800d7ea:	4a2e      	ldr	r2, [pc, #184]	@ (800d8a4 <TIM_Base_SetConfig+0xec>)
 800d7ec:	4293      	cmp	r3, r2
 800d7ee:	d003      	beq.n	800d7f8 <TIM_Base_SetConfig+0x40>
 800d7f0:	687b      	ldr	r3, [r7, #4]
 800d7f2:	4a2d      	ldr	r2, [pc, #180]	@ (800d8a8 <TIM_Base_SetConfig+0xf0>)
 800d7f4:	4293      	cmp	r3, r2
 800d7f6:	d108      	bne.n	800d80a <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800d7f8:	68fb      	ldr	r3, [r7, #12]
 800d7fa:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800d7fe:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800d800:	683b      	ldr	r3, [r7, #0]
 800d802:	685b      	ldr	r3, [r3, #4]
 800d804:	68fa      	ldr	r2, [r7, #12]
 800d806:	4313      	orrs	r3, r2
 800d808:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800d80a:	687b      	ldr	r3, [r7, #4]
 800d80c:	4a22      	ldr	r2, [pc, #136]	@ (800d898 <TIM_Base_SetConfig+0xe0>)
 800d80e:	4293      	cmp	r3, r2
 800d810:	d013      	beq.n	800d83a <TIM_Base_SetConfig+0x82>
 800d812:	687b      	ldr	r3, [r7, #4]
 800d814:	4a21      	ldr	r2, [pc, #132]	@ (800d89c <TIM_Base_SetConfig+0xe4>)
 800d816:	4293      	cmp	r3, r2
 800d818:	d00f      	beq.n	800d83a <TIM_Base_SetConfig+0x82>
 800d81a:	687b      	ldr	r3, [r7, #4]
 800d81c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800d820:	d00b      	beq.n	800d83a <TIM_Base_SetConfig+0x82>
 800d822:	687b      	ldr	r3, [r7, #4]
 800d824:	4a1e      	ldr	r2, [pc, #120]	@ (800d8a0 <TIM_Base_SetConfig+0xe8>)
 800d826:	4293      	cmp	r3, r2
 800d828:	d007      	beq.n	800d83a <TIM_Base_SetConfig+0x82>
 800d82a:	687b      	ldr	r3, [r7, #4]
 800d82c:	4a1d      	ldr	r2, [pc, #116]	@ (800d8a4 <TIM_Base_SetConfig+0xec>)
 800d82e:	4293      	cmp	r3, r2
 800d830:	d003      	beq.n	800d83a <TIM_Base_SetConfig+0x82>
 800d832:	687b      	ldr	r3, [r7, #4]
 800d834:	4a1c      	ldr	r2, [pc, #112]	@ (800d8a8 <TIM_Base_SetConfig+0xf0>)
 800d836:	4293      	cmp	r3, r2
 800d838:	d108      	bne.n	800d84c <TIM_Base_SetConfig+0x94>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800d83a:	68fb      	ldr	r3, [r7, #12]
 800d83c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800d840:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800d842:	683b      	ldr	r3, [r7, #0]
 800d844:	68db      	ldr	r3, [r3, #12]
 800d846:	68fa      	ldr	r2, [r7, #12]
 800d848:	4313      	orrs	r3, r2
 800d84a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800d84c:	68fb      	ldr	r3, [r7, #12]
 800d84e:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800d852:	683b      	ldr	r3, [r7, #0]
 800d854:	695b      	ldr	r3, [r3, #20]
 800d856:	4313      	orrs	r3, r2
 800d858:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800d85a:	687b      	ldr	r3, [r7, #4]
 800d85c:	68fa      	ldr	r2, [r7, #12]
 800d85e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800d860:	683b      	ldr	r3, [r7, #0]
 800d862:	689a      	ldr	r2, [r3, #8]
 800d864:	687b      	ldr	r3, [r7, #4]
 800d866:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800d868:	683b      	ldr	r3, [r7, #0]
 800d86a:	681a      	ldr	r2, [r3, #0]
 800d86c:	687b      	ldr	r3, [r7, #4]
 800d86e:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800d870:	687b      	ldr	r3, [r7, #4]
 800d872:	4a09      	ldr	r2, [pc, #36]	@ (800d898 <TIM_Base_SetConfig+0xe0>)
 800d874:	4293      	cmp	r3, r2
 800d876:	d003      	beq.n	800d880 <TIM_Base_SetConfig+0xc8>
 800d878:	687b      	ldr	r3, [r7, #4]
 800d87a:	4a08      	ldr	r2, [pc, #32]	@ (800d89c <TIM_Base_SetConfig+0xe4>)
 800d87c:	4293      	cmp	r3, r2
 800d87e:	d103      	bne.n	800d888 <TIM_Base_SetConfig+0xd0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800d880:	683b      	ldr	r3, [r7, #0]
 800d882:	691a      	ldr	r2, [r3, #16]
 800d884:	687b      	ldr	r3, [r7, #4]
 800d886:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800d888:	687b      	ldr	r3, [r7, #4]
 800d88a:	2201      	movs	r2, #1
 800d88c:	615a      	str	r2, [r3, #20]
}
 800d88e:	bf00      	nop
 800d890:	3714      	adds	r7, #20
 800d892:	46bd      	mov	sp, r7
 800d894:	bc80      	pop	{r7}
 800d896:	4770      	bx	lr
 800d898:	40012c00 	.word	0x40012c00
 800d89c:	40013400 	.word	0x40013400
 800d8a0:	40000400 	.word	0x40000400
 800d8a4:	40000800 	.word	0x40000800
 800d8a8:	40000c00 	.word	0x40000c00

0800d8ac <TIM_TI1_SetConfig>:
  *       (on channel2 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
void TIM_TI1_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 800d8ac:	b480      	push	{r7}
 800d8ae:	b087      	sub	sp, #28
 800d8b0:	af00      	add	r7, sp, #0
 800d8b2:	60f8      	str	r0, [r7, #12]
 800d8b4:	60b9      	str	r1, [r7, #8]
 800d8b6:	607a      	str	r2, [r7, #4]
 800d8b8:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800d8ba:	68fb      	ldr	r3, [r7, #12]
 800d8bc:	6a1b      	ldr	r3, [r3, #32]
 800d8be:	613b      	str	r3, [r7, #16]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800d8c0:	68fb      	ldr	r3, [r7, #12]
 800d8c2:	6a1b      	ldr	r3, [r3, #32]
 800d8c4:	f023 0201 	bic.w	r2, r3, #1
 800d8c8:	68fb      	ldr	r3, [r7, #12]
 800d8ca:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800d8cc:	68fb      	ldr	r3, [r7, #12]
 800d8ce:	699b      	ldr	r3, [r3, #24]
 800d8d0:	617b      	str	r3, [r7, #20]

  /* Select the Input */
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 800d8d2:	68fb      	ldr	r3, [r7, #12]
 800d8d4:	4a23      	ldr	r2, [pc, #140]	@ (800d964 <TIM_TI1_SetConfig+0xb8>)
 800d8d6:	4293      	cmp	r3, r2
 800d8d8:	d013      	beq.n	800d902 <TIM_TI1_SetConfig+0x56>
 800d8da:	68fb      	ldr	r3, [r7, #12]
 800d8dc:	4a22      	ldr	r2, [pc, #136]	@ (800d968 <TIM_TI1_SetConfig+0xbc>)
 800d8de:	4293      	cmp	r3, r2
 800d8e0:	d00f      	beq.n	800d902 <TIM_TI1_SetConfig+0x56>
 800d8e2:	68fb      	ldr	r3, [r7, #12]
 800d8e4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800d8e8:	d00b      	beq.n	800d902 <TIM_TI1_SetConfig+0x56>
 800d8ea:	68fb      	ldr	r3, [r7, #12]
 800d8ec:	4a1f      	ldr	r2, [pc, #124]	@ (800d96c <TIM_TI1_SetConfig+0xc0>)
 800d8ee:	4293      	cmp	r3, r2
 800d8f0:	d007      	beq.n	800d902 <TIM_TI1_SetConfig+0x56>
 800d8f2:	68fb      	ldr	r3, [r7, #12]
 800d8f4:	4a1e      	ldr	r2, [pc, #120]	@ (800d970 <TIM_TI1_SetConfig+0xc4>)
 800d8f6:	4293      	cmp	r3, r2
 800d8f8:	d003      	beq.n	800d902 <TIM_TI1_SetConfig+0x56>
 800d8fa:	68fb      	ldr	r3, [r7, #12]
 800d8fc:	4a1d      	ldr	r2, [pc, #116]	@ (800d974 <TIM_TI1_SetConfig+0xc8>)
 800d8fe:	4293      	cmp	r3, r2
 800d900:	d101      	bne.n	800d906 <TIM_TI1_SetConfig+0x5a>
 800d902:	2301      	movs	r3, #1
 800d904:	e000      	b.n	800d908 <TIM_TI1_SetConfig+0x5c>
 800d906:	2300      	movs	r3, #0
 800d908:	2b00      	cmp	r3, #0
 800d90a:	d008      	beq.n	800d91e <TIM_TI1_SetConfig+0x72>
  {
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 800d90c:	697b      	ldr	r3, [r7, #20]
 800d90e:	f023 0303 	bic.w	r3, r3, #3
 800d912:	617b      	str	r3, [r7, #20]
    tmpccmr1 |= TIM_ICSelection;
 800d914:	697a      	ldr	r2, [r7, #20]
 800d916:	687b      	ldr	r3, [r7, #4]
 800d918:	4313      	orrs	r3, r2
 800d91a:	617b      	str	r3, [r7, #20]
 800d91c:	e003      	b.n	800d926 <TIM_TI1_SetConfig+0x7a>
  }
  else
  {
    tmpccmr1 |= TIM_CCMR1_CC1S_0;
 800d91e:	697b      	ldr	r3, [r7, #20]
 800d920:	f043 0301 	orr.w	r3, r3, #1
 800d924:	617b      	str	r3, [r7, #20]
  }

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800d926:	697b      	ldr	r3, [r7, #20]
 800d928:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800d92c:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 800d92e:	683b      	ldr	r3, [r7, #0]
 800d930:	011b      	lsls	r3, r3, #4
 800d932:	b2db      	uxtb	r3, r3
 800d934:	697a      	ldr	r2, [r7, #20]
 800d936:	4313      	orrs	r3, r2
 800d938:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800d93a:	693b      	ldr	r3, [r7, #16]
 800d93c:	f023 030a 	bic.w	r3, r3, #10
 800d940:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 800d942:	68bb      	ldr	r3, [r7, #8]
 800d944:	f003 030a 	and.w	r3, r3, #10
 800d948:	693a      	ldr	r2, [r7, #16]
 800d94a:	4313      	orrs	r3, r2
 800d94c:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800d94e:	68fb      	ldr	r3, [r7, #12]
 800d950:	697a      	ldr	r2, [r7, #20]
 800d952:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800d954:	68fb      	ldr	r3, [r7, #12]
 800d956:	693a      	ldr	r2, [r7, #16]
 800d958:	621a      	str	r2, [r3, #32]
}
 800d95a:	bf00      	nop
 800d95c:	371c      	adds	r7, #28
 800d95e:	46bd      	mov	sp, r7
 800d960:	bc80      	pop	{r7}
 800d962:	4770      	bx	lr
 800d964:	40012c00 	.word	0x40012c00
 800d968:	40013400 	.word	0x40013400
 800d96c:	40000400 	.word	0x40000400
 800d970:	40000800 	.word	0x40000800
 800d974:	40000c00 	.word	0x40000c00

0800d978 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800d978:	b480      	push	{r7}
 800d97a:	b087      	sub	sp, #28
 800d97c:	af00      	add	r7, sp, #0
 800d97e:	60f8      	str	r0, [r7, #12]
 800d980:	60b9      	str	r1, [r7, #8]
 800d982:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800d984:	68fb      	ldr	r3, [r7, #12]
 800d986:	6a1b      	ldr	r3, [r3, #32]
 800d988:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800d98a:	68fb      	ldr	r3, [r7, #12]
 800d98c:	6a1b      	ldr	r3, [r3, #32]
 800d98e:	f023 0201 	bic.w	r2, r3, #1
 800d992:	68fb      	ldr	r3, [r7, #12]
 800d994:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800d996:	68fb      	ldr	r3, [r7, #12]
 800d998:	699b      	ldr	r3, [r3, #24]
 800d99a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800d99c:	693b      	ldr	r3, [r7, #16]
 800d99e:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800d9a2:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800d9a4:	687b      	ldr	r3, [r7, #4]
 800d9a6:	011b      	lsls	r3, r3, #4
 800d9a8:	693a      	ldr	r2, [r7, #16]
 800d9aa:	4313      	orrs	r3, r2
 800d9ac:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800d9ae:	697b      	ldr	r3, [r7, #20]
 800d9b0:	f023 030a 	bic.w	r3, r3, #10
 800d9b4:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800d9b6:	697a      	ldr	r2, [r7, #20]
 800d9b8:	68bb      	ldr	r3, [r7, #8]
 800d9ba:	4313      	orrs	r3, r2
 800d9bc:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800d9be:	68fb      	ldr	r3, [r7, #12]
 800d9c0:	693a      	ldr	r2, [r7, #16]
 800d9c2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800d9c4:	68fb      	ldr	r3, [r7, #12]
 800d9c6:	697a      	ldr	r2, [r7, #20]
 800d9c8:	621a      	str	r2, [r3, #32]
}
 800d9ca:	bf00      	nop
 800d9cc:	371c      	adds	r7, #28
 800d9ce:	46bd      	mov	sp, r7
 800d9d0:	bc80      	pop	{r7}
 800d9d2:	4770      	bx	lr

0800d9d4 <TIM_TI2_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI2_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 800d9d4:	b480      	push	{r7}
 800d9d6:	b087      	sub	sp, #28
 800d9d8:	af00      	add	r7, sp, #0
 800d9da:	60f8      	str	r0, [r7, #12]
 800d9dc:	60b9      	str	r1, [r7, #8]
 800d9de:	607a      	str	r2, [r7, #4]
 800d9e0:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 800d9e2:	68fb      	ldr	r3, [r7, #12]
 800d9e4:	6a1b      	ldr	r3, [r3, #32]
 800d9e6:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800d9e8:	68fb      	ldr	r3, [r7, #12]
 800d9ea:	6a1b      	ldr	r3, [r3, #32]
 800d9ec:	f023 0210 	bic.w	r2, r3, #16
 800d9f0:	68fb      	ldr	r3, [r7, #12]
 800d9f2:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800d9f4:	68fb      	ldr	r3, [r7, #12]
 800d9f6:	699b      	ldr	r3, [r3, #24]
 800d9f8:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr1 &= ~TIM_CCMR1_CC2S;
 800d9fa:	693b      	ldr	r3, [r7, #16]
 800d9fc:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800da00:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICSelection << 8U);
 800da02:	687b      	ldr	r3, [r7, #4]
 800da04:	021b      	lsls	r3, r3, #8
 800da06:	693a      	ldr	r2, [r7, #16]
 800da08:	4313      	orrs	r3, r2
 800da0a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800da0c:	693b      	ldr	r3, [r7, #16]
 800da0e:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 800da12:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 800da14:	683b      	ldr	r3, [r7, #0]
 800da16:	031b      	lsls	r3, r3, #12
 800da18:	b29b      	uxth	r3, r3
 800da1a:	693a      	ldr	r2, [r7, #16]
 800da1c:	4313      	orrs	r3, r2
 800da1e:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800da20:	697b      	ldr	r3, [r7, #20]
 800da22:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 800da26:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 800da28:	68bb      	ldr	r3, [r7, #8]
 800da2a:	011b      	lsls	r3, r3, #4
 800da2c:	f003 03a0 	and.w	r3, r3, #160	@ 0xa0
 800da30:	697a      	ldr	r2, [r7, #20]
 800da32:	4313      	orrs	r3, r2
 800da34:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800da36:	68fb      	ldr	r3, [r7, #12]
 800da38:	693a      	ldr	r2, [r7, #16]
 800da3a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800da3c:	68fb      	ldr	r3, [r7, #12]
 800da3e:	697a      	ldr	r2, [r7, #20]
 800da40:	621a      	str	r2, [r3, #32]
}
 800da42:	bf00      	nop
 800da44:	371c      	adds	r7, #28
 800da46:	46bd      	mov	sp, r7
 800da48:	bc80      	pop	{r7}
 800da4a:	4770      	bx	lr

0800da4c <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800da4c:	b480      	push	{r7}
 800da4e:	b087      	sub	sp, #28
 800da50:	af00      	add	r7, sp, #0
 800da52:	60f8      	str	r0, [r7, #12]
 800da54:	60b9      	str	r1, [r7, #8]
 800da56:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 800da58:	68fb      	ldr	r3, [r7, #12]
 800da5a:	6a1b      	ldr	r3, [r3, #32]
 800da5c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800da5e:	68fb      	ldr	r3, [r7, #12]
 800da60:	6a1b      	ldr	r3, [r3, #32]
 800da62:	f023 0210 	bic.w	r2, r3, #16
 800da66:	68fb      	ldr	r3, [r7, #12]
 800da68:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800da6a:	68fb      	ldr	r3, [r7, #12]
 800da6c:	699b      	ldr	r3, [r3, #24]
 800da6e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800da70:	693b      	ldr	r3, [r7, #16]
 800da72:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 800da76:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800da78:	687b      	ldr	r3, [r7, #4]
 800da7a:	031b      	lsls	r3, r3, #12
 800da7c:	693a      	ldr	r2, [r7, #16]
 800da7e:	4313      	orrs	r3, r2
 800da80:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800da82:	697b      	ldr	r3, [r7, #20]
 800da84:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 800da88:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 800da8a:	68bb      	ldr	r3, [r7, #8]
 800da8c:	011b      	lsls	r3, r3, #4
 800da8e:	697a      	ldr	r2, [r7, #20]
 800da90:	4313      	orrs	r3, r2
 800da92:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800da94:	68fb      	ldr	r3, [r7, #12]
 800da96:	693a      	ldr	r2, [r7, #16]
 800da98:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800da9a:	68fb      	ldr	r3, [r7, #12]
 800da9c:	697a      	ldr	r2, [r7, #20]
 800da9e:	621a      	str	r2, [r3, #32]
}
 800daa0:	bf00      	nop
 800daa2:	371c      	adds	r7, #28
 800daa4:	46bd      	mov	sp, r7
 800daa6:	bc80      	pop	{r7}
 800daa8:	4770      	bx	lr

0800daaa <TIM_TI3_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR2 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI3_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 800daaa:	b480      	push	{r7}
 800daac:	b087      	sub	sp, #28
 800daae:	af00      	add	r7, sp, #0
 800dab0:	60f8      	str	r0, [r7, #12]
 800dab2:	60b9      	str	r1, [r7, #8]
 800dab4:	607a      	str	r2, [r7, #4]
 800dab6:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 3: Reset the CC3E Bit */
  tmpccer = TIMx->CCER;
 800dab8:	68fb      	ldr	r3, [r7, #12]
 800daba:	6a1b      	ldr	r3, [r3, #32]
 800dabc:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800dabe:	68fb      	ldr	r3, [r7, #12]
 800dac0:	6a1b      	ldr	r3, [r3, #32]
 800dac2:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 800dac6:	68fb      	ldr	r3, [r7, #12]
 800dac8:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 800daca:	68fb      	ldr	r3, [r7, #12]
 800dacc:	69db      	ldr	r3, [r3, #28]
 800dace:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC3S;
 800dad0:	693b      	ldr	r3, [r7, #16]
 800dad2:	f023 0303 	bic.w	r3, r3, #3
 800dad6:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= TIM_ICSelection;
 800dad8:	693a      	ldr	r2, [r7, #16]
 800dada:	687b      	ldr	r3, [r7, #4]
 800dadc:	4313      	orrs	r3, r2
 800dade:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC3F;
 800dae0:	693b      	ldr	r3, [r7, #16]
 800dae2:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800dae6:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 800dae8:	683b      	ldr	r3, [r7, #0]
 800daea:	011b      	lsls	r3, r3, #4
 800daec:	b2db      	uxtb	r3, r3
 800daee:	693a      	ldr	r2, [r7, #16]
 800daf0:	4313      	orrs	r3, r2
 800daf2:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= ~(TIM_CCER_CC3P);
 800daf4:	697b      	ldr	r3, [r7, #20]
 800daf6:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 800dafa:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 8U) & TIM_CCER_CC3P);
 800dafc:	68bb      	ldr	r3, [r7, #8]
 800dafe:	021b      	lsls	r3, r3, #8
 800db00:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800db04:	697a      	ldr	r2, [r7, #20]
 800db06:	4313      	orrs	r3, r2
 800db08:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 800db0a:	68fb      	ldr	r3, [r7, #12]
 800db0c:	693a      	ldr	r2, [r7, #16]
 800db0e:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer;
 800db10:	68fb      	ldr	r3, [r7, #12]
 800db12:	697a      	ldr	r2, [r7, #20]
 800db14:	621a      	str	r2, [r3, #32]
}
 800db16:	bf00      	nop
 800db18:	371c      	adds	r7, #28
 800db1a:	46bd      	mov	sp, r7
 800db1c:	bc80      	pop	{r7}
 800db1e:	4770      	bx	lr

0800db20 <TIM_TI4_SetConfig>:
  *        protected against un-initialized filter and polarity values.
  * @retval None
  */
static void TIM_TI4_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 800db20:	b480      	push	{r7}
 800db22:	b087      	sub	sp, #28
 800db24:	af00      	add	r7, sp, #0
 800db26:	60f8      	str	r0, [r7, #12]
 800db28:	60b9      	str	r1, [r7, #8]
 800db2a:	607a      	str	r2, [r7, #4]
 800db2c:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 4: Reset the CC4E Bit */
  tmpccer = TIMx->CCER;
 800db2e:	68fb      	ldr	r3, [r7, #12]
 800db30:	6a1b      	ldr	r3, [r3, #32]
 800db32:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800db34:	68fb      	ldr	r3, [r7, #12]
 800db36:	6a1b      	ldr	r3, [r3, #32]
 800db38:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 800db3c:	68fb      	ldr	r3, [r7, #12]
 800db3e:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 800db40:	68fb      	ldr	r3, [r7, #12]
 800db42:	69db      	ldr	r3, [r3, #28]
 800db44:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC4S;
 800db46:	693b      	ldr	r3, [r7, #16]
 800db48:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800db4c:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= (TIM_ICSelection << 8U);
 800db4e:	687b      	ldr	r3, [r7, #4]
 800db50:	021b      	lsls	r3, r3, #8
 800db52:	693a      	ldr	r2, [r7, #16]
 800db54:	4313      	orrs	r3, r2
 800db56:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC4F;
 800db58:	693b      	ldr	r3, [r7, #16]
 800db5a:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 800db5e:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 800db60:	683b      	ldr	r3, [r7, #0]
 800db62:	031b      	lsls	r3, r3, #12
 800db64:	b29b      	uxth	r3, r3
 800db66:	693a      	ldr	r2, [r7, #16]
 800db68:	4313      	orrs	r3, r2
 800db6a:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= ~(TIM_CCER_CC4P);
 800db6c:	697b      	ldr	r3, [r7, #20]
 800db6e:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800db72:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 12U) & TIM_CCER_CC4P);
 800db74:	68bb      	ldr	r3, [r7, #8]
 800db76:	031b      	lsls	r3, r3, #12
 800db78:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800db7c:	697a      	ldr	r2, [r7, #20]
 800db7e:	4313      	orrs	r3, r2
 800db80:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 800db82:	68fb      	ldr	r3, [r7, #12]
 800db84:	693a      	ldr	r2, [r7, #16]
 800db86:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer ;
 800db88:	68fb      	ldr	r3, [r7, #12]
 800db8a:	697a      	ldr	r2, [r7, #20]
 800db8c:	621a      	str	r2, [r3, #32]
}
 800db8e:	bf00      	nop
 800db90:	371c      	adds	r7, #28
 800db92:	46bd      	mov	sp, r7
 800db94:	bc80      	pop	{r7}
 800db96:	4770      	bx	lr

0800db98 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800db98:	b480      	push	{r7}
 800db9a:	b085      	sub	sp, #20
 800db9c:	af00      	add	r7, sp, #0
 800db9e:	6078      	str	r0, [r7, #4]
 800dba0:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800dba2:	687b      	ldr	r3, [r7, #4]
 800dba4:	689b      	ldr	r3, [r3, #8]
 800dba6:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800dba8:	68fb      	ldr	r3, [r7, #12]
 800dbaa:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800dbae:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800dbb0:	683a      	ldr	r2, [r7, #0]
 800dbb2:	68fb      	ldr	r3, [r7, #12]
 800dbb4:	4313      	orrs	r3, r2
 800dbb6:	f043 0307 	orr.w	r3, r3, #7
 800dbba:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800dbbc:	687b      	ldr	r3, [r7, #4]
 800dbbe:	68fa      	ldr	r2, [r7, #12]
 800dbc0:	609a      	str	r2, [r3, #8]
}
 800dbc2:	bf00      	nop
 800dbc4:	3714      	adds	r7, #20
 800dbc6:	46bd      	mov	sp, r7
 800dbc8:	bc80      	pop	{r7}
 800dbca:	4770      	bx	lr

0800dbcc <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800dbcc:	b480      	push	{r7}
 800dbce:	b087      	sub	sp, #28
 800dbd0:	af00      	add	r7, sp, #0
 800dbd2:	60f8      	str	r0, [r7, #12]
 800dbd4:	60b9      	str	r1, [r7, #8]
 800dbd6:	607a      	str	r2, [r7, #4]
 800dbd8:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800dbda:	68fb      	ldr	r3, [r7, #12]
 800dbdc:	689b      	ldr	r3, [r3, #8]
 800dbde:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800dbe0:	697b      	ldr	r3, [r7, #20]
 800dbe2:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800dbe6:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800dbe8:	683b      	ldr	r3, [r7, #0]
 800dbea:	021a      	lsls	r2, r3, #8
 800dbec:	687b      	ldr	r3, [r7, #4]
 800dbee:	431a      	orrs	r2, r3
 800dbf0:	68bb      	ldr	r3, [r7, #8]
 800dbf2:	4313      	orrs	r3, r2
 800dbf4:	697a      	ldr	r2, [r7, #20]
 800dbf6:	4313      	orrs	r3, r2
 800dbf8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800dbfa:	68fb      	ldr	r3, [r7, #12]
 800dbfc:	697a      	ldr	r2, [r7, #20]
 800dbfe:	609a      	str	r2, [r3, #8]
}
 800dc00:	bf00      	nop
 800dc02:	371c      	adds	r7, #28
 800dc04:	46bd      	mov	sp, r7
 800dc06:	bc80      	pop	{r7}
 800dc08:	4770      	bx	lr

0800dc0a <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 800dc0a:	b480      	push	{r7}
 800dc0c:	b087      	sub	sp, #28
 800dc0e:	af00      	add	r7, sp, #0
 800dc10:	60f8      	str	r0, [r7, #12]
 800dc12:	60b9      	str	r1, [r7, #8]
 800dc14:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 800dc16:	68bb      	ldr	r3, [r7, #8]
 800dc18:	f003 031f 	and.w	r3, r3, #31
 800dc1c:	2201      	movs	r2, #1
 800dc1e:	fa02 f303 	lsl.w	r3, r2, r3
 800dc22:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800dc24:	68fb      	ldr	r3, [r7, #12]
 800dc26:	6a1a      	ldr	r2, [r3, #32]
 800dc28:	697b      	ldr	r3, [r7, #20]
 800dc2a:	43db      	mvns	r3, r3
 800dc2c:	401a      	ands	r2, r3
 800dc2e:	68fb      	ldr	r3, [r7, #12]
 800dc30:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800dc32:	68fb      	ldr	r3, [r7, #12]
 800dc34:	6a1a      	ldr	r2, [r3, #32]
 800dc36:	68bb      	ldr	r3, [r7, #8]
 800dc38:	f003 031f 	and.w	r3, r3, #31
 800dc3c:	6879      	ldr	r1, [r7, #4]
 800dc3e:	fa01 f303 	lsl.w	r3, r1, r3
 800dc42:	431a      	orrs	r2, r3
 800dc44:	68fb      	ldr	r3, [r7, #12]
 800dc46:	621a      	str	r2, [r3, #32]
}
 800dc48:	bf00      	nop
 800dc4a:	371c      	adds	r7, #28
 800dc4c:	46bd      	mov	sp, r7
 800dc4e:	bc80      	pop	{r7}
 800dc50:	4770      	bx	lr
	...

0800dc54 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 800dc54:	b480      	push	{r7}
 800dc56:	b085      	sub	sp, #20
 800dc58:	af00      	add	r7, sp, #0
 800dc5a:	6078      	str	r0, [r7, #4]
 800dc5c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800dc5e:	687b      	ldr	r3, [r7, #4]
 800dc60:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800dc64:	2b01      	cmp	r3, #1
 800dc66:	d101      	bne.n	800dc6c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800dc68:	2302      	movs	r3, #2
 800dc6a:	e050      	b.n	800dd0e <HAL_TIMEx_MasterConfigSynchronization+0xba>
 800dc6c:	687b      	ldr	r3, [r7, #4]
 800dc6e:	2201      	movs	r2, #1
 800dc70:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800dc74:	687b      	ldr	r3, [r7, #4]
 800dc76:	2202      	movs	r2, #2
 800dc78:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800dc7c:	687b      	ldr	r3, [r7, #4]
 800dc7e:	681b      	ldr	r3, [r3, #0]
 800dc80:	685b      	ldr	r3, [r3, #4]
 800dc82:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800dc84:	687b      	ldr	r3, [r7, #4]
 800dc86:	681b      	ldr	r3, [r3, #0]
 800dc88:	689b      	ldr	r3, [r3, #8]
 800dc8a:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800dc8c:	68fb      	ldr	r3, [r7, #12]
 800dc8e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800dc92:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800dc94:	683b      	ldr	r3, [r7, #0]
 800dc96:	681b      	ldr	r3, [r3, #0]
 800dc98:	68fa      	ldr	r2, [r7, #12]
 800dc9a:	4313      	orrs	r3, r2
 800dc9c:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800dc9e:	687b      	ldr	r3, [r7, #4]
 800dca0:	681b      	ldr	r3, [r3, #0]
 800dca2:	68fa      	ldr	r2, [r7, #12]
 800dca4:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800dca6:	687b      	ldr	r3, [r7, #4]
 800dca8:	681b      	ldr	r3, [r3, #0]
 800dcaa:	4a1b      	ldr	r2, [pc, #108]	@ (800dd18 <HAL_TIMEx_MasterConfigSynchronization+0xc4>)
 800dcac:	4293      	cmp	r3, r2
 800dcae:	d018      	beq.n	800dce2 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 800dcb0:	687b      	ldr	r3, [r7, #4]
 800dcb2:	681b      	ldr	r3, [r3, #0]
 800dcb4:	4a19      	ldr	r2, [pc, #100]	@ (800dd1c <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 800dcb6:	4293      	cmp	r3, r2
 800dcb8:	d013      	beq.n	800dce2 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 800dcba:	687b      	ldr	r3, [r7, #4]
 800dcbc:	681b      	ldr	r3, [r3, #0]
 800dcbe:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800dcc2:	d00e      	beq.n	800dce2 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 800dcc4:	687b      	ldr	r3, [r7, #4]
 800dcc6:	681b      	ldr	r3, [r3, #0]
 800dcc8:	4a15      	ldr	r2, [pc, #84]	@ (800dd20 <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 800dcca:	4293      	cmp	r3, r2
 800dccc:	d009      	beq.n	800dce2 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 800dcce:	687b      	ldr	r3, [r7, #4]
 800dcd0:	681b      	ldr	r3, [r3, #0]
 800dcd2:	4a14      	ldr	r2, [pc, #80]	@ (800dd24 <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 800dcd4:	4293      	cmp	r3, r2
 800dcd6:	d004      	beq.n	800dce2 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 800dcd8:	687b      	ldr	r3, [r7, #4]
 800dcda:	681b      	ldr	r3, [r3, #0]
 800dcdc:	4a12      	ldr	r2, [pc, #72]	@ (800dd28 <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 800dcde:	4293      	cmp	r3, r2
 800dce0:	d10c      	bne.n	800dcfc <HAL_TIMEx_MasterConfigSynchronization+0xa8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800dce2:	68bb      	ldr	r3, [r7, #8]
 800dce4:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800dce8:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800dcea:	683b      	ldr	r3, [r7, #0]
 800dcec:	685b      	ldr	r3, [r3, #4]
 800dcee:	68ba      	ldr	r2, [r7, #8]
 800dcf0:	4313      	orrs	r3, r2
 800dcf2:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800dcf4:	687b      	ldr	r3, [r7, #4]
 800dcf6:	681b      	ldr	r3, [r3, #0]
 800dcf8:	68ba      	ldr	r2, [r7, #8]
 800dcfa:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800dcfc:	687b      	ldr	r3, [r7, #4]
 800dcfe:	2201      	movs	r2, #1
 800dd00:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800dd04:	687b      	ldr	r3, [r7, #4]
 800dd06:	2200      	movs	r2, #0
 800dd08:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800dd0c:	2300      	movs	r3, #0
}
 800dd0e:	4618      	mov	r0, r3
 800dd10:	3714      	adds	r7, #20
 800dd12:	46bd      	mov	sp, r7
 800dd14:	bc80      	pop	{r7}
 800dd16:	4770      	bx	lr
 800dd18:	40012c00 	.word	0x40012c00
 800dd1c:	40013400 	.word	0x40013400
 800dd20:	40000400 	.word	0x40000400
 800dd24:	40000800 	.word	0x40000800
 800dd28:	40000c00 	.word	0x40000c00

0800dd2c <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800dd2c:	b480      	push	{r7}
 800dd2e:	b083      	sub	sp, #12
 800dd30:	af00      	add	r7, sp, #0
 800dd32:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800dd34:	bf00      	nop
 800dd36:	370c      	adds	r7, #12
 800dd38:	46bd      	mov	sp, r7
 800dd3a:	bc80      	pop	{r7}
 800dd3c:	4770      	bx	lr

0800dd3e <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800dd3e:	b480      	push	{r7}
 800dd40:	b083      	sub	sp, #12
 800dd42:	af00      	add	r7, sp, #0
 800dd44:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800dd46:	bf00      	nop
 800dd48:	370c      	adds	r7, #12
 800dd4a:	46bd      	mov	sp, r7
 800dd4c:	bc80      	pop	{r7}
 800dd4e:	4770      	bx	lr

0800dd50 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800dd50:	b580      	push	{r7, lr}
 800dd52:	b082      	sub	sp, #8
 800dd54:	af00      	add	r7, sp, #0
 800dd56:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800dd58:	687b      	ldr	r3, [r7, #4]
 800dd5a:	2b00      	cmp	r3, #0
 800dd5c:	d101      	bne.n	800dd62 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800dd5e:	2301      	movs	r3, #1
 800dd60:	e042      	b.n	800dde8 <HAL_UART_Init+0x98>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 800dd62:	687b      	ldr	r3, [r7, #4]
 800dd64:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800dd68:	b2db      	uxtb	r3, r3
 800dd6a:	2b00      	cmp	r3, #0
 800dd6c:	d106      	bne.n	800dd7c <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800dd6e:	687b      	ldr	r3, [r7, #4]
 800dd70:	2200      	movs	r2, #0
 800dd72:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800dd76:	6878      	ldr	r0, [r7, #4]
 800dd78:	f7f7 fa1e 	bl	80051b8 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800dd7c:	687b      	ldr	r3, [r7, #4]
 800dd7e:	2224      	movs	r2, #36	@ 0x24
 800dd80:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 800dd84:	687b      	ldr	r3, [r7, #4]
 800dd86:	681b      	ldr	r3, [r3, #0]
 800dd88:	68da      	ldr	r2, [r3, #12]
 800dd8a:	687b      	ldr	r3, [r7, #4]
 800dd8c:	681b      	ldr	r3, [r3, #0]
 800dd8e:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800dd92:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 800dd94:	6878      	ldr	r0, [r7, #4]
 800dd96:	f000 fdc5 	bl	800e924 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800dd9a:	687b      	ldr	r3, [r7, #4]
 800dd9c:	681b      	ldr	r3, [r3, #0]
 800dd9e:	691a      	ldr	r2, [r3, #16]
 800dda0:	687b      	ldr	r3, [r7, #4]
 800dda2:	681b      	ldr	r3, [r3, #0]
 800dda4:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800dda8:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800ddaa:	687b      	ldr	r3, [r7, #4]
 800ddac:	681b      	ldr	r3, [r3, #0]
 800ddae:	695a      	ldr	r2, [r3, #20]
 800ddb0:	687b      	ldr	r3, [r7, #4]
 800ddb2:	681b      	ldr	r3, [r3, #0]
 800ddb4:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800ddb8:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800ddba:	687b      	ldr	r3, [r7, #4]
 800ddbc:	681b      	ldr	r3, [r3, #0]
 800ddbe:	68da      	ldr	r2, [r3, #12]
 800ddc0:	687b      	ldr	r3, [r7, #4]
 800ddc2:	681b      	ldr	r3, [r3, #0]
 800ddc4:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 800ddc8:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800ddca:	687b      	ldr	r3, [r7, #4]
 800ddcc:	2200      	movs	r2, #0
 800ddce:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 800ddd0:	687b      	ldr	r3, [r7, #4]
 800ddd2:	2220      	movs	r2, #32
 800ddd4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 800ddd8:	687b      	ldr	r3, [r7, #4]
 800ddda:	2220      	movs	r2, #32
 800dddc:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800dde0:	687b      	ldr	r3, [r7, #4]
 800dde2:	2200      	movs	r2, #0
 800dde4:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 800dde6:	2300      	movs	r3, #0
}
 800dde8:	4618      	mov	r0, r3
 800ddea:	3708      	adds	r7, #8
 800ddec:	46bd      	mov	sp, r7
 800ddee:	bd80      	pop	{r7, pc}

0800ddf0 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800ddf0:	b580      	push	{r7, lr}
 800ddf2:	b08a      	sub	sp, #40	@ 0x28
 800ddf4:	af02      	add	r7, sp, #8
 800ddf6:	60f8      	str	r0, [r7, #12]
 800ddf8:	60b9      	str	r1, [r7, #8]
 800ddfa:	603b      	str	r3, [r7, #0]
 800ddfc:	4613      	mov	r3, r2
 800ddfe:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 800de00:	2300      	movs	r3, #0
 800de02:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800de04:	68fb      	ldr	r3, [r7, #12]
 800de06:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800de0a:	b2db      	uxtb	r3, r3
 800de0c:	2b20      	cmp	r3, #32
 800de0e:	d16d      	bne.n	800deec <HAL_UART_Transmit+0xfc>
  {
    if ((pData == NULL) || (Size == 0U))
 800de10:	68bb      	ldr	r3, [r7, #8]
 800de12:	2b00      	cmp	r3, #0
 800de14:	d002      	beq.n	800de1c <HAL_UART_Transmit+0x2c>
 800de16:	88fb      	ldrh	r3, [r7, #6]
 800de18:	2b00      	cmp	r3, #0
 800de1a:	d101      	bne.n	800de20 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 800de1c:	2301      	movs	r3, #1
 800de1e:	e066      	b.n	800deee <HAL_UART_Transmit+0xfe>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800de20:	68fb      	ldr	r3, [r7, #12]
 800de22:	2200      	movs	r2, #0
 800de24:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800de26:	68fb      	ldr	r3, [r7, #12]
 800de28:	2221      	movs	r2, #33	@ 0x21
 800de2a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800de2e:	f7fc ff3f 	bl	800acb0 <HAL_GetTick>
 800de32:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 800de34:	68fb      	ldr	r3, [r7, #12]
 800de36:	88fa      	ldrh	r2, [r7, #6]
 800de38:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 800de3a:	68fb      	ldr	r3, [r7, #12]
 800de3c:	88fa      	ldrh	r2, [r7, #6]
 800de3e:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800de40:	68fb      	ldr	r3, [r7, #12]
 800de42:	689b      	ldr	r3, [r3, #8]
 800de44:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800de48:	d108      	bne.n	800de5c <HAL_UART_Transmit+0x6c>
 800de4a:	68fb      	ldr	r3, [r7, #12]
 800de4c:	691b      	ldr	r3, [r3, #16]
 800de4e:	2b00      	cmp	r3, #0
 800de50:	d104      	bne.n	800de5c <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 800de52:	2300      	movs	r3, #0
 800de54:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800de56:	68bb      	ldr	r3, [r7, #8]
 800de58:	61bb      	str	r3, [r7, #24]
 800de5a:	e003      	b.n	800de64 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 800de5c:	68bb      	ldr	r3, [r7, #8]
 800de5e:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800de60:	2300      	movs	r3, #0
 800de62:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 800de64:	e02a      	b.n	800debc <HAL_UART_Transmit+0xcc>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800de66:	683b      	ldr	r3, [r7, #0]
 800de68:	9300      	str	r3, [sp, #0]
 800de6a:	697b      	ldr	r3, [r7, #20]
 800de6c:	2200      	movs	r2, #0
 800de6e:	2180      	movs	r1, #128	@ 0x80
 800de70:	68f8      	ldr	r0, [r7, #12]
 800de72:	f000 fb14 	bl	800e49e <UART_WaitOnFlagUntilTimeout>
 800de76:	4603      	mov	r3, r0
 800de78:	2b00      	cmp	r3, #0
 800de7a:	d001      	beq.n	800de80 <HAL_UART_Transmit+0x90>
      {
        return HAL_TIMEOUT;
 800de7c:	2303      	movs	r3, #3
 800de7e:	e036      	b.n	800deee <HAL_UART_Transmit+0xfe>
      }
      if (pdata8bits == NULL)
 800de80:	69fb      	ldr	r3, [r7, #28]
 800de82:	2b00      	cmp	r3, #0
 800de84:	d10b      	bne.n	800de9e <HAL_UART_Transmit+0xae>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 800de86:	69bb      	ldr	r3, [r7, #24]
 800de88:	881b      	ldrh	r3, [r3, #0]
 800de8a:	461a      	mov	r2, r3
 800de8c:	68fb      	ldr	r3, [r7, #12]
 800de8e:	681b      	ldr	r3, [r3, #0]
 800de90:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800de94:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 800de96:	69bb      	ldr	r3, [r7, #24]
 800de98:	3302      	adds	r3, #2
 800de9a:	61bb      	str	r3, [r7, #24]
 800de9c:	e007      	b.n	800deae <HAL_UART_Transmit+0xbe>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 800de9e:	69fb      	ldr	r3, [r7, #28]
 800dea0:	781a      	ldrb	r2, [r3, #0]
 800dea2:	68fb      	ldr	r3, [r7, #12]
 800dea4:	681b      	ldr	r3, [r3, #0]
 800dea6:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 800dea8:	69fb      	ldr	r3, [r7, #28]
 800deaa:	3301      	adds	r3, #1
 800deac:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800deae:	68fb      	ldr	r3, [r7, #12]
 800deb0:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 800deb2:	b29b      	uxth	r3, r3
 800deb4:	3b01      	subs	r3, #1
 800deb6:	b29a      	uxth	r2, r3
 800deb8:	68fb      	ldr	r3, [r7, #12]
 800deba:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 800debc:	68fb      	ldr	r3, [r7, #12]
 800debe:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 800dec0:	b29b      	uxth	r3, r3
 800dec2:	2b00      	cmp	r3, #0
 800dec4:	d1cf      	bne.n	800de66 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800dec6:	683b      	ldr	r3, [r7, #0]
 800dec8:	9300      	str	r3, [sp, #0]
 800deca:	697b      	ldr	r3, [r7, #20]
 800decc:	2200      	movs	r2, #0
 800dece:	2140      	movs	r1, #64	@ 0x40
 800ded0:	68f8      	ldr	r0, [r7, #12]
 800ded2:	f000 fae4 	bl	800e49e <UART_WaitOnFlagUntilTimeout>
 800ded6:	4603      	mov	r3, r0
 800ded8:	2b00      	cmp	r3, #0
 800deda:	d001      	beq.n	800dee0 <HAL_UART_Transmit+0xf0>
    {
      return HAL_TIMEOUT;
 800dedc:	2303      	movs	r3, #3
 800dede:	e006      	b.n	800deee <HAL_UART_Transmit+0xfe>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800dee0:	68fb      	ldr	r3, [r7, #12]
 800dee2:	2220      	movs	r2, #32
 800dee4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 800dee8:	2300      	movs	r3, #0
 800deea:	e000      	b.n	800deee <HAL_UART_Transmit+0xfe>
  }
  else
  {
    return HAL_BUSY;
 800deec:	2302      	movs	r3, #2
  }
}
 800deee:	4618      	mov	r0, r3
 800def0:	3720      	adds	r7, #32
 800def2:	46bd      	mov	sp, r7
 800def4:	bd80      	pop	{r7, pc}

0800def6 <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800def6:	b580      	push	{r7, lr}
 800def8:	b084      	sub	sp, #16
 800defa:	af00      	add	r7, sp, #0
 800defc:	60f8      	str	r0, [r7, #12]
 800defe:	60b9      	str	r1, [r7, #8]
 800df00:	4613      	mov	r3, r2
 800df02:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800df04:	68fb      	ldr	r3, [r7, #12]
 800df06:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800df0a:	b2db      	uxtb	r3, r3
 800df0c:	2b20      	cmp	r3, #32
 800df0e:	d112      	bne.n	800df36 <HAL_UART_Receive_IT+0x40>
  {
    if ((pData == NULL) || (Size == 0U))
 800df10:	68bb      	ldr	r3, [r7, #8]
 800df12:	2b00      	cmp	r3, #0
 800df14:	d002      	beq.n	800df1c <HAL_UART_Receive_IT+0x26>
 800df16:	88fb      	ldrh	r3, [r7, #6]
 800df18:	2b00      	cmp	r3, #0
 800df1a:	d101      	bne.n	800df20 <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 800df1c:	2301      	movs	r3, #1
 800df1e:	e00b      	b.n	800df38 <HAL_UART_Receive_IT+0x42>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800df20:	68fb      	ldr	r3, [r7, #12]
 800df22:	2200      	movs	r2, #0
 800df24:	631a      	str	r2, [r3, #48]	@ 0x30

    return (UART_Start_Receive_IT(huart, pData, Size));
 800df26:	88fb      	ldrh	r3, [r7, #6]
 800df28:	461a      	mov	r2, r3
 800df2a:	68b9      	ldr	r1, [r7, #8]
 800df2c:	68f8      	ldr	r0, [r7, #12]
 800df2e:	f000 fb24 	bl	800e57a <UART_Start_Receive_IT>
 800df32:	4603      	mov	r3, r0
 800df34:	e000      	b.n	800df38 <HAL_UART_Receive_IT+0x42>
  }
  else
  {
    return HAL_BUSY;
 800df36:	2302      	movs	r3, #2
  }
}
 800df38:	4618      	mov	r0, r3
 800df3a:	3710      	adds	r7, #16
 800df3c:	46bd      	mov	sp, r7
 800df3e:	bd80      	pop	{r7, pc}

0800df40 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800df40:	b580      	push	{r7, lr}
 800df42:	b0ba      	sub	sp, #232	@ 0xe8
 800df44:	af00      	add	r7, sp, #0
 800df46:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 800df48:	687b      	ldr	r3, [r7, #4]
 800df4a:	681b      	ldr	r3, [r3, #0]
 800df4c:	681b      	ldr	r3, [r3, #0]
 800df4e:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800df52:	687b      	ldr	r3, [r7, #4]
 800df54:	681b      	ldr	r3, [r3, #0]
 800df56:	68db      	ldr	r3, [r3, #12]
 800df58:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800df5c:	687b      	ldr	r3, [r7, #4]
 800df5e:	681b      	ldr	r3, [r3, #0]
 800df60:	695b      	ldr	r3, [r3, #20]
 800df62:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 800df66:	2300      	movs	r3, #0
 800df68:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 800df6c:	2300      	movs	r3, #0
 800df6e:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 800df72:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800df76:	f003 030f 	and.w	r3, r3, #15
 800df7a:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 800df7e:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800df82:	2b00      	cmp	r3, #0
 800df84:	d10f      	bne.n	800dfa6 <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800df86:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800df8a:	f003 0320 	and.w	r3, r3, #32
 800df8e:	2b00      	cmp	r3, #0
 800df90:	d009      	beq.n	800dfa6 <HAL_UART_IRQHandler+0x66>
 800df92:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800df96:	f003 0320 	and.w	r3, r3, #32
 800df9a:	2b00      	cmp	r3, #0
 800df9c:	d003      	beq.n	800dfa6 <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 800df9e:	6878      	ldr	r0, [r7, #4]
 800dfa0:	f000 fc01 	bl	800e7a6 <UART_Receive_IT>
      return;
 800dfa4:	e25b      	b.n	800e45e <HAL_UART_IRQHandler+0x51e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 800dfa6:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800dfaa:	2b00      	cmp	r3, #0
 800dfac:	f000 80de 	beq.w	800e16c <HAL_UART_IRQHandler+0x22c>
 800dfb0:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800dfb4:	f003 0301 	and.w	r3, r3, #1
 800dfb8:	2b00      	cmp	r3, #0
 800dfba:	d106      	bne.n	800dfca <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 800dfbc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800dfc0:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 800dfc4:	2b00      	cmp	r3, #0
 800dfc6:	f000 80d1 	beq.w	800e16c <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 800dfca:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800dfce:	f003 0301 	and.w	r3, r3, #1
 800dfd2:	2b00      	cmp	r3, #0
 800dfd4:	d00b      	beq.n	800dfee <HAL_UART_IRQHandler+0xae>
 800dfd6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800dfda:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800dfde:	2b00      	cmp	r3, #0
 800dfe0:	d005      	beq.n	800dfee <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800dfe2:	687b      	ldr	r3, [r7, #4]
 800dfe4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800dfe6:	f043 0201 	orr.w	r2, r3, #1
 800dfea:	687b      	ldr	r3, [r7, #4]
 800dfec:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800dfee:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800dff2:	f003 0304 	and.w	r3, r3, #4
 800dff6:	2b00      	cmp	r3, #0
 800dff8:	d00b      	beq.n	800e012 <HAL_UART_IRQHandler+0xd2>
 800dffa:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800dffe:	f003 0301 	and.w	r3, r3, #1
 800e002:	2b00      	cmp	r3, #0
 800e004:	d005      	beq.n	800e012 <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800e006:	687b      	ldr	r3, [r7, #4]
 800e008:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800e00a:	f043 0202 	orr.w	r2, r3, #2
 800e00e:	687b      	ldr	r3, [r7, #4]
 800e010:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800e012:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800e016:	f003 0302 	and.w	r3, r3, #2
 800e01a:	2b00      	cmp	r3, #0
 800e01c:	d00b      	beq.n	800e036 <HAL_UART_IRQHandler+0xf6>
 800e01e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800e022:	f003 0301 	and.w	r3, r3, #1
 800e026:	2b00      	cmp	r3, #0
 800e028:	d005      	beq.n	800e036 <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800e02a:	687b      	ldr	r3, [r7, #4]
 800e02c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800e02e:	f043 0204 	orr.w	r2, r3, #4
 800e032:	687b      	ldr	r3, [r7, #4]
 800e034:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 800e036:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800e03a:	f003 0308 	and.w	r3, r3, #8
 800e03e:	2b00      	cmp	r3, #0
 800e040:	d011      	beq.n	800e066 <HAL_UART_IRQHandler+0x126>
 800e042:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800e046:	f003 0320 	and.w	r3, r3, #32
 800e04a:	2b00      	cmp	r3, #0
 800e04c:	d105      	bne.n	800e05a <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 800e04e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800e052:	f003 0301 	and.w	r3, r3, #1
 800e056:	2b00      	cmp	r3, #0
 800e058:	d005      	beq.n	800e066 <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800e05a:	687b      	ldr	r3, [r7, #4]
 800e05c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800e05e:	f043 0208 	orr.w	r2, r3, #8
 800e062:	687b      	ldr	r3, [r7, #4]
 800e064:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800e066:	687b      	ldr	r3, [r7, #4]
 800e068:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800e06a:	2b00      	cmp	r3, #0
 800e06c:	f000 81f2 	beq.w	800e454 <HAL_UART_IRQHandler+0x514>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800e070:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800e074:	f003 0320 	and.w	r3, r3, #32
 800e078:	2b00      	cmp	r3, #0
 800e07a:	d008      	beq.n	800e08e <HAL_UART_IRQHandler+0x14e>
 800e07c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800e080:	f003 0320 	and.w	r3, r3, #32
 800e084:	2b00      	cmp	r3, #0
 800e086:	d002      	beq.n	800e08e <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 800e088:	6878      	ldr	r0, [r7, #4]
 800e08a:	f000 fb8c 	bl	800e7a6 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800e08e:	687b      	ldr	r3, [r7, #4]
 800e090:	681b      	ldr	r3, [r3, #0]
 800e092:	695b      	ldr	r3, [r3, #20]
 800e094:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800e098:	2b00      	cmp	r3, #0
 800e09a:	bf14      	ite	ne
 800e09c:	2301      	movne	r3, #1
 800e09e:	2300      	moveq	r3, #0
 800e0a0:	b2db      	uxtb	r3, r3
 800e0a2:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 800e0a6:	687b      	ldr	r3, [r7, #4]
 800e0a8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800e0aa:	f003 0308 	and.w	r3, r3, #8
 800e0ae:	2b00      	cmp	r3, #0
 800e0b0:	d103      	bne.n	800e0ba <HAL_UART_IRQHandler+0x17a>
 800e0b2:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800e0b6:	2b00      	cmp	r3, #0
 800e0b8:	d04f      	beq.n	800e15a <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800e0ba:	6878      	ldr	r0, [r7, #4]
 800e0bc:	f000 fa96 	bl	800e5ec <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800e0c0:	687b      	ldr	r3, [r7, #4]
 800e0c2:	681b      	ldr	r3, [r3, #0]
 800e0c4:	695b      	ldr	r3, [r3, #20]
 800e0c6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800e0ca:	2b00      	cmp	r3, #0
 800e0cc:	d041      	beq.n	800e152 <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800e0ce:	687b      	ldr	r3, [r7, #4]
 800e0d0:	681b      	ldr	r3, [r3, #0]
 800e0d2:	3314      	adds	r3, #20
 800e0d4:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e0d8:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800e0dc:	e853 3f00 	ldrex	r3, [r3]
 800e0e0:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 800e0e4:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800e0e8:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800e0ec:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 800e0f0:	687b      	ldr	r3, [r7, #4]
 800e0f2:	681b      	ldr	r3, [r3, #0]
 800e0f4:	3314      	adds	r3, #20
 800e0f6:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 800e0fa:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 800e0fe:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e102:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 800e106:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 800e10a:	e841 2300 	strex	r3, r2, [r1]
 800e10e:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 800e112:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800e116:	2b00      	cmp	r3, #0
 800e118:	d1d9      	bne.n	800e0ce <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 800e11a:	687b      	ldr	r3, [r7, #4]
 800e11c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800e11e:	2b00      	cmp	r3, #0
 800e120:	d013      	beq.n	800e14a <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800e122:	687b      	ldr	r3, [r7, #4]
 800e124:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800e126:	4a7e      	ldr	r2, [pc, #504]	@ (800e320 <HAL_UART_IRQHandler+0x3e0>)
 800e128:	635a      	str	r2, [r3, #52]	@ 0x34
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800e12a:	687b      	ldr	r3, [r7, #4]
 800e12c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800e12e:	4618      	mov	r0, r3
 800e130:	f7fd fbfc 	bl	800b92c <HAL_DMA_Abort_IT>
 800e134:	4603      	mov	r3, r0
 800e136:	2b00      	cmp	r3, #0
 800e138:	d016      	beq.n	800e168 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800e13a:	687b      	ldr	r3, [r7, #4]
 800e13c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800e13e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800e140:	687a      	ldr	r2, [r7, #4]
 800e142:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 800e144:	4610      	mov	r0, r2
 800e146:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800e148:	e00e      	b.n	800e168 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800e14a:	6878      	ldr	r0, [r7, #4]
 800e14c:	f000 f993 	bl	800e476 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800e150:	e00a      	b.n	800e168 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800e152:	6878      	ldr	r0, [r7, #4]
 800e154:	f000 f98f 	bl	800e476 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800e158:	e006      	b.n	800e168 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800e15a:	6878      	ldr	r0, [r7, #4]
 800e15c:	f000 f98b 	bl	800e476 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800e160:	687b      	ldr	r3, [r7, #4]
 800e162:	2200      	movs	r2, #0
 800e164:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 800e166:	e175      	b.n	800e454 <HAL_UART_IRQHandler+0x514>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800e168:	bf00      	nop
    return;
 800e16a:	e173      	b.n	800e454 <HAL_UART_IRQHandler+0x514>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800e16c:	687b      	ldr	r3, [r7, #4]
 800e16e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800e170:	2b01      	cmp	r3, #1
 800e172:	f040 814f 	bne.w	800e414 <HAL_UART_IRQHandler+0x4d4>
      && ((isrflags & USART_SR_IDLE) != 0U)
 800e176:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800e17a:	f003 0310 	and.w	r3, r3, #16
 800e17e:	2b00      	cmp	r3, #0
 800e180:	f000 8148 	beq.w	800e414 <HAL_UART_IRQHandler+0x4d4>
      && ((cr1its & USART_SR_IDLE) != 0U))
 800e184:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800e188:	f003 0310 	and.w	r3, r3, #16
 800e18c:	2b00      	cmp	r3, #0
 800e18e:	f000 8141 	beq.w	800e414 <HAL_UART_IRQHandler+0x4d4>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 800e192:	2300      	movs	r3, #0
 800e194:	60bb      	str	r3, [r7, #8]
 800e196:	687b      	ldr	r3, [r7, #4]
 800e198:	681b      	ldr	r3, [r3, #0]
 800e19a:	681b      	ldr	r3, [r3, #0]
 800e19c:	60bb      	str	r3, [r7, #8]
 800e19e:	687b      	ldr	r3, [r7, #4]
 800e1a0:	681b      	ldr	r3, [r3, #0]
 800e1a2:	685b      	ldr	r3, [r3, #4]
 800e1a4:	60bb      	str	r3, [r7, #8]
 800e1a6:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800e1a8:	687b      	ldr	r3, [r7, #4]
 800e1aa:	681b      	ldr	r3, [r3, #0]
 800e1ac:	695b      	ldr	r3, [r3, #20]
 800e1ae:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800e1b2:	2b00      	cmp	r3, #0
 800e1b4:	f000 80b6 	beq.w	800e324 <HAL_UART_IRQHandler+0x3e4>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800e1b8:	687b      	ldr	r3, [r7, #4]
 800e1ba:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800e1bc:	681b      	ldr	r3, [r3, #0]
 800e1be:	685b      	ldr	r3, [r3, #4]
 800e1c0:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 800e1c4:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 800e1c8:	2b00      	cmp	r3, #0
 800e1ca:	f000 8145 	beq.w	800e458 <HAL_UART_IRQHandler+0x518>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800e1ce:	687b      	ldr	r3, [r7, #4]
 800e1d0:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 800e1d2:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800e1d6:	429a      	cmp	r2, r3
 800e1d8:	f080 813e 	bcs.w	800e458 <HAL_UART_IRQHandler+0x518>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 800e1dc:	687b      	ldr	r3, [r7, #4]
 800e1de:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800e1e2:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 800e1e4:	687b      	ldr	r3, [r7, #4]
 800e1e6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800e1e8:	699b      	ldr	r3, [r3, #24]
 800e1ea:	2b20      	cmp	r3, #32
 800e1ec:	f000 8088 	beq.w	800e300 <HAL_UART_IRQHandler+0x3c0>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800e1f0:	687b      	ldr	r3, [r7, #4]
 800e1f2:	681b      	ldr	r3, [r3, #0]
 800e1f4:	330c      	adds	r3, #12
 800e1f6:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e1fa:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800e1fe:	e853 3f00 	ldrex	r3, [r3]
 800e202:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 800e206:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800e20a:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800e20e:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 800e212:	687b      	ldr	r3, [r7, #4]
 800e214:	681b      	ldr	r3, [r3, #0]
 800e216:	330c      	adds	r3, #12
 800e218:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 800e21c:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 800e220:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e224:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 800e228:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 800e22c:	e841 2300 	strex	r3, r2, [r1]
 800e230:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 800e234:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800e238:	2b00      	cmp	r3, #0
 800e23a:	d1d9      	bne.n	800e1f0 <HAL_UART_IRQHandler+0x2b0>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800e23c:	687b      	ldr	r3, [r7, #4]
 800e23e:	681b      	ldr	r3, [r3, #0]
 800e240:	3314      	adds	r3, #20
 800e242:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e244:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800e246:	e853 3f00 	ldrex	r3, [r3]
 800e24a:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 800e24c:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800e24e:	f023 0301 	bic.w	r3, r3, #1
 800e252:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800e256:	687b      	ldr	r3, [r7, #4]
 800e258:	681b      	ldr	r3, [r3, #0]
 800e25a:	3314      	adds	r3, #20
 800e25c:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 800e260:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 800e264:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e266:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 800e268:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 800e26c:	e841 2300 	strex	r3, r2, [r1]
 800e270:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 800e272:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800e274:	2b00      	cmp	r3, #0
 800e276:	d1e1      	bne.n	800e23c <HAL_UART_IRQHandler+0x2fc>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800e278:	687b      	ldr	r3, [r7, #4]
 800e27a:	681b      	ldr	r3, [r3, #0]
 800e27c:	3314      	adds	r3, #20
 800e27e:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e280:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800e282:	e853 3f00 	ldrex	r3, [r3]
 800e286:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 800e288:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800e28a:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800e28e:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 800e292:	687b      	ldr	r3, [r7, #4]
 800e294:	681b      	ldr	r3, [r3, #0]
 800e296:	3314      	adds	r3, #20
 800e298:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 800e29c:	66fa      	str	r2, [r7, #108]	@ 0x6c
 800e29e:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e2a0:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 800e2a2:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 800e2a4:	e841 2300 	strex	r3, r2, [r1]
 800e2a8:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 800e2aa:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800e2ac:	2b00      	cmp	r3, #0
 800e2ae:	d1e3      	bne.n	800e278 <HAL_UART_IRQHandler+0x338>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800e2b0:	687b      	ldr	r3, [r7, #4]
 800e2b2:	2220      	movs	r2, #32
 800e2b4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800e2b8:	687b      	ldr	r3, [r7, #4]
 800e2ba:	2200      	movs	r2, #0
 800e2bc:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800e2be:	687b      	ldr	r3, [r7, #4]
 800e2c0:	681b      	ldr	r3, [r3, #0]
 800e2c2:	330c      	adds	r3, #12
 800e2c4:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e2c6:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800e2c8:	e853 3f00 	ldrex	r3, [r3]
 800e2cc:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800e2ce:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800e2d0:	f023 0310 	bic.w	r3, r3, #16
 800e2d4:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 800e2d8:	687b      	ldr	r3, [r7, #4]
 800e2da:	681b      	ldr	r3, [r3, #0]
 800e2dc:	330c      	adds	r3, #12
 800e2de:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 800e2e2:	65ba      	str	r2, [r7, #88]	@ 0x58
 800e2e4:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e2e6:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800e2e8:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800e2ea:	e841 2300 	strex	r3, r2, [r1]
 800e2ee:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800e2f0:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800e2f2:	2b00      	cmp	r3, #0
 800e2f4:	d1e3      	bne.n	800e2be <HAL_UART_IRQHandler+0x37e>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800e2f6:	687b      	ldr	r3, [r7, #4]
 800e2f8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800e2fa:	4618      	mov	r0, r3
 800e2fc:	f7fd fadb 	bl	800b8b6 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800e300:	687b      	ldr	r3, [r7, #4]
 800e302:	2202      	movs	r2, #2
 800e304:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800e306:	687b      	ldr	r3, [r7, #4]
 800e308:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 800e30a:	687b      	ldr	r3, [r7, #4]
 800e30c:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800e30e:	b29b      	uxth	r3, r3
 800e310:	1ad3      	subs	r3, r2, r3
 800e312:	b29b      	uxth	r3, r3
 800e314:	4619      	mov	r1, r3
 800e316:	6878      	ldr	r0, [r7, #4]
 800e318:	f000 f8b6 	bl	800e488 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 800e31c:	e09c      	b.n	800e458 <HAL_UART_IRQHandler+0x518>
 800e31e:	bf00      	nop
 800e320:	0800e6b1 	.word	0x0800e6b1
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800e324:	687b      	ldr	r3, [r7, #4]
 800e326:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 800e328:	687b      	ldr	r3, [r7, #4]
 800e32a:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800e32c:	b29b      	uxth	r3, r3
 800e32e:	1ad3      	subs	r3, r2, r3
 800e330:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 800e334:	687b      	ldr	r3, [r7, #4]
 800e336:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800e338:	b29b      	uxth	r3, r3
 800e33a:	2b00      	cmp	r3, #0
 800e33c:	f000 808e 	beq.w	800e45c <HAL_UART_IRQHandler+0x51c>
          && (nb_rx_data > 0U))
 800e340:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800e344:	2b00      	cmp	r3, #0
 800e346:	f000 8089 	beq.w	800e45c <HAL_UART_IRQHandler+0x51c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800e34a:	687b      	ldr	r3, [r7, #4]
 800e34c:	681b      	ldr	r3, [r3, #0]
 800e34e:	330c      	adds	r3, #12
 800e350:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e352:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e354:	e853 3f00 	ldrex	r3, [r3]
 800e358:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800e35a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800e35c:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800e360:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800e364:	687b      	ldr	r3, [r7, #4]
 800e366:	681b      	ldr	r3, [r3, #0]
 800e368:	330c      	adds	r3, #12
 800e36a:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 800e36e:	647a      	str	r2, [r7, #68]	@ 0x44
 800e370:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e372:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800e374:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800e376:	e841 2300 	strex	r3, r2, [r1]
 800e37a:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800e37c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800e37e:	2b00      	cmp	r3, #0
 800e380:	d1e3      	bne.n	800e34a <HAL_UART_IRQHandler+0x40a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800e382:	687b      	ldr	r3, [r7, #4]
 800e384:	681b      	ldr	r3, [r3, #0]
 800e386:	3314      	adds	r3, #20
 800e388:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e38a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e38c:	e853 3f00 	ldrex	r3, [r3]
 800e390:	623b      	str	r3, [r7, #32]
   return(result);
 800e392:	6a3b      	ldr	r3, [r7, #32]
 800e394:	f023 0301 	bic.w	r3, r3, #1
 800e398:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 800e39c:	687b      	ldr	r3, [r7, #4]
 800e39e:	681b      	ldr	r3, [r3, #0]
 800e3a0:	3314      	adds	r3, #20
 800e3a2:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 800e3a6:	633a      	str	r2, [r7, #48]	@ 0x30
 800e3a8:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e3aa:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800e3ac:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800e3ae:	e841 2300 	strex	r3, r2, [r1]
 800e3b2:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800e3b4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e3b6:	2b00      	cmp	r3, #0
 800e3b8:	d1e3      	bne.n	800e382 <HAL_UART_IRQHandler+0x442>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800e3ba:	687b      	ldr	r3, [r7, #4]
 800e3bc:	2220      	movs	r2, #32
 800e3be:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800e3c2:	687b      	ldr	r3, [r7, #4]
 800e3c4:	2200      	movs	r2, #0
 800e3c6:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800e3c8:	687b      	ldr	r3, [r7, #4]
 800e3ca:	681b      	ldr	r3, [r3, #0]
 800e3cc:	330c      	adds	r3, #12
 800e3ce:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e3d0:	693b      	ldr	r3, [r7, #16]
 800e3d2:	e853 3f00 	ldrex	r3, [r3]
 800e3d6:	60fb      	str	r3, [r7, #12]
   return(result);
 800e3d8:	68fb      	ldr	r3, [r7, #12]
 800e3da:	f023 0310 	bic.w	r3, r3, #16
 800e3de:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800e3e2:	687b      	ldr	r3, [r7, #4]
 800e3e4:	681b      	ldr	r3, [r3, #0]
 800e3e6:	330c      	adds	r3, #12
 800e3e8:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 800e3ec:	61fa      	str	r2, [r7, #28]
 800e3ee:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e3f0:	69b9      	ldr	r1, [r7, #24]
 800e3f2:	69fa      	ldr	r2, [r7, #28]
 800e3f4:	e841 2300 	strex	r3, r2, [r1]
 800e3f8:	617b      	str	r3, [r7, #20]
   return(result);
 800e3fa:	697b      	ldr	r3, [r7, #20]
 800e3fc:	2b00      	cmp	r3, #0
 800e3fe:	d1e3      	bne.n	800e3c8 <HAL_UART_IRQHandler+0x488>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800e400:	687b      	ldr	r3, [r7, #4]
 800e402:	2202      	movs	r2, #2
 800e404:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800e406:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800e40a:	4619      	mov	r1, r3
 800e40c:	6878      	ldr	r0, [r7, #4]
 800e40e:	f000 f83b 	bl	800e488 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 800e412:	e023      	b.n	800e45c <HAL_UART_IRQHandler+0x51c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 800e414:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800e418:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800e41c:	2b00      	cmp	r3, #0
 800e41e:	d009      	beq.n	800e434 <HAL_UART_IRQHandler+0x4f4>
 800e420:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800e424:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800e428:	2b00      	cmp	r3, #0
 800e42a:	d003      	beq.n	800e434 <HAL_UART_IRQHandler+0x4f4>
  {
    UART_Transmit_IT(huart);
 800e42c:	6878      	ldr	r0, [r7, #4]
 800e42e:	f000 f953 	bl	800e6d8 <UART_Transmit_IT>
    return;
 800e432:	e014      	b.n	800e45e <HAL_UART_IRQHandler+0x51e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 800e434:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800e438:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800e43c:	2b00      	cmp	r3, #0
 800e43e:	d00e      	beq.n	800e45e <HAL_UART_IRQHandler+0x51e>
 800e440:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800e444:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800e448:	2b00      	cmp	r3, #0
 800e44a:	d008      	beq.n	800e45e <HAL_UART_IRQHandler+0x51e>
  {
    UART_EndTransmit_IT(huart);
 800e44c:	6878      	ldr	r0, [r7, #4]
 800e44e:	f000 f992 	bl	800e776 <UART_EndTransmit_IT>
    return;
 800e452:	e004      	b.n	800e45e <HAL_UART_IRQHandler+0x51e>
    return;
 800e454:	bf00      	nop
 800e456:	e002      	b.n	800e45e <HAL_UART_IRQHandler+0x51e>
      return;
 800e458:	bf00      	nop
 800e45a:	e000      	b.n	800e45e <HAL_UART_IRQHandler+0x51e>
      return;
 800e45c:	bf00      	nop
  }
}
 800e45e:	37e8      	adds	r7, #232	@ 0xe8
 800e460:	46bd      	mov	sp, r7
 800e462:	bd80      	pop	{r7, pc}

0800e464 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 800e464:	b480      	push	{r7}
 800e466:	b083      	sub	sp, #12
 800e468:	af00      	add	r7, sp, #0
 800e46a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 800e46c:	bf00      	nop
 800e46e:	370c      	adds	r7, #12
 800e470:	46bd      	mov	sp, r7
 800e472:	bc80      	pop	{r7}
 800e474:	4770      	bx	lr

0800e476 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800e476:	b480      	push	{r7}
 800e478:	b083      	sub	sp, #12
 800e47a:	af00      	add	r7, sp, #0
 800e47c:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 800e47e:	bf00      	nop
 800e480:	370c      	adds	r7, #12
 800e482:	46bd      	mov	sp, r7
 800e484:	bc80      	pop	{r7}
 800e486:	4770      	bx	lr

0800e488 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 800e488:	b480      	push	{r7}
 800e48a:	b083      	sub	sp, #12
 800e48c:	af00      	add	r7, sp, #0
 800e48e:	6078      	str	r0, [r7, #4]
 800e490:	460b      	mov	r3, r1
 800e492:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 800e494:	bf00      	nop
 800e496:	370c      	adds	r7, #12
 800e498:	46bd      	mov	sp, r7
 800e49a:	bc80      	pop	{r7}
 800e49c:	4770      	bx	lr

0800e49e <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 800e49e:	b580      	push	{r7, lr}
 800e4a0:	b090      	sub	sp, #64	@ 0x40
 800e4a2:	af00      	add	r7, sp, #0
 800e4a4:	60f8      	str	r0, [r7, #12]
 800e4a6:	60b9      	str	r1, [r7, #8]
 800e4a8:	603b      	str	r3, [r7, #0]
 800e4aa:	4613      	mov	r3, r2
 800e4ac:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800e4ae:	e050      	b.n	800e552 <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800e4b0:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800e4b2:	f1b3 3fff 	cmp.w	r3, #4294967295
 800e4b6:	d04c      	beq.n	800e552 <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 800e4b8:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800e4ba:	2b00      	cmp	r3, #0
 800e4bc:	d007      	beq.n	800e4ce <UART_WaitOnFlagUntilTimeout+0x30>
 800e4be:	f7fc fbf7 	bl	800acb0 <HAL_GetTick>
 800e4c2:	4602      	mov	r2, r0
 800e4c4:	683b      	ldr	r3, [r7, #0]
 800e4c6:	1ad3      	subs	r3, r2, r3
 800e4c8:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800e4ca:	429a      	cmp	r2, r3
 800e4cc:	d241      	bcs.n	800e552 <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800e4ce:	68fb      	ldr	r3, [r7, #12]
 800e4d0:	681b      	ldr	r3, [r3, #0]
 800e4d2:	330c      	adds	r3, #12
 800e4d4:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e4d6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e4d8:	e853 3f00 	ldrex	r3, [r3]
 800e4dc:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800e4de:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e4e0:	f423 73d0 	bic.w	r3, r3, #416	@ 0x1a0
 800e4e4:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800e4e6:	68fb      	ldr	r3, [r7, #12]
 800e4e8:	681b      	ldr	r3, [r3, #0]
 800e4ea:	330c      	adds	r3, #12
 800e4ec:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800e4ee:	637a      	str	r2, [r7, #52]	@ 0x34
 800e4f0:	633b      	str	r3, [r7, #48]	@ 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e4f2:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 800e4f4:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800e4f6:	e841 2300 	strex	r3, r2, [r1]
 800e4fa:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 800e4fc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e4fe:	2b00      	cmp	r3, #0
 800e500:	d1e5      	bne.n	800e4ce <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800e502:	68fb      	ldr	r3, [r7, #12]
 800e504:	681b      	ldr	r3, [r3, #0]
 800e506:	3314      	adds	r3, #20
 800e508:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e50a:	697b      	ldr	r3, [r7, #20]
 800e50c:	e853 3f00 	ldrex	r3, [r3]
 800e510:	613b      	str	r3, [r7, #16]
   return(result);
 800e512:	693b      	ldr	r3, [r7, #16]
 800e514:	f023 0301 	bic.w	r3, r3, #1
 800e518:	63bb      	str	r3, [r7, #56]	@ 0x38
 800e51a:	68fb      	ldr	r3, [r7, #12]
 800e51c:	681b      	ldr	r3, [r3, #0]
 800e51e:	3314      	adds	r3, #20
 800e520:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800e522:	623a      	str	r2, [r7, #32]
 800e524:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e526:	69f9      	ldr	r1, [r7, #28]
 800e528:	6a3a      	ldr	r2, [r7, #32]
 800e52a:	e841 2300 	strex	r3, r2, [r1]
 800e52e:	61bb      	str	r3, [r7, #24]
   return(result);
 800e530:	69bb      	ldr	r3, [r7, #24]
 800e532:	2b00      	cmp	r3, #0
 800e534:	d1e5      	bne.n	800e502 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 800e536:	68fb      	ldr	r3, [r7, #12]
 800e538:	2220      	movs	r2, #32
 800e53a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        huart->RxState = HAL_UART_STATE_READY;
 800e53e:	68fb      	ldr	r3, [r7, #12]
 800e540:	2220      	movs	r2, #32
 800e542:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 800e546:	68fb      	ldr	r3, [r7, #12]
 800e548:	2200      	movs	r2, #0
 800e54a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        return HAL_TIMEOUT;
 800e54e:	2303      	movs	r3, #3
 800e550:	e00f      	b.n	800e572 <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800e552:	68fb      	ldr	r3, [r7, #12]
 800e554:	681b      	ldr	r3, [r3, #0]
 800e556:	681a      	ldr	r2, [r3, #0]
 800e558:	68bb      	ldr	r3, [r7, #8]
 800e55a:	4013      	ands	r3, r2
 800e55c:	68ba      	ldr	r2, [r7, #8]
 800e55e:	429a      	cmp	r2, r3
 800e560:	bf0c      	ite	eq
 800e562:	2301      	moveq	r3, #1
 800e564:	2300      	movne	r3, #0
 800e566:	b2db      	uxtb	r3, r3
 800e568:	461a      	mov	r2, r3
 800e56a:	79fb      	ldrb	r3, [r7, #7]
 800e56c:	429a      	cmp	r2, r3
 800e56e:	d09f      	beq.n	800e4b0 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 800e570:	2300      	movs	r3, #0
}
 800e572:	4618      	mov	r0, r3
 800e574:	3740      	adds	r7, #64	@ 0x40
 800e576:	46bd      	mov	sp, r7
 800e578:	bd80      	pop	{r7, pc}

0800e57a <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800e57a:	b480      	push	{r7}
 800e57c:	b085      	sub	sp, #20
 800e57e:	af00      	add	r7, sp, #0
 800e580:	60f8      	str	r0, [r7, #12]
 800e582:	60b9      	str	r1, [r7, #8]
 800e584:	4613      	mov	r3, r2
 800e586:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 800e588:	68fb      	ldr	r3, [r7, #12]
 800e58a:	68ba      	ldr	r2, [r7, #8]
 800e58c:	629a      	str	r2, [r3, #40]	@ 0x28
  huart->RxXferSize = Size;
 800e58e:	68fb      	ldr	r3, [r7, #12]
 800e590:	88fa      	ldrh	r2, [r7, #6]
 800e592:	859a      	strh	r2, [r3, #44]	@ 0x2c
  huart->RxXferCount = Size;
 800e594:	68fb      	ldr	r3, [r7, #12]
 800e596:	88fa      	ldrh	r2, [r7, #6]
 800e598:	85da      	strh	r2, [r3, #46]	@ 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800e59a:	68fb      	ldr	r3, [r7, #12]
 800e59c:	2200      	movs	r2, #0
 800e59e:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 800e5a0:	68fb      	ldr	r3, [r7, #12]
 800e5a2:	2222      	movs	r2, #34	@ 0x22
 800e5a4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  if (huart->Init.Parity != UART_PARITY_NONE)
 800e5a8:	68fb      	ldr	r3, [r7, #12]
 800e5aa:	691b      	ldr	r3, [r3, #16]
 800e5ac:	2b00      	cmp	r3, #0
 800e5ae:	d007      	beq.n	800e5c0 <UART_Start_Receive_IT+0x46>
  {
    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 800e5b0:	68fb      	ldr	r3, [r7, #12]
 800e5b2:	681b      	ldr	r3, [r3, #0]
 800e5b4:	68da      	ldr	r2, [r3, #12]
 800e5b6:	68fb      	ldr	r3, [r7, #12]
 800e5b8:	681b      	ldr	r3, [r3, #0]
 800e5ba:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800e5be:	60da      	str	r2, [r3, #12]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 800e5c0:	68fb      	ldr	r3, [r7, #12]
 800e5c2:	681b      	ldr	r3, [r3, #0]
 800e5c4:	695a      	ldr	r2, [r3, #20]
 800e5c6:	68fb      	ldr	r3, [r7, #12]
 800e5c8:	681b      	ldr	r3, [r3, #0]
 800e5ca:	f042 0201 	orr.w	r2, r2, #1
 800e5ce:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 800e5d0:	68fb      	ldr	r3, [r7, #12]
 800e5d2:	681b      	ldr	r3, [r3, #0]
 800e5d4:	68da      	ldr	r2, [r3, #12]
 800e5d6:	68fb      	ldr	r3, [r7, #12]
 800e5d8:	681b      	ldr	r3, [r3, #0]
 800e5da:	f042 0220 	orr.w	r2, r2, #32
 800e5de:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 800e5e0:	2300      	movs	r3, #0
}
 800e5e2:	4618      	mov	r0, r3
 800e5e4:	3714      	adds	r7, #20
 800e5e6:	46bd      	mov	sp, r7
 800e5e8:	bc80      	pop	{r7}
 800e5ea:	4770      	bx	lr

0800e5ec <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800e5ec:	b480      	push	{r7}
 800e5ee:	b095      	sub	sp, #84	@ 0x54
 800e5f0:	af00      	add	r7, sp, #0
 800e5f2:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800e5f4:	687b      	ldr	r3, [r7, #4]
 800e5f6:	681b      	ldr	r3, [r3, #0]
 800e5f8:	330c      	adds	r3, #12
 800e5fa:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e5fc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800e5fe:	e853 3f00 	ldrex	r3, [r3]
 800e602:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800e604:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e606:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800e60a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800e60c:	687b      	ldr	r3, [r7, #4]
 800e60e:	681b      	ldr	r3, [r3, #0]
 800e610:	330c      	adds	r3, #12
 800e612:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800e614:	643a      	str	r2, [r7, #64]	@ 0x40
 800e616:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e618:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800e61a:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800e61c:	e841 2300 	strex	r3, r2, [r1]
 800e620:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800e622:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e624:	2b00      	cmp	r3, #0
 800e626:	d1e5      	bne.n	800e5f4 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800e628:	687b      	ldr	r3, [r7, #4]
 800e62a:	681b      	ldr	r3, [r3, #0]
 800e62c:	3314      	adds	r3, #20
 800e62e:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e630:	6a3b      	ldr	r3, [r7, #32]
 800e632:	e853 3f00 	ldrex	r3, [r3]
 800e636:	61fb      	str	r3, [r7, #28]
   return(result);
 800e638:	69fb      	ldr	r3, [r7, #28]
 800e63a:	f023 0301 	bic.w	r3, r3, #1
 800e63e:	64bb      	str	r3, [r7, #72]	@ 0x48
 800e640:	687b      	ldr	r3, [r7, #4]
 800e642:	681b      	ldr	r3, [r3, #0]
 800e644:	3314      	adds	r3, #20
 800e646:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800e648:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800e64a:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e64c:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800e64e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800e650:	e841 2300 	strex	r3, r2, [r1]
 800e654:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800e656:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e658:	2b00      	cmp	r3, #0
 800e65a:	d1e5      	bne.n	800e628 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800e65c:	687b      	ldr	r3, [r7, #4]
 800e65e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800e660:	2b01      	cmp	r3, #1
 800e662:	d119      	bne.n	800e698 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800e664:	687b      	ldr	r3, [r7, #4]
 800e666:	681b      	ldr	r3, [r3, #0]
 800e668:	330c      	adds	r3, #12
 800e66a:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e66c:	68fb      	ldr	r3, [r7, #12]
 800e66e:	e853 3f00 	ldrex	r3, [r3]
 800e672:	60bb      	str	r3, [r7, #8]
   return(result);
 800e674:	68bb      	ldr	r3, [r7, #8]
 800e676:	f023 0310 	bic.w	r3, r3, #16
 800e67a:	647b      	str	r3, [r7, #68]	@ 0x44
 800e67c:	687b      	ldr	r3, [r7, #4]
 800e67e:	681b      	ldr	r3, [r3, #0]
 800e680:	330c      	adds	r3, #12
 800e682:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800e684:	61ba      	str	r2, [r7, #24]
 800e686:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e688:	6979      	ldr	r1, [r7, #20]
 800e68a:	69ba      	ldr	r2, [r7, #24]
 800e68c:	e841 2300 	strex	r3, r2, [r1]
 800e690:	613b      	str	r3, [r7, #16]
   return(result);
 800e692:	693b      	ldr	r3, [r7, #16]
 800e694:	2b00      	cmp	r3, #0
 800e696:	d1e5      	bne.n	800e664 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800e698:	687b      	ldr	r3, [r7, #4]
 800e69a:	2220      	movs	r2, #32
 800e69c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800e6a0:	687b      	ldr	r3, [r7, #4]
 800e6a2:	2200      	movs	r2, #0
 800e6a4:	631a      	str	r2, [r3, #48]	@ 0x30
}
 800e6a6:	bf00      	nop
 800e6a8:	3754      	adds	r7, #84	@ 0x54
 800e6aa:	46bd      	mov	sp, r7
 800e6ac:	bc80      	pop	{r7}
 800e6ae:	4770      	bx	lr

0800e6b0 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800e6b0:	b580      	push	{r7, lr}
 800e6b2:	b084      	sub	sp, #16
 800e6b4:	af00      	add	r7, sp, #0
 800e6b6:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800e6b8:	687b      	ldr	r3, [r7, #4]
 800e6ba:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800e6bc:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 800e6be:	68fb      	ldr	r3, [r7, #12]
 800e6c0:	2200      	movs	r2, #0
 800e6c2:	85da      	strh	r2, [r3, #46]	@ 0x2e
  huart->TxXferCount = 0x00U;
 800e6c4:	68fb      	ldr	r3, [r7, #12]
 800e6c6:	2200      	movs	r2, #0
 800e6c8:	84da      	strh	r2, [r3, #38]	@ 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800e6ca:	68f8      	ldr	r0, [r7, #12]
 800e6cc:	f7ff fed3 	bl	800e476 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800e6d0:	bf00      	nop
 800e6d2:	3710      	adds	r7, #16
 800e6d4:	46bd      	mov	sp, r7
 800e6d6:	bd80      	pop	{r7, pc}

0800e6d8 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 800e6d8:	b480      	push	{r7}
 800e6da:	b085      	sub	sp, #20
 800e6dc:	af00      	add	r7, sp, #0
 800e6de:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 800e6e0:	687b      	ldr	r3, [r7, #4]
 800e6e2:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800e6e6:	b2db      	uxtb	r3, r3
 800e6e8:	2b21      	cmp	r3, #33	@ 0x21
 800e6ea:	d13e      	bne.n	800e76a <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800e6ec:	687b      	ldr	r3, [r7, #4]
 800e6ee:	689b      	ldr	r3, [r3, #8]
 800e6f0:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800e6f4:	d114      	bne.n	800e720 <UART_Transmit_IT+0x48>
 800e6f6:	687b      	ldr	r3, [r7, #4]
 800e6f8:	691b      	ldr	r3, [r3, #16]
 800e6fa:	2b00      	cmp	r3, #0
 800e6fc:	d110      	bne.n	800e720 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 800e6fe:	687b      	ldr	r3, [r7, #4]
 800e700:	6a1b      	ldr	r3, [r3, #32]
 800e702:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 800e704:	68fb      	ldr	r3, [r7, #12]
 800e706:	881b      	ldrh	r3, [r3, #0]
 800e708:	461a      	mov	r2, r3
 800e70a:	687b      	ldr	r3, [r7, #4]
 800e70c:	681b      	ldr	r3, [r3, #0]
 800e70e:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800e712:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 800e714:	687b      	ldr	r3, [r7, #4]
 800e716:	6a1b      	ldr	r3, [r3, #32]
 800e718:	1c9a      	adds	r2, r3, #2
 800e71a:	687b      	ldr	r3, [r7, #4]
 800e71c:	621a      	str	r2, [r3, #32]
 800e71e:	e008      	b.n	800e732 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 800e720:	687b      	ldr	r3, [r7, #4]
 800e722:	6a1b      	ldr	r3, [r3, #32]
 800e724:	1c59      	adds	r1, r3, #1
 800e726:	687a      	ldr	r2, [r7, #4]
 800e728:	6211      	str	r1, [r2, #32]
 800e72a:	781a      	ldrb	r2, [r3, #0]
 800e72c:	687b      	ldr	r3, [r7, #4]
 800e72e:	681b      	ldr	r3, [r3, #0]
 800e730:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 800e732:	687b      	ldr	r3, [r7, #4]
 800e734:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 800e736:	b29b      	uxth	r3, r3
 800e738:	3b01      	subs	r3, #1
 800e73a:	b29b      	uxth	r3, r3
 800e73c:	687a      	ldr	r2, [r7, #4]
 800e73e:	4619      	mov	r1, r3
 800e740:	84d1      	strh	r1, [r2, #38]	@ 0x26
 800e742:	2b00      	cmp	r3, #0
 800e744:	d10f      	bne.n	800e766 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 800e746:	687b      	ldr	r3, [r7, #4]
 800e748:	681b      	ldr	r3, [r3, #0]
 800e74a:	68da      	ldr	r2, [r3, #12]
 800e74c:	687b      	ldr	r3, [r7, #4]
 800e74e:	681b      	ldr	r3, [r3, #0]
 800e750:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800e754:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 800e756:	687b      	ldr	r3, [r7, #4]
 800e758:	681b      	ldr	r3, [r3, #0]
 800e75a:	68da      	ldr	r2, [r3, #12]
 800e75c:	687b      	ldr	r3, [r7, #4]
 800e75e:	681b      	ldr	r3, [r3, #0]
 800e760:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800e764:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 800e766:	2300      	movs	r3, #0
 800e768:	e000      	b.n	800e76c <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 800e76a:	2302      	movs	r3, #2
  }
}
 800e76c:	4618      	mov	r0, r3
 800e76e:	3714      	adds	r7, #20
 800e770:	46bd      	mov	sp, r7
 800e772:	bc80      	pop	{r7}
 800e774:	4770      	bx	lr

0800e776 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800e776:	b580      	push	{r7, lr}
 800e778:	b082      	sub	sp, #8
 800e77a:	af00      	add	r7, sp, #0
 800e77c:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 800e77e:	687b      	ldr	r3, [r7, #4]
 800e780:	681b      	ldr	r3, [r3, #0]
 800e782:	68da      	ldr	r2, [r3, #12]
 800e784:	687b      	ldr	r3, [r7, #4]
 800e786:	681b      	ldr	r3, [r3, #0]
 800e788:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800e78c:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800e78e:	687b      	ldr	r3, [r7, #4]
 800e790:	2220      	movs	r2, #32
 800e792:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800e796:	6878      	ldr	r0, [r7, #4]
 800e798:	f7ff fe64 	bl	800e464 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 800e79c:	2300      	movs	r3, #0
}
 800e79e:	4618      	mov	r0, r3
 800e7a0:	3708      	adds	r7, #8
 800e7a2:	46bd      	mov	sp, r7
 800e7a4:	bd80      	pop	{r7, pc}

0800e7a6 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 800e7a6:	b580      	push	{r7, lr}
 800e7a8:	b08c      	sub	sp, #48	@ 0x30
 800e7aa:	af00      	add	r7, sp, #0
 800e7ac:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800e7ae:	687b      	ldr	r3, [r7, #4]
 800e7b0:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800e7b4:	b2db      	uxtb	r3, r3
 800e7b6:	2b22      	cmp	r3, #34	@ 0x22
 800e7b8:	f040 80ae 	bne.w	800e918 <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800e7bc:	687b      	ldr	r3, [r7, #4]
 800e7be:	689b      	ldr	r3, [r3, #8]
 800e7c0:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800e7c4:	d117      	bne.n	800e7f6 <UART_Receive_IT+0x50>
 800e7c6:	687b      	ldr	r3, [r7, #4]
 800e7c8:	691b      	ldr	r3, [r3, #16]
 800e7ca:	2b00      	cmp	r3, #0
 800e7cc:	d113      	bne.n	800e7f6 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 800e7ce:	2300      	movs	r3, #0
 800e7d0:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 800e7d2:	687b      	ldr	r3, [r7, #4]
 800e7d4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800e7d6:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 800e7d8:	687b      	ldr	r3, [r7, #4]
 800e7da:	681b      	ldr	r3, [r3, #0]
 800e7dc:	685b      	ldr	r3, [r3, #4]
 800e7de:	b29b      	uxth	r3, r3
 800e7e0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800e7e4:	b29a      	uxth	r2, r3
 800e7e6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e7e8:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 800e7ea:	687b      	ldr	r3, [r7, #4]
 800e7ec:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800e7ee:	1c9a      	adds	r2, r3, #2
 800e7f0:	687b      	ldr	r3, [r7, #4]
 800e7f2:	629a      	str	r2, [r3, #40]	@ 0x28
 800e7f4:	e026      	b.n	800e844 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 800e7f6:	687b      	ldr	r3, [r7, #4]
 800e7f8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800e7fa:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits  = NULL;
 800e7fc:	2300      	movs	r3, #0
 800e7fe:	62bb      	str	r3, [r7, #40]	@ 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 800e800:	687b      	ldr	r3, [r7, #4]
 800e802:	689b      	ldr	r3, [r3, #8]
 800e804:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800e808:	d007      	beq.n	800e81a <UART_Receive_IT+0x74>
 800e80a:	687b      	ldr	r3, [r7, #4]
 800e80c:	689b      	ldr	r3, [r3, #8]
 800e80e:	2b00      	cmp	r3, #0
 800e810:	d10a      	bne.n	800e828 <UART_Receive_IT+0x82>
 800e812:	687b      	ldr	r3, [r7, #4]
 800e814:	691b      	ldr	r3, [r3, #16]
 800e816:	2b00      	cmp	r3, #0
 800e818:	d106      	bne.n	800e828 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 800e81a:	687b      	ldr	r3, [r7, #4]
 800e81c:	681b      	ldr	r3, [r3, #0]
 800e81e:	685b      	ldr	r3, [r3, #4]
 800e820:	b2da      	uxtb	r2, r3
 800e822:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e824:	701a      	strb	r2, [r3, #0]
 800e826:	e008      	b.n	800e83a <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 800e828:	687b      	ldr	r3, [r7, #4]
 800e82a:	681b      	ldr	r3, [r3, #0]
 800e82c:	685b      	ldr	r3, [r3, #4]
 800e82e:	b2db      	uxtb	r3, r3
 800e830:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800e834:	b2da      	uxtb	r2, r3
 800e836:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e838:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 800e83a:	687b      	ldr	r3, [r7, #4]
 800e83c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800e83e:	1c5a      	adds	r2, r3, #1
 800e840:	687b      	ldr	r3, [r7, #4]
 800e842:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 800e844:	687b      	ldr	r3, [r7, #4]
 800e846:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800e848:	b29b      	uxth	r3, r3
 800e84a:	3b01      	subs	r3, #1
 800e84c:	b29b      	uxth	r3, r3
 800e84e:	687a      	ldr	r2, [r7, #4]
 800e850:	4619      	mov	r1, r3
 800e852:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 800e854:	2b00      	cmp	r3, #0
 800e856:	d15d      	bne.n	800e914 <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 800e858:	687b      	ldr	r3, [r7, #4]
 800e85a:	681b      	ldr	r3, [r3, #0]
 800e85c:	68da      	ldr	r2, [r3, #12]
 800e85e:	687b      	ldr	r3, [r7, #4]
 800e860:	681b      	ldr	r3, [r3, #0]
 800e862:	f022 0220 	bic.w	r2, r2, #32
 800e866:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 800e868:	687b      	ldr	r3, [r7, #4]
 800e86a:	681b      	ldr	r3, [r3, #0]
 800e86c:	68da      	ldr	r2, [r3, #12]
 800e86e:	687b      	ldr	r3, [r7, #4]
 800e870:	681b      	ldr	r3, [r3, #0]
 800e872:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800e876:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 800e878:	687b      	ldr	r3, [r7, #4]
 800e87a:	681b      	ldr	r3, [r3, #0]
 800e87c:	695a      	ldr	r2, [r3, #20]
 800e87e:	687b      	ldr	r3, [r7, #4]
 800e880:	681b      	ldr	r3, [r3, #0]
 800e882:	f022 0201 	bic.w	r2, r2, #1
 800e886:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800e888:	687b      	ldr	r3, [r7, #4]
 800e88a:	2220      	movs	r2, #32
 800e88c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 800e890:	687b      	ldr	r3, [r7, #4]
 800e892:	2200      	movs	r2, #0
 800e894:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800e896:	687b      	ldr	r3, [r7, #4]
 800e898:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800e89a:	2b01      	cmp	r3, #1
 800e89c:	d135      	bne.n	800e90a <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800e89e:	687b      	ldr	r3, [r7, #4]
 800e8a0:	2200      	movs	r2, #0
 800e8a2:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800e8a4:	687b      	ldr	r3, [r7, #4]
 800e8a6:	681b      	ldr	r3, [r3, #0]
 800e8a8:	330c      	adds	r3, #12
 800e8aa:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e8ac:	697b      	ldr	r3, [r7, #20]
 800e8ae:	e853 3f00 	ldrex	r3, [r3]
 800e8b2:	613b      	str	r3, [r7, #16]
   return(result);
 800e8b4:	693b      	ldr	r3, [r7, #16]
 800e8b6:	f023 0310 	bic.w	r3, r3, #16
 800e8ba:	627b      	str	r3, [r7, #36]	@ 0x24
 800e8bc:	687b      	ldr	r3, [r7, #4]
 800e8be:	681b      	ldr	r3, [r3, #0]
 800e8c0:	330c      	adds	r3, #12
 800e8c2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800e8c4:	623a      	str	r2, [r7, #32]
 800e8c6:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e8c8:	69f9      	ldr	r1, [r7, #28]
 800e8ca:	6a3a      	ldr	r2, [r7, #32]
 800e8cc:	e841 2300 	strex	r3, r2, [r1]
 800e8d0:	61bb      	str	r3, [r7, #24]
   return(result);
 800e8d2:	69bb      	ldr	r3, [r7, #24]
 800e8d4:	2b00      	cmp	r3, #0
 800e8d6:	d1e5      	bne.n	800e8a4 <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 800e8d8:	687b      	ldr	r3, [r7, #4]
 800e8da:	681b      	ldr	r3, [r3, #0]
 800e8dc:	681b      	ldr	r3, [r3, #0]
 800e8de:	f003 0310 	and.w	r3, r3, #16
 800e8e2:	2b10      	cmp	r3, #16
 800e8e4:	d10a      	bne.n	800e8fc <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 800e8e6:	2300      	movs	r3, #0
 800e8e8:	60fb      	str	r3, [r7, #12]
 800e8ea:	687b      	ldr	r3, [r7, #4]
 800e8ec:	681b      	ldr	r3, [r3, #0]
 800e8ee:	681b      	ldr	r3, [r3, #0]
 800e8f0:	60fb      	str	r3, [r7, #12]
 800e8f2:	687b      	ldr	r3, [r7, #4]
 800e8f4:	681b      	ldr	r3, [r3, #0]
 800e8f6:	685b      	ldr	r3, [r3, #4]
 800e8f8:	60fb      	str	r3, [r7, #12]
 800e8fa:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800e8fc:	687b      	ldr	r3, [r7, #4]
 800e8fe:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 800e900:	4619      	mov	r1, r3
 800e902:	6878      	ldr	r0, [r7, #4]
 800e904:	f7ff fdc0 	bl	800e488 <HAL_UARTEx_RxEventCallback>
 800e908:	e002      	b.n	800e910 <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 800e90a:	6878      	ldr	r0, [r7, #4]
 800e90c:	f7f6 fca8 	bl	8005260 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 800e910:	2300      	movs	r3, #0
 800e912:	e002      	b.n	800e91a <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 800e914:	2300      	movs	r3, #0
 800e916:	e000      	b.n	800e91a <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 800e918:	2302      	movs	r3, #2
  }
}
 800e91a:	4618      	mov	r0, r3
 800e91c:	3730      	adds	r7, #48	@ 0x30
 800e91e:	46bd      	mov	sp, r7
 800e920:	bd80      	pop	{r7, pc}
	...

0800e924 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 800e924:	b580      	push	{r7, lr}
 800e926:	b084      	sub	sp, #16
 800e928:	af00      	add	r7, sp, #0
 800e92a:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800e92c:	687b      	ldr	r3, [r7, #4]
 800e92e:	681b      	ldr	r3, [r3, #0]
 800e930:	691b      	ldr	r3, [r3, #16]
 800e932:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 800e936:	687b      	ldr	r3, [r7, #4]
 800e938:	68da      	ldr	r2, [r3, #12]
 800e93a:	687b      	ldr	r3, [r7, #4]
 800e93c:	681b      	ldr	r3, [r3, #0]
 800e93e:	430a      	orrs	r2, r1
 800e940:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 800e942:	687b      	ldr	r3, [r7, #4]
 800e944:	689a      	ldr	r2, [r3, #8]
 800e946:	687b      	ldr	r3, [r7, #4]
 800e948:	691b      	ldr	r3, [r3, #16]
 800e94a:	431a      	orrs	r2, r3
 800e94c:	687b      	ldr	r3, [r7, #4]
 800e94e:	695b      	ldr	r3, [r3, #20]
 800e950:	4313      	orrs	r3, r2
 800e952:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 800e954:	687b      	ldr	r3, [r7, #4]
 800e956:	681b      	ldr	r3, [r3, #0]
 800e958:	68db      	ldr	r3, [r3, #12]
 800e95a:	f423 53b0 	bic.w	r3, r3, #5632	@ 0x1600
 800e95e:	f023 030c 	bic.w	r3, r3, #12
 800e962:	687a      	ldr	r2, [r7, #4]
 800e964:	6812      	ldr	r2, [r2, #0]
 800e966:	68b9      	ldr	r1, [r7, #8]
 800e968:	430b      	orrs	r3, r1
 800e96a:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800e96c:	687b      	ldr	r3, [r7, #4]
 800e96e:	681b      	ldr	r3, [r3, #0]
 800e970:	695b      	ldr	r3, [r3, #20]
 800e972:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 800e976:	687b      	ldr	r3, [r7, #4]
 800e978:	699a      	ldr	r2, [r3, #24]
 800e97a:	687b      	ldr	r3, [r7, #4]
 800e97c:	681b      	ldr	r3, [r3, #0]
 800e97e:	430a      	orrs	r2, r1
 800e980:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 800e982:	687b      	ldr	r3, [r7, #4]
 800e984:	681b      	ldr	r3, [r3, #0]
 800e986:	4a2c      	ldr	r2, [pc, #176]	@ (800ea38 <UART_SetConfig+0x114>)
 800e988:	4293      	cmp	r3, r2
 800e98a:	d103      	bne.n	800e994 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 800e98c:	f7fd fe78 	bl	800c680 <HAL_RCC_GetPCLK2Freq>
 800e990:	60f8      	str	r0, [r7, #12]
 800e992:	e002      	b.n	800e99a <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 800e994:	f7fd fe60 	bl	800c658 <HAL_RCC_GetPCLK1Freq>
 800e998:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800e99a:	68fa      	ldr	r2, [r7, #12]
 800e99c:	4613      	mov	r3, r2
 800e99e:	009b      	lsls	r3, r3, #2
 800e9a0:	4413      	add	r3, r2
 800e9a2:	009a      	lsls	r2, r3, #2
 800e9a4:	441a      	add	r2, r3
 800e9a6:	687b      	ldr	r3, [r7, #4]
 800e9a8:	685b      	ldr	r3, [r3, #4]
 800e9aa:	009b      	lsls	r3, r3, #2
 800e9ac:	fbb2 f3f3 	udiv	r3, r2, r3
 800e9b0:	4a22      	ldr	r2, [pc, #136]	@ (800ea3c <UART_SetConfig+0x118>)
 800e9b2:	fba2 2303 	umull	r2, r3, r2, r3
 800e9b6:	095b      	lsrs	r3, r3, #5
 800e9b8:	0119      	lsls	r1, r3, #4
 800e9ba:	68fa      	ldr	r2, [r7, #12]
 800e9bc:	4613      	mov	r3, r2
 800e9be:	009b      	lsls	r3, r3, #2
 800e9c0:	4413      	add	r3, r2
 800e9c2:	009a      	lsls	r2, r3, #2
 800e9c4:	441a      	add	r2, r3
 800e9c6:	687b      	ldr	r3, [r7, #4]
 800e9c8:	685b      	ldr	r3, [r3, #4]
 800e9ca:	009b      	lsls	r3, r3, #2
 800e9cc:	fbb2 f2f3 	udiv	r2, r2, r3
 800e9d0:	4b1a      	ldr	r3, [pc, #104]	@ (800ea3c <UART_SetConfig+0x118>)
 800e9d2:	fba3 0302 	umull	r0, r3, r3, r2
 800e9d6:	095b      	lsrs	r3, r3, #5
 800e9d8:	2064      	movs	r0, #100	@ 0x64
 800e9da:	fb00 f303 	mul.w	r3, r0, r3
 800e9de:	1ad3      	subs	r3, r2, r3
 800e9e0:	011b      	lsls	r3, r3, #4
 800e9e2:	3332      	adds	r3, #50	@ 0x32
 800e9e4:	4a15      	ldr	r2, [pc, #84]	@ (800ea3c <UART_SetConfig+0x118>)
 800e9e6:	fba2 2303 	umull	r2, r3, r2, r3
 800e9ea:	095b      	lsrs	r3, r3, #5
 800e9ec:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800e9f0:	4419      	add	r1, r3
 800e9f2:	68fa      	ldr	r2, [r7, #12]
 800e9f4:	4613      	mov	r3, r2
 800e9f6:	009b      	lsls	r3, r3, #2
 800e9f8:	4413      	add	r3, r2
 800e9fa:	009a      	lsls	r2, r3, #2
 800e9fc:	441a      	add	r2, r3
 800e9fe:	687b      	ldr	r3, [r7, #4]
 800ea00:	685b      	ldr	r3, [r3, #4]
 800ea02:	009b      	lsls	r3, r3, #2
 800ea04:	fbb2 f2f3 	udiv	r2, r2, r3
 800ea08:	4b0c      	ldr	r3, [pc, #48]	@ (800ea3c <UART_SetConfig+0x118>)
 800ea0a:	fba3 0302 	umull	r0, r3, r3, r2
 800ea0e:	095b      	lsrs	r3, r3, #5
 800ea10:	2064      	movs	r0, #100	@ 0x64
 800ea12:	fb00 f303 	mul.w	r3, r0, r3
 800ea16:	1ad3      	subs	r3, r2, r3
 800ea18:	011b      	lsls	r3, r3, #4
 800ea1a:	3332      	adds	r3, #50	@ 0x32
 800ea1c:	4a07      	ldr	r2, [pc, #28]	@ (800ea3c <UART_SetConfig+0x118>)
 800ea1e:	fba2 2303 	umull	r2, r3, r2, r3
 800ea22:	095b      	lsrs	r3, r3, #5
 800ea24:	f003 020f 	and.w	r2, r3, #15
 800ea28:	687b      	ldr	r3, [r7, #4]
 800ea2a:	681b      	ldr	r3, [r3, #0]
 800ea2c:	440a      	add	r2, r1
 800ea2e:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 800ea30:	bf00      	nop
 800ea32:	3710      	adds	r7, #16
 800ea34:	46bd      	mov	sp, r7
 800ea36:	bd80      	pop	{r7, pc}
 800ea38:	40013800 	.word	0x40013800
 800ea3c:	51eb851f 	.word	0x51eb851f

0800ea40 <FSMC_NORSRAM_Init>:
  * @param  Init Pointer to NORSRAM Initialization structure
  * @retval HAL status
  */
HAL_StatusTypeDef  FSMC_NORSRAM_Init(FSMC_NORSRAM_TypeDef *Device,
                                    FSMC_NORSRAM_InitTypeDef *Init)
{
 800ea40:	b480      	push	{r7}
 800ea42:	b087      	sub	sp, #28
 800ea44:	af00      	add	r7, sp, #0
 800ea46:	6078      	str	r0, [r7, #4]
 800ea48:	6039      	str	r1, [r7, #0]
  assert_param(IS_FSMC_ASYNWAIT(Init->AsynchronousWait));
  assert_param(IS_FSMC_WRITE_BURST(Init->WriteBurst));
  assert_param(IS_FSMC_PAGESIZE(Init->PageSize));

  /* Disable NORSRAM Device */
  __FSMC_NORSRAM_DISABLE(Device, Init->NSBank);
 800ea4a:	683b      	ldr	r3, [r7, #0]
 800ea4c:	681a      	ldr	r2, [r3, #0]
 800ea4e:	687b      	ldr	r3, [r7, #4]
 800ea50:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800ea54:	683a      	ldr	r2, [r7, #0]
 800ea56:	6812      	ldr	r2, [r2, #0]
 800ea58:	f023 0101 	bic.w	r1, r3, #1
 800ea5c:	687b      	ldr	r3, [r7, #4]
 800ea5e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

  /* Set NORSRAM device control parameters */
  if (Init->MemoryType == FSMC_MEMORY_TYPE_NOR)
 800ea62:	683b      	ldr	r3, [r7, #0]
 800ea64:	689b      	ldr	r3, [r3, #8]
 800ea66:	2b08      	cmp	r3, #8
 800ea68:	d102      	bne.n	800ea70 <FSMC_NORSRAM_Init+0x30>
  {
    flashaccess = FSMC_NORSRAM_FLASH_ACCESS_ENABLE;
 800ea6a:	2340      	movs	r3, #64	@ 0x40
 800ea6c:	617b      	str	r3, [r7, #20]
 800ea6e:	e001      	b.n	800ea74 <FSMC_NORSRAM_Init+0x34>
  }
  else
  {
    flashaccess = FSMC_NORSRAM_FLASH_ACCESS_DISABLE;
 800ea70:	2300      	movs	r3, #0
 800ea72:	617b      	str	r3, [r7, #20]
  }

  btcr_reg = (flashaccess                   | \
              Init->DataAddressMux          | \
 800ea74:	683b      	ldr	r3, [r7, #0]
 800ea76:	685a      	ldr	r2, [r3, #4]
  btcr_reg = (flashaccess                   | \
 800ea78:	697b      	ldr	r3, [r7, #20]
 800ea7a:	431a      	orrs	r2, r3
              Init->MemoryType              | \
 800ea7c:	683b      	ldr	r3, [r7, #0]
 800ea7e:	689b      	ldr	r3, [r3, #8]
              Init->DataAddressMux          | \
 800ea80:	431a      	orrs	r2, r3
              Init->MemoryDataWidth         | \
 800ea82:	683b      	ldr	r3, [r7, #0]
 800ea84:	68db      	ldr	r3, [r3, #12]
              Init->MemoryType              | \
 800ea86:	431a      	orrs	r2, r3
              Init->BurstAccessMode         | \
 800ea88:	683b      	ldr	r3, [r7, #0]
 800ea8a:	691b      	ldr	r3, [r3, #16]
              Init->MemoryDataWidth         | \
 800ea8c:	431a      	orrs	r2, r3
              Init->WaitSignalPolarity      | \
 800ea8e:	683b      	ldr	r3, [r7, #0]
 800ea90:	695b      	ldr	r3, [r3, #20]
              Init->BurstAccessMode         | \
 800ea92:	431a      	orrs	r2, r3
              Init->WaitSignalActive        | \
 800ea94:	683b      	ldr	r3, [r7, #0]
 800ea96:	69db      	ldr	r3, [r3, #28]
              Init->WaitSignalPolarity      | \
 800ea98:	431a      	orrs	r2, r3
              Init->WriteOperation          | \
 800ea9a:	683b      	ldr	r3, [r7, #0]
 800ea9c:	6a1b      	ldr	r3, [r3, #32]
              Init->WaitSignalActive        | \
 800ea9e:	431a      	orrs	r2, r3
              Init->WaitSignal              | \
 800eaa0:	683b      	ldr	r3, [r7, #0]
 800eaa2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
              Init->WriteOperation          | \
 800eaa4:	431a      	orrs	r2, r3
              Init->ExtendedMode            | \
 800eaa6:	683b      	ldr	r3, [r7, #0]
 800eaa8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
              Init->WaitSignal              | \
 800eaaa:	431a      	orrs	r2, r3
              Init->AsynchronousWait        | \
 800eaac:	683b      	ldr	r3, [r7, #0]
 800eaae:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
              Init->ExtendedMode            | \
 800eab0:	431a      	orrs	r2, r3
              Init->WriteBurst);
 800eab2:	683b      	ldr	r3, [r7, #0]
 800eab4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
  btcr_reg = (flashaccess                   | \
 800eab6:	4313      	orrs	r3, r2
 800eab8:	613b      	str	r3, [r7, #16]

  btcr_reg |= Init->WrapMode;
 800eaba:	683b      	ldr	r3, [r7, #0]
 800eabc:	699b      	ldr	r3, [r3, #24]
 800eabe:	693a      	ldr	r2, [r7, #16]
 800eac0:	4313      	orrs	r3, r2
 800eac2:	613b      	str	r3, [r7, #16]
  btcr_reg |= Init->PageSize;
 800eac4:	683b      	ldr	r3, [r7, #0]
 800eac6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800eac8:	693a      	ldr	r2, [r7, #16]
 800eaca:	4313      	orrs	r3, r2
 800eacc:	613b      	str	r3, [r7, #16]

  mask = (FSMC_BCRx_MBKEN                |
 800eace:	4b10      	ldr	r3, [pc, #64]	@ (800eb10 <FSMC_NORSRAM_Init+0xd0>)
 800ead0:	60fb      	str	r3, [r7, #12]
          FSMC_BCRx_WAITEN               |
          FSMC_BCRx_EXTMOD               |
          FSMC_BCRx_ASYNCWAIT            |
          FSMC_BCRx_CBURSTRW);

  mask |= FSMC_BCRx_WRAPMOD;
 800ead2:	68fb      	ldr	r3, [r7, #12]
 800ead4:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800ead8:	60fb      	str	r3, [r7, #12]
  mask |= 0x00070000U; /* CPSIZE to be defined in CMSIS file */
 800eada:	68fb      	ldr	r3, [r7, #12]
 800eadc:	f443 23e0 	orr.w	r3, r3, #458752	@ 0x70000
 800eae0:	60fb      	str	r3, [r7, #12]

  MODIFY_REG(Device->BTCR[Init->NSBank], mask, btcr_reg);
 800eae2:	683b      	ldr	r3, [r7, #0]
 800eae4:	681a      	ldr	r2, [r3, #0]
 800eae6:	687b      	ldr	r3, [r7, #4]
 800eae8:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 800eaec:	68fb      	ldr	r3, [r7, #12]
 800eaee:	43db      	mvns	r3, r3
 800eaf0:	ea02 0103 	and.w	r1, r2, r3
 800eaf4:	683b      	ldr	r3, [r7, #0]
 800eaf6:	681a      	ldr	r2, [r3, #0]
 800eaf8:	693b      	ldr	r3, [r7, #16]
 800eafa:	4319      	orrs	r1, r3
 800eafc:	687b      	ldr	r3, [r7, #4]
 800eafe:	f843 1022 	str.w	r1, [r3, r2, lsl #2]


  return HAL_OK;
 800eb02:	2300      	movs	r3, #0
}
 800eb04:	4618      	mov	r0, r3
 800eb06:	371c      	adds	r7, #28
 800eb08:	46bd      	mov	sp, r7
 800eb0a:	bc80      	pop	{r7}
 800eb0c:	4770      	bx	lr
 800eb0e:	bf00      	nop
 800eb10:	0008fb7f 	.word	0x0008fb7f

0800eb14 <FSMC_NORSRAM_Timing_Init>:
  * @param  Bank NORSRAM bank number
  * @retval HAL status
  */
HAL_StatusTypeDef FSMC_NORSRAM_Timing_Init(FSMC_NORSRAM_TypeDef *Device,
                                          FSMC_NORSRAM_TimingTypeDef *Timing, uint32_t Bank)
{
 800eb14:	b480      	push	{r7}
 800eb16:	b085      	sub	sp, #20
 800eb18:	af00      	add	r7, sp, #0
 800eb1a:	60f8      	str	r0, [r7, #12]
 800eb1c:	60b9      	str	r1, [r7, #8]
 800eb1e:	607a      	str	r2, [r7, #4]
  assert_param(IS_FSMC_DATA_LATENCY(Timing->DataLatency));
  assert_param(IS_FSMC_ACCESS_MODE(Timing->AccessMode));
  assert_param(IS_FSMC_NORSRAM_BANK(Bank));

  /* Set FSMC_NORSRAM device timing parameters */
  MODIFY_REG(Device->BTCR[Bank + 1U], BTR_CLEAR_MASK, (Timing->AddressSetupTime                                  |
 800eb20:	687b      	ldr	r3, [r7, #4]
 800eb22:	1c5a      	adds	r2, r3, #1
 800eb24:	68fb      	ldr	r3, [r7, #12]
 800eb26:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800eb2a:	f003 4140 	and.w	r1, r3, #3221225472	@ 0xc0000000
 800eb2e:	68bb      	ldr	r3, [r7, #8]
 800eb30:	681a      	ldr	r2, [r3, #0]
 800eb32:	68bb      	ldr	r3, [r7, #8]
 800eb34:	685b      	ldr	r3, [r3, #4]
 800eb36:	011b      	lsls	r3, r3, #4
 800eb38:	431a      	orrs	r2, r3
 800eb3a:	68bb      	ldr	r3, [r7, #8]
 800eb3c:	689b      	ldr	r3, [r3, #8]
 800eb3e:	021b      	lsls	r3, r3, #8
 800eb40:	431a      	orrs	r2, r3
 800eb42:	68bb      	ldr	r3, [r7, #8]
 800eb44:	68db      	ldr	r3, [r3, #12]
 800eb46:	041b      	lsls	r3, r3, #16
 800eb48:	431a      	orrs	r2, r3
 800eb4a:	68bb      	ldr	r3, [r7, #8]
 800eb4c:	691b      	ldr	r3, [r3, #16]
 800eb4e:	3b01      	subs	r3, #1
 800eb50:	051b      	lsls	r3, r3, #20
 800eb52:	431a      	orrs	r2, r3
 800eb54:	68bb      	ldr	r3, [r7, #8]
 800eb56:	695b      	ldr	r3, [r3, #20]
 800eb58:	3b02      	subs	r3, #2
 800eb5a:	061b      	lsls	r3, r3, #24
 800eb5c:	431a      	orrs	r2, r3
 800eb5e:	68bb      	ldr	r3, [r7, #8]
 800eb60:	699b      	ldr	r3, [r3, #24]
 800eb62:	4313      	orrs	r3, r2
 800eb64:	687a      	ldr	r2, [r7, #4]
 800eb66:	3201      	adds	r2, #1
 800eb68:	4319      	orrs	r1, r3
 800eb6a:	68fb      	ldr	r3, [r7, #12]
 800eb6c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
                                                       ((Timing->BusTurnAroundDuration)  << FSMC_BTRx_BUSTURN_Pos) |
                                                       (((Timing->CLKDivision) - 1U)     << FSMC_BTRx_CLKDIV_Pos)  |
                                                       (((Timing->DataLatency) - 2U)     << FSMC_BTRx_DATLAT_Pos)  |
                                                       (Timing->AccessMode)));

  return HAL_OK;
 800eb70:	2300      	movs	r3, #0
}
 800eb72:	4618      	mov	r0, r3
 800eb74:	3714      	adds	r7, #20
 800eb76:	46bd      	mov	sp, r7
 800eb78:	bc80      	pop	{r7}
 800eb7a:	4770      	bx	lr

0800eb7c <FSMC_NORSRAM_Extended_Timing_Init>:
  * @retval HAL status
  */
HAL_StatusTypeDef FSMC_NORSRAM_Extended_Timing_Init(FSMC_NORSRAM_EXTENDED_TypeDef *Device,
                                                   FSMC_NORSRAM_TimingTypeDef *Timing, uint32_t Bank,
                                                   uint32_t ExtendedMode)
{
 800eb7c:	b480      	push	{r7}
 800eb7e:	b085      	sub	sp, #20
 800eb80:	af00      	add	r7, sp, #0
 800eb82:	60f8      	str	r0, [r7, #12]
 800eb84:	60b9      	str	r1, [r7, #8]
 800eb86:	607a      	str	r2, [r7, #4]
 800eb88:	603b      	str	r3, [r7, #0]
  /* Check the parameters */
  assert_param(IS_FSMC_EXTENDED_MODE(ExtendedMode));

  /* Set NORSRAM device timing register for write configuration, if extended mode is used */
  if (ExtendedMode == FSMC_EXTENDED_MODE_ENABLE)
 800eb8a:	683b      	ldr	r3, [r7, #0]
 800eb8c:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800eb90:	d11d      	bne.n	800ebce <FSMC_NORSRAM_Extended_Timing_Init+0x52>
    assert_param(IS_FSMC_ACCESS_MODE(Timing->AccessMode));
    assert_param(IS_FSMC_NORSRAM_BANK(Bank));

    /* Set NORSRAM device timing register for write configuration, if extended mode is used */
#if defined(FSMC_BWTRx_BUSTURN)
    MODIFY_REG(Device->BWTR[Bank], BWTR_CLEAR_MASK, (Timing->AddressSetupTime                                    |
 800eb92:	68fb      	ldr	r3, [r7, #12]
 800eb94:	687a      	ldr	r2, [r7, #4]
 800eb96:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 800eb9a:	4b13      	ldr	r3, [pc, #76]	@ (800ebe8 <FSMC_NORSRAM_Extended_Timing_Init+0x6c>)
 800eb9c:	4013      	ands	r3, r2
 800eb9e:	68ba      	ldr	r2, [r7, #8]
 800eba0:	6811      	ldr	r1, [r2, #0]
 800eba2:	68ba      	ldr	r2, [r7, #8]
 800eba4:	6852      	ldr	r2, [r2, #4]
 800eba6:	0112      	lsls	r2, r2, #4
 800eba8:	4311      	orrs	r1, r2
 800ebaa:	68ba      	ldr	r2, [r7, #8]
 800ebac:	6892      	ldr	r2, [r2, #8]
 800ebae:	0212      	lsls	r2, r2, #8
 800ebb0:	4311      	orrs	r1, r2
 800ebb2:	68ba      	ldr	r2, [r7, #8]
 800ebb4:	6992      	ldr	r2, [r2, #24]
 800ebb6:	4311      	orrs	r1, r2
 800ebb8:	68ba      	ldr	r2, [r7, #8]
 800ebba:	68d2      	ldr	r2, [r2, #12]
 800ebbc:	0412      	lsls	r2, r2, #16
 800ebbe:	430a      	orrs	r2, r1
 800ebc0:	ea43 0102 	orr.w	r1, r3, r2
 800ebc4:	68fb      	ldr	r3, [r7, #12]
 800ebc6:	687a      	ldr	r2, [r7, #4]
 800ebc8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
 800ebcc:	e005      	b.n	800ebda <FSMC_NORSRAM_Extended_Timing_Init+0x5e>
                                                     (((Timing->DataLatency) - 2U)     << FSMC_BWTRx_DATLAT_Pos)));
#endif /* FSMC_BWTRx_BUSTURN */
  }
  else
  {
    Device->BWTR[Bank] = 0x0FFFFFFFU;
 800ebce:	68fb      	ldr	r3, [r7, #12]
 800ebd0:	687a      	ldr	r2, [r7, #4]
 800ebd2:	f06f 4170 	mvn.w	r1, #4026531840	@ 0xf0000000
 800ebd6:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  }

  return HAL_OK;
 800ebda:	2300      	movs	r3, #0
}
 800ebdc:	4618      	mov	r0, r3
 800ebde:	3714      	adds	r7, #20
 800ebe0:	46bd      	mov	sp, r7
 800ebe2:	bc80      	pop	{r7}
 800ebe4:	4770      	bx	lr
 800ebe6:	bf00      	nop
 800ebe8:	cff00000 	.word	0xcff00000

0800ebec <delay_init>:
 * @brief     
 * @param     sysclk: , CPU(rcc_c_ck), 168MHz
 * @retval    
 */  
void delay_init(uint16_t sysclk)
{
 800ebec:	b480      	push	{r7}
 800ebee:	b083      	sub	sp, #12
 800ebf0:	af00      	add	r7, sp, #0
 800ebf2:	4603      	mov	r3, r0
 800ebf4:	80fb      	strh	r3, [r7, #6]
#if SYS_SUPPORT_OS                                      /* OS */
    uint32_t reload;
#endif
    g_fac_us = sysclk;                                  /* HAL_Initsystick */
 800ebf6:	88fb      	ldrh	r3, [r7, #6]
 800ebf8:	4a03      	ldr	r2, [pc, #12]	@ (800ec08 <delay_init+0x1c>)
 800ebfa:	6013      	str	r3, [r2, #0]
    g_fac_ms = 1000 / delay_ostickspersec;              /* OS */
    SysTick->CTRL |= 1 << 1;                            /* SYSTICK */
    SysTick->LOAD = reload;                             /* 1/delay_ostickspersec */
    SysTick->CTRL |= 1 << 0;                            /* SYSTICK */
#endif 
}
 800ebfc:	bf00      	nop
 800ebfe:	370c      	adds	r7, #12
 800ec00:	46bd      	mov	sp, r7
 800ec02:	bc80      	pop	{r7}
 800ec04:	4770      	bx	lr
 800ec06:	bf00      	nop
 800ec08:	20000a74 	.word	0x20000a74

0800ec0c <delay_us>:
 * @param     nus: us
 * @note      nus: 0 ~ (2^32 / fac_us) (fac_us, )
 * @retval    
 */
void delay_us(uint32_t nus)
{
 800ec0c:	b480      	push	{r7}
 800ec0e:	b089      	sub	sp, #36	@ 0x24
 800ec10:	af00      	add	r7, sp, #0
 800ec12:	6078      	str	r0, [r7, #4]
    uint32_t ticks;
    uint32_t told, tnow, tcnt = 0;
 800ec14:	2300      	movs	r3, #0
 800ec16:	61bb      	str	r3, [r7, #24]
    uint32_t reload = SysTick->LOAD;        /* LOAD */
 800ec18:	4b19      	ldr	r3, [pc, #100]	@ (800ec80 <delay_us+0x74>)
 800ec1a:	685b      	ldr	r3, [r3, #4]
 800ec1c:	617b      	str	r3, [r7, #20]
    ticks = nus * g_fac_us;                 /*  */
 800ec1e:	4b19      	ldr	r3, [pc, #100]	@ (800ec84 <delay_us+0x78>)
 800ec20:	681a      	ldr	r2, [r3, #0]
 800ec22:	687b      	ldr	r3, [r7, #4]
 800ec24:	fb02 f303 	mul.w	r3, r2, r3
 800ec28:	613b      	str	r3, [r7, #16]
    
#if SYS_SUPPORT_OS                          /* OS */
    delay_osschedlock();                    /*  OS  */
#endif

    told = SysTick->VAL;                    /*  */
 800ec2a:	4b15      	ldr	r3, [pc, #84]	@ (800ec80 <delay_us+0x74>)
 800ec2c:	689b      	ldr	r3, [r3, #8]
 800ec2e:	61fb      	str	r3, [r7, #28]
    while (1)
    {
        tnow = SysTick->VAL;
 800ec30:	4b13      	ldr	r3, [pc, #76]	@ (800ec80 <delay_us+0x74>)
 800ec32:	689b      	ldr	r3, [r3, #8]
 800ec34:	60fb      	str	r3, [r7, #12]
        if (tnow != told)
 800ec36:	68fa      	ldr	r2, [r7, #12]
 800ec38:	69fb      	ldr	r3, [r7, #28]
 800ec3a:	429a      	cmp	r2, r3
 800ec3c:	d0f8      	beq.n	800ec30 <delay_us+0x24>
        {
            if (tnow < told)
 800ec3e:	68fa      	ldr	r2, [r7, #12]
 800ec40:	69fb      	ldr	r3, [r7, #28]
 800ec42:	429a      	cmp	r2, r3
 800ec44:	d206      	bcs.n	800ec54 <delay_us+0x48>
            {
                tcnt += told - tnow;        /* SYSTICK */
 800ec46:	69fa      	ldr	r2, [r7, #28]
 800ec48:	68fb      	ldr	r3, [r7, #12]
 800ec4a:	1ad3      	subs	r3, r2, r3
 800ec4c:	69ba      	ldr	r2, [r7, #24]
 800ec4e:	4413      	add	r3, r2
 800ec50:	61bb      	str	r3, [r7, #24]
 800ec52:	e007      	b.n	800ec64 <delay_us+0x58>
            }
            else
            {
                tcnt += reload - tnow + told;
 800ec54:	697a      	ldr	r2, [r7, #20]
 800ec56:	68fb      	ldr	r3, [r7, #12]
 800ec58:	1ad2      	subs	r2, r2, r3
 800ec5a:	69fb      	ldr	r3, [r7, #28]
 800ec5c:	4413      	add	r3, r2
 800ec5e:	69ba      	ldr	r2, [r7, #24]
 800ec60:	4413      	add	r3, r2
 800ec62:	61bb      	str	r3, [r7, #24]
            }
            told = tnow;
 800ec64:	68fb      	ldr	r3, [r7, #12]
 800ec66:	61fb      	str	r3, [r7, #28]
            if (tcnt >= ticks) 
 800ec68:	69ba      	ldr	r2, [r7, #24]
 800ec6a:	693b      	ldr	r3, [r7, #16]
 800ec6c:	429a      	cmp	r2, r3
 800ec6e:	d200      	bcs.n	800ec72 <delay_us+0x66>
        tnow = SysTick->VAL;
 800ec70:	e7de      	b.n	800ec30 <delay_us+0x24>
            {
                break;                      /* /, */
 800ec72:	bf00      	nop

#if SYS_SUPPORT_OS                          /* OS */
    delay_osschedunlock();                  /*  OS  */
#endif 

}
 800ec74:	bf00      	nop
 800ec76:	3724      	adds	r7, #36	@ 0x24
 800ec78:	46bd      	mov	sp, r7
 800ec7a:	bc80      	pop	{r7}
 800ec7c:	4770      	bx	lr
 800ec7e:	bf00      	nop
 800ec80:	e000e010 	.word	0xe000e010
 800ec84:	20000a74 	.word	0x20000a74

0800ec88 <delay_ms>:
 * @brief     nms
 * @param     nms: ms (0< nms <= (2^32 / fac_us / 1000))(fac_us, )
 * @retval    
 */
void delay_ms(uint16_t nms)
{
 800ec88:	b580      	push	{r7, lr}
 800ec8a:	b082      	sub	sp, #8
 800ec8c:	af00      	add	r7, sp, #0
 800ec8e:	4603      	mov	r3, r0
 800ec90:	80fb      	strh	r3, [r7, #6]

        nms %= g_fac_ms;                                /* OS, */
    }
#endif

    delay_us((uint32_t)(nms * 1000));                   /*  */
 800ec92:	88fb      	ldrh	r3, [r7, #6]
 800ec94:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 800ec98:	fb02 f303 	mul.w	r3, r2, r3
 800ec9c:	4618      	mov	r0, r3
 800ec9e:	f7ff ffb5 	bl	800ec0c <delay_us>
}
 800eca2:	bf00      	nop
 800eca4:	3708      	adds	r7, #8
 800eca6:	46bd      	mov	sp, r7
 800eca8:	bd80      	pop	{r7, pc}

0800ecaa <atoi>:
 800ecaa:	220a      	movs	r2, #10
 800ecac:	2100      	movs	r1, #0
 800ecae:	f000 b87d 	b.w	800edac <strtol>
	...

0800ecb4 <_strtol_l.isra.0>:
 800ecb4:	2b24      	cmp	r3, #36	@ 0x24
 800ecb6:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800ecba:	4686      	mov	lr, r0
 800ecbc:	4690      	mov	r8, r2
 800ecbe:	d801      	bhi.n	800ecc4 <_strtol_l.isra.0+0x10>
 800ecc0:	2b01      	cmp	r3, #1
 800ecc2:	d106      	bne.n	800ecd2 <_strtol_l.isra.0+0x1e>
 800ecc4:	f001 f86c 	bl	800fda0 <__errno>
 800ecc8:	2316      	movs	r3, #22
 800ecca:	6003      	str	r3, [r0, #0]
 800eccc:	2000      	movs	r0, #0
 800ecce:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800ecd2:	460d      	mov	r5, r1
 800ecd4:	4833      	ldr	r0, [pc, #204]	@ (800eda4 <_strtol_l.isra.0+0xf0>)
 800ecd6:	462a      	mov	r2, r5
 800ecd8:	f815 4b01 	ldrb.w	r4, [r5], #1
 800ecdc:	5d06      	ldrb	r6, [r0, r4]
 800ecde:	f016 0608 	ands.w	r6, r6, #8
 800ece2:	d1f8      	bne.n	800ecd6 <_strtol_l.isra.0+0x22>
 800ece4:	2c2d      	cmp	r4, #45	@ 0x2d
 800ece6:	d110      	bne.n	800ed0a <_strtol_l.isra.0+0x56>
 800ece8:	2601      	movs	r6, #1
 800ecea:	782c      	ldrb	r4, [r5, #0]
 800ecec:	1c95      	adds	r5, r2, #2
 800ecee:	f033 0210 	bics.w	r2, r3, #16
 800ecf2:	d115      	bne.n	800ed20 <_strtol_l.isra.0+0x6c>
 800ecf4:	2c30      	cmp	r4, #48	@ 0x30
 800ecf6:	d10d      	bne.n	800ed14 <_strtol_l.isra.0+0x60>
 800ecf8:	782a      	ldrb	r2, [r5, #0]
 800ecfa:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 800ecfe:	2a58      	cmp	r2, #88	@ 0x58
 800ed00:	d108      	bne.n	800ed14 <_strtol_l.isra.0+0x60>
 800ed02:	786c      	ldrb	r4, [r5, #1]
 800ed04:	3502      	adds	r5, #2
 800ed06:	2310      	movs	r3, #16
 800ed08:	e00a      	b.n	800ed20 <_strtol_l.isra.0+0x6c>
 800ed0a:	2c2b      	cmp	r4, #43	@ 0x2b
 800ed0c:	bf04      	itt	eq
 800ed0e:	782c      	ldrbeq	r4, [r5, #0]
 800ed10:	1c95      	addeq	r5, r2, #2
 800ed12:	e7ec      	b.n	800ecee <_strtol_l.isra.0+0x3a>
 800ed14:	2b00      	cmp	r3, #0
 800ed16:	d1f6      	bne.n	800ed06 <_strtol_l.isra.0+0x52>
 800ed18:	2c30      	cmp	r4, #48	@ 0x30
 800ed1a:	bf14      	ite	ne
 800ed1c:	230a      	movne	r3, #10
 800ed1e:	2308      	moveq	r3, #8
 800ed20:	2200      	movs	r2, #0
 800ed22:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 800ed26:	f10c 3cff 	add.w	ip, ip, #4294967295
 800ed2a:	fbbc f9f3 	udiv	r9, ip, r3
 800ed2e:	4610      	mov	r0, r2
 800ed30:	fb03 ca19 	mls	sl, r3, r9, ip
 800ed34:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 800ed38:	2f09      	cmp	r7, #9
 800ed3a:	d80f      	bhi.n	800ed5c <_strtol_l.isra.0+0xa8>
 800ed3c:	463c      	mov	r4, r7
 800ed3e:	42a3      	cmp	r3, r4
 800ed40:	dd1b      	ble.n	800ed7a <_strtol_l.isra.0+0xc6>
 800ed42:	1c57      	adds	r7, r2, #1
 800ed44:	d007      	beq.n	800ed56 <_strtol_l.isra.0+0xa2>
 800ed46:	4581      	cmp	r9, r0
 800ed48:	d314      	bcc.n	800ed74 <_strtol_l.isra.0+0xc0>
 800ed4a:	d101      	bne.n	800ed50 <_strtol_l.isra.0+0x9c>
 800ed4c:	45a2      	cmp	sl, r4
 800ed4e:	db11      	blt.n	800ed74 <_strtol_l.isra.0+0xc0>
 800ed50:	2201      	movs	r2, #1
 800ed52:	fb00 4003 	mla	r0, r0, r3, r4
 800ed56:	f815 4b01 	ldrb.w	r4, [r5], #1
 800ed5a:	e7eb      	b.n	800ed34 <_strtol_l.isra.0+0x80>
 800ed5c:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 800ed60:	2f19      	cmp	r7, #25
 800ed62:	d801      	bhi.n	800ed68 <_strtol_l.isra.0+0xb4>
 800ed64:	3c37      	subs	r4, #55	@ 0x37
 800ed66:	e7ea      	b.n	800ed3e <_strtol_l.isra.0+0x8a>
 800ed68:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 800ed6c:	2f19      	cmp	r7, #25
 800ed6e:	d804      	bhi.n	800ed7a <_strtol_l.isra.0+0xc6>
 800ed70:	3c57      	subs	r4, #87	@ 0x57
 800ed72:	e7e4      	b.n	800ed3e <_strtol_l.isra.0+0x8a>
 800ed74:	f04f 32ff 	mov.w	r2, #4294967295
 800ed78:	e7ed      	b.n	800ed56 <_strtol_l.isra.0+0xa2>
 800ed7a:	1c53      	adds	r3, r2, #1
 800ed7c:	d108      	bne.n	800ed90 <_strtol_l.isra.0+0xdc>
 800ed7e:	2322      	movs	r3, #34	@ 0x22
 800ed80:	4660      	mov	r0, ip
 800ed82:	f8ce 3000 	str.w	r3, [lr]
 800ed86:	f1b8 0f00 	cmp.w	r8, #0
 800ed8a:	d0a0      	beq.n	800ecce <_strtol_l.isra.0+0x1a>
 800ed8c:	1e69      	subs	r1, r5, #1
 800ed8e:	e006      	b.n	800ed9e <_strtol_l.isra.0+0xea>
 800ed90:	b106      	cbz	r6, 800ed94 <_strtol_l.isra.0+0xe0>
 800ed92:	4240      	negs	r0, r0
 800ed94:	f1b8 0f00 	cmp.w	r8, #0
 800ed98:	d099      	beq.n	800ecce <_strtol_l.isra.0+0x1a>
 800ed9a:	2a00      	cmp	r2, #0
 800ed9c:	d1f6      	bne.n	800ed8c <_strtol_l.isra.0+0xd8>
 800ed9e:	f8c8 1000 	str.w	r1, [r8]
 800eda2:	e794      	b.n	800ecce <_strtol_l.isra.0+0x1a>
 800eda4:	0801669f 	.word	0x0801669f

0800eda8 <_strtol_r>:
 800eda8:	f7ff bf84 	b.w	800ecb4 <_strtol_l.isra.0>

0800edac <strtol>:
 800edac:	4613      	mov	r3, r2
 800edae:	460a      	mov	r2, r1
 800edb0:	4601      	mov	r1, r0
 800edb2:	4802      	ldr	r0, [pc, #8]	@ (800edbc <strtol+0x10>)
 800edb4:	6800      	ldr	r0, [r0, #0]
 800edb6:	f7ff bf7d 	b.w	800ecb4 <_strtol_l.isra.0>
 800edba:	bf00      	nop
 800edbc:	20000080 	.word	0x20000080

0800edc0 <__cvt>:
 800edc0:	2b00      	cmp	r3, #0
 800edc2:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800edc6:	461d      	mov	r5, r3
 800edc8:	bfbb      	ittet	lt
 800edca:	f103 4300 	addlt.w	r3, r3, #2147483648	@ 0x80000000
 800edce:	461d      	movlt	r5, r3
 800edd0:	2300      	movge	r3, #0
 800edd2:	232d      	movlt	r3, #45	@ 0x2d
 800edd4:	b088      	sub	sp, #32
 800edd6:	4614      	mov	r4, r2
 800edd8:	bfb8      	it	lt
 800edda:	4614      	movlt	r4, r2
 800eddc:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 800edde:	9e10      	ldr	r6, [sp, #64]	@ 0x40
 800ede0:	7013      	strb	r3, [r2, #0]
 800ede2:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800ede4:	f8dd a04c 	ldr.w	sl, [sp, #76]	@ 0x4c
 800ede8:	f023 0820 	bic.w	r8, r3, #32
 800edec:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800edf0:	d005      	beq.n	800edfe <__cvt+0x3e>
 800edf2:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 800edf6:	d100      	bne.n	800edfa <__cvt+0x3a>
 800edf8:	3601      	adds	r6, #1
 800edfa:	2302      	movs	r3, #2
 800edfc:	e000      	b.n	800ee00 <__cvt+0x40>
 800edfe:	2303      	movs	r3, #3
 800ee00:	aa07      	add	r2, sp, #28
 800ee02:	9204      	str	r2, [sp, #16]
 800ee04:	aa06      	add	r2, sp, #24
 800ee06:	e9cd a202 	strd	sl, r2, [sp, #8]
 800ee0a:	e9cd 3600 	strd	r3, r6, [sp]
 800ee0e:	4622      	mov	r2, r4
 800ee10:	462b      	mov	r3, r5
 800ee12:	f001 f88d 	bl	800ff30 <_dtoa_r>
 800ee16:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 800ee1a:	4607      	mov	r7, r0
 800ee1c:	d119      	bne.n	800ee52 <__cvt+0x92>
 800ee1e:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800ee20:	07db      	lsls	r3, r3, #31
 800ee22:	d50e      	bpl.n	800ee42 <__cvt+0x82>
 800ee24:	eb00 0906 	add.w	r9, r0, r6
 800ee28:	2200      	movs	r2, #0
 800ee2a:	2300      	movs	r3, #0
 800ee2c:	4620      	mov	r0, r4
 800ee2e:	4629      	mov	r1, r5
 800ee30:	f7f1 fe30 	bl	8000a94 <__aeabi_dcmpeq>
 800ee34:	b108      	cbz	r0, 800ee3a <__cvt+0x7a>
 800ee36:	f8cd 901c 	str.w	r9, [sp, #28]
 800ee3a:	2230      	movs	r2, #48	@ 0x30
 800ee3c:	9b07      	ldr	r3, [sp, #28]
 800ee3e:	454b      	cmp	r3, r9
 800ee40:	d31e      	bcc.n	800ee80 <__cvt+0xc0>
 800ee42:	4638      	mov	r0, r7
 800ee44:	9b07      	ldr	r3, [sp, #28]
 800ee46:	9a15      	ldr	r2, [sp, #84]	@ 0x54
 800ee48:	1bdb      	subs	r3, r3, r7
 800ee4a:	6013      	str	r3, [r2, #0]
 800ee4c:	b008      	add	sp, #32
 800ee4e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800ee52:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800ee56:	eb00 0906 	add.w	r9, r0, r6
 800ee5a:	d1e5      	bne.n	800ee28 <__cvt+0x68>
 800ee5c:	7803      	ldrb	r3, [r0, #0]
 800ee5e:	2b30      	cmp	r3, #48	@ 0x30
 800ee60:	d10a      	bne.n	800ee78 <__cvt+0xb8>
 800ee62:	2200      	movs	r2, #0
 800ee64:	2300      	movs	r3, #0
 800ee66:	4620      	mov	r0, r4
 800ee68:	4629      	mov	r1, r5
 800ee6a:	f7f1 fe13 	bl	8000a94 <__aeabi_dcmpeq>
 800ee6e:	b918      	cbnz	r0, 800ee78 <__cvt+0xb8>
 800ee70:	f1c6 0601 	rsb	r6, r6, #1
 800ee74:	f8ca 6000 	str.w	r6, [sl]
 800ee78:	f8da 3000 	ldr.w	r3, [sl]
 800ee7c:	4499      	add	r9, r3
 800ee7e:	e7d3      	b.n	800ee28 <__cvt+0x68>
 800ee80:	1c59      	adds	r1, r3, #1
 800ee82:	9107      	str	r1, [sp, #28]
 800ee84:	701a      	strb	r2, [r3, #0]
 800ee86:	e7d9      	b.n	800ee3c <__cvt+0x7c>

0800ee88 <__exponent>:
 800ee88:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800ee8a:	2900      	cmp	r1, #0
 800ee8c:	bfb6      	itet	lt
 800ee8e:	232d      	movlt	r3, #45	@ 0x2d
 800ee90:	232b      	movge	r3, #43	@ 0x2b
 800ee92:	4249      	neglt	r1, r1
 800ee94:	2909      	cmp	r1, #9
 800ee96:	7002      	strb	r2, [r0, #0]
 800ee98:	7043      	strb	r3, [r0, #1]
 800ee9a:	dd29      	ble.n	800eef0 <__exponent+0x68>
 800ee9c:	f10d 0307 	add.w	r3, sp, #7
 800eea0:	461d      	mov	r5, r3
 800eea2:	270a      	movs	r7, #10
 800eea4:	fbb1 f6f7 	udiv	r6, r1, r7
 800eea8:	461a      	mov	r2, r3
 800eeaa:	fb07 1416 	mls	r4, r7, r6, r1
 800eeae:	3430      	adds	r4, #48	@ 0x30
 800eeb0:	f802 4c01 	strb.w	r4, [r2, #-1]
 800eeb4:	460c      	mov	r4, r1
 800eeb6:	2c63      	cmp	r4, #99	@ 0x63
 800eeb8:	4631      	mov	r1, r6
 800eeba:	f103 33ff 	add.w	r3, r3, #4294967295
 800eebe:	dcf1      	bgt.n	800eea4 <__exponent+0x1c>
 800eec0:	3130      	adds	r1, #48	@ 0x30
 800eec2:	1e94      	subs	r4, r2, #2
 800eec4:	f803 1c01 	strb.w	r1, [r3, #-1]
 800eec8:	4623      	mov	r3, r4
 800eeca:	1c41      	adds	r1, r0, #1
 800eecc:	42ab      	cmp	r3, r5
 800eece:	d30a      	bcc.n	800eee6 <__exponent+0x5e>
 800eed0:	f10d 0309 	add.w	r3, sp, #9
 800eed4:	1a9b      	subs	r3, r3, r2
 800eed6:	42ac      	cmp	r4, r5
 800eed8:	bf88      	it	hi
 800eeda:	2300      	movhi	r3, #0
 800eedc:	3302      	adds	r3, #2
 800eede:	4403      	add	r3, r0
 800eee0:	1a18      	subs	r0, r3, r0
 800eee2:	b003      	add	sp, #12
 800eee4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800eee6:	f813 6b01 	ldrb.w	r6, [r3], #1
 800eeea:	f801 6f01 	strb.w	r6, [r1, #1]!
 800eeee:	e7ed      	b.n	800eecc <__exponent+0x44>
 800eef0:	2330      	movs	r3, #48	@ 0x30
 800eef2:	3130      	adds	r1, #48	@ 0x30
 800eef4:	7083      	strb	r3, [r0, #2]
 800eef6:	70c1      	strb	r1, [r0, #3]
 800eef8:	1d03      	adds	r3, r0, #4
 800eefa:	e7f1      	b.n	800eee0 <__exponent+0x58>

0800eefc <_printf_float>:
 800eefc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ef00:	b091      	sub	sp, #68	@ 0x44
 800ef02:	460c      	mov	r4, r1
 800ef04:	f8dd 8068 	ldr.w	r8, [sp, #104]	@ 0x68
 800ef08:	4616      	mov	r6, r2
 800ef0a:	461f      	mov	r7, r3
 800ef0c:	4605      	mov	r5, r0
 800ef0e:	f000 fefd 	bl	800fd0c <_localeconv_r>
 800ef12:	6803      	ldr	r3, [r0, #0]
 800ef14:	4618      	mov	r0, r3
 800ef16:	9308      	str	r3, [sp, #32]
 800ef18:	f7f1 f990 	bl	800023c <strlen>
 800ef1c:	2300      	movs	r3, #0
 800ef1e:	930e      	str	r3, [sp, #56]	@ 0x38
 800ef20:	f8d8 3000 	ldr.w	r3, [r8]
 800ef24:	9009      	str	r0, [sp, #36]	@ 0x24
 800ef26:	3307      	adds	r3, #7
 800ef28:	f023 0307 	bic.w	r3, r3, #7
 800ef2c:	f103 0208 	add.w	r2, r3, #8
 800ef30:	f894 a018 	ldrb.w	sl, [r4, #24]
 800ef34:	f8d4 b000 	ldr.w	fp, [r4]
 800ef38:	f8c8 2000 	str.w	r2, [r8]
 800ef3c:	e9d3 8900 	ldrd	r8, r9, [r3]
 800ef40:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 800ef44:	930b      	str	r3, [sp, #44]	@ 0x2c
 800ef46:	f8cd 8028 	str.w	r8, [sp, #40]	@ 0x28
 800ef4a:	f04f 32ff 	mov.w	r2, #4294967295
 800ef4e:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800ef52:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 800ef56:	4b9c      	ldr	r3, [pc, #624]	@ (800f1c8 <_printf_float+0x2cc>)
 800ef58:	f7f1 fdce 	bl	8000af8 <__aeabi_dcmpun>
 800ef5c:	bb70      	cbnz	r0, 800efbc <_printf_float+0xc0>
 800ef5e:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800ef62:	f04f 32ff 	mov.w	r2, #4294967295
 800ef66:	4b98      	ldr	r3, [pc, #608]	@ (800f1c8 <_printf_float+0x2cc>)
 800ef68:	f7f1 fda8 	bl	8000abc <__aeabi_dcmple>
 800ef6c:	bb30      	cbnz	r0, 800efbc <_printf_float+0xc0>
 800ef6e:	2200      	movs	r2, #0
 800ef70:	2300      	movs	r3, #0
 800ef72:	4640      	mov	r0, r8
 800ef74:	4649      	mov	r1, r9
 800ef76:	f7f1 fd97 	bl	8000aa8 <__aeabi_dcmplt>
 800ef7a:	b110      	cbz	r0, 800ef82 <_printf_float+0x86>
 800ef7c:	232d      	movs	r3, #45	@ 0x2d
 800ef7e:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800ef82:	4a92      	ldr	r2, [pc, #584]	@ (800f1cc <_printf_float+0x2d0>)
 800ef84:	4b92      	ldr	r3, [pc, #584]	@ (800f1d0 <_printf_float+0x2d4>)
 800ef86:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 800ef8a:	bf8c      	ite	hi
 800ef8c:	4690      	movhi	r8, r2
 800ef8e:	4698      	movls	r8, r3
 800ef90:	2303      	movs	r3, #3
 800ef92:	f04f 0900 	mov.w	r9, #0
 800ef96:	6123      	str	r3, [r4, #16]
 800ef98:	f02b 0304 	bic.w	r3, fp, #4
 800ef9c:	6023      	str	r3, [r4, #0]
 800ef9e:	4633      	mov	r3, r6
 800efa0:	4621      	mov	r1, r4
 800efa2:	4628      	mov	r0, r5
 800efa4:	9700      	str	r7, [sp, #0]
 800efa6:	aa0f      	add	r2, sp, #60	@ 0x3c
 800efa8:	f000 f9d4 	bl	800f354 <_printf_common>
 800efac:	3001      	adds	r0, #1
 800efae:	f040 8090 	bne.w	800f0d2 <_printf_float+0x1d6>
 800efb2:	f04f 30ff 	mov.w	r0, #4294967295
 800efb6:	b011      	add	sp, #68	@ 0x44
 800efb8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800efbc:	4642      	mov	r2, r8
 800efbe:	464b      	mov	r3, r9
 800efc0:	4640      	mov	r0, r8
 800efc2:	4649      	mov	r1, r9
 800efc4:	f7f1 fd98 	bl	8000af8 <__aeabi_dcmpun>
 800efc8:	b148      	cbz	r0, 800efde <_printf_float+0xe2>
 800efca:	464b      	mov	r3, r9
 800efcc:	2b00      	cmp	r3, #0
 800efce:	bfb8      	it	lt
 800efd0:	232d      	movlt	r3, #45	@ 0x2d
 800efd2:	4a80      	ldr	r2, [pc, #512]	@ (800f1d4 <_printf_float+0x2d8>)
 800efd4:	bfb8      	it	lt
 800efd6:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 800efda:	4b7f      	ldr	r3, [pc, #508]	@ (800f1d8 <_printf_float+0x2dc>)
 800efdc:	e7d3      	b.n	800ef86 <_printf_float+0x8a>
 800efde:	6863      	ldr	r3, [r4, #4]
 800efe0:	f00a 01df 	and.w	r1, sl, #223	@ 0xdf
 800efe4:	1c5a      	adds	r2, r3, #1
 800efe6:	d13f      	bne.n	800f068 <_printf_float+0x16c>
 800efe8:	2306      	movs	r3, #6
 800efea:	6063      	str	r3, [r4, #4]
 800efec:	2200      	movs	r2, #0
 800efee:	f44b 6380 	orr.w	r3, fp, #1024	@ 0x400
 800eff2:	6023      	str	r3, [r4, #0]
 800eff4:	9206      	str	r2, [sp, #24]
 800eff6:	aa0e      	add	r2, sp, #56	@ 0x38
 800eff8:	e9cd a204 	strd	sl, r2, [sp, #16]
 800effc:	aa0d      	add	r2, sp, #52	@ 0x34
 800effe:	9203      	str	r2, [sp, #12]
 800f000:	f10d 0233 	add.w	r2, sp, #51	@ 0x33
 800f004:	e9cd 3201 	strd	r3, r2, [sp, #4]
 800f008:	6863      	ldr	r3, [r4, #4]
 800f00a:	4642      	mov	r2, r8
 800f00c:	9300      	str	r3, [sp, #0]
 800f00e:	4628      	mov	r0, r5
 800f010:	464b      	mov	r3, r9
 800f012:	910a      	str	r1, [sp, #40]	@ 0x28
 800f014:	f7ff fed4 	bl	800edc0 <__cvt>
 800f018:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800f01a:	4680      	mov	r8, r0
 800f01c:	2947      	cmp	r1, #71	@ 0x47
 800f01e:	990d      	ldr	r1, [sp, #52]	@ 0x34
 800f020:	d128      	bne.n	800f074 <_printf_float+0x178>
 800f022:	1cc8      	adds	r0, r1, #3
 800f024:	db02      	blt.n	800f02c <_printf_float+0x130>
 800f026:	6863      	ldr	r3, [r4, #4]
 800f028:	4299      	cmp	r1, r3
 800f02a:	dd40      	ble.n	800f0ae <_printf_float+0x1b2>
 800f02c:	f1aa 0a02 	sub.w	sl, sl, #2
 800f030:	fa5f fa8a 	uxtb.w	sl, sl
 800f034:	4652      	mov	r2, sl
 800f036:	3901      	subs	r1, #1
 800f038:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 800f03c:	910d      	str	r1, [sp, #52]	@ 0x34
 800f03e:	f7ff ff23 	bl	800ee88 <__exponent>
 800f042:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800f044:	4681      	mov	r9, r0
 800f046:	1813      	adds	r3, r2, r0
 800f048:	2a01      	cmp	r2, #1
 800f04a:	6123      	str	r3, [r4, #16]
 800f04c:	dc02      	bgt.n	800f054 <_printf_float+0x158>
 800f04e:	6822      	ldr	r2, [r4, #0]
 800f050:	07d2      	lsls	r2, r2, #31
 800f052:	d501      	bpl.n	800f058 <_printf_float+0x15c>
 800f054:	3301      	adds	r3, #1
 800f056:	6123      	str	r3, [r4, #16]
 800f058:	f89d 3033 	ldrb.w	r3, [sp, #51]	@ 0x33
 800f05c:	2b00      	cmp	r3, #0
 800f05e:	d09e      	beq.n	800ef9e <_printf_float+0xa2>
 800f060:	232d      	movs	r3, #45	@ 0x2d
 800f062:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800f066:	e79a      	b.n	800ef9e <_printf_float+0xa2>
 800f068:	2947      	cmp	r1, #71	@ 0x47
 800f06a:	d1bf      	bne.n	800efec <_printf_float+0xf0>
 800f06c:	2b00      	cmp	r3, #0
 800f06e:	d1bd      	bne.n	800efec <_printf_float+0xf0>
 800f070:	2301      	movs	r3, #1
 800f072:	e7ba      	b.n	800efea <_printf_float+0xee>
 800f074:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800f078:	d9dc      	bls.n	800f034 <_printf_float+0x138>
 800f07a:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 800f07e:	d118      	bne.n	800f0b2 <_printf_float+0x1b6>
 800f080:	2900      	cmp	r1, #0
 800f082:	6863      	ldr	r3, [r4, #4]
 800f084:	dd0b      	ble.n	800f09e <_printf_float+0x1a2>
 800f086:	6121      	str	r1, [r4, #16]
 800f088:	b913      	cbnz	r3, 800f090 <_printf_float+0x194>
 800f08a:	6822      	ldr	r2, [r4, #0]
 800f08c:	07d0      	lsls	r0, r2, #31
 800f08e:	d502      	bpl.n	800f096 <_printf_float+0x19a>
 800f090:	3301      	adds	r3, #1
 800f092:	440b      	add	r3, r1
 800f094:	6123      	str	r3, [r4, #16]
 800f096:	f04f 0900 	mov.w	r9, #0
 800f09a:	65a1      	str	r1, [r4, #88]	@ 0x58
 800f09c:	e7dc      	b.n	800f058 <_printf_float+0x15c>
 800f09e:	b913      	cbnz	r3, 800f0a6 <_printf_float+0x1aa>
 800f0a0:	6822      	ldr	r2, [r4, #0]
 800f0a2:	07d2      	lsls	r2, r2, #31
 800f0a4:	d501      	bpl.n	800f0aa <_printf_float+0x1ae>
 800f0a6:	3302      	adds	r3, #2
 800f0a8:	e7f4      	b.n	800f094 <_printf_float+0x198>
 800f0aa:	2301      	movs	r3, #1
 800f0ac:	e7f2      	b.n	800f094 <_printf_float+0x198>
 800f0ae:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 800f0b2:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800f0b4:	4299      	cmp	r1, r3
 800f0b6:	db05      	blt.n	800f0c4 <_printf_float+0x1c8>
 800f0b8:	6823      	ldr	r3, [r4, #0]
 800f0ba:	6121      	str	r1, [r4, #16]
 800f0bc:	07d8      	lsls	r0, r3, #31
 800f0be:	d5ea      	bpl.n	800f096 <_printf_float+0x19a>
 800f0c0:	1c4b      	adds	r3, r1, #1
 800f0c2:	e7e7      	b.n	800f094 <_printf_float+0x198>
 800f0c4:	2900      	cmp	r1, #0
 800f0c6:	bfcc      	ite	gt
 800f0c8:	2201      	movgt	r2, #1
 800f0ca:	f1c1 0202 	rsble	r2, r1, #2
 800f0ce:	4413      	add	r3, r2
 800f0d0:	e7e0      	b.n	800f094 <_printf_float+0x198>
 800f0d2:	6823      	ldr	r3, [r4, #0]
 800f0d4:	055a      	lsls	r2, r3, #21
 800f0d6:	d407      	bmi.n	800f0e8 <_printf_float+0x1ec>
 800f0d8:	6923      	ldr	r3, [r4, #16]
 800f0da:	4642      	mov	r2, r8
 800f0dc:	4631      	mov	r1, r6
 800f0de:	4628      	mov	r0, r5
 800f0e0:	47b8      	blx	r7
 800f0e2:	3001      	adds	r0, #1
 800f0e4:	d12b      	bne.n	800f13e <_printf_float+0x242>
 800f0e6:	e764      	b.n	800efb2 <_printf_float+0xb6>
 800f0e8:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800f0ec:	f240 80dc 	bls.w	800f2a8 <_printf_float+0x3ac>
 800f0f0:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800f0f4:	2200      	movs	r2, #0
 800f0f6:	2300      	movs	r3, #0
 800f0f8:	f7f1 fccc 	bl	8000a94 <__aeabi_dcmpeq>
 800f0fc:	2800      	cmp	r0, #0
 800f0fe:	d033      	beq.n	800f168 <_printf_float+0x26c>
 800f100:	2301      	movs	r3, #1
 800f102:	4631      	mov	r1, r6
 800f104:	4628      	mov	r0, r5
 800f106:	4a35      	ldr	r2, [pc, #212]	@ (800f1dc <_printf_float+0x2e0>)
 800f108:	47b8      	blx	r7
 800f10a:	3001      	adds	r0, #1
 800f10c:	f43f af51 	beq.w	800efb2 <_printf_float+0xb6>
 800f110:	e9dd 380d 	ldrd	r3, r8, [sp, #52]	@ 0x34
 800f114:	4543      	cmp	r3, r8
 800f116:	db02      	blt.n	800f11e <_printf_float+0x222>
 800f118:	6823      	ldr	r3, [r4, #0]
 800f11a:	07d8      	lsls	r0, r3, #31
 800f11c:	d50f      	bpl.n	800f13e <_printf_float+0x242>
 800f11e:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 800f122:	4631      	mov	r1, r6
 800f124:	4628      	mov	r0, r5
 800f126:	47b8      	blx	r7
 800f128:	3001      	adds	r0, #1
 800f12a:	f43f af42 	beq.w	800efb2 <_printf_float+0xb6>
 800f12e:	f04f 0900 	mov.w	r9, #0
 800f132:	f108 38ff 	add.w	r8, r8, #4294967295
 800f136:	f104 0a1a 	add.w	sl, r4, #26
 800f13a:	45c8      	cmp	r8, r9
 800f13c:	dc09      	bgt.n	800f152 <_printf_float+0x256>
 800f13e:	6823      	ldr	r3, [r4, #0]
 800f140:	079b      	lsls	r3, r3, #30
 800f142:	f100 8102 	bmi.w	800f34a <_printf_float+0x44e>
 800f146:	68e0      	ldr	r0, [r4, #12]
 800f148:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800f14a:	4298      	cmp	r0, r3
 800f14c:	bfb8      	it	lt
 800f14e:	4618      	movlt	r0, r3
 800f150:	e731      	b.n	800efb6 <_printf_float+0xba>
 800f152:	2301      	movs	r3, #1
 800f154:	4652      	mov	r2, sl
 800f156:	4631      	mov	r1, r6
 800f158:	4628      	mov	r0, r5
 800f15a:	47b8      	blx	r7
 800f15c:	3001      	adds	r0, #1
 800f15e:	f43f af28 	beq.w	800efb2 <_printf_float+0xb6>
 800f162:	f109 0901 	add.w	r9, r9, #1
 800f166:	e7e8      	b.n	800f13a <_printf_float+0x23e>
 800f168:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800f16a:	2b00      	cmp	r3, #0
 800f16c:	dc38      	bgt.n	800f1e0 <_printf_float+0x2e4>
 800f16e:	2301      	movs	r3, #1
 800f170:	4631      	mov	r1, r6
 800f172:	4628      	mov	r0, r5
 800f174:	4a19      	ldr	r2, [pc, #100]	@ (800f1dc <_printf_float+0x2e0>)
 800f176:	47b8      	blx	r7
 800f178:	3001      	adds	r0, #1
 800f17a:	f43f af1a 	beq.w	800efb2 <_printf_float+0xb6>
 800f17e:	e9dd 390d 	ldrd	r3, r9, [sp, #52]	@ 0x34
 800f182:	ea59 0303 	orrs.w	r3, r9, r3
 800f186:	d102      	bne.n	800f18e <_printf_float+0x292>
 800f188:	6823      	ldr	r3, [r4, #0]
 800f18a:	07d9      	lsls	r1, r3, #31
 800f18c:	d5d7      	bpl.n	800f13e <_printf_float+0x242>
 800f18e:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 800f192:	4631      	mov	r1, r6
 800f194:	4628      	mov	r0, r5
 800f196:	47b8      	blx	r7
 800f198:	3001      	adds	r0, #1
 800f19a:	f43f af0a 	beq.w	800efb2 <_printf_float+0xb6>
 800f19e:	f04f 0a00 	mov.w	sl, #0
 800f1a2:	f104 0b1a 	add.w	fp, r4, #26
 800f1a6:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800f1a8:	425b      	negs	r3, r3
 800f1aa:	4553      	cmp	r3, sl
 800f1ac:	dc01      	bgt.n	800f1b2 <_printf_float+0x2b6>
 800f1ae:	464b      	mov	r3, r9
 800f1b0:	e793      	b.n	800f0da <_printf_float+0x1de>
 800f1b2:	2301      	movs	r3, #1
 800f1b4:	465a      	mov	r2, fp
 800f1b6:	4631      	mov	r1, r6
 800f1b8:	4628      	mov	r0, r5
 800f1ba:	47b8      	blx	r7
 800f1bc:	3001      	adds	r0, #1
 800f1be:	f43f aef8 	beq.w	800efb2 <_printf_float+0xb6>
 800f1c2:	f10a 0a01 	add.w	sl, sl, #1
 800f1c6:	e7ee      	b.n	800f1a6 <_printf_float+0x2aa>
 800f1c8:	7fefffff 	.word	0x7fefffff
 800f1cc:	080167a3 	.word	0x080167a3
 800f1d0:	0801679f 	.word	0x0801679f
 800f1d4:	080167ab 	.word	0x080167ab
 800f1d8:	080167a7 	.word	0x080167a7
 800f1dc:	080167af 	.word	0x080167af
 800f1e0:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800f1e2:	f8dd a038 	ldr.w	sl, [sp, #56]	@ 0x38
 800f1e6:	4553      	cmp	r3, sl
 800f1e8:	bfa8      	it	ge
 800f1ea:	4653      	movge	r3, sl
 800f1ec:	2b00      	cmp	r3, #0
 800f1ee:	4699      	mov	r9, r3
 800f1f0:	dc36      	bgt.n	800f260 <_printf_float+0x364>
 800f1f2:	f04f 0b00 	mov.w	fp, #0
 800f1f6:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800f1fa:	f104 021a 	add.w	r2, r4, #26
 800f1fe:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800f200:	930a      	str	r3, [sp, #40]	@ 0x28
 800f202:	eba3 0309 	sub.w	r3, r3, r9
 800f206:	455b      	cmp	r3, fp
 800f208:	dc31      	bgt.n	800f26e <_printf_float+0x372>
 800f20a:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800f20c:	459a      	cmp	sl, r3
 800f20e:	dc3a      	bgt.n	800f286 <_printf_float+0x38a>
 800f210:	6823      	ldr	r3, [r4, #0]
 800f212:	07da      	lsls	r2, r3, #31
 800f214:	d437      	bmi.n	800f286 <_printf_float+0x38a>
 800f216:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800f218:	ebaa 0903 	sub.w	r9, sl, r3
 800f21c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800f21e:	ebaa 0303 	sub.w	r3, sl, r3
 800f222:	4599      	cmp	r9, r3
 800f224:	bfa8      	it	ge
 800f226:	4699      	movge	r9, r3
 800f228:	f1b9 0f00 	cmp.w	r9, #0
 800f22c:	dc33      	bgt.n	800f296 <_printf_float+0x39a>
 800f22e:	f04f 0800 	mov.w	r8, #0
 800f232:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800f236:	f104 0b1a 	add.w	fp, r4, #26
 800f23a:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800f23c:	ebaa 0303 	sub.w	r3, sl, r3
 800f240:	eba3 0309 	sub.w	r3, r3, r9
 800f244:	4543      	cmp	r3, r8
 800f246:	f77f af7a 	ble.w	800f13e <_printf_float+0x242>
 800f24a:	2301      	movs	r3, #1
 800f24c:	465a      	mov	r2, fp
 800f24e:	4631      	mov	r1, r6
 800f250:	4628      	mov	r0, r5
 800f252:	47b8      	blx	r7
 800f254:	3001      	adds	r0, #1
 800f256:	f43f aeac 	beq.w	800efb2 <_printf_float+0xb6>
 800f25a:	f108 0801 	add.w	r8, r8, #1
 800f25e:	e7ec      	b.n	800f23a <_printf_float+0x33e>
 800f260:	4642      	mov	r2, r8
 800f262:	4631      	mov	r1, r6
 800f264:	4628      	mov	r0, r5
 800f266:	47b8      	blx	r7
 800f268:	3001      	adds	r0, #1
 800f26a:	d1c2      	bne.n	800f1f2 <_printf_float+0x2f6>
 800f26c:	e6a1      	b.n	800efb2 <_printf_float+0xb6>
 800f26e:	2301      	movs	r3, #1
 800f270:	4631      	mov	r1, r6
 800f272:	4628      	mov	r0, r5
 800f274:	920a      	str	r2, [sp, #40]	@ 0x28
 800f276:	47b8      	blx	r7
 800f278:	3001      	adds	r0, #1
 800f27a:	f43f ae9a 	beq.w	800efb2 <_printf_float+0xb6>
 800f27e:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800f280:	f10b 0b01 	add.w	fp, fp, #1
 800f284:	e7bb      	b.n	800f1fe <_printf_float+0x302>
 800f286:	4631      	mov	r1, r6
 800f288:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 800f28c:	4628      	mov	r0, r5
 800f28e:	47b8      	blx	r7
 800f290:	3001      	adds	r0, #1
 800f292:	d1c0      	bne.n	800f216 <_printf_float+0x31a>
 800f294:	e68d      	b.n	800efb2 <_printf_float+0xb6>
 800f296:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800f298:	464b      	mov	r3, r9
 800f29a:	4631      	mov	r1, r6
 800f29c:	4628      	mov	r0, r5
 800f29e:	4442      	add	r2, r8
 800f2a0:	47b8      	blx	r7
 800f2a2:	3001      	adds	r0, #1
 800f2a4:	d1c3      	bne.n	800f22e <_printf_float+0x332>
 800f2a6:	e684      	b.n	800efb2 <_printf_float+0xb6>
 800f2a8:	f8dd a038 	ldr.w	sl, [sp, #56]	@ 0x38
 800f2ac:	f1ba 0f01 	cmp.w	sl, #1
 800f2b0:	dc01      	bgt.n	800f2b6 <_printf_float+0x3ba>
 800f2b2:	07db      	lsls	r3, r3, #31
 800f2b4:	d536      	bpl.n	800f324 <_printf_float+0x428>
 800f2b6:	2301      	movs	r3, #1
 800f2b8:	4642      	mov	r2, r8
 800f2ba:	4631      	mov	r1, r6
 800f2bc:	4628      	mov	r0, r5
 800f2be:	47b8      	blx	r7
 800f2c0:	3001      	adds	r0, #1
 800f2c2:	f43f ae76 	beq.w	800efb2 <_printf_float+0xb6>
 800f2c6:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 800f2ca:	4631      	mov	r1, r6
 800f2cc:	4628      	mov	r0, r5
 800f2ce:	47b8      	blx	r7
 800f2d0:	3001      	adds	r0, #1
 800f2d2:	f43f ae6e 	beq.w	800efb2 <_printf_float+0xb6>
 800f2d6:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800f2da:	2200      	movs	r2, #0
 800f2dc:	2300      	movs	r3, #0
 800f2de:	f10a 3aff 	add.w	sl, sl, #4294967295
 800f2e2:	f7f1 fbd7 	bl	8000a94 <__aeabi_dcmpeq>
 800f2e6:	b9c0      	cbnz	r0, 800f31a <_printf_float+0x41e>
 800f2e8:	4653      	mov	r3, sl
 800f2ea:	f108 0201 	add.w	r2, r8, #1
 800f2ee:	4631      	mov	r1, r6
 800f2f0:	4628      	mov	r0, r5
 800f2f2:	47b8      	blx	r7
 800f2f4:	3001      	adds	r0, #1
 800f2f6:	d10c      	bne.n	800f312 <_printf_float+0x416>
 800f2f8:	e65b      	b.n	800efb2 <_printf_float+0xb6>
 800f2fa:	2301      	movs	r3, #1
 800f2fc:	465a      	mov	r2, fp
 800f2fe:	4631      	mov	r1, r6
 800f300:	4628      	mov	r0, r5
 800f302:	47b8      	blx	r7
 800f304:	3001      	adds	r0, #1
 800f306:	f43f ae54 	beq.w	800efb2 <_printf_float+0xb6>
 800f30a:	f108 0801 	add.w	r8, r8, #1
 800f30e:	45d0      	cmp	r8, sl
 800f310:	dbf3      	blt.n	800f2fa <_printf_float+0x3fe>
 800f312:	464b      	mov	r3, r9
 800f314:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 800f318:	e6e0      	b.n	800f0dc <_printf_float+0x1e0>
 800f31a:	f04f 0800 	mov.w	r8, #0
 800f31e:	f104 0b1a 	add.w	fp, r4, #26
 800f322:	e7f4      	b.n	800f30e <_printf_float+0x412>
 800f324:	2301      	movs	r3, #1
 800f326:	4642      	mov	r2, r8
 800f328:	e7e1      	b.n	800f2ee <_printf_float+0x3f2>
 800f32a:	2301      	movs	r3, #1
 800f32c:	464a      	mov	r2, r9
 800f32e:	4631      	mov	r1, r6
 800f330:	4628      	mov	r0, r5
 800f332:	47b8      	blx	r7
 800f334:	3001      	adds	r0, #1
 800f336:	f43f ae3c 	beq.w	800efb2 <_printf_float+0xb6>
 800f33a:	f108 0801 	add.w	r8, r8, #1
 800f33e:	68e3      	ldr	r3, [r4, #12]
 800f340:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 800f342:	1a5b      	subs	r3, r3, r1
 800f344:	4543      	cmp	r3, r8
 800f346:	dcf0      	bgt.n	800f32a <_printf_float+0x42e>
 800f348:	e6fd      	b.n	800f146 <_printf_float+0x24a>
 800f34a:	f04f 0800 	mov.w	r8, #0
 800f34e:	f104 0919 	add.w	r9, r4, #25
 800f352:	e7f4      	b.n	800f33e <_printf_float+0x442>

0800f354 <_printf_common>:
 800f354:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800f358:	4616      	mov	r6, r2
 800f35a:	4698      	mov	r8, r3
 800f35c:	688a      	ldr	r2, [r1, #8]
 800f35e:	690b      	ldr	r3, [r1, #16]
 800f360:	4607      	mov	r7, r0
 800f362:	4293      	cmp	r3, r2
 800f364:	bfb8      	it	lt
 800f366:	4613      	movlt	r3, r2
 800f368:	6033      	str	r3, [r6, #0]
 800f36a:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800f36e:	460c      	mov	r4, r1
 800f370:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800f374:	b10a      	cbz	r2, 800f37a <_printf_common+0x26>
 800f376:	3301      	adds	r3, #1
 800f378:	6033      	str	r3, [r6, #0]
 800f37a:	6823      	ldr	r3, [r4, #0]
 800f37c:	0699      	lsls	r1, r3, #26
 800f37e:	bf42      	ittt	mi
 800f380:	6833      	ldrmi	r3, [r6, #0]
 800f382:	3302      	addmi	r3, #2
 800f384:	6033      	strmi	r3, [r6, #0]
 800f386:	6825      	ldr	r5, [r4, #0]
 800f388:	f015 0506 	ands.w	r5, r5, #6
 800f38c:	d106      	bne.n	800f39c <_printf_common+0x48>
 800f38e:	f104 0a19 	add.w	sl, r4, #25
 800f392:	68e3      	ldr	r3, [r4, #12]
 800f394:	6832      	ldr	r2, [r6, #0]
 800f396:	1a9b      	subs	r3, r3, r2
 800f398:	42ab      	cmp	r3, r5
 800f39a:	dc2b      	bgt.n	800f3f4 <_printf_common+0xa0>
 800f39c:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800f3a0:	6822      	ldr	r2, [r4, #0]
 800f3a2:	3b00      	subs	r3, #0
 800f3a4:	bf18      	it	ne
 800f3a6:	2301      	movne	r3, #1
 800f3a8:	0692      	lsls	r2, r2, #26
 800f3aa:	d430      	bmi.n	800f40e <_printf_common+0xba>
 800f3ac:	4641      	mov	r1, r8
 800f3ae:	4638      	mov	r0, r7
 800f3b0:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800f3b4:	47c8      	blx	r9
 800f3b6:	3001      	adds	r0, #1
 800f3b8:	d023      	beq.n	800f402 <_printf_common+0xae>
 800f3ba:	6823      	ldr	r3, [r4, #0]
 800f3bc:	6922      	ldr	r2, [r4, #16]
 800f3be:	f003 0306 	and.w	r3, r3, #6
 800f3c2:	2b04      	cmp	r3, #4
 800f3c4:	bf14      	ite	ne
 800f3c6:	2500      	movne	r5, #0
 800f3c8:	6833      	ldreq	r3, [r6, #0]
 800f3ca:	f04f 0600 	mov.w	r6, #0
 800f3ce:	bf08      	it	eq
 800f3d0:	68e5      	ldreq	r5, [r4, #12]
 800f3d2:	f104 041a 	add.w	r4, r4, #26
 800f3d6:	bf08      	it	eq
 800f3d8:	1aed      	subeq	r5, r5, r3
 800f3da:	f854 3c12 	ldr.w	r3, [r4, #-18]
 800f3de:	bf08      	it	eq
 800f3e0:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800f3e4:	4293      	cmp	r3, r2
 800f3e6:	bfc4      	itt	gt
 800f3e8:	1a9b      	subgt	r3, r3, r2
 800f3ea:	18ed      	addgt	r5, r5, r3
 800f3ec:	42b5      	cmp	r5, r6
 800f3ee:	d11a      	bne.n	800f426 <_printf_common+0xd2>
 800f3f0:	2000      	movs	r0, #0
 800f3f2:	e008      	b.n	800f406 <_printf_common+0xb2>
 800f3f4:	2301      	movs	r3, #1
 800f3f6:	4652      	mov	r2, sl
 800f3f8:	4641      	mov	r1, r8
 800f3fa:	4638      	mov	r0, r7
 800f3fc:	47c8      	blx	r9
 800f3fe:	3001      	adds	r0, #1
 800f400:	d103      	bne.n	800f40a <_printf_common+0xb6>
 800f402:	f04f 30ff 	mov.w	r0, #4294967295
 800f406:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800f40a:	3501      	adds	r5, #1
 800f40c:	e7c1      	b.n	800f392 <_printf_common+0x3e>
 800f40e:	2030      	movs	r0, #48	@ 0x30
 800f410:	18e1      	adds	r1, r4, r3
 800f412:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800f416:	1c5a      	adds	r2, r3, #1
 800f418:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800f41c:	4422      	add	r2, r4
 800f41e:	3302      	adds	r3, #2
 800f420:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800f424:	e7c2      	b.n	800f3ac <_printf_common+0x58>
 800f426:	2301      	movs	r3, #1
 800f428:	4622      	mov	r2, r4
 800f42a:	4641      	mov	r1, r8
 800f42c:	4638      	mov	r0, r7
 800f42e:	47c8      	blx	r9
 800f430:	3001      	adds	r0, #1
 800f432:	d0e6      	beq.n	800f402 <_printf_common+0xae>
 800f434:	3601      	adds	r6, #1
 800f436:	e7d9      	b.n	800f3ec <_printf_common+0x98>

0800f438 <_printf_i>:
 800f438:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800f43c:	7e0f      	ldrb	r7, [r1, #24]
 800f43e:	4691      	mov	r9, r2
 800f440:	2f78      	cmp	r7, #120	@ 0x78
 800f442:	4680      	mov	r8, r0
 800f444:	460c      	mov	r4, r1
 800f446:	469a      	mov	sl, r3
 800f448:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800f44a:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800f44e:	d807      	bhi.n	800f460 <_printf_i+0x28>
 800f450:	2f62      	cmp	r7, #98	@ 0x62
 800f452:	d80a      	bhi.n	800f46a <_printf_i+0x32>
 800f454:	2f00      	cmp	r7, #0
 800f456:	f000 80d1 	beq.w	800f5fc <_printf_i+0x1c4>
 800f45a:	2f58      	cmp	r7, #88	@ 0x58
 800f45c:	f000 80b8 	beq.w	800f5d0 <_printf_i+0x198>
 800f460:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800f464:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800f468:	e03a      	b.n	800f4e0 <_printf_i+0xa8>
 800f46a:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800f46e:	2b15      	cmp	r3, #21
 800f470:	d8f6      	bhi.n	800f460 <_printf_i+0x28>
 800f472:	a101      	add	r1, pc, #4	@ (adr r1, 800f478 <_printf_i+0x40>)
 800f474:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800f478:	0800f4d1 	.word	0x0800f4d1
 800f47c:	0800f4e5 	.word	0x0800f4e5
 800f480:	0800f461 	.word	0x0800f461
 800f484:	0800f461 	.word	0x0800f461
 800f488:	0800f461 	.word	0x0800f461
 800f48c:	0800f461 	.word	0x0800f461
 800f490:	0800f4e5 	.word	0x0800f4e5
 800f494:	0800f461 	.word	0x0800f461
 800f498:	0800f461 	.word	0x0800f461
 800f49c:	0800f461 	.word	0x0800f461
 800f4a0:	0800f461 	.word	0x0800f461
 800f4a4:	0800f5e3 	.word	0x0800f5e3
 800f4a8:	0800f50f 	.word	0x0800f50f
 800f4ac:	0800f59d 	.word	0x0800f59d
 800f4b0:	0800f461 	.word	0x0800f461
 800f4b4:	0800f461 	.word	0x0800f461
 800f4b8:	0800f605 	.word	0x0800f605
 800f4bc:	0800f461 	.word	0x0800f461
 800f4c0:	0800f50f 	.word	0x0800f50f
 800f4c4:	0800f461 	.word	0x0800f461
 800f4c8:	0800f461 	.word	0x0800f461
 800f4cc:	0800f5a5 	.word	0x0800f5a5
 800f4d0:	6833      	ldr	r3, [r6, #0]
 800f4d2:	1d1a      	adds	r2, r3, #4
 800f4d4:	681b      	ldr	r3, [r3, #0]
 800f4d6:	6032      	str	r2, [r6, #0]
 800f4d8:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800f4dc:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800f4e0:	2301      	movs	r3, #1
 800f4e2:	e09c      	b.n	800f61e <_printf_i+0x1e6>
 800f4e4:	6833      	ldr	r3, [r6, #0]
 800f4e6:	6820      	ldr	r0, [r4, #0]
 800f4e8:	1d19      	adds	r1, r3, #4
 800f4ea:	6031      	str	r1, [r6, #0]
 800f4ec:	0606      	lsls	r6, r0, #24
 800f4ee:	d501      	bpl.n	800f4f4 <_printf_i+0xbc>
 800f4f0:	681d      	ldr	r5, [r3, #0]
 800f4f2:	e003      	b.n	800f4fc <_printf_i+0xc4>
 800f4f4:	0645      	lsls	r5, r0, #25
 800f4f6:	d5fb      	bpl.n	800f4f0 <_printf_i+0xb8>
 800f4f8:	f9b3 5000 	ldrsh.w	r5, [r3]
 800f4fc:	2d00      	cmp	r5, #0
 800f4fe:	da03      	bge.n	800f508 <_printf_i+0xd0>
 800f500:	232d      	movs	r3, #45	@ 0x2d
 800f502:	426d      	negs	r5, r5
 800f504:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800f508:	230a      	movs	r3, #10
 800f50a:	4858      	ldr	r0, [pc, #352]	@ (800f66c <_printf_i+0x234>)
 800f50c:	e011      	b.n	800f532 <_printf_i+0xfa>
 800f50e:	6821      	ldr	r1, [r4, #0]
 800f510:	6833      	ldr	r3, [r6, #0]
 800f512:	0608      	lsls	r0, r1, #24
 800f514:	f853 5b04 	ldr.w	r5, [r3], #4
 800f518:	d402      	bmi.n	800f520 <_printf_i+0xe8>
 800f51a:	0649      	lsls	r1, r1, #25
 800f51c:	bf48      	it	mi
 800f51e:	b2ad      	uxthmi	r5, r5
 800f520:	2f6f      	cmp	r7, #111	@ 0x6f
 800f522:	6033      	str	r3, [r6, #0]
 800f524:	bf14      	ite	ne
 800f526:	230a      	movne	r3, #10
 800f528:	2308      	moveq	r3, #8
 800f52a:	4850      	ldr	r0, [pc, #320]	@ (800f66c <_printf_i+0x234>)
 800f52c:	2100      	movs	r1, #0
 800f52e:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800f532:	6866      	ldr	r6, [r4, #4]
 800f534:	2e00      	cmp	r6, #0
 800f536:	60a6      	str	r6, [r4, #8]
 800f538:	db05      	blt.n	800f546 <_printf_i+0x10e>
 800f53a:	6821      	ldr	r1, [r4, #0]
 800f53c:	432e      	orrs	r6, r5
 800f53e:	f021 0104 	bic.w	r1, r1, #4
 800f542:	6021      	str	r1, [r4, #0]
 800f544:	d04b      	beq.n	800f5de <_printf_i+0x1a6>
 800f546:	4616      	mov	r6, r2
 800f548:	fbb5 f1f3 	udiv	r1, r5, r3
 800f54c:	fb03 5711 	mls	r7, r3, r1, r5
 800f550:	5dc7      	ldrb	r7, [r0, r7]
 800f552:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800f556:	462f      	mov	r7, r5
 800f558:	42bb      	cmp	r3, r7
 800f55a:	460d      	mov	r5, r1
 800f55c:	d9f4      	bls.n	800f548 <_printf_i+0x110>
 800f55e:	2b08      	cmp	r3, #8
 800f560:	d10b      	bne.n	800f57a <_printf_i+0x142>
 800f562:	6823      	ldr	r3, [r4, #0]
 800f564:	07df      	lsls	r7, r3, #31
 800f566:	d508      	bpl.n	800f57a <_printf_i+0x142>
 800f568:	6923      	ldr	r3, [r4, #16]
 800f56a:	6861      	ldr	r1, [r4, #4]
 800f56c:	4299      	cmp	r1, r3
 800f56e:	bfde      	ittt	le
 800f570:	2330      	movle	r3, #48	@ 0x30
 800f572:	f806 3c01 	strble.w	r3, [r6, #-1]
 800f576:	f106 36ff 	addle.w	r6, r6, #4294967295
 800f57a:	1b92      	subs	r2, r2, r6
 800f57c:	6122      	str	r2, [r4, #16]
 800f57e:	464b      	mov	r3, r9
 800f580:	4621      	mov	r1, r4
 800f582:	4640      	mov	r0, r8
 800f584:	f8cd a000 	str.w	sl, [sp]
 800f588:	aa03      	add	r2, sp, #12
 800f58a:	f7ff fee3 	bl	800f354 <_printf_common>
 800f58e:	3001      	adds	r0, #1
 800f590:	d14a      	bne.n	800f628 <_printf_i+0x1f0>
 800f592:	f04f 30ff 	mov.w	r0, #4294967295
 800f596:	b004      	add	sp, #16
 800f598:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800f59c:	6823      	ldr	r3, [r4, #0]
 800f59e:	f043 0320 	orr.w	r3, r3, #32
 800f5a2:	6023      	str	r3, [r4, #0]
 800f5a4:	2778      	movs	r7, #120	@ 0x78
 800f5a6:	4832      	ldr	r0, [pc, #200]	@ (800f670 <_printf_i+0x238>)
 800f5a8:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800f5ac:	6823      	ldr	r3, [r4, #0]
 800f5ae:	6831      	ldr	r1, [r6, #0]
 800f5b0:	061f      	lsls	r7, r3, #24
 800f5b2:	f851 5b04 	ldr.w	r5, [r1], #4
 800f5b6:	d402      	bmi.n	800f5be <_printf_i+0x186>
 800f5b8:	065f      	lsls	r7, r3, #25
 800f5ba:	bf48      	it	mi
 800f5bc:	b2ad      	uxthmi	r5, r5
 800f5be:	6031      	str	r1, [r6, #0]
 800f5c0:	07d9      	lsls	r1, r3, #31
 800f5c2:	bf44      	itt	mi
 800f5c4:	f043 0320 	orrmi.w	r3, r3, #32
 800f5c8:	6023      	strmi	r3, [r4, #0]
 800f5ca:	b11d      	cbz	r5, 800f5d4 <_printf_i+0x19c>
 800f5cc:	2310      	movs	r3, #16
 800f5ce:	e7ad      	b.n	800f52c <_printf_i+0xf4>
 800f5d0:	4826      	ldr	r0, [pc, #152]	@ (800f66c <_printf_i+0x234>)
 800f5d2:	e7e9      	b.n	800f5a8 <_printf_i+0x170>
 800f5d4:	6823      	ldr	r3, [r4, #0]
 800f5d6:	f023 0320 	bic.w	r3, r3, #32
 800f5da:	6023      	str	r3, [r4, #0]
 800f5dc:	e7f6      	b.n	800f5cc <_printf_i+0x194>
 800f5de:	4616      	mov	r6, r2
 800f5e0:	e7bd      	b.n	800f55e <_printf_i+0x126>
 800f5e2:	6833      	ldr	r3, [r6, #0]
 800f5e4:	6825      	ldr	r5, [r4, #0]
 800f5e6:	1d18      	adds	r0, r3, #4
 800f5e8:	6961      	ldr	r1, [r4, #20]
 800f5ea:	6030      	str	r0, [r6, #0]
 800f5ec:	062e      	lsls	r6, r5, #24
 800f5ee:	681b      	ldr	r3, [r3, #0]
 800f5f0:	d501      	bpl.n	800f5f6 <_printf_i+0x1be>
 800f5f2:	6019      	str	r1, [r3, #0]
 800f5f4:	e002      	b.n	800f5fc <_printf_i+0x1c4>
 800f5f6:	0668      	lsls	r0, r5, #25
 800f5f8:	d5fb      	bpl.n	800f5f2 <_printf_i+0x1ba>
 800f5fa:	8019      	strh	r1, [r3, #0]
 800f5fc:	2300      	movs	r3, #0
 800f5fe:	4616      	mov	r6, r2
 800f600:	6123      	str	r3, [r4, #16]
 800f602:	e7bc      	b.n	800f57e <_printf_i+0x146>
 800f604:	6833      	ldr	r3, [r6, #0]
 800f606:	2100      	movs	r1, #0
 800f608:	1d1a      	adds	r2, r3, #4
 800f60a:	6032      	str	r2, [r6, #0]
 800f60c:	681e      	ldr	r6, [r3, #0]
 800f60e:	6862      	ldr	r2, [r4, #4]
 800f610:	4630      	mov	r0, r6
 800f612:	f000 fbf2 	bl	800fdfa <memchr>
 800f616:	b108      	cbz	r0, 800f61c <_printf_i+0x1e4>
 800f618:	1b80      	subs	r0, r0, r6
 800f61a:	6060      	str	r0, [r4, #4]
 800f61c:	6863      	ldr	r3, [r4, #4]
 800f61e:	6123      	str	r3, [r4, #16]
 800f620:	2300      	movs	r3, #0
 800f622:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800f626:	e7aa      	b.n	800f57e <_printf_i+0x146>
 800f628:	4632      	mov	r2, r6
 800f62a:	4649      	mov	r1, r9
 800f62c:	4640      	mov	r0, r8
 800f62e:	6923      	ldr	r3, [r4, #16]
 800f630:	47d0      	blx	sl
 800f632:	3001      	adds	r0, #1
 800f634:	d0ad      	beq.n	800f592 <_printf_i+0x15a>
 800f636:	6823      	ldr	r3, [r4, #0]
 800f638:	079b      	lsls	r3, r3, #30
 800f63a:	d413      	bmi.n	800f664 <_printf_i+0x22c>
 800f63c:	68e0      	ldr	r0, [r4, #12]
 800f63e:	9b03      	ldr	r3, [sp, #12]
 800f640:	4298      	cmp	r0, r3
 800f642:	bfb8      	it	lt
 800f644:	4618      	movlt	r0, r3
 800f646:	e7a6      	b.n	800f596 <_printf_i+0x15e>
 800f648:	2301      	movs	r3, #1
 800f64a:	4632      	mov	r2, r6
 800f64c:	4649      	mov	r1, r9
 800f64e:	4640      	mov	r0, r8
 800f650:	47d0      	blx	sl
 800f652:	3001      	adds	r0, #1
 800f654:	d09d      	beq.n	800f592 <_printf_i+0x15a>
 800f656:	3501      	adds	r5, #1
 800f658:	68e3      	ldr	r3, [r4, #12]
 800f65a:	9903      	ldr	r1, [sp, #12]
 800f65c:	1a5b      	subs	r3, r3, r1
 800f65e:	42ab      	cmp	r3, r5
 800f660:	dcf2      	bgt.n	800f648 <_printf_i+0x210>
 800f662:	e7eb      	b.n	800f63c <_printf_i+0x204>
 800f664:	2500      	movs	r5, #0
 800f666:	f104 0619 	add.w	r6, r4, #25
 800f66a:	e7f5      	b.n	800f658 <_printf_i+0x220>
 800f66c:	080167b1 	.word	0x080167b1
 800f670:	080167c2 	.word	0x080167c2

0800f674 <_scanf_float>:
 800f674:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f678:	b087      	sub	sp, #28
 800f67a:	9303      	str	r3, [sp, #12]
 800f67c:	688b      	ldr	r3, [r1, #8]
 800f67e:	4691      	mov	r9, r2
 800f680:	1e5a      	subs	r2, r3, #1
 800f682:	f5b2 7fae 	cmp.w	r2, #348	@ 0x15c
 800f686:	bf82      	ittt	hi
 800f688:	f46f 75ae 	mvnhi.w	r5, #348	@ 0x15c
 800f68c:	eb03 0b05 	addhi.w	fp, r3, r5
 800f690:	f240 135d 	movwhi	r3, #349	@ 0x15d
 800f694:	460a      	mov	r2, r1
 800f696:	f04f 0500 	mov.w	r5, #0
 800f69a:	bf88      	it	hi
 800f69c:	608b      	strhi	r3, [r1, #8]
 800f69e:	680b      	ldr	r3, [r1, #0]
 800f6a0:	4680      	mov	r8, r0
 800f6a2:	f443 63f0 	orr.w	r3, r3, #1920	@ 0x780
 800f6a6:	f842 3b1c 	str.w	r3, [r2], #28
 800f6aa:	460c      	mov	r4, r1
 800f6ac:	bf98      	it	ls
 800f6ae:	f04f 0b00 	movls.w	fp, #0
 800f6b2:	4616      	mov	r6, r2
 800f6b4:	46aa      	mov	sl, r5
 800f6b6:	462f      	mov	r7, r5
 800f6b8:	e9cd 5504 	strd	r5, r5, [sp, #16]
 800f6bc:	9201      	str	r2, [sp, #4]
 800f6be:	9502      	str	r5, [sp, #8]
 800f6c0:	68a2      	ldr	r2, [r4, #8]
 800f6c2:	b15a      	cbz	r2, 800f6dc <_scanf_float+0x68>
 800f6c4:	f8d9 3000 	ldr.w	r3, [r9]
 800f6c8:	781b      	ldrb	r3, [r3, #0]
 800f6ca:	2b4e      	cmp	r3, #78	@ 0x4e
 800f6cc:	d862      	bhi.n	800f794 <_scanf_float+0x120>
 800f6ce:	2b40      	cmp	r3, #64	@ 0x40
 800f6d0:	d83a      	bhi.n	800f748 <_scanf_float+0xd4>
 800f6d2:	f1a3 012b 	sub.w	r1, r3, #43	@ 0x2b
 800f6d6:	b2c8      	uxtb	r0, r1
 800f6d8:	280e      	cmp	r0, #14
 800f6da:	d938      	bls.n	800f74e <_scanf_float+0xda>
 800f6dc:	b11f      	cbz	r7, 800f6e6 <_scanf_float+0x72>
 800f6de:	6823      	ldr	r3, [r4, #0]
 800f6e0:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800f6e4:	6023      	str	r3, [r4, #0]
 800f6e6:	f10a 3aff 	add.w	sl, sl, #4294967295
 800f6ea:	f1ba 0f01 	cmp.w	sl, #1
 800f6ee:	f200 8114 	bhi.w	800f91a <_scanf_float+0x2a6>
 800f6f2:	9b01      	ldr	r3, [sp, #4]
 800f6f4:	429e      	cmp	r6, r3
 800f6f6:	f200 8105 	bhi.w	800f904 <_scanf_float+0x290>
 800f6fa:	2001      	movs	r0, #1
 800f6fc:	b007      	add	sp, #28
 800f6fe:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f702:	f1a3 0261 	sub.w	r2, r3, #97	@ 0x61
 800f706:	2a0d      	cmp	r2, #13
 800f708:	d8e8      	bhi.n	800f6dc <_scanf_float+0x68>
 800f70a:	a101      	add	r1, pc, #4	@ (adr r1, 800f710 <_scanf_float+0x9c>)
 800f70c:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 800f710:	0800f859 	.word	0x0800f859
 800f714:	0800f6dd 	.word	0x0800f6dd
 800f718:	0800f6dd 	.word	0x0800f6dd
 800f71c:	0800f6dd 	.word	0x0800f6dd
 800f720:	0800f8b5 	.word	0x0800f8b5
 800f724:	0800f88f 	.word	0x0800f88f
 800f728:	0800f6dd 	.word	0x0800f6dd
 800f72c:	0800f6dd 	.word	0x0800f6dd
 800f730:	0800f867 	.word	0x0800f867
 800f734:	0800f6dd 	.word	0x0800f6dd
 800f738:	0800f6dd 	.word	0x0800f6dd
 800f73c:	0800f6dd 	.word	0x0800f6dd
 800f740:	0800f6dd 	.word	0x0800f6dd
 800f744:	0800f823 	.word	0x0800f823
 800f748:	f1a3 0241 	sub.w	r2, r3, #65	@ 0x41
 800f74c:	e7db      	b.n	800f706 <_scanf_float+0x92>
 800f74e:	290e      	cmp	r1, #14
 800f750:	d8c4      	bhi.n	800f6dc <_scanf_float+0x68>
 800f752:	a001      	add	r0, pc, #4	@ (adr r0, 800f758 <_scanf_float+0xe4>)
 800f754:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 800f758:	0800f813 	.word	0x0800f813
 800f75c:	0800f6dd 	.word	0x0800f6dd
 800f760:	0800f813 	.word	0x0800f813
 800f764:	0800f8a3 	.word	0x0800f8a3
 800f768:	0800f6dd 	.word	0x0800f6dd
 800f76c:	0800f7b5 	.word	0x0800f7b5
 800f770:	0800f7f9 	.word	0x0800f7f9
 800f774:	0800f7f9 	.word	0x0800f7f9
 800f778:	0800f7f9 	.word	0x0800f7f9
 800f77c:	0800f7f9 	.word	0x0800f7f9
 800f780:	0800f7f9 	.word	0x0800f7f9
 800f784:	0800f7f9 	.word	0x0800f7f9
 800f788:	0800f7f9 	.word	0x0800f7f9
 800f78c:	0800f7f9 	.word	0x0800f7f9
 800f790:	0800f7f9 	.word	0x0800f7f9
 800f794:	2b6e      	cmp	r3, #110	@ 0x6e
 800f796:	d809      	bhi.n	800f7ac <_scanf_float+0x138>
 800f798:	2b60      	cmp	r3, #96	@ 0x60
 800f79a:	d8b2      	bhi.n	800f702 <_scanf_float+0x8e>
 800f79c:	2b54      	cmp	r3, #84	@ 0x54
 800f79e:	d07b      	beq.n	800f898 <_scanf_float+0x224>
 800f7a0:	2b59      	cmp	r3, #89	@ 0x59
 800f7a2:	d19b      	bne.n	800f6dc <_scanf_float+0x68>
 800f7a4:	2d07      	cmp	r5, #7
 800f7a6:	d199      	bne.n	800f6dc <_scanf_float+0x68>
 800f7a8:	2508      	movs	r5, #8
 800f7aa:	e02f      	b.n	800f80c <_scanf_float+0x198>
 800f7ac:	2b74      	cmp	r3, #116	@ 0x74
 800f7ae:	d073      	beq.n	800f898 <_scanf_float+0x224>
 800f7b0:	2b79      	cmp	r3, #121	@ 0x79
 800f7b2:	e7f6      	b.n	800f7a2 <_scanf_float+0x12e>
 800f7b4:	6821      	ldr	r1, [r4, #0]
 800f7b6:	05c8      	lsls	r0, r1, #23
 800f7b8:	d51e      	bpl.n	800f7f8 <_scanf_float+0x184>
 800f7ba:	f021 0180 	bic.w	r1, r1, #128	@ 0x80
 800f7be:	6021      	str	r1, [r4, #0]
 800f7c0:	3701      	adds	r7, #1
 800f7c2:	f1bb 0f00 	cmp.w	fp, #0
 800f7c6:	d003      	beq.n	800f7d0 <_scanf_float+0x15c>
 800f7c8:	3201      	adds	r2, #1
 800f7ca:	f10b 3bff 	add.w	fp, fp, #4294967295
 800f7ce:	60a2      	str	r2, [r4, #8]
 800f7d0:	68a3      	ldr	r3, [r4, #8]
 800f7d2:	3b01      	subs	r3, #1
 800f7d4:	60a3      	str	r3, [r4, #8]
 800f7d6:	6923      	ldr	r3, [r4, #16]
 800f7d8:	3301      	adds	r3, #1
 800f7da:	6123      	str	r3, [r4, #16]
 800f7dc:	f8d9 3004 	ldr.w	r3, [r9, #4]
 800f7e0:	3b01      	subs	r3, #1
 800f7e2:	2b00      	cmp	r3, #0
 800f7e4:	f8c9 3004 	str.w	r3, [r9, #4]
 800f7e8:	f340 8083 	ble.w	800f8f2 <_scanf_float+0x27e>
 800f7ec:	f8d9 3000 	ldr.w	r3, [r9]
 800f7f0:	3301      	adds	r3, #1
 800f7f2:	f8c9 3000 	str.w	r3, [r9]
 800f7f6:	e763      	b.n	800f6c0 <_scanf_float+0x4c>
 800f7f8:	eb1a 0105 	adds.w	r1, sl, r5
 800f7fc:	f47f af6e 	bne.w	800f6dc <_scanf_float+0x68>
 800f800:	460d      	mov	r5, r1
 800f802:	468a      	mov	sl, r1
 800f804:	6822      	ldr	r2, [r4, #0]
 800f806:	f422 72c0 	bic.w	r2, r2, #384	@ 0x180
 800f80a:	6022      	str	r2, [r4, #0]
 800f80c:	f806 3b01 	strb.w	r3, [r6], #1
 800f810:	e7de      	b.n	800f7d0 <_scanf_float+0x15c>
 800f812:	6822      	ldr	r2, [r4, #0]
 800f814:	0610      	lsls	r0, r2, #24
 800f816:	f57f af61 	bpl.w	800f6dc <_scanf_float+0x68>
 800f81a:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800f81e:	6022      	str	r2, [r4, #0]
 800f820:	e7f4      	b.n	800f80c <_scanf_float+0x198>
 800f822:	f1ba 0f00 	cmp.w	sl, #0
 800f826:	d10c      	bne.n	800f842 <_scanf_float+0x1ce>
 800f828:	b977      	cbnz	r7, 800f848 <_scanf_float+0x1d4>
 800f82a:	6822      	ldr	r2, [r4, #0]
 800f82c:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 800f830:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 800f834:	d108      	bne.n	800f848 <_scanf_float+0x1d4>
 800f836:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 800f83a:	f04f 0a01 	mov.w	sl, #1
 800f83e:	6022      	str	r2, [r4, #0]
 800f840:	e7e4      	b.n	800f80c <_scanf_float+0x198>
 800f842:	f1ba 0f02 	cmp.w	sl, #2
 800f846:	d051      	beq.n	800f8ec <_scanf_float+0x278>
 800f848:	2d01      	cmp	r5, #1
 800f84a:	d002      	beq.n	800f852 <_scanf_float+0x1de>
 800f84c:	2d04      	cmp	r5, #4
 800f84e:	f47f af45 	bne.w	800f6dc <_scanf_float+0x68>
 800f852:	3501      	adds	r5, #1
 800f854:	b2ed      	uxtb	r5, r5
 800f856:	e7d9      	b.n	800f80c <_scanf_float+0x198>
 800f858:	f1ba 0f01 	cmp.w	sl, #1
 800f85c:	f47f af3e 	bne.w	800f6dc <_scanf_float+0x68>
 800f860:	f04f 0a02 	mov.w	sl, #2
 800f864:	e7d2      	b.n	800f80c <_scanf_float+0x198>
 800f866:	b975      	cbnz	r5, 800f886 <_scanf_float+0x212>
 800f868:	2f00      	cmp	r7, #0
 800f86a:	f47f af38 	bne.w	800f6de <_scanf_float+0x6a>
 800f86e:	6822      	ldr	r2, [r4, #0]
 800f870:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 800f874:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 800f878:	f040 80ff 	bne.w	800fa7a <_scanf_float+0x406>
 800f87c:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 800f880:	2501      	movs	r5, #1
 800f882:	6022      	str	r2, [r4, #0]
 800f884:	e7c2      	b.n	800f80c <_scanf_float+0x198>
 800f886:	2d03      	cmp	r5, #3
 800f888:	d0e3      	beq.n	800f852 <_scanf_float+0x1de>
 800f88a:	2d05      	cmp	r5, #5
 800f88c:	e7df      	b.n	800f84e <_scanf_float+0x1da>
 800f88e:	2d02      	cmp	r5, #2
 800f890:	f47f af24 	bne.w	800f6dc <_scanf_float+0x68>
 800f894:	2503      	movs	r5, #3
 800f896:	e7b9      	b.n	800f80c <_scanf_float+0x198>
 800f898:	2d06      	cmp	r5, #6
 800f89a:	f47f af1f 	bne.w	800f6dc <_scanf_float+0x68>
 800f89e:	2507      	movs	r5, #7
 800f8a0:	e7b4      	b.n	800f80c <_scanf_float+0x198>
 800f8a2:	6822      	ldr	r2, [r4, #0]
 800f8a4:	0591      	lsls	r1, r2, #22
 800f8a6:	f57f af19 	bpl.w	800f6dc <_scanf_float+0x68>
 800f8aa:	f422 7220 	bic.w	r2, r2, #640	@ 0x280
 800f8ae:	6022      	str	r2, [r4, #0]
 800f8b0:	9702      	str	r7, [sp, #8]
 800f8b2:	e7ab      	b.n	800f80c <_scanf_float+0x198>
 800f8b4:	6822      	ldr	r2, [r4, #0]
 800f8b6:	f402 61a0 	and.w	r1, r2, #1280	@ 0x500
 800f8ba:	f5b1 6f80 	cmp.w	r1, #1024	@ 0x400
 800f8be:	d005      	beq.n	800f8cc <_scanf_float+0x258>
 800f8c0:	0550      	lsls	r0, r2, #21
 800f8c2:	f57f af0b 	bpl.w	800f6dc <_scanf_float+0x68>
 800f8c6:	2f00      	cmp	r7, #0
 800f8c8:	f000 80d7 	beq.w	800fa7a <_scanf_float+0x406>
 800f8cc:	0591      	lsls	r1, r2, #22
 800f8ce:	bf58      	it	pl
 800f8d0:	9902      	ldrpl	r1, [sp, #8]
 800f8d2:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 800f8d6:	bf58      	it	pl
 800f8d8:	1a79      	subpl	r1, r7, r1
 800f8da:	f442 72c0 	orr.w	r2, r2, #384	@ 0x180
 800f8de:	f04f 0700 	mov.w	r7, #0
 800f8e2:	bf58      	it	pl
 800f8e4:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 800f8e8:	6022      	str	r2, [r4, #0]
 800f8ea:	e78f      	b.n	800f80c <_scanf_float+0x198>
 800f8ec:	f04f 0a03 	mov.w	sl, #3
 800f8f0:	e78c      	b.n	800f80c <_scanf_float+0x198>
 800f8f2:	4649      	mov	r1, r9
 800f8f4:	4640      	mov	r0, r8
 800f8f6:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 800f8fa:	4798      	blx	r3
 800f8fc:	2800      	cmp	r0, #0
 800f8fe:	f43f aedf 	beq.w	800f6c0 <_scanf_float+0x4c>
 800f902:	e6eb      	b.n	800f6dc <_scanf_float+0x68>
 800f904:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800f908:	464a      	mov	r2, r9
 800f90a:	4640      	mov	r0, r8
 800f90c:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800f910:	4798      	blx	r3
 800f912:	6923      	ldr	r3, [r4, #16]
 800f914:	3b01      	subs	r3, #1
 800f916:	6123      	str	r3, [r4, #16]
 800f918:	e6eb      	b.n	800f6f2 <_scanf_float+0x7e>
 800f91a:	1e6b      	subs	r3, r5, #1
 800f91c:	2b06      	cmp	r3, #6
 800f91e:	d824      	bhi.n	800f96a <_scanf_float+0x2f6>
 800f920:	2d02      	cmp	r5, #2
 800f922:	d836      	bhi.n	800f992 <_scanf_float+0x31e>
 800f924:	9b01      	ldr	r3, [sp, #4]
 800f926:	429e      	cmp	r6, r3
 800f928:	f67f aee7 	bls.w	800f6fa <_scanf_float+0x86>
 800f92c:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800f930:	464a      	mov	r2, r9
 800f932:	4640      	mov	r0, r8
 800f934:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800f938:	4798      	blx	r3
 800f93a:	6923      	ldr	r3, [r4, #16]
 800f93c:	3b01      	subs	r3, #1
 800f93e:	6123      	str	r3, [r4, #16]
 800f940:	e7f0      	b.n	800f924 <_scanf_float+0x2b0>
 800f942:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800f946:	464a      	mov	r2, r9
 800f948:	4640      	mov	r0, r8
 800f94a:	f81b 1d01 	ldrb.w	r1, [fp, #-1]!
 800f94e:	4798      	blx	r3
 800f950:	6923      	ldr	r3, [r4, #16]
 800f952:	3b01      	subs	r3, #1
 800f954:	6123      	str	r3, [r4, #16]
 800f956:	f10a 3aff 	add.w	sl, sl, #4294967295
 800f95a:	fa5f fa8a 	uxtb.w	sl, sl
 800f95e:	f1ba 0f02 	cmp.w	sl, #2
 800f962:	d1ee      	bne.n	800f942 <_scanf_float+0x2ce>
 800f964:	3d03      	subs	r5, #3
 800f966:	b2ed      	uxtb	r5, r5
 800f968:	1b76      	subs	r6, r6, r5
 800f96a:	6823      	ldr	r3, [r4, #0]
 800f96c:	05da      	lsls	r2, r3, #23
 800f96e:	d530      	bpl.n	800f9d2 <_scanf_float+0x35e>
 800f970:	055b      	lsls	r3, r3, #21
 800f972:	d511      	bpl.n	800f998 <_scanf_float+0x324>
 800f974:	9b01      	ldr	r3, [sp, #4]
 800f976:	429e      	cmp	r6, r3
 800f978:	f67f aebf 	bls.w	800f6fa <_scanf_float+0x86>
 800f97c:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800f980:	464a      	mov	r2, r9
 800f982:	4640      	mov	r0, r8
 800f984:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800f988:	4798      	blx	r3
 800f98a:	6923      	ldr	r3, [r4, #16]
 800f98c:	3b01      	subs	r3, #1
 800f98e:	6123      	str	r3, [r4, #16]
 800f990:	e7f0      	b.n	800f974 <_scanf_float+0x300>
 800f992:	46aa      	mov	sl, r5
 800f994:	46b3      	mov	fp, r6
 800f996:	e7de      	b.n	800f956 <_scanf_float+0x2e2>
 800f998:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 800f99c:	6923      	ldr	r3, [r4, #16]
 800f99e:	2965      	cmp	r1, #101	@ 0x65
 800f9a0:	f103 33ff 	add.w	r3, r3, #4294967295
 800f9a4:	f106 35ff 	add.w	r5, r6, #4294967295
 800f9a8:	6123      	str	r3, [r4, #16]
 800f9aa:	d00c      	beq.n	800f9c6 <_scanf_float+0x352>
 800f9ac:	2945      	cmp	r1, #69	@ 0x45
 800f9ae:	d00a      	beq.n	800f9c6 <_scanf_float+0x352>
 800f9b0:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800f9b4:	464a      	mov	r2, r9
 800f9b6:	4640      	mov	r0, r8
 800f9b8:	4798      	blx	r3
 800f9ba:	6923      	ldr	r3, [r4, #16]
 800f9bc:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 800f9c0:	3b01      	subs	r3, #1
 800f9c2:	1eb5      	subs	r5, r6, #2
 800f9c4:	6123      	str	r3, [r4, #16]
 800f9c6:	464a      	mov	r2, r9
 800f9c8:	4640      	mov	r0, r8
 800f9ca:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800f9ce:	4798      	blx	r3
 800f9d0:	462e      	mov	r6, r5
 800f9d2:	6822      	ldr	r2, [r4, #0]
 800f9d4:	f012 0210 	ands.w	r2, r2, #16
 800f9d8:	d001      	beq.n	800f9de <_scanf_float+0x36a>
 800f9da:	2000      	movs	r0, #0
 800f9dc:	e68e      	b.n	800f6fc <_scanf_float+0x88>
 800f9de:	7032      	strb	r2, [r6, #0]
 800f9e0:	6823      	ldr	r3, [r4, #0]
 800f9e2:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 800f9e6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800f9ea:	d125      	bne.n	800fa38 <_scanf_float+0x3c4>
 800f9ec:	9b02      	ldr	r3, [sp, #8]
 800f9ee:	429f      	cmp	r7, r3
 800f9f0:	d00a      	beq.n	800fa08 <_scanf_float+0x394>
 800f9f2:	1bda      	subs	r2, r3, r7
 800f9f4:	f204 136f 	addw	r3, r4, #367	@ 0x16f
 800f9f8:	429e      	cmp	r6, r3
 800f9fa:	bf28      	it	cs
 800f9fc:	f504 76b7 	addcs.w	r6, r4, #366	@ 0x16e
 800fa00:	4630      	mov	r0, r6
 800fa02:	491f      	ldr	r1, [pc, #124]	@ (800fa80 <_scanf_float+0x40c>)
 800fa04:	f000 f914 	bl	800fc30 <siprintf>
 800fa08:	2200      	movs	r2, #0
 800fa0a:	4640      	mov	r0, r8
 800fa0c:	9901      	ldr	r1, [sp, #4]
 800fa0e:	f002 fbfb 	bl	8012208 <_strtod_r>
 800fa12:	9b03      	ldr	r3, [sp, #12]
 800fa14:	6825      	ldr	r5, [r4, #0]
 800fa16:	681b      	ldr	r3, [r3, #0]
 800fa18:	f015 0f02 	tst.w	r5, #2
 800fa1c:	4606      	mov	r6, r0
 800fa1e:	460f      	mov	r7, r1
 800fa20:	f103 0204 	add.w	r2, r3, #4
 800fa24:	d015      	beq.n	800fa52 <_scanf_float+0x3de>
 800fa26:	9903      	ldr	r1, [sp, #12]
 800fa28:	600a      	str	r2, [r1, #0]
 800fa2a:	681b      	ldr	r3, [r3, #0]
 800fa2c:	e9c3 6700 	strd	r6, r7, [r3]
 800fa30:	68e3      	ldr	r3, [r4, #12]
 800fa32:	3301      	adds	r3, #1
 800fa34:	60e3      	str	r3, [r4, #12]
 800fa36:	e7d0      	b.n	800f9da <_scanf_float+0x366>
 800fa38:	9b04      	ldr	r3, [sp, #16]
 800fa3a:	2b00      	cmp	r3, #0
 800fa3c:	d0e4      	beq.n	800fa08 <_scanf_float+0x394>
 800fa3e:	9905      	ldr	r1, [sp, #20]
 800fa40:	230a      	movs	r3, #10
 800fa42:	4640      	mov	r0, r8
 800fa44:	3101      	adds	r1, #1
 800fa46:	f7ff f9af 	bl	800eda8 <_strtol_r>
 800fa4a:	9b04      	ldr	r3, [sp, #16]
 800fa4c:	9e05      	ldr	r6, [sp, #20]
 800fa4e:	1ac2      	subs	r2, r0, r3
 800fa50:	e7d0      	b.n	800f9f4 <_scanf_float+0x380>
 800fa52:	076d      	lsls	r5, r5, #29
 800fa54:	d4e7      	bmi.n	800fa26 <_scanf_float+0x3b2>
 800fa56:	9d03      	ldr	r5, [sp, #12]
 800fa58:	602a      	str	r2, [r5, #0]
 800fa5a:	681d      	ldr	r5, [r3, #0]
 800fa5c:	4602      	mov	r2, r0
 800fa5e:	460b      	mov	r3, r1
 800fa60:	f7f1 f84a 	bl	8000af8 <__aeabi_dcmpun>
 800fa64:	b120      	cbz	r0, 800fa70 <_scanf_float+0x3fc>
 800fa66:	4807      	ldr	r0, [pc, #28]	@ (800fa84 <_scanf_float+0x410>)
 800fa68:	f000 f9d6 	bl	800fe18 <nanf>
 800fa6c:	6028      	str	r0, [r5, #0]
 800fa6e:	e7df      	b.n	800fa30 <_scanf_float+0x3bc>
 800fa70:	4630      	mov	r0, r6
 800fa72:	4639      	mov	r1, r7
 800fa74:	f7f1 f89e 	bl	8000bb4 <__aeabi_d2f>
 800fa78:	e7f8      	b.n	800fa6c <_scanf_float+0x3f8>
 800fa7a:	2700      	movs	r7, #0
 800fa7c:	e633      	b.n	800f6e6 <_scanf_float+0x72>
 800fa7e:	bf00      	nop
 800fa80:	080167d3 	.word	0x080167d3
 800fa84:	08016914 	.word	0x08016914

0800fa88 <std>:
 800fa88:	2300      	movs	r3, #0
 800fa8a:	b510      	push	{r4, lr}
 800fa8c:	4604      	mov	r4, r0
 800fa8e:	e9c0 3300 	strd	r3, r3, [r0]
 800fa92:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800fa96:	6083      	str	r3, [r0, #8]
 800fa98:	8181      	strh	r1, [r0, #12]
 800fa9a:	6643      	str	r3, [r0, #100]	@ 0x64
 800fa9c:	81c2      	strh	r2, [r0, #14]
 800fa9e:	6183      	str	r3, [r0, #24]
 800faa0:	4619      	mov	r1, r3
 800faa2:	2208      	movs	r2, #8
 800faa4:	305c      	adds	r0, #92	@ 0x5c
 800faa6:	f000 f928 	bl	800fcfa <memset>
 800faaa:	4b0d      	ldr	r3, [pc, #52]	@ (800fae0 <std+0x58>)
 800faac:	6224      	str	r4, [r4, #32]
 800faae:	6263      	str	r3, [r4, #36]	@ 0x24
 800fab0:	4b0c      	ldr	r3, [pc, #48]	@ (800fae4 <std+0x5c>)
 800fab2:	62a3      	str	r3, [r4, #40]	@ 0x28
 800fab4:	4b0c      	ldr	r3, [pc, #48]	@ (800fae8 <std+0x60>)
 800fab6:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800fab8:	4b0c      	ldr	r3, [pc, #48]	@ (800faec <std+0x64>)
 800faba:	6323      	str	r3, [r4, #48]	@ 0x30
 800fabc:	4b0c      	ldr	r3, [pc, #48]	@ (800faf0 <std+0x68>)
 800fabe:	429c      	cmp	r4, r3
 800fac0:	d006      	beq.n	800fad0 <std+0x48>
 800fac2:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800fac6:	4294      	cmp	r4, r2
 800fac8:	d002      	beq.n	800fad0 <std+0x48>
 800faca:	33d0      	adds	r3, #208	@ 0xd0
 800facc:	429c      	cmp	r4, r3
 800face:	d105      	bne.n	800fadc <std+0x54>
 800fad0:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 800fad4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800fad8:	f000 b98c 	b.w	800fdf4 <__retarget_lock_init_recursive>
 800fadc:	bd10      	pop	{r4, pc}
 800fade:	bf00      	nop
 800fae0:	0800fc75 	.word	0x0800fc75
 800fae4:	0800fc97 	.word	0x0800fc97
 800fae8:	0800fccf 	.word	0x0800fccf
 800faec:	0800fcf3 	.word	0x0800fcf3
 800faf0:	20000a78 	.word	0x20000a78

0800faf4 <stdio_exit_handler>:
 800faf4:	4a02      	ldr	r2, [pc, #8]	@ (800fb00 <stdio_exit_handler+0xc>)
 800faf6:	4903      	ldr	r1, [pc, #12]	@ (800fb04 <stdio_exit_handler+0x10>)
 800faf8:	4803      	ldr	r0, [pc, #12]	@ (800fb08 <stdio_exit_handler+0x14>)
 800fafa:	f000 b869 	b.w	800fbd0 <_fwalk_sglue>
 800fafe:	bf00      	nop
 800fb00:	20000074 	.word	0x20000074
 800fb04:	08012845 	.word	0x08012845
 800fb08:	20000084 	.word	0x20000084

0800fb0c <cleanup_stdio>:
 800fb0c:	6841      	ldr	r1, [r0, #4]
 800fb0e:	4b0c      	ldr	r3, [pc, #48]	@ (800fb40 <cleanup_stdio+0x34>)
 800fb10:	b510      	push	{r4, lr}
 800fb12:	4299      	cmp	r1, r3
 800fb14:	4604      	mov	r4, r0
 800fb16:	d001      	beq.n	800fb1c <cleanup_stdio+0x10>
 800fb18:	f002 fe94 	bl	8012844 <_fflush_r>
 800fb1c:	68a1      	ldr	r1, [r4, #8]
 800fb1e:	4b09      	ldr	r3, [pc, #36]	@ (800fb44 <cleanup_stdio+0x38>)
 800fb20:	4299      	cmp	r1, r3
 800fb22:	d002      	beq.n	800fb2a <cleanup_stdio+0x1e>
 800fb24:	4620      	mov	r0, r4
 800fb26:	f002 fe8d 	bl	8012844 <_fflush_r>
 800fb2a:	68e1      	ldr	r1, [r4, #12]
 800fb2c:	4b06      	ldr	r3, [pc, #24]	@ (800fb48 <cleanup_stdio+0x3c>)
 800fb2e:	4299      	cmp	r1, r3
 800fb30:	d004      	beq.n	800fb3c <cleanup_stdio+0x30>
 800fb32:	4620      	mov	r0, r4
 800fb34:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800fb38:	f002 be84 	b.w	8012844 <_fflush_r>
 800fb3c:	bd10      	pop	{r4, pc}
 800fb3e:	bf00      	nop
 800fb40:	20000a78 	.word	0x20000a78
 800fb44:	20000ae0 	.word	0x20000ae0
 800fb48:	20000b48 	.word	0x20000b48

0800fb4c <global_stdio_init.part.0>:
 800fb4c:	b510      	push	{r4, lr}
 800fb4e:	4b0b      	ldr	r3, [pc, #44]	@ (800fb7c <global_stdio_init.part.0+0x30>)
 800fb50:	4c0b      	ldr	r4, [pc, #44]	@ (800fb80 <global_stdio_init.part.0+0x34>)
 800fb52:	4a0c      	ldr	r2, [pc, #48]	@ (800fb84 <global_stdio_init.part.0+0x38>)
 800fb54:	4620      	mov	r0, r4
 800fb56:	601a      	str	r2, [r3, #0]
 800fb58:	2104      	movs	r1, #4
 800fb5a:	2200      	movs	r2, #0
 800fb5c:	f7ff ff94 	bl	800fa88 <std>
 800fb60:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 800fb64:	2201      	movs	r2, #1
 800fb66:	2109      	movs	r1, #9
 800fb68:	f7ff ff8e 	bl	800fa88 <std>
 800fb6c:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800fb70:	2202      	movs	r2, #2
 800fb72:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800fb76:	2112      	movs	r1, #18
 800fb78:	f7ff bf86 	b.w	800fa88 <std>
 800fb7c:	20000bb0 	.word	0x20000bb0
 800fb80:	20000a78 	.word	0x20000a78
 800fb84:	0800faf5 	.word	0x0800faf5

0800fb88 <__sfp_lock_acquire>:
 800fb88:	4801      	ldr	r0, [pc, #4]	@ (800fb90 <__sfp_lock_acquire+0x8>)
 800fb8a:	f000 b934 	b.w	800fdf6 <__retarget_lock_acquire_recursive>
 800fb8e:	bf00      	nop
 800fb90:	20000bb9 	.word	0x20000bb9

0800fb94 <__sfp_lock_release>:
 800fb94:	4801      	ldr	r0, [pc, #4]	@ (800fb9c <__sfp_lock_release+0x8>)
 800fb96:	f000 b92f 	b.w	800fdf8 <__retarget_lock_release_recursive>
 800fb9a:	bf00      	nop
 800fb9c:	20000bb9 	.word	0x20000bb9

0800fba0 <__sinit>:
 800fba0:	b510      	push	{r4, lr}
 800fba2:	4604      	mov	r4, r0
 800fba4:	f7ff fff0 	bl	800fb88 <__sfp_lock_acquire>
 800fba8:	6a23      	ldr	r3, [r4, #32]
 800fbaa:	b11b      	cbz	r3, 800fbb4 <__sinit+0x14>
 800fbac:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800fbb0:	f7ff bff0 	b.w	800fb94 <__sfp_lock_release>
 800fbb4:	4b04      	ldr	r3, [pc, #16]	@ (800fbc8 <__sinit+0x28>)
 800fbb6:	6223      	str	r3, [r4, #32]
 800fbb8:	4b04      	ldr	r3, [pc, #16]	@ (800fbcc <__sinit+0x2c>)
 800fbba:	681b      	ldr	r3, [r3, #0]
 800fbbc:	2b00      	cmp	r3, #0
 800fbbe:	d1f5      	bne.n	800fbac <__sinit+0xc>
 800fbc0:	f7ff ffc4 	bl	800fb4c <global_stdio_init.part.0>
 800fbc4:	e7f2      	b.n	800fbac <__sinit+0xc>
 800fbc6:	bf00      	nop
 800fbc8:	0800fb0d 	.word	0x0800fb0d
 800fbcc:	20000bb0 	.word	0x20000bb0

0800fbd0 <_fwalk_sglue>:
 800fbd0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800fbd4:	4607      	mov	r7, r0
 800fbd6:	4688      	mov	r8, r1
 800fbd8:	4614      	mov	r4, r2
 800fbda:	2600      	movs	r6, #0
 800fbdc:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800fbe0:	f1b9 0901 	subs.w	r9, r9, #1
 800fbe4:	d505      	bpl.n	800fbf2 <_fwalk_sglue+0x22>
 800fbe6:	6824      	ldr	r4, [r4, #0]
 800fbe8:	2c00      	cmp	r4, #0
 800fbea:	d1f7      	bne.n	800fbdc <_fwalk_sglue+0xc>
 800fbec:	4630      	mov	r0, r6
 800fbee:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800fbf2:	89ab      	ldrh	r3, [r5, #12]
 800fbf4:	2b01      	cmp	r3, #1
 800fbf6:	d907      	bls.n	800fc08 <_fwalk_sglue+0x38>
 800fbf8:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800fbfc:	3301      	adds	r3, #1
 800fbfe:	d003      	beq.n	800fc08 <_fwalk_sglue+0x38>
 800fc00:	4629      	mov	r1, r5
 800fc02:	4638      	mov	r0, r7
 800fc04:	47c0      	blx	r8
 800fc06:	4306      	orrs	r6, r0
 800fc08:	3568      	adds	r5, #104	@ 0x68
 800fc0a:	e7e9      	b.n	800fbe0 <_fwalk_sglue+0x10>

0800fc0c <iprintf>:
 800fc0c:	b40f      	push	{r0, r1, r2, r3}
 800fc0e:	b507      	push	{r0, r1, r2, lr}
 800fc10:	4906      	ldr	r1, [pc, #24]	@ (800fc2c <iprintf+0x20>)
 800fc12:	ab04      	add	r3, sp, #16
 800fc14:	6808      	ldr	r0, [r1, #0]
 800fc16:	f853 2b04 	ldr.w	r2, [r3], #4
 800fc1a:	6881      	ldr	r1, [r0, #8]
 800fc1c:	9301      	str	r3, [sp, #4]
 800fc1e:	f002 fc79 	bl	8012514 <_vfiprintf_r>
 800fc22:	b003      	add	sp, #12
 800fc24:	f85d eb04 	ldr.w	lr, [sp], #4
 800fc28:	b004      	add	sp, #16
 800fc2a:	4770      	bx	lr
 800fc2c:	20000080 	.word	0x20000080

0800fc30 <siprintf>:
 800fc30:	b40e      	push	{r1, r2, r3}
 800fc32:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 800fc36:	b510      	push	{r4, lr}
 800fc38:	2400      	movs	r4, #0
 800fc3a:	b09d      	sub	sp, #116	@ 0x74
 800fc3c:	ab1f      	add	r3, sp, #124	@ 0x7c
 800fc3e:	9002      	str	r0, [sp, #8]
 800fc40:	9006      	str	r0, [sp, #24]
 800fc42:	9107      	str	r1, [sp, #28]
 800fc44:	9104      	str	r1, [sp, #16]
 800fc46:	4809      	ldr	r0, [pc, #36]	@ (800fc6c <siprintf+0x3c>)
 800fc48:	4909      	ldr	r1, [pc, #36]	@ (800fc70 <siprintf+0x40>)
 800fc4a:	f853 2b04 	ldr.w	r2, [r3], #4
 800fc4e:	9105      	str	r1, [sp, #20]
 800fc50:	6800      	ldr	r0, [r0, #0]
 800fc52:	a902      	add	r1, sp, #8
 800fc54:	9301      	str	r3, [sp, #4]
 800fc56:	941b      	str	r4, [sp, #108]	@ 0x6c
 800fc58:	f002 fb38 	bl	80122cc <_svfiprintf_r>
 800fc5c:	9b02      	ldr	r3, [sp, #8]
 800fc5e:	701c      	strb	r4, [r3, #0]
 800fc60:	b01d      	add	sp, #116	@ 0x74
 800fc62:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800fc66:	b003      	add	sp, #12
 800fc68:	4770      	bx	lr
 800fc6a:	bf00      	nop
 800fc6c:	20000080 	.word	0x20000080
 800fc70:	ffff0208 	.word	0xffff0208

0800fc74 <__sread>:
 800fc74:	b510      	push	{r4, lr}
 800fc76:	460c      	mov	r4, r1
 800fc78:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800fc7c:	f000 f86c 	bl	800fd58 <_read_r>
 800fc80:	2800      	cmp	r0, #0
 800fc82:	bfab      	itete	ge
 800fc84:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800fc86:	89a3      	ldrhlt	r3, [r4, #12]
 800fc88:	181b      	addge	r3, r3, r0
 800fc8a:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800fc8e:	bfac      	ite	ge
 800fc90:	6563      	strge	r3, [r4, #84]	@ 0x54
 800fc92:	81a3      	strhlt	r3, [r4, #12]
 800fc94:	bd10      	pop	{r4, pc}

0800fc96 <__swrite>:
 800fc96:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800fc9a:	461f      	mov	r7, r3
 800fc9c:	898b      	ldrh	r3, [r1, #12]
 800fc9e:	4605      	mov	r5, r0
 800fca0:	05db      	lsls	r3, r3, #23
 800fca2:	460c      	mov	r4, r1
 800fca4:	4616      	mov	r6, r2
 800fca6:	d505      	bpl.n	800fcb4 <__swrite+0x1e>
 800fca8:	2302      	movs	r3, #2
 800fcaa:	2200      	movs	r2, #0
 800fcac:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800fcb0:	f000 f840 	bl	800fd34 <_lseek_r>
 800fcb4:	89a3      	ldrh	r3, [r4, #12]
 800fcb6:	4632      	mov	r2, r6
 800fcb8:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800fcbc:	81a3      	strh	r3, [r4, #12]
 800fcbe:	4628      	mov	r0, r5
 800fcc0:	463b      	mov	r3, r7
 800fcc2:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800fcc6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800fcca:	f000 b857 	b.w	800fd7c <_write_r>

0800fcce <__sseek>:
 800fcce:	b510      	push	{r4, lr}
 800fcd0:	460c      	mov	r4, r1
 800fcd2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800fcd6:	f000 f82d 	bl	800fd34 <_lseek_r>
 800fcda:	1c43      	adds	r3, r0, #1
 800fcdc:	89a3      	ldrh	r3, [r4, #12]
 800fcde:	bf15      	itete	ne
 800fce0:	6560      	strne	r0, [r4, #84]	@ 0x54
 800fce2:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800fce6:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800fcea:	81a3      	strheq	r3, [r4, #12]
 800fcec:	bf18      	it	ne
 800fcee:	81a3      	strhne	r3, [r4, #12]
 800fcf0:	bd10      	pop	{r4, pc}

0800fcf2 <__sclose>:
 800fcf2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800fcf6:	f000 b80d 	b.w	800fd14 <_close_r>

0800fcfa <memset>:
 800fcfa:	4603      	mov	r3, r0
 800fcfc:	4402      	add	r2, r0
 800fcfe:	4293      	cmp	r3, r2
 800fd00:	d100      	bne.n	800fd04 <memset+0xa>
 800fd02:	4770      	bx	lr
 800fd04:	f803 1b01 	strb.w	r1, [r3], #1
 800fd08:	e7f9      	b.n	800fcfe <memset+0x4>
	...

0800fd0c <_localeconv_r>:
 800fd0c:	4800      	ldr	r0, [pc, #0]	@ (800fd10 <_localeconv_r+0x4>)
 800fd0e:	4770      	bx	lr
 800fd10:	200001c0 	.word	0x200001c0

0800fd14 <_close_r>:
 800fd14:	b538      	push	{r3, r4, r5, lr}
 800fd16:	2300      	movs	r3, #0
 800fd18:	4d05      	ldr	r5, [pc, #20]	@ (800fd30 <_close_r+0x1c>)
 800fd1a:	4604      	mov	r4, r0
 800fd1c:	4608      	mov	r0, r1
 800fd1e:	602b      	str	r3, [r5, #0]
 800fd20:	f7f5 f897 	bl	8004e52 <_close>
 800fd24:	1c43      	adds	r3, r0, #1
 800fd26:	d102      	bne.n	800fd2e <_close_r+0x1a>
 800fd28:	682b      	ldr	r3, [r5, #0]
 800fd2a:	b103      	cbz	r3, 800fd2e <_close_r+0x1a>
 800fd2c:	6023      	str	r3, [r4, #0]
 800fd2e:	bd38      	pop	{r3, r4, r5, pc}
 800fd30:	20000bb4 	.word	0x20000bb4

0800fd34 <_lseek_r>:
 800fd34:	b538      	push	{r3, r4, r5, lr}
 800fd36:	4604      	mov	r4, r0
 800fd38:	4608      	mov	r0, r1
 800fd3a:	4611      	mov	r1, r2
 800fd3c:	2200      	movs	r2, #0
 800fd3e:	4d05      	ldr	r5, [pc, #20]	@ (800fd54 <_lseek_r+0x20>)
 800fd40:	602a      	str	r2, [r5, #0]
 800fd42:	461a      	mov	r2, r3
 800fd44:	f7f5 f8a9 	bl	8004e9a <_lseek>
 800fd48:	1c43      	adds	r3, r0, #1
 800fd4a:	d102      	bne.n	800fd52 <_lseek_r+0x1e>
 800fd4c:	682b      	ldr	r3, [r5, #0]
 800fd4e:	b103      	cbz	r3, 800fd52 <_lseek_r+0x1e>
 800fd50:	6023      	str	r3, [r4, #0]
 800fd52:	bd38      	pop	{r3, r4, r5, pc}
 800fd54:	20000bb4 	.word	0x20000bb4

0800fd58 <_read_r>:
 800fd58:	b538      	push	{r3, r4, r5, lr}
 800fd5a:	4604      	mov	r4, r0
 800fd5c:	4608      	mov	r0, r1
 800fd5e:	4611      	mov	r1, r2
 800fd60:	2200      	movs	r2, #0
 800fd62:	4d05      	ldr	r5, [pc, #20]	@ (800fd78 <_read_r+0x20>)
 800fd64:	602a      	str	r2, [r5, #0]
 800fd66:	461a      	mov	r2, r3
 800fd68:	f7f5 f83a 	bl	8004de0 <_read>
 800fd6c:	1c43      	adds	r3, r0, #1
 800fd6e:	d102      	bne.n	800fd76 <_read_r+0x1e>
 800fd70:	682b      	ldr	r3, [r5, #0]
 800fd72:	b103      	cbz	r3, 800fd76 <_read_r+0x1e>
 800fd74:	6023      	str	r3, [r4, #0]
 800fd76:	bd38      	pop	{r3, r4, r5, pc}
 800fd78:	20000bb4 	.word	0x20000bb4

0800fd7c <_write_r>:
 800fd7c:	b538      	push	{r3, r4, r5, lr}
 800fd7e:	4604      	mov	r4, r0
 800fd80:	4608      	mov	r0, r1
 800fd82:	4611      	mov	r1, r2
 800fd84:	2200      	movs	r2, #0
 800fd86:	4d05      	ldr	r5, [pc, #20]	@ (800fd9c <_write_r+0x20>)
 800fd88:	602a      	str	r2, [r5, #0]
 800fd8a:	461a      	mov	r2, r3
 800fd8c:	f7f5 f845 	bl	8004e1a <_write>
 800fd90:	1c43      	adds	r3, r0, #1
 800fd92:	d102      	bne.n	800fd9a <_write_r+0x1e>
 800fd94:	682b      	ldr	r3, [r5, #0]
 800fd96:	b103      	cbz	r3, 800fd9a <_write_r+0x1e>
 800fd98:	6023      	str	r3, [r4, #0]
 800fd9a:	bd38      	pop	{r3, r4, r5, pc}
 800fd9c:	20000bb4 	.word	0x20000bb4

0800fda0 <__errno>:
 800fda0:	4b01      	ldr	r3, [pc, #4]	@ (800fda8 <__errno+0x8>)
 800fda2:	6818      	ldr	r0, [r3, #0]
 800fda4:	4770      	bx	lr
 800fda6:	bf00      	nop
 800fda8:	20000080 	.word	0x20000080

0800fdac <__libc_init_array>:
 800fdac:	b570      	push	{r4, r5, r6, lr}
 800fdae:	2600      	movs	r6, #0
 800fdb0:	4d0c      	ldr	r5, [pc, #48]	@ (800fde4 <__libc_init_array+0x38>)
 800fdb2:	4c0d      	ldr	r4, [pc, #52]	@ (800fde8 <__libc_init_array+0x3c>)
 800fdb4:	1b64      	subs	r4, r4, r5
 800fdb6:	10a4      	asrs	r4, r4, #2
 800fdb8:	42a6      	cmp	r6, r4
 800fdba:	d109      	bne.n	800fdd0 <__libc_init_array+0x24>
 800fdbc:	f003 faf0 	bl	80133a0 <_init>
 800fdc0:	2600      	movs	r6, #0
 800fdc2:	4d0a      	ldr	r5, [pc, #40]	@ (800fdec <__libc_init_array+0x40>)
 800fdc4:	4c0a      	ldr	r4, [pc, #40]	@ (800fdf0 <__libc_init_array+0x44>)
 800fdc6:	1b64      	subs	r4, r4, r5
 800fdc8:	10a4      	asrs	r4, r4, #2
 800fdca:	42a6      	cmp	r6, r4
 800fdcc:	d105      	bne.n	800fdda <__libc_init_array+0x2e>
 800fdce:	bd70      	pop	{r4, r5, r6, pc}
 800fdd0:	f855 3b04 	ldr.w	r3, [r5], #4
 800fdd4:	4798      	blx	r3
 800fdd6:	3601      	adds	r6, #1
 800fdd8:	e7ee      	b.n	800fdb8 <__libc_init_array+0xc>
 800fdda:	f855 3b04 	ldr.w	r3, [r5], #4
 800fdde:	4798      	blx	r3
 800fde0:	3601      	adds	r6, #1
 800fde2:	e7f2      	b.n	800fdca <__libc_init_array+0x1e>
 800fde4:	08016ad0 	.word	0x08016ad0
 800fde8:	08016ad0 	.word	0x08016ad0
 800fdec:	08016ad0 	.word	0x08016ad0
 800fdf0:	08016ad4 	.word	0x08016ad4

0800fdf4 <__retarget_lock_init_recursive>:
 800fdf4:	4770      	bx	lr

0800fdf6 <__retarget_lock_acquire_recursive>:
 800fdf6:	4770      	bx	lr

0800fdf8 <__retarget_lock_release_recursive>:
 800fdf8:	4770      	bx	lr

0800fdfa <memchr>:
 800fdfa:	4603      	mov	r3, r0
 800fdfc:	b510      	push	{r4, lr}
 800fdfe:	b2c9      	uxtb	r1, r1
 800fe00:	4402      	add	r2, r0
 800fe02:	4293      	cmp	r3, r2
 800fe04:	4618      	mov	r0, r3
 800fe06:	d101      	bne.n	800fe0c <memchr+0x12>
 800fe08:	2000      	movs	r0, #0
 800fe0a:	e003      	b.n	800fe14 <memchr+0x1a>
 800fe0c:	7804      	ldrb	r4, [r0, #0]
 800fe0e:	3301      	adds	r3, #1
 800fe10:	428c      	cmp	r4, r1
 800fe12:	d1f6      	bne.n	800fe02 <memchr+0x8>
 800fe14:	bd10      	pop	{r4, pc}
	...

0800fe18 <nanf>:
 800fe18:	4800      	ldr	r0, [pc, #0]	@ (800fe1c <nanf+0x4>)
 800fe1a:	4770      	bx	lr
 800fe1c:	7fc00000 	.word	0x7fc00000

0800fe20 <quorem>:
 800fe20:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800fe24:	6903      	ldr	r3, [r0, #16]
 800fe26:	690c      	ldr	r4, [r1, #16]
 800fe28:	4607      	mov	r7, r0
 800fe2a:	42a3      	cmp	r3, r4
 800fe2c:	db7e      	blt.n	800ff2c <quorem+0x10c>
 800fe2e:	3c01      	subs	r4, #1
 800fe30:	00a3      	lsls	r3, r4, #2
 800fe32:	f100 0514 	add.w	r5, r0, #20
 800fe36:	f101 0814 	add.w	r8, r1, #20
 800fe3a:	9300      	str	r3, [sp, #0]
 800fe3c:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800fe40:	9301      	str	r3, [sp, #4]
 800fe42:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800fe46:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800fe4a:	3301      	adds	r3, #1
 800fe4c:	429a      	cmp	r2, r3
 800fe4e:	fbb2 f6f3 	udiv	r6, r2, r3
 800fe52:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800fe56:	d32e      	bcc.n	800feb6 <quorem+0x96>
 800fe58:	f04f 0a00 	mov.w	sl, #0
 800fe5c:	46c4      	mov	ip, r8
 800fe5e:	46ae      	mov	lr, r5
 800fe60:	46d3      	mov	fp, sl
 800fe62:	f85c 3b04 	ldr.w	r3, [ip], #4
 800fe66:	b298      	uxth	r0, r3
 800fe68:	fb06 a000 	mla	r0, r6, r0, sl
 800fe6c:	0c1b      	lsrs	r3, r3, #16
 800fe6e:	0c02      	lsrs	r2, r0, #16
 800fe70:	fb06 2303 	mla	r3, r6, r3, r2
 800fe74:	f8de 2000 	ldr.w	r2, [lr]
 800fe78:	b280      	uxth	r0, r0
 800fe7a:	b292      	uxth	r2, r2
 800fe7c:	1a12      	subs	r2, r2, r0
 800fe7e:	445a      	add	r2, fp
 800fe80:	f8de 0000 	ldr.w	r0, [lr]
 800fe84:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800fe88:	b29b      	uxth	r3, r3
 800fe8a:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 800fe8e:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 800fe92:	b292      	uxth	r2, r2
 800fe94:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 800fe98:	45e1      	cmp	r9, ip
 800fe9a:	ea4f 4b23 	mov.w	fp, r3, asr #16
 800fe9e:	f84e 2b04 	str.w	r2, [lr], #4
 800fea2:	d2de      	bcs.n	800fe62 <quorem+0x42>
 800fea4:	9b00      	ldr	r3, [sp, #0]
 800fea6:	58eb      	ldr	r3, [r5, r3]
 800fea8:	b92b      	cbnz	r3, 800feb6 <quorem+0x96>
 800feaa:	9b01      	ldr	r3, [sp, #4]
 800feac:	3b04      	subs	r3, #4
 800feae:	429d      	cmp	r5, r3
 800feb0:	461a      	mov	r2, r3
 800feb2:	d32f      	bcc.n	800ff14 <quorem+0xf4>
 800feb4:	613c      	str	r4, [r7, #16]
 800feb6:	4638      	mov	r0, r7
 800feb8:	f001 f9c8 	bl	801124c <__mcmp>
 800febc:	2800      	cmp	r0, #0
 800febe:	db25      	blt.n	800ff0c <quorem+0xec>
 800fec0:	4629      	mov	r1, r5
 800fec2:	2000      	movs	r0, #0
 800fec4:	f858 2b04 	ldr.w	r2, [r8], #4
 800fec8:	f8d1 c000 	ldr.w	ip, [r1]
 800fecc:	fa1f fe82 	uxth.w	lr, r2
 800fed0:	fa1f f38c 	uxth.w	r3, ip
 800fed4:	eba3 030e 	sub.w	r3, r3, lr
 800fed8:	4403      	add	r3, r0
 800feda:	0c12      	lsrs	r2, r2, #16
 800fedc:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 800fee0:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 800fee4:	b29b      	uxth	r3, r3
 800fee6:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800feea:	45c1      	cmp	r9, r8
 800feec:	ea4f 4022 	mov.w	r0, r2, asr #16
 800fef0:	f841 3b04 	str.w	r3, [r1], #4
 800fef4:	d2e6      	bcs.n	800fec4 <quorem+0xa4>
 800fef6:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800fefa:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800fefe:	b922      	cbnz	r2, 800ff0a <quorem+0xea>
 800ff00:	3b04      	subs	r3, #4
 800ff02:	429d      	cmp	r5, r3
 800ff04:	461a      	mov	r2, r3
 800ff06:	d30b      	bcc.n	800ff20 <quorem+0x100>
 800ff08:	613c      	str	r4, [r7, #16]
 800ff0a:	3601      	adds	r6, #1
 800ff0c:	4630      	mov	r0, r6
 800ff0e:	b003      	add	sp, #12
 800ff10:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ff14:	6812      	ldr	r2, [r2, #0]
 800ff16:	3b04      	subs	r3, #4
 800ff18:	2a00      	cmp	r2, #0
 800ff1a:	d1cb      	bne.n	800feb4 <quorem+0x94>
 800ff1c:	3c01      	subs	r4, #1
 800ff1e:	e7c6      	b.n	800feae <quorem+0x8e>
 800ff20:	6812      	ldr	r2, [r2, #0]
 800ff22:	3b04      	subs	r3, #4
 800ff24:	2a00      	cmp	r2, #0
 800ff26:	d1ef      	bne.n	800ff08 <quorem+0xe8>
 800ff28:	3c01      	subs	r4, #1
 800ff2a:	e7ea      	b.n	800ff02 <quorem+0xe2>
 800ff2c:	2000      	movs	r0, #0
 800ff2e:	e7ee      	b.n	800ff0e <quorem+0xee>

0800ff30 <_dtoa_r>:
 800ff30:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ff34:	4614      	mov	r4, r2
 800ff36:	461d      	mov	r5, r3
 800ff38:	69c7      	ldr	r7, [r0, #28]
 800ff3a:	b097      	sub	sp, #92	@ 0x5c
 800ff3c:	4681      	mov	r9, r0
 800ff3e:	e9cd 4506 	strd	r4, r5, [sp, #24]
 800ff42:	9e23      	ldr	r6, [sp, #140]	@ 0x8c
 800ff44:	b97f      	cbnz	r7, 800ff66 <_dtoa_r+0x36>
 800ff46:	2010      	movs	r0, #16
 800ff48:	f000 fe0e 	bl	8010b68 <malloc>
 800ff4c:	4602      	mov	r2, r0
 800ff4e:	f8c9 001c 	str.w	r0, [r9, #28]
 800ff52:	b920      	cbnz	r0, 800ff5e <_dtoa_r+0x2e>
 800ff54:	21ef      	movs	r1, #239	@ 0xef
 800ff56:	4bac      	ldr	r3, [pc, #688]	@ (8010208 <_dtoa_r+0x2d8>)
 800ff58:	48ac      	ldr	r0, [pc, #688]	@ (801020c <_dtoa_r+0x2dc>)
 800ff5a:	f002 fd7f 	bl	8012a5c <__assert_func>
 800ff5e:	e9c0 7701 	strd	r7, r7, [r0, #4]
 800ff62:	6007      	str	r7, [r0, #0]
 800ff64:	60c7      	str	r7, [r0, #12]
 800ff66:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800ff6a:	6819      	ldr	r1, [r3, #0]
 800ff6c:	b159      	cbz	r1, 800ff86 <_dtoa_r+0x56>
 800ff6e:	685a      	ldr	r2, [r3, #4]
 800ff70:	2301      	movs	r3, #1
 800ff72:	4093      	lsls	r3, r2
 800ff74:	604a      	str	r2, [r1, #4]
 800ff76:	608b      	str	r3, [r1, #8]
 800ff78:	4648      	mov	r0, r9
 800ff7a:	f000 feeb 	bl	8010d54 <_Bfree>
 800ff7e:	2200      	movs	r2, #0
 800ff80:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800ff84:	601a      	str	r2, [r3, #0]
 800ff86:	1e2b      	subs	r3, r5, #0
 800ff88:	bfaf      	iteee	ge
 800ff8a:	2300      	movge	r3, #0
 800ff8c:	2201      	movlt	r2, #1
 800ff8e:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 800ff92:	9307      	strlt	r3, [sp, #28]
 800ff94:	bfa8      	it	ge
 800ff96:	6033      	strge	r3, [r6, #0]
 800ff98:	f8dd 801c 	ldr.w	r8, [sp, #28]
 800ff9c:	4b9c      	ldr	r3, [pc, #624]	@ (8010210 <_dtoa_r+0x2e0>)
 800ff9e:	bfb8      	it	lt
 800ffa0:	6032      	strlt	r2, [r6, #0]
 800ffa2:	ea33 0308 	bics.w	r3, r3, r8
 800ffa6:	d112      	bne.n	800ffce <_dtoa_r+0x9e>
 800ffa8:	f242 730f 	movw	r3, #9999	@ 0x270f
 800ffac:	9a22      	ldr	r2, [sp, #136]	@ 0x88
 800ffae:	6013      	str	r3, [r2, #0]
 800ffb0:	f3c8 0313 	ubfx	r3, r8, #0, #20
 800ffb4:	4323      	orrs	r3, r4
 800ffb6:	f000 855e 	beq.w	8010a76 <_dtoa_r+0xb46>
 800ffba:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 800ffbc:	f8df a254 	ldr.w	sl, [pc, #596]	@ 8010214 <_dtoa_r+0x2e4>
 800ffc0:	2b00      	cmp	r3, #0
 800ffc2:	f000 8560 	beq.w	8010a86 <_dtoa_r+0xb56>
 800ffc6:	f10a 0303 	add.w	r3, sl, #3
 800ffca:	f000 bd5a 	b.w	8010a82 <_dtoa_r+0xb52>
 800ffce:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800ffd2:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 800ffd6:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800ffda:	2200      	movs	r2, #0
 800ffdc:	2300      	movs	r3, #0
 800ffde:	f7f0 fd59 	bl	8000a94 <__aeabi_dcmpeq>
 800ffe2:	4607      	mov	r7, r0
 800ffe4:	b158      	cbz	r0, 800fffe <_dtoa_r+0xce>
 800ffe6:	2301      	movs	r3, #1
 800ffe8:	9a22      	ldr	r2, [sp, #136]	@ 0x88
 800ffea:	6013      	str	r3, [r2, #0]
 800ffec:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 800ffee:	b113      	cbz	r3, 800fff6 <_dtoa_r+0xc6>
 800fff0:	4b89      	ldr	r3, [pc, #548]	@ (8010218 <_dtoa_r+0x2e8>)
 800fff2:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 800fff4:	6013      	str	r3, [r2, #0]
 800fff6:	f8df a224 	ldr.w	sl, [pc, #548]	@ 801021c <_dtoa_r+0x2ec>
 800fffa:	f000 bd44 	b.w	8010a86 <_dtoa_r+0xb56>
 800fffe:	ab14      	add	r3, sp, #80	@ 0x50
 8010000:	9301      	str	r3, [sp, #4]
 8010002:	ab15      	add	r3, sp, #84	@ 0x54
 8010004:	9300      	str	r3, [sp, #0]
 8010006:	4648      	mov	r0, r9
 8010008:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 801000c:	f001 fa36 	bl	801147c <__d2b>
 8010010:	f3c8 560a 	ubfx	r6, r8, #20, #11
 8010014:	9003      	str	r0, [sp, #12]
 8010016:	2e00      	cmp	r6, #0
 8010018:	d078      	beq.n	801010c <_dtoa_r+0x1dc>
 801001a:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 801001e:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8010020:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 8010024:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8010028:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 801002c:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 8010030:	9712      	str	r7, [sp, #72]	@ 0x48
 8010032:	4619      	mov	r1, r3
 8010034:	2200      	movs	r2, #0
 8010036:	4b7a      	ldr	r3, [pc, #488]	@ (8010220 <_dtoa_r+0x2f0>)
 8010038:	f7f0 f90c 	bl	8000254 <__aeabi_dsub>
 801003c:	a36c      	add	r3, pc, #432	@ (adr r3, 80101f0 <_dtoa_r+0x2c0>)
 801003e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010042:	f7f0 fabf 	bl	80005c4 <__aeabi_dmul>
 8010046:	a36c      	add	r3, pc, #432	@ (adr r3, 80101f8 <_dtoa_r+0x2c8>)
 8010048:	e9d3 2300 	ldrd	r2, r3, [r3]
 801004c:	f7f0 f904 	bl	8000258 <__adddf3>
 8010050:	4604      	mov	r4, r0
 8010052:	4630      	mov	r0, r6
 8010054:	460d      	mov	r5, r1
 8010056:	f7f0 fa4b 	bl	80004f0 <__aeabi_i2d>
 801005a:	a369      	add	r3, pc, #420	@ (adr r3, 8010200 <_dtoa_r+0x2d0>)
 801005c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010060:	f7f0 fab0 	bl	80005c4 <__aeabi_dmul>
 8010064:	4602      	mov	r2, r0
 8010066:	460b      	mov	r3, r1
 8010068:	4620      	mov	r0, r4
 801006a:	4629      	mov	r1, r5
 801006c:	f7f0 f8f4 	bl	8000258 <__adddf3>
 8010070:	4604      	mov	r4, r0
 8010072:	460d      	mov	r5, r1
 8010074:	f7f0 fd56 	bl	8000b24 <__aeabi_d2iz>
 8010078:	2200      	movs	r2, #0
 801007a:	4607      	mov	r7, r0
 801007c:	2300      	movs	r3, #0
 801007e:	4620      	mov	r0, r4
 8010080:	4629      	mov	r1, r5
 8010082:	f7f0 fd11 	bl	8000aa8 <__aeabi_dcmplt>
 8010086:	b140      	cbz	r0, 801009a <_dtoa_r+0x16a>
 8010088:	4638      	mov	r0, r7
 801008a:	f7f0 fa31 	bl	80004f0 <__aeabi_i2d>
 801008e:	4622      	mov	r2, r4
 8010090:	462b      	mov	r3, r5
 8010092:	f7f0 fcff 	bl	8000a94 <__aeabi_dcmpeq>
 8010096:	b900      	cbnz	r0, 801009a <_dtoa_r+0x16a>
 8010098:	3f01      	subs	r7, #1
 801009a:	2f16      	cmp	r7, #22
 801009c:	d854      	bhi.n	8010148 <_dtoa_r+0x218>
 801009e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 80100a2:	4b60      	ldr	r3, [pc, #384]	@ (8010224 <_dtoa_r+0x2f4>)
 80100a4:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 80100a8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80100ac:	f7f0 fcfc 	bl	8000aa8 <__aeabi_dcmplt>
 80100b0:	2800      	cmp	r0, #0
 80100b2:	d04b      	beq.n	801014c <_dtoa_r+0x21c>
 80100b4:	2300      	movs	r3, #0
 80100b6:	3f01      	subs	r7, #1
 80100b8:	930f      	str	r3, [sp, #60]	@ 0x3c
 80100ba:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 80100bc:	1b9b      	subs	r3, r3, r6
 80100be:	1e5a      	subs	r2, r3, #1
 80100c0:	bf49      	itett	mi
 80100c2:	f1c3 0301 	rsbmi	r3, r3, #1
 80100c6:	2300      	movpl	r3, #0
 80100c8:	9304      	strmi	r3, [sp, #16]
 80100ca:	2300      	movmi	r3, #0
 80100cc:	9209      	str	r2, [sp, #36]	@ 0x24
 80100ce:	bf54      	ite	pl
 80100d0:	9304      	strpl	r3, [sp, #16]
 80100d2:	9309      	strmi	r3, [sp, #36]	@ 0x24
 80100d4:	2f00      	cmp	r7, #0
 80100d6:	db3b      	blt.n	8010150 <_dtoa_r+0x220>
 80100d8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80100da:	970e      	str	r7, [sp, #56]	@ 0x38
 80100dc:	443b      	add	r3, r7
 80100de:	9309      	str	r3, [sp, #36]	@ 0x24
 80100e0:	2300      	movs	r3, #0
 80100e2:	930a      	str	r3, [sp, #40]	@ 0x28
 80100e4:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 80100e6:	2b09      	cmp	r3, #9
 80100e8:	d865      	bhi.n	80101b6 <_dtoa_r+0x286>
 80100ea:	2b05      	cmp	r3, #5
 80100ec:	bfc4      	itt	gt
 80100ee:	3b04      	subgt	r3, #4
 80100f0:	9320      	strgt	r3, [sp, #128]	@ 0x80
 80100f2:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 80100f4:	bfc8      	it	gt
 80100f6:	2400      	movgt	r4, #0
 80100f8:	f1a3 0302 	sub.w	r3, r3, #2
 80100fc:	bfd8      	it	le
 80100fe:	2401      	movle	r4, #1
 8010100:	2b03      	cmp	r3, #3
 8010102:	d864      	bhi.n	80101ce <_dtoa_r+0x29e>
 8010104:	e8df f003 	tbb	[pc, r3]
 8010108:	2c385553 	.word	0x2c385553
 801010c:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 8010110:	441e      	add	r6, r3
 8010112:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 8010116:	2b20      	cmp	r3, #32
 8010118:	bfc1      	itttt	gt
 801011a:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 801011e:	fa08 f803 	lslgt.w	r8, r8, r3
 8010122:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 8010126:	fa24 f303 	lsrgt.w	r3, r4, r3
 801012a:	bfd6      	itet	le
 801012c:	f1c3 0320 	rsble	r3, r3, #32
 8010130:	ea48 0003 	orrgt.w	r0, r8, r3
 8010134:	fa04 f003 	lslle.w	r0, r4, r3
 8010138:	f7f0 f9ca 	bl	80004d0 <__aeabi_ui2d>
 801013c:	2201      	movs	r2, #1
 801013e:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 8010142:	3e01      	subs	r6, #1
 8010144:	9212      	str	r2, [sp, #72]	@ 0x48
 8010146:	e774      	b.n	8010032 <_dtoa_r+0x102>
 8010148:	2301      	movs	r3, #1
 801014a:	e7b5      	b.n	80100b8 <_dtoa_r+0x188>
 801014c:	900f      	str	r0, [sp, #60]	@ 0x3c
 801014e:	e7b4      	b.n	80100ba <_dtoa_r+0x18a>
 8010150:	9b04      	ldr	r3, [sp, #16]
 8010152:	1bdb      	subs	r3, r3, r7
 8010154:	9304      	str	r3, [sp, #16]
 8010156:	427b      	negs	r3, r7
 8010158:	930a      	str	r3, [sp, #40]	@ 0x28
 801015a:	2300      	movs	r3, #0
 801015c:	930e      	str	r3, [sp, #56]	@ 0x38
 801015e:	e7c1      	b.n	80100e4 <_dtoa_r+0x1b4>
 8010160:	2301      	movs	r3, #1
 8010162:	930b      	str	r3, [sp, #44]	@ 0x2c
 8010164:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8010166:	eb07 0b03 	add.w	fp, r7, r3
 801016a:	f10b 0301 	add.w	r3, fp, #1
 801016e:	2b01      	cmp	r3, #1
 8010170:	9308      	str	r3, [sp, #32]
 8010172:	bfb8      	it	lt
 8010174:	2301      	movlt	r3, #1
 8010176:	e006      	b.n	8010186 <_dtoa_r+0x256>
 8010178:	2301      	movs	r3, #1
 801017a:	930b      	str	r3, [sp, #44]	@ 0x2c
 801017c:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 801017e:	2b00      	cmp	r3, #0
 8010180:	dd28      	ble.n	80101d4 <_dtoa_r+0x2a4>
 8010182:	469b      	mov	fp, r3
 8010184:	9308      	str	r3, [sp, #32]
 8010186:	2100      	movs	r1, #0
 8010188:	2204      	movs	r2, #4
 801018a:	f8d9 001c 	ldr.w	r0, [r9, #28]
 801018e:	f102 0514 	add.w	r5, r2, #20
 8010192:	429d      	cmp	r5, r3
 8010194:	d926      	bls.n	80101e4 <_dtoa_r+0x2b4>
 8010196:	6041      	str	r1, [r0, #4]
 8010198:	4648      	mov	r0, r9
 801019a:	f000 fd9b 	bl	8010cd4 <_Balloc>
 801019e:	4682      	mov	sl, r0
 80101a0:	2800      	cmp	r0, #0
 80101a2:	d143      	bne.n	801022c <_dtoa_r+0x2fc>
 80101a4:	4602      	mov	r2, r0
 80101a6:	f240 11af 	movw	r1, #431	@ 0x1af
 80101aa:	4b1f      	ldr	r3, [pc, #124]	@ (8010228 <_dtoa_r+0x2f8>)
 80101ac:	e6d4      	b.n	800ff58 <_dtoa_r+0x28>
 80101ae:	2300      	movs	r3, #0
 80101b0:	e7e3      	b.n	801017a <_dtoa_r+0x24a>
 80101b2:	2300      	movs	r3, #0
 80101b4:	e7d5      	b.n	8010162 <_dtoa_r+0x232>
 80101b6:	2401      	movs	r4, #1
 80101b8:	2300      	movs	r3, #0
 80101ba:	940b      	str	r4, [sp, #44]	@ 0x2c
 80101bc:	9320      	str	r3, [sp, #128]	@ 0x80
 80101be:	f04f 3bff 	mov.w	fp, #4294967295
 80101c2:	2200      	movs	r2, #0
 80101c4:	2312      	movs	r3, #18
 80101c6:	f8cd b020 	str.w	fp, [sp, #32]
 80101ca:	9221      	str	r2, [sp, #132]	@ 0x84
 80101cc:	e7db      	b.n	8010186 <_dtoa_r+0x256>
 80101ce:	2301      	movs	r3, #1
 80101d0:	930b      	str	r3, [sp, #44]	@ 0x2c
 80101d2:	e7f4      	b.n	80101be <_dtoa_r+0x28e>
 80101d4:	f04f 0b01 	mov.w	fp, #1
 80101d8:	465b      	mov	r3, fp
 80101da:	f8cd b020 	str.w	fp, [sp, #32]
 80101de:	f8cd b084 	str.w	fp, [sp, #132]	@ 0x84
 80101e2:	e7d0      	b.n	8010186 <_dtoa_r+0x256>
 80101e4:	3101      	adds	r1, #1
 80101e6:	0052      	lsls	r2, r2, #1
 80101e8:	e7d1      	b.n	801018e <_dtoa_r+0x25e>
 80101ea:	bf00      	nop
 80101ec:	f3af 8000 	nop.w
 80101f0:	636f4361 	.word	0x636f4361
 80101f4:	3fd287a7 	.word	0x3fd287a7
 80101f8:	8b60c8b3 	.word	0x8b60c8b3
 80101fc:	3fc68a28 	.word	0x3fc68a28
 8010200:	509f79fb 	.word	0x509f79fb
 8010204:	3fd34413 	.word	0x3fd34413
 8010208:	080167e5 	.word	0x080167e5
 801020c:	080167fc 	.word	0x080167fc
 8010210:	7ff00000 	.word	0x7ff00000
 8010214:	080167e1 	.word	0x080167e1
 8010218:	080167b0 	.word	0x080167b0
 801021c:	080167af 	.word	0x080167af
 8010220:	3ff80000 	.word	0x3ff80000
 8010224:	080169b0 	.word	0x080169b0
 8010228:	08016854 	.word	0x08016854
 801022c:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8010230:	6018      	str	r0, [r3, #0]
 8010232:	9b08      	ldr	r3, [sp, #32]
 8010234:	2b0e      	cmp	r3, #14
 8010236:	f200 80a1 	bhi.w	801037c <_dtoa_r+0x44c>
 801023a:	2c00      	cmp	r4, #0
 801023c:	f000 809e 	beq.w	801037c <_dtoa_r+0x44c>
 8010240:	2f00      	cmp	r7, #0
 8010242:	dd33      	ble.n	80102ac <_dtoa_r+0x37c>
 8010244:	4b9c      	ldr	r3, [pc, #624]	@ (80104b8 <_dtoa_r+0x588>)
 8010246:	f007 020f 	and.w	r2, r7, #15
 801024a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 801024e:	05f8      	lsls	r0, r7, #23
 8010250:	e9d3 3400 	ldrd	r3, r4, [r3]
 8010254:	e9cd 3410 	strd	r3, r4, [sp, #64]	@ 0x40
 8010258:	ea4f 1427 	mov.w	r4, r7, asr #4
 801025c:	d516      	bpl.n	801028c <_dtoa_r+0x35c>
 801025e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8010262:	4b96      	ldr	r3, [pc, #600]	@ (80104bc <_dtoa_r+0x58c>)
 8010264:	2603      	movs	r6, #3
 8010266:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 801026a:	f7f0 fad5 	bl	8000818 <__aeabi_ddiv>
 801026e:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8010272:	f004 040f 	and.w	r4, r4, #15
 8010276:	4d91      	ldr	r5, [pc, #580]	@ (80104bc <_dtoa_r+0x58c>)
 8010278:	b954      	cbnz	r4, 8010290 <_dtoa_r+0x360>
 801027a:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 801027e:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8010282:	f7f0 fac9 	bl	8000818 <__aeabi_ddiv>
 8010286:	e9cd 0106 	strd	r0, r1, [sp, #24]
 801028a:	e028      	b.n	80102de <_dtoa_r+0x3ae>
 801028c:	2602      	movs	r6, #2
 801028e:	e7f2      	b.n	8010276 <_dtoa_r+0x346>
 8010290:	07e1      	lsls	r1, r4, #31
 8010292:	d508      	bpl.n	80102a6 <_dtoa_r+0x376>
 8010294:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 8010298:	e9d5 2300 	ldrd	r2, r3, [r5]
 801029c:	f7f0 f992 	bl	80005c4 <__aeabi_dmul>
 80102a0:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 80102a4:	3601      	adds	r6, #1
 80102a6:	1064      	asrs	r4, r4, #1
 80102a8:	3508      	adds	r5, #8
 80102aa:	e7e5      	b.n	8010278 <_dtoa_r+0x348>
 80102ac:	f000 80af 	beq.w	801040e <_dtoa_r+0x4de>
 80102b0:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 80102b4:	427c      	negs	r4, r7
 80102b6:	4b80      	ldr	r3, [pc, #512]	@ (80104b8 <_dtoa_r+0x588>)
 80102b8:	f004 020f 	and.w	r2, r4, #15
 80102bc:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80102c0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80102c4:	f7f0 f97e 	bl	80005c4 <__aeabi_dmul>
 80102c8:	2602      	movs	r6, #2
 80102ca:	2300      	movs	r3, #0
 80102cc:	e9cd 0106 	strd	r0, r1, [sp, #24]
 80102d0:	4d7a      	ldr	r5, [pc, #488]	@ (80104bc <_dtoa_r+0x58c>)
 80102d2:	1124      	asrs	r4, r4, #4
 80102d4:	2c00      	cmp	r4, #0
 80102d6:	f040 808f 	bne.w	80103f8 <_dtoa_r+0x4c8>
 80102da:	2b00      	cmp	r3, #0
 80102dc:	d1d3      	bne.n	8010286 <_dtoa_r+0x356>
 80102de:	e9dd 4506 	ldrd	r4, r5, [sp, #24]
 80102e2:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80102e4:	2b00      	cmp	r3, #0
 80102e6:	f000 8094 	beq.w	8010412 <_dtoa_r+0x4e2>
 80102ea:	2200      	movs	r2, #0
 80102ec:	4620      	mov	r0, r4
 80102ee:	4629      	mov	r1, r5
 80102f0:	4b73      	ldr	r3, [pc, #460]	@ (80104c0 <_dtoa_r+0x590>)
 80102f2:	f7f0 fbd9 	bl	8000aa8 <__aeabi_dcmplt>
 80102f6:	2800      	cmp	r0, #0
 80102f8:	f000 808b 	beq.w	8010412 <_dtoa_r+0x4e2>
 80102fc:	9b08      	ldr	r3, [sp, #32]
 80102fe:	2b00      	cmp	r3, #0
 8010300:	f000 8087 	beq.w	8010412 <_dtoa_r+0x4e2>
 8010304:	f1bb 0f00 	cmp.w	fp, #0
 8010308:	dd34      	ble.n	8010374 <_dtoa_r+0x444>
 801030a:	4620      	mov	r0, r4
 801030c:	2200      	movs	r2, #0
 801030e:	4629      	mov	r1, r5
 8010310:	4b6c      	ldr	r3, [pc, #432]	@ (80104c4 <_dtoa_r+0x594>)
 8010312:	f7f0 f957 	bl	80005c4 <__aeabi_dmul>
 8010316:	465c      	mov	r4, fp
 8010318:	e9cd 0106 	strd	r0, r1, [sp, #24]
 801031c:	f107 38ff 	add.w	r8, r7, #4294967295
 8010320:	3601      	adds	r6, #1
 8010322:	4630      	mov	r0, r6
 8010324:	f7f0 f8e4 	bl	80004f0 <__aeabi_i2d>
 8010328:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 801032c:	f7f0 f94a 	bl	80005c4 <__aeabi_dmul>
 8010330:	2200      	movs	r2, #0
 8010332:	4b65      	ldr	r3, [pc, #404]	@ (80104c8 <_dtoa_r+0x598>)
 8010334:	f7ef ff90 	bl	8000258 <__adddf3>
 8010338:	4605      	mov	r5, r0
 801033a:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 801033e:	2c00      	cmp	r4, #0
 8010340:	d16a      	bne.n	8010418 <_dtoa_r+0x4e8>
 8010342:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8010346:	2200      	movs	r2, #0
 8010348:	4b60      	ldr	r3, [pc, #384]	@ (80104cc <_dtoa_r+0x59c>)
 801034a:	f7ef ff83 	bl	8000254 <__aeabi_dsub>
 801034e:	4602      	mov	r2, r0
 8010350:	460b      	mov	r3, r1
 8010352:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8010356:	462a      	mov	r2, r5
 8010358:	4633      	mov	r3, r6
 801035a:	f7f0 fbc3 	bl	8000ae4 <__aeabi_dcmpgt>
 801035e:	2800      	cmp	r0, #0
 8010360:	f040 8298 	bne.w	8010894 <_dtoa_r+0x964>
 8010364:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8010368:	462a      	mov	r2, r5
 801036a:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 801036e:	f7f0 fb9b 	bl	8000aa8 <__aeabi_dcmplt>
 8010372:	bb38      	cbnz	r0, 80103c4 <_dtoa_r+0x494>
 8010374:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	@ 0x30
 8010378:	e9cd 3406 	strd	r3, r4, [sp, #24]
 801037c:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 801037e:	2b00      	cmp	r3, #0
 8010380:	f2c0 8157 	blt.w	8010632 <_dtoa_r+0x702>
 8010384:	2f0e      	cmp	r7, #14
 8010386:	f300 8154 	bgt.w	8010632 <_dtoa_r+0x702>
 801038a:	4b4b      	ldr	r3, [pc, #300]	@ (80104b8 <_dtoa_r+0x588>)
 801038c:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8010390:	e9d3 3400 	ldrd	r3, r4, [r3]
 8010394:	e9cd 3404 	strd	r3, r4, [sp, #16]
 8010398:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 801039a:	2b00      	cmp	r3, #0
 801039c:	f280 80e5 	bge.w	801056a <_dtoa_r+0x63a>
 80103a0:	9b08      	ldr	r3, [sp, #32]
 80103a2:	2b00      	cmp	r3, #0
 80103a4:	f300 80e1 	bgt.w	801056a <_dtoa_r+0x63a>
 80103a8:	d10c      	bne.n	80103c4 <_dtoa_r+0x494>
 80103aa:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80103ae:	2200      	movs	r2, #0
 80103b0:	4b46      	ldr	r3, [pc, #280]	@ (80104cc <_dtoa_r+0x59c>)
 80103b2:	f7f0 f907 	bl	80005c4 <__aeabi_dmul>
 80103b6:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 80103ba:	f7f0 fb89 	bl	8000ad0 <__aeabi_dcmpge>
 80103be:	2800      	cmp	r0, #0
 80103c0:	f000 8266 	beq.w	8010890 <_dtoa_r+0x960>
 80103c4:	2400      	movs	r4, #0
 80103c6:	4625      	mov	r5, r4
 80103c8:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 80103ca:	4656      	mov	r6, sl
 80103cc:	ea6f 0803 	mvn.w	r8, r3
 80103d0:	2700      	movs	r7, #0
 80103d2:	4621      	mov	r1, r4
 80103d4:	4648      	mov	r0, r9
 80103d6:	f000 fcbd 	bl	8010d54 <_Bfree>
 80103da:	2d00      	cmp	r5, #0
 80103dc:	f000 80bd 	beq.w	801055a <_dtoa_r+0x62a>
 80103e0:	b12f      	cbz	r7, 80103ee <_dtoa_r+0x4be>
 80103e2:	42af      	cmp	r7, r5
 80103e4:	d003      	beq.n	80103ee <_dtoa_r+0x4be>
 80103e6:	4639      	mov	r1, r7
 80103e8:	4648      	mov	r0, r9
 80103ea:	f000 fcb3 	bl	8010d54 <_Bfree>
 80103ee:	4629      	mov	r1, r5
 80103f0:	4648      	mov	r0, r9
 80103f2:	f000 fcaf 	bl	8010d54 <_Bfree>
 80103f6:	e0b0      	b.n	801055a <_dtoa_r+0x62a>
 80103f8:	07e2      	lsls	r2, r4, #31
 80103fa:	d505      	bpl.n	8010408 <_dtoa_r+0x4d8>
 80103fc:	e9d5 2300 	ldrd	r2, r3, [r5]
 8010400:	f7f0 f8e0 	bl	80005c4 <__aeabi_dmul>
 8010404:	2301      	movs	r3, #1
 8010406:	3601      	adds	r6, #1
 8010408:	1064      	asrs	r4, r4, #1
 801040a:	3508      	adds	r5, #8
 801040c:	e762      	b.n	80102d4 <_dtoa_r+0x3a4>
 801040e:	2602      	movs	r6, #2
 8010410:	e765      	b.n	80102de <_dtoa_r+0x3ae>
 8010412:	46b8      	mov	r8, r7
 8010414:	9c08      	ldr	r4, [sp, #32]
 8010416:	e784      	b.n	8010322 <_dtoa_r+0x3f2>
 8010418:	4b27      	ldr	r3, [pc, #156]	@ (80104b8 <_dtoa_r+0x588>)
 801041a:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 801041c:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8010420:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8010424:	4454      	add	r4, sl
 8010426:	2900      	cmp	r1, #0
 8010428:	d054      	beq.n	80104d4 <_dtoa_r+0x5a4>
 801042a:	2000      	movs	r0, #0
 801042c:	4928      	ldr	r1, [pc, #160]	@ (80104d0 <_dtoa_r+0x5a0>)
 801042e:	f7f0 f9f3 	bl	8000818 <__aeabi_ddiv>
 8010432:	4633      	mov	r3, r6
 8010434:	462a      	mov	r2, r5
 8010436:	f7ef ff0d 	bl	8000254 <__aeabi_dsub>
 801043a:	4656      	mov	r6, sl
 801043c:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8010440:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8010444:	f7f0 fb6e 	bl	8000b24 <__aeabi_d2iz>
 8010448:	4605      	mov	r5, r0
 801044a:	f7f0 f851 	bl	80004f0 <__aeabi_i2d>
 801044e:	4602      	mov	r2, r0
 8010450:	460b      	mov	r3, r1
 8010452:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8010456:	f7ef fefd 	bl	8000254 <__aeabi_dsub>
 801045a:	4602      	mov	r2, r0
 801045c:	460b      	mov	r3, r1
 801045e:	3530      	adds	r5, #48	@ 0x30
 8010460:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8010464:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8010468:	f806 5b01 	strb.w	r5, [r6], #1
 801046c:	f7f0 fb1c 	bl	8000aa8 <__aeabi_dcmplt>
 8010470:	2800      	cmp	r0, #0
 8010472:	d172      	bne.n	801055a <_dtoa_r+0x62a>
 8010474:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8010478:	2000      	movs	r0, #0
 801047a:	4911      	ldr	r1, [pc, #68]	@ (80104c0 <_dtoa_r+0x590>)
 801047c:	f7ef feea 	bl	8000254 <__aeabi_dsub>
 8010480:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8010484:	f7f0 fb10 	bl	8000aa8 <__aeabi_dcmplt>
 8010488:	2800      	cmp	r0, #0
 801048a:	f040 80b4 	bne.w	80105f6 <_dtoa_r+0x6c6>
 801048e:	42a6      	cmp	r6, r4
 8010490:	f43f af70 	beq.w	8010374 <_dtoa_r+0x444>
 8010494:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 8010498:	2200      	movs	r2, #0
 801049a:	4b0a      	ldr	r3, [pc, #40]	@ (80104c4 <_dtoa_r+0x594>)
 801049c:	f7f0 f892 	bl	80005c4 <__aeabi_dmul>
 80104a0:	2200      	movs	r2, #0
 80104a2:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 80104a6:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80104aa:	4b06      	ldr	r3, [pc, #24]	@ (80104c4 <_dtoa_r+0x594>)
 80104ac:	f7f0 f88a 	bl	80005c4 <__aeabi_dmul>
 80104b0:	e9cd 0106 	strd	r0, r1, [sp, #24]
 80104b4:	e7c4      	b.n	8010440 <_dtoa_r+0x510>
 80104b6:	bf00      	nop
 80104b8:	080169b0 	.word	0x080169b0
 80104bc:	08016988 	.word	0x08016988
 80104c0:	3ff00000 	.word	0x3ff00000
 80104c4:	40240000 	.word	0x40240000
 80104c8:	401c0000 	.word	0x401c0000
 80104cc:	40140000 	.word	0x40140000
 80104d0:	3fe00000 	.word	0x3fe00000
 80104d4:	4631      	mov	r1, r6
 80104d6:	4628      	mov	r0, r5
 80104d8:	f7f0 f874 	bl	80005c4 <__aeabi_dmul>
 80104dc:	4656      	mov	r6, sl
 80104de:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 80104e2:	9413      	str	r4, [sp, #76]	@ 0x4c
 80104e4:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80104e8:	f7f0 fb1c 	bl	8000b24 <__aeabi_d2iz>
 80104ec:	4605      	mov	r5, r0
 80104ee:	f7ef ffff 	bl	80004f0 <__aeabi_i2d>
 80104f2:	4602      	mov	r2, r0
 80104f4:	460b      	mov	r3, r1
 80104f6:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80104fa:	f7ef feab 	bl	8000254 <__aeabi_dsub>
 80104fe:	4602      	mov	r2, r0
 8010500:	460b      	mov	r3, r1
 8010502:	3530      	adds	r5, #48	@ 0x30
 8010504:	f806 5b01 	strb.w	r5, [r6], #1
 8010508:	42a6      	cmp	r6, r4
 801050a:	e9cd 2306 	strd	r2, r3, [sp, #24]
 801050e:	f04f 0200 	mov.w	r2, #0
 8010512:	d124      	bne.n	801055e <_dtoa_r+0x62e>
 8010514:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 8010518:	4bae      	ldr	r3, [pc, #696]	@ (80107d4 <_dtoa_r+0x8a4>)
 801051a:	f7ef fe9d 	bl	8000258 <__adddf3>
 801051e:	4602      	mov	r2, r0
 8010520:	460b      	mov	r3, r1
 8010522:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8010526:	f7f0 fadd 	bl	8000ae4 <__aeabi_dcmpgt>
 801052a:	2800      	cmp	r0, #0
 801052c:	d163      	bne.n	80105f6 <_dtoa_r+0x6c6>
 801052e:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8010532:	2000      	movs	r0, #0
 8010534:	49a7      	ldr	r1, [pc, #668]	@ (80107d4 <_dtoa_r+0x8a4>)
 8010536:	f7ef fe8d 	bl	8000254 <__aeabi_dsub>
 801053a:	4602      	mov	r2, r0
 801053c:	460b      	mov	r3, r1
 801053e:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8010542:	f7f0 fab1 	bl	8000aa8 <__aeabi_dcmplt>
 8010546:	2800      	cmp	r0, #0
 8010548:	f43f af14 	beq.w	8010374 <_dtoa_r+0x444>
 801054c:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 801054e:	1e73      	subs	r3, r6, #1
 8010550:	9313      	str	r3, [sp, #76]	@ 0x4c
 8010552:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8010556:	2b30      	cmp	r3, #48	@ 0x30
 8010558:	d0f8      	beq.n	801054c <_dtoa_r+0x61c>
 801055a:	4647      	mov	r7, r8
 801055c:	e03b      	b.n	80105d6 <_dtoa_r+0x6a6>
 801055e:	4b9e      	ldr	r3, [pc, #632]	@ (80107d8 <_dtoa_r+0x8a8>)
 8010560:	f7f0 f830 	bl	80005c4 <__aeabi_dmul>
 8010564:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8010568:	e7bc      	b.n	80104e4 <_dtoa_r+0x5b4>
 801056a:	4656      	mov	r6, sl
 801056c:	e9dd 4506 	ldrd	r4, r5, [sp, #24]
 8010570:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8010574:	4620      	mov	r0, r4
 8010576:	4629      	mov	r1, r5
 8010578:	f7f0 f94e 	bl	8000818 <__aeabi_ddiv>
 801057c:	f7f0 fad2 	bl	8000b24 <__aeabi_d2iz>
 8010580:	4680      	mov	r8, r0
 8010582:	f7ef ffb5 	bl	80004f0 <__aeabi_i2d>
 8010586:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 801058a:	f7f0 f81b 	bl	80005c4 <__aeabi_dmul>
 801058e:	4602      	mov	r2, r0
 8010590:	460b      	mov	r3, r1
 8010592:	4620      	mov	r0, r4
 8010594:	4629      	mov	r1, r5
 8010596:	f7ef fe5d 	bl	8000254 <__aeabi_dsub>
 801059a:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 801059e:	9d08      	ldr	r5, [sp, #32]
 80105a0:	f806 4b01 	strb.w	r4, [r6], #1
 80105a4:	eba6 040a 	sub.w	r4, r6, sl
 80105a8:	42a5      	cmp	r5, r4
 80105aa:	4602      	mov	r2, r0
 80105ac:	460b      	mov	r3, r1
 80105ae:	d133      	bne.n	8010618 <_dtoa_r+0x6e8>
 80105b0:	f7ef fe52 	bl	8000258 <__adddf3>
 80105b4:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80105b8:	4604      	mov	r4, r0
 80105ba:	460d      	mov	r5, r1
 80105bc:	f7f0 fa92 	bl	8000ae4 <__aeabi_dcmpgt>
 80105c0:	b9c0      	cbnz	r0, 80105f4 <_dtoa_r+0x6c4>
 80105c2:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80105c6:	4620      	mov	r0, r4
 80105c8:	4629      	mov	r1, r5
 80105ca:	f7f0 fa63 	bl	8000a94 <__aeabi_dcmpeq>
 80105ce:	b110      	cbz	r0, 80105d6 <_dtoa_r+0x6a6>
 80105d0:	f018 0f01 	tst.w	r8, #1
 80105d4:	d10e      	bne.n	80105f4 <_dtoa_r+0x6c4>
 80105d6:	4648      	mov	r0, r9
 80105d8:	9903      	ldr	r1, [sp, #12]
 80105da:	f000 fbbb 	bl	8010d54 <_Bfree>
 80105de:	2300      	movs	r3, #0
 80105e0:	7033      	strb	r3, [r6, #0]
 80105e2:	9b22      	ldr	r3, [sp, #136]	@ 0x88
 80105e4:	3701      	adds	r7, #1
 80105e6:	601f      	str	r7, [r3, #0]
 80105e8:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 80105ea:	2b00      	cmp	r3, #0
 80105ec:	f000 824b 	beq.w	8010a86 <_dtoa_r+0xb56>
 80105f0:	601e      	str	r6, [r3, #0]
 80105f2:	e248      	b.n	8010a86 <_dtoa_r+0xb56>
 80105f4:	46b8      	mov	r8, r7
 80105f6:	4633      	mov	r3, r6
 80105f8:	461e      	mov	r6, r3
 80105fa:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80105fe:	2a39      	cmp	r2, #57	@ 0x39
 8010600:	d106      	bne.n	8010610 <_dtoa_r+0x6e0>
 8010602:	459a      	cmp	sl, r3
 8010604:	d1f8      	bne.n	80105f8 <_dtoa_r+0x6c8>
 8010606:	2230      	movs	r2, #48	@ 0x30
 8010608:	f108 0801 	add.w	r8, r8, #1
 801060c:	f88a 2000 	strb.w	r2, [sl]
 8010610:	781a      	ldrb	r2, [r3, #0]
 8010612:	3201      	adds	r2, #1
 8010614:	701a      	strb	r2, [r3, #0]
 8010616:	e7a0      	b.n	801055a <_dtoa_r+0x62a>
 8010618:	2200      	movs	r2, #0
 801061a:	4b6f      	ldr	r3, [pc, #444]	@ (80107d8 <_dtoa_r+0x8a8>)
 801061c:	f7ef ffd2 	bl	80005c4 <__aeabi_dmul>
 8010620:	2200      	movs	r2, #0
 8010622:	2300      	movs	r3, #0
 8010624:	4604      	mov	r4, r0
 8010626:	460d      	mov	r5, r1
 8010628:	f7f0 fa34 	bl	8000a94 <__aeabi_dcmpeq>
 801062c:	2800      	cmp	r0, #0
 801062e:	d09f      	beq.n	8010570 <_dtoa_r+0x640>
 8010630:	e7d1      	b.n	80105d6 <_dtoa_r+0x6a6>
 8010632:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 8010634:	2a00      	cmp	r2, #0
 8010636:	f000 80ea 	beq.w	801080e <_dtoa_r+0x8de>
 801063a:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 801063c:	2a01      	cmp	r2, #1
 801063e:	f300 80cd 	bgt.w	80107dc <_dtoa_r+0x8ac>
 8010642:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 8010644:	2a00      	cmp	r2, #0
 8010646:	f000 80c1 	beq.w	80107cc <_dtoa_r+0x89c>
 801064a:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 801064e:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 8010650:	9e04      	ldr	r6, [sp, #16]
 8010652:	9a04      	ldr	r2, [sp, #16]
 8010654:	2101      	movs	r1, #1
 8010656:	441a      	add	r2, r3
 8010658:	9204      	str	r2, [sp, #16]
 801065a:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 801065c:	4648      	mov	r0, r9
 801065e:	441a      	add	r2, r3
 8010660:	9209      	str	r2, [sp, #36]	@ 0x24
 8010662:	f000 fc75 	bl	8010f50 <__i2b>
 8010666:	4605      	mov	r5, r0
 8010668:	b166      	cbz	r6, 8010684 <_dtoa_r+0x754>
 801066a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801066c:	2b00      	cmp	r3, #0
 801066e:	dd09      	ble.n	8010684 <_dtoa_r+0x754>
 8010670:	42b3      	cmp	r3, r6
 8010672:	bfa8      	it	ge
 8010674:	4633      	movge	r3, r6
 8010676:	9a04      	ldr	r2, [sp, #16]
 8010678:	1af6      	subs	r6, r6, r3
 801067a:	1ad2      	subs	r2, r2, r3
 801067c:	9204      	str	r2, [sp, #16]
 801067e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8010680:	1ad3      	subs	r3, r2, r3
 8010682:	9309      	str	r3, [sp, #36]	@ 0x24
 8010684:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8010686:	b30b      	cbz	r3, 80106cc <_dtoa_r+0x79c>
 8010688:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 801068a:	2b00      	cmp	r3, #0
 801068c:	f000 80c6 	beq.w	801081c <_dtoa_r+0x8ec>
 8010690:	2c00      	cmp	r4, #0
 8010692:	f000 80c0 	beq.w	8010816 <_dtoa_r+0x8e6>
 8010696:	4629      	mov	r1, r5
 8010698:	4622      	mov	r2, r4
 801069a:	4648      	mov	r0, r9
 801069c:	f000 fd10 	bl	80110c0 <__pow5mult>
 80106a0:	9a03      	ldr	r2, [sp, #12]
 80106a2:	4601      	mov	r1, r0
 80106a4:	4605      	mov	r5, r0
 80106a6:	4648      	mov	r0, r9
 80106a8:	f000 fc68 	bl	8010f7c <__multiply>
 80106ac:	9903      	ldr	r1, [sp, #12]
 80106ae:	4680      	mov	r8, r0
 80106b0:	4648      	mov	r0, r9
 80106b2:	f000 fb4f 	bl	8010d54 <_Bfree>
 80106b6:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80106b8:	1b1b      	subs	r3, r3, r4
 80106ba:	930a      	str	r3, [sp, #40]	@ 0x28
 80106bc:	f000 80b1 	beq.w	8010822 <_dtoa_r+0x8f2>
 80106c0:	4641      	mov	r1, r8
 80106c2:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 80106c4:	4648      	mov	r0, r9
 80106c6:	f000 fcfb 	bl	80110c0 <__pow5mult>
 80106ca:	9003      	str	r0, [sp, #12]
 80106cc:	2101      	movs	r1, #1
 80106ce:	4648      	mov	r0, r9
 80106d0:	f000 fc3e 	bl	8010f50 <__i2b>
 80106d4:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80106d6:	4604      	mov	r4, r0
 80106d8:	2b00      	cmp	r3, #0
 80106da:	f000 81d8 	beq.w	8010a8e <_dtoa_r+0xb5e>
 80106de:	461a      	mov	r2, r3
 80106e0:	4601      	mov	r1, r0
 80106e2:	4648      	mov	r0, r9
 80106e4:	f000 fcec 	bl	80110c0 <__pow5mult>
 80106e8:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 80106ea:	4604      	mov	r4, r0
 80106ec:	2b01      	cmp	r3, #1
 80106ee:	f300 809f 	bgt.w	8010830 <_dtoa_r+0x900>
 80106f2:	9b06      	ldr	r3, [sp, #24]
 80106f4:	2b00      	cmp	r3, #0
 80106f6:	f040 8097 	bne.w	8010828 <_dtoa_r+0x8f8>
 80106fa:	9b07      	ldr	r3, [sp, #28]
 80106fc:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8010700:	2b00      	cmp	r3, #0
 8010702:	f040 8093 	bne.w	801082c <_dtoa_r+0x8fc>
 8010706:	9b07      	ldr	r3, [sp, #28]
 8010708:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 801070c:	0d1b      	lsrs	r3, r3, #20
 801070e:	051b      	lsls	r3, r3, #20
 8010710:	b133      	cbz	r3, 8010720 <_dtoa_r+0x7f0>
 8010712:	9b04      	ldr	r3, [sp, #16]
 8010714:	3301      	adds	r3, #1
 8010716:	9304      	str	r3, [sp, #16]
 8010718:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801071a:	3301      	adds	r3, #1
 801071c:	9309      	str	r3, [sp, #36]	@ 0x24
 801071e:	2301      	movs	r3, #1
 8010720:	930a      	str	r3, [sp, #40]	@ 0x28
 8010722:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8010724:	2b00      	cmp	r3, #0
 8010726:	f000 81b8 	beq.w	8010a9a <_dtoa_r+0xb6a>
 801072a:	6923      	ldr	r3, [r4, #16]
 801072c:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8010730:	6918      	ldr	r0, [r3, #16]
 8010732:	f000 fbc1 	bl	8010eb8 <__hi0bits>
 8010736:	f1c0 0020 	rsb	r0, r0, #32
 801073a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801073c:	4418      	add	r0, r3
 801073e:	f010 001f 	ands.w	r0, r0, #31
 8010742:	f000 8082 	beq.w	801084a <_dtoa_r+0x91a>
 8010746:	f1c0 0320 	rsb	r3, r0, #32
 801074a:	2b04      	cmp	r3, #4
 801074c:	dd73      	ble.n	8010836 <_dtoa_r+0x906>
 801074e:	9b04      	ldr	r3, [sp, #16]
 8010750:	f1c0 001c 	rsb	r0, r0, #28
 8010754:	4403      	add	r3, r0
 8010756:	9304      	str	r3, [sp, #16]
 8010758:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801075a:	4406      	add	r6, r0
 801075c:	4403      	add	r3, r0
 801075e:	9309      	str	r3, [sp, #36]	@ 0x24
 8010760:	9b04      	ldr	r3, [sp, #16]
 8010762:	2b00      	cmp	r3, #0
 8010764:	dd05      	ble.n	8010772 <_dtoa_r+0x842>
 8010766:	461a      	mov	r2, r3
 8010768:	4648      	mov	r0, r9
 801076a:	9903      	ldr	r1, [sp, #12]
 801076c:	f000 fd02 	bl	8011174 <__lshift>
 8010770:	9003      	str	r0, [sp, #12]
 8010772:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8010774:	2b00      	cmp	r3, #0
 8010776:	dd05      	ble.n	8010784 <_dtoa_r+0x854>
 8010778:	4621      	mov	r1, r4
 801077a:	461a      	mov	r2, r3
 801077c:	4648      	mov	r0, r9
 801077e:	f000 fcf9 	bl	8011174 <__lshift>
 8010782:	4604      	mov	r4, r0
 8010784:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8010786:	2b00      	cmp	r3, #0
 8010788:	d061      	beq.n	801084e <_dtoa_r+0x91e>
 801078a:	4621      	mov	r1, r4
 801078c:	9803      	ldr	r0, [sp, #12]
 801078e:	f000 fd5d 	bl	801124c <__mcmp>
 8010792:	2800      	cmp	r0, #0
 8010794:	da5b      	bge.n	801084e <_dtoa_r+0x91e>
 8010796:	2300      	movs	r3, #0
 8010798:	220a      	movs	r2, #10
 801079a:	4648      	mov	r0, r9
 801079c:	9903      	ldr	r1, [sp, #12]
 801079e:	f000 fafb 	bl	8010d98 <__multadd>
 80107a2:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80107a4:	f107 38ff 	add.w	r8, r7, #4294967295
 80107a8:	9003      	str	r0, [sp, #12]
 80107aa:	2b00      	cmp	r3, #0
 80107ac:	f000 8177 	beq.w	8010a9e <_dtoa_r+0xb6e>
 80107b0:	4629      	mov	r1, r5
 80107b2:	2300      	movs	r3, #0
 80107b4:	220a      	movs	r2, #10
 80107b6:	4648      	mov	r0, r9
 80107b8:	f000 faee 	bl	8010d98 <__multadd>
 80107bc:	f1bb 0f00 	cmp.w	fp, #0
 80107c0:	4605      	mov	r5, r0
 80107c2:	dc6f      	bgt.n	80108a4 <_dtoa_r+0x974>
 80107c4:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 80107c6:	2b02      	cmp	r3, #2
 80107c8:	dc49      	bgt.n	801085e <_dtoa_r+0x92e>
 80107ca:	e06b      	b.n	80108a4 <_dtoa_r+0x974>
 80107cc:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 80107ce:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 80107d2:	e73c      	b.n	801064e <_dtoa_r+0x71e>
 80107d4:	3fe00000 	.word	0x3fe00000
 80107d8:	40240000 	.word	0x40240000
 80107dc:	9b08      	ldr	r3, [sp, #32]
 80107de:	1e5c      	subs	r4, r3, #1
 80107e0:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80107e2:	42a3      	cmp	r3, r4
 80107e4:	db09      	blt.n	80107fa <_dtoa_r+0x8ca>
 80107e6:	1b1c      	subs	r4, r3, r4
 80107e8:	9b08      	ldr	r3, [sp, #32]
 80107ea:	2b00      	cmp	r3, #0
 80107ec:	f6bf af30 	bge.w	8010650 <_dtoa_r+0x720>
 80107f0:	9b04      	ldr	r3, [sp, #16]
 80107f2:	9a08      	ldr	r2, [sp, #32]
 80107f4:	1a9e      	subs	r6, r3, r2
 80107f6:	2300      	movs	r3, #0
 80107f8:	e72b      	b.n	8010652 <_dtoa_r+0x722>
 80107fa:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80107fc:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 80107fe:	1ae3      	subs	r3, r4, r3
 8010800:	441a      	add	r2, r3
 8010802:	940a      	str	r4, [sp, #40]	@ 0x28
 8010804:	9e04      	ldr	r6, [sp, #16]
 8010806:	2400      	movs	r4, #0
 8010808:	9b08      	ldr	r3, [sp, #32]
 801080a:	920e      	str	r2, [sp, #56]	@ 0x38
 801080c:	e721      	b.n	8010652 <_dtoa_r+0x722>
 801080e:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 8010810:	9e04      	ldr	r6, [sp, #16]
 8010812:	9d0b      	ldr	r5, [sp, #44]	@ 0x2c
 8010814:	e728      	b.n	8010668 <_dtoa_r+0x738>
 8010816:	f8dd 800c 	ldr.w	r8, [sp, #12]
 801081a:	e751      	b.n	80106c0 <_dtoa_r+0x790>
 801081c:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 801081e:	9903      	ldr	r1, [sp, #12]
 8010820:	e750      	b.n	80106c4 <_dtoa_r+0x794>
 8010822:	f8cd 800c 	str.w	r8, [sp, #12]
 8010826:	e751      	b.n	80106cc <_dtoa_r+0x79c>
 8010828:	2300      	movs	r3, #0
 801082a:	e779      	b.n	8010720 <_dtoa_r+0x7f0>
 801082c:	9b06      	ldr	r3, [sp, #24]
 801082e:	e777      	b.n	8010720 <_dtoa_r+0x7f0>
 8010830:	2300      	movs	r3, #0
 8010832:	930a      	str	r3, [sp, #40]	@ 0x28
 8010834:	e779      	b.n	801072a <_dtoa_r+0x7fa>
 8010836:	d093      	beq.n	8010760 <_dtoa_r+0x830>
 8010838:	9a04      	ldr	r2, [sp, #16]
 801083a:	331c      	adds	r3, #28
 801083c:	441a      	add	r2, r3
 801083e:	9204      	str	r2, [sp, #16]
 8010840:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8010842:	441e      	add	r6, r3
 8010844:	441a      	add	r2, r3
 8010846:	9209      	str	r2, [sp, #36]	@ 0x24
 8010848:	e78a      	b.n	8010760 <_dtoa_r+0x830>
 801084a:	4603      	mov	r3, r0
 801084c:	e7f4      	b.n	8010838 <_dtoa_r+0x908>
 801084e:	9b08      	ldr	r3, [sp, #32]
 8010850:	46b8      	mov	r8, r7
 8010852:	2b00      	cmp	r3, #0
 8010854:	dc20      	bgt.n	8010898 <_dtoa_r+0x968>
 8010856:	469b      	mov	fp, r3
 8010858:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 801085a:	2b02      	cmp	r3, #2
 801085c:	dd1e      	ble.n	801089c <_dtoa_r+0x96c>
 801085e:	f1bb 0f00 	cmp.w	fp, #0
 8010862:	f47f adb1 	bne.w	80103c8 <_dtoa_r+0x498>
 8010866:	4621      	mov	r1, r4
 8010868:	465b      	mov	r3, fp
 801086a:	2205      	movs	r2, #5
 801086c:	4648      	mov	r0, r9
 801086e:	f000 fa93 	bl	8010d98 <__multadd>
 8010872:	4601      	mov	r1, r0
 8010874:	4604      	mov	r4, r0
 8010876:	9803      	ldr	r0, [sp, #12]
 8010878:	f000 fce8 	bl	801124c <__mcmp>
 801087c:	2800      	cmp	r0, #0
 801087e:	f77f ada3 	ble.w	80103c8 <_dtoa_r+0x498>
 8010882:	4656      	mov	r6, sl
 8010884:	2331      	movs	r3, #49	@ 0x31
 8010886:	f108 0801 	add.w	r8, r8, #1
 801088a:	f806 3b01 	strb.w	r3, [r6], #1
 801088e:	e59f      	b.n	80103d0 <_dtoa_r+0x4a0>
 8010890:	46b8      	mov	r8, r7
 8010892:	9c08      	ldr	r4, [sp, #32]
 8010894:	4625      	mov	r5, r4
 8010896:	e7f4      	b.n	8010882 <_dtoa_r+0x952>
 8010898:	f8dd b020 	ldr.w	fp, [sp, #32]
 801089c:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 801089e:	2b00      	cmp	r3, #0
 80108a0:	f000 8101 	beq.w	8010aa6 <_dtoa_r+0xb76>
 80108a4:	2e00      	cmp	r6, #0
 80108a6:	dd05      	ble.n	80108b4 <_dtoa_r+0x984>
 80108a8:	4629      	mov	r1, r5
 80108aa:	4632      	mov	r2, r6
 80108ac:	4648      	mov	r0, r9
 80108ae:	f000 fc61 	bl	8011174 <__lshift>
 80108b2:	4605      	mov	r5, r0
 80108b4:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80108b6:	2b00      	cmp	r3, #0
 80108b8:	d05c      	beq.n	8010974 <_dtoa_r+0xa44>
 80108ba:	4648      	mov	r0, r9
 80108bc:	6869      	ldr	r1, [r5, #4]
 80108be:	f000 fa09 	bl	8010cd4 <_Balloc>
 80108c2:	4606      	mov	r6, r0
 80108c4:	b928      	cbnz	r0, 80108d2 <_dtoa_r+0x9a2>
 80108c6:	4602      	mov	r2, r0
 80108c8:	f240 21ef 	movw	r1, #751	@ 0x2ef
 80108cc:	4b80      	ldr	r3, [pc, #512]	@ (8010ad0 <_dtoa_r+0xba0>)
 80108ce:	f7ff bb43 	b.w	800ff58 <_dtoa_r+0x28>
 80108d2:	692a      	ldr	r2, [r5, #16]
 80108d4:	f105 010c 	add.w	r1, r5, #12
 80108d8:	3202      	adds	r2, #2
 80108da:	0092      	lsls	r2, r2, #2
 80108dc:	300c      	adds	r0, #12
 80108de:	f002 f8a9 	bl	8012a34 <memcpy>
 80108e2:	2201      	movs	r2, #1
 80108e4:	4631      	mov	r1, r6
 80108e6:	4648      	mov	r0, r9
 80108e8:	f000 fc44 	bl	8011174 <__lshift>
 80108ec:	462f      	mov	r7, r5
 80108ee:	4605      	mov	r5, r0
 80108f0:	f10a 0301 	add.w	r3, sl, #1
 80108f4:	9304      	str	r3, [sp, #16]
 80108f6:	eb0a 030b 	add.w	r3, sl, fp
 80108fa:	930a      	str	r3, [sp, #40]	@ 0x28
 80108fc:	9b06      	ldr	r3, [sp, #24]
 80108fe:	f003 0301 	and.w	r3, r3, #1
 8010902:	9309      	str	r3, [sp, #36]	@ 0x24
 8010904:	9b04      	ldr	r3, [sp, #16]
 8010906:	4621      	mov	r1, r4
 8010908:	9803      	ldr	r0, [sp, #12]
 801090a:	f103 3bff 	add.w	fp, r3, #4294967295
 801090e:	f7ff fa87 	bl	800fe20 <quorem>
 8010912:	4603      	mov	r3, r0
 8010914:	4639      	mov	r1, r7
 8010916:	3330      	adds	r3, #48	@ 0x30
 8010918:	9006      	str	r0, [sp, #24]
 801091a:	9803      	ldr	r0, [sp, #12]
 801091c:	930b      	str	r3, [sp, #44]	@ 0x2c
 801091e:	f000 fc95 	bl	801124c <__mcmp>
 8010922:	462a      	mov	r2, r5
 8010924:	9008      	str	r0, [sp, #32]
 8010926:	4621      	mov	r1, r4
 8010928:	4648      	mov	r0, r9
 801092a:	f000 fcab 	bl	8011284 <__mdiff>
 801092e:	68c2      	ldr	r2, [r0, #12]
 8010930:	4606      	mov	r6, r0
 8010932:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8010934:	bb02      	cbnz	r2, 8010978 <_dtoa_r+0xa48>
 8010936:	4601      	mov	r1, r0
 8010938:	9803      	ldr	r0, [sp, #12]
 801093a:	f000 fc87 	bl	801124c <__mcmp>
 801093e:	4602      	mov	r2, r0
 8010940:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8010942:	4631      	mov	r1, r6
 8010944:	4648      	mov	r0, r9
 8010946:	e9cd 320b 	strd	r3, r2, [sp, #44]	@ 0x2c
 801094a:	f000 fa03 	bl	8010d54 <_Bfree>
 801094e:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8010950:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 8010952:	9e04      	ldr	r6, [sp, #16]
 8010954:	ea42 0103 	orr.w	r1, r2, r3
 8010958:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801095a:	4319      	orrs	r1, r3
 801095c:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 801095e:	d10d      	bne.n	801097c <_dtoa_r+0xa4c>
 8010960:	2b39      	cmp	r3, #57	@ 0x39
 8010962:	d027      	beq.n	80109b4 <_dtoa_r+0xa84>
 8010964:	9a08      	ldr	r2, [sp, #32]
 8010966:	2a00      	cmp	r2, #0
 8010968:	dd01      	ble.n	801096e <_dtoa_r+0xa3e>
 801096a:	9b06      	ldr	r3, [sp, #24]
 801096c:	3331      	adds	r3, #49	@ 0x31
 801096e:	f88b 3000 	strb.w	r3, [fp]
 8010972:	e52e      	b.n	80103d2 <_dtoa_r+0x4a2>
 8010974:	4628      	mov	r0, r5
 8010976:	e7b9      	b.n	80108ec <_dtoa_r+0x9bc>
 8010978:	2201      	movs	r2, #1
 801097a:	e7e2      	b.n	8010942 <_dtoa_r+0xa12>
 801097c:	9908      	ldr	r1, [sp, #32]
 801097e:	2900      	cmp	r1, #0
 8010980:	db04      	blt.n	801098c <_dtoa_r+0xa5c>
 8010982:	9820      	ldr	r0, [sp, #128]	@ 0x80
 8010984:	4301      	orrs	r1, r0
 8010986:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8010988:	4301      	orrs	r1, r0
 801098a:	d120      	bne.n	80109ce <_dtoa_r+0xa9e>
 801098c:	2a00      	cmp	r2, #0
 801098e:	ddee      	ble.n	801096e <_dtoa_r+0xa3e>
 8010990:	2201      	movs	r2, #1
 8010992:	9903      	ldr	r1, [sp, #12]
 8010994:	4648      	mov	r0, r9
 8010996:	9304      	str	r3, [sp, #16]
 8010998:	f000 fbec 	bl	8011174 <__lshift>
 801099c:	4621      	mov	r1, r4
 801099e:	9003      	str	r0, [sp, #12]
 80109a0:	f000 fc54 	bl	801124c <__mcmp>
 80109a4:	2800      	cmp	r0, #0
 80109a6:	9b04      	ldr	r3, [sp, #16]
 80109a8:	dc02      	bgt.n	80109b0 <_dtoa_r+0xa80>
 80109aa:	d1e0      	bne.n	801096e <_dtoa_r+0xa3e>
 80109ac:	07da      	lsls	r2, r3, #31
 80109ae:	d5de      	bpl.n	801096e <_dtoa_r+0xa3e>
 80109b0:	2b39      	cmp	r3, #57	@ 0x39
 80109b2:	d1da      	bne.n	801096a <_dtoa_r+0xa3a>
 80109b4:	2339      	movs	r3, #57	@ 0x39
 80109b6:	f88b 3000 	strb.w	r3, [fp]
 80109ba:	4633      	mov	r3, r6
 80109bc:	461e      	mov	r6, r3
 80109be:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 80109c2:	3b01      	subs	r3, #1
 80109c4:	2a39      	cmp	r2, #57	@ 0x39
 80109c6:	d04e      	beq.n	8010a66 <_dtoa_r+0xb36>
 80109c8:	3201      	adds	r2, #1
 80109ca:	701a      	strb	r2, [r3, #0]
 80109cc:	e501      	b.n	80103d2 <_dtoa_r+0x4a2>
 80109ce:	2a00      	cmp	r2, #0
 80109d0:	dd03      	ble.n	80109da <_dtoa_r+0xaaa>
 80109d2:	2b39      	cmp	r3, #57	@ 0x39
 80109d4:	d0ee      	beq.n	80109b4 <_dtoa_r+0xa84>
 80109d6:	3301      	adds	r3, #1
 80109d8:	e7c9      	b.n	801096e <_dtoa_r+0xa3e>
 80109da:	9a04      	ldr	r2, [sp, #16]
 80109dc:	990a      	ldr	r1, [sp, #40]	@ 0x28
 80109de:	f802 3c01 	strb.w	r3, [r2, #-1]
 80109e2:	428a      	cmp	r2, r1
 80109e4:	d028      	beq.n	8010a38 <_dtoa_r+0xb08>
 80109e6:	2300      	movs	r3, #0
 80109e8:	220a      	movs	r2, #10
 80109ea:	9903      	ldr	r1, [sp, #12]
 80109ec:	4648      	mov	r0, r9
 80109ee:	f000 f9d3 	bl	8010d98 <__multadd>
 80109f2:	42af      	cmp	r7, r5
 80109f4:	9003      	str	r0, [sp, #12]
 80109f6:	f04f 0300 	mov.w	r3, #0
 80109fa:	f04f 020a 	mov.w	r2, #10
 80109fe:	4639      	mov	r1, r7
 8010a00:	4648      	mov	r0, r9
 8010a02:	d107      	bne.n	8010a14 <_dtoa_r+0xae4>
 8010a04:	f000 f9c8 	bl	8010d98 <__multadd>
 8010a08:	4607      	mov	r7, r0
 8010a0a:	4605      	mov	r5, r0
 8010a0c:	9b04      	ldr	r3, [sp, #16]
 8010a0e:	3301      	adds	r3, #1
 8010a10:	9304      	str	r3, [sp, #16]
 8010a12:	e777      	b.n	8010904 <_dtoa_r+0x9d4>
 8010a14:	f000 f9c0 	bl	8010d98 <__multadd>
 8010a18:	4629      	mov	r1, r5
 8010a1a:	4607      	mov	r7, r0
 8010a1c:	2300      	movs	r3, #0
 8010a1e:	220a      	movs	r2, #10
 8010a20:	4648      	mov	r0, r9
 8010a22:	f000 f9b9 	bl	8010d98 <__multadd>
 8010a26:	4605      	mov	r5, r0
 8010a28:	e7f0      	b.n	8010a0c <_dtoa_r+0xadc>
 8010a2a:	f1bb 0f00 	cmp.w	fp, #0
 8010a2e:	bfcc      	ite	gt
 8010a30:	465e      	movgt	r6, fp
 8010a32:	2601      	movle	r6, #1
 8010a34:	2700      	movs	r7, #0
 8010a36:	4456      	add	r6, sl
 8010a38:	2201      	movs	r2, #1
 8010a3a:	9903      	ldr	r1, [sp, #12]
 8010a3c:	4648      	mov	r0, r9
 8010a3e:	9304      	str	r3, [sp, #16]
 8010a40:	f000 fb98 	bl	8011174 <__lshift>
 8010a44:	4621      	mov	r1, r4
 8010a46:	9003      	str	r0, [sp, #12]
 8010a48:	f000 fc00 	bl	801124c <__mcmp>
 8010a4c:	2800      	cmp	r0, #0
 8010a4e:	dcb4      	bgt.n	80109ba <_dtoa_r+0xa8a>
 8010a50:	d102      	bne.n	8010a58 <_dtoa_r+0xb28>
 8010a52:	9b04      	ldr	r3, [sp, #16]
 8010a54:	07db      	lsls	r3, r3, #31
 8010a56:	d4b0      	bmi.n	80109ba <_dtoa_r+0xa8a>
 8010a58:	4633      	mov	r3, r6
 8010a5a:	461e      	mov	r6, r3
 8010a5c:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8010a60:	2a30      	cmp	r2, #48	@ 0x30
 8010a62:	d0fa      	beq.n	8010a5a <_dtoa_r+0xb2a>
 8010a64:	e4b5      	b.n	80103d2 <_dtoa_r+0x4a2>
 8010a66:	459a      	cmp	sl, r3
 8010a68:	d1a8      	bne.n	80109bc <_dtoa_r+0xa8c>
 8010a6a:	2331      	movs	r3, #49	@ 0x31
 8010a6c:	f108 0801 	add.w	r8, r8, #1
 8010a70:	f88a 3000 	strb.w	r3, [sl]
 8010a74:	e4ad      	b.n	80103d2 <_dtoa_r+0x4a2>
 8010a76:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 8010a78:	f8df a058 	ldr.w	sl, [pc, #88]	@ 8010ad4 <_dtoa_r+0xba4>
 8010a7c:	b11b      	cbz	r3, 8010a86 <_dtoa_r+0xb56>
 8010a7e:	f10a 0308 	add.w	r3, sl, #8
 8010a82:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 8010a84:	6013      	str	r3, [r2, #0]
 8010a86:	4650      	mov	r0, sl
 8010a88:	b017      	add	sp, #92	@ 0x5c
 8010a8a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8010a8e:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8010a90:	2b01      	cmp	r3, #1
 8010a92:	f77f ae2e 	ble.w	80106f2 <_dtoa_r+0x7c2>
 8010a96:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8010a98:	930a      	str	r3, [sp, #40]	@ 0x28
 8010a9a:	2001      	movs	r0, #1
 8010a9c:	e64d      	b.n	801073a <_dtoa_r+0x80a>
 8010a9e:	f1bb 0f00 	cmp.w	fp, #0
 8010aa2:	f77f aed9 	ble.w	8010858 <_dtoa_r+0x928>
 8010aa6:	4656      	mov	r6, sl
 8010aa8:	4621      	mov	r1, r4
 8010aaa:	9803      	ldr	r0, [sp, #12]
 8010aac:	f7ff f9b8 	bl	800fe20 <quorem>
 8010ab0:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 8010ab4:	f806 3b01 	strb.w	r3, [r6], #1
 8010ab8:	eba6 020a 	sub.w	r2, r6, sl
 8010abc:	4593      	cmp	fp, r2
 8010abe:	ddb4      	ble.n	8010a2a <_dtoa_r+0xafa>
 8010ac0:	2300      	movs	r3, #0
 8010ac2:	220a      	movs	r2, #10
 8010ac4:	4648      	mov	r0, r9
 8010ac6:	9903      	ldr	r1, [sp, #12]
 8010ac8:	f000 f966 	bl	8010d98 <__multadd>
 8010acc:	9003      	str	r0, [sp, #12]
 8010ace:	e7eb      	b.n	8010aa8 <_dtoa_r+0xb78>
 8010ad0:	08016854 	.word	0x08016854
 8010ad4:	080167d8 	.word	0x080167d8

08010ad8 <_free_r>:
 8010ad8:	b538      	push	{r3, r4, r5, lr}
 8010ada:	4605      	mov	r5, r0
 8010adc:	2900      	cmp	r1, #0
 8010ade:	d040      	beq.n	8010b62 <_free_r+0x8a>
 8010ae0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8010ae4:	1f0c      	subs	r4, r1, #4
 8010ae6:	2b00      	cmp	r3, #0
 8010ae8:	bfb8      	it	lt
 8010aea:	18e4      	addlt	r4, r4, r3
 8010aec:	f000 f8e6 	bl	8010cbc <__malloc_lock>
 8010af0:	4a1c      	ldr	r2, [pc, #112]	@ (8010b64 <_free_r+0x8c>)
 8010af2:	6813      	ldr	r3, [r2, #0]
 8010af4:	b933      	cbnz	r3, 8010b04 <_free_r+0x2c>
 8010af6:	6063      	str	r3, [r4, #4]
 8010af8:	6014      	str	r4, [r2, #0]
 8010afa:	4628      	mov	r0, r5
 8010afc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8010b00:	f000 b8e2 	b.w	8010cc8 <__malloc_unlock>
 8010b04:	42a3      	cmp	r3, r4
 8010b06:	d908      	bls.n	8010b1a <_free_r+0x42>
 8010b08:	6820      	ldr	r0, [r4, #0]
 8010b0a:	1821      	adds	r1, r4, r0
 8010b0c:	428b      	cmp	r3, r1
 8010b0e:	bf01      	itttt	eq
 8010b10:	6819      	ldreq	r1, [r3, #0]
 8010b12:	685b      	ldreq	r3, [r3, #4]
 8010b14:	1809      	addeq	r1, r1, r0
 8010b16:	6021      	streq	r1, [r4, #0]
 8010b18:	e7ed      	b.n	8010af6 <_free_r+0x1e>
 8010b1a:	461a      	mov	r2, r3
 8010b1c:	685b      	ldr	r3, [r3, #4]
 8010b1e:	b10b      	cbz	r3, 8010b24 <_free_r+0x4c>
 8010b20:	42a3      	cmp	r3, r4
 8010b22:	d9fa      	bls.n	8010b1a <_free_r+0x42>
 8010b24:	6811      	ldr	r1, [r2, #0]
 8010b26:	1850      	adds	r0, r2, r1
 8010b28:	42a0      	cmp	r0, r4
 8010b2a:	d10b      	bne.n	8010b44 <_free_r+0x6c>
 8010b2c:	6820      	ldr	r0, [r4, #0]
 8010b2e:	4401      	add	r1, r0
 8010b30:	1850      	adds	r0, r2, r1
 8010b32:	4283      	cmp	r3, r0
 8010b34:	6011      	str	r1, [r2, #0]
 8010b36:	d1e0      	bne.n	8010afa <_free_r+0x22>
 8010b38:	6818      	ldr	r0, [r3, #0]
 8010b3a:	685b      	ldr	r3, [r3, #4]
 8010b3c:	4408      	add	r0, r1
 8010b3e:	6010      	str	r0, [r2, #0]
 8010b40:	6053      	str	r3, [r2, #4]
 8010b42:	e7da      	b.n	8010afa <_free_r+0x22>
 8010b44:	d902      	bls.n	8010b4c <_free_r+0x74>
 8010b46:	230c      	movs	r3, #12
 8010b48:	602b      	str	r3, [r5, #0]
 8010b4a:	e7d6      	b.n	8010afa <_free_r+0x22>
 8010b4c:	6820      	ldr	r0, [r4, #0]
 8010b4e:	1821      	adds	r1, r4, r0
 8010b50:	428b      	cmp	r3, r1
 8010b52:	bf01      	itttt	eq
 8010b54:	6819      	ldreq	r1, [r3, #0]
 8010b56:	685b      	ldreq	r3, [r3, #4]
 8010b58:	1809      	addeq	r1, r1, r0
 8010b5a:	6021      	streq	r1, [r4, #0]
 8010b5c:	6063      	str	r3, [r4, #4]
 8010b5e:	6054      	str	r4, [r2, #4]
 8010b60:	e7cb      	b.n	8010afa <_free_r+0x22>
 8010b62:	bd38      	pop	{r3, r4, r5, pc}
 8010b64:	20000bc0 	.word	0x20000bc0

08010b68 <malloc>:
 8010b68:	4b02      	ldr	r3, [pc, #8]	@ (8010b74 <malloc+0xc>)
 8010b6a:	4601      	mov	r1, r0
 8010b6c:	6818      	ldr	r0, [r3, #0]
 8010b6e:	f000 b825 	b.w	8010bbc <_malloc_r>
 8010b72:	bf00      	nop
 8010b74:	20000080 	.word	0x20000080

08010b78 <sbrk_aligned>:
 8010b78:	b570      	push	{r4, r5, r6, lr}
 8010b7a:	4e0f      	ldr	r6, [pc, #60]	@ (8010bb8 <sbrk_aligned+0x40>)
 8010b7c:	460c      	mov	r4, r1
 8010b7e:	6831      	ldr	r1, [r6, #0]
 8010b80:	4605      	mov	r5, r0
 8010b82:	b911      	cbnz	r1, 8010b8a <sbrk_aligned+0x12>
 8010b84:	f001 ff46 	bl	8012a14 <_sbrk_r>
 8010b88:	6030      	str	r0, [r6, #0]
 8010b8a:	4621      	mov	r1, r4
 8010b8c:	4628      	mov	r0, r5
 8010b8e:	f001 ff41 	bl	8012a14 <_sbrk_r>
 8010b92:	1c43      	adds	r3, r0, #1
 8010b94:	d103      	bne.n	8010b9e <sbrk_aligned+0x26>
 8010b96:	f04f 34ff 	mov.w	r4, #4294967295
 8010b9a:	4620      	mov	r0, r4
 8010b9c:	bd70      	pop	{r4, r5, r6, pc}
 8010b9e:	1cc4      	adds	r4, r0, #3
 8010ba0:	f024 0403 	bic.w	r4, r4, #3
 8010ba4:	42a0      	cmp	r0, r4
 8010ba6:	d0f8      	beq.n	8010b9a <sbrk_aligned+0x22>
 8010ba8:	1a21      	subs	r1, r4, r0
 8010baa:	4628      	mov	r0, r5
 8010bac:	f001 ff32 	bl	8012a14 <_sbrk_r>
 8010bb0:	3001      	adds	r0, #1
 8010bb2:	d1f2      	bne.n	8010b9a <sbrk_aligned+0x22>
 8010bb4:	e7ef      	b.n	8010b96 <sbrk_aligned+0x1e>
 8010bb6:	bf00      	nop
 8010bb8:	20000bbc 	.word	0x20000bbc

08010bbc <_malloc_r>:
 8010bbc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8010bc0:	1ccd      	adds	r5, r1, #3
 8010bc2:	f025 0503 	bic.w	r5, r5, #3
 8010bc6:	3508      	adds	r5, #8
 8010bc8:	2d0c      	cmp	r5, #12
 8010bca:	bf38      	it	cc
 8010bcc:	250c      	movcc	r5, #12
 8010bce:	2d00      	cmp	r5, #0
 8010bd0:	4606      	mov	r6, r0
 8010bd2:	db01      	blt.n	8010bd8 <_malloc_r+0x1c>
 8010bd4:	42a9      	cmp	r1, r5
 8010bd6:	d904      	bls.n	8010be2 <_malloc_r+0x26>
 8010bd8:	230c      	movs	r3, #12
 8010bda:	6033      	str	r3, [r6, #0]
 8010bdc:	2000      	movs	r0, #0
 8010bde:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8010be2:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8010cb8 <_malloc_r+0xfc>
 8010be6:	f000 f869 	bl	8010cbc <__malloc_lock>
 8010bea:	f8d8 3000 	ldr.w	r3, [r8]
 8010bee:	461c      	mov	r4, r3
 8010bf0:	bb44      	cbnz	r4, 8010c44 <_malloc_r+0x88>
 8010bf2:	4629      	mov	r1, r5
 8010bf4:	4630      	mov	r0, r6
 8010bf6:	f7ff ffbf 	bl	8010b78 <sbrk_aligned>
 8010bfa:	1c43      	adds	r3, r0, #1
 8010bfc:	4604      	mov	r4, r0
 8010bfe:	d158      	bne.n	8010cb2 <_malloc_r+0xf6>
 8010c00:	f8d8 4000 	ldr.w	r4, [r8]
 8010c04:	4627      	mov	r7, r4
 8010c06:	2f00      	cmp	r7, #0
 8010c08:	d143      	bne.n	8010c92 <_malloc_r+0xd6>
 8010c0a:	2c00      	cmp	r4, #0
 8010c0c:	d04b      	beq.n	8010ca6 <_malloc_r+0xea>
 8010c0e:	6823      	ldr	r3, [r4, #0]
 8010c10:	4639      	mov	r1, r7
 8010c12:	4630      	mov	r0, r6
 8010c14:	eb04 0903 	add.w	r9, r4, r3
 8010c18:	f001 fefc 	bl	8012a14 <_sbrk_r>
 8010c1c:	4581      	cmp	r9, r0
 8010c1e:	d142      	bne.n	8010ca6 <_malloc_r+0xea>
 8010c20:	6821      	ldr	r1, [r4, #0]
 8010c22:	4630      	mov	r0, r6
 8010c24:	1a6d      	subs	r5, r5, r1
 8010c26:	4629      	mov	r1, r5
 8010c28:	f7ff ffa6 	bl	8010b78 <sbrk_aligned>
 8010c2c:	3001      	adds	r0, #1
 8010c2e:	d03a      	beq.n	8010ca6 <_malloc_r+0xea>
 8010c30:	6823      	ldr	r3, [r4, #0]
 8010c32:	442b      	add	r3, r5
 8010c34:	6023      	str	r3, [r4, #0]
 8010c36:	f8d8 3000 	ldr.w	r3, [r8]
 8010c3a:	685a      	ldr	r2, [r3, #4]
 8010c3c:	bb62      	cbnz	r2, 8010c98 <_malloc_r+0xdc>
 8010c3e:	f8c8 7000 	str.w	r7, [r8]
 8010c42:	e00f      	b.n	8010c64 <_malloc_r+0xa8>
 8010c44:	6822      	ldr	r2, [r4, #0]
 8010c46:	1b52      	subs	r2, r2, r5
 8010c48:	d420      	bmi.n	8010c8c <_malloc_r+0xd0>
 8010c4a:	2a0b      	cmp	r2, #11
 8010c4c:	d917      	bls.n	8010c7e <_malloc_r+0xc2>
 8010c4e:	1961      	adds	r1, r4, r5
 8010c50:	42a3      	cmp	r3, r4
 8010c52:	6025      	str	r5, [r4, #0]
 8010c54:	bf18      	it	ne
 8010c56:	6059      	strne	r1, [r3, #4]
 8010c58:	6863      	ldr	r3, [r4, #4]
 8010c5a:	bf08      	it	eq
 8010c5c:	f8c8 1000 	streq.w	r1, [r8]
 8010c60:	5162      	str	r2, [r4, r5]
 8010c62:	604b      	str	r3, [r1, #4]
 8010c64:	4630      	mov	r0, r6
 8010c66:	f000 f82f 	bl	8010cc8 <__malloc_unlock>
 8010c6a:	f104 000b 	add.w	r0, r4, #11
 8010c6e:	1d23      	adds	r3, r4, #4
 8010c70:	f020 0007 	bic.w	r0, r0, #7
 8010c74:	1ac2      	subs	r2, r0, r3
 8010c76:	bf1c      	itt	ne
 8010c78:	1a1b      	subne	r3, r3, r0
 8010c7a:	50a3      	strne	r3, [r4, r2]
 8010c7c:	e7af      	b.n	8010bde <_malloc_r+0x22>
 8010c7e:	6862      	ldr	r2, [r4, #4]
 8010c80:	42a3      	cmp	r3, r4
 8010c82:	bf0c      	ite	eq
 8010c84:	f8c8 2000 	streq.w	r2, [r8]
 8010c88:	605a      	strne	r2, [r3, #4]
 8010c8a:	e7eb      	b.n	8010c64 <_malloc_r+0xa8>
 8010c8c:	4623      	mov	r3, r4
 8010c8e:	6864      	ldr	r4, [r4, #4]
 8010c90:	e7ae      	b.n	8010bf0 <_malloc_r+0x34>
 8010c92:	463c      	mov	r4, r7
 8010c94:	687f      	ldr	r7, [r7, #4]
 8010c96:	e7b6      	b.n	8010c06 <_malloc_r+0x4a>
 8010c98:	461a      	mov	r2, r3
 8010c9a:	685b      	ldr	r3, [r3, #4]
 8010c9c:	42a3      	cmp	r3, r4
 8010c9e:	d1fb      	bne.n	8010c98 <_malloc_r+0xdc>
 8010ca0:	2300      	movs	r3, #0
 8010ca2:	6053      	str	r3, [r2, #4]
 8010ca4:	e7de      	b.n	8010c64 <_malloc_r+0xa8>
 8010ca6:	230c      	movs	r3, #12
 8010ca8:	4630      	mov	r0, r6
 8010caa:	6033      	str	r3, [r6, #0]
 8010cac:	f000 f80c 	bl	8010cc8 <__malloc_unlock>
 8010cb0:	e794      	b.n	8010bdc <_malloc_r+0x20>
 8010cb2:	6005      	str	r5, [r0, #0]
 8010cb4:	e7d6      	b.n	8010c64 <_malloc_r+0xa8>
 8010cb6:	bf00      	nop
 8010cb8:	20000bc0 	.word	0x20000bc0

08010cbc <__malloc_lock>:
 8010cbc:	4801      	ldr	r0, [pc, #4]	@ (8010cc4 <__malloc_lock+0x8>)
 8010cbe:	f7ff b89a 	b.w	800fdf6 <__retarget_lock_acquire_recursive>
 8010cc2:	bf00      	nop
 8010cc4:	20000bb8 	.word	0x20000bb8

08010cc8 <__malloc_unlock>:
 8010cc8:	4801      	ldr	r0, [pc, #4]	@ (8010cd0 <__malloc_unlock+0x8>)
 8010cca:	f7ff b895 	b.w	800fdf8 <__retarget_lock_release_recursive>
 8010cce:	bf00      	nop
 8010cd0:	20000bb8 	.word	0x20000bb8

08010cd4 <_Balloc>:
 8010cd4:	b570      	push	{r4, r5, r6, lr}
 8010cd6:	69c6      	ldr	r6, [r0, #28]
 8010cd8:	4604      	mov	r4, r0
 8010cda:	460d      	mov	r5, r1
 8010cdc:	b976      	cbnz	r6, 8010cfc <_Balloc+0x28>
 8010cde:	2010      	movs	r0, #16
 8010ce0:	f7ff ff42 	bl	8010b68 <malloc>
 8010ce4:	4602      	mov	r2, r0
 8010ce6:	61e0      	str	r0, [r4, #28]
 8010ce8:	b920      	cbnz	r0, 8010cf4 <_Balloc+0x20>
 8010cea:	216b      	movs	r1, #107	@ 0x6b
 8010cec:	4b17      	ldr	r3, [pc, #92]	@ (8010d4c <_Balloc+0x78>)
 8010cee:	4818      	ldr	r0, [pc, #96]	@ (8010d50 <_Balloc+0x7c>)
 8010cf0:	f001 feb4 	bl	8012a5c <__assert_func>
 8010cf4:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8010cf8:	6006      	str	r6, [r0, #0]
 8010cfa:	60c6      	str	r6, [r0, #12]
 8010cfc:	69e6      	ldr	r6, [r4, #28]
 8010cfe:	68f3      	ldr	r3, [r6, #12]
 8010d00:	b183      	cbz	r3, 8010d24 <_Balloc+0x50>
 8010d02:	69e3      	ldr	r3, [r4, #28]
 8010d04:	68db      	ldr	r3, [r3, #12]
 8010d06:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8010d0a:	b9b8      	cbnz	r0, 8010d3c <_Balloc+0x68>
 8010d0c:	2101      	movs	r1, #1
 8010d0e:	fa01 f605 	lsl.w	r6, r1, r5
 8010d12:	1d72      	adds	r2, r6, #5
 8010d14:	4620      	mov	r0, r4
 8010d16:	0092      	lsls	r2, r2, #2
 8010d18:	f001 febe 	bl	8012a98 <_calloc_r>
 8010d1c:	b160      	cbz	r0, 8010d38 <_Balloc+0x64>
 8010d1e:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8010d22:	e00e      	b.n	8010d42 <_Balloc+0x6e>
 8010d24:	2221      	movs	r2, #33	@ 0x21
 8010d26:	2104      	movs	r1, #4
 8010d28:	4620      	mov	r0, r4
 8010d2a:	f001 feb5 	bl	8012a98 <_calloc_r>
 8010d2e:	69e3      	ldr	r3, [r4, #28]
 8010d30:	60f0      	str	r0, [r6, #12]
 8010d32:	68db      	ldr	r3, [r3, #12]
 8010d34:	2b00      	cmp	r3, #0
 8010d36:	d1e4      	bne.n	8010d02 <_Balloc+0x2e>
 8010d38:	2000      	movs	r0, #0
 8010d3a:	bd70      	pop	{r4, r5, r6, pc}
 8010d3c:	6802      	ldr	r2, [r0, #0]
 8010d3e:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8010d42:	2300      	movs	r3, #0
 8010d44:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8010d48:	e7f7      	b.n	8010d3a <_Balloc+0x66>
 8010d4a:	bf00      	nop
 8010d4c:	080167e5 	.word	0x080167e5
 8010d50:	08016865 	.word	0x08016865

08010d54 <_Bfree>:
 8010d54:	b570      	push	{r4, r5, r6, lr}
 8010d56:	69c6      	ldr	r6, [r0, #28]
 8010d58:	4605      	mov	r5, r0
 8010d5a:	460c      	mov	r4, r1
 8010d5c:	b976      	cbnz	r6, 8010d7c <_Bfree+0x28>
 8010d5e:	2010      	movs	r0, #16
 8010d60:	f7ff ff02 	bl	8010b68 <malloc>
 8010d64:	4602      	mov	r2, r0
 8010d66:	61e8      	str	r0, [r5, #28]
 8010d68:	b920      	cbnz	r0, 8010d74 <_Bfree+0x20>
 8010d6a:	218f      	movs	r1, #143	@ 0x8f
 8010d6c:	4b08      	ldr	r3, [pc, #32]	@ (8010d90 <_Bfree+0x3c>)
 8010d6e:	4809      	ldr	r0, [pc, #36]	@ (8010d94 <_Bfree+0x40>)
 8010d70:	f001 fe74 	bl	8012a5c <__assert_func>
 8010d74:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8010d78:	6006      	str	r6, [r0, #0]
 8010d7a:	60c6      	str	r6, [r0, #12]
 8010d7c:	b13c      	cbz	r4, 8010d8e <_Bfree+0x3a>
 8010d7e:	69eb      	ldr	r3, [r5, #28]
 8010d80:	6862      	ldr	r2, [r4, #4]
 8010d82:	68db      	ldr	r3, [r3, #12]
 8010d84:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8010d88:	6021      	str	r1, [r4, #0]
 8010d8a:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8010d8e:	bd70      	pop	{r4, r5, r6, pc}
 8010d90:	080167e5 	.word	0x080167e5
 8010d94:	08016865 	.word	0x08016865

08010d98 <__multadd>:
 8010d98:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8010d9c:	4607      	mov	r7, r0
 8010d9e:	460c      	mov	r4, r1
 8010da0:	461e      	mov	r6, r3
 8010da2:	2000      	movs	r0, #0
 8010da4:	690d      	ldr	r5, [r1, #16]
 8010da6:	f101 0c14 	add.w	ip, r1, #20
 8010daa:	f8dc 3000 	ldr.w	r3, [ip]
 8010dae:	3001      	adds	r0, #1
 8010db0:	b299      	uxth	r1, r3
 8010db2:	fb02 6101 	mla	r1, r2, r1, r6
 8010db6:	0c1e      	lsrs	r6, r3, #16
 8010db8:	0c0b      	lsrs	r3, r1, #16
 8010dba:	fb02 3306 	mla	r3, r2, r6, r3
 8010dbe:	b289      	uxth	r1, r1
 8010dc0:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8010dc4:	4285      	cmp	r5, r0
 8010dc6:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8010dca:	f84c 1b04 	str.w	r1, [ip], #4
 8010dce:	dcec      	bgt.n	8010daa <__multadd+0x12>
 8010dd0:	b30e      	cbz	r6, 8010e16 <__multadd+0x7e>
 8010dd2:	68a3      	ldr	r3, [r4, #8]
 8010dd4:	42ab      	cmp	r3, r5
 8010dd6:	dc19      	bgt.n	8010e0c <__multadd+0x74>
 8010dd8:	6861      	ldr	r1, [r4, #4]
 8010dda:	4638      	mov	r0, r7
 8010ddc:	3101      	adds	r1, #1
 8010dde:	f7ff ff79 	bl	8010cd4 <_Balloc>
 8010de2:	4680      	mov	r8, r0
 8010de4:	b928      	cbnz	r0, 8010df2 <__multadd+0x5a>
 8010de6:	4602      	mov	r2, r0
 8010de8:	21ba      	movs	r1, #186	@ 0xba
 8010dea:	4b0c      	ldr	r3, [pc, #48]	@ (8010e1c <__multadd+0x84>)
 8010dec:	480c      	ldr	r0, [pc, #48]	@ (8010e20 <__multadd+0x88>)
 8010dee:	f001 fe35 	bl	8012a5c <__assert_func>
 8010df2:	6922      	ldr	r2, [r4, #16]
 8010df4:	f104 010c 	add.w	r1, r4, #12
 8010df8:	3202      	adds	r2, #2
 8010dfa:	0092      	lsls	r2, r2, #2
 8010dfc:	300c      	adds	r0, #12
 8010dfe:	f001 fe19 	bl	8012a34 <memcpy>
 8010e02:	4621      	mov	r1, r4
 8010e04:	4638      	mov	r0, r7
 8010e06:	f7ff ffa5 	bl	8010d54 <_Bfree>
 8010e0a:	4644      	mov	r4, r8
 8010e0c:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8010e10:	3501      	adds	r5, #1
 8010e12:	615e      	str	r6, [r3, #20]
 8010e14:	6125      	str	r5, [r4, #16]
 8010e16:	4620      	mov	r0, r4
 8010e18:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8010e1c:	08016854 	.word	0x08016854
 8010e20:	08016865 	.word	0x08016865

08010e24 <__s2b>:
 8010e24:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8010e28:	4615      	mov	r5, r2
 8010e2a:	2209      	movs	r2, #9
 8010e2c:	461f      	mov	r7, r3
 8010e2e:	3308      	adds	r3, #8
 8010e30:	460c      	mov	r4, r1
 8010e32:	fb93 f3f2 	sdiv	r3, r3, r2
 8010e36:	4606      	mov	r6, r0
 8010e38:	2201      	movs	r2, #1
 8010e3a:	2100      	movs	r1, #0
 8010e3c:	429a      	cmp	r2, r3
 8010e3e:	db09      	blt.n	8010e54 <__s2b+0x30>
 8010e40:	4630      	mov	r0, r6
 8010e42:	f7ff ff47 	bl	8010cd4 <_Balloc>
 8010e46:	b940      	cbnz	r0, 8010e5a <__s2b+0x36>
 8010e48:	4602      	mov	r2, r0
 8010e4a:	21d3      	movs	r1, #211	@ 0xd3
 8010e4c:	4b18      	ldr	r3, [pc, #96]	@ (8010eb0 <__s2b+0x8c>)
 8010e4e:	4819      	ldr	r0, [pc, #100]	@ (8010eb4 <__s2b+0x90>)
 8010e50:	f001 fe04 	bl	8012a5c <__assert_func>
 8010e54:	0052      	lsls	r2, r2, #1
 8010e56:	3101      	adds	r1, #1
 8010e58:	e7f0      	b.n	8010e3c <__s2b+0x18>
 8010e5a:	9b08      	ldr	r3, [sp, #32]
 8010e5c:	2d09      	cmp	r5, #9
 8010e5e:	6143      	str	r3, [r0, #20]
 8010e60:	f04f 0301 	mov.w	r3, #1
 8010e64:	6103      	str	r3, [r0, #16]
 8010e66:	dd16      	ble.n	8010e96 <__s2b+0x72>
 8010e68:	f104 0909 	add.w	r9, r4, #9
 8010e6c:	46c8      	mov	r8, r9
 8010e6e:	442c      	add	r4, r5
 8010e70:	f818 3b01 	ldrb.w	r3, [r8], #1
 8010e74:	4601      	mov	r1, r0
 8010e76:	220a      	movs	r2, #10
 8010e78:	4630      	mov	r0, r6
 8010e7a:	3b30      	subs	r3, #48	@ 0x30
 8010e7c:	f7ff ff8c 	bl	8010d98 <__multadd>
 8010e80:	45a0      	cmp	r8, r4
 8010e82:	d1f5      	bne.n	8010e70 <__s2b+0x4c>
 8010e84:	f1a5 0408 	sub.w	r4, r5, #8
 8010e88:	444c      	add	r4, r9
 8010e8a:	1b2d      	subs	r5, r5, r4
 8010e8c:	1963      	adds	r3, r4, r5
 8010e8e:	42bb      	cmp	r3, r7
 8010e90:	db04      	blt.n	8010e9c <__s2b+0x78>
 8010e92:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8010e96:	2509      	movs	r5, #9
 8010e98:	340a      	adds	r4, #10
 8010e9a:	e7f6      	b.n	8010e8a <__s2b+0x66>
 8010e9c:	f814 3b01 	ldrb.w	r3, [r4], #1
 8010ea0:	4601      	mov	r1, r0
 8010ea2:	220a      	movs	r2, #10
 8010ea4:	4630      	mov	r0, r6
 8010ea6:	3b30      	subs	r3, #48	@ 0x30
 8010ea8:	f7ff ff76 	bl	8010d98 <__multadd>
 8010eac:	e7ee      	b.n	8010e8c <__s2b+0x68>
 8010eae:	bf00      	nop
 8010eb0:	08016854 	.word	0x08016854
 8010eb4:	08016865 	.word	0x08016865

08010eb8 <__hi0bits>:
 8010eb8:	4603      	mov	r3, r0
 8010eba:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 8010ebe:	bf3a      	itte	cc
 8010ec0:	0403      	lslcc	r3, r0, #16
 8010ec2:	2010      	movcc	r0, #16
 8010ec4:	2000      	movcs	r0, #0
 8010ec6:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8010eca:	bf3c      	itt	cc
 8010ecc:	021b      	lslcc	r3, r3, #8
 8010ece:	3008      	addcc	r0, #8
 8010ed0:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8010ed4:	bf3c      	itt	cc
 8010ed6:	011b      	lslcc	r3, r3, #4
 8010ed8:	3004      	addcc	r0, #4
 8010eda:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8010ede:	bf3c      	itt	cc
 8010ee0:	009b      	lslcc	r3, r3, #2
 8010ee2:	3002      	addcc	r0, #2
 8010ee4:	2b00      	cmp	r3, #0
 8010ee6:	db05      	blt.n	8010ef4 <__hi0bits+0x3c>
 8010ee8:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 8010eec:	f100 0001 	add.w	r0, r0, #1
 8010ef0:	bf08      	it	eq
 8010ef2:	2020      	moveq	r0, #32
 8010ef4:	4770      	bx	lr

08010ef6 <__lo0bits>:
 8010ef6:	6803      	ldr	r3, [r0, #0]
 8010ef8:	4602      	mov	r2, r0
 8010efa:	f013 0007 	ands.w	r0, r3, #7
 8010efe:	d00b      	beq.n	8010f18 <__lo0bits+0x22>
 8010f00:	07d9      	lsls	r1, r3, #31
 8010f02:	d421      	bmi.n	8010f48 <__lo0bits+0x52>
 8010f04:	0798      	lsls	r0, r3, #30
 8010f06:	bf49      	itett	mi
 8010f08:	085b      	lsrmi	r3, r3, #1
 8010f0a:	089b      	lsrpl	r3, r3, #2
 8010f0c:	2001      	movmi	r0, #1
 8010f0e:	6013      	strmi	r3, [r2, #0]
 8010f10:	bf5c      	itt	pl
 8010f12:	2002      	movpl	r0, #2
 8010f14:	6013      	strpl	r3, [r2, #0]
 8010f16:	4770      	bx	lr
 8010f18:	b299      	uxth	r1, r3
 8010f1a:	b909      	cbnz	r1, 8010f20 <__lo0bits+0x2a>
 8010f1c:	2010      	movs	r0, #16
 8010f1e:	0c1b      	lsrs	r3, r3, #16
 8010f20:	b2d9      	uxtb	r1, r3
 8010f22:	b909      	cbnz	r1, 8010f28 <__lo0bits+0x32>
 8010f24:	3008      	adds	r0, #8
 8010f26:	0a1b      	lsrs	r3, r3, #8
 8010f28:	0719      	lsls	r1, r3, #28
 8010f2a:	bf04      	itt	eq
 8010f2c:	091b      	lsreq	r3, r3, #4
 8010f2e:	3004      	addeq	r0, #4
 8010f30:	0799      	lsls	r1, r3, #30
 8010f32:	bf04      	itt	eq
 8010f34:	089b      	lsreq	r3, r3, #2
 8010f36:	3002      	addeq	r0, #2
 8010f38:	07d9      	lsls	r1, r3, #31
 8010f3a:	d403      	bmi.n	8010f44 <__lo0bits+0x4e>
 8010f3c:	085b      	lsrs	r3, r3, #1
 8010f3e:	f100 0001 	add.w	r0, r0, #1
 8010f42:	d003      	beq.n	8010f4c <__lo0bits+0x56>
 8010f44:	6013      	str	r3, [r2, #0]
 8010f46:	4770      	bx	lr
 8010f48:	2000      	movs	r0, #0
 8010f4a:	4770      	bx	lr
 8010f4c:	2020      	movs	r0, #32
 8010f4e:	4770      	bx	lr

08010f50 <__i2b>:
 8010f50:	b510      	push	{r4, lr}
 8010f52:	460c      	mov	r4, r1
 8010f54:	2101      	movs	r1, #1
 8010f56:	f7ff febd 	bl	8010cd4 <_Balloc>
 8010f5a:	4602      	mov	r2, r0
 8010f5c:	b928      	cbnz	r0, 8010f6a <__i2b+0x1a>
 8010f5e:	f240 1145 	movw	r1, #325	@ 0x145
 8010f62:	4b04      	ldr	r3, [pc, #16]	@ (8010f74 <__i2b+0x24>)
 8010f64:	4804      	ldr	r0, [pc, #16]	@ (8010f78 <__i2b+0x28>)
 8010f66:	f001 fd79 	bl	8012a5c <__assert_func>
 8010f6a:	2301      	movs	r3, #1
 8010f6c:	6144      	str	r4, [r0, #20]
 8010f6e:	6103      	str	r3, [r0, #16]
 8010f70:	bd10      	pop	{r4, pc}
 8010f72:	bf00      	nop
 8010f74:	08016854 	.word	0x08016854
 8010f78:	08016865 	.word	0x08016865

08010f7c <__multiply>:
 8010f7c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010f80:	4617      	mov	r7, r2
 8010f82:	690a      	ldr	r2, [r1, #16]
 8010f84:	693b      	ldr	r3, [r7, #16]
 8010f86:	4689      	mov	r9, r1
 8010f88:	429a      	cmp	r2, r3
 8010f8a:	bfa2      	ittt	ge
 8010f8c:	463b      	movge	r3, r7
 8010f8e:	460f      	movge	r7, r1
 8010f90:	4699      	movge	r9, r3
 8010f92:	693d      	ldr	r5, [r7, #16]
 8010f94:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8010f98:	68bb      	ldr	r3, [r7, #8]
 8010f9a:	6879      	ldr	r1, [r7, #4]
 8010f9c:	eb05 060a 	add.w	r6, r5, sl
 8010fa0:	42b3      	cmp	r3, r6
 8010fa2:	b085      	sub	sp, #20
 8010fa4:	bfb8      	it	lt
 8010fa6:	3101      	addlt	r1, #1
 8010fa8:	f7ff fe94 	bl	8010cd4 <_Balloc>
 8010fac:	b930      	cbnz	r0, 8010fbc <__multiply+0x40>
 8010fae:	4602      	mov	r2, r0
 8010fb0:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 8010fb4:	4b40      	ldr	r3, [pc, #256]	@ (80110b8 <__multiply+0x13c>)
 8010fb6:	4841      	ldr	r0, [pc, #260]	@ (80110bc <__multiply+0x140>)
 8010fb8:	f001 fd50 	bl	8012a5c <__assert_func>
 8010fbc:	f100 0414 	add.w	r4, r0, #20
 8010fc0:	4623      	mov	r3, r4
 8010fc2:	2200      	movs	r2, #0
 8010fc4:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 8010fc8:	4573      	cmp	r3, lr
 8010fca:	d320      	bcc.n	801100e <__multiply+0x92>
 8010fcc:	f107 0814 	add.w	r8, r7, #20
 8010fd0:	f109 0114 	add.w	r1, r9, #20
 8010fd4:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 8010fd8:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 8010fdc:	9302      	str	r3, [sp, #8]
 8010fde:	1beb      	subs	r3, r5, r7
 8010fe0:	3b15      	subs	r3, #21
 8010fe2:	f023 0303 	bic.w	r3, r3, #3
 8010fe6:	3304      	adds	r3, #4
 8010fe8:	3715      	adds	r7, #21
 8010fea:	42bd      	cmp	r5, r7
 8010fec:	bf38      	it	cc
 8010fee:	2304      	movcc	r3, #4
 8010ff0:	9301      	str	r3, [sp, #4]
 8010ff2:	9b02      	ldr	r3, [sp, #8]
 8010ff4:	9103      	str	r1, [sp, #12]
 8010ff6:	428b      	cmp	r3, r1
 8010ff8:	d80c      	bhi.n	8011014 <__multiply+0x98>
 8010ffa:	2e00      	cmp	r6, #0
 8010ffc:	dd03      	ble.n	8011006 <__multiply+0x8a>
 8010ffe:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 8011002:	2b00      	cmp	r3, #0
 8011004:	d055      	beq.n	80110b2 <__multiply+0x136>
 8011006:	6106      	str	r6, [r0, #16]
 8011008:	b005      	add	sp, #20
 801100a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801100e:	f843 2b04 	str.w	r2, [r3], #4
 8011012:	e7d9      	b.n	8010fc8 <__multiply+0x4c>
 8011014:	f8b1 a000 	ldrh.w	sl, [r1]
 8011018:	f1ba 0f00 	cmp.w	sl, #0
 801101c:	d01f      	beq.n	801105e <__multiply+0xe2>
 801101e:	46c4      	mov	ip, r8
 8011020:	46a1      	mov	r9, r4
 8011022:	2700      	movs	r7, #0
 8011024:	f85c 2b04 	ldr.w	r2, [ip], #4
 8011028:	f8d9 3000 	ldr.w	r3, [r9]
 801102c:	fa1f fb82 	uxth.w	fp, r2
 8011030:	b29b      	uxth	r3, r3
 8011032:	fb0a 330b 	mla	r3, sl, fp, r3
 8011036:	443b      	add	r3, r7
 8011038:	f8d9 7000 	ldr.w	r7, [r9]
 801103c:	0c12      	lsrs	r2, r2, #16
 801103e:	0c3f      	lsrs	r7, r7, #16
 8011040:	fb0a 7202 	mla	r2, sl, r2, r7
 8011044:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 8011048:	b29b      	uxth	r3, r3
 801104a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 801104e:	4565      	cmp	r5, ip
 8011050:	ea4f 4712 	mov.w	r7, r2, lsr #16
 8011054:	f849 3b04 	str.w	r3, [r9], #4
 8011058:	d8e4      	bhi.n	8011024 <__multiply+0xa8>
 801105a:	9b01      	ldr	r3, [sp, #4]
 801105c:	50e7      	str	r7, [r4, r3]
 801105e:	9b03      	ldr	r3, [sp, #12]
 8011060:	3104      	adds	r1, #4
 8011062:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 8011066:	f1b9 0f00 	cmp.w	r9, #0
 801106a:	d020      	beq.n	80110ae <__multiply+0x132>
 801106c:	4647      	mov	r7, r8
 801106e:	46a4      	mov	ip, r4
 8011070:	f04f 0a00 	mov.w	sl, #0
 8011074:	6823      	ldr	r3, [r4, #0]
 8011076:	f8b7 b000 	ldrh.w	fp, [r7]
 801107a:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 801107e:	b29b      	uxth	r3, r3
 8011080:	fb09 220b 	mla	r2, r9, fp, r2
 8011084:	4452      	add	r2, sl
 8011086:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 801108a:	f84c 3b04 	str.w	r3, [ip], #4
 801108e:	f857 3b04 	ldr.w	r3, [r7], #4
 8011092:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8011096:	f8bc 3000 	ldrh.w	r3, [ip]
 801109a:	42bd      	cmp	r5, r7
 801109c:	fb09 330a 	mla	r3, r9, sl, r3
 80110a0:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 80110a4:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80110a8:	d8e5      	bhi.n	8011076 <__multiply+0xfa>
 80110aa:	9a01      	ldr	r2, [sp, #4]
 80110ac:	50a3      	str	r3, [r4, r2]
 80110ae:	3404      	adds	r4, #4
 80110b0:	e79f      	b.n	8010ff2 <__multiply+0x76>
 80110b2:	3e01      	subs	r6, #1
 80110b4:	e7a1      	b.n	8010ffa <__multiply+0x7e>
 80110b6:	bf00      	nop
 80110b8:	08016854 	.word	0x08016854
 80110bc:	08016865 	.word	0x08016865

080110c0 <__pow5mult>:
 80110c0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80110c4:	4615      	mov	r5, r2
 80110c6:	f012 0203 	ands.w	r2, r2, #3
 80110ca:	4607      	mov	r7, r0
 80110cc:	460e      	mov	r6, r1
 80110ce:	d007      	beq.n	80110e0 <__pow5mult+0x20>
 80110d0:	4c25      	ldr	r4, [pc, #148]	@ (8011168 <__pow5mult+0xa8>)
 80110d2:	3a01      	subs	r2, #1
 80110d4:	2300      	movs	r3, #0
 80110d6:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 80110da:	f7ff fe5d 	bl	8010d98 <__multadd>
 80110de:	4606      	mov	r6, r0
 80110e0:	10ad      	asrs	r5, r5, #2
 80110e2:	d03d      	beq.n	8011160 <__pow5mult+0xa0>
 80110e4:	69fc      	ldr	r4, [r7, #28]
 80110e6:	b97c      	cbnz	r4, 8011108 <__pow5mult+0x48>
 80110e8:	2010      	movs	r0, #16
 80110ea:	f7ff fd3d 	bl	8010b68 <malloc>
 80110ee:	4602      	mov	r2, r0
 80110f0:	61f8      	str	r0, [r7, #28]
 80110f2:	b928      	cbnz	r0, 8011100 <__pow5mult+0x40>
 80110f4:	f240 11b3 	movw	r1, #435	@ 0x1b3
 80110f8:	4b1c      	ldr	r3, [pc, #112]	@ (801116c <__pow5mult+0xac>)
 80110fa:	481d      	ldr	r0, [pc, #116]	@ (8011170 <__pow5mult+0xb0>)
 80110fc:	f001 fcae 	bl	8012a5c <__assert_func>
 8011100:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8011104:	6004      	str	r4, [r0, #0]
 8011106:	60c4      	str	r4, [r0, #12]
 8011108:	f8d7 801c 	ldr.w	r8, [r7, #28]
 801110c:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8011110:	b94c      	cbnz	r4, 8011126 <__pow5mult+0x66>
 8011112:	f240 2171 	movw	r1, #625	@ 0x271
 8011116:	4638      	mov	r0, r7
 8011118:	f7ff ff1a 	bl	8010f50 <__i2b>
 801111c:	2300      	movs	r3, #0
 801111e:	4604      	mov	r4, r0
 8011120:	f8c8 0008 	str.w	r0, [r8, #8]
 8011124:	6003      	str	r3, [r0, #0]
 8011126:	f04f 0900 	mov.w	r9, #0
 801112a:	07eb      	lsls	r3, r5, #31
 801112c:	d50a      	bpl.n	8011144 <__pow5mult+0x84>
 801112e:	4631      	mov	r1, r6
 8011130:	4622      	mov	r2, r4
 8011132:	4638      	mov	r0, r7
 8011134:	f7ff ff22 	bl	8010f7c <__multiply>
 8011138:	4680      	mov	r8, r0
 801113a:	4631      	mov	r1, r6
 801113c:	4638      	mov	r0, r7
 801113e:	f7ff fe09 	bl	8010d54 <_Bfree>
 8011142:	4646      	mov	r6, r8
 8011144:	106d      	asrs	r5, r5, #1
 8011146:	d00b      	beq.n	8011160 <__pow5mult+0xa0>
 8011148:	6820      	ldr	r0, [r4, #0]
 801114a:	b938      	cbnz	r0, 801115c <__pow5mult+0x9c>
 801114c:	4622      	mov	r2, r4
 801114e:	4621      	mov	r1, r4
 8011150:	4638      	mov	r0, r7
 8011152:	f7ff ff13 	bl	8010f7c <__multiply>
 8011156:	6020      	str	r0, [r4, #0]
 8011158:	f8c0 9000 	str.w	r9, [r0]
 801115c:	4604      	mov	r4, r0
 801115e:	e7e4      	b.n	801112a <__pow5mult+0x6a>
 8011160:	4630      	mov	r0, r6
 8011162:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8011166:	bf00      	nop
 8011168:	08016978 	.word	0x08016978
 801116c:	080167e5 	.word	0x080167e5
 8011170:	08016865 	.word	0x08016865

08011174 <__lshift>:
 8011174:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8011178:	460c      	mov	r4, r1
 801117a:	4607      	mov	r7, r0
 801117c:	4691      	mov	r9, r2
 801117e:	6923      	ldr	r3, [r4, #16]
 8011180:	6849      	ldr	r1, [r1, #4]
 8011182:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8011186:	68a3      	ldr	r3, [r4, #8]
 8011188:	ea4f 1a62 	mov.w	sl, r2, asr #5
 801118c:	f108 0601 	add.w	r6, r8, #1
 8011190:	42b3      	cmp	r3, r6
 8011192:	db0b      	blt.n	80111ac <__lshift+0x38>
 8011194:	4638      	mov	r0, r7
 8011196:	f7ff fd9d 	bl	8010cd4 <_Balloc>
 801119a:	4605      	mov	r5, r0
 801119c:	b948      	cbnz	r0, 80111b2 <__lshift+0x3e>
 801119e:	4602      	mov	r2, r0
 80111a0:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 80111a4:	4b27      	ldr	r3, [pc, #156]	@ (8011244 <__lshift+0xd0>)
 80111a6:	4828      	ldr	r0, [pc, #160]	@ (8011248 <__lshift+0xd4>)
 80111a8:	f001 fc58 	bl	8012a5c <__assert_func>
 80111ac:	3101      	adds	r1, #1
 80111ae:	005b      	lsls	r3, r3, #1
 80111b0:	e7ee      	b.n	8011190 <__lshift+0x1c>
 80111b2:	2300      	movs	r3, #0
 80111b4:	f100 0114 	add.w	r1, r0, #20
 80111b8:	f100 0210 	add.w	r2, r0, #16
 80111bc:	4618      	mov	r0, r3
 80111be:	4553      	cmp	r3, sl
 80111c0:	db33      	blt.n	801122a <__lshift+0xb6>
 80111c2:	6920      	ldr	r0, [r4, #16]
 80111c4:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 80111c8:	f104 0314 	add.w	r3, r4, #20
 80111cc:	f019 091f 	ands.w	r9, r9, #31
 80111d0:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 80111d4:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 80111d8:	d02b      	beq.n	8011232 <__lshift+0xbe>
 80111da:	468a      	mov	sl, r1
 80111dc:	2200      	movs	r2, #0
 80111de:	f1c9 0e20 	rsb	lr, r9, #32
 80111e2:	6818      	ldr	r0, [r3, #0]
 80111e4:	fa00 f009 	lsl.w	r0, r0, r9
 80111e8:	4310      	orrs	r0, r2
 80111ea:	f84a 0b04 	str.w	r0, [sl], #4
 80111ee:	f853 2b04 	ldr.w	r2, [r3], #4
 80111f2:	459c      	cmp	ip, r3
 80111f4:	fa22 f20e 	lsr.w	r2, r2, lr
 80111f8:	d8f3      	bhi.n	80111e2 <__lshift+0x6e>
 80111fa:	ebac 0304 	sub.w	r3, ip, r4
 80111fe:	3b15      	subs	r3, #21
 8011200:	f023 0303 	bic.w	r3, r3, #3
 8011204:	3304      	adds	r3, #4
 8011206:	f104 0015 	add.w	r0, r4, #21
 801120a:	4560      	cmp	r0, ip
 801120c:	bf88      	it	hi
 801120e:	2304      	movhi	r3, #4
 8011210:	50ca      	str	r2, [r1, r3]
 8011212:	b10a      	cbz	r2, 8011218 <__lshift+0xa4>
 8011214:	f108 0602 	add.w	r6, r8, #2
 8011218:	3e01      	subs	r6, #1
 801121a:	4638      	mov	r0, r7
 801121c:	4621      	mov	r1, r4
 801121e:	612e      	str	r6, [r5, #16]
 8011220:	f7ff fd98 	bl	8010d54 <_Bfree>
 8011224:	4628      	mov	r0, r5
 8011226:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801122a:	f842 0f04 	str.w	r0, [r2, #4]!
 801122e:	3301      	adds	r3, #1
 8011230:	e7c5      	b.n	80111be <__lshift+0x4a>
 8011232:	3904      	subs	r1, #4
 8011234:	f853 2b04 	ldr.w	r2, [r3], #4
 8011238:	459c      	cmp	ip, r3
 801123a:	f841 2f04 	str.w	r2, [r1, #4]!
 801123e:	d8f9      	bhi.n	8011234 <__lshift+0xc0>
 8011240:	e7ea      	b.n	8011218 <__lshift+0xa4>
 8011242:	bf00      	nop
 8011244:	08016854 	.word	0x08016854
 8011248:	08016865 	.word	0x08016865

0801124c <__mcmp>:
 801124c:	4603      	mov	r3, r0
 801124e:	690a      	ldr	r2, [r1, #16]
 8011250:	6900      	ldr	r0, [r0, #16]
 8011252:	b530      	push	{r4, r5, lr}
 8011254:	1a80      	subs	r0, r0, r2
 8011256:	d10e      	bne.n	8011276 <__mcmp+0x2a>
 8011258:	3314      	adds	r3, #20
 801125a:	3114      	adds	r1, #20
 801125c:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8011260:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8011264:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8011268:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 801126c:	4295      	cmp	r5, r2
 801126e:	d003      	beq.n	8011278 <__mcmp+0x2c>
 8011270:	d205      	bcs.n	801127e <__mcmp+0x32>
 8011272:	f04f 30ff 	mov.w	r0, #4294967295
 8011276:	bd30      	pop	{r4, r5, pc}
 8011278:	42a3      	cmp	r3, r4
 801127a:	d3f3      	bcc.n	8011264 <__mcmp+0x18>
 801127c:	e7fb      	b.n	8011276 <__mcmp+0x2a>
 801127e:	2001      	movs	r0, #1
 8011280:	e7f9      	b.n	8011276 <__mcmp+0x2a>
	...

08011284 <__mdiff>:
 8011284:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8011288:	4689      	mov	r9, r1
 801128a:	4606      	mov	r6, r0
 801128c:	4611      	mov	r1, r2
 801128e:	4648      	mov	r0, r9
 8011290:	4614      	mov	r4, r2
 8011292:	f7ff ffdb 	bl	801124c <__mcmp>
 8011296:	1e05      	subs	r5, r0, #0
 8011298:	d112      	bne.n	80112c0 <__mdiff+0x3c>
 801129a:	4629      	mov	r1, r5
 801129c:	4630      	mov	r0, r6
 801129e:	f7ff fd19 	bl	8010cd4 <_Balloc>
 80112a2:	4602      	mov	r2, r0
 80112a4:	b928      	cbnz	r0, 80112b2 <__mdiff+0x2e>
 80112a6:	f240 2137 	movw	r1, #567	@ 0x237
 80112aa:	4b3e      	ldr	r3, [pc, #248]	@ (80113a4 <__mdiff+0x120>)
 80112ac:	483e      	ldr	r0, [pc, #248]	@ (80113a8 <__mdiff+0x124>)
 80112ae:	f001 fbd5 	bl	8012a5c <__assert_func>
 80112b2:	2301      	movs	r3, #1
 80112b4:	e9c0 3504 	strd	r3, r5, [r0, #16]
 80112b8:	4610      	mov	r0, r2
 80112ba:	b003      	add	sp, #12
 80112bc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80112c0:	bfbc      	itt	lt
 80112c2:	464b      	movlt	r3, r9
 80112c4:	46a1      	movlt	r9, r4
 80112c6:	4630      	mov	r0, r6
 80112c8:	f8d9 1004 	ldr.w	r1, [r9, #4]
 80112cc:	bfba      	itte	lt
 80112ce:	461c      	movlt	r4, r3
 80112d0:	2501      	movlt	r5, #1
 80112d2:	2500      	movge	r5, #0
 80112d4:	f7ff fcfe 	bl	8010cd4 <_Balloc>
 80112d8:	4602      	mov	r2, r0
 80112da:	b918      	cbnz	r0, 80112e4 <__mdiff+0x60>
 80112dc:	f240 2145 	movw	r1, #581	@ 0x245
 80112e0:	4b30      	ldr	r3, [pc, #192]	@ (80113a4 <__mdiff+0x120>)
 80112e2:	e7e3      	b.n	80112ac <__mdiff+0x28>
 80112e4:	f100 0b14 	add.w	fp, r0, #20
 80112e8:	f8d9 7010 	ldr.w	r7, [r9, #16]
 80112ec:	f109 0310 	add.w	r3, r9, #16
 80112f0:	60c5      	str	r5, [r0, #12]
 80112f2:	f04f 0c00 	mov.w	ip, #0
 80112f6:	f109 0514 	add.w	r5, r9, #20
 80112fa:	46d9      	mov	r9, fp
 80112fc:	6926      	ldr	r6, [r4, #16]
 80112fe:	f104 0e14 	add.w	lr, r4, #20
 8011302:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 8011306:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 801130a:	9301      	str	r3, [sp, #4]
 801130c:	9b01      	ldr	r3, [sp, #4]
 801130e:	f85e 0b04 	ldr.w	r0, [lr], #4
 8011312:	f853 af04 	ldr.w	sl, [r3, #4]!
 8011316:	b281      	uxth	r1, r0
 8011318:	9301      	str	r3, [sp, #4]
 801131a:	fa1f f38a 	uxth.w	r3, sl
 801131e:	1a5b      	subs	r3, r3, r1
 8011320:	0c00      	lsrs	r0, r0, #16
 8011322:	4463      	add	r3, ip
 8011324:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 8011328:	eb00 4023 	add.w	r0, r0, r3, asr #16
 801132c:	b29b      	uxth	r3, r3
 801132e:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 8011332:	4576      	cmp	r6, lr
 8011334:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8011338:	f849 3b04 	str.w	r3, [r9], #4
 801133c:	d8e6      	bhi.n	801130c <__mdiff+0x88>
 801133e:	1b33      	subs	r3, r6, r4
 8011340:	3b15      	subs	r3, #21
 8011342:	f023 0303 	bic.w	r3, r3, #3
 8011346:	3415      	adds	r4, #21
 8011348:	3304      	adds	r3, #4
 801134a:	42a6      	cmp	r6, r4
 801134c:	bf38      	it	cc
 801134e:	2304      	movcc	r3, #4
 8011350:	441d      	add	r5, r3
 8011352:	445b      	add	r3, fp
 8011354:	461e      	mov	r6, r3
 8011356:	462c      	mov	r4, r5
 8011358:	4544      	cmp	r4, r8
 801135a:	d30e      	bcc.n	801137a <__mdiff+0xf6>
 801135c:	f108 0103 	add.w	r1, r8, #3
 8011360:	1b49      	subs	r1, r1, r5
 8011362:	f021 0103 	bic.w	r1, r1, #3
 8011366:	3d03      	subs	r5, #3
 8011368:	45a8      	cmp	r8, r5
 801136a:	bf38      	it	cc
 801136c:	2100      	movcc	r1, #0
 801136e:	440b      	add	r3, r1
 8011370:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8011374:	b199      	cbz	r1, 801139e <__mdiff+0x11a>
 8011376:	6117      	str	r7, [r2, #16]
 8011378:	e79e      	b.n	80112b8 <__mdiff+0x34>
 801137a:	46e6      	mov	lr, ip
 801137c:	f854 1b04 	ldr.w	r1, [r4], #4
 8011380:	fa1f fc81 	uxth.w	ip, r1
 8011384:	44f4      	add	ip, lr
 8011386:	0c08      	lsrs	r0, r1, #16
 8011388:	4471      	add	r1, lr
 801138a:	eb00 402c 	add.w	r0, r0, ip, asr #16
 801138e:	b289      	uxth	r1, r1
 8011390:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8011394:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8011398:	f846 1b04 	str.w	r1, [r6], #4
 801139c:	e7dc      	b.n	8011358 <__mdiff+0xd4>
 801139e:	3f01      	subs	r7, #1
 80113a0:	e7e6      	b.n	8011370 <__mdiff+0xec>
 80113a2:	bf00      	nop
 80113a4:	08016854 	.word	0x08016854
 80113a8:	08016865 	.word	0x08016865

080113ac <__ulp>:
 80113ac:	4b0e      	ldr	r3, [pc, #56]	@ (80113e8 <__ulp+0x3c>)
 80113ae:	400b      	ands	r3, r1
 80113b0:	f1a3 7350 	sub.w	r3, r3, #54525952	@ 0x3400000
 80113b4:	2b00      	cmp	r3, #0
 80113b6:	dc08      	bgt.n	80113ca <__ulp+0x1e>
 80113b8:	425b      	negs	r3, r3
 80113ba:	f1b3 7fa0 	cmp.w	r3, #20971520	@ 0x1400000
 80113be:	ea4f 5223 	mov.w	r2, r3, asr #20
 80113c2:	da04      	bge.n	80113ce <__ulp+0x22>
 80113c4:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 80113c8:	4113      	asrs	r3, r2
 80113ca:	2200      	movs	r2, #0
 80113cc:	e008      	b.n	80113e0 <__ulp+0x34>
 80113ce:	f1a2 0314 	sub.w	r3, r2, #20
 80113d2:	2b1e      	cmp	r3, #30
 80113d4:	bfd6      	itet	le
 80113d6:	f04f 4200 	movle.w	r2, #2147483648	@ 0x80000000
 80113da:	2201      	movgt	r2, #1
 80113dc:	40da      	lsrle	r2, r3
 80113de:	2300      	movs	r3, #0
 80113e0:	4619      	mov	r1, r3
 80113e2:	4610      	mov	r0, r2
 80113e4:	4770      	bx	lr
 80113e6:	bf00      	nop
 80113e8:	7ff00000 	.word	0x7ff00000

080113ec <__b2d>:
 80113ec:	6902      	ldr	r2, [r0, #16]
 80113ee:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80113f0:	f100 0614 	add.w	r6, r0, #20
 80113f4:	eb06 0282 	add.w	r2, r6, r2, lsl #2
 80113f8:	f852 4c04 	ldr.w	r4, [r2, #-4]
 80113fc:	4f1e      	ldr	r7, [pc, #120]	@ (8011478 <__b2d+0x8c>)
 80113fe:	4620      	mov	r0, r4
 8011400:	f7ff fd5a 	bl	8010eb8 <__hi0bits>
 8011404:	4603      	mov	r3, r0
 8011406:	f1c0 0020 	rsb	r0, r0, #32
 801140a:	2b0a      	cmp	r3, #10
 801140c:	f1a2 0504 	sub.w	r5, r2, #4
 8011410:	6008      	str	r0, [r1, #0]
 8011412:	dc12      	bgt.n	801143a <__b2d+0x4e>
 8011414:	42ae      	cmp	r6, r5
 8011416:	bf2c      	ite	cs
 8011418:	2200      	movcs	r2, #0
 801141a:	f852 2c08 	ldrcc.w	r2, [r2, #-8]
 801141e:	f1c3 0c0b 	rsb	ip, r3, #11
 8011422:	3315      	adds	r3, #21
 8011424:	fa24 fe0c 	lsr.w	lr, r4, ip
 8011428:	fa04 f303 	lsl.w	r3, r4, r3
 801142c:	fa22 f20c 	lsr.w	r2, r2, ip
 8011430:	ea4e 0107 	orr.w	r1, lr, r7
 8011434:	431a      	orrs	r2, r3
 8011436:	4610      	mov	r0, r2
 8011438:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801143a:	42ae      	cmp	r6, r5
 801143c:	bf36      	itet	cc
 801143e:	f1a2 0508 	subcc.w	r5, r2, #8
 8011442:	2200      	movcs	r2, #0
 8011444:	f852 2c08 	ldrcc.w	r2, [r2, #-8]
 8011448:	3b0b      	subs	r3, #11
 801144a:	d012      	beq.n	8011472 <__b2d+0x86>
 801144c:	f1c3 0720 	rsb	r7, r3, #32
 8011450:	fa22 f107 	lsr.w	r1, r2, r7
 8011454:	409c      	lsls	r4, r3
 8011456:	430c      	orrs	r4, r1
 8011458:	42b5      	cmp	r5, r6
 801145a:	f044 517f 	orr.w	r1, r4, #1069547520	@ 0x3fc00000
 801145e:	bf94      	ite	ls
 8011460:	2400      	movls	r4, #0
 8011462:	f855 4c04 	ldrhi.w	r4, [r5, #-4]
 8011466:	409a      	lsls	r2, r3
 8011468:	40fc      	lsrs	r4, r7
 801146a:	f441 1140 	orr.w	r1, r1, #3145728	@ 0x300000
 801146e:	4322      	orrs	r2, r4
 8011470:	e7e1      	b.n	8011436 <__b2d+0x4a>
 8011472:	ea44 0107 	orr.w	r1, r4, r7
 8011476:	e7de      	b.n	8011436 <__b2d+0x4a>
 8011478:	3ff00000 	.word	0x3ff00000

0801147c <__d2b>:
 801147c:	e92d 4373 	stmdb	sp!, {r0, r1, r4, r5, r6, r8, r9, lr}
 8011480:	2101      	movs	r1, #1
 8011482:	4690      	mov	r8, r2
 8011484:	4699      	mov	r9, r3
 8011486:	9e08      	ldr	r6, [sp, #32]
 8011488:	f7ff fc24 	bl	8010cd4 <_Balloc>
 801148c:	4604      	mov	r4, r0
 801148e:	b930      	cbnz	r0, 801149e <__d2b+0x22>
 8011490:	4602      	mov	r2, r0
 8011492:	f240 310f 	movw	r1, #783	@ 0x30f
 8011496:	4b23      	ldr	r3, [pc, #140]	@ (8011524 <__d2b+0xa8>)
 8011498:	4823      	ldr	r0, [pc, #140]	@ (8011528 <__d2b+0xac>)
 801149a:	f001 fadf 	bl	8012a5c <__assert_func>
 801149e:	f3c9 550a 	ubfx	r5, r9, #20, #11
 80114a2:	f3c9 0313 	ubfx	r3, r9, #0, #20
 80114a6:	b10d      	cbz	r5, 80114ac <__d2b+0x30>
 80114a8:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80114ac:	9301      	str	r3, [sp, #4]
 80114ae:	f1b8 0300 	subs.w	r3, r8, #0
 80114b2:	d024      	beq.n	80114fe <__d2b+0x82>
 80114b4:	4668      	mov	r0, sp
 80114b6:	9300      	str	r3, [sp, #0]
 80114b8:	f7ff fd1d 	bl	8010ef6 <__lo0bits>
 80114bc:	e9dd 1200 	ldrd	r1, r2, [sp]
 80114c0:	b1d8      	cbz	r0, 80114fa <__d2b+0x7e>
 80114c2:	f1c0 0320 	rsb	r3, r0, #32
 80114c6:	fa02 f303 	lsl.w	r3, r2, r3
 80114ca:	430b      	orrs	r3, r1
 80114cc:	40c2      	lsrs	r2, r0
 80114ce:	6163      	str	r3, [r4, #20]
 80114d0:	9201      	str	r2, [sp, #4]
 80114d2:	9b01      	ldr	r3, [sp, #4]
 80114d4:	2b00      	cmp	r3, #0
 80114d6:	bf0c      	ite	eq
 80114d8:	2201      	moveq	r2, #1
 80114da:	2202      	movne	r2, #2
 80114dc:	61a3      	str	r3, [r4, #24]
 80114de:	6122      	str	r2, [r4, #16]
 80114e0:	b1ad      	cbz	r5, 801150e <__d2b+0x92>
 80114e2:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 80114e6:	4405      	add	r5, r0
 80114e8:	6035      	str	r5, [r6, #0]
 80114ea:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 80114ee:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80114f0:	6018      	str	r0, [r3, #0]
 80114f2:	4620      	mov	r0, r4
 80114f4:	b002      	add	sp, #8
 80114f6:	e8bd 8370 	ldmia.w	sp!, {r4, r5, r6, r8, r9, pc}
 80114fa:	6161      	str	r1, [r4, #20]
 80114fc:	e7e9      	b.n	80114d2 <__d2b+0x56>
 80114fe:	a801      	add	r0, sp, #4
 8011500:	f7ff fcf9 	bl	8010ef6 <__lo0bits>
 8011504:	9b01      	ldr	r3, [sp, #4]
 8011506:	2201      	movs	r2, #1
 8011508:	6163      	str	r3, [r4, #20]
 801150a:	3020      	adds	r0, #32
 801150c:	e7e7      	b.n	80114de <__d2b+0x62>
 801150e:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 8011512:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8011516:	6030      	str	r0, [r6, #0]
 8011518:	6918      	ldr	r0, [r3, #16]
 801151a:	f7ff fccd 	bl	8010eb8 <__hi0bits>
 801151e:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8011522:	e7e4      	b.n	80114ee <__d2b+0x72>
 8011524:	08016854 	.word	0x08016854
 8011528:	08016865 	.word	0x08016865

0801152c <__ratio>:
 801152c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8011530:	b085      	sub	sp, #20
 8011532:	e9cd 1000 	strd	r1, r0, [sp]
 8011536:	a902      	add	r1, sp, #8
 8011538:	f7ff ff58 	bl	80113ec <__b2d>
 801153c:	468b      	mov	fp, r1
 801153e:	4606      	mov	r6, r0
 8011540:	460f      	mov	r7, r1
 8011542:	9800      	ldr	r0, [sp, #0]
 8011544:	a903      	add	r1, sp, #12
 8011546:	f7ff ff51 	bl	80113ec <__b2d>
 801154a:	460d      	mov	r5, r1
 801154c:	9b01      	ldr	r3, [sp, #4]
 801154e:	4689      	mov	r9, r1
 8011550:	6919      	ldr	r1, [r3, #16]
 8011552:	9b00      	ldr	r3, [sp, #0]
 8011554:	4604      	mov	r4, r0
 8011556:	691b      	ldr	r3, [r3, #16]
 8011558:	4630      	mov	r0, r6
 801155a:	1ac9      	subs	r1, r1, r3
 801155c:	e9dd 3202 	ldrd	r3, r2, [sp, #8]
 8011560:	1a9b      	subs	r3, r3, r2
 8011562:	eb03 1341 	add.w	r3, r3, r1, lsl #5
 8011566:	2b00      	cmp	r3, #0
 8011568:	bfcd      	iteet	gt
 801156a:	463a      	movgt	r2, r7
 801156c:	462a      	movle	r2, r5
 801156e:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 8011572:	eb02 5b03 	addgt.w	fp, r2, r3, lsl #20
 8011576:	bfd8      	it	le
 8011578:	eb02 5903 	addle.w	r9, r2, r3, lsl #20
 801157c:	464b      	mov	r3, r9
 801157e:	4622      	mov	r2, r4
 8011580:	4659      	mov	r1, fp
 8011582:	f7ef f949 	bl	8000818 <__aeabi_ddiv>
 8011586:	b005      	add	sp, #20
 8011588:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0801158c <__copybits>:
 801158c:	3901      	subs	r1, #1
 801158e:	b570      	push	{r4, r5, r6, lr}
 8011590:	1149      	asrs	r1, r1, #5
 8011592:	6914      	ldr	r4, [r2, #16]
 8011594:	3101      	adds	r1, #1
 8011596:	f102 0314 	add.w	r3, r2, #20
 801159a:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 801159e:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 80115a2:	1f05      	subs	r5, r0, #4
 80115a4:	42a3      	cmp	r3, r4
 80115a6:	d30c      	bcc.n	80115c2 <__copybits+0x36>
 80115a8:	1aa3      	subs	r3, r4, r2
 80115aa:	3b11      	subs	r3, #17
 80115ac:	f023 0303 	bic.w	r3, r3, #3
 80115b0:	3211      	adds	r2, #17
 80115b2:	42a2      	cmp	r2, r4
 80115b4:	bf88      	it	hi
 80115b6:	2300      	movhi	r3, #0
 80115b8:	4418      	add	r0, r3
 80115ba:	2300      	movs	r3, #0
 80115bc:	4288      	cmp	r0, r1
 80115be:	d305      	bcc.n	80115cc <__copybits+0x40>
 80115c0:	bd70      	pop	{r4, r5, r6, pc}
 80115c2:	f853 6b04 	ldr.w	r6, [r3], #4
 80115c6:	f845 6f04 	str.w	r6, [r5, #4]!
 80115ca:	e7eb      	b.n	80115a4 <__copybits+0x18>
 80115cc:	f840 3b04 	str.w	r3, [r0], #4
 80115d0:	e7f4      	b.n	80115bc <__copybits+0x30>

080115d2 <__any_on>:
 80115d2:	f100 0214 	add.w	r2, r0, #20
 80115d6:	6900      	ldr	r0, [r0, #16]
 80115d8:	114b      	asrs	r3, r1, #5
 80115da:	4298      	cmp	r0, r3
 80115dc:	b510      	push	{r4, lr}
 80115de:	db11      	blt.n	8011604 <__any_on+0x32>
 80115e0:	dd0a      	ble.n	80115f8 <__any_on+0x26>
 80115e2:	f011 011f 	ands.w	r1, r1, #31
 80115e6:	d007      	beq.n	80115f8 <__any_on+0x26>
 80115e8:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 80115ec:	fa24 f001 	lsr.w	r0, r4, r1
 80115f0:	fa00 f101 	lsl.w	r1, r0, r1
 80115f4:	428c      	cmp	r4, r1
 80115f6:	d10b      	bne.n	8011610 <__any_on+0x3e>
 80115f8:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 80115fc:	4293      	cmp	r3, r2
 80115fe:	d803      	bhi.n	8011608 <__any_on+0x36>
 8011600:	2000      	movs	r0, #0
 8011602:	bd10      	pop	{r4, pc}
 8011604:	4603      	mov	r3, r0
 8011606:	e7f7      	b.n	80115f8 <__any_on+0x26>
 8011608:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 801160c:	2900      	cmp	r1, #0
 801160e:	d0f5      	beq.n	80115fc <__any_on+0x2a>
 8011610:	2001      	movs	r0, #1
 8011612:	e7f6      	b.n	8011602 <__any_on+0x30>

08011614 <sulp>:
 8011614:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8011618:	460f      	mov	r7, r1
 801161a:	4690      	mov	r8, r2
 801161c:	f7ff fec6 	bl	80113ac <__ulp>
 8011620:	4604      	mov	r4, r0
 8011622:	460d      	mov	r5, r1
 8011624:	f1b8 0f00 	cmp.w	r8, #0
 8011628:	d011      	beq.n	801164e <sulp+0x3a>
 801162a:	f3c7 530a 	ubfx	r3, r7, #20, #11
 801162e:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 8011632:	2b00      	cmp	r3, #0
 8011634:	dd0b      	ble.n	801164e <sulp+0x3a>
 8011636:	2400      	movs	r4, #0
 8011638:	051b      	lsls	r3, r3, #20
 801163a:	f103 557f 	add.w	r5, r3, #1069547520	@ 0x3fc00000
 801163e:	f505 1540 	add.w	r5, r5, #3145728	@ 0x300000
 8011642:	4622      	mov	r2, r4
 8011644:	462b      	mov	r3, r5
 8011646:	f7ee ffbd 	bl	80005c4 <__aeabi_dmul>
 801164a:	4604      	mov	r4, r0
 801164c:	460d      	mov	r5, r1
 801164e:	4620      	mov	r0, r4
 8011650:	4629      	mov	r1, r5
 8011652:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	...

08011658 <_strtod_l>:
 8011658:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801165c:	b09f      	sub	sp, #124	@ 0x7c
 801165e:	9217      	str	r2, [sp, #92]	@ 0x5c
 8011660:	2200      	movs	r2, #0
 8011662:	460c      	mov	r4, r1
 8011664:	921a      	str	r2, [sp, #104]	@ 0x68
 8011666:	f04f 0a00 	mov.w	sl, #0
 801166a:	f04f 0b00 	mov.w	fp, #0
 801166e:	460a      	mov	r2, r1
 8011670:	9005      	str	r0, [sp, #20]
 8011672:	9219      	str	r2, [sp, #100]	@ 0x64
 8011674:	7811      	ldrb	r1, [r2, #0]
 8011676:	292b      	cmp	r1, #43	@ 0x2b
 8011678:	d048      	beq.n	801170c <_strtod_l+0xb4>
 801167a:	d836      	bhi.n	80116ea <_strtod_l+0x92>
 801167c:	290d      	cmp	r1, #13
 801167e:	d830      	bhi.n	80116e2 <_strtod_l+0x8a>
 8011680:	2908      	cmp	r1, #8
 8011682:	d830      	bhi.n	80116e6 <_strtod_l+0x8e>
 8011684:	2900      	cmp	r1, #0
 8011686:	d039      	beq.n	80116fc <_strtod_l+0xa4>
 8011688:	2200      	movs	r2, #0
 801168a:	920e      	str	r2, [sp, #56]	@ 0x38
 801168c:	9d19      	ldr	r5, [sp, #100]	@ 0x64
 801168e:	782a      	ldrb	r2, [r5, #0]
 8011690:	2a30      	cmp	r2, #48	@ 0x30
 8011692:	f040 80b0 	bne.w	80117f6 <_strtod_l+0x19e>
 8011696:	786a      	ldrb	r2, [r5, #1]
 8011698:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 801169c:	2a58      	cmp	r2, #88	@ 0x58
 801169e:	d16c      	bne.n	801177a <_strtod_l+0x122>
 80116a0:	9302      	str	r3, [sp, #8]
 80116a2:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80116a4:	4a8f      	ldr	r2, [pc, #572]	@ (80118e4 <_strtod_l+0x28c>)
 80116a6:	9301      	str	r3, [sp, #4]
 80116a8:	ab1a      	add	r3, sp, #104	@ 0x68
 80116aa:	9300      	str	r3, [sp, #0]
 80116ac:	9805      	ldr	r0, [sp, #20]
 80116ae:	ab1b      	add	r3, sp, #108	@ 0x6c
 80116b0:	a919      	add	r1, sp, #100	@ 0x64
 80116b2:	f001 fa6d 	bl	8012b90 <__gethex>
 80116b6:	f010 060f 	ands.w	r6, r0, #15
 80116ba:	4604      	mov	r4, r0
 80116bc:	d005      	beq.n	80116ca <_strtod_l+0x72>
 80116be:	2e06      	cmp	r6, #6
 80116c0:	d126      	bne.n	8011710 <_strtod_l+0xb8>
 80116c2:	2300      	movs	r3, #0
 80116c4:	3501      	adds	r5, #1
 80116c6:	9519      	str	r5, [sp, #100]	@ 0x64
 80116c8:	930e      	str	r3, [sp, #56]	@ 0x38
 80116ca:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 80116cc:	2b00      	cmp	r3, #0
 80116ce:	f040 8582 	bne.w	80121d6 <_strtod_l+0xb7e>
 80116d2:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80116d4:	b1bb      	cbz	r3, 8011706 <_strtod_l+0xae>
 80116d6:	4650      	mov	r0, sl
 80116d8:	f10b 4100 	add.w	r1, fp, #2147483648	@ 0x80000000
 80116dc:	b01f      	add	sp, #124	@ 0x7c
 80116de:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80116e2:	2920      	cmp	r1, #32
 80116e4:	d1d0      	bne.n	8011688 <_strtod_l+0x30>
 80116e6:	3201      	adds	r2, #1
 80116e8:	e7c3      	b.n	8011672 <_strtod_l+0x1a>
 80116ea:	292d      	cmp	r1, #45	@ 0x2d
 80116ec:	d1cc      	bne.n	8011688 <_strtod_l+0x30>
 80116ee:	2101      	movs	r1, #1
 80116f0:	910e      	str	r1, [sp, #56]	@ 0x38
 80116f2:	1c51      	adds	r1, r2, #1
 80116f4:	9119      	str	r1, [sp, #100]	@ 0x64
 80116f6:	7852      	ldrb	r2, [r2, #1]
 80116f8:	2a00      	cmp	r2, #0
 80116fa:	d1c7      	bne.n	801168c <_strtod_l+0x34>
 80116fc:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 80116fe:	9419      	str	r4, [sp, #100]	@ 0x64
 8011700:	2b00      	cmp	r3, #0
 8011702:	f040 8566 	bne.w	80121d2 <_strtod_l+0xb7a>
 8011706:	4650      	mov	r0, sl
 8011708:	4659      	mov	r1, fp
 801170a:	e7e7      	b.n	80116dc <_strtod_l+0x84>
 801170c:	2100      	movs	r1, #0
 801170e:	e7ef      	b.n	80116f0 <_strtod_l+0x98>
 8011710:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 8011712:	b13a      	cbz	r2, 8011724 <_strtod_l+0xcc>
 8011714:	2135      	movs	r1, #53	@ 0x35
 8011716:	a81c      	add	r0, sp, #112	@ 0x70
 8011718:	f7ff ff38 	bl	801158c <__copybits>
 801171c:	991a      	ldr	r1, [sp, #104]	@ 0x68
 801171e:	9805      	ldr	r0, [sp, #20]
 8011720:	f7ff fb18 	bl	8010d54 <_Bfree>
 8011724:	3e01      	subs	r6, #1
 8011726:	9a1b      	ldr	r2, [sp, #108]	@ 0x6c
 8011728:	2e04      	cmp	r6, #4
 801172a:	d806      	bhi.n	801173a <_strtod_l+0xe2>
 801172c:	e8df f006 	tbb	[pc, r6]
 8011730:	201d0314 	.word	0x201d0314
 8011734:	14          	.byte	0x14
 8011735:	00          	.byte	0x00
 8011736:	e9dd ab1c 	ldrd	sl, fp, [sp, #112]	@ 0x70
 801173a:	05e1      	lsls	r1, r4, #23
 801173c:	bf48      	it	mi
 801173e:	f04b 4b00 	orrmi.w	fp, fp, #2147483648	@ 0x80000000
 8011742:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8011746:	0d1b      	lsrs	r3, r3, #20
 8011748:	051b      	lsls	r3, r3, #20
 801174a:	2b00      	cmp	r3, #0
 801174c:	d1bd      	bne.n	80116ca <_strtod_l+0x72>
 801174e:	f7fe fb27 	bl	800fda0 <__errno>
 8011752:	2322      	movs	r3, #34	@ 0x22
 8011754:	6003      	str	r3, [r0, #0]
 8011756:	e7b8      	b.n	80116ca <_strtod_l+0x72>
 8011758:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 801175c:	e9dd a31c 	ldrd	sl, r3, [sp, #112]	@ 0x70
 8011760:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 8011764:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 8011768:	e7e7      	b.n	801173a <_strtod_l+0xe2>
 801176a:	f8df b17c 	ldr.w	fp, [pc, #380]	@ 80118e8 <_strtod_l+0x290>
 801176e:	e7e4      	b.n	801173a <_strtod_l+0xe2>
 8011770:	f06f 4b00 	mvn.w	fp, #2147483648	@ 0x80000000
 8011774:	f04f 3aff 	mov.w	sl, #4294967295
 8011778:	e7df      	b.n	801173a <_strtod_l+0xe2>
 801177a:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 801177c:	1c5a      	adds	r2, r3, #1
 801177e:	9219      	str	r2, [sp, #100]	@ 0x64
 8011780:	785b      	ldrb	r3, [r3, #1]
 8011782:	2b30      	cmp	r3, #48	@ 0x30
 8011784:	d0f9      	beq.n	801177a <_strtod_l+0x122>
 8011786:	2b00      	cmp	r3, #0
 8011788:	d09f      	beq.n	80116ca <_strtod_l+0x72>
 801178a:	2301      	movs	r3, #1
 801178c:	2700      	movs	r7, #0
 801178e:	220a      	movs	r2, #10
 8011790:	46b9      	mov	r9, r7
 8011792:	9308      	str	r3, [sp, #32]
 8011794:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8011796:	970b      	str	r7, [sp, #44]	@ 0x2c
 8011798:	930c      	str	r3, [sp, #48]	@ 0x30
 801179a:	9819      	ldr	r0, [sp, #100]	@ 0x64
 801179c:	7805      	ldrb	r5, [r0, #0]
 801179e:	f1a5 0330 	sub.w	r3, r5, #48	@ 0x30
 80117a2:	b2d9      	uxtb	r1, r3
 80117a4:	2909      	cmp	r1, #9
 80117a6:	d928      	bls.n	80117fa <_strtod_l+0x1a2>
 80117a8:	2201      	movs	r2, #1
 80117aa:	4950      	ldr	r1, [pc, #320]	@ (80118ec <_strtod_l+0x294>)
 80117ac:	f001 f920 	bl	80129f0 <strncmp>
 80117b0:	2800      	cmp	r0, #0
 80117b2:	d032      	beq.n	801181a <_strtod_l+0x1c2>
 80117b4:	2000      	movs	r0, #0
 80117b6:	462a      	mov	r2, r5
 80117b8:	4603      	mov	r3, r0
 80117ba:	464d      	mov	r5, r9
 80117bc:	900a      	str	r0, [sp, #40]	@ 0x28
 80117be:	2a65      	cmp	r2, #101	@ 0x65
 80117c0:	d001      	beq.n	80117c6 <_strtod_l+0x16e>
 80117c2:	2a45      	cmp	r2, #69	@ 0x45
 80117c4:	d114      	bne.n	80117f0 <_strtod_l+0x198>
 80117c6:	b91d      	cbnz	r5, 80117d0 <_strtod_l+0x178>
 80117c8:	9a08      	ldr	r2, [sp, #32]
 80117ca:	4302      	orrs	r2, r0
 80117cc:	d096      	beq.n	80116fc <_strtod_l+0xa4>
 80117ce:	2500      	movs	r5, #0
 80117d0:	9c19      	ldr	r4, [sp, #100]	@ 0x64
 80117d2:	1c62      	adds	r2, r4, #1
 80117d4:	9219      	str	r2, [sp, #100]	@ 0x64
 80117d6:	7862      	ldrb	r2, [r4, #1]
 80117d8:	2a2b      	cmp	r2, #43	@ 0x2b
 80117da:	d07a      	beq.n	80118d2 <_strtod_l+0x27a>
 80117dc:	2a2d      	cmp	r2, #45	@ 0x2d
 80117de:	d07e      	beq.n	80118de <_strtod_l+0x286>
 80117e0:	f04f 0c00 	mov.w	ip, #0
 80117e4:	f1a2 0130 	sub.w	r1, r2, #48	@ 0x30
 80117e8:	2909      	cmp	r1, #9
 80117ea:	f240 8085 	bls.w	80118f8 <_strtod_l+0x2a0>
 80117ee:	9419      	str	r4, [sp, #100]	@ 0x64
 80117f0:	f04f 0800 	mov.w	r8, #0
 80117f4:	e0a5      	b.n	8011942 <_strtod_l+0x2ea>
 80117f6:	2300      	movs	r3, #0
 80117f8:	e7c8      	b.n	801178c <_strtod_l+0x134>
 80117fa:	f1b9 0f08 	cmp.w	r9, #8
 80117fe:	bfd8      	it	le
 8011800:	990b      	ldrle	r1, [sp, #44]	@ 0x2c
 8011802:	f100 0001 	add.w	r0, r0, #1
 8011806:	bfd6      	itet	le
 8011808:	fb02 3301 	mlale	r3, r2, r1, r3
 801180c:	fb02 3707 	mlagt	r7, r2, r7, r3
 8011810:	930b      	strle	r3, [sp, #44]	@ 0x2c
 8011812:	f109 0901 	add.w	r9, r9, #1
 8011816:	9019      	str	r0, [sp, #100]	@ 0x64
 8011818:	e7bf      	b.n	801179a <_strtod_l+0x142>
 801181a:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 801181c:	1c5a      	adds	r2, r3, #1
 801181e:	9219      	str	r2, [sp, #100]	@ 0x64
 8011820:	785a      	ldrb	r2, [r3, #1]
 8011822:	f1b9 0f00 	cmp.w	r9, #0
 8011826:	d03b      	beq.n	80118a0 <_strtod_l+0x248>
 8011828:	464d      	mov	r5, r9
 801182a:	900a      	str	r0, [sp, #40]	@ 0x28
 801182c:	f1a2 0330 	sub.w	r3, r2, #48	@ 0x30
 8011830:	2b09      	cmp	r3, #9
 8011832:	d912      	bls.n	801185a <_strtod_l+0x202>
 8011834:	2301      	movs	r3, #1
 8011836:	e7c2      	b.n	80117be <_strtod_l+0x166>
 8011838:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 801183a:	3001      	adds	r0, #1
 801183c:	1c5a      	adds	r2, r3, #1
 801183e:	9219      	str	r2, [sp, #100]	@ 0x64
 8011840:	785a      	ldrb	r2, [r3, #1]
 8011842:	2a30      	cmp	r2, #48	@ 0x30
 8011844:	d0f8      	beq.n	8011838 <_strtod_l+0x1e0>
 8011846:	f1a2 0331 	sub.w	r3, r2, #49	@ 0x31
 801184a:	2b08      	cmp	r3, #8
 801184c:	f200 84c8 	bhi.w	80121e0 <_strtod_l+0xb88>
 8011850:	900a      	str	r0, [sp, #40]	@ 0x28
 8011852:	2000      	movs	r0, #0
 8011854:	4605      	mov	r5, r0
 8011856:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8011858:	930c      	str	r3, [sp, #48]	@ 0x30
 801185a:	3a30      	subs	r2, #48	@ 0x30
 801185c:	f100 0301 	add.w	r3, r0, #1
 8011860:	d018      	beq.n	8011894 <_strtod_l+0x23c>
 8011862:	462e      	mov	r6, r5
 8011864:	f04f 0e0a 	mov.w	lr, #10
 8011868:	990a      	ldr	r1, [sp, #40]	@ 0x28
 801186a:	4419      	add	r1, r3
 801186c:	910a      	str	r1, [sp, #40]	@ 0x28
 801186e:	1c71      	adds	r1, r6, #1
 8011870:	eba1 0c05 	sub.w	ip, r1, r5
 8011874:	4563      	cmp	r3, ip
 8011876:	dc15      	bgt.n	80118a4 <_strtod_l+0x24c>
 8011878:	ea20 70e0 	bic.w	r0, r0, r0, asr #31
 801187c:	182b      	adds	r3, r5, r0
 801187e:	2b08      	cmp	r3, #8
 8011880:	f105 0501 	add.w	r5, r5, #1
 8011884:	4405      	add	r5, r0
 8011886:	dc1a      	bgt.n	80118be <_strtod_l+0x266>
 8011888:	230a      	movs	r3, #10
 801188a:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 801188c:	fb03 2301 	mla	r3, r3, r1, r2
 8011890:	930b      	str	r3, [sp, #44]	@ 0x2c
 8011892:	2300      	movs	r3, #0
 8011894:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8011896:	4618      	mov	r0, r3
 8011898:	1c51      	adds	r1, r2, #1
 801189a:	9119      	str	r1, [sp, #100]	@ 0x64
 801189c:	7852      	ldrb	r2, [r2, #1]
 801189e:	e7c5      	b.n	801182c <_strtod_l+0x1d4>
 80118a0:	4648      	mov	r0, r9
 80118a2:	e7ce      	b.n	8011842 <_strtod_l+0x1ea>
 80118a4:	2e08      	cmp	r6, #8
 80118a6:	dc05      	bgt.n	80118b4 <_strtod_l+0x25c>
 80118a8:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 80118aa:	fb0e f606 	mul.w	r6, lr, r6
 80118ae:	960b      	str	r6, [sp, #44]	@ 0x2c
 80118b0:	460e      	mov	r6, r1
 80118b2:	e7dc      	b.n	801186e <_strtod_l+0x216>
 80118b4:	2910      	cmp	r1, #16
 80118b6:	bfd8      	it	le
 80118b8:	fb0e f707 	mulle.w	r7, lr, r7
 80118bc:	e7f8      	b.n	80118b0 <_strtod_l+0x258>
 80118be:	2b0f      	cmp	r3, #15
 80118c0:	bfdc      	itt	le
 80118c2:	230a      	movle	r3, #10
 80118c4:	fb03 2707 	mlale	r7, r3, r7, r2
 80118c8:	e7e3      	b.n	8011892 <_strtod_l+0x23a>
 80118ca:	2300      	movs	r3, #0
 80118cc:	930a      	str	r3, [sp, #40]	@ 0x28
 80118ce:	2301      	movs	r3, #1
 80118d0:	e77a      	b.n	80117c8 <_strtod_l+0x170>
 80118d2:	f04f 0c00 	mov.w	ip, #0
 80118d6:	1ca2      	adds	r2, r4, #2
 80118d8:	9219      	str	r2, [sp, #100]	@ 0x64
 80118da:	78a2      	ldrb	r2, [r4, #2]
 80118dc:	e782      	b.n	80117e4 <_strtod_l+0x18c>
 80118de:	f04f 0c01 	mov.w	ip, #1
 80118e2:	e7f8      	b.n	80118d6 <_strtod_l+0x27e>
 80118e4:	08016a8c 	.word	0x08016a8c
 80118e8:	7ff00000 	.word	0x7ff00000
 80118ec:	080168be 	.word	0x080168be
 80118f0:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 80118f2:	1c51      	adds	r1, r2, #1
 80118f4:	9119      	str	r1, [sp, #100]	@ 0x64
 80118f6:	7852      	ldrb	r2, [r2, #1]
 80118f8:	2a30      	cmp	r2, #48	@ 0x30
 80118fa:	d0f9      	beq.n	80118f0 <_strtod_l+0x298>
 80118fc:	f1a2 0131 	sub.w	r1, r2, #49	@ 0x31
 8011900:	2908      	cmp	r1, #8
 8011902:	f63f af75 	bhi.w	80117f0 <_strtod_l+0x198>
 8011906:	f04f 080a 	mov.w	r8, #10
 801190a:	3a30      	subs	r2, #48	@ 0x30
 801190c:	9209      	str	r2, [sp, #36]	@ 0x24
 801190e:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8011910:	920f      	str	r2, [sp, #60]	@ 0x3c
 8011912:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8011914:	1c56      	adds	r6, r2, #1
 8011916:	9619      	str	r6, [sp, #100]	@ 0x64
 8011918:	7852      	ldrb	r2, [r2, #1]
 801191a:	f1a2 0e30 	sub.w	lr, r2, #48	@ 0x30
 801191e:	f1be 0f09 	cmp.w	lr, #9
 8011922:	d939      	bls.n	8011998 <_strtod_l+0x340>
 8011924:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 8011926:	f644 681f 	movw	r8, #19999	@ 0x4e1f
 801192a:	1a76      	subs	r6, r6, r1
 801192c:	2e08      	cmp	r6, #8
 801192e:	dc03      	bgt.n	8011938 <_strtod_l+0x2e0>
 8011930:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8011932:	4588      	cmp	r8, r1
 8011934:	bfa8      	it	ge
 8011936:	4688      	movge	r8, r1
 8011938:	f1bc 0f00 	cmp.w	ip, #0
 801193c:	d001      	beq.n	8011942 <_strtod_l+0x2ea>
 801193e:	f1c8 0800 	rsb	r8, r8, #0
 8011942:	2d00      	cmp	r5, #0
 8011944:	d14e      	bne.n	80119e4 <_strtod_l+0x38c>
 8011946:	9908      	ldr	r1, [sp, #32]
 8011948:	4308      	orrs	r0, r1
 801194a:	f47f aebe 	bne.w	80116ca <_strtod_l+0x72>
 801194e:	2b00      	cmp	r3, #0
 8011950:	f47f aed4 	bne.w	80116fc <_strtod_l+0xa4>
 8011954:	2a69      	cmp	r2, #105	@ 0x69
 8011956:	d028      	beq.n	80119aa <_strtod_l+0x352>
 8011958:	dc25      	bgt.n	80119a6 <_strtod_l+0x34e>
 801195a:	2a49      	cmp	r2, #73	@ 0x49
 801195c:	d025      	beq.n	80119aa <_strtod_l+0x352>
 801195e:	2a4e      	cmp	r2, #78	@ 0x4e
 8011960:	f47f aecc 	bne.w	80116fc <_strtod_l+0xa4>
 8011964:	4999      	ldr	r1, [pc, #612]	@ (8011bcc <_strtod_l+0x574>)
 8011966:	a819      	add	r0, sp, #100	@ 0x64
 8011968:	f001 fb34 	bl	8012fd4 <__match>
 801196c:	2800      	cmp	r0, #0
 801196e:	f43f aec5 	beq.w	80116fc <_strtod_l+0xa4>
 8011972:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8011974:	781b      	ldrb	r3, [r3, #0]
 8011976:	2b28      	cmp	r3, #40	@ 0x28
 8011978:	d12e      	bne.n	80119d8 <_strtod_l+0x380>
 801197a:	4995      	ldr	r1, [pc, #596]	@ (8011bd0 <_strtod_l+0x578>)
 801197c:	aa1c      	add	r2, sp, #112	@ 0x70
 801197e:	a819      	add	r0, sp, #100	@ 0x64
 8011980:	f001 fb3c 	bl	8012ffc <__hexnan>
 8011984:	2805      	cmp	r0, #5
 8011986:	d127      	bne.n	80119d8 <_strtod_l+0x380>
 8011988:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 801198a:	f8dd a070 	ldr.w	sl, [sp, #112]	@ 0x70
 801198e:	f043 4bff 	orr.w	fp, r3, #2139095040	@ 0x7f800000
 8011992:	f44b 0be0 	orr.w	fp, fp, #7340032	@ 0x700000
 8011996:	e698      	b.n	80116ca <_strtod_l+0x72>
 8011998:	9909      	ldr	r1, [sp, #36]	@ 0x24
 801199a:	fb08 2101 	mla	r1, r8, r1, r2
 801199e:	f1a1 0230 	sub.w	r2, r1, #48	@ 0x30
 80119a2:	9209      	str	r2, [sp, #36]	@ 0x24
 80119a4:	e7b5      	b.n	8011912 <_strtod_l+0x2ba>
 80119a6:	2a6e      	cmp	r2, #110	@ 0x6e
 80119a8:	e7da      	b.n	8011960 <_strtod_l+0x308>
 80119aa:	498a      	ldr	r1, [pc, #552]	@ (8011bd4 <_strtod_l+0x57c>)
 80119ac:	a819      	add	r0, sp, #100	@ 0x64
 80119ae:	f001 fb11 	bl	8012fd4 <__match>
 80119b2:	2800      	cmp	r0, #0
 80119b4:	f43f aea2 	beq.w	80116fc <_strtod_l+0xa4>
 80119b8:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80119ba:	4987      	ldr	r1, [pc, #540]	@ (8011bd8 <_strtod_l+0x580>)
 80119bc:	3b01      	subs	r3, #1
 80119be:	a819      	add	r0, sp, #100	@ 0x64
 80119c0:	9319      	str	r3, [sp, #100]	@ 0x64
 80119c2:	f001 fb07 	bl	8012fd4 <__match>
 80119c6:	b910      	cbnz	r0, 80119ce <_strtod_l+0x376>
 80119c8:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80119ca:	3301      	adds	r3, #1
 80119cc:	9319      	str	r3, [sp, #100]	@ 0x64
 80119ce:	f04f 0a00 	mov.w	sl, #0
 80119d2:	f8df b208 	ldr.w	fp, [pc, #520]	@ 8011bdc <_strtod_l+0x584>
 80119d6:	e678      	b.n	80116ca <_strtod_l+0x72>
 80119d8:	4881      	ldr	r0, [pc, #516]	@ (8011be0 <_strtod_l+0x588>)
 80119da:	f001 f839 	bl	8012a50 <nan>
 80119de:	4682      	mov	sl, r0
 80119e0:	468b      	mov	fp, r1
 80119e2:	e672      	b.n	80116ca <_strtod_l+0x72>
 80119e4:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80119e6:	f1b9 0f00 	cmp.w	r9, #0
 80119ea:	bf08      	it	eq
 80119ec:	46a9      	moveq	r9, r5
 80119ee:	eba8 0303 	sub.w	r3, r8, r3
 80119f2:	2d10      	cmp	r5, #16
 80119f4:	980b      	ldr	r0, [sp, #44]	@ 0x2c
 80119f6:	462c      	mov	r4, r5
 80119f8:	9309      	str	r3, [sp, #36]	@ 0x24
 80119fa:	bfa8      	it	ge
 80119fc:	2410      	movge	r4, #16
 80119fe:	f7ee fd67 	bl	80004d0 <__aeabi_ui2d>
 8011a02:	2d09      	cmp	r5, #9
 8011a04:	4682      	mov	sl, r0
 8011a06:	468b      	mov	fp, r1
 8011a08:	dc11      	bgt.n	8011a2e <_strtod_l+0x3d6>
 8011a0a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8011a0c:	2b00      	cmp	r3, #0
 8011a0e:	f43f ae5c 	beq.w	80116ca <_strtod_l+0x72>
 8011a12:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8011a14:	dd76      	ble.n	8011b04 <_strtod_l+0x4ac>
 8011a16:	2b16      	cmp	r3, #22
 8011a18:	dc5d      	bgt.n	8011ad6 <_strtod_l+0x47e>
 8011a1a:	4972      	ldr	r1, [pc, #456]	@ (8011be4 <_strtod_l+0x58c>)
 8011a1c:	4652      	mov	r2, sl
 8011a1e:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8011a22:	465b      	mov	r3, fp
 8011a24:	e9d1 0100 	ldrd	r0, r1, [r1]
 8011a28:	f7ee fdcc 	bl	80005c4 <__aeabi_dmul>
 8011a2c:	e7d7      	b.n	80119de <_strtod_l+0x386>
 8011a2e:	4b6d      	ldr	r3, [pc, #436]	@ (8011be4 <_strtod_l+0x58c>)
 8011a30:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8011a34:	e953 2312 	ldrd	r2, r3, [r3, #-72]	@ 0x48
 8011a38:	f7ee fdc4 	bl	80005c4 <__aeabi_dmul>
 8011a3c:	4682      	mov	sl, r0
 8011a3e:	4638      	mov	r0, r7
 8011a40:	468b      	mov	fp, r1
 8011a42:	f7ee fd45 	bl	80004d0 <__aeabi_ui2d>
 8011a46:	4602      	mov	r2, r0
 8011a48:	460b      	mov	r3, r1
 8011a4a:	4650      	mov	r0, sl
 8011a4c:	4659      	mov	r1, fp
 8011a4e:	f7ee fc03 	bl	8000258 <__adddf3>
 8011a52:	2d0f      	cmp	r5, #15
 8011a54:	4682      	mov	sl, r0
 8011a56:	468b      	mov	fp, r1
 8011a58:	ddd7      	ble.n	8011a0a <_strtod_l+0x3b2>
 8011a5a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8011a5c:	1b2c      	subs	r4, r5, r4
 8011a5e:	441c      	add	r4, r3
 8011a60:	2c00      	cmp	r4, #0
 8011a62:	f340 8093 	ble.w	8011b8c <_strtod_l+0x534>
 8011a66:	f014 030f 	ands.w	r3, r4, #15
 8011a6a:	d00a      	beq.n	8011a82 <_strtod_l+0x42a>
 8011a6c:	495d      	ldr	r1, [pc, #372]	@ (8011be4 <_strtod_l+0x58c>)
 8011a6e:	4652      	mov	r2, sl
 8011a70:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8011a74:	e9d1 0100 	ldrd	r0, r1, [r1]
 8011a78:	465b      	mov	r3, fp
 8011a7a:	f7ee fda3 	bl	80005c4 <__aeabi_dmul>
 8011a7e:	4682      	mov	sl, r0
 8011a80:	468b      	mov	fp, r1
 8011a82:	f034 040f 	bics.w	r4, r4, #15
 8011a86:	d073      	beq.n	8011b70 <_strtod_l+0x518>
 8011a88:	f5b4 7f9a 	cmp.w	r4, #308	@ 0x134
 8011a8c:	dd49      	ble.n	8011b22 <_strtod_l+0x4ca>
 8011a8e:	2400      	movs	r4, #0
 8011a90:	46a0      	mov	r8, r4
 8011a92:	46a1      	mov	r9, r4
 8011a94:	940b      	str	r4, [sp, #44]	@ 0x2c
 8011a96:	2322      	movs	r3, #34	@ 0x22
 8011a98:	f04f 0a00 	mov.w	sl, #0
 8011a9c:	9a05      	ldr	r2, [sp, #20]
 8011a9e:	f8df b13c 	ldr.w	fp, [pc, #316]	@ 8011bdc <_strtod_l+0x584>
 8011aa2:	6013      	str	r3, [r2, #0]
 8011aa4:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8011aa6:	2b00      	cmp	r3, #0
 8011aa8:	f43f ae0f 	beq.w	80116ca <_strtod_l+0x72>
 8011aac:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8011aae:	9805      	ldr	r0, [sp, #20]
 8011ab0:	f7ff f950 	bl	8010d54 <_Bfree>
 8011ab4:	4649      	mov	r1, r9
 8011ab6:	9805      	ldr	r0, [sp, #20]
 8011ab8:	f7ff f94c 	bl	8010d54 <_Bfree>
 8011abc:	4641      	mov	r1, r8
 8011abe:	9805      	ldr	r0, [sp, #20]
 8011ac0:	f7ff f948 	bl	8010d54 <_Bfree>
 8011ac4:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8011ac6:	9805      	ldr	r0, [sp, #20]
 8011ac8:	f7ff f944 	bl	8010d54 <_Bfree>
 8011acc:	4621      	mov	r1, r4
 8011ace:	9805      	ldr	r0, [sp, #20]
 8011ad0:	f7ff f940 	bl	8010d54 <_Bfree>
 8011ad4:	e5f9      	b.n	80116ca <_strtod_l+0x72>
 8011ad6:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8011ad8:	f1c5 0325 	rsb	r3, r5, #37	@ 0x25
 8011adc:	4293      	cmp	r3, r2
 8011ade:	dbbc      	blt.n	8011a5a <_strtod_l+0x402>
 8011ae0:	4c40      	ldr	r4, [pc, #256]	@ (8011be4 <_strtod_l+0x58c>)
 8011ae2:	f1c5 050f 	rsb	r5, r5, #15
 8011ae6:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 8011aea:	4652      	mov	r2, sl
 8011aec:	e9d1 0100 	ldrd	r0, r1, [r1]
 8011af0:	465b      	mov	r3, fp
 8011af2:	f7ee fd67 	bl	80005c4 <__aeabi_dmul>
 8011af6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8011af8:	1b5d      	subs	r5, r3, r5
 8011afa:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 8011afe:	e9d4 2300 	ldrd	r2, r3, [r4]
 8011b02:	e791      	b.n	8011a28 <_strtod_l+0x3d0>
 8011b04:	3316      	adds	r3, #22
 8011b06:	dba8      	blt.n	8011a5a <_strtod_l+0x402>
 8011b08:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8011b0a:	4650      	mov	r0, sl
 8011b0c:	eba3 0808 	sub.w	r8, r3, r8
 8011b10:	4b34      	ldr	r3, [pc, #208]	@ (8011be4 <_strtod_l+0x58c>)
 8011b12:	4659      	mov	r1, fp
 8011b14:	eb03 08c8 	add.w	r8, r3, r8, lsl #3
 8011b18:	e9d8 2300 	ldrd	r2, r3, [r8]
 8011b1c:	f7ee fe7c 	bl	8000818 <__aeabi_ddiv>
 8011b20:	e75d      	b.n	80119de <_strtod_l+0x386>
 8011b22:	2300      	movs	r3, #0
 8011b24:	4650      	mov	r0, sl
 8011b26:	4659      	mov	r1, fp
 8011b28:	461e      	mov	r6, r3
 8011b2a:	4f2f      	ldr	r7, [pc, #188]	@ (8011be8 <_strtod_l+0x590>)
 8011b2c:	1124      	asrs	r4, r4, #4
 8011b2e:	2c01      	cmp	r4, #1
 8011b30:	dc21      	bgt.n	8011b76 <_strtod_l+0x51e>
 8011b32:	b10b      	cbz	r3, 8011b38 <_strtod_l+0x4e0>
 8011b34:	4682      	mov	sl, r0
 8011b36:	468b      	mov	fp, r1
 8011b38:	492b      	ldr	r1, [pc, #172]	@ (8011be8 <_strtod_l+0x590>)
 8011b3a:	f1ab 7b54 	sub.w	fp, fp, #55574528	@ 0x3500000
 8011b3e:	eb01 01c6 	add.w	r1, r1, r6, lsl #3
 8011b42:	4652      	mov	r2, sl
 8011b44:	e9d1 0100 	ldrd	r0, r1, [r1]
 8011b48:	465b      	mov	r3, fp
 8011b4a:	f7ee fd3b 	bl	80005c4 <__aeabi_dmul>
 8011b4e:	4b23      	ldr	r3, [pc, #140]	@ (8011bdc <_strtod_l+0x584>)
 8011b50:	460a      	mov	r2, r1
 8011b52:	400b      	ands	r3, r1
 8011b54:	4925      	ldr	r1, [pc, #148]	@ (8011bec <_strtod_l+0x594>)
 8011b56:	4682      	mov	sl, r0
 8011b58:	428b      	cmp	r3, r1
 8011b5a:	d898      	bhi.n	8011a8e <_strtod_l+0x436>
 8011b5c:	f5a1 1180 	sub.w	r1, r1, #1048576	@ 0x100000
 8011b60:	428b      	cmp	r3, r1
 8011b62:	bf86      	itte	hi
 8011b64:	f04f 3aff 	movhi.w	sl, #4294967295
 8011b68:	f8df b084 	ldrhi.w	fp, [pc, #132]	@ 8011bf0 <_strtod_l+0x598>
 8011b6c:	f102 7b54 	addls.w	fp, r2, #55574528	@ 0x3500000
 8011b70:	2300      	movs	r3, #0
 8011b72:	9308      	str	r3, [sp, #32]
 8011b74:	e076      	b.n	8011c64 <_strtod_l+0x60c>
 8011b76:	07e2      	lsls	r2, r4, #31
 8011b78:	d504      	bpl.n	8011b84 <_strtod_l+0x52c>
 8011b7a:	e9d7 2300 	ldrd	r2, r3, [r7]
 8011b7e:	f7ee fd21 	bl	80005c4 <__aeabi_dmul>
 8011b82:	2301      	movs	r3, #1
 8011b84:	3601      	adds	r6, #1
 8011b86:	1064      	asrs	r4, r4, #1
 8011b88:	3708      	adds	r7, #8
 8011b8a:	e7d0      	b.n	8011b2e <_strtod_l+0x4d6>
 8011b8c:	d0f0      	beq.n	8011b70 <_strtod_l+0x518>
 8011b8e:	4264      	negs	r4, r4
 8011b90:	f014 020f 	ands.w	r2, r4, #15
 8011b94:	d00a      	beq.n	8011bac <_strtod_l+0x554>
 8011b96:	4b13      	ldr	r3, [pc, #76]	@ (8011be4 <_strtod_l+0x58c>)
 8011b98:	4650      	mov	r0, sl
 8011b9a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8011b9e:	4659      	mov	r1, fp
 8011ba0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011ba4:	f7ee fe38 	bl	8000818 <__aeabi_ddiv>
 8011ba8:	4682      	mov	sl, r0
 8011baa:	468b      	mov	fp, r1
 8011bac:	1124      	asrs	r4, r4, #4
 8011bae:	d0df      	beq.n	8011b70 <_strtod_l+0x518>
 8011bb0:	2c1f      	cmp	r4, #31
 8011bb2:	dd1f      	ble.n	8011bf4 <_strtod_l+0x59c>
 8011bb4:	2400      	movs	r4, #0
 8011bb6:	46a0      	mov	r8, r4
 8011bb8:	46a1      	mov	r9, r4
 8011bba:	940b      	str	r4, [sp, #44]	@ 0x2c
 8011bbc:	2322      	movs	r3, #34	@ 0x22
 8011bbe:	9a05      	ldr	r2, [sp, #20]
 8011bc0:	f04f 0a00 	mov.w	sl, #0
 8011bc4:	f04f 0b00 	mov.w	fp, #0
 8011bc8:	6013      	str	r3, [r2, #0]
 8011bca:	e76b      	b.n	8011aa4 <_strtod_l+0x44c>
 8011bcc:	080167ac 	.word	0x080167ac
 8011bd0:	08016a78 	.word	0x08016a78
 8011bd4:	080167a4 	.word	0x080167a4
 8011bd8:	080167db 	.word	0x080167db
 8011bdc:	7ff00000 	.word	0x7ff00000
 8011be0:	08016914 	.word	0x08016914
 8011be4:	080169b0 	.word	0x080169b0
 8011be8:	08016988 	.word	0x08016988
 8011bec:	7ca00000 	.word	0x7ca00000
 8011bf0:	7fefffff 	.word	0x7fefffff
 8011bf4:	f014 0310 	ands.w	r3, r4, #16
 8011bf8:	bf18      	it	ne
 8011bfa:	236a      	movne	r3, #106	@ 0x6a
 8011bfc:	4650      	mov	r0, sl
 8011bfe:	9308      	str	r3, [sp, #32]
 8011c00:	4659      	mov	r1, fp
 8011c02:	2300      	movs	r3, #0
 8011c04:	4e77      	ldr	r6, [pc, #476]	@ (8011de4 <_strtod_l+0x78c>)
 8011c06:	07e7      	lsls	r7, r4, #31
 8011c08:	d504      	bpl.n	8011c14 <_strtod_l+0x5bc>
 8011c0a:	e9d6 2300 	ldrd	r2, r3, [r6]
 8011c0e:	f7ee fcd9 	bl	80005c4 <__aeabi_dmul>
 8011c12:	2301      	movs	r3, #1
 8011c14:	1064      	asrs	r4, r4, #1
 8011c16:	f106 0608 	add.w	r6, r6, #8
 8011c1a:	d1f4      	bne.n	8011c06 <_strtod_l+0x5ae>
 8011c1c:	b10b      	cbz	r3, 8011c22 <_strtod_l+0x5ca>
 8011c1e:	4682      	mov	sl, r0
 8011c20:	468b      	mov	fp, r1
 8011c22:	9b08      	ldr	r3, [sp, #32]
 8011c24:	b1b3      	cbz	r3, 8011c54 <_strtod_l+0x5fc>
 8011c26:	f3cb 520a 	ubfx	r2, fp, #20, #11
 8011c2a:	f1c2 036b 	rsb	r3, r2, #107	@ 0x6b
 8011c2e:	2b00      	cmp	r3, #0
 8011c30:	4659      	mov	r1, fp
 8011c32:	dd0f      	ble.n	8011c54 <_strtod_l+0x5fc>
 8011c34:	2b1f      	cmp	r3, #31
 8011c36:	dd58      	ble.n	8011cea <_strtod_l+0x692>
 8011c38:	2b34      	cmp	r3, #52	@ 0x34
 8011c3a:	bfd8      	it	le
 8011c3c:	f04f 33ff 	movle.w	r3, #4294967295
 8011c40:	f04f 0a00 	mov.w	sl, #0
 8011c44:	bfcf      	iteee	gt
 8011c46:	f04f 7b5c 	movgt.w	fp, #57671680	@ 0x3700000
 8011c4a:	f1c2 024b 	rsble	r2, r2, #75	@ 0x4b
 8011c4e:	4093      	lslle	r3, r2
 8011c50:	ea03 0b01 	andle.w	fp, r3, r1
 8011c54:	2200      	movs	r2, #0
 8011c56:	2300      	movs	r3, #0
 8011c58:	4650      	mov	r0, sl
 8011c5a:	4659      	mov	r1, fp
 8011c5c:	f7ee ff1a 	bl	8000a94 <__aeabi_dcmpeq>
 8011c60:	2800      	cmp	r0, #0
 8011c62:	d1a7      	bne.n	8011bb4 <_strtod_l+0x55c>
 8011c64:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8011c66:	464a      	mov	r2, r9
 8011c68:	9300      	str	r3, [sp, #0]
 8011c6a:	990c      	ldr	r1, [sp, #48]	@ 0x30
 8011c6c:	462b      	mov	r3, r5
 8011c6e:	9805      	ldr	r0, [sp, #20]
 8011c70:	f7ff f8d8 	bl	8010e24 <__s2b>
 8011c74:	900b      	str	r0, [sp, #44]	@ 0x2c
 8011c76:	2800      	cmp	r0, #0
 8011c78:	f43f af09 	beq.w	8011a8e <_strtod_l+0x436>
 8011c7c:	2400      	movs	r4, #0
 8011c7e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8011c80:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8011c82:	2a00      	cmp	r2, #0
 8011c84:	eba3 0308 	sub.w	r3, r3, r8
 8011c88:	bfa8      	it	ge
 8011c8a:	2300      	movge	r3, #0
 8011c8c:	46a0      	mov	r8, r4
 8011c8e:	9312      	str	r3, [sp, #72]	@ 0x48
 8011c90:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 8011c94:	9316      	str	r3, [sp, #88]	@ 0x58
 8011c96:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8011c98:	9805      	ldr	r0, [sp, #20]
 8011c9a:	6859      	ldr	r1, [r3, #4]
 8011c9c:	f7ff f81a 	bl	8010cd4 <_Balloc>
 8011ca0:	4681      	mov	r9, r0
 8011ca2:	2800      	cmp	r0, #0
 8011ca4:	f43f aef7 	beq.w	8011a96 <_strtod_l+0x43e>
 8011ca8:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8011caa:	300c      	adds	r0, #12
 8011cac:	691a      	ldr	r2, [r3, #16]
 8011cae:	f103 010c 	add.w	r1, r3, #12
 8011cb2:	3202      	adds	r2, #2
 8011cb4:	0092      	lsls	r2, r2, #2
 8011cb6:	f000 febd 	bl	8012a34 <memcpy>
 8011cba:	ab1c      	add	r3, sp, #112	@ 0x70
 8011cbc:	9301      	str	r3, [sp, #4]
 8011cbe:	ab1b      	add	r3, sp, #108	@ 0x6c
 8011cc0:	9300      	str	r3, [sp, #0]
 8011cc2:	4652      	mov	r2, sl
 8011cc4:	465b      	mov	r3, fp
 8011cc6:	9805      	ldr	r0, [sp, #20]
 8011cc8:	e9cd ab0c 	strd	sl, fp, [sp, #48]	@ 0x30
 8011ccc:	f7ff fbd6 	bl	801147c <__d2b>
 8011cd0:	901a      	str	r0, [sp, #104]	@ 0x68
 8011cd2:	2800      	cmp	r0, #0
 8011cd4:	f43f aedf 	beq.w	8011a96 <_strtod_l+0x43e>
 8011cd8:	2101      	movs	r1, #1
 8011cda:	9805      	ldr	r0, [sp, #20]
 8011cdc:	f7ff f938 	bl	8010f50 <__i2b>
 8011ce0:	4680      	mov	r8, r0
 8011ce2:	b948      	cbnz	r0, 8011cf8 <_strtod_l+0x6a0>
 8011ce4:	f04f 0800 	mov.w	r8, #0
 8011ce8:	e6d5      	b.n	8011a96 <_strtod_l+0x43e>
 8011cea:	f04f 32ff 	mov.w	r2, #4294967295
 8011cee:	fa02 f303 	lsl.w	r3, r2, r3
 8011cf2:	ea03 0a0a 	and.w	sl, r3, sl
 8011cf6:	e7ad      	b.n	8011c54 <_strtod_l+0x5fc>
 8011cf8:	9d1b      	ldr	r5, [sp, #108]	@ 0x6c
 8011cfa:	9a1c      	ldr	r2, [sp, #112]	@ 0x70
 8011cfc:	2d00      	cmp	r5, #0
 8011cfe:	bfab      	itete	ge
 8011d00:	9b12      	ldrge	r3, [sp, #72]	@ 0x48
 8011d02:	9b16      	ldrlt	r3, [sp, #88]	@ 0x58
 8011d04:	18ef      	addge	r7, r5, r3
 8011d06:	1b5e      	sublt	r6, r3, r5
 8011d08:	9b08      	ldr	r3, [sp, #32]
 8011d0a:	bfa8      	it	ge
 8011d0c:	9e16      	ldrge	r6, [sp, #88]	@ 0x58
 8011d0e:	eba5 0503 	sub.w	r5, r5, r3
 8011d12:	4415      	add	r5, r2
 8011d14:	4b34      	ldr	r3, [pc, #208]	@ (8011de8 <_strtod_l+0x790>)
 8011d16:	f105 35ff 	add.w	r5, r5, #4294967295
 8011d1a:	bfb8      	it	lt
 8011d1c:	9f12      	ldrlt	r7, [sp, #72]	@ 0x48
 8011d1e:	429d      	cmp	r5, r3
 8011d20:	f1c2 0236 	rsb	r2, r2, #54	@ 0x36
 8011d24:	da50      	bge.n	8011dc8 <_strtod_l+0x770>
 8011d26:	1b5b      	subs	r3, r3, r5
 8011d28:	2b1f      	cmp	r3, #31
 8011d2a:	f04f 0101 	mov.w	r1, #1
 8011d2e:	eba2 0203 	sub.w	r2, r2, r3
 8011d32:	dc3d      	bgt.n	8011db0 <_strtod_l+0x758>
 8011d34:	fa01 f303 	lsl.w	r3, r1, r3
 8011d38:	9313      	str	r3, [sp, #76]	@ 0x4c
 8011d3a:	2300      	movs	r3, #0
 8011d3c:	9310      	str	r3, [sp, #64]	@ 0x40
 8011d3e:	18bd      	adds	r5, r7, r2
 8011d40:	9b08      	ldr	r3, [sp, #32]
 8011d42:	42af      	cmp	r7, r5
 8011d44:	4416      	add	r6, r2
 8011d46:	441e      	add	r6, r3
 8011d48:	463b      	mov	r3, r7
 8011d4a:	bfa8      	it	ge
 8011d4c:	462b      	movge	r3, r5
 8011d4e:	42b3      	cmp	r3, r6
 8011d50:	bfa8      	it	ge
 8011d52:	4633      	movge	r3, r6
 8011d54:	2b00      	cmp	r3, #0
 8011d56:	bfc2      	ittt	gt
 8011d58:	1aed      	subgt	r5, r5, r3
 8011d5a:	1af6      	subgt	r6, r6, r3
 8011d5c:	1aff      	subgt	r7, r7, r3
 8011d5e:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 8011d60:	2b00      	cmp	r3, #0
 8011d62:	dd16      	ble.n	8011d92 <_strtod_l+0x73a>
 8011d64:	4641      	mov	r1, r8
 8011d66:	461a      	mov	r2, r3
 8011d68:	9805      	ldr	r0, [sp, #20]
 8011d6a:	f7ff f9a9 	bl	80110c0 <__pow5mult>
 8011d6e:	4680      	mov	r8, r0
 8011d70:	2800      	cmp	r0, #0
 8011d72:	d0b7      	beq.n	8011ce4 <_strtod_l+0x68c>
 8011d74:	4601      	mov	r1, r0
 8011d76:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 8011d78:	9805      	ldr	r0, [sp, #20]
 8011d7a:	f7ff f8ff 	bl	8010f7c <__multiply>
 8011d7e:	900a      	str	r0, [sp, #40]	@ 0x28
 8011d80:	2800      	cmp	r0, #0
 8011d82:	f43f ae88 	beq.w	8011a96 <_strtod_l+0x43e>
 8011d86:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8011d88:	9805      	ldr	r0, [sp, #20]
 8011d8a:	f7fe ffe3 	bl	8010d54 <_Bfree>
 8011d8e:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8011d90:	931a      	str	r3, [sp, #104]	@ 0x68
 8011d92:	2d00      	cmp	r5, #0
 8011d94:	dc1d      	bgt.n	8011dd2 <_strtod_l+0x77a>
 8011d96:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8011d98:	2b00      	cmp	r3, #0
 8011d9a:	dd27      	ble.n	8011dec <_strtod_l+0x794>
 8011d9c:	4649      	mov	r1, r9
 8011d9e:	9a16      	ldr	r2, [sp, #88]	@ 0x58
 8011da0:	9805      	ldr	r0, [sp, #20]
 8011da2:	f7ff f98d 	bl	80110c0 <__pow5mult>
 8011da6:	4681      	mov	r9, r0
 8011da8:	bb00      	cbnz	r0, 8011dec <_strtod_l+0x794>
 8011daa:	f04f 0900 	mov.w	r9, #0
 8011dae:	e672      	b.n	8011a96 <_strtod_l+0x43e>
 8011db0:	f1c5 457f 	rsb	r5, r5, #4278190080	@ 0xff000000
 8011db4:	f505 057f 	add.w	r5, r5, #16711680	@ 0xff0000
 8011db8:	f505 457b 	add.w	r5, r5, #64256	@ 0xfb00
 8011dbc:	35e2      	adds	r5, #226	@ 0xe2
 8011dbe:	fa01 f305 	lsl.w	r3, r1, r5
 8011dc2:	9310      	str	r3, [sp, #64]	@ 0x40
 8011dc4:	9113      	str	r1, [sp, #76]	@ 0x4c
 8011dc6:	e7ba      	b.n	8011d3e <_strtod_l+0x6e6>
 8011dc8:	2300      	movs	r3, #0
 8011dca:	9310      	str	r3, [sp, #64]	@ 0x40
 8011dcc:	2301      	movs	r3, #1
 8011dce:	9313      	str	r3, [sp, #76]	@ 0x4c
 8011dd0:	e7b5      	b.n	8011d3e <_strtod_l+0x6e6>
 8011dd2:	462a      	mov	r2, r5
 8011dd4:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8011dd6:	9805      	ldr	r0, [sp, #20]
 8011dd8:	f7ff f9cc 	bl	8011174 <__lshift>
 8011ddc:	901a      	str	r0, [sp, #104]	@ 0x68
 8011dde:	2800      	cmp	r0, #0
 8011de0:	d1d9      	bne.n	8011d96 <_strtod_l+0x73e>
 8011de2:	e658      	b.n	8011a96 <_strtod_l+0x43e>
 8011de4:	08016aa0 	.word	0x08016aa0
 8011de8:	fffffc02 	.word	0xfffffc02
 8011dec:	2e00      	cmp	r6, #0
 8011dee:	dd07      	ble.n	8011e00 <_strtod_l+0x7a8>
 8011df0:	4649      	mov	r1, r9
 8011df2:	4632      	mov	r2, r6
 8011df4:	9805      	ldr	r0, [sp, #20]
 8011df6:	f7ff f9bd 	bl	8011174 <__lshift>
 8011dfa:	4681      	mov	r9, r0
 8011dfc:	2800      	cmp	r0, #0
 8011dfe:	d0d4      	beq.n	8011daa <_strtod_l+0x752>
 8011e00:	2f00      	cmp	r7, #0
 8011e02:	dd08      	ble.n	8011e16 <_strtod_l+0x7be>
 8011e04:	4641      	mov	r1, r8
 8011e06:	463a      	mov	r2, r7
 8011e08:	9805      	ldr	r0, [sp, #20]
 8011e0a:	f7ff f9b3 	bl	8011174 <__lshift>
 8011e0e:	4680      	mov	r8, r0
 8011e10:	2800      	cmp	r0, #0
 8011e12:	f43f ae40 	beq.w	8011a96 <_strtod_l+0x43e>
 8011e16:	464a      	mov	r2, r9
 8011e18:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8011e1a:	9805      	ldr	r0, [sp, #20]
 8011e1c:	f7ff fa32 	bl	8011284 <__mdiff>
 8011e20:	4604      	mov	r4, r0
 8011e22:	2800      	cmp	r0, #0
 8011e24:	f43f ae37 	beq.w	8011a96 <_strtod_l+0x43e>
 8011e28:	68c3      	ldr	r3, [r0, #12]
 8011e2a:	4641      	mov	r1, r8
 8011e2c:	930f      	str	r3, [sp, #60]	@ 0x3c
 8011e2e:	2300      	movs	r3, #0
 8011e30:	60c3      	str	r3, [r0, #12]
 8011e32:	f7ff fa0b 	bl	801124c <__mcmp>
 8011e36:	2800      	cmp	r0, #0
 8011e38:	da3d      	bge.n	8011eb6 <_strtod_l+0x85e>
 8011e3a:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8011e3c:	ea53 030a 	orrs.w	r3, r3, sl
 8011e40:	d163      	bne.n	8011f0a <_strtod_l+0x8b2>
 8011e42:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8011e46:	2b00      	cmp	r3, #0
 8011e48:	d15f      	bne.n	8011f0a <_strtod_l+0x8b2>
 8011e4a:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8011e4e:	0d1b      	lsrs	r3, r3, #20
 8011e50:	051b      	lsls	r3, r3, #20
 8011e52:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 8011e56:	d958      	bls.n	8011f0a <_strtod_l+0x8b2>
 8011e58:	6963      	ldr	r3, [r4, #20]
 8011e5a:	b913      	cbnz	r3, 8011e62 <_strtod_l+0x80a>
 8011e5c:	6923      	ldr	r3, [r4, #16]
 8011e5e:	2b01      	cmp	r3, #1
 8011e60:	dd53      	ble.n	8011f0a <_strtod_l+0x8b2>
 8011e62:	4621      	mov	r1, r4
 8011e64:	2201      	movs	r2, #1
 8011e66:	9805      	ldr	r0, [sp, #20]
 8011e68:	f7ff f984 	bl	8011174 <__lshift>
 8011e6c:	4641      	mov	r1, r8
 8011e6e:	4604      	mov	r4, r0
 8011e70:	f7ff f9ec 	bl	801124c <__mcmp>
 8011e74:	2800      	cmp	r0, #0
 8011e76:	dd48      	ble.n	8011f0a <_strtod_l+0x8b2>
 8011e78:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8011e7c:	9a08      	ldr	r2, [sp, #32]
 8011e7e:	0d1b      	lsrs	r3, r3, #20
 8011e80:	051b      	lsls	r3, r3, #20
 8011e82:	2a00      	cmp	r2, #0
 8011e84:	d062      	beq.n	8011f4c <_strtod_l+0x8f4>
 8011e86:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 8011e8a:	d85f      	bhi.n	8011f4c <_strtod_l+0x8f4>
 8011e8c:	f1b3 7f5c 	cmp.w	r3, #57671680	@ 0x3700000
 8011e90:	f67f ae94 	bls.w	8011bbc <_strtod_l+0x564>
 8011e94:	4650      	mov	r0, sl
 8011e96:	4659      	mov	r1, fp
 8011e98:	4ba3      	ldr	r3, [pc, #652]	@ (8012128 <_strtod_l+0xad0>)
 8011e9a:	2200      	movs	r2, #0
 8011e9c:	f7ee fb92 	bl	80005c4 <__aeabi_dmul>
 8011ea0:	4ba2      	ldr	r3, [pc, #648]	@ (801212c <_strtod_l+0xad4>)
 8011ea2:	4682      	mov	sl, r0
 8011ea4:	400b      	ands	r3, r1
 8011ea6:	468b      	mov	fp, r1
 8011ea8:	2b00      	cmp	r3, #0
 8011eaa:	f47f adff 	bne.w	8011aac <_strtod_l+0x454>
 8011eae:	2322      	movs	r3, #34	@ 0x22
 8011eb0:	9a05      	ldr	r2, [sp, #20]
 8011eb2:	6013      	str	r3, [r2, #0]
 8011eb4:	e5fa      	b.n	8011aac <_strtod_l+0x454>
 8011eb6:	f8cd b028 	str.w	fp, [sp, #40]	@ 0x28
 8011eba:	d165      	bne.n	8011f88 <_strtod_l+0x930>
 8011ebc:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 8011ebe:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8011ec2:	b35a      	cbz	r2, 8011f1c <_strtod_l+0x8c4>
 8011ec4:	4a9a      	ldr	r2, [pc, #616]	@ (8012130 <_strtod_l+0xad8>)
 8011ec6:	4293      	cmp	r3, r2
 8011ec8:	d12b      	bne.n	8011f22 <_strtod_l+0x8ca>
 8011eca:	9b08      	ldr	r3, [sp, #32]
 8011ecc:	4651      	mov	r1, sl
 8011ece:	b303      	cbz	r3, 8011f12 <_strtod_l+0x8ba>
 8011ed0:	465a      	mov	r2, fp
 8011ed2:	4b96      	ldr	r3, [pc, #600]	@ (801212c <_strtod_l+0xad4>)
 8011ed4:	4013      	ands	r3, r2
 8011ed6:	f1b3 6fd4 	cmp.w	r3, #111149056	@ 0x6a00000
 8011eda:	f04f 32ff 	mov.w	r2, #4294967295
 8011ede:	d81b      	bhi.n	8011f18 <_strtod_l+0x8c0>
 8011ee0:	0d1b      	lsrs	r3, r3, #20
 8011ee2:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 8011ee6:	fa02 f303 	lsl.w	r3, r2, r3
 8011eea:	4299      	cmp	r1, r3
 8011eec:	d119      	bne.n	8011f22 <_strtod_l+0x8ca>
 8011eee:	4b91      	ldr	r3, [pc, #580]	@ (8012134 <_strtod_l+0xadc>)
 8011ef0:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8011ef2:	429a      	cmp	r2, r3
 8011ef4:	d102      	bne.n	8011efc <_strtod_l+0x8a4>
 8011ef6:	3101      	adds	r1, #1
 8011ef8:	f43f adcd 	beq.w	8011a96 <_strtod_l+0x43e>
 8011efc:	f04f 0a00 	mov.w	sl, #0
 8011f00:	4b8a      	ldr	r3, [pc, #552]	@ (801212c <_strtod_l+0xad4>)
 8011f02:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8011f04:	401a      	ands	r2, r3
 8011f06:	f502 1b80 	add.w	fp, r2, #1048576	@ 0x100000
 8011f0a:	9b08      	ldr	r3, [sp, #32]
 8011f0c:	2b00      	cmp	r3, #0
 8011f0e:	d1c1      	bne.n	8011e94 <_strtod_l+0x83c>
 8011f10:	e5cc      	b.n	8011aac <_strtod_l+0x454>
 8011f12:	f04f 33ff 	mov.w	r3, #4294967295
 8011f16:	e7e8      	b.n	8011eea <_strtod_l+0x892>
 8011f18:	4613      	mov	r3, r2
 8011f1a:	e7e6      	b.n	8011eea <_strtod_l+0x892>
 8011f1c:	ea53 030a 	orrs.w	r3, r3, sl
 8011f20:	d0aa      	beq.n	8011e78 <_strtod_l+0x820>
 8011f22:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8011f24:	b1db      	cbz	r3, 8011f5e <_strtod_l+0x906>
 8011f26:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8011f28:	4213      	tst	r3, r2
 8011f2a:	d0ee      	beq.n	8011f0a <_strtod_l+0x8b2>
 8011f2c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8011f2e:	4650      	mov	r0, sl
 8011f30:	4659      	mov	r1, fp
 8011f32:	9a08      	ldr	r2, [sp, #32]
 8011f34:	b1bb      	cbz	r3, 8011f66 <_strtod_l+0x90e>
 8011f36:	f7ff fb6d 	bl	8011614 <sulp>
 8011f3a:	4602      	mov	r2, r0
 8011f3c:	460b      	mov	r3, r1
 8011f3e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8011f42:	f7ee f989 	bl	8000258 <__adddf3>
 8011f46:	4682      	mov	sl, r0
 8011f48:	468b      	mov	fp, r1
 8011f4a:	e7de      	b.n	8011f0a <_strtod_l+0x8b2>
 8011f4c:	f5a3 1380 	sub.w	r3, r3, #1048576	@ 0x100000
 8011f50:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 8011f54:	f04f 3aff 	mov.w	sl, #4294967295
 8011f58:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 8011f5c:	e7d5      	b.n	8011f0a <_strtod_l+0x8b2>
 8011f5e:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8011f60:	ea13 0f0a 	tst.w	r3, sl
 8011f64:	e7e1      	b.n	8011f2a <_strtod_l+0x8d2>
 8011f66:	f7ff fb55 	bl	8011614 <sulp>
 8011f6a:	4602      	mov	r2, r0
 8011f6c:	460b      	mov	r3, r1
 8011f6e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8011f72:	f7ee f96f 	bl	8000254 <__aeabi_dsub>
 8011f76:	2200      	movs	r2, #0
 8011f78:	2300      	movs	r3, #0
 8011f7a:	4682      	mov	sl, r0
 8011f7c:	468b      	mov	fp, r1
 8011f7e:	f7ee fd89 	bl	8000a94 <__aeabi_dcmpeq>
 8011f82:	2800      	cmp	r0, #0
 8011f84:	d0c1      	beq.n	8011f0a <_strtod_l+0x8b2>
 8011f86:	e619      	b.n	8011bbc <_strtod_l+0x564>
 8011f88:	4641      	mov	r1, r8
 8011f8a:	4620      	mov	r0, r4
 8011f8c:	f7ff face 	bl	801152c <__ratio>
 8011f90:	2200      	movs	r2, #0
 8011f92:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8011f96:	4606      	mov	r6, r0
 8011f98:	460f      	mov	r7, r1
 8011f9a:	f7ee fd8f 	bl	8000abc <__aeabi_dcmple>
 8011f9e:	2800      	cmp	r0, #0
 8011fa0:	d06d      	beq.n	801207e <_strtod_l+0xa26>
 8011fa2:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8011fa4:	2b00      	cmp	r3, #0
 8011fa6:	d178      	bne.n	801209a <_strtod_l+0xa42>
 8011fa8:	f1ba 0f00 	cmp.w	sl, #0
 8011fac:	d156      	bne.n	801205c <_strtod_l+0xa04>
 8011fae:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8011fb0:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8011fb4:	2b00      	cmp	r3, #0
 8011fb6:	d158      	bne.n	801206a <_strtod_l+0xa12>
 8011fb8:	2200      	movs	r2, #0
 8011fba:	4630      	mov	r0, r6
 8011fbc:	4639      	mov	r1, r7
 8011fbe:	4b5e      	ldr	r3, [pc, #376]	@ (8012138 <_strtod_l+0xae0>)
 8011fc0:	f7ee fd72 	bl	8000aa8 <__aeabi_dcmplt>
 8011fc4:	2800      	cmp	r0, #0
 8011fc6:	d157      	bne.n	8012078 <_strtod_l+0xa20>
 8011fc8:	4630      	mov	r0, r6
 8011fca:	4639      	mov	r1, r7
 8011fcc:	2200      	movs	r2, #0
 8011fce:	4b5b      	ldr	r3, [pc, #364]	@ (801213c <_strtod_l+0xae4>)
 8011fd0:	f7ee faf8 	bl	80005c4 <__aeabi_dmul>
 8011fd4:	4606      	mov	r6, r0
 8011fd6:	460f      	mov	r7, r1
 8011fd8:	f107 4300 	add.w	r3, r7, #2147483648	@ 0x80000000
 8011fdc:	9606      	str	r6, [sp, #24]
 8011fde:	9307      	str	r3, [sp, #28]
 8011fe0:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8011fe4:	4d51      	ldr	r5, [pc, #324]	@ (801212c <_strtod_l+0xad4>)
 8011fe6:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 8011fea:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8011fec:	401d      	ands	r5, r3
 8011fee:	4b54      	ldr	r3, [pc, #336]	@ (8012140 <_strtod_l+0xae8>)
 8011ff0:	429d      	cmp	r5, r3
 8011ff2:	f040 80ab 	bne.w	801214c <_strtod_l+0xaf4>
 8011ff6:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8011ff8:	4650      	mov	r0, sl
 8011ffa:	f1a3 7b54 	sub.w	fp, r3, #55574528	@ 0x3500000
 8011ffe:	4659      	mov	r1, fp
 8012000:	f7ff f9d4 	bl	80113ac <__ulp>
 8012004:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8012008:	f7ee fadc 	bl	80005c4 <__aeabi_dmul>
 801200c:	4652      	mov	r2, sl
 801200e:	465b      	mov	r3, fp
 8012010:	f7ee f922 	bl	8000258 <__adddf3>
 8012014:	460b      	mov	r3, r1
 8012016:	4945      	ldr	r1, [pc, #276]	@ (801212c <_strtod_l+0xad4>)
 8012018:	4a4a      	ldr	r2, [pc, #296]	@ (8012144 <_strtod_l+0xaec>)
 801201a:	4019      	ands	r1, r3
 801201c:	4291      	cmp	r1, r2
 801201e:	4682      	mov	sl, r0
 8012020:	d942      	bls.n	80120a8 <_strtod_l+0xa50>
 8012022:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8012024:	4b43      	ldr	r3, [pc, #268]	@ (8012134 <_strtod_l+0xadc>)
 8012026:	429a      	cmp	r2, r3
 8012028:	d103      	bne.n	8012032 <_strtod_l+0x9da>
 801202a:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 801202c:	3301      	adds	r3, #1
 801202e:	f43f ad32 	beq.w	8011a96 <_strtod_l+0x43e>
 8012032:	f04f 3aff 	mov.w	sl, #4294967295
 8012036:	f8df b0fc 	ldr.w	fp, [pc, #252]	@ 8012134 <_strtod_l+0xadc>
 801203a:	991a      	ldr	r1, [sp, #104]	@ 0x68
 801203c:	9805      	ldr	r0, [sp, #20]
 801203e:	f7fe fe89 	bl	8010d54 <_Bfree>
 8012042:	4649      	mov	r1, r9
 8012044:	9805      	ldr	r0, [sp, #20]
 8012046:	f7fe fe85 	bl	8010d54 <_Bfree>
 801204a:	4641      	mov	r1, r8
 801204c:	9805      	ldr	r0, [sp, #20]
 801204e:	f7fe fe81 	bl	8010d54 <_Bfree>
 8012052:	4621      	mov	r1, r4
 8012054:	9805      	ldr	r0, [sp, #20]
 8012056:	f7fe fe7d 	bl	8010d54 <_Bfree>
 801205a:	e61c      	b.n	8011c96 <_strtod_l+0x63e>
 801205c:	f1ba 0f01 	cmp.w	sl, #1
 8012060:	d103      	bne.n	801206a <_strtod_l+0xa12>
 8012062:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8012064:	2b00      	cmp	r3, #0
 8012066:	f43f ada9 	beq.w	8011bbc <_strtod_l+0x564>
 801206a:	2200      	movs	r2, #0
 801206c:	4b36      	ldr	r3, [pc, #216]	@ (8012148 <_strtod_l+0xaf0>)
 801206e:	2600      	movs	r6, #0
 8012070:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8012074:	4f30      	ldr	r7, [pc, #192]	@ (8012138 <_strtod_l+0xae0>)
 8012076:	e7b3      	b.n	8011fe0 <_strtod_l+0x988>
 8012078:	2600      	movs	r6, #0
 801207a:	4f30      	ldr	r7, [pc, #192]	@ (801213c <_strtod_l+0xae4>)
 801207c:	e7ac      	b.n	8011fd8 <_strtod_l+0x980>
 801207e:	4630      	mov	r0, r6
 8012080:	4639      	mov	r1, r7
 8012082:	4b2e      	ldr	r3, [pc, #184]	@ (801213c <_strtod_l+0xae4>)
 8012084:	2200      	movs	r2, #0
 8012086:	f7ee fa9d 	bl	80005c4 <__aeabi_dmul>
 801208a:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 801208c:	4606      	mov	r6, r0
 801208e:	460f      	mov	r7, r1
 8012090:	2b00      	cmp	r3, #0
 8012092:	d0a1      	beq.n	8011fd8 <_strtod_l+0x980>
 8012094:	e9cd 6706 	strd	r6, r7, [sp, #24]
 8012098:	e7a2      	b.n	8011fe0 <_strtod_l+0x988>
 801209a:	2200      	movs	r2, #0
 801209c:	4b26      	ldr	r3, [pc, #152]	@ (8012138 <_strtod_l+0xae0>)
 801209e:	4616      	mov	r6, r2
 80120a0:	461f      	mov	r7, r3
 80120a2:	e9cd 2306 	strd	r2, r3, [sp, #24]
 80120a6:	e79b      	b.n	8011fe0 <_strtod_l+0x988>
 80120a8:	f103 7b54 	add.w	fp, r3, #55574528	@ 0x3500000
 80120ac:	9b08      	ldr	r3, [sp, #32]
 80120ae:	f8cd b028 	str.w	fp, [sp, #40]	@ 0x28
 80120b2:	2b00      	cmp	r3, #0
 80120b4:	d1c1      	bne.n	801203a <_strtod_l+0x9e2>
 80120b6:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 80120ba:	0d1b      	lsrs	r3, r3, #20
 80120bc:	051b      	lsls	r3, r3, #20
 80120be:	429d      	cmp	r5, r3
 80120c0:	d1bb      	bne.n	801203a <_strtod_l+0x9e2>
 80120c2:	4630      	mov	r0, r6
 80120c4:	4639      	mov	r1, r7
 80120c6:	f7ef f8b9 	bl	800123c <__aeabi_d2lz>
 80120ca:	f7ee fa4d 	bl	8000568 <__aeabi_l2d>
 80120ce:	4602      	mov	r2, r0
 80120d0:	460b      	mov	r3, r1
 80120d2:	4630      	mov	r0, r6
 80120d4:	4639      	mov	r1, r7
 80120d6:	f7ee f8bd 	bl	8000254 <__aeabi_dsub>
 80120da:	460b      	mov	r3, r1
 80120dc:	4602      	mov	r2, r0
 80120de:	f3cb 0613 	ubfx	r6, fp, #0, #20
 80120e2:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 80120e6:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80120e8:	ea46 060a 	orr.w	r6, r6, sl
 80120ec:	431e      	orrs	r6, r3
 80120ee:	d06a      	beq.n	80121c6 <_strtod_l+0xb6e>
 80120f0:	a309      	add	r3, pc, #36	@ (adr r3, 8012118 <_strtod_l+0xac0>)
 80120f2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80120f6:	f7ee fcd7 	bl	8000aa8 <__aeabi_dcmplt>
 80120fa:	2800      	cmp	r0, #0
 80120fc:	f47f acd6 	bne.w	8011aac <_strtod_l+0x454>
 8012100:	a307      	add	r3, pc, #28	@ (adr r3, 8012120 <_strtod_l+0xac8>)
 8012102:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012106:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 801210a:	f7ee fceb 	bl	8000ae4 <__aeabi_dcmpgt>
 801210e:	2800      	cmp	r0, #0
 8012110:	d093      	beq.n	801203a <_strtod_l+0x9e2>
 8012112:	e4cb      	b.n	8011aac <_strtod_l+0x454>
 8012114:	f3af 8000 	nop.w
 8012118:	94a03595 	.word	0x94a03595
 801211c:	3fdfffff 	.word	0x3fdfffff
 8012120:	35afe535 	.word	0x35afe535
 8012124:	3fe00000 	.word	0x3fe00000
 8012128:	39500000 	.word	0x39500000
 801212c:	7ff00000 	.word	0x7ff00000
 8012130:	000fffff 	.word	0x000fffff
 8012134:	7fefffff 	.word	0x7fefffff
 8012138:	3ff00000 	.word	0x3ff00000
 801213c:	3fe00000 	.word	0x3fe00000
 8012140:	7fe00000 	.word	0x7fe00000
 8012144:	7c9fffff 	.word	0x7c9fffff
 8012148:	bff00000 	.word	0xbff00000
 801214c:	9b08      	ldr	r3, [sp, #32]
 801214e:	b323      	cbz	r3, 801219a <_strtod_l+0xb42>
 8012150:	f1b5 6fd4 	cmp.w	r5, #111149056	@ 0x6a00000
 8012154:	d821      	bhi.n	801219a <_strtod_l+0xb42>
 8012156:	a328      	add	r3, pc, #160	@ (adr r3, 80121f8 <_strtod_l+0xba0>)
 8012158:	e9d3 2300 	ldrd	r2, r3, [r3]
 801215c:	4630      	mov	r0, r6
 801215e:	4639      	mov	r1, r7
 8012160:	f7ee fcac 	bl	8000abc <__aeabi_dcmple>
 8012164:	b1a0      	cbz	r0, 8012190 <_strtod_l+0xb38>
 8012166:	4639      	mov	r1, r7
 8012168:	4630      	mov	r0, r6
 801216a:	f7ee fd03 	bl	8000b74 <__aeabi_d2uiz>
 801216e:	2801      	cmp	r0, #1
 8012170:	bf38      	it	cc
 8012172:	2001      	movcc	r0, #1
 8012174:	f7ee f9ac 	bl	80004d0 <__aeabi_ui2d>
 8012178:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 801217a:	4606      	mov	r6, r0
 801217c:	460f      	mov	r7, r1
 801217e:	b9fb      	cbnz	r3, 80121c0 <_strtod_l+0xb68>
 8012180:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 8012184:	9014      	str	r0, [sp, #80]	@ 0x50
 8012186:	9315      	str	r3, [sp, #84]	@ 0x54
 8012188:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	@ 0x50
 801218c:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 8012190:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8012192:	f103 63d6 	add.w	r3, r3, #112197632	@ 0x6b00000
 8012196:	1b5b      	subs	r3, r3, r5
 8012198:	9311      	str	r3, [sp, #68]	@ 0x44
 801219a:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 801219e:	e9dd ab10 	ldrd	sl, fp, [sp, #64]	@ 0x40
 80121a2:	f7ff f903 	bl	80113ac <__ulp>
 80121a6:	4602      	mov	r2, r0
 80121a8:	460b      	mov	r3, r1
 80121aa:	4650      	mov	r0, sl
 80121ac:	4659      	mov	r1, fp
 80121ae:	f7ee fa09 	bl	80005c4 <__aeabi_dmul>
 80121b2:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 80121b6:	f7ee f84f 	bl	8000258 <__adddf3>
 80121ba:	4682      	mov	sl, r0
 80121bc:	468b      	mov	fp, r1
 80121be:	e775      	b.n	80120ac <_strtod_l+0xa54>
 80121c0:	e9cd 6714 	strd	r6, r7, [sp, #80]	@ 0x50
 80121c4:	e7e0      	b.n	8012188 <_strtod_l+0xb30>
 80121c6:	a30e      	add	r3, pc, #56	@ (adr r3, 8012200 <_strtod_l+0xba8>)
 80121c8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80121cc:	f7ee fc6c 	bl	8000aa8 <__aeabi_dcmplt>
 80121d0:	e79d      	b.n	801210e <_strtod_l+0xab6>
 80121d2:	2300      	movs	r3, #0
 80121d4:	930e      	str	r3, [sp, #56]	@ 0x38
 80121d6:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80121d8:	9a17      	ldr	r2, [sp, #92]	@ 0x5c
 80121da:	6013      	str	r3, [r2, #0]
 80121dc:	f7ff ba79 	b.w	80116d2 <_strtod_l+0x7a>
 80121e0:	2a65      	cmp	r2, #101	@ 0x65
 80121e2:	f43f ab72 	beq.w	80118ca <_strtod_l+0x272>
 80121e6:	2a45      	cmp	r2, #69	@ 0x45
 80121e8:	f43f ab6f 	beq.w	80118ca <_strtod_l+0x272>
 80121ec:	2301      	movs	r3, #1
 80121ee:	f7ff bbaa 	b.w	8011946 <_strtod_l+0x2ee>
 80121f2:	bf00      	nop
 80121f4:	f3af 8000 	nop.w
 80121f8:	ffc00000 	.word	0xffc00000
 80121fc:	41dfffff 	.word	0x41dfffff
 8012200:	94a03595 	.word	0x94a03595
 8012204:	3fcfffff 	.word	0x3fcfffff

08012208 <_strtod_r>:
 8012208:	4b01      	ldr	r3, [pc, #4]	@ (8012210 <_strtod_r+0x8>)
 801220a:	f7ff ba25 	b.w	8011658 <_strtod_l>
 801220e:	bf00      	nop
 8012210:	200000d0 	.word	0x200000d0

08012214 <__ssputs_r>:
 8012214:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8012218:	461f      	mov	r7, r3
 801221a:	688e      	ldr	r6, [r1, #8]
 801221c:	4682      	mov	sl, r0
 801221e:	42be      	cmp	r6, r7
 8012220:	460c      	mov	r4, r1
 8012222:	4690      	mov	r8, r2
 8012224:	680b      	ldr	r3, [r1, #0]
 8012226:	d82d      	bhi.n	8012284 <__ssputs_r+0x70>
 8012228:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 801222c:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8012230:	d026      	beq.n	8012280 <__ssputs_r+0x6c>
 8012232:	6965      	ldr	r5, [r4, #20]
 8012234:	6909      	ldr	r1, [r1, #16]
 8012236:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 801223a:	eba3 0901 	sub.w	r9, r3, r1
 801223e:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8012242:	1c7b      	adds	r3, r7, #1
 8012244:	444b      	add	r3, r9
 8012246:	106d      	asrs	r5, r5, #1
 8012248:	429d      	cmp	r5, r3
 801224a:	bf38      	it	cc
 801224c:	461d      	movcc	r5, r3
 801224e:	0553      	lsls	r3, r2, #21
 8012250:	d527      	bpl.n	80122a2 <__ssputs_r+0x8e>
 8012252:	4629      	mov	r1, r5
 8012254:	f7fe fcb2 	bl	8010bbc <_malloc_r>
 8012258:	4606      	mov	r6, r0
 801225a:	b360      	cbz	r0, 80122b6 <__ssputs_r+0xa2>
 801225c:	464a      	mov	r2, r9
 801225e:	6921      	ldr	r1, [r4, #16]
 8012260:	f000 fbe8 	bl	8012a34 <memcpy>
 8012264:	89a3      	ldrh	r3, [r4, #12]
 8012266:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 801226a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 801226e:	81a3      	strh	r3, [r4, #12]
 8012270:	6126      	str	r6, [r4, #16]
 8012272:	444e      	add	r6, r9
 8012274:	6026      	str	r6, [r4, #0]
 8012276:	463e      	mov	r6, r7
 8012278:	6165      	str	r5, [r4, #20]
 801227a:	eba5 0509 	sub.w	r5, r5, r9
 801227e:	60a5      	str	r5, [r4, #8]
 8012280:	42be      	cmp	r6, r7
 8012282:	d900      	bls.n	8012286 <__ssputs_r+0x72>
 8012284:	463e      	mov	r6, r7
 8012286:	4632      	mov	r2, r6
 8012288:	4641      	mov	r1, r8
 801228a:	6820      	ldr	r0, [r4, #0]
 801228c:	f000 fb96 	bl	80129bc <memmove>
 8012290:	2000      	movs	r0, #0
 8012292:	68a3      	ldr	r3, [r4, #8]
 8012294:	1b9b      	subs	r3, r3, r6
 8012296:	60a3      	str	r3, [r4, #8]
 8012298:	6823      	ldr	r3, [r4, #0]
 801229a:	4433      	add	r3, r6
 801229c:	6023      	str	r3, [r4, #0]
 801229e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80122a2:	462a      	mov	r2, r5
 80122a4:	f000 ff57 	bl	8013156 <_realloc_r>
 80122a8:	4606      	mov	r6, r0
 80122aa:	2800      	cmp	r0, #0
 80122ac:	d1e0      	bne.n	8012270 <__ssputs_r+0x5c>
 80122ae:	4650      	mov	r0, sl
 80122b0:	6921      	ldr	r1, [r4, #16]
 80122b2:	f7fe fc11 	bl	8010ad8 <_free_r>
 80122b6:	230c      	movs	r3, #12
 80122b8:	f8ca 3000 	str.w	r3, [sl]
 80122bc:	89a3      	ldrh	r3, [r4, #12]
 80122be:	f04f 30ff 	mov.w	r0, #4294967295
 80122c2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80122c6:	81a3      	strh	r3, [r4, #12]
 80122c8:	e7e9      	b.n	801229e <__ssputs_r+0x8a>
	...

080122cc <_svfiprintf_r>:
 80122cc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80122d0:	4698      	mov	r8, r3
 80122d2:	898b      	ldrh	r3, [r1, #12]
 80122d4:	4607      	mov	r7, r0
 80122d6:	061b      	lsls	r3, r3, #24
 80122d8:	460d      	mov	r5, r1
 80122da:	4614      	mov	r4, r2
 80122dc:	b09d      	sub	sp, #116	@ 0x74
 80122de:	d510      	bpl.n	8012302 <_svfiprintf_r+0x36>
 80122e0:	690b      	ldr	r3, [r1, #16]
 80122e2:	b973      	cbnz	r3, 8012302 <_svfiprintf_r+0x36>
 80122e4:	2140      	movs	r1, #64	@ 0x40
 80122e6:	f7fe fc69 	bl	8010bbc <_malloc_r>
 80122ea:	6028      	str	r0, [r5, #0]
 80122ec:	6128      	str	r0, [r5, #16]
 80122ee:	b930      	cbnz	r0, 80122fe <_svfiprintf_r+0x32>
 80122f0:	230c      	movs	r3, #12
 80122f2:	603b      	str	r3, [r7, #0]
 80122f4:	f04f 30ff 	mov.w	r0, #4294967295
 80122f8:	b01d      	add	sp, #116	@ 0x74
 80122fa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80122fe:	2340      	movs	r3, #64	@ 0x40
 8012300:	616b      	str	r3, [r5, #20]
 8012302:	2300      	movs	r3, #0
 8012304:	9309      	str	r3, [sp, #36]	@ 0x24
 8012306:	2320      	movs	r3, #32
 8012308:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 801230c:	2330      	movs	r3, #48	@ 0x30
 801230e:	f04f 0901 	mov.w	r9, #1
 8012312:	f8cd 800c 	str.w	r8, [sp, #12]
 8012316:	f8df 8198 	ldr.w	r8, [pc, #408]	@ 80124b0 <_svfiprintf_r+0x1e4>
 801231a:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 801231e:	4623      	mov	r3, r4
 8012320:	469a      	mov	sl, r3
 8012322:	f813 2b01 	ldrb.w	r2, [r3], #1
 8012326:	b10a      	cbz	r2, 801232c <_svfiprintf_r+0x60>
 8012328:	2a25      	cmp	r2, #37	@ 0x25
 801232a:	d1f9      	bne.n	8012320 <_svfiprintf_r+0x54>
 801232c:	ebba 0b04 	subs.w	fp, sl, r4
 8012330:	d00b      	beq.n	801234a <_svfiprintf_r+0x7e>
 8012332:	465b      	mov	r3, fp
 8012334:	4622      	mov	r2, r4
 8012336:	4629      	mov	r1, r5
 8012338:	4638      	mov	r0, r7
 801233a:	f7ff ff6b 	bl	8012214 <__ssputs_r>
 801233e:	3001      	adds	r0, #1
 8012340:	f000 80a7 	beq.w	8012492 <_svfiprintf_r+0x1c6>
 8012344:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8012346:	445a      	add	r2, fp
 8012348:	9209      	str	r2, [sp, #36]	@ 0x24
 801234a:	f89a 3000 	ldrb.w	r3, [sl]
 801234e:	2b00      	cmp	r3, #0
 8012350:	f000 809f 	beq.w	8012492 <_svfiprintf_r+0x1c6>
 8012354:	2300      	movs	r3, #0
 8012356:	f04f 32ff 	mov.w	r2, #4294967295
 801235a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 801235e:	f10a 0a01 	add.w	sl, sl, #1
 8012362:	9304      	str	r3, [sp, #16]
 8012364:	9307      	str	r3, [sp, #28]
 8012366:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 801236a:	931a      	str	r3, [sp, #104]	@ 0x68
 801236c:	4654      	mov	r4, sl
 801236e:	2205      	movs	r2, #5
 8012370:	f814 1b01 	ldrb.w	r1, [r4], #1
 8012374:	484e      	ldr	r0, [pc, #312]	@ (80124b0 <_svfiprintf_r+0x1e4>)
 8012376:	f7fd fd40 	bl	800fdfa <memchr>
 801237a:	9a04      	ldr	r2, [sp, #16]
 801237c:	b9d8      	cbnz	r0, 80123b6 <_svfiprintf_r+0xea>
 801237e:	06d0      	lsls	r0, r2, #27
 8012380:	bf44      	itt	mi
 8012382:	2320      	movmi	r3, #32
 8012384:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8012388:	0711      	lsls	r1, r2, #28
 801238a:	bf44      	itt	mi
 801238c:	232b      	movmi	r3, #43	@ 0x2b
 801238e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8012392:	f89a 3000 	ldrb.w	r3, [sl]
 8012396:	2b2a      	cmp	r3, #42	@ 0x2a
 8012398:	d015      	beq.n	80123c6 <_svfiprintf_r+0xfa>
 801239a:	4654      	mov	r4, sl
 801239c:	2000      	movs	r0, #0
 801239e:	f04f 0c0a 	mov.w	ip, #10
 80123a2:	9a07      	ldr	r2, [sp, #28]
 80123a4:	4621      	mov	r1, r4
 80123a6:	f811 3b01 	ldrb.w	r3, [r1], #1
 80123aa:	3b30      	subs	r3, #48	@ 0x30
 80123ac:	2b09      	cmp	r3, #9
 80123ae:	d94b      	bls.n	8012448 <_svfiprintf_r+0x17c>
 80123b0:	b1b0      	cbz	r0, 80123e0 <_svfiprintf_r+0x114>
 80123b2:	9207      	str	r2, [sp, #28]
 80123b4:	e014      	b.n	80123e0 <_svfiprintf_r+0x114>
 80123b6:	eba0 0308 	sub.w	r3, r0, r8
 80123ba:	fa09 f303 	lsl.w	r3, r9, r3
 80123be:	4313      	orrs	r3, r2
 80123c0:	46a2      	mov	sl, r4
 80123c2:	9304      	str	r3, [sp, #16]
 80123c4:	e7d2      	b.n	801236c <_svfiprintf_r+0xa0>
 80123c6:	9b03      	ldr	r3, [sp, #12]
 80123c8:	1d19      	adds	r1, r3, #4
 80123ca:	681b      	ldr	r3, [r3, #0]
 80123cc:	9103      	str	r1, [sp, #12]
 80123ce:	2b00      	cmp	r3, #0
 80123d0:	bfbb      	ittet	lt
 80123d2:	425b      	neglt	r3, r3
 80123d4:	f042 0202 	orrlt.w	r2, r2, #2
 80123d8:	9307      	strge	r3, [sp, #28]
 80123da:	9307      	strlt	r3, [sp, #28]
 80123dc:	bfb8      	it	lt
 80123de:	9204      	strlt	r2, [sp, #16]
 80123e0:	7823      	ldrb	r3, [r4, #0]
 80123e2:	2b2e      	cmp	r3, #46	@ 0x2e
 80123e4:	d10a      	bne.n	80123fc <_svfiprintf_r+0x130>
 80123e6:	7863      	ldrb	r3, [r4, #1]
 80123e8:	2b2a      	cmp	r3, #42	@ 0x2a
 80123ea:	d132      	bne.n	8012452 <_svfiprintf_r+0x186>
 80123ec:	9b03      	ldr	r3, [sp, #12]
 80123ee:	3402      	adds	r4, #2
 80123f0:	1d1a      	adds	r2, r3, #4
 80123f2:	681b      	ldr	r3, [r3, #0]
 80123f4:	9203      	str	r2, [sp, #12]
 80123f6:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 80123fa:	9305      	str	r3, [sp, #20]
 80123fc:	f8df a0b4 	ldr.w	sl, [pc, #180]	@ 80124b4 <_svfiprintf_r+0x1e8>
 8012400:	2203      	movs	r2, #3
 8012402:	4650      	mov	r0, sl
 8012404:	7821      	ldrb	r1, [r4, #0]
 8012406:	f7fd fcf8 	bl	800fdfa <memchr>
 801240a:	b138      	cbz	r0, 801241c <_svfiprintf_r+0x150>
 801240c:	2240      	movs	r2, #64	@ 0x40
 801240e:	9b04      	ldr	r3, [sp, #16]
 8012410:	eba0 000a 	sub.w	r0, r0, sl
 8012414:	4082      	lsls	r2, r0
 8012416:	4313      	orrs	r3, r2
 8012418:	3401      	adds	r4, #1
 801241a:	9304      	str	r3, [sp, #16]
 801241c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8012420:	2206      	movs	r2, #6
 8012422:	4825      	ldr	r0, [pc, #148]	@ (80124b8 <_svfiprintf_r+0x1ec>)
 8012424:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8012428:	f7fd fce7 	bl	800fdfa <memchr>
 801242c:	2800      	cmp	r0, #0
 801242e:	d036      	beq.n	801249e <_svfiprintf_r+0x1d2>
 8012430:	4b22      	ldr	r3, [pc, #136]	@ (80124bc <_svfiprintf_r+0x1f0>)
 8012432:	bb1b      	cbnz	r3, 801247c <_svfiprintf_r+0x1b0>
 8012434:	9b03      	ldr	r3, [sp, #12]
 8012436:	3307      	adds	r3, #7
 8012438:	f023 0307 	bic.w	r3, r3, #7
 801243c:	3308      	adds	r3, #8
 801243e:	9303      	str	r3, [sp, #12]
 8012440:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8012442:	4433      	add	r3, r6
 8012444:	9309      	str	r3, [sp, #36]	@ 0x24
 8012446:	e76a      	b.n	801231e <_svfiprintf_r+0x52>
 8012448:	460c      	mov	r4, r1
 801244a:	2001      	movs	r0, #1
 801244c:	fb0c 3202 	mla	r2, ip, r2, r3
 8012450:	e7a8      	b.n	80123a4 <_svfiprintf_r+0xd8>
 8012452:	2300      	movs	r3, #0
 8012454:	f04f 0c0a 	mov.w	ip, #10
 8012458:	4619      	mov	r1, r3
 801245a:	3401      	adds	r4, #1
 801245c:	9305      	str	r3, [sp, #20]
 801245e:	4620      	mov	r0, r4
 8012460:	f810 2b01 	ldrb.w	r2, [r0], #1
 8012464:	3a30      	subs	r2, #48	@ 0x30
 8012466:	2a09      	cmp	r2, #9
 8012468:	d903      	bls.n	8012472 <_svfiprintf_r+0x1a6>
 801246a:	2b00      	cmp	r3, #0
 801246c:	d0c6      	beq.n	80123fc <_svfiprintf_r+0x130>
 801246e:	9105      	str	r1, [sp, #20]
 8012470:	e7c4      	b.n	80123fc <_svfiprintf_r+0x130>
 8012472:	4604      	mov	r4, r0
 8012474:	2301      	movs	r3, #1
 8012476:	fb0c 2101 	mla	r1, ip, r1, r2
 801247a:	e7f0      	b.n	801245e <_svfiprintf_r+0x192>
 801247c:	ab03      	add	r3, sp, #12
 801247e:	9300      	str	r3, [sp, #0]
 8012480:	462a      	mov	r2, r5
 8012482:	4638      	mov	r0, r7
 8012484:	4b0e      	ldr	r3, [pc, #56]	@ (80124c0 <_svfiprintf_r+0x1f4>)
 8012486:	a904      	add	r1, sp, #16
 8012488:	f7fc fd38 	bl	800eefc <_printf_float>
 801248c:	1c42      	adds	r2, r0, #1
 801248e:	4606      	mov	r6, r0
 8012490:	d1d6      	bne.n	8012440 <_svfiprintf_r+0x174>
 8012492:	89ab      	ldrh	r3, [r5, #12]
 8012494:	065b      	lsls	r3, r3, #25
 8012496:	f53f af2d 	bmi.w	80122f4 <_svfiprintf_r+0x28>
 801249a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 801249c:	e72c      	b.n	80122f8 <_svfiprintf_r+0x2c>
 801249e:	ab03      	add	r3, sp, #12
 80124a0:	9300      	str	r3, [sp, #0]
 80124a2:	462a      	mov	r2, r5
 80124a4:	4638      	mov	r0, r7
 80124a6:	4b06      	ldr	r3, [pc, #24]	@ (80124c0 <_svfiprintf_r+0x1f4>)
 80124a8:	a904      	add	r1, sp, #16
 80124aa:	f7fc ffc5 	bl	800f438 <_printf_i>
 80124ae:	e7ed      	b.n	801248c <_svfiprintf_r+0x1c0>
 80124b0:	080168c0 	.word	0x080168c0
 80124b4:	080168c6 	.word	0x080168c6
 80124b8:	080168ca 	.word	0x080168ca
 80124bc:	0800eefd 	.word	0x0800eefd
 80124c0:	08012215 	.word	0x08012215

080124c4 <__sfputc_r>:
 80124c4:	6893      	ldr	r3, [r2, #8]
 80124c6:	b410      	push	{r4}
 80124c8:	3b01      	subs	r3, #1
 80124ca:	2b00      	cmp	r3, #0
 80124cc:	6093      	str	r3, [r2, #8]
 80124ce:	da07      	bge.n	80124e0 <__sfputc_r+0x1c>
 80124d0:	6994      	ldr	r4, [r2, #24]
 80124d2:	42a3      	cmp	r3, r4
 80124d4:	db01      	blt.n	80124da <__sfputc_r+0x16>
 80124d6:	290a      	cmp	r1, #10
 80124d8:	d102      	bne.n	80124e0 <__sfputc_r+0x1c>
 80124da:	bc10      	pop	{r4}
 80124dc:	f000 b9da 	b.w	8012894 <__swbuf_r>
 80124e0:	6813      	ldr	r3, [r2, #0]
 80124e2:	1c58      	adds	r0, r3, #1
 80124e4:	6010      	str	r0, [r2, #0]
 80124e6:	7019      	strb	r1, [r3, #0]
 80124e8:	4608      	mov	r0, r1
 80124ea:	bc10      	pop	{r4}
 80124ec:	4770      	bx	lr

080124ee <__sfputs_r>:
 80124ee:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80124f0:	4606      	mov	r6, r0
 80124f2:	460f      	mov	r7, r1
 80124f4:	4614      	mov	r4, r2
 80124f6:	18d5      	adds	r5, r2, r3
 80124f8:	42ac      	cmp	r4, r5
 80124fa:	d101      	bne.n	8012500 <__sfputs_r+0x12>
 80124fc:	2000      	movs	r0, #0
 80124fe:	e007      	b.n	8012510 <__sfputs_r+0x22>
 8012500:	463a      	mov	r2, r7
 8012502:	4630      	mov	r0, r6
 8012504:	f814 1b01 	ldrb.w	r1, [r4], #1
 8012508:	f7ff ffdc 	bl	80124c4 <__sfputc_r>
 801250c:	1c43      	adds	r3, r0, #1
 801250e:	d1f3      	bne.n	80124f8 <__sfputs_r+0xa>
 8012510:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08012514 <_vfiprintf_r>:
 8012514:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8012518:	460d      	mov	r5, r1
 801251a:	4614      	mov	r4, r2
 801251c:	4698      	mov	r8, r3
 801251e:	4606      	mov	r6, r0
 8012520:	b09d      	sub	sp, #116	@ 0x74
 8012522:	b118      	cbz	r0, 801252c <_vfiprintf_r+0x18>
 8012524:	6a03      	ldr	r3, [r0, #32]
 8012526:	b90b      	cbnz	r3, 801252c <_vfiprintf_r+0x18>
 8012528:	f7fd fb3a 	bl	800fba0 <__sinit>
 801252c:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 801252e:	07d9      	lsls	r1, r3, #31
 8012530:	d405      	bmi.n	801253e <_vfiprintf_r+0x2a>
 8012532:	89ab      	ldrh	r3, [r5, #12]
 8012534:	059a      	lsls	r2, r3, #22
 8012536:	d402      	bmi.n	801253e <_vfiprintf_r+0x2a>
 8012538:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 801253a:	f7fd fc5c 	bl	800fdf6 <__retarget_lock_acquire_recursive>
 801253e:	89ab      	ldrh	r3, [r5, #12]
 8012540:	071b      	lsls	r3, r3, #28
 8012542:	d501      	bpl.n	8012548 <_vfiprintf_r+0x34>
 8012544:	692b      	ldr	r3, [r5, #16]
 8012546:	b99b      	cbnz	r3, 8012570 <_vfiprintf_r+0x5c>
 8012548:	4629      	mov	r1, r5
 801254a:	4630      	mov	r0, r6
 801254c:	f000 f9e0 	bl	8012910 <__swsetup_r>
 8012550:	b170      	cbz	r0, 8012570 <_vfiprintf_r+0x5c>
 8012552:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8012554:	07dc      	lsls	r4, r3, #31
 8012556:	d504      	bpl.n	8012562 <_vfiprintf_r+0x4e>
 8012558:	f04f 30ff 	mov.w	r0, #4294967295
 801255c:	b01d      	add	sp, #116	@ 0x74
 801255e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8012562:	89ab      	ldrh	r3, [r5, #12]
 8012564:	0598      	lsls	r0, r3, #22
 8012566:	d4f7      	bmi.n	8012558 <_vfiprintf_r+0x44>
 8012568:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 801256a:	f7fd fc45 	bl	800fdf8 <__retarget_lock_release_recursive>
 801256e:	e7f3      	b.n	8012558 <_vfiprintf_r+0x44>
 8012570:	2300      	movs	r3, #0
 8012572:	9309      	str	r3, [sp, #36]	@ 0x24
 8012574:	2320      	movs	r3, #32
 8012576:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 801257a:	2330      	movs	r3, #48	@ 0x30
 801257c:	f04f 0901 	mov.w	r9, #1
 8012580:	f8cd 800c 	str.w	r8, [sp, #12]
 8012584:	f8df 81a8 	ldr.w	r8, [pc, #424]	@ 8012730 <_vfiprintf_r+0x21c>
 8012588:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 801258c:	4623      	mov	r3, r4
 801258e:	469a      	mov	sl, r3
 8012590:	f813 2b01 	ldrb.w	r2, [r3], #1
 8012594:	b10a      	cbz	r2, 801259a <_vfiprintf_r+0x86>
 8012596:	2a25      	cmp	r2, #37	@ 0x25
 8012598:	d1f9      	bne.n	801258e <_vfiprintf_r+0x7a>
 801259a:	ebba 0b04 	subs.w	fp, sl, r4
 801259e:	d00b      	beq.n	80125b8 <_vfiprintf_r+0xa4>
 80125a0:	465b      	mov	r3, fp
 80125a2:	4622      	mov	r2, r4
 80125a4:	4629      	mov	r1, r5
 80125a6:	4630      	mov	r0, r6
 80125a8:	f7ff ffa1 	bl	80124ee <__sfputs_r>
 80125ac:	3001      	adds	r0, #1
 80125ae:	f000 80a7 	beq.w	8012700 <_vfiprintf_r+0x1ec>
 80125b2:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80125b4:	445a      	add	r2, fp
 80125b6:	9209      	str	r2, [sp, #36]	@ 0x24
 80125b8:	f89a 3000 	ldrb.w	r3, [sl]
 80125bc:	2b00      	cmp	r3, #0
 80125be:	f000 809f 	beq.w	8012700 <_vfiprintf_r+0x1ec>
 80125c2:	2300      	movs	r3, #0
 80125c4:	f04f 32ff 	mov.w	r2, #4294967295
 80125c8:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80125cc:	f10a 0a01 	add.w	sl, sl, #1
 80125d0:	9304      	str	r3, [sp, #16]
 80125d2:	9307      	str	r3, [sp, #28]
 80125d4:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80125d8:	931a      	str	r3, [sp, #104]	@ 0x68
 80125da:	4654      	mov	r4, sl
 80125dc:	2205      	movs	r2, #5
 80125de:	f814 1b01 	ldrb.w	r1, [r4], #1
 80125e2:	4853      	ldr	r0, [pc, #332]	@ (8012730 <_vfiprintf_r+0x21c>)
 80125e4:	f7fd fc09 	bl	800fdfa <memchr>
 80125e8:	9a04      	ldr	r2, [sp, #16]
 80125ea:	b9d8      	cbnz	r0, 8012624 <_vfiprintf_r+0x110>
 80125ec:	06d1      	lsls	r1, r2, #27
 80125ee:	bf44      	itt	mi
 80125f0:	2320      	movmi	r3, #32
 80125f2:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80125f6:	0713      	lsls	r3, r2, #28
 80125f8:	bf44      	itt	mi
 80125fa:	232b      	movmi	r3, #43	@ 0x2b
 80125fc:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8012600:	f89a 3000 	ldrb.w	r3, [sl]
 8012604:	2b2a      	cmp	r3, #42	@ 0x2a
 8012606:	d015      	beq.n	8012634 <_vfiprintf_r+0x120>
 8012608:	4654      	mov	r4, sl
 801260a:	2000      	movs	r0, #0
 801260c:	f04f 0c0a 	mov.w	ip, #10
 8012610:	9a07      	ldr	r2, [sp, #28]
 8012612:	4621      	mov	r1, r4
 8012614:	f811 3b01 	ldrb.w	r3, [r1], #1
 8012618:	3b30      	subs	r3, #48	@ 0x30
 801261a:	2b09      	cmp	r3, #9
 801261c:	d94b      	bls.n	80126b6 <_vfiprintf_r+0x1a2>
 801261e:	b1b0      	cbz	r0, 801264e <_vfiprintf_r+0x13a>
 8012620:	9207      	str	r2, [sp, #28]
 8012622:	e014      	b.n	801264e <_vfiprintf_r+0x13a>
 8012624:	eba0 0308 	sub.w	r3, r0, r8
 8012628:	fa09 f303 	lsl.w	r3, r9, r3
 801262c:	4313      	orrs	r3, r2
 801262e:	46a2      	mov	sl, r4
 8012630:	9304      	str	r3, [sp, #16]
 8012632:	e7d2      	b.n	80125da <_vfiprintf_r+0xc6>
 8012634:	9b03      	ldr	r3, [sp, #12]
 8012636:	1d19      	adds	r1, r3, #4
 8012638:	681b      	ldr	r3, [r3, #0]
 801263a:	9103      	str	r1, [sp, #12]
 801263c:	2b00      	cmp	r3, #0
 801263e:	bfbb      	ittet	lt
 8012640:	425b      	neglt	r3, r3
 8012642:	f042 0202 	orrlt.w	r2, r2, #2
 8012646:	9307      	strge	r3, [sp, #28]
 8012648:	9307      	strlt	r3, [sp, #28]
 801264a:	bfb8      	it	lt
 801264c:	9204      	strlt	r2, [sp, #16]
 801264e:	7823      	ldrb	r3, [r4, #0]
 8012650:	2b2e      	cmp	r3, #46	@ 0x2e
 8012652:	d10a      	bne.n	801266a <_vfiprintf_r+0x156>
 8012654:	7863      	ldrb	r3, [r4, #1]
 8012656:	2b2a      	cmp	r3, #42	@ 0x2a
 8012658:	d132      	bne.n	80126c0 <_vfiprintf_r+0x1ac>
 801265a:	9b03      	ldr	r3, [sp, #12]
 801265c:	3402      	adds	r4, #2
 801265e:	1d1a      	adds	r2, r3, #4
 8012660:	681b      	ldr	r3, [r3, #0]
 8012662:	9203      	str	r2, [sp, #12]
 8012664:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8012668:	9305      	str	r3, [sp, #20]
 801266a:	f8df a0c8 	ldr.w	sl, [pc, #200]	@ 8012734 <_vfiprintf_r+0x220>
 801266e:	2203      	movs	r2, #3
 8012670:	4650      	mov	r0, sl
 8012672:	7821      	ldrb	r1, [r4, #0]
 8012674:	f7fd fbc1 	bl	800fdfa <memchr>
 8012678:	b138      	cbz	r0, 801268a <_vfiprintf_r+0x176>
 801267a:	2240      	movs	r2, #64	@ 0x40
 801267c:	9b04      	ldr	r3, [sp, #16]
 801267e:	eba0 000a 	sub.w	r0, r0, sl
 8012682:	4082      	lsls	r2, r0
 8012684:	4313      	orrs	r3, r2
 8012686:	3401      	adds	r4, #1
 8012688:	9304      	str	r3, [sp, #16]
 801268a:	f814 1b01 	ldrb.w	r1, [r4], #1
 801268e:	2206      	movs	r2, #6
 8012690:	4829      	ldr	r0, [pc, #164]	@ (8012738 <_vfiprintf_r+0x224>)
 8012692:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8012696:	f7fd fbb0 	bl	800fdfa <memchr>
 801269a:	2800      	cmp	r0, #0
 801269c:	d03f      	beq.n	801271e <_vfiprintf_r+0x20a>
 801269e:	4b27      	ldr	r3, [pc, #156]	@ (801273c <_vfiprintf_r+0x228>)
 80126a0:	bb1b      	cbnz	r3, 80126ea <_vfiprintf_r+0x1d6>
 80126a2:	9b03      	ldr	r3, [sp, #12]
 80126a4:	3307      	adds	r3, #7
 80126a6:	f023 0307 	bic.w	r3, r3, #7
 80126aa:	3308      	adds	r3, #8
 80126ac:	9303      	str	r3, [sp, #12]
 80126ae:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80126b0:	443b      	add	r3, r7
 80126b2:	9309      	str	r3, [sp, #36]	@ 0x24
 80126b4:	e76a      	b.n	801258c <_vfiprintf_r+0x78>
 80126b6:	460c      	mov	r4, r1
 80126b8:	2001      	movs	r0, #1
 80126ba:	fb0c 3202 	mla	r2, ip, r2, r3
 80126be:	e7a8      	b.n	8012612 <_vfiprintf_r+0xfe>
 80126c0:	2300      	movs	r3, #0
 80126c2:	f04f 0c0a 	mov.w	ip, #10
 80126c6:	4619      	mov	r1, r3
 80126c8:	3401      	adds	r4, #1
 80126ca:	9305      	str	r3, [sp, #20]
 80126cc:	4620      	mov	r0, r4
 80126ce:	f810 2b01 	ldrb.w	r2, [r0], #1
 80126d2:	3a30      	subs	r2, #48	@ 0x30
 80126d4:	2a09      	cmp	r2, #9
 80126d6:	d903      	bls.n	80126e0 <_vfiprintf_r+0x1cc>
 80126d8:	2b00      	cmp	r3, #0
 80126da:	d0c6      	beq.n	801266a <_vfiprintf_r+0x156>
 80126dc:	9105      	str	r1, [sp, #20]
 80126de:	e7c4      	b.n	801266a <_vfiprintf_r+0x156>
 80126e0:	4604      	mov	r4, r0
 80126e2:	2301      	movs	r3, #1
 80126e4:	fb0c 2101 	mla	r1, ip, r1, r2
 80126e8:	e7f0      	b.n	80126cc <_vfiprintf_r+0x1b8>
 80126ea:	ab03      	add	r3, sp, #12
 80126ec:	9300      	str	r3, [sp, #0]
 80126ee:	462a      	mov	r2, r5
 80126f0:	4630      	mov	r0, r6
 80126f2:	4b13      	ldr	r3, [pc, #76]	@ (8012740 <_vfiprintf_r+0x22c>)
 80126f4:	a904      	add	r1, sp, #16
 80126f6:	f7fc fc01 	bl	800eefc <_printf_float>
 80126fa:	4607      	mov	r7, r0
 80126fc:	1c78      	adds	r0, r7, #1
 80126fe:	d1d6      	bne.n	80126ae <_vfiprintf_r+0x19a>
 8012700:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8012702:	07d9      	lsls	r1, r3, #31
 8012704:	d405      	bmi.n	8012712 <_vfiprintf_r+0x1fe>
 8012706:	89ab      	ldrh	r3, [r5, #12]
 8012708:	059a      	lsls	r2, r3, #22
 801270a:	d402      	bmi.n	8012712 <_vfiprintf_r+0x1fe>
 801270c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 801270e:	f7fd fb73 	bl	800fdf8 <__retarget_lock_release_recursive>
 8012712:	89ab      	ldrh	r3, [r5, #12]
 8012714:	065b      	lsls	r3, r3, #25
 8012716:	f53f af1f 	bmi.w	8012558 <_vfiprintf_r+0x44>
 801271a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 801271c:	e71e      	b.n	801255c <_vfiprintf_r+0x48>
 801271e:	ab03      	add	r3, sp, #12
 8012720:	9300      	str	r3, [sp, #0]
 8012722:	462a      	mov	r2, r5
 8012724:	4630      	mov	r0, r6
 8012726:	4b06      	ldr	r3, [pc, #24]	@ (8012740 <_vfiprintf_r+0x22c>)
 8012728:	a904      	add	r1, sp, #16
 801272a:	f7fc fe85 	bl	800f438 <_printf_i>
 801272e:	e7e4      	b.n	80126fa <_vfiprintf_r+0x1e6>
 8012730:	080168c0 	.word	0x080168c0
 8012734:	080168c6 	.word	0x080168c6
 8012738:	080168ca 	.word	0x080168ca
 801273c:	0800eefd 	.word	0x0800eefd
 8012740:	080124ef 	.word	0x080124ef

08012744 <__sflush_r>:
 8012744:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8012748:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801274a:	0716      	lsls	r6, r2, #28
 801274c:	4605      	mov	r5, r0
 801274e:	460c      	mov	r4, r1
 8012750:	d454      	bmi.n	80127fc <__sflush_r+0xb8>
 8012752:	684b      	ldr	r3, [r1, #4]
 8012754:	2b00      	cmp	r3, #0
 8012756:	dc02      	bgt.n	801275e <__sflush_r+0x1a>
 8012758:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 801275a:	2b00      	cmp	r3, #0
 801275c:	dd48      	ble.n	80127f0 <__sflush_r+0xac>
 801275e:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8012760:	2e00      	cmp	r6, #0
 8012762:	d045      	beq.n	80127f0 <__sflush_r+0xac>
 8012764:	2300      	movs	r3, #0
 8012766:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 801276a:	682f      	ldr	r7, [r5, #0]
 801276c:	6a21      	ldr	r1, [r4, #32]
 801276e:	602b      	str	r3, [r5, #0]
 8012770:	d030      	beq.n	80127d4 <__sflush_r+0x90>
 8012772:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8012774:	89a3      	ldrh	r3, [r4, #12]
 8012776:	0759      	lsls	r1, r3, #29
 8012778:	d505      	bpl.n	8012786 <__sflush_r+0x42>
 801277a:	6863      	ldr	r3, [r4, #4]
 801277c:	1ad2      	subs	r2, r2, r3
 801277e:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8012780:	b10b      	cbz	r3, 8012786 <__sflush_r+0x42>
 8012782:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8012784:	1ad2      	subs	r2, r2, r3
 8012786:	2300      	movs	r3, #0
 8012788:	4628      	mov	r0, r5
 801278a:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 801278c:	6a21      	ldr	r1, [r4, #32]
 801278e:	47b0      	blx	r6
 8012790:	1c43      	adds	r3, r0, #1
 8012792:	89a3      	ldrh	r3, [r4, #12]
 8012794:	d106      	bne.n	80127a4 <__sflush_r+0x60>
 8012796:	6829      	ldr	r1, [r5, #0]
 8012798:	291d      	cmp	r1, #29
 801279a:	d82b      	bhi.n	80127f4 <__sflush_r+0xb0>
 801279c:	4a28      	ldr	r2, [pc, #160]	@ (8012840 <__sflush_r+0xfc>)
 801279e:	40ca      	lsrs	r2, r1
 80127a0:	07d6      	lsls	r6, r2, #31
 80127a2:	d527      	bpl.n	80127f4 <__sflush_r+0xb0>
 80127a4:	2200      	movs	r2, #0
 80127a6:	6062      	str	r2, [r4, #4]
 80127a8:	6922      	ldr	r2, [r4, #16]
 80127aa:	04d9      	lsls	r1, r3, #19
 80127ac:	6022      	str	r2, [r4, #0]
 80127ae:	d504      	bpl.n	80127ba <__sflush_r+0x76>
 80127b0:	1c42      	adds	r2, r0, #1
 80127b2:	d101      	bne.n	80127b8 <__sflush_r+0x74>
 80127b4:	682b      	ldr	r3, [r5, #0]
 80127b6:	b903      	cbnz	r3, 80127ba <__sflush_r+0x76>
 80127b8:	6560      	str	r0, [r4, #84]	@ 0x54
 80127ba:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80127bc:	602f      	str	r7, [r5, #0]
 80127be:	b1b9      	cbz	r1, 80127f0 <__sflush_r+0xac>
 80127c0:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80127c4:	4299      	cmp	r1, r3
 80127c6:	d002      	beq.n	80127ce <__sflush_r+0x8a>
 80127c8:	4628      	mov	r0, r5
 80127ca:	f7fe f985 	bl	8010ad8 <_free_r>
 80127ce:	2300      	movs	r3, #0
 80127d0:	6363      	str	r3, [r4, #52]	@ 0x34
 80127d2:	e00d      	b.n	80127f0 <__sflush_r+0xac>
 80127d4:	2301      	movs	r3, #1
 80127d6:	4628      	mov	r0, r5
 80127d8:	47b0      	blx	r6
 80127da:	4602      	mov	r2, r0
 80127dc:	1c50      	adds	r0, r2, #1
 80127de:	d1c9      	bne.n	8012774 <__sflush_r+0x30>
 80127e0:	682b      	ldr	r3, [r5, #0]
 80127e2:	2b00      	cmp	r3, #0
 80127e4:	d0c6      	beq.n	8012774 <__sflush_r+0x30>
 80127e6:	2b1d      	cmp	r3, #29
 80127e8:	d001      	beq.n	80127ee <__sflush_r+0xaa>
 80127ea:	2b16      	cmp	r3, #22
 80127ec:	d11d      	bne.n	801282a <__sflush_r+0xe6>
 80127ee:	602f      	str	r7, [r5, #0]
 80127f0:	2000      	movs	r0, #0
 80127f2:	e021      	b.n	8012838 <__sflush_r+0xf4>
 80127f4:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80127f8:	b21b      	sxth	r3, r3
 80127fa:	e01a      	b.n	8012832 <__sflush_r+0xee>
 80127fc:	690f      	ldr	r7, [r1, #16]
 80127fe:	2f00      	cmp	r7, #0
 8012800:	d0f6      	beq.n	80127f0 <__sflush_r+0xac>
 8012802:	0793      	lsls	r3, r2, #30
 8012804:	bf18      	it	ne
 8012806:	2300      	movne	r3, #0
 8012808:	680e      	ldr	r6, [r1, #0]
 801280a:	bf08      	it	eq
 801280c:	694b      	ldreq	r3, [r1, #20]
 801280e:	1bf6      	subs	r6, r6, r7
 8012810:	600f      	str	r7, [r1, #0]
 8012812:	608b      	str	r3, [r1, #8]
 8012814:	2e00      	cmp	r6, #0
 8012816:	ddeb      	ble.n	80127f0 <__sflush_r+0xac>
 8012818:	4633      	mov	r3, r6
 801281a:	463a      	mov	r2, r7
 801281c:	4628      	mov	r0, r5
 801281e:	6a21      	ldr	r1, [r4, #32]
 8012820:	f8d4 c028 	ldr.w	ip, [r4, #40]	@ 0x28
 8012824:	47e0      	blx	ip
 8012826:	2800      	cmp	r0, #0
 8012828:	dc07      	bgt.n	801283a <__sflush_r+0xf6>
 801282a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801282e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8012832:	f04f 30ff 	mov.w	r0, #4294967295
 8012836:	81a3      	strh	r3, [r4, #12]
 8012838:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801283a:	4407      	add	r7, r0
 801283c:	1a36      	subs	r6, r6, r0
 801283e:	e7e9      	b.n	8012814 <__sflush_r+0xd0>
 8012840:	20400001 	.word	0x20400001

08012844 <_fflush_r>:
 8012844:	b538      	push	{r3, r4, r5, lr}
 8012846:	690b      	ldr	r3, [r1, #16]
 8012848:	4605      	mov	r5, r0
 801284a:	460c      	mov	r4, r1
 801284c:	b913      	cbnz	r3, 8012854 <_fflush_r+0x10>
 801284e:	2500      	movs	r5, #0
 8012850:	4628      	mov	r0, r5
 8012852:	bd38      	pop	{r3, r4, r5, pc}
 8012854:	b118      	cbz	r0, 801285e <_fflush_r+0x1a>
 8012856:	6a03      	ldr	r3, [r0, #32]
 8012858:	b90b      	cbnz	r3, 801285e <_fflush_r+0x1a>
 801285a:	f7fd f9a1 	bl	800fba0 <__sinit>
 801285e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8012862:	2b00      	cmp	r3, #0
 8012864:	d0f3      	beq.n	801284e <_fflush_r+0xa>
 8012866:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8012868:	07d0      	lsls	r0, r2, #31
 801286a:	d404      	bmi.n	8012876 <_fflush_r+0x32>
 801286c:	0599      	lsls	r1, r3, #22
 801286e:	d402      	bmi.n	8012876 <_fflush_r+0x32>
 8012870:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8012872:	f7fd fac0 	bl	800fdf6 <__retarget_lock_acquire_recursive>
 8012876:	4628      	mov	r0, r5
 8012878:	4621      	mov	r1, r4
 801287a:	f7ff ff63 	bl	8012744 <__sflush_r>
 801287e:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8012880:	4605      	mov	r5, r0
 8012882:	07da      	lsls	r2, r3, #31
 8012884:	d4e4      	bmi.n	8012850 <_fflush_r+0xc>
 8012886:	89a3      	ldrh	r3, [r4, #12]
 8012888:	059b      	lsls	r3, r3, #22
 801288a:	d4e1      	bmi.n	8012850 <_fflush_r+0xc>
 801288c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 801288e:	f7fd fab3 	bl	800fdf8 <__retarget_lock_release_recursive>
 8012892:	e7dd      	b.n	8012850 <_fflush_r+0xc>

08012894 <__swbuf_r>:
 8012894:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8012896:	460e      	mov	r6, r1
 8012898:	4614      	mov	r4, r2
 801289a:	4605      	mov	r5, r0
 801289c:	b118      	cbz	r0, 80128a6 <__swbuf_r+0x12>
 801289e:	6a03      	ldr	r3, [r0, #32]
 80128a0:	b90b      	cbnz	r3, 80128a6 <__swbuf_r+0x12>
 80128a2:	f7fd f97d 	bl	800fba0 <__sinit>
 80128a6:	69a3      	ldr	r3, [r4, #24]
 80128a8:	60a3      	str	r3, [r4, #8]
 80128aa:	89a3      	ldrh	r3, [r4, #12]
 80128ac:	071a      	lsls	r2, r3, #28
 80128ae:	d501      	bpl.n	80128b4 <__swbuf_r+0x20>
 80128b0:	6923      	ldr	r3, [r4, #16]
 80128b2:	b943      	cbnz	r3, 80128c6 <__swbuf_r+0x32>
 80128b4:	4621      	mov	r1, r4
 80128b6:	4628      	mov	r0, r5
 80128b8:	f000 f82a 	bl	8012910 <__swsetup_r>
 80128bc:	b118      	cbz	r0, 80128c6 <__swbuf_r+0x32>
 80128be:	f04f 37ff 	mov.w	r7, #4294967295
 80128c2:	4638      	mov	r0, r7
 80128c4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80128c6:	6823      	ldr	r3, [r4, #0]
 80128c8:	6922      	ldr	r2, [r4, #16]
 80128ca:	b2f6      	uxtb	r6, r6
 80128cc:	1a98      	subs	r0, r3, r2
 80128ce:	6963      	ldr	r3, [r4, #20]
 80128d0:	4637      	mov	r7, r6
 80128d2:	4283      	cmp	r3, r0
 80128d4:	dc05      	bgt.n	80128e2 <__swbuf_r+0x4e>
 80128d6:	4621      	mov	r1, r4
 80128d8:	4628      	mov	r0, r5
 80128da:	f7ff ffb3 	bl	8012844 <_fflush_r>
 80128de:	2800      	cmp	r0, #0
 80128e0:	d1ed      	bne.n	80128be <__swbuf_r+0x2a>
 80128e2:	68a3      	ldr	r3, [r4, #8]
 80128e4:	3b01      	subs	r3, #1
 80128e6:	60a3      	str	r3, [r4, #8]
 80128e8:	6823      	ldr	r3, [r4, #0]
 80128ea:	1c5a      	adds	r2, r3, #1
 80128ec:	6022      	str	r2, [r4, #0]
 80128ee:	701e      	strb	r6, [r3, #0]
 80128f0:	6962      	ldr	r2, [r4, #20]
 80128f2:	1c43      	adds	r3, r0, #1
 80128f4:	429a      	cmp	r2, r3
 80128f6:	d004      	beq.n	8012902 <__swbuf_r+0x6e>
 80128f8:	89a3      	ldrh	r3, [r4, #12]
 80128fa:	07db      	lsls	r3, r3, #31
 80128fc:	d5e1      	bpl.n	80128c2 <__swbuf_r+0x2e>
 80128fe:	2e0a      	cmp	r6, #10
 8012900:	d1df      	bne.n	80128c2 <__swbuf_r+0x2e>
 8012902:	4621      	mov	r1, r4
 8012904:	4628      	mov	r0, r5
 8012906:	f7ff ff9d 	bl	8012844 <_fflush_r>
 801290a:	2800      	cmp	r0, #0
 801290c:	d0d9      	beq.n	80128c2 <__swbuf_r+0x2e>
 801290e:	e7d6      	b.n	80128be <__swbuf_r+0x2a>

08012910 <__swsetup_r>:
 8012910:	b538      	push	{r3, r4, r5, lr}
 8012912:	4b29      	ldr	r3, [pc, #164]	@ (80129b8 <__swsetup_r+0xa8>)
 8012914:	4605      	mov	r5, r0
 8012916:	6818      	ldr	r0, [r3, #0]
 8012918:	460c      	mov	r4, r1
 801291a:	b118      	cbz	r0, 8012924 <__swsetup_r+0x14>
 801291c:	6a03      	ldr	r3, [r0, #32]
 801291e:	b90b      	cbnz	r3, 8012924 <__swsetup_r+0x14>
 8012920:	f7fd f93e 	bl	800fba0 <__sinit>
 8012924:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8012928:	0719      	lsls	r1, r3, #28
 801292a:	d422      	bmi.n	8012972 <__swsetup_r+0x62>
 801292c:	06da      	lsls	r2, r3, #27
 801292e:	d407      	bmi.n	8012940 <__swsetup_r+0x30>
 8012930:	2209      	movs	r2, #9
 8012932:	602a      	str	r2, [r5, #0]
 8012934:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8012938:	f04f 30ff 	mov.w	r0, #4294967295
 801293c:	81a3      	strh	r3, [r4, #12]
 801293e:	e033      	b.n	80129a8 <__swsetup_r+0x98>
 8012940:	0758      	lsls	r0, r3, #29
 8012942:	d512      	bpl.n	801296a <__swsetup_r+0x5a>
 8012944:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8012946:	b141      	cbz	r1, 801295a <__swsetup_r+0x4a>
 8012948:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 801294c:	4299      	cmp	r1, r3
 801294e:	d002      	beq.n	8012956 <__swsetup_r+0x46>
 8012950:	4628      	mov	r0, r5
 8012952:	f7fe f8c1 	bl	8010ad8 <_free_r>
 8012956:	2300      	movs	r3, #0
 8012958:	6363      	str	r3, [r4, #52]	@ 0x34
 801295a:	89a3      	ldrh	r3, [r4, #12]
 801295c:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8012960:	81a3      	strh	r3, [r4, #12]
 8012962:	2300      	movs	r3, #0
 8012964:	6063      	str	r3, [r4, #4]
 8012966:	6923      	ldr	r3, [r4, #16]
 8012968:	6023      	str	r3, [r4, #0]
 801296a:	89a3      	ldrh	r3, [r4, #12]
 801296c:	f043 0308 	orr.w	r3, r3, #8
 8012970:	81a3      	strh	r3, [r4, #12]
 8012972:	6923      	ldr	r3, [r4, #16]
 8012974:	b94b      	cbnz	r3, 801298a <__swsetup_r+0x7a>
 8012976:	89a3      	ldrh	r3, [r4, #12]
 8012978:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 801297c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8012980:	d003      	beq.n	801298a <__swsetup_r+0x7a>
 8012982:	4621      	mov	r1, r4
 8012984:	4628      	mov	r0, r5
 8012986:	f000 fc58 	bl	801323a <__smakebuf_r>
 801298a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801298e:	f013 0201 	ands.w	r2, r3, #1
 8012992:	d00a      	beq.n	80129aa <__swsetup_r+0x9a>
 8012994:	2200      	movs	r2, #0
 8012996:	60a2      	str	r2, [r4, #8]
 8012998:	6962      	ldr	r2, [r4, #20]
 801299a:	4252      	negs	r2, r2
 801299c:	61a2      	str	r2, [r4, #24]
 801299e:	6922      	ldr	r2, [r4, #16]
 80129a0:	b942      	cbnz	r2, 80129b4 <__swsetup_r+0xa4>
 80129a2:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 80129a6:	d1c5      	bne.n	8012934 <__swsetup_r+0x24>
 80129a8:	bd38      	pop	{r3, r4, r5, pc}
 80129aa:	0799      	lsls	r1, r3, #30
 80129ac:	bf58      	it	pl
 80129ae:	6962      	ldrpl	r2, [r4, #20]
 80129b0:	60a2      	str	r2, [r4, #8]
 80129b2:	e7f4      	b.n	801299e <__swsetup_r+0x8e>
 80129b4:	2000      	movs	r0, #0
 80129b6:	e7f7      	b.n	80129a8 <__swsetup_r+0x98>
 80129b8:	20000080 	.word	0x20000080

080129bc <memmove>:
 80129bc:	4288      	cmp	r0, r1
 80129be:	b510      	push	{r4, lr}
 80129c0:	eb01 0402 	add.w	r4, r1, r2
 80129c4:	d902      	bls.n	80129cc <memmove+0x10>
 80129c6:	4284      	cmp	r4, r0
 80129c8:	4623      	mov	r3, r4
 80129ca:	d807      	bhi.n	80129dc <memmove+0x20>
 80129cc:	1e43      	subs	r3, r0, #1
 80129ce:	42a1      	cmp	r1, r4
 80129d0:	d008      	beq.n	80129e4 <memmove+0x28>
 80129d2:	f811 2b01 	ldrb.w	r2, [r1], #1
 80129d6:	f803 2f01 	strb.w	r2, [r3, #1]!
 80129da:	e7f8      	b.n	80129ce <memmove+0x12>
 80129dc:	4601      	mov	r1, r0
 80129de:	4402      	add	r2, r0
 80129e0:	428a      	cmp	r2, r1
 80129e2:	d100      	bne.n	80129e6 <memmove+0x2a>
 80129e4:	bd10      	pop	{r4, pc}
 80129e6:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80129ea:	f802 4d01 	strb.w	r4, [r2, #-1]!
 80129ee:	e7f7      	b.n	80129e0 <memmove+0x24>

080129f0 <strncmp>:
 80129f0:	b510      	push	{r4, lr}
 80129f2:	b16a      	cbz	r2, 8012a10 <strncmp+0x20>
 80129f4:	3901      	subs	r1, #1
 80129f6:	1884      	adds	r4, r0, r2
 80129f8:	f810 2b01 	ldrb.w	r2, [r0], #1
 80129fc:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 8012a00:	429a      	cmp	r2, r3
 8012a02:	d103      	bne.n	8012a0c <strncmp+0x1c>
 8012a04:	42a0      	cmp	r0, r4
 8012a06:	d001      	beq.n	8012a0c <strncmp+0x1c>
 8012a08:	2a00      	cmp	r2, #0
 8012a0a:	d1f5      	bne.n	80129f8 <strncmp+0x8>
 8012a0c:	1ad0      	subs	r0, r2, r3
 8012a0e:	bd10      	pop	{r4, pc}
 8012a10:	4610      	mov	r0, r2
 8012a12:	e7fc      	b.n	8012a0e <strncmp+0x1e>

08012a14 <_sbrk_r>:
 8012a14:	b538      	push	{r3, r4, r5, lr}
 8012a16:	2300      	movs	r3, #0
 8012a18:	4d05      	ldr	r5, [pc, #20]	@ (8012a30 <_sbrk_r+0x1c>)
 8012a1a:	4604      	mov	r4, r0
 8012a1c:	4608      	mov	r0, r1
 8012a1e:	602b      	str	r3, [r5, #0]
 8012a20:	f7f2 fa48 	bl	8004eb4 <_sbrk>
 8012a24:	1c43      	adds	r3, r0, #1
 8012a26:	d102      	bne.n	8012a2e <_sbrk_r+0x1a>
 8012a28:	682b      	ldr	r3, [r5, #0]
 8012a2a:	b103      	cbz	r3, 8012a2e <_sbrk_r+0x1a>
 8012a2c:	6023      	str	r3, [r4, #0]
 8012a2e:	bd38      	pop	{r3, r4, r5, pc}
 8012a30:	20000bb4 	.word	0x20000bb4

08012a34 <memcpy>:
 8012a34:	440a      	add	r2, r1
 8012a36:	4291      	cmp	r1, r2
 8012a38:	f100 33ff 	add.w	r3, r0, #4294967295
 8012a3c:	d100      	bne.n	8012a40 <memcpy+0xc>
 8012a3e:	4770      	bx	lr
 8012a40:	b510      	push	{r4, lr}
 8012a42:	f811 4b01 	ldrb.w	r4, [r1], #1
 8012a46:	4291      	cmp	r1, r2
 8012a48:	f803 4f01 	strb.w	r4, [r3, #1]!
 8012a4c:	d1f9      	bne.n	8012a42 <memcpy+0xe>
 8012a4e:	bd10      	pop	{r4, pc}

08012a50 <nan>:
 8012a50:	2000      	movs	r0, #0
 8012a52:	4901      	ldr	r1, [pc, #4]	@ (8012a58 <nan+0x8>)
 8012a54:	4770      	bx	lr
 8012a56:	bf00      	nop
 8012a58:	7ff80000 	.word	0x7ff80000

08012a5c <__assert_func>:
 8012a5c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8012a5e:	4614      	mov	r4, r2
 8012a60:	461a      	mov	r2, r3
 8012a62:	4b09      	ldr	r3, [pc, #36]	@ (8012a88 <__assert_func+0x2c>)
 8012a64:	4605      	mov	r5, r0
 8012a66:	681b      	ldr	r3, [r3, #0]
 8012a68:	68d8      	ldr	r0, [r3, #12]
 8012a6a:	b14c      	cbz	r4, 8012a80 <__assert_func+0x24>
 8012a6c:	4b07      	ldr	r3, [pc, #28]	@ (8012a8c <__assert_func+0x30>)
 8012a6e:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8012a72:	9100      	str	r1, [sp, #0]
 8012a74:	462b      	mov	r3, r5
 8012a76:	4906      	ldr	r1, [pc, #24]	@ (8012a90 <__assert_func+0x34>)
 8012a78:	f000 fba8 	bl	80131cc <fiprintf>
 8012a7c:	f000 fc3c 	bl	80132f8 <abort>
 8012a80:	4b04      	ldr	r3, [pc, #16]	@ (8012a94 <__assert_func+0x38>)
 8012a82:	461c      	mov	r4, r3
 8012a84:	e7f3      	b.n	8012a6e <__assert_func+0x12>
 8012a86:	bf00      	nop
 8012a88:	20000080 	.word	0x20000080
 8012a8c:	080168d9 	.word	0x080168d9
 8012a90:	080168e6 	.word	0x080168e6
 8012a94:	08016914 	.word	0x08016914

08012a98 <_calloc_r>:
 8012a98:	b570      	push	{r4, r5, r6, lr}
 8012a9a:	fba1 5402 	umull	r5, r4, r1, r2
 8012a9e:	b934      	cbnz	r4, 8012aae <_calloc_r+0x16>
 8012aa0:	4629      	mov	r1, r5
 8012aa2:	f7fe f88b 	bl	8010bbc <_malloc_r>
 8012aa6:	4606      	mov	r6, r0
 8012aa8:	b928      	cbnz	r0, 8012ab6 <_calloc_r+0x1e>
 8012aaa:	4630      	mov	r0, r6
 8012aac:	bd70      	pop	{r4, r5, r6, pc}
 8012aae:	220c      	movs	r2, #12
 8012ab0:	2600      	movs	r6, #0
 8012ab2:	6002      	str	r2, [r0, #0]
 8012ab4:	e7f9      	b.n	8012aaa <_calloc_r+0x12>
 8012ab6:	462a      	mov	r2, r5
 8012ab8:	4621      	mov	r1, r4
 8012aba:	f7fd f91e 	bl	800fcfa <memset>
 8012abe:	e7f4      	b.n	8012aaa <_calloc_r+0x12>

08012ac0 <rshift>:
 8012ac0:	6903      	ldr	r3, [r0, #16]
 8012ac2:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8012ac6:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 8012aca:	f100 0414 	add.w	r4, r0, #20
 8012ace:	ea4f 1261 	mov.w	r2, r1, asr #5
 8012ad2:	dd46      	ble.n	8012b62 <rshift+0xa2>
 8012ad4:	f011 011f 	ands.w	r1, r1, #31
 8012ad8:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 8012adc:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 8012ae0:	d10c      	bne.n	8012afc <rshift+0x3c>
 8012ae2:	4629      	mov	r1, r5
 8012ae4:	f100 0710 	add.w	r7, r0, #16
 8012ae8:	42b1      	cmp	r1, r6
 8012aea:	d335      	bcc.n	8012b58 <rshift+0x98>
 8012aec:	1a9b      	subs	r3, r3, r2
 8012aee:	009b      	lsls	r3, r3, #2
 8012af0:	1eea      	subs	r2, r5, #3
 8012af2:	4296      	cmp	r6, r2
 8012af4:	bf38      	it	cc
 8012af6:	2300      	movcc	r3, #0
 8012af8:	4423      	add	r3, r4
 8012afa:	e015      	b.n	8012b28 <rshift+0x68>
 8012afc:	46a1      	mov	r9, r4
 8012afe:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 8012b02:	f1c1 0820 	rsb	r8, r1, #32
 8012b06:	40cf      	lsrs	r7, r1
 8012b08:	f105 0e04 	add.w	lr, r5, #4
 8012b0c:	4576      	cmp	r6, lr
 8012b0e:	46f4      	mov	ip, lr
 8012b10:	d816      	bhi.n	8012b40 <rshift+0x80>
 8012b12:	1a9a      	subs	r2, r3, r2
 8012b14:	0092      	lsls	r2, r2, #2
 8012b16:	3a04      	subs	r2, #4
 8012b18:	3501      	adds	r5, #1
 8012b1a:	42ae      	cmp	r6, r5
 8012b1c:	bf38      	it	cc
 8012b1e:	2200      	movcc	r2, #0
 8012b20:	18a3      	adds	r3, r4, r2
 8012b22:	50a7      	str	r7, [r4, r2]
 8012b24:	b107      	cbz	r7, 8012b28 <rshift+0x68>
 8012b26:	3304      	adds	r3, #4
 8012b28:	42a3      	cmp	r3, r4
 8012b2a:	eba3 0204 	sub.w	r2, r3, r4
 8012b2e:	bf08      	it	eq
 8012b30:	2300      	moveq	r3, #0
 8012b32:	ea4f 02a2 	mov.w	r2, r2, asr #2
 8012b36:	6102      	str	r2, [r0, #16]
 8012b38:	bf08      	it	eq
 8012b3a:	6143      	streq	r3, [r0, #20]
 8012b3c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8012b40:	f8dc c000 	ldr.w	ip, [ip]
 8012b44:	fa0c fc08 	lsl.w	ip, ip, r8
 8012b48:	ea4c 0707 	orr.w	r7, ip, r7
 8012b4c:	f849 7b04 	str.w	r7, [r9], #4
 8012b50:	f85e 7b04 	ldr.w	r7, [lr], #4
 8012b54:	40cf      	lsrs	r7, r1
 8012b56:	e7d9      	b.n	8012b0c <rshift+0x4c>
 8012b58:	f851 cb04 	ldr.w	ip, [r1], #4
 8012b5c:	f847 cf04 	str.w	ip, [r7, #4]!
 8012b60:	e7c2      	b.n	8012ae8 <rshift+0x28>
 8012b62:	4623      	mov	r3, r4
 8012b64:	e7e0      	b.n	8012b28 <rshift+0x68>

08012b66 <__hexdig_fun>:
 8012b66:	f1a0 0330 	sub.w	r3, r0, #48	@ 0x30
 8012b6a:	2b09      	cmp	r3, #9
 8012b6c:	d802      	bhi.n	8012b74 <__hexdig_fun+0xe>
 8012b6e:	3820      	subs	r0, #32
 8012b70:	b2c0      	uxtb	r0, r0
 8012b72:	4770      	bx	lr
 8012b74:	f1a0 0361 	sub.w	r3, r0, #97	@ 0x61
 8012b78:	2b05      	cmp	r3, #5
 8012b7a:	d801      	bhi.n	8012b80 <__hexdig_fun+0x1a>
 8012b7c:	3847      	subs	r0, #71	@ 0x47
 8012b7e:	e7f7      	b.n	8012b70 <__hexdig_fun+0xa>
 8012b80:	f1a0 0341 	sub.w	r3, r0, #65	@ 0x41
 8012b84:	2b05      	cmp	r3, #5
 8012b86:	d801      	bhi.n	8012b8c <__hexdig_fun+0x26>
 8012b88:	3827      	subs	r0, #39	@ 0x27
 8012b8a:	e7f1      	b.n	8012b70 <__hexdig_fun+0xa>
 8012b8c:	2000      	movs	r0, #0
 8012b8e:	4770      	bx	lr

08012b90 <__gethex>:
 8012b90:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8012b94:	468a      	mov	sl, r1
 8012b96:	4690      	mov	r8, r2
 8012b98:	b085      	sub	sp, #20
 8012b9a:	9302      	str	r3, [sp, #8]
 8012b9c:	680b      	ldr	r3, [r1, #0]
 8012b9e:	9001      	str	r0, [sp, #4]
 8012ba0:	1c9c      	adds	r4, r3, #2
 8012ba2:	46a1      	mov	r9, r4
 8012ba4:	f814 0b01 	ldrb.w	r0, [r4], #1
 8012ba8:	2830      	cmp	r0, #48	@ 0x30
 8012baa:	d0fa      	beq.n	8012ba2 <__gethex+0x12>
 8012bac:	eba9 0303 	sub.w	r3, r9, r3
 8012bb0:	f1a3 0b02 	sub.w	fp, r3, #2
 8012bb4:	f7ff ffd7 	bl	8012b66 <__hexdig_fun>
 8012bb8:	4605      	mov	r5, r0
 8012bba:	2800      	cmp	r0, #0
 8012bbc:	d168      	bne.n	8012c90 <__gethex+0x100>
 8012bbe:	2201      	movs	r2, #1
 8012bc0:	4648      	mov	r0, r9
 8012bc2:	499f      	ldr	r1, [pc, #636]	@ (8012e40 <__gethex+0x2b0>)
 8012bc4:	f7ff ff14 	bl	80129f0 <strncmp>
 8012bc8:	4607      	mov	r7, r0
 8012bca:	2800      	cmp	r0, #0
 8012bcc:	d167      	bne.n	8012c9e <__gethex+0x10e>
 8012bce:	f899 0001 	ldrb.w	r0, [r9, #1]
 8012bd2:	4626      	mov	r6, r4
 8012bd4:	f7ff ffc7 	bl	8012b66 <__hexdig_fun>
 8012bd8:	2800      	cmp	r0, #0
 8012bda:	d062      	beq.n	8012ca2 <__gethex+0x112>
 8012bdc:	4623      	mov	r3, r4
 8012bde:	7818      	ldrb	r0, [r3, #0]
 8012be0:	4699      	mov	r9, r3
 8012be2:	2830      	cmp	r0, #48	@ 0x30
 8012be4:	f103 0301 	add.w	r3, r3, #1
 8012be8:	d0f9      	beq.n	8012bde <__gethex+0x4e>
 8012bea:	f7ff ffbc 	bl	8012b66 <__hexdig_fun>
 8012bee:	fab0 f580 	clz	r5, r0
 8012bf2:	f04f 0b01 	mov.w	fp, #1
 8012bf6:	096d      	lsrs	r5, r5, #5
 8012bf8:	464a      	mov	r2, r9
 8012bfa:	4616      	mov	r6, r2
 8012bfc:	7830      	ldrb	r0, [r6, #0]
 8012bfe:	3201      	adds	r2, #1
 8012c00:	f7ff ffb1 	bl	8012b66 <__hexdig_fun>
 8012c04:	2800      	cmp	r0, #0
 8012c06:	d1f8      	bne.n	8012bfa <__gethex+0x6a>
 8012c08:	2201      	movs	r2, #1
 8012c0a:	4630      	mov	r0, r6
 8012c0c:	498c      	ldr	r1, [pc, #560]	@ (8012e40 <__gethex+0x2b0>)
 8012c0e:	f7ff feef 	bl	80129f0 <strncmp>
 8012c12:	2800      	cmp	r0, #0
 8012c14:	d13f      	bne.n	8012c96 <__gethex+0x106>
 8012c16:	b944      	cbnz	r4, 8012c2a <__gethex+0x9a>
 8012c18:	1c74      	adds	r4, r6, #1
 8012c1a:	4622      	mov	r2, r4
 8012c1c:	4616      	mov	r6, r2
 8012c1e:	7830      	ldrb	r0, [r6, #0]
 8012c20:	3201      	adds	r2, #1
 8012c22:	f7ff ffa0 	bl	8012b66 <__hexdig_fun>
 8012c26:	2800      	cmp	r0, #0
 8012c28:	d1f8      	bne.n	8012c1c <__gethex+0x8c>
 8012c2a:	1ba4      	subs	r4, r4, r6
 8012c2c:	00a7      	lsls	r7, r4, #2
 8012c2e:	7833      	ldrb	r3, [r6, #0]
 8012c30:	f003 03df 	and.w	r3, r3, #223	@ 0xdf
 8012c34:	2b50      	cmp	r3, #80	@ 0x50
 8012c36:	d13e      	bne.n	8012cb6 <__gethex+0x126>
 8012c38:	7873      	ldrb	r3, [r6, #1]
 8012c3a:	2b2b      	cmp	r3, #43	@ 0x2b
 8012c3c:	d033      	beq.n	8012ca6 <__gethex+0x116>
 8012c3e:	2b2d      	cmp	r3, #45	@ 0x2d
 8012c40:	d034      	beq.n	8012cac <__gethex+0x11c>
 8012c42:	2400      	movs	r4, #0
 8012c44:	1c71      	adds	r1, r6, #1
 8012c46:	7808      	ldrb	r0, [r1, #0]
 8012c48:	f7ff ff8d 	bl	8012b66 <__hexdig_fun>
 8012c4c:	1e43      	subs	r3, r0, #1
 8012c4e:	b2db      	uxtb	r3, r3
 8012c50:	2b18      	cmp	r3, #24
 8012c52:	d830      	bhi.n	8012cb6 <__gethex+0x126>
 8012c54:	f1a0 0210 	sub.w	r2, r0, #16
 8012c58:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 8012c5c:	f7ff ff83 	bl	8012b66 <__hexdig_fun>
 8012c60:	f100 3cff 	add.w	ip, r0, #4294967295
 8012c64:	fa5f fc8c 	uxtb.w	ip, ip
 8012c68:	f1bc 0f18 	cmp.w	ip, #24
 8012c6c:	f04f 030a 	mov.w	r3, #10
 8012c70:	d91e      	bls.n	8012cb0 <__gethex+0x120>
 8012c72:	b104      	cbz	r4, 8012c76 <__gethex+0xe6>
 8012c74:	4252      	negs	r2, r2
 8012c76:	4417      	add	r7, r2
 8012c78:	f8ca 1000 	str.w	r1, [sl]
 8012c7c:	b1ed      	cbz	r5, 8012cba <__gethex+0x12a>
 8012c7e:	f1bb 0f00 	cmp.w	fp, #0
 8012c82:	bf0c      	ite	eq
 8012c84:	2506      	moveq	r5, #6
 8012c86:	2500      	movne	r5, #0
 8012c88:	4628      	mov	r0, r5
 8012c8a:	b005      	add	sp, #20
 8012c8c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8012c90:	2500      	movs	r5, #0
 8012c92:	462c      	mov	r4, r5
 8012c94:	e7b0      	b.n	8012bf8 <__gethex+0x68>
 8012c96:	2c00      	cmp	r4, #0
 8012c98:	d1c7      	bne.n	8012c2a <__gethex+0x9a>
 8012c9a:	4627      	mov	r7, r4
 8012c9c:	e7c7      	b.n	8012c2e <__gethex+0x9e>
 8012c9e:	464e      	mov	r6, r9
 8012ca0:	462f      	mov	r7, r5
 8012ca2:	2501      	movs	r5, #1
 8012ca4:	e7c3      	b.n	8012c2e <__gethex+0x9e>
 8012ca6:	2400      	movs	r4, #0
 8012ca8:	1cb1      	adds	r1, r6, #2
 8012caa:	e7cc      	b.n	8012c46 <__gethex+0xb6>
 8012cac:	2401      	movs	r4, #1
 8012cae:	e7fb      	b.n	8012ca8 <__gethex+0x118>
 8012cb0:	fb03 0002 	mla	r0, r3, r2, r0
 8012cb4:	e7ce      	b.n	8012c54 <__gethex+0xc4>
 8012cb6:	4631      	mov	r1, r6
 8012cb8:	e7de      	b.n	8012c78 <__gethex+0xe8>
 8012cba:	4629      	mov	r1, r5
 8012cbc:	eba6 0309 	sub.w	r3, r6, r9
 8012cc0:	3b01      	subs	r3, #1
 8012cc2:	2b07      	cmp	r3, #7
 8012cc4:	dc0a      	bgt.n	8012cdc <__gethex+0x14c>
 8012cc6:	9801      	ldr	r0, [sp, #4]
 8012cc8:	f7fe f804 	bl	8010cd4 <_Balloc>
 8012ccc:	4604      	mov	r4, r0
 8012cce:	b940      	cbnz	r0, 8012ce2 <__gethex+0x152>
 8012cd0:	4602      	mov	r2, r0
 8012cd2:	21e4      	movs	r1, #228	@ 0xe4
 8012cd4:	4b5b      	ldr	r3, [pc, #364]	@ (8012e44 <__gethex+0x2b4>)
 8012cd6:	485c      	ldr	r0, [pc, #368]	@ (8012e48 <__gethex+0x2b8>)
 8012cd8:	f7ff fec0 	bl	8012a5c <__assert_func>
 8012cdc:	3101      	adds	r1, #1
 8012cde:	105b      	asrs	r3, r3, #1
 8012ce0:	e7ef      	b.n	8012cc2 <__gethex+0x132>
 8012ce2:	2300      	movs	r3, #0
 8012ce4:	f100 0a14 	add.w	sl, r0, #20
 8012ce8:	4655      	mov	r5, sl
 8012cea:	469b      	mov	fp, r3
 8012cec:	45b1      	cmp	r9, r6
 8012cee:	d337      	bcc.n	8012d60 <__gethex+0x1d0>
 8012cf0:	f845 bb04 	str.w	fp, [r5], #4
 8012cf4:	eba5 050a 	sub.w	r5, r5, sl
 8012cf8:	10ad      	asrs	r5, r5, #2
 8012cfa:	6125      	str	r5, [r4, #16]
 8012cfc:	4658      	mov	r0, fp
 8012cfe:	f7fe f8db 	bl	8010eb8 <__hi0bits>
 8012d02:	016d      	lsls	r5, r5, #5
 8012d04:	f8d8 6000 	ldr.w	r6, [r8]
 8012d08:	1a2d      	subs	r5, r5, r0
 8012d0a:	42b5      	cmp	r5, r6
 8012d0c:	dd54      	ble.n	8012db8 <__gethex+0x228>
 8012d0e:	1bad      	subs	r5, r5, r6
 8012d10:	4629      	mov	r1, r5
 8012d12:	4620      	mov	r0, r4
 8012d14:	f7fe fc5d 	bl	80115d2 <__any_on>
 8012d18:	4681      	mov	r9, r0
 8012d1a:	b178      	cbz	r0, 8012d3c <__gethex+0x1ac>
 8012d1c:	f04f 0901 	mov.w	r9, #1
 8012d20:	1e6b      	subs	r3, r5, #1
 8012d22:	1159      	asrs	r1, r3, #5
 8012d24:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 8012d28:	f003 021f 	and.w	r2, r3, #31
 8012d2c:	fa09 f202 	lsl.w	r2, r9, r2
 8012d30:	420a      	tst	r2, r1
 8012d32:	d003      	beq.n	8012d3c <__gethex+0x1ac>
 8012d34:	454b      	cmp	r3, r9
 8012d36:	dc36      	bgt.n	8012da6 <__gethex+0x216>
 8012d38:	f04f 0902 	mov.w	r9, #2
 8012d3c:	4629      	mov	r1, r5
 8012d3e:	4620      	mov	r0, r4
 8012d40:	f7ff febe 	bl	8012ac0 <rshift>
 8012d44:	442f      	add	r7, r5
 8012d46:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8012d4a:	42bb      	cmp	r3, r7
 8012d4c:	da42      	bge.n	8012dd4 <__gethex+0x244>
 8012d4e:	4621      	mov	r1, r4
 8012d50:	9801      	ldr	r0, [sp, #4]
 8012d52:	f7fd ffff 	bl	8010d54 <_Bfree>
 8012d56:	2300      	movs	r3, #0
 8012d58:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8012d5a:	25a3      	movs	r5, #163	@ 0xa3
 8012d5c:	6013      	str	r3, [r2, #0]
 8012d5e:	e793      	b.n	8012c88 <__gethex+0xf8>
 8012d60:	f816 2d01 	ldrb.w	r2, [r6, #-1]!
 8012d64:	2a2e      	cmp	r2, #46	@ 0x2e
 8012d66:	d012      	beq.n	8012d8e <__gethex+0x1fe>
 8012d68:	2b20      	cmp	r3, #32
 8012d6a:	d104      	bne.n	8012d76 <__gethex+0x1e6>
 8012d6c:	f845 bb04 	str.w	fp, [r5], #4
 8012d70:	f04f 0b00 	mov.w	fp, #0
 8012d74:	465b      	mov	r3, fp
 8012d76:	7830      	ldrb	r0, [r6, #0]
 8012d78:	9303      	str	r3, [sp, #12]
 8012d7a:	f7ff fef4 	bl	8012b66 <__hexdig_fun>
 8012d7e:	9b03      	ldr	r3, [sp, #12]
 8012d80:	f000 000f 	and.w	r0, r0, #15
 8012d84:	4098      	lsls	r0, r3
 8012d86:	ea4b 0b00 	orr.w	fp, fp, r0
 8012d8a:	3304      	adds	r3, #4
 8012d8c:	e7ae      	b.n	8012cec <__gethex+0x15c>
 8012d8e:	45b1      	cmp	r9, r6
 8012d90:	d8ea      	bhi.n	8012d68 <__gethex+0x1d8>
 8012d92:	2201      	movs	r2, #1
 8012d94:	4630      	mov	r0, r6
 8012d96:	492a      	ldr	r1, [pc, #168]	@ (8012e40 <__gethex+0x2b0>)
 8012d98:	9303      	str	r3, [sp, #12]
 8012d9a:	f7ff fe29 	bl	80129f0 <strncmp>
 8012d9e:	9b03      	ldr	r3, [sp, #12]
 8012da0:	2800      	cmp	r0, #0
 8012da2:	d1e1      	bne.n	8012d68 <__gethex+0x1d8>
 8012da4:	e7a2      	b.n	8012cec <__gethex+0x15c>
 8012da6:	4620      	mov	r0, r4
 8012da8:	1ea9      	subs	r1, r5, #2
 8012daa:	f7fe fc12 	bl	80115d2 <__any_on>
 8012dae:	2800      	cmp	r0, #0
 8012db0:	d0c2      	beq.n	8012d38 <__gethex+0x1a8>
 8012db2:	f04f 0903 	mov.w	r9, #3
 8012db6:	e7c1      	b.n	8012d3c <__gethex+0x1ac>
 8012db8:	da09      	bge.n	8012dce <__gethex+0x23e>
 8012dba:	1b75      	subs	r5, r6, r5
 8012dbc:	4621      	mov	r1, r4
 8012dbe:	462a      	mov	r2, r5
 8012dc0:	9801      	ldr	r0, [sp, #4]
 8012dc2:	f7fe f9d7 	bl	8011174 <__lshift>
 8012dc6:	4604      	mov	r4, r0
 8012dc8:	1b7f      	subs	r7, r7, r5
 8012dca:	f100 0a14 	add.w	sl, r0, #20
 8012dce:	f04f 0900 	mov.w	r9, #0
 8012dd2:	e7b8      	b.n	8012d46 <__gethex+0x1b6>
 8012dd4:	f8d8 5004 	ldr.w	r5, [r8, #4]
 8012dd8:	42bd      	cmp	r5, r7
 8012dda:	dd6f      	ble.n	8012ebc <__gethex+0x32c>
 8012ddc:	1bed      	subs	r5, r5, r7
 8012dde:	42ae      	cmp	r6, r5
 8012de0:	dc34      	bgt.n	8012e4c <__gethex+0x2bc>
 8012de2:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8012de6:	2b02      	cmp	r3, #2
 8012de8:	d022      	beq.n	8012e30 <__gethex+0x2a0>
 8012dea:	2b03      	cmp	r3, #3
 8012dec:	d024      	beq.n	8012e38 <__gethex+0x2a8>
 8012dee:	2b01      	cmp	r3, #1
 8012df0:	d115      	bne.n	8012e1e <__gethex+0x28e>
 8012df2:	42ae      	cmp	r6, r5
 8012df4:	d113      	bne.n	8012e1e <__gethex+0x28e>
 8012df6:	2e01      	cmp	r6, #1
 8012df8:	d10b      	bne.n	8012e12 <__gethex+0x282>
 8012dfa:	f8d8 3004 	ldr.w	r3, [r8, #4]
 8012dfe:	9a02      	ldr	r2, [sp, #8]
 8012e00:	2562      	movs	r5, #98	@ 0x62
 8012e02:	6013      	str	r3, [r2, #0]
 8012e04:	2301      	movs	r3, #1
 8012e06:	6123      	str	r3, [r4, #16]
 8012e08:	f8ca 3000 	str.w	r3, [sl]
 8012e0c:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8012e0e:	601c      	str	r4, [r3, #0]
 8012e10:	e73a      	b.n	8012c88 <__gethex+0xf8>
 8012e12:	4620      	mov	r0, r4
 8012e14:	1e71      	subs	r1, r6, #1
 8012e16:	f7fe fbdc 	bl	80115d2 <__any_on>
 8012e1a:	2800      	cmp	r0, #0
 8012e1c:	d1ed      	bne.n	8012dfa <__gethex+0x26a>
 8012e1e:	4621      	mov	r1, r4
 8012e20:	9801      	ldr	r0, [sp, #4]
 8012e22:	f7fd ff97 	bl	8010d54 <_Bfree>
 8012e26:	2300      	movs	r3, #0
 8012e28:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8012e2a:	2550      	movs	r5, #80	@ 0x50
 8012e2c:	6013      	str	r3, [r2, #0]
 8012e2e:	e72b      	b.n	8012c88 <__gethex+0xf8>
 8012e30:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8012e32:	2b00      	cmp	r3, #0
 8012e34:	d1f3      	bne.n	8012e1e <__gethex+0x28e>
 8012e36:	e7e0      	b.n	8012dfa <__gethex+0x26a>
 8012e38:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8012e3a:	2b00      	cmp	r3, #0
 8012e3c:	d1dd      	bne.n	8012dfa <__gethex+0x26a>
 8012e3e:	e7ee      	b.n	8012e1e <__gethex+0x28e>
 8012e40:	080168be 	.word	0x080168be
 8012e44:	08016854 	.word	0x08016854
 8012e48:	08016915 	.word	0x08016915
 8012e4c:	1e6f      	subs	r7, r5, #1
 8012e4e:	f1b9 0f00 	cmp.w	r9, #0
 8012e52:	d130      	bne.n	8012eb6 <__gethex+0x326>
 8012e54:	b127      	cbz	r7, 8012e60 <__gethex+0x2d0>
 8012e56:	4639      	mov	r1, r7
 8012e58:	4620      	mov	r0, r4
 8012e5a:	f7fe fbba 	bl	80115d2 <__any_on>
 8012e5e:	4681      	mov	r9, r0
 8012e60:	2301      	movs	r3, #1
 8012e62:	4629      	mov	r1, r5
 8012e64:	1b76      	subs	r6, r6, r5
 8012e66:	2502      	movs	r5, #2
 8012e68:	117a      	asrs	r2, r7, #5
 8012e6a:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 8012e6e:	f007 071f 	and.w	r7, r7, #31
 8012e72:	40bb      	lsls	r3, r7
 8012e74:	4213      	tst	r3, r2
 8012e76:	4620      	mov	r0, r4
 8012e78:	bf18      	it	ne
 8012e7a:	f049 0902 	orrne.w	r9, r9, #2
 8012e7e:	f7ff fe1f 	bl	8012ac0 <rshift>
 8012e82:	f8d8 7004 	ldr.w	r7, [r8, #4]
 8012e86:	f1b9 0f00 	cmp.w	r9, #0
 8012e8a:	d047      	beq.n	8012f1c <__gethex+0x38c>
 8012e8c:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8012e90:	2b02      	cmp	r3, #2
 8012e92:	d015      	beq.n	8012ec0 <__gethex+0x330>
 8012e94:	2b03      	cmp	r3, #3
 8012e96:	d017      	beq.n	8012ec8 <__gethex+0x338>
 8012e98:	2b01      	cmp	r3, #1
 8012e9a:	d109      	bne.n	8012eb0 <__gethex+0x320>
 8012e9c:	f019 0f02 	tst.w	r9, #2
 8012ea0:	d006      	beq.n	8012eb0 <__gethex+0x320>
 8012ea2:	f8da 3000 	ldr.w	r3, [sl]
 8012ea6:	ea49 0903 	orr.w	r9, r9, r3
 8012eaa:	f019 0f01 	tst.w	r9, #1
 8012eae:	d10e      	bne.n	8012ece <__gethex+0x33e>
 8012eb0:	f045 0510 	orr.w	r5, r5, #16
 8012eb4:	e032      	b.n	8012f1c <__gethex+0x38c>
 8012eb6:	f04f 0901 	mov.w	r9, #1
 8012eba:	e7d1      	b.n	8012e60 <__gethex+0x2d0>
 8012ebc:	2501      	movs	r5, #1
 8012ebe:	e7e2      	b.n	8012e86 <__gethex+0x2f6>
 8012ec0:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8012ec2:	f1c3 0301 	rsb	r3, r3, #1
 8012ec6:	930f      	str	r3, [sp, #60]	@ 0x3c
 8012ec8:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8012eca:	2b00      	cmp	r3, #0
 8012ecc:	d0f0      	beq.n	8012eb0 <__gethex+0x320>
 8012ece:	f04f 0c00 	mov.w	ip, #0
 8012ed2:	f8d4 b010 	ldr.w	fp, [r4, #16]
 8012ed6:	f104 0314 	add.w	r3, r4, #20
 8012eda:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 8012ede:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 8012ee2:	4618      	mov	r0, r3
 8012ee4:	f853 2b04 	ldr.w	r2, [r3], #4
 8012ee8:	f1b2 3fff 	cmp.w	r2, #4294967295
 8012eec:	d01b      	beq.n	8012f26 <__gethex+0x396>
 8012eee:	3201      	adds	r2, #1
 8012ef0:	6002      	str	r2, [r0, #0]
 8012ef2:	2d02      	cmp	r5, #2
 8012ef4:	f104 0314 	add.w	r3, r4, #20
 8012ef8:	d13c      	bne.n	8012f74 <__gethex+0x3e4>
 8012efa:	f8d8 2000 	ldr.w	r2, [r8]
 8012efe:	3a01      	subs	r2, #1
 8012f00:	42b2      	cmp	r2, r6
 8012f02:	d109      	bne.n	8012f18 <__gethex+0x388>
 8012f04:	2201      	movs	r2, #1
 8012f06:	1171      	asrs	r1, r6, #5
 8012f08:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8012f0c:	f006 061f 	and.w	r6, r6, #31
 8012f10:	fa02 f606 	lsl.w	r6, r2, r6
 8012f14:	421e      	tst	r6, r3
 8012f16:	d13a      	bne.n	8012f8e <__gethex+0x3fe>
 8012f18:	f045 0520 	orr.w	r5, r5, #32
 8012f1c:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8012f1e:	601c      	str	r4, [r3, #0]
 8012f20:	9b02      	ldr	r3, [sp, #8]
 8012f22:	601f      	str	r7, [r3, #0]
 8012f24:	e6b0      	b.n	8012c88 <__gethex+0xf8>
 8012f26:	4299      	cmp	r1, r3
 8012f28:	f843 cc04 	str.w	ip, [r3, #-4]
 8012f2c:	d8d9      	bhi.n	8012ee2 <__gethex+0x352>
 8012f2e:	68a3      	ldr	r3, [r4, #8]
 8012f30:	459b      	cmp	fp, r3
 8012f32:	db17      	blt.n	8012f64 <__gethex+0x3d4>
 8012f34:	6861      	ldr	r1, [r4, #4]
 8012f36:	9801      	ldr	r0, [sp, #4]
 8012f38:	3101      	adds	r1, #1
 8012f3a:	f7fd fecb 	bl	8010cd4 <_Balloc>
 8012f3e:	4681      	mov	r9, r0
 8012f40:	b918      	cbnz	r0, 8012f4a <__gethex+0x3ba>
 8012f42:	4602      	mov	r2, r0
 8012f44:	2184      	movs	r1, #132	@ 0x84
 8012f46:	4b19      	ldr	r3, [pc, #100]	@ (8012fac <__gethex+0x41c>)
 8012f48:	e6c5      	b.n	8012cd6 <__gethex+0x146>
 8012f4a:	6922      	ldr	r2, [r4, #16]
 8012f4c:	f104 010c 	add.w	r1, r4, #12
 8012f50:	3202      	adds	r2, #2
 8012f52:	0092      	lsls	r2, r2, #2
 8012f54:	300c      	adds	r0, #12
 8012f56:	f7ff fd6d 	bl	8012a34 <memcpy>
 8012f5a:	4621      	mov	r1, r4
 8012f5c:	9801      	ldr	r0, [sp, #4]
 8012f5e:	f7fd fef9 	bl	8010d54 <_Bfree>
 8012f62:	464c      	mov	r4, r9
 8012f64:	6923      	ldr	r3, [r4, #16]
 8012f66:	1c5a      	adds	r2, r3, #1
 8012f68:	6122      	str	r2, [r4, #16]
 8012f6a:	2201      	movs	r2, #1
 8012f6c:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8012f70:	615a      	str	r2, [r3, #20]
 8012f72:	e7be      	b.n	8012ef2 <__gethex+0x362>
 8012f74:	6922      	ldr	r2, [r4, #16]
 8012f76:	455a      	cmp	r2, fp
 8012f78:	dd0b      	ble.n	8012f92 <__gethex+0x402>
 8012f7a:	2101      	movs	r1, #1
 8012f7c:	4620      	mov	r0, r4
 8012f7e:	f7ff fd9f 	bl	8012ac0 <rshift>
 8012f82:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8012f86:	3701      	adds	r7, #1
 8012f88:	42bb      	cmp	r3, r7
 8012f8a:	f6ff aee0 	blt.w	8012d4e <__gethex+0x1be>
 8012f8e:	2501      	movs	r5, #1
 8012f90:	e7c2      	b.n	8012f18 <__gethex+0x388>
 8012f92:	f016 061f 	ands.w	r6, r6, #31
 8012f96:	d0fa      	beq.n	8012f8e <__gethex+0x3fe>
 8012f98:	4453      	add	r3, sl
 8012f9a:	f853 0c04 	ldr.w	r0, [r3, #-4]
 8012f9e:	f7fd ff8b 	bl	8010eb8 <__hi0bits>
 8012fa2:	f1c6 0620 	rsb	r6, r6, #32
 8012fa6:	42b0      	cmp	r0, r6
 8012fa8:	dbe7      	blt.n	8012f7a <__gethex+0x3ea>
 8012faa:	e7f0      	b.n	8012f8e <__gethex+0x3fe>
 8012fac:	08016854 	.word	0x08016854

08012fb0 <L_shift>:
 8012fb0:	f1c2 0208 	rsb	r2, r2, #8
 8012fb4:	0092      	lsls	r2, r2, #2
 8012fb6:	b570      	push	{r4, r5, r6, lr}
 8012fb8:	f1c2 0620 	rsb	r6, r2, #32
 8012fbc:	6843      	ldr	r3, [r0, #4]
 8012fbe:	6804      	ldr	r4, [r0, #0]
 8012fc0:	fa03 f506 	lsl.w	r5, r3, r6
 8012fc4:	432c      	orrs	r4, r5
 8012fc6:	40d3      	lsrs	r3, r2
 8012fc8:	6004      	str	r4, [r0, #0]
 8012fca:	f840 3f04 	str.w	r3, [r0, #4]!
 8012fce:	4288      	cmp	r0, r1
 8012fd0:	d3f4      	bcc.n	8012fbc <L_shift+0xc>
 8012fd2:	bd70      	pop	{r4, r5, r6, pc}

08012fd4 <__match>:
 8012fd4:	b530      	push	{r4, r5, lr}
 8012fd6:	6803      	ldr	r3, [r0, #0]
 8012fd8:	3301      	adds	r3, #1
 8012fda:	f811 4b01 	ldrb.w	r4, [r1], #1
 8012fde:	b914      	cbnz	r4, 8012fe6 <__match+0x12>
 8012fe0:	6003      	str	r3, [r0, #0]
 8012fe2:	2001      	movs	r0, #1
 8012fe4:	bd30      	pop	{r4, r5, pc}
 8012fe6:	f813 2b01 	ldrb.w	r2, [r3], #1
 8012fea:	f1a2 0541 	sub.w	r5, r2, #65	@ 0x41
 8012fee:	2d19      	cmp	r5, #25
 8012ff0:	bf98      	it	ls
 8012ff2:	3220      	addls	r2, #32
 8012ff4:	42a2      	cmp	r2, r4
 8012ff6:	d0f0      	beq.n	8012fda <__match+0x6>
 8012ff8:	2000      	movs	r0, #0
 8012ffa:	e7f3      	b.n	8012fe4 <__match+0x10>

08012ffc <__hexnan>:
 8012ffc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8013000:	2500      	movs	r5, #0
 8013002:	680b      	ldr	r3, [r1, #0]
 8013004:	4682      	mov	sl, r0
 8013006:	115e      	asrs	r6, r3, #5
 8013008:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 801300c:	f013 031f 	ands.w	r3, r3, #31
 8013010:	bf18      	it	ne
 8013012:	3604      	addne	r6, #4
 8013014:	1f37      	subs	r7, r6, #4
 8013016:	4690      	mov	r8, r2
 8013018:	46b9      	mov	r9, r7
 801301a:	463c      	mov	r4, r7
 801301c:	46ab      	mov	fp, r5
 801301e:	b087      	sub	sp, #28
 8013020:	6801      	ldr	r1, [r0, #0]
 8013022:	9301      	str	r3, [sp, #4]
 8013024:	f846 5c04 	str.w	r5, [r6, #-4]
 8013028:	9502      	str	r5, [sp, #8]
 801302a:	784a      	ldrb	r2, [r1, #1]
 801302c:	1c4b      	adds	r3, r1, #1
 801302e:	9303      	str	r3, [sp, #12]
 8013030:	b342      	cbz	r2, 8013084 <__hexnan+0x88>
 8013032:	4610      	mov	r0, r2
 8013034:	9105      	str	r1, [sp, #20]
 8013036:	9204      	str	r2, [sp, #16]
 8013038:	f7ff fd95 	bl	8012b66 <__hexdig_fun>
 801303c:	2800      	cmp	r0, #0
 801303e:	d151      	bne.n	80130e4 <__hexnan+0xe8>
 8013040:	9a04      	ldr	r2, [sp, #16]
 8013042:	9905      	ldr	r1, [sp, #20]
 8013044:	2a20      	cmp	r2, #32
 8013046:	d818      	bhi.n	801307a <__hexnan+0x7e>
 8013048:	9b02      	ldr	r3, [sp, #8]
 801304a:	459b      	cmp	fp, r3
 801304c:	dd13      	ble.n	8013076 <__hexnan+0x7a>
 801304e:	454c      	cmp	r4, r9
 8013050:	d206      	bcs.n	8013060 <__hexnan+0x64>
 8013052:	2d07      	cmp	r5, #7
 8013054:	dc04      	bgt.n	8013060 <__hexnan+0x64>
 8013056:	462a      	mov	r2, r5
 8013058:	4649      	mov	r1, r9
 801305a:	4620      	mov	r0, r4
 801305c:	f7ff ffa8 	bl	8012fb0 <L_shift>
 8013060:	4544      	cmp	r4, r8
 8013062:	d952      	bls.n	801310a <__hexnan+0x10e>
 8013064:	2300      	movs	r3, #0
 8013066:	f1a4 0904 	sub.w	r9, r4, #4
 801306a:	f844 3c04 	str.w	r3, [r4, #-4]
 801306e:	461d      	mov	r5, r3
 8013070:	464c      	mov	r4, r9
 8013072:	f8cd b008 	str.w	fp, [sp, #8]
 8013076:	9903      	ldr	r1, [sp, #12]
 8013078:	e7d7      	b.n	801302a <__hexnan+0x2e>
 801307a:	2a29      	cmp	r2, #41	@ 0x29
 801307c:	d157      	bne.n	801312e <__hexnan+0x132>
 801307e:	3102      	adds	r1, #2
 8013080:	f8ca 1000 	str.w	r1, [sl]
 8013084:	f1bb 0f00 	cmp.w	fp, #0
 8013088:	d051      	beq.n	801312e <__hexnan+0x132>
 801308a:	454c      	cmp	r4, r9
 801308c:	d206      	bcs.n	801309c <__hexnan+0xa0>
 801308e:	2d07      	cmp	r5, #7
 8013090:	dc04      	bgt.n	801309c <__hexnan+0xa0>
 8013092:	462a      	mov	r2, r5
 8013094:	4649      	mov	r1, r9
 8013096:	4620      	mov	r0, r4
 8013098:	f7ff ff8a 	bl	8012fb0 <L_shift>
 801309c:	4544      	cmp	r4, r8
 801309e:	d936      	bls.n	801310e <__hexnan+0x112>
 80130a0:	4623      	mov	r3, r4
 80130a2:	f1a8 0204 	sub.w	r2, r8, #4
 80130a6:	f853 1b04 	ldr.w	r1, [r3], #4
 80130aa:	429f      	cmp	r7, r3
 80130ac:	f842 1f04 	str.w	r1, [r2, #4]!
 80130b0:	d2f9      	bcs.n	80130a6 <__hexnan+0xaa>
 80130b2:	1b3b      	subs	r3, r7, r4
 80130b4:	f023 0303 	bic.w	r3, r3, #3
 80130b8:	3304      	adds	r3, #4
 80130ba:	3401      	adds	r4, #1
 80130bc:	3e03      	subs	r6, #3
 80130be:	42b4      	cmp	r4, r6
 80130c0:	bf88      	it	hi
 80130c2:	2304      	movhi	r3, #4
 80130c4:	2200      	movs	r2, #0
 80130c6:	4443      	add	r3, r8
 80130c8:	f843 2b04 	str.w	r2, [r3], #4
 80130cc:	429f      	cmp	r7, r3
 80130ce:	d2fb      	bcs.n	80130c8 <__hexnan+0xcc>
 80130d0:	683b      	ldr	r3, [r7, #0]
 80130d2:	b91b      	cbnz	r3, 80130dc <__hexnan+0xe0>
 80130d4:	4547      	cmp	r7, r8
 80130d6:	d128      	bne.n	801312a <__hexnan+0x12e>
 80130d8:	2301      	movs	r3, #1
 80130da:	603b      	str	r3, [r7, #0]
 80130dc:	2005      	movs	r0, #5
 80130de:	b007      	add	sp, #28
 80130e0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80130e4:	3501      	adds	r5, #1
 80130e6:	2d08      	cmp	r5, #8
 80130e8:	f10b 0b01 	add.w	fp, fp, #1
 80130ec:	dd06      	ble.n	80130fc <__hexnan+0x100>
 80130ee:	4544      	cmp	r4, r8
 80130f0:	d9c1      	bls.n	8013076 <__hexnan+0x7a>
 80130f2:	2300      	movs	r3, #0
 80130f4:	2501      	movs	r5, #1
 80130f6:	f844 3c04 	str.w	r3, [r4, #-4]
 80130fa:	3c04      	subs	r4, #4
 80130fc:	6822      	ldr	r2, [r4, #0]
 80130fe:	f000 000f 	and.w	r0, r0, #15
 8013102:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 8013106:	6020      	str	r0, [r4, #0]
 8013108:	e7b5      	b.n	8013076 <__hexnan+0x7a>
 801310a:	2508      	movs	r5, #8
 801310c:	e7b3      	b.n	8013076 <__hexnan+0x7a>
 801310e:	9b01      	ldr	r3, [sp, #4]
 8013110:	2b00      	cmp	r3, #0
 8013112:	d0dd      	beq.n	80130d0 <__hexnan+0xd4>
 8013114:	f04f 32ff 	mov.w	r2, #4294967295
 8013118:	f1c3 0320 	rsb	r3, r3, #32
 801311c:	40da      	lsrs	r2, r3
 801311e:	f856 3c04 	ldr.w	r3, [r6, #-4]
 8013122:	4013      	ands	r3, r2
 8013124:	f846 3c04 	str.w	r3, [r6, #-4]
 8013128:	e7d2      	b.n	80130d0 <__hexnan+0xd4>
 801312a:	3f04      	subs	r7, #4
 801312c:	e7d0      	b.n	80130d0 <__hexnan+0xd4>
 801312e:	2004      	movs	r0, #4
 8013130:	e7d5      	b.n	80130de <__hexnan+0xe2>

08013132 <__ascii_mbtowc>:
 8013132:	b082      	sub	sp, #8
 8013134:	b901      	cbnz	r1, 8013138 <__ascii_mbtowc+0x6>
 8013136:	a901      	add	r1, sp, #4
 8013138:	b142      	cbz	r2, 801314c <__ascii_mbtowc+0x1a>
 801313a:	b14b      	cbz	r3, 8013150 <__ascii_mbtowc+0x1e>
 801313c:	7813      	ldrb	r3, [r2, #0]
 801313e:	600b      	str	r3, [r1, #0]
 8013140:	7812      	ldrb	r2, [r2, #0]
 8013142:	1e10      	subs	r0, r2, #0
 8013144:	bf18      	it	ne
 8013146:	2001      	movne	r0, #1
 8013148:	b002      	add	sp, #8
 801314a:	4770      	bx	lr
 801314c:	4610      	mov	r0, r2
 801314e:	e7fb      	b.n	8013148 <__ascii_mbtowc+0x16>
 8013150:	f06f 0001 	mvn.w	r0, #1
 8013154:	e7f8      	b.n	8013148 <__ascii_mbtowc+0x16>

08013156 <_realloc_r>:
 8013156:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801315a:	4607      	mov	r7, r0
 801315c:	4614      	mov	r4, r2
 801315e:	460d      	mov	r5, r1
 8013160:	b921      	cbnz	r1, 801316c <_realloc_r+0x16>
 8013162:	4611      	mov	r1, r2
 8013164:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8013168:	f7fd bd28 	b.w	8010bbc <_malloc_r>
 801316c:	b92a      	cbnz	r2, 801317a <_realloc_r+0x24>
 801316e:	f7fd fcb3 	bl	8010ad8 <_free_r>
 8013172:	4625      	mov	r5, r4
 8013174:	4628      	mov	r0, r5
 8013176:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801317a:	f000 f8c4 	bl	8013306 <_malloc_usable_size_r>
 801317e:	4284      	cmp	r4, r0
 8013180:	4606      	mov	r6, r0
 8013182:	d802      	bhi.n	801318a <_realloc_r+0x34>
 8013184:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8013188:	d8f4      	bhi.n	8013174 <_realloc_r+0x1e>
 801318a:	4621      	mov	r1, r4
 801318c:	4638      	mov	r0, r7
 801318e:	f7fd fd15 	bl	8010bbc <_malloc_r>
 8013192:	4680      	mov	r8, r0
 8013194:	b908      	cbnz	r0, 801319a <_realloc_r+0x44>
 8013196:	4645      	mov	r5, r8
 8013198:	e7ec      	b.n	8013174 <_realloc_r+0x1e>
 801319a:	42b4      	cmp	r4, r6
 801319c:	4622      	mov	r2, r4
 801319e:	4629      	mov	r1, r5
 80131a0:	bf28      	it	cs
 80131a2:	4632      	movcs	r2, r6
 80131a4:	f7ff fc46 	bl	8012a34 <memcpy>
 80131a8:	4629      	mov	r1, r5
 80131aa:	4638      	mov	r0, r7
 80131ac:	f7fd fc94 	bl	8010ad8 <_free_r>
 80131b0:	e7f1      	b.n	8013196 <_realloc_r+0x40>

080131b2 <__ascii_wctomb>:
 80131b2:	4603      	mov	r3, r0
 80131b4:	4608      	mov	r0, r1
 80131b6:	b141      	cbz	r1, 80131ca <__ascii_wctomb+0x18>
 80131b8:	2aff      	cmp	r2, #255	@ 0xff
 80131ba:	d904      	bls.n	80131c6 <__ascii_wctomb+0x14>
 80131bc:	228a      	movs	r2, #138	@ 0x8a
 80131be:	f04f 30ff 	mov.w	r0, #4294967295
 80131c2:	601a      	str	r2, [r3, #0]
 80131c4:	4770      	bx	lr
 80131c6:	2001      	movs	r0, #1
 80131c8:	700a      	strb	r2, [r1, #0]
 80131ca:	4770      	bx	lr

080131cc <fiprintf>:
 80131cc:	b40e      	push	{r1, r2, r3}
 80131ce:	b503      	push	{r0, r1, lr}
 80131d0:	4601      	mov	r1, r0
 80131d2:	ab03      	add	r3, sp, #12
 80131d4:	4805      	ldr	r0, [pc, #20]	@ (80131ec <fiprintf+0x20>)
 80131d6:	f853 2b04 	ldr.w	r2, [r3], #4
 80131da:	6800      	ldr	r0, [r0, #0]
 80131dc:	9301      	str	r3, [sp, #4]
 80131de:	f7ff f999 	bl	8012514 <_vfiprintf_r>
 80131e2:	b002      	add	sp, #8
 80131e4:	f85d eb04 	ldr.w	lr, [sp], #4
 80131e8:	b003      	add	sp, #12
 80131ea:	4770      	bx	lr
 80131ec:	20000080 	.word	0x20000080

080131f0 <__swhatbuf_r>:
 80131f0:	b570      	push	{r4, r5, r6, lr}
 80131f2:	460c      	mov	r4, r1
 80131f4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80131f8:	4615      	mov	r5, r2
 80131fa:	2900      	cmp	r1, #0
 80131fc:	461e      	mov	r6, r3
 80131fe:	b096      	sub	sp, #88	@ 0x58
 8013200:	da0c      	bge.n	801321c <__swhatbuf_r+0x2c>
 8013202:	89a3      	ldrh	r3, [r4, #12]
 8013204:	2100      	movs	r1, #0
 8013206:	f013 0f80 	tst.w	r3, #128	@ 0x80
 801320a:	bf14      	ite	ne
 801320c:	2340      	movne	r3, #64	@ 0x40
 801320e:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8013212:	2000      	movs	r0, #0
 8013214:	6031      	str	r1, [r6, #0]
 8013216:	602b      	str	r3, [r5, #0]
 8013218:	b016      	add	sp, #88	@ 0x58
 801321a:	bd70      	pop	{r4, r5, r6, pc}
 801321c:	466a      	mov	r2, sp
 801321e:	f000 f849 	bl	80132b4 <_fstat_r>
 8013222:	2800      	cmp	r0, #0
 8013224:	dbed      	blt.n	8013202 <__swhatbuf_r+0x12>
 8013226:	9901      	ldr	r1, [sp, #4]
 8013228:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 801322c:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8013230:	4259      	negs	r1, r3
 8013232:	4159      	adcs	r1, r3
 8013234:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8013238:	e7eb      	b.n	8013212 <__swhatbuf_r+0x22>

0801323a <__smakebuf_r>:
 801323a:	898b      	ldrh	r3, [r1, #12]
 801323c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 801323e:	079d      	lsls	r5, r3, #30
 8013240:	4606      	mov	r6, r0
 8013242:	460c      	mov	r4, r1
 8013244:	d507      	bpl.n	8013256 <__smakebuf_r+0x1c>
 8013246:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 801324a:	6023      	str	r3, [r4, #0]
 801324c:	6123      	str	r3, [r4, #16]
 801324e:	2301      	movs	r3, #1
 8013250:	6163      	str	r3, [r4, #20]
 8013252:	b003      	add	sp, #12
 8013254:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8013256:	466a      	mov	r2, sp
 8013258:	ab01      	add	r3, sp, #4
 801325a:	f7ff ffc9 	bl	80131f0 <__swhatbuf_r>
 801325e:	9f00      	ldr	r7, [sp, #0]
 8013260:	4605      	mov	r5, r0
 8013262:	4639      	mov	r1, r7
 8013264:	4630      	mov	r0, r6
 8013266:	f7fd fca9 	bl	8010bbc <_malloc_r>
 801326a:	b948      	cbnz	r0, 8013280 <__smakebuf_r+0x46>
 801326c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8013270:	059a      	lsls	r2, r3, #22
 8013272:	d4ee      	bmi.n	8013252 <__smakebuf_r+0x18>
 8013274:	f023 0303 	bic.w	r3, r3, #3
 8013278:	f043 0302 	orr.w	r3, r3, #2
 801327c:	81a3      	strh	r3, [r4, #12]
 801327e:	e7e2      	b.n	8013246 <__smakebuf_r+0xc>
 8013280:	89a3      	ldrh	r3, [r4, #12]
 8013282:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8013286:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 801328a:	81a3      	strh	r3, [r4, #12]
 801328c:	9b01      	ldr	r3, [sp, #4]
 801328e:	6020      	str	r0, [r4, #0]
 8013290:	b15b      	cbz	r3, 80132aa <__smakebuf_r+0x70>
 8013292:	4630      	mov	r0, r6
 8013294:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8013298:	f000 f81e 	bl	80132d8 <_isatty_r>
 801329c:	b128      	cbz	r0, 80132aa <__smakebuf_r+0x70>
 801329e:	89a3      	ldrh	r3, [r4, #12]
 80132a0:	f023 0303 	bic.w	r3, r3, #3
 80132a4:	f043 0301 	orr.w	r3, r3, #1
 80132a8:	81a3      	strh	r3, [r4, #12]
 80132aa:	89a3      	ldrh	r3, [r4, #12]
 80132ac:	431d      	orrs	r5, r3
 80132ae:	81a5      	strh	r5, [r4, #12]
 80132b0:	e7cf      	b.n	8013252 <__smakebuf_r+0x18>
	...

080132b4 <_fstat_r>:
 80132b4:	b538      	push	{r3, r4, r5, lr}
 80132b6:	2300      	movs	r3, #0
 80132b8:	4d06      	ldr	r5, [pc, #24]	@ (80132d4 <_fstat_r+0x20>)
 80132ba:	4604      	mov	r4, r0
 80132bc:	4608      	mov	r0, r1
 80132be:	4611      	mov	r1, r2
 80132c0:	602b      	str	r3, [r5, #0]
 80132c2:	f7f1 fdd1 	bl	8004e68 <_fstat>
 80132c6:	1c43      	adds	r3, r0, #1
 80132c8:	d102      	bne.n	80132d0 <_fstat_r+0x1c>
 80132ca:	682b      	ldr	r3, [r5, #0]
 80132cc:	b103      	cbz	r3, 80132d0 <_fstat_r+0x1c>
 80132ce:	6023      	str	r3, [r4, #0]
 80132d0:	bd38      	pop	{r3, r4, r5, pc}
 80132d2:	bf00      	nop
 80132d4:	20000bb4 	.word	0x20000bb4

080132d8 <_isatty_r>:
 80132d8:	b538      	push	{r3, r4, r5, lr}
 80132da:	2300      	movs	r3, #0
 80132dc:	4d05      	ldr	r5, [pc, #20]	@ (80132f4 <_isatty_r+0x1c>)
 80132de:	4604      	mov	r4, r0
 80132e0:	4608      	mov	r0, r1
 80132e2:	602b      	str	r3, [r5, #0]
 80132e4:	f7f1 fdcf 	bl	8004e86 <_isatty>
 80132e8:	1c43      	adds	r3, r0, #1
 80132ea:	d102      	bne.n	80132f2 <_isatty_r+0x1a>
 80132ec:	682b      	ldr	r3, [r5, #0]
 80132ee:	b103      	cbz	r3, 80132f2 <_isatty_r+0x1a>
 80132f0:	6023      	str	r3, [r4, #0]
 80132f2:	bd38      	pop	{r3, r4, r5, pc}
 80132f4:	20000bb4 	.word	0x20000bb4

080132f8 <abort>:
 80132f8:	2006      	movs	r0, #6
 80132fa:	b508      	push	{r3, lr}
 80132fc:	f000 f834 	bl	8013368 <raise>
 8013300:	2001      	movs	r0, #1
 8013302:	f7f1 fd62 	bl	8004dca <_exit>

08013306 <_malloc_usable_size_r>:
 8013306:	f851 3c04 	ldr.w	r3, [r1, #-4]
 801330a:	1f18      	subs	r0, r3, #4
 801330c:	2b00      	cmp	r3, #0
 801330e:	bfbc      	itt	lt
 8013310:	580b      	ldrlt	r3, [r1, r0]
 8013312:	18c0      	addlt	r0, r0, r3
 8013314:	4770      	bx	lr

08013316 <_raise_r>:
 8013316:	291f      	cmp	r1, #31
 8013318:	b538      	push	{r3, r4, r5, lr}
 801331a:	4605      	mov	r5, r0
 801331c:	460c      	mov	r4, r1
 801331e:	d904      	bls.n	801332a <_raise_r+0x14>
 8013320:	2316      	movs	r3, #22
 8013322:	6003      	str	r3, [r0, #0]
 8013324:	f04f 30ff 	mov.w	r0, #4294967295
 8013328:	bd38      	pop	{r3, r4, r5, pc}
 801332a:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 801332c:	b112      	cbz	r2, 8013334 <_raise_r+0x1e>
 801332e:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8013332:	b94b      	cbnz	r3, 8013348 <_raise_r+0x32>
 8013334:	4628      	mov	r0, r5
 8013336:	f000 f831 	bl	801339c <_getpid_r>
 801333a:	4622      	mov	r2, r4
 801333c:	4601      	mov	r1, r0
 801333e:	4628      	mov	r0, r5
 8013340:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8013344:	f000 b818 	b.w	8013378 <_kill_r>
 8013348:	2b01      	cmp	r3, #1
 801334a:	d00a      	beq.n	8013362 <_raise_r+0x4c>
 801334c:	1c59      	adds	r1, r3, #1
 801334e:	d103      	bne.n	8013358 <_raise_r+0x42>
 8013350:	2316      	movs	r3, #22
 8013352:	6003      	str	r3, [r0, #0]
 8013354:	2001      	movs	r0, #1
 8013356:	e7e7      	b.n	8013328 <_raise_r+0x12>
 8013358:	2100      	movs	r1, #0
 801335a:	4620      	mov	r0, r4
 801335c:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 8013360:	4798      	blx	r3
 8013362:	2000      	movs	r0, #0
 8013364:	e7e0      	b.n	8013328 <_raise_r+0x12>
	...

08013368 <raise>:
 8013368:	4b02      	ldr	r3, [pc, #8]	@ (8013374 <raise+0xc>)
 801336a:	4601      	mov	r1, r0
 801336c:	6818      	ldr	r0, [r3, #0]
 801336e:	f7ff bfd2 	b.w	8013316 <_raise_r>
 8013372:	bf00      	nop
 8013374:	20000080 	.word	0x20000080

08013378 <_kill_r>:
 8013378:	b538      	push	{r3, r4, r5, lr}
 801337a:	2300      	movs	r3, #0
 801337c:	4d06      	ldr	r5, [pc, #24]	@ (8013398 <_kill_r+0x20>)
 801337e:	4604      	mov	r4, r0
 8013380:	4608      	mov	r0, r1
 8013382:	4611      	mov	r1, r2
 8013384:	602b      	str	r3, [r5, #0]
 8013386:	f7f1 fd10 	bl	8004daa <_kill>
 801338a:	1c43      	adds	r3, r0, #1
 801338c:	d102      	bne.n	8013394 <_kill_r+0x1c>
 801338e:	682b      	ldr	r3, [r5, #0]
 8013390:	b103      	cbz	r3, 8013394 <_kill_r+0x1c>
 8013392:	6023      	str	r3, [r4, #0]
 8013394:	bd38      	pop	{r3, r4, r5, pc}
 8013396:	bf00      	nop
 8013398:	20000bb4 	.word	0x20000bb4

0801339c <_getpid_r>:
 801339c:	f7f1 bcfe 	b.w	8004d9c <_getpid>

080133a0 <_init>:
 80133a0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80133a2:	bf00      	nop
 80133a4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80133a6:	bc08      	pop	{r3}
 80133a8:	469e      	mov	lr, r3
 80133aa:	4770      	bx	lr

080133ac <_fini>:
 80133ac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80133ae:	bf00      	nop
 80133b0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80133b2:	bc08      	pop	{r3}
 80133b4:	469e      	mov	lr, r3
 80133b6:	4770      	bx	lr
