# 1.14.3 `SFRRPCR` Register (offset = 04h) [reset = 001Ch]

Reset Pin Control Register

<a id="figure-1-20"></a>

| 15       | 14       | 13       | 12       | 11       | 10       | 9        | 8        |
| -------- | -------- | -------- | -------- | -------- | -------- | -------- | -------- |
| Reserved | Reserved | Reserved | Reserved | Reserved | Reserved | Reserved | Reserved |
| r0       | r0       | r0       | r0       | r0       | r0       | r0       | r0       |

| 7        | 6        | 5        | 4         | 3          | 2          | 1           | 0        |
| -------- | -------- | -------- | --------- | ---------- | ---------- | ----------- | -------- |
| Reserved | Reserved | Reserved | `SYSFLTE` | `SYSRSTRE` | `SYSRSTUP` | `SYSNMIIES` | `SYSNMI` |
| r0       | r0       | r0       | rw-1      | rw-1       | rw-1       | rw-0        | rw-0     |

**Figure 1-20. `SFRRPCR` Register**

<a id="table-1-11"></a>

| Bit  | Field       | Type | Reset | Description                                                                                                                                                                                                                                                |
| ---- | ----------- | ---- | ----- | ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------- |
| 15-5 | Reserved    | R    | 0h    | Reserved. Always reads as 0.                                                                                                                                                                                                                               |
| 4    | `SYSFLTE`   | RW   | 1h    | Reset pin filter enable<br>0b = Digital filter on reset pin is disabled<br>1b = Digital filter on reset pin is enabled                                                                                                                                     |
| 3    | `SYSRSTRE`  | RW   | 1h    | Reset pin resistor enable<br>0b = Pullup or pulldown resistor at the R̅S̅T̅/NMI pin is disabled<br>1b = Pullup or pulldown resistor at the R̅S̅T̅/NMI pin is enabled                                                                                             |
| 2    | `SYSRSTUP`  | RW   | 1h    | Reset resistor pin pullup/pulldown<br>0b = Pulldown is selected<br>1b = Pullup is selected                                                                                                                                                                 |
| 1    | `SYSNMIIES` | RW   | 0h    | NMI edge select. This bit selects the interrupt edge for the NMI when `SYSNMI` = 1. Modifying this bit can trigger an NMI. Modify this bit when `SYSNMI` = 0 to avoid triggering an accidental NMI.<br>0b = NMI on rising edge<br>1b = NMI on falling edge |
| 0    | `SYSNMI`    | RW   | 0h    | NMI select. This bit selects the function for the R̅S̅T̅/NMI pin.<br>0b = Reset function<br>1b = NMI function                                                                                                                                                 |

**Table 1-11. `SFRRPCR` Register Description**