

================================================================
== Vitis HLS Report for 'face_detect_Pipeline_VITIS_LOOP_2805_1'
================================================================
* Date:           Fri Dec 13 10:51:31 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        project
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  2.419 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      322|      322|  3.220 us|  3.220 us|  322|  322|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                     |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name      |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_2805_1  |      320|      320|         2|          1|          1|   320|       yes|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|       53|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        -|        -|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|       36|    -|
|Register             |        -|     -|       21|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|       21|       89|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+----+---+----+------------+------------+
    |      Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------+----------+----+---+----+------------+------------+
    |add_ln2805_fu_91_p2     |         +|   0|  0|  16|           9|           1|
    |add_ln2806_1_fu_110_p2  |         +|   0|  0|  24|          17|          17|
    |icmp_ln2805_fu_85_p2    |      icmp|   0|  0|  11|           9|           9|
    |ap_enable_pp0           |       xor|   0|  0|   2|           1|           2|
    +------------------------+----------+----+---+----+------------+------------+
    |Total                   |          |   0|  0|  53|          36|          29|
    +------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_j_3     |   9|          2|    9|         18|
    |j_fu_40                  |   9|          2|    9|         18|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  36|          8|   20|         40|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+---+----+-----+-----------+
    |           Name          | FF| LUT| Bits| Const Bits|
    +-------------------------+---+----+-----+-----------+
    |ap_CS_fsm                |  1|   0|    1|          0|
    |ap_done_reg              |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |  1|   0|    1|          0|
    |j_3_reg_132              |  9|   0|    9|          0|
    |j_fu_40                  |  9|   0|    9|          0|
    +-------------------------+---+----+-----+-----------+
    |Total                    | 21|   0|   21|          0|
    +-------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------+-----+-----+------------+----------------------------------------+--------------+
|    RTL Ports    | Dir | Bits|  Protocol  |              Source Object             |    C Type    |
+-----------------+-----+-----+------------+----------------------------------------+--------------+
|ap_clk           |   in|    1|  ap_ctrl_hs|  face_detect_Pipeline_VITIS_LOOP_2805_1|  return value|
|ap_rst           |   in|    1|  ap_ctrl_hs|  face_detect_Pipeline_VITIS_LOOP_2805_1|  return value|
|ap_start         |   in|    1|  ap_ctrl_hs|  face_detect_Pipeline_VITIS_LOOP_2805_1|  return value|
|ap_done          |  out|    1|  ap_ctrl_hs|  face_detect_Pipeline_VITIS_LOOP_2805_1|  return value|
|ap_idle          |  out|    1|  ap_ctrl_hs|  face_detect_Pipeline_VITIS_LOOP_2805_1|  return value|
|ap_ready         |  out|    1|  ap_ctrl_hs|  face_detect_Pipeline_VITIS_LOOP_2805_1|  return value|
|add_ln2806       |   in|   17|     ap_none|                              add_ln2806|        scalar|
|inData_address0  |  out|    9|   ap_memory|                                  inData|         array|
|inData_ce0       |  out|    1|   ap_memory|                                  inData|         array|
|inData_q0        |   in|    8|   ap_memory|                                  inData|         array|
|Data_address0    |  out|   17|   ap_memory|                                    Data|         array|
|Data_ce0         |  out|    1|   ap_memory|                                    Data|         array|
|Data_we0         |  out|    1|   ap_memory|                                    Data|         array|
|Data_d0          |  out|    8|   ap_memory|                                    Data|         array|
+-----------------+-----+-----+------------+----------------------------------------+--------------+

