;redcode
;assert 1
	SPL 0, <332
	CMP -217, <-138
	MOV -1, <-20
	MOV -9, <-20
	DJN -1, @-20
	MOV -21, @36
	SLT -712, -12
	SLT -712, -12
	ADD #102, @-101
	ADD #102, @-101
	ADD #102, @-101
	SPL 0, #-8
	DAT #110, #30
	DJN 100, 300
	CMP 721, 0
	MOV @121, 106
	SUB <0, @-8
	MOV #271, <1
	SLT 121, 0
	SLT 21, @13
	SUB 12, @10
	SUB 12, @10
	SLT -712, -12
	MOV -12, @-10
	MOV -12, @-10
	MOV -12, @-10
	MOV -12, @-10
	MOV #271, <1
	MOV -1, <-20
	SLT -712, -12
	JMN 110, 30
	MOV @121, 190
	JMN -30, 9
	ADD 290, 60
	SUB @121, 190
	SUB 0, 905
	ADD -290, 60
	SUB #102, @-101
	SUB #102, @-101
	MOV -12, @-10
	SPL @271, @1
	CMP #120, @122
	SPL 0, <332
	SLT 721, -805
	ADD @121, 106
	CMP #120, @122
	SUB 210, 60
	SUB -12, @-10
	SUB 210, 60
	ADD 210, 902
