Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Tue Apr 12 18:38:09 2022
| Host         : VOIPC29 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file MCCPUSOC_Top_timing_summary_routed.rpt -rpx MCCPUSOC_Top_timing_summary_routed.rpx -warn_on_violation
| Design       : MCCPUSOC_Top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.20 2017-11-01
-----------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 1289 register/latch pins with no clock driven by root clock pin: sw_i[15] (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: U_7SEG/cnt_reg[14]/Q (HIGH)

 There are 1289 register/latch pins with no clock driven by root clock pin: U_CLKDIV/clkdiv_reg[25]/Q (HIGH)

 There are 1289 register/latch pins with no clock driven by root clock pin: U_CLKDIV/clkdiv_reg[2]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 4126 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 17 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 15 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     96.559        0.000                      0                   80        0.200        0.000                      0                   80       49.500        0.000                       0                   113  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 50.000}     100.000         10.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        96.559        0.000                      0                   80        0.200        0.000                      0                   80       49.500        0.000                       0                   113  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack       96.559ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.200ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             96.559ns  (required time - arrival time)
  Source:                 U_7SEG/i_data_store_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U_7SEG/o_seg_r_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.399ns  (logic 1.096ns (32.247%)  route 2.303ns (67.753%))
  Logic Levels:           3  (LUT4=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.935ns = ( 104.935 - 100.000 ) 
    Source Clock Delay      (SCD):    5.230ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.627     5.230    U_7SEG/clk_IBUF_BUFG
    SLICE_X49Y84         FDCE                                         r  U_7SEG/i_data_store_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y84         FDCE (Prop_fdce_C_Q)         0.456     5.686 r  U_7SEG/i_data_store_reg[19]/Q
                         net (fo=1, routed)           1.265     6.951    U_7SEG/i_data_store[19]
    SLICE_X40Y83         LUT6 (Prop_lut6_I5_O)        0.124     7.075 r  U_7SEG/o_seg_r[6]_i_7/O
                         net (fo=1, routed)           0.000     7.075    U_7SEG/o_seg_r[6]_i_7_n_0
    SLICE_X40Y83         MUXF7 (Prop_muxf7_I1_O)      0.217     7.292 r  U_7SEG/o_seg_r_reg[6]_i_2/O
                         net (fo=7, routed)           1.038     8.329    U_7SEG/sel0[3]
    SLICE_X36Y83         LUT4 (Prop_lut4_I0_O)        0.299     8.628 r  U_7SEG/o_seg_r[0]_i_1/O
                         net (fo=1, routed)           0.000     8.628    U_7SEG/o_seg_r[0]_i_1_n_0
    SLICE_X36Y83         FDPE                                         r  U_7SEG/o_seg_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.512   104.935    U_7SEG/clk_IBUF_BUFG
    SLICE_X36Y83         FDPE                                         r  U_7SEG/o_seg_r_reg[0]/C
                         clock pessimism              0.259   105.194    
                         clock uncertainty           -0.035   105.158    
    SLICE_X36Y83         FDPE (Setup_fdpe_C_D)        0.029   105.187    U_7SEG/o_seg_r_reg[0]
  -------------------------------------------------------------------
                         required time                        105.187    
                         arrival time                          -8.628    
  -------------------------------------------------------------------
                         slack                                 96.559    

Slack (MET) :             96.577ns  (required time - arrival time)
  Source:                 U_7SEG/i_data_store_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U_7SEG/o_seg_r_reg[5]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.427ns  (logic 1.124ns (32.801%)  route 2.303ns (67.199%))
  Logic Levels:           3  (LUT4=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.935ns = ( 104.935 - 100.000 ) 
    Source Clock Delay      (SCD):    5.230ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.627     5.230    U_7SEG/clk_IBUF_BUFG
    SLICE_X49Y84         FDCE                                         r  U_7SEG/i_data_store_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y84         FDCE (Prop_fdce_C_Q)         0.456     5.686 r  U_7SEG/i_data_store_reg[19]/Q
                         net (fo=1, routed)           1.265     6.951    U_7SEG/i_data_store[19]
    SLICE_X40Y83         LUT6 (Prop_lut6_I5_O)        0.124     7.075 r  U_7SEG/o_seg_r[6]_i_7/O
                         net (fo=1, routed)           0.000     7.075    U_7SEG/o_seg_r[6]_i_7_n_0
    SLICE_X40Y83         MUXF7 (Prop_muxf7_I1_O)      0.217     7.292 r  U_7SEG/o_seg_r_reg[6]_i_2/O
                         net (fo=7, routed)           1.038     8.329    U_7SEG/sel0[3]
    SLICE_X36Y83         LUT4 (Prop_lut4_I0_O)        0.327     8.656 r  U_7SEG/o_seg_r[5]_i_1/O
                         net (fo=1, routed)           0.000     8.656    U_7SEG/o_seg_r[5]_i_1_n_0
    SLICE_X36Y83         FDPE                                         r  U_7SEG/o_seg_r_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.512   104.935    U_7SEG/clk_IBUF_BUFG
    SLICE_X36Y83         FDPE                                         r  U_7SEG/o_seg_r_reg[5]/C
                         clock pessimism              0.259   105.194    
                         clock uncertainty           -0.035   105.158    
    SLICE_X36Y83         FDPE (Setup_fdpe_C_D)        0.075   105.233    U_7SEG/o_seg_r_reg[5]
  -------------------------------------------------------------------
                         required time                        105.233    
                         arrival time                          -8.656    
  -------------------------------------------------------------------
                         slack                                 96.577    

Slack (MET) :             96.782ns  (required time - arrival time)
  Source:                 U_7SEG/i_data_store_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U_7SEG/o_seg_r_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.176ns  (logic 1.096ns (34.512%)  route 2.080ns (65.488%))
  Logic Levels:           3  (LUT4=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.935ns = ( 104.935 - 100.000 ) 
    Source Clock Delay      (SCD):    5.230ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.627     5.230    U_7SEG/clk_IBUF_BUFG
    SLICE_X49Y84         FDCE                                         r  U_7SEG/i_data_store_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y84         FDCE (Prop_fdce_C_Q)         0.456     5.686 r  U_7SEG/i_data_store_reg[19]/Q
                         net (fo=1, routed)           1.265     6.951    U_7SEG/i_data_store[19]
    SLICE_X40Y83         LUT6 (Prop_lut6_I5_O)        0.124     7.075 r  U_7SEG/o_seg_r[6]_i_7/O
                         net (fo=1, routed)           0.000     7.075    U_7SEG/o_seg_r[6]_i_7_n_0
    SLICE_X40Y83         MUXF7 (Prop_muxf7_I1_O)      0.217     7.292 r  U_7SEG/o_seg_r_reg[6]_i_2/O
                         net (fo=7, routed)           0.815     8.106    U_7SEG/sel0[3]
    SLICE_X37Y83         LUT4 (Prop_lut4_I0_O)        0.299     8.405 r  U_7SEG/o_seg_r[1]_i_1/O
                         net (fo=1, routed)           0.000     8.405    U_7SEG/o_seg_r[1]_i_1_n_0
    SLICE_X37Y83         FDPE                                         r  U_7SEG/o_seg_r_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.512   104.935    U_7SEG/clk_IBUF_BUFG
    SLICE_X37Y83         FDPE                                         r  U_7SEG/o_seg_r_reg[1]/C
                         clock pessimism              0.259   105.194    
                         clock uncertainty           -0.035   105.158    
    SLICE_X37Y83         FDPE (Setup_fdpe_C_D)        0.029   105.187    U_7SEG/o_seg_r_reg[1]
  -------------------------------------------------------------------
                         required time                        105.187    
                         arrival time                          -8.405    
  -------------------------------------------------------------------
                         slack                                 96.782    

Slack (MET) :             96.786ns  (required time - arrival time)
  Source:                 U_7SEG/i_data_store_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U_7SEG/o_seg_r_reg[2]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.174ns  (logic 1.096ns (34.533%)  route 2.078ns (65.467%))
  Logic Levels:           3  (LUT4=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.935ns = ( 104.935 - 100.000 ) 
    Source Clock Delay      (SCD):    5.230ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.627     5.230    U_7SEG/clk_IBUF_BUFG
    SLICE_X49Y84         FDCE                                         r  U_7SEG/i_data_store_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y84         FDCE (Prop_fdce_C_Q)         0.456     5.686 r  U_7SEG/i_data_store_reg[19]/Q
                         net (fo=1, routed)           1.265     6.951    U_7SEG/i_data_store[19]
    SLICE_X40Y83         LUT6 (Prop_lut6_I5_O)        0.124     7.075 r  U_7SEG/o_seg_r[6]_i_7/O
                         net (fo=1, routed)           0.000     7.075    U_7SEG/o_seg_r[6]_i_7_n_0
    SLICE_X40Y83         MUXF7 (Prop_muxf7_I1_O)      0.217     7.292 r  U_7SEG/o_seg_r_reg[6]_i_2/O
                         net (fo=7, routed)           0.813     8.104    U_7SEG/sel0[3]
    SLICE_X37Y83         LUT4 (Prop_lut4_I0_O)        0.299     8.403 r  U_7SEG/o_seg_r[2]_i_1/O
                         net (fo=1, routed)           0.000     8.403    U_7SEG/o_seg_r[2]_i_1_n_0
    SLICE_X37Y83         FDPE                                         r  U_7SEG/o_seg_r_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.512   104.935    U_7SEG/clk_IBUF_BUFG
    SLICE_X37Y83         FDPE                                         r  U_7SEG/o_seg_r_reg[2]/C
                         clock pessimism              0.259   105.194    
                         clock uncertainty           -0.035   105.158    
    SLICE_X37Y83         FDPE (Setup_fdpe_C_D)        0.031   105.189    U_7SEG/o_seg_r_reg[2]
  -------------------------------------------------------------------
                         required time                        105.189    
                         arrival time                          -8.403    
  -------------------------------------------------------------------
                         slack                                 96.786    

Slack (MET) :             96.802ns  (required time - arrival time)
  Source:                 U_7SEG/i_data_store_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U_7SEG/o_seg_r_reg[3]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.202ns  (logic 1.122ns (35.043%)  route 2.080ns (64.957%))
  Logic Levels:           3  (LUT4=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.935ns = ( 104.935 - 100.000 ) 
    Source Clock Delay      (SCD):    5.230ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.627     5.230    U_7SEG/clk_IBUF_BUFG
    SLICE_X49Y84         FDCE                                         r  U_7SEG/i_data_store_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y84         FDCE (Prop_fdce_C_Q)         0.456     5.686 r  U_7SEG/i_data_store_reg[19]/Q
                         net (fo=1, routed)           1.265     6.951    U_7SEG/i_data_store[19]
    SLICE_X40Y83         LUT6 (Prop_lut6_I5_O)        0.124     7.075 r  U_7SEG/o_seg_r[6]_i_7/O
                         net (fo=1, routed)           0.000     7.075    U_7SEG/o_seg_r[6]_i_7_n_0
    SLICE_X40Y83         MUXF7 (Prop_muxf7_I1_O)      0.217     7.292 r  U_7SEG/o_seg_r_reg[6]_i_2/O
                         net (fo=7, routed)           0.815     8.106    U_7SEG/sel0[3]
    SLICE_X37Y83         LUT4 (Prop_lut4_I0_O)        0.325     8.431 r  U_7SEG/o_seg_r[3]_i_1/O
                         net (fo=1, routed)           0.000     8.431    U_7SEG/o_seg_r[3]_i_1_n_0
    SLICE_X37Y83         FDPE                                         r  U_7SEG/o_seg_r_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.512   104.935    U_7SEG/clk_IBUF_BUFG
    SLICE_X37Y83         FDPE                                         r  U_7SEG/o_seg_r_reg[3]/C
                         clock pessimism              0.259   105.194    
                         clock uncertainty           -0.035   105.158    
    SLICE_X37Y83         FDPE (Setup_fdpe_C_D)        0.075   105.233    U_7SEG/o_seg_r_reg[3]
  -------------------------------------------------------------------
                         required time                        105.233    
                         arrival time                          -8.431    
  -------------------------------------------------------------------
                         slack                                 96.802    

Slack (MET) :             96.804ns  (required time - arrival time)
  Source:                 U_7SEG/i_data_store_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U_7SEG/o_seg_r_reg[6]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.200ns  (logic 1.122ns (35.065%)  route 2.078ns (64.935%))
  Logic Levels:           3  (LUT4=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.935ns = ( 104.935 - 100.000 ) 
    Source Clock Delay      (SCD):    5.230ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.627     5.230    U_7SEG/clk_IBUF_BUFG
    SLICE_X49Y84         FDCE                                         r  U_7SEG/i_data_store_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y84         FDCE (Prop_fdce_C_Q)         0.456     5.686 r  U_7SEG/i_data_store_reg[19]/Q
                         net (fo=1, routed)           1.265     6.951    U_7SEG/i_data_store[19]
    SLICE_X40Y83         LUT6 (Prop_lut6_I5_O)        0.124     7.075 r  U_7SEG/o_seg_r[6]_i_7/O
                         net (fo=1, routed)           0.000     7.075    U_7SEG/o_seg_r[6]_i_7_n_0
    SLICE_X40Y83         MUXF7 (Prop_muxf7_I1_O)      0.217     7.292 r  U_7SEG/o_seg_r_reg[6]_i_2/O
                         net (fo=7, routed)           0.813     8.104    U_7SEG/sel0[3]
    SLICE_X37Y83         LUT4 (Prop_lut4_I0_O)        0.325     8.429 r  U_7SEG/o_seg_r[6]_i_1/O
                         net (fo=1, routed)           0.000     8.429    U_7SEG/o_seg_r[6]_i_1_n_0
    SLICE_X37Y83         FDPE                                         r  U_7SEG/o_seg_r_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.512   104.935    U_7SEG/clk_IBUF_BUFG
    SLICE_X37Y83         FDPE                                         r  U_7SEG/o_seg_r_reg[6]/C
                         clock pessimism              0.259   105.194    
                         clock uncertainty           -0.035   105.158    
    SLICE_X37Y83         FDPE (Setup_fdpe_C_D)        0.075   105.233    U_7SEG/o_seg_r_reg[6]
  -------------------------------------------------------------------
                         required time                        105.233    
                         arrival time                          -8.429    
  -------------------------------------------------------------------
                         slack                                 96.804    

Slack (MET) :             96.814ns  (required time - arrival time)
  Source:                 U_7SEG/i_data_store_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U_7SEG/o_seg_r_reg[4]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.144ns  (logic 1.158ns (36.834%)  route 1.986ns (63.166%))
  Logic Levels:           3  (LUT4=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.935ns = ( 104.935 - 100.000 ) 
    Source Clock Delay      (SCD):    5.232ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.629     5.232    U_7SEG/clk_IBUF_BUFG
    SLICE_X46Y86         FDCE                                         r  U_7SEG/i_data_store_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y86         FDCE (Prop_fdce_C_Q)         0.518     5.750 f  U_7SEG/i_data_store_reg[21]/Q
                         net (fo=1, routed)           1.154     6.904    U_7SEG/i_data_store[21]
    SLICE_X40Y82         LUT6 (Prop_lut6_I3_O)        0.124     7.028 f  U_7SEG/o_seg_r[6]_i_13/O
                         net (fo=1, routed)           0.000     7.028    U_7SEG/o_seg_r[6]_i_13_n_0
    SLICE_X40Y82         MUXF7 (Prop_muxf7_I1_O)      0.217     7.245 f  U_7SEG/o_seg_r_reg[6]_i_5/O
                         net (fo=7, routed)           0.832     8.077    U_7SEG/sel0[1]
    SLICE_X36Y83         LUT4 (Prop_lut4_I1_O)        0.299     8.376 r  U_7SEG/o_seg_r[4]_i_1/O
                         net (fo=1, routed)           0.000     8.376    U_7SEG/o_seg_r[4]_i_1_n_0
    SLICE_X36Y83         FDPE                                         r  U_7SEG/o_seg_r_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.512   104.935    U_7SEG/clk_IBUF_BUFG
    SLICE_X36Y83         FDPE                                         r  U_7SEG/o_seg_r_reg[4]/C
                         clock pessimism              0.259   105.194    
                         clock uncertainty           -0.035   105.158    
    SLICE_X36Y83         FDPE (Setup_fdpe_C_D)        0.031   105.189    U_7SEG/o_seg_r_reg[4]
  -------------------------------------------------------------------
                         required time                        105.189    
                         arrival time                          -8.376    
  -------------------------------------------------------------------
                         slack                                 96.814    

Slack (MET) :             96.959ns  (required time - arrival time)
  Source:                 U_Multi/disp_data_reg[22]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U_7SEG/i_data_store_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.998ns  (logic 1.226ns (40.901%)  route 1.772ns (59.099%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.936ns = ( 104.936 - 100.000 ) 
    Source Clock Delay      (SCD):    5.232ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.629     5.232    U_Multi/CLK
    SLICE_X47Y85         FDPE                                         r  U_Multi/disp_data_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y85         FDPE (Prop_fdpe_C_Q)         0.419     5.651 r  U_Multi/disp_data_reg[22]/Q
                         net (fo=1, routed)           0.954     6.605    U_Multi/disp_data[22]
    SLICE_X43Y85         LUT6 (Prop_lut6_I5_O)        0.296     6.901 r  U_Multi/i_data_store[22]_i_8/O
                         net (fo=1, routed)           0.000     6.901    U_Multi/i_data_store[22]_i_8_n_0
    SLICE_X43Y85         MUXF7 (Prop_muxf7_I0_O)      0.212     7.113 r  U_Multi/i_data_store_reg[22]_i_3/O
                         net (fo=1, routed)           0.817     7.930    U_Multi/i_data_store_reg[22]_i_3_n_0
    SLICE_X41Y85         LUT6 (Prop_lut6_I5_O)        0.299     8.229 r  U_Multi/i_data_store[22]_i_1/O
                         net (fo=1, routed)           0.000     8.229    U_7SEG/D[22]
    SLICE_X41Y85         FDCE                                         r  U_7SEG/i_data_store_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.513   104.936    U_7SEG/clk_IBUF_BUFG
    SLICE_X41Y85         FDCE                                         r  U_7SEG/i_data_store_reg[22]/C
                         clock pessimism              0.259   105.195    
                         clock uncertainty           -0.035   105.159    
    SLICE_X41Y85         FDCE (Setup_fdce_C_D)        0.029   105.188    U_7SEG/i_data_store_reg[22]
  -------------------------------------------------------------------
                         required time                        105.188    
                         arrival time                          -8.229    
  -------------------------------------------------------------------
                         slack                                 96.959    

Slack (MET) :             97.043ns  (required time - arrival time)
  Source:                 U_CLKDIV/clkdiv_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U_CLKDIV/clkdiv_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.846ns  (logic 1.882ns (66.117%)  route 0.964ns (33.883%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.911ns = ( 104.911 - 100.000 ) 
    Source Clock Delay      (SCD):    5.228ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.625     5.228    U_CLKDIV/CLK
    SLICE_X52Y96         FDCE                                         r  U_CLKDIV/clkdiv_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y96         FDCE (Prop_fdce_C_Q)         0.456     5.684 r  U_CLKDIV/clkdiv_reg[2]/Q
                         net (fo=2, routed)           0.964     6.647    U_CLKDIV/clkdiv_reg[2]
    SLICE_X52Y96         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.522     7.169 r  U_CLKDIV/clkdiv_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.169    U_CLKDIV/clkdiv_reg[0]_i_1_n_0
    SLICE_X52Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.283 r  U_CLKDIV/clkdiv_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.283    U_CLKDIV/clkdiv_reg[4]_i_1_n_0
    SLICE_X52Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.397 r  U_CLKDIV/clkdiv_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.397    U_CLKDIV/clkdiv_reg[8]_i_1_n_0
    SLICE_X52Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.511 r  U_CLKDIV/clkdiv_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     7.512    U_CLKDIV/clkdiv_reg[12]_i_1_n_0
    SLICE_X52Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.626 r  U_CLKDIV/clkdiv_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.626    U_CLKDIV/clkdiv_reg[16]_i_1_n_0
    SLICE_X52Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.740 r  U_CLKDIV/clkdiv_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.740    U_CLKDIV/clkdiv_reg[20]_i_1_n_0
    SLICE_X52Y102        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.074 r  U_CLKDIV/clkdiv_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000     8.074    U_CLKDIV/clkdiv_reg[24]_i_1_n_6
    SLICE_X52Y102        FDCE                                         r  U_CLKDIV/clkdiv_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.489   104.911    U_CLKDIV/CLK
    SLICE_X52Y102        FDCE                                         r  U_CLKDIV/clkdiv_reg[25]/C
                         clock pessimism              0.180   105.091    
                         clock uncertainty           -0.035   105.056    
    SLICE_X52Y102        FDCE (Setup_fdce_C_D)        0.062   105.118    U_CLKDIV/clkdiv_reg[25]
  -------------------------------------------------------------------
                         required time                        105.118    
                         arrival time                          -8.074    
  -------------------------------------------------------------------
                         slack                                 97.043    

Slack (MET) :             97.058ns  (required time - arrival time)
  Source:                 U_Multi/disp_data_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U_7SEG/i_data_store_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.910ns  (logic 1.091ns (37.492%)  route 1.819ns (62.508%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.929ns = ( 104.929 - 100.000 ) 
    Source Clock Delay      (SCD):    5.231ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.628     5.231    U_Multi/CLK
    SLICE_X40Y81         FDPE                                         r  U_Multi/disp_data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y81         FDPE (Prop_fdpe_C_Q)         0.456     5.687 r  U_Multi/disp_data_reg[1]/Q
                         net (fo=1, routed)           0.952     6.639    U_Multi/disp_data[1]
    SLICE_X41Y78         LUT6 (Prop_lut6_I5_O)        0.124     6.763 r  U_Multi/i_data_store[1]_i_8/O
                         net (fo=1, routed)           0.000     6.763    U_Multi/i_data_store[1]_i_8_n_0
    SLICE_X41Y78         MUXF7 (Prop_muxf7_I0_O)      0.212     6.975 r  U_Multi/i_data_store_reg[1]_i_3/O
                         net (fo=1, routed)           0.867     7.842    U_Multi/i_data_store_reg[1]_i_3_n_0
    SLICE_X40Y78         LUT6 (Prop_lut6_I5_O)        0.299     8.141 r  U_Multi/i_data_store[1]_i_1/O
                         net (fo=1, routed)           0.000     8.141    U_7SEG/D[1]
    SLICE_X40Y78         FDCE                                         r  U_7SEG/i_data_store_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.506   104.929    U_7SEG/clk_IBUF_BUFG
    SLICE_X40Y78         FDCE                                         r  U_7SEG/i_data_store_reg[1]/C
                         clock pessimism              0.276   105.205    
                         clock uncertainty           -0.035   105.169    
    SLICE_X40Y78         FDCE (Setup_fdce_C_D)        0.029   105.198    U_7SEG/i_data_store_reg[1]
  -------------------------------------------------------------------
                         required time                        105.198    
                         arrival time                          -8.141    
  -------------------------------------------------------------------
                         slack                                 97.058    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 U_CLKDIV/clkdiv_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U_CLKDIV/clkdiv_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.569ns  (logic 0.392ns (68.876%)  route 0.177ns (31.124%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.565     1.484    U_CLKDIV/CLK
    SLICE_X52Y99         FDCE                                         r  U_CLKDIV/clkdiv_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y99         FDCE (Prop_fdce_C_Q)         0.141     1.625 r  U_CLKDIV/clkdiv_reg[12]/Q
                         net (fo=1, routed)           0.176     1.802    U_CLKDIV/clkdiv_reg_n_0_[12]
    SLICE_X52Y99         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.197     1.999 r  U_CLKDIV/clkdiv_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.999    U_CLKDIV/clkdiv_reg[12]_i_1_n_0
    SLICE_X52Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.053 r  U_CLKDIV/clkdiv_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.053    U_CLKDIV/clkdiv_reg[16]_i_1_n_7
    SLICE_X52Y100        FDCE                                         r  U_CLKDIV/clkdiv_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.828     1.994    U_CLKDIV/CLK
    SLICE_X52Y100        FDCE                                         r  U_CLKDIV/clkdiv_reg[16]/C
                         clock pessimism             -0.245     1.748    
    SLICE_X52Y100        FDCE (Hold_fdce_C_D)         0.105     1.853    U_CLKDIV/clkdiv_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.853    
                         arrival time                           2.053    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 U_CLKDIV/clkdiv_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U_CLKDIV/clkdiv_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.580ns  (logic 0.403ns (69.466%)  route 0.177ns (30.534%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.565     1.484    U_CLKDIV/CLK
    SLICE_X52Y99         FDCE                                         r  U_CLKDIV/clkdiv_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y99         FDCE (Prop_fdce_C_Q)         0.141     1.625 r  U_CLKDIV/clkdiv_reg[12]/Q
                         net (fo=1, routed)           0.176     1.802    U_CLKDIV/clkdiv_reg_n_0_[12]
    SLICE_X52Y99         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.197     1.999 r  U_CLKDIV/clkdiv_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.999    U_CLKDIV/clkdiv_reg[12]_i_1_n_0
    SLICE_X52Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.064 r  U_CLKDIV/clkdiv_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.064    U_CLKDIV/clkdiv_reg[16]_i_1_n_5
    SLICE_X52Y100        FDCE                                         r  U_CLKDIV/clkdiv_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.828     1.994    U_CLKDIV/CLK
    SLICE_X52Y100        FDCE                                         r  U_CLKDIV/clkdiv_reg[18]/C
                         clock pessimism             -0.245     1.748    
    SLICE_X52Y100        FDCE (Hold_fdce_C_D)         0.105     1.853    U_CLKDIV/clkdiv_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.853    
                         arrival time                           2.064    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 U_CLKDIV/clkdiv_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U_CLKDIV/clkdiv_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.605ns  (logic 0.428ns (70.728%)  route 0.177ns (29.272%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.565     1.484    U_CLKDIV/CLK
    SLICE_X52Y99         FDCE                                         r  U_CLKDIV/clkdiv_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y99         FDCE (Prop_fdce_C_Q)         0.141     1.625 r  U_CLKDIV/clkdiv_reg[12]/Q
                         net (fo=1, routed)           0.176     1.802    U_CLKDIV/clkdiv_reg_n_0_[12]
    SLICE_X52Y99         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.197     1.999 r  U_CLKDIV/clkdiv_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.999    U_CLKDIV/clkdiv_reg[12]_i_1_n_0
    SLICE_X52Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     2.089 r  U_CLKDIV/clkdiv_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.089    U_CLKDIV/clkdiv_reg[16]_i_1_n_6
    SLICE_X52Y100        FDCE                                         r  U_CLKDIV/clkdiv_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.828     1.994    U_CLKDIV/CLK
    SLICE_X52Y100        FDCE                                         r  U_CLKDIV/clkdiv_reg[17]/C
                         clock pessimism             -0.245     1.748    
    SLICE_X52Y100        FDCE (Hold_fdce_C_D)         0.105     1.853    U_CLKDIV/clkdiv_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.853    
                         arrival time                           2.089    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 U_CLKDIV/clkdiv_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U_CLKDIV/clkdiv_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.605ns  (logic 0.428ns (70.728%)  route 0.177ns (29.272%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.565     1.484    U_CLKDIV/CLK
    SLICE_X52Y99         FDCE                                         r  U_CLKDIV/clkdiv_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y99         FDCE (Prop_fdce_C_Q)         0.141     1.625 r  U_CLKDIV/clkdiv_reg[12]/Q
                         net (fo=1, routed)           0.176     1.802    U_CLKDIV/clkdiv_reg_n_0_[12]
    SLICE_X52Y99         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.197     1.999 r  U_CLKDIV/clkdiv_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.999    U_CLKDIV/clkdiv_reg[12]_i_1_n_0
    SLICE_X52Y100        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     2.089 r  U_CLKDIV/clkdiv_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.089    U_CLKDIV/clkdiv_reg[16]_i_1_n_4
    SLICE_X52Y100        FDCE                                         r  U_CLKDIV/clkdiv_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.828     1.994    U_CLKDIV/CLK
    SLICE_X52Y100        FDCE                                         r  U_CLKDIV/clkdiv_reg[19]/C
                         clock pessimism             -0.245     1.748    
    SLICE_X52Y100        FDCE (Hold_fdce_C_D)         0.105     1.853    U_CLKDIV/clkdiv_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.853    
                         arrival time                           2.089    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 U_CLKDIV/clkdiv_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U_CLKDIV/clkdiv_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.608ns  (logic 0.431ns (70.872%)  route 0.177ns (29.128%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.565     1.484    U_CLKDIV/CLK
    SLICE_X52Y99         FDCE                                         r  U_CLKDIV/clkdiv_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y99         FDCE (Prop_fdce_C_Q)         0.141     1.625 r  U_CLKDIV/clkdiv_reg[12]/Q
                         net (fo=1, routed)           0.176     1.802    U_CLKDIV/clkdiv_reg_n_0_[12]
    SLICE_X52Y99         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.197     1.999 r  U_CLKDIV/clkdiv_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.999    U_CLKDIV/clkdiv_reg[12]_i_1_n_0
    SLICE_X52Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.038 r  U_CLKDIV/clkdiv_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.038    U_CLKDIV/clkdiv_reg[16]_i_1_n_0
    SLICE_X52Y101        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.092 r  U_CLKDIV/clkdiv_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.092    U_CLKDIV/clkdiv_reg[20]_i_1_n_7
    SLICE_X52Y101        FDCE                                         r  U_CLKDIV/clkdiv_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.828     1.994    U_CLKDIV/CLK
    SLICE_X52Y101        FDCE                                         r  U_CLKDIV/clkdiv_reg[20]/C
                         clock pessimism             -0.245     1.748    
    SLICE_X52Y101        FDCE (Hold_fdce_C_D)         0.105     1.853    U_CLKDIV/clkdiv_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.853    
                         arrival time                           2.092    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 U_CLKDIV/clkdiv_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U_CLKDIV/clkdiv_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.619ns  (logic 0.442ns (71.390%)  route 0.177ns (28.610%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.565     1.484    U_CLKDIV/CLK
    SLICE_X52Y99         FDCE                                         r  U_CLKDIV/clkdiv_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y99         FDCE (Prop_fdce_C_Q)         0.141     1.625 r  U_CLKDIV/clkdiv_reg[12]/Q
                         net (fo=1, routed)           0.176     1.802    U_CLKDIV/clkdiv_reg_n_0_[12]
    SLICE_X52Y99         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.197     1.999 r  U_CLKDIV/clkdiv_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.999    U_CLKDIV/clkdiv_reg[12]_i_1_n_0
    SLICE_X52Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.038 r  U_CLKDIV/clkdiv_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.038    U_CLKDIV/clkdiv_reg[16]_i_1_n_0
    SLICE_X52Y101        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.103 r  U_CLKDIV/clkdiv_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.103    U_CLKDIV/clkdiv_reg[20]_i_1_n_5
    SLICE_X52Y101        FDCE                                         r  U_CLKDIV/clkdiv_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.828     1.994    U_CLKDIV/CLK
    SLICE_X52Y101        FDCE                                         r  U_CLKDIV/clkdiv_reg[22]/C
                         clock pessimism             -0.245     1.748    
    SLICE_X52Y101        FDCE (Hold_fdce_C_D)         0.105     1.853    U_CLKDIV/clkdiv_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.853    
                         arrival time                           2.103    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 U_CLKDIV/clkdiv_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U_CLKDIV/clkdiv_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.644ns  (logic 0.467ns (72.500%)  route 0.177ns (27.500%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.565     1.484    U_CLKDIV/CLK
    SLICE_X52Y99         FDCE                                         r  U_CLKDIV/clkdiv_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y99         FDCE (Prop_fdce_C_Q)         0.141     1.625 r  U_CLKDIV/clkdiv_reg[12]/Q
                         net (fo=1, routed)           0.176     1.802    U_CLKDIV/clkdiv_reg_n_0_[12]
    SLICE_X52Y99         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.197     1.999 r  U_CLKDIV/clkdiv_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.999    U_CLKDIV/clkdiv_reg[12]_i_1_n_0
    SLICE_X52Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.038 r  U_CLKDIV/clkdiv_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.038    U_CLKDIV/clkdiv_reg[16]_i_1_n_0
    SLICE_X52Y101        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     2.128 r  U_CLKDIV/clkdiv_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.128    U_CLKDIV/clkdiv_reg[20]_i_1_n_6
    SLICE_X52Y101        FDCE                                         r  U_CLKDIV/clkdiv_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.828     1.994    U_CLKDIV/CLK
    SLICE_X52Y101        FDCE                                         r  U_CLKDIV/clkdiv_reg[21]/C
                         clock pessimism             -0.245     1.748    
    SLICE_X52Y101        FDCE (Hold_fdce_C_D)         0.105     1.853    U_CLKDIV/clkdiv_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.853    
                         arrival time                           2.128    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 U_CLKDIV/clkdiv_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U_CLKDIV/clkdiv_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.644ns  (logic 0.467ns (72.500%)  route 0.177ns (27.500%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.565     1.484    U_CLKDIV/CLK
    SLICE_X52Y99         FDCE                                         r  U_CLKDIV/clkdiv_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y99         FDCE (Prop_fdce_C_Q)         0.141     1.625 r  U_CLKDIV/clkdiv_reg[12]/Q
                         net (fo=1, routed)           0.176     1.802    U_CLKDIV/clkdiv_reg_n_0_[12]
    SLICE_X52Y99         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.197     1.999 r  U_CLKDIV/clkdiv_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.999    U_CLKDIV/clkdiv_reg[12]_i_1_n_0
    SLICE_X52Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.038 r  U_CLKDIV/clkdiv_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.038    U_CLKDIV/clkdiv_reg[16]_i_1_n_0
    SLICE_X52Y101        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     2.128 r  U_CLKDIV/clkdiv_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.128    U_CLKDIV/clkdiv_reg[20]_i_1_n_4
    SLICE_X52Y101        FDCE                                         r  U_CLKDIV/clkdiv_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.828     1.994    U_CLKDIV/CLK
    SLICE_X52Y101        FDCE                                         r  U_CLKDIV/clkdiv_reg[23]/C
                         clock pessimism             -0.245     1.748    
    SLICE_X52Y101        FDCE (Hold_fdce_C_D)         0.105     1.853    U_CLKDIV/clkdiv_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.853    
                         arrival time                           2.128    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.278ns  (arrival time - required time)
  Source:                 U_CLKDIV/clkdiv_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U_CLKDIV/clkdiv_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.647ns  (logic 0.470ns (72.628%)  route 0.177ns (27.372%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.565     1.484    U_CLKDIV/CLK
    SLICE_X52Y99         FDCE                                         r  U_CLKDIV/clkdiv_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y99         FDCE (Prop_fdce_C_Q)         0.141     1.625 r  U_CLKDIV/clkdiv_reg[12]/Q
                         net (fo=1, routed)           0.176     1.802    U_CLKDIV/clkdiv_reg_n_0_[12]
    SLICE_X52Y99         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.197     1.999 r  U_CLKDIV/clkdiv_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.999    U_CLKDIV/clkdiv_reg[12]_i_1_n_0
    SLICE_X52Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.038 r  U_CLKDIV/clkdiv_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.038    U_CLKDIV/clkdiv_reg[16]_i_1_n_0
    SLICE_X52Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.077 r  U_CLKDIV/clkdiv_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.077    U_CLKDIV/clkdiv_reg[20]_i_1_n_0
    SLICE_X52Y102        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.131 r  U_CLKDIV/clkdiv_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.131    U_CLKDIV/clkdiv_reg[24]_i_1_n_7
    SLICE_X52Y102        FDCE                                         r  U_CLKDIV/clkdiv_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.828     1.994    U_CLKDIV/CLK
    SLICE_X52Y102        FDCE                                         r  U_CLKDIV/clkdiv_reg[24]/C
                         clock pessimism             -0.245     1.748    
    SLICE_X52Y102        FDCE (Hold_fdce_C_D)         0.105     1.853    U_CLKDIV/clkdiv_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.853    
                         arrival time                           2.131    
  -------------------------------------------------------------------
                         slack                                  0.278    

Slack (MET) :             0.308ns  (arrival time - required time)
  Source:                 U_7SEG/cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U_7SEG/cnt_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.442ns  (logic 0.279ns (63.107%)  route 0.163ns (36.893%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.480ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.561     1.480    U_7SEG/clk_IBUF_BUFG
    SLICE_X30Y77         FDCE                                         r  U_7SEG/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y77         FDCE (Prop_fdce_C_Q)         0.164     1.644 f  U_7SEG/cnt_reg[0]/Q
                         net (fo=1, routed)           0.163     1.807    U_7SEG/cnt_reg_n_0_[0]
    SLICE_X30Y77         LUT1 (Prop_lut1_I0_O)        0.045     1.852 r  U_7SEG/cnt[0]_i_2/O
                         net (fo=1, routed)           0.000     1.852    U_7SEG/cnt[0]_i_2_n_0
    SLICE_X30Y77         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.922 r  U_7SEG/cnt_reg[0]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.922    U_7SEG/cnt_reg[0]_i_1_n_7
    SLICE_X30Y77         FDCE                                         r  U_7SEG/cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.829     1.994    U_7SEG/clk_IBUF_BUFG
    SLICE_X30Y77         FDCE                                         r  U_7SEG/cnt_reg[0]/C
                         clock pessimism             -0.513     1.480    
    SLICE_X30Y77         FDCE (Hold_fdce_C_D)         0.134     1.614    U_7SEG/cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.614    
                         arrival time                           1.922    
  -------------------------------------------------------------------
                         slack                                  0.308    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         100.000     97.845     BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         100.000     99.000     SLICE_X30Y77    U_7SEG/cnt_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         100.000     99.000     SLICE_X30Y79    U_7SEG/cnt_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         100.000     99.000     SLICE_X30Y79    U_7SEG/cnt_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         100.000     99.000     SLICE_X30Y80    U_7SEG/cnt_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         100.000     99.000     SLICE_X30Y80    U_7SEG/cnt_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         100.000     99.000     SLICE_X30Y80    U_7SEG/cnt_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         100.000     99.000     SLICE_X30Y77    U_7SEG/cnt_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         100.000     99.000     SLICE_X30Y77    U_7SEG/cnt_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         100.000     99.000     SLICE_X30Y77    U_7SEG/cnt_reg[3]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X48Y85    U_7SEG/i_data_store_reg[18]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X40Y78    U_7SEG/i_data_store_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X46Y86    U_7SEG/i_data_store_reg[21]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X40Y78    U_7SEG/i_data_store_reg[7]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X40Y78    U_7SEG/i_data_store_reg[9]/C
Low Pulse Width   Fast    FDPE/C   n/a            0.500         50.000      49.500     SLICE_X45Y78    U_Multi/disp_data_reg[18]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X47Y85    U_Multi/disp_data_reg[19]/C
Low Pulse Width   Fast    FDPE/C   n/a            0.500         50.000      49.500     SLICE_X47Y85    U_Multi/disp_data_reg[20]/C
Low Pulse Width   Fast    FDPE/C   n/a            0.500         50.000      49.500     SLICE_X47Y85    U_Multi/disp_data_reg[22]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X47Y85    U_Multi/disp_data_reg[23]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X30Y78    U_7SEG/cnt_reg[4]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X30Y78    U_7SEG/cnt_reg[5]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X30Y78    U_7SEG/cnt_reg[6]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X30Y78    U_7SEG/cnt_reg[7]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X49Y81    U_7SEG/i_data_store_reg[13]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X49Y81    U_7SEG/i_data_store_reg[14]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X49Y84    U_7SEG/i_data_store_reg[16]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X48Y85    U_7SEG/i_data_store_reg[18]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X49Y84    U_7SEG/i_data_store_reg[19]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X40Y78    U_7SEG/i_data_store_reg[1]/C



