# do n_shift_reg.do
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:48:59 on Oct 09,2021
# vlog -work work n_shift_reg.vo 
# -- Compiling module n_shift_reg
# -- Compiling module hard_block
# 
# Top level modules:
# 	n_shift_reg
# End time: 20:48:59 on Oct 09,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:48:59 on Oct 09,2021
# vlog -work work shift_reg.vwf.vt 
# -- Compiling module n_shift_reg_vlg_vec_tst
# 
# Top level modules:
# 	n_shift_reg_vlg_vec_tst
# End time: 20:48:59 on Oct 09,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -novopt -c -t 1ps -L cycloneive_ver -L altera_ver -L altera_mf_ver -L 220model_ver -L sgate_ver -L altera_lnsim_ver work.n_shift_reg_vlg_vec_tst 
# Start time: 20:48:59 on Oct 09,2021
# Loading work.n_shift_reg_vlg_vec_tst
# Loading work.n_shift_reg
# Loading work.hard_block
# Loading cycloneive_ver.cycloneive_io_obuf
# Loading cycloneive_ver.cycloneive_io_ibuf
# Loading cycloneive_ver.cycloneive_clkctrl
# Loading cycloneive_ver.cycloneive_mux41
# Loading cycloneive_ver.cycloneive_ena_reg
# Loading cycloneive_ver.cycloneive_lcell_comb
# Loading altera_ver.dffeas
# Loading altera_ver.PRIM_GDFF_LOW
# after#24
# ** Note: $finish    : shift_reg.vwf.vt(52)
#    Time: 1 us  Iteration: 0  Instance: /n_shift_reg_vlg_vec_tst
# End time: 20:48:59 on Oct 09,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
