INFO: [VRFC 10-2263] Analyzing Verilog file "D:/OneDrive - HKUST Connect/HKUST/2023 Fall/ELEC4320/Workspace/LAB3_2/LAB3_2.srcs/sim_1/imports/Testbench/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
