 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : conv_top
Version: G-2012.06-SP5
Date   : Sun Dec 31 19:54:47 2017
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: ss0p95v125c   Library: saed32hvt_ss0p95v125c
Wire Load Model Mode: enclosed

  Startpoint: srstn (input port clocked by clk)
  Endpoint: conv_control/clk_gate_delay1_sram_waddr_b_reg/latch
            (positive level-sensitive latch clocked by clk')
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  conv_top           70000                 saed32hvt_ss0p95v125c
  conv_control       8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                 0.0000     0.0000
  clock network delay (ideal)                           0.0000     0.0000
  input external delay                                  2.5000     2.5000 r
  srstn (in)                                            0.0000     2.5000 r
  conv_control/srstn (conv_control)                     0.0000     2.5000 r
  conv_control/U456/Y (INVX32_HVT)                      0.0109     2.5109 f
  conv_control/U409/Y (INVX16_HVT)                      0.0103     2.5213 r
  conv_control/U245/Y (INVX4_HVT)                       0.0140     2.5353 f
  conv_control/U630/Y (AO21X1_HVT)                      0.0913     2.6266 f
  conv_control/U1596/Y (AO21X1_HVT)                     0.0827     2.7093 f
  conv_control/clk_gate_delay1_sram_waddr_b_reg/EN (SNPS_CLOCK_GATE_HIGH_conv_control_mydesign_23)
                                                        0.0000     2.7093 f
  conv_control/clk_gate_delay1_sram_waddr_b_reg/latch/D (LATCHX1_HVT)
                                                        0.0000     2.7093 f
  data arrival time                                                2.7093

  clock clk' (rise edge)                                2.5000     2.5000
  clock network delay (ideal)                           0.0000     2.5000
  conv_control/clk_gate_delay1_sram_waddr_b_reg/latch/CLK (LATCHX1_HVT)
                                                        0.0000     2.5000 r
  time borrowed from endpoint                           0.2093     2.7093
  data required time                                               2.7093
  --------------------------------------------------------------------------
  data required time                                               2.7093
  data arrival time                                               -2.7093
  --------------------------------------------------------------------------
  slack (MET)                                                      0.0000

  Time Borrowing Information
  --------------------------------------------------------------
  clk' pulse width                                      2.5000   
  library setup time                                   -0.0810   
  --------------------------------------------------------------
  max time borrow                                       2.4190   
  actual time borrow                                    0.2093   
  --------------------------------------------------------------


1
