###########################################
## Statistics of Channel 0
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =         5090   # Number of WRITE/WRITEP commands
num_reads_done                 =       690013   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       582150   # Number of read row buffer hits
num_read_cmds                  =       690016   # Number of READ/READP commands
num_writes_done                =         5090   # Number of read requests issued
num_write_row_hits             =         1735   # Number of write row buffer hits
num_act_cmds                   =       111629   # Number of ACT commands
num_pre_cmds                   =       111602   # Number of PRE commands
num_ondemand_pres              =        91776   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9284858   # Cyles of rank active rank.0
rank_active_cycles.1           =      8943045   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       715142   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =      1056955   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =       643282   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =        10064   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         5010   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         7720   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         4882   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         1096   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         1018   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         1539   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =         2852   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =         1832   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        15814   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            0   # Write cmd latency (cycles)
write_latency[20-39]           =            1   # Write cmd latency (cycles)
write_latency[40-59]           =            0   # Write cmd latency (cycles)
write_latency[60-79]           =            5   # Write cmd latency (cycles)
write_latency[80-99]           =            7   # Write cmd latency (cycles)
write_latency[100-119]         =           12   # Write cmd latency (cycles)
write_latency[120-139]         =           10   # Write cmd latency (cycles)
write_latency[140-159]         =           10   # Write cmd latency (cycles)
write_latency[160-179]         =           29   # Write cmd latency (cycles)
write_latency[180-199]         =           22   # Write cmd latency (cycles)
write_latency[200-]            =         4994   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            2   # Read request latency (cycles)
read_latency[20-39]            =       277651   # Read request latency (cycles)
read_latency[40-59]            =        93051   # Read request latency (cycles)
read_latency[60-79]            =        68955   # Read request latency (cycles)
read_latency[80-99]            =        38273   # Read request latency (cycles)
read_latency[100-119]          =        30134   # Read request latency (cycles)
read_latency[120-139]          =        27463   # Read request latency (cycles)
read_latency[140-159]          =        20332   # Read request latency (cycles)
read_latency[160-179]          =        16562   # Read request latency (cycles)
read_latency[180-199]          =        13310   # Read request latency (cycles)
read_latency[200-]             =       104280   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  2.54093e+07   # Write energy
read_energy                    =  2.78214e+09   # Read energy
act_energy                     =  3.05417e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  3.43268e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  5.07338e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.79375e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.58046e+09   # Active standby energy rank.1
average_read_latency           =      119.704   # Average read request latency (cycles)
average_interarrival           =      14.3862   # Average request interarrival latency (cycles)
total_energy                   =  1.60424e+10   # Total energy (pJ)
average_power                  =      1604.24   # Average power (mW)
average_bandwidth              =      5.93155   # Average bandwidth
###########################################
## Statistics of Channel 1
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =         5206   # Number of WRITE/WRITEP commands
num_reads_done                 =       731015   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       599512   # Number of read row buffer hits
num_read_cmds                  =       731019   # Number of READ/READP commands
num_writes_done                =         5208   # Number of read requests issued
num_write_row_hits             =         1535   # Number of write row buffer hits
num_act_cmds                   =       135613   # Number of ACT commands
num_pre_cmds                   =       135592   # Number of PRE commands
num_ondemand_pres              =       114394   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9067608   # Cyles of rank active rank.0
rank_active_cycles.1           =      9047367   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       932392   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       952633   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =       684091   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =        10180   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         5046   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         8107   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         4409   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         1112   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         1112   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         1642   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =         3067   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =         1649   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        15819   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            0   # Write cmd latency (cycles)
write_latency[20-39]           =            0   # Write cmd latency (cycles)
write_latency[40-59]           =            3   # Write cmd latency (cycles)
write_latency[60-79]           =            4   # Write cmd latency (cycles)
write_latency[80-99]           =           17   # Write cmd latency (cycles)
write_latency[100-119]         =           18   # Write cmd latency (cycles)
write_latency[120-139]         =           20   # Write cmd latency (cycles)
write_latency[140-159]         =           22   # Write cmd latency (cycles)
write_latency[160-179]         =           21   # Write cmd latency (cycles)
write_latency[180-199]         =           29   # Write cmd latency (cycles)
write_latency[200-]            =         5072   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            2   # Read request latency (cycles)
read_latency[20-39]            =       269653   # Read request latency (cycles)
read_latency[40-59]            =       104637   # Read request latency (cycles)
read_latency[60-79]            =        87727   # Read request latency (cycles)
read_latency[80-99]            =        45572   # Read request latency (cycles)
read_latency[100-119]          =        35839   # Read request latency (cycles)
read_latency[120-139]          =        32541   # Read request latency (cycles)
read_latency[140-159]          =        22506   # Read request latency (cycles)
read_latency[160-179]          =        17276   # Read request latency (cycles)
read_latency[180-199]          =        14113   # Read request latency (cycles)
read_latency[200-]             =       101149   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  2.59884e+07   # Write energy
read_energy                    =  2.94747e+09   # Read energy
act_energy                     =  3.71037e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  4.47548e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  4.57264e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.65819e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.64556e+09   # Active standby energy rank.1
average_read_latency           =       111.23   # Average read request latency (cycles)
average_interarrival           =      13.5826   # Average request interarrival latency (cycles)
total_energy                   =  1.62577e+10   # Total energy (pJ)
average_power                  =      1625.77   # Average power (mW)
average_bandwidth              =      6.28244   # Average bandwidth
