{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1559570035594 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1559570035610 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jun 03 09:53:55 2019 " "Processing started: Mon Jun 03 09:53:55 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1559570035610 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559570035610 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off R32V2020 -c R32V2020 " "Command: quartus_map --read_settings_files=on --write_settings_files=off R32V2020 -c R32V2020" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559570035610 ""}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "4 " "Parallel compilation is enabled and will use up to 4 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "Analysis & Synthesis" 0 -1 1559570036406 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/dgilliland/documents/github/r32v2020/vhdl/components/blockram_data/blockram_data.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/dgilliland/documents/github/r32v2020/vhdl/components/blockram_data/blockram_data.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 blockram_data-SYN " "Found design unit 1: blockram_data-SYN" {  } { { "../../Components/BlockRam_Data/BlockRam_Data.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/BlockRam_Data/BlockRam_Data.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559570047642 ""} { "Info" "ISGN_ENTITY_NAME" "1 BlockRam_Data " "Found entity 1: BlockRam_Data" {  } { { "../../Components/BlockRam_Data/BlockRam_Data.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/BlockRam_Data/BlockRam_Data.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559570047642 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559570047642 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/dgilliland/documents/github/r32v2020/vhdl/components/cpu/top.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/dgilliland/documents/github/r32v2020/vhdl/components/cpu/top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 top-struct " "Found design unit 1: top-struct" {  } { { "../../Components/CPU/top.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/CPU/top.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559570047657 ""} { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "../../Components/CPU/top.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/CPU/top.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559570047657 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559570047657 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/dgilliland/documents/github/r32v2020/vhdl/components/cpu/r32v2020.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/dgilliland/documents/github/r32v2020/vhdl/components/cpu/r32v2020.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 R32V2020-struct " "Found design unit 1: R32V2020-struct" {  } { { "../../Components/CPU/R32V2020.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/CPU/R32V2020.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559570047657 ""} { "Info" "ISGN_ENTITY_NAME" "1 R32V2020 " "Found entity 1: R32V2020" {  } { { "../../Components/CPU/R32V2020.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/CPU/R32V2020.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559570047657 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559570047657 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/dgilliland/documents/github/r32v2020/vhdl/components/registers/reg_8.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/dgilliland/documents/github/r32v2020/vhdl/components/registers/reg_8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 REG_8-description " "Found design unit 1: REG_8-description" {  } { { "../../Components/Registers/REG_8.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/Registers/REG_8.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559570047657 ""} { "Info" "ISGN_ENTITY_NAME" "1 REG_8 " "Found entity 1: REG_8" {  } { { "../../Components/Registers/REG_8.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/Registers/REG_8.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559570047657 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559570047657 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/dgilliland/documents/github/r32v2020/vhdl/components/alu/ccrcontrol.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/dgilliland/documents/github/r32v2020/vhdl/components/alu/ccrcontrol.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CCRControl-description " "Found design unit 1: CCRControl-description" {  } { { "../../Components/ALU/CCRControl.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/ALU/CCRControl.vhd" 67 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559570047673 ""} { "Info" "ISGN_ENTITY_NAME" "1 CCRControl " "Found entity 1: CCRControl" {  } { { "../../Components/ALU/CCRControl.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/ALU/CCRControl.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559570047673 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559570047673 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/dgilliland/documents/github/r32v2020/vhdl/components/seven_seg_4_digit/loadable_7s4d_led.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/dgilliland/documents/github/r32v2020/vhdl/components/seven_seg_4_digit/loadable_7s4d_led.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Loadable_7S4D_LED-Behavioral " "Found design unit 1: Loadable_7S4D_LED-Behavioral" {  } { { "../../Components/Seven_Seg_4_Digit/Loadable_7S4D_LED.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/Seven_Seg_4_Digit/Loadable_7S4D_LED.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559570047673 ""} { "Info" "ISGN_ENTITY_NAME" "1 Loadable_7S4D_LED " "Found entity 1: Loadable_7S4D_LED" {  } { { "../../Components/Seven_Seg_4_Digit/Loadable_7S4D_LED.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/Seven_Seg_4_Digit/Loadable_7S4D_LED.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559570047673 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559570047673 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/dgilliland/documents/github/r32v2020/vhdl/components/statemachine/master_state_machine/onehotstatemachine.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/dgilliland/documents/github/r32v2020/vhdl/components/statemachine/master_state_machine/onehotstatemachine.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 OneHotStateMachine-rtl " "Found design unit 1: OneHotStateMachine-rtl" {  } { { "../../Components/StateMachine/Master_State_Machine/OneHotStateMachine.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/StateMachine/Master_State_Machine/OneHotStateMachine.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559570047673 ""} { "Info" "ISGN_ENTITY_NAME" "1 OneHotStateMachine " "Found entity 1: OneHotStateMachine" {  } { { "../../Components/StateMachine/Master_State_Machine/OneHotStateMachine.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/StateMachine/Master_State_Machine/OneHotStateMachine.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559570047673 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559570047673 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/dgilliland/documents/github/r32v2020/vhdl/components/vga/mem_mapped_svga/videoclk_svga_800x600.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/dgilliland/documents/github/r32v2020/vhdl/components/vga/mem_mapped_svga/videoclk_svga_800x600.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 VideoClk_SVGA_800x600-SYN " "Found design unit 1: VideoClk_SVGA_800x600-SYN" {  } { { "../../Components/VGA/Mem_Mapped_SVGA/VideoClk_SVGA_800x600.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/VGA/Mem_Mapped_SVGA/VideoClk_SVGA_800x600.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559570047673 ""} { "Info" "ISGN_ENTITY_NAME" "1 VideoClk_SVGA_800x600 " "Found entity 1: VideoClk_SVGA_800x600" {  } { { "../../Components/VGA/Mem_Mapped_SVGA/VideoClk_SVGA_800x600.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/VGA/Mem_Mapped_SVGA/VideoClk_SVGA_800x600.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559570047673 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559570047673 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/dgilliland/documents/github/r32v2020/vhdl/components/vga/mem_mapped_svga/video_svga_64x32.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/dgilliland/documents/github/r32v2020/vhdl/components/vga/mem_mapped_svga/video_svga_64x32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Video_SVGA_64x32-rtl " "Found design unit 1: Video_SVGA_64x32-rtl" {  } { { "../../Components/VGA/Mem_Mapped_SVGA/Video_SVGA_64x32.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/VGA/Mem_Mapped_SVGA/Video_SVGA_64x32.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559570047689 ""} { "Info" "ISGN_ENTITY_NAME" "1 Video_SVGA_64x32 " "Found entity 1: Video_SVGA_64x32" {  } { { "../../Components/VGA/Mem_Mapped_SVGA/Video_SVGA_64x32.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/VGA/Mem_Mapped_SVGA/Video_SVGA_64x32.vhd" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559570047689 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559570047689 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/dgilliland/documents/github/r32v2020/vhdl/components/vga/mem_mapped_svga/mem_mapped_svga.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/dgilliland/documents/github/r32v2020/vhdl/components/vga/mem_mapped_svga/mem_mapped_svga.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Mem_Mapped_SVGA-struct " "Found design unit 1: Mem_Mapped_SVGA-struct" {  } { { "../../Components/VGA/Mem_Mapped_SVGA/Mem_Mapped_SVGA.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/VGA/Mem_Mapped_SVGA/Mem_Mapped_SVGA.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559570047689 ""} { "Info" "ISGN_ENTITY_NAME" "1 Mem_Mapped_SVGA " "Found entity 1: Mem_Mapped_SVGA" {  } { { "../../Components/VGA/Mem_Mapped_SVGA/Mem_Mapped_SVGA.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/VGA/Mem_Mapped_SVGA/Mem_Mapped_SVGA.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559570047689 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559570047689 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/dgilliland/documents/github/r32v2020/vhdl/components/vga/mem_mapped_svga/element_test_bed (mem_mapped_svga).vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/dgilliland/documents/github/r32v2020/vhdl/components/vga/mem_mapped_svga/element_test_bed (mem_mapped_svga).vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Element_Test_Bed-struct " "Found design unit 1: Element_Test_Bed-struct" {  } { { "../../Components/VGA/Mem_Mapped_SVGA/Element_Test_Bed (Mem_Mapped_SVGA).vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/VGA/Mem_Mapped_SVGA/Element_Test_Bed (Mem_Mapped_SVGA).vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559570047689 ""} { "Info" "ISGN_ENTITY_NAME" "1 Element_Test_Bed " "Found entity 1: Element_Test_Bed" {  } { { "../../Components/VGA/Mem_Mapped_SVGA/Element_Test_Bed (Mem_Mapped_SVGA).vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/VGA/Mem_Mapped_SVGA/Element_Test_Bed (Mem_Mapped_SVGA).vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559570047689 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559570047689 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/dgilliland/documents/github/r32v2020/vhdl/components/vga/mem_mapped_svga/displayram2k.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/dgilliland/documents/github/r32v2020/vhdl/components/vga/mem_mapped_svga/displayram2k.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 displayram2k-SYN " "Found design unit 1: displayram2k-SYN" {  } { { "../../Components/VGA/Mem_Mapped_SVGA/DisplayRam2k.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/VGA/Mem_Mapped_SVGA/DisplayRam2k.vhd" 58 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559570047704 ""} { "Info" "ISGN_ENTITY_NAME" "1 DisplayRam2k " "Found entity 1: DisplayRam2k" {  } { { "../../Components/VGA/Mem_Mapped_SVGA/DisplayRam2k.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/VGA/Mem_Mapped_SVGA/DisplayRam2k.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559570047704 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559570047704 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/dgilliland/documents/github/r32v2020/vhdl/components/vga/mem_mapped_svga/charrom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/dgilliland/documents/github/r32v2020/vhdl/components/vga/mem_mapped_svga/charrom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CharRom-behavior " "Found design unit 1: CharRom-behavior" {  } { { "../../Components/VGA/Mem_Mapped_SVGA/CharRom.VHD" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/VGA/Mem_Mapped_SVGA/CharRom.VHD" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559570047704 ""} { "Info" "ISGN_ENTITY_NAME" "1 CharRom " "Found entity 1: CharRom" {  } { { "../../Components/VGA/Mem_Mapped_SVGA/CharRom.VHD" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/VGA/Mem_Mapped_SVGA/CharRom.VHD" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559570047704 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559570047704 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/dgilliland/documents/github/r32v2020/vhdl/components/counter/counterloadable.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/dgilliland/documents/github/r32v2020/vhdl/components/counter/counterloadable.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 counterLoadable-behv " "Found design unit 1: counterLoadable-behv" {  } { { "../../Components/COUNTER/CounterLoadable.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/COUNTER/CounterLoadable.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559570047720 ""} { "Info" "ISGN_ENTITY_NAME" "1 counterLoadable " "Found entity 1: counterLoadable" {  } { { "../../Components/COUNTER/CounterLoadable.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/COUNTER/CounterLoadable.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559570047720 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559570047720 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/dgilliland/documents/github/r32v2020/vhdl/components/counter/counter_32.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/dgilliland/documents/github/r32v2020/vhdl/components/counter/counter_32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 COUNT_32-description " "Found design unit 1: COUNT_32-description" {  } { { "../../Components/COUNTER/COUNTER_32.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/COUNTER/COUNTER_32.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559570047720 ""} { "Info" "ISGN_ENTITY_NAME" "1 COUNT_32 " "Found entity 1: COUNT_32" {  } { { "../../Components/COUNTER/COUNTER_32.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/COUNTER/COUNTER_32.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559570047720 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559570047720 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/dgilliland/documents/github/r32v2020/vhdl/components/counter/counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/dgilliland/documents/github/r32v2020/vhdl/components/counter/counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 counter-behv " "Found design unit 1: counter-behv" {  } { { "../../Components/COUNTER/Counter.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/COUNTER/Counter.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559570047720 ""} { "Info" "ISGN_ENTITY_NAME" "1 counter " "Found entity 1: counter" {  } { { "../../Components/COUNTER/Counter.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/COUNTER/Counter.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559570047720 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559570047720 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/dgilliland/documents/github/r32v2020/vhdl/components/multiplexers/mux_16x32.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/dgilliland/documents/github/r32v2020/vhdl/components/multiplexers/mux_16x32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MUX_16x32-sim " "Found design unit 1: MUX_16x32-sim" {  } { { "../../Components/Multiplexers/MUX_16x32.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/Multiplexers/MUX_16x32.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559570047720 ""} { "Info" "ISGN_ENTITY_NAME" "1 MUX_16x32 " "Found entity 1: MUX_16x32" {  } { { "../../Components/Multiplexers/MUX_16x32.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/Multiplexers/MUX_16x32.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559570047720 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559570047720 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/dgilliland/documents/github/r32v2020/vhdl/components/registers/reg_32_ld_at_reset.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/dgilliland/documents/github/r32v2020/vhdl/components/registers/reg_32_ld_at_reset.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 REG_32_LD_At_Reset-description " "Found design unit 1: REG_32_LD_At_Reset-description" {  } { { "../../Components/Registers/REG_32_LD_At_Reset.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/Registers/REG_32_LD_At_Reset.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559570047736 ""} { "Info" "ISGN_ENTITY_NAME" "1 REG_32_LD_At_Reset " "Found entity 1: REG_32_LD_At_Reset" {  } { { "../../Components/Registers/REG_32_LD_At_Reset.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/Registers/REG_32_LD_At_Reset.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559570047736 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559570047736 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/dgilliland/documents/github/r32v2020/vhdl/components/registers/reg_32_constant.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/dgilliland/documents/github/r32v2020/vhdl/components/registers/reg_32_constant.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 REG_32_CONSTANT-description " "Found design unit 1: REG_32_CONSTANT-description" {  } { { "../../Components/Registers/REG_32_CONSTANT.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/Registers/REG_32_CONSTANT.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559570047736 ""} { "Info" "ISGN_ENTITY_NAME" "1 REG_32_CONSTANT " "Found entity 1: REG_32_CONSTANT" {  } { { "../../Components/Registers/REG_32_CONSTANT.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/Registers/REG_32_CONSTANT.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559570047736 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559570047736 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/dgilliland/documents/github/r32v2020/vhdl/components/registers/reg_32.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/dgilliland/documents/github/r32v2020/vhdl/components/registers/reg_32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 REG_32-description " "Found design unit 1: REG_32-description" {  } { { "../../Components/Registers/REG_32.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/Registers/REG_32.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559570047736 ""} { "Info" "ISGN_ENTITY_NAME" "1 REG_32 " "Found entity 1: REG_32" {  } { { "../../Components/Registers/REG_32.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/Registers/REG_32.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559570047736 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559570047736 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/dgilliland/documents/github/r32v2020/vhdl/components/registers/reg_1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/dgilliland/documents/github/r32v2020/vhdl/components/registers/reg_1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 REG_1-description " "Found design unit 1: REG_1-description" {  } { { "../../Components/Registers/REG_1.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/Registers/REG_1.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559570047736 ""} { "Info" "ISGN_ENTITY_NAME" "1 REG_1 " "Found entity 1: REG_1" {  } { { "../../Components/Registers/REG_1.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/Registers/REG_1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559570047736 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559570047736 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/dgilliland/documents/github/r32v2020/vhdl/components/registerfile/registerfile.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/dgilliland/documents/github/r32v2020/vhdl/components/registerfile/registerfile.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RegisterFile-struct " "Found design unit 1: RegisterFile-struct" {  } { { "../../Components/RegisterFile/RegisterFile.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/RegisterFile/RegisterFile.vhd" 48 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559570047751 ""} { "Info" "ISGN_ENTITY_NAME" "1 RegisterFile " "Found entity 1: RegisterFile" {  } { { "../../Components/RegisterFile/RegisterFile.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/RegisterFile/RegisterFile.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559570047751 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559570047751 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/dgilliland/documents/github/r32v2020/vhdl/components/opcodedecoder/opcodedecoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/dgilliland/documents/github/r32v2020/vhdl/components/opcodedecoder/opcodedecoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 OpCodeDecoder-struct " "Found design unit 1: OpCodeDecoder-struct" {  } { { "../../Components/OpCodeDecoder/OpCodeDecoder.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/OpCodeDecoder/OpCodeDecoder.vhd" 69 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559570047751 ""} { "Info" "ISGN_ENTITY_NAME" "1 OpCodeDecoder " "Found entity 1: OpCodeDecoder" {  } { { "../../Components/OpCodeDecoder/OpCodeDecoder.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/OpCodeDecoder/OpCodeDecoder.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559570047751 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559570047751 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/dgilliland/documents/github/r32v2020/vhdl/components/opcodedecoder/opcode_cat_decoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/dgilliland/documents/github/r32v2020/vhdl/components/opcodedecoder/opcode_cat_decoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 OpCode_Cat_Decoder-struct " "Found design unit 1: OpCode_Cat_Decoder-struct" {  } { { "../../Components/OpCodeDecoder/OpCode_Cat_Decoder.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/OpCodeDecoder/OpCode_Cat_Decoder.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559570047751 ""} { "Info" "ISGN_ENTITY_NAME" "1 OpCode_Cat_Decoder " "Found entity 1: OpCode_Cat_Decoder" {  } { { "../../Components/OpCodeDecoder/OpCode_Cat_Decoder.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/OpCodeDecoder/OpCode_Cat_Decoder.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559570047751 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559570047751 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/dgilliland/documents/github/r32v2020/vhdl/components/alu/alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/dgilliland/documents/github/r32v2020/vhdl/components/alu/alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU-struct " "Found design unit 1: ALU-struct" {  } { { "../../Components/ALU/ALU.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/ALU/ALU.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559570047767 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "../../Components/ALU/ALU.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/ALU/ALU.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559570047767 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559570047767 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/dgilliland/documents/github/r32v2020/vhdl/components/blockrom_instruction/blockrom_instruction.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/dgilliland/documents/github/r32v2020/vhdl/components/blockrom_instruction/blockrom_instruction.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 blockrom_instruction-SYN " "Found design unit 1: blockrom_instruction-SYN" {  } { { "../../Components/BlockRom_Instruction/BlockRom_Instruction.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/BlockRom_Instruction/BlockRom_Instruction.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559570047767 ""} { "Info" "ISGN_ENTITY_NAME" "1 BlockRom_Instruction " "Found entity 1: BlockRom_Instruction" {  } { { "../../Components/BlockRom_Instruction/BlockRom_Instruction.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/BlockRom_Instruction/BlockRom_Instruction.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559570047767 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559570047767 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/dgilliland/documents/github/r32v2020/vhdl/components/blockram_stack/blockram_stack.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/dgilliland/documents/github/r32v2020/vhdl/components/blockram_stack/blockram_stack.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 blockram_stack-SYN " "Found design unit 1: blockram_stack-SYN" {  } { { "../../Components/BlockRam_Stack/BlockRam_Stack.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/BlockRam_Stack/BlockRam_Stack.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559570047767 ""} { "Info" "ISGN_ENTITY_NAME" "1 BlockRam_Stack " "Found entity 1: BlockRam_Stack" {  } { { "../../Components/BlockRam_Stack/BlockRam_Stack.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/BlockRam_Stack/BlockRam_Stack.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559570047767 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559570047767 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/dgilliland/documents/github/r32v2020/vhdl/components/uart/buffereduart.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/dgilliland/documents/github/r32v2020/vhdl/components/uart/buffereduart.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bufferedUART-rtl " "Found design unit 1: bufferedUART-rtl" {  } { { "../../Components/UART/bufferedUART.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/UART/bufferedUART.vhd" 48 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559570047782 ""} { "Info" "ISGN_ENTITY_NAME" "1 bufferedUART " "Found entity 1: bufferedUART" {  } { { "../../Components/UART/bufferedUART.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/UART/bufferedUART.vhd" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559570047782 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559570047782 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/dgilliland/documents/github/r32v2020/vhdl/components/ps2kb/ps2_intf.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/dgilliland/documents/github/r32v2020/vhdl/components/ps2kb/ps2_intf.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ps2_intf-ps2_intf_arch " "Found design unit 1: ps2_intf-ps2_intf_arch" {  } { { "../../Components/PS2KB/ps2_intf.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/PS2KB/ps2_intf.vhd" 64 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559570047782 ""} { "Info" "ISGN_ENTITY_NAME" "1 ps2_intf " "Found entity 1: ps2_intf" {  } { { "../../Components/PS2KB/ps2_intf.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/PS2KB/ps2_intf.vhd" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559570047782 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559570047782 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/dgilliland/documents/github/r32v2020/vhdl/components/peripheralinterface/peripheralinterface.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/dgilliland/documents/github/r32v2020/vhdl/components/peripheralinterface/peripheralinterface.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PeripheralInterface-struct " "Found design unit 1: PeripheralInterface-struct" {  } { { "../../Components/PeripheralInterface/PeripheralInterface.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/PeripheralInterface/PeripheralInterface.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559570047782 ""} { "Info" "ISGN_ENTITY_NAME" "1 PeripheralInterface " "Found entity 1: PeripheralInterface" {  } { { "../../Components/PeripheralInterface/PeripheralInterface.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/PeripheralInterface/PeripheralInterface.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559570047782 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559570047782 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/dgilliland/documents/github/r32v2020/vhdl/components/registers/reg_16.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/dgilliland/documents/github/r32v2020/vhdl/components/registers/reg_16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 REG_16-description " "Found design unit 1: REG_16-description" {  } { { "../../Components/Registers/REG_16.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/Registers/REG_16.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559570047798 ""} { "Info" "ISGN_ENTITY_NAME" "1 REG_16 " "Found entity 1: REG_16" {  } { { "../../Components/Registers/REG_16.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/Registers/REG_16.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559570047798 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559570047798 ""}
{ "Error" "EVRFX_VHDL_IS_NOT_COMPILED_IN_LIBRARY" "ps2_keyboard_to_ascii work PeripheralInterface.vhd(173) " "VHDL Use Clause error at PeripheralInterface.vhd(173): design library \"work\" does not contain primary unit \"ps2_keyboard_to_ascii\". Verify that the primary unit exists in the library and has been successfully compiled." {  } { { "../../Components/PeripheralInterface/PeripheralInterface.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/PeripheralInterface/PeripheralInterface.vhd" 173 0 0 } }  } 0 10481 "VHDL Use Clause error at %3!s!: design library \"%2!s!\" does not contain primary unit \"%1!s!\". Verify that the primary unit exists in the library and has been successfully compiled." 0 0 "Analysis & Synthesis" 0 -1 1559570047798 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  0 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 0 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4810 " "Peak virtual memory: 4810 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1559570047970 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Jun 03 09:54:07 2019 " "Processing ended: Mon Jun 03 09:54:07 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1559570047970 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1559570047970 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:27 " "Total CPU time (on all processors): 00:00:27" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1559570047970 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1559570047970 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 0 s " "Quartus Prime Full Compilation was unsuccessful. 3 errors, 0 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1559570048617 ""}
