Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.2 (lin64) Build 1266856 Fri Jun 26 16:35:25 MDT 2015
| Date         : Mon Oct 13 13:22:56 2025
| Host         : tlf32.see.ed.ac.uk running 64-bit Ubuntu 22.04.5 LTS
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file Timer_timing_summary_routed.rpt -rpx Timer_timing_summary_routed.rpx
| Design       : Timer
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.14 2014-09-11
---------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.602        0.000                      0                   66        0.218        0.000                      0                   66        4.500        0.000                       0                    45  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
CLK    {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLK                 6.602        0.000                      0                   66        0.218        0.000                      0                   66        4.500        0.000                       0                    45  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLK
  To Clock:  CLK

Setup :            0  Failing Endpoints,  Worst Slack        6.602ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.218ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.602ns  (required time - arrival time)
  Source:                 counter_1khz/count_value_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_1khz/count_value_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        3.413ns  (logic 1.908ns (55.904%)  route 1.505ns (44.096%))
  Logic Levels:           3  (CARRY4=2 LUT4=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns = ( 14.851 - 10.000 ) 
    Source Clock Delay      (SCD):    5.150ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.629     5.150    counter_1khz/CLK_IBUF_BUFG
    SLICE_X61Y16         FDRE                                         r  counter_1khz/count_value_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y16         FDRE (Prop_fdre_C_Q)         0.419     5.569 r  counter_1khz/count_value_reg[10]/Q
                         net (fo=2, routed)           0.656     6.225    counter_1khz/count_value_reg_n_0_[10]
    SLICE_X60Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.832     7.057 r  counter_1khz/count_value_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.057    counter_1khz/count_value_reg[12]_i_2_n_0
    SLICE_X60Y17         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.380 r  counter_1khz/count_value_reg[16]_i_5/O[1]
                         net (fo=1, routed)           0.849     8.229    counter_1khz/data0[14]
    SLICE_X61Y17         LUT4 (Prop_lut4_I3_O)        0.334     8.563 r  counter_1khz/count_value[14]_i_1/O
                         net (fo=1, routed)           0.000     8.563    counter_1khz/count_value[14]
    SLICE_X61Y17         FDRE                                         r  counter_1khz/count_value_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.510    14.851    counter_1khz/CLK_IBUF_BUFG
    SLICE_X61Y17         FDRE                                         r  counter_1khz/count_value_reg[14]/C
                         clock pessimism              0.274    15.125    
                         clock uncertainty           -0.035    15.090    
    SLICE_X61Y17         FDRE (Setup_fdre_C_D)        0.075    15.165    counter_1khz/count_value_reg[14]
  -------------------------------------------------------------------
                         required time                         15.165    
                         arrival time                          -8.563    
  -------------------------------------------------------------------
                         slack                                  6.602    

Slack (MET) :             6.668ns  (required time - arrival time)
  Source:                 counter_1khz/count_value_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_1khz/count_value_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        3.303ns  (logic 0.840ns (25.430%)  route 2.463ns (74.570%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 14.854 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.630     5.151    counter_1khz/CLK_IBUF_BUFG
    SLICE_X61Y15         FDRE                                         r  counter_1khz/count_value_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y15         FDRE (Prop_fdre_C_Q)         0.419     5.570 f  counter_1khz/count_value_reg[9]/Q
                         net (fo=2, routed)           1.092     6.663    counter_1khz/count_value_reg_n_0_[9]
    SLICE_X61Y17         LUT5 (Prop_lut5_I2_O)        0.297     6.960 r  counter_1khz/count_value[16]_i_4/O
                         net (fo=17, routed)          1.371     8.330    counter_1khz/count_value[16]_i_4_n_0
    SLICE_X61Y14         LUT4 (Prop_lut4_I2_O)        0.124     8.454 r  counter_1khz/count_value[2]_i_1/O
                         net (fo=1, routed)           0.000     8.454    counter_1khz/count_value[2]
    SLICE_X61Y14         FDRE                                         r  counter_1khz/count_value_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.513    14.854    counter_1khz/CLK_IBUF_BUFG
    SLICE_X61Y14         FDRE                                         r  counter_1khz/count_value_reg[2]/C
                         clock pessimism              0.274    15.128    
                         clock uncertainty           -0.035    15.093    
    SLICE_X61Y14         FDRE (Setup_fdre_C_D)        0.029    15.122    counter_1khz/count_value_reg[2]
  -------------------------------------------------------------------
                         required time                         15.122    
                         arrival time                          -8.454    
  -------------------------------------------------------------------
                         slack                                  6.668    

Slack (MET) :             6.686ns  (required time - arrival time)
  Source:                 counter_1khz/count_value_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_1khz/count_value_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        3.331ns  (logic 0.868ns (26.057%)  route 2.463ns (73.943%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 14.854 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.630     5.151    counter_1khz/CLK_IBUF_BUFG
    SLICE_X61Y15         FDRE                                         r  counter_1khz/count_value_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y15         FDRE (Prop_fdre_C_Q)         0.419     5.570 f  counter_1khz/count_value_reg[9]/Q
                         net (fo=2, routed)           1.092     6.663    counter_1khz/count_value_reg_n_0_[9]
    SLICE_X61Y17         LUT5 (Prop_lut5_I2_O)        0.297     6.960 r  counter_1khz/count_value[16]_i_4/O
                         net (fo=17, routed)          1.371     8.330    counter_1khz/count_value[16]_i_4_n_0
    SLICE_X61Y14         LUT4 (Prop_lut4_I2_O)        0.152     8.482 r  counter_1khz/count_value[3]_i_1/O
                         net (fo=1, routed)           0.000     8.482    counter_1khz/count_value[3]
    SLICE_X61Y14         FDRE                                         r  counter_1khz/count_value_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.513    14.854    counter_1khz/CLK_IBUF_BUFG
    SLICE_X61Y14         FDRE                                         r  counter_1khz/count_value_reg[3]/C
                         clock pessimism              0.274    15.128    
                         clock uncertainty           -0.035    15.093    
    SLICE_X61Y14         FDRE (Setup_fdre_C_D)        0.075    15.168    counter_1khz/count_value_reg[3]
  -------------------------------------------------------------------
                         required time                         15.168    
                         arrival time                          -8.482    
  -------------------------------------------------------------------
                         slack                                  6.686    

Slack (MET) :             6.690ns  (required time - arrival time)
  Source:                 counter_1khz/count_value_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_1khz/count_value_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        3.279ns  (logic 1.765ns (53.836%)  route 1.514ns (46.165%))
  Logic Levels:           3  (CARRY4=2 LUT4=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns = ( 14.851 - 10.000 ) 
    Source Clock Delay      (SCD):    5.150ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.629     5.150    counter_1khz/CLK_IBUF_BUFG
    SLICE_X61Y16         FDRE                                         r  counter_1khz/count_value_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y16         FDRE (Prop_fdre_C_Q)         0.419     5.569 r  counter_1khz/count_value_reg[10]/Q
                         net (fo=2, routed)           0.656     6.225    counter_1khz/count_value_reg_n_0_[10]
    SLICE_X60Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.832     7.057 r  counter_1khz/count_value_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.057    counter_1khz/count_value_reg[12]_i_2_n_0
    SLICE_X60Y17         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.276 r  counter_1khz/count_value_reg[16]_i_5/O[0]
                         net (fo=1, routed)           0.857     8.134    counter_1khz/data0[13]
    SLICE_X61Y17         LUT4 (Prop_lut4_I3_O)        0.295     8.429 r  counter_1khz/count_value[13]_i_1/O
                         net (fo=1, routed)           0.000     8.429    counter_1khz/count_value[13]
    SLICE_X61Y17         FDRE                                         r  counter_1khz/count_value_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.510    14.851    counter_1khz/CLK_IBUF_BUFG
    SLICE_X61Y17         FDRE                                         r  counter_1khz/count_value_reg[13]/C
                         clock pessimism              0.274    15.125    
                         clock uncertainty           -0.035    15.090    
    SLICE_X61Y17         FDRE (Setup_fdre_C_D)        0.029    15.119    counter_1khz/count_value_reg[13]
  -------------------------------------------------------------------
                         required time                         15.119    
                         arrival time                          -8.429    
  -------------------------------------------------------------------
                         slack                                  6.690    

Slack (MET) :             6.782ns  (required time - arrival time)
  Source:                 counter_1khz/count_value_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_1khz/count_value_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        3.188ns  (logic 0.842ns (26.413%)  route 2.346ns (73.587%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns = ( 14.851 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.630     5.151    counter_1khz/CLK_IBUF_BUFG
    SLICE_X61Y15         FDRE                                         r  counter_1khz/count_value_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y15         FDRE (Prop_fdre_C_Q)         0.419     5.570 f  counter_1khz/count_value_reg[7]/Q
                         net (fo=2, routed)           0.815     6.385    counter_1khz/count_value_reg_n_0_[7]
    SLICE_X61Y16         LUT6 (Prop_lut6_I3_O)        0.299     6.684 r  counter_1khz/count_value[16]_i_2/O
                         net (fo=17, routed)          1.531     8.215    counter_1khz/count_value[16]_i_2_n_0
    SLICE_X61Y17         LUT4 (Prop_lut4_I0_O)        0.124     8.339 r  counter_1khz/count_value[15]_i_1/O
                         net (fo=1, routed)           0.000     8.339    counter_1khz/count_value[15]
    SLICE_X61Y17         FDRE                                         r  counter_1khz/count_value_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.510    14.851    counter_1khz/CLK_IBUF_BUFG
    SLICE_X61Y17         FDRE                                         r  counter_1khz/count_value_reg[15]/C
                         clock pessimism              0.274    15.125    
                         clock uncertainty           -0.035    15.090    
    SLICE_X61Y17         FDRE (Setup_fdre_C_D)        0.031    15.121    counter_1khz/count_value_reg[15]
  -------------------------------------------------------------------
                         required time                         15.121    
                         arrival time                          -8.339    
  -------------------------------------------------------------------
                         slack                                  6.782    

Slack (MET) :             6.798ns  (required time - arrival time)
  Source:                 counter_1khz/count_value_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_1khz/count_value_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        3.216ns  (logic 0.870ns (27.054%)  route 2.346ns (72.946%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns = ( 14.851 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.630     5.151    counter_1khz/CLK_IBUF_BUFG
    SLICE_X61Y15         FDRE                                         r  counter_1khz/count_value_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y15         FDRE (Prop_fdre_C_Q)         0.419     5.570 f  counter_1khz/count_value_reg[7]/Q
                         net (fo=2, routed)           0.815     6.385    counter_1khz/count_value_reg_n_0_[7]
    SLICE_X61Y16         LUT6 (Prop_lut6_I3_O)        0.299     6.684 r  counter_1khz/count_value[16]_i_2/O
                         net (fo=17, routed)          1.531     8.215    counter_1khz/count_value[16]_i_2_n_0
    SLICE_X61Y17         LUT4 (Prop_lut4_I0_O)        0.152     8.367 r  counter_1khz/count_value[16]_i_1/O
                         net (fo=1, routed)           0.000     8.367    counter_1khz/count_value[16]
    SLICE_X61Y17         FDRE                                         r  counter_1khz/count_value_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.510    14.851    counter_1khz/CLK_IBUF_BUFG
    SLICE_X61Y17         FDRE                                         r  counter_1khz/count_value_reg[16]/C
                         clock pessimism              0.274    15.125    
                         clock uncertainty           -0.035    15.090    
    SLICE_X61Y17         FDRE (Setup_fdre_C_D)        0.075    15.165    counter_1khz/count_value_reg[16]
  -------------------------------------------------------------------
                         required time                         15.165    
                         arrival time                          -8.367    
  -------------------------------------------------------------------
                         slack                                  6.798    

Slack (MET) :             6.840ns  (required time - arrival time)
  Source:                 counter_1khz/count_value_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_1khz/count_value_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        3.154ns  (logic 0.840ns (26.632%)  route 2.314ns (73.368%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.630     5.151    counter_1khz/CLK_IBUF_BUFG
    SLICE_X61Y15         FDRE                                         r  counter_1khz/count_value_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y15         FDRE (Prop_fdre_C_Q)         0.419     5.570 f  counter_1khz/count_value_reg[9]/Q
                         net (fo=2, routed)           1.092     6.663    counter_1khz/count_value_reg_n_0_[9]
    SLICE_X61Y17         LUT5 (Prop_lut5_I2_O)        0.297     6.960 r  counter_1khz/count_value[16]_i_4/O
                         net (fo=17, routed)          1.222     8.181    counter_1khz/count_value[16]_i_4_n_0
    SLICE_X61Y15         LUT4 (Prop_lut4_I2_O)        0.124     8.305 r  counter_1khz/count_value[4]_i_1/O
                         net (fo=1, routed)           0.000     8.305    counter_1khz/count_value[4]
    SLICE_X61Y15         FDRE                                         r  counter_1khz/count_value_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.512    14.853    counter_1khz/CLK_IBUF_BUFG
    SLICE_X61Y15         FDRE                                         r  counter_1khz/count_value_reg[4]/C
                         clock pessimism              0.298    15.151    
                         clock uncertainty           -0.035    15.116    
    SLICE_X61Y15         FDRE (Setup_fdre_C_D)        0.029    15.145    counter_1khz/count_value_reg[4]
  -------------------------------------------------------------------
                         required time                         15.145    
                         arrival time                          -8.305    
  -------------------------------------------------------------------
                         slack                                  6.840    

Slack (MET) :             6.843ns  (required time - arrival time)
  Source:                 counter_1khz/count_value_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_1khz/count_value_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        3.153ns  (logic 0.840ns (26.641%)  route 2.313ns (73.359%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.630     5.151    counter_1khz/CLK_IBUF_BUFG
    SLICE_X61Y15         FDRE                                         r  counter_1khz/count_value_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y15         FDRE (Prop_fdre_C_Q)         0.419     5.570 f  counter_1khz/count_value_reg[9]/Q
                         net (fo=2, routed)           1.092     6.663    counter_1khz/count_value_reg_n_0_[9]
    SLICE_X61Y17         LUT5 (Prop_lut5_I2_O)        0.297     6.960 r  counter_1khz/count_value[16]_i_4/O
                         net (fo=17, routed)          1.221     8.180    counter_1khz/count_value[16]_i_4_n_0
    SLICE_X61Y15         LUT4 (Prop_lut4_I2_O)        0.124     8.304 r  counter_1khz/count_value[5]_i_1/O
                         net (fo=1, routed)           0.000     8.304    counter_1khz/count_value[5]
    SLICE_X61Y15         FDRE                                         r  counter_1khz/count_value_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.512    14.853    counter_1khz/CLK_IBUF_BUFG
    SLICE_X61Y15         FDRE                                         r  counter_1khz/count_value_reg[5]/C
                         clock pessimism              0.298    15.151    
                         clock uncertainty           -0.035    15.116    
    SLICE_X61Y15         FDRE (Setup_fdre_C_D)        0.031    15.147    counter_1khz/count_value_reg[5]
  -------------------------------------------------------------------
                         required time                         15.147    
                         arrival time                          -8.304    
  -------------------------------------------------------------------
                         slack                                  6.843    

Slack (MET) :             6.857ns  (required time - arrival time)
  Source:                 counter_1khz/count_value_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_1khz/count_value_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        3.114ns  (logic 0.842ns (27.042%)  route 2.272ns (72.958%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 14.852 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.630     5.151    counter_1khz/CLK_IBUF_BUFG
    SLICE_X61Y15         FDRE                                         r  counter_1khz/count_value_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y15         FDRE (Prop_fdre_C_Q)         0.419     5.570 f  counter_1khz/count_value_reg[7]/Q
                         net (fo=2, routed)           0.815     6.385    counter_1khz/count_value_reg_n_0_[7]
    SLICE_X61Y16         LUT6 (Prop_lut6_I3_O)        0.299     6.684 r  counter_1khz/count_value[16]_i_2/O
                         net (fo=17, routed)          1.457     8.141    counter_1khz/count_value[16]_i_2_n_0
    SLICE_X61Y16         LUT4 (Prop_lut4_I0_O)        0.124     8.265 r  counter_1khz/count_value[11]_i_1/O
                         net (fo=1, routed)           0.000     8.265    counter_1khz/count_value[11]
    SLICE_X61Y16         FDRE                                         r  counter_1khz/count_value_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.511    14.852    counter_1khz/CLK_IBUF_BUFG
    SLICE_X61Y16         FDRE                                         r  counter_1khz/count_value_reg[11]/C
                         clock pessimism              0.274    15.126    
                         clock uncertainty           -0.035    15.091    
    SLICE_X61Y16         FDRE (Setup_fdre_C_D)        0.031    15.122    counter_1khz/count_value_reg[11]
  -------------------------------------------------------------------
                         required time                         15.122    
                         arrival time                          -8.265    
  -------------------------------------------------------------------
                         slack                                  6.857    

Slack (MET) :             6.858ns  (required time - arrival time)
  Source:                 counter_1khz/count_value_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_1khz/count_value_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        3.182ns  (logic 0.868ns (27.278%)  route 2.314ns (72.722%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.630     5.151    counter_1khz/CLK_IBUF_BUFG
    SLICE_X61Y15         FDRE                                         r  counter_1khz/count_value_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y15         FDRE (Prop_fdre_C_Q)         0.419     5.570 f  counter_1khz/count_value_reg[9]/Q
                         net (fo=2, routed)           1.092     6.663    counter_1khz/count_value_reg_n_0_[9]
    SLICE_X61Y17         LUT5 (Prop_lut5_I2_O)        0.297     6.960 r  counter_1khz/count_value[16]_i_4/O
                         net (fo=17, routed)          1.222     8.181    counter_1khz/count_value[16]_i_4_n_0
    SLICE_X61Y15         LUT4 (Prop_lut4_I2_O)        0.152     8.333 r  counter_1khz/count_value[7]_i_1/O
                         net (fo=1, routed)           0.000     8.333    counter_1khz/count_value[7]
    SLICE_X61Y15         FDRE                                         r  counter_1khz/count_value_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.512    14.853    counter_1khz/CLK_IBUF_BUFG
    SLICE_X61Y15         FDRE                                         r  counter_1khz/count_value_reg[7]/C
                         clock pessimism              0.298    15.151    
                         clock uncertainty           -0.035    15.116    
    SLICE_X61Y15         FDRE (Setup_fdre_C_D)        0.075    15.191    counter_1khz/count_value_reg[7]
  -------------------------------------------------------------------
                         required time                         15.191    
                         arrival time                          -8.333    
  -------------------------------------------------------------------
                         slack                                  6.858    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 counter2/count_value_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter2/Trigger_out_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.186ns (52.629%)  route 0.167ns (47.371%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.590     1.473    counter2/CLK_IBUF_BUFG
    SLICE_X63Y16         FDRE                                         r  counter2/count_value_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y16         FDRE (Prop_fdre_C_Q)         0.141     1.614 f  counter2/count_value_reg[1]/Q
                         net (fo=5, routed)           0.167     1.782    counter2/Q[1]
    SLICE_X64Y16         LUT6 (Prop_lut6_I4_O)        0.045     1.827 r  counter2/Trigger_out_i_1__3/O
                         net (fo=1, routed)           0.000     1.827    counter2/Trigger_out_i_1__3_n_0
    SLICE_X64Y16         FDRE                                         r  counter2/Trigger_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.859     1.986    counter2/CLK_IBUF_BUFG
    SLICE_X64Y16         FDRE                                         r  counter2/Trigger_out_reg/C
                         clock pessimism             -0.499     1.487    
    SLICE_X64Y16         FDRE (Hold_fdre_C_D)         0.121     1.608    counter2/Trigger_out_reg
  -------------------------------------------------------------------
                         required time                         -1.608    
                         arrival time                           1.827    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 counter_100hz/count_value_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_100hz/Trigger_out_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.209ns (62.132%)  route 0.127ns (37.868%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.590     1.473    counter_100hz/CLK_IBUF_BUFG
    SLICE_X60Y13         FDRE                                         r  counter_100hz/count_value_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y13         FDRE (Prop_fdre_C_Q)         0.164     1.637 r  counter_100hz/count_value_reg[0]/Q
                         net (fo=5, routed)           0.127     1.765    counter_100hz/count_value_reg_n_0_[0]
    SLICE_X61Y13         LUT5 (Prop_lut5_I1_O)        0.045     1.810 r  counter_100hz/Trigger_out_i_1__0/O
                         net (fo=1, routed)           0.000     1.810    counter_100hz/Trigger_out_i_1__0_n_0
    SLICE_X61Y13         FDRE                                         r  counter_100hz/Trigger_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.859     1.986    counter_100hz/CLK_IBUF_BUFG
    SLICE_X61Y13         FDRE                                         r  counter_100hz/Trigger_out_reg/C
                         clock pessimism             -0.500     1.486    
    SLICE_X61Y13         FDRE (Hold_fdre_C_D)         0.091     1.577    counter_100hz/Trigger_out_reg
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.810    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 counter1/count_value_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter1/Trigger_out_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.246ns (64.023%)  route 0.138ns (35.977%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.589     1.472    counter1/CLK_IBUF_BUFG
    SLICE_X64Y17         FDRE                                         r  counter1/count_value_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y17         FDRE (Prop_fdre_C_Q)         0.148     1.620 f  counter1/count_value_reg[2]/Q
                         net (fo=5, routed)           0.138     1.758    counter1/Q[2]
    SLICE_X64Y16         LUT6 (Prop_lut6_I0_O)        0.098     1.856 r  counter1/Trigger_out_i_1__2/O
                         net (fo=1, routed)           0.000     1.856    counter1/Trigger_out_i_1__2_n_0
    SLICE_X64Y16         FDRE                                         r  counter1/Trigger_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.859     1.986    counter1/CLK_IBUF_BUFG
    SLICE_X64Y16         FDRE                                         r  counter1/Trigger_out_reg/C
                         clock pessimism             -0.499     1.487    
    SLICE_X64Y16         FDRE (Hold_fdre_C_D)         0.120     1.607    counter1/Trigger_out_reg
  -------------------------------------------------------------------
                         required time                         -1.607    
                         arrival time                           1.856    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 counter2/count_value_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter2/count_value_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.183ns (50.505%)  route 0.179ns (49.495%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.590     1.473    counter2/CLK_IBUF_BUFG
    SLICE_X63Y16         FDRE                                         r  counter2/count_value_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y16         FDRE (Prop_fdre_C_Q)         0.141     1.614 r  counter2/count_value_reg[0]/Q
                         net (fo=6, routed)           0.179     1.793    counter2/Q[0]
    SLICE_X63Y16         LUT3 (Prop_lut3_I2_O)        0.042     1.835 r  counter2/count_value[2]_i_1__2/O
                         net (fo=1, routed)           0.000     1.835    counter2/count_value[2]_i_1__2_n_0
    SLICE_X63Y16         FDRE                                         r  counter2/count_value_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.859     1.986    counter2/CLK_IBUF_BUFG
    SLICE_X63Y16         FDRE                                         r  counter2/count_value_reg[2]/C
                         clock pessimism             -0.513     1.473    
    SLICE_X63Y16         FDRE (Hold_fdre_C_D)         0.107     1.580    counter2/count_value_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.835    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 counter3/count_value_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter3/count_value_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.183ns (50.505%)  route 0.179ns (49.495%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.590     1.473    counter3/CLK_IBUF_BUFG
    SLICE_X65Y16         FDRE                                         r  counter3/count_value_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y16         FDRE (Prop_fdre_C_Q)         0.141     1.614 r  counter3/count_value_reg[0]/Q
                         net (fo=5, routed)           0.179     1.793    counter3/Q[0]
    SLICE_X65Y16         LUT3 (Prop_lut3_I2_O)        0.042     1.835 r  counter3/count_value[2]_i_1__3/O
                         net (fo=1, routed)           0.000     1.835    counter3/count_value[2]_i_1__3_n_0
    SLICE_X65Y16         FDRE                                         r  counter3/count_value_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.859     1.986    counter3/CLK_IBUF_BUFG
    SLICE_X65Y16         FDRE                                         r  counter3/count_value_reg[2]/C
                         clock pessimism             -0.513     1.473    
    SLICE_X65Y16         FDRE (Hold_fdre_C_D)         0.107     1.580    counter3/count_value_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.835    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.258ns  (arrival time - required time)
  Source:                 counter2/count_value_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter2/count_value_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.184ns (50.364%)  route 0.181ns (49.636%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.590     1.473    counter2/CLK_IBUF_BUFG
    SLICE_X63Y16         FDRE                                         r  counter2/count_value_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y16         FDRE (Prop_fdre_C_Q)         0.141     1.614 r  counter2/count_value_reg[0]/Q
                         net (fo=6, routed)           0.181     1.795    counter2/Q[0]
    SLICE_X63Y16         LUT4 (Prop_lut4_I2_O)        0.043     1.838 r  counter2/count_value[3]_i_2__1/O
                         net (fo=1, routed)           0.000     1.838    counter2/count_value[3]_i_2__1_n_0
    SLICE_X63Y16         FDRE                                         r  counter2/count_value_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.859     1.986    counter2/CLK_IBUF_BUFG
    SLICE_X63Y16         FDRE                                         r  counter2/count_value_reg[3]/C
                         clock pessimism             -0.513     1.473    
    SLICE_X63Y16         FDRE (Hold_fdre_C_D)         0.107     1.580    counter2/count_value_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.838    
  -------------------------------------------------------------------
                         slack                                  0.258    

Slack (MET) :             0.258ns  (arrival time - required time)
  Source:                 counter3/count_value_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter3/count_value_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.184ns (50.364%)  route 0.181ns (49.636%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.590     1.473    counter3/CLK_IBUF_BUFG
    SLICE_X65Y16         FDRE                                         r  counter3/count_value_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y16         FDRE (Prop_fdre_C_Q)         0.141     1.614 r  counter3/count_value_reg[0]/Q
                         net (fo=5, routed)           0.181     1.795    counter3/Q[0]
    SLICE_X65Y16         LUT4 (Prop_lut4_I2_O)        0.043     1.838 r  counter3/count_value[3]_i_2__2/O
                         net (fo=1, routed)           0.000     1.838    counter3/count_value[3]_i_2__2_n_0
    SLICE_X65Y16         FDRE                                         r  counter3/count_value_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.859     1.986    counter3/CLK_IBUF_BUFG
    SLICE_X65Y16         FDRE                                         r  counter3/count_value_reg[3]/C
                         clock pessimism             -0.513     1.473    
    SLICE_X65Y16         FDRE (Hold_fdre_C_D)         0.107     1.580    counter3/count_value_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.838    
  -------------------------------------------------------------------
                         slack                                  0.258    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 counter0/count_value_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter0/Trigger_out_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.227ns (61.806%)  route 0.140ns (38.194%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.590     1.473    counter0/CLK_IBUF_BUFG
    SLICE_X62Y16         FDRE                                         r  counter0/count_value_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y16         FDRE (Prop_fdre_C_Q)         0.128     1.601 f  counter0/count_value_reg[2]/Q
                         net (fo=5, routed)           0.140     1.741    counter0/Q[2]
    SLICE_X63Y15         LUT6 (Prop_lut6_I0_O)        0.099     1.840 r  counter0/Trigger_out_i_1__1/O
                         net (fo=1, routed)           0.000     1.840    counter0/Trigger_out_i_1__1_n_0
    SLICE_X63Y15         FDRE                                         r  counter0/Trigger_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.860     1.987    counter0/CLK_IBUF_BUFG
    SLICE_X63Y15         FDRE                                         r  counter0/Trigger_out_reg/C
                         clock pessimism             -0.499     1.488    
    SLICE_X63Y15         FDRE (Hold_fdre_C_D)         0.091     1.579    counter0/Trigger_out_reg
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.840    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 counter0/count_value_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter0/count_value_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.184ns (49.875%)  route 0.185ns (50.125%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.590     1.473    counter0/CLK_IBUF_BUFG
    SLICE_X62Y16         FDRE                                         r  counter0/count_value_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y16         FDRE (Prop_fdre_C_Q)         0.141     1.614 r  counter0/count_value_reg[0]/Q
                         net (fo=6, routed)           0.185     1.799    counter0/Q[0]
    SLICE_X62Y16         LUT4 (Prop_lut4_I2_O)        0.043     1.842 r  counter0/count_value[3]_i_2/O
                         net (fo=1, routed)           0.000     1.842    counter0/count_value[3]_i_2_n_0
    SLICE_X62Y16         FDRE                                         r  counter0/count_value_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.859     1.986    counter0/CLK_IBUF_BUFG
    SLICE_X62Y16         FDRE                                         r  counter0/count_value_reg[3]/C
                         clock pessimism             -0.513     1.473    
    SLICE_X62Y16         FDRE (Hold_fdre_C_D)         0.107     1.580    counter0/count_value_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.842    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 counter1/count_value_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter1/count_value_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.207ns (52.626%)  route 0.186ns (47.374%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.589     1.472    counter1/CLK_IBUF_BUFG
    SLICE_X64Y17         FDRE                                         r  counter1/count_value_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y17         FDRE (Prop_fdre_C_Q)         0.164     1.636 r  counter1/count_value_reg[0]/Q
                         net (fo=6, routed)           0.186     1.822    counter1/Q[0]
    SLICE_X64Y17         LUT3 (Prop_lut3_I2_O)        0.043     1.865 r  counter1/count_value[2]_i_1__1/O
                         net (fo=1, routed)           0.000     1.865    counter1/count_value[2]_i_1__1_n_0
    SLICE_X64Y17         FDRE                                         r  counter1/count_value_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.858     1.985    counter1/CLK_IBUF_BUFG
    SLICE_X64Y17         FDRE                                         r  counter1/count_value_reg[2]/C
                         clock pessimism             -0.513     1.472    
    SLICE_X64Y17         FDRE (Hold_fdre_C_D)         0.131     1.603    counter1/count_value_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.603    
                         arrival time                           1.865    
  -------------------------------------------------------------------
                         slack                                  0.262    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  CLK_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X63Y15   counter0/Trigger_out_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y16   counter0/count_value_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y16   counter0/count_value_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y16   counter0/count_value_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y16   counter0/count_value_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y16   counter1/Trigger_out_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y17   counter1/count_value_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y17   counter1/count_value_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y17   counter1/count_value_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y15   counter0/Trigger_out_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y16   counter0/count_value_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y16   counter0/count_value_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y16   counter0/count_value_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y16   counter0/count_value_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y16   counter1/Trigger_out_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y16   counter2/Trigger_out_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y16   counter2/count_value_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y16   counter2/count_value_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y16   counter2/count_value_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y15   counter0/Trigger_out_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y16   counter0/count_value_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y16   counter0/count_value_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y16   counter0/count_value_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y16   counter0/count_value_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y16   counter1/Trigger_out_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y17   counter1/count_value_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y17   counter1/count_value_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y17   counter1/count_value_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y17   counter1/count_value_reg[3]/C



