Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Tue Apr 15 12:28:18 2025
| Host         : PC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file alchitry_top_timing_summary_routed.rpt -pb alchitry_top_timing_summary_routed.pb -rpx alchitry_top_timing_summary_routed.rpx -warn_on_violation
| Design       : alchitry_top
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                                 Violations  
---------  --------  ------------------------------------------  ----------  
SYNTH-6    Warning   Timing of a RAM block might be sub-optimal  3           
TIMING-18  Warning   Missing input or output delay               74          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (8)
6. checking no_output_delay (62)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (8)
------------------------------
 There are 8 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (62)
--------------------------------
 There are 62 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.212       -0.984                     14                 1123        0.122        0.000                      0                 1123        4.500        0.000                       0                   444  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_0              -0.212       -0.984                     14                 1123        0.122        0.000                      0                 1123        4.500        0.000                       0                   444  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        clk_0                       
(none)                      clk_0         


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_0
  To Clock:  clk_0

Setup :           14  Failing Endpoints,  Worst Slack       -0.212ns,  Total Violation       -0.984ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.122ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.212ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[4]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            L_reg/D_registers_q_reg[1][8]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        10.070ns  (logic 2.378ns (23.614%)  route 7.692ns (76.386%))
  Logic Levels:           10  (CARRY4=2 LUT3=1 LUT4=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.837ns = ( 14.837 - 10.000 ) 
    Source Clock Delay      (SCD):    5.135ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=443, routed)         1.551     5.135    sm/clk_IBUF_BUFG
    SLICE_X45Y87         FDRE                                         r  sm/D_states_q_reg[4]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y87         FDRE (Prop_fdre_C_Q)         0.456     5.591 f  sm/D_states_q_reg[4]_rep__0/Q
                         net (fo=109, routed)         1.307     6.898    sm/D_states_q_reg[4]_rep__0_n_0
    SLICE_X43Y91         LUT5 (Prop_lut5_I2_O)        0.124     7.022 f  sm/ram_reg_i_215/O
                         net (fo=2, routed)           0.650     7.672    sm/ram_reg_i_215_n_0
    SLICE_X44Y88         LUT6 (Prop_lut6_I5_O)        0.124     7.796 r  sm/ram_reg_i_192/O
                         net (fo=1, routed)           0.674     8.470    sm/ram_reg_i_192_n_0
    SLICE_X44Y88         LUT6 (Prop_lut6_I0_O)        0.124     8.594 r  sm/ram_reg_i_162/O
                         net (fo=52, routed)          1.071     9.665    L_reg/M_sm_ra1[0]
    SLICE_X44Y85         LUT3 (Prop_lut3_I1_O)        0.124     9.789 r  L_reg/ram_reg_i_102/O
                         net (fo=1, routed)           0.739    10.528    L_reg/ram_reg_i_102_n_0
    SLICE_X46Y87         LUT6 (Prop_lut6_I5_O)        0.124    10.652 r  L_reg/ram_reg_i_35/O
                         net (fo=11, routed)          1.020    11.672    L_reg/ram_reg_i_29_0[0]
    SLICE_X47Y88         LUT4 (Prop_lut4_I0_O)        0.124    11.796 r  L_reg/out_sig0_carry__0_i_12/O
                         net (fo=2, routed)           0.000    11.796    alum/ram_reg_i_36_0[0]
    SLICE_X47Y88         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.328 r  alum/out_sig0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.328    alum/out_sig0_carry__0_n_0
    SLICE_X47Y89         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    12.551 r  alum/out_sig0_carry__1/O[0]
                         net (fo=1, routed)           0.542    13.093    L_reg/data0[3]
    SLICE_X50Y89         LUT6 (Prop_lut6_I5_O)        0.299    13.392 f  L_reg/ram_reg_i_28/O
                         net (fo=3, routed)           0.870    14.262    sm/D_registers_q_reg[7][8]
    SLICE_X42Y91         LUT5 (Prop_lut5_I3_O)        0.124    14.386 r  sm/D_registers_q[7][8]_i_1/O
                         net (fo=8, routed)           0.819    15.205    L_reg/D[8]
    SLICE_X39Y90         FDRE                                         r  L_reg/D_registers_q_reg[1][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=443, routed)         1.433    14.837    L_reg/clk_IBUF_BUFG
    SLICE_X39Y90         FDRE                                         r  L_reg/D_registers_q_reg[1][8]/C
                         clock pessimism              0.258    15.095    
                         clock uncertainty           -0.035    15.060    
    SLICE_X39Y90         FDRE (Setup_fdre_C_D)       -0.067    14.993    L_reg/D_registers_q_reg[1][8]
  -------------------------------------------------------------------
                         required time                         14.993    
                         arrival time                         -15.205    
  -------------------------------------------------------------------
                         slack                                 -0.212    

Slack (VIOLATED) :        -0.189ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[4]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            brams/bram2/ram_reg/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.598ns  (logic 2.359ns (24.578%)  route 7.239ns (75.422%))
  Logic Levels:           10  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=5)
  Clock Path Skew:        0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.888ns = ( 14.888 - 10.000 ) 
    Source Clock Delay      (SCD):    5.135ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=443, routed)         1.551     5.135    sm/clk_IBUF_BUFG
    SLICE_X45Y87         FDRE                                         r  sm/D_states_q_reg[4]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y87         FDRE (Prop_fdre_C_Q)         0.456     5.591 f  sm/D_states_q_reg[4]_rep__0/Q
                         net (fo=109, routed)         1.307     6.898    sm/D_states_q_reg[4]_rep__0_n_0
    SLICE_X43Y91         LUT5 (Prop_lut5_I2_O)        0.124     7.022 f  sm/ram_reg_i_215/O
                         net (fo=2, routed)           0.650     7.672    sm/ram_reg_i_215_n_0
    SLICE_X44Y88         LUT6 (Prop_lut6_I5_O)        0.124     7.796 r  sm/ram_reg_i_192/O
                         net (fo=1, routed)           0.674     8.470    sm/ram_reg_i_192_n_0
    SLICE_X44Y88         LUT6 (Prop_lut6_I0_O)        0.124     8.594 r  sm/ram_reg_i_162/O
                         net (fo=52, routed)          0.871     9.465    L_reg/M_sm_ra1[0]
    SLICE_X44Y92         LUT3 (Prop_lut3_I1_O)        0.124     9.589 r  L_reg/ram_reg_i_110/O
                         net (fo=1, routed)           0.829    10.418    L_reg/ram_reg_i_110_n_0
    SLICE_X42Y88         LUT6 (Prop_lut6_I3_O)        0.124    10.542 r  L_reg/ram_reg_i_39/O
                         net (fo=15, routed)          1.071    11.614    L_reg/DI[2]
    SLICE_X47Y87         LUT4 (Prop_lut4_I0_O)        0.124    11.738 r  L_reg/out_sig0_carry_i_10/O
                         net (fo=2, routed)           0.000    11.738    alum/S[2]
    SLICE_X47Y87         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    12.136 r  alum/out_sig0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.136    alum/out_sig0_carry_n_0
    SLICE_X47Y88         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.470 r  alum/out_sig0_carry__0/O[1]
                         net (fo=1, routed)           0.785    13.254    L_reg/data0[2]
    SLICE_X49Y91         LUT6 (Prop_lut6_I5_O)        0.303    13.557 f  L_reg/ram_reg_i_34/O
                         net (fo=3, routed)           0.477    14.034    L_reg/D_states_q_reg[2]_4
    SLICE_X48Y91         LUT6 (Prop_lut6_I5_O)        0.124    14.158 r  L_reg/ram_reg_i_8/O
                         net (fo=1, routed)           0.575    14.733    brams/bram2/ram_reg_0[5]
    RAMB18_X1Y37         RAMB18E1                                     r  brams/bram2/ram_reg/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=443, routed)         1.483    14.888    brams/bram2/clk_IBUF_BUFG
    RAMB18_X1Y37         RAMB18E1                                     r  brams/bram2/ram_reg/CLKARDCLK
                         clock pessimism              0.258    15.145    
                         clock uncertainty           -0.035    15.110    
    RAMB18_X1Y37         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.566    14.544    brams/bram2/ram_reg
  -------------------------------------------------------------------
                         required time                         14.544    
                         arrival time                         -14.733    
  -------------------------------------------------------------------
                         slack                                 -0.189    

Slack (VIOLATED) :        -0.136ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[4]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            brams/bram2/ram_reg/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.545ns  (logic 2.602ns (27.259%)  route 6.943ns (72.741%))
  Logic Levels:           10  (CARRY4=2 LUT3=2 LUT5=1 LUT6=5)
  Clock Path Skew:        0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.888ns = ( 14.888 - 10.000 ) 
    Source Clock Delay      (SCD):    5.135ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=443, routed)         1.551     5.135    sm/clk_IBUF_BUFG
    SLICE_X45Y87         FDRE                                         r  sm/D_states_q_reg[4]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y87         FDRE (Prop_fdre_C_Q)         0.456     5.591 f  sm/D_states_q_reg[4]_rep__0/Q
                         net (fo=109, routed)         1.307     6.898    sm/D_states_q_reg[4]_rep__0_n_0
    SLICE_X43Y91         LUT5 (Prop_lut5_I2_O)        0.124     7.022 f  sm/ram_reg_i_215/O
                         net (fo=2, routed)           0.650     7.672    sm/ram_reg_i_215_n_0
    SLICE_X44Y88         LUT6 (Prop_lut6_I5_O)        0.124     7.796 r  sm/ram_reg_i_192/O
                         net (fo=1, routed)           0.674     8.470    sm/ram_reg_i_192_n_0
    SLICE_X44Y88         LUT6 (Prop_lut6_I0_O)        0.124     8.594 r  sm/ram_reg_i_162/O
                         net (fo=52, routed)          0.855     9.449    L_reg/M_sm_ra1[0]
    SLICE_X47Y92         LUT3 (Prop_lut3_I1_O)        0.124     9.573 r  L_reg/ram_reg_i_74/O
                         net (fo=1, routed)           0.939    10.513    L_reg/ram_reg_i_74_n_0
    SLICE_X45Y90         LUT6 (Prop_lut6_I5_O)        0.124    10.637 r  L_reg/ram_reg_i_21/O
                         net (fo=11, routed)          0.705    11.342    L_reg/ram_reg_i_21_1[3]
    SLICE_X47Y89         LUT3 (Prop_lut3_I0_O)        0.153    11.495 r  L_reg/out_sig0_carry__1_i_9/O
                         net (fo=2, routed)           0.505    12.000    alum/ram_reg_i_28_0[3]
    SLICE_X47Y89         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.728    12.728 r  alum/out_sig0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.728    alum/out_sig0_carry__1_n_0
    SLICE_X47Y90         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.950 r  alum/out_sig0_carry__2/O[0]
                         net (fo=1, routed)           0.553    13.503    sm/O[0]
    SLICE_X48Y92         LUT6 (Prop_lut6_I5_O)        0.299    13.802 f  sm/ram_reg_i_18/O
                         net (fo=3, routed)           0.181    13.983    sm/ram_reg_i_18_n_0
    SLICE_X48Y92         LUT6 (Prop_lut6_I5_O)        0.124    14.107 r  sm/ram_reg_i_1__0/O
                         net (fo=1, routed)           0.574    14.680    brams/bram2/ram_reg_0[12]
    RAMB18_X1Y37         RAMB18E1                                     r  brams/bram2/ram_reg/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=443, routed)         1.483    14.888    brams/bram2/clk_IBUF_BUFG
    RAMB18_X1Y37         RAMB18E1                                     r  brams/bram2/ram_reg/CLKARDCLK
                         clock pessimism              0.258    15.145    
                         clock uncertainty           -0.035    15.110    
    RAMB18_X1Y37         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[13])
                                                     -0.566    14.544    brams/bram2/ram_reg
  -------------------------------------------------------------------
                         required time                         14.544    
                         arrival time                         -14.680    
  -------------------------------------------------------------------
                         slack                                 -0.136    

Slack (VIOLATED) :        -0.117ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[4]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            L_reg/D_registers_q_reg[5][8]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.977ns  (logic 2.378ns (23.835%)  route 7.599ns (76.165%))
  Logic Levels:           10  (CARRY4=2 LUT3=1 LUT4=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.839ns = ( 14.839 - 10.000 ) 
    Source Clock Delay      (SCD):    5.135ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=443, routed)         1.551     5.135    sm/clk_IBUF_BUFG
    SLICE_X45Y87         FDRE                                         r  sm/D_states_q_reg[4]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y87         FDRE (Prop_fdre_C_Q)         0.456     5.591 f  sm/D_states_q_reg[4]_rep__0/Q
                         net (fo=109, routed)         1.307     6.898    sm/D_states_q_reg[4]_rep__0_n_0
    SLICE_X43Y91         LUT5 (Prop_lut5_I2_O)        0.124     7.022 f  sm/ram_reg_i_215/O
                         net (fo=2, routed)           0.650     7.672    sm/ram_reg_i_215_n_0
    SLICE_X44Y88         LUT6 (Prop_lut6_I5_O)        0.124     7.796 r  sm/ram_reg_i_192/O
                         net (fo=1, routed)           0.674     8.470    sm/ram_reg_i_192_n_0
    SLICE_X44Y88         LUT6 (Prop_lut6_I0_O)        0.124     8.594 r  sm/ram_reg_i_162/O
                         net (fo=52, routed)          1.071     9.665    L_reg/M_sm_ra1[0]
    SLICE_X44Y85         LUT3 (Prop_lut3_I1_O)        0.124     9.789 r  L_reg/ram_reg_i_102/O
                         net (fo=1, routed)           0.739    10.528    L_reg/ram_reg_i_102_n_0
    SLICE_X46Y87         LUT6 (Prop_lut6_I5_O)        0.124    10.652 r  L_reg/ram_reg_i_35/O
                         net (fo=11, routed)          1.020    11.672    L_reg/ram_reg_i_29_0[0]
    SLICE_X47Y88         LUT4 (Prop_lut4_I0_O)        0.124    11.796 r  L_reg/out_sig0_carry__0_i_12/O
                         net (fo=2, routed)           0.000    11.796    alum/ram_reg_i_36_0[0]
    SLICE_X47Y88         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.328 r  alum/out_sig0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.328    alum/out_sig0_carry__0_n_0
    SLICE_X47Y89         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    12.551 r  alum/out_sig0_carry__1/O[0]
                         net (fo=1, routed)           0.542    13.093    L_reg/data0[3]
    SLICE_X50Y89         LUT6 (Prop_lut6_I5_O)        0.299    13.392 f  L_reg/ram_reg_i_28/O
                         net (fo=3, routed)           0.870    14.262    sm/D_registers_q_reg[7][8]
    SLICE_X42Y91         LUT5 (Prop_lut5_I3_O)        0.124    14.386 r  sm/D_registers_q[7][8]_i_1/O
                         net (fo=8, routed)           0.726    15.112    L_reg/D[8]
    SLICE_X41Y90         FDRE                                         r  L_reg/D_registers_q_reg[5][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=443, routed)         1.435    14.839    L_reg/clk_IBUF_BUFG
    SLICE_X41Y90         FDRE                                         r  L_reg/D_registers_q_reg[5][8]/C
                         clock pessimism              0.258    15.097    
                         clock uncertainty           -0.035    15.062    
    SLICE_X41Y90         FDRE (Setup_fdre_C_D)       -0.067    14.995    L_reg/D_registers_q_reg[5][8]
  -------------------------------------------------------------------
                         required time                         14.995    
                         arrival time                         -15.112    
  -------------------------------------------------------------------
                         slack                                 -0.117    

Slack (VIOLATED) :        -0.094ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[4]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            brams/bram2/ram_reg/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.503ns  (logic 2.344ns (24.665%)  route 7.159ns (75.335%))
  Logic Levels:           10  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=5)
  Clock Path Skew:        0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.888ns = ( 14.888 - 10.000 ) 
    Source Clock Delay      (SCD):    5.135ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=443, routed)         1.551     5.135    sm/clk_IBUF_BUFG
    SLICE_X45Y87         FDRE                                         r  sm/D_states_q_reg[4]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y87         FDRE (Prop_fdre_C_Q)         0.456     5.591 f  sm/D_states_q_reg[4]_rep__0/Q
                         net (fo=109, routed)         1.307     6.898    sm/D_states_q_reg[4]_rep__0_n_0
    SLICE_X43Y91         LUT5 (Prop_lut5_I2_O)        0.124     7.022 f  sm/ram_reg_i_215/O
                         net (fo=2, routed)           0.650     7.672    sm/ram_reg_i_215_n_0
    SLICE_X44Y88         LUT6 (Prop_lut6_I5_O)        0.124     7.796 r  sm/ram_reg_i_192/O
                         net (fo=1, routed)           0.674     8.470    sm/ram_reg_i_192_n_0
    SLICE_X44Y88         LUT6 (Prop_lut6_I0_O)        0.124     8.594 r  sm/ram_reg_i_162/O
                         net (fo=52, routed)          0.916     9.511    L_reg/M_sm_ra1[0]
    SLICE_X45Y84         LUT3 (Prop_lut3_I1_O)        0.124     9.635 r  L_reg/ram_reg_i_106/O
                         net (fo=1, routed)           0.744    10.379    L_reg/ram_reg_i_106_n_0
    SLICE_X47Y86         LUT6 (Prop_lut6_I5_O)        0.124    10.503 r  L_reg/ram_reg_i_37/O
                         net (fo=14, routed)          1.061    11.563    L_reg/DI[3]
    SLICE_X48Y87         LUT4 (Prop_lut4_I0_O)        0.124    11.687 r  L_reg/i__carry_i_5__1/O
                         net (fo=1, routed)           0.000    11.687    alum/ram_reg_i_121_0[3]
    SLICE_X48Y87         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.088 r  alum/out_sig0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    12.088    alum/out_sig0_inferred__0/i__carry_n_0
    SLICE_X48Y88         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.401 r  alum/out_sig0_inferred__0/i__carry__0/O[3]
                         net (fo=1, routed)           0.628    13.029    sm/D_registers_q_reg[7][7][3]
    SLICE_X49Y88         LUT6 (Prop_lut6_I3_O)        0.306    13.335 f  sm/ram_reg_i_30/O
                         net (fo=3, routed)           0.602    13.938    sm/ram_reg_i_30_n_0
    SLICE_X49Y91         LUT6 (Prop_lut6_I5_O)        0.124    14.062 r  sm/ram_reg_i_6/O
                         net (fo=1, routed)           0.577    14.638    brams/bram2/ram_reg_0[7]
    RAMB18_X1Y37         RAMB18E1                                     r  brams/bram2/ram_reg/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=443, routed)         1.483    14.888    brams/bram2/clk_IBUF_BUFG
    RAMB18_X1Y37         RAMB18E1                                     r  brams/bram2/ram_reg/CLKARDCLK
                         clock pessimism              0.258    15.145    
                         clock uncertainty           -0.035    15.110    
    RAMB18_X1Y37         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.566    14.544    brams/bram2/ram_reg
  -------------------------------------------------------------------
                         required time                         14.544    
                         arrival time                         -14.638    
  -------------------------------------------------------------------
                         slack                                 -0.094    

Slack (VIOLATED) :        -0.058ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[4]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            brams/bram2/ram_reg/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.467ns  (logic 2.624ns (27.717%)  route 6.843ns (72.283%))
  Logic Levels:           9  (CARRY4=1 LUT3=2 LUT5=1 LUT6=5)
  Clock Path Skew:        0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.888ns = ( 14.888 - 10.000 ) 
    Source Clock Delay      (SCD):    5.135ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=443, routed)         1.551     5.135    sm/clk_IBUF_BUFG
    SLICE_X45Y87         FDRE                                         r  sm/D_states_q_reg[4]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y87         FDRE (Prop_fdre_C_Q)         0.456     5.591 f  sm/D_states_q_reg[4]_rep__0/Q
                         net (fo=109, routed)         1.307     6.898    sm/D_states_q_reg[4]_rep__0_n_0
    SLICE_X43Y91         LUT5 (Prop_lut5_I2_O)        0.124     7.022 f  sm/ram_reg_i_215/O
                         net (fo=2, routed)           0.650     7.672    sm/ram_reg_i_215_n_0
    SLICE_X44Y88         LUT6 (Prop_lut6_I5_O)        0.124     7.796 r  sm/ram_reg_i_192/O
                         net (fo=1, routed)           0.674     8.470    sm/ram_reg_i_192_n_0
    SLICE_X44Y88         LUT6 (Prop_lut6_I0_O)        0.124     8.594 r  sm/ram_reg_i_162/O
                         net (fo=52, routed)          0.911     9.505    L_reg/M_sm_ra1[0]
    SLICE_X46Y92         LUT3 (Prop_lut3_I1_O)        0.124     9.629 r  L_reg/ram_reg_i_82/O
                         net (fo=1, routed)           0.811    10.441    L_reg/ram_reg_i_82_n_0
    SLICE_X46Y90         LUT6 (Prop_lut6_I5_O)        0.124    10.565 r  L_reg/ram_reg_i_25/O
                         net (fo=11, routed)          0.863    11.428    L_reg/ram_reg_i_21_1[1]
    SLICE_X47Y89         LUT3 (Prop_lut3_I0_O)        0.152    11.580 r  L_reg/out_sig0_carry__1_i_11/O
                         net (fo=2, routed)           0.170    11.750    alum/ram_reg_i_28_0[1]
    SLICE_X47Y89         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.966    12.716 r  alum/out_sig0_carry__1/O[3]
                         net (fo=1, routed)           0.534    13.250    L_reg/data0[6]
    SLICE_X49Y90         LUT6 (Prop_lut6_I5_O)        0.306    13.556 f  L_reg/ram_reg_i_22/O
                         net (fo=3, routed)           0.319    13.875    L_reg/D_states_q_reg[2]_0
    SLICE_X51Y90         LUT6 (Prop_lut6_I5_O)        0.124    13.999 r  L_reg/ram_reg_i_2/O
                         net (fo=1, routed)           0.603    14.602    brams/bram2/ram_reg_0[11]
    RAMB18_X1Y37         RAMB18E1                                     r  brams/bram2/ram_reg/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=443, routed)         1.483    14.888    brams/bram2/clk_IBUF_BUFG
    RAMB18_X1Y37         RAMB18E1                                     r  brams/bram2/ram_reg/CLKARDCLK
                         clock pessimism              0.258    15.145    
                         clock uncertainty           -0.035    15.110    
    RAMB18_X1Y37         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.566    14.544    brams/bram2/ram_reg
  -------------------------------------------------------------------
                         required time                         14.544    
                         arrival time                         -14.602    
  -------------------------------------------------------------------
                         slack                                 -0.058    

Slack (VIOLATED) :        -0.044ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[4]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sm/D_states_q_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.919ns  (logic 1.572ns (15.848%)  route 8.347ns (84.152%))
  Logic Levels:           9  (LUT3=1 LUT4=1 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.840ns = ( 14.840 - 10.000 ) 
    Source Clock Delay      (SCD):    5.135ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=443, routed)         1.551     5.135    sm/clk_IBUF_BUFG
    SLICE_X45Y87         FDRE                                         r  sm/D_states_q_reg[4]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y87         FDRE (Prop_fdre_C_Q)         0.456     5.591 f  sm/D_states_q_reg[4]_rep__0/Q
                         net (fo=109, routed)         1.307     6.898    sm/D_states_q_reg[4]_rep__0_n_0
    SLICE_X43Y91         LUT5 (Prop_lut5_I2_O)        0.124     7.022 f  sm/ram_reg_i_215/O
                         net (fo=2, routed)           0.650     7.672    sm/ram_reg_i_215_n_0
    SLICE_X44Y88         LUT6 (Prop_lut6_I5_O)        0.124     7.796 r  sm/ram_reg_i_192/O
                         net (fo=1, routed)           0.674     8.470    sm/ram_reg_i_192_n_0
    SLICE_X44Y88         LUT6 (Prop_lut6_I0_O)        0.124     8.594 r  sm/ram_reg_i_162/O
                         net (fo=52, routed)          0.943     9.537    L_reg/M_sm_ra1[0]
    SLICE_X50Y90         LUT3 (Prop_lut3_I1_O)        0.124     9.661 r  L_reg/ram_reg_i_78/O
                         net (fo=1, routed)           1.043    10.704    L_reg/ram_reg_i_78_n_0
    SLICE_X46Y89         LUT6 (Prop_lut6_I5_O)        0.124    10.828 r  L_reg/ram_reg_i_23/O
                         net (fo=11, routed)          0.905    11.733    L_reg/ram_reg_i_21_1[2]
    SLICE_X45Y89         LUT6 (Prop_lut6_I1_O)        0.124    11.857 r  L_reg/D_states_q[7]_i_31/O
                         net (fo=4, routed)           0.923    12.780    L_reg/D_states_q[7]_i_31_n_0
    SLICE_X39Y87         LUT4 (Prop_lut4_I2_O)        0.124    12.904 f  L_reg/D_states_q[7]_i_29/O
                         net (fo=1, routed)           0.403    13.307    sm/D_states_q_reg[7]_2
    SLICE_X39Y87         LUT6 (Prop_lut6_I2_O)        0.124    13.431 f  sm/D_states_q[7]_i_10/O
                         net (fo=2, routed)           0.421    13.852    sm/D_states_q[7]_i_10_n_0
    SLICE_X41Y86         LUT6 (Prop_lut6_I0_O)        0.124    13.976 r  sm/D_states_q[6]_i_1/O
                         net (fo=1, routed)           1.078    15.054    sm/D_states_d__0[6]
    SLICE_X45Y90         FDRE                                         r  sm/D_states_q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=443, routed)         1.436    14.840    sm/clk_IBUF_BUFG
    SLICE_X45Y90         FDRE                                         r  sm/D_states_q_reg[6]/C
                         clock pessimism              0.272    15.112    
                         clock uncertainty           -0.035    15.077    
    SLICE_X45Y90         FDRE (Setup_fdre_C_D)       -0.067    15.010    sm/D_states_q_reg[6]
  -------------------------------------------------------------------
                         required time                         15.010    
                         arrival time                         -15.054    
  -------------------------------------------------------------------
                         slack                                 -0.044    

Slack (VIOLATED) :        -0.036ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[4]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sm/D_states_q_reg[1]_rep/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.916ns  (logic 1.572ns (15.853%)  route 8.344ns (84.147%))
  Logic Levels:           9  (LUT3=1 LUT5=1 LUT6=7)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.840ns = ( 14.840 - 10.000 ) 
    Source Clock Delay      (SCD):    5.135ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=443, routed)         1.551     5.135    sm/clk_IBUF_BUFG
    SLICE_X45Y87         FDRE                                         r  sm/D_states_q_reg[4]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y87         FDRE (Prop_fdre_C_Q)         0.456     5.591 f  sm/D_states_q_reg[4]_rep__0/Q
                         net (fo=109, routed)         1.307     6.898    sm/D_states_q_reg[4]_rep__0_n_0
    SLICE_X43Y91         LUT5 (Prop_lut5_I2_O)        0.124     7.022 f  sm/ram_reg_i_215/O
                         net (fo=2, routed)           0.650     7.672    sm/ram_reg_i_215_n_0
    SLICE_X44Y88         LUT6 (Prop_lut6_I5_O)        0.124     7.796 r  sm/ram_reg_i_192/O
                         net (fo=1, routed)           0.674     8.470    sm/ram_reg_i_192_n_0
    SLICE_X44Y88         LUT6 (Prop_lut6_I0_O)        0.124     8.594 r  sm/ram_reg_i_162/O
                         net (fo=52, routed)          0.871     9.465    L_reg/M_sm_ra1[0]
    SLICE_X44Y92         LUT3 (Prop_lut3_I1_O)        0.124     9.589 r  L_reg/ram_reg_i_110/O
                         net (fo=1, routed)           0.829    10.418    L_reg/ram_reg_i_110_n_0
    SLICE_X42Y88         LUT6 (Prop_lut6_I3_O)        0.124    10.542 r  L_reg/ram_reg_i_39/O
                         net (fo=15, routed)          1.039    11.581    L_reg/DI[2]
    SLICE_X45Y85         LUT6 (Prop_lut6_I2_O)        0.124    11.705 r  L_reg/D_states_q[7]_i_53/O
                         net (fo=8, routed)           0.714    12.420    sm/D_states_q[2]_i_2_0
    SLICE_X42Y84         LUT6 (Prop_lut6_I5_O)        0.124    12.544 r  sm/D_states_q[1]_i_10/O
                         net (fo=1, routed)           0.622    13.166    sm/D_states_q[1]_i_10_n_0
    SLICE_X43Y84         LUT6 (Prop_lut6_I5_O)        0.124    13.290 f  sm/D_states_q[1]_i_2/O
                         net (fo=3, routed)           0.822    14.112    sm/D_states_q[1]_i_2_n_0
    SLICE_X43Y86         LUT6 (Prop_lut6_I0_O)        0.124    14.236 r  sm/D_states_q[1]_rep_i_1/O
                         net (fo=1, routed)           0.815    15.051    sm/D_states_q[1]_rep_i_1_n_0
    SLICE_X45Y89         FDRE                                         r  sm/D_states_q_reg[1]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=443, routed)         1.436    14.840    sm/clk_IBUF_BUFG
    SLICE_X45Y89         FDRE                                         r  sm/D_states_q_reg[1]_rep/C
                         clock pessimism              0.272    15.112    
                         clock uncertainty           -0.035    15.077    
    SLICE_X45Y89         FDRE (Setup_fdre_C_D)       -0.061    15.016    sm/D_states_q_reg[1]_rep
  -------------------------------------------------------------------
                         required time                         15.016    
                         arrival time                         -15.051    
  -------------------------------------------------------------------
                         slack                                 -0.036    

Slack (VIOLATED) :        -0.029ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[4]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            brams/bram1/ram_reg/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.438ns  (logic 2.359ns (24.996%)  route 7.079ns (75.004%))
  Logic Levels:           10  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=5)
  Clock Path Skew:        0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.888ns = ( 14.888 - 10.000 ) 
    Source Clock Delay      (SCD):    5.135ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=443, routed)         1.551     5.135    sm/clk_IBUF_BUFG
    SLICE_X45Y87         FDRE                                         r  sm/D_states_q_reg[4]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y87         FDRE (Prop_fdre_C_Q)         0.456     5.591 f  sm/D_states_q_reg[4]_rep__0/Q
                         net (fo=109, routed)         1.307     6.898    sm/D_states_q_reg[4]_rep__0_n_0
    SLICE_X43Y91         LUT5 (Prop_lut5_I2_O)        0.124     7.022 f  sm/ram_reg_i_215/O
                         net (fo=2, routed)           0.650     7.672    sm/ram_reg_i_215_n_0
    SLICE_X44Y88         LUT6 (Prop_lut6_I5_O)        0.124     7.796 r  sm/ram_reg_i_192/O
                         net (fo=1, routed)           0.674     8.470    sm/ram_reg_i_192_n_0
    SLICE_X44Y88         LUT6 (Prop_lut6_I0_O)        0.124     8.594 r  sm/ram_reg_i_162/O
                         net (fo=52, routed)          0.871     9.465    L_reg/M_sm_ra1[0]
    SLICE_X44Y92         LUT3 (Prop_lut3_I1_O)        0.124     9.589 r  L_reg/ram_reg_i_110/O
                         net (fo=1, routed)           0.829    10.418    L_reg/ram_reg_i_110_n_0
    SLICE_X42Y88         LUT6 (Prop_lut6_I3_O)        0.124    10.542 r  L_reg/ram_reg_i_39/O
                         net (fo=15, routed)          1.071    11.614    L_reg/DI[2]
    SLICE_X47Y87         LUT4 (Prop_lut4_I0_O)        0.124    11.738 r  L_reg/out_sig0_carry_i_10/O
                         net (fo=2, routed)           0.000    11.738    alum/S[2]
    SLICE_X47Y87         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    12.136 r  alum/out_sig0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.136    alum/out_sig0_carry_n_0
    SLICE_X47Y88         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.470 r  alum/out_sig0_carry__0/O[1]
                         net (fo=1, routed)           0.785    13.254    L_reg/data0[2]
    SLICE_X49Y91         LUT6 (Prop_lut6_I5_O)        0.303    13.557 f  L_reg/ram_reg_i_34/O
                         net (fo=3, routed)           0.315    13.872    L_reg/D_states_q_reg[2]_4
    SLICE_X49Y90         LUT6 (Prop_lut6_I4_O)        0.124    13.996 r  L_reg/ram_reg_i_8__0/O
                         net (fo=1, routed)           0.577    14.573    brams/bram1/ADDRARDADDR[5]
    RAMB18_X1Y36         RAMB18E1                                     r  brams/bram1/ram_reg/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=443, routed)         1.483    14.888    brams/bram1/clk_IBUF_BUFG
    RAMB18_X1Y36         RAMB18E1                                     r  brams/bram1/ram_reg/CLKARDCLK
                         clock pessimism              0.258    15.145    
                         clock uncertainty           -0.035    15.110    
    RAMB18_X1Y36         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.566    14.544    brams/bram1/ram_reg
  -------------------------------------------------------------------
                         required time                         14.544    
                         arrival time                         -14.573    
  -------------------------------------------------------------------
                         slack                                 -0.029    

Slack (VIOLATED) :        -0.027ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[4]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            brams/bram2/ram_reg/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.436ns  (logic 2.263ns (23.982%)  route 7.173ns (76.018%))
  Logic Levels:           10  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=5)
  Clock Path Skew:        0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.888ns = ( 14.888 - 10.000 ) 
    Source Clock Delay      (SCD):    5.135ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=443, routed)         1.551     5.135    sm/clk_IBUF_BUFG
    SLICE_X45Y87         FDRE                                         r  sm/D_states_q_reg[4]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y87         FDRE (Prop_fdre_C_Q)         0.456     5.591 f  sm/D_states_q_reg[4]_rep__0/Q
                         net (fo=109, routed)         1.307     6.898    sm/D_states_q_reg[4]_rep__0_n_0
    SLICE_X43Y91         LUT5 (Prop_lut5_I2_O)        0.124     7.022 f  sm/ram_reg_i_215/O
                         net (fo=2, routed)           0.650     7.672    sm/ram_reg_i_215_n_0
    SLICE_X44Y88         LUT6 (Prop_lut6_I5_O)        0.124     7.796 r  sm/ram_reg_i_192/O
                         net (fo=1, routed)           0.674     8.470    sm/ram_reg_i_192_n_0
    SLICE_X44Y88         LUT6 (Prop_lut6_I0_O)        0.124     8.594 r  sm/ram_reg_i_162/O
                         net (fo=52, routed)          0.871     9.465    L_reg/M_sm_ra1[0]
    SLICE_X44Y92         LUT3 (Prop_lut3_I1_O)        0.124     9.589 r  L_reg/ram_reg_i_110/O
                         net (fo=1, routed)           0.829    10.418    L_reg/ram_reg_i_110_n_0
    SLICE_X42Y88         LUT6 (Prop_lut6_I3_O)        0.124    10.542 r  L_reg/ram_reg_i_39/O
                         net (fo=15, routed)          1.071    11.614    L_reg/DI[2]
    SLICE_X47Y87         LUT4 (Prop_lut4_I0_O)        0.124    11.738 r  L_reg/out_sig0_carry_i_10/O
                         net (fo=2, routed)           0.000    11.738    alum/S[2]
    SLICE_X47Y87         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    12.136 r  alum/out_sig0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.136    alum/out_sig0_carry_n_0
    SLICE_X47Y88         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.375 r  alum/out_sig0_carry__0/O[2]
                         net (fo=1, routed)           0.652    13.027    sm/D_registers_q_reg[7][7]_0[2]
    SLICE_X51Y89         LUT6 (Prop_lut6_I5_O)        0.302    13.329 f  sm/ram_reg_i_31/O
                         net (fo=3, routed)           0.381    13.710    sm/ram_reg_i_31_n_0
    SLICE_X50Y89         LUT6 (Prop_lut6_I1_O)        0.124    13.834 r  sm/ram_reg_i_7__0/O
                         net (fo=1, routed)           0.737    14.571    brams/bram2/ram_reg_0[6]
    RAMB18_X1Y37         RAMB18E1                                     r  brams/bram2/ram_reg/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=443, routed)         1.483    14.888    brams/bram2/clk_IBUF_BUFG
    RAMB18_X1Y37         RAMB18E1                                     r  brams/bram2/ram_reg/CLKARDCLK
                         clock pessimism              0.258    15.145    
                         clock uncertainty           -0.035    15.110    
    RAMB18_X1Y37         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.566    14.544    brams/bram2/ram_reg
  -------------------------------------------------------------------
                         required time                         14.544    
                         arrival time                         -14.571    
  -------------------------------------------------------------------
                         slack                                 -0.027    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 forLoop_idx_0_488512443[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            forLoop_idx_0_488512443[1].cond_butt_sel_desel/sync/D_pipe_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.050ns
    Source Clock Delay      (SCD):    1.535ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=443, routed)         0.591     1.535    forLoop_idx_0_488512443[1].cond_butt_sel_desel/sync/clk_IBUF_BUFG
    SLICE_X61Y59         FDRE                                         r  forLoop_idx_0_488512443[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y59         FDRE (Prop_fdre_C_Q)         0.141     1.676 r  forLoop_idx_0_488512443[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/Q
                         net (fo=1, routed)           0.056     1.732    forLoop_idx_0_488512443[1].cond_butt_sel_desel/sync/D_pipe_q_reg_n_0_[0]
    SLICE_X61Y59         FDRE                                         r  forLoop_idx_0_488512443[1].cond_butt_sel_desel/sync/D_pipe_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=443, routed)         0.860     2.050    forLoop_idx_0_488512443[1].cond_butt_sel_desel/sync/clk_IBUF_BUFG
    SLICE_X61Y59         FDRE                                         r  forLoop_idx_0_488512443[1].cond_butt_sel_desel/sync/D_pipe_q_reg[1]/C
                         clock pessimism             -0.516     1.535    
    SLICE_X61Y59         FDRE (Hold_fdre_C_D)         0.075     1.610    forLoop_idx_0_488512443[1].cond_butt_sel_desel/sync/D_pipe_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.610    
                         arrival time                           1.732    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 cond_butt_next_play/sync/D_pipe_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cond_butt_next_play/sync/D_pipe_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.053ns
    Source Clock Delay      (SCD):    1.537ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=443, routed)         0.593     1.537    cond_butt_next_play/sync/clk_IBUF_BUFG
    SLICE_X63Y54         FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y54         FDRE (Prop_fdre_C_Q)         0.141     1.678 r  cond_butt_next_play/sync/D_pipe_q_reg[0]/Q
                         net (fo=1, routed)           0.056     1.734    cond_butt_next_play/sync/D_pipe_q_reg_n_0_[0]
    SLICE_X63Y54         FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=443, routed)         0.863     2.053    cond_butt_next_play/sync/clk_IBUF_BUFG
    SLICE_X63Y54         FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[1]/C
                         clock pessimism             -0.517     1.537    
    SLICE_X63Y54         FDRE (Hold_fdre_C_D)         0.075     1.612    cond_butt_next_play/sync/D_pipe_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.612    
                         arrival time                           1.734    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 forLoop_idx_0_251126276[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            forLoop_idx_0_251126276[2].cond_butt_dirs/sync/D_pipe_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.526ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=443, routed)         0.582     1.526    forLoop_idx_0_251126276[2].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X58Y77         FDRE                                         r  forLoop_idx_0_251126276[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y77         FDRE (Prop_fdre_C_Q)         0.141     1.667 r  forLoop_idx_0_251126276[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/Q
                         net (fo=1, routed)           0.065     1.732    forLoop_idx_0_251126276[2].cond_butt_dirs/sync/D_pipe_q_reg_n_0_[0]
    SLICE_X58Y77         FDRE                                         r  forLoop_idx_0_251126276[2].cond_butt_dirs/sync/D_pipe_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=443, routed)         0.849     2.038    forLoop_idx_0_251126276[2].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X58Y77         FDRE                                         r  forLoop_idx_0_251126276[2].cond_butt_dirs/sync/D_pipe_q_reg[1]/C
                         clock pessimism             -0.513     1.526    
    SLICE_X58Y77         FDRE (Hold_fdre_C_D)         0.075     1.601    forLoop_idx_0_251126276[2].cond_butt_dirs/sync/D_pipe_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.601    
                         arrival time                           1.732    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 display/D_sclk_counter_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/D_latch_blank_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.503ns  (logic 0.212ns (42.146%)  route 0.291ns (57.853%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=443, routed)         0.560     1.504    display/clk_IBUF_BUFG
    SLICE_X34Y93         FDRE                                         r  display/D_sclk_counter_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y93         FDRE (Prop_fdre_C_Q)         0.164     1.668 f  display/D_sclk_counter_q_reg[6]/Q
                         net (fo=10, routed)          0.291     1.959    display/D_sclk_counter_q_reg[6]
    SLICE_X36Y94         LUT5 (Prop_lut5_I3_O)        0.048     2.007 r  display/D_latch_blank_q[0]_i_2/O
                         net (fo=1, routed)           0.000     2.007    display/D_latch_blank_q[0]_i_2_n_0
    SLICE_X36Y94         FDRE                                         r  display/D_latch_blank_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=443, routed)         0.829     2.019    display/clk_IBUF_BUFG
    SLICE_X36Y94         FDRE                                         r  display/D_latch_blank_q_reg[0]/C
                         clock pessimism             -0.251     1.769    
    SLICE_X36Y94         FDRE (Hold_fdre_C_D)         0.105     1.874    display/D_latch_blank_q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.874    
                         arrival time                           2.007    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 display/D_sclk_counter_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/D_sclk_counter_q_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.186ns (67.808%)  route 0.088ns (32.192%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=443, routed)         0.561     1.505    display/clk_IBUF_BUFG
    SLICE_X39Y94         FDRE                                         r  display/D_sclk_counter_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y94         FDRE (Prop_fdre_C_Q)         0.141     1.646 r  display/D_sclk_counter_q_reg[0]/Q
                         net (fo=14, routed)          0.088     1.734    display/D_sclk_counter_q_reg[0]
    SLICE_X38Y94         LUT6 (Prop_lut6_I3_O)        0.045     1.779 r  display/D_sclk_counter_q[5]_i_1/O
                         net (fo=1, routed)           0.000     1.779    display/D_sclk_counter_q[5]_i_1_n_0
    SLICE_X38Y94         FDRE                                         r  display/D_sclk_counter_q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=443, routed)         0.829     2.019    display/clk_IBUF_BUFG
    SLICE_X38Y94         FDRE                                         r  display/D_sclk_counter_q_reg[5]/C
                         clock pessimism             -0.502     1.518    
    SLICE_X38Y94         FDRE (Hold_fdre_C_D)         0.121     1.639    display/D_sclk_counter_q_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.639    
                         arrival time                           1.779    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 forLoop_idx_0_251126276[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            forLoop_idx_0_251126276[0].cond_butt_dirs/sync/D_pipe_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=443, routed)         0.554     1.498    forLoop_idx_0_251126276[0].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X50Y71         FDRE                                         r  forLoop_idx_0_251126276[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y71         FDRE (Prop_fdre_C_Q)         0.164     1.662 r  forLoop_idx_0_251126276[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/Q
                         net (fo=1, routed)           0.056     1.718    forLoop_idx_0_251126276[0].cond_butt_dirs/sync/D_pipe_q[0]
    SLICE_X50Y71         FDRE                                         r  forLoop_idx_0_251126276[0].cond_butt_dirs/sync/D_pipe_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=443, routed)         0.822     2.012    forLoop_idx_0_251126276[0].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X50Y71         FDRE                                         r  forLoop_idx_0_251126276[0].cond_butt_dirs/sync/D_pipe_q_reg[1]/C
                         clock pessimism             -0.515     1.498    
    SLICE_X50Y71         FDRE (Hold_fdre_C_D)         0.060     1.558    forLoop_idx_0_251126276[0].cond_butt_dirs/sync/D_pipe_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.558    
                         arrival time                           1.718    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 forLoop_idx_0_251126276[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            forLoop_idx_0_251126276[1].cond_butt_dirs/sync/D_pipe_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.008ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=443, routed)         0.551     1.495    forLoop_idx_0_251126276[1].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X54Y74         FDRE                                         r  forLoop_idx_0_251126276[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y74         FDRE (Prop_fdre_C_Q)         0.164     1.659 r  forLoop_idx_0_251126276[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/Q
                         net (fo=1, routed)           0.056     1.715    forLoop_idx_0_251126276[1].cond_butt_dirs/sync/D_pipe_q_reg_n_0_[0]
    SLICE_X54Y74         FDRE                                         r  forLoop_idx_0_251126276[1].cond_butt_dirs/sync/D_pipe_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=443, routed)         0.818     2.008    forLoop_idx_0_251126276[1].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X54Y74         FDRE                                         r  forLoop_idx_0_251126276[1].cond_butt_dirs/sync/D_pipe_q_reg[1]/C
                         clock pessimism             -0.514     1.495    
    SLICE_X54Y74         FDRE (Hold_fdre_C_D)         0.060     1.555    forLoop_idx_0_251126276[1].cond_butt_dirs/sync/D_pipe_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.555    
                         arrival time                           1.715    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 forLoop_idx_0_251126276[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            forLoop_idx_0_251126276[3].cond_butt_dirs/sync/D_pipe_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.008ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=443, routed)         0.551     1.495    forLoop_idx_0_251126276[3].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X54Y74         FDRE                                         r  forLoop_idx_0_251126276[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y74         FDRE (Prop_fdre_C_Q)         0.164     1.659 r  forLoop_idx_0_251126276[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/Q
                         net (fo=1, routed)           0.056     1.715    forLoop_idx_0_251126276[3].cond_butt_dirs/sync/D_pipe_q_reg_n_0_[0]
    SLICE_X54Y74         FDRE                                         r  forLoop_idx_0_251126276[3].cond_butt_dirs/sync/D_pipe_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=443, routed)         0.818     2.008    forLoop_idx_0_251126276[3].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X54Y74         FDRE                                         r  forLoop_idx_0_251126276[3].cond_butt_dirs/sync/D_pipe_q_reg[1]/C
                         clock pessimism             -0.514     1.495    
    SLICE_X54Y74         FDRE (Hold_fdre_C_D)         0.053     1.548    forLoop_idx_0_251126276[3].cond_butt_dirs/sync/D_pipe_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.548    
                         arrival time                           1.715    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 timerclk/D_last_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sm/D_decrease_timer_q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.246ns (80.588%)  route 0.059ns (19.412%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=443, routed)         0.562     1.506    timerclk/clk_IBUF_BUFG
    SLICE_X52Y88         FDRE                                         r  timerclk/D_last_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y88         FDRE (Prop_fdre_C_Q)         0.148     1.654 f  timerclk/D_last_q_reg/Q
                         net (fo=1, routed)           0.059     1.713    sm/D_last_q_0
    SLICE_X52Y88         LUT5 (Prop_lut5_I2_O)        0.098     1.811 r  sm/D_decrease_timer_q_i_1/O
                         net (fo=1, routed)           0.000     1.811    sm/D_decrease_timer_q_i_1_n_0
    SLICE_X52Y88         FDRE                                         r  sm/D_decrease_timer_q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=443, routed)         0.832     2.022    sm/clk_IBUF_BUFG
    SLICE_X52Y88         FDRE                                         r  sm/D_decrease_timer_q_reg/C
                         clock pessimism             -0.517     1.506    
    SLICE_X52Y88         FDRE (Hold_fdre_C_D)         0.120     1.626    sm/D_decrease_timer_q_reg
  -------------------------------------------------------------------
                         required time                         -1.626    
                         arrival time                           1.811    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 display/D_pixel_idx_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/D_bram_addr_q_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.141ns (53.767%)  route 0.121ns (46.233%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=443, routed)         0.561     1.505    display/clk_IBUF_BUFG
    SLICE_X37Y93         FDRE                                         r  display/D_pixel_idx_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y93         FDRE (Prop_fdre_C_Q)         0.141     1.646 r  display/D_pixel_idx_q_reg[5]/Q
                         net (fo=3, routed)           0.121     1.767    display/p_0_in__0[5]
    SLICE_X38Y92         FDRE                                         r  display/D_bram_addr_q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=443, routed)         0.828     2.018    display/clk_IBUF_BUFG
    SLICE_X38Y92         FDRE                                         r  display/D_bram_addr_q_reg[5]/C
                         clock pessimism             -0.499     1.520    
    SLICE_X38Y92         FDRE (Hold_fdre_C_D)         0.052     1.572    display/D_bram_addr_q_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.572    
                         arrival time                           1.767    
  -------------------------------------------------------------------
                         slack                                  0.195    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y36   brams/bram1/ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y37   brams/bram2/ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y16   sm/D_debug_dff_q_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X64Y65   D_buff4_q_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X64Y65   D_buff4_q_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X64Y65   D_buff4_q_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X64Y65   D_buff4_q_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X54Y84   D_gamecounter_q_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X54Y86   D_gamecounter_q_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X64Y65   D_buff4_q_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X64Y65   D_buff4_q_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X64Y65   D_buff4_q_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X64Y65   D_buff4_q_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X64Y65   D_buff4_q_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X64Y65   D_buff4_q_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X64Y65   D_buff4_q_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X64Y65   D_buff4_q_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X54Y84   D_gamecounter_q_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X54Y84   D_gamecounter_q_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X64Y65   D_buff4_q_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X64Y65   D_buff4_q_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X64Y65   D_buff4_q_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X64Y65   D_buff4_q_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X64Y65   D_buff4_q_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X64Y65   D_buff4_q_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X64Y65   D_buff4_q_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X64Y65   D_buff4_q_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X54Y84   D_gamecounter_q_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X54Y84   D_gamecounter_q_reg[0]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.972ns  (logic 5.041ns (72.308%)  route 1.931ns (27.692%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         1.495     1.495 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           1.931     3.426    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         3.546     6.972 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     6.972    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.872ns  (logic 1.510ns (80.671%)  route 0.362ns (19.329%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         0.263     0.263 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           0.362     0.625    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         1.247     1.872 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     1.872    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_0
  To Clock:  

Max Delay            62 Endpoints
Min Delay            62 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[5][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aseg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.849ns  (logic 11.059ns (30.849%)  route 24.790ns (69.151%))
  Logic Levels:           30  (CARRY4=7 LUT2=4 LUT3=1 LUT4=3 LUT5=7 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=443, routed)         1.557     5.141    L_reg/clk_IBUF_BUFG
    SLICE_X48Y92         FDRE                                         r  L_reg/D_registers_q_reg[5][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y92         FDRE (Prop_fdre_C_Q)         0.456     5.597 r  L_reg/D_registers_q_reg[5][9]/Q
                         net (fo=16, routed)          1.858     7.455    L_reg/Q[2]
    SLICE_X36Y80         LUT3 (Prop_lut3_I1_O)        0.124     7.579 f  L_reg/L_572c5514_remainder0__0_carry_i_20__0/O
                         net (fo=4, routed)           0.859     8.438    L_reg/L_572c5514_remainder0__0_carry_i_20__0_n_0
    SLICE_X36Y80         LUT5 (Prop_lut5_I1_O)        0.152     8.590 r  L_reg/L_572c5514_remainder0__0_carry_i_10/O
                         net (fo=8, routed)           0.990     9.580    L_reg/L_572c5514_remainder0__0_carry_i_10_n_0
    SLICE_X39Y78         LUT6 (Prop_lut6_I0_O)        0.332     9.912 r  L_reg/L_572c5514_remainder0__0_carry_i_23/O
                         net (fo=3, routed)           0.677    10.589    L_reg/D_registers_q_reg[5][6]_0
    SLICE_X39Y78         LUT4 (Prop_lut4_I2_O)        0.124    10.713 r  L_reg/L_572c5514_remainder0__0_carry_i_12/O
                         net (fo=4, routed)           0.677    11.390    L_reg/L_572c5514_remainder0__0_carry_i_12_n_0
    SLICE_X39Y78         LUT2 (Prop_lut2_I1_O)        0.154    11.544 r  L_reg/L_572c5514_remainder0__0_carry_i_17__0/O
                         net (fo=1, routed)           0.847    12.391    L_reg/L_572c5514_remainder0__0_carry_i_17__0_n_0
    SLICE_X38Y77         LUT6 (Prop_lut6_I4_O)        0.327    12.718 r  L_reg/L_572c5514_remainder0__0_carry_i_5/O
                         net (fo=1, routed)           0.000    12.718    aseg_driver/decimal_renderer/i__carry__1_i_12__0_0[2]
    SLICE_X38Y77         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    13.098 r  aseg_driver/decimal_renderer/L_572c5514_remainder0__0_carry/CO[3]
                         net (fo=1, routed)           0.000    13.098    aseg_driver/decimal_renderer/L_572c5514_remainder0__0_carry_n_0
    SLICE_X38Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.215 r  aseg_driver/decimal_renderer/L_572c5514_remainder0__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.215    aseg_driver/decimal_renderer/L_572c5514_remainder0__0_carry__0_n_0
    SLICE_X38Y79         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    13.454 f  aseg_driver/decimal_renderer/L_572c5514_remainder0__0_carry__1/O[2]
                         net (fo=3, routed)           1.016    14.470    L_reg/L_572c5514_remainder0[10]
    SLICE_X41Y78         LUT5 (Prop_lut5_I1_O)        0.301    14.771 f  L_reg/i__carry__1_i_11__0/O
                         net (fo=8, routed)           1.024    15.795    L_reg/i__carry__1_i_11__0_n_0
    SLICE_X36Y76         LUT4 (Prop_lut4_I3_O)        0.150    15.945 f  L_reg/i__carry__0_i_16/O
                         net (fo=7, routed)           1.011    16.957    L_reg/i__carry__0_i_16_n_0
    SLICE_X36Y78         LUT6 (Prop_lut6_I0_O)        0.326    17.283 f  L_reg/i__carry__0_i_9__1/O
                         net (fo=6, routed)           0.990    18.272    L_reg/i__carry__0_i_9__1_n_0
    SLICE_X37Y77         LUT6 (Prop_lut6_I0_O)        0.124    18.396 f  L_reg/i__carry_i_11__0/O
                         net (fo=4, routed)           1.321    19.717    L_reg/i__carry_i_11__0_n_0
    SLICE_X41Y76         LUT2 (Prop_lut2_I1_O)        0.152    19.869 f  L_reg/i__carry_i_13__0/O
                         net (fo=3, routed)           0.826    20.695    L_reg/i__carry_i_13__0_n_0
    SLICE_X41Y77         LUT2 (Prop_lut2_I1_O)        0.332    21.027 r  L_reg/i__carry__0_i_4__1/O
                         net (fo=1, routed)           0.512    21.539    aseg_driver/decimal_renderer/i__carry__0_i_10__1[0]
    SLICE_X40Y77         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    22.065 r  aseg_driver/decimal_renderer/L_572c5514_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    22.065    aseg_driver/decimal_renderer/L_572c5514_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X40Y78         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    22.378 r  aseg_driver/decimal_renderer/L_572c5514_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           0.877    23.255    L_reg/i__carry__0_i_14[3]
    SLICE_X41Y78         LUT5 (Prop_lut5_I0_O)        0.306    23.561 r  L_reg/i__carry_i_22__1/O
                         net (fo=6, routed)           0.799    24.360    aseg_driver/decimal_renderer/i__carry__0_i_11__0
    SLICE_X43Y78         LUT5 (Prop_lut5_I0_O)        0.124    24.484 r  aseg_driver/decimal_renderer/i__carry__0_i_14/O
                         net (fo=7, routed)           0.801    25.285    L_reg/i__carry_i_18__0_0
    SLICE_X43Y75         LUT6 (Prop_lut6_I0_O)        0.124    25.409 r  L_reg/i__carry__0_i_11__0/O
                         net (fo=5, routed)           0.657    26.066    L_reg/i__carry__0_i_11__0_n_0
    SLICE_X43Y76         LUT5 (Prop_lut5_I3_O)        0.124    26.190 r  L_reg/i__carry_i_18__0/O
                         net (fo=3, routed)           0.654    26.844    L_reg/i__carry_i_18__0_n_0
    SLICE_X41Y77         LUT2 (Prop_lut2_I1_O)        0.117    26.961 r  L_reg/i__carry__0_i_4__2/O
                         net (fo=1, routed)           0.666    27.627    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_15_0[0]
    SLICE_X42Y77         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.758    28.385 r  aseg_driver/decimal_renderer/L_572c5514_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.385    aseg_driver/decimal_renderer/L_572c5514_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X42Y78         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    28.708 r  aseg_driver/decimal_renderer/L_572c5514_remainder0_inferred__1/i__carry__1/O[1]
                         net (fo=1, routed)           0.812    29.521    aseg_driver/decimal_renderer/L_572c5514_remainder0_inferred__1/i__carry__1_n_6
    SLICE_X43Y79         LUT4 (Prop_lut4_I1_O)        0.306    29.827 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_29/O
                         net (fo=1, routed)           0.433    30.259    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_29_n_0
    SLICE_X43Y79         LUT5 (Prop_lut5_I4_O)        0.124    30.383 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_22/O
                         net (fo=2, routed)           0.959    31.343    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_22_n_0
    SLICE_X45Y77         LUT6 (Prop_lut6_I5_O)        0.124    31.467 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_15/O
                         net (fo=1, routed)           0.798    32.265    L_reg/aseg_OBUF[1]_inst_i_1_0
    SLICE_X44Y77         LUT6 (Prop_lut6_I0_O)        0.124    32.389 r  L_reg/aseg_OBUF[10]_inst_i_5/O
                         net (fo=7, routed)           1.233    33.622    L_reg/aseg_OBUF[10]_inst_i_5_n_0
    SLICE_X44Y75         LUT5 (Prop_lut5_I2_O)        0.150    33.772 r  L_reg/aseg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.493    37.264    aseg_OBUF[3]
    P4                   OBUF (Prop_obuf_I_O)         3.726    40.990 r  aseg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    40.990    aseg[3]
    P4                                                                r  aseg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[5][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aseg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.751ns  (logic 10.814ns (30.247%)  route 24.937ns (69.753%))
  Logic Levels:           30  (CARRY4=7 LUT2=4 LUT3=1 LUT4=3 LUT5=7 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=443, routed)         1.557     5.141    L_reg/clk_IBUF_BUFG
    SLICE_X48Y92         FDRE                                         r  L_reg/D_registers_q_reg[5][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y92         FDRE (Prop_fdre_C_Q)         0.456     5.597 r  L_reg/D_registers_q_reg[5][9]/Q
                         net (fo=16, routed)          1.858     7.455    L_reg/Q[2]
    SLICE_X36Y80         LUT3 (Prop_lut3_I1_O)        0.124     7.579 f  L_reg/L_572c5514_remainder0__0_carry_i_20__0/O
                         net (fo=4, routed)           0.859     8.438    L_reg/L_572c5514_remainder0__0_carry_i_20__0_n_0
    SLICE_X36Y80         LUT5 (Prop_lut5_I1_O)        0.152     8.590 r  L_reg/L_572c5514_remainder0__0_carry_i_10/O
                         net (fo=8, routed)           0.990     9.580    L_reg/L_572c5514_remainder0__0_carry_i_10_n_0
    SLICE_X39Y78         LUT6 (Prop_lut6_I0_O)        0.332     9.912 r  L_reg/L_572c5514_remainder0__0_carry_i_23/O
                         net (fo=3, routed)           0.677    10.589    L_reg/D_registers_q_reg[5][6]_0
    SLICE_X39Y78         LUT4 (Prop_lut4_I2_O)        0.124    10.713 r  L_reg/L_572c5514_remainder0__0_carry_i_12/O
                         net (fo=4, routed)           0.677    11.390    L_reg/L_572c5514_remainder0__0_carry_i_12_n_0
    SLICE_X39Y78         LUT2 (Prop_lut2_I1_O)        0.154    11.544 r  L_reg/L_572c5514_remainder0__0_carry_i_17__0/O
                         net (fo=1, routed)           0.847    12.391    L_reg/L_572c5514_remainder0__0_carry_i_17__0_n_0
    SLICE_X38Y77         LUT6 (Prop_lut6_I4_O)        0.327    12.718 r  L_reg/L_572c5514_remainder0__0_carry_i_5/O
                         net (fo=1, routed)           0.000    12.718    aseg_driver/decimal_renderer/i__carry__1_i_12__0_0[2]
    SLICE_X38Y77         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    13.098 r  aseg_driver/decimal_renderer/L_572c5514_remainder0__0_carry/CO[3]
                         net (fo=1, routed)           0.000    13.098    aseg_driver/decimal_renderer/L_572c5514_remainder0__0_carry_n_0
    SLICE_X38Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.215 r  aseg_driver/decimal_renderer/L_572c5514_remainder0__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.215    aseg_driver/decimal_renderer/L_572c5514_remainder0__0_carry__0_n_0
    SLICE_X38Y79         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    13.454 f  aseg_driver/decimal_renderer/L_572c5514_remainder0__0_carry__1/O[2]
                         net (fo=3, routed)           1.016    14.470    L_reg/L_572c5514_remainder0[10]
    SLICE_X41Y78         LUT5 (Prop_lut5_I1_O)        0.301    14.771 f  L_reg/i__carry__1_i_11__0/O
                         net (fo=8, routed)           1.024    15.795    L_reg/i__carry__1_i_11__0_n_0
    SLICE_X36Y76         LUT4 (Prop_lut4_I3_O)        0.150    15.945 f  L_reg/i__carry__0_i_16/O
                         net (fo=7, routed)           1.011    16.957    L_reg/i__carry__0_i_16_n_0
    SLICE_X36Y78         LUT6 (Prop_lut6_I0_O)        0.326    17.283 f  L_reg/i__carry__0_i_9__1/O
                         net (fo=6, routed)           0.990    18.272    L_reg/i__carry__0_i_9__1_n_0
    SLICE_X37Y77         LUT6 (Prop_lut6_I0_O)        0.124    18.396 f  L_reg/i__carry_i_11__0/O
                         net (fo=4, routed)           1.321    19.717    L_reg/i__carry_i_11__0_n_0
    SLICE_X41Y76         LUT2 (Prop_lut2_I1_O)        0.152    19.869 f  L_reg/i__carry_i_13__0/O
                         net (fo=3, routed)           0.826    20.695    L_reg/i__carry_i_13__0_n_0
    SLICE_X41Y77         LUT2 (Prop_lut2_I1_O)        0.332    21.027 r  L_reg/i__carry__0_i_4__1/O
                         net (fo=1, routed)           0.512    21.539    aseg_driver/decimal_renderer/i__carry__0_i_10__1[0]
    SLICE_X40Y77         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    22.065 r  aseg_driver/decimal_renderer/L_572c5514_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    22.065    aseg_driver/decimal_renderer/L_572c5514_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X40Y78         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    22.378 r  aseg_driver/decimal_renderer/L_572c5514_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           0.877    23.255    L_reg/i__carry__0_i_14[3]
    SLICE_X41Y78         LUT5 (Prop_lut5_I0_O)        0.306    23.561 r  L_reg/i__carry_i_22__1/O
                         net (fo=6, routed)           0.799    24.360    aseg_driver/decimal_renderer/i__carry__0_i_11__0
    SLICE_X43Y78         LUT5 (Prop_lut5_I0_O)        0.124    24.484 r  aseg_driver/decimal_renderer/i__carry__0_i_14/O
                         net (fo=7, routed)           0.801    25.285    L_reg/i__carry_i_18__0_0
    SLICE_X43Y75         LUT6 (Prop_lut6_I0_O)        0.124    25.409 r  L_reg/i__carry__0_i_11__0/O
                         net (fo=5, routed)           0.657    26.066    L_reg/i__carry__0_i_11__0_n_0
    SLICE_X43Y76         LUT5 (Prop_lut5_I3_O)        0.124    26.190 r  L_reg/i__carry_i_18__0/O
                         net (fo=3, routed)           0.654    26.844    L_reg/i__carry_i_18__0_n_0
    SLICE_X41Y77         LUT2 (Prop_lut2_I1_O)        0.117    26.961 r  L_reg/i__carry__0_i_4__2/O
                         net (fo=1, routed)           0.666    27.627    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_15_0[0]
    SLICE_X42Y77         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.758    28.385 r  aseg_driver/decimal_renderer/L_572c5514_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.385    aseg_driver/decimal_renderer/L_572c5514_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X42Y78         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    28.708 r  aseg_driver/decimal_renderer/L_572c5514_remainder0_inferred__1/i__carry__1/O[1]
                         net (fo=1, routed)           0.812    29.521    aseg_driver/decimal_renderer/L_572c5514_remainder0_inferred__1/i__carry__1_n_6
    SLICE_X43Y79         LUT4 (Prop_lut4_I1_O)        0.306    29.827 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_29/O
                         net (fo=1, routed)           0.433    30.259    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_29_n_0
    SLICE_X43Y79         LUT5 (Prop_lut5_I4_O)        0.124    30.383 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_22/O
                         net (fo=2, routed)           0.959    31.343    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_22_n_0
    SLICE_X45Y77         LUT6 (Prop_lut6_I5_O)        0.124    31.467 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_15/O
                         net (fo=1, routed)           0.798    32.265    L_reg/aseg_OBUF[1]_inst_i_1_0
    SLICE_X44Y77         LUT6 (Prop_lut6_I0_O)        0.124    32.389 r  L_reg/aseg_OBUF[10]_inst_i_5/O
                         net (fo=7, routed)           1.233    33.622    L_reg/aseg_OBUF[10]_inst_i_5_n_0
    SLICE_X44Y75         LUT5 (Prop_lut5_I4_O)        0.124    33.746 r  L_reg/aseg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.640    37.385    aseg_OBUF[1]
    M5                   OBUF (Prop_obuf_I_O)         3.507    40.892 r  aseg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    40.892    aseg[1]
    M5                                                                r  aseg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[5][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aseg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.650ns  (logic 10.824ns (30.362%)  route 24.826ns (69.638%))
  Logic Levels:           30  (CARRY4=7 LUT2=4 LUT3=1 LUT4=3 LUT5=6 LUT6=8 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=443, routed)         1.557     5.141    L_reg/clk_IBUF_BUFG
    SLICE_X48Y92         FDRE                                         r  L_reg/D_registers_q_reg[5][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y92         FDRE (Prop_fdre_C_Q)         0.456     5.597 r  L_reg/D_registers_q_reg[5][9]/Q
                         net (fo=16, routed)          1.858     7.455    L_reg/Q[2]
    SLICE_X36Y80         LUT3 (Prop_lut3_I1_O)        0.124     7.579 f  L_reg/L_572c5514_remainder0__0_carry_i_20__0/O
                         net (fo=4, routed)           0.859     8.438    L_reg/L_572c5514_remainder0__0_carry_i_20__0_n_0
    SLICE_X36Y80         LUT5 (Prop_lut5_I1_O)        0.152     8.590 r  L_reg/L_572c5514_remainder0__0_carry_i_10/O
                         net (fo=8, routed)           0.990     9.580    L_reg/L_572c5514_remainder0__0_carry_i_10_n_0
    SLICE_X39Y78         LUT6 (Prop_lut6_I0_O)        0.332     9.912 r  L_reg/L_572c5514_remainder0__0_carry_i_23/O
                         net (fo=3, routed)           0.677    10.589    L_reg/D_registers_q_reg[5][6]_0
    SLICE_X39Y78         LUT4 (Prop_lut4_I2_O)        0.124    10.713 r  L_reg/L_572c5514_remainder0__0_carry_i_12/O
                         net (fo=4, routed)           0.677    11.390    L_reg/L_572c5514_remainder0__0_carry_i_12_n_0
    SLICE_X39Y78         LUT2 (Prop_lut2_I1_O)        0.154    11.544 r  L_reg/L_572c5514_remainder0__0_carry_i_17__0/O
                         net (fo=1, routed)           0.847    12.391    L_reg/L_572c5514_remainder0__0_carry_i_17__0_n_0
    SLICE_X38Y77         LUT6 (Prop_lut6_I4_O)        0.327    12.718 r  L_reg/L_572c5514_remainder0__0_carry_i_5/O
                         net (fo=1, routed)           0.000    12.718    aseg_driver/decimal_renderer/i__carry__1_i_12__0_0[2]
    SLICE_X38Y77         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    13.098 r  aseg_driver/decimal_renderer/L_572c5514_remainder0__0_carry/CO[3]
                         net (fo=1, routed)           0.000    13.098    aseg_driver/decimal_renderer/L_572c5514_remainder0__0_carry_n_0
    SLICE_X38Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.215 r  aseg_driver/decimal_renderer/L_572c5514_remainder0__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.215    aseg_driver/decimal_renderer/L_572c5514_remainder0__0_carry__0_n_0
    SLICE_X38Y79         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    13.454 f  aseg_driver/decimal_renderer/L_572c5514_remainder0__0_carry__1/O[2]
                         net (fo=3, routed)           1.016    14.470    L_reg/L_572c5514_remainder0[10]
    SLICE_X41Y78         LUT5 (Prop_lut5_I1_O)        0.301    14.771 f  L_reg/i__carry__1_i_11__0/O
                         net (fo=8, routed)           1.024    15.795    L_reg/i__carry__1_i_11__0_n_0
    SLICE_X36Y76         LUT4 (Prop_lut4_I3_O)        0.150    15.945 f  L_reg/i__carry__0_i_16/O
                         net (fo=7, routed)           1.011    16.957    L_reg/i__carry__0_i_16_n_0
    SLICE_X36Y78         LUT6 (Prop_lut6_I0_O)        0.326    17.283 f  L_reg/i__carry__0_i_9__1/O
                         net (fo=6, routed)           0.990    18.272    L_reg/i__carry__0_i_9__1_n_0
    SLICE_X37Y77         LUT6 (Prop_lut6_I0_O)        0.124    18.396 f  L_reg/i__carry_i_11__0/O
                         net (fo=4, routed)           1.321    19.717    L_reg/i__carry_i_11__0_n_0
    SLICE_X41Y76         LUT2 (Prop_lut2_I1_O)        0.152    19.869 f  L_reg/i__carry_i_13__0/O
                         net (fo=3, routed)           0.826    20.695    L_reg/i__carry_i_13__0_n_0
    SLICE_X41Y77         LUT2 (Prop_lut2_I1_O)        0.332    21.027 r  L_reg/i__carry__0_i_4__1/O
                         net (fo=1, routed)           0.512    21.539    aseg_driver/decimal_renderer/i__carry__0_i_10__1[0]
    SLICE_X40Y77         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    22.065 r  aseg_driver/decimal_renderer/L_572c5514_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    22.065    aseg_driver/decimal_renderer/L_572c5514_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X40Y78         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    22.378 r  aseg_driver/decimal_renderer/L_572c5514_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           0.877    23.255    L_reg/i__carry__0_i_14[3]
    SLICE_X41Y78         LUT5 (Prop_lut5_I0_O)        0.306    23.561 r  L_reg/i__carry_i_22__1/O
                         net (fo=6, routed)           0.799    24.360    aseg_driver/decimal_renderer/i__carry__0_i_11__0
    SLICE_X43Y78         LUT5 (Prop_lut5_I0_O)        0.124    24.484 r  aseg_driver/decimal_renderer/i__carry__0_i_14/O
                         net (fo=7, routed)           0.801    25.285    L_reg/i__carry_i_18__0_0
    SLICE_X43Y75         LUT6 (Prop_lut6_I0_O)        0.124    25.409 r  L_reg/i__carry__0_i_11__0/O
                         net (fo=5, routed)           0.657    26.066    L_reg/i__carry__0_i_11__0_n_0
    SLICE_X43Y76         LUT5 (Prop_lut5_I3_O)        0.124    26.190 r  L_reg/i__carry_i_18__0/O
                         net (fo=3, routed)           0.654    26.844    L_reg/i__carry_i_18__0_n_0
    SLICE_X41Y77         LUT2 (Prop_lut2_I1_O)        0.117    26.961 r  L_reg/i__carry__0_i_4__2/O
                         net (fo=1, routed)           0.666    27.627    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_15_0[0]
    SLICE_X42Y77         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.758    28.385 r  aseg_driver/decimal_renderer/L_572c5514_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.385    aseg_driver/decimal_renderer/L_572c5514_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X42Y78         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    28.708 f  aseg_driver/decimal_renderer/L_572c5514_remainder0_inferred__1/i__carry__1/O[1]
                         net (fo=1, routed)           0.812    29.521    aseg_driver/decimal_renderer/L_572c5514_remainder0_inferred__1/i__carry__1_n_6
    SLICE_X43Y79         LUT4 (Prop_lut4_I1_O)        0.306    29.827 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_29/O
                         net (fo=1, routed)           0.433    30.259    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_29_n_0
    SLICE_X43Y79         LUT5 (Prop_lut5_I4_O)        0.124    30.383 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_22/O
                         net (fo=2, routed)           0.959    31.343    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_22_n_0
    SLICE_X45Y77         LUT6 (Prop_lut6_I5_O)        0.124    31.467 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_15/O
                         net (fo=1, routed)           0.798    32.265    L_reg/aseg_OBUF[1]_inst_i_1_0
    SLICE_X44Y77         LUT6 (Prop_lut6_I0_O)        0.124    32.389 f  L_reg/aseg_OBUF[10]_inst_i_5/O
                         net (fo=7, routed)           1.024    33.413    L_reg/aseg_OBUF[10]_inst_i_5_n_0
    SLICE_X44Y76         LUT6 (Prop_lut6_I0_O)        0.124    33.537 r  L_reg/aseg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.737    37.274    aseg_OBUF[0]
    P5                   OBUF (Prop_obuf_I_O)         3.517    40.791 r  aseg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    40.791    aseg[0]
    P5                                                                r  aseg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[5][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aseg[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.619ns  (logic 11.062ns (31.057%)  route 24.557ns (68.943%))
  Logic Levels:           30  (CARRY4=7 LUT2=4 LUT3=1 LUT4=3 LUT5=7 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=443, routed)         1.557     5.141    L_reg/clk_IBUF_BUFG
    SLICE_X48Y92         FDRE                                         r  L_reg/D_registers_q_reg[5][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y92         FDRE (Prop_fdre_C_Q)         0.456     5.597 r  L_reg/D_registers_q_reg[5][9]/Q
                         net (fo=16, routed)          1.858     7.455    L_reg/Q[2]
    SLICE_X36Y80         LUT3 (Prop_lut3_I1_O)        0.124     7.579 f  L_reg/L_572c5514_remainder0__0_carry_i_20__0/O
                         net (fo=4, routed)           0.859     8.438    L_reg/L_572c5514_remainder0__0_carry_i_20__0_n_0
    SLICE_X36Y80         LUT5 (Prop_lut5_I1_O)        0.152     8.590 r  L_reg/L_572c5514_remainder0__0_carry_i_10/O
                         net (fo=8, routed)           0.990     9.580    L_reg/L_572c5514_remainder0__0_carry_i_10_n_0
    SLICE_X39Y78         LUT6 (Prop_lut6_I0_O)        0.332     9.912 r  L_reg/L_572c5514_remainder0__0_carry_i_23/O
                         net (fo=3, routed)           0.677    10.589    L_reg/D_registers_q_reg[5][6]_0
    SLICE_X39Y78         LUT4 (Prop_lut4_I2_O)        0.124    10.713 r  L_reg/L_572c5514_remainder0__0_carry_i_12/O
                         net (fo=4, routed)           0.677    11.390    L_reg/L_572c5514_remainder0__0_carry_i_12_n_0
    SLICE_X39Y78         LUT2 (Prop_lut2_I1_O)        0.154    11.544 r  L_reg/L_572c5514_remainder0__0_carry_i_17__0/O
                         net (fo=1, routed)           0.847    12.391    L_reg/L_572c5514_remainder0__0_carry_i_17__0_n_0
    SLICE_X38Y77         LUT6 (Prop_lut6_I4_O)        0.327    12.718 r  L_reg/L_572c5514_remainder0__0_carry_i_5/O
                         net (fo=1, routed)           0.000    12.718    aseg_driver/decimal_renderer/i__carry__1_i_12__0_0[2]
    SLICE_X38Y77         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    13.098 r  aseg_driver/decimal_renderer/L_572c5514_remainder0__0_carry/CO[3]
                         net (fo=1, routed)           0.000    13.098    aseg_driver/decimal_renderer/L_572c5514_remainder0__0_carry_n_0
    SLICE_X38Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.215 r  aseg_driver/decimal_renderer/L_572c5514_remainder0__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.215    aseg_driver/decimal_renderer/L_572c5514_remainder0__0_carry__0_n_0
    SLICE_X38Y79         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    13.454 f  aseg_driver/decimal_renderer/L_572c5514_remainder0__0_carry__1/O[2]
                         net (fo=3, routed)           1.016    14.470    L_reg/L_572c5514_remainder0[10]
    SLICE_X41Y78         LUT5 (Prop_lut5_I1_O)        0.301    14.771 f  L_reg/i__carry__1_i_11__0/O
                         net (fo=8, routed)           1.024    15.795    L_reg/i__carry__1_i_11__0_n_0
    SLICE_X36Y76         LUT4 (Prop_lut4_I3_O)        0.150    15.945 f  L_reg/i__carry__0_i_16/O
                         net (fo=7, routed)           1.011    16.957    L_reg/i__carry__0_i_16_n_0
    SLICE_X36Y78         LUT6 (Prop_lut6_I0_O)        0.326    17.283 f  L_reg/i__carry__0_i_9__1/O
                         net (fo=6, routed)           0.990    18.272    L_reg/i__carry__0_i_9__1_n_0
    SLICE_X37Y77         LUT6 (Prop_lut6_I0_O)        0.124    18.396 f  L_reg/i__carry_i_11__0/O
                         net (fo=4, routed)           1.321    19.717    L_reg/i__carry_i_11__0_n_0
    SLICE_X41Y76         LUT2 (Prop_lut2_I1_O)        0.152    19.869 f  L_reg/i__carry_i_13__0/O
                         net (fo=3, routed)           0.826    20.695    L_reg/i__carry_i_13__0_n_0
    SLICE_X41Y77         LUT2 (Prop_lut2_I1_O)        0.332    21.027 r  L_reg/i__carry__0_i_4__1/O
                         net (fo=1, routed)           0.512    21.539    aseg_driver/decimal_renderer/i__carry__0_i_10__1[0]
    SLICE_X40Y77         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    22.065 r  aseg_driver/decimal_renderer/L_572c5514_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    22.065    aseg_driver/decimal_renderer/L_572c5514_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X40Y78         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    22.378 r  aseg_driver/decimal_renderer/L_572c5514_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           0.877    23.255    L_reg/i__carry__0_i_14[3]
    SLICE_X41Y78         LUT5 (Prop_lut5_I0_O)        0.306    23.561 r  L_reg/i__carry_i_22__1/O
                         net (fo=6, routed)           0.799    24.360    aseg_driver/decimal_renderer/i__carry__0_i_11__0
    SLICE_X43Y78         LUT5 (Prop_lut5_I0_O)        0.124    24.484 r  aseg_driver/decimal_renderer/i__carry__0_i_14/O
                         net (fo=7, routed)           0.801    25.285    L_reg/i__carry_i_18__0_0
    SLICE_X43Y75         LUT6 (Prop_lut6_I0_O)        0.124    25.409 r  L_reg/i__carry__0_i_11__0/O
                         net (fo=5, routed)           0.657    26.066    L_reg/i__carry__0_i_11__0_n_0
    SLICE_X43Y76         LUT5 (Prop_lut5_I3_O)        0.124    26.190 r  L_reg/i__carry_i_18__0/O
                         net (fo=3, routed)           0.654    26.844    L_reg/i__carry_i_18__0_n_0
    SLICE_X41Y77         LUT2 (Prop_lut2_I1_O)        0.117    26.961 r  L_reg/i__carry__0_i_4__2/O
                         net (fo=1, routed)           0.666    27.627    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_15_0[0]
    SLICE_X42Y77         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.758    28.385 r  aseg_driver/decimal_renderer/L_572c5514_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.385    aseg_driver/decimal_renderer/L_572c5514_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X42Y78         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    28.708 r  aseg_driver/decimal_renderer/L_572c5514_remainder0_inferred__1/i__carry__1/O[1]
                         net (fo=1, routed)           0.812    29.521    aseg_driver/decimal_renderer/L_572c5514_remainder0_inferred__1/i__carry__1_n_6
    SLICE_X43Y79         LUT4 (Prop_lut4_I1_O)        0.306    29.827 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_29/O
                         net (fo=1, routed)           0.433    30.259    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_29_n_0
    SLICE_X43Y79         LUT5 (Prop_lut5_I4_O)        0.124    30.383 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_22/O
                         net (fo=2, routed)           0.959    31.343    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_22_n_0
    SLICE_X45Y77         LUT6 (Prop_lut6_I5_O)        0.124    31.467 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_15/O
                         net (fo=1, routed)           0.798    32.265    L_reg/aseg_OBUF[1]_inst_i_1_0
    SLICE_X44Y77         LUT6 (Prop_lut6_I0_O)        0.124    32.389 r  L_reg/aseg_OBUF[10]_inst_i_5/O
                         net (fo=7, routed)           1.189    33.578    L_reg/aseg_OBUF[10]_inst_i_5_n_0
    SLICE_X44Y75         LUT5 (Prop_lut5_I3_O)        0.154    33.732 r  L_reg/aseg_OBUF[10]_inst_i_1/O
                         net (fo=1, routed)           3.302    37.035    aseg_OBUF[10]
    N2                   OBUF (Prop_obuf_I_O)         3.725    40.760 r  aseg_OBUF[10]_inst/O
                         net (fo=0)                   0.000    40.760    aseg[10]
    N2                                                                r  aseg[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[5][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aseg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.579ns  (logic 11.037ns (31.022%)  route 24.542ns (68.978%))
  Logic Levels:           30  (CARRY4=7 LUT2=4 LUT3=1 LUT4=3 LUT5=7 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=443, routed)         1.557     5.141    L_reg/clk_IBUF_BUFG
    SLICE_X48Y92         FDRE                                         r  L_reg/D_registers_q_reg[5][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y92         FDRE (Prop_fdre_C_Q)         0.456     5.597 r  L_reg/D_registers_q_reg[5][9]/Q
                         net (fo=16, routed)          1.858     7.455    L_reg/Q[2]
    SLICE_X36Y80         LUT3 (Prop_lut3_I1_O)        0.124     7.579 f  L_reg/L_572c5514_remainder0__0_carry_i_20__0/O
                         net (fo=4, routed)           0.859     8.438    L_reg/L_572c5514_remainder0__0_carry_i_20__0_n_0
    SLICE_X36Y80         LUT5 (Prop_lut5_I1_O)        0.152     8.590 r  L_reg/L_572c5514_remainder0__0_carry_i_10/O
                         net (fo=8, routed)           0.990     9.580    L_reg/L_572c5514_remainder0__0_carry_i_10_n_0
    SLICE_X39Y78         LUT6 (Prop_lut6_I0_O)        0.332     9.912 r  L_reg/L_572c5514_remainder0__0_carry_i_23/O
                         net (fo=3, routed)           0.677    10.589    L_reg/D_registers_q_reg[5][6]_0
    SLICE_X39Y78         LUT4 (Prop_lut4_I2_O)        0.124    10.713 r  L_reg/L_572c5514_remainder0__0_carry_i_12/O
                         net (fo=4, routed)           0.677    11.390    L_reg/L_572c5514_remainder0__0_carry_i_12_n_0
    SLICE_X39Y78         LUT2 (Prop_lut2_I1_O)        0.154    11.544 r  L_reg/L_572c5514_remainder0__0_carry_i_17__0/O
                         net (fo=1, routed)           0.847    12.391    L_reg/L_572c5514_remainder0__0_carry_i_17__0_n_0
    SLICE_X38Y77         LUT6 (Prop_lut6_I4_O)        0.327    12.718 r  L_reg/L_572c5514_remainder0__0_carry_i_5/O
                         net (fo=1, routed)           0.000    12.718    aseg_driver/decimal_renderer/i__carry__1_i_12__0_0[2]
    SLICE_X38Y77         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    13.098 r  aseg_driver/decimal_renderer/L_572c5514_remainder0__0_carry/CO[3]
                         net (fo=1, routed)           0.000    13.098    aseg_driver/decimal_renderer/L_572c5514_remainder0__0_carry_n_0
    SLICE_X38Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.215 r  aseg_driver/decimal_renderer/L_572c5514_remainder0__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.215    aseg_driver/decimal_renderer/L_572c5514_remainder0__0_carry__0_n_0
    SLICE_X38Y79         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    13.454 f  aseg_driver/decimal_renderer/L_572c5514_remainder0__0_carry__1/O[2]
                         net (fo=3, routed)           1.016    14.470    L_reg/L_572c5514_remainder0[10]
    SLICE_X41Y78         LUT5 (Prop_lut5_I1_O)        0.301    14.771 f  L_reg/i__carry__1_i_11__0/O
                         net (fo=8, routed)           1.024    15.795    L_reg/i__carry__1_i_11__0_n_0
    SLICE_X36Y76         LUT4 (Prop_lut4_I3_O)        0.150    15.945 f  L_reg/i__carry__0_i_16/O
                         net (fo=7, routed)           1.011    16.957    L_reg/i__carry__0_i_16_n_0
    SLICE_X36Y78         LUT6 (Prop_lut6_I0_O)        0.326    17.283 f  L_reg/i__carry__0_i_9__1/O
                         net (fo=6, routed)           0.990    18.272    L_reg/i__carry__0_i_9__1_n_0
    SLICE_X37Y77         LUT6 (Prop_lut6_I0_O)        0.124    18.396 f  L_reg/i__carry_i_11__0/O
                         net (fo=4, routed)           1.321    19.717    L_reg/i__carry_i_11__0_n_0
    SLICE_X41Y76         LUT2 (Prop_lut2_I1_O)        0.152    19.869 f  L_reg/i__carry_i_13__0/O
                         net (fo=3, routed)           0.826    20.695    L_reg/i__carry_i_13__0_n_0
    SLICE_X41Y77         LUT2 (Prop_lut2_I1_O)        0.332    21.027 r  L_reg/i__carry__0_i_4__1/O
                         net (fo=1, routed)           0.512    21.539    aseg_driver/decimal_renderer/i__carry__0_i_10__1[0]
    SLICE_X40Y77         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    22.065 r  aseg_driver/decimal_renderer/L_572c5514_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    22.065    aseg_driver/decimal_renderer/L_572c5514_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X40Y78         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    22.378 r  aseg_driver/decimal_renderer/L_572c5514_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           0.877    23.255    L_reg/i__carry__0_i_14[3]
    SLICE_X41Y78         LUT5 (Prop_lut5_I0_O)        0.306    23.561 r  L_reg/i__carry_i_22__1/O
                         net (fo=6, routed)           0.799    24.360    aseg_driver/decimal_renderer/i__carry__0_i_11__0
    SLICE_X43Y78         LUT5 (Prop_lut5_I0_O)        0.124    24.484 r  aseg_driver/decimal_renderer/i__carry__0_i_14/O
                         net (fo=7, routed)           0.801    25.285    L_reg/i__carry_i_18__0_0
    SLICE_X43Y75         LUT6 (Prop_lut6_I0_O)        0.124    25.409 r  L_reg/i__carry__0_i_11__0/O
                         net (fo=5, routed)           0.657    26.066    L_reg/i__carry__0_i_11__0_n_0
    SLICE_X43Y76         LUT5 (Prop_lut5_I3_O)        0.124    26.190 r  L_reg/i__carry_i_18__0/O
                         net (fo=3, routed)           0.654    26.844    L_reg/i__carry_i_18__0_n_0
    SLICE_X41Y77         LUT2 (Prop_lut2_I1_O)        0.117    26.961 r  L_reg/i__carry__0_i_4__2/O
                         net (fo=1, routed)           0.666    27.627    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_15_0[0]
    SLICE_X42Y77         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.758    28.385 r  aseg_driver/decimal_renderer/L_572c5514_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.385    aseg_driver/decimal_renderer/L_572c5514_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X42Y78         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    28.708 r  aseg_driver/decimal_renderer/L_572c5514_remainder0_inferred__1/i__carry__1/O[1]
                         net (fo=1, routed)           0.812    29.521    aseg_driver/decimal_renderer/L_572c5514_remainder0_inferred__1/i__carry__1_n_6
    SLICE_X43Y79         LUT4 (Prop_lut4_I1_O)        0.306    29.827 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_29/O
                         net (fo=1, routed)           0.433    30.259    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_29_n_0
    SLICE_X43Y79         LUT5 (Prop_lut5_I4_O)        0.124    30.383 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_22/O
                         net (fo=2, routed)           0.959    31.343    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_22_n_0
    SLICE_X45Y77         LUT6 (Prop_lut6_I5_O)        0.124    31.467 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_15/O
                         net (fo=1, routed)           0.798    32.265    L_reg/aseg_OBUF[1]_inst_i_1_0
    SLICE_X44Y77         LUT6 (Prop_lut6_I0_O)        0.124    32.389 r  L_reg/aseg_OBUF[10]_inst_i_5/O
                         net (fo=7, routed)           1.225    33.614    L_reg/aseg_OBUF[10]_inst_i_5_n_0
    SLICE_X44Y75         LUT5 (Prop_lut5_I2_O)        0.152    33.766 r  L_reg/aseg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           3.252    37.018    aseg_OBUF[6]
    L5                   OBUF (Prop_obuf_I_O)         3.702    40.720 r  aseg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    40.720    aseg[6]
    L5                                                                r  aseg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[5][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aseg[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.567ns  (logic 10.836ns (30.466%)  route 24.731ns (69.534%))
  Logic Levels:           30  (CARRY4=7 LUT2=4 LUT3=1 LUT4=3 LUT5=7 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=443, routed)         1.557     5.141    L_reg/clk_IBUF_BUFG
    SLICE_X48Y92         FDRE                                         r  L_reg/D_registers_q_reg[5][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y92         FDRE (Prop_fdre_C_Q)         0.456     5.597 r  L_reg/D_registers_q_reg[5][9]/Q
                         net (fo=16, routed)          1.858     7.455    L_reg/Q[2]
    SLICE_X36Y80         LUT3 (Prop_lut3_I1_O)        0.124     7.579 f  L_reg/L_572c5514_remainder0__0_carry_i_20__0/O
                         net (fo=4, routed)           0.859     8.438    L_reg/L_572c5514_remainder0__0_carry_i_20__0_n_0
    SLICE_X36Y80         LUT5 (Prop_lut5_I1_O)        0.152     8.590 r  L_reg/L_572c5514_remainder0__0_carry_i_10/O
                         net (fo=8, routed)           0.990     9.580    L_reg/L_572c5514_remainder0__0_carry_i_10_n_0
    SLICE_X39Y78         LUT6 (Prop_lut6_I0_O)        0.332     9.912 r  L_reg/L_572c5514_remainder0__0_carry_i_23/O
                         net (fo=3, routed)           0.677    10.589    L_reg/D_registers_q_reg[5][6]_0
    SLICE_X39Y78         LUT4 (Prop_lut4_I2_O)        0.124    10.713 r  L_reg/L_572c5514_remainder0__0_carry_i_12/O
                         net (fo=4, routed)           0.677    11.390    L_reg/L_572c5514_remainder0__0_carry_i_12_n_0
    SLICE_X39Y78         LUT2 (Prop_lut2_I1_O)        0.154    11.544 r  L_reg/L_572c5514_remainder0__0_carry_i_17__0/O
                         net (fo=1, routed)           0.847    12.391    L_reg/L_572c5514_remainder0__0_carry_i_17__0_n_0
    SLICE_X38Y77         LUT6 (Prop_lut6_I4_O)        0.327    12.718 r  L_reg/L_572c5514_remainder0__0_carry_i_5/O
                         net (fo=1, routed)           0.000    12.718    aseg_driver/decimal_renderer/i__carry__1_i_12__0_0[2]
    SLICE_X38Y77         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    13.098 r  aseg_driver/decimal_renderer/L_572c5514_remainder0__0_carry/CO[3]
                         net (fo=1, routed)           0.000    13.098    aseg_driver/decimal_renderer/L_572c5514_remainder0__0_carry_n_0
    SLICE_X38Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.215 r  aseg_driver/decimal_renderer/L_572c5514_remainder0__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.215    aseg_driver/decimal_renderer/L_572c5514_remainder0__0_carry__0_n_0
    SLICE_X38Y79         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    13.454 f  aseg_driver/decimal_renderer/L_572c5514_remainder0__0_carry__1/O[2]
                         net (fo=3, routed)           1.016    14.470    L_reg/L_572c5514_remainder0[10]
    SLICE_X41Y78         LUT5 (Prop_lut5_I1_O)        0.301    14.771 f  L_reg/i__carry__1_i_11__0/O
                         net (fo=8, routed)           1.024    15.795    L_reg/i__carry__1_i_11__0_n_0
    SLICE_X36Y76         LUT4 (Prop_lut4_I3_O)        0.150    15.945 f  L_reg/i__carry__0_i_16/O
                         net (fo=7, routed)           1.011    16.957    L_reg/i__carry__0_i_16_n_0
    SLICE_X36Y78         LUT6 (Prop_lut6_I0_O)        0.326    17.283 f  L_reg/i__carry__0_i_9__1/O
                         net (fo=6, routed)           0.990    18.272    L_reg/i__carry__0_i_9__1_n_0
    SLICE_X37Y77         LUT6 (Prop_lut6_I0_O)        0.124    18.396 f  L_reg/i__carry_i_11__0/O
                         net (fo=4, routed)           1.321    19.717    L_reg/i__carry_i_11__0_n_0
    SLICE_X41Y76         LUT2 (Prop_lut2_I1_O)        0.152    19.869 f  L_reg/i__carry_i_13__0/O
                         net (fo=3, routed)           0.826    20.695    L_reg/i__carry_i_13__0_n_0
    SLICE_X41Y77         LUT2 (Prop_lut2_I1_O)        0.332    21.027 r  L_reg/i__carry__0_i_4__1/O
                         net (fo=1, routed)           0.512    21.539    aseg_driver/decimal_renderer/i__carry__0_i_10__1[0]
    SLICE_X40Y77         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    22.065 r  aseg_driver/decimal_renderer/L_572c5514_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    22.065    aseg_driver/decimal_renderer/L_572c5514_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X40Y78         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    22.378 r  aseg_driver/decimal_renderer/L_572c5514_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           0.877    23.255    L_reg/i__carry__0_i_14[3]
    SLICE_X41Y78         LUT5 (Prop_lut5_I0_O)        0.306    23.561 r  L_reg/i__carry_i_22__1/O
                         net (fo=6, routed)           0.799    24.360    aseg_driver/decimal_renderer/i__carry__0_i_11__0
    SLICE_X43Y78         LUT5 (Prop_lut5_I0_O)        0.124    24.484 r  aseg_driver/decimal_renderer/i__carry__0_i_14/O
                         net (fo=7, routed)           0.801    25.285    L_reg/i__carry_i_18__0_0
    SLICE_X43Y75         LUT6 (Prop_lut6_I0_O)        0.124    25.409 r  L_reg/i__carry__0_i_11__0/O
                         net (fo=5, routed)           0.657    26.066    L_reg/i__carry__0_i_11__0_n_0
    SLICE_X43Y76         LUT5 (Prop_lut5_I3_O)        0.124    26.190 r  L_reg/i__carry_i_18__0/O
                         net (fo=3, routed)           0.654    26.844    L_reg/i__carry_i_18__0_n_0
    SLICE_X41Y77         LUT2 (Prop_lut2_I1_O)        0.117    26.961 r  L_reg/i__carry__0_i_4__2/O
                         net (fo=1, routed)           0.666    27.627    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_15_0[0]
    SLICE_X42Y77         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.758    28.385 r  aseg_driver/decimal_renderer/L_572c5514_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.385    aseg_driver/decimal_renderer/L_572c5514_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X42Y78         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    28.708 r  aseg_driver/decimal_renderer/L_572c5514_remainder0_inferred__1/i__carry__1/O[1]
                         net (fo=1, routed)           0.812    29.521    aseg_driver/decimal_renderer/L_572c5514_remainder0_inferred__1/i__carry__1_n_6
    SLICE_X43Y79         LUT4 (Prop_lut4_I1_O)        0.306    29.827 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_29/O
                         net (fo=1, routed)           0.433    30.259    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_29_n_0
    SLICE_X43Y79         LUT5 (Prop_lut5_I4_O)        0.124    30.383 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_22/O
                         net (fo=2, routed)           0.959    31.343    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_22_n_0
    SLICE_X45Y77         LUT6 (Prop_lut6_I5_O)        0.124    31.467 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_15/O
                         net (fo=1, routed)           0.798    32.265    L_reg/aseg_OBUF[1]_inst_i_1_0
    SLICE_X44Y77         LUT6 (Prop_lut6_I0_O)        0.124    32.389 r  L_reg/aseg_OBUF[10]_inst_i_5/O
                         net (fo=7, routed)           1.189    33.578    L_reg/aseg_OBUF[10]_inst_i_5_n_0
    SLICE_X44Y75         LUT5 (Prop_lut5_I4_O)        0.124    33.702 r  L_reg/aseg_OBUF[9]_inst_i_1/O
                         net (fo=1, routed)           3.477    37.179    aseg_OBUF[9]
    P3                   OBUF (Prop_obuf_I_O)         3.529    40.708 r  aseg_OBUF[9]_inst/O
                         net (fo=0)                   0.000    40.708    aseg[9]
    P3                                                                r  aseg[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[5][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aseg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.412ns  (logic 10.830ns (30.583%)  route 24.582ns (69.417%))
  Logic Levels:           30  (CARRY4=7 LUT2=4 LUT3=1 LUT4=3 LUT5=7 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=443, routed)         1.557     5.141    L_reg/clk_IBUF_BUFG
    SLICE_X48Y92         FDRE                                         r  L_reg/D_registers_q_reg[5][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y92         FDRE (Prop_fdre_C_Q)         0.456     5.597 r  L_reg/D_registers_q_reg[5][9]/Q
                         net (fo=16, routed)          1.858     7.455    L_reg/Q[2]
    SLICE_X36Y80         LUT3 (Prop_lut3_I1_O)        0.124     7.579 f  L_reg/L_572c5514_remainder0__0_carry_i_20__0/O
                         net (fo=4, routed)           0.859     8.438    L_reg/L_572c5514_remainder0__0_carry_i_20__0_n_0
    SLICE_X36Y80         LUT5 (Prop_lut5_I1_O)        0.152     8.590 r  L_reg/L_572c5514_remainder0__0_carry_i_10/O
                         net (fo=8, routed)           0.990     9.580    L_reg/L_572c5514_remainder0__0_carry_i_10_n_0
    SLICE_X39Y78         LUT6 (Prop_lut6_I0_O)        0.332     9.912 r  L_reg/L_572c5514_remainder0__0_carry_i_23/O
                         net (fo=3, routed)           0.677    10.589    L_reg/D_registers_q_reg[5][6]_0
    SLICE_X39Y78         LUT4 (Prop_lut4_I2_O)        0.124    10.713 r  L_reg/L_572c5514_remainder0__0_carry_i_12/O
                         net (fo=4, routed)           0.677    11.390    L_reg/L_572c5514_remainder0__0_carry_i_12_n_0
    SLICE_X39Y78         LUT2 (Prop_lut2_I1_O)        0.154    11.544 r  L_reg/L_572c5514_remainder0__0_carry_i_17__0/O
                         net (fo=1, routed)           0.847    12.391    L_reg/L_572c5514_remainder0__0_carry_i_17__0_n_0
    SLICE_X38Y77         LUT6 (Prop_lut6_I4_O)        0.327    12.718 r  L_reg/L_572c5514_remainder0__0_carry_i_5/O
                         net (fo=1, routed)           0.000    12.718    aseg_driver/decimal_renderer/i__carry__1_i_12__0_0[2]
    SLICE_X38Y77         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    13.098 r  aseg_driver/decimal_renderer/L_572c5514_remainder0__0_carry/CO[3]
                         net (fo=1, routed)           0.000    13.098    aseg_driver/decimal_renderer/L_572c5514_remainder0__0_carry_n_0
    SLICE_X38Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.215 r  aseg_driver/decimal_renderer/L_572c5514_remainder0__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.215    aseg_driver/decimal_renderer/L_572c5514_remainder0__0_carry__0_n_0
    SLICE_X38Y79         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    13.454 f  aseg_driver/decimal_renderer/L_572c5514_remainder0__0_carry__1/O[2]
                         net (fo=3, routed)           1.016    14.470    L_reg/L_572c5514_remainder0[10]
    SLICE_X41Y78         LUT5 (Prop_lut5_I1_O)        0.301    14.771 f  L_reg/i__carry__1_i_11__0/O
                         net (fo=8, routed)           1.024    15.795    L_reg/i__carry__1_i_11__0_n_0
    SLICE_X36Y76         LUT4 (Prop_lut4_I3_O)        0.150    15.945 f  L_reg/i__carry__0_i_16/O
                         net (fo=7, routed)           1.011    16.957    L_reg/i__carry__0_i_16_n_0
    SLICE_X36Y78         LUT6 (Prop_lut6_I0_O)        0.326    17.283 f  L_reg/i__carry__0_i_9__1/O
                         net (fo=6, routed)           0.990    18.272    L_reg/i__carry__0_i_9__1_n_0
    SLICE_X37Y77         LUT6 (Prop_lut6_I0_O)        0.124    18.396 f  L_reg/i__carry_i_11__0/O
                         net (fo=4, routed)           1.321    19.717    L_reg/i__carry_i_11__0_n_0
    SLICE_X41Y76         LUT2 (Prop_lut2_I1_O)        0.152    19.869 f  L_reg/i__carry_i_13__0/O
                         net (fo=3, routed)           0.826    20.695    L_reg/i__carry_i_13__0_n_0
    SLICE_X41Y77         LUT2 (Prop_lut2_I1_O)        0.332    21.027 r  L_reg/i__carry__0_i_4__1/O
                         net (fo=1, routed)           0.512    21.539    aseg_driver/decimal_renderer/i__carry__0_i_10__1[0]
    SLICE_X40Y77         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    22.065 r  aseg_driver/decimal_renderer/L_572c5514_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    22.065    aseg_driver/decimal_renderer/L_572c5514_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X40Y78         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    22.378 r  aseg_driver/decimal_renderer/L_572c5514_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           0.877    23.255    L_reg/i__carry__0_i_14[3]
    SLICE_X41Y78         LUT5 (Prop_lut5_I0_O)        0.306    23.561 r  L_reg/i__carry_i_22__1/O
                         net (fo=6, routed)           0.799    24.360    aseg_driver/decimal_renderer/i__carry__0_i_11__0
    SLICE_X43Y78         LUT5 (Prop_lut5_I0_O)        0.124    24.484 r  aseg_driver/decimal_renderer/i__carry__0_i_14/O
                         net (fo=7, routed)           0.801    25.285    L_reg/i__carry_i_18__0_0
    SLICE_X43Y75         LUT6 (Prop_lut6_I0_O)        0.124    25.409 r  L_reg/i__carry__0_i_11__0/O
                         net (fo=5, routed)           0.657    26.066    L_reg/i__carry__0_i_11__0_n_0
    SLICE_X43Y76         LUT5 (Prop_lut5_I3_O)        0.124    26.190 r  L_reg/i__carry_i_18__0/O
                         net (fo=3, routed)           0.654    26.844    L_reg/i__carry_i_18__0_n_0
    SLICE_X41Y77         LUT2 (Prop_lut2_I1_O)        0.117    26.961 r  L_reg/i__carry__0_i_4__2/O
                         net (fo=1, routed)           0.666    27.627    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_15_0[0]
    SLICE_X42Y77         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.758    28.385 r  aseg_driver/decimal_renderer/L_572c5514_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.385    aseg_driver/decimal_renderer/L_572c5514_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X42Y78         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    28.708 r  aseg_driver/decimal_renderer/L_572c5514_remainder0_inferred__1/i__carry__1/O[1]
                         net (fo=1, routed)           0.812    29.521    aseg_driver/decimal_renderer/L_572c5514_remainder0_inferred__1/i__carry__1_n_6
    SLICE_X43Y79         LUT4 (Prop_lut4_I1_O)        0.306    29.827 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_29/O
                         net (fo=1, routed)           0.433    30.259    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_29_n_0
    SLICE_X43Y79         LUT5 (Prop_lut5_I4_O)        0.124    30.383 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_22/O
                         net (fo=2, routed)           0.959    31.343    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_22_n_0
    SLICE_X45Y77         LUT6 (Prop_lut6_I5_O)        0.124    31.467 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_15/O
                         net (fo=1, routed)           0.798    32.265    L_reg/aseg_OBUF[1]_inst_i_1_0
    SLICE_X44Y77         LUT6 (Prop_lut6_I0_O)        0.124    32.389 r  L_reg/aseg_OBUF[10]_inst_i_5/O
                         net (fo=7, routed)           1.225    33.614    L_reg/aseg_OBUF[10]_inst_i_5_n_0
    SLICE_X44Y75         LUT5 (Prop_lut5_I1_O)        0.124    33.738 r  L_reg/aseg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           3.292    37.030    aseg_OBUF[4]
    N3                   OBUF (Prop_obuf_I_O)         3.523    40.553 r  aseg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    40.553    aseg[4]
    N3                                                                r  aseg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[4][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timerseg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.147ns  (logic 10.871ns (30.929%)  route 24.276ns (69.071%))
  Logic Levels:           31  (CARRY4=8 LUT2=3 LUT3=2 LUT4=4 LUT5=6 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=443, routed)         1.557     5.141    L_reg/clk_IBUF_BUFG
    SLICE_X49Y92         FDRE                                         r  L_reg/D_registers_q_reg[4][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y92         FDRE (Prop_fdre_C_Q)         0.456     5.597 f  L_reg/D_registers_q_reg[4][9]/Q
                         net (fo=15, routed)          2.485     8.082    L_reg/D_registers_q_reg[4][9]_0[3]
    SLICE_X44Y72         LUT2 (Prop_lut2_I0_O)        0.124     8.206 r  L_reg/L_572c5514_remainder0__0_carry_i_20/O
                         net (fo=3, routed)           0.596     8.802    L_reg/L_572c5514_remainder0__0_carry_i_20_n_0
    SLICE_X44Y73         LUT6 (Prop_lut6_I1_O)        0.124     8.926 r  L_reg/L_572c5514_remainder0__0_carry_i_15__0/O
                         net (fo=2, routed)           1.017     9.943    L_reg/L_572c5514_remainder0__0_carry_i_15__0_n_0
    SLICE_X44Y72         LUT2 (Prop_lut2_I1_O)        0.124    10.067 f  L_reg/L_572c5514_remainder0__0_carry_i_21__0/O
                         net (fo=3, routed)           0.847    10.914    L_reg/L_572c5514_remainder0__0_carry_i_21__0_n_0
    SLICE_X43Y73         LUT6 (Prop_lut6_I0_O)        0.124    11.038 f  L_reg/timerseg_OBUF[10]_inst_i_21/O
                         net (fo=3, routed)           0.816    11.854    L_reg/D_registers_q_reg[4][6]_0
    SLICE_X43Y72         LUT4 (Prop_lut4_I2_O)        0.152    12.006 r  L_reg/L_572c5514_remainder0__0_carry_i_9/O
                         net (fo=4, routed)           0.873    12.879    L_reg/L_572c5514_remainder0__0_carry_i_9_n_0
    SLICE_X42Y70         LUT5 (Prop_lut5_I3_O)        0.326    13.205 r  L_reg/L_572c5514_remainder0__0_carry_i_6__0/O
                         net (fo=1, routed)           0.000    13.205    timerseg_driver/decimal_renderer/i__carry__0_i_17__1_0[1]
    SLICE_X42Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.738 r  timerseg_driver/decimal_renderer/L_572c5514_remainder0__0_carry/CO[3]
                         net (fo=1, routed)           0.000    13.738    timerseg_driver/decimal_renderer/L_572c5514_remainder0__0_carry_n_0
    SLICE_X42Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.855 r  timerseg_driver/decimal_renderer/L_572c5514_remainder0__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.855    timerseg_driver/decimal_renderer/L_572c5514_remainder0__0_carry__0_n_0
    SLICE_X42Y72         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    14.094 r  timerseg_driver/decimal_renderer/L_572c5514_remainder0__0_carry__1/O[2]
                         net (fo=3, routed)           1.033    15.127    L_reg/L_572c5514_remainder0_1[10]
    SLICE_X43Y71         LUT5 (Prop_lut5_I4_O)        0.301    15.428 r  L_reg/i__carry__0_i_17__2/O
                         net (fo=11, routed)          1.185    16.613    L_reg/i__carry__0_i_17__2_n_0
    SLICE_X44Y70         LUT4 (Prop_lut4_I0_O)        0.152    16.765 f  L_reg/i__carry__0_i_25/O
                         net (fo=4, routed)           0.862    17.627    L_reg/i__carry__0_i_25_n_0
    SLICE_X43Y69         LUT6 (Prop_lut6_I0_O)        0.326    17.953 r  L_reg/i__carry__0_i_15__1/O
                         net (fo=8, routed)           0.820    18.773    L_reg/i__carry__0_i_15__1_n_0
    SLICE_X41Y70         LUT5 (Prop_lut5_I0_O)        0.118    18.891 r  L_reg/i__carry_i_12__1/O
                         net (fo=3, routed)           1.010    19.901    L_reg/i__carry_i_12__1_n_0
    SLICE_X41Y69         LUT3 (Prop_lut3_I1_O)        0.326    20.227 r  L_reg/i__carry_i_3__3/O
                         net (fo=2, routed)           0.669    20.897    L_reg/D_registers_q_reg[4][4]_1[0]
    SLICE_X40Y69         LUT5 (Prop_lut5_I0_O)        0.124    21.021 r  L_reg/i__carry_i_6__1/O
                         net (fo=1, routed)           0.000    21.021    timerseg_driver/decimal_renderer/i__carry_i_10__0_0[1]
    SLICE_X40Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.571 r  timerseg_driver/decimal_renderer/L_572c5514_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.571    timerseg_driver/decimal_renderer/L_572c5514_remainder0_inferred__0/i__carry_n_0
    SLICE_X40Y70         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    21.793 f  timerseg_driver/decimal_renderer/L_572c5514_remainder0_inferred__0/i__carry__0/O[0]
                         net (fo=2, routed)           1.017    22.810    L_reg/L_572c5514_remainder0_inferred__1/i__carry__1_0[0]
    SLICE_X40Y68         LUT3 (Prop_lut3_I2_O)        0.299    23.109 f  L_reg/i__carry__0_i_12__2/O
                         net (fo=9, routed)           1.338    24.447    L_reg/i__carry__0_i_12__2_n_0
    SLICE_X37Y71         LUT6 (Prop_lut6_I1_O)        0.124    24.571 r  L_reg/i__carry_i_21__2/O
                         net (fo=6, routed)           0.420    24.991    L_reg/i__carry_i_21__2_n_0
    SLICE_X37Y70         LUT6 (Prop_lut6_I0_O)        0.124    25.115 f  L_reg/i__carry_i_19__2/O
                         net (fo=1, routed)           0.670    25.785    L_reg/i__carry_i_19__2_n_0
    SLICE_X37Y70         LUT5 (Prop_lut5_I3_O)        0.124    25.909 f  L_reg/i__carry_i_9__2/O
                         net (fo=3, routed)           1.138    27.047    L_reg/i__carry_i_9__2_n_0
    SLICE_X39Y68         LUT2 (Prop_lut2_I1_O)        0.152    27.199 r  L_reg/i__carry_i_1__0/O
                         net (fo=1, routed)           0.382    27.582    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_13[2]
    SLICE_X38Y68         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.598    28.180 r  timerseg_driver/decimal_renderer/L_572c5514_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.180    timerseg_driver/decimal_renderer/L_572c5514_remainder0_inferred__1/i__carry_n_0
    SLICE_X38Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.297 r  timerseg_driver/decimal_renderer/L_572c5514_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.297    timerseg_driver/decimal_renderer/L_572c5514_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X38Y70         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    28.612 r  timerseg_driver/decimal_renderer/L_572c5514_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.623    29.234    timerseg_driver/decimal_renderer/L_572c5514_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X39Y70         LUT4 (Prop_lut4_I0_O)        0.307    29.541 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_33/O
                         net (fo=1, routed)           0.473    30.014    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_33_n_0
    SLICE_X39Y70         LUT5 (Prop_lut5_I4_O)        0.124    30.138 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_25/O
                         net (fo=3, routed)           1.014    31.153    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_25_n_0
    SLICE_X39Y69         LUT6 (Prop_lut6_I5_O)        0.124    31.277 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_8/O
                         net (fo=2, routed)           0.982    32.259    timerseg_driver/ctr/timerseg_OBUF[10]_inst_i_1
    SLICE_X41Y71         LUT6 (Prop_lut6_I0_O)        0.124    32.383 f  timerseg_driver/ctr/timerseg_OBUF[10]_inst_i_5/O
                         net (fo=6, routed)           0.958    33.341    L_reg/timerseg[1]
    SLICE_X44Y69         LUT4 (Prop_lut4_I3_O)        0.154    33.495 r  L_reg/timerseg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           3.046    36.541    timerseg_OBUF[6]
    C7                   OBUF (Prop_obuf_I_O)         3.747    40.288 r  timerseg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    40.288    timerseg[6]
    C7                                                                r  timerseg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[4][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timerseg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        34.971ns  (logic 10.847ns (31.016%)  route 24.125ns (68.984%))
  Logic Levels:           31  (CARRY4=8 LUT2=3 LUT3=2 LUT4=4 LUT5=6 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=443, routed)         1.557     5.141    L_reg/clk_IBUF_BUFG
    SLICE_X49Y92         FDRE                                         r  L_reg/D_registers_q_reg[4][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y92         FDRE (Prop_fdre_C_Q)         0.456     5.597 f  L_reg/D_registers_q_reg[4][9]/Q
                         net (fo=15, routed)          2.485     8.082    L_reg/D_registers_q_reg[4][9]_0[3]
    SLICE_X44Y72         LUT2 (Prop_lut2_I0_O)        0.124     8.206 r  L_reg/L_572c5514_remainder0__0_carry_i_20/O
                         net (fo=3, routed)           0.596     8.802    L_reg/L_572c5514_remainder0__0_carry_i_20_n_0
    SLICE_X44Y73         LUT6 (Prop_lut6_I1_O)        0.124     8.926 r  L_reg/L_572c5514_remainder0__0_carry_i_15__0/O
                         net (fo=2, routed)           1.017     9.943    L_reg/L_572c5514_remainder0__0_carry_i_15__0_n_0
    SLICE_X44Y72         LUT2 (Prop_lut2_I1_O)        0.124    10.067 f  L_reg/L_572c5514_remainder0__0_carry_i_21__0/O
                         net (fo=3, routed)           0.847    10.914    L_reg/L_572c5514_remainder0__0_carry_i_21__0_n_0
    SLICE_X43Y73         LUT6 (Prop_lut6_I0_O)        0.124    11.038 f  L_reg/timerseg_OBUF[10]_inst_i_21/O
                         net (fo=3, routed)           0.816    11.854    L_reg/D_registers_q_reg[4][6]_0
    SLICE_X43Y72         LUT4 (Prop_lut4_I2_O)        0.152    12.006 r  L_reg/L_572c5514_remainder0__0_carry_i_9/O
                         net (fo=4, routed)           0.873    12.879    L_reg/L_572c5514_remainder0__0_carry_i_9_n_0
    SLICE_X42Y70         LUT5 (Prop_lut5_I3_O)        0.326    13.205 r  L_reg/L_572c5514_remainder0__0_carry_i_6__0/O
                         net (fo=1, routed)           0.000    13.205    timerseg_driver/decimal_renderer/i__carry__0_i_17__1_0[1]
    SLICE_X42Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.738 r  timerseg_driver/decimal_renderer/L_572c5514_remainder0__0_carry/CO[3]
                         net (fo=1, routed)           0.000    13.738    timerseg_driver/decimal_renderer/L_572c5514_remainder0__0_carry_n_0
    SLICE_X42Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.855 r  timerseg_driver/decimal_renderer/L_572c5514_remainder0__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.855    timerseg_driver/decimal_renderer/L_572c5514_remainder0__0_carry__0_n_0
    SLICE_X42Y72         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    14.094 r  timerseg_driver/decimal_renderer/L_572c5514_remainder0__0_carry__1/O[2]
                         net (fo=3, routed)           1.033    15.127    L_reg/L_572c5514_remainder0_1[10]
    SLICE_X43Y71         LUT5 (Prop_lut5_I4_O)        0.301    15.428 r  L_reg/i__carry__0_i_17__2/O
                         net (fo=11, routed)          1.185    16.613    L_reg/i__carry__0_i_17__2_n_0
    SLICE_X44Y70         LUT4 (Prop_lut4_I0_O)        0.152    16.765 f  L_reg/i__carry__0_i_25/O
                         net (fo=4, routed)           0.862    17.627    L_reg/i__carry__0_i_25_n_0
    SLICE_X43Y69         LUT6 (Prop_lut6_I0_O)        0.326    17.953 r  L_reg/i__carry__0_i_15__1/O
                         net (fo=8, routed)           0.820    18.773    L_reg/i__carry__0_i_15__1_n_0
    SLICE_X41Y70         LUT5 (Prop_lut5_I0_O)        0.118    18.891 r  L_reg/i__carry_i_12__1/O
                         net (fo=3, routed)           1.010    19.901    L_reg/i__carry_i_12__1_n_0
    SLICE_X41Y69         LUT3 (Prop_lut3_I1_O)        0.326    20.227 r  L_reg/i__carry_i_3__3/O
                         net (fo=2, routed)           0.669    20.897    L_reg/D_registers_q_reg[4][4]_1[0]
    SLICE_X40Y69         LUT5 (Prop_lut5_I0_O)        0.124    21.021 r  L_reg/i__carry_i_6__1/O
                         net (fo=1, routed)           0.000    21.021    timerseg_driver/decimal_renderer/i__carry_i_10__0_0[1]
    SLICE_X40Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.571 r  timerseg_driver/decimal_renderer/L_572c5514_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.571    timerseg_driver/decimal_renderer/L_572c5514_remainder0_inferred__0/i__carry_n_0
    SLICE_X40Y70         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    21.793 f  timerseg_driver/decimal_renderer/L_572c5514_remainder0_inferred__0/i__carry__0/O[0]
                         net (fo=2, routed)           1.017    22.810    L_reg/L_572c5514_remainder0_inferred__1/i__carry__1_0[0]
    SLICE_X40Y68         LUT3 (Prop_lut3_I2_O)        0.299    23.109 f  L_reg/i__carry__0_i_12__2/O
                         net (fo=9, routed)           1.338    24.447    L_reg/i__carry__0_i_12__2_n_0
    SLICE_X37Y71         LUT6 (Prop_lut6_I1_O)        0.124    24.571 r  L_reg/i__carry_i_21__2/O
                         net (fo=6, routed)           0.420    24.991    L_reg/i__carry_i_21__2_n_0
    SLICE_X37Y70         LUT6 (Prop_lut6_I0_O)        0.124    25.115 f  L_reg/i__carry_i_19__2/O
                         net (fo=1, routed)           0.670    25.785    L_reg/i__carry_i_19__2_n_0
    SLICE_X37Y70         LUT5 (Prop_lut5_I3_O)        0.124    25.909 f  L_reg/i__carry_i_9__2/O
                         net (fo=3, routed)           1.138    27.047    L_reg/i__carry_i_9__2_n_0
    SLICE_X39Y68         LUT2 (Prop_lut2_I1_O)        0.152    27.199 r  L_reg/i__carry_i_1__0/O
                         net (fo=1, routed)           0.382    27.582    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_13[2]
    SLICE_X38Y68         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.598    28.180 r  timerseg_driver/decimal_renderer/L_572c5514_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.180    timerseg_driver/decimal_renderer/L_572c5514_remainder0_inferred__1/i__carry_n_0
    SLICE_X38Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.297 r  timerseg_driver/decimal_renderer/L_572c5514_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.297    timerseg_driver/decimal_renderer/L_572c5514_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X38Y70         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    28.612 r  timerseg_driver/decimal_renderer/L_572c5514_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.623    29.234    timerseg_driver/decimal_renderer/L_572c5514_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X39Y70         LUT4 (Prop_lut4_I0_O)        0.307    29.541 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_33/O
                         net (fo=1, routed)           0.473    30.014    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_33_n_0
    SLICE_X39Y70         LUT5 (Prop_lut5_I4_O)        0.124    30.138 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_25/O
                         net (fo=3, routed)           1.014    31.153    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_25_n_0
    SLICE_X39Y69         LUT6 (Prop_lut6_I5_O)        0.124    31.277 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_8/O
                         net (fo=2, routed)           0.982    32.259    timerseg_driver/ctr/timerseg_OBUF[10]_inst_i_1
    SLICE_X41Y71         LUT6 (Prop_lut6_I0_O)        0.124    32.383 f  timerseg_driver/ctr/timerseg_OBUF[10]_inst_i_5/O
                         net (fo=6, routed)           1.183    33.566    L_reg/timerseg[1]
    SLICE_X44Y69         LUT4 (Prop_lut4_I0_O)        0.152    33.718 r  L_reg/timerseg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.670    36.388    timerseg_OBUF[3]
    G4                   OBUF (Prop_obuf_I_O)         3.725    40.112 r  timerseg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    40.112    timerseg[3]
    G4                                                                r  timerseg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[4][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timerseg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        34.951ns  (logic 10.620ns (30.385%)  route 24.331ns (69.615%))
  Logic Levels:           31  (CARRY4=8 LUT2=3 LUT3=2 LUT4=4 LUT5=6 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=443, routed)         1.557     5.141    L_reg/clk_IBUF_BUFG
    SLICE_X49Y92         FDRE                                         r  L_reg/D_registers_q_reg[4][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y92         FDRE (Prop_fdre_C_Q)         0.456     5.597 f  L_reg/D_registers_q_reg[4][9]/Q
                         net (fo=15, routed)          2.485     8.082    L_reg/D_registers_q_reg[4][9]_0[3]
    SLICE_X44Y72         LUT2 (Prop_lut2_I0_O)        0.124     8.206 r  L_reg/L_572c5514_remainder0__0_carry_i_20/O
                         net (fo=3, routed)           0.596     8.802    L_reg/L_572c5514_remainder0__0_carry_i_20_n_0
    SLICE_X44Y73         LUT6 (Prop_lut6_I1_O)        0.124     8.926 r  L_reg/L_572c5514_remainder0__0_carry_i_15__0/O
                         net (fo=2, routed)           1.017     9.943    L_reg/L_572c5514_remainder0__0_carry_i_15__0_n_0
    SLICE_X44Y72         LUT2 (Prop_lut2_I1_O)        0.124    10.067 f  L_reg/L_572c5514_remainder0__0_carry_i_21__0/O
                         net (fo=3, routed)           0.847    10.914    L_reg/L_572c5514_remainder0__0_carry_i_21__0_n_0
    SLICE_X43Y73         LUT6 (Prop_lut6_I0_O)        0.124    11.038 f  L_reg/timerseg_OBUF[10]_inst_i_21/O
                         net (fo=3, routed)           0.816    11.854    L_reg/D_registers_q_reg[4][6]_0
    SLICE_X43Y72         LUT4 (Prop_lut4_I2_O)        0.152    12.006 r  L_reg/L_572c5514_remainder0__0_carry_i_9/O
                         net (fo=4, routed)           0.873    12.879    L_reg/L_572c5514_remainder0__0_carry_i_9_n_0
    SLICE_X42Y70         LUT5 (Prop_lut5_I3_O)        0.326    13.205 r  L_reg/L_572c5514_remainder0__0_carry_i_6__0/O
                         net (fo=1, routed)           0.000    13.205    timerseg_driver/decimal_renderer/i__carry__0_i_17__1_0[1]
    SLICE_X42Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.738 r  timerseg_driver/decimal_renderer/L_572c5514_remainder0__0_carry/CO[3]
                         net (fo=1, routed)           0.000    13.738    timerseg_driver/decimal_renderer/L_572c5514_remainder0__0_carry_n_0
    SLICE_X42Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.855 r  timerseg_driver/decimal_renderer/L_572c5514_remainder0__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.855    timerseg_driver/decimal_renderer/L_572c5514_remainder0__0_carry__0_n_0
    SLICE_X42Y72         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    14.094 r  timerseg_driver/decimal_renderer/L_572c5514_remainder0__0_carry__1/O[2]
                         net (fo=3, routed)           1.033    15.127    L_reg/L_572c5514_remainder0_1[10]
    SLICE_X43Y71         LUT5 (Prop_lut5_I4_O)        0.301    15.428 r  L_reg/i__carry__0_i_17__2/O
                         net (fo=11, routed)          1.185    16.613    L_reg/i__carry__0_i_17__2_n_0
    SLICE_X44Y70         LUT4 (Prop_lut4_I0_O)        0.152    16.765 f  L_reg/i__carry__0_i_25/O
                         net (fo=4, routed)           0.862    17.627    L_reg/i__carry__0_i_25_n_0
    SLICE_X43Y69         LUT6 (Prop_lut6_I0_O)        0.326    17.953 r  L_reg/i__carry__0_i_15__1/O
                         net (fo=8, routed)           0.820    18.773    L_reg/i__carry__0_i_15__1_n_0
    SLICE_X41Y70         LUT5 (Prop_lut5_I0_O)        0.118    18.891 r  L_reg/i__carry_i_12__1/O
                         net (fo=3, routed)           1.010    19.901    L_reg/i__carry_i_12__1_n_0
    SLICE_X41Y69         LUT3 (Prop_lut3_I1_O)        0.326    20.227 r  L_reg/i__carry_i_3__3/O
                         net (fo=2, routed)           0.669    20.897    L_reg/D_registers_q_reg[4][4]_1[0]
    SLICE_X40Y69         LUT5 (Prop_lut5_I0_O)        0.124    21.021 r  L_reg/i__carry_i_6__1/O
                         net (fo=1, routed)           0.000    21.021    timerseg_driver/decimal_renderer/i__carry_i_10__0_0[1]
    SLICE_X40Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.571 r  timerseg_driver/decimal_renderer/L_572c5514_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.571    timerseg_driver/decimal_renderer/L_572c5514_remainder0_inferred__0/i__carry_n_0
    SLICE_X40Y70         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    21.793 f  timerseg_driver/decimal_renderer/L_572c5514_remainder0_inferred__0/i__carry__0/O[0]
                         net (fo=2, routed)           1.017    22.810    L_reg/L_572c5514_remainder0_inferred__1/i__carry__1_0[0]
    SLICE_X40Y68         LUT3 (Prop_lut3_I2_O)        0.299    23.109 f  L_reg/i__carry__0_i_12__2/O
                         net (fo=9, routed)           1.338    24.447    L_reg/i__carry__0_i_12__2_n_0
    SLICE_X37Y71         LUT6 (Prop_lut6_I1_O)        0.124    24.571 r  L_reg/i__carry_i_21__2/O
                         net (fo=6, routed)           0.420    24.991    L_reg/i__carry_i_21__2_n_0
    SLICE_X37Y70         LUT6 (Prop_lut6_I0_O)        0.124    25.115 f  L_reg/i__carry_i_19__2/O
                         net (fo=1, routed)           0.670    25.785    L_reg/i__carry_i_19__2_n_0
    SLICE_X37Y70         LUT5 (Prop_lut5_I3_O)        0.124    25.909 f  L_reg/i__carry_i_9__2/O
                         net (fo=3, routed)           1.138    27.047    L_reg/i__carry_i_9__2_n_0
    SLICE_X39Y68         LUT2 (Prop_lut2_I1_O)        0.152    27.199 r  L_reg/i__carry_i_1__0/O
                         net (fo=1, routed)           0.382    27.582    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_13[2]
    SLICE_X38Y68         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.598    28.180 r  timerseg_driver/decimal_renderer/L_572c5514_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.180    timerseg_driver/decimal_renderer/L_572c5514_remainder0_inferred__1/i__carry_n_0
    SLICE_X38Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.297 r  timerseg_driver/decimal_renderer/L_572c5514_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.297    timerseg_driver/decimal_renderer/L_572c5514_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X38Y70         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    28.612 f  timerseg_driver/decimal_renderer/L_572c5514_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.623    29.234    timerseg_driver/decimal_renderer/L_572c5514_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X39Y70         LUT4 (Prop_lut4_I0_O)        0.307    29.541 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_33/O
                         net (fo=1, routed)           0.473    30.014    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_33_n_0
    SLICE_X39Y70         LUT5 (Prop_lut5_I4_O)        0.124    30.138 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_25/O
                         net (fo=3, routed)           1.014    31.153    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_25_n_0
    SLICE_X39Y69         LUT6 (Prop_lut6_I5_O)        0.124    31.277 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_8/O
                         net (fo=2, routed)           0.982    32.259    timerseg_driver/ctr/timerseg_OBUF[10]_inst_i_1
    SLICE_X41Y71         LUT6 (Prop_lut6_I0_O)        0.124    32.383 r  timerseg_driver/ctr/timerseg_OBUF[10]_inst_i_5/O
                         net (fo=6, routed)           1.183    33.566    L_reg/timerseg[1]
    SLICE_X44Y69         LUT4 (Prop_lut4_I0_O)        0.124    33.690 r  L_reg/timerseg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.876    36.566    timerseg_OBUF[1]
    D5                   OBUF (Prop_obuf_I_O)         3.526    40.092 r  timerseg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    40.092    timerseg[1]
    D5                                                                r  timerseg[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 D_buff4_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.728ns  (logic 1.390ns (80.429%)  route 0.338ns (19.571%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=443, routed)         0.589     1.533    clk_IBUF_BUFG
    SLICE_X64Y65         FDRE                                         r  D_buff4_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y65         FDRE (Prop_fdre_C_Q)         0.164     1.697 r  D_buff4_q_reg[0]/Q
                         net (fo=5, routed)           0.338     2.035    io_led_OBUF[0]
    G2                   OBUF (Prop_obuf_I_O)         1.226     3.261 r  io_led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.261    io_led[0]
    G2                                                                r  io_led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 D_buff4_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.754ns  (logic 1.386ns (79.036%)  route 0.368ns (20.965%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=443, routed)         0.589     1.533    clk_IBUF_BUFG
    SLICE_X64Y65         FDRE                                         r  D_buff4_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y65         FDRE (Prop_fdre_C_Q)         0.164     1.697 r  D_buff4_q_reg[2]/Q
                         net (fo=3, routed)           0.368     2.065    io_led_OBUF[2]
    H2                   OBUF (Prop_obuf_I_O)         1.222     3.287 r  io_led_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.287    io_led[2]
    H2                                                                r  io_led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 D_buff4_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.778ns  (logic 1.428ns (80.295%)  route 0.350ns (19.705%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=443, routed)         0.589     1.533    clk_IBUF_BUFG
    SLICE_X64Y65         FDRE                                         r  D_buff4_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y65         FDRE (Prop_fdre_C_Q)         0.148     1.681 r  D_buff4_q_reg[1]/Q
                         net (fo=4, routed)           0.350     2.031    io_led_OBUF[1]
    G1                   OBUF (Prop_obuf_I_O)         1.280     3.311 r  io_led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.311    io_led[1]
    G1                                                                r  io_led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 D_buff4_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.863ns  (logic 1.425ns (76.480%)  route 0.438ns (23.520%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=443, routed)         0.589     1.533    clk_IBUF_BUFG
    SLICE_X64Y65         FDRE                                         r  D_buff4_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y65         FDRE (Prop_fdre_C_Q)         0.148     1.681 r  D_buff4_q_reg[3]/Q
                         net (fo=2, routed)           0.438     2.119    io_led_OBUF[3]
    H1                   OBUF (Prop_obuf_I_O)         1.277     3.396 r  io_led_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.396    io_led[3]
    H1                                                                r  io_led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_cond/D_stage_q_reg[3]_lopt_replica/C
                            (rising edge-triggered cell FDPE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.923ns  (logic 1.414ns (73.525%)  route 0.509ns (26.475%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=443, routed)         0.589     1.533    reset_cond/clk_IBUF_BUFG
    SLICE_X65Y65         FDPE                                         r  reset_cond/D_stage_q_reg[3]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y65         FDPE (Prop_fdpe_C_Q)         0.128     1.661 r  reset_cond/D_stage_q_reg[3]_lopt_replica/Q
                         net (fo=1, routed)           0.509     2.170    lopt
    L2                   OBUF (Prop_obuf_I_O)         1.286     3.456 r  io_led_OBUF[7]_inst/O
                         net (fo=0)                   0.000     3.456    io_led[7]
    L2                                                                r  io_led[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cond_butt_next_play/D_ctr_q_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.974ns  (logic 1.484ns (75.187%)  route 0.490ns (24.813%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=443, routed)         0.593     1.537    cond_butt_next_play/clk_IBUF_BUFG
    SLICE_X64Y54         FDRE                                         r  cond_butt_next_play/D_ctr_q_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y54         FDRE (Prop_fdre_C_Q)         0.164     1.701 r  cond_butt_next_play/D_ctr_q_reg[11]/Q
                         net (fo=2, routed)           0.096     1.796    cond_butt_next_play/D_ctr_q_reg[11]
    SLICE_X65Y54         LUT4 (Prop_lut4_I2_O)        0.045     1.841 f  cond_butt_next_play/io_led_OBUF[6]_inst_i_4/O
                         net (fo=1, routed)           0.051     1.893    cond_butt_next_play/io_led_OBUF[6]_inst_i_4_n_0
    SLICE_X65Y54         LUT6 (Prop_lut6_I2_O)        0.045     1.938 r  cond_butt_next_play/io_led_OBUF[6]_inst_i_1/O
                         net (fo=4, routed)           0.343     2.280    io_led_OBUF[6]
    L3                   OBUF (Prop_obuf_I_O)         1.230     3.510 r  io_led_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.510    io_led[6]
    L3                                                                r  io_led[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 forLoop_idx_0_488512443[1].cond_butt_sel_desel/D_ctr_q_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.031ns  (logic 1.483ns (73.054%)  route 0.547ns (26.946%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=443, routed)         0.591     1.535    forLoop_idx_0_488512443[1].cond_butt_sel_desel/clk_IBUF_BUFG
    SLICE_X60Y57         FDRE                                         r  forLoop_idx_0_488512443[1].cond_butt_sel_desel/D_ctr_q_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y57         FDRE (Prop_fdre_C_Q)         0.164     1.699 r  forLoop_idx_0_488512443[1].cond_butt_sel_desel/D_ctr_q_reg[11]/Q
                         net (fo=2, routed)           0.094     1.793    forLoop_idx_0_488512443[1].cond_butt_sel_desel/D_ctr_q_reg[11]
    SLICE_X61Y57         LUT4 (Prop_lut4_I2_O)        0.045     1.838 f  forLoop_idx_0_488512443[1].cond_butt_sel_desel/io_led_OBUF[5]_inst_i_4/O
                         net (fo=1, routed)           0.051     1.889    forLoop_idx_0_488512443[1].cond_butt_sel_desel/io_led_OBUF[5]_inst_i_4_n_0
    SLICE_X61Y57         LUT6 (Prop_lut6_I2_O)        0.045     1.934 r  forLoop_idx_0_488512443[1].cond_butt_sel_desel/io_led_OBUF[5]_inst_i_1/O
                         net (fo=5, routed)           0.402     2.336    io_led_OBUF[5]
    J1                   OBUF (Prop_obuf_I_O)         1.229     3.565 r  io_led_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.565    io_led[5]
    J1                                                                r  io_led[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 forLoop_idx_0_488512443[0].cond_butt_sel_desel/D_ctr_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.060ns  (logic 1.421ns (68.947%)  route 0.640ns (31.053%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=443, routed)         0.593     1.537    forLoop_idx_0_488512443[0].cond_butt_sel_desel/clk_IBUF_BUFG
    SLICE_X62Y55         FDRE                                         r  forLoop_idx_0_488512443[0].cond_butt_sel_desel/D_ctr_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y55         FDRE (Prop_fdre_C_Q)         0.141     1.678 r  forLoop_idx_0_488512443[0].cond_butt_sel_desel/D_ctr_q_reg[6]/Q
                         net (fo=2, routed)           0.227     1.905    forLoop_idx_0_488512443[0].cond_butt_sel_desel/D_ctr_q_reg[6]
    SLICE_X63Y55         LUT6 (Prop_lut6_I5_O)        0.045     1.950 r  forLoop_idx_0_488512443[0].cond_butt_sel_desel/io_led_OBUF[4]_inst_i_1/O
                         net (fo=13, routed)          0.413     2.363    io_led_OBUF[4]
    K1                   OBUF (Prop_obuf_I_O)         1.235     3.597 r  io_led_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.597    io_led[4]
    K1                                                                r  io_led[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sm/D_debug_dff_q_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.360ns  (logic 1.801ns (76.333%)  route 0.559ns (23.667%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=443, routed)         0.608     1.552    sm/clk_IBUF_BUFG
    RAMB18_X0Y16         RAMB18E1                                     r  sm/D_debug_dff_q_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y16         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[3])
                                                      0.585     2.137 r  sm/D_debug_dff_q_reg/DOADO[3]
                         net (fo=1, routed)           0.559     2.696    led_OBUF[3]
    L13                  OBUF (Prop_obuf_I_O)         1.216     3.912 r  led_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.912    led[3]
    L13                                                               r  led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sm/D_debug_dff_q_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.366ns  (logic 1.799ns (76.042%)  route 0.567ns (23.958%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=443, routed)         0.608     1.552    sm/clk_IBUF_BUFG
    RAMB18_X0Y16         RAMB18E1                                     r  sm/D_debug_dff_q_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y16         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      0.585     2.137 r  sm/D_debug_dff_q_reg/DOADO[0]
                         net (fo=1, routed)           0.567     2.704    led_OBUF[0]
    K13                  OBUF (Prop_obuf_I_O)         1.214     3.918 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.918    led[0]
    K13                                                               r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_0

Max Delay            12 Endpoints
Min Delay            12 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[0]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.026ns  (logic 1.628ns (40.433%)  route 2.398ns (59.567%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.907ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.907ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         1.504     1.504 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           1.484     2.988    reset_cond/butt_reset_IBUF
    SLICE_X65Y72         LUT1 (Prop_lut1_I0_O)        0.124     3.112 f  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.914     4.026    reset_cond/M_reset_cond_in
    SLICE_X65Y65         FDPE                                         f  reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=443, routed)         1.503     4.907    reset_cond/clk_IBUF_BUFG
    SLICE_X65Y65         FDPE                                         r  reset_cond/D_stage_q_reg[0]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[1]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.026ns  (logic 1.628ns (40.433%)  route 2.398ns (59.567%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.907ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.907ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         1.504     1.504 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           1.484     2.988    reset_cond/butt_reset_IBUF
    SLICE_X65Y72         LUT1 (Prop_lut1_I0_O)        0.124     3.112 f  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.914     4.026    reset_cond/M_reset_cond_in
    SLICE_X65Y65         FDPE                                         f  reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=443, routed)         1.503     4.907    reset_cond/clk_IBUF_BUFG
    SLICE_X65Y65         FDPE                                         r  reset_cond/D_stage_q_reg[1]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[2]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.026ns  (logic 1.628ns (40.433%)  route 2.398ns (59.567%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.907ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.907ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         1.504     1.504 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           1.484     2.988    reset_cond/butt_reset_IBUF
    SLICE_X65Y72         LUT1 (Prop_lut1_I0_O)        0.124     3.112 f  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.914     4.026    reset_cond/M_reset_cond_in
    SLICE_X65Y65         FDPE                                         f  reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=443, routed)         1.503     4.907    reset_cond/clk_IBUF_BUFG
    SLICE_X65Y65         FDPE                                         r  reset_cond/D_stage_q_reg[2]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.026ns  (logic 1.628ns (40.433%)  route 2.398ns (59.567%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.907ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.907ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         1.504     1.504 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           1.484     2.988    reset_cond/butt_reset_IBUF
    SLICE_X65Y72         LUT1 (Prop_lut1_I0_O)        0.124     3.112 f  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.914     4.026    reset_cond/M_reset_cond_in
    SLICE_X65Y65         FDPE                                         f  reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=443, routed)         1.503     4.907    reset_cond/clk_IBUF_BUFG
    SLICE_X65Y65         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]_lopt_replica/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.026ns  (logic 1.628ns (40.433%)  route 2.398ns (59.567%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.907ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.907ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         1.504     1.504 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           1.484     2.988    reset_cond/butt_reset_IBUF
    SLICE_X65Y72         LUT1 (Prop_lut1_I0_O)        0.124     3.112 f  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.914     4.026    reset_cond/M_reset_cond_in
    SLICE_X65Y65         FDPE                                         f  reset_cond/D_stage_q_reg[3]_lopt_replica/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=443, routed)         1.503     4.907    reset_cond/clk_IBUF_BUFG
    SLICE_X65Y65         FDPE                                         r  reset_cond/D_stage_q_reg[3]_lopt_replica/C

Slack:                    inf
  Source:                 butt_dirs[3]
                            (input port)
  Destination:            forLoop_idx_0_251126276[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.793ns  (logic 1.617ns (42.643%)  route 2.175ns (57.357%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.829ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.829ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A3                                                0.000     0.000 f  butt_dirs[3] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[3]
    A3                   IBUF (Prop_ibuf_I_O)         1.493     1.493 f  butt_dirs_IBUF[3]_inst/O
                         net (fo=1, routed)           2.175     3.669    forLoop_idx_0_251126276[3].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X54Y74         LUT1 (Prop_lut1_I0_O)        0.124     3.793 r  forLoop_idx_0_251126276[3].cond_butt_dirs/sync/D_pipe_q[0]_i_1__4/O
                         net (fo=1, routed)           0.000     3.793    forLoop_idx_0_251126276[3].cond_butt_dirs/sync/M_cond_butt_dirs_in[3]
    SLICE_X54Y74         FDRE                                         r  forLoop_idx_0_251126276[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=443, routed)         1.425     4.829    forLoop_idx_0_251126276[3].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X54Y74         FDRE                                         r  forLoop_idx_0_251126276[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[0]
                            (input port)
  Destination:            forLoop_idx_0_251126276[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.773ns  (logic 1.625ns (43.060%)  route 2.149ns (56.940%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.834ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.834ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A7                                                0.000     0.000 f  butt_dirs[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[0]
    A7                   IBUF (Prop_ibuf_I_O)         1.501     1.501 f  butt_dirs_IBUF[0]_inst/O
                         net (fo=1, routed)           2.149     3.649    forLoop_idx_0_251126276[0].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X50Y71         LUT1 (Prop_lut1_I0_O)        0.124     3.773 r  forLoop_idx_0_251126276[0].cond_butt_dirs/sync/D_pipe_q[0]_i_1__1/O
                         net (fo=1, routed)           0.000     3.773    forLoop_idx_0_251126276[0].cond_butt_dirs/sync/M_cond_butt_dirs_in[0]
    SLICE_X50Y71         FDRE                                         r  forLoop_idx_0_251126276[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=443, routed)         1.430     4.834    forLoop_idx_0_251126276[0].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X50Y71         FDRE                                         r  forLoop_idx_0_251126276[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[1]
                            (input port)
  Destination:            forLoop_idx_0_251126276[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.711ns  (logic 1.615ns (43.521%)  route 2.096ns (56.479%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.829ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.829ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B5                                                0.000     0.000 f  butt_dirs[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[1]
    B5                   IBUF (Prop_ibuf_I_O)         1.491     1.491 f  butt_dirs_IBUF[1]_inst/O
                         net (fo=1, routed)           2.096     3.587    forLoop_idx_0_251126276[1].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X54Y74         LUT1 (Prop_lut1_I0_O)        0.124     3.711 r  forLoop_idx_0_251126276[1].cond_butt_dirs/sync/D_pipe_q[0]_i_1__2/O
                         net (fo=1, routed)           0.000     3.711    forLoop_idx_0_251126276[1].cond_butt_dirs/sync/M_cond_butt_dirs_in[1]
    SLICE_X54Y74         FDRE                                         r  forLoop_idx_0_251126276[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=443, routed)         1.425     4.829    forLoop_idx_0_251126276[1].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X54Y74         FDRE                                         r  forLoop_idx_0_251126276[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_next_play
                            (input port)
  Destination:            cond_butt_next_play/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.619ns  (logic 1.622ns (44.839%)  route 1.996ns (55.161%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.913ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.913ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D1                                                0.000     0.000 f  butt_next_play (IN)
                         net (fo=0)                   0.000     0.000    butt_next_play
    D1                   IBUF (Prop_ibuf_I_O)         1.498     1.498 f  butt_next_play_IBUF_inst/O
                         net (fo=1, routed)           1.996     3.495    cond_butt_next_play/sync/butt_next_play_IBUF
    SLICE_X63Y54         LUT1 (Prop_lut1_I0_O)        0.124     3.619 r  cond_butt_next_play/sync/D_pipe_q[0]_i_1__5/O
                         net (fo=1, routed)           0.000     3.619    cond_butt_next_play/sync/D_pipe_d[0]
    SLICE_X63Y54         FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=443, routed)         1.509     4.913    cond_butt_next_play/sync/clk_IBUF_BUFG
    SLICE_X63Y54         FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_sel_desel[0]
                            (input port)
  Destination:            forLoop_idx_0_488512443[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.168ns  (logic 1.611ns (50.841%)  route 1.558ns (49.159%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.912ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.912ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F3                                                0.000     0.000 f  butt_sel_desel[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_sel_desel[0]
    F3                   IBUF (Prop_ibuf_I_O)         1.487     1.487 f  butt_sel_desel_IBUF[0]_inst/O
                         net (fo=1, routed)           1.558     3.044    forLoop_idx_0_488512443[0].cond_butt_sel_desel/sync/butt_sel_desel_IBUF[0]
    SLICE_X63Y58         LUT1 (Prop_lut1_I0_O)        0.124     3.168 r  forLoop_idx_0_488512443[0].cond_butt_sel_desel/sync/D_pipe_q[0]_i_1/O
                         net (fo=1, routed)           0.000     3.168    forLoop_idx_0_488512443[0].cond_butt_sel_desel/sync/M_cond_butt_sel_desel_in[0]
    SLICE_X63Y58         FDRE                                         r  forLoop_idx_0_488512443[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=443, routed)         1.508     4.912    forLoop_idx_0_488512443[0].cond_butt_sel_desel/sync/clk_IBUF_BUFG
    SLICE_X63Y58         FDRE                                         r  forLoop_idx_0_488512443[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 butt_sel_desel[1]
                            (input port)
  Destination:            forLoop_idx_0_488512443[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.851ns  (logic 0.307ns (36.072%)  route 0.544ns (63.928%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.050ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.050ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E1                                                0.000     0.000 f  butt_sel_desel[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_sel_desel[1]
    E1                   IBUF (Prop_ibuf_I_O)         0.262     0.262 f  butt_sel_desel_IBUF[1]_inst/O
                         net (fo=1, routed)           0.544     0.806    forLoop_idx_0_488512443[1].cond_butt_sel_desel/sync/butt_sel_desel_IBUF[0]
    SLICE_X61Y59         LUT1 (Prop_lut1_I0_O)        0.045     0.851 r  forLoop_idx_0_488512443[1].cond_butt_sel_desel/sync/D_pipe_q[0]_i_1__0/O
                         net (fo=1, routed)           0.000     0.851    forLoop_idx_0_488512443[1].cond_butt_sel_desel/sync/M_cond_butt_sel_desel_in[1]
    SLICE_X61Y59         FDRE                                         r  forLoop_idx_0_488512443[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=443, routed)         0.860     2.050    forLoop_idx_0_488512443[1].cond_butt_sel_desel/sync/clk_IBUF_BUFG
    SLICE_X61Y59         FDRE                                         r  forLoop_idx_0_488512443[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_sel_desel[0]
                            (input port)
  Destination:            forLoop_idx_0_488512443[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.889ns  (logic 0.300ns (33.696%)  route 0.590ns (66.304%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F3                                                0.000     0.000 f  butt_sel_desel[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_sel_desel[0]
    F3                   IBUF (Prop_ibuf_I_O)         0.255     0.255 f  butt_sel_desel_IBUF[0]_inst/O
                         net (fo=1, routed)           0.590     0.844    forLoop_idx_0_488512443[0].cond_butt_sel_desel/sync/butt_sel_desel_IBUF[0]
    SLICE_X63Y58         LUT1 (Prop_lut1_I0_O)        0.045     0.889 r  forLoop_idx_0_488512443[0].cond_butt_sel_desel/sync/D_pipe_q[0]_i_1/O
                         net (fo=1, routed)           0.000     0.889    forLoop_idx_0_488512443[0].cond_butt_sel_desel/sync/M_cond_butt_sel_desel_in[0]
    SLICE_X63Y58         FDRE                                         r  forLoop_idx_0_488512443[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=443, routed)         0.862     2.052    forLoop_idx_0_488512443[0].cond_butt_sel_desel/sync/clk_IBUF_BUFG
    SLICE_X63Y58         FDRE                                         r  forLoop_idx_0_488512443[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[2]
                            (input port)
  Destination:            forLoop_idx_0_251126276[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.906ns  (logic 0.307ns (33.936%)  route 0.598ns (66.064%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A4                                                0.000     0.000 f  butt_dirs[2] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[2]
    A4                   IBUF (Prop_ibuf_I_O)         0.262     0.262 f  butt_dirs_IBUF[2]_inst/O
                         net (fo=1, routed)           0.598     0.861    forLoop_idx_0_251126276[2].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X58Y77         LUT1 (Prop_lut1_I0_O)        0.045     0.906 r  forLoop_idx_0_251126276[2].cond_butt_dirs/sync/D_pipe_q[0]_i_1__3/O
                         net (fo=1, routed)           0.000     0.906    forLoop_idx_0_251126276[2].cond_butt_dirs/sync/M_cond_butt_dirs_in[2]
    SLICE_X58Y77         FDRE                                         r  forLoop_idx_0_251126276[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=443, routed)         0.849     2.038    forLoop_idx_0_251126276[2].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X58Y77         FDRE                                         r  forLoop_idx_0_251126276[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_next_play
                            (input port)
  Destination:            cond_butt_next_play/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.101ns  (logic 0.311ns (28.257%)  route 0.790ns (71.743%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.053ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D1                                                0.000     0.000 f  butt_next_play (IN)
                         net (fo=0)                   0.000     0.000    butt_next_play
    D1                   IBUF (Prop_ibuf_I_O)         0.266     0.266 f  butt_next_play_IBUF_inst/O
                         net (fo=1, routed)           0.790     1.056    cond_butt_next_play/sync/butt_next_play_IBUF
    SLICE_X63Y54         LUT1 (Prop_lut1_I0_O)        0.045     1.101 r  cond_butt_next_play/sync/D_pipe_q[0]_i_1__5/O
                         net (fo=1, routed)           0.000     1.101    cond_butt_next_play/sync/D_pipe_d[0]
    SLICE_X63Y54         FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=443, routed)         0.863     2.053    cond_butt_next_play/sync/clk_IBUF_BUFG
    SLICE_X63Y54         FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[1]
                            (input port)
  Destination:            forLoop_idx_0_251126276[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.192ns  (logic 0.304ns (25.488%)  route 0.888ns (74.512%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.008ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.008ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B5                                                0.000     0.000 f  butt_dirs[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[1]
    B5                   IBUF (Prop_ibuf_I_O)         0.259     0.259 f  butt_dirs_IBUF[1]_inst/O
                         net (fo=1, routed)           0.888     1.147    forLoop_idx_0_251126276[1].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X54Y74         LUT1 (Prop_lut1_I0_O)        0.045     1.192 r  forLoop_idx_0_251126276[1].cond_butt_dirs/sync/D_pipe_q[0]_i_1__2/O
                         net (fo=1, routed)           0.000     1.192    forLoop_idx_0_251126276[1].cond_butt_dirs/sync/M_cond_butt_dirs_in[1]
    SLICE_X54Y74         FDRE                                         r  forLoop_idx_0_251126276[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=443, routed)         0.818     2.008    forLoop_idx_0_251126276[1].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X54Y74         FDRE                                         r  forLoop_idx_0_251126276[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[0]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.236ns  (logic 0.316ns (25.588%)  route 0.920ns (74.412%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.047ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.047ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         0.271     0.271 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           0.591     0.862    reset_cond/butt_reset_IBUF
    SLICE_X65Y72         LUT1 (Prop_lut1_I0_O)        0.045     0.907 f  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.329     1.236    reset_cond/M_reset_cond_in
    SLICE_X65Y65         FDPE                                         f  reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=443, routed)         0.857     2.047    reset_cond/clk_IBUF_BUFG
    SLICE_X65Y65         FDPE                                         r  reset_cond/D_stage_q_reg[0]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[1]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.236ns  (logic 0.316ns (25.588%)  route 0.920ns (74.412%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.047ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.047ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         0.271     0.271 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           0.591     0.862    reset_cond/butt_reset_IBUF
    SLICE_X65Y72         LUT1 (Prop_lut1_I0_O)        0.045     0.907 f  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.329     1.236    reset_cond/M_reset_cond_in
    SLICE_X65Y65         FDPE                                         f  reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=443, routed)         0.857     2.047    reset_cond/clk_IBUF_BUFG
    SLICE_X65Y65         FDPE                                         r  reset_cond/D_stage_q_reg[1]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[2]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.236ns  (logic 0.316ns (25.588%)  route 0.920ns (74.412%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.047ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.047ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         0.271     0.271 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           0.591     0.862    reset_cond/butt_reset_IBUF
    SLICE_X65Y72         LUT1 (Prop_lut1_I0_O)        0.045     0.907 f  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.329     1.236    reset_cond/M_reset_cond_in
    SLICE_X65Y65         FDPE                                         f  reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=443, routed)         0.857     2.047    reset_cond/clk_IBUF_BUFG
    SLICE_X65Y65         FDPE                                         r  reset_cond/D_stage_q_reg[2]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.236ns  (logic 0.316ns (25.588%)  route 0.920ns (74.412%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.047ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.047ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         0.271     0.271 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           0.591     0.862    reset_cond/butt_reset_IBUF
    SLICE_X65Y72         LUT1 (Prop_lut1_I0_O)        0.045     0.907 f  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.329     1.236    reset_cond/M_reset_cond_in
    SLICE_X65Y65         FDPE                                         f  reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=443, routed)         0.857     2.047    reset_cond/clk_IBUF_BUFG
    SLICE_X65Y65         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]_lopt_replica/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.236ns  (logic 0.316ns (25.588%)  route 0.920ns (74.412%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.047ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.047ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         0.271     0.271 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           0.591     0.862    reset_cond/butt_reset_IBUF
    SLICE_X65Y72         LUT1 (Prop_lut1_I0_O)        0.045     0.907 f  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.329     1.236    reset_cond/M_reset_cond_in
    SLICE_X65Y65         FDPE                                         f  reset_cond/D_stage_q_reg[3]_lopt_replica/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=443, routed)         0.857     2.047    reset_cond/clk_IBUF_BUFG
    SLICE_X65Y65         FDPE                                         r  reset_cond/D_stage_q_reg[3]_lopt_replica/C





