package starship.asic

import starship._
import chisel3._
import chisel3.experimental.{annotate, ChiselAnnotation}
import freechips.rocketchip.tile._
import freechips.rocketchip.util._
import freechips.rocketchip.prci._
import org.chipsalliance.cde.config._
import freechips.rocketchip.system._
import freechips.rocketchip.tilelink._
import freechips.rocketchip.subsystem._
import freechips.rocketchip.diplomacy._
import freechips.rocketchip.devices.debug._
import freechips.rocketchip.devices.tilelink._
import sifive.blocks.devices.uart._

class StarshipSimTop(implicit p: Parameters) extends StarshipSystem
    with CanHaveMasterAXI4MemPort
    with CanHaveSlaveAXI4Port
    with HasAsyncExtInterrupts
    with HasPeripheryUART
    with HasPeripheryDebug
    with CanHavePeripheryMagicDevice
    with CanHavePeripheryResetManager
{
  val chosen = new DeviceSnippet {
    def describe() = Description("chosen", Map(
      "bootargs" -> Seq(ResourceString("nokaslr"))
    ))
  }

  override lazy val module = new StarshipSimTopModuleImp(this)
}

class StarshipSimTopModuleImp[+L <: StarshipSimTop](_outer: L) extends StarshipSystemModuleImp(_outer)
    with HasRTCModuleImp
    with HasExtInterruptsModuleImp
    with HasPeripheryUARTModuleImp
    with CanHavePeripheryResetManagerImp
    with DontTouch


class TestHarness()(implicit p: Parameters) extends Module {
  
  val io = IO(new Bundle {
    val uart_tx = Output(Bool())
    val uart_rx = Input(Bool())
  })

  val ldut = LazyModule(new StarshipSimTop)
  val dut = Module(ldut.module)

  // annotate(new ChiselAnnotation{
  //   override def toFirrtl = firrtl.AttributeAnnotation(
  //     dut.toTarget, "pift_keep_pin=1")
  // })

  dut.reset_manager.map (_.reset_in := reset.asBool)
  // Allow the debug ndreset to reset the dut, but not until the initial reset has completed
  dut.reset := (reset.asBool |
                ldut.debug.map { debug => AsyncResetReg(debug.ndreset) }.getOrElse(false.B) |
                dut.reset_manager.map { _.reset_out }.getOrElse(false.B)).asBool

  dut.dontTouchPorts()
  dut.tieOffInterrupts()
  SimAXIMem.connectMem(ldut)

  ldut.l2_frontend_bus_axi4.foreach(
    p => {
      p.ar.valid := false.B
      p.ar.bits := DontCare
      p.aw.valid := false.B
      p.aw.bits := DontCare
      p.w.valid := false.B
      p.w.bits := DontCare
      p.r.ready := false.B
      p.b.ready := false.B
    }
  )

  dut.uart.headOption.foreach(uart => {
      uart.rxd := SyncResetSynchronizerShiftReg(io.uart_rx, 2, init = true.B, name=Some("uart_rxd_sync"))
      io.uart_tx  := uart.txd
    }
  )

  Debug.connectDebug(ldut.debug, ldut.resetctrl, ldut.psd, clock, reset.asBool, WireInit(false.B))
}
