v 20130925 2
C 40000 40000 0 0 0 EMBEDDEDtitle-B.sym
[
B 40000 40000 17000 11000 15 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
T 54400 41500 5 10 0 0 0 0 1
graphical=1
L 52900 40600 52900 40000 15 0 0 0 -1 -1
T 49500 40400 15 8 1 0 0 0 1
FILE:
T 53000 40400 15 8 1 0 0 0 1
REVISION:
T 53000 40100 15 8 1 0 0 0 1
DRAWN BY: 
T 49500 40100 15 8 1 0 0 0 1
PAGE
T 51200 40100 15 8 1 0 0 0 1
OF
T 49500 40700 15 8 1 0 0 0 1
TITLE
B 49400 40000 7600 1400 15 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
L 49400 40600 57000 40600 15 0 0 0 -1 -1
]
C 47500 44000 1 0 0 EMBEDDEDcapacitor-1.sym
[
L 47900 44200 47700 44200 3 0 0 0 -1 -1
L 48200 44200 48000 44200 3 0 0 0 -1 -1
L 48000 44400 48000 44000 3 0 0 0 -1 -1
L 47900 44400 47900 44000 3 0 0 0 -1 -1
P 48400 44200 48200 44200 1 0 0
{
T 48250 44250 5 8 0 1 0 0 1
pinnumber=2
T 48250 44150 5 8 0 1 0 2 1
pinseq=2
T 48200 44200 9 8 0 1 0 6 1
pinlabel=2
T 48200 44200 5 8 0 1 0 8 1
pintype=pas
}
P 47500 44200 47700 44200 1 0 0
{
T 47650 44250 5 8 0 1 0 6 1
pinnumber=1
T 47650 44150 5 8 0 1 0 8 1
pinseq=1
T 47700 44200 9 8 0 1 0 0 1
pinlabel=1
T 47700 44200 5 8 0 1 0 2 1
pintype=pas
}
T 47700 44900 5 10 0 0 0 0 1
symversion=0.1
T 47700 45100 5 10 0 0 0 0 1
numslots=0
T 47700 45300 5 10 0 0 0 0 1
description=capacitor
T 47700 44500 8 10 0 1 0 0 1
refdes=C?
T 47700 44700 5 10 0 0 0 0 1
device=CAPACITOR
]
{
T 47700 44700 5 10 0 0 0 0 1
device=CAPACITOR
T 47700 44900 5 10 0 0 0 0 1
symversion=0.1
T 47500 44000 5 10 0 0 0 0 1
footprint=my_0603_sm
T 47700 44700 5 10 1 1 0 0 1
refdes=C1
T 47700 44500 5 10 1 1 0 0 1
value=100pf
}
C 49100 43300 1 0 0 EMBEDDEDgnd-1.sym
[
L 49180 43310 49220 43310 3 0 0 0 -1 -1
L 49155 43350 49245 43350 3 0 0 0 -1 -1
L 49100 43400 49300 43400 3 0 0 0 -1 -1
P 49200 43400 49200 43600 1 0 1
{
T 49258 43461 5 4 0 1 0 0 1
pinnumber=1
T 49258 43461 5 4 0 0 0 0 1
pinseq=1
T 49258 43461 5 4 0 1 0 0 1
pinlabel=1
T 49258 43461 5 4 0 1 0 0 1
pintype=pwr
}
T 49400 43350 8 10 0 0 0 0 1
net=GND:1
]
N 49200 43700 49200 43600 4
N 48700 44200 48400 44200 4
N 49700 44200 50000 44200 4
C 50000 44000 1 0 0 EMBEDDEDcapacitor-1.sym
[
L 50400 44200 50200 44200 3 0 0 0 -1 -1
L 50700 44200 50500 44200 3 0 0 0 -1 -1
L 50500 44400 50500 44000 3 0 0 0 -1 -1
L 50400 44400 50400 44000 3 0 0 0 -1 -1
P 50900 44200 50700 44200 1 0 0
{
T 50700 44200 5 8 0 1 0 8 1
pintype=pas
T 50700 44200 9 8 0 1 0 6 1
pinlabel=2
T 50750 44150 5 8 0 1 0 2 1
pinseq=2
T 50750 44250 5 8 0 1 0 0 1
pinnumber=2
}
P 50000 44200 50200 44200 1 0 0
{
T 50200 44200 5 8 0 1 0 2 1
pintype=pas
T 50200 44200 9 8 0 1 0 0 1
pinlabel=1
T 50150 44150 5 8 0 1 0 8 1
pinseq=1
T 50150 44250 5 8 0 1 0 6 1
pinnumber=1
}
T 50200 44900 5 10 0 0 0 0 1
symversion=0.1
T 50200 45100 5 10 0 0 0 0 1
numslots=0
T 50200 45300 5 10 0 0 0 0 1
description=capacitor
T 50200 44500 8 10 0 1 0 0 1
refdes=C?
T 50200 44700 5 10 0 0 0 0 1
device=CAPACITOR
]
{
T 50200 44700 5 10 0 0 0 0 1
device=CAPACITOR
T 50200 44900 5 10 0 0 0 0 1
symversion=0.1
T 50000 44000 5 10 0 0 0 0 1
footprint=my_0603_sm
T 50200 44700 5 10 1 1 0 0 1
refdes=C5
T 50200 44500 5 10 1 1 0 0 1
value=100pf
}
C 49300 45100 1 180 0 EMBEDDEDgnd-1.sym
[
L 49220 45090 49180 45090 3 0 0 0 -1 -1
L 49245 45050 49155 45050 3 0 0 0 -1 -1
L 49300 45000 49100 45000 3 0 0 0 -1 -1
P 49200 45000 49200 44800 1 0 1
{
T 49142 44939 5 4 0 1 180 0 1
pinnumber=1
T 49142 44939 5 4 0 0 180 0 1
pinseq=1
T 49142 44939 5 4 0 1 180 0 1
pinlabel=1
T 49142 44939 5 4 0 1 180 0 1
pintype=pwr
}
T 49000 45050 8 10 0 0 180 0 1
net=GND:1
]
N 49200 44800 49200 44700 4
C 48600 44900 1 90 0 EMBEDDEDinductor-1.sym
[
P 48500 45800 48500 45650 1 0 0
{
T 48450 45700 5 8 0 1 90 0 1
pinnumber=2
T 48550 45700 5 8 0 1 90 2 1
pinseq=2
T 48500 45600 9 8 0 1 90 6 1
pinlabel=2
T 48500 45600 5 8 0 1 90 8 1
pintype=pas
}
P 48500 44900 48500 45050 1 0 0
{
T 48450 45000 5 8 0 1 90 6 1
pinnumber=1
T 48550 45000 5 8 0 1 90 8 1
pinseq=1
T 48500 45100 9 8 0 1 90 0 1
pinlabel=1
T 48500 45100 5 8 0 1 90 2 1
pintype=pas
}
A 48500 45137 75 90 180 3 0 0 0 -1 -1
A 48500 45279 75 90 180 3 0 0 0 -1 -1
A 48500 45421 75 90 180 3 0 0 0 -1 -1
A 48500 45563 75 90 180 3 0 0 0 -1 -1
L 48500 45638 48500 45650 3 0 0 0 -1 -1
L 48500 45050 48500 45062 3 0 0 0 -1 -1
A 48500 45208 4 270 180 3 0 0 0 -1 -1
A 48500 45350 4 270 180 3 0 0 0 -1 -1
A 48500 45492 4 270 180 3 0 0 0 -1 -1
T 48100 45100 5 10 0 0 90 0 1
device=INDUCTOR
T 48300 45100 8 10 0 1 90 0 1
refdes=L?
T 47500 45100 5 10 0 0 90 0 1
description=inductor
T 47700 45100 5 10 0 0 90 0 1
numslots=0
T 47900 45100 5 10 0 0 90 0 1
symversion=0.1
]
{
T 48100 45100 5 10 0 0 90 0 1
device=INDUCTOR
T 47900 45100 5 10 0 0 90 0 1
symversion=0.1
T 48600 44900 5 10 0 0 0 0 1
footprint=1206
T 48300 45500 5 10 1 1 180 0 1
refdes=L1
}
N 48500 44900 48500 44200 4
C 47700 46700 1 0 0 EMBEDDED5V-plus-1.sym
[
L 47750 46900 48050 46900 3 0 0 0 -1 -1
P 47900 46700 47900 46900 1 0 0
{
T 47950 46750 5 6 0 1 0 0 1
pintype=pwr
T 47950 46750 5 6 0 1 0 0 1
pinlabel=1
T 47950 46750 5 6 0 0 0 0 1
pinseq=1
T 47950 46750 5 6 0 1 0 0 1
pinnumber=1
}
T 48000 46700 8 8 0 0 0 0 1
net=+5V:1
T 47775 46950 9 8 1 0 0 0 1
+5V
]
C 48600 45800 1 90 0 EMBEDDEDresistor-1.sym
[
L 48400 46400 48600 46300 3 0 0 0 -1 -1
L 48600 46300 48400 46200 3 0 0 0 -1 -1
L 48400 46200 48600 46100 3 0 0 0 -1 -1
L 48600 46100 48400 46000 3 0 0 0 -1 -1
L 48400 46400 48600 46500 3 0 0 0 -1 -1
L 48600 46500 48500 46550 3 0 0 0 -1 -1
P 48500 46700 48500 46550 1 0 0
{
T 48450 46600 5 8 0 1 90 0 1
pinnumber=2
T 48450 46600 5 8 0 0 90 0 1
pinseq=2
T 48450 46600 5 8 0 1 90 0 1
pinlabel=2
T 48450 46600 5 8 0 1 90 0 1
pintype=pas
}
P 48500 45800 48500 45952 1 0 0
{
T 48450 45900 5 8 0 1 90 0 1
pinnumber=1
T 48450 45900 5 8 0 0 90 0 1
pinseq=1
T 48450 45900 5 8 0 1 90 0 1
pinlabel=1
T 48450 45900 5 8 0 1 90 0 1
pintype=pas
}
L 48400 46001 48500 45950 3 0 0 0 -1 -1
T 48200 46100 5 10 0 0 90 0 1
device=RESISTOR
T 48300 46000 8 10 0 1 90 0 1
refdes=R?
T 48600 45800 8 10 0 1 90 0 1
pins=2
T 48600 45800 8 10 0 1 90 0 1
class=DISCRETE
]
{
T 48200 46100 5 10 0 0 90 0 1
device=RESISTOR
T 48600 45800 5 10 0 0 0 0 1
footprint=my_0603_sm
T 48300 46400 5 10 1 1 180 0 1
refdes=R1
T 47800 46000 5 10 1 1 0 0 1
value=60 1%
}
N 48900 45800 48900 46900 4
N 48900 46900 51700 46900 4
C 49900 46000 1 90 0 EMBEDDEDcapacitor-1.sym
[
L 49700 46400 49700 46200 3 0 0 0 -1 -1
L 49700 46700 49700 46500 3 0 0 0 -1 -1
L 49500 46500 49900 46500 3 0 0 0 -1 -1
L 49500 46400 49900 46400 3 0 0 0 -1 -1
P 49700 46900 49700 46700 1 0 0
{
T 49650 46750 5 8 0 1 90 0 1
pinnumber=2
T 49750 46750 5 8 0 1 90 2 1
pinseq=2
T 49700 46700 9 8 0 1 90 6 1
pinlabel=2
T 49700 46700 5 8 0 1 90 8 1
pintype=pas
}
P 49700 46000 49700 46200 1 0 0
{
T 49650 46150 5 8 0 1 90 6 1
pinnumber=1
T 49750 46150 5 8 0 1 90 8 1
pinseq=1
T 49700 46200 9 8 0 1 90 0 1
pinlabel=1
T 49700 46200 5 8 0 1 90 2 1
pintype=pas
}
T 49000 46200 5 10 0 0 90 0 1
symversion=0.1
T 48800 46200 5 10 0 0 90 0 1
numslots=0
T 48600 46200 5 10 0 0 90 0 1
description=capacitor
T 49400 46200 8 10 0 1 90 0 1
refdes=C?
T 49200 46200 5 10 0 0 90 0 1
device=CAPACITOR
]
{
T 49200 46200 5 10 0 0 90 0 1
device=CAPACITOR
T 49000 46200 5 10 0 0 90 0 1
symversion=0.1
T 49900 46000 5 10 0 0 0 0 1
footprint=my_0805
T 49500 46600 5 10 1 1 180 0 1
refdes=C2
T 49500 46400 5 10 1 1 180 0 1
value=10uf
}
C 50900 46000 1 90 0 EMBEDDEDcapacitor-1.sym
[
L 50700 46400 50700 46200 3 0 0 0 -1 -1
L 50700 46700 50700 46500 3 0 0 0 -1 -1
L 50500 46500 50900 46500 3 0 0 0 -1 -1
L 50500 46400 50900 46400 3 0 0 0 -1 -1
P 50700 46900 50700 46700 1 0 0
{
T 50650 46750 5 8 0 1 90 0 1
pinnumber=2
T 50750 46750 5 8 0 1 90 2 1
pinseq=2
T 50700 46700 9 8 0 1 90 6 1
pinlabel=2
T 50700 46700 5 8 0 1 90 8 1
pintype=pas
}
P 50700 46000 50700 46200 1 0 0
{
T 50650 46150 5 8 0 1 90 6 1
pinnumber=1
T 50750 46150 5 8 0 1 90 8 1
pinseq=1
T 50700 46200 9 8 0 1 90 0 1
pinlabel=1
T 50700 46200 5 8 0 1 90 2 1
pintype=pas
}
T 50000 46200 5 10 0 0 90 0 1
symversion=0.1
T 49800 46200 5 10 0 0 90 0 1
numslots=0
T 49600 46200 5 10 0 0 90 0 1
description=capacitor
T 50400 46200 8 10 0 1 90 0 1
refdes=C?
T 50200 46200 5 10 0 0 90 0 1
device=CAPACITOR
]
{
T 50200 46200 5 10 0 0 90 0 1
device=CAPACITOR
T 50000 46200 5 10 0 0 90 0 1
symversion=0.1
T 50900 46000 5 10 0 0 0 0 1
footprint=my_0603_sm
T 50500 46600 5 10 1 1 180 0 1
refdes=C3
T 50500 46400 5 10 1 1 180 0 1
value=0.1uf
}
C 51900 46000 1 90 0 EMBEDDEDcapacitor-1.sym
[
L 51700 46400 51700 46200 3 0 0 0 -1 -1
L 51700 46700 51700 46500 3 0 0 0 -1 -1
L 51500 46500 51900 46500 3 0 0 0 -1 -1
L 51500 46400 51900 46400 3 0 0 0 -1 -1
P 51700 46900 51700 46700 1 0 0
{
T 51650 46750 5 8 0 1 90 0 1
pinnumber=2
T 51750 46750 5 8 0 1 90 2 1
pinseq=2
T 51700 46700 9 8 0 1 90 6 1
pinlabel=2
T 51700 46700 5 8 0 1 90 8 1
pintype=pas
}
P 51700 46000 51700 46200 1 0 0
{
T 51650 46150 5 8 0 1 90 6 1
pinnumber=1
T 51750 46150 5 8 0 1 90 8 1
pinseq=1
T 51700 46200 9 8 0 1 90 0 1
pinlabel=1
T 51700 46200 5 8 0 1 90 2 1
pintype=pas
}
T 51000 46200 5 10 0 0 90 0 1
symversion=0.1
T 50800 46200 5 10 0 0 90 0 1
numslots=0
T 50600 46200 5 10 0 0 90 0 1
description=capacitor
T 51400 46200 8 10 0 1 90 0 1
refdes=C?
T 51200 46200 5 10 0 0 90 0 1
device=CAPACITOR
]
{
T 51200 46200 5 10 0 0 90 0 1
device=CAPACITOR
T 51000 46200 5 10 0 0 90 0 1
symversion=0.1
T 51900 46000 5 10 0 0 0 0 1
footprint=my_0603_sm
T 51500 46600 5 10 1 1 180 0 1
refdes=C4
T 51500 46400 5 10 1 1 180 0 1
value=0.01uf
}
C 49600 45700 1 0 0 EMBEDDEDgnd-1.sym
[
L 49680 45710 49720 45710 3 0 0 0 -1 -1
L 49655 45750 49745 45750 3 0 0 0 -1 -1
L 49600 45800 49800 45800 3 0 0 0 -1 -1
P 49700 45800 49700 46000 1 0 1
{
T 49758 45861 5 4 0 1 0 0 1
pinnumber=1
T 49758 45861 5 4 0 0 0 0 1
pinseq=1
T 49758 45861 5 4 0 1 0 0 1
pinlabel=1
T 49758 45861 5 4 0 1 0 0 1
pintype=pwr
}
T 49900 45750 8 10 0 0 0 0 1
net=GND:1
]
C 50600 45700 1 0 0 EMBEDDEDgnd-1.sym
[
L 50680 45710 50720 45710 3 0 0 0 -1 -1
L 50655 45750 50745 45750 3 0 0 0 -1 -1
L 50600 45800 50800 45800 3 0 0 0 -1 -1
P 50700 45800 50700 46000 1 0 1
{
T 50758 45861 5 4 0 1 0 0 1
pinnumber=1
T 50758 45861 5 4 0 0 0 0 1
pinseq=1
T 50758 45861 5 4 0 1 0 0 1
pinlabel=1
T 50758 45861 5 4 0 1 0 0 1
pintype=pwr
}
T 50900 45750 8 10 0 0 0 0 1
net=GND:1
]
C 51600 45700 1 0 0 EMBEDDEDgnd-1.sym
[
L 51680 45710 51720 45710 3 0 0 0 -1 -1
L 51655 45750 51745 45750 3 0 0 0 -1 -1
L 51600 45800 51800 45800 3 0 0 0 -1 -1
P 51700 45800 51700 46000 1 0 1
{
T 51758 45861 5 4 0 1 0 0 1
pinnumber=1
T 51758 45861 5 4 0 0 0 0 1
pinseq=1
T 51758 45861 5 4 0 1 0 0 1
pinlabel=1
T 51758 45861 5 4 0 1 0 0 1
pintype=pwr
}
T 51900 45750 8 10 0 0 0 0 1
net=GND:1
]
N 48900 45800 48500 45800 4
N 50900 44200 51700 44200 4
N 47500 44200 47100 44200 4
C 52200 43700 1 0 1 EMBEDDEDBNC-1.sym
[
L 52100 44000 52096 44007 3 0 0 0 -1 -1
P 52000 44200 51700 44200 1 0 1
{
T 51850 44250 5 8 0 1 0 6 1
pintype=pas
T 51850 44250 5 8 0 1 0 6 1
pinlabel=1
T 51850 44250 5 8 0 0 0 6 1
pinseq=1
T 51850 44250 5 8 1 1 0 6 1
pinnumber=1
}
L 52000 44200 52015 44185 3 0 0 0 -1 -1
P 52100 44000 52100 43700 1 0 1
{
T 52050 43800 5 8 0 1 0 6 1
pintype=pas
T 52050 43800 5 8 0 1 0 6 1
pinlabel=2
T 52050 43800 5 8 0 0 0 6 1
pinseq=2
T 52050 43800 5 8 1 1 0 6 1
pinnumber=2
}
V 52050 44150 50 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
V 52050 44150 150 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
T 52200 43700 8 10 0 1 0 6 1
pins=2
T 52200 43700 8 10 0 1 0 6 1
class=IO
T 52200 44500 8 10 0 1 0 6 1
refdes=CONN?
T 51850 44350 5 10 0 0 0 6 1
device=BNC
]
{
T 51850 44350 5 10 0 0 0 6 1
device=BNC
T 52200 44500 5 10 1 1 0 6 1
refdes=J2
T 52200 43700 5 10 0 0 0 0 1
footprint=SMA_ENDLAUNCH
}
C 52000 43600 1 0 0 EMBEDDEDgnd-1.sym
[
L 52080 43610 52120 43610 3 0 0 0 -1 -1
L 52055 43650 52145 43650 3 0 0 0 -1 -1
L 52000 43700 52200 43700 3 0 0 0 -1 -1
P 52100 43700 52100 43900 1 0 1
{
T 52158 43761 5 4 0 1 0 0 1
pinnumber=1
T 52158 43761 5 4 0 0 0 0 1
pinseq=1
T 52158 43761 5 4 0 1 0 0 1
pinlabel=1
T 52158 43761 5 4 0 1 0 0 1
pintype=pwr
}
T 52300 43650 8 10 0 0 0 0 1
net=GND:1
]
N 52100 43700 52100 43900 4
C 46600 43700 1 0 0 EMBEDDEDBNC-1.sym
[
L 46700 44000 46704 44007 3 0 0 0 -1 -1
P 46800 44200 47100 44200 1 0 1
{
T 46950 44250 5 8 0 1 0 0 1
pintype=pas
T 46950 44250 5 8 0 1 0 0 1
pinlabel=1
T 46950 44250 5 8 0 0 0 0 1
pinseq=1
T 46950 44250 5 8 1 1 0 0 1
pinnumber=1
}
L 46800 44200 46785 44185 3 0 0 0 -1 -1
P 46700 44000 46700 43700 1 0 1
{
T 46750 43800 5 8 0 1 0 0 1
pintype=pas
T 46750 43800 5 8 0 1 0 0 1
pinlabel=2
T 46750 43800 5 8 0 0 0 0 1
pinseq=2
T 46750 43800 5 8 1 1 0 0 1
pinnumber=2
}
V 46750 44150 50 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
V 46750 44150 150 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
T 46600 43700 8 10 0 1 0 0 1
pins=2
T 46600 43700 8 10 0 1 0 0 1
class=IO
T 46600 44500 8 10 0 1 0 0 1
refdes=CONN?
T 46950 44350 5 10 0 0 0 0 1
device=BNC
]
{
T 46950 44350 5 10 0 0 0 0 1
device=BNC
T 46600 44500 5 10 1 1 0 0 1
refdes=J1
T 46600 43700 5 10 0 0 0 6 1
footprint=SMA_ENDLAUNCH
}
C 46600 43600 1 0 0 EMBEDDEDgnd-1.sym
[
L 46680 43610 46720 43610 3 0 0 0 -1 -1
L 46655 43650 46745 43650 3 0 0 0 -1 -1
L 46600 43700 46800 43700 3 0 0 0 -1 -1
P 46700 43700 46700 43900 1 0 1
{
T 46758 43761 5 4 0 1 0 0 1
pinnumber=1
T 46758 43761 5 4 0 0 0 0 1
pinseq=1
T 46758 43761 5 4 0 1 0 0 1
pinlabel=1
T 46758 43761 5 4 0 1 0 0 1
pintype=pwr
}
T 46900 43650 8 10 0 0 0 0 1
net=GND:1
]
N 46700 43700 46700 43900 4
C 54100 46600 1 0 0 EMBEDDEDshield.sym
[
P 54500 46600 54500 46800 1 0 0
{
T 54500 46600 5 10 0 0 0 0 1
pintype=unknown
T 54450 46705 5 10 1 1 90 6 1
pinnumber=1
T 54500 46600 5 10 0 0 0 0 1
pinseq=0
}
L 54200 47500 54100 47400 3 0 0 0 -1 -1
L 54300 47500 54100 47300 3 0 0 0 -1 -1
L 54400 47500 54100 47200 3 0 0 0 -1 -1
L 54500 47500 54100 47100 3 0 0 0 -1 -1
L 54600 47500 54100 47000 3 0 0 0 -1 -1
L 54700 47500 54100 46900 3 0 0 0 -1 -1
L 54800 47500 54100 46800 3 0 0 0 -1 -1
L 54800 47400 54200 46800 3 0 0 0 -1 -1
L 54800 47300 54300 46800 3 0 0 0 -1 -1
L 54800 47200 54400 46800 3 0 0 0 -1 -1
L 54800 47100 54500 46800 3 0 0 0 -1 -1
L 54800 47000 54600 46800 3 0 0 0 -1 -1
L 54700 46800 54800 46900 3 0 0 0 -1 -1
B 54100 46800 700 700 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
T 54400 47600 8 10 0 1 0 0 1
refdes=SH?
T 54400 47600 8 10 0 1 0 0 1
device=SHIELD
]
{
T 54400 47600 5 10 0 1 0 0 1
device=SHIELD
T 54400 47600 5 10 1 1 0 0 1
refdes=SH1
T 54100 46600 5 10 0 0 0 0 1
footprint=SHIELD-650-650_Lairdtech
}
C 54400 46100 1 0 0 EMBEDDEDgnd-1.sym
[
L 54480 46110 54520 46110 3 0 0 0 -1 -1
L 54455 46150 54545 46150 3 0 0 0 -1 -1
L 54400 46200 54600 46200 3 0 0 0 -1 -1
P 54500 46200 54500 46400 1 0 1
{
T 54558 46261 5 4 0 1 0 0 1
pinnumber=1
T 54558 46261 5 4 0 0 0 0 1
pinseq=1
T 54558 46261 5 4 0 1 0 0 1
pinlabel=1
T 54558 46261 5 4 0 1 0 0 1
pintype=pwr
}
T 54700 46150 8 10 0 0 0 0 1
net=GND:1
]
N 54500 46600 54500 46400 4
C 48700 47300 1 0 0 EMBEDDEDgnd-1.sym
[
L 48780 47310 48820 47310 3 0 0 0 -1 -1
L 48755 47350 48845 47350 3 0 0 0 -1 -1
L 48700 47400 48900 47400 3 0 0 0 -1 -1
P 48800 47400 48800 47600 1 0 1
{
T 48858 47461 5 4 0 1 0 0 1
pinnumber=1
T 48858 47461 5 4 0 0 0 0 1
pinseq=1
T 48858 47461 5 4 0 1 0 0 1
pinlabel=1
T 48858 47461 5 4 0 1 0 0 1
pintype=pwr
}
T 49000 47350 8 10 0 0 0 0 1
net=GND:1
]
N 47900 46700 48500 46700 4
N 48500 46700 48500 48000 4
N 48800 47600 48800 48000 4
T 50200 40800 9 10 1 0 0 0 1
SDR-PRE v0.1
T 50200 40400 9 10 1 0 0 0 1
sdr_pre_pg1.sch
T 50600 40100 9 10 1 0 0 0 1
1
T 51900 40100 9 10 1 0 0 0 1
1
T 54200 40400 9 10 1 0 0 0 1
v0.1
T 54100 40100 9 10 1 0 0 0 1
Tom King
C 49000 49700 1 90 1 EMBEDDEDconnector2-1.sym
[
P 48800 48300 48800 48000 1 0 1
{
T 48850 49350 5 8 1 1 270 2 1
pinnumber=2
T 48850 49350 5 8 0 0 270 2 1
pinseq=2
T 48850 49350 5 8 0 1 270 2 1
pinlabel=2
T 48850 49350 5 8 0 1 270 2 1
pintype=pas
}
P 48500 48300 48500 48000 1 0 1
{
T 48550 49350 5 8 1 1 270 2 1
pinnumber=1
T 48550 49350 5 8 0 0 270 2 1
pinseq=1
T 48550 49350 5 8 0 1 270 2 1
pinlabel=1
T 48550 49350 5 8 0 1 270 2 1
pintype=pas
}
L 48500 48300 48500 49200 3 0 0 0 -1 -1
L 48800 48300 48800 49200 3 0 0 0 -1 -1
B 48300 49200 700 500 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
T 48000 49500 5 10 0 0 270 2 1
device=CONNECTOR_2
T 48200 49700 8 10 0 1 270 2 1
refdes=CONN?
T 47800 49500 5 10 0 0 270 2 1
pins=2
T 47600 49500 5 10 0 0 270 2 1
class=IO
]
{
T 48000 49500 5 10 0 0 270 2 1
device=CONNECTOR_2
T 48200 49700 5 10 1 1 270 2 1
refdes=CONN1
T 49000 49700 5 10 0 1 0 0 1
footprint=HEADER2_1
}
C 49700 43700 1 0 1 EMBEDDEDMAR-8A+.sym
[
P 49200 44700 49200 44500 1 0 0
{
T 49300 44550 5 6 0 0 0 6 1
pinnumber=4
T 49300 44550 5 6 0 0 0 6 1
pinseq=4
T 49450 44550 5 6 1 1 0 6 1
pinlabel=GND
T 49300 44550 5 6 0 1 0 6 1
pintype=pas
}
P 49200 43900 49200 43700 1 0 1
{
T 49300 43750 5 6 0 1 0 6 1
pinnumber=2
T 49300 43750 5 6 0 0 0 6 1
pinseq=2
T 49450 43750 5 6 1 1 0 6 1
pinlabel=GND
T 49300 43750 5 6 0 1 0 6 1
pintype=pas
}
V 49200 44201 316 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
P 49700 44200 49500 44200 1 0 0
{
T 49600 44250 5 6 0 0 0 6 1
pinnumber=1
T 49600 44250 5 6 0 0 0 6 1
pinseq=1
T 49650 44250 5 6 1 1 0 6 1
pinlabel=IN
T 49600 44250 5 6 0 1 0 6 1
pintype=pas
}
L 49300 44200 49516 44200 3 0 0 0 -1 -1
L 49200 44500 49200 44340 3 0 0 0 -1 -1
L 49200 43900 49200 44060 3 0 0 0 -1 -1
L 49300 44400 49000 44200 3 0 1 0 -1 -1
L 49000 44200 49300 44000 3 0 1 0 -1 -1
L 49300 44000 49300 44400 3 0 1 0 -1 -1
L 49000 44200 48900 44200 3 0 1 0 -1 -1
P 48700 44200 48900 44200 1 0 0
{
T 48805 44245 5 6 0 0 0 6 1
pinnumber=3
T 48800 44250 5 6 0 0 0 0 1
pinseq=3
T 48870 44245 5 6 1 1 0 6 1
pinlabel=OUT
T 48800 44250 5 6 0 1 0 0 1
pintype=pas
}
T 48800 44200 5 10 0 0 0 6 1
device=MAR-8A+
T 49050 44575 8 10 0 1 0 6 1
refdes=U?
T 49705 43695 8 10 0 1 0 6 1
footprint=VV105
]
{
T 49705 43695 5 10 0 1 0 6 1
footprint=MINICIRCUITS_MMM1362
T 50600 43700 5 10 1 1 0 6 1
device=PSA4-5043+
T 49950 43875 5 10 1 1 0 6 1
refdes=U1
T 49700 43700 5 10 0 1 0 0 1
footprint=MINICIRCUITS_MMM1362
}
