{
  "module_name": "hantro_g1_regs.h",
  "hash_id": "e42982c690dc8a57710c00d08b01e626e46572cafdfaa00ff2e14db16a4b8c16",
  "original_prompt": "Ingested from linux-6.6.14/drivers/media/platform/verisilicon/hantro_g1_regs.h",
  "human_readable_source": " \n \n\n#ifndef HANTRO_G1_REGS_H_\n#define HANTRO_G1_REGS_H_\n\n#define G1_SWREG(nr)                 ((nr) * 4)\n\n \n#define G1_REG_INTERRUPT\t\t\t\t0x004\n#define     G1_REG_INTERRUPT_DEC_PIC_INF\t\tBIT(24)\n#define     G1_REG_INTERRUPT_DEC_TIMEOUT\t\tBIT(18)\n#define     G1_REG_INTERRUPT_DEC_SLICE_INT\t\tBIT(17)\n#define     G1_REG_INTERRUPT_DEC_ERROR_INT\t\tBIT(16)\n#define     G1_REG_INTERRUPT_DEC_ASO_INT\t\tBIT(15)\n#define     G1_REG_INTERRUPT_DEC_BUFFER_INT\t\tBIT(14)\n#define     G1_REG_INTERRUPT_DEC_BUS_INT\t\tBIT(13)\n#define     G1_REG_INTERRUPT_DEC_RDY_INT\t\tBIT(12)\n#define     G1_REG_INTERRUPT_DEC_IRQ\t\t\tBIT(8)\n#define     G1_REG_INTERRUPT_DEC_IRQ_DIS\t\tBIT(4)\n#define     G1_REG_INTERRUPT_DEC_E\t\t\tBIT(0)\n#define G1_REG_CONFIG\t\t\t\t\t0x008\n#define     G1_REG_CONFIG_DEC_AXI_RD_ID(x)\t\t(((x) & 0xff) << 24)\n#define     G1_REG_CONFIG_DEC_TIMEOUT_E\t\t\tBIT(23)\n#define     G1_REG_CONFIG_DEC_STRSWAP32_E\t\tBIT(22)\n#define     G1_REG_CONFIG_DEC_STRENDIAN_E\t\tBIT(21)\n#define     G1_REG_CONFIG_DEC_INSWAP32_E\t\tBIT(20)\n#define     G1_REG_CONFIG_DEC_OUTSWAP32_E\t\tBIT(19)\n#define     G1_REG_CONFIG_DEC_DATA_DISC_E\t\tBIT(18)\n#define     G1_REG_CONFIG_TILED_MODE_MSB\t\tBIT(17)\n#define     G1_REG_CONFIG_DEC_OUT_TILED_E\t\tBIT(17)\n#define     G1_REG_CONFIG_DEC_LATENCY(x)\t\t(((x) & 0x3f) << 11)\n#define     G1_REG_CONFIG_DEC_CLK_GATE_E\t\tBIT(10)\n#define     G1_REG_CONFIG_DEC_IN_ENDIAN\t\t\tBIT(9)\n#define     G1_REG_CONFIG_DEC_OUT_ENDIAN\t\tBIT(8)\n#define     G1_REG_CONFIG_PRIORITY_MODE(x)\t\t(((x) & 0x7) << 5)\n#define     G1_REG_CONFIG_TILED_MODE_LSB\t\tBIT(7)\n#define     G1_REG_CONFIG_DEC_ADV_PRE_DIS\t\tBIT(6)\n#define     G1_REG_CONFIG_DEC_SCMD_DIS\t\t\tBIT(5)\n#define     G1_REG_CONFIG_DEC_MAX_BURST(x)\t\t(((x) & 0x1f) << 0)\n#define G1_REG_DEC_CTRL0\t\t\t\t0x00c\n#define     G1_REG_DEC_CTRL0_DEC_MODE(x)\t\t(((x) & 0xf) << 28)\n#define     G1_REG_DEC_CTRL0_RLC_MODE_E\t\t\tBIT(27)\n#define     G1_REG_DEC_CTRL0_SKIP_MODE\t\t\tBIT(26)\n#define     G1_REG_DEC_CTRL0_DIVX3_E\t\t\tBIT(25)\n#define     G1_REG_DEC_CTRL0_PJPEG_E\t\t\tBIT(24)\n#define     G1_REG_DEC_CTRL0_PIC_INTERLACE_E\t\tBIT(23)\n#define     G1_REG_DEC_CTRL0_PIC_FIELDMODE_E\t\tBIT(22)\n#define     G1_REG_DEC_CTRL0_PIC_B_E\t\t\tBIT(21)\n#define     G1_REG_DEC_CTRL0_PIC_INTER_E\t\tBIT(20)\n#define     G1_REG_DEC_CTRL0_PIC_TOPFIELD_E\t\tBIT(19)\n#define     G1_REG_DEC_CTRL0_FWD_INTERLACE_E\t\tBIT(18)\n#define     G1_REG_DEC_CTRL0_SORENSON_E\t\t\tBIT(17)\n#define     G1_REG_DEC_CTRL0_REF_TOPFIELD_E\t\tBIT(16)\n#define     G1_REG_DEC_CTRL0_DEC_OUT_DIS\t\tBIT(15)\n#define     G1_REG_DEC_CTRL0_FILTERING_DIS\t\tBIT(14)\n#define     G1_REG_DEC_CTRL0_WEBP_E\t\t\tBIT(13)\n#define     G1_REG_DEC_CTRL0_MVC_E\t\t\tBIT(13)\n#define     G1_REG_DEC_CTRL0_PIC_FIXED_QUANT\t\tBIT(13)\n#define     G1_REG_DEC_CTRL0_WRITE_MVS_E\t\tBIT(12)\n#define     G1_REG_DEC_CTRL0_REFTOPFIRST_E\t\tBIT(11)\n#define     G1_REG_DEC_CTRL0_SEQ_MBAFF_E\t\tBIT(10)\n#define     G1_REG_DEC_CTRL0_PICORD_COUNT_E\t\tBIT(9)\n#define     G1_REG_DEC_CTRL0_DEC_AHB_HLOCK_E\t\tBIT(8)\n#define     G1_REG_DEC_CTRL0_DEC_AXI_WR_ID(x)\t\t(((x) & 0xff) << 0)\n \n#define     G1_REG_DEC_CTRL0_DEC_AXI_AUTO\t\tG1_REG_DEC_CTRL0_DEC_AXI_WR_ID(0xff)\n#define G1_REG_DEC_CTRL1\t\t\t\t0x010\n#define     G1_REG_DEC_CTRL1_PIC_MB_WIDTH(x)\t\t(((x) & 0x1ff) << 23)\n#define     G1_REG_DEC_CTRL1_MB_WIDTH_OFF(x)\t\t(((x) & 0xf) << 19)\n#define     G1_REG_DEC_CTRL1_PIC_MB_HEIGHT_P(x)\t\t(((x) & 0xff) << 11)\n#define     G1_REG_DEC_CTRL1_MB_HEIGHT_OFF(x)\t\t(((x) & 0xf) << 7)\n#define     G1_REG_DEC_CTRL1_ALT_SCAN_E\t\t\tBIT(6)\n#define     G1_REG_DEC_CTRL1_TOPFIELDFIRST_E\t\tBIT(5)\n#define     G1_REG_DEC_CTRL1_REF_FRAMES(x)\t\t(((x) & 0x1f) << 0)\n#define     G1_REG_DEC_CTRL1_PIC_MB_W_EXT(x)\t\t(((x) & 0x7) << 3)\n#define     G1_REG_DEC_CTRL1_PIC_MB_H_EXT(x)\t\t(((x) & 0x7) << 0)\n#define     G1_REG_DEC_CTRL1_PIC_REFER_FLAG\t\tBIT(0)\n#define G1_REG_DEC_CTRL2\t\t\t\t0x014\n#define     G1_REG_DEC_CTRL2_STRM_START_BIT(x)\t\t(((x) & 0x3f) << 26)\n#define     G1_REG_DEC_CTRL2_SYNC_MARKER_E\t\tBIT(25)\n#define     G1_REG_DEC_CTRL2_TYPE1_QUANT_E\t\tBIT(24)\n#define     G1_REG_DEC_CTRL2_CH_QP_OFFSET(x)\t\t(((x) & 0x1f) << 19)\n#define     G1_REG_DEC_CTRL2_CH_QP_OFFSET2(x)\t\t(((x) & 0x1f) << 14)\n#define     G1_REG_DEC_CTRL2_FIELDPIC_FLAG_E\t\tBIT(0)\n#define     G1_REG_DEC_CTRL2_INTRADC_VLC_THR(x)\t\t(((x) & 0x7) << 16)\n#define     G1_REG_DEC_CTRL2_VOP_TIME_INCR(x)\t\t(((x) & 0xffff) << 0)\n#define     G1_REG_DEC_CTRL2_DQ_PROFILE\t\t\tBIT(24)\n#define     G1_REG_DEC_CTRL2_DQBI_LEVEL\t\t\tBIT(23)\n#define     G1_REG_DEC_CTRL2_RANGE_RED_FRM_E\t\tBIT(22)\n#define     G1_REG_DEC_CTRL2_FAST_UVMC_E\t\tBIT(20)\n#define     G1_REG_DEC_CTRL2_TRANSDCTAB\t\t\tBIT(17)\n#define     G1_REG_DEC_CTRL2_TRANSACFRM(x)\t\t(((x) & 0x3) << 15)\n#define     G1_REG_DEC_CTRL2_TRANSACFRM2(x)\t\t(((x) & 0x3) << 13)\n#define     G1_REG_DEC_CTRL2_MB_MODE_TAB(x)\t\t(((x) & 0x7) << 10)\n#define     G1_REG_DEC_CTRL2_MVTAB(x)\t\t\t(((x) & 0x7) << 7)\n#define     G1_REG_DEC_CTRL2_CBPTAB(x)\t\t\t(((x) & 0x7) << 4)\n#define     G1_REG_DEC_CTRL2_2MV_BLK_PAT_TAB(x)\t\t(((x) & 0x3) << 2)\n#define     G1_REG_DEC_CTRL2_4MV_BLK_PAT_TAB(x)\t\t(((x) & 0x3) << 0)\n#define     G1_REG_DEC_CTRL2_QSCALE_TYPE\t\tBIT(24)\n#define     G1_REG_DEC_CTRL2_CON_MV_E\t\t\tBIT(4)\n#define     G1_REG_DEC_CTRL2_INTRA_DC_PREC(x)\t\t(((x) & 0x3) << 2)\n#define     G1_REG_DEC_CTRL2_INTRA_VLC_TAB\t\tBIT(1)\n#define     G1_REG_DEC_CTRL2_FRAME_PRED_DCT\t\tBIT(0)\n#define     G1_REG_DEC_CTRL2_JPEG_QTABLES(x)\t\t(((x) & 0x3) << 11)\n#define     G1_REG_DEC_CTRL2_JPEG_MODE(x)\t\t(((x) & 0x7) << 8)\n#define     G1_REG_DEC_CTRL2_JPEG_FILRIGHT_E\t\tBIT(7)\n#define     G1_REG_DEC_CTRL2_JPEG_STREAM_ALL\t\tBIT(6)\n#define     G1_REG_DEC_CTRL2_CR_AC_VLCTABLE\t\tBIT(5)\n#define     G1_REG_DEC_CTRL2_CB_AC_VLCTABLE\t\tBIT(4)\n#define     G1_REG_DEC_CTRL2_CR_DC_VLCTABLE\t\tBIT(3)\n#define     G1_REG_DEC_CTRL2_CB_DC_VLCTABLE\t\tBIT(2)\n#define     G1_REG_DEC_CTRL2_CR_DC_VLCTABLE3\t\tBIT(1)\n#define     G1_REG_DEC_CTRL2_CB_DC_VLCTABLE3\t\tBIT(0)\n#define     G1_REG_DEC_CTRL2_STRM1_START_BIT(x)\t\t(((x) & 0x3f) << 18)\n#define     G1_REG_DEC_CTRL2_HUFFMAN_E\t\t\tBIT(17)\n#define     G1_REG_DEC_CTRL2_MULTISTREAM_E\t\tBIT(16)\n#define     G1_REG_DEC_CTRL2_BOOLEAN_VALUE(x)\t\t(((x) & 0xff) << 8)\n#define     G1_REG_DEC_CTRL2_BOOLEAN_RANGE(x)\t\t(((x) & 0xff) << 0)\n#define     G1_REG_DEC_CTRL2_ALPHA_OFFSET(x)\t\t(((x) & 0x1f) << 5)\n#define     G1_REG_DEC_CTRL2_BETA_OFFSET(x)\t\t(((x) & 0x1f) << 0)\n#define G1_REG_DEC_CTRL3\t\t\t\t0x018\n#define     G1_REG_DEC_CTRL3_START_CODE_E\t\tBIT(31)\n#define     G1_REG_DEC_CTRL3_INIT_QP(x)\t\t\t(((x) & 0x3f) << 25)\n#define     G1_REG_DEC_CTRL3_CH_8PIX_ILEAV_E\t\tBIT(24)\n#define     G1_REG_DEC_CTRL3_STREAM_LEN_EXT(x)\t\t(((x) & 0xff) << 24)\n#define     G1_REG_DEC_CTRL3_STREAM_LEN(x)\t\t(((x) & 0xffffff) << 0)\n#define G1_REG_DEC_CTRL4\t\t\t\t0x01c\n#define     G1_REG_DEC_CTRL4_CABAC_E\t\t\tBIT(31)\n#define     G1_REG_DEC_CTRL4_BLACKWHITE_E\t\tBIT(30)\n#define     G1_REG_DEC_CTRL4_DIR_8X8_INFER_E\t\tBIT(29)\n#define     G1_REG_DEC_CTRL4_WEIGHT_PRED_E\t\tBIT(28)\n#define     G1_REG_DEC_CTRL4_WEIGHT_BIPR_IDC(x)\t\t(((x) & 0x3) << 26)\n#define     G1_REG_DEC_CTRL4_AVS_H264_H_EXT\t\tBIT(25)\n#define     G1_REG_DEC_CTRL4_FRAMENUM_LEN(x)\t\t(((x) & 0x1f) << 16)\n#define     G1_REG_DEC_CTRL4_FRAMENUM(x)\t\t(((x) & 0xffff) << 0)\n#define     G1_REG_DEC_CTRL4_BITPLANE0_E\t\tBIT(31)\n#define     G1_REG_DEC_CTRL4_BITPLANE1_E\t\tBIT(30)\n#define     G1_REG_DEC_CTRL4_BITPLANE2_E\t\tBIT(29)\n#define     G1_REG_DEC_CTRL4_ALT_PQUANT(x)\t\t(((x) & 0x1f) << 24)\n#define     G1_REG_DEC_CTRL4_DQ_EDGES(x)\t\t(((x) & 0xf) << 20)\n#define     G1_REG_DEC_CTRL4_TTMBF\t\t\tBIT(19)\n#define     G1_REG_DEC_CTRL4_PQINDEX(x)\t\t\t(((x) & 0x1f) << 14)\n#define     G1_REG_DEC_CTRL4_VC1_HEIGHT_EXT\t\tBIT(13)\n#define     G1_REG_DEC_CTRL4_BILIN_MC_E\t\t\tBIT(12)\n#define     G1_REG_DEC_CTRL4_UNIQP_E\t\t\tBIT(11)\n#define     G1_REG_DEC_CTRL4_HALFQP_E\t\t\tBIT(10)\n#define     G1_REG_DEC_CTRL4_TTFRM(x)\t\t\t(((x) & 0x3) << 8)\n#define     G1_REG_DEC_CTRL4_2ND_BYTE_EMUL_E\t\tBIT(7)\n#define     G1_REG_DEC_CTRL4_DQUANT_E\t\t\tBIT(6)\n#define     G1_REG_DEC_CTRL4_VC1_ADV_E\t\t\tBIT(5)\n#define     G1_REG_DEC_CTRL4_PJPEG_FILDOWN_E\t\tBIT(26)\n#define     G1_REG_DEC_CTRL4_PJPEG_WDIV8\t\tBIT(25)\n#define     G1_REG_DEC_CTRL4_PJPEG_HDIV8\t\tBIT(24)\n#define     G1_REG_DEC_CTRL4_PJPEG_AH(x)\t\t(((x) & 0xf) << 20)\n#define     G1_REG_DEC_CTRL4_PJPEG_AL(x)\t\t(((x) & 0xf) << 16)\n#define     G1_REG_DEC_CTRL4_PJPEG_SS(x)\t\t(((x) & 0xff) << 8)\n#define     G1_REG_DEC_CTRL4_PJPEG_SE(x)\t\t(((x) & 0xff) << 0)\n#define     G1_REG_DEC_CTRL4_DCT1_START_BIT(x)\t\t(((x) & 0x3f) << 26)\n#define     G1_REG_DEC_CTRL4_DCT2_START_BIT(x)\t\t(((x) & 0x3f) << 20)\n#define     G1_REG_DEC_CTRL4_CH_MV_RES\t\t\tBIT(13)\n#define     G1_REG_DEC_CTRL4_INIT_DC_MATCH0(x)\t\t(((x) & 0x7) << 9)\n#define     G1_REG_DEC_CTRL4_INIT_DC_MATCH1(x)\t\t(((x) & 0x7) << 6)\n#define     G1_REG_DEC_CTRL4_VP7_VERSION\t\tBIT(5)\n#define G1_REG_DEC_CTRL5\t\t\t\t0x020\n#define     G1_REG_DEC_CTRL5_CONST_INTRA_E\t\tBIT(31)\n#define     G1_REG_DEC_CTRL5_FILT_CTRL_PRES\t\tBIT(30)\n#define     G1_REG_DEC_CTRL5_RDPIC_CNT_PRES\t\tBIT(29)\n#define     G1_REG_DEC_CTRL5_8X8TRANS_FLAG_E\t\tBIT(28)\n#define     G1_REG_DEC_CTRL5_REFPIC_MK_LEN(x)\t\t(((x) & 0x7ff) << 17)\n#define     G1_REG_DEC_CTRL5_IDR_PIC_E\t\t\tBIT(16)\n#define     G1_REG_DEC_CTRL5_IDR_PIC_ID(x)\t\t(((x) & 0xffff) << 0)\n#define     G1_REG_DEC_CTRL5_MV_SCALEFACTOR(x)\t\t(((x) & 0xff) << 24)\n#define     G1_REG_DEC_CTRL5_REF_DIST_FWD(x)\t\t(((x) & 0x1f) << 19)\n#define     G1_REG_DEC_CTRL5_REF_DIST_BWD(x)\t\t(((x) & 0x1f) << 14)\n#define     G1_REG_DEC_CTRL5_LOOP_FILT_LIMIT(x)\t\t(((x) & 0xf) << 14)\n#define     G1_REG_DEC_CTRL5_VARIANCE_TEST_E\t\tBIT(13)\n#define     G1_REG_DEC_CTRL5_MV_THRESHOLD(x)\t\t(((x) & 0x7) << 10)\n#define     G1_REG_DEC_CTRL5_VAR_THRESHOLD(x)\t\t(((x) & 0x3ff) << 0)\n#define     G1_REG_DEC_CTRL5_DIVX_IDCT_E\t\tBIT(8)\n#define     G1_REG_DEC_CTRL5_DIVX3_SLICE_SIZE(x)\t(((x) & 0xff) << 0)\n#define     G1_REG_DEC_CTRL5_PJPEG_REST_FREQ(x)\t\t(((x) & 0xffff) << 0)\n#define     G1_REG_DEC_CTRL5_RV_PROFILE(x)\t\t(((x) & 0x3) << 30)\n#define     G1_REG_DEC_CTRL5_RV_OSV_QUANT(x)\t\t(((x) & 0x3) << 28)\n#define     G1_REG_DEC_CTRL5_RV_FWD_SCALE(x)\t\t(((x) & 0x3fff) << 14)\n#define     G1_REG_DEC_CTRL5_RV_BWD_SCALE(x)\t\t(((x) & 0x3fff) << 0)\n#define     G1_REG_DEC_CTRL5_INIT_DC_COMP0(x)\t\t(((x) & 0xffff) << 16)\n#define     G1_REG_DEC_CTRL5_INIT_DC_COMP1(x)\t\t(((x) & 0xffff) << 0)\n#define G1_REG_DEC_CTRL6\t\t\t\t0x024\n#define     G1_REG_DEC_CTRL6_PPS_ID(x)\t\t\t(((x) & 0xff) << 24)\n#define     G1_REG_DEC_CTRL6_REFIDX1_ACTIVE(x)\t\t(((x) & 0x1f) << 19)\n#define     G1_REG_DEC_CTRL6_REFIDX0_ACTIVE(x)\t\t(((x) & 0x1f) << 14)\n#define     G1_REG_DEC_CTRL6_POC_LENGTH(x)\t\t(((x) & 0xff) << 0)\n#define     G1_REG_DEC_CTRL6_ICOMP0_E\t\t\tBIT(24)\n#define     G1_REG_DEC_CTRL6_ISCALE0(x)\t\t\t(((x) & 0xff) << 16)\n#define     G1_REG_DEC_CTRL6_ISHIFT0(x)\t\t\t(((x) & 0xffff) << 0)\n#define     G1_REG_DEC_CTRL6_STREAM1_LEN(x)\t\t(((x) & 0xffffff) << 0)\n#define     G1_REG_DEC_CTRL6_PIC_SLICE_AM(x)\t\t(((x) & 0x1fff) << 0)\n#define     G1_REG_DEC_CTRL6_COEFFS_PART_AM(x)\t\t(((x) & 0xf) << 24)\n#define G1_REG_FWD_PIC(i)\t\t\t\t(0x028 + ((i) * 0x4))\n#define     G1_REG_FWD_PIC_PINIT_RLIST_F5(x)\t\t(((x) & 0x1f) << 25)\n#define     G1_REG_FWD_PIC_PINIT_RLIST_F4(x)\t\t(((x) & 0x1f) << 20)\n#define     G1_REG_FWD_PIC_PINIT_RLIST_F3(x)\t\t(((x) & 0x1f) << 15)\n#define     G1_REG_FWD_PIC_PINIT_RLIST_F2(x)\t\t(((x) & 0x1f) << 10)\n#define     G1_REG_FWD_PIC_PINIT_RLIST_F1(x)\t\t(((x) & 0x1f) << 5)\n#define     G1_REG_FWD_PIC_PINIT_RLIST_F0(x)\t\t(((x) & 0x1f) << 0)\n#define     G1_REG_FWD_PIC1_ICOMP1_E\t\t\tBIT(24)\n#define     G1_REG_FWD_PIC1_ISCALE1(x)\t\t\t(((x) & 0xff) << 16)\n#define     G1_REG_FWD_PIC1_ISHIFT1(x)\t\t\t(((x) & 0xffff) << 0)\n#define     G1_REG_FWD_PIC1_SEGMENT_BASE(x)\t\t((x) << 0)\n#define     G1_REG_FWD_PIC1_SEGMENT_UPD_E\t\tBIT(1)\n#define     G1_REG_FWD_PIC1_SEGMENT_E\t\t\tBIT(0)\n#define G1_REG_DEC_CTRL7\t\t\t\t0x02c\n#define     G1_REG_DEC_CTRL7_PINIT_RLIST_F15(x)\t\t(((x) & 0x1f) << 25)\n#define     G1_REG_DEC_CTRL7_PINIT_RLIST_F14(x)\t\t(((x) & 0x1f) << 20)\n#define     G1_REG_DEC_CTRL7_PINIT_RLIST_F13(x)\t\t(((x) & 0x1f) << 15)\n#define     G1_REG_DEC_CTRL7_PINIT_RLIST_F12(x)\t\t(((x) & 0x1f) << 10)\n#define     G1_REG_DEC_CTRL7_PINIT_RLIST_F11(x)\t\t(((x) & 0x1f) << 5)\n#define     G1_REG_DEC_CTRL7_PINIT_RLIST_F10(x)\t\t(((x) & 0x1f) << 0)\n#define     G1_REG_DEC_CTRL7_ICOMP2_E\t\t\tBIT(24)\n#define     G1_REG_DEC_CTRL7_ISCALE2(x)\t\t\t(((x) & 0xff) << 16)\n#define     G1_REG_DEC_CTRL7_ISHIFT2(x)\t\t\t(((x) & 0xffff) << 0)\n#define     G1_REG_DEC_CTRL7_DCT3_START_BIT(x)\t\t(((x) & 0x3f) << 24)\n#define     G1_REG_DEC_CTRL7_DCT4_START_BIT(x)\t\t(((x) & 0x3f) << 18)\n#define     G1_REG_DEC_CTRL7_DCT5_START_BIT(x)\t\t(((x) & 0x3f) << 12)\n#define     G1_REG_DEC_CTRL7_DCT6_START_BIT(x)\t\t(((x) & 0x3f) << 6)\n#define     G1_REG_DEC_CTRL7_DCT7_START_BIT(x)\t\t(((x) & 0x3f) << 0)\n#define G1_REG_ADDR_STR\t\t\t\t\t0x030\n#define G1_REG_ADDR_DST\t\t\t\t\t0x034\n#define G1_REG_ADDR_REF(i)\t\t\t\t(0x038 + ((i) * 0x4))\n#define     G1_REG_ADDR_REF_FIELD_E\t\t\tBIT(1)\n#define     G1_REG_ADDR_REF_TOPC_E\t\t\tBIT(0)\n#define G1_REG_REF_PIC(i)\t\t\t\t(0x078 + ((i) * 0x4))\n#define     G1_REG_REF_PIC_FILT_TYPE_E\t\t\tBIT(31)\n#define     G1_REG_REF_PIC_FILT_SHARPNESS(x)\t\t(((x) & 0x7) << 28)\n#define     G1_REG_REF_PIC_MB_ADJ_0(x)\t\t\t(((x) & 0x7f) << 21)\n#define     G1_REG_REF_PIC_MB_ADJ_1(x)\t\t\t(((x) & 0x7f) << 14)\n#define     G1_REG_REF_PIC_MB_ADJ_2(x)\t\t\t(((x) & 0x7f) << 7)\n#define     G1_REG_REF_PIC_MB_ADJ_3(x)\t\t\t(((x) & 0x7f) << 0)\n#define     G1_REG_REF_PIC_REFER1_NBR(x)\t\t(((x) & 0xffff) << 16)\n#define     G1_REG_REF_PIC_REFER0_NBR(x)\t\t(((x) & 0xffff) << 0)\n#define     G1_REG_REF_PIC_LF_LEVEL_0(x)\t\t(((x) & 0x3f) << 18)\n#define     G1_REG_REF_PIC_LF_LEVEL_1(x)\t\t(((x) & 0x3f) << 12)\n#define     G1_REG_REF_PIC_LF_LEVEL_2(x)\t\t(((x) & 0x3f) << 6)\n#define     G1_REG_REF_PIC_LF_LEVEL_3(x)\t\t(((x) & 0x3f) << 0)\n#define     G1_REG_REF_PIC_QUANT_DELTA_0(x)\t\t(((x) & 0x1f) << 27)\n#define     G1_REG_REF_PIC_QUANT_DELTA_1(x)\t\t(((x) & 0x1f) << 22)\n#define     G1_REG_REF_PIC_QUANT_0(x)\t\t\t(((x) & 0x7ff) << 11)\n#define     G1_REG_REF_PIC_QUANT_1(x)\t\t\t(((x) & 0x7ff) << 0)\n#define G1_REG_LT_REF\t\t\t\t\t0x098\n#define G1_REG_VALID_REF\t\t\t\t0x09c\n#define G1_REG_ADDR_QTABLE\t\t\t\t0x0a0\n#define G1_REG_ADDR_DIR_MV\t\t\t\t0x0a4\n#define G1_REG_BD_REF_PIC(i)\t\t\t\t(0x0a8 + ((i) * 0x4))\n#define     G1_REG_BD_REF_PIC_BINIT_RLIST_B2(x)\t\t(((x) & 0x1f) << 25)\n#define     G1_REG_BD_REF_PIC_BINIT_RLIST_F2(x)\t\t(((x) & 0x1f) << 20)\n#define     G1_REG_BD_REF_PIC_BINIT_RLIST_B1(x)\t\t(((x) & 0x1f) << 15)\n#define     G1_REG_BD_REF_PIC_BINIT_RLIST_F1(x)\t\t(((x) & 0x1f) << 10)\n#define     G1_REG_BD_REF_PIC_BINIT_RLIST_B0(x)\t\t(((x) & 0x1f) << 5)\n#define     G1_REG_BD_REF_PIC_BINIT_RLIST_F0(x)\t\t(((x) & 0x1f) << 0)\n#define     G1_REG_BD_REF_PIC_PRED_TAP_2_M1(x)\t\t(((x) & 0x3) << 10)\n#define     G1_REG_BD_REF_PIC_PRED_TAP_2_4(x)\t\t(((x) & 0x3) << 8)\n#define     G1_REG_BD_REF_PIC_PRED_TAP_4_M1(x)\t\t(((x) & 0x3) << 6)\n#define     G1_REG_BD_REF_PIC_PRED_TAP_4_4(x)\t\t(((x) & 0x3) << 4)\n#define     G1_REG_BD_REF_PIC_PRED_TAP_6_M1(x)\t\t(((x) & 0x3) << 2)\n#define     G1_REG_BD_REF_PIC_PRED_TAP_6_4(x)\t\t(((x) & 0x3) << 0)\n#define     G1_REG_BD_REF_PIC_QUANT_DELTA_2(x)\t\t(((x) & 0x1f) << 27)\n#define     G1_REG_BD_REF_PIC_QUANT_DELTA_3(x)\t\t(((x) & 0x1f) << 22)\n#define     G1_REG_BD_REF_PIC_QUANT_2(x)\t\t(((x) & 0x7ff) << 11)\n#define     G1_REG_BD_REF_PIC_QUANT_3(x)\t\t(((x) & 0x7ff) << 0)\n#define G1_REG_BD_P_REF_PIC\t\t\t\t0x0bc\n#define     G1_REG_BD_P_REF_PIC_QUANT_DELTA_4(x)\t(((x) & 0x1f) << 27)\n#define     G1_REG_BD_P_REF_PIC_PINIT_RLIST_F3(x)\t(((x) & 0x1f) << 25)\n#define     G1_REG_BD_P_REF_PIC_PINIT_RLIST_F2(x)\t(((x) & 0x1f) << 20)\n#define     G1_REG_BD_P_REF_PIC_PINIT_RLIST_F1(x)\t(((x) & 0x1f) << 15)\n#define     G1_REG_BD_P_REF_PIC_PINIT_RLIST_F0(x)\t(((x) & 0x1f) << 10)\n#define     G1_REG_BD_P_REF_PIC_BINIT_RLIST_B15(x)\t(((x) & 0x1f) << 5)\n#define     G1_REG_BD_P_REF_PIC_BINIT_RLIST_F15(x)\t(((x) & 0x1f) << 0)\n#define G1_REG_ERR_CONC\t\t\t\t\t0x0c0\n#define     G1_REG_ERR_CONC_STARTMB_X(x)\t\t(((x) & 0x1ff) << 23)\n#define     G1_REG_ERR_CONC_STARTMB_Y(x)\t\t(((x) & 0xff) << 15)\n#define G1_REG_PRED_FLT\t\t\t\t\t0x0c4\n#define     G1_REG_PRED_FLT_PRED_BC_TAP_0_0(x)\t\t(((x) & 0x3ff) << 22)\n#define     G1_REG_PRED_FLT_PRED_BC_TAP_0_1(x)\t\t(((x) & 0x3ff) << 12)\n#define     G1_REG_PRED_FLT_PRED_BC_TAP_0_2(x)\t\t(((x) & 0x3ff) << 2)\n#define G1_REG_REF_BUF_CTRL\t\t\t\t0x0cc\n#define     G1_REG_REF_BUF_CTRL_REFBU_E\t\t\tBIT(31)\n#define     G1_REG_REF_BUF_CTRL_REFBU_THR(x)\t\t(((x) & 0xfff) << 19)\n#define     G1_REG_REF_BUF_CTRL_REFBU_PICID(x)\t\t(((x) & 0x1f) << 14)\n#define     G1_REG_REF_BUF_CTRL_REFBU_EVAL_E\t\tBIT(13)\n#define     G1_REG_REF_BUF_CTRL_REFBU_FPARMOD_E\t\tBIT(12)\n#define     G1_REG_REF_BUF_CTRL_REFBU_Y_OFFSET(x)\t(((x) & 0x1ff) << 0)\n#define G1_REG_REF_BUF_CTRL2\t\t\t\t0x0dc\n#define     G1_REG_REF_BUF_CTRL2_REFBU2_BUF_E\t\tBIT(31)\n#define     G1_REG_REF_BUF_CTRL2_REFBU2_THR(x)\t\t(((x) & 0xfff) << 19)\n#define     G1_REG_REF_BUF_CTRL2_REFBU2_PICID(x)\t(((x) & 0x1f) << 14)\n#define     G1_REG_REF_BUF_CTRL2_APF_THRESHOLD(x)\t(((x) & 0x3fff) << 0)\n#define G1_REG_SOFT_RESET\t\t\t\t0x194\n\n \n#define G1_REG_PP_INTERRUPT\t\tG1_SWREG(60)\n#define    G1_REG_PP_READY_IRQ\t\tBIT(12)\n#define    G1_REG_PP_IRQ\t\tBIT(8)\n#define    G1_REG_PP_IRQ_DIS\t\tBIT(4)\n#define    G1_REG_PP_PIPELINE_EN\tBIT(1)\n#define    G1_REG_PP_EXTERNAL_TRIGGER\tBIT(0)\n#define G1_REG_PP_DEV_CONFIG\t\tG1_SWREG(61)\n#define     G1_REG_PP_AXI_RD_ID(v)\t(((v) << 24) & GENMASK(31, 24))\n#define     G1_REG_PP_AXI_WR_ID(v)\t(((v) << 16) & GENMASK(23, 16))\n#define     G1_REG_PP_INSWAP32_E(v)\t((v) ? BIT(10) : 0)\n#define     G1_REG_PP_DATA_DISC_E(v)\t((v) ? BIT(9) : 0)\n#define     G1_REG_PP_CLK_GATE_E(v)\t((v) ? BIT(8) : 0)\n#define     G1_REG_PP_IN_ENDIAN(v)\t((v) ? BIT(7) : 0)\n#define     G1_REG_PP_OUT_ENDIAN(v)\t((v) ? BIT(6) : 0)\n#define     G1_REG_PP_OUTSWAP32_E(v)\t((v) ? BIT(5) : 0)\n#define     G1_REG_PP_MAX_BURST(v)\t(((v) << 0) & GENMASK(4, 0))\n#define G1_REG_PP_IN_LUMA_BASE\t\tG1_SWREG(63)\n#define G1_REG_PP_IN_CB_BASE\t\tG1_SWREG(64)\n#define G1_REG_PP_IN_CR_BASE\t\tG1_SWREG(65)\n#define G1_REG_PP_OUT_LUMA_BASE\t\tG1_SWREG(66)\n#define G1_REG_PP_OUT_CHROMA_BASE\tG1_SWREG(67)\n#define G1_REG_PP_CONTRAST_ADJUST\tG1_SWREG(68)\n#define G1_REG_PP_COLOR_CONVERSION\tG1_SWREG(69)\n#define G1_REG_PP_COLOR_CONVERSION0\tG1_SWREG(70)\n#define G1_REG_PP_COLOR_CONVERSION1\tG1_SWREG(71)\n#define G1_REG_PP_INPUT_SIZE\t\tG1_SWREG(72)\n#define    G1_REG_PP_INPUT_SIZE_HEIGHT(v) (((v) << 9) & GENMASK(16, 9))\n#define    G1_REG_PP_INPUT_SIZE_WIDTH(v)  (((v) << 0) & GENMASK(8, 0))\n#define G1_REG_PP_SCALING0\t\tG1_SWREG(79)\n#define     G1_REG_PP_PADD_R(v)\t(((v) << 23) & GENMASK(27, 23))\n#define     G1_REG_PP_PADD_G(v)\t(((v) << 18) & GENMASK(22, 18))\n#define     G1_REG_PP_RANGEMAP_Y(v) ((v) ? BIT(31) : 0)\n#define     G1_REG_PP_RANGEMAP_C(v) ((v) ? BIT(30) : 0)\n#define     G1_REG_PP_YCBCR_RANGE(v) ((v) ? BIT(29) : 0)\n#define     G1_REG_PP_RGB_16(v) ((v) ? BIT(28) : 0)\n#define G1_REG_PP_SCALING1\t\tG1_SWREG(80)\n#define     G1_REG_PP_PADD_B(v)\t(((v) << 18) & GENMASK(22, 18))\n#define G1_REG_PP_MASK_R\t\tG1_SWREG(82)\n#define G1_REG_PP_MASK_G\t\tG1_SWREG(83)\n#define G1_REG_PP_MASK_B\t\tG1_SWREG(84)\n#define G1_REG_PP_CONTROL\t\tG1_SWREG(85)\n#define     G1_REG_PP_CONTROL_IN_FMT(v)\t(((v) << 29) & GENMASK(31, 29))\n#define     G1_REG_PP_CONTROL_OUT_FMT(v) (((v) << 26) & GENMASK(28, 26))\n#define     G1_REG_PP_CONTROL_OUT_HEIGHT(v) (((v) << 15) & GENMASK(25, 15))\n#define     G1_REG_PP_CONTROL_OUT_WIDTH(v) (((v) << 4) & GENMASK(14, 4))\n#define G1_REG_PP_MASK1_ORIG_WIDTH\tG1_SWREG(88)\n#define     G1_REG_PP_ORIG_WIDTH(v)\t(((v) << 23) & GENMASK(31, 23))\n#define G1_REG_PP_DISPLAY_WIDTH\t\tG1_SWREG(92)\n#define G1_REG_PP_FUSE\t\t\tG1_SWREG(99)\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}