$date
	Tue Sep 24 14:35:34 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb_clock_select $end
$var wire 1 ! clk_out $end
$var reg 1 " clk_in $end
$var reg 1 # sel $end
$scope module uut $end
$var wire 1 " clk_in $end
$var wire 1 $ clk_inv $end
$var wire 1 # sel $end
$var wire 1 ! clk_out $end
$scope module clock_mux $end
$var wire 1 " a $end
$var wire 1 $ b $end
$var wire 1 # sel $end
$var wire 1 ! out $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
1$
0#
0"
0!
$end
#5
0$
1!
1"
#10
1$
0!
0"
#15
0$
1!
1"
#20
1$
1!
0"
1#
#25
0!
0$
1"
#30
1!
1$
0"
#35
0!
0$
1"
#40
1$
0"
0#
#45
0$
1!
1"
#50
1$
0!
0"
#55
0$
1!
1"
#60
1$
0!
0"
