Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date         : Thu Dec  5 15:04:14 2024
| Host         : voidhoge running 64-bit Debian GNU/Linux 12 (bookworm)
| Command      : report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1 -file /home/hoge/programming/fpga/pycmpgen/results/vld_unredundant/cascade/square19/timing_report.txt
| Design       : shift_register
| Device       : 7a100t-csg324
| Speed File   : -3  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  361         

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (361)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (361)
5. checking no_input_delay (19)
6. checking no_output_delay (24)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (361)
--------------------------
 There are 361 register/latch pins with no clock driven by root clock pin: clk (HIGH)

src0_reg[0]/C
src0_reg[10]/C
src0_reg[11]/C
src0_reg[12]/C
src0_reg[13]/C
src0_reg[14]/C
src0_reg[15]/C
src0_reg[16]/C
src0_reg[17]/C
src0_reg[18]/C
src0_reg[1]/C
src0_reg[2]/C
src0_reg[3]/C
src0_reg[4]/C
src0_reg[5]/C
src0_reg[6]/C
src0_reg[7]/C
src0_reg[8]/C
src0_reg[9]/C
src10_reg[0]/C
src10_reg[10]/C
src10_reg[11]/C
src10_reg[12]/C
src10_reg[13]/C
src10_reg[14]/C
src10_reg[15]/C
src10_reg[16]/C
src10_reg[17]/C
src10_reg[18]/C
src10_reg[1]/C
src10_reg[2]/C
src10_reg[3]/C
src10_reg[4]/C
src10_reg[5]/C
src10_reg[6]/C
src10_reg[7]/C
src10_reg[8]/C
src10_reg[9]/C
src11_reg[0]/C
src11_reg[10]/C
src11_reg[11]/C
src11_reg[12]/C
src11_reg[13]/C
src11_reg[14]/C
src11_reg[15]/C
src11_reg[16]/C
src11_reg[17]/C
src11_reg[18]/C
src11_reg[1]/C
src11_reg[2]/C
src11_reg[3]/C
src11_reg[4]/C
src11_reg[5]/C
src11_reg[6]/C
src11_reg[7]/C
src11_reg[8]/C
src11_reg[9]/C
src12_reg[0]/C
src12_reg[10]/C
src12_reg[11]/C
src12_reg[12]/C
src12_reg[13]/C
src12_reg[14]/C
src12_reg[15]/C
src12_reg[16]/C
src12_reg[17]/C
src12_reg[18]/C
src12_reg[1]/C
src12_reg[2]/C
src12_reg[3]/C
src12_reg[4]/C
src12_reg[5]/C
src12_reg[6]/C
src12_reg[7]/C
src12_reg[8]/C
src12_reg[9]/C
src13_reg[0]/C
src13_reg[10]/C
src13_reg[11]/C
src13_reg[12]/C
src13_reg[13]/C
src13_reg[14]/C
src13_reg[15]/C
src13_reg[16]/C
src13_reg[17]/C
src13_reg[18]/C
src13_reg[1]/C
src13_reg[2]/C
src13_reg[3]/C
src13_reg[4]/C
src13_reg[5]/C
src13_reg[6]/C
src13_reg[7]/C
src13_reg[8]/C
src13_reg[9]/C
src14_reg[0]/C
src14_reg[10]/C
src14_reg[11]/C
src14_reg[12]/C
src14_reg[13]/C
src14_reg[14]/C
src14_reg[15]/C
src14_reg[16]/C
src14_reg[17]/C
src14_reg[18]/C
src14_reg[1]/C
src14_reg[2]/C
src14_reg[3]/C
src14_reg[4]/C
src14_reg[5]/C
src14_reg[6]/C
src14_reg[7]/C
src14_reg[8]/C
src14_reg[9]/C
src15_reg[0]/C
src15_reg[10]/C
src15_reg[11]/C
src15_reg[12]/C
src15_reg[13]/C
src15_reg[14]/C
src15_reg[15]/C
src15_reg[16]/C
src15_reg[17]/C
src15_reg[18]/C
src15_reg[1]/C
src15_reg[2]/C
src15_reg[3]/C
src15_reg[4]/C
src15_reg[5]/C
src15_reg[6]/C
src15_reg[7]/C
src15_reg[8]/C
src15_reg[9]/C
src16_reg[0]/C
src16_reg[10]/C
src16_reg[11]/C
src16_reg[12]/C
src16_reg[13]/C
src16_reg[14]/C
src16_reg[15]/C
src16_reg[16]/C
src16_reg[17]/C
src16_reg[18]/C
src16_reg[1]/C
src16_reg[2]/C
src16_reg[3]/C
src16_reg[4]/C
src16_reg[5]/C
src16_reg[6]/C
src16_reg[7]/C
src16_reg[8]/C
src16_reg[9]/C
src17_reg[0]/C
src17_reg[10]/C
src17_reg[11]/C
src17_reg[12]/C
src17_reg[13]/C
src17_reg[14]/C
src17_reg[15]/C
src17_reg[16]/C
src17_reg[17]/C
src17_reg[18]/C
src17_reg[1]/C
src17_reg[2]/C
src17_reg[3]/C
src17_reg[4]/C
src17_reg[5]/C
src17_reg[6]/C
src17_reg[7]/C
src17_reg[8]/C
src17_reg[9]/C
src18_reg[0]/C
src18_reg[10]/C
src18_reg[11]/C
src18_reg[12]/C
src18_reg[13]/C
src18_reg[14]/C
src18_reg[15]/C
src18_reg[16]/C
src18_reg[17]/C
src18_reg[18]/C
src18_reg[1]/C
src18_reg[2]/C
src18_reg[3]/C
src18_reg[4]/C
src18_reg[5]/C
src18_reg[6]/C
src18_reg[7]/C
src18_reg[8]/C
src18_reg[9]/C
src1_reg[0]/C
src1_reg[10]/C
src1_reg[11]/C
src1_reg[12]/C
src1_reg[13]/C
src1_reg[14]/C
src1_reg[15]/C
src1_reg[16]/C
src1_reg[17]/C
src1_reg[18]/C
src1_reg[1]/C
src1_reg[2]/C
src1_reg[3]/C
src1_reg[4]/C
src1_reg[5]/C
src1_reg[6]/C
src1_reg[7]/C
src1_reg[8]/C
src1_reg[9]/C
src2_reg[0]/C
src2_reg[10]/C
src2_reg[11]/C
src2_reg[12]/C
src2_reg[13]/C
src2_reg[14]/C
src2_reg[15]/C
src2_reg[16]/C
src2_reg[17]/C
src2_reg[18]/C
src2_reg[1]/C
src2_reg[2]/C
src2_reg[3]/C
src2_reg[4]/C
src2_reg[5]/C
src2_reg[6]/C
src2_reg[7]/C
src2_reg[8]/C
src2_reg[9]/C
src3_reg[0]/C
src3_reg[10]/C
src3_reg[11]/C
src3_reg[12]/C
src3_reg[13]/C
src3_reg[14]/C
src3_reg[15]/C
src3_reg[16]/C
src3_reg[17]/C
src3_reg[18]/C
src3_reg[1]/C
src3_reg[2]/C
src3_reg[3]/C
src3_reg[4]/C
src3_reg[5]/C
src3_reg[6]/C
src3_reg[7]/C
src3_reg[8]/C
src3_reg[9]/C
src4_reg[0]/C
src4_reg[10]/C
src4_reg[11]/C
src4_reg[12]/C
src4_reg[13]/C
src4_reg[14]/C
src4_reg[15]/C
src4_reg[16]/C
src4_reg[17]/C
src4_reg[18]/C
src4_reg[1]/C
src4_reg[2]/C
src4_reg[3]/C
src4_reg[4]/C
src4_reg[5]/C
src4_reg[6]/C
src4_reg[7]/C
src4_reg[8]/C
src4_reg[9]/C
src5_reg[0]/C
src5_reg[10]/C
src5_reg[11]/C
src5_reg[12]/C
src5_reg[13]/C
src5_reg[14]/C
src5_reg[15]/C
src5_reg[16]/C
src5_reg[17]/C
src5_reg[18]/C
src5_reg[1]/C
src5_reg[2]/C
src5_reg[3]/C
src5_reg[4]/C
src5_reg[5]/C
src5_reg[6]/C
src5_reg[7]/C
src5_reg[8]/C
src5_reg[9]/C
src6_reg[0]/C
src6_reg[10]/C
src6_reg[11]/C
src6_reg[12]/C
src6_reg[13]/C
src6_reg[14]/C
src6_reg[15]/C
src6_reg[16]/C
src6_reg[17]/C
src6_reg[18]/C
src6_reg[1]/C
src6_reg[2]/C
src6_reg[3]/C
src6_reg[4]/C
src6_reg[5]/C
src6_reg[6]/C
src6_reg[7]/C
src6_reg[8]/C
src6_reg[9]/C
src7_reg[0]/C
src7_reg[10]/C
src7_reg[11]/C
src7_reg[12]/C
src7_reg[13]/C
src7_reg[14]/C
src7_reg[15]/C
src7_reg[16]/C
src7_reg[17]/C
src7_reg[18]/C
src7_reg[1]/C
src7_reg[2]/C
src7_reg[3]/C
src7_reg[4]/C
src7_reg[5]/C
src7_reg[6]/C
src7_reg[7]/C
src7_reg[8]/C
src7_reg[9]/C
src8_reg[0]/C
src8_reg[10]/C
src8_reg[11]/C
src8_reg[12]/C
src8_reg[13]/C
src8_reg[14]/C
src8_reg[15]/C
src8_reg[16]/C
src8_reg[17]/C
src8_reg[18]/C
src8_reg[1]/C
src8_reg[2]/C
src8_reg[3]/C
src8_reg[4]/C
src8_reg[5]/C
src8_reg[6]/C
src8_reg[7]/C
src8_reg[8]/C
src8_reg[9]/C
src9_reg[0]/C
src9_reg[10]/C
src9_reg[11]/C
src9_reg[12]/C
src9_reg[13]/C
src9_reg[14]/C
src9_reg[15]/C
src9_reg[16]/C
src9_reg[17]/C
src9_reg[18]/C
src9_reg[1]/C
src9_reg[2]/C
src9_reg[3]/C
src9_reg[4]/C
src9_reg[5]/C
src9_reg[6]/C
src9_reg[7]/C
src9_reg[8]/C
src9_reg[9]/C


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (361)
--------------------------------------------------
 There are 361 pins that are not constrained for maximum delay. (HIGH)

src0_reg[0]/D
src0_reg[10]/D
src0_reg[11]/D
src0_reg[12]/D
src0_reg[13]/D
src0_reg[14]/D
src0_reg[15]/D
src0_reg[16]/D
src0_reg[17]/D
src0_reg[18]/D
src0_reg[1]/D
src0_reg[2]/D
src0_reg[3]/D
src0_reg[4]/D
src0_reg[5]/D
src0_reg[6]/D
src0_reg[7]/D
src0_reg[8]/D
src0_reg[9]/D
src10_reg[0]/D
src10_reg[10]/D
src10_reg[11]/D
src10_reg[12]/D
src10_reg[13]/D
src10_reg[14]/D
src10_reg[15]/D
src10_reg[16]/D
src10_reg[17]/D
src10_reg[18]/D
src10_reg[1]/D
src10_reg[2]/D
src10_reg[3]/D
src10_reg[4]/D
src10_reg[5]/D
src10_reg[6]/D
src10_reg[7]/D
src10_reg[8]/D
src10_reg[9]/D
src11_reg[0]/D
src11_reg[10]/D
src11_reg[11]/D
src11_reg[12]/D
src11_reg[13]/D
src11_reg[14]/D
src11_reg[15]/D
src11_reg[16]/D
src11_reg[17]/D
src11_reg[18]/D
src11_reg[1]/D
src11_reg[2]/D
src11_reg[3]/D
src11_reg[4]/D
src11_reg[5]/D
src11_reg[6]/D
src11_reg[7]/D
src11_reg[8]/D
src11_reg[9]/D
src12_reg[0]/D
src12_reg[10]/D
src12_reg[11]/D
src12_reg[12]/D
src12_reg[13]/D
src12_reg[14]/D
src12_reg[15]/D
src12_reg[16]/D
src12_reg[17]/D
src12_reg[18]/D
src12_reg[1]/D
src12_reg[2]/D
src12_reg[3]/D
src12_reg[4]/D
src12_reg[5]/D
src12_reg[6]/D
src12_reg[7]/D
src12_reg[8]/D
src12_reg[9]/D
src13_reg[0]/D
src13_reg[10]/D
src13_reg[11]/D
src13_reg[12]/D
src13_reg[13]/D
src13_reg[14]/D
src13_reg[15]/D
src13_reg[16]/D
src13_reg[17]/D
src13_reg[18]/D
src13_reg[1]/D
src13_reg[2]/D
src13_reg[3]/D
src13_reg[4]/D
src13_reg[5]/D
src13_reg[6]/D
src13_reg[7]/D
src13_reg[8]/D
src13_reg[9]/D
src14_reg[0]/D
src14_reg[10]/D
src14_reg[11]/D
src14_reg[12]/D
src14_reg[13]/D
src14_reg[14]/D
src14_reg[15]/D
src14_reg[16]/D
src14_reg[17]/D
src14_reg[18]/D
src14_reg[1]/D
src14_reg[2]/D
src14_reg[3]/D
src14_reg[4]/D
src14_reg[5]/D
src14_reg[6]/D
src14_reg[7]/D
src14_reg[8]/D
src14_reg[9]/D
src15_reg[0]/D
src15_reg[10]/D
src15_reg[11]/D
src15_reg[12]/D
src15_reg[13]/D
src15_reg[14]/D
src15_reg[15]/D
src15_reg[16]/D
src15_reg[17]/D
src15_reg[18]/D
src15_reg[1]/D
src15_reg[2]/D
src15_reg[3]/D
src15_reg[4]/D
src15_reg[5]/D
src15_reg[6]/D
src15_reg[7]/D
src15_reg[8]/D
src15_reg[9]/D
src16_reg[0]/D
src16_reg[10]/D
src16_reg[11]/D
src16_reg[12]/D
src16_reg[13]/D
src16_reg[14]/D
src16_reg[15]/D
src16_reg[16]/D
src16_reg[17]/D
src16_reg[18]/D
src16_reg[1]/D
src16_reg[2]/D
src16_reg[3]/D
src16_reg[4]/D
src16_reg[5]/D
src16_reg[6]/D
src16_reg[7]/D
src16_reg[8]/D
src16_reg[9]/D
src17_reg[0]/D
src17_reg[10]/D
src17_reg[11]/D
src17_reg[12]/D
src17_reg[13]/D
src17_reg[14]/D
src17_reg[15]/D
src17_reg[16]/D
src17_reg[17]/D
src17_reg[18]/D
src17_reg[1]/D
src17_reg[2]/D
src17_reg[3]/D
src17_reg[4]/D
src17_reg[5]/D
src17_reg[6]/D
src17_reg[7]/D
src17_reg[8]/D
src17_reg[9]/D
src18_reg[0]/D
src18_reg[10]/D
src18_reg[11]/D
src18_reg[12]/D
src18_reg[13]/D
src18_reg[14]/D
src18_reg[15]/D
src18_reg[16]/D
src18_reg[17]/D
src18_reg[18]/D
src18_reg[1]/D
src18_reg[2]/D
src18_reg[3]/D
src18_reg[4]/D
src18_reg[5]/D
src18_reg[6]/D
src18_reg[7]/D
src18_reg[8]/D
src18_reg[9]/D
src1_reg[0]/D
src1_reg[10]/D
src1_reg[11]/D
src1_reg[12]/D
src1_reg[13]/D
src1_reg[14]/D
src1_reg[15]/D
src1_reg[16]/D
src1_reg[17]/D
src1_reg[18]/D
src1_reg[1]/D
src1_reg[2]/D
src1_reg[3]/D
src1_reg[4]/D
src1_reg[5]/D
src1_reg[6]/D
src1_reg[7]/D
src1_reg[8]/D
src1_reg[9]/D
src2_reg[0]/D
src2_reg[10]/D
src2_reg[11]/D
src2_reg[12]/D
src2_reg[13]/D
src2_reg[14]/D
src2_reg[15]/D
src2_reg[16]/D
src2_reg[17]/D
src2_reg[18]/D
src2_reg[1]/D
src2_reg[2]/D
src2_reg[3]/D
src2_reg[4]/D
src2_reg[5]/D
src2_reg[6]/D
src2_reg[7]/D
src2_reg[8]/D
src2_reg[9]/D
src3_reg[0]/D
src3_reg[10]/D
src3_reg[11]/D
src3_reg[12]/D
src3_reg[13]/D
src3_reg[14]/D
src3_reg[15]/D
src3_reg[16]/D
src3_reg[17]/D
src3_reg[18]/D
src3_reg[1]/D
src3_reg[2]/D
src3_reg[3]/D
src3_reg[4]/D
src3_reg[5]/D
src3_reg[6]/D
src3_reg[7]/D
src3_reg[8]/D
src3_reg[9]/D
src4_reg[0]/D
src4_reg[10]/D
src4_reg[11]/D
src4_reg[12]/D
src4_reg[13]/D
src4_reg[14]/D
src4_reg[15]/D
src4_reg[16]/D
src4_reg[17]/D
src4_reg[18]/D
src4_reg[1]/D
src4_reg[2]/D
src4_reg[3]/D
src4_reg[4]/D
src4_reg[5]/D
src4_reg[6]/D
src4_reg[7]/D
src4_reg[8]/D
src4_reg[9]/D
src5_reg[0]/D
src5_reg[10]/D
src5_reg[11]/D
src5_reg[12]/D
src5_reg[13]/D
src5_reg[14]/D
src5_reg[15]/D
src5_reg[16]/D
src5_reg[17]/D
src5_reg[18]/D
src5_reg[1]/D
src5_reg[2]/D
src5_reg[3]/D
src5_reg[4]/D
src5_reg[5]/D
src5_reg[6]/D
src5_reg[7]/D
src5_reg[8]/D
src5_reg[9]/D
src6_reg[0]/D
src6_reg[10]/D
src6_reg[11]/D
src6_reg[12]/D
src6_reg[13]/D
src6_reg[14]/D
src6_reg[15]/D
src6_reg[16]/D
src6_reg[17]/D
src6_reg[18]/D
src6_reg[1]/D
src6_reg[2]/D
src6_reg[3]/D
src6_reg[4]/D
src6_reg[5]/D
src6_reg[6]/D
src6_reg[7]/D
src6_reg[8]/D
src6_reg[9]/D
src7_reg[0]/D
src7_reg[10]/D
src7_reg[11]/D
src7_reg[12]/D
src7_reg[13]/D
src7_reg[14]/D
src7_reg[15]/D
src7_reg[16]/D
src7_reg[17]/D
src7_reg[18]/D
src7_reg[1]/D
src7_reg[2]/D
src7_reg[3]/D
src7_reg[4]/D
src7_reg[5]/D
src7_reg[6]/D
src7_reg[7]/D
src7_reg[8]/D
src7_reg[9]/D
src8_reg[0]/D
src8_reg[10]/D
src8_reg[11]/D
src8_reg[12]/D
src8_reg[13]/D
src8_reg[14]/D
src8_reg[15]/D
src8_reg[16]/D
src8_reg[17]/D
src8_reg[18]/D
src8_reg[1]/D
src8_reg[2]/D
src8_reg[3]/D
src8_reg[4]/D
src8_reg[5]/D
src8_reg[6]/D
src8_reg[7]/D
src8_reg[8]/D
src8_reg[9]/D
src9_reg[0]/D
src9_reg[10]/D
src9_reg[11]/D
src9_reg[12]/D
src9_reg[13]/D
src9_reg[14]/D
src9_reg[15]/D
src9_reg[16]/D
src9_reg[17]/D
src9_reg[18]/D
src9_reg[1]/D
src9_reg[2]/D
src9_reg[3]/D
src9_reg[4]/D
src9_reg[5]/D
src9_reg[6]/D
src9_reg[7]/D
src9_reg[8]/D
src9_reg[9]/D

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (19)
-------------------------------
 There are 19 input ports with no input delay specified. (HIGH)

src0_
src10_
src11_
src12_
src13_
src14_
src15_
src16_
src17_
src18_
src1_
src2_
src3_
src4_
src5_
src6_
src7_
src8_
src9_

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (24)
--------------------------------
 There are 24 ports with no output delay specified. (HIGH)

dst0[0]
dst10[0]
dst11[0]
dst12[0]
dst13[0]
dst14[0]
dst15[0]
dst16[0]
dst17[0]
dst18[0]
dst19[0]
dst1[0]
dst20[0]
dst21[0]
dst22[0]
dst23[0]
dst2[0]
dst3[0]
dst4[0]
dst5[0]
dst6[0]
dst7[0]
dst8[0]
dst9[0]

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                  385          inf        0.000                      0                  385           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           385 Endpoints
Min Delay           385 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 src7_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst21[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.043ns  (logic 5.708ns (51.685%)  route 5.336ns (48.315%))
  Logic Levels:           12  (CARRY4=7 FDRE=1 LUT2=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y67          FDRE                         0.000     0.000 r  src7_reg[7]/C
    SLICE_X6Y67          FDRE (Prop_fdre_C_Q)         0.393     0.393 r  src7_reg[7]/Q
                         net (fo=5, routed)           1.287     1.680    compressor/chain0_5/src7[1]
    SLICE_X7Y69                                                       r  compressor/chain0_5/lut5_prop5/I0
    SLICE_X7Y69          LUT5 (Prop_lut5_I0_O)        0.097     1.777 r  compressor/chain0_5/lut5_prop5/O
                         net (fo=1, routed)           0.000     1.777    compressor/chain0_5/prop[5]
    SLICE_X7Y69                                                       r  compressor/chain0_5/carry4_inst1/S[1]
    SLICE_X7Y69          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.432     2.209 r  compressor/chain0_5/carry4_inst1/O[2]
                         net (fo=4, routed)           0.916     3.125    compressor/chain1_3/lut6_2_inst0/I3
    SLICE_X4Y73                                                       r  compressor/chain1_3/lut6_2_inst0/LUT6/I3
    SLICE_X4Y73          LUT6 (Prop_lut6_I3_O)        0.230     3.355 r  compressor/chain1_3/lut6_2_inst0/LUT6/O
                         net (fo=1, routed)           0.000     3.355    compressor/chain1_3/prop[0]
    SLICE_X4Y73                                                       r  compressor/chain1_3/carry4_inst0/S[0]
    SLICE_X4Y73          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     3.750 r  compressor/chain1_3/carry4_inst0/CO[3]
                         net (fo=1, routed)           0.000     3.750    compressor/chain1_3/carryout[3]
    SLICE_X4Y74                                                       r  compressor/chain1_3/carry4_inst1/CI
    SLICE_X4Y74          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234     3.984 r  compressor/chain1_3/carry4_inst1/O[3]
                         net (fo=2, routed)           0.607     4.592    compressor/chain2_1/dst[1]
    SLICE_X6Y74                                                       r  compressor/chain2_1/lut2_prop3/I1
    SLICE_X6Y74          LUT2 (Prop_lut2_I1_O)        0.234     4.826 r  compressor/chain2_1/lut2_prop3/O
                         net (fo=1, routed)           0.000     4.826    compressor/chain2_1/prop[3]
    SLICE_X6Y74                                                       r  compressor/chain2_1/carry4_inst0/S[3]
    SLICE_X6Y74          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.284     5.110 r  compressor/chain2_1/carry4_inst0/CO[3]
                         net (fo=1, routed)           0.007     5.117    compressor/chain2_1/carryout[3]
    SLICE_X6Y75                                                       r  compressor/chain2_1/carry4_inst1/CI
    SLICE_X6Y75          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.223     5.340 r  compressor/chain2_1/carry4_inst1/O[1]
                         net (fo=1, routed)           0.982     6.321    compressor/chain3_0/lut6_2_inst20_0[5]
    SLICE_X5Y74                                                       r  compressor/chain3_0/carry4_inst4/S[1]
    SLICE_X5Y74          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.628     6.949 r  compressor/chain3_0/carry4_inst4/CO[3]
                         net (fo=1, routed)           0.007     6.957    compressor/chain3_0/carryout[19]
    SLICE_X5Y75                                                       r  compressor/chain3_0/carry4_inst5/CI
    SLICE_X5Y75          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     7.116 r  compressor/chain3_0/carry4_inst5/O[0]
                         net (fo=1, routed)           1.529     8.645    dst21_OBUF[0]
    U16                                                               r  dst21_OBUF[0]_inst/I
    U16                  OBUF (Prop_obuf_I_O)         2.399    11.043 r  dst21_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.043    dst21[0]
    U16                                                               r  dst21[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src7_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst23[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.006ns  (logic 5.693ns (51.732%)  route 5.312ns (48.268%))
  Logic Levels:           12  (CARRY4=7 FDRE=1 LUT2=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y67          FDRE                         0.000     0.000 r  src7_reg[7]/C
    SLICE_X6Y67          FDRE (Prop_fdre_C_Q)         0.393     0.393 r  src7_reg[7]/Q
                         net (fo=5, routed)           1.287     1.680    compressor/chain0_5/src7[1]
    SLICE_X7Y69                                                       r  compressor/chain0_5/lut5_prop5/I0
    SLICE_X7Y69          LUT5 (Prop_lut5_I0_O)        0.097     1.777 r  compressor/chain0_5/lut5_prop5/O
                         net (fo=1, routed)           0.000     1.777    compressor/chain0_5/prop[5]
    SLICE_X7Y69                                                       r  compressor/chain0_5/carry4_inst1/S[1]
    SLICE_X7Y69          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.432     2.209 r  compressor/chain0_5/carry4_inst1/O[2]
                         net (fo=4, routed)           0.916     3.125    compressor/chain1_3/lut6_2_inst0/I3
    SLICE_X4Y73                                                       r  compressor/chain1_3/lut6_2_inst0/LUT6/I3
    SLICE_X4Y73          LUT6 (Prop_lut6_I3_O)        0.230     3.355 r  compressor/chain1_3/lut6_2_inst0/LUT6/O
                         net (fo=1, routed)           0.000     3.355    compressor/chain1_3/prop[0]
    SLICE_X4Y73                                                       r  compressor/chain1_3/carry4_inst0/S[0]
    SLICE_X4Y73          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     3.750 r  compressor/chain1_3/carry4_inst0/CO[3]
                         net (fo=1, routed)           0.000     3.750    compressor/chain1_3/carryout[3]
    SLICE_X4Y74                                                       r  compressor/chain1_3/carry4_inst1/CI
    SLICE_X4Y74          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234     3.984 r  compressor/chain1_3/carry4_inst1/O[3]
                         net (fo=2, routed)           0.607     4.592    compressor/chain2_1/dst[1]
    SLICE_X6Y74                                                       r  compressor/chain2_1/lut2_prop3/I1
    SLICE_X6Y74          LUT2 (Prop_lut2_I1_O)        0.234     4.826 r  compressor/chain2_1/lut2_prop3/O
                         net (fo=1, routed)           0.000     4.826    compressor/chain2_1/prop[3]
    SLICE_X6Y74                                                       r  compressor/chain2_1/carry4_inst0/S[3]
    SLICE_X6Y74          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.284     5.110 r  compressor/chain2_1/carry4_inst0/CO[3]
                         net (fo=1, routed)           0.007     5.117    compressor/chain2_1/carryout[3]
    SLICE_X6Y75                                                       r  compressor/chain2_1/carry4_inst1/CI
    SLICE_X6Y75          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.223     5.340 r  compressor/chain2_1/carry4_inst1/O[1]
                         net (fo=1, routed)           0.982     6.321    compressor/chain3_0/lut6_2_inst20_0[5]
    SLICE_X5Y74                                                       r  compressor/chain3_0/carry4_inst4/S[1]
    SLICE_X5Y74          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.628     6.949 r  compressor/chain3_0/carry4_inst4/CO[3]
                         net (fo=1, routed)           0.007     6.957    compressor/chain3_0/carryout[19]
    SLICE_X5Y75                                                       r  compressor/chain3_0/carry4_inst5/CI
    SLICE_X5Y75          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120     7.077 r  compressor/chain3_0/carry4_inst5/CO[1]
                         net (fo=1, routed)           1.505     8.582    dst23_OBUF[0]
    U17                                                               r  dst23_OBUF[0]_inst/I
    U17                  OBUF (Prop_obuf_I_O)         2.423    11.006 r  dst23_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.006    dst23[0]
    U17                                                               r  dst23[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src7_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst22[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.995ns  (logic 5.773ns (52.506%)  route 5.222ns (47.494%))
  Logic Levels:           12  (CARRY4=7 FDRE=1 LUT2=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y67          FDRE                         0.000     0.000 r  src7_reg[7]/C
    SLICE_X6Y67          FDRE (Prop_fdre_C_Q)         0.393     0.393 r  src7_reg[7]/Q
                         net (fo=5, routed)           1.287     1.680    compressor/chain0_5/src7[1]
    SLICE_X7Y69                                                       r  compressor/chain0_5/lut5_prop5/I0
    SLICE_X7Y69          LUT5 (Prop_lut5_I0_O)        0.097     1.777 r  compressor/chain0_5/lut5_prop5/O
                         net (fo=1, routed)           0.000     1.777    compressor/chain0_5/prop[5]
    SLICE_X7Y69                                                       r  compressor/chain0_5/carry4_inst1/S[1]
    SLICE_X7Y69          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.432     2.209 r  compressor/chain0_5/carry4_inst1/O[2]
                         net (fo=4, routed)           0.916     3.125    compressor/chain1_3/lut6_2_inst0/I3
    SLICE_X4Y73                                                       r  compressor/chain1_3/lut6_2_inst0/LUT6/I3
    SLICE_X4Y73          LUT6 (Prop_lut6_I3_O)        0.230     3.355 r  compressor/chain1_3/lut6_2_inst0/LUT6/O
                         net (fo=1, routed)           0.000     3.355    compressor/chain1_3/prop[0]
    SLICE_X4Y73                                                       r  compressor/chain1_3/carry4_inst0/S[0]
    SLICE_X4Y73          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     3.750 r  compressor/chain1_3/carry4_inst0/CO[3]
                         net (fo=1, routed)           0.000     3.750    compressor/chain1_3/carryout[3]
    SLICE_X4Y74                                                       r  compressor/chain1_3/carry4_inst1/CI
    SLICE_X4Y74          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234     3.984 r  compressor/chain1_3/carry4_inst1/O[3]
                         net (fo=2, routed)           0.607     4.592    compressor/chain2_1/dst[1]
    SLICE_X6Y74                                                       r  compressor/chain2_1/lut2_prop3/I1
    SLICE_X6Y74          LUT2 (Prop_lut2_I1_O)        0.234     4.826 r  compressor/chain2_1/lut2_prop3/O
                         net (fo=1, routed)           0.000     4.826    compressor/chain2_1/prop[3]
    SLICE_X6Y74                                                       r  compressor/chain2_1/carry4_inst0/S[3]
    SLICE_X6Y74          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.284     5.110 r  compressor/chain2_1/carry4_inst0/CO[3]
                         net (fo=1, routed)           0.007     5.117    compressor/chain2_1/carryout[3]
    SLICE_X6Y75                                                       r  compressor/chain2_1/carry4_inst1/CI
    SLICE_X6Y75          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.223     5.340 r  compressor/chain2_1/carry4_inst1/O[1]
                         net (fo=1, routed)           0.982     6.321    compressor/chain3_0/lut6_2_inst20_0[5]
    SLICE_X5Y74                                                       r  compressor/chain3_0/carry4_inst4/S[1]
    SLICE_X5Y74          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.628     6.949 r  compressor/chain3_0/carry4_inst4/CO[3]
                         net (fo=1, routed)           0.007     6.957    compressor/chain3_0/carryout[19]
    SLICE_X5Y75                                                       r  compressor/chain3_0/carry4_inst5/CI
    SLICE_X5Y75          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     7.187 r  compressor/chain3_0/carry4_inst5/O[1]
                         net (fo=1, routed)           1.415     8.602    dst22_OBUF[0]
    U18                                                               r  dst22_OBUF[0]_inst/I
    U18                  OBUF (Prop_obuf_I_O)         2.393    10.995 r  dst22_OBUF[0]_inst/O
                         net (fo=0)                   0.000    10.995    dst22[0]
    U18                                                               r  dst22[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src7_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst20[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.939ns  (logic 5.620ns (51.379%)  route 5.319ns (48.621%))
  Logic Levels:           11  (CARRY4=6 FDRE=1 LUT2=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y67          FDRE                         0.000     0.000 r  src7_reg[7]/C
    SLICE_X6Y67          FDRE (Prop_fdre_C_Q)         0.393     0.393 r  src7_reg[7]/Q
                         net (fo=5, routed)           1.287     1.680    compressor/chain0_5/src7[1]
    SLICE_X7Y69                                                       r  compressor/chain0_5/lut5_prop5/I0
    SLICE_X7Y69          LUT5 (Prop_lut5_I0_O)        0.097     1.777 r  compressor/chain0_5/lut5_prop5/O
                         net (fo=1, routed)           0.000     1.777    compressor/chain0_5/prop[5]
    SLICE_X7Y69                                                       r  compressor/chain0_5/carry4_inst1/S[1]
    SLICE_X7Y69          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.432     2.209 r  compressor/chain0_5/carry4_inst1/O[2]
                         net (fo=4, routed)           0.916     3.125    compressor/chain1_3/lut6_2_inst0/I3
    SLICE_X4Y73                                                       r  compressor/chain1_3/lut6_2_inst0/LUT6/I3
    SLICE_X4Y73          LUT6 (Prop_lut6_I3_O)        0.230     3.355 r  compressor/chain1_3/lut6_2_inst0/LUT6/O
                         net (fo=1, routed)           0.000     3.355    compressor/chain1_3/prop[0]
    SLICE_X4Y73                                                       r  compressor/chain1_3/carry4_inst0/S[0]
    SLICE_X4Y73          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     3.750 r  compressor/chain1_3/carry4_inst0/CO[3]
                         net (fo=1, routed)           0.000     3.750    compressor/chain1_3/carryout[3]
    SLICE_X4Y74                                                       r  compressor/chain1_3/carry4_inst1/CI
    SLICE_X4Y74          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234     3.984 r  compressor/chain1_3/carry4_inst1/O[3]
                         net (fo=2, routed)           0.607     4.592    compressor/chain2_1/dst[1]
    SLICE_X6Y74                                                       r  compressor/chain2_1/lut2_prop3/I1
    SLICE_X6Y74          LUT2 (Prop_lut2_I1_O)        0.234     4.826 r  compressor/chain2_1/lut2_prop3/O
                         net (fo=1, routed)           0.000     4.826    compressor/chain2_1/prop[3]
    SLICE_X6Y74                                                       r  compressor/chain2_1/carry4_inst0/S[3]
    SLICE_X6Y74          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.284     5.110 r  compressor/chain2_1/carry4_inst0/CO[3]
                         net (fo=1, routed)           0.007     5.117    compressor/chain2_1/carryout[3]
    SLICE_X6Y75                                                       r  compressor/chain2_1/carry4_inst1/CI
    SLICE_X6Y75          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.223     5.340 r  compressor/chain2_1/carry4_inst1/O[1]
                         net (fo=1, routed)           0.982     6.321    compressor/chain3_0/lut6_2_inst20_0[5]
    SLICE_X5Y74                                                       r  compressor/chain3_0/carry4_inst4/S[1]
    SLICE_X5Y74          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.693     7.014 r  compressor/chain3_0/carry4_inst4/O[3]
                         net (fo=1, routed)           1.519     8.534    dst20_OBUF[0]
    V17                                                               r  dst20_OBUF[0]_inst/I
    V17                  OBUF (Prop_obuf_I_O)         2.405    10.939 r  dst20_OBUF[0]_inst/O
                         net (fo=0)                   0.000    10.939    dst20[0]
    V17                                                               r  dst20[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src7_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst19[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.932ns  (logic 5.584ns (51.081%)  route 5.348ns (48.919%))
  Logic Levels:           11  (CARRY4=6 FDRE=1 LUT2=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y67          FDRE                         0.000     0.000 r  src7_reg[7]/C
    SLICE_X6Y67          FDRE (Prop_fdre_C_Q)         0.393     0.393 r  src7_reg[7]/Q
                         net (fo=5, routed)           1.287     1.680    compressor/chain0_5/src7[1]
    SLICE_X7Y69                                                       r  compressor/chain0_5/lut5_prop5/I0
    SLICE_X7Y69          LUT5 (Prop_lut5_I0_O)        0.097     1.777 r  compressor/chain0_5/lut5_prop5/O
                         net (fo=1, routed)           0.000     1.777    compressor/chain0_5/prop[5]
    SLICE_X7Y69                                                       r  compressor/chain0_5/carry4_inst1/S[1]
    SLICE_X7Y69          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.432     2.209 r  compressor/chain0_5/carry4_inst1/O[2]
                         net (fo=4, routed)           0.916     3.125    compressor/chain1_3/lut6_2_inst0/I3
    SLICE_X4Y73                                                       r  compressor/chain1_3/lut6_2_inst0/LUT6/I3
    SLICE_X4Y73          LUT6 (Prop_lut6_I3_O)        0.230     3.355 r  compressor/chain1_3/lut6_2_inst0/LUT6/O
                         net (fo=1, routed)           0.000     3.355    compressor/chain1_3/prop[0]
    SLICE_X4Y73                                                       r  compressor/chain1_3/carry4_inst0/S[0]
    SLICE_X4Y73          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     3.750 r  compressor/chain1_3/carry4_inst0/CO[3]
                         net (fo=1, routed)           0.000     3.750    compressor/chain1_3/carryout[3]
    SLICE_X4Y74                                                       r  compressor/chain1_3/carry4_inst1/CI
    SLICE_X4Y74          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234     3.984 r  compressor/chain1_3/carry4_inst1/O[3]
                         net (fo=2, routed)           0.607     4.592    compressor/chain2_1/dst[1]
    SLICE_X6Y74                                                       r  compressor/chain2_1/lut2_prop3/I1
    SLICE_X6Y74          LUT2 (Prop_lut2_I1_O)        0.234     4.826 r  compressor/chain2_1/lut2_prop3/O
                         net (fo=1, routed)           0.000     4.826    compressor/chain2_1/prop[3]
    SLICE_X6Y74                                                       r  compressor/chain2_1/carry4_inst0/S[3]
    SLICE_X6Y74          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.284     5.110 r  compressor/chain2_1/carry4_inst0/CO[3]
                         net (fo=1, routed)           0.007     5.117    compressor/chain2_1/carryout[3]
    SLICE_X6Y75                                                       r  compressor/chain2_1/carry4_inst1/CI
    SLICE_X6Y75          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.223     5.340 r  compressor/chain2_1/carry4_inst1/O[1]
                         net (fo=1, routed)           0.982     6.321    compressor/chain3_0/lut6_2_inst20_0[5]
    SLICE_X5Y74                                                       r  compressor/chain3_0/carry4_inst4/S[1]
    SLICE_X5Y74          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.648     6.969 r  compressor/chain3_0/carry4_inst4/O[2]
                         net (fo=1, routed)           1.548     8.518    dst19_OBUF[0]
    U11                                                               r  dst19_OBUF[0]_inst/I
    U11                  OBUF (Prop_obuf_I_O)         2.414    10.932 r  dst19_OBUF[0]_inst/O
                         net (fo=0)                   0.000    10.932    dst19[0]
    U11                                                               r  dst19[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src7_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst18[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.672ns  (logic 5.330ns (49.938%)  route 5.343ns (50.062%))
  Logic Levels:           11  (CARRY4=6 FDRE=1 LUT2=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y67          FDRE                         0.000     0.000 r  src7_reg[7]/C
    SLICE_X6Y67          FDRE (Prop_fdre_C_Q)         0.393     0.393 r  src7_reg[7]/Q
                         net (fo=5, routed)           1.287     1.680    compressor/chain0_5/src7[1]
    SLICE_X7Y69                                                       r  compressor/chain0_5/lut5_prop5/I0
    SLICE_X7Y69          LUT5 (Prop_lut5_I0_O)        0.097     1.777 r  compressor/chain0_5/lut5_prop5/O
                         net (fo=1, routed)           0.000     1.777    compressor/chain0_5/prop[5]
    SLICE_X7Y69                                                       r  compressor/chain0_5/carry4_inst1/S[1]
    SLICE_X7Y69          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.432     2.209 r  compressor/chain0_5/carry4_inst1/O[2]
                         net (fo=4, routed)           0.916     3.125    compressor/chain1_3/lut6_2_inst0/I3
    SLICE_X4Y73                                                       r  compressor/chain1_3/lut6_2_inst0/LUT6/I3
    SLICE_X4Y73          LUT6 (Prop_lut6_I3_O)        0.230     3.355 r  compressor/chain1_3/lut6_2_inst0/LUT6/O
                         net (fo=1, routed)           0.000     3.355    compressor/chain1_3/prop[0]
    SLICE_X4Y73                                                       r  compressor/chain1_3/carry4_inst0/S[0]
    SLICE_X4Y73          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     3.750 r  compressor/chain1_3/carry4_inst0/CO[3]
                         net (fo=1, routed)           0.000     3.750    compressor/chain1_3/carryout[3]
    SLICE_X4Y74                                                       r  compressor/chain1_3/carry4_inst1/CI
    SLICE_X4Y74          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234     3.984 r  compressor/chain1_3/carry4_inst1/O[3]
                         net (fo=2, routed)           0.607     4.592    compressor/chain2_1/dst[1]
    SLICE_X6Y74                                                       r  compressor/chain2_1/lut2_prop3/I1
    SLICE_X6Y74          LUT2 (Prop_lut2_I1_O)        0.234     4.826 r  compressor/chain2_1/lut2_prop3/O
                         net (fo=1, routed)           0.000     4.826    compressor/chain2_1/prop[3]
    SLICE_X6Y74                                                       r  compressor/chain2_1/carry4_inst0/S[3]
    SLICE_X6Y74          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.284     5.110 r  compressor/chain2_1/carry4_inst0/CO[3]
                         net (fo=1, routed)           0.007     5.117    compressor/chain2_1/carryout[3]
    SLICE_X6Y75                                                       r  compressor/chain2_1/carry4_inst1/CI
    SLICE_X6Y75          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.223     5.340 r  compressor/chain2_1/carry4_inst1/O[1]
                         net (fo=1, routed)           0.982     6.321    compressor/chain3_0/lut6_2_inst20_0[5]
    SLICE_X5Y74                                                       r  compressor/chain3_0/carry4_inst4/S[1]
    SLICE_X5Y74          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.385     6.706 r  compressor/chain3_0/carry4_inst4/O[1]
                         net (fo=1, routed)           1.543     8.250    dst18_OBUF[0]
    U12                                                               r  dst18_OBUF[0]_inst/I
    U12                  OBUF (Prop_obuf_I_O)         2.423    10.672 r  dst18_OBUF[0]_inst/O
                         net (fo=0)                   0.000    10.672    dst18[0]
    U12                                                               r  dst18[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src1_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst17[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.465ns  (logic 5.852ns (55.917%)  route 4.613ns (44.083%))
  Logic Levels:           13  (CARRY4=7 FDRE=1 LUT2=1 LUT3=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y71          FDRE                         0.000     0.000 r  src1_reg[1]/C
    SLICE_X2Y71          FDRE (Prop_fdre_C_Q)         0.393     0.393 r  src1_reg[1]/Q
                         net (fo=3, routed)           0.787     1.180    compressor/chain0_1/src1[0]
    SLICE_X9Y71                                                       r  compressor/chain0_1/lut4_prop1/I3
    SLICE_X9Y71          LUT4 (Prop_lut4_I3_O)        0.097     1.277 r  compressor/chain0_1/lut4_prop1/O
                         net (fo=1, routed)           0.000     1.277    compressor/chain0_1/prop[1]
    SLICE_X9Y71                                                       r  compressor/chain0_1/carry4_inst0/S[1]
    SLICE_X9Y71          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     1.689 r  compressor/chain0_1/carry4_inst0/CO[3]
                         net (fo=1, routed)           0.000     1.689    compressor/chain0_1/carryout[3]
    SLICE_X9Y72                                                       r  compressor/chain0_1/carry4_inst1/CI
    SLICE_X9Y72          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     1.919 r  compressor/chain0_1/carry4_inst1/O[1]
                         net (fo=4, routed)           1.001     2.920    compressor/chain1_1/lut6_2_inst4/I0
    SLICE_X4Y71                                                       r  compressor/chain1_1/lut6_2_inst4/LUT6/I0
    SLICE_X4Y71          LUT6 (Prop_lut6_I0_O)        0.225     3.145 r  compressor/chain1_1/lut6_2_inst4/LUT6/O
                         net (fo=1, routed)           0.000     3.145    compressor/chain1_1/prop[4]
    SLICE_X4Y71                                                       r  compressor/chain1_1/carry4_inst1/S[0]
    SLICE_X4Y71          CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.452     3.597 r  compressor/chain1_1/carry4_inst1/O[3]
                         net (fo=4, routed)           0.594     4.191    compressor/chain2_0/dst[2]
    SLICE_X6Y72                                                       r  compressor/chain2_0/lut5_prop5/I1
    SLICE_X6Y72          LUT3 (Prop_lut3_I1_O)        0.234     4.425 r  compressor/chain2_0/lut5_prop5/O
                         net (fo=1, routed)           0.000     4.425    compressor/chain2_0/prop[5]
    SLICE_X6Y72                                                       r  compressor/chain2_0/carry4_inst1/S[1]
    SLICE_X6Y72          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     4.827 r  compressor/chain2_0/carry4_inst1/CO[3]
                         net (fo=1, routed)           0.000     4.827    compressor/chain2_0/carryout[7]
    SLICE_X6Y73                                                       r  compressor/chain2_0/carry4_inst2/CI
    SLICE_X6Y73          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.223     5.050 r  compressor/chain2_0/carry4_inst2/O[1]
                         net (fo=2, routed)           0.586     5.636    compressor/chain3_0/lut6_2_inst14_0[9]
    SLICE_X5Y73                                                       r  compressor/chain3_0/lut2_prop12/I0
    SLICE_X5Y73          LUT2 (Prop_lut2_I0_O)        0.216     5.852 r  compressor/chain3_0/lut2_prop12/O
                         net (fo=1, routed)           0.000     5.852    compressor/chain3_0/prop[12]
    SLICE_X5Y73                                                       r  compressor/chain3_0/carry4_inst3/S[0]
    SLICE_X5Y73          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     6.247 r  compressor/chain3_0/carry4_inst3/CO[3]
                         net (fo=1, routed)           0.000     6.247    compressor/chain3_0/carryout[15]
    SLICE_X5Y74                                                       r  compressor/chain3_0/carry4_inst4/CI
    SLICE_X5Y74          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     6.406 r  compressor/chain3_0/carry4_inst4/O[0]
                         net (fo=1, routed)           1.646     8.051    dst17_OBUF[0]
    V12                                                               r  dst17_OBUF[0]_inst/I
    V12                  OBUF (Prop_obuf_I_O)         2.414    10.465 r  dst17_OBUF[0]_inst/O
                         net (fo=0)                   0.000    10.465    dst17[0]
    V12                                                               r  dst17[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src1_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst14[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.381ns  (logic 5.549ns (53.450%)  route 4.833ns (46.550%))
  Logic Levels:           13  (CARRY4=7 FDRE=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y82          FDRE                         0.000     0.000 r  src1_reg[0]/C
    SLICE_X0Y82          FDRE (Prop_fdre_C_Q)         0.341     0.341 r  src1_reg[0]/Q
                         net (fo=3, routed)           0.938     1.279    compressor/chain0_0/src1[0]
    SLICE_X1Y71                                                       r  compressor/chain0_0/lut4_prop1/I3
    SLICE_X1Y71          LUT4 (Prop_lut4_I3_O)        0.097     1.376 r  compressor/chain0_0/lut4_prop1/O
                         net (fo=1, routed)           0.000     1.376    compressor/chain0_0/prop[1]
    SLICE_X1Y71                                                       r  compressor/chain0_0/carry4_inst0/S[1]
    SLICE_X1Y71          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.432     1.808 r  compressor/chain0_0/carry4_inst0/O[2]
                         net (fo=4, routed)           0.877     2.686    compressor/chain1_0/lut6_2_inst18_0[1]
    SLICE_X7Y71                                                       r  compressor/chain1_0/lut5_prop3/I0
    SLICE_X7Y71          LUT5 (Prop_lut5_I0_O)        0.230     2.916 r  compressor/chain1_0/lut5_prop3/O
                         net (fo=1, routed)           0.000     2.916    compressor/chain1_0/prop[3]
    SLICE_X7Y71                                                       r  compressor/chain1_0/carry4_inst0/S[3]
    SLICE_X7Y71          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     3.215 r  compressor/chain1_0/carry4_inst0/CO[3]
                         net (fo=1, routed)           0.000     3.215    compressor/chain1_0/carryout[3]
    SLICE_X7Y72                                                       r  compressor/chain1_0/carry4_inst1/CI
    SLICE_X7Y72          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     3.374 r  compressor/chain1_0/carry4_inst1/O[0]
                         net (fo=4, routed)           0.605     3.979    compressor/chain2_0/lut6_2_inst10_0[0]
    SLICE_X6Y71                                                       r  compressor/chain2_0/lut4_prop1/I0
    SLICE_X6Y71          LUT3 (Prop_lut3_I0_O)        0.224     4.203 r  compressor/chain2_0/lut4_prop1/O
                         net (fo=1, routed)           0.000     4.203    compressor/chain2_0/prop[1]
    SLICE_X6Y71                                                       r  compressor/chain2_0/carry4_inst0/S[1]
    SLICE_X6Y71          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     4.605 r  compressor/chain2_0/carry4_inst0/CO[3]
                         net (fo=1, routed)           0.000     4.605    compressor/chain2_0/carryout[3]
    SLICE_X6Y72                                                       r  compressor/chain2_0/carry4_inst1/CI
    SLICE_X6Y72          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.223     4.828 r  compressor/chain2_0/carry4_inst1/O[1]
                         net (fo=8, routed)           0.732     5.560    compressor/chain3_0/lut6_2_inst11/I0
    SLICE_X5Y72                                                       r  compressor/chain3_0/lut6_2_inst11/LUT6/I0
    SLICE_X5Y72          LUT6 (Prop_lut6_I0_O)        0.216     5.776 r  compressor/chain3_0/lut6_2_inst11/LUT6/O
                         net (fo=1, routed)           0.000     5.776    compressor/chain3_0/prop[11]
    SLICE_X5Y72                                                       r  compressor/chain3_0/carry4_inst2/S[3]
    SLICE_X5Y72          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     6.075 r  compressor/chain3_0/carry4_inst2/CO[3]
                         net (fo=1, routed)           0.000     6.075    compressor/chain3_0/carryout[11]
    SLICE_X5Y73                                                       r  compressor/chain3_0/carry4_inst3/CI
    SLICE_X5Y73          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     6.305 r  compressor/chain3_0/carry4_inst3/O[1]
                         net (fo=1, routed)           1.680     7.985    dst14_OBUF[0]
    U14                                                               r  dst14_OBUF[0]_inst/I
    U14                  OBUF (Prop_obuf_I_O)         2.397    10.381 r  dst14_OBUF[0]_inst/O
                         net (fo=0)                   0.000    10.381    dst14[0]
    U14                                                               r  dst14[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src1_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst13[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.309ns  (logic 5.479ns (53.143%)  route 4.831ns (46.857%))
  Logic Levels:           13  (CARRY4=7 FDRE=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y82          FDRE                         0.000     0.000 r  src1_reg[0]/C
    SLICE_X0Y82          FDRE (Prop_fdre_C_Q)         0.341     0.341 r  src1_reg[0]/Q
                         net (fo=3, routed)           0.938     1.279    compressor/chain0_0/src1[0]
    SLICE_X1Y71                                                       r  compressor/chain0_0/lut4_prop1/I3
    SLICE_X1Y71          LUT4 (Prop_lut4_I3_O)        0.097     1.376 r  compressor/chain0_0/lut4_prop1/O
                         net (fo=1, routed)           0.000     1.376    compressor/chain0_0/prop[1]
    SLICE_X1Y71                                                       r  compressor/chain0_0/carry4_inst0/S[1]
    SLICE_X1Y71          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.432     1.808 r  compressor/chain0_0/carry4_inst0/O[2]
                         net (fo=4, routed)           0.877     2.686    compressor/chain1_0/lut6_2_inst18_0[1]
    SLICE_X7Y71                                                       r  compressor/chain1_0/lut5_prop3/I0
    SLICE_X7Y71          LUT5 (Prop_lut5_I0_O)        0.230     2.916 r  compressor/chain1_0/lut5_prop3/O
                         net (fo=1, routed)           0.000     2.916    compressor/chain1_0/prop[3]
    SLICE_X7Y71                                                       r  compressor/chain1_0/carry4_inst0/S[3]
    SLICE_X7Y71          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     3.215 r  compressor/chain1_0/carry4_inst0/CO[3]
                         net (fo=1, routed)           0.000     3.215    compressor/chain1_0/carryout[3]
    SLICE_X7Y72                                                       r  compressor/chain1_0/carry4_inst1/CI
    SLICE_X7Y72          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     3.374 r  compressor/chain1_0/carry4_inst1/O[0]
                         net (fo=4, routed)           0.605     3.979    compressor/chain2_0/lut6_2_inst10_0[0]
    SLICE_X6Y71                                                       r  compressor/chain2_0/lut4_prop1/I0
    SLICE_X6Y71          LUT3 (Prop_lut3_I0_O)        0.224     4.203 r  compressor/chain2_0/lut4_prop1/O
                         net (fo=1, routed)           0.000     4.203    compressor/chain2_0/prop[1]
    SLICE_X6Y71                                                       r  compressor/chain2_0/carry4_inst0/S[1]
    SLICE_X6Y71          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     4.605 r  compressor/chain2_0/carry4_inst0/CO[3]
                         net (fo=1, routed)           0.000     4.605    compressor/chain2_0/carryout[3]
    SLICE_X6Y72                                                       r  compressor/chain2_0/carry4_inst1/CI
    SLICE_X6Y72          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.223     4.828 r  compressor/chain2_0/carry4_inst1/O[1]
                         net (fo=8, routed)           0.732     5.560    compressor/chain3_0/lut6_2_inst11/I0
    SLICE_X5Y72                                                       r  compressor/chain3_0/lut6_2_inst11/LUT6/I0
    SLICE_X5Y72          LUT6 (Prop_lut6_I0_O)        0.216     5.776 r  compressor/chain3_0/lut6_2_inst11/LUT6/O
                         net (fo=1, routed)           0.000     5.776    compressor/chain3_0/prop[11]
    SLICE_X5Y72                                                       r  compressor/chain3_0/carry4_inst2/S[3]
    SLICE_X5Y72          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     6.075 r  compressor/chain3_0/carry4_inst2/CO[3]
                         net (fo=1, routed)           0.000     6.075    compressor/chain3_0/carryout[11]
    SLICE_X5Y73                                                       r  compressor/chain3_0/carry4_inst3/CI
    SLICE_X5Y73          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     6.234 r  compressor/chain3_0/carry4_inst3/O[0]
                         net (fo=1, routed)           1.678     7.912    dst13_OBUF[0]
    V14                                                               r  dst13_OBUF[0]_inst/I
    V14                  OBUF (Prop_obuf_I_O)         2.398    10.309 r  dst13_OBUF[0]_inst/O
                         net (fo=0)                   0.000    10.309    dst13[0]
    V14                                                               r  dst13[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src1_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst16[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.278ns  (logic 5.588ns (54.371%)  route 4.690ns (45.629%))
  Logic Levels:           13  (CARRY4=7 FDRE=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y82          FDRE                         0.000     0.000 r  src1_reg[0]/C
    SLICE_X0Y82          FDRE (Prop_fdre_C_Q)         0.341     0.341 r  src1_reg[0]/Q
                         net (fo=3, routed)           0.938     1.279    compressor/chain0_0/src1[0]
    SLICE_X1Y71                                                       r  compressor/chain0_0/lut4_prop1/I3
    SLICE_X1Y71          LUT4 (Prop_lut4_I3_O)        0.097     1.376 r  compressor/chain0_0/lut4_prop1/O
                         net (fo=1, routed)           0.000     1.376    compressor/chain0_0/prop[1]
    SLICE_X1Y71                                                       r  compressor/chain0_0/carry4_inst0/S[1]
    SLICE_X1Y71          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.432     1.808 r  compressor/chain0_0/carry4_inst0/O[2]
                         net (fo=4, routed)           0.877     2.686    compressor/chain1_0/lut6_2_inst18_0[1]
    SLICE_X7Y71                                                       r  compressor/chain1_0/lut5_prop3/I0
    SLICE_X7Y71          LUT5 (Prop_lut5_I0_O)        0.230     2.916 r  compressor/chain1_0/lut5_prop3/O
                         net (fo=1, routed)           0.000     2.916    compressor/chain1_0/prop[3]
    SLICE_X7Y71                                                       r  compressor/chain1_0/carry4_inst0/S[3]
    SLICE_X7Y71          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     3.215 r  compressor/chain1_0/carry4_inst0/CO[3]
                         net (fo=1, routed)           0.000     3.215    compressor/chain1_0/carryout[3]
    SLICE_X7Y72                                                       r  compressor/chain1_0/carry4_inst1/CI
    SLICE_X7Y72          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     3.374 r  compressor/chain1_0/carry4_inst1/O[0]
                         net (fo=4, routed)           0.605     3.979    compressor/chain2_0/lut6_2_inst10_0[0]
    SLICE_X6Y71                                                       r  compressor/chain2_0/lut4_prop1/I0
    SLICE_X6Y71          LUT3 (Prop_lut3_I0_O)        0.224     4.203 r  compressor/chain2_0/lut4_prop1/O
                         net (fo=1, routed)           0.000     4.203    compressor/chain2_0/prop[1]
    SLICE_X6Y71                                                       r  compressor/chain2_0/carry4_inst0/S[1]
    SLICE_X6Y71          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     4.605 r  compressor/chain2_0/carry4_inst0/CO[3]
                         net (fo=1, routed)           0.000     4.605    compressor/chain2_0/carryout[3]
    SLICE_X6Y72                                                       r  compressor/chain2_0/carry4_inst1/CI
    SLICE_X6Y72          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.223     4.828 r  compressor/chain2_0/carry4_inst1/O[1]
                         net (fo=8, routed)           0.732     5.560    compressor/chain3_0/lut6_2_inst11/I0
    SLICE_X5Y72                                                       r  compressor/chain3_0/lut6_2_inst11/LUT6/I0
    SLICE_X5Y72          LUT6 (Prop_lut6_I0_O)        0.216     5.776 r  compressor/chain3_0/lut6_2_inst11/LUT6/O
                         net (fo=1, routed)           0.000     5.776    compressor/chain3_0/prop[11]
    SLICE_X5Y72                                                       r  compressor/chain3_0/carry4_inst2/S[3]
    SLICE_X5Y72          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     6.075 r  compressor/chain3_0/carry4_inst2/CO[3]
                         net (fo=1, routed)           0.000     6.075    compressor/chain3_0/carryout[11]
    SLICE_X5Y73                                                       r  compressor/chain3_0/carry4_inst3/CI
    SLICE_X5Y73          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234     6.309 r  compressor/chain3_0/carry4_inst3/O[3]
                         net (fo=1, routed)           1.537     7.846    dst16_OBUF[0]
    V10                                                               r  dst16_OBUF[0]_inst/I
    V10                  OBUF (Prop_obuf_I_O)         2.432    10.278 r  dst16_OBUF[0]_inst/O
                         net (fo=0)                   0.000    10.278    dst16[0]
    V10                                                               r  dst16[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 src8_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src8_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.212ns  (logic 0.148ns (69.863%)  route 0.064ns (30.137%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y73          FDRE                         0.000     0.000 r  src8_reg[9]/C
    SLICE_X8Y73          FDRE (Prop_fdre_C_Q)         0.148     0.148 r  src8_reg[9]/Q
                         net (fo=5, routed)           0.064     0.212    src8[9]
    SLICE_X8Y73          FDRE                                         r  src8_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src14_reg[11]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src14_reg[12]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.214ns  (logic 0.148ns (69.175%)  route 0.066ns (30.825%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y74          FDRE                         0.000     0.000 r  src14_reg[11]/C
    SLICE_X8Y74          FDRE (Prop_fdre_C_Q)         0.148     0.148 r  src14_reg[11]/Q
                         net (fo=5, routed)           0.066     0.214    src14[11]
    SLICE_X9Y74          FDRE                                         r  src14_reg[12]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src7_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src7_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.215ns  (logic 0.148ns (68.735%)  route 0.067ns (31.265%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y69          FDRE                         0.000     0.000 r  src7_reg[9]/C
    SLICE_X6Y69          FDRE (Prop_fdre_C_Q)         0.148     0.148 r  src7_reg[9]/Q
                         net (fo=5, routed)           0.067     0.215    src7[9]
    SLICE_X7Y69          FDRE                                         r  src7_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src11_reg[14]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src11_reg[15]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.219ns  (logic 0.141ns (64.524%)  route 0.078ns (35.476%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y76          FDRE                         0.000     0.000 r  src11_reg[14]/C
    SLICE_X7Y76          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  src11_reg[14]/Q
                         net (fo=5, routed)           0.078     0.219    src11[14]
    SLICE_X6Y76          FDRE                                         r  src11_reg[15]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src5_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src5_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.222ns  (logic 0.148ns (66.575%)  route 0.074ns (33.425%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y68          FDRE                         0.000     0.000 r  src5_reg[9]/C
    SLICE_X6Y68          FDRE (Prop_fdre_C_Q)         0.148     0.148 r  src5_reg[9]/Q
                         net (fo=5, routed)           0.074     0.222    src5[9]
    SLICE_X6Y68          FDRE                                         r  src5_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src15_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src15_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.225ns  (logic 0.164ns (72.788%)  route 0.061ns (27.212%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y77          FDRE                         0.000     0.000 r  src15_reg[3]/C
    SLICE_X2Y77          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  src15_reg[3]/Q
                         net (fo=5, routed)           0.061     0.225    src15[3]
    SLICE_X3Y77          FDRE                                         r  src15_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src10_reg[14]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src10_reg[15]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.234ns  (logic 0.164ns (70.079%)  route 0.070ns (29.921%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y72         FDRE                         0.000     0.000 r  src10_reg[14]/C
    SLICE_X10Y72         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  src10_reg[14]/Q
                         net (fo=5, routed)           0.070     0.234    src10[14]
    SLICE_X11Y72         FDRE                                         r  src10_reg[15]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src6_reg[13]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src6_reg[14]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.243ns  (logic 0.128ns (52.627%)  route 0.115ns (47.373%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y70         FDRE                         0.000     0.000 r  src6_reg[13]/C
    SLICE_X11Y70         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  src6_reg[13]/Q
                         net (fo=5, routed)           0.115     0.243    src6[13]
    SLICE_X11Y71         FDRE                                         r  src6_reg[14]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src7_reg[17]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src7_reg[18]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.249ns  (logic 0.128ns (51.474%)  route 0.121ns (48.526%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y65          FDRE                         0.000     0.000 r  src7_reg[17]/C
    SLICE_X3Y65          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  src7_reg[17]/Q
                         net (fo=5, routed)           0.121     0.249    src7[17]
    SLICE_X3Y66          FDRE                                         r  src7_reg[18]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src18_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src18_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.249ns  (logic 0.128ns (51.376%)  route 0.121ns (48.624%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y75          FDRE                         0.000     0.000 r  src18_reg[2]/C
    SLICE_X0Y75          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  src18_reg[2]/Q
                         net (fo=5, routed)           0.121     0.249    src18[2]
    SLICE_X0Y75          FDRE                                         r  src18_reg[3]/D
  -------------------------------------------------------------------    -------------------





