INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Yann/digitec/report6/report6.srcs/sources_1/imports/new/clk_div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_div
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Yann/digitec/report6/report6.srcs/sources_1/imports/new/fsm2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fsm2
INFO: [VRFC 10-2458] undeclared symbol clk_en, assumed default net type wire [C:/Users/Yann/digitec/report6/report6.srcs/sources_1/imports/new/fsm2.v:9]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Yann/digitec/report6/report6.srcs/sim_1/new/test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test
