Startpoint: rst_n (input port clocked by CLK)
Endpoint: _3_ (removal check against rising-edge clock CLK)
Path Group: asynchronous
Path Type: min

Fanout       Cap      Slew     Delay      Time   Description
-------------------------------------------------------------------------------------
                    0.1000    0.0000    0.0000   clock CLK (rise edge)
                              1.5000    1.5000   clock network delay (ideal)
                              0.5000    2.0000 ^ input external delay
     2    3.5571    0.1000    0.0000    2.0000 ^ rst_n (in)
                    0.1000    0.0000    2.0000 ^ _3_/RN (DFFR_X1)
                                        2.0000   data arrival time

                    0.1000    0.0000    0.0000   clock CLK (rise edge)
                              1.5000    1.5000   clock network delay (ideal)
                              0.0000    1.5000   clock reconvergence pessimism
                                        1.5000 ^ _3_/CK (DFFR_X1)
                              0.3194    1.8194   library removal time
                                        1.8194   data required time
-------------------------------------------------------------------------------------
                                        1.8194   data required time
                                       -2.0000   data arrival time
-------------------------------------------------------------------------------------
                                        0.1806   slack (MET)


Startpoint: rst_n (input port clocked by CLK)
Endpoint: _2_ (removal check against rising-edge clock CLK_G)
Path Group: asynchronous
Path Type: min

Fanout       Cap      Slew     Delay      Time   Description
-------------------------------------------------------------------------------------
                    0.1000   10.0000   10.0000   clock CLK (rise edge)
                              1.5000   11.5000   clock network delay (ideal)
                              0.5000   12.0000 ^ input external delay
     2    3.5571    0.1000    0.0000   12.0000 ^ rst_n (in)
                    0.1000    0.0000   12.0000 ^ _2_/RN (DFFR_X1)
                                       12.0000   data arrival time

                    0.0000    5.0000    5.0000   clock CLK_G (rise edge)
                              2.5000    7.5000   clock network delay (ideal)
                              0.0000    7.5000   clock reconvergence pessimism
                                        7.5000 ^ _2_/CK (DFFR_X1)
                              0.3063    7.8063   library removal time
                                        7.8063   data required time
-------------------------------------------------------------------------------------
                                        7.8063   data required time
                                      -12.0000   data arrival time
-------------------------------------------------------------------------------------
                                        4.1937   slack (MET)


Startpoint: d (input port clocked by CLK)
Endpoint: _3_ (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: min

Fanout       Cap      Slew     Delay      Time   Description
-------------------------------------------------------------------------------------
                    0.1000    0.0000    0.0000   clock CLK (rise edge)
                              1.5000    1.5000   clock network delay (ideal)
                              0.1000    1.6000 v input external delay
     1    1.0527    0.0500    0.0000    1.6000 v d (in)
                    0.0500    0.0000    1.6000 v _3_/D (DFFR_X1)
                                        1.6000   data arrival time

                    0.1000    0.0000    0.0000   clock CLK (rise edge)
                              1.5000    1.5000   clock network delay (ideal)
                              0.0000    1.5000   clock reconvergence pessimism
                                        1.5000 ^ _3_/CK (DFFR_X1)
                              0.0121    1.5121   library hold time
                                        1.5121   data required time
-------------------------------------------------------------------------------------
                                        1.5121   data required time
                                       -1.6000   data arrival time
-------------------------------------------------------------------------------------
                                        0.0879   slack (MET)


Startpoint: _2_ (rising edge-triggered flip-flop clocked by CLK_G)
Endpoint: q1 (output port clocked by CLK)
Path Group: CLK
Path Type: min

Fanout       Cap      Slew     Delay      Time   Description
-------------------------------------------------------------------------------------
                    0.0000    5.0000    5.0000   clock CLK_G (rise edge)
                              2.5000    7.5000   clock network delay (ideal)
                    0.0000    0.0000    7.5000 ^ _2_/CK (DFFR_X1)
     1    0.0000    0.0065    0.0944    7.5944 ^ _2_/Q (DFFR_X1)
                    0.0065    0.0000    7.5944 ^ q1 (out)
                                        7.5944   data arrival time

                    0.1000    0.0000    0.0000   clock CLK (rise edge)
                              1.5000    1.5000   clock network delay (ideal)
                              0.0000    1.5000   clock reconvergence pessimism
                             -0.2000    1.3000   output external delay
                                        1.3000   data required time
-------------------------------------------------------------------------------------
                                        1.3000   data required time
                                       -7.5944   data arrival time
-------------------------------------------------------------------------------------
                                        6.2944   slack (MET)


Startpoint: _3_ (rising edge-triggered flip-flop clocked by CLK)
Endpoint: _2_ (rising edge-triggered flip-flop clocked by CLK_G)
Path Group: CLK_G
Path Type: min

Fanout       Cap      Slew     Delay      Time   Description
-------------------------------------------------------------------------------------
                    0.1000   10.0000   10.0000   clock CLK (rise edge)
                              1.5000   11.5000   clock network delay (ideal)
                    0.1000    0.0000   11.5000 ^ _3_/CK (DFFR_X1)
     1    5.8101    0.0107    0.1099   11.6099 v _3_/Q (DFFR_X1)
                    0.0107    0.0000   11.6099 v _4_/A (BUF_X8)
     1    1.0527    0.0039    0.0229   11.6328 v _4_/Z (BUF_X8)
                    0.0039    0.0000   11.6328 v _2_/D (DFFR_X1)
                                       11.6328   data arrival time

                    0.0000    5.0000    5.0000   clock CLK_G (rise edge)
                              2.5000    7.5000   clock network delay (ideal)
                              0.0000    7.5000   clock reconvergence pessimism
                                        7.5000 ^ _2_/CK (DFFR_X1)
                              0.2000    7.7000   library hold time
                                        7.7000   data required time
-------------------------------------------------------------------------------------
                                        7.7000   data required time
                                      -11.6328   data arrival time
-------------------------------------------------------------------------------------
                                        3.9328   slack (MET)


Startpoint: rst_n (input port clocked by CLK)
Endpoint: _2_ (recovery check against rising-edge clock CLK_G)
Path Group: asynchronous
Path Type: max

Fanout       Cap      Slew     Delay      Time   Description
-------------------------------------------------------------------------------------
                    0.1000    0.0000    0.0000   clock CLK (rise edge)
                              1.5000    1.5000   clock network delay (ideal)
                              2.0000    3.5000 ^ input external delay
     2    3.5571    0.8000    0.0000    3.5000 ^ rst_n (in)
                    0.8000    0.0000    3.5000 ^ _2_/RN (DFFR_X1)
                                        3.5000   data arrival time

                    0.0000    5.0000    5.0000   clock CLK_G (rise edge)
                              2.5000    7.5000   clock network delay (ideal)
                              0.0000    7.5000   clock reconvergence pessimism
                                        7.5000 ^ _2_/CK (DFFR_X1)
                             -0.1325    7.3675   library recovery time
                                        7.3675   data required time
-------------------------------------------------------------------------------------
                                        7.3675   data required time
                                       -3.5000   data arrival time
-------------------------------------------------------------------------------------
                                        3.8675   slack (MET)


Startpoint: rst_n (input port clocked by CLK)
Endpoint: _3_ (recovery check against rising-edge clock CLK)
Path Group: asynchronous
Path Type: max

Fanout       Cap      Slew     Delay      Time   Description
-------------------------------------------------------------------------------------
                    0.1000    0.0000    0.0000   clock CLK (rise edge)
                              1.5000    1.5000   clock network delay (ideal)
                              2.0000    3.5000 ^ input external delay
     2    3.5571    0.8000    0.0000    3.5000 ^ rst_n (in)
                    0.8000    0.0000    3.5000 ^ _3_/RN (DFFR_X1)
                                        3.5000   data arrival time

                    0.1000   10.0000   10.0000   clock CLK (rise edge)
                              1.5000   11.5000   clock network delay (ideal)
                              0.0000   11.5000   clock reconvergence pessimism
                                       11.5000 ^ _3_/CK (DFFR_X1)
                             -0.0973   11.4027   library recovery time
                                       11.4027   data required time
-------------------------------------------------------------------------------------
                                       11.4027   data required time
                                       -3.5000   data arrival time
-------------------------------------------------------------------------------------
                                        7.9027   slack (MET)


Startpoint: _2_ (rising edge-triggered flip-flop clocked by CLK_G)
Endpoint: q1 (output port clocked by CLK)
Path Group: CLK
Path Type: max

Fanout       Cap      Slew     Delay      Time   Description
-------------------------------------------------------------------------------------
                    0.0000    5.0000    5.0000   clock CLK_G (rise edge)
                              2.5000    7.5000   clock network delay (ideal)
                    0.0000    0.0000    7.5000 ^ _2_/CK (DFFR_X1)
     1    0.0000    0.0050    0.0807    7.5807 v _2_/Q (DFFR_X1)
                    0.0050    0.0000    7.5807 v q1 (out)
                                        7.5807   data arrival time

                    0.1000   10.0000   10.0000   clock CLK (rise edge)
                              1.5000   11.5000   clock network delay (ideal)
                              0.0000   11.5000   clock reconvergence pessimism
                             -1.8000    9.7000   output external delay
                                        9.7000   data required time
-------------------------------------------------------------------------------------
                                        9.7000   data required time
                                       -7.5807   data arrival time
-------------------------------------------------------------------------------------
                                        2.1193   slack (MET)


Startpoint: d (input port clocked by CLK)
Endpoint: _3_ (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: max

Fanout       Cap      Slew     Delay      Time   Description
-------------------------------------------------------------------------------------
                    0.1000    0.0000    0.0000   clock CLK (rise edge)
                              1.5000    1.5000   clock network delay (ideal)
                              2.5000    4.0000 v input external delay
     1    1.0527    0.6000    0.0000    4.0000 v d (in)
                    0.6000    0.0000    4.0000 v _3_/D (DFFR_X1)
                                        4.0000   data arrival time

                    0.1000   10.0000   10.0000   clock CLK (rise edge)
                              1.5000   11.5000   clock network delay (ideal)
                              0.0000   11.5000   clock reconvergence pessimism
                                       11.5000 ^ _3_/CK (DFFR_X1)
                             -0.5000   11.0000   library setup time
                                       11.0000   data required time
-------------------------------------------------------------------------------------
                                       11.0000   data required time
                                       -4.0000   data arrival time
-------------------------------------------------------------------------------------
                                        7.0000   slack (MET)


Startpoint: _3_ (rising edge-triggered flip-flop clocked by CLK)
Endpoint: _2_ (rising edge-triggered flip-flop clocked by CLK_G)
Path Group: CLK_G
Path Type: max

Fanout       Cap      Slew     Delay      Time   Description
-------------------------------------------------------------------------------------
                    0.1000    0.0000    0.0000   clock CLK (rise edge)
                              1.5000    1.5000   clock network delay (ideal)
                    0.1000    0.0000    1.5000 ^ _3_/CK (DFFR_X1)
     1    6.5852    0.0197    0.1287    1.6287 ^ _3_/Q (DFFR_X1)
                    0.0197    0.0000    1.6287 ^ _4_/A (BUF_X8)
     1    1.1283    0.0044    0.0204    1.6490 ^ _4_/Z (BUF_X8)
                    0.0044    0.0000    1.6490 ^ _2_/D (DFFR_X1)
                                        1.6490   data arrival time

                    0.0000    5.0000    5.0000   clock CLK_G (rise edge)
                              2.5000    7.5000   clock network delay (ideal)
                              0.0000    7.5000   clock reconvergence pessimism
                                        7.5000 ^ _2_/CK (DFFR_X1)
                             -0.5000    7.0000   library setup time
                                        7.0000   data required time
-------------------------------------------------------------------------------------
                                        7.0000   data required time
                                       -1.6490   data arrival time
-------------------------------------------------------------------------------------
                                        5.3510   slack (MET)


