// Seed: 886682591
module module_0 (
    input  wor   id_0,
    output logic id_1
);
  wire id_3;
  assign id_1 = -1;
  localparam id_4 = 1'b0;
  assign module_1.id_6 = 0;
  assign id_1 = id_4 != id_0;
  wire id_5;
  ;
  always @(posedge id_4) id_1 = id_5 - id_0;
endmodule
module module_1 (
    output tri0 id_0,
    output tri1 id_1,
    input wor id_2,
    input tri0 id_3,
    input wire id_4,
    input wand id_5,
    input tri0 id_6,
    input tri1 id_7,
    input supply1 id_8,
    input tri0 id_9,
    input wand id_10,
    input wor id_11,
    output logic id_12,
    output tri0 id_13,
    input wire id_14,
    output supply0 id_15,
    input tri id_16,
    input supply0 id_17,
    output supply1 id_18,
    input tri1 id_19,
    output logic id_20,
    input wor id_21,
    input wand id_22,
    input tri1 id_23,
    output logic id_24
);
  initial begin : LABEL_0
    id_12 <= -1;
    case (id_14)
      1'b0: id_12 = 1'd0;
      1: begin : LABEL_1
        id_20 <= id_19;
      end
      default: id_24 = $realtime >>> $realtime;
    endcase
  end
  module_0 modCall_1 (
      id_19,
      id_20
  );
endmodule
