Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
Warning: Design has unannotated primary inputs. (PWR-414)
Warning: Design has unannotated sequential cell outputs. (PWR-415)
 
****************************************
Report : power
        -hier
        -analysis_effort low
Design : SYS_TOP
Version: K-2015.06
Date   : Wed Oct  1 23:24:15 2025
****************************************


Library(s) Used:

    scmetro_tsmc_cl013g_rvt_ss_1p08v_125c (File: /home/IC/Projects/std_cells/scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db)


Operating Conditions: scmetro_tsmc_cl013g_rvt_ss_1p08v_125c   Library: scmetro_tsmc_cl013g_rvt_ss_1p08v_125c
Wire Load Model Mode: top


Global Operating Voltage = 1.08 
Power-specific unit information :
    Voltage Units = 1V
    Capacitance Units = 1.000000pf
    Time Units = 1ns
    Dynamic Power Units = 1mW    (derived from V,C,T units)
    Leakage Power Units = 1pW


--------------------------------------------------------------------------------
                                       Switch   Int      Leak     Total
Hierarchy                              Power    Power    Power    Power    %
--------------------------------------------------------------------------------
SYS_TOP                                5.18e-02    0.287 1.16e+07    0.351 100.0
  A12 (uart_tr_test_1)                 2.33e-03 2.60e-02 6.61e+05 2.89e-02   8.3
    a3 (serializer_test_1)             1.13e-03 1.44e-02 3.60e+05 1.58e-02   4.5
    a2 (parity_calc_test_1)            3.73e-05 1.36e-03 1.05e+05 1.50e-03   0.4
    a1 (mux4_1_test_1)                 4.73e-04 1.41e-03 3.05e+04 1.92e-03   0.5
    a0 (fsm_uart_test_1)               6.93e-04 8.83e-03 1.66e+05 9.69e-03   2.8
  A11 (clock_divider_test_1)           1.17e-03 1.31e-02 5.44e+05 1.48e-02   4.2
    add_49 (clock_divider_1_DW01_inc_0)
                                       8.20e-05 4.46e-04 8.45e+04 6.13e-04   0.2
  A13 (pre_mux)                        7.88e-05 6.51e-05 3.86e+04 1.82e-04   0.1
  A10 (clock_divider_test_0)           7.02e-04 1.15e-02 5.76e+05 1.28e-02   3.6
    add_49 (clock_divider_0_DW01_inc_0)
                                       5.05e-05 3.55e-04 8.48e+04 4.90e-04   0.1
  A9 (UART_RX_test_1)                  6.13e-03 3.71e-02 1.66e+06 4.49e-02  12.8
    U0_stp_chk (stp_chk_test_1)        4.58e-04 1.09e-03 2.23e+04 1.57e-03   0.4
    U0_par_chk (par_chk_DATA_WIDTH8_test_1)
                                       5.57e-04 1.43e-03 1.21e+05 2.11e-03   0.6
    U0_strt_chk (strt_chk_test_1)      2.77e-05 1.01e-03 2.21e+04 1.06e-03   0.3
    U0_deserializer (deserializer_DATA_WIDTH8_test_1)
                                       6.23e-04 9.43e-03 2.81e+05 1.03e-02   2.9
    U0_data_sampling (data_sampling_test_1)
                                       7.38e-04 5.36e-03 3.96e+05 6.49e-03   1.9
    U0_edge_bit_counter (edge_bit_counter_test_1)
                                       2.28e-03 1.35e-02 4.09e+05 1.62e-02   4.6
    U0_uart_fsm (uart_rx_fsm_DATA_WIDTH8_test_1)
                                       1.03e-03 5.22e-03 3.99e+05 6.65e-03   1.9
  A8 (pluse_gen_test_1)                3.21e-05 2.11e-03 3.52e+04 2.18e-03   0.6
  A7 (reset_sync_test_1)               1.82e-05 2.20e-03 3.37e+04 2.26e-03   0.6
  A6 (fifo_top_test_1)                 2.64e-03 8.49e-02 2.60e+06 9.02e-02  25.7
    A4 (BIT_SYNC_test_1)               2.63e-05 6.77e-03 1.11e+05 6.91e-03   2.0
    A3 (BIT_SYNC_test_0)               5.01e-05 7.41e-03 1.14e+05 7.57e-03   2.2
    A2 (fifo_rptr_test_1)              4.17e-04 7.77e-03 2.65e+05 8.45e-03   2.4
    A1 (fifo_memory_test_1)            1.37e-03 5.20e-02 1.73e+06 5.52e-02  15.7
    A0 (fifo_wptr_test_1)              2.27e-04 1.09e-02 3.74e+05 1.15e-02   3.3
  A5 (data_sync_test_1)                3.27e-04 1.04e-02 2.41e+05 1.10e-02   3.1
  A4 (reset_sync_test_0)               2.10e-05 2.20e-03 3.41e+04 2.26e-03   0.6
  A3 (reg_file_test_1)                 2.89e-03 6.96e-02 1.61e+06 7.41e-02  21.1
  A2 (CLK_GATE)                        9.72e-04 1.96e-03 2.01e+04 2.95e-03   0.8
  A1 (alu_test_1)                      3.90e-03 1.73e-02 3.27e+06 2.45e-02   7.0
    mult_48 (alu_DW02_mult_0)          7.19e-04 8.34e-04 7.60e+05 2.31e-03   0.7
    add_40 (alu_DW01_add_0)            8.23e-05 7.40e-04 2.08e+05 1.03e-03   0.3
    sub_44 (alu_DW01_sub_0)            1.60e-04 7.19e-04 2.37e+05 1.12e-03   0.3
    div_52 (alu_DW_div_uns_0)          1.46e-03 4.16e-03 1.28e+06 6.89e-03   2.0
  A0 (sys_cnrt_test_1)                 5.31e-04 4.52e-03 2.49e+05 5.30e-03   1.5
  b6 (mux2X1_5)                        6.97e-05 4.12e-05 6.19e+03 1.17e-04   0.0
  b5 (mux2X1_6)                        4.48e-04 4.62e-05 5.96e+03 5.01e-04   0.1
  b4 (mux2X1_0)                        4.11e-04 4.58e-05 5.97e+03 4.63e-04   0.1
  b3 (mux2X1_2)                        4.35e-03 9.62e-04 1.15e+04 5.33e-03   1.5
  b2 (mux2X1_3)                        3.03e-03 9.45e-04 1.15e+04 3.98e-03   1.1
  b1 (mux2X1_4)                        2.58e-03 9.39e-04 1.15e+04 3.53e-03   1.0
  b0 (mux2X1_1)                        1.91e-02 1.29e-03 1.14e+04 2.04e-02   5.8
1
