// Autogenerated using stratification.
requires "x86-configuration.k"

module VPMOVZXBW-YMM-XMM
  imports X86-CONFIGURATION

  rule <k>
    execinstr (vpmovzxbw R1:Xmm, R2:Ymm,  .Operands) => .
  ...</k>
    <regstate>
RSMap:Map => updateMap(RSMap,
convToRegKeys(R2) |-> concatenateMInt( concatenateMInt( mi(8, 0), extractMInt( getParentValue(R1, RSMap), 128, 136)), concatenateMInt( concatenateMInt( mi(8, 0), extractMInt( getParentValue(R1, RSMap), 136, 144)), concatenateMInt( concatenateMInt( mi(8, 0), extractMInt( getParentValue(R1, RSMap), 144, 152)), concatenateMInt( concatenateMInt( mi(8, 0), extractMInt( getParentValue(R1, RSMap), 152, 160)), concatenateMInt( concatenateMInt( mi(8, 0), extractMInt( getParentValue(R1, RSMap), 160, 168)), concatenateMInt( concatenateMInt( mi(8, 0), extractMInt( getParentValue(R1, RSMap), 168, 176)), concatenateMInt( concatenateMInt( mi(8, 0), extractMInt( getParentValue(R1, RSMap), 176, 184)), concatenateMInt( concatenateMInt( mi(8, 0), extractMInt( getParentValue(R1, RSMap), 184, 192)), concatenateMInt( concatenateMInt( mi(8, 0), extractMInt( getParentValue(R1, RSMap), 192, 200)), concatenateMInt( concatenateMInt( mi(8, 0), extractMInt( getParentValue(R1, RSMap), 200, 208)), concatenateMInt( concatenateMInt( mi(8, 0), extractMInt( getParentValue(R1, RSMap), 208, 216)), concatenateMInt( concatenateMInt( mi(8, 0), extractMInt( getParentValue(R1, RSMap), 216, 224)), concatenateMInt( concatenateMInt( mi(8, 0), extractMInt( getParentValue(R1, RSMap), 224, 232)), concatenateMInt( concatenateMInt( mi(8, 0), extractMInt( getParentValue(R1, RSMap), 232, 240)), concatenateMInt( concatenateMInt( mi(8, 0), extractMInt( getParentValue(R1, RSMap), 240, 248)), concatenateMInt( mi(8, 0), extractMInt( getParentValue(R1, RSMap), 248, 256)))))))))))))))))
)

    </regstate>
endmodule

module VPMOVZXBW-YMM-XMM-SEMANTICS
  imports VPMOVZXBW-YMM-XMM
endmodule
