Synopsys HDL Compiler, version comp2017q2p1, Build 190R, built Aug  4 2017
@N|Running in 64-bit mode
Copyright (C) 1994-2017 Synopsys, Inc. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys VHDL Compiler, version comp2017q2p1, Build 190R, built Aug  4 2017
@N|Running in 64-bit mode
Copyright (C) 1994-2017 Synopsys, Inc. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N: CD720 :"C:\lscc\diamond\diamond\3.10_x64\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ps
@N:"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\trb3_periph_blank.vhd":13:7:13:23|Top entity is set to trb3_periph_blank.
@W: CD709 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\config.vhd":70:11:70:27|constant included_features declaration does not conform to earlier declaration
VHDL syntax check successful!
File C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\trb3_periph_blank.vhd changed - recompiling

At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 106MB peak: 108MB)


Process completed successfully.
# Wed Dec  9 21:20:17 2020

###########################################################]
Synopsys Verilog Compiler, version comp2017q2p1, Build 190R, built Aug  4 2017
@N|Running in 64-bit mode
Copyright (C) 1994-2017 Synopsys, Inc. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\diamond\diamond\3.10_x64\synpbase\lib\lucent\ecp3.v" (library work)
@I::"C:\lscc\diamond\diamond\3.10_x64\synpbase\lib\lucent\pmi_def.v" (library work)
@I::"C:\lscc\diamond\diamond\3.10_x64\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\diamond\diamond\3.10_x64\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\diamond\diamond\3.10_x64\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\diamond\diamond\3.10_x64\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\workdir\Cpll.v" (library work)
@I::"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\workdir\Cpll0.v" (library work)
@I::"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\workdir\Cpll1.v" (library work)
@I::"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\workdir\Cpll2.v" (library work)
@I::"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\workdir\Cpll3.v" (library work)
@I::"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\workdir\Cpll4.v" (library work)
@I::"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\workdir\LA_FIFO.v" (library work)
@I::"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\workdir\readoutfifo.v" (library work)
@I::"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Ch48.v" (library work)
@I::"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\ClockGen.v" (library work)
@I::"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\comnet.v" (library work)
@I::"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\ComTrans.v" (library work)
@I::"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\DeBounce_v.v" (library work)
@I::"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\FineTimeBit.v" (library work)
@I::"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\hit_cntr.v" (library work)
@I::"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Input_Reg.v" (library work)
@I::"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\InputBit.v" (library work)
@I::"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Lanalyzer.v" (library work)
@I::"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Lanalyzer0.v" (library work)
@I::"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\leds.v" (library work)
@I::"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Ltch8.v" (library work)
@I::"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Ltch32.v" (library work)
@I::"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Ltch33.v" (library work)
@I::"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Ltch42.v" (library work)
@I::"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Ltch40.v" (library work)
@I::"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Mux3x32.v" (library work)
@I::"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Mux16x32.v" (library work)
@I::"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v" (library work)
@I::"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\SFineTimeBit.v" (library work)
@I::"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\SFineTimeBit0.v" (library work)
@I::"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\SFineTimeBit1.v" (library work)
@I::"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\SFineTimeBit2.v" (library work)
@I::"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\SFineTimeBit3.v" (library work)
@I::"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\SFineTimeBit4.v" (library work)
@I::"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\SFineTimeBit5.v" (library work)
@I::"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Shift40.v" (library work)
@I::"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Shift42.v" (library work)
@I::"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Shiftout32.v" (library work)
@I::"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\StrSt.v" (library work)
@I::"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\sync_cntr.v" (library work)
@I::"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\timestatics.v" (library work)
@I::"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\TriggerTDC.v" (library work)
@I::"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\TriggerTDCTop.v" (library work)
@I::"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\wcomp.v" (library work)
@I::"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Teststate.v" (library work)
@I::"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Shift33.v" (library work)
@I::"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\project\ch32.v" (library work)
Verilog syntax check successful!

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 75MB peak: 77MB)


Process completed successfully.
# Wed Dec  9 21:20:17 2020

###########################################################]
@N: CD720 :"C:\lscc\diamond\diamond\3.10_x64\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ps
@N:"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\trb3_periph_blank.vhd":13:7:13:23|Top entity is set to trb3_periph_blank.
File C:\lscc\diamond\diamond\3.10_x64\synpbase\lib\vhd\std_textio.vhd changed - recompiling
File C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\media_interfaces\ecp3_sfp\sfp_1_125_int.vhd changed - recompiling
File C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\special\uart_rec.vhd changed - recompiling
File C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\special\uart_trans.vhd changed - recompiling
File C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\special\spi_ltc2600.vhd changed - recompiling
File C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\optical_link\f_divider.vhd changed - recompiling
File C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\workdir\pll_in200_out100.vhd changed - recompiling
File C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\config.vhd changed - recompiling
File C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net_components.vhd changed - recompiling
File C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3\base\trb3_components.vhd changed - recompiling
File C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_term_buf.vhd changed - recompiling
File C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net_CRC.vhd changed - recompiling
File C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net_CRC8.vhd changed - recompiling
File C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net_onewire.vhd changed - recompiling
File C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_addresses.vhd changed - recompiling
File C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_term.vhd changed - recompiling
File C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net_sbuf.vhd changed - recompiling
File C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net_sbuf5.vhd changed - recompiling
File C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net_sbuf6.vhd changed - recompiling
File C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_sbuf.vhd changed - recompiling
File C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net_pattern_gen.vhd changed - recompiling
File C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\basics\rom_16x8.vhd changed - recompiling
File C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_regIO.vhd changed - recompiling
File C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_regio_bus_handler.vhd changed - recompiling
File C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_regio_bus_handler_record.vhd changed - recompiling
File C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net_priority_encoder.vhd changed - recompiling
File C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net_dummy_fifo.vhd changed - recompiling
File C:\lscc\diamond\diamond\3.10_x64\synpbase\lib\vhd\signed.vhd changed - recompiling
File C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_dummy_fifo.vhd changed - recompiling
File C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_term_ibuf.vhd changed - recompiling
File C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net_priority_arbiter.vhd changed - recompiling
File C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_obuf_nodata.vhd changed - recompiling
File C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_obuf.vhd changed - recompiling
File C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\lattice\ecp3\trb_net16_fifo_arch.vhd changed - recompiling
File C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_ibuf.vhd changed - recompiling
File C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_iobuf.vhd changed - recompiling
File C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_api_base.vhd changed - recompiling
File C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_io_multiplexer.vhd changed - recompiling
File C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_trigger.vhd changed - recompiling
File C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_ipudata.vhd changed - recompiling
File C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\special\handler_lvl1.vhd changed - recompiling
File C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_endpoint_hades_full.vhd changed - recompiling
File C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\lattice\ecp3\lattice_ecp2m_fifo.vhd changed - recompiling
File C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\lattice\ecp2m\fifo\fifo_var_oreg.vhd changed - recompiling
File C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\special\handler_data.vhd changed - recompiling
File C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\special\handler_ipu.vhd changed - recompiling
File C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\special\handler_trigger_and_data.vhd changed - recompiling
File C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\special\bus_register_handler.vhd changed - recompiling
File C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_endpoint_hades_full_handler_record.vhd changed - recompiling
File C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\basics\ram.vhd changed - recompiling
File C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\basics\ram_16x8_dp.vhd changed - recompiling
File C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\basics\ram_dp.vhd changed - recompiling
File C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\basics\ram_dp_rw.vhd changed - recompiling
File C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\special\spi_slim.vhd changed - recompiling
File C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\special\spi_master.vhd changed - recompiling
File C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\special\spi_databus_memory.vhd changed - recompiling
File C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\special\spi_flash_and_fpga_reload_record.vhd changed - recompiling
File C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\lattice\ecp3\trb_net_fifo_16bit_bram_dualport.vhd changed - recompiling
File C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\media_interfaces\trb_net16_lsm_sfp.vhd changed - recompiling
File C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\media_interfaces\trb_net16_med_ecp3_sfp.vhd changed - recompiling
File C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3sc\code\lcd.vhd changed - recompiling
File C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3sc\code\debuguart.vhd changed - recompiling
File C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\special\uart.vhd changed - recompiling
File C:\lscc\diamond\diamond\3.10_x64\synpbase\lib\lucent\machxo2.vhd changed - recompiling
File C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3sc\code\spi_master_generic.vhd changed - recompiling
File C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3sc\code\load_settings.vhd changed - recompiling
File C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3\base\code\input_to_trigger_logic_record.vhd changed - recompiling
File C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3\base\code\input_statistics.vhd changed - recompiling
File C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3\base\code\sedcheck.vhd changed - recompiling
File C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3\base\code\trb3_tools.vhd changed - recompiling
File C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\trb3_periph_blank.vhd changed - recompiling
@W: CD709 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\config.vhd":70:11:70:27|constant included_features declaration does not conform to earlier declaration
VHDL syntax check successful!
File C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\trb3_periph_blank.vhd changed - recompiling
@N: CD630 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\trb3_periph_blank.vhd":13:7:13:23|Synthesizing work.trb3_periph_blank.trb3_periph_blank_arch.
@N: CD233 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\trb3_periph_blank.vhd":129:15:129:16|Using sequential encoding for type state_t.
@W: CD326 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\trb3_periph_blank.vhd":225:2:225:17|Port sci_ack of entity work.trb_net16_med_ecp3_sfp is unconnected. If a port needs to remain unconnected, use the keyword open.
@W: CD326 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\trb3_periph_blank.vhd":225:2:225:17|Port sci_data_out of entity work.trb_net16_med_ecp3_sfp is unconnected. If a port needs to remain unconnected, use the keyword open.
@W: CD326 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\trb3_periph_blank.vhd":225:2:225:17|Port clk_rx_full_out of entity work.trb_net16_med_ecp3_sfp is unconnected. If a port needs to remain unconnected, use the keyword open.
@W: CD326 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\trb3_periph_blank.vhd":225:2:225:17|Port clk_rx_half_out of entity work.trb_net16_med_ecp3_sfp is unconnected. If a port needs to remain unconnected, use the keyword open.
@W: CD326 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\trb3_periph_blank.vhd":267:22:267:70|Port debug_lvl1_handler_out of entity work.trb_net16_endpoint_hades_full_handler_record is unconnected. If a port needs to remain unconnected, use the keyword open.
@W: CD326 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\trb3_periph_blank.vhd":267:22:267:70|Port stat_trigger_out of entity work.trb_net16_endpoint_hades_full_handler_record is unconnected. If a port needs to remain unconnected, use the keyword open.
@W: CD326 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\trb3_periph_blank.vhd":267:22:267:70|Port stat_addr_debug of entity work.trb_net16_endpoint_hades_full_handler_record is unconnected. If a port needs to remain unconnected, use the keyword open.
@W: CD326 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\trb3_periph_blank.vhd":267:22:267:70|Port stat_onewire of entity work.trb_net16_endpoint_hades_full_handler_record is unconnected. If a port needs to remain unconnected, use the keyword open.
@W: CD326 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\trb3_periph_blank.vhd":267:22:267:70|Port stat_debug_ipu_handler_out of entity work.trb_net16_endpoint_hades_full_handler_record is unconnected. If a port needs to remain unconnected, use the keyword open.
@W: CD326 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\trb3_periph_blank.vhd":267:22:267:70|Port stat_debug_data_handler_out of entity work.trb_net16_endpoint_hades_full_handler_record is unconnected. If a port needs to remain unconnected, use the keyword open.
@W: CD326 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\trb3_periph_blank.vhd":267:22:267:70|Port stat_debug_2 of entity work.trb_net16_endpoint_hades_full_handler_record is unconnected. If a port needs to remain unconnected, use the keyword open.
@W: CD326 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\trb3_periph_blank.vhd":267:22:267:70|Port stat_debug_1 of entity work.trb_net16_endpoint_hades_full_handler_record is unconnected. If a port needs to remain unconnected, use the keyword open.
@W: CD326 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\trb3_periph_blank.vhd":267:22:267:70|Port stat_debug_ipu of entity work.trb_net16_endpoint_hades_full_handler_record is unconnected. If a port needs to remain unconnected, use the keyword open.
@W: CD326 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\trb3_periph_blank.vhd":267:22:267:70|Port regio_common_ctrl_strobe_out of entity work.trb_net16_endpoint_hades_full_handler_record is unconnected. If a port needs to remain unconnected, use the keyword open.
@W: CD326 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\trb3_periph_blank.vhd":267:22:267:70|Port regio_common_stat_strobe_out of entity work.trb_net16_endpoint_hades_full_handler_record is unconnected. If a port needs to remain unconnected, use the keyword open.
@W: CD638 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\trb3_periph_blank.vhd":101:9:101:15|Signal med2int_0.clk_full is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\trb3_periph_blank.vhd":101:9:101:15|Signal med2int_0.clk_half is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\trb3_periph_blank.vhd":109:9:109:18|Signal readout_tx_0.statusbits is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\trb3_periph_blank.vhd":115:21:115:29|Signal busrdo_tx.rack is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\trb3_periph_blank.vhd":115:21:115:29|Signal busrdo_tx.wack is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD796 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\trb3_periph_blank.vhd":120:9:120:25|Bit 5 of signal feature_outputs_i is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\trb3_periph_blank.vhd":120:9:120:25|Bit 6 of signal feature_outputs_i is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\trb3_periph_blank.vhd":120:9:120:25|Bit 12 of signal feature_outputs_i is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\trb3_periph_blank.vhd":120:9:120:25|Bit 13 of signal feature_outputs_i is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\trb3_periph_blank.vhd":121:27:121:34|Bit 0 of signal spi_miso is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\trb3_periph_blank.vhd":121:27:121:34|Bit 2 of signal spi_miso is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\trb3_periph_blank.vhd":121:27:121:34|Bit 3 of signal spi_miso is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\trb3_periph_blank.vhd":121:27:121:34|Bit 4 of signal spi_miso is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\trb3_periph_blank.vhd":121:27:121:34|Bit 5 of signal spi_miso is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\trb3_periph_blank.vhd":121:27:121:34|Bit 6 of signal spi_miso is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\trb3_periph_blank.vhd":121:27:121:34|Bit 7 of signal spi_miso is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\trb3_periph_blank.vhd":121:27:121:34|Bit 8 of signal spi_miso is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\trb3_periph_blank.vhd":121:27:121:34|Bit 9 of signal spi_miso is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\trb3_periph_blank.vhd":121:27:121:34|Bit 10 of signal spi_miso is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\trb3_periph_blank.vhd":121:27:121:34|Bit 11 of signal spi_miso is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\trb3_periph_blank.vhd":121:27:121:34|Bit 12 of signal spi_miso is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\trb3_periph_blank.vhd":121:27:121:34|Bit 13 of signal spi_miso is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\trb3_periph_blank.vhd":121:27:121:34|Bit 14 of signal spi_miso is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\trb3_periph_blank.vhd":121:27:121:34|Bit 15 of signal spi_miso is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD638 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\trb3_periph_blank.vhd":122:9:122:15|Signal uart_rx is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\trb3_periph_blank.vhd":122:27:122:34|Signal debug_rx is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\trb3_periph_blank.vhd":125:9:125:16|Signal serdes_i is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\trb3_periph_blank.vhd":131:23:131:33|Signal data_amount is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\trb3_periph_blank.vhd":132:9:132:12|Signal data is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\trb3_periph_blank.vhd":133:9:133:12|Signal addr is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\trb3_periph_blank.vhd":137:9:137:10|Signal rd is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\trb3_periph_blank.vhd":137:13:137:14|Signal wr is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\trb3_periph_blank.vhd":137:22:137:27|Signal netclk is undriven. Either assign the signal a value or remove the signal declaration.
@N: CD630 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3\base\code\trb3_tools.vhd":11:7:11:16|Synthesizing work.trb3_tools.trb3_tools_arch.
@W: CD638 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3\base\code\trb3_tools.vhd":66:56:66:64|Signal busspi_tx.rack is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3\base\code\trb3_tools.vhd":66:56:66:64|Signal busspi_tx.wack is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3\base\code\trb3_tools.vhd":66:78:66:87|Signal busuart_tx.nack is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3\base\code\trb3_tools.vhd":66:78:66:87|Signal busuart_tx.rack is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3\base\code\trb3_tools.vhd":66:78:66:87|Signal busuart_tx.wack is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3\base\code\trb3_tools.vhd":66:78:66:87|Signal busuart_tx.ack is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3\base\code\trb3_tools.vhd":66:78:66:87|Signal busuart_tx.data is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3\base\code\trb3_tools.vhd":66:106:66:114|Signal busmon_tx.unknown is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3\base\code\trb3_tools.vhd":66:106:66:114|Signal busmon_tx.rack is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3\base\code\trb3_tools.vhd":66:106:66:114|Signal busmon_tx.wack is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3\base\code\trb3_tools.vhd":70:7:70:13|Signal uart_rx is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3\base\code\trb3_tools.vhd":70:16:70:22|Signal uart_tx is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3\base\code\trb3_tools.vhd":76:7:76:14|Signal debug_rx is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3\base\code\trb3_tools.vhd":77:7:77:18|Signal debug_status is undriven. Either assign the signal a value or remove the signal declaration.
@N: CD630 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3\base\code\input_statistics.vhd":7:7:7:22|Synthesizing work.input_statistics.input_statistics_arch.
@N: CD233 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3\base\code\input_statistics.vhd":70:13:70:14|Using sequential encoding for type state_t.
@W: CD609 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3\base\code\input_statistics.vhd":147:30:147:51|Index value 0 to 35 could be out of prefix range 0 to 0 
@W: CD610 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3\base\code\input_statistics.vhd":148:29:148:51|Index value 0 to 35 could be out of prefix range 0 downto 0. 
@W: CD609 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3\base\code\input_statistics.vhd":147:30:147:51|Index value 0 to 35 could be out of prefix range 0 to 0 
@W: CD610 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3\base\code\input_statistics.vhd":148:29:148:51|Index value 0 to 35 could be out of prefix range 0 downto 0. 
@W: CD796 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3\base\code\input_statistics.vhd":73:7:73:16|Bit 11 of signal status_reg is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3\base\code\input_statistics.vhd":73:7:73:16|Bit 12 of signal status_reg is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3\base\code\input_statistics.vhd":73:7:73:16|Bit 13 of signal status_reg is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3\base\code\input_statistics.vhd":73:7:73:16|Bit 14 of signal status_reg is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@N: CD630 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\lattice\ecp3\fifo\fifo_18x1k_oreg.vhd":14:7:14:21|Synthesizing work.fifo_18x1k_oreg.structure.
Post processing for work.fifo_18x1k_oreg.structure
Post processing for work.input_statistics.input_statistics_arch
@W: CL169 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3\base\code\input_statistics.vhd":79:11:79:13|Pruning unused register tmp(4 downto 0). Make sure that there are no unused intermediate registers.
@W: CL271 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3\base\code\input_statistics.vhd":54:7:54:17|Pruning unused bits 5 to 1 of THE_CONTROL.fifo_select(5 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL169 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3\base\code\input_statistics.vhd":54:7:54:17|Pruning unused register fifo_select(0). Make sure that there are no unused intermediate registers.
@N: CL189 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3\base\code\input_statistics.vhd":55:7:55:17|Register bit THE_CONTROL.fifo_in_sel(5) is always 0.
@W: CL260 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3\base\code\input_statistics.vhd":55:7:55:17|Pruning register bit 5 of fifo_in_sel(5 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@N: CD630 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3\base\code\input_to_trigger_logic_record.vhd":7:7:7:35|Synthesizing work.input_to_trigger_logic_record.input_to_trigger_logic_arch.
@W: CD609 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3\base\code\input_to_trigger_logic_record.vhd":72:42:72:56|Index value 0 to 7 could be out of prefix range 0 to 3 
@W: CD609 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3\base\code\input_to_trigger_logic_record.vhd":122:57:122:71|Index value 0 to 7 could be out of prefix range 0 to 3 
@W: CD609 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3\base\code\input_to_trigger_logic_record.vhd":72:42:72:56|Index value 0 to 7 could be out of prefix range 0 to 3 
@W: CD609 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3\base\code\input_to_trigger_logic_record.vhd":122:57:122:71|Index value 0 to 7 could be out of prefix range 0 to 3 
@W: CG296 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3\base\code\input_to_trigger_logic_record.vhd":257:0:257:6|Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.
@W: CG290 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3\base\code\input_to_trigger_logic_record.vhd":262:15:262:35|Referenced variable coincidence_enable is not in sensitivity list.
Post processing for work.input_to_trigger_logic_record.input_to_trigger_logic_arch
@W: CL240 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3\base\code\input_to_trigger_logic_record.vhd":19:4:19:9|Signal BUS_TX.rack is floating; a simulation mismatch is possible.
@W: CL240 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3\base\code\input_to_trigger_logic_record.vhd":19:4:19:9|Signal BUS_TX.wack is floating; a simulation mismatch is possible.
@W: CL169 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3\base\code\input_to_trigger_logic_record.vhd":239:12:239:12|Pruning unused register i(31 downto 26). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3\base\code\input_to_trigger_logic_record.vhd":231:13:231:13|Pruning unused register m(4 downto 0). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3\base\code\input_to_trigger_logic_record.vhd":59:11:59:17|Pruning unused register outchan(2 downto 0). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3\base\code\input_to_trigger_logic_record.vhd":60:11:60:15|Pruning unused register slice(1 downto 0). Make sure that there are no unused intermediate registers.
@N: CL134 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3\base\code\input_to_trigger_logic_record.vhd":55:7:55:24|Found RAM coincidence_enable, depth=16, width=1
@N: CL134 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3\base\code\input_to_trigger_logic_record.vhd":54:29:54:48|Found RAM coincidence_config_2, depth=17, width=5
@N: CL134 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3\base\code\input_to_trigger_logic_record.vhd":54:7:54:26|Found RAM coincidence_config_1, depth=17, width=5
@N: CL214 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3\base\code\input_to_trigger_logic_record.vhd":122:57:122:62|Found multi-write port RAM enable, number of write ports=2, depth=4, width=32
@W: CL169 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3\base\code\input_to_trigger_logic_record.vhd":9:4:9:9|Pruning unused register coincidence_config_1_16(4 downto 0). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3\base\code\input_to_trigger_logic_record.vhd":9:4:9:9|Pruning unused register coincidence_config_2_16(4 downto 0). Make sure that there are no unused intermediate registers.
@W: CL111 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3\base\code\input_to_trigger_logic_record.vhd":47:7:47:26|All reachable assignments to PROC_MULT.current_multiplicity(5) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.
@W: CL111 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3\base\code\input_to_trigger_logic_record.vhd":47:7:47:26|All reachable assignments to PROC_MULT.current_multiplicity(6) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.
@W: CL111 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3\base\code\input_to_trigger_logic_record.vhd":47:7:47:26|All reachable assignments to PROC_MULT.current_multiplicity(7) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.
@N: CD630 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\special\spi_ltc2600.vhd":6:7:6:17|Synthesizing work.spi_ltc2600.spi_ltc2600_arch.
@N: CD231 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\special\spi_ltc2600.vhd":56:15:56:16|Using onehot encoding for type fsm_t. For example, enumeration idle is mapped to "10000000".
@W: CD609 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\special\spi_ltc2600.vhd":132:16:132:28|Index value 0 to 31 could be out of prefix range 0 to 15 
@W: CD609 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\special\spi_ltc2600.vhd":132:16:132:28|Index value 0 to 31 could be out of prefix range 0 to 15 
Post processing for work.spi_ltc2600.spi_ltc2600_arch
@W: CL169 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\special\spi_ltc2600.vhd":65:13:65:16|Pruning unused register addr(3 downto 0). Make sure that there are no unused intermediate registers.
@N: CL134 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\special\spi_ltc2600.vhd":35:9:35:11|Found RAM ram, depth=16, width=32
@N: CL134 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\special\spi_ltc2600.vhd":35:9:35:11|Found RAM ram, depth=16, width=32
@N: CD630 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3\base\code\sedcheck.vhd":8:7:8:14|Synthesizing work.sedcheck.sed_arch.
@N: CD231 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3\base\code\sedcheck.vhd":41:15:41:16|Using onehot encoding for type state_t. For example, enumeration idle is mapped to "10000000".
Post processing for work.sedcheck.sed_arch
@W: CL240 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3\base\code\sedcheck.vhd":14:4:14:9|Signal BUS_TX.rack is floating; a simulation mismatch is possible.
@W: CL240 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3\base\code\sedcheck.vhd":14:4:14:9|Signal BUS_TX.wack is floating; a simulation mismatch is possible.
@W: CL111 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3\base\code\sedcheck.vhd":14:4:14:9|All reachable assignments to proc_reg.BUS_TX.nack are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.
@N: CL189 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3\base\code\sedcheck.vhd":199:0:199:4|Register bit DEBUG(11) is always 0.
@N: CL189 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3\base\code\sedcheck.vhd":199:0:199:4|Register bit DEBUG(12) is always 0.
@N: CL189 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3\base\code\sedcheck.vhd":199:0:199:4|Register bit DEBUG(13) is always 0.
@N: CL189 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3\base\code\sedcheck.vhd":199:0:199:4|Register bit DEBUG(14) is always 0.
@N: CL189 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3\base\code\sedcheck.vhd":199:0:199:4|Register bit DEBUG(15) is always 0.
@W: CL279 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3\base\code\sedcheck.vhd":199:0:199:4|Pruning register bits 15 to 11 of DEBUG(31 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@N: CD630 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3sc\code\load_settings.vhd":8:7:8:19|Synthesizing work.load_settings.load_settings_arch.
@N: CD231 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3sc\code\load_settings.vhd":85:25:85:26|Using onehot encoding for type read_page_state_t. For example, enumeration idle is mapped to "10000000".
@N: CD233 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3sc\code\load_settings.vhd":102:24:102:25|Using sequential encoding for type pop_page_state_t.
@N: CD231 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3sc\code\load_settings.vhd":113:21:113:22|Using onehot encoding for type parse_state_t. For example, enumeration wait_for_command is mapped to "1000000000000000000".
@W: CD638 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3sc\code\load_settings.vhd":152:7:152:19|Signal header_string is undriven. Either assign the signal a value or remove the signal declaration.
@N: CD630 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\basics\ram.vhd":9:7:9:9|Synthesizing work.ram.ram_arch.
Post processing for work.ram.ram_arch
@N: CL134 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\basics\ram.vhd":25:8:25:10|Found RAM ram, depth=256, width=8
@N: CD630 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3sc\code\spi_master_generic.vhd":8:7:8:24|Synthesizing work.spi_master_generic.spi_master_generic_arch.
@N: CD233 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3sc\code\spi_master_generic.vhd":51:24:51:25|Using sequential encoding for type transfer_state_t.
Post processing for work.spi_master_generic.spi_master_generic_arch
Post processing for work.load_settings.load_settings_arch
@W: CL240 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3sc\code\load_settings.vhd":21:4:21:9|Signal BUS_TX.rack is floating; a simulation mismatch is possible.
@W: CL240 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3sc\code\load_settings.vhd":21:4:21:9|Signal BUS_TX.wack is floating; a simulation mismatch is possible.
@W: CL111 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3sc\code\load_settings.vhd":86:23:86:42|All reachable assignments to READ_PAGE_TO_RAM.next_read_page_state(send_cmd) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.
@W: CL111 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3sc\code\load_settings.vhd":86:23:86:42|All reachable assignments to READ_PAGE_TO_RAM.next_read_page_state(wait_for_spi_ready) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.
@W: CL111 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3sc\code\load_settings.vhd":25:4:25:16|All reachable assignments to PARSE.BUS_MASTER_TX.timeout are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.
@W: CL111 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3sc\code\load_settings.vhd":25:4:25:16|All reachable assignments to PARSE.BUS_MASTER_TX.read are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.
@W: CL111 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3sc\code\load_settings.vhd":21:4:21:9|All reachable assignments to sync.BUS_TX.nack are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.
@N: CL189 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3sc\code\load_settings.vhd":96:26:96:46|Register bit PARSE.new_pop_page_position(0) is always 0.
@N: CL189 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3sc\code\load_settings.vhd":96:26:96:46|Register bit PARSE.new_pop_page_position(1) is always 0.
@N: CL189 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3sc\code\load_settings.vhd":96:26:96:46|Register bit PARSE.new_pop_page_position(2) is always 0.
@N: CL189 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3sc\code\load_settings.vhd":96:26:96:46|Register bit PARSE.new_pop_page_position(3) is always 0.
@N: CL189 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3sc\code\load_settings.vhd":96:26:96:46|Register bit PARSE.new_pop_page_position(4) is always 0.
@N: CL189 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3sc\code\load_settings.vhd":96:26:96:46|Register bit PARSE.new_pop_page_position(5) is always 0.
@N: CL189 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3sc\code\load_settings.vhd":96:26:96:46|Register bit PARSE.new_pop_page_position(6) is always 0.
@N: CL189 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3sc\code\load_settings.vhd":96:26:96:46|Register bit PARSE.new_pop_page_position(7) is always 0.
@N: CD630 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\special\spi_flash_and_fpga_reload_record.vhd":11:7:11:38|Synthesizing work.spi_flash_and_fpga_reload_record.flash_reboot_arch.
@N: CD630 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\special\fpga_reboot.vhd":6:7:6:17|Synthesizing work.fpga_reboot.fpga_reboot_arch.
Post processing for work.fpga_reboot.fpga_reboot_arch
@N: CD630 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\special\spi_databus_memory.vhd":10:7:10:24|Synthesizing work.spi_databus_memory.behavioral.
@N: CD231 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\special\spi_databus_memory.vhd":37:14:37:15|Using onehot encoding for type states. For example, enumeration sleep is mapped to "100000".
@N: CD604 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\special\spi_databus_memory.vhd":122:8:122:24|OTHERS clause is not synthesized.
@N: CD630 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\lattice\ecp3\spi_dpram_32_to_8.vhd":14:7:14:23|Synthesizing work.spi_dpram_32_to_8.structure.
Post processing for work.spi_dpram_32_to_8.structure
Post processing for work.spi_databus_memory.behavioral
@W: CL169 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\special\spi_databus_memory.vhd":61:6:61:7|Pruning unused register store_rd_3. Make sure that there are no unused intermediate registers.
@N: CD630 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\special\spi_master.vhd":10:7:10:16|Synthesizing work.spi_master.behavioral.
@N: CD233 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\special\spi_master.vhd":44:16:44:17|Using sequential encoding for type states.
@N: CD604 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\special\spi_master.vhd":208:6:208:24|OTHERS clause is not synthesized.
@N: CD630 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\special\spi_slim.vhd":12:7:12:14|Synthesizing work.spi_slim.behavioral.
@N: CD231 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\special\spi_slim.vhd":53:13:53:14|Using onehot encoding for type state_t. For example, enumeration idle is mapped to "10000000000000000".
@N: CD604 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\special\spi_slim.vhd":510:8:510:23|OTHERS clause is not synthesized.
@N: CD604 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\special\spi_slim.vhd":526:8:526:23|OTHERS clause is not synthesized.
Post processing for work.spi_slim.behavioral
Post processing for work.spi_master.behavioral
@W: CL271 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\special\spi_master.vhd":220:6:220:7|Pruning unused bits 23 to 0 of reg_status_data_2(31 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@N: CD630 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_regio_bus_handler.vhd":10:7:10:33|Synthesizing work.trb_net16_regio_bus_handler.regio_bus_handler_arch.
Post processing for work.trb_net16_regio_bus_handler.regio_bus_handler_arch
Post processing for work.spi_flash_and_fpga_reload_record.flash_reboot_arch
@W: CL240 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\special\spi_flash_and_fpga_reload_record.vhd":16:4:16:9|Signal BUS_TX.rack is floating; a simulation mismatch is possible.
@W: CL240 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\special\spi_flash_and_fpga_reload_record.vhd":16:4:16:9|Signal BUS_TX.wack is floating; a simulation mismatch is possible.
@N: CD630 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_regio_bus_handler_record.vhd":8:7:8:40|Synthesizing work.trb_net16_regio_bus_handler_record.regio_bus_handler_arch.
Post processing for work.trb_net16_regio_bus_handler_record.regio_bus_handler_arch
@W: CL240 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_regio_bus_handler_record.vhd":20:4:20:11|Signal REGIO_TX.rack is floating; a simulation mismatch is possible.
@W: CL240 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_regio_bus_handler_record.vhd":20:4:20:11|Signal REGIO_TX.wack is floating; a simulation mismatch is possible.
Post processing for work.trb3_tools.trb3_tools_arch
@W: CL240 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3\base\code\trb3_tools.vhd":66:106:66:114|Signal busmon_tx.unknown is floating; a simulation mismatch is possible.
@W: CL240 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3\base\code\trb3_tools.vhd":66:106:66:114|Signal busmon_tx.rack is floating; a simulation mismatch is possible.
@W: CL240 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3\base\code\trb3_tools.vhd":66:106:66:114|Signal busmon_tx.wack is floating; a simulation mismatch is possible.
@W: CL240 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3\base\code\trb3_tools.vhd":66:78:66:87|Signal busuart_tx.nack is floating; a simulation mismatch is possible.
@W: CL240 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3\base\code\trb3_tools.vhd":66:78:66:87|Signal busuart_tx.rack is floating; a simulation mismatch is possible.
@W: CL240 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3\base\code\trb3_tools.vhd":66:78:66:87|Signal busuart_tx.wack is floating; a simulation mismatch is possible.
@W: CL240 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3\base\code\trb3_tools.vhd":66:78:66:87|Signal busuart_tx.ack is floating; a simulation mismatch is possible.
@W: CL252 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3\base\code\trb3_tools.vhd":66:78:66:87|Bit 0 of signal busuart_tx.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3\base\code\trb3_tools.vhd":66:78:66:87|Bit 1 of signal busuart_tx.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3\base\code\trb3_tools.vhd":66:78:66:87|Bit 2 of signal busuart_tx.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3\base\code\trb3_tools.vhd":66:78:66:87|Bit 3 of signal busuart_tx.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3\base\code\trb3_tools.vhd":66:78:66:87|Bit 4 of signal busuart_tx.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3\base\code\trb3_tools.vhd":66:78:66:87|Bit 5 of signal busuart_tx.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3\base\code\trb3_tools.vhd":66:78:66:87|Bit 6 of signal busuart_tx.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3\base\code\trb3_tools.vhd":66:78:66:87|Bit 7 of signal busuart_tx.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3\base\code\trb3_tools.vhd":66:78:66:87|Bit 8 of signal busuart_tx.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3\base\code\trb3_tools.vhd":66:78:66:87|Bit 9 of signal busuart_tx.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3\base\code\trb3_tools.vhd":66:78:66:87|Bit 10 of signal busuart_tx.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3\base\code\trb3_tools.vhd":66:78:66:87|Bit 11 of signal busuart_tx.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3\base\code\trb3_tools.vhd":66:78:66:87|Bit 12 of signal busuart_tx.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3\base\code\trb3_tools.vhd":66:78:66:87|Bit 13 of signal busuart_tx.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3\base\code\trb3_tools.vhd":66:78:66:87|Bit 14 of signal busuart_tx.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3\base\code\trb3_tools.vhd":66:78:66:87|Bit 15 of signal busuart_tx.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3\base\code\trb3_tools.vhd":66:78:66:87|Bit 16 of signal busuart_tx.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3\base\code\trb3_tools.vhd":66:78:66:87|Bit 17 of signal busuart_tx.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3\base\code\trb3_tools.vhd":66:78:66:87|Bit 18 of signal busuart_tx.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3\base\code\trb3_tools.vhd":66:78:66:87|Bit 19 of signal busuart_tx.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3\base\code\trb3_tools.vhd":66:78:66:87|Bit 20 of signal busuart_tx.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3\base\code\trb3_tools.vhd":66:78:66:87|Bit 21 of signal busuart_tx.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3\base\code\trb3_tools.vhd":66:78:66:87|Bit 22 of signal busuart_tx.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3\base\code\trb3_tools.vhd":66:78:66:87|Bit 23 of signal busuart_tx.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3\base\code\trb3_tools.vhd":66:78:66:87|Bit 24 of signal busuart_tx.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3\base\code\trb3_tools.vhd":66:78:66:87|Bit 25 of signal busuart_tx.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3\base\code\trb3_tools.vhd":66:78:66:87|Bit 26 of signal busuart_tx.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3\base\code\trb3_tools.vhd":66:78:66:87|Bit 27 of signal busuart_tx.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3\base\code\trb3_tools.vhd":66:78:66:87|Bit 28 of signal busuart_tx.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3\base\code\trb3_tools.vhd":66:78:66:87|Bit 29 of signal busuart_tx.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3\base\code\trb3_tools.vhd":66:78:66:87|Bit 30 of signal busuart_tx.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3\base\code\trb3_tools.vhd":66:78:66:87|Bit 31 of signal busuart_tx.data is floating -- simulation mismatch possible.
@W: CL240 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3\base\code\trb3_tools.vhd":66:56:66:64|Signal busspi_tx.rack is floating; a simulation mismatch is possible.
@W: CL240 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3\base\code\trb3_tools.vhd":66:56:66:64|Signal busspi_tx.wack is floating; a simulation mismatch is possible.
@W: CL252 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3\base\code\trb3_tools.vhd":39:4:39:10|Bit 0 of signal LCD_OUT is floating -- simulation mismatch possible.
@W: CL252 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3\base\code\trb3_tools.vhd":39:4:39:10|Bit 1 of signal LCD_OUT is floating -- simulation mismatch possible.
@W: CL252 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3\base\code\trb3_tools.vhd":39:4:39:10|Bit 2 of signal LCD_OUT is floating -- simulation mismatch possible.
@W: CL252 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3\base\code\trb3_tools.vhd":39:4:39:10|Bit 3 of signal LCD_OUT is floating -- simulation mismatch possible.
@W: CL252 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3\base\code\trb3_tools.vhd":39:4:39:10|Bit 4 of signal LCD_OUT is floating -- simulation mismatch possible.
@W: CL240 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3\base\code\trb3_tools.vhd":38:4:38:15|Signal DEBUG_TX_OUT is floating; a simulation mismatch is possible.
@W: CL240 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3\base\code\trb3_tools.vhd":36:4:36:14|Signal UART_TX_OUT is floating; a simulation mismatch is possible.
@W: CL245 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3\base\code\trb3_tools.vhd":84:27:84:65|Bit 33 of input bus_tx of instance THE_BUS_HANDLER is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3\base\code\trb3_tools.vhd":84:27:84:65|Bit 34 of input bus_tx of instance THE_BUS_HANDLER is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3\base\code\trb3_tools.vhd":84:27:84:65|Bit 35 of input bus_tx of instance THE_BUS_HANDLER is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3\base\code\trb3_tools.vhd":84:27:84:65|Bit 111 of input bus_tx of instance THE_BUS_HANDLER is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3\base\code\trb3_tools.vhd":84:27:84:65|Bit 112 of input bus_tx of instance THE_BUS_HANDLER is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3\base\code\trb3_tools.vhd":84:27:84:65|Bit 113 of input bus_tx of instance THE_BUS_HANDLER is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3\base\code\trb3_tools.vhd":84:27:84:65|Bit 114 of input bus_tx of instance THE_BUS_HANDLER is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3\base\code\trb3_tools.vhd":84:27:84:65|Bit 115 of input bus_tx of instance THE_BUS_HANDLER is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3\base\code\trb3_tools.vhd":84:27:84:65|Bit 116 of input bus_tx of instance THE_BUS_HANDLER is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3\base\code\trb3_tools.vhd":84:27:84:65|Bit 117 of input bus_tx of instance THE_BUS_HANDLER is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3\base\code\trb3_tools.vhd":84:27:84:65|Bit 118 of input bus_tx of instance THE_BUS_HANDLER is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3\base\code\trb3_tools.vhd":84:27:84:65|Bit 119 of input bus_tx of instance THE_BUS_HANDLER is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3\base\code\trb3_tools.vhd":84:27:84:65|Bit 120 of input bus_tx of instance THE_BUS_HANDLER is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3\base\code\trb3_tools.vhd":84:27:84:65|Bit 121 of input bus_tx of instance THE_BUS_HANDLER is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3\base\code\trb3_tools.vhd":84:27:84:65|Bit 122 of input bus_tx of instance THE_BUS_HANDLER is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3\base\code\trb3_tools.vhd":84:27:84:65|Bit 123 of input bus_tx of instance THE_BUS_HANDLER is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3\base\code\trb3_tools.vhd":84:27:84:65|Bit 124 of input bus_tx of instance THE_BUS_HANDLER is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3\base\code\trb3_tools.vhd":84:27:84:65|Bit 125 of input bus_tx of instance THE_BUS_HANDLER is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3\base\code\trb3_tools.vhd":84:27:84:65|Bit 126 of input bus_tx of instance THE_BUS_HANDLER is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3\base\code\trb3_tools.vhd":84:27:84:65|Bit 127 of input bus_tx of instance THE_BUS_HANDLER is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3\base\code\trb3_tools.vhd":84:27:84:65|Bit 128 of input bus_tx of instance THE_BUS_HANDLER is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3\base\code\trb3_tools.vhd":84:27:84:65|Bit 129 of input bus_tx of instance THE_BUS_HANDLER is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3\base\code\trb3_tools.vhd":84:27:84:65|Bit 130 of input bus_tx of instance THE_BUS_HANDLER is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3\base\code\trb3_tools.vhd":84:27:84:65|Bit 131 of input bus_tx of instance THE_BUS_HANDLER is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3\base\code\trb3_tools.vhd":84:27:84:65|Bit 132 of input bus_tx of instance THE_BUS_HANDLER is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3\base\code\trb3_tools.vhd":84:27:84:65|Bit 133 of input bus_tx of instance THE_BUS_HANDLER is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3\base\code\trb3_tools.vhd":84:27:84:65|Bit 134 of input bus_tx of instance THE_BUS_HANDLER is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3\base\code\trb3_tools.vhd":84:27:84:65|Bit 135 of input bus_tx of instance THE_BUS_HANDLER is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3\base\code\trb3_tools.vhd":84:27:84:65|Bit 136 of input bus_tx of instance THE_BUS_HANDLER is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3\base\code\trb3_tools.vhd":84:27:84:65|Bit 137 of input bus_tx of instance THE_BUS_HANDLER is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3\base\code\trb3_tools.vhd":84:27:84:65|Bit 138 of input bus_tx of instance THE_BUS_HANDLER is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3\base\code\trb3_tools.vhd":84:27:84:65|Bit 139 of input bus_tx of instance THE_BUS_HANDLER is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3\base\code\trb3_tools.vhd":84:27:84:65|Bit 140 of input bus_tx of instance THE_BUS_HANDLER is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3\base\code\trb3_tools.vhd":84:27:84:65|Bit 141 of input bus_tx of instance THE_BUS_HANDLER is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3\base\code\trb3_tools.vhd":84:27:84:65|Bit 142 of input bus_tx of instance THE_BUS_HANDLER is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3\base\code\trb3_tools.vhd":84:27:84:65|Bit 143 of input bus_tx of instance THE_BUS_HANDLER is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3\base\code\trb3_tools.vhd":84:27:84:65|Bit 144 of input bus_tx of instance THE_BUS_HANDLER is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3\base\code\trb3_tools.vhd":84:27:84:65|Bit 145 of input bus_tx of instance THE_BUS_HANDLER is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3\base\code\trb3_tools.vhd":84:27:84:65|Bit 147 of input bus_tx of instance THE_BUS_HANDLER is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3\base\code\trb3_tools.vhd":84:27:84:65|Bit 218 of input bus_tx of instance THE_BUS_HANDLER is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3\base\code\trb3_tools.vhd":84:27:84:65|Bit 219 of input bus_tx of instance THE_BUS_HANDLER is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@N: CD630 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_regio_bus_handler_record.vhd":8:7:8:40|Synthesizing work.trb_net16_regio_bus_handler_record.regio_bus_handler_arch.
Post processing for work.trb_net16_regio_bus_handler_record.regio_bus_handler_arch
@W: CL240 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_regio_bus_handler_record.vhd":20:4:20:11|Signal REGIO_TX.rack is floating; a simulation mismatch is possible.
@W: CL240 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_regio_bus_handler_record.vhd":20:4:20:11|Signal REGIO_TX.wack is floating; a simulation mismatch is possible.
@N: CD630 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_endpoint_hades_full_handler_record.vhd":13:7:13:50|Synthesizing work.trb_net16_endpoint_hades_full_handler_record.trb_net16_endpoint_hades_full_handler_record_arch.
@W: CD326 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_endpoint_hades_full_handler_record.vhd":170:2:170:13|Port regio_idram_data_out of entity work.trb_net16_endpoint_hades_full is unconnected. If a port needs to remain unconnected, use the keyword open.
@W: CD326 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_endpoint_hades_full_handler_record.vhd":302:36:302:74|Port stat_debug of entity work.trb_net16_regio_bus_handler_record is unconnected. If a port needs to remain unconnected, use the keyword open.
@W: CD796 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_endpoint_hades_full_handler_record.vhd":114:9:114:25|Bit 160 of signal common_stat_reg_i is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_endpoint_hades_full_handler_record.vhd":114:9:114:25|Bit 161 of signal common_stat_reg_i is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_endpoint_hades_full_handler_record.vhd":114:9:114:25|Bit 162 of signal common_stat_reg_i is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_endpoint_hades_full_handler_record.vhd":114:9:114:25|Bit 163 of signal common_stat_reg_i is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_endpoint_hades_full_handler_record.vhd":114:9:114:25|Bit 164 of signal common_stat_reg_i is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_endpoint_hades_full_handler_record.vhd":114:9:114:25|Bit 165 of signal common_stat_reg_i is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_endpoint_hades_full_handler_record.vhd":114:9:114:25|Bit 166 of signal common_stat_reg_i is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_endpoint_hades_full_handler_record.vhd":114:9:114:25|Bit 167 of signal common_stat_reg_i is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_endpoint_hades_full_handler_record.vhd":114:9:114:25|Bit 168 of signal common_stat_reg_i is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_endpoint_hades_full_handler_record.vhd":114:9:114:25|Bit 169 of signal common_stat_reg_i is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_endpoint_hades_full_handler_record.vhd":114:9:114:25|Bit 170 of signal common_stat_reg_i is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_endpoint_hades_full_handler_record.vhd":114:9:114:25|Bit 171 of signal common_stat_reg_i is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_endpoint_hades_full_handler_record.vhd":114:9:114:25|Bit 172 of signal common_stat_reg_i is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_endpoint_hades_full_handler_record.vhd":114:9:114:25|Bit 173 of signal common_stat_reg_i is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_endpoint_hades_full_handler_record.vhd":114:9:114:25|Bit 174 of signal common_stat_reg_i is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_endpoint_hades_full_handler_record.vhd":114:9:114:25|Bit 175 of signal common_stat_reg_i is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_endpoint_hades_full_handler_record.vhd":114:9:114:25|Bit 176 of signal common_stat_reg_i is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_endpoint_hades_full_handler_record.vhd":114:9:114:25|Bit 177 of signal common_stat_reg_i is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_endpoint_hades_full_handler_record.vhd":114:9:114:25|Bit 178 of signal common_stat_reg_i is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_endpoint_hades_full_handler_record.vhd":114:9:114:25|Bit 179 of signal common_stat_reg_i is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_endpoint_hades_full_handler_record.vhd":114:9:114:25|Bit 180 of signal common_stat_reg_i is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_endpoint_hades_full_handler_record.vhd":114:9:114:25|Bit 181 of signal common_stat_reg_i is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_endpoint_hades_full_handler_record.vhd":114:9:114:25|Bit 182 of signal common_stat_reg_i is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_endpoint_hades_full_handler_record.vhd":114:9:114:25|Bit 183 of signal common_stat_reg_i is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_endpoint_hades_full_handler_record.vhd":114:9:114:25|Bit 184 of signal common_stat_reg_i is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_endpoint_hades_full_handler_record.vhd":114:9:114:25|Bit 185 of signal common_stat_reg_i is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_endpoint_hades_full_handler_record.vhd":114:9:114:25|Bit 186 of signal common_stat_reg_i is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_endpoint_hades_full_handler_record.vhd":114:9:114:25|Bit 187 of signal common_stat_reg_i is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_endpoint_hades_full_handler_record.vhd":114:9:114:25|Bit 188 of signal common_stat_reg_i is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_endpoint_hades_full_handler_record.vhd":114:9:114:25|Bit 189 of signal common_stat_reg_i is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_endpoint_hades_full_handler_record.vhd":114:9:114:25|Bit 190 of signal common_stat_reg_i is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_endpoint_hades_full_handler_record.vhd":114:9:114:25|Bit 191 of signal common_stat_reg_i is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_endpoint_hades_full_handler_record.vhd":114:9:114:25|Bit 192 of signal common_stat_reg_i is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_endpoint_hades_full_handler_record.vhd":114:9:114:25|Bit 193 of signal common_stat_reg_i is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_endpoint_hades_full_handler_record.vhd":114:9:114:25|Bit 194 of signal common_stat_reg_i is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_endpoint_hades_full_handler_record.vhd":114:9:114:25|Bit 195 of signal common_stat_reg_i is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_endpoint_hades_full_handler_record.vhd":114:9:114:25|Bit 196 of signal common_stat_reg_i is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_endpoint_hades_full_handler_record.vhd":114:9:114:25|Bit 197 of signal common_stat_reg_i is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_endpoint_hades_full_handler_record.vhd":114:9:114:25|Bit 198 of signal common_stat_reg_i is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_endpoint_hades_full_handler_record.vhd":114:9:114:25|Bit 199 of signal common_stat_reg_i is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_endpoint_hades_full_handler_record.vhd":114:9:114:25|Bit 200 of signal common_stat_reg_i is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_endpoint_hades_full_handler_record.vhd":114:9:114:25|Bit 201 of signal common_stat_reg_i is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_endpoint_hades_full_handler_record.vhd":114:9:114:25|Bit 202 of signal common_stat_reg_i is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_endpoint_hades_full_handler_record.vhd":114:9:114:25|Bit 203 of signal common_stat_reg_i is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_endpoint_hades_full_handler_record.vhd":114:9:114:25|Bit 204 of signal common_stat_reg_i is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_endpoint_hades_full_handler_record.vhd":114:9:114:25|Bit 205 of signal common_stat_reg_i is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_endpoint_hades_full_handler_record.vhd":114:9:114:25|Bit 206 of signal common_stat_reg_i is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_endpoint_hades_full_handler_record.vhd":114:9:114:25|Bit 207 of signal common_stat_reg_i is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_endpoint_hades_full_handler_record.vhd":114:9:114:25|Bit 208 of signal common_stat_reg_i is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_endpoint_hades_full_handler_record.vhd":114:9:114:25|Bit 209 of signal common_stat_reg_i is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_endpoint_hades_full_handler_record.vhd":114:9:114:25|Bit 210 of signal common_stat_reg_i is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_endpoint_hades_full_handler_record.vhd":114:9:114:25|Bit 211 of signal common_stat_reg_i is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_endpoint_hades_full_handler_record.vhd":114:9:114:25|Bit 212 of signal common_stat_reg_i is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_endpoint_hades_full_handler_record.vhd":114:9:114:25|Bit 213 of signal common_stat_reg_i is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_endpoint_hades_full_handler_record.vhd":114:9:114:25|Bit 214 of signal common_stat_reg_i is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_endpoint_hades_full_handler_record.vhd":114:9:114:25|Bit 215 of signal common_stat_reg_i is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_endpoint_hades_full_handler_record.vhd":114:9:114:25|Bit 216 of signal common_stat_reg_i is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_endpoint_hades_full_handler_record.vhd":114:9:114:25|Bit 217 of signal common_stat_reg_i is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_endpoint_hades_full_handler_record.vhd":114:9:114:25|Bit 218 of signal common_stat_reg_i is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_endpoint_hades_full_handler_record.vhd":114:9:114:25|Bit 219 of signal common_stat_reg_i is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_endpoint_hades_full_handler_record.vhd":114:9:114:25|Bit 220 of signal common_stat_reg_i is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_endpoint_hades_full_handler_record.vhd":114:9:114:25|Bit 221 of signal common_stat_reg_i is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_endpoint_hades_full_handler_record.vhd":114:9:114:25|Bit 222 of signal common_stat_reg_i is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_endpoint_hades_full_handler_record.vhd":114:9:114:25|Bit 223 of signal common_stat_reg_i is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_endpoint_hades_full_handler_record.vhd":114:9:114:25|Bit 224 of signal common_stat_reg_i is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_endpoint_hades_full_handler_record.vhd":114:9:114:25|Bit 225 of signal common_stat_reg_i is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_endpoint_hades_full_handler_record.vhd":114:9:114:25|Bit 226 of signal common_stat_reg_i is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_endpoint_hades_full_handler_record.vhd":114:9:114:25|Bit 227 of signal common_stat_reg_i is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_endpoint_hades_full_handler_record.vhd":114:9:114:25|Bit 228 of signal common_stat_reg_i is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_endpoint_hades_full_handler_record.vhd":114:9:114:25|Bit 229 of signal common_stat_reg_i is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_endpoint_hades_full_handler_record.vhd":114:9:114:25|Bit 230 of signal common_stat_reg_i is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_endpoint_hades_full_handler_record.vhd":114:9:114:25|Bit 231 of signal common_stat_reg_i is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_endpoint_hades_full_handler_record.vhd":114:9:114:25|Bit 232 of signal common_stat_reg_i is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_endpoint_hades_full_handler_record.vhd":114:9:114:25|Bit 233 of signal common_stat_reg_i is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_endpoint_hades_full_handler_record.vhd":114:9:114:25|Bit 234 of signal common_stat_reg_i is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_endpoint_hades_full_handler_record.vhd":114:9:114:25|Bit 235 of signal common_stat_reg_i is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_endpoint_hades_full_handler_record.vhd":114:9:114:25|Bit 236 of signal common_stat_reg_i is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 

Only the first 100 messages of id 'CD796' are reported. To see all messages use 'report_messages -log C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\project\trb3_periph_blank\synlog\blank_trb3_periph_blank_compiler.srr -id CD796' in the Tcl shell. To see all messages in future runs, use the command 'message_override -limit {CD796} -count unlimited' in the Tcl shell.
@W: CD638 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_endpoint_hades_full_handler_record.vhd":124:19:124:25|Signal dbuf_tx.rack is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_endpoint_hades_full_handler_record.vhd":124:19:124:25|Signal dbuf_tx.wack is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_endpoint_hades_full_handler_record.vhd":124:28:124:34|Signal info_tx.nack is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_endpoint_hades_full_handler_record.vhd":124:28:124:34|Signal info_tx.ack is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_endpoint_hades_full_handler_record.vhd":124:37:124:51|Signal stat_handler_tx.nack is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_endpoint_hades_full_handler_record.vhd":124:37:124:51|Signal stat_handler_tx.rack is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_endpoint_hades_full_handler_record.vhd":124:37:124:51|Signal stat_handler_tx.wack is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_endpoint_hades_full_handler_record.vhd":124:54:124:67|Signal stat_buffer_tx.nack is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_endpoint_hades_full_handler_record.vhd":124:54:124:67|Signal stat_buffer_tx.rack is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_endpoint_hades_full_handler_record.vhd":124:54:124:67|Signal stat_buffer_tx.wack is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_endpoint_hades_full_handler_record.vhd":163:9:163:20|Signal new_max_size is undriven. Either assign the signal a value or remove the signal declaration.
@N: CD630 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\special\handler_trigger_and_data.vhd":9:7:9:30|Synthesizing work.handler_trigger_and_data.handler_trigger_and_data_arch.
@W: CD610 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\special\handler_trigger_and_data.vhd":307:63:307:90|Index value 0 to 31 could be out of prefix range 0 downto 0. 
@N: CD630 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\special\handler_ipu.vhd":15:7:15:17|Synthesizing work.handler_ipu.handler_ipu_arch.
@N: CD231 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\special\handler_ipu.vhd":54:19:54:20|Using onehot encoding for type fsm_state_t. For example, enumeration idle is mapped to "100000".
@W: CG296 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\special\handler_ipu.vhd":117:12:117:18|Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.
@W: CG290 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\special\handler_ipu.vhd":152:47:152:59|Referenced variable ipu_number_in is not in sensitivity list.
Post processing for work.handler_ipu.handler_ipu_arch
@N: CL189 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\special\handler_ipu.vhd":93:6:93:7|Register bit dat_fifo_number(0) is always 0.
@N: CD630 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\special\handler_data.vhd":10:7:10:18|Synthesizing work.handler_data.handler_data_arch.
@N: CD233 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\special\handler_data.vhd":102:26:102:27|Using sequential encoding for type buffer_state_t.
@N: CD233 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\special\handler_data.vhd":103:26:103:27|Using sequential encoding for type lvl1_state_t.
@W: CD638 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\special\handler_data.vhd":125:9:125:25|Signal lvl1_statusbits_i is undriven. Either assign the signal a value or remove the signal declaration.
@N: CD630 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\lattice\ecp2m\fifo\fifo_var_oreg.vhd":10:7:10:19|Synthesizing work.fifo_var_oreg.fifo_var_oreg_arch.
@N: CD630 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\lattice\ecp3\fifo\fifo_18x512_oreg.vhd":14:7:14:22|Synthesizing work.fifo_18x512_oreg.structure.
Post processing for work.fifo_18x512_oreg.structure
Post processing for work.fifo_var_oreg.fifo_var_oreg_arch
@N: CD630 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\lattice\ecp2m\fifo\fifo_var_oreg.vhd":10:7:10:19|Synthesizing work.fifo_var_oreg.fifo_var_oreg_arch.
@N: CD630 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\lattice\ecp3\fifo\fifo_36x512_oreg.vhd":14:7:14:22|Synthesizing work.fifo_36x512_oreg.structure.
Post processing for work.fifo_36x512_oreg.structure
Post processing for work.fifo_var_oreg.fifo_var_oreg_arch
@N: CD630 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\lattice\ecp2m\fifo\fifo_var_oreg.vhd":10:7:10:19|Synthesizing work.fifo_var_oreg.fifo_var_oreg_arch.
@N: CD630 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\lattice\ecp3\fifo\fifo_36x2k_oreg.vhd":14:7:14:21|Synthesizing work.fifo_36x2k_oreg.structure.
Post processing for work.fifo_36x2k_oreg.structure
Post processing for work.fifo_var_oreg.fifo_var_oreg_arch
Post processing for work.handler_data.handler_data_arch
@N: CL189 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\special\handler_data.vhd":395:8:395:9|Register bit flag_almost_full(0) is always 1.
@N: CL189 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\special\handler_data.vhd":432:8:432:9|Register bit STAT_DATA_BUFFER_LEVEL(12) is always 0.
@N: CL189 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\special\handler_data.vhd":432:8:432:9|Register bit STAT_DATA_BUFFER_LEVEL(13) is always 0.
@N: CL189 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\special\handler_data.vhd":432:8:432:9|Register bit STAT_DATA_BUFFER_LEVEL(14) is always 0.
@N: CL189 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\special\handler_data.vhd":432:8:432:9|Register bit STAT_DATA_BUFFER_LEVEL(15) is always 0.
@N: CL189 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\special\handler_data.vhd":432:8:432:9|Register bit STAT_DATA_BUFFER_LEVEL(23) is always 0.
@N: CL189 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\special\handler_data.vhd":432:8:432:9|Register bit STAT_DATA_BUFFER_LEVEL(28) is always 0.
@N: CL189 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\special\handler_data.vhd":432:8:432:9|Register bit STAT_DATA_BUFFER_LEVEL(29) is always 0.
@N: CL189 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\special\handler_data.vhd":432:8:432:9|Register bit STAT_DATA_BUFFER_LEVEL(30) is always 0.
@N: CL189 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\special\handler_data.vhd":432:8:432:9|Register bit STAT_DATA_BUFFER_LEVEL(31) is always 0.
@N: CL189 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\special\handler_data.vhd":461:6:461:7|Register bit STAT_HEADER_BUFFER_LEVEL(10) is always 0.
@N: CL189 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\special\handler_data.vhd":461:6:461:7|Register bit STAT_HEADER_BUFFER_LEVEL(11) is always 0.
@N: CL189 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\special\handler_data.vhd":461:6:461:7|Register bit STAT_HEADER_BUFFER_LEVEL(12) is always 0.
@N: CL189 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\special\handler_data.vhd":461:6:461:7|Register bit STAT_HEADER_BUFFER_LEVEL(13) is always 0.
@N: CL189 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\special\handler_data.vhd":461:6:461:7|Register bit STAT_HEADER_BUFFER_LEVEL(14) is always 0.
@N: CL189 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\special\handler_data.vhd":461:6:461:7|Register bit STAT_HEADER_BUFFER_LEVEL(15) is always 0.
@N: CL189 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\special\handler_data.vhd":461:6:461:7|Register bit STAT_HEADER_BUFFER_LEVEL(23) is always 0.
@N: CL189 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\special\handler_data.vhd":461:6:461:7|Register bit STAT_HEADER_BUFFER_LEVEL(24) is always 0.
@N: CL189 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\special\handler_data.vhd":461:6:461:7|Register bit STAT_HEADER_BUFFER_LEVEL(25) is always 0.
@N: CL189 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\special\handler_data.vhd":461:6:461:7|Register bit STAT_HEADER_BUFFER_LEVEL(26) is always 0.
@N: CL189 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\special\handler_data.vhd":461:6:461:7|Register bit STAT_HEADER_BUFFER_LEVEL(27) is always 0.
@N: CL189 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\special\handler_data.vhd":461:6:461:7|Register bit STAT_HEADER_BUFFER_LEVEL(28) is always 0.
@N: CL189 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\special\handler_data.vhd":461:6:461:7|Register bit STAT_HEADER_BUFFER_LEVEL(29) is always 0.
@N: CL189 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\special\handler_data.vhd":461:6:461:7|Register bit STAT_HEADER_BUFFER_LEVEL(30) is always 0.
@N: CL189 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\special\handler_data.vhd":461:6:461:7|Register bit STAT_HEADER_BUFFER_LEVEL(31) is always 0.
@W: CL279 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\special\handler_data.vhd":432:8:432:9|Pruning register bits 31 to 28 of STAT_DATA_BUFFER_LEVEL(31 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL260 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\special\handler_data.vhd":432:8:432:9|Pruning register bit 23 of STAT_DATA_BUFFER_LEVEL(31 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL279 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\special\handler_data.vhd":432:8:432:9|Pruning register bits 15 to 12 of STAT_DATA_BUFFER_LEVEL(31 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\special\handler_data.vhd":461:6:461:7|Pruning register bits 31 to 23 of STAT_HEADER_BUFFER_LEVEL(31 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\special\handler_data.vhd":461:6:461:7|Pruning register bits 15 to 10 of STAT_HEADER_BUFFER_LEVEL(31 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
Post processing for work.handler_trigger_and_data.handler_trigger_and_data_arch
@N: CL189 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\special\handler_trigger_and_data.vhd":303:6:303:7|Register bit STATISTICS_DATA_OUT(24) is always 0.
@N: CL189 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\special\handler_trigger_and_data.vhd":303:6:303:7|Register bit STATISTICS_DATA_OUT(25) is always 0.
@N: CL189 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\special\handler_trigger_and_data.vhd":303:6:303:7|Register bit STATISTICS_DATA_OUT(26) is always 0.
@N: CL189 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\special\handler_trigger_and_data.vhd":303:6:303:7|Register bit STATISTICS_DATA_OUT(27) is always 0.
@N: CL189 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\special\handler_trigger_and_data.vhd":303:6:303:7|Register bit STATISTICS_DATA_OUT(28) is always 0.
@N: CL189 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\special\handler_trigger_and_data.vhd":303:6:303:7|Register bit STATISTICS_DATA_OUT(29) is always 0.
@N: CL189 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\special\handler_trigger_and_data.vhd":303:6:303:7|Register bit STATISTICS_DATA_OUT(30) is always 0.
@N: CL189 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\special\handler_trigger_and_data.vhd":303:6:303:7|Register bit STATISTICS_DATA_OUT(31) is always 0.
@W: CL279 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\special\handler_trigger_and_data.vhd":303:6:303:7|Pruning register bits 31 to 24 of STATISTICS_DATA_OUT(31 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@N: CD630 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\special\bus_register_handler.vhd":9:7:9:26|Synthesizing work.bus_register_handler.behavioral.
Post processing for work.bus_register_handler.behavioral
@N: CD630 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\special\bus_register_handler.vhd":9:7:9:26|Synthesizing work.bus_register_handler.behavioral.
Post processing for work.bus_register_handler.behavioral
@N: CD630 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_regio_bus_handler_record.vhd":8:7:8:40|Synthesizing work.trb_net16_regio_bus_handler_record.regio_bus_handler_arch.
Post processing for work.trb_net16_regio_bus_handler_record.regio_bus_handler_arch
@W: CL240 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_regio_bus_handler_record.vhd":20:4:20:11|Signal REGIO_TX.rack is floating; a simulation mismatch is possible.
@W: CL240 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_regio_bus_handler_record.vhd":20:4:20:11|Signal REGIO_TX.wack is floating; a simulation mismatch is possible.
@N: CD630 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_endpoint_hades_full.vhd":13:7:13:35|Synthesizing work.trb_net16_endpoint_hades_full.trb_net16_endpoint_hades_full_arch.
@W: CD326 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_endpoint_hades_full.vhd":328:8:328:12|Port stat_data_counter of entity work.trb_net16_iobuf is unconnected. If a port needs to remain unconnected, use the keyword open.
@W: CD326 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_endpoint_hades_full.vhd":328:8:328:12|Port stat_buffer_counter of entity work.trb_net16_iobuf is unconnected. If a port needs to remain unconnected, use the keyword open.
@W: CD326 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_endpoint_hades_full.vhd":328:8:328:12|Port stat_data_counter of entity work.trb_net16_iobuf is unconnected. If a port needs to remain unconnected, use the keyword open.
@W: CD326 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_endpoint_hades_full.vhd":328:8:328:12|Port stat_buffer_counter of entity work.trb_net16_iobuf is unconnected. If a port needs to remain unconnected, use the keyword open.
@W: CD326 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_endpoint_hades_full.vhd":399:8:399:22|Port apl_fifo_count_out of entity work.trb_net16_api_base is unconnected. If a port needs to remain unconnected, use the keyword open.
@W: CD326 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_endpoint_hades_full.vhd":525:10:525:24|Port ipu_code_out of entity work.trb_net16_ipudata is unconnected. If a port needs to remain unconnected, use the keyword open.
@W: CD326 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_endpoint_hades_full.vhd":328:8:328:12|Port stat_data_counter of entity work.trb_net16_iobuf is unconnected. If a port needs to remain unconnected, use the keyword open.
@W: CD326 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_endpoint_hades_full.vhd":328:8:328:12|Port stat_buffer_counter of entity work.trb_net16_iobuf is unconnected. If a port needs to remain unconnected, use the keyword open.
@W: CD326 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_endpoint_hades_full.vhd":399:8:399:22|Port apl_fifo_count_out of entity work.trb_net16_api_base is unconnected. If a port needs to remain unconnected, use the keyword open.
@W: CD434 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_endpoint_hades_full.vhd":817:64:817:83|Signal trigger_number_match in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CG296 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_endpoint_hades_full.vhd":817:30:817:36|Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.
@W: CG290 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_endpoint_hades_full.vhd":822:46:822:70|Referenced variable lvl1_tmg_trg_missing_flag is not in sensitivity list.
@W: CG290 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_endpoint_hades_full.vhd":831:49:831:76|Referenced variable buf_lvl1_trg_information_out is not in sensitivity list.
@W: CG290 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_endpoint_hades_full.vhd":834:49:834:69|Referenced variable buf_lvl1_trg_code_out is not in sensitivity list.
@W: CG290 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_endpoint_hades_full.vhd":833:49:833:71|Referenced variable buf_lvl1_trg_number_out is not in sensitivity list.
@W: CG290 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_endpoint_hades_full.vhd":832:49:832:69|Referenced variable buf_lvl1_trg_type_out is not in sensitivity list.
@W: CG290 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_endpoint_hades_full.vhd":837:49:837:64|Referenced variable buf_stat_onewire is not in sensitivity list.
@W: CG290 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_endpoint_hades_full.vhd":835:49:835:74|Referenced variable stat_counters_lvl1_handler is not in sensitivity list.
@W: CD638 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_endpoint_hades_full.vhd":254:9:254:34|Signal last_lvl1_trg_received_out is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_endpoint_hades_full.vhd":255:9:255:36|Signal lvl1_trg_received_out_rising is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_endpoint_hades_full.vhd":256:9:256:37|Signal lvl1_trg_received_out_falling is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_endpoint_hades_full.vhd":260:9:260:26|Signal got_timing_trigger is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_endpoint_hades_full.vhd":261:9:261:30|Signal got_timingless_trigger is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_endpoint_hades_full.vhd":262:9:262:28|Signal trigger_number_match is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_endpoint_hades_full.vhd":273:9:273:21|Signal int_trg_reset is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_endpoint_hades_full.vhd":277:9:277:20|Signal trg_invert_i is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_endpoint_hades_full.vhd":286:9:286:39|Signal last_trg_timing_trg_received_in is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_endpoint_hades_full.vhd":287:9:287:36|Signal last_timingtrg_counter_write is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_endpoint_hades_full.vhd":288:9:288:35|Signal last_timingtrg_counter_read is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_endpoint_hades_full.vhd":290:9:290:26|Signal reg_timing_trigger is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_endpoint_hades_full.vhd":291:9:291:29|Signal trigger_timing_rising is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_endpoint_hades_full.vhd":292:9:292:31|Signal last_reg_timing_trigger is undriven. Either assign the signal a value or remove the signal declaration.
@N: CD630 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\special\handler_lvl1.vhd":9:7:9:18|Synthesizing work.handler_lvl1.handler_lvl1_arch.
@N: CD231 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\special\handler_lvl1.vhd":75:12:75:13|Using onehot encoding for type states. For example, enumeration idle is mapped to "1000000".
@W: CD434 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\special\handler_lvl1.vhd":385:53:385:69|Signal timing_trg_rising in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CG296 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\special\handler_lvl1.vhd":384:17:384:23|Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.
@W: CG290 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\special\handler_lvl1.vhd":398:23:398:33|Referenced variable missing_tmg is not in sensitivity list.
@W: CG290 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\special\handler_lvl1.vhd":397:23:397:34|Referenced variable spurious_trg is not in sensitivity list.
@N: CD364 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\special\handler_lvl1.vhd":537:6:537:23|Removing redundant assignment.
@N: CD630 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\basics\signal_sync.vhd":8:7:8:17|Synthesizing work.signal_sync.behavioral.
Post processing for work.signal_sync.behavioral
@N: CD630 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\basics\pulse_stretch.vhd":7:7:7:19|Synthesizing work.pulse_stretch.behavioral.
Post processing for work.pulse_stretch.behavioral
Post processing for work.handler_lvl1.handler_lvl1_arch
@W: CL271 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\special\handler_lvl1.vhd":199:4:199:5|Pruning unused bits 2 to 1 of prev_trg_reg_3(3 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@N: CL189 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\special\handler_lvl1.vhd":593:2:593:3|Register bit lvl1_delay(11) is always 0.
@N: CL189 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\special\handler_lvl1.vhd":593:2:593:3|Register bit lvl1_delay(12) is always 0.
@N: CL189 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\special\handler_lvl1.vhd":593:2:593:3|Register bit lvl1_delay(13) is always 0.
@N: CL189 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\special\handler_lvl1.vhd":593:2:593:3|Register bit lvl1_delay(14) is always 0.
@N: CL189 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\special\handler_lvl1.vhd":593:2:593:3|Register bit lvl1_delay(15) is always 0.
@N: CL189 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\special\handler_lvl1.vhd":610:2:610:3|Register bit buf_STATUS_OUT(8) is always 0.
@N: CL189 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\special\handler_lvl1.vhd":610:2:610:3|Register bit buf_STATUS_OUT(9) is always 0.
@N: CL189 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\special\handler_lvl1.vhd":610:2:610:3|Register bit buf_STATUS_OUT(10) is always 0.
@W: CL279 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\special\handler_lvl1.vhd":610:2:610:3|Pruning register bits 10 to 8 of buf_STATUS_OUT(63 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\special\handler_lvl1.vhd":593:2:593:3|Pruning register bits 15 to 11 of lvl1_delay(15 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@N: CD630 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_io_multiplexer.vhd":11:7:11:30|Synthesizing work.trb_net16_io_multiplexer.trb_net16_io_multiplexer_arch.
@W: CD326 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_io_multiplexer.vhd":317:2:317:9|Port debug_out of entity work.trb_net16_sbuf is unconnected. If a port needs to remain unconnected, use the keyword open.
@N: CD364 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_io_multiplexer.vhd":361:12:361:12|Removing redundant assignment.
@N: CD630 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_sbuf.vhd":29:7:29:20|Synthesizing work.trb_net16_sbuf.trb_net16_sbuf_arch.
@W: CD326 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_sbuf.vhd":68:4:68:7|Port debug_out of entity work.trb_net_sbuf is unconnected. If a port needs to remain unconnected, use the keyword open.
@W: CD638 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_sbuf.vhd":58:7:58:9|Signal tmp is undriven. Either assign the signal a value or remove the signal declaration.
@N: CD630 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net_sbuf.vhd":23:7:23:18|Synthesizing work.trb_net_sbuf.trb_net_sbuf_arch.
@N: CD233 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net_sbuf.vhd":59:20:59:21|Using sequential encoding for type buffer_state.
Post processing for work.trb_net_sbuf.trb_net_sbuf_arch
Post processing for work.trb_net16_sbuf.trb_net16_sbuf_arch
@N: CD630 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net_priority_arbiter.vhd":9:7:9:30|Synthesizing work.trb_net_priority_arbiter.trb_net_priority_arbiter_arch.
@N: CD630 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net_priority_encoder.vhd":9:7:9:30|Synthesizing work.trb_net_priority_encoder.trb_net_priority_encoder_arch.
Post processing for work.trb_net_priority_encoder.trb_net_priority_encoder_arch
Post processing for work.trb_net_priority_arbiter.trb_net_priority_arbiter_arch
@N: CD630 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_sbuf.vhd":29:7:29:20|Synthesizing work.trb_net16_sbuf.trb_net16_sbuf_arch.
@N: CD630 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net_sbuf5.vhd":18:7:18:19|Synthesizing work.trb_net_sbuf5.trb_net_sbuf5_arch.
@N: CD231 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net_sbuf5.vhd":76:12:76:13|Using onehot encoding for type states. For example, enumeration idle is mapped to "100000000".
@N: CD604 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net_sbuf5.vhd":277:2:277:15|OTHERS clause is not synthesized.
@W: CD434 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net_sbuf5.vhd":175:65:175:77|Signal syn_dataready in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD434 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net_sbuf5.vhd":175:80:175:96|Signal comb_dataready_in in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@N: CD604 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net_sbuf5.vhd":294:2:294:15|OTHERS clause is not synthesized.
@N: CD630 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\lattice\ecp3\fifo\fifo_19x16_obuf.vhd":14:7:14:21|Synthesizing work.fifo_19x16_obuf.structure.
Post processing for work.fifo_19x16_obuf.structure
Post processing for work.trb_net_sbuf5.trb_net_sbuf5_arch
Post processing for work.trb_net16_sbuf.trb_net16_sbuf_arch
Post processing for work.trb_net16_io_multiplexer.trb_net16_io_multiplexer_arch
@N: CD630 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net_onewire.vhd":10:7:10:21|Synthesizing work.trb_net_onewire.trb_net_onewire_arch.
@N: CD231 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net_onewire.vhd":36:15:36:16|Using onehot encoding for type state_t. For example, enumeration start is mapped to "10000000000000".
@N: CD604 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net_onewire.vhd":262:8:262:21|OTHERS clause is not synthesized.
Post processing for work.trb_net_onewire.trb_net_onewire_arch
@N: CL189 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net_onewire.vhd":293:6:293:7|Register bit strong_pullup is always 0.
@N: CL189 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net_onewire.vhd":342:6:342:7|Register bit ram_addr(2) is always 0.
@W: CL260 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net_onewire.vhd":342:6:342:7|Pruning register bit 2 of ram_addr(2 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@N: CD630 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_regIO.vhd":13:7:13:21|Synthesizing work.trb_net16_regio.trb_net16_regio_arch.
@N: CD231 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_regIO.vhd":110:19:110:20|Using onehot encoding for type fsm_state_t. For example, enumeration idle is mapped to "1000000000000000000".
@W: CD610 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_regIO.vhd":407:22:407:67|Index value 0 to 15 could be out of prefix range 2 downto 0. 
@W: CD610 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_regIO.vhd":407:22:407:67|Index value 0 to 15 could be out of prefix range 2 downto 0. 
@W: CD610 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_regIO.vhd":471:18:471:58|Index value 0 to 15 could be out of prefix range 9 downto 0. 
@W: CD610 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_regIO.vhd":471:18:471:58|Index value 0 to 15 could be out of prefix range 9 downto 0. 
@N: CD604 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_regIO.vhd":660:8:660:21|OTHERS clause is not synthesized.
@N: CD630 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\basics\rom_16x8.vhd":9:7:9:14|Synthesizing work.rom_16x8.rom_16x8_arch.
Post processing for work.rom_16x8.rom_16x8_arch
@N: CL189 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\basics\rom_16x8.vhd":42:6:42:7|Register bit dout(11) is always 0.
@N: CL189 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\basics\rom_16x8.vhd":42:6:42:7|Register bit dout(6) is always 0.
@N: CL189 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\basics\rom_16x8.vhd":42:6:42:7|Register bit dout(5) is always 0.
@N: CL189 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\basics\rom_16x8.vhd":42:6:42:7|Register bit dout(4) is always 0.
@N: CL189 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\basics\rom_16x8.vhd":42:6:42:7|Register bit dout(1) is always 0.
@W: CL260 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\basics\rom_16x8.vhd":42:6:42:7|Pruning register bit 11 of dout(15 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL279 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\basics\rom_16x8.vhd":42:6:42:7|Pruning register bits 6 to 3 of dout(15 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL260 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\basics\rom_16x8.vhd":42:6:42:7|Pruning register bit 1 of dout(15 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@N: CD630 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_addresses.vhd":9:7:9:25|Synthesizing work.trb_net16_addresses.trb_net16_addresses_arch.
@N: CD233 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_addresses.vhd":90:21:90:22|Using sequential encoding for type sending_state_t.
@N: CD630 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\basics\ram_16x16_dp.vhd":6:7:6:18|Synthesizing work.ram_16x16_dp.ram_16x16_dp_arch.
Post processing for work.ram_16x16_dp.ram_16x16_dp_arch
@N: CL134 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\basics\ram_16x16_dp.vhd":38:9:38:11|Found RAM ram, depth=16, width=16
@N: CL134 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\basics\ram_16x16_dp.vhd":38:9:38:11|Found RAM ram, depth=16, width=16
Post processing for work.trb_net16_addresses.trb_net16_addresses_arch
@N: CD630 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net_pattern_gen.vhd":13:7:13:25|Synthesizing work.trb_net_pattern_gen.trb_net_pattern_gen_arch.
Post processing for work.trb_net_pattern_gen.trb_net_pattern_gen_arch
Post processing for work.trb_net16_regio.trb_net16_regio_arch
@N: CD630 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_api_base.vhd":10:7:10:24|Synthesizing work.trb_net16_api_base.trb_net16_api_base_arch.
@N: CD233 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_api_base.vhd":148:21:148:22|Using sequential encoding for type output_select.
@N: CD233 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_api_base.vhd":162:30:162:31|Using sequential encoding for type pas_api_to_apl_state_t.
@N: CD231 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_api_base.vhd":165:22:165:23|Using onehot encoding for type state_to_int_t. For example, enumeration inactive is mapped to "100000".
@W: CD326 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_api_base.vhd":229:4:229:7|Port debug_out of entity work.trb_net16_sbuf is unconnected. If a port needs to remain unconnected, use the keyword open.
@W: CD326 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_api_base.vhd":275:4:275:14|Port debug_out of entity work.trb_net16_sbuf is unconnected. If a port needs to remain unconnected, use the keyword open.
@W: CD326 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_api_base.vhd":295:4:295:15|Port debug_out of entity work.trb_net_sbuf is unconnected. If a port needs to remain unconnected, use the keyword open.
@W: CD434 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_api_base.vhd":632:87:632:103|Signal fifo_to_apl_empty in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD434 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_api_base.vhd":635:21:635:41|Signal reg_apl_dataready_out in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD434 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_api_base.vhd":635:44:635:56|Signal slave_running in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD434 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_api_base.vhd":636:51:636:62|Signal master_start in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD434 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_api_base.vhd":636:88:636:108|Signal sbuf_to_apl_next_read in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD434 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_api_base.vhd":706:68:706:83|Signal sequence_counter in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD434 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_api_base.vhd":707:21:707:32|Signal state_to_apl in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CG296 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_api_base.vhd":705:13:705:19|Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.
@W: CG290 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_api_base.vhd":776:15:776:36|Referenced variable last_fifo_to_int_empty is not in sensitivity list.
@N: CD604 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_api_base.vhd":993:8:993:30|OTHERS clause is not synthesized.
@N: CD604 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_api_base.vhd":1007:8:1007:27|OTHERS clause is not synthesized.
@W: CD638 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_api_base.vhd":124:9:124:29|Signal next_fifo_to_apl_full is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_api_base.vhd":150:26:150:46|Signal next_sequence_counter is undriven. Either assign the signal a value or remove the signal declaration.
@N: CD630 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\lattice\ecp3\trb_net16_fifo_arch.vhd":8:7:8:20|Synthesizing work.trb_net16_fifo.arch_trb_net16_fifo.
@W: CD276 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\lattice\ecp3\lattice_ecp3_fifo_18x1k.vhd":24:8:24:17|Map for port almostfull of component lattice_ecp3_fifo_18x1k not found
@W: CD730 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\lattice\ecp3\trb_net16_fifo_arch.vhd":97:4:97:7|Component declaration has 8 ports but entity declares 9 ports
@W: CD326 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\lattice\ecp3\trb_net16_fifo_arch.vhd":97:4:97:7|Port almostfull of entity work.lattice_ecp3_fifo_18x1k is unconnected. If a port needs to remain unconnected, use the keyword open.
@N: CD630 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\lattice\ecp3\lattice_ecp3_fifo_18x1k.vhd":14:7:14:29|Synthesizing work.lattice_ecp3_fifo_18x1k.structure.
Post processing for work.lattice_ecp3_fifo_18x1k.structure
Post processing for work.trb_net16_fifo.arch_trb_net16_fifo
@N: CD630 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\lattice\ecp3\trb_net16_fifo_arch.vhd":8:7:8:20|Synthesizing work.trb_net16_fifo.arch_trb_net16_fifo.
@W: CD276 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\lattice\ecp3\lattice_ecp3_fifo_18x1k.vhd":24:8:24:17|Map for port almostfull of component lattice_ecp3_fifo_18x1k not found
@W: CD326 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\lattice\ecp3\trb_net16_fifo_arch.vhd":97:4:97:7|Port almostfull of entity work.lattice_ecp3_fifo_18x1k is unconnected. If a port needs to remain unconnected, use the keyword open.
Post processing for work.trb_net16_fifo.arch_trb_net16_fifo
@N: CD630 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net_sbuf.vhd":23:7:23:18|Synthesizing work.trb_net_sbuf.trb_net_sbuf_arch.
@N: CD233 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net_sbuf.vhd":59:20:59:21|Using sequential encoding for type buffer_state.
Post processing for work.trb_net_sbuf.trb_net_sbuf_arch
Post processing for work.trb_net16_api_base.trb_net16_api_base_arch
@W: CL169 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_api_base.vhd":602:6:602:7|Pruning unused register saved_fifo_to_int_long_packet_num_out_3(2 downto 0). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_api_base.vhd":566:6:566:7|Pruning unused register last_fifo_to_int_read_3. Make sure that there are no unused intermediate registers.
@N: CL189 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_api_base.vhd":972:6:972:7|Register bit registered_header_F3(12) is always 0.
@N: CL189 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_api_base.vhd":972:6:972:7|Register bit registered_header_F3(13) is always 0.
@N: CL189 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_api_base.vhd":972:6:972:7|Register bit registered_header_F3(14) is always 0.
@N: CL189 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_api_base.vhd":972:6:972:7|Register bit registered_header_F3(15) is always 0.
@N: CL189 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_api_base.vhd":955:6:955:7|Register bit registered_trailer_F0(0) is always 0.
@N: CL189 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_api_base.vhd":955:6:955:7|Register bit registered_trailer_F0(1) is always 0.
@N: CL189 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_api_base.vhd":955:6:955:7|Register bit registered_trailer_F0(2) is always 0.
@N: CL189 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_api_base.vhd":955:6:955:7|Register bit registered_trailer_F0(3) is always 0.
@N: CL189 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_api_base.vhd":955:6:955:7|Register bit registered_trailer_F0(4) is always 0.
@N: CL189 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_api_base.vhd":955:6:955:7|Register bit registered_trailer_F0(5) is always 0.
@N: CL189 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_api_base.vhd":955:6:955:7|Register bit registered_trailer_F0(6) is always 0.
@N: CL189 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_api_base.vhd":955:6:955:7|Register bit registered_trailer_F0(7) is always 0.
@N: CL189 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_api_base.vhd":955:6:955:7|Register bit registered_trailer_F0(8) is always 0.
@N: CL189 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_api_base.vhd":955:6:955:7|Register bit registered_trailer_F0(9) is always 0.
@N: CL189 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_api_base.vhd":955:6:955:7|Register bit registered_trailer_F0(10) is always 0.
@N: CL189 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_api_base.vhd":955:6:955:7|Register bit registered_trailer_F0(11) is always 0.
@N: CL189 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_api_base.vhd":955:6:955:7|Register bit registered_trailer_F0(12) is always 0.
@N: CL189 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_api_base.vhd":955:6:955:7|Register bit registered_trailer_F0(13) is always 0.
@N: CL189 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_api_base.vhd":955:6:955:7|Register bit registered_trailer_F0(14) is always 0.
@N: CL189 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_api_base.vhd":955:6:955:7|Register bit registered_trailer_F0(15) is always 0.
@N: CL189 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_api_base.vhd":955:6:955:7|Register bit registered_trailer_F3(12) is always 0.
@N: CL189 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_api_base.vhd":955:6:955:7|Register bit registered_trailer_F3(13) is always 0.
@N: CL189 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_api_base.vhd":955:6:955:7|Register bit registered_trailer_F3(14) is always 0.
@N: CL189 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_api_base.vhd":955:6:955:7|Register bit registered_trailer_F3(15) is always 0.
@W: CL279 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_api_base.vhd":955:6:955:7|Pruning register bits 15 to 12 of registered_trailer_F3(15 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_api_base.vhd":972:6:972:7|Pruning register bits 15 to 12 of registered_header_F3(15 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@N: CD630 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_iobuf.vhd":12:7:12:21|Synthesizing work.trb_net16_iobuf.trb_net16_iobuf_arch.
@N: CD630 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_obuf.vhd":9:7:9:20|Synthesizing work.trb_net16_obuf.trb_net16_obuf_arch.
@N: CD233 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_obuf.vhd":85:23:85:24|Using sequential encoding for type sending_state_t.
@W: CD638 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_obuf.vhd":109:9:109:28|Signal wait_for_ack_max_bit is undriven. Either assign the signal a value or remove the signal declaration.
@N: CD630 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net_CRC.vhd":12:7:12:17|Synthesizing work.trb_net_crc.trb_net_crc_arch.
Post processing for work.trb_net_crc.trb_net_crc_arch
@N: CD630 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_sbuf.vhd":29:7:29:20|Synthesizing work.trb_net16_sbuf.trb_net16_sbuf_arch.
@N: CD630 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net_sbuf6.vhd":11:7:11:19|Synthesizing work.trb_net_sbuf6.trb_net_sbuf6_arch.
Post processing for work.trb_net_sbuf6.trb_net_sbuf6_arch
Post processing for work.trb_net16_sbuf.trb_net16_sbuf_arch
Post processing for work.trb_net16_obuf.trb_net16_obuf_arch
@N: CL226 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_obuf.vhd":9:7:9:20|Turning off resource sharing in module trb_net16_obuf (attribute syn_sharing specified)
@W: CL169 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_obuf.vhd":160:6:160:7|Pruning unused register last_buf_INT_READ_OUT_3. Make sure that there are no unused intermediate registers.
@N: CL189 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_obuf.vhd":473:9:473:10|Register bit max_DATA_COUNT_minus_one(3) is always 0.
@N: CL189 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_obuf.vhd":473:9:473:10|Register bit max_DATA_COUNT_minus_one(4) is always 0.
@W: CL279 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_obuf.vhd":147:6:147:7|Pruning register bits 1 to 0 of int_packet_num_in_i(2 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_obuf.vhd":473:9:473:10|Pruning register bits 4 to 3 of max_DATA_COUNT_minus_one(6 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@N: CD630 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_obuf_nodata.vhd":8:7:8:27|Synthesizing work.trb_net16_obuf_nodata.trb_net16_obuf_nodata_arch.
Post processing for work.trb_net16_obuf_nodata.trb_net16_obuf_nodata_arch
@N: CL226 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_obuf_nodata.vhd":8:7:8:27|Turning off resource sharing in module trb_net16_obuf_nodata (attribute syn_sharing specified)
@N: CL189 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_obuf_nodata.vhd":62:6:62:7|Register bit buf_MED_DATA_OUT(4) is always 0.
@N: CL189 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_obuf_nodata.vhd":62:6:62:7|Register bit buf_MED_DATA_OUT(5) is always 0.
@N: CL189 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_obuf_nodata.vhd":62:6:62:7|Register bit buf_MED_DATA_OUT(6) is always 0.
@N: CL189 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_obuf_nodata.vhd":62:6:62:7|Register bit buf_MED_DATA_OUT(7) is always 0.
@N: CL189 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_obuf_nodata.vhd":62:6:62:7|Register bit buf_MED_DATA_OUT(8) is always 0.
@N: CL189 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_obuf_nodata.vhd":62:6:62:7|Register bit buf_MED_DATA_OUT(9) is always 0.
@N: CL189 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_obuf_nodata.vhd":62:6:62:7|Register bit buf_MED_DATA_OUT(10) is always 0.
@N: CL189 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_obuf_nodata.vhd":62:6:62:7|Register bit buf_MED_DATA_OUT(11) is always 0.
@N: CL189 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_obuf_nodata.vhd":62:6:62:7|Register bit buf_MED_DATA_OUT(12) is always 0.
@N: CL189 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_obuf_nodata.vhd":62:6:62:7|Register bit buf_MED_DATA_OUT(13) is always 0.
@N: CL189 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_obuf_nodata.vhd":62:6:62:7|Register bit buf_MED_DATA_OUT(14) is always 0.

Only the first 100 messages of id 'CL189' are reported. To see all messages use 'report_messages -log C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\project\trb3_periph_blank\synlog\blank_trb3_periph_blank_compiler.srr -id CL189' in the Tcl shell. To see all messages in future runs, use the command 'message_override -limit {CL189} -count unlimited' in the Tcl shell.
@W: CL279 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_obuf_nodata.vhd":62:6:62:7|Pruning register bits 15 to 4 of buf_MED_DATA_OUT(15 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@N: CD630 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_ibuf.vhd":13:7:13:20|Synthesizing work.trb_net16_ibuf.trb_net16_ibuf_arch.
@N: CD233 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_ibuf.vhd":84:19:84:20|Using sequential encoding for type error_state.
@W: CD326 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_ibuf.vhd":480:6:480:14|Port debug_out of entity work.trb_net16_sbuf is unconnected. If a port needs to remain unconnected, use the keyword open.
@W: CD638 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_ibuf.vhd":61:9:61:27|Signal fifo_packet_num_out is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_ibuf.vhd":70:9:70:28|Signal next_fifo_data_valid is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_ibuf.vhd":95:9:95:24|Signal fifo_read_before is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_ibuf.vhd":100:9:100:26|Signal fifo_value_waiting is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_ibuf.vhd":106:9:106:22|Signal last_fifo_read is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_ibuf.vhd":107:9:107:23|Signal last_fifo_empty is undriven. Either assign the signal a value or remove the signal declaration.
@N: CD630 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\lattice\ecp3\trb_net16_fifo_arch.vhd":8:7:8:20|Synthesizing work.trb_net16_fifo.arch_trb_net16_fifo.
@W: CD276 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\lattice\ecp3\lattice_ecp3_fifo_18x1k.vhd":24:8:24:17|Map for port almostfull of component lattice_ecp3_fifo_18x1k not found
@W: CD326 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\lattice\ecp3\trb_net16_fifo_arch.vhd":97:4:97:7|Port almostfull of entity work.lattice_ecp3_fifo_18x1k is unconnected. If a port needs to remain unconnected, use the keyword open.
Post processing for work.trb_net16_fifo.arch_trb_net16_fifo
Post processing for work.trb_net16_ibuf.trb_net16_ibuf_arch
@N: CL226 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_ibuf.vhd":13:7:13:20|Turning off resource sharing in module trb_net16_ibuf (attribute syn_sharing specified)
@W: CL169 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_ibuf.vhd":412:6:412:7|Pruning unused register reply_word_waiting_4. Make sure that there are no unused intermediate registers.
@W: CL260 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_ibuf.vhd":194:4:194:5|Pruning register bit 1 of current_error_state(1 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.
Post processing for work.trb_net16_iobuf.trb_net16_iobuf_arch
@N: CD630 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_term_buf.vhd":12:7:12:24|Synthesizing work.trb_net16_term_buf.trb_net16_term_buf_arch.
Post processing for work.trb_net16_term_buf.trb_net16_term_buf_arch
@N: CL226 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_term_buf.vhd":12:7:12:24|Turning off resource sharing in module trb_net16_term_buf (attribute syn_sharing specified)
@W: CL279 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_term_buf.vhd":196:8:196:9|Pruning register bits 15 to 12 of buf_MED_REPLY_DATA_OUT(15 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_term_buf.vhd":196:8:196:9|Pruning register bits 3 to 2 of buf_MED_REPLY_DATA_OUT(15 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_term_buf.vhd":183:8:183:9|Pruning register bits 15 to 3 of buf_MED_INIT_DATA_OUT(15 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@N: CD630 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_ipudata.vhd":9:7:9:23|Synthesizing work.trb_net16_ipudata.trb_net16_ipudata_arch.
@N: CD233 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_ipudata.vhd":69:15:69:16|Using sequential encoding for type state_t.
@N: CD604 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_ipudata.vhd":182:12:182:25|OTHERS clause is not synthesized.
Post processing for work.trb_net16_ipudata.trb_net16_ipudata_arch
@N: CD630 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_trigger.vhd":11:7:11:23|Synthesizing work.trb_net16_trigger.trb_net16_trigger_arch.
Post processing for work.trb_net16_trigger.trb_net16_trigger_arch
@W: CL260 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_trigger.vhd":150:6:150:7|Pruning register bit 0 of buf_TRG_ERROR_PATTERN_IN(31 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@N: CD630 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_iobuf.vhd":12:7:12:21|Synthesizing work.trb_net16_iobuf.trb_net16_iobuf_arch.
@N: CD630 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_obuf.vhd":9:7:9:20|Synthesizing work.trb_net16_obuf.trb_net16_obuf_arch.
@N: CD233 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_obuf.vhd":85:23:85:24|Using sequential encoding for type sending_state_t.
@W: CD638 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_obuf.vhd":98:9:98:17|Signal crc_match is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_obuf.vhd":109:9:109:28|Signal wait_for_ack_max_bit is undriven. Either assign the signal a value or remove the signal declaration.
Post processing for work.trb_net16_obuf.trb_net16_obuf_arch
@N: CL226 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_obuf.vhd":9:7:9:20|Turning off resource sharing in module trb_net16_obuf (attribute syn_sharing specified)
@W: CL169 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_obuf.vhd":160:6:160:7|Pruning unused register last_buf_INT_READ_OUT_3. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_obuf.vhd":147:6:147:7|Pruning unused register int_packet_num_in_i_3(2 downto 0). Make sure that there are no unused intermediate registers.
@W: CL279 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_obuf.vhd":473:9:473:10|Pruning register bits 4 to 3 of max_DATA_COUNT_minus_one(6 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@N: CD630 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_ibuf.vhd":13:7:13:20|Synthesizing work.trb_net16_ibuf.trb_net16_ibuf_arch.
@N: CD233 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_ibuf.vhd":84:19:84:20|Using sequential encoding for type error_state.
@W: CD434 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_ibuf.vhd":356:58:356:67|Signal crc_active in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD434 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_ibuf.vhd":357:53:357:65|Signal counter_match in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD434 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_ibuf.vhd":358:10:358:18|Signal crc_match in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD326 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_ibuf.vhd":480:6:480:14|Port debug_out of entity work.trb_net16_sbuf is unconnected. If a port needs to remain unconnected, use the keyword open.
@W: CD638 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_ibuf.vhd":61:9:61:27|Signal fifo_packet_num_out is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_ibuf.vhd":70:9:70:28|Signal next_fifo_data_valid is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_ibuf.vhd":89:20:89:29|Signal crc_enable is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_ibuf.vhd":91:9:91:15|Signal crc_out is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_ibuf.vhd":95:9:95:24|Signal fifo_read_before is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_ibuf.vhd":100:9:100:26|Signal fifo_value_waiting is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_ibuf.vhd":106:9:106:22|Signal last_fifo_read is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_ibuf.vhd":107:9:107:23|Signal last_fifo_empty is undriven. Either assign the signal a value or remove the signal declaration.
Post processing for work.trb_net16_ibuf.trb_net16_ibuf_arch
@N: CL226 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_ibuf.vhd":13:7:13:20|Turning off resource sharing in module trb_net16_ibuf (attribute syn_sharing specified)
@W: CL240 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_ibuf.vhd":89:20:89:29|Signal CRC_enable is floating; a simulation mismatch is possible.
@W: CL169 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_ibuf.vhd":412:6:412:7|Pruning unused register reply_word_waiting_4. Make sure that there are no unused intermediate registers.
@W: CL260 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_ibuf.vhd":194:4:194:5|Pruning register bit 1 of current_error_state(1 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.
Post processing for work.trb_net16_iobuf.trb_net16_iobuf_arch
Post processing for work.trb_net16_endpoint_hades_full.trb_net16_endpoint_hades_full_arch
@W: CL240 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_endpoint_hades_full.vhd":262:9:262:28|Signal trigger_number_match is floating; a simulation mismatch is possible.
Post processing for work.trb_net16_endpoint_hades_full_handler_record.trb_net16_endpoint_hades_full_handler_record_arch
@W: CL240 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_endpoint_hades_full_handler_record.vhd":124:54:124:67|Signal stat_buffer_tx.nack is floating; a simulation mismatch is possible.
@W: CL240 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_endpoint_hades_full_handler_record.vhd":124:54:124:67|Signal stat_buffer_tx.rack is floating; a simulation mismatch is possible.
@W: CL240 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_endpoint_hades_full_handler_record.vhd":124:54:124:67|Signal stat_buffer_tx.wack is floating; a simulation mismatch is possible.
@W: CL240 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_endpoint_hades_full_handler_record.vhd":124:37:124:51|Signal stat_handler_tx.nack is floating; a simulation mismatch is possible.
@W: CL240 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_endpoint_hades_full_handler_record.vhd":124:37:124:51|Signal stat_handler_tx.rack is floating; a simulation mismatch is possible.
@W: CL240 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_endpoint_hades_full_handler_record.vhd":124:37:124:51|Signal stat_handler_tx.wack is floating; a simulation mismatch is possible.
@W: CL240 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_endpoint_hades_full_handler_record.vhd":124:28:124:34|Signal info_tx.nack is floating; a simulation mismatch is possible.
@W: CL240 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_endpoint_hades_full_handler_record.vhd":124:28:124:34|Signal info_tx.ack is floating; a simulation mismatch is possible.
@W: CL240 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_endpoint_hades_full_handler_record.vhd":124:19:124:25|Signal dbuf_tx.rack is floating; a simulation mismatch is possible.
@W: CL240 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_endpoint_hades_full_handler_record.vhd":124:19:124:25|Signal dbuf_tx.wack is floating; a simulation mismatch is possible.
@W: CL240 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_endpoint_hades_full_handler_record.vhd":79:4:79:18|Signal STAT_ADDR_DEBUG is floating; a simulation mismatch is possible.
@W: CL240 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_endpoint_hades_full_handler_record.vhd":78:4:78:15|Signal STAT_ONEWIRE is floating; a simulation mismatch is possible.
@W: CL240 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_endpoint_hades_full_handler_record.vhd":73:4:73:15|Signal STAT_DEBUG_2 is floating; a simulation mismatch is possible.
@W: CL240 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_endpoint_hades_full_handler_record.vhd":72:4:72:15|Signal STAT_DEBUG_1 is floating; a simulation mismatch is possible.
@W: CL240 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_endpoint_hades_full_handler_record.vhd":71:4:71:17|Signal STAT_DEBUG_IPU is floating; a simulation mismatch is possible.
@W: CL169 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_endpoint_hades_full_handler_record.vhd":566:8:566:9|Pruning unused register common_stat_reg_i_17(63 downto 48). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_endpoint_hades_full_handler_record.vhd":552:8:552:9|Pruning unused register common_stat_reg_i_10(11 downto 9). Make sure that there are no unused intermediate registers.
@W: CL245 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_endpoint_hades_full_handler_record.vhd":302:36:302:74|Bit 33 of input bus_tx of instance THE_INTERNAL_BUS_HANDLER is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_endpoint_hades_full_handler_record.vhd":302:36:302:74|Bit 34 of input bus_tx of instance THE_INTERNAL_BUS_HANDLER is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_endpoint_hades_full_handler_record.vhd":302:36:302:74|Bit 36 of input bus_tx of instance THE_INTERNAL_BUS_HANDLER is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_endpoint_hades_full_handler_record.vhd":302:36:302:74|Bit 70 of input bus_tx of instance THE_INTERNAL_BUS_HANDLER is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_endpoint_hades_full_handler_record.vhd":302:36:302:74|Bit 71 of input bus_tx of instance THE_INTERNAL_BUS_HANDLER is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_endpoint_hades_full_handler_record.vhd":302:36:302:74|Bit 73 of input bus_tx of instance THE_INTERNAL_BUS_HANDLER is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_endpoint_hades_full_handler_record.vhd":302:36:302:74|Bit 106 of input bus_tx of instance THE_INTERNAL_BUS_HANDLER is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_endpoint_hades_full_handler_record.vhd":302:36:302:74|Bit 110 of input bus_tx of instance THE_INTERNAL_BUS_HANDLER is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_endpoint_hades_full_handler_record.vhd":302:36:302:74|Bit 144 of input bus_tx of instance THE_INTERNAL_BUS_HANDLER is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_endpoint_hades_full_handler_record.vhd":302:36:302:74|Bit 145 of input bus_tx of instance THE_INTERNAL_BUS_HANDLER is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@N: CD630 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\media_interfaces\trb_net16_med_ecp3_sfp.vhd":13:7:13:28|Synthesizing work.trb_net16_med_ecp3_sfp.trb_net16_med_ecp3_sfp_arch.
@W: CD326 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\media_interfaces\trb_net16_med_ecp3_sfp.vhd":804:0:804:19|Port almost_full_out of entity work.trb_net_fifo_16bit_bram_dualport is unconnected. If a port needs to remain unconnected, use the keyword open.
@W: CD326 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\media_interfaces\trb_net16_med_ecp3_sfp.vhd":804:0:804:19|Port almost_empty_out of entity work.trb_net_fifo_16bit_bram_dualport is unconnected. If a port needs to remain unconnected, use the keyword open.
@W: CD326 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\media_interfaces\trb_net16_med_ecp3_sfp.vhd":804:0:804:19|Port valid_read_out of entity work.trb_net_fifo_16bit_bram_dualport is unconnected. If a port needs to remain unconnected, use the keyword open.
@W: CD326 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\media_interfaces\trb_net16_med_ecp3_sfp.vhd":804:0:804:19|Port fifostatus_out of entity work.trb_net_fifo_16bit_bram_dualport is unconnected. If a port needs to remain unconnected, use the keyword open.
@W: CD326 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\media_interfaces\trb_net16_med_ecp3_sfp.vhd":900:0:900:19|Port almost_empty_out of entity work.trb_net_fifo_16bit_bram_dualport is unconnected. If a port needs to remain unconnected, use the keyword open.
@W: CD326 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\media_interfaces\trb_net16_med_ecp3_sfp.vhd":900:0:900:19|Port valid_read_out of entity work.trb_net_fifo_16bit_bram_dualport is unconnected. If a port needs to remain unconnected, use the keyword open.
@W: CD326 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\media_interfaces\trb_net16_med_ecp3_sfp.vhd":900:0:900:19|Port fifostatus_out of entity work.trb_net_fifo_16bit_bram_dualport is unconnected. If a port needs to remain unconnected, use the keyword open.
@W: CD638 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\media_interfaces\trb_net16_med_ecp3_sfp.vhd":235:9:235:18|Signal refck2core is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\media_interfaces\trb_net16_med_ecp3_sfp.vhd":342:8:342:12|Signal hdinp is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\media_interfaces\trb_net16_med_ecp3_sfp.vhd":342:15:342:19|Signal hdinn is undriven. Either assign the signal a value or remove the signal declaration.
@N: CD630 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\lattice\ecp3\trb_net_fifo_16bit_bram_dualport.vhd":8:7:8:38|Synthesizing work.trb_net_fifo_16bit_bram_dualport.trb_net_fifo_16bit_bram_dualport_arch.
@N: CD630 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\lattice\ecp3\lattice_ecp3_fifo_16bit_dualport.vhd":14:7:14:38|Synthesizing work.lattice_ecp3_fifo_16bit_dualport.structure.
Post processing for work.lattice_ecp3_fifo_16bit_dualport.structure
Post processing for work.trb_net_fifo_16bit_bram_dualport.trb_net_fifo_16bit_bram_dualport_arch
@N: CD630 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\media_interfaces\ecp3_sfp\sfp_1_200_int.vhd":1883:7:1883:19|Synthesizing work.sfp_1_200_int.sfp_1_200_int_arch.
@W: CD638 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\media_interfaces\ecp3_sfp\sfp_1_200_int.vhd":2511:7:2511:20|Signal refclk_from_nq is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\media_interfaces\ecp3_sfp\sfp_1_200_int.vhd":2514:7:2514:9|Signal cin is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\media_interfaces\ecp3_sfp\sfp_1_200_int.vhd":2515:7:2515:10|Signal cout is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\media_interfaces\ecp3_sfp\sfp_1_200_int.vhd":2520:10:2520:27|Signal rx_los_low_ch0_sig is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\media_interfaces\ecp3_sfp\sfp_1_200_int.vhd":2522:10:2522:27|Signal rx_los_low_ch2_sig is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\media_interfaces\ecp3_sfp\sfp_1_200_int.vhd":2523:10:2523:27|Signal rx_los_low_ch3_sig is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\media_interfaces\ecp3_sfp\sfp_1_200_int.vhd":2524:10:2524:27|Signal rx_cdr_lol_ch0_sig is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\media_interfaces\ecp3_sfp\sfp_1_200_int.vhd":2526:10:2526:27|Signal rx_cdr_lol_ch2_sig is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\media_interfaces\ecp3_sfp\sfp_1_200_int.vhd":2527:10:2527:27|Signal rx_cdr_lol_ch3_sig is undriven. Either assign the signal a value or remove the signal declaration.
@N: CD630 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\media_interfaces\ecp3_sfp\sfp_1_200_int.vhd":1716:7:1716:17|Synthesizing work.tx_reset_sm.tx_reset_sm_arch.
@N: CD231 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\media_interfaces\ecp3_sfp\sfp_1_200_int.vhd":1729:15:1729:16|Using onehot encoding for type statetype. For example, enumeration quad_reset is mapped to "10000".
@N: CD604 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\media_interfaces\ecp3_sfp\sfp_1_200_int.vhd":1863:3:1863:16|OTHERS clause is not synthesized.
Post processing for work.tx_reset_sm.tx_reset_sm_arch
@N: CD630 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\media_interfaces\ecp3_sfp\sfp_1_200_int.vhd":1528:7:1528:17|Synthesizing work.rx_reset_sm.rx_reset_sm_arch.
@N: CD231 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\media_interfaces\ecp3_sfp\sfp_1_200_int.vhd":1543:15:1543:16|Using onehot encoding for type statetype. For example, enumeration wait_for_plol is mapped to "100000".
@N: CD604 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\media_interfaces\ecp3_sfp\sfp_1_200_int.vhd":1698:6:1698:19|OTHERS clause is not synthesized.
@W: CG296 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\media_interfaces\ecp3_sfp\sfp_1_200_int.vhd":1635:0:1635:6|Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.
@W: CG290 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\media_interfaces\ecp3_sfp\sfp_1_200_int.vhd":1675:29:1675:42|Referenced variable rx_lol_los_del is not in sensitivity list.
@W: CD638 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\media_interfaces\ecp3_sfp\sfp_1_200_int.vhd":1550:9:1550:20|Signal plol_los_int is undriven. Either assign the signal a value or remove the signal declaration.
Post processing for work.rx_reset_sm.rx_reset_sm_arch
Post processing for work.sfp_1_200_int.sfp_1_200_int_arch
@N: CD630 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\media_interfaces\trb_net16_lsm_sfp.vhd":16:7:16:23|Synthesizing work.trb_net16_lsm_sfp.lsm_sfp.
@N: CD231 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\media_interfaces\trb_net16_lsm_sfp.vhd":51:12:51:13|Using onehot encoding for type states. For example, enumeration qrst is mapped to "1000000000".
@N: CD604 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\media_interfaces\trb_net16_lsm_sfp.vhd":350:4:350:18|OTHERS clause is not synthesized.
@W: CG296 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\media_interfaces\trb_net16_lsm_sfp.vhd":176:22:176:28|Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.
@W: CG290 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\media_interfaces\trb_net16_lsm_sfp.vhd":352:71:352:77|Referenced variable ctrl_op is not in sensitivity list.
@N: CD604 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\media_interfaces\trb_net16_lsm_sfp.vhd":383:4:383:18|OTHERS clause is not synthesized.
Post processing for work.trb_net16_lsm_sfp.lsm_sfp
@W: CL279 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\media_interfaces\trb_net16_lsm_sfp.vhd":129:2:129:3|Pruning register bits 3 to 2 of cv_ctr(3 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@N: CD630 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\basics\signal_sync.vhd":8:7:8:17|Synthesizing work.signal_sync.behavioral.
Post processing for work.signal_sync.behavioral
@N: CD630 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\basics\signal_sync.vhd":8:7:8:17|Synthesizing work.signal_sync.behavioral.
Post processing for work.signal_sync.behavioral
@N: CD630 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\basics\signal_sync.vhd":8:7:8:17|Synthesizing work.signal_sync.behavioral.
Post processing for work.signal_sync.behavioral
@N: CD630 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\basics\signal_sync.vhd":8:7:8:17|Synthesizing work.signal_sync.behavioral.
Post processing for work.signal_sync.behavioral
@N: CD630 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\basics\signal_sync.vhd":8:7:8:17|Synthesizing work.signal_sync.behavioral.
Post processing for work.signal_sync.behavioral
@N: CD630 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\basics\signal_sync.vhd":8:7:8:17|Synthesizing work.signal_sync.behavioral.
Post processing for work.signal_sync.behavioral
Post processing for work.trb_net16_med_ecp3_sfp.trb_net16_med_ecp3_sfp_arch
@N: CL226 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\media_interfaces\trb_net16_med_ecp3_sfp.vhd":13:7:13:28|Turning off resource sharing in module trb_net16_med_ecp3_sfp (attribute syn_sharing specified)
@W: CL240 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\media_interfaces\trb_net16_med_ecp3_sfp.vhd":342:15:342:19|Signal hdinn is floating; a simulation mismatch is possible.
@W: CL240 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\media_interfaces\trb_net16_med_ecp3_sfp.vhd":342:8:342:12|Signal hdinp is floating; a simulation mismatch is possible.
@W: CL169 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\media_interfaces\trb_net16_med_ecp3_sfp.vhd":405:6:405:7|Pruning unused register pwr_up_2. Make sure that there are no unused intermediate registers.
@W: CL271 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\media_interfaces\trb_net16_med_ecp3_sfp.vhd":326:9:326:16|Pruning unused bits 3 to 2 of PROC_SCI.sci_ch_i(3 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL265 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\media_interfaces\trb_net16_med_ecp3_sfp.vhd":326:9:326:16|Removing unused bit 0 of PROC_SCI.sci_ch_i(3 downto 0). Either assign all bits or reduce the width of the signal.
@W: CL271 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\media_interfaces\trb_net16_med_ecp3_sfp.vhd":327:9:327:18|Pruning unused bits 7 to 6 of PROC_SCI.sci_addr_i(8 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL167 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\media_interfaces\trb_net16_med_ecp3_sfp.vhd":693:4:693:13|Input hdinp_ch1 of instance THE_SERDES is floating
@W: CL167 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\media_interfaces\trb_net16_med_ecp3_sfp.vhd":693:4:693:13|Input hdinn_ch1 of instance THE_SERDES is floating
@N: CD630 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\workdir\pll_in200_out100.vhd":14:7:14:22|Synthesizing work.pll_in200_out100.structure.
Post processing for work.pll_in200_out100.structure
@N: CD630 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\special\trb_net_reset_handler.vhd":9:7:9:27|Synthesizing work.trb_net_reset_handler.behavioral.
Post processing for work.trb_net_reset_handler.behavioral
Post processing for work.trb3_periph_blank.trb3_periph_blank_arch
@W: CL252 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\trb3_periph_blank.vhd":109:9:109:18|Bit 0 of signal readout_tx_0.statusbits is floating -- simulation mismatch possible.
@W: CL252 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\trb3_periph_blank.vhd":109:9:109:18|Bit 1 of signal readout_tx_0.statusbits is floating -- simulation mismatch possible.
@W: CL252 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\trb3_periph_blank.vhd":109:9:109:18|Bit 2 of signal readout_tx_0.statusbits is floating -- simulation mismatch possible.
@W: CL252 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\trb3_periph_blank.vhd":109:9:109:18|Bit 3 of signal readout_tx_0.statusbits is floating -- simulation mismatch possible.
@W: CL252 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\trb3_periph_blank.vhd":109:9:109:18|Bit 4 of signal readout_tx_0.statusbits is floating -- simulation mismatch possible.
@W: CL252 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\trb3_periph_blank.vhd":109:9:109:18|Bit 5 of signal readout_tx_0.statusbits is floating -- simulation mismatch possible.
@W: CL252 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\trb3_periph_blank.vhd":109:9:109:18|Bit 6 of signal readout_tx_0.statusbits is floating -- simulation mismatch possible.
@W: CL252 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\trb3_periph_blank.vhd":109:9:109:18|Bit 7 of signal readout_tx_0.statusbits is floating -- simulation mismatch possible.
@W: CL252 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\trb3_periph_blank.vhd":109:9:109:18|Bit 8 of signal readout_tx_0.statusbits is floating -- simulation mismatch possible.
@W: CL252 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\trb3_periph_blank.vhd":109:9:109:18|Bit 9 of signal readout_tx_0.statusbits is floating -- simulation mismatch possible.
@W: CL252 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\trb3_periph_blank.vhd":109:9:109:18|Bit 10 of signal readout_tx_0.statusbits is floating -- simulation mismatch possible.
@W: CL252 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\trb3_periph_blank.vhd":109:9:109:18|Bit 11 of signal readout_tx_0.statusbits is floating -- simulation mismatch possible.
@W: CL252 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\trb3_periph_blank.vhd":109:9:109:18|Bit 12 of signal readout_tx_0.statusbits is floating -- simulation mismatch possible.
@W: CL252 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\trb3_periph_blank.vhd":109:9:109:18|Bit 13 of signal readout_tx_0.statusbits is floating -- simulation mismatch possible.
@W: CL252 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\trb3_periph_blank.vhd":109:9:109:18|Bit 14 of signal readout_tx_0.statusbits is floating -- simulation mismatch possible.
@W: CL252 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\trb3_periph_blank.vhd":109:9:109:18|Bit 15 of signal readout_tx_0.statusbits is floating -- simulation mismatch possible.
@W: CL252 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\trb3_periph_blank.vhd":109:9:109:18|Bit 16 of signal readout_tx_0.statusbits is floating -- simulation mismatch possible.
@W: CL252 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\trb3_periph_blank.vhd":109:9:109:18|Bit 17 of signal readout_tx_0.statusbits is floating -- simulation mismatch possible.
@W: CL252 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\trb3_periph_blank.vhd":109:9:109:18|Bit 18 of signal readout_tx_0.statusbits is floating -- simulation mismatch possible.
@W: CL252 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\trb3_periph_blank.vhd":109:9:109:18|Bit 19 of signal readout_tx_0.statusbits is floating -- simulation mismatch possible.
@W: CL252 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\trb3_periph_blank.vhd":109:9:109:18|Bit 20 of signal readout_tx_0.statusbits is floating -- simulation mismatch possible.
@W: CL252 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\trb3_periph_blank.vhd":109:9:109:18|Bit 21 of signal readout_tx_0.statusbits is floating -- simulation mismatch possible.
@W: CL252 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\trb3_periph_blank.vhd":109:9:109:18|Bit 22 of signal readout_tx_0.statusbits is floating -- simulation mismatch possible.
@W: CL252 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\trb3_periph_blank.vhd":109:9:109:18|Bit 23 of signal readout_tx_0.statusbits is floating -- simulation mismatch possible.
@W: CL252 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\trb3_periph_blank.vhd":109:9:109:18|Bit 24 of signal readout_tx_0.statusbits is floating -- simulation mismatch possible.
@W: CL252 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\trb3_periph_blank.vhd":109:9:109:18|Bit 25 of signal readout_tx_0.statusbits is floating -- simulation mismatch possible.
@W: CL252 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\trb3_periph_blank.vhd":109:9:109:18|Bit 26 of signal readout_tx_0.statusbits is floating -- simulation mismatch possible.
@W: CL252 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\trb3_periph_blank.vhd":109:9:109:18|Bit 27 of signal readout_tx_0.statusbits is floating -- simulation mismatch possible.
@W: CL252 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\trb3_periph_blank.vhd":109:9:109:18|Bit 28 of signal readout_tx_0.statusbits is floating -- simulation mismatch possible.
@W: CL252 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\trb3_periph_blank.vhd":109:9:109:18|Bit 29 of signal readout_tx_0.statusbits is floating -- simulation mismatch possible.
@W: CL252 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\trb3_periph_blank.vhd":109:9:109:18|Bit 30 of signal readout_tx_0.statusbits is floating -- simulation mismatch possible.
@W: CL252 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\trb3_periph_blank.vhd":109:9:109:18|Bit 31 of signal readout_tx_0.statusbits is floating -- simulation mismatch possible.
@W: CL240 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\trb3_periph_blank.vhd":101:9:101:15|Signal med2int_0.clk_full is floating; a simulation mismatch is possible.
@W: CL240 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\trb3_periph_blank.vhd":101:9:101:15|Signal med2int_0.clk_half is floating; a simulation mismatch is possible.
@W: CL240 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\trb3_periph_blank.vhd":137:13:137:14|Signal wr is floating; a simulation mismatch is possible.
@W: CL240 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\trb3_periph_blank.vhd":137:9:137:10|Signal rd is floating; a simulation mismatch is possible.
@W: CL240 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\trb3_periph_blank.vhd":122:27:122:34|Signal debug_rx is floating; a simulation mismatch is possible.
@W: CL240 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\trb3_periph_blank.vhd":122:9:122:15|Signal uart_rx is floating; a simulation mismatch is possible.
@W: CL240 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\trb3_periph_blank.vhd":115:21:115:29|Signal busrdo_tx.rack is floating; a simulation mismatch is possible.
@W: CL240 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\trb3_periph_blank.vhd":115:21:115:29|Signal busrdo_tx.wack is floating; a simulation mismatch is possible.
@W: CL167 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\trb3_periph_blank.vhd":452:0:452:7|Input rd of instance PID_TRIG is floating
@W: CL167 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\trb3_periph_blank.vhd":452:0:452:7|Input wr of instance PID_TRIG is floating
@W: CL245 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\trb3_periph_blank.vhd":346:21:346:35|Bit 0 of input spi_miso_in of instance THE_TOOLS is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\trb3_periph_blank.vhd":346:21:346:35|Bit 2 of input spi_miso_in of instance THE_TOOLS is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\trb3_periph_blank.vhd":346:21:346:35|Bit 3 of input spi_miso_in of instance THE_TOOLS is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\trb3_periph_blank.vhd":346:21:346:35|Bit 4 of input spi_miso_in of instance THE_TOOLS is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\trb3_periph_blank.vhd":346:21:346:35|Bit 5 of input spi_miso_in of instance THE_TOOLS is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\trb3_periph_blank.vhd":346:21:346:35|Bit 6 of input spi_miso_in of instance THE_TOOLS is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\trb3_periph_blank.vhd":346:21:346:35|Bit 7 of input spi_miso_in of instance THE_TOOLS is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\trb3_periph_blank.vhd":346:21:346:35|Bit 8 of input spi_miso_in of instance THE_TOOLS is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\trb3_periph_blank.vhd":346:21:346:35|Bit 9 of input spi_miso_in of instance THE_TOOLS is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\trb3_periph_blank.vhd":346:21:346:35|Bit 10 of input spi_miso_in of instance THE_TOOLS is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\trb3_periph_blank.vhd":346:21:346:35|Bit 11 of input spi_miso_in of instance THE_TOOLS is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\trb3_periph_blank.vhd":346:21:346:35|Bit 12 of input spi_miso_in of instance THE_TOOLS is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\trb3_periph_blank.vhd":346:21:346:35|Bit 13 of input spi_miso_in of instance THE_TOOLS is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\trb3_periph_blank.vhd":346:21:346:35|Bit 14 of input spi_miso_in of instance THE_TOOLS is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\trb3_periph_blank.vhd":346:21:346:35|Bit 15 of input spi_miso_in of instance THE_TOOLS is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL167 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\trb3_periph_blank.vhd":346:21:346:35|Input uart_rx_in of instance THE_TOOLS is floating
@W: CL167 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\trb3_periph_blank.vhd":346:21:346:35|Input debug_rx_in of instance THE_TOOLS is floating
@W: CL245 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\trb3_periph_blank.vhd":321:27:321:65|Bit 33 of input bus_tx of instance THE_BUS_HANDLER is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\trb3_periph_blank.vhd":321:27:321:65|Bit 34 of input bus_tx of instance THE_BUS_HANDLER is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\trb3_periph_blank.vhd":267:22:267:70|Bit 37 of input media_med2int of instance THE_ENDPOINT is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\trb3_periph_blank.vhd":267:22:267:70|Bit 38 of input media_med2int of instance THE_ENDPOINT is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\trb3_periph_blank.vhd":267:22:267:70|Bit 1 of input readout_tx of instance THE_ENDPOINT is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\trb3_periph_blank.vhd":267:22:267:70|Bit 2 of input readout_tx of instance THE_ENDPOINT is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\trb3_periph_blank.vhd":267:22:267:70|Bit 3 of input readout_tx of instance THE_ENDPOINT is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\trb3_periph_blank.vhd":267:22:267:70|Bit 4 of input readout_tx of instance THE_ENDPOINT is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\trb3_periph_blank.vhd":267:22:267:70|Bit 5 of input readout_tx of instance THE_ENDPOINT is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\trb3_periph_blank.vhd":267:22:267:70|Bit 6 of input readout_tx of instance THE_ENDPOINT is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\trb3_periph_blank.vhd":267:22:267:70|Bit 7 of input readout_tx of instance THE_ENDPOINT is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\trb3_periph_blank.vhd":267:22:267:70|Bit 8 of input readout_tx of instance THE_ENDPOINT is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\trb3_periph_blank.vhd":267:22:267:70|Bit 9 of input readout_tx of instance THE_ENDPOINT is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\trb3_periph_blank.vhd":267:22:267:70|Bit 10 of input readout_tx of instance THE_ENDPOINT is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\trb3_periph_blank.vhd":267:22:267:70|Bit 11 of input readout_tx of instance THE_ENDPOINT is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\trb3_periph_blank.vhd":267:22:267:70|Bit 12 of input readout_tx of instance THE_ENDPOINT is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\trb3_periph_blank.vhd":267:22:267:70|Bit 13 of input readout_tx of instance THE_ENDPOINT is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\trb3_periph_blank.vhd":267:22:267:70|Bit 14 of input readout_tx of instance THE_ENDPOINT is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\trb3_periph_blank.vhd":267:22:267:70|Bit 15 of input readout_tx of instance THE_ENDPOINT is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\trb3_periph_blank.vhd":267:22:267:70|Bit 16 of input readout_tx of instance THE_ENDPOINT is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\trb3_periph_blank.vhd":267:22:267:70|Bit 17 of input readout_tx of instance THE_ENDPOINT is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\trb3_periph_blank.vhd":267:22:267:70|Bit 18 of input readout_tx of instance THE_ENDPOINT is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\trb3_periph_blank.vhd":267:22:267:70|Bit 19 of input readout_tx of instance THE_ENDPOINT is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\trb3_periph_blank.vhd":267:22:267:70|Bit 20 of input readout_tx of instance THE_ENDPOINT is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\trb3_periph_blank.vhd":267:22:267:70|Bit 21 of input readout_tx of instance THE_ENDPOINT is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\trb3_periph_blank.vhd":267:22:267:70|Bit 22 of input readout_tx of instance THE_ENDPOINT is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\trb3_periph_blank.vhd":267:22:267:70|Bit 23 of input readout_tx of instance THE_ENDPOINT is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\trb3_periph_blank.vhd":267:22:267:70|Bit 24 of input readout_tx of instance THE_ENDPOINT is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\trb3_periph_blank.vhd":267:22:267:70|Bit 25 of input readout_tx of instance THE_ENDPOINT is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\trb3_periph_blank.vhd":267:22:267:70|Bit 26 of input readout_tx of instance THE_ENDPOINT is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\trb3_periph_blank.vhd":267:22:267:70|Bit 27 of input readout_tx of instance THE_ENDPOINT is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\trb3_periph_blank.vhd":267:22:267:70|Bit 28 of input readout_tx of instance THE_ENDPOINT is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\trb3_periph_blank.vhd":267:22:267:70|Bit 29 of input readout_tx of instance THE_ENDPOINT is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\trb3_periph_blank.vhd":267:22:267:70|Bit 30 of input readout_tx of instance THE_ENDPOINT is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.

Only the first 100 messages of id 'CL245' are reported. To see all messages use 'report_messages -log C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\project\trb3_periph_blank\synlog\blank_trb3_periph_blank_compiler.srr -id CL245' in the Tcl shell. To see all messages in future runs, use the command 'message_override -limit {CL245} -count unlimited' in the Tcl shell.
@W: CL111 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\trb3_periph_blank.vhd":115:21:115:29|All reachable assignments to THE_RDO_STAT.busrdo_tx.nack are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.
@W: CL157 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\special\trb_net_reset_handler.vhd":41:7:41:11|Output DEBUG_OUT has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@N: CL159 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\basics\signal_sync.vhd":16:4:16:7|Input CLK1 is unused.
@N: CL159 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\basics\signal_sync.vhd":16:4:16:7|Input CLK1 is unused.
@N: CL159 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\basics\signal_sync.vhd":16:4:16:7|Input CLK1 is unused.
@W: CL190 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\media_interfaces\trb_net16_lsm_sfp.vhd":111:2:111:3|Optimizing register bit timing_ctr(0) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\media_interfaces\trb_net16_lsm_sfp.vhd":111:2:111:3|Optimizing register bit timing_ctr(1) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL279 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\media_interfaces\trb_net16_lsm_sfp.vhd":111:2:111:3|Pruning register bits 1 to 0 of timing_ctr(28 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL177 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\media_interfaces\trb_net16_lsm_sfp.vhd":144:2:144:3|Sharing sequential element tx_allow. Add a syn_preserve attribute to the element to prevent sharing.
@N: CL201 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\media_interfaces\trb_net16_lsm_sfp.vhd":144:2:144:3|Trying to extract state machine for register CURRENT_STATE.
Extracted state machine for register CURRENT_STATE
State machine has 10 reachable states with original encodings of:
   0000000001
   0000000010
   0000000100
   0000001000
   0000010000
   0000100000
   0001000000
   0010000000
   0100000000
   1000000000
@W: CL246 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\media_interfaces\trb_net16_lsm_sfp.vhd":43:4:43:10|Input port bits 15 to 14 of ctrl_op(15 downto 0) are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\media_interfaces\trb_net16_lsm_sfp.vhd":43:4:43:10|Input port bits 12 to 0 of ctrl_op(15 downto 0) are unused. Assign logic for all port bits or change the input port size.
@N: CL159 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\media_interfaces\trb_net16_lsm_sfp.vhd":28:4:28:16|Input SD_LINK_OK_IN is unused.
@N: CL159 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\media_interfaces\trb_net16_lsm_sfp.vhd":29:4:29:12|Input SD_LOS_IN is unused.
@N: CL201 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\media_interfaces\ecp3_sfp\sfp_1_200_int.vhd":1572:3:1572:4|Trying to extract state machine for register cs.
Extracted state machine for register cs
State machine has 6 reachable states with original encodings of:
   000001
   000010
   000100
   001000
   010000
   100000
@N: CL201 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\media_interfaces\ecp3_sfp\sfp_1_200_int.vhd":1751:3:1751:4|Trying to extract state machine for register cs.
Extracted state machine for register cs
State machine has 5 reachable states with original encodings of:
   00001
   00010
   00100
   01000
   10000
@W: CL260 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\media_interfaces\trb_net16_med_ecp3_sfp.vhd":924:4:924:5|Pruning register bit 0 of tx_correct(1 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL247 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\media_interfaces\trb_net16_med_ecp3_sfp.vhd":30:4:30:20|Input port bit 1 of med_packet_num_in(2 downto 0) is unused 
@N: CL159 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\media_interfaces\trb_net16_med_ecp3_sfp.vhd":27:4:27:9|Input CLK_EN is unused.
@N: CL159 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\media_interfaces\trb_net16_med_ecp3_sfp.vhd":36:4:36:14|Input MED_READ_IN is unused.
@N: CL159 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\media_interfaces\trb_net16_med_ecp3_sfp.vhd":62:4:62:13|Input CTRL_DEBUG is unused.
@W: CL246 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_ibuf.vhd":48:4:48:12|Input port bits 15 to 1 of ctrl_stat(15 downto 0) are unused. Assign logic for all port bits or change the input port size.
@N: CL159 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_ibuf.vhd":42:4:42:20|Input INT_REPLY_READ_IN is unused.
@W: CL260 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_obuf.vhd":473:9:473:10|Pruning register bit 6 of max_DATA_COUNT_minus_one(6 downto 5). If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@N: CL201 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_obuf.vhd":427:6:427:7|Trying to extract state machine for register sending_state.
Extracted state machine for register sending_state
State machine has 3 reachable states with original encodings of:
   00
   01
   10
@W: CL246 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_obuf.vhd":34:4:34:14|Input port bits 15 to 10 of ctrl_buffer(31 downto 0) are unused. Assign logic for all port bits or change the input port size.
@W: CL247 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_obuf.vhd":34:4:34:14|Input port bit 7 of ctrl_buffer(31 downto 0) is unused 
@W: CL247 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_obuf.vhd":37:4:37:17|Input port bit 0 of timer_ticks_in(1 downto 0) is unused 
@N: CL159 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_obuf.vhd":30:4:30:20|Input INT_PACKET_NUM_IN is unused.
@W: CL246 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_iobuf.vhd":75:4:75:21|Input port bits 15 to 0 of ctrl_obuf_settings(31 downto 0) are unused. Assign logic for all port bits or change the input port size.
@N: CL159 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_iobuf.vhd":56:4:56:24|Input INT_INIT_DATAREADY_IN is unused.
@N: CL159 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_iobuf.vhd":57:4:57:19|Input INT_INIT_DATA_IN is unused.
@N: CL159 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_iobuf.vhd":58:4:58:25|Input INT_INIT_PACKET_NUM_IN is unused.
@N: CL159 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_iobuf.vhd":74:4:74:11|Input CTRL_GEN is unused.
@W: CL247 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_trigger.vhd":42:4:42:23|Input port bit 0 of trg_error_pattern_in(31 downto 0) is unused 
@N: CL159 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_trigger.vhd":23:4:23:9|Input CLK_EN is unused.
@W: CL260 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_ipudata.vhd":308:6:308:7|Pruning register bit 2 of packet_number(2 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@N: CL201 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_ipudata.vhd":98:6:98:7|Trying to extract state machine for register state.
Extracted state machine for register state
State machine has 4 reachable states with original encodings of:
   00
   01
   10
   11
@W: CL246 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_ipudata.vhd":54:4:54:23|Input port bits 18 to 16 of ipu_error_pattern_in(31 downto 0) are unused. Assign logic for all port bits or change the input port size.
@N: CL159 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_ipudata.vhd":17:4:17:9|Input CLK_EN is unused.
@N: CL159 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_ipudata.vhd":34:4:34:13|Input API_RUN_IN is unused.
@N: CL159 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_ipudata.vhd":35:4:35:15|Input API_SEQNR_IN is unused.
@W: CL260 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_term_buf.vhd":183:8:183:9|Pruning register bit 2 of buf_MED_INIT_DATA_OUT(2 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL246 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_term_buf.vhd":30:4:30:14|Input port bits 15 to 12 of med_data_in(15 downto 0) are unused. Assign logic for all port bits or change the input port size.
@N: CL159 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\lattice\ecp3\trb_net16_fifo_arch.vhd":17:6:17:11|Input CLK_EN is unused.
@W: CL246 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_ibuf.vhd":48:4:48:12|Input port bits 15 to 1 of ctrl_stat(15 downto 0) are unused. Assign logic for all port bits or change the input port size.
@N: CL159 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_ibuf.vhd":42:4:42:20|Input INT_REPLY_READ_IN is unused.
@W: CL246 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_obuf_nodata.vhd":21:4:21:14|Input port bits 31 to 9 of ctrl_buffer(31 downto 0) are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_obuf_nodata.vhd":21:4:21:14|Input port bits 7 to 4 of ctrl_buffer(31 downto 0) are unused. Assign logic for all port bits or change the input port size.
@N: CL159 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net_sbuf6.vhd":14:1:14:3|Input CLK is unused.
@N: CL159 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net_sbuf6.vhd":15:1:15:5|Input RESET is unused.
@N: CL159 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net_sbuf6.vhd":16:1:16:6|Input CLK_EN is unused.
@N: CL159 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_sbuf.vhd":41:4:41:15|Input COMB_READ_IN is unused.
@W: CL260 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_obuf.vhd":473:9:473:10|Pruning register bit 6 of max_DATA_COUNT_minus_one(6 downto 5). If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@N: CL201 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_obuf.vhd":427:6:427:7|Trying to extract state machine for register sending_state.
Extracted state machine for register sending_state
State machine has 3 reachable states with original encodings of:
   00
   01
   10
@W: CL246 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_obuf.vhd":30:4:30:20|Input port bits 1 to 0 of int_packet_num_in(2 downto 0) are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_obuf.vhd":34:4:34:14|Input port bits 15 to 10 of ctrl_buffer(31 downto 0) are unused. Assign logic for all port bits or change the input port size.
@W: CL247 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_obuf.vhd":34:4:34:14|Input port bit 7 of ctrl_buffer(31 downto 0) is unused 
@W: CL247 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_obuf.vhd":37:4:37:17|Input port bit 0 of timer_ticks_in(1 downto 0) is unused 
@W: CL246 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_iobuf.vhd":75:4:75:21|Input port bits 15 to 0 of ctrl_obuf_settings(31 downto 0) are unused. Assign logic for all port bits or change the input port size.
@N: CL159 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_iobuf.vhd":56:4:56:24|Input INT_INIT_DATAREADY_IN is unused.
@N: CL159 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_iobuf.vhd":57:4:57:19|Input INT_INIT_DATA_IN is unused.
@N: CL159 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_iobuf.vhd":58:4:58:25|Input INT_INIT_PACKET_NUM_IN is unused.
@N: CL159 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_iobuf.vhd":74:4:74:11|Input CTRL_GEN is unused.
@N: CL201 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net_sbuf.vhd":221:4:221:5|Trying to extract state machine for register current_buffer_state.
Extracted state machine for register current_buffer_state
State machine has 3 reachable states with original encodings of:
   00
   01
   10
@N: CL159 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\lattice\ecp3\trb_net16_fifo_arch.vhd":17:6:17:11|Input CLK_EN is unused.
@N: CL159 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\lattice\ecp3\trb_net16_fifo_arch.vhd":17:6:17:11|Input CLK_EN is unused.
@N: CL201 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_api_base.vhd":797:6:797:7|Trying to extract state machine for register state_to_apl.
Extracted state machine for register state_to_apl
State machine has 4 reachable states with original encodings of:
   00
   01
   10
   11
@N: CL201 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_api_base.vhd":797:6:797:7|Trying to extract state machine for register state_to_int.
Extracted state machine for register state_to_int
State machine has 6 reachable states with original encodings of:
   000001
   000010
   000100
   001000
   010000
   100000
@W: CL247 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_api_base.vhd":34:4:34:20|Input port bit 1 of apl_packet_num_in(2 downto 0) is unused 
@W: CL247 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_api_base.vhd":39:4:39:23|Input port bit 0 of apl_error_pattern_in(31 downto 0) is unused 
@N: CL159 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_api_base.vhd":41:4:41:24|Input APL_TARGET_ADDRESS_IN is unused.
@N: CL159 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_api_base.vhd":67:4:67:26|Input INT_MASTER_DATAREADY_IN is unused.
@N: CL159 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_api_base.vhd":68:4:68:21|Input INT_MASTER_DATA_IN is unused.
@N: CL159 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_api_base.vhd":69:4:69:27|Input INT_MASTER_PACKET_NUM_IN is unused.
@N: CL159 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_api_base.vhd":75:4:75:20|Input INT_SLAVE_READ_IN is unused.
@N: CL201 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_addresses.vhd":246:6:246:7|Trying to extract state machine for register state.
Extracted state machine for register state
State machine has 5 reachable states with original encodings of:
   000
   001
   010
   011
   100
@W: CL260 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_regIO.vhd":720:6:720:7|Pruning register bit 2 of packet_counter(2 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@N: CL201 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_regIO.vhd":668:6:668:7|Trying to extract state machine for register current_state.
Extracted state machine for register current_state
State machine has 19 reachable states with original encodings of:
   0000000000000000001
   0000000000000000010
   0000000000000000100
   0000000000000001000
   0000000000000010000
   0000000000000100000
   0000000000001000000
   0000000000010000000
   0000000000100000000
   0000000001000000000
   0000000010000000000
   0000000100000000000
   0000001000000000000
   0000010000000000000
   0000100000000000000
   0001000000000000000
   0010000000000000000
   0100000000000000000
   1000000000000000000
@N: CL159 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_regIO.vhd":54:4:54:13|Input API_RUN_IN is unused.
@N: CL159 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_regIO.vhd":55:4:55:15|Input API_SEQNR_IN is unused.
@N: CL201 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net_onewire.vhd":293:6:293:7|Trying to extract state machine for register state.
Extracted state machine for register state
State machine has 14 reachable states with original encodings of:
   00000000000001
   00000000000010
   00000000000100
   00000000001000
   00000000010000
   00000000100000
   00000001000000
   00000010000000
   00000100000000
   00001000000000
   00010000000000
   00100000000000
   01000000000000
   10000000000000
@N: CL201 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net_sbuf5.vhd":161:1:161:2|Trying to extract state machine for register CURRENT_STATE.
Extracted state machine for register CURRENT_STATE
State machine has 9 reachable states with original encodings of:
   000000001
   000000010
   000000100
   000001000
   000010000
   000100000
   001000000
   010000000
   100000000
@N: CL159 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net_sbuf5.vhd":23:1:23:6|Input CLK_EN is unused.
@N: CL159 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_sbuf.vhd":41:4:41:15|Input COMB_READ_IN is unused.
@N: CL201 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net_sbuf.vhd":221:4:221:5|Trying to extract state machine for register current_buffer_state.
Extracted state machine for register current_buffer_state
State machine has 3 reachable states with original encodings of:
   00
   01
   10
@W: CL279 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_io_multiplexer.vhd":109:8:109:9|Pruning register bits 11 to 3 of buf_INT_PACKET_NUM_OUT(11 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL246 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_io_multiplexer.vhd":44:4:44:7|Input port bits 31 to 10 of ctrl(31 downto 0) are unused. Assign logic for all port bits or change the input port size.
@N: CL159 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_io_multiplexer.vhd":36:4:36:14|Input INT_READ_IN is unused.
@W: CL279 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\special\handler_lvl1.vhd":610:2:610:3|Pruning register bits 31 to 27 of buf_STATUS_OUT(63 downto 11). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL177 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\special\handler_lvl1.vhd":199:4:199:5|Sharing sequential element prev_trg_reg. Add a syn_preserve attribute to the element to prevent sharing.
@N: CL201 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\special\handler_lvl1.vhd":352:2:352:3|Trying to extract state machine for register CURRENT_STATE.
Extracted state machine for register CURRENT_STATE
State machine has 4 reachable states with original encodings of:
   0000001
   0000100
   0001000
   1000000
@W: CL260 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\special\handler_lvl1.vhd":610:2:610:3|Pruning register bit 3 of buf_STATUS_OUT(7 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL246 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\special\handler_lvl1.vhd":23:2:23:17|Input port bits 2 to 0 of lvl1_trg_type_in(3 downto 0) are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\special\handler_lvl1.vhd":26:2:26:24|Input port bits 23 to 8 of lvl1_trg_information_in(23 downto 0) are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\special\handler_lvl1.vhd":26:2:26:24|Input port bits 6 to 0 of lvl1_trg_information_in(23 downto 0) are unused. Assign logic for all port bits or change the input port size.
@N: CL159 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\special\handler_lvl1.vhd":25:2:25:17|Input LVL1_TRG_CODE_IN is unused.
@W: CL279 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_endpoint_hades_full.vhd":844:6:844:7|Pruning register bits 15 to 4 of link_and_reset_status(31 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL246 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_endpoint_hades_full.vhd":114:4:114:27|Input port bits 319 to 64 of regio_common_stat_reg_in(319 downto 0) are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_endpoint_hades_full.vhd":114:4:114:27|Input port bits 47 to 20 of regio_common_stat_reg_in(319 downto 0) are unused. Assign logic for all port bits or change the input port size.
@W: CL247 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_endpoint_hades_full.vhd":114:4:114:27|Input port bit 15 of regio_common_stat_reg_in(319 downto 0) is unused 
@W: CL247 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_endpoint_hades_full.vhd":114:4:114:27|Input port bit 13 of regio_common_stat_reg_in(319 downto 0) is unused 
@W: CL247 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_endpoint_hades_full.vhd":114:4:114:27|Input port bit 8 of regio_common_stat_reg_in(319 downto 0) is unused 
@W: CL247 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_endpoint_hades_full.vhd":114:4:114:27|Input port bit 4 of regio_common_stat_reg_in(319 downto 0) is unused 
@W: CL246 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_endpoint_hades_full.vhd":156:4:156:17|Input port bits 95 to 64 of iobuf_ctrl_gen(127 downto 0) are unused. Assign logic for all port bits or change the input port size.
@N: CL159 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_endpoint_hades_full.vhd":134:4:134:22|Input REGIO_IDRAM_DATA_IN is unused.
@N: CL159 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_endpoint_hades_full.vhd":136:4:136:22|Input REGIO_IDRAM_ADDR_IN is unused.
@N: CL159 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_endpoint_hades_full.vhd":137:4:137:20|Input REGIO_IDRAM_WR_IN is unused.
@N: CL159 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_endpoint_hades_full.vhd":139:4:139:27|Input REGIO_ONEWIRE_MONITOR_IN is unused.
@N: CL159 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_regio_bus_handler_record.vhd":17:4:17:8|Input RESET is unused.
@N: CL201 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\special\handler_data.vhd":336:6:336:7|Trying to extract state machine for register current_lvl1_state.
Extracted state machine for register current_lvl1_state
State machine has 3 reachable states with original encodings of:
   00
   01
   10
@N: CL201 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\special\handler_data.vhd":294:8:294:9|Trying to extract state machine for register current_buffer_state_0.
Extracted state machine for register current_buffer_state_0
State machine has 3 reachable states with original encodings of:
   00
   01
   10
@W: CL246 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\special\handler_data.vhd":28:4:28:19|Input port bits 23 to 1 of lvl1_trg_info_in(23 downto 0) are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\special\handler_data.vhd":53:4:53:20|Input port bits 15 to 1 of buffer_disable_in(15 downto 0) are unused. Assign logic for all port bits or change the input port size.
@N: CL201 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\special\handler_ipu.vhd":93:6:93:7|Trying to extract state machine for register current_state.
Extracted state machine for register current_state
State machine has 6 reachable states with original encodings of:
   000001
   000010
   000100
   001000
   010000
   100000
@W: CL247 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\special\handler_ipu.vhd":29:4:29:18|Input port bit 31 of dat_hdr_data_in(31 downto 0) is unused 
@N: CL159 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\special\handler_ipu.vhd":35:4:35:21|Input IPU_INFORMATION_IN is unused.
@N: CL159 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\special\handler_ipu.vhd":36:4:36:22|Input IPU_READOUT_TYPE_IN is unused.
@W: CL247 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\special\handler_trigger_and_data.vhd":68:4:68:17|Input port bit 1 of timer_ticks_in(1 downto 0) is unused 
@N: CL159 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\special\handler_trigger_and_data.vhd":32:4:32:21|Input LVL1_TRG_NUMBER_IN is unused.
@W: CL246 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_endpoint_hades_full_handler_record.vhd":41:4:41:16|Input port bits 38 to 37 of media_med2int(38 downto 0) are unused. Assign logic for all port bits or change the input port size.
@N: CL159 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_endpoint_hades_full_handler_record.vhd":76:4:76:13|Input CTRL_MPLEX is unused.
@N: CL159 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_endpoint_hades_full_handler_record.vhd":77:4:77:17|Input IOBUF_CTRL_GEN is unused.
@N: CL159 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_regio_bus_handler_record.vhd":17:4:17:8|Input RESET is unused.
@N: CL159 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_regio_bus_handler_record.vhd":17:4:17:8|Input RESET is unused.
@W: CL260 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\special\spi_slim.vhd":554:4:554:5|Pruning register bit 3 of rx_bit_cnt(3 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@N: CL201 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\special\spi_slim.vhd":228:4:228:5|Trying to extract state machine for register STATE.
Extracted state machine for register STATE
State machine has 16 reachable states with original encodings of:
   00000000000000001
   00000000000000010
   00000000000000100
   00000000000001000
   00000000000010000
   00000000000100000
   00000000001000000
   00000000010000000
   00000000100000000
   00000001000000000
   00000010000000000
   00000100000000000
   00010000000000000
   00100000000000000
   01000000000000000
   10000000000000000
@N: CL201 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\special\spi_databus_memory.vhd":61:6:61:7|Trying to extract state machine for register CURRENT_STATE.
Extracted state machine for register CURRENT_STATE
State machine has 6 reachable states with original encodings of:
   000001
   000010
   000100
   001000
   010000
   100000
@W: CL247 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\special\spi_flash_and_fpga_reload_record.vhd":17:4:17:9|Input port bit 50 of bus_rx(50 downto 0) is unused 
@W: CL246 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\special\spi_flash_and_fpga_reload_record.vhd":17:4:17:9|Input port bits 47 to 41 of bus_rx(50 downto 0) are unused. Assign logic for all port bits or change the input port size.
@N: CL201 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3sc\code\load_settings.vhd":132:7:132:17|Trying to extract state machine for register parse_state.
Extracted state machine for register parse_state
State machine has 19 reachable states with original encodings of:
   0000000000000000001
   0000000000000000010
   0000000000000000100
   0000000000000001000
   0000000000000010000
   0000000000000100000
   0000000000001000000
   0000000000010000000
   0000000000100000000
   0000000001000000000
   0000000010000000000
   0000000100000000000
   0000001000000000000
   0000010000000000000
   0000100000000000000
   0001000000000000000
   0010000000000000000
   0100000000000000000
   1000000000000000000
@W: CL249 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3sc\code\load_settings.vhd":132:7:132:17|Initial value is not supported on state machine parse_state
@N: CL201 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3sc\code\load_settings.vhd":86:7:86:21|Trying to extract state machine for register read_page_state.
Extracted state machine for register read_page_state
State machine has 8 reachable states with original encodings of:
   00000001
   00000010
   00000100
   00001000
   00010000
   00100000
   01000000
   10000000
@W: CL249 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3sc\code\load_settings.vhd":86:7:86:21|Initial value is not supported on state machine read_page_state
@W: CL279 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3sc\code\load_settings.vhd":98:7:98:22|Pruning register bits 7 to 4 of pop_page_noBytes(7 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3sc\code\load_settings.vhd":133:7:133:22|Pruning register bits 0 to 3 of next_parse_state(0 to 18). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL260 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3sc\code\load_settings.vhd":133:7:133:22|Pruning register bit 5 of next_parse_state(0 to 18). If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL260 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3sc\code\load_settings.vhd":133:7:133:22|Pruning register bit 8 of next_parse_state(0 to 18). If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL260 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3sc\code\load_settings.vhd":133:7:133:22|Pruning register bit 10 of next_parse_state(0 to 18). If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL260 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3sc\code\load_settings.vhd":133:7:133:22|Pruning register bit 12 of next_parse_state(0 to 18). If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL279 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3sc\code\load_settings.vhd":133:7:133:22|Pruning register bits 14 to 16 of next_parse_state(0 to 18). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL257 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3sc\code\load_settings.vhd":133:7:133:22|Register bit 1 always 0, optimizing ...
@W: CL257 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3sc\code\load_settings.vhd":98:7:98:22|Register bit 3 always 0, optimizing ...
@W: CL260 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3sc\code\load_settings.vhd":98:7:98:22|Pruning register bit 3 of pop_page_noBytes(3 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL260 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3sc\code\load_settings.vhd":133:7:133:22|Pruning register bit 17 of next_parse_state(17 to 18). If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL247 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3sc\code\load_settings.vhd":20:4:20:9|Input port bit 50 of bus_rx(50 downto 0) is unused 
@W: CL246 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3sc\code\load_settings.vhd":20:4:20:9|Input port bits 47 to 40 of bus_rx(50 downto 0) are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3sc\code\load_settings.vhd":20:4:20:9|Input port bits 31 to 0 of bus_rx(50 downto 0) are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3sc\code\load_settings.vhd":26:4:26:16|Input port bits 31 to 0 of bus_master_rx(36 downto 0) are unused. Assign logic for all port bits or change the input port size.
@W: CL177 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3\base\code\sedcheck.vhd":69:0:69:13|Sharing sequential element sed_clock_last. Add a syn_preserve attribute to the element to prevent sharing.
@N: CL201 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3\base\code\sedcheck.vhd":42:9:42:13|Trying to extract state machine for register state.
Extracted state machine for register state
State machine has 8 reachable states with original encodings of:
   00000001
   00000010
   00000100
   00001000
   00010000
   00100000
   01000000
   10000000
@W: CL247 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3\base\code\sedcheck.vhd":13:4:13:9|Input port bit 50 of bus_rx(50 downto 0) is unused 
@W: CL246 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3\base\code\sedcheck.vhd":13:4:13:9|Input port bits 47 to 34 of bus_rx(50 downto 0) are unused. Assign logic for all port bits or change the input port size.
@N: CL201 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\special\spi_ltc2600.vhd":57:9:57:17|Trying to extract state machine for register fsm_state.
Extracted state machine for register fsm_state
State machine has 7 reachable states with original encodings of:
   00000001
   00000010
   00000100
   00001000
   00010000
   00100000
   10000000
@W: CL179 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3\base\code\input_to_trigger_logic_record.vhd":188:24:188:85|Found combinational loop at inp_shift_0[31]
@W: CL179 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3\base\code\input_to_trigger_logic_record.vhd":188:24:188:85|Found combinational loop at inp_shift_0[30]
@W: CL179 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3\base\code\input_to_trigger_logic_record.vhd":188:24:188:85|Found combinational loop at inp_shift_0[29]
@W: CL179 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3\base\code\input_to_trigger_logic_record.vhd":188:24:188:85|Found combinational loop at inp_shift_0[28]
@W: CL179 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3\base\code\input_to_trigger_logic_record.vhd":188:24:188:85|Found combinational loop at inp_shift_0[27]
@W: CL179 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3\base\code\input_to_trigger_logic_record.vhd":188:24:188:85|Found combinational loop at inp_shift_0[26]
@W: CL179 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3\base\code\input_to_trigger_logic_record.vhd":188:24:188:85|Found combinational loop at inp_shift_0[25]
@W: CL179 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3\base\code\input_to_trigger_logic_record.vhd":188:24:188:85|Found combinational loop at inp_shift_0[24]
@W: CL179 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3\base\code\input_to_trigger_logic_record.vhd":188:24:188:85|Found combinational loop at inp_shift_0[23]
@W: CL179 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3\base\code\input_to_trigger_logic_record.vhd":188:24:188:85|Found combinational loop at inp_shift_0[22]
@W: CL179 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3\base\code\input_to_trigger_logic_record.vhd":188:24:188:85|Found combinational loop at inp_shift_0[21]
@W: CL179 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3\base\code\input_to_trigger_logic_record.vhd":188:24:188:85|Found combinational loop at inp_shift_0[20]
@W: CL179 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3\base\code\input_to_trigger_logic_record.vhd":188:24:188:85|Found combinational loop at inp_shift_0[19]
@W: CL179 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3\base\code\input_to_trigger_logic_record.vhd":188:24:188:85|Found combinational loop at inp_shift_0[18]
@W: CL179 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3\base\code\input_to_trigger_logic_record.vhd":188:24:188:85|Found combinational loop at inp_shift_0[17]
@W: CL179 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3\base\code\input_to_trigger_logic_record.vhd":188:24:188:85|Found combinational loop at inp_shift_0[16]
@W: CL179 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3\base\code\input_to_trigger_logic_record.vhd":188:24:188:85|Found combinational loop at inp_shift_0[15]
@W: CL179 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3\base\code\input_to_trigger_logic_record.vhd":188:24:188:85|Found combinational loop at inp_shift_0[14]
@W: CL179 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3\base\code\input_to_trigger_logic_record.vhd":188:24:188:85|Found combinational loop at inp_shift_0[13]
@W: CL179 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3\base\code\input_to_trigger_logic_record.vhd":188:24:188:85|Found combinational loop at inp_shift_0[12]
@W: CL179 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3\base\code\input_to_trigger_logic_record.vhd":188:24:188:85|Found combinational loop at inp_shift_0[11]
@W: CL179 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3\base\code\input_to_trigger_logic_record.vhd":188:24:188:85|Found combinational loop at inp_shift_0[10]
@W: CL179 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3\base\code\input_to_trigger_logic_record.vhd":188:24:188:85|Found combinational loop at inp_shift_0[9]
@W: CL179 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3\base\code\input_to_trigger_logic_record.vhd":188:24:188:85|Found combinational loop at inp_shift_0[8]
@W: CL179 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3\base\code\input_to_trigger_logic_record.vhd":188:24:188:85|Found combinational loop at inp_shift_0[7]
@W: CL179 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3\base\code\input_to_trigger_logic_record.vhd":188:24:188:85|Found combinational loop at inp_shift_0[6]
@W: CL179 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3\base\code\input_to_trigger_logic_record.vhd":188:24:188:85|Found combinational loop at inp_shift_0[5]
@W: CL179 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3\base\code\input_to_trigger_logic_record.vhd":188:24:188:85|Found combinational loop at inp_shift_0[4]
@W: CL179 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3\base\code\input_to_trigger_logic_record.vhd":188:24:188:85|Found combinational loop at inp_shift_0[3]
@W: CL179 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3\base\code\input_to_trigger_logic_record.vhd":188:24:188:85|Found combinational loop at inp_shift_0[2]
@W: CL179 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3\base\code\input_to_trigger_logic_record.vhd":188:24:188:85|Found combinational loop at inp_shift_0[1]
@W: CL179 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3\base\code\input_to_trigger_logic_record.vhd":188:24:188:85|Found combinational loop at inp_shift_0[0]
@W: CL247 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3\base\code\input_to_trigger_logic_record.vhd":18:4:18:9|Input port bit 50 of bus_rx(50 downto 0) is unused 
@W: CL246 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3\base\code\input_to_trigger_logic_record.vhd":18:4:18:9|Input port bits 47 to 39 of bus_rx(50 downto 0) are unused. Assign logic for all port bits or change the input port size.
@W: CL279 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3\base\code\input_statistics.vhd":33:7:33:18|Pruning register bits 35 to 32 of inp_reg_last(35 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL169 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3\base\code\input_statistics.vhd":59:7:59:9|Pruning unused register cnt_32(17 downto 0). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3\base\code\input_statistics.vhd":59:7:59:9|Pruning unused register cnt_33(17 downto 0). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3\base\code\input_statistics.vhd":59:7:59:9|Pruning unused register cnt_34(17 downto 0). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3\base\code\input_statistics.vhd":59:7:59:9|Pruning unused register cnt_35(17 downto 0). Make sure that there are no unused intermediate registers.
@N: CL135 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3\base\code\input_statistics.vhd":155:0:155:9|Found sequential shift fifo_wait3 with address depth of 3 words and data bit width of 1.
@W: CL179 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3\base\code\input_statistics.vhd":159:16:159:37|Found combinational loop at inp_stretch[35]
@W: CL179 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3\base\code\input_statistics.vhd":159:16:159:37|Found combinational loop at inp_stretch[34]
@W: CL179 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3\base\code\input_statistics.vhd":159:16:159:37|Found combinational loop at inp_stretch[33]
@W: CL179 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3\base\code\input_statistics.vhd":159:16:159:37|Found combinational loop at inp_stretch[32]
@W: CL179 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3\base\code\input_statistics.vhd":159:16:159:37|Found combinational loop at inp_stretch[31]
@W: CL179 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3\base\code\input_statistics.vhd":159:16:159:37|Found combinational loop at inp_stretch[30]
@W: CL179 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3\base\code\input_statistics.vhd":159:16:159:37|Found combinational loop at inp_stretch[29]
@W: CL179 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3\base\code\input_statistics.vhd":159:16:159:37|Found combinational loop at inp_stretch[28]
@W: CL179 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3\base\code\input_statistics.vhd":159:16:159:37|Found combinational loop at inp_stretch[27]
@W: CL179 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3\base\code\input_statistics.vhd":159:16:159:37|Found combinational loop at inp_stretch[26]
@W: CL179 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3\base\code\input_statistics.vhd":159:16:159:37|Found combinational loop at inp_stretch[25]
@W: CL179 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3\base\code\input_statistics.vhd":159:16:159:37|Found combinational loop at inp_stretch[24]
@W: CL179 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3\base\code\input_statistics.vhd":159:16:159:37|Found combinational loop at inp_stretch[23]
@W: CL179 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3\base\code\input_statistics.vhd":159:16:159:37|Found combinational loop at inp_stretch[22]
@W: CL179 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3\base\code\input_statistics.vhd":159:16:159:37|Found combinational loop at inp_stretch[21]
@W: CL179 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3\base\code\input_statistics.vhd":159:16:159:37|Found combinational loop at inp_stretch[20]
@W: CL179 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3\base\code\input_statistics.vhd":159:16:159:37|Found combinational loop at inp_stretch[19]
@W: CL179 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3\base\code\input_statistics.vhd":159:16:159:37|Found combinational loop at inp_stretch[18]
@W: CL179 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3\base\code\input_statistics.vhd":159:16:159:37|Found combinational loop at inp_stretch[17]
@W: CL179 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3\base\code\input_statistics.vhd":159:16:159:37|Found combinational loop at inp_stretch[16]
@W: CL179 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3\base\code\input_statistics.vhd":159:16:159:37|Found combinational loop at inp_stretch[15]
@W: CL179 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3\base\code\input_statistics.vhd":159:16:159:37|Found combinational loop at inp_stretch[14]
@W: CL179 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3\base\code\input_statistics.vhd":159:16:159:37|Found combinational loop at inp_stretch[13]
@W: CL179 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3\base\code\input_statistics.vhd":159:16:159:37|Found combinational loop at inp_stretch[12]
@W: CL179 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3\base\code\input_statistics.vhd":159:16:159:37|Found combinational loop at inp_stretch[11]
@W: CL179 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3\base\code\input_statistics.vhd":159:16:159:37|Found combinational loop at inp_stretch[10]
@W: CL179 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3\base\code\input_statistics.vhd":159:16:159:37|Found combinational loop at inp_stretch[9]
@W: CL179 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3\base\code\input_statistics.vhd":159:16:159:37|Found combinational loop at inp_stretch[8]
@W: CL179 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3\base\code\input_statistics.vhd":159:16:159:37|Found combinational loop at inp_stretch[7]
@W: CL179 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3\base\code\input_statistics.vhd":159:16:159:37|Found combinational loop at inp_stretch[6]
@W: CL179 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3\base\code\input_statistics.vhd":159:16:159:37|Found combinational loop at inp_stretch[5]
@W: CL179 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3\base\code\input_statistics.vhd":159:16:159:37|Found combinational loop at inp_stretch[4]
@W: CL179 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3\base\code\input_statistics.vhd":159:16:159:37|Found combinational loop at inp_stretch[3]
@W: CL179 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3\base\code\input_statistics.vhd":159:16:159:37|Found combinational loop at inp_stretch[2]
@W: CL179 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3\base\code\input_statistics.vhd":159:16:159:37|Found combinational loop at inp_stretch[1]
@W: CL179 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3\base\code\input_statistics.vhd":159:16:159:37|Found combinational loop at inp_stretch[0]
@N: CL201 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3\base\code\input_statistics.vhd":71:7:71:11|Trying to extract state machine for register state.
Extracted state machine for register state
State machine has 3 reachable states with original encodings of:
   00
   01
   10
@W: CL246 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3\base\code\input_statistics.vhd":24:4:24:10|Input port bits 15 to 7 of addr_in(15 downto 0) are unused. Assign logic for all port bits or change the input port size.
@N: CL159 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3\base\code\trb3_tools.vhd":32:4:32:14|Input LCD_DATA_IN is unused.
@N: CL159 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3\base\code\trb3_tools.vhd":35:4:35:13|Input UART_RX_IN is unused.
@N: CL159 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3\base\code\trb3_tools.vhd":37:4:37:14|Input DEBUG_RX_IN is unused.
@W: CL260 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\trb3_periph_blank.vhd":115:21:115:29|Pruning register bit 29 of busrdo_tx.data(31 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL260 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\trb3_periph_blank.vhd":115:21:115:29|Pruning register bit 24 of busrdo_tx.data(31 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL260 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\trb3_periph_blank.vhd":115:21:115:29|Pruning register bit 22 of busrdo_tx.data(31 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL260 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\trb3_periph_blank.vhd":115:21:115:29|Pruning register bit 20 of busrdo_tx.data(31 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL260 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\trb3_periph_blank.vhd":115:21:115:29|Pruning register bit 17 of busrdo_tx.data(31 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL260 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\trb3_periph_blank.vhd":115:21:115:29|Pruning register bit 15 of busrdo_tx.data(31 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL279 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\trb3_periph_blank.vhd":115:21:115:29|Pruning register bits 13 to 12 of busrdo_tx.data(31 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL260 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\trb3_periph_blank.vhd":115:21:115:29|Pruning register bit 8 of busrdo_tx.data(31 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL279 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\trb3_periph_blank.vhd":115:21:115:29|Pruning register bits 4 to 3 of busrdo_tx.data(31 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL260 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\trb3_periph_blank.vhd":115:21:115:29|Pruning register bit 1 of busrdo_tx.data(31 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@N: CL201 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\trb3_periph_blank.vhd":130:9:130:13|Trying to extract state machine for register state.
@W: CL279 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\trb3_periph_blank.vhd":115:21:115:29|Pruning register bits 7 to 6 of busrdo_tx.data(7 downto 5). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\trb3_periph_blank.vhd":115:21:115:29|Pruning register bits 11 to 10 of busrdo_tx.data(11 downto 9). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL260 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\trb3_periph_blank.vhd":115:21:115:29|Pruning register bit 19 of busrdo_tx.data(19 downto 18). If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL279 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\trb3_periph_blank.vhd":115:21:115:29|Pruning register bits 28 to 26 of busrdo_tx.data(28 downto 25). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL260 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\trb3_periph_blank.vhd":115:21:115:29|Pruning register bit 31 of busrdo_tx.data(31 downto 30). If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL247 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\trb3_periph_blank.vhd":60:4:60:12|Input port bit 14 of test_line(15 downto 0) is unused 
@W: CL247 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\trb3_periph_blank.vhd":60:4:60:12|Input port bit 0 of test_line(15 downto 0) is unused 
@N: CL159 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\trb3_periph_blank.vhd":16:4:16:16|Input CLK_GPLL_LEFT is unused.
@N: CL159 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\trb3_periph_blank.vhd":18:4:18:16|Input CLK_PCLK_LEFT is unused.
@N: CL159 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\trb3_periph_blank.vhd":19:4:19:17|Input CLK_PCLK_RIGHT is unused.

At c_vhdl Exit (Real Time elapsed 0h:00m:08s; CPU Time elapsed 0h:00m:08s; Memory used current: 172MB peak: 181MB)


Process completed successfully.
# Wed Dec  9 21:20:25 2020

###########################################################]
@I::"C:\lscc\diamond\diamond\3.10_x64\synpbase\lib\lucent\ecp3.v" (library work)
@I::"C:\lscc\diamond\diamond\3.10_x64\synpbase\lib\lucent\pmi_def.v" (library work)
@I::"C:\lscc\diamond\diamond\3.10_x64\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\diamond\diamond\3.10_x64\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\diamond\diamond\3.10_x64\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\diamond\diamond\3.10_x64\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\workdir\Cpll.v" (library work)
@I::"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\workdir\Cpll0.v" (library work)
@I::"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\workdir\Cpll1.v" (library work)
@I::"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\workdir\Cpll2.v" (library work)
@I::"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\workdir\Cpll3.v" (library work)
@I::"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\workdir\Cpll4.v" (library work)
@I::"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\workdir\LA_FIFO.v" (library work)
@I::"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\workdir\readoutfifo.v" (library work)
@I::"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Ch48.v" (library work)
@I::"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\ClockGen.v" (library work)
@I::"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\comnet.v" (library work)
@I::"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\ComTrans.v" (library work)
@I::"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\DeBounce_v.v" (library work)
@I::"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\FineTimeBit.v" (library work)
@I::"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\hit_cntr.v" (library work)
@I::"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Input_Reg.v" (library work)
@I::"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\InputBit.v" (library work)
@I::"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Lanalyzer.v" (library work)
@I::"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Lanalyzer0.v" (library work)
@I::"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\leds.v" (library work)
@I::"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Ltch8.v" (library work)
@I::"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Ltch32.v" (library work)
@I::"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Ltch33.v" (library work)
@I::"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Ltch42.v" (library work)
@I::"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Ltch40.v" (library work)
@I::"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Mux3x32.v" (library work)
@I::"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Mux16x32.v" (library work)
@I::"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v" (library work)
@I::"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\SFineTimeBit.v" (library work)
@I::"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\SFineTimeBit0.v" (library work)
@I::"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\SFineTimeBit1.v" (library work)
@I::"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\SFineTimeBit2.v" (library work)
@I::"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\SFineTimeBit3.v" (library work)
@I::"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\SFineTimeBit4.v" (library work)
@I::"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\SFineTimeBit5.v" (library work)
@I::"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Shift40.v" (library work)
@I::"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Shift42.v" (library work)
@I::"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Shiftout32.v" (library work)
@I::"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\StrSt.v" (library work)
@I::"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\sync_cntr.v" (library work)
@I::"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\timestatics.v" (library work)
@I::"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\TriggerTDC.v" (library work)
@I::"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\TriggerTDCTop.v" (library work)
@I::"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\wcomp.v" (library work)
@I::"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Teststate.v" (library work)
@I::"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Shift33.v" (library work)
@I::"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\project\ch32.v" (library work)
Verilog syntax check successful!
@N: CG364 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\leds.v":23:7:23:10|Synthesizing module leds in library work.
@N: CG364 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v":10:7:10:14|Synthesizing module Register in library work.

	MYAD=8'b11000001
	DEFAULTVALUE=32'b00000000000000000000000001000000
   Generated name = Register_193_64
@W: CG133 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v":21:11:21:13|Object ack is declared but not assigned. Either assign a value or remove the declaration.
@N: CG364 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v":10:7:10:14|Synthesizing module Register in library work.

	MYAD=8'b11000010
	DEFAULTVALUE=32'b10000000000000000000000000000000
   Generated name = Register_194_2147483648
@W: CG133 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v":21:11:21:13|Object ack is declared but not assigned. Either assign a value or remove the declaration.
@N: CG364 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\ComTrans.v":10:7:10:14|Synthesizing module ComTrans in library work.
@N: CG364 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v":10:7:10:14|Synthesizing module Register in library work.

	MYAD=8'b11000000
	DEFAULTVALUE=32'b10000100000010000000000000000000
   Generated name = Register_192_2215116800
@W: CG133 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v":21:11:21:13|Object ack is declared but not assigned. Either assign a value or remove the declaration.
@N: CG364 :"C:\lscc\diamond\diamond\3.10_x64\synpbase\lib\lucent\ecp3.v":457:7:457:9|Synthesizing module INV in library work.
@N: CG364 :"C:\lscc\diamond\diamond\3.10_x64\synpbase\lib\lucent\ecp3.v":1029:7:1029:9|Synthesizing module VLO in library work.
@N: CG364 :"C:\lscc\diamond\diamond\3.10_x64\synpbase\lib\lucent\ecp3.v":1552:7:1552:13|Synthesizing module EHXPLLF in library work.
@N: CG364 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\workdir\Cpll.v":8:7:8:10|Synthesizing module Cpll in library work.
@N: CG364 :"C:\lscc\diamond\diamond\3.10_x64\synpbase\lib\lucent\ecp3.v":148:7:148:12|Synthesizing module FADD2B in library work.
@N: CG364 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\workdir\Cpll1.v":8:7:8:11|Synthesizing module Cpll1 in library work.
@N: CG364 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v":10:7:10:14|Synthesizing module Register in library work.

	MYAD=8'b11000011
	DEFAULTVALUE=32'b00000000000000000000000000000000
   Generated name = Register_195_0
@W: CG133 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v":21:11:21:13|Object ack is declared but not assigned. Either assign a value or remove the declaration.
@N: CG364 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\workdir\Cpll2.v":8:7:8:11|Synthesizing module Cpll2 in library work.
@N: CG364 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\ClockGen.v":10:7:10:14|Synthesizing module ClockGen in library work.
@N: CG364 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Input_Reg.v":3:7:3:15|Synthesizing module Input_Reg in library work.

	WIDTH=32'b00000000000000000000000000100000
   Generated name = Input_Reg_32s
@N: CG364 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v":10:7:10:14|Synthesizing module Register in library work.

	MYAD=8'b00000000
	DEFAULTVALUE=32'b00000000000000000000000000000000
   Generated name = Register_0_0
@W: CG133 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v":21:11:21:13|Object ack is declared but not assigned. Either assign a value or remove the declaration.
@N: CG364 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v":10:7:10:14|Synthesizing module Register in library work.

	MYAD=8'b00000001
	DEFAULTVALUE=32'b11111111111111111111111111111111
   Generated name = Register_1_4294967295
@W: CG133 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v":21:11:21:13|Object ack is declared but not assigned. Either assign a value or remove the declaration.
@N: CG364 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v":10:7:10:14|Synthesizing module Register in library work.

	MYAD=8'b00000010
	DEFAULTVALUE=32'b00000000000000001111000000000000
   Generated name = Register_2_61440
@W: CG133 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v":21:11:21:13|Object ack is declared but not assigned. Either assign a value or remove the declaration.
@N: CG364 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v":10:7:10:14|Synthesizing module Register in library work.

	MYAD=8'b00000011
	DEFAULTVALUE=32'b00001111000000000000000000000000
   Generated name = Register_3_251658240
@W: CG133 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v":21:11:21:13|Object ack is declared but not assigned. Either assign a value or remove the declaration.
@N: CG364 :"C:\lscc\diamond\diamond\3.10_x64\synpbase\lib\lucent\ecp3.v":176:7:176:13|Synthesizing module FD1P3AY in library work.
@N: CG364 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Ltch8.v":10:7:10:11|Synthesizing module Ltch8 in library work.
@N: CG364 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\wcomp.v":10:7:10:11|Synthesizing module wcomp in library work.
@N: CG364 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\FineTimeBit.v":10:7:10:17|Synthesizing module FineTimeBit in library work.

	Ch=6'b000000
   Generated name = FineTimeBit_0
@W: CG360 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\FineTimeBit.v":31:66:31:74|Removing wire DataOutLA, as there is no assignment to it.
@W: CL169 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\FineTimeBit.v":91:0:91:5|Pruning unused register CIn[0]. Make sure that there are no unused intermediate registers.
@W: CL265 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\FineTimeBit.v":186:0:186:5|Removing unused bit 0 of TimeLtch50_4[35:0]. Either assign all bits or reduce the width of the signal.
@N: CG364 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v":10:7:10:14|Synthesizing module Register in library work.

	MYAD=8'b00000100
	DEFAULTVALUE=32'b00000000000000000000000000000000
   Generated name = Register_4_0
@W: CG133 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v":21:11:21:13|Object ack is declared but not assigned. Either assign a value or remove the declaration.
@N: CG364 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v":10:7:10:14|Synthesizing module Register in library work.

	MYAD=8'b00000101
	DEFAULTVALUE=32'b11111111111111111111111111111111
   Generated name = Register_5_4294967295
@W: CG133 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v":21:11:21:13|Object ack is declared but not assigned. Either assign a value or remove the declaration.
@N: CG364 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v":10:7:10:14|Synthesizing module Register in library work.

	MYAD=8'b00000110
	DEFAULTVALUE=32'b00000000000000001111000000000000
   Generated name = Register_6_61440
@W: CG133 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v":21:11:21:13|Object ack is declared but not assigned. Either assign a value or remove the declaration.
@N: CG364 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v":10:7:10:14|Synthesizing module Register in library work.

	MYAD=8'b00000111
	DEFAULTVALUE=32'b00001111000000000000000000000000
   Generated name = Register_7_251658240
@W: CG133 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v":21:11:21:13|Object ack is declared but not assigned. Either assign a value or remove the declaration.
@N: CG364 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\FineTimeBit.v":10:7:10:17|Synthesizing module FineTimeBit in library work.

	Ch=6'b000001
   Generated name = FineTimeBit_1
@W: CL169 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\FineTimeBit.v":91:0:91:5|Pruning unused register CIn[0]. Make sure that there are no unused intermediate registers.
@W: CL265 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\FineTimeBit.v":186:0:186:5|Removing unused bit 0 of TimeLtch50_9[35:0]. Either assign all bits or reduce the width of the signal.
@N: CG364 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v":10:7:10:14|Synthesizing module Register in library work.

	MYAD=8'b00001000
	DEFAULTVALUE=32'b00000000000000000000000000000000
   Generated name = Register_8_0
@W: CG133 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v":21:11:21:13|Object ack is declared but not assigned. Either assign a value or remove the declaration.
@N: CG364 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v":10:7:10:14|Synthesizing module Register in library work.

	MYAD=8'b00001001
	DEFAULTVALUE=32'b11111111111111111111111111111111
   Generated name = Register_9_4294967295
@W: CG133 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v":21:11:21:13|Object ack is declared but not assigned. Either assign a value or remove the declaration.
@N: CG364 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v":10:7:10:14|Synthesizing module Register in library work.

	MYAD=8'b00001010
	DEFAULTVALUE=32'b00000000000000001111000000000000
   Generated name = Register_10_61440
@W: CG133 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v":21:11:21:13|Object ack is declared but not assigned. Either assign a value or remove the declaration.
@N: CG364 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v":10:7:10:14|Synthesizing module Register in library work.

	MYAD=8'b00001011
	DEFAULTVALUE=32'b00001111000000000000000000000000
   Generated name = Register_11_251658240
@W: CG133 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v":21:11:21:13|Object ack is declared but not assigned. Either assign a value or remove the declaration.
@N: CG364 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\FineTimeBit.v":10:7:10:17|Synthesizing module FineTimeBit in library work.

	Ch=6'b000010
   Generated name = FineTimeBit_2
@W: CL169 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\FineTimeBit.v":91:0:91:5|Pruning unused register CIn[0]. Make sure that there are no unused intermediate registers.
@W: CL265 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\FineTimeBit.v":186:0:186:5|Removing unused bit 0 of TimeLtch50_14[35:0]. Either assign all bits or reduce the width of the signal.
@N: CG364 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v":10:7:10:14|Synthesizing module Register in library work.

	MYAD=8'b00001100
	DEFAULTVALUE=32'b00000000000000000000000000000000
   Generated name = Register_12_0
@W: CG133 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v":21:11:21:13|Object ack is declared but not assigned. Either assign a value or remove the declaration.
@N: CG364 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v":10:7:10:14|Synthesizing module Register in library work.

	MYAD=8'b00001101
	DEFAULTVALUE=32'b11111111111111111111111111111111
   Generated name = Register_13_4294967295
@W: CG133 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v":21:11:21:13|Object ack is declared but not assigned. Either assign a value or remove the declaration.
@N: CG364 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v":10:7:10:14|Synthesizing module Register in library work.

	MYAD=8'b00001110
	DEFAULTVALUE=32'b00000000000000001111000000000000
   Generated name = Register_14_61440
@W: CG133 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v":21:11:21:13|Object ack is declared but not assigned. Either assign a value or remove the declaration.
@N: CG364 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v":10:7:10:14|Synthesizing module Register in library work.

	MYAD=8'b00001111
	DEFAULTVALUE=32'b00001111000000000000000000000000
   Generated name = Register_15_251658240
@W: CG133 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v":21:11:21:13|Object ack is declared but not assigned. Either assign a value or remove the declaration.
@N: CG364 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\FineTimeBit.v":10:7:10:17|Synthesizing module FineTimeBit in library work.

	Ch=6'b000011
   Generated name = FineTimeBit_3
@W: CL169 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\FineTimeBit.v":91:0:91:5|Pruning unused register CIn[0]. Make sure that there are no unused intermediate registers.
@W: CL265 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\FineTimeBit.v":186:0:186:5|Removing unused bit 0 of TimeLtch50_19[35:0]. Either assign all bits or reduce the width of the signal.
@N: CG364 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v":10:7:10:14|Synthesizing module Register in library work.

	MYAD=8'b00010000
	DEFAULTVALUE=32'b00000000000000000000000000000000
   Generated name = Register_16_0
@W: CG133 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v":21:11:21:13|Object ack is declared but not assigned. Either assign a value or remove the declaration.
@N: CG364 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v":10:7:10:14|Synthesizing module Register in library work.

	MYAD=8'b00010001
	DEFAULTVALUE=32'b11111111111111111111111111111111
   Generated name = Register_17_4294967295
@W: CG133 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v":21:11:21:13|Object ack is declared but not assigned. Either assign a value or remove the declaration.
@N: CG364 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v":10:7:10:14|Synthesizing module Register in library work.

	MYAD=8'b00010010
	DEFAULTVALUE=32'b00000000000000001111000000000000
   Generated name = Register_18_61440
@W: CG133 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v":21:11:21:13|Object ack is declared but not assigned. Either assign a value or remove the declaration.
@N: CG364 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v":10:7:10:14|Synthesizing module Register in library work.

	MYAD=8'b00010011
	DEFAULTVALUE=32'b00001111000000000000000000000000
   Generated name = Register_19_251658240
@W: CG133 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v":21:11:21:13|Object ack is declared but not assigned. Either assign a value or remove the declaration.
@N: CG364 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\FineTimeBit.v":10:7:10:17|Synthesizing module FineTimeBit in library work.

	Ch=6'b000100
   Generated name = FineTimeBit_4
@W: CL169 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\FineTimeBit.v":91:0:91:5|Pruning unused register CIn[0]. Make sure that there are no unused intermediate registers.
@W: CL265 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\FineTimeBit.v":186:0:186:5|Removing unused bit 0 of TimeLtch50_24[35:0]. Either assign all bits or reduce the width of the signal.
@N: CG364 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v":10:7:10:14|Synthesizing module Register in library work.

	MYAD=8'b00010100
	DEFAULTVALUE=32'b00000000000000000000000000000000
   Generated name = Register_20_0
@W: CG133 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v":21:11:21:13|Object ack is declared but not assigned. Either assign a value or remove the declaration.
@N: CG364 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v":10:7:10:14|Synthesizing module Register in library work.

	MYAD=8'b00010101
	DEFAULTVALUE=32'b11111111111111111111111111111111
   Generated name = Register_21_4294967295
@W: CG133 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v":21:11:21:13|Object ack is declared but not assigned. Either assign a value or remove the declaration.
@N: CG364 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v":10:7:10:14|Synthesizing module Register in library work.

	MYAD=8'b00010110
	DEFAULTVALUE=32'b00000000000000001111000000000000
   Generated name = Register_22_61440
@W: CG133 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v":21:11:21:13|Object ack is declared but not assigned. Either assign a value or remove the declaration.
@N: CG364 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v":10:7:10:14|Synthesizing module Register in library work.

	MYAD=8'b00010111
	DEFAULTVALUE=32'b00001111000000000000000000000000
   Generated name = Register_23_251658240
@W: CG133 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v":21:11:21:13|Object ack is declared but not assigned. Either assign a value or remove the declaration.
@N: CG364 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\FineTimeBit.v":10:7:10:17|Synthesizing module FineTimeBit in library work.

	Ch=6'b000101
   Generated name = FineTimeBit_5
@W: CL169 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\FineTimeBit.v":91:0:91:5|Pruning unused register CIn[0]. Make sure that there are no unused intermediate registers.
@W: CL265 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\FineTimeBit.v":186:0:186:5|Removing unused bit 0 of TimeLtch50_29[35:0]. Either assign all bits or reduce the width of the signal.
@N: CG364 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v":10:7:10:14|Synthesizing module Register in library work.

	MYAD=8'b00011000
	DEFAULTVALUE=32'b00000000000000000000000000000000
   Generated name = Register_24_0
@W: CG133 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v":21:11:21:13|Object ack is declared but not assigned. Either assign a value or remove the declaration.
@N: CG364 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v":10:7:10:14|Synthesizing module Register in library work.

	MYAD=8'b00011001
	DEFAULTVALUE=32'b11111111111111111111111111111111
   Generated name = Register_25_4294967295
@W: CG133 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v":21:11:21:13|Object ack is declared but not assigned. Either assign a value or remove the declaration.
@N: CG364 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v":10:7:10:14|Synthesizing module Register in library work.

	MYAD=8'b00011010
	DEFAULTVALUE=32'b00000000000000001111000000000000
   Generated name = Register_26_61440
@W: CG133 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v":21:11:21:13|Object ack is declared but not assigned. Either assign a value or remove the declaration.
@N: CG364 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v":10:7:10:14|Synthesizing module Register in library work.

	MYAD=8'b00011011
	DEFAULTVALUE=32'b00001111000000000000000000000000
   Generated name = Register_27_251658240
@W: CG133 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v":21:11:21:13|Object ack is declared but not assigned. Either assign a value or remove the declaration.
@N: CG364 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\FineTimeBit.v":10:7:10:17|Synthesizing module FineTimeBit in library work.

	Ch=6'b000110
   Generated name = FineTimeBit_6
@W: CL169 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\FineTimeBit.v":91:0:91:5|Pruning unused register CIn[0]. Make sure that there are no unused intermediate registers.
@W: CL265 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\FineTimeBit.v":186:0:186:5|Removing unused bit 0 of TimeLtch50_34[35:0]. Either assign all bits or reduce the width of the signal.
@N: CG364 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v":10:7:10:14|Synthesizing module Register in library work.

	MYAD=8'b00011100
	DEFAULTVALUE=32'b00000000000000000000000000000000
   Generated name = Register_28_0
@W: CG133 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v":21:11:21:13|Object ack is declared but not assigned. Either assign a value or remove the declaration.
@N: CG364 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v":10:7:10:14|Synthesizing module Register in library work.

	MYAD=8'b00011101
	DEFAULTVALUE=32'b11111111111111111111111111111111
   Generated name = Register_29_4294967295
@W: CG133 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v":21:11:21:13|Object ack is declared but not assigned. Either assign a value or remove the declaration.
@N: CG364 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v":10:7:10:14|Synthesizing module Register in library work.

	MYAD=8'b00011110
	DEFAULTVALUE=32'b00000000000000001111000000000000
   Generated name = Register_30_61440
@W: CG133 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v":21:11:21:13|Object ack is declared but not assigned. Either assign a value or remove the declaration.
@N: CG364 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v":10:7:10:14|Synthesizing module Register in library work.

	MYAD=8'b00011111
	DEFAULTVALUE=32'b00001111000000000000000000000000
   Generated name = Register_31_251658240
@W: CG133 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v":21:11:21:13|Object ack is declared but not assigned. Either assign a value or remove the declaration.
@N: CG364 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\FineTimeBit.v":10:7:10:17|Synthesizing module FineTimeBit in library work.

	Ch=6'b000111
   Generated name = FineTimeBit_7
@W: CL169 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\FineTimeBit.v":91:0:91:5|Pruning unused register CIn[0]. Make sure that there are no unused intermediate registers.
@W: CL265 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\FineTimeBit.v":186:0:186:5|Removing unused bit 0 of TimeLtch50_39[35:0]. Either assign all bits or reduce the width of the signal.
@N: CG364 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v":10:7:10:14|Synthesizing module Register in library work.

	MYAD=8'b00100000
	DEFAULTVALUE=32'b00000000000000000000000000000000
   Generated name = Register_32_0
@W: CG133 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v":21:11:21:13|Object ack is declared but not assigned. Either assign a value or remove the declaration.
@N: CG364 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v":10:7:10:14|Synthesizing module Register in library work.

	MYAD=8'b00100001
	DEFAULTVALUE=32'b11111111111111111111111111111111
   Generated name = Register_33_4294967295
@W: CG133 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v":21:11:21:13|Object ack is declared but not assigned. Either assign a value or remove the declaration.
@N: CG364 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v":10:7:10:14|Synthesizing module Register in library work.

	MYAD=8'b00100010
	DEFAULTVALUE=32'b00000000000000001111000000000000
   Generated name = Register_34_61440
@W: CG133 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v":21:11:21:13|Object ack is declared but not assigned. Either assign a value or remove the declaration.
@N: CG364 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v":10:7:10:14|Synthesizing module Register in library work.

	MYAD=8'b00100011
	DEFAULTVALUE=32'b00001111000000000000000000000000
   Generated name = Register_35_251658240
@W: CG133 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v":21:11:21:13|Object ack is declared but not assigned. Either assign a value or remove the declaration.
@N: CG364 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\FineTimeBit.v":10:7:10:17|Synthesizing module FineTimeBit in library work.

	Ch=6'b001000
   Generated name = FineTimeBit_8
@W: CL169 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\FineTimeBit.v":91:0:91:5|Pruning unused register CIn[0]. Make sure that there are no unused intermediate registers.
@W: CL265 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\FineTimeBit.v":186:0:186:5|Removing unused bit 0 of TimeLtch50_44[35:0]. Either assign all bits or reduce the width of the signal.
@N: CG364 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v":10:7:10:14|Synthesizing module Register in library work.

	MYAD=8'b00100100
	DEFAULTVALUE=32'b00000000000000000000000000000000
   Generated name = Register_36_0
@W: CG133 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v":21:11:21:13|Object ack is declared but not assigned. Either assign a value or remove the declaration.
@N: CG364 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v":10:7:10:14|Synthesizing module Register in library work.

	MYAD=8'b00100101
	DEFAULTVALUE=32'b11111111111111111111111111111111
   Generated name = Register_37_4294967295
@W: CG133 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v":21:11:21:13|Object ack is declared but not assigned. Either assign a value or remove the declaration.
@N: CG364 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v":10:7:10:14|Synthesizing module Register in library work.

	MYAD=8'b00100110
	DEFAULTVALUE=32'b00000000000000001111000000000000
   Generated name = Register_38_61440
@W: CG133 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v":21:11:21:13|Object ack is declared but not assigned. Either assign a value or remove the declaration.
@N: CG364 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v":10:7:10:14|Synthesizing module Register in library work.

	MYAD=8'b00100111
	DEFAULTVALUE=32'b00001111000000000000000000000000
   Generated name = Register_39_251658240
@W: CG133 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v":21:11:21:13|Object ack is declared but not assigned. Either assign a value or remove the declaration.
@N: CG364 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\FineTimeBit.v":10:7:10:17|Synthesizing module FineTimeBit in library work.

	Ch=6'b001001
   Generated name = FineTimeBit_9
@W: CL169 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\FineTimeBit.v":91:0:91:5|Pruning unused register CIn[0]. Make sure that there are no unused intermediate registers.
@W: CL265 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\FineTimeBit.v":186:0:186:5|Removing unused bit 0 of TimeLtch50_49[35:0]. Either assign all bits or reduce the width of the signal.
@N: CG364 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v":10:7:10:14|Synthesizing module Register in library work.

	MYAD=8'b00101000
	DEFAULTVALUE=32'b00000000000000000000000000000000
   Generated name = Register_40_0
@W: CG133 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v":21:11:21:13|Object ack is declared but not assigned. Either assign a value or remove the declaration.
@N: CG364 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v":10:7:10:14|Synthesizing module Register in library work.

	MYAD=8'b00101001
	DEFAULTVALUE=32'b11111111111111111111111111111111
   Generated name = Register_41_4294967295
@W: CG133 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v":21:11:21:13|Object ack is declared but not assigned. Either assign a value or remove the declaration.
@N: CG364 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v":10:7:10:14|Synthesizing module Register in library work.

	MYAD=8'b00101010
	DEFAULTVALUE=32'b00000000000000001111000000000000
   Generated name = Register_42_61440
@W: CG133 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v":21:11:21:13|Object ack is declared but not assigned. Either assign a value or remove the declaration.
@N: CG364 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v":10:7:10:14|Synthesizing module Register in library work.

	MYAD=8'b00101011
	DEFAULTVALUE=32'b00001111000000000000000000000000
   Generated name = Register_43_251658240
@W: CG133 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v":21:11:21:13|Object ack is declared but not assigned. Either assign a value or remove the declaration.
@N: CG364 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\FineTimeBit.v":10:7:10:17|Synthesizing module FineTimeBit in library work.

	Ch=6'b001010
   Generated name = FineTimeBit_10
@W: CL169 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\FineTimeBit.v":91:0:91:5|Pruning unused register CIn[0]. Make sure that there are no unused intermediate registers.
@W: CL265 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\FineTimeBit.v":186:0:186:5|Removing unused bit 0 of TimeLtch50_54[35:0]. Either assign all bits or reduce the width of the signal.
@N: CG364 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v":10:7:10:14|Synthesizing module Register in library work.

	MYAD=8'b00101100
	DEFAULTVALUE=32'b00000000000000000000000000000000
   Generated name = Register_44_0
@W: CG133 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v":21:11:21:13|Object ack is declared but not assigned. Either assign a value or remove the declaration.
@N: CG364 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v":10:7:10:14|Synthesizing module Register in library work.

	MYAD=8'b00101101
	DEFAULTVALUE=32'b11111111111111111111111111111111
   Generated name = Register_45_4294967295
@W: CG133 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v":21:11:21:13|Object ack is declared but not assigned. Either assign a value or remove the declaration.
@N: CG364 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v":10:7:10:14|Synthesizing module Register in library work.

	MYAD=8'b00101110
	DEFAULTVALUE=32'b00000000000000001111000000000000
   Generated name = Register_46_61440
@W: CG133 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v":21:11:21:13|Object ack is declared but not assigned. Either assign a value or remove the declaration.
@N: CG364 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v":10:7:10:14|Synthesizing module Register in library work.

	MYAD=8'b00101111
	DEFAULTVALUE=32'b00001111000000000000000000000000
   Generated name = Register_47_251658240
@W: CG133 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v":21:11:21:13|Object ack is declared but not assigned. Either assign a value or remove the declaration.
@N: CG364 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\FineTimeBit.v":10:7:10:17|Synthesizing module FineTimeBit in library work.

	Ch=6'b001011
   Generated name = FineTimeBit_11
@W: CL169 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\FineTimeBit.v":91:0:91:5|Pruning unused register CIn[0]. Make sure that there are no unused intermediate registers.
@W: CL265 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\FineTimeBit.v":186:0:186:5|Removing unused bit 0 of TimeLtch50_59[35:0]. Either assign all bits or reduce the width of the signal.
@N: CG364 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v":10:7:10:14|Synthesizing module Register in library work.

	MYAD=8'b00110000
	DEFAULTVALUE=32'b00000000000000000000000000000000
   Generated name = Register_48_0
@W: CG133 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v":21:11:21:13|Object ack is declared but not assigned. Either assign a value or remove the declaration.
@N: CG364 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v":10:7:10:14|Synthesizing module Register in library work.

	MYAD=8'b00110001
	DEFAULTVALUE=32'b11111111111111111111111111111111
   Generated name = Register_49_4294967295
@W: CG133 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v":21:11:21:13|Object ack is declared but not assigned. Either assign a value or remove the declaration.
@N: CG364 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v":10:7:10:14|Synthesizing module Register in library work.

	MYAD=8'b00110010
	DEFAULTVALUE=32'b00000000000000001111000000000000
   Generated name = Register_50_61440
@W: CG133 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v":21:11:21:13|Object ack is declared but not assigned. Either assign a value or remove the declaration.
@N: CG364 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v":10:7:10:14|Synthesizing module Register in library work.

	MYAD=8'b00110011
	DEFAULTVALUE=32'b00001111000000000000000000000000
   Generated name = Register_51_251658240
@W: CG133 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v":21:11:21:13|Object ack is declared but not assigned. Either assign a value or remove the declaration.
@N: CG364 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\FineTimeBit.v":10:7:10:17|Synthesizing module FineTimeBit in library work.

	Ch=6'b001100
   Generated name = FineTimeBit_12
@W: CL169 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\FineTimeBit.v":91:0:91:5|Pruning unused register CIn[0]. Make sure that there are no unused intermediate registers.
@W: CL265 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\FineTimeBit.v":186:0:186:5|Removing unused bit 0 of TimeLtch50_64[35:0]. Either assign all bits or reduce the width of the signal.
@N: CG364 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v":10:7:10:14|Synthesizing module Register in library work.

	MYAD=8'b00110100
	DEFAULTVALUE=32'b00000000000000000000000000000000
   Generated name = Register_52_0
@W: CG133 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v":21:11:21:13|Object ack is declared but not assigned. Either assign a value or remove the declaration.
@N: CG364 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v":10:7:10:14|Synthesizing module Register in library work.

	MYAD=8'b00110101
	DEFAULTVALUE=32'b11111111111111111111111111111111
   Generated name = Register_53_4294967295
@W: CG133 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v":21:11:21:13|Object ack is declared but not assigned. Either assign a value or remove the declaration.
@N: CG364 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v":10:7:10:14|Synthesizing module Register in library work.

	MYAD=8'b00110110
	DEFAULTVALUE=32'b00000000000000001111000000000000
   Generated name = Register_54_61440
@W: CG133 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v":21:11:21:13|Object ack is declared but not assigned. Either assign a value or remove the declaration.
@N: CG364 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v":10:7:10:14|Synthesizing module Register in library work.

	MYAD=8'b00110111
	DEFAULTVALUE=32'b00001111000000000000000000000000
   Generated name = Register_55_251658240
@W: CG133 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v":21:11:21:13|Object ack is declared but not assigned. Either assign a value or remove the declaration.
@N: CG364 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\FineTimeBit.v":10:7:10:17|Synthesizing module FineTimeBit in library work.

	Ch=6'b001101
   Generated name = FineTimeBit_13
@W: CL169 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\FineTimeBit.v":91:0:91:5|Pruning unused register CIn[0]. Make sure that there are no unused intermediate registers.
@W: CL265 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\FineTimeBit.v":186:0:186:5|Removing unused bit 0 of TimeLtch50_69[35:0]. Either assign all bits or reduce the width of the signal.
@N: CG364 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v":10:7:10:14|Synthesizing module Register in library work.

	MYAD=8'b00111000
	DEFAULTVALUE=32'b00000000000000000000000000000000
   Generated name = Register_56_0
@W: CG133 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v":21:11:21:13|Object ack is declared but not assigned. Either assign a value or remove the declaration.
@N: CG364 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v":10:7:10:14|Synthesizing module Register in library work.

	MYAD=8'b00111001
	DEFAULTVALUE=32'b11111111111111111111111111111111
   Generated name = Register_57_4294967295
@W: CG133 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v":21:11:21:13|Object ack is declared but not assigned. Either assign a value or remove the declaration.
@N: CG364 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v":10:7:10:14|Synthesizing module Register in library work.

	MYAD=8'b00111010
	DEFAULTVALUE=32'b00000000000000001111000000000000
   Generated name = Register_58_61440
@W: CG133 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v":21:11:21:13|Object ack is declared but not assigned. Either assign a value or remove the declaration.
@N: CG364 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v":10:7:10:14|Synthesizing module Register in library work.

	MYAD=8'b00111011
	DEFAULTVALUE=32'b00001111000000000000000000000000
   Generated name = Register_59_251658240
@W: CG133 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v":21:11:21:13|Object ack is declared but not assigned. Either assign a value or remove the declaration.
@N: CG364 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\FineTimeBit.v":10:7:10:17|Synthesizing module FineTimeBit in library work.

	Ch=6'b001110
   Generated name = FineTimeBit_14
@W: CL169 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\FineTimeBit.v":91:0:91:5|Pruning unused register CIn[0]. Make sure that there are no unused intermediate registers.
@W: CL265 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\FineTimeBit.v":186:0:186:5|Removing unused bit 0 of TimeLtch50_74[35:0]. Either assign all bits or reduce the width of the signal.
@N: CG364 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v":10:7:10:14|Synthesizing module Register in library work.

	MYAD=8'b00111100
	DEFAULTVALUE=32'b00000000000000000000000000000000
   Generated name = Register_60_0
@W: CG133 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v":21:11:21:13|Object ack is declared but not assigned. Either assign a value or remove the declaration.
@N: CG364 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v":10:7:10:14|Synthesizing module Register in library work.

	MYAD=8'b00111101
	DEFAULTVALUE=32'b11111111111111111111111111111111
   Generated name = Register_61_4294967295
@W: CG133 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v":21:11:21:13|Object ack is declared but not assigned. Either assign a value or remove the declaration.
@N: CG364 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v":10:7:10:14|Synthesizing module Register in library work.

	MYAD=8'b00111110
	DEFAULTVALUE=32'b00000000000000001111000000000000
   Generated name = Register_62_61440
@W: CG133 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v":21:11:21:13|Object ack is declared but not assigned. Either assign a value or remove the declaration.
@N: CG364 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v":10:7:10:14|Synthesizing module Register in library work.

	MYAD=8'b00111111
	DEFAULTVALUE=32'b00001111000000000000000000000000
   Generated name = Register_63_251658240
@W: CG133 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v":21:11:21:13|Object ack is declared but not assigned. Either assign a value or remove the declaration.
@N: CG364 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\FineTimeBit.v":10:7:10:17|Synthesizing module FineTimeBit in library work.

	Ch=6'b001111
   Generated name = FineTimeBit_15
@W: CL169 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\FineTimeBit.v":91:0:91:5|Pruning unused register CIn[0]. Make sure that there are no unused intermediate registers.
@W: CL265 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\FineTimeBit.v":186:0:186:5|Removing unused bit 0 of TimeLtch50_79[35:0]. Either assign all bits or reduce the width of the signal.
@N: CG364 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v":10:7:10:14|Synthesizing module Register in library work.

	MYAD=8'b01000000
	DEFAULTVALUE=32'b00000000000000000000000000000000
   Generated name = Register_64_0
@W: CG133 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v":21:11:21:13|Object ack is declared but not assigned. Either assign a value or remove the declaration.
@N: CG364 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v":10:7:10:14|Synthesizing module Register in library work.

	MYAD=8'b01000001
	DEFAULTVALUE=32'b11111111111111111111111111111111
   Generated name = Register_65_4294967295
@W: CG133 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v":21:11:21:13|Object ack is declared but not assigned. Either assign a value or remove the declaration.

Only the first 100 messages of id 'CG364' are reported. To see all messages use 'report_messages -log C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\project\trb3_periph_blank\synlog\blank_trb3_periph_blank_compiler.srr -id CG364' in the Tcl shell. To see all messages in future runs, use the command 'message_override -limit {CG364} -count unlimited' in the Tcl shell.

	MYAD=8'b01000010
	DEFAULTVALUE=32'b00000000000000001111000000000000
   Generated name = Register_66_61440
@W: CG133 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v":21:11:21:13|Object ack is declared but not assigned. Either assign a value or remove the declaration.

	MYAD=8'b01000011
	DEFAULTVALUE=32'b00001111000000000000000000000000
   Generated name = Register_67_251658240
@W: CG133 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v":21:11:21:13|Object ack is declared but not assigned. Either assign a value or remove the declaration.

	Ch=6'b010000
   Generated name = FineTimeBit_16
@W: CL169 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\FineTimeBit.v":91:0:91:5|Pruning unused register CIn[0]. Make sure that there are no unused intermediate registers.
@W: CL265 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\FineTimeBit.v":186:0:186:5|Removing unused bit 0 of TimeLtch50_84[35:0]. Either assign all bits or reduce the width of the signal.

	MYAD=8'b01000100
	DEFAULTVALUE=32'b00000000000000000000000000000000
   Generated name = Register_68_0
@W: CG133 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v":21:11:21:13|Object ack is declared but not assigned. Either assign a value or remove the declaration.

	MYAD=8'b01000101
	DEFAULTVALUE=32'b11111111111111111111111111111111
   Generated name = Register_69_4294967295
@W: CG133 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v":21:11:21:13|Object ack is declared but not assigned. Either assign a value or remove the declaration.

	MYAD=8'b01000110
	DEFAULTVALUE=32'b00000000000000001111000000000000
   Generated name = Register_70_61440
@W: CG133 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v":21:11:21:13|Object ack is declared but not assigned. Either assign a value or remove the declaration.

	MYAD=8'b01000111
	DEFAULTVALUE=32'b00001111000000000000000000000000
   Generated name = Register_71_251658240
@W: CG133 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v":21:11:21:13|Object ack is declared but not assigned. Either assign a value or remove the declaration.

	Ch=6'b010001
   Generated name = FineTimeBit_17
@W: CL169 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\FineTimeBit.v":91:0:91:5|Pruning unused register CIn[0]. Make sure that there are no unused intermediate registers.
@W: CL265 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\FineTimeBit.v":186:0:186:5|Removing unused bit 0 of TimeLtch50_89[35:0]. Either assign all bits or reduce the width of the signal.

	MYAD=8'b01001000
	DEFAULTVALUE=32'b00000000000000000000000000000000
   Generated name = Register_72_0
@W: CG133 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v":21:11:21:13|Object ack is declared but not assigned. Either assign a value or remove the declaration.

	MYAD=8'b01001001
	DEFAULTVALUE=32'b11111111111111111111111111111111
   Generated name = Register_73_4294967295
@W: CG133 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v":21:11:21:13|Object ack is declared but not assigned. Either assign a value or remove the declaration.

	MYAD=8'b01001010
	DEFAULTVALUE=32'b00000000000000001111000000000000
   Generated name = Register_74_61440
@W: CG133 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v":21:11:21:13|Object ack is declared but not assigned. Either assign a value or remove the declaration.

	MYAD=8'b01001011
	DEFAULTVALUE=32'b00001111000000000000000000000000
   Generated name = Register_75_251658240
@W: CG133 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v":21:11:21:13|Object ack is declared but not assigned. Either assign a value or remove the declaration.

	Ch=6'b010010
   Generated name = FineTimeBit_18
@W: CL169 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\FineTimeBit.v":91:0:91:5|Pruning unused register CIn[0]. Make sure that there are no unused intermediate registers.
@W: CL265 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\FineTimeBit.v":186:0:186:5|Removing unused bit 0 of TimeLtch50_94[35:0]. Either assign all bits or reduce the width of the signal.

	MYAD=8'b01001100
	DEFAULTVALUE=32'b00000000000000000000000000000000
   Generated name = Register_76_0
@W: CG133 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v":21:11:21:13|Object ack is declared but not assigned. Either assign a value or remove the declaration.

	MYAD=8'b01001101
	DEFAULTVALUE=32'b11111111111111111111111111111111
   Generated name = Register_77_4294967295
@W: CG133 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v":21:11:21:13|Object ack is declared but not assigned. Either assign a value or remove the declaration.

	MYAD=8'b01001110
	DEFAULTVALUE=32'b00000000000000001111000000000000
   Generated name = Register_78_61440
@W: CG133 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v":21:11:21:13|Object ack is declared but not assigned. Either assign a value or remove the declaration.

	MYAD=8'b01001111
	DEFAULTVALUE=32'b00001111000000000000000000000000
   Generated name = Register_79_251658240
@W: CG133 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v":21:11:21:13|Object ack is declared but not assigned. Either assign a value or remove the declaration.

	Ch=6'b010011
   Generated name = FineTimeBit_19
@W: CL169 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\FineTimeBit.v":91:0:91:5|Pruning unused register CIn[0]. Make sure that there are no unused intermediate registers.
@W: CL265 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\FineTimeBit.v":186:0:186:5|Removing unused bit 0 of TimeLtch50_99[35:0]. Either assign all bits or reduce the width of the signal.

	MYAD=8'b01010000
	DEFAULTVALUE=32'b00000000000000000000000000000000
   Generated name = Register_80_0
@W: CG133 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v":21:11:21:13|Object ack is declared but not assigned. Either assign a value or remove the declaration.

	MYAD=8'b01010001
	DEFAULTVALUE=32'b11111111111111111111111111111111
   Generated name = Register_81_4294967295
@W: CG133 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v":21:11:21:13|Object ack is declared but not assigned. Either assign a value or remove the declaration.

	MYAD=8'b01010010
	DEFAULTVALUE=32'b00000000000000001111000000000000
   Generated name = Register_82_61440
@W: CG133 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v":21:11:21:13|Object ack is declared but not assigned. Either assign a value or remove the declaration.

	MYAD=8'b01010011
	DEFAULTVALUE=32'b00001111000000000000000000000000
   Generated name = Register_83_251658240
@W: CG133 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v":21:11:21:13|Object ack is declared but not assigned. Either assign a value or remove the declaration.

	Ch=6'b010100
   Generated name = FineTimeBit_20
@W: CL169 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\FineTimeBit.v":91:0:91:5|Pruning unused register CIn[0]. Make sure that there are no unused intermediate registers.
@W: CL265 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\FineTimeBit.v":186:0:186:5|Removing unused bit 0 of TimeLtch50_104[35:0]. Either assign all bits or reduce the width of the signal.

	MYAD=8'b01010100
	DEFAULTVALUE=32'b00000000000000000000000000000000
   Generated name = Register_84_0
@W: CG133 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v":21:11:21:13|Object ack is declared but not assigned. Either assign a value or remove the declaration.

	MYAD=8'b01010101
	DEFAULTVALUE=32'b11111111111111111111111111111111
   Generated name = Register_85_4294967295
@W: CG133 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v":21:11:21:13|Object ack is declared but not assigned. Either assign a value or remove the declaration.

	MYAD=8'b01010110
	DEFAULTVALUE=32'b00000000000000001111000000000000
   Generated name = Register_86_61440
@W: CG133 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v":21:11:21:13|Object ack is declared but not assigned. Either assign a value or remove the declaration.

	MYAD=8'b01010111
	DEFAULTVALUE=32'b00001111000000000000000000000000
   Generated name = Register_87_251658240
@W: CG133 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v":21:11:21:13|Object ack is declared but not assigned. Either assign a value or remove the declaration.

	Ch=6'b010101
   Generated name = FineTimeBit_21
@W: CL169 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\FineTimeBit.v":91:0:91:5|Pruning unused register CIn[0]. Make sure that there are no unused intermediate registers.
@W: CL265 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\FineTimeBit.v":186:0:186:5|Removing unused bit 0 of TimeLtch50_109[35:0]. Either assign all bits or reduce the width of the signal.

	MYAD=8'b01011000
	DEFAULTVALUE=32'b00000000000000000000000000000000
   Generated name = Register_88_0
@W: CG133 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v":21:11:21:13|Object ack is declared but not assigned. Either assign a value or remove the declaration.

	MYAD=8'b01011001
	DEFAULTVALUE=32'b11111111111111111111111111111111
   Generated name = Register_89_4294967295
@W: CG133 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v":21:11:21:13|Object ack is declared but not assigned. Either assign a value or remove the declaration.

	MYAD=8'b01011010
	DEFAULTVALUE=32'b00000000000000001111000000000000
   Generated name = Register_90_61440
@W: CG133 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v":21:11:21:13|Object ack is declared but not assigned. Either assign a value or remove the declaration.

	MYAD=8'b01011011
	DEFAULTVALUE=32'b00001111000000000000000000000000
   Generated name = Register_91_251658240
@W: CG133 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v":21:11:21:13|Object ack is declared but not assigned. Either assign a value or remove the declaration.

	Ch=6'b010110
   Generated name = FineTimeBit_22
@W: CL169 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\FineTimeBit.v":91:0:91:5|Pruning unused register CIn[0]. Make sure that there are no unused intermediate registers.
@W: CL265 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\FineTimeBit.v":186:0:186:5|Removing unused bit 0 of TimeLtch50_114[35:0]. Either assign all bits or reduce the width of the signal.

	MYAD=8'b01011100
	DEFAULTVALUE=32'b00000000000000000000000000000000
   Generated name = Register_92_0
@W: CG133 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v":21:11:21:13|Object ack is declared but not assigned. Either assign a value or remove the declaration.

	MYAD=8'b01011101
	DEFAULTVALUE=32'b11111111111111111111111111111111
   Generated name = Register_93_4294967295
@W: CG133 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v":21:11:21:13|Object ack is declared but not assigned. Either assign a value or remove the declaration.

	MYAD=8'b01011110
	DEFAULTVALUE=32'b00000000000000001111000000000000
   Generated name = Register_94_61440
@W: CG133 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v":21:11:21:13|Object ack is declared but not assigned. Either assign a value or remove the declaration.

	MYAD=8'b01011111
	DEFAULTVALUE=32'b00001111000000000000000000000000
   Generated name = Register_95_251658240
@W: CG133 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v":21:11:21:13|Object ack is declared but not assigned. Either assign a value or remove the declaration.

	Ch=6'b010111
   Generated name = FineTimeBit_23
@W: CL169 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\FineTimeBit.v":91:0:91:5|Pruning unused register CIn[0]. Make sure that there are no unused intermediate registers.
@W: CL265 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\FineTimeBit.v":186:0:186:5|Removing unused bit 0 of TimeLtch50_119[35:0]. Either assign all bits or reduce the width of the signal.

	MYAD=8'b01100000
	DEFAULTVALUE=32'b00000000000000000000000000000000
   Generated name = Register_96_0

Only the first 100 messages of id 'CG133' are reported. To see all messages use 'report_messages -log C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\project\trb3_periph_blank\synlog\blank_trb3_periph_blank_compiler.srr -id CG133' in the Tcl shell. To see all messages in future runs, use the command 'message_override -limit {CG133} -count unlimited' in the Tcl shell.

	MYAD=8'b01100001
	DEFAULTVALUE=32'b11111111111111111111111111111111
   Generated name = Register_97_4294967295

	MYAD=8'b01100010
	DEFAULTVALUE=32'b00000000000000001111000000000000
   Generated name = Register_98_61440

	MYAD=8'b01100011
	DEFAULTVALUE=32'b00001111000000000000000000000000
   Generated name = Register_99_251658240

	Ch=6'b011000
   Generated name = FineTimeBit_24
@W: CL169 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\FineTimeBit.v":91:0:91:5|Pruning unused register CIn[0]. Make sure that there are no unused intermediate registers.
@W: CL265 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\FineTimeBit.v":186:0:186:5|Removing unused bit 0 of TimeLtch50_124[35:0]. Either assign all bits or reduce the width of the signal.

	MYAD=8'b01100100
	DEFAULTVALUE=32'b00000000000000000000000000000000
   Generated name = Register_100_0

	MYAD=8'b01100101
	DEFAULTVALUE=32'b11111111111111111111111111111111
   Generated name = Register_101_4294967295

	MYAD=8'b01100110
	DEFAULTVALUE=32'b00000000000000001111000000000000
   Generated name = Register_102_61440

	MYAD=8'b01100111
	DEFAULTVALUE=32'b00001111000000000000000000000000
   Generated name = Register_103_251658240

	Ch=6'b011001
   Generated name = FineTimeBit_25
@W: CL169 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\FineTimeBit.v":91:0:91:5|Pruning unused register CIn[0]. Make sure that there are no unused intermediate registers.
@W: CL265 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\FineTimeBit.v":186:0:186:5|Removing unused bit 0 of TimeLtch50_129[35:0]. Either assign all bits or reduce the width of the signal.

	MYAD=8'b01101000
	DEFAULTVALUE=32'b00000000000000000000000000000000
   Generated name = Register_104_0

	MYAD=8'b01101001
	DEFAULTVALUE=32'b11111111111111111111111111111111
   Generated name = Register_105_4294967295

	MYAD=8'b01101010
	DEFAULTVALUE=32'b00000000000000001111000000000000
   Generated name = Register_106_61440

	MYAD=8'b01101011
	DEFAULTVALUE=32'b00001111000000000000000000000000
   Generated name = Register_107_251658240

	Ch=6'b011010
   Generated name = FineTimeBit_26
@W: CL169 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\FineTimeBit.v":91:0:91:5|Pruning unused register CIn[0]. Make sure that there are no unused intermediate registers.
@W: CL265 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\FineTimeBit.v":186:0:186:5|Removing unused bit 0 of TimeLtch50_134[35:0]. Either assign all bits or reduce the width of the signal.

	MYAD=8'b01101100
	DEFAULTVALUE=32'b00000000000000000000000000000000
   Generated name = Register_108_0

	MYAD=8'b01101101
	DEFAULTVALUE=32'b11111111111111111111111111111111
   Generated name = Register_109_4294967295

	MYAD=8'b01101110
	DEFAULTVALUE=32'b00000000000000001111000000000000
   Generated name = Register_110_61440

	MYAD=8'b01101111
	DEFAULTVALUE=32'b00001111000000000000000000000000
   Generated name = Register_111_251658240

	Ch=6'b011011
   Generated name = FineTimeBit_27
@W: CL169 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\FineTimeBit.v":91:0:91:5|Pruning unused register CIn[0]. Make sure that there are no unused intermediate registers.
@W: CL265 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\FineTimeBit.v":186:0:186:5|Removing unused bit 0 of TimeLtch50_139[35:0]. Either assign all bits or reduce the width of the signal.

	MYAD=8'b01110000
	DEFAULTVALUE=32'b00000000000000000000000000000000
   Generated name = Register_112_0

	MYAD=8'b01110001
	DEFAULTVALUE=32'b11111111111111111111111111111111
   Generated name = Register_113_4294967295

	MYAD=8'b01110010
	DEFAULTVALUE=32'b00000000000000001111000000000000
   Generated name = Register_114_61440

	MYAD=8'b01110011
	DEFAULTVALUE=32'b00001111000000000000000000000000
   Generated name = Register_115_251658240

	Ch=6'b011100
   Generated name = FineTimeBit_28
@W: CL169 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\FineTimeBit.v":91:0:91:5|Pruning unused register CIn[0]. Make sure that there are no unused intermediate registers.
@W: CL265 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\FineTimeBit.v":186:0:186:5|Removing unused bit 0 of TimeLtch50_144[35:0]. Either assign all bits or reduce the width of the signal.

	MYAD=8'b01110100
	DEFAULTVALUE=32'b00000000000000000000000000000000
   Generated name = Register_116_0

	MYAD=8'b01110101
	DEFAULTVALUE=32'b11111111111111111111111111111111
   Generated name = Register_117_4294967295

	MYAD=8'b01110110
	DEFAULTVALUE=32'b00000000000000001111000000000000
   Generated name = Register_118_61440

	MYAD=8'b01110111
	DEFAULTVALUE=32'b00001111000000000000000000000000
   Generated name = Register_119_251658240

	Ch=6'b011101
   Generated name = FineTimeBit_29
@W: CL169 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\FineTimeBit.v":91:0:91:5|Pruning unused register CIn[0]. Make sure that there are no unused intermediate registers.
@W: CL265 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\FineTimeBit.v":186:0:186:5|Removing unused bit 0 of TimeLtch50_149[35:0]. Either assign all bits or reduce the width of the signal.

	MYAD=8'b01111000
	DEFAULTVALUE=32'b00000000000000000000000000000000
   Generated name = Register_120_0

	MYAD=8'b01111001
	DEFAULTVALUE=32'b11111111111111111111111111111111
   Generated name = Register_121_4294967295

	MYAD=8'b01111010
	DEFAULTVALUE=32'b00000000000000001111000000000000
   Generated name = Register_122_61440

	MYAD=8'b01111011
	DEFAULTVALUE=32'b00001111000000000000000000000000
   Generated name = Register_123_251658240

	Ch=6'b011110
   Generated name = FineTimeBit_30
@W: CL169 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\FineTimeBit.v":91:0:91:5|Pruning unused register CIn[0]. Make sure that there are no unused intermediate registers.
@W: CL265 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\FineTimeBit.v":186:0:186:5|Removing unused bit 0 of TimeLtch50_154[35:0]. Either assign all bits or reduce the width of the signal.

	MYAD=8'b01111100
	DEFAULTVALUE=32'b00000000000000000000000000000000
   Generated name = Register_124_0

	MYAD=8'b01111101
	DEFAULTVALUE=32'b11111111111111111111111111111111
   Generated name = Register_125_4294967295

	MYAD=8'b01111110
	DEFAULTVALUE=32'b00000000000000001111000000000000
   Generated name = Register_126_61440

	MYAD=8'b01111111
	DEFAULTVALUE=32'b00001111000000000000000000000000
   Generated name = Register_127_251658240

	Ch=6'b011111
   Generated name = FineTimeBit_31
@W: CL169 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\FineTimeBit.v":91:0:91:5|Pruning unused register CIn[0]. Make sure that there are no unused intermediate registers.
@W: CL265 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\FineTimeBit.v":186:0:186:5|Removing unused bit 0 of TimeLtch50_159[35:0]. Either assign all bits or reduce the width of the signal.

	MYAD=8'b10000000
	DEFAULTVALUE=32'b00000000000000000000000000000000
   Generated name = Register_128_0

	MYAD=8'b10000001
	DEFAULTVALUE=32'b11111111111111111111111111111111
   Generated name = Register_129_4294967295

	MYAD=8'b10000010
	DEFAULTVALUE=32'b00000000000000001111000000000000
   Generated name = Register_130_61440

	MYAD=8'b10000011
	DEFAULTVALUE=32'b00001111000000000000000000000000
   Generated name = Register_131_251658240

	Ch=6'b100000
   Generated name = FineTimeBit_32
@W: CL169 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\FineTimeBit.v":91:0:91:5|Pruning unused register CIn[0]. Make sure that there are no unused intermediate registers.
@W: CL265 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\FineTimeBit.v":186:0:186:5|Removing unused bit 0 of TimeLtch50_164[35:0]. Either assign all bits or reduce the width of the signal.

	MYAD=8'b10000100
	DEFAULTVALUE=32'b00000000000000000000000000000000
   Generated name = Register_132_0

	MYAD=8'b10000101
	DEFAULTVALUE=32'b11111111111111111111111111111111
   Generated name = Register_133_4294967295

	MYAD=8'b10000110
	DEFAULTVALUE=32'b00000000000000001111000000000000
   Generated name = Register_134_61440

	MYAD=8'b10000111
	DEFAULTVALUE=32'b00001111000000000000000000000000
   Generated name = Register_135_251658240

	Ch=6'b100001
   Generated name = FineTimeBit_33
@W: CL169 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\FineTimeBit.v":91:0:91:5|Pruning unused register CIn[0]. Make sure that there are no unused intermediate registers.
@W: CL265 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\FineTimeBit.v":186:0:186:5|Removing unused bit 0 of TimeLtch50_169[35:0]. Either assign all bits or reduce the width of the signal.

	MYAD=8'b10001000
	DEFAULTVALUE=32'b00000000000000000000000000000000
   Generated name = Register_136_0

	MYAD=8'b10001001
	DEFAULTVALUE=32'b11111111111111111111111111111111
   Generated name = Register_137_4294967295

	MYAD=8'b10001010
	DEFAULTVALUE=32'b00000000000000001111000000000000
   Generated name = Register_138_61440

	MYAD=8'b10001011
	DEFAULTVALUE=32'b00001111000000000000000000000000
   Generated name = Register_139_251658240

	Ch=6'b100010
   Generated name = FineTimeBit_34
@W: CL169 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\FineTimeBit.v":91:0:91:5|Pruning unused register CIn[0]. Make sure that there are no unused intermediate registers.
@W: CL265 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\FineTimeBit.v":186:0:186:5|Removing unused bit 0 of TimeLtch50_174[35:0]. Either assign all bits or reduce the width of the signal.

	MYAD=8'b10001100
	DEFAULTVALUE=32'b00000000000000000000000000000000
   Generated name = Register_140_0

	MYAD=8'b10001101
	DEFAULTVALUE=32'b11111111111111111111111111111111
   Generated name = Register_141_4294967295

	MYAD=8'b10001110
	DEFAULTVALUE=32'b00000000000000001111000000000000
   Generated name = Register_142_61440

	MYAD=8'b10001111
	DEFAULTVALUE=32'b00001111000000000000000000000000
   Generated name = Register_143_251658240

	Ch=6'b100011
   Generated name = FineTimeBit_35
@W: CL169 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\FineTimeBit.v":91:0:91:5|Pruning unused register CIn[0]. Make sure that there are no unused intermediate registers.
@W: CL265 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\FineTimeBit.v":186:0:186:5|Removing unused bit 0 of TimeLtch50_179[35:0]. Either assign all bits or reduce the width of the signal.

	MYAD=8'b10010000
	DEFAULTVALUE=32'b00000000000000000000000000000000
   Generated name = Register_144_0

	MYAD=8'b10010001
	DEFAULTVALUE=32'b11111111111111111111111111111111
   Generated name = Register_145_4294967295

	MYAD=8'b10010010
	DEFAULTVALUE=32'b00000000000000001111000000000000
   Generated name = Register_146_61440

	MYAD=8'b10010011
	DEFAULTVALUE=32'b00001111000000000000000000000000
   Generated name = Register_147_251658240

	Ch=6'b100100
   Generated name = FineTimeBit_36
@W: CL169 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\FineTimeBit.v":91:0:91:5|Pruning unused register CIn[0]. Make sure that there are no unused intermediate registers.
@W: CL265 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\FineTimeBit.v":186:0:186:5|Removing unused bit 0 of TimeLtch50_184[35:0]. Either assign all bits or reduce the width of the signal.

	MYAD=8'b10010100
	DEFAULTVALUE=32'b00000000000000000000000000000000
   Generated name = Register_148_0

	MYAD=8'b10010101
	DEFAULTVALUE=32'b11111111111111111111111111111111
   Generated name = Register_149_4294967295

	MYAD=8'b10010110
	DEFAULTVALUE=32'b00000000000000001111000000000000
   Generated name = Register_150_61440

	MYAD=8'b10010111
	DEFAULTVALUE=32'b00001111000000000000000000000000
   Generated name = Register_151_251658240

	Ch=6'b100101
   Generated name = FineTimeBit_37
@W: CL169 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\FineTimeBit.v":91:0:91:5|Pruning unused register CIn[0]. Make sure that there are no unused intermediate registers.
@W: CL265 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\FineTimeBit.v":186:0:186:5|Removing unused bit 0 of TimeLtch50_189[35:0]. Either assign all bits or reduce the width of the signal.

	MYAD=8'b10011000
	DEFAULTVALUE=32'b00000000000000000000000000000000
   Generated name = Register_152_0

	MYAD=8'b10011001
	DEFAULTVALUE=32'b11111111111111111111111111111111
   Generated name = Register_153_4294967295

	MYAD=8'b10011010
	DEFAULTVALUE=32'b00000000000000001111000000000000
   Generated name = Register_154_61440

	MYAD=8'b10011011
	DEFAULTVALUE=32'b00001111000000000000000000000000
   Generated name = Register_155_251658240

	Ch=6'b100110
   Generated name = FineTimeBit_38
@W: CL169 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\FineTimeBit.v":91:0:91:5|Pruning unused register CIn[0]. Make sure that there are no unused intermediate registers.
@W: CL265 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\FineTimeBit.v":186:0:186:5|Removing unused bit 0 of TimeLtch50_194[35:0]. Either assign all bits or reduce the width of the signal.

	MYAD=8'b10011100
	DEFAULTVALUE=32'b00000000000000000000000000000000
   Generated name = Register_156_0

	MYAD=8'b10011101
	DEFAULTVALUE=32'b11111111111111111111111111111111
   Generated name = Register_157_4294967295

	MYAD=8'b10011110
	DEFAULTVALUE=32'b00000000000000001111000000000000
   Generated name = Register_158_61440

	MYAD=8'b10011111
	DEFAULTVALUE=32'b00001111000000000000000000000000
   Generated name = Register_159_251658240

	Ch=6'b100111
   Generated name = FineTimeBit_39
@W: CL169 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\FineTimeBit.v":91:0:91:5|Pruning unused register CIn[0]. Make sure that there are no unused intermediate registers.
@W: CL265 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\FineTimeBit.v":186:0:186:5|Removing unused bit 0 of TimeLtch50_199[35:0]. Either assign all bits or reduce the width of the signal.

	MYAD=8'b10100000
	DEFAULTVALUE=32'b00000000000000000000000000000000
   Generated name = Register_160_0

	MYAD=8'b10100001
	DEFAULTVALUE=32'b11111111111111111111111111111111
   Generated name = Register_161_4294967295

	MYAD=8'b10100010
	DEFAULTVALUE=32'b00000000000000001111000000000000
   Generated name = Register_162_61440

	MYAD=8'b10100011
	DEFAULTVALUE=32'b00001111000000000000000000000000
   Generated name = Register_163_251658240

	Ch=6'b101000
   Generated name = FineTimeBit_40
@W: CL169 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\FineTimeBit.v":91:0:91:5|Pruning unused register CIn[0]. Make sure that there are no unused intermediate registers.
@W: CL265 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\FineTimeBit.v":186:0:186:5|Removing unused bit 0 of TimeLtch50_204[35:0]. Either assign all bits or reduce the width of the signal.

	MYAD=8'b10100100
	DEFAULTVALUE=32'b00000000000000000000000000000000
   Generated name = Register_164_0

	MYAD=8'b10100101
	DEFAULTVALUE=32'b11111111111111111111111111111111
   Generated name = Register_165_4294967295

	MYAD=8'b10100110
	DEFAULTVALUE=32'b00000000000000001111000000000000
   Generated name = Register_166_61440

	MYAD=8'b10100111
	DEFAULTVALUE=32'b00001111000000000000000000000000
   Generated name = Register_167_251658240

	Ch=6'b101001
   Generated name = FineTimeBit_41
@W: CL169 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\FineTimeBit.v":91:0:91:5|Pruning unused register CIn[0]. Make sure that there are no unused intermediate registers.
@W: CL265 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\FineTimeBit.v":186:0:186:5|Removing unused bit 0 of TimeLtch50_209[35:0]. Either assign all bits or reduce the width of the signal.

	MYAD=8'b10101000
	DEFAULTVALUE=32'b00000000000000000000000000000000
   Generated name = Register_168_0

	MYAD=8'b10101001
	DEFAULTVALUE=32'b11111111111111111111111111111111
   Generated name = Register_169_4294967295

	MYAD=8'b10101010
	DEFAULTVALUE=32'b00000000000000001111000000000000
   Generated name = Register_170_61440

	MYAD=8'b10101011
	DEFAULTVALUE=32'b00001111000000000000000000000000
   Generated name = Register_171_251658240

	Ch=6'b101010
   Generated name = FineTimeBit_42
@W: CL169 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\FineTimeBit.v":91:0:91:5|Pruning unused register CIn[0]. Make sure that there are no unused intermediate registers.
@W: CL265 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\FineTimeBit.v":186:0:186:5|Removing unused bit 0 of TimeLtch50_214[35:0]. Either assign all bits or reduce the width of the signal.

	MYAD=8'b10101100
	DEFAULTVALUE=32'b00000000000000000000000000000000
   Generated name = Register_172_0

	MYAD=8'b10101101
	DEFAULTVALUE=32'b11111111111111111111111111111111
   Generated name = Register_173_4294967295

	MYAD=8'b10101110
	DEFAULTVALUE=32'b00000000000000001111000000000000
   Generated name = Register_174_61440

	MYAD=8'b10101111
	DEFAULTVALUE=32'b00001111000000000000000000000000
   Generated name = Register_175_251658240

	Ch=6'b101011
   Generated name = FineTimeBit_43
@W: CL169 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\FineTimeBit.v":91:0:91:5|Pruning unused register CIn[0]. Make sure that there are no unused intermediate registers.
@W: CL265 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\FineTimeBit.v":186:0:186:5|Removing unused bit 0 of TimeLtch50_219[35:0]. Either assign all bits or reduce the width of the signal.

	MYAD=8'b10110000
	DEFAULTVALUE=32'b00000000000000000000000000000000
   Generated name = Register_176_0

	MYAD=8'b10110001
	DEFAULTVALUE=32'b11111111111111111111111111111111
   Generated name = Register_177_4294967295

	MYAD=8'b10110010
	DEFAULTVALUE=32'b00000000000000001111000000000000
   Generated name = Register_178_61440

	MYAD=8'b10110011
	DEFAULTVALUE=32'b00001111000000000000000000000000
   Generated name = Register_179_251658240

	Ch=6'b101100
   Generated name = FineTimeBit_44
@W: CL169 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\FineTimeBit.v":91:0:91:5|Pruning unused register CIn[0]. Make sure that there are no unused intermediate registers.
@W: CL265 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\FineTimeBit.v":186:0:186:5|Removing unused bit 0 of TimeLtch50_224[35:0]. Either assign all bits or reduce the width of the signal.

	MYAD=8'b10110100
	DEFAULTVALUE=32'b00000000000000000000000000000000
   Generated name = Register_180_0

	MYAD=8'b10110101
	DEFAULTVALUE=32'b11111111111111111111111111111111
   Generated name = Register_181_4294967295

	MYAD=8'b10110110
	DEFAULTVALUE=32'b00000000000000001111000000000000
   Generated name = Register_182_61440

	MYAD=8'b10110111
	DEFAULTVALUE=32'b00001111000000000000000000000000
   Generated name = Register_183_251658240

	Ch=6'b101101
   Generated name = FineTimeBit_45
@W: CL169 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\FineTimeBit.v":91:0:91:5|Pruning unused register CIn[0]. Make sure that there are no unused intermediate registers.
@W: CL265 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\FineTimeBit.v":186:0:186:5|Removing unused bit 0 of TimeLtch50_229[35:0]. Either assign all bits or reduce the width of the signal.

	MYAD=8'b10111000
	DEFAULTVALUE=32'b00000000000000000000000000000000
   Generated name = Register_184_0

	MYAD=8'b10111001
	DEFAULTVALUE=32'b11111111111111111111111111111111
   Generated name = Register_185_4294967295

	MYAD=8'b10111010
	DEFAULTVALUE=32'b00000000000000001111000000000000
   Generated name = Register_186_61440

	MYAD=8'b10111011
	DEFAULTVALUE=32'b00001111000000000000000000000000
   Generated name = Register_187_251658240

	Ch=6'b101110
   Generated name = FineTimeBit_46
@W: CL169 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\FineTimeBit.v":91:0:91:5|Pruning unused register CIn[0]. Make sure that there are no unused intermediate registers.
@W: CL265 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\FineTimeBit.v":186:0:186:5|Removing unused bit 0 of TimeLtch50_234[35:0]. Either assign all bits or reduce the width of the signal.

	MYAD=8'b10111100
	DEFAULTVALUE=32'b00000000000000000000000000000000
   Generated name = Register_188_0

	MYAD=8'b10111101
	DEFAULTVALUE=32'b11111111111111111111111111111111
   Generated name = Register_189_4294967295

	MYAD=8'b10111110
	DEFAULTVALUE=32'b00000000000000001111000000000000
   Generated name = Register_190_61440

	MYAD=8'b10111111
	DEFAULTVALUE=32'b00001111000000000000000000000000
   Generated name = Register_191_251658240

	Ch=6'b101111
   Generated name = FineTimeBit_47
@W: CL169 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\FineTimeBit.v":91:0:91:5|Pruning unused register CIn[0]. Make sure that there are no unused intermediate registers.
@W: CL265 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\FineTimeBit.v":186:0:186:5|Removing unused bit 0 of TimeLtch50_239[35:0]. Either assign all bits or reduce the width of the signal.
@W: CS101 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\project\ch32.v":613:9:613:11|Index 32 is out of range for variable DIn
@W: CS101 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\project\ch32.v":631:9:631:11|Index 33 is out of range for variable DIn
@W: CS101 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\project\ch32.v":649:9:649:11|Index 34 is out of range for variable DIn
@W: CS101 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\project\ch32.v":667:9:667:11|Index 35 is out of range for variable DIn
@W: CS101 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\project\ch32.v":685:9:685:11|Index 36 is out of range for variable DIn
@W: CS101 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\project\ch32.v":703:9:703:11|Index 37 is out of range for variable DIn
@W: CS101 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\project\ch32.v":721:9:721:11|Index 38 is out of range for variable DIn
@W: CS101 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\project\ch32.v":739:9:739:11|Index 39 is out of range for variable DIn
@W: CS101 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\project\ch32.v":757:9:757:11|Index 40 is out of range for variable DIn
@W: CS101 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\project\ch32.v":775:9:775:11|Index 41 is out of range for variable DIn
@W: CS101 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\project\ch32.v":793:9:793:11|Index 42 is out of range for variable DIn
@W: CS101 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\project\ch32.v":811:9:811:11|Index 43 is out of range for variable DIn
@W: CS101 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\project\ch32.v":829:9:829:11|Index 44 is out of range for variable DIn
@W: CS101 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\project\ch32.v":847:9:847:11|Index 45 is out of range for variable DIn
@W: CS101 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\project\ch32.v":865:9:865:11|Index 46 is out of range for variable DIn
@W: CS101 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\project\ch32.v":883:9:883:11|Index 47 is out of range for variable DIn
@W: CG360 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\project\ch32.v":31:18:31:21|Removing wire test, as there is no assignment to it.
@W: CL167 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\project\ch32.v":882:20:882:23|Input DIn of instance fb47 is floating
@W: CL167 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\project\ch32.v":864:20:864:23|Input DIn of instance fb46 is floating
@W: CL167 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\project\ch32.v":846:20:846:23|Input DIn of instance fb45 is floating
@W: CL167 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\project\ch32.v":828:20:828:23|Input DIn of instance fb44 is floating
@W: CL167 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\project\ch32.v":810:20:810:23|Input DIn of instance fb43 is floating
@W: CL167 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\project\ch32.v":792:20:792:23|Input DIn of instance fb42 is floating
@W: CL167 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\project\ch32.v":774:20:774:23|Input DIn of instance fb41 is floating
@W: CL167 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\project\ch32.v":756:20:756:23|Input DIn of instance fb40 is floating
@W: CL167 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\project\ch32.v":738:20:738:23|Input DIn of instance fb39 is floating
@W: CL167 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\project\ch32.v":720:20:720:23|Input DIn of instance fb38 is floating
@W: CL167 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\project\ch32.v":702:20:702:23|Input DIn of instance fb37 is floating
@W: CL167 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\project\ch32.v":684:20:684:23|Input DIn of instance fb36 is floating
@W: CL167 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\project\ch32.v":666:20:666:23|Input DIn of instance fb35 is floating
@W: CL167 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\project\ch32.v":648:20:648:23|Input DIn of instance fb34 is floating
@W: CL167 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\project\ch32.v":630:20:630:23|Input DIn of instance fb33 is floating
@W: CL167 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\project\ch32.v":612:20:612:23|Input DIn of instance fb32 is floating
@W: CS263 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\timestatics.v":102:4:102:4|Port-width mismatch for port Q. The port definition is 16 bits, but the actual port connection bit width is 32. Adjust either the definition or the instantiation of this port.
@W: CG360 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\timestatics.v":25:38:25:43|Removing wire tofifo, as there is no assignment to it.
@W: CG360 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\timestatics.v":51:5:51:8|Removing wire full, as there is no assignment to it.
@W: CG360 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\timestatics.v":51:11:51:12|Removing wire en, as there is no assignment to it.
@W: CG360 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\timestatics.v":54:5:54:8|Removing wire test, as there is no assignment to it.
@W: CS263 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\TriggerTDC.v":145:7:145:10|Port-width mismatch for port Q. The port definition is 32 bits, but the actual port connection bit width is 48. Adjust either the definition or the instantiation of this port.
@W: CS263 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\TriggerTDC.v":158:9:158:12|Port-width mismatch for port DIn. The port definition is 32 bits, but the actual port connection bit width is 48. Adjust either the definition or the instantiation of this port.
@W: CG360 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\TriggerTDC.v":20:13:20:18|Removing wire OUT_pD, as there is no assignment to it.
@W: CG360 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\TriggerTDC.v":22:19:22:25|Removing wire TestOut, as there is no assignment to it.
@W: CG360 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\TriggerTDC.v":55:5:55:13|Removing wire StartTest, as there is no assignment to it.
@W: CG360 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\TriggerTDCTop.v":23:19:23:25|Removing wire TestOut, as there is no assignment to it.
@W: CL157 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\TriggerTDCTop.v":23:19:23:25|*Output TestOut has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@N: CL159 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\TriggerTDCTop.v":9:11:9:15|Input IN_pA is unused.
@N: CL159 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\TriggerTDCTop.v":10:11:10:15|Input IN_pB is unused.
@N: CL159 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\TriggerTDCTop.v":11:11:11:15|Input IN_pC is unused.
@N: CL159 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\TriggerTDCTop.v":13:11:13:17|Input reset_i is unused.
@W: CL157 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\TriggerTDC.v":20:13:20:18|*Output OUT_pD has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\TriggerTDC.v":22:19:22:25|*Output TestOut has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@N: CL159 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\TriggerTDC.v":9:11:9:15|Input IN_pD is unused.
@N: CL159 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\TriggerTDC.v":23:18:23:23|Input TestIn is unused.
@W: CL246 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\timestatics.v":15:17:15:19|Input port bits 5 to 3 of clk[5:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\timestatics.v":15:17:15:19|Input port bits 1 to 0 of clk[5:0] are unused. Assign logic for all port bits or change the input port size.
@A: CL153 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\timestatics.v":21:12:21:14|*Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@N: CL201 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Teststate.v":27:1:27:6|Trying to extract state machine for register State.
@W: CL157 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\project\ch32.v":31:18:31:21|*Output test has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL279 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\FineTimeBit.v":186:0:186:5|Pruning register bits 35 to 33 of TimeLtch50[35:1]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL246 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\FineTimeBit.v":14:21:14:23|Input port bits 5 to 3 of clk[5:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL156 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\FineTimeBit.v":31:66:31:74|*Input DataOutLA[31:0] to expression [or] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@A: CL153 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v":21:11:21:13|*Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@A: CL153 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v":21:11:21:13|*Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@A: CL153 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v":21:11:21:13|*Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@A: CL153 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v":21:11:21:13|*Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@W: CL279 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\FineTimeBit.v":186:0:186:5|Pruning register bits 35 to 33 of TimeLtch50[35:1]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL246 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\FineTimeBit.v":14:21:14:23|Input port bits 5 to 3 of clk[5:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL156 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\FineTimeBit.v":31:66:31:74|*Input DataOutLA[31:0] to expression [or] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@A: CL153 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v":21:11:21:13|*Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@A: CL153 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v":21:11:21:13|*Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@A: CL153 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v":21:11:21:13|*Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@A: CL153 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v":21:11:21:13|*Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@W: CL279 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\FineTimeBit.v":186:0:186:5|Pruning register bits 35 to 33 of TimeLtch50[35:1]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL246 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\FineTimeBit.v":14:21:14:23|Input port bits 5 to 3 of clk[5:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL156 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\FineTimeBit.v":31:66:31:74|*Input DataOutLA[31:0] to expression [or] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@A: CL153 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v":21:11:21:13|*Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@A: CL153 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v":21:11:21:13|*Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@A: CL153 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v":21:11:21:13|*Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@A: CL153 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v":21:11:21:13|*Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@W: CL279 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\FineTimeBit.v":186:0:186:5|Pruning register bits 35 to 33 of TimeLtch50[35:1]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL246 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\FineTimeBit.v":14:21:14:23|Input port bits 5 to 3 of clk[5:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL156 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\FineTimeBit.v":31:66:31:74|*Input DataOutLA[31:0] to expression [or] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@A: CL153 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v":21:11:21:13|*Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@A: CL153 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v":21:11:21:13|*Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@A: CL153 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v":21:11:21:13|*Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@A: CL153 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v":21:11:21:13|*Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@W: CL279 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\FineTimeBit.v":186:0:186:5|Pruning register bits 35 to 33 of TimeLtch50[35:1]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL246 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\FineTimeBit.v":14:21:14:23|Input port bits 5 to 3 of clk[5:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL156 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\FineTimeBit.v":31:66:31:74|*Input DataOutLA[31:0] to expression [or] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@A: CL153 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v":21:11:21:13|*Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@A: CL153 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v":21:11:21:13|*Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@A: CL153 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v":21:11:21:13|*Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@A: CL153 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v":21:11:21:13|*Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@W: CL279 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\FineTimeBit.v":186:0:186:5|Pruning register bits 35 to 33 of TimeLtch50[35:1]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL246 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\FineTimeBit.v":14:21:14:23|Input port bits 5 to 3 of clk[5:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL156 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\FineTimeBit.v":31:66:31:74|*Input DataOutLA[31:0] to expression [or] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@A: CL153 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v":21:11:21:13|*Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@A: CL153 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v":21:11:21:13|*Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@A: CL153 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v":21:11:21:13|*Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@A: CL153 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v":21:11:21:13|*Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@W: CL279 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\FineTimeBit.v":186:0:186:5|Pruning register bits 35 to 33 of TimeLtch50[35:1]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL246 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\FineTimeBit.v":14:21:14:23|Input port bits 5 to 3 of clk[5:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL156 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\FineTimeBit.v":31:66:31:74|*Input DataOutLA[31:0] to expression [or] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@A: CL153 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v":21:11:21:13|*Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@A: CL153 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v":21:11:21:13|*Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@A: CL153 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v":21:11:21:13|*Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@A: CL153 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v":21:11:21:13|*Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@W: CL279 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\FineTimeBit.v":186:0:186:5|Pruning register bits 35 to 33 of TimeLtch50[35:1]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL246 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\FineTimeBit.v":14:21:14:23|Input port bits 5 to 3 of clk[5:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL156 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\FineTimeBit.v":31:66:31:74|*Input DataOutLA[31:0] to expression [or] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@A: CL153 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v":21:11:21:13|*Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@A: CL153 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v":21:11:21:13|*Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@A: CL153 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v":21:11:21:13|*Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@A: CL153 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v":21:11:21:13|*Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@W: CL279 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\FineTimeBit.v":186:0:186:5|Pruning register bits 35 to 33 of TimeLtch50[35:1]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL246 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\FineTimeBit.v":14:21:14:23|Input port bits 5 to 3 of clk[5:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL156 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\FineTimeBit.v":31:66:31:74|*Input DataOutLA[31:0] to expression [or] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@A: CL153 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v":21:11:21:13|*Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@A: CL153 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v":21:11:21:13|*Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@A: CL153 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v":21:11:21:13|*Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@A: CL153 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v":21:11:21:13|*Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@W: CL279 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\FineTimeBit.v":186:0:186:5|Pruning register bits 35 to 33 of TimeLtch50[35:1]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL246 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\FineTimeBit.v":14:21:14:23|Input port bits 5 to 3 of clk[5:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL156 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\FineTimeBit.v":31:66:31:74|*Input DataOutLA[31:0] to expression [or] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@A: CL153 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v":21:11:21:13|*Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@A: CL153 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v":21:11:21:13|*Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@A: CL153 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v":21:11:21:13|*Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@A: CL153 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v":21:11:21:13|*Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@W: CL279 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\FineTimeBit.v":186:0:186:5|Pruning register bits 35 to 33 of TimeLtch50[35:1]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL246 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\FineTimeBit.v":14:21:14:23|Input port bits 5 to 3 of clk[5:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL156 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\FineTimeBit.v":31:66:31:74|*Input DataOutLA[31:0] to expression [or] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@A: CL153 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v":21:11:21:13|*Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@A: CL153 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v":21:11:21:13|*Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@A: CL153 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v":21:11:21:13|*Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@A: CL153 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v":21:11:21:13|*Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@W: CL279 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\FineTimeBit.v":186:0:186:5|Pruning register bits 35 to 33 of TimeLtch50[35:1]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL246 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\FineTimeBit.v":14:21:14:23|Input port bits 5 to 3 of clk[5:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL156 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\FineTimeBit.v":31:66:31:74|*Input DataOutLA[31:0] to expression [or] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@A: CL153 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v":21:11:21:13|*Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@A: CL153 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v":21:11:21:13|*Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@A: CL153 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v":21:11:21:13|*Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@A: CL153 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v":21:11:21:13|*Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@W: CL279 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\FineTimeBit.v":186:0:186:5|Pruning register bits 35 to 33 of TimeLtch50[35:1]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL246 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\FineTimeBit.v":14:21:14:23|Input port bits 5 to 3 of clk[5:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL156 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\FineTimeBit.v":31:66:31:74|*Input DataOutLA[31:0] to expression [or] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@A: CL153 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v":21:11:21:13|*Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@A: CL153 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v":21:11:21:13|*Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@A: CL153 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v":21:11:21:13|*Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@A: CL153 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v":21:11:21:13|*Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@W: CL279 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\FineTimeBit.v":186:0:186:5|Pruning register bits 35 to 33 of TimeLtch50[35:1]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL246 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\FineTimeBit.v":14:21:14:23|Input port bits 5 to 3 of clk[5:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL156 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\FineTimeBit.v":31:66:31:74|*Input DataOutLA[31:0] to expression [or] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@A: CL153 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v":21:11:21:13|*Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@A: CL153 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v":21:11:21:13|*Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@A: CL153 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v":21:11:21:13|*Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@A: CL153 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v":21:11:21:13|*Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@W: CL279 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\FineTimeBit.v":186:0:186:5|Pruning register bits 35 to 33 of TimeLtch50[35:1]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL246 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\FineTimeBit.v":14:21:14:23|Input port bits 5 to 3 of clk[5:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL156 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\FineTimeBit.v":31:66:31:74|*Input DataOutLA[31:0] to expression [or] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@A: CL153 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v":21:11:21:13|*Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@A: CL153 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v":21:11:21:13|*Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@A: CL153 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v":21:11:21:13|*Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@A: CL153 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v":21:11:21:13|*Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@W: CL279 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\FineTimeBit.v":186:0:186:5|Pruning register bits 35 to 33 of TimeLtch50[35:1]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL246 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\FineTimeBit.v":14:21:14:23|Input port bits 5 to 3 of clk[5:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL156 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\FineTimeBit.v":31:66:31:74|*Input DataOutLA[31:0] to expression [or] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@A: CL153 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v":21:11:21:13|*Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@A: CL153 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v":21:11:21:13|*Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@A: CL153 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v":21:11:21:13|*Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@A: CL153 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v":21:11:21:13|*Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@W: CL279 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\FineTimeBit.v":186:0:186:5|Pruning register bits 35 to 33 of TimeLtch50[35:1]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL246 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\FineTimeBit.v":14:21:14:23|Input port bits 5 to 3 of clk[5:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL156 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\FineTimeBit.v":31:66:31:74|*Input DataOutLA[31:0] to expression [or] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@A: CL153 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v":21:11:21:13|*Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@A: CL153 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v":21:11:21:13|*Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@A: CL153 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v":21:11:21:13|*Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@A: CL153 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v":21:11:21:13|*Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@W: CL279 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\FineTimeBit.v":186:0:186:5|Pruning register bits 35 to 33 of TimeLtch50[35:1]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL246 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\FineTimeBit.v":14:21:14:23|Input port bits 5 to 3 of clk[5:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL156 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\FineTimeBit.v":31:66:31:74|*Input DataOutLA[31:0] to expression [or] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@A: CL153 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v":21:11:21:13|*Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@A: CL153 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v":21:11:21:13|*Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@A: CL153 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v":21:11:21:13|*Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@A: CL153 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v":21:11:21:13|*Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@W: CL279 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\FineTimeBit.v":186:0:186:5|Pruning register bits 35 to 33 of TimeLtch50[35:1]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL246 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\FineTimeBit.v":14:21:14:23|Input port bits 5 to 3 of clk[5:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL156 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\FineTimeBit.v":31:66:31:74|*Input DataOutLA[31:0] to expression [or] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@A: CL153 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v":21:11:21:13|*Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@A: CL153 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v":21:11:21:13|*Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@A: CL153 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v":21:11:21:13|*Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@A: CL153 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v":21:11:21:13|*Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@W: CL279 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\FineTimeBit.v":186:0:186:5|Pruning register bits 35 to 33 of TimeLtch50[35:1]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL246 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\FineTimeBit.v":14:21:14:23|Input port bits 5 to 3 of clk[5:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL156 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\FineTimeBit.v":31:66:31:74|*Input DataOutLA[31:0] to expression [or] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@A: CL153 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v":21:11:21:13|*Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@A: CL153 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v":21:11:21:13|*Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@A: CL153 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v":21:11:21:13|*Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@A: CL153 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v":21:11:21:13|*Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@W: CL279 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\FineTimeBit.v":186:0:186:5|Pruning register bits 35 to 33 of TimeLtch50[35:1]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL246 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\FineTimeBit.v":14:21:14:23|Input port bits 5 to 3 of clk[5:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL156 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\FineTimeBit.v":31:66:31:74|*Input DataOutLA[31:0] to expression [or] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@A: CL153 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v":21:11:21:13|*Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@A: CL153 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v":21:11:21:13|*Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@A: CL153 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v":21:11:21:13|*Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@A: CL153 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v":21:11:21:13|*Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@W: CL279 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\FineTimeBit.v":186:0:186:5|Pruning register bits 35 to 33 of TimeLtch50[35:1]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL246 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\FineTimeBit.v":14:21:14:23|Input port bits 5 to 3 of clk[5:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL156 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\FineTimeBit.v":31:66:31:74|*Input DataOutLA[31:0] to expression [or] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@A: CL153 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v":21:11:21:13|*Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@A: CL153 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v":21:11:21:13|*Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@A: CL153 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v":21:11:21:13|*Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@A: CL153 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v":21:11:21:13|*Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@W: CL279 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\FineTimeBit.v":186:0:186:5|Pruning register bits 35 to 33 of TimeLtch50[35:1]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL246 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\FineTimeBit.v":14:21:14:23|Input port bits 5 to 3 of clk[5:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL156 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\FineTimeBit.v":31:66:31:74|*Input DataOutLA[31:0] to expression [or] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@A: CL153 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v":21:11:21:13|*Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@A: CL153 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v":21:11:21:13|*Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@A: CL153 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v":21:11:21:13|*Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@A: CL153 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v":21:11:21:13|*Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@W: CL279 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\FineTimeBit.v":186:0:186:5|Pruning register bits 35 to 33 of TimeLtch50[35:1]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL246 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\FineTimeBit.v":14:21:14:23|Input port bits 5 to 3 of clk[5:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL156 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\FineTimeBit.v":31:66:31:74|*Input DataOutLA[31:0] to expression [or] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@A: CL153 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v":21:11:21:13|*Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@A: CL153 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v":21:11:21:13|*Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@A: CL153 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v":21:11:21:13|*Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@A: CL153 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v":21:11:21:13|*Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@W: CL279 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\FineTimeBit.v":186:0:186:5|Pruning register bits 35 to 33 of TimeLtch50[35:1]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL246 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\FineTimeBit.v":14:21:14:23|Input port bits 5 to 3 of clk[5:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL156 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\FineTimeBit.v":31:66:31:74|*Input DataOutLA[31:0] to expression [or] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@A: CL153 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v":21:11:21:13|*Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@A: CL153 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v":21:11:21:13|*Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@A: CL153 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v":21:11:21:13|*Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.

Only the first 100 messages of id 'CL153' are reported. To see all messages use 'report_messages -log C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\project\trb3_periph_blank\synlog\blank_trb3_periph_blank_compiler.srr -id CL153' in the Tcl shell. To see all messages in future runs, use the command 'message_override -limit {CL153} -count unlimited' in the Tcl shell.
@W: CL279 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\FineTimeBit.v":186:0:186:5|Pruning register bits 35 to 33 of TimeLtch50[35:1]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL246 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\FineTimeBit.v":14:21:14:23|Input port bits 5 to 3 of clk[5:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL156 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\FineTimeBit.v":31:66:31:74|*Input DataOutLA[31:0] to expression [or] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL279 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\FineTimeBit.v":186:0:186:5|Pruning register bits 35 to 33 of TimeLtch50[35:1]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL246 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\FineTimeBit.v":14:21:14:23|Input port bits 5 to 3 of clk[5:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL156 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\FineTimeBit.v":31:66:31:74|*Input DataOutLA[31:0] to expression [or] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL279 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\FineTimeBit.v":186:0:186:5|Pruning register bits 35 to 33 of TimeLtch50[35:1]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL246 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\FineTimeBit.v":14:21:14:23|Input port bits 5 to 3 of clk[5:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL156 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\FineTimeBit.v":31:66:31:74|*Input DataOutLA[31:0] to expression [or] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL279 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\FineTimeBit.v":186:0:186:5|Pruning register bits 35 to 33 of TimeLtch50[35:1]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL246 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\FineTimeBit.v":14:21:14:23|Input port bits 5 to 3 of clk[5:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL156 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\FineTimeBit.v":31:66:31:74|*Input DataOutLA[31:0] to expression [or] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL279 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\FineTimeBit.v":186:0:186:5|Pruning register bits 35 to 33 of TimeLtch50[35:1]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL246 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\FineTimeBit.v":14:21:14:23|Input port bits 5 to 3 of clk[5:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL156 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\FineTimeBit.v":31:66:31:74|*Input DataOutLA[31:0] to expression [or] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL279 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\FineTimeBit.v":186:0:186:5|Pruning register bits 35 to 33 of TimeLtch50[35:1]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL246 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\FineTimeBit.v":14:21:14:23|Input port bits 5 to 3 of clk[5:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL156 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\FineTimeBit.v":31:66:31:74|*Input DataOutLA[31:0] to expression [or] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL279 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\FineTimeBit.v":186:0:186:5|Pruning register bits 35 to 33 of TimeLtch50[35:1]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL246 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\FineTimeBit.v":14:21:14:23|Input port bits 5 to 3 of clk[5:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL156 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\FineTimeBit.v":31:66:31:74|*Input DataOutLA[31:0] to expression [or] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL279 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\FineTimeBit.v":186:0:186:5|Pruning register bits 35 to 33 of TimeLtch50[35:1]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL246 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\FineTimeBit.v":14:21:14:23|Input port bits 5 to 3 of clk[5:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL156 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\FineTimeBit.v":31:66:31:74|*Input DataOutLA[31:0] to expression [or] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL279 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\FineTimeBit.v":186:0:186:5|Pruning register bits 35 to 33 of TimeLtch50[35:1]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL246 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\FineTimeBit.v":14:21:14:23|Input port bits 5 to 3 of clk[5:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL156 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\FineTimeBit.v":31:66:31:74|*Input DataOutLA[31:0] to expression [or] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL279 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\FineTimeBit.v":186:0:186:5|Pruning register bits 35 to 33 of TimeLtch50[35:1]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL246 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\FineTimeBit.v":14:21:14:23|Input port bits 5 to 3 of clk[5:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL156 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\FineTimeBit.v":31:66:31:74|*Input DataOutLA[31:0] to expression [or] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL279 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\FineTimeBit.v":186:0:186:5|Pruning register bits 35 to 33 of TimeLtch50[35:1]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL246 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\FineTimeBit.v":14:21:14:23|Input port bits 5 to 3 of clk[5:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL156 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\FineTimeBit.v":31:66:31:74|*Input DataOutLA[31:0] to expression [or] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL279 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\FineTimeBit.v":186:0:186:5|Pruning register bits 35 to 33 of TimeLtch50[35:1]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL246 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\FineTimeBit.v":14:21:14:23|Input port bits 5 to 3 of clk[5:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL156 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\FineTimeBit.v":31:66:31:74|*Input DataOutLA[31:0] to expression [or] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL279 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\FineTimeBit.v":186:0:186:5|Pruning register bits 35 to 33 of TimeLtch50[35:1]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL246 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\FineTimeBit.v":14:21:14:23|Input port bits 5 to 3 of clk[5:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL156 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\FineTimeBit.v":31:66:31:74|*Input DataOutLA[31:0] to expression [or] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL279 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\FineTimeBit.v":186:0:186:5|Pruning register bits 35 to 33 of TimeLtch50[35:1]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL246 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\FineTimeBit.v":14:21:14:23|Input port bits 5 to 3 of clk[5:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL156 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\FineTimeBit.v":31:66:31:74|*Input DataOutLA[31:0] to expression [or] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL279 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\FineTimeBit.v":186:0:186:5|Pruning register bits 35 to 33 of TimeLtch50[35:1]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL246 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\FineTimeBit.v":14:21:14:23|Input port bits 5 to 3 of clk[5:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL156 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\FineTimeBit.v":31:66:31:74|*Input DataOutLA[31:0] to expression [or] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL279 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\FineTimeBit.v":186:0:186:5|Pruning register bits 35 to 33 of TimeLtch50[35:1]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL246 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\FineTimeBit.v":14:21:14:23|Input port bits 5 to 3 of clk[5:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL156 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\FineTimeBit.v":31:66:31:74|*Input DataOutLA[31:0] to expression [or] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL279 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\FineTimeBit.v":186:0:186:5|Pruning register bits 35 to 33 of TimeLtch50[35:1]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL246 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\FineTimeBit.v":14:21:14:23|Input port bits 5 to 3 of clk[5:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL156 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\FineTimeBit.v":31:66:31:74|*Input DataOutLA[31:0] to expression [or] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL279 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\FineTimeBit.v":186:0:186:5|Pruning register bits 35 to 33 of TimeLtch50[35:1]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL246 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\FineTimeBit.v":14:21:14:23|Input port bits 5 to 3 of clk[5:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL156 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\FineTimeBit.v":31:66:31:74|*Input DataOutLA[31:0] to expression [or] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL279 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\FineTimeBit.v":186:0:186:5|Pruning register bits 35 to 33 of TimeLtch50[35:1]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL246 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\FineTimeBit.v":14:21:14:23|Input port bits 5 to 3 of clk[5:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL156 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\FineTimeBit.v":31:66:31:74|*Input DataOutLA[31:0] to expression [or] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL279 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\FineTimeBit.v":186:0:186:5|Pruning register bits 35 to 33 of TimeLtch50[35:1]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL246 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\FineTimeBit.v":14:21:14:23|Input port bits 5 to 3 of clk[5:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL156 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\FineTimeBit.v":31:66:31:74|*Input DataOutLA[31:0] to expression [or] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL279 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\FineTimeBit.v":186:0:186:5|Pruning register bits 35 to 33 of TimeLtch50[35:1]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL246 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\FineTimeBit.v":14:21:14:23|Input port bits 5 to 3 of clk[5:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL156 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\FineTimeBit.v":31:66:31:74|*Input DataOutLA[31:0] to expression [or] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL279 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\FineTimeBit.v":186:0:186:5|Pruning register bits 35 to 33 of TimeLtch50[35:1]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL246 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\FineTimeBit.v":14:21:14:23|Input port bits 5 to 3 of clk[5:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL156 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\FineTimeBit.v":31:66:31:74|*Input DataOutLA[31:0] to expression [or] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL279 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\FineTimeBit.v":186:0:186:5|Pruning register bits 35 to 33 of TimeLtch50[35:1]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL246 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\FineTimeBit.v":14:21:14:23|Input port bits 5 to 3 of clk[5:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL156 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\FineTimeBit.v":31:66:31:74|*Input DataOutLA[31:0] to expression [or] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL157 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\ClockGen.v":12:18:12:20|*Output clk has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\ClockGen.v":21:17:21:19|*Output LED has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL138 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\ComTrans.v":80:0:80:5|Removing register 'nack' because it is only assigned 0 or its original value.
@N: CL159 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\ComTrans.v":14:11:14:14|Input Cclk is unused.

At c_ver Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:02s; Memory used current: 104MB peak: 105MB)


Process completed successfully.
# Wed Dec  9 21:20:27 2020

###########################################################]
Synopsys Netlist Linker, version comp2017q2p1, Build 190R, built Aug  4 2017
@N|Running in 64-bit mode
File C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\project\trb3_periph_blank\synwork\layer0.srs changed - recompiling
File C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\project\trb3_periph_blank\synwork\layer1.srs changed - recompiling
@W: Z198 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\media_interfaces\ecp3_sfp\sfp_1_200_int.vhd":2551:0:2551:8|Unbound component PCSD of instance PCSD_INST 
@W: Z198 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\lattice\ecp3\lattice_ecp3_fifo_18x1k.vhd":564:4:564:15|Unbound component CB2 of instance bdcnt_bctr_0 
@W: Z198 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\lattice\ecp3\lattice_ecp3_fifo_18x1k.vhd":568:4:568:15|Unbound component CB2 of instance bdcnt_bctr_1 
@W: Z198 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\lattice\ecp3\lattice_ecp3_fifo_18x1k.vhd":572:4:572:15|Unbound component CB2 of instance bdcnt_bctr_2 
@W: Z198 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\lattice\ecp3\lattice_ecp3_fifo_18x1k.vhd":576:4:576:15|Unbound component CB2 of instance bdcnt_bctr_3 
@W: Z198 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\lattice\ecp3\lattice_ecp3_fifo_18x1k.vhd":580:4:580:15|Unbound component CB2 of instance bdcnt_bctr_4 
@W: Z198 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\lattice\ecp3\lattice_ecp3_fifo_18x1k.vhd":584:4:584:15|Unbound component CB2 of instance bdcnt_bctr_5 
@W: Z198 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\lattice\ecp3\lattice_ecp3_fifo_18x1k.vhd":593:4:593:10|Unbound component ALEB2 of instance e_cmp_0 
@W: Z198 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\lattice\ecp3\lattice_ecp3_fifo_18x1k.vhd":597:4:597:10|Unbound component ALEB2 of instance e_cmp_1 
@W: Z198 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\lattice\ecp3\lattice_ecp3_fifo_18x1k.vhd":601:4:601:10|Unbound component ALEB2 of instance e_cmp_2 
@W: Z198 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\lattice\ecp3\lattice_ecp3_fifo_18x1k.vhd":605:4:605:10|Unbound component ALEB2 of instance e_cmp_3 
@W: Z198 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\lattice\ecp3\lattice_ecp3_fifo_18x1k.vhd":609:4:609:10|Unbound component ALEB2 of instance e_cmp_4 
@W: Z198 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\lattice\ecp3\lattice_ecp3_fifo_18x1k.vhd":613:4:613:10|Unbound component ALEB2 of instance e_cmp_5 
@W: Z198 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\lattice\ecp3\fifo\fifo_19x16_obuf.vhd":342:4:342:16|Unbound component PDPW16KC of instance pdp_ram_0_0_0 
@W: Z198 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\lattice\ecp3\fifo\fifo_19x16_obuf.vhd":504:4:504:15|Unbound component CB2 of instance bdcnt_bctr_0 
@W: Z198 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\lattice\ecp3\fifo\fifo_19x16_obuf.vhd":508:4:508:15|Unbound component CB2 of instance bdcnt_bctr_1 
@W: Z198 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\lattice\ecp3\fifo\fifo_19x16_obuf.vhd":512:4:512:15|Unbound component CB2 of instance bdcnt_bctr_2 
@W: Z198 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\lattice\ecp3\fifo\fifo_19x16_obuf.vhd":521:4:521:10|Unbound component ALEB2 of instance e_cmp_0 
@W: Z198 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\lattice\ecp3\fifo\fifo_19x16_obuf.vhd":525:4:525:10|Unbound component ALEB2 of instance e_cmp_1 
@W: Z198 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\lattice\ecp3\fifo\fifo_19x16_obuf.vhd":529:4:529:10|Unbound component ALEB2 of instance e_cmp_2 
@W: Z198 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\lattice\ecp3\fifo\fifo_36x2k_oreg.vhd":934:4:934:15|Unbound component CB2 of instance bdcnt_bctr_0 
@W: Z198 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\lattice\ecp3\fifo\fifo_36x2k_oreg.vhd":938:4:938:15|Unbound component CB2 of instance bdcnt_bctr_1 
@W: Z198 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\lattice\ecp3\fifo\fifo_36x2k_oreg.vhd":942:4:942:15|Unbound component CB2 of instance bdcnt_bctr_2 
@W: Z198 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\lattice\ecp3\fifo\fifo_36x2k_oreg.vhd":946:4:946:15|Unbound component CB2 of instance bdcnt_bctr_3 
@W: Z198 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\lattice\ecp3\fifo\fifo_36x2k_oreg.vhd":950:4:950:15|Unbound component CB2 of instance bdcnt_bctr_4 
@W: Z198 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\lattice\ecp3\fifo\fifo_36x2k_oreg.vhd":954:4:954:15|Unbound component CB2 of instance bdcnt_bctr_5 
@W: Z198 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\lattice\ecp3\fifo\fifo_36x2k_oreg.vhd":963:4:963:10|Unbound component ALEB2 of instance e_cmp_0 
@W: Z198 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\lattice\ecp3\fifo\fifo_36x2k_oreg.vhd":967:4:967:10|Unbound component ALEB2 of instance e_cmp_1 
@W: Z198 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\lattice\ecp3\fifo\fifo_36x2k_oreg.vhd":971:4:971:10|Unbound component ALEB2 of instance e_cmp_2 
@W: Z198 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\lattice\ecp3\fifo\fifo_36x2k_oreg.vhd":975:4:975:10|Unbound component ALEB2 of instance e_cmp_3 
@W: Z198 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\lattice\ecp3\fifo\fifo_36x2k_oreg.vhd":979:4:979:10|Unbound component ALEB2 of instance e_cmp_4 
@W: Z198 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\lattice\ecp3\fifo\fifo_36x2k_oreg.vhd":983:4:983:10|Unbound component ALEB2 of instance e_cmp_5 
@W: Z198 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\lattice\ecp3\fifo\fifo_36x512_oreg.vhd":435:4:435:16|Unbound component PDPW16KC of instance pdp_ram_0_0_0 
@W: Z198 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\lattice\ecp3\fifo\fifo_36x512_oreg.vhd":711:4:711:15|Unbound component CB2 of instance bdcnt_bctr_0 
@W: Z198 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\lattice\ecp3\fifo\fifo_36x512_oreg.vhd":715:4:715:15|Unbound component CB2 of instance bdcnt_bctr_1 
@W: Z198 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\lattice\ecp3\fifo\fifo_36x512_oreg.vhd":719:4:719:15|Unbound component CB2 of instance bdcnt_bctr_2 
@W: Z198 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\lattice\ecp3\fifo\fifo_36x512_oreg.vhd":723:4:723:15|Unbound component CB2 of instance bdcnt_bctr_3 
@W: Z198 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\lattice\ecp3\fifo\fifo_36x512_oreg.vhd":727:4:727:15|Unbound component CB2 of instance bdcnt_bctr_4 
@W: Z198 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\lattice\ecp3\fifo\fifo_36x512_oreg.vhd":736:4:736:10|Unbound component ALEB2 of instance e_cmp_0 
@W: Z198 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\lattice\ecp3\fifo\fifo_36x512_oreg.vhd":740:4:740:10|Unbound component ALEB2 of instance e_cmp_1 
@W: Z198 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\lattice\ecp3\fifo\fifo_36x512_oreg.vhd":744:4:744:10|Unbound component ALEB2 of instance e_cmp_2 
@W: Z198 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\lattice\ecp3\fifo\fifo_36x512_oreg.vhd":748:4:748:10|Unbound component ALEB2 of instance e_cmp_3 
@W: Z198 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\lattice\ecp3\fifo\fifo_36x512_oreg.vhd":752:4:752:10|Unbound component ALEB2 of instance e_cmp_4 
@W: Z198 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\lattice\ecp3\fifo\fifo_18x512_oreg.vhd":435:4:435:16|Unbound component PDPW16KC of instance pdp_ram_0_0_0 
@W: Z198 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\lattice\ecp3\fifo\fifo_18x512_oreg.vhd":711:4:711:15|Unbound component CB2 of instance bdcnt_bctr_0 
@W: Z198 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\lattice\ecp3\fifo\fifo_18x512_oreg.vhd":715:4:715:15|Unbound component CB2 of instance bdcnt_bctr_1 
@W: Z198 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\lattice\ecp3\fifo\fifo_18x512_oreg.vhd":719:4:719:15|Unbound component CB2 of instance bdcnt_bctr_2 
@W: Z198 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\lattice\ecp3\fifo\fifo_18x512_oreg.vhd":723:4:723:15|Unbound component CB2 of instance bdcnt_bctr_3 
@W: Z198 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\lattice\ecp3\fifo\fifo_18x512_oreg.vhd":727:4:727:15|Unbound component CB2 of instance bdcnt_bctr_4 
@W: Z198 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\lattice\ecp3\fifo\fifo_18x512_oreg.vhd":736:4:736:10|Unbound component ALEB2 of instance e_cmp_0 
@W: Z198 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\lattice\ecp3\fifo\fifo_18x512_oreg.vhd":740:4:740:10|Unbound component ALEB2 of instance e_cmp_1 
@W: Z198 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\lattice\ecp3\fifo\fifo_18x512_oreg.vhd":744:4:744:10|Unbound component ALEB2 of instance e_cmp_2 
@W: Z198 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\lattice\ecp3\fifo\fifo_18x512_oreg.vhd":748:4:748:10|Unbound component ALEB2 of instance e_cmp_3 
@W: Z198 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\lattice\ecp3\fifo\fifo_18x512_oreg.vhd":752:4:752:10|Unbound component ALEB2 of instance e_cmp_4 
@W: Z198 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3\base\code\sedcheck.vhd":204:0:204:6|Unbound component SEDCA of instance THE_SED 
@W: Z198 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\lattice\ecp3\fifo\fifo_18x1k_oreg.vhd":770:4:770:15|Unbound component CB2 of instance bdcnt_bctr_0 
@W: Z198 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\lattice\ecp3\fifo\fifo_18x1k_oreg.vhd":774:4:774:15|Unbound component CB2 of instance bdcnt_bctr_1 
@W: Z198 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\lattice\ecp3\fifo\fifo_18x1k_oreg.vhd":778:4:778:15|Unbound component CB2 of instance bdcnt_bctr_2 
@W: Z198 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\lattice\ecp3\fifo\fifo_18x1k_oreg.vhd":782:4:782:15|Unbound component CB2 of instance bdcnt_bctr_3 
@W: Z198 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\lattice\ecp3\fifo\fifo_18x1k_oreg.vhd":786:4:786:15|Unbound component CB2 of instance bdcnt_bctr_4 
@W: Z198 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\lattice\ecp3\fifo\fifo_18x1k_oreg.vhd":790:4:790:15|Unbound component CB2 of instance bdcnt_bctr_5 
@W: Z198 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\lattice\ecp3\fifo\fifo_18x1k_oreg.vhd":799:4:799:10|Unbound component ALEB2 of instance e_cmp_0 
@W: Z198 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\lattice\ecp3\fifo\fifo_18x1k_oreg.vhd":803:4:803:10|Unbound component ALEB2 of instance e_cmp_1 
@W: Z198 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\lattice\ecp3\fifo\fifo_18x1k_oreg.vhd":807:4:807:10|Unbound component ALEB2 of instance e_cmp_2 
@W: Z198 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\lattice\ecp3\fifo\fifo_18x1k_oreg.vhd":811:4:811:10|Unbound component ALEB2 of instance e_cmp_3 
@W: Z198 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\lattice\ecp3\fifo\fifo_18x1k_oreg.vhd":815:4:815:10|Unbound component ALEB2 of instance e_cmp_4 
@W: Z198 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\lattice\ecp3\fifo\fifo_18x1k_oreg.vhd":819:4:819:10|Unbound component ALEB2 of instance e_cmp_5 

=======================================================================================
For a summary of linker messages for components that did not bind, please see log file:
@L: C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\project\trb3_periph_blank\synwork\blank_trb3_periph_blank_comp.linkerlog
=======================================================================================


At syn_nfilter Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 132MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Dec  9 21:20:28 2020

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:12s; CPU Time elapsed 0h:00m:12s; Memory used current: 4MB peak: 5MB)

Process took 0h:00m:12s realtime, 0h:00m:12s cputime

Process completed successfully.
# Wed Dec  9 21:20:29 2020

###########################################################]
