/*
 * Copyright (C) 2013 HandEra, Inc. All Rights Reserved.
 *
 * This program is free software; you can redistribute it and/or modify
 * it under the terms of the GNU General Public License as published by
 * the Free Software Foundation; either version 2 of the License, or
 * (at your option) any later version.

 * This program is distributed in the hope that it will be useful,
 * but WITHOUT ANY WARRANTY; without even the implied warranty of
 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
 * GNU General Public License for more details.

 * You should have received a copy of the GNU General Public License along
 * with this program; if not, write to the Free Software Foundation, Inc.,
 * 51 Franklin Street, Fifth Floor, Boston, MA 02110-1301 USA.
 */

#ifndef _BOARD_AMHERST_H
#define _BOARD_AMHERST_H
#include <mach/iomux-mx6dl.h>

static iomux_v3_cfg_t amherst_pads[] = {
	/* AUDMUX */
	MX6DL_PAD_CSI0_DAT4__AUDMUX_AUD3_TXC,
	MX6DL_PAD_CSI0_DAT5__AUDMUX_AUD3_TXD,
	MX6DL_PAD_CSI0_DAT6__AUDMUX_AUD3_TXFS,
	MX6DL_PAD_CSI0_DAT7__AUDMUX_AUD3_RXD,

	/* CSPI2 - SPI Flash/Option Board */
	MX6DL_PAD_EIM_OE__ECSPI2_MISO,
	MX6DL_PAD_EIM_CS0__ECSPI2_SCLK,
	MX6DL_PAD_EIM_CS1__ECSPI2_MOSI,
	MX6DL_PAD_EIM_D24__ECSPI2_SS2,
	MX6DL_PAD_EIM_D25__ECSPI2_SS3,	// Out to option board

	/* ENET */
	MX6DL_PAD_ENET_MDIO__ENET_MDIO,
	MX6DL_PAD_ENET_MDC__ENET_MDC,
	MX6DL_PAD_ENET_TXD0__ENET_TDATA_0,
	MX6DL_PAD_ENET_TXD1__ENET_TDATA_1,
	MX6DL_PAD_ENET_TX_EN__ENET_TX_EN,
	MX6DL_PAD_ENET_RXD0__ENET_RDATA_0,
	MX6DL_PAD_ENET_RXD1__ENET_RDATA_1,
	MX6DL_PAD_ENET_RX_ER__ENET_RX_ER,
	MX6DL_PAD_ENET_CRS_DV__ENET_RX_EN,
	MX6DL_PAD_GPIO_3__GPIO_1_3,	// nRST
	MX6DL_PAD_GPIO_16__ENET_ANATOP_ETHERNET_REF_OUT, // IEEE 1588 clock
	MX6DL_PAD_KEY_COL2__GPIO_4_10,	// RMII Interrupt

	/* I2C1 */
	MX6DL_PAD_CSI0_DAT8__I2C1_SDA,
	MX6DL_PAD_CSI0_DAT9__I2C1_SCL,

	/* I2C3 */
	MX6DL_PAD_EIM_D17__I2C3_SCL,
	MX6DL_PAD_EIM_D18__I2C3_SDA,

	/* FlexCAN CAN2 */
	MX6DL_PAD_KEY_ROW4__CAN2_RXCAN,
	MX6DL_PAD_KEY_COL4__CAN2_TXCAN,

	/* UART1 for debug */
	MX6DL_PAD_CSI0_DAT10__UART1_TXD,
	MX6DL_PAD_CSI0_DAT11__UART1_RXD,

	/* UART2 to option board */
	MX6DL_PAD_EIM_D26__UART2_TXD,
	MX6DL_PAD_EIM_D27__UART2_RXD,
	MX6DL_PAD_EIM_D28__UART2_CTS,
	MX6DL_PAD_EIM_D29__UART2_RTS,

	/* UART4 to option board */
	MX6DL_PAD_CSI0_DAT12__UART4_TXD,
	MX6DL_PAD_CSI0_DAT13__UART4_RXD,
	MX6DL_PAD_CSI0_DAT17__UART4_CTS,
	MX6DL_PAD_CSI0_DAT16__UART4_RTS,

	/* USB OTG */
	MX6DL_PAD_GPIO_1__USBOTG_ID,
	MX6DL_PAD_EIM_D21__USBOH3_USBOTG_OC,
	MX6DL_PAD_EIM_D22__USBOH3_USBOTG_PWR,	// OTG_VBUS_EN

	/* USB Host */
	MX6DL_PAD_EIM_D30__USBOH3_USBH1_OC,
	MX6DL_PAD_EIM_D31__GPIO_3_31,	// HOST_VBUS_EN
	MX6DL_PAD_RGMII_TXC__USBOH3_H2_DATA,
	MX6DL_PAD_RGMII_TX_CTL__USBOH3_H2_STROBE,
	MX6DL_PAD_RGMII_RX_CTL__USBOH3_H3_DATA,
	MX6DL_PAD_RGMII_RXC__USBOH3_H3_STROBE,

	/* USDHC2 */
	MX6DL_PAD_SD2_CLK__USDHC2_CLK,
	MX6DL_PAD_SD2_CMD__USDHC2_CMD,
	MX6DL_PAD_SD2_DAT0__USDHC2_DAT0,
	MX6DL_PAD_SD2_DAT1__USDHC2_DAT1,
	MX6DL_PAD_SD2_DAT2__USDHC2_DAT2,
	MX6DL_PAD_SD2_DAT3__USDHC2_DAT3,
	//MX6DL_PAD_GPIO_4__USDHC2_CD,
	MX6DL_PAD_GPIO_4__GPIO_1_4, // SD2_CDF
	//MX6DL_PAD_GPIO_2__USDHC2_WP,
	MX6DL_PAD_GPIO_2__GPIO_1_2, // SD2_WP
	MX6DL_PAD_GPIO_18__GPIO_7_13,	// SD2_PWR_EN

	/* USDHC4 - eMMC */
	MX6DL_PAD_SD4_CLK__USDHC4_CLK_50MHZ,
	MX6DL_PAD_SD4_CMD__USDHC4_CMD_50MHZ,
	MX6DL_PAD_SD4_DAT0__USDHC4_DAT0_50MHZ,
	MX6DL_PAD_SD4_DAT1__USDHC4_DAT1_50MHZ,
	MX6DL_PAD_SD4_DAT2__USDHC4_DAT2_50MHZ,
	MX6DL_PAD_SD4_DAT3__USDHC4_DAT3_50MHZ,
	MX6DL_PAD_SD4_DAT4__USDHC4_DAT4_50MHZ,
	MX6DL_PAD_SD4_DAT5__USDHC4_DAT5_50MHZ,
	MX6DL_PAD_SD4_DAT6__USDHC4_DAT6_50MHZ,
	MX6DL_PAD_SD4_DAT7__USDHC4_DAT7_50MHZ,

	/* HDMI_CEC_IN*/
	MX6DL_PAD_KEY_ROW2__HDMI_TX_CEC_LINE,

	/* CCM - Audio, USB clock  */
	MX6DL_PAD_GPIO_0__CCM_CLKO,

	/* WiFi */
	/* UART5 */
	MX6DL_PAD_CSI0_DAT14__UART5_TXD,
	MX6DL_PAD_CSI0_DAT15__UART5_RXD,
	MX6DL_PAD_CSI0_DAT19__UART5_CTS,
	MX6DL_PAD_CSI0_DAT18__UART5_RTS,
	/* USDHC3 */
	MX6DL_PAD_SD3_CLK__USDHC3_CLK_50MHZ,
	MX6DL_PAD_SD3_CMD__USDHC3_CMD_50MHZ,
	MX6DL_PAD_SD3_DAT0__USDHC3_DAT0_50MHZ,
	MX6DL_PAD_SD3_DAT1__USDHC3_DAT1_50MHZ,
	MX6DL_PAD_SD3_DAT2__USDHC3_DAT2_50MHZ,
	MX6DL_PAD_SD3_DAT3__USDHC3_DAT3_50MHZ,
	/* AUDMUX */
	MX6DL_PAD_KEY_COL0__AUDMUX_AUD5_TXC,
	MX6DL_PAD_KEY_ROW0__AUDMUX_AUD5_TXD,
	MX6DL_PAD_KEY_COL1__AUDMUX_AUD5_TXFS,
	MX6DL_PAD_KEY_ROW1__AUDMUX_AUD5_RXD,
	/* 32kHz CLK */
	MX6DL_PAD_GPIO_8__ANATOP_ANATOP_32K_OUT,
	/* GPIOs */
	MX6DL_PAD_SD3_DAT4__GPIO_7_1,	// WF_PWRDNF
	MX6DL_PAD_SD3_RST__GPIO_7_8,	// WF_RSTF
	MX6DL_PAD_SD3_DAT5__GPIO_7_0,	// WF_WAKEUP

	/* Option PWM */
	MX6DL_PAD_SD1_DAT2__PWM2_PWMO,	// GPIO1[19]

	/* Display PWM and Control */
	MX6DL_PAD_GPIO_9__PWM1_PWMO,	// GPIO1[9], EXT_PWM
	MX6DL_PAD_EIM_D19__GPIO_3_19,	// EXT_VID_EN

	/* Relay */
	MX6DL_PAD_EIM_D20__GPIO_3_20,	// EXT_RELAY

	/* PCIe */
	MX6DL_PAD_CSI0_DATA_EN__GPIO_5_20, // PCIE_WAKEF
	MX6DL_PAD_GPIO_17__GPIO_7_12,	   // PCIE_RSTF
	MX6DL_PAD_KEY_ROW3__GPIO_4_13,	   // PCIE_DISF

	/* LEDs */
	MX6DL_PAD_DISP0_DAT7__GPIO_4_28, // LED_BLU
	MX6DL_PAD_DISP0_DAT8__GPIO_4_29, // LED_GRN

	/* GPIOs */
	MX6DL_PAD_EIM_D23__GPIO_3_23,		// GPIO3[23]
	MX6DL_PAD_DISP0_DAT9__GPIO_4_30,	// GPIO4[30]
	MX6DL_PAD_DISP0_DAT10__GPIO_4_31,	// GPIO4[31]
	MX6DL_PAD_DISP0_DAT11__GPIO_5_5,	// GPIO5[5]
	MX6DL_PAD_DISP0_DAT12__GPIO_5_6,	// GPIO5[6]
	MX6DL_PAD_DISP0_DAT13__GPIO_5_7,	// GPIO5[7]
	MX6DL_PAD_DISP0_DAT14__GPIO_5_8,	// GPIO5[8]
	MX6DL_PAD_DISP0_DAT15__GPIO_5_9,	// GPIO5[9]
	MX6DL_PAD_DISP0_DAT16__GPIO_5_10,	// GPIO5[10]
	MX6DL_PAD_DISP0_DAT17__GPIO_5_11,	// GPIO5[11]
	MX6DL_PAD_DISP0_DAT18__GPIO_5_12,	// GPIO5[12]
	MX6DL_PAD_DISP0_DAT19__GPIO_5_13,	// GPIO5[13]
	MX6DL_PAD_DISP0_DAT20__GPIO_5_14,	// GPIO5[14]
	MX6DL_PAD_DISP0_DAT21__GPIO_5_15,	// GPIO5[15]
	MX6DL_PAD_DISP0_DAT22__GPIO_5_16,	// GPIO5[16]
	MX6DL_PAD_DISP0_DAT23__GPIO_5_17,	// GPIO5[17]
	MX6DL_PAD_CSI0_PIXCLK__GPIO_5_18,	// GPIO5[18]
	MX6DL_PAD_CSI0_MCLK__GPIO_5_19,		// GPIO5[19]
	MX6DL_PAD_CSI0_VSYNC__GPIO_5_21,	// GPIO5[21]
};

static iomux_v3_cfg_t amherst_hdmi_ddc_pads[] = {
	MX6DL_PAD_EIM_EB2__HDMI_TX_DDC_SCL, /* HDMI DDC SCL */
	MX6DL_PAD_EIM_D16__HDMI_TX_DDC_SDA, /* HDMI DDC SDA */
};

#endif
