{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 10.0 Build 218 06/27/2010 SJ Full Version " "Info: Version 10.0 Build 218 06/27/2010 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jul 28 18:02:54 2012 " "Info: Processing started: Sat Jul 28 18:02:54 2012" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off toggle -c toggle " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off toggle -c toggle" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Info: Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "toggle EP2C35F672C7 " "Info: Selected device EP2C35F672C7 for design \"toggle\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F672C7 " "Info: Device EP2C50F672C7 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C70F672C7 " "Info: Device EP2C70F672C7 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Info: Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ E3 " "Info: Pin ~ASDO~ is reserved at location E3" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/albert/Google Drive/Coding_zone/Verilog/Quartus_workspace/Nand_flash_v1/toggle/" 0 { } { { 0 { 0 ""} 0 211 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ D3 " "Info: Pin ~nCSO~ is reserved at location D3" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/albert/Google Drive/Coding_zone/Verilog/Quartus_workspace/Nand_flash_v1/toggle/" 0 { } { { 0 { 0 ""} 0 212 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS150p/nCEO~ AE24 " "Info: Pin ~LVDS150p/nCEO~ is reserved at location AE24" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { ~LVDS150p/nCEO~ } } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~LVDS150p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/albert/Google Drive/Coding_zone/Verilog/Quartus_workspace/Nand_flash_v1/toggle/" 0 { } { { 0 { 0 ""} 0 213 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "62 62 " "Critical Warning: No exact pin location assignment(s) for 62 pins of 62 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "done " "Info: Pin done not assigned to an exact location on the device" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { done } } } { "toggle.v" "" { Text "C:/Users/albert/Google Drive/Coding_zone/Verilog/Quartus_workspace/Nand_flash_v1/toggle/toggle.v" 19 0 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { done } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/albert/Google Drive/Coding_zone/Verilog/Quartus_workspace/Nand_flash_v1/toggle/" 0 { } { { 0 { 0 ""} 0 71 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outputVEC\[0\] " "Info: Pin outputVEC\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { outputVEC[0] } } } { "toggle.v" "" { Text "C:/Users/albert/Google Drive/Coding_zone/Verilog/Quartus_workspace/Nand_flash_v1/toggle/toggle.v" 20 0 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { outputVEC[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/albert/Google Drive/Coding_zone/Verilog/Quartus_workspace/Nand_flash_v1/toggle/" 0 { } { { 0 { 0 ""} 0 33 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outputVEC\[1\] " "Info: Pin outputVEC\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { outputVEC[1] } } } { "toggle.v" "" { Text "C:/Users/albert/Google Drive/Coding_zone/Verilog/Quartus_workspace/Nand_flash_v1/toggle/toggle.v" 20 0 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { outputVEC[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/albert/Google Drive/Coding_zone/Verilog/Quartus_workspace/Nand_flash_v1/toggle/" 0 { } { { 0 { 0 ""} 0 34 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outputVEC\[2\] " "Info: Pin outputVEC\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { outputVEC[2] } } } { "toggle.v" "" { Text "C:/Users/albert/Google Drive/Coding_zone/Verilog/Quartus_workspace/Nand_flash_v1/toggle/toggle.v" 20 0 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { outputVEC[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/albert/Google Drive/Coding_zone/Verilog/Quartus_workspace/Nand_flash_v1/toggle/" 0 { } { { 0 { 0 ""} 0 35 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outputVEC\[3\] " "Info: Pin outputVEC\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { outputVEC[3] } } } { "toggle.v" "" { Text "C:/Users/albert/Google Drive/Coding_zone/Verilog/Quartus_workspace/Nand_flash_v1/toggle/toggle.v" 20 0 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { outputVEC[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/albert/Google Drive/Coding_zone/Verilog/Quartus_workspace/Nand_flash_v1/toggle/" 0 { } { { 0 { 0 ""} 0 36 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outputVEC\[4\] " "Info: Pin outputVEC\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { outputVEC[4] } } } { "toggle.v" "" { Text "C:/Users/albert/Google Drive/Coding_zone/Verilog/Quartus_workspace/Nand_flash_v1/toggle/toggle.v" 20 0 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { outputVEC[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/albert/Google Drive/Coding_zone/Verilog/Quartus_workspace/Nand_flash_v1/toggle/" 0 { } { { 0 { 0 ""} 0 37 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "internalCNT_out\[0\] " "Info: Pin internalCNT_out\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { internalCNT_out[0] } } } { "toggle.v" "" { Text "C:/Users/albert/Google Drive/Coding_zone/Verilog/Quartus_workspace/Nand_flash_v1/toggle/toggle.v" 22 0 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { internalCNT_out[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/albert/Google Drive/Coding_zone/Verilog/Quartus_workspace/Nand_flash_v1/toggle/" 0 { } { { 0 { 0 ""} 0 38 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "internalCNT_out\[1\] " "Info: Pin internalCNT_out\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { internalCNT_out[1] } } } { "toggle.v" "" { Text "C:/Users/albert/Google Drive/Coding_zone/Verilog/Quartus_workspace/Nand_flash_v1/toggle/toggle.v" 22 0 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { internalCNT_out[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/albert/Google Drive/Coding_zone/Verilog/Quartus_workspace/Nand_flash_v1/toggle/" 0 { } { { 0 { 0 ""} 0 39 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "internalCNT_out\[2\] " "Info: Pin internalCNT_out\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { internalCNT_out[2] } } } { "toggle.v" "" { Text "C:/Users/albert/Google Drive/Coding_zone/Verilog/Quartus_workspace/Nand_flash_v1/toggle/toggle.v" 22 0 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { internalCNT_out[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/albert/Google Drive/Coding_zone/Verilog/Quartus_workspace/Nand_flash_v1/toggle/" 0 { } { { 0 { 0 ""} 0 40 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "internalCNT_out\[3\] " "Info: Pin internalCNT_out\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { internalCNT_out[3] } } } { "toggle.v" "" { Text "C:/Users/albert/Google Drive/Coding_zone/Verilog/Quartus_workspace/Nand_flash_v1/toggle/toggle.v" 22 0 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { internalCNT_out[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/albert/Google Drive/Coding_zone/Verilog/Quartus_workspace/Nand_flash_v1/toggle/" 0 { } { { 0 { 0 ""} 0 41 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "internalCNT_out\[4\] " "Info: Pin internalCNT_out\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { internalCNT_out[4] } } } { "toggle.v" "" { Text "C:/Users/albert/Google Drive/Coding_zone/Verilog/Quartus_workspace/Nand_flash_v1/toggle/toggle.v" 22 0 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { internalCNT_out[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/albert/Google Drive/Coding_zone/Verilog/Quartus_workspace/Nand_flash_v1/toggle/" 0 { } { { 0 { 0 ""} 0 42 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "internalCNT_out\[5\] " "Info: Pin internalCNT_out\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { internalCNT_out[5] } } } { "toggle.v" "" { Text "C:/Users/albert/Google Drive/Coding_zone/Verilog/Quartus_workspace/Nand_flash_v1/toggle/toggle.v" 22 0 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { internalCNT_out[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/albert/Google Drive/Coding_zone/Verilog/Quartus_workspace/Nand_flash_v1/toggle/" 0 { } { { 0 { 0 ""} 0 43 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "internalCNT_out\[6\] " "Info: Pin internalCNT_out\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { internalCNT_out[6] } } } { "toggle.v" "" { Text "C:/Users/albert/Google Drive/Coding_zone/Verilog/Quartus_workspace/Nand_flash_v1/toggle/toggle.v" 22 0 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { internalCNT_out[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/albert/Google Drive/Coding_zone/Verilog/Quartus_workspace/Nand_flash_v1/toggle/" 0 { } { { 0 { 0 ""} 0 44 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "internalCNT_out\[7\] " "Info: Pin internalCNT_out\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { internalCNT_out[7] } } } { "toggle.v" "" { Text "C:/Users/albert/Google Drive/Coding_zone/Verilog/Quartus_workspace/Nand_flash_v1/toggle/toggle.v" 22 0 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { internalCNT_out[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/albert/Google Drive/Coding_zone/Verilog/Quartus_workspace/Nand_flash_v1/toggle/" 0 { } { { 0 { 0 ""} 0 45 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "internalCNT_out\[8\] " "Info: Pin internalCNT_out\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { internalCNT_out[8] } } } { "toggle.v" "" { Text "C:/Users/albert/Google Drive/Coding_zone/Verilog/Quartus_workspace/Nand_flash_v1/toggle/toggle.v" 22 0 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { internalCNT_out[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/albert/Google Drive/Coding_zone/Verilog/Quartus_workspace/Nand_flash_v1/toggle/" 0 { } { { 0 { 0 ""} 0 46 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "internalCNT_out\[9\] " "Info: Pin internalCNT_out\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { internalCNT_out[9] } } } { "toggle.v" "" { Text "C:/Users/albert/Google Drive/Coding_zone/Verilog/Quartus_workspace/Nand_flash_v1/toggle/toggle.v" 22 0 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { internalCNT_out[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/albert/Google Drive/Coding_zone/Verilog/Quartus_workspace/Nand_flash_v1/toggle/" 0 { } { { 0 { 0 ""} 0 47 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "internalCNT_out\[10\] " "Info: Pin internalCNT_out\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { internalCNT_out[10] } } } { "toggle.v" "" { Text "C:/Users/albert/Google Drive/Coding_zone/Verilog/Quartus_workspace/Nand_flash_v1/toggle/toggle.v" 22 0 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { internalCNT_out[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/albert/Google Drive/Coding_zone/Verilog/Quartus_workspace/Nand_flash_v1/toggle/" 0 { } { { 0 { 0 ""} 0 48 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "internalCNT_out\[11\] " "Info: Pin internalCNT_out\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { internalCNT_out[11] } } } { "toggle.v" "" { Text "C:/Users/albert/Google Drive/Coding_zone/Verilog/Quartus_workspace/Nand_flash_v1/toggle/toggle.v" 22 0 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { internalCNT_out[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/albert/Google Drive/Coding_zone/Verilog/Quartus_workspace/Nand_flash_v1/toggle/" 0 { } { { 0 { 0 ""} 0 49 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "state_tb\[0\] " "Info: Pin state_tb\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { state_tb[0] } } } { "toggle.v" "" { Text "C:/Users/albert/Google Drive/Coding_zone/Verilog/Quartus_workspace/Nand_flash_v1/toggle/toggle.v" 25 0 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { state_tb[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/albert/Google Drive/Coding_zone/Verilog/Quartus_workspace/Nand_flash_v1/toggle/" 0 { } { { 0 { 0 ""} 0 50 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "state_tb\[1\] " "Info: Pin state_tb\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { state_tb[1] } } } { "toggle.v" "" { Text "C:/Users/albert/Google Drive/Coding_zone/Verilog/Quartus_workspace/Nand_flash_v1/toggle/toggle.v" 25 0 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { state_tb[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/albert/Google Drive/Coding_zone/Verilog/Quartus_workspace/Nand_flash_v1/toggle/" 0 { } { { 0 { 0 ""} 0 51 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clk200_tb " "Info: Pin clk200_tb not assigned to an exact location on the device" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { clk200_tb } } } { "toggle.v" "" { Text "C:/Users/albert/Google Drive/Coding_zone/Verilog/Quartus_workspace/Nand_flash_v1/toggle/toggle.v" 26 0 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk200_tb } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/albert/Google Drive/Coding_zone/Verilog/Quartus_workspace/Nand_flash_v1/toggle/" 0 { } { { 0 { 0 ""} 0 72 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "delayCNT_tb\[0\] " "Info: Pin delayCNT_tb\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { delayCNT_tb[0] } } } { "toggle.v" "" { Text "C:/Users/albert/Google Drive/Coding_zone/Verilog/Quartus_workspace/Nand_flash_v1/toggle/toggle.v" 27 0 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { delayCNT_tb[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/albert/Google Drive/Coding_zone/Verilog/Quartus_workspace/Nand_flash_v1/toggle/" 0 { } { { 0 { 0 ""} 0 52 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "delayCNT_tb\[1\] " "Info: Pin delayCNT_tb\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { delayCNT_tb[1] } } } { "toggle.v" "" { Text "C:/Users/albert/Google Drive/Coding_zone/Verilog/Quartus_workspace/Nand_flash_v1/toggle/toggle.v" 27 0 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { delayCNT_tb[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/albert/Google Drive/Coding_zone/Verilog/Quartus_workspace/Nand_flash_v1/toggle/" 0 { } { { 0 { 0 ""} 0 53 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "delayCNT_tb\[2\] " "Info: Pin delayCNT_tb\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { delayCNT_tb[2] } } } { "toggle.v" "" { Text "C:/Users/albert/Google Drive/Coding_zone/Verilog/Quartus_workspace/Nand_flash_v1/toggle/toggle.v" 27 0 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { delayCNT_tb[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/albert/Google Drive/Coding_zone/Verilog/Quartus_workspace/Nand_flash_v1/toggle/" 0 { } { { 0 { 0 ""} 0 54 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "delayCNT_tb\[3\] " "Info: Pin delayCNT_tb\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { delayCNT_tb[3] } } } { "toggle.v" "" { Text "C:/Users/albert/Google Drive/Coding_zone/Verilog/Quartus_workspace/Nand_flash_v1/toggle/toggle.v" 27 0 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { delayCNT_tb[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/albert/Google Drive/Coding_zone/Verilog/Quartus_workspace/Nand_flash_v1/toggle/" 0 { } { { 0 { 0 ""} 0 55 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "internalCNT_tb\[0\] " "Info: Pin internalCNT_tb\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { internalCNT_tb[0] } } } { "toggle.v" "" { Text "C:/Users/albert/Google Drive/Coding_zone/Verilog/Quartus_workspace/Nand_flash_v1/toggle/toggle.v" 30 0 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { internalCNT_tb[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/albert/Google Drive/Coding_zone/Verilog/Quartus_workspace/Nand_flash_v1/toggle/" 0 { } { { 0 { 0 ""} 0 56 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "internalCNT_tb\[1\] " "Info: Pin internalCNT_tb\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { internalCNT_tb[1] } } } { "toggle.v" "" { Text "C:/Users/albert/Google Drive/Coding_zone/Verilog/Quartus_workspace/Nand_flash_v1/toggle/toggle.v" 30 0 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { internalCNT_tb[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/albert/Google Drive/Coding_zone/Verilog/Quartus_workspace/Nand_flash_v1/toggle/" 0 { } { { 0 { 0 ""} 0 57 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "internalCNT_tb\[2\] " "Info: Pin internalCNT_tb\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { internalCNT_tb[2] } } } { "toggle.v" "" { Text "C:/Users/albert/Google Drive/Coding_zone/Verilog/Quartus_workspace/Nand_flash_v1/toggle/toggle.v" 30 0 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { internalCNT_tb[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/albert/Google Drive/Coding_zone/Verilog/Quartus_workspace/Nand_flash_v1/toggle/" 0 { } { { 0 { 0 ""} 0 58 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "internalCNT_tb\[3\] " "Info: Pin internalCNT_tb\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { internalCNT_tb[3] } } } { "toggle.v" "" { Text "C:/Users/albert/Google Drive/Coding_zone/Verilog/Quartus_workspace/Nand_flash_v1/toggle/toggle.v" 30 0 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { internalCNT_tb[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/albert/Google Drive/Coding_zone/Verilog/Quartus_workspace/Nand_flash_v1/toggle/" 0 { } { { 0 { 0 ""} 0 59 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "internalCNT_tb\[4\] " "Info: Pin internalCNT_tb\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { internalCNT_tb[4] } } } { "toggle.v" "" { Text "C:/Users/albert/Google Drive/Coding_zone/Verilog/Quartus_workspace/Nand_flash_v1/toggle/toggle.v" 30 0 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { internalCNT_tb[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/albert/Google Drive/Coding_zone/Verilog/Quartus_workspace/Nand_flash_v1/toggle/" 0 { } { { 0 { 0 ""} 0 60 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "internalCNT_tb\[5\] " "Info: Pin internalCNT_tb\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { internalCNT_tb[5] } } } { "toggle.v" "" { Text "C:/Users/albert/Google Drive/Coding_zone/Verilog/Quartus_workspace/Nand_flash_v1/toggle/toggle.v" 30 0 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { internalCNT_tb[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/albert/Google Drive/Coding_zone/Verilog/Quartus_workspace/Nand_flash_v1/toggle/" 0 { } { { 0 { 0 ""} 0 61 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "internalCNT_tb\[6\] " "Info: Pin internalCNT_tb\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { internalCNT_tb[6] } } } { "toggle.v" "" { Text "C:/Users/albert/Google Drive/Coding_zone/Verilog/Quartus_workspace/Nand_flash_v1/toggle/toggle.v" 30 0 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { internalCNT_tb[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/albert/Google Drive/Coding_zone/Verilog/Quartus_workspace/Nand_flash_v1/toggle/" 0 { } { { 0 { 0 ""} 0 62 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "internalCNT_tb\[7\] " "Info: Pin internalCNT_tb\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { internalCNT_tb[7] } } } { "toggle.v" "" { Text "C:/Users/albert/Google Drive/Coding_zone/Verilog/Quartus_workspace/Nand_flash_v1/toggle/toggle.v" 30 0 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { internalCNT_tb[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/albert/Google Drive/Coding_zone/Verilog/Quartus_workspace/Nand_flash_v1/toggle/" 0 { } { { 0 { 0 ""} 0 63 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "internalCNT_tb\[8\] " "Info: Pin internalCNT_tb\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { internalCNT_tb[8] } } } { "toggle.v" "" { Text "C:/Users/albert/Google Drive/Coding_zone/Verilog/Quartus_workspace/Nand_flash_v1/toggle/toggle.v" 30 0 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { internalCNT_tb[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/albert/Google Drive/Coding_zone/Verilog/Quartus_workspace/Nand_flash_v1/toggle/" 0 { } { { 0 { 0 ""} 0 64 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "internalCNT_tb\[9\] " "Info: Pin internalCNT_tb\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { internalCNT_tb[9] } } } { "toggle.v" "" { Text "C:/Users/albert/Google Drive/Coding_zone/Verilog/Quartus_workspace/Nand_flash_v1/toggle/toggle.v" 30 0 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { internalCNT_tb[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/albert/Google Drive/Coding_zone/Verilog/Quartus_workspace/Nand_flash_v1/toggle/" 0 { } { { 0 { 0 ""} 0 65 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "internalCNT_tb\[10\] " "Info: Pin internalCNT_tb\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { internalCNT_tb[10] } } } { "toggle.v" "" { Text "C:/Users/albert/Google Drive/Coding_zone/Verilog/Quartus_workspace/Nand_flash_v1/toggle/toggle.v" 30 0 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { internalCNT_tb[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/albert/Google Drive/Coding_zone/Verilog/Quartus_workspace/Nand_flash_v1/toggle/" 0 { } { { 0 { 0 ""} 0 66 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "internalCNT_tb\[11\] " "Info: Pin internalCNT_tb\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { internalCNT_tb[11] } } } { "toggle.v" "" { Text "C:/Users/albert/Google Drive/Coding_zone/Verilog/Quartus_workspace/Nand_flash_v1/toggle/toggle.v" 30 0 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { internalCNT_tb[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/albert/Google Drive/Coding_zone/Verilog/Quartus_workspace/Nand_flash_v1/toggle/" 0 { } { { 0 { 0 ""} 0 67 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outputVEC2\[0\] " "Info: Pin outputVEC2\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { outputVEC2[0] } } } { "toggle.v" "" { Text "C:/Users/albert/Google Drive/Coding_zone/Verilog/Quartus_workspace/Nand_flash_v1/toggle/toggle.v" 18 0 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { outputVEC2[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/albert/Google Drive/Coding_zone/Verilog/Quartus_workspace/Nand_flash_v1/toggle/" 0 { } { { 0 { 0 ""} 0 28 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outputVEC1\[0\] " "Info: Pin outputVEC1\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { outputVEC1[0] } } } { "toggle.v" "" { Text "C:/Users/albert/Google Drive/Coding_zone/Verilog/Quartus_workspace/Nand_flash_v1/toggle/toggle.v" 18 0 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { outputVEC1[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/albert/Google Drive/Coding_zone/Verilog/Quartus_workspace/Nand_flash_v1/toggle/" 0 { } { { 0 { 0 ""} 0 23 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outputVEC1\[1\] " "Info: Pin outputVEC1\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { outputVEC1[1] } } } { "toggle.v" "" { Text "C:/Users/albert/Google Drive/Coding_zone/Verilog/Quartus_workspace/Nand_flash_v1/toggle/toggle.v" 18 0 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { outputVEC1[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/albert/Google Drive/Coding_zone/Verilog/Quartus_workspace/Nand_flash_v1/toggle/" 0 { } { { 0 { 0 ""} 0 24 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outputVEC2\[1\] " "Info: Pin outputVEC2\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { outputVEC2[1] } } } { "toggle.v" "" { Text "C:/Users/albert/Google Drive/Coding_zone/Verilog/Quartus_workspace/Nand_flash_v1/toggle/toggle.v" 18 0 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { outputVEC2[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/albert/Google Drive/Coding_zone/Verilog/Quartus_workspace/Nand_flash_v1/toggle/" 0 { } { { 0 { 0 ""} 0 29 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outputVEC1\[2\] " "Info: Pin outputVEC1\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { outputVEC1[2] } } } { "toggle.v" "" { Text "C:/Users/albert/Google Drive/Coding_zone/Verilog/Quartus_workspace/Nand_flash_v1/toggle/toggle.v" 18 0 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { outputVEC1[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/albert/Google Drive/Coding_zone/Verilog/Quartus_workspace/Nand_flash_v1/toggle/" 0 { } { { 0 { 0 ""} 0 25 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outputVEC2\[2\] " "Info: Pin outputVEC2\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { outputVEC2[2] } } } { "toggle.v" "" { Text "C:/Users/albert/Google Drive/Coding_zone/Verilog/Quartus_workspace/Nand_flash_v1/toggle/toggle.v" 18 0 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { outputVEC2[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/albert/Google Drive/Coding_zone/Verilog/Quartus_workspace/Nand_flash_v1/toggle/" 0 { } { { 0 { 0 ""} 0 30 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outputVEC1\[3\] " "Info: Pin outputVEC1\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { outputVEC1[3] } } } { "toggle.v" "" { Text "C:/Users/albert/Google Drive/Coding_zone/Verilog/Quartus_workspace/Nand_flash_v1/toggle/toggle.v" 18 0 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { outputVEC1[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/albert/Google Drive/Coding_zone/Verilog/Quartus_workspace/Nand_flash_v1/toggle/" 0 { } { { 0 { 0 ""} 0 26 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outputVEC2\[3\] " "Info: Pin outputVEC2\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { outputVEC2[3] } } } { "toggle.v" "" { Text "C:/Users/albert/Google Drive/Coding_zone/Verilog/Quartus_workspace/Nand_flash_v1/toggle/toggle.v" 18 0 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { outputVEC2[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/albert/Google Drive/Coding_zone/Verilog/Quartus_workspace/Nand_flash_v1/toggle/" 0 { } { { 0 { 0 ""} 0 31 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outputVEC1\[4\] " "Info: Pin outputVEC1\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { outputVEC1[4] } } } { "toggle.v" "" { Text "C:/Users/albert/Google Drive/Coding_zone/Verilog/Quartus_workspace/Nand_flash_v1/toggle/toggle.v" 18 0 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { outputVEC1[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/albert/Google Drive/Coding_zone/Verilog/Quartus_workspace/Nand_flash_v1/toggle/" 0 { } { { 0 { 0 ""} 0 27 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outputVEC2\[4\] " "Info: Pin outputVEC2\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { outputVEC2[4] } } } { "toggle.v" "" { Text "C:/Users/albert/Google Drive/Coding_zone/Verilog/Quartus_workspace/Nand_flash_v1/toggle/toggle.v" 18 0 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { outputVEC2[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/albert/Google Drive/Coding_zone/Verilog/Quartus_workspace/Nand_flash_v1/toggle/" 0 { } { { 0 { 0 ""} 0 32 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "enable " "Info: Pin enable not assigned to an exact location on the device" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { enable } } } { "toggle.v" "" { Text "C:/Users/albert/Google Drive/Coding_zone/Verilog/Quartus_workspace/Nand_flash_v1/toggle/toggle.v" 16 0 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { enable } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/albert/Google Drive/Coding_zone/Verilog/Quartus_workspace/Nand_flash_v1/toggle/" 0 { } { { 0 { 0 ""} 0 70 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "cntUPTO\[1\] " "Info: Pin cntUPTO\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { cntUPTO[1] } } } { "toggle.v" "" { Text "C:/Users/albert/Google Drive/Coding_zone/Verilog/Quartus_workspace/Nand_flash_v1/toggle/toggle.v" 17 0 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { cntUPTO[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/albert/Google Drive/Coding_zone/Verilog/Quartus_workspace/Nand_flash_v1/toggle/" 0 { } { { 0 { 0 ""} 0 12 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "cntUPTO\[0\] " "Info: Pin cntUPTO\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { cntUPTO[0] } } } { "toggle.v" "" { Text "C:/Users/albert/Google Drive/Coding_zone/Verilog/Quartus_workspace/Nand_flash_v1/toggle/toggle.v" 17 0 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { cntUPTO[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/albert/Google Drive/Coding_zone/Verilog/Quartus_workspace/Nand_flash_v1/toggle/" 0 { } { { 0 { 0 ""} 0 11 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "cntUPTO\[3\] " "Info: Pin cntUPTO\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { cntUPTO[3] } } } { "toggle.v" "" { Text "C:/Users/albert/Google Drive/Coding_zone/Verilog/Quartus_workspace/Nand_flash_v1/toggle/toggle.v" 17 0 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { cntUPTO[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/albert/Google Drive/Coding_zone/Verilog/Quartus_workspace/Nand_flash_v1/toggle/" 0 { } { { 0 { 0 ""} 0 14 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "cntUPTO\[2\] " "Info: Pin cntUPTO\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { cntUPTO[2] } } } { "toggle.v" "" { Text "C:/Users/albert/Google Drive/Coding_zone/Verilog/Quartus_workspace/Nand_flash_v1/toggle/toggle.v" 17 0 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { cntUPTO[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/albert/Google Drive/Coding_zone/Verilog/Quartus_workspace/Nand_flash_v1/toggle/" 0 { } { { 0 { 0 ""} 0 13 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "cntUPTO\[5\] " "Info: Pin cntUPTO\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { cntUPTO[5] } } } { "toggle.v" "" { Text "C:/Users/albert/Google Drive/Coding_zone/Verilog/Quartus_workspace/Nand_flash_v1/toggle/toggle.v" 17 0 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { cntUPTO[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/albert/Google Drive/Coding_zone/Verilog/Quartus_workspace/Nand_flash_v1/toggle/" 0 { } { { 0 { 0 ""} 0 16 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "cntUPTO\[4\] " "Info: Pin cntUPTO\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { cntUPTO[4] } } } { "toggle.v" "" { Text "C:/Users/albert/Google Drive/Coding_zone/Verilog/Quartus_workspace/Nand_flash_v1/toggle/toggle.v" 17 0 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { cntUPTO[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/albert/Google Drive/Coding_zone/Verilog/Quartus_workspace/Nand_flash_v1/toggle/" 0 { } { { 0 { 0 ""} 0 15 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "cntUPTO\[7\] " "Info: Pin cntUPTO\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { cntUPTO[7] } } } { "toggle.v" "" { Text "C:/Users/albert/Google Drive/Coding_zone/Verilog/Quartus_workspace/Nand_flash_v1/toggle/toggle.v" 17 0 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { cntUPTO[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/albert/Google Drive/Coding_zone/Verilog/Quartus_workspace/Nand_flash_v1/toggle/" 0 { } { { 0 { 0 ""} 0 18 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "cntUPTO\[6\] " "Info: Pin cntUPTO\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { cntUPTO[6] } } } { "toggle.v" "" { Text "C:/Users/albert/Google Drive/Coding_zone/Verilog/Quartus_workspace/Nand_flash_v1/toggle/toggle.v" 17 0 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { cntUPTO[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/albert/Google Drive/Coding_zone/Verilog/Quartus_workspace/Nand_flash_v1/toggle/" 0 { } { { 0 { 0 ""} 0 17 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "cntUPTO\[9\] " "Info: Pin cntUPTO\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { cntUPTO[9] } } } { "toggle.v" "" { Text "C:/Users/albert/Google Drive/Coding_zone/Verilog/Quartus_workspace/Nand_flash_v1/toggle/toggle.v" 17 0 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { cntUPTO[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/albert/Google Drive/Coding_zone/Verilog/Quartus_workspace/Nand_flash_v1/toggle/" 0 { } { { 0 { 0 ""} 0 20 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "cntUPTO\[8\] " "Info: Pin cntUPTO\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { cntUPTO[8] } } } { "toggle.v" "" { Text "C:/Users/albert/Google Drive/Coding_zone/Verilog/Quartus_workspace/Nand_flash_v1/toggle/toggle.v" 17 0 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { cntUPTO[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/albert/Google Drive/Coding_zone/Verilog/Quartus_workspace/Nand_flash_v1/toggle/" 0 { } { { 0 { 0 ""} 0 19 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "cntUPTO\[11\] " "Info: Pin cntUPTO\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { cntUPTO[11] } } } { "toggle.v" "" { Text "C:/Users/albert/Google Drive/Coding_zone/Verilog/Quartus_workspace/Nand_flash_v1/toggle/toggle.v" 17 0 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { cntUPTO[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/albert/Google Drive/Coding_zone/Verilog/Quartus_workspace/Nand_flash_v1/toggle/" 0 { } { { 0 { 0 ""} 0 22 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "cntUPTO\[10\] " "Info: Pin cntUPTO\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { cntUPTO[10] } } } { "toggle.v" "" { Text "C:/Users/albert/Google Drive/Coding_zone/Verilog/Quartus_workspace/Nand_flash_v1/toggle/toggle.v" 17 0 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { cntUPTO[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/albert/Google Drive/Coding_zone/Verilog/Quartus_workspace/Nand_flash_v1/toggle/" 0 { } { { 0 { 0 ""} 0 21 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clk " "Info: Pin clk not assigned to an exact location on the device" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { clk } } } { "toggle.v" "" { Text "C:/Users/albert/Google Drive/Coding_zone/Verilog/Quartus_workspace/Nand_flash_v1/toggle/toggle.v" 16 0 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/albert/Google Drive/Coding_zone/Verilog/Quartus_workspace/Nand_flash_v1/toggle/" 0 { } { { 0 { 0 ""} 0 68 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reset " "Info: Pin reset not assigned to an exact location on the device" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { reset } } } { "toggle.v" "" { Text "C:/Users/albert/Google Drive/Coding_zone/Verilog/Quartus_workspace/Nand_flash_v1/toggle/toggle.v" 16 0 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/albert/Google Drive/Coding_zone/Verilog/Quartus_workspace/Nand_flash_v1/toggle/" 0 { } { { 0 { 0 ""} 0 69 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1}  } {  } 1 0 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Timing-driven compilation is using the Classic Timing Analyzer" {  } {  } 0 0 "Timing-driven compilation is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Warning" "WTAN_TAN_IS_DEPRECATED" "" "Warning: Classic Timing Analyzer will not be available in a future release of the Quartus II software. Use the TimeQuest Timing Analyzer to run timing analysis on your design. Convert all the project settings and the timing constraints to TimeQuest Timing Analyzer equivalents." {  } {  } 0 0 "Classic Timing Analyzer will not be available in a future release of the Quartus II software. Use the TimeQuest Timing Analyzer to run timing analysis on your design. Convert all the project settings and the timing constraints to TimeQuest Timing Analyzer equivalents." 0 0 "" 0 -1}
{ "Info" "ITAN_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk (placed in PIN P2 (CLK2, LVDSCLK1p, Input)) " "Info: Automatically promoted node clk (placed in PIN P2 (CLK2, LVDSCLK1p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { clk } } } { "toggle.v" "" { Text "C:/Users/albert/Google Drive/Coding_zone/Verilog/Quartus_workspace/Nand_flash_v1/toggle/toggle.v" 16 0 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/albert/Google Drive/Coding_zone/Verilog/Quartus_workspace/Nand_flash_v1/toggle/" 0 { } { { 0 { 0 ""} 0 68 4858 5830 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "reset (placed in PIN P1 (CLK3, LVDSCLK1n, Input)) " "Info: Automatically promoted node reset (placed in PIN P1 (CLK3, LVDSCLK1n, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G1 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G1" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { reset } } } { "toggle.v" "" { Text "C:/Users/albert/Google Drive/Coding_zone/Verilog/Quartus_workspace/Nand_flash_v1/toggle/toggle.v" 16 0 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/albert/Google Drive/Coding_zone/Verilog/Quartus_workspace/Nand_flash_v1/toggle/" 0 { } { { 0 { 0 ""} 0 69 4858 5830 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 -1}  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Info: Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "60 unused 3.3V 23 37 0 " "Info: Number of I/O pins in group: 60 (unused VREF, 3.3V VCCIO, 23 input, 37 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "Info: I/O standards used: 3.3-V LVTTL." {  } {  } 0 0 "I/O standards used: %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "Info: I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Info: Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 2 62 " "Info: I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  62 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 2 57 " "Info: I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  57 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 56 " "Info: I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  56 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 58 " "Info: I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  58 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 65 " "Info: I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  65 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 58 " "Info: I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  58 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 58 " "Info: I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  58 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 56 " "Info: I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  56 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Info: Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Info: Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "4.167 ns register register " "Info: Estimated most critical path is register to register delay of 4.167 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns delayCNT_reg\[0\] 1 REG LAB_X21_Y24 7 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X21_Y24; Fanout = 7; REG Node = 'delayCNT_reg\[0\]'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { delayCNT_reg[0] } "NODE_NAME" } } { "toggle.v" "" { Text "C:/Users/albert/Google Drive/Coding_zone/Verilog/Quartus_workspace/Nand_flash_v1/toggle/toggle.v" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.451 ns) + CELL(0.458 ns) 0.909 ns Equal0~0 2 COMB LAB_X22_Y24 4 " "Info: 2: + IC(0.451 ns) + CELL(0.458 ns) = 0.909 ns; Loc. = LAB_X22_Y24; Fanout = 4; COMB Node = 'Equal0~0'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.909 ns" { delayCNT_reg[0] Equal0~0 } "NODE_NAME" } } { "toggle.v" "" { Text "C:/Users/albert/Google Drive/Coding_zone/Verilog/Quartus_workspace/Nand_flash_v1/toggle/toggle.v" 114 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.476 ns) + CELL(0.517 ns) 1.902 ns Add0~1 3 COMB LAB_X22_Y24 2 " "Info: 3: + IC(0.476 ns) + CELL(0.517 ns) = 1.902 ns; Loc. = LAB_X22_Y24; Fanout = 2; COMB Node = 'Add0~1'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.993 ns" { Equal0~0 Add0~1 } "NODE_NAME" } } { "toggle.v" "" { Text "C:/Users/albert/Google Drive/Coding_zone/Verilog/Quartus_workspace/Nand_flash_v1/toggle/toggle.v" 118 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 1.982 ns Add0~3 4 COMB LAB_X22_Y24 2 " "Info: 4: + IC(0.000 ns) + CELL(0.080 ns) = 1.982 ns; Loc. = LAB_X22_Y24; Fanout = 2; COMB Node = 'Add0~3'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { Add0~1 Add0~3 } "NODE_NAME" } } { "toggle.v" "" { Text "C:/Users/albert/Google Drive/Coding_zone/Verilog/Quartus_workspace/Nand_flash_v1/toggle/toggle.v" 118 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 2.062 ns Add0~5 5 COMB LAB_X22_Y24 2 " "Info: 5: + IC(0.000 ns) + CELL(0.080 ns) = 2.062 ns; Loc. = LAB_X22_Y24; Fanout = 2; COMB Node = 'Add0~5'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { Add0~3 Add0~5 } "NODE_NAME" } } { "toggle.v" "" { Text "C:/Users/albert/Google Drive/Coding_zone/Verilog/Quartus_workspace/Nand_flash_v1/toggle/toggle.v" 118 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 2.142 ns Add0~7 6 COMB LAB_X22_Y24 2 " "Info: 6: + IC(0.000 ns) + CELL(0.080 ns) = 2.142 ns; Loc. = LAB_X22_Y24; Fanout = 2; COMB Node = 'Add0~7'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { Add0~5 Add0~7 } "NODE_NAME" } } { "toggle.v" "" { Text "C:/Users/albert/Google Drive/Coding_zone/Verilog/Quartus_workspace/Nand_flash_v1/toggle/toggle.v" 118 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 2.222 ns Add0~9 7 COMB LAB_X22_Y24 2 " "Info: 7: + IC(0.000 ns) + CELL(0.080 ns) = 2.222 ns; Loc. = LAB_X22_Y24; Fanout = 2; COMB Node = 'Add0~9'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { Add0~7 Add0~9 } "NODE_NAME" } } { "toggle.v" "" { Text "C:/Users/albert/Google Drive/Coding_zone/Verilog/Quartus_workspace/Nand_flash_v1/toggle/toggle.v" 118 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 2.302 ns Add0~11 8 COMB LAB_X22_Y24 2 " "Info: 8: + IC(0.000 ns) + CELL(0.080 ns) = 2.302 ns; Loc. = LAB_X22_Y24; Fanout = 2; COMB Node = 'Add0~11'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { Add0~9 Add0~11 } "NODE_NAME" } } { "toggle.v" "" { Text "C:/Users/albert/Google Drive/Coding_zone/Verilog/Quartus_workspace/Nand_flash_v1/toggle/toggle.v" 118 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 2.382 ns Add0~13 9 COMB LAB_X22_Y24 2 " "Info: 9: + IC(0.000 ns) + CELL(0.080 ns) = 2.382 ns; Loc. = LAB_X22_Y24; Fanout = 2; COMB Node = 'Add0~13'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { Add0~11 Add0~13 } "NODE_NAME" } } { "toggle.v" "" { Text "C:/Users/albert/Google Drive/Coding_zone/Verilog/Quartus_workspace/Nand_flash_v1/toggle/toggle.v" 118 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 2.462 ns Add0~15 10 COMB LAB_X22_Y24 2 " "Info: 10: + IC(0.000 ns) + CELL(0.080 ns) = 2.462 ns; Loc. = LAB_X22_Y24; Fanout = 2; COMB Node = 'Add0~15'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { Add0~13 Add0~15 } "NODE_NAME" } } { "toggle.v" "" { Text "C:/Users/albert/Google Drive/Coding_zone/Verilog/Quartus_workspace/Nand_flash_v1/toggle/toggle.v" 118 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 2.542 ns Add0~17 11 COMB LAB_X22_Y24 2 " "Info: 11: + IC(0.000 ns) + CELL(0.080 ns) = 2.542 ns; Loc. = LAB_X22_Y24; Fanout = 2; COMB Node = 'Add0~17'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { Add0~15 Add0~17 } "NODE_NAME" } } { "toggle.v" "" { Text "C:/Users/albert/Google Drive/Coding_zone/Verilog/Quartus_workspace/Nand_flash_v1/toggle/toggle.v" 118 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 2.622 ns Add0~19 12 COMB LAB_X22_Y24 2 " "Info: 12: + IC(0.000 ns) + CELL(0.080 ns) = 2.622 ns; Loc. = LAB_X22_Y24; Fanout = 2; COMB Node = 'Add0~19'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { Add0~17 Add0~19 } "NODE_NAME" } } { "toggle.v" "" { Text "C:/Users/albert/Google Drive/Coding_zone/Verilog/Quartus_workspace/Nand_flash_v1/toggle/toggle.v" 118 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 2.702 ns Add0~21 13 COMB LAB_X22_Y24 1 " "Info: 13: + IC(0.000 ns) + CELL(0.080 ns) = 2.702 ns; Loc. = LAB_X22_Y24; Fanout = 1; COMB Node = 'Add0~21'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { Add0~19 Add0~21 } "NODE_NAME" } } { "toggle.v" "" { Text "C:/Users/albert/Google Drive/Coding_zone/Verilog/Quartus_workspace/Nand_flash_v1/toggle/toggle.v" 118 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 3.160 ns Add0~22 14 COMB LAB_X22_Y24 1 " "Info: 14: + IC(0.000 ns) + CELL(0.458 ns) = 3.160 ns; Loc. = LAB_X22_Y24; Fanout = 1; COMB Node = 'Add0~22'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { Add0~21 Add0~22 } "NODE_NAME" } } { "toggle.v" "" { Text "C:/Users/albert/Google Drive/Coding_zone/Verilog/Quartus_workspace/Nand_flash_v1/toggle/toggle.v" 118 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.589 ns) + CELL(0.322 ns) 4.071 ns Selector13~0 15 COMB LAB_X21_Y24 1 " "Info: 15: + IC(0.589 ns) + CELL(0.322 ns) = 4.071 ns; Loc. = LAB_X21_Y24; Fanout = 1; COMB Node = 'Selector13~0'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.911 ns" { Add0~22 Selector13~0 } "NODE_NAME" } } { "toggle.v" "" { Text "C:/Users/albert/Google Drive/Coding_zone/Verilog/Quartus_workspace/Nand_flash_v1/toggle/toggle.v" 88 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 4.167 ns internalCNT_reg\[11\] 16 REG LAB_X21_Y24 5 " "Info: 16: + IC(0.000 ns) + CELL(0.096 ns) = 4.167 ns; Loc. = LAB_X21_Y24; Fanout = 5; REG Node = 'internalCNT_reg\[11\]'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { Selector13~0 internalCNT_reg[11] } "NODE_NAME" } } { "toggle.v" "" { Text "C:/Users/albert/Google Drive/Coding_zone/Verilog/Quartus_workspace/Nand_flash_v1/toggle/toggle.v" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.651 ns ( 63.62 % ) " "Info: Total cell delay = 2.651 ns ( 63.62 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.516 ns ( 36.38 % ) " "Info: Total interconnect delay = 1.516 ns ( 36.38 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "4.167 ns" { delayCNT_reg[0] Equal0~0 Add0~1 Add0~3 Add0~5 Add0~7 Add0~9 Add0~11 Add0~13 Add0~15 Add0~17 Add0~19 Add0~21 Add0~22 Selector13~0 internalCNT_reg[11] } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Info: Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "1 X11_Y24 X21_Y36 " "Info: Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X11_Y24 to location X21_Y36" {  } {  } 0 0 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Info: Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "37 " "Warning: Found 37 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "done 0 " "Info: Pin \"done\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "outputVEC\[0\] 0 " "Info: Pin \"outputVEC\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "outputVEC\[1\] 0 " "Info: Pin \"outputVEC\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "outputVEC\[2\] 0 " "Info: Pin \"outputVEC\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "outputVEC\[3\] 0 " "Info: Pin \"outputVEC\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "outputVEC\[4\] 0 " "Info: Pin \"outputVEC\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "internalCNT_out\[0\] 0 " "Info: Pin \"internalCNT_out\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "internalCNT_out\[1\] 0 " "Info: Pin \"internalCNT_out\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "internalCNT_out\[2\] 0 " "Info: Pin \"internalCNT_out\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "internalCNT_out\[3\] 0 " "Info: Pin \"internalCNT_out\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "internalCNT_out\[4\] 0 " "Info: Pin \"internalCNT_out\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "internalCNT_out\[5\] 0 " "Info: Pin \"internalCNT_out\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "internalCNT_out\[6\] 0 " "Info: Pin \"internalCNT_out\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "internalCNT_out\[7\] 0 " "Info: Pin \"internalCNT_out\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "internalCNT_out\[8\] 0 " "Info: Pin \"internalCNT_out\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "internalCNT_out\[9\] 0 " "Info: Pin \"internalCNT_out\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "internalCNT_out\[10\] 0 " "Info: Pin \"internalCNT_out\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "internalCNT_out\[11\] 0 " "Info: Pin \"internalCNT_out\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "state_tb\[0\] 0 " "Info: Pin \"state_tb\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "state_tb\[1\] 0 " "Info: Pin \"state_tb\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "clk200_tb 0 " "Info: Pin \"clk200_tb\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "delayCNT_tb\[0\] 0 " "Info: Pin \"delayCNT_tb\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "delayCNT_tb\[1\] 0 " "Info: Pin \"delayCNT_tb\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "delayCNT_tb\[2\] 0 " "Info: Pin \"delayCNT_tb\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "delayCNT_tb\[3\] 0 " "Info: Pin \"delayCNT_tb\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "internalCNT_tb\[0\] 0 " "Info: Pin \"internalCNT_tb\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "internalCNT_tb\[1\] 0 " "Info: Pin \"internalCNT_tb\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "internalCNT_tb\[2\] 0 " "Info: Pin \"internalCNT_tb\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "internalCNT_tb\[3\] 0 " "Info: Pin \"internalCNT_tb\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "internalCNT_tb\[4\] 0 " "Info: Pin \"internalCNT_tb\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "internalCNT_tb\[5\] 0 " "Info: Pin \"internalCNT_tb\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "internalCNT_tb\[6\] 0 " "Info: Pin \"internalCNT_tb\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "internalCNT_tb\[7\] 0 " "Info: Pin \"internalCNT_tb\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "internalCNT_tb\[8\] 0 " "Info: Pin \"internalCNT_tb\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "internalCNT_tb\[9\] 0 " "Info: Pin \"internalCNT_tb\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "internalCNT_tb\[10\] 0 " "Info: Pin \"internalCNT_tb\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "internalCNT_tb\[11\] 0 " "Info: Pin \"internalCNT_tb\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 0 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 -1}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/albert/Google Drive/Coding_zone/Verilog/Quartus_workspace/Nand_flash_v1/toggle/toggle.fit.smsg " "Info: Generated suppressed messages file C:/Users/albert/Google Drive/Coding_zone/Verilog/Quartus_workspace/Nand_flash_v1/toggle/toggle.fit.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 4 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "359 " "Info: Peak virtual memory: 359 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jul 28 18:02:59 2012 " "Info: Processing ended: Sat Jul 28 18:02:59 2012" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Info: Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:09 " "Info: Total CPU time (on all processors): 00:00:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
