# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../project_1708.ip_user_files/bd/design_teste1/ipshared/fdc7/CMFteste1/solution1/impl/verilog/CMFteste1.v" \
"../../../../project_1708.ip_user_files/bd/design_teste1/ip/design_teste1_sim_clk_gen_0_0/sim/design_teste1_sim_clk_gen_0_0.v" \
"../../../../project_1708.ip_user_files/bd/design_teste1/ip/design_teste1_xlconstant_0_0/sim/design_teste1_xlconstant_0_0.v" \
"../../../../project_1708.ip_user_files/bd/design_teste1/ip/design_teste1_xlconstant_0_1/sim/design_teste1_xlconstant_0_1.v" \
"../../../../project_1708.ip_user_files/bd/design_teste1/ip/design_teste1_xlconstant_1_0/sim/design_teste1_xlconstant_1_0.v" \
"../../../../project_1708.ip_user_files/bd/design_teste1/sim/design_teste1.v" \
"../../../../project_1708.srcs/sources_1/imports/hdl/design_teste1_wrapper.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
