Lab2
====
###1 bit adder Truth Table
###1 bit adder Schematic Structural 
###1 bit adder VHDL
###1 bit adder Testbench	
###1 bit adder Testbench Output
