// Copyright (C) 1991-2013 Altera Corporation
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, Altera MegaCore Function License 
// Agreement, or other applicable license agreement, including, 
// without limitation, that your use is for the sole purpose of 
// programming logic devices manufactured by Altera and sold by 
// Altera or its authorized distributors.  Please refer to the 
// applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus II 64-Bit"
// VERSION "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition"

// DATE "04/22/2021 19:07:12"

// 
// Device: Altera EP2C35F672C6 Package FBGA672
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module ARQ_Lab1 (
	Write_Enable,
	Clock14,
	Externo0,
	Externo1,
	Externo2,
	Externo3,
	Clock,
	Cout,
	N,
	Z,
	Clear,
	Enderecoteste,
	Instrucao,
	R0,
	R1,
	R2);
output 	Write_Enable;
input 	Clock14;
input 	Externo0;
input 	Externo1;
input 	Externo2;
input 	Externo3;
input 	Clock;
output 	Cout;
output 	N;
output 	Z;
output 	Clear;
output 	[5:0] Enderecoteste;
output 	[16:0] Instrucao;
output 	[3:0] R0;
output 	[3:0] R1;
output 	[3:0] R2;

// Design Ports Information
// Write_Enable	=>  Location: PIN_C17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Cout	=>  Location: PIN_B15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// N	=>  Location: PIN_F13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Z	=>  Location: PIN_H26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Clear	=>  Location: PIN_F16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Enderecoteste[5]	=>  Location: PIN_F14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Enderecoteste[4]	=>  Location: PIN_F15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Enderecoteste[3]	=>  Location: PIN_A17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Enderecoteste[2]	=>  Location: PIN_G18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Enderecoteste[1]	=>  Location: PIN_B17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Enderecoteste[0]	=>  Location: PIN_H16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Instrucao[16]	=>  Location: PIN_H15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Instrucao[15]	=>  Location: PIN_P6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Instrucao[14]	=>  Location: PIN_J17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Instrucao[13]	=>  Location: PIN_H17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Instrucao[12]	=>  Location: PIN_D17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Instrucao[11]	=>  Location: PIN_V18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Instrucao[10]	=>  Location: PIN_B16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Instrucao[9]	=>  Location: PIN_C15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Instrucao[8]	=>  Location: PIN_AC21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Instrucao[7]	=>  Location: PIN_H11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Instrucao[6]	=>  Location: PIN_C16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Instrucao[5]	=>  Location: PIN_D15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Instrucao[4]	=>  Location: PIN_AE22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Instrucao[3]	=>  Location: PIN_Y16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Instrucao[2]	=>  Location: PIN_AC11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Instrucao[1]	=>  Location: PIN_D12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Instrucao[0]	=>  Location: PIN_B11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// R0[3]	=>  Location: PIN_H25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// R0[2]	=>  Location: PIN_E15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// R0[1]	=>  Location: PIN_H19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// R0[0]	=>  Location: PIN_D16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// R1[3]	=>  Location: PIN_A18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// R1[2]	=>  Location: PIN_F17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// R1[1]	=>  Location: PIN_B18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// R1[0]	=>  Location: PIN_G16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// R2[3]	=>  Location: PIN_G17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// R2[2]	=>  Location: PIN_G15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// R2[1]	=>  Location: PIN_K23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// R2[0]	=>  Location: PIN_K18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Clock14	=>  Location: PIN_AF14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Clock	=>  Location: PIN_P26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Externo3	=>  Location: PIN_AE14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Externo2	=>  Location: PIN_P25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Externo1	=>  Location: PIN_N26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Externo0	=>  Location: PIN_N25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \inst1|Add2~4_combout ;
wire \inst16|Add1~9 ;
wire \inst16|Add1~10_combout ;
wire \inst1|N~0_combout ;
wire \inst1|G[1]~7_combout ;
wire \inst1|G[2]~9_combout ;
wire \inst|WideOr9~0_combout ;
wire \inst16|endereco~0_combout ;
wire \inst16|Equal0~0_combout ;
wire \inst4|inst~combout ;
wire \inst1|Z~6_combout ;
wire \inst|Selector20~2_combout ;
wire \Clock~combout ;
wire \Externo1~combout ;
wire \inst4|inst~clkctrl_outclk ;
wire \Clock~clkctrl_outclk ;
wire \inst16|Add1~0_combout ;
wire \inst|WideOr13~2clkctrl_outclk ;
wire \inst|clear~combout ;
wire \inst16|auxiliar~feeder_combout ;
wire \inst16|auxiliar~regout ;
wire \inst16|endereco~5_combout ;
wire \inst16|Add1~1 ;
wire \inst16|Add1~2_combout ;
wire \inst16|endereco~4_combout ;
wire \inst16|Equal0~1_combout ;
wire \inst16|Add1~3 ;
wire \inst16|Add1~4_combout ;
wire \inst16|endereco~3_combout ;
wire \inst16|endereco_instrucao~3_combout ;
wire \inst16|endereco_instrucao~4_combout ;
wire \inst16|endereco_instrucao~2_combout ;
wire \inst14|RAM~15_combout ;
wire \inst16|endereco_instrucao~0_combout ;
wire \inst14|RAM~16_combout ;
wire \inst|WideOr13~2_combout ;
wire \inst16|endereco_instrucao~5_combout ;
wire \inst14|RAM~17_combout ;
wire \inst|WideOr15~0_combout ;
wire \inst|Enable_Write~combout ;
wire \Clock14~combout ;
wire \Clock14~clkctrl_outclk ;
wire \inst|Cin~combout ;
wire \inst16|Add1~5 ;
wire \inst16|Add1~6_combout ;
wire \inst16|endereco~2_combout ;
wire \inst16|Add1~7 ;
wire \inst16|Add1~8_combout ;
wire \inst16|endereco~1_combout ;
wire \inst16|endereco_instrucao~1_combout ;
wire \inst14|RAM~14_combout ;
wire \inst|WideOr7~0_combout ;
wire \inst|ALU0~combout ;
wire \inst|WideOr5~0_combout ;
wire \inst14|RAM~22_combout ;
wire \inst14|RAM~24_combout ;
wire \inst|WideOr5~1_combout ;
wire \inst|ALU1~combout ;
wire \inst1|always0~0_combout ;
wire \inst|WideOr11~0_combout ;
wire \inst|Mux_Memoria~combout ;
wire \Externo3~combout ;
wire \inst|Selector19~2_combout ;
wire \inst14|RAM~21_combout ;
wire \inst14|RAM~28_combout ;
wire \inst|A2~combout ;
wire \inst1|G[0]~6_combout ;
wire \Externo0~combout ;
wire \Data_Extern|$00000|auto_generated|result_node[0]~3_combout ;
wire \Register|inst20|inst9~regout ;
wire \inst1|always0~1_combout ;
wire \Mux_A|inst6|$00000|auto_generated|result_node[2]~3_combout ;
wire \Mux_A|inst6|$00000|auto_generated|result_node[1]~2_combout ;
wire \Mux_A|inst6|$00000|auto_generated|result_node[0]~1_combout ;
wire \inst1|Add2~1 ;
wire \inst1|Add2~2_combout ;
wire \inst1|G[2]~10_combout ;
wire \inst1|Add3~0_combout ;
wire \inst|Mux_Imediato~combout ;
wire \inst|Selector21~2_combout ;
wire \inst|Selector23~2_combout ;
wire \inst|Selector23~2clkctrl_outclk ;
wire \MBSelect|$00000|auto_generated|result_node[1]~0_combout ;
wire \MBSelect|$00000|auto_generated|result_node[0]~1_combout ;
wire \inst1|Add1~1 ;
wire \inst1|Add1~2_combout ;
wire \inst1|G[1]~8_combout ;
wire \inst1|G[1]~11_combout ;
wire \inst1|G[1]~12_combout ;
wire \Data_Extern|$00000|auto_generated|result_node[1]~2_combout ;
wire \Register|inst20|inst4~regout ;
wire \inst1|Add3~1_combout ;
wire \inst1|Add0~0_combout ;
wire \inst1|G[2]~13_combout ;
wire \MBSelect|$00000|auto_generated|result_node[2]~2_combout ;
wire \inst1|Add1~3 ;
wire \inst1|Add1~4_combout ;
wire \inst1|G[2]~14_combout ;
wire \inst1|G[2]~15_combout ;
wire \inst1|G[2]~16_combout ;
wire \Externo2~combout ;
wire \Data_Extern|$00000|auto_generated|result_node[2]~1_combout ;
wire \Register|inst20|inst5~regout ;
wire \inst1|Add3~2_combout ;
wire \inst1|G[3]~24_combout ;
wire \inst1|Add0~1_combout ;
wire \inst1|G[3]~18_combout ;
wire \MBSelect|$00000|auto_generated|result_node[3]~3_combout ;
wire \inst1|Add1~5 ;
wire \inst1|Add1~6_combout ;
wire \inst1|G[3]~19_combout ;
wire \inst1|Add2~3 ;
wire \inst1|Add2~5 ;
wire \inst1|Add2~6_combout ;
wire \inst1|G[3]~17_combout ;
wire \inst1|G[3]~20_combout ;
wire \Data_Extern|$00000|auto_generated|result_node[3]~0_combout ;
wire \Register|inst20|inst6~regout ;
wire \Mux_A|inst6|$00000|auto_generated|result_node[3]~0_combout ;
wire \inst1|Cout~0_combout ;
wire \inst11~regout ;
wire \inst1|Z~2_combout ;
wire \inst1|N~1_combout ;
wire \inst1|N~2_combout ;
wire \inst1|Z~3_combout ;
wire \inst1|N~3_combout ;
wire \inst13~regout ;
wire \inst1|Add1~0_combout ;
wire \inst1|G[0]~25_combout ;
wire \inst1|G[0]~26_combout ;
wire \inst1|Add2~0_combout ;
wire \inst1|G[0]~21_combout ;
wire \inst1|G[0]~22_combout ;
wire \inst1|G[0]~23_combout ;
wire \inst1|Z~4_combout ;
wire \inst1|Z~5_combout ;
wire \inst12~regout ;
wire \inst14|RAM~23_combout ;
wire \inst14|RAM~18_combout ;
wire \inst14|RAM~25_combout ;
wire \inst14|RAM~19_combout ;
wire \inst14|RAM~26_combout ;
wire \inst14|RAM~20_combout ;
wire \inst14|RAM~27_combout ;
wire \inst|Selector50~4_combout ;
wire \inst|Selector50~9_combout ;
wire \inst|WideOr0~0_combout ;
wire \inst|S0~combout ;
wire \inst|Selector49~0_combout ;
wire \inst|S1~combout ;
wire \inst4|inst2~combout ;
wire \inst4|inst2~clkctrl_outclk ;
wire \Register|inst|inst6~regout ;
wire \Register|inst|inst5~regout ;
wire \Register|inst|inst4~regout ;
wire \Register|inst|inst9~regout ;
wire \inst4|inst3~combout ;
wire \inst4|inst3~clkctrl_outclk ;
wire \Register|inst3|inst6~regout ;
wire \Register|inst3|inst5~regout ;
wire \Register|inst3|inst4~regout ;
wire \Register|inst3|inst9~feeder_combout ;
wire \Register|inst3|inst9~regout ;
wire [5:0] \inst16|endereco ;
wire [5:0] \inst16|endereco_instrucao ;
wire [3:0] \inst|Const_in ;


// Location: LCCOMB_X44_Y26_N6
cycloneii_lcell_comb \inst1|Add2~4 (
// Equation(s):
// \inst1|Add2~4_combout  = ((\Mux_A|inst6|$00000|auto_generated|result_node[2]~3_combout  $ (\MBSelect|$00000|auto_generated|result_node[2]~2_combout  $ (\inst1|Add2~3 )))) # (GND)
// \inst1|Add2~5  = CARRY((\Mux_A|inst6|$00000|auto_generated|result_node[2]~3_combout  & ((!\inst1|Add2~3 ) # (!\MBSelect|$00000|auto_generated|result_node[2]~2_combout ))) # (!\Mux_A|inst6|$00000|auto_generated|result_node[2]~3_combout  & 
// (!\MBSelect|$00000|auto_generated|result_node[2]~2_combout  & !\inst1|Add2~3 )))

	.dataa(\Mux_A|inst6|$00000|auto_generated|result_node[2]~3_combout ),
	.datab(\MBSelect|$00000|auto_generated|result_node[2]~2_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst1|Add2~3 ),
	.combout(\inst1|Add2~4_combout ),
	.cout(\inst1|Add2~5 ));
// synopsys translate_off
defparam \inst1|Add2~4 .lut_mask = 16'h962B;
defparam \inst1|Add2~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y25_N22
cycloneii_lcell_comb \inst16|Add1~8 (
// Equation(s):
// \inst16|Add1~8_combout  = (\inst16|endereco [4] & (\inst16|Add1~7  $ (GND))) # (!\inst16|endereco [4] & (!\inst16|Add1~7  & VCC))
// \inst16|Add1~9  = CARRY((\inst16|endereco [4] & !\inst16|Add1~7 ))

	.dataa(vcc),
	.datab(\inst16|endereco [4]),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst16|Add1~7 ),
	.combout(\inst16|Add1~8_combout ),
	.cout(\inst16|Add1~9 ));
// synopsys translate_off
defparam \inst16|Add1~8 .lut_mask = 16'hC30C;
defparam \inst16|Add1~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y25_N24
cycloneii_lcell_comb \inst16|Add1~10 (
// Equation(s):
// \inst16|Add1~10_combout  = \inst16|Add1~9  $ (\inst16|endereco [5])

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst16|endereco [5]),
	.cin(\inst16|Add1~9 ),
	.combout(\inst16|Add1~10_combout ),
	.cout());
// synopsys translate_off
defparam \inst16|Add1~10 .lut_mask = 16'h0FF0;
defparam \inst16|Add1~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y26_N20
cycloneii_lcell_comb \inst1|N~0 (
// Equation(s):
// \inst1|N~0_combout  = (\Register|inst20|inst6~regout ) # (\Register|inst20|inst5~regout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\Register|inst20|inst6~regout ),
	.datad(\Register|inst20|inst5~regout ),
	.cin(gnd),
	.combout(\inst1|N~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|N~0 .lut_mask = 16'hFFF0;
defparam \inst1|N~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y26_N10
cycloneii_lcell_comb \inst1|G[1]~7 (
// Equation(s):
// \inst1|G[1]~7_combout  = (\inst|Cin~combout  & ((\inst1|always0~0_combout ) # ((!\inst1|Add3~0_combout )))) # (!\inst|Cin~combout  & (!\inst1|always0~0_combout  & ((\MBSelect|$00000|auto_generated|result_node[1]~0_combout ))))

	.dataa(\inst|Cin~combout ),
	.datab(\inst1|always0~0_combout ),
	.datac(\inst1|Add3~0_combout ),
	.datad(\MBSelect|$00000|auto_generated|result_node[1]~0_combout ),
	.cin(gnd),
	.combout(\inst1|G[1]~7_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|G[1]~7 .lut_mask = 16'h9B8A;
defparam \inst1|G[1]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y26_N16
cycloneii_lcell_comb \inst1|G[2]~9 (
// Equation(s):
// \inst1|G[2]~9_combout  = ((\inst|ALU0~combout  & !\inst|Cin~combout )) # (!\inst|ALU1~combout )

	.dataa(\inst|ALU0~combout ),
	.datab(\inst|Cin~combout ),
	.datac(vcc),
	.datad(\inst|ALU1~combout ),
	.cin(gnd),
	.combout(\inst1|G[2]~9_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|G[2]~9 .lut_mask = 16'h22FF;
defparam \inst1|G[2]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X45_Y25_N1
cycloneii_lcell_ff \inst16|endereco[5] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(\inst16|endereco~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst16|endereco [5]));

// Location: LCCOMB_X44_Y25_N24
cycloneii_lcell_comb \inst|WideOr9~0 (
// Equation(s):
// \inst|WideOr9~0_combout  = (\inst14|RAM~15_combout  $ (((\inst14|RAM~16_combout ) # (!\inst14|RAM~17_combout )))) # (!\inst14|RAM~14_combout )

	.dataa(\inst14|RAM~15_combout ),
	.datab(\inst14|RAM~17_combout ),
	.datac(\inst14|RAM~16_combout ),
	.datad(\inst14|RAM~14_combout ),
	.cin(gnd),
	.combout(\inst|WideOr9~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|WideOr9~0 .lut_mask = 16'h59FF;
defparam \inst|WideOr9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y25_N0
cycloneii_lcell_comb \inst16|endereco~0 (
// Equation(s):
// \inst16|endereco~0_combout  = (\inst16|Add1~10_combout  & !\inst16|auxiliar~regout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\inst16|Add1~10_combout ),
	.datad(\inst16|auxiliar~regout ),
	.cin(gnd),
	.combout(\inst16|endereco~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst16|endereco~0 .lut_mask = 16'h00F0;
defparam \inst16|endereco~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y25_N12
cycloneii_lcell_comb \inst16|Equal0~0 (
// Equation(s):
// \inst16|Equal0~0_combout  = (\inst16|endereco [2] & (\inst16|endereco [4] & (\inst16|endereco [3] & \inst16|endereco [5])))

	.dataa(\inst16|endereco [2]),
	.datab(\inst16|endereco [4]),
	.datac(\inst16|endereco [3]),
	.datad(\inst16|endereco [5]),
	.cin(gnd),
	.combout(\inst16|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst16|Equal0~0 .lut_mask = 16'h8000;
defparam \inst16|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y25_N6
cycloneii_lcell_comb \inst4|inst (
// Equation(s):
// \inst4|inst~combout  = LCELL((\Clock14~combout  & (!\inst|S0~combout  & (!\inst|S1~combout  & \inst|Enable_Write~combout ))))

	.dataa(\Clock14~combout ),
	.datab(\inst|S0~combout ),
	.datac(\inst|S1~combout ),
	.datad(\inst|Enable_Write~combout ),
	.cin(gnd),
	.combout(\inst4|inst~combout ),
	.cout());
// synopsys translate_off
defparam \inst4|inst .lut_mask = 16'h0200;
defparam \inst4|inst .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y26_N14
cycloneii_lcell_comb \inst1|Z~6 (
// Equation(s):
// \inst1|Z~6_combout  = (!\inst|A2~combout  & (\Register|inst20|inst9~regout  & \inst1|Z~3_combout ))

	.dataa(vcc),
	.datab(\inst|A2~combout ),
	.datac(\Register|inst20|inst9~regout ),
	.datad(\inst1|Z~3_combout ),
	.cin(gnd),
	.combout(\inst1|Z~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|Z~6 .lut_mask = 16'h3000;
defparam \inst1|Z~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y25_N8
cycloneii_lcell_comb \inst|Selector20~2 (
// Equation(s):
// \inst|Selector20~2_combout  = (\inst16|endereco_instrucao [5]) # ((\inst16|endereco_instrucao [4]) # ((\inst14|RAM~15_combout ) # (\inst14|RAM~21_combout )))

	.dataa(\inst16|endereco_instrucao [5]),
	.datab(\inst16|endereco_instrucao [4]),
	.datac(\inst14|RAM~15_combout ),
	.datad(\inst14|RAM~21_combout ),
	.cin(gnd),
	.combout(\inst|Selector20~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Selector20~2 .lut_mask = 16'hFFFE;
defparam \inst|Selector20~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_P26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Clock~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Clock~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Clock));
// synopsys translate_off
defparam \Clock~I .input_async_reset = "none";
defparam \Clock~I .input_power_up = "low";
defparam \Clock~I .input_register_mode = "none";
defparam \Clock~I .input_sync_reset = "none";
defparam \Clock~I .oe_async_reset = "none";
defparam \Clock~I .oe_power_up = "low";
defparam \Clock~I .oe_register_mode = "none";
defparam \Clock~I .oe_sync_reset = "none";
defparam \Clock~I .operation_mode = "input";
defparam \Clock~I .output_async_reset = "none";
defparam \Clock~I .output_power_up = "low";
defparam \Clock~I .output_register_mode = "none";
defparam \Clock~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_N26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Externo1~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Externo1~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Externo1));
// synopsys translate_off
defparam \Externo1~I .input_async_reset = "none";
defparam \Externo1~I .input_power_up = "low";
defparam \Externo1~I .input_register_mode = "none";
defparam \Externo1~I .input_sync_reset = "none";
defparam \Externo1~I .oe_async_reset = "none";
defparam \Externo1~I .oe_power_up = "low";
defparam \Externo1~I .oe_register_mode = "none";
defparam \Externo1~I .oe_sync_reset = "none";
defparam \Externo1~I .operation_mode = "input";
defparam \Externo1~I .output_async_reset = "none";
defparam \Externo1~I .output_power_up = "low";
defparam \Externo1~I .output_register_mode = "none";
defparam \Externo1~I .output_sync_reset = "none";
// synopsys translate_on

// Location: CLKCTRL_G9
cycloneii_clkctrl \inst4|inst~clkctrl (
	.ena(vcc),
	.inclk({gnd,gnd,gnd,\inst4|inst~combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\inst4|inst~clkctrl_outclk ));
// synopsys translate_off
defparam \inst4|inst~clkctrl .clock_type = "global clock";
defparam \inst4|inst~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: CLKCTRL_G7
cycloneii_clkctrl \Clock~clkctrl (
	.ena(vcc),
	.inclk({gnd,gnd,gnd,\Clock~combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\Clock~clkctrl_outclk ));
// synopsys translate_off
defparam \Clock~clkctrl .clock_type = "global clock";
defparam \Clock~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X45_Y25_N14
cycloneii_lcell_comb \inst16|Add1~0 (
// Equation(s):
// \inst16|Add1~0_combout  = \inst16|endereco [0] $ (VCC)
// \inst16|Add1~1  = CARRY(\inst16|endereco [0])

	.dataa(vcc),
	.datab(\inst16|endereco [0]),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst16|Add1~0_combout ),
	.cout(\inst16|Add1~1 ));
// synopsys translate_off
defparam \inst16|Add1~0 .lut_mask = 16'h33CC;
defparam \inst16|Add1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: CLKCTRL_G5
cycloneii_clkctrl \inst|WideOr13~2clkctrl (
	.ena(vcc),
	.inclk({gnd,gnd,gnd,\inst|WideOr13~2_combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\inst|WideOr13~2clkctrl_outclk ));
// synopsys translate_off
defparam \inst|WideOr13~2clkctrl .clock_type = "global clock";
defparam \inst|WideOr13~2clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X44_Y25_N0
cycloneii_lcell_comb \inst|clear (
// Equation(s):
// \inst|clear~combout  = (GLOBAL(\inst|WideOr13~2clkctrl_outclk ) & (\inst|WideOr15~0_combout )) # (!GLOBAL(\inst|WideOr13~2clkctrl_outclk ) & ((\inst|clear~combout )))

	.dataa(\inst|WideOr15~0_combout ),
	.datab(\inst|clear~combout ),
	.datac(vcc),
	.datad(\inst|WideOr13~2clkctrl_outclk ),
	.cin(gnd),
	.combout(\inst|clear~combout ),
	.cout());
// synopsys translate_off
defparam \inst|clear .lut_mask = 16'hAACC;
defparam \inst|clear .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y25_N28
cycloneii_lcell_comb \inst16|auxiliar~feeder (
// Equation(s):
// \inst16|auxiliar~feeder_combout  = \inst|clear~combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst|clear~combout ),
	.cin(gnd),
	.combout(\inst16|auxiliar~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst16|auxiliar~feeder .lut_mask = 16'hFF00;
defparam \inst16|auxiliar~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X44_Y25_N29
cycloneii_lcell_ff \inst16|auxiliar (
	.clk(!\Clock~clkctrl_outclk ),
	.datain(\inst16|auxiliar~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst16|auxiliar~regout ));

// Location: LCCOMB_X45_Y25_N26
cycloneii_lcell_comb \inst16|endereco~5 (
// Equation(s):
// \inst16|endereco~5_combout  = (\inst16|auxiliar~regout ) # ((\inst16|Add1~0_combout  & ((!\inst16|Equal0~1_combout ) # (!\inst16|Equal0~0_combout ))))

	.dataa(\inst16|Equal0~0_combout ),
	.datab(\inst16|Equal0~1_combout ),
	.datac(\inst16|Add1~0_combout ),
	.datad(\inst16|auxiliar~regout ),
	.cin(gnd),
	.combout(\inst16|endereco~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst16|endereco~5 .lut_mask = 16'hFF70;
defparam \inst16|endereco~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X45_Y25_N27
cycloneii_lcell_ff \inst16|endereco[0] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(\inst16|endereco~5_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst16|endereco [0]));

// Location: LCCOMB_X45_Y25_N16
cycloneii_lcell_comb \inst16|Add1~2 (
// Equation(s):
// \inst16|Add1~2_combout  = (\inst16|endereco [1] & (!\inst16|Add1~1 )) # (!\inst16|endereco [1] & ((\inst16|Add1~1 ) # (GND)))
// \inst16|Add1~3  = CARRY((!\inst16|Add1~1 ) # (!\inst16|endereco [1]))

	.dataa(vcc),
	.datab(\inst16|endereco [1]),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst16|Add1~1 ),
	.combout(\inst16|Add1~2_combout ),
	.cout(\inst16|Add1~3 ));
// synopsys translate_off
defparam \inst16|Add1~2 .lut_mask = 16'h3C3F;
defparam \inst16|Add1~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y25_N8
cycloneii_lcell_comb \inst16|endereco~4 (
// Equation(s):
// \inst16|endereco~4_combout  = (\inst16|Add1~2_combout  & (!\inst16|auxiliar~regout  & ((!\inst16|Equal0~1_combout ) # (!\inst16|Equal0~0_combout ))))

	.dataa(\inst16|Equal0~0_combout ),
	.datab(\inst16|Equal0~1_combout ),
	.datac(\inst16|Add1~2_combout ),
	.datad(\inst16|auxiliar~regout ),
	.cin(gnd),
	.combout(\inst16|endereco~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst16|endereco~4 .lut_mask = 16'h0070;
defparam \inst16|endereco~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X45_Y25_N9
cycloneii_lcell_ff \inst16|endereco[1] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(\inst16|endereco~4_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst16|endereco [1]));

// Location: LCCOMB_X45_Y25_N2
cycloneii_lcell_comb \inst16|Equal0~1 (
// Equation(s):
// \inst16|Equal0~1_combout  = (\inst16|endereco [1] & \inst16|endereco [0])

	.dataa(vcc),
	.datab(vcc),
	.datac(\inst16|endereco [1]),
	.datad(\inst16|endereco [0]),
	.cin(gnd),
	.combout(\inst16|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst16|Equal0~1 .lut_mask = 16'hF000;
defparam \inst16|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y25_N18
cycloneii_lcell_comb \inst16|Add1~4 (
// Equation(s):
// \inst16|Add1~4_combout  = (\inst16|endereco [2] & (\inst16|Add1~3  $ (GND))) # (!\inst16|endereco [2] & (!\inst16|Add1~3  & VCC))
// \inst16|Add1~5  = CARRY((\inst16|endereco [2] & !\inst16|Add1~3 ))

	.dataa(\inst16|endereco [2]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst16|Add1~3 ),
	.combout(\inst16|Add1~4_combout ),
	.cout(\inst16|Add1~5 ));
// synopsys translate_off
defparam \inst16|Add1~4 .lut_mask = 16'hA50A;
defparam \inst16|Add1~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y25_N10
cycloneii_lcell_comb \inst16|endereco~3 (
// Equation(s):
// \inst16|endereco~3_combout  = (\inst16|Add1~4_combout  & (!\inst16|auxiliar~regout  & ((!\inst16|Equal0~1_combout ) # (!\inst16|Equal0~0_combout ))))

	.dataa(\inst16|Equal0~0_combout ),
	.datab(\inst16|Equal0~1_combout ),
	.datac(\inst16|Add1~4_combout ),
	.datad(\inst16|auxiliar~regout ),
	.cin(gnd),
	.combout(\inst16|endereco~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst16|endereco~3 .lut_mask = 16'h0070;
defparam \inst16|endereco~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X45_Y25_N11
cycloneii_lcell_ff \inst16|endereco[2] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(\inst16|endereco~3_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst16|endereco [2]));

// Location: LCCOMB_X43_Y25_N4
cycloneii_lcell_comb \inst16|endereco_instrucao~3 (
// Equation(s):
// \inst16|endereco_instrucao~3_combout  = (\inst16|endereco [2] & !\inst16|auxiliar~regout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\inst16|endereco [2]),
	.datad(\inst16|auxiliar~regout ),
	.cin(gnd),
	.combout(\inst16|endereco_instrucao~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst16|endereco_instrucao~3 .lut_mask = 16'h00F0;
defparam \inst16|endereco_instrucao~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X43_Y25_N5
cycloneii_lcell_ff \inst16|endereco_instrucao[2] (
	.clk(\Clock~combout ),
	.datain(\inst16|endereco_instrucao~3_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst16|endereco_instrucao [2]));

// Location: LCCOMB_X44_Y25_N16
cycloneii_lcell_comb \inst16|endereco_instrucao~4 (
// Equation(s):
// \inst16|endereco_instrucao~4_combout  = (\inst16|endereco [1] & !\inst16|auxiliar~regout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\inst16|endereco [1]),
	.datad(\inst16|auxiliar~regout ),
	.cin(gnd),
	.combout(\inst16|endereco_instrucao~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst16|endereco_instrucao~4 .lut_mask = 16'h00F0;
defparam \inst16|endereco_instrucao~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X43_Y25_N21
cycloneii_lcell_ff \inst16|endereco_instrucao[1] (
	.clk(\Clock~combout ),
	.datain(gnd),
	.sdata(\inst16|endereco_instrucao~4_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst16|endereco_instrucao [1]));

// Location: LCCOMB_X44_Y25_N14
cycloneii_lcell_comb \inst16|endereco_instrucao~2 (
// Equation(s):
// \inst16|endereco_instrucao~2_combout  = (\inst16|endereco [3] & !\inst16|auxiliar~regout )

	.dataa(\inst16|endereco [3]),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst16|auxiliar~regout ),
	.cin(gnd),
	.combout(\inst16|endereco_instrucao~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst16|endereco_instrucao~2 .lut_mask = 16'h00AA;
defparam \inst16|endereco_instrucao~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X43_Y25_N27
cycloneii_lcell_ff \inst16|endereco_instrucao[3] (
	.clk(\Clock~combout ),
	.datain(gnd),
	.sdata(\inst16|endereco_instrucao~2_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst16|endereco_instrucao [3]));

// Location: LCCOMB_X43_Y25_N22
cycloneii_lcell_comb \inst14|RAM~15 (
// Equation(s):
// \inst14|RAM~15_combout  = (\inst16|endereco_instrucao [0] & ((\inst16|endereco_instrucao [3]) # (\inst16|endereco_instrucao [2] $ (\inst16|endereco_instrucao [1])))) # (!\inst16|endereco_instrucao [0] & ((\inst16|endereco_instrucao [1] & 
// ((\inst16|endereco_instrucao [3]))) # (!\inst16|endereco_instrucao [1] & (\inst16|endereco_instrucao [2]))))

	.dataa(\inst16|endereco_instrucao [0]),
	.datab(\inst16|endereco_instrucao [2]),
	.datac(\inst16|endereco_instrucao [1]),
	.datad(\inst16|endereco_instrucao [3]),
	.cin(gnd),
	.combout(\inst14|RAM~15_combout ),
	.cout());
// synopsys translate_off
defparam \inst14|RAM~15 .lut_mask = 16'hFE2C;
defparam \inst14|RAM~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y25_N30
cycloneii_lcell_comb \inst16|endereco_instrucao~0 (
// Equation(s):
// \inst16|endereco_instrucao~0_combout  = (\inst16|endereco [5] & !\inst16|auxiliar~regout )

	.dataa(\inst16|endereco [5]),
	.datab(vcc),
	.datac(\inst16|auxiliar~regout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst16|endereco_instrucao~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst16|endereco_instrucao~0 .lut_mask = 16'h0A0A;
defparam \inst16|endereco_instrucao~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X42_Y25_N31
cycloneii_lcell_ff \inst16|endereco_instrucao[5] (
	.clk(\Clock~combout ),
	.datain(\inst16|endereco_instrucao~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst16|endereco_instrucao [5]));

// Location: LCCOMB_X43_Y25_N6
cycloneii_lcell_comb \inst14|RAM~16 (
// Equation(s):
// \inst14|RAM~16_combout  = (\inst16|endereco_instrucao [2] & (((!\inst16|endereco_instrucao [1] & !\inst16|endereco_instrucao [3])))) # (!\inst16|endereco_instrucao [2] & (\inst16|endereco_instrucao [0] & (\inst16|endereco_instrucao [1] $ 
// (\inst16|endereco_instrucao [3]))))

	.dataa(\inst16|endereco_instrucao [0]),
	.datab(\inst16|endereco_instrucao [2]),
	.datac(\inst16|endereco_instrucao [1]),
	.datad(\inst16|endereco_instrucao [3]),
	.cin(gnd),
	.combout(\inst14|RAM~16_combout ),
	.cout());
// synopsys translate_off
defparam \inst14|RAM~16 .lut_mask = 16'h022C;
defparam \inst14|RAM~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y25_N16
cycloneii_lcell_comb \inst|WideOr13~2 (
// Equation(s):
// \inst|WideOr13~2_combout  = (\inst16|endereco_instrucao [4]) # ((\inst14|RAM~15_combout ) # ((\inst16|endereco_instrucao [5]) # (!\inst14|RAM~16_combout )))

	.dataa(\inst16|endereco_instrucao [4]),
	.datab(\inst14|RAM~15_combout ),
	.datac(\inst16|endereco_instrucao [5]),
	.datad(\inst14|RAM~16_combout ),
	.cin(gnd),
	.combout(\inst|WideOr13~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|WideOr13~2 .lut_mask = 16'hFEFF;
defparam \inst|WideOr13~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y25_N24
cycloneii_lcell_comb \inst16|endereco_instrucao~5 (
// Equation(s):
// \inst16|endereco_instrucao~5_combout  = (\inst16|endereco [0] & !\inst16|auxiliar~regout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\inst16|endereco [0]),
	.datad(\inst16|auxiliar~regout ),
	.cin(gnd),
	.combout(\inst16|endereco_instrucao~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst16|endereco_instrucao~5 .lut_mask = 16'h00F0;
defparam \inst16|endereco_instrucao~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X43_Y25_N25
cycloneii_lcell_ff \inst16|endereco_instrucao[0] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(\inst16|endereco_instrucao~5_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst16|endereco_instrucao [0]));

// Location: LCCOMB_X43_Y25_N14
cycloneii_lcell_comb \inst14|RAM~17 (
// Equation(s):
// \inst14|RAM~17_combout  = (\inst16|endereco_instrucao [1] & ((\inst16|endereco_instrucao [3]) # ((!\inst16|endereco_instrucao [2] & \inst16|endereco_instrucao [0])))) # (!\inst16|endereco_instrucao [1] & (\inst16|endereco_instrucao [2]))

	.dataa(\inst16|endereco_instrucao [1]),
	.datab(\inst16|endereco_instrucao [2]),
	.datac(\inst16|endereco_instrucao [0]),
	.datad(\inst16|endereco_instrucao [3]),
	.cin(gnd),
	.combout(\inst14|RAM~17_combout ),
	.cout());
// synopsys translate_off
defparam \inst14|RAM~17 .lut_mask = 16'hEE64;
defparam \inst14|RAM~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y25_N12
cycloneii_lcell_comb \inst|WideOr15~0 (
// Equation(s):
// \inst|WideOr15~0_combout  = (\inst14|RAM~14_combout  & (\inst14|RAM~15_combout  & (!\inst14|RAM~17_combout  & \inst14|RAM~16_combout )))

	.dataa(\inst14|RAM~14_combout ),
	.datab(\inst14|RAM~15_combout ),
	.datac(\inst14|RAM~17_combout ),
	.datad(\inst14|RAM~16_combout ),
	.cin(gnd),
	.combout(\inst|WideOr15~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|WideOr15~0 .lut_mask = 16'h0800;
defparam \inst|WideOr15~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y25_N18
cycloneii_lcell_comb \inst|Enable_Write (
// Equation(s):
// \inst|Enable_Write~combout  = (\inst|WideOr13~2_combout  & ((!\inst|WideOr15~0_combout ))) # (!\inst|WideOr13~2_combout  & (\inst|Enable_Write~combout ))

	.dataa(vcc),
	.datab(\inst|Enable_Write~combout ),
	.datac(\inst|WideOr13~2_combout ),
	.datad(\inst|WideOr15~0_combout ),
	.cin(gnd),
	.combout(\inst|Enable_Write~combout ),
	.cout());
// synopsys translate_off
defparam \inst|Enable_Write .lut_mask = 16'h0CFC;
defparam \inst|Enable_Write .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_AF14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Clock14~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Clock14~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Clock14));
// synopsys translate_off
defparam \Clock14~I .input_async_reset = "none";
defparam \Clock14~I .input_power_up = "low";
defparam \Clock14~I .input_register_mode = "none";
defparam \Clock14~I .input_sync_reset = "none";
defparam \Clock14~I .oe_async_reset = "none";
defparam \Clock14~I .oe_power_up = "low";
defparam \Clock14~I .oe_register_mode = "none";
defparam \Clock14~I .oe_sync_reset = "none";
defparam \Clock14~I .operation_mode = "input";
defparam \Clock14~I .output_async_reset = "none";
defparam \Clock14~I .output_power_up = "low";
defparam \Clock14~I .output_register_mode = "none";
defparam \Clock14~I .output_sync_reset = "none";
// synopsys translate_on

// Location: CLKCTRL_G14
cycloneii_clkctrl \Clock14~clkctrl (
	.ena(vcc),
	.inclk({gnd,gnd,gnd,\Clock14~combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\Clock14~clkctrl_outclk ));
// synopsys translate_off
defparam \Clock14~clkctrl .clock_type = "global clock";
defparam \Clock14~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X44_Y26_N18
cycloneii_lcell_comb \inst|Cin (
// Equation(s):
// \inst|Cin~combout  = (GLOBAL(\inst|WideOr13~2clkctrl_outclk ) & (!\inst|WideOr9~0_combout )) # (!GLOBAL(\inst|WideOr13~2clkctrl_outclk ) & ((\inst|Cin~combout )))

	.dataa(\inst|WideOr9~0_combout ),
	.datab(\inst|Cin~combout ),
	.datac(vcc),
	.datad(\inst|WideOr13~2clkctrl_outclk ),
	.cin(gnd),
	.combout(\inst|Cin~combout ),
	.cout());
// synopsys translate_off
defparam \inst|Cin .lut_mask = 16'h55CC;
defparam \inst|Cin .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y25_N20
cycloneii_lcell_comb \inst16|Add1~6 (
// Equation(s):
// \inst16|Add1~6_combout  = (\inst16|endereco [3] & (!\inst16|Add1~5 )) # (!\inst16|endereco [3] & ((\inst16|Add1~5 ) # (GND)))
// \inst16|Add1~7  = CARRY((!\inst16|Add1~5 ) # (!\inst16|endereco [3]))

	.dataa(vcc),
	.datab(\inst16|endereco [3]),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst16|Add1~5 ),
	.combout(\inst16|Add1~6_combout ),
	.cout(\inst16|Add1~7 ));
// synopsys translate_off
defparam \inst16|Add1~6 .lut_mask = 16'h3C3F;
defparam \inst16|Add1~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y25_N4
cycloneii_lcell_comb \inst16|endereco~2 (
// Equation(s):
// \inst16|endereco~2_combout  = (\inst16|Add1~6_combout  & (!\inst16|auxiliar~regout  & ((!\inst16|Equal0~1_combout ) # (!\inst16|Equal0~0_combout ))))

	.dataa(\inst16|Equal0~0_combout ),
	.datab(\inst16|Equal0~1_combout ),
	.datac(\inst16|Add1~6_combout ),
	.datad(\inst16|auxiliar~regout ),
	.cin(gnd),
	.combout(\inst16|endereco~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst16|endereco~2 .lut_mask = 16'h0070;
defparam \inst16|endereco~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X45_Y25_N5
cycloneii_lcell_ff \inst16|endereco[3] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(\inst16|endereco~2_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst16|endereco [3]));

// Location: LCCOMB_X45_Y25_N30
cycloneii_lcell_comb \inst16|endereco~1 (
// Equation(s):
// \inst16|endereco~1_combout  = (\inst16|Add1~8_combout  & (!\inst16|auxiliar~regout  & ((!\inst16|Equal0~1_combout ) # (!\inst16|Equal0~0_combout ))))

	.dataa(\inst16|Equal0~0_combout ),
	.datab(\inst16|Equal0~1_combout ),
	.datac(\inst16|Add1~8_combout ),
	.datad(\inst16|auxiliar~regout ),
	.cin(gnd),
	.combout(\inst16|endereco~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst16|endereco~1 .lut_mask = 16'h0070;
defparam \inst16|endereco~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X45_Y25_N31
cycloneii_lcell_ff \inst16|endereco[4] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(\inst16|endereco~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst16|endereco [4]));

// Location: LCCOMB_X42_Y25_N14
cycloneii_lcell_comb \inst16|endereco_instrucao~1 (
// Equation(s):
// \inst16|endereco_instrucao~1_combout  = (\inst16|endereco [4] & !\inst16|auxiliar~regout )

	.dataa(vcc),
	.datab(\inst16|endereco [4]),
	.datac(\inst16|auxiliar~regout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst16|endereco_instrucao~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst16|endereco_instrucao~1 .lut_mask = 16'h0C0C;
defparam \inst16|endereco_instrucao~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X42_Y25_N15
cycloneii_lcell_ff \inst16|endereco_instrucao[4] (
	.clk(\Clock~combout ),
	.datain(\inst16|endereco_instrucao~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst16|endereco_instrucao [4]));

// Location: LCCOMB_X43_Y25_N2
cycloneii_lcell_comb \inst14|RAM~14 (
// Equation(s):
// \inst14|RAM~14_combout  = (!\inst16|endereco_instrucao [5] & !\inst16|endereco_instrucao [4])

	.dataa(vcc),
	.datab(vcc),
	.datac(\inst16|endereco_instrucao [5]),
	.datad(\inst16|endereco_instrucao [4]),
	.cin(gnd),
	.combout(\inst14|RAM~14_combout ),
	.cout());
// synopsys translate_off
defparam \inst14|RAM~14 .lut_mask = 16'h000F;
defparam \inst14|RAM~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y25_N22
cycloneii_lcell_comb \inst|WideOr7~0 (
// Equation(s):
// \inst|WideOr7~0_combout  = (\inst14|RAM~17_combout ) # (((\inst14|RAM~15_combout  & \inst14|RAM~16_combout )) # (!\inst14|RAM~14_combout ))

	.dataa(\inst14|RAM~15_combout ),
	.datab(\inst14|RAM~17_combout ),
	.datac(\inst14|RAM~16_combout ),
	.datad(\inst14|RAM~14_combout ),
	.cin(gnd),
	.combout(\inst|WideOr7~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|WideOr7~0 .lut_mask = 16'hECFF;
defparam \inst|WideOr7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y26_N24
cycloneii_lcell_comb \inst|ALU0 (
// Equation(s):
// \inst|ALU0~combout  = (GLOBAL(\inst|WideOr13~2clkctrl_outclk ) & (\inst|WideOr7~0_combout )) # (!GLOBAL(\inst|WideOr13~2clkctrl_outclk ) & ((\inst|ALU0~combout )))

	.dataa(vcc),
	.datab(\inst|WideOr7~0_combout ),
	.datac(\inst|ALU0~combout ),
	.datad(\inst|WideOr13~2clkctrl_outclk ),
	.cin(gnd),
	.combout(\inst|ALU0~combout ),
	.cout());
// synopsys translate_off
defparam \inst|ALU0 .lut_mask = 16'hCCF0;
defparam \inst|ALU0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y25_N4
cycloneii_lcell_comb \inst|WideOr5~0 (
// Equation(s):
// \inst|WideOr5~0_combout  = (!\inst16|endereco_instrucao [5] & (!\inst16|endereco_instrucao [4] & ((!\inst14|RAM~15_combout ) # (!\inst14|RAM~17_combout ))))

	.dataa(\inst16|endereco_instrucao [5]),
	.datab(\inst16|endereco_instrucao [4]),
	.datac(\inst14|RAM~17_combout ),
	.datad(\inst14|RAM~15_combout ),
	.cin(gnd),
	.combout(\inst|WideOr5~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|WideOr5~0 .lut_mask = 16'h0111;
defparam \inst|WideOr5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y25_N28
cycloneii_lcell_comb \inst14|RAM~22 (
// Equation(s):
// \inst14|RAM~22_combout  = (!\inst16|endereco_instrucao [4] & (!\inst16|endereco_instrucao [5] & !\inst14|RAM~15_combout ))

	.dataa(\inst16|endereco_instrucao [4]),
	.datab(vcc),
	.datac(\inst16|endereco_instrucao [5]),
	.datad(\inst14|RAM~15_combout ),
	.cin(gnd),
	.combout(\inst14|RAM~22_combout ),
	.cout());
// synopsys translate_off
defparam \inst14|RAM~22 .lut_mask = 16'h0005;
defparam \inst14|RAM~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y25_N20
cycloneii_lcell_comb \inst14|RAM~24 (
// Equation(s):
// \inst14|RAM~24_combout  = (!\inst16|endereco_instrucao [5] & (!\inst14|RAM~17_combout  & !\inst16|endereco_instrucao [4]))

	.dataa(\inst16|endereco_instrucao [5]),
	.datab(\inst14|RAM~17_combout ),
	.datac(vcc),
	.datad(\inst16|endereco_instrucao [4]),
	.cin(gnd),
	.combout(\inst14|RAM~24_combout ),
	.cout());
// synopsys translate_off
defparam \inst14|RAM~24 .lut_mask = 16'h0011;
defparam \inst14|RAM~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y25_N0
cycloneii_lcell_comb \inst|WideOr5~1 (
// Equation(s):
// \inst|WideOr5~1_combout  = (\inst14|RAM~23_combout  & (!\inst|WideOr5~0_combout )) # (!\inst14|RAM~23_combout  & ((\inst14|RAM~22_combout  $ (\inst14|RAM~24_combout ))))

	.dataa(\inst14|RAM~23_combout ),
	.datab(\inst|WideOr5~0_combout ),
	.datac(\inst14|RAM~22_combout ),
	.datad(\inst14|RAM~24_combout ),
	.cin(gnd),
	.combout(\inst|WideOr5~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|WideOr5~1 .lut_mask = 16'h2772;
defparam \inst|WideOr5~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y26_N2
cycloneii_lcell_comb \inst|ALU1 (
// Equation(s):
// \inst|ALU1~combout  = (GLOBAL(\inst|WideOr13~2clkctrl_outclk ) & ((\inst|WideOr5~1_combout ))) # (!GLOBAL(\inst|WideOr13~2clkctrl_outclk ) & (\inst|ALU1~combout ))

	.dataa(\inst|WideOr13~2clkctrl_outclk ),
	.datab(\inst|ALU1~combout ),
	.datac(vcc),
	.datad(\inst|WideOr5~1_combout ),
	.cin(gnd),
	.combout(\inst|ALU1~combout ),
	.cout());
// synopsys translate_off
defparam \inst|ALU1 .lut_mask = 16'hEE44;
defparam \inst|ALU1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y26_N4
cycloneii_lcell_comb \inst1|always0~0 (
// Equation(s):
// \inst1|always0~0_combout  = (\inst|ALU0~combout  & !\inst|ALU1~combout )

	.dataa(vcc),
	.datab(\inst|ALU0~combout ),
	.datac(vcc),
	.datad(\inst|ALU1~combout ),
	.cin(gnd),
	.combout(\inst1|always0~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|always0~0 .lut_mask = 16'h00CC;
defparam \inst1|always0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y25_N26
cycloneii_lcell_comb \inst|WideOr11~0 (
// Equation(s):
// \inst|WideOr11~0_combout  = (!\inst14|RAM~15_combout  & (\inst14|RAM~17_combout  & (!\inst14|RAM~16_combout  & \inst14|RAM~14_combout )))

	.dataa(\inst14|RAM~15_combout ),
	.datab(\inst14|RAM~17_combout ),
	.datac(\inst14|RAM~16_combout ),
	.datad(\inst14|RAM~14_combout ),
	.cin(gnd),
	.combout(\inst|WideOr11~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|WideOr11~0 .lut_mask = 16'h0400;
defparam \inst|WideOr11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y26_N28
cycloneii_lcell_comb \inst|Mux_Memoria (
// Equation(s):
// \inst|Mux_Memoria~combout  = (GLOBAL(\inst|WideOr13~2clkctrl_outclk ) & ((\inst|WideOr11~0_combout ))) # (!GLOBAL(\inst|WideOr13~2clkctrl_outclk ) & (\inst|Mux_Memoria~combout ))

	.dataa(vcc),
	.datab(\inst|Mux_Memoria~combout ),
	.datac(\inst|WideOr11~0_combout ),
	.datad(\inst|WideOr13~2clkctrl_outclk ),
	.cin(gnd),
	.combout(\inst|Mux_Memoria~combout ),
	.cout());
// synopsys translate_off
defparam \inst|Mux_Memoria .lut_mask = 16'hF0CC;
defparam \inst|Mux_Memoria .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_AE14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Externo3~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Externo3~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Externo3));
// synopsys translate_off
defparam \Externo3~I .input_async_reset = "none";
defparam \Externo3~I .input_power_up = "low";
defparam \Externo3~I .input_register_mode = "none";
defparam \Externo3~I .input_sync_reset = "none";
defparam \Externo3~I .oe_async_reset = "none";
defparam \Externo3~I .oe_power_up = "low";
defparam \Externo3~I .oe_register_mode = "none";
defparam \Externo3~I .oe_sync_reset = "none";
defparam \Externo3~I .operation_mode = "input";
defparam \Externo3~I .output_async_reset = "none";
defparam \Externo3~I .output_power_up = "low";
defparam \Externo3~I .output_register_mode = "none";
defparam \Externo3~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X42_Y25_N8
cycloneii_lcell_comb \inst|Selector19~2 (
// Equation(s):
// \inst|Selector19~2_combout  = (!\inst16|endereco_instrucao [5] & (!\inst16|endereco_instrucao [4] & ((\inst14|RAM~16_combout ) # (!\inst14|RAM~15_combout ))))

	.dataa(\inst16|endereco_instrucao [5]),
	.datab(\inst14|RAM~16_combout ),
	.datac(\inst14|RAM~15_combout ),
	.datad(\inst16|endereco_instrucao [4]),
	.cin(gnd),
	.combout(\inst|Selector19~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Selector19~2 .lut_mask = 16'h0045;
defparam \inst|Selector19~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y25_N28
cycloneii_lcell_comb \inst14|RAM~21 (
// Equation(s):
// \inst14|RAM~21_combout  = (\inst16|endereco_instrucao [1] & ((\inst16|endereco_instrucao [0]) # ((\inst16|endereco_instrucao [3]) # (!\inst16|endereco_instrucao [2])))) # (!\inst16|endereco_instrucao [1] & ((\inst16|endereco_instrucao [2]) # 
// ((\inst16|endereco_instrucao [0] & \inst16|endereco_instrucao [3]))))

	.dataa(\inst16|endereco_instrucao [1]),
	.datab(\inst16|endereco_instrucao [0]),
	.datac(\inst16|endereco_instrucao [3]),
	.datad(\inst16|endereco_instrucao [2]),
	.cin(gnd),
	.combout(\inst14|RAM~21_combout ),
	.cout());
// synopsys translate_off
defparam \inst14|RAM~21 .lut_mask = 16'hFDEA;
defparam \inst14|RAM~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y25_N12
cycloneii_lcell_comb \inst14|RAM~28 (
// Equation(s):
// \inst14|RAM~28_combout  = (\inst16|endereco_instrucao [5]) # ((\inst16|endereco_instrucao [4]) # (\inst14|RAM~21_combout ))

	.dataa(vcc),
	.datab(\inst16|endereco_instrucao [5]),
	.datac(\inst16|endereco_instrucao [4]),
	.datad(\inst14|RAM~21_combout ),
	.cin(gnd),
	.combout(\inst14|RAM~28_combout ),
	.cout());
// synopsys translate_off
defparam \inst14|RAM~28 .lut_mask = 16'hFFFC;
defparam \inst14|RAM~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y25_N14
cycloneii_lcell_comb \inst|A2 (
// Equation(s):
// \inst|A2~combout  = (\inst|Selector19~2_combout  & (\inst|A2~combout )) # (!\inst|Selector19~2_combout  & ((!\inst14|RAM~28_combout )))

	.dataa(vcc),
	.datab(\inst|Selector19~2_combout ),
	.datac(\inst|A2~combout ),
	.datad(\inst14|RAM~28_combout ),
	.cin(gnd),
	.combout(\inst|A2~combout ),
	.cout());
// synopsys translate_off
defparam \inst|A2 .lut_mask = 16'hC0F3;
defparam \inst|A2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y26_N4
cycloneii_lcell_comb \inst1|G[0]~6 (
// Equation(s):
// \inst1|G[0]~6_combout  = (\inst|ALU1~combout  & (\inst|ALU0~combout  & !\inst|Cin~combout ))

	.dataa(vcc),
	.datab(\inst|ALU1~combout ),
	.datac(\inst|ALU0~combout ),
	.datad(\inst|Cin~combout ),
	.cin(gnd),
	.combout(\inst1|G[0]~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|G[0]~6 .lut_mask = 16'h00C0;
defparam \inst1|G[0]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_N25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Externo0~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Externo0~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Externo0));
// synopsys translate_off
defparam \Externo0~I .input_async_reset = "none";
defparam \Externo0~I .input_power_up = "low";
defparam \Externo0~I .input_register_mode = "none";
defparam \Externo0~I .input_sync_reset = "none";
defparam \Externo0~I .oe_async_reset = "none";
defparam \Externo0~I .oe_power_up = "low";
defparam \Externo0~I .oe_register_mode = "none";
defparam \Externo0~I .oe_sync_reset = "none";
defparam \Externo0~I .operation_mode = "input";
defparam \Externo0~I .output_async_reset = "none";
defparam \Externo0~I .output_power_up = "low";
defparam \Externo0~I .output_register_mode = "none";
defparam \Externo0~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X45_Y26_N30
cycloneii_lcell_comb \Data_Extern|$00000|auto_generated|result_node[0]~3 (
// Equation(s):
// \Data_Extern|$00000|auto_generated|result_node[0]~3_combout  = (\inst|Mux_Memoria~combout  & ((\Externo0~combout ))) # (!\inst|Mux_Memoria~combout  & (\inst1|G[0]~23_combout ))

	.dataa(\inst1|G[0]~23_combout ),
	.datab(\inst|Mux_Memoria~combout ),
	.datac(\Externo0~combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\Data_Extern|$00000|auto_generated|result_node[0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \Data_Extern|$00000|auto_generated|result_node[0]~3 .lut_mask = 16'hE2E2;
defparam \Data_Extern|$00000|auto_generated|result_node[0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X42_Y26_N13
cycloneii_lcell_ff \Register|inst20|inst9 (
	.clk(\inst4|inst~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\Data_Extern|$00000|auto_generated|result_node[0]~3_combout ),
	.aclr(\inst|clear~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Register|inst20|inst9~regout ));

// Location: LCCOMB_X44_Y26_N10
cycloneii_lcell_comb \inst1|always0~1 (
// Equation(s):
// \inst1|always0~1_combout  = (!\inst|ALU0~combout  & \inst|ALU1~combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\inst|ALU0~combout ),
	.datad(\inst|ALU1~combout ),
	.cin(gnd),
	.combout(\inst1|always0~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|always0~1 .lut_mask = 16'h0F00;
defparam \inst1|always0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y26_N30
cycloneii_lcell_comb \Mux_A|inst6|$00000|auto_generated|result_node[2]~3 (
// Equation(s):
// \Mux_A|inst6|$00000|auto_generated|result_node[2]~3_combout  = (!\inst|A2~combout  & \Register|inst20|inst5~regout )

	.dataa(\inst|A2~combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\Register|inst20|inst5~regout ),
	.cin(gnd),
	.combout(\Mux_A|inst6|$00000|auto_generated|result_node[2]~3_combout ),
	.cout());
// synopsys translate_off
defparam \Mux_A|inst6|$00000|auto_generated|result_node[2]~3 .lut_mask = 16'h5500;
defparam \Mux_A|inst6|$00000|auto_generated|result_node[2]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y26_N16
cycloneii_lcell_comb \Mux_A|inst6|$00000|auto_generated|result_node[1]~2 (
// Equation(s):
// \Mux_A|inst6|$00000|auto_generated|result_node[1]~2_combout  = (!\inst|A2~combout  & \Register|inst20|inst4~regout )

	.dataa(\inst|A2~combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\Register|inst20|inst4~regout ),
	.cin(gnd),
	.combout(\Mux_A|inst6|$00000|auto_generated|result_node[1]~2_combout ),
	.cout());
// synopsys translate_off
defparam \Mux_A|inst6|$00000|auto_generated|result_node[1]~2 .lut_mask = 16'h5500;
defparam \Mux_A|inst6|$00000|auto_generated|result_node[1]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y26_N10
cycloneii_lcell_comb \Mux_A|inst6|$00000|auto_generated|result_node[0]~1 (
// Equation(s):
// \Mux_A|inst6|$00000|auto_generated|result_node[0]~1_combout  = (!\inst|A2~combout  & \Register|inst20|inst9~regout )

	.dataa(\inst|A2~combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\Register|inst20|inst9~regout ),
	.cin(gnd),
	.combout(\Mux_A|inst6|$00000|auto_generated|result_node[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux_A|inst6|$00000|auto_generated|result_node[0]~1 .lut_mask = 16'h5500;
defparam \Mux_A|inst6|$00000|auto_generated|result_node[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y26_N2
cycloneii_lcell_comb \inst1|Add2~0 (
// Equation(s):
// \inst1|Add2~0_combout  = (\MBSelect|$00000|auto_generated|result_node[0]~1_combout  & (\Mux_A|inst6|$00000|auto_generated|result_node[0]~1_combout  $ (VCC))) # (!\MBSelect|$00000|auto_generated|result_node[0]~1_combout  & 
// ((\Mux_A|inst6|$00000|auto_generated|result_node[0]~1_combout ) # (GND)))
// \inst1|Add2~1  = CARRY((\Mux_A|inst6|$00000|auto_generated|result_node[0]~1_combout ) # (!\MBSelect|$00000|auto_generated|result_node[0]~1_combout ))

	.dataa(\MBSelect|$00000|auto_generated|result_node[0]~1_combout ),
	.datab(\Mux_A|inst6|$00000|auto_generated|result_node[0]~1_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst1|Add2~0_combout ),
	.cout(\inst1|Add2~1 ));
// synopsys translate_off
defparam \inst1|Add2~0 .lut_mask = 16'h66DD;
defparam \inst1|Add2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y26_N4
cycloneii_lcell_comb \inst1|Add2~2 (
// Equation(s):
// \inst1|Add2~2_combout  = (\MBSelect|$00000|auto_generated|result_node[1]~0_combout  & ((\Mux_A|inst6|$00000|auto_generated|result_node[1]~2_combout  & (!\inst1|Add2~1 )) # (!\Mux_A|inst6|$00000|auto_generated|result_node[1]~2_combout  & ((\inst1|Add2~1 ) 
// # (GND))))) # (!\MBSelect|$00000|auto_generated|result_node[1]~0_combout  & ((\Mux_A|inst6|$00000|auto_generated|result_node[1]~2_combout  & (\inst1|Add2~1  & VCC)) # (!\Mux_A|inst6|$00000|auto_generated|result_node[1]~2_combout  & (!\inst1|Add2~1 ))))
// \inst1|Add2~3  = CARRY((\MBSelect|$00000|auto_generated|result_node[1]~0_combout  & ((!\inst1|Add2~1 ) # (!\Mux_A|inst6|$00000|auto_generated|result_node[1]~2_combout ))) # (!\MBSelect|$00000|auto_generated|result_node[1]~0_combout  & 
// (!\Mux_A|inst6|$00000|auto_generated|result_node[1]~2_combout  & !\inst1|Add2~1 )))

	.dataa(\MBSelect|$00000|auto_generated|result_node[1]~0_combout ),
	.datab(\Mux_A|inst6|$00000|auto_generated|result_node[1]~2_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst1|Add2~1 ),
	.combout(\inst1|Add2~2_combout ),
	.cout(\inst1|Add2~3 ));
// synopsys translate_off
defparam \inst1|Add2~2 .lut_mask = 16'h692B;
defparam \inst1|Add2~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X44_Y26_N12
cycloneii_lcell_comb \inst1|G[2]~10 (
// Equation(s):
// \inst1|G[2]~10_combout  = (\inst|ALU1~combout  & ((\inst|ALU0~combout ) # (\inst|Cin~combout )))

	.dataa(vcc),
	.datab(\inst|ALU1~combout ),
	.datac(\inst|ALU0~combout ),
	.datad(\inst|Cin~combout ),
	.cin(gnd),
	.combout(\inst1|G[2]~10_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|G[2]~10 .lut_mask = 16'hCCC0;
defparam \inst1|G[2]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y26_N6
cycloneii_lcell_comb \inst1|Add3~0 (
// Equation(s):
// \inst1|Add3~0_combout  = (\inst|A2~combout ) # (\Register|inst20|inst9~regout  $ (!\Register|inst20|inst4~regout ))

	.dataa(\Register|inst20|inst9~regout ),
	.datab(vcc),
	.datac(\inst|A2~combout ),
	.datad(\Register|inst20|inst4~regout ),
	.cin(gnd),
	.combout(\inst1|Add3~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|Add3~0 .lut_mask = 16'hFAF5;
defparam \inst1|Add3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y26_N4
cycloneii_lcell_comb \inst|Mux_Imediato (
// Equation(s):
// \inst|Mux_Imediato~combout  = (GLOBAL(\inst|WideOr13~2clkctrl_outclk ) & (\inst14|RAM~22_combout )) # (!GLOBAL(\inst|WideOr13~2clkctrl_outclk ) & ((\inst|Mux_Imediato~combout )))

	.dataa(\inst14|RAM~22_combout ),
	.datab(vcc),
	.datac(\inst|Mux_Imediato~combout ),
	.datad(\inst|WideOr13~2clkctrl_outclk ),
	.cin(gnd),
	.combout(\inst|Mux_Imediato~combout ),
	.cout());
// synopsys translate_off
defparam \inst|Mux_Imediato .lut_mask = 16'hAAF0;
defparam \inst|Mux_Imediato .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y25_N22
cycloneii_lcell_comb \inst|Selector21~2 (
// Equation(s):
// \inst|Selector21~2_combout  = ((\inst16|endereco_instrucao [4]) # ((\inst14|RAM~15_combout ) # (\inst16|endereco_instrucao [5]))) # (!\inst14|RAM~20_combout )

	.dataa(\inst14|RAM~20_combout ),
	.datab(\inst16|endereco_instrucao [4]),
	.datac(\inst14|RAM~15_combout ),
	.datad(\inst16|endereco_instrucao [5]),
	.cin(gnd),
	.combout(\inst|Selector21~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Selector21~2 .lut_mask = 16'hFFFD;
defparam \inst|Selector21~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y25_N12
cycloneii_lcell_comb \inst|Selector23~2 (
// Equation(s):
// \inst|Selector23~2_combout  = (\inst16|endereco_instrucao [5]) # ((\inst14|RAM~17_combout ) # ((\inst16|endereco_instrucao [4]) # (\inst14|RAM~16_combout )))

	.dataa(\inst16|endereco_instrucao [5]),
	.datab(\inst14|RAM~17_combout ),
	.datac(\inst16|endereco_instrucao [4]),
	.datad(\inst14|RAM~16_combout ),
	.cin(gnd),
	.combout(\inst|Selector23~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Selector23~2 .lut_mask = 16'hFFFE;
defparam \inst|Selector23~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: CLKCTRL_G11
cycloneii_clkctrl \inst|Selector23~2clkctrl (
	.ena(vcc),
	.inclk({gnd,gnd,gnd,\inst|Selector23~2_combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\inst|Selector23~2clkctrl_outclk ));
// synopsys translate_off
defparam \inst|Selector23~2clkctrl .clock_type = "global clock";
defparam \inst|Selector23~2clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X41_Y26_N30
cycloneii_lcell_comb \inst|Const_in[1] (
// Equation(s):
// \inst|Const_in [1] = (GLOBAL(\inst|Selector23~2clkctrl_outclk ) & (\inst|Const_in [1])) # (!GLOBAL(\inst|Selector23~2clkctrl_outclk ) & ((!\inst|Selector21~2_combout )))

	.dataa(\inst|Const_in [1]),
	.datab(\inst|Selector21~2_combout ),
	.datac(vcc),
	.datad(\inst|Selector23~2clkctrl_outclk ),
	.cin(gnd),
	.combout(\inst|Const_in [1]),
	.cout());
// synopsys translate_off
defparam \inst|Const_in[1] .lut_mask = 16'hAA33;
defparam \inst|Const_in[1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y26_N18
cycloneii_lcell_comb \MBSelect|$00000|auto_generated|result_node[1]~0 (
// Equation(s):
// \MBSelect|$00000|auto_generated|result_node[1]~0_combout  = (\inst|Mux_Imediato~combout  & (\inst|Const_in [1])) # (!\inst|Mux_Imediato~combout  & ((\Register|inst20|inst4~regout )))

	.dataa(vcc),
	.datab(\inst|Mux_Imediato~combout ),
	.datac(\inst|Const_in [1]),
	.datad(\Register|inst20|inst4~regout ),
	.cin(gnd),
	.combout(\MBSelect|$00000|auto_generated|result_node[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \MBSelect|$00000|auto_generated|result_node[1]~0 .lut_mask = 16'hF3C0;
defparam \MBSelect|$00000|auto_generated|result_node[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y26_N14
cycloneii_lcell_comb \inst|Const_in[0] (
// Equation(s):
// \inst|Const_in [0] = (GLOBAL(\inst|Selector23~2clkctrl_outclk ) & ((\inst|Const_in [0]))) # (!GLOBAL(\inst|Selector23~2clkctrl_outclk ) & (!\inst|Selector20~2_combout ))

	.dataa(\inst|Selector20~2_combout ),
	.datab(\inst|Const_in [0]),
	.datac(\inst|Selector23~2clkctrl_outclk ),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst|Const_in [0]),
	.cout());
// synopsys translate_off
defparam \inst|Const_in[0] .lut_mask = 16'hC5C5;
defparam \inst|Const_in[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y26_N0
cycloneii_lcell_comb \MBSelect|$00000|auto_generated|result_node[0]~1 (
// Equation(s):
// \MBSelect|$00000|auto_generated|result_node[0]~1_combout  = (\inst|Mux_Imediato~combout  & (\inst|Const_in [0])) # (!\inst|Mux_Imediato~combout  & ((\Register|inst20|inst9~regout )))

	.dataa(vcc),
	.datab(\inst|Const_in [0]),
	.datac(\inst|Mux_Imediato~combout ),
	.datad(\Register|inst20|inst9~regout ),
	.cin(gnd),
	.combout(\MBSelect|$00000|auto_generated|result_node[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \MBSelect|$00000|auto_generated|result_node[0]~1 .lut_mask = 16'hCFC0;
defparam \MBSelect|$00000|auto_generated|result_node[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y26_N20
cycloneii_lcell_comb \inst1|Add1~0 (
// Equation(s):
// \inst1|Add1~0_combout  = (\Mux_A|inst6|$00000|auto_generated|result_node[0]~1_combout  & (\MBSelect|$00000|auto_generated|result_node[0]~1_combout  $ (VCC))) # (!\Mux_A|inst6|$00000|auto_generated|result_node[0]~1_combout  & 
// (\MBSelect|$00000|auto_generated|result_node[0]~1_combout  & VCC))
// \inst1|Add1~1  = CARRY((\Mux_A|inst6|$00000|auto_generated|result_node[0]~1_combout  & \MBSelect|$00000|auto_generated|result_node[0]~1_combout ))

	.dataa(\Mux_A|inst6|$00000|auto_generated|result_node[0]~1_combout ),
	.datab(\MBSelect|$00000|auto_generated|result_node[0]~1_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst1|Add1~0_combout ),
	.cout(\inst1|Add1~1 ));
// synopsys translate_off
defparam \inst1|Add1~0 .lut_mask = 16'h6688;
defparam \inst1|Add1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y26_N22
cycloneii_lcell_comb \inst1|Add1~2 (
// Equation(s):
// \inst1|Add1~2_combout  = (\Mux_A|inst6|$00000|auto_generated|result_node[1]~2_combout  & ((\MBSelect|$00000|auto_generated|result_node[1]~0_combout  & (\inst1|Add1~1  & VCC)) # (!\MBSelect|$00000|auto_generated|result_node[1]~0_combout  & (!\inst1|Add1~1 
// )))) # (!\Mux_A|inst6|$00000|auto_generated|result_node[1]~2_combout  & ((\MBSelect|$00000|auto_generated|result_node[1]~0_combout  & (!\inst1|Add1~1 )) # (!\MBSelect|$00000|auto_generated|result_node[1]~0_combout  & ((\inst1|Add1~1 ) # (GND)))))
// \inst1|Add1~3  = CARRY((\Mux_A|inst6|$00000|auto_generated|result_node[1]~2_combout  & (!\MBSelect|$00000|auto_generated|result_node[1]~0_combout  & !\inst1|Add1~1 )) # (!\Mux_A|inst6|$00000|auto_generated|result_node[1]~2_combout  & ((!\inst1|Add1~1 ) # 
// (!\MBSelect|$00000|auto_generated|result_node[1]~0_combout ))))

	.dataa(\Mux_A|inst6|$00000|auto_generated|result_node[1]~2_combout ),
	.datab(\MBSelect|$00000|auto_generated|result_node[1]~0_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst1|Add1~1 ),
	.combout(\inst1|Add1~2_combout ),
	.cout(\inst1|Add1~3 ));
// synopsys translate_off
defparam \inst1|Add1~2 .lut_mask = 16'h9617;
defparam \inst1|Add1~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y26_N28
cycloneii_lcell_comb \inst1|G[1]~8 (
// Equation(s):
// \inst1|G[1]~8_combout  = (\inst1|G[1]~7_combout  & (((\Mux_A|inst6|$00000|auto_generated|result_node[0]~1_combout )) # (!\inst1|always0~0_combout ))) # (!\inst1|G[1]~7_combout  & (\inst1|always0~0_combout  & ((\inst1|Add1~2_combout ))))

	.dataa(\inst1|G[1]~7_combout ),
	.datab(\inst1|always0~0_combout ),
	.datac(\Mux_A|inst6|$00000|auto_generated|result_node[0]~1_combout ),
	.datad(\inst1|Add1~2_combout ),
	.cin(gnd),
	.combout(\inst1|G[1]~8_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|G[1]~8 .lut_mask = 16'hE6A2;
defparam \inst1|G[1]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y26_N18
cycloneii_lcell_comb \inst1|G[1]~11 (
// Equation(s):
// \inst1|G[1]~11_combout  = (\inst1|G[2]~9_combout  & ((\inst1|G[2]~10_combout  & (\inst1|Add3~0_combout )) # (!\inst1|G[2]~10_combout  & ((\inst1|G[1]~8_combout ))))) # (!\inst1|G[2]~9_combout  & (!\inst1|G[2]~10_combout ))

	.dataa(\inst1|G[2]~9_combout ),
	.datab(\inst1|G[2]~10_combout ),
	.datac(\inst1|Add3~0_combout ),
	.datad(\inst1|G[1]~8_combout ),
	.cin(gnd),
	.combout(\inst1|G[1]~11_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|G[1]~11 .lut_mask = 16'hB391;
defparam \inst1|G[1]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y26_N14
cycloneii_lcell_comb \inst1|G[1]~12 (
// Equation(s):
// \inst1|G[1]~12_combout  = (\inst1|always0~1_combout  & ((\inst1|G[1]~11_combout  & (\Mux_A|inst6|$00000|auto_generated|result_node[2]~3_combout )) # (!\inst1|G[1]~11_combout  & ((\inst1|Add2~2_combout ))))) # (!\inst1|always0~1_combout  & 
// (((\inst1|G[1]~11_combout ))))

	.dataa(\inst1|always0~1_combout ),
	.datab(\Mux_A|inst6|$00000|auto_generated|result_node[2]~3_combout ),
	.datac(\inst1|Add2~2_combout ),
	.datad(\inst1|G[1]~11_combout ),
	.cin(gnd),
	.combout(\inst1|G[1]~12_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|G[1]~12 .lut_mask = 16'hDDA0;
defparam \inst1|G[1]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y26_N0
cycloneii_lcell_comb \Data_Extern|$00000|auto_generated|result_node[1]~2 (
// Equation(s):
// \Data_Extern|$00000|auto_generated|result_node[1]~2_combout  = (\inst|Mux_Memoria~combout  & (\Externo1~combout )) # (!\inst|Mux_Memoria~combout  & ((\inst1|G[1]~12_combout )))

	.dataa(\Externo1~combout ),
	.datab(vcc),
	.datac(\inst1|G[1]~12_combout ),
	.datad(\inst|Mux_Memoria~combout ),
	.cin(gnd),
	.combout(\Data_Extern|$00000|auto_generated|result_node[1]~2_combout ),
	.cout());
// synopsys translate_off
defparam \Data_Extern|$00000|auto_generated|result_node[1]~2 .lut_mask = 16'hAAF0;
defparam \Data_Extern|$00000|auto_generated|result_node[1]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X42_Y26_N31
cycloneii_lcell_ff \Register|inst20|inst4 (
	.clk(\inst4|inst~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\Data_Extern|$00000|auto_generated|result_node[1]~2_combout ),
	.aclr(\inst|clear~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Register|inst20|inst4~regout ));

// Location: LCCOMB_X42_Y26_N28
cycloneii_lcell_comb \inst1|Add3~1 (
// Equation(s):
// \inst1|Add3~1_combout  = (!\inst|A2~combout  & (\Register|inst20|inst5~regout  $ (((\Register|inst20|inst4~regout ) # (\Register|inst20|inst9~regout )))))

	.dataa(\inst|A2~combout ),
	.datab(\Register|inst20|inst4~regout ),
	.datac(\Register|inst20|inst5~regout ),
	.datad(\Register|inst20|inst9~regout ),
	.cin(gnd),
	.combout(\inst1|Add3~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|Add3~1 .lut_mask = 16'h0514;
defparam \inst1|Add3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y26_N2
cycloneii_lcell_comb \inst1|Add0~0 (
// Equation(s):
// \inst1|Add0~0_combout  = (\inst|A2~combout ) # (\Register|inst20|inst5~regout  $ (((!\Register|inst20|inst4~regout ) # (!\Register|inst20|inst9~regout ))))

	.dataa(\Register|inst20|inst9~regout ),
	.datab(\Register|inst20|inst5~regout ),
	.datac(\inst|A2~combout ),
	.datad(\Register|inst20|inst4~regout ),
	.cin(gnd),
	.combout(\inst1|Add0~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|Add0~0 .lut_mask = 16'hF9F3;
defparam \inst1|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y26_N8
cycloneii_lcell_comb \inst1|G[2]~13 (
// Equation(s):
// \inst1|G[2]~13_combout  = (\inst|Cin~combout  & (((\inst1|always0~0_combout ) # (!\inst1|Add0~0_combout )))) # (!\inst|Cin~combout  & (\MBSelect|$00000|auto_generated|result_node[2]~2_combout  & (!\inst1|always0~0_combout )))

	.dataa(\MBSelect|$00000|auto_generated|result_node[2]~2_combout ),
	.datab(\inst|Cin~combout ),
	.datac(\inst1|always0~0_combout ),
	.datad(\inst1|Add0~0_combout ),
	.cin(gnd),
	.combout(\inst1|G[2]~13_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|G[2]~13 .lut_mask = 16'hC2CE;
defparam \inst1|G[2]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y26_N8
cycloneii_lcell_comb \MBSelect|$00000|auto_generated|result_node[2]~2 (
// Equation(s):
// \MBSelect|$00000|auto_generated|result_node[2]~2_combout  = (!\inst|Mux_Imediato~combout  & \Register|inst20|inst5~regout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\inst|Mux_Imediato~combout ),
	.datad(\Register|inst20|inst5~regout ),
	.cin(gnd),
	.combout(\MBSelect|$00000|auto_generated|result_node[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \MBSelect|$00000|auto_generated|result_node[2]~2 .lut_mask = 16'h0F00;
defparam \MBSelect|$00000|auto_generated|result_node[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y26_N24
cycloneii_lcell_comb \inst1|Add1~4 (
// Equation(s):
// \inst1|Add1~4_combout  = ((\Mux_A|inst6|$00000|auto_generated|result_node[2]~3_combout  $ (\MBSelect|$00000|auto_generated|result_node[2]~2_combout  $ (!\inst1|Add1~3 )))) # (GND)
// \inst1|Add1~5  = CARRY((\Mux_A|inst6|$00000|auto_generated|result_node[2]~3_combout  & ((\MBSelect|$00000|auto_generated|result_node[2]~2_combout ) # (!\inst1|Add1~3 ))) # (!\Mux_A|inst6|$00000|auto_generated|result_node[2]~3_combout  & 
// (\MBSelect|$00000|auto_generated|result_node[2]~2_combout  & !\inst1|Add1~3 )))

	.dataa(\Mux_A|inst6|$00000|auto_generated|result_node[2]~3_combout ),
	.datab(\MBSelect|$00000|auto_generated|result_node[2]~2_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst1|Add1~3 ),
	.combout(\inst1|Add1~4_combout ),
	.cout(\inst1|Add1~5 ));
// synopsys translate_off
defparam \inst1|Add1~4 .lut_mask = 16'h698E;
defparam \inst1|Add1~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y26_N30
cycloneii_lcell_comb \inst1|G[2]~14 (
// Equation(s):
// \inst1|G[2]~14_combout  = (\inst1|always0~0_combout  & ((\inst1|G[2]~13_combout  & (\Mux_A|inst6|$00000|auto_generated|result_node[1]~2_combout )) # (!\inst1|G[2]~13_combout  & ((\inst1|Add1~4_combout ))))) # (!\inst1|always0~0_combout  & 
// (((\inst1|G[2]~13_combout ))))

	.dataa(\Mux_A|inst6|$00000|auto_generated|result_node[1]~2_combout ),
	.datab(\inst1|always0~0_combout ),
	.datac(\inst1|G[2]~13_combout ),
	.datad(\inst1|Add1~4_combout ),
	.cin(gnd),
	.combout(\inst1|G[2]~14_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|G[2]~14 .lut_mask = 16'hBCB0;
defparam \inst1|G[2]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y26_N12
cycloneii_lcell_comb \inst1|G[2]~15 (
// Equation(s):
// \inst1|G[2]~15_combout  = (\inst1|G[2]~9_combout  & ((\inst1|G[2]~10_combout  & (!\inst1|Add3~1_combout )) # (!\inst1|G[2]~10_combout  & ((\inst1|G[2]~14_combout ))))) # (!\inst1|G[2]~9_combout  & (((!\inst1|G[2]~10_combout ))))

	.dataa(\inst1|G[2]~9_combout ),
	.datab(\inst1|Add3~1_combout ),
	.datac(\inst1|G[2]~10_combout ),
	.datad(\inst1|G[2]~14_combout ),
	.cin(gnd),
	.combout(\inst1|G[2]~15_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|G[2]~15 .lut_mask = 16'h2F25;
defparam \inst1|G[2]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y26_N14
cycloneii_lcell_comb \inst1|G[2]~16 (
// Equation(s):
// \inst1|G[2]~16_combout  = (\inst1|always0~1_combout  & ((\inst1|G[2]~15_combout  & ((\Mux_A|inst6|$00000|auto_generated|result_node[3]~0_combout ))) # (!\inst1|G[2]~15_combout  & (\inst1|Add2~4_combout )))) # (!\inst1|always0~1_combout  & 
// (((\inst1|G[2]~15_combout ))))

	.dataa(\inst1|Add2~4_combout ),
	.datab(\Mux_A|inst6|$00000|auto_generated|result_node[3]~0_combout ),
	.datac(\inst1|always0~1_combout ),
	.datad(\inst1|G[2]~15_combout ),
	.cin(gnd),
	.combout(\inst1|G[2]~16_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|G[2]~16 .lut_mask = 16'hCFA0;
defparam \inst1|G[2]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_P25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Externo2~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Externo2~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Externo2));
// synopsys translate_off
defparam \Externo2~I .input_async_reset = "none";
defparam \Externo2~I .input_power_up = "low";
defparam \Externo2~I .input_register_mode = "none";
defparam \Externo2~I .input_sync_reset = "none";
defparam \Externo2~I .oe_async_reset = "none";
defparam \Externo2~I .oe_power_up = "low";
defparam \Externo2~I .oe_register_mode = "none";
defparam \Externo2~I .oe_sync_reset = "none";
defparam \Externo2~I .operation_mode = "input";
defparam \Externo2~I .output_async_reset = "none";
defparam \Externo2~I .output_power_up = "low";
defparam \Externo2~I .output_register_mode = "none";
defparam \Externo2~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X45_Y26_N26
cycloneii_lcell_comb \Data_Extern|$00000|auto_generated|result_node[2]~1 (
// Equation(s):
// \Data_Extern|$00000|auto_generated|result_node[2]~1_combout  = (\inst|Mux_Memoria~combout  & ((\Externo2~combout ))) # (!\inst|Mux_Memoria~combout  & (\inst1|G[2]~16_combout ))

	.dataa(vcc),
	.datab(\inst|Mux_Memoria~combout ),
	.datac(\inst1|G[2]~16_combout ),
	.datad(\Externo2~combout ),
	.cin(gnd),
	.combout(\Data_Extern|$00000|auto_generated|result_node[2]~1_combout ),
	.cout());
// synopsys translate_off
defparam \Data_Extern|$00000|auto_generated|result_node[2]~1 .lut_mask = 16'hFC30;
defparam \Data_Extern|$00000|auto_generated|result_node[2]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X42_Y26_N29
cycloneii_lcell_ff \Register|inst20|inst5 (
	.clk(\inst4|inst~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\Data_Extern|$00000|auto_generated|result_node[2]~1_combout ),
	.aclr(\inst|clear~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Register|inst20|inst5~regout ));

// Location: LCCOMB_X41_Y26_N12
cycloneii_lcell_comb \inst1|Add3~2 (
// Equation(s):
// \inst1|Add3~2_combout  = (!\inst|A2~combout  & ((\Register|inst20|inst4~regout ) # ((\Register|inst20|inst9~regout ) # (\Register|inst20|inst5~regout ))))

	.dataa(\Register|inst20|inst4~regout ),
	.datab(\inst|A2~combout ),
	.datac(\Register|inst20|inst9~regout ),
	.datad(\Register|inst20|inst5~regout ),
	.cin(gnd),
	.combout(\inst1|Add3~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|Add3~2 .lut_mask = 16'h3332;
defparam \inst1|Add3~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y26_N28
cycloneii_lcell_comb \inst1|G[3]~24 (
// Equation(s):
// \inst1|G[3]~24_combout  = (\inst1|G[0]~6_combout  & (\inst1|Add3~2_combout  $ (((\inst|A2~combout ) # (!\Register|inst20|inst6~regout )))))

	.dataa(\Register|inst20|inst6~regout ),
	.datab(\inst|A2~combout ),
	.datac(\inst1|G[0]~6_combout ),
	.datad(\inst1|Add3~2_combout ),
	.cin(gnd),
	.combout(\inst1|G[3]~24_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|G[3]~24 .lut_mask = 16'h20D0;
defparam \inst1|G[3]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y26_N12
cycloneii_lcell_comb \inst1|Add0~1 (
// Equation(s):
// \inst1|Add0~1_combout  = \Mux_A|inst6|$00000|auto_generated|result_node[3]~0_combout  $ (((\Mux_A|inst6|$00000|auto_generated|result_node[2]~3_combout  & (\Mux_A|inst6|$00000|auto_generated|result_node[1]~2_combout  & \Register|inst20|inst9~regout ))))

	.dataa(\Mux_A|inst6|$00000|auto_generated|result_node[2]~3_combout ),
	.datab(\Mux_A|inst6|$00000|auto_generated|result_node[1]~2_combout ),
	.datac(\Register|inst20|inst9~regout ),
	.datad(\Mux_A|inst6|$00000|auto_generated|result_node[3]~0_combout ),
	.cin(gnd),
	.combout(\inst1|Add0~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|Add0~1 .lut_mask = 16'h7F80;
defparam \inst1|Add0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y26_N22
cycloneii_lcell_comb \inst1|G[3]~18 (
// Equation(s):
// \inst1|G[3]~18_combout  = (\inst|Cin~combout  & (((\inst1|always0~0_combout ) # (\inst1|Add0~1_combout )))) # (!\inst|Cin~combout  & (\MBSelect|$00000|auto_generated|result_node[3]~3_combout  & (!\inst1|always0~0_combout )))

	.dataa(\MBSelect|$00000|auto_generated|result_node[3]~3_combout ),
	.datab(\inst|Cin~combout ),
	.datac(\inst1|always0~0_combout ),
	.datad(\inst1|Add0~1_combout ),
	.cin(gnd),
	.combout(\inst1|G[3]~18_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|G[3]~18 .lut_mask = 16'hCEC2;
defparam \inst1|G[3]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y26_N24
cycloneii_lcell_comb \MBSelect|$00000|auto_generated|result_node[3]~3 (
// Equation(s):
// \MBSelect|$00000|auto_generated|result_node[3]~3_combout  = (\Register|inst20|inst6~regout  & !\inst|Mux_Imediato~combout )

	.dataa(\Register|inst20|inst6~regout ),
	.datab(vcc),
	.datac(\inst|Mux_Imediato~combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\MBSelect|$00000|auto_generated|result_node[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \MBSelect|$00000|auto_generated|result_node[3]~3 .lut_mask = 16'h0A0A;
defparam \MBSelect|$00000|auto_generated|result_node[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y26_N26
cycloneii_lcell_comb \inst1|Add1~6 (
// Equation(s):
// \inst1|Add1~6_combout  = \Mux_A|inst6|$00000|auto_generated|result_node[3]~0_combout  $ (\inst1|Add1~5  $ (\MBSelect|$00000|auto_generated|result_node[3]~3_combout ))

	.dataa(\Mux_A|inst6|$00000|auto_generated|result_node[3]~0_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\MBSelect|$00000|auto_generated|result_node[3]~3_combout ),
	.cin(\inst1|Add1~5 ),
	.combout(\inst1|Add1~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|Add1~6 .lut_mask = 16'hA55A;
defparam \inst1|Add1~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y26_N20
cycloneii_lcell_comb \inst1|G[3]~19 (
// Equation(s):
// \inst1|G[3]~19_combout  = (\inst1|G[3]~18_combout  & ((\Mux_A|inst6|$00000|auto_generated|result_node[2]~3_combout ) # ((!\inst1|always0~0_combout )))) # (!\inst1|G[3]~18_combout  & (((\inst1|always0~0_combout  & \inst1|Add1~6_combout ))))

	.dataa(\Mux_A|inst6|$00000|auto_generated|result_node[2]~3_combout ),
	.datab(\inst1|G[3]~18_combout ),
	.datac(\inst1|always0~0_combout ),
	.datad(\inst1|Add1~6_combout ),
	.cin(gnd),
	.combout(\inst1|G[3]~19_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|G[3]~19 .lut_mask = 16'hBC8C;
defparam \inst1|G[3]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y26_N8
cycloneii_lcell_comb \inst1|Add2~6 (
// Equation(s):
// \inst1|Add2~6_combout  = \Mux_A|inst6|$00000|auto_generated|result_node[3]~0_combout  $ (\inst1|Add2~5  $ (!\MBSelect|$00000|auto_generated|result_node[3]~3_combout ))

	.dataa(vcc),
	.datab(\Mux_A|inst6|$00000|auto_generated|result_node[3]~0_combout ),
	.datac(vcc),
	.datad(\MBSelect|$00000|auto_generated|result_node[3]~3_combout ),
	.cin(\inst1|Add2~5 ),
	.combout(\inst1|Add2~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|Add2~6 .lut_mask = 16'h3CC3;
defparam \inst1|Add2~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X44_Y26_N26
cycloneii_lcell_comb \inst1|G[3]~17 (
// Equation(s):
// \inst1|G[3]~17_combout  = (!\inst|ALU0~combout  & (\inst|Cin~combout  & (\inst1|Add2~6_combout  & \inst|ALU1~combout )))

	.dataa(\inst|ALU0~combout ),
	.datab(\inst|Cin~combout ),
	.datac(\inst1|Add2~6_combout ),
	.datad(\inst|ALU1~combout ),
	.cin(gnd),
	.combout(\inst1|G[3]~17_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|G[3]~17 .lut_mask = 16'h4000;
defparam \inst1|G[3]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y26_N16
cycloneii_lcell_comb \inst1|G[3]~20 (
// Equation(s):
// \inst1|G[3]~20_combout  = (\inst1|G[3]~24_combout ) # ((\inst1|G[3]~17_combout ) # ((!\inst|ALU1~combout  & \inst1|G[3]~19_combout )))

	.dataa(\inst|ALU1~combout ),
	.datab(\inst1|G[3]~24_combout ),
	.datac(\inst1|G[3]~19_combout ),
	.datad(\inst1|G[3]~17_combout ),
	.cin(gnd),
	.combout(\inst1|G[3]~20_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|G[3]~20 .lut_mask = 16'hFFDC;
defparam \inst1|G[3]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y26_N16
cycloneii_lcell_comb \Data_Extern|$00000|auto_generated|result_node[3]~0 (
// Equation(s):
// \Data_Extern|$00000|auto_generated|result_node[3]~0_combout  = (\inst|Mux_Memoria~combout  & (\Externo3~combout )) # (!\inst|Mux_Memoria~combout  & ((\inst1|G[3]~20_combout )))

	.dataa(vcc),
	.datab(\inst|Mux_Memoria~combout ),
	.datac(\Externo3~combout ),
	.datad(\inst1|G[3]~20_combout ),
	.cin(gnd),
	.combout(\Data_Extern|$00000|auto_generated|result_node[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \Data_Extern|$00000|auto_generated|result_node[3]~0 .lut_mask = 16'hF3C0;
defparam \Data_Extern|$00000|auto_generated|result_node[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X43_Y26_N17
cycloneii_lcell_ff \Register|inst20|inst6 (
	.clk(\inst4|inst~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\Data_Extern|$00000|auto_generated|result_node[3]~0_combout ),
	.aclr(\inst|clear~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Register|inst20|inst6~regout ));

// Location: LCCOMB_X43_Y26_N6
cycloneii_lcell_comb \Mux_A|inst6|$00000|auto_generated|result_node[3]~0 (
// Equation(s):
// \Mux_A|inst6|$00000|auto_generated|result_node[3]~0_combout  = (\Register|inst20|inst6~regout  & !\inst|A2~combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\Register|inst20|inst6~regout ),
	.datad(\inst|A2~combout ),
	.cin(gnd),
	.combout(\Mux_A|inst6|$00000|auto_generated|result_node[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux_A|inst6|$00000|auto_generated|result_node[3]~0 .lut_mask = 16'h00F0;
defparam \Mux_A|inst6|$00000|auto_generated|result_node[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y26_N24
cycloneii_lcell_comb \inst1|Cout~0 (
// Equation(s):
// \inst1|Cout~0_combout  = (!\inst|Mux_Imediato~combout  & (!\inst|Cin~combout  & (\inst1|always0~0_combout  & \Mux_A|inst6|$00000|auto_generated|result_node[3]~0_combout )))

	.dataa(\inst|Mux_Imediato~combout ),
	.datab(\inst|Cin~combout ),
	.datac(\inst1|always0~0_combout ),
	.datad(\Mux_A|inst6|$00000|auto_generated|result_node[3]~0_combout ),
	.cin(gnd),
	.combout(\inst1|Cout~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|Cout~0 .lut_mask = 16'h1000;
defparam \inst1|Cout~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X41_Y26_N25
cycloneii_lcell_ff inst11(
	.clk(\Clock14~clkctrl_outclk ),
	.datain(\inst1|Cout~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst11~regout ));

// Location: LCCOMB_X41_Y26_N26
cycloneii_lcell_comb \inst1|Z~2 (
// Equation(s):
// \inst1|Z~2_combout  = (\inst|ALU1~combout  & (!\inst|ALU0~combout  & \inst|Cin~combout ))

	.dataa(vcc),
	.datab(\inst|ALU1~combout ),
	.datac(\inst|ALU0~combout ),
	.datad(\inst|Cin~combout ),
	.cin(gnd),
	.combout(\inst1|Z~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|Z~2 .lut_mask = 16'h0C00;
defparam \inst1|Z~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y26_N22
cycloneii_lcell_comb \inst1|N~1 (
// Equation(s):
// \inst1|N~1_combout  = (\Mux_A|inst6|$00000|auto_generated|result_node[1]~2_combout  & (\MBSelect|$00000|auto_generated|result_node[0]~1_combout  & (\MBSelect|$00000|auto_generated|result_node[1]~0_combout  & 
// !\Mux_A|inst6|$00000|auto_generated|result_node[0]~1_combout ))) # (!\Mux_A|inst6|$00000|auto_generated|result_node[1]~2_combout  & ((\MBSelect|$00000|auto_generated|result_node[1]~0_combout ) # ((\MBSelect|$00000|auto_generated|result_node[0]~1_combout  
// & !\Mux_A|inst6|$00000|auto_generated|result_node[0]~1_combout ))))

	.dataa(\Mux_A|inst6|$00000|auto_generated|result_node[1]~2_combout ),
	.datab(\MBSelect|$00000|auto_generated|result_node[0]~1_combout ),
	.datac(\MBSelect|$00000|auto_generated|result_node[1]~0_combout ),
	.datad(\Mux_A|inst6|$00000|auto_generated|result_node[0]~1_combout ),
	.cin(gnd),
	.combout(\inst1|N~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|N~1 .lut_mask = 16'h50D4;
defparam \inst1|N~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y26_N16
cycloneii_lcell_comb \inst1|N~2 (
// Equation(s):
// \inst1|N~2_combout  = (\inst1|N~0_combout  & ((\inst|A2~combout  & ((\inst1|N~1_combout ) # (!\inst|Mux_Imediato~combout ))) # (!\inst|A2~combout  & (!\inst|Mux_Imediato~combout  & \inst1|N~1_combout )))) # (!\inst1|N~0_combout  & (((\inst1|N~1_combout 
// ))))

	.dataa(\inst1|N~0_combout ),
	.datab(\inst|A2~combout ),
	.datac(\inst|Mux_Imediato~combout ),
	.datad(\inst1|N~1_combout ),
	.cin(gnd),
	.combout(\inst1|N~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|N~2 .lut_mask = 16'hDF08;
defparam \inst1|N~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y26_N18
cycloneii_lcell_comb \inst1|Z~3 (
// Equation(s):
// \inst1|Z~3_combout  = (!\Mux_A|inst6|$00000|auto_generated|result_node[2]~3_combout  & (!\Mux_A|inst6|$00000|auto_generated|result_node[1]~2_combout  & (\inst1|G[0]~6_combout  & !\Mux_A|inst6|$00000|auto_generated|result_node[3]~0_combout )))

	.dataa(\Mux_A|inst6|$00000|auto_generated|result_node[2]~3_combout ),
	.datab(\Mux_A|inst6|$00000|auto_generated|result_node[1]~2_combout ),
	.datac(\inst1|G[0]~6_combout ),
	.datad(\Mux_A|inst6|$00000|auto_generated|result_node[3]~0_combout ),
	.cin(gnd),
	.combout(\inst1|Z~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|Z~3 .lut_mask = 16'h0010;
defparam \inst1|Z~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y26_N6
cycloneii_lcell_comb \inst1|N~3 (
// Equation(s):
// \inst1|N~3_combout  = (\Mux_A|inst6|$00000|auto_generated|result_node[0]~1_combout  & (\inst1|Z~2_combout  & (\inst1|N~2_combout ))) # (!\Mux_A|inst6|$00000|auto_generated|result_node[0]~1_combout  & ((\inst1|Z~3_combout ) # ((\inst1|Z~2_combout  & 
// \inst1|N~2_combout ))))

	.dataa(\Mux_A|inst6|$00000|auto_generated|result_node[0]~1_combout ),
	.datab(\inst1|Z~2_combout ),
	.datac(\inst1|N~2_combout ),
	.datad(\inst1|Z~3_combout ),
	.cin(gnd),
	.combout(\inst1|N~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|N~3 .lut_mask = 16'hD5C0;
defparam \inst1|N~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X41_Y26_N7
cycloneii_lcell_ff inst13(
	.clk(\Clock14~clkctrl_outclk ),
	.datain(\inst1|N~3_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst13~regout ));

// Location: LCCOMB_X43_Y26_N26
cycloneii_lcell_comb \inst1|G[0]~25 (
// Equation(s):
// \inst1|G[0]~25_combout  = (\inst|ALU1~combout  & (\Register|inst20|inst4~regout  & ((!\inst|A2~combout )))) # (!\inst|ALU1~combout  & (((\MBSelect|$00000|auto_generated|result_node[0]~1_combout ))))

	.dataa(\Register|inst20|inst4~regout ),
	.datab(\inst|ALU1~combout ),
	.datac(\MBSelect|$00000|auto_generated|result_node[0]~1_combout ),
	.datad(\inst|A2~combout ),
	.cin(gnd),
	.combout(\inst1|G[0]~25_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|G[0]~25 .lut_mask = 16'h30B8;
defparam \inst1|G[0]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y26_N0
cycloneii_lcell_comb \inst1|G[0]~26 (
// Equation(s):
// \inst1|G[0]~26_combout  = (\inst|ALU0~combout  & (!\inst|ALU1~combout  & (\inst1|Add1~0_combout ))) # (!\inst|ALU0~combout  & (((\inst1|G[0]~25_combout ))))

	.dataa(\inst|ALU0~combout ),
	.datab(\inst|ALU1~combout ),
	.datac(\inst1|Add1~0_combout ),
	.datad(\inst1|G[0]~25_combout ),
	.cin(gnd),
	.combout(\inst1|G[0]~26_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|G[0]~26 .lut_mask = 16'h7520;
defparam \inst1|G[0]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y26_N22
cycloneii_lcell_comb \inst1|G[0]~21 (
// Equation(s):
// \inst1|G[0]~21_combout  = (\inst|ALU0~combout  & (((!\Mux_A|inst6|$00000|auto_generated|result_node[0]~1_combout )))) # (!\inst|ALU0~combout  & (\inst|ALU1~combout  & (\Mux_A|inst6|$00000|auto_generated|result_node[0]~1_combout  $ (!\inst1|Add2~0_combout 
// ))))

	.dataa(\inst|ALU1~combout ),
	.datab(\Mux_A|inst6|$00000|auto_generated|result_node[0]~1_combout ),
	.datac(\inst|ALU0~combout ),
	.datad(\inst1|Add2~0_combout ),
	.cin(gnd),
	.combout(\inst1|G[0]~21_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|G[0]~21 .lut_mask = 16'h3832;
defparam \inst1|G[0]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y26_N0
cycloneii_lcell_comb \inst1|G[0]~22 (
// Equation(s):
// \inst1|G[0]~22_combout  = (\inst|Cin~combout  & ((\inst1|G[0]~21_combout ))) # (!\inst|Cin~combout  & (\inst1|G[0]~26_combout ))

	.dataa(vcc),
	.datab(\inst|Cin~combout ),
	.datac(\inst1|G[0]~26_combout ),
	.datad(\inst1|G[0]~21_combout ),
	.cin(gnd),
	.combout(\inst1|G[0]~22_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|G[0]~22 .lut_mask = 16'hFC30;
defparam \inst1|G[0]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y26_N30
cycloneii_lcell_comb \inst1|G[0]~23 (
// Equation(s):
// \inst1|G[0]~23_combout  = (\Mux_A|inst6|$00000|auto_generated|result_node[0]~1_combout  & (((\inst1|G[0]~22_combout )))) # (!\Mux_A|inst6|$00000|auto_generated|result_node[0]~1_combout  & ((\inst1|G[0]~6_combout ) # (\inst|Cin~combout  $ 
// (\inst1|G[0]~22_combout ))))

	.dataa(\Mux_A|inst6|$00000|auto_generated|result_node[0]~1_combout ),
	.datab(\inst|Cin~combout ),
	.datac(\inst1|G[0]~6_combout ),
	.datad(\inst1|G[0]~22_combout ),
	.cin(gnd),
	.combout(\inst1|G[0]~23_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|G[0]~23 .lut_mask = 16'hFB54;
defparam \inst1|G[0]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y26_N28
cycloneii_lcell_comb \inst1|Z~4 (
// Equation(s):
// \inst1|Z~4_combout  = (\inst1|always0~1_combout  & (\inst|Cin~combout  & (!\inst1|G[1]~12_combout  & !\inst1|G[2]~16_combout )))

	.dataa(\inst1|always0~1_combout ),
	.datab(\inst|Cin~combout ),
	.datac(\inst1|G[1]~12_combout ),
	.datad(\inst1|G[2]~16_combout ),
	.cin(gnd),
	.combout(\inst1|Z~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|Z~4 .lut_mask = 16'h0008;
defparam \inst1|Z~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y26_N20
cycloneii_lcell_comb \inst1|Z~5 (
// Equation(s):
// \inst1|Z~5_combout  = (\inst1|Z~6_combout ) # ((!\inst1|G[0]~23_combout  & (!\inst1|G[3]~20_combout  & \inst1|Z~4_combout )))

	.dataa(\inst1|Z~6_combout ),
	.datab(\inst1|G[0]~23_combout ),
	.datac(\inst1|G[3]~20_combout ),
	.datad(\inst1|Z~4_combout ),
	.cin(gnd),
	.combout(\inst1|Z~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|Z~5 .lut_mask = 16'hABAA;
defparam \inst1|Z~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X44_Y26_N21
cycloneii_lcell_ff inst12(
	.clk(\Clock14~clkctrl_outclk ),
	.datain(\inst1|Z~5_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst12~regout ));

// Location: LCCOMB_X42_Y25_N10
cycloneii_lcell_comb \inst14|RAM~23 (
// Equation(s):
// \inst14|RAM~23_combout  = (!\inst16|endereco_instrucao [5] & (!\inst16|endereco_instrucao [4] & \inst14|RAM~16_combout ))

	.dataa(vcc),
	.datab(\inst16|endereco_instrucao [5]),
	.datac(\inst16|endereco_instrucao [4]),
	.datad(\inst14|RAM~16_combout ),
	.cin(gnd),
	.combout(\inst14|RAM~23_combout ),
	.cout());
// synopsys translate_off
defparam \inst14|RAM~23 .lut_mask = 16'h0300;
defparam \inst14|RAM~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y25_N30
cycloneii_lcell_comb \inst14|RAM~18 (
// Equation(s):
// \inst14|RAM~18_combout  = (!\inst16|endereco_instrucao [2] & ((\inst16|endereco_instrucao [0] & ((!\inst16|endereco_instrucao [3]))) # (!\inst16|endereco_instrucao [0] & (!\inst16|endereco_instrucao [1] & \inst16|endereco_instrucao [3]))))

	.dataa(\inst16|endereco_instrucao [0]),
	.datab(\inst16|endereco_instrucao [2]),
	.datac(\inst16|endereco_instrucao [1]),
	.datad(\inst16|endereco_instrucao [3]),
	.cin(gnd),
	.combout(\inst14|RAM~18_combout ),
	.cout());
// synopsys translate_off
defparam \inst14|RAM~18 .lut_mask = 16'h0122;
defparam \inst14|RAM~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y25_N16
cycloneii_lcell_comb \inst14|RAM~25 (
// Equation(s):
// \inst14|RAM~25_combout  = (!\inst16|endereco_instrucao [5] & (!\inst16|endereco_instrucao [4] & \inst14|RAM~18_combout ))

	.dataa(vcc),
	.datab(\inst16|endereco_instrucao [5]),
	.datac(\inst16|endereco_instrucao [4]),
	.datad(\inst14|RAM~18_combout ),
	.cin(gnd),
	.combout(\inst14|RAM~25_combout ),
	.cout());
// synopsys translate_off
defparam \inst14|RAM~25 .lut_mask = 16'h0300;
defparam \inst14|RAM~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y25_N26
cycloneii_lcell_comb \inst14|RAM~19 (
// Equation(s):
// \inst14|RAM~19_combout  = (!\inst16|endereco_instrucao [3] & ((\inst16|endereco_instrucao [1] & (\inst16|endereco_instrucao [2] $ (!\inst16|endereco_instrucao [0]))) # (!\inst16|endereco_instrucao [1] & (\inst16|endereco_instrucao [2] & 
// !\inst16|endereco_instrucao [0]))))

	.dataa(\inst16|endereco_instrucao [3]),
	.datab(\inst16|endereco_instrucao [1]),
	.datac(\inst16|endereco_instrucao [2]),
	.datad(\inst16|endereco_instrucao [0]),
	.cin(gnd),
	.combout(\inst14|RAM~19_combout ),
	.cout());
// synopsys translate_off
defparam \inst14|RAM~19 .lut_mask = 16'h4014;
defparam \inst14|RAM~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y25_N16
cycloneii_lcell_comb \inst14|RAM~26 (
// Equation(s):
// \inst14|RAM~26_combout  = (!\inst16|endereco_instrucao [4] & (\inst14|RAM~19_combout  & !\inst16|endereco_instrucao [5]))

	.dataa(vcc),
	.datab(\inst16|endereco_instrucao [4]),
	.datac(\inst14|RAM~19_combout ),
	.datad(\inst16|endereco_instrucao [5]),
	.cin(gnd),
	.combout(\inst14|RAM~26_combout ),
	.cout());
// synopsys translate_off
defparam \inst14|RAM~26 .lut_mask = 16'h0030;
defparam \inst14|RAM~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y25_N26
cycloneii_lcell_comb \inst14|RAM~20 (
// Equation(s):
// \inst14|RAM~20_combout  = (\inst16|endereco_instrucao [0] & (!\inst16|endereco_instrucao [3] & (\inst16|endereco_instrucao [2] $ (!\inst16|endereco_instrucao [1])))) # (!\inst16|endereco_instrucao [0] & (!\inst16|endereco_instrucao [2] & 
// (\inst16|endereco_instrucao [3] $ (\inst16|endereco_instrucao [1]))))

	.dataa(\inst16|endereco_instrucao [0]),
	.datab(\inst16|endereco_instrucao [2]),
	.datac(\inst16|endereco_instrucao [3]),
	.datad(\inst16|endereco_instrucao [1]),
	.cin(gnd),
	.combout(\inst14|RAM~20_combout ),
	.cout());
// synopsys translate_off
defparam \inst14|RAM~20 .lut_mask = 16'h0912;
defparam \inst14|RAM~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y25_N26
cycloneii_lcell_comb \inst14|RAM~27 (
// Equation(s):
// \inst14|RAM~27_combout  = (\inst14|RAM~20_combout  & (!\inst16|endereco_instrucao [4] & !\inst16|endereco_instrucao [5]))

	.dataa(\inst14|RAM~20_combout ),
	.datab(\inst16|endereco_instrucao [4]),
	.datac(vcc),
	.datad(\inst16|endereco_instrucao [5]),
	.cin(gnd),
	.combout(\inst14|RAM~27_combout ),
	.cout());
// synopsys translate_off
defparam \inst14|RAM~27 .lut_mask = 16'h0022;
defparam \inst14|RAM~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y25_N8
cycloneii_lcell_comb \inst|Selector50~4 (
// Equation(s):
// \inst|Selector50~4_combout  = (\inst16|endereco_instrucao [1] & (\inst16|endereco_instrucao [2] $ (!\inst16|endereco_instrucao [0]))) # (!\inst16|endereco_instrucao [1] & (\inst16|endereco_instrucao [2] & !\inst16|endereco_instrucao [0]))

	.dataa(\inst16|endereco_instrucao [1]),
	.datab(vcc),
	.datac(\inst16|endereco_instrucao [2]),
	.datad(\inst16|endereco_instrucao [0]),
	.cin(gnd),
	.combout(\inst|Selector50~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Selector50~4 .lut_mask = 16'hA05A;
defparam \inst|Selector50~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y25_N10
cycloneii_lcell_comb \inst|Selector50~9 (
// Equation(s):
// \inst|Selector50~9_combout  = (!\inst16|endereco_instrucao [5] & (!\inst16|endereco_instrucao [3] & (\inst|Selector50~4_combout  & !\inst16|endereco_instrucao [4])))

	.dataa(\inst16|endereco_instrucao [5]),
	.datab(\inst16|endereco_instrucao [3]),
	.datac(\inst|Selector50~4_combout ),
	.datad(\inst16|endereco_instrucao [4]),
	.cin(gnd),
	.combout(\inst|Selector50~9_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Selector50~9 .lut_mask = 16'h0010;
defparam \inst|Selector50~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y25_N20
cycloneii_lcell_comb \inst|WideOr0~0 (
// Equation(s):
// \inst|WideOr0~0_combout  = (\inst16|endereco_instrucao [4]) # (((\inst14|RAM~15_combout  & \inst14|RAM~17_combout )) # (!\inst14|RAM~23_combout ))

	.dataa(\inst14|RAM~15_combout ),
	.datab(\inst14|RAM~17_combout ),
	.datac(\inst16|endereco_instrucao [4]),
	.datad(\inst14|RAM~23_combout ),
	.cin(gnd),
	.combout(\inst|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|WideOr0~0 .lut_mask = 16'hF8FF;
defparam \inst|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y25_N0
cycloneii_lcell_comb \inst|S0 (
// Equation(s):
// \inst|S0~combout  = (\inst|WideOr0~0_combout  & (\inst|Selector50~9_combout )) # (!\inst|WideOr0~0_combout  & ((\inst|S0~combout )))

	.dataa(vcc),
	.datab(\inst|Selector50~9_combout ),
	.datac(\inst|WideOr0~0_combout ),
	.datad(\inst|S0~combout ),
	.cin(gnd),
	.combout(\inst|S0~combout ),
	.cout());
// synopsys translate_off
defparam \inst|S0 .lut_mask = 16'hCFC0;
defparam \inst|S0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y25_N2
cycloneii_lcell_comb \inst|Selector49~0 (
// Equation(s):
// \inst|Selector49~0_combout  = (\inst14|RAM~25_combout  & ((\inst14|RAM~23_combout  & (!\inst|WideOr5~0_combout )) # (!\inst14|RAM~23_combout  & ((\inst14|RAM~22_combout )))))

	.dataa(\inst14|RAM~23_combout ),
	.datab(\inst14|RAM~25_combout ),
	.datac(\inst|WideOr5~0_combout ),
	.datad(\inst14|RAM~22_combout ),
	.cin(gnd),
	.combout(\inst|Selector49~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Selector49~0 .lut_mask = 16'h4C08;
defparam \inst|Selector49~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y25_N24
cycloneii_lcell_comb \inst|S1 (
// Equation(s):
// \inst|S1~combout  = (\inst|WideOr0~0_combout  & ((\inst|Selector49~0_combout ))) # (!\inst|WideOr0~0_combout  & (\inst|S1~combout ))

	.dataa(\inst|S1~combout ),
	.datab(vcc),
	.datac(\inst|WideOr0~0_combout ),
	.datad(\inst|Selector49~0_combout ),
	.cin(gnd),
	.combout(\inst|S1~combout ),
	.cout());
// synopsys translate_off
defparam \inst|S1 .lut_mask = 16'hFA0A;
defparam \inst|S1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y25_N18
cycloneii_lcell_comb \inst4|inst2 (
// Equation(s):
// \inst4|inst2~combout  = LCELL((\inst|Enable_Write~combout  & (\inst|S0~combout  & (!\inst|S1~combout  & \Clock14~combout ))))

	.dataa(\inst|Enable_Write~combout ),
	.datab(\inst|S0~combout ),
	.datac(\inst|S1~combout ),
	.datad(\Clock14~combout ),
	.cin(gnd),
	.combout(\inst4|inst2~combout ),
	.cout());
// synopsys translate_off
defparam \inst4|inst2 .lut_mask = 16'h0800;
defparam \inst4|inst2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: CLKCTRL_G8
cycloneii_clkctrl \inst4|inst2~clkctrl (
	.ena(vcc),
	.inclk({gnd,gnd,gnd,\inst4|inst2~combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\inst4|inst2~clkctrl_outclk ));
// synopsys translate_off
defparam \inst4|inst2~clkctrl .clock_type = "global clock";
defparam \inst4|inst2~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCFF_X45_Y26_N17
cycloneii_lcell_ff \Register|inst|inst6 (
	.clk(\inst4|inst2~clkctrl_outclk ),
	.datain(\Data_Extern|$00000|auto_generated|result_node[3]~0_combout ),
	.sdata(gnd),
	.aclr(\inst|clear~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Register|inst|inst6~regout ));

// Location: LCFF_X45_Y26_N27
cycloneii_lcell_ff \Register|inst|inst5 (
	.clk(\inst4|inst2~clkctrl_outclk ),
	.datain(\Data_Extern|$00000|auto_generated|result_node[2]~1_combout ),
	.sdata(gnd),
	.aclr(\inst|clear~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Register|inst|inst5~regout ));

// Location: LCFF_X45_Y26_N1
cycloneii_lcell_ff \Register|inst|inst4 (
	.clk(\inst4|inst2~clkctrl_outclk ),
	.datain(\Data_Extern|$00000|auto_generated|result_node[1]~2_combout ),
	.sdata(gnd),
	.aclr(\inst|clear~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Register|inst|inst4~regout ));

// Location: LCFF_X45_Y26_N31
cycloneii_lcell_ff \Register|inst|inst9 (
	.clk(\inst4|inst2~clkctrl_outclk ),
	.datain(\Data_Extern|$00000|auto_generated|result_node[0]~3_combout ),
	.sdata(gnd),
	.aclr(\inst|clear~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Register|inst|inst9~regout ));

// Location: LCCOMB_X42_Y25_N22
cycloneii_lcell_comb \inst4|inst3 (
// Equation(s):
// \inst4|inst3~combout  = LCELL((\Clock14~combout  & (\inst|Enable_Write~combout  & (\inst|S1~combout  & !\inst|S0~combout ))))

	.dataa(\Clock14~combout ),
	.datab(\inst|Enable_Write~combout ),
	.datac(\inst|S1~combout ),
	.datad(\inst|S0~combout ),
	.cin(gnd),
	.combout(\inst4|inst3~combout ),
	.cout());
// synopsys translate_off
defparam \inst4|inst3 .lut_mask = 16'h0080;
defparam \inst4|inst3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: CLKCTRL_G10
cycloneii_clkctrl \inst4|inst3~clkctrl (
	.ena(vcc),
	.inclk({gnd,gnd,gnd,\inst4|inst3~combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\inst4|inst3~clkctrl_outclk ));
// synopsys translate_off
defparam \inst4|inst3~clkctrl .clock_type = "global clock";
defparam \inst4|inst3~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCFF_X44_Y25_N1
cycloneii_lcell_ff \Register|inst3|inst6 (
	.clk(\inst4|inst3~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\Data_Extern|$00000|auto_generated|result_node[3]~0_combout ),
	.aclr(\inst|clear~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Register|inst3|inst6~regout ));

// Location: LCFF_X44_Y25_N19
cycloneii_lcell_ff \Register|inst3|inst5 (
	.clk(\inst4|inst3~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\Data_Extern|$00000|auto_generated|result_node[2]~1_combout ),
	.aclr(\inst|clear~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Register|inst3|inst5~regout ));

// Location: LCFF_X44_Y25_N21
cycloneii_lcell_ff \Register|inst3|inst4 (
	.clk(\inst4|inst3~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\Data_Extern|$00000|auto_generated|result_node[1]~2_combout ),
	.aclr(\inst|clear~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Register|inst3|inst4~regout ));

// Location: LCCOMB_X44_Y25_N30
cycloneii_lcell_comb \Register|inst3|inst9~feeder (
// Equation(s):
// \Register|inst3|inst9~feeder_combout  = \Data_Extern|$00000|auto_generated|result_node[0]~3_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\Data_Extern|$00000|auto_generated|result_node[0]~3_combout ),
	.cin(gnd),
	.combout(\Register|inst3|inst9~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Register|inst3|inst9~feeder .lut_mask = 16'hFF00;
defparam \Register|inst3|inst9~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X44_Y25_N31
cycloneii_lcell_ff \Register|inst3|inst9 (
	.clk(\inst4|inst3~clkctrl_outclk ),
	.datain(\Register|inst3|inst9~feeder_combout ),
	.sdata(gnd),
	.aclr(\inst|clear~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Register|inst3|inst9~regout ));

// Location: PIN_C17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Write_Enable~I (
	.datain(\inst|Enable_Write~combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Write_Enable));
// synopsys translate_off
defparam \Write_Enable~I .input_async_reset = "none";
defparam \Write_Enable~I .input_power_up = "low";
defparam \Write_Enable~I .input_register_mode = "none";
defparam \Write_Enable~I .input_sync_reset = "none";
defparam \Write_Enable~I .oe_async_reset = "none";
defparam \Write_Enable~I .oe_power_up = "low";
defparam \Write_Enable~I .oe_register_mode = "none";
defparam \Write_Enable~I .oe_sync_reset = "none";
defparam \Write_Enable~I .operation_mode = "output";
defparam \Write_Enable~I .output_async_reset = "none";
defparam \Write_Enable~I .output_power_up = "low";
defparam \Write_Enable~I .output_register_mode = "none";
defparam \Write_Enable~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Cout~I (
	.datain(\inst11~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Cout));
// synopsys translate_off
defparam \Cout~I .input_async_reset = "none";
defparam \Cout~I .input_power_up = "low";
defparam \Cout~I .input_register_mode = "none";
defparam \Cout~I .input_sync_reset = "none";
defparam \Cout~I .oe_async_reset = "none";
defparam \Cout~I .oe_power_up = "low";
defparam \Cout~I .oe_register_mode = "none";
defparam \Cout~I .oe_sync_reset = "none";
defparam \Cout~I .operation_mode = "output";
defparam \Cout~I .output_async_reset = "none";
defparam \Cout~I .output_power_up = "low";
defparam \Cout~I .output_register_mode = "none";
defparam \Cout~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \N~I (
	.datain(\inst13~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(N));
// synopsys translate_off
defparam \N~I .input_async_reset = "none";
defparam \N~I .input_power_up = "low";
defparam \N~I .input_register_mode = "none";
defparam \N~I .input_sync_reset = "none";
defparam \N~I .oe_async_reset = "none";
defparam \N~I .oe_power_up = "low";
defparam \N~I .oe_register_mode = "none";
defparam \N~I .oe_sync_reset = "none";
defparam \N~I .operation_mode = "output";
defparam \N~I .output_async_reset = "none";
defparam \N~I .output_power_up = "low";
defparam \N~I .output_register_mode = "none";
defparam \N~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Z~I (
	.datain(\inst12~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Z));
// synopsys translate_off
defparam \Z~I .input_async_reset = "none";
defparam \Z~I .input_power_up = "low";
defparam \Z~I .input_register_mode = "none";
defparam \Z~I .input_sync_reset = "none";
defparam \Z~I .oe_async_reset = "none";
defparam \Z~I .oe_power_up = "low";
defparam \Z~I .oe_register_mode = "none";
defparam \Z~I .oe_sync_reset = "none";
defparam \Z~I .operation_mode = "output";
defparam \Z~I .output_async_reset = "none";
defparam \Z~I .output_power_up = "low";
defparam \Z~I .output_register_mode = "none";
defparam \Z~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Clear~I (
	.datain(\inst|clear~combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Clear));
// synopsys translate_off
defparam \Clear~I .input_async_reset = "none";
defparam \Clear~I .input_power_up = "low";
defparam \Clear~I .input_register_mode = "none";
defparam \Clear~I .input_sync_reset = "none";
defparam \Clear~I .oe_async_reset = "none";
defparam \Clear~I .oe_power_up = "low";
defparam \Clear~I .oe_register_mode = "none";
defparam \Clear~I .oe_sync_reset = "none";
defparam \Clear~I .operation_mode = "output";
defparam \Clear~I .output_async_reset = "none";
defparam \Clear~I .output_power_up = "low";
defparam \Clear~I .output_register_mode = "none";
defparam \Clear~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Enderecoteste[5]~I (
	.datain(\inst16|endereco_instrucao [5]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Enderecoteste[5]));
// synopsys translate_off
defparam \Enderecoteste[5]~I .input_async_reset = "none";
defparam \Enderecoteste[5]~I .input_power_up = "low";
defparam \Enderecoteste[5]~I .input_register_mode = "none";
defparam \Enderecoteste[5]~I .input_sync_reset = "none";
defparam \Enderecoteste[5]~I .oe_async_reset = "none";
defparam \Enderecoteste[5]~I .oe_power_up = "low";
defparam \Enderecoteste[5]~I .oe_register_mode = "none";
defparam \Enderecoteste[5]~I .oe_sync_reset = "none";
defparam \Enderecoteste[5]~I .operation_mode = "output";
defparam \Enderecoteste[5]~I .output_async_reset = "none";
defparam \Enderecoteste[5]~I .output_power_up = "low";
defparam \Enderecoteste[5]~I .output_register_mode = "none";
defparam \Enderecoteste[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Enderecoteste[4]~I (
	.datain(\inst16|endereco_instrucao [4]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Enderecoteste[4]));
// synopsys translate_off
defparam \Enderecoteste[4]~I .input_async_reset = "none";
defparam \Enderecoteste[4]~I .input_power_up = "low";
defparam \Enderecoteste[4]~I .input_register_mode = "none";
defparam \Enderecoteste[4]~I .input_sync_reset = "none";
defparam \Enderecoteste[4]~I .oe_async_reset = "none";
defparam \Enderecoteste[4]~I .oe_power_up = "low";
defparam \Enderecoteste[4]~I .oe_register_mode = "none";
defparam \Enderecoteste[4]~I .oe_sync_reset = "none";
defparam \Enderecoteste[4]~I .operation_mode = "output";
defparam \Enderecoteste[4]~I .output_async_reset = "none";
defparam \Enderecoteste[4]~I .output_power_up = "low";
defparam \Enderecoteste[4]~I .output_register_mode = "none";
defparam \Enderecoteste[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Enderecoteste[3]~I (
	.datain(\inst16|endereco_instrucao [3]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Enderecoteste[3]));
// synopsys translate_off
defparam \Enderecoteste[3]~I .input_async_reset = "none";
defparam \Enderecoteste[3]~I .input_power_up = "low";
defparam \Enderecoteste[3]~I .input_register_mode = "none";
defparam \Enderecoteste[3]~I .input_sync_reset = "none";
defparam \Enderecoteste[3]~I .oe_async_reset = "none";
defparam \Enderecoteste[3]~I .oe_power_up = "low";
defparam \Enderecoteste[3]~I .oe_register_mode = "none";
defparam \Enderecoteste[3]~I .oe_sync_reset = "none";
defparam \Enderecoteste[3]~I .operation_mode = "output";
defparam \Enderecoteste[3]~I .output_async_reset = "none";
defparam \Enderecoteste[3]~I .output_power_up = "low";
defparam \Enderecoteste[3]~I .output_register_mode = "none";
defparam \Enderecoteste[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Enderecoteste[2]~I (
	.datain(\inst16|endereco_instrucao [2]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Enderecoteste[2]));
// synopsys translate_off
defparam \Enderecoteste[2]~I .input_async_reset = "none";
defparam \Enderecoteste[2]~I .input_power_up = "low";
defparam \Enderecoteste[2]~I .input_register_mode = "none";
defparam \Enderecoteste[2]~I .input_sync_reset = "none";
defparam \Enderecoteste[2]~I .oe_async_reset = "none";
defparam \Enderecoteste[2]~I .oe_power_up = "low";
defparam \Enderecoteste[2]~I .oe_register_mode = "none";
defparam \Enderecoteste[2]~I .oe_sync_reset = "none";
defparam \Enderecoteste[2]~I .operation_mode = "output";
defparam \Enderecoteste[2]~I .output_async_reset = "none";
defparam \Enderecoteste[2]~I .output_power_up = "low";
defparam \Enderecoteste[2]~I .output_register_mode = "none";
defparam \Enderecoteste[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Enderecoteste[1]~I (
	.datain(\inst16|endereco_instrucao [1]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Enderecoteste[1]));
// synopsys translate_off
defparam \Enderecoteste[1]~I .input_async_reset = "none";
defparam \Enderecoteste[1]~I .input_power_up = "low";
defparam \Enderecoteste[1]~I .input_register_mode = "none";
defparam \Enderecoteste[1]~I .input_sync_reset = "none";
defparam \Enderecoteste[1]~I .oe_async_reset = "none";
defparam \Enderecoteste[1]~I .oe_power_up = "low";
defparam \Enderecoteste[1]~I .oe_register_mode = "none";
defparam \Enderecoteste[1]~I .oe_sync_reset = "none";
defparam \Enderecoteste[1]~I .operation_mode = "output";
defparam \Enderecoteste[1]~I .output_async_reset = "none";
defparam \Enderecoteste[1]~I .output_power_up = "low";
defparam \Enderecoteste[1]~I .output_register_mode = "none";
defparam \Enderecoteste[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Enderecoteste[0]~I (
	.datain(\inst16|endereco_instrucao [0]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Enderecoteste[0]));
// synopsys translate_off
defparam \Enderecoteste[0]~I .input_async_reset = "none";
defparam \Enderecoteste[0]~I .input_power_up = "low";
defparam \Enderecoteste[0]~I .input_register_mode = "none";
defparam \Enderecoteste[0]~I .input_sync_reset = "none";
defparam \Enderecoteste[0]~I .oe_async_reset = "none";
defparam \Enderecoteste[0]~I .oe_power_up = "low";
defparam \Enderecoteste[0]~I .oe_register_mode = "none";
defparam \Enderecoteste[0]~I .oe_sync_reset = "none";
defparam \Enderecoteste[0]~I .operation_mode = "output";
defparam \Enderecoteste[0]~I .output_async_reset = "none";
defparam \Enderecoteste[0]~I .output_power_up = "low";
defparam \Enderecoteste[0]~I .output_register_mode = "none";
defparam \Enderecoteste[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Instrucao[16]~I (
	.datain(\inst14|RAM~22_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Instrucao[16]));
// synopsys translate_off
defparam \Instrucao[16]~I .input_async_reset = "none";
defparam \Instrucao[16]~I .input_power_up = "low";
defparam \Instrucao[16]~I .input_register_mode = "none";
defparam \Instrucao[16]~I .input_sync_reset = "none";
defparam \Instrucao[16]~I .oe_async_reset = "none";
defparam \Instrucao[16]~I .oe_power_up = "low";
defparam \Instrucao[16]~I .oe_register_mode = "none";
defparam \Instrucao[16]~I .oe_sync_reset = "none";
defparam \Instrucao[16]~I .operation_mode = "output";
defparam \Instrucao[16]~I .output_async_reset = "none";
defparam \Instrucao[16]~I .output_power_up = "low";
defparam \Instrucao[16]~I .output_register_mode = "none";
defparam \Instrucao[16]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Instrucao[15]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Instrucao[15]));
// synopsys translate_off
defparam \Instrucao[15]~I .input_async_reset = "none";
defparam \Instrucao[15]~I .input_power_up = "low";
defparam \Instrucao[15]~I .input_register_mode = "none";
defparam \Instrucao[15]~I .input_sync_reset = "none";
defparam \Instrucao[15]~I .oe_async_reset = "none";
defparam \Instrucao[15]~I .oe_power_up = "low";
defparam \Instrucao[15]~I .oe_register_mode = "none";
defparam \Instrucao[15]~I .oe_sync_reset = "none";
defparam \Instrucao[15]~I .operation_mode = "output";
defparam \Instrucao[15]~I .output_async_reset = "none";
defparam \Instrucao[15]~I .output_power_up = "low";
defparam \Instrucao[15]~I .output_register_mode = "none";
defparam \Instrucao[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Instrucao[14]~I (
	.datain(\inst14|RAM~23_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Instrucao[14]));
// synopsys translate_off
defparam \Instrucao[14]~I .input_async_reset = "none";
defparam \Instrucao[14]~I .input_power_up = "low";
defparam \Instrucao[14]~I .input_register_mode = "none";
defparam \Instrucao[14]~I .input_sync_reset = "none";
defparam \Instrucao[14]~I .oe_async_reset = "none";
defparam \Instrucao[14]~I .oe_power_up = "low";
defparam \Instrucao[14]~I .oe_register_mode = "none";
defparam \Instrucao[14]~I .oe_sync_reset = "none";
defparam \Instrucao[14]~I .operation_mode = "output";
defparam \Instrucao[14]~I .output_async_reset = "none";
defparam \Instrucao[14]~I .output_power_up = "low";
defparam \Instrucao[14]~I .output_register_mode = "none";
defparam \Instrucao[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Instrucao[13]~I (
	.datain(\inst14|RAM~23_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Instrucao[13]));
// synopsys translate_off
defparam \Instrucao[13]~I .input_async_reset = "none";
defparam \Instrucao[13]~I .input_power_up = "low";
defparam \Instrucao[13]~I .input_register_mode = "none";
defparam \Instrucao[13]~I .input_sync_reset = "none";
defparam \Instrucao[13]~I .oe_async_reset = "none";
defparam \Instrucao[13]~I .oe_power_up = "low";
defparam \Instrucao[13]~I .oe_register_mode = "none";
defparam \Instrucao[13]~I .oe_sync_reset = "none";
defparam \Instrucao[13]~I .operation_mode = "output";
defparam \Instrucao[13]~I .output_async_reset = "none";
defparam \Instrucao[13]~I .output_power_up = "low";
defparam \Instrucao[13]~I .output_register_mode = "none";
defparam \Instrucao[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Instrucao[12]~I (
	.datain(\inst14|RAM~24_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Instrucao[12]));
// synopsys translate_off
defparam \Instrucao[12]~I .input_async_reset = "none";
defparam \Instrucao[12]~I .input_power_up = "low";
defparam \Instrucao[12]~I .input_register_mode = "none";
defparam \Instrucao[12]~I .input_sync_reset = "none";
defparam \Instrucao[12]~I .oe_async_reset = "none";
defparam \Instrucao[12]~I .oe_power_up = "low";
defparam \Instrucao[12]~I .oe_register_mode = "none";
defparam \Instrucao[12]~I .oe_sync_reset = "none";
defparam \Instrucao[12]~I .operation_mode = "output";
defparam \Instrucao[12]~I .output_async_reset = "none";
defparam \Instrucao[12]~I .output_power_up = "low";
defparam \Instrucao[12]~I .output_register_mode = "none";
defparam \Instrucao[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Instrucao[11]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Instrucao[11]));
// synopsys translate_off
defparam \Instrucao[11]~I .input_async_reset = "none";
defparam \Instrucao[11]~I .input_power_up = "low";
defparam \Instrucao[11]~I .input_register_mode = "none";
defparam \Instrucao[11]~I .input_sync_reset = "none";
defparam \Instrucao[11]~I .oe_async_reset = "none";
defparam \Instrucao[11]~I .oe_power_up = "low";
defparam \Instrucao[11]~I .oe_register_mode = "none";
defparam \Instrucao[11]~I .oe_sync_reset = "none";
defparam \Instrucao[11]~I .operation_mode = "output";
defparam \Instrucao[11]~I .output_async_reset = "none";
defparam \Instrucao[11]~I .output_power_up = "low";
defparam \Instrucao[11]~I .output_register_mode = "none";
defparam \Instrucao[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Instrucao[10]~I (
	.datain(\inst14|RAM~25_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Instrucao[10]));
// synopsys translate_off
defparam \Instrucao[10]~I .input_async_reset = "none";
defparam \Instrucao[10]~I .input_power_up = "low";
defparam \Instrucao[10]~I .input_register_mode = "none";
defparam \Instrucao[10]~I .input_sync_reset = "none";
defparam \Instrucao[10]~I .oe_async_reset = "none";
defparam \Instrucao[10]~I .oe_power_up = "low";
defparam \Instrucao[10]~I .oe_register_mode = "none";
defparam \Instrucao[10]~I .oe_sync_reset = "none";
defparam \Instrucao[10]~I .operation_mode = "output";
defparam \Instrucao[10]~I .output_async_reset = "none";
defparam \Instrucao[10]~I .output_power_up = "low";
defparam \Instrucao[10]~I .output_register_mode = "none";
defparam \Instrucao[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Instrucao[9]~I (
	.datain(\inst14|RAM~26_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Instrucao[9]));
// synopsys translate_off
defparam \Instrucao[9]~I .input_async_reset = "none";
defparam \Instrucao[9]~I .input_power_up = "low";
defparam \Instrucao[9]~I .input_register_mode = "none";
defparam \Instrucao[9]~I .input_sync_reset = "none";
defparam \Instrucao[9]~I .oe_async_reset = "none";
defparam \Instrucao[9]~I .oe_power_up = "low";
defparam \Instrucao[9]~I .oe_register_mode = "none";
defparam \Instrucao[9]~I .oe_sync_reset = "none";
defparam \Instrucao[9]~I .operation_mode = "output";
defparam \Instrucao[9]~I .output_async_reset = "none";
defparam \Instrucao[9]~I .output_power_up = "low";
defparam \Instrucao[9]~I .output_register_mode = "none";
defparam \Instrucao[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Instrucao[8]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Instrucao[8]));
// synopsys translate_off
defparam \Instrucao[8]~I .input_async_reset = "none";
defparam \Instrucao[8]~I .input_power_up = "low";
defparam \Instrucao[8]~I .input_register_mode = "none";
defparam \Instrucao[8]~I .input_sync_reset = "none";
defparam \Instrucao[8]~I .oe_async_reset = "none";
defparam \Instrucao[8]~I .oe_power_up = "low";
defparam \Instrucao[8]~I .oe_register_mode = "none";
defparam \Instrucao[8]~I .oe_sync_reset = "none";
defparam \Instrucao[8]~I .operation_mode = "output";
defparam \Instrucao[8]~I .output_async_reset = "none";
defparam \Instrucao[8]~I .output_power_up = "low";
defparam \Instrucao[8]~I .output_register_mode = "none";
defparam \Instrucao[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Instrucao[7]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Instrucao[7]));
// synopsys translate_off
defparam \Instrucao[7]~I .input_async_reset = "none";
defparam \Instrucao[7]~I .input_power_up = "low";
defparam \Instrucao[7]~I .input_register_mode = "none";
defparam \Instrucao[7]~I .input_sync_reset = "none";
defparam \Instrucao[7]~I .oe_async_reset = "none";
defparam \Instrucao[7]~I .oe_power_up = "low";
defparam \Instrucao[7]~I .oe_register_mode = "none";
defparam \Instrucao[7]~I .oe_sync_reset = "none";
defparam \Instrucao[7]~I .operation_mode = "output";
defparam \Instrucao[7]~I .output_async_reset = "none";
defparam \Instrucao[7]~I .output_power_up = "low";
defparam \Instrucao[7]~I .output_register_mode = "none";
defparam \Instrucao[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Instrucao[6]~I (
	.datain(\inst14|RAM~27_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Instrucao[6]));
// synopsys translate_off
defparam \Instrucao[6]~I .input_async_reset = "none";
defparam \Instrucao[6]~I .input_power_up = "low";
defparam \Instrucao[6]~I .input_register_mode = "none";
defparam \Instrucao[6]~I .input_sync_reset = "none";
defparam \Instrucao[6]~I .oe_async_reset = "none";
defparam \Instrucao[6]~I .oe_power_up = "low";
defparam \Instrucao[6]~I .oe_register_mode = "none";
defparam \Instrucao[6]~I .oe_sync_reset = "none";
defparam \Instrucao[6]~I .operation_mode = "output";
defparam \Instrucao[6]~I .output_async_reset = "none";
defparam \Instrucao[6]~I .output_power_up = "low";
defparam \Instrucao[6]~I .output_register_mode = "none";
defparam \Instrucao[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Instrucao[5]~I (
	.datain(!\inst14|RAM~28_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Instrucao[5]));
// synopsys translate_off
defparam \Instrucao[5]~I .input_async_reset = "none";
defparam \Instrucao[5]~I .input_power_up = "low";
defparam \Instrucao[5]~I .input_register_mode = "none";
defparam \Instrucao[5]~I .input_sync_reset = "none";
defparam \Instrucao[5]~I .oe_async_reset = "none";
defparam \Instrucao[5]~I .oe_power_up = "low";
defparam \Instrucao[5]~I .oe_register_mode = "none";
defparam \Instrucao[5]~I .oe_sync_reset = "none";
defparam \Instrucao[5]~I .operation_mode = "output";
defparam \Instrucao[5]~I .output_async_reset = "none";
defparam \Instrucao[5]~I .output_power_up = "low";
defparam \Instrucao[5]~I .output_register_mode = "none";
defparam \Instrucao[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Instrucao[4]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Instrucao[4]));
// synopsys translate_off
defparam \Instrucao[4]~I .input_async_reset = "none";
defparam \Instrucao[4]~I .input_power_up = "low";
defparam \Instrucao[4]~I .input_register_mode = "none";
defparam \Instrucao[4]~I .input_sync_reset = "none";
defparam \Instrucao[4]~I .oe_async_reset = "none";
defparam \Instrucao[4]~I .oe_power_up = "low";
defparam \Instrucao[4]~I .oe_register_mode = "none";
defparam \Instrucao[4]~I .oe_sync_reset = "none";
defparam \Instrucao[4]~I .operation_mode = "output";
defparam \Instrucao[4]~I .output_async_reset = "none";
defparam \Instrucao[4]~I .output_power_up = "low";
defparam \Instrucao[4]~I .output_register_mode = "none";
defparam \Instrucao[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Instrucao[3]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Instrucao[3]));
// synopsys translate_off
defparam \Instrucao[3]~I .input_async_reset = "none";
defparam \Instrucao[3]~I .input_power_up = "low";
defparam \Instrucao[3]~I .input_register_mode = "none";
defparam \Instrucao[3]~I .input_sync_reset = "none";
defparam \Instrucao[3]~I .oe_async_reset = "none";
defparam \Instrucao[3]~I .oe_power_up = "low";
defparam \Instrucao[3]~I .oe_register_mode = "none";
defparam \Instrucao[3]~I .oe_sync_reset = "none";
defparam \Instrucao[3]~I .operation_mode = "output";
defparam \Instrucao[3]~I .output_async_reset = "none";
defparam \Instrucao[3]~I .output_power_up = "low";
defparam \Instrucao[3]~I .output_register_mode = "none";
defparam \Instrucao[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Instrucao[2]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Instrucao[2]));
// synopsys translate_off
defparam \Instrucao[2]~I .input_async_reset = "none";
defparam \Instrucao[2]~I .input_power_up = "low";
defparam \Instrucao[2]~I .input_register_mode = "none";
defparam \Instrucao[2]~I .input_sync_reset = "none";
defparam \Instrucao[2]~I .oe_async_reset = "none";
defparam \Instrucao[2]~I .oe_power_up = "low";
defparam \Instrucao[2]~I .oe_register_mode = "none";
defparam \Instrucao[2]~I .oe_sync_reset = "none";
defparam \Instrucao[2]~I .operation_mode = "output";
defparam \Instrucao[2]~I .output_async_reset = "none";
defparam \Instrucao[2]~I .output_power_up = "low";
defparam \Instrucao[2]~I .output_register_mode = "none";
defparam \Instrucao[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Instrucao[1]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Instrucao[1]));
// synopsys translate_off
defparam \Instrucao[1]~I .input_async_reset = "none";
defparam \Instrucao[1]~I .input_power_up = "low";
defparam \Instrucao[1]~I .input_register_mode = "none";
defparam \Instrucao[1]~I .input_sync_reset = "none";
defparam \Instrucao[1]~I .oe_async_reset = "none";
defparam \Instrucao[1]~I .oe_power_up = "low";
defparam \Instrucao[1]~I .oe_register_mode = "none";
defparam \Instrucao[1]~I .oe_sync_reset = "none";
defparam \Instrucao[1]~I .operation_mode = "output";
defparam \Instrucao[1]~I .output_async_reset = "none";
defparam \Instrucao[1]~I .output_power_up = "low";
defparam \Instrucao[1]~I .output_register_mode = "none";
defparam \Instrucao[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Instrucao[0]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Instrucao[0]));
// synopsys translate_off
defparam \Instrucao[0]~I .input_async_reset = "none";
defparam \Instrucao[0]~I .input_power_up = "low";
defparam \Instrucao[0]~I .input_register_mode = "none";
defparam \Instrucao[0]~I .input_sync_reset = "none";
defparam \Instrucao[0]~I .oe_async_reset = "none";
defparam \Instrucao[0]~I .oe_power_up = "low";
defparam \Instrucao[0]~I .oe_register_mode = "none";
defparam \Instrucao[0]~I .oe_sync_reset = "none";
defparam \Instrucao[0]~I .operation_mode = "output";
defparam \Instrucao[0]~I .output_async_reset = "none";
defparam \Instrucao[0]~I .output_power_up = "low";
defparam \Instrucao[0]~I .output_register_mode = "none";
defparam \Instrucao[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \R0[3]~I (
	.datain(\Register|inst20|inst6~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(R0[3]));
// synopsys translate_off
defparam \R0[3]~I .input_async_reset = "none";
defparam \R0[3]~I .input_power_up = "low";
defparam \R0[3]~I .input_register_mode = "none";
defparam \R0[3]~I .input_sync_reset = "none";
defparam \R0[3]~I .oe_async_reset = "none";
defparam \R0[3]~I .oe_power_up = "low";
defparam \R0[3]~I .oe_register_mode = "none";
defparam \R0[3]~I .oe_sync_reset = "none";
defparam \R0[3]~I .operation_mode = "output";
defparam \R0[3]~I .output_async_reset = "none";
defparam \R0[3]~I .output_power_up = "low";
defparam \R0[3]~I .output_register_mode = "none";
defparam \R0[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \R0[2]~I (
	.datain(\Register|inst20|inst5~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(R0[2]));
// synopsys translate_off
defparam \R0[2]~I .input_async_reset = "none";
defparam \R0[2]~I .input_power_up = "low";
defparam \R0[2]~I .input_register_mode = "none";
defparam \R0[2]~I .input_sync_reset = "none";
defparam \R0[2]~I .oe_async_reset = "none";
defparam \R0[2]~I .oe_power_up = "low";
defparam \R0[2]~I .oe_register_mode = "none";
defparam \R0[2]~I .oe_sync_reset = "none";
defparam \R0[2]~I .operation_mode = "output";
defparam \R0[2]~I .output_async_reset = "none";
defparam \R0[2]~I .output_power_up = "low";
defparam \R0[2]~I .output_register_mode = "none";
defparam \R0[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \R0[1]~I (
	.datain(\Register|inst20|inst4~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(R0[1]));
// synopsys translate_off
defparam \R0[1]~I .input_async_reset = "none";
defparam \R0[1]~I .input_power_up = "low";
defparam \R0[1]~I .input_register_mode = "none";
defparam \R0[1]~I .input_sync_reset = "none";
defparam \R0[1]~I .oe_async_reset = "none";
defparam \R0[1]~I .oe_power_up = "low";
defparam \R0[1]~I .oe_register_mode = "none";
defparam \R0[1]~I .oe_sync_reset = "none";
defparam \R0[1]~I .operation_mode = "output";
defparam \R0[1]~I .output_async_reset = "none";
defparam \R0[1]~I .output_power_up = "low";
defparam \R0[1]~I .output_register_mode = "none";
defparam \R0[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \R0[0]~I (
	.datain(\Register|inst20|inst9~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(R0[0]));
// synopsys translate_off
defparam \R0[0]~I .input_async_reset = "none";
defparam \R0[0]~I .input_power_up = "low";
defparam \R0[0]~I .input_register_mode = "none";
defparam \R0[0]~I .input_sync_reset = "none";
defparam \R0[0]~I .oe_async_reset = "none";
defparam \R0[0]~I .oe_power_up = "low";
defparam \R0[0]~I .oe_register_mode = "none";
defparam \R0[0]~I .oe_sync_reset = "none";
defparam \R0[0]~I .operation_mode = "output";
defparam \R0[0]~I .output_async_reset = "none";
defparam \R0[0]~I .output_power_up = "low";
defparam \R0[0]~I .output_register_mode = "none";
defparam \R0[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \R1[3]~I (
	.datain(\Register|inst|inst6~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(R1[3]));
// synopsys translate_off
defparam \R1[3]~I .input_async_reset = "none";
defparam \R1[3]~I .input_power_up = "low";
defparam \R1[3]~I .input_register_mode = "none";
defparam \R1[3]~I .input_sync_reset = "none";
defparam \R1[3]~I .oe_async_reset = "none";
defparam \R1[3]~I .oe_power_up = "low";
defparam \R1[3]~I .oe_register_mode = "none";
defparam \R1[3]~I .oe_sync_reset = "none";
defparam \R1[3]~I .operation_mode = "output";
defparam \R1[3]~I .output_async_reset = "none";
defparam \R1[3]~I .output_power_up = "low";
defparam \R1[3]~I .output_register_mode = "none";
defparam \R1[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \R1[2]~I (
	.datain(\Register|inst|inst5~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(R1[2]));
// synopsys translate_off
defparam \R1[2]~I .input_async_reset = "none";
defparam \R1[2]~I .input_power_up = "low";
defparam \R1[2]~I .input_register_mode = "none";
defparam \R1[2]~I .input_sync_reset = "none";
defparam \R1[2]~I .oe_async_reset = "none";
defparam \R1[2]~I .oe_power_up = "low";
defparam \R1[2]~I .oe_register_mode = "none";
defparam \R1[2]~I .oe_sync_reset = "none";
defparam \R1[2]~I .operation_mode = "output";
defparam \R1[2]~I .output_async_reset = "none";
defparam \R1[2]~I .output_power_up = "low";
defparam \R1[2]~I .output_register_mode = "none";
defparam \R1[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \R1[1]~I (
	.datain(\Register|inst|inst4~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(R1[1]));
// synopsys translate_off
defparam \R1[1]~I .input_async_reset = "none";
defparam \R1[1]~I .input_power_up = "low";
defparam \R1[1]~I .input_register_mode = "none";
defparam \R1[1]~I .input_sync_reset = "none";
defparam \R1[1]~I .oe_async_reset = "none";
defparam \R1[1]~I .oe_power_up = "low";
defparam \R1[1]~I .oe_register_mode = "none";
defparam \R1[1]~I .oe_sync_reset = "none";
defparam \R1[1]~I .operation_mode = "output";
defparam \R1[1]~I .output_async_reset = "none";
defparam \R1[1]~I .output_power_up = "low";
defparam \R1[1]~I .output_register_mode = "none";
defparam \R1[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \R1[0]~I (
	.datain(\Register|inst|inst9~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(R1[0]));
// synopsys translate_off
defparam \R1[0]~I .input_async_reset = "none";
defparam \R1[0]~I .input_power_up = "low";
defparam \R1[0]~I .input_register_mode = "none";
defparam \R1[0]~I .input_sync_reset = "none";
defparam \R1[0]~I .oe_async_reset = "none";
defparam \R1[0]~I .oe_power_up = "low";
defparam \R1[0]~I .oe_register_mode = "none";
defparam \R1[0]~I .oe_sync_reset = "none";
defparam \R1[0]~I .operation_mode = "output";
defparam \R1[0]~I .output_async_reset = "none";
defparam \R1[0]~I .output_power_up = "low";
defparam \R1[0]~I .output_register_mode = "none";
defparam \R1[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \R2[3]~I (
	.datain(\Register|inst3|inst6~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(R2[3]));
// synopsys translate_off
defparam \R2[3]~I .input_async_reset = "none";
defparam \R2[3]~I .input_power_up = "low";
defparam \R2[3]~I .input_register_mode = "none";
defparam \R2[3]~I .input_sync_reset = "none";
defparam \R2[3]~I .oe_async_reset = "none";
defparam \R2[3]~I .oe_power_up = "low";
defparam \R2[3]~I .oe_register_mode = "none";
defparam \R2[3]~I .oe_sync_reset = "none";
defparam \R2[3]~I .operation_mode = "output";
defparam \R2[3]~I .output_async_reset = "none";
defparam \R2[3]~I .output_power_up = "low";
defparam \R2[3]~I .output_register_mode = "none";
defparam \R2[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \R2[2]~I (
	.datain(\Register|inst3|inst5~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(R2[2]));
// synopsys translate_off
defparam \R2[2]~I .input_async_reset = "none";
defparam \R2[2]~I .input_power_up = "low";
defparam \R2[2]~I .input_register_mode = "none";
defparam \R2[2]~I .input_sync_reset = "none";
defparam \R2[2]~I .oe_async_reset = "none";
defparam \R2[2]~I .oe_power_up = "low";
defparam \R2[2]~I .oe_register_mode = "none";
defparam \R2[2]~I .oe_sync_reset = "none";
defparam \R2[2]~I .operation_mode = "output";
defparam \R2[2]~I .output_async_reset = "none";
defparam \R2[2]~I .output_power_up = "low";
defparam \R2[2]~I .output_register_mode = "none";
defparam \R2[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \R2[1]~I (
	.datain(\Register|inst3|inst4~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(R2[1]));
// synopsys translate_off
defparam \R2[1]~I .input_async_reset = "none";
defparam \R2[1]~I .input_power_up = "low";
defparam \R2[1]~I .input_register_mode = "none";
defparam \R2[1]~I .input_sync_reset = "none";
defparam \R2[1]~I .oe_async_reset = "none";
defparam \R2[1]~I .oe_power_up = "low";
defparam \R2[1]~I .oe_register_mode = "none";
defparam \R2[1]~I .oe_sync_reset = "none";
defparam \R2[1]~I .operation_mode = "output";
defparam \R2[1]~I .output_async_reset = "none";
defparam \R2[1]~I .output_power_up = "low";
defparam \R2[1]~I .output_register_mode = "none";
defparam \R2[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \R2[0]~I (
	.datain(\Register|inst3|inst9~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(R2[0]));
// synopsys translate_off
defparam \R2[0]~I .input_async_reset = "none";
defparam \R2[0]~I .input_power_up = "low";
defparam \R2[0]~I .input_register_mode = "none";
defparam \R2[0]~I .input_sync_reset = "none";
defparam \R2[0]~I .oe_async_reset = "none";
defparam \R2[0]~I .oe_power_up = "low";
defparam \R2[0]~I .oe_register_mode = "none";
defparam \R2[0]~I .oe_sync_reset = "none";
defparam \R2[0]~I .operation_mode = "output";
defparam \R2[0]~I .output_async_reset = "none";
defparam \R2[0]~I .output_power_up = "low";
defparam \R2[0]~I .output_register_mode = "none";
defparam \R2[0]~I .output_sync_reset = "none";
// synopsys translate_on

endmodule
