Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2.2 (win64) Build 2348494 Mon Oct  1 18:25:44 MDT 2018
| Date         : Mon Nov 26 11:36:51 2018
| Host         : Johannes-Laptop running 64-bit major release  (build 9200)
| Command      : report_methodology -file alarme_carro_methodology_drc_routed.rpt -pb alarme_carro_methodology_drc_routed.pb -rpx alarme_carro_methodology_drc_routed.rpx
| Design       : alarme_carro
| Device       : xc7a35ticsg324-1L
| Speed File   : -1L
| Design State : Routed
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 10
+-----------+----------+------------------------------+------------+
| Rule      | Severity | Description                  | Violations |
+-----------+----------+------------------------------+------------+
| LUTAR-1   | Warning  | LUT drives async reset alert | 3          |
| TIMING-17 | Warning  | Non-clocked sequential cell  | 3          |
| TIMING-20 | Warning  | Non-clocked latch            | 4          |
+-----------+----------+------------------------------+------------+

2. REPORT DETAILS
-----------------
LUTAR-1#1 Warning
LUT drives async reset alert  
LUT cell count[0]_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) count_reg[0]/CLR, count_reg[10]/CLR, count_reg[11]/CLR, count_reg[12]/CLR, count_reg[13]/CLR, count_reg[14]/CLR, count_reg[15]/CLR, count_reg[16]/CLR, count_reg[17]/CLR, count_reg[18]/CLR, count_reg[19]/CLR, count_reg[1]/CLR, count_reg[20]/CLR, count_reg[21]/CLR, count_reg[22]/CLR (the first 15 of 32 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2 Warning
LUT drives async reset alert  
LUT cell estado_anterior[1]_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) estado_anterior_reg[1]/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3 Warning
LUT drives async reset alert  
LUT cell estado_anterior_reg[0]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) estado_anterior_reg[0]_C/CLR, estado_anterior_reg[0]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

TIMING-17#1 Warning
Non-clocked sequential cell  
The clock pin estado_anterior_reg[0]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#2 Warning
Non-clocked sequential cell  
The clock pin estado_anterior_reg[0]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#3 Warning
Non-clocked sequential cell  
The clock pin estado_anterior_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-20#1 Warning
Non-clocked latch  
The latch estado_anterior_reg[0]_LDC cannot be properly analyzed as its control pin estado_anterior_reg[0]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#2 Warning
Non-clocked latch  
The latch led_estado_reg[0]/L7 (in led_estado_reg[0] macro) cannot be properly analyzed as its control pin led_estado_reg[0]/L7/G is not reached by a timing clock
Related violations: <none>

TIMING-20#3 Warning
Non-clocked latch  
The latch led_estado_reg[1]/L7 (in led_estado_reg[1] macro) cannot be properly analyzed as its control pin led_estado_reg[1]/L7/G is not reached by a timing clock
Related violations: <none>

TIMING-20#4 Warning
Non-clocked latch  
The latch led_estado_reg[2] cannot be properly analyzed as its control pin led_estado_reg[2]/G is not reached by a timing clock
Related violations: <none>


