#-----------------------------------------------------------
# PlanAhead v14.7 (64-bit)
# Build 321239 by xbuild on Fri Sep 27 19:29:51 MDT 2013
# Start of session at: Thu Jun 20 07:55:23 2019
# Process ID: 3836
# Log file: E:/V6/PCIE/V6_pcie/planAhead_run_2/planAhead.log
# Journal file: E:/V6/PCIE/V6_pcie/planAhead_run_2/planAhead.jou
#-----------------------------------------------------------
start_gui
source E:/V6/PCIE/V6_pcie/pa.fromNetlist.tcl
startgroup
set_property package_pin AA3 [get_ports {pci_exp_rxp[7]}]
endgroup
startgroup
set_property package_pin W3 [get_ports {pci_exp_rxp[6]}]
endgroup
startgroup
set_property package_pin U3 [get_ports {pci_exp_rxp[5]}]
endgroup
startgroup
set_property package_pin R3 [get_ports {pci_exp_rxp[4]}]
endgroup
startgroup
set_property package_pin N3 [get_ports {pci_exp_rxp[3]}]
endgroup
startgroup
set_property package_pin L3 [get_ports {pci_exp_rxp[2]}]
endgroup
startgroup
set_property package_pin K5 [get_ports {pci_exp_rxp[1]}]
endgroup
startgroup
set_property package_pin J3 [get_ports {pci_exp_rxp[0]}]
endgroup
save_constraints
startgroup
set_property package_pin A9 [get_ports sys_reset_n]
endgroup
save_constraints
startgroup
set_property package_pin AE13 [get_ports sys_reset_n]
endgroup
save_constraints
