	component mcu_subsystem_xcvr_fpll_a10_0 is
		port (
			pll_refclk0          : in  std_logic := 'X'; -- clk
			pll_powerdown        : in  std_logic := 'X'; -- pll_powerdown
			pll_locked           : out std_logic;        -- pll_locked
			hssi_pll_cascade_clk : out std_logic;        -- clk
			pll_cal_busy         : out std_logic         -- pll_cal_busy
		);
	end component mcu_subsystem_xcvr_fpll_a10_0;

