Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Wed Jun 23 13:51:22 2021
| Host         : 21-10244 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file gtwizard_0_exdes_timing_summary_routed.rpt -pb gtwizard_0_exdes_timing_summary_routed.pb -rpx gtwizard_0_exdes_timing_summary_routed.rpx -warn_on_violation
| Design       : gtwizard_0_exdes
| Device       : 7k325t-ffg900
| Speed File   : -2  PRODUCTION 1.12 2017-02-17
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.742        0.000                      0                  601        0.108        0.000                      0                  601        0.536        0.000                       0                   315  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                                                             Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                                                                             ------------         ----------      --------------
Q0_CLK1_GTREFCLK_PAD_P_IN                                                                         {0.000 3.125}        6.250           160.000         
drpclk_in_i                                                                                       {0.000 3.125}        6.250           160.000         
gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXOUTCLK        {0.000 3.125}        6.250           160.000         
  clkfbout                                                                                        {0.000 3.125}        6.250           160.000         
  clkout0                                                                                         {0.000 12.500}       25.000          40.000          
gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXOUTCLKFABRIC  {0.000 3.125}        6.250           160.000         
gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK        {0.000 12.500}       25.000          40.000          
gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLKFABRIC  {0.000 3.125}        6.250           160.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                                                           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                                                           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
Q0_CLK1_GTREFCLK_PAD_P_IN                                                                         5.279        0.000                      0                    7        0.172        0.000                      0                    7        2.483        0.000                       0                    12  
drpclk_in_i                                                                                       3.742        0.000                      0                  530        0.108        0.000                      0                  530        0.536        0.000                       0                   253  
gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXOUTCLK                                                                                                                                                    1.625        0.000                       0                     3  
  clkfbout                                                                                                                                                                                                                                    5.179        0.000                       0                     2  
  clkout0                                                                                        22.956        0.000                      0                   52        0.108        0.000                      0                   52       12.100        0.000                       0                    32  
gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK       23.544        0.000                      0                   12        0.136        0.000                      0                   12       12.100        0.000                       0                    13  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  Q0_CLK1_GTREFCLK_PAD_P_IN
  To Clock:  Q0_CLK1_GTREFCLK_PAD_P_IN

Setup :            0  Failing Endpoints,  Worst Slack        5.279ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.172ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.483ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.279ns  (required time - arrival time)
  Source:                 gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/cpll_railing0_i/cpllpd_wait_reg[94]_srl31/CLK
                            (rising edge-triggered cell SRLC32E clocked by Q0_CLK1_GTREFCLK_PAD_P_IN  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/cpll_railing0_i/cpllpd_wait_reg[95]/D
                            (rising edge-triggered cell FDRE clocked by Q0_CLK1_GTREFCLK_PAD_P_IN  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             Q0_CLK1_GTREFCLK_PAD_P_IN
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (Q0_CLK1_GTREFCLK_PAD_P_IN rise@6.250ns - Q0_CLK1_GTREFCLK_PAD_P_IN rise@0.000ns)
  Data Path Delay:        1.000ns  (logic 1.000ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.558ns = ( 8.808 - 6.250 ) 
    Source Clock Delay      (SCD):    3.634ns
    Clock Pessimism Removal (CPR):    1.076ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q0_CLK1_GTREFCLK_PAD_P_IN rise edge)
                                                      0.000     0.000 r  
    J8                                                0.000     0.000 r  Q0_CLK1_GTREFCLK_PAD_P_IN (IN)
                         net (fo=0)                   0.000     0.000    Q0_CLK1_GTREFCLK_PAD_P_IN
    J8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  Q0_CLK1_GTREFCLK_PAD_P_IN_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    gtwizard_0_support_i/gt_usrclk_source/Q0_CLK1_GTREFCLK_PAD_P_IN
    IBUFDS_GTE2_X0Y5     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  gtwizard_0_support_i/gt_usrclk_source/ibufds_instQ0_CLK1/O
                         net (fo=2, routed)           0.587     2.943    gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/cpll_railing0_i/gt0_gtrefclk1_in
    BUFHCE_X0Y60         BUFH (Prop_bufh_I_O)         0.103     3.046 r  gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/cpll_railing0_i/refclk_buf/O
                         net (fo=9, routed)           0.588     3.634    gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/cpll_railing0_i/refclk_buf_n_0
    SLICE_X78Y255        SRLC32E                                      r  gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/cpll_railing0_i/cpllpd_wait_reg[94]_srl31/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y255        SRLC32E (Prop_srlc32e_CLK_Q)
                                                      1.000     4.634 r  gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/cpll_railing0_i/cpllpd_wait_reg[94]_srl31/Q
                         net (fo=1, routed)           0.000     4.634    gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/cpll_railing0_i/cpllpd_wait_reg[94]_srl31_n_0
    SLICE_X78Y255        FDRE                                         r  gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/cpll_railing0_i/cpllpd_wait_reg[95]/D
  -------------------------------------------------------------------    -------------------

                         (clock Q0_CLK1_GTREFCLK_PAD_P_IN rise edge)
                                                      6.250     6.250 r  
    J8                                                0.000     6.250 r  Q0_CLK1_GTREFCLK_PAD_P_IN (IN)
                         net (fo=0)                   0.000     6.250    Q0_CLK1_GTREFCLK_PAD_P_IN
    J8                   IBUF (Prop_ibuf_I_O)         0.000     6.250 r  Q0_CLK1_GTREFCLK_PAD_P_IN_IBUF_inst/O
                         net (fo=1, routed)           0.000     6.250    gtwizard_0_support_i/gt_usrclk_source/Q0_CLK1_GTREFCLK_PAD_P_IN
    IBUFDS_GTE2_X0Y5     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418     7.668 r  gtwizard_0_support_i/gt_usrclk_source/ibufds_instQ0_CLK1/O
                         net (fo=2, routed)           0.531     8.200    gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/cpll_railing0_i/gt0_gtrefclk1_in
    BUFHCE_X0Y60         BUFH (Prop_bufh_I_O)         0.066     8.266 r  gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/cpll_railing0_i/refclk_buf/O
                         net (fo=9, routed)           0.542     8.808    gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/cpll_railing0_i/refclk_buf_n_0
    SLICE_X78Y255        FDRE                                         r  gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/cpll_railing0_i/cpllpd_wait_reg[95]/C
                         clock pessimism              1.076     9.884    
                         clock uncertainty           -0.035     9.848    
    SLICE_X78Y255        FDRE (Setup_fdre_C_D)        0.064     9.912    gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/cpll_railing0_i/cpllpd_wait_reg[95]
  -------------------------------------------------------------------
                         required time                          9.912    
                         arrival time                          -4.634    
  -------------------------------------------------------------------
                         slack                                  5.279    

Slack (MET) :             5.279ns  (required time - arrival time)
  Source:                 gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/cpll_railing0_i/cpllreset_wait_reg[126]_srl31/CLK
                            (rising edge-triggered cell SRLC32E clocked by Q0_CLK1_GTREFCLK_PAD_P_IN  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/cpll_railing0_i/cpllreset_wait_reg[127]/D
                            (rising edge-triggered cell FDRE clocked by Q0_CLK1_GTREFCLK_PAD_P_IN  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             Q0_CLK1_GTREFCLK_PAD_P_IN
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (Q0_CLK1_GTREFCLK_PAD_P_IN rise@6.250ns - Q0_CLK1_GTREFCLK_PAD_P_IN rise@0.000ns)
  Data Path Delay:        1.000ns  (logic 1.000ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.557ns = ( 8.807 - 6.250 ) 
    Source Clock Delay      (SCD):    3.633ns
    Clock Pessimism Removal (CPR):    1.076ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q0_CLK1_GTREFCLK_PAD_P_IN rise edge)
                                                      0.000     0.000 r  
    J8                                                0.000     0.000 r  Q0_CLK1_GTREFCLK_PAD_P_IN (IN)
                         net (fo=0)                   0.000     0.000    Q0_CLK1_GTREFCLK_PAD_P_IN
    J8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  Q0_CLK1_GTREFCLK_PAD_P_IN_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    gtwizard_0_support_i/gt_usrclk_source/Q0_CLK1_GTREFCLK_PAD_P_IN
    IBUFDS_GTE2_X0Y5     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  gtwizard_0_support_i/gt_usrclk_source/ibufds_instQ0_CLK1/O
                         net (fo=2, routed)           0.587     2.943    gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/cpll_railing0_i/gt0_gtrefclk1_in
    BUFHCE_X0Y60         BUFH (Prop_bufh_I_O)         0.103     3.046 r  gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/cpll_railing0_i/refclk_buf/O
                         net (fo=9, routed)           0.587     3.633    gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/cpll_railing0_i/refclk_buf_n_0
    SLICE_X78Y256        SRLC32E                                      r  gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/cpll_railing0_i/cpllreset_wait_reg[126]_srl31/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y256        SRLC32E (Prop_srlc32e_CLK_Q)
                                                      1.000     4.633 r  gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/cpll_railing0_i/cpllreset_wait_reg[126]_srl31/Q
                         net (fo=1, routed)           0.000     4.633    gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/cpll_railing0_i/cpllreset_wait_reg[126]_srl31_n_0
    SLICE_X78Y256        FDRE                                         r  gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/cpll_railing0_i/cpllreset_wait_reg[127]/D
  -------------------------------------------------------------------    -------------------

                         (clock Q0_CLK1_GTREFCLK_PAD_P_IN rise edge)
                                                      6.250     6.250 r  
    J8                                                0.000     6.250 r  Q0_CLK1_GTREFCLK_PAD_P_IN (IN)
                         net (fo=0)                   0.000     6.250    Q0_CLK1_GTREFCLK_PAD_P_IN
    J8                   IBUF (Prop_ibuf_I_O)         0.000     6.250 r  Q0_CLK1_GTREFCLK_PAD_P_IN_IBUF_inst/O
                         net (fo=1, routed)           0.000     6.250    gtwizard_0_support_i/gt_usrclk_source/Q0_CLK1_GTREFCLK_PAD_P_IN
    IBUFDS_GTE2_X0Y5     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418     7.668 r  gtwizard_0_support_i/gt_usrclk_source/ibufds_instQ0_CLK1/O
                         net (fo=2, routed)           0.531     8.200    gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/cpll_railing0_i/gt0_gtrefclk1_in
    BUFHCE_X0Y60         BUFH (Prop_bufh_I_O)         0.066     8.266 r  gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/cpll_railing0_i/refclk_buf/O
                         net (fo=9, routed)           0.541     8.807    gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/cpll_railing0_i/refclk_buf_n_0
    SLICE_X78Y256        FDRE                                         r  gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/cpll_railing0_i/cpllreset_wait_reg[127]/C
                         clock pessimism              1.076     9.883    
                         clock uncertainty           -0.035     9.847    
    SLICE_X78Y256        FDRE (Setup_fdre_C_D)        0.064     9.911    gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/cpll_railing0_i/cpllreset_wait_reg[127]
  -------------------------------------------------------------------
                         required time                          9.911    
                         arrival time                          -4.633    
  -------------------------------------------------------------------
                         slack                                  5.279    

Slack (MET) :             5.442ns  (required time - arrival time)
  Source:                 gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/cpll_railing0_i/cpllreset_wait_reg[31]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by Q0_CLK1_GTREFCLK_PAD_P_IN  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/cpll_railing0_i/cpllreset_wait_reg[63]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by Q0_CLK1_GTREFCLK_PAD_P_IN  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             Q0_CLK1_GTREFCLK_PAD_P_IN
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (Q0_CLK1_GTREFCLK_PAD_P_IN rise@6.250ns - Q0_CLK1_GTREFCLK_PAD_P_IN rise@0.000ns)
  Data Path Delay:        0.737ns  (logic 0.737ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.557ns = ( 8.807 - 6.250 ) 
    Source Clock Delay      (SCD):    3.633ns
    Clock Pessimism Removal (CPR):    1.076ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q0_CLK1_GTREFCLK_PAD_P_IN rise edge)
                                                      0.000     0.000 r  
    J8                                                0.000     0.000 r  Q0_CLK1_GTREFCLK_PAD_P_IN (IN)
                         net (fo=0)                   0.000     0.000    Q0_CLK1_GTREFCLK_PAD_P_IN
    J8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  Q0_CLK1_GTREFCLK_PAD_P_IN_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    gtwizard_0_support_i/gt_usrclk_source/Q0_CLK1_GTREFCLK_PAD_P_IN
    IBUFDS_GTE2_X0Y5     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  gtwizard_0_support_i/gt_usrclk_source/ibufds_instQ0_CLK1/O
                         net (fo=2, routed)           0.587     2.943    gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/cpll_railing0_i/gt0_gtrefclk1_in
    BUFHCE_X0Y60         BUFH (Prop_bufh_I_O)         0.103     3.046 r  gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/cpll_railing0_i/refclk_buf/O
                         net (fo=9, routed)           0.587     3.633    gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/cpll_railing0_i/refclk_buf_n_0
    SLICE_X78Y256        SRLC32E                                      r  gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/cpll_railing0_i/cpllreset_wait_reg[31]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y256        SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.737     4.370 r  gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/cpll_railing0_i/cpllreset_wait_reg[31]_srl32/Q31
                         net (fo=1, routed)           0.000     4.370    gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/cpll_railing0_i/cpllreset_wait_reg[31]_srl32_n_1
    SLICE_X78Y256        SRLC32E                                      r  gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/cpll_railing0_i/cpllreset_wait_reg[63]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock Q0_CLK1_GTREFCLK_PAD_P_IN rise edge)
                                                      6.250     6.250 r  
    J8                                                0.000     6.250 r  Q0_CLK1_GTREFCLK_PAD_P_IN (IN)
                         net (fo=0)                   0.000     6.250    Q0_CLK1_GTREFCLK_PAD_P_IN
    J8                   IBUF (Prop_ibuf_I_O)         0.000     6.250 r  Q0_CLK1_GTREFCLK_PAD_P_IN_IBUF_inst/O
                         net (fo=1, routed)           0.000     6.250    gtwizard_0_support_i/gt_usrclk_source/Q0_CLK1_GTREFCLK_PAD_P_IN
    IBUFDS_GTE2_X0Y5     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418     7.668 r  gtwizard_0_support_i/gt_usrclk_source/ibufds_instQ0_CLK1/O
                         net (fo=2, routed)           0.531     8.200    gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/cpll_railing0_i/gt0_gtrefclk1_in
    BUFHCE_X0Y60         BUFH (Prop_bufh_I_O)         0.066     8.266 r  gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/cpll_railing0_i/refclk_buf/O
                         net (fo=9, routed)           0.541     8.807    gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/cpll_railing0_i/refclk_buf_n_0
    SLICE_X78Y256        SRLC32E                                      r  gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/cpll_railing0_i/cpllreset_wait_reg[63]_srl32/CLK
                         clock pessimism              1.076     9.883    
                         clock uncertainty           -0.035     9.847    
    SLICE_X78Y256        SRLC32E (Setup_srlc32e_CLK_D)
                                                     -0.036     9.811    gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/cpll_railing0_i/cpllreset_wait_reg[63]_srl32
  -------------------------------------------------------------------
                         required time                          9.811    
                         arrival time                          -4.370    
  -------------------------------------------------------------------
                         slack                                  5.442    

Slack (MET) :             5.450ns  (required time - arrival time)
  Source:                 gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/cpll_railing0_i/cpllpd_wait_reg[63]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by Q0_CLK1_GTREFCLK_PAD_P_IN  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/cpll_railing0_i/cpllpd_wait_reg[94]_srl31/D
                            (rising edge-triggered cell SRLC32E clocked by Q0_CLK1_GTREFCLK_PAD_P_IN  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             Q0_CLK1_GTREFCLK_PAD_P_IN
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (Q0_CLK1_GTREFCLK_PAD_P_IN rise@6.250ns - Q0_CLK1_GTREFCLK_PAD_P_IN rise@0.000ns)
  Data Path Delay:        0.743ns  (logic 0.743ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.558ns = ( 8.808 - 6.250 ) 
    Source Clock Delay      (SCD):    3.634ns
    Clock Pessimism Removal (CPR):    1.076ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q0_CLK1_GTREFCLK_PAD_P_IN rise edge)
                                                      0.000     0.000 r  
    J8                                                0.000     0.000 r  Q0_CLK1_GTREFCLK_PAD_P_IN (IN)
                         net (fo=0)                   0.000     0.000    Q0_CLK1_GTREFCLK_PAD_P_IN
    J8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  Q0_CLK1_GTREFCLK_PAD_P_IN_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    gtwizard_0_support_i/gt_usrclk_source/Q0_CLK1_GTREFCLK_PAD_P_IN
    IBUFDS_GTE2_X0Y5     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  gtwizard_0_support_i/gt_usrclk_source/ibufds_instQ0_CLK1/O
                         net (fo=2, routed)           0.587     2.943    gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/cpll_railing0_i/gt0_gtrefclk1_in
    BUFHCE_X0Y60         BUFH (Prop_bufh_I_O)         0.103     3.046 r  gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/cpll_railing0_i/refclk_buf/O
                         net (fo=9, routed)           0.588     3.634    gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/cpll_railing0_i/refclk_buf_n_0
    SLICE_X78Y255        SRLC32E                                      r  gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/cpll_railing0_i/cpllpd_wait_reg[63]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y255        SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.743     4.377 r  gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/cpll_railing0_i/cpllpd_wait_reg[63]_srl32/Q31
                         net (fo=1, routed)           0.000     4.377    gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/cpll_railing0_i/cpllpd_wait_reg[63]_srl32_n_1
    SLICE_X78Y255        SRLC32E                                      r  gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/cpll_railing0_i/cpllpd_wait_reg[94]_srl31/D
  -------------------------------------------------------------------    -------------------

                         (clock Q0_CLK1_GTREFCLK_PAD_P_IN rise edge)
                                                      6.250     6.250 r  
    J8                                                0.000     6.250 r  Q0_CLK1_GTREFCLK_PAD_P_IN (IN)
                         net (fo=0)                   0.000     6.250    Q0_CLK1_GTREFCLK_PAD_P_IN
    J8                   IBUF (Prop_ibuf_I_O)         0.000     6.250 r  Q0_CLK1_GTREFCLK_PAD_P_IN_IBUF_inst/O
                         net (fo=1, routed)           0.000     6.250    gtwizard_0_support_i/gt_usrclk_source/Q0_CLK1_GTREFCLK_PAD_P_IN
    IBUFDS_GTE2_X0Y5     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418     7.668 r  gtwizard_0_support_i/gt_usrclk_source/ibufds_instQ0_CLK1/O
                         net (fo=2, routed)           0.531     8.200    gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/cpll_railing0_i/gt0_gtrefclk1_in
    BUFHCE_X0Y60         BUFH (Prop_bufh_I_O)         0.066     8.266 r  gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/cpll_railing0_i/refclk_buf/O
                         net (fo=9, routed)           0.542     8.808    gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/cpll_railing0_i/refclk_buf_n_0
    SLICE_X78Y255        SRLC32E                                      r  gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/cpll_railing0_i/cpllpd_wait_reg[94]_srl31/CLK
                         clock pessimism              1.076     9.884    
                         clock uncertainty           -0.035     9.848    
    SLICE_X78Y255        SRLC32E (Setup_srlc32e_CLK_D)
                                                     -0.022     9.826    gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/cpll_railing0_i/cpllpd_wait_reg[94]_srl31
  -------------------------------------------------------------------
                         required time                          9.826    
                         arrival time                          -4.377    
  -------------------------------------------------------------------
                         slack                                  5.450    

Slack (MET) :             5.450ns  (required time - arrival time)
  Source:                 gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/cpll_railing0_i/cpllreset_wait_reg[95]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by Q0_CLK1_GTREFCLK_PAD_P_IN  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/cpll_railing0_i/cpllreset_wait_reg[126]_srl31/D
                            (rising edge-triggered cell SRLC32E clocked by Q0_CLK1_GTREFCLK_PAD_P_IN  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             Q0_CLK1_GTREFCLK_PAD_P_IN
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (Q0_CLK1_GTREFCLK_PAD_P_IN rise@6.250ns - Q0_CLK1_GTREFCLK_PAD_P_IN rise@0.000ns)
  Data Path Delay:        0.743ns  (logic 0.743ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.557ns = ( 8.807 - 6.250 ) 
    Source Clock Delay      (SCD):    3.633ns
    Clock Pessimism Removal (CPR):    1.076ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q0_CLK1_GTREFCLK_PAD_P_IN rise edge)
                                                      0.000     0.000 r  
    J8                                                0.000     0.000 r  Q0_CLK1_GTREFCLK_PAD_P_IN (IN)
                         net (fo=0)                   0.000     0.000    Q0_CLK1_GTREFCLK_PAD_P_IN
    J8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  Q0_CLK1_GTREFCLK_PAD_P_IN_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    gtwizard_0_support_i/gt_usrclk_source/Q0_CLK1_GTREFCLK_PAD_P_IN
    IBUFDS_GTE2_X0Y5     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  gtwizard_0_support_i/gt_usrclk_source/ibufds_instQ0_CLK1/O
                         net (fo=2, routed)           0.587     2.943    gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/cpll_railing0_i/gt0_gtrefclk1_in
    BUFHCE_X0Y60         BUFH (Prop_bufh_I_O)         0.103     3.046 r  gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/cpll_railing0_i/refclk_buf/O
                         net (fo=9, routed)           0.587     3.633    gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/cpll_railing0_i/refclk_buf_n_0
    SLICE_X78Y256        SRLC32E                                      r  gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/cpll_railing0_i/cpllreset_wait_reg[95]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y256        SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.743     4.376 r  gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/cpll_railing0_i/cpllreset_wait_reg[95]_srl32/Q31
                         net (fo=1, routed)           0.000     4.376    gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/cpll_railing0_i/cpllreset_wait_reg[95]_srl32_n_1
    SLICE_X78Y256        SRLC32E                                      r  gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/cpll_railing0_i/cpllreset_wait_reg[126]_srl31/D
  -------------------------------------------------------------------    -------------------

                         (clock Q0_CLK1_GTREFCLK_PAD_P_IN rise edge)
                                                      6.250     6.250 r  
    J8                                                0.000     6.250 r  Q0_CLK1_GTREFCLK_PAD_P_IN (IN)
                         net (fo=0)                   0.000     6.250    Q0_CLK1_GTREFCLK_PAD_P_IN
    J8                   IBUF (Prop_ibuf_I_O)         0.000     6.250 r  Q0_CLK1_GTREFCLK_PAD_P_IN_IBUF_inst/O
                         net (fo=1, routed)           0.000     6.250    gtwizard_0_support_i/gt_usrclk_source/Q0_CLK1_GTREFCLK_PAD_P_IN
    IBUFDS_GTE2_X0Y5     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418     7.668 r  gtwizard_0_support_i/gt_usrclk_source/ibufds_instQ0_CLK1/O
                         net (fo=2, routed)           0.531     8.200    gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/cpll_railing0_i/gt0_gtrefclk1_in
    BUFHCE_X0Y60         BUFH (Prop_bufh_I_O)         0.066     8.266 r  gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/cpll_railing0_i/refclk_buf/O
                         net (fo=9, routed)           0.541     8.807    gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/cpll_railing0_i/refclk_buf_n_0
    SLICE_X78Y256        SRLC32E                                      r  gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/cpll_railing0_i/cpllreset_wait_reg[126]_srl31/CLK
                         clock pessimism              1.076     9.883    
                         clock uncertainty           -0.035     9.847    
    SLICE_X78Y256        SRLC32E (Setup_srlc32e_CLK_D)
                                                     -0.022     9.825    gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/cpll_railing0_i/cpllreset_wait_reg[126]_srl31
  -------------------------------------------------------------------
                         required time                          9.825    
                         arrival time                          -4.376    
  -------------------------------------------------------------------
                         slack                                  5.450    

Slack (MET) :             5.454ns  (required time - arrival time)
  Source:                 gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/cpll_railing0_i/cpllpd_wait_reg[31]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by Q0_CLK1_GTREFCLK_PAD_P_IN  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/cpll_railing0_i/cpllpd_wait_reg[63]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by Q0_CLK1_GTREFCLK_PAD_P_IN  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             Q0_CLK1_GTREFCLK_PAD_P_IN
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (Q0_CLK1_GTREFCLK_PAD_P_IN rise@6.250ns - Q0_CLK1_GTREFCLK_PAD_P_IN rise@0.000ns)
  Data Path Delay:        0.735ns  (logic 0.735ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.558ns = ( 8.808 - 6.250 ) 
    Source Clock Delay      (SCD):    3.634ns
    Clock Pessimism Removal (CPR):    1.076ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q0_CLK1_GTREFCLK_PAD_P_IN rise edge)
                                                      0.000     0.000 r  
    J8                                                0.000     0.000 r  Q0_CLK1_GTREFCLK_PAD_P_IN (IN)
                         net (fo=0)                   0.000     0.000    Q0_CLK1_GTREFCLK_PAD_P_IN
    J8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  Q0_CLK1_GTREFCLK_PAD_P_IN_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    gtwizard_0_support_i/gt_usrclk_source/Q0_CLK1_GTREFCLK_PAD_P_IN
    IBUFDS_GTE2_X0Y5     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  gtwizard_0_support_i/gt_usrclk_source/ibufds_instQ0_CLK1/O
                         net (fo=2, routed)           0.587     2.943    gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/cpll_railing0_i/gt0_gtrefclk1_in
    BUFHCE_X0Y60         BUFH (Prop_bufh_I_O)         0.103     3.046 r  gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/cpll_railing0_i/refclk_buf/O
                         net (fo=9, routed)           0.588     3.634    gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/cpll_railing0_i/refclk_buf_n_0
    SLICE_X78Y255        SRLC32E                                      r  gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/cpll_railing0_i/cpllpd_wait_reg[31]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y255        SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.735     4.369 r  gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/cpll_railing0_i/cpllpd_wait_reg[31]_srl32/Q31
                         net (fo=1, routed)           0.000     4.369    gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/cpll_railing0_i/cpllpd_wait_reg[31]_srl32_n_1
    SLICE_X78Y255        SRLC32E                                      r  gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/cpll_railing0_i/cpllpd_wait_reg[63]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock Q0_CLK1_GTREFCLK_PAD_P_IN rise edge)
                                                      6.250     6.250 r  
    J8                                                0.000     6.250 r  Q0_CLK1_GTREFCLK_PAD_P_IN (IN)
                         net (fo=0)                   0.000     6.250    Q0_CLK1_GTREFCLK_PAD_P_IN
    J8                   IBUF (Prop_ibuf_I_O)         0.000     6.250 r  Q0_CLK1_GTREFCLK_PAD_P_IN_IBUF_inst/O
                         net (fo=1, routed)           0.000     6.250    gtwizard_0_support_i/gt_usrclk_source/Q0_CLK1_GTREFCLK_PAD_P_IN
    IBUFDS_GTE2_X0Y5     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418     7.668 r  gtwizard_0_support_i/gt_usrclk_source/ibufds_instQ0_CLK1/O
                         net (fo=2, routed)           0.531     8.200    gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/cpll_railing0_i/gt0_gtrefclk1_in
    BUFHCE_X0Y60         BUFH (Prop_bufh_I_O)         0.066     8.266 r  gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/cpll_railing0_i/refclk_buf/O
                         net (fo=9, routed)           0.542     8.808    gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/cpll_railing0_i/refclk_buf_n_0
    SLICE_X78Y255        SRLC32E                                      r  gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/cpll_railing0_i/cpllpd_wait_reg[63]_srl32/CLK
                         clock pessimism              1.076     9.884    
                         clock uncertainty           -0.035     9.848    
    SLICE_X78Y255        SRLC32E (Setup_srlc32e_CLK_D)
                                                     -0.026     9.822    gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/cpll_railing0_i/cpllpd_wait_reg[63]_srl32
  -------------------------------------------------------------------
                         required time                          9.822    
                         arrival time                          -4.369    
  -------------------------------------------------------------------
                         slack                                  5.454    

Slack (MET) :             5.454ns  (required time - arrival time)
  Source:                 gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/cpll_railing0_i/cpllreset_wait_reg[63]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by Q0_CLK1_GTREFCLK_PAD_P_IN  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/cpll_railing0_i/cpllreset_wait_reg[95]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by Q0_CLK1_GTREFCLK_PAD_P_IN  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             Q0_CLK1_GTREFCLK_PAD_P_IN
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (Q0_CLK1_GTREFCLK_PAD_P_IN rise@6.250ns - Q0_CLK1_GTREFCLK_PAD_P_IN rise@0.000ns)
  Data Path Delay:        0.735ns  (logic 0.735ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.557ns = ( 8.807 - 6.250 ) 
    Source Clock Delay      (SCD):    3.633ns
    Clock Pessimism Removal (CPR):    1.076ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q0_CLK1_GTREFCLK_PAD_P_IN rise edge)
                                                      0.000     0.000 r  
    J8                                                0.000     0.000 r  Q0_CLK1_GTREFCLK_PAD_P_IN (IN)
                         net (fo=0)                   0.000     0.000    Q0_CLK1_GTREFCLK_PAD_P_IN
    J8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  Q0_CLK1_GTREFCLK_PAD_P_IN_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    gtwizard_0_support_i/gt_usrclk_source/Q0_CLK1_GTREFCLK_PAD_P_IN
    IBUFDS_GTE2_X0Y5     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  gtwizard_0_support_i/gt_usrclk_source/ibufds_instQ0_CLK1/O
                         net (fo=2, routed)           0.587     2.943    gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/cpll_railing0_i/gt0_gtrefclk1_in
    BUFHCE_X0Y60         BUFH (Prop_bufh_I_O)         0.103     3.046 r  gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/cpll_railing0_i/refclk_buf/O
                         net (fo=9, routed)           0.587     3.633    gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/cpll_railing0_i/refclk_buf_n_0
    SLICE_X78Y256        SRLC32E                                      r  gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/cpll_railing0_i/cpllreset_wait_reg[63]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y256        SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.735     4.368 r  gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/cpll_railing0_i/cpllreset_wait_reg[63]_srl32/Q31
                         net (fo=1, routed)           0.000     4.368    gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/cpll_railing0_i/cpllreset_wait_reg[63]_srl32_n_1
    SLICE_X78Y256        SRLC32E                                      r  gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/cpll_railing0_i/cpllreset_wait_reg[95]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock Q0_CLK1_GTREFCLK_PAD_P_IN rise edge)
                                                      6.250     6.250 r  
    J8                                                0.000     6.250 r  Q0_CLK1_GTREFCLK_PAD_P_IN (IN)
                         net (fo=0)                   0.000     6.250    Q0_CLK1_GTREFCLK_PAD_P_IN
    J8                   IBUF (Prop_ibuf_I_O)         0.000     6.250 r  Q0_CLK1_GTREFCLK_PAD_P_IN_IBUF_inst/O
                         net (fo=1, routed)           0.000     6.250    gtwizard_0_support_i/gt_usrclk_source/Q0_CLK1_GTREFCLK_PAD_P_IN
    IBUFDS_GTE2_X0Y5     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418     7.668 r  gtwizard_0_support_i/gt_usrclk_source/ibufds_instQ0_CLK1/O
                         net (fo=2, routed)           0.531     8.200    gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/cpll_railing0_i/gt0_gtrefclk1_in
    BUFHCE_X0Y60         BUFH (Prop_bufh_I_O)         0.066     8.266 r  gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/cpll_railing0_i/refclk_buf/O
                         net (fo=9, routed)           0.541     8.807    gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/cpll_railing0_i/refclk_buf_n_0
    SLICE_X78Y256        SRLC32E                                      r  gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/cpll_railing0_i/cpllreset_wait_reg[95]_srl32/CLK
                         clock pessimism              1.076     9.883    
                         clock uncertainty           -0.035     9.847    
    SLICE_X78Y256        SRLC32E (Setup_srlc32e_CLK_D)
                                                     -0.026     9.821    gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/cpll_railing0_i/cpllreset_wait_reg[95]_srl32
  -------------------------------------------------------------------
                         required time                          9.821    
                         arrival time                          -4.368    
  -------------------------------------------------------------------
                         slack                                  5.454    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/cpll_railing0_i/cpllpd_wait_reg[31]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by Q0_CLK1_GTREFCLK_PAD_P_IN  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/cpll_railing0_i/cpllpd_wait_reg[63]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by Q0_CLK1_GTREFCLK_PAD_P_IN  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             Q0_CLK1_GTREFCLK_PAD_P_IN
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q0_CLK1_GTREFCLK_PAD_P_IN rise@0.000ns - Q0_CLK1_GTREFCLK_PAD_P_IN rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.271ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.390ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    0.495ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q0_CLK1_GTREFCLK_PAD_P_IN rise edge)
                                                      0.000     0.000 r  
    J8                                                0.000     0.000 r  Q0_CLK1_GTREFCLK_PAD_P_IN (IN)
                         net (fo=0)                   0.000     0.000    Q0_CLK1_GTREFCLK_PAD_P_IN
    J8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  Q0_CLK1_GTREFCLK_PAD_P_IN_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    gtwizard_0_support_i/gt_usrclk_source/Q0_CLK1_GTREFCLK_PAD_P_IN
    IBUFDS_GTE2_X0Y5     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  gtwizard_0_support_i/gt_usrclk_source/ibufds_instQ0_CLK1/O
                         net (fo=2, routed)           0.145     0.587    gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/cpll_railing0_i/gt0_gtrefclk1_in
    BUFHCE_X0Y60         BUFH (Prop_bufh_I_O)         0.023     0.610 r  gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/cpll_railing0_i/refclk_buf/O
                         net (fo=9, routed)           0.285     0.895    gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/cpll_railing0_i/refclk_buf_n_0
    SLICE_X78Y255        SRLC32E                                      r  gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/cpll_railing0_i/cpllpd_wait_reg[31]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y255        SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.271     1.166 r  gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/cpll_railing0_i/cpllpd_wait_reg[31]_srl32/Q31
                         net (fo=1, routed)           0.000     1.166    gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/cpll_railing0_i/cpllpd_wait_reg[31]_srl32_n_1
    SLICE_X78Y255        SRLC32E                                      r  gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/cpll_railing0_i/cpllpd_wait_reg[63]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock Q0_CLK1_GTREFCLK_PAD_P_IN rise edge)
                                                      0.000     0.000 r  
    J8                                                0.000     0.000 r  Q0_CLK1_GTREFCLK_PAD_P_IN (IN)
                         net (fo=0)                   0.000     0.000    Q0_CLK1_GTREFCLK_PAD_P_IN
    J8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  Q0_CLK1_GTREFCLK_PAD_P_IN_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    gtwizard_0_support_i/gt_usrclk_source/Q0_CLK1_GTREFCLK_PAD_P_IN
    IBUFDS_GTE2_X0Y5     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  gtwizard_0_support_i/gt_usrclk_source/ibufds_instQ0_CLK1/O
                         net (fo=2, routed)           0.175     0.908    gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/cpll_railing0_i/gt0_gtrefclk1_in
    BUFHCE_X0Y60         BUFH (Prop_bufh_I_O)         0.045     0.953 r  gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/cpll_railing0_i/refclk_buf/O
                         net (fo=9, routed)           0.437     1.390    gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/cpll_railing0_i/refclk_buf_n_0
    SLICE_X78Y255        SRLC32E                                      r  gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/cpll_railing0_i/cpllpd_wait_reg[63]_srl32/CLK
                         clock pessimism             -0.495     0.895    
    SLICE_X78Y255        SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.099     0.994    gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/cpll_railing0_i/cpllpd_wait_reg[63]_srl32
  -------------------------------------------------------------------
                         required time                         -0.994    
                         arrival time                           1.166    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/cpll_railing0_i/cpllreset_wait_reg[63]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by Q0_CLK1_GTREFCLK_PAD_P_IN  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/cpll_railing0_i/cpllreset_wait_reg[95]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by Q0_CLK1_GTREFCLK_PAD_P_IN  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             Q0_CLK1_GTREFCLK_PAD_P_IN
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q0_CLK1_GTREFCLK_PAD_P_IN rise@0.000ns - Q0_CLK1_GTREFCLK_PAD_P_IN rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.271ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.390ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    0.495ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q0_CLK1_GTREFCLK_PAD_P_IN rise edge)
                                                      0.000     0.000 r  
    J8                                                0.000     0.000 r  Q0_CLK1_GTREFCLK_PAD_P_IN (IN)
                         net (fo=0)                   0.000     0.000    Q0_CLK1_GTREFCLK_PAD_P_IN
    J8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  Q0_CLK1_GTREFCLK_PAD_P_IN_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    gtwizard_0_support_i/gt_usrclk_source/Q0_CLK1_GTREFCLK_PAD_P_IN
    IBUFDS_GTE2_X0Y5     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  gtwizard_0_support_i/gt_usrclk_source/ibufds_instQ0_CLK1/O
                         net (fo=2, routed)           0.145     0.587    gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/cpll_railing0_i/gt0_gtrefclk1_in
    BUFHCE_X0Y60         BUFH (Prop_bufh_I_O)         0.023     0.610 r  gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/cpll_railing0_i/refclk_buf/O
                         net (fo=9, routed)           0.285     0.895    gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/cpll_railing0_i/refclk_buf_n_0
    SLICE_X78Y256        SRLC32E                                      r  gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/cpll_railing0_i/cpllreset_wait_reg[63]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y256        SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.271     1.166 r  gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/cpll_railing0_i/cpllreset_wait_reg[63]_srl32/Q31
                         net (fo=1, routed)           0.000     1.166    gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/cpll_railing0_i/cpllreset_wait_reg[63]_srl32_n_1
    SLICE_X78Y256        SRLC32E                                      r  gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/cpll_railing0_i/cpllreset_wait_reg[95]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock Q0_CLK1_GTREFCLK_PAD_P_IN rise edge)
                                                      0.000     0.000 r  
    J8                                                0.000     0.000 r  Q0_CLK1_GTREFCLK_PAD_P_IN (IN)
                         net (fo=0)                   0.000     0.000    Q0_CLK1_GTREFCLK_PAD_P_IN
    J8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  Q0_CLK1_GTREFCLK_PAD_P_IN_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    gtwizard_0_support_i/gt_usrclk_source/Q0_CLK1_GTREFCLK_PAD_P_IN
    IBUFDS_GTE2_X0Y5     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  gtwizard_0_support_i/gt_usrclk_source/ibufds_instQ0_CLK1/O
                         net (fo=2, routed)           0.175     0.908    gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/cpll_railing0_i/gt0_gtrefclk1_in
    BUFHCE_X0Y60         BUFH (Prop_bufh_I_O)         0.045     0.953 r  gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/cpll_railing0_i/refclk_buf/O
                         net (fo=9, routed)           0.437     1.390    gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/cpll_railing0_i/refclk_buf_n_0
    SLICE_X78Y256        SRLC32E                                      r  gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/cpll_railing0_i/cpllreset_wait_reg[95]_srl32/CLK
                         clock pessimism             -0.495     0.895    
    SLICE_X78Y256        SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.099     0.994    gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/cpll_railing0_i/cpllreset_wait_reg[95]_srl32
  -------------------------------------------------------------------
                         required time                         -0.994    
                         arrival time                           1.166    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/cpll_railing0_i/cpllpd_wait_reg[63]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by Q0_CLK1_GTREFCLK_PAD_P_IN  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/cpll_railing0_i/cpllpd_wait_reg[94]_srl31/D
                            (rising edge-triggered cell SRLC32E clocked by Q0_CLK1_GTREFCLK_PAD_P_IN  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             Q0_CLK1_GTREFCLK_PAD_P_IN
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q0_CLK1_GTREFCLK_PAD_P_IN rise@0.000ns - Q0_CLK1_GTREFCLK_PAD_P_IN rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.276ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.390ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    0.495ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q0_CLK1_GTREFCLK_PAD_P_IN rise edge)
                                                      0.000     0.000 r  
    J8                                                0.000     0.000 r  Q0_CLK1_GTREFCLK_PAD_P_IN (IN)
                         net (fo=0)                   0.000     0.000    Q0_CLK1_GTREFCLK_PAD_P_IN
    J8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  Q0_CLK1_GTREFCLK_PAD_P_IN_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    gtwizard_0_support_i/gt_usrclk_source/Q0_CLK1_GTREFCLK_PAD_P_IN
    IBUFDS_GTE2_X0Y5     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  gtwizard_0_support_i/gt_usrclk_source/ibufds_instQ0_CLK1/O
                         net (fo=2, routed)           0.145     0.587    gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/cpll_railing0_i/gt0_gtrefclk1_in
    BUFHCE_X0Y60         BUFH (Prop_bufh_I_O)         0.023     0.610 r  gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/cpll_railing0_i/refclk_buf/O
                         net (fo=9, routed)           0.285     0.895    gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/cpll_railing0_i/refclk_buf_n_0
    SLICE_X78Y255        SRLC32E                                      r  gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/cpll_railing0_i/cpllpd_wait_reg[63]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y255        SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.276     1.171 r  gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/cpll_railing0_i/cpllpd_wait_reg[63]_srl32/Q31
                         net (fo=1, routed)           0.000     1.171    gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/cpll_railing0_i/cpllpd_wait_reg[63]_srl32_n_1
    SLICE_X78Y255        SRLC32E                                      r  gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/cpll_railing0_i/cpllpd_wait_reg[94]_srl31/D
  -------------------------------------------------------------------    -------------------

                         (clock Q0_CLK1_GTREFCLK_PAD_P_IN rise edge)
                                                      0.000     0.000 r  
    J8                                                0.000     0.000 r  Q0_CLK1_GTREFCLK_PAD_P_IN (IN)
                         net (fo=0)                   0.000     0.000    Q0_CLK1_GTREFCLK_PAD_P_IN
    J8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  Q0_CLK1_GTREFCLK_PAD_P_IN_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    gtwizard_0_support_i/gt_usrclk_source/Q0_CLK1_GTREFCLK_PAD_P_IN
    IBUFDS_GTE2_X0Y5     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  gtwizard_0_support_i/gt_usrclk_source/ibufds_instQ0_CLK1/O
                         net (fo=2, routed)           0.175     0.908    gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/cpll_railing0_i/gt0_gtrefclk1_in
    BUFHCE_X0Y60         BUFH (Prop_bufh_I_O)         0.045     0.953 r  gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/cpll_railing0_i/refclk_buf/O
                         net (fo=9, routed)           0.437     1.390    gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/cpll_railing0_i/refclk_buf_n_0
    SLICE_X78Y255        SRLC32E                                      r  gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/cpll_railing0_i/cpllpd_wait_reg[94]_srl31/CLK
                         clock pessimism             -0.495     0.895    
    SLICE_X78Y255        SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.102     0.997    gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/cpll_railing0_i/cpllpd_wait_reg[94]_srl31
  -------------------------------------------------------------------
                         required time                         -0.997    
                         arrival time                           1.171    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/cpll_railing0_i/cpllreset_wait_reg[95]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by Q0_CLK1_GTREFCLK_PAD_P_IN  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/cpll_railing0_i/cpllreset_wait_reg[126]_srl31/D
                            (rising edge-triggered cell SRLC32E clocked by Q0_CLK1_GTREFCLK_PAD_P_IN  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             Q0_CLK1_GTREFCLK_PAD_P_IN
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q0_CLK1_GTREFCLK_PAD_P_IN rise@0.000ns - Q0_CLK1_GTREFCLK_PAD_P_IN rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.276ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.390ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    0.495ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q0_CLK1_GTREFCLK_PAD_P_IN rise edge)
                                                      0.000     0.000 r  
    J8                                                0.000     0.000 r  Q0_CLK1_GTREFCLK_PAD_P_IN (IN)
                         net (fo=0)                   0.000     0.000    Q0_CLK1_GTREFCLK_PAD_P_IN
    J8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  Q0_CLK1_GTREFCLK_PAD_P_IN_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    gtwizard_0_support_i/gt_usrclk_source/Q0_CLK1_GTREFCLK_PAD_P_IN
    IBUFDS_GTE2_X0Y5     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  gtwizard_0_support_i/gt_usrclk_source/ibufds_instQ0_CLK1/O
                         net (fo=2, routed)           0.145     0.587    gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/cpll_railing0_i/gt0_gtrefclk1_in
    BUFHCE_X0Y60         BUFH (Prop_bufh_I_O)         0.023     0.610 r  gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/cpll_railing0_i/refclk_buf/O
                         net (fo=9, routed)           0.285     0.895    gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/cpll_railing0_i/refclk_buf_n_0
    SLICE_X78Y256        SRLC32E                                      r  gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/cpll_railing0_i/cpllreset_wait_reg[95]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y256        SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.276     1.171 r  gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/cpll_railing0_i/cpllreset_wait_reg[95]_srl32/Q31
                         net (fo=1, routed)           0.000     1.171    gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/cpll_railing0_i/cpllreset_wait_reg[95]_srl32_n_1
    SLICE_X78Y256        SRLC32E                                      r  gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/cpll_railing0_i/cpllreset_wait_reg[126]_srl31/D
  -------------------------------------------------------------------    -------------------

                         (clock Q0_CLK1_GTREFCLK_PAD_P_IN rise edge)
                                                      0.000     0.000 r  
    J8                                                0.000     0.000 r  Q0_CLK1_GTREFCLK_PAD_P_IN (IN)
                         net (fo=0)                   0.000     0.000    Q0_CLK1_GTREFCLK_PAD_P_IN
    J8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  Q0_CLK1_GTREFCLK_PAD_P_IN_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    gtwizard_0_support_i/gt_usrclk_source/Q0_CLK1_GTREFCLK_PAD_P_IN
    IBUFDS_GTE2_X0Y5     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  gtwizard_0_support_i/gt_usrclk_source/ibufds_instQ0_CLK1/O
                         net (fo=2, routed)           0.175     0.908    gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/cpll_railing0_i/gt0_gtrefclk1_in
    BUFHCE_X0Y60         BUFH (Prop_bufh_I_O)         0.045     0.953 r  gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/cpll_railing0_i/refclk_buf/O
                         net (fo=9, routed)           0.437     1.390    gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/cpll_railing0_i/refclk_buf_n_0
    SLICE_X78Y256        SRLC32E                                      r  gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/cpll_railing0_i/cpllreset_wait_reg[126]_srl31/CLK
                         clock pessimism             -0.495     0.895    
    SLICE_X78Y256        SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.102     0.997    gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/cpll_railing0_i/cpllreset_wait_reg[126]_srl31
  -------------------------------------------------------------------
                         required time                         -0.997    
                         arrival time                           1.171    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/cpll_railing0_i/cpllreset_wait_reg[31]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by Q0_CLK1_GTREFCLK_PAD_P_IN  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/cpll_railing0_i/cpllreset_wait_reg[63]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by Q0_CLK1_GTREFCLK_PAD_P_IN  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             Q0_CLK1_GTREFCLK_PAD_P_IN
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q0_CLK1_GTREFCLK_PAD_P_IN rise@0.000ns - Q0_CLK1_GTREFCLK_PAD_P_IN rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.276ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.390ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    0.495ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q0_CLK1_GTREFCLK_PAD_P_IN rise edge)
                                                      0.000     0.000 r  
    J8                                                0.000     0.000 r  Q0_CLK1_GTREFCLK_PAD_P_IN (IN)
                         net (fo=0)                   0.000     0.000    Q0_CLK1_GTREFCLK_PAD_P_IN
    J8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  Q0_CLK1_GTREFCLK_PAD_P_IN_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    gtwizard_0_support_i/gt_usrclk_source/Q0_CLK1_GTREFCLK_PAD_P_IN
    IBUFDS_GTE2_X0Y5     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  gtwizard_0_support_i/gt_usrclk_source/ibufds_instQ0_CLK1/O
                         net (fo=2, routed)           0.145     0.587    gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/cpll_railing0_i/gt0_gtrefclk1_in
    BUFHCE_X0Y60         BUFH (Prop_bufh_I_O)         0.023     0.610 r  gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/cpll_railing0_i/refclk_buf/O
                         net (fo=9, routed)           0.285     0.895    gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/cpll_railing0_i/refclk_buf_n_0
    SLICE_X78Y256        SRLC32E                                      r  gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/cpll_railing0_i/cpllreset_wait_reg[31]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y256        SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.276     1.171 r  gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/cpll_railing0_i/cpllreset_wait_reg[31]_srl32/Q31
                         net (fo=1, routed)           0.000     1.171    gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/cpll_railing0_i/cpllreset_wait_reg[31]_srl32_n_1
    SLICE_X78Y256        SRLC32E                                      r  gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/cpll_railing0_i/cpllreset_wait_reg[63]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock Q0_CLK1_GTREFCLK_PAD_P_IN rise edge)
                                                      0.000     0.000 r  
    J8                                                0.000     0.000 r  Q0_CLK1_GTREFCLK_PAD_P_IN (IN)
                         net (fo=0)                   0.000     0.000    Q0_CLK1_GTREFCLK_PAD_P_IN
    J8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  Q0_CLK1_GTREFCLK_PAD_P_IN_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    gtwizard_0_support_i/gt_usrclk_source/Q0_CLK1_GTREFCLK_PAD_P_IN
    IBUFDS_GTE2_X0Y5     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  gtwizard_0_support_i/gt_usrclk_source/ibufds_instQ0_CLK1/O
                         net (fo=2, routed)           0.175     0.908    gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/cpll_railing0_i/gt0_gtrefclk1_in
    BUFHCE_X0Y60         BUFH (Prop_bufh_I_O)         0.045     0.953 r  gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/cpll_railing0_i/refclk_buf/O
                         net (fo=9, routed)           0.437     1.390    gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/cpll_railing0_i/refclk_buf_n_0
    SLICE_X78Y256        SRLC32E                                      r  gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/cpll_railing0_i/cpllreset_wait_reg[63]_srl32/CLK
                         clock pessimism             -0.495     0.895    
    SLICE_X78Y256        SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.094     0.989    gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/cpll_railing0_i/cpllreset_wait_reg[63]_srl32
  -------------------------------------------------------------------
                         required time                         -0.989    
                         arrival time                           1.171    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.311ns  (arrival time - required time)
  Source:                 gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/cpll_railing0_i/cpllpd_wait_reg[94]_srl31/CLK
                            (rising edge-triggered cell SRLC32E clocked by Q0_CLK1_GTREFCLK_PAD_P_IN  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/cpll_railing0_i/cpllpd_wait_reg[95]/D
                            (rising edge-triggered cell FDRE clocked by Q0_CLK1_GTREFCLK_PAD_P_IN  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             Q0_CLK1_GTREFCLK_PAD_P_IN
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q0_CLK1_GTREFCLK_PAD_P_IN rise@0.000ns - Q0_CLK1_GTREFCLK_PAD_P_IN rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.398ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.390ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    0.495ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q0_CLK1_GTREFCLK_PAD_P_IN rise edge)
                                                      0.000     0.000 r  
    J8                                                0.000     0.000 r  Q0_CLK1_GTREFCLK_PAD_P_IN (IN)
                         net (fo=0)                   0.000     0.000    Q0_CLK1_GTREFCLK_PAD_P_IN
    J8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  Q0_CLK1_GTREFCLK_PAD_P_IN_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    gtwizard_0_support_i/gt_usrclk_source/Q0_CLK1_GTREFCLK_PAD_P_IN
    IBUFDS_GTE2_X0Y5     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  gtwizard_0_support_i/gt_usrclk_source/ibufds_instQ0_CLK1/O
                         net (fo=2, routed)           0.145     0.587    gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/cpll_railing0_i/gt0_gtrefclk1_in
    BUFHCE_X0Y60         BUFH (Prop_bufh_I_O)         0.023     0.610 r  gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/cpll_railing0_i/refclk_buf/O
                         net (fo=9, routed)           0.285     0.895    gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/cpll_railing0_i/refclk_buf_n_0
    SLICE_X78Y255        SRLC32E                                      r  gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/cpll_railing0_i/cpllpd_wait_reg[94]_srl31/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y255        SRLC32E (Prop_srlc32e_CLK_Q)
                                                      0.398     1.293 r  gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/cpll_railing0_i/cpllpd_wait_reg[94]_srl31/Q
                         net (fo=1, routed)           0.000     1.293    gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/cpll_railing0_i/cpllpd_wait_reg[94]_srl31_n_0
    SLICE_X78Y255        FDRE                                         r  gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/cpll_railing0_i/cpllpd_wait_reg[95]/D
  -------------------------------------------------------------------    -------------------

                         (clock Q0_CLK1_GTREFCLK_PAD_P_IN rise edge)
                                                      0.000     0.000 r  
    J8                                                0.000     0.000 r  Q0_CLK1_GTREFCLK_PAD_P_IN (IN)
                         net (fo=0)                   0.000     0.000    Q0_CLK1_GTREFCLK_PAD_P_IN
    J8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  Q0_CLK1_GTREFCLK_PAD_P_IN_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    gtwizard_0_support_i/gt_usrclk_source/Q0_CLK1_GTREFCLK_PAD_P_IN
    IBUFDS_GTE2_X0Y5     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  gtwizard_0_support_i/gt_usrclk_source/ibufds_instQ0_CLK1/O
                         net (fo=2, routed)           0.175     0.908    gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/cpll_railing0_i/gt0_gtrefclk1_in
    BUFHCE_X0Y60         BUFH (Prop_bufh_I_O)         0.045     0.953 r  gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/cpll_railing0_i/refclk_buf/O
                         net (fo=9, routed)           0.437     1.390    gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/cpll_railing0_i/refclk_buf_n_0
    SLICE_X78Y255        FDRE                                         r  gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/cpll_railing0_i/cpllpd_wait_reg[95]/C
                         clock pessimism             -0.495     0.895    
    SLICE_X78Y255        FDRE (Hold_fdre_C_D)         0.087     0.982    gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/cpll_railing0_i/cpllpd_wait_reg[95]
  -------------------------------------------------------------------
                         required time                         -0.982    
                         arrival time                           1.293    
  -------------------------------------------------------------------
                         slack                                  0.311    

Slack (MET) :             0.311ns  (arrival time - required time)
  Source:                 gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/cpll_railing0_i/cpllreset_wait_reg[126]_srl31/CLK
                            (rising edge-triggered cell SRLC32E clocked by Q0_CLK1_GTREFCLK_PAD_P_IN  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/cpll_railing0_i/cpllreset_wait_reg[127]/D
                            (rising edge-triggered cell FDRE clocked by Q0_CLK1_GTREFCLK_PAD_P_IN  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             Q0_CLK1_GTREFCLK_PAD_P_IN
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q0_CLK1_GTREFCLK_PAD_P_IN rise@0.000ns - Q0_CLK1_GTREFCLK_PAD_P_IN rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.398ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.390ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    0.495ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q0_CLK1_GTREFCLK_PAD_P_IN rise edge)
                                                      0.000     0.000 r  
    J8                                                0.000     0.000 r  Q0_CLK1_GTREFCLK_PAD_P_IN (IN)
                         net (fo=0)                   0.000     0.000    Q0_CLK1_GTREFCLK_PAD_P_IN
    J8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  Q0_CLK1_GTREFCLK_PAD_P_IN_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    gtwizard_0_support_i/gt_usrclk_source/Q0_CLK1_GTREFCLK_PAD_P_IN
    IBUFDS_GTE2_X0Y5     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  gtwizard_0_support_i/gt_usrclk_source/ibufds_instQ0_CLK1/O
                         net (fo=2, routed)           0.145     0.587    gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/cpll_railing0_i/gt0_gtrefclk1_in
    BUFHCE_X0Y60         BUFH (Prop_bufh_I_O)         0.023     0.610 r  gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/cpll_railing0_i/refclk_buf/O
                         net (fo=9, routed)           0.285     0.895    gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/cpll_railing0_i/refclk_buf_n_0
    SLICE_X78Y256        SRLC32E                                      r  gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/cpll_railing0_i/cpllreset_wait_reg[126]_srl31/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y256        SRLC32E (Prop_srlc32e_CLK_Q)
                                                      0.398     1.293 r  gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/cpll_railing0_i/cpllreset_wait_reg[126]_srl31/Q
                         net (fo=1, routed)           0.000     1.293    gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/cpll_railing0_i/cpllreset_wait_reg[126]_srl31_n_0
    SLICE_X78Y256        FDRE                                         r  gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/cpll_railing0_i/cpllreset_wait_reg[127]/D
  -------------------------------------------------------------------    -------------------

                         (clock Q0_CLK1_GTREFCLK_PAD_P_IN rise edge)
                                                      0.000     0.000 r  
    J8                                                0.000     0.000 r  Q0_CLK1_GTREFCLK_PAD_P_IN (IN)
                         net (fo=0)                   0.000     0.000    Q0_CLK1_GTREFCLK_PAD_P_IN
    J8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  Q0_CLK1_GTREFCLK_PAD_P_IN_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    gtwizard_0_support_i/gt_usrclk_source/Q0_CLK1_GTREFCLK_PAD_P_IN
    IBUFDS_GTE2_X0Y5     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  gtwizard_0_support_i/gt_usrclk_source/ibufds_instQ0_CLK1/O
                         net (fo=2, routed)           0.175     0.908    gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/cpll_railing0_i/gt0_gtrefclk1_in
    BUFHCE_X0Y60         BUFH (Prop_bufh_I_O)         0.045     0.953 r  gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/cpll_railing0_i/refclk_buf/O
                         net (fo=9, routed)           0.437     1.390    gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/cpll_railing0_i/refclk_buf_n_0
    SLICE_X78Y256        FDRE                                         r  gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/cpll_railing0_i/cpllreset_wait_reg[127]/C
                         clock pessimism             -0.495     0.895    
    SLICE_X78Y256        FDRE (Hold_fdre_C_D)         0.087     0.982    gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/cpll_railing0_i/cpllreset_wait_reg[127]
  -------------------------------------------------------------------
                         required time                         -0.982    
                         arrival time                           1.293    
  -------------------------------------------------------------------
                         slack                                  0.311    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         Q0_CLK1_GTREFCLK_PAD_P_IN
Waveform(ns):       { 0.000 3.125 }
Period(ns):         6.250
Sources:            { Q0_CLK1_GTREFCLK_PAD_P_IN }

Check Type        Corner  Lib Pin                  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location            Pin
Min Period        n/a     GTXE2_CHANNEL/GTREFCLK1  n/a            1.538         6.250       4.712      GTXE2_CHANNEL_X0Y8  gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/GTREFCLK1
Min Period        n/a     BUFH/I                   n/a            1.408         6.250       4.842      BUFHCE_X0Y60        gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/cpll_railing0_i/refclk_buf/I
Min Period        n/a     IBUFDS_GTE2/I            n/a            1.408         6.250       4.842      IBUFDS_GTE2_X0Y5    gtwizard_0_support_i/gt_usrclk_source/ibufds_instQ0_CLK1/I
Min Period        n/a     FDRE/C                   n/a            0.700         6.250       5.550      SLICE_X78Y255       gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/cpll_railing0_i/cpllpd_wait_reg[95]/C
Min Period        n/a     FDRE/C                   n/a            0.700         6.250       5.550      SLICE_X78Y256       gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/cpll_railing0_i/cpllreset_wait_reg[127]/C
Low Pulse Width   Slow    SRLC32E/CLK              n/a            0.642         3.125       2.483      SLICE_X78Y255       gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/cpll_railing0_i/cpllpd_wait_reg[31]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK              n/a            0.642         3.125       2.483      SLICE_X78Y255       gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/cpll_railing0_i/cpllpd_wait_reg[31]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK              n/a            0.642         3.125       2.483      SLICE_X78Y255       gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/cpll_railing0_i/cpllpd_wait_reg[63]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK              n/a            0.642         3.125       2.483      SLICE_X78Y255       gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/cpll_railing0_i/cpllpd_wait_reg[63]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK              n/a            0.642         3.125       2.483      SLICE_X78Y255       gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/cpll_railing0_i/cpllpd_wait_reg[94]_srl31/CLK
Low Pulse Width   Fast    SRLC32E/CLK              n/a            0.642         3.125       2.483      SLICE_X78Y255       gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/cpll_railing0_i/cpllpd_wait_reg[94]_srl31/CLK
Low Pulse Width   Fast    SRLC32E/CLK              n/a            0.642         3.125       2.483      SLICE_X78Y256       gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/cpll_railing0_i/cpllreset_wait_reg[126]_srl31/CLK
Low Pulse Width   Fast    SRLC32E/CLK              n/a            0.642         3.125       2.483      SLICE_X78Y256       gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/cpll_railing0_i/cpllreset_wait_reg[31]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK              n/a            0.642         3.125       2.483      SLICE_X78Y256       gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/cpll_railing0_i/cpllreset_wait_reg[63]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK              n/a            0.642         3.125       2.483      SLICE_X78Y256       gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/cpll_railing0_i/cpllreset_wait_reg[95]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK              n/a            0.642         3.125       2.483      SLICE_X78Y255       gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/cpll_railing0_i/cpllpd_wait_reg[31]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK              n/a            0.642         3.125       2.483      SLICE_X78Y255       gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/cpll_railing0_i/cpllpd_wait_reg[31]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK              n/a            0.642         3.125       2.483      SLICE_X78Y255       gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/cpll_railing0_i/cpllpd_wait_reg[63]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK              n/a            0.642         3.125       2.483      SLICE_X78Y255       gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/cpll_railing0_i/cpllpd_wait_reg[63]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK              n/a            0.642         3.125       2.483      SLICE_X78Y255       gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/cpll_railing0_i/cpllpd_wait_reg[94]_srl31/CLK
High Pulse Width  Fast    SRLC32E/CLK              n/a            0.642         3.125       2.483      SLICE_X78Y255       gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/cpll_railing0_i/cpllpd_wait_reg[94]_srl31/CLK
High Pulse Width  Fast    SRLC32E/CLK              n/a            0.642         3.125       2.483      SLICE_X78Y256       gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/cpll_railing0_i/cpllreset_wait_reg[126]_srl31/CLK
High Pulse Width  Fast    SRLC32E/CLK              n/a            0.642         3.125       2.483      SLICE_X78Y256       gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/cpll_railing0_i/cpllreset_wait_reg[31]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK              n/a            0.642         3.125       2.483      SLICE_X78Y256       gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/cpll_railing0_i/cpllreset_wait_reg[63]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK              n/a            0.642         3.125       2.483      SLICE_X78Y256       gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/cpll_railing0_i/cpllreset_wait_reg[95]_srl32/CLK



---------------------------------------------------------------------------------------------------
From Clock:  drpclk_in_i
  To Clock:  drpclk_in_i

Setup :            0  Failing Endpoints,  Worst Slack        3.742ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.108ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.536ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.742ns  (required time - arrival time)
  Source:                 gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/time_out_100us_reg/C
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/FSM_sequential_rx_state_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             drpclk_in_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (drpclk_in_i rise@6.250ns - drpclk_in_i rise@0.000ns)
  Data Path Delay:        2.224ns  (logic 0.590ns (26.526%)  route 1.634ns (73.474%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.340ns = ( 10.590 - 6.250 ) 
    Source Clock Delay      (SCD):    4.749ns
    Clock Pessimism Removal (CPR):    0.361ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock drpclk_in_i rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000     0.000    DRP_CLK_IN_P
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFDS_DRP_CLK/O
                         net (fo=1, routed)           2.299     3.205    DRPCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.298 r  DRP_CLK_BUFG/O
                         net (fo=252, routed)         1.451     4.749    gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/gt0_cplllockdetclk_in
    SLICE_X134Y251       FDRE                                         r  gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/time_out_100us_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X134Y251       FDRE (Prop_fdre_C_Q)         0.259     5.008 r  gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/time_out_100us_reg/Q
                         net (fo=4, routed)           0.645     5.653    gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/sync_data_valid/rx_fsm_reset_done_int_reg_0
    SLICE_X136Y252       LUT4 (Prop_lut4_I2_O)        0.051     5.704 f  gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/sync_data_valid/FSM_sequential_rx_state[3]_i_7/O
                         net (fo=2, routed)           0.449     6.153    gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/sync_data_valid/FSM_sequential_rx_state[3]_i_7_n_0
    SLICE_X137Y253       LUT4 (Prop_lut4_I0_O)        0.144     6.297 r  gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/sync_data_valid/FSM_sequential_rx_state[3]_i_3/O
                         net (fo=1, routed)           0.234     6.531    gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/sync_data_valid/FSM_sequential_rx_state[3]_i_3_n_0
    SLICE_X137Y253       LUT6 (Prop_lut6_I0_O)        0.136     6.667 r  gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/sync_data_valid/FSM_sequential_rx_state[3]_i_1/O
                         net (fo=4, routed)           0.306     6.973    gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/sync_data_valid_n_3
    SLICE_X137Y252       FDRE                                         r  gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/FSM_sequential_rx_state_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock drpclk_in_i rise edge)
                                                      6.250     6.250 r  
    AD12                                              0.000     6.250 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000     6.250    DRP_CLK_IN_P
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     7.053 r  IBUFDS_DRP_CLK/O
                         net (fo=1, routed)           2.173     9.226    DRPCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     9.309 r  DRP_CLK_BUFG/O
                         net (fo=252, routed)         1.281    10.590    gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/gt0_cplllockdetclk_in
    SLICE_X137Y252       FDRE                                         r  gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/FSM_sequential_rx_state_reg[0]/C
                         clock pessimism              0.361    10.952    
                         clock uncertainty           -0.035    10.916    
    SLICE_X137Y252       FDRE (Setup_fdre_C_CE)      -0.201    10.715    gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/FSM_sequential_rx_state_reg[0]
  -------------------------------------------------------------------
                         required time                         10.715    
                         arrival time                          -6.973    
  -------------------------------------------------------------------
                         slack                                  3.742    

Slack (MET) :             3.742ns  (required time - arrival time)
  Source:                 gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/time_out_100us_reg/C
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/FSM_sequential_rx_state_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             drpclk_in_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (drpclk_in_i rise@6.250ns - drpclk_in_i rise@0.000ns)
  Data Path Delay:        2.224ns  (logic 0.590ns (26.526%)  route 1.634ns (73.474%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.340ns = ( 10.590 - 6.250 ) 
    Source Clock Delay      (SCD):    4.749ns
    Clock Pessimism Removal (CPR):    0.361ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock drpclk_in_i rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000     0.000    DRP_CLK_IN_P
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFDS_DRP_CLK/O
                         net (fo=1, routed)           2.299     3.205    DRPCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.298 r  DRP_CLK_BUFG/O
                         net (fo=252, routed)         1.451     4.749    gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/gt0_cplllockdetclk_in
    SLICE_X134Y251       FDRE                                         r  gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/time_out_100us_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X134Y251       FDRE (Prop_fdre_C_Q)         0.259     5.008 r  gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/time_out_100us_reg/Q
                         net (fo=4, routed)           0.645     5.653    gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/sync_data_valid/rx_fsm_reset_done_int_reg_0
    SLICE_X136Y252       LUT4 (Prop_lut4_I2_O)        0.051     5.704 f  gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/sync_data_valid/FSM_sequential_rx_state[3]_i_7/O
                         net (fo=2, routed)           0.449     6.153    gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/sync_data_valid/FSM_sequential_rx_state[3]_i_7_n_0
    SLICE_X137Y253       LUT4 (Prop_lut4_I0_O)        0.144     6.297 r  gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/sync_data_valid/FSM_sequential_rx_state[3]_i_3/O
                         net (fo=1, routed)           0.234     6.531    gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/sync_data_valid/FSM_sequential_rx_state[3]_i_3_n_0
    SLICE_X137Y253       LUT6 (Prop_lut6_I0_O)        0.136     6.667 r  gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/sync_data_valid/FSM_sequential_rx_state[3]_i_1/O
                         net (fo=4, routed)           0.306     6.973    gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/sync_data_valid_n_3
    SLICE_X137Y252       FDRE                                         r  gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/FSM_sequential_rx_state_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock drpclk_in_i rise edge)
                                                      6.250     6.250 r  
    AD12                                              0.000     6.250 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000     6.250    DRP_CLK_IN_P
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     7.053 r  IBUFDS_DRP_CLK/O
                         net (fo=1, routed)           2.173     9.226    DRPCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     9.309 r  DRP_CLK_BUFG/O
                         net (fo=252, routed)         1.281    10.590    gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/gt0_cplllockdetclk_in
    SLICE_X137Y252       FDRE                                         r  gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/FSM_sequential_rx_state_reg[1]/C
                         clock pessimism              0.361    10.952    
                         clock uncertainty           -0.035    10.916    
    SLICE_X137Y252       FDRE (Setup_fdre_C_CE)      -0.201    10.715    gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/FSM_sequential_rx_state_reg[1]
  -------------------------------------------------------------------
                         required time                         10.715    
                         arrival time                          -6.973    
  -------------------------------------------------------------------
                         slack                                  3.742    

Slack (MET) :             3.846ns  (required time - arrival time)
  Source:                 gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/adapt_count_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/adapt_count_reg[16]/CE
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             drpclk_in_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (drpclk_in_i rise@6.250ns - drpclk_in_i rise@0.000ns)
  Data Path Delay:        2.142ns  (logic 0.352ns (16.432%)  route 1.790ns (83.568%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.340ns = ( 10.590 - 6.250 ) 
    Source Clock Delay      (SCD):    4.749ns
    Clock Pessimism Removal (CPR):    0.383ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock drpclk_in_i rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000     0.000    DRP_CLK_IN_P
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFDS_DRP_CLK/O
                         net (fo=1, routed)           2.299     3.205    DRPCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.298 r  DRP_CLK_BUFG/O
                         net (fo=252, routed)         1.451     4.749    gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/gt0_cplllockdetclk_in
    SLICE_X140Y255       FDRE                                         r  gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/adapt_count_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X140Y255       FDRE (Prop_fdre_C_Q)         0.223     4.972 r  gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/adapt_count_reg[21]/Q
                         net (fo=2, routed)           0.471     5.442    gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/adapt_count_reg[21]
    SLICE_X139Y256       LUT4 (Prop_lut4_I3_O)        0.043     5.485 r  gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/time_out_adapt_i_6/O
                         net (fo=1, routed)           0.355     5.840    gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/time_out_adapt_i_6_n_0
    SLICE_X139Y256       LUT5 (Prop_lut5_I4_O)        0.043     5.883 r  gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/time_out_adapt_i_2/O
                         net (fo=2, routed)           0.547     6.430    gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/time_out_adapt_i_2_n_0
    SLICE_X141Y254       LUT4 (Prop_lut4_I3_O)        0.043     6.473 r  gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/adapt_count[0]_i_1/O
                         net (fo=32, routed)          0.418     6.891    gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/adapt_count
    SLICE_X140Y254       FDRE                                         r  gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/adapt_count_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock drpclk_in_i rise edge)
                                                      6.250     6.250 r  
    AD12                                              0.000     6.250 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000     6.250    DRP_CLK_IN_P
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     7.053 r  IBUFDS_DRP_CLK/O
                         net (fo=1, routed)           2.173     9.226    DRPCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     9.309 r  DRP_CLK_BUFG/O
                         net (fo=252, routed)         1.281    10.590    gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/gt0_cplllockdetclk_in
    SLICE_X140Y254       FDRE                                         r  gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/adapt_count_reg[16]/C
                         clock pessimism              0.383    10.974    
                         clock uncertainty           -0.035    10.938    
    SLICE_X140Y254       FDRE (Setup_fdre_C_CE)      -0.201    10.737    gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/adapt_count_reg[16]
  -------------------------------------------------------------------
                         required time                         10.737    
                         arrival time                          -6.891    
  -------------------------------------------------------------------
                         slack                                  3.846    

Slack (MET) :             3.846ns  (required time - arrival time)
  Source:                 gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/adapt_count_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/adapt_count_reg[17]/CE
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             drpclk_in_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (drpclk_in_i rise@6.250ns - drpclk_in_i rise@0.000ns)
  Data Path Delay:        2.142ns  (logic 0.352ns (16.432%)  route 1.790ns (83.568%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.340ns = ( 10.590 - 6.250 ) 
    Source Clock Delay      (SCD):    4.749ns
    Clock Pessimism Removal (CPR):    0.383ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock drpclk_in_i rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000     0.000    DRP_CLK_IN_P
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFDS_DRP_CLK/O
                         net (fo=1, routed)           2.299     3.205    DRPCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.298 r  DRP_CLK_BUFG/O
                         net (fo=252, routed)         1.451     4.749    gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/gt0_cplllockdetclk_in
    SLICE_X140Y255       FDRE                                         r  gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/adapt_count_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X140Y255       FDRE (Prop_fdre_C_Q)         0.223     4.972 r  gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/adapt_count_reg[21]/Q
                         net (fo=2, routed)           0.471     5.442    gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/adapt_count_reg[21]
    SLICE_X139Y256       LUT4 (Prop_lut4_I3_O)        0.043     5.485 r  gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/time_out_adapt_i_6/O
                         net (fo=1, routed)           0.355     5.840    gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/time_out_adapt_i_6_n_0
    SLICE_X139Y256       LUT5 (Prop_lut5_I4_O)        0.043     5.883 r  gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/time_out_adapt_i_2/O
                         net (fo=2, routed)           0.547     6.430    gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/time_out_adapt_i_2_n_0
    SLICE_X141Y254       LUT4 (Prop_lut4_I3_O)        0.043     6.473 r  gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/adapt_count[0]_i_1/O
                         net (fo=32, routed)          0.418     6.891    gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/adapt_count
    SLICE_X140Y254       FDRE                                         r  gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/adapt_count_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock drpclk_in_i rise edge)
                                                      6.250     6.250 r  
    AD12                                              0.000     6.250 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000     6.250    DRP_CLK_IN_P
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     7.053 r  IBUFDS_DRP_CLK/O
                         net (fo=1, routed)           2.173     9.226    DRPCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     9.309 r  DRP_CLK_BUFG/O
                         net (fo=252, routed)         1.281    10.590    gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/gt0_cplllockdetclk_in
    SLICE_X140Y254       FDRE                                         r  gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/adapt_count_reg[17]/C
                         clock pessimism              0.383    10.974    
                         clock uncertainty           -0.035    10.938    
    SLICE_X140Y254       FDRE (Setup_fdre_C_CE)      -0.201    10.737    gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/adapt_count_reg[17]
  -------------------------------------------------------------------
                         required time                         10.737    
                         arrival time                          -6.891    
  -------------------------------------------------------------------
                         slack                                  3.846    

Slack (MET) :             3.846ns  (required time - arrival time)
  Source:                 gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/adapt_count_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/adapt_count_reg[18]/CE
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             drpclk_in_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (drpclk_in_i rise@6.250ns - drpclk_in_i rise@0.000ns)
  Data Path Delay:        2.142ns  (logic 0.352ns (16.432%)  route 1.790ns (83.568%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.340ns = ( 10.590 - 6.250 ) 
    Source Clock Delay      (SCD):    4.749ns
    Clock Pessimism Removal (CPR):    0.383ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock drpclk_in_i rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000     0.000    DRP_CLK_IN_P
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFDS_DRP_CLK/O
                         net (fo=1, routed)           2.299     3.205    DRPCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.298 r  DRP_CLK_BUFG/O
                         net (fo=252, routed)         1.451     4.749    gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/gt0_cplllockdetclk_in
    SLICE_X140Y255       FDRE                                         r  gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/adapt_count_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X140Y255       FDRE (Prop_fdre_C_Q)         0.223     4.972 r  gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/adapt_count_reg[21]/Q
                         net (fo=2, routed)           0.471     5.442    gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/adapt_count_reg[21]
    SLICE_X139Y256       LUT4 (Prop_lut4_I3_O)        0.043     5.485 r  gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/time_out_adapt_i_6/O
                         net (fo=1, routed)           0.355     5.840    gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/time_out_adapt_i_6_n_0
    SLICE_X139Y256       LUT5 (Prop_lut5_I4_O)        0.043     5.883 r  gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/time_out_adapt_i_2/O
                         net (fo=2, routed)           0.547     6.430    gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/time_out_adapt_i_2_n_0
    SLICE_X141Y254       LUT4 (Prop_lut4_I3_O)        0.043     6.473 r  gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/adapt_count[0]_i_1/O
                         net (fo=32, routed)          0.418     6.891    gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/adapt_count
    SLICE_X140Y254       FDRE                                         r  gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/adapt_count_reg[18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock drpclk_in_i rise edge)
                                                      6.250     6.250 r  
    AD12                                              0.000     6.250 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000     6.250    DRP_CLK_IN_P
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     7.053 r  IBUFDS_DRP_CLK/O
                         net (fo=1, routed)           2.173     9.226    DRPCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     9.309 r  DRP_CLK_BUFG/O
                         net (fo=252, routed)         1.281    10.590    gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/gt0_cplllockdetclk_in
    SLICE_X140Y254       FDRE                                         r  gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/adapt_count_reg[18]/C
                         clock pessimism              0.383    10.974    
                         clock uncertainty           -0.035    10.938    
    SLICE_X140Y254       FDRE (Setup_fdre_C_CE)      -0.201    10.737    gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/adapt_count_reg[18]
  -------------------------------------------------------------------
                         required time                         10.737    
                         arrival time                          -6.891    
  -------------------------------------------------------------------
                         slack                                  3.846    

Slack (MET) :             3.846ns  (required time - arrival time)
  Source:                 gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/adapt_count_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/adapt_count_reg[19]/CE
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             drpclk_in_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (drpclk_in_i rise@6.250ns - drpclk_in_i rise@0.000ns)
  Data Path Delay:        2.142ns  (logic 0.352ns (16.432%)  route 1.790ns (83.568%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.340ns = ( 10.590 - 6.250 ) 
    Source Clock Delay      (SCD):    4.749ns
    Clock Pessimism Removal (CPR):    0.383ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock drpclk_in_i rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000     0.000    DRP_CLK_IN_P
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFDS_DRP_CLK/O
                         net (fo=1, routed)           2.299     3.205    DRPCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.298 r  DRP_CLK_BUFG/O
                         net (fo=252, routed)         1.451     4.749    gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/gt0_cplllockdetclk_in
    SLICE_X140Y255       FDRE                                         r  gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/adapt_count_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X140Y255       FDRE (Prop_fdre_C_Q)         0.223     4.972 r  gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/adapt_count_reg[21]/Q
                         net (fo=2, routed)           0.471     5.442    gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/adapt_count_reg[21]
    SLICE_X139Y256       LUT4 (Prop_lut4_I3_O)        0.043     5.485 r  gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/time_out_adapt_i_6/O
                         net (fo=1, routed)           0.355     5.840    gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/time_out_adapt_i_6_n_0
    SLICE_X139Y256       LUT5 (Prop_lut5_I4_O)        0.043     5.883 r  gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/time_out_adapt_i_2/O
                         net (fo=2, routed)           0.547     6.430    gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/time_out_adapt_i_2_n_0
    SLICE_X141Y254       LUT4 (Prop_lut4_I3_O)        0.043     6.473 r  gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/adapt_count[0]_i_1/O
                         net (fo=32, routed)          0.418     6.891    gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/adapt_count
    SLICE_X140Y254       FDRE                                         r  gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/adapt_count_reg[19]/CE
  -------------------------------------------------------------------    -------------------

                         (clock drpclk_in_i rise edge)
                                                      6.250     6.250 r  
    AD12                                              0.000     6.250 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000     6.250    DRP_CLK_IN_P
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     7.053 r  IBUFDS_DRP_CLK/O
                         net (fo=1, routed)           2.173     9.226    DRPCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     9.309 r  DRP_CLK_BUFG/O
                         net (fo=252, routed)         1.281    10.590    gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/gt0_cplllockdetclk_in
    SLICE_X140Y254       FDRE                                         r  gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/adapt_count_reg[19]/C
                         clock pessimism              0.383    10.974    
                         clock uncertainty           -0.035    10.938    
    SLICE_X140Y254       FDRE (Setup_fdre_C_CE)      -0.201    10.737    gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/adapt_count_reg[19]
  -------------------------------------------------------------------
                         required time                         10.737    
                         arrival time                          -6.891    
  -------------------------------------------------------------------
                         slack                                  3.846    

Slack (MET) :             3.847ns  (required time - arrival time)
  Source:                 gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/adapt_count_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/adapt_count_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             drpclk_in_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (drpclk_in_i rise@6.250ns - drpclk_in_i rise@0.000ns)
  Data Path Delay:        2.142ns  (logic 0.352ns (16.435%)  route 1.790ns (83.565%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.340ns = ( 10.590 - 6.250 ) 
    Source Clock Delay      (SCD):    4.749ns
    Clock Pessimism Removal (CPR):    0.383ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock drpclk_in_i rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000     0.000    DRP_CLK_IN_P
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFDS_DRP_CLK/O
                         net (fo=1, routed)           2.299     3.205    DRPCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.298 r  DRP_CLK_BUFG/O
                         net (fo=252, routed)         1.451     4.749    gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/gt0_cplllockdetclk_in
    SLICE_X140Y255       FDRE                                         r  gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/adapt_count_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X140Y255       FDRE (Prop_fdre_C_Q)         0.223     4.972 r  gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/adapt_count_reg[21]/Q
                         net (fo=2, routed)           0.471     5.442    gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/adapt_count_reg[21]
    SLICE_X139Y256       LUT4 (Prop_lut4_I3_O)        0.043     5.485 r  gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/time_out_adapt_i_6/O
                         net (fo=1, routed)           0.355     5.840    gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/time_out_adapt_i_6_n_0
    SLICE_X139Y256       LUT5 (Prop_lut5_I4_O)        0.043     5.883 r  gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/time_out_adapt_i_2/O
                         net (fo=2, routed)           0.547     6.430    gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/time_out_adapt_i_2_n_0
    SLICE_X141Y254       LUT4 (Prop_lut4_I3_O)        0.043     6.473 r  gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/adapt_count[0]_i_1/O
                         net (fo=32, routed)          0.418     6.890    gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/adapt_count
    SLICE_X140Y250       FDRE                                         r  gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/adapt_count_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock drpclk_in_i rise edge)
                                                      6.250     6.250 r  
    AD12                                              0.000     6.250 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000     6.250    DRP_CLK_IN_P
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     7.053 r  IBUFDS_DRP_CLK/O
                         net (fo=1, routed)           2.173     9.226    DRPCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     9.309 r  DRP_CLK_BUFG/O
                         net (fo=252, routed)         1.281    10.590    gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/gt0_cplllockdetclk_in
    SLICE_X140Y250       FDRE                                         r  gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/adapt_count_reg[0]/C
                         clock pessimism              0.383    10.974    
                         clock uncertainty           -0.035    10.938    
    SLICE_X140Y250       FDRE (Setup_fdre_C_CE)      -0.201    10.737    gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/adapt_count_reg[0]
  -------------------------------------------------------------------
                         required time                         10.737    
                         arrival time                          -6.890    
  -------------------------------------------------------------------
                         slack                                  3.847    

Slack (MET) :             3.847ns  (required time - arrival time)
  Source:                 gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/adapt_count_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/adapt_count_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             drpclk_in_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (drpclk_in_i rise@6.250ns - drpclk_in_i rise@0.000ns)
  Data Path Delay:        2.142ns  (logic 0.352ns (16.435%)  route 1.790ns (83.565%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.340ns = ( 10.590 - 6.250 ) 
    Source Clock Delay      (SCD):    4.749ns
    Clock Pessimism Removal (CPR):    0.383ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock drpclk_in_i rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000     0.000    DRP_CLK_IN_P
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFDS_DRP_CLK/O
                         net (fo=1, routed)           2.299     3.205    DRPCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.298 r  DRP_CLK_BUFG/O
                         net (fo=252, routed)         1.451     4.749    gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/gt0_cplllockdetclk_in
    SLICE_X140Y255       FDRE                                         r  gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/adapt_count_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X140Y255       FDRE (Prop_fdre_C_Q)         0.223     4.972 r  gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/adapt_count_reg[21]/Q
                         net (fo=2, routed)           0.471     5.442    gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/adapt_count_reg[21]
    SLICE_X139Y256       LUT4 (Prop_lut4_I3_O)        0.043     5.485 r  gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/time_out_adapt_i_6/O
                         net (fo=1, routed)           0.355     5.840    gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/time_out_adapt_i_6_n_0
    SLICE_X139Y256       LUT5 (Prop_lut5_I4_O)        0.043     5.883 r  gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/time_out_adapt_i_2/O
                         net (fo=2, routed)           0.547     6.430    gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/time_out_adapt_i_2_n_0
    SLICE_X141Y254       LUT4 (Prop_lut4_I3_O)        0.043     6.473 r  gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/adapt_count[0]_i_1/O
                         net (fo=32, routed)          0.418     6.890    gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/adapt_count
    SLICE_X140Y250       FDRE                                         r  gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/adapt_count_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock drpclk_in_i rise edge)
                                                      6.250     6.250 r  
    AD12                                              0.000     6.250 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000     6.250    DRP_CLK_IN_P
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     7.053 r  IBUFDS_DRP_CLK/O
                         net (fo=1, routed)           2.173     9.226    DRPCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     9.309 r  DRP_CLK_BUFG/O
                         net (fo=252, routed)         1.281    10.590    gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/gt0_cplllockdetclk_in
    SLICE_X140Y250       FDRE                                         r  gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/adapt_count_reg[1]/C
                         clock pessimism              0.383    10.974    
                         clock uncertainty           -0.035    10.938    
    SLICE_X140Y250       FDRE (Setup_fdre_C_CE)      -0.201    10.737    gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/adapt_count_reg[1]
  -------------------------------------------------------------------
                         required time                         10.737    
                         arrival time                          -6.890    
  -------------------------------------------------------------------
                         slack                                  3.847    

Slack (MET) :             3.847ns  (required time - arrival time)
  Source:                 gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/adapt_count_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/adapt_count_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             drpclk_in_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (drpclk_in_i rise@6.250ns - drpclk_in_i rise@0.000ns)
  Data Path Delay:        2.142ns  (logic 0.352ns (16.435%)  route 1.790ns (83.565%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.340ns = ( 10.590 - 6.250 ) 
    Source Clock Delay      (SCD):    4.749ns
    Clock Pessimism Removal (CPR):    0.383ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock drpclk_in_i rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000     0.000    DRP_CLK_IN_P
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFDS_DRP_CLK/O
                         net (fo=1, routed)           2.299     3.205    DRPCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.298 r  DRP_CLK_BUFG/O
                         net (fo=252, routed)         1.451     4.749    gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/gt0_cplllockdetclk_in
    SLICE_X140Y255       FDRE                                         r  gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/adapt_count_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X140Y255       FDRE (Prop_fdre_C_Q)         0.223     4.972 r  gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/adapt_count_reg[21]/Q
                         net (fo=2, routed)           0.471     5.442    gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/adapt_count_reg[21]
    SLICE_X139Y256       LUT4 (Prop_lut4_I3_O)        0.043     5.485 r  gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/time_out_adapt_i_6/O
                         net (fo=1, routed)           0.355     5.840    gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/time_out_adapt_i_6_n_0
    SLICE_X139Y256       LUT5 (Prop_lut5_I4_O)        0.043     5.883 r  gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/time_out_adapt_i_2/O
                         net (fo=2, routed)           0.547     6.430    gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/time_out_adapt_i_2_n_0
    SLICE_X141Y254       LUT4 (Prop_lut4_I3_O)        0.043     6.473 r  gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/adapt_count[0]_i_1/O
                         net (fo=32, routed)          0.418     6.890    gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/adapt_count
    SLICE_X140Y250       FDRE                                         r  gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/adapt_count_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock drpclk_in_i rise edge)
                                                      6.250     6.250 r  
    AD12                                              0.000     6.250 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000     6.250    DRP_CLK_IN_P
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     7.053 r  IBUFDS_DRP_CLK/O
                         net (fo=1, routed)           2.173     9.226    DRPCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     9.309 r  DRP_CLK_BUFG/O
                         net (fo=252, routed)         1.281    10.590    gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/gt0_cplllockdetclk_in
    SLICE_X140Y250       FDRE                                         r  gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/adapt_count_reg[2]/C
                         clock pessimism              0.383    10.974    
                         clock uncertainty           -0.035    10.938    
    SLICE_X140Y250       FDRE (Setup_fdre_C_CE)      -0.201    10.737    gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/adapt_count_reg[2]
  -------------------------------------------------------------------
                         required time                         10.737    
                         arrival time                          -6.890    
  -------------------------------------------------------------------
                         slack                                  3.847    

Slack (MET) :             3.847ns  (required time - arrival time)
  Source:                 gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/adapt_count_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/adapt_count_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             drpclk_in_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (drpclk_in_i rise@6.250ns - drpclk_in_i rise@0.000ns)
  Data Path Delay:        2.142ns  (logic 0.352ns (16.435%)  route 1.790ns (83.565%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.340ns = ( 10.590 - 6.250 ) 
    Source Clock Delay      (SCD):    4.749ns
    Clock Pessimism Removal (CPR):    0.383ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock drpclk_in_i rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000     0.000    DRP_CLK_IN_P
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFDS_DRP_CLK/O
                         net (fo=1, routed)           2.299     3.205    DRPCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.298 r  DRP_CLK_BUFG/O
                         net (fo=252, routed)         1.451     4.749    gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/gt0_cplllockdetclk_in
    SLICE_X140Y255       FDRE                                         r  gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/adapt_count_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X140Y255       FDRE (Prop_fdre_C_Q)         0.223     4.972 r  gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/adapt_count_reg[21]/Q
                         net (fo=2, routed)           0.471     5.442    gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/adapt_count_reg[21]
    SLICE_X139Y256       LUT4 (Prop_lut4_I3_O)        0.043     5.485 r  gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/time_out_adapt_i_6/O
                         net (fo=1, routed)           0.355     5.840    gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/time_out_adapt_i_6_n_0
    SLICE_X139Y256       LUT5 (Prop_lut5_I4_O)        0.043     5.883 r  gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/time_out_adapt_i_2/O
                         net (fo=2, routed)           0.547     6.430    gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/time_out_adapt_i_2_n_0
    SLICE_X141Y254       LUT4 (Prop_lut4_I3_O)        0.043     6.473 r  gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/adapt_count[0]_i_1/O
                         net (fo=32, routed)          0.418     6.890    gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/adapt_count
    SLICE_X140Y250       FDRE                                         r  gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/adapt_count_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock drpclk_in_i rise edge)
                                                      6.250     6.250 r  
    AD12                                              0.000     6.250 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000     6.250    DRP_CLK_IN_P
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     7.053 r  IBUFDS_DRP_CLK/O
                         net (fo=1, routed)           2.173     9.226    DRPCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     9.309 r  DRP_CLK_BUFG/O
                         net (fo=252, routed)         1.281    10.590    gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/gt0_cplllockdetclk_in
    SLICE_X140Y250       FDRE                                         r  gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/adapt_count_reg[3]/C
                         clock pessimism              0.383    10.974    
                         clock uncertainty           -0.035    10.938    
    SLICE_X140Y250       FDRE (Setup_fdre_C_CE)      -0.201    10.737    gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/adapt_count_reg[3]
  -------------------------------------------------------------------
                         required time                         10.737    
                         arrival time                          -6.890    
  -------------------------------------------------------------------
                         slack                                  3.847    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/sync_RXRESETDONE/data_sync_reg1/C
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/sync_RXRESETDONE/data_sync_reg2/D
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             drpclk_in_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (drpclk_in_i rise@0.000ns - drpclk_in_i rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.536ns
    Source Clock Delay      (SCD):    2.153ns
    Clock Pessimism Removal (CPR):    0.382ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock drpclk_in_i rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000     0.000    DRP_CLK_IN_P
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFDS_DRP_CLK/O
                         net (fo=1, routed)           1.083     1.471    DRPCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.497 r  DRP_CLK_BUFG/O
                         net (fo=252, routed)         0.656     2.153    gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/sync_RXRESETDONE/gt0_cplllockdetclk_in
    SLICE_X137Y257       FDRE                                         r  gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/sync_RXRESETDONE/data_sync_reg1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X137Y257       FDRE (Prop_fdre_C_Q)         0.100     2.253 r  gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/sync_RXRESETDONE/data_sync_reg1/Q
                         net (fo=1, routed)           0.055     2.308    gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/sync_RXRESETDONE/data_sync1
    SLICE_X137Y257       FDRE                                         r  gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/sync_RXRESETDONE/data_sync_reg2/D
  -------------------------------------------------------------------    -------------------

                         (clock drpclk_in_i rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000     0.000    DRP_CLK_IN_P
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFDS_DRP_CLK/O
                         net (fo=1, routed)           1.154     1.624    DRPCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.654 r  DRP_CLK_BUFG/O
                         net (fo=252, routed)         0.882     2.536    gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/sync_RXRESETDONE/gt0_cplllockdetclk_in
    SLICE_X137Y257       FDRE                                         r  gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/sync_RXRESETDONE/data_sync_reg2/C
                         clock pessimism             -0.382     2.153    
    SLICE_X137Y257       FDRE (Hold_fdre_C_D)         0.047     2.200    gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/sync_RXRESETDONE/data_sync_reg2
  -------------------------------------------------------------------
                         required time                         -2.200    
                         arrival time                           2.308    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/sync_data_valid/data_sync_reg1/C
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/sync_data_valid/data_sync_reg2/D
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             drpclk_in_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (drpclk_in_i rise@0.000ns - drpclk_in_i rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.538ns
    Source Clock Delay      (SCD):    2.155ns
    Clock Pessimism Removal (CPR):    0.382ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock drpclk_in_i rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000     0.000    DRP_CLK_IN_P
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFDS_DRP_CLK/O
                         net (fo=1, routed)           1.083     1.471    DRPCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.497 r  DRP_CLK_BUFG/O
                         net (fo=252, routed)         0.658     2.155    gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/sync_data_valid/gt0_cplllockdetclk_in
    SLICE_X137Y251       FDRE                                         r  gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/sync_data_valid/data_sync_reg1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X137Y251       FDRE (Prop_fdre_C_Q)         0.100     2.255 r  gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/sync_data_valid/data_sync_reg1/Q
                         net (fo=1, routed)           0.055     2.310    gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/sync_data_valid/data_sync1
    SLICE_X137Y251       FDRE                                         r  gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/sync_data_valid/data_sync_reg2/D
  -------------------------------------------------------------------    -------------------

                         (clock drpclk_in_i rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000     0.000    DRP_CLK_IN_P
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFDS_DRP_CLK/O
                         net (fo=1, routed)           1.154     1.624    DRPCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.654 r  DRP_CLK_BUFG/O
                         net (fo=252, routed)         0.884     2.538    gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/sync_data_valid/gt0_cplllockdetclk_in
    SLICE_X137Y251       FDRE                                         r  gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/sync_data_valid/data_sync_reg2/C
                         clock pessimism             -0.382     2.155    
    SLICE_X137Y251       FDRE (Hold_fdre_C_D)         0.047     2.202    gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/sync_data_valid/data_sync_reg2
  -------------------------------------------------------------------
                         required time                         -2.202    
                         arrival time                           2.310    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/sync_time_out_wait_bypass/data_sync_reg1/C
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/sync_time_out_wait_bypass/data_sync_reg2/D
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             drpclk_in_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (drpclk_in_i rise@0.000ns - drpclk_in_i rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.537ns
    Source Clock Delay      (SCD):    2.155ns
    Clock Pessimism Removal (CPR):    0.381ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock drpclk_in_i rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000     0.000    DRP_CLK_IN_P
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFDS_DRP_CLK/O
                         net (fo=1, routed)           1.083     1.471    DRPCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.497 r  DRP_CLK_BUFG/O
                         net (fo=252, routed)         0.658     2.155    gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/sync_time_out_wait_bypass/gt0_cplllockdetclk_in
    SLICE_X135Y252       FDRE                                         r  gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/sync_time_out_wait_bypass/data_sync_reg1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X135Y252       FDRE (Prop_fdre_C_Q)         0.100     2.255 r  gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/sync_time_out_wait_bypass/data_sync_reg1/Q
                         net (fo=1, routed)           0.055     2.310    gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/sync_time_out_wait_bypass/data_sync1
    SLICE_X135Y252       FDRE                                         r  gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/sync_time_out_wait_bypass/data_sync_reg2/D
  -------------------------------------------------------------------    -------------------

                         (clock drpclk_in_i rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000     0.000    DRP_CLK_IN_P
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFDS_DRP_CLK/O
                         net (fo=1, routed)           1.154     1.624    DRPCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.654 r  DRP_CLK_BUFG/O
                         net (fo=252, routed)         0.883     2.537    gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/sync_time_out_wait_bypass/gt0_cplllockdetclk_in
    SLICE_X135Y252       FDRE                                         r  gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/sync_time_out_wait_bypass/data_sync_reg2/C
                         clock pessimism             -0.381     2.155    
    SLICE_X135Y252       FDRE (Hold_fdre_C_D)         0.047     2.202    gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/sync_time_out_wait_bypass/data_sync_reg2
  -------------------------------------------------------------------
                         required time                         -2.202    
                         arrival time                           2.310    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_txresetfsm_i/sync_TXRESETDONE/data_sync_reg1/C
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_txresetfsm_i/sync_TXRESETDONE/data_sync_reg2/D
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             drpclk_in_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (drpclk_in_i rise@0.000ns - drpclk_in_i rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.537ns
    Source Clock Delay      (SCD):    2.154ns
    Clock Pessimism Removal (CPR):    0.382ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock drpclk_in_i rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000     0.000    DRP_CLK_IN_P
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFDS_DRP_CLK/O
                         net (fo=1, routed)           1.083     1.471    DRPCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.497 r  DRP_CLK_BUFG/O
                         net (fo=252, routed)         0.657     2.154    gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_txresetfsm_i/sync_TXRESETDONE/gt0_cplllockdetclk_in
    SLICE_X145Y255       FDRE                                         r  gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_txresetfsm_i/sync_TXRESETDONE/data_sync_reg1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X145Y255       FDRE (Prop_fdre_C_Q)         0.100     2.254 r  gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_txresetfsm_i/sync_TXRESETDONE/data_sync_reg1/Q
                         net (fo=1, routed)           0.055     2.309    gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_txresetfsm_i/sync_TXRESETDONE/data_sync1
    SLICE_X145Y255       FDRE                                         r  gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_txresetfsm_i/sync_TXRESETDONE/data_sync_reg2/D
  -------------------------------------------------------------------    -------------------

                         (clock drpclk_in_i rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000     0.000    DRP_CLK_IN_P
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFDS_DRP_CLK/O
                         net (fo=1, routed)           1.154     1.624    DRPCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.654 r  DRP_CLK_BUFG/O
                         net (fo=252, routed)         0.883     2.537    gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_txresetfsm_i/sync_TXRESETDONE/gt0_cplllockdetclk_in
    SLICE_X145Y255       FDRE                                         r  gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_txresetfsm_i/sync_TXRESETDONE/data_sync_reg2/C
                         clock pessimism             -0.382     2.154    
    SLICE_X145Y255       FDRE (Hold_fdre_C_D)         0.047     2.201    gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_txresetfsm_i/sync_TXRESETDONE/data_sync_reg2
  -------------------------------------------------------------------
                         required time                         -2.201    
                         arrival time                           2.309    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_txresetfsm_i/sync_cplllock/data_sync_reg1/C
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_txresetfsm_i/sync_cplllock/data_sync_reg2/D
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             drpclk_in_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (drpclk_in_i rise@0.000ns - drpclk_in_i rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.537ns
    Source Clock Delay      (SCD):    2.154ns
    Clock Pessimism Removal (CPR):    0.382ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock drpclk_in_i rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000     0.000    DRP_CLK_IN_P
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFDS_DRP_CLK/O
                         net (fo=1, routed)           1.083     1.471    DRPCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.497 r  DRP_CLK_BUFG/O
                         net (fo=252, routed)         0.657     2.154    gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_txresetfsm_i/sync_cplllock/gt0_cplllockdetclk_in
    SLICE_X139Y255       FDRE                                         r  gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_txresetfsm_i/sync_cplllock/data_sync_reg1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X139Y255       FDRE (Prop_fdre_C_Q)         0.100     2.254 r  gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_txresetfsm_i/sync_cplllock/data_sync_reg1/Q
                         net (fo=1, routed)           0.055     2.309    gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_txresetfsm_i/sync_cplllock/data_sync1
    SLICE_X139Y255       FDRE                                         r  gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_txresetfsm_i/sync_cplllock/data_sync_reg2/D
  -------------------------------------------------------------------    -------------------

                         (clock drpclk_in_i rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000     0.000    DRP_CLK_IN_P
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFDS_DRP_CLK/O
                         net (fo=1, routed)           1.154     1.624    DRPCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.654 r  DRP_CLK_BUFG/O
                         net (fo=252, routed)         0.883     2.537    gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_txresetfsm_i/sync_cplllock/gt0_cplllockdetclk_in
    SLICE_X139Y255       FDRE                                         r  gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_txresetfsm_i/sync_cplllock/data_sync_reg2/C
                         clock pessimism             -0.382     2.154    
    SLICE_X139Y255       FDRE (Hold_fdre_C_D)         0.047     2.201    gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_txresetfsm_i/sync_cplllock/data_sync_reg2
  -------------------------------------------------------------------
                         required time                         -2.201    
                         arrival time                           2.309    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/check_tlock_max_reg/C
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/time_tlock_max_reg/D
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             drpclk_in_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (drpclk_in_i rise@0.000ns - drpclk_in_i rise@0.000ns)
  Data Path Delay:        0.218ns  (logic 0.128ns (58.699%)  route 0.090ns (41.301%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.536ns
    Source Clock Delay      (SCD):    2.154ns
    Clock Pessimism Removal (CPR):    0.370ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock drpclk_in_i rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000     0.000    DRP_CLK_IN_P
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFDS_DRP_CLK/O
                         net (fo=1, routed)           1.083     1.471    DRPCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.497 r  DRP_CLK_BUFG/O
                         net (fo=252, routed)         0.657     2.154    gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/gt0_cplllockdetclk_in
    SLICE_X135Y253       FDRE                                         r  gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/check_tlock_max_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X135Y253       FDRE (Prop_fdre_C_Q)         0.100     2.254 r  gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/check_tlock_max_reg/Q
                         net (fo=2, routed)           0.090     2.344    gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/check_tlock_max_reg_n_0
    SLICE_X134Y253       LUT6 (Prop_lut6_I4_O)        0.028     2.372 r  gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/time_tlock_max_i_1/O
                         net (fo=1, routed)           0.000     2.372    gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/time_tlock_max_i_1_n_0
    SLICE_X134Y253       FDRE                                         r  gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/time_tlock_max_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock drpclk_in_i rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000     0.000    DRP_CLK_IN_P
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFDS_DRP_CLK/O
                         net (fo=1, routed)           1.154     1.624    DRPCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.654 r  DRP_CLK_BUFG/O
                         net (fo=252, routed)         0.882     2.536    gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/gt0_cplllockdetclk_in
    SLICE_X134Y253       FDRE                                         r  gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/time_tlock_max_reg/C
                         clock pessimism             -0.370     2.165    
    SLICE_X134Y253       FDRE (Hold_fdre_C_D)         0.087     2.252    gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/time_tlock_max_reg
  -------------------------------------------------------------------
                         required time                         -2.252    
                         arrival time                           2.372    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/time_out_counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/time_out_100us_reg/D
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             drpclk_in_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (drpclk_in_i rise@0.000ns - drpclk_in_i rise@0.000ns)
  Data Path Delay:        0.243ns  (logic 0.128ns (52.697%)  route 0.115ns (47.303%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.537ns
    Source Clock Delay      (SCD):    2.154ns
    Clock Pessimism Removal (CPR):    0.349ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock drpclk_in_i rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000     0.000    DRP_CLK_IN_P
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFDS_DRP_CLK/O
                         net (fo=1, routed)           1.083     1.471    DRPCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.497 r  DRP_CLK_BUFG/O
                         net (fo=252, routed)         0.657     2.154    gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/gt0_cplllockdetclk_in
    SLICE_X133Y251       FDRE                                         r  gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/time_out_counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X133Y251       FDRE (Prop_fdre_C_Q)         0.100     2.254 f  gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/time_out_counter_reg[7]/Q
                         net (fo=5, routed)           0.115     2.369    gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/time_out_counter_reg[7]
    SLICE_X134Y251       LUT6 (Prop_lut6_I1_O)        0.028     2.397 r  gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/time_out_100us_i_1/O
                         net (fo=1, routed)           0.000     2.397    gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/time_out_100us_i_1_n_0
    SLICE_X134Y251       FDRE                                         r  gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/time_out_100us_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock drpclk_in_i rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000     0.000    DRP_CLK_IN_P
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFDS_DRP_CLK/O
                         net (fo=1, routed)           1.154     1.624    DRPCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.654 r  DRP_CLK_BUFG/O
                         net (fo=252, routed)         0.883     2.537    gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/gt0_cplllockdetclk_in
    SLICE_X134Y251       FDRE                                         r  gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/time_out_100us_reg/C
                         clock pessimism             -0.349     2.187    
    SLICE_X134Y251       FDRE (Hold_fdre_C_D)         0.087     2.274    gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/time_out_100us_reg
  -------------------------------------------------------------------
                         required time                         -2.274    
                         arrival time                           2.397    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/sync_cplllock/data_sync_reg1/C
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/sync_cplllock/data_sync_reg2/D
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             drpclk_in_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (drpclk_in_i rise@0.000ns - drpclk_in_i rise@0.000ns)
  Data Path Delay:        0.173ns  (logic 0.118ns (68.255%)  route 0.055ns (31.745%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.537ns
    Source Clock Delay      (SCD):    2.154ns
    Clock Pessimism Removal (CPR):    0.382ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock drpclk_in_i rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000     0.000    DRP_CLK_IN_P
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFDS_DRP_CLK/O
                         net (fo=1, routed)           1.083     1.471    DRPCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.497 r  DRP_CLK_BUFG/O
                         net (fo=252, routed)         0.657     2.154    gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/sync_cplllock/gt0_cplllockdetclk_in
    SLICE_X138Y255       FDRE                                         r  gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/sync_cplllock/data_sync_reg1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X138Y255       FDRE (Prop_fdre_C_Q)         0.118     2.272 r  gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/sync_cplllock/data_sync_reg1/Q
                         net (fo=1, routed)           0.055     2.327    gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/sync_cplllock/data_sync1
    SLICE_X138Y255       FDRE                                         r  gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/sync_cplllock/data_sync_reg2/D
  -------------------------------------------------------------------    -------------------

                         (clock drpclk_in_i rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000     0.000    DRP_CLK_IN_P
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFDS_DRP_CLK/O
                         net (fo=1, routed)           1.154     1.624    DRPCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.654 r  DRP_CLK_BUFG/O
                         net (fo=252, routed)         0.883     2.537    gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/sync_cplllock/gt0_cplllockdetclk_in
    SLICE_X138Y255       FDRE                                         r  gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/sync_cplllock/data_sync_reg2/C
                         clock pessimism             -0.382     2.154    
    SLICE_X138Y255       FDRE (Hold_fdre_C_D)         0.042     2.196    gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/sync_cplllock/data_sync_reg2
  -------------------------------------------------------------------
                         required time                         -2.196    
                         arrival time                           2.327    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_txresetfsm_i/sync_mmcm_lock_reclocked/data_sync_reg1/C
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_txresetfsm_i/sync_mmcm_lock_reclocked/data_sync_reg2/D
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             drpclk_in_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (drpclk_in_i rise@0.000ns - drpclk_in_i rise@0.000ns)
  Data Path Delay:        0.173ns  (logic 0.118ns (68.255%)  route 0.055ns (31.745%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.535ns
    Source Clock Delay      (SCD):    2.152ns
    Clock Pessimism Removal (CPR):    0.382ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock drpclk_in_i rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000     0.000    DRP_CLK_IN_P
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFDS_DRP_CLK/O
                         net (fo=1, routed)           1.083     1.471    DRPCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.497 r  DRP_CLK_BUFG/O
                         net (fo=252, routed)         0.655     2.152    gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_txresetfsm_i/sync_mmcm_lock_reclocked/gt0_cplllockdetclk_in
    SLICE_X142Y261       FDRE                                         r  gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_txresetfsm_i/sync_mmcm_lock_reclocked/data_sync_reg1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X142Y261       FDRE (Prop_fdre_C_Q)         0.118     2.270 r  gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_txresetfsm_i/sync_mmcm_lock_reclocked/data_sync_reg1/Q
                         net (fo=1, routed)           0.055     2.325    gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_txresetfsm_i/sync_mmcm_lock_reclocked/data_sync1
    SLICE_X142Y261       FDRE                                         r  gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_txresetfsm_i/sync_mmcm_lock_reclocked/data_sync_reg2/D
  -------------------------------------------------------------------    -------------------

                         (clock drpclk_in_i rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000     0.000    DRP_CLK_IN_P
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFDS_DRP_CLK/O
                         net (fo=1, routed)           1.154     1.624    DRPCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.654 r  DRP_CLK_BUFG/O
                         net (fo=252, routed)         0.881     2.535    gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_txresetfsm_i/sync_mmcm_lock_reclocked/gt0_cplllockdetclk_in
    SLICE_X142Y261       FDRE                                         r  gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_txresetfsm_i/sync_mmcm_lock_reclocked/data_sync_reg2/C
                         clock pessimism             -0.382     2.152    
    SLICE_X142Y261       FDRE (Hold_fdre_C_D)         0.042     2.194    gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_txresetfsm_i/sync_mmcm_lock_reclocked/data_sync_reg2
  -------------------------------------------------------------------
                         required time                         -2.194    
                         arrival time                           2.325    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/sync_mmcm_lock_reclocked/data_sync_reg1/C
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/sync_mmcm_lock_reclocked/data_sync_reg2/D
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             drpclk_in_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (drpclk_in_i rise@0.000ns - drpclk_in_i rise@0.000ns)
  Data Path Delay:        0.173ns  (logic 0.118ns (68.255%)  route 0.055ns (31.745%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.437ns
    Source Clock Delay      (SCD):    2.074ns
    Clock Pessimism Removal (CPR):    0.362ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock drpclk_in_i rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000     0.000    DRP_CLK_IN_P
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFDS_DRP_CLK/O
                         net (fo=1, routed)           1.083     1.471    DRPCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.497 r  DRP_CLK_BUFG/O
                         net (fo=252, routed)         0.577     2.074    gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/sync_mmcm_lock_reclocked/gt0_cplllockdetclk_in
    SLICE_X132Y249       FDRE                                         r  gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/sync_mmcm_lock_reclocked/data_sync_reg1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X132Y249       FDRE (Prop_fdre_C_Q)         0.118     2.192 r  gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/sync_mmcm_lock_reclocked/data_sync_reg1/Q
                         net (fo=1, routed)           0.055     2.247    gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/sync_mmcm_lock_reclocked/data_sync1
    SLICE_X132Y249       FDRE                                         r  gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/sync_mmcm_lock_reclocked/data_sync_reg2/D
  -------------------------------------------------------------------    -------------------

                         (clock drpclk_in_i rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000     0.000    DRP_CLK_IN_P
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFDS_DRP_CLK/O
                         net (fo=1, routed)           1.154     1.624    DRPCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.654 r  DRP_CLK_BUFG/O
                         net (fo=252, routed)         0.783     2.437    gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/sync_mmcm_lock_reclocked/gt0_cplllockdetclk_in
    SLICE_X132Y249       FDRE                                         r  gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/sync_mmcm_lock_reclocked/data_sync_reg2/C
                         clock pessimism             -0.362     2.074    
    SLICE_X132Y249       FDRE (Hold_fdre_C_D)         0.042     2.116    gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/sync_mmcm_lock_reclocked/data_sync_reg2
  -------------------------------------------------------------------
                         required time                         -2.116    
                         arrival time                           2.247    
  -------------------------------------------------------------------
                         slack                                  0.131    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         drpclk_in_i
Waveform(ns):       { 0.000 3.125 }
Period(ns):         6.250
Sources:            { DRP_CLK_IN_P }

Check Type        Corner  Lib Pin                       Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location            Pin
Min Period        n/a     GTXE2_CHANNEL/DRPCLK          n/a            5.714         6.250       0.536      GTXE2_CHANNEL_X0Y8  gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/DRPCLK
Min Period        n/a     GTXE2_CHANNEL/CPLLLOCKDETCLK  n/a            1.538         6.250       4.712      GTXE2_CHANNEL_X0Y8  gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/CPLLLOCKDETCLK
Min Period        n/a     GTXE2_COMMON/QPLLLOCKDETCLK   n/a            1.493         6.250       4.757      GTXE2_COMMON_X0Y2   gtwizard_0_support_i/common0_i/gtxe2_common_i/QPLLLOCKDETCLK
Min Period        n/a     BUFG/I                        n/a            1.408         6.250       4.842      BUFGCTRL_X0Y0       DRP_CLK_BUFG/I
Min Period        n/a     FDRE/C                        n/a            0.750         6.250       5.500      SLICE_X144Y259      gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rx_cdrlock_counter_reg[30]/C
Min Period        n/a     FDRE/C                        n/a            0.750         6.250       5.500      SLICE_X131Y253      gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/init_wait_count_reg[2]/C
Min Period        n/a     FDRE/C                        n/a            0.750         6.250       5.500      SLICE_X132Y253      gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/init_wait_count_reg[7]/C
Min Period        n/a     FDRE/C                        n/a            0.750         6.250       5.500      SLICE_X137Y251      gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/sync_data_valid/data_sync_reg2/C
Min Period        n/a     FDRE/C                        n/a            0.750         6.250       5.500      SLICE_X137Y251      gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/sync_data_valid/data_sync_reg3/C
Min Period        n/a     FDRE/C                        n/a            0.750         6.250       5.500      SLICE_X137Y251      gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/sync_data_valid/data_sync_reg5/C
Low Pulse Width   Fast    FDRE/C                        n/a            0.400         3.125       2.725      SLICE_X137Y251      gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/sync_data_valid/data_sync_reg2/C
Low Pulse Width   Fast    FDRE/C                        n/a            0.400         3.125       2.725      SLICE_X137Y251      gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/sync_data_valid/data_sync_reg3/C
Low Pulse Width   Fast    FDRE/C                        n/a            0.400         3.125       2.725      SLICE_X137Y251      gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/sync_data_valid/data_sync_reg5/C
Low Pulse Width   Fast    FDRE/C                        n/a            0.400         3.125       2.725      SLICE_X134Y252      gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/time_out_wait_bypass_s3_reg/C
Low Pulse Width   Fast    FDRE/C                        n/a            0.400         3.125       2.725      SLICE_X142Y255      gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_txresetfsm_i/gttxreset_i_reg/C
Low Pulse Width   Fast    FDRE/C                        n/a            0.400         3.125       2.725      SLICE_X139Y255      gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_txresetfsm_i/sync_cplllock/data_sync_reg2/C
Low Pulse Width   Fast    FDRE/C                        n/a            0.400         3.125       2.725      SLICE_X139Y255      gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_txresetfsm_i/sync_cplllock/data_sync_reg3/C
Low Pulse Width   Fast    FDRE/C                        n/a            0.400         3.125       2.725      SLICE_X139Y255      gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_txresetfsm_i/sync_cplllock/data_sync_reg5/C
Low Pulse Width   Fast    FDRE/C                        n/a            0.400         3.125       2.725      SLICE_X138Y256      gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_txresetfsm_i/init_wait_count_reg[7]/C
Low Pulse Width   Fast    FDRE/C                        n/a            0.400         3.125       2.725      SLICE_X135Y252      gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/sync_time_out_wait_bypass/data_sync_reg2/C
High Pulse Width  Slow    FDRE/C                        n/a            0.350         3.125       2.775      SLICE_X142Y261      gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_txresetfsm_i/sync_mmcm_lock_reclocked/data_sync_reg1/C
High Pulse Width  Slow    FDRE/C                        n/a            0.350         3.125       2.775      SLICE_X142Y261      gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_txresetfsm_i/sync_mmcm_lock_reclocked/data_sync_reg2/C
High Pulse Width  Slow    FDRE/C                        n/a            0.350         3.125       2.775      SLICE_X142Y261      gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_txresetfsm_i/sync_mmcm_lock_reclocked/data_sync_reg3/C
High Pulse Width  Slow    FDRE/C                        n/a            0.350         3.125       2.775      SLICE_X142Y261      gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_txresetfsm_i/sync_mmcm_lock_reclocked/data_sync_reg4/C
High Pulse Width  Slow    FDRE/C                        n/a            0.350         3.125       2.775      SLICE_X142Y261      gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_txresetfsm_i/sync_mmcm_lock_reclocked/data_sync_reg5/C
High Pulse Width  Slow    FDRE/C                        n/a            0.350         3.125       2.775      SLICE_X142Y261      gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_txresetfsm_i/sync_mmcm_lock_reclocked/data_sync_reg6/C
High Pulse Width  Slow    FDRE/C                        n/a            0.350         3.125       2.775      SLICE_X141Y263      gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_txresetfsm_i/wait_time_cnt_reg[1]/C
High Pulse Width  Slow    FDRE/C                        n/a            0.350         3.125       2.775      SLICE_X141Y263      gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_txresetfsm_i/wait_time_cnt_reg[2]/C
High Pulse Width  Slow    FDRE/C                        n/a            0.350         3.125       2.775      SLICE_X141Y263      gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_txresetfsm_i/wait_time_cnt_reg[3]/C
High Pulse Width  Slow    FDRE/C                        n/a            0.350         3.125       2.775      SLICE_X140Y261      gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_txresetfsm_i/time_out_counter_reg[12]/C



---------------------------------------------------------------------------------------------------
From Clock:  gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXOUTCLK
  To Clock:  gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXOUTCLK

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.625ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXOUTCLK
Waveform(ns):       { 0.000 3.125 }
Period(ns):         6.250
Sources:            { gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXOUTCLK }

Check Type        Corner  Lib Pin                 Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location            Pin
Min Period        n/a     GTXE2_CHANNEL/RXOUTCLK  n/a            2.424         6.250       3.826      GTXE2_CHANNEL_X0Y8  gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXOUTCLK
Min Period        n/a     BUFG/I                  n/a            1.408         6.250       4.842      BUFGCTRL_X0Y17      gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkin1_buf/I
Min Period        n/a     MMCME2_ADV/CLKIN1       n/a            1.071         6.250       5.179      MMCME2_ADV_X0Y3     gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1       n/a            100.000       6.250       93.750     MMCME2_ADV_X0Y3     gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1       n/a            1.500         3.125       1.625      MMCME2_ADV_X0Y3     gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1       n/a            1.500         3.125       1.625      MMCME2_ADV_X0Y3     gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1       n/a            1.500         3.125       1.625      MMCME2_ADV_X0Y3     gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1       n/a            1.500         3.125       1.625      MMCME2_ADV_X0Y3     gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout
  To Clock:  clkfbout

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.179ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout
Waveform(ns):       { 0.000 3.125 }
Period(ns):         6.250
Sources:            { gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.071         6.250       5.179      MMCME2_ADV_X0Y3  gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.071         6.250       5.179      MMCME2_ADV_X0Y3  gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       6.250       93.750     MMCME2_ADV_X0Y3  gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       6.250       207.110    MMCME2_ADV_X0Y3  gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clkout0
  To Clock:  clkout0

Setup :            0  Failing Endpoints,  Worst Slack       22.956ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.108ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       12.100ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             22.956ns  (required time - arrival time)
  Source:                 gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clkout0 rise@25.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        1.806ns  (logic 0.388ns (21.486%)  route 1.418ns (78.514%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.182ns = ( 30.182 - 25.000 ) 
    Source Clock Delay      (SCD):    5.716ns
    Clock Pessimism Removal (CPR):    0.509ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.119     1.119    gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/CLK_IN
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     1.212 r  gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkin1_buf/O
                         net (fo=1, routed)           1.421     2.633    gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkin1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.710 r  gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.465     4.175    gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     4.268 r  gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkout0_buf/O
                         net (fo=30, routed)          1.448     5.716    gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/gt0_rxusrclk_in
    SLICE_X130Y253       FDRE                                         r  gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X130Y253       FDRE (Prop_fdre_C_Q)         0.259     5.975 r  gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[6]/Q
                         net (fo=2, routed)           0.434     6.409    gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[6]
    SLICE_X129Y253       LUT6 (Prop_lut6_I3_O)        0.043     6.452 f  gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/time_out_wait_bypass_i_4/O
                         net (fo=1, routed)           0.236     6.688    gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/time_out_wait_bypass_i_4_n_0
    SLICE_X131Y254       LUT5 (Prop_lut5_I4_O)        0.043     6.731 r  gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/time_out_wait_bypass_i_2/O
                         net (fo=2, routed)           0.361     7.093    gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/time_out_wait_bypass_i_2_n_0
    SLICE_X131Y254       LUT2 (Prop_lut2_I0_O)        0.043     7.136 r  gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/wait_bypass_count[0]_i_2/O
                         net (fo=13, routed)          0.386     7.522    gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/wait_bypass_count[0]_i_2_n_0
    SLICE_X130Y254       FDRE                                         r  gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   25.000    25.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000    25.000 r  gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.044    26.044    gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/CLK_IN
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    26.127 r  gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkin1_buf/O
                         net (fo=1, routed)           1.267    27.394    gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkin1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    27.467 r  gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.355    28.822    gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    28.905 r  gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkout0_buf/O
                         net (fo=30, routed)          1.277    30.182    gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/gt0_rxusrclk_in
    SLICE_X130Y254       FDRE                                         r  gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[10]/C
                         clock pessimism              0.509    30.691    
                         clock uncertainty           -0.035    30.656    
    SLICE_X130Y254       FDRE (Setup_fdre_C_CE)      -0.178    30.478    gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[10]
  -------------------------------------------------------------------
                         required time                         30.478    
                         arrival time                          -7.522    
  -------------------------------------------------------------------
                         slack                                 22.956    

Slack (MET) :             22.956ns  (required time - arrival time)
  Source:                 gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clkout0 rise@25.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        1.806ns  (logic 0.388ns (21.486%)  route 1.418ns (78.514%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.182ns = ( 30.182 - 25.000 ) 
    Source Clock Delay      (SCD):    5.716ns
    Clock Pessimism Removal (CPR):    0.509ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.119     1.119    gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/CLK_IN
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     1.212 r  gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkin1_buf/O
                         net (fo=1, routed)           1.421     2.633    gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkin1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.710 r  gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.465     4.175    gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     4.268 r  gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkout0_buf/O
                         net (fo=30, routed)          1.448     5.716    gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/gt0_rxusrclk_in
    SLICE_X130Y253       FDRE                                         r  gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X130Y253       FDRE (Prop_fdre_C_Q)         0.259     5.975 r  gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[6]/Q
                         net (fo=2, routed)           0.434     6.409    gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[6]
    SLICE_X129Y253       LUT6 (Prop_lut6_I3_O)        0.043     6.452 f  gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/time_out_wait_bypass_i_4/O
                         net (fo=1, routed)           0.236     6.688    gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/time_out_wait_bypass_i_4_n_0
    SLICE_X131Y254       LUT5 (Prop_lut5_I4_O)        0.043     6.731 r  gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/time_out_wait_bypass_i_2/O
                         net (fo=2, routed)           0.361     7.093    gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/time_out_wait_bypass_i_2_n_0
    SLICE_X131Y254       LUT2 (Prop_lut2_I0_O)        0.043     7.136 r  gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/wait_bypass_count[0]_i_2/O
                         net (fo=13, routed)          0.386     7.522    gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/wait_bypass_count[0]_i_2_n_0
    SLICE_X130Y254       FDRE                                         r  gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   25.000    25.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000    25.000 r  gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.044    26.044    gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/CLK_IN
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    26.127 r  gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkin1_buf/O
                         net (fo=1, routed)           1.267    27.394    gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkin1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    27.467 r  gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.355    28.822    gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    28.905 r  gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkout0_buf/O
                         net (fo=30, routed)          1.277    30.182    gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/gt0_rxusrclk_in
    SLICE_X130Y254       FDRE                                         r  gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[11]/C
                         clock pessimism              0.509    30.691    
                         clock uncertainty           -0.035    30.656    
    SLICE_X130Y254       FDRE (Setup_fdre_C_CE)      -0.178    30.478    gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[11]
  -------------------------------------------------------------------
                         required time                         30.478    
                         arrival time                          -7.522    
  -------------------------------------------------------------------
                         slack                                 22.956    

Slack (MET) :             22.956ns  (required time - arrival time)
  Source:                 gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clkout0 rise@25.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        1.806ns  (logic 0.388ns (21.486%)  route 1.418ns (78.514%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.182ns = ( 30.182 - 25.000 ) 
    Source Clock Delay      (SCD):    5.716ns
    Clock Pessimism Removal (CPR):    0.509ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.119     1.119    gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/CLK_IN
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     1.212 r  gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkin1_buf/O
                         net (fo=1, routed)           1.421     2.633    gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkin1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.710 r  gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.465     4.175    gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     4.268 r  gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkout0_buf/O
                         net (fo=30, routed)          1.448     5.716    gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/gt0_rxusrclk_in
    SLICE_X130Y253       FDRE                                         r  gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X130Y253       FDRE (Prop_fdre_C_Q)         0.259     5.975 r  gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[6]/Q
                         net (fo=2, routed)           0.434     6.409    gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[6]
    SLICE_X129Y253       LUT6 (Prop_lut6_I3_O)        0.043     6.452 f  gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/time_out_wait_bypass_i_4/O
                         net (fo=1, routed)           0.236     6.688    gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/time_out_wait_bypass_i_4_n_0
    SLICE_X131Y254       LUT5 (Prop_lut5_I4_O)        0.043     6.731 r  gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/time_out_wait_bypass_i_2/O
                         net (fo=2, routed)           0.361     7.093    gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/time_out_wait_bypass_i_2_n_0
    SLICE_X131Y254       LUT2 (Prop_lut2_I0_O)        0.043     7.136 r  gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/wait_bypass_count[0]_i_2/O
                         net (fo=13, routed)          0.386     7.522    gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/wait_bypass_count[0]_i_2_n_0
    SLICE_X130Y254       FDRE                                         r  gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   25.000    25.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000    25.000 r  gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.044    26.044    gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/CLK_IN
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    26.127 r  gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkin1_buf/O
                         net (fo=1, routed)           1.267    27.394    gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkin1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    27.467 r  gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.355    28.822    gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    28.905 r  gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkout0_buf/O
                         net (fo=30, routed)          1.277    30.182    gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/gt0_rxusrclk_in
    SLICE_X130Y254       FDRE                                         r  gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[8]/C
                         clock pessimism              0.509    30.691    
                         clock uncertainty           -0.035    30.656    
    SLICE_X130Y254       FDRE (Setup_fdre_C_CE)      -0.178    30.478    gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[8]
  -------------------------------------------------------------------
                         required time                         30.478    
                         arrival time                          -7.522    
  -------------------------------------------------------------------
                         slack                                 22.956    

Slack (MET) :             22.956ns  (required time - arrival time)
  Source:                 gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clkout0 rise@25.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        1.806ns  (logic 0.388ns (21.486%)  route 1.418ns (78.514%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.182ns = ( 30.182 - 25.000 ) 
    Source Clock Delay      (SCD):    5.716ns
    Clock Pessimism Removal (CPR):    0.509ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.119     1.119    gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/CLK_IN
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     1.212 r  gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkin1_buf/O
                         net (fo=1, routed)           1.421     2.633    gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkin1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.710 r  gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.465     4.175    gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     4.268 r  gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkout0_buf/O
                         net (fo=30, routed)          1.448     5.716    gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/gt0_rxusrclk_in
    SLICE_X130Y253       FDRE                                         r  gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X130Y253       FDRE (Prop_fdre_C_Q)         0.259     5.975 r  gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[6]/Q
                         net (fo=2, routed)           0.434     6.409    gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[6]
    SLICE_X129Y253       LUT6 (Prop_lut6_I3_O)        0.043     6.452 f  gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/time_out_wait_bypass_i_4/O
                         net (fo=1, routed)           0.236     6.688    gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/time_out_wait_bypass_i_4_n_0
    SLICE_X131Y254       LUT5 (Prop_lut5_I4_O)        0.043     6.731 r  gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/time_out_wait_bypass_i_2/O
                         net (fo=2, routed)           0.361     7.093    gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/time_out_wait_bypass_i_2_n_0
    SLICE_X131Y254       LUT2 (Prop_lut2_I0_O)        0.043     7.136 r  gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/wait_bypass_count[0]_i_2/O
                         net (fo=13, routed)          0.386     7.522    gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/wait_bypass_count[0]_i_2_n_0
    SLICE_X130Y254       FDRE                                         r  gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   25.000    25.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000    25.000 r  gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.044    26.044    gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/CLK_IN
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    26.127 r  gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkin1_buf/O
                         net (fo=1, routed)           1.267    27.394    gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkin1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    27.467 r  gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.355    28.822    gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    28.905 r  gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkout0_buf/O
                         net (fo=30, routed)          1.277    30.182    gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/gt0_rxusrclk_in
    SLICE_X130Y254       FDRE                                         r  gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[9]/C
                         clock pessimism              0.509    30.691    
                         clock uncertainty           -0.035    30.656    
    SLICE_X130Y254       FDRE (Setup_fdre_C_CE)      -0.178    30.478    gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[9]
  -------------------------------------------------------------------
                         required time                         30.478    
                         arrival time                          -7.522    
  -------------------------------------------------------------------
                         slack                                 22.956    

Slack (MET) :             23.034ns  (required time - arrival time)
  Source:                 gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clkout0 rise@25.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        1.728ns  (logic 0.388ns (22.456%)  route 1.340ns (77.544%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.182ns = ( 30.182 - 25.000 ) 
    Source Clock Delay      (SCD):    5.716ns
    Clock Pessimism Removal (CPR):    0.509ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.119     1.119    gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/CLK_IN
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     1.212 r  gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkin1_buf/O
                         net (fo=1, routed)           1.421     2.633    gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkin1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.710 r  gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.465     4.175    gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     4.268 r  gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkout0_buf/O
                         net (fo=30, routed)          1.448     5.716    gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/gt0_rxusrclk_in
    SLICE_X130Y254       FDRE                                         r  gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X130Y254       FDRE (Prop_fdre_C_Q)         0.259     5.975 r  gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[10]/Q
                         net (fo=2, routed)           0.454     6.429    gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[10]
    SLICE_X129Y253       LUT6 (Prop_lut6_I4_O)        0.043     6.472 f  gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/time_out_wait_bypass_i_4/O
                         net (fo=1, routed)           0.236     6.708    gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/time_out_wait_bypass_i_4_n_0
    SLICE_X131Y254       LUT5 (Prop_lut5_I4_O)        0.043     6.751 r  gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/time_out_wait_bypass_i_2/O
                         net (fo=2, routed)           0.361     7.113    gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/time_out_wait_bypass_i_2_n_0
    SLICE_X131Y254       LUT2 (Prop_lut2_I0_O)        0.043     7.156 r  gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/wait_bypass_count[0]_i_2/O
                         net (fo=13, routed)          0.288     7.444    gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/wait_bypass_count[0]_i_2_n_0
    SLICE_X130Y252       FDRE                                         r  gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   25.000    25.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000    25.000 r  gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.044    26.044    gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/CLK_IN
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    26.127 r  gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkin1_buf/O
                         net (fo=1, routed)           1.267    27.394    gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkin1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    27.467 r  gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.355    28.822    gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    28.905 r  gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkout0_buf/O
                         net (fo=30, routed)          1.277    30.182    gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/gt0_rxusrclk_in
    SLICE_X130Y252       FDRE                                         r  gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[0]/C
                         clock pessimism              0.509    30.691    
                         clock uncertainty           -0.035    30.656    
    SLICE_X130Y252       FDRE (Setup_fdre_C_CE)      -0.178    30.478    gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[0]
  -------------------------------------------------------------------
                         required time                         30.478    
                         arrival time                          -7.444    
  -------------------------------------------------------------------
                         slack                                 23.034    

Slack (MET) :             23.034ns  (required time - arrival time)
  Source:                 gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clkout0 rise@25.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        1.728ns  (logic 0.388ns (22.456%)  route 1.340ns (77.544%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.182ns = ( 30.182 - 25.000 ) 
    Source Clock Delay      (SCD):    5.716ns
    Clock Pessimism Removal (CPR):    0.509ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.119     1.119    gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/CLK_IN
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     1.212 r  gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkin1_buf/O
                         net (fo=1, routed)           1.421     2.633    gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkin1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.710 r  gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.465     4.175    gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     4.268 r  gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkout0_buf/O
                         net (fo=30, routed)          1.448     5.716    gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/gt0_rxusrclk_in
    SLICE_X130Y254       FDRE                                         r  gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X130Y254       FDRE (Prop_fdre_C_Q)         0.259     5.975 r  gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[10]/Q
                         net (fo=2, routed)           0.454     6.429    gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[10]
    SLICE_X129Y253       LUT6 (Prop_lut6_I4_O)        0.043     6.472 f  gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/time_out_wait_bypass_i_4/O
                         net (fo=1, routed)           0.236     6.708    gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/time_out_wait_bypass_i_4_n_0
    SLICE_X131Y254       LUT5 (Prop_lut5_I4_O)        0.043     6.751 r  gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/time_out_wait_bypass_i_2/O
                         net (fo=2, routed)           0.361     7.113    gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/time_out_wait_bypass_i_2_n_0
    SLICE_X131Y254       LUT2 (Prop_lut2_I0_O)        0.043     7.156 r  gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/wait_bypass_count[0]_i_2/O
                         net (fo=13, routed)          0.288     7.444    gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/wait_bypass_count[0]_i_2_n_0
    SLICE_X130Y252       FDRE                                         r  gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   25.000    25.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000    25.000 r  gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.044    26.044    gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/CLK_IN
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    26.127 r  gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkin1_buf/O
                         net (fo=1, routed)           1.267    27.394    gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkin1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    27.467 r  gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.355    28.822    gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    28.905 r  gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkout0_buf/O
                         net (fo=30, routed)          1.277    30.182    gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/gt0_rxusrclk_in
    SLICE_X130Y252       FDRE                                         r  gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[1]/C
                         clock pessimism              0.509    30.691    
                         clock uncertainty           -0.035    30.656    
    SLICE_X130Y252       FDRE (Setup_fdre_C_CE)      -0.178    30.478    gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[1]
  -------------------------------------------------------------------
                         required time                         30.478    
                         arrival time                          -7.444    
  -------------------------------------------------------------------
                         slack                                 23.034    

Slack (MET) :             23.034ns  (required time - arrival time)
  Source:                 gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clkout0 rise@25.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        1.728ns  (logic 0.388ns (22.456%)  route 1.340ns (77.544%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.182ns = ( 30.182 - 25.000 ) 
    Source Clock Delay      (SCD):    5.716ns
    Clock Pessimism Removal (CPR):    0.509ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.119     1.119    gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/CLK_IN
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     1.212 r  gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkin1_buf/O
                         net (fo=1, routed)           1.421     2.633    gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkin1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.710 r  gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.465     4.175    gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     4.268 r  gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkout0_buf/O
                         net (fo=30, routed)          1.448     5.716    gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/gt0_rxusrclk_in
    SLICE_X130Y254       FDRE                                         r  gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X130Y254       FDRE (Prop_fdre_C_Q)         0.259     5.975 r  gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[10]/Q
                         net (fo=2, routed)           0.454     6.429    gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[10]
    SLICE_X129Y253       LUT6 (Prop_lut6_I4_O)        0.043     6.472 f  gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/time_out_wait_bypass_i_4/O
                         net (fo=1, routed)           0.236     6.708    gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/time_out_wait_bypass_i_4_n_0
    SLICE_X131Y254       LUT5 (Prop_lut5_I4_O)        0.043     6.751 r  gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/time_out_wait_bypass_i_2/O
                         net (fo=2, routed)           0.361     7.113    gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/time_out_wait_bypass_i_2_n_0
    SLICE_X131Y254       LUT2 (Prop_lut2_I0_O)        0.043     7.156 r  gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/wait_bypass_count[0]_i_2/O
                         net (fo=13, routed)          0.288     7.444    gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/wait_bypass_count[0]_i_2_n_0
    SLICE_X130Y252       FDRE                                         r  gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   25.000    25.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000    25.000 r  gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.044    26.044    gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/CLK_IN
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    26.127 r  gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkin1_buf/O
                         net (fo=1, routed)           1.267    27.394    gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkin1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    27.467 r  gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.355    28.822    gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    28.905 r  gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkout0_buf/O
                         net (fo=30, routed)          1.277    30.182    gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/gt0_rxusrclk_in
    SLICE_X130Y252       FDRE                                         r  gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[2]/C
                         clock pessimism              0.509    30.691    
                         clock uncertainty           -0.035    30.656    
    SLICE_X130Y252       FDRE (Setup_fdre_C_CE)      -0.178    30.478    gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[2]
  -------------------------------------------------------------------
                         required time                         30.478    
                         arrival time                          -7.444    
  -------------------------------------------------------------------
                         slack                                 23.034    

Slack (MET) :             23.034ns  (required time - arrival time)
  Source:                 gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clkout0 rise@25.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        1.728ns  (logic 0.388ns (22.456%)  route 1.340ns (77.544%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.182ns = ( 30.182 - 25.000 ) 
    Source Clock Delay      (SCD):    5.716ns
    Clock Pessimism Removal (CPR):    0.509ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.119     1.119    gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/CLK_IN
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     1.212 r  gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkin1_buf/O
                         net (fo=1, routed)           1.421     2.633    gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkin1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.710 r  gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.465     4.175    gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     4.268 r  gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkout0_buf/O
                         net (fo=30, routed)          1.448     5.716    gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/gt0_rxusrclk_in
    SLICE_X130Y254       FDRE                                         r  gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X130Y254       FDRE (Prop_fdre_C_Q)         0.259     5.975 r  gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[10]/Q
                         net (fo=2, routed)           0.454     6.429    gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[10]
    SLICE_X129Y253       LUT6 (Prop_lut6_I4_O)        0.043     6.472 f  gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/time_out_wait_bypass_i_4/O
                         net (fo=1, routed)           0.236     6.708    gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/time_out_wait_bypass_i_4_n_0
    SLICE_X131Y254       LUT5 (Prop_lut5_I4_O)        0.043     6.751 r  gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/time_out_wait_bypass_i_2/O
                         net (fo=2, routed)           0.361     7.113    gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/time_out_wait_bypass_i_2_n_0
    SLICE_X131Y254       LUT2 (Prop_lut2_I0_O)        0.043     7.156 r  gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/wait_bypass_count[0]_i_2/O
                         net (fo=13, routed)          0.288     7.444    gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/wait_bypass_count[0]_i_2_n_0
    SLICE_X130Y252       FDRE                                         r  gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   25.000    25.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000    25.000 r  gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.044    26.044    gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/CLK_IN
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    26.127 r  gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkin1_buf/O
                         net (fo=1, routed)           1.267    27.394    gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkin1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    27.467 r  gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.355    28.822    gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    28.905 r  gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkout0_buf/O
                         net (fo=30, routed)          1.277    30.182    gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/gt0_rxusrclk_in
    SLICE_X130Y252       FDRE                                         r  gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[3]/C
                         clock pessimism              0.509    30.691    
                         clock uncertainty           -0.035    30.656    
    SLICE_X130Y252       FDRE (Setup_fdre_C_CE)      -0.178    30.478    gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[3]
  -------------------------------------------------------------------
                         required time                         30.478    
                         arrival time                          -7.444    
  -------------------------------------------------------------------
                         slack                                 23.034    

Slack (MET) :             23.116ns  (required time - arrival time)
  Source:                 gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clkout0 rise@25.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        1.646ns  (logic 0.388ns (23.579%)  route 1.258ns (76.421%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.182ns = ( 30.182 - 25.000 ) 
    Source Clock Delay      (SCD):    5.716ns
    Clock Pessimism Removal (CPR):    0.509ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.119     1.119    gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/CLK_IN
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     1.212 r  gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkin1_buf/O
                         net (fo=1, routed)           1.421     2.633    gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkin1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.710 r  gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.465     4.175    gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     4.268 r  gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkout0_buf/O
                         net (fo=30, routed)          1.448     5.716    gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/gt0_rxusrclk_in
    SLICE_X130Y254       FDRE                                         r  gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X130Y254       FDRE (Prop_fdre_C_Q)         0.259     5.975 r  gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[10]/Q
                         net (fo=2, routed)           0.454     6.429    gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[10]
    SLICE_X129Y253       LUT6 (Prop_lut6_I4_O)        0.043     6.472 f  gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/time_out_wait_bypass_i_4/O
                         net (fo=1, routed)           0.236     6.708    gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/time_out_wait_bypass_i_4_n_0
    SLICE_X131Y254       LUT5 (Prop_lut5_I4_O)        0.043     6.751 r  gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/time_out_wait_bypass_i_2/O
                         net (fo=2, routed)           0.361     7.113    gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/time_out_wait_bypass_i_2_n_0
    SLICE_X131Y254       LUT2 (Prop_lut2_I0_O)        0.043     7.156 r  gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/wait_bypass_count[0]_i_2/O
                         net (fo=13, routed)          0.206     7.362    gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/wait_bypass_count[0]_i_2_n_0
    SLICE_X130Y253       FDRE                                         r  gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   25.000    25.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000    25.000 r  gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.044    26.044    gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/CLK_IN
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    26.127 r  gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkin1_buf/O
                         net (fo=1, routed)           1.267    27.394    gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkin1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    27.467 r  gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.355    28.822    gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    28.905 r  gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkout0_buf/O
                         net (fo=30, routed)          1.277    30.182    gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/gt0_rxusrclk_in
    SLICE_X130Y253       FDRE                                         r  gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[4]/C
                         clock pessimism              0.509    30.691    
                         clock uncertainty           -0.035    30.656    
    SLICE_X130Y253       FDRE (Setup_fdre_C_CE)      -0.178    30.478    gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[4]
  -------------------------------------------------------------------
                         required time                         30.478    
                         arrival time                          -7.362    
  -------------------------------------------------------------------
                         slack                                 23.116    

Slack (MET) :             23.116ns  (required time - arrival time)
  Source:                 gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clkout0 rise@25.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        1.646ns  (logic 0.388ns (23.579%)  route 1.258ns (76.421%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.182ns = ( 30.182 - 25.000 ) 
    Source Clock Delay      (SCD):    5.716ns
    Clock Pessimism Removal (CPR):    0.509ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.119     1.119    gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/CLK_IN
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     1.212 r  gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkin1_buf/O
                         net (fo=1, routed)           1.421     2.633    gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkin1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.710 r  gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.465     4.175    gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     4.268 r  gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkout0_buf/O
                         net (fo=30, routed)          1.448     5.716    gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/gt0_rxusrclk_in
    SLICE_X130Y254       FDRE                                         r  gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X130Y254       FDRE (Prop_fdre_C_Q)         0.259     5.975 r  gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[10]/Q
                         net (fo=2, routed)           0.454     6.429    gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[10]
    SLICE_X129Y253       LUT6 (Prop_lut6_I4_O)        0.043     6.472 f  gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/time_out_wait_bypass_i_4/O
                         net (fo=1, routed)           0.236     6.708    gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/time_out_wait_bypass_i_4_n_0
    SLICE_X131Y254       LUT5 (Prop_lut5_I4_O)        0.043     6.751 r  gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/time_out_wait_bypass_i_2/O
                         net (fo=2, routed)           0.361     7.113    gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/time_out_wait_bypass_i_2_n_0
    SLICE_X131Y254       LUT2 (Prop_lut2_I0_O)        0.043     7.156 r  gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/wait_bypass_count[0]_i_2/O
                         net (fo=13, routed)          0.206     7.362    gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/wait_bypass_count[0]_i_2_n_0
    SLICE_X130Y253       FDRE                                         r  gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   25.000    25.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000    25.000 r  gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.044    26.044    gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/CLK_IN
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    26.127 r  gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkin1_buf/O
                         net (fo=1, routed)           1.267    27.394    gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkin1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    27.467 r  gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.355    28.822    gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    28.905 r  gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkout0_buf/O
                         net (fo=30, routed)          1.277    30.182    gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/gt0_rxusrclk_in
    SLICE_X130Y253       FDRE                                         r  gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[5]/C
                         clock pessimism              0.509    30.691    
                         clock uncertainty           -0.035    30.656    
    SLICE_X130Y253       FDRE (Setup_fdre_C_CE)      -0.178    30.478    gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[5]
  -------------------------------------------------------------------
                         required time                         30.478    
                         arrival time                          -7.362    
  -------------------------------------------------------------------
                         slack                                 23.116    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg1/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg2/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.027ns
    Source Clock Delay      (SCD):    2.478ns
    Clock Pessimism Removal (CPR):    0.549ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.541     0.541    gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/CLK_IN
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.567 r  gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkin1_buf/O
                         net (fo=1, routed)           0.606     1.173    gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkin1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.223 r  gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.574     1.797    gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.823 r  gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkout0_buf/O
                         net (fo=30, routed)          0.655     2.478    gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/sync_rx_fsm_reset_done_int/gt0_rxusrclk_in
    SLICE_X131Y252       FDRE                                         r  gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X131Y252       FDRE (Prop_fdre_C_Q)         0.100     2.578 r  gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg1/Q
                         net (fo=1, routed)           0.055     2.633    gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync1
    SLICE_X131Y252       FDRE                                         r  gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg2/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.581     0.581    gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/CLK_IN
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     0.611 r  gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkin1_buf/O
                         net (fo=1, routed)           0.816     1.427    gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkin1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.480 r  gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.637     2.117    gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     2.147 r  gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkout0_buf/O
                         net (fo=30, routed)          0.880     3.027    gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/sync_rx_fsm_reset_done_int/gt0_rxusrclk_in
    SLICE_X131Y252       FDRE                                         r  gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg2/C
                         clock pessimism             -0.549     2.478    
    SLICE_X131Y252       FDRE (Hold_fdre_C_D)         0.047     2.525    gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg2
  -------------------------------------------------------------------
                         required time                         -2.525    
                         arrival time                           2.633    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg1/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg2/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.173ns  (logic 0.118ns (68.255%)  route 0.055ns (31.745%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.029ns
    Source Clock Delay      (SCD):    2.479ns
    Clock Pessimism Removal (CPR):    0.550ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.541     0.541    gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/CLK_IN
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.567 r  gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkin1_buf/O
                         net (fo=1, routed)           0.606     1.173    gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkin1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.223 r  gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.574     1.797    gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.823 r  gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkout0_buf/O
                         net (fo=30, routed)          0.656     2.479    gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/sync_run_phase_alignment_int/gt0_rxusrclk_in
    SLICE_X132Y255       FDRE                                         r  gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X132Y255       FDRE (Prop_fdre_C_Q)         0.118     2.597 r  gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg1/Q
                         net (fo=1, routed)           0.055     2.652    gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/sync_run_phase_alignment_int/data_sync1
    SLICE_X132Y255       FDRE                                         r  gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg2/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.581     0.581    gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/CLK_IN
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     0.611 r  gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkin1_buf/O
                         net (fo=1, routed)           0.816     1.427    gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkin1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.480 r  gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.637     2.117    gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     2.147 r  gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkout0_buf/O
                         net (fo=30, routed)          0.882     3.029    gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/sync_run_phase_alignment_int/gt0_rxusrclk_in
    SLICE_X132Y255       FDRE                                         r  gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg2/C
                         clock pessimism             -0.550     2.479    
    SLICE_X132Y255       FDRE (Hold_fdre_C_D)         0.042     2.521    gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg2
  -------------------------------------------------------------------
                         required time                         -2.521    
                         arrival time                           2.652    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg6/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/run_phase_alignment_int_s3_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.214ns  (logic 0.118ns (55.173%)  route 0.096ns (44.827%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.029ns
    Source Clock Delay      (SCD):    2.479ns
    Clock Pessimism Removal (CPR):    0.539ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.541     0.541    gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/CLK_IN
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.567 r  gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkin1_buf/O
                         net (fo=1, routed)           0.606     1.173    gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkin1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.223 r  gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.574     1.797    gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.823 r  gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkout0_buf/O
                         net (fo=30, routed)          0.656     2.479    gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/sync_run_phase_alignment_int/gt0_rxusrclk_in
    SLICE_X132Y255       FDRE                                         r  gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X132Y255       FDRE (Prop_fdre_C_Q)         0.118     2.597 r  gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg6/Q
                         net (fo=1, routed)           0.096     2.693    gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/run_phase_alignment_int_s2
    SLICE_X133Y255       FDRE                                         r  gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/run_phase_alignment_int_s3_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.581     0.581    gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/CLK_IN
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     0.611 r  gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkin1_buf/O
                         net (fo=1, routed)           0.816     1.427    gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkin1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.480 r  gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.637     2.117    gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     2.147 r  gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkout0_buf/O
                         net (fo=30, routed)          0.882     3.029    gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/gt0_rxusrclk_in
    SLICE_X133Y255       FDRE                                         r  gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/run_phase_alignment_int_s3_reg/C
                         clock pessimism             -0.539     2.490    
    SLICE_X133Y255       FDRE (Hold_fdre_C_D)         0.040     2.530    gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/run_phase_alignment_int_s3_reg
  -------------------------------------------------------------------
                         required time                         -2.530    
                         arrival time                           2.693    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/run_phase_alignment_int_s3_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/time_out_wait_bypass_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.128ns (42.636%)  route 0.172ns (57.364%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.029ns
    Source Clock Delay      (SCD):    2.479ns
    Clock Pessimism Removal (CPR):    0.536ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.541     0.541    gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/CLK_IN
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.567 r  gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkin1_buf/O
                         net (fo=1, routed)           0.606     1.173    gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkin1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.223 r  gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.574     1.797    gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.823 r  gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkout0_buf/O
                         net (fo=30, routed)          0.656     2.479    gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/gt0_rxusrclk_in
    SLICE_X133Y255       FDRE                                         r  gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/run_phase_alignment_int_s3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X133Y255       FDRE (Prop_fdre_C_Q)         0.100     2.579 r  gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/run_phase_alignment_int_s3_reg/Q
                         net (fo=2, routed)           0.172     2.751    gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/run_phase_alignment_int_s3_reg_n_0
    SLICE_X132Y254       LUT4 (Prop_lut4_I3_O)        0.028     2.779 r  gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/time_out_wait_bypass_i_1/O
                         net (fo=1, routed)           0.000     2.779    gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/time_out_wait_bypass_i_1_n_0
    SLICE_X132Y254       FDRE                                         r  gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/time_out_wait_bypass_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.581     0.581    gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/CLK_IN
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     0.611 r  gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkin1_buf/O
                         net (fo=1, routed)           0.816     1.427    gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkin1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.480 r  gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.637     2.117    gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     2.147 r  gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkout0_buf/O
                         net (fo=30, routed)          0.882     3.029    gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/gt0_rxusrclk_in
    SLICE_X132Y254       FDRE                                         r  gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/time_out_wait_bypass_reg/C
                         clock pessimism             -0.536     2.493    
    SLICE_X132Y254       FDRE (Hold_fdre_C_D)         0.087     2.580    gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/time_out_wait_bypass_reg
  -------------------------------------------------------------------
                         required time                         -2.580    
                         arrival time                           2.779    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg2/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg3/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.212ns  (logic 0.107ns (50.369%)  route 0.105ns (49.631%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.029ns
    Source Clock Delay      (SCD):    2.479ns
    Clock Pessimism Removal (CPR):    0.550ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.541     0.541    gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/CLK_IN
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.567 r  gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkin1_buf/O
                         net (fo=1, routed)           0.606     1.173    gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkin1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.223 r  gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.574     1.797    gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.823 r  gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkout0_buf/O
                         net (fo=30, routed)          0.656     2.479    gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/sync_run_phase_alignment_int/gt0_rxusrclk_in
    SLICE_X132Y255       FDRE                                         r  gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X132Y255       FDRE (Prop_fdre_C_Q)         0.107     2.586 r  gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg2/Q
                         net (fo=1, routed)           0.105     2.691    gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/sync_run_phase_alignment_int/data_sync2
    SLICE_X132Y255       FDRE                                         r  gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg3/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.581     0.581    gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/CLK_IN
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     0.611 r  gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkin1_buf/O
                         net (fo=1, routed)           0.816     1.427    gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkin1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.480 r  gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.637     2.117    gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     2.147 r  gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkout0_buf/O
                         net (fo=30, routed)          0.882     3.029    gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/sync_run_phase_alignment_int/gt0_rxusrclk_in
    SLICE_X132Y255       FDRE                                         r  gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg3/C
                         clock pessimism             -0.550     2.479    
    SLICE_X132Y255       FDRE (Hold_fdre_C_D)         0.002     2.481    gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg3
  -------------------------------------------------------------------
                         required time                         -2.481    
                         arrival time                           2.691    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.193ns (62.818%)  route 0.114ns (37.182%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.027ns
    Source Clock Delay      (SCD):    2.478ns
    Clock Pessimism Removal (CPR):    0.549ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.541     0.541    gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/CLK_IN
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.567 r  gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkin1_buf/O
                         net (fo=1, routed)           0.606     1.173    gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkin1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.223 r  gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.574     1.797    gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.823 r  gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkout0_buf/O
                         net (fo=30, routed)          0.655     2.478    gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/gt0_rxusrclk_in
    SLICE_X130Y252       FDRE                                         r  gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X130Y252       FDRE (Prop_fdre_C_Q)         0.118     2.596 r  gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[2]/Q
                         net (fo=2, routed)           0.114     2.710    gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[2]
    SLICE_X130Y252       CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.075     2.785 r  gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[0]_i_3/O[2]
                         net (fo=1, routed)           0.000     2.785    gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[0]_i_3_n_5
    SLICE_X130Y252       FDRE                                         r  gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.581     0.581    gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/CLK_IN
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     0.611 r  gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkin1_buf/O
                         net (fo=1, routed)           0.816     1.427    gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkin1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.480 r  gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.637     2.117    gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     2.147 r  gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkout0_buf/O
                         net (fo=30, routed)          0.880     3.027    gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/gt0_rxusrclk_in
    SLICE_X130Y252       FDRE                                         r  gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[2]/C
                         clock pessimism             -0.549     2.478    
    SLICE_X130Y252       FDRE (Hold_fdre_C_D)         0.092     2.570    gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.570    
                         arrival time                           2.785    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.193ns (62.794%)  route 0.114ns (37.206%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.026ns
    Source Clock Delay      (SCD):    2.477ns
    Clock Pessimism Removal (CPR):    0.549ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.541     0.541    gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/CLK_IN
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.567 r  gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkin1_buf/O
                         net (fo=1, routed)           0.606     1.173    gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkin1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.223 r  gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.574     1.797    gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.823 r  gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkout0_buf/O
                         net (fo=30, routed)          0.654     2.477    gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/gt0_rxusrclk_in
    SLICE_X130Y254       FDRE                                         r  gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X130Y254       FDRE (Prop_fdre_C_Q)         0.118     2.595 r  gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[10]/Q
                         net (fo=2, routed)           0.114     2.709    gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[10]
    SLICE_X130Y254       CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.075     2.784 r  gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.784    gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[8]_i_1_n_5
    SLICE_X130Y254       FDRE                                         r  gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.581     0.581    gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/CLK_IN
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     0.611 r  gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkin1_buf/O
                         net (fo=1, routed)           0.816     1.427    gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkin1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.480 r  gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.637     2.117    gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     2.147 r  gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkout0_buf/O
                         net (fo=30, routed)          0.879     3.026    gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/gt0_rxusrclk_in
    SLICE_X130Y254       FDRE                                         r  gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[10]/C
                         clock pessimism             -0.549     2.477    
    SLICE_X130Y254       FDRE (Hold_fdre_C_D)         0.092     2.569    gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[10]
  -------------------------------------------------------------------
                         required time                         -2.569    
                         arrival time                           2.784    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg5/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg6/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.107ns (42.200%)  route 0.147ns (57.800%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.029ns
    Source Clock Delay      (SCD):    2.479ns
    Clock Pessimism Removal (CPR):    0.550ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.541     0.541    gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/CLK_IN
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.567 r  gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkin1_buf/O
                         net (fo=1, routed)           0.606     1.173    gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkin1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.223 r  gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.574     1.797    gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.823 r  gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkout0_buf/O
                         net (fo=30, routed)          0.656     2.479    gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/sync_run_phase_alignment_int/gt0_rxusrclk_in
    SLICE_X132Y255       FDRE                                         r  gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X132Y255       FDRE (Prop_fdre_C_Q)         0.107     2.586 r  gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg5/Q
                         net (fo=1, routed)           0.147     2.733    gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/sync_run_phase_alignment_int/data_sync5
    SLICE_X132Y255       FDRE                                         r  gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg6/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.581     0.581    gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/CLK_IN
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     0.611 r  gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkin1_buf/O
                         net (fo=1, routed)           0.816     1.427    gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkin1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.480 r  gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.637     2.117    gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     2.147 r  gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkout0_buf/O
                         net (fo=30, routed)          0.882     3.029    gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/sync_run_phase_alignment_int/gt0_rxusrclk_in
    SLICE_X132Y255       FDRE                                         r  gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg6/C
                         clock pessimism             -0.550     2.479    
    SLICE_X132Y255       FDRE (Hold_fdre_C_D)         0.023     2.502    gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg6
  -------------------------------------------------------------------
                         required time                         -2.502    
                         arrival time                           2.733    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg4/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg5/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.279ns  (logic 0.100ns (35.887%)  route 0.179ns (64.113%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.027ns
    Source Clock Delay      (SCD):    2.478ns
    Clock Pessimism Removal (CPR):    0.549ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.541     0.541    gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/CLK_IN
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.567 r  gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkin1_buf/O
                         net (fo=1, routed)           0.606     1.173    gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkin1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.223 r  gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.574     1.797    gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.823 r  gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkout0_buf/O
                         net (fo=30, routed)          0.655     2.478    gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/sync_rx_fsm_reset_done_int/gt0_rxusrclk_in
    SLICE_X131Y252       FDRE                                         r  gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X131Y252       FDRE (Prop_fdre_C_Q)         0.100     2.578 r  gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg4/Q
                         net (fo=1, routed)           0.179     2.757    gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync4
    SLICE_X131Y252       FDRE                                         r  gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg5/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.581     0.581    gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/CLK_IN
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     0.611 r  gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkin1_buf/O
                         net (fo=1, routed)           0.816     1.427    gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkin1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.480 r  gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.637     2.117    gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     2.147 r  gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkout0_buf/O
                         net (fo=30, routed)          0.880     3.027    gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/sync_rx_fsm_reset_done_int/gt0_rxusrclk_in
    SLICE_X131Y252       FDRE                                         r  gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg5/C
                         clock pessimism             -0.549     2.478    
    SLICE_X131Y252       FDRE (Hold_fdre_C_D)         0.047     2.525    gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg5
  -------------------------------------------------------------------
                         required time                         -2.525    
                         arrival time                           2.757    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg6/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/rx_fsm_reset_done_int_s3_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.100ns (35.758%)  route 0.180ns (64.242%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.027ns
    Source Clock Delay      (SCD):    2.478ns
    Clock Pessimism Removal (CPR):    0.549ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.541     0.541    gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/CLK_IN
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.567 r  gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkin1_buf/O
                         net (fo=1, routed)           0.606     1.173    gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkin1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.223 r  gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.574     1.797    gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.823 r  gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkout0_buf/O
                         net (fo=30, routed)          0.655     2.478    gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/sync_rx_fsm_reset_done_int/gt0_rxusrclk_in
    SLICE_X131Y252       FDRE                                         r  gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X131Y252       FDRE (Prop_fdre_C_Q)         0.100     2.578 r  gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg6/Q
                         net (fo=1, routed)           0.180     2.758    gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/rx_fsm_reset_done_int_s2
    SLICE_X131Y252       FDRE                                         r  gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/rx_fsm_reset_done_int_s3_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.581     0.581    gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/CLK_IN
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     0.611 r  gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkin1_buf/O
                         net (fo=1, routed)           0.816     1.427    gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkin1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.480 r  gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.637     2.117    gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     2.147 r  gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkout0_buf/O
                         net (fo=30, routed)          0.880     3.027    gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/gt0_rxusrclk_in
    SLICE_X131Y252       FDRE                                         r  gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/rx_fsm_reset_done_int_s3_reg/C
                         clock pessimism             -0.549     2.478    
    SLICE_X131Y252       FDRE (Hold_fdre_C_D)         0.043     2.521    gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/rx_fsm_reset_done_int_s3_reg
  -------------------------------------------------------------------
                         required time                         -2.521    
                         arrival time                           2.758    
  -------------------------------------------------------------------
                         slack                                  0.237    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkout0
Waveform(ns):       { 0.000 12.500 }
Period(ns):         25.000
Sources:            { gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin                  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location            Pin
Min Period        n/a     GTXE2_CHANNEL/RXUSRCLK   n/a            3.102         25.000      21.898     GTXE2_CHANNEL_X0Y8  gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXUSRCLK
Min Period        n/a     GTXE2_CHANNEL/RXUSRCLK2  n/a            3.102         25.000      21.898     GTXE2_CHANNEL_X0Y8  gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXUSRCLK2
Min Period        n/a     BUFG/I                   n/a            1.408         25.000      23.592     BUFGCTRL_X0Y1       gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkout0_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0       n/a            1.071         25.000      23.929     MMCME2_ADV_X0Y3     gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C                   n/a            0.750         25.000      24.250     SLICE_X132Y255      gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg2/C
Min Period        n/a     FDRE/C                   n/a            0.750         25.000      24.250     SLICE_X132Y255      gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg3/C
Min Period        n/a     FDRE/C                   n/a            0.750         25.000      24.250     SLICE_X132Y255      gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg5/C
Min Period        n/a     FDRE/C                   n/a            0.750         25.000      24.250     SLICE_X131Y252      gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg2/C
Min Period        n/a     FDRE/C                   n/a            0.750         25.000      24.250     SLICE_X131Y252      gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg3/C
Min Period        n/a     FDRE/C                   n/a            0.750         25.000      24.250     SLICE_X131Y252      gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg5/C
Max Period        n/a     MMCME2_ADV/CLKOUT0       n/a            213.360       25.000      188.360    MMCME2_ADV_X0Y3     gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C                   n/a            0.400         12.500      12.100     SLICE_X132Y255      gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg2/C
Low Pulse Width   Slow    FDRE/C                   n/a            0.400         12.500      12.100     SLICE_X132Y255      gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg3/C
Low Pulse Width   Slow    FDRE/C                   n/a            0.400         12.500      12.100     SLICE_X132Y255      gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg5/C
Low Pulse Width   Fast    FDRE/C                   n/a            0.400         12.500      12.100     SLICE_X132Y255      gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg2/C
Low Pulse Width   Fast    FDRE/C                   n/a            0.400         12.500      12.100     SLICE_X132Y255      gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg3/C
Low Pulse Width   Fast    FDRE/C                   n/a            0.400         12.500      12.100     SLICE_X132Y255      gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg5/C
Low Pulse Width   Fast    FDRE/C                   n/a            0.400         12.500      12.100     SLICE_X131Y252      gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg2/C
Low Pulse Width   Fast    FDRE/C                   n/a            0.400         12.500      12.100     SLICE_X131Y252      gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg3/C
Low Pulse Width   Fast    FDRE/C                   n/a            0.400         12.500      12.100     SLICE_X131Y252      gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg5/C
Low Pulse Width   Slow    FDRE/C                   n/a            0.400         12.500      12.100     SLICE_X131Y252      gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg2/C
High Pulse Width  Slow    FDRE/C                   n/a            0.350         12.500      12.150     SLICE_X130Y252      gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[0]/C
High Pulse Width  Slow    FDRE/C                   n/a            0.350         12.500      12.150     SLICE_X130Y254      gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[10]/C
High Pulse Width  Slow    FDRE/C                   n/a            0.350         12.500      12.150     SLICE_X131Y252      gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg1/C
High Pulse Width  Slow    FDRE/C                   n/a            0.350         12.500      12.150     SLICE_X131Y252      gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg2/C
High Pulse Width  Slow    FDRE/C                   n/a            0.350         12.500      12.150     SLICE_X131Y252      gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg3/C
High Pulse Width  Slow    FDRE/C                   n/a            0.350         12.500      12.150     SLICE_X131Y252      gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg4/C
High Pulse Width  Slow    FDRE/C                   n/a            0.350         12.500      12.150     SLICE_X131Y252      gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg5/C
High Pulse Width  Slow    FDRE/C                   n/a            0.350         12.500      12.150     SLICE_X130Y254      gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[11]/C
High Pulse Width  Slow    FDRE/C                   n/a            0.350         12.500      12.150     SLICE_X130Y255      gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[12]/C
High Pulse Width  Slow    FDRE/C                   n/a            0.350         12.500      12.150     SLICE_X130Y252      gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK
  To Clock:  gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK

Setup :            0  Failing Endpoints,  Worst Slack       23.544ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.136ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       12.100ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             23.544ns  (required time - arrival time)
  Source:                 prbs1Inst/r_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXDATA[0]
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK rise@25.000ns - gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        1.058ns  (logic 0.275ns (25.984%)  route 0.783ns (74.016%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.149ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.577ns = ( 27.577 - 25.000 ) 
    Source Clock Delay      (SCD):    2.659ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.119     1.119    gtwizard_0_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.212 r  gtwizard_0_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=11, routed)          1.447     2.659    prbs1Inst/GT0_TXUSRCLK2_OUT
    SLICE_X144Y260       FDSE                                         r  prbs1Inst/r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X144Y260       FDSE (Prop_fdse_C_Q)         0.223     2.882 r  prbs1Inst/r_reg[1]/Q
                         net (fo=5, routed)           0.263     3.145    prbs1Inst/p_0_in1_in[0]
    SLICE_X145Y260       LUT2 (Prop_lut2_I1_O)        0.052     3.197 r  prbs1Inst/gtwizard_0_init_i_i_1/O
                         net (fo=1, routed)           0.520     3.717    gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gt0_txdata_in[0]
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                                r  gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXDATA[0]
  -------------------------------------------------------------------    -------------------

                         (clock gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK rise edge)
                                                     25.000    25.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000    25.000 r  gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.044    26.044    gtwizard_0_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    26.127 r  gtwizard_0_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=11, routed)          1.450    27.577    gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gt0_txusrclk_in
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                                r  gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXUSRCLK2
                         clock pessimism              0.231    27.808    
                         clock uncertainty           -0.035    27.773    
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL (Setup_gtxe2_channel_TXUSRCLK2_TXDATA[0])
                                                     -0.512    27.261    gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i
  -------------------------------------------------------------------
                         required time                         27.261    
                         arrival time                          -3.717    
  -------------------------------------------------------------------
                         slack                                 23.544    

Slack (MET) :             23.954ns  (required time - arrival time)
  Source:                 prbs1Inst/r_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            prbs1Inst/r_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK rise@25.000ns - gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.971ns  (logic 0.266ns (27.405%)  route 0.705ns (72.595%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.403ns = ( 27.403 - 25.000 ) 
    Source Clock Delay      (SCD):    2.659ns
    Clock Pessimism Removal (CPR):    0.235ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.119     1.119    gtwizard_0_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.212 r  gtwizard_0_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=11, routed)          1.447     2.659    prbs1Inst/GT0_TXUSRCLK2_OUT
    SLICE_X145Y260       FDRE                                         r  prbs1Inst/r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X145Y260       FDRE (Prop_fdre_C_Q)         0.223     2.882 r  prbs1Inst/r_reg[4]/Q
                         net (fo=4, routed)           0.485     3.367    prbs1Inst/p_0_in5_in[1]
    SLICE_X145Y260       LUT4 (Prop_lut4_I0_O)        0.043     3.410 r  prbs1Inst/r[3]_i_1/O
                         net (fo=1, routed)           0.220     3.630    prbs1Inst/r[3]_i_1_n_0
    SLICE_X144Y260       FDSE                                         r  prbs1Inst/r_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK rise edge)
                                                     25.000    25.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000    25.000 r  gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.044    26.044    gtwizard_0_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    26.127 r  gtwizard_0_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=11, routed)          1.276    27.403    prbs1Inst/GT0_TXUSRCLK2_OUT
    SLICE_X144Y260       FDSE                                         r  prbs1Inst/r_reg[3]/C
                         clock pessimism              0.235    27.638    
                         clock uncertainty           -0.035    27.603    
    SLICE_X144Y260       FDSE (Setup_fdse_C_D)       -0.019    27.584    prbs1Inst/r_reg[3]
  -------------------------------------------------------------------
                         required time                         27.584    
                         arrival time                          -3.630    
  -------------------------------------------------------------------
                         slack                                 23.954    

Slack (MET) :             23.976ns  (required time - arrival time)
  Source:                 gt0_txfsmresetdone_r2_reg/C
                            (rising edge-triggered cell FDCE clocked by gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            prbs1Inst/r_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK rise@25.000ns - gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.659ns  (logic 0.223ns (33.835%)  route 0.436ns (66.165%))
  Logic Levels:           0  
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.403ns = ( 27.403 - 25.000 ) 
    Source Clock Delay      (SCD):    2.660ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.119     1.119    gtwizard_0_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.212 r  gtwizard_0_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=11, routed)          1.448     2.660    gt0_txusrclk2_i
    SLICE_X144Y258       FDCE                                         r  gt0_txfsmresetdone_r2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X144Y258       FDCE (Prop_fdce_C_Q)         0.223     2.883 r  gt0_txfsmresetdone_r2_reg/Q
                         net (fo=7, routed)           0.436     3.319    prbs1Inst/out
    SLICE_X144Y260       FDSE                                         r  prbs1Inst/r_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK rise edge)
                                                     25.000    25.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000    25.000 r  gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.044    26.044    gtwizard_0_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    26.127 r  gtwizard_0_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=11, routed)          1.276    27.403    prbs1Inst/GT0_TXUSRCLK2_OUT
    SLICE_X144Y260       FDSE                                         r  prbs1Inst/r_reg[0]/C
                         clock pessimism              0.231    27.634    
                         clock uncertainty           -0.035    27.599    
    SLICE_X144Y260       FDSE (Setup_fdse_C_S)       -0.304    27.295    prbs1Inst/r_reg[0]
  -------------------------------------------------------------------
                         required time                         27.295    
                         arrival time                          -3.319    
  -------------------------------------------------------------------
                         slack                                 23.976    

Slack (MET) :             23.976ns  (required time - arrival time)
  Source:                 gt0_txfsmresetdone_r2_reg/C
                            (rising edge-triggered cell FDCE clocked by gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            prbs1Inst/r_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK rise@25.000ns - gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.659ns  (logic 0.223ns (33.835%)  route 0.436ns (66.165%))
  Logic Levels:           0  
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.403ns = ( 27.403 - 25.000 ) 
    Source Clock Delay      (SCD):    2.660ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.119     1.119    gtwizard_0_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.212 r  gtwizard_0_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=11, routed)          1.448     2.660    gt0_txusrclk2_i
    SLICE_X144Y258       FDCE                                         r  gt0_txfsmresetdone_r2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X144Y258       FDCE (Prop_fdce_C_Q)         0.223     2.883 r  gt0_txfsmresetdone_r2_reg/Q
                         net (fo=7, routed)           0.436     3.319    prbs1Inst/out
    SLICE_X144Y260       FDSE                                         r  prbs1Inst/r_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK rise edge)
                                                     25.000    25.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000    25.000 r  gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.044    26.044    gtwizard_0_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    26.127 r  gtwizard_0_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=11, routed)          1.276    27.403    prbs1Inst/GT0_TXUSRCLK2_OUT
    SLICE_X144Y260       FDSE                                         r  prbs1Inst/r_reg[1]/C
                         clock pessimism              0.231    27.634    
                         clock uncertainty           -0.035    27.599    
    SLICE_X144Y260       FDSE (Setup_fdse_C_S)       -0.304    27.295    prbs1Inst/r_reg[1]
  -------------------------------------------------------------------
                         required time                         27.295    
                         arrival time                          -3.319    
  -------------------------------------------------------------------
                         slack                                 23.976    

Slack (MET) :             23.976ns  (required time - arrival time)
  Source:                 gt0_txfsmresetdone_r2_reg/C
                            (rising edge-triggered cell FDCE clocked by gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            prbs1Inst/r_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK rise@25.000ns - gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.659ns  (logic 0.223ns (33.835%)  route 0.436ns (66.165%))
  Logic Levels:           0  
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.403ns = ( 27.403 - 25.000 ) 
    Source Clock Delay      (SCD):    2.660ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.119     1.119    gtwizard_0_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.212 r  gtwizard_0_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=11, routed)          1.448     2.660    gt0_txusrclk2_i
    SLICE_X144Y258       FDCE                                         r  gt0_txfsmresetdone_r2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X144Y258       FDCE (Prop_fdce_C_Q)         0.223     2.883 r  gt0_txfsmresetdone_r2_reg/Q
                         net (fo=7, routed)           0.436     3.319    prbs1Inst/out
    SLICE_X144Y260       FDSE                                         r  prbs1Inst/r_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK rise edge)
                                                     25.000    25.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000    25.000 r  gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.044    26.044    gtwizard_0_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    26.127 r  gtwizard_0_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=11, routed)          1.276    27.403    prbs1Inst/GT0_TXUSRCLK2_OUT
    SLICE_X144Y260       FDSE                                         r  prbs1Inst/r_reg[3]/C
                         clock pessimism              0.231    27.634    
                         clock uncertainty           -0.035    27.599    
    SLICE_X144Y260       FDSE (Setup_fdse_C_S)       -0.304    27.295    prbs1Inst/r_reg[3]
  -------------------------------------------------------------------
                         required time                         27.295    
                         arrival time                          -3.319    
  -------------------------------------------------------------------
                         slack                                 23.976    

Slack (MET) :             23.976ns  (required time - arrival time)
  Source:                 gt0_txfsmresetdone_r2_reg/C
                            (rising edge-triggered cell FDCE clocked by gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            prbs1Inst/r_reg[6]/S
                            (rising edge-triggered cell FDSE clocked by gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK rise@25.000ns - gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.659ns  (logic 0.223ns (33.835%)  route 0.436ns (66.165%))
  Logic Levels:           0  
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.403ns = ( 27.403 - 25.000 ) 
    Source Clock Delay      (SCD):    2.660ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.119     1.119    gtwizard_0_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.212 r  gtwizard_0_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=11, routed)          1.448     2.660    gt0_txusrclk2_i
    SLICE_X144Y258       FDCE                                         r  gt0_txfsmresetdone_r2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X144Y258       FDCE (Prop_fdce_C_Q)         0.223     2.883 r  gt0_txfsmresetdone_r2_reg/Q
                         net (fo=7, routed)           0.436     3.319    prbs1Inst/out
    SLICE_X144Y260       FDSE                                         r  prbs1Inst/r_reg[6]/S
  -------------------------------------------------------------------    -------------------

                         (clock gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK rise edge)
                                                     25.000    25.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000    25.000 r  gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.044    26.044    gtwizard_0_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    26.127 r  gtwizard_0_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=11, routed)          1.276    27.403    prbs1Inst/GT0_TXUSRCLK2_OUT
    SLICE_X144Y260       FDSE                                         r  prbs1Inst/r_reg[6]/C
                         clock pessimism              0.231    27.634    
                         clock uncertainty           -0.035    27.599    
    SLICE_X144Y260       FDSE (Setup_fdse_C_S)       -0.304    27.295    prbs1Inst/r_reg[6]
  -------------------------------------------------------------------
                         required time                         27.295    
                         arrival time                          -3.319    
  -------------------------------------------------------------------
                         slack                                 23.976    

Slack (MET) :             24.166ns  (required time - arrival time)
  Source:                 gt0_txfsmresetdone_r2_reg/C
                            (rising edge-triggered cell FDCE clocked by gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            prbs1Inst/r_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK rise@25.000ns - gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.806ns  (logic 0.266ns (33.003%)  route 0.540ns (66.997%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.403ns = ( 27.403 - 25.000 ) 
    Source Clock Delay      (SCD):    2.660ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.119     1.119    gtwizard_0_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.212 r  gtwizard_0_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=11, routed)          1.448     2.660    gt0_txusrclk2_i
    SLICE_X144Y258       FDCE                                         r  gt0_txfsmresetdone_r2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X144Y258       FDCE (Prop_fdce_C_Q)         0.223     2.883 r  gt0_txfsmresetdone_r2_reg/Q
                         net (fo=7, routed)           0.540     3.423    prbs1Inst/out
    SLICE_X145Y260       LUT4 (Prop_lut4_I3_O)        0.043     3.466 r  prbs1Inst/r[2]_i_1/O
                         net (fo=1, routed)           0.000     3.466    prbs1Inst/r[2]_i_1_n_0
    SLICE_X145Y260       FDRE                                         r  prbs1Inst/r_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK rise edge)
                                                     25.000    25.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000    25.000 r  gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.044    26.044    gtwizard_0_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    26.127 r  gtwizard_0_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=11, routed)          1.276    27.403    prbs1Inst/GT0_TXUSRCLK2_OUT
    SLICE_X145Y260       FDRE                                         r  prbs1Inst/r_reg[2]/C
                         clock pessimism              0.231    27.634    
                         clock uncertainty           -0.035    27.599    
    SLICE_X145Y260       FDRE (Setup_fdre_C_D)        0.033    27.632    prbs1Inst/r_reg[2]
  -------------------------------------------------------------------
                         required time                         27.632    
                         arrival time                          -3.466    
  -------------------------------------------------------------------
                         slack                                 24.166    

Slack (MET) :             24.258ns  (required time - arrival time)
  Source:                 prbs1Inst/r_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            prbs1Inst/r_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK rise@25.000ns - gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.719ns  (logic 0.266ns (36.999%)  route 0.453ns (63.001%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.403ns = ( 27.403 - 25.000 ) 
    Source Clock Delay      (SCD):    2.659ns
    Clock Pessimism Removal (CPR):    0.235ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.119     1.119    gtwizard_0_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.212 r  gtwizard_0_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=11, routed)          1.447     2.659    prbs1Inst/GT0_TXUSRCLK2_OUT
    SLICE_X145Y260       FDRE                                         r  prbs1Inst/r_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X145Y260       FDRE (Prop_fdre_C_Q)         0.223     2.882 r  prbs1Inst/r_reg[5]/Q
                         net (fo=3, routed)           0.453     3.335    prbs1Inst/p_0_in9_in[0]
    SLICE_X144Y260       LUT3 (Prop_lut3_I0_O)        0.043     3.378 r  prbs1Inst/r[1]_i_1/O
                         net (fo=1, routed)           0.000     3.378    prbs1Inst/r[1]_i_1_n_0
    SLICE_X144Y260       FDSE                                         r  prbs1Inst/r_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK rise edge)
                                                     25.000    25.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000    25.000 r  gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.044    26.044    gtwizard_0_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    26.127 r  gtwizard_0_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=11, routed)          1.276    27.403    prbs1Inst/GT0_TXUSRCLK2_OUT
    SLICE_X144Y260       FDSE                                         r  prbs1Inst/r_reg[1]/C
                         clock pessimism              0.235    27.638    
                         clock uncertainty           -0.035    27.603    
    SLICE_X144Y260       FDSE (Setup_fdse_C_D)        0.033    27.636    prbs1Inst/r_reg[1]
  -------------------------------------------------------------------
                         required time                         27.636    
                         arrival time                          -3.378    
  -------------------------------------------------------------------
                         slack                                 24.258    

Slack (MET) :             24.281ns  (required time - arrival time)
  Source:                 prbs1Inst/r_reg[6]/C
                            (rising edge-triggered cell FDSE clocked by gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            prbs1Inst/r_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK rise@25.000ns - gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.696ns  (logic 0.330ns (47.396%)  route 0.366ns (52.604%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.403ns = ( 27.403 - 25.000 ) 
    Source Clock Delay      (SCD):    2.659ns
    Clock Pessimism Removal (CPR):    0.235ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.119     1.119    gtwizard_0_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.212 r  gtwizard_0_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=11, routed)          1.447     2.659    prbs1Inst/GT0_TXUSRCLK2_OUT
    SLICE_X144Y260       FDSE                                         r  prbs1Inst/r_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X144Y260       FDSE (Prop_fdse_C_Q)         0.204     2.863 r  prbs1Inst/r_reg[6]/Q
                         net (fo=3, routed)           0.366     3.229    prbs1Inst/p_0_in9_in[1]
    SLICE_X145Y260       LUT6 (Prop_lut6_I0_O)        0.126     3.355 r  prbs1Inst/r[5]_i_1/O
                         net (fo=1, routed)           0.000     3.355    prbs1Inst/r[5]_i_1_n_0
    SLICE_X145Y260       FDRE                                         r  prbs1Inst/r_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK rise edge)
                                                     25.000    25.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000    25.000 r  gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.044    26.044    gtwizard_0_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    26.127 r  gtwizard_0_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=11, routed)          1.276    27.403    prbs1Inst/GT0_TXUSRCLK2_OUT
    SLICE_X145Y260       FDRE                                         r  prbs1Inst/r_reg[5]/C
                         clock pessimism              0.235    27.638    
                         clock uncertainty           -0.035    27.603    
    SLICE_X145Y260       FDRE (Setup_fdre_C_D)        0.034    27.637    prbs1Inst/r_reg[5]
  -------------------------------------------------------------------
                         required time                         27.637    
                         arrival time                          -3.355    
  -------------------------------------------------------------------
                         slack                                 24.281    

Slack (MET) :             24.283ns  (required time - arrival time)
  Source:                 prbs1Inst/r_reg[6]/C
                            (rising edge-triggered cell FDSE clocked by gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            prbs1Inst/r_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK rise@25.000ns - gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.694ns  (logic 0.330ns (47.533%)  route 0.364ns (52.467%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.403ns = ( 27.403 - 25.000 ) 
    Source Clock Delay      (SCD):    2.659ns
    Clock Pessimism Removal (CPR):    0.235ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.119     1.119    gtwizard_0_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.212 r  gtwizard_0_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=11, routed)          1.447     2.659    prbs1Inst/GT0_TXUSRCLK2_OUT
    SLICE_X144Y260       FDSE                                         r  prbs1Inst/r_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X144Y260       FDSE (Prop_fdse_C_Q)         0.204     2.863 r  prbs1Inst/r_reg[6]/Q
                         net (fo=3, routed)           0.364     3.227    prbs1Inst/p_0_in9_in[1]
    SLICE_X145Y260       LUT5 (Prop_lut5_I0_O)        0.126     3.353 r  prbs1Inst/r[4]_i_1/O
                         net (fo=1, routed)           0.000     3.353    prbs1Inst/r[4]_i_1_n_0
    SLICE_X145Y260       FDRE                                         r  prbs1Inst/r_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK rise edge)
                                                     25.000    25.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000    25.000 r  gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.044    26.044    gtwizard_0_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    26.127 r  gtwizard_0_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=11, routed)          1.276    27.403    prbs1Inst/GT0_TXUSRCLK2_OUT
    SLICE_X145Y260       FDRE                                         r  prbs1Inst/r_reg[4]/C
                         clock pessimism              0.235    27.638    
                         clock uncertainty           -0.035    27.603    
    SLICE_X145Y260       FDRE (Setup_fdre_C_D)        0.034    27.637    prbs1Inst/r_reg[4]
  -------------------------------------------------------------------
                         required time                         27.637    
                         arrival time                          -3.353    
  -------------------------------------------------------------------
                         slack                                 24.283    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 prbs1Inst/r_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            prbs1Inst/r_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK rise@0.000ns - gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.128ns (61.430%)  route 0.080ns (38.570%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.490ns
    Source Clock Delay      (SCD):    1.220ns
    Clock Pessimism Removal (CPR):    0.259ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.541     0.541    gtwizard_0_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.567 r  gtwizard_0_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=11, routed)          0.653     1.220    prbs1Inst/GT0_TXUSRCLK2_OUT
    SLICE_X144Y260       FDSE                                         r  prbs1Inst/r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X144Y260       FDSE (Prop_fdse_C_Q)         0.100     1.320 r  prbs1Inst/r_reg[1]/Q
                         net (fo=5, routed)           0.080     1.400    prbs1Inst/p_0_in1_in[0]
    SLICE_X145Y260       LUT5 (Prop_lut5_I3_O)        0.028     1.428 r  prbs1Inst/r[4]_i_1/O
                         net (fo=1, routed)           0.000     1.428    prbs1Inst/r[4]_i_1_n_0
    SLICE_X145Y260       FDRE                                         r  prbs1Inst/r_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.581     0.581    gtwizard_0_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.611 r  gtwizard_0_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=11, routed)          0.879     1.490    prbs1Inst/GT0_TXUSRCLK2_OUT
    SLICE_X145Y260       FDRE                                         r  prbs1Inst/r_reg[4]/C
                         clock pessimism             -0.259     1.231    
    SLICE_X145Y260       FDRE (Hold_fdre_C_D)         0.061     1.292    prbs1Inst/r_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.292    
                         arrival time                           1.428    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 prbs1Inst/r_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            prbs1Inst/r_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK rise@0.000ns - gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.210ns  (logic 0.128ns (60.846%)  route 0.082ns (39.154%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.490ns
    Source Clock Delay      (SCD):    1.220ns
    Clock Pessimism Removal (CPR):    0.259ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.541     0.541    gtwizard_0_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.567 r  gtwizard_0_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=11, routed)          0.653     1.220    prbs1Inst/GT0_TXUSRCLK2_OUT
    SLICE_X144Y260       FDSE                                         r  prbs1Inst/r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X144Y260       FDSE (Prop_fdse_C_Q)         0.100     1.320 r  prbs1Inst/r_reg[1]/Q
                         net (fo=5, routed)           0.082     1.402    prbs1Inst/p_0_in1_in[0]
    SLICE_X145Y260       LUT6 (Prop_lut6_I2_O)        0.028     1.430 r  prbs1Inst/r[5]_i_1/O
                         net (fo=1, routed)           0.000     1.430    prbs1Inst/r[5]_i_1_n_0
    SLICE_X145Y260       FDRE                                         r  prbs1Inst/r_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.581     0.581    gtwizard_0_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.611 r  gtwizard_0_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=11, routed)          0.879     1.490    prbs1Inst/GT0_TXUSRCLK2_OUT
    SLICE_X145Y260       FDRE                                         r  prbs1Inst/r_reg[5]/C
                         clock pessimism             -0.259     1.231    
    SLICE_X145Y260       FDRE (Hold_fdre_C_D)         0.061     1.292    prbs1Inst/r_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.292    
                         arrival time                           1.430    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 prbs1Inst/r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            prbs1Inst/r_reg[6]/D
                            (rising edge-triggered cell FDSE clocked by gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK rise@0.000ns - gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.130ns (47.923%)  route 0.141ns (52.077%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.490ns
    Source Clock Delay      (SCD):    1.220ns
    Clock Pessimism Removal (CPR):    0.259ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.541     0.541    gtwizard_0_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.567 r  gtwizard_0_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=11, routed)          0.653     1.220    prbs1Inst/GT0_TXUSRCLK2_OUT
    SLICE_X145Y260       FDRE                                         r  prbs1Inst/r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X145Y260       FDRE (Prop_fdre_C_Q)         0.100     1.320 r  prbs1Inst/r_reg[2]/Q
                         net (fo=5, routed)           0.141     1.461    prbs1Inst/p_0_in1_in[1]
    SLICE_X144Y260       LUT4 (Prop_lut4_I1_O)        0.030     1.491 r  prbs1Inst/r[6]_i_1/O
                         net (fo=1, routed)           0.000     1.491    prbs1Inst/r[6]_i_1_n_0
    SLICE_X144Y260       FDSE                                         r  prbs1Inst/r_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.581     0.581    gtwizard_0_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.611 r  gtwizard_0_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=11, routed)          0.879     1.490    prbs1Inst/GT0_TXUSRCLK2_OUT
    SLICE_X144Y260       FDSE                                         r  prbs1Inst/r_reg[6]/C
                         clock pessimism             -0.259     1.231    
    SLICE_X144Y260       FDSE (Hold_fdse_C_D)         0.075     1.306    prbs1Inst/r_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.306    
                         arrival time                           1.491    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 prbs1Inst/r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            prbs1Inst/r_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK rise@0.000ns - gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.128ns (48.272%)  route 0.137ns (51.728%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.490ns
    Source Clock Delay      (SCD):    1.220ns
    Clock Pessimism Removal (CPR):    0.259ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.541     0.541    gtwizard_0_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.567 r  gtwizard_0_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=11, routed)          0.653     1.220    prbs1Inst/GT0_TXUSRCLK2_OUT
    SLICE_X145Y260       FDRE                                         r  prbs1Inst/r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X145Y260       FDRE (Prop_fdre_C_Q)         0.100     1.320 r  prbs1Inst/r_reg[2]/Q
                         net (fo=5, routed)           0.137     1.457    prbs1Inst/p_0_in1_in[1]
    SLICE_X144Y260       LUT3 (Prop_lut3_I2_O)        0.028     1.485 r  prbs1Inst/r[1]_i_1/O
                         net (fo=1, routed)           0.000     1.485    prbs1Inst/r[1]_i_1_n_0
    SLICE_X144Y260       FDSE                                         r  prbs1Inst/r_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.581     0.581    gtwizard_0_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.611 r  gtwizard_0_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=11, routed)          0.879     1.490    prbs1Inst/GT0_TXUSRCLK2_OUT
    SLICE_X144Y260       FDSE                                         r  prbs1Inst/r_reg[1]/C
                         clock pessimism             -0.259     1.231    
    SLICE_X144Y260       FDSE (Hold_fdse_C_D)         0.060     1.291    prbs1Inst/r_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.291    
                         arrival time                           1.485    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 prbs1Inst/r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            prbs1Inst/r_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK rise@0.000ns - gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.128ns (47.536%)  route 0.141ns (52.464%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.490ns
    Source Clock Delay      (SCD):    1.220ns
    Clock Pessimism Removal (CPR):    0.259ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.541     0.541    gtwizard_0_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.567 r  gtwizard_0_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=11, routed)          0.653     1.220    prbs1Inst/GT0_TXUSRCLK2_OUT
    SLICE_X145Y260       FDRE                                         r  prbs1Inst/r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X145Y260       FDRE (Prop_fdre_C_Q)         0.100     1.320 r  prbs1Inst/r_reg[2]/Q
                         net (fo=5, routed)           0.141     1.461    prbs1Inst/p_0_in1_in[1]
    SLICE_X144Y260       LUT3 (Prop_lut3_I1_O)        0.028     1.489 r  prbs1Inst/r[0]_i_1/O
                         net (fo=1, routed)           0.000     1.489    prbs1Inst/r[0]_i_1_n_0
    SLICE_X144Y260       FDSE                                         r  prbs1Inst/r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.581     0.581    gtwizard_0_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.611 r  gtwizard_0_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=11, routed)          0.879     1.490    prbs1Inst/GT0_TXUSRCLK2_OUT
    SLICE_X144Y260       FDSE                                         r  prbs1Inst/r_reg[0]/C
                         clock pessimism             -0.259     1.231    
    SLICE_X144Y260       FDSE (Hold_fdse_C_D)         0.060     1.291    prbs1Inst/r_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.291    
                         arrival time                           1.489    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 prbs1Inst/r_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            prbs1Inst/r_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK rise@0.000ns - gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.155ns (54.358%)  route 0.130ns (45.642%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.490ns
    Source Clock Delay      (SCD):    1.220ns
    Clock Pessimism Removal (CPR):    0.259ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.541     0.541    gtwizard_0_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.567 r  gtwizard_0_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=11, routed)          0.653     1.220    prbs1Inst/GT0_TXUSRCLK2_OUT
    SLICE_X144Y260       FDSE                                         r  prbs1Inst/r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X144Y260       FDSE (Prop_fdse_C_Q)         0.091     1.311 r  prbs1Inst/r_reg[3]/Q
                         net (fo=4, routed)           0.130     1.441    prbs1Inst/p_0_in5_in[0]
    SLICE_X145Y260       LUT4 (Prop_lut4_I1_O)        0.064     1.505 r  prbs1Inst/r[2]_i_1/O
                         net (fo=1, routed)           0.000     1.505    prbs1Inst/r[2]_i_1_n_0
    SLICE_X145Y260       FDRE                                         r  prbs1Inst/r_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.581     0.581    gtwizard_0_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.611 r  gtwizard_0_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=11, routed)          0.879     1.490    prbs1Inst/GT0_TXUSRCLK2_OUT
    SLICE_X145Y260       FDRE                                         r  prbs1Inst/r_reg[2]/C
                         clock pessimism             -0.259     1.231    
    SLICE_X145Y260       FDRE (Hold_fdre_C_D)         0.060     1.291    prbs1Inst/r_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.291    
                         arrival time                           1.505    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.288ns  (arrival time - required time)
  Source:                 prbs1Inst/r_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            prbs1Inst/r_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK rise@0.000ns - gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.128ns (38.606%)  route 0.204ns (61.394%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.490ns
    Source Clock Delay      (SCD):    1.220ns
    Clock Pessimism Removal (CPR):    0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.541     0.541    gtwizard_0_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.567 r  gtwizard_0_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=11, routed)          0.653     1.220    prbs1Inst/GT0_TXUSRCLK2_OUT
    SLICE_X144Y260       FDSE                                         r  prbs1Inst/r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X144Y260       FDSE (Prop_fdse_C_Q)         0.100     1.320 r  prbs1Inst/r_reg[0]/Q
                         net (fo=4, routed)           0.098     1.418    prbs1Inst/r_reg_n_0_[0]
    SLICE_X145Y260       LUT4 (Prop_lut4_I2_O)        0.028     1.446 r  prbs1Inst/r[3]_i_1/O
                         net (fo=1, routed)           0.106     1.552    prbs1Inst/r[3]_i_1_n_0
    SLICE_X144Y260       FDSE                                         r  prbs1Inst/r_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.581     0.581    gtwizard_0_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.611 r  gtwizard_0_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=11, routed)          0.879     1.490    prbs1Inst/GT0_TXUSRCLK2_OUT
    SLICE_X144Y260       FDSE                                         r  prbs1Inst/r_reg[3]/C
                         clock pessimism             -0.270     1.220    
    SLICE_X144Y260       FDSE (Hold_fdse_C_D)         0.044     1.264    prbs1Inst/r_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.264    
                         arrival time                           1.552    
  -------------------------------------------------------------------
                         slack                                  0.288    

Slack (MET) :             0.316ns  (arrival time - required time)
  Source:                 gt0_txfsmresetdone_r2_reg/C
                            (rising edge-triggered cell FDCE clocked by gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            prbs1Inst/r_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK rise@0.000ns - gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.100ns (31.739%)  route 0.215ns (68.261%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.490ns
    Source Clock Delay      (SCD):    1.221ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.541     0.541    gtwizard_0_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.567 r  gtwizard_0_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=11, routed)          0.654     1.221    gt0_txusrclk2_i
    SLICE_X144Y258       FDCE                                         r  gt0_txfsmresetdone_r2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X144Y258       FDCE (Prop_fdce_C_Q)         0.100     1.321 r  gt0_txfsmresetdone_r2_reg/Q
                         net (fo=7, routed)           0.215     1.536    prbs1Inst/out
    SLICE_X144Y260       FDSE                                         r  prbs1Inst/r_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.581     0.581    gtwizard_0_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.611 r  gtwizard_0_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=11, routed)          0.879     1.490    prbs1Inst/GT0_TXUSRCLK2_OUT
    SLICE_X144Y260       FDSE                                         r  prbs1Inst/r_reg[0]/C
                         clock pessimism             -0.256     1.234    
    SLICE_X144Y260       FDSE (Hold_fdse_C_S)        -0.014     1.220    prbs1Inst/r_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.220    
                         arrival time                           1.536    
  -------------------------------------------------------------------
                         slack                                  0.316    

Slack (MET) :             0.316ns  (arrival time - required time)
  Source:                 gt0_txfsmresetdone_r2_reg/C
                            (rising edge-triggered cell FDCE clocked by gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            prbs1Inst/r_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK rise@0.000ns - gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.100ns (31.739%)  route 0.215ns (68.261%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.490ns
    Source Clock Delay      (SCD):    1.221ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.541     0.541    gtwizard_0_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.567 r  gtwizard_0_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=11, routed)          0.654     1.221    gt0_txusrclk2_i
    SLICE_X144Y258       FDCE                                         r  gt0_txfsmresetdone_r2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X144Y258       FDCE (Prop_fdce_C_Q)         0.100     1.321 r  gt0_txfsmresetdone_r2_reg/Q
                         net (fo=7, routed)           0.215     1.536    prbs1Inst/out
    SLICE_X144Y260       FDSE                                         r  prbs1Inst/r_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.581     0.581    gtwizard_0_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.611 r  gtwizard_0_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=11, routed)          0.879     1.490    prbs1Inst/GT0_TXUSRCLK2_OUT
    SLICE_X144Y260       FDSE                                         r  prbs1Inst/r_reg[1]/C
                         clock pessimism             -0.256     1.234    
    SLICE_X144Y260       FDSE (Hold_fdse_C_S)        -0.014     1.220    prbs1Inst/r_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.220    
                         arrival time                           1.536    
  -------------------------------------------------------------------
                         slack                                  0.316    

Slack (MET) :             0.316ns  (arrival time - required time)
  Source:                 gt0_txfsmresetdone_r2_reg/C
                            (rising edge-triggered cell FDCE clocked by gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            prbs1Inst/r_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK rise@0.000ns - gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.100ns (31.739%)  route 0.215ns (68.261%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.490ns
    Source Clock Delay      (SCD):    1.221ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.541     0.541    gtwizard_0_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.567 r  gtwizard_0_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=11, routed)          0.654     1.221    gt0_txusrclk2_i
    SLICE_X144Y258       FDCE                                         r  gt0_txfsmresetdone_r2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X144Y258       FDCE (Prop_fdce_C_Q)         0.100     1.321 r  gt0_txfsmresetdone_r2_reg/Q
                         net (fo=7, routed)           0.215     1.536    prbs1Inst/out
    SLICE_X144Y260       FDSE                                         r  prbs1Inst/r_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.581     0.581    gtwizard_0_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.611 r  gtwizard_0_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=11, routed)          0.879     1.490    prbs1Inst/GT0_TXUSRCLK2_OUT
    SLICE_X144Y260       FDSE                                         r  prbs1Inst/r_reg[3]/C
                         clock pessimism             -0.256     1.234    
    SLICE_X144Y260       FDSE (Hold_fdse_C_S)        -0.014     1.220    prbs1Inst/r_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.220    
                         arrival time                           1.536    
  -------------------------------------------------------------------
                         slack                                  0.316    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK
Waveform(ns):       { 0.000 12.500 }
Period(ns):         25.000
Sources:            { gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK }

Check Type        Corner  Lib Pin                  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location            Pin
Min Period        n/a     GTXE2_CHANNEL/TXUSRCLK   n/a            3.102         25.000      21.898     GTXE2_CHANNEL_X0Y8  gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXUSRCLK
Min Period        n/a     GTXE2_CHANNEL/TXUSRCLK2  n/a            3.102         25.000      21.898     GTXE2_CHANNEL_X0Y8  gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXUSRCLK2
Min Period        n/a     GTXE2_CHANNEL/TXOUTCLK   n/a            2.424         25.000      22.576     GTXE2_CHANNEL_X0Y8  gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK
Min Period        n/a     BUFG/I                   n/a            1.408         25.000      23.592     BUFGCTRL_X0Y16      gtwizard_0_support_i/gt_usrclk_source/txoutclk_bufg0_i/I
Min Period        n/a     FDCE/C                   n/a            0.750         25.000      24.250     SLICE_X144Y258      gt0_txfsmresetdone_r_reg/C
Min Period        n/a     FDSE/C                   n/a            0.750         25.000      24.250     SLICE_X144Y260      prbs1Inst/r_reg[3]/C
Min Period        n/a     FDSE/C                   n/a            0.750         25.000      24.250     SLICE_X144Y260      prbs1Inst/r_reg[6]/C
Min Period        n/a     FDCE/C                   n/a            0.700         25.000      24.300     SLICE_X144Y258      gt0_txfsmresetdone_r2_reg/C
Min Period        n/a     FDSE/C                   n/a            0.700         25.000      24.300     SLICE_X144Y260      prbs1Inst/r_reg[0]/C
Min Period        n/a     FDSE/C                   n/a            0.700         25.000      24.300     SLICE_X144Y260      prbs1Inst/r_reg[1]/C
Low Pulse Width   Slow    FDCE/C                   n/a            0.400         12.500      12.100     SLICE_X144Y258      gt0_txfsmresetdone_r_reg/C
Low Pulse Width   Slow    FDSE/C                   n/a            0.400         12.500      12.100     SLICE_X144Y260      prbs1Inst/r_reg[3]/C
Low Pulse Width   Slow    FDSE/C                   n/a            0.400         12.500      12.100     SLICE_X144Y260      prbs1Inst/r_reg[6]/C
Low Pulse Width   Fast    FDCE/C                   n/a            0.400         12.500      12.100     SLICE_X144Y258      gt0_txfsmresetdone_r_reg/C
Low Pulse Width   Fast    FDSE/C                   n/a            0.400         12.500      12.100     SLICE_X144Y260      prbs1Inst/r_reg[3]/C
Low Pulse Width   Fast    FDSE/C                   n/a            0.400         12.500      12.100     SLICE_X144Y260      prbs1Inst/r_reg[6]/C
Low Pulse Width   Slow    FDCE/C                   n/a            0.350         12.500      12.150     SLICE_X144Y258      gt0_txfsmresetdone_r2_reg/C
Low Pulse Width   Slow    FDSE/C                   n/a            0.350         12.500      12.150     SLICE_X144Y260      prbs1Inst/r_reg[0]/C
Low Pulse Width   Slow    FDSE/C                   n/a            0.350         12.500      12.150     SLICE_X144Y260      prbs1Inst/r_reg[1]/C
Low Pulse Width   Slow    FDRE/C                   n/a            0.350         12.500      12.150     SLICE_X145Y260      prbs1Inst/r_reg[2]/C
High Pulse Width  Fast    FDCE/C                   n/a            0.350         12.500      12.150     SLICE_X144Y258      gt0_txfsmresetdone_r2_reg/C
High Pulse Width  Fast    FDCE/C                   n/a            0.350         12.500      12.150     SLICE_X144Y258      gt0_txfsmresetdone_r_reg/C
High Pulse Width  Fast    FDSE/C                   n/a            0.350         12.500      12.150     SLICE_X144Y260      prbs1Inst/r_reg[0]/C
High Pulse Width  Fast    FDSE/C                   n/a            0.350         12.500      12.150     SLICE_X144Y260      prbs1Inst/r_reg[1]/C
High Pulse Width  Fast    FDRE/C                   n/a            0.350         12.500      12.150     SLICE_X145Y260      prbs1Inst/r_reg[2]/C
High Pulse Width  Fast    FDSE/C                   n/a            0.350         12.500      12.150     SLICE_X144Y260      prbs1Inst/r_reg[3]/C
High Pulse Width  Fast    FDRE/C                   n/a            0.350         12.500      12.150     SLICE_X145Y260      prbs1Inst/r_reg[4]/C
High Pulse Width  Fast    FDRE/C                   n/a            0.350         12.500      12.150     SLICE_X145Y260      prbs1Inst/r_reg[5]/C
High Pulse Width  Fast    FDSE/C                   n/a            0.350         12.500      12.150     SLICE_X144Y260      prbs1Inst/r_reg[6]/C
High Pulse Width  Slow    FDCE/C                   n/a            0.350         12.500      12.150     SLICE_X144Y258      gt0_txfsmresetdone_r2_reg/C



