// Seed: 1254456620
module module_0 (
    input tri  id_0,
    input tri0 id_1,
    input wand id_2,
    input wire id_3,
    input wand id_4
);
  logic [7:0] id_6;
  assign id_6[1] = 1'b0;
  wire id_7;
endmodule
module module_1 (
    input wor id_0,
    input supply0 id_1,
    input supply1 id_2,
    input supply0 id_3,
    input supply1 id_4,
    input uwire id_5,
    output logic id_6
);
  module_0(
      id_3, id_5, id_5, id_2, id_5
  );
  initial begin
    id_6 <= id_0 & 1'b0;
  end
  reg  id_8;
  wire id_9;
  initial begin
    assume #1  (1'b0) $display(1, 1);
    release id_9;
    if (1) begin
      if (id_3 && id_8 - id_1) begin
        $display(id_9, 1 == 1);
      end else id_8 <= 1;
    end
  end
endmodule
