

================================================================
== Vitis HLS Report for 'CnnKernel_YourCode_Pipeline_maxpool_VITIS_LOOP_84_7'
================================================================
* Date:           Fri May 27 19:41:01 2022

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:07 MDT 2021)
* Project:        CnnKernel
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcvu9p-flgb2104-2-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  2.891 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     6276|     6276|  25.104 us|  25.104 us|  6276|  6276|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                           |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |         Loop Name         |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- maxpool_VITIS_LOOP_84_7  |     6274|     6274|         5|          2|          1|  3136|       yes|
        +---------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|      336|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        -|        -|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|      141|    -|
|Register             |        -|     -|      133|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|      133|      477|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1440|  2280|   788160|   394080|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4320|  6840|  2364480|  1182240|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+----+---+----+------------+------------+
    |      Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+----+---+----+------------+------------+
    |add_ln83_1_fu_200_p2     |         +|   0|  0|  19|          12|           1|
    |add_ln83_fu_212_p2       |         +|   0|  0|  13|           6|           1|
    |add_ln84_fu_240_p2       |         +|   0|  0|  13|           6|           1|
    |add_ln85_1_fu_429_p2     |         +|   0|  0|  20|          20|          20|
    |add_ln85_fu_395_p2       |         +|   0|  0|  24|          17|          17|
    |add_ln86_1_fu_346_p2     |         +|   0|  0|  21|          14|          14|
    |add_ln86_fu_335_p2       |         +|   0|  0|  21|          14|          14|
    |add_ln87_1_fu_373_p2     |         +|   0|  0|  21|          14|          14|
    |add_ln87_fu_367_p2       |         +|   0|  0|  21|          14|          14|
    |sub_ln85_1_fu_420_p2     |         -|   0|  0|  20|          20|          20|
    |sub_ln86_1_fu_318_p2     |         -|   0|  0|  21|          14|          14|
    |sub_ln86_fu_286_p2       |         -|   0|  0|  21|          14|          14|
    |grp_fu_148_p2            |      icmp|   0|  0|  13|          17|          17|
    |icmp_ln1547_2_fu_387_p2  |      icmp|   0|  0|  13|          17|          17|
    |icmp_ln83_fu_194_p2      |      icmp|   0|  0|  12|          12|          11|
    |icmp_ln84_fu_218_p2      |      icmp|   0|  0|  10|           6|           5|
    |or_ln83_fu_292_p2        |        or|   0|  0|   7|           7|           1|
    |or_ln87_fu_357_p2        |        or|   0|  0|   7|           7|           1|
    |grp_fu_154_p3            |    select|   0|  0|  17|           1|          17|
    |output_V_d0              |    select|   0|  0|   8|           1|           8|
    |select_ln83_1_fu_232_p3  |    select|   0|  0|   6|           1|           6|
    |select_ln83_fu_224_p3    |    select|   0|  0|   6|           1|           1|
    |ap_enable_pp0            |       xor|   0|  0|   2|           1|           2|
    +-------------------------+----------+----+---+----+------------+------------+
    |Total                    |          |   0|  0| 336|         236|         230|
    +-------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------------------+----+-----------+-----+-----------+
    |                   Name                  | LUT| Input Size| Bits| Total Bits|
    +-----------------------------------------+----+-----------+-----+-----------+
    |C_V_address0                             |  14|          3|   14|         42|
    |C_V_address1                             |  14|          3|   14|         42|
    |ap_NS_fsm                                |  14|          3|    1|          3|
    |ap_done_int                              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0                  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2                  |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter1_reg         |   9|          2|    1|          2|
    |ap_sig_allocacmp_h_load                  |   9|          2|    6|         12|
    |ap_sig_allocacmp_indvar_flatten167_load  |   9|          2|   12|         24|
    |ap_sig_allocacmp_w_load                  |   9|          2|    6|         12|
    |h_fu_80                                  |   9|          2|    6|         12|
    |indvar_flatten167_fu_84                  |   9|          2|   12|         24|
    |w_fu_76                                  |   9|          2|    6|         12|
    +-----------------------------------------+----+-----------+-----+-----------+
    |Total                                    | 141|         31|   82|        193|
    +-----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------+----+----+-----+-----------+
    |                 Name                | FF | LUT| Bits| Const Bits|
    +-------------------------------------+----+----+-----+-----------+
    |add_ln87_1_reg_505                   |  13|   0|   14|          1|
    |add_ln87_reg_500                     |  13|   0|   14|          1|
    |ap_CS_fsm                            |   2|   0|    2|          0|
    |ap_done_reg                          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2              |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg     |   1|   0|    1|          0|
    |h_fu_80                              |   6|   0|    6|          0|
    |icmp_ln1547_2_reg_530                |   1|   0|    1|          0|
    |icmp_ln83_reg_472                    |   1|   0|    1|          0|
    |indvar_flatten167_fu_84              |  12|   0|   12|          0|
    |select_ln32_reg_510                  |  17|   0|   17|          0|
    |select_ln83_1_reg_482                |   6|   0|    6|          0|
    |select_ln83_1_reg_482_pp0_iter1_reg  |   6|   0|    6|          0|
    |select_ln83_reg_476                  |   6|   0|    6|          0|
    |select_ln83_reg_476_pp0_iter1_reg    |   6|   0|    6|          0|
    |sub_ln85_cast_reg_467                |  17|   0|   17|          0|
    |tmp_6_reg_525                        |   8|   0|    8|          0|
    |tmp_7_reg_535                        |   8|   0|    8|          0|
    |w_fu_76                              |   6|   0|    6|          0|
    +-------------------------------------+----+----+-----+-----------+
    |Total                                | 133|   0|  135|          2|
    +-------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+-----------------------------------------------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  |                    Source Object                    |    C Type    |
+-------------------+-----+-----+------------+-----------------------------------------------------+--------------+
|ap_clk             |   in|    1|  ap_ctrl_hs|  CnnKernel_YourCode_Pipeline_maxpool_VITIS_LOOP_84_7|  return value|
|ap_rst             |   in|    1|  ap_ctrl_hs|  CnnKernel_YourCode_Pipeline_maxpool_VITIS_LOOP_84_7|  return value|
|ap_start           |   in|    1|  ap_ctrl_hs|  CnnKernel_YourCode_Pipeline_maxpool_VITIS_LOOP_84_7|  return value|
|ap_done            |  out|    1|  ap_ctrl_hs|  CnnKernel_YourCode_Pipeline_maxpool_VITIS_LOOP_84_7|  return value|
|ap_idle            |  out|    1|  ap_ctrl_hs|  CnnKernel_YourCode_Pipeline_maxpool_VITIS_LOOP_84_7|  return value|
|ap_ready           |  out|    1|  ap_ctrl_hs|  CnnKernel_YourCode_Pipeline_maxpool_VITIS_LOOP_84_7|  return value|
|sub_ln85           |   in|   16|     ap_none|                                             sub_ln85|        scalar|
|C_V_address0       |  out|   14|   ap_memory|                                                  C_V|         array|
|C_V_ce0            |  out|    1|   ap_memory|                                                  C_V|         array|
|C_V_q0             |   in|   17|   ap_memory|                                                  C_V|         array|
|C_V_address1       |  out|   14|   ap_memory|                                                  C_V|         array|
|C_V_ce1            |  out|    1|   ap_memory|                                                  C_V|         array|
|C_V_q1             |   in|   17|   ap_memory|                                                  C_V|         array|
|output_V_address0  |  out|   20|   ap_memory|                                             output_V|         array|
|output_V_ce0       |  out|    1|   ap_memory|                                             output_V|         array|
|output_V_we0       |  out|    1|   ap_memory|                                             output_V|         array|
|output_V_d0        |  out|    8|   ap_memory|                                             output_V|         array|
+-------------------+-----+-----+------------+-----------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 5


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 1
  Pipeline-0 : II = 2, D = 5, States = { 1 2 3 4 5 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%w = alloca i32 1"   --->   Operation 8 'alloca' 'w' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%h = alloca i32 1"   --->   Operation 9 'alloca' 'h' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%indvar_flatten167 = alloca i32 1"   --->   Operation 10 'alloca' 'indvar_flatten167' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%sub_ln85_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sub_ln85"   --->   Operation 11 'read' 'sub_ln85_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%sub_ln85_cast = sext i16 %sub_ln85_read"   --->   Operation 12 'sext' 'sub_ln85_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.38ns)   --->   "%store_ln0 = store i12 0, i12 %indvar_flatten167"   --->   Operation 13 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 14 [1/1] (0.38ns)   --->   "%store_ln0 = store i6 0, i6 %h"   --->   Operation 14 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 15 [1/1] (0.38ns)   --->   "%store_ln0 = store i6 0, i6 %w"   --->   Operation 15 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader.preheader"   --->   Operation 16 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%indvar_flatten167_load = load i12 %indvar_flatten167" [/home/centos/CS133-lab4/lab4/cnn-krnl.cpp:83]   --->   Operation 17 'load' 'indvar_flatten167_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 18 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.62ns)   --->   "%icmp_ln83 = icmp_eq  i12 %indvar_flatten167_load, i12 3136" [/home/centos/CS133-lab4/lab4/cnn-krnl.cpp:83]   --->   Operation 19 'icmp' 'icmp_ln83' <Predicate = true> <Delay = 0.62> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (0.74ns)   --->   "%add_ln83_1 = add i12 %indvar_flatten167_load, i12 1" [/home/centos/CS133-lab4/lab4/cnn-krnl.cpp:83]   --->   Operation 20 'add' 'add_ln83_1' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%br_ln83 = br i1 %icmp_ln83, void %.preheader, void %.exitStub" [/home/centos/CS133-lab4/lab4/cnn-krnl.cpp:83]   --->   Operation 21 'br' 'br_ln83' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%w_load = load i6 %w" [/home/centos/CS133-lab4/lab4/cnn-krnl.cpp:84]   --->   Operation 22 'load' 'w_load' <Predicate = (!icmp_ln83)> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%h_load = load i6 %h" [/home/centos/CS133-lab4/lab4/cnn-krnl.cpp:83]   --->   Operation 23 'load' 'h_load' <Predicate = (!icmp_ln83)> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.70ns)   --->   "%add_ln83 = add i6 %h_load, i6 1" [/home/centos/CS133-lab4/lab4/cnn-krnl.cpp:83]   --->   Operation 24 'add' 'add_ln83' <Predicate = (!icmp_ln83)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (0.61ns)   --->   "%icmp_ln84 = icmp_eq  i6 %w_load, i6 56" [/home/centos/CS133-lab4/lab4/cnn-krnl.cpp:84]   --->   Operation 25 'icmp' 'icmp_ln84' <Predicate = (!icmp_ln83)> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (0.29ns)   --->   "%select_ln83 = select i1 %icmp_ln84, i6 0, i6 %w_load" [/home/centos/CS133-lab4/lab4/cnn-krnl.cpp:83]   --->   Operation 26 'select' 'select_ln83' <Predicate = (!icmp_ln83)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (0.29ns)   --->   "%select_ln83_1 = select i1 %icmp_ln84, i6 %add_ln83, i6 %h_load" [/home/centos/CS133-lab4/lab4/cnn-krnl.cpp:83]   --->   Operation 27 'select' 'select_ln83_1' <Predicate = (!icmp_ln83)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (0.70ns)   --->   "%add_ln84 = add i6 %select_ln83, i6 1" [/home/centos/CS133-lab4/lab4/cnn-krnl.cpp:84]   --->   Operation 28 'add' 'add_ln84' <Predicate = (!icmp_ln83)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (0.38ns)   --->   "%store_ln83 = store i12 %add_ln83_1, i12 %indvar_flatten167" [/home/centos/CS133-lab4/lab4/cnn-krnl.cpp:83]   --->   Operation 29 'store' 'store_ln83' <Predicate = (!icmp_ln83)> <Delay = 0.38>
ST_1 : Operation 30 [1/1] (0.38ns)   --->   "%store_ln83 = store i6 %select_ln83_1, i6 %h" [/home/centos/CS133-lab4/lab4/cnn-krnl.cpp:83]   --->   Operation 30 'store' 'store_ln83' <Predicate = (!icmp_ln83)> <Delay = 0.38>
ST_1 : Operation 31 [1/1] (0.38ns)   --->   "%store_ln84 = store i6 %add_ln84, i6 %w" [/home/centos/CS133-lab4/lab4/cnn-krnl.cpp:84]   --->   Operation 31 'store' 'store_ln84' <Predicate = (!icmp_ln83)> <Delay = 0.38>

State 2 <SV = 1> <Delay = 2.77>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%p_cast27_mid2_v = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i6.i1, i6 %select_ln83_1, i1 0" [/home/centos/CS133-lab4/lab4/cnn-krnl.cpp:83]   --->   Operation 32 'bitconcatenate' 'p_cast27_mid2_v' <Predicate = (!icmp_ln83)> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i6.i8, i6 %select_ln83_1, i8 0" [/home/centos/CS133-lab4/lab4/cnn-krnl.cpp:86]   --->   Operation 33 'bitconcatenate' 'tmp_s' <Predicate = (!icmp_ln83)> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%tmp_3 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i6.i5, i6 %select_ln83_1, i5 0" [/home/centos/CS133-lab4/lab4/cnn-krnl.cpp:86]   --->   Operation 34 'bitconcatenate' 'tmp_3' <Predicate = (!icmp_ln83)> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%zext_ln86 = zext i11 %tmp_3" [/home/centos/CS133-lab4/lab4/cnn-krnl.cpp:86]   --->   Operation 35 'zext' 'zext_ln86' <Predicate = (!icmp_ln83)> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.76ns)   --->   "%sub_ln86 = sub i14 %tmp_s, i14 %zext_ln86" [/home/centos/CS133-lab4/lab4/cnn-krnl.cpp:86]   --->   Operation 36 'sub' 'sub_ln86' <Predicate = (!icmp_ln83)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%or_ln83 = or i7 %p_cast27_mid2_v, i7 1" [/home/centos/CS133-lab4/lab4/cnn-krnl.cpp:83]   --->   Operation 37 'or' 'or_ln83' <Predicate = (!icmp_ln83)> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%tmp_4 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i7.i7, i7 %or_ln83, i7 0" [/home/centos/CS133-lab4/lab4/cnn-krnl.cpp:86]   --->   Operation 38 'bitconcatenate' 'tmp_4' <Predicate = (!icmp_ln83)> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%tmp_5 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i7.i4, i7 %or_ln83, i4 0" [/home/centos/CS133-lab4/lab4/cnn-krnl.cpp:86]   --->   Operation 39 'bitconcatenate' 'tmp_5' <Predicate = (!icmp_ln83)> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%zext_ln86_1 = zext i11 %tmp_5" [/home/centos/CS133-lab4/lab4/cnn-krnl.cpp:86]   --->   Operation 40 'zext' 'zext_ln86_1' <Predicate = (!icmp_ln83)> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.76ns)   --->   "%sub_ln86_1 = sub i14 %tmp_4, i14 %zext_ln86_1" [/home/centos/CS133-lab4/lab4/cnn-krnl.cpp:86]   --->   Operation 41 'sub' 'sub_ln86_1' <Predicate = (!icmp_ln83)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%shl_ln6 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i6.i1, i6 %select_ln83, i1 0" [/home/centos/CS133-lab4/lab4/cnn-krnl.cpp:86]   --->   Operation 42 'bitconcatenate' 'shl_ln6' <Predicate = (!icmp_ln83)> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%zext_ln86_2 = zext i7 %shl_ln6" [/home/centos/CS133-lab4/lab4/cnn-krnl.cpp:86]   --->   Operation 43 'zext' 'zext_ln86_2' <Predicate = (!icmp_ln83)> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.76ns)   --->   "%add_ln86 = add i14 %sub_ln86, i14 %zext_ln86_2" [/home/centos/CS133-lab4/lab4/cnn-krnl.cpp:86]   --->   Operation 44 'add' 'add_ln86' <Predicate = (!icmp_ln83)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%zext_ln86_3 = zext i14 %add_ln86" [/home/centos/CS133-lab4/lab4/cnn-krnl.cpp:86]   --->   Operation 45 'zext' 'zext_ln86_3' <Predicate = (!icmp_ln83)> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%C_V_addr = getelementptr i17 %C_V, i64 0, i64 %zext_ln86_3" [/home/centos/CS133-lab4/lab4/cnn-krnl.cpp:86]   --->   Operation 46 'getelementptr' 'C_V_addr' <Predicate = (!icmp_ln83)> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.76ns)   --->   "%add_ln86_1 = add i14 %sub_ln86_1, i14 %zext_ln86_2" [/home/centos/CS133-lab4/lab4/cnn-krnl.cpp:86]   --->   Operation 47 'add' 'add_ln86_1' <Predicate = (!icmp_ln83)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%zext_ln86_4 = zext i14 %add_ln86_1" [/home/centos/CS133-lab4/lab4/cnn-krnl.cpp:86]   --->   Operation 48 'zext' 'zext_ln86_4' <Predicate = (!icmp_ln83)> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%C_V_addr_1 = getelementptr i17 %C_V, i64 0, i64 %zext_ln86_4" [/home/centos/CS133-lab4/lab4/cnn-krnl.cpp:86]   --->   Operation 49 'getelementptr' 'C_V_addr_1' <Predicate = (!icmp_ln83)> <Delay = 0.00>
ST_2 : Operation 50 [2/2] (1.24ns)   --->   "%C_V_load = load i14 %C_V_addr" [/home/centos/CS133-lab4/lab4/cnn-krnl.cpp:86]   --->   Operation 50 'load' 'C_V_load' <Predicate = (!icmp_ln83)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 17> <Depth = 12544> <RAM>
ST_2 : Operation 51 [2/2] (1.24ns)   --->   "%C_V_load_1 = load i14 %C_V_addr_1" [/home/centos/CS133-lab4/lab4/cnn-krnl.cpp:86]   --->   Operation 51 'load' 'C_V_load_1' <Predicate = (!icmp_ln83)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 17> <Depth = 12544> <RAM>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%or_ln87 = or i7 %shl_ln6, i7 1" [/home/centos/CS133-lab4/lab4/cnn-krnl.cpp:87]   --->   Operation 52 'or' 'or_ln87' <Predicate = (!icmp_ln83)> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%zext_ln87 = zext i7 %or_ln87" [/home/centos/CS133-lab4/lab4/cnn-krnl.cpp:87]   --->   Operation 53 'zext' 'zext_ln87' <Predicate = (!icmp_ln83)> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.76ns)   --->   "%add_ln87 = add i14 %sub_ln86, i14 %zext_ln87" [/home/centos/CS133-lab4/lab4/cnn-krnl.cpp:87]   --->   Operation 54 'add' 'add_ln87' <Predicate = (!icmp_ln83)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 55 [1/1] (0.76ns)   --->   "%add_ln87_1 = add i14 %sub_ln86_1, i14 %zext_ln87" [/home/centos/CS133-lab4/lab4/cnn-krnl.cpp:87]   --->   Operation 55 'add' 'add_ln87_1' <Predicate = (!icmp_ln83)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 2.20>
ST_3 : Operation 56 [1/2] (1.24ns)   --->   "%C_V_load = load i14 %C_V_addr" [/home/centos/CS133-lab4/lab4/cnn-krnl.cpp:86]   --->   Operation 56 'load' 'C_V_load' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 17> <Depth = 12544> <RAM>
ST_3 : Operation 57 [1/2] (1.24ns)   --->   "%C_V_load_1 = load i14 %C_V_addr_1" [/home/centos/CS133-lab4/lab4/cnn-krnl.cpp:86]   --->   Operation 57 'load' 'C_V_load_1' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 17> <Depth = 12544> <RAM>
ST_3 : Operation 58 [1/1] (0.68ns)   --->   "%icmp_ln1547 = icmp_sgt  i17 %C_V_load, i17 %C_V_load_1"   --->   Operation 58 'icmp' 'icmp_ln1547' <Predicate = true> <Delay = 0.68> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 59 [1/1] (0.26ns)   --->   "%select_ln32 = select i1 %icmp_ln1547, i17 %C_V_load, i17 %C_V_load_1" [/home/centos/CS133-lab4/lab4/lib/cnn-krnl.h:32]   --->   Operation 59 'select' 'select_ln32' <Predicate = true> <Delay = 0.26> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "%zext_ln87_1 = zext i14 %add_ln87" [/home/centos/CS133-lab4/lab4/cnn-krnl.cpp:87]   --->   Operation 60 'zext' 'zext_ln87_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 61 [1/1] (0.00ns)   --->   "%C_V_addr_2 = getelementptr i17 %C_V, i64 0, i64 %zext_ln87_1" [/home/centos/CS133-lab4/lab4/cnn-krnl.cpp:87]   --->   Operation 61 'getelementptr' 'C_V_addr_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 62 [1/1] (0.00ns)   --->   "%zext_ln87_2 = zext i14 %add_ln87_1" [/home/centos/CS133-lab4/lab4/cnn-krnl.cpp:87]   --->   Operation 62 'zext' 'zext_ln87_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 63 [1/1] (0.00ns)   --->   "%C_V_addr_3 = getelementptr i17 %C_V, i64 0, i64 %zext_ln87_2" [/home/centos/CS133-lab4/lab4/cnn-krnl.cpp:87]   --->   Operation 63 'getelementptr' 'C_V_addr_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 64 [2/2] (1.24ns)   --->   "%C_V_load_2 = load i14 %C_V_addr_2" [/home/centos/CS133-lab4/lab4/cnn-krnl.cpp:87]   --->   Operation 64 'load' 'C_V_load_2' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 17> <Depth = 12544> <RAM>
ST_3 : Operation 65 [2/2] (1.24ns)   --->   "%C_V_load_3 = load i14 %C_V_addr_3" [/home/centos/CS133-lab4/lab4/cnn-krnl.cpp:87]   --->   Operation 65 'load' 'C_V_load_3' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 17> <Depth = 12544> <RAM>
ST_3 : Operation 66 [1/1] (0.00ns)   --->   "%tmp_6 = partselect i8 @_ssdm_op_PartSelect.i8.i17.i32.i32, i17 %select_ln32, i32 8, i32 15"   --->   Operation 66 'partselect' 'tmp_6' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 90 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 90 'ret' 'ret_ln0' <Predicate = (icmp_ln83)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 2.89>
ST_4 : Operation 67 [1/2] (1.24ns)   --->   "%C_V_load_2 = load i14 %C_V_addr_2" [/home/centos/CS133-lab4/lab4/cnn-krnl.cpp:87]   --->   Operation 67 'load' 'C_V_load_2' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 17> <Depth = 12544> <RAM>
ST_4 : Operation 68 [1/2] (1.24ns)   --->   "%C_V_load_3 = load i14 %C_V_addr_3" [/home/centos/CS133-lab4/lab4/cnn-krnl.cpp:87]   --->   Operation 68 'load' 'C_V_load_3' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 17> <Depth = 12544> <RAM>
ST_4 : Operation 69 [1/1] (0.68ns)   --->   "%icmp_ln1547_1 = icmp_sgt  i17 %C_V_load_2, i17 %C_V_load_3"   --->   Operation 69 'icmp' 'icmp_ln1547_1' <Predicate = true> <Delay = 0.68> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 70 [1/1] (0.26ns)   --->   "%select_ln32_1 = select i1 %icmp_ln1547_1, i17 %C_V_load_2, i17 %C_V_load_3" [/home/centos/CS133-lab4/lab4/lib/cnn-krnl.h:32]   --->   Operation 70 'select' 'select_ln32_1' <Predicate = true> <Delay = 0.26> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 71 [1/1] (0.68ns)   --->   "%icmp_ln1547_2 = icmp_sgt  i17 %select_ln32, i17 %select_ln32_1"   --->   Operation 71 'icmp' 'icmp_ln1547_2' <Predicate = true> <Delay = 0.68> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 72 [1/1] (0.00ns)   --->   "%tmp_7 = partselect i8 @_ssdm_op_PartSelect.i8.i17.i32.i32, i17 %select_ln32_1, i32 8, i32 15"   --->   Operation 72 'partselect' 'tmp_7' <Predicate = true> <Delay = 0.00>

State 5 <SV = 4> <Delay = 2.72>
ST_5 : Operation 73 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @maxpool_VITIS_LOOP_84_7_str"   --->   Operation 73 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 74 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 3136, i64 3136, i64 3136"   --->   Operation 74 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 75 [1/1] (0.00ns)   --->   "%zext_ln85 = zext i6 %select_ln83_1" [/home/centos/CS133-lab4/lab4/cnn-krnl.cpp:85]   --->   Operation 75 'zext' 'zext_ln85' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 76 [1/1] (0.78ns)   --->   "%add_ln85 = add i17 %sub_ln85_cast, i17 %zext_ln85" [/home/centos/CS133-lab4/lab4/cnn-krnl.cpp:85]   --->   Operation 76 'add' 'add_ln85' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 77 [1/1] (0.00ns)   --->   "%trunc_ln85 = trunc i17 %add_ln85" [/home/centos/CS133-lab4/lab4/cnn-krnl.cpp:85]   --->   Operation 77 'trunc' 'trunc_ln85' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 78 [1/1] (0.00ns)   --->   "%p_shl30_cast = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i14.i6, i14 %trunc_ln85, i6 0" [/home/centos/CS133-lab4/lab4/cnn-krnl.cpp:85]   --->   Operation 78 'bitconcatenate' 'p_shl30_cast' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 79 [1/1] (0.00ns)   --->   "%p_shl31_cast = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i17.i3, i17 %add_ln85, i3 0" [/home/centos/CS133-lab4/lab4/cnn-krnl.cpp:85]   --->   Operation 79 'bitconcatenate' 'p_shl31_cast' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 80 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln85_1 = sub i20 %p_shl30_cast, i20 %p_shl31_cast" [/home/centos/CS133-lab4/lab4/cnn-krnl.cpp:85]   --->   Operation 80 'sub' 'sub_ln85_1' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 81 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 81 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 82 [1/1] (0.00ns)   --->   "%zext_ln85_1 = zext i6 %select_ln83" [/home/centos/CS133-lab4/lab4/cnn-krnl.cpp:85]   --->   Operation 82 'zext' 'zext_ln85_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 83 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%add_ln85_1 = add i20 %sub_ln85_1, i20 %zext_ln85_1" [/home/centos/CS133-lab4/lab4/cnn-krnl.cpp:85]   --->   Operation 83 'add' 'add_ln85_1' <Predicate = true> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 84 [1/1] (0.00ns)   --->   "%zext_ln85_2 = zext i20 %add_ln85_1" [/home/centos/CS133-lab4/lab4/cnn-krnl.cpp:85]   --->   Operation 84 'zext' 'zext_ln85_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 85 [1/1] (0.00ns)   --->   "%output_V_addr = getelementptr i8 %output_V, i64 0, i64 %zext_ln85_2" [/home/centos/CS133-lab4/lab4/cnn-krnl.cpp:85]   --->   Operation 85 'getelementptr' 'output_V_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 86 [1/1] (0.00ns)   --->   "%specloopname_ln84 = specloopname void @_ssdm_op_SpecLoopName, void @empty_24" [/home/centos/CS133-lab4/lab4/cnn-krnl.cpp:84]   --->   Operation 86 'specloopname' 'specloopname_ln84' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 87 [1/1] (0.30ns)   --->   "%select_ln32_2 = select i1 %icmp_ln1547_2, i8 %tmp_6, i8 %tmp_7" [/home/centos/CS133-lab4/lab4/lib/cnn-krnl.h:32]   --->   Operation 87 'select' 'select_ln32_2' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 88 [1/1] (1.24ns)   --->   "%store_ln85 = store i8 %select_ln32_2, i20 %output_V_addr" [/home/centos/CS133-lab4/lab4/cnn-krnl.cpp:85]   --->   Operation 88 'store' 'store_ln85' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 802816> <RAM>
ST_5 : Operation 89 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader.preheader"   --->   Operation 89 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ sub_ln85]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ C_V]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ output_V]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
w                      (alloca           ) [ 010000]
h                      (alloca           ) [ 010000]
indvar_flatten167      (alloca           ) [ 010000]
sub_ln85_read          (read             ) [ 000000]
sub_ln85_cast          (sext             ) [ 011111]
store_ln0              (store            ) [ 000000]
store_ln0              (store            ) [ 000000]
store_ln0              (store            ) [ 000000]
br_ln0                 (br               ) [ 000000]
indvar_flatten167_load (load             ) [ 000000]
specpipeline_ln0       (specpipeline     ) [ 000000]
icmp_ln83              (icmp             ) [ 011100]
add_ln83_1             (add              ) [ 000000]
br_ln83                (br               ) [ 000000]
w_load                 (load             ) [ 000000]
h_load                 (load             ) [ 000000]
add_ln83               (add              ) [ 000000]
icmp_ln84              (icmp             ) [ 000000]
select_ln83            (select           ) [ 011111]
select_ln83_1          (select           ) [ 011111]
add_ln84               (add              ) [ 000000]
store_ln83             (store            ) [ 000000]
store_ln83             (store            ) [ 000000]
store_ln84             (store            ) [ 000000]
p_cast27_mid2_v        (bitconcatenate   ) [ 000000]
tmp_s                  (bitconcatenate   ) [ 000000]
tmp_3                  (bitconcatenate   ) [ 000000]
zext_ln86              (zext             ) [ 000000]
sub_ln86               (sub              ) [ 000000]
or_ln83                (or               ) [ 000000]
tmp_4                  (bitconcatenate   ) [ 000000]
tmp_5                  (bitconcatenate   ) [ 000000]
zext_ln86_1            (zext             ) [ 000000]
sub_ln86_1             (sub              ) [ 000000]
shl_ln6                (bitconcatenate   ) [ 000000]
zext_ln86_2            (zext             ) [ 000000]
add_ln86               (add              ) [ 000000]
zext_ln86_3            (zext             ) [ 000000]
C_V_addr               (getelementptr    ) [ 010100]
add_ln86_1             (add              ) [ 000000]
zext_ln86_4            (zext             ) [ 000000]
C_V_addr_1             (getelementptr    ) [ 010100]
or_ln87                (or               ) [ 000000]
zext_ln87              (zext             ) [ 000000]
add_ln87               (add              ) [ 010100]
add_ln87_1             (add              ) [ 010100]
C_V_load               (load             ) [ 000000]
C_V_load_1             (load             ) [ 000000]
icmp_ln1547            (icmp             ) [ 000000]
select_ln32            (select           ) [ 001010]
zext_ln87_1            (zext             ) [ 000000]
C_V_addr_2             (getelementptr    ) [ 001010]
zext_ln87_2            (zext             ) [ 000000]
C_V_addr_3             (getelementptr    ) [ 001010]
tmp_6                  (partselect       ) [ 011011]
C_V_load_2             (load             ) [ 000000]
C_V_load_3             (load             ) [ 000000]
icmp_ln1547_1          (icmp             ) [ 000000]
select_ln32_1          (select           ) [ 000000]
icmp_ln1547_2          (icmp             ) [ 010001]
tmp_7                  (partselect       ) [ 010001]
specloopname_ln0       (specloopname     ) [ 000000]
speclooptripcount_ln0  (speclooptripcount) [ 000000]
zext_ln85              (zext             ) [ 000000]
add_ln85               (add              ) [ 000000]
trunc_ln85             (trunc            ) [ 000000]
p_shl30_cast           (bitconcatenate   ) [ 000000]
p_shl31_cast           (bitconcatenate   ) [ 000000]
sub_ln85_1             (sub              ) [ 000000]
specpipeline_ln0       (specpipeline     ) [ 000000]
zext_ln85_1            (zext             ) [ 000000]
add_ln85_1             (add              ) [ 000000]
zext_ln85_2            (zext             ) [ 000000]
output_V_addr          (getelementptr    ) [ 000000]
specloopname_ln84      (specloopname     ) [ 000000]
select_ln32_2          (select           ) [ 000000]
store_ln85             (store            ) [ 000000]
br_ln0                 (br               ) [ 000000]
ret_ln0                (ret              ) [ 000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="sub_ln85">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sub_ln85"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="C_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="C_V"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="output_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i16"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i7.i6.i1"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i14.i6.i8"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i11.i6.i5"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i14.i7.i7"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i11.i7.i4"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i17.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="maxpool_VITIS_LOOP_84_7_str"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i20.i14.i6"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i20.i17.i3"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_24"/></StgValue>
</bind>
</comp>

<comp id="76" class="1004" name="w_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="1" slack="0"/>
<pin id="78" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="w/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="h_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="1" slack="0"/>
<pin id="82" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="h/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="indvar_flatten167_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="1" slack="0"/>
<pin id="86" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten167/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="sub_ln85_read_read_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="16" slack="0"/>
<pin id="90" dir="0" index="1" bw="16" slack="0"/>
<pin id="91" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sub_ln85_read/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="C_V_addr_gep_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="17" slack="0"/>
<pin id="96" dir="0" index="1" bw="1" slack="0"/>
<pin id="97" dir="0" index="2" bw="14" slack="0"/>
<pin id="98" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="C_V_addr/2 "/>
</bind>
</comp>

<comp id="101" class="1004" name="C_V_addr_1_gep_fu_101">
<pin_list>
<pin id="102" dir="0" index="0" bw="17" slack="0"/>
<pin id="103" dir="0" index="1" bw="1" slack="0"/>
<pin id="104" dir="0" index="2" bw="14" slack="0"/>
<pin id="105" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="C_V_addr_1/2 "/>
</bind>
</comp>

<comp id="108" class="1004" name="grp_access_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="14" slack="0"/>
<pin id="110" dir="0" index="1" bw="17" slack="2147483647"/>
<pin id="111" dir="0" index="2" bw="0" slack="0"/>
<pin id="113" dir="0" index="4" bw="14" slack="2147483647"/>
<pin id="114" dir="0" index="5" bw="17" slack="2147483647"/>
<pin id="115" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="112" dir="1" index="3" bw="17" slack="0"/>
<pin id="116" dir="1" index="7" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="C_V_load/2 C_V_load_1/2 C_V_load_2/3 C_V_load_3/3 "/>
</bind>
</comp>

<comp id="119" class="1004" name="C_V_addr_2_gep_fu_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="17" slack="0"/>
<pin id="121" dir="0" index="1" bw="1" slack="0"/>
<pin id="122" dir="0" index="2" bw="14" slack="0"/>
<pin id="123" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="C_V_addr_2/3 "/>
</bind>
</comp>

<comp id="126" class="1004" name="C_V_addr_3_gep_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="17" slack="0"/>
<pin id="128" dir="0" index="1" bw="1" slack="0"/>
<pin id="129" dir="0" index="2" bw="14" slack="0"/>
<pin id="130" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="C_V_addr_3/3 "/>
</bind>
</comp>

<comp id="135" class="1004" name="output_V_addr_gep_fu_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="8" slack="0"/>
<pin id="137" dir="0" index="1" bw="1" slack="0"/>
<pin id="138" dir="0" index="2" bw="20" slack="0"/>
<pin id="139" dir="1" index="3" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_V_addr/5 "/>
</bind>
</comp>

<comp id="142" class="1004" name="store_ln85_access_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="20" slack="0"/>
<pin id="144" dir="0" index="1" bw="8" slack="0"/>
<pin id="145" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="146" dir="1" index="3" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln85/5 "/>
</bind>
</comp>

<comp id="148" class="1004" name="grp_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="17" slack="0"/>
<pin id="150" dir="0" index="1" bw="17" slack="0"/>
<pin id="151" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1547/3 icmp_ln1547_1/4 "/>
</bind>
</comp>

<comp id="154" class="1004" name="grp_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="1" slack="0"/>
<pin id="156" dir="0" index="1" bw="17" slack="0"/>
<pin id="157" dir="0" index="2" bw="17" slack="0"/>
<pin id="158" dir="1" index="3" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln32/3 select_ln32_1/4 "/>
</bind>
</comp>

<comp id="162" class="1004" name="grp_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="8" slack="0"/>
<pin id="164" dir="0" index="1" bw="17" slack="0"/>
<pin id="165" dir="0" index="2" bw="5" slack="0"/>
<pin id="166" dir="0" index="3" bw="5" slack="0"/>
<pin id="167" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_6/3 tmp_7/4 "/>
</bind>
</comp>

<comp id="172" class="1004" name="sub_ln85_cast_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="16" slack="0"/>
<pin id="174" dir="1" index="1" bw="17" slack="4"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sub_ln85_cast/1 "/>
</bind>
</comp>

<comp id="176" class="1004" name="store_ln0_store_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="1" slack="0"/>
<pin id="178" dir="0" index="1" bw="12" slack="0"/>
<pin id="179" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="181" class="1004" name="store_ln0_store_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="1" slack="0"/>
<pin id="183" dir="0" index="1" bw="6" slack="0"/>
<pin id="184" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="186" class="1004" name="store_ln0_store_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="1" slack="0"/>
<pin id="188" dir="0" index="1" bw="6" slack="0"/>
<pin id="189" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="191" class="1004" name="indvar_flatten167_load_load_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="12" slack="0"/>
<pin id="193" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten167_load/1 "/>
</bind>
</comp>

<comp id="194" class="1004" name="icmp_ln83_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="12" slack="0"/>
<pin id="196" dir="0" index="1" bw="12" slack="0"/>
<pin id="197" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln83/1 "/>
</bind>
</comp>

<comp id="200" class="1004" name="add_ln83_1_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="12" slack="0"/>
<pin id="202" dir="0" index="1" bw="1" slack="0"/>
<pin id="203" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln83_1/1 "/>
</bind>
</comp>

<comp id="206" class="1004" name="w_load_load_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="6" slack="0"/>
<pin id="208" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="w_load/1 "/>
</bind>
</comp>

<comp id="209" class="1004" name="h_load_load_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="6" slack="0"/>
<pin id="211" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="h_load/1 "/>
</bind>
</comp>

<comp id="212" class="1004" name="add_ln83_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="6" slack="0"/>
<pin id="214" dir="0" index="1" bw="1" slack="0"/>
<pin id="215" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln83/1 "/>
</bind>
</comp>

<comp id="218" class="1004" name="icmp_ln84_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="6" slack="0"/>
<pin id="220" dir="0" index="1" bw="6" slack="0"/>
<pin id="221" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln84/1 "/>
</bind>
</comp>

<comp id="224" class="1004" name="select_ln83_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="1" slack="0"/>
<pin id="226" dir="0" index="1" bw="6" slack="0"/>
<pin id="227" dir="0" index="2" bw="6" slack="0"/>
<pin id="228" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln83/1 "/>
</bind>
</comp>

<comp id="232" class="1004" name="select_ln83_1_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="1" slack="0"/>
<pin id="234" dir="0" index="1" bw="6" slack="0"/>
<pin id="235" dir="0" index="2" bw="6" slack="0"/>
<pin id="236" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln83_1/1 "/>
</bind>
</comp>

<comp id="240" class="1004" name="add_ln84_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="6" slack="0"/>
<pin id="242" dir="0" index="1" bw="1" slack="0"/>
<pin id="243" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln84/1 "/>
</bind>
</comp>

<comp id="246" class="1004" name="store_ln83_store_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="12" slack="0"/>
<pin id="248" dir="0" index="1" bw="12" slack="0"/>
<pin id="249" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln83/1 "/>
</bind>
</comp>

<comp id="251" class="1004" name="store_ln83_store_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="6" slack="0"/>
<pin id="253" dir="0" index="1" bw="6" slack="0"/>
<pin id="254" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln83/1 "/>
</bind>
</comp>

<comp id="256" class="1004" name="store_ln84_store_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="6" slack="0"/>
<pin id="258" dir="0" index="1" bw="6" slack="0"/>
<pin id="259" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln84/1 "/>
</bind>
</comp>

<comp id="261" class="1004" name="p_cast27_mid2_v_fu_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="7" slack="0"/>
<pin id="263" dir="0" index="1" bw="6" slack="1"/>
<pin id="264" dir="0" index="2" bw="1" slack="0"/>
<pin id="265" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_cast27_mid2_v/2 "/>
</bind>
</comp>

<comp id="268" class="1004" name="tmp_s_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="14" slack="0"/>
<pin id="270" dir="0" index="1" bw="6" slack="1"/>
<pin id="271" dir="0" index="2" bw="1" slack="0"/>
<pin id="272" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_s/2 "/>
</bind>
</comp>

<comp id="275" class="1004" name="tmp_3_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="11" slack="0"/>
<pin id="277" dir="0" index="1" bw="6" slack="1"/>
<pin id="278" dir="0" index="2" bw="1" slack="0"/>
<pin id="279" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_3/2 "/>
</bind>
</comp>

<comp id="282" class="1004" name="zext_ln86_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="11" slack="0"/>
<pin id="284" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln86/2 "/>
</bind>
</comp>

<comp id="286" class="1004" name="sub_ln86_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="14" slack="0"/>
<pin id="288" dir="0" index="1" bw="11" slack="0"/>
<pin id="289" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln86/2 "/>
</bind>
</comp>

<comp id="292" class="1004" name="or_ln83_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="7" slack="0"/>
<pin id="294" dir="0" index="1" bw="7" slack="0"/>
<pin id="295" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln83/2 "/>
</bind>
</comp>

<comp id="298" class="1004" name="tmp_4_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="14" slack="0"/>
<pin id="300" dir="0" index="1" bw="7" slack="0"/>
<pin id="301" dir="0" index="2" bw="1" slack="0"/>
<pin id="302" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_4/2 "/>
</bind>
</comp>

<comp id="306" class="1004" name="tmp_5_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="11" slack="0"/>
<pin id="308" dir="0" index="1" bw="7" slack="0"/>
<pin id="309" dir="0" index="2" bw="1" slack="0"/>
<pin id="310" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_5/2 "/>
</bind>
</comp>

<comp id="314" class="1004" name="zext_ln86_1_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="11" slack="0"/>
<pin id="316" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln86_1/2 "/>
</bind>
</comp>

<comp id="318" class="1004" name="sub_ln86_1_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="14" slack="0"/>
<pin id="320" dir="0" index="1" bw="11" slack="0"/>
<pin id="321" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln86_1/2 "/>
</bind>
</comp>

<comp id="324" class="1004" name="shl_ln6_fu_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="7" slack="0"/>
<pin id="326" dir="0" index="1" bw="6" slack="1"/>
<pin id="327" dir="0" index="2" bw="1" slack="0"/>
<pin id="328" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln6/2 "/>
</bind>
</comp>

<comp id="331" class="1004" name="zext_ln86_2_fu_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="7" slack="0"/>
<pin id="333" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln86_2/2 "/>
</bind>
</comp>

<comp id="335" class="1004" name="add_ln86_fu_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="14" slack="0"/>
<pin id="337" dir="0" index="1" bw="7" slack="0"/>
<pin id="338" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln86/2 "/>
</bind>
</comp>

<comp id="341" class="1004" name="zext_ln86_3_fu_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="14" slack="0"/>
<pin id="343" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln86_3/2 "/>
</bind>
</comp>

<comp id="346" class="1004" name="add_ln86_1_fu_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="14" slack="0"/>
<pin id="348" dir="0" index="1" bw="7" slack="0"/>
<pin id="349" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln86_1/2 "/>
</bind>
</comp>

<comp id="352" class="1004" name="zext_ln86_4_fu_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="14" slack="0"/>
<pin id="354" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln86_4/2 "/>
</bind>
</comp>

<comp id="357" class="1004" name="or_ln87_fu_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="7" slack="0"/>
<pin id="359" dir="0" index="1" bw="7" slack="0"/>
<pin id="360" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln87/2 "/>
</bind>
</comp>

<comp id="363" class="1004" name="zext_ln87_fu_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="7" slack="0"/>
<pin id="365" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln87/2 "/>
</bind>
</comp>

<comp id="367" class="1004" name="add_ln87_fu_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="14" slack="0"/>
<pin id="369" dir="0" index="1" bw="7" slack="0"/>
<pin id="370" dir="1" index="2" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln87/2 "/>
</bind>
</comp>

<comp id="373" class="1004" name="add_ln87_1_fu_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="14" slack="0"/>
<pin id="375" dir="0" index="1" bw="7" slack="0"/>
<pin id="376" dir="1" index="2" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln87_1/2 "/>
</bind>
</comp>

<comp id="379" class="1004" name="zext_ln87_1_fu_379">
<pin_list>
<pin id="380" dir="0" index="0" bw="14" slack="1"/>
<pin id="381" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln87_1/3 "/>
</bind>
</comp>

<comp id="383" class="1004" name="zext_ln87_2_fu_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="14" slack="1"/>
<pin id="385" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln87_2/3 "/>
</bind>
</comp>

<comp id="387" class="1004" name="icmp_ln1547_2_fu_387">
<pin_list>
<pin id="388" dir="0" index="0" bw="17" slack="1"/>
<pin id="389" dir="0" index="1" bw="17" slack="0"/>
<pin id="390" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1547_2/4 "/>
</bind>
</comp>

<comp id="392" class="1004" name="zext_ln85_fu_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="6" slack="4"/>
<pin id="394" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln85/5 "/>
</bind>
</comp>

<comp id="395" class="1004" name="add_ln85_fu_395">
<pin_list>
<pin id="396" dir="0" index="0" bw="16" slack="4"/>
<pin id="397" dir="0" index="1" bw="6" slack="0"/>
<pin id="398" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln85/5 "/>
</bind>
</comp>

<comp id="400" class="1004" name="trunc_ln85_fu_400">
<pin_list>
<pin id="401" dir="0" index="0" bw="17" slack="0"/>
<pin id="402" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln85/5 "/>
</bind>
</comp>

<comp id="404" class="1004" name="p_shl30_cast_fu_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="20" slack="0"/>
<pin id="406" dir="0" index="1" bw="14" slack="0"/>
<pin id="407" dir="0" index="2" bw="1" slack="0"/>
<pin id="408" dir="1" index="3" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl30_cast/5 "/>
</bind>
</comp>

<comp id="412" class="1004" name="p_shl31_cast_fu_412">
<pin_list>
<pin id="413" dir="0" index="0" bw="20" slack="0"/>
<pin id="414" dir="0" index="1" bw="17" slack="0"/>
<pin id="415" dir="0" index="2" bw="1" slack="0"/>
<pin id="416" dir="1" index="3" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl31_cast/5 "/>
</bind>
</comp>

<comp id="420" class="1004" name="sub_ln85_1_fu_420">
<pin_list>
<pin id="421" dir="0" index="0" bw="20" slack="0"/>
<pin id="422" dir="0" index="1" bw="20" slack="0"/>
<pin id="423" dir="1" index="2" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln85_1/5 "/>
</bind>
</comp>

<comp id="426" class="1004" name="zext_ln85_1_fu_426">
<pin_list>
<pin id="427" dir="0" index="0" bw="6" slack="4"/>
<pin id="428" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln85_1/5 "/>
</bind>
</comp>

<comp id="429" class="1004" name="add_ln85_1_fu_429">
<pin_list>
<pin id="430" dir="0" index="0" bw="20" slack="0"/>
<pin id="431" dir="0" index="1" bw="6" slack="0"/>
<pin id="432" dir="1" index="2" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln85_1/5 "/>
</bind>
</comp>

<comp id="435" class="1004" name="zext_ln85_2_fu_435">
<pin_list>
<pin id="436" dir="0" index="0" bw="20" slack="0"/>
<pin id="437" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln85_2/5 "/>
</bind>
</comp>

<comp id="440" class="1004" name="select_ln32_2_fu_440">
<pin_list>
<pin id="441" dir="0" index="0" bw="1" slack="1"/>
<pin id="442" dir="0" index="1" bw="8" slack="2"/>
<pin id="443" dir="0" index="2" bw="8" slack="1"/>
<pin id="444" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln32_2/5 "/>
</bind>
</comp>

<comp id="446" class="1005" name="w_reg_446">
<pin_list>
<pin id="447" dir="0" index="0" bw="6" slack="0"/>
<pin id="448" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="w "/>
</bind>
</comp>

<comp id="453" class="1005" name="h_reg_453">
<pin_list>
<pin id="454" dir="0" index="0" bw="6" slack="0"/>
<pin id="455" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="h "/>
</bind>
</comp>

<comp id="460" class="1005" name="indvar_flatten167_reg_460">
<pin_list>
<pin id="461" dir="0" index="0" bw="12" slack="0"/>
<pin id="462" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten167 "/>
</bind>
</comp>

<comp id="467" class="1005" name="sub_ln85_cast_reg_467">
<pin_list>
<pin id="468" dir="0" index="0" bw="17" slack="4"/>
<pin id="469" dir="1" index="1" bw="17" slack="4"/>
</pin_list>
<bind>
<opset="sub_ln85_cast "/>
</bind>
</comp>

<comp id="472" class="1005" name="icmp_ln83_reg_472">
<pin_list>
<pin id="473" dir="0" index="0" bw="1" slack="1"/>
<pin id="474" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln83 "/>
</bind>
</comp>

<comp id="476" class="1005" name="select_ln83_reg_476">
<pin_list>
<pin id="477" dir="0" index="0" bw="6" slack="1"/>
<pin id="478" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="select_ln83 "/>
</bind>
</comp>

<comp id="482" class="1005" name="select_ln83_1_reg_482">
<pin_list>
<pin id="483" dir="0" index="0" bw="6" slack="1"/>
<pin id="484" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="select_ln83_1 "/>
</bind>
</comp>

<comp id="490" class="1005" name="C_V_addr_reg_490">
<pin_list>
<pin id="491" dir="0" index="0" bw="14" slack="1"/>
<pin id="492" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="C_V_addr "/>
</bind>
</comp>

<comp id="495" class="1005" name="C_V_addr_1_reg_495">
<pin_list>
<pin id="496" dir="0" index="0" bw="14" slack="1"/>
<pin id="497" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="C_V_addr_1 "/>
</bind>
</comp>

<comp id="500" class="1005" name="add_ln87_reg_500">
<pin_list>
<pin id="501" dir="0" index="0" bw="14" slack="1"/>
<pin id="502" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="add_ln87 "/>
</bind>
</comp>

<comp id="505" class="1005" name="add_ln87_1_reg_505">
<pin_list>
<pin id="506" dir="0" index="0" bw="14" slack="1"/>
<pin id="507" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="add_ln87_1 "/>
</bind>
</comp>

<comp id="510" class="1005" name="select_ln32_reg_510">
<pin_list>
<pin id="511" dir="0" index="0" bw="17" slack="1"/>
<pin id="512" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="select_ln32 "/>
</bind>
</comp>

<comp id="515" class="1005" name="C_V_addr_2_reg_515">
<pin_list>
<pin id="516" dir="0" index="0" bw="14" slack="1"/>
<pin id="517" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="C_V_addr_2 "/>
</bind>
</comp>

<comp id="520" class="1005" name="C_V_addr_3_reg_520">
<pin_list>
<pin id="521" dir="0" index="0" bw="14" slack="1"/>
<pin id="522" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="C_V_addr_3 "/>
</bind>
</comp>

<comp id="525" class="1005" name="tmp_6_reg_525">
<pin_list>
<pin id="526" dir="0" index="0" bw="8" slack="2"/>
<pin id="527" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="tmp_6 "/>
</bind>
</comp>

<comp id="530" class="1005" name="icmp_ln1547_2_reg_530">
<pin_list>
<pin id="531" dir="0" index="0" bw="1" slack="1"/>
<pin id="532" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln1547_2 "/>
</bind>
</comp>

<comp id="535" class="1005" name="tmp_7_reg_535">
<pin_list>
<pin id="536" dir="0" index="0" bw="8" slack="1"/>
<pin id="537" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_7 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="79"><net_src comp="6" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="83"><net_src comp="6" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="87"><net_src comp="6" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="92"><net_src comp="8" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="93"><net_src comp="0" pin="0"/><net_sink comp="88" pin=1"/></net>

<net id="99"><net_src comp="2" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="100"><net_src comp="52" pin="0"/><net_sink comp="94" pin=1"/></net>

<net id="106"><net_src comp="2" pin="0"/><net_sink comp="101" pin=0"/></net>

<net id="107"><net_src comp="52" pin="0"/><net_sink comp="101" pin=1"/></net>

<net id="117"><net_src comp="94" pin="3"/><net_sink comp="108" pin=2"/></net>

<net id="118"><net_src comp="101" pin="3"/><net_sink comp="108" pin=0"/></net>

<net id="124"><net_src comp="2" pin="0"/><net_sink comp="119" pin=0"/></net>

<net id="125"><net_src comp="52" pin="0"/><net_sink comp="119" pin=1"/></net>

<net id="131"><net_src comp="2" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="132"><net_src comp="52" pin="0"/><net_sink comp="126" pin=1"/></net>

<net id="133"><net_src comp="119" pin="3"/><net_sink comp="108" pin=2"/></net>

<net id="134"><net_src comp="126" pin="3"/><net_sink comp="108" pin=0"/></net>

<net id="140"><net_src comp="4" pin="0"/><net_sink comp="135" pin=0"/></net>

<net id="141"><net_src comp="52" pin="0"/><net_sink comp="135" pin=1"/></net>

<net id="147"><net_src comp="135" pin="3"/><net_sink comp="142" pin=0"/></net>

<net id="152"><net_src comp="108" pin="7"/><net_sink comp="148" pin=0"/></net>

<net id="153"><net_src comp="108" pin="3"/><net_sink comp="148" pin=1"/></net>

<net id="159"><net_src comp="148" pin="2"/><net_sink comp="154" pin=0"/></net>

<net id="160"><net_src comp="108" pin="7"/><net_sink comp="154" pin=1"/></net>

<net id="161"><net_src comp="108" pin="3"/><net_sink comp="154" pin=2"/></net>

<net id="168"><net_src comp="54" pin="0"/><net_sink comp="162" pin=0"/></net>

<net id="169"><net_src comp="154" pin="3"/><net_sink comp="162" pin=1"/></net>

<net id="170"><net_src comp="56" pin="0"/><net_sink comp="162" pin=2"/></net>

<net id="171"><net_src comp="58" pin="0"/><net_sink comp="162" pin=3"/></net>

<net id="175"><net_src comp="88" pin="2"/><net_sink comp="172" pin=0"/></net>

<net id="180"><net_src comp="10" pin="0"/><net_sink comp="176" pin=0"/></net>

<net id="185"><net_src comp="12" pin="0"/><net_sink comp="181" pin=0"/></net>

<net id="190"><net_src comp="12" pin="0"/><net_sink comp="186" pin=0"/></net>

<net id="198"><net_src comp="191" pin="1"/><net_sink comp="194" pin=0"/></net>

<net id="199"><net_src comp="22" pin="0"/><net_sink comp="194" pin=1"/></net>

<net id="204"><net_src comp="191" pin="1"/><net_sink comp="200" pin=0"/></net>

<net id="205"><net_src comp="24" pin="0"/><net_sink comp="200" pin=1"/></net>

<net id="216"><net_src comp="209" pin="1"/><net_sink comp="212" pin=0"/></net>

<net id="217"><net_src comp="26" pin="0"/><net_sink comp="212" pin=1"/></net>

<net id="222"><net_src comp="206" pin="1"/><net_sink comp="218" pin=0"/></net>

<net id="223"><net_src comp="28" pin="0"/><net_sink comp="218" pin=1"/></net>

<net id="229"><net_src comp="218" pin="2"/><net_sink comp="224" pin=0"/></net>

<net id="230"><net_src comp="12" pin="0"/><net_sink comp="224" pin=1"/></net>

<net id="231"><net_src comp="206" pin="1"/><net_sink comp="224" pin=2"/></net>

<net id="237"><net_src comp="218" pin="2"/><net_sink comp="232" pin=0"/></net>

<net id="238"><net_src comp="212" pin="2"/><net_sink comp="232" pin=1"/></net>

<net id="239"><net_src comp="209" pin="1"/><net_sink comp="232" pin=2"/></net>

<net id="244"><net_src comp="224" pin="3"/><net_sink comp="240" pin=0"/></net>

<net id="245"><net_src comp="26" pin="0"/><net_sink comp="240" pin=1"/></net>

<net id="250"><net_src comp="200" pin="2"/><net_sink comp="246" pin=0"/></net>

<net id="255"><net_src comp="232" pin="3"/><net_sink comp="251" pin=0"/></net>

<net id="260"><net_src comp="240" pin="2"/><net_sink comp="256" pin=0"/></net>

<net id="266"><net_src comp="30" pin="0"/><net_sink comp="261" pin=0"/></net>

<net id="267"><net_src comp="32" pin="0"/><net_sink comp="261" pin=2"/></net>

<net id="273"><net_src comp="34" pin="0"/><net_sink comp="268" pin=0"/></net>

<net id="274"><net_src comp="36" pin="0"/><net_sink comp="268" pin=2"/></net>

<net id="280"><net_src comp="38" pin="0"/><net_sink comp="275" pin=0"/></net>

<net id="281"><net_src comp="40" pin="0"/><net_sink comp="275" pin=2"/></net>

<net id="285"><net_src comp="275" pin="3"/><net_sink comp="282" pin=0"/></net>

<net id="290"><net_src comp="268" pin="3"/><net_sink comp="286" pin=0"/></net>

<net id="291"><net_src comp="282" pin="1"/><net_sink comp="286" pin=1"/></net>

<net id="296"><net_src comp="261" pin="3"/><net_sink comp="292" pin=0"/></net>

<net id="297"><net_src comp="42" pin="0"/><net_sink comp="292" pin=1"/></net>

<net id="303"><net_src comp="44" pin="0"/><net_sink comp="298" pin=0"/></net>

<net id="304"><net_src comp="292" pin="2"/><net_sink comp="298" pin=1"/></net>

<net id="305"><net_src comp="46" pin="0"/><net_sink comp="298" pin=2"/></net>

<net id="311"><net_src comp="48" pin="0"/><net_sink comp="306" pin=0"/></net>

<net id="312"><net_src comp="292" pin="2"/><net_sink comp="306" pin=1"/></net>

<net id="313"><net_src comp="50" pin="0"/><net_sink comp="306" pin=2"/></net>

<net id="317"><net_src comp="306" pin="3"/><net_sink comp="314" pin=0"/></net>

<net id="322"><net_src comp="298" pin="3"/><net_sink comp="318" pin=0"/></net>

<net id="323"><net_src comp="314" pin="1"/><net_sink comp="318" pin=1"/></net>

<net id="329"><net_src comp="30" pin="0"/><net_sink comp="324" pin=0"/></net>

<net id="330"><net_src comp="32" pin="0"/><net_sink comp="324" pin=2"/></net>

<net id="334"><net_src comp="324" pin="3"/><net_sink comp="331" pin=0"/></net>

<net id="339"><net_src comp="286" pin="2"/><net_sink comp="335" pin=0"/></net>

<net id="340"><net_src comp="331" pin="1"/><net_sink comp="335" pin=1"/></net>

<net id="344"><net_src comp="335" pin="2"/><net_sink comp="341" pin=0"/></net>

<net id="345"><net_src comp="341" pin="1"/><net_sink comp="94" pin=2"/></net>

<net id="350"><net_src comp="318" pin="2"/><net_sink comp="346" pin=0"/></net>

<net id="351"><net_src comp="331" pin="1"/><net_sink comp="346" pin=1"/></net>

<net id="355"><net_src comp="346" pin="2"/><net_sink comp="352" pin=0"/></net>

<net id="356"><net_src comp="352" pin="1"/><net_sink comp="101" pin=2"/></net>

<net id="361"><net_src comp="324" pin="3"/><net_sink comp="357" pin=0"/></net>

<net id="362"><net_src comp="42" pin="0"/><net_sink comp="357" pin=1"/></net>

<net id="366"><net_src comp="357" pin="2"/><net_sink comp="363" pin=0"/></net>

<net id="371"><net_src comp="286" pin="2"/><net_sink comp="367" pin=0"/></net>

<net id="372"><net_src comp="363" pin="1"/><net_sink comp="367" pin=1"/></net>

<net id="377"><net_src comp="318" pin="2"/><net_sink comp="373" pin=0"/></net>

<net id="378"><net_src comp="363" pin="1"/><net_sink comp="373" pin=1"/></net>

<net id="382"><net_src comp="379" pin="1"/><net_sink comp="119" pin=2"/></net>

<net id="386"><net_src comp="383" pin="1"/><net_sink comp="126" pin=2"/></net>

<net id="391"><net_src comp="154" pin="3"/><net_sink comp="387" pin=1"/></net>

<net id="399"><net_src comp="392" pin="1"/><net_sink comp="395" pin=1"/></net>

<net id="403"><net_src comp="395" pin="2"/><net_sink comp="400" pin=0"/></net>

<net id="409"><net_src comp="68" pin="0"/><net_sink comp="404" pin=0"/></net>

<net id="410"><net_src comp="400" pin="1"/><net_sink comp="404" pin=1"/></net>

<net id="411"><net_src comp="12" pin="0"/><net_sink comp="404" pin=2"/></net>

<net id="417"><net_src comp="70" pin="0"/><net_sink comp="412" pin=0"/></net>

<net id="418"><net_src comp="395" pin="2"/><net_sink comp="412" pin=1"/></net>

<net id="419"><net_src comp="72" pin="0"/><net_sink comp="412" pin=2"/></net>

<net id="424"><net_src comp="404" pin="3"/><net_sink comp="420" pin=0"/></net>

<net id="425"><net_src comp="412" pin="3"/><net_sink comp="420" pin=1"/></net>

<net id="433"><net_src comp="420" pin="2"/><net_sink comp="429" pin=0"/></net>

<net id="434"><net_src comp="426" pin="1"/><net_sink comp="429" pin=1"/></net>

<net id="438"><net_src comp="429" pin="2"/><net_sink comp="435" pin=0"/></net>

<net id="439"><net_src comp="435" pin="1"/><net_sink comp="135" pin=2"/></net>

<net id="445"><net_src comp="440" pin="3"/><net_sink comp="142" pin=1"/></net>

<net id="449"><net_src comp="76" pin="1"/><net_sink comp="446" pin=0"/></net>

<net id="450"><net_src comp="446" pin="1"/><net_sink comp="186" pin=1"/></net>

<net id="451"><net_src comp="446" pin="1"/><net_sink comp="206" pin=0"/></net>

<net id="452"><net_src comp="446" pin="1"/><net_sink comp="256" pin=1"/></net>

<net id="456"><net_src comp="80" pin="1"/><net_sink comp="453" pin=0"/></net>

<net id="457"><net_src comp="453" pin="1"/><net_sink comp="181" pin=1"/></net>

<net id="458"><net_src comp="453" pin="1"/><net_sink comp="209" pin=0"/></net>

<net id="459"><net_src comp="453" pin="1"/><net_sink comp="251" pin=1"/></net>

<net id="463"><net_src comp="84" pin="1"/><net_sink comp="460" pin=0"/></net>

<net id="464"><net_src comp="460" pin="1"/><net_sink comp="176" pin=1"/></net>

<net id="465"><net_src comp="460" pin="1"/><net_sink comp="191" pin=0"/></net>

<net id="466"><net_src comp="460" pin="1"/><net_sink comp="246" pin=1"/></net>

<net id="470"><net_src comp="172" pin="1"/><net_sink comp="467" pin=0"/></net>

<net id="471"><net_src comp="467" pin="1"/><net_sink comp="395" pin=0"/></net>

<net id="475"><net_src comp="194" pin="2"/><net_sink comp="472" pin=0"/></net>

<net id="479"><net_src comp="224" pin="3"/><net_sink comp="476" pin=0"/></net>

<net id="480"><net_src comp="476" pin="1"/><net_sink comp="324" pin=1"/></net>

<net id="481"><net_src comp="476" pin="1"/><net_sink comp="426" pin=0"/></net>

<net id="485"><net_src comp="232" pin="3"/><net_sink comp="482" pin=0"/></net>

<net id="486"><net_src comp="482" pin="1"/><net_sink comp="261" pin=1"/></net>

<net id="487"><net_src comp="482" pin="1"/><net_sink comp="268" pin=1"/></net>

<net id="488"><net_src comp="482" pin="1"/><net_sink comp="275" pin=1"/></net>

<net id="489"><net_src comp="482" pin="1"/><net_sink comp="392" pin=0"/></net>

<net id="493"><net_src comp="94" pin="3"/><net_sink comp="490" pin=0"/></net>

<net id="494"><net_src comp="490" pin="1"/><net_sink comp="108" pin=2"/></net>

<net id="498"><net_src comp="101" pin="3"/><net_sink comp="495" pin=0"/></net>

<net id="499"><net_src comp="495" pin="1"/><net_sink comp="108" pin=0"/></net>

<net id="503"><net_src comp="367" pin="2"/><net_sink comp="500" pin=0"/></net>

<net id="504"><net_src comp="500" pin="1"/><net_sink comp="379" pin=0"/></net>

<net id="508"><net_src comp="373" pin="2"/><net_sink comp="505" pin=0"/></net>

<net id="509"><net_src comp="505" pin="1"/><net_sink comp="383" pin=0"/></net>

<net id="513"><net_src comp="154" pin="3"/><net_sink comp="510" pin=0"/></net>

<net id="514"><net_src comp="510" pin="1"/><net_sink comp="387" pin=0"/></net>

<net id="518"><net_src comp="119" pin="3"/><net_sink comp="515" pin=0"/></net>

<net id="519"><net_src comp="515" pin="1"/><net_sink comp="108" pin=2"/></net>

<net id="523"><net_src comp="126" pin="3"/><net_sink comp="520" pin=0"/></net>

<net id="524"><net_src comp="520" pin="1"/><net_sink comp="108" pin=0"/></net>

<net id="528"><net_src comp="162" pin="4"/><net_sink comp="525" pin=0"/></net>

<net id="529"><net_src comp="525" pin="1"/><net_sink comp="440" pin=1"/></net>

<net id="533"><net_src comp="387" pin="2"/><net_sink comp="530" pin=0"/></net>

<net id="534"><net_src comp="530" pin="1"/><net_sink comp="440" pin=0"/></net>

<net id="538"><net_src comp="162" pin="4"/><net_sink comp="535" pin=0"/></net>

<net id="539"><net_src comp="535" pin="1"/><net_sink comp="440" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: C_V | {}
	Port: output_V | {5 }
 - Input state : 
	Port: CnnKernel_YourCode_Pipeline_maxpool_VITIS_LOOP_84_7 : sub_ln85 | {1 }
	Port: CnnKernel_YourCode_Pipeline_maxpool_VITIS_LOOP_84_7 : C_V | {2 3 4 }
	Port: CnnKernel_YourCode_Pipeline_maxpool_VITIS_LOOP_84_7 : output_V | {}
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		indvar_flatten167_load : 1
		icmp_ln83 : 2
		add_ln83_1 : 2
		br_ln83 : 3
		w_load : 1
		h_load : 1
		add_ln83 : 2
		icmp_ln84 : 2
		select_ln83 : 3
		select_ln83_1 : 3
		add_ln84 : 4
		store_ln83 : 3
		store_ln83 : 4
		store_ln84 : 5
	State 2
		zext_ln86 : 1
		sub_ln86 : 2
		or_ln83 : 1
		tmp_4 : 1
		tmp_5 : 1
		zext_ln86_1 : 2
		sub_ln86_1 : 3
		zext_ln86_2 : 1
		add_ln86 : 3
		zext_ln86_3 : 4
		C_V_addr : 5
		add_ln86_1 : 4
		zext_ln86_4 : 5
		C_V_addr_1 : 6
		C_V_load : 6
		C_V_load_1 : 7
		or_ln87 : 1
		zext_ln87 : 1
		add_ln87 : 2
		add_ln87_1 : 4
	State 3
		icmp_ln1547 : 1
		select_ln32 : 2
		C_V_addr_2 : 1
		C_V_addr_3 : 1
		C_V_load_2 : 2
		C_V_load_3 : 2
		tmp_6 : 3
	State 4
		icmp_ln1547_1 : 1
		select_ln32_1 : 2
		icmp_ln1547_2 : 3
		tmp_7 : 3
	State 5
		add_ln85 : 1
		trunc_ln85 : 2
		p_shl30_cast : 3
		p_shl31_cast : 2
		sub_ln85_1 : 4
		add_ln85_1 : 5
		zext_ln85_2 : 6
		output_V_addr : 7
		store_ln85 : 8


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------|---------|---------|
| Operation|      Functional Unit     |    FF   |   LUT   |
|----------|--------------------------|---------|---------|
|          |     add_ln83_1_fu_200    |    0    |    19   |
|          |      add_ln83_fu_212     |    0    |    13   |
|          |      add_ln84_fu_240     |    0    |    13   |
|          |      add_ln86_fu_335     |    0    |    21   |
|    add   |     add_ln86_1_fu_346    |    0    |    21   |
|          |      add_ln87_fu_367     |    0    |    21   |
|          |     add_ln87_1_fu_373    |    0    |    21   |
|          |      add_ln85_fu_395     |    0    |    23   |
|          |     add_ln85_1_fu_429    |    0    |    20   |
|----------|--------------------------|---------|---------|
|          |      sub_ln86_fu_286     |    0    |    21   |
|    sub   |     sub_ln86_1_fu_318    |    0    |    21   |
|          |     sub_ln85_1_fu_420    |    0    |    20   |
|----------|--------------------------|---------|---------|
|          |        grp_fu_148        |    0    |    13   |
|   icmp   |     icmp_ln83_fu_194     |    0    |    12   |
|          |     icmp_ln84_fu_218     |    0    |    10   |
|          |   icmp_ln1547_2_fu_387   |    0    |    13   |
|----------|--------------------------|---------|---------|
|          |        grp_fu_154        |    0    |    17   |
|  select  |    select_ln83_fu_224    |    0    |    6    |
|          |   select_ln83_1_fu_232   |    0    |    6    |
|          |   select_ln32_2_fu_440   |    0    |    8    |
|----------|--------------------------|---------|---------|
|   read   | sub_ln85_read_read_fu_88 |    0    |    0    |
|----------|--------------------------|---------|---------|
|partselect|        grp_fu_162        |    0    |    0    |
|----------|--------------------------|---------|---------|
|   sext   |   sub_ln85_cast_fu_172   |    0    |    0    |
|----------|--------------------------|---------|---------|
|          |  p_cast27_mid2_v_fu_261  |    0    |    0    |
|          |       tmp_s_fu_268       |    0    |    0    |
|          |       tmp_3_fu_275       |    0    |    0    |
|bitconcatenate|       tmp_4_fu_298       |    0    |    0    |
|          |       tmp_5_fu_306       |    0    |    0    |
|          |      shl_ln6_fu_324      |    0    |    0    |
|          |    p_shl30_cast_fu_404   |    0    |    0    |
|          |    p_shl31_cast_fu_412   |    0    |    0    |
|----------|--------------------------|---------|---------|
|          |     zext_ln86_fu_282     |    0    |    0    |
|          |    zext_ln86_1_fu_314    |    0    |    0    |
|          |    zext_ln86_2_fu_331    |    0    |    0    |
|          |    zext_ln86_3_fu_341    |    0    |    0    |
|          |    zext_ln86_4_fu_352    |    0    |    0    |
|   zext   |     zext_ln87_fu_363     |    0    |    0    |
|          |    zext_ln87_1_fu_379    |    0    |    0    |
|          |    zext_ln87_2_fu_383    |    0    |    0    |
|          |     zext_ln85_fu_392     |    0    |    0    |
|          |    zext_ln85_1_fu_426    |    0    |    0    |
|          |    zext_ln85_2_fu_435    |    0    |    0    |
|----------|--------------------------|---------|---------|
|    or    |      or_ln83_fu_292      |    0    |    0    |
|          |      or_ln87_fu_357      |    0    |    0    |
|----------|--------------------------|---------|---------|
|   trunc  |     trunc_ln85_fu_400    |    0    |    0    |
|----------|--------------------------|---------|---------|
|   Total  |                          |    0    |   319   |
|----------|--------------------------|---------|---------|

Memories:
N/A

* Register list:
+-------------------------+--------+
|                         |   FF   |
+-------------------------+--------+
|    C_V_addr_1_reg_495   |   14   |
|    C_V_addr_2_reg_515   |   14   |
|    C_V_addr_3_reg_520   |   14   |
|     C_V_addr_reg_490    |   14   |
|    add_ln87_1_reg_505   |   14   |
|     add_ln87_reg_500    |   14   |
|        h_reg_453        |    6   |
|  icmp_ln1547_2_reg_530  |    1   |
|    icmp_ln83_reg_472    |    1   |
|indvar_flatten167_reg_460|   12   |
|   select_ln32_reg_510   |   17   |
|  select_ln83_1_reg_482  |    6   |
|   select_ln83_reg_476   |    6   |
|  sub_ln85_cast_reg_467  |   17   |
|      tmp_6_reg_525      |    8   |
|      tmp_7_reg_535      |    8   |
|        w_reg_446        |    6   |
+-------------------------+--------+
|          Total          |   172  |
+-------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_108 |  p0  |   4  |  14  |   56   ||    20   |
| grp_access_fu_108 |  p2  |   4  |   0  |    0   ||    20   |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   56   || 0.905429||    40   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   319  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    0   |    -   |   40   |
|  Register |    -   |   172  |    -   |
+-----------+--------+--------+--------+
|   Total   |    0   |   172  |   359  |
+-----------+--------+--------+--------+
