// Seed: 27576551
module module_0 (
    output tri0 id_0,
    output uwire id_1,
    output tri id_2,
    output wor id_3,
    output tri0 id_4,
    input wand id_5,
    input supply0 id_6
);
  wor  id_8 = id_5;
  wire id_9;
  wire id_10;
endmodule
module module_1 (
    output tri0 id_0,
    input supply1 id_1,
    input tri0 id_2,
    output tri1 id_3
    , id_8,
    output tri0 id_4,
    input tri id_5,
    input tri id_6
);
  assign id_8[""] = id_2 ? 1 : 1;
  module_0(
      id_0, id_0, id_4, id_0, id_3, id_6, id_5
  );
endmodule
