TimeQuest Timing Analyzer report for g07_stack
Thu Mar 23 14:39:37 2017
Quartus II 32-bit Version 13.0.0 Build 156 04/24/2013 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow Model Fmax Summary
  6. Slow Model Setup Summary
  7. Slow Model Hold Summary
  8. Slow Model Recovery Summary
  9. Slow Model Removal Summary
 10. Slow Model Minimum Pulse Width Summary
 11. Slow Model Setup: 'clock'
 12. Slow Model Hold: 'clock'
 13. Slow Model Minimum Pulse Width: 'clock'
 14. Setup Times
 15. Hold Times
 16. Clock to Output Times
 17. Minimum Clock to Output Times
 18. Fast Model Setup Summary
 19. Fast Model Hold Summary
 20. Fast Model Recovery Summary
 21. Fast Model Removal Summary
 22. Fast Model Minimum Pulse Width Summary
 23. Fast Model Setup: 'clock'
 24. Fast Model Hold: 'clock'
 25. Fast Model Minimum Pulse Width: 'clock'
 26. Setup Times
 27. Hold Times
 28. Clock to Output Times
 29. Minimum Clock to Output Times
 30. Multicorner Timing Analysis Summary
 31. Setup Times
 32. Hold Times
 33. Clock to Output Times
 34. Minimum Clock to Output Times
 35. Setup Transfers
 36. Hold Transfers
 37. Report TCCS
 38. Report RSKM
 39. Unconstrained Paths
 40. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                       ;
+--------------------+----------------------------------------------------+
; Quartus II Version ; Version 13.0.0 Build 156 04/24/2013 SJ Web Edition ;
; Revision Name      ; g07_stack                                          ;
; Device Family      ; Cyclone II                                         ;
; Device Name        ; EP2C20F484C7                                       ;
; Timing Models      ; Final                                              ;
; Delay Model        ; Combined                                           ;
; Rise/Fall Delays   ; Unavailable                                        ;
+--------------------+----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ; < 0.1%      ;
;     Processors 3-8         ;   0.0%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                            ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------+
; Clock Name ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets   ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------+
; clock      ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clock } ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------+


+-------------------------------------------------+
; Slow Model Fmax Summary                         ;
+-----------+-----------------+------------+------+
; Fmax      ; Restricted Fmax ; Clock Name ; Note ;
+-----------+-----------------+------------+------+
; 10.27 MHz ; 10.27 MHz       ; clock      ;      ;
+-----------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+---------------------------------+
; Slow Model Setup Summary        ;
+-------+---------+---------------+
; Clock ; Slack   ; End Point TNS ;
+-------+---------+---------------+
; clock ; -96.368 ; -2748.147     ;
+-------+---------+---------------+


+-------------------------------+
; Slow Model Hold Summary       ;
+-------+-------+---------------+
; Clock ; Slack ; End Point TNS ;
+-------+-------+---------------+
; clock ; 0.445 ; 0.000         ;
+-------+-------+---------------+


-------------------------------
; Slow Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Slow Model Removal Summary ;
------------------------------
No paths to report.


+----------------------------------------+
; Slow Model Minimum Pulse Width Summary ;
+-------+--------+-----------------------+
; Clock ; Slack  ; End Point TNS         ;
+-------+--------+-----------------------+
; clock ; -1.814 ; -475.387              ;
+-------+--------+-----------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'clock'                                                                                                                                                                ;
+---------+-------------------------------------------------------------------+--------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack   ; From Node                                                         ; To Node                              ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+---------+-------------------------------------------------------------------+--------------------------------------+--------------+-------------+--------------+------------+------------+
; -96.368 ; g07_stack:inst|lpm_counter:inst|cntr_qeg:auto_generated|safe_q[2] ; g07_register6:inst6|data_out[4]      ; clock        ; clock       ; 1.000        ; -0.007     ; 97.399     ;
; -96.353 ; g07_stack:inst|lpm_counter:inst|cntr_qeg:auto_generated|safe_q[5] ; g07_register6:inst6|data_out[4]      ; clock        ; clock       ; 1.000        ; -0.007     ; 97.384     ;
; -96.299 ; g07_stack:inst|lpm_counter:inst|cntr_qeg:auto_generated|safe_q[3] ; g07_register6:inst6|data_out[4]      ; clock        ; clock       ; 1.000        ; -0.007     ; 97.330     ;
; -95.999 ; g07_stack:inst|lpm_counter:inst|cntr_qeg:auto_generated|safe_q[4] ; g07_register6:inst6|data_out[4]      ; clock        ; clock       ; 1.000        ; -0.007     ; 97.030     ;
; -93.583 ; g07_stack:inst|lpm_counter:inst|cntr_qeg:auto_generated|safe_q[2] ; g07_register6:inst6|data_out[3]      ; clock        ; clock       ; 1.000        ; -0.007     ; 94.614     ;
; -93.568 ; g07_stack:inst|lpm_counter:inst|cntr_qeg:auto_generated|safe_q[5] ; g07_register6:inst6|data_out[3]      ; clock        ; clock       ; 1.000        ; -0.007     ; 94.599     ;
; -93.514 ; g07_stack:inst|lpm_counter:inst|cntr_qeg:auto_generated|safe_q[3] ; g07_register6:inst6|data_out[3]      ; clock        ; clock       ; 1.000        ; -0.007     ; 94.545     ;
; -93.214 ; g07_stack:inst|lpm_counter:inst|cntr_qeg:auto_generated|safe_q[4] ; g07_register6:inst6|data_out[3]      ; clock        ; clock       ; 1.000        ; -0.007     ; 94.245     ;
; -90.506 ; g07_stack:inst|lpm_counter:inst|cntr_qeg:auto_generated|safe_q[2] ; g07_register6:inst6|data_out[2]      ; clock        ; clock       ; 1.000        ; -0.007     ; 91.537     ;
; -90.491 ; g07_stack:inst|lpm_counter:inst|cntr_qeg:auto_generated|safe_q[5] ; g07_register6:inst6|data_out[2]      ; clock        ; clock       ; 1.000        ; -0.007     ; 91.522     ;
; -90.437 ; g07_stack:inst|lpm_counter:inst|cntr_qeg:auto_generated|safe_q[3] ; g07_register6:inst6|data_out[2]      ; clock        ; clock       ; 1.000        ; -0.007     ; 91.468     ;
; -90.137 ; g07_stack:inst|lpm_counter:inst|cntr_qeg:auto_generated|safe_q[4] ; g07_register6:inst6|data_out[2]      ; clock        ; clock       ; 1.000        ; -0.007     ; 91.168     ;
; -86.956 ; g07_stack:inst|lpm_counter:inst|cntr_qeg:auto_generated|safe_q[2] ; g07_register6:inst6|data_out[1]      ; clock        ; clock       ; 1.000        ; -0.007     ; 87.987     ;
; -86.941 ; g07_stack:inst|lpm_counter:inst|cntr_qeg:auto_generated|safe_q[5] ; g07_register6:inst6|data_out[1]      ; clock        ; clock       ; 1.000        ; -0.007     ; 87.972     ;
; -86.887 ; g07_stack:inst|lpm_counter:inst|cntr_qeg:auto_generated|safe_q[3] ; g07_register6:inst6|data_out[1]      ; clock        ; clock       ; 1.000        ; -0.007     ; 87.918     ;
; -86.587 ; g07_stack:inst|lpm_counter:inst|cntr_qeg:auto_generated|safe_q[4] ; g07_register6:inst6|data_out[1]      ; clock        ; clock       ; 1.000        ; -0.007     ; 87.618     ;
; -82.764 ; g07_stack:inst|lpm_counter:inst|cntr_qeg:auto_generated|safe_q[2] ; g07_register6:inst6|data_out[0]      ; clock        ; clock       ; 1.000        ; 0.002      ; 83.804     ;
; -82.749 ; g07_stack:inst|lpm_counter:inst|cntr_qeg:auto_generated|safe_q[5] ; g07_register6:inst6|data_out[0]      ; clock        ; clock       ; 1.000        ; 0.002      ; 83.789     ;
; -82.695 ; g07_stack:inst|lpm_counter:inst|cntr_qeg:auto_generated|safe_q[3] ; g07_register6:inst6|data_out[0]      ; clock        ; clock       ; 1.000        ; 0.002      ; 83.735     ;
; -82.395 ; g07_stack:inst|lpm_counter:inst|cntr_qeg:auto_generated|safe_q[4] ; g07_register6:inst6|data_out[0]      ; clock        ; clock       ; 1.000        ; 0.002      ; 83.435     ;
; -7.792  ; g07_stack:inst|lpm_counter:inst|cntr_qeg:auto_generated|safe_q[3] ; g07_stack:inst|lpm_ff:inst50|dffs[0] ; clock        ; clock       ; 1.000        ; 0.000      ; 8.830      ;
; -7.792  ; g07_stack:inst|lpm_counter:inst|cntr_qeg:auto_generated|safe_q[3] ; g07_stack:inst|lpm_ff:inst50|dffs[3] ; clock        ; clock       ; 1.000        ; 0.000      ; 8.830      ;
; -7.792  ; g07_stack:inst|lpm_counter:inst|cntr_qeg:auto_generated|safe_q[3] ; g07_stack:inst|lpm_ff:inst50|dffs[2] ; clock        ; clock       ; 1.000        ; 0.000      ; 8.830      ;
; -7.792  ; g07_stack:inst|lpm_counter:inst|cntr_qeg:auto_generated|safe_q[3] ; g07_stack:inst|lpm_ff:inst50|dffs[4] ; clock        ; clock       ; 1.000        ; 0.000      ; 8.830      ;
; -7.792  ; g07_stack:inst|lpm_counter:inst|cntr_qeg:auto_generated|safe_q[3] ; g07_stack:inst|lpm_ff:inst50|dffs[1] ; clock        ; clock       ; 1.000        ; 0.000      ; 8.830      ;
; -7.792  ; g07_stack:inst|lpm_counter:inst|cntr_qeg:auto_generated|safe_q[3] ; g07_stack:inst|lpm_ff:inst50|dffs[5] ; clock        ; clock       ; 1.000        ; 0.000      ; 8.830      ;
; -7.768  ; g07_stack:inst|lpm_counter:inst|cntr_qeg:auto_generated|safe_q[5] ; g07_stack:inst|lpm_ff:inst50|dffs[0] ; clock        ; clock       ; 1.000        ; 0.000      ; 8.806      ;
; -7.768  ; g07_stack:inst|lpm_counter:inst|cntr_qeg:auto_generated|safe_q[5] ; g07_stack:inst|lpm_ff:inst50|dffs[3] ; clock        ; clock       ; 1.000        ; 0.000      ; 8.806      ;
; -7.768  ; g07_stack:inst|lpm_counter:inst|cntr_qeg:auto_generated|safe_q[5] ; g07_stack:inst|lpm_ff:inst50|dffs[2] ; clock        ; clock       ; 1.000        ; 0.000      ; 8.806      ;
; -7.768  ; g07_stack:inst|lpm_counter:inst|cntr_qeg:auto_generated|safe_q[5] ; g07_stack:inst|lpm_ff:inst50|dffs[4] ; clock        ; clock       ; 1.000        ; 0.000      ; 8.806      ;
; -7.768  ; g07_stack:inst|lpm_counter:inst|cntr_qeg:auto_generated|safe_q[5] ; g07_stack:inst|lpm_ff:inst50|dffs[1] ; clock        ; clock       ; 1.000        ; 0.000      ; 8.806      ;
; -7.768  ; g07_stack:inst|lpm_counter:inst|cntr_qeg:auto_generated|safe_q[5] ; g07_stack:inst|lpm_ff:inst50|dffs[5] ; clock        ; clock       ; 1.000        ; 0.000      ; 8.806      ;
; -7.760  ; g07_stack:inst|lpm_counter:inst|cntr_qeg:auto_generated|safe_q[3] ; g07_stack:inst|lpm_ff:Ricky|dffs[0]  ; clock        ; clock       ; 1.000        ; -0.001     ; 8.797      ;
; -7.760  ; g07_stack:inst|lpm_counter:inst|cntr_qeg:auto_generated|safe_q[3] ; g07_stack:inst|lpm_ff:Ricky|dffs[3]  ; clock        ; clock       ; 1.000        ; -0.001     ; 8.797      ;
; -7.760  ; g07_stack:inst|lpm_counter:inst|cntr_qeg:auto_generated|safe_q[3] ; g07_stack:inst|lpm_ff:Ricky|dffs[2]  ; clock        ; clock       ; 1.000        ; -0.001     ; 8.797      ;
; -7.760  ; g07_stack:inst|lpm_counter:inst|cntr_qeg:auto_generated|safe_q[3] ; g07_stack:inst|lpm_ff:Ricky|dffs[4]  ; clock        ; clock       ; 1.000        ; -0.001     ; 8.797      ;
; -7.760  ; g07_stack:inst|lpm_counter:inst|cntr_qeg:auto_generated|safe_q[3] ; g07_stack:inst|lpm_ff:Ricky|dffs[1]  ; clock        ; clock       ; 1.000        ; -0.001     ; 8.797      ;
; -7.760  ; g07_stack:inst|lpm_counter:inst|cntr_qeg:auto_generated|safe_q[3] ; g07_stack:inst|lpm_ff:Ricky|dffs[5]  ; clock        ; clock       ; 1.000        ; -0.001     ; 8.797      ;
; -7.736  ; g07_stack:inst|lpm_counter:inst|cntr_qeg:auto_generated|safe_q[5] ; g07_stack:inst|lpm_ff:Ricky|dffs[0]  ; clock        ; clock       ; 1.000        ; -0.001     ; 8.773      ;
; -7.736  ; g07_stack:inst|lpm_counter:inst|cntr_qeg:auto_generated|safe_q[5] ; g07_stack:inst|lpm_ff:Ricky|dffs[3]  ; clock        ; clock       ; 1.000        ; -0.001     ; 8.773      ;
; -7.736  ; g07_stack:inst|lpm_counter:inst|cntr_qeg:auto_generated|safe_q[5] ; g07_stack:inst|lpm_ff:Ricky|dffs[2]  ; clock        ; clock       ; 1.000        ; -0.001     ; 8.773      ;
; -7.736  ; g07_stack:inst|lpm_counter:inst|cntr_qeg:auto_generated|safe_q[5] ; g07_stack:inst|lpm_ff:Ricky|dffs[4]  ; clock        ; clock       ; 1.000        ; -0.001     ; 8.773      ;
; -7.736  ; g07_stack:inst|lpm_counter:inst|cntr_qeg:auto_generated|safe_q[5] ; g07_stack:inst|lpm_ff:Ricky|dffs[1]  ; clock        ; clock       ; 1.000        ; -0.001     ; 8.773      ;
; -7.736  ; g07_stack:inst|lpm_counter:inst|cntr_qeg:auto_generated|safe_q[5] ; g07_stack:inst|lpm_ff:Ricky|dffs[5]  ; clock        ; clock       ; 1.000        ; -0.001     ; 8.773      ;
; -7.682  ; g07_stack:inst|lpm_counter:inst|cntr_qeg:auto_generated|safe_q[4] ; g07_stack:inst|lpm_ff:inst50|dffs[0] ; clock        ; clock       ; 1.000        ; 0.000      ; 8.720      ;
; -7.682  ; g07_stack:inst|lpm_counter:inst|cntr_qeg:auto_generated|safe_q[4] ; g07_stack:inst|lpm_ff:inst50|dffs[3] ; clock        ; clock       ; 1.000        ; 0.000      ; 8.720      ;
; -7.682  ; g07_stack:inst|lpm_counter:inst|cntr_qeg:auto_generated|safe_q[4] ; g07_stack:inst|lpm_ff:inst50|dffs[2] ; clock        ; clock       ; 1.000        ; 0.000      ; 8.720      ;
; -7.682  ; g07_stack:inst|lpm_counter:inst|cntr_qeg:auto_generated|safe_q[4] ; g07_stack:inst|lpm_ff:inst50|dffs[4] ; clock        ; clock       ; 1.000        ; 0.000      ; 8.720      ;
; -7.682  ; g07_stack:inst|lpm_counter:inst|cntr_qeg:auto_generated|safe_q[4] ; g07_stack:inst|lpm_ff:inst50|dffs[1] ; clock        ; clock       ; 1.000        ; 0.000      ; 8.720      ;
; -7.682  ; g07_stack:inst|lpm_counter:inst|cntr_qeg:auto_generated|safe_q[4] ; g07_stack:inst|lpm_ff:inst50|dffs[5] ; clock        ; clock       ; 1.000        ; 0.000      ; 8.720      ;
; -7.655  ; g07_stack:inst|lpm_counter:inst|cntr_qeg:auto_generated|safe_q[3] ; g07_stack:inst|lpm_ff:inst61|dffs[3] ; clock        ; clock       ; 1.000        ; -0.001     ; 8.692      ;
; -7.655  ; g07_stack:inst|lpm_counter:inst|cntr_qeg:auto_generated|safe_q[3] ; g07_stack:inst|lpm_ff:inst61|dffs[2] ; clock        ; clock       ; 1.000        ; -0.001     ; 8.692      ;
; -7.655  ; g07_stack:inst|lpm_counter:inst|cntr_qeg:auto_generated|safe_q[3] ; g07_stack:inst|lpm_ff:inst61|dffs[1] ; clock        ; clock       ; 1.000        ; -0.001     ; 8.692      ;
; -7.650  ; g07_stack:inst|lpm_counter:inst|cntr_qeg:auto_generated|safe_q[4] ; g07_stack:inst|lpm_ff:Ricky|dffs[0]  ; clock        ; clock       ; 1.000        ; -0.001     ; 8.687      ;
; -7.650  ; g07_stack:inst|lpm_counter:inst|cntr_qeg:auto_generated|safe_q[4] ; g07_stack:inst|lpm_ff:Ricky|dffs[3]  ; clock        ; clock       ; 1.000        ; -0.001     ; 8.687      ;
; -7.650  ; g07_stack:inst|lpm_counter:inst|cntr_qeg:auto_generated|safe_q[4] ; g07_stack:inst|lpm_ff:Ricky|dffs[2]  ; clock        ; clock       ; 1.000        ; -0.001     ; 8.687      ;
; -7.650  ; g07_stack:inst|lpm_counter:inst|cntr_qeg:auto_generated|safe_q[4] ; g07_stack:inst|lpm_ff:Ricky|dffs[4]  ; clock        ; clock       ; 1.000        ; -0.001     ; 8.687      ;
; -7.650  ; g07_stack:inst|lpm_counter:inst|cntr_qeg:auto_generated|safe_q[4] ; g07_stack:inst|lpm_ff:Ricky|dffs[1]  ; clock        ; clock       ; 1.000        ; -0.001     ; 8.687      ;
; -7.650  ; g07_stack:inst|lpm_counter:inst|cntr_qeg:auto_generated|safe_q[4] ; g07_stack:inst|lpm_ff:Ricky|dffs[5]  ; clock        ; clock       ; 1.000        ; -0.001     ; 8.687      ;
; -7.631  ; g07_stack:inst|lpm_counter:inst|cntr_qeg:auto_generated|safe_q[5] ; g07_stack:inst|lpm_ff:inst61|dffs[3] ; clock        ; clock       ; 1.000        ; -0.001     ; 8.668      ;
; -7.631  ; g07_stack:inst|lpm_counter:inst|cntr_qeg:auto_generated|safe_q[5] ; g07_stack:inst|lpm_ff:inst61|dffs[2] ; clock        ; clock       ; 1.000        ; -0.001     ; 8.668      ;
; -7.631  ; g07_stack:inst|lpm_counter:inst|cntr_qeg:auto_generated|safe_q[5] ; g07_stack:inst|lpm_ff:inst61|dffs[1] ; clock        ; clock       ; 1.000        ; -0.001     ; 8.668      ;
; -7.607  ; g07_stack:inst|lpm_counter:inst|cntr_qeg:auto_generated|safe_q[3] ; g07_stack:inst|lpm_ff:inst40|dffs[0] ; clock        ; clock       ; 1.000        ; -0.002     ; 8.643      ;
; -7.607  ; g07_stack:inst|lpm_counter:inst|cntr_qeg:auto_generated|safe_q[3] ; g07_stack:inst|lpm_ff:inst40|dffs[3] ; clock        ; clock       ; 1.000        ; -0.002     ; 8.643      ;
; -7.595  ; g07_stack:inst|lpm_counter:inst|cntr_qeg:auto_generated|safe_q[3] ; g07_stack:inst|lpm_ff:inst40|dffs[2] ; clock        ; clock       ; 1.000        ; -0.002     ; 8.631      ;
; -7.595  ; g07_stack:inst|lpm_counter:inst|cntr_qeg:auto_generated|safe_q[3] ; g07_stack:inst|lpm_ff:inst40|dffs[4] ; clock        ; clock       ; 1.000        ; -0.002     ; 8.631      ;
; -7.595  ; g07_stack:inst|lpm_counter:inst|cntr_qeg:auto_generated|safe_q[3] ; g07_stack:inst|lpm_ff:inst40|dffs[1] ; clock        ; clock       ; 1.000        ; -0.002     ; 8.631      ;
; -7.595  ; g07_stack:inst|lpm_counter:inst|cntr_qeg:auto_generated|safe_q[3] ; g07_stack:inst|lpm_ff:inst40|dffs[5] ; clock        ; clock       ; 1.000        ; -0.002     ; 8.631      ;
; -7.583  ; g07_stack:inst|lpm_counter:inst|cntr_qeg:auto_generated|safe_q[5] ; g07_stack:inst|lpm_ff:inst40|dffs[0] ; clock        ; clock       ; 1.000        ; -0.002     ; 8.619      ;
; -7.583  ; g07_stack:inst|lpm_counter:inst|cntr_qeg:auto_generated|safe_q[5] ; g07_stack:inst|lpm_ff:inst40|dffs[3] ; clock        ; clock       ; 1.000        ; -0.002     ; 8.619      ;
; -7.571  ; g07_stack:inst|lpm_counter:inst|cntr_qeg:auto_generated|safe_q[5] ; g07_stack:inst|lpm_ff:inst40|dffs[2] ; clock        ; clock       ; 1.000        ; -0.002     ; 8.607      ;
; -7.571  ; g07_stack:inst|lpm_counter:inst|cntr_qeg:auto_generated|safe_q[5] ; g07_stack:inst|lpm_ff:inst40|dffs[4] ; clock        ; clock       ; 1.000        ; -0.002     ; 8.607      ;
; -7.571  ; g07_stack:inst|lpm_counter:inst|cntr_qeg:auto_generated|safe_q[5] ; g07_stack:inst|lpm_ff:inst40|dffs[1] ; clock        ; clock       ; 1.000        ; -0.002     ; 8.607      ;
; -7.571  ; g07_stack:inst|lpm_counter:inst|cntr_qeg:auto_generated|safe_q[5] ; g07_stack:inst|lpm_ff:inst40|dffs[5] ; clock        ; clock       ; 1.000        ; -0.002     ; 8.607      ;
; -7.545  ; g07_stack:inst|lpm_counter:inst|cntr_qeg:auto_generated|safe_q[4] ; g07_stack:inst|lpm_ff:inst61|dffs[3] ; clock        ; clock       ; 1.000        ; -0.001     ; 8.582      ;
; -7.545  ; g07_stack:inst|lpm_counter:inst|cntr_qeg:auto_generated|safe_q[4] ; g07_stack:inst|lpm_ff:inst61|dffs[2] ; clock        ; clock       ; 1.000        ; -0.001     ; 8.582      ;
; -7.545  ; g07_stack:inst|lpm_counter:inst|cntr_qeg:auto_generated|safe_q[4] ; g07_stack:inst|lpm_ff:inst61|dffs[1] ; clock        ; clock       ; 1.000        ; -0.001     ; 8.582      ;
; -7.527  ; g07_stack:inst|lpm_counter:inst|cntr_qeg:auto_generated|safe_q[3] ; g07_stack:inst|lpm_ff:inst17|dffs[0] ; clock        ; clock       ; 1.000        ; -0.010     ; 8.555      ;
; -7.527  ; g07_stack:inst|lpm_counter:inst|cntr_qeg:auto_generated|safe_q[3] ; g07_stack:inst|lpm_ff:inst18|dffs[0] ; clock        ; clock       ; 1.000        ; -0.010     ; 8.555      ;
; -7.527  ; g07_stack:inst|lpm_counter:inst|cntr_qeg:auto_generated|safe_q[3] ; g07_stack:inst|lpm_ff:inst17|dffs[3] ; clock        ; clock       ; 1.000        ; -0.010     ; 8.555      ;
; -7.527  ; g07_stack:inst|lpm_counter:inst|cntr_qeg:auto_generated|safe_q[3] ; g07_stack:inst|lpm_ff:inst18|dffs[3] ; clock        ; clock       ; 1.000        ; -0.010     ; 8.555      ;
; -7.527  ; g07_stack:inst|lpm_counter:inst|cntr_qeg:auto_generated|safe_q[3] ; g07_stack:inst|lpm_ff:inst17|dffs[4] ; clock        ; clock       ; 1.000        ; -0.010     ; 8.555      ;
; -7.527  ; g07_stack:inst|lpm_counter:inst|cntr_qeg:auto_generated|safe_q[3] ; g07_stack:inst|lpm_ff:inst18|dffs[4] ; clock        ; clock       ; 1.000        ; -0.010     ; 8.555      ;
; -7.517  ; g07_stack:inst|lpm_counter:inst|cntr_qeg:auto_generated|safe_q[3] ; g07_stack:inst|lpm_ff:DFF10|dffs[0]  ; clock        ; clock       ; 1.000        ; -0.002     ; 8.553      ;
; -7.517  ; g07_stack:inst|lpm_counter:inst|cntr_qeg:auto_generated|safe_q[3] ; g07_stack:inst|lpm_ff:DFF10|dffs[3]  ; clock        ; clock       ; 1.000        ; -0.002     ; 8.553      ;
; -7.517  ; g07_stack:inst|lpm_counter:inst|cntr_qeg:auto_generated|safe_q[3] ; g07_stack:inst|lpm_ff:DFF10|dffs[2]  ; clock        ; clock       ; 1.000        ; -0.002     ; 8.553      ;
; -7.517  ; g07_stack:inst|lpm_counter:inst|cntr_qeg:auto_generated|safe_q[3] ; g07_stack:inst|lpm_ff:DFF10|dffs[4]  ; clock        ; clock       ; 1.000        ; -0.002     ; 8.553      ;
; -7.517  ; g07_stack:inst|lpm_counter:inst|cntr_qeg:auto_generated|safe_q[3] ; g07_stack:inst|lpm_ff:DFF10|dffs[1]  ; clock        ; clock       ; 1.000        ; -0.002     ; 8.553      ;
; -7.503  ; g07_stack:inst|lpm_counter:inst|cntr_qeg:auto_generated|safe_q[5] ; g07_stack:inst|lpm_ff:inst17|dffs[0] ; clock        ; clock       ; 1.000        ; -0.010     ; 8.531      ;
; -7.503  ; g07_stack:inst|lpm_counter:inst|cntr_qeg:auto_generated|safe_q[5] ; g07_stack:inst|lpm_ff:inst18|dffs[0] ; clock        ; clock       ; 1.000        ; -0.010     ; 8.531      ;
; -7.503  ; g07_stack:inst|lpm_counter:inst|cntr_qeg:auto_generated|safe_q[5] ; g07_stack:inst|lpm_ff:inst17|dffs[3] ; clock        ; clock       ; 1.000        ; -0.010     ; 8.531      ;
; -7.503  ; g07_stack:inst|lpm_counter:inst|cntr_qeg:auto_generated|safe_q[5] ; g07_stack:inst|lpm_ff:inst18|dffs[3] ; clock        ; clock       ; 1.000        ; -0.010     ; 8.531      ;
; -7.503  ; g07_stack:inst|lpm_counter:inst|cntr_qeg:auto_generated|safe_q[5] ; g07_stack:inst|lpm_ff:inst17|dffs[4] ; clock        ; clock       ; 1.000        ; -0.010     ; 8.531      ;
; -7.503  ; g07_stack:inst|lpm_counter:inst|cntr_qeg:auto_generated|safe_q[5] ; g07_stack:inst|lpm_ff:inst18|dffs[4] ; clock        ; clock       ; 1.000        ; -0.010     ; 8.531      ;
; -7.500  ; g07_stack:inst|lpm_counter:inst|cntr_qeg:auto_generated|safe_q[3] ; g07_stack:inst|lpm_ff:inst2|dffs[0]  ; clock        ; clock       ; 1.000        ; -0.009     ; 8.529      ;
; -7.500  ; g07_stack:inst|lpm_counter:inst|cntr_qeg:auto_generated|safe_q[3] ; g07_stack:inst|lpm_ff:inst2|dffs[2]  ; clock        ; clock       ; 1.000        ; -0.009     ; 8.529      ;
; -7.500  ; g07_stack:inst|lpm_counter:inst|cntr_qeg:auto_generated|safe_q[3] ; g07_stack:inst|lpm_ff:inst2|dffs[4]  ; clock        ; clock       ; 1.000        ; -0.009     ; 8.529      ;
; -7.500  ; g07_stack:inst|lpm_counter:inst|cntr_qeg:auto_generated|safe_q[3] ; g07_stack:inst|lpm_ff:inst2|dffs[5]  ; clock        ; clock       ; 1.000        ; -0.009     ; 8.529      ;
; -7.497  ; g07_stack:inst|lpm_counter:inst|cntr_qeg:auto_generated|safe_q[4] ; g07_stack:inst|lpm_ff:inst40|dffs[0] ; clock        ; clock       ; 1.000        ; -0.002     ; 8.533      ;
; -7.497  ; g07_stack:inst|lpm_counter:inst|cntr_qeg:auto_generated|safe_q[4] ; g07_stack:inst|lpm_ff:inst40|dffs[3] ; clock        ; clock       ; 1.000        ; -0.002     ; 8.533      ;
+---------+-------------------------------------------------------------------+--------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'clock'                                                                                                                                                                                                            ;
+-------+---------------------------------------------------------------------------+---------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                 ; To Node                                                                   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------+---------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.445 ; g07_debounder:inst18|inst                                                 ; g07_debounder:inst18|inst                                                 ; clock        ; clock       ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; g07_debounder:inst18|inst7                                                ; g07_debounder:inst18|inst7                                                ; clock        ; clock       ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; g07_dealerFSM:inst2|state.C                                               ; g07_dealerFSM:inst2|state.C                                               ; clock        ; clock       ; 0.000        ; 0.000      ; 0.731      ;
; 0.623 ; g07_stack:inst|lpm_ff:inst122|dffs[3]                                     ; g07_stack:inst|lpm_ff:inst123|dffs[3]                                     ; clock        ; clock       ; 0.000        ; 0.000      ; 0.909      ;
; 0.627 ; g07_stack:inst|lpm_ff:inst123|dffs[3]                                     ; g07_stack:inst|lpm_ff:inst122|dffs[3]                                     ; clock        ; clock       ; 0.000        ; 0.000      ; 0.913      ;
; 0.627 ; g07_stack:inst|lpm_ff:inst122|dffs[1]                                     ; g07_stack:inst|lpm_ff:inst123|dffs[1]                                     ; clock        ; clock       ; 0.000        ; 0.000      ; 0.913      ;
; 0.627 ; g07_stack:inst|lpm_ff:inst123|dffs[1]                                     ; g07_stack:inst|lpm_ff:inst122|dffs[1]                                     ; clock        ; clock       ; 0.000        ; 0.000      ; 0.913      ;
; 0.629 ; g07_stack:inst|lpm_ff:inst4|dffs[0]                                       ; g07_stack:inst|lpm_ff:Trevor|dffs[0]                                      ; clock        ; clock       ; 0.000        ; 0.000      ; 0.915      ;
; 0.629 ; g07_stack:inst|lpm_ff:inst4|dffs[4]                                       ; g07_stack:inst|lpm_ff:Trevor|dffs[4]                                      ; clock        ; clock       ; 0.000        ; 0.000      ; 0.915      ;
; 0.632 ; g07_stack:inst|lpm_ff:RANDY|dffs[3]                                       ; g07_stack:inst|lpm_ff:inst28|dffs[3]                                      ; clock        ; clock       ; 0.000        ; 0.000      ; 0.918      ;
; 0.633 ; g07_dealerFSM:inst2|state.C                                               ; g07_dealerFSM:inst2|state.B                                               ; clock        ; clock       ; 0.000        ; 0.000      ; 0.919      ;
; 0.633 ; g07_dealerFSM:inst2|state.C                                               ; g07_dealerFSM:inst2|state.D                                               ; clock        ; clock       ; 0.000        ; 0.000      ; 0.919      ;
; 0.633 ; g07_stack:inst|lpm_ff:inst100|dffs[3]                                     ; g07_stack:inst|lpm_ff:Donna|dffs[3]                                       ; clock        ; clock       ; 0.000        ; 0.000      ; 0.919      ;
; 0.634 ; g07_stack:inst|lpm_ff:DFF10|dffs[4]                                       ; g07_stack:inst|lpm_ff:inst30|dffs[4]                                      ; clock        ; clock       ; 0.000        ; 0.000      ; 0.920      ;
; 0.636 ; g07_debounder:inst18|inst                                                 ; g07_debounder:inst18|inst7                                                ; clock        ; clock       ; 0.000        ; 0.000      ; 0.922      ;
; 0.638 ; g07_debounder:inst18|lpm_counter:inst8|cntr_7jg:auto_generated|safe_q[23] ; g07_debounder:inst18|lpm_counter:inst8|cntr_7jg:auto_generated|safe_q[23] ; clock        ; clock       ; 0.000        ; 0.000      ; 0.924      ;
; 0.774 ; g07_stack:inst|lpm_ff:inst122|dffs[2]                                     ; g07_stack:inst|lpm_ff:inst123|dffs[2]                                     ; clock        ; clock       ; 0.000        ; 0.000      ; 1.060      ;
; 0.776 ; g07_stack:inst|lpm_ff:inst113|dffs[2]                                     ; g07_stack:inst|lpm_ff:DFF40|dffs[2]                                       ; clock        ; clock       ; 0.000        ; 0.000      ; 1.062      ;
; 0.778 ; g07_stack:inst|lpm_ff:inst4|dffs[1]                                       ; g07_stack:inst|lpm_ff:Trevor|dffs[1]                                      ; clock        ; clock       ; 0.000        ; 0.000      ; 1.064      ;
; 0.781 ; g07_stack:inst|lpm_ff:DFF10|dffs[0]                                       ; g07_stack:inst|lpm_ff:inst30|dffs[0]                                      ; clock        ; clock       ; 0.000        ; 0.000      ; 1.067      ;
; 0.781 ; g07_stack:inst|lpm_ff:inst52|dffs[2]                                      ; g07_stack:inst|lpm_ff:DFF20|dffs[2]                                       ; clock        ; clock       ; 0.000        ; 0.000      ; 1.067      ;
; 0.781 ; g07_stack:inst|lpm_ff:DFF20|dffs[4]                                       ; g07_stack:inst|lpm_ff:inst52|dffs[4]                                      ; clock        ; clock       ; 0.000        ; 0.000      ; 1.067      ;
; 0.781 ; g07_stack:inst|lpm_ff:inst113|dffs[1]                                     ; g07_stack:inst|lpm_ff:DFF40|dffs[1]                                       ; clock        ; clock       ; 0.000        ; 0.000      ; 1.067      ;
; 0.781 ; g07_dealerFSM:inst2|state.D                                               ; g07_dealerFSM:inst2|state.B                                               ; clock        ; clock       ; 0.000        ; 0.000      ; 1.067      ;
; 0.783 ; g07_stack:inst|lpm_ff:DFF40|dffs[2]                                       ; g07_stack:inst|lpm_ff:inst113|dffs[2]                                     ; clock        ; clock       ; 0.000        ; 0.000      ; 1.069      ;
; 0.783 ; g07_stack:inst|lpm_ff:RANDY|dffs[1]                                       ; g07_stack:inst|lpm_ff:inst28|dffs[1]                                      ; clock        ; clock       ; 0.000        ; 0.000      ; 1.069      ;
; 0.783 ; g07_stack:inst|lpm_ff:inst100|dffs[5]                                     ; g07_stack:inst|lpm_ff:Donna|dffs[5]                                       ; clock        ; clock       ; 0.000        ; 0.000      ; 1.069      ;
; 0.784 ; g07_stack:inst|lpm_ff:inst52|dffs[3]                                      ; g07_stack:inst|lpm_ff:DFF20|dffs[3]                                       ; clock        ; clock       ; 0.000        ; 0.000      ; 1.070      ;
; 0.784 ; g07_stack:inst|lpm_ff:inst72|dffs[2]                                      ; g07_stack:inst|lpm_ff:inst73|dffs[2]                                      ; clock        ; clock       ; 0.000        ; 0.000      ; 1.070      ;
; 0.785 ; g07_stack:inst|lpm_ff:inst18|dffs[0]                                      ; g07_stack:inst|lpm_ff:inst17|dffs[0]                                      ; clock        ; clock       ; 0.000        ; 0.000      ; 1.071      ;
; 0.785 ; g07_stack:inst|lpm_ff:DFF10|dffs[3]                                       ; g07_stack:inst|lpm_ff:inst30|dffs[3]                                      ; clock        ; clock       ; 0.000        ; 0.000      ; 1.071      ;
; 0.785 ; g07_stack:inst|lpm_ff:Donna|dffs[2]                                       ; g07_stack:inst|lpm_ff:inst100|dffs[2]                                     ; clock        ; clock       ; 0.000        ; 0.000      ; 1.071      ;
; 0.785 ; g07_stack:inst|lpm_ff:inst18|dffs[4]                                      ; g07_stack:inst|lpm_ff:inst17|dffs[4]                                      ; clock        ; clock       ; 0.000        ; 0.000      ; 1.071      ;
; 0.785 ; g07_stack:inst|lpm_ff:inst39|dffs[1]                                      ; g07_stack:inst|lpm_ff:inst40|dffs[1]                                      ; clock        ; clock       ; 0.000        ; 0.000      ; 1.071      ;
; 0.785 ; g07_stack:inst|lpm_ff:DFF20|dffs[5]                                       ; g07_stack:inst|lpm_ff:inst52|dffs[5]                                      ; clock        ; clock       ; 0.000        ; 0.000      ; 1.071      ;
; 0.786 ; g07_stack:inst|lpm_ff:DFF20|dffs[0]                                       ; g07_stack:inst|lpm_ff:inst52|dffs[0]                                      ; clock        ; clock       ; 0.000        ; 0.000      ; 1.072      ;
; 0.788 ; g07_stack:inst|lpm_ff:DFF20|dffs[3]                                       ; g07_stack:inst|lpm_ff:inst52|dffs[3]                                      ; clock        ; clock       ; 0.000        ; 0.000      ; 1.074      ;
; 0.790 ; g07_stack:inst|lpm_ff:inst39|dffs[3]                                      ; g07_stack:inst|lpm_ff:inst40|dffs[3]                                      ; clock        ; clock       ; 0.000        ; 0.000      ; 1.076      ;
; 0.804 ; g07_stack:inst|lpm_ff:inst143|dffs[2]                                     ; g07_stack:inst|lpm_ff:inst142|dffs[2]                                     ; clock        ; clock       ; 0.000        ; 0.000      ; 1.090      ;
; 0.804 ; g07_stack:inst|lpm_ff:inst83|dffs[1]                                      ; g07_stack:inst|lpm_ff:GeorgeGreen|dffs[1]                                 ; clock        ; clock       ; 0.000        ; 0.000      ; 1.090      ;
; 0.815 ; g07_stack:inst|lpm_ff:RANDY|dffs[0]                                       ; g07_stack:inst|lpm_ff:inst28|dffs[0]                                      ; clock        ; clock       ; 0.000        ; 0.001      ; 1.102      ;
; 0.817 ; g07_stack:inst|lpm_ff:Cyrus|dffs[1]                                       ; g07_stack:inst|lpm_ff:inst111|dffs[1]                                     ; clock        ; clock       ; 0.000        ; -0.001     ; 1.102      ;
; 0.817 ; g07_stack:inst|lpm_ff:Cyrus|dffs[1]                                       ; g07_stack:inst|lpm_ff:inst102|dffs[1]                                     ; clock        ; clock       ; 0.000        ; -0.001     ; 1.102      ;
; 0.820 ; g07_stack:inst|lpm_ff:inst128|dffs[5]                                     ; g07_stack:inst|lpm_ff:inst129|dffs[5]                                     ; clock        ; clock       ; 0.000        ; -0.001     ; 1.105      ;
; 0.821 ; g07_stack:inst|lpm_ff:inst128|dffs[5]                                     ; g07_stack:inst|lpm_ff:inst123|dffs[5]                                     ; clock        ; clock       ; 0.000        ; -0.001     ; 1.106      ;
; 0.829 ; g07_stack:inst|lpm_ff:Corey|dffs[3]                                       ; g07_stack:inst|lpm_ff:inst2|dffs[3]                                       ; clock        ; clock       ; 0.000        ; -0.001     ; 1.114      ;
; 0.850 ; g07_stack:inst|lpm_ff:inst131|dffs[3]                                     ; g07_stack:inst|lpm_ff:inst140|dffs[3]                                     ; clock        ; clock       ; 0.000        ; 0.001      ; 1.137      ;
; 0.851 ; g07_stack:inst|lpm_ff:inst113|dffs[2]                                     ; g07_stack:inst|lpm_ff:inst122|dffs[2]                                     ; clock        ; clock       ; 0.000        ; 0.000      ; 1.137      ;
; 0.852 ; g07_stack:inst|lpm_ff:inst143|dffs[0]                                     ; g07_stack:inst|lpm_ff:inst142|dffs[0]                                     ; clock        ; clock       ; 0.000        ; 0.000      ; 1.138      ;
; 0.852 ; g07_stack:inst|lpm_ff:inst102|dffs[4]                                     ; g07_stack:inst|lpm_ff:Cyrus|dffs[4]                                       ; clock        ; clock       ; 0.000        ; 0.001      ; 1.139      ;
; 0.854 ; g07_stack:inst|lpm_ff:inst143|dffs[1]                                     ; g07_stack:inst|lpm_ff:inst142|dffs[1]                                     ; clock        ; clock       ; 0.000        ; 0.000      ; 1.140      ;
; 0.855 ; g07_stack:inst|lpm_ff:inst122|dffs[0]                                     ; g07_stack:inst|lpm_ff:inst113|dffs[0]                                     ; clock        ; clock       ; 0.000        ; 0.000      ; 1.141      ;
; 0.855 ; g07_stack:inst|lpm_ff:inst113|dffs[5]                                     ; g07_stack:inst|lpm_ff:inst122|dffs[5]                                     ; clock        ; clock       ; 0.000        ; 0.000      ; 1.141      ;
; 0.856 ; g07_stack:inst|lpm_ff:inst111|dffs[2]                                     ; g07_stack:inst|lpm_ff:Cyrus|dffs[2]                                       ; clock        ; clock       ; 0.000        ; 0.001      ; 1.143      ;
; 0.857 ; g07_stack:inst|lpm_ff:inst143|dffs[4]                                     ; g07_stack:inst|lpm_ff:inst142|dffs[4]                                     ; clock        ; clock       ; 0.000        ; 0.000      ; 1.143      ;
; 0.859 ; g07_stack:inst|lpm_ff:inst143|dffs[3]                                     ; g07_stack:inst|lpm_ff:inst142|dffs[3]                                     ; clock        ; clock       ; 0.000        ; 0.000      ; 1.145      ;
; 0.859 ; g07_stack:inst|lpm_ff:DFF40|dffs[4]                                       ; g07_stack:inst|lpm_ff:inst111|dffs[4]                                     ; clock        ; clock       ; 0.000        ; 0.000      ; 1.145      ;
; 0.859 ; g07_stack:inst|lpm_ff:inst131|dffs[1]                                     ; g07_stack:inst|lpm_ff:inst140|dffs[1]                                     ; clock        ; clock       ; 0.000        ; 0.001      ; 1.146      ;
; 0.860 ; g07_stack:inst|lpm_ff:inst128|dffs[2]                                     ; g07_stack:inst|lpm_ff:inst123|dffs[2]                                     ; clock        ; clock       ; 0.000        ; 0.001      ; 1.147      ;
; 0.863 ; g07_stack:inst|lpm_ff:inst17|dffs[2]                                      ; g07_stack:inst|lpm_ff:Trevor|dffs[2]                                      ; clock        ; clock       ; 0.000        ; -0.001     ; 1.148      ;
; 0.863 ; g07_stack:inst|lpm_ff:Bubbles|dffs[5]                                     ; g07_stack:inst|lpm_ff:inst63|dffs[5]                                      ; clock        ; clock       ; 0.000        ; -0.001     ; 1.148      ;
; 0.865 ; g07_stack:inst|lpm_ff:inst140|dffs[1]                                     ; g07_stack:inst|lpm_ff:inst141|dffs[1]                                     ; clock        ; clock       ; 0.000        ; -0.001     ; 1.150      ;
; 0.867 ; g07_stack:inst|lpm_ff:inst130|dffs[1]                                     ; g07_stack:inst|lpm_ff:inst129|dffs[1]                                     ; clock        ; clock       ; 0.000        ; -0.001     ; 1.152      ;
; 0.867 ; g07_stack:inst|lpm_ff:inst141|dffs[5]                                     ; g07_stack:inst|lpm_ff:inst142|dffs[5]                                     ; clock        ; clock       ; 0.000        ; 0.001      ; 1.154      ;
; 0.868 ; g07_stack:inst|lpm_ff:inst74|dffs[2]                                      ; g07_stack:inst|lpm_ff:GeorgeGreen|dffs[2]                                 ; clock        ; clock       ; 0.000        ; 0.000      ; 1.154      ;
; 0.868 ; g07_stack:inst|lpm_ff:inst129|dffs[5]                                     ; g07_stack:inst|lpm_ff:inst130|dffs[5]                                     ; clock        ; clock       ; 0.000        ; 0.001      ; 1.155      ;
; 0.869 ; g07_stack:inst|lpm_ff:Cyrus|dffs[0]                                       ; g07_stack:inst|lpm_ff:inst111|dffs[0]                                     ; clock        ; clock       ; 0.000        ; -0.001     ; 1.154      ;
; 0.871 ; g07_stack:inst|lpm_ff:Cyrus|dffs[0]                                       ; g07_stack:inst|lpm_ff:inst102|dffs[0]                                     ; clock        ; clock       ; 0.000        ; -0.001     ; 1.156      ;
; 0.872 ; g07_stack:inst|lpm_ff:inst141|dffs[2]                                     ; g07_stack:inst|lpm_ff:inst140|dffs[2]                                     ; clock        ; clock       ; 0.000        ; 0.001      ; 1.159      ;
; 0.872 ; g07_stack:inst|lpm_ff:Cyrus|dffs[2]                                       ; g07_stack:inst|lpm_ff:inst111|dffs[2]                                     ; clock        ; clock       ; 0.000        ; -0.001     ; 1.157      ;
; 0.874 ; g07_stack:inst|lpm_ff:inst129|dffs[3]                                     ; g07_stack:inst|lpm_ff:inst130|dffs[3]                                     ; clock        ; clock       ; 0.000        ; 0.001      ; 1.161      ;
; 0.875 ; g07_stack:inst|lpm_ff:Cyrus|dffs[2]                                       ; g07_stack:inst|lpm_ff:inst102|dffs[2]                                     ; clock        ; clock       ; 0.000        ; -0.001     ; 1.160      ;
; 0.876 ; g07_stack:inst|lpm_ff:inst83|dffs[4]                                      ; g07_stack:inst|lpm_ff:GeorgeGreen|dffs[4]                                 ; clock        ; clock       ; 0.000        ; 0.000      ; 1.162      ;
; 0.876 ; g07_stack:inst|lpm_ff:Bubbles|dffs[1]                                     ; g07_stack:inst|lpm_ff:inst72|dffs[1]                                      ; clock        ; clock       ; 0.000        ; -0.001     ; 1.161      ;
; 0.877 ; g07_stack:inst|lpm_ff:Julian|dffs[0]                                      ; g07_stack:inst|lpm_ff:inst50|dffs[0]                                      ; clock        ; clock       ; 0.000        ; 0.000      ; 1.163      ;
; 0.878 ; g07_stack:inst|lpm_ff:Julian|dffs[3]                                      ; g07_stack:inst|lpm_ff:inst50|dffs[3]                                      ; clock        ; clock       ; 0.000        ; 0.000      ; 1.164      ;
; 0.878 ; g07_stack:inst|lpm_ff:inst74|dffs[4]                                      ; g07_stack:inst|lpm_ff:inst73|dffs[4]                                      ; clock        ; clock       ; 0.000        ; 0.000      ; 1.164      ;
; 0.878 ; g07_stack:inst|lpm_ff:inst3|dffs[1]                                       ; g07_stack:inst|lpm_ff:inst2|dffs[1]                                       ; clock        ; clock       ; 0.000        ; -0.001     ; 1.163      ;
; 0.882 ; g07_stack:inst|lpm_ff:inst18|dffs[3]                                      ; g07_stack:inst|lpm_ff:inst19|dffs[3]                                      ; clock        ; clock       ; 0.000        ; 0.001      ; 1.169      ;
; 0.882 ; g07_stack:inst|lpm_ff:Julian|dffs[4]                                      ; g07_stack:inst|lpm_ff:inst41|dffs[4]                                      ; clock        ; clock       ; 0.000        ; 0.000      ; 1.168      ;
; 0.882 ; g07_stack:inst|lpm_ff:Julian|dffs[4]                                      ; g07_stack:inst|lpm_ff:inst50|dffs[4]                                      ; clock        ; clock       ; 0.000        ; 0.000      ; 1.168      ;
; 0.882 ; g07_stack:inst|lpm_ff:inst74|dffs[5]                                      ; g07_stack:inst|lpm_ff:GeorgeGreen|dffs[5]                                 ; clock        ; clock       ; 0.000        ; 0.000      ; 1.168      ;
; 0.942 ; g07_stack:inst|lpm_ff:inst122|dffs[1]                                     ; g07_stack:inst|lpm_ff:inst113|dffs[1]                                     ; clock        ; clock       ; 0.000        ; 0.000      ; 1.228      ;
; 0.960 ; g07_stack:inst|lpm_ff:inst94|dffs[3]                                      ; g07_stack:inst|lpm_ff:inst95|dffs[3]                                      ; clock        ; clock       ; 0.000        ; 0.001      ; 1.247      ;
; 0.967 ; g07_debounder:inst18|lpm_counter:inst8|cntr_7jg:auto_generated|safe_q[12] ; g07_debounder:inst18|lpm_counter:inst8|cntr_7jg:auto_generated|safe_q[12] ; clock        ; clock       ; 0.000        ; 0.000      ; 1.253      ;
; 0.968 ; g07_stack:inst|lpm_ff:inst72|dffs[5]                                      ; g07_stack:inst|lpm_ff:inst73|dffs[5]                                      ; clock        ; clock       ; 0.000        ; 0.000      ; 1.254      ;
; 0.972 ; g07_stack:inst|lpm_ff:Donna|dffs[1]                                       ; g07_stack:inst|lpm_ff:inst100|dffs[1]                                     ; clock        ; clock       ; 0.000        ; 0.000      ; 1.258      ;
; 0.972 ; g07_stack:inst|lpm_ff:Trevor|dffs[5]                                      ; g07_stack:inst|lpm_ff:inst4|dffs[5]                                       ; clock        ; clock       ; 0.000        ; 0.000      ; 1.258      ;
; 0.973 ; g07_stack:inst|lpm_ff:inst4|dffs[3]                                       ; g07_stack:inst|lpm_ff:Trevor|dffs[3]                                      ; clock        ; clock       ; 0.000        ; 0.000      ; 1.259      ;
; 0.973 ; g07_stack:inst|lpm_ff:DFF20|dffs[2]                                       ; g07_stack:inst|lpm_ff:inst52|dffs[2]                                      ; clock        ; clock       ; 0.000        ; 0.000      ; 1.259      ;
; 0.973 ; g07_stack:inst|lpm_ff:inst40|dffs[1]                                      ; g07_stack:inst|lpm_ff:inst39|dffs[1]                                      ; clock        ; clock       ; 0.000        ; 0.000      ; 1.259      ;
; 0.973 ; g07_stack:inst|lpm_ff:inst52|dffs[5]                                      ; g07_stack:inst|lpm_ff:DFF20|dffs[5]                                       ; clock        ; clock       ; 0.000        ; 0.000      ; 1.259      ;
; 0.973 ; g07_stack:inst|lpm_ff:inst123|dffs[2]                                     ; g07_stack:inst|lpm_ff:inst122|dffs[2]                                     ; clock        ; clock       ; 0.000        ; 0.000      ; 1.259      ;
; 0.974 ; g07_stack:inst|lpm_ff:Donna|dffs[3]                                       ; g07_stack:inst|lpm_ff:inst100|dffs[3]                                     ; clock        ; clock       ; 0.000        ; 0.000      ; 1.260      ;
; 0.974 ; g07_stack:inst|lpm_ff:Trevor|dffs[2]                                      ; g07_stack:inst|lpm_ff:inst4|dffs[2]                                       ; clock        ; clock       ; 0.000        ; 0.000      ; 1.260      ;
; 0.975 ; g07_debounder:inst18|lpm_counter:inst8|cntr_7jg:auto_generated|safe_q[5]  ; g07_debounder:inst18|lpm_counter:inst8|cntr_7jg:auto_generated|safe_q[5]  ; clock        ; clock       ; 0.000        ; 0.000      ; 1.261      ;
; 0.975 ; g07_stack:inst|lpm_ff:Donna|dffs[4]                                       ; g07_stack:inst|lpm_ff:inst100|dffs[4]                                     ; clock        ; clock       ; 0.000        ; 0.000      ; 1.261      ;
; 0.975 ; g07_stack:inst|lpm_ff:DFF20|dffs[1]                                       ; g07_stack:inst|lpm_ff:inst52|dffs[1]                                      ; clock        ; clock       ; 0.000        ; 0.000      ; 1.261      ;
; 0.975 ; g07_stack:inst|lpm_ff:DFF40|dffs[0]                                       ; g07_stack:inst|lpm_ff:inst113|dffs[0]                                     ; clock        ; clock       ; 0.000        ; 0.000      ; 1.261      ;
; 0.976 ; g07_debounder:inst18|lpm_counter:inst8|cntr_7jg:auto_generated|safe_q[0]  ; g07_debounder:inst18|lpm_counter:inst8|cntr_7jg:auto_generated|safe_q[0]  ; clock        ; clock       ; 0.000        ; 0.000      ; 1.262      ;
+-------+---------------------------------------------------------------------------+---------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'clock'                                                                                                                                                                                           ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                                                                                           ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; -1.814 ; 0.500        ; 2.314          ; High Pulse Width ; clock ; Rise       ; g07_stack:inst|g07_popenable:inst13|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_q001:auto_generated|ram_block1a0~porta_address_reg0  ;
; -1.814 ; 0.500        ; 2.314          ; Low Pulse Width  ; clock ; Rise       ; g07_stack:inst|g07_popenable:inst13|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_q001:auto_generated|ram_block1a0~porta_address_reg0  ;
; -1.814 ; 0.500        ; 2.314          ; High Pulse Width ; clock ; Rise       ; g07_stack:inst|g07_popenable:inst13|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_q001:auto_generated|ram_block1a0~porta_address_reg1  ;
; -1.814 ; 0.500        ; 2.314          ; Low Pulse Width  ; clock ; Rise       ; g07_stack:inst|g07_popenable:inst13|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_q001:auto_generated|ram_block1a0~porta_address_reg1  ;
; -1.814 ; 0.500        ; 2.314          ; High Pulse Width ; clock ; Rise       ; g07_stack:inst|g07_popenable:inst13|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_q001:auto_generated|ram_block1a0~porta_address_reg2  ;
; -1.814 ; 0.500        ; 2.314          ; Low Pulse Width  ; clock ; Rise       ; g07_stack:inst|g07_popenable:inst13|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_q001:auto_generated|ram_block1a0~porta_address_reg2  ;
; -1.814 ; 0.500        ; 2.314          ; High Pulse Width ; clock ; Rise       ; g07_stack:inst|g07_popenable:inst13|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_q001:auto_generated|ram_block1a0~porta_address_reg3  ;
; -1.814 ; 0.500        ; 2.314          ; Low Pulse Width  ; clock ; Rise       ; g07_stack:inst|g07_popenable:inst13|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_q001:auto_generated|ram_block1a0~porta_address_reg3  ;
; -1.814 ; 0.500        ; 2.314          ; High Pulse Width ; clock ; Rise       ; g07_stack:inst|g07_popenable:inst13|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_q001:auto_generated|ram_block1a0~porta_address_reg4  ;
; -1.814 ; 0.500        ; 2.314          ; Low Pulse Width  ; clock ; Rise       ; g07_stack:inst|g07_popenable:inst13|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_q001:auto_generated|ram_block1a0~porta_address_reg4  ;
; -1.814 ; 0.500        ; 2.314          ; High Pulse Width ; clock ; Rise       ; g07_stack:inst|g07_popenable:inst13|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_q001:auto_generated|ram_block1a36~porta_address_reg0 ;
; -1.814 ; 0.500        ; 2.314          ; Low Pulse Width  ; clock ; Rise       ; g07_stack:inst|g07_popenable:inst13|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_q001:auto_generated|ram_block1a36~porta_address_reg0 ;
; -1.814 ; 0.500        ; 2.314          ; High Pulse Width ; clock ; Rise       ; g07_stack:inst|g07_popenable:inst13|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_q001:auto_generated|ram_block1a36~porta_address_reg1 ;
; -1.814 ; 0.500        ; 2.314          ; Low Pulse Width  ; clock ; Rise       ; g07_stack:inst|g07_popenable:inst13|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_q001:auto_generated|ram_block1a36~porta_address_reg1 ;
; -1.814 ; 0.500        ; 2.314          ; High Pulse Width ; clock ; Rise       ; g07_stack:inst|g07_popenable:inst13|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_q001:auto_generated|ram_block1a36~porta_address_reg2 ;
; -1.814 ; 0.500        ; 2.314          ; Low Pulse Width  ; clock ; Rise       ; g07_stack:inst|g07_popenable:inst13|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_q001:auto_generated|ram_block1a36~porta_address_reg2 ;
; -1.814 ; 0.500        ; 2.314          ; High Pulse Width ; clock ; Rise       ; g07_stack:inst|g07_popenable:inst13|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_q001:auto_generated|ram_block1a36~porta_address_reg3 ;
; -1.814 ; 0.500        ; 2.314          ; Low Pulse Width  ; clock ; Rise       ; g07_stack:inst|g07_popenable:inst13|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_q001:auto_generated|ram_block1a36~porta_address_reg3 ;
; -1.814 ; 0.500        ; 2.314          ; High Pulse Width ; clock ; Rise       ; g07_stack:inst|g07_popenable:inst13|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_q001:auto_generated|ram_block1a36~porta_address_reg4 ;
; -1.814 ; 0.500        ; 2.314          ; Low Pulse Width  ; clock ; Rise       ; g07_stack:inst|g07_popenable:inst13|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_q001:auto_generated|ram_block1a36~porta_address_reg4 ;
; -1.631 ; 1.000        ; 2.631          ; Port Rate        ; clock ; Rise       ; clock                                                                                                                                            ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; clock ; Rise       ; g07_dealerFSM:inst2|state.B                                                                                                                      ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; clock ; Rise       ; g07_dealerFSM:inst2|state.B                                                                                                                      ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; clock ; Rise       ; g07_dealerFSM:inst2|state.C                                                                                                                      ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; clock ; Rise       ; g07_dealerFSM:inst2|state.C                                                                                                                      ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; clock ; Rise       ; g07_dealerFSM:inst2|state.D                                                                                                                      ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; clock ; Rise       ; g07_dealerFSM:inst2|state.D                                                                                                                      ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; clock ; Rise       ; g07_debounder:inst18|inst                                                                                                                        ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; clock ; Rise       ; g07_debounder:inst18|inst                                                                                                                        ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; clock ; Rise       ; g07_debounder:inst18|inst7                                                                                                                       ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; clock ; Rise       ; g07_debounder:inst18|inst7                                                                                                                       ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; clock ; Rise       ; g07_debounder:inst18|lpm_counter:inst8|cntr_7jg:auto_generated|safe_q[0]                                                                         ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; clock ; Rise       ; g07_debounder:inst18|lpm_counter:inst8|cntr_7jg:auto_generated|safe_q[0]                                                                         ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; clock ; Rise       ; g07_debounder:inst18|lpm_counter:inst8|cntr_7jg:auto_generated|safe_q[10]                                                                        ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; clock ; Rise       ; g07_debounder:inst18|lpm_counter:inst8|cntr_7jg:auto_generated|safe_q[10]                                                                        ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; clock ; Rise       ; g07_debounder:inst18|lpm_counter:inst8|cntr_7jg:auto_generated|safe_q[11]                                                                        ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; clock ; Rise       ; g07_debounder:inst18|lpm_counter:inst8|cntr_7jg:auto_generated|safe_q[11]                                                                        ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; clock ; Rise       ; g07_debounder:inst18|lpm_counter:inst8|cntr_7jg:auto_generated|safe_q[12]                                                                        ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; clock ; Rise       ; g07_debounder:inst18|lpm_counter:inst8|cntr_7jg:auto_generated|safe_q[12]                                                                        ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; clock ; Rise       ; g07_debounder:inst18|lpm_counter:inst8|cntr_7jg:auto_generated|safe_q[13]                                                                        ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; clock ; Rise       ; g07_debounder:inst18|lpm_counter:inst8|cntr_7jg:auto_generated|safe_q[13]                                                                        ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; clock ; Rise       ; g07_debounder:inst18|lpm_counter:inst8|cntr_7jg:auto_generated|safe_q[14]                                                                        ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; clock ; Rise       ; g07_debounder:inst18|lpm_counter:inst8|cntr_7jg:auto_generated|safe_q[14]                                                                        ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; clock ; Rise       ; g07_debounder:inst18|lpm_counter:inst8|cntr_7jg:auto_generated|safe_q[15]                                                                        ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; clock ; Rise       ; g07_debounder:inst18|lpm_counter:inst8|cntr_7jg:auto_generated|safe_q[15]                                                                        ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; clock ; Rise       ; g07_debounder:inst18|lpm_counter:inst8|cntr_7jg:auto_generated|safe_q[16]                                                                        ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; clock ; Rise       ; g07_debounder:inst18|lpm_counter:inst8|cntr_7jg:auto_generated|safe_q[16]                                                                        ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; clock ; Rise       ; g07_debounder:inst18|lpm_counter:inst8|cntr_7jg:auto_generated|safe_q[17]                                                                        ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; clock ; Rise       ; g07_debounder:inst18|lpm_counter:inst8|cntr_7jg:auto_generated|safe_q[17]                                                                        ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; clock ; Rise       ; g07_debounder:inst18|lpm_counter:inst8|cntr_7jg:auto_generated|safe_q[18]                                                                        ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; clock ; Rise       ; g07_debounder:inst18|lpm_counter:inst8|cntr_7jg:auto_generated|safe_q[18]                                                                        ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; clock ; Rise       ; g07_debounder:inst18|lpm_counter:inst8|cntr_7jg:auto_generated|safe_q[19]                                                                        ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; clock ; Rise       ; g07_debounder:inst18|lpm_counter:inst8|cntr_7jg:auto_generated|safe_q[19]                                                                        ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; clock ; Rise       ; g07_debounder:inst18|lpm_counter:inst8|cntr_7jg:auto_generated|safe_q[1]                                                                         ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; clock ; Rise       ; g07_debounder:inst18|lpm_counter:inst8|cntr_7jg:auto_generated|safe_q[1]                                                                         ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; clock ; Rise       ; g07_debounder:inst18|lpm_counter:inst8|cntr_7jg:auto_generated|safe_q[20]                                                                        ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; clock ; Rise       ; g07_debounder:inst18|lpm_counter:inst8|cntr_7jg:auto_generated|safe_q[20]                                                                        ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; clock ; Rise       ; g07_debounder:inst18|lpm_counter:inst8|cntr_7jg:auto_generated|safe_q[21]                                                                        ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; clock ; Rise       ; g07_debounder:inst18|lpm_counter:inst8|cntr_7jg:auto_generated|safe_q[21]                                                                        ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; clock ; Rise       ; g07_debounder:inst18|lpm_counter:inst8|cntr_7jg:auto_generated|safe_q[22]                                                                        ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; clock ; Rise       ; g07_debounder:inst18|lpm_counter:inst8|cntr_7jg:auto_generated|safe_q[22]                                                                        ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; clock ; Rise       ; g07_debounder:inst18|lpm_counter:inst8|cntr_7jg:auto_generated|safe_q[23]                                                                        ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; clock ; Rise       ; g07_debounder:inst18|lpm_counter:inst8|cntr_7jg:auto_generated|safe_q[23]                                                                        ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; clock ; Rise       ; g07_debounder:inst18|lpm_counter:inst8|cntr_7jg:auto_generated|safe_q[2]                                                                         ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; clock ; Rise       ; g07_debounder:inst18|lpm_counter:inst8|cntr_7jg:auto_generated|safe_q[2]                                                                         ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; clock ; Rise       ; g07_debounder:inst18|lpm_counter:inst8|cntr_7jg:auto_generated|safe_q[3]                                                                         ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; clock ; Rise       ; g07_debounder:inst18|lpm_counter:inst8|cntr_7jg:auto_generated|safe_q[3]                                                                         ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; clock ; Rise       ; g07_debounder:inst18|lpm_counter:inst8|cntr_7jg:auto_generated|safe_q[4]                                                                         ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; clock ; Rise       ; g07_debounder:inst18|lpm_counter:inst8|cntr_7jg:auto_generated|safe_q[4]                                                                         ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; clock ; Rise       ; g07_debounder:inst18|lpm_counter:inst8|cntr_7jg:auto_generated|safe_q[5]                                                                         ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; clock ; Rise       ; g07_debounder:inst18|lpm_counter:inst8|cntr_7jg:auto_generated|safe_q[5]                                                                         ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; clock ; Rise       ; g07_debounder:inst18|lpm_counter:inst8|cntr_7jg:auto_generated|safe_q[6]                                                                         ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; clock ; Rise       ; g07_debounder:inst18|lpm_counter:inst8|cntr_7jg:auto_generated|safe_q[6]                                                                         ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; clock ; Rise       ; g07_debounder:inst18|lpm_counter:inst8|cntr_7jg:auto_generated|safe_q[7]                                                                         ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; clock ; Rise       ; g07_debounder:inst18|lpm_counter:inst8|cntr_7jg:auto_generated|safe_q[7]                                                                         ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; clock ; Rise       ; g07_debounder:inst18|lpm_counter:inst8|cntr_7jg:auto_generated|safe_q[8]                                                                         ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; clock ; Rise       ; g07_debounder:inst18|lpm_counter:inst8|cntr_7jg:auto_generated|safe_q[8]                                                                         ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; clock ; Rise       ; g07_debounder:inst18|lpm_counter:inst8|cntr_7jg:auto_generated|safe_q[9]                                                                         ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; clock ; Rise       ; g07_debounder:inst18|lpm_counter:inst8|cntr_7jg:auto_generated|safe_q[9]                                                                         ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; clock ; Rise       ; g07_register6:inst6|data_out[0]                                                                                                                  ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; clock ; Rise       ; g07_register6:inst6|data_out[0]                                                                                                                  ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; clock ; Rise       ; g07_register6:inst6|data_out[1]                                                                                                                  ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; clock ; Rise       ; g07_register6:inst6|data_out[1]                                                                                                                  ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; clock ; Rise       ; g07_register6:inst6|data_out[2]                                                                                                                  ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; clock ; Rise       ; g07_register6:inst6|data_out[2]                                                                                                                  ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; clock ; Rise       ; g07_register6:inst6|data_out[3]                                                                                                                  ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; clock ; Rise       ; g07_register6:inst6|data_out[3]                                                                                                                  ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; clock ; Rise       ; g07_register6:inst6|data_out[4]                                                                                                                  ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; clock ; Rise       ; g07_register6:inst6|data_out[4]                                                                                                                  ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; clock ; Rise       ; g07_stack:inst|lpm_counter:inst|cntr_qeg:auto_generated|safe_q[0]                                                                                ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; clock ; Rise       ; g07_stack:inst|lpm_counter:inst|cntr_qeg:auto_generated|safe_q[0]                                                                                ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; clock ; Rise       ; g07_stack:inst|lpm_counter:inst|cntr_qeg:auto_generated|safe_q[1]                                                                                ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; clock ; Rise       ; g07_stack:inst|lpm_counter:inst|cntr_qeg:auto_generated|safe_q[1]                                                                                ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; clock ; Rise       ; g07_stack:inst|lpm_counter:inst|cntr_qeg:auto_generated|safe_q[2]                                                                                ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; clock ; Rise       ; g07_stack:inst|lpm_counter:inst|cntr_qeg:auto_generated|safe_q[2]                                                                                ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; clock ; Rise       ; g07_stack:inst|lpm_counter:inst|cntr_qeg:auto_generated|safe_q[3]                                                                                ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; clock ; Rise       ; g07_stack:inst|lpm_counter:inst|cntr_qeg:auto_generated|safe_q[3]                                                                                ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; clock ; Rise       ; g07_stack:inst|lpm_counter:inst|cntr_qeg:auto_generated|safe_q[4]                                                                                ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; clock ; Rise       ; g07_stack:inst|lpm_counter:inst|cntr_qeg:auto_generated|safe_q[4]                                                                                ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; clock ; Rise       ; g07_stack:inst|lpm_counter:inst|cntr_qeg:auto_generated|safe_q[5]                                                                                ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------+
; Setup Times                                                              ;
+--------------+------------+-------+-------+------------+-----------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+--------------+------------+-------+-------+------------+-----------------+
; mode[*]      ; clock      ; 4.763 ; 4.763 ; Rise       ; clock           ;
;  mode[0]     ; clock      ; 4.417 ; 4.417 ; Rise       ; clock           ;
;  mode[1]     ; clock      ; 4.763 ; 4.763 ; Rise       ; clock           ;
; request_deal ; clock      ; 4.597 ; 4.597 ; Rise       ; clock           ;
+--------------+------------+-------+-------+------------+-----------------+


+----------------------------------------------------------------------------+
; Hold Times                                                                 ;
+--------------+------------+--------+--------+------------+-----------------+
; Data Port    ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+--------------+------------+--------+--------+------------+-----------------+
; mode[*]      ; clock      ; 0.083  ; 0.083  ; Rise       ; clock           ;
;  mode[0]     ; clock      ; 0.018  ; 0.018  ; Rise       ; clock           ;
;  mode[1]     ; clock      ; 0.083  ; 0.083  ; Rise       ; clock           ;
; request_deal ; clock      ; -4.349 ; -4.349 ; Rise       ; clock           ;
+--------------+------------+--------+--------+------------+-----------------+


+----------------------------------------------------------------------------+
; Clock to Output Times                                                      ;
+--------------+------------+--------+--------+------------+-----------------+
; Data Port    ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+--------------+------------+--------+--------+------------+-----------------+
; card_f[*]    ; clock      ; 12.332 ; 12.332 ; Rise       ; clock           ;
;  card_f[0]   ; clock      ; 12.314 ; 12.314 ; Rise       ; clock           ;
;  card_f[2]   ; clock      ; 11.960 ; 11.960 ; Rise       ; clock           ;
;  card_f[3]   ; clock      ; 12.332 ; 12.332 ; Rise       ; clock           ;
;  card_f[4]   ; clock      ; 12.015 ; 12.015 ; Rise       ; clock           ;
;  card_f[5]   ; clock      ; 12.010 ; 12.010 ; Rise       ; clock           ;
;  card_f[6]   ; clock      ; 12.008 ; 12.008 ; Rise       ; clock           ;
; card_m[*]    ; clock      ; 14.830 ; 14.830 ; Rise       ; clock           ;
;  card_m[0]   ; clock      ; 14.473 ; 14.473 ; Rise       ; clock           ;
;  card_m[1]   ; clock      ; 14.774 ; 14.774 ; Rise       ; clock           ;
;  card_m[2]   ; clock      ; 14.776 ; 14.776 ; Rise       ; clock           ;
;  card_m[3]   ; clock      ; 14.780 ; 14.780 ; Rise       ; clock           ;
;  card_m[4]   ; clock      ; 14.790 ; 14.790 ; Rise       ; clock           ;
;  card_m[5]   ; clock      ; 14.830 ; 14.830 ; Rise       ; clock           ;
;  card_m[6]   ; clock      ; 14.817 ; 14.817 ; Rise       ; clock           ;
; empty        ; clock      ; 12.570 ; 12.570 ; Rise       ; clock           ;
; enabling     ; clock      ; 12.905 ; 12.905 ; Rise       ; clock           ;
; num_f[*]     ; clock      ; 12.321 ; 12.321 ; Rise       ; clock           ;
;  num_f[0]    ; clock      ; 12.132 ; 12.132 ; Rise       ; clock           ;
;  num_f[2]    ; clock      ; 12.321 ; 12.321 ; Rise       ; clock           ;
;  num_f[3]    ; clock      ; 11.658 ; 11.658 ; Rise       ; clock           ;
;  num_f[4]    ; clock      ; 11.732 ; 11.732 ; Rise       ; clock           ;
;  num_f[5]    ; clock      ; 11.797 ; 11.797 ; Rise       ; clock           ;
;  num_f[6]    ; clock      ; 12.135 ; 12.135 ; Rise       ; clock           ;
; num_m[*]     ; clock      ; 15.423 ; 15.423 ; Rise       ; clock           ;
;  num_m[0]    ; clock      ; 15.265 ; 15.265 ; Rise       ; clock           ;
;  num_m[1]    ; clock      ; 15.054 ; 15.054 ; Rise       ; clock           ;
;  num_m[2]    ; clock      ; 15.090 ; 15.090 ; Rise       ; clock           ;
;  num_m[3]    ; clock      ; 15.064 ; 15.064 ; Rise       ; clock           ;
;  num_m[4]    ; clock      ; 15.292 ; 15.292 ; Rise       ; clock           ;
;  num_m[5]    ; clock      ; 15.391 ; 15.391 ; Rise       ; clock           ;
;  num_m[6]    ; clock      ; 15.423 ; 15.423 ; Rise       ; clock           ;
; randenable   ; clock      ; 7.801  ; 7.801  ; Rise       ; clock           ;
; stack_enable ; clock      ; 9.276  ; 9.276  ; Rise       ; clock           ;
+--------------+------------+--------+--------+------------+-----------------+


+----------------------------------------------------------------------------+
; Minimum Clock to Output Times                                              ;
+--------------+------------+--------+--------+------------+-----------------+
; Data Port    ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+--------------+------------+--------+--------+------------+-----------------+
; card_f[*]    ; clock      ; 9.481  ; 9.481  ; Rise       ; clock           ;
;  card_f[0]   ; clock      ; 9.800  ; 9.800  ; Rise       ; clock           ;
;  card_f[2]   ; clock      ; 9.481  ; 9.481  ; Rise       ; clock           ;
;  card_f[3]   ; clock      ; 9.818  ; 9.818  ; Rise       ; clock           ;
;  card_f[4]   ; clock      ; 9.501  ; 9.501  ; Rise       ; clock           ;
;  card_f[5]   ; clock      ; 9.489  ; 9.489  ; Rise       ; clock           ;
;  card_f[6]   ; clock      ; 9.486  ; 9.486  ; Rise       ; clock           ;
; card_m[*]    ; clock      ; 10.332 ; 10.332 ; Rise       ; clock           ;
;  card_m[0]   ; clock      ; 10.332 ; 10.332 ; Rise       ; clock           ;
;  card_m[1]   ; clock      ; 10.634 ; 10.634 ; Rise       ; clock           ;
;  card_m[2]   ; clock      ; 10.636 ; 10.636 ; Rise       ; clock           ;
;  card_m[3]   ; clock      ; 10.642 ; 10.642 ; Rise       ; clock           ;
;  card_m[4]   ; clock      ; 10.650 ; 10.650 ; Rise       ; clock           ;
;  card_m[5]   ; clock      ; 10.691 ; 10.691 ; Rise       ; clock           ;
;  card_m[6]   ; clock      ; 10.680 ; 10.680 ; Rise       ; clock           ;
; empty        ; clock      ; 10.911 ; 10.911 ; Rise       ; clock           ;
; enabling     ; clock      ; 11.291 ; 11.291 ; Rise       ; clock           ;
; num_f[*]     ; clock      ; 9.107  ; 9.107  ; Rise       ; clock           ;
;  num_f[0]    ; clock      ; 9.581  ; 9.581  ; Rise       ; clock           ;
;  num_f[2]    ; clock      ; 9.770  ; 9.770  ; Rise       ; clock           ;
;  num_f[3]    ; clock      ; 9.107  ; 9.107  ; Rise       ; clock           ;
;  num_f[4]    ; clock      ; 9.193  ; 9.193  ; Rise       ; clock           ;
;  num_f[5]    ; clock      ; 9.256  ; 9.256  ; Rise       ; clock           ;
;  num_f[6]    ; clock      ; 9.582  ; 9.582  ; Rise       ; clock           ;
; num_m[*]     ; clock      ; 9.939  ; 9.939  ; Rise       ; clock           ;
;  num_m[0]    ; clock      ; 10.153 ; 10.153 ; Rise       ; clock           ;
;  num_m[1]    ; clock      ; 9.939  ; 9.939  ; Rise       ; clock           ;
;  num_m[2]    ; clock      ; 9.976  ; 9.976  ; Rise       ; clock           ;
;  num_m[3]    ; clock      ; 9.979  ; 9.979  ; Rise       ; clock           ;
;  num_m[4]    ; clock      ; 10.181 ; 10.181 ; Rise       ; clock           ;
;  num_m[5]    ; clock      ; 10.277 ; 10.277 ; Rise       ; clock           ;
;  num_m[6]    ; clock      ; 10.307 ; 10.307 ; Rise       ; clock           ;
; randenable   ; clock      ; 7.801  ; 7.801  ; Rise       ; clock           ;
; stack_enable ; clock      ; 9.276  ; 9.276  ; Rise       ; clock           ;
+--------------+------------+--------+--------+------------+-----------------+


+---------------------------------+
; Fast Model Setup Summary        ;
+-------+---------+---------------+
; Clock ; Slack   ; End Point TNS ;
+-------+---------+---------------+
; clock ; -33.983 ; -883.982      ;
+-------+---------+---------------+


+-------------------------------+
; Fast Model Hold Summary       ;
+-------+-------+---------------+
; Clock ; Slack ; End Point TNS ;
+-------+-------+---------------+
; clock ; 0.215 ; 0.000         ;
+-------+-------+---------------+


-------------------------------
; Fast Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Fast Model Removal Summary ;
------------------------------
No paths to report.


+----------------------------------------+
; Fast Model Minimum Pulse Width Summary ;
+-------+--------+-----------------------+
; Clock ; Slack  ; End Point TNS         ;
+-------+--------+-----------------------+
; clock ; -1.423 ; -387.840              ;
+-------+--------+-----------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'clock'                                                                                                                                                                                                                                              ;
+---------+-------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack   ; From Node                                                                                                                                       ; To Node                              ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+---------+-------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------+--------------+-------------+--------------+------------+------------+
; -33.983 ; g07_stack:inst|lpm_counter:inst|cntr_qeg:auto_generated|safe_q[5]                                                                               ; g07_register6:inst6|data_out[4]      ; clock        ; clock       ; 1.000        ; -0.005     ; 35.010     ;
; -33.974 ; g07_stack:inst|lpm_counter:inst|cntr_qeg:auto_generated|safe_q[2]                                                                               ; g07_register6:inst6|data_out[4]      ; clock        ; clock       ; 1.000        ; -0.005     ; 35.001     ;
; -33.960 ; g07_stack:inst|lpm_counter:inst|cntr_qeg:auto_generated|safe_q[3]                                                                               ; g07_register6:inst6|data_out[4]      ; clock        ; clock       ; 1.000        ; -0.005     ; 34.987     ;
; -33.850 ; g07_stack:inst|lpm_counter:inst|cntr_qeg:auto_generated|safe_q[4]                                                                               ; g07_register6:inst6|data_out[4]      ; clock        ; clock       ; 1.000        ; -0.005     ; 34.877     ;
; -33.015 ; g07_stack:inst|lpm_counter:inst|cntr_qeg:auto_generated|safe_q[5]                                                                               ; g07_register6:inst6|data_out[3]      ; clock        ; clock       ; 1.000        ; -0.005     ; 34.042     ;
; -33.006 ; g07_stack:inst|lpm_counter:inst|cntr_qeg:auto_generated|safe_q[2]                                                                               ; g07_register6:inst6|data_out[3]      ; clock        ; clock       ; 1.000        ; -0.005     ; 34.033     ;
; -32.992 ; g07_stack:inst|lpm_counter:inst|cntr_qeg:auto_generated|safe_q[3]                                                                               ; g07_register6:inst6|data_out[3]      ; clock        ; clock       ; 1.000        ; -0.005     ; 34.019     ;
; -32.882 ; g07_stack:inst|lpm_counter:inst|cntr_qeg:auto_generated|safe_q[4]                                                                               ; g07_register6:inst6|data_out[3]      ; clock        ; clock       ; 1.000        ; -0.005     ; 33.909     ;
; -31.932 ; g07_stack:inst|lpm_counter:inst|cntr_qeg:auto_generated|safe_q[5]                                                                               ; g07_register6:inst6|data_out[2]      ; clock        ; clock       ; 1.000        ; -0.005     ; 32.959     ;
; -31.923 ; g07_stack:inst|lpm_counter:inst|cntr_qeg:auto_generated|safe_q[2]                                                                               ; g07_register6:inst6|data_out[2]      ; clock        ; clock       ; 1.000        ; -0.005     ; 32.950     ;
; -31.909 ; g07_stack:inst|lpm_counter:inst|cntr_qeg:auto_generated|safe_q[3]                                                                               ; g07_register6:inst6|data_out[2]      ; clock        ; clock       ; 1.000        ; -0.005     ; 32.936     ;
; -31.799 ; g07_stack:inst|lpm_counter:inst|cntr_qeg:auto_generated|safe_q[4]                                                                               ; g07_register6:inst6|data_out[2]      ; clock        ; clock       ; 1.000        ; -0.005     ; 32.826     ;
; -30.644 ; g07_stack:inst|lpm_counter:inst|cntr_qeg:auto_generated|safe_q[5]                                                                               ; g07_register6:inst6|data_out[1]      ; clock        ; clock       ; 1.000        ; -0.005     ; 31.671     ;
; -30.635 ; g07_stack:inst|lpm_counter:inst|cntr_qeg:auto_generated|safe_q[2]                                                                               ; g07_register6:inst6|data_out[1]      ; clock        ; clock       ; 1.000        ; -0.005     ; 31.662     ;
; -30.621 ; g07_stack:inst|lpm_counter:inst|cntr_qeg:auto_generated|safe_q[3]                                                                               ; g07_register6:inst6|data_out[1]      ; clock        ; clock       ; 1.000        ; -0.005     ; 31.648     ;
; -30.511 ; g07_stack:inst|lpm_counter:inst|cntr_qeg:auto_generated|safe_q[4]                                                                               ; g07_register6:inst6|data_out[1]      ; clock        ; clock       ; 1.000        ; -0.005     ; 31.538     ;
; -29.166 ; g07_stack:inst|lpm_counter:inst|cntr_qeg:auto_generated|safe_q[5]                                                                               ; g07_register6:inst6|data_out[0]      ; clock        ; clock       ; 1.000        ; 0.003      ; 30.201     ;
; -29.157 ; g07_stack:inst|lpm_counter:inst|cntr_qeg:auto_generated|safe_q[2]                                                                               ; g07_register6:inst6|data_out[0]      ; clock        ; clock       ; 1.000        ; 0.003      ; 30.192     ;
; -29.143 ; g07_stack:inst|lpm_counter:inst|cntr_qeg:auto_generated|safe_q[3]                                                                               ; g07_register6:inst6|data_out[0]      ; clock        ; clock       ; 1.000        ; 0.003      ; 30.178     ;
; -29.033 ; g07_stack:inst|lpm_counter:inst|cntr_qeg:auto_generated|safe_q[4]                                                                               ; g07_register6:inst6|data_out[0]      ; clock        ; clock       ; 1.000        ; 0.003      ; 30.068     ;
; -2.750  ; g07_stack:inst|g07_popenable:inst13|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_q001:auto_generated|ram_block1a0~porta_address_reg0 ; g07_stack:inst|lpm_ff:inst73|dffs[0] ; clock        ; clock       ; 1.000        ; -0.068     ; 3.714      ;
; -2.750  ; g07_stack:inst|g07_popenable:inst13|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_q001:auto_generated|ram_block1a0~porta_address_reg0 ; g07_stack:inst|lpm_ff:inst73|dffs[2] ; clock        ; clock       ; 1.000        ; -0.068     ; 3.714      ;
; -2.750  ; g07_stack:inst|g07_popenable:inst13|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_q001:auto_generated|ram_block1a0~porta_address_reg0 ; g07_stack:inst|lpm_ff:inst73|dffs[5] ; clock        ; clock       ; 1.000        ; -0.068     ; 3.714      ;
; -2.750  ; g07_stack:inst|g07_popenable:inst13|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_q001:auto_generated|ram_block1a0~porta_address_reg1 ; g07_stack:inst|lpm_ff:inst73|dffs[0] ; clock        ; clock       ; 1.000        ; -0.068     ; 3.714      ;
; -2.750  ; g07_stack:inst|g07_popenable:inst13|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_q001:auto_generated|ram_block1a0~porta_address_reg2 ; g07_stack:inst|lpm_ff:inst73|dffs[0] ; clock        ; clock       ; 1.000        ; -0.068     ; 3.714      ;
; -2.750  ; g07_stack:inst|g07_popenable:inst13|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_q001:auto_generated|ram_block1a0~porta_address_reg3 ; g07_stack:inst|lpm_ff:inst73|dffs[0] ; clock        ; clock       ; 1.000        ; -0.068     ; 3.714      ;
; -2.750  ; g07_stack:inst|g07_popenable:inst13|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_q001:auto_generated|ram_block1a0~porta_address_reg4 ; g07_stack:inst|lpm_ff:inst73|dffs[0] ; clock        ; clock       ; 1.000        ; -0.068     ; 3.714      ;
; -2.750  ; g07_stack:inst|g07_popenable:inst13|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_q001:auto_generated|ram_block1a0~porta_address_reg1 ; g07_stack:inst|lpm_ff:inst73|dffs[2] ; clock        ; clock       ; 1.000        ; -0.068     ; 3.714      ;
; -2.750  ; g07_stack:inst|g07_popenable:inst13|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_q001:auto_generated|ram_block1a0~porta_address_reg2 ; g07_stack:inst|lpm_ff:inst73|dffs[2] ; clock        ; clock       ; 1.000        ; -0.068     ; 3.714      ;
; -2.750  ; g07_stack:inst|g07_popenable:inst13|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_q001:auto_generated|ram_block1a0~porta_address_reg3 ; g07_stack:inst|lpm_ff:inst73|dffs[2] ; clock        ; clock       ; 1.000        ; -0.068     ; 3.714      ;
; -2.750  ; g07_stack:inst|g07_popenable:inst13|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_q001:auto_generated|ram_block1a0~porta_address_reg4 ; g07_stack:inst|lpm_ff:inst73|dffs[2] ; clock        ; clock       ; 1.000        ; -0.068     ; 3.714      ;
; -2.750  ; g07_stack:inst|g07_popenable:inst13|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_q001:auto_generated|ram_block1a0~porta_address_reg1 ; g07_stack:inst|lpm_ff:inst73|dffs[5] ; clock        ; clock       ; 1.000        ; -0.068     ; 3.714      ;
; -2.750  ; g07_stack:inst|g07_popenable:inst13|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_q001:auto_generated|ram_block1a0~porta_address_reg2 ; g07_stack:inst|lpm_ff:inst73|dffs[5] ; clock        ; clock       ; 1.000        ; -0.068     ; 3.714      ;
; -2.750  ; g07_stack:inst|g07_popenable:inst13|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_q001:auto_generated|ram_block1a0~porta_address_reg3 ; g07_stack:inst|lpm_ff:inst73|dffs[5] ; clock        ; clock       ; 1.000        ; -0.068     ; 3.714      ;
; -2.750  ; g07_stack:inst|g07_popenable:inst13|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_q001:auto_generated|ram_block1a0~porta_address_reg4 ; g07_stack:inst|lpm_ff:inst73|dffs[5] ; clock        ; clock       ; 1.000        ; -0.068     ; 3.714      ;
; -2.519  ; g07_stack:inst|g07_popenable:inst13|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_q001:auto_generated|ram_block1a0~porta_address_reg0 ; g07_stack:inst|lpm_ff:inst39|dffs[0] ; clock        ; clock       ; 1.000        ; -0.069     ; 3.482      ;
; -2.519  ; g07_stack:inst|g07_popenable:inst13|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_q001:auto_generated|ram_block1a0~porta_address_reg0 ; g07_stack:inst|lpm_ff:inst39|dffs[3] ; clock        ; clock       ; 1.000        ; -0.069     ; 3.482      ;
; -2.519  ; g07_stack:inst|g07_popenable:inst13|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_q001:auto_generated|ram_block1a0~porta_address_reg1 ; g07_stack:inst|lpm_ff:inst39|dffs[0] ; clock        ; clock       ; 1.000        ; -0.069     ; 3.482      ;
; -2.519  ; g07_stack:inst|g07_popenable:inst13|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_q001:auto_generated|ram_block1a0~porta_address_reg2 ; g07_stack:inst|lpm_ff:inst39|dffs[0] ; clock        ; clock       ; 1.000        ; -0.069     ; 3.482      ;
; -2.519  ; g07_stack:inst|g07_popenable:inst13|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_q001:auto_generated|ram_block1a0~porta_address_reg3 ; g07_stack:inst|lpm_ff:inst39|dffs[0] ; clock        ; clock       ; 1.000        ; -0.069     ; 3.482      ;
; -2.519  ; g07_stack:inst|g07_popenable:inst13|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_q001:auto_generated|ram_block1a0~porta_address_reg4 ; g07_stack:inst|lpm_ff:inst39|dffs[0] ; clock        ; clock       ; 1.000        ; -0.069     ; 3.482      ;
; -2.519  ; g07_stack:inst|g07_popenable:inst13|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_q001:auto_generated|ram_block1a0~porta_address_reg1 ; g07_stack:inst|lpm_ff:inst39|dffs[3] ; clock        ; clock       ; 1.000        ; -0.069     ; 3.482      ;
; -2.519  ; g07_stack:inst|g07_popenable:inst13|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_q001:auto_generated|ram_block1a0~porta_address_reg2 ; g07_stack:inst|lpm_ff:inst39|dffs[3] ; clock        ; clock       ; 1.000        ; -0.069     ; 3.482      ;
; -2.519  ; g07_stack:inst|g07_popenable:inst13|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_q001:auto_generated|ram_block1a0~porta_address_reg3 ; g07_stack:inst|lpm_ff:inst39|dffs[3] ; clock        ; clock       ; 1.000        ; -0.069     ; 3.482      ;
; -2.519  ; g07_stack:inst|g07_popenable:inst13|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_q001:auto_generated|ram_block1a0~porta_address_reg4 ; g07_stack:inst|lpm_ff:inst39|dffs[3] ; clock        ; clock       ; 1.000        ; -0.069     ; 3.482      ;
; -2.510  ; g07_stack:inst|g07_popenable:inst13|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_q001:auto_generated|ram_block1a0~porta_address_reg0 ; g07_stack:inst|lpm_ff:inst39|dffs[2] ; clock        ; clock       ; 1.000        ; -0.068     ; 3.474      ;
; -2.510  ; g07_stack:inst|g07_popenable:inst13|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_q001:auto_generated|ram_block1a0~porta_address_reg0 ; g07_stack:inst|lpm_ff:inst39|dffs[4] ; clock        ; clock       ; 1.000        ; -0.068     ; 3.474      ;
; -2.510  ; g07_stack:inst|g07_popenable:inst13|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_q001:auto_generated|ram_block1a0~porta_address_reg0 ; g07_stack:inst|lpm_ff:inst39|dffs[1] ; clock        ; clock       ; 1.000        ; -0.068     ; 3.474      ;
; -2.510  ; g07_stack:inst|g07_popenable:inst13|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_q001:auto_generated|ram_block1a0~porta_address_reg0 ; g07_stack:inst|lpm_ff:inst39|dffs[5] ; clock        ; clock       ; 1.000        ; -0.068     ; 3.474      ;
; -2.510  ; g07_stack:inst|g07_popenable:inst13|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_q001:auto_generated|ram_block1a0~porta_address_reg1 ; g07_stack:inst|lpm_ff:inst39|dffs[2] ; clock        ; clock       ; 1.000        ; -0.068     ; 3.474      ;
; -2.510  ; g07_stack:inst|g07_popenable:inst13|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_q001:auto_generated|ram_block1a0~porta_address_reg2 ; g07_stack:inst|lpm_ff:inst39|dffs[2] ; clock        ; clock       ; 1.000        ; -0.068     ; 3.474      ;
; -2.510  ; g07_stack:inst|g07_popenable:inst13|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_q001:auto_generated|ram_block1a0~porta_address_reg3 ; g07_stack:inst|lpm_ff:inst39|dffs[2] ; clock        ; clock       ; 1.000        ; -0.068     ; 3.474      ;
; -2.510  ; g07_stack:inst|g07_popenable:inst13|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_q001:auto_generated|ram_block1a0~porta_address_reg4 ; g07_stack:inst|lpm_ff:inst39|dffs[2] ; clock        ; clock       ; 1.000        ; -0.068     ; 3.474      ;
; -2.510  ; g07_stack:inst|g07_popenable:inst13|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_q001:auto_generated|ram_block1a0~porta_address_reg1 ; g07_stack:inst|lpm_ff:inst39|dffs[4] ; clock        ; clock       ; 1.000        ; -0.068     ; 3.474      ;
; -2.510  ; g07_stack:inst|g07_popenable:inst13|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_q001:auto_generated|ram_block1a0~porta_address_reg2 ; g07_stack:inst|lpm_ff:inst39|dffs[4] ; clock        ; clock       ; 1.000        ; -0.068     ; 3.474      ;
; -2.510  ; g07_stack:inst|g07_popenable:inst13|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_q001:auto_generated|ram_block1a0~porta_address_reg3 ; g07_stack:inst|lpm_ff:inst39|dffs[4] ; clock        ; clock       ; 1.000        ; -0.068     ; 3.474      ;
; -2.510  ; g07_stack:inst|g07_popenable:inst13|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_q001:auto_generated|ram_block1a0~porta_address_reg4 ; g07_stack:inst|lpm_ff:inst39|dffs[4] ; clock        ; clock       ; 1.000        ; -0.068     ; 3.474      ;
; -2.510  ; g07_stack:inst|g07_popenable:inst13|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_q001:auto_generated|ram_block1a0~porta_address_reg1 ; g07_stack:inst|lpm_ff:inst39|dffs[1] ; clock        ; clock       ; 1.000        ; -0.068     ; 3.474      ;
; -2.510  ; g07_stack:inst|g07_popenable:inst13|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_q001:auto_generated|ram_block1a0~porta_address_reg2 ; g07_stack:inst|lpm_ff:inst39|dffs[1] ; clock        ; clock       ; 1.000        ; -0.068     ; 3.474      ;
; -2.510  ; g07_stack:inst|g07_popenable:inst13|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_q001:auto_generated|ram_block1a0~porta_address_reg3 ; g07_stack:inst|lpm_ff:inst39|dffs[1] ; clock        ; clock       ; 1.000        ; -0.068     ; 3.474      ;
; -2.510  ; g07_stack:inst|g07_popenable:inst13|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_q001:auto_generated|ram_block1a0~porta_address_reg4 ; g07_stack:inst|lpm_ff:inst39|dffs[1] ; clock        ; clock       ; 1.000        ; -0.068     ; 3.474      ;
; -2.510  ; g07_stack:inst|g07_popenable:inst13|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_q001:auto_generated|ram_block1a0~porta_address_reg1 ; g07_stack:inst|lpm_ff:inst39|dffs[5] ; clock        ; clock       ; 1.000        ; -0.068     ; 3.474      ;
; -2.510  ; g07_stack:inst|g07_popenable:inst13|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_q001:auto_generated|ram_block1a0~porta_address_reg2 ; g07_stack:inst|lpm_ff:inst39|dffs[5] ; clock        ; clock       ; 1.000        ; -0.068     ; 3.474      ;
; -2.510  ; g07_stack:inst|g07_popenable:inst13|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_q001:auto_generated|ram_block1a0~porta_address_reg3 ; g07_stack:inst|lpm_ff:inst39|dffs[5] ; clock        ; clock       ; 1.000        ; -0.068     ; 3.474      ;
; -2.510  ; g07_stack:inst|g07_popenable:inst13|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_q001:auto_generated|ram_block1a0~porta_address_reg4 ; g07_stack:inst|lpm_ff:inst39|dffs[5] ; clock        ; clock       ; 1.000        ; -0.068     ; 3.474      ;
; -2.450  ; g07_stack:inst|lpm_counter:inst|cntr_qeg:auto_generated|safe_q[3]                                                                               ; g07_stack:inst|lpm_ff:inst50|dffs[0] ; clock        ; clock       ; 1.000        ; 0.001      ; 3.483      ;
; -2.450  ; g07_stack:inst|lpm_counter:inst|cntr_qeg:auto_generated|safe_q[3]                                                                               ; g07_stack:inst|lpm_ff:inst50|dffs[3] ; clock        ; clock       ; 1.000        ; 0.001      ; 3.483      ;
; -2.450  ; g07_stack:inst|lpm_counter:inst|cntr_qeg:auto_generated|safe_q[3]                                                                               ; g07_stack:inst|lpm_ff:inst50|dffs[2] ; clock        ; clock       ; 1.000        ; 0.001      ; 3.483      ;
; -2.450  ; g07_stack:inst|lpm_counter:inst|cntr_qeg:auto_generated|safe_q[3]                                                                               ; g07_stack:inst|lpm_ff:inst50|dffs[4] ; clock        ; clock       ; 1.000        ; 0.001      ; 3.483      ;
; -2.450  ; g07_stack:inst|lpm_counter:inst|cntr_qeg:auto_generated|safe_q[3]                                                                               ; g07_stack:inst|lpm_ff:inst50|dffs[1] ; clock        ; clock       ; 1.000        ; 0.001      ; 3.483      ;
; -2.450  ; g07_stack:inst|lpm_counter:inst|cntr_qeg:auto_generated|safe_q[3]                                                                               ; g07_stack:inst|lpm_ff:inst50|dffs[5] ; clock        ; clock       ; 1.000        ; 0.001      ; 3.483      ;
; -2.442  ; g07_stack:inst|lpm_counter:inst|cntr_qeg:auto_generated|safe_q[3]                                                                               ; g07_stack:inst|lpm_ff:Ricky|dffs[0]  ; clock        ; clock       ; 1.000        ; 0.001      ; 3.475      ;
; -2.442  ; g07_stack:inst|lpm_counter:inst|cntr_qeg:auto_generated|safe_q[3]                                                                               ; g07_stack:inst|lpm_ff:Ricky|dffs[3]  ; clock        ; clock       ; 1.000        ; 0.001      ; 3.475      ;
; -2.442  ; g07_stack:inst|lpm_counter:inst|cntr_qeg:auto_generated|safe_q[3]                                                                               ; g07_stack:inst|lpm_ff:Ricky|dffs[2]  ; clock        ; clock       ; 1.000        ; 0.001      ; 3.475      ;
; -2.442  ; g07_stack:inst|lpm_counter:inst|cntr_qeg:auto_generated|safe_q[3]                                                                               ; g07_stack:inst|lpm_ff:Ricky|dffs[4]  ; clock        ; clock       ; 1.000        ; 0.001      ; 3.475      ;
; -2.442  ; g07_stack:inst|lpm_counter:inst|cntr_qeg:auto_generated|safe_q[3]                                                                               ; g07_stack:inst|lpm_ff:Ricky|dffs[1]  ; clock        ; clock       ; 1.000        ; 0.001      ; 3.475      ;
; -2.442  ; g07_stack:inst|lpm_counter:inst|cntr_qeg:auto_generated|safe_q[3]                                                                               ; g07_stack:inst|lpm_ff:Ricky|dffs[5]  ; clock        ; clock       ; 1.000        ; 0.001      ; 3.475      ;
; -2.434  ; g07_stack:inst|g07_popenable:inst13|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_q001:auto_generated|ram_block1a0~porta_address_reg0 ; g07_stack:inst|lpm_ff:inst2|dffs[0]  ; clock        ; clock       ; 1.000        ; -0.075     ; 3.391      ;
; -2.434  ; g07_stack:inst|g07_popenable:inst13|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_q001:auto_generated|ram_block1a0~porta_address_reg0 ; g07_stack:inst|lpm_ff:inst2|dffs[2]  ; clock        ; clock       ; 1.000        ; -0.075     ; 3.391      ;
; -2.434  ; g07_stack:inst|g07_popenable:inst13|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_q001:auto_generated|ram_block1a0~porta_address_reg0 ; g07_stack:inst|lpm_ff:inst2|dffs[4]  ; clock        ; clock       ; 1.000        ; -0.075     ; 3.391      ;
; -2.434  ; g07_stack:inst|g07_popenable:inst13|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_q001:auto_generated|ram_block1a0~porta_address_reg0 ; g07_stack:inst|lpm_ff:inst2|dffs[5]  ; clock        ; clock       ; 1.000        ; -0.075     ; 3.391      ;
; -2.434  ; g07_stack:inst|lpm_counter:inst|cntr_qeg:auto_generated|safe_q[5]                                                                               ; g07_stack:inst|lpm_ff:inst50|dffs[0] ; clock        ; clock       ; 1.000        ; 0.001      ; 3.467      ;
; -2.434  ; g07_stack:inst|lpm_counter:inst|cntr_qeg:auto_generated|safe_q[5]                                                                               ; g07_stack:inst|lpm_ff:inst50|dffs[3] ; clock        ; clock       ; 1.000        ; 0.001      ; 3.467      ;
; -2.434  ; g07_stack:inst|lpm_counter:inst|cntr_qeg:auto_generated|safe_q[5]                                                                               ; g07_stack:inst|lpm_ff:inst50|dffs[2] ; clock        ; clock       ; 1.000        ; 0.001      ; 3.467      ;
; -2.434  ; g07_stack:inst|lpm_counter:inst|cntr_qeg:auto_generated|safe_q[5]                                                                               ; g07_stack:inst|lpm_ff:inst50|dffs[4] ; clock        ; clock       ; 1.000        ; 0.001      ; 3.467      ;
; -2.434  ; g07_stack:inst|lpm_counter:inst|cntr_qeg:auto_generated|safe_q[5]                                                                               ; g07_stack:inst|lpm_ff:inst50|dffs[1] ; clock        ; clock       ; 1.000        ; 0.001      ; 3.467      ;
; -2.434  ; g07_stack:inst|lpm_counter:inst|cntr_qeg:auto_generated|safe_q[5]                                                                               ; g07_stack:inst|lpm_ff:inst50|dffs[5] ; clock        ; clock       ; 1.000        ; 0.001      ; 3.467      ;
; -2.434  ; g07_stack:inst|g07_popenable:inst13|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_q001:auto_generated|ram_block1a0~porta_address_reg1 ; g07_stack:inst|lpm_ff:inst2|dffs[0]  ; clock        ; clock       ; 1.000        ; -0.075     ; 3.391      ;
; -2.434  ; g07_stack:inst|g07_popenable:inst13|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_q001:auto_generated|ram_block1a0~porta_address_reg2 ; g07_stack:inst|lpm_ff:inst2|dffs[0]  ; clock        ; clock       ; 1.000        ; -0.075     ; 3.391      ;
; -2.434  ; g07_stack:inst|g07_popenable:inst13|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_q001:auto_generated|ram_block1a0~porta_address_reg3 ; g07_stack:inst|lpm_ff:inst2|dffs[0]  ; clock        ; clock       ; 1.000        ; -0.075     ; 3.391      ;
; -2.434  ; g07_stack:inst|g07_popenable:inst13|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_q001:auto_generated|ram_block1a0~porta_address_reg4 ; g07_stack:inst|lpm_ff:inst2|dffs[0]  ; clock        ; clock       ; 1.000        ; -0.075     ; 3.391      ;
; -2.434  ; g07_stack:inst|g07_popenable:inst13|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_q001:auto_generated|ram_block1a0~porta_address_reg1 ; g07_stack:inst|lpm_ff:inst2|dffs[2]  ; clock        ; clock       ; 1.000        ; -0.075     ; 3.391      ;
; -2.434  ; g07_stack:inst|g07_popenable:inst13|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_q001:auto_generated|ram_block1a0~porta_address_reg2 ; g07_stack:inst|lpm_ff:inst2|dffs[2]  ; clock        ; clock       ; 1.000        ; -0.075     ; 3.391      ;
; -2.434  ; g07_stack:inst|g07_popenable:inst13|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_q001:auto_generated|ram_block1a0~porta_address_reg3 ; g07_stack:inst|lpm_ff:inst2|dffs[2]  ; clock        ; clock       ; 1.000        ; -0.075     ; 3.391      ;
; -2.434  ; g07_stack:inst|g07_popenable:inst13|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_q001:auto_generated|ram_block1a0~porta_address_reg4 ; g07_stack:inst|lpm_ff:inst2|dffs[2]  ; clock        ; clock       ; 1.000        ; -0.075     ; 3.391      ;
; -2.434  ; g07_stack:inst|g07_popenable:inst13|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_q001:auto_generated|ram_block1a0~porta_address_reg1 ; g07_stack:inst|lpm_ff:inst2|dffs[4]  ; clock        ; clock       ; 1.000        ; -0.075     ; 3.391      ;
; -2.434  ; g07_stack:inst|g07_popenable:inst13|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_q001:auto_generated|ram_block1a0~porta_address_reg2 ; g07_stack:inst|lpm_ff:inst2|dffs[4]  ; clock        ; clock       ; 1.000        ; -0.075     ; 3.391      ;
; -2.434  ; g07_stack:inst|g07_popenable:inst13|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_q001:auto_generated|ram_block1a0~porta_address_reg3 ; g07_stack:inst|lpm_ff:inst2|dffs[4]  ; clock        ; clock       ; 1.000        ; -0.075     ; 3.391      ;
; -2.434  ; g07_stack:inst|g07_popenable:inst13|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_q001:auto_generated|ram_block1a0~porta_address_reg4 ; g07_stack:inst|lpm_ff:inst2|dffs[4]  ; clock        ; clock       ; 1.000        ; -0.075     ; 3.391      ;
; -2.434  ; g07_stack:inst|g07_popenable:inst13|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_q001:auto_generated|ram_block1a0~porta_address_reg1 ; g07_stack:inst|lpm_ff:inst2|dffs[5]  ; clock        ; clock       ; 1.000        ; -0.075     ; 3.391      ;
+---------+-------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'clock'                                                                                                                                                                                                            ;
+-------+---------------------------------------------------------------------------+---------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                 ; To Node                                                                   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------+---------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.215 ; g07_debounder:inst18|inst                                                 ; g07_debounder:inst18|inst                                                 ; clock        ; clock       ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; g07_debounder:inst18|inst7                                                ; g07_debounder:inst18|inst7                                                ; clock        ; clock       ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; g07_dealerFSM:inst2|state.C                                               ; g07_dealerFSM:inst2|state.C                                               ; clock        ; clock       ; 0.000        ; 0.000      ; 0.367      ;
; 0.240 ; g07_stack:inst|lpm_ff:inst122|dffs[3]                                     ; g07_stack:inst|lpm_ff:inst123|dffs[3]                                     ; clock        ; clock       ; 0.000        ; 0.000      ; 0.392      ;
; 0.242 ; g07_stack:inst|lpm_ff:inst122|dffs[1]                                     ; g07_stack:inst|lpm_ff:inst123|dffs[1]                                     ; clock        ; clock       ; 0.000        ; 0.000      ; 0.394      ;
; 0.243 ; g07_stack:inst|lpm_ff:inst123|dffs[3]                                     ; g07_stack:inst|lpm_ff:inst122|dffs[3]                                     ; clock        ; clock       ; 0.000        ; 0.000      ; 0.395      ;
; 0.243 ; g07_stack:inst|lpm_ff:inst4|dffs[4]                                       ; g07_stack:inst|lpm_ff:Trevor|dffs[4]                                      ; clock        ; clock       ; 0.000        ; 0.000      ; 0.395      ;
; 0.243 ; g07_stack:inst|lpm_ff:inst123|dffs[1]                                     ; g07_stack:inst|lpm_ff:inst122|dffs[1]                                     ; clock        ; clock       ; 0.000        ; 0.000      ; 0.395      ;
; 0.245 ; g07_dealerFSM:inst2|state.C                                               ; g07_dealerFSM:inst2|state.D                                               ; clock        ; clock       ; 0.000        ; 0.000      ; 0.397      ;
; 0.245 ; g07_stack:inst|lpm_ff:inst4|dffs[0]                                       ; g07_stack:inst|lpm_ff:Trevor|dffs[0]                                      ; clock        ; clock       ; 0.000        ; 0.000      ; 0.397      ;
; 0.245 ; g07_stack:inst|lpm_ff:RANDY|dffs[3]                                       ; g07_stack:inst|lpm_ff:inst28|dffs[3]                                      ; clock        ; clock       ; 0.000        ; 0.000      ; 0.397      ;
; 0.246 ; g07_dealerFSM:inst2|state.C                                               ; g07_dealerFSM:inst2|state.B                                               ; clock        ; clock       ; 0.000        ; 0.000      ; 0.398      ;
; 0.246 ; g07_stack:inst|lpm_ff:inst100|dffs[3]                                     ; g07_stack:inst|lpm_ff:Donna|dffs[3]                                       ; clock        ; clock       ; 0.000        ; 0.000      ; 0.398      ;
; 0.246 ; g07_stack:inst|lpm_ff:DFF10|dffs[4]                                       ; g07_stack:inst|lpm_ff:inst30|dffs[4]                                      ; clock        ; clock       ; 0.000        ; 0.000      ; 0.398      ;
; 0.247 ; g07_debounder:inst18|inst                                                 ; g07_debounder:inst18|inst7                                                ; clock        ; clock       ; 0.000        ; 0.000      ; 0.399      ;
; 0.250 ; g07_debounder:inst18|lpm_counter:inst8|cntr_7jg:auto_generated|safe_q[23] ; g07_debounder:inst18|lpm_counter:inst8|cntr_7jg:auto_generated|safe_q[23] ; clock        ; clock       ; 0.000        ; 0.000      ; 0.402      ;
; 0.291 ; g07_stack:inst|lpm_ff:inst122|dffs[2]                                     ; g07_stack:inst|lpm_ff:inst123|dffs[2]                                     ; clock        ; clock       ; 0.000        ; 0.000      ; 0.443      ;
; 0.292 ; g07_stack:inst|lpm_ff:inst4|dffs[1]                                       ; g07_stack:inst|lpm_ff:Trevor|dffs[1]                                      ; clock        ; clock       ; 0.000        ; 0.000      ; 0.444      ;
; 0.293 ; g07_stack:inst|lpm_ff:DFF10|dffs[0]                                       ; g07_stack:inst|lpm_ff:inst30|dffs[0]                                      ; clock        ; clock       ; 0.000        ; 0.000      ; 0.445      ;
; 0.293 ; g07_stack:inst|lpm_ff:inst52|dffs[2]                                      ; g07_stack:inst|lpm_ff:DFF20|dffs[2]                                       ; clock        ; clock       ; 0.000        ; 0.000      ; 0.445      ;
; 0.295 ; g07_stack:inst|lpm_ff:DFF10|dffs[3]                                       ; g07_stack:inst|lpm_ff:inst30|dffs[3]                                      ; clock        ; clock       ; 0.000        ; 0.000      ; 0.447      ;
; 0.295 ; g07_stack:inst|lpm_ff:DFF40|dffs[2]                                       ; g07_stack:inst|lpm_ff:inst113|dffs[2]                                     ; clock        ; clock       ; 0.000        ; 0.000      ; 0.447      ;
; 0.295 ; g07_stack:inst|lpm_ff:inst72|dffs[2]                                      ; g07_stack:inst|lpm_ff:inst73|dffs[2]                                      ; clock        ; clock       ; 0.000        ; 0.000      ; 0.447      ;
; 0.295 ; g07_stack:inst|lpm_ff:inst39|dffs[1]                                      ; g07_stack:inst|lpm_ff:inst40|dffs[1]                                      ; clock        ; clock       ; 0.000        ; 0.000      ; 0.447      ;
; 0.295 ; g07_stack:inst|lpm_ff:inst100|dffs[5]                                     ; g07_stack:inst|lpm_ff:Donna|dffs[5]                                       ; clock        ; clock       ; 0.000        ; 0.000      ; 0.447      ;
; 0.296 ; g07_stack:inst|lpm_ff:inst113|dffs[2]                                     ; g07_stack:inst|lpm_ff:DFF40|dffs[2]                                       ; clock        ; clock       ; 0.000        ; 0.000      ; 0.448      ;
; 0.296 ; g07_stack:inst|lpm_ff:RANDY|dffs[1]                                       ; g07_stack:inst|lpm_ff:inst28|dffs[1]                                      ; clock        ; clock       ; 0.000        ; 0.000      ; 0.448      ;
; 0.296 ; g07_dealerFSM:inst2|state.D                                               ; g07_dealerFSM:inst2|state.B                                               ; clock        ; clock       ; 0.000        ; 0.000      ; 0.448      ;
; 0.297 ; g07_stack:inst|lpm_ff:inst52|dffs[3]                                      ; g07_stack:inst|lpm_ff:DFF20|dffs[3]                                       ; clock        ; clock       ; 0.000        ; 0.000      ; 0.449      ;
; 0.298 ; g07_stack:inst|lpm_ff:inst18|dffs[0]                                      ; g07_stack:inst|lpm_ff:inst17|dffs[0]                                      ; clock        ; clock       ; 0.000        ; 0.000      ; 0.450      ;
; 0.298 ; g07_stack:inst|lpm_ff:DFF20|dffs[0]                                       ; g07_stack:inst|lpm_ff:inst52|dffs[0]                                      ; clock        ; clock       ; 0.000        ; 0.000      ; 0.450      ;
; 0.298 ; g07_stack:inst|lpm_ff:Donna|dffs[2]                                       ; g07_stack:inst|lpm_ff:inst100|dffs[2]                                     ; clock        ; clock       ; 0.000        ; 0.000      ; 0.450      ;
; 0.298 ; g07_stack:inst|lpm_ff:DFF20|dffs[4]                                       ; g07_stack:inst|lpm_ff:inst52|dffs[4]                                      ; clock        ; clock       ; 0.000        ; 0.000      ; 0.450      ;
; 0.299 ; g07_stack:inst|lpm_ff:inst39|dffs[3]                                      ; g07_stack:inst|lpm_ff:inst40|dffs[3]                                      ; clock        ; clock       ; 0.000        ; 0.000      ; 0.451      ;
; 0.300 ; g07_stack:inst|lpm_ff:inst113|dffs[1]                                     ; g07_stack:inst|lpm_ff:DFF40|dffs[1]                                       ; clock        ; clock       ; 0.000        ; 0.000      ; 0.452      ;
; 0.301 ; g07_stack:inst|lpm_ff:inst18|dffs[4]                                      ; g07_stack:inst|lpm_ff:inst17|dffs[4]                                      ; clock        ; clock       ; 0.000        ; 0.000      ; 0.453      ;
; 0.303 ; g07_stack:inst|lpm_ff:DFF20|dffs[3]                                       ; g07_stack:inst|lpm_ff:inst52|dffs[3]                                      ; clock        ; clock       ; 0.000        ; 0.000      ; 0.455      ;
; 0.304 ; g07_stack:inst|lpm_ff:DFF20|dffs[5]                                       ; g07_stack:inst|lpm_ff:inst52|dffs[5]                                      ; clock        ; clock       ; 0.000        ; 0.000      ; 0.456      ;
; 0.317 ; g07_stack:inst|lpm_ff:inst143|dffs[2]                                     ; g07_stack:inst|lpm_ff:inst142|dffs[2]                                     ; clock        ; clock       ; 0.000        ; 0.000      ; 0.469      ;
; 0.317 ; g07_stack:inst|lpm_ff:inst83|dffs[1]                                      ; g07_stack:inst|lpm_ff:GeorgeGreen|dffs[1]                                 ; clock        ; clock       ; 0.000        ; 0.000      ; 0.469      ;
; 0.321 ; g07_stack:inst|lpm_ff:inst113|dffs[2]                                     ; g07_stack:inst|lpm_ff:inst122|dffs[2]                                     ; clock        ; clock       ; 0.000        ; 0.000      ; 0.473      ;
; 0.322 ; g07_stack:inst|lpm_ff:RANDY|dffs[0]                                       ; g07_stack:inst|lpm_ff:inst28|dffs[0]                                      ; clock        ; clock       ; 0.000        ; 0.001      ; 0.475      ;
; 0.322 ; g07_stack:inst|lpm_ff:inst131|dffs[3]                                     ; g07_stack:inst|lpm_ff:inst140|dffs[3]                                     ; clock        ; clock       ; 0.000        ; 0.001      ; 0.475      ;
; 0.322 ; g07_stack:inst|lpm_ff:inst113|dffs[5]                                     ; g07_stack:inst|lpm_ff:inst122|dffs[5]                                     ; clock        ; clock       ; 0.000        ; 0.000      ; 0.474      ;
; 0.323 ; g07_stack:inst|lpm_ff:inst111|dffs[2]                                     ; g07_stack:inst|lpm_ff:Cyrus|dffs[2]                                       ; clock        ; clock       ; 0.000        ; 0.000      ; 0.475      ;
; 0.323 ; g07_stack:inst|lpm_ff:inst102|dffs[4]                                     ; g07_stack:inst|lpm_ff:Cyrus|dffs[4]                                       ; clock        ; clock       ; 0.000        ; 0.000      ; 0.475      ;
; 0.323 ; g07_stack:inst|lpm_ff:inst131|dffs[1]                                     ; g07_stack:inst|lpm_ff:inst140|dffs[1]                                     ; clock        ; clock       ; 0.000        ; 0.001      ; 0.476      ;
; 0.323 ; g07_stack:inst|lpm_ff:Cyrus|dffs[1]                                       ; g07_stack:inst|lpm_ff:inst111|dffs[1]                                     ; clock        ; clock       ; 0.000        ; 0.000      ; 0.475      ;
; 0.323 ; g07_stack:inst|lpm_ff:Cyrus|dffs[1]                                       ; g07_stack:inst|lpm_ff:inst102|dffs[1]                                     ; clock        ; clock       ; 0.000        ; 0.000      ; 0.475      ;
; 0.324 ; g07_stack:inst|lpm_ff:inst143|dffs[0]                                     ; g07_stack:inst|lpm_ff:inst142|dffs[0]                                     ; clock        ; clock       ; 0.000        ; 0.000      ; 0.476      ;
; 0.324 ; g07_stack:inst|lpm_ff:inst122|dffs[0]                                     ; g07_stack:inst|lpm_ff:inst113|dffs[0]                                     ; clock        ; clock       ; 0.000        ; 0.000      ; 0.476      ;
; 0.324 ; g07_stack:inst|lpm_ff:DFF40|dffs[4]                                       ; g07_stack:inst|lpm_ff:inst111|dffs[4]                                     ; clock        ; clock       ; 0.000        ; 0.001      ; 0.477      ;
; 0.324 ; g07_stack:inst|lpm_ff:inst143|dffs[1]                                     ; g07_stack:inst|lpm_ff:inst142|dffs[1]                                     ; clock        ; clock       ; 0.000        ; 0.000      ; 0.476      ;
; 0.324 ; g07_stack:inst|lpm_ff:inst128|dffs[2]                                     ; g07_stack:inst|lpm_ff:inst123|dffs[2]                                     ; clock        ; clock       ; 0.000        ; 0.001      ; 0.477      ;
; 0.325 ; g07_stack:inst|lpm_ff:inst128|dffs[5]                                     ; g07_stack:inst|lpm_ff:inst129|dffs[5]                                     ; clock        ; clock       ; 0.000        ; 0.000      ; 0.477      ;
; 0.326 ; g07_stack:inst|lpm_ff:inst143|dffs[4]                                     ; g07_stack:inst|lpm_ff:inst142|dffs[4]                                     ; clock        ; clock       ; 0.000        ; 0.000      ; 0.478      ;
; 0.326 ; g07_stack:inst|lpm_ff:inst128|dffs[5]                                     ; g07_stack:inst|lpm_ff:inst123|dffs[5]                                     ; clock        ; clock       ; 0.000        ; 0.000      ; 0.478      ;
; 0.328 ; g07_stack:inst|lpm_ff:inst143|dffs[3]                                     ; g07_stack:inst|lpm_ff:inst142|dffs[3]                                     ; clock        ; clock       ; 0.000        ; 0.000      ; 0.480      ;
; 0.329 ; g07_stack:inst|lpm_ff:inst17|dffs[2]                                      ; g07_stack:inst|lpm_ff:Trevor|dffs[2]                                      ; clock        ; clock       ; 0.000        ; -0.001     ; 0.480      ;
; 0.329 ; g07_stack:inst|lpm_ff:inst141|dffs[5]                                     ; g07_stack:inst|lpm_ff:inst142|dffs[5]                                     ; clock        ; clock       ; 0.000        ; 0.001      ; 0.482      ;
; 0.329 ; g07_stack:inst|lpm_ff:Bubbles|dffs[5]                                     ; g07_stack:inst|lpm_ff:inst63|dffs[5]                                      ; clock        ; clock       ; 0.000        ; 0.000      ; 0.481      ;
; 0.330 ; g07_stack:inst|lpm_ff:Cyrus|dffs[0]                                       ; g07_stack:inst|lpm_ff:inst111|dffs[0]                                     ; clock        ; clock       ; 0.000        ; 0.000      ; 0.482      ;
; 0.330 ; g07_stack:inst|lpm_ff:inst74|dffs[2]                                      ; g07_stack:inst|lpm_ff:GeorgeGreen|dffs[2]                                 ; clock        ; clock       ; 0.000        ; 0.000      ; 0.482      ;
; 0.330 ; g07_stack:inst|lpm_ff:inst130|dffs[1]                                     ; g07_stack:inst|lpm_ff:inst129|dffs[1]                                     ; clock        ; clock       ; 0.000        ; 0.000      ; 0.482      ;
; 0.331 ; g07_stack:inst|lpm_ff:Cyrus|dffs[0]                                       ; g07_stack:inst|lpm_ff:inst102|dffs[0]                                     ; clock        ; clock       ; 0.000        ; 0.000      ; 0.483      ;
; 0.331 ; g07_stack:inst|lpm_ff:Corey|dffs[3]                                       ; g07_stack:inst|lpm_ff:inst2|dffs[3]                                       ; clock        ; clock       ; 0.000        ; -0.001     ; 0.482      ;
; 0.331 ; g07_stack:inst|lpm_ff:inst140|dffs[1]                                     ; g07_stack:inst|lpm_ff:inst141|dffs[1]                                     ; clock        ; clock       ; 0.000        ; -0.001     ; 0.482      ;
; 0.331 ; g07_stack:inst|lpm_ff:inst129|dffs[5]                                     ; g07_stack:inst|lpm_ff:inst130|dffs[5]                                     ; clock        ; clock       ; 0.000        ; 0.000      ; 0.483      ;
; 0.333 ; g07_stack:inst|lpm_ff:Julian|dffs[0]                                      ; g07_stack:inst|lpm_ff:inst50|dffs[0]                                      ; clock        ; clock       ; 0.000        ; 0.000      ; 0.485      ;
; 0.333 ; g07_stack:inst|lpm_ff:inst141|dffs[2]                                     ; g07_stack:inst|lpm_ff:inst140|dffs[2]                                     ; clock        ; clock       ; 0.000        ; 0.001      ; 0.486      ;
; 0.334 ; g07_stack:inst|lpm_ff:inst129|dffs[3]                                     ; g07_stack:inst|lpm_ff:inst130|dffs[3]                                     ; clock        ; clock       ; 0.000        ; 0.000      ; 0.486      ;
; 0.334 ; g07_stack:inst|lpm_ff:Cyrus|dffs[2]                                       ; g07_stack:inst|lpm_ff:inst111|dffs[2]                                     ; clock        ; clock       ; 0.000        ; 0.000      ; 0.486      ;
; 0.334 ; g07_stack:inst|lpm_ff:Bubbles|dffs[1]                                     ; g07_stack:inst|lpm_ff:inst72|dffs[1]                                      ; clock        ; clock       ; 0.000        ; 0.000      ; 0.486      ;
; 0.335 ; g07_stack:inst|lpm_ff:inst3|dffs[1]                                       ; g07_stack:inst|lpm_ff:inst2|dffs[1]                                       ; clock        ; clock       ; 0.000        ; -0.001     ; 0.486      ;
; 0.335 ; g07_stack:inst|lpm_ff:inst74|dffs[5]                                      ; g07_stack:inst|lpm_ff:GeorgeGreen|dffs[5]                                 ; clock        ; clock       ; 0.000        ; 0.000      ; 0.487      ;
; 0.336 ; g07_stack:inst|lpm_ff:inst18|dffs[3]                                      ; g07_stack:inst|lpm_ff:inst19|dffs[3]                                      ; clock        ; clock       ; 0.000        ; 0.001      ; 0.489      ;
; 0.336 ; g07_stack:inst|lpm_ff:inst74|dffs[4]                                      ; g07_stack:inst|lpm_ff:inst73|dffs[4]                                      ; clock        ; clock       ; 0.000        ; 0.000      ; 0.488      ;
; 0.336 ; g07_stack:inst|lpm_ff:inst83|dffs[4]                                      ; g07_stack:inst|lpm_ff:GeorgeGreen|dffs[4]                                 ; clock        ; clock       ; 0.000        ; 0.000      ; 0.488      ;
; 0.337 ; g07_stack:inst|lpm_ff:Cyrus|dffs[2]                                       ; g07_stack:inst|lpm_ff:inst102|dffs[2]                                     ; clock        ; clock       ; 0.000        ; 0.000      ; 0.489      ;
; 0.338 ; g07_stack:inst|lpm_ff:Julian|dffs[3]                                      ; g07_stack:inst|lpm_ff:inst50|dffs[3]                                      ; clock        ; clock       ; 0.000        ; 0.000      ; 0.490      ;
; 0.340 ; g07_stack:inst|lpm_ff:Julian|dffs[4]                                      ; g07_stack:inst|lpm_ff:inst41|dffs[4]                                      ; clock        ; clock       ; 0.000        ; 0.000      ; 0.492      ;
; 0.340 ; g07_stack:inst|lpm_ff:Julian|dffs[4]                                      ; g07_stack:inst|lpm_ff:inst50|dffs[4]                                      ; clock        ; clock       ; 0.000        ; 0.000      ; 0.492      ;
; 0.355 ; g07_stack:inst|lpm_ff:inst72|dffs[5]                                      ; g07_stack:inst|lpm_ff:inst73|dffs[5]                                      ; clock        ; clock       ; 0.000        ; 0.000      ; 0.507      ;
; 0.357 ; g07_debounder:inst18|lpm_counter:inst8|cntr_7jg:auto_generated|safe_q[12] ; g07_debounder:inst18|lpm_counter:inst8|cntr_7jg:auto_generated|safe_q[12] ; clock        ; clock       ; 0.000        ; 0.000      ; 0.509      ;
; 0.358 ; g07_stack:inst|lpm_ff:Trevor|dffs[5]                                      ; g07_stack:inst|lpm_ff:inst4|dffs[5]                                       ; clock        ; clock       ; 0.000        ; 0.000      ; 0.510      ;
; 0.359 ; g07_stack:inst|lpm_ff:Trevor|dffs[2]                                      ; g07_stack:inst|lpm_ff:inst4|dffs[2]                                       ; clock        ; clock       ; 0.000        ; 0.000      ; 0.511      ;
; 0.359 ; g07_stack:inst|lpm_ff:inst40|dffs[1]                                      ; g07_stack:inst|lpm_ff:inst39|dffs[1]                                      ; clock        ; clock       ; 0.000        ; 0.000      ; 0.511      ;
; 0.359 ; g07_stack:inst|lpm_ff:inst52|dffs[5]                                      ; g07_stack:inst|lpm_ff:DFF20|dffs[5]                                       ; clock        ; clock       ; 0.000        ; 0.000      ; 0.511      ;
; 0.359 ; g07_stack:inst|lpm_ff:inst123|dffs[2]                                     ; g07_stack:inst|lpm_ff:inst122|dffs[2]                                     ; clock        ; clock       ; 0.000        ; 0.000      ; 0.511      ;
; 0.360 ; g07_stack:inst|lpm_ff:Donna|dffs[3]                                       ; g07_stack:inst|lpm_ff:inst100|dffs[3]                                     ; clock        ; clock       ; 0.000        ; 0.000      ; 0.512      ;
; 0.360 ; g07_stack:inst|lpm_ff:DFF20|dffs[1]                                       ; g07_stack:inst|lpm_ff:inst52|dffs[1]                                      ; clock        ; clock       ; 0.000        ; 0.000      ; 0.512      ;
; 0.361 ; g07_debounder:inst18|lpm_counter:inst8|cntr_7jg:auto_generated|safe_q[5]  ; g07_debounder:inst18|lpm_counter:inst8|cntr_7jg:auto_generated|safe_q[5]  ; clock        ; clock       ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; g07_stack:inst|lpm_ff:Donna|dffs[4]                                       ; g07_stack:inst|lpm_ff:inst100|dffs[4]                                     ; clock        ; clock       ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; g07_stack:inst|lpm_ff:Trevor|dffs[4]                                      ; g07_stack:inst|lpm_ff:inst4|dffs[4]                                       ; clock        ; clock       ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; g07_stack:inst|lpm_ff:Donna|dffs[1]                                       ; g07_stack:inst|lpm_ff:inst100|dffs[1]                                     ; clock        ; clock       ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; g07_stack:inst|lpm_ff:DFF40|dffs[0]                                       ; g07_stack:inst|lpm_ff:inst113|dffs[0]                                     ; clock        ; clock       ; 0.000        ; 0.000      ; 0.513      ;
; 0.362 ; g07_debounder:inst18|lpm_counter:inst8|cntr_7jg:auto_generated|safe_q[7]  ; g07_debounder:inst18|lpm_counter:inst8|cntr_7jg:auto_generated|safe_q[7]  ; clock        ; clock       ; 0.000        ; 0.000      ; 0.514      ;
; 0.362 ; g07_stack:inst|lpm_ff:inst4|dffs[3]                                       ; g07_stack:inst|lpm_ff:Trevor|dffs[3]                                      ; clock        ; clock       ; 0.000        ; 0.000      ; 0.514      ;
; 0.362 ; g07_stack:inst|lpm_ff:inst40|dffs[3]                                      ; g07_stack:inst|lpm_ff:inst39|dffs[3]                                      ; clock        ; clock       ; 0.000        ; 0.000      ; 0.514      ;
; 0.362 ; g07_stack:inst|lpm_ff:Trevor|dffs[1]                                      ; g07_stack:inst|lpm_ff:inst4|dffs[1]                                       ; clock        ; clock       ; 0.000        ; 0.000      ; 0.514      ;
+-------+---------------------------------------------------------------------------+---------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'clock'                                                                                                                                                                                           ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                                                                                           ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clock ; Rise       ; g07_stack:inst|g07_popenable:inst13|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_q001:auto_generated|ram_block1a0~porta_address_reg0  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clock ; Rise       ; g07_stack:inst|g07_popenable:inst13|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_q001:auto_generated|ram_block1a0~porta_address_reg0  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clock ; Rise       ; g07_stack:inst|g07_popenable:inst13|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_q001:auto_generated|ram_block1a0~porta_address_reg1  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clock ; Rise       ; g07_stack:inst|g07_popenable:inst13|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_q001:auto_generated|ram_block1a0~porta_address_reg1  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clock ; Rise       ; g07_stack:inst|g07_popenable:inst13|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_q001:auto_generated|ram_block1a0~porta_address_reg2  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clock ; Rise       ; g07_stack:inst|g07_popenable:inst13|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_q001:auto_generated|ram_block1a0~porta_address_reg2  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clock ; Rise       ; g07_stack:inst|g07_popenable:inst13|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_q001:auto_generated|ram_block1a0~porta_address_reg3  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clock ; Rise       ; g07_stack:inst|g07_popenable:inst13|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_q001:auto_generated|ram_block1a0~porta_address_reg3  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clock ; Rise       ; g07_stack:inst|g07_popenable:inst13|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_q001:auto_generated|ram_block1a0~porta_address_reg4  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clock ; Rise       ; g07_stack:inst|g07_popenable:inst13|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_q001:auto_generated|ram_block1a0~porta_address_reg4  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clock ; Rise       ; g07_stack:inst|g07_popenable:inst13|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_q001:auto_generated|ram_block1a36~porta_address_reg0 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clock ; Rise       ; g07_stack:inst|g07_popenable:inst13|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_q001:auto_generated|ram_block1a36~porta_address_reg0 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clock ; Rise       ; g07_stack:inst|g07_popenable:inst13|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_q001:auto_generated|ram_block1a36~porta_address_reg1 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clock ; Rise       ; g07_stack:inst|g07_popenable:inst13|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_q001:auto_generated|ram_block1a36~porta_address_reg1 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clock ; Rise       ; g07_stack:inst|g07_popenable:inst13|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_q001:auto_generated|ram_block1a36~porta_address_reg2 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clock ; Rise       ; g07_stack:inst|g07_popenable:inst13|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_q001:auto_generated|ram_block1a36~porta_address_reg2 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clock ; Rise       ; g07_stack:inst|g07_popenable:inst13|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_q001:auto_generated|ram_block1a36~porta_address_reg3 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clock ; Rise       ; g07_stack:inst|g07_popenable:inst13|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_q001:auto_generated|ram_block1a36~porta_address_reg3 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clock ; Rise       ; g07_stack:inst|g07_popenable:inst13|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_q001:auto_generated|ram_block1a36~porta_address_reg4 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clock ; Rise       ; g07_stack:inst|g07_popenable:inst13|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_q001:auto_generated|ram_block1a36~porta_address_reg4 ;
; -1.380 ; 1.000        ; 2.380          ; Port Rate        ; clock ; Rise       ; clock                                                                                                                                            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock ; Rise       ; g07_dealerFSM:inst2|state.B                                                                                                                      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock ; Rise       ; g07_dealerFSM:inst2|state.B                                                                                                                      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock ; Rise       ; g07_dealerFSM:inst2|state.C                                                                                                                      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock ; Rise       ; g07_dealerFSM:inst2|state.C                                                                                                                      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock ; Rise       ; g07_dealerFSM:inst2|state.D                                                                                                                      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock ; Rise       ; g07_dealerFSM:inst2|state.D                                                                                                                      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock ; Rise       ; g07_debounder:inst18|inst                                                                                                                        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock ; Rise       ; g07_debounder:inst18|inst                                                                                                                        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock ; Rise       ; g07_debounder:inst18|inst7                                                                                                                       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock ; Rise       ; g07_debounder:inst18|inst7                                                                                                                       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock ; Rise       ; g07_debounder:inst18|lpm_counter:inst8|cntr_7jg:auto_generated|safe_q[0]                                                                         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock ; Rise       ; g07_debounder:inst18|lpm_counter:inst8|cntr_7jg:auto_generated|safe_q[0]                                                                         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock ; Rise       ; g07_debounder:inst18|lpm_counter:inst8|cntr_7jg:auto_generated|safe_q[10]                                                                        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock ; Rise       ; g07_debounder:inst18|lpm_counter:inst8|cntr_7jg:auto_generated|safe_q[10]                                                                        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock ; Rise       ; g07_debounder:inst18|lpm_counter:inst8|cntr_7jg:auto_generated|safe_q[11]                                                                        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock ; Rise       ; g07_debounder:inst18|lpm_counter:inst8|cntr_7jg:auto_generated|safe_q[11]                                                                        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock ; Rise       ; g07_debounder:inst18|lpm_counter:inst8|cntr_7jg:auto_generated|safe_q[12]                                                                        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock ; Rise       ; g07_debounder:inst18|lpm_counter:inst8|cntr_7jg:auto_generated|safe_q[12]                                                                        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock ; Rise       ; g07_debounder:inst18|lpm_counter:inst8|cntr_7jg:auto_generated|safe_q[13]                                                                        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock ; Rise       ; g07_debounder:inst18|lpm_counter:inst8|cntr_7jg:auto_generated|safe_q[13]                                                                        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock ; Rise       ; g07_debounder:inst18|lpm_counter:inst8|cntr_7jg:auto_generated|safe_q[14]                                                                        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock ; Rise       ; g07_debounder:inst18|lpm_counter:inst8|cntr_7jg:auto_generated|safe_q[14]                                                                        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock ; Rise       ; g07_debounder:inst18|lpm_counter:inst8|cntr_7jg:auto_generated|safe_q[15]                                                                        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock ; Rise       ; g07_debounder:inst18|lpm_counter:inst8|cntr_7jg:auto_generated|safe_q[15]                                                                        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock ; Rise       ; g07_debounder:inst18|lpm_counter:inst8|cntr_7jg:auto_generated|safe_q[16]                                                                        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock ; Rise       ; g07_debounder:inst18|lpm_counter:inst8|cntr_7jg:auto_generated|safe_q[16]                                                                        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock ; Rise       ; g07_debounder:inst18|lpm_counter:inst8|cntr_7jg:auto_generated|safe_q[17]                                                                        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock ; Rise       ; g07_debounder:inst18|lpm_counter:inst8|cntr_7jg:auto_generated|safe_q[17]                                                                        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock ; Rise       ; g07_debounder:inst18|lpm_counter:inst8|cntr_7jg:auto_generated|safe_q[18]                                                                        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock ; Rise       ; g07_debounder:inst18|lpm_counter:inst8|cntr_7jg:auto_generated|safe_q[18]                                                                        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock ; Rise       ; g07_debounder:inst18|lpm_counter:inst8|cntr_7jg:auto_generated|safe_q[19]                                                                        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock ; Rise       ; g07_debounder:inst18|lpm_counter:inst8|cntr_7jg:auto_generated|safe_q[19]                                                                        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock ; Rise       ; g07_debounder:inst18|lpm_counter:inst8|cntr_7jg:auto_generated|safe_q[1]                                                                         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock ; Rise       ; g07_debounder:inst18|lpm_counter:inst8|cntr_7jg:auto_generated|safe_q[1]                                                                         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock ; Rise       ; g07_debounder:inst18|lpm_counter:inst8|cntr_7jg:auto_generated|safe_q[20]                                                                        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock ; Rise       ; g07_debounder:inst18|lpm_counter:inst8|cntr_7jg:auto_generated|safe_q[20]                                                                        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock ; Rise       ; g07_debounder:inst18|lpm_counter:inst8|cntr_7jg:auto_generated|safe_q[21]                                                                        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock ; Rise       ; g07_debounder:inst18|lpm_counter:inst8|cntr_7jg:auto_generated|safe_q[21]                                                                        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock ; Rise       ; g07_debounder:inst18|lpm_counter:inst8|cntr_7jg:auto_generated|safe_q[22]                                                                        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock ; Rise       ; g07_debounder:inst18|lpm_counter:inst8|cntr_7jg:auto_generated|safe_q[22]                                                                        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock ; Rise       ; g07_debounder:inst18|lpm_counter:inst8|cntr_7jg:auto_generated|safe_q[23]                                                                        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock ; Rise       ; g07_debounder:inst18|lpm_counter:inst8|cntr_7jg:auto_generated|safe_q[23]                                                                        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock ; Rise       ; g07_debounder:inst18|lpm_counter:inst8|cntr_7jg:auto_generated|safe_q[2]                                                                         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock ; Rise       ; g07_debounder:inst18|lpm_counter:inst8|cntr_7jg:auto_generated|safe_q[2]                                                                         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock ; Rise       ; g07_debounder:inst18|lpm_counter:inst8|cntr_7jg:auto_generated|safe_q[3]                                                                         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock ; Rise       ; g07_debounder:inst18|lpm_counter:inst8|cntr_7jg:auto_generated|safe_q[3]                                                                         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock ; Rise       ; g07_debounder:inst18|lpm_counter:inst8|cntr_7jg:auto_generated|safe_q[4]                                                                         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock ; Rise       ; g07_debounder:inst18|lpm_counter:inst8|cntr_7jg:auto_generated|safe_q[4]                                                                         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock ; Rise       ; g07_debounder:inst18|lpm_counter:inst8|cntr_7jg:auto_generated|safe_q[5]                                                                         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock ; Rise       ; g07_debounder:inst18|lpm_counter:inst8|cntr_7jg:auto_generated|safe_q[5]                                                                         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock ; Rise       ; g07_debounder:inst18|lpm_counter:inst8|cntr_7jg:auto_generated|safe_q[6]                                                                         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock ; Rise       ; g07_debounder:inst18|lpm_counter:inst8|cntr_7jg:auto_generated|safe_q[6]                                                                         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock ; Rise       ; g07_debounder:inst18|lpm_counter:inst8|cntr_7jg:auto_generated|safe_q[7]                                                                         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock ; Rise       ; g07_debounder:inst18|lpm_counter:inst8|cntr_7jg:auto_generated|safe_q[7]                                                                         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock ; Rise       ; g07_debounder:inst18|lpm_counter:inst8|cntr_7jg:auto_generated|safe_q[8]                                                                         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock ; Rise       ; g07_debounder:inst18|lpm_counter:inst8|cntr_7jg:auto_generated|safe_q[8]                                                                         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock ; Rise       ; g07_debounder:inst18|lpm_counter:inst8|cntr_7jg:auto_generated|safe_q[9]                                                                         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock ; Rise       ; g07_debounder:inst18|lpm_counter:inst8|cntr_7jg:auto_generated|safe_q[9]                                                                         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock ; Rise       ; g07_register6:inst6|data_out[0]                                                                                                                  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock ; Rise       ; g07_register6:inst6|data_out[0]                                                                                                                  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock ; Rise       ; g07_register6:inst6|data_out[1]                                                                                                                  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock ; Rise       ; g07_register6:inst6|data_out[1]                                                                                                                  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock ; Rise       ; g07_register6:inst6|data_out[2]                                                                                                                  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock ; Rise       ; g07_register6:inst6|data_out[2]                                                                                                                  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock ; Rise       ; g07_register6:inst6|data_out[3]                                                                                                                  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock ; Rise       ; g07_register6:inst6|data_out[3]                                                                                                                  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock ; Rise       ; g07_register6:inst6|data_out[4]                                                                                                                  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock ; Rise       ; g07_register6:inst6|data_out[4]                                                                                                                  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock ; Rise       ; g07_stack:inst|lpm_counter:inst|cntr_qeg:auto_generated|safe_q[0]                                                                                ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock ; Rise       ; g07_stack:inst|lpm_counter:inst|cntr_qeg:auto_generated|safe_q[0]                                                                                ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock ; Rise       ; g07_stack:inst|lpm_counter:inst|cntr_qeg:auto_generated|safe_q[1]                                                                                ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock ; Rise       ; g07_stack:inst|lpm_counter:inst|cntr_qeg:auto_generated|safe_q[1]                                                                                ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock ; Rise       ; g07_stack:inst|lpm_counter:inst|cntr_qeg:auto_generated|safe_q[2]                                                                                ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock ; Rise       ; g07_stack:inst|lpm_counter:inst|cntr_qeg:auto_generated|safe_q[2]                                                                                ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock ; Rise       ; g07_stack:inst|lpm_counter:inst|cntr_qeg:auto_generated|safe_q[3]                                                                                ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock ; Rise       ; g07_stack:inst|lpm_counter:inst|cntr_qeg:auto_generated|safe_q[3]                                                                                ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock ; Rise       ; g07_stack:inst|lpm_counter:inst|cntr_qeg:auto_generated|safe_q[4]                                                                                ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock ; Rise       ; g07_stack:inst|lpm_counter:inst|cntr_qeg:auto_generated|safe_q[4]                                                                                ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock ; Rise       ; g07_stack:inst|lpm_counter:inst|cntr_qeg:auto_generated|safe_q[5]                                                                                ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------+
; Setup Times                                                              ;
+--------------+------------+-------+-------+------------+-----------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+--------------+------------+-------+-------+------------+-----------------+
; mode[*]      ; clock      ; 1.405 ; 1.405 ; Rise       ; clock           ;
;  mode[0]     ; clock      ; 1.287 ; 1.287 ; Rise       ; clock           ;
;  mode[1]     ; clock      ; 1.405 ; 1.405 ; Rise       ; clock           ;
; request_deal ; clock      ; 2.092 ; 2.092 ; Rise       ; clock           ;
+--------------+------------+-------+-------+------------+-----------------+


+----------------------------------------------------------------------------+
; Hold Times                                                                 ;
+--------------+------------+--------+--------+------------+-----------------+
; Data Port    ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+--------------+------------+--------+--------+------------+-----------------+
; mode[*]      ; clock      ; 0.538  ; 0.538  ; Rise       ; clock           ;
;  mode[0]     ; clock      ; 0.489  ; 0.489  ; Rise       ; clock           ;
;  mode[1]     ; clock      ; 0.538  ; 0.538  ; Rise       ; clock           ;
; request_deal ; clock      ; -1.972 ; -1.972 ; Rise       ; clock           ;
+--------------+------------+--------+--------+------------+-----------------+


+--------------------------------------------------------------------------+
; Clock to Output Times                                                    ;
+--------------+------------+-------+-------+------------+-----------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+--------------+------------+-------+-------+------------+-----------------+
; card_f[*]    ; clock      ; 5.839 ; 5.839 ; Rise       ; clock           ;
;  card_f[0]   ; clock      ; 5.820 ; 5.820 ; Rise       ; clock           ;
;  card_f[2]   ; clock      ; 5.711 ; 5.711 ; Rise       ; clock           ;
;  card_f[3]   ; clock      ; 5.839 ; 5.839 ; Rise       ; clock           ;
;  card_f[4]   ; clock      ; 5.723 ; 5.723 ; Rise       ; clock           ;
;  card_f[5]   ; clock      ; 5.724 ; 5.724 ; Rise       ; clock           ;
;  card_f[6]   ; clock      ; 5.728 ; 5.728 ; Rise       ; clock           ;
; card_m[*]    ; clock      ; 6.724 ; 6.724 ; Rise       ; clock           ;
;  card_m[0]   ; clock      ; 6.582 ; 6.582 ; Rise       ; clock           ;
;  card_m[1]   ; clock      ; 6.668 ; 6.668 ; Rise       ; clock           ;
;  card_m[2]   ; clock      ; 6.672 ; 6.672 ; Rise       ; clock           ;
;  card_m[3]   ; clock      ; 6.678 ; 6.678 ; Rise       ; clock           ;
;  card_m[4]   ; clock      ; 6.686 ; 6.686 ; Rise       ; clock           ;
;  card_m[5]   ; clock      ; 6.724 ; 6.724 ; Rise       ; clock           ;
;  card_m[6]   ; clock      ; 6.717 ; 6.717 ; Rise       ; clock           ;
; empty        ; clock      ; 5.968 ; 5.968 ; Rise       ; clock           ;
; enabling     ; clock      ; 6.014 ; 6.014 ; Rise       ; clock           ;
; num_f[*]     ; clock      ; 5.810 ; 5.810 ; Rise       ; clock           ;
;  num_f[0]    ; clock      ; 5.660 ; 5.660 ; Rise       ; clock           ;
;  num_f[2]    ; clock      ; 5.810 ; 5.810 ; Rise       ; clock           ;
;  num_f[3]    ; clock      ; 5.459 ; 5.459 ; Rise       ; clock           ;
;  num_f[4]    ; clock      ; 5.479 ; 5.479 ; Rise       ; clock           ;
;  num_f[5]    ; clock      ; 5.536 ; 5.536 ; Rise       ; clock           ;
;  num_f[6]    ; clock      ; 5.674 ; 5.674 ; Rise       ; clock           ;
; num_m[*]     ; clock      ; 6.852 ; 6.852 ; Rise       ; clock           ;
;  num_m[0]    ; clock      ; 6.767 ; 6.767 ; Rise       ; clock           ;
;  num_m[1]    ; clock      ; 6.698 ; 6.698 ; Rise       ; clock           ;
;  num_m[2]    ; clock      ; 6.733 ; 6.733 ; Rise       ; clock           ;
;  num_m[3]    ; clock      ; 6.738 ; 6.738 ; Rise       ; clock           ;
;  num_m[4]    ; clock      ; 6.792 ; 6.792 ; Rise       ; clock           ;
;  num_m[5]    ; clock      ; 6.824 ; 6.824 ; Rise       ; clock           ;
;  num_m[6]    ; clock      ; 6.852 ; 6.852 ; Rise       ; clock           ;
; randenable   ; clock      ; 4.146 ; 4.146 ; Rise       ; clock           ;
; stack_enable ; clock      ; 4.674 ; 4.674 ; Rise       ; clock           ;
+--------------+------------+-------+-------+------------+-----------------+


+--------------------------------------------------------------------------+
; Minimum Clock to Output Times                                            ;
+--------------+------------+-------+-------+------------+-----------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+--------------+------------+-------+-------+------------+-----------------+
; card_f[*]    ; clock      ; 4.739 ; 4.739 ; Rise       ; clock           ;
;  card_f[0]   ; clock      ; 4.846 ; 4.846 ; Rise       ; clock           ;
;  card_f[2]   ; clock      ; 4.739 ; 4.739 ; Rise       ; clock           ;
;  card_f[3]   ; clock      ; 4.865 ; 4.865 ; Rise       ; clock           ;
;  card_f[4]   ; clock      ; 4.751 ; 4.751 ; Rise       ; clock           ;
;  card_f[5]   ; clock      ; 4.747 ; 4.747 ; Rise       ; clock           ;
;  card_f[6]   ; clock      ; 4.744 ; 4.744 ; Rise       ; clock           ;
; card_m[*]    ; clock      ; 5.044 ; 5.044 ; Rise       ; clock           ;
;  card_m[0]   ; clock      ; 5.044 ; 5.044 ; Rise       ; clock           ;
;  card_m[1]   ; clock      ; 5.131 ; 5.131 ; Rise       ; clock           ;
;  card_m[2]   ; clock      ; 5.133 ; 5.133 ; Rise       ; clock           ;
;  card_m[3]   ; clock      ; 5.140 ; 5.140 ; Rise       ; clock           ;
;  card_m[4]   ; clock      ; 5.148 ; 5.148 ; Rise       ; clock           ;
;  card_m[5]   ; clock      ; 5.186 ; 5.186 ; Rise       ; clock           ;
;  card_m[6]   ; clock      ; 5.182 ; 5.182 ; Rise       ; clock           ;
; empty        ; clock      ; 5.316 ; 5.316 ; Rise       ; clock           ;
; enabling     ; clock      ; 5.383 ; 5.383 ; Rise       ; clock           ;
; num_f[*]     ; clock      ; 4.531 ; 4.531 ; Rise       ; clock           ;
;  num_f[0]    ; clock      ; 4.732 ; 4.732 ; Rise       ; clock           ;
;  num_f[2]    ; clock      ; 4.886 ; 4.886 ; Rise       ; clock           ;
;  num_f[3]    ; clock      ; 4.531 ; 4.531 ; Rise       ; clock           ;
;  num_f[4]    ; clock      ; 4.562 ; 4.562 ; Rise       ; clock           ;
;  num_f[5]    ; clock      ; 4.618 ; 4.618 ; Rise       ; clock           ;
;  num_f[6]    ; clock      ; 4.746 ; 4.746 ; Rise       ; clock           ;
; num_m[*]     ; clock      ; 4.848 ; 4.848 ; Rise       ; clock           ;
;  num_m[0]    ; clock      ; 4.917 ; 4.917 ; Rise       ; clock           ;
;  num_m[1]    ; clock      ; 4.848 ; 4.848 ; Rise       ; clock           ;
;  num_m[2]    ; clock      ; 4.886 ; 4.886 ; Rise       ; clock           ;
;  num_m[3]    ; clock      ; 4.888 ; 4.888 ; Rise       ; clock           ;
;  num_m[4]    ; clock      ; 4.944 ; 4.944 ; Rise       ; clock           ;
;  num_m[5]    ; clock      ; 4.977 ; 4.977 ; Rise       ; clock           ;
;  num_m[6]    ; clock      ; 5.005 ; 5.005 ; Rise       ; clock           ;
; randenable   ; clock      ; 4.146 ; 4.146 ; Rise       ; clock           ;
; stack_enable ; clock      ; 4.674 ; 4.674 ; Rise       ; clock           ;
+--------------+------------+-------+-------+------------+-----------------+


+---------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                             ;
+------------------+-----------+-------+----------+---------+---------------------+
; Clock            ; Setup     ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------+-----------+-------+----------+---------+---------------------+
; Worst-case Slack ; -96.368   ; 0.215 ; N/A      ; N/A     ; -1.814              ;
;  clock           ; -96.368   ; 0.215 ; N/A      ; N/A     ; -1.814              ;
; Design-wide TNS  ; -2748.147 ; 0.0   ; 0.0      ; 0.0     ; -475.387            ;
;  clock           ; -2748.147 ; 0.000 ; N/A      ; N/A     ; -475.387            ;
+------------------+-----------+-------+----------+---------+---------------------+


+--------------------------------------------------------------------------+
; Setup Times                                                              ;
+--------------+------------+-------+-------+------------+-----------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+--------------+------------+-------+-------+------------+-----------------+
; mode[*]      ; clock      ; 4.763 ; 4.763 ; Rise       ; clock           ;
;  mode[0]     ; clock      ; 4.417 ; 4.417 ; Rise       ; clock           ;
;  mode[1]     ; clock      ; 4.763 ; 4.763 ; Rise       ; clock           ;
; request_deal ; clock      ; 4.597 ; 4.597 ; Rise       ; clock           ;
+--------------+------------+-------+-------+------------+-----------------+


+----------------------------------------------------------------------------+
; Hold Times                                                                 ;
+--------------+------------+--------+--------+------------+-----------------+
; Data Port    ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+--------------+------------+--------+--------+------------+-----------------+
; mode[*]      ; clock      ; 0.538  ; 0.538  ; Rise       ; clock           ;
;  mode[0]     ; clock      ; 0.489  ; 0.489  ; Rise       ; clock           ;
;  mode[1]     ; clock      ; 0.538  ; 0.538  ; Rise       ; clock           ;
; request_deal ; clock      ; -1.972 ; -1.972 ; Rise       ; clock           ;
+--------------+------------+--------+--------+------------+-----------------+


+----------------------------------------------------------------------------+
; Clock to Output Times                                                      ;
+--------------+------------+--------+--------+------------+-----------------+
; Data Port    ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+--------------+------------+--------+--------+------------+-----------------+
; card_f[*]    ; clock      ; 12.332 ; 12.332 ; Rise       ; clock           ;
;  card_f[0]   ; clock      ; 12.314 ; 12.314 ; Rise       ; clock           ;
;  card_f[2]   ; clock      ; 11.960 ; 11.960 ; Rise       ; clock           ;
;  card_f[3]   ; clock      ; 12.332 ; 12.332 ; Rise       ; clock           ;
;  card_f[4]   ; clock      ; 12.015 ; 12.015 ; Rise       ; clock           ;
;  card_f[5]   ; clock      ; 12.010 ; 12.010 ; Rise       ; clock           ;
;  card_f[6]   ; clock      ; 12.008 ; 12.008 ; Rise       ; clock           ;
; card_m[*]    ; clock      ; 14.830 ; 14.830 ; Rise       ; clock           ;
;  card_m[0]   ; clock      ; 14.473 ; 14.473 ; Rise       ; clock           ;
;  card_m[1]   ; clock      ; 14.774 ; 14.774 ; Rise       ; clock           ;
;  card_m[2]   ; clock      ; 14.776 ; 14.776 ; Rise       ; clock           ;
;  card_m[3]   ; clock      ; 14.780 ; 14.780 ; Rise       ; clock           ;
;  card_m[4]   ; clock      ; 14.790 ; 14.790 ; Rise       ; clock           ;
;  card_m[5]   ; clock      ; 14.830 ; 14.830 ; Rise       ; clock           ;
;  card_m[6]   ; clock      ; 14.817 ; 14.817 ; Rise       ; clock           ;
; empty        ; clock      ; 12.570 ; 12.570 ; Rise       ; clock           ;
; enabling     ; clock      ; 12.905 ; 12.905 ; Rise       ; clock           ;
; num_f[*]     ; clock      ; 12.321 ; 12.321 ; Rise       ; clock           ;
;  num_f[0]    ; clock      ; 12.132 ; 12.132 ; Rise       ; clock           ;
;  num_f[2]    ; clock      ; 12.321 ; 12.321 ; Rise       ; clock           ;
;  num_f[3]    ; clock      ; 11.658 ; 11.658 ; Rise       ; clock           ;
;  num_f[4]    ; clock      ; 11.732 ; 11.732 ; Rise       ; clock           ;
;  num_f[5]    ; clock      ; 11.797 ; 11.797 ; Rise       ; clock           ;
;  num_f[6]    ; clock      ; 12.135 ; 12.135 ; Rise       ; clock           ;
; num_m[*]     ; clock      ; 15.423 ; 15.423 ; Rise       ; clock           ;
;  num_m[0]    ; clock      ; 15.265 ; 15.265 ; Rise       ; clock           ;
;  num_m[1]    ; clock      ; 15.054 ; 15.054 ; Rise       ; clock           ;
;  num_m[2]    ; clock      ; 15.090 ; 15.090 ; Rise       ; clock           ;
;  num_m[3]    ; clock      ; 15.064 ; 15.064 ; Rise       ; clock           ;
;  num_m[4]    ; clock      ; 15.292 ; 15.292 ; Rise       ; clock           ;
;  num_m[5]    ; clock      ; 15.391 ; 15.391 ; Rise       ; clock           ;
;  num_m[6]    ; clock      ; 15.423 ; 15.423 ; Rise       ; clock           ;
; randenable   ; clock      ; 7.801  ; 7.801  ; Rise       ; clock           ;
; stack_enable ; clock      ; 9.276  ; 9.276  ; Rise       ; clock           ;
+--------------+------------+--------+--------+------------+-----------------+


+--------------------------------------------------------------------------+
; Minimum Clock to Output Times                                            ;
+--------------+------------+-------+-------+------------+-----------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+--------------+------------+-------+-------+------------+-----------------+
; card_f[*]    ; clock      ; 4.739 ; 4.739 ; Rise       ; clock           ;
;  card_f[0]   ; clock      ; 4.846 ; 4.846 ; Rise       ; clock           ;
;  card_f[2]   ; clock      ; 4.739 ; 4.739 ; Rise       ; clock           ;
;  card_f[3]   ; clock      ; 4.865 ; 4.865 ; Rise       ; clock           ;
;  card_f[4]   ; clock      ; 4.751 ; 4.751 ; Rise       ; clock           ;
;  card_f[5]   ; clock      ; 4.747 ; 4.747 ; Rise       ; clock           ;
;  card_f[6]   ; clock      ; 4.744 ; 4.744 ; Rise       ; clock           ;
; card_m[*]    ; clock      ; 5.044 ; 5.044 ; Rise       ; clock           ;
;  card_m[0]   ; clock      ; 5.044 ; 5.044 ; Rise       ; clock           ;
;  card_m[1]   ; clock      ; 5.131 ; 5.131 ; Rise       ; clock           ;
;  card_m[2]   ; clock      ; 5.133 ; 5.133 ; Rise       ; clock           ;
;  card_m[3]   ; clock      ; 5.140 ; 5.140 ; Rise       ; clock           ;
;  card_m[4]   ; clock      ; 5.148 ; 5.148 ; Rise       ; clock           ;
;  card_m[5]   ; clock      ; 5.186 ; 5.186 ; Rise       ; clock           ;
;  card_m[6]   ; clock      ; 5.182 ; 5.182 ; Rise       ; clock           ;
; empty        ; clock      ; 5.316 ; 5.316 ; Rise       ; clock           ;
; enabling     ; clock      ; 5.383 ; 5.383 ; Rise       ; clock           ;
; num_f[*]     ; clock      ; 4.531 ; 4.531 ; Rise       ; clock           ;
;  num_f[0]    ; clock      ; 4.732 ; 4.732 ; Rise       ; clock           ;
;  num_f[2]    ; clock      ; 4.886 ; 4.886 ; Rise       ; clock           ;
;  num_f[3]    ; clock      ; 4.531 ; 4.531 ; Rise       ; clock           ;
;  num_f[4]    ; clock      ; 4.562 ; 4.562 ; Rise       ; clock           ;
;  num_f[5]    ; clock      ; 4.618 ; 4.618 ; Rise       ; clock           ;
;  num_f[6]    ; clock      ; 4.746 ; 4.746 ; Rise       ; clock           ;
; num_m[*]     ; clock      ; 4.848 ; 4.848 ; Rise       ; clock           ;
;  num_m[0]    ; clock      ; 4.917 ; 4.917 ; Rise       ; clock           ;
;  num_m[1]    ; clock      ; 4.848 ; 4.848 ; Rise       ; clock           ;
;  num_m[2]    ; clock      ; 4.886 ; 4.886 ; Rise       ; clock           ;
;  num_m[3]    ; clock      ; 4.888 ; 4.888 ; Rise       ; clock           ;
;  num_m[4]    ; clock      ; 4.944 ; 4.944 ; Rise       ; clock           ;
;  num_m[5]    ; clock      ; 4.977 ; 4.977 ; Rise       ; clock           ;
;  num_m[6]    ; clock      ; 5.005 ; 5.005 ; Rise       ; clock           ;
; randenable   ; clock      ; 4.146 ; 4.146 ; Rise       ; clock           ;
; stack_enable ; clock      ; 4.674 ; 4.674 ; Rise       ; clock           ;
+--------------+------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------+
; Setup Transfers                                                       ;
+------------+----------+--------------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths     ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+--------------+----------+----------+----------+
; clock      ; clock    ; > 2147483647 ; 0        ; 0        ; 0        ;
+------------+----------+--------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------+
; Hold Transfers                                                        ;
+------------+----------+--------------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths     ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+--------------+----------+----------+----------+
; clock      ; clock    ; > 2147483647 ; 0        ; 0        ; 0        ;
+------------+----------+--------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 4     ; 4    ;
; Unconstrained Input Port Paths  ; 958   ; 958  ;
; Unconstrained Output Ports      ; 30    ; 30   ;
; Unconstrained Output Port Paths ; 171   ; 171  ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 32-bit TimeQuest Timing Analyzer
    Info: Version 13.0.0 Build 156 04/24/2013 SJ Web Edition
    Info: Processing started: Thu Mar 23 14:39:35 2017
Info: Command: quartus_sta g07_stack -c g07_stack
Info: qsta_default_script.tcl version: #1
Info (11104): Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead.
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'g07_stack.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name clock clock
Warning (332125): Found combinational loop of 4 nodes
    Warning (332126): Node "inst4|M2|auto_generated|op_1~58|combout"
    Warning (332126): Node "inst8|$00000|auto_generated|result_node[30]~28|dataa"
    Warning (332126): Node "inst8|$00000|auto_generated|result_node[30]~28|combout"
    Warning (332126): Node "inst4|M2|auto_generated|op_1~58|datab"
Warning (332125): Found combinational loop of 4 nodes
    Warning (332126): Node "inst4|M2|auto_generated|op_1~56|combout"
    Warning (332126): Node "inst8|$00000|auto_generated|result_node[29]~1|datad"
    Warning (332126): Node "inst8|$00000|auto_generated|result_node[29]~1|combout"
    Warning (332126): Node "inst4|M2|auto_generated|op_1~56|dataa"
Warning (332125): Found combinational loop of 4 nodes
    Warning (332126): Node "inst4|M2|auto_generated|op_1~54|dataa"
    Warning (332126): Node "inst4|M2|auto_generated|op_1~54|combout"
    Warning (332126): Node "inst8|$00000|auto_generated|result_node[28]~3|datad"
    Warning (332126): Node "inst8|$00000|auto_generated|result_node[28]~3|combout"
Warning (332125): Found combinational loop of 4 nodes
    Warning (332126): Node "inst4|M2|auto_generated|op_1~52|dataa"
    Warning (332126): Node "inst4|M2|auto_generated|op_1~52|combout"
    Warning (332126): Node "inst8|$00000|auto_generated|result_node[27]~5|datad"
    Warning (332126): Node "inst8|$00000|auto_generated|result_node[27]~5|combout"
Warning (332125): Found combinational loop of 4 nodes
    Warning (332126): Node "inst4|M2|auto_generated|op_1~50|dataa"
    Warning (332126): Node "inst4|M2|auto_generated|op_1~50|combout"
    Warning (332126): Node "inst8|$00000|auto_generated|result_node[26]~7|dataa"
    Warning (332126): Node "inst8|$00000|auto_generated|result_node[26]~7|combout"
Warning (332125): Found combinational loop of 4 nodes
    Warning (332126): Node "inst4|M2|auto_generated|op_1~48|datab"
    Warning (332126): Node "inst4|M2|auto_generated|op_1~48|combout"
    Warning (332126): Node "inst8|$00000|auto_generated|result_node[25]~9|datab"
    Warning (332126): Node "inst8|$00000|auto_generated|result_node[25]~9|combout"
Warning (332125): Found combinational loop of 4 nodes
    Warning (332126): Node "inst4|M2|auto_generated|op_1~46|dataa"
    Warning (332126): Node "inst4|M2|auto_generated|op_1~46|combout"
    Warning (332126): Node "inst8|$00000|auto_generated|result_node[24]~11|dataa"
    Warning (332126): Node "inst8|$00000|auto_generated|result_node[24]~11|combout"
Warning (332125): Found combinational loop of 4 nodes
    Warning (332126): Node "inst4|M2|auto_generated|op_1~44|dataa"
    Warning (332126): Node "inst4|M2|auto_generated|op_1~44|combout"
    Warning (332126): Node "inst8|$00000|auto_generated|result_node[23]~13|datad"
    Warning (332126): Node "inst8|$00000|auto_generated|result_node[23]~13|combout"
Warning (332125): Found combinational loop of 4 nodes
    Warning (332126): Node "inst4|M2|auto_generated|op_1~42|datab"
    Warning (332126): Node "inst4|M2|auto_generated|op_1~42|combout"
    Warning (332126): Node "inst8|$00000|auto_generated|result_node[22]~15|datad"
    Warning (332126): Node "inst8|$00000|auto_generated|result_node[22]~15|combout"
Warning (332125): Found combinational loop of 4 nodes
    Warning (332126): Node "inst4|M2|auto_generated|op_1~40|datab"
    Warning (332126): Node "inst4|M2|auto_generated|op_1~40|combout"
    Warning (332126): Node "inst8|$00000|auto_generated|result_node[21]~17|datad"
    Warning (332126): Node "inst8|$00000|auto_generated|result_node[21]~17|combout"
Warning (332125): Found combinational loop of 4 nodes
    Warning (332126): Node "inst4|M2|auto_generated|op_1~38|datab"
    Warning (332126): Node "inst4|M2|auto_generated|op_1~38|combout"
    Warning (332126): Node "inst8|$00000|auto_generated|result_node[20]~19|datab"
    Warning (332126): Node "inst8|$00000|auto_generated|result_node[20]~19|combout"
Warning (332125): Found combinational loop of 4 nodes
    Warning (332126): Node "inst4|M2|auto_generated|op_1~36|datab"
    Warning (332126): Node "inst4|M2|auto_generated|op_1~36|combout"
    Warning (332126): Node "inst8|$00000|auto_generated|result_node[19]~21|datad"
    Warning (332126): Node "inst8|$00000|auto_generated|result_node[19]~21|combout"
Warning (332125): Found combinational loop of 4 nodes
    Warning (332126): Node "inst4|M2|auto_generated|op_1~34|dataa"
    Warning (332126): Node "inst4|M2|auto_generated|op_1~34|combout"
    Warning (332126): Node "inst8|$00000|auto_generated|result_node[18]~23|datab"
    Warning (332126): Node "inst8|$00000|auto_generated|result_node[18]~23|combout"
Warning (332125): Found combinational loop of 4 nodes
    Warning (332126): Node "inst4|M2|auto_generated|op_1~32|dataa"
    Warning (332126): Node "inst4|M2|auto_generated|op_1~32|combout"
    Warning (332126): Node "inst8|$00000|auto_generated|result_node[17]~25|datab"
    Warning (332126): Node "inst8|$00000|auto_generated|result_node[17]~25|combout"
Warning (332125): Found combinational loop of 4 nodes
    Warning (332126): Node "inst4|M2|auto_generated|op_1~30|datab"
    Warning (332126): Node "inst4|M2|auto_generated|op_1~30|combout"
    Warning (332126): Node "inst8|$00000|auto_generated|result_node[16]~27|datab"
    Warning (332126): Node "inst8|$00000|auto_generated|result_node[16]~27|combout"
Warning (332125): Found combinational loop of 4 nodes
    Warning (332126): Node "inst4|M2|auto_generated|op_1~28|dataa"
    Warning (332126): Node "inst4|M2|auto_generated|op_1~28|combout"
    Warning (332126): Node "inst8|$00000|auto_generated|result_node[15]~29|datac"
    Warning (332126): Node "inst8|$00000|auto_generated|result_node[15]~29|combout"
Warning (332125): Found combinational loop of 4 nodes
    Warning (332126): Node "inst4|M2|auto_generated|op_1~26|dataa"
    Warning (332126): Node "inst4|M2|auto_generated|op_1~26|combout"
    Warning (332126): Node "inst8|$00000|auto_generated|result_node[14]~0|datab"
    Warning (332126): Node "inst8|$00000|auto_generated|result_node[14]~0|combout"
Warning (332125): Found combinational loop of 4 nodes
    Warning (332126): Node "inst4|M2|auto_generated|op_1~24|dataa"
    Warning (332126): Node "inst4|M2|auto_generated|op_1~24|combout"
    Warning (332126): Node "inst8|$00000|auto_generated|result_node[13]~2|datac"
    Warning (332126): Node "inst8|$00000|auto_generated|result_node[13]~2|combout"
Warning (332125): Found combinational loop of 4 nodes
    Warning (332126): Node "inst4|M2|auto_generated|op_1~22|dataa"
    Warning (332126): Node "inst4|M2|auto_generated|op_1~22|combout"
    Warning (332126): Node "inst8|$00000|auto_generated|result_node[12]~4|datab"
    Warning (332126): Node "inst8|$00000|auto_generated|result_node[12]~4|combout"
Warning (332125): Found combinational loop of 4 nodes
    Warning (332126): Node "inst4|M2|auto_generated|op_1~20|dataa"
    Warning (332126): Node "inst4|M2|auto_generated|op_1~20|combout"
    Warning (332126): Node "inst8|$00000|auto_generated|result_node[11]~6|datab"
    Warning (332126): Node "inst8|$00000|auto_generated|result_node[11]~6|combout"
Warning (332125): Found combinational loop of 4 nodes
    Warning (332126): Node "inst4|M2|auto_generated|op_1~18|datab"
    Warning (332126): Node "inst4|M2|auto_generated|op_1~18|combout"
    Warning (332126): Node "inst8|$00000|auto_generated|result_node[10]~8|datac"
    Warning (332126): Node "inst8|$00000|auto_generated|result_node[10]~8|combout"
Warning (332125): Found combinational loop of 4 nodes
    Warning (332126): Node "inst4|M2|auto_generated|op_1~16|datab"
    Warning (332126): Node "inst4|M2|auto_generated|op_1~16|combout"
    Warning (332126): Node "inst8|$00000|auto_generated|result_node[9]~10|datab"
    Warning (332126): Node "inst8|$00000|auto_generated|result_node[9]~10|combout"
Warning (332125): Found combinational loop of 4 nodes
    Warning (332126): Node "inst4|M2|auto_generated|op_1~14|dataa"
    Warning (332126): Node "inst4|M2|auto_generated|op_1~14|combout"
    Warning (332126): Node "inst8|$00000|auto_generated|result_node[8]~12|datac"
    Warning (332126): Node "inst8|$00000|auto_generated|result_node[8]~12|combout"
Warning (332125): Found combinational loop of 4 nodes
    Warning (332126): Node "inst4|M2|auto_generated|op_1~12|dataa"
    Warning (332126): Node "inst4|M2|auto_generated|op_1~12|combout"
    Warning (332126): Node "inst8|$00000|auto_generated|result_node[7]~14|datac"
    Warning (332126): Node "inst8|$00000|auto_generated|result_node[7]~14|combout"
Warning (332125): Found combinational loop of 4 nodes
    Warning (332126): Node "inst4|M2|auto_generated|op_1~10|dataa"
    Warning (332126): Node "inst4|M2|auto_generated|op_1~10|combout"
    Warning (332126): Node "inst8|$00000|auto_generated|result_node[6]~16|dataa"
    Warning (332126): Node "inst8|$00000|auto_generated|result_node[6]~16|combout"
Warning (332125): Found combinational loop of 4 nodes
    Warning (332126): Node "inst4|M2|auto_generated|op_1~8|dataa"
    Warning (332126): Node "inst4|M2|auto_generated|op_1~8|combout"
    Warning (332126): Node "inst8|$00000|auto_generated|result_node[5]~18|datac"
    Warning (332126): Node "inst8|$00000|auto_generated|result_node[5]~18|combout"
Warning (332125): Found combinational loop of 4 nodes
    Warning (332126): Node "inst4|M2|auto_generated|op_1~6|dataa"
    Warning (332126): Node "inst4|M2|auto_generated|op_1~6|combout"
    Warning (332126): Node "inst8|$00000|auto_generated|result_node[4]~20|datac"
    Warning (332126): Node "inst8|$00000|auto_generated|result_node[4]~20|combout"
Warning (332125): Found combinational loop of 4 nodes
    Warning (332126): Node "inst4|M2|auto_generated|op_1~4|datab"
    Warning (332126): Node "inst4|M2|auto_generated|op_1~4|combout"
    Warning (332126): Node "inst8|$00000|auto_generated|result_node[3]~22|dataa"
    Warning (332126): Node "inst8|$00000|auto_generated|result_node[3]~22|combout"
Warning (332125): Found combinational loop of 4 nodes
    Warning (332126): Node "inst4|M2|auto_generated|op_1~2|datab"
    Warning (332126): Node "inst4|M2|auto_generated|op_1~2|combout"
    Warning (332126): Node "inst8|$00000|auto_generated|result_node[2]~24|dataa"
    Warning (332126): Node "inst8|$00000|auto_generated|result_node[2]~24|combout"
Warning (332125): Found combinational loop of 2 nodes
    Warning (332126): Node "inst4|M2|auto_generated|op_1~0|dataa"
    Warning (332126): Node "inst4|M2|auto_generated|op_1~0|combout"
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -96.368
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):   -96.368     -2748.147 clock 
Info (332146): Worst-case hold slack is 0.445
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.445         0.000 clock 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -1.814
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.814      -475.387 clock 
Info (332001): The selected device family is not supported by the report_metastability command.
Info: Analyzing Fast Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -33.983
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):   -33.983      -883.982 clock 
Info (332146): Worst-case hold slack is 0.215
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.215         0.000 clock 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -1.423
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.423      -387.840 clock 
Info (332001): The selected device family is not supported by the report_metastability command.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 32-bit TimeQuest Timing Analyzer was successful. 0 errors, 151 warnings
    Info: Peak virtual memory: 359 megabytes
    Info: Processing ended: Thu Mar 23 14:39:37 2017
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:02


