// Seed: 553848630
module module_0 #(
    parameter id_1 = 32'd87
);
  wire _id_1, id_2;
  union packed {
    logic id_3;
    union packed {logic id_4;} id_5;
    logic id_6;
    logic id_7[id_1  &&  1 'b0 : (  id_1  )];
    logic id_8 = {1'd0, ~-1, 1, 1, 1, 1 - 1, 1, -1, ~1 ^ -1, (-1)};
    logic [-1 : 1] id_9;
    logic id_10;
  } id_11;
  assign id_11 = 1;
  assign id_11.id_3 = id_11.id_8;
endmodule
module module_1 (
    input supply0 id_0,
    input uwire id_1,
    output wor id_2,
    output uwire id_3
);
  wire id_5;
  module_0 modCall_1 ();
endmodule
