// Seed: 4279591300
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16
);
  input wire id_16;
  output wire id_15;
  output wire id_14;
  inout wire id_13;
  input wire id_12;
  input wire id_11;
  inout wire id_10;
  output wire id_9;
  input wire id_8;
  input wire id_7;
  input wire id_6;
  input wire id_5;
  inout wire id_4;
  inout wire id_3;
  output wire id_2;
  output wire id_1;
  wire  id_17, id_18 = -1;
  uwire id_19;
  id_20(
      !1
  );
  assign module_1.type_24 = 0;
  always $display(1, -1'b0);
  assign id_3  = id_4 & 1;
  assign id_19 = -1;
  wire id_21;
endmodule
module module_1 (
    input tri0 id_0,
    output wire id_1,
    output supply0 id_2,
    output tri1 id_3,
    output tri0 id_4,
    output wor id_5,
    input supply0 id_6,
    input wire id_7,
    output tri1 id_8,
    output wand id_9,
    input supply1 id_10,
    output tri1 id_11,
    input wor id_12,
    input supply1 id_13,
    output supply0 id_14,
    output tri0 void id_15,
    output supply1 id_16,
    output tri0 id_17,
    input wor id_18,
    input supply0 id_19,
    input supply1 id_20,
    output tri id_21,
    input supply1 id_22,
    input wor id_23,
    input tri id_24,
    output uwire id_25,
    input tri0 id_26,
    output wand id_27,
    input tri0 id_28,
    output wand id_29,
    input wire id_30,
    input wor id_31,
    input tri0 id_32,
    input supply1 id_33,
    input tri1 id_34,
    input uwire id_35
);
  wire id_37;
  wire id_38;
  module_0 modCall_1 (
      id_38,
      id_38,
      id_38,
      id_37,
      id_37,
      id_37,
      id_38,
      id_38,
      id_38,
      id_37,
      id_38,
      id_37,
      id_37,
      id_38,
      id_38,
      id_38
  );
  assign id_14 = -1;
endmodule
