" in module instantiation, port -> .port(port)
nnoremap <leader>i yawea)<esc>bi(<esc>Pbi.<esc>
let b:verilog_indent_modules = 1
