$date
	Sun Aug 03 00:45:41 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module subtractor_tb $end
$var wire 8 ! y [7:0] $end
$var reg 8 " a [7:0] $end
$var reg 8 # b [7:0] $end
$scope module uut $end
$var wire 8 $ in1 [7:0] $end
$var wire 8 % in2 [7:0] $end
$var wire 8 & out [7:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 &
b0 %
b0 $
b0 #
b0 "
b0 !
$end
#5
b1111101 "
b1111101 $
b1111101 !
b1111101 &
#15
b1100100 #
b1100100 %
b11001 !
b11001 &
#25
b1 #
b1 %
b11111111 "
b11111111 $
b11111110 !
b11111110 &
#35
b11001000 #
b11001000 %
b11001000 "
b11001000 $
b0 !
b0 &
#45
b0 #
b0 %
b0 "
b0 $
b0 !
b0 &
#65
