// Seed: 1590257157
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9
);
  output wire id_9;
  output wire id_8;
  input wire id_7;
  input wire id_6;
  input wire id_5;
  input wire id_4;
  output wire id_3;
  inout wire id_2;
  input wire id_1;
  assign id_8 = id_1;
  wire id_10;
  always @(posedge id_6 or posedge 1) id_3 = id_10;
  wire id_11;
  always @(posedge id_2) fork join
  wor id_12;
  assign id_3 = id_10;
  wor  id_13 = 1;
  wire id_14 = id_10;
  assign id_12 = 1'b0;
endmodule
module module_1 (
    input tri1 id_0,
    output supply1 id_1,
    input wire id_2,
    input wor id_3,
    input wire id_4,
    output uwire id_5,
    input tri id_6,
    output tri id_7,
    input wor id_8,
    input wor id_9,
    input uwire id_10,
    input tri0 id_11,
    input supply1 id_12,
    input tri id_13,
    output wor id_14,
    output supply0 id_15
);
  xnor (id_1, id_17, id_3, id_18, id_0, id_4, id_8, id_13, id_9, id_12, id_10);
  supply0 id_17 = id_13;
  wire id_18;
  module_0(
      id_18, id_18, id_18, id_18, id_18, id_18, id_18, id_18, id_18
  );
  assign id_15 = 1'b0;
endmodule
