{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Web Edition " "Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 08 15:59:22 2015 " "Info: Processing started: Tue Dec 08 15:59:22 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ROM -c ROM " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off ROM -c ROM" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "2 ROM.v(22) " "Warning (10229): Verilog HDL Expression warning at ROM.v(22): truncated literal to match 2 bits" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 22 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "2 ROM.v(23) " "Warning (10229): Verilog HDL Expression warning at ROM.v(23): truncated literal to match 2 bits" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 23 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "2 ROM.v(24) " "Warning (10229): Verilog HDL Expression warning at ROM.v(24): truncated literal to match 2 bits" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 24 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "2 ROM.v(25) " "Warning (10229): Verilog HDL Expression warning at ROM.v(25): truncated literal to match 2 bits" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 25 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "2 ROM.v(26) " "Warning (10229): Verilog HDL Expression warning at ROM.v(26): truncated literal to match 2 bits" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 26 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "2 ROM.v(27) " "Warning (10229): Verilog HDL Expression warning at ROM.v(27): truncated literal to match 2 bits" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 27 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "2 ROM.v(28) " "Warning (10229): Verilog HDL Expression warning at ROM.v(28): truncated literal to match 2 bits" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 28 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "2 ROM.v(29) " "Warning (10229): Verilog HDL Expression warning at ROM.v(29): truncated literal to match 2 bits" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 29 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "2 ROM.v(30) " "Warning (10229): Verilog HDL Expression warning at ROM.v(30): truncated literal to match 2 bits" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 30 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "2 ROM.v(31) " "Warning (10229): Verilog HDL Expression warning at ROM.v(31): truncated literal to match 2 bits" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 31 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "2 ROM.v(32) " "Warning (10229): Verilog HDL Expression warning at ROM.v(32): truncated literal to match 2 bits" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 32 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "2 ROM.v(33) " "Warning (10229): Verilog HDL Expression warning at ROM.v(33): truncated literal to match 2 bits" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 33 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "ROM.v(13) " "Warning (10268): Verilog HDL information at ROM.v(13): always construct contains both blocking and non-blocking assignments" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 13 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 ROM " "Info: Found entity 1: ROM" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom_tb.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file rom_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 ROM_tb " "Info: Found entity 1: ROM_tb" {  } { { "ROM_tb.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM_tb.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "ROM " "Info: Elaborating entity \"ROM\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Critical Warning" "WVRFX_VERI_NO_DFF_INFERRED" "ROM.v(39) " "Critical Warning (10237): Verilog HDL warning at ROM.v(39): can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 39 0 0 } }  } 1 10237 "Verilog HDL warning at %1!s!: can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Q ROM.v(13) " "Warning (10240): Verilog HDL Always Construct warning at ROM.v(13): inferring latch(es) for variable \"Q\", which holds its previous value in one or more paths through the always construct" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 13 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[0\] ROM.v(13) " "Info (10041): Inferred latch for \"Q\[0\]\" at ROM.v(13)" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[1\] ROM.v(13) " "Info (10041): Inferred latch for \"Q\[1\]\" at ROM.v(13)" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[2\] ROM.v(13) " "Info (10041): Inferred latch for \"Q\[2\]\" at ROM.v(13)" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[3\] ROM.v(13) " "Info (10041): Inferred latch for \"Q\[3\]\" at ROM.v(13)" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[4\] ROM.v(13) " "Info (10041): Inferred latch for \"Q\[4\]\" at ROM.v(13)" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[5\] ROM.v(13) " "Info (10041): Inferred latch for \"Q\[5\]\" at ROM.v(13)" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[6\] ROM.v(13) " "Info (10041): Inferred latch for \"Q\[6\]\" at ROM.v(13)" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[7\] ROM.v(13) " "Info (10041): Inferred latch for \"Q\[7\]\" at ROM.v(13)" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[0\]\[0\] ROM.v(39) " "Info (10041): Inferred latch for \"rom\[0\]\[0\]\" at ROM.v(39)" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[0\]\[1\] ROM.v(39) " "Info (10041): Inferred latch for \"rom\[0\]\[1\]\" at ROM.v(39)" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[0\]\[2\] ROM.v(39) " "Info (10041): Inferred latch for \"rom\[0\]\[2\]\" at ROM.v(39)" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[0\]\[3\] ROM.v(39) " "Info (10041): Inferred latch for \"rom\[0\]\[3\]\" at ROM.v(39)" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[0\]\[4\] ROM.v(39) " "Info (10041): Inferred latch for \"rom\[0\]\[4\]\" at ROM.v(39)" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[0\]\[5\] ROM.v(39) " "Info (10041): Inferred latch for \"rom\[0\]\[5\]\" at ROM.v(39)" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[0\]\[6\] ROM.v(39) " "Info (10041): Inferred latch for \"rom\[0\]\[6\]\" at ROM.v(39)" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[0\]\[7\] ROM.v(39) " "Info (10041): Inferred latch for \"rom\[0\]\[7\]\" at ROM.v(39)" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[1\]\[0\] ROM.v(39) " "Info (10041): Inferred latch for \"rom\[1\]\[0\]\" at ROM.v(39)" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[1\]\[1\] ROM.v(39) " "Info (10041): Inferred latch for \"rom\[1\]\[1\]\" at ROM.v(39)" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[1\]\[2\] ROM.v(39) " "Info (10041): Inferred latch for \"rom\[1\]\[2\]\" at ROM.v(39)" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[1\]\[3\] ROM.v(39) " "Info (10041): Inferred latch for \"rom\[1\]\[3\]\" at ROM.v(39)" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[1\]\[4\] ROM.v(39) " "Info (10041): Inferred latch for \"rom\[1\]\[4\]\" at ROM.v(39)" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[1\]\[5\] ROM.v(39) " "Info (10041): Inferred latch for \"rom\[1\]\[5\]\" at ROM.v(39)" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[1\]\[6\] ROM.v(39) " "Info (10041): Inferred latch for \"rom\[1\]\[6\]\" at ROM.v(39)" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[1\]\[7\] ROM.v(39) " "Info (10041): Inferred latch for \"rom\[1\]\[7\]\" at ROM.v(39)" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[2\]\[0\] ROM.v(39) " "Info (10041): Inferred latch for \"rom\[2\]\[0\]\" at ROM.v(39)" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[2\]\[1\] ROM.v(39) " "Info (10041): Inferred latch for \"rom\[2\]\[1\]\" at ROM.v(39)" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[2\]\[2\] ROM.v(39) " "Info (10041): Inferred latch for \"rom\[2\]\[2\]\" at ROM.v(39)" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[2\]\[3\] ROM.v(39) " "Info (10041): Inferred latch for \"rom\[2\]\[3\]\" at ROM.v(39)" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[2\]\[4\] ROM.v(39) " "Info (10041): Inferred latch for \"rom\[2\]\[4\]\" at ROM.v(39)" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[2\]\[5\] ROM.v(39) " "Info (10041): Inferred latch for \"rom\[2\]\[5\]\" at ROM.v(39)" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[2\]\[6\] ROM.v(39) " "Info (10041): Inferred latch for \"rom\[2\]\[6\]\" at ROM.v(39)" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[2\]\[7\] ROM.v(39) " "Info (10041): Inferred latch for \"rom\[2\]\[7\]\" at ROM.v(39)" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[3\]\[0\] ROM.v(39) " "Info (10041): Inferred latch for \"rom\[3\]\[0\]\" at ROM.v(39)" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[3\]\[1\] ROM.v(39) " "Info (10041): Inferred latch for \"rom\[3\]\[1\]\" at ROM.v(39)" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[3\]\[2\] ROM.v(39) " "Info (10041): Inferred latch for \"rom\[3\]\[2\]\" at ROM.v(39)" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[3\]\[3\] ROM.v(39) " "Info (10041): Inferred latch for \"rom\[3\]\[3\]\" at ROM.v(39)" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[3\]\[4\] ROM.v(39) " "Info (10041): Inferred latch for \"rom\[3\]\[4\]\" at ROM.v(39)" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[3\]\[5\] ROM.v(39) " "Info (10041): Inferred latch for \"rom\[3\]\[5\]\" at ROM.v(39)" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[3\]\[6\] ROM.v(39) " "Info (10041): Inferred latch for \"rom\[3\]\[6\]\" at ROM.v(39)" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[3\]\[7\] ROM.v(39) " "Info (10041): Inferred latch for \"rom\[3\]\[7\]\" at ROM.v(39)" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[4\]\[0\] ROM.v(39) " "Info (10041): Inferred latch for \"rom\[4\]\[0\]\" at ROM.v(39)" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[4\]\[1\] ROM.v(39) " "Info (10041): Inferred latch for \"rom\[4\]\[1\]\" at ROM.v(39)" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[4\]\[2\] ROM.v(39) " "Info (10041): Inferred latch for \"rom\[4\]\[2\]\" at ROM.v(39)" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[4\]\[3\] ROM.v(39) " "Info (10041): Inferred latch for \"rom\[4\]\[3\]\" at ROM.v(39)" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[4\]\[4\] ROM.v(39) " "Info (10041): Inferred latch for \"rom\[4\]\[4\]\" at ROM.v(39)" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[4\]\[5\] ROM.v(39) " "Info (10041): Inferred latch for \"rom\[4\]\[5\]\" at ROM.v(39)" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[4\]\[6\] ROM.v(39) " "Info (10041): Inferred latch for \"rom\[4\]\[6\]\" at ROM.v(39)" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[4\]\[7\] ROM.v(39) " "Info (10041): Inferred latch for \"rom\[4\]\[7\]\" at ROM.v(39)" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[5\]\[0\] ROM.v(39) " "Info (10041): Inferred latch for \"rom\[5\]\[0\]\" at ROM.v(39)" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[5\]\[1\] ROM.v(39) " "Info (10041): Inferred latch for \"rom\[5\]\[1\]\" at ROM.v(39)" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[5\]\[2\] ROM.v(39) " "Info (10041): Inferred latch for \"rom\[5\]\[2\]\" at ROM.v(39)" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[5\]\[3\] ROM.v(39) " "Info (10041): Inferred latch for \"rom\[5\]\[3\]\" at ROM.v(39)" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[5\]\[4\] ROM.v(39) " "Info (10041): Inferred latch for \"rom\[5\]\[4\]\" at ROM.v(39)" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[5\]\[5\] ROM.v(39) " "Info (10041): Inferred latch for \"rom\[5\]\[5\]\" at ROM.v(39)" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[5\]\[6\] ROM.v(39) " "Info (10041): Inferred latch for \"rom\[5\]\[6\]\" at ROM.v(39)" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[5\]\[7\] ROM.v(39) " "Info (10041): Inferred latch for \"rom\[5\]\[7\]\" at ROM.v(39)" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[6\]\[0\] ROM.v(39) " "Info (10041): Inferred latch for \"rom\[6\]\[0\]\" at ROM.v(39)" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[6\]\[1\] ROM.v(39) " "Info (10041): Inferred latch for \"rom\[6\]\[1\]\" at ROM.v(39)" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[6\]\[2\] ROM.v(39) " "Info (10041): Inferred latch for \"rom\[6\]\[2\]\" at ROM.v(39)" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[6\]\[3\] ROM.v(39) " "Info (10041): Inferred latch for \"rom\[6\]\[3\]\" at ROM.v(39)" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[6\]\[4\] ROM.v(39) " "Info (10041): Inferred latch for \"rom\[6\]\[4\]\" at ROM.v(39)" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[6\]\[5\] ROM.v(39) " "Info (10041): Inferred latch for \"rom\[6\]\[5\]\" at ROM.v(39)" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[6\]\[6\] ROM.v(39) " "Info (10041): Inferred latch for \"rom\[6\]\[6\]\" at ROM.v(39)" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[6\]\[7\] ROM.v(39) " "Info (10041): Inferred latch for \"rom\[6\]\[7\]\" at ROM.v(39)" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[7\]\[0\] ROM.v(39) " "Info (10041): Inferred latch for \"rom\[7\]\[0\]\" at ROM.v(39)" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[7\]\[1\] ROM.v(39) " "Info (10041): Inferred latch for \"rom\[7\]\[1\]\" at ROM.v(39)" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[7\]\[2\] ROM.v(39) " "Info (10041): Inferred latch for \"rom\[7\]\[2\]\" at ROM.v(39)" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[7\]\[3\] ROM.v(39) " "Info (10041): Inferred latch for \"rom\[7\]\[3\]\" at ROM.v(39)" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[7\]\[4\] ROM.v(39) " "Info (10041): Inferred latch for \"rom\[7\]\[4\]\" at ROM.v(39)" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[7\]\[5\] ROM.v(39) " "Info (10041): Inferred latch for \"rom\[7\]\[5\]\" at ROM.v(39)" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[7\]\[6\] ROM.v(39) " "Info (10041): Inferred latch for \"rom\[7\]\[6\]\" at ROM.v(39)" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[7\]\[7\] ROM.v(39) " "Info (10041): Inferred latch for \"rom\[7\]\[7\]\" at ROM.v(39)" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[8\]\[0\] ROM.v(39) " "Info (10041): Inferred latch for \"rom\[8\]\[0\]\" at ROM.v(39)" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[8\]\[1\] ROM.v(39) " "Info (10041): Inferred latch for \"rom\[8\]\[1\]\" at ROM.v(39)" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[8\]\[2\] ROM.v(39) " "Info (10041): Inferred latch for \"rom\[8\]\[2\]\" at ROM.v(39)" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[8\]\[3\] ROM.v(39) " "Info (10041): Inferred latch for \"rom\[8\]\[3\]\" at ROM.v(39)" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[8\]\[4\] ROM.v(39) " "Info (10041): Inferred latch for \"rom\[8\]\[4\]\" at ROM.v(39)" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[8\]\[5\] ROM.v(39) " "Info (10041): Inferred latch for \"rom\[8\]\[5\]\" at ROM.v(39)" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[8\]\[6\] ROM.v(39) " "Info (10041): Inferred latch for \"rom\[8\]\[6\]\" at ROM.v(39)" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[8\]\[7\] ROM.v(39) " "Info (10041): Inferred latch for \"rom\[8\]\[7\]\" at ROM.v(39)" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[9\]\[0\] ROM.v(39) " "Info (10041): Inferred latch for \"rom\[9\]\[0\]\" at ROM.v(39)" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[9\]\[1\] ROM.v(39) " "Info (10041): Inferred latch for \"rom\[9\]\[1\]\" at ROM.v(39)" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[9\]\[2\] ROM.v(39) " "Info (10041): Inferred latch for \"rom\[9\]\[2\]\" at ROM.v(39)" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[9\]\[3\] ROM.v(39) " "Info (10041): Inferred latch for \"rom\[9\]\[3\]\" at ROM.v(39)" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[9\]\[4\] ROM.v(39) " "Info (10041): Inferred latch for \"rom\[9\]\[4\]\" at ROM.v(39)" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[9\]\[5\] ROM.v(39) " "Info (10041): Inferred latch for \"rom\[9\]\[5\]\" at ROM.v(39)" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[9\]\[6\] ROM.v(39) " "Info (10041): Inferred latch for \"rom\[9\]\[6\]\" at ROM.v(39)" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[9\]\[7\] ROM.v(39) " "Info (10041): Inferred latch for \"rom\[9\]\[7\]\" at ROM.v(39)" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[10\]\[0\] ROM.v(39) " "Info (10041): Inferred latch for \"rom\[10\]\[0\]\" at ROM.v(39)" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[10\]\[1\] ROM.v(39) " "Info (10041): Inferred latch for \"rom\[10\]\[1\]\" at ROM.v(39)" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[10\]\[2\] ROM.v(39) " "Info (10041): Inferred latch for \"rom\[10\]\[2\]\" at ROM.v(39)" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[10\]\[3\] ROM.v(39) " "Info (10041): Inferred latch for \"rom\[10\]\[3\]\" at ROM.v(39)" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[10\]\[4\] ROM.v(39) " "Info (10041): Inferred latch for \"rom\[10\]\[4\]\" at ROM.v(39)" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[10\]\[5\] ROM.v(39) " "Info (10041): Inferred latch for \"rom\[10\]\[5\]\" at ROM.v(39)" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[10\]\[6\] ROM.v(39) " "Info (10041): Inferred latch for \"rom\[10\]\[6\]\" at ROM.v(39)" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[10\]\[7\] ROM.v(39) " "Info (10041): Inferred latch for \"rom\[10\]\[7\]\" at ROM.v(39)" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[11\]\[0\] ROM.v(39) " "Info (10041): Inferred latch for \"rom\[11\]\[0\]\" at ROM.v(39)" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[11\]\[1\] ROM.v(39) " "Info (10041): Inferred latch for \"rom\[11\]\[1\]\" at ROM.v(39)" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[11\]\[2\] ROM.v(39) " "Info (10041): Inferred latch for \"rom\[11\]\[2\]\" at ROM.v(39)" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[11\]\[3\] ROM.v(39) " "Info (10041): Inferred latch for \"rom\[11\]\[3\]\" at ROM.v(39)" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[11\]\[4\] ROM.v(39) " "Info (10041): Inferred latch for \"rom\[11\]\[4\]\" at ROM.v(39)" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[11\]\[5\] ROM.v(39) " "Info (10041): Inferred latch for \"rom\[11\]\[5\]\" at ROM.v(39)" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[11\]\[6\] ROM.v(39) " "Info (10041): Inferred latch for \"rom\[11\]\[6\]\" at ROM.v(39)" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[11\]\[7\] ROM.v(39) " "Info (10041): Inferred latch for \"rom\[11\]\[7\]\" at ROM.v(39)" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[12\]\[0\] ROM.v(39) " "Info (10041): Inferred latch for \"rom\[12\]\[0\]\" at ROM.v(39)" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[12\]\[1\] ROM.v(39) " "Info (10041): Inferred latch for \"rom\[12\]\[1\]\" at ROM.v(39)" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[12\]\[2\] ROM.v(39) " "Info (10041): Inferred latch for \"rom\[12\]\[2\]\" at ROM.v(39)" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[12\]\[3\] ROM.v(39) " "Info (10041): Inferred latch for \"rom\[12\]\[3\]\" at ROM.v(39)" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[12\]\[4\] ROM.v(39) " "Info (10041): Inferred latch for \"rom\[12\]\[4\]\" at ROM.v(39)" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[12\]\[5\] ROM.v(39) " "Info (10041): Inferred latch for \"rom\[12\]\[5\]\" at ROM.v(39)" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[12\]\[6\] ROM.v(39) " "Info (10041): Inferred latch for \"rom\[12\]\[6\]\" at ROM.v(39)" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[12\]\[7\] ROM.v(39) " "Info (10041): Inferred latch for \"rom\[12\]\[7\]\" at ROM.v(39)" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[13\]\[0\] ROM.v(39) " "Info (10041): Inferred latch for \"rom\[13\]\[0\]\" at ROM.v(39)" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[13\]\[1\] ROM.v(39) " "Info (10041): Inferred latch for \"rom\[13\]\[1\]\" at ROM.v(39)" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[13\]\[2\] ROM.v(39) " "Info (10041): Inferred latch for \"rom\[13\]\[2\]\" at ROM.v(39)" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[13\]\[3\] ROM.v(39) " "Info (10041): Inferred latch for \"rom\[13\]\[3\]\" at ROM.v(39)" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[13\]\[4\] ROM.v(39) " "Info (10041): Inferred latch for \"rom\[13\]\[4\]\" at ROM.v(39)" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[13\]\[5\] ROM.v(39) " "Info (10041): Inferred latch for \"rom\[13\]\[5\]\" at ROM.v(39)" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[13\]\[6\] ROM.v(39) " "Info (10041): Inferred latch for \"rom\[13\]\[6\]\" at ROM.v(39)" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[13\]\[7\] ROM.v(39) " "Info (10041): Inferred latch for \"rom\[13\]\[7\]\" at ROM.v(39)" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[14\]\[0\] ROM.v(39) " "Info (10041): Inferred latch for \"rom\[14\]\[0\]\" at ROM.v(39)" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[14\]\[1\] ROM.v(39) " "Info (10041): Inferred latch for \"rom\[14\]\[1\]\" at ROM.v(39)" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[14\]\[2\] ROM.v(39) " "Info (10041): Inferred latch for \"rom\[14\]\[2\]\" at ROM.v(39)" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[14\]\[3\] ROM.v(39) " "Info (10041): Inferred latch for \"rom\[14\]\[3\]\" at ROM.v(39)" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[14\]\[4\] ROM.v(39) " "Info (10041): Inferred latch for \"rom\[14\]\[4\]\" at ROM.v(39)" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[14\]\[5\] ROM.v(39) " "Info (10041): Inferred latch for \"rom\[14\]\[5\]\" at ROM.v(39)" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[14\]\[6\] ROM.v(39) " "Info (10041): Inferred latch for \"rom\[14\]\[6\]\" at ROM.v(39)" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[14\]\[7\] ROM.v(39) " "Info (10041): Inferred latch for \"rom\[14\]\[7\]\" at ROM.v(39)" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[15\]\[0\] ROM.v(39) " "Info (10041): Inferred latch for \"rom\[15\]\[0\]\" at ROM.v(39)" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[15\]\[1\] ROM.v(39) " "Info (10041): Inferred latch for \"rom\[15\]\[1\]\" at ROM.v(39)" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[15\]\[2\] ROM.v(39) " "Info (10041): Inferred latch for \"rom\[15\]\[2\]\" at ROM.v(39)" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[15\]\[3\] ROM.v(39) " "Info (10041): Inferred latch for \"rom\[15\]\[3\]\" at ROM.v(39)" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[15\]\[4\] ROM.v(39) " "Info (10041): Inferred latch for \"rom\[15\]\[4\]\" at ROM.v(39)" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[15\]\[5\] ROM.v(39) " "Info (10041): Inferred latch for \"rom\[15\]\[5\]\" at ROM.v(39)" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[15\]\[6\] ROM.v(39) " "Info (10041): Inferred latch for \"rom\[15\]\[6\]\" at ROM.v(39)" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[15\]\[7\] ROM.v(39) " "Info (10041): Inferred latch for \"rom\[15\]\[7\]\" at ROM.v(39)" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[16\]\[0\] ROM.v(39) " "Info (10041): Inferred latch for \"rom\[16\]\[0\]\" at ROM.v(39)" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[16\]\[1\] ROM.v(39) " "Info (10041): Inferred latch for \"rom\[16\]\[1\]\" at ROM.v(39)" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[16\]\[2\] ROM.v(39) " "Info (10041): Inferred latch for \"rom\[16\]\[2\]\" at ROM.v(39)" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[16\]\[3\] ROM.v(39) " "Info (10041): Inferred latch for \"rom\[16\]\[3\]\" at ROM.v(39)" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[16\]\[4\] ROM.v(39) " "Info (10041): Inferred latch for \"rom\[16\]\[4\]\" at ROM.v(39)" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[16\]\[5\] ROM.v(39) " "Info (10041): Inferred latch for \"rom\[16\]\[5\]\" at ROM.v(39)" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[16\]\[6\] ROM.v(39) " "Info (10041): Inferred latch for \"rom\[16\]\[6\]\" at ROM.v(39)" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[16\]\[7\] ROM.v(39) " "Info (10041): Inferred latch for \"rom\[16\]\[7\]\" at ROM.v(39)" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[17\]\[0\] ROM.v(39) " "Info (10041): Inferred latch for \"rom\[17\]\[0\]\" at ROM.v(39)" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[17\]\[1\] ROM.v(39) " "Info (10041): Inferred latch for \"rom\[17\]\[1\]\" at ROM.v(39)" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[17\]\[2\] ROM.v(39) " "Info (10041): Inferred latch for \"rom\[17\]\[2\]\" at ROM.v(39)" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[17\]\[3\] ROM.v(39) " "Info (10041): Inferred latch for \"rom\[17\]\[3\]\" at ROM.v(39)" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[17\]\[4\] ROM.v(39) " "Info (10041): Inferred latch for \"rom\[17\]\[4\]\" at ROM.v(39)" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[17\]\[5\] ROM.v(39) " "Info (10041): Inferred latch for \"rom\[17\]\[5\]\" at ROM.v(39)" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[17\]\[6\] ROM.v(39) " "Info (10041): Inferred latch for \"rom\[17\]\[6\]\" at ROM.v(39)" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[17\]\[7\] ROM.v(39) " "Info (10041): Inferred latch for \"rom\[17\]\[7\]\" at ROM.v(39)" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[18\]\[0\] ROM.v(39) " "Info (10041): Inferred latch for \"rom\[18\]\[0\]\" at ROM.v(39)" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[18\]\[1\] ROM.v(39) " "Info (10041): Inferred latch for \"rom\[18\]\[1\]\" at ROM.v(39)" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[18\]\[2\] ROM.v(39) " "Info (10041): Inferred latch for \"rom\[18\]\[2\]\" at ROM.v(39)" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[18\]\[3\] ROM.v(39) " "Info (10041): Inferred latch for \"rom\[18\]\[3\]\" at ROM.v(39)" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[18\]\[4\] ROM.v(39) " "Info (10041): Inferred latch for \"rom\[18\]\[4\]\" at ROM.v(39)" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[18\]\[5\] ROM.v(39) " "Info (10041): Inferred latch for \"rom\[18\]\[5\]\" at ROM.v(39)" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[18\]\[6\] ROM.v(39) " "Info (10041): Inferred latch for \"rom\[18\]\[6\]\" at ROM.v(39)" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[18\]\[7\] ROM.v(39) " "Info (10041): Inferred latch for \"rom\[18\]\[7\]\" at ROM.v(39)" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[19\]\[0\] ROM.v(39) " "Info (10041): Inferred latch for \"rom\[19\]\[0\]\" at ROM.v(39)" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[19\]\[1\] ROM.v(39) " "Info (10041): Inferred latch for \"rom\[19\]\[1\]\" at ROM.v(39)" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[19\]\[2\] ROM.v(39) " "Info (10041): Inferred latch for \"rom\[19\]\[2\]\" at ROM.v(39)" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[19\]\[3\] ROM.v(39) " "Info (10041): Inferred latch for \"rom\[19\]\[3\]\" at ROM.v(39)" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[19\]\[4\] ROM.v(39) " "Info (10041): Inferred latch for \"rom\[19\]\[4\]\" at ROM.v(39)" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[19\]\[5\] ROM.v(39) " "Info (10041): Inferred latch for \"rom\[19\]\[5\]\" at ROM.v(39)" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[19\]\[6\] ROM.v(39) " "Info (10041): Inferred latch for \"rom\[19\]\[6\]\" at ROM.v(39)" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[19\]\[7\] ROM.v(39) " "Info (10041): Inferred latch for \"rom\[19\]\[7\]\" at ROM.v(39)" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[20\]\[0\] ROM.v(39) " "Info (10041): Inferred latch for \"rom\[20\]\[0\]\" at ROM.v(39)" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[20\]\[1\] ROM.v(39) " "Info (10041): Inferred latch for \"rom\[20\]\[1\]\" at ROM.v(39)" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[20\]\[2\] ROM.v(39) " "Info (10041): Inferred latch for \"rom\[20\]\[2\]\" at ROM.v(39)" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[20\]\[3\] ROM.v(39) " "Info (10041): Inferred latch for \"rom\[20\]\[3\]\" at ROM.v(39)" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[20\]\[4\] ROM.v(39) " "Info (10041): Inferred latch for \"rom\[20\]\[4\]\" at ROM.v(39)" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[20\]\[5\] ROM.v(39) " "Info (10041): Inferred latch for \"rom\[20\]\[5\]\" at ROM.v(39)" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[20\]\[6\] ROM.v(39) " "Info (10041): Inferred latch for \"rom\[20\]\[6\]\" at ROM.v(39)" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[20\]\[7\] ROM.v(39) " "Info (10041): Inferred latch for \"rom\[20\]\[7\]\" at ROM.v(39)" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[21\]\[0\] ROM.v(39) " "Info (10041): Inferred latch for \"rom\[21\]\[0\]\" at ROM.v(39)" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[21\]\[1\] ROM.v(39) " "Info (10041): Inferred latch for \"rom\[21\]\[1\]\" at ROM.v(39)" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[21\]\[2\] ROM.v(39) " "Info (10041): Inferred latch for \"rom\[21\]\[2\]\" at ROM.v(39)" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[21\]\[3\] ROM.v(39) " "Info (10041): Inferred latch for \"rom\[21\]\[3\]\" at ROM.v(39)" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[21\]\[4\] ROM.v(39) " "Info (10041): Inferred latch for \"rom\[21\]\[4\]\" at ROM.v(39)" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[21\]\[5\] ROM.v(39) " "Info (10041): Inferred latch for \"rom\[21\]\[5\]\" at ROM.v(39)" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[21\]\[6\] ROM.v(39) " "Info (10041): Inferred latch for \"rom\[21\]\[6\]\" at ROM.v(39)" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[21\]\[7\] ROM.v(39) " "Info (10041): Inferred latch for \"rom\[21\]\[7\]\" at ROM.v(39)" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[22\]\[0\] ROM.v(39) " "Info (10041): Inferred latch for \"rom\[22\]\[0\]\" at ROM.v(39)" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[22\]\[1\] ROM.v(39) " "Info (10041): Inferred latch for \"rom\[22\]\[1\]\" at ROM.v(39)" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[22\]\[2\] ROM.v(39) " "Info (10041): Inferred latch for \"rom\[22\]\[2\]\" at ROM.v(39)" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[22\]\[3\] ROM.v(39) " "Info (10041): Inferred latch for \"rom\[22\]\[3\]\" at ROM.v(39)" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[22\]\[4\] ROM.v(39) " "Info (10041): Inferred latch for \"rom\[22\]\[4\]\" at ROM.v(39)" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[22\]\[5\] ROM.v(39) " "Info (10041): Inferred latch for \"rom\[22\]\[5\]\" at ROM.v(39)" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[22\]\[6\] ROM.v(39) " "Info (10041): Inferred latch for \"rom\[22\]\[6\]\" at ROM.v(39)" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[22\]\[7\] ROM.v(39) " "Info (10041): Inferred latch for \"rom\[22\]\[7\]\" at ROM.v(39)" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[23\]\[0\] ROM.v(39) " "Info (10041): Inferred latch for \"rom\[23\]\[0\]\" at ROM.v(39)" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[23\]\[1\] ROM.v(39) " "Info (10041): Inferred latch for \"rom\[23\]\[1\]\" at ROM.v(39)" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[23\]\[2\] ROM.v(39) " "Info (10041): Inferred latch for \"rom\[23\]\[2\]\" at ROM.v(39)" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[23\]\[3\] ROM.v(39) " "Info (10041): Inferred latch for \"rom\[23\]\[3\]\" at ROM.v(39)" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[23\]\[4\] ROM.v(39) " "Info (10041): Inferred latch for \"rom\[23\]\[4\]\" at ROM.v(39)" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[23\]\[5\] ROM.v(39) " "Info (10041): Inferred latch for \"rom\[23\]\[5\]\" at ROM.v(39)" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[23\]\[6\] ROM.v(39) " "Info (10041): Inferred latch for \"rom\[23\]\[6\]\" at ROM.v(39)" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[23\]\[7\] ROM.v(39) " "Info (10041): Inferred latch for \"rom\[23\]\[7\]\" at ROM.v(39)" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[24\]\[0\] ROM.v(39) " "Info (10041): Inferred latch for \"rom\[24\]\[0\]\" at ROM.v(39)" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[24\]\[1\] ROM.v(39) " "Info (10041): Inferred latch for \"rom\[24\]\[1\]\" at ROM.v(39)" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[24\]\[2\] ROM.v(39) " "Info (10041): Inferred latch for \"rom\[24\]\[2\]\" at ROM.v(39)" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[24\]\[3\] ROM.v(39) " "Info (10041): Inferred latch for \"rom\[24\]\[3\]\" at ROM.v(39)" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[24\]\[4\] ROM.v(39) " "Info (10041): Inferred latch for \"rom\[24\]\[4\]\" at ROM.v(39)" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[24\]\[5\] ROM.v(39) " "Info (10041): Inferred latch for \"rom\[24\]\[5\]\" at ROM.v(39)" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[24\]\[6\] ROM.v(39) " "Info (10041): Inferred latch for \"rom\[24\]\[6\]\" at ROM.v(39)" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[24\]\[7\] ROM.v(39) " "Info (10041): Inferred latch for \"rom\[24\]\[7\]\" at ROM.v(39)" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[25\]\[0\] ROM.v(39) " "Info (10041): Inferred latch for \"rom\[25\]\[0\]\" at ROM.v(39)" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[25\]\[1\] ROM.v(39) " "Info (10041): Inferred latch for \"rom\[25\]\[1\]\" at ROM.v(39)" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[25\]\[2\] ROM.v(39) " "Info (10041): Inferred latch for \"rom\[25\]\[2\]\" at ROM.v(39)" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[25\]\[3\] ROM.v(39) " "Info (10041): Inferred latch for \"rom\[25\]\[3\]\" at ROM.v(39)" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[25\]\[4\] ROM.v(39) " "Info (10041): Inferred latch for \"rom\[25\]\[4\]\" at ROM.v(39)" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[25\]\[5\] ROM.v(39) " "Info (10041): Inferred latch for \"rom\[25\]\[5\]\" at ROM.v(39)" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[25\]\[6\] ROM.v(39) " "Info (10041): Inferred latch for \"rom\[25\]\[6\]\" at ROM.v(39)" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[25\]\[7\] ROM.v(39) " "Info (10041): Inferred latch for \"rom\[25\]\[7\]\" at ROM.v(39)" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[26\]\[0\] ROM.v(39) " "Info (10041): Inferred latch for \"rom\[26\]\[0\]\" at ROM.v(39)" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[26\]\[1\] ROM.v(39) " "Info (10041): Inferred latch for \"rom\[26\]\[1\]\" at ROM.v(39)" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[26\]\[2\] ROM.v(39) " "Info (10041): Inferred latch for \"rom\[26\]\[2\]\" at ROM.v(39)" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[26\]\[3\] ROM.v(39) " "Info (10041): Inferred latch for \"rom\[26\]\[3\]\" at ROM.v(39)" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[26\]\[4\] ROM.v(39) " "Info (10041): Inferred latch for \"rom\[26\]\[4\]\" at ROM.v(39)" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[26\]\[5\] ROM.v(39) " "Info (10041): Inferred latch for \"rom\[26\]\[5\]\" at ROM.v(39)" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[26\]\[6\] ROM.v(39) " "Info (10041): Inferred latch for \"rom\[26\]\[6\]\" at ROM.v(39)" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[26\]\[7\] ROM.v(39) " "Info (10041): Inferred latch for \"rom\[26\]\[7\]\" at ROM.v(39)" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[27\]\[0\] ROM.v(39) " "Info (10041): Inferred latch for \"rom\[27\]\[0\]\" at ROM.v(39)" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[27\]\[1\] ROM.v(39) " "Info (10041): Inferred latch for \"rom\[27\]\[1\]\" at ROM.v(39)" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[27\]\[2\] ROM.v(39) " "Info (10041): Inferred latch for \"rom\[27\]\[2\]\" at ROM.v(39)" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[27\]\[3\] ROM.v(39) " "Info (10041): Inferred latch for \"rom\[27\]\[3\]\" at ROM.v(39)" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[27\]\[4\] ROM.v(39) " "Info (10041): Inferred latch for \"rom\[27\]\[4\]\" at ROM.v(39)" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[27\]\[5\] ROM.v(39) " "Info (10041): Inferred latch for \"rom\[27\]\[5\]\" at ROM.v(39)" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[27\]\[6\] ROM.v(39) " "Info (10041): Inferred latch for \"rom\[27\]\[6\]\" at ROM.v(39)" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[27\]\[7\] ROM.v(39) " "Info (10041): Inferred latch for \"rom\[27\]\[7\]\" at ROM.v(39)" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[28\]\[0\] ROM.v(39) " "Info (10041): Inferred latch for \"rom\[28\]\[0\]\" at ROM.v(39)" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[28\]\[1\] ROM.v(39) " "Info (10041): Inferred latch for \"rom\[28\]\[1\]\" at ROM.v(39)" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[28\]\[2\] ROM.v(39) " "Info (10041): Inferred latch for \"rom\[28\]\[2\]\" at ROM.v(39)" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[28\]\[3\] ROM.v(39) " "Info (10041): Inferred latch for \"rom\[28\]\[3\]\" at ROM.v(39)" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[28\]\[4\] ROM.v(39) " "Info (10041): Inferred latch for \"rom\[28\]\[4\]\" at ROM.v(39)" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[28\]\[5\] ROM.v(39) " "Info (10041): Inferred latch for \"rom\[28\]\[5\]\" at ROM.v(39)" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[28\]\[6\] ROM.v(39) " "Info (10041): Inferred latch for \"rom\[28\]\[6\]\" at ROM.v(39)" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[28\]\[7\] ROM.v(39) " "Info (10041): Inferred latch for \"rom\[28\]\[7\]\" at ROM.v(39)" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[29\]\[0\] ROM.v(39) " "Info (10041): Inferred latch for \"rom\[29\]\[0\]\" at ROM.v(39)" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[29\]\[1\] ROM.v(39) " "Info (10041): Inferred latch for \"rom\[29\]\[1\]\" at ROM.v(39)" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[29\]\[2\] ROM.v(39) " "Info (10041): Inferred latch for \"rom\[29\]\[2\]\" at ROM.v(39)" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[29\]\[3\] ROM.v(39) " "Info (10041): Inferred latch for \"rom\[29\]\[3\]\" at ROM.v(39)" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[29\]\[4\] ROM.v(39) " "Info (10041): Inferred latch for \"rom\[29\]\[4\]\" at ROM.v(39)" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[29\]\[5\] ROM.v(39) " "Info (10041): Inferred latch for \"rom\[29\]\[5\]\" at ROM.v(39)" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[29\]\[6\] ROM.v(39) " "Info (10041): Inferred latch for \"rom\[29\]\[6\]\" at ROM.v(39)" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[29\]\[7\] ROM.v(39) " "Info (10041): Inferred latch for \"rom\[29\]\[7\]\" at ROM.v(39)" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[30\]\[0\] ROM.v(39) " "Info (10041): Inferred latch for \"rom\[30\]\[0\]\" at ROM.v(39)" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[30\]\[1\] ROM.v(39) " "Info (10041): Inferred latch for \"rom\[30\]\[1\]\" at ROM.v(39)" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[30\]\[2\] ROM.v(39) " "Info (10041): Inferred latch for \"rom\[30\]\[2\]\" at ROM.v(39)" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[30\]\[3\] ROM.v(39) " "Info (10041): Inferred latch for \"rom\[30\]\[3\]\" at ROM.v(39)" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[30\]\[4\] ROM.v(39) " "Info (10041): Inferred latch for \"rom\[30\]\[4\]\" at ROM.v(39)" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[30\]\[5\] ROM.v(39) " "Info (10041): Inferred latch for \"rom\[30\]\[5\]\" at ROM.v(39)" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[30\]\[6\] ROM.v(39) " "Info (10041): Inferred latch for \"rom\[30\]\[6\]\" at ROM.v(39)" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[30\]\[7\] ROM.v(39) " "Info (10041): Inferred latch for \"rom\[30\]\[7\]\" at ROM.v(39)" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[31\]\[0\] ROM.v(39) " "Info (10041): Inferred latch for \"rom\[31\]\[0\]\" at ROM.v(39)" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[31\]\[1\] ROM.v(39) " "Info (10041): Inferred latch for \"rom\[31\]\[1\]\" at ROM.v(39)" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[31\]\[2\] ROM.v(39) " "Info (10041): Inferred latch for \"rom\[31\]\[2\]\" at ROM.v(39)" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[31\]\[3\] ROM.v(39) " "Info (10041): Inferred latch for \"rom\[31\]\[3\]\" at ROM.v(39)" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[31\]\[4\] ROM.v(39) " "Info (10041): Inferred latch for \"rom\[31\]\[4\]\" at ROM.v(39)" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[31\]\[5\] ROM.v(39) " "Info (10041): Inferred latch for \"rom\[31\]\[5\]\" at ROM.v(39)" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[31\]\[6\] ROM.v(39) " "Info (10041): Inferred latch for \"rom\[31\]\[6\]\" at ROM.v(39)" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[31\]\[7\] ROM.v(39) " "Info (10041): Inferred latch for \"rom\[31\]\[7\]\" at ROM.v(39)" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "rom\[10\]\[0\] " "Warning: Latch rom\[10\]\[0\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA WE " "Warning: Ports D and ENA on the latch are fed by the same signal WE" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 4 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 39 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "rom\[2\]\[0\] " "Warning: Latch rom\[2\]\[0\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA WE " "Warning: Ports D and ENA on the latch are fed by the same signal WE" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 4 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 39 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "rom\[12\]\[0\] " "Warning: Latch rom\[12\]\[0\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA WE " "Warning: Ports D and ENA on the latch are fed by the same signal WE" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 4 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 39 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "rom\[4\]\[0\] " "Warning: Latch rom\[4\]\[0\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA WE " "Warning: Ports D and ENA on the latch are fed by the same signal WE" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 4 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 39 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "rom\[8\]\[0\] " "Warning: Latch rom\[8\]\[0\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA WE " "Warning: Ports D and ENA on the latch are fed by the same signal WE" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 4 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 39 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "rom\[0\]\[0\] " "Warning: Latch rom\[0\]\[0\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA WE " "Warning: Ports D and ENA on the latch are fed by the same signal WE" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 4 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 39 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "rom\[14\]\[0\] " "Warning: Latch rom\[14\]\[0\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA WE " "Warning: Ports D and ENA on the latch are fed by the same signal WE" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 4 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 39 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "rom\[6\]\[0\] " "Warning: Latch rom\[6\]\[0\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA WE " "Warning: Ports D and ENA on the latch are fed by the same signal WE" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 4 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 39 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "rom\[13\]\[0\] " "Warning: Latch rom\[13\]\[0\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA WE " "Warning: Ports D and ENA on the latch are fed by the same signal WE" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 4 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 39 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "rom\[5\]\[0\] " "Warning: Latch rom\[5\]\[0\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA WE " "Warning: Ports D and ENA on the latch are fed by the same signal WE" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 4 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 39 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "rom\[11\]\[0\] " "Warning: Latch rom\[11\]\[0\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA WE " "Warning: Ports D and ENA on the latch are fed by the same signal WE" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 4 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 39 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "rom\[3\]\[0\] " "Warning: Latch rom\[3\]\[0\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA WE " "Warning: Ports D and ENA on the latch are fed by the same signal WE" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 4 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 39 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "rom\[9\]\[0\] " "Warning: Latch rom\[9\]\[0\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA WE " "Warning: Ports D and ENA on the latch are fed by the same signal WE" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 4 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 39 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "rom\[1\]\[0\] " "Warning: Latch rom\[1\]\[0\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA WE " "Warning: Ports D and ENA on the latch are fed by the same signal WE" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 4 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 39 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "rom\[15\]\[0\] " "Warning: Latch rom\[15\]\[0\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA WE " "Warning: Ports D and ENA on the latch are fed by the same signal WE" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 4 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 39 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "rom\[7\]\[0\] " "Warning: Latch rom\[7\]\[0\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA WE " "Warning: Ports D and ENA on the latch are fed by the same signal WE" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 4 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 39 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "rom\[10\]\[1\] " "Warning: Latch rom\[10\]\[1\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA WE " "Warning: Ports D and ENA on the latch are fed by the same signal WE" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 4 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 39 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "rom\[2\]\[1\] " "Warning: Latch rom\[2\]\[1\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA WE " "Warning: Ports D and ENA on the latch are fed by the same signal WE" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 4 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 39 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "rom\[12\]\[1\] " "Warning: Latch rom\[12\]\[1\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA WE " "Warning: Ports D and ENA on the latch are fed by the same signal WE" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 4 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 39 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "rom\[4\]\[1\] " "Warning: Latch rom\[4\]\[1\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA WE " "Warning: Ports D and ENA on the latch are fed by the same signal WE" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 4 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 39 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "rom\[8\]\[1\] " "Warning: Latch rom\[8\]\[1\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA WE " "Warning: Ports D and ENA on the latch are fed by the same signal WE" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 4 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 39 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "rom\[0\]\[1\] " "Warning: Latch rom\[0\]\[1\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA WE " "Warning: Ports D and ENA on the latch are fed by the same signal WE" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 4 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 39 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "rom\[14\]\[1\] " "Warning: Latch rom\[14\]\[1\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA WE " "Warning: Ports D and ENA on the latch are fed by the same signal WE" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 4 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 39 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "rom\[6\]\[1\] " "Warning: Latch rom\[6\]\[1\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA WE " "Warning: Ports D and ENA on the latch are fed by the same signal WE" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 4 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 39 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "rom\[13\]\[1\] " "Warning: Latch rom\[13\]\[1\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA WE " "Warning: Ports D and ENA on the latch are fed by the same signal WE" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 4 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 39 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "rom\[5\]\[1\] " "Warning: Latch rom\[5\]\[1\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA WE " "Warning: Ports D and ENA on the latch are fed by the same signal WE" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 4 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 39 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "rom\[11\]\[1\] " "Warning: Latch rom\[11\]\[1\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA WE " "Warning: Ports D and ENA on the latch are fed by the same signal WE" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 4 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 39 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "rom\[3\]\[1\] " "Warning: Latch rom\[3\]\[1\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA WE " "Warning: Ports D and ENA on the latch are fed by the same signal WE" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 4 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 39 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "rom\[9\]\[1\] " "Warning: Latch rom\[9\]\[1\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA WE " "Warning: Ports D and ENA on the latch are fed by the same signal WE" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 4 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 39 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "rom\[1\]\[1\] " "Warning: Latch rom\[1\]\[1\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA WE " "Warning: Ports D and ENA on the latch are fed by the same signal WE" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 4 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 39 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "rom\[15\]\[1\] " "Warning: Latch rom\[15\]\[1\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA WE " "Warning: Ports D and ENA on the latch are fed by the same signal WE" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 4 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 39 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "rom\[7\]\[1\] " "Warning: Latch rom\[7\]\[1\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA WE " "Warning: Ports D and ENA on the latch are fed by the same signal WE" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 4 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 39 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "rom\[10\]\[2\] " "Warning: Latch rom\[10\]\[2\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA WE " "Warning: Ports D and ENA on the latch are fed by the same signal WE" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 4 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 39 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "rom\[2\]\[2\] " "Warning: Latch rom\[2\]\[2\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA WE " "Warning: Ports D and ENA on the latch are fed by the same signal WE" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 4 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 39 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "rom\[12\]\[2\] " "Warning: Latch rom\[12\]\[2\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA WE " "Warning: Ports D and ENA on the latch are fed by the same signal WE" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 4 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 39 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "rom\[4\]\[2\] " "Warning: Latch rom\[4\]\[2\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA WE " "Warning: Ports D and ENA on the latch are fed by the same signal WE" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 4 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 39 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "rom\[8\]\[2\] " "Warning: Latch rom\[8\]\[2\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA WE " "Warning: Ports D and ENA on the latch are fed by the same signal WE" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 4 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 39 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "rom\[0\]\[2\] " "Warning: Latch rom\[0\]\[2\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA WE " "Warning: Ports D and ENA on the latch are fed by the same signal WE" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 4 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 39 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "rom\[14\]\[2\] " "Warning: Latch rom\[14\]\[2\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA WE " "Warning: Ports D and ENA on the latch are fed by the same signal WE" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 4 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 39 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "rom\[6\]\[2\] " "Warning: Latch rom\[6\]\[2\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA WE " "Warning: Ports D and ENA on the latch are fed by the same signal WE" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 4 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 39 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "rom\[13\]\[2\] " "Warning: Latch rom\[13\]\[2\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA WE " "Warning: Ports D and ENA on the latch are fed by the same signal WE" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 4 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 39 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "rom\[5\]\[2\] " "Warning: Latch rom\[5\]\[2\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA WE " "Warning: Ports D and ENA on the latch are fed by the same signal WE" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 4 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 39 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "rom\[11\]\[2\] " "Warning: Latch rom\[11\]\[2\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA WE " "Warning: Ports D and ENA on the latch are fed by the same signal WE" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 4 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 39 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "rom\[3\]\[2\] " "Warning: Latch rom\[3\]\[2\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA WE " "Warning: Ports D and ENA on the latch are fed by the same signal WE" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 4 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 39 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "rom\[9\]\[2\] " "Warning: Latch rom\[9\]\[2\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA WE " "Warning: Ports D and ENA on the latch are fed by the same signal WE" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 4 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 39 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "rom\[1\]\[2\] " "Warning: Latch rom\[1\]\[2\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA WE " "Warning: Ports D and ENA on the latch are fed by the same signal WE" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 4 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 39 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "rom\[15\]\[2\] " "Warning: Latch rom\[15\]\[2\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA WE " "Warning: Ports D and ENA on the latch are fed by the same signal WE" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 4 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 39 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "rom\[7\]\[2\] " "Warning: Latch rom\[7\]\[2\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA WE " "Warning: Ports D and ENA on the latch are fed by the same signal WE" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 4 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 39 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "rom\[10\]\[3\] " "Warning: Latch rom\[10\]\[3\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA WE " "Warning: Ports D and ENA on the latch are fed by the same signal WE" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 4 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 39 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "rom\[2\]\[3\] " "Warning: Latch rom\[2\]\[3\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA WE " "Warning: Ports D and ENA on the latch are fed by the same signal WE" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 4 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 39 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "rom\[12\]\[3\] " "Warning: Latch rom\[12\]\[3\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA WE " "Warning: Ports D and ENA on the latch are fed by the same signal WE" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 4 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 39 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "rom\[4\]\[3\] " "Warning: Latch rom\[4\]\[3\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA WE " "Warning: Ports D and ENA on the latch are fed by the same signal WE" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 4 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 39 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "rom\[8\]\[3\] " "Warning: Latch rom\[8\]\[3\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA WE " "Warning: Ports D and ENA on the latch are fed by the same signal WE" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 4 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 39 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "rom\[0\]\[3\] " "Warning: Latch rom\[0\]\[3\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA WE " "Warning: Ports D and ENA on the latch are fed by the same signal WE" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 4 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 39 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "rom\[14\]\[3\] " "Warning: Latch rom\[14\]\[3\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA WE " "Warning: Ports D and ENA on the latch are fed by the same signal WE" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 4 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 39 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "rom\[6\]\[3\] " "Warning: Latch rom\[6\]\[3\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA WE " "Warning: Ports D and ENA on the latch are fed by the same signal WE" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 4 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 39 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "rom\[13\]\[3\] " "Warning: Latch rom\[13\]\[3\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA WE " "Warning: Ports D and ENA on the latch are fed by the same signal WE" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 4 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 39 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "rom\[5\]\[3\] " "Warning: Latch rom\[5\]\[3\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA WE " "Warning: Ports D and ENA on the latch are fed by the same signal WE" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 4 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 39 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "rom\[11\]\[3\] " "Warning: Latch rom\[11\]\[3\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA WE " "Warning: Ports D and ENA on the latch are fed by the same signal WE" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 4 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 39 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "rom\[3\]\[3\] " "Warning: Latch rom\[3\]\[3\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA WE " "Warning: Ports D and ENA on the latch are fed by the same signal WE" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 4 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 39 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "rom\[9\]\[3\] " "Warning: Latch rom\[9\]\[3\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA WE " "Warning: Ports D and ENA on the latch are fed by the same signal WE" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 4 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 39 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "rom\[1\]\[3\] " "Warning: Latch rom\[1\]\[3\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA WE " "Warning: Ports D and ENA on the latch are fed by the same signal WE" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 4 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 39 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "rom\[15\]\[3\] " "Warning: Latch rom\[15\]\[3\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA WE " "Warning: Ports D and ENA on the latch are fed by the same signal WE" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 4 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 39 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "rom\[7\]\[3\] " "Warning: Latch rom\[7\]\[3\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA WE " "Warning: Ports D and ENA on the latch are fed by the same signal WE" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 4 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 39 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "rom\[10\]\[4\] " "Warning: Latch rom\[10\]\[4\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA WE " "Warning: Ports D and ENA on the latch are fed by the same signal WE" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 4 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 39 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "rom\[2\]\[4\] " "Warning: Latch rom\[2\]\[4\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA WE " "Warning: Ports D and ENA on the latch are fed by the same signal WE" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 4 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 39 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "rom\[12\]\[4\] " "Warning: Latch rom\[12\]\[4\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA WE " "Warning: Ports D and ENA on the latch are fed by the same signal WE" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 4 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 39 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "rom\[4\]\[4\] " "Warning: Latch rom\[4\]\[4\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA WE " "Warning: Ports D and ENA on the latch are fed by the same signal WE" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 4 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 39 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "rom\[8\]\[4\] " "Warning: Latch rom\[8\]\[4\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA WE " "Warning: Ports D and ENA on the latch are fed by the same signal WE" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 4 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 39 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "rom\[0\]\[4\] " "Warning: Latch rom\[0\]\[4\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA WE " "Warning: Ports D and ENA on the latch are fed by the same signal WE" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 4 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 39 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "rom\[14\]\[4\] " "Warning: Latch rom\[14\]\[4\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA WE " "Warning: Ports D and ENA on the latch are fed by the same signal WE" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 4 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 39 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "rom\[6\]\[4\] " "Warning: Latch rom\[6\]\[4\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA WE " "Warning: Ports D and ENA on the latch are fed by the same signal WE" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 4 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 39 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "rom\[13\]\[4\] " "Warning: Latch rom\[13\]\[4\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA WE " "Warning: Ports D and ENA on the latch are fed by the same signal WE" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 4 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 39 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "rom\[5\]\[4\] " "Warning: Latch rom\[5\]\[4\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA WE " "Warning: Ports D and ENA on the latch are fed by the same signal WE" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 4 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 39 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "rom\[11\]\[4\] " "Warning: Latch rom\[11\]\[4\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA WE " "Warning: Ports D and ENA on the latch are fed by the same signal WE" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 4 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 39 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "rom\[3\]\[4\] " "Warning: Latch rom\[3\]\[4\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA WE " "Warning: Ports D and ENA on the latch are fed by the same signal WE" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 4 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 39 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "rom\[9\]\[4\] " "Warning: Latch rom\[9\]\[4\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA WE " "Warning: Ports D and ENA on the latch are fed by the same signal WE" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 4 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 39 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "rom\[1\]\[4\] " "Warning: Latch rom\[1\]\[4\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA WE " "Warning: Ports D and ENA on the latch are fed by the same signal WE" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 4 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 39 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "rom\[15\]\[4\] " "Warning: Latch rom\[15\]\[4\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA WE " "Warning: Ports D and ENA on the latch are fed by the same signal WE" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 4 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 39 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "rom\[7\]\[4\] " "Warning: Latch rom\[7\]\[4\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA WE " "Warning: Ports D and ENA on the latch are fed by the same signal WE" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 4 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 39 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "rom\[10\]\[5\] " "Warning: Latch rom\[10\]\[5\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA WE " "Warning: Ports D and ENA on the latch are fed by the same signal WE" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 4 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 39 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "rom\[2\]\[5\] " "Warning: Latch rom\[2\]\[5\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA WE " "Warning: Ports D and ENA on the latch are fed by the same signal WE" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 4 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 39 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "rom\[12\]\[5\] " "Warning: Latch rom\[12\]\[5\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA WE " "Warning: Ports D and ENA on the latch are fed by the same signal WE" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 4 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 39 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "rom\[4\]\[5\] " "Warning: Latch rom\[4\]\[5\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA WE " "Warning: Ports D and ENA on the latch are fed by the same signal WE" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 4 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 39 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "rom\[8\]\[5\] " "Warning: Latch rom\[8\]\[5\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA WE " "Warning: Ports D and ENA on the latch are fed by the same signal WE" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 4 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 39 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "rom\[0\]\[5\] " "Warning: Latch rom\[0\]\[5\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA WE " "Warning: Ports D and ENA on the latch are fed by the same signal WE" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 4 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 39 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "rom\[14\]\[5\] " "Warning: Latch rom\[14\]\[5\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA WE " "Warning: Ports D and ENA on the latch are fed by the same signal WE" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 4 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 39 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "rom\[6\]\[5\] " "Warning: Latch rom\[6\]\[5\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA WE " "Warning: Ports D and ENA on the latch are fed by the same signal WE" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 4 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 39 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "rom\[13\]\[5\] " "Warning: Latch rom\[13\]\[5\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA WE " "Warning: Ports D and ENA on the latch are fed by the same signal WE" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 4 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 39 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "rom\[5\]\[5\] " "Warning: Latch rom\[5\]\[5\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA WE " "Warning: Ports D and ENA on the latch are fed by the same signal WE" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 4 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 39 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "rom\[11\]\[5\] " "Warning: Latch rom\[11\]\[5\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA WE " "Warning: Ports D and ENA on the latch are fed by the same signal WE" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 4 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 39 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "rom\[3\]\[5\] " "Warning: Latch rom\[3\]\[5\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA WE " "Warning: Ports D and ENA on the latch are fed by the same signal WE" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 4 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 39 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "rom\[9\]\[5\] " "Warning: Latch rom\[9\]\[5\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA WE " "Warning: Ports D and ENA on the latch are fed by the same signal WE" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 4 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 39 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "rom\[1\]\[5\] " "Warning: Latch rom\[1\]\[5\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA WE " "Warning: Ports D and ENA on the latch are fed by the same signal WE" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 4 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 39 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "rom\[15\]\[5\] " "Warning: Latch rom\[15\]\[5\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA WE " "Warning: Ports D and ENA on the latch are fed by the same signal WE" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 4 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 39 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "rom\[7\]\[5\] " "Warning: Latch rom\[7\]\[5\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA WE " "Warning: Ports D and ENA on the latch are fed by the same signal WE" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 4 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 39 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "rom\[10\]\[6\] " "Warning: Latch rom\[10\]\[6\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA WE " "Warning: Ports D and ENA on the latch are fed by the same signal WE" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 4 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 39 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "rom\[2\]\[6\] " "Warning: Latch rom\[2\]\[6\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA WE " "Warning: Ports D and ENA on the latch are fed by the same signal WE" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 4 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 39 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "rom\[12\]\[6\] " "Warning: Latch rom\[12\]\[6\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA WE " "Warning: Ports D and ENA on the latch are fed by the same signal WE" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 4 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 39 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "rom\[4\]\[6\] " "Warning: Latch rom\[4\]\[6\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA WE " "Warning: Ports D and ENA on the latch are fed by the same signal WE" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 4 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 39 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "rom\[8\]\[6\] " "Warning: Latch rom\[8\]\[6\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA WE " "Warning: Ports D and ENA on the latch are fed by the same signal WE" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 4 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 39 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "rom\[0\]\[6\] " "Warning: Latch rom\[0\]\[6\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA WE " "Warning: Ports D and ENA on the latch are fed by the same signal WE" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 4 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 39 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "rom\[14\]\[6\] " "Warning: Latch rom\[14\]\[6\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA WE " "Warning: Ports D and ENA on the latch are fed by the same signal WE" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 4 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 39 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "rom\[6\]\[6\] " "Warning: Latch rom\[6\]\[6\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA WE " "Warning: Ports D and ENA on the latch are fed by the same signal WE" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 4 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 39 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "rom\[13\]\[6\] " "Warning: Latch rom\[13\]\[6\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA WE " "Warning: Ports D and ENA on the latch are fed by the same signal WE" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 4 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 39 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "rom\[5\]\[6\] " "Warning: Latch rom\[5\]\[6\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA WE " "Warning: Ports D and ENA on the latch are fed by the same signal WE" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 4 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 39 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "rom\[11\]\[6\] " "Warning: Latch rom\[11\]\[6\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA WE " "Warning: Ports D and ENA on the latch are fed by the same signal WE" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 4 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 39 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "rom\[3\]\[6\] " "Warning: Latch rom\[3\]\[6\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA WE " "Warning: Ports D and ENA on the latch are fed by the same signal WE" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 4 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 39 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "rom\[9\]\[6\] " "Warning: Latch rom\[9\]\[6\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA WE " "Warning: Ports D and ENA on the latch are fed by the same signal WE" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 4 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 39 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "rom\[1\]\[6\] " "Warning: Latch rom\[1\]\[6\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA WE " "Warning: Ports D and ENA on the latch are fed by the same signal WE" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 4 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 39 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "rom\[15\]\[6\] " "Warning: Latch rom\[15\]\[6\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA WE " "Warning: Ports D and ENA on the latch are fed by the same signal WE" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 4 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 39 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "rom\[7\]\[6\] " "Warning: Latch rom\[7\]\[6\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA WE " "Warning: Ports D and ENA on the latch are fed by the same signal WE" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 4 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 39 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "rom\[10\]\[7\] " "Warning: Latch rom\[10\]\[7\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA WE " "Warning: Ports D and ENA on the latch are fed by the same signal WE" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 4 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 39 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "rom\[2\]\[7\] " "Warning: Latch rom\[2\]\[7\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA WE " "Warning: Ports D and ENA on the latch are fed by the same signal WE" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 4 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 39 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "rom\[12\]\[7\] " "Warning: Latch rom\[12\]\[7\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA WE " "Warning: Ports D and ENA on the latch are fed by the same signal WE" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 4 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 39 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "rom\[4\]\[7\] " "Warning: Latch rom\[4\]\[7\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA WE " "Warning: Ports D and ENA on the latch are fed by the same signal WE" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 4 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 39 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "rom\[8\]\[7\] " "Warning: Latch rom\[8\]\[7\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA WE " "Warning: Ports D and ENA on the latch are fed by the same signal WE" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 4 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 39 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "rom\[0\]\[7\] " "Warning: Latch rom\[0\]\[7\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA WE " "Warning: Ports D and ENA on the latch are fed by the same signal WE" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 4 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 39 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "rom\[14\]\[7\] " "Warning: Latch rom\[14\]\[7\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA WE " "Warning: Ports D and ENA on the latch are fed by the same signal WE" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 4 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 39 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "rom\[6\]\[7\] " "Warning: Latch rom\[6\]\[7\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA WE " "Warning: Ports D and ENA on the latch are fed by the same signal WE" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 4 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 39 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "rom\[13\]\[7\] " "Warning: Latch rom\[13\]\[7\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA WE " "Warning: Ports D and ENA on the latch are fed by the same signal WE" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 4 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 39 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "rom\[5\]\[7\] " "Warning: Latch rom\[5\]\[7\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA WE " "Warning: Ports D and ENA on the latch are fed by the same signal WE" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 4 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 39 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "rom\[11\]\[7\] " "Warning: Latch rom\[11\]\[7\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA WE " "Warning: Ports D and ENA on the latch are fed by the same signal WE" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 4 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 39 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "rom\[3\]\[7\] " "Warning: Latch rom\[3\]\[7\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA WE " "Warning: Ports D and ENA on the latch are fed by the same signal WE" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 4 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 39 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "rom\[9\]\[7\] " "Warning: Latch rom\[9\]\[7\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA WE " "Warning: Ports D and ENA on the latch are fed by the same signal WE" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 4 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 39 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "rom\[1\]\[7\] " "Warning: Latch rom\[1\]\[7\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA WE " "Warning: Ports D and ENA on the latch are fed by the same signal WE" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 4 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 39 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "rom\[15\]\[7\] " "Warning: Latch rom\[15\]\[7\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA WE " "Warning: Ports D and ENA on the latch are fed by the same signal WE" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 4 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 39 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "rom\[7\]\[7\] " "Warning: Latch rom\[7\]\[7\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA WE " "Warning: Ports D and ENA on the latch are fed by the same signal WE" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 4 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 39 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.map.smsg " "Info: Generated suppressed messages file C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.map.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Warning: Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clock " "Warning (15610): No output dependent on input pin \"clock\"" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 3 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "698 " "Info: Implemented 698 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "16 " "Info: Implemented 16 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "8 " "Info: Implemented 8 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "674 " "Info: Implemented 674 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 273 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 273 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "196 " "Info: Peak virtual memory: 196 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 08 15:59:25 2015 " "Info: Processing ended: Tue Dec 08 15:59:25 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Info: Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Info: Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Web Edition " "Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 08 15:59:37 2015 " "Info: Processing started: Tue Dec 08 15:59:37 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off ROM -c ROM " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off ROM -c ROM" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "ROM EP2C20F484C7 " "Info: Selected device EP2C20F484C7 for design \"ROM\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Warning: Feature LogicLock is only available with a valid subscription license. Please purchase a software subscription to gain full access to this feature." {  } {  } 0 0 "Feature %1!s! is only available with a valid subscription license. Please purchase a software subscription to gain full access to this feature." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C15AF484C7 " "Info: Device EP2C15AF484C7 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C35F484C7 " "Info: Device EP2C35F484C7 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F484C7 " "Info: Device EP2C50F484C7 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Info: Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ C4 " "Info: Pin ~ASDO~ is reserved at location C4" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Student/Desktop/Enhanced Processor/ROM/" 0 { } { { 0 { 0 ""} 0 749 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ C3 " "Info: Pin ~nCSO~ is reserved at location C3" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Student/Desktop/Enhanced Processor/ROM/" 0 { } { { 0 { 0 ""} 0 750 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS91p/nCEO~ W20 " "Info: Pin ~LVDS91p/nCEO~ is reserved at location W20" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { ~LVDS91p/nCEO~ } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~LVDS91p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Student/Desktop/Enhanced Processor/ROM/" 0 { } { { 0 { 0 ""} 0 751 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "24 24 " "Critical Warning: No exact pin location assignment(s) for 24 pins of 24 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clock " "Info: Pin clock not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { clock } } } { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 3 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Student/Desktop/Enhanced Processor/ROM/" 0 { } { { 0 { 0 ""} 0 333 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Q\[0\] " "Info: Pin Q\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { Q[0] } } } { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 13 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Q[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Student/Desktop/Enhanced Processor/ROM/" 0 { } { { 0 { 0 ""} 0 316 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Q\[1\] " "Info: Pin Q\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { Q[1] } } } { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 13 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Q[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Student/Desktop/Enhanced Processor/ROM/" 0 { } { { 0 { 0 ""} 0 317 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Q\[2\] " "Info: Pin Q\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { Q[2] } } } { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 13 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Q[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Student/Desktop/Enhanced Processor/ROM/" 0 { } { { 0 { 0 ""} 0 318 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Q\[3\] " "Info: Pin Q\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { Q[3] } } } { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 13 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Q[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Student/Desktop/Enhanced Processor/ROM/" 0 { } { { 0 { 0 ""} 0 319 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Q\[4\] " "Info: Pin Q\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { Q[4] } } } { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 13 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Q[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Student/Desktop/Enhanced Processor/ROM/" 0 { } { { 0 { 0 ""} 0 320 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Q\[5\] " "Info: Pin Q\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { Q[5] } } } { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 13 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Q[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Student/Desktop/Enhanced Processor/ROM/" 0 { } { { 0 { 0 ""} 0 321 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Q\[6\] " "Info: Pin Q\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { Q[6] } } } { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 13 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Q[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Student/Desktop/Enhanced Processor/ROM/" 0 { } { { 0 { 0 ""} 0 322 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Q\[7\] " "Info: Pin Q\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { Q[7] } } } { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 13 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Q[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Student/Desktop/Enhanced Processor/ROM/" 0 { } { { 0 { 0 ""} 0 323 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "initialize " "Info: Pin initialize not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { initialize } } } { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 6 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { initialize } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Student/Desktop/Enhanced Processor/ROM/" 0 { } { { 0 { 0 ""} 0 335 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Address\[3\] " "Info: Pin Address\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { Address[3] } } } { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 5 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Address[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Student/Desktop/Enhanced Processor/ROM/" 0 { } { { 0 { 0 ""} 0 306 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Address\[4\] " "Info: Pin Address\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { Address[4] } } } { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 5 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Address[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Student/Desktop/Enhanced Processor/ROM/" 0 { } { { 0 { 0 ""} 0 307 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Address\[2\] " "Info: Pin Address\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { Address[2] } } } { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 5 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Address[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Student/Desktop/Enhanced Processor/ROM/" 0 { } { { 0 { 0 ""} 0 305 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Address\[1\] " "Info: Pin Address\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { Address[1] } } } { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 5 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Address[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Student/Desktop/Enhanced Processor/ROM/" 0 { } { { 0 { 0 ""} 0 304 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Address\[0\] " "Info: Pin Address\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { Address[0] } } } { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 5 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Address[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Student/Desktop/Enhanced Processor/ROM/" 0 { } { { 0 { 0 ""} 0 303 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "WE " "Info: Pin WE not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { WE } } } { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 4 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { WE } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Student/Desktop/Enhanced Processor/ROM/" 0 { } { { 0 { 0 ""} 0 334 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "D\[0\] " "Info: Pin D\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { D[0] } } } { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 7 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { D[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Student/Desktop/Enhanced Processor/ROM/" 0 { } { { 0 { 0 ""} 0 308 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "D\[1\] " "Info: Pin D\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { D[1] } } } { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 7 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { D[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Student/Desktop/Enhanced Processor/ROM/" 0 { } { { 0 { 0 ""} 0 309 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "D\[2\] " "Info: Pin D\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { D[2] } } } { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 7 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { D[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Student/Desktop/Enhanced Processor/ROM/" 0 { } { { 0 { 0 ""} 0 310 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "D\[3\] " "Info: Pin D\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { D[3] } } } { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 7 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { D[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Student/Desktop/Enhanced Processor/ROM/" 0 { } { { 0 { 0 ""} 0 311 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "D\[4\] " "Info: Pin D\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { D[4] } } } { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 7 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { D[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Student/Desktop/Enhanced Processor/ROM/" 0 { } { { 0 { 0 ""} 0 312 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "D\[5\] " "Info: Pin D\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { D[5] } } } { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 7 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { D[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Student/Desktop/Enhanced Processor/ROM/" 0 { } { { 0 { 0 ""} 0 313 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "D\[6\] " "Info: Pin D\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { D[6] } } } { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 7 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { D[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Student/Desktop/Enhanced Processor/ROM/" 0 { } { { 0 { 0 ""} 0 314 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "D\[7\] " "Info: Pin D\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { D[7] } } } { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 7 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { D[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Student/Desktop/Enhanced Processor/ROM/" 0 { } { { 0 { 0 ""} 0 315 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1}  } {  } 1 0 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Timing-driven compilation is using the Classic Timing Analyzer" {  } {  } 0 0 "Timing-driven compilation is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Info" "ITAN_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "WE (placed in PIN M1 (CLK2, LVDSCLK1p, Input)) " "Info: Automatically promoted node WE (placed in PIN M1 (CLK2, LVDSCLK1p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "rom\[13\]\[0\]~0 " "Info: Destination node rom\[13\]\[0\]~0" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 39 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { rom[13][0]~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Student/Desktop/Enhanced Processor/ROM/" 0 { } { { 0 { 0 ""} 0 571 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "rom\[13\]\[0\]~1 " "Info: Destination node rom\[13\]\[0\]~1" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 39 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { rom[13][0]~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Student/Desktop/Enhanced Processor/ROM/" 0 { } { { 0 { 0 ""} 0 572 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "rom\[29\]\[0\]~2 " "Info: Destination node rom\[29\]\[0\]~2" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 39 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { rom[29][0]~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Student/Desktop/Enhanced Processor/ROM/" 0 { } { { 0 { 0 ""} 0 573 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "rom\[5\]\[0\]~3 " "Info: Destination node rom\[5\]\[0\]~3" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 39 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { rom[5][0]~3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Student/Desktop/Enhanced Processor/ROM/" 0 { } { { 0 { 0 ""} 0 575 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "rom\[5\]\[0\]~4 " "Info: Destination node rom\[5\]\[0\]~4" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 39 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { rom[5][0]~4 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Student/Desktop/Enhanced Processor/ROM/" 0 { } { { 0 { 0 ""} 0 576 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "rom\[21\]\[0\]~5 " "Info: Destination node rom\[21\]\[0\]~5" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 39 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { rom[21][0]~5 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Student/Desktop/Enhanced Processor/ROM/" 0 { } { { 0 { 0 ""} 0 577 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "rom\[11\]\[0\]~6 " "Info: Destination node rom\[11\]\[0\]~6" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 39 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { rom[11][0]~6 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Student/Desktop/Enhanced Processor/ROM/" 0 { } { { 0 { 0 ""} 0 579 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "rom\[11\]\[0\]~7 " "Info: Destination node rom\[11\]\[0\]~7" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 39 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { rom[11][0]~7 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Student/Desktop/Enhanced Processor/ROM/" 0 { } { { 0 { 0 ""} 0 580 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "rom\[27\]\[0\]~8 " "Info: Destination node rom\[27\]\[0\]~8" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 39 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { rom[27][0]~8 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Student/Desktop/Enhanced Processor/ROM/" 0 { } { { 0 { 0 ""} 0 581 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "rom\[3\]\[0\]~9 " "Info: Destination node rom\[3\]\[0\]~9" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 39 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { rom[3][0]~9 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Student/Desktop/Enhanced Processor/ROM/" 0 { } { { 0 { 0 ""} 0 583 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Info: Non-global destination nodes limited to 10 nodes" {  } {  } 0 0 "Non-global destination nodes limited to %1!d! nodes" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { WE } } } { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 4 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { WE } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Student/Desktop/Enhanced Processor/ROM/" 0 { } { { 0 { 0 ""} 0 334 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "rom\[0\]\[0\]~40  " "Info: Automatically promoted node rom\[0\]\[0\]~40 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 39 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { rom[0][0]~40 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Student/Desktop/Enhanced Processor/ROM/" 0 { } { { 0 { 0 ""} 0 624 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "rom\[10\]\[0\]~25  " "Info: Automatically promoted node rom\[10\]\[0\]~25 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 39 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { rom[10][0]~25 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Student/Desktop/Enhanced Processor/ROM/" 0 { } { { 0 { 0 ""} 0 604 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "rom\[11\]\[0\]~7  " "Info: Automatically promoted node rom\[11\]\[0\]~7 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 39 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { rom[11][0]~7 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Student/Desktop/Enhanced Processor/ROM/" 0 { } { { 0 { 0 ""} 0 580 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "rom\[12\]\[0\]~31  " "Info: Automatically promoted node rom\[12\]\[0\]~31 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 39 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { rom[12][0]~31 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Student/Desktop/Enhanced Processor/ROM/" 0 { } { { 0 { 0 ""} 0 612 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "rom\[13\]\[0\]~1  " "Info: Automatically promoted node rom\[13\]\[0\]~1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 39 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { rom[13][0]~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Student/Desktop/Enhanced Processor/ROM/" 0 { } { { 0 { 0 ""} 0 572 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "rom\[14\]\[0\]~43  " "Info: Automatically promoted node rom\[14\]\[0\]~43 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 39 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { rom[14][0]~43 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Student/Desktop/Enhanced Processor/ROM/" 0 { } { { 0 { 0 ""} 0 628 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "rom\[15\]\[0\]~19  " "Info: Automatically promoted node rom\[15\]\[0\]~19 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 39 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { rom[15][0]~19 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Student/Desktop/Enhanced Processor/ROM/" 0 { } { { 0 { 0 ""} 0 596 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "rom\[16\]\[0\]~41  " "Info: Automatically promoted node rom\[16\]\[0\]~41 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 39 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { rom[16][0]~41 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Student/Desktop/Enhanced Processor/ROM/" 0 { } { { 0 { 0 ""} 0 625 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "rom\[17\]\[0\]~17  " "Info: Automatically promoted node rom\[17\]\[0\]~17 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 39 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { rom[17][0]~17 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Student/Desktop/Enhanced Processor/ROM/" 0 { } { { 0 { 0 ""} 0 593 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "rom\[18\]\[0\]~29  " "Info: Automatically promoted node rom\[18\]\[0\]~29 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 39 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { rom[18][0]~29 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Student/Desktop/Enhanced Processor/ROM/" 0 { } { { 0 { 0 ""} 0 609 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "rom\[19\]\[0\]~11  " "Info: Automatically promoted node rom\[19\]\[0\]~11 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 39 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { rom[19][0]~11 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Student/Desktop/Enhanced Processor/ROM/" 0 { } { { 0 { 0 ""} 0 585 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "rom\[1\]\[0\]~16  " "Info: Automatically promoted node rom\[1\]\[0\]~16 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 39 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { rom[1][0]~16 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Student/Desktop/Enhanced Processor/ROM/" 0 { } { { 0 { 0 ""} 0 592 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "rom\[20\]\[0\]~35  " "Info: Automatically promoted node rom\[20\]\[0\]~35 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 39 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { rom[20][0]~35 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Student/Desktop/Enhanced Processor/ROM/" 0 { } { { 0 { 0 ""} 0 617 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "rom\[21\]\[0\]~5  " "Info: Automatically promoted node rom\[21\]\[0\]~5 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 39 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { rom[21][0]~5 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Student/Desktop/Enhanced Processor/ROM/" 0 { } { { 0 { 0 ""} 0 577 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "rom\[22\]\[0\]~47  " "Info: Automatically promoted node rom\[22\]\[0\]~47 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 39 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { rom[22][0]~47 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Student/Desktop/Enhanced Processor/ROM/" 0 { } { { 0 { 0 ""} 0 633 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 -1}  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Info: Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "23 unused 3.3V 15 8 0 " "Info: Number of I/O pins in group: 23 (unused VREF, 3.3V VCCIO, 15 input, 8 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "Info: I/O standards used: 3.3-V LVTTL." {  } {  } 0 0 "I/O standards used: %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "Info: I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Info: Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 1 40 " "Info: I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  40 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 2 31 " "Info: I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  31 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 43 " "Info: I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  43 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 40 " "Info: I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  40 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 39 " "Info: I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  39 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 35 " "Info: I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  35 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 40 " "Info: I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  40 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 43 " "Info: I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  43 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Info: Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Info: Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "5.255 ns register register " "Info: Estimated most critical path is register to register delay of 5.255 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns rom\[20\]\[2\] 1 REG LAB_X12_Y12 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X12_Y12; Fanout = 1; REG Node = 'rom\[20\]\[2\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { rom[20][2] } "NODE_NAME" } } { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 39 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.360 ns) + CELL(0.521 ns) 1.881 ns Mux5~18 2 COMB LAB_X18_Y14 1 " "Info: 2: + IC(1.360 ns) + CELL(0.521 ns) = 1.881 ns; Loc. = LAB_X18_Y14; Fanout = 1; COMB Node = 'Mux5~18'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.881 ns" { rom[20][2] Mux5~18 } "NODE_NAME" } } { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 39 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.498 ns) + CELL(0.178 ns) 2.557 ns Mux5~19 3 COMB LAB_X18_Y14 1 " "Info: 3: + IC(0.498 ns) + CELL(0.178 ns) = 2.557 ns; Loc. = LAB_X18_Y14; Fanout = 1; COMB Node = 'Mux5~19'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.676 ns" { Mux5~18 Mux5~19 } "NODE_NAME" } } { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 39 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.154 ns) + CELL(0.521 ns) 3.232 ns Mux5~23 4 COMB LAB_X18_Y14 1 " "Info: 4: + IC(0.154 ns) + CELL(0.521 ns) = 3.232 ns; Loc. = LAB_X18_Y14; Fanout = 1; COMB Node = 'Mux5~23'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.675 ns" { Mux5~19 Mux5~23 } "NODE_NAME" } } { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 39 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.354 ns) + CELL(0.319 ns) 3.905 ns Mux5~27 5 COMB LAB_X18_Y14 1 " "Info: 5: + IC(0.354 ns) + CELL(0.319 ns) = 3.905 ns; Loc. = LAB_X18_Y14; Fanout = 1; COMB Node = 'Mux5~27'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.673 ns" { Mux5~23 Mux5~27 } "NODE_NAME" } } { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 39 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.154 ns) + CELL(0.521 ns) 4.580 ns Mux5~28 6 COMB LAB_X18_Y14 1 " "Info: 6: + IC(0.154 ns) + CELL(0.521 ns) = 4.580 ns; Loc. = LAB_X18_Y14; Fanout = 1; COMB Node = 'Mux5~28'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.675 ns" { Mux5~27 Mux5~28 } "NODE_NAME" } } { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 39 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.154 ns) + CELL(0.521 ns) 5.255 ns Q\[2\]\$latch 7 REG LAB_X18_Y14 1 " "Info: 7: + IC(0.154 ns) + CELL(0.521 ns) = 5.255 ns; Loc. = LAB_X18_Y14; Fanout = 1; REG Node = 'Q\[2\]\$latch'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.675 ns" { Mux5~28 Q[2]$latch } "NODE_NAME" } } { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 13 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.581 ns ( 49.12 % ) " "Info: Total cell delay = 2.581 ns ( 49.12 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.674 ns ( 50.88 % ) " "Info: Total interconnect delay = 2.674 ns ( 50.88 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.255 ns" { rom[20][2] Mux5~18 Mux5~19 Mux5~23 Mux5~27 Mux5~28 Q[2]$latch } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "1 " "Info: Average interconnect usage is 1% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "4 X12_Y0 X24_Y13 " "Info: Peak interconnect usage is 4% of the available device resources in the region that extends from location X12_Y0 to location X24_Y13" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Info: Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "8 " "Warning: Found 8 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Q\[0\] 0 " "Info: Pin \"Q\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Q\[1\] 0 " "Info: Pin \"Q\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Q\[2\] 0 " "Info: Pin \"Q\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Q\[3\] 0 " "Info: Pin \"Q\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Q\[4\] 0 " "Info: Pin \"Q\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Q\[5\] 0 " "Info: Pin \"Q\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Q\[6\] 0 " "Info: Pin \"Q\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Q\[7\] 0 " "Info: Pin \"Q\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 0 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "236 " "Info: Peak virtual memory: 236 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 08 15:59:41 2015 " "Info: Processing ended: Tue Dec 08 15:59:41 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Info: Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Info: Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II " "Info: Running Quartus II Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Web Edition " "Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 08 15:59:54 2015 " "Info: Processing started: Tue Dec 08 15:59:54 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off ROM -c ROM " "Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off ROM -c ROM" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Info: Writing out detailed assembly data for power analysis" {  } {  } 0 0 "Writing out detailed assembly data for power analysis" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Info: Assembler is generating device programming files" {  } {  } 0 0 "Assembler is generating device programming files" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus II " "Info: Quartus II Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "212 " "Info: Peak virtual memory: 212 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 08 15:59:55 2015 " "Info: Processing ended: Tue Dec 08 15:59:55 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Web Edition " "Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 08 16:00:06 2015 " "Info: Processing started: Tue Dec 08 16:00:06 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off ROM -c ROM --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off ROM -c ROM --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "rom\[13\]\[0\] " "Warning: Node \"rom\[13\]\[0\]\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 39 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "rom\[5\]\[0\] " "Warning: Node \"rom\[5\]\[0\]\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 39 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "rom\[21\]\[0\] " "Warning: Node \"rom\[21\]\[0\]\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 39 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "rom\[29\]\[0\] " "Warning: Node \"rom\[29\]\[0\]\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 39 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "rom\[11\]\[0\] " "Warning: Node \"rom\[11\]\[0\]\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 39 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "rom\[3\]\[0\] " "Warning: Node \"rom\[3\]\[0\]\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 39 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "rom\[19\]\[0\] " "Warning: Node \"rom\[19\]\[0\]\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 39 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "rom\[27\]\[0\] " "Warning: Node \"rom\[27\]\[0\]\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 39 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "rom\[9\]\[0\] " "Warning: Node \"rom\[9\]\[0\]\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 39 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "rom\[17\]\[0\] " "Warning: Node \"rom\[17\]\[0\]\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 39 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "rom\[1\]\[0\] " "Warning: Node \"rom\[1\]\[0\]\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 39 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "rom\[25\]\[0\] " "Warning: Node \"rom\[25\]\[0\]\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 39 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "rom\[15\]\[0\] " "Warning: Node \"rom\[15\]\[0\]\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 39 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "rom\[7\]\[0\] " "Warning: Node \"rom\[7\]\[0\]\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 39 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "rom\[23\]\[0\] " "Warning: Node \"rom\[23\]\[0\]\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 39 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "rom\[31\]\[0\] " "Warning: Node \"rom\[31\]\[0\]\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 39 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "rom\[10\]\[0\] " "Warning: Node \"rom\[10\]\[0\]\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 39 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "rom\[2\]\[0\] " "Warning: Node \"rom\[2\]\[0\]\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 39 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "rom\[18\]\[0\] " "Warning: Node \"rom\[18\]\[0\]\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 39 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "rom\[26\]\[0\] " "Warning: Node \"rom\[26\]\[0\]\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 39 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "rom\[4\]\[0\] " "Warning: Node \"rom\[4\]\[0\]\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 39 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "rom\[20\]\[0\] " "Warning: Node \"rom\[20\]\[0\]\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 39 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "rom\[28\]\[0\] " "Warning: Node \"rom\[28\]\[0\]\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 39 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "rom\[12\]\[0\] " "Warning: Node \"rom\[12\]\[0\]\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 39 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "rom\[0\]\[0\] " "Warning: Node \"rom\[0\]\[0\]\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 39 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "rom\[16\]\[0\] " "Warning: Node \"rom\[16\]\[0\]\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 39 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "rom\[24\]\[0\] " "Warning: Node \"rom\[24\]\[0\]\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 39 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "rom\[8\]\[0\] " "Warning: Node \"rom\[8\]\[0\]\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 39 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "rom\[14\]\[0\] " "Warning: Node \"rom\[14\]\[0\]\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 39 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "rom\[6\]\[0\] " "Warning: Node \"rom\[6\]\[0\]\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 39 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "rom\[22\]\[0\] " "Warning: Node \"rom\[22\]\[0\]\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 39 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "rom\[30\]\[0\] " "Warning: Node \"rom\[30\]\[0\]\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 39 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "rom\[13\]\[1\] " "Warning: Node \"rom\[13\]\[1\]\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 39 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "rom\[5\]\[1\] " "Warning: Node \"rom\[5\]\[1\]\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 39 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "rom\[21\]\[1\] " "Warning: Node \"rom\[21\]\[1\]\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 39 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "rom\[29\]\[1\] " "Warning: Node \"rom\[29\]\[1\]\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 39 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "rom\[11\]\[1\] " "Warning: Node \"rom\[11\]\[1\]\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 39 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "rom\[3\]\[1\] " "Warning: Node \"rom\[3\]\[1\]\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 39 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "rom\[19\]\[1\] " "Warning: Node \"rom\[19\]\[1\]\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 39 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "rom\[27\]\[1\] " "Warning: Node \"rom\[27\]\[1\]\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 39 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "rom\[9\]\[1\] " "Warning: Node \"rom\[9\]\[1\]\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 39 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "rom\[17\]\[1\] " "Warning: Node \"rom\[17\]\[1\]\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 39 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "rom\[1\]\[1\] " "Warning: Node \"rom\[1\]\[1\]\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 39 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "rom\[25\]\[1\] " "Warning: Node \"rom\[25\]\[1\]\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 39 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "rom\[15\]\[1\] " "Warning: Node \"rom\[15\]\[1\]\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 39 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "rom\[7\]\[1\] " "Warning: Node \"rom\[7\]\[1\]\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 39 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "rom\[23\]\[1\] " "Warning: Node \"rom\[23\]\[1\]\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 39 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "rom\[31\]\[1\] " "Warning: Node \"rom\[31\]\[1\]\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 39 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "rom\[10\]\[1\] " "Warning: Node \"rom\[10\]\[1\]\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 39 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "rom\[2\]\[1\] " "Warning: Node \"rom\[2\]\[1\]\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 39 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "rom\[18\]\[1\] " "Warning: Node \"rom\[18\]\[1\]\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 39 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "rom\[26\]\[1\] " "Warning: Node \"rom\[26\]\[1\]\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 39 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "rom\[4\]\[1\] " "Warning: Node \"rom\[4\]\[1\]\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 39 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "rom\[20\]\[1\] " "Warning: Node \"rom\[20\]\[1\]\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 39 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "rom\[12\]\[1\] " "Warning: Node \"rom\[12\]\[1\]\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 39 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "rom\[28\]\[1\] " "Warning: Node \"rom\[28\]\[1\]\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 39 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "rom\[0\]\[1\] " "Warning: Node \"rom\[0\]\[1\]\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 39 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "rom\[16\]\[1\] " "Warning: Node \"rom\[16\]\[1\]\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 39 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "rom\[8\]\[1\] " "Warning: Node \"rom\[8\]\[1\]\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 39 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "rom\[24\]\[1\] " "Warning: Node \"rom\[24\]\[1\]\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 39 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "rom\[14\]\[1\] " "Warning: Node \"rom\[14\]\[1\]\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 39 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "rom\[6\]\[1\] " "Warning: Node \"rom\[6\]\[1\]\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 39 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "rom\[22\]\[1\] " "Warning: Node \"rom\[22\]\[1\]\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 39 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "rom\[30\]\[1\] " "Warning: Node \"rom\[30\]\[1\]\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 39 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "rom\[13\]\[2\] " "Warning: Node \"rom\[13\]\[2\]\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 39 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "rom\[5\]\[2\] " "Warning: Node \"rom\[5\]\[2\]\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 39 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "rom\[21\]\[2\] " "Warning: Node \"rom\[21\]\[2\]\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 39 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "rom\[29\]\[2\] " "Warning: Node \"rom\[29\]\[2\]\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 39 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "rom\[11\]\[2\] " "Warning: Node \"rom\[11\]\[2\]\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 39 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "rom\[3\]\[2\] " "Warning: Node \"rom\[3\]\[2\]\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 39 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "rom\[19\]\[2\] " "Warning: Node \"rom\[19\]\[2\]\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 39 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "rom\[27\]\[2\] " "Warning: Node \"rom\[27\]\[2\]\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 39 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "rom\[9\]\[2\] " "Warning: Node \"rom\[9\]\[2\]\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 39 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "rom\[17\]\[2\] " "Warning: Node \"rom\[17\]\[2\]\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 39 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "rom\[1\]\[2\] " "Warning: Node \"rom\[1\]\[2\]\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 39 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "rom\[25\]\[2\] " "Warning: Node \"rom\[25\]\[2\]\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 39 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "rom\[15\]\[2\] " "Warning: Node \"rom\[15\]\[2\]\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 39 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "rom\[23\]\[2\] " "Warning: Node \"rom\[23\]\[2\]\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 39 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "rom\[7\]\[2\] " "Warning: Node \"rom\[7\]\[2\]\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 39 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "rom\[31\]\[2\] " "Warning: Node \"rom\[31\]\[2\]\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 39 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "rom\[10\]\[2\] " "Warning: Node \"rom\[10\]\[2\]\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 39 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "rom\[2\]\[2\] " "Warning: Node \"rom\[2\]\[2\]\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 39 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "rom\[18\]\[2\] " "Warning: Node \"rom\[18\]\[2\]\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 39 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "rom\[26\]\[2\] " "Warning: Node \"rom\[26\]\[2\]\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 39 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "rom\[4\]\[2\] " "Warning: Node \"rom\[4\]\[2\]\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 39 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "rom\[20\]\[2\] " "Warning: Node \"rom\[20\]\[2\]\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 39 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "rom\[28\]\[2\] " "Warning: Node \"rom\[28\]\[2\]\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 39 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "rom\[12\]\[2\] " "Warning: Node \"rom\[12\]\[2\]\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 39 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "rom\[0\]\[2\] " "Warning: Node \"rom\[0\]\[2\]\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 39 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "rom\[16\]\[2\] " "Warning: Node \"rom\[16\]\[2\]\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 39 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "rom\[24\]\[2\] " "Warning: Node \"rom\[24\]\[2\]\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 39 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "rom\[8\]\[2\] " "Warning: Node \"rom\[8\]\[2\]\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 39 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "rom\[14\]\[2\] " "Warning: Node \"rom\[14\]\[2\]\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 39 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "rom\[6\]\[2\] " "Warning: Node \"rom\[6\]\[2\]\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 39 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "rom\[22\]\[2\] " "Warning: Node \"rom\[22\]\[2\]\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 39 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "rom\[30\]\[2\] " "Warning: Node \"rom\[30\]\[2\]\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 39 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "rom\[13\]\[3\] " "Warning: Node \"rom\[13\]\[3\]\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 39 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "rom\[5\]\[3\] " "Warning: Node \"rom\[5\]\[3\]\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 39 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "rom\[21\]\[3\] " "Warning: Node \"rom\[21\]\[3\]\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 39 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "rom\[29\]\[3\] " "Warning: Node \"rom\[29\]\[3\]\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 39 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "rom\[11\]\[3\] " "Warning: Node \"rom\[11\]\[3\]\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 39 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "rom\[3\]\[3\] " "Warning: Node \"rom\[3\]\[3\]\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 39 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "rom\[19\]\[3\] " "Warning: Node \"rom\[19\]\[3\]\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 39 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "rom\[27\]\[3\] " "Warning: Node \"rom\[27\]\[3\]\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 39 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "rom\[9\]\[3\] " "Warning: Node \"rom\[9\]\[3\]\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 39 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "rom\[1\]\[3\] " "Warning: Node \"rom\[1\]\[3\]\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 39 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "rom\[17\]\[3\] " "Warning: Node \"rom\[17\]\[3\]\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 39 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "rom\[25\]\[3\] " "Warning: Node \"rom\[25\]\[3\]\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 39 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "rom\[15\]\[3\] " "Warning: Node \"rom\[15\]\[3\]\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 39 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "rom\[7\]\[3\] " "Warning: Node \"rom\[7\]\[3\]\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 39 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "rom\[23\]\[3\] " "Warning: Node \"rom\[23\]\[3\]\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 39 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "rom\[31\]\[3\] " "Warning: Node \"rom\[31\]\[3\]\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 39 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "rom\[10\]\[3\] " "Warning: Node \"rom\[10\]\[3\]\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 39 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "rom\[2\]\[3\] " "Warning: Node \"rom\[2\]\[3\]\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 39 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "rom\[18\]\[3\] " "Warning: Node \"rom\[18\]\[3\]\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 39 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "rom\[26\]\[3\] " "Warning: Node \"rom\[26\]\[3\]\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 39 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "rom\[4\]\[3\] " "Warning: Node \"rom\[4\]\[3\]\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 39 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "rom\[20\]\[3\] " "Warning: Node \"rom\[20\]\[3\]\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 39 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "rom\[12\]\[3\] " "Warning: Node \"rom\[12\]\[3\]\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 39 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "rom\[28\]\[3\] " "Warning: Node \"rom\[28\]\[3\]\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 39 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "rom\[0\]\[3\] " "Warning: Node \"rom\[0\]\[3\]\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 39 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "rom\[16\]\[3\] " "Warning: Node \"rom\[16\]\[3\]\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 39 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "rom\[8\]\[3\] " "Warning: Node \"rom\[8\]\[3\]\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 39 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "rom\[24\]\[3\] " "Warning: Node \"rom\[24\]\[3\]\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 39 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "rom\[14\]\[3\] " "Warning: Node \"rom\[14\]\[3\]\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 39 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "rom\[6\]\[3\] " "Warning: Node \"rom\[6\]\[3\]\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 39 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "rom\[22\]\[3\] " "Warning: Node \"rom\[22\]\[3\]\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 39 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "rom\[30\]\[3\] " "Warning: Node \"rom\[30\]\[3\]\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 39 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "rom\[13\]\[4\] " "Warning: Node \"rom\[13\]\[4\]\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 39 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "rom\[5\]\[4\] " "Warning: Node \"rom\[5\]\[4\]\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 39 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "rom\[21\]\[4\] " "Warning: Node \"rom\[21\]\[4\]\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 39 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "rom\[29\]\[4\] " "Warning: Node \"rom\[29\]\[4\]\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 39 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "rom\[11\]\[4\] " "Warning: Node \"rom\[11\]\[4\]\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 39 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "rom\[3\]\[4\] " "Warning: Node \"rom\[3\]\[4\]\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 39 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "rom\[19\]\[4\] " "Warning: Node \"rom\[19\]\[4\]\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 39 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "rom\[27\]\[4\] " "Warning: Node \"rom\[27\]\[4\]\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 39 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "rom\[9\]\[4\] " "Warning: Node \"rom\[9\]\[4\]\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 39 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "rom\[17\]\[4\] " "Warning: Node \"rom\[17\]\[4\]\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 39 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "rom\[1\]\[4\] " "Warning: Node \"rom\[1\]\[4\]\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 39 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "rom\[25\]\[4\] " "Warning: Node \"rom\[25\]\[4\]\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 39 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "rom\[15\]\[4\] " "Warning: Node \"rom\[15\]\[4\]\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 39 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "rom\[23\]\[4\] " "Warning: Node \"rom\[23\]\[4\]\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 39 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "rom\[7\]\[4\] " "Warning: Node \"rom\[7\]\[4\]\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 39 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "rom\[31\]\[4\] " "Warning: Node \"rom\[31\]\[4\]\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 39 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "rom\[10\]\[4\] " "Warning: Node \"rom\[10\]\[4\]\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 39 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "rom\[2\]\[4\] " "Warning: Node \"rom\[2\]\[4\]\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 39 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "rom\[18\]\[4\] " "Warning: Node \"rom\[18\]\[4\]\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 39 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "rom\[26\]\[4\] " "Warning: Node \"rom\[26\]\[4\]\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 39 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "rom\[4\]\[4\] " "Warning: Node \"rom\[4\]\[4\]\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 39 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "rom\[20\]\[4\] " "Warning: Node \"rom\[20\]\[4\]\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 39 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "rom\[28\]\[4\] " "Warning: Node \"rom\[28\]\[4\]\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 39 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "rom\[12\]\[4\] " "Warning: Node \"rom\[12\]\[4\]\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 39 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "rom\[0\]\[4\] " "Warning: Node \"rom\[0\]\[4\]\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 39 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "rom\[16\]\[4\] " "Warning: Node \"rom\[16\]\[4\]\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 39 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "rom\[8\]\[4\] " "Warning: Node \"rom\[8\]\[4\]\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 39 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "rom\[24\]\[4\] " "Warning: Node \"rom\[24\]\[4\]\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 39 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "rom\[14\]\[4\] " "Warning: Node \"rom\[14\]\[4\]\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 39 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "rom\[6\]\[4\] " "Warning: Node \"rom\[6\]\[4\]\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 39 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "rom\[22\]\[4\] " "Warning: Node \"rom\[22\]\[4\]\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 39 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "rom\[30\]\[4\] " "Warning: Node \"rom\[30\]\[4\]\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 39 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "rom\[13\]\[5\] " "Warning: Node \"rom\[13\]\[5\]\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 39 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "rom\[5\]\[5\] " "Warning: Node \"rom\[5\]\[5\]\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 39 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "rom\[21\]\[5\] " "Warning: Node \"rom\[21\]\[5\]\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 39 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "rom\[29\]\[5\] " "Warning: Node \"rom\[29\]\[5\]\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 39 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "rom\[11\]\[5\] " "Warning: Node \"rom\[11\]\[5\]\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 39 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "rom\[3\]\[5\] " "Warning: Node \"rom\[3\]\[5\]\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 39 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "rom\[19\]\[5\] " "Warning: Node \"rom\[19\]\[5\]\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 39 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "rom\[27\]\[5\] " "Warning: Node \"rom\[27\]\[5\]\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 39 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "rom\[9\]\[5\] " "Warning: Node \"rom\[9\]\[5\]\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 39 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "rom\[17\]\[5\] " "Warning: Node \"rom\[17\]\[5\]\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 39 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "rom\[1\]\[5\] " "Warning: Node \"rom\[1\]\[5\]\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 39 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "rom\[25\]\[5\] " "Warning: Node \"rom\[25\]\[5\]\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 39 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "rom\[15\]\[5\] " "Warning: Node \"rom\[15\]\[5\]\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 39 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "rom\[23\]\[5\] " "Warning: Node \"rom\[23\]\[5\]\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 39 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "rom\[7\]\[5\] " "Warning: Node \"rom\[7\]\[5\]\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 39 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "rom\[31\]\[5\] " "Warning: Node \"rom\[31\]\[5\]\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 39 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "rom\[10\]\[5\] " "Warning: Node \"rom\[10\]\[5\]\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 39 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "rom\[2\]\[5\] " "Warning: Node \"rom\[2\]\[5\]\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 39 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "rom\[18\]\[5\] " "Warning: Node \"rom\[18\]\[5\]\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 39 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "rom\[26\]\[5\] " "Warning: Node \"rom\[26\]\[5\]\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 39 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "rom\[4\]\[5\] " "Warning: Node \"rom\[4\]\[5\]\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 39 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "rom\[20\]\[5\] " "Warning: Node \"rom\[20\]\[5\]\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 39 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "rom\[28\]\[5\] " "Warning: Node \"rom\[28\]\[5\]\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 39 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "rom\[12\]\[5\] " "Warning: Node \"rom\[12\]\[5\]\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 39 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "rom\[0\]\[5\] " "Warning: Node \"rom\[0\]\[5\]\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 39 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "rom\[16\]\[5\] " "Warning: Node \"rom\[16\]\[5\]\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 39 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "rom\[8\]\[5\] " "Warning: Node \"rom\[8\]\[5\]\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 39 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "rom\[24\]\[5\] " "Warning: Node \"rom\[24\]\[5\]\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 39 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "rom\[14\]\[5\] " "Warning: Node \"rom\[14\]\[5\]\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 39 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "rom\[6\]\[5\] " "Warning: Node \"rom\[6\]\[5\]\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 39 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "rom\[22\]\[5\] " "Warning: Node \"rom\[22\]\[5\]\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 39 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "rom\[30\]\[5\] " "Warning: Node \"rom\[30\]\[5\]\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 39 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "rom\[13\]\[6\] " "Warning: Node \"rom\[13\]\[6\]\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 39 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "rom\[5\]\[6\] " "Warning: Node \"rom\[5\]\[6\]\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 39 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "rom\[21\]\[6\] " "Warning: Node \"rom\[21\]\[6\]\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 39 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "rom\[29\]\[6\] " "Warning: Node \"rom\[29\]\[6\]\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 39 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "rom\[11\]\[6\] " "Warning: Node \"rom\[11\]\[6\]\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 39 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "rom\[3\]\[6\] " "Warning: Node \"rom\[3\]\[6\]\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 39 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "rom\[19\]\[6\] " "Warning: Node \"rom\[19\]\[6\]\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 39 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "rom\[27\]\[6\] " "Warning: Node \"rom\[27\]\[6\]\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 39 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "rom\[9\]\[6\] " "Warning: Node \"rom\[9\]\[6\]\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 39 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "rom\[17\]\[6\] " "Warning: Node \"rom\[17\]\[6\]\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 39 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "rom\[1\]\[6\] " "Warning: Node \"rom\[1\]\[6\]\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 39 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "rom\[25\]\[6\] " "Warning: Node \"rom\[25\]\[6\]\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 39 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "rom\[15\]\[6\] " "Warning: Node \"rom\[15\]\[6\]\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 39 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "rom\[7\]\[6\] " "Warning: Node \"rom\[7\]\[6\]\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 39 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "rom\[23\]\[6\] " "Warning: Node \"rom\[23\]\[6\]\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 39 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "rom\[31\]\[6\] " "Warning: Node \"rom\[31\]\[6\]\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 39 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "rom\[10\]\[6\] " "Warning: Node \"rom\[10\]\[6\]\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 39 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "rom\[2\]\[6\] " "Warning: Node \"rom\[2\]\[6\]\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 39 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "rom\[18\]\[6\] " "Warning: Node \"rom\[18\]\[6\]\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 39 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "rom\[26\]\[6\] " "Warning: Node \"rom\[26\]\[6\]\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 39 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "rom\[4\]\[6\] " "Warning: Node \"rom\[4\]\[6\]\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 39 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "rom\[20\]\[6\] " "Warning: Node \"rom\[20\]\[6\]\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 39 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "rom\[28\]\[6\] " "Warning: Node \"rom\[28\]\[6\]\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 39 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "rom\[12\]\[6\] " "Warning: Node \"rom\[12\]\[6\]\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 39 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "rom\[0\]\[6\] " "Warning: Node \"rom\[0\]\[6\]\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 39 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "rom\[16\]\[6\] " "Warning: Node \"rom\[16\]\[6\]\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 39 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "rom\[24\]\[6\] " "Warning: Node \"rom\[24\]\[6\]\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 39 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "rom\[8\]\[6\] " "Warning: Node \"rom\[8\]\[6\]\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 39 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "rom\[14\]\[6\] " "Warning: Node \"rom\[14\]\[6\]\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 39 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "rom\[6\]\[6\] " "Warning: Node \"rom\[6\]\[6\]\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 39 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "rom\[22\]\[6\] " "Warning: Node \"rom\[22\]\[6\]\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 39 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "rom\[30\]\[6\] " "Warning: Node \"rom\[30\]\[6\]\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 39 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "rom\[13\]\[7\] " "Warning: Node \"rom\[13\]\[7\]\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 39 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "rom\[5\]\[7\] " "Warning: Node \"rom\[5\]\[7\]\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 39 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "rom\[21\]\[7\] " "Warning: Node \"rom\[21\]\[7\]\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 39 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "rom\[29\]\[7\] " "Warning: Node \"rom\[29\]\[7\]\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 39 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "rom\[11\]\[7\] " "Warning: Node \"rom\[11\]\[7\]\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 39 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "rom\[3\]\[7\] " "Warning: Node \"rom\[3\]\[7\]\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 39 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "rom\[19\]\[7\] " "Warning: Node \"rom\[19\]\[7\]\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 39 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "rom\[27\]\[7\] " "Warning: Node \"rom\[27\]\[7\]\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 39 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "rom\[9\]\[7\] " "Warning: Node \"rom\[9\]\[7\]\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 39 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "rom\[17\]\[7\] " "Warning: Node \"rom\[17\]\[7\]\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 39 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "rom\[1\]\[7\] " "Warning: Node \"rom\[1\]\[7\]\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 39 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "rom\[25\]\[7\] " "Warning: Node \"rom\[25\]\[7\]\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 39 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "rom\[15\]\[7\] " "Warning: Node \"rom\[15\]\[7\]\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 39 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "rom\[7\]\[7\] " "Warning: Node \"rom\[7\]\[7\]\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 39 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "rom\[23\]\[7\] " "Warning: Node \"rom\[23\]\[7\]\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 39 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "rom\[31\]\[7\] " "Warning: Node \"rom\[31\]\[7\]\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 39 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "rom\[10\]\[7\] " "Warning: Node \"rom\[10\]\[7\]\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 39 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "rom\[2\]\[7\] " "Warning: Node \"rom\[2\]\[7\]\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 39 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "rom\[18\]\[7\] " "Warning: Node \"rom\[18\]\[7\]\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 39 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "rom\[26\]\[7\] " "Warning: Node \"rom\[26\]\[7\]\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 39 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "rom\[4\]\[7\] " "Warning: Node \"rom\[4\]\[7\]\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 39 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "rom\[20\]\[7\] " "Warning: Node \"rom\[20\]\[7\]\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 39 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "rom\[28\]\[7\] " "Warning: Node \"rom\[28\]\[7\]\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 39 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "rom\[12\]\[7\] " "Warning: Node \"rom\[12\]\[7\]\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 39 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "rom\[0\]\[7\] " "Warning: Node \"rom\[0\]\[7\]\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 39 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "rom\[16\]\[7\] " "Warning: Node \"rom\[16\]\[7\]\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 39 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "rom\[8\]\[7\] " "Warning: Node \"rom\[8\]\[7\]\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 39 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "rom\[24\]\[7\] " "Warning: Node \"rom\[24\]\[7\]\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 39 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "rom\[14\]\[7\] " "Warning: Node \"rom\[14\]\[7\]\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 39 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "rom\[22\]\[7\] " "Warning: Node \"rom\[22\]\[7\]\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 39 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "rom\[6\]\[7\] " "Warning: Node \"rom\[6\]\[7\]\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 39 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "rom\[30\]\[7\] " "Warning: Node \"rom\[30\]\[7\]\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 39 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Q\[0\]\$latch " "Warning: Node \"Q\[0\]\$latch\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 13 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Q\[1\]\$latch " "Warning: Node \"Q\[1\]\$latch\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 13 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Q\[2\]\$latch " "Warning: Node \"Q\[2\]\$latch\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 13 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Q\[3\]\$latch " "Warning: Node \"Q\[3\]\$latch\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 13 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Q\[4\]\$latch " "Warning: Node \"Q\[4\]\$latch\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 13 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Q\[5\]\$latch " "Warning: Node \"Q\[5\]\$latch\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 13 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Q\[6\]\$latch " "Warning: Node \"Q\[6\]\$latch\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 13 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Q\[7\]\$latch " "Warning: Node \"Q\[7\]\$latch\" is a latch" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 13 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "initialize " "Info: Assuming node \"initialize\" is a latch enable. Will not compute fmax for this pin." {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 6 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "Address\[4\] " "Info: Assuming node \"Address\[4\]\" is a latch enable. Will not compute fmax for this pin." {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 5 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "WE " "Info: Assuming node \"WE\" is a latch enable. Will not compute fmax for this pin." {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 4 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "Address\[2\] " "Info: Assuming node \"Address\[2\]\" is a latch enable. Will not compute fmax for this pin." {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 5 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "Address\[3\] " "Info: Assuming node \"Address\[3\]\" is a latch enable. Will not compute fmax for this pin." {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 5 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "Address\[1\] " "Info: Assuming node \"Address\[1\]\" is a latch enable. Will not compute fmax for this pin." {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 5 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "Address\[0\] " "Info: Assuming node \"Address\[0\]\" is a latch enable. Will not compute fmax for this pin." {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 5 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable. Will not compute fmax for this pin." 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "48 " "Warning: Found 48 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_GATED_CLK" "rom\[30\]\[0\]~44 " "Info: Detected gated clock \"rom\[30\]\[0\]~44\" as buffer" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 39 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "rom\[30\]\[0\]~44" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "rom\[22\]\[0\]~47 " "Info: Detected gated clock \"rom\[22\]\[0\]~47\" as buffer" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 39 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "rom\[22\]\[0\]~47" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Decoder0~15 " "Info: Detected gated clock \"Decoder0~15\" as buffer" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 37 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "Decoder0~15" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "rom\[6\]\[0\]~46 " "Info: Detected gated clock \"rom\[6\]\[0\]~46\" as buffer" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 39 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "rom\[6\]\[0\]~46" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "rom\[14\]\[0\]~43 " "Info: Detected gated clock \"rom\[14\]\[0\]~43\" as buffer" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 39 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "rom\[14\]\[0\]~43" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Decoder0~14 " "Info: Detected gated clock \"Decoder0~14\" as buffer" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 37 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "Decoder0~14" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Decoder0~12 " "Info: Detected gated clock \"Decoder0~12\" as buffer" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 37 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "Decoder0~12" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "rom\[8\]\[0\]~37 " "Info: Detected gated clock \"rom\[8\]\[0\]~37\" as buffer" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 39 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "rom\[8\]\[0\]~37" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "rom\[24\]\[0\]~38 " "Info: Detected gated clock \"rom\[24\]\[0\]~38\" as buffer" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 39 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "rom\[24\]\[0\]~38" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "rom\[16\]\[0\]~41 " "Info: Detected gated clock \"rom\[16\]\[0\]~41\" as buffer" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 39 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "rom\[16\]\[0\]~41" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "rom\[0\]\[0\]~40 " "Info: Detected gated clock \"rom\[0\]\[0\]~40\" as buffer" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 39 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "rom\[0\]\[0\]~40" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Decoder0~13 " "Info: Detected gated clock \"Decoder0~13\" as buffer" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 37 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "Decoder0~13" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "rom\[12\]\[0\]~31 " "Info: Detected gated clock \"rom\[12\]\[0\]~31\" as buffer" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 39 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "rom\[12\]\[0\]~31" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Decoder0~10 " "Info: Detected gated clock \"Decoder0~10\" as buffer" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 37 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "Decoder0~10" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "rom\[28\]\[0\]~32 " "Info: Detected gated clock \"rom\[28\]\[0\]~32\" as buffer" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 39 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "rom\[28\]\[0\]~32" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "rom\[20\]\[0\]~35 " "Info: Detected gated clock \"rom\[20\]\[0\]~35\" as buffer" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 39 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "rom\[20\]\[0\]~35" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Decoder0~11 " "Info: Detected gated clock \"Decoder0~11\" as buffer" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 37 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "Decoder0~11" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "rom\[4\]\[0\]~34 " "Info: Detected gated clock \"rom\[4\]\[0\]~34\" as buffer" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 39 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "rom\[4\]\[0\]~34" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "rom\[26\]\[0\]~26 " "Info: Detected gated clock \"rom\[26\]\[0\]~26\" as buffer" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 39 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "rom\[26\]\[0\]~26" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "rom\[18\]\[0\]~29 " "Info: Detected gated clock \"rom\[18\]\[0\]~29\" as buffer" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 39 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "rom\[18\]\[0\]~29" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Decoder0~9 " "Info: Detected gated clock \"Decoder0~9\" as buffer" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 37 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "Decoder0~9" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "rom\[2\]\[0\]~28 " "Info: Detected gated clock \"rom\[2\]\[0\]~28\" as buffer" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 39 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "rom\[2\]\[0\]~28" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "rom\[10\]\[0\]~25 " "Info: Detected gated clock \"rom\[10\]\[0\]~25\" as buffer" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 39 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "rom\[10\]\[0\]~25" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Decoder0~8 " "Info: Detected gated clock \"Decoder0~8\" as buffer" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 37 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "Decoder0~8" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "rom\[31\]\[0\]~20 " "Info: Detected gated clock \"rom\[31\]\[0\]~20\" as buffer" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 39 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "rom\[31\]\[0\]~20" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Decoder0~7 " "Info: Detected gated clock \"Decoder0~7\" as buffer" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 37 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "Decoder0~7" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "rom\[23\]\[0\]~23 " "Info: Detected gated clock \"rom\[23\]\[0\]~23\" as buffer" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 39 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "rom\[23\]\[0\]~23" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "rom\[7\]\[0\]~22 " "Info: Detected gated clock \"rom\[7\]\[0\]~22\" as buffer" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 39 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "rom\[7\]\[0\]~22" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "rom\[15\]\[0\]~19 " "Info: Detected gated clock \"rom\[15\]\[0\]~19\" as buffer" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 39 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "rom\[15\]\[0\]~19" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Decoder0~6 " "Info: Detected gated clock \"Decoder0~6\" as buffer" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 37 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "Decoder0~6" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "rom\[25\]\[0\]~14 " "Info: Detected gated clock \"rom\[25\]\[0\]~14\" as buffer" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 39 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "rom\[25\]\[0\]~14" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "rom\[1\]\[0\]~16 " "Info: Detected gated clock \"rom\[1\]\[0\]~16\" as buffer" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 39 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "rom\[1\]\[0\]~16" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Decoder0~5 " "Info: Detected gated clock \"Decoder0~5\" as buffer" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 37 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "Decoder0~5" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "rom\[17\]\[0\]~17 " "Info: Detected gated clock \"rom\[17\]\[0\]~17\" as buffer" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 39 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "rom\[17\]\[0\]~17" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Decoder0~4 " "Info: Detected gated clock \"Decoder0~4\" as buffer" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 37 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "Decoder0~4" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "rom\[9\]\[0\]~13 " "Info: Detected gated clock \"rom\[9\]\[0\]~13\" as buffer" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 39 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "rom\[9\]\[0\]~13" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "rom\[27\]\[0\]~8 " "Info: Detected gated clock \"rom\[27\]\[0\]~8\" as buffer" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 39 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "rom\[27\]\[0\]~8" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "rom\[19\]\[0\]~11 " "Info: Detected gated clock \"rom\[19\]\[0\]~11\" as buffer" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 39 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "rom\[19\]\[0\]~11" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Decoder0~3 " "Info: Detected gated clock \"Decoder0~3\" as buffer" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 37 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "Decoder0~3" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "rom\[3\]\[0\]~10 " "Info: Detected gated clock \"rom\[3\]\[0\]~10\" as buffer" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 39 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "rom\[3\]\[0\]~10" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "rom\[11\]\[0\]~7 " "Info: Detected gated clock \"rom\[11\]\[0\]~7\" as buffer" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 39 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "rom\[11\]\[0\]~7" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Decoder0~2 " "Info: Detected gated clock \"Decoder0~2\" as buffer" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 37 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "Decoder0~2" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "rom\[29\]\[0\]~2 " "Info: Detected gated clock \"rom\[29\]\[0\]~2\" as buffer" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 39 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "rom\[29\]\[0\]~2" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "rom\[21\]\[0\]~5 " "Info: Detected gated clock \"rom\[21\]\[0\]~5\" as buffer" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 39 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "rom\[21\]\[0\]~5" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Decoder0~1 " "Info: Detected gated clock \"Decoder0~1\" as buffer" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 37 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "Decoder0~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "rom\[5\]\[0\]~4 " "Info: Detected gated clock \"rom\[5\]\[0\]~4\" as buffer" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 39 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "rom\[5\]\[0\]~4" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "rom\[13\]\[0\]~1 " "Info: Detected gated clock \"rom\[13\]\[0\]~1\" as buffer" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 39 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "rom\[13\]\[0\]~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Decoder0~0 " "Info: Detected gated clock \"Decoder0~0\" as buffer" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 37 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "Decoder0~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "WE register rom\[19\]\[2\] register Q\[2\]\$latch 56.22 MHz 17.788 ns Internal " "Info: Clock \"WE\" has Internal fmax of 56.22 MHz between source register \"rom\[19\]\[2\]\" and destination register \"Q\[2\]\$latch\" (period= 17.788 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.553 ns + Longest register register " "Info: + Longest register to register delay is 4.553 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns rom\[19\]\[2\] 1 REG LCCOMB_X12_Y12_N24 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X12_Y12_N24; Fanout = 1; REG Node = 'rom\[19\]\[2\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { rom[19][2] } "NODE_NAME" } } { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 39 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.116 ns) + CELL(0.178 ns) 1.294 ns Mux5~4 2 COMB LCCOMB_X19_Y12_N0 1 " "Info: 2: + IC(1.116 ns) + CELL(0.178 ns) = 1.294 ns; Loc. = LCCOMB_X19_Y12_N0; Fanout = 1; COMB Node = 'Mux5~4'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.294 ns" { rom[19][2] Mux5~4 } "NODE_NAME" } } { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 39 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.881 ns) + CELL(0.178 ns) 2.353 ns Mux5~5 3 COMB LCCOMB_X18_Y14_N8 1 " "Info: 3: + IC(0.881 ns) + CELL(0.178 ns) = 2.353 ns; Loc. = LCCOMB_X18_Y14_N8; Fanout = 1; COMB Node = 'Mux5~5'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.059 ns" { Mux5~4 Mux5~5 } "NODE_NAME" } } { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 39 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.312 ns) + CELL(0.322 ns) 2.987 ns Mux5~9 4 COMB LCCOMB_X18_Y14_N22 1 " "Info: 4: + IC(0.312 ns) + CELL(0.322 ns) = 2.987 ns; Loc. = LCCOMB_X18_Y14_N22; Fanout = 1; COMB Node = 'Mux5~9'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.634 ns" { Mux5~5 Mux5~9 } "NODE_NAME" } } { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 39 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.294 ns) + CELL(0.178 ns) 3.459 ns Mux5~13 5 COMB LCCOMB_X18_Y14_N16 1 " "Info: 5: + IC(0.294 ns) + CELL(0.178 ns) = 3.459 ns; Loc. = LCCOMB_X18_Y14_N16; Fanout = 1; COMB Node = 'Mux5~13'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.472 ns" { Mux5~9 Mux5~13 } "NODE_NAME" } } { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 39 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.300 ns) + CELL(0.319 ns) 4.078 ns Mux5~28 6 COMB LCCOMB_X18_Y14_N0 1 " "Info: 6: + IC(0.300 ns) + CELL(0.319 ns) = 4.078 ns; Loc. = LCCOMB_X18_Y14_N0; Fanout = 1; COMB Node = 'Mux5~28'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.619 ns" { Mux5~13 Mux5~28 } "NODE_NAME" } } { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 39 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.297 ns) + CELL(0.178 ns) 4.553 ns Q\[2\]\$latch 7 REG LCCOMB_X18_Y14_N26 1 " "Info: 7: + IC(0.297 ns) + CELL(0.178 ns) = 4.553 ns; Loc. = LCCOMB_X18_Y14_N26; Fanout = 1; REG Node = 'Q\[2\]\$latch'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.475 ns" { Mux5~28 Q[2]$latch } "NODE_NAME" } } { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 13 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.353 ns ( 29.72 % ) " "Info: Total cell delay = 1.353 ns ( 29.72 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.200 ns ( 70.28 % ) " "Info: Total interconnect delay = 3.200 ns ( 70.28 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.553 ns" { rom[19][2] Mux5~4 Mux5~5 Mux5~9 Mux5~13 Mux5~28 Q[2]$latch } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.553 ns" { rom[19][2] {} Mux5~4 {} Mux5~5 {} Mux5~9 {} Mux5~13 {} Mux5~28 {} Q[2]$latch {} } { 0.000ns 1.116ns 0.881ns 0.312ns 0.294ns 0.300ns 0.297ns } { 0.000ns 0.178ns 0.178ns 0.322ns 0.178ns 0.319ns 0.178ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-3.193 ns - Smallest " "Info: - Smallest clock skew is -3.193 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "WE destination 2.973 ns + Shortest register " "Info: + Shortest clock path from clock \"WE\" to destination register is 2.973 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns WE 1 CLK PIN_M1 161 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 161; CLK Node = 'WE'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { WE } "NODE_NAME" } } { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.264 ns WE~clkctrl 2 COMB CLKCTRL_G3 8 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G3; Fanout = 8; COMB Node = 'WE~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.238 ns" { WE WE~clkctrl } "NODE_NAME" } } { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.387 ns) + CELL(0.322 ns) 2.973 ns Q\[2\]\$latch 3 REG LCCOMB_X18_Y14_N26 1 " "Info: 3: + IC(1.387 ns) + CELL(0.322 ns) = 2.973 ns; Loc. = LCCOMB_X18_Y14_N26; Fanout = 1; REG Node = 'Q\[2\]\$latch'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.709 ns" { WE~clkctrl Q[2]$latch } "NODE_NAME" } } { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 13 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.348 ns ( 45.34 % ) " "Info: Total cell delay = 1.348 ns ( 45.34 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.625 ns ( 54.66 % ) " "Info: Total interconnect delay = 1.625 ns ( 54.66 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.973 ns" { WE WE~clkctrl Q[2]$latch } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.973 ns" { WE {} WE~combout {} WE~clkctrl {} Q[2]$latch {} } { 0.000ns 0.000ns 0.238ns 1.387ns } { 0.000ns 1.026ns 0.000ns 0.322ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "WE source 6.166 ns - Longest register " "Info: - Longest clock path from clock \"WE\" to source register is 6.166 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns WE 1 CLK PIN_M1 161 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 161; CLK Node = 'WE'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { WE } "NODE_NAME" } } { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.298 ns) + CELL(0.322 ns) 2.646 ns rom\[19\]\[0\]~11 2 COMB LCCOMB_X19_Y12_N14 1 " "Info: 2: + IC(1.298 ns) + CELL(0.322 ns) = 2.646 ns; Loc. = LCCOMB_X19_Y12_N14; Fanout = 1; COMB Node = 'rom\[19\]\[0\]~11'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.620 ns" { WE rom[19][0]~11 } "NODE_NAME" } } { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 39 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.964 ns) + CELL(0.000 ns) 4.610 ns rom\[19\]\[0\]~11clkctrl 3 COMB CLKCTRL_G11 8 " "Info: 3: + IC(1.964 ns) + CELL(0.000 ns) = 4.610 ns; Loc. = CLKCTRL_G11; Fanout = 8; COMB Node = 'rom\[19\]\[0\]~11clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.964 ns" { rom[19][0]~11 rom[19][0]~11clkctrl } "NODE_NAME" } } { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 39 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.378 ns) + CELL(0.178 ns) 6.166 ns rom\[19\]\[2\] 4 REG LCCOMB_X12_Y12_N24 1 " "Info: 4: + IC(1.378 ns) + CELL(0.178 ns) = 6.166 ns; Loc. = LCCOMB_X12_Y12_N24; Fanout = 1; REG Node = 'rom\[19\]\[2\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.556 ns" { rom[19][0]~11clkctrl rom[19][2] } "NODE_NAME" } } { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 39 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.526 ns ( 24.75 % ) " "Info: Total cell delay = 1.526 ns ( 24.75 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.640 ns ( 75.25 % ) " "Info: Total interconnect delay = 4.640 ns ( 75.25 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.166 ns" { WE rom[19][0]~11 rom[19][0]~11clkctrl rom[19][2] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.166 ns" { WE {} WE~combout {} rom[19][0]~11 {} rom[19][0]~11clkctrl {} rom[19][2] {} } { 0.000ns 0.000ns 1.298ns 1.964ns 1.378ns } { 0.000ns 1.026ns 0.322ns 0.000ns 0.178ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.973 ns" { WE WE~clkctrl Q[2]$latch } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.973 ns" { WE {} WE~combout {} WE~clkctrl {} Q[2]$latch {} } { 0.000ns 0.000ns 0.238ns 1.387ns } { 0.000ns 1.026ns 0.000ns 0.322ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.166 ns" { WE rom[19][0]~11 rom[19][0]~11clkctrl rom[19][2] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.166 ns" { WE {} WE~combout {} rom[19][0]~11 {} rom[19][0]~11clkctrl {} rom[19][2] {} } { 0.000ns 0.000ns 1.298ns 1.964ns 1.378ns } { 0.000ns 1.026ns 0.322ns 0.000ns 0.178ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 39 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "1.148 ns + " "Info: + Micro setup delay of destination is 1.148 ns" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 13 0 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 39 -1 0 } } { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 13 0 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.553 ns" { rom[19][2] Mux5~4 Mux5~5 Mux5~9 Mux5~13 Mux5~28 Q[2]$latch } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.553 ns" { rom[19][2] {} Mux5~4 {} Mux5~5 {} Mux5~9 {} Mux5~13 {} Mux5~28 {} Q[2]$latch {} } { 0.000ns 1.116ns 0.881ns 0.312ns 0.294ns 0.300ns 0.297ns } { 0.000ns 0.178ns 0.178ns 0.322ns 0.178ns 0.319ns 0.178ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.973 ns" { WE WE~clkctrl Q[2]$latch } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.973 ns" { WE {} WE~combout {} WE~clkctrl {} Q[2]$latch {} } { 0.000ns 0.000ns 0.238ns 1.387ns } { 0.000ns 1.026ns 0.000ns 0.322ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.166 ns" { WE rom[19][0]~11 rom[19][0]~11clkctrl rom[19][2] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.166 ns" { WE {} WE~combout {} rom[19][0]~11 {} rom[19][0]~11clkctrl {} rom[19][2] {} } { 0.000ns 0.000ns 1.298ns 1.964ns 1.378ns } { 0.000ns 1.026ns 0.322ns 0.000ns 0.178ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "Q\[1\]\$latch Address\[4\] WE 14.063 ns register " "Info: tsu for register \"Q\[1\]\$latch\" (data pin = \"Address\[4\]\", clock pin = \"WE\") is 14.063 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "15.865 ns + Longest pin register " "Info: + Longest pin to register delay is 15.865 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.834 ns) 0.834 ns Address\[4\] 1 CLK PIN_N6 226 " "Info: 1: + IC(0.000 ns) + CELL(0.834 ns) = 0.834 ns; Loc. = PIN_N6; Fanout = 226; CLK Node = 'Address\[4\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Address[4] } "NODE_NAME" } } { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(7.667 ns) + CELL(0.521 ns) 9.022 ns Mux7~1 2 COMB LCCOMB_X16_Y11_N24 48 " "Info: 2: + IC(7.667 ns) + CELL(0.521 ns) = 9.022 ns; Loc. = LCCOMB_X16_Y11_N24; Fanout = 48; COMB Node = 'Mux7~1'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "8.188 ns" { Address[4] Mux7~1 } "NODE_NAME" } } { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 39 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.944 ns) + CELL(0.521 ns) 11.487 ns Mux6~11 3 COMB LCCOMB_X22_Y10_N22 1 " "Info: 3: + IC(1.944 ns) + CELL(0.521 ns) = 11.487 ns; Loc. = LCCOMB_X22_Y10_N22; Fanout = 1; COMB Node = 'Mux6~11'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.465 ns" { Mux7~1 Mux6~11 } "NODE_NAME" } } { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 39 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.821 ns) + CELL(0.545 ns) 12.853 ns Mux6~12 4 COMB LCCOMB_X18_Y10_N6 1 " "Info: 4: + IC(0.821 ns) + CELL(0.545 ns) = 12.853 ns; Loc. = LCCOMB_X18_Y10_N6; Fanout = 1; COMB Node = 'Mux6~12'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.366 ns" { Mux6~11 Mux6~12 } "NODE_NAME" } } { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 39 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.216 ns) + CELL(0.544 ns) 14.613 ns Mux6~13 5 COMB LCCOMB_X15_Y13_N16 1 " "Info: 5: + IC(1.216 ns) + CELL(0.544 ns) = 14.613 ns; Loc. = LCCOMB_X15_Y13_N16; Fanout = 1; COMB Node = 'Mux6~13'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.760 ns" { Mux6~12 Mux6~13 } "NODE_NAME" } } { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 39 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.304 ns) + CELL(0.319 ns) 15.236 ns Mux6~28 6 COMB LCCOMB_X15_Y13_N8 1 " "Info: 6: + IC(0.304 ns) + CELL(0.319 ns) = 15.236 ns; Loc. = LCCOMB_X15_Y13_N8; Fanout = 1; COMB Node = 'Mux6~28'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.623 ns" { Mux6~13 Mux6~28 } "NODE_NAME" } } { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 39 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.307 ns) + CELL(0.322 ns) 15.865 ns Q\[1\]\$latch 7 REG LCCOMB_X15_Y13_N26 1 " "Info: 7: + IC(0.307 ns) + CELL(0.322 ns) = 15.865 ns; Loc. = LCCOMB_X15_Y13_N26; Fanout = 1; REG Node = 'Q\[1\]\$latch'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.629 ns" { Mux6~28 Q[1]$latch } "NODE_NAME" } } { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 13 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.606 ns ( 22.73 % ) " "Info: Total cell delay = 3.606 ns ( 22.73 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "12.259 ns ( 77.27 % ) " "Info: Total interconnect delay = 12.259 ns ( 77.27 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "15.865 ns" { Address[4] Mux7~1 Mux6~11 Mux6~12 Mux6~13 Mux6~28 Q[1]$latch } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "15.865 ns" { Address[4] {} Address[4]~combout {} Mux7~1 {} Mux6~11 {} Mux6~12 {} Mux6~13 {} Mux6~28 {} Q[1]$latch {} } { 0.000ns 0.000ns 7.667ns 1.944ns 0.821ns 1.216ns 0.304ns 0.307ns } { 0.000ns 0.834ns 0.521ns 0.521ns 0.545ns 0.544ns 0.319ns 0.322ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "1.009 ns + " "Info: + Micro setup delay of destination is 1.009 ns" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 13 0 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "WE destination 2.811 ns - Shortest register " "Info: - Shortest clock path from clock \"WE\" to destination register is 2.811 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns WE 1 CLK PIN_M1 161 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 161; CLK Node = 'WE'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { WE } "NODE_NAME" } } { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.264 ns WE~clkctrl 2 COMB CLKCTRL_G3 8 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G3; Fanout = 8; COMB Node = 'WE~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.238 ns" { WE WE~clkctrl } "NODE_NAME" } } { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.369 ns) + CELL(0.178 ns) 2.811 ns Q\[1\]\$latch 3 REG LCCOMB_X15_Y13_N26 1 " "Info: 3: + IC(1.369 ns) + CELL(0.178 ns) = 2.811 ns; Loc. = LCCOMB_X15_Y13_N26; Fanout = 1; REG Node = 'Q\[1\]\$latch'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.547 ns" { WE~clkctrl Q[1]$latch } "NODE_NAME" } } { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 13 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.204 ns ( 42.83 % ) " "Info: Total cell delay = 1.204 ns ( 42.83 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.607 ns ( 57.17 % ) " "Info: Total interconnect delay = 1.607 ns ( 57.17 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.811 ns" { WE WE~clkctrl Q[1]$latch } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.811 ns" { WE {} WE~combout {} WE~clkctrl {} Q[1]$latch {} } { 0.000ns 0.000ns 0.238ns 1.369ns } { 0.000ns 1.026ns 0.000ns 0.178ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "15.865 ns" { Address[4] Mux7~1 Mux6~11 Mux6~12 Mux6~13 Mux6~28 Q[1]$latch } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "15.865 ns" { Address[4] {} Address[4]~combout {} Mux7~1 {} Mux6~11 {} Mux6~12 {} Mux6~13 {} Mux6~28 {} Q[1]$latch {} } { 0.000ns 0.000ns 7.667ns 1.944ns 0.821ns 1.216ns 0.304ns 0.307ns } { 0.000ns 0.834ns 0.521ns 0.521ns 0.545ns 0.544ns 0.319ns 0.322ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.811 ns" { WE WE~clkctrl Q[1]$latch } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.811 ns" { WE {} WE~combout {} WE~clkctrl {} Q[1]$latch {} } { 0.000ns 0.000ns 0.238ns 1.369ns } { 0.000ns 1.026ns 0.000ns 0.178ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "WE Q\[3\] Q\[3\]\$latch 8.735 ns register " "Info: tco from clock \"WE\" to destination pin \"Q\[3\]\" through register \"Q\[3\]\$latch\" is 8.735 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "WE source 3.142 ns + Longest register " "Info: + Longest clock path from clock \"WE\" to source register is 3.142 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns WE 1 CLK PIN_M1 161 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 161; CLK Node = 'WE'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { WE } "NODE_NAME" } } { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.264 ns WE~clkctrl 2 COMB CLKCTRL_G3 8 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G3; Fanout = 8; COMB Node = 'WE~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.238 ns" { WE WE~clkctrl } "NODE_NAME" } } { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.387 ns) + CELL(0.491 ns) 3.142 ns Q\[3\]\$latch 3 REG LCCOMB_X22_Y13_N26 1 " "Info: 3: + IC(1.387 ns) + CELL(0.491 ns) = 3.142 ns; Loc. = LCCOMB_X22_Y13_N26; Fanout = 1; REG Node = 'Q\[3\]\$latch'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.878 ns" { WE~clkctrl Q[3]$latch } "NODE_NAME" } } { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 13 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.517 ns ( 48.28 % ) " "Info: Total cell delay = 1.517 ns ( 48.28 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.625 ns ( 51.72 % ) " "Info: Total interconnect delay = 1.625 ns ( 51.72 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.142 ns" { WE WE~clkctrl Q[3]$latch } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.142 ns" { WE {} WE~combout {} WE~clkctrl {} Q[3]$latch {} } { 0.000ns 0.000ns 0.238ns 1.387ns } { 0.000ns 1.026ns 0.000ns 0.491ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 13 0 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.593 ns + Longest register pin " "Info: + Longest register to pin delay is 5.593 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Q\[3\]\$latch 1 REG LCCOMB_X22_Y13_N26 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X22_Y13_N26; Fanout = 1; REG Node = 'Q\[3\]\$latch'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Q[3]$latch } "NODE_NAME" } } { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 13 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.783 ns) + CELL(2.810 ns) 5.593 ns Q\[3\] 2 PIN PIN_J2 0 " "Info: 2: + IC(2.783 ns) + CELL(2.810 ns) = 5.593 ns; Loc. = PIN_J2; Fanout = 0; PIN Node = 'Q\[3\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.593 ns" { Q[3]$latch Q[3] } "NODE_NAME" } } { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.810 ns ( 50.24 % ) " "Info: Total cell delay = 2.810 ns ( 50.24 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.783 ns ( 49.76 % ) " "Info: Total interconnect delay = 2.783 ns ( 49.76 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.593 ns" { Q[3]$latch Q[3] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.593 ns" { Q[3]$latch {} Q[3] {} } { 0.000ns 2.783ns } { 0.000ns 2.810ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.142 ns" { WE WE~clkctrl Q[3]$latch } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.142 ns" { WE {} WE~combout {} WE~clkctrl {} Q[3]$latch {} } { 0.000ns 0.000ns 0.238ns 1.387ns } { 0.000ns 1.026ns 0.000ns 0.491ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.593 ns" { Q[3]$latch Q[3] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.593 ns" { Q[3]$latch {} Q[3] {} } { 0.000ns 2.783ns } { 0.000ns 2.810ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "rom\[14\]\[0\] WE Address\[3\] 5.170 ns register " "Info: th for register \"rom\[14\]\[0\]\" (data pin = \"WE\", clock pin = \"Address\[3\]\") is 5.170 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Address\[3\] destination 8.466 ns + Longest register " "Info: + Longest clock path from clock \"Address\[3\]\" to destination register is 8.466 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.863 ns) 0.863 ns Address\[3\] 1 CLK PIN_A10 82 " "Info: 1: + IC(0.000 ns) + CELL(0.863 ns) = 0.863 ns; Loc. = PIN_A10; Fanout = 82; CLK Node = 'Address\[3\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Address[3] } "NODE_NAME" } } { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.816 ns) + CELL(0.485 ns) 3.164 ns Decoder0~14 2 COMB LCCOMB_X20_Y11_N20 10 " "Info: 2: + IC(1.816 ns) + CELL(0.485 ns) = 3.164 ns; Loc. = LCCOMB_X20_Y11_N20; Fanout = 10; COMB Node = 'Decoder0~14'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.301 ns" { Address[3] Decoder0~14 } "NODE_NAME" } } { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.502 ns) + CELL(0.178 ns) 4.844 ns rom\[14\]\[0\]~43 3 COMB LCCOMB_X14_Y14_N26 1 " "Info: 3: + IC(1.502 ns) + CELL(0.178 ns) = 4.844 ns; Loc. = LCCOMB_X14_Y14_N26; Fanout = 1; COMB Node = 'rom\[14\]\[0\]~43'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.680 ns" { Decoder0~14 rom[14][0]~43 } "NODE_NAME" } } { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 39 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.035 ns) + CELL(0.000 ns) 6.879 ns rom\[14\]\[0\]~43clkctrl 4 COMB CLKCTRL_G4 8 " "Info: 4: + IC(2.035 ns) + CELL(0.000 ns) = 6.879 ns; Loc. = CLKCTRL_G4; Fanout = 8; COMB Node = 'rom\[14\]\[0\]~43clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.035 ns" { rom[14][0]~43 rom[14][0]~43clkctrl } "NODE_NAME" } } { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 39 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.409 ns) + CELL(0.178 ns) 8.466 ns rom\[14\]\[0\] 5 REG LCCOMB_X13_Y13_N22 1 " "Info: 5: + IC(1.409 ns) + CELL(0.178 ns) = 8.466 ns; Loc. = LCCOMB_X13_Y13_N22; Fanout = 1; REG Node = 'rom\[14\]\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.587 ns" { rom[14][0]~43clkctrl rom[14][0] } "NODE_NAME" } } { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 39 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.704 ns ( 20.13 % ) " "Info: Total cell delay = 1.704 ns ( 20.13 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.762 ns ( 79.87 % ) " "Info: Total interconnect delay = 6.762 ns ( 79.87 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "8.466 ns" { Address[3] Decoder0~14 rom[14][0]~43 rom[14][0]~43clkctrl rom[14][0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "8.466 ns" { Address[3] {} Address[3]~combout {} Decoder0~14 {} rom[14][0]~43 {} rom[14][0]~43clkctrl {} rom[14][0] {} } { 0.000ns 0.000ns 1.816ns 1.502ns 2.035ns 1.409ns } { 0.000ns 0.863ns 0.485ns 0.178ns 0.000ns 0.178ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 39 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.296 ns - Shortest pin register " "Info: - Shortest pin to register delay is 3.296 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns WE 1 CLK PIN_M1 161 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 161; CLK Node = 'WE'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { WE } "NODE_NAME" } } { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.160 ns) + CELL(0.485 ns) 2.671 ns rom\[14\]\[0\]~42 2 COMB LCCOMB_X13_Y13_N16 1 " "Info: 2: + IC(1.160 ns) + CELL(0.485 ns) = 2.671 ns; Loc. = LCCOMB_X13_Y13_N16; Fanout = 1; COMB Node = 'rom\[14\]\[0\]~42'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.645 ns" { WE rom[14][0]~42 } "NODE_NAME" } } { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 39 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.306 ns) + CELL(0.319 ns) 3.296 ns rom\[14\]\[0\] 3 REG LCCOMB_X13_Y13_N22 1 " "Info: 3: + IC(0.306 ns) + CELL(0.319 ns) = 3.296 ns; Loc. = LCCOMB_X13_Y13_N22; Fanout = 1; REG Node = 'rom\[14\]\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.625 ns" { rom[14][0]~42 rom[14][0] } "NODE_NAME" } } { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/ROM/ROM.v" 39 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.830 ns ( 55.52 % ) " "Info: Total cell delay = 1.830 ns ( 55.52 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.466 ns ( 44.48 % ) " "Info: Total interconnect delay = 1.466 ns ( 44.48 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.296 ns" { WE rom[14][0]~42 rom[14][0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.296 ns" { WE {} WE~combout {} rom[14][0]~42 {} rom[14][0] {} } { 0.000ns 0.000ns 1.160ns 0.306ns } { 0.000ns 1.026ns 0.485ns 0.319ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "8.466 ns" { Address[3] Decoder0~14 rom[14][0]~43 rom[14][0]~43clkctrl rom[14][0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "8.466 ns" { Address[3] {} Address[3]~combout {} Decoder0~14 {} rom[14][0]~43 {} rom[14][0]~43clkctrl {} rom[14][0] {} } { 0.000ns 0.000ns 1.816ns 1.502ns 2.035ns 1.409ns } { 0.000ns 0.863ns 0.485ns 0.178ns 0.000ns 0.178ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.296 ns" { WE rom[14][0]~42 rom[14][0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.296 ns" { WE {} WE~combout {} rom[14][0]~42 {} rom[14][0] {} } { 0.000ns 0.000ns 1.160ns 0.306ns } { 0.000ns 1.026ns 0.485ns 0.319ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 268 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 268 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "163 " "Info: Peak virtual memory: 163 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 08 16:00:07 2015 " "Info: Processing ended: Tue Dec 08 16:00:07 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 543 s " "Info: Quartus II Full Compilation was successful. 0 errors, 543 warnings" {  } {  } 0 0 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
