[board]
type=System
children=cache_hierarchy clk_domain disk dvfs_handler ethernet iobus memory platform processor rng workload
auto_unlink_shared_backstore=false
cache_line_size=64
eventq_index=0
exit_on_work_items=true
init_param=0
m5ops_base=0
mem_mode=timing
mem_ranges=2147483648:10737418240
memories=board.memory.mem_ctrl.dram
mmap_using_noreserve=false
multi_thread=false
num_work_ids=16
readfile=
redirect_paths=
shadow_rom_ranges=
shared_backstore=
symbolfile=
thermal_components=
thermal_model=Null
work_begin_ckpt_count=0
work_begin_cpu_id_exit=-1
work_begin_exit_count=0
work_cpus_ckpt_count=0
work_end_ckpt_count=0
work_end_exit_count=0
work_item_id=-1
workload=board.workload
system_port=board.cache_hierarchy.ruby_system.sys_port_proxy.in_ports[0]

[board.cache_hierarchy]
type=SubSystem
children=ruby_system
eventq_index=0
thermal_domain=Null

[board.cache_hierarchy.ruby_system]
type=RubySystem
children=controllers directory_controllers network power_state sys_port_proxy
access_backing_store=false
all_instructions=false
block_size_bytes=64
clk_domain=board.clk_domain
eventq_index=0
hot_lines=false
memory_size_bits=64
num_of_sequencers=1
number_of_virtual_networks=5
phys_mem=Null
power_model=
power_state=board.cache_hierarchy.ruby_system.power_state
randomization=false
system=board

[board.cache_hierarchy.ruby_system.controllers]
type=L1Cache_Controller
children=cacheMemory forwardToCache mandatoryQueue power_state requestFromCache responseFromCache responseToCache sequencer
addr_ranges=0:18446744073709551615
buffer_size=0
cacheMemory=board.cache_hierarchy.ruby_system.controllers.cacheMemory
cache_response_latency=12
clk_domain=board.clk_domain
cluster_id=0
downstream_destinations=
eventq_index=0
forwardToCache=board.cache_hierarchy.ruby_system.controllers.forwardToCache
issue_latency=2
mandatoryQueue=board.cache_hierarchy.ruby_system.controllers.mandatoryQueue
mandatory_queue_latency=1
number_of_TBEs=256
power_model=
power_state=board.cache_hierarchy.ruby_system.controllers.power_state
recycle_latency=10
requestFromCache=board.cache_hierarchy.ruby_system.controllers.requestFromCache
responseFromCache=board.cache_hierarchy.ruby_system.controllers.responseFromCache
responseToCache=board.cache_hierarchy.ruby_system.controllers.responseToCache
ruby_system=board.cache_hierarchy.ruby_system
send_evictions=false
sequencer=board.cache_hierarchy.ruby_system.controllers.sequencer
system=board
transitions_per_cycle=32
upstream_destinations=
version=0

[board.cache_hierarchy.ruby_system.controllers.cacheMemory]
type=RubyCache
children=replacement_policy
assoc=8
atomicALUs=64
atomicLatency=0
block_size=0
dataAccessLatency=1
dataArrayBanks=1
eventq_index=0
is_icache=false
replacement_policy=board.cache_hierarchy.ruby_system.controllers.cacheMemory.replacement_policy
resourceStalls=false
ruby_system=board.cache_hierarchy.ruby_system
size=32768
start_index_bit=6
tagAccessLatency=1
tagArrayBanks=1

[board.cache_hierarchy.ruby_system.controllers.cacheMemory.replacement_policy]
type=TreePLRURP
eventq_index=0
num_leaves=8

[board.cache_hierarchy.ruby_system.controllers.forwardToCache]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0
in_port=board.cache_hierarchy.ruby_system.network.out_port[0]

[board.cache_hierarchy.ruby_system.controllers.mandatoryQueue]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=false
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.controllers.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[board.cache_hierarchy.ruby_system.controllers.requestFromCache]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0
out_port=board.cache_hierarchy.ruby_system.network.in_port[0]

[board.cache_hierarchy.ruby_system.controllers.responseFromCache]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0
out_port=board.cache_hierarchy.ruby_system.network.in_port[1]

[board.cache_hierarchy.ruby_system.controllers.responseToCache]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0
in_port=board.cache_hierarchy.ruby_system.network.out_port[1]

[board.cache_hierarchy.ruby_system.controllers.sequencer]
type=RubySequencer
children=power_state
clk_domain=board.clk_domain
coreid=99
dcache=board.cache_hierarchy.ruby_system.controllers.cacheMemory
deadlock_threshold=500000
eventq_index=0
garnet_standalone=false
is_cpu_sequencer=true
max_outstanding_requests=16
no_retry_on_stall=false
power_model=
power_state=board.cache_hierarchy.ruby_system.controllers.sequencer.power_state
ruby_system=board.cache_hierarchy.ruby_system
support_data_reqs=true
support_inst_reqs=true
system=board
using_ruby_tester=false
version=0
in_ports=board.processor.cores.core.icache_port board.processor.cores.core.dcache_port board.processor.cores.core.mmu.itb.walker.port board.processor.cores.core.mmu.dtb.walker.port
mem_request_port=board.iobus.cpu_side_ports[2]
pio_request_port=board.iobus.cpu_side_ports[1]
pio_response_port=board.iobus.mem_side_ports[7]

[board.cache_hierarchy.ruby_system.controllers.sequencer.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[board.cache_hierarchy.ruby_system.directory_controllers]
type=Directory_Controller
children=directory dmaRequestToDir dmaResponseFromDir forwardFromDir power_state requestToDir requestToMemory responseFromDir responseFromMemory
addr_ranges=2147483648:10737418240
buffer_size=0
clk_domain=board.clk_domain
cluster_id=0
directory=board.cache_hierarchy.ruby_system.directory_controllers.directory
directory_latency=12
dmaRequestToDir=board.cache_hierarchy.ruby_system.directory_controllers.dmaRequestToDir
dmaResponseFromDir=board.cache_hierarchy.ruby_system.directory_controllers.dmaResponseFromDir
downstream_destinations=
eventq_index=0
forwardFromDir=board.cache_hierarchy.ruby_system.directory_controllers.forwardFromDir
mandatory_queue_latency=1
number_of_TBEs=256
power_model=
power_state=board.cache_hierarchy.ruby_system.directory_controllers.power_state
recycle_latency=10
requestToDir=board.cache_hierarchy.ruby_system.directory_controllers.requestToDir
requestToMemory=board.cache_hierarchy.ruby_system.directory_controllers.requestToMemory
responseFromDir=board.cache_hierarchy.ruby_system.directory_controllers.responseFromDir
responseFromMemory=board.cache_hierarchy.ruby_system.directory_controllers.responseFromMemory
ruby_system=board.cache_hierarchy.ruby_system
system=board
to_memory_controller_latency=1
transitions_per_cycle=32
upstream_destinations=
version=0
memory_out_port=board.memory.mem_ctrl.port

[board.cache_hierarchy.ruby_system.directory_controllers.directory]
type=RubyDirectoryMemory
addr_ranges=2147483648:10737418240
eventq_index=0

[board.cache_hierarchy.ruby_system.directory_controllers.dmaRequestToDir]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0
in_port=board.cache_hierarchy.ruby_system.network.out_port[3]

[board.cache_hierarchy.ruby_system.directory_controllers.dmaResponseFromDir]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0
out_port=board.cache_hierarchy.ruby_system.network.in_port[3]

[board.cache_hierarchy.ruby_system.directory_controllers.forwardFromDir]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=false
randomization=ruby_system
routing_priority=0
out_port=board.cache_hierarchy.ruby_system.network.in_port[4]

[board.cache_hierarchy.ruby_system.directory_controllers.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[board.cache_hierarchy.ruby_system.directory_controllers.requestToDir]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0
in_port=board.cache_hierarchy.ruby_system.network.out_port[2]

[board.cache_hierarchy.ruby_system.directory_controllers.requestToMemory]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=false
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.directory_controllers.responseFromDir]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=false
randomization=ruby_system
routing_priority=0
out_port=board.cache_hierarchy.ruby_system.network.in_port[2]

[board.cache_hierarchy.ruby_system.directory_controllers.responseFromMemory]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=false
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network]
type=SimpleNetwork
children=ext_links0 ext_links1 int_links0 int_links1 power_state routers0 routers1
buffer_size=0
clk_domain=board.clk_domain
control_msg_size=8
data_msg_size=64
endpoint_bandwidth=1000
eventq_index=0
ext_links=board.cache_hierarchy.ruby_system.network.ext_links0 board.cache_hierarchy.ruby_system.network.ext_links1
int_links=board.cache_hierarchy.ruby_system.network.int_links0 board.cache_hierarchy.ruby_system.network.int_links1
netifs=
number_of_virtual_networks=5
physical_vnets_bandwidth=
physical_vnets_channels=
power_model=
power_state=board.cache_hierarchy.ruby_system.network.power_state
routers=board.cache_hierarchy.ruby_system.network.routers0 board.cache_hierarchy.ruby_system.network.routers1
ruby_system=board.cache_hierarchy.ruby_system
topology=Not Specified
in_port=board.cache_hierarchy.ruby_system.controllers.requestFromCache.out_port board.cache_hierarchy.ruby_system.controllers.responseFromCache.out_port board.cache_hierarchy.ruby_system.directory_controllers.responseFromDir.out_port board.cache_hierarchy.ruby_system.directory_controllers.dmaResponseFromDir.out_port board.cache_hierarchy.ruby_system.directory_controllers.forwardFromDir.out_port
out_port=board.cache_hierarchy.ruby_system.controllers.forwardToCache.in_port board.cache_hierarchy.ruby_system.controllers.responseToCache.in_port board.cache_hierarchy.ruby_system.directory_controllers.requestToDir.in_port board.cache_hierarchy.ruby_system.directory_controllers.dmaRequestToDir.in_port

[board.cache_hierarchy.ruby_system.network.ext_links0]
type=SimpleExtLink
bandwidth_factor=16
eventq_index=0
ext_node=board.cache_hierarchy.ruby_system.controllers
int_node=board.cache_hierarchy.ruby_system.network.routers0
latency=1
link_id=0
supported_vnets=
weight=1

[board.cache_hierarchy.ruby_system.network.ext_links1]
type=SimpleExtLink
bandwidth_factor=16
eventq_index=0
ext_node=board.cache_hierarchy.ruby_system.directory_controllers
int_node=board.cache_hierarchy.ruby_system.network.routers1
latency=1
link_id=1
supported_vnets=
weight=1

[board.cache_hierarchy.ruby_system.network.int_links0]
type=SimpleIntLink
children=buffers0 buffers1 buffers2 buffers3 buffers4
bandwidth_factor=16
buffers=board.cache_hierarchy.ruby_system.network.int_links0.buffers0 board.cache_hierarchy.ruby_system.network.int_links0.buffers1 board.cache_hierarchy.ruby_system.network.int_links0.buffers2 board.cache_hierarchy.ruby_system.network.int_links0.buffers3 board.cache_hierarchy.ruby_system.network.int_links0.buffers4
dst_inport=
dst_node=board.cache_hierarchy.ruby_system.network.routers1
eventq_index=0
latency=1
link_id=1
src_node=board.cache_hierarchy.ruby_system.network.routers0
src_outport=
supported_vnets=
weight=1

[board.cache_hierarchy.ruby_system.network.int_links0.buffers0]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.int_links0.buffers1]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.int_links0.buffers2]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.int_links0.buffers3]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.int_links0.buffers4]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.int_links1]
type=SimpleIntLink
children=buffers0 buffers1 buffers2 buffers3 buffers4
bandwidth_factor=16
buffers=board.cache_hierarchy.ruby_system.network.int_links1.buffers0 board.cache_hierarchy.ruby_system.network.int_links1.buffers1 board.cache_hierarchy.ruby_system.network.int_links1.buffers2 board.cache_hierarchy.ruby_system.network.int_links1.buffers3 board.cache_hierarchy.ruby_system.network.int_links1.buffers4
dst_inport=
dst_node=board.cache_hierarchy.ruby_system.network.routers0
eventq_index=0
latency=1
link_id=2
src_node=board.cache_hierarchy.ruby_system.network.routers1
src_outport=
supported_vnets=
weight=1

[board.cache_hierarchy.ruby_system.network.int_links1.buffers0]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.int_links1.buffers1]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.int_links1.buffers2]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.int_links1.buffers3]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.int_links1.buffers4]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[board.cache_hierarchy.ruby_system.network.routers0]
type=Switch
children=port_buffers0 port_buffers1 port_buffers2 port_buffers3 port_buffers4 port_buffers5 port_buffers6 port_buffers7 port_buffers8 port_buffers9 power_state routing_unit
clk_domain=board.clk_domain
eventq_index=0
ext_routing_latency=1
int_routing_latency=1
latency=1
port_buffers=board.cache_hierarchy.ruby_system.network.routers0.port_buffers0 board.cache_hierarchy.ruby_system.network.routers0.port_buffers1 board.cache_hierarchy.ruby_system.network.routers0.port_buffers2 board.cache_hierarchy.ruby_system.network.routers0.port_buffers3 board.cache_hierarchy.ruby_system.network.routers0.port_buffers4 board.cache_hierarchy.ruby_system.network.routers0.port_buffers5 board.cache_hierarchy.ruby_system.network.routers0.port_buffers6 board.cache_hierarchy.ruby_system.network.routers0.port_buffers7 board.cache_hierarchy.ruby_system.network.routers0.port_buffers8 board.cache_hierarchy.ruby_system.network.routers0.port_buffers9
power_model=
power_state=board.cache_hierarchy.ruby_system.network.routers0.power_state
router_id=0
routing_unit=board.cache_hierarchy.ruby_system.network.routers0.routing_unit
virt_nets=5

[board.cache_hierarchy.ruby_system.network.routers0.port_buffers0]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.routers0.port_buffers1]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.routers0.port_buffers2]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.routers0.port_buffers3]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.routers0.port_buffers4]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.routers0.port_buffers5]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.routers0.port_buffers6]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.routers0.port_buffers7]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.routers0.port_buffers8]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.routers0.port_buffers9]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.routers0.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[board.cache_hierarchy.ruby_system.network.routers0.routing_unit]
type=WeightBased
adaptive_routing=false
eventq_index=0

[board.cache_hierarchy.ruby_system.network.routers1]
type=Switch
children=port_buffers0 port_buffers1 port_buffers2 port_buffers3 port_buffers4 port_buffers5 port_buffers6 port_buffers7 port_buffers8 port_buffers9 power_state routing_unit
clk_domain=board.clk_domain
eventq_index=0
ext_routing_latency=1
int_routing_latency=1
latency=1
port_buffers=board.cache_hierarchy.ruby_system.network.routers1.port_buffers0 board.cache_hierarchy.ruby_system.network.routers1.port_buffers1 board.cache_hierarchy.ruby_system.network.routers1.port_buffers2 board.cache_hierarchy.ruby_system.network.routers1.port_buffers3 board.cache_hierarchy.ruby_system.network.routers1.port_buffers4 board.cache_hierarchy.ruby_system.network.routers1.port_buffers5 board.cache_hierarchy.ruby_system.network.routers1.port_buffers6 board.cache_hierarchy.ruby_system.network.routers1.port_buffers7 board.cache_hierarchy.ruby_system.network.routers1.port_buffers8 board.cache_hierarchy.ruby_system.network.routers1.port_buffers9
power_model=
power_state=board.cache_hierarchy.ruby_system.network.routers1.power_state
router_id=1
routing_unit=board.cache_hierarchy.ruby_system.network.routers1.routing_unit
virt_nets=5

[board.cache_hierarchy.ruby_system.network.routers1.port_buffers0]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.routers1.port_buffers1]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.routers1.port_buffers2]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.routers1.port_buffers3]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.routers1.port_buffers4]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.routers1.port_buffers5]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.routers1.port_buffers6]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.routers1.port_buffers7]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.routers1.port_buffers8]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.routers1.port_buffers9]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.routers1.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[board.cache_hierarchy.ruby_system.network.routers1.routing_unit]
type=WeightBased
adaptive_routing=false
eventq_index=0

[board.cache_hierarchy.ruby_system.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[board.cache_hierarchy.ruby_system.sys_port_proxy]
type=RubyPortProxy
children=power_state
clk_domain=board.clk_domain
eventq_index=0
is_cpu_sequencer=true
no_retry_on_stall=false
power_model=
power_state=board.cache_hierarchy.ruby_system.sys_port_proxy.power_state
ruby_system=board.cache_hierarchy.ruby_system
support_data_reqs=true
support_inst_reqs=true
system=board
using_ruby_tester=false
version=0
in_ports=board.system_port

[board.cache_hierarchy.ruby_system.sys_port_proxy.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[board.clk_domain]
type=SrcClockDomain
children=voltage_domain
clock=1000
domain_id=-1
eventq_index=0
init_perf_level=0
voltage_domain=board.clk_domain.voltage_domain

[board.clk_domain.voltage_domain]
type=VoltageDomain
eventq_index=0
voltage=1.0

[board.disk]
type=RiscvMmioVirtIO
children=power_state vio
clk_domain=board.clk_domain
eventq_index=0
interrupt_id=8
pio_addr=268468224
pio_latency=100000
pio_size=4096
platform=board.platform
power_model=
power_state=board.disk.power_state
system=board
vio=board.disk.vio
pio=board.iobus.mem_side_ports[3]

[board.disk.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[board.disk.vio]
type=VirtIOBlock
children=image
byte_order=little
eventq_index=0
image=board.disk.vio.image
queueSize=128
subsystem=0
system=board

[board.disk.vio.image]
type=CowDiskImage
children=child
child=board.disk.vio.image.child
eventq_index=0
image_file=
read_only=false
table_size=65536

[board.disk.vio.image.child]
type=RawDiskImage
eventq_index=0
image_file=/home/francio/Documents/gem5/tests/test-progs/disks/riscv-disk-img
read_only=true

[board.dvfs_handler]
type=DVFSHandler
domains=
enable=false
eventq_index=0
sys_clk_domain=board.clk_domain
transition_latency=100000000

[board.ethernet]
type=IGbE
children=BAR0 BAR1 BAR2 BAR3 BAR4 BAR5 power_state
BAR0=board.ethernet.BAR0
BAR1=board.ethernet.BAR1
BAR2=board.ethernet.BAR2
BAR3=board.ethernet.BAR3
BAR4=board.ethernet.BAR4
BAR5=board.ethernet.BAR5
BIST=0
CacheLineSize=0
CapabilityPtr=0
CardbusCIS=0
ClassCode=2
Command=0
DeviceID=4213
ExpansionROM=0
HeaderType=0
InterruptLine=1
InterruptPin=1
LatencyTimer=0
MSICAPBaseOffset=0
MSICAPCapId=0
MSICAPMaskBits=0
MSICAPMsgAddr=0
MSICAPMsgCtrl=0
MSICAPMsgData=0
MSICAPMsgUpperAddr=0
MSICAPNextCapability=0
MSICAPPendingBits=0
MSIXCAPBaseOffset=0
MSIXCAPCapId=0
MSIXCAPNextCapability=0
MSIXMsgCtrl=0
MSIXPbaOffset=0
MSIXTableOffset=0
MaximumLatency=0
MinimumGrant=255
PMCAPBaseOffset=0
PMCAPCapId=0
PMCAPCapabilities=0
PMCAPCtrlStatus=0
PMCAPNextCapability=0
PXCAPBaseOffset=0
PXCAPCapId=0
PXCAPCapabilities=0
PXCAPDevCap2=0
PXCAPDevCapabilities=0
PXCAPDevCtrl=0
PXCAPDevCtrl2=0
PXCAPDevStatus=0
PXCAPLinkCap=0
PXCAPLinkCtrl=0
PXCAPLinkStatus=0
PXCAPNextCapability=0
ProgIF=0
Revision=0
Status=0
SubClassCode=0
SubsystemID=4104
SubsystemVendorID=32902
VendorID=32902
clk_domain=board.clk_domain
config_latency=20000
eventq_index=0
fetch_comp_delay=10000
fetch_delay=10000
hardware_address=00:90:00:00:00:01
host=board.platform.pci_host
pci_bus=0
pci_dev=0
pci_func=0
phy_epid=896
phy_pid=680
pio_latency=30000
power_model=
power_state=board.ethernet.power_state
rx_desc_cache_size=64
rx_fifo_size=393216
rx_write_delay=0
sid=0
ssid=0
system=board
tx_desc_cache_size=64
tx_fifo_size=393216
tx_read_delay=0
wb_comp_delay=10000
wb_delay=10000
dma=board.iobus.cpu_side_ports[0]
pio=board.iobus.mem_side_ports[1]

[board.ethernet.BAR0]
type=PciMemBar
eventq_index=0
size=131072

[board.ethernet.BAR1]
type=PciBarNone
eventq_index=0

[board.ethernet.BAR2]
type=PciBarNone
eventq_index=0

[board.ethernet.BAR3]
type=PciBarNone
eventq_index=0

[board.ethernet.BAR4]
type=PciBarNone
eventq_index=0

[board.ethernet.BAR5]
type=PciBarNone
eventq_index=0

[board.ethernet.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[board.iobus]
type=NoncoherentXBar
children=badaddr_responder power_state
clk_domain=board.clk_domain
eventq_index=0
forward_latency=1
frontend_latency=2
header_latency=1
power_model=
power_state=board.iobus.power_state
response_latency=2
use_default_range=false
width=16
cpu_side_ports=board.ethernet.dma board.cache_hierarchy.ruby_system.controllers.sequencer.pio_request_port board.cache_hierarchy.ruby_system.controllers.sequencer.mem_request_port
default=board.iobus.badaddr_responder.pio
mem_side_ports=board.platform.pci_host.pio board.ethernet.pio board.platform.uart.pio board.disk.pio board.rng.pio board.platform.clint.pio board.platform.plic.pio board.cache_hierarchy.ruby_system.controllers.sequencer.pio_response_port

[board.iobus.badaddr_responder]
type=IsaFake
children=power_state
clk_domain=board.clk_domain
eventq_index=0
fake_mem=false
pio_addr=0
pio_latency=100000
pio_size=8
power_model=
power_state=board.iobus.badaddr_responder.power_state
ret_bad_addr=true
ret_data16=65535
ret_data32=4294967295
ret_data64=18446744073709551615
ret_data8=255
system=board
update_data=false
warn_access=
pio=board.iobus.default

[board.iobus.badaddr_responder.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[board.iobus.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[board.memory]
type=SubSystem
children=mem_ctrl
eventq_index=0
thermal_domain=Null

[board.memory.mem_ctrl]
type=MemCtrl
children=dram power_state
clk_domain=board.clk_domain
command_window=10000
disable_sanity_check=false
dram=board.memory.mem_ctrl.dram
eventq_index=0
mem_sched_policy=frfcfs
min_reads_per_switch=16
min_writes_per_switch=16
power_model=
power_state=board.memory.mem_ctrl.power_state
qos_policy=Null
qos_priorities=1
qos_priority_escalation=false
qos_q_policy=fifo
qos_requestors=               
qos_syncro_scheduler=false
qos_turnaround_policy=Null
static_backend_latency=10000
static_frontend_latency=10000
system=board
write_high_thresh_perc=85
write_low_thresh_perc=50
port=board.cache_hierarchy.ruby_system.directory_controllers.memory_out_port

[board.memory.mem_ctrl.dram]
type=DRAMInterface
children=power_state
IDD0=0.055
IDD02=0.0
IDD2N=0.032
IDD2N2=0.0
IDD2P0=0.0
IDD2P02=0.0
IDD2P1=0.032
IDD2P12=0.0
IDD3N=0.038
IDD3N2=0.0
IDD3P0=0.0
IDD3P02=0.0
IDD3P1=0.038
IDD3P12=0.0
IDD4R=0.157
IDD4R2=0.0
IDD4W=0.125
IDD4W2=0.0
IDD5=0.23500000000000001
IDD52=0.0
IDD6=0.02
IDD62=0.0
VDD=1.5
VDD2=0.0
activation_limit=4
addr_mapping=RoRaBaCoCh
bank_groups_per_rank=0
banks_per_rank=8
beats_per_clock=2
burst_length=8
clk_domain=board.clk_domain
conf_table_reported=true
data_clock_sync=false
device_bus_width=8
device_rowbuffer_size=1024
device_size=536870912
devices_per_rank=8
dll=true
enable_dram_powerdown=false
eventq_index=0
image_file=
in_addr_map=true
kvm_map=true
max_accesses_per_row=16
null=false
page_policy=open_adaptive
power_model=
power_state=board.memory.mem_ctrl.dram.power_state
range=2147483648:10737418240
ranks_per_channel=2
read_buffer_size=32
tAAD=1250
tBURST=5000
tBURST_MAX=5000
tBURST_MIN=5000
tCCD_L=0
tCCD_L_WR=0
tCK=1250
tCL=13750
tCS=2500
tCWL=13750
tPPD=0
tRAS=35000
tRCD=13750
tRCD_WR=13750
tREFI=7800000
tRFC=260000
tRP=13750
tRRD=6000
tRRD_L=0
tRTP=7500
tRTW=2500
tWR=15000
tWTR=7500
tWTR_L=7500
tXAW=30000
tXP=6000
tXPDLL=0
tXS=270000
tXSDLL=0
two_cycle_activate=false
write_buffer_size=64
writeable=true

[board.memory.mem_ctrl.dram.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[board.memory.mem_ctrl.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[board.platform]
type=HiFiveBase
children=clint pci_host plic rtc terminal uart
clint=board.platform.clint
eventq_index=0
plic=board.platform.plic
system=board
uart_int_id=10

[board.platform.clint]
type=Clint
children=power_state
clk_domain=board.clk_domain
eventq_index=0
num_threads=1
pio_addr=33554432
pio_latency=100000
pio_size=49152
power_model=
power_state=board.platform.clint.power_state
system=board
int_pin=board.platform.rtc.int_pin[0]
pio=board.iobus.mem_side_ports[5]

[board.platform.clint.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[board.platform.pci_host]
type=GenericRiscvPciHost
children=power_state
clk_domain=board.clk_domain
conf_base=805306368
conf_device_bits=12
conf_size=268435456
eventq_index=0
int_base=16
int_count=4
pci_dma_base=0
pci_mem_base=1073741824
pci_pio_base=788529152
platform=board.platform
power_model=
power_state=board.platform.pci_host.power_state
system=board
pio=board.iobus.mem_side_ports[0]

[board.platform.pci_host.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[board.platform.plic]
type=Plic
children=power_state
clk_domain=board.clk_domain
eventq_index=0
n_contexts=2
n_src=21
pio_addr=201326592
pio_latency=100000
pio_size=67108864
power_model=
power_state=board.platform.plic.power_state
system=board
pio=board.iobus.mem_side_ports[6]

[board.platform.plic.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[board.platform.rtc]
type=RiscvRTC
bcd=false
eventq_index=0
frequency=10000
time=Sun Jan  1 00:00:00 2012
int_pin=board.platform.clint.int_pin

[board.platform.terminal]
type=Terminal
eventq_index=0
number=0
outfile=file
port=#3456

[board.platform.uart]
type=Uart8250
children=power_state
clk_domain=board.clk_domain
device=board.platform.terminal
eventq_index=0
pio_addr=268435456
pio_latency=100000
pio_size=8
platform=board.platform
power_model=
power_state=board.platform.uart.power_state
system=board
pio=board.iobus.mem_side_ports[2]

[board.platform.uart.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[board.processor]
type=SubSystem
children=cores
eventq_index=0
thermal_domain=Null

[board.processor.cores]
type=SubSystem
children=core
eventq_index=0
thermal_domain=Null

[board.processor.cores.core]
type=BaseTimingSimpleCPU
children=decoder interrupts isa mmu power_state tracer
branchPred=Null
checker=Null
clk_domain=board.clk_domain
cpu_id=0
decoder=board.processor.cores.core.decoder
do_checkpoint_insts=true
do_statistics_insts=true
eventq_index=0
function_trace=false
function_trace_start=0
interrupts=board.processor.cores.core.interrupts
isa=board.processor.cores.core.isa
max_insts_all_threads=0
max_insts_any_thread=0
mmu=board.processor.cores.core.mmu
numThreads=1
power_gating_on_idle=false
power_model=
power_state=board.processor.cores.core.power_state
progress_interval=0
pwr_gating_latency=300
simpoint_start_insts=
socket_id=0
switched_out=false
syscallRetryLatency=10000
system=board
tracer=board.processor.cores.core.tracer
workload=
dcache_port=board.cache_hierarchy.ruby_system.controllers.sequencer.in_ports[1]
icache_port=board.cache_hierarchy.ruby_system.controllers.sequencer.in_ports[0]

[board.processor.cores.core.decoder]
type=RiscvDecoder
eventq_index=0
isa=board.processor.cores.core.isa

[board.processor.cores.core.interrupts]
type=RiscvInterrupts
eventq_index=0

[board.processor.cores.core.isa]
type=RiscvISA
check_alignment=true
elen=64
enable_Zicbom_fs=true
enable_Zicboz_fs=true
enable_rvv=true
eventq_index=0
privilege_mode_set=MSU
riscv_type=RV64
vlen=256

[board.processor.cores.core.mmu]
type=RiscvMMU
children=dtb itb pma_checker pmp
dtb=board.processor.cores.core.mmu.dtb
eventq_index=0
itb=board.processor.cores.core.mmu.itb
pma_checker=board.processor.cores.core.mmu.pma_checker
pmp=board.processor.cores.core.mmu.pmp

[board.processor.cores.core.mmu.dtb]
type=RiscvTLB
children=walker
entry_type=data
eventq_index=0
next_level=Null
pma_checker=board.processor.cores.core.mmu.pma_checker
pmp=board.processor.cores.core.mmu.pmp
size=64
walker=board.processor.cores.core.mmu.dtb.walker

[board.processor.cores.core.mmu.dtb.walker]
type=RiscvPagetableWalker
children=power_state
clk_domain=board.clk_domain
eventq_index=0
num_squash_per_cycle=4
pma_checker=board.processor.cores.core.mmu.pma_checker
pmp=board.processor.cores.core.mmu.pmp
power_model=
power_state=board.processor.cores.core.mmu.dtb.walker.power_state
system=board
port=board.cache_hierarchy.ruby_system.controllers.sequencer.in_ports[3]

[board.processor.cores.core.mmu.dtb.walker.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[board.processor.cores.core.mmu.itb]
type=RiscvTLB
children=walker
entry_type=instruction
eventq_index=0
next_level=Null
pma_checker=board.processor.cores.core.mmu.pma_checker
pmp=board.processor.cores.core.mmu.pmp
size=64
walker=board.processor.cores.core.mmu.itb.walker

[board.processor.cores.core.mmu.itb.walker]
type=RiscvPagetableWalker
children=power_state
clk_domain=board.clk_domain
eventq_index=0
num_squash_per_cycle=4
pma_checker=board.processor.cores.core.mmu.pma_checker
pmp=board.processor.cores.core.mmu.pmp
power_model=
power_state=board.processor.cores.core.mmu.itb.walker.power_state
system=board
port=board.cache_hierarchy.ruby_system.controllers.sequencer.in_ports[2]

[board.processor.cores.core.mmu.itb.walker.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[board.processor.cores.core.mmu.pma_checker]
type=PMAChecker
eventq_index=0
uncacheable=33554432:33603584 201326592:268435456 268435456:268435464 268468224:268472320 268464128:268468224 788529152:805306368 805306368:1073741824 1073741824:1610612736

[board.processor.cores.core.mmu.pmp]
type=PMP
eventq_index=0
pmp_entries=16

[board.processor.cores.core.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=ON CLK_GATED OFF

[board.processor.cores.core.tracer]
type=ExeTracer
children=disassembler
disassembler=board.processor.cores.core.tracer.disassembler
eventq_index=0

[board.processor.cores.core.tracer.disassembler]
type=InstDisassembler
eventq_index=0

[board.rng]
type=RiscvMmioVirtIO
children=power_state vio
clk_domain=board.clk_domain
eventq_index=0
interrupt_id=8
pio_addr=268464128
pio_latency=100000
pio_size=4096
platform=board.platform
power_model=
power_state=board.rng.power_state
system=board
vio=board.rng.vio
pio=board.iobus.mem_side_ports[4]

[board.rng.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[board.rng.vio]
type=VirtIORng
byte_order=little
eventq_index=0
qSize=16
subsystem=0
system=board

[board.workload]
type=RiscvBootloaderKernelWorkload
bootloader_addr=0
bootloader_filename=
command_line=console=ttyS0 root=/dev/vda disk_device=/dev/vda rw
dtb_addr=2279604224
dtb_filename=m5out/device.dtb
entry_point=2147483648
eventq_index=0
exit_on_kernel_oops=false
exit_on_kernel_panic=true
kernel_addr=0
object_file=/home/francio/.cache/gem5/riscv-bootloader-vmlinux-5.10
on_oops=DumpDmesgAndExit
on_panic=DumpDmesgAndExit
remote_gdb_port=#7000
wait_for_remote_gdb=false

[root]
type=Root
children=board
eventq_index=0
full_system=true
sim_quantum=0
time_sync_enable=false
time_sync_period=100000000000
time_sync_spin_threshold=100000000

