
==========================================================================
finish report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
finish report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
finish report_worst_slack
--------------------------------------------------------------------------
worst slack 0.00

==========================================================================
finish report_clock_skew
--------------------------------------------------------------------------
Clock core_clock
   0.14 source latency wr_ptr[0]$_SDFFE_PN0P_/CK ^
  -0.15 target latency mem[3][14]$_DFFE_PP_/CK ^
   0.00 CRPR
--------------
  -0.01 setup skew


==========================================================================
finish report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: clear_errors (input port clocked by core_clock)
Endpoint: error_detected$_SDFF_PN0_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 ^ input external delay
     1    1.11    0.00    0.00    0.20 ^ clear_errors (in)
                                         clear_errors (net)
                  0.00    0.00    0.20 ^ input1/A (BUF_X1)
     1    1.81    0.01    0.02    0.22 ^ input1/Z (BUF_X1)
                                         net1 (net)
                  0.01    0.00    0.22 ^ _3138_/A (INV_X1)
     1    1.64    0.00    0.01    0.23 v _3138_/ZN (INV_X1)
                                         _0857_ (net)
                  0.00    0.00    0.23 v _3139_/A2 (NAND2_X1)
     1    1.83    0.01    0.01    0.24 ^ _3139_/ZN (NAND2_X1)
                                         _0858_ (net)
                  0.01    0.00    0.24 ^ _3140_/B2 (AOI21_X1)
     1    1.16    0.01    0.01    0.25 v _3140_/ZN (AOI21_X1)
                                         _0030_ (net)
                  0.01    0.00    0.25 v error_detected$_SDFF_PN0_/D (DFF_X1)
                                  0.25   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    9.35    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (CLKBUF_X3)
     8   28.81    0.02    0.05    0.05 ^ clkbuf_0_clk/Z (CLKBUF_X3)
                                         clknet_0_clk (net)
                  0.02    0.00    0.05 ^ clkbuf_3_7__f_clk/A (CLKBUF_X3)
     9   23.45    0.02    0.05    0.10 ^ clkbuf_3_7__f_clk/Z (CLKBUF_X3)
                                         clknet_3_7__leaf_clk (net)
                  0.02    0.00    0.10 ^ clkbuf_leaf_38_clk/A (CLKBUF_X3)
     8    9.49    0.01    0.04    0.14 ^ clkbuf_leaf_38_clk/Z (CLKBUF_X3)
                                         clknet_leaf_38_clk (net)
                  0.01    0.00    0.14 ^ error_detected$_SDFF_PN0_/CK (DFF_X1)
                          0.00    0.14   clock reconvergence pessimism
                          0.00    0.15   library hold time
                                  0.15   data required time
-----------------------------------------------------------------------------
                                  0.15   data required time
                                 -0.25   data arrival time
-----------------------------------------------------------------------------
                                  0.11   slack (MET)



==========================================================================
finish report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: rd_ptr[0]$_SDFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: rd_data[3] (output port clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    9.35    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (CLKBUF_X3)
     8   28.81    0.02    0.05    0.05 ^ clkbuf_0_clk/Z (CLKBUF_X3)
                                         clknet_0_clk (net)
                  0.02    0.00    0.05 ^ clkbuf_3_7__f_clk/A (CLKBUF_X3)
     9   23.45    0.02    0.05    0.10 ^ clkbuf_3_7__f_clk/Z (CLKBUF_X3)
                                         clknet_3_7__leaf_clk (net)
                  0.02    0.00    0.10 ^ clkbuf_leaf_36_clk/A (CLKBUF_X3)
     8    9.93    0.01    0.04    0.14 ^ clkbuf_leaf_36_clk/Z (CLKBUF_X3)
                                         clknet_leaf_36_clk (net)
                  0.01    0.00    0.14 ^ rd_ptr[0]$_SDFFE_PN0P_/CK (DFF_X2)
     5    9.66    0.02    0.12    0.27 ^ rd_ptr[0]$_SDFFE_PN0P_/Q (DFF_X2)
                                         rd_ptr[0] (net)
                  0.02    0.00    0.27 ^ _4097_/A (HA_X1)
     2    2.79    0.01    0.04    0.30 ^ _4097_/CO (HA_X1)
                                         _2320_ (net)
                  0.01    0.00    0.30 ^ _2358_/A (INV_X1)
     1    2.77    0.01    0.01    0.31 v _2358_/ZN (INV_X1)
                                         _2300_ (net)
                  0.01    0.00    0.31 v _4087_/CI (FA_X1)
     2    6.24    0.02    0.08    0.39 v _4087_/CO (FA_X1)
                                         _2301_ (net)
                  0.02    0.00    0.39 v _2324_/B (XOR2_X2)
     7   11.22    0.02    0.07    0.46 v _2324_/Z (XOR2_X2)
                                         net6 (net)
                  0.02    0.00    0.46 v _2348_/A2 (OR4_X2)
     1    1.69    0.02    0.09    0.55 v _2348_/ZN (OR4_X2)
                                         _0603_ (net)
                  0.02    0.00    0.55 v _2350_/A (MUX2_X2)
     4   19.36    0.02    0.07    0.62 v _2350_/Z (MUX2_X2)
                                         _0605_ (net)
                  0.02    0.00    0.62 v _2351_/A2 (NOR2_X4)
     2   15.53    0.03    0.04    0.67 ^ _2351_/ZN (NOR2_X4)
                                         net9 (net)
                  0.03    0.00    0.67 ^ _2352_/A (INV_X8)
     3   38.24    0.01    0.02    0.68 v _2352_/ZN (INV_X8)
                                         _0606_ (net)
                  0.01    0.00    0.69 v _2353_/A (BUF_X32)
     6   98.12    0.01    0.03    0.71 v _2353_/Z (BUF_X32)
                                         _0607_ (net)
                  0.01    0.01    0.72 v _4048_/A (BUF_X32)
     5   35.79    0.00    0.03    0.75 v _4048_/Z (BUF_X32)
                                         _1704_ (net)
                  0.01    0.00    0.75 v _4068_/B2 (OAI21_X4)
     1    5.01    0.02    0.03    0.78 ^ _4068_/ZN (OAI21_X4)
                                         net54 (net)
                  0.02    0.00    0.78 ^ output54/A (BUF_X2)
     1    0.51    0.00    0.02    0.80 ^ output54/Z (BUF_X2)
                                         rd_data[3] (net)
                  0.00    0.00    0.80 ^ rd_data[3] (out)
                                  0.80   data arrival time

                          1.00    1.00   clock core_clock (rise edge)
                          0.00    1.00   clock network delay (propagated)
                          0.00    1.00   clock reconvergence pessimism
                         -0.20    0.80   output external delay
                                  0.80   data required time
-----------------------------------------------------------------------------
                                  0.80   data required time
                                 -0.80   data arrival time
-----------------------------------------------------------------------------
                                  0.00   slack (MET)



==========================================================================
finish report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: rd_ptr[0]$_SDFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: rd_data[3] (output port clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    9.35    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (CLKBUF_X3)
     8   28.81    0.02    0.05    0.05 ^ clkbuf_0_clk/Z (CLKBUF_X3)
                                         clknet_0_clk (net)
                  0.02    0.00    0.05 ^ clkbuf_3_7__f_clk/A (CLKBUF_X3)
     9   23.45    0.02    0.05    0.10 ^ clkbuf_3_7__f_clk/Z (CLKBUF_X3)
                                         clknet_3_7__leaf_clk (net)
                  0.02    0.00    0.10 ^ clkbuf_leaf_36_clk/A (CLKBUF_X3)
     8    9.93    0.01    0.04    0.14 ^ clkbuf_leaf_36_clk/Z (CLKBUF_X3)
                                         clknet_leaf_36_clk (net)
                  0.01    0.00    0.14 ^ rd_ptr[0]$_SDFFE_PN0P_/CK (DFF_X2)
     5    9.66    0.02    0.12    0.27 ^ rd_ptr[0]$_SDFFE_PN0P_/Q (DFF_X2)
                                         rd_ptr[0] (net)
                  0.02    0.00    0.27 ^ _4097_/A (HA_X1)
     2    2.79    0.01    0.04    0.30 ^ _4097_/CO (HA_X1)
                                         _2320_ (net)
                  0.01    0.00    0.30 ^ _2358_/A (INV_X1)
     1    2.77    0.01    0.01    0.31 v _2358_/ZN (INV_X1)
                                         _2300_ (net)
                  0.01    0.00    0.31 v _4087_/CI (FA_X1)
     2    6.24    0.02    0.08    0.39 v _4087_/CO (FA_X1)
                                         _2301_ (net)
                  0.02    0.00    0.39 v _2324_/B (XOR2_X2)
     7   11.22    0.02    0.07    0.46 v _2324_/Z (XOR2_X2)
                                         net6 (net)
                  0.02    0.00    0.46 v _2348_/A2 (OR4_X2)
     1    1.69    0.02    0.09    0.55 v _2348_/ZN (OR4_X2)
                                         _0603_ (net)
                  0.02    0.00    0.55 v _2350_/A (MUX2_X2)
     4   19.36    0.02    0.07    0.62 v _2350_/Z (MUX2_X2)
                                         _0605_ (net)
                  0.02    0.00    0.62 v _2351_/A2 (NOR2_X4)
     2   15.53    0.03    0.04    0.67 ^ _2351_/ZN (NOR2_X4)
                                         net9 (net)
                  0.03    0.00    0.67 ^ _2352_/A (INV_X8)
     3   38.24    0.01    0.02    0.68 v _2352_/ZN (INV_X8)
                                         _0606_ (net)
                  0.01    0.00    0.69 v _2353_/A (BUF_X32)
     6   98.12    0.01    0.03    0.71 v _2353_/Z (BUF_X32)
                                         _0607_ (net)
                  0.01    0.01    0.72 v _4048_/A (BUF_X32)
     5   35.79    0.00    0.03    0.75 v _4048_/Z (BUF_X32)
                                         _1704_ (net)
                  0.01    0.00    0.75 v _4068_/B2 (OAI21_X4)
     1    5.01    0.02    0.03    0.78 ^ _4068_/ZN (OAI21_X4)
                                         net54 (net)
                  0.02    0.00    0.78 ^ output54/A (BUF_X2)
     1    0.51    0.00    0.02    0.80 ^ output54/Z (BUF_X2)
                                         rd_data[3] (net)
                  0.00    0.00    0.80 ^ rd_data[3] (out)
                                  0.80   data arrival time

                          1.00    1.00   clock core_clock (rise edge)
                          0.00    1.00   clock network delay (propagated)
                          0.00    1.00   clock reconvergence pessimism
                         -0.20    0.80   output external delay
                                  0.80   data required time
-----------------------------------------------------------------------------
                                  0.80   data required time
                                 -0.80   data arrival time
-----------------------------------------------------------------------------
                                  0.00   slack (MET)



==========================================================================
finish report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------
max capacitance

Pin                                    Limit     Cap   Slack
------------------------------------------------------------
_3843_/ZN                              11.48   11.96   -0.47 (VIOLATED)


==========================================================================
finish max_slew_check_slack
--------------------------------------------------------------------------
0.06551306694746017

==========================================================================
finish max_slew_check_limit
--------------------------------------------------------------------------
0.1985349953174591

==========================================================================
finish max_slew_check_slack_limit
--------------------------------------------------------------------------
0.3300

==========================================================================
finish max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
finish max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
finish max_capacitance_check_slack
--------------------------------------------------------------------------
-0.47321444749832153

==========================================================================
finish max_capacitance_check_limit
--------------------------------------------------------------------------
11.482199668884277

==========================================================================
finish max_capacitance_check_slack_limit
--------------------------------------------------------------------------
-0.0412

==========================================================================
finish max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
finish max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
finish max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 1

==========================================================================
finish setup_violation_count
--------------------------------------------------------------------------
setup violation count 0

==========================================================================
finish hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
finish report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: rd_ptr[0]$_SDFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: last_valid_data[2]$_SDFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.05    0.05 ^ clkbuf_0_clk/Z (CLKBUF_X3)
   0.05    0.10 ^ clkbuf_3_7__f_clk/Z (CLKBUF_X3)
   0.04    0.14 ^ clkbuf_leaf_36_clk/Z (CLKBUF_X3)
   0.00    0.14 ^ rd_ptr[0]$_SDFFE_PN0P_/CK (DFF_X2)
   0.12    0.27 ^ rd_ptr[0]$_SDFFE_PN0P_/Q (DFF_X2)
   0.04    0.30 ^ _4097_/CO (HA_X1)
   0.01    0.31 v _2358_/ZN (INV_X1)
   0.08    0.39 v _4087_/CO (FA_X1)
   0.07    0.46 v _2324_/Z (XOR2_X2)
   0.09    0.55 v _2348_/ZN (OR4_X2)
   0.07    0.62 v _2350_/Z (MUX2_X2)
   0.04    0.67 ^ _2351_/ZN (NOR2_X4)
   0.02    0.68 v _2352_/ZN (INV_X8)
   0.05    0.73 v _3618_/Z (CLKBUF_X3)
   0.06    0.80 ^ _3746_/ZN (OAI221_X1)
   0.00    0.80 ^ last_valid_data[2]$_SDFFE_PN0P_/D (DFF_X1)
           0.80   data arrival time

   1.00    1.00   clock core_clock (rise edge)
   0.00    1.00   clock source latency
   0.00    1.00 ^ clk (in)
   0.05    1.05 ^ clkbuf_0_clk/Z (CLKBUF_X3)
   0.05    1.10 ^ clkbuf_3_4__f_clk/Z (CLKBUF_X3)
   0.04    1.14 ^ clkbuf_leaf_12_clk/Z (CLKBUF_X3)
   0.00    1.14 ^ last_valid_data[2]$_SDFFE_PN0P_/CK (DFF_X1)
   0.00    1.14   clock reconvergence pessimism
  -0.04    1.11   library setup time
           1.11   data required time
---------------------------------------------------------
           1.11   data required time
          -0.80   data arrival time
---------------------------------------------------------
           0.31   slack (MET)



==========================================================================
finish report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: error_detected$_SDFF_PN0_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: error_detected$_SDFF_PN0_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.05    0.05 ^ clkbuf_0_clk/Z (CLKBUF_X3)
   0.05    0.10 ^ clkbuf_3_7__f_clk/Z (CLKBUF_X3)
   0.04    0.14 ^ clkbuf_leaf_38_clk/Z (CLKBUF_X3)
   0.00    0.14 ^ error_detected$_SDFF_PN0_/CK (DFF_X1)
   0.09    0.23 v error_detected$_SDFF_PN0_/Q (DFF_X1)
   0.01    0.24 ^ _3139_/ZN (NAND2_X1)
   0.01    0.26 v _3140_/ZN (AOI21_X1)
   0.00    0.26 v error_detected$_SDFF_PN0_/D (DFF_X1)
           0.26   data arrival time

   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.05    0.05 ^ clkbuf_0_clk/Z (CLKBUF_X3)
   0.05    0.10 ^ clkbuf_3_7__f_clk/Z (CLKBUF_X3)
   0.04    0.14 ^ clkbuf_leaf_38_clk/Z (CLKBUF_X3)
   0.00    0.14 ^ error_detected$_SDFF_PN0_/CK (DFF_X1)
   0.00    0.14   clock reconvergence pessimism
   0.00    0.15   library hold time
           0.15   data required time
---------------------------------------------------------
           0.15   data required time
          -0.26   data arrival time
---------------------------------------------------------
           0.11   slack (MET)



==========================================================================
finish critical path target clock latency max path
--------------------------------------------------------------------------
0.1429

==========================================================================
finish critical path target clock latency min path
--------------------------------------------------------------------------
0.1429

==========================================================================
finish critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
finish critical path delay
--------------------------------------------------------------------------
0.7989

==========================================================================
finish critical path slack
--------------------------------------------------------------------------
0.0011

==========================================================================
finish slack div critical path delay
--------------------------------------------------------------------------
0.137689

==========================================================================
finish report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             5.60e-03   4.27e-04   4.46e-05   6.07e-03  34.1%
Combinational          5.18e-03   4.08e-03   6.52e-05   9.32e-03  52.4%
Clock                  1.13e-03   1.25e-03   3.58e-06   2.38e-03  13.4%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  1.19e-02   5.76e-03   1.13e-04   1.78e-02 100.0%
                          67.0%      32.4%       0.6%
