-- ==============================================================
-- RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
-- Version: 2022.2
-- Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity kernel_wrapper_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config9_s is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    start_full_n : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_continue : IN STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    layer8_out_dout : IN STD_LOGIC_VECTOR (95 downto 0);
    layer8_out_num_data_valid : IN STD_LOGIC_VECTOR (8 downto 0);
    layer8_out_fifo_cap : IN STD_LOGIC_VECTOR (8 downto 0);
    layer8_out_empty_n : IN STD_LOGIC;
    layer8_out_read : OUT STD_LOGIC;
    layer9_out_din : OUT STD_LOGIC_VECTOR (255 downto 0);
    layer9_out_num_data_valid : IN STD_LOGIC_VECTOR (6 downto 0);
    layer9_out_fifo_cap : IN STD_LOGIC_VECTOR (6 downto 0);
    layer9_out_full_n : IN STD_LOGIC;
    layer9_out_write : OUT STD_LOGIC;
    start_out : OUT STD_LOGIC;
    start_write : OUT STD_LOGIC );
end;


architecture behav of kernel_wrapper_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config9_s is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv8_0 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    constant ap_const_lv4_C : STD_LOGIC_VECTOR (3 downto 0) := "1100";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv8_A9 : STD_LOGIC_VECTOR (7 downto 0) := "10101001";
    constant ap_const_lv8_1 : STD_LOGIC_VECTOR (7 downto 0) := "00000001";
    constant ap_const_lv32_D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001101";
    constant ap_const_lv32_FFFFFFFF : STD_LOGIC_VECTOR (31 downto 0) := "11111111111111111111111111111111";
    constant ap_const_lv32_54 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001010100";
    constant ap_const_lv32_59 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001011001";
    constant ap_const_lv32_5A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001011010";
    constant ap_const_lv32_5F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001011111";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv32_B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001011";
    constant ap_const_lv32_C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001100";
    constant ap_const_lv32_11 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010001";
    constant ap_const_lv32_12 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010010";
    constant ap_const_lv32_17 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010111";
    constant ap_const_lv32_18 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011000";
    constant ap_const_lv32_1D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011101";
    constant ap_const_lv32_1E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011110";
    constant ap_const_lv32_23 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100011";
    constant ap_const_lv32_24 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100100";
    constant ap_const_lv32_29 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101001";
    constant ap_const_lv32_2A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101010";
    constant ap_const_lv32_2F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101111";
    constant ap_const_lv32_30 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110000";
    constant ap_const_lv32_35 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110101";
    constant ap_const_lv32_36 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110110";
    constant ap_const_lv32_3B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111011";
    constant ap_const_lv32_3C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111100";
    constant ap_const_lv32_41 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001000001";
    constant ap_const_lv32_42 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001000010";
    constant ap_const_lv32_47 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001000111";
    constant ap_const_lv32_48 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001001000";
    constant ap_const_lv32_4D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001001101";
    constant ap_const_lv32_4E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001001110";
    constant ap_const_lv32_53 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001010011";
    constant ap_const_lv4_0 : STD_LOGIC_VECTOR (3 downto 0) := "0000";

attribute shreg_extract : string;
    signal real_start : STD_LOGIC;
    signal start_once_reg : STD_LOGIC := '0';
    signal ap_CS_fsm : STD_LOGIC_VECTOR (0 downto 0) := "1";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter2 : STD_LOGIC := '0';
    signal ap_idle_pp0 : STD_LOGIC;
    signal internal_ap_ready : STD_LOGIC;
    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_block_state1_pp0_stage0_iter0 : BOOLEAN;
    signal ap_block_state2_pp0_stage0_iter1 : BOOLEAN;
    signal icmp_ln191_reg_2668 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln191_reg_2668_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln191_2_reg_2690 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_predicate_op381_write_state3 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter2 : BOOLEAN;
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal icmp_ln241_fu_290_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_condition_exit_pp0_iter0_stage0 : STD_LOGIC;
    signal ap_loop_exit_ready : STD_LOGIC;
    signal ap_ready_int : STD_LOGIC;
    signal sY_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal pY_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal pX_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal sX_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_79 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    signal p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_78 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    signal p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_77 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    signal p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_76 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    signal p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_75 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    signal p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_74 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    signal p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_73 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    signal p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_72 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    signal p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_71 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    signal p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_70 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    signal p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_69 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    signal p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_68 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    signal p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_67 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    signal p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_66 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    signal p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_65 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    signal p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_64 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    signal p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_63 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    signal p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_62 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    signal p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_61 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    signal p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_60 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    signal p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_59 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    signal p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_58 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    signal p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_57 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    signal p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_56 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    signal p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_55 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    signal p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_54 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    signal p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_53 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    signal p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_52 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    signal p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_51 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    signal p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_50 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    signal p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_49 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    signal p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_48 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    signal void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_9_ce0 : STD_LOGIC;
    signal void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_9_we0 : STD_LOGIC;
    signal void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_9_q0 : STD_LOGIC_VECTOR (5 downto 0);
    signal void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_8_ce0 : STD_LOGIC;
    signal void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_8_we0 : STD_LOGIC;
    signal void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_8_d0 : STD_LOGIC_VECTOR (5 downto 0);
    signal void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_8_q0 : STD_LOGIC_VECTOR (5 downto 0);
    signal void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_7_ce0 : STD_LOGIC;
    signal void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_7_we0 : STD_LOGIC;
    signal void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_7_d0 : STD_LOGIC_VECTOR (5 downto 0);
    signal void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_7_q0 : STD_LOGIC_VECTOR (5 downto 0);
    signal void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_6_ce0 : STD_LOGIC;
    signal void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_6_we0 : STD_LOGIC;
    signal void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_6_d0 : STD_LOGIC_VECTOR (5 downto 0);
    signal void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_6_q0 : STD_LOGIC_VECTOR (5 downto 0);
    signal void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_5_ce0 : STD_LOGIC;
    signal void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_5_we0 : STD_LOGIC;
    signal void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_5_d0 : STD_LOGIC_VECTOR (5 downto 0);
    signal void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_5_q0 : STD_LOGIC_VECTOR (5 downto 0);
    signal void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_4_ce0 : STD_LOGIC;
    signal void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_4_we0 : STD_LOGIC;
    signal void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_4_d0 : STD_LOGIC_VECTOR (5 downto 0);
    signal void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_4_q0 : STD_LOGIC_VECTOR (5 downto 0);
    signal void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_3_ce0 : STD_LOGIC;
    signal void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_3_we0 : STD_LOGIC;
    signal void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_3_d0 : STD_LOGIC_VECTOR (5 downto 0);
    signal void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_3_q0 : STD_LOGIC_VECTOR (5 downto 0);
    signal void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_2_ce0 : STD_LOGIC;
    signal void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_2_we0 : STD_LOGIC;
    signal void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_2_d0 : STD_LOGIC_VECTOR (5 downto 0);
    signal void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_2_q0 : STD_LOGIC_VECTOR (5 downto 0);
    signal void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_1_ce0 : STD_LOGIC;
    signal void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_1_we0 : STD_LOGIC;
    signal void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_1_d0 : STD_LOGIC_VECTOR (5 downto 0);
    signal void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_1_q0 : STD_LOGIC_VECTOR (5 downto 0);
    signal void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_ce0 : STD_LOGIC;
    signal void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_we0 : STD_LOGIC;
    signal void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_d0 : STD_LOGIC_VECTOR (5 downto 0);
    signal void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_q0 : STD_LOGIC_VECTOR (5 downto 0);
    signal p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_19_ce0 : STD_LOGIC;
    signal p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_19_we0 : STD_LOGIC;
    signal p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_19_d0 : STD_LOGIC_VECTOR (5 downto 0);
    signal p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_19_q0 : STD_LOGIC_VECTOR (5 downto 0);
    signal p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_18_ce0 : STD_LOGIC;
    signal p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_18_we0 : STD_LOGIC;
    signal p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_18_d0 : STD_LOGIC_VECTOR (5 downto 0);
    signal p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_18_q0 : STD_LOGIC_VECTOR (5 downto 0);
    signal p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_17_ce0 : STD_LOGIC;
    signal p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_17_we0 : STD_LOGIC;
    signal p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_17_d0 : STD_LOGIC_VECTOR (5 downto 0);
    signal p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_17_q0 : STD_LOGIC_VECTOR (5 downto 0);
    signal p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_16_ce0 : STD_LOGIC;
    signal p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_16_we0 : STD_LOGIC;
    signal p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_16_d0 : STD_LOGIC_VECTOR (5 downto 0);
    signal p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_16_q0 : STD_LOGIC_VECTOR (5 downto 0);
    signal p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_15_ce0 : STD_LOGIC;
    signal p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_15_we0 : STD_LOGIC;
    signal p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_15_d0 : STD_LOGIC_VECTOR (5 downto 0);
    signal p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_15_q0 : STD_LOGIC_VECTOR (5 downto 0);
    signal p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_14_ce0 : STD_LOGIC;
    signal p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_14_we0 : STD_LOGIC;
    signal p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_14_d0 : STD_LOGIC_VECTOR (5 downto 0);
    signal p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_14_q0 : STD_LOGIC_VECTOR (5 downto 0);
    signal layer8_out_blk_n : STD_LOGIC;
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal layer9_out_blk_n : STD_LOGIC;
    signal icmp_ln241_reg_2664 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal icmp_ln191_fu_306_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln191_5_fu_320_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln191_5_reg_2672 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln191_6_fu_326_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln191_6_reg_2677 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln212_fu_338_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln212_reg_2682 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln216_fu_392_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln216_reg_2686 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln191_2_fu_1063_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal res_pack_data_fu_1153_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal res_pack_data_reg_2694 : STD_LOGIC_VECTOR (9 downto 0);
    signal res_pack_data_4_fu_1245_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal res_pack_data_4_reg_2699 : STD_LOGIC_VECTOR (9 downto 0);
    signal res_pack_data_5_fu_1337_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal res_pack_data_5_reg_2704 : STD_LOGIC_VECTOR (9 downto 0);
    signal res_pack_data_6_fu_1429_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal res_pack_data_6_reg_2709 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln65_93_fu_1521_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln65_93_reg_2714 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln65_96_fu_1613_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln65_96_reg_2719 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln65_99_fu_1705_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln65_99_reg_2724 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln65_102_fu_1797_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln65_102_reg_2729 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln65_105_fu_1889_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln65_105_reg_2734 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln65_108_fu_1981_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln65_108_reg_2739 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln65_111_fu_2073_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln65_111_reg_2744 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln65_114_fu_2165_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln65_114_reg_2749 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln65_117_fu_2257_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln65_117_reg_2754 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln65_120_fu_2349_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln65_120_reg_2759 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln65_123_fu_2441_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln65_123_reg_2764 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln65_126_fu_2533_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln65_126_reg_2769 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_mux_storemerge_i_phi_fu_275_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln222_fu_2559_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter1_storemerge_i_reg_271 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter0_storemerge_i_reg_271 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln216_fu_386_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln212_fu_332_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln227_fu_358_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal trunc_ln247_fu_415_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal trunc_ln247_24_fu_439_p4 : STD_LOGIC_VECTOR (5 downto 0);
    signal trunc_ln247_25_fu_449_p4 : STD_LOGIC_VECTOR (5 downto 0);
    signal trunc_ln247_26_fu_459_p4 : STD_LOGIC_VECTOR (5 downto 0);
    signal trunc_ln247_27_fu_469_p4 : STD_LOGIC_VECTOR (5 downto 0);
    signal trunc_ln247_28_fu_479_p4 : STD_LOGIC_VECTOR (5 downto 0);
    signal trunc_ln247_29_fu_489_p4 : STD_LOGIC_VECTOR (5 downto 0);
    signal trunc_ln247_30_fu_499_p4 : STD_LOGIC_VECTOR (5 downto 0);
    signal trunc_ln247_31_fu_509_p4 : STD_LOGIC_VECTOR (5 downto 0);
    signal trunc_ln247_32_fu_519_p4 : STD_LOGIC_VECTOR (5 downto 0);
    signal trunc_ln247_33_fu_529_p4 : STD_LOGIC_VECTOR (5 downto 0);
    signal trunc_ln247_34_fu_539_p4 : STD_LOGIC_VECTOR (5 downto 0);
    signal trunc_ln247_35_fu_549_p4 : STD_LOGIC_VECTOR (5 downto 0);
    signal trunc_ln247_36_fu_559_p4 : STD_LOGIC_VECTOR (5 downto 0);
    signal trunc_ln247_s_fu_419_p4 : STD_LOGIC_VECTOR (5 downto 0);
    signal trunc_ln247_23_fu_429_p4 : STD_LOGIC_VECTOR (5 downto 0);
    signal indvar_flatten_fu_254 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln241_fu_296_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_loop_init : STD_LOGIC;
    signal ap_sig_allocacmp_indvar_flatten_load : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_block_pp0_stage0_01001 : BOOLEAN;
    signal select_ln227_fu_350_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal and_ln191_fu_1059_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln191_4_fu_1053_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal pool_window_V_fu_1069_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal pool_window_V_96_fu_1077_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal icmp_ln1651_fu_1101_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1651_fu_1107_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal pool_window_V_97_fu_1085_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal pool_window_V_98_fu_1093_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal icmp_ln1651_80_fu_1121_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1651_80_fu_1127_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln65_fu_1113_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln65_80_fu_1133_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal icmp_ln1651_81_fu_1141_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1651_81_fu_1147_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal pool_window_V_99_fu_1161_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal pool_window_V_100_fu_1169_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal icmp_ln1651_82_fu_1193_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1651_82_fu_1199_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal pool_window_V_101_fu_1177_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal pool_window_V_102_fu_1185_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal icmp_ln1651_83_fu_1213_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1651_83_fu_1219_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln65_82_fu_1205_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln65_83_fu_1225_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal icmp_ln1651_84_fu_1233_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1651_84_fu_1239_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal pool_window_V_103_fu_1253_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal pool_window_V_104_fu_1261_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal icmp_ln1651_85_fu_1285_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1651_85_fu_1291_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal pool_window_V_105_fu_1269_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal pool_window_V_106_fu_1277_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal icmp_ln1651_86_fu_1305_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1651_86_fu_1311_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln65_85_fu_1297_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln65_86_fu_1317_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal icmp_ln1651_87_fu_1325_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1651_87_fu_1331_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal pool_window_V_107_fu_1345_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal pool_window_V_108_fu_1353_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal icmp_ln1651_88_fu_1377_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1651_88_fu_1383_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal pool_window_V_109_fu_1361_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal pool_window_V_110_fu_1369_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal icmp_ln1651_89_fu_1397_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1651_89_fu_1403_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln65_88_fu_1389_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln65_89_fu_1409_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal icmp_ln1651_90_fu_1417_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1651_90_fu_1423_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal pool_window_V_111_fu_1437_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal pool_window_V_112_fu_1445_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal icmp_ln1651_91_fu_1469_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1651_91_fu_1475_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal pool_window_V_113_fu_1453_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal pool_window_V_114_fu_1461_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal icmp_ln1651_92_fu_1489_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1651_92_fu_1495_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln65_91_fu_1481_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln65_92_fu_1501_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal icmp_ln1651_93_fu_1509_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1651_93_fu_1515_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal pool_window_V_115_fu_1529_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal pool_window_V_116_fu_1537_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal icmp_ln1651_94_fu_1561_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1651_94_fu_1567_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal pool_window_V_117_fu_1545_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal pool_window_V_118_fu_1553_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal icmp_ln1651_95_fu_1581_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1651_95_fu_1587_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln65_94_fu_1573_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln65_95_fu_1593_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal icmp_ln1651_96_fu_1601_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1651_96_fu_1607_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal pool_window_V_119_fu_1621_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal pool_window_V_120_fu_1629_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal icmp_ln1651_97_fu_1653_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1651_97_fu_1659_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal pool_window_V_121_fu_1637_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal pool_window_V_122_fu_1645_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal icmp_ln1651_98_fu_1673_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1651_98_fu_1679_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln65_97_fu_1665_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln65_98_fu_1685_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal icmp_ln1651_99_fu_1693_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1651_99_fu_1699_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal pool_window_V_123_fu_1713_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal pool_window_V_124_fu_1721_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal icmp_ln1651_100_fu_1745_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1651_100_fu_1751_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal pool_window_V_125_fu_1729_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal pool_window_V_126_fu_1737_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal icmp_ln1651_101_fu_1765_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1651_101_fu_1771_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln65_100_fu_1757_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln65_101_fu_1777_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal icmp_ln1651_102_fu_1785_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1651_102_fu_1791_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal pool_window_V_127_fu_1805_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal pool_window_V_128_fu_1813_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal icmp_ln1651_103_fu_1837_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1651_103_fu_1843_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal pool_window_V_129_fu_1821_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal pool_window_V_130_fu_1829_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal icmp_ln1651_104_fu_1857_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1651_104_fu_1863_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln65_103_fu_1849_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln65_104_fu_1869_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal icmp_ln1651_105_fu_1877_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1651_105_fu_1883_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal pool_window_V_131_fu_1897_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal pool_window_V_132_fu_1905_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal icmp_ln1651_106_fu_1929_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1651_106_fu_1935_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal pool_window_V_133_fu_1913_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal pool_window_V_134_fu_1921_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal icmp_ln1651_107_fu_1949_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1651_107_fu_1955_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln65_106_fu_1941_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln65_107_fu_1961_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal icmp_ln1651_108_fu_1969_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1651_108_fu_1975_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal pool_window_V_135_fu_1989_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal pool_window_V_136_fu_1997_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal icmp_ln1651_109_fu_2021_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1651_109_fu_2027_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal pool_window_V_137_fu_2005_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal pool_window_V_138_fu_2013_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal icmp_ln1651_110_fu_2041_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1651_110_fu_2047_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln65_109_fu_2033_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln65_110_fu_2053_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal icmp_ln1651_111_fu_2061_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1651_111_fu_2067_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal pool_window_V_139_fu_2081_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal pool_window_V_140_fu_2089_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal icmp_ln1651_112_fu_2113_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1651_112_fu_2119_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal pool_window_V_141_fu_2097_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal pool_window_V_142_fu_2105_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal icmp_ln1651_113_fu_2133_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1651_113_fu_2139_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln65_112_fu_2125_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln65_113_fu_2145_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal icmp_ln1651_114_fu_2153_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1651_114_fu_2159_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal pool_window_V_143_fu_2173_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal pool_window_V_144_fu_2181_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal icmp_ln1651_115_fu_2205_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1651_115_fu_2211_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal pool_window_V_145_fu_2189_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal pool_window_V_146_fu_2197_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal icmp_ln1651_116_fu_2225_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1651_116_fu_2231_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln65_115_fu_2217_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln65_116_fu_2237_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal icmp_ln1651_117_fu_2245_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1651_117_fu_2251_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal pool_window_V_147_fu_2265_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal pool_window_V_148_fu_2273_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal icmp_ln1651_118_fu_2297_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1651_118_fu_2303_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal pool_window_V_149_fu_2281_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal pool_window_V_150_fu_2289_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal icmp_ln1651_119_fu_2317_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1651_119_fu_2323_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln65_118_fu_2309_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln65_119_fu_2329_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal icmp_ln1651_120_fu_2337_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1651_120_fu_2343_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal pool_window_V_151_fu_2357_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal pool_window_V_152_fu_2365_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal icmp_ln1651_121_fu_2389_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1651_121_fu_2395_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal pool_window_V_153_fu_2373_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal pool_window_V_154_fu_2381_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal icmp_ln1651_122_fu_2409_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1651_122_fu_2415_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln65_121_fu_2401_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln65_122_fu_2421_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal icmp_ln1651_123_fu_2429_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1651_123_fu_2435_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal pool_window_V_155_fu_2449_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal pool_window_V_156_fu_2457_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal icmp_ln1651_124_fu_2481_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1651_124_fu_2487_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal pool_window_V_157_fu_2465_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal pool_window_V_158_fu_2473_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal icmp_ln1651_125_fu_2501_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1651_125_fu_2507_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln65_124_fu_2493_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln65_125_fu_2513_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal icmp_ln1651_126_fu_2521_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1651_126_fu_2527_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln222_fu_2545_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln222_fu_2551_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln837_28_fu_2614_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln837_27_fu_2611_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln837_26_fu_2608_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln837_25_fu_2605_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln837_24_fu_2602_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln837_23_fu_2599_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln837_22_fu_2596_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln837_21_fu_2593_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln837_20_fu_2590_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln837_19_fu_2587_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln837_fu_2584_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln184_6_fu_2581_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln184_5_fu_2578_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln184_4_fu_2575_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln184_fu_2572_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal or_ln208_s_fu_2617_p17 : STD_LOGIC_VECTOR (249 downto 0);
    signal ap_continue_int : STD_LOGIC;
    signal ap_done_int : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter1_reg : STD_LOGIC;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_enable_pp0 : STD_LOGIC;
    signal ap_start_int : STD_LOGIC;
    signal ap_condition_360 : BOOLEAN;
    signal ap_condition_358 : BOOLEAN;
    signal ap_condition_497 : BOOLEAN;
    signal ap_condition_384 : BOOLEAN;
    signal ap_ce_reg : STD_LOGIC;

    component kernel_wrapper_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config9_s_void_pooling2d_buf3i2 IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (3 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (5 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (5 downto 0) );
    end component;


    component kernel_wrapper_flow_control_loop_pipe IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_start_int : OUT STD_LOGIC;
        ap_loop_init : OUT STD_LOGIC;
        ap_ready_int : IN STD_LOGIC;
        ap_loop_exit_ready : IN STD_LOGIC;
        ap_loop_exit_done : IN STD_LOGIC;
        ap_continue_int : OUT STD_LOGIC;
        ap_done_int : IN STD_LOGIC;
        ap_continue : IN STD_LOGIC );
    end component;



begin
    void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_9_U : component kernel_wrapper_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config9_s_void_pooling2d_buf3i2
    generic map (
        DataWidth => 6,
        AddressRange => 13,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => ap_const_lv4_C,
        ce0 => void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_9_ce0,
        we0 => void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_9_we0,
        d0 => trunc_ln247_fu_415_p1,
        q0 => void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_9_q0);

    void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_8_U : component kernel_wrapper_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config9_s_void_pooling2d_buf3i2
    generic map (
        DataWidth => 6,
        AddressRange => 13,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => ap_const_lv4_C,
        ce0 => void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_8_ce0,
        we0 => void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_8_we0,
        d0 => void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_8_d0,
        q0 => void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_8_q0);

    void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_7_U : component kernel_wrapper_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config9_s_void_pooling2d_buf3i2
    generic map (
        DataWidth => 6,
        AddressRange => 13,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => ap_const_lv4_C,
        ce0 => void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_7_ce0,
        we0 => void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_7_we0,
        d0 => void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_7_d0,
        q0 => void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_7_q0);

    void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_6_U : component kernel_wrapper_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config9_s_void_pooling2d_buf3i2
    generic map (
        DataWidth => 6,
        AddressRange => 13,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => ap_const_lv4_C,
        ce0 => void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_6_ce0,
        we0 => void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_6_we0,
        d0 => void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_6_d0,
        q0 => void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_6_q0);

    void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_5_U : component kernel_wrapper_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config9_s_void_pooling2d_buf3i2
    generic map (
        DataWidth => 6,
        AddressRange => 13,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => ap_const_lv4_C,
        ce0 => void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_5_ce0,
        we0 => void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_5_we0,
        d0 => void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_5_d0,
        q0 => void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_5_q0);

    void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_4_U : component kernel_wrapper_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config9_s_void_pooling2d_buf3i2
    generic map (
        DataWidth => 6,
        AddressRange => 13,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => ap_const_lv4_C,
        ce0 => void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_4_ce0,
        we0 => void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_4_we0,
        d0 => void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_4_d0,
        q0 => void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_4_q0);

    void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_3_U : component kernel_wrapper_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config9_s_void_pooling2d_buf3i2
    generic map (
        DataWidth => 6,
        AddressRange => 13,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => ap_const_lv4_C,
        ce0 => void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_3_ce0,
        we0 => void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_3_we0,
        d0 => void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_3_d0,
        q0 => void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_3_q0);

    void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_2_U : component kernel_wrapper_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config9_s_void_pooling2d_buf3i2
    generic map (
        DataWidth => 6,
        AddressRange => 13,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => ap_const_lv4_C,
        ce0 => void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_2_ce0,
        we0 => void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_2_we0,
        d0 => void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_2_d0,
        q0 => void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_2_q0);

    void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_1_U : component kernel_wrapper_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config9_s_void_pooling2d_buf3i2
    generic map (
        DataWidth => 6,
        AddressRange => 13,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => ap_const_lv4_C,
        ce0 => void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_1_ce0,
        we0 => void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_1_we0,
        d0 => void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_1_d0,
        q0 => void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_1_q0);

    void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_U : component kernel_wrapper_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config9_s_void_pooling2d_buf3i2
    generic map (
        DataWidth => 6,
        AddressRange => 13,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => ap_const_lv4_C,
        ce0 => void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_ce0,
        we0 => void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_we0,
        d0 => void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_d0,
        q0 => void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_q0);

    p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_19_U : component kernel_wrapper_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config9_s_void_pooling2d_buf3i2
    generic map (
        DataWidth => 6,
        AddressRange => 13,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => ap_const_lv4_C,
        ce0 => p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_19_ce0,
        we0 => p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_19_we0,
        d0 => p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_19_d0,
        q0 => p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_19_q0);

    p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_18_U : component kernel_wrapper_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config9_s_void_pooling2d_buf3i2
    generic map (
        DataWidth => 6,
        AddressRange => 13,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => ap_const_lv4_C,
        ce0 => p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_18_ce0,
        we0 => p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_18_we0,
        d0 => p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_18_d0,
        q0 => p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_18_q0);

    p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_17_U : component kernel_wrapper_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config9_s_void_pooling2d_buf3i2
    generic map (
        DataWidth => 6,
        AddressRange => 13,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => ap_const_lv4_C,
        ce0 => p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_17_ce0,
        we0 => p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_17_we0,
        d0 => p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_17_d0,
        q0 => p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_17_q0);

    p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_16_U : component kernel_wrapper_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config9_s_void_pooling2d_buf3i2
    generic map (
        DataWidth => 6,
        AddressRange => 13,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => ap_const_lv4_C,
        ce0 => p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_16_ce0,
        we0 => p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_16_we0,
        d0 => p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_16_d0,
        q0 => p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_16_q0);

    p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_15_U : component kernel_wrapper_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config9_s_void_pooling2d_buf3i2
    generic map (
        DataWidth => 6,
        AddressRange => 13,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => ap_const_lv4_C,
        ce0 => p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_15_ce0,
        we0 => p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_15_we0,
        d0 => p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_15_d0,
        q0 => p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_15_q0);

    p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_14_U : component kernel_wrapper_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config9_s_void_pooling2d_buf3i2
    generic map (
        DataWidth => 6,
        AddressRange => 13,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => ap_const_lv4_C,
        ce0 => p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_14_ce0,
        we0 => p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_14_we0,
        d0 => p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_14_d0,
        q0 => p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_14_q0);

    flow_control_loop_pipe_U : component kernel_wrapper_flow_control_loop_pipe
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => real_start,
        ap_ready => internal_ap_ready,
        ap_done => ap_done,
        ap_start_int => ap_start_int,
        ap_loop_init => ap_loop_init,
        ap_ready_int => ap_ready_int,
        ap_loop_exit_ready => ap_condition_exit_pp0_iter0_stage0,
        ap_loop_exit_done => ap_done_int,
        ap_continue_int => ap_continue_int,
        ap_done_int => ap_done_int,
        ap_continue => ap_continue);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue_int = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_loop_exit_ready_pp0_iter1_reg = ap_const_logic_1))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_condition_exit_pp0_iter0_stage0)) then 
                    ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
                elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    ap_enable_reg_pp0_iter1 <= ap_start_int;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
                end if; 
            end if;
        end if;
    end process;


    start_once_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                start_once_reg <= ap_const_logic_0;
            else
                if (((real_start = ap_const_logic_1) and (internal_ap_ready = ap_const_logic_0))) then 
                    start_once_reg <= ap_const_logic_1;
                elsif ((internal_ap_ready = ap_const_logic_1)) then 
                    start_once_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    ap_phi_reg_pp0_iter1_storemerge_i_reg_271_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_358)) then
                if ((ap_const_boolean_1 = ap_condition_360)) then 
                    ap_phi_reg_pp0_iter1_storemerge_i_reg_271 <= ap_const_lv32_0;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_storemerge_i_reg_271 <= ap_phi_reg_pp0_iter0_storemerge_i_reg_271;
                end if;
            end if; 
        end if;
    end process;

    indvar_flatten_fu_254_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_358)) then
                if ((icmp_ln241_fu_290_p2 = ap_const_lv1_0)) then 
                    indvar_flatten_fu_254 <= add_ln241_fu_296_p2;
                elsif ((ap_loop_init = ap_const_logic_1)) then 
                    indvar_flatten_fu_254 <= ap_const_lv8_0;
                end if;
            end if; 
        end if;
    end process;

    pX_1_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_497)) then
                if ((icmp_ln212_fu_338_p2 = ap_const_lv1_1)) then 
                    pX_1 <= ap_const_lv32_0;
                elsif ((icmp_ln212_fu_338_p2 = ap_const_lv1_0)) then 
                    pX_1 <= add_ln212_fu_332_p2;
                end if;
            end if; 
        end if;
    end process;

    pY_1_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_384)) then
                if ((icmp_ln216_fu_392_p2 = ap_const_lv1_1)) then 
                    pY_1 <= ap_const_lv32_0;
                elsif ((icmp_ln216_fu_392_p2 = ap_const_lv1_0)) then 
                    pY_1 <= add_ln216_fu_386_p2;
                end if;
            end if; 
        end if;
    end process;

    sX_1_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_497)) then
                if ((icmp_ln212_fu_338_p2 = ap_const_lv1_1)) then 
                    sX_1 <= ap_const_lv32_0;
                elsif ((icmp_ln212_fu_338_p2 = ap_const_lv1_0)) then 
                    sX_1 <= add_ln227_fu_358_p2;
                end if;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln191_reg_2668 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                and_ln191_2_reg_2690 <= and_ln191_2_fu_1063_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
                icmp_ln191_reg_2668_pp0_iter1_reg <= icmp_ln191_reg_2668;
                icmp_ln241_reg_2664 <= icmp_ln241_fu_290_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln241_fu_290_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln191_fu_306_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                icmp_ln191_5_reg_2672 <= icmp_ln191_5_fu_320_p2;
                icmp_ln191_6_reg_2677 <= icmp_ln191_6_fu_326_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln241_fu_290_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                icmp_ln191_reg_2668 <= icmp_ln191_fu_306_p2;
                icmp_ln212_reg_2682 <= icmp_ln212_fu_338_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln241_fu_290_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln212_fu_338_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                icmp_ln216_reg_2686 <= icmp_ln216_fu_392_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_48 <= layer8_out_dout(95 downto 90);
                p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_49 <= layer8_out_dout(89 downto 84);
                p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_50 <= layer8_out_dout(83 downto 78);
                p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_51 <= layer8_out_dout(77 downto 72);
                p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_52 <= layer8_out_dout(71 downto 66);
                p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_53 <= layer8_out_dout(65 downto 60);
                p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_54 <= layer8_out_dout(59 downto 54);
                p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_55 <= layer8_out_dout(53 downto 48);
                p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_56 <= layer8_out_dout(47 downto 42);
                p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_57 <= layer8_out_dout(41 downto 36);
                p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_58 <= layer8_out_dout(35 downto 30);
                p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_59 <= layer8_out_dout(29 downto 24);
                p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_60 <= layer8_out_dout(23 downto 18);
                p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_61 <= layer8_out_dout(17 downto 12);
                p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_62 <= layer8_out_dout(11 downto 6);
                p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_63 <= trunc_ln247_fu_415_p1;
                p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_64 <= p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_14_q0;
                p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_65 <= p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_15_q0;
                p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_66 <= p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_16_q0;
                p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_67 <= p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_17_q0;
                p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_68 <= p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_18_q0;
                p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_69 <= p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_19_q0;
                p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_70 <= void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_q0;
                p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_71 <= void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_1_q0;
                p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_72 <= void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_2_q0;
                p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_73 <= void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_3_q0;
                p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_74 <= void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_4_q0;
                p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_75 <= void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_5_q0;
                p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_76 <= void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_6_q0;
                p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_77 <= void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_7_q0;
                p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_78 <= void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_8_q0;
                p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_79 <= void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_9_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_lv1_1 = and_ln191_2_fu_1063_p2) and (icmp_ln191_reg_2668 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                    res_pack_data_4_reg_2699(9 downto 4) <= res_pack_data_4_fu_1245_p3(9 downto 4);
                    res_pack_data_5_reg_2704(9 downto 4) <= res_pack_data_5_fu_1337_p3(9 downto 4);
                    res_pack_data_6_reg_2709(9 downto 4) <= res_pack_data_6_fu_1429_p3(9 downto 4);
                    res_pack_data_reg_2694(9 downto 4) <= res_pack_data_fu_1153_p3(9 downto 4);
                    select_ln65_102_reg_2729(9 downto 4) <= select_ln65_102_fu_1797_p3(9 downto 4);
                    select_ln65_105_reg_2734(9 downto 4) <= select_ln65_105_fu_1889_p3(9 downto 4);
                    select_ln65_108_reg_2739(9 downto 4) <= select_ln65_108_fu_1981_p3(9 downto 4);
                    select_ln65_111_reg_2744(9 downto 4) <= select_ln65_111_fu_2073_p3(9 downto 4);
                    select_ln65_114_reg_2749(9 downto 4) <= select_ln65_114_fu_2165_p3(9 downto 4);
                    select_ln65_117_reg_2754(9 downto 4) <= select_ln65_117_fu_2257_p3(9 downto 4);
                    select_ln65_120_reg_2759(9 downto 4) <= select_ln65_120_fu_2349_p3(9 downto 4);
                    select_ln65_123_reg_2764(9 downto 4) <= select_ln65_123_fu_2441_p3(9 downto 4);
                    select_ln65_126_reg_2769(9 downto 4) <= select_ln65_126_fu_2533_p3(9 downto 4);
                    select_ln65_93_reg_2714(9 downto 4) <= select_ln65_93_fu_1521_p3(9 downto 4);
                    select_ln65_96_reg_2719(9 downto 4) <= select_ln65_96_fu_1613_p3(9 downto 4);
                    select_ln65_99_reg_2724(9 downto 4) <= select_ln65_99_fu_1705_p3(9 downto 4);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (icmp_ln212_reg_2682 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                sY_1 <= ap_phi_mux_storemerge_i_phi_fu_275_p4;
            end if;
        end if;
    end process;
    res_pack_data_reg_2694(3 downto 0) <= "0000";
    res_pack_data_4_reg_2699(3 downto 0) <= "0000";
    res_pack_data_5_reg_2704(3 downto 0) <= "0000";
    res_pack_data_6_reg_2709(3 downto 0) <= "0000";
    select_ln65_93_reg_2714(3 downto 0) <= "0000";
    select_ln65_96_reg_2719(3 downto 0) <= "0000";
    select_ln65_99_reg_2724(3 downto 0) <= "0000";
    select_ln65_102_reg_2729(3 downto 0) <= "0000";
    select_ln65_105_reg_2734(3 downto 0) <= "0000";
    select_ln65_108_reg_2739(3 downto 0) <= "0000";
    select_ln65_111_reg_2744(3 downto 0) <= "0000";
    select_ln65_114_reg_2749(3 downto 0) <= "0000";
    select_ln65_117_reg_2754(3 downto 0) <= "0000";
    select_ln65_120_reg_2759(3 downto 0) <= "0000";
    select_ln65_123_reg_2764(3 downto 0) <= "0000";
    select_ln65_126_reg_2769(3 downto 0) <= "0000";

    ap_NS_fsm_assign_proc : process (ap_CS_fsm)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_pp0_stage0 => 
                ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
            when others =>  
                ap_NS_fsm <= "X";
        end case;
    end process;
    add_ln212_fu_332_p2 <= std_logic_vector(unsigned(pX_1) + unsigned(ap_const_lv32_1));
    add_ln216_fu_386_p2 <= std_logic_vector(unsigned(pY_1) + unsigned(ap_const_lv32_1));
    add_ln222_fu_2559_p2 <= std_logic_vector(unsigned(sY_1) + unsigned(select_ln222_fu_2551_p3));
    add_ln227_fu_358_p2 <= std_logic_vector(unsigned(sX_1) + unsigned(select_ln227_fu_350_p3));
    add_ln241_fu_296_p2 <= std_logic_vector(unsigned(ap_sig_allocacmp_indvar_flatten_load) + unsigned(ap_const_lv8_1));
    and_ln191_2_fu_1063_p2 <= (icmp_ln191_4_fu_1053_p2 and and_ln191_fu_1059_p2);
    and_ln191_fu_1059_p2 <= (icmp_ln191_6_reg_2677 and icmp_ln191_5_reg_2672);
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(0);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage0_01001_assign_proc : process(ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_done_reg, layer8_out_empty_n, layer9_out_full_n, ap_predicate_op381_write_state3, ap_start_int)
    begin
                ap_block_pp0_stage0_01001 <= ((ap_done_reg = ap_const_logic_1) or ((ap_predicate_op381_write_state3 = ap_const_boolean_1) and (layer9_out_full_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((layer8_out_empty_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)) or ((ap_done_reg = ap_const_logic_1) and (ap_start_int = ap_const_logic_1)));
    end process;


    ap_block_pp0_stage0_11001_assign_proc : process(ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_done_reg, layer8_out_empty_n, layer9_out_full_n, ap_predicate_op381_write_state3, ap_start_int)
    begin
                ap_block_pp0_stage0_11001 <= ((ap_done_reg = ap_const_logic_1) or ((ap_predicate_op381_write_state3 = ap_const_boolean_1) and (layer9_out_full_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((layer8_out_empty_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)) or ((ap_done_reg = ap_const_logic_1) and (ap_start_int = ap_const_logic_1)));
    end process;


    ap_block_pp0_stage0_subdone_assign_proc : process(ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_done_reg, layer8_out_empty_n, layer9_out_full_n, ap_predicate_op381_write_state3, ap_start_int)
    begin
                ap_block_pp0_stage0_subdone <= ((ap_done_reg = ap_const_logic_1) or ((ap_predicate_op381_write_state3 = ap_const_boolean_1) and (layer9_out_full_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((layer8_out_empty_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)) or ((ap_done_reg = ap_const_logic_1) and (ap_start_int = ap_const_logic_1)));
    end process;


    ap_block_state1_pp0_stage0_iter0_assign_proc : process(ap_done_reg)
    begin
                ap_block_state1_pp0_stage0_iter0 <= (ap_done_reg = ap_const_logic_1);
    end process;


    ap_block_state2_pp0_stage0_iter1_assign_proc : process(layer8_out_empty_n)
    begin
                ap_block_state2_pp0_stage0_iter1 <= (layer8_out_empty_n = ap_const_logic_0);
    end process;


    ap_block_state3_pp0_stage0_iter2_assign_proc : process(layer9_out_full_n, ap_predicate_op381_write_state3)
    begin
                ap_block_state3_pp0_stage0_iter2 <= ((ap_predicate_op381_write_state3 = ap_const_boolean_1) and (layer9_out_full_n = ap_const_logic_0));
    end process;


    ap_condition_358_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_start_int)
    begin
                ap_condition_358 <= ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_start_int = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0));
    end process;


    ap_condition_360_assign_proc : process(icmp_ln241_fu_290_p2, icmp_ln212_fu_338_p2, icmp_ln216_fu_392_p2)
    begin
                ap_condition_360 <= ((icmp_ln241_fu_290_p2 = ap_const_lv1_0) and (icmp_ln216_fu_392_p2 = ap_const_lv1_1) and (icmp_ln212_fu_338_p2 = ap_const_lv1_1));
    end process;


    ap_condition_384_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln241_fu_290_p2, ap_block_pp0_stage0_11001, icmp_ln212_fu_338_p2, ap_start_int)
    begin
                ap_condition_384 <= ((icmp_ln241_fu_290_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln212_fu_338_p2 = ap_const_lv1_1) and (ap_start_int = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0));
    end process;


    ap_condition_497_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln241_fu_290_p2, ap_block_pp0_stage0_11001, ap_start_int)
    begin
                ap_condition_497 <= ((icmp_ln241_fu_290_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_start_int = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0));
    end process;


    ap_condition_exit_pp0_iter0_stage0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_subdone, icmp_ln241_fu_290_p2, ap_start_int)
    begin
        if (((icmp_ln241_fu_290_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_start_int = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_condition_exit_pp0_iter0_stage0 <= ap_const_logic_1;
        else 
            ap_condition_exit_pp0_iter0_stage0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_done_int_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_done_reg, ap_block_pp0_stage0_subdone, ap_loop_exit_ready_pp0_iter1_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_loop_exit_ready_pp0_iter1_reg = ap_const_logic_1))) then 
            ap_done_int <= ap_const_logic_1;
        else 
            ap_done_int <= ap_done_reg;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);
    ap_enable_reg_pp0_iter0 <= ap_start_int;

    ap_idle_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_idle_pp0, ap_start_int)
    begin
        if (((ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_start_int = ap_const_logic_0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2)
    begin
        if (((ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;

    ap_loop_exit_ready <= ap_condition_exit_pp0_iter0_stage0;

    ap_phi_mux_storemerge_i_phi_fu_275_p4_assign_proc : process(icmp_ln241_reg_2664, icmp_ln212_reg_2682, icmp_ln216_reg_2686, add_ln222_fu_2559_p2, ap_phi_reg_pp0_iter1_storemerge_i_reg_271)
    begin
        if (((icmp_ln216_reg_2686 = ap_const_lv1_0) and (icmp_ln212_reg_2682 = ap_const_lv1_1) and (icmp_ln241_reg_2664 = ap_const_lv1_0))) then 
            ap_phi_mux_storemerge_i_phi_fu_275_p4 <= add_ln222_fu_2559_p2;
        else 
            ap_phi_mux_storemerge_i_phi_fu_275_p4 <= ap_phi_reg_pp0_iter1_storemerge_i_reg_271;
        end if; 
    end process;

    ap_phi_reg_pp0_iter0_storemerge_i_reg_271 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";

    ap_predicate_op381_write_state3_assign_proc : process(icmp_ln191_reg_2668_pp0_iter1_reg, and_ln191_2_reg_2690)
    begin
                ap_predicate_op381_write_state3 <= ((ap_const_lv1_1 = and_ln191_2_reg_2690) and (icmp_ln191_reg_2668_pp0_iter1_reg = ap_const_lv1_1));
    end process;

    ap_ready <= internal_ap_ready;

    ap_ready_int_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_subdone, ap_start_int)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_start_int = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_ready_int <= ap_const_logic_1;
        else 
            ap_ready_int <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_allocacmp_indvar_flatten_load_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, indvar_flatten_fu_254, ap_loop_init, ap_start_int)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_loop_init = ap_const_logic_1) and (ap_start_int = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_sig_allocacmp_indvar_flatten_load <= ap_const_lv8_0;
        else 
            ap_sig_allocacmp_indvar_flatten_load <= indvar_flatten_fu_254;
        end if; 
    end process;

    icmp_ln1651_100_fu_1745_p2 <= "1" when (unsigned(pool_window_V_123_fu_1713_p3) < unsigned(pool_window_V_124_fu_1721_p3)) else "0";
    icmp_ln1651_101_fu_1765_p2 <= "1" when (unsigned(pool_window_V_125_fu_1729_p3) < unsigned(pool_window_V_126_fu_1737_p3)) else "0";
    icmp_ln1651_102_fu_1785_p2 <= "1" when (unsigned(select_ln65_100_fu_1757_p3) < unsigned(select_ln65_101_fu_1777_p3)) else "0";
    icmp_ln1651_103_fu_1837_p2 <= "1" when (unsigned(pool_window_V_127_fu_1805_p3) < unsigned(pool_window_V_128_fu_1813_p3)) else "0";
    icmp_ln1651_104_fu_1857_p2 <= "1" when (unsigned(pool_window_V_129_fu_1821_p3) < unsigned(pool_window_V_130_fu_1829_p3)) else "0";
    icmp_ln1651_105_fu_1877_p2 <= "1" when (unsigned(select_ln65_103_fu_1849_p3) < unsigned(select_ln65_104_fu_1869_p3)) else "0";
    icmp_ln1651_106_fu_1929_p2 <= "1" when (unsigned(pool_window_V_131_fu_1897_p3) < unsigned(pool_window_V_132_fu_1905_p3)) else "0";
    icmp_ln1651_107_fu_1949_p2 <= "1" when (unsigned(pool_window_V_133_fu_1913_p3) < unsigned(pool_window_V_134_fu_1921_p3)) else "0";
    icmp_ln1651_108_fu_1969_p2 <= "1" when (unsigned(select_ln65_106_fu_1941_p3) < unsigned(select_ln65_107_fu_1961_p3)) else "0";
    icmp_ln1651_109_fu_2021_p2 <= "1" when (unsigned(pool_window_V_135_fu_1989_p3) < unsigned(pool_window_V_136_fu_1997_p3)) else "0";
    icmp_ln1651_110_fu_2041_p2 <= "1" when (unsigned(pool_window_V_137_fu_2005_p3) < unsigned(pool_window_V_138_fu_2013_p3)) else "0";
    icmp_ln1651_111_fu_2061_p2 <= "1" when (unsigned(select_ln65_109_fu_2033_p3) < unsigned(select_ln65_110_fu_2053_p3)) else "0";
    icmp_ln1651_112_fu_2113_p2 <= "1" when (unsigned(pool_window_V_139_fu_2081_p3) < unsigned(pool_window_V_140_fu_2089_p3)) else "0";
    icmp_ln1651_113_fu_2133_p2 <= "1" when (unsigned(pool_window_V_141_fu_2097_p3) < unsigned(pool_window_V_142_fu_2105_p3)) else "0";
    icmp_ln1651_114_fu_2153_p2 <= "1" when (unsigned(select_ln65_112_fu_2125_p3) < unsigned(select_ln65_113_fu_2145_p3)) else "0";
    icmp_ln1651_115_fu_2205_p2 <= "1" when (unsigned(pool_window_V_143_fu_2173_p3) < unsigned(pool_window_V_144_fu_2181_p3)) else "0";
    icmp_ln1651_116_fu_2225_p2 <= "1" when (unsigned(pool_window_V_145_fu_2189_p3) < unsigned(pool_window_V_146_fu_2197_p3)) else "0";
    icmp_ln1651_117_fu_2245_p2 <= "1" when (unsigned(select_ln65_115_fu_2217_p3) < unsigned(select_ln65_116_fu_2237_p3)) else "0";
    icmp_ln1651_118_fu_2297_p2 <= "1" when (unsigned(pool_window_V_147_fu_2265_p3) < unsigned(pool_window_V_148_fu_2273_p3)) else "0";
    icmp_ln1651_119_fu_2317_p2 <= "1" when (unsigned(pool_window_V_149_fu_2281_p3) < unsigned(pool_window_V_150_fu_2289_p3)) else "0";
    icmp_ln1651_120_fu_2337_p2 <= "1" when (unsigned(select_ln65_118_fu_2309_p3) < unsigned(select_ln65_119_fu_2329_p3)) else "0";
    icmp_ln1651_121_fu_2389_p2 <= "1" when (unsigned(pool_window_V_151_fu_2357_p3) < unsigned(pool_window_V_152_fu_2365_p3)) else "0";
    icmp_ln1651_122_fu_2409_p2 <= "1" when (unsigned(pool_window_V_153_fu_2373_p3) < unsigned(pool_window_V_154_fu_2381_p3)) else "0";
    icmp_ln1651_123_fu_2429_p2 <= "1" when (unsigned(select_ln65_121_fu_2401_p3) < unsigned(select_ln65_122_fu_2421_p3)) else "0";
    icmp_ln1651_124_fu_2481_p2 <= "1" when (unsigned(pool_window_V_155_fu_2449_p3) < unsigned(pool_window_V_156_fu_2457_p3)) else "0";
    icmp_ln1651_125_fu_2501_p2 <= "1" when (unsigned(pool_window_V_157_fu_2465_p3) < unsigned(pool_window_V_158_fu_2473_p3)) else "0";
    icmp_ln1651_126_fu_2521_p2 <= "1" when (unsigned(select_ln65_124_fu_2493_p3) < unsigned(select_ln65_125_fu_2513_p3)) else "0";
    icmp_ln1651_80_fu_1121_p2 <= "1" when (unsigned(pool_window_V_97_fu_1085_p3) < unsigned(pool_window_V_98_fu_1093_p3)) else "0";
    icmp_ln1651_81_fu_1141_p2 <= "1" when (unsigned(select_ln65_fu_1113_p3) < unsigned(select_ln65_80_fu_1133_p3)) else "0";
    icmp_ln1651_82_fu_1193_p2 <= "1" when (unsigned(pool_window_V_99_fu_1161_p3) < unsigned(pool_window_V_100_fu_1169_p3)) else "0";
    icmp_ln1651_83_fu_1213_p2 <= "1" when (unsigned(pool_window_V_101_fu_1177_p3) < unsigned(pool_window_V_102_fu_1185_p3)) else "0";
    icmp_ln1651_84_fu_1233_p2 <= "1" when (unsigned(select_ln65_82_fu_1205_p3) < unsigned(select_ln65_83_fu_1225_p3)) else "0";
    icmp_ln1651_85_fu_1285_p2 <= "1" when (unsigned(pool_window_V_103_fu_1253_p3) < unsigned(pool_window_V_104_fu_1261_p3)) else "0";
    icmp_ln1651_86_fu_1305_p2 <= "1" when (unsigned(pool_window_V_105_fu_1269_p3) < unsigned(pool_window_V_106_fu_1277_p3)) else "0";
    icmp_ln1651_87_fu_1325_p2 <= "1" when (unsigned(select_ln65_85_fu_1297_p3) < unsigned(select_ln65_86_fu_1317_p3)) else "0";
    icmp_ln1651_88_fu_1377_p2 <= "1" when (unsigned(pool_window_V_107_fu_1345_p3) < unsigned(pool_window_V_108_fu_1353_p3)) else "0";
    icmp_ln1651_89_fu_1397_p2 <= "1" when (unsigned(pool_window_V_109_fu_1361_p3) < unsigned(pool_window_V_110_fu_1369_p3)) else "0";
    icmp_ln1651_90_fu_1417_p2 <= "1" when (unsigned(select_ln65_88_fu_1389_p3) < unsigned(select_ln65_89_fu_1409_p3)) else "0";
    icmp_ln1651_91_fu_1469_p2 <= "1" when (unsigned(pool_window_V_111_fu_1437_p3) < unsigned(pool_window_V_112_fu_1445_p3)) else "0";
    icmp_ln1651_92_fu_1489_p2 <= "1" when (unsigned(pool_window_V_113_fu_1453_p3) < unsigned(pool_window_V_114_fu_1461_p3)) else "0";
    icmp_ln1651_93_fu_1509_p2 <= "1" when (unsigned(select_ln65_91_fu_1481_p3) < unsigned(select_ln65_92_fu_1501_p3)) else "0";
    icmp_ln1651_94_fu_1561_p2 <= "1" when (unsigned(pool_window_V_115_fu_1529_p3) < unsigned(pool_window_V_116_fu_1537_p3)) else "0";
    icmp_ln1651_95_fu_1581_p2 <= "1" when (unsigned(pool_window_V_117_fu_1545_p3) < unsigned(pool_window_V_118_fu_1553_p3)) else "0";
    icmp_ln1651_96_fu_1601_p2 <= "1" when (unsigned(select_ln65_94_fu_1573_p3) < unsigned(select_ln65_95_fu_1593_p3)) else "0";
    icmp_ln1651_97_fu_1653_p2 <= "1" when (unsigned(pool_window_V_119_fu_1621_p3) < unsigned(pool_window_V_120_fu_1629_p3)) else "0";
    icmp_ln1651_98_fu_1673_p2 <= "1" when (unsigned(pool_window_V_121_fu_1637_p3) < unsigned(pool_window_V_122_fu_1645_p3)) else "0";
    icmp_ln1651_99_fu_1693_p2 <= "1" when (unsigned(select_ln65_97_fu_1665_p3) < unsigned(select_ln65_98_fu_1685_p3)) else "0";
    icmp_ln1651_fu_1101_p2 <= "1" when (unsigned(pool_window_V_fu_1069_p3) < unsigned(pool_window_V_96_fu_1077_p3)) else "0";
    icmp_ln191_4_fu_1053_p2 <= "1" when (sY_1 = ap_const_lv32_1) else "0";
    icmp_ln191_5_fu_320_p2 <= "1" when (signed(pY_1) > signed(ap_const_lv32_0)) else "0";
    icmp_ln191_6_fu_326_p2 <= "1" when (signed(pX_1) > signed(ap_const_lv32_0)) else "0";
    icmp_ln191_fu_306_p2 <= "1" when (sX_1 = ap_const_lv32_1) else "0";
    icmp_ln212_fu_338_p2 <= "1" when (add_ln212_fu_332_p2 = ap_const_lv32_D) else "0";
    icmp_ln216_fu_392_p2 <= "1" when (add_ln216_fu_386_p2 = ap_const_lv32_D) else "0";
    icmp_ln222_fu_2545_p2 <= "1" when (sY_1 = ap_const_lv32_1) else "0";
    icmp_ln241_fu_290_p2 <= "1" when (ap_sig_allocacmp_indvar_flatten_load = ap_const_lv8_A9) else "0";

    layer8_out_blk_n_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, layer8_out_empty_n, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            layer8_out_blk_n <= layer8_out_empty_n;
        else 
            layer8_out_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    layer8_out_read_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            layer8_out_read <= ap_const_logic_1;
        else 
            layer8_out_read <= ap_const_logic_0;
        end if; 
    end process;


    layer9_out_blk_n_assign_proc : process(ap_enable_reg_pp0_iter2, layer9_out_full_n, ap_predicate_op381_write_state3, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_predicate_op381_write_state3 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            layer9_out_blk_n <= layer9_out_full_n;
        else 
            layer9_out_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    layer9_out_din <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln208_s_fu_2617_p17),256));

    layer9_out_write_assign_proc : process(ap_enable_reg_pp0_iter2, ap_predicate_op381_write_state3, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_predicate_op381_write_state3 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            layer9_out_write <= ap_const_logic_1;
        else 
            layer9_out_write <= ap_const_logic_0;
        end if; 
    end process;

    or_ln208_s_fu_2617_p17 <= (((((((((((((((select_ln65_126_reg_2769 & zext_ln837_28_fu_2614_p1) & zext_ln837_27_fu_2611_p1) & zext_ln837_26_fu_2608_p1) & zext_ln837_25_fu_2605_p1) & zext_ln837_24_fu_2602_p1) & zext_ln837_23_fu_2599_p1) & zext_ln837_22_fu_2596_p1) & zext_ln837_21_fu_2593_p1) & zext_ln837_20_fu_2590_p1) & zext_ln837_19_fu_2587_p1) & zext_ln837_fu_2584_p1) & zext_ln184_6_fu_2581_p1) & zext_ln184_5_fu_2578_p1) & zext_ln184_4_fu_2575_p1) & zext_ln184_fu_2572_p1);

    p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_14_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_14_ce0 <= ap_const_logic_1;
        else 
            p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_14_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_14_d0 <= layer8_out_dout(95 downto 90);

    p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_14_we0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_14_we0 <= ap_const_logic_1;
        else 
            p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_14_we0 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_15_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_15_ce0 <= ap_const_logic_1;
        else 
            p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_15_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_15_d0 <= layer8_out_dout(89 downto 84);

    p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_15_we0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_15_we0 <= ap_const_logic_1;
        else 
            p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_15_we0 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_16_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_16_ce0 <= ap_const_logic_1;
        else 
            p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_16_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_16_d0 <= layer8_out_dout(83 downto 78);

    p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_16_we0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_16_we0 <= ap_const_logic_1;
        else 
            p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_16_we0 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_17_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_17_ce0 <= ap_const_logic_1;
        else 
            p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_17_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_17_d0 <= layer8_out_dout(77 downto 72);

    p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_17_we0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_17_we0 <= ap_const_logic_1;
        else 
            p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_17_we0 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_18_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_18_ce0 <= ap_const_logic_1;
        else 
            p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_18_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_18_d0 <= layer8_out_dout(71 downto 66);

    p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_18_we0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_18_we0 <= ap_const_logic_1;
        else 
            p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_18_we0 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_19_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_19_ce0 <= ap_const_logic_1;
        else 
            p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_19_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_19_d0 <= layer8_out_dout(65 downto 60);

    p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_19_we0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_19_we0 <= ap_const_logic_1;
        else 
            p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_19_we0 <= ap_const_logic_0;
        end if; 
    end process;

    pool_window_V_100_fu_1169_p3 <= (void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_8_q0 & ap_const_lv4_0);
    pool_window_V_101_fu_1177_p3 <= (p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_62 & ap_const_lv4_0);
    pool_window_V_102_fu_1185_p3 <= (trunc_ln247_24_fu_439_p4 & ap_const_lv4_0);
    pool_window_V_103_fu_1253_p3 <= (p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_77 & ap_const_lv4_0);
    pool_window_V_104_fu_1261_p3 <= (void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_7_q0 & ap_const_lv4_0);
    pool_window_V_105_fu_1269_p3 <= (p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_61 & ap_const_lv4_0);
    pool_window_V_106_fu_1277_p3 <= (trunc_ln247_25_fu_449_p4 & ap_const_lv4_0);
    pool_window_V_107_fu_1345_p3 <= (p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_76 & ap_const_lv4_0);
    pool_window_V_108_fu_1353_p3 <= (void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_6_q0 & ap_const_lv4_0);
    pool_window_V_109_fu_1361_p3 <= (p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_60 & ap_const_lv4_0);
    pool_window_V_110_fu_1369_p3 <= (trunc_ln247_26_fu_459_p4 & ap_const_lv4_0);
    pool_window_V_111_fu_1437_p3 <= (p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_75 & ap_const_lv4_0);
    pool_window_V_112_fu_1445_p3 <= (void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_5_q0 & ap_const_lv4_0);
    pool_window_V_113_fu_1453_p3 <= (p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_59 & ap_const_lv4_0);
    pool_window_V_114_fu_1461_p3 <= (trunc_ln247_27_fu_469_p4 & ap_const_lv4_0);
    pool_window_V_115_fu_1529_p3 <= (p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_74 & ap_const_lv4_0);
    pool_window_V_116_fu_1537_p3 <= (void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_4_q0 & ap_const_lv4_0);
    pool_window_V_117_fu_1545_p3 <= (p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_58 & ap_const_lv4_0);
    pool_window_V_118_fu_1553_p3 <= (trunc_ln247_28_fu_479_p4 & ap_const_lv4_0);
    pool_window_V_119_fu_1621_p3 <= (p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_73 & ap_const_lv4_0);
    pool_window_V_120_fu_1629_p3 <= (void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_3_q0 & ap_const_lv4_0);
    pool_window_V_121_fu_1637_p3 <= (p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_57 & ap_const_lv4_0);
    pool_window_V_122_fu_1645_p3 <= (trunc_ln247_29_fu_489_p4 & ap_const_lv4_0);
    pool_window_V_123_fu_1713_p3 <= (p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_72 & ap_const_lv4_0);
    pool_window_V_124_fu_1721_p3 <= (void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_2_q0 & ap_const_lv4_0);
    pool_window_V_125_fu_1729_p3 <= (p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_56 & ap_const_lv4_0);
    pool_window_V_126_fu_1737_p3 <= (trunc_ln247_30_fu_499_p4 & ap_const_lv4_0);
    pool_window_V_127_fu_1805_p3 <= (p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_71 & ap_const_lv4_0);
    pool_window_V_128_fu_1813_p3 <= (void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_1_q0 & ap_const_lv4_0);
    pool_window_V_129_fu_1821_p3 <= (p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_55 & ap_const_lv4_0);
    pool_window_V_130_fu_1829_p3 <= (trunc_ln247_31_fu_509_p4 & ap_const_lv4_0);
    pool_window_V_131_fu_1897_p3 <= (p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_70 & ap_const_lv4_0);
    pool_window_V_132_fu_1905_p3 <= (void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_q0 & ap_const_lv4_0);
    pool_window_V_133_fu_1913_p3 <= (p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_54 & ap_const_lv4_0);
    pool_window_V_134_fu_1921_p3 <= (trunc_ln247_32_fu_519_p4 & ap_const_lv4_0);
    pool_window_V_135_fu_1989_p3 <= (p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_69 & ap_const_lv4_0);
    pool_window_V_136_fu_1997_p3 <= (p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_19_q0 & ap_const_lv4_0);
    pool_window_V_137_fu_2005_p3 <= (p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_53 & ap_const_lv4_0);
    pool_window_V_138_fu_2013_p3 <= (trunc_ln247_33_fu_529_p4 & ap_const_lv4_0);
    pool_window_V_139_fu_2081_p3 <= (p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_68 & ap_const_lv4_0);
    pool_window_V_140_fu_2089_p3 <= (p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_18_q0 & ap_const_lv4_0);
    pool_window_V_141_fu_2097_p3 <= (p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_52 & ap_const_lv4_0);
    pool_window_V_142_fu_2105_p3 <= (trunc_ln247_34_fu_539_p4 & ap_const_lv4_0);
    pool_window_V_143_fu_2173_p3 <= (p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_67 & ap_const_lv4_0);
    pool_window_V_144_fu_2181_p3 <= (p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_17_q0 & ap_const_lv4_0);
    pool_window_V_145_fu_2189_p3 <= (p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_51 & ap_const_lv4_0);
    pool_window_V_146_fu_2197_p3 <= (trunc_ln247_35_fu_549_p4 & ap_const_lv4_0);
    pool_window_V_147_fu_2265_p3 <= (p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_66 & ap_const_lv4_0);
    pool_window_V_148_fu_2273_p3 <= (p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_16_q0 & ap_const_lv4_0);
    pool_window_V_149_fu_2281_p3 <= (p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_50 & ap_const_lv4_0);
    pool_window_V_150_fu_2289_p3 <= (trunc_ln247_36_fu_559_p4 & ap_const_lv4_0);
    pool_window_V_151_fu_2357_p3 <= (p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_65 & ap_const_lv4_0);
    pool_window_V_152_fu_2365_p3 <= (p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_15_q0 & ap_const_lv4_0);
    pool_window_V_153_fu_2373_p3 <= (p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_49 & ap_const_lv4_0);
    pool_window_V_154_fu_2381_p3 <= (trunc_ln247_s_fu_419_p4 & ap_const_lv4_0);
    pool_window_V_155_fu_2449_p3 <= (p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_64 & ap_const_lv4_0);
    pool_window_V_156_fu_2457_p3 <= (p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_14_q0 & ap_const_lv4_0);
    pool_window_V_157_fu_2465_p3 <= (p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_48 & ap_const_lv4_0);
    pool_window_V_158_fu_2473_p3 <= (trunc_ln247_23_fu_429_p4 & ap_const_lv4_0);
    pool_window_V_96_fu_1077_p3 <= (void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_9_q0 & ap_const_lv4_0);
    pool_window_V_97_fu_1085_p3 <= (p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_63 & ap_const_lv4_0);
    pool_window_V_98_fu_1093_p3 <= (trunc_ln247_fu_415_p1 & ap_const_lv4_0);
    pool_window_V_99_fu_1161_p3 <= (p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_78 & ap_const_lv4_0);
    pool_window_V_fu_1069_p3 <= (p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_79 & ap_const_lv4_0);

    real_start_assign_proc : process(ap_start, start_full_n, start_once_reg)
    begin
        if (((start_full_n = ap_const_logic_0) and (start_once_reg = ap_const_logic_0))) then 
            real_start <= ap_const_logic_0;
        else 
            real_start <= ap_start;
        end if; 
    end process;

    res_pack_data_4_fu_1245_p3 <= 
        select_ln65_82_fu_1205_p3 when (xor_ln1651_84_fu_1239_p2(0) = '1') else 
        select_ln65_83_fu_1225_p3;
    res_pack_data_5_fu_1337_p3 <= 
        select_ln65_85_fu_1297_p3 when (xor_ln1651_87_fu_1331_p2(0) = '1') else 
        select_ln65_86_fu_1317_p3;
    res_pack_data_6_fu_1429_p3 <= 
        select_ln65_88_fu_1389_p3 when (xor_ln1651_90_fu_1423_p2(0) = '1') else 
        select_ln65_89_fu_1409_p3;
    res_pack_data_fu_1153_p3 <= 
        select_ln65_fu_1113_p3 when (xor_ln1651_81_fu_1147_p2(0) = '1') else 
        select_ln65_80_fu_1133_p3;
    select_ln222_fu_2551_p3 <= 
        ap_const_lv32_FFFFFFFF when (icmp_ln222_fu_2545_p2(0) = '1') else 
        ap_const_lv32_1;
    select_ln227_fu_350_p3 <= 
        ap_const_lv32_FFFFFFFF when (icmp_ln191_fu_306_p2(0) = '1') else 
        ap_const_lv32_1;
    select_ln65_100_fu_1757_p3 <= 
        pool_window_V_123_fu_1713_p3 when (xor_ln1651_100_fu_1751_p2(0) = '1') else 
        pool_window_V_124_fu_1721_p3;
    select_ln65_101_fu_1777_p3 <= 
        pool_window_V_125_fu_1729_p3 when (xor_ln1651_101_fu_1771_p2(0) = '1') else 
        pool_window_V_126_fu_1737_p3;
    select_ln65_102_fu_1797_p3 <= 
        select_ln65_100_fu_1757_p3 when (xor_ln1651_102_fu_1791_p2(0) = '1') else 
        select_ln65_101_fu_1777_p3;
    select_ln65_103_fu_1849_p3 <= 
        pool_window_V_127_fu_1805_p3 when (xor_ln1651_103_fu_1843_p2(0) = '1') else 
        pool_window_V_128_fu_1813_p3;
    select_ln65_104_fu_1869_p3 <= 
        pool_window_V_129_fu_1821_p3 when (xor_ln1651_104_fu_1863_p2(0) = '1') else 
        pool_window_V_130_fu_1829_p3;
    select_ln65_105_fu_1889_p3 <= 
        select_ln65_103_fu_1849_p3 when (xor_ln1651_105_fu_1883_p2(0) = '1') else 
        select_ln65_104_fu_1869_p3;
    select_ln65_106_fu_1941_p3 <= 
        pool_window_V_131_fu_1897_p3 when (xor_ln1651_106_fu_1935_p2(0) = '1') else 
        pool_window_V_132_fu_1905_p3;
    select_ln65_107_fu_1961_p3 <= 
        pool_window_V_133_fu_1913_p3 when (xor_ln1651_107_fu_1955_p2(0) = '1') else 
        pool_window_V_134_fu_1921_p3;
    select_ln65_108_fu_1981_p3 <= 
        select_ln65_106_fu_1941_p3 when (xor_ln1651_108_fu_1975_p2(0) = '1') else 
        select_ln65_107_fu_1961_p3;
    select_ln65_109_fu_2033_p3 <= 
        pool_window_V_135_fu_1989_p3 when (xor_ln1651_109_fu_2027_p2(0) = '1') else 
        pool_window_V_136_fu_1997_p3;
    select_ln65_110_fu_2053_p3 <= 
        pool_window_V_137_fu_2005_p3 when (xor_ln1651_110_fu_2047_p2(0) = '1') else 
        pool_window_V_138_fu_2013_p3;
    select_ln65_111_fu_2073_p3 <= 
        select_ln65_109_fu_2033_p3 when (xor_ln1651_111_fu_2067_p2(0) = '1') else 
        select_ln65_110_fu_2053_p3;
    select_ln65_112_fu_2125_p3 <= 
        pool_window_V_139_fu_2081_p3 when (xor_ln1651_112_fu_2119_p2(0) = '1') else 
        pool_window_V_140_fu_2089_p3;
    select_ln65_113_fu_2145_p3 <= 
        pool_window_V_141_fu_2097_p3 when (xor_ln1651_113_fu_2139_p2(0) = '1') else 
        pool_window_V_142_fu_2105_p3;
    select_ln65_114_fu_2165_p3 <= 
        select_ln65_112_fu_2125_p3 when (xor_ln1651_114_fu_2159_p2(0) = '1') else 
        select_ln65_113_fu_2145_p3;
    select_ln65_115_fu_2217_p3 <= 
        pool_window_V_143_fu_2173_p3 when (xor_ln1651_115_fu_2211_p2(0) = '1') else 
        pool_window_V_144_fu_2181_p3;
    select_ln65_116_fu_2237_p3 <= 
        pool_window_V_145_fu_2189_p3 when (xor_ln1651_116_fu_2231_p2(0) = '1') else 
        pool_window_V_146_fu_2197_p3;
    select_ln65_117_fu_2257_p3 <= 
        select_ln65_115_fu_2217_p3 when (xor_ln1651_117_fu_2251_p2(0) = '1') else 
        select_ln65_116_fu_2237_p3;
    select_ln65_118_fu_2309_p3 <= 
        pool_window_V_147_fu_2265_p3 when (xor_ln1651_118_fu_2303_p2(0) = '1') else 
        pool_window_V_148_fu_2273_p3;
    select_ln65_119_fu_2329_p3 <= 
        pool_window_V_149_fu_2281_p3 when (xor_ln1651_119_fu_2323_p2(0) = '1') else 
        pool_window_V_150_fu_2289_p3;
    select_ln65_120_fu_2349_p3 <= 
        select_ln65_118_fu_2309_p3 when (xor_ln1651_120_fu_2343_p2(0) = '1') else 
        select_ln65_119_fu_2329_p3;
    select_ln65_121_fu_2401_p3 <= 
        pool_window_V_151_fu_2357_p3 when (xor_ln1651_121_fu_2395_p2(0) = '1') else 
        pool_window_V_152_fu_2365_p3;
    select_ln65_122_fu_2421_p3 <= 
        pool_window_V_153_fu_2373_p3 when (xor_ln1651_122_fu_2415_p2(0) = '1') else 
        pool_window_V_154_fu_2381_p3;
    select_ln65_123_fu_2441_p3 <= 
        select_ln65_121_fu_2401_p3 when (xor_ln1651_123_fu_2435_p2(0) = '1') else 
        select_ln65_122_fu_2421_p3;
    select_ln65_124_fu_2493_p3 <= 
        pool_window_V_155_fu_2449_p3 when (xor_ln1651_124_fu_2487_p2(0) = '1') else 
        pool_window_V_156_fu_2457_p3;
    select_ln65_125_fu_2513_p3 <= 
        pool_window_V_157_fu_2465_p3 when (xor_ln1651_125_fu_2507_p2(0) = '1') else 
        pool_window_V_158_fu_2473_p3;
    select_ln65_126_fu_2533_p3 <= 
        select_ln65_124_fu_2493_p3 when (xor_ln1651_126_fu_2527_p2(0) = '1') else 
        select_ln65_125_fu_2513_p3;
    select_ln65_80_fu_1133_p3 <= 
        pool_window_V_97_fu_1085_p3 when (xor_ln1651_80_fu_1127_p2(0) = '1') else 
        pool_window_V_98_fu_1093_p3;
    select_ln65_82_fu_1205_p3 <= 
        pool_window_V_99_fu_1161_p3 when (xor_ln1651_82_fu_1199_p2(0) = '1') else 
        pool_window_V_100_fu_1169_p3;
    select_ln65_83_fu_1225_p3 <= 
        pool_window_V_101_fu_1177_p3 when (xor_ln1651_83_fu_1219_p2(0) = '1') else 
        pool_window_V_102_fu_1185_p3;
    select_ln65_85_fu_1297_p3 <= 
        pool_window_V_103_fu_1253_p3 when (xor_ln1651_85_fu_1291_p2(0) = '1') else 
        pool_window_V_104_fu_1261_p3;
    select_ln65_86_fu_1317_p3 <= 
        pool_window_V_105_fu_1269_p3 when (xor_ln1651_86_fu_1311_p2(0) = '1') else 
        pool_window_V_106_fu_1277_p3;
    select_ln65_88_fu_1389_p3 <= 
        pool_window_V_107_fu_1345_p3 when (xor_ln1651_88_fu_1383_p2(0) = '1') else 
        pool_window_V_108_fu_1353_p3;
    select_ln65_89_fu_1409_p3 <= 
        pool_window_V_109_fu_1361_p3 when (xor_ln1651_89_fu_1403_p2(0) = '1') else 
        pool_window_V_110_fu_1369_p3;
    select_ln65_91_fu_1481_p3 <= 
        pool_window_V_111_fu_1437_p3 when (xor_ln1651_91_fu_1475_p2(0) = '1') else 
        pool_window_V_112_fu_1445_p3;
    select_ln65_92_fu_1501_p3 <= 
        pool_window_V_113_fu_1453_p3 when (xor_ln1651_92_fu_1495_p2(0) = '1') else 
        pool_window_V_114_fu_1461_p3;
    select_ln65_93_fu_1521_p3 <= 
        select_ln65_91_fu_1481_p3 when (xor_ln1651_93_fu_1515_p2(0) = '1') else 
        select_ln65_92_fu_1501_p3;
    select_ln65_94_fu_1573_p3 <= 
        pool_window_V_115_fu_1529_p3 when (xor_ln1651_94_fu_1567_p2(0) = '1') else 
        pool_window_V_116_fu_1537_p3;
    select_ln65_95_fu_1593_p3 <= 
        pool_window_V_117_fu_1545_p3 when (xor_ln1651_95_fu_1587_p2(0) = '1') else 
        pool_window_V_118_fu_1553_p3;
    select_ln65_96_fu_1613_p3 <= 
        select_ln65_94_fu_1573_p3 when (xor_ln1651_96_fu_1607_p2(0) = '1') else 
        select_ln65_95_fu_1593_p3;
    select_ln65_97_fu_1665_p3 <= 
        pool_window_V_119_fu_1621_p3 when (xor_ln1651_97_fu_1659_p2(0) = '1') else 
        pool_window_V_120_fu_1629_p3;
    select_ln65_98_fu_1685_p3 <= 
        pool_window_V_121_fu_1637_p3 when (xor_ln1651_98_fu_1679_p2(0) = '1') else 
        pool_window_V_122_fu_1645_p3;
    select_ln65_99_fu_1705_p3 <= 
        select_ln65_97_fu_1665_p3 when (xor_ln1651_99_fu_1699_p2(0) = '1') else 
        select_ln65_98_fu_1685_p3;
    select_ln65_fu_1113_p3 <= 
        pool_window_V_fu_1069_p3 when (xor_ln1651_fu_1107_p2(0) = '1') else 
        pool_window_V_96_fu_1077_p3;
    start_out <= real_start;

    start_write_assign_proc : process(real_start, start_once_reg)
    begin
        if (((real_start = ap_const_logic_1) and (start_once_reg = ap_const_logic_0))) then 
            start_write <= ap_const_logic_1;
        else 
            start_write <= ap_const_logic_0;
        end if; 
    end process;

    trunc_ln247_23_fu_429_p4 <= layer8_out_dout(95 downto 90);
    trunc_ln247_24_fu_439_p4 <= layer8_out_dout(11 downto 6);
    trunc_ln247_25_fu_449_p4 <= layer8_out_dout(17 downto 12);
    trunc_ln247_26_fu_459_p4 <= layer8_out_dout(23 downto 18);
    trunc_ln247_27_fu_469_p4 <= layer8_out_dout(29 downto 24);
    trunc_ln247_28_fu_479_p4 <= layer8_out_dout(35 downto 30);
    trunc_ln247_29_fu_489_p4 <= layer8_out_dout(41 downto 36);
    trunc_ln247_30_fu_499_p4 <= layer8_out_dout(47 downto 42);
    trunc_ln247_31_fu_509_p4 <= layer8_out_dout(53 downto 48);
    trunc_ln247_32_fu_519_p4 <= layer8_out_dout(59 downto 54);
    trunc_ln247_33_fu_529_p4 <= layer8_out_dout(65 downto 60);
    trunc_ln247_34_fu_539_p4 <= layer8_out_dout(71 downto 66);
    trunc_ln247_35_fu_549_p4 <= layer8_out_dout(77 downto 72);
    trunc_ln247_36_fu_559_p4 <= layer8_out_dout(83 downto 78);
    trunc_ln247_fu_415_p1 <= layer8_out_dout(6 - 1 downto 0);
    trunc_ln247_s_fu_419_p4 <= layer8_out_dout(89 downto 84);

    void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_1_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_1_ce0 <= ap_const_logic_1;
        else 
            void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_1_d0 <= layer8_out_dout(53 downto 48);

    void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_1_we0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_1_we0 <= ap_const_logic_1;
        else 
            void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_1_we0 <= ap_const_logic_0;
        end if; 
    end process;


    void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_2_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_2_ce0 <= ap_const_logic_1;
        else 
            void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_2_d0 <= layer8_out_dout(47 downto 42);

    void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_2_we0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_2_we0 <= ap_const_logic_1;
        else 
            void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_2_we0 <= ap_const_logic_0;
        end if; 
    end process;


    void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_3_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_3_ce0 <= ap_const_logic_1;
        else 
            void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_3_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_3_d0 <= layer8_out_dout(41 downto 36);

    void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_3_we0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_3_we0 <= ap_const_logic_1;
        else 
            void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_3_we0 <= ap_const_logic_0;
        end if; 
    end process;


    void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_4_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_4_ce0 <= ap_const_logic_1;
        else 
            void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_4_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_4_d0 <= layer8_out_dout(35 downto 30);

    void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_4_we0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_4_we0 <= ap_const_logic_1;
        else 
            void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_4_we0 <= ap_const_logic_0;
        end if; 
    end process;


    void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_5_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_5_ce0 <= ap_const_logic_1;
        else 
            void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_5_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_5_d0 <= layer8_out_dout(29 downto 24);

    void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_5_we0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_5_we0 <= ap_const_logic_1;
        else 
            void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_5_we0 <= ap_const_logic_0;
        end if; 
    end process;


    void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_6_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_6_ce0 <= ap_const_logic_1;
        else 
            void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_6_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_6_d0 <= layer8_out_dout(23 downto 18);

    void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_6_we0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_6_we0 <= ap_const_logic_1;
        else 
            void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_6_we0 <= ap_const_logic_0;
        end if; 
    end process;


    void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_7_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_7_ce0 <= ap_const_logic_1;
        else 
            void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_7_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_7_d0 <= layer8_out_dout(17 downto 12);

    void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_7_we0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_7_we0 <= ap_const_logic_1;
        else 
            void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_7_we0 <= ap_const_logic_0;
        end if; 
    end process;


    void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_8_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_8_ce0 <= ap_const_logic_1;
        else 
            void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_8_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_8_d0 <= layer8_out_dout(11 downto 6);

    void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_8_we0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_8_we0 <= ap_const_logic_1;
        else 
            void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_8_we0 <= ap_const_logic_0;
        end if; 
    end process;


    void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_9_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_9_ce0 <= ap_const_logic_1;
        else 
            void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_9_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_9_we0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_9_we0 <= ap_const_logic_1;
        else 
            void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_9_we0 <= ap_const_logic_0;
        end if; 
    end process;


    void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_ce0 <= ap_const_logic_1;
        else 
            void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_d0 <= layer8_out_dout(59 downto 54);

    void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_we0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_we0 <= ap_const_logic_1;
        else 
            void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_we0 <= ap_const_logic_0;
        end if; 
    end process;

    xor_ln1651_100_fu_1751_p2 <= (icmp_ln1651_100_fu_1745_p2 xor ap_const_lv1_1);
    xor_ln1651_101_fu_1771_p2 <= (icmp_ln1651_101_fu_1765_p2 xor ap_const_lv1_1);
    xor_ln1651_102_fu_1791_p2 <= (icmp_ln1651_102_fu_1785_p2 xor ap_const_lv1_1);
    xor_ln1651_103_fu_1843_p2 <= (icmp_ln1651_103_fu_1837_p2 xor ap_const_lv1_1);
    xor_ln1651_104_fu_1863_p2 <= (icmp_ln1651_104_fu_1857_p2 xor ap_const_lv1_1);
    xor_ln1651_105_fu_1883_p2 <= (icmp_ln1651_105_fu_1877_p2 xor ap_const_lv1_1);
    xor_ln1651_106_fu_1935_p2 <= (icmp_ln1651_106_fu_1929_p2 xor ap_const_lv1_1);
    xor_ln1651_107_fu_1955_p2 <= (icmp_ln1651_107_fu_1949_p2 xor ap_const_lv1_1);
    xor_ln1651_108_fu_1975_p2 <= (icmp_ln1651_108_fu_1969_p2 xor ap_const_lv1_1);
    xor_ln1651_109_fu_2027_p2 <= (icmp_ln1651_109_fu_2021_p2 xor ap_const_lv1_1);
    xor_ln1651_110_fu_2047_p2 <= (icmp_ln1651_110_fu_2041_p2 xor ap_const_lv1_1);
    xor_ln1651_111_fu_2067_p2 <= (icmp_ln1651_111_fu_2061_p2 xor ap_const_lv1_1);
    xor_ln1651_112_fu_2119_p2 <= (icmp_ln1651_112_fu_2113_p2 xor ap_const_lv1_1);
    xor_ln1651_113_fu_2139_p2 <= (icmp_ln1651_113_fu_2133_p2 xor ap_const_lv1_1);
    xor_ln1651_114_fu_2159_p2 <= (icmp_ln1651_114_fu_2153_p2 xor ap_const_lv1_1);
    xor_ln1651_115_fu_2211_p2 <= (icmp_ln1651_115_fu_2205_p2 xor ap_const_lv1_1);
    xor_ln1651_116_fu_2231_p2 <= (icmp_ln1651_116_fu_2225_p2 xor ap_const_lv1_1);
    xor_ln1651_117_fu_2251_p2 <= (icmp_ln1651_117_fu_2245_p2 xor ap_const_lv1_1);
    xor_ln1651_118_fu_2303_p2 <= (icmp_ln1651_118_fu_2297_p2 xor ap_const_lv1_1);
    xor_ln1651_119_fu_2323_p2 <= (icmp_ln1651_119_fu_2317_p2 xor ap_const_lv1_1);
    xor_ln1651_120_fu_2343_p2 <= (icmp_ln1651_120_fu_2337_p2 xor ap_const_lv1_1);
    xor_ln1651_121_fu_2395_p2 <= (icmp_ln1651_121_fu_2389_p2 xor ap_const_lv1_1);
    xor_ln1651_122_fu_2415_p2 <= (icmp_ln1651_122_fu_2409_p2 xor ap_const_lv1_1);
    xor_ln1651_123_fu_2435_p2 <= (icmp_ln1651_123_fu_2429_p2 xor ap_const_lv1_1);
    xor_ln1651_124_fu_2487_p2 <= (icmp_ln1651_124_fu_2481_p2 xor ap_const_lv1_1);
    xor_ln1651_125_fu_2507_p2 <= (icmp_ln1651_125_fu_2501_p2 xor ap_const_lv1_1);
    xor_ln1651_126_fu_2527_p2 <= (icmp_ln1651_126_fu_2521_p2 xor ap_const_lv1_1);
    xor_ln1651_80_fu_1127_p2 <= (icmp_ln1651_80_fu_1121_p2 xor ap_const_lv1_1);
    xor_ln1651_81_fu_1147_p2 <= (icmp_ln1651_81_fu_1141_p2 xor ap_const_lv1_1);
    xor_ln1651_82_fu_1199_p2 <= (icmp_ln1651_82_fu_1193_p2 xor ap_const_lv1_1);
    xor_ln1651_83_fu_1219_p2 <= (icmp_ln1651_83_fu_1213_p2 xor ap_const_lv1_1);
    xor_ln1651_84_fu_1239_p2 <= (icmp_ln1651_84_fu_1233_p2 xor ap_const_lv1_1);
    xor_ln1651_85_fu_1291_p2 <= (icmp_ln1651_85_fu_1285_p2 xor ap_const_lv1_1);
    xor_ln1651_86_fu_1311_p2 <= (icmp_ln1651_86_fu_1305_p2 xor ap_const_lv1_1);
    xor_ln1651_87_fu_1331_p2 <= (icmp_ln1651_87_fu_1325_p2 xor ap_const_lv1_1);
    xor_ln1651_88_fu_1383_p2 <= (icmp_ln1651_88_fu_1377_p2 xor ap_const_lv1_1);
    xor_ln1651_89_fu_1403_p2 <= (icmp_ln1651_89_fu_1397_p2 xor ap_const_lv1_1);
    xor_ln1651_90_fu_1423_p2 <= (icmp_ln1651_90_fu_1417_p2 xor ap_const_lv1_1);
    xor_ln1651_91_fu_1475_p2 <= (icmp_ln1651_91_fu_1469_p2 xor ap_const_lv1_1);
    xor_ln1651_92_fu_1495_p2 <= (icmp_ln1651_92_fu_1489_p2 xor ap_const_lv1_1);
    xor_ln1651_93_fu_1515_p2 <= (icmp_ln1651_93_fu_1509_p2 xor ap_const_lv1_1);
    xor_ln1651_94_fu_1567_p2 <= (icmp_ln1651_94_fu_1561_p2 xor ap_const_lv1_1);
    xor_ln1651_95_fu_1587_p2 <= (icmp_ln1651_95_fu_1581_p2 xor ap_const_lv1_1);
    xor_ln1651_96_fu_1607_p2 <= (icmp_ln1651_96_fu_1601_p2 xor ap_const_lv1_1);
    xor_ln1651_97_fu_1659_p2 <= (icmp_ln1651_97_fu_1653_p2 xor ap_const_lv1_1);
    xor_ln1651_98_fu_1679_p2 <= (icmp_ln1651_98_fu_1673_p2 xor ap_const_lv1_1);
    xor_ln1651_99_fu_1699_p2 <= (icmp_ln1651_99_fu_1693_p2 xor ap_const_lv1_1);
    xor_ln1651_fu_1107_p2 <= (icmp_ln1651_fu_1101_p2 xor ap_const_lv1_1);
    zext_ln184_4_fu_2575_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(res_pack_data_4_reg_2699),16));
    zext_ln184_5_fu_2578_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(res_pack_data_5_reg_2704),16));
    zext_ln184_6_fu_2581_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(res_pack_data_6_reg_2709),16));
    zext_ln184_fu_2572_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(res_pack_data_reg_2694),16));
    zext_ln837_19_fu_2587_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln65_96_reg_2719),16));
    zext_ln837_20_fu_2590_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln65_99_reg_2724),16));
    zext_ln837_21_fu_2593_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln65_102_reg_2729),16));
    zext_ln837_22_fu_2596_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln65_105_reg_2734),16));
    zext_ln837_23_fu_2599_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln65_108_reg_2739),16));
    zext_ln837_24_fu_2602_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln65_111_reg_2744),16));
    zext_ln837_25_fu_2605_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln65_114_reg_2749),16));
    zext_ln837_26_fu_2608_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln65_117_reg_2754),16));
    zext_ln837_27_fu_2611_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln65_120_reg_2759),16));
    zext_ln837_28_fu_2614_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln65_123_reg_2764),16));
    zext_ln837_fu_2584_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln65_93_reg_2714),16));
end behav;
