// Seed: 3129421490
module module_0 (
    input  tri  id_0,
    input  tri  id_1,
    input  tri  id_2,
    output wand id_3,
    input  tri1 id_4,
    output wor  id_5,
    output wire id_6,
    output tri1 id_7
);
  id_9 :
  assert property (@(1) id_4)
  else id_5 = 1;
  always @(negedge 1) begin : LABEL_0
    id_6 = id_2;
  end
  id_10(
      .id_0(1)
  );
  wire id_11;
  logic [7:0] id_12;
  tri1 id_13 = 1;
  wor id_14;
  assign id_6  = 1;
  assign id_14 = id_0;
endmodule
module module_1 (
    output wor   id_0,
    output uwire id_1,
    output tri0  id_2,
    input  tri   id_3,
    output tri0  id_4,
    input  wand  id_5,
    input  uwire id_6,
    input  wand  id_7
);
  assign id_4 = 1;
  module_0 modCall_1 (
      id_7,
      id_5,
      id_5,
      id_0,
      id_6,
      id_4,
      id_1,
      id_2
  );
  wire id_9;
  assign id_0 = id_6;
endmodule
