Time resolution is 1 ps
Note: SHOULD BE IDLE
Time: 255 ns  Iteration: 0  Process: /T_THERMO/line__47  File: D:/Workspace/IntroVHDL/lab5/lab5.srcs/sim_1/new/t_thermo.vhd
Note: SHOULD BE IDLE
Time: 465 ns  Iteration: 0  Process: /T_THERMO/line__47  File: D:/Workspace/IntroVHDL/lab5/lab5.srcs/sim_1/new/t_thermo.vhd
Note: SHOULD BE IDLE
Time: 255 ns  Iteration: 0  Process: /T_THERMO/line__47  File: D:/Workspace/IntroVHDL/lab5/lab5.srcs/sim_1/new/t_thermo.vhd
Note: SHOULD BE IDLE
Time: 465 ns  Iteration: 0  Process: /T_THERMO/line__47  File: D:/Workspace/IntroVHDL/lab5/lab5.srcs/sim_1/new/t_thermo.vhd
