////////////////////////////////////////////////////////////////////////////////
// Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
////////////////////////////////////////////////////////////////////////////////
//   ____  ____ 
//  /   /\/   / 
// /___/  \  /    Vendor: Xilinx 
// \   \   \/     Version : 14.7
//  \   \         Application : sch2hdl
//  /   /         Filename : test.vf
// /___/   /\     Timestamp : 03/25/2020 11:41:58
// \   \  /  \ 
//  \___\/\___\ 
//
//Command: sch2hdl -intstyle ise -family spartan3e -verilog C:/Users/JaSzw/OneDrive/Pulpit/ISE/zzzz2lab2/test.vf -w C:/Users/JaSzw/OneDrive/Pulpit/ISE/zzzz2lab2/test.sch
//Design Name: test
//Device: spartan3e
//Purpose:
//    This verilog netlist is translated from an ECS schematic.It can be 
//    synthesized and simulated, but it should not be modified. 
//
`timescale 1ns / 1ps

module test(i_a, 
            i_b, 
            i_c, 
            o_y);

    input i_a;
    input i_b;
    input i_c;
   output o_y;
   
   wire XLXN_4;
   
   XOR2  XLXI_1 (.I0(i_b), 
                .I1(i_a), 
                .O(XLXN_4));
   XOR2  XLXI_2 (.I0(i_c), 
                .I1(XLXN_4), 
                .O(o_y));
endmodule
