`timescale 1ps / 1ps
module module_0 (
    output logic id_1,
    output id_2
);
  logic [id_1 : id_2] id_3;
endmodule
