#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Wed Feb 19 15:17:08 2020
# Process ID: 22580
# Current directory: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip/xcvu37p-fsvh2892-2-e/ddr4_0_ex
# Command line: vivado -notrace -source /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip/xcvu37p-fsvh2892-2-e/ddr4_0/ddr4_0_ex.tcl
# Log file: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip/xcvu37p-fsvh2892-2-e/ddr4_0_ex/vivado.log
# Journal file: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip/xcvu37p-fsvh2892-2-e/ddr4_0_ex/vivado.jou
#-----------------------------------------------------------
start_gui
source /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip/xcvu37p-fsvh2892-2-e/ddr4_0/ddr4_0_ex.tcl -notrace
INFO: [open_example_project] Creating new example project...
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/software/vivado-2018.3/Vivado/2018.3/data/ip'.
create_project: Time (s): cpu = 00:00:25 ; elapsed = 00:00:09 . Memory (MB): peak = 6652.914 ; gain = 169.574 ; free physical = 56728 ; free virtual = 89346
INFO: [open_example_project] Importing original IP ...
import_ip: Time (s): cpu = 00:00:05 ; elapsed = 00:00:10 . Memory (MB): peak = 6654.914 ; gain = 1.996 ; free physical = 56626 ; free virtual = 89317
INFO: [open_example_project] Generating the example project IP ...
INFO: [open_example_project] Adding example synthesis HDL files ...
INFO: [open_example_project] Adding example XDC files ...
INFO: [open_example_project] Adding simulation HDL files ...
INFO: [open_example_project] Sourcing example extension scripts ...
Post processing the example_design
update_compile_order: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 6774.965 ; gain = 112.043 ; free physical = 56641 ; free virtual = 89333
INFO: [open_example_project] Rebuilding all the top level IPs ...
INFO: [exportsim-Tcl-35] Exporting simulation files for "XSIM" (Xilinx Vivado Simulator)...
INFO: [exportsim-Tcl-29] Script generated: '/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip/xcvu37p-fsvh2892-2-e/ddr4_0_ex/ddr4_0_ex.ip_user_files/sim_scripts/ddr4_0/xsim/ddr4_0.sh'
Generating merged BMM file for the design top 'sim_tb_top'...
Generating merged BMM file for the design top 'sim_tb_top'...
INFO: [exportsim-Tcl-35] Exporting simulation files for "MODELSIM" (Mentor Graphics ModelSim Simulator)...
INFO: [exportsim-Tcl-29] Script generated: '/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip/xcvu37p-fsvh2892-2-e/ddr4_0_ex/ddr4_0_ex.ip_user_files/sim_scripts/ddr4_0/modelsim/ddr4_0.sh'
INFO: [exportsim-Tcl-35] Exporting simulation files for "QUESTA" (Mentor Graphics Questa Advanced Simulator)...
INFO: [exportsim-Tcl-29] Script generated: '/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip/xcvu37p-fsvh2892-2-e/ddr4_0_ex/ddr4_0_ex.ip_user_files/sim_scripts/ddr4_0/questa/ddr4_0.sh'
INFO: [exportsim-Tcl-35] Exporting simulation files for "IES" (Cadence Incisive Enterprise Simulator)...
INFO: [exportsim-Tcl-29] Script generated: '/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip/xcvu37p-fsvh2892-2-e/ddr4_0_ex/ddr4_0_ex.ip_user_files/sim_scripts/ddr4_0/ies/ddr4_0.sh'
INFO: [exportsim-Tcl-35] Exporting simulation files for "VCS" (Synopsys Verilog Compiler Simulator)...
INFO: [exportsim-Tcl-29] Script generated: '/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip/xcvu37p-fsvh2892-2-e/ddr4_0_ex/ddr4_0_ex.ip_user_files/sim_scripts/ddr4_0/vcs/ddr4_0.sh'
INFO: [exportsim-Tcl-35] Exporting simulation files for "RIVIERA" (Aldec Riviera-PRO Simulator)...
INFO: [exportsim-Tcl-29] Script generated: '/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip/xcvu37p-fsvh2892-2-e/ddr4_0_ex/ddr4_0_ex.ip_user_files/sim_scripts/ddr4_0/riviera/ddr4_0.sh'
INFO: [exportsim-Tcl-35] Exporting simulation files for "ACTIVEHDL" (Aldec Active-HDL Simulator)...
INFO: [exportsim-Tcl-29] Script generated: '/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip/xcvu37p-fsvh2892-2-e/ddr4_0_ex/ddr4_0_ex.ip_user_files/sim_scripts/ddr4_0/activehdl/ddr4_0.sh'
INFO: [exportsim-Tcl-35] Exporting simulation files for "XCELIUM" (Cadence Xcelium Parallel Simulator)...
INFO: [exportsim-Tcl-29] Script generated: '/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip/xcvu37p-fsvh2892-2-e/ddr4_0_ex/ddr4_0_ex.ip_user_files/sim_scripts/ddr4_0/xcelium/ddr4_0.sh'
export_ip_user_files: Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 6774.965 ; gain = 0.000 ; free physical = 56588 ; free virtual = 89290
INFO: [open_example_project] Open Example Project completed
update_compile_order -fileset sources_1
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
set_property target_simulator Questa [current_project]
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'Questa' simulator...
Generating merged BMM file for the design top 'sim_tb_top'...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip/xcvu37p-fsvh2892-2-e/ddr4_0_ex/ddr4_0_ex.sim/sim_1/behav/questa'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-Questa-47] Finding simulator installation...
INFO: [USF-Questa-49] Using simulator executables from '/home/software/mentor-2019/questasim/bin/'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-Questa-7] Finding pre-compiled libraries...
INFO: [USF_Questa-11] File '/home/mdl/izo5011/IkennaWorkSpace/vivado_2018.3_sim_libs/modelsim.ini' copied to run dir:'/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip/xcvu37p-fsvh2892-2-e/ddr4_0_ex/ddr4_0_ex.sim/sim_1/behav/questa'
INFO: [SIM-utils-50] Design contains embedded sources, generating MEM files for simulation...
Generating merged BMM file for the design top 'sim_tb_top'...
Generating merged BMM file for the design top 'sim_tb_top'...
INFO: [SIM-utils-54] Inspecting design source files for 'sim_tb_top' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip/xcvu37p-fsvh2892-2-e/ddr4_0_ex/ddr4_0_ex.sim/sim_1/behav/questa/temp_mem.txt'
INFO: [SIM-utils-43] Exported '/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip/xcvu37p-fsvh2892-2-e/ddr4_0_ex/ddr4_0_ex.sim/sim_1/behav/questa/temp_second_mem.txt'
INFO: [USF-Questa-107] Finding global include files...
INFO: [USF-Questa-108] Finding include directories and verilog header directory paths...
INFO: [USF-Questa-109] Fetching design files from 'sim_1'...
INFO: [USF-Questa-2] Questa::Compile design
INFO: [USF-Questa-15] Creating automatic 'do' files...
INFO: [USF-Questa-69] Executing 'COMPILE and ANALYZE' step in '/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip/xcvu37p-fsvh2892-2-e/ddr4_0_ex/ddr4_0_ex.sim/sim_1/behav/questa'
QuestaSim-64 vmap 2019.4_2 Lib Mapping Utility 2019.12 Dec  7 2019
vmap xil_defaultlib questa_lib/msim/xil_defaultlib 
Modifying modelsim.ini
QuestaSim-64 vcom 2019.4_2 Compiler 2019.12 Dec  7 2019
Start time: 15:20:50 on Feb 19,2020
vcom -64 -93 -work xil_defaultlib ../../../../ddr4_0_ex.srcs/sources_1/ip/ddr4_0/bd_0/ip/ip_0/sim/bd_9054_microblaze_I_0.vhd ../../../../ddr4_0_ex.srcs/sources_1/ip/ddr4_0/bd_0/ip/ip_1/sim/bd_9054_rst_0_0.vhd ../../../../ddr4_0_ex.srcs/sources_1/ip/ddr4_0/bd_0/ip/ip_2/sim/bd_9054_ilmb_0.vhd ../../../../ddr4_0_ex.srcs/sources_1/ip/ddr4_0/bd_0/ip/ip_3/sim/bd_9054_dlmb_0.vhd ../../../../ddr4_0_ex.srcs/sources_1/ip/ddr4_0/bd_0/ip/ip_4/sim/bd_9054_dlmb_cntlr_0.vhd ../../../../ddr4_0_ex.srcs/sources_1/ip/ddr4_0/bd_0/ip/ip_5/sim/bd_9054_ilmb_cntlr_0.vhd 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Compiling entity bd_9054_microblaze_I_0
-- Compiling architecture bd_9054_microblaze_I_0_arch of bd_9054_microblaze_I_0
-- Loading entity proc_sys_reset
-- Compiling entity bd_9054_rst_0_0
-- Compiling architecture bd_9054_rst_0_0_arch of bd_9054_rst_0_0
-- Loading entity lmb_v10
-- Compiling entity bd_9054_ilmb_0
-- Compiling architecture bd_9054_ilmb_0_arch of bd_9054_ilmb_0
-- Compiling entity bd_9054_dlmb_0
-- Compiling architecture bd_9054_dlmb_0_arch of bd_9054_dlmb_0
-- Loading entity lmb_bram_if_cntlr
-- Compiling entity bd_9054_dlmb_cntlr_0
-- Compiling architecture bd_9054_dlmb_cntlr_0_arch of bd_9054_dlmb_cntlr_0
-- Compiling entity bd_9054_ilmb_cntlr_0
-- Compiling architecture bd_9054_ilmb_cntlr_0_arch of bd_9054_ilmb_cntlr_0
End time: 15:20:50 on Feb 19,2020, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
Start time: 15:20:50 on Feb 19,2020
vlog -64 -incr -work xil_defaultlib "+incdir+../../../../ddr4_0_ex.srcs/sources_1/ip/ddr4_0/rtl/ip_top" "+incdir+../../../../ddr4_0_ex.srcs/sources_1/ip/ddr4_0/rtl/cal" "+incdir+../../../../ddr4_0_ex.srcs/sources_1/ip/ddr4_0/ip_1/rtl/map" "+incdir+../../../../imports" ../../../../ddr4_0_ex.srcs/sources_1/ip/ddr4_0/bd_0/ip/ip_6/sim/bd_9054_lmb_bram_I_0.v 
-- Compiling module bd_9054_lmb_bram_I_0

Top level modules:
	bd_9054_lmb_bram_I_0
End time: 15:20:50 on Feb 19,2020, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
QuestaSim-64 vcom 2019.4_2 Compiler 2019.12 Dec  7 2019
Start time: 15:20:50 on Feb 19,2020
vcom -64 -93 -work xil_defaultlib ../../../../ddr4_0_ex.srcs/sources_1/ip/ddr4_0/bd_0/ip/ip_7/sim/bd_9054_second_dlmb_cntlr_0.vhd ../../../../ddr4_0_ex.srcs/sources_1/ip/ddr4_0/bd_0/ip/ip_8/sim/bd_9054_second_ilmb_cntlr_0.vhd 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Loading entity lmb_bram_if_cntlr
-- Compiling entity bd_9054_second_dlmb_cntlr_0
-- Compiling architecture bd_9054_second_dlmb_cntlr_0_arch of bd_9054_second_dlmb_cntlr_0
-- Compiling entity bd_9054_second_ilmb_cntlr_0
-- Compiling architecture bd_9054_second_ilmb_cntlr_0_arch of bd_9054_second_ilmb_cntlr_0
End time: 15:20:50 on Feb 19,2020, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
Start time: 15:20:50 on Feb 19,2020
vlog -64 -incr -work xil_defaultlib "+incdir+../../../../ddr4_0_ex.srcs/sources_1/ip/ddr4_0/rtl/ip_top" "+incdir+../../../../ddr4_0_ex.srcs/sources_1/ip/ddr4_0/rtl/cal" "+incdir+../../../../ddr4_0_ex.srcs/sources_1/ip/ddr4_0/ip_1/rtl/map" "+incdir+../../../../imports" ../../../../ddr4_0_ex.srcs/sources_1/ip/ddr4_0/bd_0/ip/ip_9/sim/bd_9054_second_lmb_bram_I_0.v 
-- Compiling module bd_9054_second_lmb_bram_I_0

Top level modules:
	bd_9054_second_lmb_bram_I_0
End time: 15:20:51 on Feb 19,2020, Elapsed time: 0:00:01
Errors: 0, Warnings: 0
QuestaSim-64 vcom 2019.4_2 Compiler 2019.12 Dec  7 2019
Start time: 15:20:51 on Feb 19,2020
vcom -64 -93 -work xil_defaultlib ../../../../ddr4_0_ex.srcs/sources_1/ip/ddr4_0/bd_0/ip/ip_10/sim/bd_9054_iomodule_0_0.vhd 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Loading package iomodule_funcs
-- Loading entity Iomodule_core
-- Loading package std_logic_arith
-- Loading package STD_LOGIC_UNSIGNED
-- Loading entity pselect_mask
-- Loading entity iomodule
-- Compiling entity bd_9054_iomodule_0_0
-- Compiling architecture bd_9054_iomodule_0_0_arch of bd_9054_iomodule_0_0
End time: 15:20:51 on Feb 19,2020, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
Start time: 15:20:51 on Feb 19,2020
vlog -64 -incr -work xil_defaultlib "+incdir+../../../../ddr4_0_ex.srcs/sources_1/ip/ddr4_0/rtl/ip_top" "+incdir+../../../../ddr4_0_ex.srcs/sources_1/ip/ddr4_0/rtl/cal" "+incdir+../../../../ddr4_0_ex.srcs/sources_1/ip/ddr4_0/ip_1/rtl/map" "+incdir+../../../../imports" ../../../../ddr4_0_ex.srcs/sources_1/ip/ddr4_0/bd_0/sim/bd_9054.v ../../../../ddr4_0_ex.srcs/sources_1/ip/ddr4_0/ip_0/sim/ddr4_0_microblaze_mcs.v 
-- Compiling module bd_9054
-- Compiling module ddr4_0_microblaze_mcs

Top level modules:
	ddr4_0_microblaze_mcs
End time: 15:20:51 on Feb 19,2020, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
Start time: 15:20:51 on Feb 19,2020
vlog -64 -incr -sv -work xil_defaultlib "+incdir+../../../../ddr4_0_ex.srcs/sources_1/ip/ddr4_0/rtl/ip_top" "+incdir+../../../../ddr4_0_ex.srcs/sources_1/ip/ddr4_0/rtl/cal" "+incdir+../../../../ddr4_0_ex.srcs/sources_1/ip/ddr4_0/ip_1/rtl/map" "+incdir+../../../../imports" ../../../../ddr4_0_ex.srcs/sources_1/ip/ddr4_0/ip_1/rtl/phy/ddr4_phy_v2_2_xiphy_behav.sv ../../../../ddr4_0_ex.srcs/sources_1/ip/ddr4_0/ip_1/rtl/phy/ddr4_phy_v2_2_xiphy.sv ../../../../ddr4_0_ex.srcs/sources_1/ip/ddr4_0/ip_1/rtl/iob/ddr4_phy_v2_2_iob_byte.sv ../../../../ddr4_0_ex.srcs/sources_1/ip/ddr4_0/ip_1/rtl/iob/ddr4_phy_v2_2_iob.sv ../../../../ddr4_0_ex.srcs/sources_1/ip/ddr4_0/ip_1/rtl/clocking/ddr4_phy_v2_2_pll.sv ../../../../ddr4_0_ex.srcs/sources_1/ip/ddr4_0/ip_1/rtl/xiphy_files/ddr4_phy_v2_2_xiphy_tristate_wrapper.sv ../../../../ddr4_0_ex.srcs/sources_1/ip/ddr4_0/ip_1/rtl/xiphy_files/ddr4_phy_v2_2_xiphy_riuor_wrapper.sv ../../../../ddr4_0_ex.srcs/sources_1/ip/ddr4_0/ip_1/rtl/xiphy_files/ddr4_phy_v2_2_xiphy_control_wrapper.sv ../../../../ddr4_0_ex.srcs/sources_1/ip/ddr4_0/ip_1/rtl/xiphy_files/ddr4_phy_v2_2_xiphy_byte_wrapper.sv ../../../../ddr4_0_ex.srcs/sources_1/ip/ddr4_0/ip_1/rtl/xiphy_files/ddr4_phy_v2_2_xiphy_bitslice_wrapper.sv ../../../../ddr4_0_ex.srcs/sources_1/ip/ddr4_0/ip_1/rtl/phy/ddr4_0_phy_ddr4.sv ../../../../ddr4_0_ex.srcs/sources_1/ip/ddr4_0/ip_1/rtl/ip_top/ddr4_0_phy.sv ../../../../ddr4_0_ex.srcs/sources_1/ip/ddr4_0/rtl/controller/ddr4_v2_2_mc_wtr.sv ../../../../ddr4_0_ex.srcs/sources_1/ip/ddr4_0/rtl/controller/ddr4_v2_2_mc_ref.sv ../../../../ddr4_0_ex.srcs/sources_1/ip/ddr4_0/rtl/controller/ddr4_v2_2_mc_rd_wr.sv ../../../../ddr4_0_ex.srcs/sources_1/ip/ddr4_0/rtl/controller/ddr4_v2_2_mc_periodic.sv ../../../../ddr4_0_ex.srcs/sources_1/ip/ddr4_0/rtl/controller/ddr4_v2_2_mc_group.sv ../../../../ddr4_0_ex.srcs/sources_1/ip/ddr4_0/rtl/controller/ddr4_v2_2_mc_ecc_merge_enc.sv ../../../../ddr4_0_ex.srcs/sources_1/ip/ddr4_0/rtl/controller/ddr4_v2_2_mc_ecc_gen.sv ../../../../ddr4_0_ex.srcs/sources_1/ip/ddr4_0/rtl/controller/ddr4_v2_2_mc_ecc_fi_xor.sv ../../../../ddr4_0_ex.srcs/sources_1/ip/ddr4_0/rtl/controller/ddr4_v2_2_mc_ecc_dec_fix.sv ../../../../ddr4_0_ex.srcs/sources_1/ip/ddr4_0/rtl/controller/ddr4_v2_2_mc_ecc_buf.sv ../../../../ddr4_0_ex.srcs/sources_1/ip/ddr4_0/rtl/controller/ddr4_v2_2_mc_ecc.sv ../../../../ddr4_0_ex.srcs/sources_1/ip/ddr4_0/rtl/controller/ddr4_v2_2_mc_ctl.sv ../../../../ddr4_0_ex.srcs/sources_1/ip/ddr4_0/rtl/controller/ddr4_v2_2_mc_cmd_mux_c.sv ../../../../ddr4_0_ex.srcs/sources_1/ip/ddr4_0/rtl/controller/ddr4_v2_2_mc_cmd_mux_ap.sv ../../../../ddr4_0_ex.srcs/sources_1/ip/ddr4_0/rtl/controller/ddr4_v2_2_mc_arb_p.sv ../../../../ddr4_0_ex.srcs/sources_1/ip/ddr4_0/rtl/controller/ddr4_v2_2_mc_arb_mux_p.sv ../../../../ddr4_0_ex.srcs/sources_1/ip/ddr4_0/rtl/controller/ddr4_v2_2_mc_arb_c.sv ../../../../ddr4_0_ex.srcs/sources_1/ip/ddr4_0/rtl/controller/ddr4_v2_2_mc_arb_a.sv ../../../../ddr4_0_ex.srcs/sources_1/ip/ddr4_0/rtl/controller/ddr4_v2_2_mc_act_timer.sv ../../../../ddr4_0_ex.srcs/sources_1/ip/ddr4_0/rtl/controller/ddr4_v2_2_mc_act_rank.sv ../../../../ddr4_0_ex.srcs/sources_1/ip/ddr4_0/rtl/controller/ddr4_v2_2_mc.sv ../../../../ddr4_0_ex.srcs/sources_1/ip/ddr4_0/rtl/ui/ddr4_v2_2_ui_wr_data.sv ../../../../ddr4_0_ex.srcs/sources_1/ip/ddr4_0/rtl/ui/ddr4_v2_2_ui_rd_data.sv ../../../../ddr4_0_ex.srcs/sources_1/ip/ddr4_0/rtl/ui/ddr4_v2_2_ui_cmd.sv ../../../../ddr4_0_ex.srcs/sources_1/ip/ddr4_0/rtl/ui/ddr4_v2_2_ui.sv ../../../../ddr4_0_ex.srcs/sources_1/ip/ddr4_0/rtl/axi/ddr4_v2_2_axi_ar_channel.sv ../../../../ddr4_0_ex.srcs/sources_1/ip/ddr4_0/rtl/axi/ddr4_v2_2_axi_aw_channel.sv ../../../../ddr4_0_ex.srcs/sources_1/ip/ddr4_0/rtl/axi/ddr4_v2_2_axi_b_channel.sv ../../../../ddr4_0_ex.srcs/sources_1/ip/ddr4_0/rtl/axi/ddr4_v2_2_axi_cmd_arbiter.sv ../../../../ddr4_0_ex.srcs/sources_1/ip/ddr4_0/rtl/axi/ddr4_v2_2_axi_cmd_fsm.sv ../../../../ddr4_0_ex.srcs/sources_1/ip/ddr4_0/rtl/axi/ddr4_v2_2_axi_cmd_translator.sv ../../../../ddr4_0_ex.srcs/sources_1/ip/ddr4_0/rtl/axi/ddr4_v2_2_axi_fifo.sv ../../../../ddr4_0_ex.srcs/sources_1/ip/ddr4_0/rtl/axi/ddr4_v2_2_axi_incr_cmd.sv ../../../../ddr4_0_ex.srcs/sources_1/ip/ddr4_0/rtl/axi/ddr4_v2_2_axi_r_channel.sv ../../../../ddr4_0_ex.srcs/sources_1/ip/ddr4_0/rtl/axi/ddr4_v2_2_axi_w_channel.sv ../../../../ddr4_0_ex.srcs/sources_1/ip/ddr4_0/rtl/axi/ddr4_v2_2_axi_wr_cmd_fsm.sv ../../../../ddr4_0_ex.srcs/sources_1/ip/ddr4_0/rtl/axi/ddr4_v2_2_axi_wrap_cmd.sv ../../../../ddr4_0_ex.srcs/sources_1/ip/ddr4_0/rtl/axi/ddr4_v2_2_a_upsizer.sv ../../../../ddr4_0_ex.srcs/sources_1/ip/ddr4_0/rtl/axi/ddr4_v2_2_axi.sv ../../../../ddr4_0_ex.srcs/sources_1/ip/ddr4_0/rtl/axi/ddr4_v2_2_axi_register_slice.sv ../../../../ddr4_0_ex.srcs/sources_1/ip/ddr4_0/rtl/axi/ddr4_v2_2_axi_upsizer.sv ../../../../ddr4_0_ex.srcs/sources_1/ip/ddr4_0/rtl/axi/ddr4_v2_2_axic_register_slice.sv ../../../../ddr4_0_ex.srcs/sources_1/ip/ddr4_0/rtl/axi/ddr4_v2_2_carry_and.sv ../../../../ddr4_0_ex.srcs/sources_1/ip/ddr4_0/rtl/axi/ddr4_v2_2_carry_latch_and.sv ../../../../ddr4_0_ex.srcs/sources_1/ip/ddr4_0/rtl/axi/ddr4_v2_2_carry_latch_or.sv ../../../../ddr4_0_ex.srcs/sources_1/ip/ddr4_0/rtl/axi/ddr4_v2_2_carry_or.sv ../../../../ddr4_0_ex.srcs/sources_1/ip/ddr4_0/rtl/axi/ddr4_v2_2_command_fifo.sv ../../../../ddr4_0_ex.srcs/sources_1/ip/ddr4_0/rtl/axi/ddr4_v2_2_comparator.sv ../../../../ddr4_0_ex.srcs/sources_1/ip/ddr4_0/rtl/axi/ddr4_v2_2_comparator_sel.sv ../../../../ddr4_0_ex.srcs/sources_1/ip/ddr4_0/rtl/axi/ddr4_v2_2_comparator_sel_static.sv ../../../../ddr4_0_ex.srcs/sources_1/ip/ddr4_0/rtl/axi/ddr4_v2_2_r_upsizer.sv ../../../../ddr4_0_ex.srcs/sources_1/ip/ddr4_0/rtl/axi/ddr4_v2_2_w_upsizer.sv ../../../../ddr4_0_ex.srcs/sources_1/ip/ddr4_0/rtl/axi_ctrl/ddr4_v2_2_axi_ctrl_addr_decode.sv ../../../../ddr4_0_ex.srcs/sources_1/ip/ddr4_0/rtl/axi_ctrl/ddr4_v2_2_axi_ctrl_read.sv ../../../../ddr4_0_ex.srcs/sources_1/ip/ddr4_0/rtl/axi_ctrl/ddr4_v2_2_axi_ctrl_reg_bank.sv ../../../../ddr4_0_ex.srcs/sources_1/ip/ddr4_0/rtl/axi_ctrl/ddr4_v2_2_axi_ctrl_reg.sv ../../../../ddr4_0_ex.srcs/sources_1/ip/ddr4_0/rtl/axi_ctrl/ddr4_v2_2_axi_ctrl_top.sv ../../../../ddr4_0_ex.srcs/sources_1/ip/ddr4_0/rtl/axi_ctrl/ddr4_v2_2_axi_ctrl_write.sv ../../../../ddr4_0_ex.srcs/sources_1/ip/ddr4_0/rtl/clocking/ddr4_v2_2_infrastructure.sv ../../../../ddr4_0_ex.srcs/sources_1/ip/ddr4_0/rtl/cal/ddr4_v2_2_cal_xsdb_bram.sv ../../../../ddr4_0_ex.srcs/sources_1/ip/ddr4_0/rtl/cal/ddr4_v2_2_cal_write.sv ../../../../ddr4_0_ex.srcs/sources_1/ip/ddr4_0/rtl/cal/ddr4_v2_2_cal_wr_byte.sv ../../../../ddr4_0_ex.srcs/sources_1/ip/ddr4_0/rtl/cal/ddr4_v2_2_cal_wr_bit.sv ../../../../ddr4_0_ex.srcs/sources_1/ip/ddr4_0/rtl/cal/ddr4_v2_2_cal_sync.sv ../../../../ddr4_0_ex.srcs/sources_1/ip/ddr4_0/rtl/cal/ddr4_v2_2_cal_read.sv ../../../../ddr4_0_ex.srcs/sources_1/ip/ddr4_0/rtl/cal/ddr4_v2_2_cal_rd_en.sv ../../../../ddr4_0_ex.srcs/sources_1/ip/ddr4_0/rtl/cal/ddr4_v2_2_cal_pi.sv ../../../../ddr4_0_ex.srcs/sources_1/ip/ddr4_0/rtl/cal/ddr4_v2_2_cal_mc_odt.sv ../../../../ddr4_0_ex.srcs/sources_1/ip/ddr4_0/rtl/cal/ddr4_v2_2_cal_debug_microblaze.sv ../../../../ddr4_0_ex.srcs/sources_1/ip/ddr4_0/rtl/cal/ddr4_v2_2_cal_cplx_data.sv ../../../../ddr4_0_ex.srcs/sources_1/ip/ddr4_0/rtl/cal/ddr4_v2_2_cal_cplx.sv ../../../../ddr4_0_ex.srcs/sources_1/ip/ddr4_0/rtl/cal/ddr4_v2_2_cal_config_rom.sv ../../../../ddr4_0_ex.srcs/sources_1/ip/ddr4_0/rtl/cal/ddr4_v2_2_cal_addr_decode.sv ../../../../ddr4_0_ex.srcs/sources_1/ip/ddr4_0/rtl/cal/ddr4_v2_2_cal_top.sv ../../../../ddr4_0_ex.srcs/sources_1/ip/ddr4_0/rtl/cal/ddr4_v2_2_cal_xsdb_arbiter.sv ../../../../ddr4_0_ex.srcs/sources_1/ip/ddr4_0/rtl/cal/ddr4_v2_2_cal.sv ../../../../ddr4_0_ex.srcs/sources_1/ip/ddr4_0/rtl/cal/ddr4_v2_2_chipscope_xsdb_slave.sv ../../../../ddr4_0_ex.srcs/sources_1/ip/ddr4_0/rtl/cal/ddr4_v2_2_dp_AB9.sv ../../../../ddr4_0_ex.srcs/sources_1/ip/ddr4_0/rtl/ip_top/ddr4_0.sv ../../../../ddr4_0_ex.srcs/sources_1/ip/ddr4_0/rtl/ip_top/ddr4_0_ddr4.sv ../../../../ddr4_0_ex.srcs/sources_1/ip/ddr4_0/rtl/ip_top/ddr4_0_ddr4_mem_intfc.sv ../../../../ddr4_0_ex.srcs/sources_1/ip/ddr4_0/rtl/cal/ddr4_0_ddr4_cal_riu.sv ../../../../ddr4_0_ex.srcs/sources_1/ip/ddr4_0/tb/microblaze_mcs_0.sv ../../../../imports/arch_package.sv ../../../../imports/proj_package.sv ../../../../imports/ddr4_model.sv ../../../../imports/ddr4_v2_2_axi_opcode_gen.sv ../../../../imports/ddr4_v2_2_axi_tg_top.sv ../../../../imports/ddr4_v2_2_axi_wrapper.sv ../../../../imports/ddr4_v2_2_boot_mode_gen.sv ../../../../imports/ddr4_v2_2_custom_mode_gen.sv ../../../../imports/ddr4_v2_2_data_chk.sv ../../../../imports/ddr4_v2_2_data_gen.sv ../../../../imports/ddr4_v2_2_prbs_mode_gen.sv ../../../../imports/example_top.sv ../../../../imports/interface.sv ../../../../imports/sim_tb_top.sv 
-- Compiling module ddr4_phy_v2_2_0_xiphy_behav
-- Compiling module ddr4_phy_v2_2_0_bitslice_behav
-- Compiling module ddr4_phy_v2_2_0_fifo_sv
-- Compiling module ddr4_phy_v2_2_0_xiphy
-- Compiling module ddr4_phy_v2_2_0_iob_byte
-- Compiling module ddr4_phy_v2_2_0_iob
-- Compiling module ddr4_phy_v2_2_0_pll
-- Compiling module ddr4_phy_v2_2_0_xiphy_tristate_wrapper
-- Compiling module ddr4_phy_v2_2_0_xiphy_riuor_wrapper
-- Compiling module ddr4_phy_v2_2_0_xiphy_control_wrapper
-- Compiling module ddr4_phy_v2_2_0_xiphy_byte_wrapper
-- Compiling module ddr4_phy_v2_2_0_xiphy_bitslice_wrapper
-- Compiling module ddr4_0_phy_ddr4
-- Compiling module ddr4_0_phy
-- Compiling module ddr4_v2_2_6_mc_wtr
-- Compiling module ddr4_v2_2_6_mc_ref
-- Compiling module ddr4_v2_2_6_mc_rd_wr
-- Compiling module ddr4_v2_2_6_mc_periodic
-- Compiling module ddr4_v2_2_6_mc_group
-- Compiling module ddr4_v2_2_6_mc_ecc_merge_enc
-- Compiling module ddr4_v2_2_6_mc_ecc_gen
-- Compiling module ddr4_v2_2_6_mc_ecc_fi_xor
-- Compiling module ddr4_v2_2_6_mc_ecc_dec_fix
-- Compiling module ddr4_v2_2_6_mc_ecc_buf
-- Compiling module ddr4_v2_2_6_mc_ecc
-- Compiling module ddr4_v2_2_6_mc_ctl
-- Compiling module ddr4_v2_2_6_mc_cmd_mux_c
-- Compiling module ddr4_v2_2_6_mc_cmd_mux_ap
-- Compiling module ddr4_v2_2_6_mc_arb_p
-- Compiling module ddr4_v2_2_6_mc_arb_mux_p
-- Compiling module ddr4_v2_2_6_mc_arb_c
-- Compiling module ddr4_v2_2_6_mc_arb_a
-- Compiling module ddr4_v2_2_6_mc_act_timer
-- Compiling module ddr4_v2_2_6_mc_act_rank
-- Compiling module ddr4_v2_2_6_mc
-- Compiling module ddr4_v2_2_6_ui_wr_data
-- Compiling module ddr4_v2_2_6_ui_rd_data
-- Compiling module ddr4_v2_2_6_ui_cmd
-- Compiling module ddr4_v2_2_6_ui
-- Compiling module ddr4_v2_2_6_axi_ar_channel
-- Compiling module ddr4_v2_2_6_axi_aw_channel
-- Compiling module ddr4_v2_2_6_axi_b_channel
-- Compiling module ddr4_v2_2_6_axi_cmd_arbiter
-- Compiling module ddr4_v2_2_6_axi_cmd_fsm
-- Compiling module ddr4_v2_2_6_axi_cmd_translator
-- Compiling module ddr4_v2_2_6_axi_fifo
-- Compiling module ddr4_v2_2_6_axi_incr_cmd
-- Compiling module ddr4_v2_2_6_axi_r_channel
-- Compiling module ddr4_v2_2_6_axi_w_channel
-- Compiling module ddr4_v2_2_6_axi_wr_cmd_fsm
-- Compiling module ddr4_v2_2_6_axi_wrap_cmd
-- Compiling module ddr4_v2_2_6_a_upsizer
-- Compiling module ddr4_v2_2_6_axi
-- Compiling module ddr4_v2_2_6_axi_register_slice
-- Compiling module ddr4_v2_2_6_axi_upsizer
-- Compiling module ddr4_v2_2_6_axic_register_slice
-- Compiling module ddr4_v2_2_6_carry_and
-- Compiling module ddr4_v2_2_6_carry_latch_and
-- Compiling module ddr4_v2_2_6_carry_latch_or
-- Compiling module ddr4_v2_2_6_carry_or
-- Compiling module ddr4_v2_2_6_command_fifo
-- Compiling module ddr4_v2_2_6_comparator
-- Compiling module ddr4_v2_2_6_comparator_sel
-- Compiling module ddr4_v2_2_6_comparator_sel_static
-- Compiling module ddr4_v2_2_6_r_upsizer
-- Compiling module ddr4_v2_2_6_w_upsizer
-- Compiling module ddr4_v2_2_6_axi_ctrl_addr_decode
-- Compiling module ddr4_v2_2_6_axi_ctrl_read
-- Compiling module ddr4_v2_2_6_axi_ctrl_reg_bank
-- Compiling module ddr4_v2_2_6_axi_ctrl_reg
-- Compiling module ddr4_v2_2_6_axi_ctrl_top
-- Compiling module ddr4_v2_2_6_axi_ctrl_write
-- Compiling module ddr4_v2_2_6_infrastructure
-- Compiling module ddr4_v2_2_6_cal_xsdb_bram
-- Compiling module ddr4_v2_2_6_cal_write
-- Compiling module ddr4_v2_2_6_cal_wr_byte
-- Compiling module ddr4_v2_2_6_cal_wr_bit
-- Compiling module ddr4_v2_2_6_cal_sync
-- Compiling module ddr4_v2_2_6_cal_read
-- Compiling module ddr4_v2_2_6_cal_rd_en
-- Compiling module ddr4_v2_2_6_cal_pi
-- Compiling module ddr4_v2_2_6_cal_mc_odt
-- Compiling module ddr4_v2_2_6_cal_debug_microblaze
-- Compiling module ddr4_v2_2_6_cal_cplx_data
-- Compiling module ddr4_v2_2_6_cal_cplx
-- Compiling module ddr4_v2_2_6_cal_config_rom
-- Compiling module ddr4_v2_2_6_cal_addr_decode
-- Compiling module ddr4_v2_2_6_cal_top
-- Compiling module ddr4_v2_2_6_cal_xsdb_arbiter
-- Compiling module ddr4_v2_2_6_cal
-- Compiling module ddr4_v2_2_6_chipscope_xsdb_slave
-- Compiling module ddr4_v2_2_6_cfg_mem_mod
-- Compiling module ddr4_v2_2_6_bram_tdp
-- Compiling module ddr4_0
-- Compiling module ddr4_0_ddr4
-- Compiling module ddr4_0_ddr4_mem_intfc
-- Compiling module ddr4_0_ddr4_cal_riu
-- Compiling module ddr4_0_microblaze_mcs
-- Compiling module microblaze_mcs
-- Compiling package arch_package
-- Compiling package proj_package
-- Compiling module ddr4_v2_2_6_axi_opcode_gen
-- Compiling module ddr4_v2_2_6_axi_tg_top
-- Compiling module ddr4_v2_2_6_axi_wrapper
-- Compiling module ddr4_v2_2_6_boot_mode_gen
-- Compiling module ddr4_v2_2_6_custom_mode_gen
-- Compiling module ddr4_v2_2_6_data_chk
-- Compiling module ddr4_v2_2_6_data_gen
-- Compiling module prbs_data_gen
-- Compiling module ddr4_v2_2_6_prbs_mode_gen
-- Compiling module example_top
-- Compiling interface DDR4_if
-- Compiling module sim_tb_top

Top level modules:
	ddr4_v2_2_6_axi_ctrl_top
	sim_tb_top
End time: 15:20:53 on Feb 19,2020, Elapsed time: 0:00:02
Errors: 0, Warnings: 0
QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
Start time: 15:20:53 on Feb 19,2020
vlog -work xil_defaultlib glbl.v 
-- Compiling module glbl

Top level modules:
	glbl
End time: 15:20:53 on Feb 19,2020, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
INFO: [USF-Questa-69] 'compile' step finished in '4' seconds
INFO: [USF-Questa-3] Questa::Elaborate design
INFO: [USF-Questa-69] Executing 'ELABORATE' step in '/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip/xcvu37p-fsvh2892-2-e/ddr4_0_ex/ddr4_0_ex.sim/sim_1/behav/questa'
QuestaSim-64 vopt 2019.4_2 Compiler 2019.12 Dec  7 2019
Start time: 15:20:53 on Feb 19,2020
vopt "+acc=npr" -L microblaze_v11_0_0 -L xil_defaultlib -L lib_cdc_v1_0_2 -L proc_sys_reset_v5_0_13 -L lmb_v10_v3_0_9 -L lmb_bram_if_cntlr_v4_0_15 -L blk_mem_gen_v8_4_2 -L iomodule_v3_1_4 -L unisims_ver -L unimacro_ver -L secureip -L xpm -work xil_defaultlib xil_defaultlib.sim_tb_top xil_defaultlib.glbl -o sim_tb_top_opt 

Top level modules:
	sim_tb_top
	glbl

Analyzing design...
-- Loading module sim_tb_top
-- Importing package arch_package
-- Loading module example_top
-- Loading module ddr4_0
-- Loading module ddr4_0_ddr4
-- Loading module ddr4_v2_2_6_infrastructure
-- Loading module unisims_ver.BUFG
-- Loading module ddr4_0_ddr4_mem_intfc
-- Loading module ddr4_0_phy
-- Loading module ddr4_0_phy_ddr4
-- Loading module unisims_ver.OBUF
-- Loading module ddr4_phy_v2_2_0_pll
-- Loading module ddr4_phy_v2_2_0_iob
-- Loading module ddr4_v2_2_6_mc
-- Loading module ddr4_v2_2_6_mc_act_timer
-- Loading module ddr4_v2_2_6_mc_arb_a
-- Loading module ddr4_v2_2_6_mc_rd_wr
-- Loading module ddr4_v2_2_6_mc_arb_c
-- Loading module ddr4_v2_2_6_mc_arb_mux_p
-- Loading module ddr4_v2_2_6_mc_arb_p
-- Loading module ddr4_v2_2_6_mc_cmd_mux_ap
-- Loading module ddr4_v2_2_6_mc_ctl
-- Loading module ddr4_v2_2_6_cal_mc_odt
-- Loading module ddr4_v2_2_6_mc_cmd_mux_c
-- Loading module ddr4_v2_2_6_mc_ref
-- Loading module ddr4_v2_2_6_mc_periodic
-- Loading module ddr4_v2_2_6_mc_ecc
-- Loading module ddr4_v2_2_6_ui
-- Loading module ddr4_v2_2_6_ui_cmd
-- Loading module ddr4_v2_2_6_ui_wr_data
-- Loading module ddr4_v2_2_6_ui_rd_data
-- Loading module ddr4_v2_2_6_cal_top
-- Loading module ddr4_v2_2_6_cal
-- Loading module ddr4_v2_2_6_cal_debug_microblaze
-- Loading module ddr4_v2_2_6_cal_addr_decode
-- Loading module ddr4_v2_2_6_cal_cplx
-- Loading module ddr4_v2_2_6_cal_cplx_data
-- Loading module ddr4_v2_2_6_cal_config_rom
-- Loading module ddr4_v2_2_6_chipscope_xsdb_slave
-- Loading module ddr4_v2_2_6_cal_xsdb_arbiter
-- Loading module ddr4_v2_2_6_cal_sync
-- Loading module ddr4_v2_2_6_cal_xsdb_bram
-- Loading module ddr4_v2_2_6_cfg_mem_mod
-- Loading module ddr4_v2_2_6_cal_pi
-- Loading module ddr4_v2_2_6_cal_read
-- Loading module ddr4_v2_2_6_cal_write
-- Loading module ddr4_0_ddr4_cal_riu
-- Loading module ddr4_0_microblaze_mcs
-- Loading module microblaze_mcs
-- Loading module unisims_ver.VCC
-- Loading module unisims_ver.GND
-- Loading module unisims_ver.FDR
-- Loading module unisims_ver.FDRE
-- Loading module unisims_ver.FDS
-- Loading module unisims_ver.FDSE
-- Loading module unisims_ver.FD
-- Loading module unisims_ver.RAM32X1D
-- Loading module unisims_ver.FDE
-- Loading module unisims_ver.LUT6_2
-- Loading module unisims_ver.MUXCY_L
-- Loading module unisims_ver.MUXCY
-- Loading module unisims_ver.XORCY
-- Loading module unisims_ver.MULT_AND
-- Loading module unisims_ver.LUT2
-- Loading UDP unisims_ver.x_lut2_mux4
-- Loading module unisims_ver.LUT3
-- Loading UDP unisims_ver.x_lut3_mux8
-- Loading module unisims_ver.LUT4
-- Loading module unisims_ver.LUT6
-- Loading module unisims_ver.MUXF5
-- Loading module unisims_ver.SRL16E
-- Loading module unisims_ver.LUT5
-- Loading module unisims_ver.LUT1
-- Loading UDP unisims_ver.x_lut1_mux2
-- Loading module unisims_ver.MUXF7
-- Loading module unisims_ver.INV
-- Loading module unisims_ver.RAMB36
-- Loading module unisims_ver.RAMB36E1
-- Loading module ddr4_v2_2_6_axi
-- Loading module ddr4_v2_2_6_axi_register_slice
-- Loading module ddr4_v2_2_6_axic_register_slice
-- Loading module ddr4_v2_2_6_axi_aw_channel
-- Loading module ddr4_v2_2_6_axi_cmd_translator
-- Loading module ddr4_v2_2_6_axi_incr_cmd
-- Loading module ddr4_v2_2_6_axi_wrap_cmd
-- Loading module ddr4_v2_2_6_axi_wr_cmd_fsm
-- Loading module ddr4_v2_2_6_axi_w_channel
-- Loading module ddr4_v2_2_6_axi_b_channel
-- Loading module ddr4_v2_2_6_axi_fifo
-- Loading module ddr4_v2_2_6_axi_ar_channel
-- Loading module ddr4_v2_2_6_axi_cmd_fsm
-- Loading module ddr4_v2_2_6_axi_r_channel
-- Loading module ddr4_v2_2_6_axi_cmd_arbiter
-- Loading module ddr4_v2_2_6_axi_tg_top
-- Loading module ddr4_v2_2_6_boot_mode_gen
-- Loading module ddr4_v2_2_6_prbs_mode_gen
-- Loading module ddr4_v2_2_6_custom_mode_gen
-- Loading module ddr4_v2_2_6_axi_opcode_gen
-- Loading module ddr4_v2_2_6_axi_wrapper
-- Loading module ddr4_v2_2_6_data_gen
-- Loading module ddr4_v2_2_6_data_chk
-- Loading module glbl
-- Loading module unisims_ver.MMCME4_ADV
-- Loading module unisims_ver.IBUFDS
-- Loading module unisims_ver.PLLE4_ADV
-- Loading module ddr4_phy_v2_2_0_iob_byte
-- Loading module ddr4_phy_v2_2_0_xiphy_behav
-- Loading module ddr4_v2_2_6_mc_act_rank
-- Loading module ddr4_v2_2_6_mc_wtr
-- Loading module ddr4_v2_2_6_mc_group
-- Loading module unisims_ver.RAM32M
-- Loading module ddr4_v2_2_6_bram_tdp
-- Loading module ddr4_v2_2_6_cal_wr_byte
-- Loading module ddr4_v2_2_6_cal_wr_bit
-- Loading module ddr4_v2_2_6_cal_rd_en
-- Loading module unisims_ver.RB36_INTERNAL_VLOG
-- Loading module prbs_data_gen
-- Loading interface DDR4_if
-- Importing package proj_package
-- Loading module unisims_ver.OBUFDS
-- Loading module unisims_ver.HPIO_VREF
-- Loading module unisims_ver.IOBUFE3
-- Loading module unisims_ver.IOBUFDS
-- Loading module ddr4_phy_v2_2_0_bitslice_behav
-- Loading module ddr4_phy_v2_2_0_fifo_sv
Optimizing 274 design-units (inlining 0/663 module instances, 0/1345 cell instances, 151/151 UDP instances):
-- Optimizing package arch_package(fast)
-- Optimizing package proj_package(fast)
-- Inlining UDP unisims_ver.x_lut3_mux8
-- Optimizing module unisims_ver.LUT3(fast__4)
-- Optimizing module unisims_ver.LUT3(fast__5)
-- Optimizing module unisims_ver.LUT3(fast__6)
-- Optimizing module unisims_ver.LUT3(fast__7)
-- Optimizing module unisims_ver.LUT3(fast__8)
-- Optimizing module unisims_ver.LUT3(fast__9)
-- Optimizing module unisims_ver.LUT3(fast__10)
-- Optimizing module unisims_ver.LUT3(fast__11)
-- Optimizing module unisims_ver.LUT3(fast__12)
-- Optimizing module unisims_ver.LUT3(fast__13)
-- Optimizing module unisims_ver.LUT3(fast__14)
-- Optimizing module unisims_ver.LUT3(fast__15)
-- Optimizing module unisims_ver.LUT3(fast__16)
-- Optimizing module glbl(fast)
-- Optimizing module ddr4_0_microblaze_mcs(fast)
-- Optimizing module ddr4_v2_2_6_axi_b_channel(fast)
-- Optimizing module ddr4_v2_2_6_cal_wr_bit(fast)
-- Optimizing module ddr4_v2_2_6_axi_wr_cmd_fsm(fast)
-- Inlining UDP unisims_ver.x_lut2_mux4
-- Optimizing module unisims_ver.LUT2(fast)
-- Optimizing module unisims_ver.LUT2(fast__1)
-- Optimizing module unisims_ver.LUT2(fast__2)
-- Optimizing module unisims_ver.LUT2(fast__3)
-- Optimizing module unisims_ver.LUT2(fast__4)
-- Optimizing module unisims_ver.LUT2(fast__5)
-- Optimizing module unisims_ver.LUT2(fast__6)
-- Optimizing module unisims_ver.LUT2(fast__7)
-- Optimizing module ddr4_v2_2_6_axi_cmd_fsm(fast)
-- Optimizing interface DDR4_if(fast)
-- Optimizing module unisims_ver.OBUFDS(fast)
-- Inlining UDP unisims_ver.x_lut1_mux2
-- Optimizing module unisims_ver.LUT1(fast)
-- Optimizing module unisims_ver.OBUF(fast)
-- Optimizing module unisims_ver.MUXCY(fast)
-- Optimizing module unisims_ver.MUXF7(fast)
-- Optimizing module unisims_ver.FD(fast)
-- Optimizing module unisims_ver.FD(fast__1)
-- Optimizing module unisims_ver.FDR(fast)
-- Optimizing module unisims_ver.FDS(fast)
-- Optimizing module unisims_ver.FDE(fast)
-- Optimizing module unisims_ver.BUFG(fast)
-- Optimizing module unisims_ver.MUXCY_L(fast)
-- Optimizing module unisims_ver.MUXF5(fast)
-- Optimizing module unisims_ver.XORCY(fast)
-- Optimizing module unisims_ver.MULT_AND(fast)
-- Optimizing module unisims_ver.INV(fast)
-- Optimizing module unisims_ver.VCC(fast)
-- Optimizing module unisims_ver.GND(fast)
-- Optimizing interface DDR4_if(fast)
-- Optimizing module ddr4_v2_2_6_mc_wtr(fast)
-- Optimizing module unisims_ver.LUT4(fast)
-- Optimizing module unisims_ver.LUT4(fast__1)
-- Optimizing module unisims_ver.LUT4(fast__2)
-- Optimizing module unisims_ver.LUT4(fast__3)
-- Optimizing module unisims_ver.LUT4(fast__4)
-- Optimizing module unisims_ver.LUT4(fast__5)
-- Optimizing module unisims_ver.LUT4(fast__6)
-- Optimizing module unisims_ver.LUT4(fast__7)
-- Optimizing module unisims_ver.LUT4(fast__8)
-- Optimizing module unisims_ver.LUT4(fast__9)
-- Optimizing module unisims_ver.LUT4(fast__10)
-- Optimizing module unisims_ver.LUT4(fast__11)
-- Optimizing module unisims_ver.LUT4(fast__12)
-- Optimizing module unisims_ver.LUT4(fast__13)
-- Optimizing module unisims_ver.LUT4(fast__14)
-- Optimizing module unisims_ver.LUT4(fast__15)
-- Optimizing module unisims_ver.LUT4(fast__16)
-- Optimizing module unisims_ver.LUT4(fast__17)
-- Optimizing module unisims_ver.LUT4(fast__18)
-- Optimizing module unisims_ver.LUT4(fast__19)
-- Optimizing module unisims_ver.LUT4(fast__20)
-- Optimizing module unisims_ver.LUT4(fast__21)
-- Optimizing module unisims_ver.LUT4(fast__22)
-- Optimizing module unisims_ver.LUT4(fast__23)
-- Optimizing module unisims_ver.LUT4(fast__24)
-- Optimizing module unisims_ver.LUT4(fast__25)
-- Optimizing module unisims_ver.LUT4(fast__26)
-- Optimizing module unisims_ver.LUT4(fast__27)
-- Optimizing module ddr4_v2_2_6_axi_aw_channel(fast)
-- Optimizing module ddr4_v2_2_6_axi_fifo(fast)
-- Optimizing module ddr4_v2_2_6_axi_ar_channel(fast)
-- Optimizing module ddr4_v2_2_6_axi_fifo(fast__1)
-- Optimizing module ddr4_v2_2_6_axi_fifo(fast__2)
-- Optimizing module prbs_data_gen(fast)
-- Optimizing module ddr4_0(fast)
-- Optimizing module ddr4_v2_2_6_axi_cmd_translator(fast)
-- Optimizing module ddr4_v2_2_6_axi_cmd_translator(fast__1)
-- Optimizing module ddr4_v2_2_6_bram_tdp(fast)
-- Optimizing module ddr4_v2_2_6_mc_arb_p(fast)
-- Optimizing module unisims_ver.IOBUFDS(fast)
-- Optimizing module unisims_ver.IBUFDS(fast)
-- Optimizing module ddr4_v2_2_6_cal_wr_byte(fast)
-- Optimizing module ddr4_phy_v2_2_0_fifo_sv(fast)
-- Optimizing module unisims_ver.FDRE(fast)
-- Optimizing module unisims_ver.FDSE(fast)
-- Optimizing module unisims_ver.FDRE(fast__1)
-- Optimizing module unisims_ver.FDSE(fast__1)
-- Optimizing module unisims_ver.SRL16E(fast)
-- Optimizing module unisims_ver.HPIO_VREF(fast)
-- Optimizing module unisims_ver.RAM32X1D(fast)
-- Optimizing module ddr4_v2_2_6_cal_sync(fast)
-- Optimizing module ddr4_v2_2_6_cal_sync(fast__3)
-- Optimizing module ddr4_v2_2_6_cal_sync(fast__5)
-- Optimizing module ddr4_v2_2_6_cal_sync(fast__7)
-- Optimizing module ddr4_v2_2_6_cal_sync(fast__10)
-- Inlining UDP unisims_ver.x_lut3_mux8
-- Optimizing module unisims_ver.LUT3(fast)
-- Optimizing module unisims_ver.LUT3(fast__1)
-- Optimizing module unisims_ver.LUT3(fast__2)
-- Optimizing module unisims_ver.LUT3(fast__3)
-- Optimizing module unisims_ver.LUT6(fast__10)
-- Optimizing module unisims_ver.LUT6(fast__11)
-- Optimizing module unisims_ver.LUT6(fast__12)
-- Optimizing module unisims_ver.LUT6(fast__13)
-- Optimizing module unisims_ver.LUT6(fast__14)
-- Optimizing module unisims_ver.LUT6(fast__15)
-- Optimizing module unisims_ver.LUT6(fast__16)
-- Optimizing module unisims_ver.LUT6(fast__17)
-- Optimizing module unisims_ver.LUT6(fast__18)
-- Optimizing module unisims_ver.LUT6(fast__19)
-- Optimizing module unisims_ver.LUT6(fast__20)
-- Optimizing module unisims_ver.LUT6(fast__21)
-- Optimizing module unisims_ver.LUT6(fast__22)
-- Optimizing module unisims_ver.LUT6(fast__23)
-- Optimizing module unisims_ver.LUT6(fast__24)
-- Optimizing module unisims_ver.LUT6(fast__25)
-- Optimizing module unisims_ver.LUT6(fast__26)
-- Optimizing module unisims_ver.LUT6(fast__27)
-- Optimizing module unisims_ver.LUT6(fast__28)
-- Optimizing module unisims_ver.LUT6(fast__29)
-- Optimizing module unisims_ver.LUT6(fast__30)
-- Optimizing module unisims_ver.LUT6(fast__31)
-- Optimizing module ddr4_v2_2_6_ui(fast)
-- Optimizing module ddr4_v2_2_6_cal_xsdb_arbiter(fast)
-- Optimizing module ddr4_phy_v2_2_0_iob_byte(fast)
-- Optimizing module ddr4_phy_v2_2_0_iob_byte(fast__1)
-- Optimizing module ddr4_phy_v2_2_0_iob_byte(fast__2)
-- Optimizing module ddr4_phy_v2_2_0_iob_byte(fast__3)
-- Optimizing module ddr4_v2_2_6_cal_rd_en(fast)
-- Optimizing module unisims_ver.RAMB36(fast)
-- Optimizing module ddr4_0_ddr4_cal_riu(fast)
-- Optimizing module ddr4_v2_2_6_axi_r_channel(fast)
-- Optimizing module ddr4_v2_2_6_mc_act_timer(fast)
-- Optimizing module example_top(fast)
-- Optimizing module unisims_ver.IOBUFE3(fast)
-- Optimizing module ddr4_v2_2_6_cal_config_rom(fast)
-- Optimizing module ddr4_v2_2_6_axi_w_channel(fast)
-- Optimizing module ddr4_v2_2_6_custom_mode_gen(fast)
-- Optimizing module ddr4_v2_2_6_chipscope_xsdb_slave(fast)
-- Optimizing module ddr4_0_phy(fast)
-- Optimizing module ddr4_v2_2_6_cal_read(fast)
-- Optimizing module ddr4_v2_2_6_cfg_mem_mod(fast)
-- Optimizing module ddr4_v2_2_6_cal_mc_odt(fast)
-- Optimizing module ddr4_v2_2_6_cal_mc_odt(fast__1)
-- Optimizing module ddr4_phy_v2_2_0_iob(fast)
-- Optimizing module ddr4_v2_2_6_mc_cmd_mux_ap(fast)
-- Optimizing module ddr4_phy_v2_2_0_pll(fast)
-- Optimizing module ddr4_v2_2_6_mc_arb_a(fast)
-- Optimizing module ddr4_v2_2_6_axi_wrap_cmd(fast)
-- Optimizing module ddr4_v2_2_6_axi_wrap_cmd(fast__1)
-- Optimizing module unisims_ver.RAM32M(fast)
-- Optimizing module ddr4_v2_2_6_axi_incr_cmd(fast)
-- Optimizing module ddr4_v2_2_6_axi_incr_cmd(fast__1)
-- Optimizing module unisims_ver.RB36_INTERNAL_VLOG(fast)
-- Optimizing module unisims_ver.MMCME4_ADV(fast)
-- Optimizing module unisims_ver.LUT5(fast)
-- Optimizing module unisims_ver.LUT6_2(fast__5)
-- Optimizing module unisims_ver.LUT6_2(fast__6)
-- Optimizing module unisims_ver.LUT6_2(fast__7)
-- Optimizing module unisims_ver.LUT6_2(fast__8)
-- Optimizing module unisims_ver.LUT6_2(fast__9)
-- Optimizing module ddr4_v2_2_6_cal_sync(fast__2)
-- Optimizing module ddr4_v2_2_6_cal_sync(fast__4)
-- Optimizing module ddr4_v2_2_6_mc_periodic(fast)
-- Optimizing module ddr4_v2_2_6_prbs_mode_gen(fast)
-- Optimizing module unisims_ver.LUT5(fast__1)
-- Optimizing module unisims_ver.LUT5(fast__2)
-- Optimizing module unisims_ver.LUT5(fast__3)
-- Optimizing module unisims_ver.LUT5(fast__4)
-- Optimizing module unisims_ver.LUT5(fast__5)
-- Optimizing module unisims_ver.LUT5(fast__6)
-- Optimizing module unisims_ver.LUT5(fast__7)
-- Optimizing module unisims_ver.LUT5(fast__8)
-- Optimizing module unisims_ver.LUT5(fast__9)
-- Optimizing module unisims_ver.LUT5(fast__10)
-- Optimizing module unisims_ver.LUT5(fast__11)
-- Optimizing module unisims_ver.LUT5(fast__12)
-- Optimizing module unisims_ver.LUT5(fast__13)
-- Optimizing module unisims_ver.LUT5(fast__14)
-- Optimizing module unisims_ver.LUT5(fast__15)
-- Optimizing module unisims_ver.LUT5(fast__16)
-- Optimizing module unisims_ver.LUT5(fast__17)
-- Optimizing module unisims_ver.LUT5(fast__18)
-- Optimizing module unisims_ver.LUT5(fast__19)
-- Optimizing module unisims_ver.LUT5(fast__20)
-- Optimizing module unisims_ver.LUT5(fast__21)
-- Optimizing module unisims_ver.LUT5(fast__22)
-- Optimizing module unisims_ver.LUT5(fast__23)
-- Optimizing module unisims_ver.LUT5(fast__24)
-- Optimizing module unisims_ver.LUT5(fast__25)
-- Optimizing module unisims_ver.LUT5(fast__26)
-- Optimizing module unisims_ver.LUT5(fast__27)
-- Optimizing module unisims_ver.LUT5(fast__28)
-- Optimizing module ddr4_v2_2_6_mc_cmd_mux_c(fast)
-- Optimizing module ddr4_v2_2_6_cal_pi(fast)
-- Optimizing module ddr4_v2_2_6_axi_cmd_arbiter(fast)
-- Optimizing module unisims_ver.LUT6(fast)
-- Optimizing module unisims_ver.LUT6(fast__1)
-- Optimizing module unisims_ver.LUT6(fast__2)
-- Optimizing module unisims_ver.LUT6(fast__3)
-- Optimizing module unisims_ver.LUT6(fast__4)
-- Optimizing module unisims_ver.LUT6(fast__5)
-- Optimizing module unisims_ver.LUT6(fast__6)
-- Optimizing module unisims_ver.LUT6(fast__7)
-- Optimizing module unisims_ver.LUT6(fast__8)
-- Optimizing module unisims_ver.LUT6(fast__9)
-- Optimizing module ddr4_v2_2_6_mc(fast)
-- Optimizing module ddr4_v2_2_6_mc_ref(fast)
-- Optimizing module ddr4_v2_2_6_cal_sync(fast__6)
-- Optimizing module ddr4_v2_2_6_cal_sync(fast__9)
-- Optimizing module ddr4_v2_2_6_data_chk(fast)
-- Optimizing module ddr4_v2_2_6_mc_ctl(fast)
-- Optimizing module ddr4_v2_2_6_cal_cplx(fast)
-- Optimizing module ddr4_v2_2_6_ui_wr_data(fast)
-- Optimizing module ddr4_v2_2_6_cal_sync(fast__8)
-- Optimizing module ddr4_v2_2_6_axi_opcode_gen(fast)
-- Optimizing module ddr4_v2_2_6_cal_cplx_data(fast)
-- Optimizing module ddr4_v2_2_6_axi_tg_top(fast)
-- Optimizing module ddr4_v2_2_6_axi(fast)
-- Optimizing module ddr4_v2_2_6_cal_sync(fast__1)
-- Optimizing module ddr4_v2_2_6_axi_register_slice(fast)
-- Optimizing module ddr4_v2_2_6_axi_wrapper(fast)
-- Optimizing module ddr4_v2_2_6_data_gen(fast)
-- Optimizing module sim_tb_top(fast)
-- Optimizing module ddr4_0_ddr4(fast)
-- Optimizing module ddr4_v2_2_6_cal_xsdb_bram(fast)
-- Optimizing module ddr4_v2_2_6_boot_mode_gen(fast)
-- Optimizing module ddr4_v2_2_6_mc_arb_c(fast)
-- Optimizing module ddr4_v2_2_6_mc_ecc(fast)
-- Optimizing module ddr4_v2_2_6_mc_act_rank(fast)
-- Optimizing module ddr4_v2_2_6_mc_arb_mux_p(fast)
-- Optimizing module ddr4_v2_2_6_cal_write(fast)
-- Optimizing module ddr4_phy_v2_2_0_bitslice_behav(fast)
-- Optimizing module ddr4_phy_v2_2_0_bitslice_behav(fast__1)
-- Optimizing module ddr4_v2_2_6_axic_register_slice(fast)
-- Optimizing module ddr4_v2_2_6_axic_register_slice(fast__1)
-- Optimizing module ddr4_v2_2_6_axic_register_slice(fast__2)
-- Optimizing module ddr4_v2_2_6_axic_register_slice(fast__3)
-- Optimizing module ddr4_v2_2_6_infrastructure(fast)
-- Optimizing module ddr4_v2_2_6_mc_rd_wr(fast)
-- Optimizing module unisims_ver.LUT6_2(fast)
-- Optimizing module unisims_ver.LUT6_2(fast__1)
-- Optimizing module unisims_ver.LUT6_2(fast__2)
-- Optimizing module unisims_ver.LUT6_2(fast__3)
-- Optimizing module unisims_ver.LUT6_2(fast__4)
-- Optimizing module microblaze_mcs(fast)
-- Optimizing module ddr4_0_ddr4_mem_intfc(fast)
-- Optimizing module ddr4_v2_2_6_ui_rd_data(fast)
-- Optimizing module ddr4_v2_2_6_cal_addr_decode(fast)
-- Optimizing module ddr4_v2_2_6_cal_top(fast)
-- Optimizing module ddr4_v2_2_6_cal(fast)
-- Optimizing module unisims_ver.PLLE4_ADV(fast)
-- Optimizing module ddr4_v2_2_6_cal_debug_microblaze(fast)
-- Optimizing module ddr4_0_phy_ddr4(fast)
-- Optimizing module ddr4_v2_2_6_mc_group(fast)
-- Optimizing module ddr4_v2_2_6_ui_cmd(fast)
-- Optimizing module ddr4_phy_v2_2_0_xiphy_behav(fast)
-- Optimizing module unisims_ver.RAMB36E1(fast)
Optimized design name is sim_tb_top_opt
End time: 15:20:59 on Feb 19,2020, Elapsed time: 0:00:06
Errors: 0, Warnings: 0
run_program: Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 6812.953 ; gain = 0.000 ; free physical = 56509 ; free virtual = 89256
INFO: [USF-Questa-69] 'elaborate' step finished in '6' seconds
INFO: [USF-Questa-4] Questa::Simulate design
INFO: [USF-Questa-69] Executing 'SIMULATE' step in '/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip/xcvu37p-fsvh2892-2-e/ddr4_0_ex/ddr4_0_ex.sim/sim_1/behav/questa'
Program launched (PID=23462)
launch_simulation: Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 6812.953 ; gain = 0.000 ; free physical = 56486 ; free virtual = 89232
exit
INFO: [Common 17-206] Exiting Vivado at Wed Feb 19 15:46:54 2020...
