$date
	Sat Oct 22 21:04:22 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#531257
b1010 !
1"
#531258
b1010 &
b1010 %
1$
#531259
0"
#531262
b101 &
b101 %
#531266
b10000 &
b10000 %
#531270
b1000 &
b1000 %
#531274
b100 &
b100 %
#531278
b10 &
b10 %
#531282
b1 &
b1 %
1#
#531286
b0 &
0#
b0 %
0$
#1590447
b100 !
1"
#1590450
b100 &
b100 %
1$
#1590451
0"
#1590454
b10 &
b10 %
#1590458
b1 &
b1 %
1#
#1590462
b0 &
0#
b0 %
0$
#2548875
b11 !
1"
#2548878
b11 &
b11 %
1$
#2548879
0"
#2548882
b1010 &
b1010 %
#2548886
b101 &
b101 %
#2548890
b10000 &
b10000 %
#2548894
b1000 &
b1000 %
#2548898
b100 &
b100 %
#2548902
b10 &
b10 %
#2548906
b1 &
b1 %
1#
#2548910
b0 &
0#
b0 %
0$
#4500012
