
---------- Begin Simulation Statistics ----------
final_tick                               1251029803000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  56020                       # Simulator instruction rate (inst/s)
host_mem_usage                                 702356                       # Number of bytes of host memory used
host_op_rate                                    56185                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 21904.35                       # Real time elapsed on the host
host_tick_rate                               57113302                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1227074876                       # Number of instructions simulated
sim_ops                                    1230700285                       # Number of ops (including micro ops) simulated
sim_seconds                                  1.251030                       # Number of seconds simulated
sim_ticks                                1251029803000                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            85.424659                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits              156820187                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups           183577188                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect         21884198                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted        239002284                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits          24199999                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups       24341641                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses          141642                       # Number of indirect misses.
system.cpu0.branchPred.lookups              306810779                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted      1900157                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                       1811499                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts         12793301                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                 274872943                       # Number of branches committed
system.cpu0.commit.bw_lim_events             36044738                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls        5441491                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts      140350565                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts          1132169791                       # Number of instructions committed
system.cpu0.commit.committedOps            1133983818                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples   2062373707                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.549844                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.349095                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0   1531386604     74.25%     74.25% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1    311225106     15.09%     89.34% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2     80014383      3.88%     93.22% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3     61989285      3.01%     96.23% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4     27773126      1.35%     97.58% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5      8589989      0.42%     97.99% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6      3091594      0.15%     98.14% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7      2258882      0.11%     98.25% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     36044738      1.75%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total   2062373707                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                        50                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls            23207589                       # Number of function calls committed.
system.cpu0.commit.int_insts               1097834472                       # Number of committed integer instructions.
system.cpu0.commit.loads                    345515609                       # Number of loads committed
system.cpu0.commit.membars                    3625402                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      3625408      0.32%      0.32% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu       630160855     55.57%     55.89% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult        8557801      0.75%     56.64% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv         2859622      0.25%     56.90% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd             0      0.00%     56.90% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             4      0.00%     56.90% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt            12      0.00%     56.90% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     56.90% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     56.90% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             2      0.00%     56.90% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc            4      0.00%     56.90% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     56.90% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     56.90% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     56.90% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     56.90% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     56.90% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     56.90% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     56.90% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     56.90% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     56.90% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     56.90% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     56.90% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     56.90% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     56.90% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     56.90% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     56.90% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     56.90% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     56.90% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     56.90% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     56.90% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     56.90% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     56.90% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     56.90% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     56.90% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     56.90% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     56.90% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     56.90% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     56.90% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     56.90% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     56.90% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     56.90% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     56.90% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     56.90% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     56.90% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     56.90% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     56.90% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     56.90% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead      347327100     30.63%     87.53% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite     141452982     12.47%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead            8      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           20      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total       1133983818                       # Class of committed instruction
system.cpu0.commit.refs                     488780110                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                 1132169791                       # Number of Instructions Simulated
system.cpu0.committedOps                   1133983818                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              2.207719                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        2.207719                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            397560780                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred              9097296                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved           153890788                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts            1305911969                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles               752281395                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                919759037                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles              12808357                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts             19078868                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              7943682                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                  306810779                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                235208725                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                   1322522077                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes              4675137                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles           77                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                    1344476849                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                  54                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles          279                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles               43798594                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.122748                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles         745931467                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches         181020186                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.537896                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples        2090353251                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.644050                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.875898                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0              1115724342     53.37%     53.37% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1               733461666     35.09%     88.46% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2               148784384      7.12%     95.58% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                69856054      3.34%     98.92% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                11508916      0.55%     99.47% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                 8271105      0.40%     99.87% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                  928630      0.04%     99.91% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                 1814884      0.09%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                    3270      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total          2090353251                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                       56                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                      27                       # number of floating regfile writes
system.cpu0.idleCycles                      409158987                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts            12899885                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches               291852783                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.504586                       # Inst execution rate
system.cpu0.iew.exec_refs                   569004081                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                 171615112                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles              307671185                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            394150327                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts           1816559                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          7372679                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts           177607011                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts         1274310604                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            397388969                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          5934396                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts           1261218513                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents               1245789                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents             14556325                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles              12808357                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles             18178304                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked      1402959                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads        27718751                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses        12998                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation        16852                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads      5807333                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     48634718                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores     34342499                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents         16852                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect       913208                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect      11986677                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                547506300                       # num instructions consuming a value
system.cpu0.iew.wb_count                   1246585771                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.844870                       # average fanout of values written-back
system.cpu0.iew.wb_producers                462571433                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.498732                       # insts written-back per cycle
system.cpu0.iew.wb_sent                    1246668282                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads              1556353550                       # number of integer regfile reads
system.cpu0.int_regfile_writes              794803064                       # number of integer regfile writes
system.cpu0.ipc                              0.452956                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.452956                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          3626943      0.29%      0.29% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            679567727     53.63%     53.92% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult             8564637      0.68%     54.59% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv              2860434      0.23%     54.82% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                  0      0.00%     54.82% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  4      0.00%     54.82% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                 12      0.00%     54.82% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     54.82% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              4      0.00%     54.82% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  2      0.00%     54.82% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                 4      0.00%     54.82% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     54.82% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     54.82% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     54.82% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     54.82% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     54.82% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     54.82% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     54.82% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     54.82% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     54.82% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     54.82% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     54.82% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     54.82% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     54.82% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     54.82% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     54.82% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     54.82% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     54.82% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     54.82% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     54.82% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     54.82% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     54.82% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     54.82% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     54.82% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     54.82% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     54.82% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     54.82% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     54.82% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     54.82% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     54.82% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     54.82% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     54.82% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     54.82% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     54.82% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     54.82% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     54.82% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     54.82% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           401666973     31.70%     86.52% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite          170866141     13.48%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead              9      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            20      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total            1267152910                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                     59                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads                114                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses           55                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes                60                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                    4400527                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.003473                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 626898     14.25%     14.25% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                   748      0.02%     14.26% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                 567943     12.91%     27.17% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     27.17% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     27.17% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     27.17% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     27.17% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     27.17% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     27.17% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     27.17% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     27.17% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     27.17% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     27.17% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     27.17% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     27.17% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     27.17% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     27.17% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     27.17% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     27.17% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     27.17% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     27.17% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     27.17% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     27.17% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     27.17% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     27.17% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     27.17% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     27.17% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     27.17% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     27.17% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     27.17% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     27.17% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     27.17% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     27.17% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     27.17% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     27.17% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     27.17% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     27.17% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     27.17% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     27.17% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     27.17% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     27.17% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     27.17% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     27.17% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     27.17% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     27.17% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     27.17% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead               2841521     64.57%     91.74% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite               363413      8.26%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               4      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses            1267926435                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        4629300319                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses   1246585716                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes       1414653186                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                1268867914                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued               1267152910                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded            5442690                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined      140326701                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued           240836                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved          1199                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     35117190                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples   2090353251                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.606191                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.839103                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0         1181602501     56.53%     56.53% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1          634154541     30.34%     86.86% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2          219401288     10.50%     97.36% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           37126505      1.78%     99.14% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4           11706386      0.56%     99.70% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5            2888322      0.14%     99.83% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6            2911491      0.14%     99.97% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             417558      0.02%     99.99% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8             144659      0.01%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total     2090353251                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.506960                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads         20806372                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores        12335266                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           394150327                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores          177607011                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                   1517                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                    22                       # number of misc regfile writes
system.cpu0.numCycles                      2499512238                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                     3880496                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles              340684780                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps            724696042                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents              13049829                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles               770974067                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents              22323835                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents                29753                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups           1603475539                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts            1295789597                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands          830499657                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                907526064                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents              21799992                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles              12808357                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             58218254                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps               105803547                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups               56                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups      1603475483                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles        141729                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts              4798                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                 31589673                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts          4788                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  3300644177                       # The number of ROB reads
system.cpu0.rob.rob_writes                 2576672319                       # The number of ROB writes
system.cpu0.timesIdled                       23546012                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                 1480                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            83.813558                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits               12600040                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups            15033415                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          2103763                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         20249172                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits           1274644                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups        1512129                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses          237485                       # Number of indirect misses.
system.cpu1.branchPred.lookups               24323783                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted        23300                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                       1811204                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts          1195997                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                  17167944                       # Number of branches committed
system.cpu1.commit.bw_lim_events              4050606                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls        5434290                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts       21669454                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts            94905085                       # Number of instructions committed
system.cpu1.commit.committedOps              96716467                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    391095253                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.247296                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     1.048347                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    355009512     90.77%     90.77% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1     17307994      4.43%     95.20% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      6242993      1.60%     96.79% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      3608228      0.92%     97.72% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4      2284066      0.58%     98.30% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5      1413500      0.36%     98.66% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6       759287      0.19%     98.86% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7       419067      0.11%     98.96% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8      4050606      1.04%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    391095253                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls             2258500                       # Number of function calls committed.
system.cpu1.commit.int_insts                 92291884                       # Number of committed integer instructions.
system.cpu1.commit.loads                     24473791                       # Number of loads committed
system.cpu1.commit.membars                    3622523                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass      3622523      3.75%      3.75% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        56338793     58.25%     62.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult         383115      0.40%     62.39% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv          762453      0.79%     63.18% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     63.18% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     63.18% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     63.18% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     63.18% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     63.18% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     63.18% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     63.18% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     63.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     63.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     63.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     63.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     63.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     63.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     63.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     63.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     63.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     63.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     63.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     63.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     63.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     63.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     63.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     63.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     63.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     63.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     63.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     63.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     63.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     63.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     63.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     63.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     63.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     63.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     63.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     63.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     63.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     63.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     63.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     63.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     63.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     63.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     63.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     63.18% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       26284995     27.18%     90.36% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       9324576      9.64%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total         96716467                       # Class of committed instruction
system.cpu1.commit.refs                      35609583                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                   94905085                       # Number of Instructions Simulated
system.cpu1.committedOps                     96716467                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              4.179193                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        4.179193                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            314444393                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred               920368                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved            11544718                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts             124820639                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                19366471                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 55437860                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles               1196492                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts              1651181                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              4210313                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                   24323783                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                 17982291                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    370202246                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes               178301                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.Insts                     137321537                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.SquashCycles                4208516                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.061327                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles          22349024                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches          13874684                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.346224                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         394655529                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.356267                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.836380                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               308085282     78.06%     78.06% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                54597063     13.83%     91.90% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                20403984      5.17%     97.07% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                 6125428      1.55%     98.62% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                 1549696      0.39%     99.01% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                 2742173      0.69%     99.71% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                 1151677      0.29%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                       8      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                     218      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           394655529                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu1.idleCycles                        1971099                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts             1258715                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                19530838                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.264841                       # Inst execution rate
system.cpu1.iew.exec_refs                    37429511                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                  11404690                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles              263728382                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             29592370                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts           2534113                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts          1107635                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts            13882568                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts          118375765                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             26024821                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts          1127276                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts            105042965                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents               1692311                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents              3618957                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles               1196492                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles              7754428                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked        18334                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads          970805                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses        13061                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation          552                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads          637                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads      5118579                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores      2746776                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents           552                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect       172365                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect       1086350                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 60867019                       # num instructions consuming a value
system.cpu1.iew.wb_count                    104483110                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.815652                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 49646304                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.263429                       # insts written-back per cycle
system.cpu1.iew.wb_sent                     104516684                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads               134062671                       # number of integer regfile reads
system.cpu1.int_regfile_writes               72909878                       # number of integer regfile writes
system.cpu1.ipc                              0.239281                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.239281                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass          3622633      3.41%      3.41% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             63713597     60.01%     63.42% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult              383166      0.36%     63.78% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv               762551      0.72%     64.50% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     64.50% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     64.50% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     64.50% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     64.50% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     64.50% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     64.50% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     64.50% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     64.50% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     64.50% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     64.50% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     64.50% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     64.50% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     64.50% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     64.50% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     64.50% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     64.50% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     64.50% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     64.50% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     64.50% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     64.50% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     64.50% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     64.50% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     64.50% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     64.50% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     64.50% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     64.50% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     64.50% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     64.50% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     64.50% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     64.50% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     64.50% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     64.50% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     64.50% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     64.50% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     64.50% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     64.50% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     64.50% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     64.50% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     64.50% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     64.50% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     64.50% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     64.50% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     64.50% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            28059840     26.43%     90.93% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            9628442      9.07%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total             106170241                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                     16                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                 28                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                    3034594                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.028582                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 359589     11.85%     11.85% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                  4503      0.15%     12.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                 492829     16.24%     28.24% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     28.24% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     28.24% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     28.24% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     28.24% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     28.24% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     28.24% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     28.24% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     28.24% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     28.24% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     28.24% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     28.24% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     28.24% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     28.24% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     28.24% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     28.24% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     28.24% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     28.24% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     28.24% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     28.24% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     28.24% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     28.24% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     28.24% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     28.24% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     28.24% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     28.24% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     28.24% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     28.24% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     28.24% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     28.24% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     28.24% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     28.24% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     28.24% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     28.24% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     28.24% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     28.24% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     28.24% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     28.24% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     28.24% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     28.24% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     28.24% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     28.24% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     28.24% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     28.24% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead               1924401     63.42%     91.65% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite               253268      8.35%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               4      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses             105582186                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         610165443                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses    104483098                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes        140035567                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                 110774476                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                106170241                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded            7601289                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined       21659297                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued           134866                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved       2166999                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined     15031764                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    394655529                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.269020                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.735572                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          327688600     83.03%     83.03% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           44390785     11.25%     94.28% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2           13896050      3.52%     97.80% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            3267518      0.83%     98.63% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            4091401      1.04%     99.67% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5             477752      0.12%     99.79% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             541593      0.14%     99.92% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7             233760      0.06%     99.98% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8              68070      0.02%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      394655529                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.267683                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads         15337331                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores         3437446                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            29592370                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores           13882568                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    110                       # number of misc regfile reads
system.cpu1.numCycles                       396626628                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                  2105416526                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles              283268250                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             67714160                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents              11260605                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                22458323                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents               2924067                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents                23914                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups            156095295                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts             122352874                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands           85498185                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 55444821                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents              17262105                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles               1196492                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             32256264                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                17784025                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups       156095283                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles         31379                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts               677                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                 23137332                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts           677                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   505430191                       # The number of ROB reads
system.cpu1.rob.rob_writes                  240339720                       # The number of ROB writes
system.cpu1.timesIdled                         182677                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu2.branchPred.lookups                      0                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed
system.cpu2.commit.branches                         0                       # Number of branches committed
system.cpu2.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu2.commit.committedInsts                   0                       # Number of instructions committed
system.cpu2.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                   0                       # Number of function calls committed.
system.cpu2.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu2.commit.loads                            0                       # Number of loads committed
system.cpu2.commit.membars                          0                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu2.commit.refs                             0                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                          0                       # Number of Instructions Simulated
system.cpu2.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu2.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu2.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                       0                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                         nan                       # Inst execution rate
system.cpu2.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                         0                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu2.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu2.iew.wb_producers                        0                       # num instructions producing a value
system.cpu2.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu2.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu2.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu2.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu2.iq.rate                               nan                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                           0                       # The number of ROB reads
system.cpu2.rob.rob_writes                          0                       # The number of ROB writes
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed
system.cpu3.commit.branches                         0                       # Number of branches committed
system.cpu3.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu3.commit.committedInsts                   0                       # Number of instructions committed
system.cpu3.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                   0                       # Number of function calls committed.
system.cpu3.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu3.commit.loads                            0                       # Number of loads committed
system.cpu3.commit.membars                          0                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu3.commit.refs                             0                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                          0                       # Number of Instructions Simulated
system.cpu3.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu3.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu3.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu3.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                       0                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                         nan                       # Inst execution rate
system.cpu3.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                         0                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu3.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu3.iew.wb_producers                        0                       # num instructions producing a value
system.cpu3.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu3.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu3.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu3.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu3.iq.rate                               nan                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                           0                       # The number of ROB reads
system.cpu3.rob.rob_writes                          0                       # The number of ROB writes
system.l2.prefetcher.num_hwpf_issued          4052670                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit                10097                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified             4500367                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage              12614505                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests     11909385                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      23723535                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests      1897370                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops       440161                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     65916415                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops     16016619                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests    131815992                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops       16456780                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 1251029803000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            7601762                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      5145062                       # Transaction distribution
system.membus.trans_dist::CleanEvict          6669025                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              360                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            268                       # Transaction distribution
system.membus.trans_dist::ReadExReq           4306617                       # Transaction distribution
system.membus.trans_dist::ReadExResp          4306611                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       7601764                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           439                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     35631908                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               35631908                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port   1091419840                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total              1091419840                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              534                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples          11909448                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                11909448    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total            11909448                       # Request fanout histogram
system.membus.respLayer1.occupancy        62626489592                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              5.0                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         47842642241                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               3.8                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.pwrStateResidencyTicks::ON   1251029803000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 1251029803000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 1251029803000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 1251029803000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1251029803000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.pwrStateResidencyTicks::ON   1251029803000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 1251029803000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 1251029803000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 1251029803000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1251029803000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.numPwrStateTransitions                 16                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples            8                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean       242531500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   386898276.651536                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10            8    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value        56500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value   1040564500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total              8                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   1249089551000                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   1940252000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 1251029803000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst    207557133                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total       207557133                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst    207557133                       # number of overall hits
system.cpu0.icache.overall_hits::total      207557133                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst     27651592                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total      27651592                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst     27651592                       # number of overall misses
system.cpu0.icache.overall_misses::total     27651592                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst 509262725497                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total 509262725497                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst 509262725497                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total 509262725497                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst    235208725                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    235208725                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst    235208725                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    235208725                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.117562                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.117562                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.117562                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.117562                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 18417.121354                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 18417.121354                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 18417.121354                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 18417.121354                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         2516                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               62                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    40.580645                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks     24907627                       # number of writebacks
system.cpu0.icache.writebacks::total         24907627                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst      2743930                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total      2743930                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst      2743930                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total      2743930                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst     24907662                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total     24907662                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst     24907662                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total     24907662                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst 458720301997                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total 458720301997                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst 458720301997                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total 458720301997                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.105896                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.105896                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.105896                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.105896                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 18416.835028                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 18416.835028                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 18416.835028                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 18416.835028                       # average overall mshr miss latency
system.cpu0.icache.replacements              24907627                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst    207557133                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total      207557133                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst     27651592                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total     27651592                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst 509262725497                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total 509262725497                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst    235208725                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    235208725                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.117562                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.117562                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 18417.121354                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 18417.121354                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst      2743930                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total      2743930                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst     24907662                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total     24907662                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst 458720301997                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total 458720301997                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.105896                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.105896                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 18416.835028                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 18416.835028                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 1251029803000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.999952                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          232464675                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs         24907629                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             9.333071                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            87500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.999952                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999999                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999999                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        495325111                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       495325111                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 1251029803000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    434361111                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       434361111                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    434361111                       # number of overall hits
system.cpu0.dcache.overall_hits::total      434361111                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     66603751                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      66603751                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     66603751                       # number of overall misses
system.cpu0.dcache.overall_misses::total     66603751                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 1829249245885                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 1829249245885                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 1829249245885                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 1829249245885                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    500964862                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    500964862                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    500964862                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    500964862                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.132951                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.132951                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.132951                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.132951                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 27464.658047                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 27464.658047                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 27464.658047                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 27464.658047                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs     29770395                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets        40905                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs          2342435                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets            803                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    12.709166                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    50.940224                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     38453998                       # number of writebacks
system.cpu0.dcache.writebacks::total         38453998                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data     28903161                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total     28903161                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data     28903161                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total     28903161                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     37700590                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     37700590                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     37700590                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     37700590                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 804160666243                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 804160666243                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 804160666243                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 804160666243                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.075256                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.075256                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.075256                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.075256                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 21330.187836                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 21330.187836                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 21330.187836                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 21330.187836                       # average overall mshr miss latency
system.cpu0.dcache.replacements              38453998                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    318531285                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      318531285                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     40983680                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     40983680                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 1022412878500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 1022412878500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    359514965                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    359514965                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.113997                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.113997                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 24946.829531                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 24946.829531                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data     12170136                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total     12170136                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data     28813544                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     28813544                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 563003278500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 563003278500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.080146                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.080146                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 19539.535938                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 19539.535938                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data    115829826                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total     115829826                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data     25620071                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total     25620071                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 806836367385                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 806836367385                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data    141449897                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total    141449897                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.181125                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.181125                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 31492.354857                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 31492.354857                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data     16733025                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total     16733025                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data      8887046                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total      8887046                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data 241157387743                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total 241157387743                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.062828                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.062828                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 27135.832057                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 27135.832057                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data         1744                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1744                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data         1430                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         1430                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data     10677000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total     10677000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data         3174                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         3174                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.450536                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.450536                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data  7466.433566                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total  7466.433566                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data         1414                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total         1414                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data           16                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           16                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data       488500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total       488500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.005041                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.005041                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 30531.250000                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 30531.250000                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data         2939                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         2939                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data          159                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          159                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data       793000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total       793000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data         3098                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         3098                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.051323                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.051323                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  4987.421384                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  4987.421384                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data          159                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          159                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data       634000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total       634000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.051323                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.051323                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  3987.421384                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  3987.421384                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data      1049113                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total        1049113                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data       762386                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total       762386                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data  66800575500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total  66800575500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data      1811499                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total      1811499                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.420859                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.420859                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 87620.412101                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 87620.412101                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data       762386                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total       762386                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data  66038189500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total  66038189500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.420859                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.420859                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 86620.412101                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 86620.412101                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1251029803000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.991136                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          473878169                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         38462690                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            12.320464                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           183500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.991136                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999723                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999723                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses       1044027988                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses      1044027988                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 1251029803000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst            22710223                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data            32937717                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst              190813                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              635131                       # number of demand (read+write) hits
system.l2.demand_hits::total                 56473884                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst           22710223                       # number of overall hits
system.l2.overall_hits::.cpu0.data           32937717                       # number of overall hits
system.l2.overall_hits::.cpu1.inst             190813                       # number of overall hits
system.l2.overall_hits::.cpu1.data             635131                       # number of overall hits
system.l2.overall_hits::total                56473884                       # number of overall hits
system.l2.demand_misses::.cpu0.inst           2197435                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           5514943                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              6298                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data           1705193                       # number of demand (read+write) misses
system.l2.demand_misses::total                9423869                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst          2197435                       # number of overall misses
system.l2.overall_misses::.cpu0.data          5514943                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             6298                       # number of overall misses
system.l2.overall_misses::.cpu1.data          1705193                       # number of overall misses
system.l2.overall_misses::total               9423869                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst 179340258000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 428561053489                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    558926000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 175854001481                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     784314238970                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst 179340258000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 428561053489                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    558926000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 175854001481                       # number of overall miss cycles
system.l2.overall_miss_latency::total    784314238970                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst        24907658                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        38452660                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst          197111                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         2340324                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             65897753                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst       24907658                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       38452660                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst         197111                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        2340324                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            65897753                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.088223                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.143422                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.031952                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.728614                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.143007                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.088223                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.143422                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.031952                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.728614                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.143007                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 81613.452958                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 77709.063084                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 88746.586218                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 103128.503038                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 83226.352040                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 81613.452958                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 77709.063084                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 88746.586218                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 103128.503038                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 83226.352040                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs               8243                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                       149                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      55.322148                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                   1289017                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks             5145062                       # number of writebacks
system.l2.writebacks::total                   5145062                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst             28                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data          74278                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst             21                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data          11637                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total               85964                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst            28                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data         74278                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst            21                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data         11637                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total              85964                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst      2197407                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data      5440665                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         6277                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data      1693556                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           9337905                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst      2197407                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data      5440665                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         6277                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data      1693556                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher      2934029                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total         12271934                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst 157364057500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 369606299493                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    494618500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 158197407987                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 685662383480                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst 157364057500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 369606299493                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    494618500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 158197407987                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 203443923996                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 889106307476                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.088222                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.141490                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.031845                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.723642                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.141703                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.088222                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.141490                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.031845                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.723642                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.186227                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 71613.523348                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 67934.030030                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 78798.550263                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 93411.382905                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 73427.860262                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 71613.523348                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 67934.030030                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 78798.550263                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 93411.382905                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 69339.438702                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 72450.382106                       # average overall mshr miss latency
system.l2.replacements                       26968556                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks     11531218                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total         11531218                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks     11531218                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total     11531218                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks     54095448                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         54095448                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks     54095448                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     54095448                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher      2934029                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total        2934029                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 203443923996                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 203443923996                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 69339.438702                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 69339.438702                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data              18                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data              16                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                   34                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data            75                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data            13                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 88                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data      1514000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data       243000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total      1757000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data           93                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data           29                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total              122                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.806452                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.448276                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.721311                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data 20186.666667                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data 18692.307692                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total 19965.909091                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.cpu0.data           75                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data           13                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total            88                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data      1516000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data       263500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total      1779500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.806452                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.448276                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.721311                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20213.333333                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 20269.230769                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20221.590909                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data             4                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data             3                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                  7                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data            4                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data            6                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total               10                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_accesses::.cpu0.data            8                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data            9                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total             17                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.500000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.666667                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.588235                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data            4                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data            6                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total           10                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data        79000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data       122000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total       201000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.500000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.666667                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.588235                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data        19750                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 20333.333333                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total        20100                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data          6477249                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data           241128                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               6718377                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data        3162624                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data        1183258                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             4345882                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data 219736844992                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data 121314476490                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  341051321482                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data      9639873                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data      1424386                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total          11064259                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.328077                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.830714                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.392786                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 69479.282075                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 102525.802902                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 78476.894099                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data        34172                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data         6033                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total            40205                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data      3128452                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data      1177225                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        4305677                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data 186074812494                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data 109056056993                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 295130869487                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.324532                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.826479                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.389152                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 59478.237957                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 92638.244170                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 68544.591126                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst      22710223                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst        190813                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total           22901036                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst      2197435                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         6298                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total          2203733                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst 179340258000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    558926000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total 179899184000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst     24907658                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst       197111                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total       25104769                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.088223                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.031952                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.087781                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 81613.452958                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 88746.586218                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 81633.838582                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst           28                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst           21                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total            49                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst      2197407                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         6277                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total      2203684                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst 157364057500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    494618500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total 157858676000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.088222                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.031845                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.087779                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 71613.523348                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 78798.550263                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 71633.989265                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data     26460468                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       394003                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          26854471                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data      2352319                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       521935                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         2874254                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data 208824208497                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  54539524991                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 263363733488                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data     28812787                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data       915938                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      29728725                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.081641                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.569837                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.096683                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 88773.762613                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 104494.860454                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 91628.552483                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data        40106                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data         5604                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total        45710                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data      2312213                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       516331                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      2828544                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data 183531486999                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  49141350994                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 232672837993                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.080250                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.563718                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.095145                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 79374.818409                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 95174.124726                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 82258.871700                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data          412                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu1.data           10                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total               422                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data          497                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data           14                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total             511                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu0.data      4669000                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu1.data        91500                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total      4760500                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data          909                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data           24                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total           933                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.546755                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data     0.583333                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.547696                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu0.data  9394.366197                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu1.data  6535.714286                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total  9316.046967                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu0.data           71                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu1.data            2                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total           73                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu0.data          426                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data           12                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total          438                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data      8352499                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data       235500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total      8587999                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.468647                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data     0.500000                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.469453                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 19606.805164                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data        19625                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19607.303653                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 1251029803000                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 1251029803000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999902                       # Cycle average of tags in use
system.l2.tags.total_refs                   134009375                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  26969050                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      4.969006                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      25.922069                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        4.081440                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data       13.019797                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.038783                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        2.038956                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    18.898856                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.405032                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.063773                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.203434                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000606                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.031859                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.295295                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999998                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            43                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024            21                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0           43                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           21                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.671875                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.328125                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                1079173058                       # Number of tag accesses
system.l2.tags.data_accesses               1079173058                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 1251029803000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst     140633984                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data     348257408                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        401728                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data     108396416                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher    164446528                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          762136064                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst    140633984                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       401728                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total     141035712                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    329283968                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       329283968                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst        2197406                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data        5441522                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           6277                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data        1693694                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher      2569477                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total            11908376                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      5145062                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            5145062                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst        112414575                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        278376588                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           321118                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data         86645750                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher    131448929                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             609206961                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst    112414575                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       321118                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        112735693                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      263210331                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            263210331                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      263210331                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst       112414575                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       278376588                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          321118                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data        86645750                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher    131448929                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            872417291                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   3515001.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples   2197406.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples   3765218.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      6277.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples   1664810.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples   2530773.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.007721952750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       212811                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       212811                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            23238683                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            3311681                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                    11908376                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    5145062                       # Number of write requests accepted
system.mem_ctrls.readBursts                  11908376                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  5145062                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                1743892                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts               1630061                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            294438                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            296773                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            336840                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            356125                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4           1507161                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5           1825647                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            440036                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            508775                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            446499                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            432032                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           426287                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           568208                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           545141                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13          1298285                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           301212                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           581025                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            157607                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            159934                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            192423                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            183189                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            193454                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            218831                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            270645                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            312758                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            268304                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            263553                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           254650                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           262543                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           274593                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           174946                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           164477                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           163066                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.48                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.97                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 248553903205                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                50822420000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            439137978205                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     24453.17                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                43203.17                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  6686488                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 2271914                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 65.78                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                64.63                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6              11908376                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              5145062                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 5792169                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 1679418                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  881666                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  659588                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  483124                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                  234012                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                  141526                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   96563                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                   64198                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                   43007                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                  29866                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                  22437                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                  14657                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                   8847                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                   5754                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                   3734                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                   2328                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                   1337                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                    216                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                     37                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  31435                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  37466                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  93512                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 163345                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 203173                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 217857                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 223060                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 225188                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 230029                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 230965                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 234161                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 241104                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 228549                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 225525                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 223050                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 218322                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 216747                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 218302                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  10415                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   6065                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   4172                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   3149                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   2494                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   1986                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   1759                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   1882                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   1975                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   2067                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   1925                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   1688                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   1516                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   1365                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   1300                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   1237                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   1175                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   1174                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   1135                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   1204                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   1214                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   1378                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    688                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    191                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                     36                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      4721045                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    185.442265                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   118.545912                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   226.150119                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      2707334     57.35%     57.35% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       924957     19.59%     76.94% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       395621      8.38%     85.32% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511       280471      5.94%     91.26% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639       128404      2.72%     93.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        49803      1.05%     95.03% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        29080      0.62%     95.65% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        22400      0.47%     96.12% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       182975      3.88%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      4721045                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       212811                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      47.762907                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    382.924777                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-8191       212810    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::163840-172031            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        212811                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       212811                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.516876                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.480031                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.163238                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           169886     79.83%     79.83% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             5230      2.46%     82.29% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            20466      9.62%     91.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19            10192      4.79%     96.69% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20             4080      1.92%     98.61% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21             1694      0.80%     99.41% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22              752      0.35%     99.76% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23              294      0.14%     99.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24              122      0.06%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25               56      0.03%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26               20      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27               13      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28                3      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::29                2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::30                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        212811                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              650526976                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ               111609088                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               224958272                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               762136064                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            329283968                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       519.99                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       179.82                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    609.21                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    263.21                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         5.47                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     4.06                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.40                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  1251029772000                       # Total gap between requests
system.mem_ctrls.avgGap                      73359.39                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst    140633984                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data    240973952                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       401728                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data    106547840                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher    161969472                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    224958272                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 112414575.306484520435                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 192620472.687492012978                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 321117.849500184937                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 85168106.902406066656                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 129468915.617832005024                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 179818475.515566915274                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst      2197406                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data      5441522                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         6277                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data      1693694                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher      2569477                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      5145062                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst  67069966815                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data 161246253471                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    231160595                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data  88052003468                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 122538593856                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 30635086492753                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     30522.34                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     29632.56                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     36826.60                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     51988.14                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     47690.09                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   5954269.65                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    65.49                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy          14750633100                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           7840124655                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         32834639460                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         9532409040                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     98754823440.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     539868070050                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      25769701440                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       729350401185                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        583.000021                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  61876039608                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  41774460000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 1147379303392                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy          18957699600                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy          10076241120                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         39739776300                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         8815750020                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     98754823440.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     545651178330                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      20899715520                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       742895184330                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        593.826928                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  48861272628                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  41774460000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 1160394070372                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                161                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples           81                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    12992069277.777779                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   57585008629.794304                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10           77     95.06%     95.06% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::5e+10-1e+11            1      1.23%     96.30% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1e+11-1.5e+11            1      1.23%     97.53% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::2.5e+11-3e+11            1      1.23%     98.77% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::4e+11-4.5e+11            1      1.23%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        17000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value 415517246500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total             81                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   198672191500                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 1052357611500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 1251029803000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst     17782628                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        17782628                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst     17782628                       # number of overall hits
system.cpu1.icache.overall_hits::total       17782628                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst       199663                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total        199663                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst       199663                       # number of overall misses
system.cpu1.icache.overall_misses::total       199663                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst   3248486000                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total   3248486000                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst   3248486000                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total   3248486000                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst     17982291                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     17982291                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst     17982291                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     17982291                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.011103                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.011103                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.011103                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.011103                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 16269.844688                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 16269.844688                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 16269.844688                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 16269.844688                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          168                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                3                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs           56                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks       197079                       # number of writebacks
system.cpu1.icache.writebacks::total           197079                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst         2552                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         2552                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst         2552                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         2552                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst       197111                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total       197111                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst       197111                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total       197111                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst   2985291000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total   2985291000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst   2985291000                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total   2985291000                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.010961                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.010961                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.010961                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.010961                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 15145.227816                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 15145.227816                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 15145.227816                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 15145.227816                       # average overall mshr miss latency
system.cpu1.icache.replacements                197079                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst     17782628                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       17782628                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst       199663                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total       199663                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst   3248486000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total   3248486000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst     17982291                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     17982291                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.011103                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.011103                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 16269.844688                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 16269.844688                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst         2552                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         2552                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst       197111                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total       197111                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst   2985291000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total   2985291000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.010961                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.010961                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 15145.227816                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 15145.227816                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 1251029803000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           31.990788                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           17976552                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs           197079                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs            91.214954                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle        358933000                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    31.990788                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.999712                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999712                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           13                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3           13                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4            6                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         36161693                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        36161693                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 1251029803000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data     27622400                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        27622400                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data     27622400                       # number of overall hits
system.cpu1.dcache.overall_hits::total       27622400                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      6682017                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       6682017                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      6682017                       # number of overall misses
system.cpu1.dcache.overall_misses::total      6682017                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 582801354327                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 582801354327                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 582801354327                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 582801354327                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     34304417                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     34304417                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     34304417                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     34304417                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.194786                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.194786                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.194786                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.194786                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 87219.376174                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 87219.376174                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 87219.376174                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 87219.376174                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs      1139122                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       176101                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs            20590                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets           1863                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    55.324041                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    94.525497                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      2339922                       # number of writebacks
system.cpu1.dcache.writebacks::total          2339922                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      5044805                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      5044805                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      5044805                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      5044805                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data      1637212                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      1637212                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data      1637212                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      1637212                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data 125452531268                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 125452531268                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data 125452531268                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 125452531268                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.047726                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.047726                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.047726                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.047726                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 76625.709601                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 76625.709601                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 76625.709601                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 76625.709601                       # average overall mshr miss latency
system.cpu1.dcache.replacements               2339922                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data     21209551                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       21209551                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      3770731                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      3770731                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 272272997000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 272272997000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     24980282                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     24980282                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.150948                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.150948                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 72206.953241                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 72206.953241                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      2854465                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      2854465                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data       916266                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       916266                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data  60743880000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  60743880000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.036680                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.036680                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 66295.027863                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 66295.027863                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      6412849                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       6412849                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data      2911286                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      2911286                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 310528357327                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 310528357327                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      9324135                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      9324135                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.312231                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.312231                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 106663.638449                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 106663.638449                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data      2190340                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total      2190340                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       720946                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       720946                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  64708651268                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  64708651268                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.077320                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.077320                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 89755.198403                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 89755.198403                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data          316                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          316                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          158                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          158                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data      5342000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total      5342000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data          474                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          474                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.333333                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.333333                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 33810.126582                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 33810.126582                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          155                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          155                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data            3                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total            3                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data        19000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total        19000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.006329                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.006329                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data  6333.333333                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total  6333.333333                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data          334                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          334                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data          117                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          117                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data       671500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total       671500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data          451                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          451                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.259424                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.259424                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  5739.316239                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  5739.316239                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data          117                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          117                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data       555500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total       555500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.259424                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.259424                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  4747.863248                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  4747.863248                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data        15500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total        15500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data        14500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total        14500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data      1099161                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total        1099161                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data       712043                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total       712043                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data  62917532500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total  62917532500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data      1811204                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total      1811204                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.393132                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.393132                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 88361.984459                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 88361.984459                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data       712043                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total       712043                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data  62205489500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total  62205489500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.393132                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.393132                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 87361.984459                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 87361.984459                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1251029803000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           30.447726                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           31068075                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          2349105                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            13.225494                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle        358944500                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    30.447726                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.951491                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.951491                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           29                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0            5                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3           24                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.906250                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         74582226                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        74582226                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 1251029803000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          54834294                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     16676280                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     54367398                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        21823494                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq          4712870                       # Transaction distribution
system.tol2bus.trans_dist::HardPFResp              47                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             393                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           275                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            668                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq            1                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp            1                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq         11081402                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp        11081400                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq      25104773                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     29729522                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq          933                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp          933                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side     74722946                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side    115370837                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side       591301                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      7029700                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             197714784                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side   3188178176                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   4922027264                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side     25228160                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    299536832                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             8434970432                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        31699947                       # Total snoops (count)
system.tol2bus.snoopTraffic                 330435456                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         97598773                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.192748                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.405729                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               79226948     81.18%     81.18% # Request fanout histogram
system.tol2bus.snoop_fanout::1               17931664     18.37%     99.55% # Request fanout histogram
system.tol2bus.snoop_fanout::2                 440161      0.45%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           97598773                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy       131806648950                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             10.5                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       57714674836                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             4.6                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy       37485504477                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             3.0                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        3526151282                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.3                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy         295768296                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy            70571                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               2245121833000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 122765                       # Simulator instruction rate (inst/s)
host_mem_usage                                 729288                       # Number of bytes of host memory used
host_op_rate                                   123395                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 13221.41                       # Real time elapsed on the host
host_tick_rate                               75188046                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1623122266                       # Number of instructions simulated
sim_ops                                    1631459231                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.994092                       # Number of seconds simulated
sim_ticks                                994092030000                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            91.646226                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits               25506676                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups            27831671                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect          4063797                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted         54561692                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits            998305                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups        1233054                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses          234749                       # Number of indirect misses.
system.cpu0.branchPred.lookups               60527398                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted       139879                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                        204251                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          3440686                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                  34299913                       # Number of branches committed
system.cpu0.commit.bw_lim_events             11550528                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls        5585596                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts       84490203                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts           196774571                       # Number of instructions committed
system.cpu0.commit.committedOps             199379674                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples   1248861148                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.159649                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     0.911242                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0   1185279516     94.91%     94.91% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1     27953640      2.24%     97.15% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2      6869129      0.55%     97.70% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3     10904782      0.87%     98.57% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4      2507084      0.20%     98.77% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5      1168634      0.09%     98.86% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6      1697145      0.14%     99.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7       930690      0.07%     99.08% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     11550528      0.92%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total   1248861148                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                     23785                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls             1896682                       # Number of function calls committed.
system.cpu0.commit.int_insts                193216995                       # Number of committed integer instructions.
system.cpu0.commit.loads                     66191598                       # Number of loads committed
system.cpu0.commit.membars                    3978706                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      3984163      2.00%      2.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu       113490703     56.92%     58.92% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult        2394150      1.20%     60.12% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv         1215522      0.61%     60.73% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd            16      0.00%     60.73% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp          3638      0.00%     60.73% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt         10915      0.01%     60.74% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     60.74% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     60.74% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv          1819      0.00%     60.74% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc         1853      0.00%     60.74% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     60.74% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     60.74% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     60.74% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     60.74% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     60.74% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     60.74% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     60.74% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     60.74% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     60.74% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     60.74% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     60.74% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     60.74% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     60.74% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     60.74% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     60.74% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     60.74% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     60.74% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     60.74% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     60.74% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     60.74% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     60.74% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     60.74% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     60.74% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     60.74% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     60.74% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     60.74% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     60.74% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     60.74% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     60.74% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     60.74% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     60.74% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     60.74% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     60.74% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     60.74% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     60.74% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     60.74% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead       66392157     33.30%     94.04% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite      11879194      5.96%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead         3692      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite         1852      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total        199379674                       # Class of committed instruction
system.cpu0.commit.refs                      78276895                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                  196774571                       # Number of Instructions Simulated
system.cpu0.committedOps                    199379674                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              8.100260                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        8.100260                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles           1057714117                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred               626663                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved            20640149                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts             303348894                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles                98425463                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                 91808783                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               3479621                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts              1375695                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles             10651075                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                   60527398                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                 18915634                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                   1145461134                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes               820528                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles        12520                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                     364090197                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                1745                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles         5108                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles                8207062                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.037974                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles         112495021                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches          26504981                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.228424                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples        1262079059                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.291931                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.842257                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0              1059560814     83.95%     83.95% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1               125276561      9.93%     93.88% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                27370243      2.17%     96.05% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                22478429      1.78%     97.83% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                22349536      1.77%     99.60% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                 2708363      0.21%     99.81% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                  275822      0.02%     99.84% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                   81010      0.01%     99.84% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                 1978281      0.16%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total          1262079059                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                    20508                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                   14826                       # number of floating regfile writes
system.cpu0.idleCycles                      331846174                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             3672737                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches                40024886                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.171807                       # Inst execution rate
system.cpu0.iew.exec_refs                   126280076                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                  12803518                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles               30954347                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts             99613091                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts           2204520                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts           741581                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts            13762447                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts          281665730                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            113476558                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          2052838                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts            273848057                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents                299317                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents            321637918                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               3479621                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles            321549564                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked      5420120                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads          395402                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses         5531                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation         3908                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads          610                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     33421493                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores      1677161                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents          3908                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect      1554365                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       2118372                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                204947741                       # num instructions consuming a value
system.cpu0.iew.wb_count                    244544709                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.774178                       # average fanout of values written-back
system.cpu0.iew.wb_producers                158666120                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.153423                       # insts written-back per cycle
system.cpu0.iew.wb_sent                     245306009                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads               354380866                       # number of integer regfile reads
system.cpu0.int_regfile_writes              191333616                       # number of integer regfile writes
system.cpu0.ipc                              0.123453                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.123453                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          4022149      1.46%      1.46% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            139747305     50.65%     52.11% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult             3354767      1.22%     53.33% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv              1216074      0.44%     53.77% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                 40      0.00%     53.77% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp               3638      0.00%     53.77% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt              10915      0.00%     53.77% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     53.77% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc             70      0.00%     53.77% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv               1819      0.00%     53.77% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc              1853      0.00%     53.77% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     53.77% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     53.77% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     53.77% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     53.77% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     53.77% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     53.77% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     53.77% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     53.77% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     53.77% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     53.77% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     53.77% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     53.77% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     53.77% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     53.77% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     53.77% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     53.77% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     53.77% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     53.77% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     53.77% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     53.77% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     53.77% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     53.77% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     53.77% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     53.77% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     53.77% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     53.77% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     53.77% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     53.77% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     53.77% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     53.77% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     53.77% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     53.77% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     53.77% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     53.77% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     53.77% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     53.77% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           114852827     41.63%     95.40% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite           12683482      4.60%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead           3955      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite          2000      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total             275900894                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                  24290                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads              48581                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses        24059                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes             25255                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                    4096200                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.014847                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 841669     20.55%     20.55% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                  4441      0.11%     20.66% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%     20.66% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     20.66% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     20.66% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     20.66% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     20.66% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     20.66% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     20.66% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     20.66% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     20.66% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     20.66% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     20.66% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     20.66% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     20.66% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     20.66% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     20.66% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     20.66% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     20.66% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     20.66% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     20.66% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     20.66% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     20.66% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     20.66% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     20.66% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     20.66% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     20.66% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     20.66% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     20.66% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     20.66% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     20.66% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     20.66% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     20.66% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     20.66% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     20.66% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     20.66% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     20.66% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     20.66% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     20.66% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     20.66% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     20.66% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     20.66% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     20.66% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     20.66% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     20.66% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     20.66% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead               3052939     74.53%     95.19% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite               197151      4.81%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses             275950655                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        1818813541                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses    244520650                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes        363929160                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                 274381854                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                275900894                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded            7283876                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined       82286140                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued           885074                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved       1698280                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     47531008                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples   1262079059                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.218608                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.732250                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0         1114467234     88.30%     88.30% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1           79281144      6.28%     94.59% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2           35725918      2.83%     97.42% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           15189069      1.20%     98.62% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4           11184119      0.89%     99.51% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5            3533092      0.28%     99.79% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6            2001397      0.16%     99.94% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             386299      0.03%     99.98% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8             310787      0.02%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total     1262079059                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.173095                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads          6301870                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores          862433                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads            99613091                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores           13762447                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                  64179                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                 18241                       # number of misc regfile writes
system.cpu0.numCycles                      1593925233                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                   394259109                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles              361186346                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps            151614185                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents               5262127                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles               105469284                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents             254763854                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents               436249                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups            382566486                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts             288073369                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands          225083733                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                 94484615                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents               5162534                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               3479621                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles            263879854                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                73469616                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups            20685                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups       382545801                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles     433579339                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts           1993325                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                 58336285                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts       2030769                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  1520855692                       # The number of ROB reads
system.cpu0.rob.rob_writes                  580966102                       # The number of ROB writes
system.cpu0.timesIdled                        3752214                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                36749                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            87.949249                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits               25848220                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups            29389927                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          4195496                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         53056052                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits           1493082                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups        1801551                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses          308469                       # Number of indirect misses.
system.cpu1.branchPred.lookups               59536496                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted       234795                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                        179939                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts          3526248                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                  35122994                       # Number of branches committed
system.cpu1.commit.bw_lim_events             11078389                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls        4582827                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts       80513924                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts           199272819                       # Number of instructions committed
system.cpu1.commit.committedOps             201379272                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples   1144779801                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.175911                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     0.939374                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0   1077653413     94.14%     94.14% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1     30204127      2.64%     96.77% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      8331027      0.73%     97.50% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3     11086695      0.97%     98.47% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4      2748766      0.24%     98.71% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5      1274620      0.11%     98.82% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6      1561618      0.14%     98.96% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7       841146      0.07%     99.03% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8     11078389      0.97%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total   1144779801                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                    100434                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls             2762344                       # Number of function calls committed.
system.cpu1.commit.int_insts                196177915                       # Number of committed integer instructions.
system.cpu1.commit.loads                     64729786                       # Number of loads committed
system.cpu1.commit.membars                    3208578                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass      3231744      1.60%      1.60% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu       116715562     57.96%     59.56% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult        2241915      1.11%     60.68% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv         1023219      0.51%     61.18% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     61.18% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp         15444      0.01%     61.19% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt         46332      0.02%     61.21% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     61.21% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     61.21% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv          7722      0.00%     61.22% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc         7722      0.00%     61.22% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     61.22% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     61.22% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     61.22% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     61.22% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     61.22% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     61.22% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     61.22% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     61.22% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     61.22% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     61.22% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     61.22% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     61.22% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     61.22% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     61.22% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     61.22% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     61.22% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     61.22% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     61.22% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     61.22% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     61.22% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     61.22% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     61.22% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     61.22% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     61.22% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     61.22% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     61.22% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     61.22% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     61.22% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     61.22% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     61.22% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     61.22% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     61.22% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     61.22% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     61.22% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     61.22% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     61.22% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       64894249     32.22%     93.45% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite      13172149      6.54%     99.99% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead        15476      0.01%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite         7738      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total        201379272                       # Class of committed instruction
system.cpu1.commit.refs                      78089612                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                  199272819                       # Number of Instructions Simulated
system.cpu1.committedOps                    201379272                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              8.167556                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        8.167556                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            920948843                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred               674217                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved            21314243                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts             300389971                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles               124759929                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 98296439                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles               3589215                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts              1375596                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles             10025814                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                   59536496                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                 20535463                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                   1014000070                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes              1086405                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.IcacheWaitRetryStallCycles        11750                       # Number of stall cycles due to full MSHR
system.cpu1.fetch.Insts                     356721239                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                1938                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.PendingTrapStallCycles         3279                       # Number of stall cycles due to pending traps
system.cpu1.fetch.SquashCycles                8517952                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.036580                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles         139344227                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches          27341302                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.219174                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples        1157620240                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.311166                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.858004                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               956549203     82.63%     82.63% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1               126322310     10.91%     93.54% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                27067573      2.34%     95.88% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                21493899      1.86%     97.74% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                21555730      1.86%     99.60% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                 2371650      0.20%     99.80% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                  375244      0.03%     99.84% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                  136946      0.01%     99.85% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                 1747685      0.15%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total          1157620240                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                    85209                       # number of floating regfile reads
system.cpu1.fp_regfile_writes                   61892                       # number of floating regfile writes
system.cpu1.idleCycles                      469951698                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts             3748500                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                40546014                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.167381                       # Inst execution rate
system.cpu1.iew.exec_refs                   124088138                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                  14036622                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles               29431545                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             96691053                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts           1856636                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts           938796                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts            14872186                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts          279758177                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts            110051516                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts          2230779                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts            272425181                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents                289676                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents            310038133                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles               3589215                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles            309950279                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked      5171064                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads          733148                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses         9459                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation         3945                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads          453                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads     31961267                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores      1512360                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents          3945                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect      1597448                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect       2151052                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                194580930                       # num instructions consuming a value
system.cpu1.iew.wb_count                    244150559                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.781384                       # average fanout of values written-back
system.cpu1.iew.wb_producers                152042425                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.150009                       # insts written-back per cycle
system.cpu1.iew.wb_sent                     244905168                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads               351962257                       # number of integer regfile reads
system.cpu1.int_regfile_writes              190055959                       # number of integer regfile writes
system.cpu1.ipc                              0.122436                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.122436                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass          3293427      1.20%      1.20% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu            141669317     51.58%     52.78% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult             3187157      1.16%     53.94% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv              1025528      0.37%     54.31% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                 12      0.00%     54.31% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp              15444      0.01%     54.32% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt              46332      0.02%     54.34% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     54.34% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc             55      0.00%     54.34% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv               7722      0.00%     54.34% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc              7722      0.00%     54.34% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     54.34% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     54.34% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     54.34% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     54.34% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     54.34% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     54.34% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     54.34% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     54.34% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     54.34% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     54.34% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     54.34% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     54.34% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     54.34% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     54.34% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     54.34% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     54.34% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     54.34% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     54.34% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     54.34% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     54.34% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     54.34% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     54.34% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     54.34% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     54.34% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     54.34% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     54.34% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     54.34% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     54.34% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     54.34% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     54.34% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     54.34% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     54.34% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     54.34% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     54.34% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     54.34% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     54.34% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead           111437133     40.57%     94.92% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite           13942604      5.08%     99.99% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead          15660      0.01%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite          7847      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total             274655960                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                 100794                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads             201588                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses       100610                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes            101218                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                    4101492                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.014933                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 834514     20.35%     20.35% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                  6002      0.15%     20.49% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                     31      0.00%     20.49% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     20.49% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     20.49% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     20.49% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     20.49% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     20.49% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     20.49% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     20.49% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     20.49% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     20.49% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     20.49% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     20.49% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     20.49% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     20.49% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     20.49% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     20.49% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     20.49% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     20.49% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     20.49% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     20.49% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     20.49% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     20.49% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     20.49% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     20.49% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     20.49% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     20.49% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     20.49% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     20.49% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     20.49% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     20.49% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     20.49% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     20.49% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     20.49% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     20.49% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     20.49% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     20.49% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     20.49% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     20.49% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     20.49% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     20.49% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     20.49% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     20.49% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     20.49% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     20.49% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead               3039124     74.10%     94.59% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite               221821      5.41%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses             275363231                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads        1711670272                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses    244049949                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes        358038447                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                 273836132                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                274655960                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded            5922045                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined       78378905                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued           838208                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved       1339218                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined     45652216                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples   1157620240                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.237259                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.758220                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0         1009204257     87.18%     87.18% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           81589285      7.05%     94.23% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2           34696608      3.00%     97.22% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3           14851615      1.28%     98.51% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4           10984630      0.95%     99.46% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5            3622749      0.31%     99.77% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6            1950151      0.17%     99.94% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7             402117      0.03%     99.97% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8             318828      0.03%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total     1157620240                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.168752                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads          5246486                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores          780983                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            96691053                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores           14872186                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                 176738                       # number of misc regfile reads
system.cpu1.misc_regfile_writes                 77220                       # number of misc regfile writes
system.cpu1.numCycles                      1627571938                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                   360521977                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles              347963633                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps            152422994                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents               5123575                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles               131499888                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents             240217295                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents               417189                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups            379337248                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts             286423149                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands          223025846                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                100701757                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents               4277128                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles               3589215                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles            247993285                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                70602852                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups            85279                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups       379251969                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles     325872462                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts           1653634                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                 53701710                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts       1681766                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                  1415014847                       # The number of ROB reads
system.cpu1.rob.rob_writes                  576631761                       # The number of ROB writes
system.cpu1.timesIdled                        4907577                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu2.branchPred.lookups                      0                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed
system.cpu2.commit.branches                         0                       # Number of branches committed
system.cpu2.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu2.commit.committedInsts                   0                       # Number of instructions committed
system.cpu2.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                   0                       # Number of function calls committed.
system.cpu2.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu2.commit.loads                            0                       # Number of loads committed
system.cpu2.commit.membars                          0                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu2.commit.refs                             0                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                          0                       # Number of Instructions Simulated
system.cpu2.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu2.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu2.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                       0                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                         nan                       # Inst execution rate
system.cpu2.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                         0                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu2.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu2.iew.wb_producers                        0                       # num instructions producing a value
system.cpu2.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu2.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu2.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu2.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu2.iq.rate                               nan                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                           0                       # The number of ROB reads
system.cpu2.rob.rob_writes                          0                       # The number of ROB writes
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed
system.cpu3.commit.branches                         0                       # Number of branches committed
system.cpu3.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu3.commit.committedInsts                   0                       # Number of instructions committed
system.cpu3.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                   0                       # Number of function calls committed.
system.cpu3.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu3.commit.loads                            0                       # Number of loads committed
system.cpu3.commit.membars                          0                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu3.commit.refs                             0                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                          0                       # Number of Instructions Simulated
system.cpu3.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu3.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu3.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu3.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                       0                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                         nan                       # Inst execution rate
system.cpu3.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                         0                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu3.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu3.iew.wb_producers                        0                       # num instructions producing a value
system.cpu3.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu3.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu3.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu3.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu3.iq.rate                               nan                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                           0                       # The number of ROB reads
system.cpu3.rob.rob_writes                          0                       # The number of ROB writes
system.l2.prefetcher.num_hwpf_issued         15338730                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit               229565                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified            16733650                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage              64229474                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests     44902402                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      87642731                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests      3390656                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops      2115463                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     38263541                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops     25779324                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     76599665                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops       27894787                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 994092030000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp           41714040                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      7507178                       # Transaction distribution
system.membus.trans_dist::CleanEvict         35258622                       # Transaction distribution
system.membus.trans_dist::UpgradeReq           141537                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq          81898                       # Transaction distribution
system.membus.trans_dist::ReadExReq           2925020                       # Transaction distribution
system.membus.trans_dist::ReadExResp          2920886                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq      41714039                       # Transaction distribution
system.membus.trans_dist::InvalidateReq         14437                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port    132277657                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total              132277657                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port   3337094656                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total              3337094656                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                           175452                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples          44876931                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                44876931    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total            44876931                       # Request fanout histogram
system.membus.respLayer1.occupancy       234796431204                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             23.6                       # Layer utilization (%)
system.membus.reqLayer0.occupancy        127269308563                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization              12.8                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.pwrStateResidencyTicks::ON   994092030000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 994092030000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 994092030000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 994092030000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 994092030000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.pwrStateResidencyTicks::ON   994092030000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 994092030000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 994092030000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 994092030000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 994092030000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.numPwrStateTransitions              23808                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples        11904                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    16560442.414315                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   49254040.870285                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10        11904    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value        13500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value   2179700000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total          11904                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   796956523500                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED 197135506500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 994092030000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst     15264571                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        15264571                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst     15264571                       # number of overall hits
system.cpu0.icache.overall_hits::total       15264571                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst      3651050                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total       3651050                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst      3651050                       # number of overall misses
system.cpu0.icache.overall_misses::total      3651050                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst 250527571252                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total 250527571252                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst 250527571252                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total 250527571252                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst     18915621                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     18915621                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst     18915621                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     18915621                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.193018                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.193018                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.193018                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.193018                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 68617.951343                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 68617.951343                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 68617.951343                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 68617.951343                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs       298725                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs             3454                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    86.486682                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks      3393990                       # number of writebacks
system.cpu0.icache.writebacks::total          3393990                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst       255956                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total       255956                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst       255956                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total       255956                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst      3395094                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total      3395094                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst      3395094                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total      3395094                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst 231279672758                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total 231279672758                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst 231279672758                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total 231279672758                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.179486                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.179486                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.179486                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.179486                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 68121.728812                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 68121.728812                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 68121.728812                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 68121.728812                       # average overall mshr miss latency
system.cpu0.icache.replacements               3393990                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst     15264571                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       15264571                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst      3651050                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total      3651050                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst 250527571252                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total 250527571252                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst     18915621                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     18915621                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.193018                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.193018                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 68617.951343                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 68617.951343                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst       255956                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total       255956                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst      3395094                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total      3395094                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst 231279672758                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total 231279672758                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.179486                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.179486                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 68121.728812                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 68121.728812                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 994092030000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.993820                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs           18659783                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs          3395125                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             5.496052                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.993820                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999807                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999807                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses         41226335                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses        41226335                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 994092030000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data     67088331                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        67088331                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data     67088331                       # number of overall hits
system.cpu0.dcache.overall_hits::total       67088331                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     31559410                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      31559410                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     31559410                       # number of overall misses
system.cpu0.dcache.overall_misses::total     31559410                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 2700819946330                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 2700819946330                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 2700819946330                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 2700819946330                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data     98647741                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     98647741                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data     98647741                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     98647741                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.319920                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.319920                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.319920                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.319920                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 85578.911213                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 85578.911213                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 85578.911213                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 85578.911213                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs    367609387                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       100643                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs          5981771                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets           1452                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    61.454942                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    69.313361                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     15520300                       # number of writebacks
system.cpu0.dcache.writebacks::total         15520300                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data     15892325                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total     15892325                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data     15892325                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total     15892325                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     15667085                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     15667085                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     15667085                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     15667085                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 1502685765792                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 1502685765792                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 1502685765792                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 1502685765792                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.158818                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.158818                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.158818                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.158818                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 95913.551614                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 95913.551614                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 95913.551614                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 95913.551614                       # average overall mshr miss latency
system.cpu0.dcache.replacements              15520263                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data     60586684                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       60586684                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     27540443                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     27540443                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 2395944113500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 2395944113500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data     88127127                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     88127127                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.312508                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.312508                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 86997.297520                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 86997.297520                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data     13694826                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total     13694826                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data     13845617                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     13845617                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 1339873413000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 1339873413000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.157110                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.157110                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 96772.387464                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 96772.387464                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data      6501647                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       6501647                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data      4018967                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total      4018967                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 304875832830                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 304875832830                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data     10520614                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total     10520614                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.382009                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.382009                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 75859.252597                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 75859.252597                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data      2197499                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total      2197499                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data      1821468                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total      1821468                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data 162812352792                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total 162812352792                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.173133                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.173133                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 89385.239154                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 89385.239154                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data      1330676                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total      1330676                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data        63747                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total        63747                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data   2421737500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total   2421737500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data      1394423                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total      1394423                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.045716                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.045716                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 37989.826972                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 37989.826972                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data        41941                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total        41941                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data        21806                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total        21806                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data    361931500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total    361931500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.015638                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.015638                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 16597.794185                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 16597.794185                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data      1309709                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total      1309709                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data        49124                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total        49124                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data    548669000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total    548669000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data      1358833                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total      1358833                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.036152                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.036152                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data 11169.061966                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total 11169.061966                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data        48943                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total        48943                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data    499901000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total    499901000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.036018                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.036018                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data 10213.942750                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total 10213.942750                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_miss_latency::.cpu0.data      2747500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total      2747500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::.cpu0.data      2572500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total      2572500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data       135147                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total         135147                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data        69104                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total        69104                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data   1882315932                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total   1882315932                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data       204251                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total       204251                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.338329                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.338329                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 27238.885332                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 27238.885332                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_hits::.cpu0.data            3                       # number of SwapReq MSHR hits
system.cpu0.dcache.SwapReq_mshr_hits::total            3                       # number of SwapReq MSHR hits
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data        69101                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total        69101                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data   1813149432                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total   1813149432                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.338314                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.338314                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 26239.120013                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 26239.120013                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 994092030000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.839604                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs           85704334                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         15669674                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs             5.469440                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.839604                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.994988                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.994988                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           31                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        218880138                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       218880138                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 994092030000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst              988987                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data             1923813                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst             1080138                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data             1841920                       # number of demand (read+write) hits
system.l2.demand_hits::total                  5834858                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst             988987                       # number of overall hits
system.l2.overall_hits::.cpu0.data            1923813                       # number of overall hits
system.l2.overall_hits::.cpu1.inst            1080138                       # number of overall hits
system.l2.overall_hits::.cpu1.data            1841920                       # number of overall hits
system.l2.overall_hits::total                 5834858                       # number of overall hits
system.l2.demand_misses::.cpu0.inst           2405681                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data          13573218                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst           3470833                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data          12660958                       # number of demand (read+write) misses
system.l2.demand_misses::total               32110690                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst          2405681                       # number of overall misses
system.l2.overall_misses::.cpu0.data         13573218                       # number of overall misses
system.l2.overall_misses::.cpu1.inst          3470833                       # number of overall misses
system.l2.overall_misses::.cpu1.data         12660958                       # number of overall misses
system.l2.overall_misses::total              32110690                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst 214839848449                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 1453410973035                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst 302158457432                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 1359414663577                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     3329823942493                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst 214839848449                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 1453410973035                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst 302158457432                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 1359414663577                       # number of overall miss cycles
system.l2.overall_miss_latency::total    3329823942493                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst         3394668                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        15497031                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst         4550971                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data        14502878                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             37945548                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst        3394668                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       15497031                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst        4550971                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data       14502878                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            37945548                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.708665                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.875859                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.762658                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.872996                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.846231                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.708665                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.875859                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.762658                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.872996                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.846231                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 89305.210645                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 107079.321428                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 87056.466685                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 107370.600517                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 103698.299304                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 89305.210645                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 107079.321428                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 87056.466685                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 107370.600517                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 103698.299304                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs             492053                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                     13698                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      35.921521                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                  11886809                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks             7507178                       # number of writebacks
system.l2.writebacks::total                   7507178                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst          23209                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data         248090                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst          28416                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data         228875                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total              528590                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst         23209                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data        248090                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst         28416                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data        228875                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total             528590                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst      2382472                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data     13325128                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst      3442417                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data     12432083                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total          31582100                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst      2382472                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data     13325128                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst      3442417                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data     12432083                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher     13196705                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total         44778805                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst 189377693990                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 1304439394247                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst 265772713491                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 1220649961288                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 2980239763016                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst 189377693990                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 1304439394247                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst 265772713491                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 1220649961288                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 1161643834447                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 4141883597463                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.701828                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.859850                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.756414                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.857215                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.832301                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.701828                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.859850                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.756414                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.857215                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      1.180081                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 79487.899119                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 97893.198043                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 77205.264060                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 98185.473930                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 94364.838406                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 79487.899119                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 97893.198043                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 77205.264060                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 98185.473930                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 88025.293772                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 92496.519223                       # average overall mshr miss latency
system.l2.replacements                       70050563                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      8203031                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          8203031                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      8203031                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      8203031                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks     27089520                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         27089520                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks     27089520                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     27089520                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher     13196705                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total       13196705                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 1161643834447                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 1161643834447                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 88025.293772                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 88025.293772                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data           10851                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data            3379                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                14230                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data         22293                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data         12602                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total              34895                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data    242367000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data    186671000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total    429038000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data        33144                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data        15981                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total            49125                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.672610                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.788561                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.710331                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data 10871.888037                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data 14812.807491                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total 12295.113913                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_hits::.cpu0.data           61                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::.cpu1.data           37                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::total              98                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_misses::.cpu0.data        22232                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data        12565                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total         34797                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data    453356997                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data    256078499                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total    709435496                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.670770                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.786246                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.708336                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20392.092344                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 20380.302348                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20387.835043                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data          9146                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data          3161                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total              12307                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data         9058                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data         6208                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total            15266                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.cpu0.data    130599500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu1.data     51097500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total    181697000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.cpu0.data        18204                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data         9369                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total          27573                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.497583                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.662611                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.553658                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.cpu0.data 14418.138662                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu1.data  8230.911727                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total 11902.069959                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_hits::.cpu0.data           49                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::.cpu1.data            6                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::total            55                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data         9009                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data         6202                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total        15211                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data    183457429                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data    125406982                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total    308864411                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.494891                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.661970                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.551663                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data 20363.794983                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 20220.409868                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 20305.332391                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data           168281                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data           179436                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                347717                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data        1601755                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data        1404822                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             3006577                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data 158452181432                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data 137222173424                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  295674354856                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data      1770036                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data      1584258                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           3354294                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.904928                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.886738                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.896337                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 98924.106016                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 97679.402390                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 98342.518703                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data        46561                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data        38787                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total            85348                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data      1555194                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data      1366035                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        2921229                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data 139775889956                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data 120916626454                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 260692516410                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.878623                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.862255                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.870892                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 89876.819198                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 88516.492223                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 89240.698490                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst        988987                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst       1080138                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total            2069125                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst      2405681                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst      3470833                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total          5876514                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst 214839848449                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst 302158457432                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total 516998305881                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst      3394668                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst      4550971                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total        7945639                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.708665                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.762658                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.739590                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 89305.210645                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 87056.466685                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 87977.039769                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst        23209                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst        28416                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total         51625                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst      2382472                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst      3442417                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total      5824889                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst 189377693990                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst 265772713491                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total 455150407481                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.701828                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.756414                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.733093                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 79487.899119                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 77205.264060                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 78138.898008                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data      1755532                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data      1662484                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           3418016                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data     11971463                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data     11256136                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total        23227599                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data 1294958791603                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data 1222192490153                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 2517151281756                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data     13726995                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data     12918620                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      26645615                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.872111                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.871311                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.871723                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 108170.471028                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 108580.110453                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 108368.983026                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data       201529                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data       190088                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total       391617                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data     11769934                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data     11066048                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total     22835982                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data 1164663504291                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data 1099733334834                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 2264396839125                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.857430                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.856597                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.857026                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 98952.424397                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 99379.049760                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 99159.162024                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data         4657                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu1.data         1114                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total              5771                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data         8258                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data         6371                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total           14629                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu0.data      5409499                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu1.data      4966999                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total     10376498                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data        12915                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data         7485                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total         20400                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.639412                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data     0.851169                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.717108                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu0.data   655.061637                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu1.data   779.626275                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total   709.310137                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu0.data           97                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu1.data           97                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total          194                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu0.data         8161                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data         6274                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total        14435                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data    158399996                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data    122199996                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total    280599992                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.631901                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data     0.838210                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.707598                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 19409.385615                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data 19477.206886                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19438.863318                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 994092030000                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 994092030000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.997685                       # Cycle average of tags in use
system.l2.tags.total_refs                    85816636                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  70056590                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.224962                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      23.764227                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        4.002747                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data       11.220637                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        6.271516                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        9.899301                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher     8.839256                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.371316                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.062543                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.175322                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.097992                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.154677                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.138113                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999964                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024            64                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           64                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 656741078                       # Number of tag accesses
system.l2.tags.data_accesses                656741078                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 994092030000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst     152478208                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data     853336960                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst     220314688                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data     796221056                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher    834284160                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total         2856635072                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst    152478208                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst    220314688                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total     372792896                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    480459392                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       480459392                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst        2382472                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data       13333390                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst        3442417                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data       12440954                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher     13035690                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total            44634923                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      7507178                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            7507178                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst        153384398                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        858408411                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst        221624036                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data        800953063                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher    839242379                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            2873612287                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst    153384398                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst    221624036                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        375008435                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      483314801                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            483314801                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      483314801                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst       153384398                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       858408411                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst       221624036                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data       800953063                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher    839242379                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           3356927089                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   7337780.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples   2382455.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples  12994983.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples   3442408.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples  12118081.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples  12990044.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000285238750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       453273                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       453273                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            74196416                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            6910850                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                    44634924                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    7507178                       # Number of write requests accepted
system.mem_ctrls.readBursts                  44634924                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  7507178                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                 706953                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                169398                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0           1523379                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1           1127109                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2           1909404                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3           1509255                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4           1322558                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5           3896664                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6           5039582                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7           5197768                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8           4232127                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9           4212407                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10          3755570                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11          4263562                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12          1811815                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13          1708230                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14          1348707                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15          1069834                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            590660                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            365960                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            340033                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            581553                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            350557                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            399770                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            683988                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            565745                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            430234                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            410966                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           436706                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           656600                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           585088                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           270846                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           406241                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           262832                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       3.92                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.76                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 1596440500741                       # Total ticks spent queuing
system.mem_ctrls.totBusLat               219639855000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            2420089956991                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     36342.23                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                55092.23                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                 27493975                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 4556135                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 62.59                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                62.09                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6              44634924                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              7507178                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 8093556                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 6955981                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                 5972442                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                 5061091                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                 4107512                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                 3216110                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                 2532906                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                 2016369                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                 1586389                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                 1241218                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                 977804                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                 838771                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                 526221                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                 335699                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                 217548                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                 133229                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                  73348                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                  34872                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                   5718                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                   1187                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  24169                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  31872                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                 208130                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 339686                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 413174                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 451213                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 470851                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 481087                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 487809                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 490588                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 494020                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 502399                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 487516                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 482502                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 477690                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 473032                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 470098                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 470560                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  39266                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                  16700                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   8446                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   4969                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   3190                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   2285                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   1562                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   1103                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    892                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    700                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    589                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    463                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    364                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    238                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    181                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    140                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                     88                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                     72                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                     45                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                     36                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                     16                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                     16                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples     19215640                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    170.746869                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   112.006148                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   211.868915                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127     11309794     58.86%     58.86% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255      4219370     21.96%     80.82% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383      1374907      7.16%     87.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511       753548      3.92%     91.89% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639       416342      2.17%     94.06% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767       288273      1.50%     95.56% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895       192443      1.00%     96.56% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023       134350      0.70%     97.26% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       526613      2.74%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total     19215640                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       453273                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      96.912682                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     75.892845                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     75.222469                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-63         200017     44.13%     44.13% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-127       143394     31.64%     75.76% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-191        59326     13.09%     88.85% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-255        30088      6.64%     95.49% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-319        12546      2.77%     98.26% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-383         4497      0.99%     99.25% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-447         1856      0.41%     99.66% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::448-511          874      0.19%     99.85% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-575          341      0.08%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::576-639          160      0.04%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-703           74      0.02%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::704-767           40      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-831           35      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::832-895           13      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-959            5      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::960-1023            4      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1087            2      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1152-1215            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        453273                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       453273                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.188432                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.175770                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.673909                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           414290     91.40%     91.40% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             8010      1.77%     93.17% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            19951      4.40%     97.57% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             7866      1.74%     99.30% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20             2321      0.51%     99.82% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              544      0.12%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22              188      0.04%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               76      0.02%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24               15      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                7      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26                2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27                2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        453273                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM             2811390144                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                45244992                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               469617856                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys              2856635136                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            480459392                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      2828.10                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       472.41                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   2873.61                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    483.31                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        25.79                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    22.09                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    3.69                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  994092014500                       # Total gap between requests
system.mem_ctrls.avgGap                      19065.05                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst    152477120                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data    831678912                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst    220314112                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data    775557184                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher    831362816                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    469617856                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 153383303.958286434412                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 836621647.595343828201                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 221623456.733678877354                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 780166383.589253783226                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 836303673.011039018631                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 472408833.214365482330                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst      2382473                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data     13333390                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst      3442417                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data     12440954                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher     13035690                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      7507178                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst  90560149784                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data 751962654097                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst 123143921943                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data 705379113923                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 749044117244                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 24732647212687                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     38010.99                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     56396.96                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     35772.52                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     56698.15                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     57461.03                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   3294533.21                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    62.52                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy          72686449500                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy          38633779305                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy        159952079280                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy        18058657860                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     78472932720.005463                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     447235867530                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       5111661600                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       820151427795.051758                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        825.025655                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   9568852659                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  33194980000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 951328197341                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy          64513220100                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy          34289574495                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy        153693633660                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy        20244548520                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     78472932720.005463                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     449156447760                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       3494330880                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       803864688135.051758                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        808.642122                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   5362514410                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  33194980000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 955534535590                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions              32690                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples        16346                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    11031095.130307                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   70903220.654631                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10        16346    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        13500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value   1629901000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total          16346                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   813777749000                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 180314281000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 994092030000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst     15637809                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        15637809                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst     15637809                       # number of overall hits
system.cpu1.icache.overall_hits::total       15637809                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst      4897645                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total       4897645                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst      4897645                       # number of overall misses
system.cpu1.icache.overall_misses::total      4897645                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst 348810451654                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total 348810451654                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst 348810451654                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total 348810451654                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst     20535454                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     20535454                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst     20535454                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     20535454                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.238497                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.238497                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.238497                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.238497                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 71220.035681                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 71220.035681                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 71220.035681                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 71220.035681                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs      1088839                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs             8057                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs   135.141988                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks      4550251                       # number of writebacks
system.cpu1.icache.writebacks::total          4550251                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst       346497                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total       346497                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst       346497                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total       346497                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst      4551148                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total      4551148                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst      4551148                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total      4551148                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst 321532112660                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total 321532112660                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst 321532112660                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total 321532112660                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.221624                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.221624                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.221624                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.221624                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 70648.573208                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 70648.573208                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 70648.573208                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 70648.573208                       # average overall mshr miss latency
system.cpu1.icache.replacements               4550251                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst     15637809                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       15637809                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst      4897645                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total      4897645                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst 348810451654                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total 348810451654                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst     20535454                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     20535454                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.238497                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.238497                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 71220.035681                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 71220.035681                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst       346497                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total       346497                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst      4551148                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total      4551148                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst 321532112660                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total 321532112660                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.221624                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.221624                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 70648.573208                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 70648.573208                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 994092030000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           31.991385                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           20192144                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs          4551180                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs             4.436683                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    31.991385                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.999731                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999731                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1           14                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2           18                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         45622056                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        45622056                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 994092030000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data     67525882                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        67525882                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data     67525882                       # number of overall hits
system.cpu1.dcache.overall_hits::total       67525882                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data     30005260                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total      30005260                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data     30005260                       # number of overall misses
system.cpu1.dcache.overall_misses::total     30005260                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 2549662379414                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 2549662379414                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 2549662379414                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 2549662379414                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     97531142                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     97531142                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     97531142                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     97531142                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.307648                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.307648                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.307648                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.307648                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 84973.847233                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 84973.847233                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 84973.847233                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 84973.847233                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs    350407263                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets        93300                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs          5690920                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets           1436                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    61.573043                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    64.972145                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks     14556817                       # number of writebacks
system.cpu1.dcache.writebacks::total         14556817                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data     15336812                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total     15336812                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data     15336812                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total     15336812                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data     14668448                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total     14668448                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data     14668448                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total     14668448                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data 1404452338511                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 1404452338511                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data 1404452338511                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 1404452338511                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.150398                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.150398                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.150398                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.150398                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 95746.485144                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 95746.485144                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 95746.485144                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 95746.485144                       # average overall mshr miss latency
system.cpu1.dcache.replacements              14556817                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data     59316443                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       59316443                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data     26145076                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total     26145076                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 2268309266500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 2268309266500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     85461519                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     85461519                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.305928                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.305928                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 86758.564653                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 86758.564653                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data     13113838                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total     13113838                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data     13031238                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total     13031238                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data 1262419335500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total 1262419335500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.152481                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.152481                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 96876.393133                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 96876.393133                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      8209439                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       8209439                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data      3860184                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      3860184                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 281353112914                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 281353112914                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data     12069623                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total     12069623                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.319826                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.319826                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 72885.933135                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 72885.933135                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data      2222974                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total      2222974                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data      1637210                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total      1637210                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data 142033003011                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total 142033003011                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.135647                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.135647                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 86753.075666                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 86753.075666                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data      1064487                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total      1064487                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data        90031                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total        90031                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data   4574816500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total   4574816500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data      1154518                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total      1154518                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.077981                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.077981                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 50813.791916                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 50813.791916                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data        40187                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total        40187                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data        49844                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total        49844                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data   2710384500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total   2710384500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.043173                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.043173                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 54377.347324                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 54377.347324                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data      1057234                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total      1057234                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data        46549                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total        46549                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data    392423500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total    392423500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data      1103783                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total      1103783                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.042172                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.042172                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  8430.331479                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  8430.331479                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data        46527                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total        46527                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data    346980500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total    346980500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.042152                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.042152                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  7457.616008                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  7457.616008                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data     14319500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total     14319500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data     13235500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total     13235500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data       123247                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total         123247                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data        56692                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total        56692                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data   1293412988                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total   1293412988                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data       179939                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total       179939                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.315062                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.315062                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 22814.735554                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 22814.735554                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_hits::.cpu1.data          271                       # number of SwapReq MSHR hits
system.cpu1.dcache.SwapReq_mshr_hits::total          271                       # number of SwapReq MSHR hits
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data        56421                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total        56421                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data   1231285988                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total   1231285988                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.313556                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.313556                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 21823.186190                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 21823.186190                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 994092030000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           31.819389                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           84620564                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs         14710781                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs             5.752282                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    31.819389                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.994356                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.994356                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           29                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1            5                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2           24                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.906250                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses        214649516                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses       214649516                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 994092030000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          34894676                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     15710209                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     29818285                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        62543385                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq         22814001                       # Transaction distribution
system.tol2bus.trans_dist::HardPFResp              17                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq          153804                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq         94211                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp         248015                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq         1259                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp         1259                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          3410335                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         3410337                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq       7946241                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     26948436                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq        20400                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp        20400                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side     10183751                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side     46888591                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side     13652369                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side     43913955                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             114638666                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side    434474112                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   1985108736                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side    582478144                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side   1859819456                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             4861880448                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        93396621                       # Total snoops (count)
system.tol2bus.snoopTraffic                 503546752                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples        131441012                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.255861                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.471842                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               99928287     76.03%     76.03% # Request fanout histogram
system.tol2bus.snoop_fanout::1               29395506     22.36%     98.39% # Request fanout histogram
system.tol2bus.snoop_fanout::2                2116472      1.61%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                    747      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              3                       # Request fanout histogram
system.tol2bus.snoop_fanout::total          131441012                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        76323544202                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              7.7                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       23577283490                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.4                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy        5106772655                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.5                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy       22133091626                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             2.2                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy        6843511834                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.7                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy            25512                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
