0.7
2020.2
Nov 18 2020
09:47:47
D:/Vivado/Project/single_cycle_cpu/regfile.v,1637917202,verilog,,D:/Vivado/Project/single_cycle_cpu1/single_cycle_cpu1.srcs/sim_1/new/tb.v,,regfile,,,,,,,,
D:/Vivado/Project/single_cycle_cpu/single_cycle_cpu.srcs/sources_1/new/Alu.v,1638263491,verilog,,D:/Vivado/Project/single_cycle_cpu/single_cycle_cpu.srcs/sources_1/new/ControlUnit.v,,Alu,,,,,,,,
D:/Vivado/Project/single_cycle_cpu/single_cycle_cpu.srcs/sources_1/new/ControlUnit.v,1639400056,verilog,,D:/Vivado/Project/single_cycle_cpu/single_cycle_cpu.srcs/sources_1/new/DataMemory.v,,ControlUnit,,,,,,,,
D:/Vivado/Project/single_cycle_cpu/single_cycle_cpu.srcs/sources_1/new/DataMemory.v,1638002202,verilog,,D:/Vivado/Project/single_cycle_cpu/single_cycle_cpu.srcs/sources_1/new/PC.v,,DataMemory,,,,,,,,
D:/Vivado/Project/single_cycle_cpu/single_cycle_cpu.srcs/sources_1/new/PC.v,1639402440,verilog,,D:/Vivado/Project/single_cycle_cpu/single_cycle_cpu.srcs/sources_1/new/SignZeroExtend.v,,PC,,,,,,,,
D:/Vivado/Project/single_cycle_cpu/single_cycle_cpu.srcs/sources_1/new/SignZeroExtend.v,1637645373,verilog,,D:/Vivado/Project/single_cycle_cpu/single_cycle_cpu.srcs/sources_1/new/SingleCycleCPU.v,,SignZeroExtend,,,,,,,,
D:/Vivado/Project/single_cycle_cpu/single_cycle_cpu.srcs/sources_1/new/SingleCycleCPU.v,1638370654,verilog,,D:/Vivado/Project/single_cycle_cpu1/single_cycle_cpu1.srcs/sources_1/new/instructionMemory.v,,SingleCycleCPU,,,,,,,,
D:/Vivado/Project/single_cycle_cpu/single_cycle_cpu.srcs/sources_1/new/single_display.v,1638264855,verilog,,,,single_display,,,,,,,,
D:/Vivado/Project/single_cycle_cpu1/single_cycle_cpu1.gen/sources_1/ip/inst_rom_1/sim/inst_rom.v,1639409523,verilog,,D:/Vivado/Project/single_cycle_cpu/single_cycle_cpu.srcs/sources_1/new/Alu.v,,inst_rom,,,,,,,,
D:/Vivado/Project/single_cycle_cpu1/single_cycle_cpu1.sim/sim_1/behav/xsim/glbl.v,1605673889,verilog,,,,glbl,,,,,,,,
D:/Vivado/Project/single_cycle_cpu1/single_cycle_cpu1.srcs/sim_1/new/tb.v,1639409177,verilog,,,,tb,,,,,,,,
D:/Vivado/Project/single_cycle_cpu1/single_cycle_cpu1.srcs/sources_1/new/instructionMemory.v,1639404787,verilog,,D:/Vivado/Project/single_cycle_cpu/regfile.v,,instructionMemory,,,,,,,,
