 
****************************************
Report : qor
Design : khu_sensor_pad
Version: F-2011.09-SP5-3
Date   : Tue Sep  8 19:13:11 2020
****************************************


  Timing Path Group 'REGIN'
  -----------------------------------
  Levels of Logic:               1.00
  Critical Path Length:          1.31
  Critical Path Slack:           5.95
  Critical Path Clk Period:     24.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------

  Timing Path Group 'REGOUT'
  -----------------------------------
  Levels of Logic:               2.00
  Critical Path Length:          3.86
  Critical Path Slack:           5.44
  Critical Path Clk Period:     12.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------

  Timing Path Group 'clk'
  -----------------------------------
  Levels of Logic:              40.00
  Critical Path Length:          9.76
  Critical Path Slack:           0.01
  Critical Path Clk Period:     12.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------

  Timing Path Group 'clk_half'
  -----------------------------------
  Levels of Logic:               4.00
  Critical Path Length:          2.18
  Critical Path Slack:           5.42
  Critical Path Clk Period:     24.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:        110
  Hierarchical Port Count:       4689
  Leaf Cell Count:              26114
  Buf/Inv Cell Count:            2830
  CT Buf/Inv Cell Count:            0
  Combinational Cell Count:     20916
  Sequential Cell Count:         5198
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:    52161.682028
  Noncombinational Area: 38107.331623
  Buf/Inv Area:           2014.008739
  Net Area:                  0.000000
  -----------------------------------
  Cell Area:             90269.013651
  Design Area:           90269.013651


  Design Rules
  -----------------------------------
  Total Number of Nets:         32648
  Nets With Violations:             0
  Max Trans Violations:             0
  Max Cap Violations:               0
  -----------------------------------


  Hostname: vlsi-dist.khu.ac.kr

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                    5.99
  Logic Optimization:                  1.11
  Mapping Optimization:                8.79
  -----------------------------------------
  Overall Compile Time:               50.22
  Overall Compile Wall Clock Time:   179.29

1
