{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Full Version " "Info: Version 9.0 Build 132 02/25/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jul 14 16:56:37 2010 " "Info: Processing started: Wed Jul 14 16:56:37 2010" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off fast_fft -c fast_fft --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off fast_fft -c fast_fft --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "pe6 " "Info: Assuming node \"pe6\" is an undefined clock" {  } { { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 27 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "pe6" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_RESULT" "ifclk register fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|source_stall_d register fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_dft_bfp_fft_90:bfpdft_y\|asj_fft_cmult_std_fft_90:\\gen_switched:gen_std:cm3\|asj_fft_mult_add_fft_90:\\gen_ma:gen_ma_full:ms\|altmult_add:ALTMULT_ADD_component\|mult_add_1cf2:auto_generated\|ded_mult_n591:ded_mult2\|mac_out9 5.961 ns " "Info: Slack time is 5.961 ns for clock \"ifclk\" between source register \"fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|source_stall_d\" and destination register \"fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_dft_bfp_fft_90:bfpdft_y\|asj_fft_cmult_std_fft_90:\\gen_switched:gen_std:cm3\|asj_fft_mult_add_fft_90:\\gen_ma:gen_ma_full:ms\|altmult_add:ALTMULT_ADD_component\|mult_add_1cf2:auto_generated\|ded_mult_n591:ded_mult2\|mac_out9\"" { { "Info" "ITDB_SIMPLE_FMAX_RESULT" "93.41 MHz 10.705 ns " "Info: Fmax is 93.41 MHz (period= 10.705 ns)" {  } {  } 0 0 "Fmax is %1!s! (period= %2!s!)" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "16.088 ns + Largest register register " "Info: + Largest register to register requirement is 16.088 ns" { { "Info" "ITDB_FULL_SETUP_REQUIREMENT" "16.666 ns + " "Info: + Setup relationship between source and destination is 16.666 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 16.666 ns " "Info: + Latch edge is 16.666 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination ifclk 16.666 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"ifclk\" is 16.666 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source ifclk 16.666 ns 0.000 ns  50 " "Info: Clock period of Source clock \"ifclk\" is 16.666 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Setup relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.089 ns + Largest " "Info: + Largest clock skew is -0.089 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "ifclk destination 3.054 ns + Shortest register " "Info: + Shortest clock path from clock \"ifclk\" to destination register is 3.054 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns ifclk 1 CLK PIN_152 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_152; Fanout = 1; CLK Node = 'ifclk'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ifclk } "NODE_NAME" } } { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.014 ns) 1.014 ns ifclk~input 2 COMB IOIBUF_X53_Y17_N1 1 " "Info: 2: + IC(0.000 ns) + CELL(1.014 ns) = 1.014 ns; Loc. = IOIBUF_X53_Y17_N1; Fanout = 1; COMB Node = 'ifclk~input'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.014 ns" { ifclk ifclk~input } "NODE_NAME" } } { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.190 ns) + CELL(0.000 ns) 1.204 ns ifclk~inputclkctrl 3 COMB CLKCTRL_G9 11802 " "Info: 3: + IC(0.190 ns) + CELL(0.000 ns) = 1.204 ns; Loc. = CLKCTRL_G9; Fanout = 11802; COMB Node = 'ifclk~inputclkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.190 ns" { ifclk~input ifclk~inputclkctrl } "NODE_NAME" } } { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.255 ns) + CELL(0.595 ns) 3.054 ns fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_dft_bfp_fft_90:bfpdft_y\|asj_fft_cmult_std_fft_90:\\gen_switched:gen_std:cm3\|asj_fft_mult_add_fft_90:\\gen_ma:gen_ma_full:ms\|altmult_add:ALTMULT_ADD_component\|mult_add_1cf2:auto_generated\|ded_mult_n591:ded_mult2\|mac_out9 4 REG DSPOUT_X42_Y18_N2 2 " "Info: 4: + IC(1.255 ns) + CELL(0.595 ns) = 3.054 ns; Loc. = DSPOUT_X42_Y18_N2; Fanout = 2; REG Node = 'fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_dft_bfp_fft_90:bfpdft_y\|asj_fft_cmult_std_fft_90:\\gen_switched:gen_std:cm3\|asj_fft_mult_add_fft_90:\\gen_ma:gen_ma_full:ms\|altmult_add:ALTMULT_ADD_component\|mult_add_1cf2:auto_generated\|ded_mult_n591:ded_mult2\|mac_out9'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.850 ns" { ifclk~inputclkctrl fft:mfft|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst|asj_fft_dft_bfp_fft_90:bfpdft_y|asj_fft_cmult_std_fft_90:\gen_switched:gen_std:cm3|asj_fft_mult_add_fft_90:\gen_ma:gen_ma_full:ms|altmult_add:ALTMULT_ADD_component|mult_add_1cf2:auto_generated|ded_mult_n591:ded_mult2|mac_out9 } "NODE_NAME" } } { "db/ded_mult_n591.tdf" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/db/ded_mult_n591.tdf" 47 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.609 ns ( 52.69 % ) " "Info: Total cell delay = 1.609 ns ( 52.69 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.445 ns ( 47.31 % ) " "Info: Total interconnect delay = 1.445 ns ( 47.31 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.054 ns" { ifclk ifclk~input ifclk~inputclkctrl fft:mfft|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst|asj_fft_dft_bfp_fft_90:bfpdft_y|asj_fft_cmult_std_fft_90:\gen_switched:gen_std:cm3|asj_fft_mult_add_fft_90:\gen_ma:gen_ma_full:ms|altmult_add:ALTMULT_ADD_component|mult_add_1cf2:auto_generated|ded_mult_n591:ded_mult2|mac_out9 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.054 ns" { ifclk {} ifclk~input {} ifclk~inputclkctrl {} fft:mfft|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst|asj_fft_dft_bfp_fft_90:bfpdft_y|asj_fft_cmult_std_fft_90:\gen_switched:gen_std:cm3|asj_fft_mult_add_fft_90:\gen_ma:gen_ma_full:ms|altmult_add:ALTMULT_ADD_component|mult_add_1cf2:auto_generated|ded_mult_n591:ded_mult2|mac_out9 {} } { 0.000ns 0.000ns 0.190ns 1.255ns } { 0.000ns 1.014ns 0.000ns 0.595ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "ifclk source 3.143 ns - Longest register " "Info: - Longest clock path from clock \"ifclk\" to source register is 3.143 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns ifclk 1 CLK PIN_152 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_152; Fanout = 1; CLK Node = 'ifclk'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ifclk } "NODE_NAME" } } { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.014 ns) 1.014 ns ifclk~input 2 COMB IOIBUF_X53_Y17_N1 1 " "Info: 2: + IC(0.000 ns) + CELL(1.014 ns) = 1.014 ns; Loc. = IOIBUF_X53_Y17_N1; Fanout = 1; COMB Node = 'ifclk~input'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.014 ns" { ifclk ifclk~input } "NODE_NAME" } } { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.190 ns) + CELL(0.000 ns) 1.204 ns ifclk~inputclkctrl 3 COMB CLKCTRL_G9 11802 " "Info: 3: + IC(0.190 ns) + CELL(0.000 ns) = 1.204 ns; Loc. = CLKCTRL_G9; Fanout = 11802; COMB Node = 'ifclk~inputclkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.190 ns" { ifclk~input ifclk~inputclkctrl } "NODE_NAME" } } { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.259 ns) + CELL(0.680 ns) 3.143 ns fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|source_stall_d 4 REG FF_X31_Y25_N31 3 " "Info: 4: + IC(1.259 ns) + CELL(0.680 ns) = 3.143 ns; Loc. = FF_X31_Y25_N31; Fanout = 3; REG Node = 'fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|source_stall_d'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.939 ns" { ifclk~inputclkctrl fft:mfft|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst|source_stall_d } "NODE_NAME" } } { "fft-library/asj_fft_si_de_so_b_fft_90.vhd" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/fft-library/asj_fft_si_de_so_b_fft_90.vhd" 387 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.694 ns ( 53.90 % ) " "Info: Total cell delay = 1.694 ns ( 53.90 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.449 ns ( 46.10 % ) " "Info: Total interconnect delay = 1.449 ns ( 46.10 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.143 ns" { ifclk ifclk~input ifclk~inputclkctrl fft:mfft|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst|source_stall_d } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.143 ns" { ifclk {} ifclk~input {} ifclk~inputclkctrl {} fft:mfft|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst|source_stall_d {} } { 0.000ns 0.000ns 0.190ns 1.259ns } { 0.000ns 1.014ns 0.000ns 0.680ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.054 ns" { ifclk ifclk~input ifclk~inputclkctrl fft:mfft|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst|asj_fft_dft_bfp_fft_90:bfpdft_y|asj_fft_cmult_std_fft_90:\gen_switched:gen_std:cm3|asj_fft_mult_add_fft_90:\gen_ma:gen_ma_full:ms|altmult_add:ALTMULT_ADD_component|mult_add_1cf2:auto_generated|ded_mult_n591:ded_mult2|mac_out9 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.054 ns" { ifclk {} ifclk~input {} ifclk~inputclkctrl {} fft:mfft|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst|asj_fft_dft_bfp_fft_90:bfpdft_y|asj_fft_cmult_std_fft_90:\gen_switched:gen_std:cm3|asj_fft_mult_add_fft_90:\gen_ma:gen_ma_full:ms|altmult_add:ALTMULT_ADD_component|mult_add_1cf2:auto_generated|ded_mult_n591:ded_mult2|mac_out9 {} } { 0.000ns 0.000ns 0.190ns 1.255ns } { 0.000ns 1.014ns 0.000ns 0.595ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.143 ns" { ifclk ifclk~input ifclk~inputclkctrl fft:mfft|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst|source_stall_d } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.143 ns" { ifclk {} ifclk~input {} ifclk~inputclkctrl {} fft:mfft|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst|source_stall_d {} } { 0.000ns 0.000ns 0.190ns 1.259ns } { 0.000ns 1.014ns 0.000ns 0.680ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.261 ns - " "Info: - Micro clock to output delay of source is 0.261 ns" {  } { { "fft-library/asj_fft_si_de_so_b_fft_90.vhd" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/fft-library/asj_fft_si_de_so_b_fft_90.vhd" 387 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.228 ns - " "Info: - Micro setup delay of destination is 0.228 ns" {  } { { "db/ded_mult_n591.tdf" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/db/ded_mult_n591.tdf" 47 2 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.054 ns" { ifclk ifclk~input ifclk~inputclkctrl fft:mfft|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst|asj_fft_dft_bfp_fft_90:bfpdft_y|asj_fft_cmult_std_fft_90:\gen_switched:gen_std:cm3|asj_fft_mult_add_fft_90:\gen_ma:gen_ma_full:ms|altmult_add:ALTMULT_ADD_component|mult_add_1cf2:auto_generated|ded_mult_n591:ded_mult2|mac_out9 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.054 ns" { ifclk {} ifclk~input {} ifclk~inputclkctrl {} fft:mfft|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst|asj_fft_dft_bfp_fft_90:bfpdft_y|asj_fft_cmult_std_fft_90:\gen_switched:gen_std:cm3|asj_fft_mult_add_fft_90:\gen_ma:gen_ma_full:ms|altmult_add:ALTMULT_ADD_component|mult_add_1cf2:auto_generated|ded_mult_n591:ded_mult2|mac_out9 {} } { 0.000ns 0.000ns 0.190ns 1.255ns } { 0.000ns 1.014ns 0.000ns 0.595ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.143 ns" { ifclk ifclk~input ifclk~inputclkctrl fft:mfft|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst|source_stall_d } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.143 ns" { ifclk {} ifclk~input {} ifclk~inputclkctrl {} fft:mfft|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst|source_stall_d {} } { 0.000ns 0.000ns 0.190ns 1.259ns } { 0.000ns 1.014ns 0.000ns 0.680ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "10.127 ns - Longest register register " "Info: - Longest register to register delay is 10.127 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|source_stall_d 1 REG FF_X31_Y25_N31 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = FF_X31_Y25_N31; Fanout = 3; REG Node = 'fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|source_stall_d'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { fft:mfft|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst|source_stall_d } "NODE_NAME" } } { "fft-library/asj_fft_si_de_so_b_fft_90.vhd" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/fft-library/asj_fft_si_de_so_b_fft_90.vhd" 387 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.370 ns) + CELL(0.472 ns) 2.842 ns fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|global_clock_enable~2 2 COMB LCCOMB_X24_Y16_N8 6 " "Info: 2: + IC(2.370 ns) + CELL(0.472 ns) = 2.842 ns; Loc. = LCCOMB_X24_Y16_N8; Fanout = 6; COMB Node = 'fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|global_clock_enable~2'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.842 ns" { fft:mfft|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst|source_stall_d fft:mfft|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst|global_clock_enable~2 } "NODE_NAME" } } { "fft-library/asj_fft_si_de_so_b_fft_90.vhd" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/fft-library/asj_fft_si_de_so_b_fft_90.vhd" 82 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.666 ns) + CELL(0.491 ns) 4.999 ns fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|global_clock_enable~3 3 COMB LCCOMB_X24_Y28_N8 7940 " "Info: 3: + IC(1.666 ns) + CELL(0.491 ns) = 4.999 ns; Loc. = LCCOMB_X24_Y28_N8; Fanout = 7940; COMB Node = 'fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|global_clock_enable~3'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.157 ns" { fft:mfft|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst|global_clock_enable~2 fft:mfft|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst|global_clock_enable~3 } "NODE_NAME" } } { "fft-library/asj_fft_si_de_so_b_fft_90.vhd" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/fft-library/asj_fft_si_de_so_b_fft_90.vhd" 82 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.512 ns) + CELL(0.616 ns) 10.127 ns fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_dft_bfp_fft_90:bfpdft_y\|asj_fft_cmult_std_fft_90:\\gen_switched:gen_std:cm3\|asj_fft_mult_add_fft_90:\\gen_ma:gen_ma_full:ms\|altmult_add:ALTMULT_ADD_component\|mult_add_1cf2:auto_generated\|ded_mult_n591:ded_mult2\|mac_out9 4 REG DSPOUT_X42_Y18_N2 2 " "Info: 4: + IC(4.512 ns) + CELL(0.616 ns) = 10.127 ns; Loc. = DSPOUT_X42_Y18_N2; Fanout = 2; REG Node = 'fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_dft_bfp_fft_90:bfpdft_y\|asj_fft_cmult_std_fft_90:\\gen_switched:gen_std:cm3\|asj_fft_mult_add_fft_90:\\gen_ma:gen_ma_full:ms\|altmult_add:ALTMULT_ADD_component\|mult_add_1cf2:auto_generated\|ded_mult_n591:ded_mult2\|mac_out9'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.128 ns" { fft:mfft|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst|global_clock_enable~3 fft:mfft|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst|asj_fft_dft_bfp_fft_90:bfpdft_y|asj_fft_cmult_std_fft_90:\gen_switched:gen_std:cm3|asj_fft_mult_add_fft_90:\gen_ma:gen_ma_full:ms|altmult_add:ALTMULT_ADD_component|mult_add_1cf2:auto_generated|ded_mult_n591:ded_mult2|mac_out9 } "NODE_NAME" } } { "db/ded_mult_n591.tdf" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/db/ded_mult_n591.tdf" 47 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.579 ns ( 15.59 % ) " "Info: Total cell delay = 1.579 ns ( 15.59 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.548 ns ( 84.41 % ) " "Info: Total interconnect delay = 8.548 ns ( 84.41 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "10.127 ns" { fft:mfft|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst|source_stall_d fft:mfft|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst|global_clock_enable~2 fft:mfft|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst|global_clock_enable~3 fft:mfft|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst|asj_fft_dft_bfp_fft_90:bfpdft_y|asj_fft_cmult_std_fft_90:\gen_switched:gen_std:cm3|asj_fft_mult_add_fft_90:\gen_ma:gen_ma_full:ms|altmult_add:ALTMULT_ADD_component|mult_add_1cf2:auto_generated|ded_mult_n591:ded_mult2|mac_out9 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "10.127 ns" { fft:mfft|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst|source_stall_d {} fft:mfft|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst|global_clock_enable~2 {} fft:mfft|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst|global_clock_enable~3 {} fft:mfft|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst|asj_fft_dft_bfp_fft_90:bfpdft_y|asj_fft_cmult_std_fft_90:\gen_switched:gen_std:cm3|asj_fft_mult_add_fft_90:\gen_ma:gen_ma_full:ms|altmult_add:ALTMULT_ADD_component|mult_add_1cf2:auto_generated|ded_mult_n591:ded_mult2|mac_out9 {} } { 0.000ns 2.370ns 1.666ns 4.512ns } { 0.000ns 0.472ns 0.491ns 0.616ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.054 ns" { ifclk ifclk~input ifclk~inputclkctrl fft:mfft|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst|asj_fft_dft_bfp_fft_90:bfpdft_y|asj_fft_cmult_std_fft_90:\gen_switched:gen_std:cm3|asj_fft_mult_add_fft_90:\gen_ma:gen_ma_full:ms|altmult_add:ALTMULT_ADD_component|mult_add_1cf2:auto_generated|ded_mult_n591:ded_mult2|mac_out9 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.054 ns" { ifclk {} ifclk~input {} ifclk~inputclkctrl {} fft:mfft|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst|asj_fft_dft_bfp_fft_90:bfpdft_y|asj_fft_cmult_std_fft_90:\gen_switched:gen_std:cm3|asj_fft_mult_add_fft_90:\gen_ma:gen_ma_full:ms|altmult_add:ALTMULT_ADD_component|mult_add_1cf2:auto_generated|ded_mult_n591:ded_mult2|mac_out9 {} } { 0.000ns 0.000ns 0.190ns 1.255ns } { 0.000ns 1.014ns 0.000ns 0.595ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.143 ns" { ifclk ifclk~input ifclk~inputclkctrl fft:mfft|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst|source_stall_d } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.143 ns" { ifclk {} ifclk~input {} ifclk~inputclkctrl {} fft:mfft|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst|source_stall_d {} } { 0.000ns 0.000ns 0.190ns 1.259ns } { 0.000ns 1.014ns 0.000ns 0.680ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "10.127 ns" { fft:mfft|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst|source_stall_d fft:mfft|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst|global_clock_enable~2 fft:mfft|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst|global_clock_enable~3 fft:mfft|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst|asj_fft_dft_bfp_fft_90:bfpdft_y|asj_fft_cmult_std_fft_90:\gen_switched:gen_std:cm3|asj_fft_mult_add_fft_90:\gen_ma:gen_ma_full:ms|altmult_add:ALTMULT_ADD_component|mult_add_1cf2:auto_generated|ded_mult_n591:ded_mult2|mac_out9 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "10.127 ns" { fft:mfft|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst|source_stall_d {} fft:mfft|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst|global_clock_enable~2 {} fft:mfft|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst|global_clock_enable~3 {} fft:mfft|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst|asj_fft_dft_bfp_fft_90:bfpdft_y|asj_fft_cmult_std_fft_90:\gen_switched:gen_std:cm3|asj_fft_mult_add_fft_90:\gen_ma:gen_ma_full:ms|altmult_add:ALTMULT_ADD_component|mult_add_1cf2:auto_generated|ded_mult_n591:ded_mult2|mac_out9 {} } { 0.000ns 2.370ns 1.666ns 4.512ns } { 0.000ns 0.472ns 0.491ns 0.616ns } "" } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_RESULT" "sclk register reset_all register sincos:sc\|res_get 1.506 ns " "Info: Slack time is 1.506 ns for clock \"sclk\" between source register \"reset_all\" and destination register \"sincos:sc\|res_get\"" { { "Info" "ITDB_SIMPLE_FMAX_RESULT" "187.97 MHz 5.32 ns " "Info: Fmax is 187.97 MHz (period= 5.32 ns)" {  } {  } 0 0 "Fmax is %1!s! (period= %2!s!)" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "3.917 ns + Largest register register " "Info: + Largest register to register requirement is 3.917 ns" { { "Info" "ITDB_FULL_SETUP_REQUIREMENT" "4.166 ns + " "Info: + Setup relationship between source and destination is 4.166 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 4.166 ns " "Info: + Latch edge is 4.166 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination sclk 8.333 ns 4.166 ns inverted 50 " "Info: Clock period of Destination clock \"sclk\" is 8.333 ns with inverted offset of 4.166 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source sclk 8.333 ns 0.000 ns  50 " "Info: Clock period of Source clock \"sclk\" is 8.333 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Setup relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.009 ns + Largest " "Info: + Largest clock skew is -0.009 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "sclk destination 3.118 ns + Shortest register " "Info: + Shortest clock path from clock \"sclk\" to destination register is 3.118 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns sclk 1 CLK PIN_31 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_31; Fanout = 1; CLK Node = 'sclk'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { sclk } "NODE_NAME" } } { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.981 ns) 0.981 ns sclk~input 2 COMB IOIBUF_X0_Y16_N1 1 " "Info: 2: + IC(0.000 ns) + CELL(0.981 ns) = 0.981 ns; Loc. = IOIBUF_X0_Y16_N1; Fanout = 1; COMB Node = 'sclk~input'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.981 ns" { sclk sclk~input } "NODE_NAME" } } { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.190 ns) + CELL(0.000 ns) 1.171 ns sclk~inputclkctrl 3 COMB CLKCTRL_G4 6826 " "Info: 3: + IC(0.190 ns) + CELL(0.000 ns) = 1.171 ns; Loc. = CLKCTRL_G4; Fanout = 6826; COMB Node = 'sclk~inputclkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.190 ns" { sclk~input sclk~inputclkctrl } "NODE_NAME" } } { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.267 ns) + CELL(0.680 ns) 3.118 ns sincos:sc\|res_get 4 REG FF_X40_Y1_N25 36 " "Info: 4: + IC(1.267 ns) + CELL(0.680 ns) = 3.118 ns; Loc. = FF_X40_Y1_N25; Fanout = 36; REG Node = 'sincos:sc\|res_get'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.947 ns" { sclk~inputclkctrl sincos:sc|res_get } "NODE_NAME" } } { "sincos.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/sincos.v" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.661 ns ( 53.27 % ) " "Info: Total cell delay = 1.661 ns ( 53.27 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.457 ns ( 46.73 % ) " "Info: Total interconnect delay = 1.457 ns ( 46.73 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.118 ns" { sclk sclk~input sclk~inputclkctrl sincos:sc|res_get } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.118 ns" { sclk {} sclk~input {} sclk~inputclkctrl {} sincos:sc|res_get {} } { 0.000ns 0.000ns 0.190ns 1.267ns } { 0.000ns 0.981ns 0.000ns 0.680ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "sclk source 3.127 ns - Longest register " "Info: - Longest clock path from clock \"sclk\" to source register is 3.127 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns sclk 1 CLK PIN_31 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_31; Fanout = 1; CLK Node = 'sclk'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { sclk } "NODE_NAME" } } { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.981 ns) 0.981 ns sclk~input 2 COMB IOIBUF_X0_Y16_N1 1 " "Info: 2: + IC(0.000 ns) + CELL(0.981 ns) = 0.981 ns; Loc. = IOIBUF_X0_Y16_N1; Fanout = 1; COMB Node = 'sclk~input'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.981 ns" { sclk sclk~input } "NODE_NAME" } } { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.190 ns) + CELL(0.000 ns) 1.171 ns sclk~inputclkctrl 3 COMB CLKCTRL_G4 6826 " "Info: 3: + IC(0.190 ns) + CELL(0.000 ns) = 1.171 ns; Loc. = CLKCTRL_G4; Fanout = 6826; COMB Node = 'sclk~inputclkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.190 ns" { sclk~input sclk~inputclkctrl } "NODE_NAME" } } { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.276 ns) + CELL(0.680 ns) 3.127 ns reset_all 4 REG FF_X29_Y3_N17 1734 " "Info: 4: + IC(1.276 ns) + CELL(0.680 ns) = 3.127 ns; Loc. = FF_X29_Y3_N17; Fanout = 1734; REG Node = 'reset_all'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.956 ns" { sclk~inputclkctrl reset_all } "NODE_NAME" } } { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 38 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.661 ns ( 53.12 % ) " "Info: Total cell delay = 1.661 ns ( 53.12 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.466 ns ( 46.88 % ) " "Info: Total interconnect delay = 1.466 ns ( 46.88 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.127 ns" { sclk sclk~input sclk~inputclkctrl reset_all } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.127 ns" { sclk {} sclk~input {} sclk~inputclkctrl {} reset_all {} } { 0.000ns 0.000ns 0.190ns 1.276ns } { 0.000ns 0.981ns 0.000ns 0.680ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.118 ns" { sclk sclk~input sclk~inputclkctrl sincos:sc|res_get } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.118 ns" { sclk {} sclk~input {} sclk~inputclkctrl {} sincos:sc|res_get {} } { 0.000ns 0.000ns 0.190ns 1.267ns } { 0.000ns 0.981ns 0.000ns 0.680ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.127 ns" { sclk sclk~input sclk~inputclkctrl reset_all } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.127 ns" { sclk {} sclk~input {} sclk~inputclkctrl {} reset_all {} } { 0.000ns 0.000ns 0.190ns 1.276ns } { 0.000ns 0.981ns 0.000ns 0.680ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.261 ns - " "Info: - Micro clock to output delay of source is 0.261 ns" {  } { { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 38 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.021 ns - " "Info: - Micro setup delay of destination is -0.021 ns" {  } { { "sincos.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/sincos.v" 18 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.118 ns" { sclk sclk~input sclk~inputclkctrl sincos:sc|res_get } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.118 ns" { sclk {} sclk~input {} sclk~inputclkctrl {} sincos:sc|res_get {} } { 0.000ns 0.000ns 0.190ns 1.267ns } { 0.000ns 0.981ns 0.000ns 0.680ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.127 ns" { sclk sclk~input sclk~inputclkctrl reset_all } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.127 ns" { sclk {} sclk~input {} sclk~inputclkctrl {} reset_all {} } { 0.000ns 0.000ns 0.190ns 1.276ns } { 0.000ns 0.981ns 0.000ns 0.680ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.411 ns - Longest register register " "Info: - Longest register to register delay is 2.411 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns reset_all 1 REG FF_X29_Y3_N17 1734 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = FF_X29_Y3_N17; Fanout = 1734; REG Node = 'reset_all'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { reset_all } "NODE_NAME" } } { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 38 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.946 ns) + CELL(0.465 ns) 2.411 ns sincos:sc\|res_get 2 REG FF_X40_Y1_N25 36 " "Info: 2: + IC(1.946 ns) + CELL(0.465 ns) = 2.411 ns; Loc. = FF_X40_Y1_N25; Fanout = 36; REG Node = 'sincos:sc\|res_get'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.411 ns" { reset_all sincos:sc|res_get } "NODE_NAME" } } { "sincos.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/sincos.v" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.465 ns ( 19.29 % ) " "Info: Total cell delay = 0.465 ns ( 19.29 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.946 ns ( 80.71 % ) " "Info: Total interconnect delay = 1.946 ns ( 80.71 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.411 ns" { reset_all sincos:sc|res_get } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.411 ns" { reset_all {} sincos:sc|res_get {} } { 0.000ns 1.946ns } { 0.000ns 0.465ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.118 ns" { sclk sclk~input sclk~inputclkctrl sincos:sc|res_get } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.118 ns" { sclk {} sclk~input {} sclk~inputclkctrl {} sincos:sc|res_get {} } { 0.000ns 0.000ns 0.190ns 1.267ns } { 0.000ns 0.981ns 0.000ns 0.680ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.127 ns" { sclk sclk~input sclk~inputclkctrl reset_all } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.127 ns" { sclk {} sclk~input {} sclk~inputclkctrl {} reset_all {} } { 0.000ns 0.000ns 0.190ns 1.276ns } { 0.000ns 0.981ns 0.000ns 0.680ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.411 ns" { reset_all sincos:sc|res_get } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.411 ns" { reset_all {} sincos:sc|res_get {} } { 0.000ns 1.946ns } { 0.000ns 0.465ns } "" } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "sclk(n) " "Info: No valid register-to-register data paths exist for clock \"sclk(n)\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_RESULT" "pe6 register md\[17\] register md\[16\] 6.974 ns " "Info: Slack time is 6.974 ns for clock \"pe6\" between source register \"md\[17\]\" and destination register \"md\[16\]\"" { { "Info" "ITDB_SIMPLE_FMAX_RESULT_RESTRICTED" "250.0 MHz " "Info: Fmax is restricted to 250.0 MHz due to tcl and tch limits" {  } {  } 0 0 "Fmax is restricted to %1!s! due to tcl and tch limits" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "8.095 ns + Largest register register " "Info: + Largest register to register requirement is 8.095 ns" { { "Info" "ITDB_FULL_SETUP_REQUIREMENT" "8.333 ns + " "Info: + Setup relationship between source and destination is 8.333 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 8.333 ns " "Info: + Latch edge is 8.333 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination pe6 8.333 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"pe6\" is 8.333 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source pe6 8.333 ns 0.000 ns  50 " "Info: Clock period of Source clock \"pe6\" is 8.333 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Setup relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.002 ns + Largest " "Info: + Largest clock skew is 0.002 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "pe6 destination 3.188 ns + Shortest register " "Info: + Shortest clock path from clock \"pe6\" to destination register is 3.188 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns pe6 1 CLK PIN_143 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_143; Fanout = 1; CLK Node = 'pe6'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { pe6 } "NODE_NAME" } } { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.014 ns) 1.014 ns pe6~input 2 COMB IOIBUF_X53_Y13_N8 1 " "Info: 2: + IC(0.000 ns) + CELL(1.014 ns) = 1.014 ns; Loc. = IOIBUF_X53_Y13_N8; Fanout = 1; COMB Node = 'pe6~input'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.014 ns" { pe6 pe6~input } "NODE_NAME" } } { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.226 ns) 1.240 ns pe6~inputclkctrl 3 COMB CLKCTRL_G6 26 " "Info: 3: + IC(0.000 ns) + CELL(0.226 ns) = 1.240 ns; Loc. = CLKCTRL_G6; Fanout = 26; COMB Node = 'pe6~inputclkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.226 ns" { pe6~input pe6~inputclkctrl } "NODE_NAME" } } { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.268 ns) + CELL(0.680 ns) 3.188 ns md\[16\] 4 REG FF_X47_Y33_N13 1 " "Info: 4: + IC(1.268 ns) + CELL(0.680 ns) = 3.188 ns; Loc. = FF_X47_Y33_N13; Fanout = 1; REG Node = 'md\[16\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.948 ns" { pe6~inputclkctrl md[16] } "NODE_NAME" } } { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 86 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.920 ns ( 60.23 % ) " "Info: Total cell delay = 1.920 ns ( 60.23 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.268 ns ( 39.77 % ) " "Info: Total interconnect delay = 1.268 ns ( 39.77 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.188 ns" { pe6 pe6~input pe6~inputclkctrl md[16] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.188 ns" { pe6 {} pe6~input {} pe6~inputclkctrl {} md[16] {} } { 0.000ns 0.000ns 0.000ns 1.268ns } { 0.000ns 1.014ns 0.226ns 0.680ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "pe6 source 3.186 ns - Longest register " "Info: - Longest clock path from clock \"pe6\" to source register is 3.186 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns pe6 1 CLK PIN_143 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_143; Fanout = 1; CLK Node = 'pe6'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { pe6 } "NODE_NAME" } } { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.014 ns) 1.014 ns pe6~input 2 COMB IOIBUF_X53_Y13_N8 1 " "Info: 2: + IC(0.000 ns) + CELL(1.014 ns) = 1.014 ns; Loc. = IOIBUF_X53_Y13_N8; Fanout = 1; COMB Node = 'pe6~input'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.014 ns" { pe6 pe6~input } "NODE_NAME" } } { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.226 ns) 1.240 ns pe6~inputclkctrl 3 COMB CLKCTRL_G6 26 " "Info: 3: + IC(0.000 ns) + CELL(0.226 ns) = 1.240 ns; Loc. = CLKCTRL_G6; Fanout = 26; COMB Node = 'pe6~inputclkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.226 ns" { pe6~input pe6~inputclkctrl } "NODE_NAME" } } { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.266 ns) + CELL(0.680 ns) 3.186 ns md\[17\] 4 REG FF_X47_Y31_N1 1 " "Info: 4: + IC(1.266 ns) + CELL(0.680 ns) = 3.186 ns; Loc. = FF_X47_Y31_N1; Fanout = 1; REG Node = 'md\[17\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.946 ns" { pe6~inputclkctrl md[17] } "NODE_NAME" } } { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 86 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.920 ns ( 60.26 % ) " "Info: Total cell delay = 1.920 ns ( 60.26 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.266 ns ( 39.74 % ) " "Info: Total interconnect delay = 1.266 ns ( 39.74 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.186 ns" { pe6 pe6~input pe6~inputclkctrl md[17] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.186 ns" { pe6 {} pe6~input {} pe6~inputclkctrl {} md[17] {} } { 0.000ns 0.000ns 0.000ns 1.266ns } { 0.000ns 1.014ns 0.226ns 0.680ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.188 ns" { pe6 pe6~input pe6~inputclkctrl md[16] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.188 ns" { pe6 {} pe6~input {} pe6~inputclkctrl {} md[16] {} } { 0.000ns 0.000ns 0.000ns 1.268ns } { 0.000ns 1.014ns 0.226ns 0.680ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.186 ns" { pe6 pe6~input pe6~inputclkctrl md[17] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.186 ns" { pe6 {} pe6~input {} pe6~inputclkctrl {} md[17] {} } { 0.000ns 0.000ns 0.000ns 1.266ns } { 0.000ns 1.014ns 0.226ns 0.680ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.261 ns - " "Info: - Micro clock to output delay of source is 0.261 ns" {  } { { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 86 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.021 ns - " "Info: - Micro setup delay of destination is -0.021 ns" {  } { { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 86 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.188 ns" { pe6 pe6~input pe6~inputclkctrl md[16] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.188 ns" { pe6 {} pe6~input {} pe6~inputclkctrl {} md[16] {} } { 0.000ns 0.000ns 0.000ns 1.268ns } { 0.000ns 1.014ns 0.226ns 0.680ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.186 ns" { pe6 pe6~input pe6~inputclkctrl md[17] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.186 ns" { pe6 {} pe6~input {} pe6~inputclkctrl {} md[17] {} } { 0.000ns 0.000ns 0.000ns 1.266ns } { 0.000ns 1.014ns 0.226ns 0.680ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.121 ns - Longest register register " "Info: - Longest register to register delay is 1.121 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns md\[17\] 1 REG FF_X47_Y31_N1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = FF_X47_Y31_N1; Fanout = 1; REG Node = 'md\[17\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { md[17] } "NODE_NAME" } } { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 86 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.829 ns) + CELL(0.177 ns) 1.006 ns md\[16\]~feeder 2 COMB LCCOMB_X47_Y33_N12 1 " "Info: 2: + IC(0.829 ns) + CELL(0.177 ns) = 1.006 ns; Loc. = LCCOMB_X47_Y33_N12; Fanout = 1; COMB Node = 'md\[16\]~feeder'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.006 ns" { md[17] md[16]~feeder } "NODE_NAME" } } { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 86 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.115 ns) 1.121 ns md\[16\] 3 REG FF_X47_Y33_N13 1 " "Info: 3: + IC(0.000 ns) + CELL(0.115 ns) = 1.121 ns; Loc. = FF_X47_Y33_N13; Fanout = 1; REG Node = 'md\[16\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.115 ns" { md[16]~feeder md[16] } "NODE_NAME" } } { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 86 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.292 ns ( 26.05 % ) " "Info: Total cell delay = 0.292 ns ( 26.05 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.829 ns ( 73.95 % ) " "Info: Total interconnect delay = 0.829 ns ( 73.95 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.121 ns" { md[17] md[16]~feeder md[16] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "1.121 ns" { md[17] {} md[16]~feeder {} md[16] {} } { 0.000ns 0.829ns 0.000ns } { 0.000ns 0.177ns 0.115ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.188 ns" { pe6 pe6~input pe6~inputclkctrl md[16] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.188 ns" { pe6 {} pe6~input {} pe6~inputclkctrl {} md[16] {} } { 0.000ns 0.000ns 0.000ns 1.268ns } { 0.000ns 1.014ns 0.226ns 0.680ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.186 ns" { pe6 pe6~input pe6~inputclkctrl md[17] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.186 ns" { pe6 {} pe6~input {} pe6~inputclkctrl {} md[17] {} } { 0.000ns 0.000ns 0.000ns 1.266ns } { 0.000ns 1.014ns 0.226ns 0.680ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.121 ns" { md[17] md[16]~feeder md[16] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "1.121 ns" { md[17] {} md[16]~feeder {} md[16] {} } { 0.000ns 0.829ns 0.000ns } { 0.000ns 0.177ns 0.115ns } "" } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "ifclk register fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_unbburst_ctrl_de_fft_90:ccc\|a_ram_data_in_bus_x\[60\] memory fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_4dp_ram_fft_90:dat_A_x\|asj_fft_data_ram_fft_90:\\gen_rams:2:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_p6m3:auto_generated\|ram_block1a23~porta_datain_reg0 550 ps " "Info: Minimum slack time is 550 ps for clock \"ifclk\" between source register \"fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_unbburst_ctrl_de_fft_90:ccc\|a_ram_data_in_bus_x\[60\]\" and destination memory \"fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_4dp_ram_fft_90:dat_A_x\|asj_fft_data_ram_fft_90:\\gen_rams:2:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_p6m3:auto_generated\|ram_block1a23~porta_datain_reg0\"" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.974 ns + Shortest register memory " "Info: + Shortest register to memory delay is 0.974 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_unbburst_ctrl_de_fft_90:ccc\|a_ram_data_in_bus_x\[60\] 1 REG FF_X23_Y20_N27 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = FF_X23_Y20_N27; Fanout = 1; REG Node = 'fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_unbburst_ctrl_de_fft_90:ccc\|a_ram_data_in_bus_x\[60\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { fft:mfft|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst|asj_fft_unbburst_ctrl_de_fft_90:ccc|a_ram_data_in_bus_x[60] } "NODE_NAME" } } { "fft-library/asj_fft_unbburst_ctrl_de_fft_90.vhd" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/fft-library/asj_fft_unbburst_ctrl_de_fft_90.vhd" 106 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.887 ns) + CELL(0.087 ns) 0.974 ns fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_4dp_ram_fft_90:dat_A_x\|asj_fft_data_ram_fft_90:\\gen_rams:2:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_p6m3:auto_generated\|ram_block1a23~porta_datain_reg0 2 MEM M9K_X22_Y20_N0 0 " "Info: 2: + IC(0.887 ns) + CELL(0.087 ns) = 0.974 ns; Loc. = M9K_X22_Y20_N0; Fanout = 0; MEM Node = 'fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_4dp_ram_fft_90:dat_A_x\|asj_fft_data_ram_fft_90:\\gen_rams:2:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_p6m3:auto_generated\|ram_block1a23~porta_datain_reg0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.974 ns" { fft:mfft|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst|asj_fft_unbburst_ctrl_de_fft_90:ccc|a_ram_data_in_bus_x[60] fft:mfft|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst|asj_fft_4dp_ram_fft_90:dat_A_x|asj_fft_data_ram_fft_90:\gen_rams:2:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_p6m3:auto_generated|ram_block1a23~porta_datain_reg0 } "NODE_NAME" } } { "db/altsyncram_p6m3.tdf" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/db/altsyncram_p6m3.tdf" 751 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.087 ns ( 8.93 % ) " "Info: Total cell delay = 0.087 ns ( 8.93 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.887 ns ( 91.07 % ) " "Info: Total interconnect delay = 0.887 ns ( 91.07 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.974 ns" { fft:mfft|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst|asj_fft_unbburst_ctrl_de_fft_90:ccc|a_ram_data_in_bus_x[60] fft:mfft|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst|asj_fft_4dp_ram_fft_90:dat_A_x|asj_fft_data_ram_fft_90:\gen_rams:2:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_p6m3:auto_generated|ram_block1a23~porta_datain_reg0 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "0.974 ns" { fft:mfft|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst|asj_fft_unbburst_ctrl_de_fft_90:ccc|a_ram_data_in_bus_x[60] {} fft:mfft|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst|asj_fft_4dp_ram_fft_90:dat_A_x|asj_fft_data_ram_fft_90:\gen_rams:2:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_p6m3:auto_generated|ram_block1a23~porta_datain_reg0 {} } { 0.000ns 0.887ns } { 0.000ns 0.087ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "0.424 ns - Smallest register memory " "Info: - Smallest register to memory requirement is 0.424 ns" { { "Info" "ITDB_FULL_HOLD_REQUIREMENT" "0.000 ns + " "Info: + Hold relationship between source and destination is 0.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 0.000 ns " "Info: + Latch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination ifclk 16.666 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"ifclk\" is 16.666 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source ifclk 16.666 ns 0.000 ns  50 " "Info: Clock period of Source clock \"ifclk\" is 16.666 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Hold relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.431 ns + Smallest " "Info: + Smallest clock skew is 0.431 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "ifclk destination 3.563 ns + Longest memory " "Info: + Longest clock path from clock \"ifclk\" to destination memory is 3.563 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns ifclk 1 CLK PIN_152 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_152; Fanout = 1; CLK Node = 'ifclk'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ifclk } "NODE_NAME" } } { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.014 ns) 1.014 ns ifclk~input 2 COMB IOIBUF_X53_Y17_N1 1 " "Info: 2: + IC(0.000 ns) + CELL(1.014 ns) = 1.014 ns; Loc. = IOIBUF_X53_Y17_N1; Fanout = 1; COMB Node = 'ifclk~input'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.014 ns" { ifclk ifclk~input } "NODE_NAME" } } { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.190 ns) + CELL(0.000 ns) 1.204 ns ifclk~inputclkctrl 3 COMB CLKCTRL_G9 11802 " "Info: 3: + IC(0.190 ns) + CELL(0.000 ns) = 1.204 ns; Loc. = CLKCTRL_G9; Fanout = 11802; COMB Node = 'ifclk~inputclkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.190 ns" { ifclk~input ifclk~inputclkctrl } "NODE_NAME" } } { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.248 ns) + CELL(1.111 ns) 3.563 ns fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_4dp_ram_fft_90:dat_A_x\|asj_fft_data_ram_fft_90:\\gen_rams:2:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_p6m3:auto_generated\|ram_block1a23~porta_datain_reg0 4 MEM M9K_X22_Y20_N0 0 " "Info: 4: + IC(1.248 ns) + CELL(1.111 ns) = 3.563 ns; Loc. = M9K_X22_Y20_N0; Fanout = 0; MEM Node = 'fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_4dp_ram_fft_90:dat_A_x\|asj_fft_data_ram_fft_90:\\gen_rams:2:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_p6m3:auto_generated\|ram_block1a23~porta_datain_reg0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.359 ns" { ifclk~inputclkctrl fft:mfft|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst|asj_fft_4dp_ram_fft_90:dat_A_x|asj_fft_data_ram_fft_90:\gen_rams:2:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_p6m3:auto_generated|ram_block1a23~porta_datain_reg0 } "NODE_NAME" } } { "db/altsyncram_p6m3.tdf" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/db/altsyncram_p6m3.tdf" 751 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.125 ns ( 59.64 % ) " "Info: Total cell delay = 2.125 ns ( 59.64 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.438 ns ( 40.36 % ) " "Info: Total interconnect delay = 1.438 ns ( 40.36 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.563 ns" { ifclk ifclk~input ifclk~inputclkctrl fft:mfft|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst|asj_fft_4dp_ram_fft_90:dat_A_x|asj_fft_data_ram_fft_90:\gen_rams:2:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_p6m3:auto_generated|ram_block1a23~porta_datain_reg0 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.563 ns" { ifclk {} ifclk~input {} ifclk~inputclkctrl {} fft:mfft|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst|asj_fft_4dp_ram_fft_90:dat_A_x|asj_fft_data_ram_fft_90:\gen_rams:2:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_p6m3:auto_generated|ram_block1a23~porta_datain_reg0 {} } { 0.000ns 0.000ns 0.190ns 1.248ns } { 0.000ns 1.014ns 0.000ns 1.111ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "ifclk source 3.132 ns - Shortest register " "Info: - Shortest clock path from clock \"ifclk\" to source register is 3.132 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns ifclk 1 CLK PIN_152 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_152; Fanout = 1; CLK Node = 'ifclk'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ifclk } "NODE_NAME" } } { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.014 ns) 1.014 ns ifclk~input 2 COMB IOIBUF_X53_Y17_N1 1 " "Info: 2: + IC(0.000 ns) + CELL(1.014 ns) = 1.014 ns; Loc. = IOIBUF_X53_Y17_N1; Fanout = 1; COMB Node = 'ifclk~input'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.014 ns" { ifclk ifclk~input } "NODE_NAME" } } { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.190 ns) + CELL(0.000 ns) 1.204 ns ifclk~inputclkctrl 3 COMB CLKCTRL_G9 11802 " "Info: 3: + IC(0.190 ns) + CELL(0.000 ns) = 1.204 ns; Loc. = CLKCTRL_G9; Fanout = 11802; COMB Node = 'ifclk~inputclkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.190 ns" { ifclk~input ifclk~inputclkctrl } "NODE_NAME" } } { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.248 ns) + CELL(0.680 ns) 3.132 ns fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_unbburst_ctrl_de_fft_90:ccc\|a_ram_data_in_bus_x\[60\] 4 REG FF_X23_Y20_N27 1 " "Info: 4: + IC(1.248 ns) + CELL(0.680 ns) = 3.132 ns; Loc. = FF_X23_Y20_N27; Fanout = 1; REG Node = 'fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_unbburst_ctrl_de_fft_90:ccc\|a_ram_data_in_bus_x\[60\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.928 ns" { ifclk~inputclkctrl fft:mfft|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst|asj_fft_unbburst_ctrl_de_fft_90:ccc|a_ram_data_in_bus_x[60] } "NODE_NAME" } } { "fft-library/asj_fft_unbburst_ctrl_de_fft_90.vhd" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/fft-library/asj_fft_unbburst_ctrl_de_fft_90.vhd" 106 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.694 ns ( 54.09 % ) " "Info: Total cell delay = 1.694 ns ( 54.09 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.438 ns ( 45.91 % ) " "Info: Total interconnect delay = 1.438 ns ( 45.91 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.132 ns" { ifclk ifclk~input ifclk~inputclkctrl fft:mfft|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst|asj_fft_unbburst_ctrl_de_fft_90:ccc|a_ram_data_in_bus_x[60] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.132 ns" { ifclk {} ifclk~input {} ifclk~inputclkctrl {} fft:mfft|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst|asj_fft_unbburst_ctrl_de_fft_90:ccc|a_ram_data_in_bus_x[60] {} } { 0.000ns 0.000ns 0.190ns 1.248ns } { 0.000ns 1.014ns 0.000ns 0.680ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.563 ns" { ifclk ifclk~input ifclk~inputclkctrl fft:mfft|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst|asj_fft_4dp_ram_fft_90:dat_A_x|asj_fft_data_ram_fft_90:\gen_rams:2:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_p6m3:auto_generated|ram_block1a23~porta_datain_reg0 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.563 ns" { ifclk {} ifclk~input {} ifclk~inputclkctrl {} fft:mfft|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst|asj_fft_4dp_ram_fft_90:dat_A_x|asj_fft_data_ram_fft_90:\gen_rams:2:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_p6m3:auto_generated|ram_block1a23~porta_datain_reg0 {} } { 0.000ns 0.000ns 0.190ns 1.248ns } { 0.000ns 1.014ns 0.000ns 1.111ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.132 ns" { ifclk ifclk~input ifclk~inputclkctrl fft:mfft|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst|asj_fft_unbburst_ctrl_de_fft_90:ccc|a_ram_data_in_bus_x[60] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.132 ns" { ifclk {} ifclk~input {} ifclk~inputclkctrl {} fft:mfft|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst|asj_fft_unbburst_ctrl_de_fft_90:ccc|a_ram_data_in_bus_x[60] {} } { 0.000ns 0.000ns 0.190ns 1.248ns } { 0.000ns 1.014ns 0.000ns 0.680ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.261 ns - " "Info: - Micro clock to output delay of source is 0.261 ns" {  } { { "fft-library/asj_fft_unbburst_ctrl_de_fft_90.vhd" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/fft-library/asj_fft_unbburst_ctrl_de_fft_90.vhd" 106 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.254 ns + " "Info: + Micro hold delay of destination is 0.254 ns" {  } { { "db/altsyncram_p6m3.tdf" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/db/altsyncram_p6m3.tdf" 751 2 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.563 ns" { ifclk ifclk~input ifclk~inputclkctrl fft:mfft|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst|asj_fft_4dp_ram_fft_90:dat_A_x|asj_fft_data_ram_fft_90:\gen_rams:2:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_p6m3:auto_generated|ram_block1a23~porta_datain_reg0 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.563 ns" { ifclk {} ifclk~input {} ifclk~inputclkctrl {} fft:mfft|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst|asj_fft_4dp_ram_fft_90:dat_A_x|asj_fft_data_ram_fft_90:\gen_rams:2:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_p6m3:auto_generated|ram_block1a23~porta_datain_reg0 {} } { 0.000ns 0.000ns 0.190ns 1.248ns } { 0.000ns 1.014ns 0.000ns 1.111ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.132 ns" { ifclk ifclk~input ifclk~inputclkctrl fft:mfft|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst|asj_fft_unbburst_ctrl_de_fft_90:ccc|a_ram_data_in_bus_x[60] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.132 ns" { ifclk {} ifclk~input {} ifclk~inputclkctrl {} fft:mfft|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst|asj_fft_unbburst_ctrl_de_fft_90:ccc|a_ram_data_in_bus_x[60] {} } { 0.000ns 0.000ns 0.190ns 1.248ns } { 0.000ns 1.014ns 0.000ns 0.680ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.974 ns" { fft:mfft|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst|asj_fft_unbburst_ctrl_de_fft_90:ccc|a_ram_data_in_bus_x[60] fft:mfft|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst|asj_fft_4dp_ram_fft_90:dat_A_x|asj_fft_data_ram_fft_90:\gen_rams:2:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_p6m3:auto_generated|ram_block1a23~porta_datain_reg0 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "0.974 ns" { fft:mfft|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst|asj_fft_unbburst_ctrl_de_fft_90:ccc|a_ram_data_in_bus_x[60] {} fft:mfft|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst|asj_fft_4dp_ram_fft_90:dat_A_x|asj_fft_data_ram_fft_90:\gen_rams:2:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_p6m3:auto_generated|ram_block1a23~porta_datain_reg0 {} } { 0.000ns 0.887ns } { 0.000ns 0.087ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.563 ns" { ifclk ifclk~input ifclk~inputclkctrl fft:mfft|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst|asj_fft_4dp_ram_fft_90:dat_A_x|asj_fft_data_ram_fft_90:\gen_rams:2:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_p6m3:auto_generated|ram_block1a23~porta_datain_reg0 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.563 ns" { ifclk {} ifclk~input {} ifclk~inputclkctrl {} fft:mfft|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst|asj_fft_4dp_ram_fft_90:dat_A_x|asj_fft_data_ram_fft_90:\gen_rams:2:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_p6m3:auto_generated|ram_block1a23~porta_datain_reg0 {} } { 0.000ns 0.000ns 0.190ns 1.248ns } { 0.000ns 1.014ns 0.000ns 1.111ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.132 ns" { ifclk ifclk~input ifclk~inputclkctrl fft:mfft|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst|asj_fft_unbburst_ctrl_de_fft_90:ccc|a_ram_data_in_bus_x[60] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.132 ns" { ifclk {} ifclk~input {} ifclk~inputclkctrl {} fft:mfft|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst|asj_fft_unbburst_ctrl_de_fft_90:ccc|a_ram_data_in_bus_x[60] {} } { 0.000ns 0.000ns 0.190ns 1.248ns } { 0.000ns 1.014ns 0.000ns 0.680ns } "" } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "sclk register sincos:sc\|fir16:fir_cos\|fir16_ast:fir16_ast_inst\|fir16_st_wr:fircore\|mr_dnc_wr:u1\|cnt_reg\[1\] register sincos:sc\|fir16:fir_cos\|fir16_ast:fir16_ast_inst\|fir16_st_wr:fircore\|mr_dnc_wr:u1\|cnt_reg\[1\] 646 ps " "Info: Minimum slack time is 646 ps for clock \"sclk\" between source register \"sincos:sc\|fir16:fir_cos\|fir16_ast:fir16_ast_inst\|fir16_st_wr:fircore\|mr_dnc_wr:u1\|cnt_reg\[1\]\" and destination register \"sincos:sc\|fir16:fir_cos\|fir16_ast:fir16_ast_inst\|fir16_st_wr:fircore\|mr_dnc_wr:u1\|cnt_reg\[1\]\"" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.597 ns + Shortest register register " "Info: + Shortest register to register delay is 0.597 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns sincos:sc\|fir16:fir_cos\|fir16_ast:fir16_ast_inst\|fir16_st_wr:fircore\|mr_dnc_wr:u1\|cnt_reg\[1\] 1 REG FF_X12_Y12_N13 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = FF_X12_Y12_N13; Fanout = 3; REG Node = 'sincos:sc\|fir16:fir_cos\|fir16_ast:fir16_ast_inst\|fir16_st_wr:fircore\|mr_dnc_wr:u1\|cnt_reg\[1\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { sincos:sc|fir16:fir_cos|fir16_ast:fir16_ast_inst|fir16_st_wr:fircore|mr_dnc_wr:u1|cnt_reg[1] } "NODE_NAME" } } { "fir_compiler-library/mr_dnc_wr.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/fir_compiler-library/mr_dnc_wr.v" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.482 ns) 0.482 ns sincos:sc\|fir16:fir_cos\|fir16_ast:fir16_ast_inst\|fir16_st_wr:fircore\|mr_dnc_wr:u1\|cnt_reg~8 2 COMB LCCOMB_X12_Y12_N12 1 " "Info: 2: + IC(0.000 ns) + CELL(0.482 ns) = 0.482 ns; Loc. = LCCOMB_X12_Y12_N12; Fanout = 1; COMB Node = 'sincos:sc\|fir16:fir_cos\|fir16_ast:fir16_ast_inst\|fir16_st_wr:fircore\|mr_dnc_wr:u1\|cnt_reg~8'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.482 ns" { sincos:sc|fir16:fir_cos|fir16_ast:fir16_ast_inst|fir16_st_wr:fircore|mr_dnc_wr:u1|cnt_reg[1] sincos:sc|fir16:fir_cos|fir16_ast:fir16_ast_inst|fir16_st_wr:fircore|mr_dnc_wr:u1|cnt_reg~8 } "NODE_NAME" } } { "fir_compiler-library/mr_dnc_wr.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/fir_compiler-library/mr_dnc_wr.v" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.115 ns) 0.597 ns sincos:sc\|fir16:fir_cos\|fir16_ast:fir16_ast_inst\|fir16_st_wr:fircore\|mr_dnc_wr:u1\|cnt_reg\[1\] 3 REG FF_X12_Y12_N13 3 " "Info: 3: + IC(0.000 ns) + CELL(0.115 ns) = 0.597 ns; Loc. = FF_X12_Y12_N13; Fanout = 3; REG Node = 'sincos:sc\|fir16:fir_cos\|fir16_ast:fir16_ast_inst\|fir16_st_wr:fircore\|mr_dnc_wr:u1\|cnt_reg\[1\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.115 ns" { sincos:sc|fir16:fir_cos|fir16_ast:fir16_ast_inst|fir16_st_wr:fircore|mr_dnc_wr:u1|cnt_reg~8 sincos:sc|fir16:fir_cos|fir16_ast:fir16_ast_inst|fir16_st_wr:fircore|mr_dnc_wr:u1|cnt_reg[1] } "NODE_NAME" } } { "fir_compiler-library/mr_dnc_wr.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/fir_compiler-library/mr_dnc_wr.v" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.597 ns ( 100.00 % ) " "Info: Total cell delay = 0.597 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.597 ns" { sincos:sc|fir16:fir_cos|fir16_ast:fir16_ast_inst|fir16_st_wr:fircore|mr_dnc_wr:u1|cnt_reg[1] sincos:sc|fir16:fir_cos|fir16_ast:fir16_ast_inst|fir16_st_wr:fircore|mr_dnc_wr:u1|cnt_reg~8 sincos:sc|fir16:fir_cos|fir16_ast:fir16_ast_inst|fir16_st_wr:fircore|mr_dnc_wr:u1|cnt_reg[1] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "0.597 ns" { sincos:sc|fir16:fir_cos|fir16_ast:fir16_ast_inst|fir16_st_wr:fircore|mr_dnc_wr:u1|cnt_reg[1] {} sincos:sc|fir16:fir_cos|fir16_ast:fir16_ast_inst|fir16_st_wr:fircore|mr_dnc_wr:u1|cnt_reg~8 {} sincos:sc|fir16:fir_cos|fir16_ast:fir16_ast_inst|fir16_st_wr:fircore|mr_dnc_wr:u1|cnt_reg[1] {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.482ns 0.115ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "-0.049 ns - Smallest register register " "Info: - Smallest register to register requirement is -0.049 ns" { { "Info" "ITDB_FULL_HOLD_REQUIREMENT" "0.000 ns + " "Info: + Hold relationship between source and destination is 0.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 0.000 ns " "Info: + Latch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination sclk 8.333 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"sclk\" is 8.333 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source sclk 8.333 ns 0.000 ns  50 " "Info: Clock period of Source clock \"sclk\" is 8.333 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Hold relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns + Smallest " "Info: + Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "sclk destination 3.122 ns + Longest register " "Info: + Longest clock path from clock \"sclk\" to destination register is 3.122 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns sclk 1 CLK PIN_31 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_31; Fanout = 1; CLK Node = 'sclk'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { sclk } "NODE_NAME" } } { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.981 ns) 0.981 ns sclk~input 2 COMB IOIBUF_X0_Y16_N1 1 " "Info: 2: + IC(0.000 ns) + CELL(0.981 ns) = 0.981 ns; Loc. = IOIBUF_X0_Y16_N1; Fanout = 1; COMB Node = 'sclk~input'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.981 ns" { sclk sclk~input } "NODE_NAME" } } { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.190 ns) + CELL(0.000 ns) 1.171 ns sclk~inputclkctrl 3 COMB CLKCTRL_G4 6826 " "Info: 3: + IC(0.190 ns) + CELL(0.000 ns) = 1.171 ns; Loc. = CLKCTRL_G4; Fanout = 6826; COMB Node = 'sclk~inputclkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.190 ns" { sclk~input sclk~inputclkctrl } "NODE_NAME" } } { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.271 ns) + CELL(0.680 ns) 3.122 ns sincos:sc\|fir16:fir_cos\|fir16_ast:fir16_ast_inst\|fir16_st_wr:fircore\|mr_dnc_wr:u1\|cnt_reg\[1\] 4 REG FF_X12_Y12_N13 3 " "Info: 4: + IC(1.271 ns) + CELL(0.680 ns) = 3.122 ns; Loc. = FF_X12_Y12_N13; Fanout = 3; REG Node = 'sincos:sc\|fir16:fir_cos\|fir16_ast:fir16_ast_inst\|fir16_st_wr:fircore\|mr_dnc_wr:u1\|cnt_reg\[1\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.951 ns" { sclk~inputclkctrl sincos:sc|fir16:fir_cos|fir16_ast:fir16_ast_inst|fir16_st_wr:fircore|mr_dnc_wr:u1|cnt_reg[1] } "NODE_NAME" } } { "fir_compiler-library/mr_dnc_wr.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/fir_compiler-library/mr_dnc_wr.v" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.661 ns ( 53.20 % ) " "Info: Total cell delay = 1.661 ns ( 53.20 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.461 ns ( 46.80 % ) " "Info: Total interconnect delay = 1.461 ns ( 46.80 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.122 ns" { sclk sclk~input sclk~inputclkctrl sincos:sc|fir16:fir_cos|fir16_ast:fir16_ast_inst|fir16_st_wr:fircore|mr_dnc_wr:u1|cnt_reg[1] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.122 ns" { sclk {} sclk~input {} sclk~inputclkctrl {} sincos:sc|fir16:fir_cos|fir16_ast:fir16_ast_inst|fir16_st_wr:fircore|mr_dnc_wr:u1|cnt_reg[1] {} } { 0.000ns 0.000ns 0.190ns 1.271ns } { 0.000ns 0.981ns 0.000ns 0.680ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "sclk source 3.122 ns - Shortest register " "Info: - Shortest clock path from clock \"sclk\" to source register is 3.122 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns sclk 1 CLK PIN_31 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_31; Fanout = 1; CLK Node = 'sclk'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { sclk } "NODE_NAME" } } { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.981 ns) 0.981 ns sclk~input 2 COMB IOIBUF_X0_Y16_N1 1 " "Info: 2: + IC(0.000 ns) + CELL(0.981 ns) = 0.981 ns; Loc. = IOIBUF_X0_Y16_N1; Fanout = 1; COMB Node = 'sclk~input'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.981 ns" { sclk sclk~input } "NODE_NAME" } } { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.190 ns) + CELL(0.000 ns) 1.171 ns sclk~inputclkctrl 3 COMB CLKCTRL_G4 6826 " "Info: 3: + IC(0.190 ns) + CELL(0.000 ns) = 1.171 ns; Loc. = CLKCTRL_G4; Fanout = 6826; COMB Node = 'sclk~inputclkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.190 ns" { sclk~input sclk~inputclkctrl } "NODE_NAME" } } { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.271 ns) + CELL(0.680 ns) 3.122 ns sincos:sc\|fir16:fir_cos\|fir16_ast:fir16_ast_inst\|fir16_st_wr:fircore\|mr_dnc_wr:u1\|cnt_reg\[1\] 4 REG FF_X12_Y12_N13 3 " "Info: 4: + IC(1.271 ns) + CELL(0.680 ns) = 3.122 ns; Loc. = FF_X12_Y12_N13; Fanout = 3; REG Node = 'sincos:sc\|fir16:fir_cos\|fir16_ast:fir16_ast_inst\|fir16_st_wr:fircore\|mr_dnc_wr:u1\|cnt_reg\[1\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.951 ns" { sclk~inputclkctrl sincos:sc|fir16:fir_cos|fir16_ast:fir16_ast_inst|fir16_st_wr:fircore|mr_dnc_wr:u1|cnt_reg[1] } "NODE_NAME" } } { "fir_compiler-library/mr_dnc_wr.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/fir_compiler-library/mr_dnc_wr.v" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.661 ns ( 53.20 % ) " "Info: Total cell delay = 1.661 ns ( 53.20 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.461 ns ( 46.80 % ) " "Info: Total interconnect delay = 1.461 ns ( 46.80 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.122 ns" { sclk sclk~input sclk~inputclkctrl sincos:sc|fir16:fir_cos|fir16_ast:fir16_ast_inst|fir16_st_wr:fircore|mr_dnc_wr:u1|cnt_reg[1] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.122 ns" { sclk {} sclk~input {} sclk~inputclkctrl {} sincos:sc|fir16:fir_cos|fir16_ast:fir16_ast_inst|fir16_st_wr:fircore|mr_dnc_wr:u1|cnt_reg[1] {} } { 0.000ns 0.000ns 0.190ns 1.271ns } { 0.000ns 0.981ns 0.000ns 0.680ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.122 ns" { sclk sclk~input sclk~inputclkctrl sincos:sc|fir16:fir_cos|fir16_ast:fir16_ast_inst|fir16_st_wr:fircore|mr_dnc_wr:u1|cnt_reg[1] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.122 ns" { sclk {} sclk~input {} sclk~inputclkctrl {} sincos:sc|fir16:fir_cos|fir16_ast:fir16_ast_inst|fir16_st_wr:fircore|mr_dnc_wr:u1|cnt_reg[1] {} } { 0.000ns 0.000ns 0.190ns 1.271ns } { 0.000ns 0.981ns 0.000ns 0.680ns } "" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.122 ns" { sclk {} sclk~input {} sclk~inputclkctrl {} sincos:sc|fir16:fir_cos|fir16_ast:fir16_ast_inst|fir16_st_wr:fircore|mr_dnc_wr:u1|cnt_reg[1] {} } { 0.000ns 0.000ns 0.190ns 1.271ns } { 0.000ns 0.981ns 0.000ns 0.680ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.261 ns - " "Info: - Micro clock to output delay of source is 0.261 ns" {  } { { "fir_compiler-library/mr_dnc_wr.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/fir_compiler-library/mr_dnc_wr.v" 28 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.212 ns + " "Info: + Micro hold delay of destination is 0.212 ns" {  } { { "fir_compiler-library/mr_dnc_wr.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/fir_compiler-library/mr_dnc_wr.v" 28 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.122 ns" { sclk sclk~input sclk~inputclkctrl sincos:sc|fir16:fir_cos|fir16_ast:fir16_ast_inst|fir16_st_wr:fircore|mr_dnc_wr:u1|cnt_reg[1] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.122 ns" { sclk {} sclk~input {} sclk~inputclkctrl {} sincos:sc|fir16:fir_cos|fir16_ast:fir16_ast_inst|fir16_st_wr:fircore|mr_dnc_wr:u1|cnt_reg[1] {} } { 0.000ns 0.000ns 0.190ns 1.271ns } { 0.000ns 0.981ns 0.000ns 0.680ns } "" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.122 ns" { sclk {} sclk~input {} sclk~inputclkctrl {} sincos:sc|fir16:fir_cos|fir16_ast:fir16_ast_inst|fir16_st_wr:fircore|mr_dnc_wr:u1|cnt_reg[1] {} } { 0.000ns 0.000ns 0.190ns 1.271ns } { 0.000ns 0.981ns 0.000ns 0.680ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.597 ns" { sincos:sc|fir16:fir_cos|fir16_ast:fir16_ast_inst|fir16_st_wr:fircore|mr_dnc_wr:u1|cnt_reg[1] sincos:sc|fir16:fir_cos|fir16_ast:fir16_ast_inst|fir16_st_wr:fircore|mr_dnc_wr:u1|cnt_reg~8 sincos:sc|fir16:fir_cos|fir16_ast:fir16_ast_inst|fir16_st_wr:fircore|mr_dnc_wr:u1|cnt_reg[1] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "0.597 ns" { sincos:sc|fir16:fir_cos|fir16_ast:fir16_ast_inst|fir16_st_wr:fircore|mr_dnc_wr:u1|cnt_reg[1] {} sincos:sc|fir16:fir_cos|fir16_ast:fir16_ast_inst|fir16_st_wr:fircore|mr_dnc_wr:u1|cnt_reg~8 {} sincos:sc|fir16:fir_cos|fir16_ast:fir16_ast_inst|fir16_st_wr:fircore|mr_dnc_wr:u1|cnt_reg[1] {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.482ns 0.115ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.122 ns" { sclk sclk~input sclk~inputclkctrl sincos:sc|fir16:fir_cos|fir16_ast:fir16_ast_inst|fir16_st_wr:fircore|mr_dnc_wr:u1|cnt_reg[1] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.122 ns" { sclk {} sclk~input {} sclk~inputclkctrl {} sincos:sc|fir16:fir_cos|fir16_ast:fir16_ast_inst|fir16_st_wr:fircore|mr_dnc_wr:u1|cnt_reg[1] {} } { 0.000ns 0.000ns 0.190ns 1.271ns } { 0.000ns 0.981ns 0.000ns 0.680ns } "" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.122 ns" { sclk {} sclk~input {} sclk~inputclkctrl {} sincos:sc|fir16:fir_cos|fir16_ast:fir16_ast_inst|fir16_st_wr:fircore|mr_dnc_wr:u1|cnt_reg[1] {} } { 0.000ns 0.000ns 0.190ns 1.271ns } { 0.000ns 0.981ns 0.000ns 0.680ns } "" } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "pe6 register md\[30\] register md\[29\] 707 ps " "Info: Minimum slack time is 707 ps for clock \"pe6\" between source register \"md\[30\]\" and destination register \"md\[29\]\"" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.658 ns + Shortest register register " "Info: + Shortest register to register delay is 0.658 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns md\[30\] 1 REG FF_X47_Y31_N3 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = FF_X47_Y31_N3; Fanout = 1; REG Node = 'md\[30\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { md[30] } "NODE_NAME" } } { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 86 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.366 ns) + CELL(0.177 ns) 0.543 ns md\[29\]~feeder 2 COMB LCCOMB_X47_Y31_N8 1 " "Info: 2: + IC(0.366 ns) + CELL(0.177 ns) = 0.543 ns; Loc. = LCCOMB_X47_Y31_N8; Fanout = 1; COMB Node = 'md\[29\]~feeder'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.543 ns" { md[30] md[29]~feeder } "NODE_NAME" } } { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 86 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.115 ns) 0.658 ns md\[29\] 3 REG FF_X47_Y31_N9 1 " "Info: 3: + IC(0.000 ns) + CELL(0.115 ns) = 0.658 ns; Loc. = FF_X47_Y31_N9; Fanout = 1; REG Node = 'md\[29\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.115 ns" { md[29]~feeder md[29] } "NODE_NAME" } } { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 86 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.292 ns ( 44.38 % ) " "Info: Total cell delay = 0.292 ns ( 44.38 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.366 ns ( 55.62 % ) " "Info: Total interconnect delay = 0.366 ns ( 55.62 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.658 ns" { md[30] md[29]~feeder md[29] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "0.658 ns" { md[30] {} md[29]~feeder {} md[29] {} } { 0.000ns 0.366ns 0.000ns } { 0.000ns 0.177ns 0.115ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "-0.049 ns - Smallest register register " "Info: - Smallest register to register requirement is -0.049 ns" { { "Info" "ITDB_FULL_HOLD_REQUIREMENT" "0.000 ns + " "Info: + Hold relationship between source and destination is 0.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 0.000 ns " "Info: + Latch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination pe6 8.333 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"pe6\" is 8.333 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source pe6 8.333 ns 0.000 ns  50 " "Info: Clock period of Source clock \"pe6\" is 8.333 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Hold relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns + Smallest " "Info: + Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "pe6 destination 3.186 ns + Longest register " "Info: + Longest clock path from clock \"pe6\" to destination register is 3.186 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns pe6 1 CLK PIN_143 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_143; Fanout = 1; CLK Node = 'pe6'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { pe6 } "NODE_NAME" } } { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.014 ns) 1.014 ns pe6~input 2 COMB IOIBUF_X53_Y13_N8 1 " "Info: 2: + IC(0.000 ns) + CELL(1.014 ns) = 1.014 ns; Loc. = IOIBUF_X53_Y13_N8; Fanout = 1; COMB Node = 'pe6~input'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.014 ns" { pe6 pe6~input } "NODE_NAME" } } { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.226 ns) 1.240 ns pe6~inputclkctrl 3 COMB CLKCTRL_G6 26 " "Info: 3: + IC(0.000 ns) + CELL(0.226 ns) = 1.240 ns; Loc. = CLKCTRL_G6; Fanout = 26; COMB Node = 'pe6~inputclkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.226 ns" { pe6~input pe6~inputclkctrl } "NODE_NAME" } } { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.266 ns) + CELL(0.680 ns) 3.186 ns md\[29\] 4 REG FF_X47_Y31_N9 1 " "Info: 4: + IC(1.266 ns) + CELL(0.680 ns) = 3.186 ns; Loc. = FF_X47_Y31_N9; Fanout = 1; REG Node = 'md\[29\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.946 ns" { pe6~inputclkctrl md[29] } "NODE_NAME" } } { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 86 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.920 ns ( 60.26 % ) " "Info: Total cell delay = 1.920 ns ( 60.26 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.266 ns ( 39.74 % ) " "Info: Total interconnect delay = 1.266 ns ( 39.74 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.186 ns" { pe6 pe6~input pe6~inputclkctrl md[29] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.186 ns" { pe6 {} pe6~input {} pe6~inputclkctrl {} md[29] {} } { 0.000ns 0.000ns 0.000ns 1.266ns } { 0.000ns 1.014ns 0.226ns 0.680ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "pe6 source 3.186 ns - Shortest register " "Info: - Shortest clock path from clock \"pe6\" to source register is 3.186 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns pe6 1 CLK PIN_143 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_143; Fanout = 1; CLK Node = 'pe6'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { pe6 } "NODE_NAME" } } { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.014 ns) 1.014 ns pe6~input 2 COMB IOIBUF_X53_Y13_N8 1 " "Info: 2: + IC(0.000 ns) + CELL(1.014 ns) = 1.014 ns; Loc. = IOIBUF_X53_Y13_N8; Fanout = 1; COMB Node = 'pe6~input'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.014 ns" { pe6 pe6~input } "NODE_NAME" } } { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.226 ns) 1.240 ns pe6~inputclkctrl 3 COMB CLKCTRL_G6 26 " "Info: 3: + IC(0.000 ns) + CELL(0.226 ns) = 1.240 ns; Loc. = CLKCTRL_G6; Fanout = 26; COMB Node = 'pe6~inputclkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.226 ns" { pe6~input pe6~inputclkctrl } "NODE_NAME" } } { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.266 ns) + CELL(0.680 ns) 3.186 ns md\[30\] 4 REG FF_X47_Y31_N3 1 " "Info: 4: + IC(1.266 ns) + CELL(0.680 ns) = 3.186 ns; Loc. = FF_X47_Y31_N3; Fanout = 1; REG Node = 'md\[30\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.946 ns" { pe6~inputclkctrl md[30] } "NODE_NAME" } } { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 86 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.920 ns ( 60.26 % ) " "Info: Total cell delay = 1.920 ns ( 60.26 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.266 ns ( 39.74 % ) " "Info: Total interconnect delay = 1.266 ns ( 39.74 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.186 ns" { pe6 pe6~input pe6~inputclkctrl md[30] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.186 ns" { pe6 {} pe6~input {} pe6~inputclkctrl {} md[30] {} } { 0.000ns 0.000ns 0.000ns 1.266ns } { 0.000ns 1.014ns 0.226ns 0.680ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.186 ns" { pe6 pe6~input pe6~inputclkctrl md[29] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.186 ns" { pe6 {} pe6~input {} pe6~inputclkctrl {} md[29] {} } { 0.000ns 0.000ns 0.000ns 1.266ns } { 0.000ns 1.014ns 0.226ns 0.680ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.186 ns" { pe6 pe6~input pe6~inputclkctrl md[30] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.186 ns" { pe6 {} pe6~input {} pe6~inputclkctrl {} md[30] {} } { 0.000ns 0.000ns 0.000ns 1.266ns } { 0.000ns 1.014ns 0.226ns 0.680ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.261 ns - " "Info: - Micro clock to output delay of source is 0.261 ns" {  } { { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 86 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.212 ns + " "Info: + Micro hold delay of destination is 0.212 ns" {  } { { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 86 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.186 ns" { pe6 pe6~input pe6~inputclkctrl md[29] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.186 ns" { pe6 {} pe6~input {} pe6~inputclkctrl {} md[29] {} } { 0.000ns 0.000ns 0.000ns 1.266ns } { 0.000ns 1.014ns 0.226ns 0.680ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.186 ns" { pe6 pe6~input pe6~inputclkctrl md[30] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.186 ns" { pe6 {} pe6~input {} pe6~inputclkctrl {} md[30] {} } { 0.000ns 0.000ns 0.000ns 1.266ns } { 0.000ns 1.014ns 0.226ns 0.680ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.658 ns" { md[30] md[29]~feeder md[29] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "0.658 ns" { md[30] {} md[29]~feeder {} md[29] {} } { 0.000ns 0.366ns 0.000ns } { 0.000ns 0.177ns 0.115ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.186 ns" { pe6 pe6~input pe6~inputclkctrl md[29] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.186 ns" { pe6 {} pe6~input {} pe6~inputclkctrl {} md[29] {} } { 0.000ns 0.000ns 0.000ns 1.266ns } { 0.000ns 1.014ns 0.226ns 0.680ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.186 ns" { pe6 pe6~input pe6~inputclkctrl md[30] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.186 ns" { pe6 {} pe6~input {} pe6~inputclkctrl {} md[30] {} } { 0.000ns 0.000ns 0.000ns 1.266ns } { 0.000ns 1.014ns 0.226ns 0.680ns } "" } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "adcds\[10\] adc_data\[10\] sclk 3.623 ns register " "Info: tsu for register \"adcds\[10\]\" (data pin = \"adc_data\[10\]\", clock pin = \"sclk\") is 3.623 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.765 ns + Longest pin register " "Info: + Longest pin to register delay is 6.765 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns adc_data\[10\] 1 PIN PIN_6 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_6; Fanout = 1; PIN Node = 'adc_data\[10\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { adc_data[10] } "NODE_NAME" } } { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.044 ns) 1.044 ns adc_data\[10\]~input 2 COMB IOIBUF_X0_Y29_N1 1 " "Info: 2: + IC(0.000 ns) + CELL(1.044 ns) = 1.044 ns; Loc. = IOIBUF_X0_Y29_N1; Fanout = 1; COMB Node = 'adc_data\[10\]~input'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.044 ns" { adc_data[10] adc_data[10]~input } "NODE_NAME" } } { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.429 ns) + CELL(0.177 ns) 6.650 ns adcds\[10\]~feeder 3 COMB LCCOMB_X43_Y2_N30 1 " "Info: 3: + IC(5.429 ns) + CELL(0.177 ns) = 6.650 ns; Loc. = LCCOMB_X43_Y2_N30; Fanout = 1; COMB Node = 'adcds\[10\]~feeder'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.606 ns" { adc_data[10]~input adcds[10]~feeder } "NODE_NAME" } } { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 122 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.115 ns) 6.765 ns adcds\[10\] 4 REG FF_X43_Y2_N31 1 " "Info: 4: + IC(0.000 ns) + CELL(0.115 ns) = 6.765 ns; Loc. = FF_X43_Y2_N31; Fanout = 1; REG Node = 'adcds\[10\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.115 ns" { adcds[10]~feeder adcds[10] } "NODE_NAME" } } { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 122 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.336 ns ( 19.75 % ) " "Info: Total cell delay = 1.336 ns ( 19.75 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.429 ns ( 80.25 % ) " "Info: Total interconnect delay = 5.429 ns ( 80.25 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.765 ns" { adc_data[10] adc_data[10]~input adcds[10]~feeder adcds[10] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "6.765 ns" { adc_data[10] {} adc_data[10]~input {} adcds[10]~feeder {} adcds[10] {} } { 0.000ns 0.000ns 5.429ns 0.000ns } { 0.000ns 1.044ns 0.177ns 0.115ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.021 ns + " "Info: + Micro setup delay of destination is -0.021 ns" {  } { { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 122 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "sclk destination 3.121 ns - Shortest register " "Info: - Shortest clock path from clock \"sclk\" to destination register is 3.121 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns sclk 1 CLK PIN_31 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_31; Fanout = 1; CLK Node = 'sclk'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { sclk } "NODE_NAME" } } { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.981 ns) 0.981 ns sclk~input 2 COMB IOIBUF_X0_Y16_N1 1 " "Info: 2: + IC(0.000 ns) + CELL(0.981 ns) = 0.981 ns; Loc. = IOIBUF_X0_Y16_N1; Fanout = 1; COMB Node = 'sclk~input'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.981 ns" { sclk sclk~input } "NODE_NAME" } } { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.190 ns) + CELL(0.000 ns) 1.171 ns sclk~inputclkctrl 3 COMB CLKCTRL_G4 6826 " "Info: 3: + IC(0.190 ns) + CELL(0.000 ns) = 1.171 ns; Loc. = CLKCTRL_G4; Fanout = 6826; COMB Node = 'sclk~inputclkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.190 ns" { sclk~input sclk~inputclkctrl } "NODE_NAME" } } { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.270 ns) + CELL(0.680 ns) 3.121 ns adcds\[10\] 4 REG FF_X43_Y2_N31 1 " "Info: 4: + IC(1.270 ns) + CELL(0.680 ns) = 3.121 ns; Loc. = FF_X43_Y2_N31; Fanout = 1; REG Node = 'adcds\[10\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.950 ns" { sclk~inputclkctrl adcds[10] } "NODE_NAME" } } { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 122 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.661 ns ( 53.22 % ) " "Info: Total cell delay = 1.661 ns ( 53.22 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.460 ns ( 46.78 % ) " "Info: Total interconnect delay = 1.460 ns ( 46.78 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.121 ns" { sclk sclk~input sclk~inputclkctrl adcds[10] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.121 ns" { sclk {} sclk~input {} sclk~inputclkctrl {} adcds[10] {} } { 0.000ns 0.000ns 0.190ns 1.270ns } { 0.000ns 0.981ns 0.000ns 0.680ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.765 ns" { adc_data[10] adc_data[10]~input adcds[10]~feeder adcds[10] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "6.765 ns" { adc_data[10] {} adc_data[10]~input {} adcds[10]~feeder {} adcds[10] {} } { 0.000ns 0.000ns 5.429ns 0.000ns } { 0.000ns 1.044ns 0.177ns 0.115ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.121 ns" { sclk sclk~input sclk~inputclkctrl adcds[10] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.121 ns" { sclk {} sclk~input {} sclk~inputclkctrl {} adcds[10] {} } { 0.000ns 0.000ns 0.190ns 1.270ns } { 0.000ns 0.981ns 0.000ns 0.680ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "ifclk k22 fifo32:fifo32_inst\|dcfifo:dcfifo_component\|dcfifo_i0i1:auto_generated\|rdemp_eq_comp_lsb_aeb 12.833 ns register " "Info: tco from clock \"ifclk\" to destination pin \"k22\" through register \"fifo32:fifo32_inst\|dcfifo:dcfifo_component\|dcfifo_i0i1:auto_generated\|rdemp_eq_comp_lsb_aeb\" is 12.833 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "ifclk source 3.118 ns + Longest register " "Info: + Longest clock path from clock \"ifclk\" to source register is 3.118 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns ifclk 1 CLK PIN_152 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_152; Fanout = 1; CLK Node = 'ifclk'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ifclk } "NODE_NAME" } } { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.014 ns) 1.014 ns ifclk~input 2 COMB IOIBUF_X53_Y17_N1 1 " "Info: 2: + IC(0.000 ns) + CELL(1.014 ns) = 1.014 ns; Loc. = IOIBUF_X53_Y17_N1; Fanout = 1; COMB Node = 'ifclk~input'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.014 ns" { ifclk ifclk~input } "NODE_NAME" } } { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.190 ns) + CELL(0.000 ns) 1.204 ns ifclk~inputclkctrl 3 COMB CLKCTRL_G9 11802 " "Info: 3: + IC(0.190 ns) + CELL(0.000 ns) = 1.204 ns; Loc. = CLKCTRL_G9; Fanout = 11802; COMB Node = 'ifclk~inputclkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.190 ns" { ifclk~input ifclk~inputclkctrl } "NODE_NAME" } } { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.234 ns) + CELL(0.680 ns) 3.118 ns fifo32:fifo32_inst\|dcfifo:dcfifo_component\|dcfifo_i0i1:auto_generated\|rdemp_eq_comp_lsb_aeb 4 REG FF_X24_Y4_N29 14 " "Info: 4: + IC(1.234 ns) + CELL(0.680 ns) = 3.118 ns; Loc. = FF_X24_Y4_N29; Fanout = 14; REG Node = 'fifo32:fifo32_inst\|dcfifo:dcfifo_component\|dcfifo_i0i1:auto_generated\|rdemp_eq_comp_lsb_aeb'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.914 ns" { ifclk~inputclkctrl fifo32:fifo32_inst|dcfifo:dcfifo_component|dcfifo_i0i1:auto_generated|rdemp_eq_comp_lsb_aeb } "NODE_NAME" } } { "db/dcfifo_i0i1.tdf" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/db/dcfifo_i0i1.tdf" 68 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.694 ns ( 54.33 % ) " "Info: Total cell delay = 1.694 ns ( 54.33 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.424 ns ( 45.67 % ) " "Info: Total interconnect delay = 1.424 ns ( 45.67 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.118 ns" { ifclk ifclk~input ifclk~inputclkctrl fifo32:fifo32_inst|dcfifo:dcfifo_component|dcfifo_i0i1:auto_generated|rdemp_eq_comp_lsb_aeb } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.118 ns" { ifclk {} ifclk~input {} ifclk~inputclkctrl {} fifo32:fifo32_inst|dcfifo:dcfifo_component|dcfifo_i0i1:auto_generated|rdemp_eq_comp_lsb_aeb {} } { 0.000ns 0.000ns 0.190ns 1.234ns } { 0.000ns 1.014ns 0.000ns 0.680ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.261 ns + " "Info: + Micro clock to output delay of source is 0.261 ns" {  } { { "db/dcfifo_i0i1.tdf" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/db/dcfifo_i0i1.tdf" 68 2 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.454 ns + Longest register pin " "Info: + Longest register to pin delay is 9.454 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns fifo32:fifo32_inst\|dcfifo:dcfifo_component\|dcfifo_i0i1:auto_generated\|rdemp_eq_comp_lsb_aeb 1 REG FF_X24_Y4_N29 14 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = FF_X24_Y4_N29; Fanout = 14; REG Node = 'fifo32:fifo32_inst\|dcfifo:dcfifo_component\|dcfifo_i0i1:auto_generated\|rdemp_eq_comp_lsb_aeb'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { fifo32:fifo32_inst|dcfifo:dcfifo_component|dcfifo_i0i1:auto_generated|rdemp_eq_comp_lsb_aeb } "NODE_NAME" } } { "db/dcfifo_i0i1.tdf" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/db/dcfifo_i0i1.tdf" 68 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.645 ns) + CELL(0.496 ns) 1.141 ns fifo32:fifo32_inst\|dcfifo:dcfifo_component\|dcfifo_i0i1:auto_generated\|int_rdempty~0 2 COMB LCCOMB_X25_Y4_N16 6 " "Info: 2: + IC(0.645 ns) + CELL(0.496 ns) = 1.141 ns; Loc. = LCCOMB_X25_Y4_N16; Fanout = 6; COMB Node = 'fifo32:fifo32_inst\|dcfifo:dcfifo_component\|dcfifo_i0i1:auto_generated\|int_rdempty~0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.141 ns" { fifo32:fifo32_inst|dcfifo:dcfifo_component|dcfifo_i0i1:auto_generated|rdemp_eq_comp_lsb_aeb fifo32:fifo32_inst|dcfifo:dcfifo_component|dcfifo_i0i1:auto_generated|int_rdempty~0 } "NODE_NAME" } } { "db/dcfifo_i0i1.tdf" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/db/dcfifo_i0i1.tdf" 101 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.881 ns) + CELL(2.432 ns) 9.454 ns k22~output 3 COMB IOOBUF_X51_Y34_N9 1 " "Info: 3: + IC(5.881 ns) + CELL(2.432 ns) = 9.454 ns; Loc. = IOOBUF_X51_Y34_N9; Fanout = 1; COMB Node = 'k22~output'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "8.313 ns" { fifo32:fifo32_inst|dcfifo:dcfifo_component|dcfifo_i0i1:auto_generated|int_rdempty~0 k22~output } "NODE_NAME" } } { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 9.454 ns k22 4 PIN PIN_181 0 " "Info: 4: + IC(0.000 ns) + CELL(0.000 ns) = 9.454 ns; Loc. = PIN_181; Fanout = 0; PIN Node = 'k22'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.000 ns" { k22~output k22 } "NODE_NAME" } } { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.928 ns ( 30.97 % ) " "Info: Total cell delay = 2.928 ns ( 30.97 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.526 ns ( 69.03 % ) " "Info: Total interconnect delay = 6.526 ns ( 69.03 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "9.454 ns" { fifo32:fifo32_inst|dcfifo:dcfifo_component|dcfifo_i0i1:auto_generated|rdemp_eq_comp_lsb_aeb fifo32:fifo32_inst|dcfifo:dcfifo_component|dcfifo_i0i1:auto_generated|int_rdempty~0 k22~output k22 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "9.454 ns" { fifo32:fifo32_inst|dcfifo:dcfifo_component|dcfifo_i0i1:auto_generated|rdemp_eq_comp_lsb_aeb {} fifo32:fifo32_inst|dcfifo:dcfifo_component|dcfifo_i0i1:auto_generated|int_rdempty~0 {} k22~output {} k22 {} } { 0.000ns 0.645ns 5.881ns 0.000ns } { 0.000ns 0.496ns 2.432ns 0.000ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.118 ns" { ifclk ifclk~input ifclk~inputclkctrl fifo32:fifo32_inst|dcfifo:dcfifo_component|dcfifo_i0i1:auto_generated|rdemp_eq_comp_lsb_aeb } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.118 ns" { ifclk {} ifclk~input {} ifclk~inputclkctrl {} fifo32:fifo32_inst|dcfifo:dcfifo_component|dcfifo_i0i1:auto_generated|rdemp_eq_comp_lsb_aeb {} } { 0.000ns 0.000ns 0.190ns 1.234ns } { 0.000ns 1.014ns 0.000ns 0.680ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "9.454 ns" { fifo32:fifo32_inst|dcfifo:dcfifo_component|dcfifo_i0i1:auto_generated|rdemp_eq_comp_lsb_aeb fifo32:fifo32_inst|dcfifo:dcfifo_component|dcfifo_i0i1:auto_generated|int_rdempty~0 k22~output k22 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "9.454 ns" { fifo32:fifo32_inst|dcfifo:dcfifo_component|dcfifo_i0i1:auto_generated|rdemp_eq_comp_lsb_aeb {} fifo32:fifo32_inst|dcfifo:dcfifo_component|dcfifo_i0i1:auto_generated|int_rdempty~0 {} k22~output {} k22 {} } { 0.000ns 0.645ns 5.881ns 0.000ns } { 0.000ns 0.496ns 2.432ns 0.000ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "adcds\[0\] adc_data\[0\] sclk -1.952 ns register " "Info: th for register \"adcds\[0\]\" (data pin = \"adc_data\[0\]\", clock pin = \"sclk\") is -1.952 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "sclk destination 3.109 ns + Longest register " "Info: + Longest clock path from clock \"sclk\" to destination register is 3.109 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns sclk 1 CLK PIN_31 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_31; Fanout = 1; CLK Node = 'sclk'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { sclk } "NODE_NAME" } } { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.981 ns) 0.981 ns sclk~input 2 COMB IOIBUF_X0_Y16_N1 1 " "Info: 2: + IC(0.000 ns) + CELL(0.981 ns) = 0.981 ns; Loc. = IOIBUF_X0_Y16_N1; Fanout = 1; COMB Node = 'sclk~input'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.981 ns" { sclk sclk~input } "NODE_NAME" } } { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.190 ns) + CELL(0.000 ns) 1.171 ns sclk~inputclkctrl 3 COMB CLKCTRL_G4 6826 " "Info: 3: + IC(0.190 ns) + CELL(0.000 ns) = 1.171 ns; Loc. = CLKCTRL_G4; Fanout = 6826; COMB Node = 'sclk~inputclkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.190 ns" { sclk~input sclk~inputclkctrl } "NODE_NAME" } } { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.258 ns) + CELL(0.680 ns) 3.109 ns adcds\[0\] 4 REG FF_X25_Y13_N13 1 " "Info: 4: + IC(1.258 ns) + CELL(0.680 ns) = 3.109 ns; Loc. = FF_X25_Y13_N13; Fanout = 1; REG Node = 'adcds\[0\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.938 ns" { sclk~inputclkctrl adcds[0] } "NODE_NAME" } } { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 122 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.661 ns ( 53.43 % ) " "Info: Total cell delay = 1.661 ns ( 53.43 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.448 ns ( 46.57 % ) " "Info: Total interconnect delay = 1.448 ns ( 46.57 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.109 ns" { sclk sclk~input sclk~inputclkctrl adcds[0] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.109 ns" { sclk {} sclk~input {} sclk~inputclkctrl {} adcds[0] {} } { 0.000ns 0.000ns 0.190ns 1.258ns } { 0.000ns 0.981ns 0.000ns 0.680ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.212 ns + " "Info: + Micro hold delay of destination is 0.212 ns" {  } { { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 122 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.273 ns - Shortest pin register " "Info: - Shortest pin to register delay is 5.273 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns adc_data\[0\] 1 PIN PIN_39 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_39; Fanout = 1; PIN Node = 'adc_data\[0\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { adc_data[0] } "NODE_NAME" } } { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.014 ns) 1.014 ns adc_data\[0\]~input 2 COMB IOIBUF_X0_Y13_N22 1 " "Info: 2: + IC(0.000 ns) + CELL(1.014 ns) = 1.014 ns; Loc. = IOIBUF_X0_Y13_N22; Fanout = 1; COMB Node = 'adc_data\[0\]~input'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.014 ns" { adc_data[0] adc_data[0]~input } "NODE_NAME" } } { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.967 ns) + CELL(0.177 ns) 5.158 ns adcds\[0\]~feeder 3 COMB LCCOMB_X25_Y13_N12 1 " "Info: 3: + IC(3.967 ns) + CELL(0.177 ns) = 5.158 ns; Loc. = LCCOMB_X25_Y13_N12; Fanout = 1; COMB Node = 'adcds\[0\]~feeder'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.144 ns" { adc_data[0]~input adcds[0]~feeder } "NODE_NAME" } } { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 122 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.115 ns) 5.273 ns adcds\[0\] 4 REG FF_X25_Y13_N13 1 " "Info: 4: + IC(0.000 ns) + CELL(0.115 ns) = 5.273 ns; Loc. = FF_X25_Y13_N13; Fanout = 1; REG Node = 'adcds\[0\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.115 ns" { adcds[0]~feeder adcds[0] } "NODE_NAME" } } { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 122 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.306 ns ( 24.77 % ) " "Info: Total cell delay = 1.306 ns ( 24.77 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.967 ns ( 75.23 % ) " "Info: Total interconnect delay = 3.967 ns ( 75.23 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.273 ns" { adc_data[0] adc_data[0]~input adcds[0]~feeder adcds[0] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "5.273 ns" { adc_data[0] {} adc_data[0]~input {} adcds[0]~feeder {} adcds[0] {} } { 0.000ns 0.000ns 3.967ns 0.000ns } { 0.000ns 1.014ns 0.177ns 0.115ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.109 ns" { sclk sclk~input sclk~inputclkctrl adcds[0] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.109 ns" { sclk {} sclk~input {} sclk~inputclkctrl {} adcds[0] {} } { 0.000ns 0.000ns 0.190ns 1.258ns } { 0.000ns 0.981ns 0.000ns 0.680ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.273 ns" { adc_data[0] adc_data[0]~input adcds[0]~feeder adcds[0] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "5.273 ns" { adc_data[0] {} adc_data[0]~input {} adcds[0]~feeder {} adcds[0] {} } { 0.000ns 0.000ns 3.967ns 0.000ns } { 0.000ns 1.014ns 0.177ns 0.115ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITAN_REQUIREMENTS_MET_SLOW" "" "Info: All timing requirements were met for slow timing model timing analysis. See Report window for more details." {  } {  } 0 0 "All timing requirements were met for slow timing model timing analysis. See Report window for more details." 0 0 "" 0 -1}
{ "Warning" "WTAN_INVALID_ASSIGNMENTS_FOUND" "" "Warning: Found invalid timing assignments -- see Ignored Timing Assignments report for details" {  } {  } 0 0 "Found invalid timing assignments -- see Ignored Timing Assignments report for details" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 2 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "294 " "Info: Peak virtual memory: 294 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jul 14 16:56:53 2010 " "Info: Processing ended: Wed Jul 14 16:56:53 2010" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:16 " "Info: Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:16 " "Info: Total CPU time (on all processors): 00:00:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
