
****** Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
  **** SW Build 3367213 on Tue Oct 19 02:47:39 MDT 2021
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source /opt/Xilinx/Vitis_HLS/2021.2/scripts/vitis_hls/hls.tcl -notrace
INFO: Applying HLS Y2K22 patch v1.2 for IP revision
INFO: [HLS 200-10] Running '/opt/Xilinx/Vitis_HLS/2021.2/bin/unwrapped/lnx64.o/vitis_hls'
INFO: [HLS 200-10] For user 'nghielme' on host 'yavin.cern.ch' (Linux_x86_64 version 5.4.0-110-generic) on Fri Jun 24 22:05:09 CEST 2022
INFO: [HLS 200-10] On os Ubuntu 20.04.4 LTS
INFO: [HLS 200-10] In directory '/home/nghielme/PycharmProjects/conifer/examples/wrapper-3-20220623T092548Z-001/wrapper-3'
Sourcing Tcl script 'build_prj.tcl'
INFO: [HLS 200-1510] Running: open_project myproject_prj 
INFO: [HLS 200-10] Opening project '/home/nghielme/PycharmProjects/conifer/examples/wrapper-3-20220623T092548Z-001/wrapper-3/myproject_prj'.
INFO: [HLS 200-1510] Running: set_top myproject_axi 
INFO: [HLS 200-1510] Running: add_files firmware/BDT.h 
INFO: [HLS 200-10] Adding design file 'firmware/BDT.h' to the project
INFO: [HLS 200-1510] Running: add_files firmware/myproject_axi.cpp 
INFO: [HLS 200-10] Adding design file 'firmware/myproject_axi.cpp' to the project
INFO: [HLS 200-1510] Running: add_files firmware/myproject.cpp 
INFO: [HLS 200-10] Adding design file 'firmware/myproject.cpp' to the project
INFO: [HLS 200-1510] Running: add_files -tb myproject_test.cpp -cflags -I firmware/ 
INFO: [HLS 200-10] Adding test bench file 'myproject_test.cpp' to the project
INFO: [HLS 200-1510] Running: add_files -tb tb_data 
INFO: [HLS 200-10] Adding test bench file 'tb_data' to the project
INFO: [HLS 200-1510] Running: open_solution solution1 
INFO: [HLS 200-10] Opening solution '/home/nghielme/PycharmProjects/conifer/examples/wrapper-3-20220623T092548Z-001/wrapper-3/myproject_prj/solution1'.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 7ns.
INFO: [HLS 200-1611] Setting target device to 'xczu3eg-sbva484-1-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
Resolution: For help on HLS 200-1505 see www.xilinx.com/cgi-bin/docs/rdoc?v=2020.1;t=hls+guidance;d=200-1505.html
INFO: [HLS 200-1464] Running solution command: config_compile -name_max_length=60
INFO: [XFORM 203-1161] The maximum of name length is set into 60.
INFO: [HLS 200-1510] Running: config_array_partition -maximum_size 4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
ERROR: [HLS 200-642] The 'config_array_partition -maximum_size' command is not supported.
INFO: [HLS 200-1510] Running: config_compile -name_max_length 60 
INFO: [XFORM 203-1161] The maximum of name length is set into 60.
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-e 
INFO: [XFORM 203-1161] The maximum of name length is set into 60.
INFO: [HLS 200-1510] Running: create_clock -period 7 -name default 
***** C/RTL SYNTHESIS *****
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.073 GB.
INFO: [HLS 200-10] Analyzing design file 'firmware/myproject.cpp' ... 
WARNING: [HLS 207-5565] '#pragma HLS unroll' can only be applied inside loop body (firmware/myproject.cpp:9:9)
INFO: [HLS 200-10] Analyzing design file 'firmware/myproject_axi.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 8.19 seconds. CPU system time: 0.68 seconds. Elapsed time: 8 seconds; current allocated memory: 161.230 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-210] Disaggregating variable 'bdt' (firmware/parameters.h:18:0)
INFO: [HLS 214-210] Disaggregating variable 'bdt (.21)' (firmware/parameters.h:18:0)
INFO: [HLS 214-210] Disaggregating variable 'bdt (.20)' (firmware/parameters.h:18:0)
INFO: [HLS 214-210] Disaggregating variable 'bdt (.19)' (firmware/parameters.h:18:0)
INFO: [HLS 214-210] Disaggregating variable 'bdt (.18)' (firmware/parameters.h:18:0)
INFO: [HLS 214-210] Disaggregating variable 'bdt (.17)' (firmware/parameters.h:18:0)
INFO: [HLS 214-210] Disaggregating variable 'bdt (.16)' (firmware/parameters.h:18:0)
INFO: [HLS 214-210] Disaggregating variable 'bdt (.15)' (firmware/parameters.h:18:0)
INFO: [HLS 214-210] Disaggregating variable 'bdt (.14)' (firmware/parameters.h:18:0)
INFO: [HLS 214-210] Disaggregating variable 'bdt (.13)' (firmware/parameters.h:18:0)
INFO: [HLS 214-210] Disaggregating variable 'bdt (.12)' (firmware/parameters.h:18:0)
INFO: [HLS 214-210] Disaggregating variable 'bdt (.11)' (firmware/parameters.h:18:0)
INFO: [HLS 214-210] Disaggregating variable 'bdt (.10)' (firmware/parameters.h:18:0)
INFO: [HLS 214-210] Disaggregating variable 'bdt (.9)' (firmware/parameters.h:18:0)
INFO: [HLS 214-210] Disaggregating variable 'bdt (.8)' (firmware/parameters.h:18:0)
INFO: [HLS 214-210] Disaggregating variable 'bdt (.7)' (firmware/parameters.h:18:0)
INFO: [HLS 214-210] Disaggregating variable 'bdt (.6)' (firmware/parameters.h:18:0)
INFO: [HLS 214-210] Disaggregating variable 'bdt (.5)' (firmware/parameters.h:18:0)
INFO: [HLS 214-210] Disaggregating variable 'bdt (.4)' (firmware/parameters.h:18:0)
INFO: [HLS 214-210] Disaggregating variable 'bdt (.3)' (firmware/parameters.h:18:0)
INFO: [HLS 214-210] Disaggregating variable 'bdt (.2)' (firmware/parameters.h:18:0)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_300_21' is marked as complete unroll implied by the pipeline pragma (firmware/BDT.h:300:28)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_287_20' is marked as complete unroll implied by the pipeline pragma (firmware/BDT.h:287:22)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_282_19' is marked as complete unroll implied by the pipeline pragma (firmware/BDT.h:282:22)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_277_18' is marked as complete unroll implied by the pipeline pragma (firmware/BDT.h:277:22)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_272_17' is marked as complete unroll implied by the pipeline pragma (firmware/BDT.h:272:22)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_267_16' is marked as complete unroll implied by the pipeline pragma (firmware/BDT.h:267:22)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_262_15' is marked as complete unroll implied by the pipeline pragma (firmware/BDT.h:262:22)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_257_14' is marked as complete unroll implied by the pipeline pragma (firmware/BDT.h:257:22)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_252_13' is marked as complete unroll implied by the pipeline pragma (firmware/BDT.h:252:22)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_247_12' is marked as complete unroll implied by the pipeline pragma (firmware/BDT.h:247:22)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_242_11' is marked as complete unroll implied by the pipeline pragma (firmware/BDT.h:242:22)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_237_10' is marked as complete unroll implied by the pipeline pragma (firmware/BDT.h:237:22)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_232_9' is marked as complete unroll implied by the pipeline pragma (firmware/BDT.h:232:21)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_227_8' is marked as complete unroll implied by the pipeline pragma (firmware/BDT.h:227:21)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_222_7' is marked as complete unroll implied by the pipeline pragma (firmware/BDT.h:222:21)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_217_6' is marked as complete unroll implied by the pipeline pragma (firmware/BDT.h:217:21)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_212_5' is marked as complete unroll implied by the pipeline pragma (firmware/BDT.h:212:21)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_207_4' is marked as complete unroll implied by the pipeline pragma (firmware/BDT.h:207:21)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_202_3' is marked as complete unroll implied by the pipeline pragma (firmware/BDT.h:202:21)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_197_2' is marked as complete unroll implied by the pipeline pragma (firmware/BDT.h:197:21)
INFO: [HLS 214-291] Loop 'Trees' is marked as complete unroll implied by the pipeline pragma (firmware/BDT.h:192:3)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_188_1' is marked as complete unroll implied by the pipeline pragma (firmware/BDT.h:188:21)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_147_1' is marked as complete unroll implied by the pipeline pragma (firmware/BDT.h:147:21)
INFO: [HLS 214-291] Loop 'Activate' is marked as complete unroll implied by the pipeline pragma (firmware/BDT.h:125:13)
INFO: [HLS 214-291] Loop 'Compare' is marked as complete unroll implied by the pipeline pragma (firmware/BDT.h:112:11)
INFO: [HLS 214-291] Loop 'anonymous' is marked as complete unroll implied by the pipeline pragma (firmware/BDT.h:104:11)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_32_2' (firmware/myproject_axi.cpp:32:22) in function 'myproject_axi' completely with a factor of 1 (firmware/myproject_axi.cpp:6:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_22_1' (firmware/myproject_axi.cpp:22:22) in function 'myproject_axi' completely with a factor of 10 (firmware/myproject_axi.cpp:6:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_300_21' (firmware/BDT.h:300:28) in function 'BDT::BDT<20, 3, 2, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> [10], ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, true>::decision_function' completely with a factor of 1 (firmware/BDT.h:184:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_287_20' (firmware/BDT.h:287:22) in function 'BDT::BDT<20, 3, 2, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> [10], ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, true>::decision_function' completely with a factor of 1 (firmware/BDT.h:184:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_282_19' (firmware/BDT.h:282:22) in function 'BDT::BDT<20, 3, 2, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> [10], ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, true>::decision_function' completely with a factor of 1 (firmware/BDT.h:184:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_277_18' (firmware/BDT.h:277:22) in function 'BDT::BDT<20, 3, 2, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> [10], ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, true>::decision_function' completely with a factor of 1 (firmware/BDT.h:184:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_272_17' (firmware/BDT.h:272:22) in function 'BDT::BDT<20, 3, 2, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> [10], ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, true>::decision_function' completely with a factor of 1 (firmware/BDT.h:184:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_267_16' (firmware/BDT.h:267:22) in function 'BDT::BDT<20, 3, 2, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> [10], ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, true>::decision_function' completely with a factor of 1 (firmware/BDT.h:184:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_262_15' (firmware/BDT.h:262:22) in function 'BDT::BDT<20, 3, 2, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> [10], ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, true>::decision_function' completely with a factor of 1 (firmware/BDT.h:184:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_257_14' (firmware/BDT.h:257:22) in function 'BDT::BDT<20, 3, 2, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> [10], ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, true>::decision_function' completely with a factor of 1 (firmware/BDT.h:184:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_252_13' (firmware/BDT.h:252:22) in function 'BDT::BDT<20, 3, 2, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> [10], ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, true>::decision_function' completely with a factor of 1 (firmware/BDT.h:184:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_247_12' (firmware/BDT.h:247:22) in function 'BDT::BDT<20, 3, 2, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> [10], ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, true>::decision_function' completely with a factor of 1 (firmware/BDT.h:184:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_242_11' (firmware/BDT.h:242:22) in function 'BDT::BDT<20, 3, 2, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> [10], ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, true>::decision_function' completely with a factor of 1 (firmware/BDT.h:184:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_237_10' (firmware/BDT.h:237:22) in function 'BDT::BDT<20, 3, 2, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> [10], ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, true>::decision_function' completely with a factor of 1 (firmware/BDT.h:184:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_232_9' (firmware/BDT.h:232:21) in function 'BDT::BDT<20, 3, 2, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> [10], ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, true>::decision_function' completely with a factor of 1 (firmware/BDT.h:184:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_227_8' (firmware/BDT.h:227:21) in function 'BDT::BDT<20, 3, 2, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> [10], ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, true>::decision_function' completely with a factor of 1 (firmware/BDT.h:184:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_222_7' (firmware/BDT.h:222:21) in function 'BDT::BDT<20, 3, 2, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> [10], ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, true>::decision_function' completely with a factor of 1 (firmware/BDT.h:184:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_217_6' (firmware/BDT.h:217:21) in function 'BDT::BDT<20, 3, 2, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> [10], ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, true>::decision_function' completely with a factor of 1 (firmware/BDT.h:184:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_212_5' (firmware/BDT.h:212:21) in function 'BDT::BDT<20, 3, 2, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> [10], ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, true>::decision_function' completely with a factor of 1 (firmware/BDT.h:184:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_207_4' (firmware/BDT.h:207:21) in function 'BDT::BDT<20, 3, 2, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> [10], ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, true>::decision_function' completely with a factor of 1 (firmware/BDT.h:184:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_202_3' (firmware/BDT.h:202:21) in function 'BDT::BDT<20, 3, 2, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> [10], ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, true>::decision_function' completely with a factor of 1 (firmware/BDT.h:184:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_197_2' (firmware/BDT.h:197:21) in function 'BDT::BDT<20, 3, 2, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> [10], ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, true>::decision_function' completely with a factor of 1 (firmware/BDT.h:184:0)
INFO: [HLS 214-186] Unrolling loop 'Trees' (firmware/BDT.h:192:3) in function 'BDT::BDT<20, 3, 2, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> [10], ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, true>::decision_function' completely with a factor of 1 (firmware/BDT.h:184:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_188_1' (firmware/BDT.h:188:21) in function 'BDT::BDT<20, 3, 2, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> [10], ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, true>::decision_function' completely with a factor of 1 (firmware/BDT.h:184:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_147_1' (firmware/BDT.h:147:21) in function 'BDT::Tree<19, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> [10], ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >::decision_function' completely with a factor of 1 (firmware/BDT.h:84:0)
INFO: [HLS 214-186] Unrolling loop 'Activate' (firmware/BDT.h:125:13) in function 'BDT::Tree<19, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> [10], ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >::decision_function' completely with a factor of 1 (firmware/BDT.h:84:0)
INFO: [HLS 214-186] Unrolling loop 'Compare' (firmware/BDT.h:112:11) in function 'BDT::Tree<19, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> [10], ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >::decision_function' completely with a factor of 1 (firmware/BDT.h:84:0)
INFO: [HLS 214-186] Unrolling loop 'anonymous' (firmware/BDT.h:104:11) in function 'BDT::Tree<19, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> [10], ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >::decision_function' completely with a factor of 1 (firmware/BDT.h:84:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_147_1' (firmware/BDT.h:147:21) in function 'BDT::Tree<18, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> [10], ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >::decision_function' completely with a factor of 1 (firmware/BDT.h:84:0)
INFO: [HLS 214-186] Unrolling loop 'Activate' (firmware/BDT.h:125:13) in function 'BDT::Tree<18, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> [10], ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >::decision_function' completely with a factor of 1 (firmware/BDT.h:84:0)
INFO: [HLS 214-186] Unrolling loop 'Compare' (firmware/BDT.h:112:11) in function 'BDT::Tree<18, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> [10], ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >::decision_function' completely with a factor of 1 (firmware/BDT.h:84:0)
INFO: [HLS 214-186] Unrolling loop 'anonymous' (firmware/BDT.h:104:11) in function 'BDT::Tree<18, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> [10], ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >::decision_function' completely with a factor of 1 (firmware/BDT.h:84:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_147_1' (firmware/BDT.h:147:21) in function 'BDT::Tree<17, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> [10], ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >::decision_function' completely with a factor of 1 (firmware/BDT.h:84:0)
INFO: [HLS 214-186] Unrolling loop 'Activate' (firmware/BDT.h:125:13) in function 'BDT::Tree<17, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> [10], ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >::decision_function' completely with a factor of 1 (firmware/BDT.h:84:0)
INFO: [HLS 214-186] Unrolling loop 'Compare' (firmware/BDT.h:112:11) in function 'BDT::Tree<17, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> [10], ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >::decision_function' completely with a factor of 1 (firmware/BDT.h:84:0)
INFO: [HLS 214-186] Unrolling loop 'anonymous' (firmware/BDT.h:104:11) in function 'BDT::Tree<17, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> [10], ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >::decision_function' completely with a factor of 1 (firmware/BDT.h:84:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_147_1' (firmware/BDT.h:147:21) in function 'BDT::Tree<16, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> [10], ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >::decision_function' completely with a factor of 1 (firmware/BDT.h:84:0)
INFO: [HLS 214-186] Unrolling loop 'Activate' (firmware/BDT.h:125:13) in function 'BDT::Tree<16, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> [10], ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >::decision_function' completely with a factor of 1 (firmware/BDT.h:84:0)
INFO: [HLS 214-186] Unrolling loop 'Compare' (firmware/BDT.h:112:11) in function 'BDT::Tree<16, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> [10], ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >::decision_function' completely with a factor of 1 (firmware/BDT.h:84:0)
INFO: [HLS 214-186] Unrolling loop 'anonymous' (firmware/BDT.h:104:11) in function 'BDT::Tree<16, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> [10], ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >::decision_function' completely with a factor of 1 (firmware/BDT.h:84:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_147_1' (firmware/BDT.h:147:21) in function 'BDT::Tree<15, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> [10], ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >::decision_function' completely with a factor of 1 (firmware/BDT.h:84:0)
INFO: [HLS 214-186] Unrolling loop 'Activate' (firmware/BDT.h:125:13) in function 'BDT::Tree<15, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> [10], ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >::decision_function' completely with a factor of 1 (firmware/BDT.h:84:0)
INFO: [HLS 214-186] Unrolling loop 'Compare' (firmware/BDT.h:112:11) in function 'BDT::Tree<15, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> [10], ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >::decision_function' completely with a factor of 1 (firmware/BDT.h:84:0)
INFO: [HLS 214-186] Unrolling loop 'anonymous' (firmware/BDT.h:104:11) in function 'BDT::Tree<15, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> [10], ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >::decision_function' completely with a factor of 1 (firmware/BDT.h:84:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_147_1' (firmware/BDT.h:147:21) in function 'BDT::Tree<14, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> [10], ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >::decision_function' completely with a factor of 1 (firmware/BDT.h:84:0)
INFO: [HLS 214-186] Unrolling loop 'Activate' (firmware/BDT.h:125:13) in function 'BDT::Tree<14, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> [10], ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >::decision_function' completely with a factor of 1 (firmware/BDT.h:84:0)
INFO: [HLS 214-186] Unrolling loop 'Compare' (firmware/BDT.h:112:11) in function 'BDT::Tree<14, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> [10], ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >::decision_function' completely with a factor of 1 (firmware/BDT.h:84:0)
INFO: [HLS 214-186] Unrolling loop 'anonymous' (firmware/BDT.h:104:11) in function 'BDT::Tree<14, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> [10], ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >::decision_function' completely with a factor of 1 (firmware/BDT.h:84:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_147_1' (firmware/BDT.h:147:21) in function 'BDT::Tree<13, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> [10], ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >::decision_function' completely with a factor of 1 (firmware/BDT.h:84:0)
INFO: [HLS 214-186] Unrolling loop 'Activate' (firmware/BDT.h:125:13) in function 'BDT::Tree<13, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> [10], ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >::decision_function' completely with a factor of 1 (firmware/BDT.h:84:0)
INFO: [HLS 214-186] Unrolling loop 'Compare' (firmware/BDT.h:112:11) in function 'BDT::Tree<13, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> [10], ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >::decision_function' completely with a factor of 1 (firmware/BDT.h:84:0)
INFO: [HLS 214-186] Unrolling loop 'anonymous' (firmware/BDT.h:104:11) in function 'BDT::Tree<13, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> [10], ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >::decision_function' completely with a factor of 1 (firmware/BDT.h:84:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_147_1' (firmware/BDT.h:147:21) in function 'BDT::Tree<12, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> [10], ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >::decision_function' completely with a factor of 1 (firmware/BDT.h:84:0)
INFO: [HLS 214-186] Unrolling loop 'Activate' (firmware/BDT.h:125:13) in function 'BDT::Tree<12, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> [10], ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >::decision_function' completely with a factor of 1 (firmware/BDT.h:84:0)
INFO: [HLS 214-186] Unrolling loop 'Compare' (firmware/BDT.h:112:11) in function 'BDT::Tree<12, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> [10], ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >::decision_function' completely with a factor of 1 (firmware/BDT.h:84:0)
INFO: [HLS 214-186] Unrolling loop 'anonymous' (firmware/BDT.h:104:11) in function 'BDT::Tree<12, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> [10], ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >::decision_function' completely with a factor of 1 (firmware/BDT.h:84:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_147_1' (firmware/BDT.h:147:21) in function 'BDT::Tree<11, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> [10], ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >::decision_function' completely with a factor of 1 (firmware/BDT.h:84:0)
INFO: [HLS 214-186] Unrolling loop 'Activate' (firmware/BDT.h:125:13) in function 'BDT::Tree<11, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> [10], ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >::decision_function' completely with a factor of 1 (firmware/BDT.h:84:0)
INFO: [HLS 214-186] Unrolling loop 'Compare' (firmware/BDT.h:112:11) in function 'BDT::Tree<11, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> [10], ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >::decision_function' completely with a factor of 1 (firmware/BDT.h:84:0)
INFO: [HLS 214-186] Unrolling loop 'anonymous' (firmware/BDT.h:104:11) in function 'BDT::Tree<11, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> [10], ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >::decision_function' completely with a factor of 1 (firmware/BDT.h:84:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_147_1' (firmware/BDT.h:147:21) in function 'BDT::Tree<10, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> [10], ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >::decision_function' completely with a factor of 1 (firmware/BDT.h:84:0)
INFO: [HLS 214-186] Unrolling loop 'Activate' (firmware/BDT.h:125:13) in function 'BDT::Tree<10, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> [10], ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >::decision_function' completely with a factor of 1 (firmware/BDT.h:84:0)
INFO: [HLS 214-186] Unrolling loop 'Compare' (firmware/BDT.h:112:11) in function 'BDT::Tree<10, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> [10], ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >::decision_function' completely with a factor of 1 (firmware/BDT.h:84:0)
INFO: [HLS 214-186] Unrolling loop 'anonymous' (firmware/BDT.h:104:11) in function 'BDT::Tree<10, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> [10], ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >::decision_function' completely with a factor of 1 (firmware/BDT.h:84:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_147_1' (firmware/BDT.h:147:21) in function 'BDT::Tree<9, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> [10], ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >::decision_function' completely with a factor of 1 (firmware/BDT.h:84:0)
INFO: [HLS 214-186] Unrolling loop 'Activate' (firmware/BDT.h:125:13) in function 'BDT::Tree<9, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> [10], ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >::decision_function' completely with a factor of 1 (firmware/BDT.h:84:0)
INFO: [HLS 214-186] Unrolling loop 'Compare' (firmware/BDT.h:112:11) in function 'BDT::Tree<9, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> [10], ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >::decision_function' completely with a factor of 1 (firmware/BDT.h:84:0)
INFO: [HLS 214-186] Unrolling loop 'anonymous' (firmware/BDT.h:104:11) in function 'BDT::Tree<9, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> [10], ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >::decision_function' completely with a factor of 1 (firmware/BDT.h:84:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_147_1' (firmware/BDT.h:147:21) in function 'BDT::Tree<8, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> [10], ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >::decision_function' completely with a factor of 1 (firmware/BDT.h:84:0)
INFO: [HLS 214-186] Unrolling loop 'Activate' (firmware/BDT.h:125:13) in function 'BDT::Tree<8, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> [10], ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >::decision_function' completely with a factor of 1 (firmware/BDT.h:84:0)
INFO: [HLS 214-186] Unrolling loop 'Compare' (firmware/BDT.h:112:11) in function 'BDT::Tree<8, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> [10], ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >::decision_function' completely with a factor of 1 (firmware/BDT.h:84:0)
INFO: [HLS 214-186] Unrolling loop 'anonymous' (firmware/BDT.h:104:11) in function 'BDT::Tree<8, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> [10], ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >::decision_function' completely with a factor of 1 (firmware/BDT.h:84:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_147_1' (firmware/BDT.h:147:21) in function 'BDT::Tree<7, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> [10], ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >::decision_function' completely with a factor of 4 (firmware/BDT.h:84:0)
INFO: [HLS 214-186] Unrolling loop 'Activate' (firmware/BDT.h:125:13) in function 'BDT::Tree<7, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> [10], ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >::decision_function' completely with a factor of 7 (firmware/BDT.h:84:0)
INFO: [HLS 214-186] Unrolling loop 'Compare' (firmware/BDT.h:112:11) in function 'BDT::Tree<7, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> [10], ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >::decision_function' completely with a factor of 7 (firmware/BDT.h:84:0)
INFO: [HLS 214-186] Unrolling loop 'anonymous' (firmware/BDT.h:104:11) in function 'BDT::Tree<7, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> [10], ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >::decision_function' completely with a factor of 4 (firmware/BDT.h:84:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_147_1' (firmware/BDT.h:147:21) in function 'BDT::Tree<6, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> [10], ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >::decision_function' completely with a factor of 4 (firmware/BDT.h:84:0)
INFO: [HLS 214-186] Unrolling loop 'Activate' (firmware/BDT.h:125:13) in function 'BDT::Tree<6, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> [10], ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >::decision_function' completely with a factor of 7 (firmware/BDT.h:84:0)
INFO: [HLS 214-186] Unrolling loop 'Compare' (firmware/BDT.h:112:11) in function 'BDT::Tree<6, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> [10], ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >::decision_function' completely with a factor of 7 (firmware/BDT.h:84:0)
INFO: [HLS 214-186] Unrolling loop 'anonymous' (firmware/BDT.h:104:11) in function 'BDT::Tree<6, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> [10], ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >::decision_function' completely with a factor of 4 (firmware/BDT.h:84:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_147_1' (firmware/BDT.h:147:21) in function 'BDT::Tree<5, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> [10], ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >::decision_function' completely with a factor of 4 (firmware/BDT.h:84:0)
INFO: [HLS 214-186] Unrolling loop 'Activate' (firmware/BDT.h:125:13) in function 'BDT::Tree<5, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> [10], ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >::decision_function' completely with a factor of 7 (firmware/BDT.h:84:0)
INFO: [HLS 214-186] Unrolling loop 'Compare' (firmware/BDT.h:112:11) in function 'BDT::Tree<5, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> [10], ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >::decision_function' completely with a factor of 7 (firmware/BDT.h:84:0)
INFO: [HLS 214-186] Unrolling loop 'anonymous' (firmware/BDT.h:104:11) in function 'BDT::Tree<5, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> [10], ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >::decision_function' completely with a factor of 4 (firmware/BDT.h:84:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_147_1' (firmware/BDT.h:147:21) in function 'BDT::Tree<4, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> [10], ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >::decision_function' completely with a factor of 4 (firmware/BDT.h:84:0)
INFO: [HLS 214-186] Unrolling loop 'Activate' (firmware/BDT.h:125:13) in function 'BDT::Tree<4, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> [10], ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >::decision_function' completely with a factor of 7 (firmware/BDT.h:84:0)
INFO: [HLS 214-186] Unrolling loop 'Compare' (firmware/BDT.h:112:11) in function 'BDT::Tree<4, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> [10], ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >::decision_function' completely with a factor of 7 (firmware/BDT.h:84:0)
INFO: [HLS 214-186] Unrolling loop 'anonymous' (firmware/BDT.h:104:11) in function 'BDT::Tree<4, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> [10], ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >::decision_function' completely with a factor of 4 (firmware/BDT.h:84:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_147_1' (firmware/BDT.h:147:21) in function 'BDT::Tree<3, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> [10], ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >::decision_function' completely with a factor of 4 (firmware/BDT.h:84:0)
INFO: [HLS 214-186] Unrolling loop 'Activate' (firmware/BDT.h:125:13) in function 'BDT::Tree<3, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> [10], ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >::decision_function' completely with a factor of 7 (firmware/BDT.h:84:0)
INFO: [HLS 214-186] Unrolling loop 'Compare' (firmware/BDT.h:112:11) in function 'BDT::Tree<3, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> [10], ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >::decision_function' completely with a factor of 7 (firmware/BDT.h:84:0)
INFO: [HLS 214-186] Unrolling loop 'anonymous' (firmware/BDT.h:104:11) in function 'BDT::Tree<3, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> [10], ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >::decision_function' completely with a factor of 4 (firmware/BDT.h:84:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_147_1' (firmware/BDT.h:147:21) in function 'BDT::Tree<2, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> [10], ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >::decision_function' completely with a factor of 4 (firmware/BDT.h:84:0)
INFO: [HLS 214-186] Unrolling loop 'Activate' (firmware/BDT.h:125:13) in function 'BDT::Tree<2, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> [10], ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >::decision_function' completely with a factor of 7 (firmware/BDT.h:84:0)
INFO: [HLS 214-186] Unrolling loop 'Compare' (firmware/BDT.h:112:11) in function 'BDT::Tree<2, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> [10], ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >::decision_function' completely with a factor of 7 (firmware/BDT.h:84:0)
INFO: [HLS 214-186] Unrolling loop 'anonymous' (firmware/BDT.h:104:11) in function 'BDT::Tree<2, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> [10], ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >::decision_function' completely with a factor of 4 (firmware/BDT.h:84:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_147_1' (firmware/BDT.h:147:21) in function 'BDT::Tree<1, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> [10], ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >::decision_function' completely with a factor of 4 (firmware/BDT.h:84:0)
INFO: [HLS 214-186] Unrolling loop 'Activate' (firmware/BDT.h:125:13) in function 'BDT::Tree<1, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> [10], ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >::decision_function' completely with a factor of 7 (firmware/BDT.h:84:0)
INFO: [HLS 214-186] Unrolling loop 'Compare' (firmware/BDT.h:112:11) in function 'BDT::Tree<1, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> [10], ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >::decision_function' completely with a factor of 7 (firmware/BDT.h:84:0)
INFO: [HLS 214-186] Unrolling loop 'anonymous' (firmware/BDT.h:104:11) in function 'BDT::Tree<1, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> [10], ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >::decision_function' completely with a factor of 4 (firmware/BDT.h:84:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_147_1' (firmware/BDT.h:147:21) in function 'BDT::Tree<0, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> [10], ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >::decision_function' completely with a factor of 4 (firmware/BDT.h:84:0)
INFO: [HLS 214-186] Unrolling loop 'Activate' (firmware/BDT.h:125:13) in function 'BDT::Tree<0, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> [10], ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >::decision_function' completely with a factor of 7 (firmware/BDT.h:84:0)
INFO: [HLS 214-186] Unrolling loop 'Compare' (firmware/BDT.h:112:11) in function 'BDT::Tree<0, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> [10], ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >::decision_function' completely with a factor of 7 (firmware/BDT.h:84:0)
INFO: [HLS 214-186] Unrolling loop 'anonymous' (firmware/BDT.h:104:11) in function 'BDT::Tree<0, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> [10], ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >::decision_function' completely with a factor of 4 (firmware/BDT.h:84:0)
INFO: [HLS 214-248] Applying array_partition to '_ZL3bdt.21.5': Complete partitioning on dimension 2. (firmware/parameters.h:18:0)
INFO: [HLS 214-248] Applying array_partition to '_ZL3bdt.21.4': Complete partitioning on dimension 2. (firmware/parameters.h:18:0)
INFO: [HLS 214-248] Applying array_partition to '_ZL3bdt.21.3': Complete partitioning on dimension 2. (firmware/parameters.h:18:0)
INFO: [HLS 214-248] Applying array_partition to '_ZL3bdt.21.2': Complete partitioning on dimension 2. (firmware/parameters.h:18:0)
INFO: [HLS 214-248] Applying array_partition to '_ZL3bdt.21.1': Complete partitioning on dimension 2. (firmware/parameters.h:18:0)
INFO: [HLS 214-248] Applying array_partition to '_ZL3bdt.21.0': Complete partitioning on dimension 2. (firmware/parameters.h:18:0)
INFO: [HLS 214-248] Applying array_partition to '_ZL3bdt.20.5': Complete partitioning on dimension 2. (firmware/parameters.h:18:0)
INFO: [HLS 214-248] Applying array_partition to '_ZL3bdt.20.4': Complete partitioning on dimension 2. (firmware/parameters.h:18:0)
INFO: [HLS 214-248] Applying array_partition to '_ZL3bdt.20.3': Complete partitioning on dimension 2. (firmware/parameters.h:18:0)
INFO: [HLS 214-248] Applying array_partition to '_ZL3bdt.20.2': Complete partitioning on dimension 2. (firmware/parameters.h:18:0)
INFO: [HLS 214-248] Applying array_partition to '_ZL3bdt.20.1': Complete partitioning on dimension 2. (firmware/parameters.h:18:0)
INFO: [HLS 214-248] Applying array_partition to '_ZL3bdt.20.0': Complete partitioning on dimension 2. (firmware/parameters.h:18:0)
INFO: [HLS 214-248] Applying array_partition to '_ZL3bdt.19.5': Complete partitioning on dimension 2. (firmware/parameters.h:18:0)
INFO: [HLS 214-248] Applying array_partition to '_ZL3bdt.19.4': Complete partitioning on dimension 2. (firmware/parameters.h:18:0)
INFO: [HLS 214-248] Applying array_partition to '_ZL3bdt.19.3': Complete partitioning on dimension 2. (firmware/parameters.h:18:0)
INFO: [HLS 214-248] Applying array_partition to '_ZL3bdt.19.2': Complete partitioning on dimension 2. (firmware/parameters.h:18:0)
INFO: [HLS 214-248] Applying array_partition to '_ZL3bdt.19.1': Complete partitioning on dimension 2. (firmware/parameters.h:18:0)
INFO: [HLS 214-248] Applying array_partition to '_ZL3bdt.19.0': Complete partitioning on dimension 2. (firmware/parameters.h:18:0)
INFO: [HLS 214-248] Applying array_partition to '_ZL3bdt.18.5': Complete partitioning on dimension 2. (firmware/parameters.h:18:0)
INFO: [HLS 214-248] Applying array_partition to '_ZL3bdt.18.4': Complete partitioning on dimension 2. (firmware/parameters.h:18:0)
INFO: [HLS 214-248] Applying array_partition to '_ZL3bdt.18.3': Complete partitioning on dimension 2. (firmware/parameters.h:18:0)
INFO: [HLS 214-248] Applying array_partition to '_ZL3bdt.18.2': Complete partitioning on dimension 2. (firmware/parameters.h:18:0)
INFO: [HLS 214-248] Applying array_partition to '_ZL3bdt.18.1': Complete partitioning on dimension 2. (firmware/parameters.h:18:0)
INFO: [HLS 214-248] Applying array_partition to '_ZL3bdt.18.0': Complete partitioning on dimension 2. (firmware/parameters.h:18:0)
INFO: [HLS 214-248] Applying array_partition to '_ZL3bdt.17.5': Complete partitioning on dimension 2. (firmware/parameters.h:18:0)
INFO: [HLS 214-248] Applying array_partition to '_ZL3bdt.17.4': Complete partitioning on dimension 2. (firmware/parameters.h:18:0)
INFO: [HLS 214-248] Applying array_partition to '_ZL3bdt.17.3': Complete partitioning on dimension 2. (firmware/parameters.h:18:0)
INFO: [HLS 214-248] Applying array_partition to '_ZL3bdt.17.2': Complete partitioning on dimension 2. (firmware/parameters.h:18:0)
INFO: [HLS 214-248] Applying array_partition to '_ZL3bdt.17.1': Complete partitioning on dimension 2. (firmware/parameters.h:18:0)
INFO: [HLS 214-248] Applying array_partition to '_ZL3bdt.17.0': Complete partitioning on dimension 2. (firmware/parameters.h:18:0)
INFO: [HLS 214-248] Applying array_partition to '_ZL3bdt.16.5': Complete partitioning on dimension 2. (firmware/parameters.h:18:0)
INFO: [HLS 214-248] Applying array_partition to '_ZL3bdt.16.4': Complete partitioning on dimension 2. (firmware/parameters.h:18:0)
INFO: [HLS 214-248] Applying array_partition to '_ZL3bdt.16.3': Complete partitioning on dimension 2. (firmware/parameters.h:18:0)
INFO: [HLS 214-248] Applying array_partition to '_ZL3bdt.16.2': Complete partitioning on dimension 2. (firmware/parameters.h:18:0)
INFO: [HLS 214-248] Applying array_partition to '_ZL3bdt.16.1': Complete partitioning on dimension 2. (firmware/parameters.h:18:0)
INFO: [HLS 214-248] Applying array_partition to '_ZL3bdt.16.0': Complete partitioning on dimension 2. (firmware/parameters.h:18:0)
INFO: [HLS 214-248] Applying array_partition to '_ZL3bdt.15.5': Complete partitioning on dimension 2. (firmware/parameters.h:18:0)
INFO: [HLS 214-248] Applying array_partition to '_ZL3bdt.15.4': Complete partitioning on dimension 2. (firmware/parameters.h:18:0)
INFO: [HLS 214-248] Applying array_partition to '_ZL3bdt.15.3': Complete partitioning on dimension 2. (firmware/parameters.h:18:0)
INFO: [HLS 214-248] Applying array_partition to '_ZL3bdt.15.2': Complete partitioning on dimension 2. (firmware/parameters.h:18:0)
INFO: [HLS 214-248] Applying array_partition to '_ZL3bdt.15.1': Complete partitioning on dimension 2. (firmware/parameters.h:18:0)
INFO: [HLS 214-248] Applying array_partition to '_ZL3bdt.15.0': Complete partitioning on dimension 2. (firmware/parameters.h:18:0)
INFO: [HLS 214-248] Applying array_partition to '_ZL3bdt.14.5': Complete partitioning on dimension 2. (firmware/parameters.h:18:0)
INFO: [HLS 214-248] Applying array_partition to '_ZL3bdt.14.4': Complete partitioning on dimension 2. (firmware/parameters.h:18:0)
INFO: [HLS 214-248] Applying array_partition to '_ZL3bdt.14.3': Complete partitioning on dimension 2. (firmware/parameters.h:18:0)
INFO: [HLS 214-248] Applying array_partition to '_ZL3bdt.14.2': Complete partitioning on dimension 2. (firmware/parameters.h:18:0)
INFO: [HLS 214-248] Applying array_partition to '_ZL3bdt.14.1': Complete partitioning on dimension 2. (firmware/parameters.h:18:0)
INFO: [HLS 214-248] Applying array_partition to '_ZL3bdt.14.0': Complete partitioning on dimension 2. (firmware/parameters.h:18:0)
INFO: [HLS 214-248] Applying array_partition to '_ZL3bdt.13.5': Complete partitioning on dimension 2. (firmware/parameters.h:18:0)
INFO: [HLS 214-248] Applying array_partition to '_ZL3bdt.13.4': Complete partitioning on dimension 2. (firmware/parameters.h:18:0)
INFO: [HLS 214-248] Applying array_partition to '_ZL3bdt.13.3': Complete partitioning on dimension 2. (firmware/parameters.h:18:0)
INFO: [HLS 214-248] Applying array_partition to '_ZL3bdt.13.2': Complete partitioning on dimension 2. (firmware/parameters.h:18:0)
INFO: [HLS 214-248] Applying array_partition to '_ZL3bdt.13.1': Complete partitioning on dimension 2. (firmware/parameters.h:18:0)
INFO: [HLS 214-248] Applying array_partition to '_ZL3bdt.13.0': Complete partitioning on dimension 2. (firmware/parameters.h:18:0)
INFO: [HLS 214-248] Applying array_partition to '_ZL3bdt.12.5': Complete partitioning on dimension 2. (firmware/parameters.h:18:0)
INFO: [HLS 214-248] Applying array_partition to '_ZL3bdt.12.4': Complete partitioning on dimension 2. (firmware/parameters.h:18:0)
INFO: [HLS 214-248] Applying array_partition to '_ZL3bdt.12.3': Complete partitioning on dimension 2. (firmware/parameters.h:18:0)
INFO: [HLS 214-248] Applying array_partition to '_ZL3bdt.12.2': Complete partitioning on dimension 2. (firmware/parameters.h:18:0)
INFO: [HLS 214-248] Applying array_partition to '_ZL3bdt.12.1': Complete partitioning on dimension 2. (firmware/parameters.h:18:0)
INFO: [HLS 214-248] Applying array_partition to '_ZL3bdt.12.0': Complete partitioning on dimension 2. (firmware/parameters.h:18:0)
INFO: [HLS 214-248] Applying array_partition to '_ZL3bdt.11.5': Complete partitioning on dimension 2. (firmware/parameters.h:18:0)
INFO: [HLS 214-248] Applying array_partition to '_ZL3bdt.11.4': Complete partitioning on dimension 2. (firmware/parameters.h:18:0)
INFO: [HLS 214-248] Applying array_partition to '_ZL3bdt.11.3': Complete partitioning on dimension 2. (firmware/parameters.h:18:0)
INFO: [HLS 214-248] Applying array_partition to '_ZL3bdt.11.2': Complete partitioning on dimension 2. (firmware/parameters.h:18:0)
INFO: [HLS 214-248] Applying array_partition to '_ZL3bdt.11.1': Complete partitioning on dimension 2. (firmware/parameters.h:18:0)
INFO: [HLS 214-248] Applying array_partition to '_ZL3bdt.11.0': Complete partitioning on dimension 2. (firmware/parameters.h:18:0)
INFO: [HLS 214-248] Applying array_partition to '_ZL3bdt.10.5': Complete partitioning on dimension 2. (firmware/parameters.h:18:0)
INFO: [HLS 214-248] Applying array_partition to '_ZL3bdt.10.4': Complete partitioning on dimension 2. (firmware/parameters.h:18:0)
INFO: [HLS 214-248] Applying array_partition to '_ZL3bdt.10.3': Complete partitioning on dimension 2. (firmware/parameters.h:18:0)
INFO: [HLS 214-248] Applying array_partition to '_ZL3bdt.10.2': Complete partitioning on dimension 2. (firmware/parameters.h:18:0)
INFO: [HLS 214-248] Applying array_partition to '_ZL3bdt.10.1': Complete partitioning on dimension 2. (firmware/parameters.h:18:0)
INFO: [HLS 214-248] Applying array_partition to '_ZL3bdt.10.0': Complete partitioning on dimension 2. (firmware/parameters.h:18:0)
INFO: [HLS 214-248] Applying array_partition to '_ZL3bdt.9.5': Complete partitioning on dimension 2. (firmware/parameters.h:18:0)
INFO: [HLS 214-248] Applying array_partition to '_ZL3bdt.9.4': Complete partitioning on dimension 2. (firmware/parameters.h:18:0)
INFO: [HLS 214-248] Applying array_partition to '_ZL3bdt.9.3': Complete partitioning on dimension 2. (firmware/parameters.h:18:0)
INFO: [HLS 214-248] Applying array_partition to '_ZL3bdt.9.2': Complete partitioning on dimension 2. (firmware/parameters.h:18:0)
INFO: [HLS 214-248] Applying array_partition to '_ZL3bdt.9.1': Complete partitioning on dimension 2. (firmware/parameters.h:18:0)
INFO: [HLS 214-248] Applying array_partition to '_ZL3bdt.9.0': Complete partitioning on dimension 2. (firmware/parameters.h:18:0)
INFO: [HLS 214-248] Applying array_partition to '_ZL3bdt.8.5': Complete partitioning on dimension 2. (firmware/parameters.h:18:0)
INFO: [HLS 214-248] Applying array_partition to '_ZL3bdt.8.4': Complete partitioning on dimension 2. (firmware/parameters.h:18:0)
INFO: [HLS 214-248] Applying array_partition to '_ZL3bdt.8.3': Complete partitioning on dimension 2. (firmware/parameters.h:18:0)
INFO: [HLS 214-248] Applying array_partition to '_ZL3bdt.8.2': Complete partitioning on dimension 2. (firmware/parameters.h:18:0)
INFO: [HLS 214-248] Applying array_partition to '_ZL3bdt.8.1': Complete partitioning on dimension 2. (firmware/parameters.h:18:0)
INFO: [HLS 214-248] Applying array_partition to '_ZL3bdt.8.0': Complete partitioning on dimension 2. (firmware/parameters.h:18:0)
INFO: [HLS 214-248] Applying array_partition to '_ZL3bdt.7.5': Complete partitioning on dimension 2. (firmware/parameters.h:18:0)
INFO: [HLS 214-248] Applying array_partition to '_ZL3bdt.7.4': Complete partitioning on dimension 2. (firmware/parameters.h:18:0)
INFO: [HLS 214-248] Applying array_partition to '_ZL3bdt.7.3': Complete partitioning on dimension 2. (firmware/parameters.h:18:0)
INFO: [HLS 214-248] Applying array_partition to '_ZL3bdt.7.2': Complete partitioning on dimension 2. (firmware/parameters.h:18:0)
INFO: [HLS 214-248] Applying array_partition to '_ZL3bdt.7.1': Complete partitioning on dimension 2. (firmware/parameters.h:18:0)
INFO: [HLS 214-248] Applying array_partition to '_ZL3bdt.7.0': Complete partitioning on dimension 2. (firmware/parameters.h:18:0)
INFO: [HLS 214-248] Applying array_partition to '_ZL3bdt.6.5': Complete partitioning on dimension 2. (firmware/parameters.h:18:0)
INFO: [HLS 214-248] Applying array_partition to '_ZL3bdt.6.4': Complete partitioning on dimension 2. (firmware/parameters.h:18:0)
INFO: [HLS 214-248] Applying array_partition to '_ZL3bdt.6.3': Complete partitioning on dimension 2. (firmware/parameters.h:18:0)
INFO: [HLS 214-248] Applying array_partition to '_ZL3bdt.6.2': Complete partitioning on dimension 2. (firmware/parameters.h:18:0)
INFO: [HLS 214-248] Applying array_partition to '_ZL3bdt.6.1': Complete partitioning on dimension 2. (firmware/parameters.h:18:0)
INFO: [HLS 214-248] Applying array_partition to '_ZL3bdt.6.0': Complete partitioning on dimension 2. (firmware/parameters.h:18:0)
INFO: [HLS 214-248] Applying array_partition to '_ZL3bdt.5.5': Complete partitioning on dimension 2. (firmware/parameters.h:18:0)
INFO: [HLS 214-248] Applying array_partition to '_ZL3bdt.5.4': Complete partitioning on dimension 2. (firmware/parameters.h:18:0)
INFO: [HLS 214-248] Applying array_partition to '_ZL3bdt.5.3': Complete partitioning on dimension 2. (firmware/parameters.h:18:0)
INFO: [HLS 214-248] Applying array_partition to '_ZL3bdt.5.2': Complete partitioning on dimension 2. (firmware/parameters.h:18:0)
INFO: [HLS 214-248] Applying array_partition to '_ZL3bdt.5.1': Complete partitioning on dimension 2. (firmware/parameters.h:18:0)
INFO: [HLS 214-248] Applying array_partition to '_ZL3bdt.5.0': Complete partitioning on dimension 2. (firmware/parameters.h:18:0)
INFO: [HLS 214-248] Applying array_partition to '_ZL3bdt.4.5': Complete partitioning on dimension 2. (firmware/parameters.h:18:0)
INFO: [HLS 214-248] Applying array_partition to '_ZL3bdt.4.4': Complete partitioning on dimension 2. (firmware/parameters.h:18:0)
INFO: [HLS 214-248] Applying array_partition to '_ZL3bdt.4.3': Complete partitioning on dimension 2. (firmware/parameters.h:18:0)
INFO: [HLS 214-248] Applying array_partition to '_ZL3bdt.4.2': Complete partitioning on dimension 2. (firmware/parameters.h:18:0)
INFO: [HLS 214-248] Applying array_partition to '_ZL3bdt.4.1': Complete partitioning on dimension 2. (firmware/parameters.h:18:0)
INFO: [HLS 214-248] Applying array_partition to '_ZL3bdt.4.0': Complete partitioning on dimension 2. (firmware/parameters.h:18:0)
INFO: [HLS 214-248] Applying array_partition to '_ZL3bdt.3.5': Complete partitioning on dimension 2. (firmware/parameters.h:18:0)
INFO: [HLS 214-248] Applying array_partition to '_ZL3bdt.3.4': Complete partitioning on dimension 2. (firmware/parameters.h:18:0)
INFO: [HLS 214-248] Applying array_partition to '_ZL3bdt.3.3': Complete partitioning on dimension 2. (firmware/parameters.h:18:0)
INFO: [HLS 214-248] Applying array_partition to '_ZL3bdt.3.2': Complete partitioning on dimension 2. (firmware/parameters.h:18:0)
INFO: [HLS 214-248] Applying array_partition to '_ZL3bdt.3.1': Complete partitioning on dimension 2. (firmware/parameters.h:18:0)
INFO: [HLS 214-248] Applying array_partition to '_ZL3bdt.3.0': Complete partitioning on dimension 2. (firmware/parameters.h:18:0)
INFO: [HLS 214-248] Applying array_partition to '_ZL3bdt.2.5': Complete partitioning on dimension 2. (firmware/parameters.h:18:0)
INFO: [HLS 214-248] Applying array_partition to '_ZL3bdt.2.4': Complete partitioning on dimension 2. (firmware/parameters.h:18:0)
INFO: [HLS 214-248] Applying array_partition to '_ZL3bdt.2.3': Complete partitioning on dimension 2. (firmware/parameters.h:18:0)
INFO: [HLS 214-248] Applying array_partition to '_ZL3bdt.2.2': Complete partitioning on dimension 2. (firmware/parameters.h:18:0)
INFO: [HLS 214-248] Applying array_partition to '_ZL3bdt.2.1': Complete partitioning on dimension 2. (firmware/parameters.h:18:0)
INFO: [HLS 214-248] Applying array_partition to '_ZL3bdt.2.0': Complete partitioning on dimension 2. (firmware/parameters.h:18:0)
INFO: [HLS 214-248] Applying array_partition to 'comparison': Complete partitioning on dimension 1. (firmware/BDT.h:101:7)
INFO: [HLS 214-248] Applying array_partition to 'activation': Complete partitioning on dimension 1. (firmware/BDT.h:102:8)
INFO: [HLS 214-248] Applying array_partition to 'activation_leaf': Complete partitioning on dimension 1. (firmware/BDT.h:103:8)
INFO: [HLS 214-248] Applying array_partition to 'value_leaf': Complete partitioning on dimension 1. (firmware/BDT.h:104:11)
INFO: [HLS 214-248] Applying array_partition to 'tree_scores': Complete partitioning on dimension 1. (firmware/myproject_axi.cpp:15:13)
INFO: [HLS 214-248] Applying array_partition to 'in_local': Complete partitioning on dimension 1. (firmware/myproject_axi.cpp:19:16)
INFO: [HLS 214-248] Applying array_partition to 'out_local': Complete partitioning on dimension 1. (firmware/myproject_axi.cpp:20:14)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.none.f32.i32' into 'myproject_axi(hls::stream<hls::axis<float, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<float, 1ul, 1ul, 1ul>, 0>&)' (/opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_axi_sdata.h:293:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i1.s_struct.ap_uint<1>s' into 'myproject_axi(hls::stream<hls::axis<float, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<float, 1ul, 1ul, 1ul>, 0>&)' (/opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_axi_sdata.h:304:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i4.s_struct.ap_uint<4>s' into 'myproject_axi(hls::stream<hls::axis<float, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<float, 1ul, 1ul, 1ul>, 0>&)' (/opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_axi_sdata.h:304:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i32.f32' into 'myproject_axi(hls::stream<hls::axis<float, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<float, 1ul, 1ul, 1ul>, 0>&)' (/opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_axi_sdata.h:304:5)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 5.45 seconds. CPU system time: 0.3 seconds. Elapsed time: 5.8 seconds; current allocated memory: 165.668 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 165.668 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.14 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.17 seconds; current allocated memory: 209.285 MB.
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_fixed_base.h:1000: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.33 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.35 seconds; current allocated memory: 265.438 MB.
INFO: [XFORM 203-602] Inlining function 'BDT::BDT<20, 3, 2, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> [10], ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, true>::decision_function' into 'myproject' (firmware/myproject.cpp:10) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (firmware/myproject_axi.cpp:47:1) in function 'myproject_axi'... converting 89 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'myproject' (firmware/BDT.h:4:26)...8 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.5 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.53 seconds; current allocated memory: 343.809 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.22 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.24 seconds; current allocated memory: 437.086 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'myproject_axi' ...
WARNING: [SYN 201-103] Legalizing function name 'decision_function.7' to 'decision_function_7'.
WARNING: [SYN 201-103] Legalizing function name 'decision_function.6' to 'decision_function_6'.
WARNING: [SYN 201-103] Legalizing function name 'decision_function.5' to 'decision_function_5'.
WARNING: [SYN 201-103] Legalizing function name 'decision_function.4' to 'decision_function_4'.
WARNING: [SYN 201-103] Legalizing function name 'decision_function.3' to 'decision_function_3'.
WARNING: [SYN 201-103] Legalizing function name 'decision_function.2' to 'decision_function_2'.
WARNING: [SYN 201-103] Legalizing function name 'decision_function.1' to 'decision_function_1'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'decision_function_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'decision_function.7'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, function 'decision_function.7'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.13 seconds; current allocated memory: 438.219 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 438.281 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'decision_function_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'decision_function.6'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, function 'decision_function.6'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 438.461 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 438.527 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'decision_function_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'decision_function.5'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, function 'decision_function.5'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 438.699 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 438.758 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'decision_function_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'decision_function.4'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, function 'decision_function.4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 438.961 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 438.984 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'decision_function_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'decision_function.3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, function 'decision_function.3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 439.188 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 439.316 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'decision_function_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'decision_function.2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, function 'decision_function.2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 439.422 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 439.543 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'decision_function_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'decision_function.1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, function 'decision_function.1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 439.656 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 439.793 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'decision_function' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'decision_function'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, function 'decision_function'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 439.914 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 440.035 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'myproject' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'myproject'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, function 'myproject'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 440.184 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 440.234 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'myproject_axi' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.41 seconds. CPU system time: 0 seconds. Elapsed time: 0.41 seconds; current allocated memory: 444.762 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.42 seconds. CPU system time: 0 seconds. Elapsed time: 0.43 seconds; current allocated memory: 444.762 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'decision_function_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mux_42_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'decision_function_7'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.82 seconds. CPU system time: 0 seconds. Elapsed time: 0.83 seconds; current allocated memory: 444.762 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'decision_function_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mux_42_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'decision_function_6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 444.762 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'decision_function_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mux_42_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'decision_function_5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 445.160 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'decision_function_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'mux_42_32_1_1' is changed to 'mux_42_32_1_1_x' due to conflict.
INFO: [RTGEN 206-100] Generating core module 'mux_42_32_1_1_x': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'decision_function_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 445.738 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'decision_function_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mux_42_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'decision_function_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 446.309 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'decision_function_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mux_42_32_1_1_x': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'decision_function_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 446.883 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'decision_function_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mux_42_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'decision_function_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 447.480 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'decision_function' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mux_42_32_1_1_x': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'decision_function'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 448.047 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'myproject' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'myproject'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 448.672 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'myproject_axi' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject_axi/in_r_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject_axi/in_r_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject_axi/in_r_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject_axi/in_r_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject_axi/in_r_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject_axi/in_r_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject_axi/in_r_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject_axi/out_r_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject_axi/out_r_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject_axi/out_r_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject_axi/out_r_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject_axi/out_r_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject_axi/out_r_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject_axi/out_r_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'myproject_axi' to 'ap_ctrl_none'.
INFO: [RTGEN 206-100] Generating core module 'fpext_32ns_64_2_no_dsp_1': 10 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'myproject_axi'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.32 seconds. CPU system time: 0 seconds. Elapsed time: 0.37 seconds; current allocated memory: 453.180 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 2.69 seconds. CPU system time: 0.03 seconds. Elapsed time: 2.73 seconds; current allocated memory: 464.254 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.27 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.3 seconds; current allocated memory: 466.004 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for myproject_axi.
INFO: [VLOG 209-307] Generating Verilog RTL for myproject_axi.
INFO: [HLS 200-789] **** Estimated Fmax: 201.08 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 21.32 seconds. CPU system time: 1.18 seconds. Elapsed time: 21.89 seconds; current allocated memory: -630.801 MB.
***** C/RTL SYNTHESIS COMPLETED IN 0h0m21s *****
***** EXPORT IP *****
INFO: [HLS 200-1510] Running: export_design -format ip_catalog 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.

****** Vivado v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:35 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source run_ippack.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2020.1/data/ip'.
WARNING: [IP_Flow 19-4832] The IP name 'myproject_axi_fpext_32ns_64_2_no_dsp_1_ip' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'myproject_axi_fpext_32ns_64_2_no_dsp_1_ip'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'myproject_axi_fpext_32ns_64_2_no_dsp_1_ip'...
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2020.1/data/ip'.
INFO: [Common 17-206] Exiting Vivado at Fri Jun 24 22:05:45 2022...
INFO: [HLS 200-802] Generated output file myproject_prj/solution1/impl/export.zip
INFO: [HLS 200-111] Finished Command export_design CPU user time: 12.61 seconds. CPU system time: 2.29 seconds. Elapsed time: 23.25 seconds; current allocated memory: 6.680 MB.
***** EXPORT IP COMPLETED IN 0h0m23s *****
INFO: [HLS 200-112] Total CPU user time: 35.23 seconds. Total CPU system time: 3.85 seconds. Total elapsed time: 46.27 seconds; peak allocated memory: 1.073 GB.
INFO: [Common 17-206] Exiting vitis_hls at Fri Jun 24 22:05:55 2022...
