    IF :LNOT::DEF:INCLUDED_CYFITTERRV_INC
INCLUDED_CYFITTERRV_INC EQU 1
    GET cydevicerv.inc
    GET cydevicerv_trm.inc

; ISR
ISR__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
ISR__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
ISR__INTC_MASK EQU 0x01
ISR__INTC_NUMBER EQU 0
ISR__INTC_PRIOR_NUM EQU 7
ISR__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_0
ISR__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
ISR__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; LED
LED__0__INTTYPE EQU CYREG_PICU2_INTTYPE1
LED__0__MASK EQU 0x02
LED__0__PC EQU CYREG_PRT2_PC1
LED__0__PORT EQU 2
LED__0__SHIFT EQU 1
LED__AG EQU CYREG_PRT2_AG
LED__AMUX EQU CYREG_PRT2_AMUX
LED__BIE EQU CYREG_PRT2_BIE
LED__BIT_MASK EQU CYREG_PRT2_BIT_MASK
LED__BYP EQU CYREG_PRT2_BYP
LED__CTL EQU CYREG_PRT2_CTL
LED__DM0 EQU CYREG_PRT2_DM0
LED__DM1 EQU CYREG_PRT2_DM1
LED__DM2 EQU CYREG_PRT2_DM2
LED__DR EQU CYREG_PRT2_DR
LED__INP_DIS EQU CYREG_PRT2_INP_DIS
LED__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
LED__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
LED__LCD_EN EQU CYREG_PRT2_LCD_EN
LED__MASK EQU 0x02
LED__PORT EQU 2
LED__PRT EQU CYREG_PRT2_PRT
LED__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
LED__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
LED__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
LED__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
LED__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
LED__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
LED__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
LED__PS EQU CYREG_PRT2_PS
LED__SHIFT EQU 1
LED__SLW EQU CYREG_PRT2_SLW

; Button
Button__0__INTTYPE EQU CYREG_PICU2_INTTYPE2
Button__0__MASK EQU 0x04
Button__0__PC EQU CYREG_PRT2_PC2
Button__0__PORT EQU 2
Button__0__SHIFT EQU 2
Button__AG EQU CYREG_PRT2_AG
Button__AMUX EQU CYREG_PRT2_AMUX
Button__BIE EQU CYREG_PRT2_BIE
Button__BIT_MASK EQU CYREG_PRT2_BIT_MASK
Button__BYP EQU CYREG_PRT2_BYP
Button__CTL EQU CYREG_PRT2_CTL
Button__DM0 EQU CYREG_PRT2_DM0
Button__DM1 EQU CYREG_PRT2_DM1
Button__DM2 EQU CYREG_PRT2_DM2
Button__DR EQU CYREG_PRT2_DR
Button__INP_DIS EQU CYREG_PRT2_INP_DIS
Button__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
Button__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
Button__LCD_EN EQU CYREG_PRT2_LCD_EN
Button__MASK EQU 0x04
Button__PORT EQU 2
Button__PRT EQU CYREG_PRT2_PRT
Button__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
Button__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
Button__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
Button__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
Button__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
Button__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
Button__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
Button__PS EQU CYREG_PRT2_PS
Button__SHIFT EQU 2
Button__SLW EQU CYREG_PRT2_SLW

; via8bits_Ctrl
via8bits_Ctrl_Sync_ctrl_reg__1__MASK EQU 0x02
via8bits_Ctrl_Sync_ctrl_reg__1__POS EQU 1
via8bits_Ctrl_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB14_15_ACTL
via8bits_Ctrl_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB14_15_CTL
via8bits_Ctrl_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB14_15_CTL
via8bits_Ctrl_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB14_15_CTL
via8bits_Ctrl_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB14_15_CTL
via8bits_Ctrl_Sync_ctrl_reg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB14_15_MSK
via8bits_Ctrl_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB14_15_MSK
via8bits_Ctrl_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB14_15_MSK
via8bits_Ctrl_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB14_15_MSK
via8bits_Ctrl_Sync_ctrl_reg__3__MASK EQU 0x08
via8bits_Ctrl_Sync_ctrl_reg__3__POS EQU 3
via8bits_Ctrl_Sync_ctrl_reg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB14_ACTL
via8bits_Ctrl_Sync_ctrl_reg__CONTROL_REG EQU CYREG_B0_UDB14_CTL
via8bits_Ctrl_Sync_ctrl_reg__CONTROL_ST_REG EQU CYREG_B0_UDB14_ST_CTL
via8bits_Ctrl_Sync_ctrl_reg__COUNT_REG EQU CYREG_B0_UDB14_CTL
via8bits_Ctrl_Sync_ctrl_reg__COUNT_ST_REG EQU CYREG_B0_UDB14_ST_CTL
via8bits_Ctrl_Sync_ctrl_reg__MASK EQU 0x0A
via8bits_Ctrl_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB14_MSK_ACTL
via8bits_Ctrl_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB14_MSK_ACTL
via8bits_Ctrl_Sync_ctrl_reg__PERIOD_REG EQU CYREG_B0_UDB14_MSK

; via8bits_P0_ctrl
via8bits_P0_ctrl_Sync_ctrl_reg__0__MASK EQU 0x01
via8bits_P0_ctrl_Sync_ctrl_reg__0__POS EQU 0
via8bits_P0_ctrl_Sync_ctrl_reg__1__MASK EQU 0x02
via8bits_P0_ctrl_Sync_ctrl_reg__1__POS EQU 1
via8bits_P0_ctrl_Sync_ctrl_reg__2__MASK EQU 0x04
via8bits_P0_ctrl_Sync_ctrl_reg__2__POS EQU 2
via8bits_P0_ctrl_Sync_ctrl_reg__3__MASK EQU 0x08
via8bits_P0_ctrl_Sync_ctrl_reg__3__POS EQU 3
via8bits_P0_ctrl_Sync_ctrl_reg__4__MASK EQU 0x10
via8bits_P0_ctrl_Sync_ctrl_reg__4__POS EQU 4
via8bits_P0_ctrl_Sync_ctrl_reg__5__MASK EQU 0x20
via8bits_P0_ctrl_Sync_ctrl_reg__5__POS EQU 5
via8bits_P0_ctrl_Sync_ctrl_reg__6__MASK EQU 0x40
via8bits_P0_ctrl_Sync_ctrl_reg__6__POS EQU 6
via8bits_P0_ctrl_Sync_ctrl_reg__7__MASK EQU 0x80
via8bits_P0_ctrl_Sync_ctrl_reg__7__POS EQU 7
via8bits_P0_ctrl_Sync_ctrl_reg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB15_ACTL
via8bits_P0_ctrl_Sync_ctrl_reg__CONTROL_REG EQU CYREG_B0_UDB15_CTL
via8bits_P0_ctrl_Sync_ctrl_reg__CONTROL_ST_REG EQU CYREG_B0_UDB15_ST_CTL
via8bits_P0_ctrl_Sync_ctrl_reg__COUNT_REG EQU CYREG_B0_UDB15_CTL
via8bits_P0_ctrl_Sync_ctrl_reg__COUNT_ST_REG EQU CYREG_B0_UDB15_ST_CTL
via8bits_P0_ctrl_Sync_ctrl_reg__MASK EQU 0xFF
via8bits_P0_ctrl_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB15_MSK_ACTL
via8bits_P0_ctrl_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB15_MSK_ACTL
via8bits_P0_ctrl_Sync_ctrl_reg__PERIOD_REG EQU CYREG_B0_UDB15_MSK

; via8bits_P0_stat
via8bits_P0_stat_sts_sts_reg__0__MASK EQU 0x01
via8bits_P0_stat_sts_sts_reg__0__POS EQU 0
via8bits_P0_stat_sts_sts_reg__1__MASK EQU 0x02
via8bits_P0_stat_sts_sts_reg__1__POS EQU 1
via8bits_P0_stat_sts_sts_reg__2__MASK EQU 0x04
via8bits_P0_stat_sts_sts_reg__2__POS EQU 2
via8bits_P0_stat_sts_sts_reg__3__MASK EQU 0x08
via8bits_P0_stat_sts_sts_reg__3__POS EQU 3
via8bits_P0_stat_sts_sts_reg__4__MASK EQU 0x10
via8bits_P0_stat_sts_sts_reg__4__POS EQU 4
via8bits_P0_stat_sts_sts_reg__5__MASK EQU 0x20
via8bits_P0_stat_sts_sts_reg__5__POS EQU 5
via8bits_P0_stat_sts_sts_reg__6__MASK EQU 0x40
via8bits_P0_stat_sts_sts_reg__6__POS EQU 6
via8bits_P0_stat_sts_sts_reg__7__MASK EQU 0x80
via8bits_P0_stat_sts_sts_reg__7__POS EQU 7
via8bits_P0_stat_sts_sts_reg__MASK EQU 0xFF
via8bits_P0_stat_sts_sts_reg__MASK_REG EQU CYREG_B0_UDB15_MSK
via8bits_P0_stat_sts_sts_reg__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB15_MSK_ACTL
via8bits_P0_stat_sts_sts_reg__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB15_MSK_ACTL
via8bits_P0_stat_sts_sts_reg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB15_ACTL
via8bits_P0_stat_sts_sts_reg__STATUS_CNT_REG EQU CYREG_B0_UDB15_ST_CTL
via8bits_P0_stat_sts_sts_reg__STATUS_CONTROL_REG EQU CYREG_B0_UDB15_ST_CTL
via8bits_P0_stat_sts_sts_reg__STATUS_REG EQU CYREG_B0_UDB15_ST

; via8bits_P1_ctrl
via8bits_P1_ctrl_Sync_ctrl_reg__0__MASK EQU 0x01
via8bits_P1_ctrl_Sync_ctrl_reg__0__POS EQU 0
via8bits_P1_ctrl_Sync_ctrl_reg__1__MASK EQU 0x02
via8bits_P1_ctrl_Sync_ctrl_reg__1__POS EQU 1
via8bits_P1_ctrl_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB13_14_ACTL
via8bits_P1_ctrl_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB13_14_CTL
via8bits_P1_ctrl_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB13_14_CTL
via8bits_P1_ctrl_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB13_14_CTL
via8bits_P1_ctrl_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB13_14_CTL
via8bits_P1_ctrl_Sync_ctrl_reg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB13_14_MSK
via8bits_P1_ctrl_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB13_14_MSK
via8bits_P1_ctrl_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB13_14_MSK
via8bits_P1_ctrl_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB13_14_MSK
via8bits_P1_ctrl_Sync_ctrl_reg__2__MASK EQU 0x04
via8bits_P1_ctrl_Sync_ctrl_reg__2__POS EQU 2
via8bits_P1_ctrl_Sync_ctrl_reg__3__MASK EQU 0x08
via8bits_P1_ctrl_Sync_ctrl_reg__3__POS EQU 3
via8bits_P1_ctrl_Sync_ctrl_reg__4__MASK EQU 0x10
via8bits_P1_ctrl_Sync_ctrl_reg__4__POS EQU 4
via8bits_P1_ctrl_Sync_ctrl_reg__5__MASK EQU 0x20
via8bits_P1_ctrl_Sync_ctrl_reg__5__POS EQU 5
via8bits_P1_ctrl_Sync_ctrl_reg__6__MASK EQU 0x40
via8bits_P1_ctrl_Sync_ctrl_reg__6__POS EQU 6
via8bits_P1_ctrl_Sync_ctrl_reg__7__MASK EQU 0x80
via8bits_P1_ctrl_Sync_ctrl_reg__7__POS EQU 7
via8bits_P1_ctrl_Sync_ctrl_reg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB13_ACTL
via8bits_P1_ctrl_Sync_ctrl_reg__CONTROL_REG EQU CYREG_B0_UDB13_CTL
via8bits_P1_ctrl_Sync_ctrl_reg__CONTROL_ST_REG EQU CYREG_B0_UDB13_ST_CTL
via8bits_P1_ctrl_Sync_ctrl_reg__COUNT_REG EQU CYREG_B0_UDB13_CTL
via8bits_P1_ctrl_Sync_ctrl_reg__COUNT_ST_REG EQU CYREG_B0_UDB13_ST_CTL
via8bits_P1_ctrl_Sync_ctrl_reg__MASK EQU 0xFF
via8bits_P1_ctrl_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB13_MSK_ACTL
via8bits_P1_ctrl_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB13_MSK_ACTL
via8bits_P1_ctrl_Sync_ctrl_reg__PERIOD_REG EQU CYREG_B0_UDB13_MSK

; via8bits_P1_stat
via8bits_P1_stat_sts_sts_reg__0__MASK EQU 0x01
via8bits_P1_stat_sts_sts_reg__0__POS EQU 0
via8bits_P1_stat_sts_sts_reg__1__MASK EQU 0x02
via8bits_P1_stat_sts_sts_reg__1__POS EQU 1
via8bits_P1_stat_sts_sts_reg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB13_14_ACTL
via8bits_P1_stat_sts_sts_reg__16BIT_STATUS_REG EQU CYREG_B0_UDB13_14_ST
via8bits_P1_stat_sts_sts_reg__2__MASK EQU 0x04
via8bits_P1_stat_sts_sts_reg__2__POS EQU 2
via8bits_P1_stat_sts_sts_reg__3__MASK EQU 0x08
via8bits_P1_stat_sts_sts_reg__3__POS EQU 3
via8bits_P1_stat_sts_sts_reg__4__MASK EQU 0x10
via8bits_P1_stat_sts_sts_reg__4__POS EQU 4
via8bits_P1_stat_sts_sts_reg__5__MASK EQU 0x20
via8bits_P1_stat_sts_sts_reg__5__POS EQU 5
via8bits_P1_stat_sts_sts_reg__6__MASK EQU 0x40
via8bits_P1_stat_sts_sts_reg__6__POS EQU 6
via8bits_P1_stat_sts_sts_reg__7__MASK EQU 0x80
via8bits_P1_stat_sts_sts_reg__7__POS EQU 7
via8bits_P1_stat_sts_sts_reg__MASK EQU 0xFF
via8bits_P1_stat_sts_sts_reg__MASK_REG EQU CYREG_B0_UDB13_MSK
via8bits_P1_stat_sts_sts_reg__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB13_MSK_ACTL
via8bits_P1_stat_sts_sts_reg__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB13_MSK_ACTL
via8bits_P1_stat_sts_sts_reg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB13_ACTL
via8bits_P1_stat_sts_sts_reg__STATUS_CNT_REG EQU CYREG_B0_UDB13_ST_CTL
via8bits_P1_stat_sts_sts_reg__STATUS_CONTROL_REG EQU CYREG_B0_UDB13_ST_CTL
via8bits_P1_stat_sts_sts_reg__STATUS_REG EQU CYREG_B0_UDB13_ST

; via8bits_Stat
via8bits_Stat_sts_sts_reg__REMOVED EQU 1

; CounterCLK
CounterCLK__CFG0 EQU CYREG_CLKDIST_DCFG0_CFG0
CounterCLK__CFG1 EQU CYREG_CLKDIST_DCFG0_CFG1
CounterCLK__CFG2 EQU CYREG_CLKDIST_DCFG0_CFG2
CounterCLK__CFG2_SRC_SEL_MASK EQU 0x07
CounterCLK__INDEX EQU 0x00
CounterCLK__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
CounterCLK__PM_ACT_MSK EQU 0x01
CounterCLK__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
CounterCLK__PM_STBY_MSK EQU 0x01

; Miscellaneous
BCLK__BUS_CLK__HZ EQU 24000000
BCLK__BUS_CLK__KHZ EQU 24000
BCLK__BUS_CLK__MHZ EQU 24
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_PANTHER EQU 18
CYDEV_CHIP_DIE_PSOC4A EQU 10
CYDEV_CHIP_DIE_PSOC5LP EQU 17
CYDEV_CHIP_DIE_TMA4 EQU 2
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC5
CYDEV_CHIP_JTAG_ID EQU 0x2E161069
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_MEMBER_4A EQU 10
CYDEV_CHIP_MEMBER_4C EQU 15
CYDEV_CHIP_MEMBER_4D EQU 6
CYDEV_CHIP_MEMBER_4E EQU 4
CYDEV_CHIP_MEMBER_4F EQU 11
CYDEV_CHIP_MEMBER_4G EQU 2
CYDEV_CHIP_MEMBER_4H EQU 9
CYDEV_CHIP_MEMBER_4I EQU 14
CYDEV_CHIP_MEMBER_4J EQU 7
CYDEV_CHIP_MEMBER_4K EQU 8
CYDEV_CHIP_MEMBER_4L EQU 13
CYDEV_CHIP_MEMBER_4M EQU 12
CYDEV_CHIP_MEMBER_4N EQU 5
CYDEV_CHIP_MEMBER_4U EQU 3
CYDEV_CHIP_MEMBER_5A EQU 17
CYDEV_CHIP_MEMBER_5B EQU 16
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_5B
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_MEMBER_USED
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REV_PANTHER_ES0 EQU 0
CYDEV_CHIP_REV_PANTHER_ES1 EQU 1
CYDEV_CHIP_REV_PANTHER_PRODUCTION EQU 1
CYDEV_CHIP_REV_PSOC4A_ES0 EQU 17
CYDEV_CHIP_REV_PSOC4A_PRODUCTION EQU 17
CYDEV_CHIP_REV_PSOC5LP_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5LP_PRODUCTION EQU 0
CYDEV_CHIP_REV_TMA4_ES EQU 17
CYDEV_CHIP_REV_TMA4_ES2 EQU 33
CYDEV_CHIP_REV_TMA4_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_4A_ES0 EQU 17
CYDEV_CHIP_REVISION_4A_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4C_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4D_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4E_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256K EQU 0
CYDEV_CHIP_REVISION_4G_ES EQU 17
CYDEV_CHIP_REVISION_4G_ES2 EQU 33
CYDEV_CHIP_REVISION_4G_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4H_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4I_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4J_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4K_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4L_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4M_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4N_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4U_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_5B_ES0 EQU 0
CYDEV_CHIP_REVISION_5B_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_5B_PRODUCTION
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REVISION_USED
CYDEV_CONFIG_FASTBOOT_ENABLED EQU 1
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIG_UNUSED_IO EQU CYDEV_CONFIG_UNUSED_IO_AllowButWarn
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_CONFIGURATION_COMPRESSED EQU 1
CYDEV_CONFIGURATION_DMA EQU 0
CYDEV_CONFIGURATION_ECC EQU 1
CYDEV_CONFIGURATION_IMOENABLED EQU CYDEV_CONFIG_FASTBOOT_ENABLED
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_COMPRESSED
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_DEBUG_ENABLE_MASK EQU 0x20
CYDEV_DEBUG_ENABLE_REGISTER EQU CYREG_MLOGIC_DEBUG
CYDEV_DEBUGGING_DPS_Disable EQU 3
CYDEV_DEBUGGING_DPS_JTAG_4 EQU 1
CYDEV_DEBUGGING_DPS_JTAG_5 EQU 0
CYDEV_DEBUGGING_DPS_SWD EQU 2
CYDEV_DEBUGGING_DPS_SWD_SWV EQU 6
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_SWD_SWV
CYDEV_DEBUGGING_ENABLE EQU 1
CYDEV_DEBUGGING_XRES EQU 0
CYDEV_DMA_CHANNELS_AVAILABLE EQU 24
CYDEV_ECC_ENABLE EQU 0
CYDEV_HEAP_SIZE EQU 0x80
CYDEV_INSTRUCT_CACHE_ENABLED EQU 1
CYDEV_INTR_RISING EQU 0x00000001
CYDEV_IS_EXPORTING_CODE EQU 0
CYDEV_IS_IMPORTING_CODE EQU 0
CYDEV_PROJ_TYPE EQU 0
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LAUNCHER EQU 5
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER EQU 4
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_PROTECTION_ENABLE EQU 0
CYDEV_STACK_SIZE EQU 0x0800
CYDEV_USE_BUNDLED_CMSIS EQU 1
CYDEV_VARIABLE_VDDA EQU 0
CYDEV_VDDA_MV EQU 5000
CYDEV_VDDD_MV EQU 5000
CYDEV_VDDIO0_MV EQU 5000
CYDEV_VDDIO1_MV EQU 5000
CYDEV_VDDIO2_MV EQU 5000
CYDEV_VDDIO3_MV EQU 5000
CYDEV_VIO0_MV EQU 5000
CYDEV_VIO1_MV EQU 5000
CYDEV_VIO2_MV EQU 5000
CYDEV_VIO3_MV EQU 5000
CYIPBLOCK_ARM_CM3_VERSION EQU 0
CYIPBLOCK_P3_ANAIF_VERSION EQU 0
CYIPBLOCK_P3_CAN_VERSION EQU 0
CYIPBLOCK_P3_CAPSENSE_VERSION EQU 0
CYIPBLOCK_P3_COMP_VERSION EQU 0
CYIPBLOCK_P3_DECIMATOR_VERSION EQU 0
CYIPBLOCK_P3_DFB_VERSION EQU 0
CYIPBLOCK_P3_DMA_VERSION EQU 0
CYIPBLOCK_P3_DRQ_VERSION EQU 0
CYIPBLOCK_P3_DSM_VERSION EQU 0
CYIPBLOCK_P3_EMIF_VERSION EQU 0
CYIPBLOCK_P3_I2C_VERSION EQU 0
CYIPBLOCK_P3_LCD_VERSION EQU 0
CYIPBLOCK_P3_LPF_VERSION EQU 0
CYIPBLOCK_P3_OPAMP_VERSION EQU 0
CYIPBLOCK_P3_PM_VERSION EQU 0
CYIPBLOCK_P3_SCCT_VERSION EQU 0
CYIPBLOCK_P3_TIMER_VERSION EQU 0
CYIPBLOCK_P3_USB_VERSION EQU 0
CYIPBLOCK_P3_VIDAC_VERSION EQU 0
CYIPBLOCK_P3_VREF_VERSION EQU 0
CYIPBLOCK_S8_GPIO_VERSION EQU 0
CYIPBLOCK_S8_IRQ_VERSION EQU 0
CYIPBLOCK_S8_SAR_VERSION EQU 0
CYIPBLOCK_S8_SIO_VERSION EQU 0
CYIPBLOCK_S8_UDB_VERSION EQU 0
DMA_CHANNELS_USED__MASK0 EQU 0x00000000
CYDEV_BOOTLOADER_ENABLE EQU 0
    ENDIF
    END
