<!DOCTYPE html>
<html lang="en">
  <head>
    <meta charset="utf-8" />
    <title>Rapido'25</title>
    <link rel="stylesheet" href="css/main.css" type="text/css" />
  </head>
  <body>
    <header id="banner" class="body">
    <figure>
    <a href="https://rapidoworkshop.github.io/"><img src="images/rapido_trans.png" alt="RAPIDO'25" /></a>
    <!--a href="http://www.hipeac.net/conference"><img src="images/HiPEAC-transparent-smaller.png" alt="HiPEAC" /></a-->
    <a href="https://www.hipeac.net/2025/barcelona/#/"><img src="images/HiPEAC-transparent-smaller.png" alt="HiPEAC" /></a>
    </figure>
    <h1>
      <a href="index.html">RAPIDO'25<br />
        <strong>17th Workshop on<br />
          Rapid Simulation and Performance Evaluation for Design Optimization: Methods and Tools<br />
          January 21, 2025, Barcelona, Spain</strong></a>
    </h1>
    <nav>
    <ul>
      <li><a href="index.html">Home</a></li>
      <!--<li class="active"><a href="#">Home</a></li>-->
      <li><a href="cfp.html">Call for papers</a></li>
      <!--li><a href="keynote.html">Invited speakers</a></li-->
      <li><a href="tpc.html">Committees</a></li>
      <li><a href="program.html">Program and invited speakers</a></li> 
      <li><a href="previous.html">Previous editions</a></li>
      <li><a href="reg.html">Registration & venue</a></li>
    </ul>
    </nav>
    </header>


<section class="body">

<h2>Keynotes:</h2>
10:15 - 11:00 Keynote 1: Jürgen Teich, Friedrich-Alexander-Universität Erlangen-Nürnberg (FAU), Germany
<br>
11:30 - 12:15 Keynote 2: Marc Casas Guix, Barcelona Supercomputing Center (BSC), Spain
<br>
14:00 - 14:45 Keynote 3: Cristina Silvano, Politecnico di Milano, Italy
<br>


<h2>Schedule:</h2>

<h3>
10:00 - 10:15 Workshop Opening
</h3>
<h3>
10:15 - 11:00 Keynote 1:
</h3>
Jürgen Teich, Friedrich-Alexander-Universität Erlangen-Nürnberg (FAU), Germany
<br>
Title: (Re-)Configurable Processor Arrays On-Chip - Co-Design of Architectures and Compilers
<br>
<h3>
11:00 - 11:30 Coffee break
</h3><h3>
11:30 - 12:15 Keynote 2: 
</h3>
Marc Casas Guix, Barcelona Supercomputing Center (BSC), Spain
<br>
Title: Analysis and Simulation of Architectures Supporting the RISC-V “V” Vector Extension.
<br>
<h3>
12:15 - 12:55 Paper Session 1
</h3>
(12:15 - 12:35) Towards Accurate Static Power Model on Multi-Core Operating Systems, G. Barret, D.Chillet, R. Picard and J. Penhoat
<br>
(12:35 - 12:55) DRAMPower 5: An Open-Source Power Simulator for Current Generation DRAM Standards, L. Steiner, T. Psota, M. Mörz, D. Christ, M. Jung and N. Wehn
<h3>
13:00 - 14:00 Buffet Lunch
</h3><h3>
14:00 - 14:45 Keynote 3: 
</h3>
Cristina Silvano, Full Professor of Computer Science and Engineering at Politecnico di Milano
<br>Title: Accelerators for Deep Learning on the Edge
<h3>
14:45 - 15:25 Paper Session 2
</h3>
(14:45 - 15:05) Aspycot: A Spike and Python Co-simulation Testbench for Hardware Monitoring IPs, T. Biton, S. Pillement, O. Gilles, N. Kosmatov and D. Gracia Pérez
<br>
(15:05 - 15:25) Execute Your Darlings: Dynamic Execution of High-Level Formal Specifications for Validation and Early Prototyping, R. Kunzelmann, Z. Tahoun and W. Ecker
<h3>
15:30 - 16:00 Coffee break
</h3><h3>
16:00 - 16:40 Paper Session 3
</h3>
(16:00 - 16:20) Rapid RISC-V Floating Point Vector Simulation, N. Zurstraßen, N. Bosbach, L. Jünger and R. Leupers
<br>
(16:20 - 16:40) Flexible front-end for high level synthesis leveraging heterogeneous compilation, G. Lounes, R. Gerzaguet and M. Gautier
<br><h3>
16:40 - 16:50 Workshop Closing and Best Paper Award
</h3>



</section>


    <footer id="contentinfo" class="body">
    <a href="https://rapidoworkshop.github.io"><img src="images/rapido_trans.png" alt="RAPIDO'25" width=120px /></a>
    <a href="http://www.hipeac.net/conference"><img src="images/HiPEAC-transparent-smaller.png" alt="HiPEAC" width=120px /></a>
    </footer>

  </body>
</html>
