Clock tree timing engine global stage delay update for worstDelay:setup.early...
Clock tree timing engine global stage delay update for worstDelay:setup.early done. (took cpu=0:00:00.1 real=0:00:00.0)
Clock tree timing engine global stage delay update for worstDelay:setup.late...
Clock tree timing engine global stage delay update for worstDelay:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
Clock tree timing engine global stage delay update for bestDelay:hold.early...
Clock tree timing engine global stage delay update for bestDelay:hold.early done. (took cpu=0:00:00.0 real=0:00:00.0)
Clock tree timing engine global stage delay update for bestDelay:hold.late...
Clock tree timing engine global stage delay update for bestDelay:hold.late done. (took cpu=0:00:00.0 real=0:00:00.0)

Skew Group Structure:
=====================

----------------------------------------------------------------------------
Skew Group               Sources    Constrained Sinks    Unconstrained Sinks
----------------------------------------------------------------------------
clk/typConstraintMode       1              136                    0
----------------------------------------------------------------------------

Skew Group Summary:
===================

------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Timing Corner             Skew Group               ID Target    Min ID    Max ID    Avg ID    Std.Dev. ID    Skew Target Type    Skew Target    Skew     Skew window occupancy
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
worstDelay:setup.early    clk/typConstraintMode        -        0.181     0.195     0.190        0.004       ignored                  -         0.013              -
worstDelay:setup.late     clk/typConstraintMode    *0.100       0.182     0.195     0.191        0.004       explicit             0.100         0.013    100% {0.182, 0.195}
bestDelay:hold.early      clk/typConstraintMode        -        0.181     0.195     0.190        0.004       ignored                  -         0.013              -
bestDelay:hold.late       clk/typConstraintMode        -        0.182     0.195     0.191        0.004       ignored                  -         0.013              -
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

* - indicates that target was not met.

Skew Group Min/Max path pins:
=============================

---------------------------------------------------------------------------------------
Timing Corner             Skew Group               Min ID    PathID    Max ID    PathID
---------------------------------------------------------------------------------------
worstDelay:setup.early    clk/typConstraintMode    0.181       1       0.195       2
-    min mult_x_1_clk_r_REG101_S1/CK
-    max clk_r_REG22_S20/CK
worstDelay:setup.late     clk/typConstraintMode    0.182       3       0.195       4
-    min mult_x_1_clk_r_REG101_S1/CK
-    max clk_r_REG22_S20/CK
bestDelay:hold.early      clk/typConstraintMode    0.181       5       0.195       6
-    min mult_x_1_clk_r_REG101_S1/CK
-    max clk_r_REG22_S20/CK
bestDelay:hold.late       clk/typConstraintMode    0.182       7       0.195       8
-    min mult_x_1_clk_r_REG101_S1/CK
-    max clk_r_REG22_S20/CK
---------------------------------------------------------------------------------------

Timing for timing corner worstDelay:setup.early, min clock_path:
================================================================

PathID    : 1
Path type : skew group clk/typConstraintMode (path 1 of 1)
Start     : clk
End       : mult_x_1_clk_r_REG101_S1/CK
Delay     : 0.181

-------------------------------------------------------------------------------------------------
Name  Lib cell     Event  Incr   Arrival  Slew   Cap    Location         Distance  Fanout  Status
                          (ns)   (ns)     (ns)   (pF)                    (um)              
-- Clockpath trace ------------------------------------------------------------------------------
clk
-     -            rise   -       0.000   0.087  0.015  (0.000,0.000)    -            1    
CTS_ccl_a_inv_00006/A
-     CLKINVX8TR   rise   0.000   0.000   0.087  -      (9.600,16.400)    26.000   -       
CTS_ccl_a_inv_00006/Y
-     CLKINVX8TR   fall   0.043   0.043   0.044  0.024  (8.800,16.400)     0.800      1    
CTS_ccl_a_inv_00005/A
-     CLKINVX16TR  fall   0.000   0.043   0.044  -      (15.600,16.000)    7.200   -       
CTS_ccl_a_inv_00005/Y
-     CLKINVX16TR  rise   0.033   0.076   0.035  0.040  (14.800,17.200)    2.000      1    
CTS_ccl_a_inv_00004/A
-     CLKINVX20TR  rise   0.003   0.079   0.035  -      (51.600,70.000)   89.600   -       
CTS_ccl_a_inv_00004/Y
-     CLKINVX20TR  fall   0.038   0.117   0.049  0.095  (52.000,70.400)    0.800      3    
CTS_ccl_a_inv_00002/A
-     CLKINVX16TR  fall   0.002   0.118   0.049  -      (59.600,70.000)    8.000   -       
CTS_ccl_a_inv_00002/Y
-     CLKINVX16TR  rise   0.063   0.181   0.087  0.129  (60.400,68.800)    2.000     33    
mult_x_1_clk_r_REG101_S1/CK
-     DFFHQX1TR    rise   0.000   0.181   0.087  -      (64.000,67.200)    5.200   -       
-------------------------------------------------------------------------------------------------

Timing for timing corner worstDelay:setup.early, max clock_path:
================================================================

PathID    : 2
Path type : skew group clk/typConstraintMode (path 1 of 1)
Start     : clk
End       : clk_r_REG20_S18/CK
Delay     : 0.195

---------------------------------------------------------------------------------------------------
Name  Lib cell     Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
                          (ns)   (ns)     (ns)   (pF)                      (um)              
-- Clockpath trace --------------------------------------------------------------------------------
clk
-     -            rise   -       0.000   0.087  0.015  (0.000,0.000)      -            1    
CTS_ccl_a_inv_00006/A
-     CLKINVX8TR   rise   0.000   0.000   0.087  -      (9.600,16.400)      26.000   -       
CTS_ccl_a_inv_00006/Y
-     CLKINVX8TR   fall   0.043   0.043   0.044  0.024  (8.800,16.400)       0.800      1    
CTS_ccl_a_inv_00005/A
-     CLKINVX16TR  fall   0.000   0.043   0.044  -      (15.600,16.000)      7.200   -       
CTS_ccl_a_inv_00005/Y
-     CLKINVX16TR  rise   0.033   0.076   0.035  0.040  (14.800,17.200)      2.000      1    
CTS_ccl_a_inv_00004/A
-     CLKINVX20TR  rise   0.003   0.079   0.035  -      (51.600,70.000)     89.600   -       
CTS_ccl_a_inv_00004/Y
-     CLKINVX20TR  fall   0.038   0.117   0.049  0.095  (52.000,70.400)      0.800      3    
CTS_ccl_a_inv_00001/A
-     CLKINVX20TR  fall   0.004   0.121   0.049  -      (103.600,102.400)   83.600   -       
CTS_ccl_a_inv_00001/Y
-     CLKINVX20TR  rise   0.067   0.188   0.097  0.172  (103.200,102.000)    0.800     50    
clk_r_REG20_S18/CK
-     DFFSX2TR     rise   0.006   0.195   0.098  -      (140.800,134.800)   70.400   -       
---------------------------------------------------------------------------------------------------

Timing for timing corner worstDelay:setup.late, min clock_path:
===============================================================

PathID    : 3
Path type : skew group clk/typConstraintMode (path 1 of 1)
Start     : clk
End       : mult_x_1_clk_r_REG101_S1/CK
Delay     : 0.182

-------------------------------------------------------------------------------------------------
Name  Lib cell     Event  Incr   Arrival  Slew   Cap    Location         Distance  Fanout  Status
                          (ns)   (ns)     (ns)   (pF)                    (um)              
-- Clockpath trace ------------------------------------------------------------------------------
clk
-     -            rise   -       0.000   0.087  0.015  (0.000,0.000)    -            1    
CTS_ccl_a_inv_00006/A
-     CLKINVX8TR   rise   0.001   0.001   0.087  -      (9.600,16.400)    26.000   -       
CTS_ccl_a_inv_00006/Y
-     CLKINVX8TR   fall   0.043   0.043   0.044  0.024  (8.800,16.400)     0.800      1    
CTS_ccl_a_inv_00005/A
-     CLKINVX16TR  fall   0.001   0.044   0.044  -      (15.600,16.000)    7.200   -       
CTS_ccl_a_inv_00005/Y
-     CLKINVX16TR  rise   0.033   0.076   0.035  0.040  (14.800,17.200)    2.000      1    
CTS_ccl_a_inv_00004/A
-     CLKINVX20TR  rise   0.003   0.080   0.035  -      (51.600,70.000)   89.600   -       
CTS_ccl_a_inv_00004/Y
-     CLKINVX20TR  fall   0.038   0.117   0.049  0.095  (52.000,70.400)    0.800      3    
CTS_ccl_a_inv_00002/A
-     CLKINVX16TR  fall   0.002   0.119   0.049  -      (59.600,70.000)    8.000   -       
CTS_ccl_a_inv_00002/Y
-     CLKINVX16TR  rise   0.063   0.182   0.087  0.129  (60.400,68.800)    2.000     33    
mult_x_1_clk_r_REG101_S1/CK
-     DFFHQX1TR    rise   0.000   0.182   0.087  -      (64.000,67.200)    5.200   -       
-------------------------------------------------------------------------------------------------

Timing for timing corner worstDelay:setup.late, max clock_path:
===============================================================

PathID    : 4
Path type : skew group clk/typConstraintMode (path 1 of 1)
Start     : clk
End       : clk_r_REG20_S18/CK
Delay     : 0.195

---------------------------------------------------------------------------------------------------
Name  Lib cell     Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
                          (ns)   (ns)     (ns)   (pF)                      (um)              
-- Clockpath trace --------------------------------------------------------------------------------
clk
-     -            rise   -       0.000   0.087  0.015  (0.000,0.000)      -            1    
CTS_ccl_a_inv_00006/A
-     CLKINVX8TR   rise   0.001   0.001   0.087  -      (9.600,16.400)      26.000   -       
CTS_ccl_a_inv_00006/Y
-     CLKINVX8TR   fall   0.043   0.043   0.044  0.024  (8.800,16.400)       0.800      1    
CTS_ccl_a_inv_00005/A
-     CLKINVX16TR  fall   0.001   0.044   0.044  -      (15.600,16.000)      7.200   -       
CTS_ccl_a_inv_00005/Y
-     CLKINVX16TR  rise   0.033   0.076   0.035  0.040  (14.800,17.200)      2.000      1    
CTS_ccl_a_inv_00004/A
-     CLKINVX20TR  rise   0.003   0.080   0.035  -      (51.600,70.000)     89.600   -       
CTS_ccl_a_inv_00004/Y
-     CLKINVX20TR  fall   0.038   0.117   0.049  0.095  (52.000,70.400)      0.800      3    
CTS_ccl_a_inv_00001/A
-     CLKINVX20TR  fall   0.004   0.122   0.049  -      (103.600,102.400)   83.600   -       
CTS_ccl_a_inv_00001/Y
-     CLKINVX20TR  rise   0.067   0.189   0.097  0.172  (103.200,102.000)    0.800     50    
clk_r_REG20_S18/CK
-     DFFSX2TR     rise   0.006   0.195   0.098  -      (140.800,134.800)   70.400   -       
---------------------------------------------------------------------------------------------------

Timing for timing corner bestDelay:hold.early, min clock_path:
==============================================================

PathID    : 5
Path type : skew group clk/typConstraintMode (path 1 of 1)
Start     : clk
End       : mult_x_1_clk_r_REG101_S1/CK
Delay     : 0.181

-------------------------------------------------------------------------------------------------
Name  Lib cell     Event  Incr   Arrival  Slew   Cap    Location         Distance  Fanout  Status
                          (ns)   (ns)     (ns)   (pF)                    (um)              
-- Clockpath trace ------------------------------------------------------------------------------
clk
-     -            rise   -       0.000   0.087  0.015  (0.000,0.000)    -            1    
CTS_ccl_a_inv_00006/A
-     CLKINVX8TR   rise   0.000   0.000   0.087  -      (9.600,16.400)    26.000   -       
CTS_ccl_a_inv_00006/Y
-     CLKINVX8TR   fall   0.043   0.043   0.044  0.024  (8.800,16.400)     0.800      1    
CTS_ccl_a_inv_00005/A
-     CLKINVX16TR  fall   0.000   0.043   0.044  -      (15.600,16.000)    7.200   -       
CTS_ccl_a_inv_00005/Y
-     CLKINVX16TR  rise   0.033   0.076   0.035  0.040  (14.800,17.200)    2.000      1    
CTS_ccl_a_inv_00004/A
-     CLKINVX20TR  rise   0.003   0.079   0.035  -      (51.600,70.000)   89.600   -       
CTS_ccl_a_inv_00004/Y
-     CLKINVX20TR  fall   0.038   0.117   0.049  0.095  (52.000,70.400)    0.800      3    
CTS_ccl_a_inv_00002/A
-     CLKINVX16TR  fall   0.002   0.118   0.049  -      (59.600,70.000)    8.000   -       
CTS_ccl_a_inv_00002/Y
-     CLKINVX16TR  rise   0.063   0.181   0.087  0.129  (60.400,68.800)    2.000     33    
mult_x_1_clk_r_REG101_S1/CK
-     DFFHQX1TR    rise   0.000   0.181   0.087  -      (64.000,67.200)    5.200   -       
-------------------------------------------------------------------------------------------------

Timing for timing corner bestDelay:hold.early, max clock_path:
==============================================================

PathID    : 6
Path type : skew group clk/typConstraintMode (path 1 of 1)
Start     : clk
End       : clk_r_REG20_S18/CK
Delay     : 0.195

---------------------------------------------------------------------------------------------------
Name  Lib cell     Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
                          (ns)   (ns)     (ns)   (pF)                      (um)              
-- Clockpath trace --------------------------------------------------------------------------------
clk
-     -            rise   -       0.000   0.087  0.015  (0.000,0.000)      -            1    
CTS_ccl_a_inv_00006/A
-     CLKINVX8TR   rise   0.000   0.000   0.087  -      (9.600,16.400)      26.000   -       
CTS_ccl_a_inv_00006/Y
-     CLKINVX8TR   fall   0.043   0.043   0.044  0.024  (8.800,16.400)       0.800      1    
CTS_ccl_a_inv_00005/A
-     CLKINVX16TR  fall   0.000   0.043   0.044  -      (15.600,16.000)      7.200   -       
CTS_ccl_a_inv_00005/Y
-     CLKINVX16TR  rise   0.033   0.076   0.035  0.040  (14.800,17.200)      2.000      1    
CTS_ccl_a_inv_00004/A
-     CLKINVX20TR  rise   0.003   0.079   0.035  -      (51.600,70.000)     89.600   -       
CTS_ccl_a_inv_00004/Y
-     CLKINVX20TR  fall   0.038   0.117   0.049  0.095  (52.000,70.400)      0.800      3    
CTS_ccl_a_inv_00001/A
-     CLKINVX20TR  fall   0.004   0.121   0.049  -      (103.600,102.400)   83.600   -       
CTS_ccl_a_inv_00001/Y
-     CLKINVX20TR  rise   0.067   0.188   0.097  0.172  (103.200,102.000)    0.800     50    
clk_r_REG20_S18/CK
-     DFFSX2TR     rise   0.006   0.195   0.098  -      (140.800,134.800)   70.400   -       
---------------------------------------------------------------------------------------------------

Timing for timing corner bestDelay:hold.late, min clock_path:
=============================================================

PathID    : 7
Path type : skew group clk/typConstraintMode (path 1 of 1)
Start     : clk
End       : mult_x_1_clk_r_REG101_S1/CK
Delay     : 0.182

-------------------------------------------------------------------------------------------------
Name  Lib cell     Event  Incr   Arrival  Slew   Cap    Location         Distance  Fanout  Status
                          (ns)   (ns)     (ns)   (pF)                    (um)              
-- Clockpath trace ------------------------------------------------------------------------------
clk
-     -            rise   -       0.000   0.087  0.015  (0.000,0.000)    -            1    
CTS_ccl_a_inv_00006/A
-     CLKINVX8TR   rise   0.001   0.001   0.087  -      (9.600,16.400)    26.000   -       
CTS_ccl_a_inv_00006/Y
-     CLKINVX8TR   fall   0.043   0.043   0.044  0.024  (8.800,16.400)     0.800      1    
CTS_ccl_a_inv_00005/A
-     CLKINVX16TR  fall   0.001   0.044   0.044  -      (15.600,16.000)    7.200   -       
CTS_ccl_a_inv_00005/Y
-     CLKINVX16TR  rise   0.033   0.076   0.035  0.040  (14.800,17.200)    2.000      1    
CTS_ccl_a_inv_00004/A
-     CLKINVX20TR  rise   0.003   0.080   0.035  -      (51.600,70.000)   89.600   -       
CTS_ccl_a_inv_00004/Y
-     CLKINVX20TR  fall   0.038   0.117   0.049  0.095  (52.000,70.400)    0.800      3    
CTS_ccl_a_inv_00002/A
-     CLKINVX16TR  fall   0.002   0.119   0.049  -      (59.600,70.000)    8.000   -       
CTS_ccl_a_inv_00002/Y
-     CLKINVX16TR  rise   0.063   0.182   0.087  0.129  (60.400,68.800)    2.000     33    
mult_x_1_clk_r_REG101_S1/CK
-     DFFHQX1TR    rise   0.000   0.182   0.087  -      (64.000,67.200)    5.200   -       
-------------------------------------------------------------------------------------------------

Timing for timing corner bestDelay:hold.late, max clock_path:
=============================================================

PathID    : 8
Path type : skew group clk/typConstraintMode (path 1 of 1)
Start     : clk
End       : clk_r_REG20_S18/CK
Delay     : 0.195

---------------------------------------------------------------------------------------------------
Name  Lib cell     Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
                          (ns)   (ns)     (ns)   (pF)                      (um)              
-- Clockpath trace --------------------------------------------------------------------------------
clk
-     -            rise   -       0.000   0.087  0.015  (0.000,0.000)      -            1    
CTS_ccl_a_inv_00006/A
-     CLKINVX8TR   rise   0.001   0.001   0.087  -      (9.600,16.400)      26.000   -       
CTS_ccl_a_inv_00006/Y
-     CLKINVX8TR   fall   0.043   0.043   0.044  0.024  (8.800,16.400)       0.800      1    
CTS_ccl_a_inv_00005/A
-     CLKINVX16TR  fall   0.001   0.044   0.044  -      (15.600,16.000)      7.200   -       
CTS_ccl_a_inv_00005/Y
-     CLKINVX16TR  rise   0.033   0.076   0.035  0.040  (14.800,17.200)      2.000      1    
CTS_ccl_a_inv_00004/A
-     CLKINVX20TR  rise   0.003   0.080   0.035  -      (51.600,70.000)     89.600   -       
CTS_ccl_a_inv_00004/Y
-     CLKINVX20TR  fall   0.038   0.117   0.049  0.095  (52.000,70.400)      0.800      3    
CTS_ccl_a_inv_00001/A
-     CLKINVX20TR  fall   0.004   0.122   0.049  -      (103.600,102.400)   83.600   -       
CTS_ccl_a_inv_00001/Y
-     CLKINVX20TR  rise   0.067   0.189   0.097  0.172  (103.200,102.000)    0.800     50    
clk_r_REG20_S18/CK
-     DFFSX2TR     rise   0.006   0.195   0.098  -      (140.800,134.800)   70.400   -       
---------------------------------------------------------------------------------------------------


