UVM_WARNING @ 0: reporter [TPRGED] Type name 'Simple#(E)' already registered with factory. No string-based lookup support for multiple types with the same type name.
UVM_WARNING @ 0: reporter [TPRGED] Type name 'Simple#(E)' already registered with factory. No string-based lookup support for multiple types with the same type name.
UVM_WARNING @ 0: reporter [TPRGED] Type name 'Simple#(E)' already registered with factory. No string-based lookup support for multiple types with the same type name.
UVM_WARNING @ 0: reporter [TPRGED] Type name 'Simple#(E)' already registered with factory. No string-based lookup support for multiple types with the same type name.
UVM_WARNING @ 0: reporter [TPRGED] Type name 'Simple#(E)' already registered with factory. No string-based lookup support for multiple types with the same type name.
UVM_WARNING @ 0: reporter [TPRGED] Type name 'Simple#(E)' already registered with factory. No string-based lookup support for multiple types with the same type name.
UVM_WARNING @ 0: reporter [TPRGED] Type name 'Simple#(E)' already registered with factory. No string-based lookup support for multiple types with the same type name.
UVM_INFO uvm/src/base/uvm_root.svh(449) @ 0: reporter [UVM/RELNOTES] 
  ***********       IMPORTANT RELEASE NOTES         ************

  This implementation of the UVM Library deviates from the 1800.2-2017
  standard.  See the DEVIATIONS.md file contained in the release
  for more details.

----------------------------------------------------------------
Accellera:1800.2-2017:UVM:1.0

All copyright owners for this kit are listed in NOTICE.txt
All Rights Reserved Worldwide
----------------------------------------------------------------

      (Specify +UVM_NO_RELNOTES to turn off this notice)

UVM_INFO tests/uvm-tests/uvm_test.sv(16) @ 0: reporter [RESULT] new uvm_class created
UVM_INFO @ 0: reporter [RNTST] Running test ...
UVM_INFO tests/uvm-tests/uvm_test.sv(21) @ 0: reporter [RESULT] build phase completed
UVM_INFO tests/uvm-tests/uvm_test.sv(26) @ 0: reporter [RESULT] connect phase completed
UVM_WARNING uvm/src/comps/uvm_driver.svh(90) @ 0: C [DRVCONNECT] the driver is not connected to a sequencer via the standard mechanisms enabled by connect()
UVM_INFO tests/uvm-tests/uvm_test.sv(31) @ 0: reporter [RESULT] end of elaboration phase completed
UVM_INFO uvm/src/base/uvm_traversal.svh(289) @ 0: reporter [UVM/COMP/NAMECHECK] This implementation of the component name checks requires DPI to be enabled
UVM_WARNING uvm/src/base/uvm_traversal.svh(274) @ 0: reporter [UVM/COMP/NAME] the name "C" of the component "C" violates the uvm component name constraints
UVM_WARNING uvm/src/base/uvm_traversal.svh(274) @ 0: reporter [UVM/COMP/NAME] the name "rsp_port" of the component "C.rsp_port" violates the uvm component name constraints
UVM_WARNING uvm/src/base/uvm_traversal.svh(274) @ 0: reporter [UVM/COMP/NAME] the name "seq_item_port" of the component "C.seq_item_port" violates the uvm component name constraints
UVM_INFO tests/uvm-tests/uvm_test.sv(36) @ 0: reporter [RESULT] start of simulation phase completed
UVM_INFO tests/uvm-tests/uvm_test.sv(40) @ 0: reporter [RESULT] run phase phase completed
UVM_INFO tests/uvm-tests/uvm_test.sv(45) @ 0: reporter [RESULT] extract phase completed
UVM_INFO tests/uvm-tests/uvm_test.sv(50) @ 0: reporter [RESULT] check phase completed
UVM_INFO tests/uvm-tests/uvm_test.sv(55) @ 0: reporter [RESULT] report phase completed
UVM_INFO uvm/src/base/uvm_report_server.svh(864) @ 0: reporter [UVM/REPORT/SERVER] 
--- UVM Report Summary ---

** Report counts by severity
UVM_INFO :   12
UVM_WARNING :   11
UVM_ERROR :    0
UVM_FATAL :    0
** Report counts by id
[DRVCONNECT]     1
[RESULT]     9
[RNTST]     1
[TPRGED]     7
[UVM/COMP/NAME]     3
[UVM/COMP/NAMECHECK]     1
[UVM/RELNOTES]     1

- uvm/src/base/uvm_root.svh:585: Verilog $finish
