 
****************************************
Report : area
Design : top
Version: T-2022.03
Date   : Sun Dec 25 00:17:42 2022
****************************************

Library(s) Used:

    fsa0m_a_generic_core_ss1p62v125c (File: /usr/cad/CBDK/CBDK018_UMC_Faraday_v1.0/orig_lib/fsa0m_a/2009Q2v2.0/GENERIC_CORE/FrontEnd/synopsys/fsa0m_a_generic_core_ss1p62v125c.db)
    SRAM_WC (File: /home/GuangYuHuang/VLSI2022/HW4/SPYGLASSPASS/12_23_012pass/N26XXXXXX/sim/SRAM/SRAM_WC.db)
    tag_array_WC (File: /home/GuangYuHuang/VLSI2022/HW4/SPYGLASSPASS/12_23_012pass/N26XXXXXX/sim/tag_array/tag_array_WC.db)
    data_array_WC (File: /home/GuangYuHuang/VLSI2022/HW4/SPYGLASSPASS/12_23_012pass/N26XXXXXX/sim/data_array/data_array_WC.db)

Number of ports:                        10339
Number of nets:                         33946
Number of cells:                        24098
Number of combinational cells:          19181
Number of sequential cells:              4855
Number of macros/black boxes:               6
Number of buf/inv:                       5986
Number of references:                      19

Combinational area:             320798.217512
Buf/Inv area:                    63514.684157
Noncombinational area:          259605.263527
Macro/Black Box area:          6059206.679688
Net Interconnect area:      undefined  (Wire load has zero net area)

Total cell area:               6639610.160727
Total area:                 undefined
1
