Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Mon May 13 14:53:11 2024
| Host         : DESKTOP-LBE2VK7 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file led_animation_timing_summary_routed.rpt -pb led_animation_timing_summary_routed.pb -rpx led_animation_timing_summary_routed.rpx -warn_on_violation
| Design       : led_animation
| Device       : 7a50t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    57          
TIMING-18  Warning           Missing input or output delay  4           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (57)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (73)
5. checking no_input_delay (3)
6. checking no_output_delay (15)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (57)
-------------------------
 There are 40 register/latch pins with no clock driven by root clock pin: clk_div/divided_clock_reg/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: display_driver/clk_div/divided_clock_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (73)
-------------------------------------------------
 There are 73 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (15)
--------------------------------
 There are 15 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.369        0.000                      0                  392        0.152        0.000                      0                  392        4.500        0.000                       0                   251  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.369        0.000                      0                  392        0.152        0.000                      0                  392        4.500        0.000                       0                   251  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.369ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.152ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.369ns  (required time - arrival time)
  Source:                 clock_period_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div/counter_value_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.216ns  (logic 1.931ns (45.798%)  route 2.285ns (54.202%))
  Logic Levels:           8  (CARRY4=7 LUT4=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.815ns = ( 14.815 - 10.000 ) 
    Source Clock Delay      (SCD):    5.118ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=250, routed)         1.566     5.118    clk_IBUF_BUFG
    SLICE_X40Y40         FDRE                                         r  clock_period_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y40         FDRE (Prop_fdre_C_Q)         0.419     5.537 r  clock_period_reg[9]/Q
                         net (fo=4, routed)           1.003     6.540    clk_div/Q[9]
    SLICE_X37Y40         LUT4 (Prop_lut4_I3_O)        0.296     6.836 r  clk_div/divided_clock0_carry__0_i_8/O
                         net (fo=1, routed)           0.000     6.836    clk_div/divided_clock0_carry__0_i_8_n_0
    SLICE_X37Y40         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.368 r  clk_div/divided_clock0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.368    clk_div/divided_clock0_carry__0_n_0
    SLICE_X37Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.482 r  clk_div/divided_clock0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.482    clk_div/divided_clock0_carry__1_n_0
    SLICE_X37Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.596 r  clk_div/divided_clock0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.596    clk_div/divided_clock0_carry__2_n_0
    SLICE_X37Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.710 r  clk_div/divided_clock0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.710    clk_div/divided_clock0_carry__3_n_0
    SLICE_X37Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.824 r  clk_div/divided_clock0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     7.824    clk_div/divided_clock0_carry__4_n_0
    SLICE_X37Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.938 r  clk_div/divided_clock0_carry__5/CO[3]
                         net (fo=1, routed)           0.000     7.938    clk_div/divided_clock0_carry__5_n_0
    SLICE_X37Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.052 r  clk_div/divided_clock0_carry__6/CO[3]
                         net (fo=65, routed)          1.282     9.334    clk_div/divided_clock0_carry__6_n_0
    SLICE_X36Y36         FDRE                                         r  clk_div/counter_value_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=250, routed)         1.443    14.815    clk_div/clk_IBUF_BUFG
    SLICE_X36Y36         FDRE                                         r  clk_div/counter_value_reg[0]/C
                         clock pessimism              0.259    15.074    
                         clock uncertainty           -0.035    15.038    
    SLICE_X36Y36         FDRE (Setup_fdre_C_R)       -0.335    14.703    clk_div/counter_value_reg[0]
  -------------------------------------------------------------------
                         required time                         14.703    
                         arrival time                          -9.334    
  -------------------------------------------------------------------
                         slack                                  5.369    

Slack (MET) :             5.369ns  (required time - arrival time)
  Source:                 clock_period_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div/counter_value_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.216ns  (logic 1.931ns (45.798%)  route 2.285ns (54.202%))
  Logic Levels:           8  (CARRY4=7 LUT4=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.815ns = ( 14.815 - 10.000 ) 
    Source Clock Delay      (SCD):    5.118ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=250, routed)         1.566     5.118    clk_IBUF_BUFG
    SLICE_X40Y40         FDRE                                         r  clock_period_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y40         FDRE (Prop_fdre_C_Q)         0.419     5.537 r  clock_period_reg[9]/Q
                         net (fo=4, routed)           1.003     6.540    clk_div/Q[9]
    SLICE_X37Y40         LUT4 (Prop_lut4_I3_O)        0.296     6.836 r  clk_div/divided_clock0_carry__0_i_8/O
                         net (fo=1, routed)           0.000     6.836    clk_div/divided_clock0_carry__0_i_8_n_0
    SLICE_X37Y40         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.368 r  clk_div/divided_clock0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.368    clk_div/divided_clock0_carry__0_n_0
    SLICE_X37Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.482 r  clk_div/divided_clock0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.482    clk_div/divided_clock0_carry__1_n_0
    SLICE_X37Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.596 r  clk_div/divided_clock0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.596    clk_div/divided_clock0_carry__2_n_0
    SLICE_X37Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.710 r  clk_div/divided_clock0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.710    clk_div/divided_clock0_carry__3_n_0
    SLICE_X37Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.824 r  clk_div/divided_clock0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     7.824    clk_div/divided_clock0_carry__4_n_0
    SLICE_X37Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.938 r  clk_div/divided_clock0_carry__5/CO[3]
                         net (fo=1, routed)           0.000     7.938    clk_div/divided_clock0_carry__5_n_0
    SLICE_X37Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.052 r  clk_div/divided_clock0_carry__6/CO[3]
                         net (fo=65, routed)          1.282     9.334    clk_div/divided_clock0_carry__6_n_0
    SLICE_X36Y36         FDRE                                         r  clk_div/counter_value_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=250, routed)         1.443    14.815    clk_div/clk_IBUF_BUFG
    SLICE_X36Y36         FDRE                                         r  clk_div/counter_value_reg[1]/C
                         clock pessimism              0.259    15.074    
                         clock uncertainty           -0.035    15.038    
    SLICE_X36Y36         FDRE (Setup_fdre_C_R)       -0.335    14.703    clk_div/counter_value_reg[1]
  -------------------------------------------------------------------
                         required time                         14.703    
                         arrival time                          -9.334    
  -------------------------------------------------------------------
                         slack                                  5.369    

Slack (MET) :             5.369ns  (required time - arrival time)
  Source:                 clock_period_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div/counter_value_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.216ns  (logic 1.931ns (45.798%)  route 2.285ns (54.202%))
  Logic Levels:           8  (CARRY4=7 LUT4=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.815ns = ( 14.815 - 10.000 ) 
    Source Clock Delay      (SCD):    5.118ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=250, routed)         1.566     5.118    clk_IBUF_BUFG
    SLICE_X40Y40         FDRE                                         r  clock_period_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y40         FDRE (Prop_fdre_C_Q)         0.419     5.537 r  clock_period_reg[9]/Q
                         net (fo=4, routed)           1.003     6.540    clk_div/Q[9]
    SLICE_X37Y40         LUT4 (Prop_lut4_I3_O)        0.296     6.836 r  clk_div/divided_clock0_carry__0_i_8/O
                         net (fo=1, routed)           0.000     6.836    clk_div/divided_clock0_carry__0_i_8_n_0
    SLICE_X37Y40         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.368 r  clk_div/divided_clock0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.368    clk_div/divided_clock0_carry__0_n_0
    SLICE_X37Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.482 r  clk_div/divided_clock0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.482    clk_div/divided_clock0_carry__1_n_0
    SLICE_X37Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.596 r  clk_div/divided_clock0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.596    clk_div/divided_clock0_carry__2_n_0
    SLICE_X37Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.710 r  clk_div/divided_clock0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.710    clk_div/divided_clock0_carry__3_n_0
    SLICE_X37Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.824 r  clk_div/divided_clock0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     7.824    clk_div/divided_clock0_carry__4_n_0
    SLICE_X37Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.938 r  clk_div/divided_clock0_carry__5/CO[3]
                         net (fo=1, routed)           0.000     7.938    clk_div/divided_clock0_carry__5_n_0
    SLICE_X37Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.052 r  clk_div/divided_clock0_carry__6/CO[3]
                         net (fo=65, routed)          1.282     9.334    clk_div/divided_clock0_carry__6_n_0
    SLICE_X36Y36         FDRE                                         r  clk_div/counter_value_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=250, routed)         1.443    14.815    clk_div/clk_IBUF_BUFG
    SLICE_X36Y36         FDRE                                         r  clk_div/counter_value_reg[2]/C
                         clock pessimism              0.259    15.074    
                         clock uncertainty           -0.035    15.038    
    SLICE_X36Y36         FDRE (Setup_fdre_C_R)       -0.335    14.703    clk_div/counter_value_reg[2]
  -------------------------------------------------------------------
                         required time                         14.703    
                         arrival time                          -9.334    
  -------------------------------------------------------------------
                         slack                                  5.369    

Slack (MET) :             5.369ns  (required time - arrival time)
  Source:                 clock_period_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div/counter_value_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.216ns  (logic 1.931ns (45.798%)  route 2.285ns (54.202%))
  Logic Levels:           8  (CARRY4=7 LUT4=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.815ns = ( 14.815 - 10.000 ) 
    Source Clock Delay      (SCD):    5.118ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=250, routed)         1.566     5.118    clk_IBUF_BUFG
    SLICE_X40Y40         FDRE                                         r  clock_period_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y40         FDRE (Prop_fdre_C_Q)         0.419     5.537 r  clock_period_reg[9]/Q
                         net (fo=4, routed)           1.003     6.540    clk_div/Q[9]
    SLICE_X37Y40         LUT4 (Prop_lut4_I3_O)        0.296     6.836 r  clk_div/divided_clock0_carry__0_i_8/O
                         net (fo=1, routed)           0.000     6.836    clk_div/divided_clock0_carry__0_i_8_n_0
    SLICE_X37Y40         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.368 r  clk_div/divided_clock0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.368    clk_div/divided_clock0_carry__0_n_0
    SLICE_X37Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.482 r  clk_div/divided_clock0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.482    clk_div/divided_clock0_carry__1_n_0
    SLICE_X37Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.596 r  clk_div/divided_clock0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.596    clk_div/divided_clock0_carry__2_n_0
    SLICE_X37Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.710 r  clk_div/divided_clock0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.710    clk_div/divided_clock0_carry__3_n_0
    SLICE_X37Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.824 r  clk_div/divided_clock0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     7.824    clk_div/divided_clock0_carry__4_n_0
    SLICE_X37Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.938 r  clk_div/divided_clock0_carry__5/CO[3]
                         net (fo=1, routed)           0.000     7.938    clk_div/divided_clock0_carry__5_n_0
    SLICE_X37Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.052 r  clk_div/divided_clock0_carry__6/CO[3]
                         net (fo=65, routed)          1.282     9.334    clk_div/divided_clock0_carry__6_n_0
    SLICE_X36Y36         FDRE                                         r  clk_div/counter_value_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=250, routed)         1.443    14.815    clk_div/clk_IBUF_BUFG
    SLICE_X36Y36         FDRE                                         r  clk_div/counter_value_reg[3]/C
                         clock pessimism              0.259    15.074    
                         clock uncertainty           -0.035    15.038    
    SLICE_X36Y36         FDRE (Setup_fdre_C_R)       -0.335    14.703    clk_div/counter_value_reg[3]
  -------------------------------------------------------------------
                         required time                         14.703    
                         arrival time                          -9.334    
  -------------------------------------------------------------------
                         slack                                  5.369    

Slack (MET) :             5.371ns  (required time - arrival time)
  Source:                 clock_period_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div/counter_value_reg[60]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.125ns  (logic 1.931ns (46.815%)  route 2.194ns (53.184%))
  Logic Levels:           8  (CARRY4=7 LUT4=1)
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.804ns = ( 14.804 - 10.000 ) 
    Source Clock Delay      (SCD):    5.118ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=250, routed)         1.566     5.118    clk_IBUF_BUFG
    SLICE_X40Y40         FDRE                                         r  clock_period_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y40         FDRE (Prop_fdre_C_Q)         0.419     5.537 r  clock_period_reg[9]/Q
                         net (fo=4, routed)           1.003     6.540    clk_div/Q[9]
    SLICE_X37Y40         LUT4 (Prop_lut4_I3_O)        0.296     6.836 r  clk_div/divided_clock0_carry__0_i_8/O
                         net (fo=1, routed)           0.000     6.836    clk_div/divided_clock0_carry__0_i_8_n_0
    SLICE_X37Y40         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.368 r  clk_div/divided_clock0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.368    clk_div/divided_clock0_carry__0_n_0
    SLICE_X37Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.482 r  clk_div/divided_clock0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.482    clk_div/divided_clock0_carry__1_n_0
    SLICE_X37Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.596 r  clk_div/divided_clock0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.596    clk_div/divided_clock0_carry__2_n_0
    SLICE_X37Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.710 r  clk_div/divided_clock0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.710    clk_div/divided_clock0_carry__3_n_0
    SLICE_X37Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.824 r  clk_div/divided_clock0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     7.824    clk_div/divided_clock0_carry__4_n_0
    SLICE_X37Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.938 r  clk_div/divided_clock0_carry__5/CO[3]
                         net (fo=1, routed)           0.000     7.938    clk_div/divided_clock0_carry__5_n_0
    SLICE_X37Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.052 r  clk_div/divided_clock0_carry__6/CO[3]
                         net (fo=65, routed)          1.190     9.243    clk_div/divided_clock0_carry__6_n_0
    SLICE_X36Y51         FDRE                                         r  clk_div/counter_value_reg[60]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=250, routed)         1.433    14.804    clk_div/clk_IBUF_BUFG
    SLICE_X36Y51         FDRE                                         r  clk_div/counter_value_reg[60]/C
                         clock pessimism              0.180    14.984    
                         clock uncertainty           -0.035    14.949    
    SLICE_X36Y51         FDRE (Setup_fdre_C_R)       -0.335    14.614    clk_div/counter_value_reg[60]
  -------------------------------------------------------------------
                         required time                         14.614    
                         arrival time                          -9.243    
  -------------------------------------------------------------------
                         slack                                  5.371    

Slack (MET) :             5.371ns  (required time - arrival time)
  Source:                 clock_period_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div/counter_value_reg[61]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.125ns  (logic 1.931ns (46.815%)  route 2.194ns (53.184%))
  Logic Levels:           8  (CARRY4=7 LUT4=1)
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.804ns = ( 14.804 - 10.000 ) 
    Source Clock Delay      (SCD):    5.118ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=250, routed)         1.566     5.118    clk_IBUF_BUFG
    SLICE_X40Y40         FDRE                                         r  clock_period_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y40         FDRE (Prop_fdre_C_Q)         0.419     5.537 r  clock_period_reg[9]/Q
                         net (fo=4, routed)           1.003     6.540    clk_div/Q[9]
    SLICE_X37Y40         LUT4 (Prop_lut4_I3_O)        0.296     6.836 r  clk_div/divided_clock0_carry__0_i_8/O
                         net (fo=1, routed)           0.000     6.836    clk_div/divided_clock0_carry__0_i_8_n_0
    SLICE_X37Y40         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.368 r  clk_div/divided_clock0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.368    clk_div/divided_clock0_carry__0_n_0
    SLICE_X37Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.482 r  clk_div/divided_clock0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.482    clk_div/divided_clock0_carry__1_n_0
    SLICE_X37Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.596 r  clk_div/divided_clock0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.596    clk_div/divided_clock0_carry__2_n_0
    SLICE_X37Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.710 r  clk_div/divided_clock0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.710    clk_div/divided_clock0_carry__3_n_0
    SLICE_X37Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.824 r  clk_div/divided_clock0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     7.824    clk_div/divided_clock0_carry__4_n_0
    SLICE_X37Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.938 r  clk_div/divided_clock0_carry__5/CO[3]
                         net (fo=1, routed)           0.000     7.938    clk_div/divided_clock0_carry__5_n_0
    SLICE_X37Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.052 r  clk_div/divided_clock0_carry__6/CO[3]
                         net (fo=65, routed)          1.190     9.243    clk_div/divided_clock0_carry__6_n_0
    SLICE_X36Y51         FDRE                                         r  clk_div/counter_value_reg[61]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=250, routed)         1.433    14.804    clk_div/clk_IBUF_BUFG
    SLICE_X36Y51         FDRE                                         r  clk_div/counter_value_reg[61]/C
                         clock pessimism              0.180    14.984    
                         clock uncertainty           -0.035    14.949    
    SLICE_X36Y51         FDRE (Setup_fdre_C_R)       -0.335    14.614    clk_div/counter_value_reg[61]
  -------------------------------------------------------------------
                         required time                         14.614    
                         arrival time                          -9.243    
  -------------------------------------------------------------------
                         slack                                  5.371    

Slack (MET) :             5.371ns  (required time - arrival time)
  Source:                 clock_period_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div/counter_value_reg[62]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.125ns  (logic 1.931ns (46.815%)  route 2.194ns (53.184%))
  Logic Levels:           8  (CARRY4=7 LUT4=1)
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.804ns = ( 14.804 - 10.000 ) 
    Source Clock Delay      (SCD):    5.118ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=250, routed)         1.566     5.118    clk_IBUF_BUFG
    SLICE_X40Y40         FDRE                                         r  clock_period_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y40         FDRE (Prop_fdre_C_Q)         0.419     5.537 r  clock_period_reg[9]/Q
                         net (fo=4, routed)           1.003     6.540    clk_div/Q[9]
    SLICE_X37Y40         LUT4 (Prop_lut4_I3_O)        0.296     6.836 r  clk_div/divided_clock0_carry__0_i_8/O
                         net (fo=1, routed)           0.000     6.836    clk_div/divided_clock0_carry__0_i_8_n_0
    SLICE_X37Y40         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.368 r  clk_div/divided_clock0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.368    clk_div/divided_clock0_carry__0_n_0
    SLICE_X37Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.482 r  clk_div/divided_clock0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.482    clk_div/divided_clock0_carry__1_n_0
    SLICE_X37Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.596 r  clk_div/divided_clock0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.596    clk_div/divided_clock0_carry__2_n_0
    SLICE_X37Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.710 r  clk_div/divided_clock0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.710    clk_div/divided_clock0_carry__3_n_0
    SLICE_X37Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.824 r  clk_div/divided_clock0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     7.824    clk_div/divided_clock0_carry__4_n_0
    SLICE_X37Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.938 r  clk_div/divided_clock0_carry__5/CO[3]
                         net (fo=1, routed)           0.000     7.938    clk_div/divided_clock0_carry__5_n_0
    SLICE_X37Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.052 r  clk_div/divided_clock0_carry__6/CO[3]
                         net (fo=65, routed)          1.190     9.243    clk_div/divided_clock0_carry__6_n_0
    SLICE_X36Y51         FDRE                                         r  clk_div/counter_value_reg[62]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=250, routed)         1.433    14.804    clk_div/clk_IBUF_BUFG
    SLICE_X36Y51         FDRE                                         r  clk_div/counter_value_reg[62]/C
                         clock pessimism              0.180    14.984    
                         clock uncertainty           -0.035    14.949    
    SLICE_X36Y51         FDRE (Setup_fdre_C_R)       -0.335    14.614    clk_div/counter_value_reg[62]
  -------------------------------------------------------------------
                         required time                         14.614    
                         arrival time                          -9.243    
  -------------------------------------------------------------------
                         slack                                  5.371    

Slack (MET) :             5.371ns  (required time - arrival time)
  Source:                 clock_period_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div/counter_value_reg[63]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.125ns  (logic 1.931ns (46.815%)  route 2.194ns (53.184%))
  Logic Levels:           8  (CARRY4=7 LUT4=1)
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.804ns = ( 14.804 - 10.000 ) 
    Source Clock Delay      (SCD):    5.118ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=250, routed)         1.566     5.118    clk_IBUF_BUFG
    SLICE_X40Y40         FDRE                                         r  clock_period_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y40         FDRE (Prop_fdre_C_Q)         0.419     5.537 r  clock_period_reg[9]/Q
                         net (fo=4, routed)           1.003     6.540    clk_div/Q[9]
    SLICE_X37Y40         LUT4 (Prop_lut4_I3_O)        0.296     6.836 r  clk_div/divided_clock0_carry__0_i_8/O
                         net (fo=1, routed)           0.000     6.836    clk_div/divided_clock0_carry__0_i_8_n_0
    SLICE_X37Y40         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.368 r  clk_div/divided_clock0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.368    clk_div/divided_clock0_carry__0_n_0
    SLICE_X37Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.482 r  clk_div/divided_clock0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.482    clk_div/divided_clock0_carry__1_n_0
    SLICE_X37Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.596 r  clk_div/divided_clock0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.596    clk_div/divided_clock0_carry__2_n_0
    SLICE_X37Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.710 r  clk_div/divided_clock0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.710    clk_div/divided_clock0_carry__3_n_0
    SLICE_X37Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.824 r  clk_div/divided_clock0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     7.824    clk_div/divided_clock0_carry__4_n_0
    SLICE_X37Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.938 r  clk_div/divided_clock0_carry__5/CO[3]
                         net (fo=1, routed)           0.000     7.938    clk_div/divided_clock0_carry__5_n_0
    SLICE_X37Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.052 r  clk_div/divided_clock0_carry__6/CO[3]
                         net (fo=65, routed)          1.190     9.243    clk_div/divided_clock0_carry__6_n_0
    SLICE_X36Y51         FDRE                                         r  clk_div/counter_value_reg[63]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=250, routed)         1.433    14.804    clk_div/clk_IBUF_BUFG
    SLICE_X36Y51         FDRE                                         r  clk_div/counter_value_reg[63]/C
                         clock pessimism              0.180    14.984    
                         clock uncertainty           -0.035    14.949    
    SLICE_X36Y51         FDRE (Setup_fdre_C_R)       -0.335    14.614    clk_div/counter_value_reg[63]
  -------------------------------------------------------------------
                         required time                         14.614    
                         arrival time                          -9.243    
  -------------------------------------------------------------------
                         slack                                  5.371    

Slack (MET) :             5.372ns  (required time - arrival time)
  Source:                 clock_period_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div/counter_value_reg[56]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.124ns  (logic 1.931ns (46.821%)  route 2.193ns (53.179%))
  Logic Levels:           8  (CARRY4=7 LUT4=1)
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.804ns = ( 14.804 - 10.000 ) 
    Source Clock Delay      (SCD):    5.118ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=250, routed)         1.566     5.118    clk_IBUF_BUFG
    SLICE_X40Y40         FDRE                                         r  clock_period_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y40         FDRE (Prop_fdre_C_Q)         0.419     5.537 r  clock_period_reg[9]/Q
                         net (fo=4, routed)           1.003     6.540    clk_div/Q[9]
    SLICE_X37Y40         LUT4 (Prop_lut4_I3_O)        0.296     6.836 r  clk_div/divided_clock0_carry__0_i_8/O
                         net (fo=1, routed)           0.000     6.836    clk_div/divided_clock0_carry__0_i_8_n_0
    SLICE_X37Y40         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.368 r  clk_div/divided_clock0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.368    clk_div/divided_clock0_carry__0_n_0
    SLICE_X37Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.482 r  clk_div/divided_clock0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.482    clk_div/divided_clock0_carry__1_n_0
    SLICE_X37Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.596 r  clk_div/divided_clock0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.596    clk_div/divided_clock0_carry__2_n_0
    SLICE_X37Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.710 r  clk_div/divided_clock0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.710    clk_div/divided_clock0_carry__3_n_0
    SLICE_X37Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.824 r  clk_div/divided_clock0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     7.824    clk_div/divided_clock0_carry__4_n_0
    SLICE_X37Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.938 r  clk_div/divided_clock0_carry__5/CO[3]
                         net (fo=1, routed)           0.000     7.938    clk_div/divided_clock0_carry__5_n_0
    SLICE_X37Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.052 r  clk_div/divided_clock0_carry__6/CO[3]
                         net (fo=65, routed)          1.190     9.242    clk_div/divided_clock0_carry__6_n_0
    SLICE_X36Y50         FDRE                                         r  clk_div/counter_value_reg[56]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=250, routed)         1.433    14.804    clk_div/clk_IBUF_BUFG
    SLICE_X36Y50         FDRE                                         r  clk_div/counter_value_reg[56]/C
                         clock pessimism              0.180    14.984    
                         clock uncertainty           -0.035    14.949    
    SLICE_X36Y50         FDRE (Setup_fdre_C_R)       -0.335    14.614    clk_div/counter_value_reg[56]
  -------------------------------------------------------------------
                         required time                         14.614    
                         arrival time                          -9.242    
  -------------------------------------------------------------------
                         slack                                  5.372    

Slack (MET) :             5.372ns  (required time - arrival time)
  Source:                 clock_period_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div/counter_value_reg[57]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.124ns  (logic 1.931ns (46.821%)  route 2.193ns (53.179%))
  Logic Levels:           8  (CARRY4=7 LUT4=1)
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.804ns = ( 14.804 - 10.000 ) 
    Source Clock Delay      (SCD):    5.118ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=250, routed)         1.566     5.118    clk_IBUF_BUFG
    SLICE_X40Y40         FDRE                                         r  clock_period_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y40         FDRE (Prop_fdre_C_Q)         0.419     5.537 r  clock_period_reg[9]/Q
                         net (fo=4, routed)           1.003     6.540    clk_div/Q[9]
    SLICE_X37Y40         LUT4 (Prop_lut4_I3_O)        0.296     6.836 r  clk_div/divided_clock0_carry__0_i_8/O
                         net (fo=1, routed)           0.000     6.836    clk_div/divided_clock0_carry__0_i_8_n_0
    SLICE_X37Y40         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.368 r  clk_div/divided_clock0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.368    clk_div/divided_clock0_carry__0_n_0
    SLICE_X37Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.482 r  clk_div/divided_clock0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.482    clk_div/divided_clock0_carry__1_n_0
    SLICE_X37Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.596 r  clk_div/divided_clock0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.596    clk_div/divided_clock0_carry__2_n_0
    SLICE_X37Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.710 r  clk_div/divided_clock0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.710    clk_div/divided_clock0_carry__3_n_0
    SLICE_X37Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.824 r  clk_div/divided_clock0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     7.824    clk_div/divided_clock0_carry__4_n_0
    SLICE_X37Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.938 r  clk_div/divided_clock0_carry__5/CO[3]
                         net (fo=1, routed)           0.000     7.938    clk_div/divided_clock0_carry__5_n_0
    SLICE_X37Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.052 r  clk_div/divided_clock0_carry__6/CO[3]
                         net (fo=65, routed)          1.190     9.242    clk_div/divided_clock0_carry__6_n_0
    SLICE_X36Y50         FDRE                                         r  clk_div/counter_value_reg[57]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=250, routed)         1.433    14.804    clk_div/clk_IBUF_BUFG
    SLICE_X36Y50         FDRE                                         r  clk_div/counter_value_reg[57]/C
                         clock pessimism              0.180    14.984    
                         clock uncertainty           -0.035    14.949    
    SLICE_X36Y50         FDRE (Setup_fdre_C_R)       -0.335    14.614    clk_div/counter_value_reg[57]
  -------------------------------------------------------------------
                         required time                         14.614    
                         arrival time                          -9.242    
  -------------------------------------------------------------------
                         slack                                  5.372    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 clock_period_reg[35]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_period_reg[36]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.537ns  (logic 0.247ns (45.992%)  route 0.290ns (54.008%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=250, routed)         0.564     1.477    clk_IBUF_BUFG
    SLICE_X34Y44         FDRE                                         r  clock_period_reg[35]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y44         FDRE (Prop_fdre_C_Q)         0.148     1.625 r  clock_period_reg[35]/Q
                         net (fo=2, routed)           0.290     1.915    clock_period_reg_n_0_[35]
    SLICE_X38Y45         LUT3 (Prop_lut3_I0_O)        0.099     2.014 r  clock_period[36]_i_1/O
                         net (fo=1, routed)           0.000     2.014    clock_period[36]_i_1_n_0
    SLICE_X38Y45         FDRE                                         r  clock_period_reg[36]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=250, routed)         0.834     1.992    clk_IBUF_BUFG
    SLICE_X38Y45         FDRE                                         r  clock_period_reg[36]/C
                         clock pessimism             -0.250     1.742    
    SLICE_X38Y45         FDRE (Hold_fdre_C_D)         0.120     1.862    clock_period_reg[36]
  -------------------------------------------------------------------
                         required time                         -1.862    
                         arrival time                           2.014    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 clock_period_reg[36]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_period_reg[35]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.552ns  (logic 0.209ns (37.833%)  route 0.343ns (62.167%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=250, routed)         0.565     1.478    clk_IBUF_BUFG
    SLICE_X38Y45         FDRE                                         r  clock_period_reg[36]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y45         FDRE (Prop_fdre_C_Q)         0.164     1.642 r  clock_period_reg[36]/Q
                         net (fo=2, routed)           0.343     1.986    clock_period_reg_n_0_[36]
    SLICE_X34Y44         LUT3 (Prop_lut3_I2_O)        0.045     2.031 r  clock_period[35]_i_1/O
                         net (fo=1, routed)           0.000     2.031    clock_period[35]_i_1_n_0
    SLICE_X34Y44         FDRE                                         r  clock_period_reg[35]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=250, routed)         0.833     1.991    clk_IBUF_BUFG
    SLICE_X34Y44         FDRE                                         r  clock_period_reg[35]/C
                         clock pessimism             -0.250     1.741    
    SLICE_X34Y44         FDRE (Hold_fdre_C_D)         0.131     1.872    clock_period_reg[35]
  -------------------------------------------------------------------
                         required time                         -1.872    
                         arrival time                           2.031    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 button_freq_dn_old_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            button_freq_dn_raise_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.186ns (68.463%)  route 0.086ns (31.537%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=250, routed)         0.564     1.477    clk_IBUF_BUFG
    SLICE_X40Y41         FDRE                                         r  button_freq_dn_old_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y41         FDRE (Prop_fdre_C_Q)         0.141     1.618 f  button_freq_dn_old_reg/Q
                         net (fo=1, routed)           0.086     1.704    freq_dn_debounce/button_freq_dn_old
    SLICE_X41Y41         LUT2 (Prop_lut2_I0_O)        0.045     1.749 r  freq_dn_debounce/button_freq_dn_raise_i_1/O
                         net (fo=1, routed)           0.000     1.749    button_freq_dn_raise0
    SLICE_X41Y41         FDRE                                         r  button_freq_dn_raise_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=250, routed)         0.834     1.992    clk_IBUF_BUFG
    SLICE_X41Y41         FDRE                                         r  button_freq_dn_raise_reg/C
                         clock pessimism             -0.502     1.490    
    SLICE_X41Y41         FDRE (Hold_fdre_C_D)         0.091     1.581    button_freq_dn_raise_reg
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.749    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 clock_period_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_period_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.569ns  (logic 0.183ns (32.173%)  route 0.386ns (67.827%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=250, routed)         0.563     1.476    clk_IBUF_BUFG
    SLICE_X35Y41         FDRE                                         r  clock_period_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y41         FDRE (Prop_fdre_C_Q)         0.141     1.617 r  clock_period_reg[16]/Q
                         net (fo=4, routed)           0.386     2.003    clock_period[16]
    SLICE_X40Y40         LUT3 (Prop_lut3_I2_O)        0.042     2.045 r  clock_period[15]_i_1/O
                         net (fo=1, routed)           0.000     2.045    clock_period[15]_i_1_n_0
    SLICE_X40Y40         FDRE                                         r  clock_period_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=250, routed)         0.834     1.992    clk_IBUF_BUFG
    SLICE_X40Y40         FDRE                                         r  clock_period_reg[15]/C
                         clock pessimism             -0.250     1.742    
    SLICE_X40Y40         FDRE (Hold_fdre_C_D)         0.107     1.849    clock_period_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.849    
                         arrival time                           2.045    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 clk_div/counter_value_reg[46]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div/counter_value_reg[56]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.567ns  (logic 0.433ns (76.320%)  route 0.134ns (23.680%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=250, routed)         0.566     1.479    clk_div/clk_IBUF_BUFG
    SLICE_X36Y47         FDRE                                         r  clk_div/counter_value_reg[46]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y47         FDRE (Prop_fdre_C_Q)         0.141     1.620 r  clk_div/counter_value_reg[46]/Q
                         net (fo=3, routed)           0.134     1.754    clk_div/counter_value_reg[46]
    SLICE_X36Y47         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.914 r  clk_div/counter_value_reg[44]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.914    clk_div/counter_value_reg[44]_i_1_n_0
    SLICE_X36Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.953 r  clk_div/counter_value_reg[48]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.953    clk_div/counter_value_reg[48]_i_1_n_0
    SLICE_X36Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.992 r  clk_div/counter_value_reg[52]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.993    clk_div/counter_value_reg[52]_i_1_n_0
    SLICE_X36Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.047 r  clk_div/counter_value_reg[56]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.047    clk_div/counter_value_reg[56]_i_1_n_7
    SLICE_X36Y50         FDRE                                         r  clk_div/counter_value_reg[56]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=250, routed)         0.828     1.987    clk_div/clk_IBUF_BUFG
    SLICE_X36Y50         FDRE                                         r  clk_div/counter_value_reg[56]/C
                         clock pessimism             -0.245     1.742    
    SLICE_X36Y50         FDRE (Hold_fdre_C_D)         0.105     1.847    clk_div/counter_value_reg[56]
  -------------------------------------------------------------------
                         required time                         -1.847    
                         arrival time                           2.047    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 clk_div/counter_value_reg[46]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div/counter_value_reg[58]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.578ns  (logic 0.444ns (76.770%)  route 0.134ns (23.230%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=250, routed)         0.566     1.479    clk_div/clk_IBUF_BUFG
    SLICE_X36Y47         FDRE                                         r  clk_div/counter_value_reg[46]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y47         FDRE (Prop_fdre_C_Q)         0.141     1.620 r  clk_div/counter_value_reg[46]/Q
                         net (fo=3, routed)           0.134     1.754    clk_div/counter_value_reg[46]
    SLICE_X36Y47         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.914 r  clk_div/counter_value_reg[44]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.914    clk_div/counter_value_reg[44]_i_1_n_0
    SLICE_X36Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.953 r  clk_div/counter_value_reg[48]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.953    clk_div/counter_value_reg[48]_i_1_n_0
    SLICE_X36Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.992 r  clk_div/counter_value_reg[52]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.993    clk_div/counter_value_reg[52]_i_1_n_0
    SLICE_X36Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.058 r  clk_div/counter_value_reg[56]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.058    clk_div/counter_value_reg[56]_i_1_n_5
    SLICE_X36Y50         FDRE                                         r  clk_div/counter_value_reg[58]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=250, routed)         0.828     1.987    clk_div/clk_IBUF_BUFG
    SLICE_X36Y50         FDRE                                         r  clk_div/counter_value_reg[58]/C
                         clock pessimism             -0.245     1.742    
    SLICE_X36Y50         FDRE (Hold_fdre_C_D)         0.105     1.847    clk_div/counter_value_reg[58]
  -------------------------------------------------------------------
                         required time                         -1.847    
                         arrival time                           2.058    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 button_dir_raise_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_sequential_dir_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.186ns (57.377%)  route 0.138ns (42.623%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=250, routed)         0.595     1.508    clk_IBUF_BUFG
    SLICE_X1Y39          FDRE                                         r  button_dir_raise_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y39          FDRE (Prop_fdre_C_Q)         0.141     1.649 r  button_dir_raise_reg/Q
                         net (fo=1, routed)           0.138     1.788    button_dir_raise
    SLICE_X1Y40          LUT2 (Prop_lut2_I0_O)        0.045     1.833 r  FSM_sequential_dir_i_1/O
                         net (fo=1, routed)           0.000     1.833    FSM_sequential_dir_i_1_n_0
    SLICE_X1Y40          FDRE                                         r  FSM_sequential_dir_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=250, routed)         0.867     2.025    clk_IBUF_BUFG
    SLICE_X1Y40          FDRE                                         r  FSM_sequential_dir_reg/C
                         clock pessimism             -0.500     1.525    
    SLICE_X1Y40          FDRE (Hold_fdre_C_D)         0.091     1.616    FSM_sequential_dir_reg
  -------------------------------------------------------------------
                         required time                         -1.616    
                         arrival time                           1.833    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 button_freq_up_old_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            button_freq_up_raise_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.186ns (57.598%)  route 0.137ns (42.402%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=250, routed)         0.564     1.477    clk_IBUF_BUFG
    SLICE_X40Y41         FDRE                                         r  button_freq_up_old_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y41         FDRE (Prop_fdre_C_Q)         0.141     1.618 f  button_freq_up_old_reg/Q
                         net (fo=1, routed)           0.137     1.755    freq_up_debounce/button_freq_up_old
    SLICE_X41Y41         LUT2 (Prop_lut2_I0_O)        0.045     1.800 r  freq_up_debounce/button_freq_up_raise_i_1/O
                         net (fo=1, routed)           0.000     1.800    button_freq_up_raise0
    SLICE_X41Y41         FDRE                                         r  button_freq_up_raise_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=250, routed)         0.834     1.992    clk_IBUF_BUFG
    SLICE_X41Y41         FDRE                                         r  button_freq_up_raise_reg/C
                         clock pessimism             -0.502     1.490    
    SLICE_X41Y41         FDRE (Hold_fdre_C_D)         0.092     1.582    button_freq_up_raise_reg
  -------------------------------------------------------------------
                         required time                         -1.582    
                         arrival time                           1.800    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 freq_up_debounce/button_active_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            button_freq_up_old_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.128ns (49.556%)  route 0.130ns (50.444%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=250, routed)         0.564     1.477    freq_up_debounce/clk_IBUF_BUFG
    SLICE_X41Y41         FDRE                                         r  freq_up_debounce/button_active_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y41         FDRE (Prop_fdre_C_Q)         0.128     1.605 r  freq_up_debounce/button_active_reg/Q
                         net (fo=3, routed)           0.130     1.736    button_freq_up_active
    SLICE_X40Y41         FDRE                                         r  button_freq_up_old_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=250, routed)         0.834     1.992    clk_IBUF_BUFG
    SLICE_X40Y41         FDRE                                         r  button_freq_up_old_reg/C
                         clock pessimism             -0.502     1.490    
    SLICE_X40Y41         FDRE (Hold_fdre_C_D)         0.013     1.503    button_freq_up_old_reg
  -------------------------------------------------------------------
                         required time                         -1.503    
                         arrival time                           1.736    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 clock_period_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_period_reg[40]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.247ns (69.669%)  route 0.108ns (30.331%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=250, routed)         0.565     1.478    clk_IBUF_BUFG
    SLICE_X38Y45         FDRE                                         r  clock_period_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y45         FDRE (Prop_fdre_C_Q)         0.148     1.626 r  clock_period_reg[39]/Q
                         net (fo=2, routed)           0.108     1.734    clock_period_reg_n_0_[39]
    SLICE_X38Y45         LUT3 (Prop_lut3_I0_O)        0.099     1.833 r  clock_period[40]_i_1/O
                         net (fo=1, routed)           0.000     1.833    clock_period[40]_i_1_n_0
    SLICE_X38Y45         FDRE                                         r  clock_period_reg[40]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=250, routed)         0.834     1.992    clk_IBUF_BUFG
    SLICE_X38Y45         FDRE                                         r  clock_period_reg[40]/C
                         clock pessimism             -0.514     1.478    
    SLICE_X38Y45         FDRE (Hold_fdre_C_D)         0.121     1.599    clock_period_reg[40]
  -------------------------------------------------------------------
                         required time                         -1.599    
                         arrival time                           1.833    
  -------------------------------------------------------------------
                         slack                                  0.234    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y40     FSM_sequential_dir_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y39     button_dir_old_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y39     button_dir_raise_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X40Y41    button_freq_dn_old_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X41Y41    button_freq_dn_raise_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X40Y41    button_freq_up_old_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X41Y41    button_freq_up_raise_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X37Y38    clock_period_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X40Y40    clock_period_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y40     FSM_sequential_dir_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y40     FSM_sequential_dir_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y39     button_dir_old_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y39     button_dir_old_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y39     button_dir_raise_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y39     button_dir_raise_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y41    button_freq_dn_old_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y41    button_freq_dn_old_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X41Y41    button_freq_dn_raise_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X41Y41    button_freq_dn_raise_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y40     FSM_sequential_dir_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y40     FSM_sequential_dir_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y39     button_dir_old_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y39     button_dir_old_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y39     button_dir_raise_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y39     button_dir_raise_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y41    button_freq_dn_old_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y41    button_freq_dn_old_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X41Y41    button_freq_dn_raise_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X41Y41    button_freq_dn_raise_reg/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            87 Endpoints
Min Delay            87 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 display_driver/sseg_anodes_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            sseg_anodes[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.263ns  (logic 3.980ns (54.802%)  route 3.283ns (45.198%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y43          FDRE                         0.000     0.000 r  display_driver/sseg_anodes_reg[6]/C
    SLICE_X3Y43          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  display_driver/sseg_anodes_reg[6]/Q
                         net (fo=1, routed)           3.283     3.739    sseg_anodes_OBUF[6]
    K2                   OBUF (Prop_obuf_I_O)         3.524     7.263 r  sseg_anodes_OBUF[6]_inst/O
                         net (fo=0)                   0.000     7.263    sseg_anodes[6]
    K2                                                                r  sseg_anodes[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_driver/sseg_cathodes_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            sseg_cathodes[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.252ns  (logic 4.130ns (56.947%)  route 3.122ns (43.053%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y43          FDRE                         0.000     0.000 r  display_driver/sseg_cathodes_reg[1]/C
    SLICE_X3Y43          FDRE (Prop_fdre_C_Q)         0.419     0.419 r  display_driver/sseg_cathodes_reg[1]/Q
                         net (fo=1, routed)           3.122     3.541    sseg_cathodes_OBUF[1]
    R10                  OBUF (Prop_obuf_I_O)         3.711     7.252 r  sseg_cathodes_OBUF[1]_inst/O
                         net (fo=0)                   0.000     7.252    sseg_cathodes[1]
    R10                                                               r  sseg_cathodes[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_driver/sseg_anodes_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            sseg_anodes[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.059ns  (logic 3.991ns (56.528%)  route 3.069ns (43.472%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y41          FDRE                         0.000     0.000 r  display_driver/sseg_anodes_reg[7]/C
    SLICE_X0Y41          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  display_driver/sseg_anodes_reg[7]/Q
                         net (fo=1, routed)           3.069     3.525    sseg_anodes_OBUF[7]
    U13                  OBUF (Prop_obuf_I_O)         3.535     7.059 r  sseg_anodes_OBUF[7]_inst/O
                         net (fo=0)                   0.000     7.059    sseg_anodes[7]
    U13                                                               r  sseg_anodes[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_driver/sseg_cathodes_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            sseg_cathodes[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.991ns  (logic 4.131ns (59.100%)  route 2.859ns (40.900%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y41          FDRE                         0.000     0.000 r  display_driver/sseg_cathodes_reg[0]/C
    SLICE_X0Y41          FDRE (Prop_fdre_C_Q)         0.419     0.419 r  display_driver/sseg_cathodes_reg[0]/Q
                         net (fo=1, routed)           2.859     3.278    sseg_cathodes_OBUF[0]
    T10                  OBUF (Prop_obuf_I_O)         3.712     6.991 r  sseg_cathodes_OBUF[0]_inst/O
                         net (fo=0)                   0.000     6.991    sseg_cathodes[0]
    T10                                                               r  sseg_cathodes[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_driver/sseg_anodes_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            sseg_anodes[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.990ns  (logic 4.002ns (57.257%)  route 2.988ns (42.743%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y41          FDRE                         0.000     0.000 r  display_driver/sseg_anodes_reg[2]/C
    SLICE_X0Y41          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  display_driver/sseg_anodes_reg[2]/Q
                         net (fo=1, routed)           2.988     3.444    sseg_anodes_OBUF[2]
    T9                   OBUF (Prop_obuf_I_O)         3.546     6.990 r  sseg_anodes_OBUF[2]_inst/O
                         net (fo=0)                   0.000     6.990    sseg_anodes[2]
    T9                                                                r  sseg_anodes[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_driver/sseg_cathodes_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            sseg_cathodes[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.699ns  (logic 4.130ns (61.656%)  route 2.569ns (38.344%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y41          FDRE                         0.000     0.000 r  display_driver/sseg_cathodes_reg[5]/C
    SLICE_X0Y41          FDRE (Prop_fdre_C_Q)         0.419     0.419 r  display_driver/sseg_cathodes_reg[5]/Q
                         net (fo=1, routed)           2.569     2.988    sseg_cathodes_OBUF[5]
    T11                  OBUF (Prop_obuf_I_O)         3.711     6.699 r  sseg_cathodes_OBUF[5]_inst/O
                         net (fo=0)                   0.000     6.699    sseg_cathodes[5]
    T11                                                               r  sseg_cathodes[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_driver/sseg_cathodes_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            sseg_cathodes[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.513ns  (logic 4.127ns (63.355%)  route 2.387ns (36.645%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y41          FDRE                         0.000     0.000 r  display_driver/sseg_cathodes_reg[3]/C
    SLICE_X0Y41          FDRE (Prop_fdre_C_Q)         0.419     0.419 r  display_driver/sseg_cathodes_reg[3]/Q
                         net (fo=1, routed)           2.387     2.806    sseg_cathodes_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         3.708     6.513 r  sseg_cathodes_OBUF[3]_inst/O
                         net (fo=0)                   0.000     6.513    sseg_cathodes[3]
    K13                                                               r  sseg_cathodes[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_driver/sseg_anodes_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            sseg_anodes[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.502ns  (logic 4.129ns (63.508%)  route 2.373ns (36.492%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y43          FDRE                         0.000     0.000 r  display_driver/sseg_anodes_reg[5]/C
    SLICE_X3Y43          FDRE (Prop_fdre_C_Q)         0.419     0.419 r  display_driver/sseg_anodes_reg[5]/Q
                         net (fo=1, routed)           2.373     2.792    sseg_anodes_OBUF[5]
    T14                  OBUF (Prop_obuf_I_O)         3.710     6.502 r  sseg_anodes_OBUF[5]_inst/O
                         net (fo=0)                   0.000     6.502    sseg_anodes[5]
    T14                                                               r  sseg_anodes[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_driver/sseg_anodes_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            sseg_anodes[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.314ns  (logic 4.002ns (63.379%)  route 2.312ns (36.621%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y41          FDRE                         0.000     0.000 r  display_driver/sseg_anodes_reg[3]/C
    SLICE_X0Y41          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  display_driver/sseg_anodes_reg[3]/Q
                         net (fo=1, routed)           2.312     2.768    sseg_anodes_OBUF[3]
    J14                  OBUF (Prop_obuf_I_O)         3.546     6.314 r  sseg_anodes_OBUF[3]_inst/O
                         net (fo=0)                   0.000     6.314    sseg_anodes[3]
    J14                                                               r  sseg_anodes[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_driver/sseg_cathodes_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            sseg_cathodes[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.273ns  (logic 3.974ns (63.353%)  route 2.299ns (36.647%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y41          FDRE                         0.000     0.000 r  display_driver/sseg_cathodes_reg[4]/C
    SLICE_X0Y41          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  display_driver/sseg_cathodes_reg[4]/Q
                         net (fo=1, routed)           2.299     2.755    sseg_cathodes_OBUF[4]
    P15                  OBUF (Prop_obuf_I_O)         3.518     6.273 r  sseg_cathodes_OBUF[4]_inst/O
                         net (fo=0)                   0.000     6.273    sseg_cathodes[4]
    P15                                                               r  sseg_cathodes[4] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 display_reg[0][2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            display_driver/sseg_cathodes_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.286ns  (logic 0.189ns (66.115%)  route 0.097ns (33.885%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y41          FDRE                         0.000     0.000 r  display_reg[0][2]/C
    SLICE_X1Y41          FDRE (Prop_fdre_C_Q)         0.141     0.141 f  display_reg[0][2]/Q
                         net (fo=1, routed)           0.097     0.238    display_driver/display_reg[0][2]
    SLICE_X0Y41          LUT4 (Prop_lut4_I2_O)        0.048     0.286 r  display_driver/sseg_cathodes[2]_i_1/O
                         net (fo=1, routed)           0.000     0.286    display_driver/sseg_cathodes[2]_i_1_n_0
    SLICE_X0Y41          FDRE                                         r  display_driver/sseg_cathodes_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_reg[1][5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            display_driver/sseg_cathodes_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.322ns  (logic 0.185ns (57.435%)  route 0.137ns (42.565%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y41          FDRE                         0.000     0.000 r  display_reg[1][5]/C
    SLICE_X1Y41          FDRE (Prop_fdre_C_Q)         0.141     0.141 f  display_reg[1][5]/Q
                         net (fo=1, routed)           0.137     0.278    display_driver/display_reg[1][3]
    SLICE_X0Y41          LUT4 (Prop_lut4_I3_O)        0.044     0.322 r  display_driver/sseg_cathodes[5]_i_1/O
                         net (fo=1, routed)           0.000     0.322    display_driver/sseg_cathodes[5]_i_1_n_0
    SLICE_X0Y41          FDRE                                         r  display_driver/sseg_cathodes_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_reg[0][3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            display_driver/sseg_cathodes_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.348ns  (logic 0.190ns (54.570%)  route 0.158ns (45.430%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y43          FDRE                         0.000     0.000 r  display_reg[0][3]/C
    SLICE_X1Y43          FDRE (Prop_fdre_C_Q)         0.141     0.141 f  display_reg[0][3]/Q
                         net (fo=1, routed)           0.158     0.299    display_driver/display_reg[0][3]
    SLICE_X0Y41          LUT5 (Prop_lut5_I4_O)        0.049     0.348 r  display_driver/sseg_cathodes[3]_i_1/O
                         net (fo=1, routed)           0.000     0.348    display_driver/sseg_cathodes[3]_i_1_n_0
    SLICE_X0Y41          FDRE                                         r  display_driver/sseg_cathodes_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_driver/display_number_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            display_driver/display_number_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.371ns  (logic 0.186ns (50.171%)  route 0.185ns (49.829%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y40          FDRE                         0.000     0.000 r  display_driver/display_number_reg[0]/C
    SLICE_X0Y40          FDRE (Prop_fdre_C_Q)         0.141     0.141 f  display_driver/display_number_reg[0]/Q
                         net (fo=17, routed)          0.185     0.326    display_driver/display_number_reg[0]
    SLICE_X0Y40          LUT1 (Prop_lut1_I0_O)        0.045     0.371 r  display_driver/display_number[0]_i_1/O
                         net (fo=1, routed)           0.000     0.371    display_driver/display_number[0]_i_1_n_0
    SLICE_X0Y40          FDRE                                         r  display_driver/display_number_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_reg[0][0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            display_driver/sseg_cathodes_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.386ns  (logic 0.186ns (48.242%)  route 0.200ns (51.758%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y42          FDRE                         0.000     0.000 r  display_reg[0][0]/C
    SLICE_X1Y42          FDRE (Prop_fdre_C_Q)         0.141     0.141 f  display_reg[0][0]/Q
                         net (fo=1, routed)           0.200     0.341    display_driver/display_reg[0][0]
    SLICE_X0Y41          LUT5 (Prop_lut5_I4_O)        0.045     0.386 r  display_driver/sseg_cathodes[0]_i_1/O
                         net (fo=1, routed)           0.000     0.386    display_driver/sseg_cathodes[0]_i_1_n_0
    SLICE_X0Y41          FDRE                                         r  display_driver/sseg_cathodes_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_driver/display_number_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            display_driver/sseg_anodes_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.397ns  (logic 0.227ns (57.242%)  route 0.170ns (42.758%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y43          FDRE                         0.000     0.000 r  display_driver/display_number_reg[2]/C
    SLICE_X3Y43          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  display_driver/display_number_reg[2]/Q
                         net (fo=15, routed)          0.170     0.298    display_driver/display_number_reg[2]
    SLICE_X3Y43          LUT3 (Prop_lut3_I0_O)        0.099     0.397 r  display_driver/sseg_anodes[1]_i_1/O
                         net (fo=1, routed)           0.000     0.397    display_driver/sseg_anodes[1]_i_1_n_0
    SLICE_X3Y43          FDRE                                         r  display_driver/sseg_anodes_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_driver/display_number_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            display_driver/sseg_anodes_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.397ns  (logic 0.227ns (57.242%)  route 0.170ns (42.758%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y43          FDRE                         0.000     0.000 r  display_driver/display_number_reg[2]/C
    SLICE_X3Y43          FDRE (Prop_fdre_C_Q)         0.128     0.128 f  display_driver/display_number_reg[2]/Q
                         net (fo=15, routed)          0.170     0.298    display_driver/display_number_reg[2]
    SLICE_X3Y43          LUT3 (Prop_lut3_I2_O)        0.099     0.397 r  display_driver/sseg_anodes[5]_i_1/O
                         net (fo=1, routed)           0.000     0.397    display_driver/sseg_anodes[5]_i_1_n_0
    SLICE_X3Y43          FDRE                                         r  display_driver/sseg_anodes_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_driver/display_number_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            display_driver/sseg_cathodes_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.397ns  (logic 0.226ns (56.989%)  route 0.171ns (43.011%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y43          FDRE                         0.000     0.000 r  display_driver/display_number_reg[2]/C
    SLICE_X3Y43          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  display_driver/display_number_reg[2]/Q
                         net (fo=15, routed)          0.171     0.299    display_driver/display_number_reg[2]
    SLICE_X3Y43          LUT4 (Prop_lut4_I0_O)        0.098     0.397 r  display_driver/sseg_cathodes[1]_i_1/O
                         net (fo=1, routed)           0.000     0.397    display_driver/sseg_cathodes[1]_i_1_n_0
    SLICE_X3Y43          FDRE                                         r  display_driver/sseg_cathodes_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_driver/display_number_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            display_driver/sseg_anodes_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.398ns  (logic 0.227ns (57.098%)  route 0.171ns (42.902%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y43          FDRE                         0.000     0.000 r  display_driver/display_number_reg[2]/C
    SLICE_X3Y43          FDRE (Prop_fdre_C_Q)         0.128     0.128 f  display_driver/display_number_reg[2]/Q
                         net (fo=15, routed)          0.171     0.299    display_driver/display_number_reg[2]
    SLICE_X3Y43          LUT3 (Prop_lut3_I2_O)        0.099     0.398 r  display_driver/sseg_anodes[6]_i_1/O
                         net (fo=1, routed)           0.000     0.398    display_driver/sseg_anodes[6]_i_1_n_0
    SLICE_X3Y43          FDRE                                         r  display_driver/sseg_anodes_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_driver/display_number_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            display_driver/display_number_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.428ns  (logic 0.186ns (43.462%)  route 0.242ns (56.538%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y43          FDRE                         0.000     0.000 r  display_driver/display_number_reg[1]/C
    SLICE_X3Y43          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  display_driver/display_number_reg[1]/Q
                         net (fo=16, routed)          0.242     0.383    display_driver/display_number_reg[1]
    SLICE_X3Y43          LUT2 (Prop_lut2_I1_O)        0.045     0.428 r  display_driver/display_number[1]_i_1/O
                         net (fo=1, routed)           0.000     0.428    display_driver/display_number[1]_i_1_n_0
    SLICE_X3Y43          FDRE                                         r  display_driver/display_number_reg[1]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            32 Endpoints
Min Delay            32 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_div/divided_clock_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_led
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.709ns  (logic 4.076ns (52.875%)  route 3.633ns (47.124%))
  Logic Levels:           2  (BUFG=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=250, routed)         1.566     5.118    clk_div/clk_IBUF_BUFG
    SLICE_X35Y46         FDRE                                         r  clk_div/divided_clock_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y46         FDRE (Prop_fdre_C_Q)         0.456     5.574 r  clk_div/divided_clock_reg/Q
                         net (fo=2, routed)           0.709     6.283    clk_led_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.379 r  clk_led_OBUF_BUFG_inst/O
                         net (fo=41, routed)          2.924     9.303    clk_led_OBUF_BUFG
    H17                  OBUF (Prop_obuf_I_O)         3.524    12.827 r  clk_led_OBUF_inst/O
                         net (fo=0)                   0.000    12.827    clk_led
    H17                                                               r  clk_led (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_sequential_dir_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            current_state_reg[29]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.576ns  (logic 0.580ns (22.514%)  route 1.996ns (77.486%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=250, routed)         1.638     5.190    clk_IBUF_BUFG
    SLICE_X1Y40          FDRE                                         r  FSM_sequential_dir_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y40          FDRE (Prop_fdre_C_Q)         0.456     5.646 r  FSM_sequential_dir_reg/Q
                         net (fo=32, routed)          1.996     7.642    dir
    SLICE_X5Y46          LUT6 (Prop_lut6_I2_O)        0.124     7.766 r  current_state[29]_i_1/O
                         net (fo=1, routed)           0.000     7.766    current_state[29]
    SLICE_X5Y46          FDRE                                         r  current_state_reg[29]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_sequential_dir_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            current_state_reg[26]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.426ns  (logic 0.580ns (23.907%)  route 1.846ns (76.093%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=250, routed)         1.638     5.190    clk_IBUF_BUFG
    SLICE_X1Y40          FDRE                                         r  FSM_sequential_dir_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y40          FDRE (Prop_fdre_C_Q)         0.456     5.646 r  FSM_sequential_dir_reg/Q
                         net (fo=32, routed)          1.846     7.492    dir
    SLICE_X7Y46          LUT6 (Prop_lut6_I2_O)        0.124     7.616 r  current_state[26]_i_1/O
                         net (fo=1, routed)           0.000     7.616    current_state[26]
    SLICE_X7Y46          FDRE                                         r  current_state_reg[26]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_sequential_dir_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            current_state_reg[31]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.411ns  (logic 0.580ns (24.052%)  route 1.831ns (75.948%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=250, routed)         1.638     5.190    clk_IBUF_BUFG
    SLICE_X1Y40          FDRE                                         r  FSM_sequential_dir_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y40          FDRE (Prop_fdre_C_Q)         0.456     5.646 r  FSM_sequential_dir_reg/Q
                         net (fo=32, routed)          1.831     7.477    dir
    SLICE_X7Y46          LUT6 (Prop_lut6_I2_O)        0.124     7.601 r  current_state[31]_i_1/O
                         net (fo=1, routed)           0.000     7.601    current_state[31]
    SLICE_X7Y46          FDRE                                         r  current_state_reg[31]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_sequential_dir_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            current_state_reg[30]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.408ns  (logic 0.580ns (24.082%)  route 1.828ns (75.918%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=250, routed)         1.638     5.190    clk_IBUF_BUFG
    SLICE_X1Y40          FDRE                                         r  FSM_sequential_dir_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y40          FDRE (Prop_fdre_C_Q)         0.456     5.646 r  FSM_sequential_dir_reg/Q
                         net (fo=32, routed)          1.828     7.474    dir
    SLICE_X7Y46          LUT6 (Prop_lut6_I2_O)        0.124     7.598 r  current_state[30]_i_1/O
                         net (fo=1, routed)           0.000     7.598    current_state[30]
    SLICE_X7Y46          FDRE                                         r  current_state_reg[30]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_sequential_dir_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            current_state_reg[21]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.266ns  (logic 0.580ns (25.591%)  route 1.686ns (74.409%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=250, routed)         1.638     5.190    clk_IBUF_BUFG
    SLICE_X1Y40          FDRE                                         r  FSM_sequential_dir_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y40          FDRE (Prop_fdre_C_Q)         0.456     5.646 r  FSM_sequential_dir_reg/Q
                         net (fo=32, routed)          1.686     7.332    dir
    SLICE_X7Y45          LUT6 (Prop_lut6_I2_O)        0.124     7.456 r  current_state[21]_i_1/O
                         net (fo=1, routed)           0.000     7.456    current_state[21]
    SLICE_X7Y45          FDRE                                         r  current_state_reg[21]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_sequential_dir_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            current_state_reg[22]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.265ns  (logic 0.580ns (25.603%)  route 1.685ns (74.397%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=250, routed)         1.638     5.190    clk_IBUF_BUFG
    SLICE_X1Y40          FDRE                                         r  FSM_sequential_dir_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y40          FDRE (Prop_fdre_C_Q)         0.456     5.646 r  FSM_sequential_dir_reg/Q
                         net (fo=32, routed)          1.685     7.331    dir
    SLICE_X7Y45          LUT6 (Prop_lut6_I2_O)        0.124     7.455 r  current_state[22]_i_1/O
                         net (fo=1, routed)           0.000     7.455    current_state[22]
    SLICE_X7Y45          FDRE                                         r  current_state_reg[22]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_sequential_dir_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            current_state_reg[27]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.129ns  (logic 0.580ns (27.237%)  route 1.549ns (72.763%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=250, routed)         1.638     5.190    clk_IBUF_BUFG
    SLICE_X1Y40          FDRE                                         r  FSM_sequential_dir_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y40          FDRE (Prop_fdre_C_Q)         0.456     5.646 r  FSM_sequential_dir_reg/Q
                         net (fo=32, routed)          1.549     7.195    dir
    SLICE_X7Y46          LUT6 (Prop_lut6_I2_O)        0.124     7.319 r  current_state[27]_i_1/O
                         net (fo=1, routed)           0.000     7.319    current_state[27]
    SLICE_X7Y46          FDRE                                         r  current_state_reg[27]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_sequential_dir_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            current_state_reg[13]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.124ns  (logic 0.580ns (27.304%)  route 1.544ns (72.696%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=250, routed)         1.638     5.190    clk_IBUF_BUFG
    SLICE_X1Y40          FDRE                                         r  FSM_sequential_dir_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y40          FDRE (Prop_fdre_C_Q)         0.456     5.646 r  FSM_sequential_dir_reg/Q
                         net (fo=32, routed)          1.544     7.190    dir
    SLICE_X7Y43          LUT6 (Prop_lut6_I2_O)        0.124     7.314 r  current_state[13]_i_1/O
                         net (fo=1, routed)           0.000     7.314    current_state[13]
    SLICE_X7Y43          FDRE                                         r  current_state_reg[13]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_sequential_dir_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            current_state_reg[17]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.088ns  (logic 0.580ns (27.773%)  route 1.508ns (72.227%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=250, routed)         1.638     5.190    clk_IBUF_BUFG
    SLICE_X1Y40          FDRE                                         r  FSM_sequential_dir_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y40          FDRE (Prop_fdre_C_Q)         0.456     5.646 r  FSM_sequential_dir_reg/Q
                         net (fo=32, routed)          1.508     7.154    dir
    SLICE_X7Y44          LUT6 (Prop_lut6_I2_O)        0.124     7.278 r  current_state[17]_i_1/O
                         net (fo=1, routed)           0.000     7.278    current_state[17]
    SLICE_X7Y44          FDRE                                         r  current_state_reg[17]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 FSM_sequential_dir_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            current_state_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.370ns  (logic 0.186ns (50.282%)  route 0.184ns (49.718%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=250, routed)         0.596     1.509    clk_IBUF_BUFG
    SLICE_X1Y40          FDRE                                         r  FSM_sequential_dir_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y40          FDRE (Prop_fdre_C_Q)         0.141     1.650 r  FSM_sequential_dir_reg/Q
                         net (fo=32, routed)          0.184     1.834    dir
    SLICE_X5Y40          LUT6 (Prop_lut6_I2_O)        0.045     1.879 r  current_state[1]_i_1/O
                         net (fo=1, routed)           0.000     1.879    current_state[1]
    SLICE_X5Y40          FDRE                                         r  current_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_sequential_dir_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            current_state_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.397ns  (logic 0.186ns (46.805%)  route 0.211ns (53.195%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=250, routed)         0.596     1.509    clk_IBUF_BUFG
    SLICE_X1Y40          FDRE                                         r  FSM_sequential_dir_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y40          FDRE (Prop_fdre_C_Q)         0.141     1.650 r  FSM_sequential_dir_reg/Q
                         net (fo=32, routed)          0.211     1.862    dir
    SLICE_X5Y40          LUT6 (Prop_lut6_I2_O)        0.045     1.907 r  current_state[4]_i_1/O
                         net (fo=1, routed)           0.000     1.907    current_state[4]
    SLICE_X5Y40          FDRE                                         r  current_state_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_sequential_dir_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            current_state_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.446ns  (logic 0.186ns (41.712%)  route 0.260ns (58.288%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=250, routed)         0.596     1.509    clk_IBUF_BUFG
    SLICE_X1Y40          FDRE                                         r  FSM_sequential_dir_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y40          FDRE (Prop_fdre_C_Q)         0.141     1.650 r  FSM_sequential_dir_reg/Q
                         net (fo=32, routed)          0.260     1.910    dir
    SLICE_X5Y40          LUT6 (Prop_lut6_I2_O)        0.045     1.955 r  current_state[2]_i_1/O
                         net (fo=1, routed)           0.000     1.955    current_state[2]
    SLICE_X5Y40          FDRE                                         r  current_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_sequential_dir_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            current_state_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.476ns  (logic 0.186ns (39.064%)  route 0.290ns (60.936%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=250, routed)         0.596     1.509    clk_IBUF_BUFG
    SLICE_X1Y40          FDRE                                         r  FSM_sequential_dir_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y40          FDRE (Prop_fdre_C_Q)         0.141     1.650 r  FSM_sequential_dir_reg/Q
                         net (fo=32, routed)          0.290     1.941    dir
    SLICE_X7Y41          LUT6 (Prop_lut6_I2_O)        0.045     1.986 r  current_state[8]_i_1/O
                         net (fo=1, routed)           0.000     1.986    current_state[8]
    SLICE_X7Y41          FDRE                                         r  current_state_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_sequential_dir_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            current_state_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.479ns  (logic 0.186ns (38.819%)  route 0.293ns (61.181%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=250, routed)         0.596     1.509    clk_IBUF_BUFG
    SLICE_X1Y40          FDRE                                         r  FSM_sequential_dir_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y40          FDRE (Prop_fdre_C_Q)         0.141     1.650 r  FSM_sequential_dir_reg/Q
                         net (fo=32, routed)          0.293     1.944    dir
    SLICE_X7Y41          LUT6 (Prop_lut6_I2_O)        0.045     1.989 r  current_state[9]_i_1/O
                         net (fo=1, routed)           0.000     1.989    current_state[9]
    SLICE_X7Y41          FDRE                                         r  current_state_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_sequential_dir_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            current_state_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.480ns  (logic 0.186ns (38.751%)  route 0.294ns (61.249%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=250, routed)         0.596     1.509    clk_IBUF_BUFG
    SLICE_X1Y40          FDRE                                         r  FSM_sequential_dir_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y40          FDRE (Prop_fdre_C_Q)         0.141     1.650 r  FSM_sequential_dir_reg/Q
                         net (fo=32, routed)          0.294     1.944    dir
    SLICE_X7Y40          LUT6 (Prop_lut6_I2_O)        0.045     1.989 r  current_state[3]_i_1/O
                         net (fo=1, routed)           0.000     1.989    current_state[3]
    SLICE_X7Y40          FDRE                                         r  current_state_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_sequential_dir_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            current_state_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.480ns  (logic 0.186ns (38.751%)  route 0.294ns (61.249%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=250, routed)         0.596     1.509    clk_IBUF_BUFG
    SLICE_X1Y40          FDRE                                         r  FSM_sequential_dir_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y40          FDRE (Prop_fdre_C_Q)         0.141     1.650 r  FSM_sequential_dir_reg/Q
                         net (fo=32, routed)          0.294     1.944    dir
    SLICE_X7Y40          LUT6 (Prop_lut6_I2_O)        0.045     1.989 r  current_state[7]_i_1/O
                         net (fo=1, routed)           0.000     1.989    current_state[7]
    SLICE_X7Y40          FDRE                                         r  current_state_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_sequential_dir_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            current_state_reg[18]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.491ns  (logic 0.186ns (37.888%)  route 0.305ns (62.112%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=250, routed)         0.596     1.509    clk_IBUF_BUFG
    SLICE_X1Y40          FDRE                                         r  FSM_sequential_dir_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y40          FDRE (Prop_fdre_C_Q)         0.141     1.650 r  FSM_sequential_dir_reg/Q
                         net (fo=32, routed)          0.305     1.955    dir
    SLICE_X7Y42          LUT6 (Prop_lut6_I2_O)        0.045     2.000 r  current_state[18]_i_1/O
                         net (fo=1, routed)           0.000     2.000    current_state[18]
    SLICE_X7Y42          FDRE                                         r  current_state_reg[18]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_sequential_dir_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            current_state_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.494ns  (logic 0.186ns (37.657%)  route 0.308ns (62.342%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=250, routed)         0.596     1.509    clk_IBUF_BUFG
    SLICE_X1Y40          FDRE                                         r  FSM_sequential_dir_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y40          FDRE (Prop_fdre_C_Q)         0.141     1.650 r  FSM_sequential_dir_reg/Q
                         net (fo=32, routed)          0.308     1.958    dir
    SLICE_X7Y42          LUT6 (Prop_lut6_I2_O)        0.045     2.003 r  current_state[10]_i_1/O
                         net (fo=1, routed)           0.000     2.003    current_state[10]
    SLICE_X7Y42          FDRE                                         r  current_state_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_sequential_dir_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            current_state_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.562ns  (logic 0.186ns (33.088%)  route 0.376ns (66.912%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=250, routed)         0.596     1.509    clk_IBUF_BUFG
    SLICE_X1Y40          FDRE                                         r  FSM_sequential_dir_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y40          FDRE (Prop_fdre_C_Q)         0.141     1.650 r  FSM_sequential_dir_reg/Q
                         net (fo=32, routed)          0.376     2.027    dir
    SLICE_X7Y41          LUT6 (Prop_lut6_I2_O)        0.045     2.072 r  current_state[5]_i_1/O
                         net (fo=1, routed)           0.000     2.072    current_state[5]
    SLICE_X7Y41          FDRE                                         r  current_state_reg[5]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            99 Endpoints
Min Delay            99 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btn_freq_dn
                            (input port)
  Destination:            freq_dn_debounce/btn_clock_cycles_counter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.239ns  (logic 1.601ns (30.551%)  route 3.639ns (69.449%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.815ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.815ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P18                                               0.000     0.000 f  btn_freq_dn (IN)
                         net (fo=0)                   0.000     0.000    btn_freq_dn
    P18                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  btn_freq_dn_IBUF_inst/O
                         net (fo=2, routed)           2.514     3.991    freq_dn_debounce/btn_freq_dn_IBUF
    SLICE_X40Y41         LUT1 (Prop_lut1_I0_O)        0.124     4.115 r  freq_dn_debounce/btn_clock_cycles_counter[0]_i_1__1/O
                         net (fo=32, routed)          1.124     5.239    freq_dn_debounce/btn_clock_cycles_counter[0]_i_1__1_n_0
    SLICE_X39Y36         FDRE                                         r  freq_dn_debounce/btn_clock_cycles_counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=250, routed)         1.443     4.815    freq_dn_debounce/clk_IBUF_BUFG
    SLICE_X39Y36         FDRE                                         r  freq_dn_debounce/btn_clock_cycles_counter_reg[0]/C

Slack:                    inf
  Source:                 btn_freq_dn
                            (input port)
  Destination:            freq_dn_debounce/btn_clock_cycles_counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.239ns  (logic 1.601ns (30.551%)  route 3.639ns (69.449%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.815ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.815ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P18                                               0.000     0.000 f  btn_freq_dn (IN)
                         net (fo=0)                   0.000     0.000    btn_freq_dn
    P18                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  btn_freq_dn_IBUF_inst/O
                         net (fo=2, routed)           2.514     3.991    freq_dn_debounce/btn_freq_dn_IBUF
    SLICE_X40Y41         LUT1 (Prop_lut1_I0_O)        0.124     4.115 r  freq_dn_debounce/btn_clock_cycles_counter[0]_i_1__1/O
                         net (fo=32, routed)          1.124     5.239    freq_dn_debounce/btn_clock_cycles_counter[0]_i_1__1_n_0
    SLICE_X39Y36         FDRE                                         r  freq_dn_debounce/btn_clock_cycles_counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=250, routed)         1.443     4.815    freq_dn_debounce/clk_IBUF_BUFG
    SLICE_X39Y36         FDRE                                         r  freq_dn_debounce/btn_clock_cycles_counter_reg[1]/C

Slack:                    inf
  Source:                 btn_freq_dn
                            (input port)
  Destination:            freq_dn_debounce/btn_clock_cycles_counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.239ns  (logic 1.601ns (30.551%)  route 3.639ns (69.449%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.815ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.815ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P18                                               0.000     0.000 f  btn_freq_dn (IN)
                         net (fo=0)                   0.000     0.000    btn_freq_dn
    P18                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  btn_freq_dn_IBUF_inst/O
                         net (fo=2, routed)           2.514     3.991    freq_dn_debounce/btn_freq_dn_IBUF
    SLICE_X40Y41         LUT1 (Prop_lut1_I0_O)        0.124     4.115 r  freq_dn_debounce/btn_clock_cycles_counter[0]_i_1__1/O
                         net (fo=32, routed)          1.124     5.239    freq_dn_debounce/btn_clock_cycles_counter[0]_i_1__1_n_0
    SLICE_X39Y36         FDRE                                         r  freq_dn_debounce/btn_clock_cycles_counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=250, routed)         1.443     4.815    freq_dn_debounce/clk_IBUF_BUFG
    SLICE_X39Y36         FDRE                                         r  freq_dn_debounce/btn_clock_cycles_counter_reg[2]/C

Slack:                    inf
  Source:                 btn_freq_dn
                            (input port)
  Destination:            freq_dn_debounce/btn_clock_cycles_counter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.239ns  (logic 1.601ns (30.551%)  route 3.639ns (69.449%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.815ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.815ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P18                                               0.000     0.000 f  btn_freq_dn (IN)
                         net (fo=0)                   0.000     0.000    btn_freq_dn
    P18                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  btn_freq_dn_IBUF_inst/O
                         net (fo=2, routed)           2.514     3.991    freq_dn_debounce/btn_freq_dn_IBUF
    SLICE_X40Y41         LUT1 (Prop_lut1_I0_O)        0.124     4.115 r  freq_dn_debounce/btn_clock_cycles_counter[0]_i_1__1/O
                         net (fo=32, routed)          1.124     5.239    freq_dn_debounce/btn_clock_cycles_counter[0]_i_1__1_n_0
    SLICE_X39Y36         FDRE                                         r  freq_dn_debounce/btn_clock_cycles_counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=250, routed)         1.443     4.815    freq_dn_debounce/clk_IBUF_BUFG
    SLICE_X39Y36         FDRE                                         r  freq_dn_debounce/btn_clock_cycles_counter_reg[3]/C

Slack:                    inf
  Source:                 btn_freq_dn
                            (input port)
  Destination:            freq_dn_debounce/btn_clock_cycles_counter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.099ns  (logic 1.601ns (31.395%)  route 3.498ns (68.605%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.816ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.816ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P18                                               0.000     0.000 f  btn_freq_dn (IN)
                         net (fo=0)                   0.000     0.000    btn_freq_dn
    P18                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  btn_freq_dn_IBUF_inst/O
                         net (fo=2, routed)           2.514     3.991    freq_dn_debounce/btn_freq_dn_IBUF
    SLICE_X40Y41         LUT1 (Prop_lut1_I0_O)        0.124     4.115 r  freq_dn_debounce/btn_clock_cycles_counter[0]_i_1__1/O
                         net (fo=32, routed)          0.984     5.099    freq_dn_debounce/btn_clock_cycles_counter[0]_i_1__1_n_0
    SLICE_X39Y37         FDRE                                         r  freq_dn_debounce/btn_clock_cycles_counter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=250, routed)         1.444     4.816    freq_dn_debounce/clk_IBUF_BUFG
    SLICE_X39Y37         FDRE                                         r  freq_dn_debounce/btn_clock_cycles_counter_reg[4]/C

Slack:                    inf
  Source:                 btn_freq_dn
                            (input port)
  Destination:            freq_dn_debounce/btn_clock_cycles_counter_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.099ns  (logic 1.601ns (31.395%)  route 3.498ns (68.605%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.816ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.816ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P18                                               0.000     0.000 f  btn_freq_dn (IN)
                         net (fo=0)                   0.000     0.000    btn_freq_dn
    P18                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  btn_freq_dn_IBUF_inst/O
                         net (fo=2, routed)           2.514     3.991    freq_dn_debounce/btn_freq_dn_IBUF
    SLICE_X40Y41         LUT1 (Prop_lut1_I0_O)        0.124     4.115 r  freq_dn_debounce/btn_clock_cycles_counter[0]_i_1__1/O
                         net (fo=32, routed)          0.984     5.099    freq_dn_debounce/btn_clock_cycles_counter[0]_i_1__1_n_0
    SLICE_X39Y37         FDRE                                         r  freq_dn_debounce/btn_clock_cycles_counter_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=250, routed)         1.444     4.816    freq_dn_debounce/clk_IBUF_BUFG
    SLICE_X39Y37         FDRE                                         r  freq_dn_debounce/btn_clock_cycles_counter_reg[5]/C

Slack:                    inf
  Source:                 btn_freq_dn
                            (input port)
  Destination:            freq_dn_debounce/btn_clock_cycles_counter_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.099ns  (logic 1.601ns (31.395%)  route 3.498ns (68.605%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.816ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.816ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P18                                               0.000     0.000 f  btn_freq_dn (IN)
                         net (fo=0)                   0.000     0.000    btn_freq_dn
    P18                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  btn_freq_dn_IBUF_inst/O
                         net (fo=2, routed)           2.514     3.991    freq_dn_debounce/btn_freq_dn_IBUF
    SLICE_X40Y41         LUT1 (Prop_lut1_I0_O)        0.124     4.115 r  freq_dn_debounce/btn_clock_cycles_counter[0]_i_1__1/O
                         net (fo=32, routed)          0.984     5.099    freq_dn_debounce/btn_clock_cycles_counter[0]_i_1__1_n_0
    SLICE_X39Y37         FDRE                                         r  freq_dn_debounce/btn_clock_cycles_counter_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=250, routed)         1.444     4.816    freq_dn_debounce/clk_IBUF_BUFG
    SLICE_X39Y37         FDRE                                         r  freq_dn_debounce/btn_clock_cycles_counter_reg[6]/C

Slack:                    inf
  Source:                 btn_freq_dn
                            (input port)
  Destination:            freq_dn_debounce/btn_clock_cycles_counter_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.099ns  (logic 1.601ns (31.395%)  route 3.498ns (68.605%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.816ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.816ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P18                                               0.000     0.000 f  btn_freq_dn (IN)
                         net (fo=0)                   0.000     0.000    btn_freq_dn
    P18                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  btn_freq_dn_IBUF_inst/O
                         net (fo=2, routed)           2.514     3.991    freq_dn_debounce/btn_freq_dn_IBUF
    SLICE_X40Y41         LUT1 (Prop_lut1_I0_O)        0.124     4.115 r  freq_dn_debounce/btn_clock_cycles_counter[0]_i_1__1/O
                         net (fo=32, routed)          0.984     5.099    freq_dn_debounce/btn_clock_cycles_counter[0]_i_1__1_n_0
    SLICE_X39Y37         FDRE                                         r  freq_dn_debounce/btn_clock_cycles_counter_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=250, routed)         1.444     4.816    freq_dn_debounce/clk_IBUF_BUFG
    SLICE_X39Y37         FDRE                                         r  freq_dn_debounce/btn_clock_cycles_counter_reg[7]/C

Slack:                    inf
  Source:                 btn_freq_dn
                            (input port)
  Destination:            freq_dn_debounce/btn_clock_cycles_counter_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.062ns  (logic 1.601ns (31.622%)  route 3.461ns (68.378%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.818ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.818ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P18                                               0.000     0.000 f  btn_freq_dn (IN)
                         net (fo=0)                   0.000     0.000    btn_freq_dn
    P18                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  btn_freq_dn_IBUF_inst/O
                         net (fo=2, routed)           2.514     3.991    freq_dn_debounce/btn_freq_dn_IBUF
    SLICE_X40Y41         LUT1 (Prop_lut1_I0_O)        0.124     4.115 r  freq_dn_debounce/btn_clock_cycles_counter[0]_i_1__1/O
                         net (fo=32, routed)          0.947     5.062    freq_dn_debounce/btn_clock_cycles_counter[0]_i_1__1_n_0
    SLICE_X39Y40         FDRE                                         r  freq_dn_debounce/btn_clock_cycles_counter_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=250, routed)         1.446     4.818    freq_dn_debounce/clk_IBUF_BUFG
    SLICE_X39Y40         FDRE                                         r  freq_dn_debounce/btn_clock_cycles_counter_reg[16]/C

Slack:                    inf
  Source:                 btn_freq_dn
                            (input port)
  Destination:            freq_dn_debounce/btn_clock_cycles_counter_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.062ns  (logic 1.601ns (31.622%)  route 3.461ns (68.378%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.818ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.818ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P18                                               0.000     0.000 f  btn_freq_dn (IN)
                         net (fo=0)                   0.000     0.000    btn_freq_dn
    P18                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  btn_freq_dn_IBUF_inst/O
                         net (fo=2, routed)           2.514     3.991    freq_dn_debounce/btn_freq_dn_IBUF
    SLICE_X40Y41         LUT1 (Prop_lut1_I0_O)        0.124     4.115 r  freq_dn_debounce/btn_clock_cycles_counter[0]_i_1__1/O
                         net (fo=32, routed)          0.947     5.062    freq_dn_debounce/btn_clock_cycles_counter[0]_i_1__1_n_0
    SLICE_X39Y40         FDRE                                         r  freq_dn_debounce/btn_clock_cycles_counter_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=250, routed)         1.446     4.818    freq_dn_debounce/clk_IBUF_BUFG
    SLICE_X39Y40         FDRE                                         r  freq_dn_debounce/btn_clock_cycles_counter_reg[17]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btn_dir
                            (input port)
  Destination:            dir_debounce/button_active_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.822ns  (logic 0.280ns (34.101%)  route 0.542ns (65.899%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        2.024ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  btn_dir (IN)
                         net (fo=0)                   0.000     0.000    btn_dir
    N17                  IBUF (Prop_ibuf_I_O)         0.238     0.238 r  btn_dir_IBUF_inst/O
                         net (fo=2, routed)           0.542     0.780    dir_debounce/btn_dir_IBUF
    SLICE_X1Y39          LUT3 (Prop_lut3_I2_O)        0.042     0.822 r  dir_debounce/button_active_i_1/O
                         net (fo=1, routed)           0.000     0.822    dir_debounce/button_active_i_1_n_0
    SLICE_X1Y39          FDRE                                         r  dir_debounce/button_active_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=250, routed)         0.866     2.024    dir_debounce/clk_IBUF_BUFG
    SLICE_X1Y39          FDRE                                         r  dir_debounce/button_active_reg/C

Slack:                    inf
  Source:                 btn_dir
                            (input port)
  Destination:            dir_debounce/btn_clock_cycles_counter_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.954ns  (logic 0.283ns (29.693%)  route 0.671ns (70.307%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.024ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  btn_dir (IN)
                         net (fo=0)                   0.000     0.000    btn_dir
    N17                  IBUF (Prop_ibuf_I_O)         0.238     0.238 f  btn_dir_IBUF_inst/O
                         net (fo=2, routed)           0.544     0.782    dir_debounce/btn_dir_IBUF
    SLICE_X1Y39          LUT1 (Prop_lut1_I0_O)        0.045     0.827 r  dir_debounce/btn_clock_cycles_counter[0]_i_1/O
                         net (fo=32, routed)          0.127     0.954    dir_debounce/btn_clock_cycles_counter[0]_i_1_n_0
    SLICE_X3Y39          FDRE                                         r  dir_debounce/btn_clock_cycles_counter_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=250, routed)         0.866     2.024    dir_debounce/clk_IBUF_BUFG
    SLICE_X3Y39          FDRE                                         r  dir_debounce/btn_clock_cycles_counter_reg[16]/C

Slack:                    inf
  Source:                 btn_dir
                            (input port)
  Destination:            dir_debounce/btn_clock_cycles_counter_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.954ns  (logic 0.283ns (29.693%)  route 0.671ns (70.307%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.024ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  btn_dir (IN)
                         net (fo=0)                   0.000     0.000    btn_dir
    N17                  IBUF (Prop_ibuf_I_O)         0.238     0.238 f  btn_dir_IBUF_inst/O
                         net (fo=2, routed)           0.544     0.782    dir_debounce/btn_dir_IBUF
    SLICE_X1Y39          LUT1 (Prop_lut1_I0_O)        0.045     0.827 r  dir_debounce/btn_clock_cycles_counter[0]_i_1/O
                         net (fo=32, routed)          0.127     0.954    dir_debounce/btn_clock_cycles_counter[0]_i_1_n_0
    SLICE_X3Y39          FDRE                                         r  dir_debounce/btn_clock_cycles_counter_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=250, routed)         0.866     2.024    dir_debounce/clk_IBUF_BUFG
    SLICE_X3Y39          FDRE                                         r  dir_debounce/btn_clock_cycles_counter_reg[17]/C

Slack:                    inf
  Source:                 btn_dir
                            (input port)
  Destination:            dir_debounce/btn_clock_cycles_counter_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.954ns  (logic 0.283ns (29.693%)  route 0.671ns (70.307%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.024ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  btn_dir (IN)
                         net (fo=0)                   0.000     0.000    btn_dir
    N17                  IBUF (Prop_ibuf_I_O)         0.238     0.238 f  btn_dir_IBUF_inst/O
                         net (fo=2, routed)           0.544     0.782    dir_debounce/btn_dir_IBUF
    SLICE_X1Y39          LUT1 (Prop_lut1_I0_O)        0.045     0.827 r  dir_debounce/btn_clock_cycles_counter[0]_i_1/O
                         net (fo=32, routed)          0.127     0.954    dir_debounce/btn_clock_cycles_counter[0]_i_1_n_0
    SLICE_X3Y39          FDRE                                         r  dir_debounce/btn_clock_cycles_counter_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=250, routed)         0.866     2.024    dir_debounce/clk_IBUF_BUFG
    SLICE_X3Y39          FDRE                                         r  dir_debounce/btn_clock_cycles_counter_reg[18]/C

Slack:                    inf
  Source:                 btn_dir
                            (input port)
  Destination:            dir_debounce/btn_clock_cycles_counter_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.954ns  (logic 0.283ns (29.693%)  route 0.671ns (70.307%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.024ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  btn_dir (IN)
                         net (fo=0)                   0.000     0.000    btn_dir
    N17                  IBUF (Prop_ibuf_I_O)         0.238     0.238 f  btn_dir_IBUF_inst/O
                         net (fo=2, routed)           0.544     0.782    dir_debounce/btn_dir_IBUF
    SLICE_X1Y39          LUT1 (Prop_lut1_I0_O)        0.045     0.827 r  dir_debounce/btn_clock_cycles_counter[0]_i_1/O
                         net (fo=32, routed)          0.127     0.954    dir_debounce/btn_clock_cycles_counter[0]_i_1_n_0
    SLICE_X3Y39          FDRE                                         r  dir_debounce/btn_clock_cycles_counter_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=250, routed)         0.866     2.024    dir_debounce/clk_IBUF_BUFG
    SLICE_X3Y39          FDRE                                         r  dir_debounce/btn_clock_cycles_counter_reg[19]/C

Slack:                    inf
  Source:                 btn_dir
                            (input port)
  Destination:            dir_debounce/btn_clock_cycles_counter_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.008ns  (logic 0.283ns (28.106%)  route 0.725ns (71.894%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.024ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  btn_dir (IN)
                         net (fo=0)                   0.000     0.000    btn_dir
    N17                  IBUF (Prop_ibuf_I_O)         0.238     0.238 f  btn_dir_IBUF_inst/O
                         net (fo=2, routed)           0.544     0.782    dir_debounce/btn_dir_IBUF
    SLICE_X1Y39          LUT1 (Prop_lut1_I0_O)        0.045     0.827 r  dir_debounce/btn_clock_cycles_counter[0]_i_1/O
                         net (fo=32, routed)          0.181     1.008    dir_debounce/btn_clock_cycles_counter[0]_i_1_n_0
    SLICE_X3Y38          FDRE                                         r  dir_debounce/btn_clock_cycles_counter_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=250, routed)         0.866     2.024    dir_debounce/clk_IBUF_BUFG
    SLICE_X3Y38          FDRE                                         r  dir_debounce/btn_clock_cycles_counter_reg[12]/C

Slack:                    inf
  Source:                 btn_dir
                            (input port)
  Destination:            dir_debounce/btn_clock_cycles_counter_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.008ns  (logic 0.283ns (28.106%)  route 0.725ns (71.894%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.024ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  btn_dir (IN)
                         net (fo=0)                   0.000     0.000    btn_dir
    N17                  IBUF (Prop_ibuf_I_O)         0.238     0.238 f  btn_dir_IBUF_inst/O
                         net (fo=2, routed)           0.544     0.782    dir_debounce/btn_dir_IBUF
    SLICE_X1Y39          LUT1 (Prop_lut1_I0_O)        0.045     0.827 r  dir_debounce/btn_clock_cycles_counter[0]_i_1/O
                         net (fo=32, routed)          0.181     1.008    dir_debounce/btn_clock_cycles_counter[0]_i_1_n_0
    SLICE_X3Y38          FDRE                                         r  dir_debounce/btn_clock_cycles_counter_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=250, routed)         0.866     2.024    dir_debounce/clk_IBUF_BUFG
    SLICE_X3Y38          FDRE                                         r  dir_debounce/btn_clock_cycles_counter_reg[13]/C

Slack:                    inf
  Source:                 btn_dir
                            (input port)
  Destination:            dir_debounce/btn_clock_cycles_counter_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.008ns  (logic 0.283ns (28.106%)  route 0.725ns (71.894%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.024ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  btn_dir (IN)
                         net (fo=0)                   0.000     0.000    btn_dir
    N17                  IBUF (Prop_ibuf_I_O)         0.238     0.238 f  btn_dir_IBUF_inst/O
                         net (fo=2, routed)           0.544     0.782    dir_debounce/btn_dir_IBUF
    SLICE_X1Y39          LUT1 (Prop_lut1_I0_O)        0.045     0.827 r  dir_debounce/btn_clock_cycles_counter[0]_i_1/O
                         net (fo=32, routed)          0.181     1.008    dir_debounce/btn_clock_cycles_counter[0]_i_1_n_0
    SLICE_X3Y38          FDRE                                         r  dir_debounce/btn_clock_cycles_counter_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=250, routed)         0.866     2.024    dir_debounce/clk_IBUF_BUFG
    SLICE_X3Y38          FDRE                                         r  dir_debounce/btn_clock_cycles_counter_reg[14]/C

Slack:                    inf
  Source:                 btn_dir
                            (input port)
  Destination:            dir_debounce/btn_clock_cycles_counter_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.008ns  (logic 0.283ns (28.106%)  route 0.725ns (71.894%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.024ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  btn_dir (IN)
                         net (fo=0)                   0.000     0.000    btn_dir
    N17                  IBUF (Prop_ibuf_I_O)         0.238     0.238 f  btn_dir_IBUF_inst/O
                         net (fo=2, routed)           0.544     0.782    dir_debounce/btn_dir_IBUF
    SLICE_X1Y39          LUT1 (Prop_lut1_I0_O)        0.045     0.827 r  dir_debounce/btn_clock_cycles_counter[0]_i_1/O
                         net (fo=32, routed)          0.181     1.008    dir_debounce/btn_clock_cycles_counter[0]_i_1_n_0
    SLICE_X3Y38          FDRE                                         r  dir_debounce/btn_clock_cycles_counter_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=250, routed)         0.866     2.024    dir_debounce/clk_IBUF_BUFG
    SLICE_X3Y38          FDRE                                         r  dir_debounce/btn_clock_cycles_counter_reg[15]/C

Slack:                    inf
  Source:                 btn_dir
                            (input port)
  Destination:            dir_debounce/btn_clock_cycles_counter_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.018ns  (logic 0.283ns (27.846%)  route 0.734ns (72.154%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.025ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  btn_dir (IN)
                         net (fo=0)                   0.000     0.000    btn_dir
    N17                  IBUF (Prop_ibuf_I_O)         0.238     0.238 f  btn_dir_IBUF_inst/O
                         net (fo=2, routed)           0.544     0.782    dir_debounce/btn_dir_IBUF
    SLICE_X1Y39          LUT1 (Prop_lut1_I0_O)        0.045     0.827 r  dir_debounce/btn_clock_cycles_counter[0]_i_1/O
                         net (fo=32, routed)          0.190     1.018    dir_debounce/btn_clock_cycles_counter[0]_i_1_n_0
    SLICE_X3Y40          FDRE                                         r  dir_debounce/btn_clock_cycles_counter_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=250, routed)         0.867     2.025    dir_debounce/clk_IBUF_BUFG
    SLICE_X3Y40          FDRE                                         r  dir_debounce/btn_clock_cycles_counter_reg[20]/C





