<!DOCTYPE html>
<html>
<head>
<meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
<meta name="Author" content="<username>"> <meta name="GENERATOR" content="urg/version [en] (platform name) [urg]">
<title>Unified Coverage Report :: Module :: rsnoc_z_H_R_N_A_S2_U_S2g_6b350414</title>
<link type="text/css" rel="stylesheet" href="css/.urg.css">
<link type="text/css" rel="stylesheet" href="css/.layout.css">
<link type="text/css" rel="stylesheet" href="css/.breadcrumb.css">
<script type="text/javascript" src="js/.jquery.js"></script>
<script type="text/javascript" src="js/.jquery-ui.js"></script>
<script type="text/javascript" src="js/.sortable.js"></script>
<script type="text/javascript" src="js/.layout.js"></script>
<script type="text/javascript" src="js/.breadcrumb.js"></script>
<script type="text/javascript">
var layout, westLayout, centerLayout;
$(document).ready(function () {
  if ($("#north-bread-crumb")) {
    $("#north-bread-crumb").jBreadCrumb({easing:'swing'})
  }
  layout = $("body").layout({ 
    resizable: true,
    spacing_open: 4,
    spacing_closed: 4,
    north: {
      size: 76
    },
    south: {
      size: 45,
      initClosed: true
    },
    west: {
      size: 500,
      resizable: true,
      initClosed: false
    }
  });
  centerLayout = $('div.ui-layout-center').layout({
    north__paneSelector: ".ui-layout-center-inner-north",
    center__paneSelector: ".ui-layout-center-inner-center", 
    north__size: 50,
    spacing_open: 4,
    spacing_closed: 4
  });
});
</script>
</head>
<body onLoad="initPage();"><div class="ui-layout-north">
<div class="logo"></div>
<center class="pagetitle">Module Definition</center>
<div align="center"><a href="dashboard.html" ><b>dashboard</b></a> | <a href="hierarchy.html" ><b>hierarchy</b></a> | <a href="modlist.html" ><b>modlist</b></a> | <a href="groups.html" ><b>groups</b></a> | <a href="tests.html" ><b>tests</b></a> | <a href="asserts.html" ><b>asserts</b></a></div>

</div>
<div class="ui-layout-west">
<div name='tag_rsnoc_z_H_R_N_A_S2_U_S2g_6b350414'>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module : <a href="#"  onclick="showContent('tag_rsnoc_z_H_R_N_A_S2_U_S2g_6b350414')">rsnoc_z_H_R_N_A_S2_U_S2g_6b350414</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s9 cl rt"> 94.19</td>
<td class="s9 cl rt"><a href="mod1206.html#Line" > 93.65</a></td>
<td class="s9 cl rt"><a href="mod1206.html#Cond" > 97.50</a></td>
<td class="s9 cl rt"><a href="mod1206.html#Toggle" > 92.40</a></td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"><a href="mod1206.html#Branch" > 93.23</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<span class=repname>Source File(s) : </span>
<br clear=all>
<a href="javascript:void(0);"  onclick="openSrcFile('/nfs_project/gemini/DV/nadeem/dv/main_regression_15_11_2022/gemini/design/ip/FlexNoC/noc/rsnoc_commons.v')">/nfs_project/gemini/DV/nadeem/dv/main_regression_15_11_2022/gemini/design/ip/FlexNoC/noc/rsnoc_commons.v</a><br clear=all>
<br clear=all>
<span class=repname>Module self-instances :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod1206.html#inst_tag_76227"  onclick="showContent('inst_tag_76227')">config_ss_tb.DUT.flexnoc.flexnoc.bcpu_ahb_m0_main.SpecificToGeneric.S2g0</a></td>
<td class="s9 cl rt"> 94.19</td>
<td class="s9 cl rt"><a href="mod1206.html#Line" > 93.65</a></td>
<td class="s9 cl rt"><a href="mod1206.html#Cond" > 97.50</a></td>
<td class="s9 cl rt"><a href="mod1206.html#Toggle" > 92.40</a></td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"><a href="mod1206.html#Branch" > 93.23</a></td>
<td class="wht cl rt"></td>
</tr></table></div>
</div>
<br clear=all>
<div name='tag_rsnoc_z_H_R_N_A_S2_U_S2g_6b350414'>
<hr>
<a name="inst_tag_76227"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy50.html#tag_urg_inst_76227" >config_ss_tb.DUT.flexnoc.flexnoc.bcpu_ahb_m0_main.SpecificToGeneric.S2g0</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s9 cl rt"> 94.19</td>
<td class="s9 cl rt"><a href="mod1206.html#Line" > 93.65</a></td>
<td class="s9 cl rt"><a href="mod1206.html#Cond" > 97.50</a></td>
<td class="s9 cl rt"><a href="mod1206.html#Toggle" > 92.40</a></td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"><a href="mod1206.html#Branch" > 93.23</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s9 cl rt"> 92.65</td>
<td class="s9 cl rt"> 96.61</td>
<td class="s9 cl rt"> 90.28</td>
<td class="s8 cl rt"> 89.46</td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"> 94.24</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s9 cl rt"> 92.42</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"> 92.42</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod434.html#inst_tag_30035" >SpecificToGeneric</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod102.html#inst_tag_10575" id="tag_urg_inst_10575">Ncw</a></td>
<td class="s5 cl rt"> 55.72</td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"> 33.33</td>
<td class="s9 cl rt"> 93.83</td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 40.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod280.html#inst_tag_14903" id="tag_urg_inst_14903">Pc</a></td>
<td class="s9 cl rt"> 94.24</td>
<td class="s10 cl rt">100.00</td>
<td class="s9 cl rt"> 92.31</td>
<td class="s8 cl rt"> 87.30</td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"> 97.37</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2514.html#inst_tag_211763" id="tag_urg_inst_211763">ud</a></td>
<td class="s8 cl rt"> 80.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 80.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2830.html#inst_tag_253412" id="tag_urg_inst_253412">ud584</a></td>
<td class="s8 cl rt"> 80.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 80.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod217.html#inst_tag_12334" id="tag_urg_inst_12334">ud624</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod591.html#inst_tag_32224" id="tag_urg_inst_32224">ud626</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2835.html#inst_tag_253427" id="tag_urg_inst_253427">ud756</a></td>
<td class="s5 cl rt"> 55.56</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 55.56</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1483.html#inst_tag_91869" id="tag_urg_inst_91869">ummd170ab</a></td>
<td class="s9 cl rt"> 91.23</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 73.68</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1132.html#inst_tag_74496" id="tag_urg_inst_74496">ummd2d533</a></td>
<td class="s7 cl rt"> 77.78</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"> 33.33</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1978.html#inst_tag_171687" id="tag_urg_inst_171687">ur</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1978.html#inst_tag_171686" id="tag_urg_inst_171686">ur625</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1974.html#inst_tag_171558" id="tag_urg_inst_171558">ur627</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2848_0.html#inst_tag_253778" id="tag_urg_inst_253778">ursrrrg619</a></td>
<td class="s9 cl rt"> 96.67</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"> 90.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2848_0.html#inst_tag_253783" id="tag_urg_inst_253783">ursrrrg698</a></td>
<td class="s9 cl rt"> 93.33</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 80.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2848_0.html#inst_tag_253784" id="tag_urg_inst_253784">ursrrrg712</a></td>
<td class="s9 cl rt"> 93.33</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 80.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2848_0.html#inst_tag_253779" id="tag_urg_inst_253779">ursrrrg863</a></td>
<td class="s9 cl rt"> 93.33</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 80.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2848_0.html#inst_tag_253781" id="tag_urg_inst_253781">ursrrrg891</a></td>
<td class="s9 cl rt"> 96.67</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"> 90.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2848_0.html#inst_tag_253782" id="tag_urg_inst_253782">ursrrrg896</a></td>
<td class="s9 cl rt"> 93.33</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 80.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2848_0.html#inst_tag_253780" id="tag_urg_inst_253780">ursrrrg909</a></td>
<td class="s9 cl rt"> 96.67</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"> 90.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod287.html#inst_tag_16263" id="tag_urg_inst_16263">ursrsrg</a></td>
<td class="s9 cl rt"> 96.67</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"> 90.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod287.html#inst_tag_16264" id="tag_urg_inst_16264">ursrsrg710</a></td>
<td class="s9 cl rt"> 96.67</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"> 90.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod287.html#inst_tag_16262" id="tag_urg_inst_16262">ursrsrg900</a></td>
<td class="s9 cl rt"> 90.00</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 70.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1823.html#inst_tag_147546" id="tag_urg_inst_147546">us6abbdefa</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1823.html#inst_tag_147547" id="tag_urg_inst_147547">us6abbdefa_310</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1036.html#inst_tag_72394" id="tag_urg_inst_72394">uuc9ab072ca3</a></td>
<td class="s8 cl rt"> 89.61</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 89.61</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2581.html#inst_tag_228986" id="tag_urg_inst_228986">uuca90a336</a></td>
<td class="s9 cl rt"> 90.37</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"> 90.37</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
<hr>
Since this is the module's only instance, the coverage report is the same as for the module.</div>
<div class="ui-layout-center">
<div class="ui-layout-center-inner-center">
<div name='tag_rsnoc_z_H_R_N_A_S2_U_S2g_6b350414'>
<a name="Line"></a>
Line Coverage for Module : <a href="mod1206.html" >rsnoc_z_H_R_N_A_S2_U_S2g_6b350414</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s9"><td class="lf">TOTAL</td><td></td><td>126</td><td>118</td><td>93.65</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>137169</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>137175</td><td>6</td><td>6</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>137188</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>137193</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>137199</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>137219</td><td>5</td><td>5</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>137228</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>137236</td><td>5</td><td>5</td><td>100.00</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>137244</td><td>9</td><td>6</td><td>66.67</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>137256</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>137260</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>137265</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>137282</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>137286</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>137338</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>137366</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>137370</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>137374</td><td>9</td><td>6</td><td>66.67</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>137399</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>137414</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>137419</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>137424</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>137429</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>137434</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>137452</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>137458</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>137464</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>137469</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>137474</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>137534</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>137663</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>137677</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>137691</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>137706</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>137721</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
137168                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
137169     1/1          		if ( ! Sys_Clk_RstN )
137170     1/1          			u_c6b5 &lt;= #1.0 ( 32'b0 );
137171     1/1          		else if ( APCe )
137172     1/1          			u_c6b5 &lt;= #1.0 ( Ctl_Addr );
                        MISSING_ELSE
137173                  	assign uFromIdle_caseSel = { HNew &amp; ~ Wr , HNew &amp; Wr &amp; Buf , HNew &amp; Wr &amp; ~ Buf } ;
137174                  	always @( uFromIdle_caseSel ) begin
137175     1/1          		case ( uFromIdle_caseSel )
137176     1/1          			3'b001  : FromIdle = 3'b001 ;
137177     1/1          			3'b010  : FromIdle = 3'b100 ;
137178     1/1          			3'b100  : FromIdle = 3'b110 ;
137179     1/1          			3'b0    : FromIdle = 3'b000 ;
137180     1/1          			default : FromIdle = 3'b000 ;
137181                  		endcase
137182                  	end
137183                  	rsnoc_z_T_C_S_C_L_R_Mm_D2d533_O3 ummd2d533(
137184                  		.Dflt( 3'b0 ) , .I_010011( 3'b010 ) , .I_100101( 3'b011 ) , .I_110111( 3'b100 ) , .O( LnBeat ) , .Sel( AhbDn_HBurst )
137185                  	);
137186                  	rsnoc_z_T_C_S_C_L_R_D_z_F4t6 ud( .I( LnByte ) , .O( u_4c36 ) );
137187                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
137188     1/1          		if ( ! Sys_Clk_RstN )
137189     1/1          			SplitCnt &lt;= #1.0 ( 2'b0 );
137190     1/1          		else if ( HRdy &amp; ( NonSeq | Seq ) )
137191     1/1          			SplitCnt &lt;= #1.0 ( ( ~ { 2 { NonSeq }  } &amp; SplitCnt ) + 2'b01 );
                        MISSING_ELSE
137192                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
137193     1/1          		if ( ! Sys_Clk_RstN )
137194     1/1          			WDCnt &lt;= #1.0 ( 4'b0 );
137195     1/1          		else if ( APCeWr | BeClr )
137196     1/1          			WDCnt &lt;= #1.0 ( APCeWr ? Len2Wr [5:2] : WDCnt - 4'b0001 );
                        MISSING_ELSE
137197                  	assign uu_d6f3_caseSel = { WDCnt0 &amp; LockRdy } ;
137198                  	always @( uu_d6f3_caseSel ) begin
137199     1/1          		case ( uu_d6f3_caseSel )
137200     1/1          			1'b1    : u_d6f3 = 3'b000 ;
137201     1/1          			1'b0    : u_d6f3 = 3'b101 ;
137202     <font color = "red">0/1     ==>  			default : u_d6f3 = 3'b000 ;</font>
137203                  		endcase
137204                  	end
137205                  	rsnoc_z_T_C_S_C_L_R_Rsr_Rrg_1 ursrrrg619(
137206                  		.Clk( Sys_Clk )
137207                  	,	.Clk_ClkS( Sys_Clk_ClkS )
137208                  	,	.Clk_En( Sys_Clk_En )
137209                  	,	.Clk_EnS( Sys_Clk_EnS )
137210                  	,	.Clk_RetRstN( Sys_Clk_RetRstN )
137211                  	,	.Clk_RstN( Sys_Clk_RstN )
137212                  	,	.Clk_Tm( Sys_Clk_Tm )
137213                  	,	.O( WDCnt0Reg )
137214                  	,	.Reset( APCeWr )
137215                  	,	.Set( ( Sm_WNB | Sm_WB ) &amp; WDCnt0 &amp; LockVldWr &amp; LockRdy )
137216                  	);
137217                  	assign uu_444e_caseSel = { HEnd &amp; ~ WDDone &amp; ( WDCnt0 ? ~ LockVldWr : LockRdy ) , HEnd &amp; WDDone } ;
137218                  	always @( FromIdle or uu_444e_caseSel ) begin
137219     1/1          		case ( uu_444e_caseSel )
137220     1/1          			2'b01   : u_444e = FromIdle ;
137221     1/1          			2'b10   : u_444e = 3'b101 ;
137222     1/1          			2'b0    : u_444e = 3'b100 ;
137223     1/1          			default : u_444e = 3'b000 ;
137224                  		endcase
137225                  	end
137226                  	assign uu_50f9_caseSel = { WDCnt0 &amp; LockRdy } ;
137227                  	always @( uu_50f9_caseSel ) begin
137228     1/1          		case ( uu_50f9_caseSel )
137229     1/1          			1'b1    : u_50f9 = 3'b011 ;
137230     1/1          			1'b0    : u_50f9 = 3'b010 ;
137231     <font color = "red">0/1     ==>  			default : u_50f9 = 3'b000 ;</font>
137232                  		endcase
137233                  	end
137234                  	assign uu_cc5c_caseSel = { HEnd &amp; ~ WDDone &amp; ( WDCnt0 ? ~ LockVldWr : LockRdy ) , HEnd &amp; WDDone } ;
137235                  	always @( uu_cc5c_caseSel ) begin
137236     1/1          		case ( uu_cc5c_caseSel )
137237     1/1          			2'b01   : u_cc5c = 3'b011 ;
137238     1/1          			2'b10   : u_cc5c = 3'b010 ;
137239     1/1          			2'b0    : u_cc5c = 3'b001 ;
137240     1/1          			default : u_cc5c = 3'b000 ;
137241                  		endcase
137242                  	end
137243                  	always @( CurState  or FromIdle  or u_444e  or u_50f9  or u_5bb6  or u_703a  or u_cc5c  or u_d6f3 ) begin
137244     1/1          		case ( CurState )
137245     1/1          			3'b110  : NextState = u_703a ;
137246     <font color = "red">0/1     ==>  			3'b101  : NextState = u_d6f3 ;</font>
137247     1/1          			3'b100  : NextState = u_444e ;
137248     1/1          			3'b011  : NextState = u_5bb6 ;
137249     <font color = "red">0/1     ==>  			3'b010  : NextState = u_50f9 ;</font>
137250     1/1          			3'b001  : NextState = u_cc5c ;
137251     1/1          			3'b0    : NextState = FromIdle ;
137252     <font color = "red">0/1     ==>  			default : NextState = 3'b000 ;</font>
137253                  		endcase
137254                  	end
137255                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
137256     1/1          		if ( ! Sys_Clk_RstN )
137257     1/1          			CurState &lt;= #1.0 ( 3'b000 );
137258     1/1          		else	CurState &lt;= #1.0 ( NextState );
137259                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
137260     1/1          		if ( ! Sys_Clk_RstN )
137261     1/1          			RdWait &lt;= #1.0 ( 1'b0 );
137262     1/1          		else if ( HRdy )
137263     1/1          			RdWait &lt;= #1.0 ( ~ Wr &amp; ( Seq | NonSeq ) );
                        MISSING_ELSE
137264                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
137265     1/1          		if ( ! Sys_Clk_RstN )
137266     1/1          			WrCnt &lt;= #1.0 ( 7'b0 );
137267     1/1          		else if ( WrInc | WrRsp )
137268     1/1          			WrCnt &lt;= #1.0 ( ( WrCnt + { 6'b0 , WrInc } ) - { 6'b0 , WrRsp } );
                        MISSING_ELSE
137269                  	rsnoc_z_T_C_S_C_L_R_Rsr_Rrg_1 ursrrrg863(
137270                  		.Clk( Sys_Clk )
137271                  	,	.Clk_ClkS( Sys_Clk_ClkS )
137272                  	,	.Clk_En( Sys_Clk_En )
137273                  	,	.Clk_EnS( Sys_Clk_EnS )
137274                  	,	.Clk_RetRstN( Sys_Clk_RetRstN )
137275                  	,	.Clk_RstN( Sys_Clk_RstN )
137276                  	,	.Clk_Tm( Sys_Clk_Tm )
137277                  	,	.O( WrErrAcc )
137278                  	,	.Reset( WrLast )
137279                  	,	.Set( WrRsp &amp; RspErr )
137280                  	);
137281                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
137282     1/1          		if ( ! Sys_Clk_RstN )
137283     1/1          			WrErr1 &lt;= #1.0 ( 1'b0 );
137284     1/1          		else	WrErr1 &lt;= #1.0 ( WrErr0 );
137285                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
137286     1/1          		if ( ! Sys_Clk_RstN )
137287     1/1          			WrVld &lt;= #1.0 ( 1'b0 );
137288     1/1          		else	WrVld &lt;= #1.0 ( WrErr1 | WrLast &amp; ~ WrErr0 );
137289                  	rsnoc_z_T_C_S_C_L_R_Rsr_Rrg_1 ursrrrg909(
137290                  		.Clk( Sys_Clk )
137291                  	,	.Clk_ClkS( Sys_Clk_ClkS )
137292                  	,	.Clk_En( Sys_Clk_En )
137293                  	,	.Clk_EnS( Sys_Clk_EnS )
137294                  	,	.Clk_RetRstN( Sys_Clk_RetRstN )
137295                  	,	.Clk_RstN( Sys_Clk_RstN )
137296                  	,	.Clk_Tm( Sys_Clk_Tm )
137297                  	,	.O( RdErrPiped )
137298                  	,	.Reset( RdRdy )
137299                  	,	.Set( RdRsp &amp; RspErr )
137300                  	);
137301                  	rsnoc_z_T_C_S_C_L_R_Rsr_Rrg_1 ursrrrg891(
137302                  		.Clk( Sys_Clk )
137303                  	,	.Clk_ClkS( Sys_Clk_ClkS )
137304                  	,	.Clk_En( Sys_Clk_En )
137305                  	,	.Clk_EnS( Sys_Clk_EnS )
137306                  	,	.Clk_RetRstN( Sys_Clk_RetRstN )
137307                  	,	.Clk_RstN( Sys_Clk_RstN )
137308                  	,	.Clk_Tm( Sys_Clk_Tm )
137309                  	,	.O( u_cd22 )
137310                  	,	.Reset( ClrPurge )
137311                  	,	.Set( u_8355 )
137312                  	);
137313                  	rsnoc_z_T_C_S_C_L_R_Rsr_Rrg_1 ursrrrg896(
137314                  		.Clk( Sys_Clk )
137315                  	,	.Clk_ClkS( Sys_Clk_ClkS )
137316                  	,	.Clk_En( Sys_Clk_En )
137317                  	,	.Clk_EnS( Sys_Clk_EnS )
137318                  	,	.Clk_RetRstN( Sys_Clk_RetRstN )
137319                  	,	.Clk_RstN( Sys_Clk_RstN )
137320                  	,	.Clk_Tm( Sys_Clk_Tm )
137321                  	,	.O( Purge1 )
137322                  	,	.Reset( ClrPurge )
137323                  	,	.Set( RdPend &amp; HEnd &amp; HRdy | RdDelete )
137324                  	);
137325                  	rsnoc_z_T_C_S_C_L_R_Rsr_Srg_1 ursrsrg900(
137326                  		.Clk( Sys_Clk )
137327                  	,	.Clk_ClkS( Sys_Clk_ClkS )
137328                  	,	.Clk_En( Sys_Clk_En )
137329                  	,	.Clk_EnS( Sys_Clk_EnS )
137330                  	,	.Clk_RetRstN( Sys_Clk_RetRstN )
137331                  	,	.Clk_RstN( Sys_Clk_RstN )
137332                  	,	.Clk_Tm( Sys_Clk_Tm )
137333                  	,	.O( Purge2 )
137334                  	,	.Reset( ~ Purge1 &amp; ClrPurge )
137335                  	,	.Set( RdDelete )
137336                  	);
137337                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
137338     1/1          		if ( ! Sys_Clk_RstN )
137339     1/1          			PurgeErr0 &lt;= #1.0 ( 1'b0 );
137340     1/1          		else	PurgeErr0 &lt;= #1.0 ( Purge2 &amp; ~ Purge1 &amp; ClrPurge );
137341                  	rsnoc_z_T_C_S_C_L_R_Rsr_Rrg_1 ursrrrg698(
137342                  		.Clk( Sys_Clk )
137343                  	,	.Clk_ClkS( Sys_Clk_ClkS )
137344                  	,	.Clk_En( Sys_Clk_En )
137345                  	,	.Clk_EnS( Sys_Clk_EnS )
137346                  	,	.Clk_RetRstN( Sys_Clk_RetRstN )
137347                  	,	.Clk_RstN( Sys_Clk_RstN )
137348                  	,	.Clk_Tm( Sys_Clk_Tm )
137349                  	,	.O( RdSent )
137350                  	,	.Reset( HRdy | RdMask )
137351                  	,	.Set( RdCand &amp; LockRdy )
137352                  	);
137353                  	rsnoc_z_T_C_S_C_L_R_Rsr_Rrg_1 ursrrrg712(
137354                  		.Clk( Sys_Clk )
137355                  	,	.Clk_ClkS( Sys_Clk_ClkS )
137356                  	,	.Clk_En( Sys_Clk_En )
137357                  	,	.Clk_EnS( Sys_Clk_EnS )
137358                  	,	.Clk_RetRstN( Sys_Clk_RetRstN )
137359                  	,	.Clk_RstN( Sys_Clk_RstN )
137360                  	,	.Clk_Tm( Sys_Clk_Tm )
137361                  	,	.O( AdvRd )
137362                  	,	.Reset( HRdy )
137363                  	,	.Set( RdCand )
137364                  	);
137365                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
137366     1/1          		if ( ! Sys_Clk_RstN )
137367     1/1          			RdErr1 &lt;= #1.0 ( 1'b0 );
137368     1/1          		else	RdErr1 &lt;= #1.0 ( RdErr0 );
137369                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
137370     1/1          		if ( ! Sys_Clk_RstN )
137371     1/1          			PurgeErr1 &lt;= #1.0 ( 1'b0 );
137372     1/1          		else	PurgeErr1 &lt;= #1.0 ( PurgeErr0 );
137373                  	always @( CurState  or HReadyRd  or WrVld  or u_164  or u_cfa6 ) begin
137374     1/1          		case ( CurState )
137375     1/1          			3'b110  : AhbDn_HReady = HReadyRd ;
137376     <font color = "red">0/1     ==>  			3'b101  : AhbDn_HReady = 1'b0 ;</font>
137377     1/1          			3'b100  : AhbDn_HReady = u_cfa6 ;
137378     1/1          			3'b011  : AhbDn_HReady = WrVld ;
137379     <font color = "red">0/1     ==>  			3'b010  : AhbDn_HReady = 1'b0 ;</font>
137380     1/1          			3'b001  : AhbDn_HReady = u_164 ;
137381     1/1          			3'b0    : AhbDn_HReady = 1'b1 ;
137382     <font color = "red">0/1     ==>  			default : AhbDn_HReady = 1'b0 ;</font>
137383                  		endcase
137384                  	end
137385                  	rsnoc_z_T_C_S_C_L_R_D_z_F3t2 ud584( .I( AhbDn_HSize ) , .O( u_569a ) );
137386                  	rsnoc_z_T_C_S_C_L_R_Rsr_Srg_1 ursrsrg(
137387                  		.Clk( Sys_Clk )
137388                  	,	.Clk_ClkS( Sys_Clk_ClkS )
137389                  	,	.Clk_En( Sys_Clk_En )
137390                  	,	.Clk_EnS( Sys_Clk_EnS )
137391                  	,	.Clk_RetRstN( Sys_Clk_RetRstN )
137392                  	,	.Clk_RstN( Sys_Clk_RstN )
137393                  	,	.Clk_Tm( Sys_Clk_Tm )
137394                  	,	.O( WDVld )
137395                  	,	.Reset( LockRdy )
137396                  	,	.Set( FullWr &amp; ~ FalseWrap &amp; HAddrEnd )
137397                  	);
137398                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
137399     1/1          		if ( ! Sys_Clk_RstN )
137400     1/1          			WACe &lt;= #1.0 ( 1'b0 );
137401     1/1          		else	WACe &lt;= #1.0 ( FullWr &amp; ~ ( AhbDn_HSize == 3'b010 ) );
137402                  	rsnoc_z_T_C_S_C_L_R_D_z_F2t4 ud624( .I( AhbDn_HAddr [1:0] ) , .O( u_3d15 ) );
137403                  	rsnoc_z_T_C_S_C_L_R_R_4 ur625( .I( u_3d15 ) , .O( u_d0b ) );
137404                  	rsnoc_z_T_C_S_C_L_R_D_z_F1t2 ud626( .I( AhbDn_HAddr [1] ) , .O( u_33db ) );
137405                  	rsnoc_z_T_C_S_C_L_R_R_2 ur627( .I( u_33db ) , .O( u_1645 ) );
137406                  	rsnoc_z_T_C_S_C_L_R_Mm_D170ab_O4s3 ummd170ab(
137407                  		.Dflt( 4'b1111 )
137408                  	,	.I_0( { { 1 { u_d0b [3] } } , { 1 { u_d0b [2] } } , { 1 { u_d0b [1] } } , { 1 { u_d0b [0] } } } )
137409                  	,	.I_01( { { 2 { u_1645 [1] } } , { 2 { u_1645 [0] } } } )
137410                  	,	.O( u_794 )
137411                  	,	.Sel( AhbDn_HSize )
137412                  	);
137413                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
137414     1/1          		if ( ! Sys_Clk_RstN )
137415     1/1          			WASel &lt;= #1.0 ( 4'b0 );
137416     1/1          		else if ( FullWr )
137417     1/1          			WASel &lt;= #1.0 ( u_794 );
                        MISSING_ELSE
137418                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
137419     1/1          		if ( ! Sys_Clk_RstN )
137420     1/1          			BeReg &lt;= #1.0 ( 4'b0 );
137421     1/1          		else if ( BeClr | WACe )
137422     1/1          			BeReg &lt;= #1.0 ( Be &amp; ~ { 4 { BeClr }  } );
                        MISSING_ELSE
137423                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
137424     1/1          		if ( ! Sys_Clk_RstN )
137425     1/1          			PwrHead &lt;= #1.0 ( 1'b1 );
137426     1/1          		else if ( Req1_Vld &amp; Req1_Rdy )
137427     1/1          			PwrHead &lt;= #1.0 ( Req1_Last );
                        MISSING_ELSE
137428                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
137429     1/1          		if ( ! Sys_Clk_RstN )
137430     1/1          			u_8b06 &lt;= #1.0 ( 1'b0 );
137431     1/1          		else if ( APCe )
137432     1/1          			u_8b06 &lt;= #1.0 ( Ctl_Wr );
                        MISSING_ELSE
137433                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
137434     1/1          		if ( ! Sys_Clk_RstN )
137435     1/1          			PwrCnt &lt;= #1.0 ( 1'b0 );
137436     1/1          		else if ( PwrInc | PwrDec )
137437     1/1          			PwrCnt &lt;= #1.0 ( ( PwrCnt + PwrInc ) - PwrDec );
                        MISSING_ELSE
137438                  	rsnoc_z_T_C_S_C_L_R_Rsr_Srg_1 ursrsrg710(
137439                  		.Clk( Sys_Clk )
137440                  	,	.Clk_ClkS( Sys_Clk_ClkS )
137441                  	,	.Clk_En( Sys_Clk_En )
137442                  	,	.Clk_EnS( Sys_Clk_EnS )
137443                  	,	.Clk_RetRstN( Sys_Clk_RetRstN )
137444                  	,	.Clk_RstN( Sys_Clk_RstN )
137445                  	,	.Clk_Tm( Sys_Clk_Tm )
137446                  	,	.O( APSelRd )
137447                  	,	.Reset( LockRdy )
137448                  	,	.Set( APCeRd )
137449                  	);
137450                  	rsnoc_z_T_C_S_C_L_R_R_4 ur( .I( AhbDn_HWBe ) , .O( WABe ) );
137451                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
137452     1/1          		if ( ! Sys_Clk_RstN )
137453     1/1          			u_7c15 &lt;= #1.0 ( 1'b0 );
137454     1/1          		else if ( APCe )
137455     1/1          			u_7c15 &lt;= #1.0 ( Ctl_BurstType );
                        MISSING_ELSE
137456                  	rsnoc_z_T_C_S_C_L_R_S_6abbdefa_32 us6abbdefa( .I( AhbDn_HWData ) , .O( WAData ) );
137457                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
137458     1/1          		if ( ! Sys_Clk_RstN )
137459     1/1          			u_7586 &lt;= #1.0 ( 1'b0 );
137460     1/1          		else if ( APCe )
137461     1/1          			u_7586 &lt;= #1.0 ( Ctl_Echo );
                        MISSING_ELSE
137462                  	rsnoc_z_T_C_S_C_L_R_D_z_F3t6 ud756( .I( AhbDn_HSize ) , .O( u_ad77 ) );
137463                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
137464     1/1          		if ( ! Sys_Clk_RstN )
137465     1/1          			u_6c4c &lt;= #1.0 ( 6'b0 );
137466     1/1          		else if ( APCe )
137467     1/1          			u_6c4c &lt;= #1.0 ( Ctl_Len1 );
                        MISSING_ELSE
137468                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
137469     1/1          		if ( ! Sys_Clk_RstN )
137470     1/1          			u_7ec0 &lt;= #1.0 ( 1'b0 );
137471     1/1          		else if ( APCe )
137472     1/1          			u_7ec0 &lt;= #1.0 ( Ctl_Lock );
                        MISSING_ELSE
137473                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
137474     1/1          		if ( ! Sys_Clk_RstN )
137475     1/1          			u_d929 &lt;= #1.0 ( 8'b0 );
137476     1/1          		else if ( APCe )
137477     1/1          			u_d929 &lt;= #1.0 ( Ctl_User );
                        MISSING_ELSE
137478                  	rsnoc_z_H_R_G_U_P_U_ca90a336 uuca90a336(
137479                  		.GenLcl_Req_Addr( GenLcl1_Req_Addr )
137480                  	,	.GenLcl_Req_Be( GenLcl1_Req_Be )
137481                  	,	.GenLcl_Req_BurstType( GenLcl1_Req_BurstType )
137482                  	,	.GenLcl_Req_Data( GenLcl1_Req_Data )
137483                  	,	.GenLcl_Req_Echo( GenLcl1_Req_Echo )
137484                  	,	.GenLcl_Req_Last( GenLcl1_Req_Last )
137485                  	,	.GenLcl_Req_Len1( GenLcl1_Req_Len1 )
137486                  	,	.GenLcl_Req_Lock( GenLcl1_Req_Lock )
137487                  	,	.GenLcl_Req_Opc( GenLcl1_Req_Opc )
137488                  	,	.GenLcl_Req_Rdy( GenLcl1_Req_Rdy )
137489                  	,	.GenLcl_Req_SeqUnOrdered( 1'b0 )
137490                  	,	.GenLcl_Req_SeqUnique( 1'b0 )
137491                  	,	.GenLcl_Req_User( GenLcl1_Req_User )
137492                  	,	.GenLcl_Req_Vld( GenLcl1_Req_Vld )
137493                  	,	.GenLcl_Rsp_Data( GenLcl1_Rsp_Data )
137494                  	,	.GenLcl_Rsp_Echo( GenLcl1_Rsp_Echo )
137495                  	,	.GenLcl_Rsp_Last( GenLcl1_Rsp_Last )
137496                  	,	.GenLcl_Rsp_Opc( GenLcl1_Rsp_Opc )
137497                  	,	.GenLcl_Rsp_Rdy( GenLcl1_Rsp_Rdy )
137498                  	,	.GenLcl_Rsp_SeqUnOrdered( GenLcl1_Rsp_SeqUnOrdered )
137499                  	,	.GenLcl_Rsp_Status( GenLcl1_Rsp_Status )
137500                  	,	.GenLcl_Rsp_Vld( GenLcl1_Rsp_Vld )
137501                  	,	.GenPrt_Req_Addr( u_Req_Addr )
137502                  	,	.GenPrt_Req_Be( u_Req_Be )
137503                  	,	.GenPrt_Req_BurstType( u_Req_BurstType )
137504                  	,	.GenPrt_Req_Data( u_Req_Data )
137505                  	,	.GenPrt_Req_Echo( u_Req_Echo )
137506                  	,	.GenPrt_Req_Last( u_Req_Last )
137507                  	,	.GenPrt_Req_Len1( u_Req_Len1 )
137508                  	,	.GenPrt_Req_Lock( u_Req_Lock )
137509                  	,	.GenPrt_Req_Opc( u_Req_Opc )
137510                  	,	.GenPrt_Req_Rdy( u_Req_Rdy )
137511                  	,	.GenPrt_Req_SeqUnOrdered( u_Req_SeqUnOrdered )
137512                  	,	.GenPrt_Req_SeqUnique( u_Req_SeqUnique )
137513                  	,	.GenPrt_Req_User( u_Req_User )
137514                  	,	.GenPrt_Req_Vld( u_Req_Vld )
137515                  	,	.GenPrt_Rsp_Data( u_Rsp_Data )
137516                  	,	.GenPrt_Rsp_Echo( u_Rsp_Echo )
137517                  	,	.GenPrt_Rsp_Last( u_Rsp_Last )
137518                  	,	.GenPrt_Rsp_Opc( u_Rsp_Opc )
137519                  	,	.GenPrt_Rsp_Rdy( u_Rsp_Rdy )
137520                  	,	.GenPrt_Rsp_SeqUnOrdered( u_Rsp_SeqUnOrdered )
137521                  	,	.GenPrt_Rsp_Status( u_Rsp_Status )
137522                  	,	.GenPrt_Rsp_Vld( u_Rsp_Vld )
137523                  	);
137524                  	assign GenLcl_Rsp_Data = GenLcl1_Rsp_Data;
137525                  	assign AhbPC_HRData = AhbDn_HRData;
137526                  	assign AhbPC_HReady = AhbDn_HReady;
137527                  	assign RdErr = RdErr0 | RdErr1 | PurgeErr0 | PurgeErr1;
137528                  	assign u_d964 = WrErr | RdErr;
137529                  	assign AhbDn_HResp = u_d964 ? 1'b1 : 1'b0;
137530                  	assign AhbPC_HResp = AhbDn_HResp;
137531                  	assign StateIsRd = Sm_RD;
137532                  	rsnoc_z_T_C_S_C_L_R_S_6abbdefa_32 us6abbdefa_310( .I( GenLcl_Rsp_Data ) , .O( AhbDn_HRData ) );
137533                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
137534     1/1          		if ( ! Sys_Clk_RstN )
137535     1/1          			WrErr &lt;= #1.0 ( 1'b0 );
137536     1/1          		else	WrErr &lt;= #1.0 ( WrErr0 | WrErr1 );
137537                  	rsnoc_z_H_R_N_A_S2_U_Pc_67a81efb Pc(
137538                  		.AhbDn_haddr( AhbPC_HAddr )
137539                  	,	.AhbDn_hburst( AhbPC_HBurst )
137540                  	,	.AhbDn_hmastlock( AhbPC_HMastLock )
137541                  	,	.AhbDn_hprot( AhbPC_HProt )
137542                  	,	.AhbDn_hrdata( AhbPC_HRData )
137543                  	,	.AhbDn_hready( AhbPC_HReady )
137544                  	,	.AhbDn_hresp( AhbPC_HResp )
137545                  	,	.AhbDn_hsel( AhbPC_HSel )
137546                  	,	.AhbDn_hsize( AhbPC_HSize )
137547                  	,	.AhbDn_htrans( AhbPC_HTrans )
137548                  	,	.AhbDn_hwbe( AhbPC_HWBe )
137549                  	,	.AhbDn_hwdata( AhbPC_HWData )
137550                  	,	.AhbDn_hwrite( AhbPC_HWrite )
137551                  	,	.AhbUp_haddr( AhbNC_HAddr )
137552                  	,	.AhbUp_hburst( AhbNC_HBurst )
137553                  	,	.AhbUp_hmastlock( AhbNC_HMastLock )
137554                  	,	.AhbUp_hprot( AhbNC_HProt )
137555                  	,	.AhbUp_hrdata( AhbNC_HRData )
137556                  	,	.AhbUp_hready( AhbNC_HReady )
137557                  	,	.AhbUp_hresp( AhbNC_HResp )
137558                  	,	.AhbUp_hsel( AhbNC_HSel )
137559                  	,	.AhbUp_hsize( AhbNC_HSize )
137560                  	,	.AhbUp_htrans( AhbNC_HTrans )
137561                  	,	.AhbUp_hwbe( AhbNC_HWBe )
137562                  	,	.AhbUp_hwdata( AhbNC_HWData )
137563                  	,	.AhbUp_hwrite( AhbNC_HWrite )
137564                  	,	.HReadyRd( HReadyRd )
137565                  	,	.PwrOn( 1'b1 )
137566                  	,	.StateIsRd( StateIsRd )
137567                  	,	.Sys_Clk( Sys_Clk )
137568                  	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
137569                  	,	.Sys_Clk_En( Sys_Clk_En )
137570                  	,	.Sys_Clk_EnS( Sys_Clk_EnS )
137571                  	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
137572                  	,	.Sys_Clk_RstN( Sys_Clk_RstN )
137573                  	,	.Sys_Clk_Tm( Sys_Clk_Tm )
137574                  	,	.Sys_Pwr_Idle( PcPwr_Idle )
137575                  	,	.Sys_Pwr_WakeUp( PcPwr_WakeUp )
137576                  	);
137577                  	assign AhbA_HAddr = Ahb_haddr;
137578                  	assign AhbBe_HAddr = AhbA_HAddr;
137579                  	assign AhbExcl_HAddr = AhbBe_HAddr;
137580                  	assign AhbA_HBurst = Ahb_hburst;
137581                  	assign AhbBe_HBurst = AhbA_HBurst;
137582                  	assign AhbExcl_HBurst = AhbBe_HBurst;
137583                  	assign AhbA_HMastLock = Ahb_hmastlock;
137584                  	assign AhbBe_HMastLock = AhbA_HMastLock;
137585                  	assign AhbExcl_HMastLock = AhbBe_HMastLock;
137586                  	assign AhbA_HProt = Ahb_hprot;
137587                  	assign AhbBe_HProt = AhbA_HProt;
137588                  	assign AhbExcl_HProt = AhbBe_HProt;
137589                  	assign AhbA_HSel = Ahb_hsel;
137590                  	assign AhbBe_HSel = AhbA_HSel;
137591                  	assign AhbExcl_HSel = AhbBe_HSel;
137592                  	assign AhbA_HSize = Ahb_hsize;
137593                  	assign AhbBe_HSize = AhbA_HSize;
137594                  	assign AhbExcl_HSize = AhbBe_HSize;
137595                  	assign AhbA_HTrans = Ahb_htrans;
137596                  	assign AhbBe_HTrans = AhbA_HTrans;
137597                  	assign AhbExcl_HTrans = AhbBe_HTrans;
137598                  	assign AhbA_HWBe = Ahb_hwbe;
137599                  	assign AhbBe_HWBe = AhbA_HWBe;
137600                  	assign AhbExcl_HWBe = AhbBe_HWBe;
137601                  	assign AhbA_HWData = Ahb_hwdata;
137602                  	assign AhbBe_HWData = AhbA_HWData;
137603                  	assign AhbExcl_HWData = AhbBe_HWData;
137604                  	assign AhbA_HWrite = Ahb_hwrite;
137605                  	assign AhbBe_HWrite = AhbA_HWrite;
137606                  	assign AhbExcl_HWrite = AhbBe_HWrite;
137607                  	rsnoc_z_H_R_N_A_S2_U_Ncw_c33e818c Ncw(
137608                  		.AhbDn_haddr( AhbNC_HAddr )
137609                  	,	.AhbDn_hburst( AhbNC_HBurst )
137610                  	,	.AhbDn_hmastlock( AhbNC_HMastLock )
137611                  	,	.AhbDn_hprot( AhbNC_HProt )
137612                  	,	.AhbDn_hrdata( AhbNC_HRData )
137613                  	,	.AhbDn_hready( AhbNC_HReady )
137614                  	,	.AhbDn_hresp( AhbNC_HResp )
137615                  	,	.AhbDn_hsel( AhbNC_HSel )
137616                  	,	.AhbDn_hsize( AhbNC_HSize )
137617                  	,	.AhbDn_htrans( AhbNC_HTrans )
137618                  	,	.AhbDn_hwbe( AhbNC_HWBe )
137619                  	,	.AhbDn_hwdata( AhbNC_HWData )
137620                  	,	.AhbDn_hwrite( AhbNC_HWrite )
137621                  	,	.AhbUp_haddr( AhbExcl_HAddr )
137622                  	,	.AhbUp_hburst( AhbExcl_HBurst )
137623                  	,	.AhbUp_hmastlock( AhbExcl_HMastLock )
137624                  	,	.AhbUp_hprot( AhbExcl_HProt )
137625                  	,	.AhbUp_hrdata( AhbExcl_HRData )
137626                  	,	.AhbUp_hready( AhbExcl_HReady )
137627                  	,	.AhbUp_hresp( AhbExcl_HResp )
137628                  	,	.AhbUp_hsel( AhbExcl_HSel )
137629                  	,	.AhbUp_hsize( AhbExcl_HSize )
137630                  	,	.AhbUp_htrans( AhbExcl_HTrans )
137631                  	,	.AhbUp_hwbe( AhbExcl_HWBe )
137632                  	,	.AhbUp_hwdata( AhbExcl_HWData )
137633                  	,	.AhbUp_hwrite( AhbExcl_HWrite )
137634                  	,	.Sys_Clk( Sys_Clk )
137635                  	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
137636                  	,	.Sys_Clk_En( Sys_Clk_En )
137637                  	,	.Sys_Clk_EnS( Sys_Clk_EnS )
137638                  	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
137639                  	,	.Sys_Clk_RstN( Sys_Clk_RstN )
137640                  	,	.Sys_Clk_Tm( Sys_Clk_Tm )
137641                  	,	.Sys_Pwr_Idle( )
137642                  	,	.Sys_Pwr_WakeUp( )
137643                  	);
137644                  	assign AhbBe_HRData = AhbExcl_HRData;
137645                  	assign AhbA_HRData = AhbBe_HRData;
137646                  	assign Ahb_hrdata = AhbA_HRData;
137647                  	assign AhbBe_HReady = AhbExcl_HReady;
137648                  	assign AhbA_HReady = AhbBe_HReady;
137649                  	assign Ahb_hready = AhbA_HReady;
137650                  	assign AhbBe_HResp = AhbExcl_HResp;
137651                  	assign AhbA_HResp = AhbBe_HResp;
137652                  	assign Ahb_hresp = AhbA_HResp;
137653                  	assign PwrEmpty = PwrCnt == 1'b0;
137654                  	assign StateIdle = Sm_IDLE &amp; PcPwr_Idle &amp; PwrEmpty;
137655                  	assign PwrKeep = ~ StateIdle;
137656                  	assign Sys_Pwr_Idle = StateIdle;
137657                  	assign WakeUp_Ahb = Ahb_hsel &amp; ~ ( Ahb_htrans == 2'b00 );
137658                  	assign Sys_Pwr_WakeUp = WakeUp_Ahb;
137659                  	assign MaskedRdWhenErr = AhbRd &amp; Cache &amp; ~ RdSent &amp; RdMask;
137660                  	// synopsys translate_off
137661                  	// synthesis translate_off
137662                  	always @( posedge Sys_Clk )
137663     <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
137664     <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( Lock_Lock ) !== 1'b0 ) begin
137665     <font color = "grey">unreachable  </font>				dontStop = 0;
137666     <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
137667     <font color = "grey">unreachable  </font>				if (!dontStop) begin
137668     <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;AHB Lock not supported when usePreLock parameter of Generic socket is False&quot; );
137669     <font color = "grey">unreachable  </font>					$stop;
137670                  				end
                   <font color = "red">==>  MISSING_ELSE</font>
137671                  			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
137672                  	// synthesis translate_on
137673                  	// synopsys translate_on
137674                  	// synopsys translate_off
137675                  	// synthesis translate_off
137676                  	always @( posedge Sys_Clk )
137677     <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
137678     <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( WrCnt == 7'b1111111 &amp; WrInc &amp; ~ WrRsp ) !== 1'b0 ) begin
137679     <font color = "grey">unreachable  </font>				dontStop = 0;
137680     <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
137681     <font color = "grey">unreachable  </font>				if (!dontStop) begin
137682     <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Counter WrCnt overflow.&quot; );
137683     <font color = "grey">unreachable  </font>					$stop;
137684                  				end
                   <font color = "red">==>  MISSING_ELSE</font>
137685                  			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
137686                  	// synthesis translate_on
137687                  	// synopsys translate_on
137688                  	// synopsys translate_off
137689                  	// synthesis translate_off
137690                  	always @( posedge Sys_Clk )
137691     <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
137692     <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( WrCnt == 7'b0 &amp; ~ WrInc &amp; WrRsp ) !== 1'b0 ) begin
137693     <font color = "grey">unreachable  </font>				dontStop = 0;
137694     <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
137695     <font color = "grey">unreachable  </font>				if (!dontStop) begin
137696     <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Counter WrCnt underflow.&quot; );
137697     <font color = "grey">unreachable  </font>					$stop;
137698                  				end
                   <font color = "red">==>  MISSING_ELSE</font>
137699                  			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
137700                  	// synthesis translate_on
137701                  	// synopsys translate_on
137702                  	assign IllRsp = ( WrVld | WrErr ) &amp; ( WrRdy | RdRsp &amp; ~ Purge );
137703                  	// synopsys translate_off
137704                  	// synthesis translate_off
137705                  	always @( posedge Sys_Clk )
137706     <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
137707     <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( IllRsp ) !== 1'b0 ) begin
137708     <font color = "grey">unreachable  </font>				dontStop = 0;
137709     <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
137710     <font color = "grey">unreachable  </font>				if (!dontStop) begin
137711     <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Unexpected response while Non-Bufferable write not completed.&quot; );
137712     <font color = "grey">unreachable  </font>					$stop;
137713                  				end
                   <font color = "red">==>  MISSING_ELSE</font>
137714                  			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
137715                  	// synthesis translate_on
137716                  	// synopsys translate_on
137717                  	assign IllSize = ~ ( AhbDn_HSize &gt;= 3'b010 ) &amp; AhbDn_HBurst != 3'b000 &amp; HNew;
137718                  	// synopsys translate_off
137719                  	// synthesis translate_off
137720                  	always @( posedge Sys_Clk )
137721     <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
137722     <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( IllSize ) !== 1'b0 ) begin
137723     <font color = "grey">unreachable  </font>				dontStop = 0;
137724     <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
137725     <font color = "grey">unreachable  </font>				if (!dontStop) begin
137726     <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;AHB HSize smaller than minNarrowBurstSize during a burst.&quot; );
137727     <font color = "grey">unreachable  </font>					$stop;
137728                  				end
                   <font color = "red">==>  MISSING_ELSE</font>
137729                  			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="Cond"></a>
Cond Coverage for Module : <a href="mod1206.html" >rsnoc_z_H_R_N_A_S2_U_S2g_6b350414</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s9"><td class="lf">Conditions</td><td>40</td><td>39</td><td>97.50</td></tr>
<tr class="s9"><td class="lf">Logical</td><td>40</td><td>39</td><td>97.50</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       136961
 EXPRESSION (AhbDn_HSel ? AhbDn_HTrans : 2'b0)
             -----1----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       136964
 EXPRESSION (u_c99a ? FromIdle : 3'b110)
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       136968
 EXPRESSION (Narrow ? ({3'b0, (~AhbDn_HAddr[2:0])}) : (u_af03 ? ({2'b0, (~AhbDn_HAddr[3:0])}) : 6'b001111))
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       136968
 SUB-EXPRESSION (u_af03 ? ({2'b0, (~AhbDn_HAddr[3:0])}) : 6'b001111)
                 ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       136970
 EXPRESSION (Incr ? Len1WrIncr : FullLen1)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       136990
 EXPRESSION (HRdy ? FromIdle : 3'b011)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       137046
 EXPRESSION (APSel ? u_8b06 : Ctl_Wr)
             --1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       137047
 EXPRESSION (LockWr ? 3'b100 : 3'b0)
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       137057
 EXPRESSION (APSel ? u_c6b5 : Ctl_Addr)
             --1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       137068
 EXPRESSION (u_db9a ? 1'b1 : 1'b0)
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       137069
 EXPRESSION (APSel ? u_7c15 : Ctl_BurstType)
             --1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       137079
 EXPRESSION (APSel ? u_7586 : Ctl_Echo)
             --1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       137086
 EXPRESSION (Narrow ? ({3'b0, (~AhbDn_HAddr[2:0])}) : (u_cd5f ? ({2'b0, (~AhbDn_HAddr[3:0])}) : 6'b001111))
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       137086
 SUB-EXPRESSION (u_cd5f ? ({2'b0, (~AhbDn_HAddr[3:0])}) : 6'b001111)
                 ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       137091
 EXPRESSION (Wr ? Len1Wr : Len1Rd)
             -1
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       137092
 EXPRESSION (APSel ? u_6c4c : Ctl_Len1)
             --1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       137098
 EXPRESSION (APSel ? u_7ec0 : Ctl_Lock)
             --1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       137106
 EXPRESSION (APSel ? u_d929 : Ctl_User)
             --1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       137196
 EXPRESSION (APCeWr ? Len2Wr[5:2] : ((WDCnt - 4'b1)))
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       137529
 EXPRESSION (u_d964 ? 1'b1 : 1'b0)
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<hr>
<a name="Toggle"></a>
Toggle Coverage for Module : <a href="mod1206.html" >rsnoc_z_H_R_N_A_S2_U_S2g_6b350414</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s7">
<td>Totals</td>
<td class="rt">46</td>
<td class="rt">34</td>
<td class="rt">73.91 </td>
</tr><tr class="s9">
<td>Total Bits</td>
<td class="rt">526</td>
<td class="rt">486</td>
<td class="rt">92.40 </td>
</tr><tr class="s9">
<td nowrap>Total Bits 0->1</td>
<td class="rt">263</td>
<td class="rt">243</td>
<td class="rt">92.40 </td>
</tr><tr class="s9">
<td nowrap>Total Bits 1->0</td>
<td class="rt">263</td>
<td class="rt">243</td>
<td class="rt">92.40 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s7">
<td>Ports</td>
<td class="rt">46</td>
<td class="rt">34</td>
<td class="rt">73.91 </td>
</tr><tr class="s9">
<td>Port Bits</td>
<td class="rt">526</td>
<td class="rt">486</td>
<td class="rt">92.40 </td>
</tr><tr class="s9">
<td nowrap>Port Bits 0->1</td>
<td class="rt">263</td>
<td class="rt">243</td>
<td class="rt">92.40 </td>
</tr><tr class="s9">
<td nowrap>Port Bits 1->0</td>
<td class="rt">263</td>
<td class="rt">243</td>
<td class="rt">92.40 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Ahb_haddr[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Ahb_hburst[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Ahb_hmastlock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Ahb_hprot[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Ahb_hrdata[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Ahb_hready</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Ahb_hresp</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Ahb_hsel</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Ahb_hsize[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Ahb_hsize[2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Ahb_htrans[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Ahb_hwbe[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Ahb_hwdata[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Ahb_hwrite</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Addr[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Be[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_BurstType</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Data[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Echo</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Last</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Len1[5:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Opc[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Opc[2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Rdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_SeqUnOrdered</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_SeqUnique</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_User[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_User[3:2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_User[4]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_User[5]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_User[6]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_User[7]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Vld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Rsp_Data[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Rsp_Echo</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Rsp_Last</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Rsp_Opc[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Rsp_Opc[2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Rsp_Rdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Rsp_SeqUnOrdered</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Rsp_Status[0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Rsp_Status[1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Rsp_Vld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>PwrKeep</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>WakeUp_Ahb</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="Branch"></a>
Branch Coverage for Module : <a href="mod1206.html" >rsnoc_z_H_R_N_A_S2_U_S2g_6b350414</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s9">
<td>Branches</td>
<td></td>
<td class="rt">133</td>
<td class="rt">124</td>
<td class="rt">93.23 </td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">136961</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">136964</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">136968</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">136970</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">136990</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">137046</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">137047</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">137057</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">137068</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">137069</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">137079</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">137086</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">137091</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">137092</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">137098</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">137106</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">137529</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">137169</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>CASE</td>
<td class="rt">137175</td>
<td class="rt">5</td>
<td class="rt">5</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">137188</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">137193</td>
<td class="rt">4</td>
<td class="rt">4</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>CASE</td>
<td class="rt">137199</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s10">
<td>CASE</td>
<td class="rt">137219</td>
<td class="rt">4</td>
<td class="rt">4</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>CASE</td>
<td class="rt">137228</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s10">
<td>CASE</td>
<td class="rt">137236</td>
<td class="rt">4</td>
<td class="rt">4</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>CASE</td>
<td class="rt">137244</td>
<td class="rt">8</td>
<td class="rt">5</td>
<td class="rt">62.50 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">137256</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">137260</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">137265</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">137282</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">137286</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">137338</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">137366</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">137370</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>CASE</td>
<td class="rt">137374</td>
<td class="rt">8</td>
<td class="rt">5</td>
<td class="rt">62.50 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">137399</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">137414</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">137419</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">137424</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">137429</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">137434</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">137452</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">137458</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">137464</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">137469</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">137474</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">137534</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
136961     	assign HTrans1 = AhbDn_HSel ? AhbDn_HTrans : 2'b00;
           	                            <font color = "green">-1-</font>  
           	                            <font color = "green">==></font>  
           	                            <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
136964     	assign u_703a = u_c99a ? FromIdle : 3'b110;
           	                       <font color = "green">-1-</font>  
           	                       <font color = "green">==></font>  
           	                       <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
136968     	assign Len1WrIncr =
           	                   
136969     		Narrow ? { 3'b0 , ~ AhbDn_HAddr [2:0] } : ( u_af03 ? { 2'b0 , ~ AhbDn_HAddr [3:0] } : 6'b001111 );
           		       <font color = "green">-1-</font>                                         <font color = "green">-2-</font>   
           		       <font color = "green">==></font>                                         <font color = "green">==></font>   
           		                                                   <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
136970     	assign Len1Wr = Incr ? Len1WrIncr : FullLen1;
           	                     <font color = "red">-1-</font>  
           	                     <font color = "red">==></font>  
           	                     <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
136990     	assign u_5bb6 = HRdy ? FromIdle : 3'b011;
           	                     <font color = "green">-1-</font>  
           	                     <font color = "green">==></font>  
           	                     <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
137046     	assign LockWr = APSel ? u_8b06 : Ctl_Wr;
           	                      <font color = "green">-1-</font>  
           	                      <font color = "green">==></font>  
           	                      <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
137047     	assign Lock_Opc = LockWr ? 3'b100 : 3'b000;
           	                         <font color = "green">-1-</font>  
           	                         <font color = "green">==></font>  
           	                         <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
137057     	assign Lock_Addr = APSel ? u_c6b5 : Ctl_Addr;
           	                         <font color = "green">-1-</font>  
           	                         <font color = "green">==></font>  
           	                         <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
137068     	assign Ctl_BurstType = u_db9a ? 1'b1 : 1'b0;
           	                              <font color = "green">-1-</font>  
           	                              <font color = "green">==></font>  
           	                              <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
137069     	assign Lock_BurstType = APSel ? u_7c15 : Ctl_BurstType;
           	                              <font color = "green">-1-</font>  
           	                              <font color = "green">==></font>  
           	                              <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
137079     	assign Lock_Echo = APSel ? u_7586 : Ctl_Echo;
           	                         <font color = "green">-1-</font>  
           	                         <font color = "green">==></font>  
           	                         <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
137086     	assign Len1RdIncr =
           	                   
137087     		Narrow ? { 3'b0 , ~ AhbDn_HAddr [2:0] } : ( u_cd5f ? { 2'b0 , ~ AhbDn_HAddr [3:0] } : 6'b001111 );
           		       <font color = "green">-1-</font>                                         <font color = "green">-2-</font>   
           		       <font color = "green">==></font>                                         <font color = "green">==></font>   
           		                                                   <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
137091     	assign Ctl_Len1 = Wr ? Len1Wr : Len1Rd;
           	                     <font color = "green">-1-</font>  
           	                     <font color = "green">==></font>  
           	                     <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
137092     	assign Lock_Len1 = APSel ? u_6c4c : Ctl_Len1;
           	                         <font color = "green">-1-</font>  
           	                         <font color = "green">==></font>  
           	                         <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
137098     	assign Lock_Lock = APSel ? u_7ec0 : Ctl_Lock;
           	                         <font color = "green">-1-</font>  
           	                         <font color = "green">==></font>  
           	                         <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
137106     	assign Lock_User = APSel ? u_d929 : Ctl_User;
           	                         <font color = "green">-1-</font>  
           	                         <font color = "green">==></font>  
           	                         <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
137529     	assign AhbDn_HResp = u_d964 ? 1'b1 : 1'b0;
           	                            <font color = "green">-1-</font>  
           	                            <font color = "green">==></font>  
           	                            <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
137169     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
137170     			u_c6b5 <= #1.0 ( 32'b0 );
           <font color = "green">			==></font>
137171     		else if ( APCe )
           		     <font color = "green">-2-</font>  
137172     			u_c6b5 <= #1.0 ( Ctl_Addr );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
137175     		case ( uFromIdle_caseSel )
           		<font color = "green">-1-</font>                 
137176     			3'b001  : FromIdle = 3'b001 ;
           <font color = "green">			==></font>
137177     			3'b010  : FromIdle = 3'b100 ;
           <font color = "green">			==></font>
137178     			3'b100  : FromIdle = 3'b110 ;
           <font color = "green">			==></font>
137179     			3'b0    : FromIdle = 3'b000 ;
           <font color = "green">			==></font>
137180     			default : FromIdle = 3'b000 ;
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>3'b001 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>3'b010 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>3'b100 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>3'b000 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
137188     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
137189     			SplitCnt <= #1.0 ( 2'b0 );
           <font color = "green">			==></font>
137190     		else if ( HRdy & ( NonSeq | Seq ) )
           		     <font color = "green">-2-</font>  
137191     			SplitCnt <= #1.0 ( ( ~ { 2 { NonSeq }  } & SplitCnt ) + 2'b01 );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
137193     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
137194     			WDCnt <= #1.0 ( 4'b0 );
           <font color = "green">			==></font>
137195     		else if ( APCeWr | BeClr )
           		     <font color = "green">-2-</font>  
137196     			WDCnt <= #1.0 ( APCeWr ? Len2Wr [5:2] : WDCnt - 4'b0001 );
           			                       <font color = "green">-3-</font>  
           			                       <font color = "green">==></font>  
           			                       <font color = "green">==></font>  
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
137199     		case ( uu_d6f3_caseSel )
           		<font color = "red">-1-</font>               
137200     			1'b1    : u_d6f3 = 3'b000 ;
           <font color = "green">			==></font>
137201     			1'b0    : u_d6f3 = 3'b101 ;
           <font color = "green">			==></font>
137202     			default : u_d6f3 = 3'b000 ;
           <font color = "red">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1'b1 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>1'b0 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>default</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
137219     		case ( uu_444e_caseSel )
           		<font color = "green">-1-</font>               
137220     			2'b01   : u_444e = FromIdle ;
           <font color = "green">			==></font>
137221     			2'b10   : u_444e = 3'b101 ;
           <font color = "green">			==></font>
137222     			2'b0    : u_444e = 3'b100 ;
           <font color = "green">			==></font>
137223     			default : u_444e = 3'b000 ;
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>2'b01 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>2'b10 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>2'b00 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
137228     		case ( uu_50f9_caseSel )
           		<font color = "red">-1-</font>               
137229     			1'b1    : u_50f9 = 3'b011 ;
           <font color = "green">			==></font>
137230     			1'b0    : u_50f9 = 3'b010 ;
           <font color = "green">			==></font>
137231     			default : u_50f9 = 3'b000 ;
           <font color = "red">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1'b1 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>1'b0 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>default</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
137236     		case ( uu_cc5c_caseSel )
           		<font color = "green">-1-</font>               
137237     			2'b01   : u_cc5c = 3'b011 ;
           <font color = "green">			==></font>
137238     			2'b10   : u_cc5c = 3'b010 ;
           <font color = "green">			==></font>
137239     			2'b0    : u_cc5c = 3'b001 ;
           <font color = "green">			==></font>
137240     			default : u_cc5c = 3'b000 ;
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>2'b01 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>2'b10 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>2'b00 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
137244     		case ( CurState )
           		<font color = "red">-1-</font>  
137245     			3'b110  : NextState = u_703a ;
           <font color = "green">			==></font>
137246     			3'b101  : NextState = u_d6f3 ;
           <font color = "red">			==></font>
137247     			3'b100  : NextState = u_444e ;
           <font color = "green">			==></font>
137248     			3'b011  : NextState = u_5bb6 ;
           <font color = "green">			==></font>
137249     			3'b010  : NextState = u_50f9 ;
           <font color = "red">			==></font>
137250     			3'b001  : NextState = u_cc5c ;
           <font color = "green">			==></font>
137251     			3'b0    : NextState = FromIdle ;
           <font color = "green">			==></font>
137252     			default : NextState = 3'b000 ;
           <font color = "red">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>3'b110 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>3'b101 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>3'b100 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>3'b011 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>3'b010 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>3'b001 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>3'b000 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>default</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
137256     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
137257     			CurState <= #1.0 ( 3'b000 );
           <font color = "green">			==></font>
137258     		else	CurState <= #1.0 ( NextState );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
137260     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
137261     			RdWait <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
137262     		else if ( HRdy )
           		     <font color = "green">-2-</font>  
137263     			RdWait <= #1.0 ( ~ Wr & ( Seq | NonSeq ) );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
137265     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
137266     			WrCnt <= #1.0 ( 7'b0 );
           <font color = "green">			==></font>
137267     		else if ( WrInc | WrRsp )
           		     <font color = "green">-2-</font>  
137268     			WrCnt <= #1.0 ( ( WrCnt + { 6'b0 , WrInc } ) - { 6'b0 , WrRsp } );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
137282     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
137283     			WrErr1 <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
137284     		else	WrErr1 <= #1.0 ( WrErr0 );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
137286     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
137287     			WrVld <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
137288     		else	WrVld <= #1.0 ( WrErr1 | WrLast & ~ WrErr0 );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
137338     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
137339     			PurgeErr0 <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
137340     		else	PurgeErr0 <= #1.0 ( Purge2 & ~ Purge1 & ClrPurge );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
137366     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
137367     			RdErr1 <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
137368     		else	RdErr1 <= #1.0 ( RdErr0 );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
137370     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
137371     			PurgeErr1 <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
137372     		else	PurgeErr1 <= #1.0 ( PurgeErr0 );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
137374     		case ( CurState )
           		<font color = "red">-1-</font>  
137375     			3'b110  : AhbDn_HReady = HReadyRd ;
           <font color = "green">			==></font>
137376     			3'b101  : AhbDn_HReady = 1'b0 ;
           <font color = "red">			==></font>
137377     			3'b100  : AhbDn_HReady = u_cfa6 ;
           <font color = "green">			==></font>
137378     			3'b011  : AhbDn_HReady = WrVld ;
           <font color = "green">			==></font>
137379     			3'b010  : AhbDn_HReady = 1'b0 ;
           <font color = "red">			==></font>
137380     			3'b001  : AhbDn_HReady = u_164 ;
           <font color = "green">			==></font>
137381     			3'b0    : AhbDn_HReady = 1'b1 ;
           <font color = "green">			==></font>
137382     			default : AhbDn_HReady = 1'b0 ;
           <font color = "red">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>3'b110 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>3'b101 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>3'b100 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>3'b011 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>3'b010 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>3'b001 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>3'b000 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>default</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
137399     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
137400     			WACe <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
137401     		else	WACe <= #1.0 ( FullWr & ~ ( AhbDn_HSize == 3'b010 ) );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
137414     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
137415     			WASel <= #1.0 ( 4'b0 );
           <font color = "green">			==></font>
137416     		else if ( FullWr )
           		     <font color = "green">-2-</font>  
137417     			WASel <= #1.0 ( u_794 );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
137419     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
137420     			BeReg <= #1.0 ( 4'b0 );
           <font color = "green">			==></font>
137421     		else if ( BeClr | WACe )
           		     <font color = "green">-2-</font>  
137422     			BeReg <= #1.0 ( Be & ~ { 4 { BeClr }  } );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
137424     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
137425     			PwrHead <= #1.0 ( 1'b1 );
           <font color = "green">			==></font>
137426     		else if ( Req1_Vld & Req1_Rdy )
           		     <font color = "green">-2-</font>  
137427     			PwrHead <= #1.0 ( Req1_Last );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
137429     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
137430     			u_8b06 <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
137431     		else if ( APCe )
           		     <font color = "green">-2-</font>  
137432     			u_8b06 <= #1.0 ( Ctl_Wr );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
137434     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
137435     			PwrCnt <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
137436     		else if ( PwrInc | PwrDec )
           		     <font color = "green">-2-</font>  
137437     			PwrCnt <= #1.0 ( ( PwrCnt + PwrInc ) - PwrDec );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
137452     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
137453     			u_7c15 <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
137454     		else if ( APCe )
           		     <font color = "green">-2-</font>  
137455     			u_7c15 <= #1.0 ( Ctl_BurstType );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
137458     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
137459     			u_7586 <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
137460     		else if ( APCe )
           		     <font color = "green">-2-</font>  
137461     			u_7586 <= #1.0 ( Ctl_Echo );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
137464     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
137465     			u_6c4c <= #1.0 ( 6'b0 );
           <font color = "green">			==></font>
137466     		else if ( APCe )
           		     <font color = "green">-2-</font>  
137467     			u_6c4c <= #1.0 ( Ctl_Len1 );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
137469     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
137470     			u_7ec0 <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
137471     		else if ( APCe )
           		     <font color = "green">-2-</font>  
137472     			u_7ec0 <= #1.0 ( Ctl_Lock );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
137474     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
137475     			u_d929 <= #1.0 ( 8'b0 );
           <font color = "green">			==></font>
137476     		else if ( APCe )
           		     <font color = "green">-2-</font>  
137477     			u_d929 <= #1.0 ( Ctl_User );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
137534     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
137535     			WrErr <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
137536     		else	WrErr <= #1.0 ( WrErr0 | WrErr1 );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
</div>
<div class="ui-layout-center-inner-north">
<div id="center-bread-crumb" class="breadCrumb module urg-margin-bottom">
  <ul name="inst_tag_76227">
    <li>
      <a href="#Line">Line</a>    </li>
    <li>
      <a href="#Cond">Cond</a>    </li>
    <li>
      <a href="#Toggle">Toggle</a>    </li>
    <li>
      <a href="#Branch">Branch</a>    </li>
  </ul>
  <ul name="tag_rsnoc_z_H_R_N_A_S2_U_S2g_6b350414">
    <li>
      <a href="#Line">Line</a>    </li>
    <li>
      <a href="#Cond">Cond</a>    </li>
    <li>
      <a href="#Toggle">Toggle</a>    </li>
    <li>
      <a href="#Branch">Branch</a>    </li>
  </ul>
</div>
</div>
</div>
<div class="ui-layout-south">
<table align=center><tr><td class="s0 cl">0%</td>
<td class="s1 cl">10%</td>
<td class="s2 cl">20%</td>
<td class="s3 cl">30%</td>
<td class="s4 cl">40%</td>
<td class="s5 cl">50%</td>
<td class="s6 cl">60%</td>
<td class="s7 cl">70%</td>
<td class="s8 cl">80%</td>
<td class="s9 cl">90%</td>
<td class="s10 cl">100%</td></tr></table></div>
</body>
</html>
