ENTITY examen IS
    PORT (
	clr : in std_logic  ; 
	clk : in std_logic  ; 
	c : in std_logic  ; 
	q : inout std_logic_vector (2 downto 0) ; 
	disp : inout std_logic_vector (6 downto 0)
    ) ;
END examen ;
