Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Mon Mar 31 14:15:30 2025
| Host         : donaufeld running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file GateKeeper_BD_wrapper_timing_summary_routed.rpt -pb GateKeeper_BD_wrapper_timing_summary_routed.pb -rpx GateKeeper_BD_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : GateKeeper_BD_wrapper
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                                        Violations  
---------  --------  -------------------------------------------------  ----------  
TIMING-16  Warning   Large setup violation                              62          
TIMING-18  Warning   Missing input or output delay                      14          
XDCC-2     Warning   Scoped Non-Timing constraint/property overwritten  5           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (9)
6. checking no_output_delay (8)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (9)
------------------------------
 There are 9 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (8)
-------------------------------
 There are 8 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -2.636     -163.094                    150                 1745        0.041        0.000                      0                 1745        0.345        0.000                       0                   897  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                   Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                   ------------         ----------      --------------
GCLK                                    {0.000 5.000}        10.000          100.000         
  clk_100MHz_GateKeeper_BD_clk_wiz_0_0  {0.000 5.000}        10.000          100.000         
  clk_400MHz_GateKeeper_BD_clk_wiz_0_0  {0.000 1.250}        2.500           400.000         
  clkfbout_GateKeeper_BD_clk_wiz_0_0    {0.000 5.000}        10.000          100.000         
clk_fpga_0                              {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
GCLK                                                                                                                                                                                      3.000        0.000                       0                     1  
  clk_100MHz_GateKeeper_BD_clk_wiz_0_0        4.952        0.000                      0                  326        0.104        0.000                      0                  326        4.500        0.000                       0                   172  
  clk_400MHz_GateKeeper_BD_clk_wiz_0_0       -2.229      -64.085                     95                  174        0.216        0.000                      0                  174        0.345        0.000                       0                    80  
  clkfbout_GateKeeper_BD_clk_wiz_0_0                                                                                                                                                      7.845        0.000                       0                     3  
clk_fpga_0                                    2.492        0.000                      0                 1245        0.041        0.000                      0                 1245        4.020        0.000                       0                   641  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                            To Clock                                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                            --------                                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_100MHz_GateKeeper_BD_clk_wiz_0_0  clk_400MHz_GateKeeper_BD_clk_wiz_0_0       -2.636     -162.929                    149                  150        0.167        0.000                      0                  150  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                      clk_fpga_0    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group                            From Clock                            To Clock                            
----------                            ----------                            --------                            
(none)                                                                                                            
(none)                                clk_100MHz_GateKeeper_BD_clk_wiz_0_0                                        
(none)                                clk_400MHz_GateKeeper_BD_clk_wiz_0_0                                        
(none)                                clkfbout_GateKeeper_BD_clk_wiz_0_0                                          
(none)                                                                      clk_100MHz_GateKeeper_BD_clk_wiz_0_0  
(none)                                                                      clk_400MHz_GateKeeper_BD_clk_wiz_0_0  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  GCLK
  To Clock:  GCLK

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         GCLK
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { GCLK }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_100MHz_GateKeeper_BD_clk_wiz_0_0
  To Clock:  clk_100MHz_GateKeeper_BD_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        4.952ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.104ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.952ns  (required time - arrival time)
  Source:                 GateKeeper_BD_i/control_parametros_0/inst/ctrl_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GateKeeper_BD_i/control_parametros_0/inst/window0_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_GateKeeper_BD_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_GateKeeper_BD_clk_wiz_0_0 rise@10.000ns - clk_100MHz_GateKeeper_BD_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.533ns  (logic 0.854ns (18.842%)  route 3.679ns (81.159%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.387ns = ( 8.613 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.748ns
    Clock Pessimism Removal (CPR):    0.617ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    GateKeeper_BD_i/clk_wiz_0/inst/clk_100MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=170, routed)         1.864    -0.748    GateKeeper_BD_i/control_parametros_0/inst/clk
    SLICE_X107Y60        FDRE                                         r  GateKeeper_BD_i/control_parametros_0/inst/ctrl_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y60        FDRE (Prop_fdre_C_Q)         0.456    -0.292 f  GateKeeper_BD_i/control_parametros_0/inst/ctrl_reg[5]/Q
                         net (fo=1, routed)           0.960     0.668    GateKeeper_BD_i/control_parametros_0/inst/ctrl[5]
    SLICE_X108Y60        LUT4 (Prop_lut4_I1_O)        0.124     0.792 f  GateKeeper_BD_i/control_parametros_0/inst/ctrl[7]_i_3/O
                         net (fo=5, routed)           0.710     1.502    GateKeeper_BD_i/control_parametros_0/inst/ctrl[7]_i_3_n_0
    SLICE_X111Y59        LUT6 (Prop_lut6_I0_O)        0.124     1.626 r  GateKeeper_BD_i/control_parametros_0/inst/window0[15]_i_2/O
                         net (fo=4, routed)           0.601     2.228    GateKeeper_BD_i/control_parametros_0/inst/window0[15]_i_2_n_0
    SLICE_X113Y58        LUT5 (Prop_lut5_I4_O)        0.150     2.378 r  GateKeeper_BD_i/control_parametros_0/inst/window0[15]_i_1/O
                         net (fo=16, routed)          1.407     3.785    GateKeeper_BD_i/control_parametros_0/inst/window0[15]_i_1_n_0
    SLICE_X109Y52        FDRE                                         r  GateKeeper_BD_i/control_parametros_0/inst/window0_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  GCLK (IN)
                         net (fo=0)                   0.000    10.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    GateKeeper_BD_i/clk_wiz_0/inst/clk_100MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.926 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=170, routed)         1.687     8.613    GateKeeper_BD_i/control_parametros_0/inst/clk
    SLICE_X109Y52        FDRE                                         r  GateKeeper_BD_i/control_parametros_0/inst/window0_reg[3]/C
                         clock pessimism              0.617     9.230    
                         clock uncertainty           -0.081     9.150    
    SLICE_X109Y52        FDRE (Setup_fdre_C_CE)      -0.413     8.737    GateKeeper_BD_i/control_parametros_0/inst/window0_reg[3]
  -------------------------------------------------------------------
                         required time                          8.737    
                         arrival time                          -3.785    
  -------------------------------------------------------------------
                         slack                                  4.952    

Slack (MET) :             4.952ns  (required time - arrival time)
  Source:                 GateKeeper_BD_i/control_parametros_0/inst/ctrl_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GateKeeper_BD_i/control_parametros_0/inst/window0_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_GateKeeper_BD_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_GateKeeper_BD_clk_wiz_0_0 rise@10.000ns - clk_100MHz_GateKeeper_BD_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.533ns  (logic 0.854ns (18.842%)  route 3.679ns (81.159%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.387ns = ( 8.613 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.748ns
    Clock Pessimism Removal (CPR):    0.617ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    GateKeeper_BD_i/clk_wiz_0/inst/clk_100MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=170, routed)         1.864    -0.748    GateKeeper_BD_i/control_parametros_0/inst/clk
    SLICE_X107Y60        FDRE                                         r  GateKeeper_BD_i/control_parametros_0/inst/ctrl_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y60        FDRE (Prop_fdre_C_Q)         0.456    -0.292 f  GateKeeper_BD_i/control_parametros_0/inst/ctrl_reg[5]/Q
                         net (fo=1, routed)           0.960     0.668    GateKeeper_BD_i/control_parametros_0/inst/ctrl[5]
    SLICE_X108Y60        LUT4 (Prop_lut4_I1_O)        0.124     0.792 f  GateKeeper_BD_i/control_parametros_0/inst/ctrl[7]_i_3/O
                         net (fo=5, routed)           0.710     1.502    GateKeeper_BD_i/control_parametros_0/inst/ctrl[7]_i_3_n_0
    SLICE_X111Y59        LUT6 (Prop_lut6_I0_O)        0.124     1.626 r  GateKeeper_BD_i/control_parametros_0/inst/window0[15]_i_2/O
                         net (fo=4, routed)           0.601     2.228    GateKeeper_BD_i/control_parametros_0/inst/window0[15]_i_2_n_0
    SLICE_X113Y58        LUT5 (Prop_lut5_I4_O)        0.150     2.378 r  GateKeeper_BD_i/control_parametros_0/inst/window0[15]_i_1/O
                         net (fo=16, routed)          1.407     3.785    GateKeeper_BD_i/control_parametros_0/inst/window0[15]_i_1_n_0
    SLICE_X109Y52        FDRE                                         r  GateKeeper_BD_i/control_parametros_0/inst/window0_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  GCLK (IN)
                         net (fo=0)                   0.000    10.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    GateKeeper_BD_i/clk_wiz_0/inst/clk_100MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.926 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=170, routed)         1.687     8.613    GateKeeper_BD_i/control_parametros_0/inst/clk
    SLICE_X109Y52        FDRE                                         r  GateKeeper_BD_i/control_parametros_0/inst/window0_reg[4]/C
                         clock pessimism              0.617     9.230    
                         clock uncertainty           -0.081     9.150    
    SLICE_X109Y52        FDRE (Setup_fdre_C_CE)      -0.413     8.737    GateKeeper_BD_i/control_parametros_0/inst/window0_reg[4]
  -------------------------------------------------------------------
                         required time                          8.737    
                         arrival time                          -3.785    
  -------------------------------------------------------------------
                         slack                                  4.952    

Slack (MET) :             5.061ns  (required time - arrival time)
  Source:                 GateKeeper_BD_i/control_parametros_0/inst/ctrl_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GateKeeper_BD_i/control_parametros_0/inst/window0_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_GateKeeper_BD_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_GateKeeper_BD_clk_wiz_0_0 rise@10.000ns - clk_100MHz_GateKeeper_BD_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.385ns  (logic 0.854ns (19.474%)  route 3.531ns (80.526%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.384ns = ( 8.616 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.748ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    GateKeeper_BD_i/clk_wiz_0/inst/clk_100MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=170, routed)         1.864    -0.748    GateKeeper_BD_i/control_parametros_0/inst/clk
    SLICE_X107Y60        FDRE                                         r  GateKeeper_BD_i/control_parametros_0/inst/ctrl_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y60        FDRE (Prop_fdre_C_Q)         0.456    -0.292 f  GateKeeper_BD_i/control_parametros_0/inst/ctrl_reg[5]/Q
                         net (fo=1, routed)           0.960     0.668    GateKeeper_BD_i/control_parametros_0/inst/ctrl[5]
    SLICE_X108Y60        LUT4 (Prop_lut4_I1_O)        0.124     0.792 f  GateKeeper_BD_i/control_parametros_0/inst/ctrl[7]_i_3/O
                         net (fo=5, routed)           0.710     1.502    GateKeeper_BD_i/control_parametros_0/inst/ctrl[7]_i_3_n_0
    SLICE_X111Y59        LUT6 (Prop_lut6_I0_O)        0.124     1.626 r  GateKeeper_BD_i/control_parametros_0/inst/window0[15]_i_2/O
                         net (fo=4, routed)           0.601     2.228    GateKeeper_BD_i/control_parametros_0/inst/window0[15]_i_2_n_0
    SLICE_X113Y58        LUT5 (Prop_lut5_I4_O)        0.150     2.378 r  GateKeeper_BD_i/control_parametros_0/inst/window0[15]_i_1/O
                         net (fo=16, routed)          1.260     3.638    GateKeeper_BD_i/control_parametros_0/inst/window0[15]_i_1_n_0
    SLICE_X110Y52        FDRE                                         r  GateKeeper_BD_i/control_parametros_0/inst/window0_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  GCLK (IN)
                         net (fo=0)                   0.000    10.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    GateKeeper_BD_i/clk_wiz_0/inst/clk_100MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.926 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=170, routed)         1.690     8.616    GateKeeper_BD_i/control_parametros_0/inst/clk
    SLICE_X110Y52        FDRE                                         r  GateKeeper_BD_i/control_parametros_0/inst/window0_reg[0]/C
                         clock pessimism              0.576     9.192    
                         clock uncertainty           -0.081     9.112    
    SLICE_X110Y52        FDRE (Setup_fdre_C_CE)      -0.413     8.699    GateKeeper_BD_i/control_parametros_0/inst/window0_reg[0]
  -------------------------------------------------------------------
                         required time                          8.699    
                         arrival time                          -3.638    
  -------------------------------------------------------------------
                         slack                                  5.061    

Slack (MET) :             5.097ns  (required time - arrival time)
  Source:                 GateKeeper_BD_i/control_parametros_0/inst/ctrl_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GateKeeper_BD_i/control_parametros_0/inst/window0_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_GateKeeper_BD_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_GateKeeper_BD_clk_wiz_0_0 rise@10.000ns - clk_100MHz_GateKeeper_BD_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.386ns  (logic 0.854ns (19.469%)  route 3.532ns (80.531%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.388ns = ( 8.612 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.748ns
    Clock Pessimism Removal (CPR):    0.617ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    GateKeeper_BD_i/clk_wiz_0/inst/clk_100MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=170, routed)         1.864    -0.748    GateKeeper_BD_i/control_parametros_0/inst/clk
    SLICE_X107Y60        FDRE                                         r  GateKeeper_BD_i/control_parametros_0/inst/ctrl_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y60        FDRE (Prop_fdre_C_Q)         0.456    -0.292 f  GateKeeper_BD_i/control_parametros_0/inst/ctrl_reg[5]/Q
                         net (fo=1, routed)           0.960     0.668    GateKeeper_BD_i/control_parametros_0/inst/ctrl[5]
    SLICE_X108Y60        LUT4 (Prop_lut4_I1_O)        0.124     0.792 f  GateKeeper_BD_i/control_parametros_0/inst/ctrl[7]_i_3/O
                         net (fo=5, routed)           0.710     1.502    GateKeeper_BD_i/control_parametros_0/inst/ctrl[7]_i_3_n_0
    SLICE_X111Y59        LUT6 (Prop_lut6_I0_O)        0.124     1.626 r  GateKeeper_BD_i/control_parametros_0/inst/window0[15]_i_2/O
                         net (fo=4, routed)           0.601     2.228    GateKeeper_BD_i/control_parametros_0/inst/window0[15]_i_2_n_0
    SLICE_X113Y58        LUT5 (Prop_lut5_I4_O)        0.150     2.378 r  GateKeeper_BD_i/control_parametros_0/inst/window0[15]_i_1/O
                         net (fo=16, routed)          1.261     3.639    GateKeeper_BD_i/control_parametros_0/inst/window0[15]_i_1_n_0
    SLICE_X109Y54        FDRE                                         r  GateKeeper_BD_i/control_parametros_0/inst/window0_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  GCLK (IN)
                         net (fo=0)                   0.000    10.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    GateKeeper_BD_i/clk_wiz_0/inst/clk_100MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.926 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=170, routed)         1.686     8.612    GateKeeper_BD_i/control_parametros_0/inst/clk
    SLICE_X109Y54        FDRE                                         r  GateKeeper_BD_i/control_parametros_0/inst/window0_reg[2]/C
                         clock pessimism              0.617     9.229    
                         clock uncertainty           -0.081     9.149    
    SLICE_X109Y54        FDRE (Setup_fdre_C_CE)      -0.413     8.736    GateKeeper_BD_i/control_parametros_0/inst/window0_reg[2]
  -------------------------------------------------------------------
                         required time                          8.736    
                         arrival time                          -3.639    
  -------------------------------------------------------------------
                         slack                                  5.097    

Slack (MET) :             5.097ns  (required time - arrival time)
  Source:                 GateKeeper_BD_i/control_parametros_0/inst/ctrl_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GateKeeper_BD_i/control_parametros_0/inst/window0_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_GateKeeper_BD_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_GateKeeper_BD_clk_wiz_0_0 rise@10.000ns - clk_100MHz_GateKeeper_BD_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.386ns  (logic 0.854ns (19.469%)  route 3.532ns (80.531%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.388ns = ( 8.612 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.748ns
    Clock Pessimism Removal (CPR):    0.617ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    GateKeeper_BD_i/clk_wiz_0/inst/clk_100MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=170, routed)         1.864    -0.748    GateKeeper_BD_i/control_parametros_0/inst/clk
    SLICE_X107Y60        FDRE                                         r  GateKeeper_BD_i/control_parametros_0/inst/ctrl_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y60        FDRE (Prop_fdre_C_Q)         0.456    -0.292 f  GateKeeper_BD_i/control_parametros_0/inst/ctrl_reg[5]/Q
                         net (fo=1, routed)           0.960     0.668    GateKeeper_BD_i/control_parametros_0/inst/ctrl[5]
    SLICE_X108Y60        LUT4 (Prop_lut4_I1_O)        0.124     0.792 f  GateKeeper_BD_i/control_parametros_0/inst/ctrl[7]_i_3/O
                         net (fo=5, routed)           0.710     1.502    GateKeeper_BD_i/control_parametros_0/inst/ctrl[7]_i_3_n_0
    SLICE_X111Y59        LUT6 (Prop_lut6_I0_O)        0.124     1.626 r  GateKeeper_BD_i/control_parametros_0/inst/window0[15]_i_2/O
                         net (fo=4, routed)           0.601     2.228    GateKeeper_BD_i/control_parametros_0/inst/window0[15]_i_2_n_0
    SLICE_X113Y58        LUT5 (Prop_lut5_I4_O)        0.150     2.378 r  GateKeeper_BD_i/control_parametros_0/inst/window0[15]_i_1/O
                         net (fo=16, routed)          1.261     3.639    GateKeeper_BD_i/control_parametros_0/inst/window0[15]_i_1_n_0
    SLICE_X109Y54        FDRE                                         r  GateKeeper_BD_i/control_parametros_0/inst/window0_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  GCLK (IN)
                         net (fo=0)                   0.000    10.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    GateKeeper_BD_i/clk_wiz_0/inst/clk_100MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.926 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=170, routed)         1.686     8.612    GateKeeper_BD_i/control_parametros_0/inst/clk
    SLICE_X109Y54        FDRE                                         r  GateKeeper_BD_i/control_parametros_0/inst/window0_reg[6]/C
                         clock pessimism              0.617     9.229    
                         clock uncertainty           -0.081     9.149    
    SLICE_X109Y54        FDRE (Setup_fdre_C_CE)      -0.413     8.736    GateKeeper_BD_i/control_parametros_0/inst/window0_reg[6]
  -------------------------------------------------------------------
                         required time                          8.736    
                         arrival time                          -3.639    
  -------------------------------------------------------------------
                         slack                                  5.097    

Slack (MET) :             5.097ns  (required time - arrival time)
  Source:                 GateKeeper_BD_i/control_parametros_0/inst/ctrl_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GateKeeper_BD_i/control_parametros_0/inst/window0_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_GateKeeper_BD_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_GateKeeper_BD_clk_wiz_0_0 rise@10.000ns - clk_100MHz_GateKeeper_BD_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.386ns  (logic 0.854ns (19.469%)  route 3.532ns (80.531%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.388ns = ( 8.612 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.748ns
    Clock Pessimism Removal (CPR):    0.617ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    GateKeeper_BD_i/clk_wiz_0/inst/clk_100MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=170, routed)         1.864    -0.748    GateKeeper_BD_i/control_parametros_0/inst/clk
    SLICE_X107Y60        FDRE                                         r  GateKeeper_BD_i/control_parametros_0/inst/ctrl_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y60        FDRE (Prop_fdre_C_Q)         0.456    -0.292 f  GateKeeper_BD_i/control_parametros_0/inst/ctrl_reg[5]/Q
                         net (fo=1, routed)           0.960     0.668    GateKeeper_BD_i/control_parametros_0/inst/ctrl[5]
    SLICE_X108Y60        LUT4 (Prop_lut4_I1_O)        0.124     0.792 f  GateKeeper_BD_i/control_parametros_0/inst/ctrl[7]_i_3/O
                         net (fo=5, routed)           0.710     1.502    GateKeeper_BD_i/control_parametros_0/inst/ctrl[7]_i_3_n_0
    SLICE_X111Y59        LUT6 (Prop_lut6_I0_O)        0.124     1.626 r  GateKeeper_BD_i/control_parametros_0/inst/window0[15]_i_2/O
                         net (fo=4, routed)           0.601     2.228    GateKeeper_BD_i/control_parametros_0/inst/window0[15]_i_2_n_0
    SLICE_X113Y58        LUT5 (Prop_lut5_I4_O)        0.150     2.378 r  GateKeeper_BD_i/control_parametros_0/inst/window0[15]_i_1/O
                         net (fo=16, routed)          1.261     3.639    GateKeeper_BD_i/control_parametros_0/inst/window0[15]_i_1_n_0
    SLICE_X109Y54        FDRE                                         r  GateKeeper_BD_i/control_parametros_0/inst/window0_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  GCLK (IN)
                         net (fo=0)                   0.000    10.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    GateKeeper_BD_i/clk_wiz_0/inst/clk_100MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.926 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=170, routed)         1.686     8.612    GateKeeper_BD_i/control_parametros_0/inst/clk
    SLICE_X109Y54        FDRE                                         r  GateKeeper_BD_i/control_parametros_0/inst/window0_reg[7]/C
                         clock pessimism              0.617     9.229    
                         clock uncertainty           -0.081     9.149    
    SLICE_X109Y54        FDRE (Setup_fdre_C_CE)      -0.413     8.736    GateKeeper_BD_i/control_parametros_0/inst/window0_reg[7]
  -------------------------------------------------------------------
                         required time                          8.736    
                         arrival time                          -3.639    
  -------------------------------------------------------------------
                         slack                                  5.097    

Slack (MET) :             5.097ns  (required time - arrival time)
  Source:                 GateKeeper_BD_i/control_parametros_0/inst/ctrl_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GateKeeper_BD_i/control_parametros_0/inst/window0_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_GateKeeper_BD_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_GateKeeper_BD_clk_wiz_0_0 rise@10.000ns - clk_100MHz_GateKeeper_BD_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.386ns  (logic 0.854ns (19.469%)  route 3.532ns (80.531%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.388ns = ( 8.612 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.748ns
    Clock Pessimism Removal (CPR):    0.617ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    GateKeeper_BD_i/clk_wiz_0/inst/clk_100MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=170, routed)         1.864    -0.748    GateKeeper_BD_i/control_parametros_0/inst/clk
    SLICE_X107Y60        FDRE                                         r  GateKeeper_BD_i/control_parametros_0/inst/ctrl_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y60        FDRE (Prop_fdre_C_Q)         0.456    -0.292 f  GateKeeper_BD_i/control_parametros_0/inst/ctrl_reg[5]/Q
                         net (fo=1, routed)           0.960     0.668    GateKeeper_BD_i/control_parametros_0/inst/ctrl[5]
    SLICE_X108Y60        LUT4 (Prop_lut4_I1_O)        0.124     0.792 f  GateKeeper_BD_i/control_parametros_0/inst/ctrl[7]_i_3/O
                         net (fo=5, routed)           0.710     1.502    GateKeeper_BD_i/control_parametros_0/inst/ctrl[7]_i_3_n_0
    SLICE_X111Y59        LUT6 (Prop_lut6_I0_O)        0.124     1.626 r  GateKeeper_BD_i/control_parametros_0/inst/window0[15]_i_2/O
                         net (fo=4, routed)           0.601     2.228    GateKeeper_BD_i/control_parametros_0/inst/window0[15]_i_2_n_0
    SLICE_X113Y58        LUT5 (Prop_lut5_I4_O)        0.150     2.378 r  GateKeeper_BD_i/control_parametros_0/inst/window0[15]_i_1/O
                         net (fo=16, routed)          1.261     3.639    GateKeeper_BD_i/control_parametros_0/inst/window0[15]_i_1_n_0
    SLICE_X109Y54        FDRE                                         r  GateKeeper_BD_i/control_parametros_0/inst/window0_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  GCLK (IN)
                         net (fo=0)                   0.000    10.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    GateKeeper_BD_i/clk_wiz_0/inst/clk_100MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.926 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=170, routed)         1.686     8.612    GateKeeper_BD_i/control_parametros_0/inst/clk
    SLICE_X109Y54        FDRE                                         r  GateKeeper_BD_i/control_parametros_0/inst/window0_reg[8]/C
                         clock pessimism              0.617     9.229    
                         clock uncertainty           -0.081     9.149    
    SLICE_X109Y54        FDRE (Setup_fdre_C_CE)      -0.413     8.736    GateKeeper_BD_i/control_parametros_0/inst/window0_reg[8]
  -------------------------------------------------------------------
                         required time                          8.736    
                         arrival time                          -3.639    
  -------------------------------------------------------------------
                         slack                                  5.097    

Slack (MET) :             5.101ns  (required time - arrival time)
  Source:                 GateKeeper_BD_i/control_parametros_0/inst/ctrl_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GateKeeper_BD_i/control_parametros_0/inst/window0_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_GateKeeper_BD_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_GateKeeper_BD_clk_wiz_0_0 rise@10.000ns - clk_100MHz_GateKeeper_BD_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.383ns  (logic 0.854ns (19.485%)  route 3.529ns (80.515%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.388ns = ( 8.612 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.748ns
    Clock Pessimism Removal (CPR):    0.617ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    GateKeeper_BD_i/clk_wiz_0/inst/clk_100MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=170, routed)         1.864    -0.748    GateKeeper_BD_i/control_parametros_0/inst/clk
    SLICE_X107Y60        FDRE                                         r  GateKeeper_BD_i/control_parametros_0/inst/ctrl_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y60        FDRE (Prop_fdre_C_Q)         0.456    -0.292 f  GateKeeper_BD_i/control_parametros_0/inst/ctrl_reg[5]/Q
                         net (fo=1, routed)           0.960     0.668    GateKeeper_BD_i/control_parametros_0/inst/ctrl[5]
    SLICE_X108Y60        LUT4 (Prop_lut4_I1_O)        0.124     0.792 f  GateKeeper_BD_i/control_parametros_0/inst/ctrl[7]_i_3/O
                         net (fo=5, routed)           0.710     1.502    GateKeeper_BD_i/control_parametros_0/inst/ctrl[7]_i_3_n_0
    SLICE_X111Y59        LUT6 (Prop_lut6_I0_O)        0.124     1.626 r  GateKeeper_BD_i/control_parametros_0/inst/window0[15]_i_2/O
                         net (fo=4, routed)           0.601     2.228    GateKeeper_BD_i/control_parametros_0/inst/window0[15]_i_2_n_0
    SLICE_X113Y58        LUT5 (Prop_lut5_I4_O)        0.150     2.378 r  GateKeeper_BD_i/control_parametros_0/inst/window0[15]_i_1/O
                         net (fo=16, routed)          1.258     3.635    GateKeeper_BD_i/control_parametros_0/inst/window0[15]_i_1_n_0
    SLICE_X109Y53        FDRE                                         r  GateKeeper_BD_i/control_parametros_0/inst/window0_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  GCLK (IN)
                         net (fo=0)                   0.000    10.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    GateKeeper_BD_i/clk_wiz_0/inst/clk_100MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.926 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=170, routed)         1.686     8.612    GateKeeper_BD_i/control_parametros_0/inst/clk
    SLICE_X109Y53        FDRE                                         r  GateKeeper_BD_i/control_parametros_0/inst/window0_reg[1]/C
                         clock pessimism              0.617     9.229    
                         clock uncertainty           -0.081     9.149    
    SLICE_X109Y53        FDRE (Setup_fdre_C_CE)      -0.413     8.736    GateKeeper_BD_i/control_parametros_0/inst/window0_reg[1]
  -------------------------------------------------------------------
                         required time                          8.736    
                         arrival time                          -3.635    
  -------------------------------------------------------------------
                         slack                                  5.101    

Slack (MET) :             5.101ns  (required time - arrival time)
  Source:                 GateKeeper_BD_i/control_parametros_0/inst/ctrl_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GateKeeper_BD_i/control_parametros_0/inst/window0_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_GateKeeper_BD_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_GateKeeper_BD_clk_wiz_0_0 rise@10.000ns - clk_100MHz_GateKeeper_BD_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.383ns  (logic 0.854ns (19.485%)  route 3.529ns (80.515%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.388ns = ( 8.612 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.748ns
    Clock Pessimism Removal (CPR):    0.617ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    GateKeeper_BD_i/clk_wiz_0/inst/clk_100MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=170, routed)         1.864    -0.748    GateKeeper_BD_i/control_parametros_0/inst/clk
    SLICE_X107Y60        FDRE                                         r  GateKeeper_BD_i/control_parametros_0/inst/ctrl_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y60        FDRE (Prop_fdre_C_Q)         0.456    -0.292 f  GateKeeper_BD_i/control_parametros_0/inst/ctrl_reg[5]/Q
                         net (fo=1, routed)           0.960     0.668    GateKeeper_BD_i/control_parametros_0/inst/ctrl[5]
    SLICE_X108Y60        LUT4 (Prop_lut4_I1_O)        0.124     0.792 f  GateKeeper_BD_i/control_parametros_0/inst/ctrl[7]_i_3/O
                         net (fo=5, routed)           0.710     1.502    GateKeeper_BD_i/control_parametros_0/inst/ctrl[7]_i_3_n_0
    SLICE_X111Y59        LUT6 (Prop_lut6_I0_O)        0.124     1.626 r  GateKeeper_BD_i/control_parametros_0/inst/window0[15]_i_2/O
                         net (fo=4, routed)           0.601     2.228    GateKeeper_BD_i/control_parametros_0/inst/window0[15]_i_2_n_0
    SLICE_X113Y58        LUT5 (Prop_lut5_I4_O)        0.150     2.378 r  GateKeeper_BD_i/control_parametros_0/inst/window0[15]_i_1/O
                         net (fo=16, routed)          1.258     3.635    GateKeeper_BD_i/control_parametros_0/inst/window0[15]_i_1_n_0
    SLICE_X109Y53        FDRE                                         r  GateKeeper_BD_i/control_parametros_0/inst/window0_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  GCLK (IN)
                         net (fo=0)                   0.000    10.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    GateKeeper_BD_i/clk_wiz_0/inst/clk_100MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.926 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=170, routed)         1.686     8.612    GateKeeper_BD_i/control_parametros_0/inst/clk
    SLICE_X109Y53        FDRE                                         r  GateKeeper_BD_i/control_parametros_0/inst/window0_reg[5]/C
                         clock pessimism              0.617     9.229    
                         clock uncertainty           -0.081     9.149    
    SLICE_X109Y53        FDRE (Setup_fdre_C_CE)      -0.413     8.736    GateKeeper_BD_i/control_parametros_0/inst/window0_reg[5]
  -------------------------------------------------------------------
                         required time                          8.736    
                         arrival time                          -3.635    
  -------------------------------------------------------------------
                         slack                                  5.101    

Slack (MET) :             5.155ns  (required time - arrival time)
  Source:                 GateKeeper_BD_i/control_parametros_0/inst/ctrl_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GateKeeper_BD_i/control_parametros_0/inst/pulseShaper_width2_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_GateKeeper_BD_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_GateKeeper_BD_clk_wiz_0_0 rise@10.000ns - clk_100MHz_GateKeeper_BD_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.573ns  (logic 0.828ns (18.107%)  route 3.745ns (81.893%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.388ns = ( 8.612 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.748ns
    Clock Pessimism Removal (CPR):    0.617ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    GateKeeper_BD_i/clk_wiz_0/inst/clk_100MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=170, routed)         1.864    -0.748    GateKeeper_BD_i/control_parametros_0/inst/clk
    SLICE_X107Y60        FDRE                                         r  GateKeeper_BD_i/control_parametros_0/inst/ctrl_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y60        FDRE (Prop_fdre_C_Q)         0.456    -0.292 f  GateKeeper_BD_i/control_parametros_0/inst/ctrl_reg[5]/Q
                         net (fo=1, routed)           0.960     0.668    GateKeeper_BD_i/control_parametros_0/inst/ctrl[5]
    SLICE_X108Y60        LUT4 (Prop_lut4_I1_O)        0.124     0.792 f  GateKeeper_BD_i/control_parametros_0/inst/ctrl[7]_i_3/O
                         net (fo=5, routed)           0.458     1.250    GateKeeper_BD_i/control_parametros_0/inst/ctrl[7]_i_3_n_0
    SLICE_X111Y59        LUT6 (Prop_lut6_I1_O)        0.124     1.374 r  GateKeeper_BD_i/control_parametros_0/inst/window1[15]_i_2/O
                         net (fo=8, routed)           0.994     2.368    GateKeeper_BD_i/control_parametros_0/inst/window1[15]_i_2_n_0
    SLICE_X106Y58        LUT5 (Prop_lut5_I4_O)        0.124     2.492 r  GateKeeper_BD_i/control_parametros_0/inst/pulseShaper_width2[7]_i_1/O
                         net (fo=8, routed)           1.333     3.825    GateKeeper_BD_i/control_parametros_0/inst/pulseShaper_width2[7]_i_1_n_0
    SLICE_X108Y54        FDRE                                         r  GateKeeper_BD_i/control_parametros_0/inst/pulseShaper_width2_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  GCLK (IN)
                         net (fo=0)                   0.000    10.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    GateKeeper_BD_i/clk_wiz_0/inst/clk_100MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.926 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=170, routed)         1.686     8.612    GateKeeper_BD_i/control_parametros_0/inst/clk
    SLICE_X108Y54        FDRE                                         r  GateKeeper_BD_i/control_parametros_0/inst/pulseShaper_width2_reg[0]/C
                         clock pessimism              0.617     9.229    
                         clock uncertainty           -0.081     9.149    
    SLICE_X108Y54        FDRE (Setup_fdre_C_CE)      -0.169     8.980    GateKeeper_BD_i/control_parametros_0/inst/pulseShaper_width2_reg[0]
  -------------------------------------------------------------------
                         required time                          8.980    
                         arrival time                          -3.825    
  -------------------------------------------------------------------
                         slack                                  5.155    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 GateKeeper_BD_i/control_parametros_0/inst/orden_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GateKeeper_BD_i/control_parametros_0/inst/ctrl_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_GateKeeper_BD_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_GateKeeper_BD_clk_wiz_0_0 rise@0.000ns - clk_100MHz_GateKeeper_BD_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.193ns  (logic 0.141ns (73.018%)  route 0.052ns (26.982%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.780ns
    Source Clock Delay      (SCD):    -0.544ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    GateKeeper_BD_i/clk_wiz_0/inst/clk_100MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=170, routed)         0.635    -0.544    GateKeeper_BD_i/control_parametros_0/inst/clk
    SLICE_X109Y60        FDRE                                         r  GateKeeper_BD_i/control_parametros_0/inst/orden_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y60        FDRE (Prop_fdre_C_Q)         0.141    -0.403 r  GateKeeper_BD_i/control_parametros_0/inst/orden_reg[13]/Q
                         net (fo=1, routed)           0.052    -0.350    GateKeeper_BD_i/control_parametros_0/inst/orden[13]
    SLICE_X108Y60        FDRE                                         r  GateKeeper_BD_i/control_parametros_0/inst/ctrl_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    GateKeeper_BD_i/clk_wiz_0/inst/clk_100MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=170, routed)         0.905    -0.780    GateKeeper_BD_i/control_parametros_0/inst/clk
    SLICE_X108Y60        FDRE                                         r  GateKeeper_BD_i/control_parametros_0/inst/ctrl_reg[13]/C
                         clock pessimism              0.249    -0.531    
    SLICE_X108Y60        FDRE (Hold_fdre_C_D)         0.076    -0.455    GateKeeper_BD_i/control_parametros_0/inst/ctrl_reg[13]
  -------------------------------------------------------------------
                         required time                          0.455    
                         arrival time                          -0.350    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 GateKeeper_BD_i/control_parametros_0/inst/ctrl_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GateKeeper_BD_i/control_parametros_0/inst/ctrl_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_GateKeeper_BD_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_GateKeeper_BD_clk_wiz_0_0 rise@0.000ns - clk_100MHz_GateKeeper_BD_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.279ns  (logic 0.186ns (66.769%)  route 0.093ns (33.231%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.779ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    GateKeeper_BD_i/clk_wiz_0/inst/clk_100MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=170, routed)         0.636    -0.543    GateKeeper_BD_i/control_parametros_0/inst/clk
    SLICE_X109Y59        FDRE                                         r  GateKeeper_BD_i/control_parametros_0/inst/ctrl_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y59        FDRE (Prop_fdre_C_Q)         0.141    -0.402 f  GateKeeper_BD_i/control_parametros_0/inst/ctrl_reg[2]/Q
                         net (fo=21, routed)          0.093    -0.309    GateKeeper_BD_i/control_parametros_0/inst/ctrl[2]
    SLICE_X108Y59        LUT6 (Prop_lut6_I4_O)        0.045    -0.264 r  GateKeeper_BD_i/control_parametros_0/inst/ctrl[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.264    GateKeeper_BD_i/control_parametros_0/inst/ctrl[1]_i_1_n_0
    SLICE_X108Y59        FDRE                                         r  GateKeeper_BD_i/control_parametros_0/inst/ctrl_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    GateKeeper_BD_i/clk_wiz_0/inst/clk_100MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=170, routed)         0.906    -0.779    GateKeeper_BD_i/control_parametros_0/inst/clk
    SLICE_X108Y59        FDRE                                         r  GateKeeper_BD_i/control_parametros_0/inst/ctrl_reg[1]/C
                         clock pessimism              0.249    -0.530    
    SLICE_X108Y59        FDRE (Hold_fdre_C_D)         0.120    -0.410    GateKeeper_BD_i/control_parametros_0/inst/ctrl_reg[1]
  -------------------------------------------------------------------
                         required time                          0.410    
                         arrival time                          -0.264    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 GateKeeper_BD_i/UART_Rx_0/inst/bufferRxInt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GateKeeper_BD_i/UART_Rx_0/inst/bufferRx_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_GateKeeper_BD_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_GateKeeper_BD_clk_wiz_0_0 rise@0.000ns - clk_100MHz_GateKeeper_BD_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.224ns  (logic 0.164ns (73.146%)  route 0.060ns (26.854%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    GateKeeper_BD_i/clk_wiz_0/inst/clk_100MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=170, routed)         0.609    -0.570    GateKeeper_BD_i/UART_Rx_0/inst/clk
    SLICE_X104Y59        FDRE                                         r  GateKeeper_BD_i/UART_Rx_0/inst/bufferRxInt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y59        FDRE (Prop_fdre_C_Q)         0.164    -0.406 r  GateKeeper_BD_i/UART_Rx_0/inst/bufferRxInt_reg[2]/Q
                         net (fo=2, routed)           0.060    -0.345    GateKeeper_BD_i/UART_Rx_0/inst/bufferRxInt[2]
    SLICE_X105Y59        FDRE                                         r  GateKeeper_BD_i/UART_Rx_0/inst/bufferRx_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    GateKeeper_BD_i/clk_wiz_0/inst/clk_100MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=170, routed)         0.880    -0.805    GateKeeper_BD_i/UART_Rx_0/inst/clk
    SLICE_X105Y59        FDRE                                         r  GateKeeper_BD_i/UART_Rx_0/inst/bufferRx_reg[2]/C
                         clock pessimism              0.248    -0.557    
    SLICE_X105Y59        FDRE (Hold_fdre_C_D)         0.047    -0.510    GateKeeper_BD_i/UART_Rx_0/inst/bufferRx_reg[2]
  -------------------------------------------------------------------
                         required time                          0.510    
                         arrival time                          -0.345    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 GateKeeper_BD_i/control_parametros_0/inst/orden_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GateKeeper_BD_i/control_parametros_0/inst/ctrl_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_GateKeeper_BD_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_GateKeeper_BD_clk_wiz_0_0 rise@0.000ns - clk_100MHz_GateKeeper_BD_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.141ns (51.196%)  route 0.134ns (48.804%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.780ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    GateKeeper_BD_i/clk_wiz_0/inst/clk_100MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=170, routed)         0.636    -0.543    GateKeeper_BD_i/control_parametros_0/inst/clk
    SLICE_X107Y59        FDRE                                         r  GateKeeper_BD_i/control_parametros_0/inst/orden_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y59        FDRE (Prop_fdre_C_Q)         0.141    -0.402 r  GateKeeper_BD_i/control_parametros_0/inst/orden_reg[11]/Q
                         net (fo=1, routed)           0.134    -0.267    GateKeeper_BD_i/control_parametros_0/inst/orden[11]
    SLICE_X108Y60        FDRE                                         r  GateKeeper_BD_i/control_parametros_0/inst/ctrl_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    GateKeeper_BD_i/clk_wiz_0/inst/clk_100MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=170, routed)         0.905    -0.780    GateKeeper_BD_i/control_parametros_0/inst/clk
    SLICE_X108Y60        FDRE                                         r  GateKeeper_BD_i/control_parametros_0/inst/ctrl_reg[11]/C
                         clock pessimism              0.252    -0.528    
    SLICE_X108Y60        FDRE (Hold_fdre_C_D)         0.085    -0.443    GateKeeper_BD_i/control_parametros_0/inst/ctrl_reg[11]
  -------------------------------------------------------------------
                         required time                          0.443    
                         arrival time                          -0.267    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 GateKeeper_BD_i/control_parametros_0/inst/orden_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GateKeeper_BD_i/control_parametros_0/inst/ctrl_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_GateKeeper_BD_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_GateKeeper_BD_clk_wiz_0_0 rise@0.000ns - clk_100MHz_GateKeeper_BD_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.780ns
    Source Clock Delay      (SCD):    -0.544ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    GateKeeper_BD_i/clk_wiz_0/inst/clk_100MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=170, routed)         0.635    -0.544    GateKeeper_BD_i/control_parametros_0/inst/clk
    SLICE_X109Y60        FDRE                                         r  GateKeeper_BD_i/control_parametros_0/inst/orden_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y60        FDRE (Prop_fdre_C_Q)         0.141    -0.403 r  GateKeeper_BD_i/control_parametros_0/inst/orden_reg[8]/Q
                         net (fo=1, routed)           0.116    -0.286    GateKeeper_BD_i/control_parametros_0/inst/orden[8]
    SLICE_X108Y60        FDRE                                         r  GateKeeper_BD_i/control_parametros_0/inst/ctrl_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    GateKeeper_BD_i/clk_wiz_0/inst/clk_100MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=170, routed)         0.905    -0.780    GateKeeper_BD_i/control_parametros_0/inst/clk
    SLICE_X108Y60        FDRE                                         r  GateKeeper_BD_i/control_parametros_0/inst/ctrl_reg[8]/C
                         clock pessimism              0.249    -0.531    
    SLICE_X108Y60        FDRE (Hold_fdre_C_D)         0.064    -0.467    GateKeeper_BD_i/control_parametros_0/inst/ctrl_reg[8]
  -------------------------------------------------------------------
                         required time                          0.467    
                         arrival time                          -0.286    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 GateKeeper_BD_i/control_parametros_0/inst/o1/monitor_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GateKeeper_BD_i/control_parametros_0/inst/o1/trigger_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_GateKeeper_BD_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_GateKeeper_BD_clk_wiz_0_0 rise@0.000ns - clk_100MHz_GateKeeper_BD_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.226ns (80.368%)  route 0.055ns (19.632%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    GateKeeper_BD_i/clk_wiz_0/inst/clk_100MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=170, routed)         0.609    -0.570    GateKeeper_BD_i/control_parametros_0/inst/o1/clk
    SLICE_X103Y58        FDRE                                         r  GateKeeper_BD_i/control_parametros_0/inst/o1/monitor_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y58        FDRE (Prop_fdre_C_Q)         0.128    -0.442 f  GateKeeper_BD_i/control_parametros_0/inst/o1/monitor_reg[1]/Q
                         net (fo=1, routed)           0.055    -0.386    GateKeeper_BD_i/control_parametros_0/inst/o1/monitor[1]
    SLICE_X103Y58        LUT2 (Prop_lut2_I1_O)        0.098    -0.288 r  GateKeeper_BD_i/control_parametros_0/inst/o1/trigger_i_1/O
                         net (fo=1, routed)           0.000    -0.288    GateKeeper_BD_i/control_parametros_0/inst/o1/trigger_i_1_n_0
    SLICE_X103Y58        FDRE                                         r  GateKeeper_BD_i/control_parametros_0/inst/o1/trigger_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    GateKeeper_BD_i/clk_wiz_0/inst/clk_100MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=170, routed)         0.879    -0.806    GateKeeper_BD_i/control_parametros_0/inst/o1/clk
    SLICE_X103Y58        FDRE                                         r  GateKeeper_BD_i/control_parametros_0/inst/o1/trigger_reg/C
                         clock pessimism              0.236    -0.570    
    SLICE_X103Y58        FDRE (Hold_fdre_C_D)         0.092    -0.478    GateKeeper_BD_i/control_parametros_0/inst/o1/trigger_reg
  -------------------------------------------------------------------
                         required time                          0.478    
                         arrival time                          -0.288    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 GateKeeper_BD_i/UART_Rx_0/inst/o1/monitor_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GateKeeper_BD_i/UART_Rx_0/inst/o1/trigger_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_GateKeeper_BD_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_GateKeeper_BD_clk_wiz_0_0 rise@0.000ns - clk_100MHz_GateKeeper_BD_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.246ns (77.056%)  route 0.073ns (22.944%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.783ns
    Source Clock Delay      (SCD):    -0.546ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    GateKeeper_BD_i/clk_wiz_0/inst/clk_100MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=170, routed)         0.633    -0.546    GateKeeper_BD_i/UART_Rx_0/inst/o1/clk
    SLICE_X108Y64        FDRE                                         r  GateKeeper_BD_i/UART_Rx_0/inst/o1/monitor_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y64        FDRE (Prop_fdre_C_Q)         0.148    -0.398 r  GateKeeper_BD_i/UART_Rx_0/inst/o1/monitor_reg[0]/Q
                         net (fo=2, routed)           0.073    -0.324    GateKeeper_BD_i/UART_Rx_0/inst/o1/monitor[0]
    SLICE_X108Y64        LUT2 (Prop_lut2_I0_O)        0.098    -0.226 r  GateKeeper_BD_i/UART_Rx_0/inst/o1/trigger_i_1/O
                         net (fo=1, routed)           0.000    -0.226    GateKeeper_BD_i/UART_Rx_0/inst/o1/trigger_i_1_n_0
    SLICE_X108Y64        FDRE                                         r  GateKeeper_BD_i/UART_Rx_0/inst/o1/trigger_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    GateKeeper_BD_i/clk_wiz_0/inst/clk_100MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=170, routed)         0.902    -0.783    GateKeeper_BD_i/UART_Rx_0/inst/o1/clk
    SLICE_X108Y64        FDRE                                         r  GateKeeper_BD_i/UART_Rx_0/inst/o1/trigger_reg/C
                         clock pessimism              0.237    -0.546    
    SLICE_X108Y64        FDRE (Hold_fdre_C_D)         0.120    -0.426    GateKeeper_BD_i/UART_Rx_0/inst/o1/trigger_reg
  -------------------------------------------------------------------
                         required time                          0.426    
                         arrival time                          -0.226    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 GateKeeper_BD_i/UART_Rx_0/inst/bufferRxInt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GateKeeper_BD_i/UART_Rx_0/inst/bufferRx_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_GateKeeper_BD_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_GateKeeper_BD_clk_wiz_0_0 rise@0.000ns - clk_100MHz_GateKeeper_BD_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.164ns (56.923%)  route 0.124ns (43.077%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    GateKeeper_BD_i/clk_wiz_0/inst/clk_100MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=170, routed)         0.609    -0.570    GateKeeper_BD_i/UART_Rx_0/inst/clk
    SLICE_X104Y59        FDRE                                         r  GateKeeper_BD_i/UART_Rx_0/inst/bufferRxInt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y59        FDRE (Prop_fdre_C_Q)         0.164    -0.406 r  GateKeeper_BD_i/UART_Rx_0/inst/bufferRxInt_reg[4]/Q
                         net (fo=2, routed)           0.124    -0.281    GateKeeper_BD_i/UART_Rx_0/inst/bufferRxInt[4]
    SLICE_X105Y59        FDRE                                         r  GateKeeper_BD_i/UART_Rx_0/inst/bufferRx_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    GateKeeper_BD_i/clk_wiz_0/inst/clk_100MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=170, routed)         0.880    -0.805    GateKeeper_BD_i/UART_Rx_0/inst/clk
    SLICE_X105Y59        FDRE                                         r  GateKeeper_BD_i/UART_Rx_0/inst/bufferRx_reg[4]/C
                         clock pessimism              0.248    -0.557    
    SLICE_X105Y59        FDRE (Hold_fdre_C_D)         0.075    -0.482    GateKeeper_BD_i/UART_Rx_0/inst/bufferRx_reg[4]
  -------------------------------------------------------------------
                         required time                          0.482    
                         arrival time                          -0.281    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 GateKeeper_BD_i/control_parametros_0/inst/ctrl_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GateKeeper_BD_i/control_parametros_0/inst/ctrl_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_GateKeeper_BD_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_GateKeeper_BD_clk_wiz_0_0 rise@0.000ns - clk_100MHz_GateKeeper_BD_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.209ns (68.164%)  route 0.098ns (31.836%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.779ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    GateKeeper_BD_i/clk_wiz_0/inst/clk_100MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=170, routed)         0.636    -0.543    GateKeeper_BD_i/control_parametros_0/inst/clk
    SLICE_X108Y59        FDRE                                         r  GateKeeper_BD_i/control_parametros_0/inst/ctrl_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y59        FDRE (Prop_fdre_C_Q)         0.164    -0.379 f  GateKeeper_BD_i/control_parametros_0/inst/ctrl_reg[3]/Q
                         net (fo=18, routed)          0.098    -0.281    GateKeeper_BD_i/control_parametros_0/inst/ctrl[3]
    SLICE_X109Y59        LUT6 (Prop_lut6_I0_O)        0.045    -0.236 r  GateKeeper_BD_i/control_parametros_0/inst/ctrl[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.236    GateKeeper_BD_i/control_parametros_0/inst/ctrl[0]_i_1_n_0
    SLICE_X109Y59        FDRE                                         r  GateKeeper_BD_i/control_parametros_0/inst/ctrl_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    GateKeeper_BD_i/clk_wiz_0/inst/clk_100MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=170, routed)         0.906    -0.779    GateKeeper_BD_i/control_parametros_0/inst/clk
    SLICE_X109Y59        FDRE                                         r  GateKeeper_BD_i/control_parametros_0/inst/ctrl_reg[0]/C
                         clock pessimism              0.249    -0.530    
    SLICE_X109Y59        FDRE (Hold_fdre_C_D)         0.092    -0.438    GateKeeper_BD_i/control_parametros_0/inst/ctrl_reg[0]
  -------------------------------------------------------------------
                         required time                          0.438    
                         arrival time                          -0.236    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 GateKeeper_BD_i/control_parametros_0/inst/ctrl_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GateKeeper_BD_i/control_parametros_0/inst/ctrl_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_GateKeeper_BD_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_GateKeeper_BD_clk_wiz_0_0 rise@0.000ns - clk_100MHz_GateKeeper_BD_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.209ns (67.943%)  route 0.099ns (32.057%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.779ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    GateKeeper_BD_i/clk_wiz_0/inst/clk_100MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=170, routed)         0.636    -0.543    GateKeeper_BD_i/control_parametros_0/inst/clk
    SLICE_X108Y59        FDRE                                         r  GateKeeper_BD_i/control_parametros_0/inst/ctrl_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y59        FDRE (Prop_fdre_C_Q)         0.164    -0.379 r  GateKeeper_BD_i/control_parametros_0/inst/ctrl_reg[3]/Q
                         net (fo=18, routed)          0.099    -0.280    GateKeeper_BD_i/control_parametros_0/inst/ctrl[3]
    SLICE_X109Y59        LUT5 (Prop_lut5_I3_O)        0.045    -0.235 r  GateKeeper_BD_i/control_parametros_0/inst/ctrl[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.235    GateKeeper_BD_i/control_parametros_0/inst/ctrl[6]_i_1_n_0
    SLICE_X109Y59        FDRE                                         r  GateKeeper_BD_i/control_parametros_0/inst/ctrl_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    GateKeeper_BD_i/clk_wiz_0/inst/clk_100MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=170, routed)         0.906    -0.779    GateKeeper_BD_i/control_parametros_0/inst/clk
    SLICE_X109Y59        FDRE                                         r  GateKeeper_BD_i/control_parametros_0/inst/ctrl_reg[6]/C
                         clock pessimism              0.249    -0.530    
    SLICE_X109Y59        FDRE (Hold_fdre_C_D)         0.091    -0.439    GateKeeper_BD_i/control_parametros_0/inst/ctrl_reg[6]
  -------------------------------------------------------------------
                         required time                          0.439    
                         arrival time                          -0.235    
  -------------------------------------------------------------------
                         slack                                  0.204    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_100MHz_GateKeeper_BD_clk_wiz_0_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0    GateKeeper_BD_i/clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X102Y60    GateKeeper_BD_i/UART_Rx_0/inst/FSM_onehot_ctrlRx_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X102Y60    GateKeeper_BD_i/UART_Rx_0/inst/FSM_onehot_ctrlRx_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X102Y60    GateKeeper_BD_i/UART_Rx_0/inst/FSM_onehot_ctrlRx_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X102Y60    GateKeeper_BD_i/UART_Rx_0/inst/FSM_onehot_ctrlRx_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X102Y58    GateKeeper_BD_i/UART_Rx_0/inst/FSM_onehot_ctrlRx_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X102Y58    GateKeeper_BD_i/UART_Rx_0/inst/FSM_onehot_ctrlRx_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X104Y59    GateKeeper_BD_i/UART_Rx_0/inst/bufferRxInt_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X104Y59    GateKeeper_BD_i/UART_Rx_0/inst/bufferRxInt_reg[1]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X102Y60    GateKeeper_BD_i/UART_Rx_0/inst/FSM_onehot_ctrlRx_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X102Y60    GateKeeper_BD_i/UART_Rx_0/inst/FSM_onehot_ctrlRx_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X102Y60    GateKeeper_BD_i/UART_Rx_0/inst/FSM_onehot_ctrlRx_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X102Y60    GateKeeper_BD_i/UART_Rx_0/inst/FSM_onehot_ctrlRx_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X102Y60    GateKeeper_BD_i/UART_Rx_0/inst/FSM_onehot_ctrlRx_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X102Y60    GateKeeper_BD_i/UART_Rx_0/inst/FSM_onehot_ctrlRx_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X102Y60    GateKeeper_BD_i/UART_Rx_0/inst/FSM_onehot_ctrlRx_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X102Y60    GateKeeper_BD_i/UART_Rx_0/inst/FSM_onehot_ctrlRx_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X102Y58    GateKeeper_BD_i/UART_Rx_0/inst/FSM_onehot_ctrlRx_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X102Y58    GateKeeper_BD_i/UART_Rx_0/inst/FSM_onehot_ctrlRx_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X102Y60    GateKeeper_BD_i/UART_Rx_0/inst/FSM_onehot_ctrlRx_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X102Y60    GateKeeper_BD_i/UART_Rx_0/inst/FSM_onehot_ctrlRx_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X102Y60    GateKeeper_BD_i/UART_Rx_0/inst/FSM_onehot_ctrlRx_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X102Y60    GateKeeper_BD_i/UART_Rx_0/inst/FSM_onehot_ctrlRx_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X102Y60    GateKeeper_BD_i/UART_Rx_0/inst/FSM_onehot_ctrlRx_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X102Y60    GateKeeper_BD_i/UART_Rx_0/inst/FSM_onehot_ctrlRx_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X102Y60    GateKeeper_BD_i/UART_Rx_0/inst/FSM_onehot_ctrlRx_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X102Y60    GateKeeper_BD_i/UART_Rx_0/inst/FSM_onehot_ctrlRx_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X102Y58    GateKeeper_BD_i/UART_Rx_0/inst/FSM_onehot_ctrlRx_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X102Y58    GateKeeper_BD_i/UART_Rx_0/inst/FSM_onehot_ctrlRx_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_400MHz_GateKeeper_BD_clk_wiz_0_0
  To Clock:  clk_400MHz_GateKeeper_BD_clk_wiz_0_0

Setup :           95  Failing Endpoints,  Worst Slack       -2.229ns,  Total Violation      -64.085ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.216ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.345ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.229ns  (required time - arrival time)
  Source:                 GateKeeper_BD_i/GateKeeper_2/inst/c2_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_400MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            GateKeeper_BD_i/GateKeeper_2/inst/c2_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_400MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_400MHz_GateKeeper_BD_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_400MHz_GateKeeper_BD_clk_wiz_0_0 rise@2.500ns - clk_400MHz_GateKeeper_BD_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.139ns  (logic 1.808ns (43.682%)  route 2.331ns (56.318%))
  Logic Levels:           4  (CARRY4=2 LUT3=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.389ns = ( 1.111 - 2.500 ) 
    Source Clock Delay      (SCD):    -0.747ns
    Clock Pessimism Removal (CPR):    0.642ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_400MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    GateKeeper_BD_i/clk_wiz_0/inst/clk_400MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=78, routed)          1.865    -0.747    GateKeeper_BD_i/GateKeeper_2/inst/clk
    SLICE_X108Y57        FDRE                                         r  GateKeeper_BD_i/GateKeeper_2/inst/c2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y57        FDRE (Prop_fdre_C_Q)         0.478    -0.269 f  GateKeeper_BD_i/GateKeeper_2/inst/c2_reg[2]/Q
                         net (fo=7, routed)           0.878     0.610    GateKeeper_BD_i/GateKeeper_2/inst/c2_reg[2]
    SLICE_X108Y55        LUT6 (Prop_lut6_I0_O)        0.296     0.906 r  GateKeeper_BD_i/GateKeeper_2/inst/GateKeeper1_carry_i_3/O
                         net (fo=1, routed)           0.473     1.379    GateKeeper_BD_i/GateKeeper_2/inst/GateKeeper1_carry_i_3_n_0
    SLICE_X108Y53        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     1.899 r  GateKeeper_BD_i/GateKeeper_2/inst/GateKeeper1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.899    GateKeeper_BD_i/GateKeeper_2/inst/GateKeeper1
    SLICE_X108Y54        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     2.118 r  GateKeeper_BD_i/GateKeeper_2/inst/GateKeeper1_carry__0/O[0]
                         net (fo=3, routed)           0.334     2.451    GateKeeper_BD_i/GateKeeper_2/inst/GateKeeper1_carry__0_n_7
    SLICE_X108Y56        LUT3 (Prop_lut3_I1_O)        0.295     2.746 r  GateKeeper_BD_i/GateKeeper_2/inst/c2[7]_i_1/O
                         net (fo=8, routed)           0.646     3.392    GateKeeper_BD_i/GateKeeper_2/inst/c2[7]_i_1_n_0
    SLICE_X108Y57        FDRE                                         r  GateKeeper_BD_i/GateKeeper_2/inst/c2_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_400MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      2.500     2.500 r  
    Y9                                                0.000     2.500 r  GCLK (IN)
                         net (fo=0)                   0.000     2.500    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     3.920 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     5.082    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    -2.356 r  GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    -0.665    GateKeeper_BD_i/clk_wiz_0/inst/clk_400MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -0.574 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=78, routed)          1.685     1.111    GateKeeper_BD_i/GateKeeper_2/inst/clk
    SLICE_X108Y57        FDRE                                         r  GateKeeper_BD_i/GateKeeper_2/inst/c2_reg[1]/C
                         clock pessimism              0.642     1.753    
                         clock uncertainty           -0.066     1.688    
    SLICE_X108Y57        FDRE (Setup_fdre_C_R)       -0.524     1.164    GateKeeper_BD_i/GateKeeper_2/inst/c2_reg[1]
  -------------------------------------------------------------------
                         required time                          1.164    
                         arrival time                          -3.392    
  -------------------------------------------------------------------
                         slack                                 -2.229    

Slack (VIOLATED) :        -2.229ns  (required time - arrival time)
  Source:                 GateKeeper_BD_i/GateKeeper_2/inst/c2_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_400MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            GateKeeper_BD_i/GateKeeper_2/inst/c2_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_400MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_400MHz_GateKeeper_BD_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_400MHz_GateKeeper_BD_clk_wiz_0_0 rise@2.500ns - clk_400MHz_GateKeeper_BD_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.139ns  (logic 1.808ns (43.682%)  route 2.331ns (56.318%))
  Logic Levels:           4  (CARRY4=2 LUT3=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.389ns = ( 1.111 - 2.500 ) 
    Source Clock Delay      (SCD):    -0.747ns
    Clock Pessimism Removal (CPR):    0.642ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_400MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    GateKeeper_BD_i/clk_wiz_0/inst/clk_400MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=78, routed)          1.865    -0.747    GateKeeper_BD_i/GateKeeper_2/inst/clk
    SLICE_X108Y57        FDRE                                         r  GateKeeper_BD_i/GateKeeper_2/inst/c2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y57        FDRE (Prop_fdre_C_Q)         0.478    -0.269 f  GateKeeper_BD_i/GateKeeper_2/inst/c2_reg[2]/Q
                         net (fo=7, routed)           0.878     0.610    GateKeeper_BD_i/GateKeeper_2/inst/c2_reg[2]
    SLICE_X108Y55        LUT6 (Prop_lut6_I0_O)        0.296     0.906 r  GateKeeper_BD_i/GateKeeper_2/inst/GateKeeper1_carry_i_3/O
                         net (fo=1, routed)           0.473     1.379    GateKeeper_BD_i/GateKeeper_2/inst/GateKeeper1_carry_i_3_n_0
    SLICE_X108Y53        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     1.899 r  GateKeeper_BD_i/GateKeeper_2/inst/GateKeeper1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.899    GateKeeper_BD_i/GateKeeper_2/inst/GateKeeper1
    SLICE_X108Y54        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     2.118 r  GateKeeper_BD_i/GateKeeper_2/inst/GateKeeper1_carry__0/O[0]
                         net (fo=3, routed)           0.334     2.451    GateKeeper_BD_i/GateKeeper_2/inst/GateKeeper1_carry__0_n_7
    SLICE_X108Y56        LUT3 (Prop_lut3_I1_O)        0.295     2.746 r  GateKeeper_BD_i/GateKeeper_2/inst/c2[7]_i_1/O
                         net (fo=8, routed)           0.646     3.392    GateKeeper_BD_i/GateKeeper_2/inst/c2[7]_i_1_n_0
    SLICE_X108Y57        FDRE                                         r  GateKeeper_BD_i/GateKeeper_2/inst/c2_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_400MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      2.500     2.500 r  
    Y9                                                0.000     2.500 r  GCLK (IN)
                         net (fo=0)                   0.000     2.500    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     3.920 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     5.082    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    -2.356 r  GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    -0.665    GateKeeper_BD_i/clk_wiz_0/inst/clk_400MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -0.574 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=78, routed)          1.685     1.111    GateKeeper_BD_i/GateKeeper_2/inst/clk
    SLICE_X108Y57        FDRE                                         r  GateKeeper_BD_i/GateKeeper_2/inst/c2_reg[2]/C
                         clock pessimism              0.642     1.753    
                         clock uncertainty           -0.066     1.688    
    SLICE_X108Y57        FDRE (Setup_fdre_C_R)       -0.524     1.164    GateKeeper_BD_i/GateKeeper_2/inst/c2_reg[2]
  -------------------------------------------------------------------
                         required time                          1.164    
                         arrival time                          -3.392    
  -------------------------------------------------------------------
                         slack                                 -2.229    

Slack (VIOLATED) :        -2.013ns  (required time - arrival time)
  Source:                 GateKeeper_BD_i/GateKeeper_2/inst/c2_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_400MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            GateKeeper_BD_i/GateKeeper_2/inst/c2_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_400MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_400MHz_GateKeeper_BD_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_400MHz_GateKeeper_BD_clk_wiz_0_0 rise@2.500ns - clk_400MHz_GateKeeper_BD_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.996ns  (logic 1.808ns (45.243%)  route 2.188ns (54.757%))
  Logic Levels:           4  (CARRY4=2 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.389ns = ( 1.111 - 2.500 ) 
    Source Clock Delay      (SCD):    -0.747ns
    Clock Pessimism Removal (CPR):    0.620ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_400MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    GateKeeper_BD_i/clk_wiz_0/inst/clk_400MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=78, routed)          1.865    -0.747    GateKeeper_BD_i/GateKeeper_2/inst/clk
    SLICE_X108Y57        FDRE                                         r  GateKeeper_BD_i/GateKeeper_2/inst/c2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y57        FDRE (Prop_fdre_C_Q)         0.478    -0.269 f  GateKeeper_BD_i/GateKeeper_2/inst/c2_reg[2]/Q
                         net (fo=7, routed)           0.878     0.610    GateKeeper_BD_i/GateKeeper_2/inst/c2_reg[2]
    SLICE_X108Y55        LUT6 (Prop_lut6_I0_O)        0.296     0.906 r  GateKeeper_BD_i/GateKeeper_2/inst/GateKeeper1_carry_i_3/O
                         net (fo=1, routed)           0.473     1.379    GateKeeper_BD_i/GateKeeper_2/inst/GateKeeper1_carry_i_3_n_0
    SLICE_X108Y53        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     1.899 r  GateKeeper_BD_i/GateKeeper_2/inst/GateKeeper1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.899    GateKeeper_BD_i/GateKeeper_2/inst/GateKeeper1
    SLICE_X108Y54        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     2.118 r  GateKeeper_BD_i/GateKeeper_2/inst/GateKeeper1_carry__0/O[0]
                         net (fo=3, routed)           0.334     2.451    GateKeeper_BD_i/GateKeeper_2/inst/GateKeeper1_carry__0_n_7
    SLICE_X108Y56        LUT3 (Prop_lut3_I1_O)        0.295     2.746 r  GateKeeper_BD_i/GateKeeper_2/inst/c2[7]_i_1/O
                         net (fo=8, routed)           0.503     3.250    GateKeeper_BD_i/GateKeeper_2/inst/c2[7]_i_1_n_0
    SLICE_X109Y57        FDRE                                         r  GateKeeper_BD_i/GateKeeper_2/inst/c2_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_400MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      2.500     2.500 r  
    Y9                                                0.000     2.500 r  GCLK (IN)
                         net (fo=0)                   0.000     2.500    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     3.920 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     5.082    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    -2.356 r  GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    -0.665    GateKeeper_BD_i/clk_wiz_0/inst/clk_400MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -0.574 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=78, routed)          1.685     1.111    GateKeeper_BD_i/GateKeeper_2/inst/clk
    SLICE_X109Y57        FDRE                                         r  GateKeeper_BD_i/GateKeeper_2/inst/c2_reg[0]/C
                         clock pessimism              0.620     1.731    
                         clock uncertainty           -0.066     1.666    
    SLICE_X109Y57        FDRE (Setup_fdre_C_R)       -0.429     1.237    GateKeeper_BD_i/GateKeeper_2/inst/c2_reg[0]
  -------------------------------------------------------------------
                         required time                          1.237    
                         arrival time                          -3.250    
  -------------------------------------------------------------------
                         slack                                 -2.013    

Slack (VIOLATED) :        -2.013ns  (required time - arrival time)
  Source:                 GateKeeper_BD_i/GateKeeper_2/inst/c2_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_400MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            GateKeeper_BD_i/GateKeeper_2/inst/c2_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_400MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_400MHz_GateKeeper_BD_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_400MHz_GateKeeper_BD_clk_wiz_0_0 rise@2.500ns - clk_400MHz_GateKeeper_BD_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.996ns  (logic 1.808ns (45.243%)  route 2.188ns (54.757%))
  Logic Levels:           4  (CARRY4=2 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.389ns = ( 1.111 - 2.500 ) 
    Source Clock Delay      (SCD):    -0.747ns
    Clock Pessimism Removal (CPR):    0.620ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_400MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    GateKeeper_BD_i/clk_wiz_0/inst/clk_400MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=78, routed)          1.865    -0.747    GateKeeper_BD_i/GateKeeper_2/inst/clk
    SLICE_X108Y57        FDRE                                         r  GateKeeper_BD_i/GateKeeper_2/inst/c2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y57        FDRE (Prop_fdre_C_Q)         0.478    -0.269 f  GateKeeper_BD_i/GateKeeper_2/inst/c2_reg[2]/Q
                         net (fo=7, routed)           0.878     0.610    GateKeeper_BD_i/GateKeeper_2/inst/c2_reg[2]
    SLICE_X108Y55        LUT6 (Prop_lut6_I0_O)        0.296     0.906 r  GateKeeper_BD_i/GateKeeper_2/inst/GateKeeper1_carry_i_3/O
                         net (fo=1, routed)           0.473     1.379    GateKeeper_BD_i/GateKeeper_2/inst/GateKeeper1_carry_i_3_n_0
    SLICE_X108Y53        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     1.899 r  GateKeeper_BD_i/GateKeeper_2/inst/GateKeeper1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.899    GateKeeper_BD_i/GateKeeper_2/inst/GateKeeper1
    SLICE_X108Y54        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     2.118 r  GateKeeper_BD_i/GateKeeper_2/inst/GateKeeper1_carry__0/O[0]
                         net (fo=3, routed)           0.334     2.451    GateKeeper_BD_i/GateKeeper_2/inst/GateKeeper1_carry__0_n_7
    SLICE_X108Y56        LUT3 (Prop_lut3_I1_O)        0.295     2.746 r  GateKeeper_BD_i/GateKeeper_2/inst/c2[7]_i_1/O
                         net (fo=8, routed)           0.503     3.250    GateKeeper_BD_i/GateKeeper_2/inst/c2[7]_i_1_n_0
    SLICE_X109Y57        FDRE                                         r  GateKeeper_BD_i/GateKeeper_2/inst/c2_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_400MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      2.500     2.500 r  
    Y9                                                0.000     2.500 r  GCLK (IN)
                         net (fo=0)                   0.000     2.500    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     3.920 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     5.082    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    -2.356 r  GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    -0.665    GateKeeper_BD_i/clk_wiz_0/inst/clk_400MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -0.574 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=78, routed)          1.685     1.111    GateKeeper_BD_i/GateKeeper_2/inst/clk
    SLICE_X109Y57        FDRE                                         r  GateKeeper_BD_i/GateKeeper_2/inst/c2_reg[3]/C
                         clock pessimism              0.620     1.731    
                         clock uncertainty           -0.066     1.666    
    SLICE_X109Y57        FDRE (Setup_fdre_C_R)       -0.429     1.237    GateKeeper_BD_i/GateKeeper_2/inst/c2_reg[3]
  -------------------------------------------------------------------
                         required time                          1.237    
                         arrival time                          -3.250    
  -------------------------------------------------------------------
                         slack                                 -2.013    

Slack (VIOLATED) :        -2.013ns  (required time - arrival time)
  Source:                 GateKeeper_BD_i/GateKeeper_2/inst/c2_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_400MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            GateKeeper_BD_i/GateKeeper_2/inst/c2_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_400MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_400MHz_GateKeeper_BD_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_400MHz_GateKeeper_BD_clk_wiz_0_0 rise@2.500ns - clk_400MHz_GateKeeper_BD_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.996ns  (logic 1.808ns (45.243%)  route 2.188ns (54.757%))
  Logic Levels:           4  (CARRY4=2 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.389ns = ( 1.111 - 2.500 ) 
    Source Clock Delay      (SCD):    -0.747ns
    Clock Pessimism Removal (CPR):    0.620ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_400MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    GateKeeper_BD_i/clk_wiz_0/inst/clk_400MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=78, routed)          1.865    -0.747    GateKeeper_BD_i/GateKeeper_2/inst/clk
    SLICE_X108Y57        FDRE                                         r  GateKeeper_BD_i/GateKeeper_2/inst/c2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y57        FDRE (Prop_fdre_C_Q)         0.478    -0.269 f  GateKeeper_BD_i/GateKeeper_2/inst/c2_reg[2]/Q
                         net (fo=7, routed)           0.878     0.610    GateKeeper_BD_i/GateKeeper_2/inst/c2_reg[2]
    SLICE_X108Y55        LUT6 (Prop_lut6_I0_O)        0.296     0.906 r  GateKeeper_BD_i/GateKeeper_2/inst/GateKeeper1_carry_i_3/O
                         net (fo=1, routed)           0.473     1.379    GateKeeper_BD_i/GateKeeper_2/inst/GateKeeper1_carry_i_3_n_0
    SLICE_X108Y53        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     1.899 r  GateKeeper_BD_i/GateKeeper_2/inst/GateKeeper1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.899    GateKeeper_BD_i/GateKeeper_2/inst/GateKeeper1
    SLICE_X108Y54        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     2.118 r  GateKeeper_BD_i/GateKeeper_2/inst/GateKeeper1_carry__0/O[0]
                         net (fo=3, routed)           0.334     2.451    GateKeeper_BD_i/GateKeeper_2/inst/GateKeeper1_carry__0_n_7
    SLICE_X108Y56        LUT3 (Prop_lut3_I1_O)        0.295     2.746 r  GateKeeper_BD_i/GateKeeper_2/inst/c2[7]_i_1/O
                         net (fo=8, routed)           0.503     3.250    GateKeeper_BD_i/GateKeeper_2/inst/c2[7]_i_1_n_0
    SLICE_X109Y57        FDRE                                         r  GateKeeper_BD_i/GateKeeper_2/inst/c2_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_400MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      2.500     2.500 r  
    Y9                                                0.000     2.500 r  GCLK (IN)
                         net (fo=0)                   0.000     2.500    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     3.920 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     5.082    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    -2.356 r  GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    -0.665    GateKeeper_BD_i/clk_wiz_0/inst/clk_400MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -0.574 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=78, routed)          1.685     1.111    GateKeeper_BD_i/GateKeeper_2/inst/clk
    SLICE_X109Y57        FDRE                                         r  GateKeeper_BD_i/GateKeeper_2/inst/c2_reg[4]/C
                         clock pessimism              0.620     1.731    
                         clock uncertainty           -0.066     1.666    
    SLICE_X109Y57        FDRE (Setup_fdre_C_R)       -0.429     1.237    GateKeeper_BD_i/GateKeeper_2/inst/c2_reg[4]
  -------------------------------------------------------------------
                         required time                          1.237    
                         arrival time                          -3.250    
  -------------------------------------------------------------------
                         slack                                 -2.013    

Slack (VIOLATED) :        -2.013ns  (required time - arrival time)
  Source:                 GateKeeper_BD_i/GateKeeper_2/inst/c2_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_400MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            GateKeeper_BD_i/GateKeeper_2/inst/c2_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_400MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_400MHz_GateKeeper_BD_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_400MHz_GateKeeper_BD_clk_wiz_0_0 rise@2.500ns - clk_400MHz_GateKeeper_BD_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.996ns  (logic 1.808ns (45.243%)  route 2.188ns (54.757%))
  Logic Levels:           4  (CARRY4=2 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.389ns = ( 1.111 - 2.500 ) 
    Source Clock Delay      (SCD):    -0.747ns
    Clock Pessimism Removal (CPR):    0.620ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_400MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    GateKeeper_BD_i/clk_wiz_0/inst/clk_400MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=78, routed)          1.865    -0.747    GateKeeper_BD_i/GateKeeper_2/inst/clk
    SLICE_X108Y57        FDRE                                         r  GateKeeper_BD_i/GateKeeper_2/inst/c2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y57        FDRE (Prop_fdre_C_Q)         0.478    -0.269 f  GateKeeper_BD_i/GateKeeper_2/inst/c2_reg[2]/Q
                         net (fo=7, routed)           0.878     0.610    GateKeeper_BD_i/GateKeeper_2/inst/c2_reg[2]
    SLICE_X108Y55        LUT6 (Prop_lut6_I0_O)        0.296     0.906 r  GateKeeper_BD_i/GateKeeper_2/inst/GateKeeper1_carry_i_3/O
                         net (fo=1, routed)           0.473     1.379    GateKeeper_BD_i/GateKeeper_2/inst/GateKeeper1_carry_i_3_n_0
    SLICE_X108Y53        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     1.899 r  GateKeeper_BD_i/GateKeeper_2/inst/GateKeeper1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.899    GateKeeper_BD_i/GateKeeper_2/inst/GateKeeper1
    SLICE_X108Y54        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     2.118 r  GateKeeper_BD_i/GateKeeper_2/inst/GateKeeper1_carry__0/O[0]
                         net (fo=3, routed)           0.334     2.451    GateKeeper_BD_i/GateKeeper_2/inst/GateKeeper1_carry__0_n_7
    SLICE_X108Y56        LUT3 (Prop_lut3_I1_O)        0.295     2.746 r  GateKeeper_BD_i/GateKeeper_2/inst/c2[7]_i_1/O
                         net (fo=8, routed)           0.503     3.250    GateKeeper_BD_i/GateKeeper_2/inst/c2[7]_i_1_n_0
    SLICE_X109Y57        FDRE                                         r  GateKeeper_BD_i/GateKeeper_2/inst/c2_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_400MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      2.500     2.500 r  
    Y9                                                0.000     2.500 r  GCLK (IN)
                         net (fo=0)                   0.000     2.500    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     3.920 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     5.082    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    -2.356 r  GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    -0.665    GateKeeper_BD_i/clk_wiz_0/inst/clk_400MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -0.574 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=78, routed)          1.685     1.111    GateKeeper_BD_i/GateKeeper_2/inst/clk
    SLICE_X109Y57        FDRE                                         r  GateKeeper_BD_i/GateKeeper_2/inst/c2_reg[5]/C
                         clock pessimism              0.620     1.731    
                         clock uncertainty           -0.066     1.666    
    SLICE_X109Y57        FDRE (Setup_fdre_C_R)       -0.429     1.237    GateKeeper_BD_i/GateKeeper_2/inst/c2_reg[5]
  -------------------------------------------------------------------
                         required time                          1.237    
                         arrival time                          -3.250    
  -------------------------------------------------------------------
                         slack                                 -2.013    

Slack (VIOLATED) :        -2.013ns  (required time - arrival time)
  Source:                 GateKeeper_BD_i/GateKeeper_2/inst/c2_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_400MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            GateKeeper_BD_i/GateKeeper_2/inst/c2_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_400MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_400MHz_GateKeeper_BD_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_400MHz_GateKeeper_BD_clk_wiz_0_0 rise@2.500ns - clk_400MHz_GateKeeper_BD_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.996ns  (logic 1.808ns (45.243%)  route 2.188ns (54.757%))
  Logic Levels:           4  (CARRY4=2 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.389ns = ( 1.111 - 2.500 ) 
    Source Clock Delay      (SCD):    -0.747ns
    Clock Pessimism Removal (CPR):    0.620ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_400MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    GateKeeper_BD_i/clk_wiz_0/inst/clk_400MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=78, routed)          1.865    -0.747    GateKeeper_BD_i/GateKeeper_2/inst/clk
    SLICE_X108Y57        FDRE                                         r  GateKeeper_BD_i/GateKeeper_2/inst/c2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y57        FDRE (Prop_fdre_C_Q)         0.478    -0.269 f  GateKeeper_BD_i/GateKeeper_2/inst/c2_reg[2]/Q
                         net (fo=7, routed)           0.878     0.610    GateKeeper_BD_i/GateKeeper_2/inst/c2_reg[2]
    SLICE_X108Y55        LUT6 (Prop_lut6_I0_O)        0.296     0.906 r  GateKeeper_BD_i/GateKeeper_2/inst/GateKeeper1_carry_i_3/O
                         net (fo=1, routed)           0.473     1.379    GateKeeper_BD_i/GateKeeper_2/inst/GateKeeper1_carry_i_3_n_0
    SLICE_X108Y53        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     1.899 r  GateKeeper_BD_i/GateKeeper_2/inst/GateKeeper1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.899    GateKeeper_BD_i/GateKeeper_2/inst/GateKeeper1
    SLICE_X108Y54        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     2.118 r  GateKeeper_BD_i/GateKeeper_2/inst/GateKeeper1_carry__0/O[0]
                         net (fo=3, routed)           0.334     2.451    GateKeeper_BD_i/GateKeeper_2/inst/GateKeeper1_carry__0_n_7
    SLICE_X108Y56        LUT3 (Prop_lut3_I1_O)        0.295     2.746 r  GateKeeper_BD_i/GateKeeper_2/inst/c2[7]_i_1/O
                         net (fo=8, routed)           0.503     3.250    GateKeeper_BD_i/GateKeeper_2/inst/c2[7]_i_1_n_0
    SLICE_X109Y57        FDRE                                         r  GateKeeper_BD_i/GateKeeper_2/inst/c2_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_400MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      2.500     2.500 r  
    Y9                                                0.000     2.500 r  GCLK (IN)
                         net (fo=0)                   0.000     2.500    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     3.920 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     5.082    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    -2.356 r  GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    -0.665    GateKeeper_BD_i/clk_wiz_0/inst/clk_400MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -0.574 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=78, routed)          1.685     1.111    GateKeeper_BD_i/GateKeeper_2/inst/clk
    SLICE_X109Y57        FDRE                                         r  GateKeeper_BD_i/GateKeeper_2/inst/c2_reg[6]/C
                         clock pessimism              0.620     1.731    
                         clock uncertainty           -0.066     1.666    
    SLICE_X109Y57        FDRE (Setup_fdre_C_R)       -0.429     1.237    GateKeeper_BD_i/GateKeeper_2/inst/c2_reg[6]
  -------------------------------------------------------------------
                         required time                          1.237    
                         arrival time                          -3.250    
  -------------------------------------------------------------------
                         slack                                 -2.013    

Slack (VIOLATED) :        -2.013ns  (required time - arrival time)
  Source:                 GateKeeper_BD_i/GateKeeper_2/inst/c2_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_400MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            GateKeeper_BD_i/GateKeeper_2/inst/c2_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_400MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_400MHz_GateKeeper_BD_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_400MHz_GateKeeper_BD_clk_wiz_0_0 rise@2.500ns - clk_400MHz_GateKeeper_BD_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.996ns  (logic 1.808ns (45.243%)  route 2.188ns (54.757%))
  Logic Levels:           4  (CARRY4=2 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.389ns = ( 1.111 - 2.500 ) 
    Source Clock Delay      (SCD):    -0.747ns
    Clock Pessimism Removal (CPR):    0.620ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_400MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    GateKeeper_BD_i/clk_wiz_0/inst/clk_400MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=78, routed)          1.865    -0.747    GateKeeper_BD_i/GateKeeper_2/inst/clk
    SLICE_X108Y57        FDRE                                         r  GateKeeper_BD_i/GateKeeper_2/inst/c2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y57        FDRE (Prop_fdre_C_Q)         0.478    -0.269 f  GateKeeper_BD_i/GateKeeper_2/inst/c2_reg[2]/Q
                         net (fo=7, routed)           0.878     0.610    GateKeeper_BD_i/GateKeeper_2/inst/c2_reg[2]
    SLICE_X108Y55        LUT6 (Prop_lut6_I0_O)        0.296     0.906 r  GateKeeper_BD_i/GateKeeper_2/inst/GateKeeper1_carry_i_3/O
                         net (fo=1, routed)           0.473     1.379    GateKeeper_BD_i/GateKeeper_2/inst/GateKeeper1_carry_i_3_n_0
    SLICE_X108Y53        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     1.899 r  GateKeeper_BD_i/GateKeeper_2/inst/GateKeeper1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.899    GateKeeper_BD_i/GateKeeper_2/inst/GateKeeper1
    SLICE_X108Y54        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     2.118 r  GateKeeper_BD_i/GateKeeper_2/inst/GateKeeper1_carry__0/O[0]
                         net (fo=3, routed)           0.334     2.451    GateKeeper_BD_i/GateKeeper_2/inst/GateKeeper1_carry__0_n_7
    SLICE_X108Y56        LUT3 (Prop_lut3_I1_O)        0.295     2.746 r  GateKeeper_BD_i/GateKeeper_2/inst/c2[7]_i_1/O
                         net (fo=8, routed)           0.503     3.250    GateKeeper_BD_i/GateKeeper_2/inst/c2[7]_i_1_n_0
    SLICE_X109Y57        FDRE                                         r  GateKeeper_BD_i/GateKeeper_2/inst/c2_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_400MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      2.500     2.500 r  
    Y9                                                0.000     2.500 r  GCLK (IN)
                         net (fo=0)                   0.000     2.500    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     3.920 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     5.082    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    -2.356 r  GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    -0.665    GateKeeper_BD_i/clk_wiz_0/inst/clk_400MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -0.574 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=78, routed)          1.685     1.111    GateKeeper_BD_i/GateKeeper_2/inst/clk
    SLICE_X109Y57        FDRE                                         r  GateKeeper_BD_i/GateKeeper_2/inst/c2_reg[7]/C
                         clock pessimism              0.620     1.731    
                         clock uncertainty           -0.066     1.666    
    SLICE_X109Y57        FDRE (Setup_fdre_C_R)       -0.429     1.237    GateKeeper_BD_i/GateKeeper_2/inst/c2_reg[7]
  -------------------------------------------------------------------
                         required time                          1.237    
                         arrival time                          -3.250    
  -------------------------------------------------------------------
                         slack                                 -2.013    

Slack (VIOLATED) :        -1.901ns  (required time - arrival time)
  Source:                 GateKeeper_BD_i/GateKeeper_0/inst/c2_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_400MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            GateKeeper_BD_i/GateKeeper_0/inst/c2_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_400MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_400MHz_GateKeeper_BD_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_400MHz_GateKeeper_BD_clk_wiz_0_0 rise@2.500ns - clk_400MHz_GateKeeper_BD_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.882ns  (logic 1.752ns (45.131%)  route 2.130ns (54.869%))
  Logic Levels:           4  (CARRY4=2 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.384ns = ( 1.116 - 2.500 ) 
    Source Clock Delay      (SCD):    -0.744ns
    Clock Pessimism Removal (CPR):    0.616ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_400MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    GateKeeper_BD_i/clk_wiz_0/inst/clk_400MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=78, routed)          1.868    -0.744    GateKeeper_BD_i/GateKeeper_0/inst/clk
    SLICE_X110Y53        FDRE                                         r  GateKeeper_BD_i/GateKeeper_0/inst/c2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y53        FDRE (Prop_fdre_C_Q)         0.419    -0.325 f  GateKeeper_BD_i/GateKeeper_0/inst/c2_reg[2]/Q
                         net (fo=7, routed)           0.844     0.520    GateKeeper_BD_i/GateKeeper_0/inst/c2_reg[2]
    SLICE_X113Y52        LUT6 (Prop_lut6_I0_O)        0.299     0.819 r  GateKeeper_BD_i/GateKeeper_0/inst/GateKeeper1_carry_i_3/O
                         net (fo=1, routed)           0.332     1.150    GateKeeper_BD_i/GateKeeper_0/inst/GateKeeper1_carry_i_3_n_0
    SLICE_X112Y53        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     1.670 r  GateKeeper_BD_i/GateKeeper_0/inst/GateKeeper1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.670    GateKeeper_BD_i/GateKeeper_0/inst/GateKeeper1
    SLICE_X112Y54        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     1.889 r  GateKeeper_BD_i/GateKeeper_0/inst/GateKeeper1_carry__0/O[0]
                         net (fo=3, routed)           0.328     2.218    GateKeeper_BD_i/GateKeeper_0/inst/GateKeeper1_carry__0_n_7
    SLICE_X113Y53        LUT3 (Prop_lut3_I1_O)        0.295     2.513 r  GateKeeper_BD_i/GateKeeper_0/inst/c2[7]_i_1/O
                         net (fo=8, routed)           0.626     3.138    GateKeeper_BD_i/GateKeeper_0/inst/c2[7]_i_1_n_0
    SLICE_X113Y52        FDRE                                         r  GateKeeper_BD_i/GateKeeper_0/inst/c2_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_400MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      2.500     2.500 r  
    Y9                                                0.000     2.500 r  GCLK (IN)
                         net (fo=0)                   0.000     2.500    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     3.920 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     5.082    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    -2.356 r  GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    -0.665    GateKeeper_BD_i/clk_wiz_0/inst/clk_400MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -0.574 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=78, routed)          1.690     1.116    GateKeeper_BD_i/GateKeeper_0/inst/clk
    SLICE_X113Y52        FDRE                                         r  GateKeeper_BD_i/GateKeeper_0/inst/c2_reg[5]/C
                         clock pessimism              0.616     1.732    
                         clock uncertainty           -0.066     1.667    
    SLICE_X113Y52        FDRE (Setup_fdre_C_R)       -0.429     1.238    GateKeeper_BD_i/GateKeeper_0/inst/c2_reg[5]
  -------------------------------------------------------------------
                         required time                          1.238    
                         arrival time                          -3.138    
  -------------------------------------------------------------------
                         slack                                 -1.901    

Slack (VIOLATED) :        -1.871ns  (required time - arrival time)
  Source:                 GateKeeper_BD_i/GateKeeper_0/inst/c2_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_400MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            GateKeeper_BD_i/GateKeeper_0/inst/c2_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_400MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_400MHz_GateKeeper_BD_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_400MHz_GateKeeper_BD_clk_wiz_0_0 rise@2.500ns - clk_400MHz_GateKeeper_BD_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.757ns  (logic 1.752ns (46.629%)  route 2.005ns (53.371%))
  Logic Levels:           4  (CARRY4=2 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.384ns = ( 1.116 - 2.500 ) 
    Source Clock Delay      (SCD):    -0.744ns
    Clock Pessimism Removal (CPR):    0.616ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_400MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    GateKeeper_BD_i/clk_wiz_0/inst/clk_400MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=78, routed)          1.868    -0.744    GateKeeper_BD_i/GateKeeper_0/inst/clk
    SLICE_X110Y53        FDRE                                         r  GateKeeper_BD_i/GateKeeper_0/inst/c2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y53        FDRE (Prop_fdre_C_Q)         0.419    -0.325 f  GateKeeper_BD_i/GateKeeper_0/inst/c2_reg[2]/Q
                         net (fo=7, routed)           0.844     0.520    GateKeeper_BD_i/GateKeeper_0/inst/c2_reg[2]
    SLICE_X113Y52        LUT6 (Prop_lut6_I0_O)        0.299     0.819 r  GateKeeper_BD_i/GateKeeper_0/inst/GateKeeper1_carry_i_3/O
                         net (fo=1, routed)           0.332     1.150    GateKeeper_BD_i/GateKeeper_0/inst/GateKeeper1_carry_i_3_n_0
    SLICE_X112Y53        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     1.670 r  GateKeeper_BD_i/GateKeeper_0/inst/GateKeeper1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.670    GateKeeper_BD_i/GateKeeper_0/inst/GateKeeper1
    SLICE_X112Y54        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     1.889 r  GateKeeper_BD_i/GateKeeper_0/inst/GateKeeper1_carry__0/O[0]
                         net (fo=3, routed)           0.328     2.218    GateKeeper_BD_i/GateKeeper_0/inst/GateKeeper1_carry__0_n_7
    SLICE_X113Y53        LUT3 (Prop_lut3_I1_O)        0.295     2.513 r  GateKeeper_BD_i/GateKeeper_0/inst/c2[7]_i_1/O
                         net (fo=8, routed)           0.501     3.014    GateKeeper_BD_i/GateKeeper_0/inst/c2[7]_i_1_n_0
    SLICE_X112Y51        FDRE                                         r  GateKeeper_BD_i/GateKeeper_0/inst/c2_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_400MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      2.500     2.500 r  
    Y9                                                0.000     2.500 r  GCLK (IN)
                         net (fo=0)                   0.000     2.500    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     3.920 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     5.082    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    -2.356 r  GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    -0.665    GateKeeper_BD_i/clk_wiz_0/inst/clk_400MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -0.574 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=78, routed)          1.690     1.116    GateKeeper_BD_i/GateKeeper_0/inst/clk
    SLICE_X112Y51        FDRE                                         r  GateKeeper_BD_i/GateKeeper_0/inst/c2_reg[6]/C
                         clock pessimism              0.616     1.732    
                         clock uncertainty           -0.066     1.667    
    SLICE_X112Y51        FDRE (Setup_fdre_C_R)       -0.524     1.143    GateKeeper_BD_i/GateKeeper_0/inst/c2_reg[6]
  -------------------------------------------------------------------
                         required time                          1.143    
                         arrival time                          -3.014    
  -------------------------------------------------------------------
                         slack                                 -1.871    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 GateKeeper_BD_i/GateKeeper_2/inst/c2_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_400MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            GateKeeper_BD_i/GateKeeper_2/inst/c2_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_400MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_400MHz_GateKeeper_BD_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_400MHz_GateKeeper_BD_clk_wiz_0_0 rise@0.000ns - clk_400MHz_GateKeeper_BD_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.226ns (73.436%)  route 0.082ns (26.564%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.779ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_400MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    GateKeeper_BD_i/clk_wiz_0/inst/clk_400MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=78, routed)          0.636    -0.543    GateKeeper_BD_i/GateKeeper_2/inst/clk
    SLICE_X109Y57        FDRE                                         r  GateKeeper_BD_i/GateKeeper_2/inst/c2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y57        FDRE (Prop_fdre_C_Q)         0.128    -0.415 r  GateKeeper_BD_i/GateKeeper_2/inst/c2_reg[4]/Q
                         net (fo=5, routed)           0.082    -0.333    GateKeeper_BD_i/GateKeeper_2/inst/c2_reg[4]
    SLICE_X109Y57        LUT6 (Prop_lut6_I4_O)        0.098    -0.235 r  GateKeeper_BD_i/GateKeeper_2/inst/c2[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.235    GateKeeper_BD_i/GateKeeper_2/inst/p_0_in[5]
    SLICE_X109Y57        FDRE                                         r  GateKeeper_BD_i/GateKeeper_2/inst/c2_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_400MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    GateKeeper_BD_i/clk_wiz_0/inst/clk_400MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=78, routed)          0.906    -0.779    GateKeeper_BD_i/GateKeeper_2/inst/clk
    SLICE_X109Y57        FDRE                                         r  GateKeeper_BD_i/GateKeeper_2/inst/c2_reg[5]/C
                         clock pessimism              0.236    -0.543    
    SLICE_X109Y57        FDRE (Hold_fdre_C_D)         0.092    -0.451    GateKeeper_BD_i/GateKeeper_2/inst/c2_reg[5]
  -------------------------------------------------------------------
                         required time                          0.451    
                         arrival time                          -0.235    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 GateKeeper_BD_i/GateKeeper_0/inst/c2_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_400MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            GateKeeper_BD_i/GateKeeper_0/inst/c2_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_400MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_400MHz_GateKeeper_BD_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_400MHz_GateKeeper_BD_clk_wiz_0_0 rise@0.000ns - clk_400MHz_GateKeeper_BD_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.186ns (57.279%)  route 0.139ns (42.721%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.774ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_400MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    GateKeeper_BD_i/clk_wiz_0/inst/clk_400MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=78, routed)          0.638    -0.541    GateKeeper_BD_i/GateKeeper_0/inst/clk
    SLICE_X110Y53        FDRE                                         r  GateKeeper_BD_i/GateKeeper_0/inst/c2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y53        FDRE (Prop_fdre_C_Q)         0.141    -0.400 r  GateKeeper_BD_i/GateKeeper_0/inst/c2_reg[3]/Q
                         net (fo=6, routed)           0.139    -0.261    GateKeeper_BD_i/GateKeeper_0/inst/c2_reg[3]
    SLICE_X113Y52        LUT6 (Prop_lut6_I0_O)        0.045    -0.216 r  GateKeeper_BD_i/GateKeeper_0/inst/c2[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.216    GateKeeper_BD_i/GateKeeper_0/inst/p_0_in[5]
    SLICE_X113Y52        FDRE                                         r  GateKeeper_BD_i/GateKeeper_0/inst/c2_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_400MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    GateKeeper_BD_i/clk_wiz_0/inst/clk_400MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=78, routed)          0.911    -0.774    GateKeeper_BD_i/GateKeeper_0/inst/clk
    SLICE_X113Y52        FDRE                                         r  GateKeeper_BD_i/GateKeeper_0/inst/c2_reg[5]/C
                         clock pessimism              0.250    -0.524    
    SLICE_X113Y52        FDRE (Hold_fdre_C_D)         0.091    -0.433    GateKeeper_BD_i/GateKeeper_0/inst/c2_reg[5]
  -------------------------------------------------------------------
                         required time                          0.433    
                         arrival time                          -0.216    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 GateKeeper_BD_i/GateKeeper_1/inst/c2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_400MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            GateKeeper_BD_i/GateKeeper_1/inst/c2_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_400MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_400MHz_GateKeeper_BD_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_400MHz_GateKeeper_BD_clk_wiz_0_0 rise@0.000ns - clk_400MHz_GateKeeper_BD_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.226ns (66.309%)  route 0.115ns (33.691%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.774ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_400MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    GateKeeper_BD_i/clk_wiz_0/inst/clk_400MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=78, routed)          0.639    -0.540    GateKeeper_BD_i/GateKeeper_1/inst/clk
    SLICE_X111Y52        FDRE                                         r  GateKeeper_BD_i/GateKeeper_1/inst/c2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y52        FDRE (Prop_fdre_C_Q)         0.128    -0.412 r  GateKeeper_BD_i/GateKeeper_1/inst/c2_reg[0]/Q
                         net (fo=9, routed)           0.115    -0.297    GateKeeper_BD_i/GateKeeper_1/inst/c2_reg[0]
    SLICE_X111Y52        LUT6 (Prop_lut6_I2_O)        0.098    -0.199 r  GateKeeper_BD_i/GateKeeper_1/inst/c2[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.199    GateKeeper_BD_i/GateKeeper_1/inst/p_0_in[5]
    SLICE_X111Y52        FDRE                                         r  GateKeeper_BD_i/GateKeeper_1/inst/c2_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_400MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    GateKeeper_BD_i/clk_wiz_0/inst/clk_400MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=78, routed)          0.911    -0.774    GateKeeper_BD_i/GateKeeper_1/inst/clk
    SLICE_X111Y52        FDRE                                         r  GateKeeper_BD_i/GateKeeper_1/inst/c2_reg[5]/C
                         clock pessimism              0.234    -0.540    
    SLICE_X111Y52        FDRE (Hold_fdre_C_D)         0.092    -0.448    GateKeeper_BD_i/GateKeeper_1/inst/c2_reg[5]
  -------------------------------------------------------------------
                         required time                          0.448    
                         arrival time                          -0.199    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 GateKeeper_BD_i/GateKeeper_1/inst/c_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_400MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            GateKeeper_BD_i/GateKeeper_1/inst/c_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_400MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_400MHz_GateKeeper_BD_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_400MHz_GateKeeper_BD_clk_wiz_0_0 rise@0.000ns - clk_400MHz_GateKeeper_BD_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.249ns (67.838%)  route 0.118ns (32.162%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.778ns
    Source Clock Delay      (SCD):    -0.542ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_400MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    GateKeeper_BD_i/clk_wiz_0/inst/clk_400MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=78, routed)          0.637    -0.542    GateKeeper_BD_i/GateKeeper_1/inst/clk
    SLICE_X107Y56        FDRE                                         r  GateKeeper_BD_i/GateKeeper_1/inst/c_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y56        FDRE (Prop_fdre_C_Q)         0.141    -0.401 r  GateKeeper_BD_i/GateKeeper_1/inst/c_reg[7]/Q
                         net (fo=3, routed)           0.118    -0.283    GateKeeper_BD_i/GateKeeper_1/inst/c_reg[7]
    SLICE_X107Y56        LUT3 (Prop_lut3_I2_O)        0.045    -0.238 r  GateKeeper_BD_i/GateKeeper_1/inst/c[4]_i_2/O
                         net (fo=1, routed)           0.000    -0.238    GateKeeper_BD_i/GateKeeper_1/inst/c[4]_i_2_n_0
    SLICE_X107Y56        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063    -0.175 r  GateKeeper_BD_i/GateKeeper_1/inst/c_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.175    GateKeeper_BD_i/GateKeeper_1/inst/c_reg[4]_i_1_n_4
    SLICE_X107Y56        FDRE                                         r  GateKeeper_BD_i/GateKeeper_1/inst/c_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_400MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    GateKeeper_BD_i/clk_wiz_0/inst/clk_400MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=78, routed)          0.907    -0.778    GateKeeper_BD_i/GateKeeper_1/inst/clk
    SLICE_X107Y56        FDRE                                         r  GateKeeper_BD_i/GateKeeper_1/inst/c_reg[7]/C
                         clock pessimism              0.236    -0.542    
    SLICE_X107Y56        FDRE (Hold_fdre_C_D)         0.105    -0.437    GateKeeper_BD_i/GateKeeper_1/inst/c_reg[7]
  -------------------------------------------------------------------
                         required time                          0.437    
                         arrival time                          -0.175    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 GateKeeper_BD_i/GateKeeper_2/inst/GateKeeper_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_400MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            GateKeeper_BD_i/GateKeeper_2/inst/GateKeeper_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_400MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_400MHz_GateKeeper_BD_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_400MHz_GateKeeper_BD_clk_wiz_0_0 rise@0.000ns - clk_400MHz_GateKeeper_BD_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.186ns (52.178%)  route 0.170ns (47.822%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.776ns
    Source Clock Delay      (SCD):    -0.542ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_400MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    GateKeeper_BD_i/clk_wiz_0/inst/clk_400MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=78, routed)          0.637    -0.542    GateKeeper_BD_i/GateKeeper_2/inst/clk
    SLICE_X113Y58        FDRE                                         r  GateKeeper_BD_i/GateKeeper_2/inst/GateKeeper_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y58        FDRE (Prop_fdre_C_Q)         0.141    -0.401 r  GateKeeper_BD_i/GateKeeper_2/inst/GateKeeper_reg/Q
                         net (fo=2, routed)           0.170    -0.230    GateKeeper_BD_i/GateKeeper_2/inst/GateKeeper
    SLICE_X113Y58        LUT6 (Prop_lut6_I0_O)        0.045    -0.185 r  GateKeeper_BD_i/GateKeeper_2/inst/GateKeeper_i_1/O
                         net (fo=1, routed)           0.000    -0.185    GateKeeper_BD_i/GateKeeper_2/inst/GateKeeper_i_1_n_0
    SLICE_X113Y58        FDRE                                         r  GateKeeper_BD_i/GateKeeper_2/inst/GateKeeper_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_400MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    GateKeeper_BD_i/clk_wiz_0/inst/clk_400MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=78, routed)          0.909    -0.776    GateKeeper_BD_i/GateKeeper_2/inst/clk
    SLICE_X113Y58        FDRE                                         r  GateKeeper_BD_i/GateKeeper_2/inst/GateKeeper_reg/C
                         clock pessimism              0.234    -0.542    
    SLICE_X113Y58        FDRE (Hold_fdre_C_D)         0.091    -0.451    GateKeeper_BD_i/GateKeeper_2/inst/GateKeeper_reg
  -------------------------------------------------------------------
                         required time                          0.451    
                         arrival time                          -0.185    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 GateKeeper_BD_i/GateKeeper_0/inst/c_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_400MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            GateKeeper_BD_i/GateKeeper_0/inst/c_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_400MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_400MHz_GateKeeper_BD_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_400MHz_GateKeeper_BD_clk_wiz_0_0 rise@0.000ns - clk_400MHz_GateKeeper_BD_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.252ns (67.586%)  route 0.121ns (32.415%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.775ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_400MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    GateKeeper_BD_i/clk_wiz_0/inst/clk_400MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=78, routed)          0.638    -0.541    GateKeeper_BD_i/GateKeeper_0/inst/clk
    SLICE_X111Y54        FDRE                                         r  GateKeeper_BD_i/GateKeeper_0/inst/c_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y54        FDRE (Prop_fdre_C_Q)         0.141    -0.400 r  GateKeeper_BD_i/GateKeeper_0/inst/c_reg[6]/Q
                         net (fo=3, routed)           0.121    -0.279    GateKeeper_BD_i/GateKeeper_0/inst/c_reg[6]
    SLICE_X111Y54        LUT3 (Prop_lut3_I2_O)        0.045    -0.234 r  GateKeeper_BD_i/GateKeeper_0/inst/c[4]_i_3/O
                         net (fo=1, routed)           0.000    -0.234    GateKeeper_BD_i/GateKeeper_0/inst/c[4]_i_3_n_0
    SLICE_X111Y54        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066    -0.168 r  GateKeeper_BD_i/GateKeeper_0/inst/c_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.168    GateKeeper_BD_i/GateKeeper_0/inst/c_reg[4]_i_1_n_5
    SLICE_X111Y54        FDRE                                         r  GateKeeper_BD_i/GateKeeper_0/inst/c_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_400MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    GateKeeper_BD_i/clk_wiz_0/inst/clk_400MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=78, routed)          0.910    -0.775    GateKeeper_BD_i/GateKeeper_0/inst/clk
    SLICE_X111Y54        FDRE                                         r  GateKeeper_BD_i/GateKeeper_0/inst/c_reg[6]/C
                         clock pessimism              0.234    -0.541    
    SLICE_X111Y54        FDRE (Hold_fdre_C_D)         0.105    -0.436    GateKeeper_BD_i/GateKeeper_0/inst/c_reg[6]
  -------------------------------------------------------------------
                         required time                          0.436    
                         arrival time                          -0.168    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.270ns  (arrival time - required time)
  Source:                 GateKeeper_BD_i/GateKeeper_2/inst/c2_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_400MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            GateKeeper_BD_i/GateKeeper_2/inst/c2_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_400MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_400MHz_GateKeeper_BD_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_400MHz_GateKeeper_BD_clk_wiz_0_0 rise@0.000ns - clk_400MHz_GateKeeper_BD_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.183ns (48.600%)  route 0.194ns (51.400%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.779ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_400MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    GateKeeper_BD_i/clk_wiz_0/inst/clk_400MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=78, routed)          0.636    -0.543    GateKeeper_BD_i/GateKeeper_2/inst/clk
    SLICE_X109Y57        FDRE                                         r  GateKeeper_BD_i/GateKeeper_2/inst/c2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y57        FDRE (Prop_fdre_C_Q)         0.141    -0.402 r  GateKeeper_BD_i/GateKeeper_2/inst/c2_reg[3]/Q
                         net (fo=6, routed)           0.194    -0.208    GateKeeper_BD_i/GateKeeper_2/inst/c2_reg[3]
    SLICE_X109Y57        LUT5 (Prop_lut5_I3_O)        0.042    -0.166 r  GateKeeper_BD_i/GateKeeper_2/inst/c2[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.166    GateKeeper_BD_i/GateKeeper_2/inst/p_0_in[4]
    SLICE_X109Y57        FDRE                                         r  GateKeeper_BD_i/GateKeeper_2/inst/c2_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_400MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    GateKeeper_BD_i/clk_wiz_0/inst/clk_400MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=78, routed)          0.906    -0.779    GateKeeper_BD_i/GateKeeper_2/inst/clk
    SLICE_X109Y57        FDRE                                         r  GateKeeper_BD_i/GateKeeper_2/inst/c2_reg[4]/C
                         clock pessimism              0.236    -0.543    
    SLICE_X109Y57        FDRE (Hold_fdre_C_D)         0.107    -0.436    GateKeeper_BD_i/GateKeeper_2/inst/c2_reg[4]
  -------------------------------------------------------------------
                         required time                          0.436    
                         arrival time                          -0.166    
  -------------------------------------------------------------------
                         slack                                  0.270    

Slack (MET) :             0.272ns  (arrival time - required time)
  Source:                 GateKeeper_BD_i/GateKeeper_0/inst/c2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_400MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            GateKeeper_BD_i/GateKeeper_0/inst/c2_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_400MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_400MHz_GateKeeper_BD_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_400MHz_GateKeeper_BD_clk_wiz_0_0 rise@0.000ns - clk_400MHz_GateKeeper_BD_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.183ns (48.238%)  route 0.196ns (51.762%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.775ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_400MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    GateKeeper_BD_i/clk_wiz_0/inst/clk_400MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=78, routed)          0.638    -0.541    GateKeeper_BD_i/GateKeeper_0/inst/clk
    SLICE_X110Y53        FDRE                                         r  GateKeeper_BD_i/GateKeeper_0/inst/c2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y53        FDRE (Prop_fdre_C_Q)         0.141    -0.400 r  GateKeeper_BD_i/GateKeeper_0/inst/c2_reg[1]/Q
                         net (fo=8, routed)           0.196    -0.203    GateKeeper_BD_i/GateKeeper_0/inst/c2_reg[1]
    SLICE_X110Y53        LUT3 (Prop_lut3_I1_O)        0.042    -0.161 r  GateKeeper_BD_i/GateKeeper_0/inst/c2[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.161    GateKeeper_BD_i/GateKeeper_0/inst/p_0_in[2]
    SLICE_X110Y53        FDRE                                         r  GateKeeper_BD_i/GateKeeper_0/inst/c2_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_400MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    GateKeeper_BD_i/clk_wiz_0/inst/clk_400MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=78, routed)          0.910    -0.775    GateKeeper_BD_i/GateKeeper_0/inst/clk
    SLICE_X110Y53        FDRE                                         r  GateKeeper_BD_i/GateKeeper_0/inst/c2_reg[2]/C
                         clock pessimism              0.234    -0.541    
    SLICE_X110Y53        FDRE (Hold_fdre_C_D)         0.107    -0.434    GateKeeper_BD_i/GateKeeper_0/inst/c2_reg[2]
  -------------------------------------------------------------------
                         required time                          0.434    
                         arrival time                          -0.161    
  -------------------------------------------------------------------
                         slack                                  0.272    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 GateKeeper_BD_i/GateKeeper_0/inst/c2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_400MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            GateKeeper_BD_i/GateKeeper_0/inst/c2_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_400MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_400MHz_GateKeeper_BD_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_400MHz_GateKeeper_BD_clk_wiz_0_0 rise@0.000ns - clk_400MHz_GateKeeper_BD_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.183ns (47.879%)  route 0.199ns (52.121%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.775ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_400MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    GateKeeper_BD_i/clk_wiz_0/inst/clk_400MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=78, routed)          0.638    -0.541    GateKeeper_BD_i/GateKeeper_0/inst/clk
    SLICE_X110Y53        FDRE                                         r  GateKeeper_BD_i/GateKeeper_0/inst/c2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y53        FDRE (Prop_fdre_C_Q)         0.141    -0.400 r  GateKeeper_BD_i/GateKeeper_0/inst/c2_reg[1]/Q
                         net (fo=8, routed)           0.199    -0.200    GateKeeper_BD_i/GateKeeper_0/inst/c2_reg[1]
    SLICE_X110Y53        LUT5 (Prop_lut5_I2_O)        0.042    -0.158 r  GateKeeper_BD_i/GateKeeper_0/inst/c2[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.158    GateKeeper_BD_i/GateKeeper_0/inst/p_0_in[4]
    SLICE_X110Y53        FDRE                                         r  GateKeeper_BD_i/GateKeeper_0/inst/c2_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_400MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    GateKeeper_BD_i/clk_wiz_0/inst/clk_400MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=78, routed)          0.910    -0.775    GateKeeper_BD_i/GateKeeper_0/inst/clk
    SLICE_X110Y53        FDRE                                         r  GateKeeper_BD_i/GateKeeper_0/inst/c2_reg[4]/C
                         clock pessimism              0.234    -0.541    
    SLICE_X110Y53        FDRE (Hold_fdre_C_D)         0.107    -0.434    GateKeeper_BD_i/GateKeeper_0/inst/c2_reg[4]
  -------------------------------------------------------------------
                         required time                          0.434    
                         arrival time                          -0.158    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 GateKeeper_BD_i/GateKeeper_2/inst/state_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_400MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            GateKeeper_BD_i/GateKeeper_2/inst/state_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_400MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_400MHz_GateKeeper_BD_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_400MHz_GateKeeper_BD_clk_wiz_0_0 rise@0.000ns - clk_400MHz_GateKeeper_BD_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.186ns (50.759%)  route 0.180ns (49.241%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.775ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_400MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    GateKeeper_BD_i/clk_wiz_0/inst/clk_400MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=78, routed)          0.638    -0.541    GateKeeper_BD_i/GateKeeper_2/inst/clk
    SLICE_X113Y56        FDRE                                         r  GateKeeper_BD_i/GateKeeper_2/inst/state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y56        FDRE (Prop_fdre_C_Q)         0.141    -0.400 r  GateKeeper_BD_i/GateKeeper_2/inst/state_reg/Q
                         net (fo=5, routed)           0.180    -0.219    GateKeeper_BD_i/GateKeeper_2/inst/state_reg_n_0
    SLICE_X113Y56        LUT5 (Prop_lut5_I3_O)        0.045    -0.174 r  GateKeeper_BD_i/GateKeeper_2/inst/state_i_1/O
                         net (fo=1, routed)           0.000    -0.174    GateKeeper_BD_i/GateKeeper_2/inst/state_i_1_n_0
    SLICE_X113Y56        FDRE                                         r  GateKeeper_BD_i/GateKeeper_2/inst/state_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_400MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    GateKeeper_BD_i/clk_wiz_0/inst/clk_400MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=78, routed)          0.910    -0.775    GateKeeper_BD_i/GateKeeper_2/inst/clk
    SLICE_X113Y56        FDRE                                         r  GateKeeper_BD_i/GateKeeper_2/inst/state_reg/C
                         clock pessimism              0.234    -0.541    
    SLICE_X113Y56        FDRE (Hold_fdre_C_D)         0.091    -0.450    GateKeeper_BD_i/GateKeeper_2/inst/state_reg
  -------------------------------------------------------------------
                         required time                          0.450    
                         arrival time                          -0.174    
  -------------------------------------------------------------------
                         slack                                  0.275    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_400MHz_GateKeeper_BD_clk_wiz_0_0
Waveform(ns):       { 0.000 1.250 }
Period(ns):         2.500
Sources:            { GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         2.500       0.345      BUFGCTRL_X0Y1    GateKeeper_BD_i/clk_wiz_0/inst/clkout2_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         2.500       1.251      MMCME2_ADV_X0Y0  GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            1.000         2.500       1.500      SLICE_X113Y54    GateKeeper_BD_i/GateKeeper_0/inst/GateKeeper_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         2.500       1.500      SLICE_X110Y53    GateKeeper_BD_i/GateKeeper_0/inst/c2_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         2.500       1.500      SLICE_X110Y53    GateKeeper_BD_i/GateKeeper_0/inst/c2_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         2.500       1.500      SLICE_X110Y53    GateKeeper_BD_i/GateKeeper_0/inst/c2_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         2.500       1.500      SLICE_X110Y53    GateKeeper_BD_i/GateKeeper_0/inst/c2_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         2.500       1.500      SLICE_X110Y53    GateKeeper_BD_i/GateKeeper_0/inst/c2_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         2.500       1.500      SLICE_X113Y52    GateKeeper_BD_i/GateKeeper_0/inst/c2_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         2.500       1.500      SLICE_X112Y51    GateKeeper_BD_i/GateKeeper_0/inst/c2_reg[6]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       2.500       210.860    MMCME2_ADV_X0Y0  GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDRE/C              n/a            0.500         1.250       0.750      SLICE_X113Y54    GateKeeper_BD_i/GateKeeper_0/inst/GateKeeper_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         1.250       0.750      SLICE_X113Y54    GateKeeper_BD_i/GateKeeper_0/inst/GateKeeper_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         1.250       0.750      SLICE_X110Y53    GateKeeper_BD_i/GateKeeper_0/inst/c2_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         1.250       0.750      SLICE_X110Y53    GateKeeper_BD_i/GateKeeper_0/inst/c2_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         1.250       0.750      SLICE_X110Y53    GateKeeper_BD_i/GateKeeper_0/inst/c2_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         1.250       0.750      SLICE_X110Y53    GateKeeper_BD_i/GateKeeper_0/inst/c2_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         1.250       0.750      SLICE_X110Y53    GateKeeper_BD_i/GateKeeper_0/inst/c2_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         1.250       0.750      SLICE_X110Y53    GateKeeper_BD_i/GateKeeper_0/inst/c2_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         1.250       0.750      SLICE_X110Y53    GateKeeper_BD_i/GateKeeper_0/inst/c2_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         1.250       0.750      SLICE_X110Y53    GateKeeper_BD_i/GateKeeper_0/inst/c2_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         1.250       0.750      SLICE_X113Y54    GateKeeper_BD_i/GateKeeper_0/inst/GateKeeper_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         1.250       0.750      SLICE_X113Y54    GateKeeper_BD_i/GateKeeper_0/inst/GateKeeper_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         1.250       0.750      SLICE_X110Y53    GateKeeper_BD_i/GateKeeper_0/inst/c2_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         1.250       0.750      SLICE_X110Y53    GateKeeper_BD_i/GateKeeper_0/inst/c2_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         1.250       0.750      SLICE_X110Y53    GateKeeper_BD_i/GateKeeper_0/inst/c2_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         1.250       0.750      SLICE_X110Y53    GateKeeper_BD_i/GateKeeper_0/inst/c2_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         1.250       0.750      SLICE_X110Y53    GateKeeper_BD_i/GateKeeper_0/inst/c2_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         1.250       0.750      SLICE_X110Y53    GateKeeper_BD_i/GateKeeper_0/inst/c2_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         1.250       0.750      SLICE_X110Y53    GateKeeper_BD_i/GateKeeper_0/inst/c2_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         1.250       0.750      SLICE_X110Y53    GateKeeper_BD_i/GateKeeper_0/inst/c2_reg[3]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_GateKeeper_BD_clk_wiz_0_0
  To Clock:  clkfbout_GateKeeper_BD_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_GateKeeper_BD_clk_wiz_0_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y2    GateKeeper_BD_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        2.492ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.041ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.492ns  (required time - arrival time)
  Source:                 GateKeeper_BD_i/axi_gpio_0/U0/ip2bus_wrack_i_D1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.407ns  (logic 2.686ns (36.263%)  route 4.721ns (63.737%))
  Logic Levels:           8  (CARRY4=3 LUT3=2 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.703ns = ( 12.703 - 10.000 ) 
    Source Clock Delay      (SCD):    2.989ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  GateKeeper_BD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    GateKeeper_BD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  GateKeeper_BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=641, routed)         1.695     2.989    GateKeeper_BD_i/axi_gpio_0/U0/s_axi_aclk
    SLICE_X30Y87         FDRE                                         r  GateKeeper_BD_i/axi_gpio_0/U0/ip2bus_wrack_i_D1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y87         FDRE (Prop_fdre_C_Q)         0.478     3.467 r  GateKeeper_BD_i/axi_gpio_0/U0/ip2bus_wrack_i_D1_reg/Q
                         net (fo=1, routed)           1.202     4.669    GateKeeper_BD_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ip2bus_wrack_i_D1
    SLICE_X34Y89         LUT6 (Prop_lut6_I0_O)        0.295     4.964 r  GateKeeper_BD_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_INST_0/O
                         net (fo=10, routed)          0.620     5.584    GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready
    SLICE_X34Y94         LUT6 (Prop_lut6_I0_O)        0.124     5.708 r  GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/memory_reg[3][0]_srl4_i_1/O
                         net (fo=30, routed)          0.883     6.590    GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0
    SLICE_X33Y93         LUT3 (Prop_lut3_I2_O)        0.152     6.742 r  GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_3/O
                         net (fo=23, routed)          1.217     7.959    GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X29Y89         LUT4 (Prop_lut4_I3_O)        0.326     8.285 r  GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_10/O
                         net (fo=1, routed)           0.000     8.285    GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3][0]
    SLICE_X29Y89         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.817 r  GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.817    GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2_n_0
    SLICE_X29Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.931 r  GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.931    GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2_n_0
    SLICE_X29Y91         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.265 r  GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[11]_i_3/O[1]
                         net (fo=1, routed)           0.800    10.065    GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[9]
    SLICE_X29Y92         LUT3 (Prop_lut3_I0_O)        0.331    10.396 r  GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[9]_i_1/O
                         net (fo=1, routed)           0.000    10.396    GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[9]
    SLICE_X29Y92         FDRE                                         r  GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  GateKeeper_BD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    GateKeeper_BD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  GateKeeper_BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=641, routed)         1.524    12.703    GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X29Y92         FDRE                                         r  GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[9]/C
                         clock pessimism              0.264    12.967    
                         clock uncertainty           -0.154    12.813    
    SLICE_X29Y92         FDRE (Setup_fdre_C_D)        0.075    12.888    GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[9]
  -------------------------------------------------------------------
                         required time                         12.888    
                         arrival time                         -10.396    
  -------------------------------------------------------------------
                         slack                                  2.492    

Slack (MET) :             2.701ns  (required time - arrival time)
  Source:                 GateKeeper_BD_i/axi_gpio_0/U0/ip2bus_wrack_i_D1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.154ns  (logic 2.640ns (36.902%)  route 4.514ns (63.098%))
  Logic Levels:           8  (CARRY4=3 LUT3=2 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.703ns = ( 12.703 - 10.000 ) 
    Source Clock Delay      (SCD):    2.989ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  GateKeeper_BD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    GateKeeper_BD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  GateKeeper_BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=641, routed)         1.695     2.989    GateKeeper_BD_i/axi_gpio_0/U0/s_axi_aclk
    SLICE_X30Y87         FDRE                                         r  GateKeeper_BD_i/axi_gpio_0/U0/ip2bus_wrack_i_D1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y87         FDRE (Prop_fdre_C_Q)         0.478     3.467 r  GateKeeper_BD_i/axi_gpio_0/U0/ip2bus_wrack_i_D1_reg/Q
                         net (fo=1, routed)           1.202     4.669    GateKeeper_BD_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ip2bus_wrack_i_D1
    SLICE_X34Y89         LUT6 (Prop_lut6_I0_O)        0.295     4.964 r  GateKeeper_BD_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_INST_0/O
                         net (fo=10, routed)          0.620     5.584    GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready
    SLICE_X34Y94         LUT6 (Prop_lut6_I0_O)        0.124     5.708 r  GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/memory_reg[3][0]_srl4_i_1/O
                         net (fo=30, routed)          0.883     6.590    GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0
    SLICE_X33Y93         LUT3 (Prop_lut3_I2_O)        0.152     6.742 r  GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_3/O
                         net (fo=23, routed)          1.217     7.959    GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X29Y89         LUT4 (Prop_lut4_I3_O)        0.326     8.285 r  GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_10/O
                         net (fo=1, routed)           0.000     8.285    GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3][0]
    SLICE_X29Y89         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.817 r  GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.817    GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2_n_0
    SLICE_X29Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.931 r  GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.931    GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2_n_0
    SLICE_X29Y91         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.244 r  GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[11]_i_3/O[3]
                         net (fo=1, routed)           0.593     9.837    GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]
    SLICE_X29Y92         LUT3 (Prop_lut3_I0_O)        0.306    10.143 r  GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_2/O
                         net (fo=1, routed)           0.000    10.143    GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[11]
    SLICE_X29Y92         FDRE                                         r  GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  GateKeeper_BD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    GateKeeper_BD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  GateKeeper_BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=641, routed)         1.524    12.703    GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X29Y92         FDRE                                         r  GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[11]/C
                         clock pessimism              0.264    12.967    
                         clock uncertainty           -0.154    12.813    
    SLICE_X29Y92         FDRE (Setup_fdre_C_D)        0.031    12.844    GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[11]
  -------------------------------------------------------------------
                         required time                         12.844    
                         arrival time                         -10.143    
  -------------------------------------------------------------------
                         slack                                  2.701    

Slack (MET) :             2.748ns  (required time - arrival time)
  Source:                 GateKeeper_BD_i/axi_gpio_0/U0/ip2bus_wrack_i_D1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.192ns  (logic 2.477ns (34.439%)  route 4.715ns (65.561%))
  Logic Levels:           7  (CARRY4=2 LUT3=2 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.702ns = ( 12.702 - 10.000 ) 
    Source Clock Delay      (SCD):    2.989ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  GateKeeper_BD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    GateKeeper_BD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  GateKeeper_BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=641, routed)         1.695     2.989    GateKeeper_BD_i/axi_gpio_0/U0/s_axi_aclk
    SLICE_X30Y87         FDRE                                         r  GateKeeper_BD_i/axi_gpio_0/U0/ip2bus_wrack_i_D1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y87         FDRE (Prop_fdre_C_Q)         0.478     3.467 r  GateKeeper_BD_i/axi_gpio_0/U0/ip2bus_wrack_i_D1_reg/Q
                         net (fo=1, routed)           1.202     4.669    GateKeeper_BD_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ip2bus_wrack_i_D1
    SLICE_X34Y89         LUT6 (Prop_lut6_I0_O)        0.295     4.964 r  GateKeeper_BD_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_INST_0/O
                         net (fo=10, routed)          0.620     5.584    GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready
    SLICE_X34Y94         LUT6 (Prop_lut6_I0_O)        0.124     5.708 r  GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/memory_reg[3][0]_srl4_i_1/O
                         net (fo=30, routed)          0.883     6.590    GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0
    SLICE_X33Y93         LUT3 (Prop_lut3_I2_O)        0.152     6.742 r  GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_3/O
                         net (fo=23, routed)          1.217     7.959    GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X29Y89         LUT4 (Prop_lut4_I3_O)        0.326     8.285 r  GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_10/O
                         net (fo=1, routed)           0.000     8.285    GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3][0]
    SLICE_X29Y89         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.817 r  GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.817    GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2_n_0
    SLICE_X29Y90         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.056 r  GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2/O[2]
                         net (fo=1, routed)           0.794     9.850    GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[6]
    SLICE_X30Y90         LUT3 (Prop_lut3_I0_O)        0.331    10.181 r  GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[6]_i_1/O
                         net (fo=1, routed)           0.000    10.181    GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[6]
    SLICE_X30Y90         FDRE                                         r  GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  GateKeeper_BD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    GateKeeper_BD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  GateKeeper_BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=641, routed)         1.523    12.702    GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X30Y90         FDRE                                         r  GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[6]/C
                         clock pessimism              0.264    12.966    
                         clock uncertainty           -0.154    12.812    
    SLICE_X30Y90         FDRE (Setup_fdre_C_D)        0.118    12.930    GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[6]
  -------------------------------------------------------------------
                         required time                         12.930    
                         arrival time                         -10.181    
  -------------------------------------------------------------------
                         slack                                  2.748    

Slack (MET) :             2.833ns  (required time - arrival time)
  Source:                 GateKeeper_BD_i/axi_gpio_0/U0/ip2bus_wrack_i_D1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.066ns  (logic 2.568ns (36.344%)  route 4.498ns (63.656%))
  Logic Levels:           8  (CARRY4=3 LUT3=2 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.703ns = ( 12.703 - 10.000 ) 
    Source Clock Delay      (SCD):    2.989ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  GateKeeper_BD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    GateKeeper_BD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  GateKeeper_BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=641, routed)         1.695     2.989    GateKeeper_BD_i/axi_gpio_0/U0/s_axi_aclk
    SLICE_X30Y87         FDRE                                         r  GateKeeper_BD_i/axi_gpio_0/U0/ip2bus_wrack_i_D1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y87         FDRE (Prop_fdre_C_Q)         0.478     3.467 r  GateKeeper_BD_i/axi_gpio_0/U0/ip2bus_wrack_i_D1_reg/Q
                         net (fo=1, routed)           1.202     4.669    GateKeeper_BD_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ip2bus_wrack_i_D1
    SLICE_X34Y89         LUT6 (Prop_lut6_I0_O)        0.295     4.964 r  GateKeeper_BD_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_INST_0/O
                         net (fo=10, routed)          0.620     5.584    GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready
    SLICE_X34Y94         LUT6 (Prop_lut6_I0_O)        0.124     5.708 r  GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/memory_reg[3][0]_srl4_i_1/O
                         net (fo=30, routed)          0.883     6.590    GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0
    SLICE_X33Y93         LUT3 (Prop_lut3_I2_O)        0.152     6.742 r  GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_3/O
                         net (fo=23, routed)          1.217     7.959    GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X29Y89         LUT4 (Prop_lut4_I3_O)        0.326     8.285 r  GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_10/O
                         net (fo=1, routed)           0.000     8.285    GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3][0]
    SLICE_X29Y89         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.817 r  GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.817    GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2_n_0
    SLICE_X29Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.931 r  GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.931    GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2_n_0
    SLICE_X29Y91         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.153 r  GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[11]_i_3/O[0]
                         net (fo=1, routed)           0.577     9.730    GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[8]
    SLICE_X29Y92         LUT3 (Prop_lut3_I0_O)        0.325    10.055 r  GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[8]_i_1/O
                         net (fo=1, routed)           0.000    10.055    GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[8]
    SLICE_X29Y92         FDRE                                         r  GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  GateKeeper_BD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    GateKeeper_BD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  GateKeeper_BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=641, routed)         1.524    12.703    GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X29Y92         FDRE                                         r  GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[8]/C
                         clock pessimism              0.264    12.967    
                         clock uncertainty           -0.154    12.813    
    SLICE_X29Y92         FDRE (Setup_fdre_C_D)        0.075    12.888    GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[8]
  -------------------------------------------------------------------
                         required time                         12.888    
                         arrival time                         -10.055    
  -------------------------------------------------------------------
                         slack                                  2.833    

Slack (MET) :             2.834ns  (required time - arrival time)
  Source:                 GateKeeper_BD_i/axi_gpio_0/U0/ip2bus_wrack_i_D1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.068ns  (logic 2.544ns (35.993%)  route 4.524ns (64.007%))
  Logic Levels:           7  (CARRY4=2 LUT3=2 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.702ns = ( 12.702 - 10.000 ) 
    Source Clock Delay      (SCD):    2.989ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  GateKeeper_BD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    GateKeeper_BD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  GateKeeper_BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=641, routed)         1.695     2.989    GateKeeper_BD_i/axi_gpio_0/U0/s_axi_aclk
    SLICE_X30Y87         FDRE                                         r  GateKeeper_BD_i/axi_gpio_0/U0/ip2bus_wrack_i_D1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y87         FDRE (Prop_fdre_C_Q)         0.478     3.467 r  GateKeeper_BD_i/axi_gpio_0/U0/ip2bus_wrack_i_D1_reg/Q
                         net (fo=1, routed)           1.202     4.669    GateKeeper_BD_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ip2bus_wrack_i_D1
    SLICE_X34Y89         LUT6 (Prop_lut6_I0_O)        0.295     4.964 r  GateKeeper_BD_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_INST_0/O
                         net (fo=10, routed)          0.620     5.584    GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready
    SLICE_X34Y94         LUT6 (Prop_lut6_I0_O)        0.124     5.708 r  GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/memory_reg[3][0]_srl4_i_1/O
                         net (fo=30, routed)          0.883     6.590    GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0
    SLICE_X33Y93         LUT3 (Prop_lut3_I2_O)        0.152     6.742 r  GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_3/O
                         net (fo=23, routed)          1.217     7.959    GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X29Y89         LUT4 (Prop_lut4_I3_O)        0.326     8.285 r  GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_10/O
                         net (fo=1, routed)           0.000     8.285    GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3][0]
    SLICE_X29Y89         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.817 r  GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.817    GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2_n_0
    SLICE_X29Y90         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.151 r  GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2/O[1]
                         net (fo=1, routed)           0.603     9.754    GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[5]
    SLICE_X30Y90         LUT3 (Prop_lut3_I0_O)        0.303    10.057 r  GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[5]_i_1/O
                         net (fo=1, routed)           0.000    10.057    GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[5]
    SLICE_X30Y90         FDRE                                         r  GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  GateKeeper_BD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    GateKeeper_BD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  GateKeeper_BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=641, routed)         1.523    12.702    GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X30Y90         FDRE                                         r  GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[5]/C
                         clock pessimism              0.264    12.966    
                         clock uncertainty           -0.154    12.812    
    SLICE_X30Y90         FDRE (Setup_fdre_C_D)        0.079    12.891    GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[5]
  -------------------------------------------------------------------
                         required time                         12.891    
                         arrival time                         -10.057    
  -------------------------------------------------------------------
                         slack                                  2.834    

Slack (MET) :             2.888ns  (required time - arrival time)
  Source:                 GateKeeper_BD_i/axi_gpio_0/U0/ip2bus_wrack_i_D1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.053ns  (logic 2.521ns (35.744%)  route 4.532ns (64.256%))
  Logic Levels:           7  (CARRY4=2 LUT3=2 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.702ns = ( 12.702 - 10.000 ) 
    Source Clock Delay      (SCD):    2.989ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  GateKeeper_BD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    GateKeeper_BD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  GateKeeper_BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=641, routed)         1.695     2.989    GateKeeper_BD_i/axi_gpio_0/U0/s_axi_aclk
    SLICE_X30Y87         FDRE                                         r  GateKeeper_BD_i/axi_gpio_0/U0/ip2bus_wrack_i_D1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y87         FDRE (Prop_fdre_C_Q)         0.478     3.467 r  GateKeeper_BD_i/axi_gpio_0/U0/ip2bus_wrack_i_D1_reg/Q
                         net (fo=1, routed)           1.202     4.669    GateKeeper_BD_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ip2bus_wrack_i_D1
    SLICE_X34Y89         LUT6 (Prop_lut6_I0_O)        0.295     4.964 r  GateKeeper_BD_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_INST_0/O
                         net (fo=10, routed)          0.620     5.584    GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready
    SLICE_X34Y94         LUT6 (Prop_lut6_I0_O)        0.124     5.708 r  GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/memory_reg[3][0]_srl4_i_1/O
                         net (fo=30, routed)          0.883     6.590    GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0
    SLICE_X33Y93         LUT3 (Prop_lut3_I2_O)        0.152     6.742 r  GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_3/O
                         net (fo=23, routed)          1.217     7.959    GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X29Y89         LUT4 (Prop_lut4_I3_O)        0.326     8.285 r  GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_10/O
                         net (fo=1, routed)           0.000     8.285    GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3][0]
    SLICE_X29Y89         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.817 r  GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.817    GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2_n_0
    SLICE_X29Y90         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.130 r  GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2/O[3]
                         net (fo=1, routed)           0.611     9.741    GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[7]
    SLICE_X30Y90         LUT3 (Prop_lut3_I0_O)        0.301    10.042 r  GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[7]_i_1/O
                         net (fo=1, routed)           0.000    10.042    GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[7]
    SLICE_X30Y90         FDRE                                         r  GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  GateKeeper_BD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    GateKeeper_BD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  GateKeeper_BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=641, routed)         1.523    12.702    GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X30Y90         FDRE                                         r  GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[7]/C
                         clock pessimism              0.264    12.966    
                         clock uncertainty           -0.154    12.812    
    SLICE_X30Y90         FDRE (Setup_fdre_C_D)        0.118    12.930    GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[7]
  -------------------------------------------------------------------
                         required time                         12.930    
                         arrival time                         -10.042    
  -------------------------------------------------------------------
                         slack                                  2.888    

Slack (MET) :             2.904ns  (required time - arrival time)
  Source:                 GateKeeper_BD_i/axi_gpio_0/U0/ip2bus_wrack_i_D1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.037ns  (logic 2.315ns (32.898%)  route 4.722ns (67.102%))
  Logic Levels:           6  (CARRY4=1 LUT3=2 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.702ns = ( 12.702 - 10.000 ) 
    Source Clock Delay      (SCD):    2.989ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  GateKeeper_BD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    GateKeeper_BD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  GateKeeper_BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=641, routed)         1.695     2.989    GateKeeper_BD_i/axi_gpio_0/U0/s_axi_aclk
    SLICE_X30Y87         FDRE                                         r  GateKeeper_BD_i/axi_gpio_0/U0/ip2bus_wrack_i_D1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y87         FDRE (Prop_fdre_C_Q)         0.478     3.467 r  GateKeeper_BD_i/axi_gpio_0/U0/ip2bus_wrack_i_D1_reg/Q
                         net (fo=1, routed)           1.202     4.669    GateKeeper_BD_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ip2bus_wrack_i_D1
    SLICE_X34Y89         LUT6 (Prop_lut6_I0_O)        0.295     4.964 r  GateKeeper_BD_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_INST_0/O
                         net (fo=10, routed)          0.620     5.584    GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready
    SLICE_X34Y94         LUT6 (Prop_lut6_I0_O)        0.124     5.708 r  GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/memory_reg[3][0]_srl4_i_1/O
                         net (fo=30, routed)          0.883     6.590    GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0
    SLICE_X33Y93         LUT3 (Prop_lut3_I2_O)        0.152     6.742 r  GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_3/O
                         net (fo=23, routed)          1.217     7.959    GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X29Y89         LUT4 (Prop_lut4_I3_O)        0.326     8.285 r  GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_10/O
                         net (fo=1, routed)           0.000     8.285    GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3][0]
    SLICE_X29Y89         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606     8.891 r  GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/O[3]
                         net (fo=1, routed)           0.801     9.692    GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]
    SLICE_X30Y90         LUT3 (Prop_lut3_I0_O)        0.334    10.026 r  GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_1/O
                         net (fo=1, routed)           0.000    10.026    GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[3]
    SLICE_X30Y90         FDRE                                         r  GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  GateKeeper_BD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    GateKeeper_BD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  GateKeeper_BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=641, routed)         1.523    12.702    GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X30Y90         FDRE                                         r  GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[3]/C
                         clock pessimism              0.264    12.966    
                         clock uncertainty           -0.154    12.812    
    SLICE_X30Y90         FDRE (Setup_fdre_C_D)        0.118    12.930    GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[3]
  -------------------------------------------------------------------
                         required time                         12.930    
                         arrival time                         -10.026    
  -------------------------------------------------------------------
                         slack                                  2.904    

Slack (MET) :             2.963ns  (required time - arrival time)
  Source:                 GateKeeper_BD_i/axi_gpio_0/U0/ip2bus_wrack_i_D1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.890ns  (logic 2.562ns (37.186%)  route 4.328ns (62.814%))
  Logic Levels:           8  (CARRY4=3 LUT3=2 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.703ns = ( 12.703 - 10.000 ) 
    Source Clock Delay      (SCD):    2.989ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  GateKeeper_BD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    GateKeeper_BD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  GateKeeper_BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=641, routed)         1.695     2.989    GateKeeper_BD_i/axi_gpio_0/U0/s_axi_aclk
    SLICE_X30Y87         FDRE                                         r  GateKeeper_BD_i/axi_gpio_0/U0/ip2bus_wrack_i_D1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y87         FDRE (Prop_fdre_C_Q)         0.478     3.467 r  GateKeeper_BD_i/axi_gpio_0/U0/ip2bus_wrack_i_D1_reg/Q
                         net (fo=1, routed)           1.202     4.669    GateKeeper_BD_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ip2bus_wrack_i_D1
    SLICE_X34Y89         LUT6 (Prop_lut6_I0_O)        0.295     4.964 r  GateKeeper_BD_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_INST_0/O
                         net (fo=10, routed)          0.620     5.584    GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready
    SLICE_X34Y94         LUT6 (Prop_lut6_I0_O)        0.124     5.708 r  GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/memory_reg[3][0]_srl4_i_1/O
                         net (fo=30, routed)          0.883     6.590    GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0
    SLICE_X33Y93         LUT3 (Prop_lut3_I2_O)        0.152     6.742 r  GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_3/O
                         net (fo=23, routed)          1.217     7.959    GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X29Y89         LUT4 (Prop_lut4_I3_O)        0.326     8.285 r  GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_10/O
                         net (fo=1, routed)           0.000     8.285    GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3][0]
    SLICE_X29Y89         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.817 r  GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.817    GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2_n_0
    SLICE_X29Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.931 r  GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.931    GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2_n_0
    SLICE_X29Y91         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.170 r  GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[11]_i_3/O[2]
                         net (fo=1, routed)           0.407     9.577    GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[10]
    SLICE_X29Y92         LUT3 (Prop_lut3_I0_O)        0.302     9.879 r  GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[10]_i_1/O
                         net (fo=1, routed)           0.000     9.879    GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[10]
    SLICE_X29Y92         FDRE                                         r  GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  GateKeeper_BD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    GateKeeper_BD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  GateKeeper_BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=641, routed)         1.524    12.703    GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X29Y92         FDRE                                         r  GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[10]/C
                         clock pessimism              0.264    12.967    
                         clock uncertainty           -0.154    12.813    
    SLICE_X29Y92         FDRE (Setup_fdre_C_D)        0.029    12.842    GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[10]
  -------------------------------------------------------------------
                         required time                         12.842    
                         arrival time                          -9.879    
  -------------------------------------------------------------------
                         slack                                  2.963    

Slack (MET) :             3.135ns  (required time - arrival time)
  Source:                 GateKeeper_BD_i/axi_gpio_0/U0/ip2bus_wrack_i_D1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.767ns  (logic 2.428ns (35.881%)  route 4.339ns (64.119%))
  Logic Levels:           7  (CARRY4=2 LUT3=2 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.702ns = ( 12.702 - 10.000 ) 
    Source Clock Delay      (SCD):    2.989ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  GateKeeper_BD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    GateKeeper_BD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  GateKeeper_BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=641, routed)         1.695     2.989    GateKeeper_BD_i/axi_gpio_0/U0/s_axi_aclk
    SLICE_X30Y87         FDRE                                         r  GateKeeper_BD_i/axi_gpio_0/U0/ip2bus_wrack_i_D1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y87         FDRE (Prop_fdre_C_Q)         0.478     3.467 r  GateKeeper_BD_i/axi_gpio_0/U0/ip2bus_wrack_i_D1_reg/Q
                         net (fo=1, routed)           1.202     4.669    GateKeeper_BD_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ip2bus_wrack_i_D1
    SLICE_X34Y89         LUT6 (Prop_lut6_I0_O)        0.295     4.964 r  GateKeeper_BD_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_INST_0/O
                         net (fo=10, routed)          0.620     5.584    GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready
    SLICE_X34Y94         LUT6 (Prop_lut6_I0_O)        0.124     5.708 r  GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/memory_reg[3][0]_srl4_i_1/O
                         net (fo=30, routed)          0.883     6.590    GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0
    SLICE_X33Y93         LUT3 (Prop_lut3_I2_O)        0.152     6.742 r  GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_3/O
                         net (fo=23, routed)          1.217     7.959    GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X29Y89         LUT4 (Prop_lut4_I3_O)        0.326     8.285 r  GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_10/O
                         net (fo=1, routed)           0.000     8.285    GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3][0]
    SLICE_X29Y89         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.817 r  GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.817    GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2_n_0
    SLICE_X29Y90         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.039 r  GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2/O[0]
                         net (fo=1, routed)           0.418     9.457    GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[4]
    SLICE_X30Y90         LUT3 (Prop_lut3_I0_O)        0.299     9.756 r  GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[4]_i_1/O
                         net (fo=1, routed)           0.000     9.756    GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[4]
    SLICE_X30Y90         FDRE                                         r  GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  GateKeeper_BD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    GateKeeper_BD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  GateKeeper_BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=641, routed)         1.523    12.702    GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X30Y90         FDRE                                         r  GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[4]/C
                         clock pessimism              0.264    12.966    
                         clock uncertainty           -0.154    12.812    
    SLICE_X30Y90         FDRE (Setup_fdre_C_D)        0.079    12.891    GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[4]
  -------------------------------------------------------------------
                         required time                         12.891    
                         arrival time                          -9.756    
  -------------------------------------------------------------------
                         slack                                  3.135    

Slack (MET) :             3.235ns  (required time - arrival time)
  Source:                 GateKeeper_BD_i/axi_gpio_0/U0/ip2bus_wrack_i_D1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.706ns  (logic 2.126ns (31.703%)  route 4.580ns (68.297%))
  Logic Levels:           6  (CARRY4=1 LUT3=2 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.702ns = ( 12.702 - 10.000 ) 
    Source Clock Delay      (SCD):    2.989ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  GateKeeper_BD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    GateKeeper_BD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  GateKeeper_BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=641, routed)         1.695     2.989    GateKeeper_BD_i/axi_gpio_0/U0/s_axi_aclk
    SLICE_X30Y87         FDRE                                         r  GateKeeper_BD_i/axi_gpio_0/U0/ip2bus_wrack_i_D1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y87         FDRE (Prop_fdre_C_Q)         0.478     3.467 r  GateKeeper_BD_i/axi_gpio_0/U0/ip2bus_wrack_i_D1_reg/Q
                         net (fo=1, routed)           1.202     4.669    GateKeeper_BD_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ip2bus_wrack_i_D1
    SLICE_X34Y89         LUT6 (Prop_lut6_I0_O)        0.295     4.964 r  GateKeeper_BD_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_INST_0/O
                         net (fo=10, routed)          0.620     5.584    GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready
    SLICE_X34Y94         LUT6 (Prop_lut6_I0_O)        0.124     5.708 r  GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/memory_reg[3][0]_srl4_i_1/O
                         net (fo=30, routed)          0.883     6.590    GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0
    SLICE_X33Y93         LUT3 (Prop_lut3_I2_O)        0.152     6.742 r  GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_3/O
                         net (fo=23, routed)          1.217     7.959    GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X29Y89         LUT4 (Prop_lut4_I3_O)        0.326     8.285 r  GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_10/O
                         net (fo=1, routed)           0.000     8.285    GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3][0]
    SLICE_X29Y89         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     8.709 r  GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/O[1]
                         net (fo=1, routed)           0.659     9.368    GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[1]
    SLICE_X30Y90         LUT3 (Prop_lut3_I0_O)        0.327     9.695 r  GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[1]_i_1/O
                         net (fo=1, routed)           0.000     9.695    GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[1]
    SLICE_X30Y90         FDRE                                         r  GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  GateKeeper_BD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    GateKeeper_BD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  GateKeeper_BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=641, routed)         1.523    12.702    GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X30Y90         FDRE                                         r  GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[1]/C
                         clock pessimism              0.264    12.966    
                         clock uncertainty           -0.154    12.812    
    SLICE_X30Y90         FDRE (Setup_fdre_C_D)        0.118    12.930    GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[1]
  -------------------------------------------------------------------
                         required time                         12.930    
                         arrival time                          -9.695    
  -------------------------------------------------------------------
                         slack                                  3.235    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[59]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.249ns  (logic 0.128ns (51.468%)  route 0.121ns (48.532%))
  Logic Levels:           0  
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.992ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  GateKeeper_BD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    GateKeeper_BD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  GateKeeper_BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=641, routed)         0.656     0.992    GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X27Y100        FDRE                                         r  GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[59]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y100        FDRE (Prop_fdre_C_Q)         0.128     1.120 r  GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[59]/Q
                         net (fo=1, routed)           0.121     1.241    GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[11]_0[28]
    SLICE_X27Y99         FDRE                                         r  GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  GateKeeper_BD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    GateKeeper_BD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  GateKeeper_BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=641, routed)         0.844     1.210    GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X27Y99         FDRE                                         r  GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[9]/C
                         clock pessimism             -0.035     1.175    
    SLICE_X27Y99         FDRE (Hold_fdre_C_D)         0.025     1.200    GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.200    
                         arrival time                           1.241    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[54]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.141ns (50.261%)  route 0.140ns (49.739%))
  Logic Levels:           0  
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.992ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  GateKeeper_BD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    GateKeeper_BD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  GateKeeper_BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=641, routed)         0.656     0.992    GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X27Y100        FDRE                                         r  GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[54]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y100        FDRE (Prop_fdre_C_Q)         0.141     1.133 r  GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[54]/Q
                         net (fo=1, routed)           0.140     1.273    GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[11]_0[23]
    SLICE_X27Y99         FDRE                                         r  GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  GateKeeper_BD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    GateKeeper_BD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  GateKeeper_BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=641, routed)         0.844     1.210    GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X27Y99         FDRE                                         r  GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[4]/C
                         clock pessimism             -0.035     1.175    
    SLICE_X27Y99         FDRE (Hold_fdre_C_D)         0.047     1.222    GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.222    
                         arrival time                           1.273    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.534ns  (logic 0.248ns (46.479%)  route 0.286ns (53.521%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.348ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.278ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  GateKeeper_BD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    GateKeeper_BD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  GateKeeper_BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=641, routed)         0.559     0.895    GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/aclk
    SLICE_X32Y99         FDRE                                         r  GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y99         FDRE (Prop_fdre_C_Q)         0.148     1.043 r  GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[2]/Q
                         net (fo=8, routed)           0.286     1.328    GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[2]
    SLICE_X32Y100        LUT5 (Prop_lut5_I1_O)        0.100     1.428 r  GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt[4]_i_1/O
                         net (fo=1, routed)           0.000     1.428    GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/p_0_in[4]
    SLICE_X32Y100        FDRE                                         r  GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  GateKeeper_BD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    GateKeeper_BD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  GateKeeper_BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=641, routed)         0.912     1.278    GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/aclk
    SLICE_X32Y100        FDRE                                         r  GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[4]/C
                         clock pessimism             -0.035     1.243    
    SLICE_X32Y100        FDRE (Hold_fdre_C_D)         0.131     1.374    GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.374    
                         arrival time                           1.428    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[56]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.141ns (44.806%)  route 0.174ns (55.194%))
  Logic Levels:           0  
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.992ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  GateKeeper_BD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    GateKeeper_BD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  GateKeeper_BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=641, routed)         0.656     0.992    GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X27Y100        FDRE                                         r  GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[56]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y100        FDRE (Prop_fdre_C_Q)         0.141     1.133 r  GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[56]/Q
                         net (fo=1, routed)           0.174     1.307    GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[11]_0[25]
    SLICE_X27Y99         FDRE                                         r  GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  GateKeeper_BD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    GateKeeper_BD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  GateKeeper_BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=641, routed)         0.844     1.210    GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X27Y99         FDRE                                         r  GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[6]/C
                         clock pessimism             -0.035     1.175    
    SLICE_X27Y99         FDRE (Hold_fdre_C_D)         0.075     1.250    GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.250    
                         arrival time                           1.307    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.533ns  (logic 0.247ns (46.379%)  route 0.286ns (53.621%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.348ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.278ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  GateKeeper_BD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    GateKeeper_BD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  GateKeeper_BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=641, routed)         0.559     0.895    GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/aclk
    SLICE_X32Y99         FDRE                                         r  GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y99         FDRE (Prop_fdre_C_Q)         0.148     1.043 r  GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[2]/Q
                         net (fo=8, routed)           0.286     1.328    GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[2]
    SLICE_X32Y100        LUT4 (Prop_lut4_I3_O)        0.099     1.427 r  GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt[3]_i_1/O
                         net (fo=1, routed)           0.000     1.427    GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/p_0_in[3]
    SLICE_X32Y100        FDRE                                         r  GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  GateKeeper_BD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    GateKeeper_BD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  GateKeeper_BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=641, routed)         0.912     1.278    GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/aclk
    SLICE_X32Y100        FDRE                                         r  GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[3]/C
                         clock pessimism             -0.035     1.243    
    SLICE_X32Y100        FDRE (Hold_fdre_C_D)         0.120     1.363    GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.363    
                         arrival time                           1.427    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[60]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.357%)  route 0.170ns (54.643%))
  Logic Levels:           0  
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.992ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  GateKeeper_BD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    GateKeeper_BD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  GateKeeper_BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=641, routed)         0.656     0.992    GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X27Y100        FDRE                                         r  GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[60]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y100        FDRE (Prop_fdre_C_Q)         0.141     1.133 r  GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[60]/Q
                         net (fo=1, routed)           0.170     1.303    GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[11]_0[29]
    SLICE_X27Y99         FDRE                                         r  GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  GateKeeper_BD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    GateKeeper_BD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  GateKeeper_BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=641, routed)         0.844     1.210    GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X27Y99         FDRE                                         r  GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[10]/C
                         clock pessimism             -0.035     1.175    
    SLICE_X27Y99         FDRE (Hold_fdre_C_D)         0.046     1.221    GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.221    
                         arrival time                           1.303    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.128ns (52.946%)  route 0.114ns (47.054%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.910ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  GateKeeper_BD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    GateKeeper_BD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  GateKeeper_BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=641, routed)         0.574     0.910    GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X27Y99         FDRE                                         r  GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y99         FDRE (Prop_fdre_C_Q)         0.128     1.038 r  GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[7]/Q
                         net (fo=1, routed)           0.114     1.151    GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[11]
    SLICE_X26Y98         SRL16E                                       r  GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  GateKeeper_BD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    GateKeeper_BD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  GateKeeper_BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=641, routed)         0.844     1.210    GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X26Y98         SRL16E                                       r  GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/CLK
                         clock pessimism             -0.284     0.926    
    SLICE_X26Y98         SRL16E (Hold_srl16e_CLK_D)
                                                      0.130     1.056    GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4
  -------------------------------------------------------------------
                         required time                         -1.056    
                         arrival time                           1.151    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][7]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.141ns (44.606%)  route 0.175ns (55.394%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.208ns
    Source Clock Delay      (SCD):    0.911ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  GateKeeper_BD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    GateKeeper_BD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  GateKeeper_BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=641, routed)         0.575     0.911    GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X28Y90         FDRE                                         r  GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y90         FDRE (Prop_fdre_C_Q)         0.141     1.052 r  GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[6]/Q
                         net (fo=1, routed)           0.175     1.227    GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[7]
    SLICE_X26Y91         SRLC32E                                      r  GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][7]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  GateKeeper_BD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    GateKeeper_BD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  GateKeeper_BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=641, routed)         0.842     1.208    GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X26Y91         SRLC32E                                      r  GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][7]_srl32/CLK
                         clock pessimism             -0.264     0.944    
    SLICE_X26Y91         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.127    GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][7]_srl32
  -------------------------------------------------------------------
                         required time                         -1.127    
                         arrival time                           1.227    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[58]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.141ns (38.915%)  route 0.221ns (61.085%))
  Logic Levels:           0  
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.992ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  GateKeeper_BD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    GateKeeper_BD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  GateKeeper_BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=641, routed)         0.656     0.992    GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X27Y100        FDRE                                         r  GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[58]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y100        FDRE (Prop_fdre_C_Q)         0.141     1.133 r  GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[58]/Q
                         net (fo=1, routed)           0.221     1.354    GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[11]_0[27]
    SLICE_X27Y99         FDRE                                         r  GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  GateKeeper_BD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    GateKeeper_BD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  GateKeeper_BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=641, routed)         0.844     1.210    GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X27Y99         FDRE                                         r  GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[8]/C
                         clock pessimism             -0.035     1.175    
    SLICE_X27Y99         FDRE (Hold_fdre_C_D)         0.076     1.251    GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.251    
                         arrival time                           1.354    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.466%)  route 0.054ns (22.534%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  GateKeeper_BD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    GateKeeper_BD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  GateKeeper_BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=641, routed)         0.557     0.893    GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/aclk
    SLICE_X33Y92         FDRE                                         r  GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y92         FDRE (Prop_fdre_C_Q)         0.141     1.034 r  GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[8]/Q
                         net (fo=1, routed)           0.054     1.088    GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axaddr_wrap_reg[11][8]
    SLICE_X32Y92         LUT6 (Prop_lut6_I1_O)        0.045     1.133 r  GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axaddr_wrap[8]_i_1/O
                         net (fo=1, routed)           0.000     1.133    GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[11]_1[8]
    SLICE_X32Y92         FDRE                                         r  GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  GateKeeper_BD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    GateKeeper_BD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  GateKeeper_BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=641, routed)         0.824     1.190    GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/aclk
    SLICE_X32Y92         FDRE                                         r  GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[8]/C
                         clock pessimism             -0.284     0.906    
    SLICE_X32Y92         FDRE (Hold_fdre_C_D)         0.121     1.027    GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.027    
                         arrival time                           1.133    
  -------------------------------------------------------------------
                         slack                                  0.106    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { GateKeeper_BD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I       n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  GateKeeper_BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X29Y88    GateKeeper_BD_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X29Y88    GateKeeper_BD_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[27]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X29Y88    GateKeeper_BD_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[28]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X28Y86    GateKeeper_BD_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[29]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X28Y86    GateKeeper_BD_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[30]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X29Y88    GateKeeper_BD_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[31]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X30Y87    GateKeeper_BD_i/axi_gpio_0/U0/ip2bus_rdack_i_D1_reg/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X30Y87    GateKeeper_BD_i/axi_gpio_0/U0/ip2bus_wrack_i_D1_reg/C
Min Period        n/a     FDSE/C       n/a            1.000         10.000      9.000      SLICE_X32Y89    GateKeeper_BD_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[0]/C
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y88    GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y88    GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y91    GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y91    GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y88    GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y88    GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y91    GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y91    GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y91    GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y91    GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y88    GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y88    GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y91    GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y91    GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y88    GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y88    GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y91    GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y91    GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y91    GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y91    GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_100MHz_GateKeeper_BD_clk_wiz_0_0
  To Clock:  clk_400MHz_GateKeeper_BD_clk_wiz_0_0

Setup :          149  Failing Endpoints,  Worst Slack       -2.636ns,  Total Violation     -162.929ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.167ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.636ns  (required time - arrival time)
  Source:                 GateKeeper_BD_i/control_parametros_0/inst/window1_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GateKeeper_BD_i/GateKeeper_1/inst/state_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_400MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_400MHz_GateKeeper_BD_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_400MHz_GateKeeper_BD_clk_wiz_0_0 rise@2.500ns - clk_100MHz_GateKeeper_BD_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.584ns  (logic 2.310ns (50.387%)  route 2.274ns (49.613%))
  Logic Levels:           7  (CARRY4=4 LUT1=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.428ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.462ns = ( 1.038 - 2.500 ) 
    Source Clock Delay      (SCD):    -0.746ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    GateKeeper_BD_i/clk_wiz_0/inst/clk_100MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=170, routed)         1.866    -0.746    GateKeeper_BD_i/control_parametros_0/inst/clk
    SLICE_X107Y54        FDRE                                         r  GateKeeper_BD_i/control_parametros_0/inst/window1_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y54        FDRE (Prop_fdre_C_Q)         0.456    -0.290 f  GateKeeper_BD_i/control_parametros_0/inst/window1_reg[6]/Q
                         net (fo=2, routed)           0.584     0.294    GateKeeper_BD_i/GateKeeper_1/inst/window[6]
    SLICE_X106Y55        LUT1 (Prop_lut1_I0_O)        0.124     0.418 r  GateKeeper_BD_i/GateKeeper_1/inst/GateKeeper1__3_carry__0_i_3/O
                         net (fo=1, routed)           0.000     0.418    GateKeeper_BD_i/GateKeeper_1/inst/GateKeeper1__3_carry__0_i_3_n_0
    SLICE_X106Y55        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.968 r  GateKeeper_BD_i/GateKeeper_1/inst/GateKeeper1__3_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.968    GateKeeper_BD_i/GateKeeper_1/inst/GateKeeper1__3_carry__0_n_0
    SLICE_X106Y56        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.082 r  GateKeeper_BD_i/GateKeeper_1/inst/GateKeeper1__3_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.082    GateKeeper_BD_i/GateKeeper_1/inst/GateKeeper1__3_carry__1_n_0
    SLICE_X106Y57        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.321 r  GateKeeper_BD_i/GateKeeper_1/inst/GateKeeper1__3_carry__2/O[2]
                         net (fo=2, routed)           0.862     2.183    GateKeeper_BD_i/GateKeeper_1/inst/GateKeeper1__3_carry__2_n_5
    SLICE_X105Y56        LUT4 (Prop_lut4_I3_O)        0.302     2.485 r  GateKeeper_BD_i/GateKeeper_1/inst/GateKeeper0_carry__0_i_5/O
                         net (fo=1, routed)           0.000     2.485    GateKeeper_BD_i/GateKeeper_1/inst/GateKeeper0_carry__0_i_5_n_0
    SLICE_X105Y56        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.886 r  GateKeeper_BD_i/GateKeeper_1/inst/GateKeeper0_carry__0/CO[3]
                         net (fo=2, routed)           0.828     3.715    GateKeeper_BD_i/GateKeeper_1/inst/GateKeeper0
    SLICE_X104Y55        LUT5 (Prop_lut5_I1_O)        0.124     3.839 r  GateKeeper_BD_i/GateKeeper_1/inst/state_i_1/O
                         net (fo=1, routed)           0.000     3.839    GateKeeper_BD_i/GateKeeper_1/inst/state_i_1_n_0
    SLICE_X104Y55        FDRE                                         r  GateKeeper_BD_i/GateKeeper_1/inst/state_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_400MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      2.500     2.500 r  
    Y9                                                0.000     2.500 r  GCLK (IN)
                         net (fo=0)                   0.000     2.500    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     3.920 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     5.082    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    -2.356 r  GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    -0.665    GateKeeper_BD_i/clk_wiz_0/inst/clk_400MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -0.574 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=78, routed)          1.612     1.038    GateKeeper_BD_i/GateKeeper_1/inst/clk
    SLICE_X104Y55        FDRE                                         r  GateKeeper_BD_i/GateKeeper_1/inst/state_reg/C
                         clock pessimism              0.288     1.326    
                         clock uncertainty           -0.201     1.126    
    SLICE_X104Y55        FDRE (Setup_fdre_C_D)        0.077     1.203    GateKeeper_BD_i/GateKeeper_1/inst/state_reg
  -------------------------------------------------------------------
                         required time                          1.203    
                         arrival time                          -3.839    
  -------------------------------------------------------------------
                         slack                                 -2.636    

Slack (VIOLATED) :        -2.609ns  (required time - arrival time)
  Source:                 GateKeeper_BD_i/control_parametros_0/inst/pulseShaper_width2_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GateKeeper_BD_i/GateKeeper_2/inst/c2_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_400MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_400MHz_GateKeeper_BD_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_400MHz_GateKeeper_BD_clk_wiz_0_0 rise@2.500ns - clk_100MHz_GateKeeper_BD_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.029ns  (logic 1.656ns (41.103%)  route 2.373ns (58.897%))
  Logic Levels:           5  (CARRY4=2 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.355ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.389ns = ( 1.111 - 2.500 ) 
    Source Clock Delay      (SCD):    -0.746ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    GateKeeper_BD_i/clk_wiz_0/inst/clk_100MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=170, routed)         1.866    -0.746    GateKeeper_BD_i/control_parametros_0/inst/clk
    SLICE_X108Y53        FDRE                                         r  GateKeeper_BD_i/control_parametros_0/inst/pulseShaper_width2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y53        FDRE (Prop_fdre_C_Q)         0.518    -0.228 r  GateKeeper_BD_i/control_parametros_0/inst/pulseShaper_width2_reg[2]/Q
                         net (fo=5, routed)           0.833     0.605    GateKeeper_BD_i/GateKeeper_2/inst/pulseShaper_width[2]
    SLICE_X106Y53        LUT6 (Prop_lut6_I1_O)        0.124     0.729 r  GateKeeper_BD_i/GateKeeper_2/inst/GateKeeper1_carry_i_9/O
                         net (fo=2, routed)           0.560     1.290    GateKeeper_BD_i/GateKeeper_2/inst/GateKeeper1_carry_i_9_n_0
    SLICE_X108Y53        LUT5 (Prop_lut5_I2_O)        0.124     1.414 r  GateKeeper_BD_i/GateKeeper_2/inst/GateKeeper1_carry_i_5/O
                         net (fo=1, routed)           0.000     1.414    GateKeeper_BD_i/GateKeeper_2/inst/GateKeeper1_carry_i_5_n_0
    SLICE_X108Y53        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     1.790 r  GateKeeper_BD_i/GateKeeper_2/inst/GateKeeper1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.790    GateKeeper_BD_i/GateKeeper_2/inst/GateKeeper1
    SLICE_X108Y54        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     2.009 r  GateKeeper_BD_i/GateKeeper_2/inst/GateKeeper1_carry__0/O[0]
                         net (fo=3, routed)           0.334     2.342    GateKeeper_BD_i/GateKeeper_2/inst/GateKeeper1_carry__0_n_7
    SLICE_X108Y56        LUT3 (Prop_lut3_I1_O)        0.295     2.637 r  GateKeeper_BD_i/GateKeeper_2/inst/c2[7]_i_1/O
                         net (fo=8, routed)           0.646     3.283    GateKeeper_BD_i/GateKeeper_2/inst/c2[7]_i_1_n_0
    SLICE_X108Y57        FDRE                                         r  GateKeeper_BD_i/GateKeeper_2/inst/c2_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_400MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      2.500     2.500 r  
    Y9                                                0.000     2.500 r  GCLK (IN)
                         net (fo=0)                   0.000     2.500    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     3.920 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     5.082    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    -2.356 r  GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    -0.665    GateKeeper_BD_i/clk_wiz_0/inst/clk_400MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -0.574 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=78, routed)          1.685     1.111    GateKeeper_BD_i/GateKeeper_2/inst/clk
    SLICE_X108Y57        FDRE                                         r  GateKeeper_BD_i/GateKeeper_2/inst/c2_reg[1]/C
                         clock pessimism              0.288     1.399    
                         clock uncertainty           -0.201     1.199    
    SLICE_X108Y57        FDRE (Setup_fdre_C_R)       -0.524     0.675    GateKeeper_BD_i/GateKeeper_2/inst/c2_reg[1]
  -------------------------------------------------------------------
                         required time                          0.675    
                         arrival time                          -3.283    
  -------------------------------------------------------------------
                         slack                                 -2.609    

Slack (VIOLATED) :        -2.609ns  (required time - arrival time)
  Source:                 GateKeeper_BD_i/control_parametros_0/inst/pulseShaper_width2_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GateKeeper_BD_i/GateKeeper_2/inst/c2_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_400MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_400MHz_GateKeeper_BD_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_400MHz_GateKeeper_BD_clk_wiz_0_0 rise@2.500ns - clk_100MHz_GateKeeper_BD_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.029ns  (logic 1.656ns (41.103%)  route 2.373ns (58.897%))
  Logic Levels:           5  (CARRY4=2 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.355ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.389ns = ( 1.111 - 2.500 ) 
    Source Clock Delay      (SCD):    -0.746ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    GateKeeper_BD_i/clk_wiz_0/inst/clk_100MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=170, routed)         1.866    -0.746    GateKeeper_BD_i/control_parametros_0/inst/clk
    SLICE_X108Y53        FDRE                                         r  GateKeeper_BD_i/control_parametros_0/inst/pulseShaper_width2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y53        FDRE (Prop_fdre_C_Q)         0.518    -0.228 r  GateKeeper_BD_i/control_parametros_0/inst/pulseShaper_width2_reg[2]/Q
                         net (fo=5, routed)           0.833     0.605    GateKeeper_BD_i/GateKeeper_2/inst/pulseShaper_width[2]
    SLICE_X106Y53        LUT6 (Prop_lut6_I1_O)        0.124     0.729 r  GateKeeper_BD_i/GateKeeper_2/inst/GateKeeper1_carry_i_9/O
                         net (fo=2, routed)           0.560     1.290    GateKeeper_BD_i/GateKeeper_2/inst/GateKeeper1_carry_i_9_n_0
    SLICE_X108Y53        LUT5 (Prop_lut5_I2_O)        0.124     1.414 r  GateKeeper_BD_i/GateKeeper_2/inst/GateKeeper1_carry_i_5/O
                         net (fo=1, routed)           0.000     1.414    GateKeeper_BD_i/GateKeeper_2/inst/GateKeeper1_carry_i_5_n_0
    SLICE_X108Y53        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     1.790 r  GateKeeper_BD_i/GateKeeper_2/inst/GateKeeper1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.790    GateKeeper_BD_i/GateKeeper_2/inst/GateKeeper1
    SLICE_X108Y54        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     2.009 r  GateKeeper_BD_i/GateKeeper_2/inst/GateKeeper1_carry__0/O[0]
                         net (fo=3, routed)           0.334     2.342    GateKeeper_BD_i/GateKeeper_2/inst/GateKeeper1_carry__0_n_7
    SLICE_X108Y56        LUT3 (Prop_lut3_I1_O)        0.295     2.637 r  GateKeeper_BD_i/GateKeeper_2/inst/c2[7]_i_1/O
                         net (fo=8, routed)           0.646     3.283    GateKeeper_BD_i/GateKeeper_2/inst/c2[7]_i_1_n_0
    SLICE_X108Y57        FDRE                                         r  GateKeeper_BD_i/GateKeeper_2/inst/c2_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_400MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      2.500     2.500 r  
    Y9                                                0.000     2.500 r  GCLK (IN)
                         net (fo=0)                   0.000     2.500    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     3.920 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     5.082    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    -2.356 r  GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    -0.665    GateKeeper_BD_i/clk_wiz_0/inst/clk_400MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -0.574 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=78, routed)          1.685     1.111    GateKeeper_BD_i/GateKeeper_2/inst/clk
    SLICE_X108Y57        FDRE                                         r  GateKeeper_BD_i/GateKeeper_2/inst/c2_reg[2]/C
                         clock pessimism              0.288     1.399    
                         clock uncertainty           -0.201     1.199    
    SLICE_X108Y57        FDRE (Setup_fdre_C_R)       -0.524     0.675    GateKeeper_BD_i/GateKeeper_2/inst/c2_reg[2]
  -------------------------------------------------------------------
                         required time                          0.675    
                         arrival time                          -3.283    
  -------------------------------------------------------------------
                         slack                                 -2.609    

Slack (VIOLATED) :        -2.550ns  (required time - arrival time)
  Source:                 GateKeeper_BD_i/control_parametros_0/inst/window0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GateKeeper_BD_i/GateKeeper_0/inst/GateKeeper_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_400MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_400MHz_GateKeeper_BD_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_400MHz_GateKeeper_BD_clk_wiz_0_0 rise@2.500ns - clk_100MHz_GateKeeper_BD_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.529ns  (logic 2.537ns (56.014%)  route 1.992ns (43.986%))
  Logic Levels:           7  (CARRY4=4 LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.351ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.385ns = ( 1.115 - 2.500 ) 
    Source Clock Delay      (SCD):    -0.746ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    GateKeeper_BD_i/clk_wiz_0/inst/clk_100MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=170, routed)         1.866    -0.746    GateKeeper_BD_i/control_parametros_0/inst/clk
    SLICE_X109Y53        FDRE                                         r  GateKeeper_BD_i/control_parametros_0/inst/window0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y53        FDRE (Prop_fdre_C_Q)         0.456    -0.290 f  GateKeeper_BD_i/control_parametros_0/inst/window0_reg[1]/Q
                         net (fo=3, routed)           0.668     0.379    GateKeeper_BD_i/GateKeeper_0/inst/window[1]
    SLICE_X109Y53        LUT1 (Prop_lut1_I0_O)        0.124     0.503 r  GateKeeper_BD_i/GateKeeper_0/inst/GateKeeper1__3_carry_i_4/O
                         net (fo=1, routed)           0.000     0.503    GateKeeper_BD_i/GateKeeper_0/inst/GateKeeper1__3_carry_i_4_n_0
    SLICE_X109Y53        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.035 r  GateKeeper_BD_i/GateKeeper_0/inst/GateKeeper1__3_carry/CO[3]
                         net (fo=1, routed)           0.000     1.035    GateKeeper_BD_i/GateKeeper_0/inst/GateKeeper1__3_carry_n_0
    SLICE_X109Y54        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.149 r  GateKeeper_BD_i/GateKeeper_0/inst/GateKeeper1__3_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.149    GateKeeper_BD_i/GateKeeper_0/inst/GateKeeper1__3_carry__0_n_0
    SLICE_X109Y55        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.483 r  GateKeeper_BD_i/GateKeeper_0/inst/GateKeeper1__3_carry__1/O[1]
                         net (fo=2, routed)           0.573     2.056    GateKeeper_BD_i/GateKeeper_0/inst/GateKeeper1__3_carry__1_n_6
    SLICE_X110Y55        LUT4 (Prop_lut4_I1_O)        0.303     2.359 r  GateKeeper_BD_i/GateKeeper_0/inst/GateKeeper0_carry__0_i_7/O
                         net (fo=1, routed)           0.000     2.359    GateKeeper_BD_i/GateKeeper_0/inst/GateKeeper0_carry__0_i_7_n_0
    SLICE_X110Y55        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.909 f  GateKeeper_BD_i/GateKeeper_0/inst/GateKeeper0_carry__0/CO[3]
                         net (fo=2, routed)           0.751     3.660    GateKeeper_BD_i/GateKeeper_0/inst/GateKeeper0
    SLICE_X113Y54        LUT6 (Prop_lut6_I2_O)        0.124     3.784 r  GateKeeper_BD_i/GateKeeper_0/inst/GateKeeper_i_1/O
                         net (fo=1, routed)           0.000     3.784    GateKeeper_BD_i/GateKeeper_0/inst/GateKeeper_i_1_n_0
    SLICE_X113Y54        FDRE                                         r  GateKeeper_BD_i/GateKeeper_0/inst/GateKeeper_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_400MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      2.500     2.500 r  
    Y9                                                0.000     2.500 r  GCLK (IN)
                         net (fo=0)                   0.000     2.500    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     3.920 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     5.082    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    -2.356 r  GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    -0.665    GateKeeper_BD_i/clk_wiz_0/inst/clk_400MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -0.574 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=78, routed)          1.689     1.115    GateKeeper_BD_i/GateKeeper_0/inst/clk
    SLICE_X113Y54        FDRE                                         r  GateKeeper_BD_i/GateKeeper_0/inst/GateKeeper_reg/C
                         clock pessimism              0.288     1.403    
                         clock uncertainty           -0.201     1.203    
    SLICE_X113Y54        FDRE (Setup_fdre_C_D)        0.031     1.234    GateKeeper_BD_i/GateKeeper_0/inst/GateKeeper_reg
  -------------------------------------------------------------------
                         required time                          1.234    
                         arrival time                          -3.784    
  -------------------------------------------------------------------
                         slack                                 -2.550    

Slack (VIOLATED) :        -2.470ns  (required time - arrival time)
  Source:                 GateKeeper_BD_i/control_parametros_0/inst/window1_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GateKeeper_BD_i/GateKeeper_1/inst/GateKeeper_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_400MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_400MHz_GateKeeper_BD_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_400MHz_GateKeeper_BD_clk_wiz_0_0 rise@2.500ns - clk_100MHz_GateKeeper_BD_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.371ns  (logic 2.310ns (52.844%)  route 2.061ns (47.156%))
  Logic Levels:           7  (CARRY4=4 LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.429ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.463ns = ( 1.037 - 2.500 ) 
    Source Clock Delay      (SCD):    -0.746ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    GateKeeper_BD_i/clk_wiz_0/inst/clk_100MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=170, routed)         1.866    -0.746    GateKeeper_BD_i/control_parametros_0/inst/clk
    SLICE_X107Y54        FDRE                                         r  GateKeeper_BD_i/control_parametros_0/inst/window1_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y54        FDRE (Prop_fdre_C_Q)         0.456    -0.290 f  GateKeeper_BD_i/control_parametros_0/inst/window1_reg[6]/Q
                         net (fo=2, routed)           0.584     0.294    GateKeeper_BD_i/GateKeeper_1/inst/window[6]
    SLICE_X106Y55        LUT1 (Prop_lut1_I0_O)        0.124     0.418 r  GateKeeper_BD_i/GateKeeper_1/inst/GateKeeper1__3_carry__0_i_3/O
                         net (fo=1, routed)           0.000     0.418    GateKeeper_BD_i/GateKeeper_1/inst/GateKeeper1__3_carry__0_i_3_n_0
    SLICE_X106Y55        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.968 r  GateKeeper_BD_i/GateKeeper_1/inst/GateKeeper1__3_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.968    GateKeeper_BD_i/GateKeeper_1/inst/GateKeeper1__3_carry__0_n_0
    SLICE_X106Y56        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.082 r  GateKeeper_BD_i/GateKeeper_1/inst/GateKeeper1__3_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.082    GateKeeper_BD_i/GateKeeper_1/inst/GateKeeper1__3_carry__1_n_0
    SLICE_X106Y57        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.321 r  GateKeeper_BD_i/GateKeeper_1/inst/GateKeeper1__3_carry__2/O[2]
                         net (fo=2, routed)           0.862     2.183    GateKeeper_BD_i/GateKeeper_1/inst/GateKeeper1__3_carry__2_n_5
    SLICE_X105Y56        LUT4 (Prop_lut4_I3_O)        0.302     2.485 r  GateKeeper_BD_i/GateKeeper_1/inst/GateKeeper0_carry__0_i_5/O
                         net (fo=1, routed)           0.000     2.485    GateKeeper_BD_i/GateKeeper_1/inst/GateKeeper0_carry__0_i_5_n_0
    SLICE_X105Y56        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.886 f  GateKeeper_BD_i/GateKeeper_1/inst/GateKeeper0_carry__0/CO[3]
                         net (fo=2, routed)           0.615     3.502    GateKeeper_BD_i/GateKeeper_1/inst/GateKeeper0
    SLICE_X105Y58        LUT6 (Prop_lut6_I2_O)        0.124     3.626 r  GateKeeper_BD_i/GateKeeper_1/inst/GateKeeper_i_1/O
                         net (fo=1, routed)           0.000     3.626    GateKeeper_BD_i/GateKeeper_1/inst/GateKeeper_i_1_n_0
    SLICE_X105Y58        FDRE                                         r  GateKeeper_BD_i/GateKeeper_1/inst/GateKeeper_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_400MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      2.500     2.500 r  
    Y9                                                0.000     2.500 r  GCLK (IN)
                         net (fo=0)                   0.000     2.500    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     3.920 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     5.082    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    -2.356 r  GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    -0.665    GateKeeper_BD_i/clk_wiz_0/inst/clk_400MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -0.574 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=78, routed)          1.611     1.037    GateKeeper_BD_i/GateKeeper_1/inst/clk
    SLICE_X105Y58        FDRE                                         r  GateKeeper_BD_i/GateKeeper_1/inst/GateKeeper_reg/C
                         clock pessimism              0.288     1.325    
                         clock uncertainty           -0.201     1.125    
    SLICE_X105Y58        FDRE (Setup_fdre_C_D)        0.031     1.156    GateKeeper_BD_i/GateKeeper_1/inst/GateKeeper_reg
  -------------------------------------------------------------------
                         required time                          1.156    
                         arrival time                          -3.626    
  -------------------------------------------------------------------
                         slack                                 -2.470    

Slack (VIOLATED) :        -2.423ns  (required time - arrival time)
  Source:                 GateKeeper_BD_i/control_parametros_0/inst/window0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GateKeeper_BD_i/GateKeeper_0/inst/state_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_400MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_400MHz_GateKeeper_BD_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_400MHz_GateKeeper_BD_clk_wiz_0_0 rise@2.500ns - clk_100MHz_GateKeeper_BD_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.403ns  (logic 2.537ns (57.626%)  route 1.866ns (42.374%))
  Logic Levels:           7  (CARRY4=4 LUT1=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.351ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.385ns = ( 1.115 - 2.500 ) 
    Source Clock Delay      (SCD):    -0.746ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    GateKeeper_BD_i/clk_wiz_0/inst/clk_100MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=170, routed)         1.866    -0.746    GateKeeper_BD_i/control_parametros_0/inst/clk
    SLICE_X109Y53        FDRE                                         r  GateKeeper_BD_i/control_parametros_0/inst/window0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y53        FDRE (Prop_fdre_C_Q)         0.456    -0.290 f  GateKeeper_BD_i/control_parametros_0/inst/window0_reg[1]/Q
                         net (fo=3, routed)           0.668     0.379    GateKeeper_BD_i/GateKeeper_0/inst/window[1]
    SLICE_X109Y53        LUT1 (Prop_lut1_I0_O)        0.124     0.503 r  GateKeeper_BD_i/GateKeeper_0/inst/GateKeeper1__3_carry_i_4/O
                         net (fo=1, routed)           0.000     0.503    GateKeeper_BD_i/GateKeeper_0/inst/GateKeeper1__3_carry_i_4_n_0
    SLICE_X109Y53        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.035 r  GateKeeper_BD_i/GateKeeper_0/inst/GateKeeper1__3_carry/CO[3]
                         net (fo=1, routed)           0.000     1.035    GateKeeper_BD_i/GateKeeper_0/inst/GateKeeper1__3_carry_n_0
    SLICE_X109Y54        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.149 r  GateKeeper_BD_i/GateKeeper_0/inst/GateKeeper1__3_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.149    GateKeeper_BD_i/GateKeeper_0/inst/GateKeeper1__3_carry__0_n_0
    SLICE_X109Y55        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.483 r  GateKeeper_BD_i/GateKeeper_0/inst/GateKeeper1__3_carry__1/O[1]
                         net (fo=2, routed)           0.573     2.056    GateKeeper_BD_i/GateKeeper_0/inst/GateKeeper1__3_carry__1_n_6
    SLICE_X110Y55        LUT4 (Prop_lut4_I1_O)        0.303     2.359 r  GateKeeper_BD_i/GateKeeper_0/inst/GateKeeper0_carry__0_i_7/O
                         net (fo=1, routed)           0.000     2.359    GateKeeper_BD_i/GateKeeper_0/inst/GateKeeper0_carry__0_i_7_n_0
    SLICE_X110Y55        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.909 r  GateKeeper_BD_i/GateKeeper_0/inst/GateKeeper0_carry__0/CO[3]
                         net (fo=2, routed)           0.624     3.533    GateKeeper_BD_i/GateKeeper_0/inst/GateKeeper0
    SLICE_X113Y54        LUT5 (Prop_lut5_I1_O)        0.124     3.657 r  GateKeeper_BD_i/GateKeeper_0/inst/state_i_1/O
                         net (fo=1, routed)           0.000     3.657    GateKeeper_BD_i/GateKeeper_0/inst/state_i_1_n_0
    SLICE_X113Y54        FDRE                                         r  GateKeeper_BD_i/GateKeeper_0/inst/state_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_400MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      2.500     2.500 r  
    Y9                                                0.000     2.500 r  GCLK (IN)
                         net (fo=0)                   0.000     2.500    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     3.920 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     5.082    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    -2.356 r  GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    -0.665    GateKeeper_BD_i/clk_wiz_0/inst/clk_400MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -0.574 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=78, routed)          1.689     1.115    GateKeeper_BD_i/GateKeeper_0/inst/clk
    SLICE_X113Y54        FDRE                                         r  GateKeeper_BD_i/GateKeeper_0/inst/state_reg/C
                         clock pessimism              0.288     1.403    
                         clock uncertainty           -0.201     1.203    
    SLICE_X113Y54        FDRE (Setup_fdre_C_D)        0.031     1.234    GateKeeper_BD_i/GateKeeper_0/inst/state_reg
  -------------------------------------------------------------------
                         required time                          1.234    
                         arrival time                          -3.657    
  -------------------------------------------------------------------
                         slack                                 -2.423    

Slack (VIOLATED) :        -2.371ns  (required time - arrival time)
  Source:                 GateKeeper_BD_i/control_parametros_0/inst/pulseShaper_width2_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GateKeeper_BD_i/GateKeeper_2/inst/c2_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_400MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_400MHz_GateKeeper_BD_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_400MHz_GateKeeper_BD_clk_wiz_0_0 rise@2.500ns - clk_100MHz_GateKeeper_BD_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.886ns  (logic 1.656ns (42.614%)  route 2.230ns (57.386%))
  Logic Levels:           5  (CARRY4=2 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.355ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.389ns = ( 1.111 - 2.500 ) 
    Source Clock Delay      (SCD):    -0.746ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    GateKeeper_BD_i/clk_wiz_0/inst/clk_100MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=170, routed)         1.866    -0.746    GateKeeper_BD_i/control_parametros_0/inst/clk
    SLICE_X108Y53        FDRE                                         r  GateKeeper_BD_i/control_parametros_0/inst/pulseShaper_width2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y53        FDRE (Prop_fdre_C_Q)         0.518    -0.228 r  GateKeeper_BD_i/control_parametros_0/inst/pulseShaper_width2_reg[2]/Q
                         net (fo=5, routed)           0.833     0.605    GateKeeper_BD_i/GateKeeper_2/inst/pulseShaper_width[2]
    SLICE_X106Y53        LUT6 (Prop_lut6_I1_O)        0.124     0.729 r  GateKeeper_BD_i/GateKeeper_2/inst/GateKeeper1_carry_i_9/O
                         net (fo=2, routed)           0.560     1.290    GateKeeper_BD_i/GateKeeper_2/inst/GateKeeper1_carry_i_9_n_0
    SLICE_X108Y53        LUT5 (Prop_lut5_I2_O)        0.124     1.414 r  GateKeeper_BD_i/GateKeeper_2/inst/GateKeeper1_carry_i_5/O
                         net (fo=1, routed)           0.000     1.414    GateKeeper_BD_i/GateKeeper_2/inst/GateKeeper1_carry_i_5_n_0
    SLICE_X108Y53        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     1.790 r  GateKeeper_BD_i/GateKeeper_2/inst/GateKeeper1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.790    GateKeeper_BD_i/GateKeeper_2/inst/GateKeeper1
    SLICE_X108Y54        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     2.009 r  GateKeeper_BD_i/GateKeeper_2/inst/GateKeeper1_carry__0/O[0]
                         net (fo=3, routed)           0.334     2.342    GateKeeper_BD_i/GateKeeper_2/inst/GateKeeper1_carry__0_n_7
    SLICE_X108Y56        LUT3 (Prop_lut3_I1_O)        0.295     2.637 r  GateKeeper_BD_i/GateKeeper_2/inst/c2[7]_i_1/O
                         net (fo=8, routed)           0.503     3.140    GateKeeper_BD_i/GateKeeper_2/inst/c2[7]_i_1_n_0
    SLICE_X109Y57        FDRE                                         r  GateKeeper_BD_i/GateKeeper_2/inst/c2_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_400MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      2.500     2.500 r  
    Y9                                                0.000     2.500 r  GCLK (IN)
                         net (fo=0)                   0.000     2.500    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     3.920 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     5.082    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    -2.356 r  GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    -0.665    GateKeeper_BD_i/clk_wiz_0/inst/clk_400MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -0.574 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=78, routed)          1.685     1.111    GateKeeper_BD_i/GateKeeper_2/inst/clk
    SLICE_X109Y57        FDRE                                         r  GateKeeper_BD_i/GateKeeper_2/inst/c2_reg[0]/C
                         clock pessimism              0.288     1.399    
                         clock uncertainty           -0.201     1.199    
    SLICE_X109Y57        FDRE (Setup_fdre_C_R)       -0.429     0.770    GateKeeper_BD_i/GateKeeper_2/inst/c2_reg[0]
  -------------------------------------------------------------------
                         required time                          0.770    
                         arrival time                          -3.140    
  -------------------------------------------------------------------
                         slack                                 -2.371    

Slack (VIOLATED) :        -2.371ns  (required time - arrival time)
  Source:                 GateKeeper_BD_i/control_parametros_0/inst/pulseShaper_width2_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GateKeeper_BD_i/GateKeeper_2/inst/c2_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_400MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_400MHz_GateKeeper_BD_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_400MHz_GateKeeper_BD_clk_wiz_0_0 rise@2.500ns - clk_100MHz_GateKeeper_BD_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.886ns  (logic 1.656ns (42.614%)  route 2.230ns (57.386%))
  Logic Levels:           5  (CARRY4=2 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.355ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.389ns = ( 1.111 - 2.500 ) 
    Source Clock Delay      (SCD):    -0.746ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    GateKeeper_BD_i/clk_wiz_0/inst/clk_100MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=170, routed)         1.866    -0.746    GateKeeper_BD_i/control_parametros_0/inst/clk
    SLICE_X108Y53        FDRE                                         r  GateKeeper_BD_i/control_parametros_0/inst/pulseShaper_width2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y53        FDRE (Prop_fdre_C_Q)         0.518    -0.228 r  GateKeeper_BD_i/control_parametros_0/inst/pulseShaper_width2_reg[2]/Q
                         net (fo=5, routed)           0.833     0.605    GateKeeper_BD_i/GateKeeper_2/inst/pulseShaper_width[2]
    SLICE_X106Y53        LUT6 (Prop_lut6_I1_O)        0.124     0.729 r  GateKeeper_BD_i/GateKeeper_2/inst/GateKeeper1_carry_i_9/O
                         net (fo=2, routed)           0.560     1.290    GateKeeper_BD_i/GateKeeper_2/inst/GateKeeper1_carry_i_9_n_0
    SLICE_X108Y53        LUT5 (Prop_lut5_I2_O)        0.124     1.414 r  GateKeeper_BD_i/GateKeeper_2/inst/GateKeeper1_carry_i_5/O
                         net (fo=1, routed)           0.000     1.414    GateKeeper_BD_i/GateKeeper_2/inst/GateKeeper1_carry_i_5_n_0
    SLICE_X108Y53        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     1.790 r  GateKeeper_BD_i/GateKeeper_2/inst/GateKeeper1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.790    GateKeeper_BD_i/GateKeeper_2/inst/GateKeeper1
    SLICE_X108Y54        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     2.009 r  GateKeeper_BD_i/GateKeeper_2/inst/GateKeeper1_carry__0/O[0]
                         net (fo=3, routed)           0.334     2.342    GateKeeper_BD_i/GateKeeper_2/inst/GateKeeper1_carry__0_n_7
    SLICE_X108Y56        LUT3 (Prop_lut3_I1_O)        0.295     2.637 r  GateKeeper_BD_i/GateKeeper_2/inst/c2[7]_i_1/O
                         net (fo=8, routed)           0.503     3.140    GateKeeper_BD_i/GateKeeper_2/inst/c2[7]_i_1_n_0
    SLICE_X109Y57        FDRE                                         r  GateKeeper_BD_i/GateKeeper_2/inst/c2_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_400MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      2.500     2.500 r  
    Y9                                                0.000     2.500 r  GCLK (IN)
                         net (fo=0)                   0.000     2.500    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     3.920 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     5.082    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    -2.356 r  GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    -0.665    GateKeeper_BD_i/clk_wiz_0/inst/clk_400MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -0.574 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=78, routed)          1.685     1.111    GateKeeper_BD_i/GateKeeper_2/inst/clk
    SLICE_X109Y57        FDRE                                         r  GateKeeper_BD_i/GateKeeper_2/inst/c2_reg[3]/C
                         clock pessimism              0.288     1.399    
                         clock uncertainty           -0.201     1.199    
    SLICE_X109Y57        FDRE (Setup_fdre_C_R)       -0.429     0.770    GateKeeper_BD_i/GateKeeper_2/inst/c2_reg[3]
  -------------------------------------------------------------------
                         required time                          0.770    
                         arrival time                          -3.140    
  -------------------------------------------------------------------
                         slack                                 -2.371    

Slack (VIOLATED) :        -2.371ns  (required time - arrival time)
  Source:                 GateKeeper_BD_i/control_parametros_0/inst/pulseShaper_width2_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GateKeeper_BD_i/GateKeeper_2/inst/c2_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_400MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_400MHz_GateKeeper_BD_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_400MHz_GateKeeper_BD_clk_wiz_0_0 rise@2.500ns - clk_100MHz_GateKeeper_BD_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.886ns  (logic 1.656ns (42.614%)  route 2.230ns (57.386%))
  Logic Levels:           5  (CARRY4=2 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.355ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.389ns = ( 1.111 - 2.500 ) 
    Source Clock Delay      (SCD):    -0.746ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    GateKeeper_BD_i/clk_wiz_0/inst/clk_100MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=170, routed)         1.866    -0.746    GateKeeper_BD_i/control_parametros_0/inst/clk
    SLICE_X108Y53        FDRE                                         r  GateKeeper_BD_i/control_parametros_0/inst/pulseShaper_width2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y53        FDRE (Prop_fdre_C_Q)         0.518    -0.228 r  GateKeeper_BD_i/control_parametros_0/inst/pulseShaper_width2_reg[2]/Q
                         net (fo=5, routed)           0.833     0.605    GateKeeper_BD_i/GateKeeper_2/inst/pulseShaper_width[2]
    SLICE_X106Y53        LUT6 (Prop_lut6_I1_O)        0.124     0.729 r  GateKeeper_BD_i/GateKeeper_2/inst/GateKeeper1_carry_i_9/O
                         net (fo=2, routed)           0.560     1.290    GateKeeper_BD_i/GateKeeper_2/inst/GateKeeper1_carry_i_9_n_0
    SLICE_X108Y53        LUT5 (Prop_lut5_I2_O)        0.124     1.414 r  GateKeeper_BD_i/GateKeeper_2/inst/GateKeeper1_carry_i_5/O
                         net (fo=1, routed)           0.000     1.414    GateKeeper_BD_i/GateKeeper_2/inst/GateKeeper1_carry_i_5_n_0
    SLICE_X108Y53        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     1.790 r  GateKeeper_BD_i/GateKeeper_2/inst/GateKeeper1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.790    GateKeeper_BD_i/GateKeeper_2/inst/GateKeeper1
    SLICE_X108Y54        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     2.009 r  GateKeeper_BD_i/GateKeeper_2/inst/GateKeeper1_carry__0/O[0]
                         net (fo=3, routed)           0.334     2.342    GateKeeper_BD_i/GateKeeper_2/inst/GateKeeper1_carry__0_n_7
    SLICE_X108Y56        LUT3 (Prop_lut3_I1_O)        0.295     2.637 r  GateKeeper_BD_i/GateKeeper_2/inst/c2[7]_i_1/O
                         net (fo=8, routed)           0.503     3.140    GateKeeper_BD_i/GateKeeper_2/inst/c2[7]_i_1_n_0
    SLICE_X109Y57        FDRE                                         r  GateKeeper_BD_i/GateKeeper_2/inst/c2_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_400MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      2.500     2.500 r  
    Y9                                                0.000     2.500 r  GCLK (IN)
                         net (fo=0)                   0.000     2.500    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     3.920 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     5.082    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    -2.356 r  GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    -0.665    GateKeeper_BD_i/clk_wiz_0/inst/clk_400MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -0.574 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=78, routed)          1.685     1.111    GateKeeper_BD_i/GateKeeper_2/inst/clk
    SLICE_X109Y57        FDRE                                         r  GateKeeper_BD_i/GateKeeper_2/inst/c2_reg[4]/C
                         clock pessimism              0.288     1.399    
                         clock uncertainty           -0.201     1.199    
    SLICE_X109Y57        FDRE (Setup_fdre_C_R)       -0.429     0.770    GateKeeper_BD_i/GateKeeper_2/inst/c2_reg[4]
  -------------------------------------------------------------------
                         required time                          0.770    
                         arrival time                          -3.140    
  -------------------------------------------------------------------
                         slack                                 -2.371    

Slack (VIOLATED) :        -2.371ns  (required time - arrival time)
  Source:                 GateKeeper_BD_i/control_parametros_0/inst/pulseShaper_width2_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GateKeeper_BD_i/GateKeeper_2/inst/c2_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_400MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_400MHz_GateKeeper_BD_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_400MHz_GateKeeper_BD_clk_wiz_0_0 rise@2.500ns - clk_100MHz_GateKeeper_BD_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.886ns  (logic 1.656ns (42.614%)  route 2.230ns (57.386%))
  Logic Levels:           5  (CARRY4=2 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.355ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.389ns = ( 1.111 - 2.500 ) 
    Source Clock Delay      (SCD):    -0.746ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    GateKeeper_BD_i/clk_wiz_0/inst/clk_100MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=170, routed)         1.866    -0.746    GateKeeper_BD_i/control_parametros_0/inst/clk
    SLICE_X108Y53        FDRE                                         r  GateKeeper_BD_i/control_parametros_0/inst/pulseShaper_width2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y53        FDRE (Prop_fdre_C_Q)         0.518    -0.228 r  GateKeeper_BD_i/control_parametros_0/inst/pulseShaper_width2_reg[2]/Q
                         net (fo=5, routed)           0.833     0.605    GateKeeper_BD_i/GateKeeper_2/inst/pulseShaper_width[2]
    SLICE_X106Y53        LUT6 (Prop_lut6_I1_O)        0.124     0.729 r  GateKeeper_BD_i/GateKeeper_2/inst/GateKeeper1_carry_i_9/O
                         net (fo=2, routed)           0.560     1.290    GateKeeper_BD_i/GateKeeper_2/inst/GateKeeper1_carry_i_9_n_0
    SLICE_X108Y53        LUT5 (Prop_lut5_I2_O)        0.124     1.414 r  GateKeeper_BD_i/GateKeeper_2/inst/GateKeeper1_carry_i_5/O
                         net (fo=1, routed)           0.000     1.414    GateKeeper_BD_i/GateKeeper_2/inst/GateKeeper1_carry_i_5_n_0
    SLICE_X108Y53        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     1.790 r  GateKeeper_BD_i/GateKeeper_2/inst/GateKeeper1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.790    GateKeeper_BD_i/GateKeeper_2/inst/GateKeeper1
    SLICE_X108Y54        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     2.009 r  GateKeeper_BD_i/GateKeeper_2/inst/GateKeeper1_carry__0/O[0]
                         net (fo=3, routed)           0.334     2.342    GateKeeper_BD_i/GateKeeper_2/inst/GateKeeper1_carry__0_n_7
    SLICE_X108Y56        LUT3 (Prop_lut3_I1_O)        0.295     2.637 r  GateKeeper_BD_i/GateKeeper_2/inst/c2[7]_i_1/O
                         net (fo=8, routed)           0.503     3.140    GateKeeper_BD_i/GateKeeper_2/inst/c2[7]_i_1_n_0
    SLICE_X109Y57        FDRE                                         r  GateKeeper_BD_i/GateKeeper_2/inst/c2_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_400MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      2.500     2.500 r  
    Y9                                                0.000     2.500 r  GCLK (IN)
                         net (fo=0)                   0.000     2.500    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     3.920 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     5.082    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    -2.356 r  GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    -0.665    GateKeeper_BD_i/clk_wiz_0/inst/clk_400MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -0.574 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=78, routed)          1.685     1.111    GateKeeper_BD_i/GateKeeper_2/inst/clk
    SLICE_X109Y57        FDRE                                         r  GateKeeper_BD_i/GateKeeper_2/inst/c2_reg[5]/C
                         clock pessimism              0.288     1.399    
                         clock uncertainty           -0.201     1.199    
    SLICE_X109Y57        FDRE (Setup_fdre_C_R)       -0.429     0.770    GateKeeper_BD_i/GateKeeper_2/inst/c2_reg[5]
  -------------------------------------------------------------------
                         required time                          0.770    
                         arrival time                          -3.140    
  -------------------------------------------------------------------
                         slack                                 -2.371    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 GateKeeper_BD_i/control_parametros_0/inst/pulseShaper_width2_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GateKeeper_BD_i/GateKeeper_2/inst/c_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_400MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_400MHz_GateKeeper_BD_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_400MHz_GateKeeper_BD_clk_wiz_0_0 rise@0.000ns - clk_100MHz_GateKeeper_BD_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.794ns  (logic 0.290ns (36.542%)  route 0.504ns (63.458%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.776ns
    Source Clock Delay      (SCD):    -0.542ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    GateKeeper_BD_i/clk_wiz_0/inst/clk_100MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=170, routed)         0.637    -0.542    GateKeeper_BD_i/control_parametros_0/inst/clk
    SLICE_X106Y53        FDRE                                         r  GateKeeper_BD_i/control_parametros_0/inst/pulseShaper_width2_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y53        FDRE (Prop_fdre_C_Q)         0.128    -0.414 r  GateKeeper_BD_i/control_parametros_0/inst/pulseShaper_width2_reg[7]/Q
                         net (fo=3, routed)           0.504     0.090    GateKeeper_BD_i/GateKeeper_2/inst/pulseShaper_width[7]
    SLICE_X110Y57        LUT3 (Prop_lut3_I0_O)        0.099     0.189 r  GateKeeper_BD_i/GateKeeper_2/inst/c[4]_i_2/O
                         net (fo=1, routed)           0.000     0.189    GateKeeper_BD_i/GateKeeper_2/inst/c[4]_i_2_n_0
    SLICE_X110Y57        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     0.252 r  GateKeeper_BD_i/GateKeeper_2/inst/c_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.252    GateKeeper_BD_i/GateKeeper_2/inst/c_reg[4]_i_1_n_4
    SLICE_X110Y57        FDRE                                         r  GateKeeper_BD_i/GateKeeper_2/inst/c_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_400MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    GateKeeper_BD_i/clk_wiz_0/inst/clk_400MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=78, routed)          0.909    -0.776    GateKeeper_BD_i/GateKeeper_2/inst/clk
    SLICE_X110Y57        FDRE                                         r  GateKeeper_BD_i/GateKeeper_2/inst/c_reg[7]/C
                         clock pessimism              0.556    -0.220    
                         clock uncertainty            0.201    -0.020    
    SLICE_X110Y57        FDRE (Hold_fdre_C_D)         0.105     0.085    GateKeeper_BD_i/GateKeeper_2/inst/c_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.085    
                         arrival time                           0.252    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 GateKeeper_BD_i/control_parametros_0/inst/pulseShaper_width0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GateKeeper_BD_i/GateKeeper_0/inst/c_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_400MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_400MHz_GateKeeper_BD_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_400MHz_GateKeeper_BD_clk_wiz_0_0 rise@0.000ns - clk_100MHz_GateKeeper_BD_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.795ns  (logic 0.251ns (31.564%)  route 0.544ns (68.436%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.775ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    GateKeeper_BD_i/clk_wiz_0/inst/clk_100MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=170, routed)         0.639    -0.540    GateKeeper_BD_i/control_parametros_0/inst/clk
    SLICE_X113Y51        FDRE                                         r  GateKeeper_BD_i/control_parametros_0/inst/pulseShaper_width0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y51        FDRE (Prop_fdre_C_Q)         0.141    -0.399 r  GateKeeper_BD_i/control_parametros_0/inst/pulseShaper_width0_reg[1]/Q
                         net (fo=7, routed)           0.544     0.146    GateKeeper_BD_i/GateKeeper_0/inst/pulseShaper_width[1]
    SLICE_X111Y53        LUT3 (Prop_lut3_I0_O)        0.045     0.191 r  GateKeeper_BD_i/GateKeeper_0/inst/c[0]_i_6/O
                         net (fo=1, routed)           0.000     0.191    GateKeeper_BD_i/GateKeeper_0/inst/c[0]_i_6_n_0
    SLICE_X111Y53        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     0.256 r  GateKeeper_BD_i/GateKeeper_0/inst/c_reg[0]_i_2/O[1]
                         net (fo=1, routed)           0.000     0.256    GateKeeper_BD_i/GateKeeper_0/inst/c_reg[0]_i_2_n_6
    SLICE_X111Y53        FDRE                                         r  GateKeeper_BD_i/GateKeeper_0/inst/c_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_400MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    GateKeeper_BD_i/clk_wiz_0/inst/clk_400MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=78, routed)          0.910    -0.775    GateKeeper_BD_i/GateKeeper_0/inst/clk
    SLICE_X111Y53        FDRE                                         r  GateKeeper_BD_i/GateKeeper_0/inst/c_reg[1]/C
                         clock pessimism              0.556    -0.219    
                         clock uncertainty            0.201    -0.019    
    SLICE_X111Y53        FDRE (Hold_fdre_C_D)         0.105     0.086    GateKeeper_BD_i/GateKeeper_0/inst/c_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.086    
                         arrival time                           0.256    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 GateKeeper_BD_i/control_parametros_0/inst/pulseShaper_width2_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GateKeeper_BD_i/GateKeeper_2/inst/c_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_400MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_400MHz_GateKeeper_BD_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_400MHz_GateKeeper_BD_clk_wiz_0_0 rise@0.000ns - clk_100MHz_GateKeeper_BD_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.804ns  (logic 0.275ns (34.208%)  route 0.529ns (65.792%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.775ns
    Source Clock Delay      (SCD):    -0.542ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    GateKeeper_BD_i/clk_wiz_0/inst/clk_100MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=170, routed)         0.637    -0.542    GateKeeper_BD_i/control_parametros_0/inst/clk
    SLICE_X108Y53        FDRE                                         r  GateKeeper_BD_i/control_parametros_0/inst/pulseShaper_width2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y53        FDRE (Prop_fdre_C_Q)         0.164    -0.378 r  GateKeeper_BD_i/control_parametros_0/inst/pulseShaper_width2_reg[2]/Q
                         net (fo=5, routed)           0.529     0.151    GateKeeper_BD_i/GateKeeper_2/inst/pulseShaper_width[2]
    SLICE_X110Y56        LUT3 (Prop_lut3_I0_O)        0.045     0.196 r  GateKeeper_BD_i/GateKeeper_2/inst/c[0]_i_5/O
                         net (fo=1, routed)           0.000     0.196    GateKeeper_BD_i/GateKeeper_2/inst/c[0]_i_5_n_0
    SLICE_X110Y56        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     0.262 r  GateKeeper_BD_i/GateKeeper_2/inst/c_reg[0]_i_2/O[2]
                         net (fo=1, routed)           0.000     0.262    GateKeeper_BD_i/GateKeeper_2/inst/c_reg[0]_i_2_n_5
    SLICE_X110Y56        FDRE                                         r  GateKeeper_BD_i/GateKeeper_2/inst/c_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_400MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    GateKeeper_BD_i/clk_wiz_0/inst/clk_400MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=78, routed)          0.910    -0.775    GateKeeper_BD_i/GateKeeper_2/inst/clk
    SLICE_X110Y56        FDRE                                         r  GateKeeper_BD_i/GateKeeper_2/inst/c_reg[2]/C
                         clock pessimism              0.556    -0.219    
                         clock uncertainty            0.201    -0.019    
    SLICE_X110Y56        FDRE (Hold_fdre_C_D)         0.105     0.086    GateKeeper_BD_i/GateKeeper_2/inst/c_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.086    
                         arrival time                           0.262    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 GateKeeper_BD_i/control_parametros_0/inst/pulseShaper_width0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GateKeeper_BD_i/GateKeeper_0/inst/c_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_400MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_400MHz_GateKeeper_BD_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_400MHz_GateKeeper_BD_clk_wiz_0_0 rise@0.000ns - clk_100MHz_GateKeeper_BD_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.816ns  (logic 0.256ns (31.390%)  route 0.560ns (68.610%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.775ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    GateKeeper_BD_i/clk_wiz_0/inst/clk_100MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=170, routed)         0.638    -0.541    GateKeeper_BD_i/control_parametros_0/inst/clk
    SLICE_X113Y53        FDRE                                         r  GateKeeper_BD_i/control_parametros_0/inst/pulseShaper_width0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y53        FDRE (Prop_fdre_C_Q)         0.141    -0.400 r  GateKeeper_BD_i/control_parametros_0/inst/pulseShaper_width0_reg[0]/Q
                         net (fo=8, routed)           0.560     0.160    GateKeeper_BD_i/GateKeeper_0/inst/pulseShaper_width[0]
    SLICE_X111Y53        LUT3 (Prop_lut3_I1_O)        0.045     0.205 r  GateKeeper_BD_i/GateKeeper_0/inst/c[0]_i_7/O
                         net (fo=1, routed)           0.000     0.205    GateKeeper_BD_i/GateKeeper_0/inst/c[0]_i_7_n_0
    SLICE_X111Y53        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.275 r  GateKeeper_BD_i/GateKeeper_0/inst/c_reg[0]_i_2/O[0]
                         net (fo=1, routed)           0.000     0.275    GateKeeper_BD_i/GateKeeper_0/inst/c_reg[0]_i_2_n_7
    SLICE_X111Y53        FDRE                                         r  GateKeeper_BD_i/GateKeeper_0/inst/c_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_400MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    GateKeeper_BD_i/clk_wiz_0/inst/clk_400MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=78, routed)          0.910    -0.775    GateKeeper_BD_i/GateKeeper_0/inst/clk
    SLICE_X111Y53        FDRE                                         r  GateKeeper_BD_i/GateKeeper_0/inst/c_reg[0]/C
                         clock pessimism              0.556    -0.219    
                         clock uncertainty            0.201    -0.019    
    SLICE_X111Y53        FDRE (Hold_fdre_C_D)         0.105     0.086    GateKeeper_BD_i/GateKeeper_0/inst/c_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.086    
                         arrival time                           0.275    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 GateKeeper_BD_i/control_parametros_0/inst/pulseShaper_width0_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GateKeeper_BD_i/GateKeeper_0/inst/c_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_400MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_400MHz_GateKeeper_BD_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_400MHz_GateKeeper_BD_clk_wiz_0_0 rise@0.000ns - clk_100MHz_GateKeeper_BD_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.819ns  (logic 0.249ns (30.399%)  route 0.570ns (69.601%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.775ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    GateKeeper_BD_i/clk_wiz_0/inst/clk_100MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=170, routed)         0.638    -0.541    GateKeeper_BD_i/control_parametros_0/inst/clk
    SLICE_X113Y53        FDRE                                         r  GateKeeper_BD_i/control_parametros_0/inst/pulseShaper_width0_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y53        FDRE (Prop_fdre_C_Q)         0.141    -0.400 r  GateKeeper_BD_i/control_parametros_0/inst/pulseShaper_width0_reg[7]/Q
                         net (fo=3, routed)           0.570     0.171    GateKeeper_BD_i/GateKeeper_0/inst/pulseShaper_width[7]
    SLICE_X111Y54        LUT3 (Prop_lut3_I0_O)        0.045     0.216 r  GateKeeper_BD_i/GateKeeper_0/inst/c[4]_i_2/O
                         net (fo=1, routed)           0.000     0.216    GateKeeper_BD_i/GateKeeper_0/inst/c[4]_i_2_n_0
    SLICE_X111Y54        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     0.279 r  GateKeeper_BD_i/GateKeeper_0/inst/c_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.279    GateKeeper_BD_i/GateKeeper_0/inst/c_reg[4]_i_1_n_4
    SLICE_X111Y54        FDRE                                         r  GateKeeper_BD_i/GateKeeper_0/inst/c_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_400MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    GateKeeper_BD_i/clk_wiz_0/inst/clk_400MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=78, routed)          0.910    -0.775    GateKeeper_BD_i/GateKeeper_0/inst/clk
    SLICE_X111Y54        FDRE                                         r  GateKeeper_BD_i/GateKeeper_0/inst/c_reg[7]/C
                         clock pessimism              0.556    -0.219    
                         clock uncertainty            0.201    -0.019    
    SLICE_X111Y54        FDRE (Hold_fdre_C_D)         0.105     0.086    GateKeeper_BD_i/GateKeeper_0/inst/c_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.086    
                         arrival time                           0.279    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 GateKeeper_BD_i/control_parametros_0/inst/pulseShaper_width1_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GateKeeper_BD_i/GateKeeper_1/inst/c_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_400MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_400MHz_GateKeeper_BD_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_400MHz_GateKeeper_BD_clk_wiz_0_0 rise@0.000ns - clk_100MHz_GateKeeper_BD_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.832ns  (logic 0.249ns (29.921%)  route 0.583ns (70.079%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.778ns
    Source Clock Delay      (SCD):    -0.542ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    GateKeeper_BD_i/clk_wiz_0/inst/clk_100MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=170, routed)         0.637    -0.542    GateKeeper_BD_i/control_parametros_0/inst/clk
    SLICE_X107Y53        FDRE                                         r  GateKeeper_BD_i/control_parametros_0/inst/pulseShaper_width1_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y53        FDRE (Prop_fdre_C_Q)         0.141    -0.401 r  GateKeeper_BD_i/control_parametros_0/inst/pulseShaper_width1_reg[7]/Q
                         net (fo=3, routed)           0.583     0.183    GateKeeper_BD_i/GateKeeper_1/inst/pulseShaper_width[7]
    SLICE_X107Y56        LUT3 (Prop_lut3_I0_O)        0.045     0.228 r  GateKeeper_BD_i/GateKeeper_1/inst/c[4]_i_2/O
                         net (fo=1, routed)           0.000     0.228    GateKeeper_BD_i/GateKeeper_1/inst/c[4]_i_2_n_0
    SLICE_X107Y56        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     0.291 r  GateKeeper_BD_i/GateKeeper_1/inst/c_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.291    GateKeeper_BD_i/GateKeeper_1/inst/c_reg[4]_i_1_n_4
    SLICE_X107Y56        FDRE                                         r  GateKeeper_BD_i/GateKeeper_1/inst/c_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_400MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    GateKeeper_BD_i/clk_wiz_0/inst/clk_400MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=78, routed)          0.907    -0.778    GateKeeper_BD_i/GateKeeper_1/inst/clk
    SLICE_X107Y56        FDRE                                         r  GateKeeper_BD_i/GateKeeper_1/inst/c_reg[7]/C
                         clock pessimism              0.556    -0.222    
                         clock uncertainty            0.201    -0.022    
    SLICE_X107Y56        FDRE (Hold_fdre_C_D)         0.105     0.083    GateKeeper_BD_i/GateKeeper_1/inst/c_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.083    
                         arrival time                           0.291    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 GateKeeper_BD_i/control_parametros_0/inst/pulseShaper_width2_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GateKeeper_BD_i/GateKeeper_2/inst/c_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_400MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_400MHz_GateKeeper_BD_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_400MHz_GateKeeper_BD_clk_wiz_0_0 rise@0.000ns - clk_100MHz_GateKeeper_BD_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.837ns  (logic 0.308ns (36.803%)  route 0.529ns (63.197%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.775ns
    Source Clock Delay      (SCD):    -0.542ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    GateKeeper_BD_i/clk_wiz_0/inst/clk_100MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=170, routed)         0.637    -0.542    GateKeeper_BD_i/control_parametros_0/inst/clk
    SLICE_X108Y53        FDRE                                         r  GateKeeper_BD_i/control_parametros_0/inst/pulseShaper_width2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y53        FDRE (Prop_fdre_C_Q)         0.164    -0.378 r  GateKeeper_BD_i/control_parametros_0/inst/pulseShaper_width2_reg[2]/Q
                         net (fo=5, routed)           0.529     0.151    GateKeeper_BD_i/GateKeeper_2/inst/pulseShaper_width[2]
    SLICE_X110Y56        LUT3 (Prop_lut3_I0_O)        0.045     0.196 r  GateKeeper_BD_i/GateKeeper_2/inst/c[0]_i_5/O
                         net (fo=1, routed)           0.000     0.196    GateKeeper_BD_i/GateKeeper_2/inst/c[0]_i_5_n_0
    SLICE_X110Y56        CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.099     0.295 r  GateKeeper_BD_i/GateKeeper_2/inst/c_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000     0.295    GateKeeper_BD_i/GateKeeper_2/inst/c_reg[0]_i_2_n_4
    SLICE_X110Y56        FDRE                                         r  GateKeeper_BD_i/GateKeeper_2/inst/c_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_400MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    GateKeeper_BD_i/clk_wiz_0/inst/clk_400MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=78, routed)          0.910    -0.775    GateKeeper_BD_i/GateKeeper_2/inst/clk
    SLICE_X110Y56        FDRE                                         r  GateKeeper_BD_i/GateKeeper_2/inst/c_reg[3]/C
                         clock pessimism              0.556    -0.219    
                         clock uncertainty            0.201    -0.019    
    SLICE_X110Y56        FDRE (Hold_fdre_C_D)         0.105     0.086    GateKeeper_BD_i/GateKeeper_2/inst/c_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.086    
                         arrival time                           0.295    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 GateKeeper_BD_i/control_parametros_0/inst/pulseShaper_width1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GateKeeper_BD_i/GateKeeper_1/inst/c_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_400MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_400MHz_GateKeeper_BD_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_400MHz_GateKeeper_BD_clk_wiz_0_0 rise@0.000ns - clk_100MHz_GateKeeper_BD_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.854ns  (logic 0.252ns (29.501%)  route 0.602ns (70.499%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.778ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    GateKeeper_BD_i/clk_wiz_0/inst/clk_100MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=170, routed)         0.638    -0.541    GateKeeper_BD_i/control_parametros_0/inst/clk
    SLICE_X107Y52        FDRE                                         r  GateKeeper_BD_i/control_parametros_0/inst/pulseShaper_width1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y52        FDRE (Prop_fdre_C_Q)         0.141    -0.400 r  GateKeeper_BD_i/control_parametros_0/inst/pulseShaper_width1_reg[2]/Q
                         net (fo=5, routed)           0.602     0.203    GateKeeper_BD_i/GateKeeper_1/inst/pulseShaper_width[2]
    SLICE_X107Y55        LUT3 (Prop_lut3_I0_O)        0.045     0.248 r  GateKeeper_BD_i/GateKeeper_1/inst/c[0]_i_5/O
                         net (fo=1, routed)           0.000     0.248    GateKeeper_BD_i/GateKeeper_1/inst/c[0]_i_5_n_0
    SLICE_X107Y55        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     0.314 r  GateKeeper_BD_i/GateKeeper_1/inst/c_reg[0]_i_2/O[2]
                         net (fo=1, routed)           0.000     0.314    GateKeeper_BD_i/GateKeeper_1/inst/c_reg[0]_i_2_n_5
    SLICE_X107Y55        FDRE                                         r  GateKeeper_BD_i/GateKeeper_1/inst/c_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_400MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    GateKeeper_BD_i/clk_wiz_0/inst/clk_400MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=78, routed)          0.907    -0.778    GateKeeper_BD_i/GateKeeper_1/inst/clk
    SLICE_X107Y55        FDRE                                         r  GateKeeper_BD_i/GateKeeper_1/inst/c_reg[2]/C
                         clock pessimism              0.556    -0.222    
                         clock uncertainty            0.201    -0.022    
    SLICE_X107Y55        FDRE (Hold_fdre_C_D)         0.105     0.083    GateKeeper_BD_i/GateKeeper_1/inst/c_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.083    
                         arrival time                           0.314    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 GateKeeper_BD_i/control_parametros_0/inst/pulseShaper_width2_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GateKeeper_BD_i/GateKeeper_2/inst/c_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_400MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_400MHz_GateKeeper_BD_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_400MHz_GateKeeper_BD_clk_wiz_0_0 rise@0.000ns - clk_100MHz_GateKeeper_BD_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.864ns  (logic 0.275ns (31.817%)  route 0.589ns (68.183%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.776ns
    Source Clock Delay      (SCD):    -0.542ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    GateKeeper_BD_i/clk_wiz_0/inst/clk_100MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=170, routed)         0.637    -0.542    GateKeeper_BD_i/control_parametros_0/inst/clk
    SLICE_X108Y53        FDRE                                         r  GateKeeper_BD_i/control_parametros_0/inst/pulseShaper_width2_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y53        FDRE (Prop_fdre_C_Q)         0.164    -0.378 r  GateKeeper_BD_i/control_parametros_0/inst/pulseShaper_width2_reg[6]/Q
                         net (fo=3, routed)           0.589     0.212    GateKeeper_BD_i/GateKeeper_2/inst/pulseShaper_width[6]
    SLICE_X110Y57        LUT3 (Prop_lut3_I0_O)        0.045     0.257 r  GateKeeper_BD_i/GateKeeper_2/inst/c[4]_i_3/O
                         net (fo=1, routed)           0.000     0.257    GateKeeper_BD_i/GateKeeper_2/inst/c[4]_i_3_n_0
    SLICE_X110Y57        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     0.323 r  GateKeeper_BD_i/GateKeeper_2/inst/c_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.323    GateKeeper_BD_i/GateKeeper_2/inst/c_reg[4]_i_1_n_5
    SLICE_X110Y57        FDRE                                         r  GateKeeper_BD_i/GateKeeper_2/inst/c_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_400MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    GateKeeper_BD_i/clk_wiz_0/inst/clk_400MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=78, routed)          0.909    -0.776    GateKeeper_BD_i/GateKeeper_2/inst/clk
    SLICE_X110Y57        FDRE                                         r  GateKeeper_BD_i/GateKeeper_2/inst/c_reg[6]/C
                         clock pessimism              0.556    -0.220    
                         clock uncertainty            0.201    -0.020    
    SLICE_X110Y57        FDRE (Hold_fdre_C_D)         0.105     0.085    GateKeeper_BD_i/GateKeeper_2/inst/c_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.085    
                         arrival time                           0.323    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 GateKeeper_BD_i/control_parametros_0/inst/pulseShaper_width1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GateKeeper_BD_i/GateKeeper_1/inst/c_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_400MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_400MHz_GateKeeper_BD_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_400MHz_GateKeeper_BD_clk_wiz_0_0 rise@0.000ns - clk_100MHz_GateKeeper_BD_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.868ns  (logic 0.256ns (29.486%)  route 0.612ns (70.514%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.778ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    GateKeeper_BD_i/clk_wiz_0/inst/clk_100MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=170, routed)         0.638    -0.541    GateKeeper_BD_i/control_parametros_0/inst/clk
    SLICE_X106Y52        FDRE                                         r  GateKeeper_BD_i/control_parametros_0/inst/pulseShaper_width1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y52        FDRE (Prop_fdre_C_Q)         0.141    -0.400 r  GateKeeper_BD_i/control_parametros_0/inst/pulseShaper_width1_reg[0]/Q
                         net (fo=8, routed)           0.612     0.213    GateKeeper_BD_i/GateKeeper_1/inst/pulseShaper_width[0]
    SLICE_X107Y55        LUT3 (Prop_lut3_I1_O)        0.045     0.258 r  GateKeeper_BD_i/GateKeeper_1/inst/c[0]_i_7/O
                         net (fo=1, routed)           0.000     0.258    GateKeeper_BD_i/GateKeeper_1/inst/c[0]_i_7_n_0
    SLICE_X107Y55        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.328 r  GateKeeper_BD_i/GateKeeper_1/inst/c_reg[0]_i_2/O[0]
                         net (fo=1, routed)           0.000     0.328    GateKeeper_BD_i/GateKeeper_1/inst/c_reg[0]_i_2_n_7
    SLICE_X107Y55        FDRE                                         r  GateKeeper_BD_i/GateKeeper_1/inst/c_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_400MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    GateKeeper_BD_i/clk_wiz_0/inst/clk_400MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=78, routed)          0.907    -0.778    GateKeeper_BD_i/GateKeeper_1/inst/clk
    SLICE_X107Y55        FDRE                                         r  GateKeeper_BD_i/GateKeeper_1/inst/c_reg[0]/C
                         clock pessimism              0.556    -0.222    
                         clock uncertainty            0.201    -0.022    
    SLICE_X107Y55        FDRE (Hold_fdre_C_D)         0.105     0.083    GateKeeper_BD_i/GateKeeper_1/inst/c_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.083    
                         arrival time                           0.328    
  -------------------------------------------------------------------
                         slack                                  0.244    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_fpga_0

Max Delay             6 Endpoints
Min Delay             6 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btns_5bits_tri_i[1]
                            (input port)
  Destination:            GateKeeper_BD_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.456ns  (logic 0.958ns (17.555%)  route 4.498ns (82.445%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.699ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.699ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R16                                               0.000     0.000 r  btns_5bits_tri_i[1] (IN)
                         net (fo=0)                   0.000     0.000    btns_5bits_tri_i[1]
    R16                  IBUF (Prop_ibuf_I_O)         0.958     0.958 r  btns_5bits_tri_i_IBUF[1]_inst/O
                         net (fo=1, routed)           4.498     5.456    GateKeeper_BD_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[1]
    SLICE_X30Y86         FDRE                                         r  GateKeeper_BD_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  GateKeeper_BD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    GateKeeper_BD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  GateKeeper_BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=641, routed)         1.520     2.699    GateKeeper_BD_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X30Y86         FDRE                                         r  GateKeeper_BD_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 btns_5bits_tri_i[0]
                            (input port)
  Destination:            GateKeeper_BD_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.324ns  (logic 0.933ns (17.526%)  route 4.391ns (82.474%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.698ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.698ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P16                                               0.000     0.000 r  btns_5bits_tri_i[0] (IN)
                         net (fo=0)                   0.000     0.000    btns_5bits_tri_i[0]
    P16                  IBUF (Prop_ibuf_I_O)         0.933     0.933 r  btns_5bits_tri_i_IBUF[0]_inst/O
                         net (fo=1, routed)           4.391     5.324    GateKeeper_BD_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[0]
    SLICE_X29Y84         FDRE                                         r  GateKeeper_BD_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  GateKeeper_BD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    GateKeeper_BD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  GateKeeper_BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=641, routed)         1.519     2.698    GateKeeper_BD_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X29Y84         FDRE                                         r  GateKeeper_BD_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 btns_5bits_tri_i[4]
                            (input port)
  Destination:            GateKeeper_BD_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[4].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.312ns  (logic 0.955ns (17.970%)  route 4.357ns (82.030%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.698ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.698ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  btns_5bits_tri_i[4] (IN)
                         net (fo=0)                   0.000     0.000    btns_5bits_tri_i[4]
    T18                  IBUF (Prop_ibuf_I_O)         0.955     0.955 r  btns_5bits_tri_i_IBUF[4]_inst/O
                         net (fo=1, routed)           4.357     5.312    GateKeeper_BD_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[4]
    SLICE_X30Y84         FDRE                                         r  GateKeeper_BD_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[4].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  GateKeeper_BD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    GateKeeper_BD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  GateKeeper_BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=641, routed)         1.519     2.698    GateKeeper_BD_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X30Y84         FDRE                                         r  GateKeeper_BD_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[4].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 btns_5bits_tri_i[3]
                            (input port)
  Destination:            GateKeeper_BD_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.270ns  (logic 0.944ns (17.920%)  route 4.326ns (82.080%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.699ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.699ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R18                                               0.000     0.000 r  btns_5bits_tri_i[3] (IN)
                         net (fo=0)                   0.000     0.000    btns_5bits_tri_i[3]
    R18                  IBUF (Prop_ibuf_I_O)         0.944     0.944 r  btns_5bits_tri_i_IBUF[3]_inst/O
                         net (fo=1, routed)           4.326     5.270    GateKeeper_BD_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[3]
    SLICE_X28Y85         FDRE                                         r  GateKeeper_BD_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  GateKeeper_BD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    GateKeeper_BD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  GateKeeper_BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=641, routed)         1.520     2.699    GateKeeper_BD_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X28Y85         FDRE                                         r  GateKeeper_BD_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 btns_5bits_tri_i[2]
                            (input port)
  Destination:            GateKeeper_BD_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.122ns  (logic 0.976ns (19.050%)  route 4.146ns (80.950%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.695ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.695ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N15                                               0.000     0.000 r  btns_5bits_tri_i[2] (IN)
                         net (fo=0)                   0.000     0.000    btns_5bits_tri_i[2]
    N15                  IBUF (Prop_ibuf_I_O)         0.976     0.976 r  btns_5bits_tri_i_IBUF[2]_inst/O
                         net (fo=1, routed)           4.146     5.122    GateKeeper_BD_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[2]
    SLICE_X26Y85         FDRE                                         r  GateKeeper_BD_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  GateKeeper_BD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    GateKeeper_BD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  GateKeeper_BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=641, routed)         1.516     2.695    GateKeeper_BD_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X26Y85         FDRE                                         r  GateKeeper_BD_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 GateKeeper_BD_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            GateKeeper_BD_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.738ns  (logic 0.124ns (7.135%)  route 1.614ns (92.865%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  GateKeeper_BD_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           1.614     1.614    GateKeeper_BD_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X34Y82         LUT1 (Prop_lut1_I0_O)        0.124     1.738 r  GateKeeper_BD_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.000     1.738    GateKeeper_BD_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X34Y82         FDRE                                         r  GateKeeper_BD_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  GateKeeper_BD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    GateKeeper_BD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  GateKeeper_BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=641, routed)         1.472     2.651    GateKeeper_BD_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X34Y82         FDRE                                         r  GateKeeper_BD_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 GateKeeper_BD_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            GateKeeper_BD_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.682ns  (logic 0.045ns (6.600%)  route 0.637ns (93.400%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  GateKeeper_BD_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           0.637     0.637    GateKeeper_BD_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X34Y82         LUT1 (Prop_lut1_I0_O)        0.045     0.682 r  GateKeeper_BD_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.000     0.682    GateKeeper_BD_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X34Y82         FDRE                                         r  GateKeeper_BD_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  GateKeeper_BD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    GateKeeper_BD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  GateKeeper_BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=641, routed)         0.817     1.183    GateKeeper_BD_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X34Y82         FDRE                                         r  GateKeeper_BD_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 btns_5bits_tri_i[2]
                            (input port)
  Destination:            GateKeeper_BD_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.177ns  (logic 0.204ns (9.394%)  route 1.972ns (90.606%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.204ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.204ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N15                                               0.000     0.000 r  btns_5bits_tri_i[2] (IN)
                         net (fo=0)                   0.000     0.000    btns_5bits_tri_i[2]
    N15                  IBUF (Prop_ibuf_I_O)         0.204     0.204 r  btns_5bits_tri_i_IBUF[2]_inst/O
                         net (fo=1, routed)           1.972     2.177    GateKeeper_BD_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[2]
    SLICE_X26Y85         FDRE                                         r  GateKeeper_BD_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  GateKeeper_BD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    GateKeeper_BD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  GateKeeper_BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=641, routed)         0.838     1.204    GateKeeper_BD_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X26Y85         FDRE                                         r  GateKeeper_BD_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 btns_5bits_tri_i[3]
                            (input port)
  Destination:            GateKeeper_BD_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.229ns  (logic 0.173ns (7.781%)  route 2.056ns (92.219%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.205ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.205ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R18                                               0.000     0.000 r  btns_5bits_tri_i[3] (IN)
                         net (fo=0)                   0.000     0.000    btns_5bits_tri_i[3]
    R18                  IBUF (Prop_ibuf_I_O)         0.173     0.173 r  btns_5bits_tri_i_IBUF[3]_inst/O
                         net (fo=1, routed)           2.056     2.229    GateKeeper_BD_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[3]
    SLICE_X28Y85         FDRE                                         r  GateKeeper_BD_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  GateKeeper_BD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    GateKeeper_BD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  GateKeeper_BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=641, routed)         0.839     1.205    GateKeeper_BD_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X28Y85         FDRE                                         r  GateKeeper_BD_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 btns_5bits_tri_i[0]
                            (input port)
  Destination:            GateKeeper_BD_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.240ns  (logic 0.162ns (7.242%)  route 2.078ns (92.758%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.204ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.204ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P16                                               0.000     0.000 r  btns_5bits_tri_i[0] (IN)
                         net (fo=0)                   0.000     0.000    btns_5bits_tri_i[0]
    P16                  IBUF (Prop_ibuf_I_O)         0.162     0.162 r  btns_5bits_tri_i_IBUF[0]_inst/O
                         net (fo=1, routed)           2.078     2.240    GateKeeper_BD_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[0]
    SLICE_X29Y84         FDRE                                         r  GateKeeper_BD_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  GateKeeper_BD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    GateKeeper_BD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  GateKeeper_BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=641, routed)         0.838     1.204    GateKeeper_BD_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X29Y84         FDRE                                         r  GateKeeper_BD_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 btns_5bits_tri_i[4]
                            (input port)
  Destination:            GateKeeper_BD_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[4].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.252ns  (logic 0.183ns (8.149%)  route 2.068ns (91.851%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.204ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.204ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  btns_5bits_tri_i[4] (IN)
                         net (fo=0)                   0.000     0.000    btns_5bits_tri_i[4]
    T18                  IBUF (Prop_ibuf_I_O)         0.183     0.183 r  btns_5bits_tri_i_IBUF[4]_inst/O
                         net (fo=1, routed)           2.068     2.252    GateKeeper_BD_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[4]
    SLICE_X30Y84         FDRE                                         r  GateKeeper_BD_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[4].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  GateKeeper_BD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    GateKeeper_BD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  GateKeeper_BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=641, routed)         0.838     1.204    GateKeeper_BD_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X30Y84         FDRE                                         r  GateKeeper_BD_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[4].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 btns_5bits_tri_i[1]
                            (input port)
  Destination:            GateKeeper_BD_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.302ns  (logic 0.187ns (8.111%)  route 2.115ns (91.889%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.205ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.205ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R16                                               0.000     0.000 r  btns_5bits_tri_i[1] (IN)
                         net (fo=0)                   0.000     0.000    btns_5bits_tri_i[1]
    R16                  IBUF (Prop_ibuf_I_O)         0.187     0.187 r  btns_5bits_tri_i_IBUF[1]_inst/O
                         net (fo=1, routed)           2.115     2.302    GateKeeper_BD_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[1]
    SLICE_X30Y86         FDRE                                         r  GateKeeper_BD_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  GateKeeper_BD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    GateKeeper_BD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  GateKeeper_BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=641, routed)         0.839     1.205    GateKeeper_BD_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X30Y86         FDRE                                         r  GateKeeper_BD_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            10 Endpoints
Min Delay            10 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            LED[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.862ns  (logic 4.598ns (42.329%)  route 6.264ns (57.671%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F22                                               0.000     0.000 r  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    F22                  IBUF (Prop_ibuf_I_O)         0.972     0.972 r  SW_IBUF[0]_inst/O
                         net (fo=7, routed)           2.730     3.702    GateKeeper_BD_i/control_parametros_0/inst/SW[0]
    SLICE_X112Y51        LUT2 (Prop_lut2_I0_O)        0.124     3.826 r  GateKeeper_BD_i/control_parametros_0/inst/LED[7]_INST_0/O
                         net (fo=1, routed)           3.534     7.360    LED_OBUF[7]
    U14                  OBUF (Prop_obuf_I_O)         3.502    10.862 r  LED_OBUF[7]_inst/O
                         net (fo=0)                   0.000    10.862    LED[7]
    U14                                                               r  LED[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 det_in_2
                            (input port)
  Destination:            det_out_2
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.975ns  (logic 3.712ns (37.209%)  route 6.263ns (62.791%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B19                                               0.000     0.000 r  det_in_2 (IN)
                         net (fo=0)                   0.000     0.000    det_in_2
    B19                  IBUF (Prop_ibuf_I_O)         0.961     0.961 r  det_in_2_IBUF_inst/O
                         net (fo=20, routed)          3.096     4.058    GateKeeper_BD_i/GateKeeper_2/inst/det_in
    SLICE_X113Y64        LUT2 (Prop_lut2_I1_O)        0.124     4.182 r  GateKeeper_BD_i/GateKeeper_2/inst/det_out_INST_0/O
                         net (fo=1, routed)           3.167     7.349    det_out_2_OBUF
    A18                  OBUF (Prop_obuf_I_O)         2.626     9.975 r  det_out_2_OBUF_inst/O
                         net (fo=0)                   0.000     9.975    det_out_2
    A18                                                               r  det_out_2 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            LED[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.673ns  (logic 4.878ns (50.427%)  route 4.795ns (49.573%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F22                                               0.000     0.000 r  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    F22                  IBUF (Prop_ibuf_I_O)         0.972     0.972 r  SW_IBUF[0]_inst/O
                         net (fo=7, routed)           2.932     3.904    GateKeeper_BD_i/control_parametros_0/inst/SW[0]
    SLICE_X112Y51        LUT2 (Prop_lut2_I0_O)        0.152     4.056 r  GateKeeper_BD_i/control_parametros_0/inst/LED[3]_INST_0/O
                         net (fo=1, routed)           1.863     5.919    LED_OBUF[3]
    U21                  OBUF (Prop_obuf_I_O)         3.754     9.673 r  LED_OBUF[3]_inst/O
                         net (fo=0)                   0.000     9.673    LED[3]
    U21                                                               r  LED[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            LED[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.438ns  (logic 4.633ns (49.087%)  route 4.805ns (50.913%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F22                                               0.000     0.000 r  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    F22                  IBUF (Prop_ibuf_I_O)         0.972     0.972 r  SW_IBUF[0]_inst/O
                         net (fo=7, routed)           2.932     3.904    GateKeeper_BD_i/control_parametros_0/inst/SW[0]
    SLICE_X112Y51        LUT2 (Prop_lut2_I0_O)        0.124     4.028 r  GateKeeper_BD_i/control_parametros_0/inst/LED[4]_INST_0/O
                         net (fo=1, routed)           1.873     5.901    LED_OBUF[4]
    V22                  OBUF (Prop_obuf_I_O)         3.537     9.438 r  LED_OBUF[4]_inst/O
                         net (fo=0)                   0.000     9.438    LED[4]
    V22                                                               r  LED[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            LED[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.200ns  (logic 4.627ns (50.292%)  route 4.573ns (49.708%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F22                                               0.000     0.000 r  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    F22                  IBUF (Prop_ibuf_I_O)         0.972     0.972 r  SW_IBUF[0]_inst/O
                         net (fo=7, routed)           2.544     3.516    GateKeeper_BD_i/control_parametros_0/inst/SW[0]
    SLICE_X112Y51        LUT2 (Prop_lut2_I0_O)        0.124     3.640 r  GateKeeper_BD_i/control_parametros_0/inst/LED[5]_INST_0/O
                         net (fo=1, routed)           2.029     5.669    LED_OBUF[5]
    W22                  OBUF (Prop_obuf_I_O)         3.531     9.200 r  LED_OBUF[5]_inst/O
                         net (fo=0)                   0.000     9.200    LED[5]
    W22                                                               r  LED[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            LED[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.166ns  (logic 4.808ns (52.453%)  route 4.358ns (47.547%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F22                                               0.000     0.000 r  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    F22                  IBUF (Prop_ibuf_I_O)         0.972     0.972 r  SW_IBUF[0]_inst/O
                         net (fo=7, routed)           2.544     3.516    GateKeeper_BD_i/control_parametros_0/inst/SW[0]
    SLICE_X112Y51        LUT2 (Prop_lut2_I0_O)        0.117     3.633 r  GateKeeper_BD_i/control_parametros_0/inst/LED[6]_INST_0/O
                         net (fo=1, routed)           1.814     5.447    LED_OBUF[6]
    U19                  OBUF (Prop_obuf_I_O)         3.719     9.166 r  LED_OBUF[6]_inst/O
                         net (fo=0)                   0.000     9.166    LED[6]
    U19                                                               r  LED[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            LED[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.978ns  (logic 4.494ns (56.333%)  route 3.484ns (43.667%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F22                                               0.000     0.000 r  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    F22                  IBUF (Prop_ibuf_I_O)         0.972     0.972 r  SW_IBUF[0]_inst/O
                         net (fo=7, routed)           3.484     4.455    LED_OBUF[0]
    T22                  OBUF (Prop_obuf_I_O)         3.522     7.978 r  LED_OBUF[0]_inst/O
                         net (fo=0)                   0.000     7.978    LED[0]
    T22                                                               r  LED[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            LED[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.846ns  (logic 4.503ns (57.394%)  route 3.343ns (42.606%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F22                                               0.000     0.000 r  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    F22                  IBUF (Prop_ibuf_I_O)         0.972     0.972 r  SW_IBUF[0]_inst/O
                         net (fo=7, routed)           3.343     4.314    LED_OBUF[2]
    U22                  OBUF (Prop_obuf_I_O)         3.531     7.846 r  LED_OBUF[2]_inst/O
                         net (fo=0)                   0.000     7.846    LED[2]
    U22                                                               r  LED[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 det_in_1
                            (input port)
  Destination:            det_out_1
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.707ns  (logic 3.642ns (47.256%)  route 4.065ns (52.744%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 r  det_in_1 (IN)
                         net (fo=0)                   0.000     0.000    det_in_1
    M20                  IBUF (Prop_ibuf_I_O)         0.927     0.927 r  det_in_1_IBUF_inst/O
                         net (fo=20, routed)          1.988     2.914    GateKeeper_BD_i/GateKeeper_1/inst/det_in
    SLICE_X109Y58        LUT2 (Prop_lut2_I1_O)        0.124     3.038 r  GateKeeper_BD_i/GateKeeper_1/inst/det_out_INST_0/O
                         net (fo=1, routed)           2.077     5.116    det_out_1_OBUF
    N20                  OBUF (Prop_obuf_I_O)         2.591     7.707 r  det_out_1_OBUF_inst/O
                         net (fo=0)                   0.000     7.707    det_out_1
    N20                                                               r  det_out_1 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 det_in_0
                            (input port)
  Destination:            det_out_0
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.114ns  (logic 3.660ns (51.444%)  route 3.454ns (48.556%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M19                                               0.000     0.000 r  det_in_0 (IN)
                         net (fo=0)                   0.000     0.000    det_in_0
    M19                  IBUF (Prop_ibuf_I_O)         0.921     0.921 r  det_in_0_IBUF_inst/O
                         net (fo=20, routed)          1.398     2.320    GateKeeper_BD_i/GateKeeper_0/inst/det_in
    SLICE_X113Y60        LUT2 (Prop_lut2_I1_O)        0.124     2.444 r  GateKeeper_BD_i/GateKeeper_0/inst/det_out_INST_0/O
                         net (fo=1, routed)           2.056     4.500    det_out_0_OBUF
    N19                  OBUF (Prop_obuf_I_O)         2.614     7.114 r  det_out_0_OBUF_inst/O
                         net (fo=0)                   0.000     7.114    det_out_0
    N19                                                               r  det_out_0 (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            LED[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.370ns  (logic 1.433ns (60.441%)  route 0.938ns (39.559%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F22                                               0.000     0.000 r  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    F22                  IBUF (Prop_ibuf_I_O)         0.201     0.201 r  SW_IBUF[0]_inst/O
                         net (fo=7, routed)           0.938     1.138    LED_OBUF[2]
    U22                  OBUF (Prop_obuf_I_O)         1.232     2.370 r  LED_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.370    LED[2]
    U22                                                               r  LED[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 det_in_0
                            (input port)
  Destination:            det_out_0
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.393ns  (logic 1.327ns (55.447%)  route 1.066ns (44.553%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M19                                               0.000     0.000 r  det_in_0 (IN)
                         net (fo=0)                   0.000     0.000    det_in_0
    M19                  IBUF (Prop_ibuf_I_O)         0.151     0.151 r  det_in_0_IBUF_inst/O
                         net (fo=20, routed)          0.569     0.720    GateKeeper_BD_i/GateKeeper_0/inst/det_in
    SLICE_X113Y60        LUT2 (Prop_lut2_I1_O)        0.045     0.765 r  GateKeeper_BD_i/GateKeeper_0/inst/det_out_INST_0/O
                         net (fo=1, routed)           0.497     1.262    det_out_0_OBUF
    N19                  OBUF (Prop_obuf_I_O)         1.131     2.393 r  det_out_0_OBUF_inst/O
                         net (fo=0)                   0.000     2.393    det_out_0
    N19                                                               r  det_out_0 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            LED[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.417ns  (logic 1.424ns (58.923%)  route 0.993ns (41.077%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F22                                               0.000     0.000 r  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    F22                  IBUF (Prop_ibuf_I_O)         0.201     0.201 r  SW_IBUF[0]_inst/O
                         net (fo=7, routed)           0.993     1.193    LED_OBUF[0]
    T22                  OBUF (Prop_obuf_I_O)         1.223     2.417 r  LED_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.417    LED[0]
    T22                                                               r  LED[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 det_in_1
                            (input port)
  Destination:            det_out_1
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.731ns  (logic 1.310ns (47.957%)  route 1.421ns (52.043%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 r  det_in_1 (IN)
                         net (fo=0)                   0.000     0.000    det_in_1
    M20                  IBUF (Prop_ibuf_I_O)         0.156     0.156 r  det_in_1_IBUF_inst/O
                         net (fo=20, routed)          0.920     1.076    GateKeeper_BD_i/GateKeeper_1/inst/det_in
    SLICE_X109Y58        LUT2 (Prop_lut2_I1_O)        0.045     1.121 r  GateKeeper_BD_i/GateKeeper_1/inst/det_out_INST_0/O
                         net (fo=1, routed)           0.501     1.622    det_out_1_OBUF
    N20                  OBUF (Prop_obuf_I_O)         1.109     2.731 r  det_out_1_OBUF_inst/O
                         net (fo=0)                   0.000     2.731    det_out_1
    N20                                                               r  det_out_1 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            LED[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.931ns  (logic 1.531ns (52.228%)  route 1.400ns (47.772%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F22                                               0.000     0.000 r  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    F22                  IBUF (Prop_ibuf_I_O)         0.201     0.201 r  SW_IBUF[0]_inst/O
                         net (fo=7, routed)           1.003     1.204    GateKeeper_BD_i/control_parametros_0/inst/SW[0]
    SLICE_X112Y51        LUT2 (Prop_lut2_I0_O)        0.049     1.253 r  GateKeeper_BD_i/control_parametros_0/inst/LED[6]_INST_0/O
                         net (fo=1, routed)           0.397     1.650    LED_OBUF[6]
    U19                  OBUF (Prop_obuf_I_O)         1.281     2.931 r  LED_OBUF[6]_inst/O
                         net (fo=0)                   0.000     2.931    LED[6]
    U19                                                               r  LED[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            LED[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.939ns  (logic 1.478ns (50.279%)  route 1.461ns (49.721%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F22                                               0.000     0.000 r  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    F22                  IBUF (Prop_ibuf_I_O)         0.201     0.201 r  SW_IBUF[0]_inst/O
                         net (fo=7, routed)           1.003     1.204    GateKeeper_BD_i/control_parametros_0/inst/SW[0]
    SLICE_X112Y51        LUT2 (Prop_lut2_I0_O)        0.045     1.249 r  GateKeeper_BD_i/control_parametros_0/inst/LED[5]_INST_0/O
                         net (fo=1, routed)           0.458     1.707    LED_OBUF[5]
    W22                  OBUF (Prop_obuf_I_O)         1.232     2.939 r  LED_OBUF[5]_inst/O
                         net (fo=0)                   0.000     2.939    LED[5]
    W22                                                               r  LED[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            LED[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.043ns  (logic 1.483ns (48.738%)  route 1.560ns (51.262%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F22                                               0.000     0.000 r  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    F22                  IBUF (Prop_ibuf_I_O)         0.201     0.201 r  SW_IBUF[0]_inst/O
                         net (fo=7, routed)           1.138     1.339    GateKeeper_BD_i/control_parametros_0/inst/SW[0]
    SLICE_X112Y51        LUT2 (Prop_lut2_I0_O)        0.045     1.384 r  GateKeeper_BD_i/control_parametros_0/inst/LED[4]_INST_0/O
                         net (fo=1, routed)           0.422     1.806    LED_OBUF[4]
    V22                  OBUF (Prop_obuf_I_O)         1.238     3.043 r  LED_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.043    LED[4]
    V22                                                               r  LED[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            LED[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.105ns  (logic 1.549ns (49.890%)  route 1.556ns (50.110%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F22                                               0.000     0.000 r  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    F22                  IBUF (Prop_ibuf_I_O)         0.201     0.201 r  SW_IBUF[0]_inst/O
                         net (fo=7, routed)           1.138     1.339    GateKeeper_BD_i/control_parametros_0/inst/SW[0]
    SLICE_X112Y51        LUT2 (Prop_lut2_I0_O)        0.045     1.384 r  GateKeeper_BD_i/control_parametros_0/inst/LED[3]_INST_0/O
                         net (fo=1, routed)           0.418     1.802    LED_OBUF[3]
    U21                  OBUF (Prop_obuf_I_O)         1.304     3.105 r  LED_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.105    LED[3]
    U21                                                               r  LED[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 det_in_2
                            (input port)
  Destination:            det_out_2
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.576ns  (logic 1.378ns (38.537%)  route 2.198ns (61.463%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B19                                               0.000     0.000 r  det_in_2 (IN)
                         net (fo=0)                   0.000     0.000    det_in_2
    B19                  IBUF (Prop_ibuf_I_O)         0.190     0.190 r  det_in_2_IBUF_inst/O
                         net (fo=20, routed)          1.280     1.471    GateKeeper_BD_i/GateKeeper_2/inst/det_in
    SLICE_X113Y64        LUT2 (Prop_lut2_I1_O)        0.045     1.516 r  GateKeeper_BD_i/GateKeeper_2/inst/det_out_INST_0/O
                         net (fo=1, routed)           0.918     2.433    det_out_2_OBUF
    A18                  OBUF (Prop_obuf_I_O)         1.143     3.576 r  det_out_2_OBUF_inst/O
                         net (fo=0)                   0.000     3.576    det_out_2
    A18                                                               r  det_out_2 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            LED[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.623ns  (logic 1.449ns (39.987%)  route 2.174ns (60.013%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F22                                               0.000     0.000 r  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    F22                  IBUF (Prop_ibuf_I_O)         0.201     0.201 r  SW_IBUF[0]_inst/O
                         net (fo=7, routed)           1.032     1.233    GateKeeper_BD_i/control_parametros_0/inst/SW[0]
    SLICE_X112Y51        LUT2 (Prop_lut2_I0_O)        0.045     1.278 r  GateKeeper_BD_i/control_parametros_0/inst/LED[7]_INST_0/O
                         net (fo=1, routed)           1.142     2.420    LED_OBUF[7]
    U14                  OBUF (Prop_obuf_I_O)         1.203     3.623 r  LED_OBUF[7]_inst/O
                         net (fo=0)                   0.000     3.623    LED[7]
    U14                                                               r  LED[7] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_100MHz_GateKeeper_BD_clk_wiz_0_0
  To Clock:  

Max Delay             5 Endpoints
Min Delay             5 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 GateKeeper_BD_i/control_parametros_0/inst/window0_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.598ns  (logic 4.082ns (47.478%)  route 4.516ns (52.522%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    GateKeeper_BD_i/clk_wiz_0/inst/clk_100MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=170, routed)         1.867    -0.745    GateKeeper_BD_i/control_parametros_0/inst/clk
    SLICE_X109Y52        FDRE                                         r  GateKeeper_BD_i/control_parametros_0/inst/window0_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y52        FDRE (Prop_fdre_C_Q)         0.456    -0.289 r  GateKeeper_BD_i/control_parametros_0/inst/window0_reg[4]/Q
                         net (fo=3, routed)           0.982     0.693    GateKeeper_BD_i/control_parametros_0/inst/window0[4]
    SLICE_X112Y51        LUT2 (Prop_lut2_I1_O)        0.124     0.817 r  GateKeeper_BD_i/control_parametros_0/inst/LED[7]_INST_0/O
                         net (fo=1, routed)           3.534     4.351    LED_OBUF[7]
    U14                  OBUF (Prop_obuf_I_O)         3.502     7.853 r  LED_OBUF[7]_inst/O
                         net (fo=0)                   0.000     7.853    LED[7]
    U14                                                               r  LED[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 GateKeeper_BD_i/control_parametros_0/inst/window0_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.252ns  (logic 4.111ns (56.687%)  route 3.141ns (43.313%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    GateKeeper_BD_i/clk_wiz_0/inst/clk_100MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=170, routed)         1.866    -0.746    GateKeeper_BD_i/control_parametros_0/inst/clk
    SLICE_X109Y54        FDRE                                         r  GateKeeper_BD_i/control_parametros_0/inst/window0_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y54        FDRE (Prop_fdre_C_Q)         0.456    -0.290 r  GateKeeper_BD_i/control_parametros_0/inst/window0_reg[2]/Q
                         net (fo=3, routed)           1.112     0.823    GateKeeper_BD_i/control_parametros_0/inst/window0[2]
    SLICE_X112Y51        LUT2 (Prop_lut2_I1_O)        0.124     0.947 r  GateKeeper_BD_i/control_parametros_0/inst/LED[5]_INST_0/O
                         net (fo=1, routed)           2.029     2.976    LED_OBUF[5]
    W22                  OBUF (Prop_obuf_I_O)         3.531     6.507 r  LED_OBUF[5]_inst/O
                         net (fo=0)                   0.000     6.507    LED[5]
    W22                                                               r  LED[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 GateKeeper_BD_i/control_parametros_0/inst/window0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.947ns  (logic 4.117ns (59.258%)  route 2.831ns (40.742%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    GateKeeper_BD_i/clk_wiz_0/inst/clk_100MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=170, routed)         1.866    -0.746    GateKeeper_BD_i/control_parametros_0/inst/clk
    SLICE_X109Y53        FDRE                                         r  GateKeeper_BD_i/control_parametros_0/inst/window0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y53        FDRE (Prop_fdre_C_Q)         0.456    -0.290 r  GateKeeper_BD_i/control_parametros_0/inst/window0_reg[1]/Q
                         net (fo=3, routed)           0.958     0.668    GateKeeper_BD_i/control_parametros_0/inst/window0[1]
    SLICE_X112Y51        LUT2 (Prop_lut2_I1_O)        0.124     0.792 r  GateKeeper_BD_i/control_parametros_0/inst/LED[4]_INST_0/O
                         net (fo=1, routed)           1.873     2.665    LED_OBUF[4]
    V22                  OBUF (Prop_obuf_I_O)         3.537     6.202 r  LED_OBUF[4]_inst/O
                         net (fo=0)                   0.000     6.202    LED[4]
    V22                                                               r  LED[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 GateKeeper_BD_i/control_parametros_0/inst/window0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.918ns  (logic 4.360ns (63.021%)  route 2.558ns (36.979%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    GateKeeper_BD_i/clk_wiz_0/inst/clk_100MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=170, routed)         1.869    -0.743    GateKeeper_BD_i/control_parametros_0/inst/clk
    SLICE_X110Y52        FDRE                                         r  GateKeeper_BD_i/control_parametros_0/inst/window0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y52        FDRE (Prop_fdre_C_Q)         0.456    -0.287 r  GateKeeper_BD_i/control_parametros_0/inst/window0_reg[0]/Q
                         net (fo=4, routed)           0.695     0.409    GateKeeper_BD_i/control_parametros_0/inst/window0[0]
    SLICE_X112Y51        LUT2 (Prop_lut2_I1_O)        0.150     0.559 r  GateKeeper_BD_i/control_parametros_0/inst/LED[3]_INST_0/O
                         net (fo=1, routed)           1.863     2.422    LED_OBUF[3]
    U21                  OBUF (Prop_obuf_I_O)         3.754     6.175 r  LED_OBUF[3]_inst/O
                         net (fo=0)                   0.000     6.175    LED[3]
    U21                                                               r  LED[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 GateKeeper_BD_i/control_parametros_0/inst/window0_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.909ns  (logic 4.328ns (62.648%)  route 2.581ns (37.352%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    GateKeeper_BD_i/clk_wiz_0/inst/clk_100MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=170, routed)         1.867    -0.745    GateKeeper_BD_i/control_parametros_0/inst/clk
    SLICE_X109Y52        FDRE                                         r  GateKeeper_BD_i/control_parametros_0/inst/window0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y52        FDRE (Prop_fdre_C_Q)         0.456    -0.289 r  GateKeeper_BD_i/control_parametros_0/inst/window0_reg[3]/Q
                         net (fo=3, routed)           0.767     0.478    GateKeeper_BD_i/control_parametros_0/inst/window0[3]
    SLICE_X112Y51        LUT2 (Prop_lut2_I1_O)        0.153     0.631 r  GateKeeper_BD_i/control_parametros_0/inst/LED[6]_INST_0/O
                         net (fo=1, routed)           1.814     2.445    LED_OBUF[6]
    U19                  OBUF (Prop_obuf_I_O)         3.719     6.164 r  LED_OBUF[6]_inst/O
                         net (fo=0)                   0.000     6.164    LED[6]
    U19                                                               r  LED[6] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 GateKeeper_BD_i/control_parametros_0/inst/window0_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.132ns  (logic 1.471ns (69.013%)  route 0.661ns (30.987%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    GateKeeper_BD_i/clk_wiz_0/inst/clk_100MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=170, routed)         0.638    -0.541    GateKeeper_BD_i/control_parametros_0/inst/clk
    SLICE_X109Y52        FDRE                                         r  GateKeeper_BD_i/control_parametros_0/inst/window0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y52        FDRE (Prop_fdre_C_Q)         0.141    -0.400 r  GateKeeper_BD_i/control_parametros_0/inst/window0_reg[3]/Q
                         net (fo=3, routed)           0.264    -0.136    GateKeeper_BD_i/control_parametros_0/inst/window0[3]
    SLICE_X112Y51        LUT2 (Prop_lut2_I1_O)        0.049    -0.087 r  GateKeeper_BD_i/control_parametros_0/inst/LED[6]_INST_0/O
                         net (fo=1, routed)           0.397     0.310    LED_OBUF[6]
    U19                  OBUF (Prop_obuf_I_O)         1.281     1.591 r  LED_OBUF[6]_inst/O
                         net (fo=0)                   0.000     1.591    LED[6]
    U19                                                               r  LED[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 GateKeeper_BD_i/control_parametros_0/inst/window0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.140ns  (logic 1.488ns (69.520%)  route 0.652ns (30.480%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    GateKeeper_BD_i/clk_wiz_0/inst/clk_100MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=170, routed)         0.639    -0.540    GateKeeper_BD_i/control_parametros_0/inst/clk
    SLICE_X110Y52        FDRE                                         r  GateKeeper_BD_i/control_parametros_0/inst/window0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y52        FDRE (Prop_fdre_C_Q)         0.141    -0.399 r  GateKeeper_BD_i/control_parametros_0/inst/window0_reg[0]/Q
                         net (fo=4, routed)           0.234    -0.164    GateKeeper_BD_i/control_parametros_0/inst/window0[0]
    SLICE_X112Y51        LUT2 (Prop_lut2_I1_O)        0.043    -0.121 r  GateKeeper_BD_i/control_parametros_0/inst/LED[3]_INST_0/O
                         net (fo=1, routed)           0.418     0.297    LED_OBUF[3]
    U21                  OBUF (Prop_obuf_I_O)         1.304     1.600 r  LED_OBUF[3]_inst/O
                         net (fo=0)                   0.000     1.600    LED[3]
    U21                                                               r  LED[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 GateKeeper_BD_i/control_parametros_0/inst/window0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.198ns  (logic 1.424ns (64.765%)  route 0.775ns (35.235%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    GateKeeper_BD_i/clk_wiz_0/inst/clk_100MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=170, routed)         0.637    -0.542    GateKeeper_BD_i/control_parametros_0/inst/clk
    SLICE_X109Y53        FDRE                                         r  GateKeeper_BD_i/control_parametros_0/inst/window0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y53        FDRE (Prop_fdre_C_Q)         0.141    -0.401 r  GateKeeper_BD_i/control_parametros_0/inst/window0_reg[1]/Q
                         net (fo=3, routed)           0.353    -0.048    GateKeeper_BD_i/control_parametros_0/inst/window0[1]
    SLICE_X112Y51        LUT2 (Prop_lut2_I1_O)        0.045    -0.003 r  GateKeeper_BD_i/control_parametros_0/inst/LED[4]_INST_0/O
                         net (fo=1, routed)           0.422     0.419    LED_OBUF[4]
    V22                  OBUF (Prop_obuf_I_O)         1.238     1.657 r  LED_OBUF[4]_inst/O
                         net (fo=0)                   0.000     1.657    LED[4]
    V22                                                               r  LED[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 GateKeeper_BD_i/control_parametros_0/inst/window0_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.274ns  (logic 1.418ns (62.351%)  route 0.856ns (37.649%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    GateKeeper_BD_i/clk_wiz_0/inst/clk_100MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=170, routed)         0.637    -0.542    GateKeeper_BD_i/control_parametros_0/inst/clk
    SLICE_X109Y54        FDRE                                         r  GateKeeper_BD_i/control_parametros_0/inst/window0_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y54        FDRE (Prop_fdre_C_Q)         0.141    -0.401 r  GateKeeper_BD_i/control_parametros_0/inst/window0_reg[2]/Q
                         net (fo=3, routed)           0.398    -0.002    GateKeeper_BD_i/control_parametros_0/inst/window0[2]
    SLICE_X112Y51        LUT2 (Prop_lut2_I1_O)        0.045     0.043 r  GateKeeper_BD_i/control_parametros_0/inst/LED[5]_INST_0/O
                         net (fo=1, routed)           0.458     0.501    LED_OBUF[5]
    W22                  OBUF (Prop_obuf_I_O)         1.232     1.733 r  LED_OBUF[5]_inst/O
                         net (fo=0)                   0.000     1.733    LED[5]
    W22                                                               r  LED[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 GateKeeper_BD_i/control_parametros_0/inst/window0_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.848ns  (logic 1.389ns (48.780%)  route 1.459ns (51.220%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    GateKeeper_BD_i/clk_wiz_0/inst/clk_100MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=170, routed)         0.638    -0.541    GateKeeper_BD_i/control_parametros_0/inst/clk
    SLICE_X109Y52        FDRE                                         r  GateKeeper_BD_i/control_parametros_0/inst/window0_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y52        FDRE (Prop_fdre_C_Q)         0.141    -0.400 r  GateKeeper_BD_i/control_parametros_0/inst/window0_reg[4]/Q
                         net (fo=3, routed)           0.317    -0.083    GateKeeper_BD_i/control_parametros_0/inst/window0[4]
    SLICE_X112Y51        LUT2 (Prop_lut2_I1_O)        0.045    -0.038 r  GateKeeper_BD_i/control_parametros_0/inst/LED[7]_INST_0/O
                         net (fo=1, routed)           1.142     1.104    LED_OBUF[7]
    U14                  OBUF (Prop_obuf_I_O)         1.203     2.307 r  LED_OBUF[7]_inst/O
                         net (fo=0)                   0.000     2.307    LED[7]
    U14                                                               r  LED[7] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_400MHz_GateKeeper_BD_clk_wiz_0_0
  To Clock:  

Max Delay             3 Endpoints
Min Delay             3 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 GateKeeper_BD_i/GateKeeper_2/inst/GateKeeper_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_400MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            det_out_2
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.386ns  (logic 3.206ns (43.408%)  route 4.180ns (56.592%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_400MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    GateKeeper_BD_i/clk_wiz_0/inst/clk_400MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=78, routed)          1.867    -0.745    GateKeeper_BD_i/GateKeeper_2/inst/clk
    SLICE_X113Y58        FDRE                                         r  GateKeeper_BD_i/GateKeeper_2/inst/GateKeeper_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y58        FDRE (Prop_fdre_C_Q)         0.456    -0.289 r  GateKeeper_BD_i/GateKeeper_2/inst/GateKeeper_reg/Q
                         net (fo=2, routed)           1.013     0.724    GateKeeper_BD_i/GateKeeper_2/inst/GateKeeper
    SLICE_X113Y64        LUT2 (Prop_lut2_I0_O)        0.124     0.848 r  GateKeeper_BD_i/GateKeeper_2/inst/det_out_INST_0/O
                         net (fo=1, routed)           3.167     4.015    det_out_2_OBUF
    A18                  OBUF (Prop_obuf_I_O)         2.626     6.641 r  det_out_2_OBUF_inst/O
                         net (fo=0)                   0.000     6.641    det_out_2
    A18                                                               r  det_out_2 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 GateKeeper_BD_i/GateKeeper_1/inst/GateKeeper_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_400MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            det_out_1
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.281ns  (logic 3.171ns (50.492%)  route 3.110ns (49.508%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_400MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    GateKeeper_BD_i/clk_wiz_0/inst/clk_400MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=78, routed)          1.787    -0.825    GateKeeper_BD_i/GateKeeper_1/inst/clk
    SLICE_X105Y58        FDRE                                         r  GateKeeper_BD_i/GateKeeper_1/inst/GateKeeper_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y58        FDRE (Prop_fdre_C_Q)         0.456    -0.369 r  GateKeeper_BD_i/GateKeeper_1/inst/GateKeeper_reg/Q
                         net (fo=2, routed)           1.032     0.664    GateKeeper_BD_i/GateKeeper_1/inst/GateKeeper
    SLICE_X109Y58        LUT2 (Prop_lut2_I0_O)        0.124     0.788 r  GateKeeper_BD_i/GateKeeper_1/inst/det_out_INST_0/O
                         net (fo=1, routed)           2.077     2.865    det_out_1_OBUF
    N20                  OBUF (Prop_obuf_I_O)         2.591     5.457 r  det_out_1_OBUF_inst/O
                         net (fo=0)                   0.000     5.457    det_out_1
    N20                                                               r  det_out_1 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 GateKeeper_BD_i/GateKeeper_0/inst/GateKeeper_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_400MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            det_out_0
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.121ns  (logic 3.194ns (52.186%)  route 2.927ns (47.814%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_400MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    GateKeeper_BD_i/clk_wiz_0/inst/clk_400MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=78, routed)          1.868    -0.744    GateKeeper_BD_i/GateKeeper_0/inst/clk
    SLICE_X113Y54        FDRE                                         r  GateKeeper_BD_i/GateKeeper_0/inst/GateKeeper_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y54        FDRE (Prop_fdre_C_Q)         0.456    -0.288 r  GateKeeper_BD_i/GateKeeper_0/inst/GateKeeper_reg/Q
                         net (fo=2, routed)           0.871     0.583    GateKeeper_BD_i/GateKeeper_0/inst/GateKeeper
    SLICE_X113Y60        LUT2 (Prop_lut2_I0_O)        0.124     0.707 r  GateKeeper_BD_i/GateKeeper_0/inst/det_out_INST_0/O
                         net (fo=1, routed)           2.056     2.763    det_out_0_OBUF
    N19                  OBUF (Prop_obuf_I_O)         2.614     5.377 r  det_out_0_OBUF_inst/O
                         net (fo=0)                   0.000     5.377    det_out_0
    N19                                                               r  det_out_0 (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 GateKeeper_BD_i/GateKeeper_0/inst/GateKeeper_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_400MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            det_out_0
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.141ns  (logic 1.317ns (61.527%)  route 0.824ns (38.473%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_400MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    GateKeeper_BD_i/clk_wiz_0/inst/clk_400MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=78, routed)          0.638    -0.541    GateKeeper_BD_i/GateKeeper_0/inst/clk
    SLICE_X113Y54        FDRE                                         r  GateKeeper_BD_i/GateKeeper_0/inst/GateKeeper_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y54        FDRE (Prop_fdre_C_Q)         0.141    -0.400 r  GateKeeper_BD_i/GateKeeper_0/inst/GateKeeper_reg/Q
                         net (fo=2, routed)           0.327    -0.073    GateKeeper_BD_i/GateKeeper_0/inst/GateKeeper
    SLICE_X113Y60        LUT2 (Prop_lut2_I0_O)        0.045    -0.028 r  GateKeeper_BD_i/GateKeeper_0/inst/det_out_INST_0/O
                         net (fo=1, routed)           0.497     0.469    det_out_0_OBUF
    N19                  OBUF (Prop_obuf_I_O)         1.131     1.600 r  det_out_0_OBUF_inst/O
                         net (fo=0)                   0.000     1.600    det_out_0
    N19                                                               r  det_out_0 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 GateKeeper_BD_i/GateKeeper_1/inst/GateKeeper_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_400MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            det_out_1
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.214ns  (logic 1.295ns (58.468%)  route 0.920ns (41.532%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_400MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    GateKeeper_BD_i/clk_wiz_0/inst/clk_400MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=78, routed)          0.609    -0.570    GateKeeper_BD_i/GateKeeper_1/inst/clk
    SLICE_X105Y58        FDRE                                         r  GateKeeper_BD_i/GateKeeper_1/inst/GateKeeper_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y58        FDRE (Prop_fdre_C_Q)         0.141    -0.429 r  GateKeeper_BD_i/GateKeeper_1/inst/GateKeeper_reg/Q
                         net (fo=2, routed)           0.418    -0.010    GateKeeper_BD_i/GateKeeper_1/inst/GateKeeper
    SLICE_X109Y58        LUT2 (Prop_lut2_I0_O)        0.045     0.035 r  GateKeeper_BD_i/GateKeeper_1/inst/det_out_INST_0/O
                         net (fo=1, routed)           0.501     0.536    det_out_1_OBUF
    N20                  OBUF (Prop_obuf_I_O)         1.109     1.645 r  det_out_1_OBUF_inst/O
                         net (fo=0)                   0.000     1.645    det_out_1
    N20                                                               r  det_out_1 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 GateKeeper_BD_i/GateKeeper_2/inst/GateKeeper_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_400MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            det_out_2
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.616ns  (logic 1.329ns (50.806%)  route 1.287ns (49.194%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_400MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    GateKeeper_BD_i/clk_wiz_0/inst/clk_400MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=78, routed)          0.637    -0.542    GateKeeper_BD_i/GateKeeper_2/inst/clk
    SLICE_X113Y58        FDRE                                         r  GateKeeper_BD_i/GateKeeper_2/inst/GateKeeper_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y58        FDRE (Prop_fdre_C_Q)         0.141    -0.401 r  GateKeeper_BD_i/GateKeeper_2/inst/GateKeeper_reg/Q
                         net (fo=2, routed)           0.369    -0.032    GateKeeper_BD_i/GateKeeper_2/inst/GateKeeper
    SLICE_X113Y64        LUT2 (Prop_lut2_I0_O)        0.045     0.013 r  GateKeeper_BD_i/GateKeeper_2/inst/det_out_INST_0/O
                         net (fo=1, routed)           0.918     0.931    det_out_2_OBUF
    A18                  OBUF (Prop_obuf_I_O)         1.143     2.074 r  det_out_2_OBUF_inst/O
                         net (fo=0)                   0.000     2.074    det_out_2
    A18                                                               r  det_out_2 (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_GateKeeper_BD_clk_wiz_0_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_GateKeeper_BD_clk_wiz_0_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.437ns  (logic 0.029ns (2.018%)  route 1.408ns (97.982%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_GateKeeper_BD_clk_wiz_0_0 fall edge)
                                                      5.000     5.000 f  
    Y9                                                0.000     5.000 f  GCLK (IN)
                         net (fo=0)                   0.000     5.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     5.446 f  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     5.926    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.204     2.722 f  GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.564     3.286    GateKeeper_BD_i/clk_wiz_0/inst/clkfbout_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     3.315 f  GateKeeper_BD_i/clk_wiz_0/inst/clkf_buf/O
                         net (fo=1, routed)           0.844     4.159    GateKeeper_BD_i/clk_wiz_0/inst/clkfbout_buf_GateKeeper_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   f  GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_GateKeeper_BD_clk_wiz_0_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.349ns  (logic 0.091ns (2.717%)  route 3.258ns (97.283%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.582    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.438    -4.856 r  GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.691    -3.165    GateKeeper_BD_i/clk_wiz_0/inst/clkfbout_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -3.074 r  GateKeeper_BD_i/clk_wiz_0/inst/clkf_buf/O
                         net (fo=1, routed)           1.567    -1.506    GateKeeper_BD_i/clk_wiz_0/inst/clkfbout_buf_GateKeeper_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   r  GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_100MHz_GateKeeper_BD_clk_wiz_0_0

Max Delay            11 Endpoints
Min Delay            11 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 JA10
                            (input port)
  Destination:            GateKeeper_BD_i/UART_Rx_0/inst/FSM_onehot_ctrlRx_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.330ns  (logic 1.766ns (21.199%)  route 6.564ns (78.801%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -1.464ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.464ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA8                                               0.000     0.000 f  JA10 (IN)
                         net (fo=0)                   0.000     0.000    JA10
    AA8                  IBUF (Prop_ibuf_I_O)         1.518     1.518 f  JA10_IBUF_inst/O
                         net (fo=6, routed)           5.539     7.057    GateKeeper_BD_i/UART_Rx_0/inst/PinRx
    SLICE_X102Y60        LUT4 (Prop_lut4_I2_O)        0.124     7.181 r  GateKeeper_BD_i/UART_Rx_0/inst/FSM_onehot_ctrlRx[5]_i_3/O
                         net (fo=1, routed)           0.494     7.675    GateKeeper_BD_i/UART_Rx_0/inst/o1/FSM_onehot_ctrlRx_reg[0]_0
    SLICE_X102Y60        LUT6 (Prop_lut6_I2_O)        0.124     7.799 r  GateKeeper_BD_i/UART_Rx_0/inst/o1/FSM_onehot_ctrlRx[5]_i_1/O
                         net (fo=6, routed)           0.531     8.330    GateKeeper_BD_i/UART_Rx_0/inst/o1_n_2
    SLICE_X102Y60        FDRE                                         r  GateKeeper_BD_i/UART_Rx_0/inst/FSM_onehot_ctrlRx_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.582    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    -4.856 r  GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    -3.165    GateKeeper_BD_i/clk_wiz_0/inst/clk_100MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.074 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=170, routed)         1.610    -1.464    GateKeeper_BD_i/UART_Rx_0/inst/clk
    SLICE_X102Y60        FDRE                                         r  GateKeeper_BD_i/UART_Rx_0/inst/FSM_onehot_ctrlRx_reg[0]/C

Slack:                    inf
  Source:                 JA10
                            (input port)
  Destination:            GateKeeper_BD_i/UART_Rx_0/inst/FSM_onehot_ctrlRx_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.330ns  (logic 1.766ns (21.199%)  route 6.564ns (78.801%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -1.464ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.464ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA8                                               0.000     0.000 f  JA10 (IN)
                         net (fo=0)                   0.000     0.000    JA10
    AA8                  IBUF (Prop_ibuf_I_O)         1.518     1.518 f  JA10_IBUF_inst/O
                         net (fo=6, routed)           5.539     7.057    GateKeeper_BD_i/UART_Rx_0/inst/PinRx
    SLICE_X102Y60        LUT4 (Prop_lut4_I2_O)        0.124     7.181 r  GateKeeper_BD_i/UART_Rx_0/inst/FSM_onehot_ctrlRx[5]_i_3/O
                         net (fo=1, routed)           0.494     7.675    GateKeeper_BD_i/UART_Rx_0/inst/o1/FSM_onehot_ctrlRx_reg[0]_0
    SLICE_X102Y60        LUT6 (Prop_lut6_I2_O)        0.124     7.799 r  GateKeeper_BD_i/UART_Rx_0/inst/o1/FSM_onehot_ctrlRx[5]_i_1/O
                         net (fo=6, routed)           0.531     8.330    GateKeeper_BD_i/UART_Rx_0/inst/o1_n_2
    SLICE_X102Y60        FDRE                                         r  GateKeeper_BD_i/UART_Rx_0/inst/FSM_onehot_ctrlRx_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.582    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    -4.856 r  GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    -3.165    GateKeeper_BD_i/clk_wiz_0/inst/clk_100MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.074 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=170, routed)         1.610    -1.464    GateKeeper_BD_i/UART_Rx_0/inst/clk
    SLICE_X102Y60        FDRE                                         r  GateKeeper_BD_i/UART_Rx_0/inst/FSM_onehot_ctrlRx_reg[1]/C

Slack:                    inf
  Source:                 JA10
                            (input port)
  Destination:            GateKeeper_BD_i/UART_Rx_0/inst/FSM_onehot_ctrlRx_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.330ns  (logic 1.766ns (21.199%)  route 6.564ns (78.801%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -1.464ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.464ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA8                                               0.000     0.000 f  JA10 (IN)
                         net (fo=0)                   0.000     0.000    JA10
    AA8                  IBUF (Prop_ibuf_I_O)         1.518     1.518 f  JA10_IBUF_inst/O
                         net (fo=6, routed)           5.539     7.057    GateKeeper_BD_i/UART_Rx_0/inst/PinRx
    SLICE_X102Y60        LUT4 (Prop_lut4_I2_O)        0.124     7.181 r  GateKeeper_BD_i/UART_Rx_0/inst/FSM_onehot_ctrlRx[5]_i_3/O
                         net (fo=1, routed)           0.494     7.675    GateKeeper_BD_i/UART_Rx_0/inst/o1/FSM_onehot_ctrlRx_reg[0]_0
    SLICE_X102Y60        LUT6 (Prop_lut6_I2_O)        0.124     7.799 r  GateKeeper_BD_i/UART_Rx_0/inst/o1/FSM_onehot_ctrlRx[5]_i_1/O
                         net (fo=6, routed)           0.531     8.330    GateKeeper_BD_i/UART_Rx_0/inst/o1_n_2
    SLICE_X102Y60        FDRE                                         r  GateKeeper_BD_i/UART_Rx_0/inst/FSM_onehot_ctrlRx_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.582    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    -4.856 r  GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    -3.165    GateKeeper_BD_i/clk_wiz_0/inst/clk_100MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.074 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=170, routed)         1.610    -1.464    GateKeeper_BD_i/UART_Rx_0/inst/clk
    SLICE_X102Y60        FDRE                                         r  GateKeeper_BD_i/UART_Rx_0/inst/FSM_onehot_ctrlRx_reg[2]/C

Slack:                    inf
  Source:                 JA10
                            (input port)
  Destination:            GateKeeper_BD_i/UART_Rx_0/inst/FSM_onehot_ctrlRx_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.330ns  (logic 1.766ns (21.199%)  route 6.564ns (78.801%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -1.464ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.464ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA8                                               0.000     0.000 f  JA10 (IN)
                         net (fo=0)                   0.000     0.000    JA10
    AA8                  IBUF (Prop_ibuf_I_O)         1.518     1.518 f  JA10_IBUF_inst/O
                         net (fo=6, routed)           5.539     7.057    GateKeeper_BD_i/UART_Rx_0/inst/PinRx
    SLICE_X102Y60        LUT4 (Prop_lut4_I2_O)        0.124     7.181 r  GateKeeper_BD_i/UART_Rx_0/inst/FSM_onehot_ctrlRx[5]_i_3/O
                         net (fo=1, routed)           0.494     7.675    GateKeeper_BD_i/UART_Rx_0/inst/o1/FSM_onehot_ctrlRx_reg[0]_0
    SLICE_X102Y60        LUT6 (Prop_lut6_I2_O)        0.124     7.799 r  GateKeeper_BD_i/UART_Rx_0/inst/o1/FSM_onehot_ctrlRx[5]_i_1/O
                         net (fo=6, routed)           0.531     8.330    GateKeeper_BD_i/UART_Rx_0/inst/o1_n_2
    SLICE_X102Y60        FDRE                                         r  GateKeeper_BD_i/UART_Rx_0/inst/FSM_onehot_ctrlRx_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.582    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    -4.856 r  GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    -3.165    GateKeeper_BD_i/clk_wiz_0/inst/clk_100MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.074 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=170, routed)         1.610    -1.464    GateKeeper_BD_i/UART_Rx_0/inst/clk
    SLICE_X102Y60        FDRE                                         r  GateKeeper_BD_i/UART_Rx_0/inst/FSM_onehot_ctrlRx_reg[3]/C

Slack:                    inf
  Source:                 JA10
                            (input port)
  Destination:            GateKeeper_BD_i/UART_Rx_0/inst/FSM_onehot_ctrlRx_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.145ns  (logic 1.766ns (21.681%)  route 6.379ns (78.319%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -1.463ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.463ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA8                                               0.000     0.000 f  JA10 (IN)
                         net (fo=0)                   0.000     0.000    JA10
    AA8                  IBUF (Prop_ibuf_I_O)         1.518     1.518 f  JA10_IBUF_inst/O
                         net (fo=6, routed)           5.539     7.057    GateKeeper_BD_i/UART_Rx_0/inst/PinRx
    SLICE_X102Y60        LUT4 (Prop_lut4_I2_O)        0.124     7.181 r  GateKeeper_BD_i/UART_Rx_0/inst/FSM_onehot_ctrlRx[5]_i_3/O
                         net (fo=1, routed)           0.494     7.675    GateKeeper_BD_i/UART_Rx_0/inst/o1/FSM_onehot_ctrlRx_reg[0]_0
    SLICE_X102Y60        LUT6 (Prop_lut6_I2_O)        0.124     7.799 r  GateKeeper_BD_i/UART_Rx_0/inst/o1/FSM_onehot_ctrlRx[5]_i_1/O
                         net (fo=6, routed)           0.346     8.145    GateKeeper_BD_i/UART_Rx_0/inst/o1_n_2
    SLICE_X102Y58        FDRE                                         r  GateKeeper_BD_i/UART_Rx_0/inst/FSM_onehot_ctrlRx_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.582    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    -4.856 r  GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    -3.165    GateKeeper_BD_i/clk_wiz_0/inst/clk_100MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.074 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=170, routed)         1.611    -1.463    GateKeeper_BD_i/UART_Rx_0/inst/clk
    SLICE_X102Y58        FDRE                                         r  GateKeeper_BD_i/UART_Rx_0/inst/FSM_onehot_ctrlRx_reg[4]/C

Slack:                    inf
  Source:                 JA10
                            (input port)
  Destination:            GateKeeper_BD_i/UART_Rx_0/inst/FSM_onehot_ctrlRx_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.145ns  (logic 1.766ns (21.681%)  route 6.379ns (78.319%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -1.463ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.463ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA8                                               0.000     0.000 f  JA10 (IN)
                         net (fo=0)                   0.000     0.000    JA10
    AA8                  IBUF (Prop_ibuf_I_O)         1.518     1.518 f  JA10_IBUF_inst/O
                         net (fo=6, routed)           5.539     7.057    GateKeeper_BD_i/UART_Rx_0/inst/PinRx
    SLICE_X102Y60        LUT4 (Prop_lut4_I2_O)        0.124     7.181 r  GateKeeper_BD_i/UART_Rx_0/inst/FSM_onehot_ctrlRx[5]_i_3/O
                         net (fo=1, routed)           0.494     7.675    GateKeeper_BD_i/UART_Rx_0/inst/o1/FSM_onehot_ctrlRx_reg[0]_0
    SLICE_X102Y60        LUT6 (Prop_lut6_I2_O)        0.124     7.799 r  GateKeeper_BD_i/UART_Rx_0/inst/o1/FSM_onehot_ctrlRx[5]_i_1/O
                         net (fo=6, routed)           0.346     8.145    GateKeeper_BD_i/UART_Rx_0/inst/o1_n_2
    SLICE_X102Y58        FDRE                                         r  GateKeeper_BD_i/UART_Rx_0/inst/FSM_onehot_ctrlRx_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.582    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    -4.856 r  GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    -3.165    GateKeeper_BD_i/clk_wiz_0/inst/clk_100MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.074 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=170, routed)         1.611    -1.463    GateKeeper_BD_i/UART_Rx_0/inst/clk
    SLICE_X102Y58        FDRE                                         r  GateKeeper_BD_i/UART_Rx_0/inst/FSM_onehot_ctrlRx_reg[5]/C

Slack:                    inf
  Source:                 JA10
                            (input port)
  Destination:            GateKeeper_BD_i/UART_Rx_0/inst/muestreo_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.713ns  (logic 1.766ns (22.896%)  route 5.947ns (77.104%))
  Logic Levels:           3  (IBUF=1 LUT4=2)
  Clock Path Skew:        -1.465ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.465ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA8                                               0.000     0.000 r  JA10 (IN)
                         net (fo=0)                   0.000     0.000    JA10
    AA8                  IBUF (Prop_ibuf_I_O)         1.518     1.518 r  JA10_IBUF_inst/O
                         net (fo=6, routed)           5.115     6.633    GateKeeper_BD_i/UART_Rx_0/inst/PinRx
    SLICE_X101Y60        LUT4 (Prop_lut4_I1_O)        0.124     6.757 r  GateKeeper_BD_i/UART_Rx_0/inst/muestreo[4]_i_3/O
                         net (fo=1, routed)           0.263     7.020    GateKeeper_BD_i/UART_Rx_0/inst/muestreo[4]_i_3_n_0
    SLICE_X101Y60        LUT4 (Prop_lut4_I1_O)        0.124     7.144 r  GateKeeper_BD_i/UART_Rx_0/inst/muestreo[4]_i_2/O
                         net (fo=1, routed)           0.569     7.713    GateKeeper_BD_i/UART_Rx_0/inst/p_0_in__0[4]
    SLICE_X101Y60        FDRE                                         r  GateKeeper_BD_i/UART_Rx_0/inst/muestreo_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.582    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    -4.856 r  GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    -3.165    GateKeeper_BD_i/clk_wiz_0/inst/clk_100MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.074 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=170, routed)         1.609    -1.465    GateKeeper_BD_i/UART_Rx_0/inst/clk
    SLICE_X101Y60        FDRE                                         r  GateKeeper_BD_i/UART_Rx_0/inst/muestreo_reg[4]/C

Slack:                    inf
  Source:                 JA10
                            (input port)
  Destination:            GateKeeper_BD_i/UART_Rx_0/inst/muestreo_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.369ns  (logic 1.670ns (22.663%)  route 5.699ns (77.337%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        -1.465ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.465ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA8                                               0.000     0.000 r  JA10 (IN)
                         net (fo=0)                   0.000     0.000    JA10
    AA8                  IBUF (Prop_ibuf_I_O)         1.518     1.518 r  JA10_IBUF_inst/O
                         net (fo=6, routed)           5.699     7.217    GateKeeper_BD_i/UART_Rx_0/inst/PinRx
    SLICE_X101Y60        LUT5 (Prop_lut5_I2_O)        0.152     7.369 r  GateKeeper_BD_i/UART_Rx_0/inst/muestreo[2]_i_1/O
                         net (fo=1, routed)           0.000     7.369    GateKeeper_BD_i/UART_Rx_0/inst/p_0_in__0[2]
    SLICE_X101Y60        FDRE                                         r  GateKeeper_BD_i/UART_Rx_0/inst/muestreo_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.582    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    -4.856 r  GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    -3.165    GateKeeper_BD_i/clk_wiz_0/inst/clk_100MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.074 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=170, routed)         1.609    -1.465    GateKeeper_BD_i/UART_Rx_0/inst/clk
    SLICE_X101Y60        FDRE                                         r  GateKeeper_BD_i/UART_Rx_0/inst/muestreo_reg[2]/C

Slack:                    inf
  Source:                 JA10
                            (input port)
  Destination:            GateKeeper_BD_i/UART_Rx_0/inst/muestreo_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.341ns  (logic 1.642ns (22.368%)  route 5.699ns (77.632%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        -1.465ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.465ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA8                                               0.000     0.000 r  JA10 (IN)
                         net (fo=0)                   0.000     0.000    JA10
    AA8                  IBUF (Prop_ibuf_I_O)         1.518     1.518 r  JA10_IBUF_inst/O
                         net (fo=6, routed)           5.699     7.217    GateKeeper_BD_i/UART_Rx_0/inst/PinRx
    SLICE_X101Y60        LUT4 (Prop_lut4_I2_O)        0.124     7.341 r  GateKeeper_BD_i/UART_Rx_0/inst/muestreo[1]_i_1/O
                         net (fo=1, routed)           0.000     7.341    GateKeeper_BD_i/UART_Rx_0/inst/p_0_in__0[1]
    SLICE_X101Y60        FDRE                                         r  GateKeeper_BD_i/UART_Rx_0/inst/muestreo_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.582    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    -4.856 r  GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    -3.165    GateKeeper_BD_i/clk_wiz_0/inst/clk_100MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.074 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=170, routed)         1.609    -1.465    GateKeeper_BD_i/UART_Rx_0/inst/clk
    SLICE_X101Y60        FDRE                                         r  GateKeeper_BD_i/UART_Rx_0/inst/muestreo_reg[1]/C

Slack:                    inf
  Source:                 JA10
                            (input port)
  Destination:            GateKeeper_BD_i/UART_Rx_0/inst/muestreo_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.772ns  (logic 1.642ns (24.247%)  route 5.130ns (75.753%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -1.464ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.464ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA8                                               0.000     0.000 r  JA10 (IN)
                         net (fo=0)                   0.000     0.000    JA10
    AA8                  IBUF (Prop_ibuf_I_O)         1.518     1.518 r  JA10_IBUF_inst/O
                         net (fo=6, routed)           5.130     6.648    GateKeeper_BD_i/UART_Rx_0/inst/PinRx
    SLICE_X103Y60        LUT6 (Prop_lut6_I5_O)        0.124     6.772 r  GateKeeper_BD_i/UART_Rx_0/inst/muestreo[0]_i_1/O
                         net (fo=1, routed)           0.000     6.772    GateKeeper_BD_i/UART_Rx_0/inst/p_0_in__0[0]
    SLICE_X103Y60        FDRE                                         r  GateKeeper_BD_i/UART_Rx_0/inst/muestreo_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.582    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    -4.856 r  GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    -3.165    GateKeeper_BD_i/clk_wiz_0/inst/clk_100MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.074 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=170, routed)         1.610    -1.464    GateKeeper_BD_i/UART_Rx_0/inst/clk
    SLICE_X103Y60        FDRE                                         r  GateKeeper_BD_i/UART_Rx_0/inst/muestreo_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 JA10
                            (input port)
  Destination:            GateKeeper_BD_i/UART_Rx_0/inst/muestreo_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.620ns  (logic 0.330ns (12.612%)  route 2.289ns (87.388%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.807ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA8                                               0.000     0.000 r  JA10 (IN)
                         net (fo=0)                   0.000     0.000    JA10
    AA8                  IBUF (Prop_ibuf_I_O)         0.285     0.285 r  JA10_IBUF_inst/O
                         net (fo=6, routed)           2.289     2.575    GateKeeper_BD_i/UART_Rx_0/inst/PinRx
    SLICE_X101Y60        LUT6 (Prop_lut6_I1_O)        0.045     2.620 r  GateKeeper_BD_i/UART_Rx_0/inst/muestreo[3]_i_1/O
                         net (fo=1, routed)           0.000     2.620    GateKeeper_BD_i/UART_Rx_0/inst/p_0_in__0[3]
    SLICE_X101Y60        FDRE                                         r  GateKeeper_BD_i/UART_Rx_0/inst/muestreo_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    GateKeeper_BD_i/clk_wiz_0/inst/clk_100MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=170, routed)         0.878    -0.807    GateKeeper_BD_i/UART_Rx_0/inst/clk
    SLICE_X101Y60        FDRE                                         r  GateKeeper_BD_i/UART_Rx_0/inst/muestreo_reg[3]/C

Slack:                    inf
  Source:                 JA10
                            (input port)
  Destination:            GateKeeper_BD_i/UART_Rx_0/inst/muestreo_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.665ns  (logic 0.330ns (12.396%)  route 2.335ns (87.604%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.807ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA8                                               0.000     0.000 r  JA10 (IN)
                         net (fo=0)                   0.000     0.000    JA10
    AA8                  IBUF (Prop_ibuf_I_O)         0.285     0.285 r  JA10_IBUF_inst/O
                         net (fo=6, routed)           2.335     2.620    GateKeeper_BD_i/UART_Rx_0/inst/PinRx
    SLICE_X103Y60        LUT6 (Prop_lut6_I5_O)        0.045     2.665 r  GateKeeper_BD_i/UART_Rx_0/inst/muestreo[0]_i_1/O
                         net (fo=1, routed)           0.000     2.665    GateKeeper_BD_i/UART_Rx_0/inst/p_0_in__0[0]
    SLICE_X103Y60        FDRE                                         r  GateKeeper_BD_i/UART_Rx_0/inst/muestreo_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    GateKeeper_BD_i/clk_wiz_0/inst/clk_100MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=170, routed)         0.878    -0.807    GateKeeper_BD_i/UART_Rx_0/inst/clk
    SLICE_X103Y60        FDRE                                         r  GateKeeper_BD_i/UART_Rx_0/inst/muestreo_reg[0]/C

Slack:                    inf
  Source:                 JA10
                            (input port)
  Destination:            GateKeeper_BD_i/UART_Rx_0/inst/muestreo_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.848ns  (logic 0.329ns (11.565%)  route 2.519ns (88.435%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        -0.807ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA8                                               0.000     0.000 r  JA10 (IN)
                         net (fo=0)                   0.000     0.000    JA10
    AA8                  IBUF (Prop_ibuf_I_O)         0.285     0.285 r  JA10_IBUF_inst/O
                         net (fo=6, routed)           2.519     2.804    GateKeeper_BD_i/UART_Rx_0/inst/PinRx
    SLICE_X101Y60        LUT5 (Prop_lut5_I2_O)        0.044     2.848 r  GateKeeper_BD_i/UART_Rx_0/inst/muestreo[2]_i_1/O
                         net (fo=1, routed)           0.000     2.848    GateKeeper_BD_i/UART_Rx_0/inst/p_0_in__0[2]
    SLICE_X101Y60        FDRE                                         r  GateKeeper_BD_i/UART_Rx_0/inst/muestreo_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    GateKeeper_BD_i/clk_wiz_0/inst/clk_100MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=170, routed)         0.878    -0.807    GateKeeper_BD_i/UART_Rx_0/inst/clk
    SLICE_X101Y60        FDRE                                         r  GateKeeper_BD_i/UART_Rx_0/inst/muestreo_reg[2]/C

Slack:                    inf
  Source:                 JA10
                            (input port)
  Destination:            GateKeeper_BD_i/UART_Rx_0/inst/muestreo_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.849ns  (logic 0.330ns (11.596%)  route 2.519ns (88.404%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        -0.807ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA8                                               0.000     0.000 r  JA10 (IN)
                         net (fo=0)                   0.000     0.000    JA10
    AA8                  IBUF (Prop_ibuf_I_O)         0.285     0.285 r  JA10_IBUF_inst/O
                         net (fo=6, routed)           2.519     2.804    GateKeeper_BD_i/UART_Rx_0/inst/PinRx
    SLICE_X101Y60        LUT4 (Prop_lut4_I2_O)        0.045     2.849 r  GateKeeper_BD_i/UART_Rx_0/inst/muestreo[1]_i_1/O
                         net (fo=1, routed)           0.000     2.849    GateKeeper_BD_i/UART_Rx_0/inst/p_0_in__0[1]
    SLICE_X101Y60        FDRE                                         r  GateKeeper_BD_i/UART_Rx_0/inst/muestreo_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    GateKeeper_BD_i/clk_wiz_0/inst/clk_100MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=170, routed)         0.878    -0.807    GateKeeper_BD_i/UART_Rx_0/inst/clk
    SLICE_X101Y60        FDRE                                         r  GateKeeper_BD_i/UART_Rx_0/inst/muestreo_reg[1]/C

Slack:                    inf
  Source:                 JA10
                            (input port)
  Destination:            GateKeeper_BD_i/UART_Rx_0/inst/muestreo_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.955ns  (logic 0.375ns (12.702%)  route 2.580ns (87.298%))
  Logic Levels:           3  (IBUF=1 LUT4=2)
  Clock Path Skew:        -0.807ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA8                                               0.000     0.000 r  JA10 (IN)
                         net (fo=0)                   0.000     0.000    JA10
    AA8                  IBUF (Prop_ibuf_I_O)         0.285     0.285 r  JA10_IBUF_inst/O
                         net (fo=6, routed)           2.321     2.607    GateKeeper_BD_i/UART_Rx_0/inst/PinRx
    SLICE_X101Y60        LUT4 (Prop_lut4_I1_O)        0.045     2.652 r  GateKeeper_BD_i/UART_Rx_0/inst/muestreo[4]_i_3/O
                         net (fo=1, routed)           0.082     2.734    GateKeeper_BD_i/UART_Rx_0/inst/muestreo[4]_i_3_n_0
    SLICE_X101Y60        LUT4 (Prop_lut4_I1_O)        0.045     2.779 r  GateKeeper_BD_i/UART_Rx_0/inst/muestreo[4]_i_2/O
                         net (fo=1, routed)           0.177     2.955    GateKeeper_BD_i/UART_Rx_0/inst/p_0_in__0[4]
    SLICE_X101Y60        FDRE                                         r  GateKeeper_BD_i/UART_Rx_0/inst/muestreo_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    GateKeeper_BD_i/clk_wiz_0/inst/clk_100MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=170, routed)         0.878    -0.807    GateKeeper_BD_i/UART_Rx_0/inst/clk
    SLICE_X101Y60        FDRE                                         r  GateKeeper_BD_i/UART_Rx_0/inst/muestreo_reg[4]/C

Slack:                    inf
  Source:                 JA10
                            (input port)
  Destination:            GateKeeper_BD_i/UART_Rx_0/inst/FSM_onehot_ctrlRx_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        3.145ns  (logic 0.375ns (11.934%)  route 2.770ns (88.066%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.806ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA8                                               0.000     0.000 f  JA10 (IN)
                         net (fo=0)                   0.000     0.000    JA10
    AA8                  IBUF (Prop_ibuf_I_O)         0.285     0.285 f  JA10_IBUF_inst/O
                         net (fo=6, routed)           2.478     2.763    GateKeeper_BD_i/UART_Rx_0/inst/PinRx
    SLICE_X102Y60        LUT4 (Prop_lut4_I2_O)        0.045     2.808 r  GateKeeper_BD_i/UART_Rx_0/inst/FSM_onehot_ctrlRx[5]_i_3/O
                         net (fo=1, routed)           0.164     2.972    GateKeeper_BD_i/UART_Rx_0/inst/o1/FSM_onehot_ctrlRx_reg[0]_0
    SLICE_X102Y60        LUT6 (Prop_lut6_I2_O)        0.045     3.017 r  GateKeeper_BD_i/UART_Rx_0/inst/o1/FSM_onehot_ctrlRx[5]_i_1/O
                         net (fo=6, routed)           0.128     3.145    GateKeeper_BD_i/UART_Rx_0/inst/o1_n_2
    SLICE_X102Y58        FDRE                                         r  GateKeeper_BD_i/UART_Rx_0/inst/FSM_onehot_ctrlRx_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    GateKeeper_BD_i/clk_wiz_0/inst/clk_100MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=170, routed)         0.879    -0.806    GateKeeper_BD_i/UART_Rx_0/inst/clk
    SLICE_X102Y58        FDRE                                         r  GateKeeper_BD_i/UART_Rx_0/inst/FSM_onehot_ctrlRx_reg[4]/C

Slack:                    inf
  Source:                 JA10
                            (input port)
  Destination:            GateKeeper_BD_i/UART_Rx_0/inst/FSM_onehot_ctrlRx_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        3.145ns  (logic 0.375ns (11.934%)  route 2.770ns (88.066%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.806ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA8                                               0.000     0.000 f  JA10 (IN)
                         net (fo=0)                   0.000     0.000    JA10
    AA8                  IBUF (Prop_ibuf_I_O)         0.285     0.285 f  JA10_IBUF_inst/O
                         net (fo=6, routed)           2.478     2.763    GateKeeper_BD_i/UART_Rx_0/inst/PinRx
    SLICE_X102Y60        LUT4 (Prop_lut4_I2_O)        0.045     2.808 r  GateKeeper_BD_i/UART_Rx_0/inst/FSM_onehot_ctrlRx[5]_i_3/O
                         net (fo=1, routed)           0.164     2.972    GateKeeper_BD_i/UART_Rx_0/inst/o1/FSM_onehot_ctrlRx_reg[0]_0
    SLICE_X102Y60        LUT6 (Prop_lut6_I2_O)        0.045     3.017 r  GateKeeper_BD_i/UART_Rx_0/inst/o1/FSM_onehot_ctrlRx[5]_i_1/O
                         net (fo=6, routed)           0.128     3.145    GateKeeper_BD_i/UART_Rx_0/inst/o1_n_2
    SLICE_X102Y58        FDRE                                         r  GateKeeper_BD_i/UART_Rx_0/inst/FSM_onehot_ctrlRx_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    GateKeeper_BD_i/clk_wiz_0/inst/clk_100MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=170, routed)         0.879    -0.806    GateKeeper_BD_i/UART_Rx_0/inst/clk
    SLICE_X102Y58        FDRE                                         r  GateKeeper_BD_i/UART_Rx_0/inst/FSM_onehot_ctrlRx_reg[5]/C

Slack:                    inf
  Source:                 JA10
                            (input port)
  Destination:            GateKeeper_BD_i/UART_Rx_0/inst/FSM_onehot_ctrlRx_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        3.199ns  (logic 0.375ns (11.732%)  route 2.824ns (88.268%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.807ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA8                                               0.000     0.000 f  JA10 (IN)
                         net (fo=0)                   0.000     0.000    JA10
    AA8                  IBUF (Prop_ibuf_I_O)         0.285     0.285 f  JA10_IBUF_inst/O
                         net (fo=6, routed)           2.478     2.763    GateKeeper_BD_i/UART_Rx_0/inst/PinRx
    SLICE_X102Y60        LUT4 (Prop_lut4_I2_O)        0.045     2.808 r  GateKeeper_BD_i/UART_Rx_0/inst/FSM_onehot_ctrlRx[5]_i_3/O
                         net (fo=1, routed)           0.164     2.972    GateKeeper_BD_i/UART_Rx_0/inst/o1/FSM_onehot_ctrlRx_reg[0]_0
    SLICE_X102Y60        LUT6 (Prop_lut6_I2_O)        0.045     3.017 r  GateKeeper_BD_i/UART_Rx_0/inst/o1/FSM_onehot_ctrlRx[5]_i_1/O
                         net (fo=6, routed)           0.182     3.199    GateKeeper_BD_i/UART_Rx_0/inst/o1_n_2
    SLICE_X102Y60        FDRE                                         r  GateKeeper_BD_i/UART_Rx_0/inst/FSM_onehot_ctrlRx_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    GateKeeper_BD_i/clk_wiz_0/inst/clk_100MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=170, routed)         0.878    -0.807    GateKeeper_BD_i/UART_Rx_0/inst/clk
    SLICE_X102Y60        FDRE                                         r  GateKeeper_BD_i/UART_Rx_0/inst/FSM_onehot_ctrlRx_reg[0]/C

Slack:                    inf
  Source:                 JA10
                            (input port)
  Destination:            GateKeeper_BD_i/UART_Rx_0/inst/FSM_onehot_ctrlRx_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        3.199ns  (logic 0.375ns (11.732%)  route 2.824ns (88.268%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.807ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA8                                               0.000     0.000 f  JA10 (IN)
                         net (fo=0)                   0.000     0.000    JA10
    AA8                  IBUF (Prop_ibuf_I_O)         0.285     0.285 f  JA10_IBUF_inst/O
                         net (fo=6, routed)           2.478     2.763    GateKeeper_BD_i/UART_Rx_0/inst/PinRx
    SLICE_X102Y60        LUT4 (Prop_lut4_I2_O)        0.045     2.808 r  GateKeeper_BD_i/UART_Rx_0/inst/FSM_onehot_ctrlRx[5]_i_3/O
                         net (fo=1, routed)           0.164     2.972    GateKeeper_BD_i/UART_Rx_0/inst/o1/FSM_onehot_ctrlRx_reg[0]_0
    SLICE_X102Y60        LUT6 (Prop_lut6_I2_O)        0.045     3.017 r  GateKeeper_BD_i/UART_Rx_0/inst/o1/FSM_onehot_ctrlRx[5]_i_1/O
                         net (fo=6, routed)           0.182     3.199    GateKeeper_BD_i/UART_Rx_0/inst/o1_n_2
    SLICE_X102Y60        FDRE                                         r  GateKeeper_BD_i/UART_Rx_0/inst/FSM_onehot_ctrlRx_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    GateKeeper_BD_i/clk_wiz_0/inst/clk_100MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=170, routed)         0.878    -0.807    GateKeeper_BD_i/UART_Rx_0/inst/clk
    SLICE_X102Y60        FDRE                                         r  GateKeeper_BD_i/UART_Rx_0/inst/FSM_onehot_ctrlRx_reg[1]/C

Slack:                    inf
  Source:                 JA10
                            (input port)
  Destination:            GateKeeper_BD_i/UART_Rx_0/inst/FSM_onehot_ctrlRx_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        3.199ns  (logic 0.375ns (11.732%)  route 2.824ns (88.268%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.807ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA8                                               0.000     0.000 f  JA10 (IN)
                         net (fo=0)                   0.000     0.000    JA10
    AA8                  IBUF (Prop_ibuf_I_O)         0.285     0.285 f  JA10_IBUF_inst/O
                         net (fo=6, routed)           2.478     2.763    GateKeeper_BD_i/UART_Rx_0/inst/PinRx
    SLICE_X102Y60        LUT4 (Prop_lut4_I2_O)        0.045     2.808 r  GateKeeper_BD_i/UART_Rx_0/inst/FSM_onehot_ctrlRx[5]_i_3/O
                         net (fo=1, routed)           0.164     2.972    GateKeeper_BD_i/UART_Rx_0/inst/o1/FSM_onehot_ctrlRx_reg[0]_0
    SLICE_X102Y60        LUT6 (Prop_lut6_I2_O)        0.045     3.017 r  GateKeeper_BD_i/UART_Rx_0/inst/o1/FSM_onehot_ctrlRx[5]_i_1/O
                         net (fo=6, routed)           0.182     3.199    GateKeeper_BD_i/UART_Rx_0/inst/o1_n_2
    SLICE_X102Y60        FDRE                                         r  GateKeeper_BD_i/UART_Rx_0/inst/FSM_onehot_ctrlRx_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    GateKeeper_BD_i/clk_wiz_0/inst/clk_100MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=170, routed)         0.878    -0.807    GateKeeper_BD_i/UART_Rx_0/inst/clk
    SLICE_X102Y60        FDRE                                         r  GateKeeper_BD_i/UART_Rx_0/inst/FSM_onehot_ctrlRx_reg[2]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_400MHz_GateKeeper_BD_clk_wiz_0_0

Max Delay            54 Endpoints
Min Delay            54 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 det_in_2
                            (input port)
  Destination:            GateKeeper_BD_i/GateKeeper_2/inst/c_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_400MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.042ns  (logic 2.045ns (33.854%)  route 3.997ns (66.146%))
  Logic Levels:           6  (CARRY4=4 IBUF=1 LUT3=1)
  Clock Path Skew:        -1.387ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.387ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B19                                               0.000     0.000 r  det_in_2 (IN)
                         net (fo=0)                   0.000     0.000    det_in_2
    B19                  IBUF (Prop_ibuf_I_O)         0.961     0.961 r  det_in_2_IBUF_inst/O
                         net (fo=20, routed)          3.997     4.958    GateKeeper_BD_i/GateKeeper_2/inst/det_in
    SLICE_X110Y56        LUT3 (Prop_lut3_I1_O)        0.124     5.082 r  GateKeeper_BD_i/GateKeeper_2/inst/c[0]_i_5/O
                         net (fo=1, routed)           0.000     5.082    GateKeeper_BD_i/GateKeeper_2/inst/c[0]_i_5_n_0
    SLICE_X110Y56        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     5.480 r  GateKeeper_BD_i/GateKeeper_2/inst/c_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.480    GateKeeper_BD_i/GateKeeper_2/inst/c_reg[0]_i_2_n_0
    SLICE_X110Y57        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.594 r  GateKeeper_BD_i/GateKeeper_2/inst/c_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.594    GateKeeper_BD_i/GateKeeper_2/inst/c_reg[4]_i_1_n_0
    SLICE_X110Y58        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.708 r  GateKeeper_BD_i/GateKeeper_2/inst/c_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.708    GateKeeper_BD_i/GateKeeper_2/inst/c_reg[8]_i_1_n_0
    SLICE_X110Y59        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.042 r  GateKeeper_BD_i/GateKeeper_2/inst/c_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     6.042    GateKeeper_BD_i/GateKeeper_2/inst/c_reg[12]_i_1_n_6
    SLICE_X110Y59        FDRE                                         r  GateKeeper_BD_i/GateKeeper_2/inst/c_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_400MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.582    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    -4.856 r  GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    -3.165    GateKeeper_BD_i/clk_wiz_0/inst/clk_400MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -3.074 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=78, routed)          1.687    -1.387    GateKeeper_BD_i/GateKeeper_2/inst/clk
    SLICE_X110Y59        FDRE                                         r  GateKeeper_BD_i/GateKeeper_2/inst/c_reg[13]/C

Slack:                    inf
  Source:                 det_in_2
                            (input port)
  Destination:            GateKeeper_BD_i/GateKeeper_2/inst/c_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_400MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.021ns  (logic 2.024ns (33.623%)  route 3.997ns (66.377%))
  Logic Levels:           6  (CARRY4=4 IBUF=1 LUT3=1)
  Clock Path Skew:        -1.387ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.387ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B19                                               0.000     0.000 r  det_in_2 (IN)
                         net (fo=0)                   0.000     0.000    det_in_2
    B19                  IBUF (Prop_ibuf_I_O)         0.961     0.961 r  det_in_2_IBUF_inst/O
                         net (fo=20, routed)          3.997     4.958    GateKeeper_BD_i/GateKeeper_2/inst/det_in
    SLICE_X110Y56        LUT3 (Prop_lut3_I1_O)        0.124     5.082 r  GateKeeper_BD_i/GateKeeper_2/inst/c[0]_i_5/O
                         net (fo=1, routed)           0.000     5.082    GateKeeper_BD_i/GateKeeper_2/inst/c[0]_i_5_n_0
    SLICE_X110Y56        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     5.480 r  GateKeeper_BD_i/GateKeeper_2/inst/c_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.480    GateKeeper_BD_i/GateKeeper_2/inst/c_reg[0]_i_2_n_0
    SLICE_X110Y57        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.594 r  GateKeeper_BD_i/GateKeeper_2/inst/c_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.594    GateKeeper_BD_i/GateKeeper_2/inst/c_reg[4]_i_1_n_0
    SLICE_X110Y58        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.708 r  GateKeeper_BD_i/GateKeeper_2/inst/c_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.708    GateKeeper_BD_i/GateKeeper_2/inst/c_reg[8]_i_1_n_0
    SLICE_X110Y59        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     6.021 r  GateKeeper_BD_i/GateKeeper_2/inst/c_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     6.021    GateKeeper_BD_i/GateKeeper_2/inst/c_reg[12]_i_1_n_4
    SLICE_X110Y59        FDRE                                         r  GateKeeper_BD_i/GateKeeper_2/inst/c_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_400MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.582    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    -4.856 r  GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    -3.165    GateKeeper_BD_i/clk_wiz_0/inst/clk_400MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -3.074 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=78, routed)          1.687    -1.387    GateKeeper_BD_i/GateKeeper_2/inst/clk
    SLICE_X110Y59        FDRE                                         r  GateKeeper_BD_i/GateKeeper_2/inst/c_reg[15]/C

Slack:                    inf
  Source:                 det_in_2
                            (input port)
  Destination:            GateKeeper_BD_i/GateKeeper_2/inst/c_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_400MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.947ns  (logic 1.950ns (32.797%)  route 3.997ns (67.203%))
  Logic Levels:           6  (CARRY4=4 IBUF=1 LUT3=1)
  Clock Path Skew:        -1.387ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.387ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B19                                               0.000     0.000 r  det_in_2 (IN)
                         net (fo=0)                   0.000     0.000    det_in_2
    B19                  IBUF (Prop_ibuf_I_O)         0.961     0.961 r  det_in_2_IBUF_inst/O
                         net (fo=20, routed)          3.997     4.958    GateKeeper_BD_i/GateKeeper_2/inst/det_in
    SLICE_X110Y56        LUT3 (Prop_lut3_I1_O)        0.124     5.082 r  GateKeeper_BD_i/GateKeeper_2/inst/c[0]_i_5/O
                         net (fo=1, routed)           0.000     5.082    GateKeeper_BD_i/GateKeeper_2/inst/c[0]_i_5_n_0
    SLICE_X110Y56        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     5.480 r  GateKeeper_BD_i/GateKeeper_2/inst/c_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.480    GateKeeper_BD_i/GateKeeper_2/inst/c_reg[0]_i_2_n_0
    SLICE_X110Y57        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.594 r  GateKeeper_BD_i/GateKeeper_2/inst/c_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.594    GateKeeper_BD_i/GateKeeper_2/inst/c_reg[4]_i_1_n_0
    SLICE_X110Y58        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.708 r  GateKeeper_BD_i/GateKeeper_2/inst/c_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.708    GateKeeper_BD_i/GateKeeper_2/inst/c_reg[8]_i_1_n_0
    SLICE_X110Y59        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     5.947 r  GateKeeper_BD_i/GateKeeper_2/inst/c_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     5.947    GateKeeper_BD_i/GateKeeper_2/inst/c_reg[12]_i_1_n_5
    SLICE_X110Y59        FDRE                                         r  GateKeeper_BD_i/GateKeeper_2/inst/c_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_400MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.582    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    -4.856 r  GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    -3.165    GateKeeper_BD_i/clk_wiz_0/inst/clk_400MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -3.074 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=78, routed)          1.687    -1.387    GateKeeper_BD_i/GateKeeper_2/inst/clk
    SLICE_X110Y59        FDRE                                         r  GateKeeper_BD_i/GateKeeper_2/inst/c_reg[14]/C

Slack:                    inf
  Source:                 det_in_2
                            (input port)
  Destination:            GateKeeper_BD_i/GateKeeper_2/inst/c_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_400MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.931ns  (logic 1.934ns (32.616%)  route 3.997ns (67.384%))
  Logic Levels:           6  (CARRY4=4 IBUF=1 LUT3=1)
  Clock Path Skew:        -1.387ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.387ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B19                                               0.000     0.000 r  det_in_2 (IN)
                         net (fo=0)                   0.000     0.000    det_in_2
    B19                  IBUF (Prop_ibuf_I_O)         0.961     0.961 r  det_in_2_IBUF_inst/O
                         net (fo=20, routed)          3.997     4.958    GateKeeper_BD_i/GateKeeper_2/inst/det_in
    SLICE_X110Y56        LUT3 (Prop_lut3_I1_O)        0.124     5.082 r  GateKeeper_BD_i/GateKeeper_2/inst/c[0]_i_5/O
                         net (fo=1, routed)           0.000     5.082    GateKeeper_BD_i/GateKeeper_2/inst/c[0]_i_5_n_0
    SLICE_X110Y56        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     5.480 r  GateKeeper_BD_i/GateKeeper_2/inst/c_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.480    GateKeeper_BD_i/GateKeeper_2/inst/c_reg[0]_i_2_n_0
    SLICE_X110Y57        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.594 r  GateKeeper_BD_i/GateKeeper_2/inst/c_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.594    GateKeeper_BD_i/GateKeeper_2/inst/c_reg[4]_i_1_n_0
    SLICE_X110Y58        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.708 r  GateKeeper_BD_i/GateKeeper_2/inst/c_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.708    GateKeeper_BD_i/GateKeeper_2/inst/c_reg[8]_i_1_n_0
    SLICE_X110Y59        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     5.931 r  GateKeeper_BD_i/GateKeeper_2/inst/c_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     5.931    GateKeeper_BD_i/GateKeeper_2/inst/c_reg[12]_i_1_n_7
    SLICE_X110Y59        FDRE                                         r  GateKeeper_BD_i/GateKeeper_2/inst/c_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_400MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.582    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    -4.856 r  GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    -3.165    GateKeeper_BD_i/clk_wiz_0/inst/clk_400MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -3.074 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=78, routed)          1.687    -1.387    GateKeeper_BD_i/GateKeeper_2/inst/clk
    SLICE_X110Y59        FDRE                                         r  GateKeeper_BD_i/GateKeeper_2/inst/c_reg[12]/C

Slack:                    inf
  Source:                 det_in_2
                            (input port)
  Destination:            GateKeeper_BD_i/GateKeeper_2/inst/c_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_400MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.928ns  (logic 1.931ns (32.582%)  route 3.997ns (67.418%))
  Logic Levels:           5  (CARRY4=3 IBUF=1 LUT3=1)
  Clock Path Skew:        -1.386ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.386ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B19                                               0.000     0.000 r  det_in_2 (IN)
                         net (fo=0)                   0.000     0.000    det_in_2
    B19                  IBUF (Prop_ibuf_I_O)         0.961     0.961 r  det_in_2_IBUF_inst/O
                         net (fo=20, routed)          3.997     4.958    GateKeeper_BD_i/GateKeeper_2/inst/det_in
    SLICE_X110Y56        LUT3 (Prop_lut3_I1_O)        0.124     5.082 r  GateKeeper_BD_i/GateKeeper_2/inst/c[0]_i_5/O
                         net (fo=1, routed)           0.000     5.082    GateKeeper_BD_i/GateKeeper_2/inst/c[0]_i_5_n_0
    SLICE_X110Y56        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     5.480 r  GateKeeper_BD_i/GateKeeper_2/inst/c_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.480    GateKeeper_BD_i/GateKeeper_2/inst/c_reg[0]_i_2_n_0
    SLICE_X110Y57        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.594 r  GateKeeper_BD_i/GateKeeper_2/inst/c_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.594    GateKeeper_BD_i/GateKeeper_2/inst/c_reg[4]_i_1_n_0
    SLICE_X110Y58        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.928 r  GateKeeper_BD_i/GateKeeper_2/inst/c_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     5.928    GateKeeper_BD_i/GateKeeper_2/inst/c_reg[8]_i_1_n_6
    SLICE_X110Y58        FDRE                                         r  GateKeeper_BD_i/GateKeeper_2/inst/c_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_400MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.582    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    -4.856 r  GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    -3.165    GateKeeper_BD_i/clk_wiz_0/inst/clk_400MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -3.074 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=78, routed)          1.688    -1.386    GateKeeper_BD_i/GateKeeper_2/inst/clk
    SLICE_X110Y58        FDRE                                         r  GateKeeper_BD_i/GateKeeper_2/inst/c_reg[9]/C

Slack:                    inf
  Source:                 det_in_2
                            (input port)
  Destination:            GateKeeper_BD_i/GateKeeper_2/inst/c_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_400MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.907ns  (logic 1.910ns (32.342%)  route 3.997ns (67.658%))
  Logic Levels:           5  (CARRY4=3 IBUF=1 LUT3=1)
  Clock Path Skew:        -1.386ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.386ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B19                                               0.000     0.000 r  det_in_2 (IN)
                         net (fo=0)                   0.000     0.000    det_in_2
    B19                  IBUF (Prop_ibuf_I_O)         0.961     0.961 r  det_in_2_IBUF_inst/O
                         net (fo=20, routed)          3.997     4.958    GateKeeper_BD_i/GateKeeper_2/inst/det_in
    SLICE_X110Y56        LUT3 (Prop_lut3_I1_O)        0.124     5.082 r  GateKeeper_BD_i/GateKeeper_2/inst/c[0]_i_5/O
                         net (fo=1, routed)           0.000     5.082    GateKeeper_BD_i/GateKeeper_2/inst/c[0]_i_5_n_0
    SLICE_X110Y56        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     5.480 r  GateKeeper_BD_i/GateKeeper_2/inst/c_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.480    GateKeeper_BD_i/GateKeeper_2/inst/c_reg[0]_i_2_n_0
    SLICE_X110Y57        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.594 r  GateKeeper_BD_i/GateKeeper_2/inst/c_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.594    GateKeeper_BD_i/GateKeeper_2/inst/c_reg[4]_i_1_n_0
    SLICE_X110Y58        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.907 r  GateKeeper_BD_i/GateKeeper_2/inst/c_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     5.907    GateKeeper_BD_i/GateKeeper_2/inst/c_reg[8]_i_1_n_4
    SLICE_X110Y58        FDRE                                         r  GateKeeper_BD_i/GateKeeper_2/inst/c_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_400MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.582    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    -4.856 r  GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    -3.165    GateKeeper_BD_i/clk_wiz_0/inst/clk_400MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -3.074 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=78, routed)          1.688    -1.386    GateKeeper_BD_i/GateKeeper_2/inst/clk
    SLICE_X110Y58        FDRE                                         r  GateKeeper_BD_i/GateKeeper_2/inst/c_reg[11]/C

Slack:                    inf
  Source:                 det_in_2
                            (input port)
  Destination:            GateKeeper_BD_i/GateKeeper_2/inst/c_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_400MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.833ns  (logic 1.836ns (31.484%)  route 3.997ns (68.516%))
  Logic Levels:           5  (CARRY4=3 IBUF=1 LUT3=1)
  Clock Path Skew:        -1.386ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.386ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B19                                               0.000     0.000 r  det_in_2 (IN)
                         net (fo=0)                   0.000     0.000    det_in_2
    B19                  IBUF (Prop_ibuf_I_O)         0.961     0.961 r  det_in_2_IBUF_inst/O
                         net (fo=20, routed)          3.997     4.958    GateKeeper_BD_i/GateKeeper_2/inst/det_in
    SLICE_X110Y56        LUT3 (Prop_lut3_I1_O)        0.124     5.082 r  GateKeeper_BD_i/GateKeeper_2/inst/c[0]_i_5/O
                         net (fo=1, routed)           0.000     5.082    GateKeeper_BD_i/GateKeeper_2/inst/c[0]_i_5_n_0
    SLICE_X110Y56        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     5.480 r  GateKeeper_BD_i/GateKeeper_2/inst/c_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.480    GateKeeper_BD_i/GateKeeper_2/inst/c_reg[0]_i_2_n_0
    SLICE_X110Y57        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.594 r  GateKeeper_BD_i/GateKeeper_2/inst/c_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.594    GateKeeper_BD_i/GateKeeper_2/inst/c_reg[4]_i_1_n_0
    SLICE_X110Y58        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     5.833 r  GateKeeper_BD_i/GateKeeper_2/inst/c_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     5.833    GateKeeper_BD_i/GateKeeper_2/inst/c_reg[8]_i_1_n_5
    SLICE_X110Y58        FDRE                                         r  GateKeeper_BD_i/GateKeeper_2/inst/c_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_400MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.582    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    -4.856 r  GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    -3.165    GateKeeper_BD_i/clk_wiz_0/inst/clk_400MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -3.074 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=78, routed)          1.688    -1.386    GateKeeper_BD_i/GateKeeper_2/inst/clk
    SLICE_X110Y58        FDRE                                         r  GateKeeper_BD_i/GateKeeper_2/inst/c_reg[10]/C

Slack:                    inf
  Source:                 det_in_2
                            (input port)
  Destination:            GateKeeper_BD_i/GateKeeper_2/inst/c_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_400MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.817ns  (logic 1.820ns (31.295%)  route 3.997ns (68.705%))
  Logic Levels:           5  (CARRY4=3 IBUF=1 LUT3=1)
  Clock Path Skew:        -1.386ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.386ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B19                                               0.000     0.000 r  det_in_2 (IN)
                         net (fo=0)                   0.000     0.000    det_in_2
    B19                  IBUF (Prop_ibuf_I_O)         0.961     0.961 r  det_in_2_IBUF_inst/O
                         net (fo=20, routed)          3.997     4.958    GateKeeper_BD_i/GateKeeper_2/inst/det_in
    SLICE_X110Y56        LUT3 (Prop_lut3_I1_O)        0.124     5.082 r  GateKeeper_BD_i/GateKeeper_2/inst/c[0]_i_5/O
                         net (fo=1, routed)           0.000     5.082    GateKeeper_BD_i/GateKeeper_2/inst/c[0]_i_5_n_0
    SLICE_X110Y56        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     5.480 r  GateKeeper_BD_i/GateKeeper_2/inst/c_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.480    GateKeeper_BD_i/GateKeeper_2/inst/c_reg[0]_i_2_n_0
    SLICE_X110Y57        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.594 r  GateKeeper_BD_i/GateKeeper_2/inst/c_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.594    GateKeeper_BD_i/GateKeeper_2/inst/c_reg[4]_i_1_n_0
    SLICE_X110Y58        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     5.817 r  GateKeeper_BD_i/GateKeeper_2/inst/c_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     5.817    GateKeeper_BD_i/GateKeeper_2/inst/c_reg[8]_i_1_n_7
    SLICE_X110Y58        FDRE                                         r  GateKeeper_BD_i/GateKeeper_2/inst/c_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_400MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.582    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    -4.856 r  GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    -3.165    GateKeeper_BD_i/clk_wiz_0/inst/clk_400MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -3.074 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=78, routed)          1.688    -1.386    GateKeeper_BD_i/GateKeeper_2/inst/clk
    SLICE_X110Y58        FDRE                                         r  GateKeeper_BD_i/GateKeeper_2/inst/c_reg[8]/C

Slack:                    inf
  Source:                 det_in_2
                            (input port)
  Destination:            GateKeeper_BD_i/GateKeeper_2/inst/c_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_400MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.814ns  (logic 1.817ns (31.260%)  route 3.997ns (68.740%))
  Logic Levels:           4  (CARRY4=2 IBUF=1 LUT3=1)
  Clock Path Skew:        -1.386ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.386ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B19                                               0.000     0.000 r  det_in_2 (IN)
                         net (fo=0)                   0.000     0.000    det_in_2
    B19                  IBUF (Prop_ibuf_I_O)         0.961     0.961 r  det_in_2_IBUF_inst/O
                         net (fo=20, routed)          3.997     4.958    GateKeeper_BD_i/GateKeeper_2/inst/det_in
    SLICE_X110Y56        LUT3 (Prop_lut3_I1_O)        0.124     5.082 r  GateKeeper_BD_i/GateKeeper_2/inst/c[0]_i_5/O
                         net (fo=1, routed)           0.000     5.082    GateKeeper_BD_i/GateKeeper_2/inst/c[0]_i_5_n_0
    SLICE_X110Y56        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     5.480 r  GateKeeper_BD_i/GateKeeper_2/inst/c_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.480    GateKeeper_BD_i/GateKeeper_2/inst/c_reg[0]_i_2_n_0
    SLICE_X110Y57        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.814 r  GateKeeper_BD_i/GateKeeper_2/inst/c_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000     5.814    GateKeeper_BD_i/GateKeeper_2/inst/c_reg[4]_i_1_n_6
    SLICE_X110Y57        FDRE                                         r  GateKeeper_BD_i/GateKeeper_2/inst/c_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_400MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.582    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    -4.856 r  GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    -3.165    GateKeeper_BD_i/clk_wiz_0/inst/clk_400MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -3.074 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=78, routed)          1.688    -1.386    GateKeeper_BD_i/GateKeeper_2/inst/clk
    SLICE_X110Y57        FDRE                                         r  GateKeeper_BD_i/GateKeeper_2/inst/c_reg[5]/C

Slack:                    inf
  Source:                 det_in_2
                            (input port)
  Destination:            GateKeeper_BD_i/GateKeeper_2/inst/c_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_400MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.793ns  (logic 1.796ns (31.011%)  route 3.997ns (68.989%))
  Logic Levels:           4  (CARRY4=2 IBUF=1 LUT3=1)
  Clock Path Skew:        -1.386ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.386ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B19                                               0.000     0.000 r  det_in_2 (IN)
                         net (fo=0)                   0.000     0.000    det_in_2
    B19                  IBUF (Prop_ibuf_I_O)         0.961     0.961 r  det_in_2_IBUF_inst/O
                         net (fo=20, routed)          3.997     4.958    GateKeeper_BD_i/GateKeeper_2/inst/det_in
    SLICE_X110Y56        LUT3 (Prop_lut3_I1_O)        0.124     5.082 r  GateKeeper_BD_i/GateKeeper_2/inst/c[0]_i_5/O
                         net (fo=1, routed)           0.000     5.082    GateKeeper_BD_i/GateKeeper_2/inst/c[0]_i_5_n_0
    SLICE_X110Y56        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     5.480 r  GateKeeper_BD_i/GateKeeper_2/inst/c_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.480    GateKeeper_BD_i/GateKeeper_2/inst/c_reg[0]_i_2_n_0
    SLICE_X110Y57        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.793 r  GateKeeper_BD_i/GateKeeper_2/inst/c_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     5.793    GateKeeper_BD_i/GateKeeper_2/inst/c_reg[4]_i_1_n_4
    SLICE_X110Y57        FDRE                                         r  GateKeeper_BD_i/GateKeeper_2/inst/c_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_400MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.582    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    -4.856 r  GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    -3.165    GateKeeper_BD_i/clk_wiz_0/inst/clk_400MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -3.074 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=78, routed)          1.688    -1.386    GateKeeper_BD_i/GateKeeper_2/inst/clk
    SLICE_X110Y57        FDRE                                         r  GateKeeper_BD_i/GateKeeper_2/inst/c_reg[7]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 det_in_0
                            (input port)
  Destination:            GateKeeper_BD_i/GateKeeper_0/inst/GateKeeper_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_400MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.876ns  (logic 0.196ns (22.337%)  route 0.680ns (77.663%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.775ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.775ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M19                                               0.000     0.000 f  det_in_0 (IN)
                         net (fo=0)                   0.000     0.000    det_in_0
    M19                  IBUF (Prop_ibuf_I_O)         0.151     0.151 f  det_in_0_IBUF_inst/O
                         net (fo=20, routed)          0.680     0.831    GateKeeper_BD_i/GateKeeper_0/inst/det_in
    SLICE_X113Y54        LUT6 (Prop_lut6_I3_O)        0.045     0.876 r  GateKeeper_BD_i/GateKeeper_0/inst/GateKeeper_i_1/O
                         net (fo=1, routed)           0.000     0.876    GateKeeper_BD_i/GateKeeper_0/inst/GateKeeper_i_1_n_0
    SLICE_X113Y54        FDRE                                         r  GateKeeper_BD_i/GateKeeper_0/inst/GateKeeper_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_400MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    GateKeeper_BD_i/clk_wiz_0/inst/clk_400MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=78, routed)          0.910    -0.775    GateKeeper_BD_i/GateKeeper_0/inst/clk
    SLICE_X113Y54        FDRE                                         r  GateKeeper_BD_i/GateKeeper_0/inst/GateKeeper_reg/C

Slack:                    inf
  Source:                 det_in_0
                            (input port)
  Destination:            GateKeeper_BD_i/GateKeeper_0/inst/c_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_400MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.999ns  (logic 0.261ns (26.095%)  route 0.738ns (73.905%))
  Logic Levels:           3  (CARRY4=1 IBUF=1 LUT3=1)
  Clock Path Skew:        -0.775ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.775ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M19                                               0.000     0.000 r  det_in_0 (IN)
                         net (fo=0)                   0.000     0.000    det_in_0
    M19                  IBUF (Prop_ibuf_I_O)         0.151     0.151 r  det_in_0_IBUF_inst/O
                         net (fo=20, routed)          0.738     0.889    GateKeeper_BD_i/GateKeeper_0/inst/det_in
    SLICE_X111Y54        LUT3 (Prop_lut3_I1_O)        0.045     0.934 r  GateKeeper_BD_i/GateKeeper_0/inst/c[4]_i_4/O
                         net (fo=1, routed)           0.000     0.934    GateKeeper_BD_i/GateKeeper_0/inst/c[4]_i_4_n_0
    SLICE_X111Y54        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     0.999 r  GateKeeper_BD_i/GateKeeper_0/inst/c_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.999    GateKeeper_BD_i/GateKeeper_0/inst/c_reg[4]_i_1_n_6
    SLICE_X111Y54        FDRE                                         r  GateKeeper_BD_i/GateKeeper_0/inst/c_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_400MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    GateKeeper_BD_i/clk_wiz_0/inst/clk_400MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=78, routed)          0.910    -0.775    GateKeeper_BD_i/GateKeeper_0/inst/clk
    SLICE_X111Y54        FDRE                                         r  GateKeeper_BD_i/GateKeeper_0/inst/c_reg[5]/C

Slack:                    inf
  Source:                 det_in_0
                            (input port)
  Destination:            GateKeeper_BD_i/GateKeeper_0/inst/c_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_400MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.005ns  (logic 0.266ns (26.437%)  route 0.739ns (73.563%))
  Logic Levels:           3  (CARRY4=1 IBUF=1 LUT3=1)
  Clock Path Skew:        -0.775ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.775ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M19                                               0.000     0.000 r  det_in_0 (IN)
                         net (fo=0)                   0.000     0.000    det_in_0
    M19                  IBUF (Prop_ibuf_I_O)         0.151     0.151 r  det_in_0_IBUF_inst/O
                         net (fo=20, routed)          0.739     0.890    GateKeeper_BD_i/GateKeeper_0/inst/det_in
    SLICE_X111Y54        LUT3 (Prop_lut3_I1_O)        0.045     0.935 r  GateKeeper_BD_i/GateKeeper_0/inst/c[4]_i_5/O
                         net (fo=1, routed)           0.000     0.935    GateKeeper_BD_i/GateKeeper_0/inst/c[4]_i_5_n_0
    SLICE_X111Y54        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.005 r  GateKeeper_BD_i/GateKeeper_0/inst/c_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.005    GateKeeper_BD_i/GateKeeper_0/inst/c_reg[4]_i_1_n_7
    SLICE_X111Y54        FDRE                                         r  GateKeeper_BD_i/GateKeeper_0/inst/c_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_400MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    GateKeeper_BD_i/clk_wiz_0/inst/clk_400MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=78, routed)          0.910    -0.775    GateKeeper_BD_i/GateKeeper_0/inst/clk
    SLICE_X111Y54        FDRE                                         r  GateKeeper_BD_i/GateKeeper_0/inst/c_reg[4]/C

Slack:                    inf
  Source:                 det_in_0
                            (input port)
  Destination:            GateKeeper_BD_i/GateKeeper_0/inst/state_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_400MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.015ns  (logic 0.196ns (19.278%)  route 0.819ns (80.722%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        -0.775ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.775ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M19                                               0.000     0.000 r  det_in_0 (IN)
                         net (fo=0)                   0.000     0.000    det_in_0
    M19                  IBUF (Prop_ibuf_I_O)         0.151     0.151 r  det_in_0_IBUF_inst/O
                         net (fo=20, routed)          0.819     0.970    GateKeeper_BD_i/GateKeeper_0/inst/det_in
    SLICE_X113Y54        LUT5 (Prop_lut5_I2_O)        0.045     1.015 r  GateKeeper_BD_i/GateKeeper_0/inst/state_i_1/O
                         net (fo=1, routed)           0.000     1.015    GateKeeper_BD_i/GateKeeper_0/inst/state_i_1_n_0
    SLICE_X113Y54        FDRE                                         r  GateKeeper_BD_i/GateKeeper_0/inst/state_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_400MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    GateKeeper_BD_i/clk_wiz_0/inst/clk_400MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=78, routed)          0.910    -0.775    GateKeeper_BD_i/GateKeeper_0/inst/clk
    SLICE_X113Y54        FDRE                                         r  GateKeeper_BD_i/GateKeeper_0/inst/state_reg/C

Slack:                    inf
  Source:                 det_in_1
                            (input port)
  Destination:            GateKeeper_BD_i/GateKeeper_1/inst/state_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_400MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.046ns  (logic 0.201ns (19.205%)  route 0.845ns (80.795%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        -0.804ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 r  det_in_1 (IN)
                         net (fo=0)                   0.000     0.000    det_in_1
    M20                  IBUF (Prop_ibuf_I_O)         0.156     0.156 r  det_in_1_IBUF_inst/O
                         net (fo=20, routed)          0.845     1.001    GateKeeper_BD_i/GateKeeper_1/inst/det_in
    SLICE_X104Y55        LUT5 (Prop_lut5_I2_O)        0.045     1.046 r  GateKeeper_BD_i/GateKeeper_1/inst/state_i_1/O
                         net (fo=1, routed)           0.000     1.046    GateKeeper_BD_i/GateKeeper_1/inst/state_i_1_n_0
    SLICE_X104Y55        FDRE                                         r  GateKeeper_BD_i/GateKeeper_1/inst/state_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_400MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    GateKeeper_BD_i/clk_wiz_0/inst/clk_400MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=78, routed)          0.881    -0.804    GateKeeper_BD_i/GateKeeper_1/inst/clk
    SLICE_X104Y55        FDRE                                         r  GateKeeper_BD_i/GateKeeper_1/inst/state_reg/C

Slack:                    inf
  Source:                 det_in_0
                            (input port)
  Destination:            GateKeeper_BD_i/GateKeeper_0/inst/c_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_400MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.081ns  (logic 0.342ns (31.609%)  route 0.739ns (68.391%))
  Logic Levels:           3  (CARRY4=1 IBUF=1 LUT3=1)
  Clock Path Skew:        -0.775ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.775ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M19                                               0.000     0.000 r  det_in_0 (IN)
                         net (fo=0)                   0.000     0.000    det_in_0
    M19                  IBUF (Prop_ibuf_I_O)         0.151     0.151 r  det_in_0_IBUF_inst/O
                         net (fo=20, routed)          0.739     0.890    GateKeeper_BD_i/GateKeeper_0/inst/det_in
    SLICE_X111Y54        LUT3 (Prop_lut3_I1_O)        0.045     0.935 r  GateKeeper_BD_i/GateKeeper_0/inst/c[4]_i_5/O
                         net (fo=1, routed)           0.000     0.935    GateKeeper_BD_i/GateKeeper_0/inst/c[4]_i_5_n_0
    SLICE_X111Y54        CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.146     1.081 r  GateKeeper_BD_i/GateKeeper_0/inst/c_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.081    GateKeeper_BD_i/GateKeeper_0/inst/c_reg[4]_i_1_n_5
    SLICE_X111Y54        FDRE                                         r  GateKeeper_BD_i/GateKeeper_0/inst/c_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_400MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    GateKeeper_BD_i/clk_wiz_0/inst/clk_400MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=78, routed)          0.910    -0.775    GateKeeper_BD_i/GateKeeper_0/inst/clk
    SLICE_X111Y54        FDRE                                         r  GateKeeper_BD_i/GateKeeper_0/inst/c_reg[6]/C

Slack:                    inf
  Source:                 det_in_0
                            (input port)
  Destination:            GateKeeper_BD_i/GateKeeper_0/inst/c_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_400MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.101ns  (logic 0.362ns (32.852%)  route 0.739ns (67.148%))
  Logic Levels:           3  (CARRY4=1 IBUF=1 LUT3=1)
  Clock Path Skew:        -0.775ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.775ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M19                                               0.000     0.000 r  det_in_0 (IN)
                         net (fo=0)                   0.000     0.000    det_in_0
    M19                  IBUF (Prop_ibuf_I_O)         0.151     0.151 r  det_in_0_IBUF_inst/O
                         net (fo=20, routed)          0.739     0.890    GateKeeper_BD_i/GateKeeper_0/inst/det_in
    SLICE_X111Y54        LUT3 (Prop_lut3_I1_O)        0.045     0.935 r  GateKeeper_BD_i/GateKeeper_0/inst/c[4]_i_5/O
                         net (fo=1, routed)           0.000     0.935    GateKeeper_BD_i/GateKeeper_0/inst/c[4]_i_5_n_0
    SLICE_X111Y54        CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.166     1.101 r  GateKeeper_BD_i/GateKeeper_0/inst/c_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.101    GateKeeper_BD_i/GateKeeper_0/inst/c_reg[4]_i_1_n_4
    SLICE_X111Y54        FDRE                                         r  GateKeeper_BD_i/GateKeeper_0/inst/c_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_400MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    GateKeeper_BD_i/clk_wiz_0/inst/clk_400MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=78, routed)          0.910    -0.775    GateKeeper_BD_i/GateKeeper_0/inst/clk
    SLICE_X111Y54        FDRE                                         r  GateKeeper_BD_i/GateKeeper_0/inst/c_reg[7]/C

Slack:                    inf
  Source:                 det_in_1
                            (input port)
  Destination:            GateKeeper_BD_i/GateKeeper_1/inst/c_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_400MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.111ns  (logic 0.267ns (24.038%)  route 0.844ns (75.962%))
  Logic Levels:           3  (CARRY4=1 IBUF=1 LUT2=1)
  Clock Path Skew:        -0.779ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.779ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 f  det_in_1 (IN)
                         net (fo=0)                   0.000     0.000    det_in_1
    M20                  IBUF (Prop_ibuf_I_O)         0.156     0.156 f  det_in_1_IBUF_inst/O
                         net (fo=20, routed)          0.844     1.000    GateKeeper_BD_i/GateKeeper_1/inst/det_in
    SLICE_X107Y57        LUT2 (Prop_lut2_I1_O)        0.045     1.045 r  GateKeeper_BD_i/GateKeeper_1/inst/c[8]_i_3/O
                         net (fo=1, routed)           0.000     1.045    GateKeeper_BD_i/GateKeeper_1/inst/c[8]_i_3_n_0
    SLICE_X107Y57        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     1.111 r  GateKeeper_BD_i/GateKeeper_1/inst/c_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.111    GateKeeper_BD_i/GateKeeper_1/inst/c_reg[8]_i_1_n_5
    SLICE_X107Y57        FDRE                                         r  GateKeeper_BD_i/GateKeeper_1/inst/c_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_400MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    GateKeeper_BD_i/clk_wiz_0/inst/clk_400MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=78, routed)          0.906    -0.779    GateKeeper_BD_i/GateKeeper_1/inst/clk
    SLICE_X107Y57        FDRE                                         r  GateKeeper_BD_i/GateKeeper_1/inst/c_reg[10]/C

Slack:                    inf
  Source:                 det_in_1
                            (input port)
  Destination:            GateKeeper_BD_i/GateKeeper_1/inst/c_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_400MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.111ns  (logic 0.264ns (23.768%)  route 0.847ns (76.232%))
  Logic Levels:           3  (CARRY4=1 IBUF=1 LUT2=1)
  Clock Path Skew:        -0.779ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.779ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 f  det_in_1 (IN)
                         net (fo=0)                   0.000     0.000    det_in_1
    M20                  IBUF (Prop_ibuf_I_O)         0.156     0.156 f  det_in_1_IBUF_inst/O
                         net (fo=20, routed)          0.847     1.003    GateKeeper_BD_i/GateKeeper_1/inst/det_in
    SLICE_X107Y57        LUT2 (Prop_lut2_I1_O)        0.045     1.048 r  GateKeeper_BD_i/GateKeeper_1/inst/c[8]_i_2/O
                         net (fo=1, routed)           0.000     1.048    GateKeeper_BD_i/GateKeeper_1/inst/c[8]_i_2_n_0
    SLICE_X107Y57        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.111 r  GateKeeper_BD_i/GateKeeper_1/inst/c_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.111    GateKeeper_BD_i/GateKeeper_1/inst/c_reg[8]_i_1_n_4
    SLICE_X107Y57        FDRE                                         r  GateKeeper_BD_i/GateKeeper_1/inst/c_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_400MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    GateKeeper_BD_i/clk_wiz_0/inst/clk_400MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=78, routed)          0.906    -0.779    GateKeeper_BD_i/GateKeeper_1/inst/clk
    SLICE_X107Y57        FDRE                                         r  GateKeeper_BD_i/GateKeeper_1/inst/c_reg[11]/C

Slack:                    inf
  Source:                 det_in_0
                            (input port)
  Destination:            GateKeeper_BD_i/GateKeeper_0/inst/c_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_400MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.112ns  (logic 0.259ns (23.260%)  route 0.853ns (76.740%))
  Logic Levels:           3  (CARRY4=1 IBUF=1 LUT3=1)
  Clock Path Skew:        -0.775ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.775ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M19                                               0.000     0.000 r  det_in_0 (IN)
                         net (fo=0)                   0.000     0.000    det_in_0
    M19                  IBUF (Prop_ibuf_I_O)         0.151     0.151 r  det_in_0_IBUF_inst/O
                         net (fo=20, routed)          0.853     1.004    GateKeeper_BD_i/GateKeeper_0/inst/det_in
    SLICE_X111Y53        LUT3 (Prop_lut3_I1_O)        0.045     1.049 r  GateKeeper_BD_i/GateKeeper_0/inst/c[0]_i_4/O
                         net (fo=1, routed)           0.000     1.049    GateKeeper_BD_i/GateKeeper_0/inst/c[0]_i_4_n_0
    SLICE_X111Y53        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.112 r  GateKeeper_BD_i/GateKeeper_0/inst/c_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000     1.112    GateKeeper_BD_i/GateKeeper_0/inst/c_reg[0]_i_2_n_4
    SLICE_X111Y53        FDRE                                         r  GateKeeper_BD_i/GateKeeper_0/inst/c_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_400MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    GateKeeper_BD_i/clk_wiz_0/inst/clk_400MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=78, routed)          0.910    -0.775    GateKeeper_BD_i/GateKeeper_0/inst/clk
    SLICE_X111Y53        FDRE                                         r  GateKeeper_BD_i/GateKeeper_0/inst/c_reg[3]/C





