-- VHDL for IBM SMS ALD group AChInputTransForAdder
-- Title: AChInputTransForAdder
-- IBM Machine Name 1411
-- Generated by GenerateHDL on 9/28/2020 4:41:21 PM

-- Included from HDLTemplate.vhdl

library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.NUMERIC_STD.ALL;  -- For use in test benches only
use WORK.ALL;

-- End of include from HDLTemplate.vhdl

entity AChInputTransForAdder is
	    Port (
		FPGA_CLK: in STD_LOGIC;
		PB_TRUE_ADD_A: in STD_LOGIC;
		PB_COMP_ADD_A: in STD_LOGIC;
		MS_A_CH_INSERT_PLUS_ZERO: in STD_LOGIC;
		MS_A_CH_INSERT_PLUS_NINE: in STD_LOGIC;
		PB_A_CH_BUS: in STD_LOGIC_VECTOR (6 downTo 0);
		PB_A_CH_NOT_BUS: in STD_LOGIC_VECTOR (6 downTo 0);
		MB_ADD_AB0: out STD_LOGIC;
		MB_ADD_AB1: out STD_LOGIC;
		MB_ADD_AQ0: out STD_LOGIC;
		MB_ADD_AQ2: out STD_LOGIC;
		MB_ADD_AQ4: out STD_LOGIC;
		MB_ADD_AQ6: out STD_LOGIC;
		MB_ADD_AQ8: out STD_LOGIC);
end AChInputTransForAdder;


ARCHITECTURE structural of AChInputTransForAdder is

	 signal PB_A_CH_INSERT_PLUS_ZERO: STD_LOGIC;
	 signal PB_A_CH_INSERT_PLUS_NINE: STD_LOGIC;

BEGIN

Page_16_11_01_1: ENTITY ALD_16_11_01_1_A_CH_INPUT_TRANS_FOR_ADDER_ACC
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	PB_TRUE_ADD_A =>
		PB_TRUE_ADD_A,
	PB_A_CH_NOT_1_BIT =>
		PB_A_CH_NOT_BUS(0),
	PB_COMP_ADD_A =>
		PB_COMP_ADD_A,
	PB_A_CH_1_BIT =>
		PB_A_CH_BUS(0),
	MS_A_CH_INSERT_PLUS_ZERO =>
		MS_A_CH_INSERT_PLUS_ZERO,
	MS_A_CH_INSERT_PLUS_NINE =>
		MS_A_CH_INSERT_PLUS_NINE,
	MB_ADD_AB0 =>
		MB_ADD_AB0,
	PB_A_CH_INSERT_PLUS_ZERO =>
		PB_A_CH_INSERT_PLUS_ZERO,
	MB_ADD_AB1 =>
		MB_ADD_AB1,
	PB_A_CH_INSERT_PLUS_NINE =>
		PB_A_CH_INSERT_PLUS_NINE
	);

Page_16_11_02_1: ENTITY ALD_16_11_02_1_A_CH_INPUT_TRANS_FOR_ADDER_ACC
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	PB_A_CH_NOT_8_BIT =>
		PB_A_CH_NOT_BUS(3),
	PB_A_CH_NOT_2_BIT =>
		PB_A_CH_NOT_BUS(1),
	PB_A_CH_NOT_4_BIT =>
		PB_A_CH_NOT_BUS(2),
	PB_COMP_ADD_A =>
		PB_COMP_ADD_A,
	PB_A_CH_8_BIT =>
		PB_A_CH_BUS(3),
	PB_TRUE_ADD_A =>
		PB_TRUE_ADD_A,
	PB_A_CH_NOT_1_BIT =>
		PB_A_CH_NOT_BUS(0),
	PB_A_CH_2_BIT =>
		PB_A_CH_BUS(1),
	PB_A_CH_INSERT_PLUS_ZERO =>
		PB_A_CH_INSERT_PLUS_ZERO,
	MB_ADD_AQ0 =>
		MB_ADD_AQ0
	);

Page_16_11_03_1: ENTITY ALD_16_11_03_1_A_CH_INPUT_TRANS_FOR_ADDER_ACC
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	PB_A_CH_NOT_8_BIT =>
		PB_A_CH_NOT_BUS(3),
	PB_TRUE_ADD_A =>
		PB_TRUE_ADD_A,
	PB_A_CH_NOT_4_BIT =>
		PB_A_CH_NOT_BUS(2),
	PB_A_CH_1_BIT =>
		PB_A_CH_BUS(0),
	PB_A_CH_2_BIT =>
		PB_A_CH_BUS(1),
	PB_COMP_ADD_A =>
		PB_COMP_ADD_A,
	PB_A_CH_4_BIT =>
		PB_A_CH_BUS(2),
	MB_ADD_AQ2 =>
		MB_ADD_AQ2
	);

Page_16_11_04_1: ENTITY ALD_16_11_04_1_A_CH_INPUT_TRANS_FOR_ADDER_ACC
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	PB_TRUE_ADD_A =>
		PB_TRUE_ADD_A,
	PB_A_CH_4_BIT =>
		PB_A_CH_BUS(2),
	PB_A_CH_NOT_2_BIT =>
		PB_A_CH_NOT_BUS(1),
	PB_COMP_ADD_A =>
		PB_COMP_ADD_A,
	MB_ADD_AQ4 =>
		MB_ADD_AQ4
	);

Page_16_11_05_1: ENTITY ALD_16_11_05_1_A_CH_INPUT_TRANS_FOR_ADDER_ACC
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	PB_A_CH_1_BIT =>
		PB_A_CH_BUS(0),
	PB_COMP_ADD_A =>
		PB_COMP_ADD_A,
	PB_A_CH_NOT_4_BIT =>
		PB_A_CH_NOT_BUS(2),
	PB_A_CH_NOT_8_BIT =>
		PB_A_CH_NOT_BUS(3),
	PB_A_CH_2_BIT =>
		PB_A_CH_BUS(1),
	PB_TRUE_ADD_A =>
		PB_TRUE_ADD_A,
	PB_A_CH_4_BIT =>
		PB_A_CH_BUS(2),
	MB_ADD_AQ6 =>
		MB_ADD_AQ6
	);

Page_16_11_06_1: ENTITY ALD_16_11_06_1_A_CH_INPUT_TRANS_FOR_ADDER_ACC
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	PB_TRUE_ADD_A =>
		PB_TRUE_ADD_A,
	PB_A_CH_NOT_2_BIT =>
		PB_A_CH_NOT_BUS(1),
	PB_A_CH_8_BIT =>
		PB_A_CH_BUS(3),
	PB_A_CH_NOT_8_BIT =>
		PB_A_CH_NOT_BUS(3),
	PB_COMP_ADD_A =>
		PB_COMP_ADD_A,
	PB_A_CH_2_BIT =>
		PB_A_CH_BUS(1),
	PB_A_CH_NOT_4_BIT =>
		PB_A_CH_NOT_BUS(2),
	PB_A_CH_NOT_1_BIT =>
		PB_A_CH_NOT_BUS(0),
	PB_A_CH_INSERT_PLUS_NINE =>
		PB_A_CH_INSERT_PLUS_NINE,
	MB_ADD_AQ8 =>
		MB_ADD_AQ8
	);


END;
