# FPGA
This includes all the hardware design files of our implementation. The design is verfied on Xilinx Alveo U250 FPGA. This work is developed with Xilinx Vivado 2020.2.

## requirements:
    - Xilinx Vivado 2020.2

## Setting up the project
- Include the source files in src folder as sources
- Include IPs in the ip folder as external IPs to the project
        - The IPs contains FIFOs and external memory interface IPs

## Module Structure (refer to the figure)

![Screenshot from 2022-05-29 16-51-24](https://user-images.githubusercontent.com/54261529/170896350-14cf999a-e217-40b7-82cf-b327ab6c7cfc.png)
