###############################################################
#  Generated by:      Cadence Innovus 21.14-s109_1
#  OS:                Linux x86_64(Host ID vlsipool-k06)
#  Generated on:      Mon Mar 17 15:55:17 2025
#  Design:            dma
#  Command:           timeDesign -prefix signoff -signoff -reportOnly -hold -outDir /net/badwater/z/hyunwon/Documents/TSMC_Prowess/tsmc28/module/dma/apr/reports
###############################################################

------------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------------

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.103  |  0.118  |  0.103  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   451   |   16    |   440   |
+--------------------+---------+---------+---------+

Density: 56.878%
       (99.699% with Fillers)
------------------------------------------------------------------
