Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Fri Apr 16 16:14:22 2021
| Host         : seal-lambda running 64-bit Ubuntu 18.04.5 LTS
| Command      : report_timing -max_paths 10 -file ./report/fn1_timing_paths_routed.rpt
| Design       : bd_0_wrapper
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
----------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             1.127ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/tmp_2_reg_358_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U5/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/buff0_reg__0/B[2]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        8.339ns  (logic 1.523ns (18.263%)  route 6.816ns (81.737%))
  Logic Levels:           7  (LUT2=2 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=8141, unset)         0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X41Y40         FDRE                                         r  bd_0_i/hls_inst/inst/tmp_2_reg_358_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y40         FDRE (Prop_fdre_C_Q)         0.456     1.429 f  bd_0_i/hls_inst/inst/tmp_2_reg_358_reg[0]/Q
                         net (fo=69, routed)          1.085     2.514    bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U5/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/buff0_reg__0_0[0]
    SLICE_X40Y40         LUT6 (Prop_lut6_I3_O)        0.124     2.638 f  bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U5/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/val_reg_374[50]_i_4/O
                         net (fo=5, routed)           0.464     3.102    bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U5/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/tmp_2_reg_358_reg[5]_0
    SLICE_X41Y41         LUT6 (Prop_lut6_I3_O)        0.124     3.226 r  bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U5/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/val_reg_374[38]_i_11/O
                         net (fo=58, routed)          1.023     4.249    bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U5/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/val_reg_374[38]_i_11_n_0
    SLICE_X40Y31         LUT2 (Prop_lut2_I0_O)        0.120     4.369 r  bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U5/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/val_reg_374[44]_i_6/O
                         net (fo=54, routed)          1.281     5.650    bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U5/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/tmp_2_reg_358_reg[0]_1
    SLICE_X38Y37         LUT6 (Prop_lut6_I1_O)        0.327     5.977 r  bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U5/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/val_reg_374[37]_i_8/O
                         net (fo=2, routed)           0.671     6.648    bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U5/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/tmp_3_reg_364_reg[43]_0
    SLICE_X36Y37         LUT5 (Prop_lut5_I0_O)        0.124     6.772 r  bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U5/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/val_reg_374[37]_i_3/O
                         net (fo=4, routed)           1.057     7.829    bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U5/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/tmp_3_reg_364_reg[43]
    SLICE_X33Y33         LUT6 (Prop_lut6_I1_O)        0.124     7.953 r  bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U5/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/buff0_reg__0_i_41/O
                         net (fo=1, routed)           0.574     8.527    bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U5/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/val_fu_287_p3[53]
    SLICE_X33Y32         LUT2 (Prop_lut2_I1_O)        0.124     8.651 r  bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U5/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/buff0_reg__0_i_11/O
                         net (fo=1, routed)           0.662     9.312    bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U5/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/buff0_reg__0_i_11_n_0
    DSP48_X2Y13          DSP48E1                                      r  bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U5/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/buff0_reg__0/B[2]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=8141, unset)         0.924    10.924    bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U5/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/ap_clk
    DSP48_X2Y13          DSP48E1                                      r  bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U5/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/buff0_reg__0/CLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    DSP48_X2Y13          DSP48E1 (Setup_dsp48e1_CLK_B[2])
                                                     -0.450    10.439    bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U5/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/buff0_reg__0
  -------------------------------------------------------------------
                         required time                         10.439    
                         arrival time                          -9.312    
  -------------------------------------------------------------------
                         slack                                  1.127    

Slack (MET) :             1.178ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/tmp_2_reg_358_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U5/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/buff0_reg__0/B[6]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        8.080ns  (logic 1.350ns (16.708%)  route 6.730ns (83.292%))
  Logic Levels:           7  (LUT2=1 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=8141, unset)         0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X41Y40         FDRE                                         r  bd_0_i/hls_inst/inst/tmp_2_reg_358_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y40         FDRE (Prop_fdre_C_Q)         0.456     1.429 f  bd_0_i/hls_inst/inst/tmp_2_reg_358_reg[0]/Q
                         net (fo=69, routed)          1.085     2.514    bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U5/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/buff0_reg__0_0[0]
    SLICE_X40Y40         LUT6 (Prop_lut6_I3_O)        0.124     2.638 f  bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U5/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/val_reg_374[50]_i_4/O
                         net (fo=5, routed)           0.461     3.099    bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U5/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/tmp_2_reg_358_reg[5]_0
    SLICE_X41Y41         LUT6 (Prop_lut6_I2_O)        0.124     3.223 r  bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U5/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/val_reg_374[50]_i_2/O
                         net (fo=100, routed)         0.917     4.140    bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U5/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/tmp_2_reg_358_reg[8]
    SLICE_X38Y38         LUT4 (Prop_lut4_I2_O)        0.124     4.264 r  bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U5/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/val_reg_374[43]_i_15/O
                         net (fo=99, routed)          1.370     5.634    bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U5/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/tmp_2_reg_358_reg[1]
    SLICE_X36Y29         LUT5 (Prop_lut5_I1_O)        0.124     5.758 r  bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U5/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/val_reg_374[41]_i_8/O
                         net (fo=4, routed)           0.697     6.455    bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U5/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/tmp_3_reg_364_reg[1]
    SLICE_X38Y30         LUT5 (Prop_lut5_I0_O)        0.124     6.579 r  bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U5/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/val_reg_374[41]_i_3/O
                         net (fo=4, routed)           0.878     7.456    bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U5/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/tmp_2_reg_358_reg[2]_0
    SLICE_X32Y32         LUT6 (Prop_lut6_I1_O)        0.124     7.580 r  bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U5/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/buff0_reg__0_i_37/O
                         net (fo=1, routed)           0.742     8.322    bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U5/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/val_fu_287_p3[57]
    SLICE_X33Y31         LUT2 (Prop_lut2_I1_O)        0.150     8.472 r  bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U5/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/buff0_reg__0_i_7/O
                         net (fo=1, routed)           0.581     9.053    bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U5/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/buff0_reg__0_i_7_n_0
    DSP48_X2Y13          DSP48E1                                      r  bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U5/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/buff0_reg__0/B[6]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=8141, unset)         0.924    10.924    bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U5/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/ap_clk
    DSP48_X2Y13          DSP48E1                                      r  bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U5/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/buff0_reg__0/CLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    DSP48_X2Y13          DSP48E1 (Setup_dsp48e1_CLK_B[6])
                                                     -0.658    10.231    bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U5/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/buff0_reg__0
  -------------------------------------------------------------------
                         required time                         10.231    
                         arrival time                          -9.053    
  -------------------------------------------------------------------
                         slack                                  1.178    

Slack (MET) :             1.181ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[54]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/OP/RESULT_REG.NORMAL.exp_op_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        8.844ns  (logic 4.642ns (52.490%)  route 4.202ns (47.510%))
  Logic Levels:           8  (CARRY4=4 DSP48E1=1 LUT3=2 LUT5=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=8141, unset)         0.973     0.973    bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/aclk
    SLICE_X83Y33         FDRE                                         r  bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[54]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y33         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[54]/Q
                         net (fo=1, routed)           0.571     2.000    bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/part_norm_mant_ext[3]
    SLICE_X83Y33         LUT3 (Prop_lut3_I0_O)        0.124     2.124 r  bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_3/O
                         net (fo=1, routed)           0.484     2.608    bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/RND_BIT_GEN/NORM_1_OR_0.STRUCT_REQ.SPECIAL.RND_CHAIN/i_no_versal_es1_workaround.DSP
    SLICE_X86Y32         CARRY4 (Prop_carry4_CYINIT_CO[0])
                                                      0.561     3.169 r  bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/RND_BIT_GEN/NORM_1_OR_0.STRUCT_REQ.SPECIAL.RND_CHAIN/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[0]
                         net (fo=1, routed)           0.781     3.950    bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/B[0]
    DSP48_X3Y12          DSP48E1 (Prop_dsp48e1_B[1]_P[47])
                                                      2.300     6.250 r  bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/P[47]
                         net (fo=7, routed)           1.422     7.672    bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP_LOGIC_ADDERS.RND_1/P[0]
    SLICE_X73Y37         LUT3 (Prop_lut3_I1_O)        0.124     7.796 r  bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP_LOGIC_ADDERS.RND_1/RESULT_REG.NORMAL.exp_op[3]_i_7/O
                         net (fo=1, routed)           0.943     8.740    bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/STATE_DELAY/i_pipe/RESULT_REG.NORMAL.exp_op_reg[3]
    SLICE_X54Y40         LUT5 (Prop_lut5_I3_O)        0.124     8.864 r  bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/STATE_DELAY/i_pipe/RESULT_REG.NORMAL.exp_op[3]_i_6/O
                         net (fo=1, routed)           0.000     8.864    bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/STATE_DELAY/i_pipe/RESULT_REG.NORMAL.exp_op[3]_i_6_n_0
    SLICE_X54Y40         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.377 r  bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/STATE_DELAY/i_pipe/RESULT_REG.NORMAL.exp_op_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.377    bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/STATE_DELAY/i_pipe/RESULT_REG.NORMAL.exp_op_reg[3]_i_1_n_0
    SLICE_X54Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.494 r  bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/STATE_DELAY/i_pipe/RESULT_REG.NORMAL.exp_op_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.494    bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/STATE_DELAY/i_pipe/RESULT_REG.NORMAL.exp_op_reg[7]_i_1_n_0
    SLICE_X54Y42         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.817 r  bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/STATE_DELAY/i_pipe/RESULT_REG.NORMAL.exp_op_reg[10]_i_1/O[1]
                         net (fo=1, routed)           0.000     9.817    bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/OP/exp_pre_op[9]
    SLICE_X54Y42         FDRE                                         r  bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/OP/RESULT_REG.NORMAL.exp_op_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=8141, unset)         0.924    10.924    bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/OP/aclk
    SLICE_X54Y42         FDRE                                         r  bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/OP/RESULT_REG.NORMAL.exp_op_reg[9]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X54Y42         FDRE (Setup_fdre_C_D)        0.109    10.998    bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/OP/RESULT_REG.NORMAL.exp_op_reg[9]
  -------------------------------------------------------------------
                         required time                         10.998    
                         arrival time                          -9.817    
  -------------------------------------------------------------------
                         slack                                  1.181    

Slack (MET) :             1.265ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[54]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/OP/RESULT_REG.NORMAL.exp_op_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        8.760ns  (logic 4.558ns (52.034%)  route 4.202ns (47.966%))
  Logic Levels:           8  (CARRY4=4 DSP48E1=1 LUT3=2 LUT5=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=8141, unset)         0.973     0.973    bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/aclk
    SLICE_X83Y33         FDRE                                         r  bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[54]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y33         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[54]/Q
                         net (fo=1, routed)           0.571     2.000    bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/part_norm_mant_ext[3]
    SLICE_X83Y33         LUT3 (Prop_lut3_I0_O)        0.124     2.124 r  bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_3/O
                         net (fo=1, routed)           0.484     2.608    bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/RND_BIT_GEN/NORM_1_OR_0.STRUCT_REQ.SPECIAL.RND_CHAIN/i_no_versal_es1_workaround.DSP
    SLICE_X86Y32         CARRY4 (Prop_carry4_CYINIT_CO[0])
                                                      0.561     3.169 r  bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/RND_BIT_GEN/NORM_1_OR_0.STRUCT_REQ.SPECIAL.RND_CHAIN/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[0]
                         net (fo=1, routed)           0.781     3.950    bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/B[0]
    DSP48_X3Y12          DSP48E1 (Prop_dsp48e1_B[1]_P[47])
                                                      2.300     6.250 r  bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/P[47]
                         net (fo=7, routed)           1.422     7.672    bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP_LOGIC_ADDERS.RND_1/P[0]
    SLICE_X73Y37         LUT3 (Prop_lut3_I1_O)        0.124     7.796 r  bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP_LOGIC_ADDERS.RND_1/RESULT_REG.NORMAL.exp_op[3]_i_7/O
                         net (fo=1, routed)           0.943     8.740    bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/STATE_DELAY/i_pipe/RESULT_REG.NORMAL.exp_op_reg[3]
    SLICE_X54Y40         LUT5 (Prop_lut5_I3_O)        0.124     8.864 r  bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/STATE_DELAY/i_pipe/RESULT_REG.NORMAL.exp_op[3]_i_6/O
                         net (fo=1, routed)           0.000     8.864    bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/STATE_DELAY/i_pipe/RESULT_REG.NORMAL.exp_op[3]_i_6_n_0
    SLICE_X54Y40         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.377 r  bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/STATE_DELAY/i_pipe/RESULT_REG.NORMAL.exp_op_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.377    bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/STATE_DELAY/i_pipe/RESULT_REG.NORMAL.exp_op_reg[3]_i_1_n_0
    SLICE_X54Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.494 r  bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/STATE_DELAY/i_pipe/RESULT_REG.NORMAL.exp_op_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.494    bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/STATE_DELAY/i_pipe/RESULT_REG.NORMAL.exp_op_reg[7]_i_1_n_0
    SLICE_X54Y42         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.733 r  bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/STATE_DELAY/i_pipe/RESULT_REG.NORMAL.exp_op_reg[10]_i_1/O[2]
                         net (fo=1, routed)           0.000     9.733    bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/OP/exp_pre_op[10]
    SLICE_X54Y42         FDRE                                         r  bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/OP/RESULT_REG.NORMAL.exp_op_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=8141, unset)         0.924    10.924    bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/OP/aclk
    SLICE_X54Y42         FDRE                                         r  bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/OP/RESULT_REG.NORMAL.exp_op_reg[10]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X54Y42         FDRE (Setup_fdre_C_D)        0.109    10.998    bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/OP/RESULT_REG.NORMAL.exp_op_reg[10]
  -------------------------------------------------------------------
                         required time                         10.998    
                         arrival time                          -9.733    
  -------------------------------------------------------------------
                         slack                                  1.265    

Slack (MET) :             1.285ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[54]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/OP/RESULT_REG.NORMAL.exp_op_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        8.740ns  (logic 4.538ns (51.925%)  route 4.202ns (48.075%))
  Logic Levels:           8  (CARRY4=4 DSP48E1=1 LUT3=2 LUT5=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=8141, unset)         0.973     0.973    bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/aclk
    SLICE_X83Y33         FDRE                                         r  bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[54]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y33         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[54]/Q
                         net (fo=1, routed)           0.571     2.000    bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/part_norm_mant_ext[3]
    SLICE_X83Y33         LUT3 (Prop_lut3_I0_O)        0.124     2.124 r  bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_3/O
                         net (fo=1, routed)           0.484     2.608    bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/RND_BIT_GEN/NORM_1_OR_0.STRUCT_REQ.SPECIAL.RND_CHAIN/i_no_versal_es1_workaround.DSP
    SLICE_X86Y32         CARRY4 (Prop_carry4_CYINIT_CO[0])
                                                      0.561     3.169 r  bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/RND_BIT_GEN/NORM_1_OR_0.STRUCT_REQ.SPECIAL.RND_CHAIN/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[0]
                         net (fo=1, routed)           0.781     3.950    bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/B[0]
    DSP48_X3Y12          DSP48E1 (Prop_dsp48e1_B[1]_P[47])
                                                      2.300     6.250 r  bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/P[47]
                         net (fo=7, routed)           1.422     7.672    bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP_LOGIC_ADDERS.RND_1/P[0]
    SLICE_X73Y37         LUT3 (Prop_lut3_I1_O)        0.124     7.796 r  bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP_LOGIC_ADDERS.RND_1/RESULT_REG.NORMAL.exp_op[3]_i_7/O
                         net (fo=1, routed)           0.943     8.740    bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/STATE_DELAY/i_pipe/RESULT_REG.NORMAL.exp_op_reg[3]
    SLICE_X54Y40         LUT5 (Prop_lut5_I3_O)        0.124     8.864 r  bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/STATE_DELAY/i_pipe/RESULT_REG.NORMAL.exp_op[3]_i_6/O
                         net (fo=1, routed)           0.000     8.864    bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/STATE_DELAY/i_pipe/RESULT_REG.NORMAL.exp_op[3]_i_6_n_0
    SLICE_X54Y40         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.377 r  bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/STATE_DELAY/i_pipe/RESULT_REG.NORMAL.exp_op_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.377    bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/STATE_DELAY/i_pipe/RESULT_REG.NORMAL.exp_op_reg[3]_i_1_n_0
    SLICE_X54Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.494 r  bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/STATE_DELAY/i_pipe/RESULT_REG.NORMAL.exp_op_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.494    bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/STATE_DELAY/i_pipe/RESULT_REG.NORMAL.exp_op_reg[7]_i_1_n_0
    SLICE_X54Y42         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.713 r  bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/STATE_DELAY/i_pipe/RESULT_REG.NORMAL.exp_op_reg[10]_i_1/O[0]
                         net (fo=1, routed)           0.000     9.713    bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/OP/exp_pre_op[8]
    SLICE_X54Y42         FDRE                                         r  bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/OP/RESULT_REG.NORMAL.exp_op_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=8141, unset)         0.924    10.924    bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/OP/aclk
    SLICE_X54Y42         FDRE                                         r  bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/OP/RESULT_REG.NORMAL.exp_op_reg[8]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X54Y42         FDRE (Setup_fdre_C_D)        0.109    10.998    bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/OP/RESULT_REG.NORMAL.exp_op_reg[8]
  -------------------------------------------------------------------
                         required time                         10.998    
                         arrival time                          -9.713    
  -------------------------------------------------------------------
                         slack                                  1.285    

Slack (MET) :             1.298ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[54]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/OP/RESULT_REG.NORMAL.exp_op_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        8.727ns  (logic 4.525ns (51.853%)  route 4.202ns (48.147%))
  Logic Levels:           7  (CARRY4=3 DSP48E1=1 LUT3=2 LUT5=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=8141, unset)         0.973     0.973    bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/aclk
    SLICE_X83Y33         FDRE                                         r  bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[54]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y33         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[54]/Q
                         net (fo=1, routed)           0.571     2.000    bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/part_norm_mant_ext[3]
    SLICE_X83Y33         LUT3 (Prop_lut3_I0_O)        0.124     2.124 r  bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_3/O
                         net (fo=1, routed)           0.484     2.608    bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/RND_BIT_GEN/NORM_1_OR_0.STRUCT_REQ.SPECIAL.RND_CHAIN/i_no_versal_es1_workaround.DSP
    SLICE_X86Y32         CARRY4 (Prop_carry4_CYINIT_CO[0])
                                                      0.561     3.169 r  bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/RND_BIT_GEN/NORM_1_OR_0.STRUCT_REQ.SPECIAL.RND_CHAIN/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[0]
                         net (fo=1, routed)           0.781     3.950    bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/B[0]
    DSP48_X3Y12          DSP48E1 (Prop_dsp48e1_B[1]_P[47])
                                                      2.300     6.250 r  bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/P[47]
                         net (fo=7, routed)           1.422     7.672    bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP_LOGIC_ADDERS.RND_1/P[0]
    SLICE_X73Y37         LUT3 (Prop_lut3_I1_O)        0.124     7.796 r  bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP_LOGIC_ADDERS.RND_1/RESULT_REG.NORMAL.exp_op[3]_i_7/O
                         net (fo=1, routed)           0.943     8.740    bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/STATE_DELAY/i_pipe/RESULT_REG.NORMAL.exp_op_reg[3]
    SLICE_X54Y40         LUT5 (Prop_lut5_I3_O)        0.124     8.864 r  bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/STATE_DELAY/i_pipe/RESULT_REG.NORMAL.exp_op[3]_i_6/O
                         net (fo=1, routed)           0.000     8.864    bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/STATE_DELAY/i_pipe/RESULT_REG.NORMAL.exp_op[3]_i_6_n_0
    SLICE_X54Y40         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.377 r  bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/STATE_DELAY/i_pipe/RESULT_REG.NORMAL.exp_op_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.377    bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/STATE_DELAY/i_pipe/RESULT_REG.NORMAL.exp_op_reg[3]_i_1_n_0
    SLICE_X54Y41         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.700 r  bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/STATE_DELAY/i_pipe/RESULT_REG.NORMAL.exp_op_reg[7]_i_1/O[1]
                         net (fo=1, routed)           0.000     9.700    bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/OP/exp_pre_op[5]
    SLICE_X54Y41         FDRE                                         r  bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/OP/RESULT_REG.NORMAL.exp_op_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=8141, unset)         0.924    10.924    bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/OP/aclk
    SLICE_X54Y41         FDRE                                         r  bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/OP/RESULT_REG.NORMAL.exp_op_reg[5]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X54Y41         FDRE (Setup_fdre_C_D)        0.109    10.998    bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/OP/RESULT_REG.NORMAL.exp_op_reg[5]
  -------------------------------------------------------------------
                         required time                         10.998    
                         arrival time                          -9.700    
  -------------------------------------------------------------------
                         slack                                  1.298    

Slack (MET) :             1.306ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[54]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/OP/RESULT_REG.NORMAL.exp_op_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        8.719ns  (logic 4.517ns (51.809%)  route 4.202ns (48.191%))
  Logic Levels:           7  (CARRY4=3 DSP48E1=1 LUT3=2 LUT5=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=8141, unset)         0.973     0.973    bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/aclk
    SLICE_X83Y33         FDRE                                         r  bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[54]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y33         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[54]/Q
                         net (fo=1, routed)           0.571     2.000    bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/part_norm_mant_ext[3]
    SLICE_X83Y33         LUT3 (Prop_lut3_I0_O)        0.124     2.124 r  bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_3/O
                         net (fo=1, routed)           0.484     2.608    bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/RND_BIT_GEN/NORM_1_OR_0.STRUCT_REQ.SPECIAL.RND_CHAIN/i_no_versal_es1_workaround.DSP
    SLICE_X86Y32         CARRY4 (Prop_carry4_CYINIT_CO[0])
                                                      0.561     3.169 r  bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/RND_BIT_GEN/NORM_1_OR_0.STRUCT_REQ.SPECIAL.RND_CHAIN/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[0]
                         net (fo=1, routed)           0.781     3.950    bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/B[0]
    DSP48_X3Y12          DSP48E1 (Prop_dsp48e1_B[1]_P[47])
                                                      2.300     6.250 r  bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/P[47]
                         net (fo=7, routed)           1.422     7.672    bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP_LOGIC_ADDERS.RND_1/P[0]
    SLICE_X73Y37         LUT3 (Prop_lut3_I1_O)        0.124     7.796 r  bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP_LOGIC_ADDERS.RND_1/RESULT_REG.NORMAL.exp_op[3]_i_7/O
                         net (fo=1, routed)           0.943     8.740    bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/STATE_DELAY/i_pipe/RESULT_REG.NORMAL.exp_op_reg[3]
    SLICE_X54Y40         LUT5 (Prop_lut5_I3_O)        0.124     8.864 r  bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/STATE_DELAY/i_pipe/RESULT_REG.NORMAL.exp_op[3]_i_6/O
                         net (fo=1, routed)           0.000     8.864    bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/STATE_DELAY/i_pipe/RESULT_REG.NORMAL.exp_op[3]_i_6_n_0
    SLICE_X54Y40         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.377 r  bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/STATE_DELAY/i_pipe/RESULT_REG.NORMAL.exp_op_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.377    bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/STATE_DELAY/i_pipe/RESULT_REG.NORMAL.exp_op_reg[3]_i_1_n_0
    SLICE_X54Y41         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     9.692 r  bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/STATE_DELAY/i_pipe/RESULT_REG.NORMAL.exp_op_reg[7]_i_1/O[3]
                         net (fo=1, routed)           0.000     9.692    bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/OP/exp_pre_op[7]
    SLICE_X54Y41         FDRE                                         r  bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/OP/RESULT_REG.NORMAL.exp_op_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=8141, unset)         0.924    10.924    bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/OP/aclk
    SLICE_X54Y41         FDRE                                         r  bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/OP/RESULT_REG.NORMAL.exp_op_reg[7]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X54Y41         FDRE (Setup_fdre_C_D)        0.109    10.998    bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/OP/RESULT_REG.NORMAL.exp_op_reg[7]
  -------------------------------------------------------------------
                         required time                         10.998    
                         arrival time                          -9.692    
  -------------------------------------------------------------------
                         slack                                  1.306    

Slack (MET) :             1.327ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/tmp_2_reg_358_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U5/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/buff0_reg__0/B[10]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        7.935ns  (logic 1.316ns (16.584%)  route 6.619ns (83.416%))
  Logic Levels:           7  (LUT2=1 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=8141, unset)         0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X41Y40         FDRE                                         r  bd_0_i/hls_inst/inst/tmp_2_reg_358_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y40         FDRE (Prop_fdre_C_Q)         0.456     1.429 f  bd_0_i/hls_inst/inst/tmp_2_reg_358_reg[0]/Q
                         net (fo=69, routed)          1.085     2.514    bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U5/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/buff0_reg__0_0[0]
    SLICE_X40Y40         LUT6 (Prop_lut6_I3_O)        0.124     2.638 f  bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U5/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/val_reg_374[50]_i_4/O
                         net (fo=5, routed)           0.461     3.099    bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U5/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/tmp_2_reg_358_reg[5]_0
    SLICE_X41Y41         LUT6 (Prop_lut6_I2_O)        0.124     3.223 r  bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U5/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/val_reg_374[50]_i_2/O
                         net (fo=100, routed)         0.917     4.140    bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U5/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/tmp_2_reg_358_reg[8]
    SLICE_X38Y38         LUT4 (Prop_lut4_I2_O)        0.124     4.264 r  bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U5/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/val_reg_374[43]_i_15/O
                         net (fo=99, routed)          1.600     5.865    bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U5/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/tmp_2_reg_358_reg[1]
    SLICE_X36Y29         LUT6 (Prop_lut6_I2_O)        0.124     5.989 r  bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U5/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/val_reg_374[37]_i_12/O
                         net (fo=3, routed)           0.843     6.831    bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U5/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/tmp_3_reg_364_reg[3]_2
    SLICE_X34Y32         LUT5 (Prop_lut5_I2_O)        0.124     6.955 r  bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U5/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/val_reg_374[29]_i_3/O
                         net (fo=2, routed)           0.760     7.715    bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U5/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/tmp_3_reg_364_reg[0]_3
    SLICE_X34Y36         LUT6 (Prop_lut6_I1_O)        0.124     7.839 r  bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U5/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/buff0_reg__0_i_33/O
                         net (fo=1, routed)           0.416     8.256    bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U5/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/val_fu_287_p3[61]
    SLICE_X34Y35         LUT2 (Prop_lut2_I1_O)        0.116     8.372 r  bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U5/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/buff0_reg__0_i_3__0/O
                         net (fo=1, routed)           0.537     8.908    bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U5/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/buff0_reg__0_i_3__0_n_0
    DSP48_X2Y13          DSP48E1                                      r  bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U5/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/buff0_reg__0/B[10]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=8141, unset)         0.924    10.924    bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U5/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/ap_clk
    DSP48_X2Y13          DSP48E1                                      r  bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U5/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/buff0_reg__0/CLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    DSP48_X2Y13          DSP48E1 (Setup_dsp48e1_CLK_B[10])
                                                     -0.654    10.235    bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U5/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/buff0_reg__0
  -------------------------------------------------------------------
                         required time                         10.235    
                         arrival time                          -8.908    
  -------------------------------------------------------------------
                         slack                                  1.327    

Slack (MET) :             1.347ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/tmp_2_reg_358_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U5/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/buff0_reg__0/B[7]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        7.911ns  (logic 1.352ns (17.091%)  route 6.559ns (82.909%))
  Logic Levels:           7  (LUT2=1 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=8141, unset)         0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X41Y40         FDRE                                         r  bd_0_i/hls_inst/inst/tmp_2_reg_358_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y40         FDRE (Prop_fdre_C_Q)         0.456     1.429 f  bd_0_i/hls_inst/inst/tmp_2_reg_358_reg[0]/Q
                         net (fo=69, routed)          1.085     2.514    bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U5/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/buff0_reg__0_0[0]
    SLICE_X40Y40         LUT6 (Prop_lut6_I3_O)        0.124     2.638 f  bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U5/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/val_reg_374[50]_i_4/O
                         net (fo=5, routed)           0.461     3.099    bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U5/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/tmp_2_reg_358_reg[5]_0
    SLICE_X41Y41         LUT6 (Prop_lut6_I2_O)        0.124     3.223 r  bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U5/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/val_reg_374[50]_i_2/O
                         net (fo=100, routed)         0.917     4.140    bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U5/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/tmp_2_reg_358_reg[8]
    SLICE_X38Y38         LUT4 (Prop_lut4_I2_O)        0.124     4.264 r  bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U5/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/val_reg_374[43]_i_15/O
                         net (fo=99, routed)          1.462     5.727    bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U5/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/tmp_2_reg_358_reg[1]
    SLICE_X35Y30         LUT6 (Prop_lut6_I2_O)        0.124     5.851 r  bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U5/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/val_reg_374[42]_i_8/O
                         net (fo=4, routed)           0.664     6.514    bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U5/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/tmp_2_reg_358_reg[0]_2
    SLICE_X35Y30         LUT5 (Prop_lut5_I0_O)        0.124     6.638 r  bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U5/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/val_reg_374[42]_i_3/O
                         net (fo=4, routed)           0.781     7.420    bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U5/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/tmp_2_reg_358_reg[2]_1
    SLICE_X32Y32         LUT6 (Prop_lut6_I1_O)        0.124     7.544 r  bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U5/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/buff0_reg__0_i_36/O
                         net (fo=1, routed)           0.655     8.199    bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U5/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/val_fu_287_p3[58]
    SLICE_X33Y32         LUT2 (Prop_lut2_I1_O)        0.152     8.351 r  bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U5/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/buff0_reg__0_i_6/O
                         net (fo=1, routed)           0.533     8.884    bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U5/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/buff0_reg__0_i_6_n_0
    DSP48_X2Y13          DSP48E1                                      r  bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U5/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/buff0_reg__0/B[7]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=8141, unset)         0.924    10.924    bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U5/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/ap_clk
    DSP48_X2Y13          DSP48E1                                      r  bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U5/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/buff0_reg__0/CLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    DSP48_X2Y13          DSP48E1 (Setup_dsp48e1_CLK_B[7])
                                                     -0.658    10.231    bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U5/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/buff0_reg__0
  -------------------------------------------------------------------
                         required time                         10.231    
                         arrival time                          -8.884    
  -------------------------------------------------------------------
                         slack                                  1.347    

Slack (MET) :             1.382ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[54]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/OP/RESULT_REG.NORMAL.exp_op_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        8.643ns  (logic 4.441ns (51.385%)  route 4.202ns (48.615%))
  Logic Levels:           7  (CARRY4=3 DSP48E1=1 LUT3=2 LUT5=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=8141, unset)         0.973     0.973    bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/aclk
    SLICE_X83Y33         FDRE                                         r  bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[54]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y33         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[54]/Q
                         net (fo=1, routed)           0.571     2.000    bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/part_norm_mant_ext[3]
    SLICE_X83Y33         LUT3 (Prop_lut3_I0_O)        0.124     2.124 r  bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_3/O
                         net (fo=1, routed)           0.484     2.608    bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/RND_BIT_GEN/NORM_1_OR_0.STRUCT_REQ.SPECIAL.RND_CHAIN/i_no_versal_es1_workaround.DSP
    SLICE_X86Y32         CARRY4 (Prop_carry4_CYINIT_CO[0])
                                                      0.561     3.169 r  bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/RND_BIT_GEN/NORM_1_OR_0.STRUCT_REQ.SPECIAL.RND_CHAIN/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[0]
                         net (fo=1, routed)           0.781     3.950    bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/B[0]
    DSP48_X3Y12          DSP48E1 (Prop_dsp48e1_B[1]_P[47])
                                                      2.300     6.250 r  bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/P[47]
                         net (fo=7, routed)           1.422     7.672    bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP_LOGIC_ADDERS.RND_1/P[0]
    SLICE_X73Y37         LUT3 (Prop_lut3_I1_O)        0.124     7.796 r  bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP_LOGIC_ADDERS.RND_1/RESULT_REG.NORMAL.exp_op[3]_i_7/O
                         net (fo=1, routed)           0.943     8.740    bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/STATE_DELAY/i_pipe/RESULT_REG.NORMAL.exp_op_reg[3]
    SLICE_X54Y40         LUT5 (Prop_lut5_I3_O)        0.124     8.864 r  bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/STATE_DELAY/i_pipe/RESULT_REG.NORMAL.exp_op[3]_i_6/O
                         net (fo=1, routed)           0.000     8.864    bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/STATE_DELAY/i_pipe/RESULT_REG.NORMAL.exp_op[3]_i_6_n_0
    SLICE_X54Y40         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.377 r  bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/STATE_DELAY/i_pipe/RESULT_REG.NORMAL.exp_op_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.377    bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/STATE_DELAY/i_pipe/RESULT_REG.NORMAL.exp_op_reg[3]_i_1_n_0
    SLICE_X54Y41         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.616 r  bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/STATE_DELAY/i_pipe/RESULT_REG.NORMAL.exp_op_reg[7]_i_1/O[2]
                         net (fo=1, routed)           0.000     9.616    bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/OP/exp_pre_op[6]
    SLICE_X54Y41         FDRE                                         r  bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/OP/RESULT_REG.NORMAL.exp_op_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=8141, unset)         0.924    10.924    bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/OP/aclk
    SLICE_X54Y41         FDRE                                         r  bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/OP/RESULT_REG.NORMAL.exp_op_reg[6]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X54Y41         FDRE (Setup_fdre_C_D)        0.109    10.998    bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/OP/RESULT_REG.NORMAL.exp_op_reg[6]
  -------------------------------------------------------------------
                         required time                         10.998    
                         arrival time                          -9.616    
  -------------------------------------------------------------------
                         slack                                  1.382    




