{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1529492122620 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1529492122622 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun 20 13:55:22 2018 " "Processing started: Wed Jun 20 13:55:22 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1529492122622 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1529492122622 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off VGA_Top -c VGA_Top " "Command: quartus_map --read_settings_files=on --write_settings_files=off VGA_Top -c VGA_Top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1529492122622 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1529492122865 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "VGA_Top.v 1 1 " "Found 1 design units, including 1 entities, in source file VGA_Top.v" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_Top " "Found entity 1: VGA_Top" {  } { { "VGA_Top.v" "" { Text "/home/student/scoalafpga/VGA/VGA_Top.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1529492122962 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1529492122962 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "VGA_Freq_Div.v(7) " "Verilog HDL information at VGA_Freq_Div.v(7): always construct contains both blocking and non-blocking assignments" {  } { { "VGA_Freq_Div.v" "" { Text "/home/student/scoalafpga/VGA/VGA_Freq_Div.v" 7 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1529492122963 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "VGA_Freq_Div.v 1 1 " "Found 1 design units, including 1 entities, in source file VGA_Freq_Div.v" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_Freq_Div " "Found entity 1: VGA_Freq_Div" {  } { { "VGA_Freq_Div.v" "" { Text "/home/student/scoalafpga/VGA/VGA_Freq_Div.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1529492122963 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1529492122963 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Testbench.v 1 1 " "Found 1 design units, including 1 entities, in source file Testbench.v" { { "Info" "ISGN_ENTITY_NAME" "1 Testbench " "Found entity 1: Testbench" {  } { { "Testbench.v" "" { Text "/home/student/scoalafpga/VGA/Testbench.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1529492122964 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1529492122964 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "VGA_Sync_Calc.v 1 1 " "Found 1 design units, including 1 entities, in source file VGA_Sync_Calc.v" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_Sync_Calc " "Found entity 1: VGA_Sync_Calc" {  } { { "VGA_Sync_Calc.v" "" { Text "/home/student/scoalafpga/VGA/VGA_Sync_Calc.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1529492122965 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1529492122965 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "VGA_Colour_Mem.v 1 1 " "Found 1 design units, including 1 entities, in source file VGA_Colour_Mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_Colour_Mem " "Found entity 1: VGA_Colour_Mem" {  } { { "VGA_Colour_Mem.v" "" { Text "/home/student/scoalafpga/VGA/VGA_Colour_Mem.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1529492122965 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1529492122965 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "VGA_Top " "Elaborating entity \"VGA_Top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1529492123025 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_Colour_Mem VGA_Colour_Mem:DUT0 " "Elaborating entity \"VGA_Colour_Mem\" for hierarchy \"VGA_Colour_Mem:DUT0\"" {  } { { "VGA_Top.v" "DUT0" { Text "/home/student/scoalafpga/VGA/VGA_Top.v" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529492123042 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_Freq_Div VGA_Freq_Div:DUT1 " "Elaborating entity \"VGA_Freq_Div\" for hierarchy \"VGA_Freq_Div:DUT1\"" {  } { { "VGA_Top.v" "DUT1" { Text "/home/student/scoalafpga/VGA/VGA_Top.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529492123044 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_Sync_Calc VGA_Sync_Calc:DUT2 " "Elaborating entity \"VGA_Sync_Calc\" for hierarchy \"VGA_Sync_Calc:DUT2\"" {  } { { "VGA_Top.v" "DUT2" { Text "/home/student/scoalafpga/VGA/VGA_Top.v" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529492123046 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 VGA_Sync_Calc.v(28) " "Verilog HDL assignment warning at VGA_Sync_Calc.v(28): truncated value with size 32 to match size of target (12)" {  } { { "VGA_Sync_Calc.v" "" { Text "/home/student/scoalafpga/VGA/VGA_Sync_Calc.v" 28 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1529492123047 "|VGA_Top|VGA_Sync_Calc:DUT2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 VGA_Sync_Calc.v(33) " "Verilog HDL assignment warning at VGA_Sync_Calc.v(33): truncated value with size 32 to match size of target (12)" {  } { { "VGA_Sync_Calc.v" "" { Text "/home/student/scoalafpga/VGA/VGA_Sync_Calc.v" 33 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1529492123047 "|VGA_Top|VGA_Sync_Calc:DUT2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 VGA_Sync_Calc.v(39) " "Verilog HDL assignment warning at VGA_Sync_Calc.v(39): truncated value with size 32 to match size of target (12)" {  } { { "VGA_Sync_Calc.v" "" { Text "/home/student/scoalafpga/VGA/VGA_Sync_Calc.v" 39 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1529492123047 "|VGA_Top|VGA_Sync_Calc:DUT2"}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/student/scoalafpga/VGA/output_files/VGA_Top.map.smsg " "Generated suppressed messages file /home/student/scoalafpga/VGA/output_files/VGA_Top.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1529492123781 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1529492123891 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1529492123891 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "229 " "Implemented 229 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "10 " "Implemented 10 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1529492123962 ""} { "Info" "ICUT_CUT_TM_OPINS" "39 " "Implemented 39 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1529492123962 ""} { "Info" "ICUT_CUT_TM_LCELLS" "180 " "Implemented 180 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1529492123962 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1529492123962 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 4 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "613 " "Peak virtual memory: 613 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1529492123975 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jun 20 13:55:23 2018 " "Processing ended: Wed Jun 20 13:55:23 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1529492123975 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1529492123975 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1529492123975 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1529492123975 ""}
