# Reading C:/intelFPGA_lite/17.0/modelsim_ase/tcl/vsim/pref.tcl
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:18:00 on Aug 04,2024
# vlog -reportprogress 300 ./adder.sv 
# -- Compiling module adder
# 
# Top level modules:
# 	adder
# End time: 19:18:01 on Aug 04,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:18:01 on Aug 04,2024
# vlog -reportprogress 300 ./alu.sv 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 19:18:01 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:18:01 on Aug 04,2024
# vlog -reportprogress 300 ./and_unit.sv 
# -- Compiling module and_unit
# 
# Top level modules:
# 	and_unit
# End time: 19:18:01 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:18:01 on Aug 04,2024
# vlog -reportprogress 300 ./comparator.sv 
# -- Compiling module comparator
# 
# Top level modules:
# 	comparator
# End time: 19:18:01 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:18:01 on Aug 04,2024
# vlog -reportprogress 300 ./control_unit.sv 
# -- Compiling module control_unit
# 
# Top level modules:
# 	control_unit
# End time: 19:18:01 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:18:01 on Aug 04,2024
# vlog -reportprogress 300 ./cpu.sv 
# -- Compiling module cpu
# 
# Top level modules:
# 	cpu
# End time: 19:18:01 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:18:01 on Aug 04,2024
# vlog -reportprogress 300 ./cpu_tb.sv 
# -- Compiling module cpu_tb
# 
# Top level modules:
# 	cpu_tb
# End time: 19:18:01 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:18:01 on Aug 04,2024
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 19:18:01 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:18:01 on Aug 04,2024
# vlog -reportprogress 300 ./dff.sv 
# -- Compiling module DFF_multi
# -- Compiling module DFF_32
# -- Compiling module DFF_16
# -- Compiling module DFF_4
# -- Compiling module D_FF_en
# -- Compiling module D_FF
# 
# Top level modules:
# 	DFF_multi
# 	DFF_32
# End time: 19:18:01 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:18:01 on Aug 04,2024
# vlog -reportprogress 300 ./forwarding_unit.sv 
# -- Compiling module forwarding_unit
# 
# Top level modules:
# 	forwarding_unit
# End time: 19:18:01 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:18:01 on Aug 04,2024
# vlog -reportprogress 300 ./hazard_detection_unit.sv 
# -- Compiling module hazard_detection_unit
# -- Compiling module branch_predictor
# 
# Top level modules:
# 	hazard_detection_unit
# 	branch_predictor
# End time: 19:18:01 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:18:01 on Aug 04,2024
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 19:18:01 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:18:01 on Aug 04,2024
# vlog -reportprogress 300 ./mux_multi_bits.sv 
# -- Compiling module mux64x4_1
# -- Compiling module mux64x2_1
# -- Compiling module mux32x2_1
# -- Compiling module mux5x2_1
# -- Compiling module mux64x32_1
# -- Compiling module mux64x8_1
# -- Compiling module mux4x8_1
# -- Compiling module mux4x2_1
# -- Compiling module mux2x8_1
# -- Compiling module mux2x4_1
# 
# Top level modules:
# 	mux64x4_1
# 	mux64x2_1
# 	mux32x2_1
# 	mux5x2_1
# 	mux64x32_1
# 	mux64x8_1
# 	mux4x8_1
# 	mux4x2_1
# 	mux2x8_1
# 	mux2x4_1
# End time: 19:18:02 on Aug 04,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:18:02 on Aug 04,2024
# vlog -reportprogress 300 ./mux_single_bit.sv 
# -- Compiling module mux32_1
# -- Compiling module mux16_1
# -- Compiling module mux8_1
# -- Compiling module mux4_1
# -- Compiling module mux2_1
# 
# Top level modules:
# 	mux32_1
# 	mux8_1
# End time: 19:18:02 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:18:02 on Aug 04,2024
# vlog -reportprogress 300 ./or64_1.sv 
# -- Compiling module zero_check
# -- Compiling module or64_1
# -- Compiling module or32_1
# -- Compiling module or16_1
# -- Compiling module or4_1
# 
# Top level modules:
# 	zero_check
# 	or32_1
# End time: 19:18:02 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:18:02 on Aug 04,2024
# vlog -reportprogress 300 ./or_unit.sv 
# -- Compiling module or_unit
# 
# Top level modules:
# 	or_unit
# End time: 19:18:02 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:18:02 on Aug 04,2024
# vlog -reportprogress 300 ./pipeline_registers.sv 
# -- Compiling module IF_ID_Register
# -- Compiling module ID_EX_Register
# -- Compiling module EX_MEM_Register
# -- Compiling module MEM_WB_Register
# 
# Top level modules:
# 	IF_ID_Register
# 	ID_EX_Register
# 	EX_MEM_Register
# 	MEM_WB_Register
# End time: 19:18:02 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:18:02 on Aug 04,2024
# vlog -reportprogress 300 ./regfile.sv 
# -- Compiling module regfile
# -- Compiling module register
# 
# Top level modules:
# 	regfile
# End time: 19:18:02 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:18:02 on Aug 04,2024
# vlog -reportprogress 300 ./reg_decoder.sv 
# -- Compiling module reg_decoder
# -- Compiling module demux_1_32
# -- Compiling module demux_1_16
# -- Compiling module demux_1_4
# -- Compiling module demux_1_2
# 
# Top level modules:
# 	reg_decoder
# End time: 19:18:02 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:18:02 on Aug 04,2024
# vlog -reportprogress 300 ./ripple_carry_adder_64.sv 
# -- Compiling module ripple_carry_adder_64
# -- Compiling module full_adder
# 
# Top level modules:
# 	ripple_carry_adder_64
# End time: 19:18:02 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:18:03 on Aug 04,2024
# vlog -reportprogress 300 ./sign_extender.sv 
# -- Compiling module sign_extender
# 
# Top level modules:
# 	sign_extender
# End time: 19:18:03 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:18:03 on Aug 04,2024
# vlog -reportprogress 300 ./xor_unit.sv 
# -- Compiling module xor_unit
# 
# Top level modules:
# 	xor_unit
# End time: 19:18:03 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:18:03 on Aug 04,2024
# vlog -reportprogress 300 ./zero_extender.sv 
# -- Compiling module zero_extender
# 
# Top level modules:
# 	zero_extender
# End time: 19:18:03 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work cpu_tb 
# Start time: 19:18:03 on Aug 04,2024
# Loading sv_std.std
# Loading work.cpu_tb
# Loading work.cpu
# Loading work.DFF_multi
# Loading work.adder
# Loading work.ripple_carry_adder_64
# Loading work.or64_1
# Loading work.or16_1
# Loading work.or4_1
# Loading work.mux64x2_1
# Loading work.IF_ID_Register
# Loading work.mux32x2_1
# Loading work.mux5x2_1
# Loading work.zero_extender
# Loading work.sign_extender
# Loading work.regfile
# Loading work.reg_decoder
# Loading work.demux_1_32
# Loading work.demux_1_2
# Loading work.demux_1_16
# Loading work.demux_1_4
# Loading work.mux64x32_1
# Loading work.zero_check
# Loading work.control_unit
# Loading work.hazard_detection_unit
# Loading work.ID_EX_Register
# Loading work.mux64x4_1
# Loading work.alu
# Loading work.and_unit
# Loading work.or_unit
# Loading work.xor_unit
# Loading work.mux64x8_1
# Loading work.mux4x8_1
# Loading work.forwarding_unit
# Loading work.comparator
# Loading work.EX_MEM_Register
# Loading work.MEM_WB_Register
# Loading work.instructmem
# Loading work.datamem
# Loading work.D_FF_en
# Loading work.D_FF
# Loading work.full_adder
# Loading work.mux2_1
# Loading work.mux32_1
# Loading work.mux16_1
# Loading work.mux4_1
# Loading work.register
# Loading work.DFF_16
# Loading work.DFF_4
# Loading work.mux8_1
# ** Warning: (vsim-3017) ./cpu.sv(231): [TFMPC] - Too few port connections. Expected 18, found 17.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_tb/dut/C_Unit File: ./control_unit.sv
# ** Warning: (vsim-3722) ./cpu.sv(231): [TFMPC] - Missing connection for port 'zero_next'.
# ** Warning: (vsim-3017) ./cpu.sv(258): [TFMPC] - Too few port connections. Expected 12, found 11.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_tb/dut/hdu File: ./hazard_detection_unit.sv
# ** Warning: (vsim-3722) ./cpu.sv(258): [TFMPC] - Missing connection for port 'ID_Branch'.
# ** Warning: Design size of 13620 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Tim  Hostname: DESKTOP-BNJMS9L  ProcessID: 16096
#           Attempting to use alternate WLF file "./wlftx47exw".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftx47exw
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: test01_AddiB
# Running benchmark: test02_AddsSubs
# Running benchmark: test03_CbzB
# ** Error: Assertion error.
#    Time: 6050 us  Scope: cpu_tb File: ./cpu_tb.sv Line: 76
# Running benchmark: test04_LdurStur
# ** Note: $stop    : ./cpu_tb.sv(180)
#    Time: 7850 us  Iteration: 1  Instance: /cpu_tb
# Break in Module cpu_tb at ./cpu_tb.sv line 180
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:18:42 on Aug 04,2024
# vlog -reportprogress 300 ./adder.sv 
# -- Compiling module adder
# 
# Top level modules:
# 	adder
# End time: 19:18:42 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:18:42 on Aug 04,2024
# vlog -reportprogress 300 ./alu.sv 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 19:18:42 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:18:42 on Aug 04,2024
# vlog -reportprogress 300 ./and_unit.sv 
# -- Compiling module and_unit
# 
# Top level modules:
# 	and_unit
# End time: 19:18:42 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:18:42 on Aug 04,2024
# vlog -reportprogress 300 ./comparator.sv 
# -- Compiling module comparator
# 
# Top level modules:
# 	comparator
# End time: 19:18:42 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:18:42 on Aug 04,2024
# vlog -reportprogress 300 ./control_unit.sv 
# -- Compiling module control_unit
# 
# Top level modules:
# 	control_unit
# End time: 19:18:42 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:18:42 on Aug 04,2024
# vlog -reportprogress 300 ./cpu.sv 
# -- Compiling module cpu
# 
# Top level modules:
# 	cpu
# End time: 19:18:42 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:18:42 on Aug 04,2024
# vlog -reportprogress 300 ./cpu_tb.sv 
# -- Compiling module cpu_tb
# 
# Top level modules:
# 	cpu_tb
# End time: 19:18:42 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:18:42 on Aug 04,2024
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 19:18:42 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:18:42 on Aug 04,2024
# vlog -reportprogress 300 ./dff.sv 
# -- Compiling module DFF_multi
# -- Compiling module DFF_32
# -- Compiling module DFF_16
# -- Compiling module DFF_4
# -- Compiling module D_FF_en
# -- Compiling module D_FF
# 
# Top level modules:
# 	DFF_multi
# 	DFF_32
# End time: 19:18:43 on Aug 04,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:18:43 on Aug 04,2024
# vlog -reportprogress 300 ./forwarding_unit.sv 
# -- Compiling module forwarding_unit
# 
# Top level modules:
# 	forwarding_unit
# End time: 19:18:43 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:18:43 on Aug 04,2024
# vlog -reportprogress 300 ./hazard_detection_unit.sv 
# -- Compiling module hazard_detection_unit
# -- Compiling module branch_predictor
# 
# Top level modules:
# 	hazard_detection_unit
# End time: 19:18:43 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:18:43 on Aug 04,2024
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 19:18:43 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:18:43 on Aug 04,2024
# vlog -reportprogress 300 ./mux_multi_bits.sv 
# -- Compiling module mux64x4_1
# -- Compiling module mux64x2_1
# -- Compiling module mux32x2_1
# -- Compiling module mux5x2_1
# -- Compiling module mux64x32_1
# -- Compiling module mux64x8_1
# -- Compiling module mux4x8_1
# -- Compiling module mux4x2_1
# -- Compiling module mux2x8_1
# -- Compiling module mux2x4_1
# 
# Top level modules:
# 	mux64x4_1
# 	mux64x2_1
# 	mux32x2_1
# 	mux5x2_1
# 	mux64x32_1
# 	mux64x8_1
# 	mux4x8_1
# 	mux4x2_1
# 	mux2x8_1
# 	mux2x4_1
# End time: 19:18:43 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:18:43 on Aug 04,2024
# vlog -reportprogress 300 ./mux_single_bit.sv 
# -- Compiling module mux32_1
# -- Compiling module mux16_1
# -- Compiling module mux8_1
# -- Compiling module mux4_1
# -- Compiling module mux2_1
# 
# Top level modules:
# 	mux32_1
# 	mux8_1
# End time: 19:18:43 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:18:43 on Aug 04,2024
# vlog -reportprogress 300 ./or64_1.sv 
# -- Compiling module zero_check
# -- Compiling module or64_1
# -- Compiling module or32_1
# -- Compiling module or16_1
# -- Compiling module or4_1
# 
# Top level modules:
# 	zero_check
# 	or32_1
# End time: 19:18:43 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:18:43 on Aug 04,2024
# vlog -reportprogress 300 ./or_unit.sv 
# -- Compiling module or_unit
# 
# Top level modules:
# 	or_unit
# End time: 19:18:43 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:18:43 on Aug 04,2024
# vlog -reportprogress 300 ./pipeline_registers.sv 
# -- Compiling module IF_ID_Register
# -- Compiling module ID_EX_Register
# -- Compiling module EX_MEM_Register
# -- Compiling module MEM_WB_Register
# 
# Top level modules:
# 	IF_ID_Register
# 	ID_EX_Register
# 	EX_MEM_Register
# 	MEM_WB_Register
# End time: 19:18:43 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:18:43 on Aug 04,2024
# vlog -reportprogress 300 ./regfile.sv 
# -- Compiling module regfile
# -- Compiling module register
# 
# Top level modules:
# 	regfile
# End time: 19:18:43 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:18:43 on Aug 04,2024
# vlog -reportprogress 300 ./reg_decoder.sv 
# -- Compiling module reg_decoder
# -- Compiling module demux_1_32
# -- Compiling module demux_1_16
# -- Compiling module demux_1_4
# -- Compiling module demux_1_2
# 
# Top level modules:
# 	reg_decoder
# End time: 19:18:43 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:18:43 on Aug 04,2024
# vlog -reportprogress 300 ./ripple_carry_adder_64.sv 
# -- Compiling module ripple_carry_adder_64
# -- Compiling module full_adder
# 
# Top level modules:
# 	ripple_carry_adder_64
# End time: 19:18:44 on Aug 04,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:18:44 on Aug 04,2024
# vlog -reportprogress 300 ./sign_extender.sv 
# -- Compiling module sign_extender
# 
# Top level modules:
# 	sign_extender
# End time: 19:18:44 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:18:44 on Aug 04,2024
# vlog -reportprogress 300 ./xor_unit.sv 
# -- Compiling module xor_unit
# 
# Top level modules:
# 	xor_unit
# End time: 19:18:44 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:18:44 on Aug 04,2024
# vlog -reportprogress 300 ./zero_extender.sv 
# -- Compiling module zero_extender
# 
# Top level modules:
# 	zero_extender
# End time: 19:18:44 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 19:18:45 on Aug 04,2024, Elapsed time: 0:00:42
# Errors: 1, Warnings: 7
# vsim -voptargs=""+acc"" -t 1ps -lib work cpu_tb 
# Start time: 19:18:45 on Aug 04,2024
# Loading sv_std.std
# Loading work.cpu_tb
# Loading work.cpu
# Loading work.DFF_multi
# Loading work.adder
# Loading work.ripple_carry_adder_64
# Loading work.or64_1
# Loading work.or16_1
# Loading work.or4_1
# Loading work.mux64x2_1
# Loading work.IF_ID_Register
# Loading work.mux32x2_1
# Loading work.mux5x2_1
# Loading work.zero_extender
# Loading work.sign_extender
# Loading work.regfile
# Loading work.reg_decoder
# Loading work.demux_1_32
# Loading work.demux_1_2
# Loading work.demux_1_16
# Loading work.demux_1_4
# Loading work.mux64x32_1
# Loading work.zero_check
# Loading work.control_unit
# Loading work.hazard_detection_unit
# Loading work.comparator
# Loading work.branch_predictor
# Loading work.ID_EX_Register
# Loading work.mux64x4_1
# Loading work.alu
# Loading work.and_unit
# Loading work.or_unit
# Loading work.xor_unit
# Loading work.mux64x8_1
# Loading work.mux4x8_1
# Loading work.forwarding_unit
# Loading work.EX_MEM_Register
# Loading work.MEM_WB_Register
# Loading work.instructmem
# Loading work.datamem
# Loading work.D_FF_en
# Loading work.D_FF
# Loading work.full_adder
# Loading work.mux2_1
# Loading work.mux32_1
# Loading work.mux16_1
# Loading work.mux4_1
# Loading work.register
# Loading work.DFF_16
# Loading work.DFF_4
# Loading work.mux8_1
# ** Warning: (vsim-3017) ./cpu.sv(231): [TFMPC] - Too few port connections. Expected 18, found 17.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_tb/dut/C_Unit File: ./control_unit.sv
# ** Warning: (vsim-3722) ./cpu.sv(231): [TFMPC] - Missing connection for port 'zero_next'.
# ** Warning: (vsim-3017) ./cpu.sv(258): [TFMPC] - Too few port connections. Expected 12, found 11.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_tb/dut/hdu File: ./hazard_detection_unit.sv
# ** Warning: (vsim-3722) ./cpu.sv(258): [TFMPC] - Missing connection for port 'ID_Branch'.
# ** Warning: Design size of 13628 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Tim  Hostname: DESKTOP-BNJMS9L  ProcessID: 16096
#           Attempting to use alternate WLF file "./wlftihrai0".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftihrai0
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: test01_AddiB
# ** Error: Assertion error.
#    Time: 1050 us  Scope: cpu_tb File: ./cpu_tb.sv Line: 49
# Running benchmark: test02_AddsSubs
# ** Error: Assertion error.
#    Time: 2550 us  Scope: cpu_tb File: ./cpu_tb.sv Line: 61
# Running benchmark: test03_CbzB
# ** Error: Assertion error.
#    Time: 6050 us  Scope: cpu_tb File: ./cpu_tb.sv Line: 76
# Running benchmark: test04_LdurStur
# ** Error: Assertion error.
#    Time: 7750 us  Scope: cpu_tb File: ./cpu_tb.sv Line: 89
# ** Note: $stop    : ./cpu_tb.sv(180)
#    Time: 7850 us  Iteration: 1  Instance: /cpu_tb
# Break in Module cpu_tb at ./cpu_tb.sv line 180
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:22:05 on Aug 04,2024
# vlog -reportprogress 300 ./adder.sv 
# -- Compiling module adder
# 
# Top level modules:
# 	adder
# End time: 19:22:05 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:22:05 on Aug 04,2024
# vlog -reportprogress 300 ./alu.sv 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 19:22:05 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:22:05 on Aug 04,2024
# vlog -reportprogress 300 ./and_unit.sv 
# -- Compiling module and_unit
# 
# Top level modules:
# 	and_unit
# End time: 19:22:05 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:22:05 on Aug 04,2024
# vlog -reportprogress 300 ./comparator.sv 
# -- Compiling module comparator
# 
# Top level modules:
# 	comparator
# End time: 19:22:05 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:22:05 on Aug 04,2024
# vlog -reportprogress 300 ./control_unit.sv 
# -- Compiling module control_unit
# 
# Top level modules:
# 	control_unit
# End time: 19:22:05 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:22:05 on Aug 04,2024
# vlog -reportprogress 300 ./cpu.sv 
# -- Compiling module cpu
# 
# Top level modules:
# 	cpu
# End time: 19:22:05 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:22:05 on Aug 04,2024
# vlog -reportprogress 300 ./cpu_tb.sv 
# -- Compiling module cpu_tb
# 
# Top level modules:
# 	cpu_tb
# End time: 19:22:05 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:22:05 on Aug 04,2024
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 19:22:05 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:22:05 on Aug 04,2024
# vlog -reportprogress 300 ./dff.sv 
# -- Compiling module DFF_multi
# -- Compiling module DFF_32
# -- Compiling module DFF_16
# -- Compiling module DFF_4
# -- Compiling module D_FF_en
# -- Compiling module D_FF
# 
# Top level modules:
# 	DFF_multi
# 	DFF_32
# End time: 19:22:05 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:22:05 on Aug 04,2024
# vlog -reportprogress 300 ./forwarding_unit.sv 
# -- Compiling module forwarding_unit
# 
# Top level modules:
# 	forwarding_unit
# End time: 19:22:05 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:22:05 on Aug 04,2024
# vlog -reportprogress 300 ./hazard_detection_unit.sv 
# -- Compiling module hazard_detection_unit
# -- Compiling module branch_predictor
# 
# Top level modules:
# 	hazard_detection_unit
# 	branch_predictor
# End time: 19:22:05 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:22:05 on Aug 04,2024
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 19:22:05 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:22:05 on Aug 04,2024
# vlog -reportprogress 300 ./mux_multi_bits.sv 
# -- Compiling module mux64x4_1
# -- Compiling module mux64x2_1
# -- Compiling module mux32x2_1
# -- Compiling module mux5x2_1
# -- Compiling module mux64x32_1
# -- Compiling module mux64x8_1
# -- Compiling module mux4x8_1
# -- Compiling module mux4x2_1
# -- Compiling module mux2x8_1
# -- Compiling module mux2x4_1
# 
# Top level modules:
# 	mux64x4_1
# 	mux64x2_1
# 	mux32x2_1
# 	mux5x2_1
# 	mux64x32_1
# 	mux64x8_1
# 	mux4x8_1
# 	mux4x2_1
# 	mux2x8_1
# 	mux2x4_1
# End time: 19:22:06 on Aug 04,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:22:06 on Aug 04,2024
# vlog -reportprogress 300 ./mux_single_bit.sv 
# -- Compiling module mux32_1
# -- Compiling module mux16_1
# -- Compiling module mux8_1
# -- Compiling module mux4_1
# -- Compiling module mux2_1
# 
# Top level modules:
# 	mux32_1
# 	mux8_1
# End time: 19:22:06 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:22:06 on Aug 04,2024
# vlog -reportprogress 300 ./or64_1.sv 
# -- Compiling module zero_check
# -- Compiling module or64_1
# -- Compiling module or32_1
# -- Compiling module or16_1
# -- Compiling module or4_1
# 
# Top level modules:
# 	zero_check
# 	or32_1
# End time: 19:22:06 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:22:06 on Aug 04,2024
# vlog -reportprogress 300 ./or_unit.sv 
# -- Compiling module or_unit
# 
# Top level modules:
# 	or_unit
# End time: 19:22:06 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:22:06 on Aug 04,2024
# vlog -reportprogress 300 ./pipeline_registers.sv 
# -- Compiling module IF_ID_Register
# -- Compiling module ID_EX_Register
# -- Compiling module EX_MEM_Register
# -- Compiling module MEM_WB_Register
# 
# Top level modules:
# 	IF_ID_Register
# 	ID_EX_Register
# 	EX_MEM_Register
# 	MEM_WB_Register
# End time: 19:22:06 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:22:06 on Aug 04,2024
# vlog -reportprogress 300 ./regfile.sv 
# -- Compiling module regfile
# -- Compiling module register
# 
# Top level modules:
# 	regfile
# End time: 19:22:06 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:22:06 on Aug 04,2024
# vlog -reportprogress 300 ./reg_decoder.sv 
# -- Compiling module reg_decoder
# -- Compiling module demux_1_32
# -- Compiling module demux_1_16
# -- Compiling module demux_1_4
# -- Compiling module demux_1_2
# 
# Top level modules:
# 	reg_decoder
# End time: 19:22:06 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:22:06 on Aug 04,2024
# vlog -reportprogress 300 ./ripple_carry_adder_64.sv 
# -- Compiling module ripple_carry_adder_64
# -- Compiling module full_adder
# 
# Top level modules:
# 	ripple_carry_adder_64
# End time: 19:22:06 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:22:06 on Aug 04,2024
# vlog -reportprogress 300 ./sign_extender.sv 
# -- Compiling module sign_extender
# 
# Top level modules:
# 	sign_extender
# End time: 19:22:06 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:22:06 on Aug 04,2024
# vlog -reportprogress 300 ./xor_unit.sv 
# -- Compiling module xor_unit
# 
# Top level modules:
# 	xor_unit
# End time: 19:22:06 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:22:06 on Aug 04,2024
# vlog -reportprogress 300 ./zero_extender.sv 
# -- Compiling module zero_extender
# 
# Top level modules:
# 	zero_extender
# End time: 19:22:06 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 19:22:08 on Aug 04,2024, Elapsed time: 0:03:23
# Errors: 4, Warnings: 7
# vsim -voptargs=""+acc"" -t 1ps -lib work cpu_tb 
# Start time: 19:22:08 on Aug 04,2024
# Loading sv_std.std
# Loading work.cpu_tb
# Loading work.cpu
# Loading work.DFF_multi
# Loading work.adder
# Loading work.ripple_carry_adder_64
# Loading work.or64_1
# Loading work.or16_1
# Loading work.or4_1
# Loading work.mux64x2_1
# Loading work.IF_ID_Register
# Loading work.mux32x2_1
# Loading work.mux5x2_1
# Loading work.zero_extender
# Loading work.sign_extender
# Loading work.regfile
# Loading work.reg_decoder
# Loading work.demux_1_32
# Loading work.demux_1_2
# Loading work.demux_1_16
# Loading work.demux_1_4
# Loading work.mux64x32_1
# Loading work.zero_check
# Loading work.control_unit
# Loading work.hazard_detection_unit
# Loading work.ID_EX_Register
# Loading work.mux64x4_1
# Loading work.alu
# Loading work.and_unit
# Loading work.or_unit
# Loading work.xor_unit
# Loading work.mux64x8_1
# Loading work.mux4x8_1
# Loading work.forwarding_unit
# Loading work.comparator
# Loading work.EX_MEM_Register
# Loading work.MEM_WB_Register
# Loading work.instructmem
# Loading work.datamem
# Loading work.D_FF_en
# Loading work.D_FF
# Loading work.full_adder
# Loading work.mux2_1
# Loading work.mux32_1
# Loading work.mux16_1
# Loading work.mux4_1
# Loading work.register
# Loading work.DFF_16
# Loading work.DFF_4
# Loading work.mux8_1
# ** Warning: (vsim-3017) ./cpu.sv(231): [TFMPC] - Too few port connections. Expected 18, found 17.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_tb/dut/C_Unit File: ./control_unit.sv
# ** Warning: (vsim-3722) ./cpu.sv(231): [TFMPC] - Missing connection for port 'zero_next'.
# ** Warning: (vsim-3017) ./cpu.sv(258): [TFMPC] - Too few port connections. Expected 12, found 11.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_tb/dut/hdu File: ./hazard_detection_unit.sv
# ** Warning: (vsim-3722) ./cpu.sv(258): [TFMPC] - Missing connection for port 'ID_Branch'.
# ** Warning: Design size of 13620 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Tim  Hostname: DESKTOP-BNJMS9L  ProcessID: 16096
#           Attempting to use alternate WLF file "./wlft6dz7ca".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft6dz7ca
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: test01_AddiB
# Running benchmark: test02_AddsSubs
# Running benchmark: test03_CbzB
# ** Error: Assertion error.
#    Time: 6050 us  Scope: cpu_tb File: ./cpu_tb.sv Line: 76
# Running benchmark: test04_LdurStur
# ** Note: $stop    : ./cpu_tb.sv(180)
#    Time: 7850 us  Iteration: 1  Instance: /cpu_tb
# Break in Module cpu_tb at ./cpu_tb.sv line 180
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:24:28 on Aug 04,2024
# vlog -reportprogress 300 ./adder.sv 
# -- Compiling module adder
# 
# Top level modules:
# 	adder
# End time: 19:24:28 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:24:28 on Aug 04,2024
# vlog -reportprogress 300 ./alu.sv 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 19:24:28 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:24:28 on Aug 04,2024
# vlog -reportprogress 300 ./and_unit.sv 
# -- Compiling module and_unit
# 
# Top level modules:
# 	and_unit
# End time: 19:24:28 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:24:28 on Aug 04,2024
# vlog -reportprogress 300 ./comparator.sv 
# -- Compiling module comparator
# 
# Top level modules:
# 	comparator
# End time: 19:24:28 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:24:28 on Aug 04,2024
# vlog -reportprogress 300 ./control_unit.sv 
# -- Compiling module control_unit
# 
# Top level modules:
# 	control_unit
# End time: 19:24:28 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:24:29 on Aug 04,2024
# vlog -reportprogress 300 ./cpu.sv 
# -- Compiling module cpu
# 
# Top level modules:
# 	cpu
# End time: 19:24:29 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:24:29 on Aug 04,2024
# vlog -reportprogress 300 ./cpu_tb.sv 
# -- Compiling module cpu_tb
# 
# Top level modules:
# 	cpu_tb
# End time: 19:24:29 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:24:29 on Aug 04,2024
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 19:24:29 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:24:29 on Aug 04,2024
# vlog -reportprogress 300 ./dff.sv 
# -- Compiling module DFF_multi
# -- Compiling module DFF_32
# -- Compiling module DFF_16
# -- Compiling module DFF_4
# -- Compiling module D_FF_en
# -- Compiling module D_FF
# 
# Top level modules:
# 	DFF_multi
# 	DFF_32
# End time: 19:24:29 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:24:29 on Aug 04,2024
# vlog -reportprogress 300 ./forwarding_unit.sv 
# -- Compiling module forwarding_unit
# 
# Top level modules:
# 	forwarding_unit
# End time: 19:24:29 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:24:29 on Aug 04,2024
# vlog -reportprogress 300 ./hazard_detection_unit.sv 
# -- Compiling module hazard_detection_unit
# -- Compiling module branch_predictor
# 
# Top level modules:
# 	hazard_detection_unit
# 	branch_predictor
# End time: 19:24:29 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:24:29 on Aug 04,2024
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 19:24:29 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:24:29 on Aug 04,2024
# vlog -reportprogress 300 ./mux_multi_bits.sv 
# -- Compiling module mux64x4_1
# -- Compiling module mux64x2_1
# -- Compiling module mux32x2_1
# -- Compiling module mux5x2_1
# -- Compiling module mux64x32_1
# -- Compiling module mux64x8_1
# -- Compiling module mux4x8_1
# -- Compiling module mux4x2_1
# -- Compiling module mux2x8_1
# -- Compiling module mux2x4_1
# 
# Top level modules:
# 	mux64x4_1
# 	mux64x2_1
# 	mux32x2_1
# 	mux5x2_1
# 	mux64x32_1
# 	mux64x8_1
# 	mux4x8_1
# 	mux4x2_1
# 	mux2x8_1
# 	mux2x4_1
# End time: 19:24:29 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:24:29 on Aug 04,2024
# vlog -reportprogress 300 ./mux_single_bit.sv 
# -- Compiling module mux32_1
# -- Compiling module mux16_1
# -- Compiling module mux8_1
# -- Compiling module mux4_1
# -- Compiling module mux2_1
# 
# Top level modules:
# 	mux32_1
# 	mux8_1
# End time: 19:24:30 on Aug 04,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:24:30 on Aug 04,2024
# vlog -reportprogress 300 ./or64_1.sv 
# -- Compiling module zero_check
# -- Compiling module or64_1
# -- Compiling module or32_1
# -- Compiling module or16_1
# -- Compiling module or4_1
# 
# Top level modules:
# 	zero_check
# 	or32_1
# End time: 19:24:30 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:24:30 on Aug 04,2024
# vlog -reportprogress 300 ./or_unit.sv 
# -- Compiling module or_unit
# 
# Top level modules:
# 	or_unit
# End time: 19:24:30 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:24:30 on Aug 04,2024
# vlog -reportprogress 300 ./pipeline_registers.sv 
# -- Compiling module IF_ID_Register
# -- Compiling module ID_EX_Register
# -- Compiling module EX_MEM_Register
# -- Compiling module MEM_WB_Register
# 
# Top level modules:
# 	IF_ID_Register
# 	ID_EX_Register
# 	EX_MEM_Register
# 	MEM_WB_Register
# End time: 19:24:30 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:24:30 on Aug 04,2024
# vlog -reportprogress 300 ./regfile.sv 
# -- Compiling module regfile
# -- Compiling module register
# 
# Top level modules:
# 	regfile
# End time: 19:24:30 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:24:30 on Aug 04,2024
# vlog -reportprogress 300 ./reg_decoder.sv 
# -- Compiling module reg_decoder
# -- Compiling module demux_1_32
# -- Compiling module demux_1_16
# -- Compiling module demux_1_4
# -- Compiling module demux_1_2
# 
# Top level modules:
# 	reg_decoder
# End time: 19:24:30 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:24:30 on Aug 04,2024
# vlog -reportprogress 300 ./ripple_carry_adder_64.sv 
# -- Compiling module ripple_carry_adder_64
# -- Compiling module full_adder
# 
# Top level modules:
# 	ripple_carry_adder_64
# End time: 19:24:30 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:24:30 on Aug 04,2024
# vlog -reportprogress 300 ./sign_extender.sv 
# -- Compiling module sign_extender
# 
# Top level modules:
# 	sign_extender
# End time: 19:24:30 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:24:30 on Aug 04,2024
# vlog -reportprogress 300 ./xor_unit.sv 
# -- Compiling module xor_unit
# 
# Top level modules:
# 	xor_unit
# End time: 19:24:30 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:24:30 on Aug 04,2024
# vlog -reportprogress 300 ./zero_extender.sv 
# -- Compiling module zero_extender
# 
# Top level modules:
# 	zero_extender
# End time: 19:24:30 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 19:24:31 on Aug 04,2024, Elapsed time: 0:02:23
# Errors: 1, Warnings: 7
# vsim -voptargs=""+acc"" -t 1ps -lib work cpu_tb 
# Start time: 19:24:31 on Aug 04,2024
# Loading sv_std.std
# Loading work.cpu_tb
# Loading work.cpu
# Loading work.DFF_multi
# Loading work.adder
# Loading work.ripple_carry_adder_64
# Loading work.or64_1
# Loading work.or16_1
# Loading work.or4_1
# Loading work.mux64x2_1
# Loading work.IF_ID_Register
# Loading work.mux32x2_1
# Loading work.mux5x2_1
# Loading work.zero_extender
# Loading work.sign_extender
# Loading work.regfile
# Loading work.reg_decoder
# Loading work.demux_1_32
# Loading work.demux_1_2
# Loading work.demux_1_16
# Loading work.demux_1_4
# Loading work.mux64x32_1
# Loading work.zero_check
# Loading work.control_unit
# Loading work.hazard_detection_unit
# Loading work.ID_EX_Register
# Loading work.mux64x4_1
# Loading work.alu
# Loading work.and_unit
# Loading work.or_unit
# Loading work.xor_unit
# Loading work.mux64x8_1
# Loading work.mux4x8_1
# Loading work.forwarding_unit
# Loading work.comparator
# Loading work.EX_MEM_Register
# Loading work.MEM_WB_Register
# Loading work.instructmem
# Loading work.datamem
# Loading work.D_FF_en
# Loading work.D_FF
# Loading work.full_adder
# Loading work.mux2_1
# Loading work.mux32_1
# Loading work.mux16_1
# Loading work.mux4_1
# Loading work.register
# Loading work.DFF_16
# Loading work.DFF_4
# Loading work.mux8_1
# ** Warning: (vsim-3017) ./cpu.sv(231): [TFMPC] - Too few port connections. Expected 18, found 17.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_tb/dut/C_Unit File: ./control_unit.sv
# ** Warning: (vsim-3722) ./cpu.sv(231): [TFMPC] - Missing connection for port 'zero_next'.
# ** Warning: (vsim-3017) ./cpu.sv(258): [TFMPC] - Too few port connections. Expected 12, found 11.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_tb/dut/hdu File: ./hazard_detection_unit.sv
# ** Warning: (vsim-3722) ./cpu.sv(258): [TFMPC] - Missing connection for port 'ID_Branch'.
# ** Warning: Design size of 13620 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Tim  Hostname: DESKTOP-BNJMS9L  ProcessID: 16096
#           Attempting to use alternate WLF file "./wlftcd2nnw".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftcd2nnw
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: test01_AddiB
# Running benchmark: test02_AddsSubs
# Running benchmark: test03_CbzB
# ** Error: Assertion error.
#    Time: 6050 us  Scope: cpu_tb File: ./cpu_tb.sv Line: 76
# Running benchmark: test04_LdurStur
# ** Note: $stop    : ./cpu_tb.sv(180)
#    Time: 7850 us  Iteration: 1  Instance: /cpu_tb
# Break in Module cpu_tb at ./cpu_tb.sv line 180
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:37:28 on Aug 04,2024
# vlog -reportprogress 300 ./adder.sv 
# -- Compiling module adder
# 
# Top level modules:
# 	adder
# End time: 19:37:28 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:37:28 on Aug 04,2024
# vlog -reportprogress 300 ./alu.sv 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 19:37:28 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:37:28 on Aug 04,2024
# vlog -reportprogress 300 ./and_unit.sv 
# -- Compiling module and_unit
# 
# Top level modules:
# 	and_unit
# End time: 19:37:28 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:37:28 on Aug 04,2024
# vlog -reportprogress 300 ./comparator.sv 
# -- Compiling module comparator
# 
# Top level modules:
# 	comparator
# End time: 19:37:28 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:37:28 on Aug 04,2024
# vlog -reportprogress 300 ./control_unit.sv 
# -- Compiling module control_unit
# 
# Top level modules:
# 	control_unit
# End time: 19:37:28 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:37:28 on Aug 04,2024
# vlog -reportprogress 300 ./cpu.sv 
# -- Compiling module cpu
# 
# Top level modules:
# 	cpu
# End time: 19:37:28 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:37:28 on Aug 04,2024
# vlog -reportprogress 300 ./cpu_tb.sv 
# -- Compiling module cpu_tb
# 
# Top level modules:
# 	cpu_tb
# End time: 19:37:28 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:37:28 on Aug 04,2024
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 19:37:28 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:37:28 on Aug 04,2024
# vlog -reportprogress 300 ./dff.sv 
# -- Compiling module DFF_multi
# -- Compiling module DFF_32
# -- Compiling module DFF_16
# -- Compiling module DFF_4
# -- Compiling module D_FF_en
# -- Compiling module D_FF
# 
# Top level modules:
# 	DFF_multi
# 	DFF_32
# End time: 19:37:28 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:37:28 on Aug 04,2024
# vlog -reportprogress 300 ./forwarding_unit.sv 
# -- Compiling module forwarding_unit
# 
# Top level modules:
# 	forwarding_unit
# End time: 19:37:28 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:37:28 on Aug 04,2024
# vlog -reportprogress 300 ./hazard_detection_unit.sv 
# -- Compiling module hazard_detection_unit
# -- Compiling module branch_predictor
# 
# Top level modules:
# 	hazard_detection_unit
# 	branch_predictor
# End time: 19:37:29 on Aug 04,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:37:29 on Aug 04,2024
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 19:37:29 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:37:29 on Aug 04,2024
# vlog -reportprogress 300 ./mux_multi_bits.sv 
# -- Compiling module mux64x4_1
# -- Compiling module mux64x2_1
# -- Compiling module mux32x2_1
# -- Compiling module mux5x2_1
# -- Compiling module mux64x32_1
# -- Compiling module mux64x8_1
# -- Compiling module mux4x8_1
# -- Compiling module mux4x2_1
# -- Compiling module mux2x8_1
# -- Compiling module mux2x4_1
# 
# Top level modules:
# 	mux64x4_1
# 	mux64x2_1
# 	mux32x2_1
# 	mux5x2_1
# 	mux64x32_1
# 	mux64x8_1
# 	mux4x8_1
# 	mux4x2_1
# 	mux2x8_1
# 	mux2x4_1
# End time: 19:37:29 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:37:29 on Aug 04,2024
# vlog -reportprogress 300 ./mux_single_bit.sv 
# -- Compiling module mux32_1
# -- Compiling module mux16_1
# -- Compiling module mux8_1
# -- Compiling module mux4_1
# -- Compiling module mux2_1
# 
# Top level modules:
# 	mux32_1
# 	mux8_1
# End time: 19:37:29 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:37:29 on Aug 04,2024
# vlog -reportprogress 300 ./or64_1.sv 
# -- Compiling module zero_check
# -- Compiling module or64_1
# -- Compiling module or32_1
# -- Compiling module or16_1
# -- Compiling module or4_1
# 
# Top level modules:
# 	zero_check
# 	or32_1
# End time: 19:37:29 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:37:29 on Aug 04,2024
# vlog -reportprogress 300 ./or_unit.sv 
# -- Compiling module or_unit
# 
# Top level modules:
# 	or_unit
# End time: 19:37:29 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:37:29 on Aug 04,2024
# vlog -reportprogress 300 ./pipeline_registers.sv 
# -- Compiling module IF_ID_Register
# -- Compiling module ID_EX_Register
# -- Compiling module EX_MEM_Register
# -- Compiling module MEM_WB_Register
# 
# Top level modules:
# 	IF_ID_Register
# 	ID_EX_Register
# 	EX_MEM_Register
# 	MEM_WB_Register
# End time: 19:37:29 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:37:29 on Aug 04,2024
# vlog -reportprogress 300 ./regfile.sv 
# -- Compiling module regfile
# -- Compiling module register
# 
# Top level modules:
# 	regfile
# End time: 19:37:29 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:37:29 on Aug 04,2024
# vlog -reportprogress 300 ./reg_decoder.sv 
# -- Compiling module reg_decoder
# -- Compiling module demux_1_32
# -- Compiling module demux_1_16
# -- Compiling module demux_1_4
# -- Compiling module demux_1_2
# 
# Top level modules:
# 	reg_decoder
# End time: 19:37:29 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:37:29 on Aug 04,2024
# vlog -reportprogress 300 ./ripple_carry_adder_64.sv 
# -- Compiling module ripple_carry_adder_64
# -- Compiling module full_adder
# 
# Top level modules:
# 	ripple_carry_adder_64
# End time: 19:37:29 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:37:29 on Aug 04,2024
# vlog -reportprogress 300 ./sign_extender.sv 
# -- Compiling module sign_extender
# 
# Top level modules:
# 	sign_extender
# End time: 19:37:29 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:37:30 on Aug 04,2024
# vlog -reportprogress 300 ./xor_unit.sv 
# -- Compiling module xor_unit
# 
# Top level modules:
# 	xor_unit
# End time: 19:37:30 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:37:30 on Aug 04,2024
# vlog -reportprogress 300 ./zero_extender.sv 
# -- Compiling module zero_extender
# 
# Top level modules:
# 	zero_extender
# End time: 19:37:30 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 19:37:30 on Aug 04,2024, Elapsed time: 0:12:59
# Errors: 1, Warnings: 7
# vsim -voptargs=""+acc"" -t 1ps -lib work cpu_tb 
# Start time: 19:37:30 on Aug 04,2024
# Loading sv_std.std
# Loading work.cpu_tb
# Loading work.cpu
# Loading work.DFF_multi
# Loading work.adder
# Loading work.ripple_carry_adder_64
# Loading work.or64_1
# Loading work.or16_1
# Loading work.or4_1
# Loading work.mux64x2_1
# Loading work.IF_ID_Register
# Loading work.mux32x2_1
# Loading work.mux5x2_1
# Loading work.zero_extender
# Loading work.sign_extender
# Loading work.regfile
# Loading work.reg_decoder
# Loading work.demux_1_32
# Loading work.demux_1_2
# Loading work.demux_1_16
# Loading work.demux_1_4
# Loading work.mux64x32_1
# Loading work.zero_check
# Loading work.control_unit
# Loading work.hazard_detection_unit
# Loading work.ID_EX_Register
# Loading work.mux64x4_1
# Loading work.alu
# Loading work.and_unit
# Loading work.or_unit
# Loading work.xor_unit
# Loading work.mux64x8_1
# Loading work.mux4x8_1
# Loading work.forwarding_unit
# Loading work.comparator
# Loading work.EX_MEM_Register
# Loading work.MEM_WB_Register
# Loading work.instructmem
# Loading work.datamem
# Loading work.D_FF_en
# Loading work.D_FF
# Loading work.full_adder
# Loading work.mux2_1
# Loading work.mux32_1
# Loading work.mux16_1
# Loading work.mux4_1
# Loading work.register
# Loading work.DFF_16
# Loading work.DFF_4
# Loading work.mux8_1
# ** Warning: (vsim-3017) ./cpu.sv(233): [TFMPC] - Too few port connections. Expected 18, found 17.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_tb/dut/C_Unit File: ./control_unit.sv
# ** Warning: (vsim-3722) ./cpu.sv(233): [TFMPC] - Missing connection for port 'zero_next'.
# ** Warning: (vsim-3017) ./cpu.sv(263): [TFMPC] - Too few port connections. Expected 12, found 11.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_tb/dut/hdu File: ./hazard_detection_unit.sv
# ** Warning: (vsim-3722) ./cpu.sv(263): [TFMPC] - Missing connection for port 'ID_Branch'.
# ** Warning: Design size of 13620 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Tim  Hostname: DESKTOP-BNJMS9L  ProcessID: 16096
#           Attempting to use alternate WLF file "./wlftmgws3c".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftmgws3c
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: test01_AddiB
# ** Error: Assertion error.
#    Time: 250 us  Scope: cpu_tb.i_mem File: ./instructmem.sv Line: 39
# ** Error: Assertion error.
#    Time: 350 us  Scope: cpu_tb.i_mem File: ./instructmem.sv Line: 39
# ** Error: Assertion error.
#    Time: 450 us  Scope: cpu_tb.i_mem File: ./instructmem.sv Line: 39
# ** Error: Assertion error.
#    Time: 550 us  Scope: cpu_tb.i_mem File: ./instructmem.sv Line: 39
# ** Error: Assertion error.
#    Time: 650 us  Scope: cpu_tb.i_mem File: ./instructmem.sv Line: 39
# ** Error: Assertion error.
#    Time: 650 us  Scope: cpu_tb File: ./cpu_tb.sv Line: 49
# ** Error: Assertion error.
#    Time: 750 us  Scope: cpu_tb.i_mem File: ./instructmem.sv Line: 39
# Running benchmark: test02_AddsSubs
# ** Error: Assertion error.
#    Time: 950 us  Scope: cpu_tb.i_mem File: ./instructmem.sv Line: 39
# ** Error: Assertion error.
#    Time: 1050 us  Scope: cpu_tb.i_mem File: ./instructmem.sv Line: 39
# ** Error: Assertion error.
#    Time: 1150 us  Scope: cpu_tb.i_mem File: ./instructmem.sv Line: 39
# ** Error: Assertion error.
#    Time: 1250 us  Scope: cpu_tb.i_mem File: ./instructmem.sv Line: 39
# ** Error: Assertion error.
#    Time: 1350 us  Scope: cpu_tb.i_mem File: ./instructmem.sv Line: 39
# ** Error: Assertion error.
#    Time: 1350 us  Scope: cpu_tb File: ./cpu_tb.sv Line: 61
# ** Error: Assertion error.
#    Time: 1450 us  Scope: cpu_tb.i_mem File: ./instructmem.sv Line: 39
# Running benchmark: test03_CbzB
# ** Error: Assertion error.
#    Time: 1650 us  Scope: cpu_tb.i_mem File: ./instructmem.sv Line: 39
# ** Error: Assertion error.
#    Time: 1750 us  Scope: cpu_tb.i_mem File: ./instructmem.sv Line: 39
# ** Error: Assertion error.
#    Time: 1850 us  Scope: cpu_tb.i_mem File: ./instructmem.sv Line: 39
# ** Error: Assertion error.
#    Time: 1950 us  Scope: cpu_tb.i_mem File: ./instructmem.sv Line: 39
# ** Error: Assertion error.
#    Time: 2050 us  Scope: cpu_tb.i_mem File: ./instructmem.sv Line: 39
# ** Error: Assertion error.
#    Time: 2050 us  Scope: cpu_tb File: ./cpu_tb.sv Line: 76
# ** Error: Assertion error.
#    Time: 2150 us  Scope: cpu_tb.i_mem File: ./instructmem.sv Line: 39
# Running benchmark: test04_LdurStur
# ** Error: Assertion error.
#    Time: 2350 us  Scope: cpu_tb.i_mem File: ./instructmem.sv Line: 39
# ** Error: Assertion error.
#    Time: 2450 us  Scope: cpu_tb.i_mem File: ./instructmem.sv Line: 39
# ** Error: Assertion error.
#    Time: 2550 us  Scope: cpu_tb.i_mem File: ./instructmem.sv Line: 39
# ** Error: Assertion error.
#    Time: 2650 us  Scope: cpu_tb.i_mem File: ./instructmem.sv Line: 39
# ** Error: Assertion error.
#    Time: 2750 us  Scope: cpu_tb.i_mem File: ./instructmem.sv Line: 39
# ** Error: Assertion error.
#    Time: 2750 us  Scope: cpu_tb File: ./cpu_tb.sv Line: 89
# ** Error: Assertion error.
#    Time: 2850 us  Scope: cpu_tb.i_mem File: ./instructmem.sv Line: 39
# ** Note: $stop    : ./cpu_tb.sv(180)
#    Time: 2850 us  Iteration: 1  Instance: /cpu_tb
# Break in Module cpu_tb at ./cpu_tb.sv line 180
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:37:51 on Aug 04,2024
# vlog -reportprogress 300 ./adder.sv 
# -- Compiling module adder
# 
# Top level modules:
# 	adder
# End time: 19:37:51 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:37:51 on Aug 04,2024
# vlog -reportprogress 300 ./alu.sv 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 19:37:51 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:37:51 on Aug 04,2024
# vlog -reportprogress 300 ./and_unit.sv 
# -- Compiling module and_unit
# 
# Top level modules:
# 	and_unit
# End time: 19:37:51 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:37:51 on Aug 04,2024
# vlog -reportprogress 300 ./comparator.sv 
# -- Compiling module comparator
# 
# Top level modules:
# 	comparator
# End time: 19:37:51 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:37:51 on Aug 04,2024
# vlog -reportprogress 300 ./control_unit.sv 
# -- Compiling module control_unit
# 
# Top level modules:
# 	control_unit
# End time: 19:37:51 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:37:51 on Aug 04,2024
# vlog -reportprogress 300 ./cpu.sv 
# -- Compiling module cpu
# 
# Top level modules:
# 	cpu
# End time: 19:37:51 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:37:51 on Aug 04,2024
# vlog -reportprogress 300 ./cpu_tb.sv 
# -- Compiling module cpu_tb
# 
# Top level modules:
# 	cpu_tb
# End time: 19:37:51 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:37:51 on Aug 04,2024
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 19:37:51 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:37:51 on Aug 04,2024
# vlog -reportprogress 300 ./dff.sv 
# -- Compiling module DFF_multi
# -- Compiling module DFF_32
# -- Compiling module DFF_16
# -- Compiling module DFF_4
# -- Compiling module D_FF_en
# -- Compiling module D_FF
# 
# Top level modules:
# 	DFF_multi
# 	DFF_32
# End time: 19:37:51 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:37:51 on Aug 04,2024
# vlog -reportprogress 300 ./forwarding_unit.sv 
# -- Compiling module forwarding_unit
# 
# Top level modules:
# 	forwarding_unit
# End time: 19:37:51 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:37:51 on Aug 04,2024
# vlog -reportprogress 300 ./hazard_detection_unit.sv 
# -- Compiling module hazard_detection_unit
# -- Compiling module branch_predictor
# 
# Top level modules:
# 	hazard_detection_unit
# 	branch_predictor
# End time: 19:37:52 on Aug 04,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:37:52 on Aug 04,2024
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 19:37:52 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:37:52 on Aug 04,2024
# vlog -reportprogress 300 ./mux_multi_bits.sv 
# -- Compiling module mux64x4_1
# -- Compiling module mux64x2_1
# -- Compiling module mux32x2_1
# -- Compiling module mux5x2_1
# -- Compiling module mux64x32_1
# -- Compiling module mux64x8_1
# -- Compiling module mux4x8_1
# -- Compiling module mux4x2_1
# -- Compiling module mux2x8_1
# -- Compiling module mux2x4_1
# 
# Top level modules:
# 	mux64x4_1
# 	mux64x2_1
# 	mux32x2_1
# 	mux5x2_1
# 	mux64x32_1
# 	mux64x8_1
# 	mux4x8_1
# 	mux4x2_1
# 	mux2x8_1
# 	mux2x4_1
# End time: 19:37:52 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:37:52 on Aug 04,2024
# vlog -reportprogress 300 ./mux_single_bit.sv 
# -- Compiling module mux32_1
# -- Compiling module mux16_1
# -- Compiling module mux8_1
# -- Compiling module mux4_1
# -- Compiling module mux2_1
# 
# Top level modules:
# 	mux32_1
# 	mux8_1
# End time: 19:37:52 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:37:52 on Aug 04,2024
# vlog -reportprogress 300 ./or64_1.sv 
# -- Compiling module zero_check
# -- Compiling module or64_1
# -- Compiling module or32_1
# -- Compiling module or16_1
# -- Compiling module or4_1
# 
# Top level modules:
# 	zero_check
# 	or32_1
# End time: 19:37:52 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:37:52 on Aug 04,2024
# vlog -reportprogress 300 ./or_unit.sv 
# -- Compiling module or_unit
# 
# Top level modules:
# 	or_unit
# End time: 19:37:52 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:37:52 on Aug 04,2024
# vlog -reportprogress 300 ./pipeline_registers.sv 
# -- Compiling module IF_ID_Register
# -- Compiling module ID_EX_Register
# -- Compiling module EX_MEM_Register
# -- Compiling module MEM_WB_Register
# 
# Top level modules:
# 	IF_ID_Register
# 	ID_EX_Register
# 	EX_MEM_Register
# 	MEM_WB_Register
# End time: 19:37:52 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:37:52 on Aug 04,2024
# vlog -reportprogress 300 ./regfile.sv 
# -- Compiling module regfile
# -- Compiling module register
# 
# Top level modules:
# 	regfile
# End time: 19:37:52 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:37:52 on Aug 04,2024
# vlog -reportprogress 300 ./reg_decoder.sv 
# -- Compiling module reg_decoder
# -- Compiling module demux_1_32
# -- Compiling module demux_1_16
# -- Compiling module demux_1_4
# -- Compiling module demux_1_2
# 
# Top level modules:
# 	reg_decoder
# End time: 19:37:52 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:37:52 on Aug 04,2024
# vlog -reportprogress 300 ./ripple_carry_adder_64.sv 
# -- Compiling module ripple_carry_adder_64
# -- Compiling module full_adder
# 
# Top level modules:
# 	ripple_carry_adder_64
# End time: 19:37:52 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:37:52 on Aug 04,2024
# vlog -reportprogress 300 ./sign_extender.sv 
# -- Compiling module sign_extender
# 
# Top level modules:
# 	sign_extender
# End time: 19:37:52 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:37:52 on Aug 04,2024
# vlog -reportprogress 300 ./xor_unit.sv 
# -- Compiling module xor_unit
# 
# Top level modules:
# 	xor_unit
# End time: 19:37:53 on Aug 04,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:37:53 on Aug 04,2024
# vlog -reportprogress 300 ./zero_extender.sv 
# -- Compiling module zero_extender
# 
# Top level modules:
# 	zero_extender
# End time: 19:37:53 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 19:37:54 on Aug 04,2024, Elapsed time: 0:00:24
# Errors: 28, Warnings: 7
# vsim -voptargs=""+acc"" -t 1ps -lib work cpu_tb 
# Start time: 19:37:54 on Aug 04,2024
# Loading sv_std.std
# Loading work.cpu_tb
# Loading work.cpu
# Loading work.DFF_multi
# Loading work.adder
# Loading work.ripple_carry_adder_64
# Loading work.or64_1
# Loading work.or16_1
# Loading work.or4_1
# Loading work.mux64x2_1
# Loading work.IF_ID_Register
# Loading work.mux32x2_1
# Loading work.mux5x2_1
# Loading work.zero_extender
# Loading work.sign_extender
# Loading work.regfile
# Loading work.reg_decoder
# Loading work.demux_1_32
# Loading work.demux_1_2
# Loading work.demux_1_16
# Loading work.demux_1_4
# Loading work.mux64x32_1
# Loading work.zero_check
# Loading work.control_unit
# Loading work.hazard_detection_unit
# Loading work.ID_EX_Register
# Loading work.mux64x4_1
# Loading work.alu
# Loading work.and_unit
# Loading work.or_unit
# Loading work.xor_unit
# Loading work.mux64x8_1
# Loading work.mux4x8_1
# Loading work.forwarding_unit
# Loading work.comparator
# Loading work.EX_MEM_Register
# Loading work.MEM_WB_Register
# Loading work.instructmem
# Loading work.datamem
# Loading work.D_FF_en
# Loading work.D_FF
# Loading work.full_adder
# Loading work.mux2_1
# Loading work.mux32_1
# Loading work.mux16_1
# Loading work.mux4_1
# Loading work.register
# Loading work.DFF_16
# Loading work.DFF_4
# Loading work.mux8_1
# ** Warning: (vsim-3017) ./cpu.sv(233): [TFMPC] - Too few port connections. Expected 18, found 17.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_tb/dut/C_Unit File: ./control_unit.sv
# ** Warning: (vsim-3722) ./cpu.sv(233): [TFMPC] - Missing connection for port 'zero_next'.
# ** Warning: (vsim-3017) ./cpu.sv(263): [TFMPC] - Too few port connections. Expected 12, found 11.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_tb/dut/hdu File: ./hazard_detection_unit.sv
# ** Warning: (vsim-3722) ./cpu.sv(263): [TFMPC] - Missing connection for port 'ID_Branch'.
# ** Warning: Design size of 13620 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Tim  Hostname: DESKTOP-BNJMS9L  ProcessID: 16096
#           Attempting to use alternate WLF file "./wlftabmnhb".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftabmnhb
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: test01_AddiB
# Running benchmark: test02_AddsSubs
# Running benchmark: test03_CbzB
# ** Error: Assertion error.
#    Time: 6050 us  Scope: cpu_tb File: ./cpu_tb.sv Line: 76
# Running benchmark: test04_LdurStur
# ** Note: $stop    : ./cpu_tb.sv(180)
#    Time: 7850 us  Iteration: 1  Instance: /cpu_tb
# Break in Module cpu_tb at ./cpu_tb.sv line 180
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:38:42 on Aug 04,2024
# vlog -reportprogress 300 ./adder.sv 
# -- Compiling module adder
# 
# Top level modules:
# 	adder
# End time: 19:38:42 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:38:42 on Aug 04,2024
# vlog -reportprogress 300 ./alu.sv 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 19:38:42 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:38:42 on Aug 04,2024
# vlog -reportprogress 300 ./and_unit.sv 
# -- Compiling module and_unit
# 
# Top level modules:
# 	and_unit
# End time: 19:38:42 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:38:42 on Aug 04,2024
# vlog -reportprogress 300 ./comparator.sv 
# -- Compiling module comparator
# 
# Top level modules:
# 	comparator
# End time: 19:38:42 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:38:42 on Aug 04,2024
# vlog -reportprogress 300 ./control_unit.sv 
# -- Compiling module control_unit
# 
# Top level modules:
# 	control_unit
# End time: 19:38:42 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:38:42 on Aug 04,2024
# vlog -reportprogress 300 ./cpu.sv 
# -- Compiling module cpu
# 
# Top level modules:
# 	cpu
# End time: 19:38:42 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:38:42 on Aug 04,2024
# vlog -reportprogress 300 ./cpu_tb.sv 
# -- Compiling module cpu_tb
# 
# Top level modules:
# 	cpu_tb
# End time: 19:38:42 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:38:42 on Aug 04,2024
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 19:38:42 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:38:43 on Aug 04,2024
# vlog -reportprogress 300 ./dff.sv 
# -- Compiling module DFF_multi
# -- Compiling module DFF_32
# -- Compiling module DFF_16
# -- Compiling module DFF_4
# -- Compiling module D_FF_en
# -- Compiling module D_FF
# 
# Top level modules:
# 	DFF_multi
# 	DFF_32
# End time: 19:38:43 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:38:43 on Aug 04,2024
# vlog -reportprogress 300 ./forwarding_unit.sv 
# -- Compiling module forwarding_unit
# 
# Top level modules:
# 	forwarding_unit
# End time: 19:38:43 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:38:43 on Aug 04,2024
# vlog -reportprogress 300 ./hazard_detection_unit.sv 
# -- Compiling module hazard_detection_unit
# ** Error (suppressible): (vlog-7045) ./hazard_detection_unit.sv(25): 'Stall' is driven by more than one continuous assignment. See ./hazard_detection_unit.sv(13).
# ** Error (suppressible): (vlog-7045) ./hazard_detection_unit.sv(32): 'Flush' is driven by more than one continuous assignment. See ./hazard_detection_unit.sv(14).
# -- Compiling module branch_predictor
# End time: 19:38:43 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
# ** Error: C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./runlab.do line 17
# C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog "./hazard_detection_unit.sv""
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:38:53 on Aug 04,2024
# vlog -reportprogress 300 ./adder.sv 
# -- Compiling module adder
# 
# Top level modules:
# 	adder
# End time: 19:38:53 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:38:53 on Aug 04,2024
# vlog -reportprogress 300 ./alu.sv 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 19:38:53 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:38:53 on Aug 04,2024
# vlog -reportprogress 300 ./and_unit.sv 
# -- Compiling module and_unit
# 
# Top level modules:
# 	and_unit
# End time: 19:38:53 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:38:53 on Aug 04,2024
# vlog -reportprogress 300 ./comparator.sv 
# -- Compiling module comparator
# 
# Top level modules:
# 	comparator
# End time: 19:38:54 on Aug 04,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:38:54 on Aug 04,2024
# vlog -reportprogress 300 ./control_unit.sv 
# -- Compiling module control_unit
# 
# Top level modules:
# 	control_unit
# End time: 19:38:54 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:38:54 on Aug 04,2024
# vlog -reportprogress 300 ./cpu.sv 
# -- Compiling module cpu
# 
# Top level modules:
# 	cpu
# End time: 19:38:54 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:38:54 on Aug 04,2024
# vlog -reportprogress 300 ./cpu_tb.sv 
# -- Compiling module cpu_tb
# 
# Top level modules:
# 	cpu_tb
# End time: 19:38:54 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:38:54 on Aug 04,2024
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 19:38:54 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:38:54 on Aug 04,2024
# vlog -reportprogress 300 ./dff.sv 
# -- Compiling module DFF_multi
# -- Compiling module DFF_32
# -- Compiling module DFF_16
# -- Compiling module DFF_4
# -- Compiling module D_FF_en
# -- Compiling module D_FF
# 
# Top level modules:
# 	DFF_multi
# 	DFF_32
# End time: 19:38:54 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:38:54 on Aug 04,2024
# vlog -reportprogress 300 ./forwarding_unit.sv 
# -- Compiling module forwarding_unit
# 
# Top level modules:
# 	forwarding_unit
# End time: 19:38:54 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:38:54 on Aug 04,2024
# vlog -reportprogress 300 ./hazard_detection_unit.sv 
# -- Compiling module hazard_detection_unit
# -- Compiling module branch_predictor
# 
# Top level modules:
# 	hazard_detection_unit
# End time: 19:38:54 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:38:54 on Aug 04,2024
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 19:38:54 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:38:54 on Aug 04,2024
# vlog -reportprogress 300 ./mux_multi_bits.sv 
# -- Compiling module mux64x4_1
# -- Compiling module mux64x2_1
# -- Compiling module mux32x2_1
# -- Compiling module mux5x2_1
# -- Compiling module mux64x32_1
# -- Compiling module mux64x8_1
# -- Compiling module mux4x8_1
# -- Compiling module mux4x2_1
# -- Compiling module mux2x8_1
# -- Compiling module mux2x4_1
# 
# Top level modules:
# 	mux64x4_1
# 	mux64x2_1
# 	mux32x2_1
# 	mux5x2_1
# 	mux64x32_1
# 	mux64x8_1
# 	mux4x8_1
# 	mux4x2_1
# 	mux2x8_1
# 	mux2x4_1
# End time: 19:38:54 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:38:54 on Aug 04,2024
# vlog -reportprogress 300 ./mux_single_bit.sv 
# -- Compiling module mux32_1
# -- Compiling module mux16_1
# -- Compiling module mux8_1
# -- Compiling module mux4_1
# -- Compiling module mux2_1
# 
# Top level modules:
# 	mux32_1
# 	mux8_1
# End time: 19:38:54 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:38:55 on Aug 04,2024
# vlog -reportprogress 300 ./or64_1.sv 
# -- Compiling module zero_check
# -- Compiling module or64_1
# -- Compiling module or32_1
# -- Compiling module or16_1
# -- Compiling module or4_1
# 
# Top level modules:
# 	zero_check
# 	or32_1
# End time: 19:38:55 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:38:55 on Aug 04,2024
# vlog -reportprogress 300 ./or_unit.sv 
# -- Compiling module or_unit
# 
# Top level modules:
# 	or_unit
# End time: 19:38:55 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:38:55 on Aug 04,2024
# vlog -reportprogress 300 ./pipeline_registers.sv 
# -- Compiling module IF_ID_Register
# -- Compiling module ID_EX_Register
# -- Compiling module EX_MEM_Register
# -- Compiling module MEM_WB_Register
# 
# Top level modules:
# 	IF_ID_Register
# 	ID_EX_Register
# 	EX_MEM_Register
# 	MEM_WB_Register
# End time: 19:38:55 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:38:55 on Aug 04,2024
# vlog -reportprogress 300 ./regfile.sv 
# -- Compiling module regfile
# -- Compiling module register
# 
# Top level modules:
# 	regfile
# End time: 19:38:55 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:38:55 on Aug 04,2024
# vlog -reportprogress 300 ./reg_decoder.sv 
# -- Compiling module reg_decoder
# -- Compiling module demux_1_32
# -- Compiling module demux_1_16
# -- Compiling module demux_1_4
# -- Compiling module demux_1_2
# 
# Top level modules:
# 	reg_decoder
# End time: 19:38:55 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:38:55 on Aug 04,2024
# vlog -reportprogress 300 ./ripple_carry_adder_64.sv 
# -- Compiling module ripple_carry_adder_64
# -- Compiling module full_adder
# 
# Top level modules:
# 	ripple_carry_adder_64
# End time: 19:38:55 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:38:55 on Aug 04,2024
# vlog -reportprogress 300 ./sign_extender.sv 
# -- Compiling module sign_extender
# 
# Top level modules:
# 	sign_extender
# End time: 19:38:55 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:38:55 on Aug 04,2024
# vlog -reportprogress 300 ./xor_unit.sv 
# -- Compiling module xor_unit
# 
# Top level modules:
# 	xor_unit
# End time: 19:38:55 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:38:55 on Aug 04,2024
# vlog -reportprogress 300 ./zero_extender.sv 
# -- Compiling module zero_extender
# 
# Top level modules:
# 	zero_extender
# End time: 19:38:55 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 19:38:56 on Aug 04,2024, Elapsed time: 0:01:02
# Errors: 4, Warnings: 7
# vsim -voptargs=""+acc"" -t 1ps -lib work cpu_tb 
# Start time: 19:38:56 on Aug 04,2024
# Loading sv_std.std
# Loading work.cpu_tb
# Loading work.cpu
# Loading work.DFF_multi
# Loading work.adder
# Loading work.ripple_carry_adder_64
# Loading work.or64_1
# Loading work.or16_1
# Loading work.or4_1
# Loading work.mux64x2_1
# Loading work.IF_ID_Register
# Loading work.mux32x2_1
# Loading work.mux5x2_1
# Loading work.zero_extender
# Loading work.sign_extender
# Loading work.regfile
# Loading work.reg_decoder
# Loading work.demux_1_32
# Loading work.demux_1_2
# Loading work.demux_1_16
# Loading work.demux_1_4
# Loading work.mux64x32_1
# Loading work.zero_check
# Loading work.control_unit
# Loading work.hazard_detection_unit
# Loading work.comparator
# Loading work.branch_predictor
# Loading work.ID_EX_Register
# Loading work.mux64x4_1
# Loading work.alu
# Loading work.and_unit
# Loading work.or_unit
# Loading work.xor_unit
# Loading work.mux64x8_1
# Loading work.mux4x8_1
# Loading work.forwarding_unit
# Loading work.EX_MEM_Register
# Loading work.MEM_WB_Register
# Loading work.instructmem
# Loading work.datamem
# Loading work.D_FF_en
# Loading work.D_FF
# Loading work.full_adder
# Loading work.mux2_1
# Loading work.mux32_1
# Loading work.mux16_1
# Loading work.mux4_1
# Loading work.register
# Loading work.DFF_16
# Loading work.DFF_4
# Loading work.mux8_1
# ** Warning: (vsim-3017) ./cpu.sv(233): [TFMPC] - Too few port connections. Expected 18, found 17.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_tb/dut/C_Unit File: ./control_unit.sv
# ** Warning: (vsim-3722) ./cpu.sv(233): [TFMPC] - Missing connection for port 'zero_next'.
# ** Warning: (vsim-3017) ./cpu.sv(263): [TFMPC] - Too few port connections. Expected 12, found 11.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_tb/dut/hdu File: ./hazard_detection_unit.sv
# ** Warning: (vsim-3722) ./cpu.sv(263): [TFMPC] - Missing connection for port 'ID_Branch'.
# ** Warning: Design size of 13628 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Tim  Hostname: DESKTOP-BNJMS9L  ProcessID: 16096
#           Attempting to use alternate WLF file "./wlftg934cg".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftg934cg
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: test01_AddiB
# Running benchmark: test02_AddsSubs
# Running benchmark: test03_CbzB
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:39:47 on Aug 04,2024
# vlog -reportprogress 300 ./adder.sv 
# -- Compiling module adder
# 
# Top level modules:
# 	adder
# End time: 19:39:47 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:39:47 on Aug 04,2024
# vlog -reportprogress 300 ./alu.sv 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 19:39:47 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:39:47 on Aug 04,2024
# vlog -reportprogress 300 ./and_unit.sv 
# -- Compiling module and_unit
# 
# Top level modules:
# 	and_unit
# End time: 19:39:47 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:39:47 on Aug 04,2024
# vlog -reportprogress 300 ./comparator.sv 
# -- Compiling module comparator
# 
# Top level modules:
# 	comparator
# End time: 19:39:47 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:39:47 on Aug 04,2024
# vlog -reportprogress 300 ./control_unit.sv 
# -- Compiling module control_unit
# 
# Top level modules:
# 	control_unit
# End time: 19:39:47 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:39:47 on Aug 04,2024
# vlog -reportprogress 300 ./cpu.sv 
# -- Compiling module cpu
# 
# Top level modules:
# 	cpu
# End time: 19:39:47 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:39:47 on Aug 04,2024
# vlog -reportprogress 300 ./cpu_tb.sv 
# -- Compiling module cpu_tb
# 
# Top level modules:
# 	cpu_tb
# End time: 19:39:47 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:39:47 on Aug 04,2024
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 19:39:47 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:39:47 on Aug 04,2024
# vlog -reportprogress 300 ./dff.sv 
# -- Compiling module DFF_multi
# -- Compiling module DFF_32
# -- Compiling module DFF_16
# -- Compiling module DFF_4
# -- Compiling module D_FF_en
# -- Compiling module D_FF
# 
# Top level modules:
# 	DFF_multi
# 	DFF_32
# End time: 19:39:47 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:39:47 on Aug 04,2024
# vlog -reportprogress 300 ./forwarding_unit.sv 
# -- Compiling module forwarding_unit
# 
# Top level modules:
# 	forwarding_unit
# End time: 19:39:47 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:39:47 on Aug 04,2024
# vlog -reportprogress 300 ./hazard_detection_unit.sv 
# -- Compiling module hazard_detection_unit
# -- Compiling module branch_predictor
# 
# Top level modules:
# 	hazard_detection_unit
# End time: 19:39:48 on Aug 04,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:39:48 on Aug 04,2024
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 19:39:48 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:39:48 on Aug 04,2024
# vlog -reportprogress 300 ./mux_multi_bits.sv 
# -- Compiling module mux64x4_1
# -- Compiling module mux64x2_1
# -- Compiling module mux32x2_1
# -- Compiling module mux5x2_1
# -- Compiling module mux64x32_1
# -- Compiling module mux64x8_1
# -- Compiling module mux4x8_1
# -- Compiling module mux4x2_1
# -- Compiling module mux2x8_1
# -- Compiling module mux2x4_1
# 
# Top level modules:
# 	mux64x4_1
# 	mux64x2_1
# 	mux32x2_1
# 	mux5x2_1
# 	mux64x32_1
# 	mux64x8_1
# 	mux4x8_1
# 	mux4x2_1
# 	mux2x8_1
# 	mux2x4_1
# End time: 19:39:48 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:39:48 on Aug 04,2024
# vlog -reportprogress 300 ./mux_single_bit.sv 
# -- Compiling module mux32_1
# -- Compiling module mux16_1
# -- Compiling module mux8_1
# -- Compiling module mux4_1
# -- Compiling module mux2_1
# 
# Top level modules:
# 	mux32_1
# 	mux8_1
# End time: 19:39:48 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:39:48 on Aug 04,2024
# vlog -reportprogress 300 ./or64_1.sv 
# -- Compiling module zero_check
# -- Compiling module or64_1
# -- Compiling module or32_1
# -- Compiling module or16_1
# -- Compiling module or4_1
# 
# Top level modules:
# 	zero_check
# 	or32_1
# End time: 19:39:48 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:39:48 on Aug 04,2024
# vlog -reportprogress 300 ./or_unit.sv 
# -- Compiling module or_unit
# 
# Top level modules:
# 	or_unit
# End time: 19:39:48 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:39:48 on Aug 04,2024
# vlog -reportprogress 300 ./pipeline_registers.sv 
# -- Compiling module IF_ID_Register
# -- Compiling module ID_EX_Register
# -- Compiling module EX_MEM_Register
# -- Compiling module MEM_WB_Register
# 
# Top level modules:
# 	IF_ID_Register
# 	ID_EX_Register
# 	EX_MEM_Register
# 	MEM_WB_Register
# End time: 19:39:48 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:39:48 on Aug 04,2024
# vlog -reportprogress 300 ./regfile.sv 
# -- Compiling module regfile
# -- Compiling module register
# 
# Top level modules:
# 	regfile
# End time: 19:39:48 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:39:48 on Aug 04,2024
# vlog -reportprogress 300 ./reg_decoder.sv 
# -- Compiling module reg_decoder
# -- Compiling module demux_1_32
# -- Compiling module demux_1_16
# -- Compiling module demux_1_4
# -- Compiling module demux_1_2
# 
# Top level modules:
# 	reg_decoder
# End time: 19:39:48 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:39:48 on Aug 04,2024
# vlog -reportprogress 300 ./ripple_carry_adder_64.sv 
# -- Compiling module ripple_carry_adder_64
# -- Compiling module full_adder
# 
# Top level modules:
# 	ripple_carry_adder_64
# End time: 19:39:48 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:39:48 on Aug 04,2024
# vlog -reportprogress 300 ./sign_extender.sv 
# -- Compiling module sign_extender
# 
# Top level modules:
# 	sign_extender
# End time: 19:39:48 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:39:48 on Aug 04,2024
# vlog -reportprogress 300 ./xor_unit.sv 
# -- Compiling module xor_unit
# 
# Top level modules:
# 	xor_unit
# End time: 19:39:49 on Aug 04,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:39:49 on Aug 04,2024
# vlog -reportprogress 300 ./zero_extender.sv 
# -- Compiling module zero_extender
# 
# Top level modules:
# 	zero_extender
# End time: 19:39:49 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 19:39:50 on Aug 04,2024, Elapsed time: 0:00:54
# Errors: 0, Warnings: 7
# vsim -voptargs=""+acc"" -t 1ps -lib work cpu_tb 
# Start time: 19:39:50 on Aug 04,2024
# Loading sv_std.std
# Loading work.cpu_tb
# Loading work.cpu
# Loading work.DFF_multi
# Loading work.adder
# Loading work.ripple_carry_adder_64
# Loading work.or64_1
# Loading work.or16_1
# Loading work.or4_1
# Loading work.mux64x2_1
# Loading work.IF_ID_Register
# Loading work.mux32x2_1
# Loading work.mux5x2_1
# Loading work.zero_extender
# Loading work.sign_extender
# Loading work.regfile
# Loading work.reg_decoder
# Loading work.demux_1_32
# Loading work.demux_1_2
# Loading work.demux_1_16
# Loading work.demux_1_4
# Loading work.mux64x32_1
# Loading work.zero_check
# Loading work.control_unit
# Loading work.hazard_detection_unit
# Loading work.comparator
# Loading work.branch_predictor
# Loading work.ID_EX_Register
# Loading work.mux64x4_1
# Loading work.alu
# Loading work.and_unit
# Loading work.or_unit
# Loading work.xor_unit
# Loading work.mux64x8_1
# Loading work.mux4x8_1
# Loading work.forwarding_unit
# Loading work.EX_MEM_Register
# Loading work.MEM_WB_Register
# Loading work.instructmem
# Loading work.datamem
# Loading work.D_FF_en
# Loading work.D_FF
# Loading work.full_adder
# Loading work.mux2_1
# Loading work.mux32_1
# Loading work.mux16_1
# Loading work.mux4_1
# Loading work.register
# Loading work.DFF_16
# Loading work.DFF_4
# Loading work.mux8_1
# ** Warning: (vsim-3017) ./cpu.sv(233): [TFMPC] - Too few port connections. Expected 18, found 17.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_tb/dut/C_Unit File: ./control_unit.sv
# ** Warning: (vsim-3722) ./cpu.sv(233): [TFMPC] - Missing connection for port 'zero_next'.
# ** Warning: (vsim-3017) ./cpu.sv(263): [TFMPC] - Too few port connections. Expected 12, found 11.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_tb/dut/hdu File: ./hazard_detection_unit.sv
# ** Warning: (vsim-3722) ./cpu.sv(263): [TFMPC] - Missing connection for port 'ID_Branch'.
# ** Warning: Design size of 13628 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Tim  Hostname: DESKTOP-BNJMS9L  ProcessID: 16096
#           Attempting to use alternate WLF file "./wlftqaxref".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftqaxref
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: test01_AddiB
# Running benchmark: test02_AddsSubs
# Running benchmark: test03_CbzB
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:24:44 on Aug 04,2024
# vlog -reportprogress 300 ./adder.sv 
# -- Compiling module adder
# 
# Top level modules:
# 	adder
# End time: 20:24:44 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:24:44 on Aug 04,2024
# vlog -reportprogress 300 ./alu.sv 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 20:24:44 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:24:44 on Aug 04,2024
# vlog -reportprogress 300 ./and_unit.sv 
# -- Compiling module and_unit
# 
# Top level modules:
# 	and_unit
# End time: 20:24:44 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:24:44 on Aug 04,2024
# vlog -reportprogress 300 ./comparator.sv 
# -- Compiling module comparator
# 
# Top level modules:
# 	comparator
# End time: 20:24:44 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:24:44 on Aug 04,2024
# vlog -reportprogress 300 ./control_unit.sv 
# -- Compiling module control_unit
# 
# Top level modules:
# 	control_unit
# End time: 20:24:44 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:24:44 on Aug 04,2024
# vlog -reportprogress 300 ./cpu.sv 
# -- Compiling module cpu
# ** Error: (vlog-13069) ./cpu.sv(269): near ".": syntax error, unexpected '.', expecting ')'.
# End time: 20:24:44 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./runlab.do line 12
# C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog "./cpu.sv""
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:25:03 on Aug 04,2024
# vlog -reportprogress 300 ./adder.sv 
# -- Compiling module adder
# 
# Top level modules:
# 	adder
# End time: 20:25:03 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:25:03 on Aug 04,2024
# vlog -reportprogress 300 ./alu.sv 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 20:25:03 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:25:03 on Aug 04,2024
# vlog -reportprogress 300 ./and_unit.sv 
# -- Compiling module and_unit
# 
# Top level modules:
# 	and_unit
# End time: 20:25:03 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:25:03 on Aug 04,2024
# vlog -reportprogress 300 ./comparator.sv 
# -- Compiling module comparator
# 
# Top level modules:
# 	comparator
# End time: 20:25:03 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:25:03 on Aug 04,2024
# vlog -reportprogress 300 ./control_unit.sv 
# -- Compiling module control_unit
# 
# Top level modules:
# 	control_unit
# End time: 20:25:03 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:25:03 on Aug 04,2024
# vlog -reportprogress 300 ./cpu.sv 
# -- Compiling module cpu
# ** Error: ./cpu.sv(278): (vlog-2730) Undefined variable: 'IF_COND_BR_Address_Extended'.
# End time: 20:25:03 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./runlab.do line 12
# C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog "./cpu.sv""
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:25:36 on Aug 04,2024
# vlog -reportprogress 300 ./adder.sv 
# -- Compiling module adder
# 
# Top level modules:
# 	adder
# End time: 20:25:36 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:25:36 on Aug 04,2024
# vlog -reportprogress 300 ./alu.sv 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 20:25:36 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:25:36 on Aug 04,2024
# vlog -reportprogress 300 ./and_unit.sv 
# -- Compiling module and_unit
# 
# Top level modules:
# 	and_unit
# End time: 20:25:36 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:25:36 on Aug 04,2024
# vlog -reportprogress 300 ./comparator.sv 
# -- Compiling module comparator
# 
# Top level modules:
# 	comparator
# End time: 20:25:36 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:25:36 on Aug 04,2024
# vlog -reportprogress 300 ./control_unit.sv 
# -- Compiling module control_unit
# 
# Top level modules:
# 	control_unit
# End time: 20:25:36 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:25:36 on Aug 04,2024
# vlog -reportprogress 300 ./cpu.sv 
# -- Compiling module cpu
# 
# Top level modules:
# 	cpu
# End time: 20:25:36 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:25:36 on Aug 04,2024
# vlog -reportprogress 300 ./cpu_tb.sv 
# -- Compiling module cpu_tb
# 
# Top level modules:
# 	cpu_tb
# End time: 20:25:36 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:25:36 on Aug 04,2024
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 20:25:36 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:25:36 on Aug 04,2024
# vlog -reportprogress 300 ./dff.sv 
# -- Compiling module DFF_multi
# -- Compiling module DFF_32
# -- Compiling module DFF_16
# -- Compiling module DFF_4
# -- Compiling module D_FF_en
# -- Compiling module D_FF
# 
# Top level modules:
# 	DFF_multi
# 	DFF_32
# End time: 20:25:36 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:25:36 on Aug 04,2024
# vlog -reportprogress 300 ./forwarding_unit.sv 
# -- Compiling module forwarding_unit
# 
# Top level modules:
# 	forwarding_unit
# End time: 20:25:37 on Aug 04,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:25:37 on Aug 04,2024
# vlog -reportprogress 300 ./hazard_detection_unit.sv 
# -- Compiling module hazard_detection_unit
# ** Error (suppressible): ./hazard_detection_unit.sv(68): (vlog-2388) 'or1' already declared in this scope (hazard_detection_unit).
# -- Compiling module branch_predictor
# End time: 20:25:37 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./runlab.do line 17
# C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog "./hazard_detection_unit.sv""
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:25:56 on Aug 04,2024
# vlog -reportprogress 300 ./adder.sv 
# -- Compiling module adder
# 
# Top level modules:
# 	adder
# End time: 20:25:56 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:25:56 on Aug 04,2024
# vlog -reportprogress 300 ./alu.sv 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 20:25:56 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:25:56 on Aug 04,2024
# vlog -reportprogress 300 ./and_unit.sv 
# -- Compiling module and_unit
# 
# Top level modules:
# 	and_unit
# End time: 20:25:56 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:25:56 on Aug 04,2024
# vlog -reportprogress 300 ./comparator.sv 
# -- Compiling module comparator
# 
# Top level modules:
# 	comparator
# End time: 20:25:56 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:25:56 on Aug 04,2024
# vlog -reportprogress 300 ./control_unit.sv 
# -- Compiling module control_unit
# 
# Top level modules:
# 	control_unit
# End time: 20:25:56 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:25:56 on Aug 04,2024
# vlog -reportprogress 300 ./cpu.sv 
# -- Compiling module cpu
# 
# Top level modules:
# 	cpu
# End time: 20:25:56 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:25:56 on Aug 04,2024
# vlog -reportprogress 300 ./cpu_tb.sv 
# -- Compiling module cpu_tb
# 
# Top level modules:
# 	cpu_tb
# End time: 20:25:56 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:25:56 on Aug 04,2024
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 20:25:56 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:25:57 on Aug 04,2024
# vlog -reportprogress 300 ./dff.sv 
# -- Compiling module DFF_multi
# -- Compiling module DFF_32
# -- Compiling module DFF_16
# -- Compiling module DFF_4
# -- Compiling module D_FF_en
# -- Compiling module D_FF
# 
# Top level modules:
# 	DFF_multi
# 	DFF_32
# End time: 20:25:57 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:25:57 on Aug 04,2024
# vlog -reportprogress 300 ./forwarding_unit.sv 
# -- Compiling module forwarding_unit
# 
# Top level modules:
# 	forwarding_unit
# End time: 20:25:57 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:25:57 on Aug 04,2024
# vlog -reportprogress 300 ./hazard_detection_unit.sv 
# -- Compiling module hazard_detection_unit
# -- Compiling module branch_predictor
# 
# Top level modules:
# 	hazard_detection_unit
# End time: 20:25:57 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:25:57 on Aug 04,2024
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 20:25:57 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:25:57 on Aug 04,2024
# vlog -reportprogress 300 ./mux_multi_bits.sv 
# -- Compiling module mux64x4_1
# -- Compiling module mux64x2_1
# -- Compiling module mux32x2_1
# -- Compiling module mux5x2_1
# -- Compiling module mux64x32_1
# -- Compiling module mux64x8_1
# -- Compiling module mux4x8_1
# -- Compiling module mux4x2_1
# -- Compiling module mux2x8_1
# -- Compiling module mux2x4_1
# 
# Top level modules:
# 	mux64x4_1
# 	mux64x2_1
# 	mux32x2_1
# 	mux5x2_1
# 	mux64x32_1
# 	mux64x8_1
# 	mux4x8_1
# 	mux4x2_1
# 	mux2x8_1
# 	mux2x4_1
# End time: 20:25:57 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:25:57 on Aug 04,2024
# vlog -reportprogress 300 ./mux_single_bit.sv 
# -- Compiling module mux32_1
# -- Compiling module mux16_1
# -- Compiling module mux8_1
# -- Compiling module mux4_1
# -- Compiling module mux2_1
# 
# Top level modules:
# 	mux32_1
# 	mux8_1
# End time: 20:25:57 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:25:57 on Aug 04,2024
# vlog -reportprogress 300 ./or64_1.sv 
# -- Compiling module zero_check
# -- Compiling module or64_1
# -- Compiling module or32_1
# -- Compiling module or16_1
# -- Compiling module or4_1
# 
# Top level modules:
# 	zero_check
# 	or32_1
# End time: 20:25:57 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:25:57 on Aug 04,2024
# vlog -reportprogress 300 ./or_unit.sv 
# -- Compiling module or_unit
# 
# Top level modules:
# 	or_unit
# End time: 20:25:57 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:25:57 on Aug 04,2024
# vlog -reportprogress 300 ./pipeline_registers.sv 
# -- Compiling module IF_ID_Register
# -- Compiling module ID_EX_Register
# -- Compiling module EX_MEM_Register
# -- Compiling module MEM_WB_Register
# 
# Top level modules:
# 	IF_ID_Register
# 	ID_EX_Register
# 	EX_MEM_Register
# 	MEM_WB_Register
# End time: 20:25:57 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:25:57 on Aug 04,2024
# vlog -reportprogress 300 ./regfile.sv 
# -- Compiling module regfile
# -- Compiling module register
# 
# Top level modules:
# 	regfile
# End time: 20:25:57 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:25:57 on Aug 04,2024
# vlog -reportprogress 300 ./reg_decoder.sv 
# -- Compiling module reg_decoder
# -- Compiling module demux_1_32
# -- Compiling module demux_1_16
# -- Compiling module demux_1_4
# -- Compiling module demux_1_2
# 
# Top level modules:
# 	reg_decoder
# End time: 20:25:57 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:25:58 on Aug 04,2024
# vlog -reportprogress 300 ./ripple_carry_adder_64.sv 
# -- Compiling module ripple_carry_adder_64
# -- Compiling module full_adder
# 
# Top level modules:
# 	ripple_carry_adder_64
# End time: 20:25:58 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:25:58 on Aug 04,2024
# vlog -reportprogress 300 ./sign_extender.sv 
# -- Compiling module sign_extender
# 
# Top level modules:
# 	sign_extender
# End time: 20:25:58 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:25:58 on Aug 04,2024
# vlog -reportprogress 300 ./xor_unit.sv 
# -- Compiling module xor_unit
# 
# Top level modules:
# 	xor_unit
# End time: 20:25:58 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:25:58 on Aug 04,2024
# vlog -reportprogress 300 ./zero_extender.sv 
# -- Compiling module zero_extender
# 
# Top level modules:
# 	zero_extender
# End time: 20:25:58 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 20:25:59 on Aug 04,2024, Elapsed time: 0:46:09
# Errors: 11, Warnings: 7
# vsim -voptargs=""+acc"" -t 1ps -lib work cpu_tb 
# Start time: 20:25:59 on Aug 04,2024
# Loading sv_std.std
# Loading work.cpu_tb
# Loading work.cpu
# Loading work.DFF_multi
# Loading work.adder
# Loading work.ripple_carry_adder_64
# Loading work.or64_1
# Loading work.or16_1
# Loading work.or4_1
# Loading work.mux64x2_1
# Loading work.IF_ID_Register
# Loading work.mux32x2_1
# Loading work.mux5x2_1
# Loading work.zero_extender
# Loading work.sign_extender
# Loading work.regfile
# Loading work.reg_decoder
# Loading work.demux_1_32
# Loading work.demux_1_2
# Loading work.demux_1_16
# Loading work.demux_1_4
# Loading work.mux64x32_1
# Loading work.zero_check
# Loading work.control_unit
# Loading work.hazard_detection_unit
# Loading work.comparator
# Loading work.branch_predictor
# Loading work.ID_EX_Register
# Loading work.mux64x4_1
# Loading work.alu
# Loading work.and_unit
# Loading work.or_unit
# Loading work.xor_unit
# Loading work.mux64x8_1
# Loading work.mux4x8_1
# Loading work.forwarding_unit
# Loading work.EX_MEM_Register
# Loading work.MEM_WB_Register
# Loading work.instructmem
# Loading work.datamem
# Loading work.D_FF_en
# Loading work.D_FF
# Loading work.full_adder
# Loading work.mux2_1
# Loading work.mux32_1
# Loading work.mux16_1
# Loading work.mux4_1
# Loading work.register
# Loading work.DFF_16
# Loading work.DFF_4
# Loading work.mux8_1
# ** Warning: (vsim-3015) ./cpu.sv(164): [PCDPC] - Port size (64) does not match connection size (1) for port 'out'. The port definition is at: ./mux_multi_bits.sv(35).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_tb/dut/PC_MUX File: ./mux_multi_bits.sv
# ** Warning: (vsim-3015) ./cpu.sv(165): [PCDPC] - Port size (64) does not match connection size (1) for port 'in0'. The port definition is at: ./mux_multi_bits.sv(34).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_tb/dut/PC_MUX_Prediction File: ./mux_multi_bits.sv
# ** Warning: (vsim-3017) ./cpu.sv(235): [TFMPC] - Too few port connections. Expected 18, found 17.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_tb/dut/C_Unit File: ./control_unit.sv
# ** Warning: (vsim-3722) ./cpu.sv(235): [TFMPC] - Missing connection for port 'zero_next'.
# ** Warning: (vsim-3017) ./cpu.sv(265): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_tb/dut/hdu File: ./hazard_detection_unit.sv
# ** Warning: (vsim-3722) ./cpu.sv(265): [TFMPC] - Missing connection for port 'ID_Branch'.
# ** Warning: Design size of 13786 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Tim  Hostname: DESKTOP-BNJMS9L  ProcessID: 16096
#           Attempting to use alternate WLF file "./wlft9fxrzb".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft9fxrzb
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: test01_AddiB
# ** Error: Assertion error.
#    Time: 250 us  Scope: cpu_tb.i_mem File: ./instructmem.sv Line: 38
# ** Error: Assertion error.
#    Time: 250 us  Scope: cpu_tb.i_mem File: ./instructmem.sv Line: 39
# ** Error: Assertion error.
#    Time: 350 us  Scope: cpu_tb.i_mem File: ./instructmem.sv Line: 38
# ** Error: Assertion error.
#    Time: 350 us  Scope: cpu_tb.i_mem File: ./instructmem.sv Line: 39
# ** Error: Assertion error.
#    Time: 450 us  Scope: cpu_tb.i_mem File: ./instructmem.sv Line: 38
# ** Error: Assertion error.
#    Time: 450 us  Scope: cpu_tb.i_mem File: ./instructmem.sv Line: 39
# ** Error: Assertion error.
#    Time: 550 us  Scope: cpu_tb.i_mem File: ./instructmem.sv Line: 38
# ** Error: Assertion error.
#    Time: 550 us  Scope: cpu_tb.i_mem File: ./instructmem.sv Line: 39
# ** Error: Assertion error.
#    Time: 650 us  Scope: cpu_tb.i_mem File: ./instructmem.sv Line: 38
# ** Error: Assertion error.
#    Time: 650 us  Scope: cpu_tb.i_mem File: ./instructmem.sv Line: 39
# ** Error: Assertion error.
#    Time: 650 us  Scope: cpu_tb File: ./cpu_tb.sv Line: 49
# ** Error: Assertion error.
#    Time: 750 us  Scope: cpu_tb.i_mem File: ./instructmem.sv Line: 38
# ** Error: Assertion error.
#    Time: 750 us  Scope: cpu_tb.i_mem File: ./instructmem.sv Line: 39
# Running benchmark: test02_AddsSubs
# ** Error: Assertion error.
#    Time: 950 us  Scope: cpu_tb.i_mem File: ./instructmem.sv Line: 38
# ** Error: Assertion error.
#    Time: 950 us  Scope: cpu_tb.i_mem File: ./instructmem.sv Line: 39
# ** Error: Assertion error.
#    Time: 1050 us  Scope: cpu_tb.i_mem File: ./instructmem.sv Line: 38
# ** Error: Assertion error.
#    Time: 1050 us  Scope: cpu_tb.i_mem File: ./instructmem.sv Line: 39
# ** Error: Assertion error.
#    Time: 1150 us  Scope: cpu_tb.i_mem File: ./instructmem.sv Line: 38
# ** Error: Assertion error.
#    Time: 1150 us  Scope: cpu_tb.i_mem File: ./instructmem.sv Line: 39
# ** Error: Assertion error.
#    Time: 1250 us  Scope: cpu_tb.i_mem File: ./instructmem.sv Line: 38
# ** Error: Assertion error.
#    Time: 1250 us  Scope: cpu_tb.i_mem File: ./instructmem.sv Line: 39
# ** Error: Assertion error.
#    Time: 1350 us  Scope: cpu_tb.i_mem File: ./instructmem.sv Line: 38
# ** Error: Assertion error.
#    Time: 1350 us  Scope: cpu_tb.i_mem File: ./instructmem.sv Line: 39
# ** Error: Assertion error.
#    Time: 1350 us  Scope: cpu_tb File: ./cpu_tb.sv Line: 61
# ** Error: Assertion error.
#    Time: 1450 us  Scope: cpu_tb.i_mem File: ./instructmem.sv Line: 38
# ** Error: Assertion error.
#    Time: 1450 us  Scope: cpu_tb.i_mem File: ./instructmem.sv Line: 39
# Running benchmark: test03_CbzB
# ** Error: Assertion error.
#    Time: 1650 us  Scope: cpu_tb.i_mem File: ./instructmem.sv Line: 38
# ** Error: Assertion error.
#    Time: 1650 us  Scope: cpu_tb.i_mem File: ./instructmem.sv Line: 39
# ** Error: Assertion error.
#    Time: 1750 us  Scope: cpu_tb.i_mem File: ./instructmem.sv Line: 38
# ** Error: Assertion error.
#    Time: 1750 us  Scope: cpu_tb.i_mem File: ./instructmem.sv Line: 39
# ** Error: Assertion error.
#    Time: 1850 us  Scope: cpu_tb.i_mem File: ./instructmem.sv Line: 38
# ** Error: Assertion error.
#    Time: 1850 us  Scope: cpu_tb.i_mem File: ./instructmem.sv Line: 39
# ** Error: Assertion error.
#    Time: 1950 us  Scope: cpu_tb.i_mem File: ./instructmem.sv Line: 38
# ** Error: Assertion error.
#    Time: 1950 us  Scope: cpu_tb.i_mem File: ./instructmem.sv Line: 39
# ** Error: Assertion error.
#    Time: 2050 us  Scope: cpu_tb.i_mem File: ./instructmem.sv Line: 38
# ** Error: Assertion error.
#    Time: 2050 us  Scope: cpu_tb.i_mem File: ./instructmem.sv Line: 39
# ** Error: Assertion error.
#    Time: 2050 us  Scope: cpu_tb File: ./cpu_tb.sv Line: 76
# ** Error: Assertion error.
#    Time: 2150 us  Scope: cpu_tb.i_mem File: ./instructmem.sv Line: 38
# ** Error: Assertion error.
#    Time: 2150 us  Scope: cpu_tb.i_mem File: ./instructmem.sv Line: 39
# Running benchmark: test04_LdurStur
# ** Error: Assertion error.
#    Time: 2350 us  Scope: cpu_tb.i_mem File: ./instructmem.sv Line: 38
# ** Error: Assertion error.
#    Time: 2350 us  Scope: cpu_tb.i_mem File: ./instructmem.sv Line: 39
# ** Error: Assertion error.
#    Time: 2450 us  Scope: cpu_tb.i_mem File: ./instructmem.sv Line: 38
# ** Error: Assertion error.
#    Time: 2450 us  Scope: cpu_tb.i_mem File: ./instructmem.sv Line: 39
# ** Error: Assertion error.
#    Time: 2550 us  Scope: cpu_tb.i_mem File: ./instructmem.sv Line: 38
# ** Error: Assertion error.
#    Time: 2550 us  Scope: cpu_tb.i_mem File: ./instructmem.sv Line: 39
# ** Error: Assertion error.
#    Time: 2650 us  Scope: cpu_tb.i_mem File: ./instructmem.sv Line: 38
# ** Error: Assertion error.
#    Time: 2650 us  Scope: cpu_tb.i_mem File: ./instructmem.sv Line: 39
# ** Error: Assertion error.
#    Time: 2750 us  Scope: cpu_tb.i_mem File: ./instructmem.sv Line: 38
# ** Error: Assertion error.
#    Time: 2750 us  Scope: cpu_tb.i_mem File: ./instructmem.sv Line: 39
# ** Error: Assertion error.
#    Time: 2750 us  Scope: cpu_tb File: ./cpu_tb.sv Line: 89
# ** Error: Assertion error.
#    Time: 2850 us  Scope: cpu_tb.i_mem File: ./instructmem.sv Line: 38
# ** Error: Assertion error.
#    Time: 2850 us  Scope: cpu_tb.i_mem File: ./instructmem.sv Line: 39
# ** Note: $stop    : ./cpu_tb.sv(180)
#    Time: 2850 us  Iteration: 1  Instance: /cpu_tb
# Break in Module cpu_tb at ./cpu_tb.sv line 180
add wave -position end  sim:/cpu_tb/dut/hdu/IF_isCondBr
add wave -position end  sim:/cpu_tb/dut/hdu/ShouldTake
add wave -position 105  sim:/cpu_tb/dut/hdu/TakeBranch
write format wave -window .main_pane.wave.interior.cs.body.pw.wf {C:/Users/Tim/Desktop/CS/CSE 469/cse-469-su2024/Lab4_Cleaned_Up/wave.do}
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:28:51 on Aug 04,2024
# vlog -reportprogress 300 ./adder.sv 
# -- Compiling module adder
# 
# Top level modules:
# 	adder
# End time: 20:28:51 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:28:51 on Aug 04,2024
# vlog -reportprogress 300 ./alu.sv 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 20:28:51 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:28:51 on Aug 04,2024
# vlog -reportprogress 300 ./and_unit.sv 
# -- Compiling module and_unit
# 
# Top level modules:
# 	and_unit
# End time: 20:28:51 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:28:51 on Aug 04,2024
# vlog -reportprogress 300 ./comparator.sv 
# -- Compiling module comparator
# 
# Top level modules:
# 	comparator
# End time: 20:28:51 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:28:51 on Aug 04,2024
# vlog -reportprogress 300 ./control_unit.sv 
# -- Compiling module control_unit
# 
# Top level modules:
# 	control_unit
# End time: 20:28:51 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:28:51 on Aug 04,2024
# vlog -reportprogress 300 ./cpu.sv 
# -- Compiling module cpu
# 
# Top level modules:
# 	cpu
# End time: 20:28:51 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:28:51 on Aug 04,2024
# vlog -reportprogress 300 ./cpu_tb.sv 
# -- Compiling module cpu_tb
# 
# Top level modules:
# 	cpu_tb
# End time: 20:28:51 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:28:51 on Aug 04,2024
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 20:28:51 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:28:51 on Aug 04,2024
# vlog -reportprogress 300 ./dff.sv 
# -- Compiling module DFF_multi
# -- Compiling module DFF_32
# -- Compiling module DFF_16
# -- Compiling module DFF_4
# -- Compiling module D_FF_en
# -- Compiling module D_FF
# 
# Top level modules:
# 	DFF_multi
# 	DFF_32
# End time: 20:28:51 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:28:51 on Aug 04,2024
# vlog -reportprogress 300 ./forwarding_unit.sv 
# -- Compiling module forwarding_unit
# 
# Top level modules:
# 	forwarding_unit
# End time: 20:28:51 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:28:51 on Aug 04,2024
# vlog -reportprogress 300 ./hazard_detection_unit.sv 
# -- Compiling module hazard_detection_unit
# -- Compiling module branch_predictor
# 
# Top level modules:
# 	hazard_detection_unit
# End time: 20:28:51 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:28:51 on Aug 04,2024
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 20:28:51 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:28:51 on Aug 04,2024
# vlog -reportprogress 300 ./mux_multi_bits.sv 
# -- Compiling module mux64x4_1
# -- Compiling module mux64x2_1
# -- Compiling module mux32x2_1
# -- Compiling module mux5x2_1
# -- Compiling module mux64x32_1
# -- Compiling module mux64x8_1
# -- Compiling module mux4x8_1
# -- Compiling module mux4x2_1
# -- Compiling module mux2x8_1
# -- Compiling module mux2x4_1
# 
# Top level modules:
# 	mux64x4_1
# 	mux64x2_1
# 	mux32x2_1
# 	mux5x2_1
# 	mux64x32_1
# 	mux64x8_1
# 	mux4x8_1
# 	mux4x2_1
# 	mux2x8_1
# 	mux2x4_1
# End time: 20:28:52 on Aug 04,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:28:52 on Aug 04,2024
# vlog -reportprogress 300 ./mux_single_bit.sv 
# -- Compiling module mux32_1
# -- Compiling module mux16_1
# -- Compiling module mux8_1
# -- Compiling module mux4_1
# -- Compiling module mux2_1
# 
# Top level modules:
# 	mux32_1
# 	mux8_1
# End time: 20:28:52 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:28:52 on Aug 04,2024
# vlog -reportprogress 300 ./or64_1.sv 
# -- Compiling module zero_check
# -- Compiling module or64_1
# -- Compiling module or32_1
# -- Compiling module or16_1
# -- Compiling module or4_1
# 
# Top level modules:
# 	zero_check
# 	or32_1
# End time: 20:28:52 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:28:52 on Aug 04,2024
# vlog -reportprogress 300 ./or_unit.sv 
# -- Compiling module or_unit
# 
# Top level modules:
# 	or_unit
# End time: 20:28:52 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:28:52 on Aug 04,2024
# vlog -reportprogress 300 ./pipeline_registers.sv 
# -- Compiling module IF_ID_Register
# -- Compiling module ID_EX_Register
# -- Compiling module EX_MEM_Register
# -- Compiling module MEM_WB_Register
# 
# Top level modules:
# 	IF_ID_Register
# 	ID_EX_Register
# 	EX_MEM_Register
# 	MEM_WB_Register
# End time: 20:28:52 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:28:52 on Aug 04,2024
# vlog -reportprogress 300 ./regfile.sv 
# -- Compiling module regfile
# -- Compiling module register
# 
# Top level modules:
# 	regfile
# End time: 20:28:52 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:28:52 on Aug 04,2024
# vlog -reportprogress 300 ./reg_decoder.sv 
# -- Compiling module reg_decoder
# -- Compiling module demux_1_32
# -- Compiling module demux_1_16
# -- Compiling module demux_1_4
# -- Compiling module demux_1_2
# 
# Top level modules:
# 	reg_decoder
# End time: 20:28:52 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:28:52 on Aug 04,2024
# vlog -reportprogress 300 ./ripple_carry_adder_64.sv 
# -- Compiling module ripple_carry_adder_64
# -- Compiling module full_adder
# 
# Top level modules:
# 	ripple_carry_adder_64
# End time: 20:28:52 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:28:52 on Aug 04,2024
# vlog -reportprogress 300 ./sign_extender.sv 
# -- Compiling module sign_extender
# 
# Top level modules:
# 	sign_extender
# End time: 20:28:52 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:28:52 on Aug 04,2024
# vlog -reportprogress 300 ./xor_unit.sv 
# -- Compiling module xor_unit
# 
# Top level modules:
# 	xor_unit
# End time: 20:28:52 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:28:52 on Aug 04,2024
# vlog -reportprogress 300 ./zero_extender.sv 
# -- Compiling module zero_extender
# 
# Top level modules:
# 	zero_extender
# End time: 20:28:52 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 20:28:53 on Aug 04,2024, Elapsed time: 0:02:54
# Errors: 52, Warnings: 9
# vsim -voptargs=""+acc"" -t 1ps -lib work cpu_tb 
# Start time: 20:28:53 on Aug 04,2024
# Loading sv_std.std
# Loading work.cpu_tb
# Loading work.cpu
# Loading work.DFF_multi
# Loading work.adder
# Loading work.ripple_carry_adder_64
# Loading work.or64_1
# Loading work.or16_1
# Loading work.or4_1
# Loading work.mux64x2_1
# Loading work.IF_ID_Register
# Loading work.mux32x2_1
# Loading work.mux5x2_1
# Loading work.zero_extender
# Loading work.sign_extender
# Loading work.regfile
# Loading work.reg_decoder
# Loading work.demux_1_32
# Loading work.demux_1_2
# Loading work.demux_1_16
# Loading work.demux_1_4
# Loading work.mux64x32_1
# Loading work.zero_check
# Loading work.control_unit
# Loading work.hazard_detection_unit
# Loading work.comparator
# Loading work.branch_predictor
# Loading work.ID_EX_Register
# Loading work.mux64x4_1
# Loading work.alu
# Loading work.and_unit
# Loading work.or_unit
# Loading work.xor_unit
# Loading work.mux64x8_1
# Loading work.mux4x8_1
# Loading work.forwarding_unit
# Loading work.EX_MEM_Register
# Loading work.MEM_WB_Register
# Loading work.instructmem
# Loading work.datamem
# Loading work.D_FF_en
# Loading work.D_FF
# Loading work.full_adder
# Loading work.mux2_1
# Loading work.mux32_1
# Loading work.mux16_1
# Loading work.mux4_1
# Loading work.register
# Loading work.DFF_16
# Loading work.DFF_4
# Loading work.mux8_1
# ** Warning: (vsim-3015) ./cpu.sv(164): [PCDPC] - Port size (64) does not match connection size (1) for port 'out'. The port definition is at: ./mux_multi_bits.sv(35).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_tb/dut/PC_MUX File: ./mux_multi_bits.sv
# ** Warning: (vsim-3015) ./cpu.sv(165): [PCDPC] - Port size (64) does not match connection size (1) for port 'in0'. The port definition is at: ./mux_multi_bits.sv(34).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_tb/dut/PC_MUX_Prediction File: ./mux_multi_bits.sv
# ** Warning: (vsim-3017) ./cpu.sv(235): [TFMPC] - Too few port connections. Expected 18, found 17.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_tb/dut/C_Unit File: ./control_unit.sv
# ** Warning: (vsim-3722) ./cpu.sv(235): [TFMPC] - Missing connection for port 'zero_next'.
# ** Warning: (vsim-3017) ./cpu.sv(265): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_tb/dut/hdu File: ./hazard_detection_unit.sv
# ** Warning: (vsim-3722) ./cpu.sv(265): [TFMPC] - Missing connection for port 'ID_Branch'.
# ** Warning: Design size of 13786 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Tim  Hostname: DESKTOP-BNJMS9L  ProcessID: 16096
#           Attempting to use alternate WLF file "./wlftr5h620".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftr5h620
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: test01_AddiB
# ** Error: Assertion error.
#    Time: 250 us  Scope: cpu_tb.i_mem File: ./instructmem.sv Line: 38
# ** Error: Assertion error.
#    Time: 250 us  Scope: cpu_tb.i_mem File: ./instructmem.sv Line: 39
# ** Error: Assertion error.
#    Time: 350 us  Scope: cpu_tb.i_mem File: ./instructmem.sv Line: 38
# ** Error: Assertion error.
#    Time: 350 us  Scope: cpu_tb.i_mem File: ./instructmem.sv Line: 39
# ** Error: Assertion error.
#    Time: 450 us  Scope: cpu_tb.i_mem File: ./instructmem.sv Line: 38
# ** Error: Assertion error.
#    Time: 450 us  Scope: cpu_tb.i_mem File: ./instructmem.sv Line: 39
# ** Error: Assertion error.
#    Time: 550 us  Scope: cpu_tb.i_mem File: ./instructmem.sv Line: 38
# ** Error: Assertion error.
#    Time: 550 us  Scope: cpu_tb.i_mem File: ./instructmem.sv Line: 39
# ** Error: Assertion error.
#    Time: 650 us  Scope: cpu_tb.i_mem File: ./instructmem.sv Line: 38
# ** Error: Assertion error.
#    Time: 650 us  Scope: cpu_tb.i_mem File: ./instructmem.sv Line: 39
# ** Error: Assertion error.
#    Time: 650 us  Scope: cpu_tb File: ./cpu_tb.sv Line: 49
# ** Error: Assertion error.
#    Time: 750 us  Scope: cpu_tb.i_mem File: ./instructmem.sv Line: 38
# ** Error: Assertion error.
#    Time: 750 us  Scope: cpu_tb.i_mem File: ./instructmem.sv Line: 39
# Running benchmark: test02_AddsSubs
# ** Error: Assertion error.
#    Time: 950 us  Scope: cpu_tb.i_mem File: ./instructmem.sv Line: 38
# ** Error: Assertion error.
#    Time: 950 us  Scope: cpu_tb.i_mem File: ./instructmem.sv Line: 39
# ** Error: Assertion error.
#    Time: 1050 us  Scope: cpu_tb.i_mem File: ./instructmem.sv Line: 38
# ** Error: Assertion error.
#    Time: 1050 us  Scope: cpu_tb.i_mem File: ./instructmem.sv Line: 39
# ** Error: Assertion error.
#    Time: 1150 us  Scope: cpu_tb.i_mem File: ./instructmem.sv Line: 38
# ** Error: Assertion error.
#    Time: 1150 us  Scope: cpu_tb.i_mem File: ./instructmem.sv Line: 39
# ** Error: Assertion error.
#    Time: 1250 us  Scope: cpu_tb.i_mem File: ./instructmem.sv Line: 38
# ** Error: Assertion error.
#    Time: 1250 us  Scope: cpu_tb.i_mem File: ./instructmem.sv Line: 39
# ** Error: Assertion error.
#    Time: 1350 us  Scope: cpu_tb.i_mem File: ./instructmem.sv Line: 38
# ** Error: Assertion error.
#    Time: 1350 us  Scope: cpu_tb.i_mem File: ./instructmem.sv Line: 39
# ** Error: Assertion error.
#    Time: 1350 us  Scope: cpu_tb File: ./cpu_tb.sv Line: 61
# ** Error: Assertion error.
#    Time: 1450 us  Scope: cpu_tb.i_mem File: ./instructmem.sv Line: 38
# ** Error: Assertion error.
#    Time: 1450 us  Scope: cpu_tb.i_mem File: ./instructmem.sv Line: 39
# Running benchmark: test03_CbzB
# ** Error: Assertion error.
#    Time: 1650 us  Scope: cpu_tb.i_mem File: ./instructmem.sv Line: 38
# ** Error: Assertion error.
#    Time: 1650 us  Scope: cpu_tb.i_mem File: ./instructmem.sv Line: 39
# ** Error: Assertion error.
#    Time: 1750 us  Scope: cpu_tb.i_mem File: ./instructmem.sv Line: 38
# ** Error: Assertion error.
#    Time: 1750 us  Scope: cpu_tb.i_mem File: ./instructmem.sv Line: 39
# ** Error: Assertion error.
#    Time: 1850 us  Scope: cpu_tb.i_mem File: ./instructmem.sv Line: 38
# ** Error: Assertion error.
#    Time: 1850 us  Scope: cpu_tb.i_mem File: ./instructmem.sv Line: 39
# ** Error: Assertion error.
#    Time: 1950 us  Scope: cpu_tb.i_mem File: ./instructmem.sv Line: 38
# ** Error: Assertion error.
#    Time: 1950 us  Scope: cpu_tb.i_mem File: ./instructmem.sv Line: 39
# ** Error: Assertion error.
#    Time: 2050 us  Scope: cpu_tb.i_mem File: ./instructmem.sv Line: 38
# ** Error: Assertion error.
#    Time: 2050 us  Scope: cpu_tb.i_mem File: ./instructmem.sv Line: 39
# ** Error: Assertion error.
#    Time: 2050 us  Scope: cpu_tb File: ./cpu_tb.sv Line: 76
# ** Error: Assertion error.
#    Time: 2150 us  Scope: cpu_tb.i_mem File: ./instructmem.sv Line: 38
# ** Error: Assertion error.
#    Time: 2150 us  Scope: cpu_tb.i_mem File: ./instructmem.sv Line: 39
# Running benchmark: test04_LdurStur
# ** Error: Assertion error.
#    Time: 2350 us  Scope: cpu_tb.i_mem File: ./instructmem.sv Line: 38
# ** Error: Assertion error.
#    Time: 2350 us  Scope: cpu_tb.i_mem File: ./instructmem.sv Line: 39
# ** Error: Assertion error.
#    Time: 2450 us  Scope: cpu_tb.i_mem File: ./instructmem.sv Line: 38
# ** Error: Assertion error.
#    Time: 2450 us  Scope: cpu_tb.i_mem File: ./instructmem.sv Line: 39
# ** Error: Assertion error.
#    Time: 2550 us  Scope: cpu_tb.i_mem File: ./instructmem.sv Line: 38
# ** Error: Assertion error.
#    Time: 2550 us  Scope: cpu_tb.i_mem File: ./instructmem.sv Line: 39
# ** Error: Assertion error.
#    Time: 2650 us  Scope: cpu_tb.i_mem File: ./instructmem.sv Line: 38
# ** Error: Assertion error.
#    Time: 2650 us  Scope: cpu_tb.i_mem File: ./instructmem.sv Line: 39
# ** Error: Assertion error.
#    Time: 2750 us  Scope: cpu_tb.i_mem File: ./instructmem.sv Line: 38
# ** Error: Assertion error.
#    Time: 2750 us  Scope: cpu_tb.i_mem File: ./instructmem.sv Line: 39
# ** Error: Assertion error.
#    Time: 2750 us  Scope: cpu_tb File: ./cpu_tb.sv Line: 89
# ** Error: Assertion error.
#    Time: 2850 us  Scope: cpu_tb.i_mem File: ./instructmem.sv Line: 38
# ** Error: Assertion error.
#    Time: 2850 us  Scope: cpu_tb.i_mem File: ./instructmem.sv Line: 39
# ** Note: $stop    : ./cpu_tb.sv(180)
#    Time: 2850 us  Iteration: 1  Instance: /cpu_tb
# Break in Module cpu_tb at ./cpu_tb.sv line 180
add wave -position end  sim:/cpu_tb/dut/hdu/IF_isCondBr
add wave -position end  sim:/cpu_tb/dut/hdu/ShouldTake
add wave -position end  sim:/cpu_tb/dut/hdu/TakeBranch
write format wave -window .main_pane.wave.interior.cs.body.pw.wf {C:/Users/Tim/Desktop/CS/CSE 469/cse-469-su2024/Lab4_Cleaned_Up/cpu_wave.do}
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:29:58 on Aug 04,2024
# vlog -reportprogress 300 ./adder.sv 
# -- Compiling module adder
# 
# Top level modules:
# 	adder
# End time: 20:29:58 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:29:58 on Aug 04,2024
# vlog -reportprogress 300 ./alu.sv 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 20:29:58 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:29:58 on Aug 04,2024
# vlog -reportprogress 300 ./and_unit.sv 
# -- Compiling module and_unit
# 
# Top level modules:
# 	and_unit
# End time: 20:29:58 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:29:58 on Aug 04,2024
# vlog -reportprogress 300 ./comparator.sv 
# -- Compiling module comparator
# 
# Top level modules:
# 	comparator
# End time: 20:29:58 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:29:58 on Aug 04,2024
# vlog -reportprogress 300 ./control_unit.sv 
# -- Compiling module control_unit
# 
# Top level modules:
# 	control_unit
# End time: 20:29:58 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:29:58 on Aug 04,2024
# vlog -reportprogress 300 ./cpu.sv 
# -- Compiling module cpu
# 
# Top level modules:
# 	cpu
# End time: 20:29:58 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:29:58 on Aug 04,2024
# vlog -reportprogress 300 ./cpu_tb.sv 
# -- Compiling module cpu_tb
# 
# Top level modules:
# 	cpu_tb
# End time: 20:29:58 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:29:58 on Aug 04,2024
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 20:29:59 on Aug 04,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:29:59 on Aug 04,2024
# vlog -reportprogress 300 ./dff.sv 
# -- Compiling module DFF_multi
# -- Compiling module DFF_32
# -- Compiling module DFF_16
# -- Compiling module DFF_4
# -- Compiling module D_FF_en
# -- Compiling module D_FF
# 
# Top level modules:
# 	DFF_multi
# 	DFF_32
# End time: 20:29:59 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:29:59 on Aug 04,2024
# vlog -reportprogress 300 ./forwarding_unit.sv 
# -- Compiling module forwarding_unit
# 
# Top level modules:
# 	forwarding_unit
# End time: 20:29:59 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:29:59 on Aug 04,2024
# vlog -reportprogress 300 ./hazard_detection_unit.sv 
# -- Compiling module hazard_detection_unit
# -- Compiling module branch_predictor
# 
# Top level modules:
# 	hazard_detection_unit
# End time: 20:29:59 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:29:59 on Aug 04,2024
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 20:29:59 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:29:59 on Aug 04,2024
# vlog -reportprogress 300 ./mux_multi_bits.sv 
# -- Compiling module mux64x4_1
# -- Compiling module mux64x2_1
# -- Compiling module mux32x2_1
# -- Compiling module mux5x2_1
# -- Compiling module mux64x32_1
# -- Compiling module mux64x8_1
# -- Compiling module mux4x8_1
# -- Compiling module mux4x2_1
# -- Compiling module mux2x8_1
# -- Compiling module mux2x4_1
# 
# Top level modules:
# 	mux64x4_1
# 	mux64x2_1
# 	mux32x2_1
# 	mux5x2_1
# 	mux64x32_1
# 	mux64x8_1
# 	mux4x8_1
# 	mux4x2_1
# 	mux2x8_1
# 	mux2x4_1
# End time: 20:29:59 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:29:59 on Aug 04,2024
# vlog -reportprogress 300 ./mux_single_bit.sv 
# -- Compiling module mux32_1
# -- Compiling module mux16_1
# -- Compiling module mux8_1
# -- Compiling module mux4_1
# -- Compiling module mux2_1
# 
# Top level modules:
# 	mux32_1
# 	mux8_1
# End time: 20:29:59 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:29:59 on Aug 04,2024
# vlog -reportprogress 300 ./or64_1.sv 
# -- Compiling module zero_check
# -- Compiling module or64_1
# -- Compiling module or32_1
# -- Compiling module or16_1
# -- Compiling module or4_1
# 
# Top level modules:
# 	zero_check
# 	or32_1
# End time: 20:29:59 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:29:59 on Aug 04,2024
# vlog -reportprogress 300 ./or_unit.sv 
# -- Compiling module or_unit
# 
# Top level modules:
# 	or_unit
# End time: 20:29:59 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:29:59 on Aug 04,2024
# vlog -reportprogress 300 ./pipeline_registers.sv 
# -- Compiling module IF_ID_Register
# -- Compiling module ID_EX_Register
# -- Compiling module EX_MEM_Register
# -- Compiling module MEM_WB_Register
# 
# Top level modules:
# 	IF_ID_Register
# 	ID_EX_Register
# 	EX_MEM_Register
# 	MEM_WB_Register
# End time: 20:29:59 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:29:59 on Aug 04,2024
# vlog -reportprogress 300 ./regfile.sv 
# -- Compiling module regfile
# -- Compiling module register
# 
# Top level modules:
# 	regfile
# End time: 20:29:59 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:29:59 on Aug 04,2024
# vlog -reportprogress 300 ./reg_decoder.sv 
# -- Compiling module reg_decoder
# -- Compiling module demux_1_32
# -- Compiling module demux_1_16
# -- Compiling module demux_1_4
# -- Compiling module demux_1_2
# 
# Top level modules:
# 	reg_decoder
# End time: 20:30:00 on Aug 04,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:30:00 on Aug 04,2024
# vlog -reportprogress 300 ./ripple_carry_adder_64.sv 
# -- Compiling module ripple_carry_adder_64
# -- Compiling module full_adder
# 
# Top level modules:
# 	ripple_carry_adder_64
# End time: 20:30:00 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:30:00 on Aug 04,2024
# vlog -reportprogress 300 ./sign_extender.sv 
# -- Compiling module sign_extender
# 
# Top level modules:
# 	sign_extender
# End time: 20:30:00 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:30:00 on Aug 04,2024
# vlog -reportprogress 300 ./xor_unit.sv 
# -- Compiling module xor_unit
# 
# Top level modules:
# 	xor_unit
# End time: 20:30:00 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:30:00 on Aug 04,2024
# vlog -reportprogress 300 ./zero_extender.sv 
# -- Compiling module zero_extender
# 
# Top level modules:
# 	zero_extender
# End time: 20:30:00 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 20:30:01 on Aug 04,2024, Elapsed time: 0:01:08
# Errors: 52, Warnings: 9
# vsim -voptargs=""+acc"" -t 1ps -lib work cpu_tb 
# Start time: 20:30:01 on Aug 04,2024
# Loading sv_std.std
# Loading work.cpu_tb
# Loading work.cpu
# Loading work.DFF_multi
# Loading work.adder
# Loading work.ripple_carry_adder_64
# Loading work.or64_1
# Loading work.or16_1
# Loading work.or4_1
# Loading work.mux64x2_1
# Loading work.IF_ID_Register
# Loading work.mux32x2_1
# Loading work.mux5x2_1
# Loading work.zero_extender
# Loading work.sign_extender
# Loading work.regfile
# Loading work.reg_decoder
# Loading work.demux_1_32
# Loading work.demux_1_2
# Loading work.demux_1_16
# Loading work.demux_1_4
# Loading work.mux64x32_1
# Loading work.zero_check
# Loading work.control_unit
# Loading work.hazard_detection_unit
# Loading work.comparator
# Loading work.branch_predictor
# Loading work.ID_EX_Register
# Loading work.mux64x4_1
# Loading work.alu
# Loading work.and_unit
# Loading work.or_unit
# Loading work.xor_unit
# Loading work.mux64x8_1
# Loading work.mux4x8_1
# Loading work.forwarding_unit
# Loading work.EX_MEM_Register
# Loading work.MEM_WB_Register
# Loading work.instructmem
# Loading work.datamem
# Loading work.D_FF_en
# Loading work.D_FF
# Loading work.full_adder
# Loading work.mux2_1
# Loading work.mux32_1
# Loading work.mux16_1
# Loading work.mux4_1
# Loading work.register
# Loading work.DFF_16
# Loading work.DFF_4
# Loading work.mux8_1
# ** Warning: (vsim-3015) ./cpu.sv(164): [PCDPC] - Port size (64) does not match connection size (1) for port 'out'. The port definition is at: ./mux_multi_bits.sv(35).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_tb/dut/PC_MUX File: ./mux_multi_bits.sv
# ** Warning: (vsim-3015) ./cpu.sv(165): [PCDPC] - Port size (64) does not match connection size (1) for port 'in0'. The port definition is at: ./mux_multi_bits.sv(34).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_tb/dut/PC_MUX_Prediction File: ./mux_multi_bits.sv
# ** Warning: (vsim-3017) ./cpu.sv(235): [TFMPC] - Too few port connections. Expected 18, found 17.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_tb/dut/C_Unit File: ./control_unit.sv
# ** Warning: (vsim-3722) ./cpu.sv(235): [TFMPC] - Missing connection for port 'zero_next'.
# ** Warning: (vsim-3017) ./cpu.sv(265): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_tb/dut/hdu File: ./hazard_detection_unit.sv
# ** Warning: (vsim-3722) ./cpu.sv(265): [TFMPC] - Missing connection for port 'ID_Branch'.
# ** Warning: Design size of 13786 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Tim  Hostname: DESKTOP-BNJMS9L  ProcessID: 16096
#           Attempting to use alternate WLF file "./wlfta5x9xs".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlfta5x9xs
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: test01_AddiB
# ** Error: Assertion error.
#    Time: 250 us  Scope: cpu_tb.i_mem File: ./instructmem.sv Line: 38
# ** Error: Assertion error.
#    Time: 250 us  Scope: cpu_tb.i_mem File: ./instructmem.sv Line: 39
# ** Error: Assertion error.
#    Time: 350 us  Scope: cpu_tb.i_mem File: ./instructmem.sv Line: 38
# ** Error: Assertion error.
#    Time: 350 us  Scope: cpu_tb.i_mem File: ./instructmem.sv Line: 39
# ** Error: Assertion error.
#    Time: 450 us  Scope: cpu_tb.i_mem File: ./instructmem.sv Line: 38
# ** Error: Assertion error.
#    Time: 450 us  Scope: cpu_tb.i_mem File: ./instructmem.sv Line: 39
# ** Error: Assertion error.
#    Time: 550 us  Scope: cpu_tb.i_mem File: ./instructmem.sv Line: 38
# ** Error: Assertion error.
#    Time: 550 us  Scope: cpu_tb.i_mem File: ./instructmem.sv Line: 39
# ** Error: Assertion error.
#    Time: 650 us  Scope: cpu_tb.i_mem File: ./instructmem.sv Line: 38
# ** Error: Assertion error.
#    Time: 650 us  Scope: cpu_tb.i_mem File: ./instructmem.sv Line: 39
# ** Error: Assertion error.
#    Time: 650 us  Scope: cpu_tb File: ./cpu_tb.sv Line: 49
# ** Error: Assertion error.
#    Time: 750 us  Scope: cpu_tb.i_mem File: ./instructmem.sv Line: 38
# ** Error: Assertion error.
#    Time: 750 us  Scope: cpu_tb.i_mem File: ./instructmem.sv Line: 39
# Running benchmark: test02_AddsSubs
# ** Error: Assertion error.
#    Time: 950 us  Scope: cpu_tb.i_mem File: ./instructmem.sv Line: 38
# ** Error: Assertion error.
#    Time: 950 us  Scope: cpu_tb.i_mem File: ./instructmem.sv Line: 39
# ** Error: Assertion error.
#    Time: 1050 us  Scope: cpu_tb.i_mem File: ./instructmem.sv Line: 38
# ** Error: Assertion error.
#    Time: 1050 us  Scope: cpu_tb.i_mem File: ./instructmem.sv Line: 39
# ** Error: Assertion error.
#    Time: 1150 us  Scope: cpu_tb.i_mem File: ./instructmem.sv Line: 38
# ** Error: Assertion error.
#    Time: 1150 us  Scope: cpu_tb.i_mem File: ./instructmem.sv Line: 39
# ** Error: Assertion error.
#    Time: 1250 us  Scope: cpu_tb.i_mem File: ./instructmem.sv Line: 38
# ** Error: Assertion error.
#    Time: 1250 us  Scope: cpu_tb.i_mem File: ./instructmem.sv Line: 39
# ** Error: Assertion error.
#    Time: 1350 us  Scope: cpu_tb.i_mem File: ./instructmem.sv Line: 38
# ** Error: Assertion error.
#    Time: 1350 us  Scope: cpu_tb.i_mem File: ./instructmem.sv Line: 39
# ** Error: Assertion error.
#    Time: 1350 us  Scope: cpu_tb File: ./cpu_tb.sv Line: 61
# ** Error: Assertion error.
#    Time: 1450 us  Scope: cpu_tb.i_mem File: ./instructmem.sv Line: 38
# ** Error: Assertion error.
#    Time: 1450 us  Scope: cpu_tb.i_mem File: ./instructmem.sv Line: 39
# Running benchmark: test03_CbzB
# ** Error: Assertion error.
#    Time: 1650 us  Scope: cpu_tb.i_mem File: ./instructmem.sv Line: 38
# ** Error: Assertion error.
#    Time: 1650 us  Scope: cpu_tb.i_mem File: ./instructmem.sv Line: 39
# ** Error: Assertion error.
#    Time: 1750 us  Scope: cpu_tb.i_mem File: ./instructmem.sv Line: 38
# ** Error: Assertion error.
#    Time: 1750 us  Scope: cpu_tb.i_mem File: ./instructmem.sv Line: 39
# ** Error: Assertion error.
#    Time: 1850 us  Scope: cpu_tb.i_mem File: ./instructmem.sv Line: 38
# ** Error: Assertion error.
#    Time: 1850 us  Scope: cpu_tb.i_mem File: ./instructmem.sv Line: 39
# ** Error: Assertion error.
#    Time: 1950 us  Scope: cpu_tb.i_mem File: ./instructmem.sv Line: 38
# ** Error: Assertion error.
#    Time: 1950 us  Scope: cpu_tb.i_mem File: ./instructmem.sv Line: 39
# ** Error: Assertion error.
#    Time: 2050 us  Scope: cpu_tb.i_mem File: ./instructmem.sv Line: 38
# ** Error: Assertion error.
#    Time: 2050 us  Scope: cpu_tb.i_mem File: ./instructmem.sv Line: 39
# ** Error: Assertion error.
#    Time: 2050 us  Scope: cpu_tb File: ./cpu_tb.sv Line: 76
# ** Error: Assertion error.
#    Time: 2150 us  Scope: cpu_tb.i_mem File: ./instructmem.sv Line: 38
# ** Error: Assertion error.
#    Time: 2150 us  Scope: cpu_tb.i_mem File: ./instructmem.sv Line: 39
# Running benchmark: test04_LdurStur
# ** Error: Assertion error.
#    Time: 2350 us  Scope: cpu_tb.i_mem File: ./instructmem.sv Line: 38
# ** Error: Assertion error.
#    Time: 2350 us  Scope: cpu_tb.i_mem File: ./instructmem.sv Line: 39
# ** Error: Assertion error.
#    Time: 2450 us  Scope: cpu_tb.i_mem File: ./instructmem.sv Line: 38
# ** Error: Assertion error.
#    Time: 2450 us  Scope: cpu_tb.i_mem File: ./instructmem.sv Line: 39
# ** Error: Assertion error.
#    Time: 2550 us  Scope: cpu_tb.i_mem File: ./instructmem.sv Line: 38
# ** Error: Assertion error.
#    Time: 2550 us  Scope: cpu_tb.i_mem File: ./instructmem.sv Line: 39
# ** Error: Assertion error.
#    Time: 2650 us  Scope: cpu_tb.i_mem File: ./instructmem.sv Line: 38
# ** Error: Assertion error.
#    Time: 2650 us  Scope: cpu_tb.i_mem File: ./instructmem.sv Line: 39
# ** Error: Assertion error.
#    Time: 2750 us  Scope: cpu_tb.i_mem File: ./instructmem.sv Line: 38
# ** Error: Assertion error.
#    Time: 2750 us  Scope: cpu_tb.i_mem File: ./instructmem.sv Line: 39
# ** Error: Assertion error.
#    Time: 2750 us  Scope: cpu_tb File: ./cpu_tb.sv Line: 89
# ** Error: Assertion error.
#    Time: 2850 us  Scope: cpu_tb.i_mem File: ./instructmem.sv Line: 38
# ** Error: Assertion error.
#    Time: 2850 us  Scope: cpu_tb.i_mem File: ./instructmem.sv Line: 39
# ** Note: $stop    : ./cpu_tb.sv(180)
#    Time: 2850 us  Iteration: 1  Instance: /cpu_tb
# Break in Module cpu_tb at ./cpu_tb.sv line 180
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:32:18 on Aug 04,2024
# vlog -reportprogress 300 ./adder.sv 
# -- Compiling module adder
# 
# Top level modules:
# 	adder
# End time: 20:32:18 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:32:18 on Aug 04,2024
# vlog -reportprogress 300 ./alu.sv 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 20:32:19 on Aug 04,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:32:19 on Aug 04,2024
# vlog -reportprogress 300 ./and_unit.sv 
# -- Compiling module and_unit
# 
# Top level modules:
# 	and_unit
# End time: 20:32:19 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:32:19 on Aug 04,2024
# vlog -reportprogress 300 ./comparator.sv 
# -- Compiling module comparator
# 
# Top level modules:
# 	comparator
# End time: 20:32:19 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:32:19 on Aug 04,2024
# vlog -reportprogress 300 ./control_unit.sv 
# -- Compiling module control_unit
# 
# Top level modules:
# 	control_unit
# End time: 20:32:19 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:32:19 on Aug 04,2024
# vlog -reportprogress 300 ./cpu.sv 
# -- Compiling module cpu
# 
# Top level modules:
# 	cpu
# End time: 20:32:19 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:32:19 on Aug 04,2024
# vlog -reportprogress 300 ./cpu_tb.sv 
# -- Compiling module cpu_tb
# 
# Top level modules:
# 	cpu_tb
# End time: 20:32:19 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:32:19 on Aug 04,2024
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 20:32:19 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:32:19 on Aug 04,2024
# vlog -reportprogress 300 ./dff.sv 
# -- Compiling module DFF_multi
# -- Compiling module DFF_32
# -- Compiling module DFF_16
# -- Compiling module DFF_4
# -- Compiling module D_FF_en
# -- Compiling module D_FF
# 
# Top level modules:
# 	DFF_multi
# 	DFF_32
# End time: 20:32:19 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:32:19 on Aug 04,2024
# vlog -reportprogress 300 ./forwarding_unit.sv 
# -- Compiling module forwarding_unit
# 
# Top level modules:
# 	forwarding_unit
# End time: 20:32:19 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:32:19 on Aug 04,2024
# vlog -reportprogress 300 ./hazard_detection_unit.sv 
# -- Compiling module hazard_detection_unit
# -- Compiling module branch_predictor
# 
# Top level modules:
# 	hazard_detection_unit
# End time: 20:32:19 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:32:19 on Aug 04,2024
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 20:32:19 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:32:19 on Aug 04,2024
# vlog -reportprogress 300 ./mux_multi_bits.sv 
# -- Compiling module mux64x4_1
# -- Compiling module mux64x2_1
# -- Compiling module mux32x2_1
# -- Compiling module mux5x2_1
# -- Compiling module mux64x32_1
# -- Compiling module mux64x8_1
# -- Compiling module mux4x8_1
# -- Compiling module mux4x2_1
# -- Compiling module mux2x8_1
# -- Compiling module mux2x4_1
# 
# Top level modules:
# 	mux64x4_1
# 	mux64x2_1
# 	mux32x2_1
# 	mux5x2_1
# 	mux64x32_1
# 	mux64x8_1
# 	mux4x8_1
# 	mux4x2_1
# 	mux2x8_1
# 	mux2x4_1
# End time: 20:32:19 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:32:19 on Aug 04,2024
# vlog -reportprogress 300 ./mux_single_bit.sv 
# -- Compiling module mux32_1
# -- Compiling module mux16_1
# -- Compiling module mux8_1
# -- Compiling module mux4_1
# -- Compiling module mux2_1
# 
# Top level modules:
# 	mux32_1
# 	mux8_1
# End time: 20:32:20 on Aug 04,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:32:20 on Aug 04,2024
# vlog -reportprogress 300 ./or64_1.sv 
# -- Compiling module zero_check
# -- Compiling module or64_1
# -- Compiling module or32_1
# -- Compiling module or16_1
# -- Compiling module or4_1
# 
# Top level modules:
# 	zero_check
# 	or32_1
# End time: 20:32:20 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:32:20 on Aug 04,2024
# vlog -reportprogress 300 ./or_unit.sv 
# -- Compiling module or_unit
# 
# Top level modules:
# 	or_unit
# End time: 20:32:20 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:32:20 on Aug 04,2024
# vlog -reportprogress 300 ./pipeline_registers.sv 
# -- Compiling module IF_ID_Register
# -- Compiling module ID_EX_Register
# -- Compiling module EX_MEM_Register
# -- Compiling module MEM_WB_Register
# 
# Top level modules:
# 	IF_ID_Register
# 	ID_EX_Register
# 	EX_MEM_Register
# 	MEM_WB_Register
# End time: 20:32:20 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:32:20 on Aug 04,2024
# vlog -reportprogress 300 ./regfile.sv 
# -- Compiling module regfile
# -- Compiling module register
# 
# Top level modules:
# 	regfile
# End time: 20:32:20 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:32:20 on Aug 04,2024
# vlog -reportprogress 300 ./reg_decoder.sv 
# -- Compiling module reg_decoder
# -- Compiling module demux_1_32
# -- Compiling module demux_1_16
# -- Compiling module demux_1_4
# -- Compiling module demux_1_2
# 
# Top level modules:
# 	reg_decoder
# End time: 20:32:20 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:32:20 on Aug 04,2024
# vlog -reportprogress 300 ./ripple_carry_adder_64.sv 
# -- Compiling module ripple_carry_adder_64
# -- Compiling module full_adder
# 
# Top level modules:
# 	ripple_carry_adder_64
# End time: 20:32:20 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:32:20 on Aug 04,2024
# vlog -reportprogress 300 ./sign_extender.sv 
# -- Compiling module sign_extender
# 
# Top level modules:
# 	sign_extender
# End time: 20:32:20 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:32:20 on Aug 04,2024
# vlog -reportprogress 300 ./xor_unit.sv 
# -- Compiling module xor_unit
# 
# Top level modules:
# 	xor_unit
# End time: 20:32:20 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:32:20 on Aug 04,2024
# vlog -reportprogress 300 ./zero_extender.sv 
# -- Compiling module zero_extender
# 
# Top level modules:
# 	zero_extender
# End time: 20:32:20 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 20:32:21 on Aug 04,2024, Elapsed time: 0:02:20
# Errors: 52, Warnings: 9
# vsim -voptargs=""+acc"" -t 1ps -lib work cpu_tb 
# Start time: 20:32:21 on Aug 04,2024
# Loading sv_std.std
# Loading work.cpu_tb
# Loading work.cpu
# Loading work.DFF_multi
# Loading work.adder
# Loading work.ripple_carry_adder_64
# Loading work.or64_1
# Loading work.or16_1
# Loading work.or4_1
# Loading work.mux64x2_1
# Loading work.IF_ID_Register
# Loading work.mux32x2_1
# Loading work.mux5x2_1
# Loading work.zero_extender
# Loading work.sign_extender
# Loading work.regfile
# Loading work.reg_decoder
# Loading work.demux_1_32
# Loading work.demux_1_2
# Loading work.demux_1_16
# Loading work.demux_1_4
# Loading work.mux64x32_1
# Loading work.zero_check
# Loading work.control_unit
# Loading work.hazard_detection_unit
# Loading work.comparator
# Loading work.branch_predictor
# Loading work.ID_EX_Register
# Loading work.mux64x4_1
# Loading work.alu
# Loading work.and_unit
# Loading work.or_unit
# Loading work.xor_unit
# Loading work.mux64x8_1
# Loading work.mux4x8_1
# Loading work.forwarding_unit
# Loading work.EX_MEM_Register
# Loading work.MEM_WB_Register
# Loading work.instructmem
# Loading work.datamem
# Loading work.D_FF_en
# Loading work.D_FF
# Loading work.full_adder
# Loading work.mux2_1
# Loading work.mux32_1
# Loading work.mux16_1
# Loading work.mux4_1
# Loading work.register
# Loading work.DFF_16
# Loading work.DFF_4
# Loading work.mux8_1
# ** Warning: (vsim-3015) ./cpu.sv(164): [PCDPC] - Port size (64) does not match connection size (1) for port 'out'. The port definition is at: ./mux_multi_bits.sv(35).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_tb/dut/PC_MUX File: ./mux_multi_bits.sv
# ** Warning: (vsim-3015) ./cpu.sv(165): [PCDPC] - Port size (64) does not match connection size (1) for port 'in0'. The port definition is at: ./mux_multi_bits.sv(34).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_tb/dut/PC_MUX_Prediction File: ./mux_multi_bits.sv
# ** Warning: (vsim-3017) ./cpu.sv(265): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_tb/dut/hdu File: ./hazard_detection_unit.sv
# ** Warning: (vsim-3722) ./cpu.sv(265): [TFMPC] - Missing connection for port 'ID_Branch'.
# ** Warning: Design size of 13786 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Tim  Hostname: DESKTOP-BNJMS9L  ProcessID: 16096
#           Attempting to use alternate WLF file "./wlftksjwrv".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftksjwrv
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: test01_AddiB
# ** Error: Assertion error.
#    Time: 250 us  Scope: cpu_tb.i_mem File: ./instructmem.sv Line: 38
# ** Error: Assertion error.
#    Time: 250 us  Scope: cpu_tb.i_mem File: ./instructmem.sv Line: 39
# ** Error: Assertion error.
#    Time: 350 us  Scope: cpu_tb.i_mem File: ./instructmem.sv Line: 38
# ** Error: Assertion error.
#    Time: 350 us  Scope: cpu_tb.i_mem File: ./instructmem.sv Line: 39
# ** Error: Assertion error.
#    Time: 450 us  Scope: cpu_tb.i_mem File: ./instructmem.sv Line: 38
# ** Error: Assertion error.
#    Time: 450 us  Scope: cpu_tb.i_mem File: ./instructmem.sv Line: 39
# ** Error: Assertion error.
#    Time: 550 us  Scope: cpu_tb.i_mem File: ./instructmem.sv Line: 38
# ** Error: Assertion error.
#    Time: 550 us  Scope: cpu_tb.i_mem File: ./instructmem.sv Line: 39
# ** Error: Assertion error.
#    Time: 650 us  Scope: cpu_tb.i_mem File: ./instructmem.sv Line: 38
# ** Error: Assertion error.
#    Time: 650 us  Scope: cpu_tb.i_mem File: ./instructmem.sv Line: 39
# ** Error: Assertion error.
#    Time: 650 us  Scope: cpu_tb File: ./cpu_tb.sv Line: 49
# ** Error: Assertion error.
#    Time: 750 us  Scope: cpu_tb.i_mem File: ./instructmem.sv Line: 38
# ** Error: Assertion error.
#    Time: 750 us  Scope: cpu_tb.i_mem File: ./instructmem.sv Line: 39
# Running benchmark: test02_AddsSubs
# ** Error: Assertion error.
#    Time: 950 us  Scope: cpu_tb.i_mem File: ./instructmem.sv Line: 38
# ** Error: Assertion error.
#    Time: 950 us  Scope: cpu_tb.i_mem File: ./instructmem.sv Line: 39
# ** Error: Assertion error.
#    Time: 1050 us  Scope: cpu_tb.i_mem File: ./instructmem.sv Line: 38
# ** Error: Assertion error.
#    Time: 1050 us  Scope: cpu_tb.i_mem File: ./instructmem.sv Line: 39
# ** Error: Assertion error.
#    Time: 1150 us  Scope: cpu_tb.i_mem File: ./instructmem.sv Line: 38
# ** Error: Assertion error.
#    Time: 1150 us  Scope: cpu_tb.i_mem File: ./instructmem.sv Line: 39
# ** Error: Assertion error.
#    Time: 1250 us  Scope: cpu_tb.i_mem File: ./instructmem.sv Line: 38
# ** Error: Assertion error.
#    Time: 1250 us  Scope: cpu_tb.i_mem File: ./instructmem.sv Line: 39
# ** Error: Assertion error.
#    Time: 1350 us  Scope: cpu_tb.i_mem File: ./instructmem.sv Line: 38
# ** Error: Assertion error.
#    Time: 1350 us  Scope: cpu_tb.i_mem File: ./instructmem.sv Line: 39
# ** Error: Assertion error.
#    Time: 1350 us  Scope: cpu_tb File: ./cpu_tb.sv Line: 61
# ** Error: Assertion error.
#    Time: 1450 us  Scope: cpu_tb.i_mem File: ./instructmem.sv Line: 38
# ** Error: Assertion error.
#    Time: 1450 us  Scope: cpu_tb.i_mem File: ./instructmem.sv Line: 39
# Running benchmark: test03_CbzB
# ** Error: Assertion error.
#    Time: 1650 us  Scope: cpu_tb.i_mem File: ./instructmem.sv Line: 38
# ** Error: Assertion error.
#    Time: 1650 us  Scope: cpu_tb.i_mem File: ./instructmem.sv Line: 39
# ** Error: Assertion error.
#    Time: 1750 us  Scope: cpu_tb.i_mem File: ./instructmem.sv Line: 38
# ** Error: Assertion error.
#    Time: 1750 us  Scope: cpu_tb.i_mem File: ./instructmem.sv Line: 39
# ** Error: Assertion error.
#    Time: 1850 us  Scope: cpu_tb.i_mem File: ./instructmem.sv Line: 38
# ** Error: Assertion error.
#    Time: 1850 us  Scope: cpu_tb.i_mem File: ./instructmem.sv Line: 39
# ** Error: Assertion error.
#    Time: 1950 us  Scope: cpu_tb.i_mem File: ./instructmem.sv Line: 38
# ** Error: Assertion error.
#    Time: 1950 us  Scope: cpu_tb.i_mem File: ./instructmem.sv Line: 39
# ** Error: Assertion error.
#    Time: 2050 us  Scope: cpu_tb.i_mem File: ./instructmem.sv Line: 38
# ** Error: Assertion error.
#    Time: 2050 us  Scope: cpu_tb.i_mem File: ./instructmem.sv Line: 39
# ** Error: Assertion error.
#    Time: 2050 us  Scope: cpu_tb File: ./cpu_tb.sv Line: 76
# ** Error: Assertion error.
#    Time: 2150 us  Scope: cpu_tb.i_mem File: ./instructmem.sv Line: 38
# ** Error: Assertion error.
#    Time: 2150 us  Scope: cpu_tb.i_mem File: ./instructmem.sv Line: 39
# Running benchmark: test04_LdurStur
# ** Error: Assertion error.
#    Time: 2350 us  Scope: cpu_tb.i_mem File: ./instructmem.sv Line: 38
# ** Error: Assertion error.
#    Time: 2350 us  Scope: cpu_tb.i_mem File: ./instructmem.sv Line: 39
# ** Error: Assertion error.
#    Time: 2450 us  Scope: cpu_tb.i_mem File: ./instructmem.sv Line: 38
# ** Error: Assertion error.
#    Time: 2450 us  Scope: cpu_tb.i_mem File: ./instructmem.sv Line: 39
# ** Error: Assertion error.
#    Time: 2550 us  Scope: cpu_tb.i_mem File: ./instructmem.sv Line: 38
# ** Error: Assertion error.
#    Time: 2550 us  Scope: cpu_tb.i_mem File: ./instructmem.sv Line: 39
# ** Error: Assertion error.
#    Time: 2650 us  Scope: cpu_tb.i_mem File: ./instructmem.sv Line: 38
# ** Error: Assertion error.
#    Time: 2650 us  Scope: cpu_tb.i_mem File: ./instructmem.sv Line: 39
# ** Error: Assertion error.
#    Time: 2750 us  Scope: cpu_tb.i_mem File: ./instructmem.sv Line: 38
# ** Error: Assertion error.
#    Time: 2750 us  Scope: cpu_tb.i_mem File: ./instructmem.sv Line: 39
# ** Error: Assertion error.
#    Time: 2750 us  Scope: cpu_tb File: ./cpu_tb.sv Line: 89
# ** Error: Assertion error.
#    Time: 2850 us  Scope: cpu_tb.i_mem File: ./instructmem.sv Line: 38
# ** Error: Assertion error.
#    Time: 2850 us  Scope: cpu_tb.i_mem File: ./instructmem.sv Line: 39
# ** Note: $stop    : ./cpu_tb.sv(180)
#    Time: 2850 us  Iteration: 1  Instance: /cpu_tb
# Break in Module cpu_tb at ./cpu_tb.sv line 180
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:33:58 on Aug 04,2024
# vlog -reportprogress 300 ./adder.sv 
# -- Compiling module adder
# 
# Top level modules:
# 	adder
# End time: 20:33:58 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:33:58 on Aug 04,2024
# vlog -reportprogress 300 ./alu.sv 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 20:33:58 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:33:58 on Aug 04,2024
# vlog -reportprogress 300 ./and_unit.sv 
# -- Compiling module and_unit
# 
# Top level modules:
# 	and_unit
# End time: 20:33:58 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:33:58 on Aug 04,2024
# vlog -reportprogress 300 ./comparator.sv 
# -- Compiling module comparator
# 
# Top level modules:
# 	comparator
# End time: 20:33:58 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:33:58 on Aug 04,2024
# vlog -reportprogress 300 ./control_unit.sv 
# -- Compiling module control_unit
# 
# Top level modules:
# 	control_unit
# End time: 20:33:58 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:33:58 on Aug 04,2024
# vlog -reportprogress 300 ./cpu.sv 
# -- Compiling module cpu
# 
# Top level modules:
# 	cpu
# End time: 20:33:59 on Aug 04,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:33:59 on Aug 04,2024
# vlog -reportprogress 300 ./cpu_tb.sv 
# -- Compiling module cpu_tb
# 
# Top level modules:
# 	cpu_tb
# End time: 20:33:59 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:33:59 on Aug 04,2024
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 20:33:59 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:33:59 on Aug 04,2024
# vlog -reportprogress 300 ./dff.sv 
# -- Compiling module DFF_multi
# -- Compiling module DFF_32
# -- Compiling module DFF_16
# -- Compiling module DFF_4
# -- Compiling module D_FF_en
# -- Compiling module D_FF
# 
# Top level modules:
# 	DFF_multi
# 	DFF_32
# End time: 20:33:59 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:33:59 on Aug 04,2024
# vlog -reportprogress 300 ./forwarding_unit.sv 
# -- Compiling module forwarding_unit
# 
# Top level modules:
# 	forwarding_unit
# End time: 20:33:59 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:33:59 on Aug 04,2024
# vlog -reportprogress 300 ./hazard_detection_unit.sv 
# -- Compiling module hazard_detection_unit
# -- Compiling module branch_predictor
# 
# Top level modules:
# 	hazard_detection_unit
# End time: 20:33:59 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:33:59 on Aug 04,2024
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 20:33:59 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:33:59 on Aug 04,2024
# vlog -reportprogress 300 ./mux_multi_bits.sv 
# -- Compiling module mux64x4_1
# -- Compiling module mux64x2_1
# -- Compiling module mux32x2_1
# -- Compiling module mux5x2_1
# -- Compiling module mux64x32_1
# -- Compiling module mux64x8_1
# -- Compiling module mux4x8_1
# -- Compiling module mux4x2_1
# -- Compiling module mux2x8_1
# -- Compiling module mux2x4_1
# 
# Top level modules:
# 	mux64x4_1
# 	mux64x2_1
# 	mux32x2_1
# 	mux5x2_1
# 	mux64x32_1
# 	mux64x8_1
# 	mux4x8_1
# 	mux4x2_1
# 	mux2x8_1
# 	mux2x4_1
# End time: 20:33:59 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:33:59 on Aug 04,2024
# vlog -reportprogress 300 ./mux_single_bit.sv 
# -- Compiling module mux32_1
# -- Compiling module mux16_1
# -- Compiling module mux8_1
# -- Compiling module mux4_1
# -- Compiling module mux2_1
# 
# Top level modules:
# 	mux32_1
# 	mux8_1
# End time: 20:33:59 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:33:59 on Aug 04,2024
# vlog -reportprogress 300 ./or64_1.sv 
# -- Compiling module zero_check
# -- Compiling module or64_1
# -- Compiling module or32_1
# -- Compiling module or16_1
# -- Compiling module or4_1
# 
# Top level modules:
# 	zero_check
# 	or32_1
# End time: 20:33:59 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:33:59 on Aug 04,2024
# vlog -reportprogress 300 ./or_unit.sv 
# -- Compiling module or_unit
# 
# Top level modules:
# 	or_unit
# End time: 20:33:59 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:33:59 on Aug 04,2024
# vlog -reportprogress 300 ./pipeline_registers.sv 
# -- Compiling module IF_ID_Register
# -- Compiling module ID_EX_Register
# -- Compiling module EX_MEM_Register
# -- Compiling module MEM_WB_Register
# 
# Top level modules:
# 	IF_ID_Register
# 	ID_EX_Register
# 	EX_MEM_Register
# 	MEM_WB_Register
# End time: 20:34:00 on Aug 04,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:34:00 on Aug 04,2024
# vlog -reportprogress 300 ./regfile.sv 
# -- Compiling module regfile
# -- Compiling module register
# 
# Top level modules:
# 	regfile
# End time: 20:34:00 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:34:00 on Aug 04,2024
# vlog -reportprogress 300 ./reg_decoder.sv 
# -- Compiling module reg_decoder
# -- Compiling module demux_1_32
# -- Compiling module demux_1_16
# -- Compiling module demux_1_4
# -- Compiling module demux_1_2
# 
# Top level modules:
# 	reg_decoder
# End time: 20:34:00 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:34:00 on Aug 04,2024
# vlog -reportprogress 300 ./ripple_carry_adder_64.sv 
# -- Compiling module ripple_carry_adder_64
# -- Compiling module full_adder
# 
# Top level modules:
# 	ripple_carry_adder_64
# End time: 20:34:00 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:34:00 on Aug 04,2024
# vlog -reportprogress 300 ./sign_extender.sv 
# -- Compiling module sign_extender
# 
# Top level modules:
# 	sign_extender
# End time: 20:34:00 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:34:00 on Aug 04,2024
# vlog -reportprogress 300 ./xor_unit.sv 
# -- Compiling module xor_unit
# 
# Top level modules:
# 	xor_unit
# End time: 20:34:00 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:34:00 on Aug 04,2024
# vlog -reportprogress 300 ./zero_extender.sv 
# -- Compiling module zero_extender
# 
# Top level modules:
# 	zero_extender
# End time: 20:34:00 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 20:34:01 on Aug 04,2024, Elapsed time: 0:01:40
# Errors: 52, Warnings: 7
# vsim -voptargs=""+acc"" -t 1ps -lib work cpu_tb 
# Start time: 20:34:01 on Aug 04,2024
# Loading sv_std.std
# Loading work.cpu_tb
# Loading work.cpu
# Loading work.DFF_multi
# Loading work.adder
# Loading work.ripple_carry_adder_64
# Loading work.or64_1
# Loading work.or16_1
# Loading work.or4_1
# Loading work.mux64x2_1
# Loading work.IF_ID_Register
# Loading work.mux32x2_1
# Loading work.mux5x2_1
# Loading work.zero_extender
# Loading work.sign_extender
# Loading work.regfile
# Loading work.reg_decoder
# Loading work.demux_1_32
# Loading work.demux_1_2
# Loading work.demux_1_16
# Loading work.demux_1_4
# Loading work.mux64x32_1
# Loading work.zero_check
# Loading work.control_unit
# Loading work.hazard_detection_unit
# Loading work.comparator
# Loading work.branch_predictor
# Loading work.ID_EX_Register
# Loading work.mux64x4_1
# Loading work.alu
# Loading work.and_unit
# Loading work.or_unit
# Loading work.xor_unit
# Loading work.mux64x8_1
# Loading work.mux4x8_1
# Loading work.forwarding_unit
# Loading work.EX_MEM_Register
# Loading work.MEM_WB_Register
# Loading work.instructmem
# Loading work.datamem
# Loading work.D_FF_en
# Loading work.D_FF
# Loading work.full_adder
# Loading work.mux2_1
# Loading work.mux32_1
# Loading work.mux16_1
# Loading work.mux4_1
# Loading work.register
# Loading work.DFF_16
# Loading work.DFF_4
# Loading work.mux8_1
# ** Warning: (vsim-3017) ./cpu.sv(265): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_tb/dut/hdu File: ./hazard_detection_unit.sv
# ** Warning: (vsim-3722) ./cpu.sv(265): [TFMPC] - Missing connection for port 'ID_Branch'.
# ** Warning: Design size of 13786 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Tim  Hostname: DESKTOP-BNJMS9L  ProcessID: 16096
#           Attempting to use alternate WLF file "./wlftm5s6r3".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftm5s6r3
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: test01_AddiB
# ** Error: Assertion error.
#    Time: 250 us  Scope: cpu_tb.i_mem File: ./instructmem.sv Line: 39
# ** Error: Assertion error.
#    Time: 350 us  Scope: cpu_tb.i_mem File: ./instructmem.sv Line: 39
# ** Error: Assertion error.
#    Time: 450 us  Scope: cpu_tb.i_mem File: ./instructmem.sv Line: 39
# ** Error: Assertion error.
#    Time: 550 us  Scope: cpu_tb.i_mem File: ./instructmem.sv Line: 39
# ** Error: Assertion error.
#    Time: 650 us  Scope: cpu_tb.i_mem File: ./instructmem.sv Line: 39
# ** Error: Assertion error.
#    Time: 650 us  Scope: cpu_tb File: ./cpu_tb.sv Line: 49
# ** Error: Assertion error.
#    Time: 750 us  Scope: cpu_tb.i_mem File: ./instructmem.sv Line: 39
# Running benchmark: test02_AddsSubs
# ** Error: Assertion error.
#    Time: 950 us  Scope: cpu_tb.i_mem File: ./instructmem.sv Line: 39
# ** Error: Assertion error.
#    Time: 1050 us  Scope: cpu_tb.i_mem File: ./instructmem.sv Line: 39
# ** Error: Assertion error.
#    Time: 1150 us  Scope: cpu_tb.i_mem File: ./instructmem.sv Line: 39
# ** Error: Assertion error.
#    Time: 1250 us  Scope: cpu_tb.i_mem File: ./instructmem.sv Line: 39
# ** Error: Assertion error.
#    Time: 1350 us  Scope: cpu_tb.i_mem File: ./instructmem.sv Line: 39
# ** Error: Assertion error.
#    Time: 1350 us  Scope: cpu_tb File: ./cpu_tb.sv Line: 61
# ** Error: Assertion error.
#    Time: 1450 us  Scope: cpu_tb.i_mem File: ./instructmem.sv Line: 39
# Running benchmark: test03_CbzB
# ** Error: Assertion error.
#    Time: 1650 us  Scope: cpu_tb.i_mem File: ./instructmem.sv Line: 39
# ** Error: Assertion error.
#    Time: 1750 us  Scope: cpu_tb.i_mem File: ./instructmem.sv Line: 39
# ** Error: Assertion error.
#    Time: 1850 us  Scope: cpu_tb.i_mem File: ./instructmem.sv Line: 39
# ** Error: Assertion error.
#    Time: 1950 us  Scope: cpu_tb.i_mem File: ./instructmem.sv Line: 39
# ** Error: Assertion error.
#    Time: 2050 us  Scope: cpu_tb.i_mem File: ./instructmem.sv Line: 39
# ** Error: Assertion error.
#    Time: 2050 us  Scope: cpu_tb File: ./cpu_tb.sv Line: 76
# ** Error: Assertion error.
#    Time: 2150 us  Scope: cpu_tb.i_mem File: ./instructmem.sv Line: 39
# Running benchmark: test04_LdurStur
# ** Error: Assertion error.
#    Time: 2350 us  Scope: cpu_tb.i_mem File: ./instructmem.sv Line: 39
# ** Error: Assertion error.
#    Time: 2450 us  Scope: cpu_tb.i_mem File: ./instructmem.sv Line: 39
# ** Error: Assertion error.
#    Time: 2550 us  Scope: cpu_tb.i_mem File: ./instructmem.sv Line: 39
# ** Error: Assertion error.
#    Time: 2650 us  Scope: cpu_tb.i_mem File: ./instructmem.sv Line: 39
# ** Error: Assertion error.
#    Time: 2750 us  Scope: cpu_tb.i_mem File: ./instructmem.sv Line: 39
# ** Error: Assertion error.
#    Time: 2750 us  Scope: cpu_tb File: ./cpu_tb.sv Line: 89
# ** Error: Assertion error.
#    Time: 2850 us  Scope: cpu_tb.i_mem File: ./instructmem.sv Line: 39
# ** Note: $stop    : ./cpu_tb.sv(180)
#    Time: 2850 us  Iteration: 1  Instance: /cpu_tb
# Break in Module cpu_tb at ./cpu_tb.sv line 180
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:34:55 on Aug 04,2024
# vlog -reportprogress 300 ./adder.sv 
# -- Compiling module adder
# 
# Top level modules:
# 	adder
# End time: 20:34:55 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:34:55 on Aug 04,2024
# vlog -reportprogress 300 ./alu.sv 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 20:34:55 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:34:55 on Aug 04,2024
# vlog -reportprogress 300 ./and_unit.sv 
# -- Compiling module and_unit
# 
# Top level modules:
# 	and_unit
# End time: 20:34:55 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:34:55 on Aug 04,2024
# vlog -reportprogress 300 ./comparator.sv 
# -- Compiling module comparator
# 
# Top level modules:
# 	comparator
# End time: 20:34:55 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:34:55 on Aug 04,2024
# vlog -reportprogress 300 ./control_unit.sv 
# -- Compiling module control_unit
# 
# Top level modules:
# 	control_unit
# End time: 20:34:56 on Aug 04,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:34:56 on Aug 04,2024
# vlog -reportprogress 300 ./cpu.sv 
# -- Compiling module cpu
# 
# Top level modules:
# 	cpu
# End time: 20:34:56 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:34:56 on Aug 04,2024
# vlog -reportprogress 300 ./cpu_tb.sv 
# -- Compiling module cpu_tb
# 
# Top level modules:
# 	cpu_tb
# End time: 20:34:56 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:34:56 on Aug 04,2024
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 20:34:56 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:34:56 on Aug 04,2024
# vlog -reportprogress 300 ./dff.sv 
# -- Compiling module DFF_multi
# -- Compiling module DFF_32
# -- Compiling module DFF_16
# -- Compiling module DFF_4
# -- Compiling module D_FF_en
# -- Compiling module D_FF
# 
# Top level modules:
# 	DFF_multi
# 	DFF_32
# End time: 20:34:56 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:34:56 on Aug 04,2024
# vlog -reportprogress 300 ./forwarding_unit.sv 
# -- Compiling module forwarding_unit
# 
# Top level modules:
# 	forwarding_unit
# End time: 20:34:56 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:34:56 on Aug 04,2024
# vlog -reportprogress 300 ./hazard_detection_unit.sv 
# -- Compiling module hazard_detection_unit
# -- Compiling module branch_predictor
# 
# Top level modules:
# 	hazard_detection_unit
# End time: 20:34:56 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:34:56 on Aug 04,2024
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 20:34:56 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:34:56 on Aug 04,2024
# vlog -reportprogress 300 ./mux_multi_bits.sv 
# -- Compiling module mux64x4_1
# -- Compiling module mux64x2_1
# -- Compiling module mux32x2_1
# -- Compiling module mux5x2_1
# -- Compiling module mux64x32_1
# -- Compiling module mux64x8_1
# -- Compiling module mux4x8_1
# -- Compiling module mux4x2_1
# -- Compiling module mux2x8_1
# -- Compiling module mux2x4_1
# 
# Top level modules:
# 	mux64x4_1
# 	mux64x2_1
# 	mux32x2_1
# 	mux5x2_1
# 	mux64x32_1
# 	mux64x8_1
# 	mux4x8_1
# 	mux4x2_1
# 	mux2x8_1
# 	mux2x4_1
# End time: 20:34:56 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:34:56 on Aug 04,2024
# vlog -reportprogress 300 ./mux_single_bit.sv 
# -- Compiling module mux32_1
# -- Compiling module mux16_1
# -- Compiling module mux8_1
# -- Compiling module mux4_1
# -- Compiling module mux2_1
# 
# Top level modules:
# 	mux32_1
# 	mux8_1
# End time: 20:34:56 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:34:56 on Aug 04,2024
# vlog -reportprogress 300 ./or64_1.sv 
# -- Compiling module zero_check
# -- Compiling module or64_1
# -- Compiling module or32_1
# -- Compiling module or16_1
# -- Compiling module or4_1
# 
# Top level modules:
# 	zero_check
# 	or32_1
# End time: 20:34:56 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:34:56 on Aug 04,2024
# vlog -reportprogress 300 ./or_unit.sv 
# -- Compiling module or_unit
# 
# Top level modules:
# 	or_unit
# End time: 20:34:56 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:34:57 on Aug 04,2024
# vlog -reportprogress 300 ./pipeline_registers.sv 
# -- Compiling module IF_ID_Register
# -- Compiling module ID_EX_Register
# -- Compiling module EX_MEM_Register
# -- Compiling module MEM_WB_Register
# 
# Top level modules:
# 	IF_ID_Register
# 	ID_EX_Register
# 	EX_MEM_Register
# 	MEM_WB_Register
# End time: 20:34:57 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:34:57 on Aug 04,2024
# vlog -reportprogress 300 ./regfile.sv 
# -- Compiling module regfile
# -- Compiling module register
# 
# Top level modules:
# 	regfile
# End time: 20:34:57 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:34:57 on Aug 04,2024
# vlog -reportprogress 300 ./reg_decoder.sv 
# -- Compiling module reg_decoder
# -- Compiling module demux_1_32
# -- Compiling module demux_1_16
# -- Compiling module demux_1_4
# -- Compiling module demux_1_2
# 
# Top level modules:
# 	reg_decoder
# End time: 20:34:57 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:34:57 on Aug 04,2024
# vlog -reportprogress 300 ./ripple_carry_adder_64.sv 
# -- Compiling module ripple_carry_adder_64
# -- Compiling module full_adder
# 
# Top level modules:
# 	ripple_carry_adder_64
# End time: 20:34:57 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:34:57 on Aug 04,2024
# vlog -reportprogress 300 ./sign_extender.sv 
# -- Compiling module sign_extender
# 
# Top level modules:
# 	sign_extender
# End time: 20:34:57 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:34:57 on Aug 04,2024
# vlog -reportprogress 300 ./xor_unit.sv 
# -- Compiling module xor_unit
# 
# Top level modules:
# 	xor_unit
# End time: 20:34:57 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:34:57 on Aug 04,2024
# vlog -reportprogress 300 ./zero_extender.sv 
# -- Compiling module zero_extender
# 
# Top level modules:
# 	zero_extender
# End time: 20:34:57 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 20:34:58 on Aug 04,2024, Elapsed time: 0:00:57
# Errors: 28, Warnings: 5
# vsim -voptargs=""+acc"" -t 1ps -lib work cpu_tb 
# Start time: 20:34:58 on Aug 04,2024
# Loading sv_std.std
# Loading work.cpu_tb
# Loading work.cpu
# Loading work.DFF_multi
# Loading work.adder
# Loading work.ripple_carry_adder_64
# Loading work.or64_1
# Loading work.or16_1
# Loading work.or4_1
# Loading work.mux64x2_1
# Loading work.IF_ID_Register
# Loading work.mux32x2_1
# Loading work.mux5x2_1
# Loading work.zero_extender
# Loading work.sign_extender
# Loading work.regfile
# Loading work.reg_decoder
# Loading work.demux_1_32
# Loading work.demux_1_2
# Loading work.demux_1_16
# Loading work.demux_1_4
# Loading work.mux64x32_1
# Loading work.zero_check
# Loading work.control_unit
# Loading work.hazard_detection_unit
# Loading work.comparator
# Loading work.branch_predictor
# Loading work.ID_EX_Register
# Loading work.mux64x4_1
# Loading work.alu
# Loading work.and_unit
# Loading work.or_unit
# Loading work.xor_unit
# Loading work.mux64x8_1
# Loading work.mux4x8_1
# Loading work.forwarding_unit
# Loading work.EX_MEM_Register
# Loading work.MEM_WB_Register
# Loading work.instructmem
# Loading work.datamem
# Loading work.D_FF_en
# Loading work.D_FF
# Loading work.full_adder
# Loading work.mux2_1
# Loading work.mux32_1
# Loading work.mux16_1
# Loading work.mux4_1
# Loading work.register
# Loading work.DFF_16
# Loading work.DFF_4
# Loading work.mux8_1
# ** Warning: Design size of 13786 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Tim  Hostname: DESKTOP-BNJMS9L  ProcessID: 16096
#           Attempting to use alternate WLF file "./wlftemz29r".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftemz29r
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: test01_AddiB
# ** Error: Assertion error.
#    Time: 250 us  Scope: cpu_tb.i_mem File: ./instructmem.sv Line: 39
# ** Error: Assertion error.
#    Time: 350 us  Scope: cpu_tb.i_mem File: ./instructmem.sv Line: 39
# ** Error: Assertion error.
#    Time: 450 us  Scope: cpu_tb.i_mem File: ./instructmem.sv Line: 39
# ** Error: Assertion error.
#    Time: 550 us  Scope: cpu_tb.i_mem File: ./instructmem.sv Line: 39
# ** Error: Assertion error.
#    Time: 650 us  Scope: cpu_tb.i_mem File: ./instructmem.sv Line: 39
# ** Error: Assertion error.
#    Time: 650 us  Scope: cpu_tb File: ./cpu_tb.sv Line: 49
# ** Error: Assertion error.
#    Time: 750 us  Scope: cpu_tb.i_mem File: ./instructmem.sv Line: 39
# Running benchmark: test02_AddsSubs
# ** Error: Assertion error.
#    Time: 950 us  Scope: cpu_tb.i_mem File: ./instructmem.sv Line: 39
# ** Error: Assertion error.
#    Time: 1050 us  Scope: cpu_tb.i_mem File: ./instructmem.sv Line: 39
# ** Error: Assertion error.
#    Time: 1150 us  Scope: cpu_tb.i_mem File: ./instructmem.sv Line: 39
# ** Error: Assertion error.
#    Time: 1250 us  Scope: cpu_tb.i_mem File: ./instructmem.sv Line: 39
# ** Error: Assertion error.
#    Time: 1350 us  Scope: cpu_tb.i_mem File: ./instructmem.sv Line: 39
# ** Error: Assertion error.
#    Time: 1350 us  Scope: cpu_tb File: ./cpu_tb.sv Line: 61
# ** Error: Assertion error.
#    Time: 1450 us  Scope: cpu_tb.i_mem File: ./instructmem.sv Line: 39
# Running benchmark: test03_CbzB
# ** Error: Assertion error.
#    Time: 1650 us  Scope: cpu_tb.i_mem File: ./instructmem.sv Line: 39
# ** Error: Assertion error.
#    Time: 1750 us  Scope: cpu_tb.i_mem File: ./instructmem.sv Line: 39
# ** Error: Assertion error.
#    Time: 1850 us  Scope: cpu_tb.i_mem File: ./instructmem.sv Line: 39
# ** Error: Assertion error.
#    Time: 1950 us  Scope: cpu_tb.i_mem File: ./instructmem.sv Line: 39
# ** Error: Assertion error.
#    Time: 2050 us  Scope: cpu_tb.i_mem File: ./instructmem.sv Line: 39
# ** Error: Assertion error.
#    Time: 2050 us  Scope: cpu_tb File: ./cpu_tb.sv Line: 76
# ** Error: Assertion error.
#    Time: 2150 us  Scope: cpu_tb.i_mem File: ./instructmem.sv Line: 39
# Running benchmark: test04_LdurStur
# ** Error: Assertion error.
#    Time: 2350 us  Scope: cpu_tb.i_mem File: ./instructmem.sv Line: 39
# ** Error: Assertion error.
#    Time: 2450 us  Scope: cpu_tb.i_mem File: ./instructmem.sv Line: 39
# ** Error: Assertion error.
#    Time: 2550 us  Scope: cpu_tb.i_mem File: ./instructmem.sv Line: 39
# ** Error: Assertion error.
#    Time: 2650 us  Scope: cpu_tb.i_mem File: ./instructmem.sv Line: 39
# ** Error: Assertion error.
#    Time: 2750 us  Scope: cpu_tb.i_mem File: ./instructmem.sv Line: 39
# ** Error: Assertion error.
#    Time: 2750 us  Scope: cpu_tb File: ./cpu_tb.sv Line: 89
# ** Error: Assertion error.
#    Time: 2850 us  Scope: cpu_tb.i_mem File: ./instructmem.sv Line: 39
# ** Note: $stop    : ./cpu_tb.sv(180)
#    Time: 2850 us  Iteration: 1  Instance: /cpu_tb
# Break in Module cpu_tb at ./cpu_tb.sv line 180
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:36:57 on Aug 04,2024
# vlog -reportprogress 300 ./adder.sv 
# -- Compiling module adder
# 
# Top level modules:
# 	adder
# End time: 20:36:57 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:36:57 on Aug 04,2024
# vlog -reportprogress 300 ./alu.sv 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 20:36:57 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:36:57 on Aug 04,2024
# vlog -reportprogress 300 ./and_unit.sv 
# -- Compiling module and_unit
# 
# Top level modules:
# 	and_unit
# End time: 20:36:57 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:36:58 on Aug 04,2024
# vlog -reportprogress 300 ./comparator.sv 
# -- Compiling module comparator
# 
# Top level modules:
# 	comparator
# End time: 20:36:58 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:36:58 on Aug 04,2024
# vlog -reportprogress 300 ./control_unit.sv 
# -- Compiling module control_unit
# 
# Top level modules:
# 	control_unit
# End time: 20:36:58 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:36:58 on Aug 04,2024
# vlog -reportprogress 300 ./cpu.sv 
# -- Compiling module cpu
# 
# Top level modules:
# 	cpu
# End time: 20:36:58 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:36:58 on Aug 04,2024
# vlog -reportprogress 300 ./cpu_tb.sv 
# -- Compiling module cpu_tb
# 
# Top level modules:
# 	cpu_tb
# End time: 20:36:58 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:36:58 on Aug 04,2024
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 20:36:58 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:36:58 on Aug 04,2024
# vlog -reportprogress 300 ./dff.sv 
# -- Compiling module DFF_multi
# -- Compiling module DFF_32
# -- Compiling module DFF_16
# -- Compiling module DFF_4
# -- Compiling module D_FF_en
# -- Compiling module D_FF
# 
# Top level modules:
# 	DFF_multi
# 	DFF_32
# End time: 20:36:58 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:36:58 on Aug 04,2024
# vlog -reportprogress 300 ./forwarding_unit.sv 
# -- Compiling module forwarding_unit
# 
# Top level modules:
# 	forwarding_unit
# End time: 20:36:58 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:36:58 on Aug 04,2024
# vlog -reportprogress 300 ./hazard_detection_unit.sv 
# -- Compiling module hazard_detection_unit
# -- Compiling module branch_predictor
# 
# Top level modules:
# 	hazard_detection_unit
# End time: 20:36:58 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:36:58 on Aug 04,2024
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 20:36:58 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:36:58 on Aug 04,2024
# vlog -reportprogress 300 ./mux_multi_bits.sv 
# -- Compiling module mux64x4_1
# -- Compiling module mux64x2_1
# -- Compiling module mux32x2_1
# -- Compiling module mux5x2_1
# -- Compiling module mux64x32_1
# -- Compiling module mux64x8_1
# -- Compiling module mux4x8_1
# -- Compiling module mux4x2_1
# -- Compiling module mux2x8_1
# -- Compiling module mux2x4_1
# 
# Top level modules:
# 	mux64x4_1
# 	mux64x2_1
# 	mux32x2_1
# 	mux5x2_1
# 	mux64x32_1
# 	mux64x8_1
# 	mux4x8_1
# 	mux4x2_1
# 	mux2x8_1
# 	mux2x4_1
# End time: 20:36:58 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:36:58 on Aug 04,2024
# vlog -reportprogress 300 ./mux_single_bit.sv 
# -- Compiling module mux32_1
# -- Compiling module mux16_1
# -- Compiling module mux8_1
# -- Compiling module mux4_1
# -- Compiling module mux2_1
# 
# Top level modules:
# 	mux32_1
# 	mux8_1
# End time: 20:36:58 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:36:58 on Aug 04,2024
# vlog -reportprogress 300 ./or64_1.sv 
# -- Compiling module zero_check
# -- Compiling module or64_1
# -- Compiling module or32_1
# -- Compiling module or16_1
# -- Compiling module or4_1
# 
# Top level modules:
# 	zero_check
# 	or32_1
# End time: 20:36:59 on Aug 04,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:36:59 on Aug 04,2024
# vlog -reportprogress 300 ./or_unit.sv 
# -- Compiling module or_unit
# 
# Top level modules:
# 	or_unit
# End time: 20:36:59 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:36:59 on Aug 04,2024
# vlog -reportprogress 300 ./pipeline_registers.sv 
# -- Compiling module IF_ID_Register
# -- Compiling module ID_EX_Register
# -- Compiling module EX_MEM_Register
# -- Compiling module MEM_WB_Register
# 
# Top level modules:
# 	IF_ID_Register
# 	ID_EX_Register
# 	EX_MEM_Register
# 	MEM_WB_Register
# End time: 20:36:59 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:36:59 on Aug 04,2024
# vlog -reportprogress 300 ./regfile.sv 
# -- Compiling module regfile
# -- Compiling module register
# 
# Top level modules:
# 	regfile
# End time: 20:36:59 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:36:59 on Aug 04,2024
# vlog -reportprogress 300 ./reg_decoder.sv 
# -- Compiling module reg_decoder
# -- Compiling module demux_1_32
# -- Compiling module demux_1_16
# -- Compiling module demux_1_4
# -- Compiling module demux_1_2
# 
# Top level modules:
# 	reg_decoder
# End time: 20:36:59 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:36:59 on Aug 04,2024
# vlog -reportprogress 300 ./ripple_carry_adder_64.sv 
# -- Compiling module ripple_carry_adder_64
# -- Compiling module full_adder
# 
# Top level modules:
# 	ripple_carry_adder_64
# End time: 20:36:59 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:36:59 on Aug 04,2024
# vlog -reportprogress 300 ./sign_extender.sv 
# -- Compiling module sign_extender
# 
# Top level modules:
# 	sign_extender
# End time: 20:36:59 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:36:59 on Aug 04,2024
# vlog -reportprogress 300 ./xor_unit.sv 
# -- Compiling module xor_unit
# 
# Top level modules:
# 	xor_unit
# End time: 20:36:59 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:36:59 on Aug 04,2024
# vlog -reportprogress 300 ./zero_extender.sv 
# -- Compiling module zero_extender
# 
# Top level modules:
# 	zero_extender
# End time: 20:36:59 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 20:37:00 on Aug 04,2024, Elapsed time: 0:02:02
# Errors: 28, Warnings: 3
# vsim -voptargs=""+acc"" -t 1ps -lib work cpu_tb 
# Start time: 20:37:00 on Aug 04,2024
# Loading sv_std.std
# Loading work.cpu_tb
# Loading work.cpu
# Loading work.DFF_multi
# Loading work.adder
# Loading work.ripple_carry_adder_64
# Loading work.or64_1
# Loading work.or16_1
# Loading work.or4_1
# Loading work.mux64x2_1
# Loading work.IF_ID_Register
# Loading work.mux32x2_1
# Loading work.mux5x2_1
# Loading work.zero_extender
# Loading work.sign_extender
# Loading work.regfile
# Loading work.reg_decoder
# Loading work.demux_1_32
# Loading work.demux_1_2
# Loading work.demux_1_16
# Loading work.demux_1_4
# Loading work.mux64x32_1
# Loading work.zero_check
# Loading work.control_unit
# Loading work.hazard_detection_unit
# Loading work.comparator
# Loading work.branch_predictor
# Loading work.ID_EX_Register
# Loading work.mux64x4_1
# Loading work.alu
# Loading work.and_unit
# Loading work.or_unit
# Loading work.xor_unit
# Loading work.mux64x8_1
# Loading work.mux4x8_1
# Loading work.forwarding_unit
# Loading work.EX_MEM_Register
# Loading work.MEM_WB_Register
# Loading work.instructmem
# Loading work.datamem
# Loading work.D_FF_en
# Loading work.D_FF
# Loading work.full_adder
# Loading work.mux2_1
# Loading work.mux32_1
# Loading work.mux16_1
# Loading work.mux4_1
# Loading work.register
# Loading work.DFF_16
# Loading work.DFF_4
# Loading work.mux8_1
# ** Warning: Design size of 13786 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Tim  Hostname: DESKTOP-BNJMS9L  ProcessID: 16096
#           Attempting to use alternate WLF file "./wlft4gzs9i".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft4gzs9i
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: test01_AddiB
# ** Error: Assertion error.
#    Time: 250 us  Scope: cpu_tb.i_mem File: ./instructmem.sv Line: 39
# ** Error: Assertion error.
#    Time: 350 us  Scope: cpu_tb.i_mem File: ./instructmem.sv Line: 39
# ** Error: Assertion error.
#    Time: 450 us  Scope: cpu_tb.i_mem File: ./instructmem.sv Line: 39
# ** Error: Assertion error.
#    Time: 550 us  Scope: cpu_tb.i_mem File: ./instructmem.sv Line: 39
# ** Error: Assertion error.
#    Time: 650 us  Scope: cpu_tb.i_mem File: ./instructmem.sv Line: 39
# ** Error: Assertion error.
#    Time: 650 us  Scope: cpu_tb File: ./cpu_tb.sv Line: 49
# ** Error: Assertion error.
#    Time: 750 us  Scope: cpu_tb.i_mem File: ./instructmem.sv Line: 39
# Running benchmark: test02_AddsSubs
# ** Error: Assertion error.
#    Time: 950 us  Scope: cpu_tb.i_mem File: ./instructmem.sv Line: 39
# ** Error: Assertion error.
#    Time: 1050 us  Scope: cpu_tb.i_mem File: ./instructmem.sv Line: 39
# ** Error: Assertion error.
#    Time: 1150 us  Scope: cpu_tb.i_mem File: ./instructmem.sv Line: 39
# ** Error: Assertion error.
#    Time: 1250 us  Scope: cpu_tb.i_mem File: ./instructmem.sv Line: 39
# ** Error: Assertion error.
#    Time: 1350 us  Scope: cpu_tb.i_mem File: ./instructmem.sv Line: 39
# ** Error: Assertion error.
#    Time: 1350 us  Scope: cpu_tb File: ./cpu_tb.sv Line: 61
# ** Error: Assertion error.
#    Time: 1450 us  Scope: cpu_tb.i_mem File: ./instructmem.sv Line: 39
# Running benchmark: test03_CbzB
# ** Error: Assertion error.
#    Time: 1650 us  Scope: cpu_tb.i_mem File: ./instructmem.sv Line: 39
# ** Error: Assertion error.
#    Time: 1750 us  Scope: cpu_tb.i_mem File: ./instructmem.sv Line: 39
# ** Error: Assertion error.
#    Time: 1850 us  Scope: cpu_tb.i_mem File: ./instructmem.sv Line: 39
# ** Error: Assertion error.
#    Time: 1950 us  Scope: cpu_tb.i_mem File: ./instructmem.sv Line: 39
# ** Error: Assertion error.
#    Time: 2050 us  Scope: cpu_tb.i_mem File: ./instructmem.sv Line: 39
# ** Error: Assertion error.
#    Time: 2050 us  Scope: cpu_tb File: ./cpu_tb.sv Line: 76
# ** Error: Assertion error.
#    Time: 2150 us  Scope: cpu_tb.i_mem File: ./instructmem.sv Line: 39
# Running benchmark: test04_LdurStur
# ** Error: Assertion error.
#    Time: 2350 us  Scope: cpu_tb.i_mem File: ./instructmem.sv Line: 39
# ** Error: Assertion error.
#    Time: 2450 us  Scope: cpu_tb.i_mem File: ./instructmem.sv Line: 39
# ** Error: Assertion error.
#    Time: 2550 us  Scope: cpu_tb.i_mem File: ./instructmem.sv Line: 39
# ** Error: Assertion error.
#    Time: 2650 us  Scope: cpu_tb.i_mem File: ./instructmem.sv Line: 39
# ** Error: Assertion error.
#    Time: 2750 us  Scope: cpu_tb.i_mem File: ./instructmem.sv Line: 39
# ** Error: Assertion error.
#    Time: 2750 us  Scope: cpu_tb File: ./cpu_tb.sv Line: 89
# ** Error: Assertion error.
#    Time: 2850 us  Scope: cpu_tb.i_mem File: ./instructmem.sv Line: 39
# ** Note: $stop    : ./cpu_tb.sv(180)
#    Time: 2850 us  Iteration: 1  Instance: /cpu_tb
# Break in Module cpu_tb at ./cpu_tb.sv line 180
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:37:45 on Aug 04,2024
# vlog -reportprogress 300 ./adder.sv 
# -- Compiling module adder
# 
# Top level modules:
# 	adder
# End time: 20:37:45 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:37:45 on Aug 04,2024
# vlog -reportprogress 300 ./alu.sv 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 20:37:45 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:37:45 on Aug 04,2024
# vlog -reportprogress 300 ./and_unit.sv 
# -- Compiling module and_unit
# 
# Top level modules:
# 	and_unit
# End time: 20:37:45 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:37:45 on Aug 04,2024
# vlog -reportprogress 300 ./comparator.sv 
# -- Compiling module comparator
# 
# Top level modules:
# 	comparator
# End time: 20:37:45 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:37:45 on Aug 04,2024
# vlog -reportprogress 300 ./control_unit.sv 
# -- Compiling module control_unit
# 
# Top level modules:
# 	control_unit
# End time: 20:37:45 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:37:45 on Aug 04,2024
# vlog -reportprogress 300 ./cpu.sv 
# -- Compiling module cpu
# 
# Top level modules:
# 	cpu
# End time: 20:37:45 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:37:45 on Aug 04,2024
# vlog -reportprogress 300 ./cpu_tb.sv 
# -- Compiling module cpu_tb
# 
# Top level modules:
# 	cpu_tb
# End time: 20:37:46 on Aug 04,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:37:46 on Aug 04,2024
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 20:37:46 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:37:46 on Aug 04,2024
# vlog -reportprogress 300 ./dff.sv 
# -- Compiling module DFF_multi
# -- Compiling module DFF_32
# -- Compiling module DFF_16
# -- Compiling module DFF_4
# -- Compiling module D_FF_en
# -- Compiling module D_FF
# 
# Top level modules:
# 	DFF_multi
# 	DFF_32
# End time: 20:37:46 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:37:46 on Aug 04,2024
# vlog -reportprogress 300 ./forwarding_unit.sv 
# -- Compiling module forwarding_unit
# 
# Top level modules:
# 	forwarding_unit
# End time: 20:37:46 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:37:46 on Aug 04,2024
# vlog -reportprogress 300 ./hazard_detection_unit.sv 
# -- Compiling module hazard_detection_unit
# -- Compiling module branch_predictor
# 
# Top level modules:
# 	hazard_detection_unit
# End time: 20:37:46 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:37:46 on Aug 04,2024
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 20:37:46 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:37:46 on Aug 04,2024
# vlog -reportprogress 300 ./mux_multi_bits.sv 
# -- Compiling module mux64x4_1
# -- Compiling module mux64x2_1
# -- Compiling module mux32x2_1
# -- Compiling module mux5x2_1
# -- Compiling module mux64x32_1
# -- Compiling module mux64x8_1
# -- Compiling module mux4x8_1
# -- Compiling module mux4x2_1
# -- Compiling module mux2x8_1
# -- Compiling module mux2x4_1
# 
# Top level modules:
# 	mux64x4_1
# 	mux64x2_1
# 	mux32x2_1
# 	mux5x2_1
# 	mux64x32_1
# 	mux64x8_1
# 	mux4x8_1
# 	mux4x2_1
# 	mux2x8_1
# 	mux2x4_1
# End time: 20:37:46 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:37:46 on Aug 04,2024
# vlog -reportprogress 300 ./mux_single_bit.sv 
# -- Compiling module mux32_1
# -- Compiling module mux16_1
# -- Compiling module mux8_1
# -- Compiling module mux4_1
# -- Compiling module mux2_1
# 
# Top level modules:
# 	mux32_1
# 	mux8_1
# End time: 20:37:46 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:37:46 on Aug 04,2024
# vlog -reportprogress 300 ./or64_1.sv 
# -- Compiling module zero_check
# -- Compiling module or64_1
# -- Compiling module or32_1
# -- Compiling module or16_1
# -- Compiling module or4_1
# 
# Top level modules:
# 	zero_check
# 	or32_1
# End time: 20:37:46 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:37:46 on Aug 04,2024
# vlog -reportprogress 300 ./or_unit.sv 
# -- Compiling module or_unit
# 
# Top level modules:
# 	or_unit
# End time: 20:37:46 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:37:46 on Aug 04,2024
# vlog -reportprogress 300 ./pipeline_registers.sv 
# -- Compiling module IF_ID_Register
# -- Compiling module ID_EX_Register
# -- Compiling module EX_MEM_Register
# -- Compiling module MEM_WB_Register
# 
# Top level modules:
# 	IF_ID_Register
# 	ID_EX_Register
# 	EX_MEM_Register
# 	MEM_WB_Register
# End time: 20:37:46 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:37:46 on Aug 04,2024
# vlog -reportprogress 300 ./regfile.sv 
# -- Compiling module regfile
# -- Compiling module register
# 
# Top level modules:
# 	regfile
# End time: 20:37:47 on Aug 04,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:37:47 on Aug 04,2024
# vlog -reportprogress 300 ./reg_decoder.sv 
# -- Compiling module reg_decoder
# -- Compiling module demux_1_32
# -- Compiling module demux_1_16
# -- Compiling module demux_1_4
# -- Compiling module demux_1_2
# 
# Top level modules:
# 	reg_decoder
# End time: 20:37:47 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:37:47 on Aug 04,2024
# vlog -reportprogress 300 ./ripple_carry_adder_64.sv 
# -- Compiling module ripple_carry_adder_64
# -- Compiling module full_adder
# 
# Top level modules:
# 	ripple_carry_adder_64
# End time: 20:37:47 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:37:47 on Aug 04,2024
# vlog -reportprogress 300 ./sign_extender.sv 
# -- Compiling module sign_extender
# 
# Top level modules:
# 	sign_extender
# End time: 20:37:47 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:37:47 on Aug 04,2024
# vlog -reportprogress 300 ./xor_unit.sv 
# -- Compiling module xor_unit
# 
# Top level modules:
# 	xor_unit
# End time: 20:37:47 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:37:47 on Aug 04,2024
# vlog -reportprogress 300 ./zero_extender.sv 
# -- Compiling module zero_extender
# 
# Top level modules:
# 	zero_extender
# End time: 20:37:47 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 20:37:48 on Aug 04,2024, Elapsed time: 0:00:48
# Errors: 28, Warnings: 3
# vsim -voptargs=""+acc"" -t 1ps -lib work cpu_tb 
# Start time: 20:37:48 on Aug 04,2024
# Loading sv_std.std
# Loading work.cpu_tb
# Loading work.cpu
# Loading work.DFF_multi
# Loading work.adder
# Loading work.ripple_carry_adder_64
# Loading work.or64_1
# Loading work.or16_1
# Loading work.or4_1
# Loading work.mux64x2_1
# Loading work.IF_ID_Register
# Loading work.mux32x2_1
# Loading work.mux5x2_1
# Loading work.zero_extender
# Loading work.sign_extender
# Loading work.regfile
# Loading work.reg_decoder
# Loading work.demux_1_32
# Loading work.demux_1_2
# Loading work.demux_1_16
# Loading work.demux_1_4
# Loading work.mux64x32_1
# Loading work.zero_check
# Loading work.control_unit
# Loading work.hazard_detection_unit
# Loading work.comparator
# Loading work.branch_predictor
# Loading work.ID_EX_Register
# Loading work.mux64x4_1
# Loading work.alu
# Loading work.and_unit
# Loading work.or_unit
# Loading work.xor_unit
# Loading work.mux64x8_1
# Loading work.mux4x8_1
# Loading work.forwarding_unit
# Loading work.EX_MEM_Register
# Loading work.MEM_WB_Register
# Loading work.instructmem
# Loading work.datamem
# Loading work.D_FF_en
# Loading work.D_FF
# Loading work.full_adder
# Loading work.mux2_1
# Loading work.mux32_1
# Loading work.mux16_1
# Loading work.mux4_1
# Loading work.register
# Loading work.DFF_16
# Loading work.DFF_4
# Loading work.mux8_1
# ** Warning: Design size of 13786 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Tim  Hostname: DESKTOP-BNJMS9L  ProcessID: 16096
#           Attempting to use alternate WLF file "./wlftrbsgic".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftrbsgic
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: test01_AddiB
# ** Error: Assertion error.
#    Time: 250 us  Scope: cpu_tb.i_mem File: ./instructmem.sv Line: 39
# ** Error: Assertion error.
#    Time: 350 us  Scope: cpu_tb.i_mem File: ./instructmem.sv Line: 39
# ** Error: Assertion error.
#    Time: 450 us  Scope: cpu_tb.i_mem File: ./instructmem.sv Line: 39
# ** Error: Assertion error.
#    Time: 550 us  Scope: cpu_tb.i_mem File: ./instructmem.sv Line: 39
# ** Error: Assertion error.
#    Time: 650 us  Scope: cpu_tb.i_mem File: ./instructmem.sv Line: 39
# ** Error: Assertion error.
#    Time: 650 us  Scope: cpu_tb File: ./cpu_tb.sv Line: 49
# ** Error: Assertion error.
#    Time: 750 us  Scope: cpu_tb.i_mem File: ./instructmem.sv Line: 39
# Running benchmark: test02_AddsSubs
# ** Error: Assertion error.
#    Time: 950 us  Scope: cpu_tb.i_mem File: ./instructmem.sv Line: 39
# ** Error: Assertion error.
#    Time: 1050 us  Scope: cpu_tb.i_mem File: ./instructmem.sv Line: 39
# ** Error: Assertion error.
#    Time: 1150 us  Scope: cpu_tb.i_mem File: ./instructmem.sv Line: 39
# ** Error: Assertion error.
#    Time: 1250 us  Scope: cpu_tb.i_mem File: ./instructmem.sv Line: 39
# ** Error: Assertion error.
#    Time: 1350 us  Scope: cpu_tb.i_mem File: ./instructmem.sv Line: 39
# ** Error: Assertion error.
#    Time: 1350 us  Scope: cpu_tb File: ./cpu_tb.sv Line: 61
# ** Error: Assertion error.
#    Time: 1450 us  Scope: cpu_tb.i_mem File: ./instructmem.sv Line: 39
# Running benchmark: test03_CbzB
# ** Error: Assertion error.
#    Time: 1650 us  Scope: cpu_tb.i_mem File: ./instructmem.sv Line: 39
# ** Error: Assertion error.
#    Time: 1750 us  Scope: cpu_tb.i_mem File: ./instructmem.sv Line: 39
# ** Error: Assertion error.
#    Time: 1850 us  Scope: cpu_tb.i_mem File: ./instructmem.sv Line: 39
# ** Error: Assertion error.
#    Time: 1950 us  Scope: cpu_tb.i_mem File: ./instructmem.sv Line: 39
# ** Error: Assertion error.
#    Time: 2050 us  Scope: cpu_tb.i_mem File: ./instructmem.sv Line: 39
# ** Error: Assertion error.
#    Time: 2050 us  Scope: cpu_tb File: ./cpu_tb.sv Line: 76
# ** Error: Assertion error.
#    Time: 2150 us  Scope: cpu_tb.i_mem File: ./instructmem.sv Line: 39
# Running benchmark: test04_LdurStur
# ** Error: Assertion error.
#    Time: 2350 us  Scope: cpu_tb.i_mem File: ./instructmem.sv Line: 39
# ** Error: Assertion error.
#    Time: 2450 us  Scope: cpu_tb.i_mem File: ./instructmem.sv Line: 39
# ** Error: Assertion error.
#    Time: 2550 us  Scope: cpu_tb.i_mem File: ./instructmem.sv Line: 39
# ** Error: Assertion error.
#    Time: 2650 us  Scope: cpu_tb.i_mem File: ./instructmem.sv Line: 39
# ** Error: Assertion error.
#    Time: 2750 us  Scope: cpu_tb.i_mem File: ./instructmem.sv Line: 39
# ** Error: Assertion error.
#    Time: 2750 us  Scope: cpu_tb File: ./cpu_tb.sv Line: 89
# ** Error: Assertion error.
#    Time: 2850 us  Scope: cpu_tb.i_mem File: ./instructmem.sv Line: 39
# ** Note: $stop    : ./cpu_tb.sv(180)
#    Time: 2850 us  Iteration: 1  Instance: /cpu_tb
# Break in Module cpu_tb at ./cpu_tb.sv line 180
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:45:07 on Aug 04,2024
# vlog -reportprogress 300 ./adder.sv 
# -- Compiling module adder
# 
# Top level modules:
# 	adder
# End time: 20:45:07 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:45:07 on Aug 04,2024
# vlog -reportprogress 300 ./alu.sv 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 20:45:07 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:45:07 on Aug 04,2024
# vlog -reportprogress 300 ./and_unit.sv 
# -- Compiling module and_unit
# 
# Top level modules:
# 	and_unit
# End time: 20:45:07 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:45:08 on Aug 04,2024
# vlog -reportprogress 300 ./comparator.sv 
# -- Compiling module comparator
# 
# Top level modules:
# 	comparator
# End time: 20:45:08 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:45:08 on Aug 04,2024
# vlog -reportprogress 300 ./control_unit.sv 
# -- Compiling module control_unit
# 
# Top level modules:
# 	control_unit
# End time: 20:45:08 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:45:08 on Aug 04,2024
# vlog -reportprogress 300 ./cpu.sv 
# -- Compiling module cpu
# 
# Top level modules:
# 	cpu
# End time: 20:45:08 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:45:08 on Aug 04,2024
# vlog -reportprogress 300 ./cpu_tb.sv 
# -- Compiling module cpu_tb
# 
# Top level modules:
# 	cpu_tb
# End time: 20:45:08 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:45:08 on Aug 04,2024
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 20:45:08 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:45:08 on Aug 04,2024
# vlog -reportprogress 300 ./dff.sv 
# -- Compiling module DFF_multi
# -- Compiling module DFF_32
# -- Compiling module DFF_16
# -- Compiling module DFF_4
# -- Compiling module D_FF_en
# -- Compiling module D_FF
# 
# Top level modules:
# 	DFF_multi
# 	DFF_32
# End time: 20:45:08 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:45:08 on Aug 04,2024
# vlog -reportprogress 300 ./forwarding_unit.sv 
# -- Compiling module forwarding_unit
# 
# Top level modules:
# 	forwarding_unit
# End time: 20:45:08 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:45:08 on Aug 04,2024
# vlog -reportprogress 300 ./hazard_detection_unit.sv 
# -- Compiling module hazard_detection_unit
# -- Compiling module branch_predictor
# 
# Top level modules:
# 	hazard_detection_unit
# End time: 20:45:08 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:45:08 on Aug 04,2024
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 20:45:08 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:45:08 on Aug 04,2024
# vlog -reportprogress 300 ./mux_multi_bits.sv 
# -- Compiling module mux64x4_1
# -- Compiling module mux64x2_1
# -- Compiling module mux32x2_1
# -- Compiling module mux5x2_1
# -- Compiling module mux64x32_1
# -- Compiling module mux64x8_1
# -- Compiling module mux4x8_1
# -- Compiling module mux4x2_1
# -- Compiling module mux2x8_1
# -- Compiling module mux2x4_1
# 
# Top level modules:
# 	mux64x4_1
# 	mux64x2_1
# 	mux32x2_1
# 	mux5x2_1
# 	mux64x32_1
# 	mux64x8_1
# 	mux4x8_1
# 	mux4x2_1
# 	mux2x8_1
# 	mux2x4_1
# End time: 20:45:08 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:45:08 on Aug 04,2024
# vlog -reportprogress 300 ./mux_single_bit.sv 
# -- Compiling module mux32_1
# -- Compiling module mux16_1
# -- Compiling module mux8_1
# -- Compiling module mux4_1
# -- Compiling module mux2_1
# 
# Top level modules:
# 	mux32_1
# 	mux8_1
# End time: 20:45:09 on Aug 04,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:45:09 on Aug 04,2024
# vlog -reportprogress 300 ./or64_1.sv 
# -- Compiling module zero_check
# -- Compiling module or64_1
# -- Compiling module or32_1
# -- Compiling module or16_1
# -- Compiling module or4_1
# 
# Top level modules:
# 	zero_check
# 	or32_1
# End time: 20:45:09 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:45:09 on Aug 04,2024
# vlog -reportprogress 300 ./or_unit.sv 
# -- Compiling module or_unit
# 
# Top level modules:
# 	or_unit
# End time: 20:45:09 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:45:09 on Aug 04,2024
# vlog -reportprogress 300 ./pipeline_registers.sv 
# -- Compiling module IF_ID_Register
# -- Compiling module ID_EX_Register
# -- Compiling module EX_MEM_Register
# -- Compiling module MEM_WB_Register
# 
# Top level modules:
# 	IF_ID_Register
# 	ID_EX_Register
# 	EX_MEM_Register
# 	MEM_WB_Register
# End time: 20:45:09 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:45:09 on Aug 04,2024
# vlog -reportprogress 300 ./regfile.sv 
# -- Compiling module regfile
# -- Compiling module register
# 
# Top level modules:
# 	regfile
# End time: 20:45:09 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:45:09 on Aug 04,2024
# vlog -reportprogress 300 ./reg_decoder.sv 
# -- Compiling module reg_decoder
# -- Compiling module demux_1_32
# -- Compiling module demux_1_16
# -- Compiling module demux_1_4
# -- Compiling module demux_1_2
# 
# Top level modules:
# 	reg_decoder
# End time: 20:45:09 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:45:09 on Aug 04,2024
# vlog -reportprogress 300 ./ripple_carry_adder_64.sv 
# -- Compiling module ripple_carry_adder_64
# -- Compiling module full_adder
# 
# Top level modules:
# 	ripple_carry_adder_64
# End time: 20:45:09 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:45:09 on Aug 04,2024
# vlog -reportprogress 300 ./sign_extender.sv 
# -- Compiling module sign_extender
# 
# Top level modules:
# 	sign_extender
# End time: 20:45:09 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:45:09 on Aug 04,2024
# vlog -reportprogress 300 ./xor_unit.sv 
# -- Compiling module xor_unit
# 
# Top level modules:
# 	xor_unit
# End time: 20:45:09 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:45:09 on Aug 04,2024
# vlog -reportprogress 300 ./zero_extender.sv 
# -- Compiling module zero_extender
# 
# Top level modules:
# 	zero_extender
# End time: 20:45:09 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 20:45:10 on Aug 04,2024, Elapsed time: 0:07:22
# Errors: 28, Warnings: 3
# vsim -voptargs=""+acc"" -t 1ps -lib work cpu_tb 
# Start time: 20:45:10 on Aug 04,2024
# Loading sv_std.std
# Loading work.cpu_tb
# Loading work.cpu
# Loading work.DFF_multi
# Loading work.adder
# Loading work.ripple_carry_adder_64
# Loading work.or64_1
# Loading work.or16_1
# Loading work.or4_1
# Loading work.mux64x2_1
# Loading work.IF_ID_Register
# Loading work.mux32x2_1
# Loading work.mux5x2_1
# Loading work.zero_extender
# Loading work.sign_extender
# Loading work.regfile
# Loading work.reg_decoder
# Loading work.demux_1_32
# Loading work.demux_1_2
# Loading work.demux_1_16
# Loading work.demux_1_4
# Loading work.mux64x32_1
# Loading work.zero_check
# Loading work.control_unit
# Loading work.hazard_detection_unit
# Loading work.comparator
# Loading work.branch_predictor
# Loading work.ID_EX_Register
# Loading work.mux64x4_1
# Loading work.alu
# Loading work.and_unit
# Loading work.or_unit
# Loading work.xor_unit
# Loading work.mux64x8_1
# Loading work.mux4x8_1
# Loading work.forwarding_unit
# Loading work.EX_MEM_Register
# Loading work.MEM_WB_Register
# Loading work.instructmem
# Loading work.datamem
# Loading work.D_FF_en
# Loading work.D_FF
# Loading work.full_adder
# Loading work.mux2_1
# Loading work.mux32_1
# Loading work.mux16_1
# Loading work.mux4_1
# Loading work.register
# Loading work.DFF_16
# Loading work.DFF_4
# Loading work.mux8_1
# ** Warning: Design size of 13786 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Tim  Hostname: DESKTOP-BNJMS9L  ProcessID: 16096
#           Attempting to use alternate WLF file "./wlftfs87w0".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftfs87w0
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: test01_AddiB
# Running benchmark: test02_AddsSubs
# Running benchmark: test03_CbzB
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:48:53 on Aug 04,2024
# vlog -reportprogress 300 ./adder.sv 
# -- Compiling module adder
# 
# Top level modules:
# 	adder
# End time: 20:48:53 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:48:53 on Aug 04,2024
# vlog -reportprogress 300 ./alu.sv 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 20:48:53 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:48:53 on Aug 04,2024
# vlog -reportprogress 300 ./and_unit.sv 
# -- Compiling module and_unit
# 
# Top level modules:
# 	and_unit
# End time: 20:48:53 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:48:53 on Aug 04,2024
# vlog -reportprogress 300 ./comparator.sv 
# -- Compiling module comparator
# 
# Top level modules:
# 	comparator
# End time: 20:48:53 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:48:53 on Aug 04,2024
# vlog -reportprogress 300 ./control_unit.sv 
# -- Compiling module control_unit
# 
# Top level modules:
# 	control_unit
# End time: 20:48:54 on Aug 04,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:48:54 on Aug 04,2024
# vlog -reportprogress 300 ./cpu.sv 
# -- Compiling module cpu
# 
# Top level modules:
# 	cpu
# End time: 20:48:54 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:48:54 on Aug 04,2024
# vlog -reportprogress 300 ./cpu_tb.sv 
# -- Compiling module cpu_tb
# 
# Top level modules:
# 	cpu_tb
# End time: 20:48:54 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:48:54 on Aug 04,2024
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 20:48:54 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:48:54 on Aug 04,2024
# vlog -reportprogress 300 ./dff.sv 
# -- Compiling module DFF_multi
# -- Compiling module DFF_32
# -- Compiling module DFF_16
# -- Compiling module DFF_4
# -- Compiling module D_FF_en
# -- Compiling module D_FF
# 
# Top level modules:
# 	DFF_multi
# 	DFF_32
# End time: 20:48:54 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:48:54 on Aug 04,2024
# vlog -reportprogress 300 ./forwarding_unit.sv 
# -- Compiling module forwarding_unit
# 
# Top level modules:
# 	forwarding_unit
# End time: 20:48:54 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:48:54 on Aug 04,2024
# vlog -reportprogress 300 ./hazard_detection_unit.sv 
# -- Compiling module hazard_detection_unit
# -- Compiling module branch_predictor
# 
# Top level modules:
# 	hazard_detection_unit
# End time: 20:48:54 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:48:54 on Aug 04,2024
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 20:48:54 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:48:54 on Aug 04,2024
# vlog -reportprogress 300 ./mux_multi_bits.sv 
# -- Compiling module mux64x4_1
# -- Compiling module mux64x2_1
# -- Compiling module mux32x2_1
# -- Compiling module mux5x2_1
# -- Compiling module mux64x32_1
# -- Compiling module mux64x8_1
# -- Compiling module mux4x8_1
# -- Compiling module mux4x2_1
# -- Compiling module mux2x8_1
# -- Compiling module mux2x4_1
# 
# Top level modules:
# 	mux64x4_1
# 	mux64x2_1
# 	mux32x2_1
# 	mux5x2_1
# 	mux64x32_1
# 	mux64x8_1
# 	mux4x8_1
# 	mux4x2_1
# 	mux2x8_1
# 	mux2x4_1
# End time: 20:48:54 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:48:54 on Aug 04,2024
# vlog -reportprogress 300 ./mux_single_bit.sv 
# -- Compiling module mux32_1
# -- Compiling module mux16_1
# -- Compiling module mux8_1
# -- Compiling module mux4_1
# -- Compiling module mux2_1
# 
# Top level modules:
# 	mux32_1
# 	mux8_1
# End time: 20:48:54 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:48:54 on Aug 04,2024
# vlog -reportprogress 300 ./or64_1.sv 
# -- Compiling module zero_check
# -- Compiling module or64_1
# -- Compiling module or32_1
# -- Compiling module or16_1
# -- Compiling module or4_1
# 
# Top level modules:
# 	zero_check
# 	or32_1
# End time: 20:48:54 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:48:54 on Aug 04,2024
# vlog -reportprogress 300 ./or_unit.sv 
# -- Compiling module or_unit
# 
# Top level modules:
# 	or_unit
# End time: 20:48:55 on Aug 04,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:48:55 on Aug 04,2024
# vlog -reportprogress 300 ./pipeline_registers.sv 
# -- Compiling module IF_ID_Register
# -- Compiling module ID_EX_Register
# -- Compiling module EX_MEM_Register
# -- Compiling module MEM_WB_Register
# 
# Top level modules:
# 	IF_ID_Register
# 	ID_EX_Register
# 	EX_MEM_Register
# 	MEM_WB_Register
# End time: 20:48:55 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:48:55 on Aug 04,2024
# vlog -reportprogress 300 ./regfile.sv 
# -- Compiling module regfile
# -- Compiling module register
# 
# Top level modules:
# 	regfile
# End time: 20:48:55 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:48:55 on Aug 04,2024
# vlog -reportprogress 300 ./reg_decoder.sv 
# -- Compiling module reg_decoder
# -- Compiling module demux_1_32
# -- Compiling module demux_1_16
# -- Compiling module demux_1_4
# -- Compiling module demux_1_2
# 
# Top level modules:
# 	reg_decoder
# End time: 20:48:55 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:48:55 on Aug 04,2024
# vlog -reportprogress 300 ./ripple_carry_adder_64.sv 
# -- Compiling module ripple_carry_adder_64
# -- Compiling module full_adder
# 
# Top level modules:
# 	ripple_carry_adder_64
# End time: 20:48:55 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:48:55 on Aug 04,2024
# vlog -reportprogress 300 ./sign_extender.sv 
# -- Compiling module sign_extender
# 
# Top level modules:
# 	sign_extender
# End time: 20:48:55 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:48:55 on Aug 04,2024
# vlog -reportprogress 300 ./xor_unit.sv 
# -- Compiling module xor_unit
# 
# Top level modules:
# 	xor_unit
# End time: 20:48:55 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:48:55 on Aug 04,2024
# vlog -reportprogress 300 ./zero_extender.sv 
# -- Compiling module zero_extender
# 
# Top level modules:
# 	zero_extender
# End time: 20:48:55 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 20:48:56 on Aug 04,2024, Elapsed time: 0:03:46
# Errors: 0, Warnings: 3
# vsim -voptargs=""+acc"" -t 1ps -lib work cpu_tb 
# Start time: 20:48:56 on Aug 04,2024
# Loading sv_std.std
# Loading work.cpu_tb
# Loading work.cpu
# Loading work.DFF_multi
# Loading work.adder
# Loading work.ripple_carry_adder_64
# Loading work.or64_1
# Loading work.or16_1
# Loading work.or4_1
# Loading work.mux64x2_1
# Loading work.IF_ID_Register
# Loading work.mux32x2_1
# Loading work.mux5x2_1
# Loading work.zero_extender
# Loading work.sign_extender
# Loading work.regfile
# Loading work.reg_decoder
# Loading work.demux_1_32
# Loading work.demux_1_2
# Loading work.demux_1_16
# Loading work.demux_1_4
# Loading work.mux64x32_1
# Loading work.zero_check
# Loading work.control_unit
# Loading work.hazard_detection_unit
# Loading work.comparator
# Loading work.branch_predictor
# Loading work.ID_EX_Register
# Loading work.mux64x4_1
# Loading work.alu
# Loading work.and_unit
# Loading work.or_unit
# Loading work.xor_unit
# Loading work.mux64x8_1
# Loading work.mux4x8_1
# Loading work.forwarding_unit
# Loading work.EX_MEM_Register
# Loading work.MEM_WB_Register
# Loading work.instructmem
# Loading work.datamem
# Loading work.D_FF_en
# Loading work.D_FF
# Loading work.full_adder
# Loading work.mux2_1
# Loading work.mux32_1
# Loading work.mux16_1
# Loading work.mux4_1
# Loading work.register
# Loading work.DFF_16
# Loading work.DFF_4
# Loading work.mux8_1
# ** Warning: Design size of 13786 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Tim  Hostname: DESKTOP-BNJMS9L  ProcessID: 16096
#           Attempting to use alternate WLF file "./wlftx4hmcs".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftx4hmcs
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: test01_AddiB
# Running benchmark: test02_AddsSubs
# Running benchmark: test03_CbzB
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:02:44 on Aug 04,2024
# vlog -reportprogress 300 ./adder.sv 
# -- Compiling module adder
# 
# Top level modules:
# 	adder
# End time: 21:02:44 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:02:44 on Aug 04,2024
# vlog -reportprogress 300 ./alu.sv 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 21:02:45 on Aug 04,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:02:45 on Aug 04,2024
# vlog -reportprogress 300 ./and_unit.sv 
# -- Compiling module and_unit
# 
# Top level modules:
# 	and_unit
# End time: 21:02:45 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:02:45 on Aug 04,2024
# vlog -reportprogress 300 ./comparator.sv 
# -- Compiling module comparator
# 
# Top level modules:
# 	comparator
# End time: 21:02:45 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:02:45 on Aug 04,2024
# vlog -reportprogress 300 ./control_unit.sv 
# -- Compiling module control_unit
# 
# Top level modules:
# 	control_unit
# End time: 21:02:45 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:02:45 on Aug 04,2024
# vlog -reportprogress 300 ./cpu.sv 
# -- Compiling module cpu
# 
# Top level modules:
# 	cpu
# End time: 21:02:45 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:02:45 on Aug 04,2024
# vlog -reportprogress 300 ./cpu_tb.sv 
# -- Compiling module cpu_tb
# 
# Top level modules:
# 	cpu_tb
# End time: 21:02:45 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:02:45 on Aug 04,2024
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 21:02:46 on Aug 04,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:02:46 on Aug 04,2024
# vlog -reportprogress 300 ./dff.sv 
# -- Compiling module DFF_multi
# -- Compiling module DFF_32
# -- Compiling module DFF_16
# -- Compiling module DFF_4
# -- Compiling module D_FF_en
# -- Compiling module D_FF
# 
# Top level modules:
# 	DFF_multi
# 	DFF_32
# End time: 21:02:46 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:02:46 on Aug 04,2024
# vlog -reportprogress 300 ./forwarding_unit.sv 
# -- Compiling module forwarding_unit
# 
# Top level modules:
# 	forwarding_unit
# End time: 21:02:46 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:02:46 on Aug 04,2024
# vlog -reportprogress 300 ./hazard_detection_unit.sv 
# -- Compiling module hazard_detection_unit
# ** Error: (vlog-13069) ./hazard_detection_unit.sv(2): near ";": syntax error, unexpected ';', expecting ')'.
# End time: 21:02:46 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./runlab.do line 17
# C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog "./hazard_detection_unit.sv""
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:03:03 on Aug 04,2024
# vlog -reportprogress 300 ./adder.sv 
# -- Compiling module adder
# 
# Top level modules:
# 	adder
# End time: 21:03:03 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:03:04 on Aug 04,2024
# vlog -reportprogress 300 ./alu.sv 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 21:03:04 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:03:04 on Aug 04,2024
# vlog -reportprogress 300 ./and_unit.sv 
# -- Compiling module and_unit
# 
# Top level modules:
# 	and_unit
# End time: 21:03:04 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:03:04 on Aug 04,2024
# vlog -reportprogress 300 ./comparator.sv 
# -- Compiling module comparator
# 
# Top level modules:
# 	comparator
# End time: 21:03:04 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:03:04 on Aug 04,2024
# vlog -reportprogress 300 ./control_unit.sv 
# -- Compiling module control_unit
# 
# Top level modules:
# 	control_unit
# End time: 21:03:04 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:03:04 on Aug 04,2024
# vlog -reportprogress 300 ./cpu.sv 
# -- Compiling module cpu
# 
# Top level modules:
# 	cpu
# End time: 21:03:04 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:03:04 on Aug 04,2024
# vlog -reportprogress 300 ./cpu_tb.sv 
# -- Compiling module cpu_tb
# 
# Top level modules:
# 	cpu_tb
# End time: 21:03:04 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:03:04 on Aug 04,2024
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 21:03:04 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:03:04 on Aug 04,2024
# vlog -reportprogress 300 ./dff.sv 
# -- Compiling module DFF_multi
# -- Compiling module DFF_32
# -- Compiling module DFF_16
# -- Compiling module DFF_4
# -- Compiling module D_FF_en
# -- Compiling module D_FF
# 
# Top level modules:
# 	DFF_multi
# 	DFF_32
# End time: 21:03:04 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:03:04 on Aug 04,2024
# vlog -reportprogress 300 ./forwarding_unit.sv 
# -- Compiling module forwarding_unit
# 
# Top level modules:
# 	forwarding_unit
# End time: 21:03:04 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:03:04 on Aug 04,2024
# vlog -reportprogress 300 ./hazard_detection_unit.sv 
# -- Compiling module hazard_detection_unit
# -- Compiling module branch_predictor
# 
# Top level modules:
# 	hazard_detection_unit
# End time: 21:03:04 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:03:04 on Aug 04,2024
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 21:03:04 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:03:04 on Aug 04,2024
# vlog -reportprogress 300 ./mux_multi_bits.sv 
# -- Compiling module mux64x4_1
# -- Compiling module mux64x2_1
# -- Compiling module mux32x2_1
# -- Compiling module mux5x2_1
# -- Compiling module mux64x32_1
# -- Compiling module mux64x8_1
# -- Compiling module mux4x8_1
# -- Compiling module mux4x2_1
# -- Compiling module mux2x8_1
# -- Compiling module mux2x4_1
# 
# Top level modules:
# 	mux64x4_1
# 	mux64x2_1
# 	mux32x2_1
# 	mux5x2_1
# 	mux64x32_1
# 	mux64x8_1
# 	mux4x8_1
# 	mux4x2_1
# 	mux2x8_1
# 	mux2x4_1
# End time: 21:03:04 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:03:05 on Aug 04,2024
# vlog -reportprogress 300 ./mux_single_bit.sv 
# -- Compiling module mux32_1
# -- Compiling module mux16_1
# -- Compiling module mux8_1
# -- Compiling module mux4_1
# -- Compiling module mux2_1
# 
# Top level modules:
# 	mux32_1
# 	mux8_1
# End time: 21:03:05 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:03:05 on Aug 04,2024
# vlog -reportprogress 300 ./or64_1.sv 
# -- Compiling module zero_check
# -- Compiling module or64_1
# -- Compiling module or32_1
# -- Compiling module or16_1
# -- Compiling module or4_1
# 
# Top level modules:
# 	zero_check
# 	or32_1
# End time: 21:03:05 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:03:05 on Aug 04,2024
# vlog -reportprogress 300 ./or_unit.sv 
# -- Compiling module or_unit
# 
# Top level modules:
# 	or_unit
# End time: 21:03:05 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:03:05 on Aug 04,2024
# vlog -reportprogress 300 ./pipeline_registers.sv 
# -- Compiling module IF_ID_Register
# -- Compiling module ID_EX_Register
# -- Compiling module EX_MEM_Register
# -- Compiling module MEM_WB_Register
# 
# Top level modules:
# 	IF_ID_Register
# 	ID_EX_Register
# 	EX_MEM_Register
# 	MEM_WB_Register
# End time: 21:03:05 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:03:05 on Aug 04,2024
# vlog -reportprogress 300 ./regfile.sv 
# -- Compiling module regfile
# -- Compiling module register
# 
# Top level modules:
# 	regfile
# End time: 21:03:05 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:03:05 on Aug 04,2024
# vlog -reportprogress 300 ./reg_decoder.sv 
# -- Compiling module reg_decoder
# -- Compiling module demux_1_32
# -- Compiling module demux_1_16
# -- Compiling module demux_1_4
# -- Compiling module demux_1_2
# 
# Top level modules:
# 	reg_decoder
# End time: 21:03:05 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:03:05 on Aug 04,2024
# vlog -reportprogress 300 ./ripple_carry_adder_64.sv 
# -- Compiling module ripple_carry_adder_64
# -- Compiling module full_adder
# 
# Top level modules:
# 	ripple_carry_adder_64
# End time: 21:03:05 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:03:05 on Aug 04,2024
# vlog -reportprogress 300 ./sign_extender.sv 
# -- Compiling module sign_extender
# 
# Top level modules:
# 	sign_extender
# End time: 21:03:05 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:03:05 on Aug 04,2024
# vlog -reportprogress 300 ./xor_unit.sv 
# -- Compiling module xor_unit
# 
# Top level modules:
# 	xor_unit
# End time: 21:03:05 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:03:05 on Aug 04,2024
# vlog -reportprogress 300 ./zero_extender.sv 
# -- Compiling module zero_extender
# 
# Top level modules:
# 	zero_extender
# End time: 21:03:05 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 21:03:06 on Aug 04,2024, Elapsed time: 0:14:10
# Errors: 4, Warnings: 3
# vsim -voptargs=""+acc"" -t 1ps -lib work cpu_tb 
# Start time: 21:03:06 on Aug 04,2024
# Loading sv_std.std
# Loading work.cpu_tb
# Loading work.cpu
# Loading work.DFF_multi
# Loading work.adder
# Loading work.ripple_carry_adder_64
# Loading work.or64_1
# Loading work.or16_1
# Loading work.or4_1
# Loading work.mux64x2_1
# Loading work.IF_ID_Register
# Loading work.mux32x2_1
# Loading work.mux5x2_1
# Loading work.zero_extender
# Loading work.sign_extender
# Loading work.regfile
# Loading work.reg_decoder
# Loading work.demux_1_32
# Loading work.demux_1_2
# Loading work.demux_1_16
# Loading work.demux_1_4
# Loading work.mux64x32_1
# Loading work.zero_check
# Loading work.control_unit
# Loading work.hazard_detection_unit
# Loading work.comparator
# Loading work.branch_predictor
# Loading work.ID_EX_Register
# Loading work.mux64x4_1
# Loading work.alu
# Loading work.and_unit
# Loading work.or_unit
# Loading work.xor_unit
# Loading work.mux64x8_1
# Loading work.mux4x8_1
# Loading work.forwarding_unit
# Loading work.EX_MEM_Register
# Loading work.MEM_WB_Register
# Loading work.instructmem
# Loading work.datamem
# Loading work.D_FF_en
# Loading work.D_FF
# Loading work.full_adder
# Loading work.mux2_1
# Loading work.mux32_1
# Loading work.mux16_1
# Loading work.mux4_1
# Loading work.register
# Loading work.DFF_16
# Loading work.DFF_4
# Loading work.mux8_1
# ** Error: (vsim-3063) ./cpu.sv(265): Port 'IF_COND_BR_Address_Extended' not found in the connected module (13th connection).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_tb/dut/hdu File: ./hazard_detection_unit.sv
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./runlab.do PAUSED at line 35
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:03:52 on Aug 04,2024
# vlog -reportprogress 300 ./adder.sv 
# -- Compiling module adder
# 
# Top level modules:
# 	adder
# End time: 21:03:52 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:03:52 on Aug 04,2024
# vlog -reportprogress 300 ./alu.sv 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 21:03:52 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:03:52 on Aug 04,2024
# vlog -reportprogress 300 ./and_unit.sv 
# -- Compiling module and_unit
# 
# Top level modules:
# 	and_unit
# End time: 21:03:52 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:03:52 on Aug 04,2024
# vlog -reportprogress 300 ./comparator.sv 
# -- Compiling module comparator
# 
# Top level modules:
# 	comparator
# End time: 21:03:52 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:03:53 on Aug 04,2024
# vlog -reportprogress 300 ./control_unit.sv 
# -- Compiling module control_unit
# 
# Top level modules:
# 	control_unit
# End time: 21:03:53 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:03:53 on Aug 04,2024
# vlog -reportprogress 300 ./cpu.sv 
# -- Compiling module cpu
# 
# Top level modules:
# 	cpu
# End time: 21:03:53 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:03:53 on Aug 04,2024
# vlog -reportprogress 300 ./cpu_tb.sv 
# -- Compiling module cpu_tb
# 
# Top level modules:
# 	cpu_tb
# End time: 21:03:53 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:03:53 on Aug 04,2024
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 21:03:53 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:03:53 on Aug 04,2024
# vlog -reportprogress 300 ./dff.sv 
# -- Compiling module DFF_multi
# -- Compiling module DFF_32
# -- Compiling module DFF_16
# -- Compiling module DFF_4
# -- Compiling module D_FF_en
# -- Compiling module D_FF
# 
# Top level modules:
# 	DFF_multi
# 	DFF_32
# End time: 21:03:53 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:03:53 on Aug 04,2024
# vlog -reportprogress 300 ./forwarding_unit.sv 
# -- Compiling module forwarding_unit
# 
# Top level modules:
# 	forwarding_unit
# End time: 21:03:53 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:03:53 on Aug 04,2024
# vlog -reportprogress 300 ./hazard_detection_unit.sv 
# -- Compiling module hazard_detection_unit
# -- Compiling module branch_predictor
# 
# Top level modules:
# 	hazard_detection_unit
# End time: 21:03:53 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:03:53 on Aug 04,2024
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 21:03:53 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:03:53 on Aug 04,2024
# vlog -reportprogress 300 ./mux_multi_bits.sv 
# -- Compiling module mux64x4_1
# -- Compiling module mux64x2_1
# -- Compiling module mux32x2_1
# -- Compiling module mux5x2_1
# -- Compiling module mux64x32_1
# -- Compiling module mux64x8_1
# -- Compiling module mux4x8_1
# -- Compiling module mux4x2_1
# -- Compiling module mux2x8_1
# -- Compiling module mux2x4_1
# 
# Top level modules:
# 	mux64x4_1
# 	mux64x2_1
# 	mux32x2_1
# 	mux5x2_1
# 	mux64x32_1
# 	mux64x8_1
# 	mux4x8_1
# 	mux4x2_1
# 	mux2x8_1
# 	mux2x4_1
# End time: 21:03:53 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:03:53 on Aug 04,2024
# vlog -reportprogress 300 ./mux_single_bit.sv 
# -- Compiling module mux32_1
# -- Compiling module mux16_1
# -- Compiling module mux8_1
# -- Compiling module mux4_1
# -- Compiling module mux2_1
# 
# Top level modules:
# 	mux32_1
# 	mux8_1
# End time: 21:03:53 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:03:53 on Aug 04,2024
# vlog -reportprogress 300 ./or64_1.sv 
# -- Compiling module zero_check
# -- Compiling module or64_1
# -- Compiling module or32_1
# -- Compiling module or16_1
# -- Compiling module or4_1
# 
# Top level modules:
# 	zero_check
# 	or32_1
# End time: 21:03:54 on Aug 04,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:03:54 on Aug 04,2024
# vlog -reportprogress 300 ./or_unit.sv 
# -- Compiling module or_unit
# 
# Top level modules:
# 	or_unit
# End time: 21:03:54 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:03:54 on Aug 04,2024
# vlog -reportprogress 300 ./pipeline_registers.sv 
# -- Compiling module IF_ID_Register
# -- Compiling module ID_EX_Register
# -- Compiling module EX_MEM_Register
# -- Compiling module MEM_WB_Register
# 
# Top level modules:
# 	IF_ID_Register
# 	ID_EX_Register
# 	EX_MEM_Register
# 	MEM_WB_Register
# End time: 21:03:54 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:03:54 on Aug 04,2024
# vlog -reportprogress 300 ./regfile.sv 
# -- Compiling module regfile
# -- Compiling module register
# 
# Top level modules:
# 	regfile
# End time: 21:03:54 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:03:54 on Aug 04,2024
# vlog -reportprogress 300 ./reg_decoder.sv 
# -- Compiling module reg_decoder
# -- Compiling module demux_1_32
# -- Compiling module demux_1_16
# -- Compiling module demux_1_4
# -- Compiling module demux_1_2
# 
# Top level modules:
# 	reg_decoder
# End time: 21:03:54 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:03:54 on Aug 04,2024
# vlog -reportprogress 300 ./ripple_carry_adder_64.sv 
# -- Compiling module ripple_carry_adder_64
# -- Compiling module full_adder
# 
# Top level modules:
# 	ripple_carry_adder_64
# End time: 21:03:54 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:03:54 on Aug 04,2024
# vlog -reportprogress 300 ./sign_extender.sv 
# -- Compiling module sign_extender
# 
# Top level modules:
# 	sign_extender
# End time: 21:03:54 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:03:54 on Aug 04,2024
# vlog -reportprogress 300 ./xor_unit.sv 
# -- Compiling module xor_unit
# 
# Top level modules:
# 	xor_unit
# End time: 21:03:54 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:03:54 on Aug 04,2024
# vlog -reportprogress 300 ./zero_extender.sv 
# -- Compiling module zero_extender
# 
# Top level modules:
# 	zero_extender
# End time: 21:03:54 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work cpu_tb 
# Start time: 21:03:06 on Aug 04,2024
# Loading sv_std.std
# Loading work.cpu_tb
# Loading work.cpu
# Loading work.DFF_multi
# Loading work.adder
# Loading work.ripple_carry_adder_64
# Loading work.or64_1
# Loading work.or16_1
# Loading work.or4_1
# Loading work.mux64x2_1
# Loading work.IF_ID_Register
# Loading work.mux32x2_1
# Loading work.mux5x2_1
# Loading work.zero_extender
# Loading work.sign_extender
# Loading work.regfile
# Loading work.reg_decoder
# Loading work.demux_1_32
# Loading work.demux_1_2
# Loading work.demux_1_16
# Loading work.demux_1_4
# Loading work.mux64x32_1
# Loading work.zero_check
# Loading work.control_unit
# Loading work.hazard_detection_unit
# Loading work.comparator
# Loading work.branch_predictor
# Loading work.ID_EX_Register
# Loading work.mux64x4_1
# Loading work.alu
# Loading work.and_unit
# Loading work.or_unit
# Loading work.xor_unit
# Loading work.mux64x8_1
# Loading work.mux4x8_1
# Loading work.forwarding_unit
# Loading work.EX_MEM_Register
# Loading work.MEM_WB_Register
# Loading work.instructmem
# Loading work.datamem
# Loading work.D_FF_en
# Loading work.D_FF
# Loading work.full_adder
# Loading work.mux2_1
# Loading work.mux32_1
# Loading work.mux16_1
# Loading work.mux4_1
# Loading work.register
# Loading work.DFF_16
# Loading work.DFF_4
# Loading work.mux8_1
# ** Warning: Design size of 13852 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Tim  Hostname: DESKTOP-BNJMS9L  ProcessID: 16096
#           Attempting to use alternate WLF file "./wlft42ai43".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft42ai43
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: test01_AddiB
# Running benchmark: test02_AddsSubs
# Running benchmark: test03_CbzB
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:13:35 on Aug 04,2024
# vlog -reportprogress 300 ./adder.sv 
# -- Compiling module adder
# 
# Top level modules:
# 	adder
# End time: 21:13:35 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:13:35 on Aug 04,2024
# vlog -reportprogress 300 ./alu.sv 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 21:13:35 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:13:35 on Aug 04,2024
# vlog -reportprogress 300 ./and_unit.sv 
# -- Compiling module and_unit
# 
# Top level modules:
# 	and_unit
# End time: 21:13:35 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:13:35 on Aug 04,2024
# vlog -reportprogress 300 ./comparator.sv 
# -- Compiling module comparator
# 
# Top level modules:
# 	comparator
# End time: 21:13:35 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:13:35 on Aug 04,2024
# vlog -reportprogress 300 ./control_unit.sv 
# -- Compiling module control_unit
# 
# Top level modules:
# 	control_unit
# End time: 21:13:35 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:13:35 on Aug 04,2024
# vlog -reportprogress 300 ./cpu.sv 
# -- Compiling module cpu
# 
# Top level modules:
# 	cpu
# End time: 21:13:35 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:13:35 on Aug 04,2024
# vlog -reportprogress 300 ./cpu_tb.sv 
# -- Compiling module cpu_tb
# 
# Top level modules:
# 	cpu_tb
# End time: 21:13:35 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:13:35 on Aug 04,2024
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 21:13:35 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:13:35 on Aug 04,2024
# vlog -reportprogress 300 ./dff.sv 
# -- Compiling module DFF_multi
# -- Compiling module DFF_32
# -- Compiling module DFF_16
# -- Compiling module DFF_4
# -- Compiling module D_FF_en
# -- Compiling module D_FF
# 
# Top level modules:
# 	DFF_multi
# 	DFF_32
# End time: 21:13:35 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:13:35 on Aug 04,2024
# vlog -reportprogress 300 ./forwarding_unit.sv 
# -- Compiling module forwarding_unit
# 
# Top level modules:
# 	forwarding_unit
# End time: 21:13:35 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:13:35 on Aug 04,2024
# vlog -reportprogress 300 ./hazard_detection_unit.sv 
# -- Compiling module hazard_detection_unit
# -- Compiling module branch_predictor
# 
# Top level modules:
# 	hazard_detection_unit
# End time: 21:13:35 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:13:35 on Aug 04,2024
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 21:13:35 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:13:35 on Aug 04,2024
# vlog -reportprogress 300 ./mux_multi_bits.sv 
# -- Compiling module mux64x4_1
# -- Compiling module mux64x2_1
# -- Compiling module mux32x2_1
# -- Compiling module mux5x2_1
# -- Compiling module mux64x32_1
# -- Compiling module mux64x8_1
# -- Compiling module mux4x8_1
# -- Compiling module mux4x2_1
# -- Compiling module mux2x8_1
# -- Compiling module mux2x4_1
# 
# Top level modules:
# 	mux64x4_1
# 	mux64x2_1
# 	mux32x2_1
# 	mux5x2_1
# 	mux64x32_1
# 	mux64x8_1
# 	mux4x8_1
# 	mux4x2_1
# 	mux2x8_1
# 	mux2x4_1
# End time: 21:13:36 on Aug 04,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:13:36 on Aug 04,2024
# vlog -reportprogress 300 ./mux_single_bit.sv 
# -- Compiling module mux32_1
# -- Compiling module mux16_1
# -- Compiling module mux8_1
# -- Compiling module mux4_1
# -- Compiling module mux2_1
# 
# Top level modules:
# 	mux32_1
# 	mux8_1
# End time: 21:13:36 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:13:36 on Aug 04,2024
# vlog -reportprogress 300 ./or64_1.sv 
# -- Compiling module zero_check
# -- Compiling module or64_1
# -- Compiling module or32_1
# -- Compiling module or16_1
# -- Compiling module or4_1
# 
# Top level modules:
# 	zero_check
# 	or32_1
# End time: 21:13:36 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:13:36 on Aug 04,2024
# vlog -reportprogress 300 ./or_unit.sv 
# -- Compiling module or_unit
# 
# Top level modules:
# 	or_unit
# End time: 21:13:36 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:13:36 on Aug 04,2024
# vlog -reportprogress 300 ./pipeline_registers.sv 
# -- Compiling module IF_ID_Register
# -- Compiling module ID_EX_Register
# -- Compiling module EX_MEM_Register
# -- Compiling module MEM_WB_Register
# 
# Top level modules:
# 	IF_ID_Register
# 	ID_EX_Register
# 	EX_MEM_Register
# 	MEM_WB_Register
# End time: 21:13:36 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:13:36 on Aug 04,2024
# vlog -reportprogress 300 ./regfile.sv 
# -- Compiling module regfile
# -- Compiling module register
# 
# Top level modules:
# 	regfile
# End time: 21:13:36 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:13:36 on Aug 04,2024
# vlog -reportprogress 300 ./reg_decoder.sv 
# -- Compiling module reg_decoder
# -- Compiling module demux_1_32
# -- Compiling module demux_1_16
# -- Compiling module demux_1_4
# -- Compiling module demux_1_2
# 
# Top level modules:
# 	reg_decoder
# End time: 21:13:36 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:13:36 on Aug 04,2024
# vlog -reportprogress 300 ./ripple_carry_adder_64.sv 
# -- Compiling module ripple_carry_adder_64
# -- Compiling module full_adder
# 
# Top level modules:
# 	ripple_carry_adder_64
# End time: 21:13:36 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:13:36 on Aug 04,2024
# vlog -reportprogress 300 ./sign_extender.sv 
# -- Compiling module sign_extender
# 
# Top level modules:
# 	sign_extender
# End time: 21:13:36 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:13:36 on Aug 04,2024
# vlog -reportprogress 300 ./xor_unit.sv 
# -- Compiling module xor_unit
# 
# Top level modules:
# 	xor_unit
# End time: 21:13:36 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:13:36 on Aug 04,2024
# vlog -reportprogress 300 ./zero_extender.sv 
# -- Compiling module zero_extender
# 
# Top level modules:
# 	zero_extender
# End time: 21:13:36 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 21:13:37 on Aug 04,2024, Elapsed time: 0:10:31
# Errors: 1, Warnings: 3
# vsim -voptargs=""+acc"" -t 1ps -lib work cpu_tb 
# Start time: 21:13:37 on Aug 04,2024
# Loading sv_std.std
# Loading work.cpu_tb
# Loading work.cpu
# Loading work.DFF_multi
# Loading work.adder
# Loading work.ripple_carry_adder_64
# Loading work.or64_1
# Loading work.or16_1
# Loading work.or4_1
# Loading work.mux64x2_1
# Loading work.IF_ID_Register
# Loading work.mux32x2_1
# Loading work.mux5x2_1
# Loading work.zero_extender
# Loading work.sign_extender
# Loading work.regfile
# Loading work.reg_decoder
# Loading work.demux_1_32
# Loading work.demux_1_2
# Loading work.demux_1_16
# Loading work.demux_1_4
# Loading work.mux64x32_1
# Loading work.zero_check
# Loading work.control_unit
# Loading work.hazard_detection_unit
# Loading work.comparator
# Loading work.branch_predictor
# Loading work.ID_EX_Register
# Loading work.mux64x4_1
# Loading work.alu
# Loading work.and_unit
# Loading work.or_unit
# Loading work.xor_unit
# Loading work.mux64x8_1
# Loading work.mux4x8_1
# Loading work.forwarding_unit
# Loading work.EX_MEM_Register
# Loading work.MEM_WB_Register
# Loading work.instructmem
# Loading work.datamem
# Loading work.D_FF_en
# Loading work.D_FF
# Loading work.full_adder
# Loading work.mux2_1
# Loading work.mux32_1
# Loading work.mux16_1
# Loading work.mux4_1
# Loading work.register
# Loading work.DFF_16
# Loading work.DFF_4
# Loading work.mux8_1
# ** Warning: Design size of 13852 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Tim  Hostname: DESKTOP-BNJMS9L  ProcessID: 16096
#           Attempting to use alternate WLF file "./wlftaihhk7".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftaihhk7
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: test01_AddiB
# Running benchmark: test02_AddsSubs
# Running benchmark: test03_CbzB
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:17:57 on Aug 04,2024
# vlog -reportprogress 300 ./adder.sv 
# -- Compiling module adder
# 
# Top level modules:
# 	adder
# End time: 21:17:57 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:17:57 on Aug 04,2024
# vlog -reportprogress 300 ./alu.sv 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 21:17:57 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:17:57 on Aug 04,2024
# vlog -reportprogress 300 ./and_unit.sv 
# -- Compiling module and_unit
# 
# Top level modules:
# 	and_unit
# End time: 21:17:57 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:17:58 on Aug 04,2024
# vlog -reportprogress 300 ./comparator.sv 
# -- Compiling module comparator
# 
# Top level modules:
# 	comparator
# End time: 21:17:58 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:17:58 on Aug 04,2024
# vlog -reportprogress 300 ./control_unit.sv 
# -- Compiling module control_unit
# 
# Top level modules:
# 	control_unit
# End time: 21:17:58 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:17:58 on Aug 04,2024
# vlog -reportprogress 300 ./cpu.sv 
# -- Compiling module cpu
# 
# Top level modules:
# 	cpu
# End time: 21:17:58 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:17:58 on Aug 04,2024
# vlog -reportprogress 300 ./cpu_tb.sv 
# -- Compiling module cpu_tb
# 
# Top level modules:
# 	cpu_tb
# End time: 21:17:58 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:17:58 on Aug 04,2024
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 21:17:58 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:17:58 on Aug 04,2024
# vlog -reportprogress 300 ./dff.sv 
# -- Compiling module DFF_multi
# -- Compiling module DFF_32
# -- Compiling module DFF_16
# -- Compiling module DFF_4
# -- Compiling module D_FF_en
# -- Compiling module D_FF
# 
# Top level modules:
# 	DFF_multi
# 	DFF_32
# End time: 21:17:58 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:17:58 on Aug 04,2024
# vlog -reportprogress 300 ./forwarding_unit.sv 
# -- Compiling module forwarding_unit
# 
# Top level modules:
# 	forwarding_unit
# End time: 21:17:58 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:17:58 on Aug 04,2024
# vlog -reportprogress 300 ./hazard_detection_unit.sv 
# -- Compiling module hazard_detection_unit
# -- Compiling module branch_predictor
# 
# Top level modules:
# 	hazard_detection_unit
# End time: 21:17:58 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:17:58 on Aug 04,2024
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 21:17:58 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:17:58 on Aug 04,2024
# vlog -reportprogress 300 ./mux_multi_bits.sv 
# -- Compiling module mux64x4_1
# -- Compiling module mux64x2_1
# -- Compiling module mux32x2_1
# -- Compiling module mux5x2_1
# -- Compiling module mux64x32_1
# -- Compiling module mux64x8_1
# -- Compiling module mux4x8_1
# -- Compiling module mux4x2_1
# -- Compiling module mux2x8_1
# -- Compiling module mux2x4_1
# 
# Top level modules:
# 	mux64x4_1
# 	mux64x2_1
# 	mux32x2_1
# 	mux5x2_1
# 	mux64x32_1
# 	mux64x8_1
# 	mux4x8_1
# 	mux4x2_1
# 	mux2x8_1
# 	mux2x4_1
# End time: 21:17:58 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:17:58 on Aug 04,2024
# vlog -reportprogress 300 ./mux_single_bit.sv 
# -- Compiling module mux32_1
# -- Compiling module mux16_1
# -- Compiling module mux8_1
# -- Compiling module mux4_1
# -- Compiling module mux2_1
# 
# Top level modules:
# 	mux32_1
# 	mux8_1
# End time: 21:17:58 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:17:58 on Aug 04,2024
# vlog -reportprogress 300 ./or64_1.sv 
# -- Compiling module zero_check
# -- Compiling module or64_1
# -- Compiling module or32_1
# -- Compiling module or16_1
# -- Compiling module or4_1
# 
# Top level modules:
# 	zero_check
# 	or32_1
# End time: 21:17:59 on Aug 04,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:17:59 on Aug 04,2024
# vlog -reportprogress 300 ./or_unit.sv 
# -- Compiling module or_unit
# 
# Top level modules:
# 	or_unit
# End time: 21:17:59 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:17:59 on Aug 04,2024
# vlog -reportprogress 300 ./pipeline_registers.sv 
# -- Compiling module IF_ID_Register
# -- Compiling module ID_EX_Register
# -- Compiling module EX_MEM_Register
# -- Compiling module MEM_WB_Register
# 
# Top level modules:
# 	IF_ID_Register
# 	ID_EX_Register
# 	EX_MEM_Register
# 	MEM_WB_Register
# End time: 21:17:59 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:17:59 on Aug 04,2024
# vlog -reportprogress 300 ./regfile.sv 
# -- Compiling module regfile
# -- Compiling module register
# 
# Top level modules:
# 	regfile
# End time: 21:17:59 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:17:59 on Aug 04,2024
# vlog -reportprogress 300 ./reg_decoder.sv 
# -- Compiling module reg_decoder
# -- Compiling module demux_1_32
# -- Compiling module demux_1_16
# -- Compiling module demux_1_4
# -- Compiling module demux_1_2
# 
# Top level modules:
# 	reg_decoder
# End time: 21:17:59 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:17:59 on Aug 04,2024
# vlog -reportprogress 300 ./ripple_carry_adder_64.sv 
# -- Compiling module ripple_carry_adder_64
# -- Compiling module full_adder
# 
# Top level modules:
# 	ripple_carry_adder_64
# End time: 21:17:59 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:17:59 on Aug 04,2024
# vlog -reportprogress 300 ./sign_extender.sv 
# -- Compiling module sign_extender
# 
# Top level modules:
# 	sign_extender
# End time: 21:17:59 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:17:59 on Aug 04,2024
# vlog -reportprogress 300 ./xor_unit.sv 
# -- Compiling module xor_unit
# 
# Top level modules:
# 	xor_unit
# End time: 21:17:59 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:17:59 on Aug 04,2024
# vlog -reportprogress 300 ./zero_extender.sv 
# -- Compiling module zero_extender
# 
# Top level modules:
# 	zero_extender
# End time: 21:17:59 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 21:18:00 on Aug 04,2024, Elapsed time: 0:04:23
# Errors: 0, Warnings: 3
# vsim -voptargs=""+acc"" -t 1ps -lib work cpu_tb 
# Start time: 21:18:00 on Aug 04,2024
# Loading sv_std.std
# Loading work.cpu_tb
# Loading work.cpu
# Loading work.DFF_multi
# Loading work.adder
# Loading work.ripple_carry_adder_64
# Loading work.or64_1
# Loading work.or16_1
# Loading work.or4_1
# Loading work.mux64x2_1
# Loading work.IF_ID_Register
# Loading work.mux32x2_1
# Loading work.mux5x2_1
# Loading work.zero_extender
# Loading work.sign_extender
# Loading work.regfile
# Loading work.reg_decoder
# Loading work.demux_1_32
# Loading work.demux_1_2
# Loading work.demux_1_16
# Loading work.demux_1_4
# Loading work.mux64x32_1
# Loading work.zero_check
# Loading work.control_unit
# Loading work.hazard_detection_unit
# Loading work.comparator
# Loading work.branch_predictor
# Loading work.ID_EX_Register
# Loading work.mux64x4_1
# Loading work.alu
# Loading work.and_unit
# Loading work.or_unit
# Loading work.xor_unit
# Loading work.mux64x8_1
# Loading work.mux4x8_1
# Loading work.forwarding_unit
# Loading work.EX_MEM_Register
# Loading work.MEM_WB_Register
# Loading work.instructmem
# Loading work.datamem
# Loading work.D_FF_en
# Loading work.D_FF
# Loading work.full_adder
# Loading work.mux2_1
# Loading work.mux32_1
# Loading work.mux16_1
# Loading work.mux4_1
# Loading work.register
# Loading work.DFF_16
# Loading work.DFF_4
# Loading work.mux8_1
# ** Warning: Design size of 13852 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Tim  Hostname: DESKTOP-BNJMS9L  ProcessID: 16096
#           Attempting to use alternate WLF file "./wlfts579cf".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlfts579cf
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: test03_CbzB
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:21:54 on Aug 04,2024
# vlog -reportprogress 300 ./adder.sv 
# -- Compiling module adder
# 
# Top level modules:
# 	adder
# End time: 21:21:54 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:21:55 on Aug 04,2024
# vlog -reportprogress 300 ./alu.sv 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 21:21:55 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:21:55 on Aug 04,2024
# vlog -reportprogress 300 ./and_unit.sv 
# -- Compiling module and_unit
# 
# Top level modules:
# 	and_unit
# End time: 21:21:55 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:21:55 on Aug 04,2024
# vlog -reportprogress 300 ./comparator.sv 
# -- Compiling module comparator
# 
# Top level modules:
# 	comparator
# End time: 21:21:55 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:21:55 on Aug 04,2024
# vlog -reportprogress 300 ./control_unit.sv 
# -- Compiling module control_unit
# 
# Top level modules:
# 	control_unit
# End time: 21:21:55 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:21:55 on Aug 04,2024
# vlog -reportprogress 300 ./cpu.sv 
# -- Compiling module cpu
# 
# Top level modules:
# 	cpu
# End time: 21:21:55 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:21:55 on Aug 04,2024
# vlog -reportprogress 300 ./cpu_tb.sv 
# -- Compiling module cpu_tb
# 
# Top level modules:
# 	cpu_tb
# End time: 21:21:55 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:21:55 on Aug 04,2024
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 21:21:55 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:21:55 on Aug 04,2024
# vlog -reportprogress 300 ./dff.sv 
# -- Compiling module DFF_multi
# -- Compiling module DFF_32
# -- Compiling module DFF_16
# -- Compiling module DFF_4
# -- Compiling module D_FF_en
# -- Compiling module D_FF
# 
# Top level modules:
# 	DFF_multi
# 	DFF_32
# End time: 21:21:55 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:21:55 on Aug 04,2024
# vlog -reportprogress 300 ./forwarding_unit.sv 
# -- Compiling module forwarding_unit
# 
# Top level modules:
# 	forwarding_unit
# End time: 21:21:55 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:21:55 on Aug 04,2024
# vlog -reportprogress 300 ./hazard_detection_unit.sv 
# -- Compiling module hazard_detection_unit
# -- Compiling module branch_predictor
# 
# Top level modules:
# 	hazard_detection_unit
# End time: 21:21:55 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:21:55 on Aug 04,2024
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 21:21:55 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:21:55 on Aug 04,2024
# vlog -reportprogress 300 ./mux_multi_bits.sv 
# -- Compiling module mux64x4_1
# -- Compiling module mux64x2_1
# -- Compiling module mux32x2_1
# -- Compiling module mux5x2_1
# -- Compiling module mux64x32_1
# -- Compiling module mux64x8_1
# -- Compiling module mux4x8_1
# -- Compiling module mux4x2_1
# -- Compiling module mux2x8_1
# -- Compiling module mux2x4_1
# 
# Top level modules:
# 	mux64x4_1
# 	mux64x2_1
# 	mux32x2_1
# 	mux5x2_1
# 	mux64x32_1
# 	mux64x8_1
# 	mux4x8_1
# 	mux4x2_1
# 	mux2x8_1
# 	mux2x4_1
# End time: 21:21:55 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:21:56 on Aug 04,2024
# vlog -reportprogress 300 ./mux_single_bit.sv 
# -- Compiling module mux32_1
# -- Compiling module mux16_1
# -- Compiling module mux8_1
# -- Compiling module mux4_1
# -- Compiling module mux2_1
# 
# Top level modules:
# 	mux32_1
# 	mux8_1
# End time: 21:21:56 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:21:56 on Aug 04,2024
# vlog -reportprogress 300 ./or64_1.sv 
# -- Compiling module zero_check
# -- Compiling module or64_1
# -- Compiling module or32_1
# -- Compiling module or16_1
# -- Compiling module or4_1
# 
# Top level modules:
# 	zero_check
# 	or32_1
# End time: 21:21:56 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:21:56 on Aug 04,2024
# vlog -reportprogress 300 ./or_unit.sv 
# -- Compiling module or_unit
# 
# Top level modules:
# 	or_unit
# End time: 21:21:56 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:21:56 on Aug 04,2024
# vlog -reportprogress 300 ./pipeline_registers.sv 
# -- Compiling module IF_ID_Register
# -- Compiling module ID_EX_Register
# -- Compiling module EX_MEM_Register
# -- Compiling module MEM_WB_Register
# 
# Top level modules:
# 	IF_ID_Register
# 	ID_EX_Register
# 	EX_MEM_Register
# 	MEM_WB_Register
# End time: 21:21:56 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:21:56 on Aug 04,2024
# vlog -reportprogress 300 ./regfile.sv 
# -- Compiling module regfile
# -- Compiling module register
# 
# Top level modules:
# 	regfile
# End time: 21:21:56 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:21:56 on Aug 04,2024
# vlog -reportprogress 300 ./reg_decoder.sv 
# -- Compiling module reg_decoder
# -- Compiling module demux_1_32
# -- Compiling module demux_1_16
# -- Compiling module demux_1_4
# -- Compiling module demux_1_2
# 
# Top level modules:
# 	reg_decoder
# End time: 21:21:56 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:21:56 on Aug 04,2024
# vlog -reportprogress 300 ./ripple_carry_adder_64.sv 
# -- Compiling module ripple_carry_adder_64
# -- Compiling module full_adder
# 
# Top level modules:
# 	ripple_carry_adder_64
# End time: 21:21:56 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:21:56 on Aug 04,2024
# vlog -reportprogress 300 ./sign_extender.sv 
# -- Compiling module sign_extender
# 
# Top level modules:
# 	sign_extender
# End time: 21:21:56 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:21:56 on Aug 04,2024
# vlog -reportprogress 300 ./xor_unit.sv 
# -- Compiling module xor_unit
# 
# Top level modules:
# 	xor_unit
# End time: 21:21:56 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:21:56 on Aug 04,2024
# vlog -reportprogress 300 ./zero_extender.sv 
# -- Compiling module zero_extender
# 
# Top level modules:
# 	zero_extender
# End time: 21:21:56 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 21:21:57 on Aug 04,2024, Elapsed time: 0:03:57
# Errors: 0, Warnings: 3
# vsim -voptargs=""+acc"" -t 1ps -lib work cpu_tb 
# Start time: 21:21:57 on Aug 04,2024
# Loading sv_std.std
# Loading work.cpu_tb
# Loading work.cpu
# Loading work.DFF_multi
# Loading work.adder
# Loading work.ripple_carry_adder_64
# Loading work.or64_1
# Loading work.or16_1
# Loading work.or4_1
# Loading work.mux64x2_1
# Loading work.IF_ID_Register
# Loading work.mux32x2_1
# Loading work.mux5x2_1
# Loading work.zero_extender
# Loading work.sign_extender
# Loading work.regfile
# Loading work.reg_decoder
# Loading work.demux_1_32
# Loading work.demux_1_2
# Loading work.demux_1_16
# Loading work.demux_1_4
# Loading work.mux64x32_1
# Loading work.zero_check
# Loading work.control_unit
# Loading work.hazard_detection_unit
# Loading work.comparator
# Loading work.branch_predictor
# Loading work.ID_EX_Register
# Loading work.mux64x4_1
# Loading work.alu
# Loading work.and_unit
# Loading work.or_unit
# Loading work.xor_unit
# Loading work.mux64x8_1
# Loading work.mux4x8_1
# Loading work.forwarding_unit
# Loading work.EX_MEM_Register
# Loading work.MEM_WB_Register
# Loading work.instructmem
# Loading work.datamem
# Loading work.D_FF_en
# Loading work.D_FF
# Loading work.full_adder
# Loading work.mux2_1
# Loading work.mux32_1
# Loading work.mux16_1
# Loading work.mux4_1
# Loading work.register
# Loading work.DFF_16
# Loading work.DFF_4
# Loading work.mux8_1
# ** Warning: Design size of 13852 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Tim  Hostname: DESKTOP-BNJMS9L  ProcessID: 16096
#           Attempting to use alternate WLF file "./wlft0s23si".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft0s23si
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: test03_CbzB
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:25:18 on Aug 04,2024
# vlog -reportprogress 300 ./adder.sv 
# -- Compiling module adder
# 
# Top level modules:
# 	adder
# End time: 21:25:18 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:25:18 on Aug 04,2024
# vlog -reportprogress 300 ./alu.sv 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 21:25:18 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:25:18 on Aug 04,2024
# vlog -reportprogress 300 ./and_unit.sv 
# -- Compiling module and_unit
# 
# Top level modules:
# 	and_unit
# End time: 21:25:18 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:25:18 on Aug 04,2024
# vlog -reportprogress 300 ./comparator.sv 
# -- Compiling module comparator
# 
# Top level modules:
# 	comparator
# End time: 21:25:18 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:25:18 on Aug 04,2024
# vlog -reportprogress 300 ./control_unit.sv 
# -- Compiling module control_unit
# 
# Top level modules:
# 	control_unit
# End time: 21:25:18 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:25:18 on Aug 04,2024
# vlog -reportprogress 300 ./cpu.sv 
# -- Compiling module cpu
# 
# Top level modules:
# 	cpu
# End time: 21:25:18 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:25:18 on Aug 04,2024
# vlog -reportprogress 300 ./cpu_tb.sv 
# -- Compiling module cpu_tb
# 
# Top level modules:
# 	cpu_tb
# End time: 21:25:18 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:25:18 on Aug 04,2024
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 21:25:18 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:25:18 on Aug 04,2024
# vlog -reportprogress 300 ./dff.sv 
# -- Compiling module DFF_multi
# -- Compiling module DFF_32
# -- Compiling module DFF_16
# -- Compiling module DFF_4
# -- Compiling module D_FF_en
# -- Compiling module D_FF
# 
# Top level modules:
# 	DFF_multi
# 	DFF_32
# End time: 21:25:18 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:25:19 on Aug 04,2024
# vlog -reportprogress 300 ./forwarding_unit.sv 
# -- Compiling module forwarding_unit
# 
# Top level modules:
# 	forwarding_unit
# End time: 21:25:19 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:25:19 on Aug 04,2024
# vlog -reportprogress 300 ./hazard_detection_unit.sv 
# -- Compiling module hazard_detection_unit
# -- Compiling module branch_predictor
# 
# Top level modules:
# 	hazard_detection_unit
# End time: 21:25:19 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:25:19 on Aug 04,2024
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 21:25:19 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:25:19 on Aug 04,2024
# vlog -reportprogress 300 ./mux_multi_bits.sv 
# -- Compiling module mux64x4_1
# -- Compiling module mux64x2_1
# -- Compiling module mux32x2_1
# -- Compiling module mux5x2_1
# -- Compiling module mux64x32_1
# -- Compiling module mux64x8_1
# -- Compiling module mux4x8_1
# -- Compiling module mux4x2_1
# -- Compiling module mux2x8_1
# -- Compiling module mux2x4_1
# 
# Top level modules:
# 	mux64x4_1
# 	mux64x2_1
# 	mux32x2_1
# 	mux5x2_1
# 	mux64x32_1
# 	mux64x8_1
# 	mux4x8_1
# 	mux4x2_1
# 	mux2x8_1
# 	mux2x4_1
# End time: 21:25:19 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:25:19 on Aug 04,2024
# vlog -reportprogress 300 ./mux_single_bit.sv 
# -- Compiling module mux32_1
# -- Compiling module mux16_1
# -- Compiling module mux8_1
# -- Compiling module mux4_1
# -- Compiling module mux2_1
# 
# Top level modules:
# 	mux32_1
# 	mux8_1
# End time: 21:25:19 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:25:19 on Aug 04,2024
# vlog -reportprogress 300 ./or64_1.sv 
# -- Compiling module zero_check
# -- Compiling module or64_1
# -- Compiling module or32_1
# -- Compiling module or16_1
# -- Compiling module or4_1
# 
# Top level modules:
# 	zero_check
# 	or32_1
# End time: 21:25:19 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:25:19 on Aug 04,2024
# vlog -reportprogress 300 ./or_unit.sv 
# -- Compiling module or_unit
# 
# Top level modules:
# 	or_unit
# End time: 21:25:19 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:25:19 on Aug 04,2024
# vlog -reportprogress 300 ./pipeline_registers.sv 
# -- Compiling module IF_ID_Register
# -- Compiling module ID_EX_Register
# -- Compiling module EX_MEM_Register
# -- Compiling module MEM_WB_Register
# 
# Top level modules:
# 	IF_ID_Register
# 	ID_EX_Register
# 	EX_MEM_Register
# 	MEM_WB_Register
# End time: 21:25:19 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:25:19 on Aug 04,2024
# vlog -reportprogress 300 ./regfile.sv 
# -- Compiling module regfile
# -- Compiling module register
# 
# Top level modules:
# 	regfile
# End time: 21:25:19 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:25:19 on Aug 04,2024
# vlog -reportprogress 300 ./reg_decoder.sv 
# -- Compiling module reg_decoder
# -- Compiling module demux_1_32
# -- Compiling module demux_1_16
# -- Compiling module demux_1_4
# -- Compiling module demux_1_2
# 
# Top level modules:
# 	reg_decoder
# End time: 21:25:19 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:25:19 on Aug 04,2024
# vlog -reportprogress 300 ./ripple_carry_adder_64.sv 
# -- Compiling module ripple_carry_adder_64
# -- Compiling module full_adder
# 
# Top level modules:
# 	ripple_carry_adder_64
# End time: 21:25:19 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:25:20 on Aug 04,2024
# vlog -reportprogress 300 ./sign_extender.sv 
# -- Compiling module sign_extender
# 
# Top level modules:
# 	sign_extender
# End time: 21:25:20 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:25:20 on Aug 04,2024
# vlog -reportprogress 300 ./xor_unit.sv 
# -- Compiling module xor_unit
# 
# Top level modules:
# 	xor_unit
# End time: 21:25:20 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:25:20 on Aug 04,2024
# vlog -reportprogress 300 ./zero_extender.sv 
# -- Compiling module zero_extender
# 
# Top level modules:
# 	zero_extender
# End time: 21:25:20 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 21:25:20 on Aug 04,2024, Elapsed time: 0:03:23
# Errors: 0, Warnings: 3
# vsim -voptargs=""+acc"" -t 1ps -lib work cpu_tb 
# Start time: 21:25:20 on Aug 04,2024
# Loading sv_std.std
# Loading work.cpu_tb
# Loading work.cpu
# Loading work.DFF_multi
# Loading work.adder
# Loading work.ripple_carry_adder_64
# Loading work.or64_1
# Loading work.or16_1
# Loading work.or4_1
# Loading work.mux64x2_1
# Loading work.IF_ID_Register
# Loading work.mux32x2_1
# Loading work.mux5x2_1
# Loading work.zero_extender
# Loading work.sign_extender
# Loading work.regfile
# Loading work.reg_decoder
# Loading work.demux_1_32
# Loading work.demux_1_2
# Loading work.demux_1_16
# Loading work.demux_1_4
# Loading work.mux64x32_1
# Loading work.zero_check
# Loading work.control_unit
# Loading work.hazard_detection_unit
# Loading work.comparator
# Loading work.branch_predictor
# Loading work.ID_EX_Register
# Loading work.mux64x4_1
# Loading work.alu
# Loading work.and_unit
# Loading work.or_unit
# Loading work.xor_unit
# Loading work.mux64x8_1
# Loading work.mux4x8_1
# Loading work.forwarding_unit
# Loading work.EX_MEM_Register
# Loading work.MEM_WB_Register
# Loading work.instructmem
# Loading work.datamem
# Loading work.D_FF_en
# Loading work.D_FF
# Loading work.full_adder
# Loading work.mux2_1
# Loading work.mux32_1
# Loading work.mux16_1
# Loading work.mux4_1
# Loading work.register
# Loading work.DFF_16
# Loading work.DFF_4
# Loading work.mux8_1
# ** Warning: Design size of 13852 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Tim  Hostname: DESKTOP-BNJMS9L  ProcessID: 16096
#           Attempting to use alternate WLF file "./wlft89t0wi".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft89t0wi
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: test03_CbzB
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:27:26 on Aug 04,2024
# vlog -reportprogress 300 ./adder.sv 
# -- Compiling module adder
# 
# Top level modules:
# 	adder
# End time: 21:27:26 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:27:26 on Aug 04,2024
# vlog -reportprogress 300 ./alu.sv 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 21:27:26 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:27:26 on Aug 04,2024
# vlog -reportprogress 300 ./and_unit.sv 
# -- Compiling module and_unit
# 
# Top level modules:
# 	and_unit
# End time: 21:27:26 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:27:26 on Aug 04,2024
# vlog -reportprogress 300 ./comparator.sv 
# -- Compiling module comparator
# 
# Top level modules:
# 	comparator
# End time: 21:27:26 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:27:26 on Aug 04,2024
# vlog -reportprogress 300 ./control_unit.sv 
# -- Compiling module control_unit
# 
# Top level modules:
# 	control_unit
# End time: 21:27:26 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:27:26 on Aug 04,2024
# vlog -reportprogress 300 ./cpu.sv 
# -- Compiling module cpu
# 
# Top level modules:
# 	cpu
# End time: 21:27:26 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:27:26 on Aug 04,2024
# vlog -reportprogress 300 ./cpu_tb.sv 
# -- Compiling module cpu_tb
# 
# Top level modules:
# 	cpu_tb
# End time: 21:27:26 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:27:26 on Aug 04,2024
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 21:27:27 on Aug 04,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:27:27 on Aug 04,2024
# vlog -reportprogress 300 ./dff.sv 
# -- Compiling module DFF_multi
# -- Compiling module DFF_32
# -- Compiling module DFF_16
# -- Compiling module DFF_4
# -- Compiling module D_FF_en
# -- Compiling module D_FF
# 
# Top level modules:
# 	DFF_multi
# 	DFF_32
# End time: 21:27:27 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:27:27 on Aug 04,2024
# vlog -reportprogress 300 ./forwarding_unit.sv 
# -- Compiling module forwarding_unit
# 
# Top level modules:
# 	forwarding_unit
# End time: 21:27:27 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:27:27 on Aug 04,2024
# vlog -reportprogress 300 ./hazard_detection_unit.sv 
# -- Compiling module hazard_detection_unit
# -- Compiling module branch_predictor
# 
# Top level modules:
# 	hazard_detection_unit
# End time: 21:27:27 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:27:27 on Aug 04,2024
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 21:27:27 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:27:27 on Aug 04,2024
# vlog -reportprogress 300 ./mux_multi_bits.sv 
# -- Compiling module mux64x4_1
# -- Compiling module mux64x2_1
# -- Compiling module mux32x2_1
# -- Compiling module mux5x2_1
# -- Compiling module mux64x32_1
# -- Compiling module mux64x8_1
# -- Compiling module mux4x8_1
# -- Compiling module mux4x2_1
# -- Compiling module mux2x8_1
# -- Compiling module mux2x4_1
# 
# Top level modules:
# 	mux64x4_1
# 	mux64x2_1
# 	mux32x2_1
# 	mux5x2_1
# 	mux64x32_1
# 	mux64x8_1
# 	mux4x8_1
# 	mux4x2_1
# 	mux2x8_1
# 	mux2x4_1
# End time: 21:27:27 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:27:27 on Aug 04,2024
# vlog -reportprogress 300 ./mux_single_bit.sv 
# -- Compiling module mux32_1
# -- Compiling module mux16_1
# -- Compiling module mux8_1
# -- Compiling module mux4_1
# -- Compiling module mux2_1
# 
# Top level modules:
# 	mux32_1
# 	mux8_1
# End time: 21:27:27 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:27:27 on Aug 04,2024
# vlog -reportprogress 300 ./or64_1.sv 
# -- Compiling module zero_check
# -- Compiling module or64_1
# -- Compiling module or32_1
# -- Compiling module or16_1
# -- Compiling module or4_1
# 
# Top level modules:
# 	zero_check
# 	or32_1
# End time: 21:27:27 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:27:27 on Aug 04,2024
# vlog -reportprogress 300 ./or_unit.sv 
# -- Compiling module or_unit
# 
# Top level modules:
# 	or_unit
# End time: 21:27:27 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:27:27 on Aug 04,2024
# vlog -reportprogress 300 ./pipeline_registers.sv 
# -- Compiling module IF_ID_Register
# -- Compiling module ID_EX_Register
# -- Compiling module EX_MEM_Register
# -- Compiling module MEM_WB_Register
# 
# Top level modules:
# 	IF_ID_Register
# 	ID_EX_Register
# 	EX_MEM_Register
# 	MEM_WB_Register
# End time: 21:27:27 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:27:27 on Aug 04,2024
# vlog -reportprogress 300 ./regfile.sv 
# -- Compiling module regfile
# -- Compiling module register
# 
# Top level modules:
# 	regfile
# End time: 21:27:27 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:27:27 on Aug 04,2024
# vlog -reportprogress 300 ./reg_decoder.sv 
# -- Compiling module reg_decoder
# -- Compiling module demux_1_32
# -- Compiling module demux_1_16
# -- Compiling module demux_1_4
# -- Compiling module demux_1_2
# 
# Top level modules:
# 	reg_decoder
# End time: 21:27:28 on Aug 04,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:27:28 on Aug 04,2024
# vlog -reportprogress 300 ./ripple_carry_adder_64.sv 
# -- Compiling module ripple_carry_adder_64
# -- Compiling module full_adder
# 
# Top level modules:
# 	ripple_carry_adder_64
# End time: 21:27:28 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:27:28 on Aug 04,2024
# vlog -reportprogress 300 ./sign_extender.sv 
# -- Compiling module sign_extender
# 
# Top level modules:
# 	sign_extender
# End time: 21:27:28 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:27:28 on Aug 04,2024
# vlog -reportprogress 300 ./xor_unit.sv 
# -- Compiling module xor_unit
# 
# Top level modules:
# 	xor_unit
# End time: 21:27:28 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:27:28 on Aug 04,2024
# vlog -reportprogress 300 ./zero_extender.sv 
# -- Compiling module zero_extender
# 
# Top level modules:
# 	zero_extender
# End time: 21:27:28 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 21:27:28 on Aug 04,2024, Elapsed time: 0:02:08
# Errors: 0, Warnings: 3
# vsim -voptargs=""+acc"" -t 1ps -lib work cpu_tb 
# Start time: 21:27:28 on Aug 04,2024
# Loading sv_std.std
# Loading work.cpu_tb
# Loading work.cpu
# Loading work.DFF_multi
# Loading work.adder
# Loading work.ripple_carry_adder_64
# Loading work.or64_1
# Loading work.or16_1
# Loading work.or4_1
# Loading work.mux64x2_1
# Loading work.IF_ID_Register
# Loading work.mux32x2_1
# Loading work.mux5x2_1
# Loading work.zero_extender
# Loading work.sign_extender
# Loading work.regfile
# Loading work.reg_decoder
# Loading work.demux_1_32
# Loading work.demux_1_2
# Loading work.demux_1_16
# Loading work.demux_1_4
# Loading work.mux64x32_1
# Loading work.zero_check
# Loading work.control_unit
# Loading work.hazard_detection_unit
# Loading work.comparator
# Loading work.branch_predictor
# Loading work.ID_EX_Register
# Loading work.mux64x4_1
# Loading work.alu
# Loading work.and_unit
# Loading work.or_unit
# Loading work.xor_unit
# Loading work.mux64x8_1
# Loading work.mux4x8_1
# Loading work.forwarding_unit
# Loading work.EX_MEM_Register
# Loading work.MEM_WB_Register
# Loading work.instructmem
# Loading work.datamem
# Loading work.D_FF_en
# Loading work.D_FF
# Loading work.full_adder
# Loading work.mux2_1
# Loading work.mux32_1
# Loading work.mux16_1
# Loading work.mux4_1
# Loading work.register
# Loading work.DFF_16
# Loading work.DFF_4
# Loading work.mux8_1
# ** Warning: Design size of 13852 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Tim  Hostname: DESKTOP-BNJMS9L  ProcessID: 16096
#           Attempting to use alternate WLF file "./wlftfxqzmi".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftfxqzmi
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: test03_CbzB
# ** Error: Assertion error.
#    Time: 1350 us  Scope: cpu_tb.i_mem File: ./instructmem.sv Line: 39
# ** Error: Assertion error.
#    Time: 1450 us  Scope: cpu_tb.i_mem File: ./instructmem.sv Line: 39
# ** Error: Assertion error.
#    Time: 1550 us  Scope: cpu_tb.i_mem File: ./instructmem.sv Line: 39
# ** Error: Assertion error.
#    Time: 1650 us  Scope: cpu_tb.i_mem File: ./instructmem.sv Line: 39
# ** Error: Assertion error.
#    Time: 1750 us  Scope: cpu_tb.i_mem File: ./instructmem.sv Line: 39
# ** Error: Assertion error.
#    Time: 1750 us  Scope: cpu_tb File: ./cpu_tb.sv Line: 78
# ** Error: Assertion error.
#    Time: 1850 us  Scope: cpu_tb.i_mem File: ./instructmem.sv Line: 39
# ** Note: $stop    : ./cpu_tb.sv(182)
#    Time: 1850 us  Iteration: 1  Instance: /cpu_tb
# Break in Module cpu_tb at ./cpu_tb.sv line 182
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:29:16 on Aug 04,2024
# vlog -reportprogress 300 ./adder.sv 
# -- Compiling module adder
# 
# Top level modules:
# 	adder
# End time: 21:29:17 on Aug 04,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:29:17 on Aug 04,2024
# vlog -reportprogress 300 ./alu.sv 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 21:29:17 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:29:17 on Aug 04,2024
# vlog -reportprogress 300 ./and_unit.sv 
# -- Compiling module and_unit
# 
# Top level modules:
# 	and_unit
# End time: 21:29:17 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:29:17 on Aug 04,2024
# vlog -reportprogress 300 ./comparator.sv 
# -- Compiling module comparator
# 
# Top level modules:
# 	comparator
# End time: 21:29:17 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:29:17 on Aug 04,2024
# vlog -reportprogress 300 ./control_unit.sv 
# -- Compiling module control_unit
# 
# Top level modules:
# 	control_unit
# End time: 21:29:17 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:29:17 on Aug 04,2024
# vlog -reportprogress 300 ./cpu.sv 
# -- Compiling module cpu
# 
# Top level modules:
# 	cpu
# End time: 21:29:17 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:29:17 on Aug 04,2024
# vlog -reportprogress 300 ./cpu_tb.sv 
# -- Compiling module cpu_tb
# 
# Top level modules:
# 	cpu_tb
# End time: 21:29:17 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:29:17 on Aug 04,2024
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 21:29:17 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:29:17 on Aug 04,2024
# vlog -reportprogress 300 ./dff.sv 
# -- Compiling module DFF_multi
# -- Compiling module DFF_32
# -- Compiling module DFF_16
# -- Compiling module DFF_4
# -- Compiling module D_FF_en
# -- Compiling module D_FF
# 
# Top level modules:
# 	DFF_multi
# 	DFF_32
# End time: 21:29:17 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:29:17 on Aug 04,2024
# vlog -reportprogress 300 ./forwarding_unit.sv 
# -- Compiling module forwarding_unit
# 
# Top level modules:
# 	forwarding_unit
# End time: 21:29:17 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:29:17 on Aug 04,2024
# vlog -reportprogress 300 ./hazard_detection_unit.sv 
# -- Compiling module hazard_detection_unit
# -- Compiling module branch_predictor
# 
# Top level modules:
# 	hazard_detection_unit
# End time: 21:29:17 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:29:17 on Aug 04,2024
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 21:29:17 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:29:17 on Aug 04,2024
# vlog -reportprogress 300 ./mux_multi_bits.sv 
# -- Compiling module mux64x4_1
# -- Compiling module mux64x2_1
# -- Compiling module mux32x2_1
# -- Compiling module mux5x2_1
# -- Compiling module mux64x32_1
# -- Compiling module mux64x8_1
# -- Compiling module mux4x8_1
# -- Compiling module mux4x2_1
# -- Compiling module mux2x8_1
# -- Compiling module mux2x4_1
# 
# Top level modules:
# 	mux64x4_1
# 	mux64x2_1
# 	mux32x2_1
# 	mux5x2_1
# 	mux64x32_1
# 	mux64x8_1
# 	mux4x8_1
# 	mux4x2_1
# 	mux2x8_1
# 	mux2x4_1
# End time: 21:29:17 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:29:18 on Aug 04,2024
# vlog -reportprogress 300 ./mux_single_bit.sv 
# -- Compiling module mux32_1
# -- Compiling module mux16_1
# -- Compiling module mux8_1
# -- Compiling module mux4_1
# -- Compiling module mux2_1
# 
# Top level modules:
# 	mux32_1
# 	mux8_1
# End time: 21:29:18 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:29:18 on Aug 04,2024
# vlog -reportprogress 300 ./or64_1.sv 
# -- Compiling module zero_check
# -- Compiling module or64_1
# -- Compiling module or32_1
# -- Compiling module or16_1
# -- Compiling module or4_1
# 
# Top level modules:
# 	zero_check
# 	or32_1
# End time: 21:29:18 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:29:18 on Aug 04,2024
# vlog -reportprogress 300 ./or_unit.sv 
# -- Compiling module or_unit
# 
# Top level modules:
# 	or_unit
# End time: 21:29:18 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:29:18 on Aug 04,2024
# vlog -reportprogress 300 ./pipeline_registers.sv 
# -- Compiling module IF_ID_Register
# -- Compiling module ID_EX_Register
# -- Compiling module EX_MEM_Register
# -- Compiling module MEM_WB_Register
# 
# Top level modules:
# 	IF_ID_Register
# 	ID_EX_Register
# 	EX_MEM_Register
# 	MEM_WB_Register
# End time: 21:29:18 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:29:18 on Aug 04,2024
# vlog -reportprogress 300 ./regfile.sv 
# -- Compiling module regfile
# -- Compiling module register
# 
# Top level modules:
# 	regfile
# End time: 21:29:18 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:29:18 on Aug 04,2024
# vlog -reportprogress 300 ./reg_decoder.sv 
# -- Compiling module reg_decoder
# -- Compiling module demux_1_32
# -- Compiling module demux_1_16
# -- Compiling module demux_1_4
# -- Compiling module demux_1_2
# 
# Top level modules:
# 	reg_decoder
# End time: 21:29:18 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:29:18 on Aug 04,2024
# vlog -reportprogress 300 ./ripple_carry_adder_64.sv 
# -- Compiling module ripple_carry_adder_64
# -- Compiling module full_adder
# 
# Top level modules:
# 	ripple_carry_adder_64
# End time: 21:29:18 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:29:18 on Aug 04,2024
# vlog -reportprogress 300 ./sign_extender.sv 
# -- Compiling module sign_extender
# 
# Top level modules:
# 	sign_extender
# End time: 21:29:18 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:29:18 on Aug 04,2024
# vlog -reportprogress 300 ./xor_unit.sv 
# -- Compiling module xor_unit
# 
# Top level modules:
# 	xor_unit
# End time: 21:29:18 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:29:18 on Aug 04,2024
# vlog -reportprogress 300 ./zero_extender.sv 
# -- Compiling module zero_extender
# 
# Top level modules:
# 	zero_extender
# End time: 21:29:18 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 21:29:19 on Aug 04,2024, Elapsed time: 0:01:51
# Errors: 7, Warnings: 3
# vsim -voptargs=""+acc"" -t 1ps -lib work cpu_tb 
# Start time: 21:29:19 on Aug 04,2024
# Loading sv_std.std
# Loading work.cpu_tb
# Loading work.cpu
# Loading work.DFF_multi
# Loading work.adder
# Loading work.ripple_carry_adder_64
# Loading work.or64_1
# Loading work.or16_1
# Loading work.or4_1
# Loading work.mux64x2_1
# Loading work.IF_ID_Register
# Loading work.mux32x2_1
# Loading work.mux5x2_1
# Loading work.zero_extender
# Loading work.sign_extender
# Loading work.regfile
# Loading work.reg_decoder
# Loading work.demux_1_32
# Loading work.demux_1_2
# Loading work.demux_1_16
# Loading work.demux_1_4
# Loading work.mux64x32_1
# Loading work.zero_check
# Loading work.control_unit
# Loading work.hazard_detection_unit
# Loading work.comparator
# Loading work.branch_predictor
# Loading work.ID_EX_Register
# Loading work.mux64x4_1
# Loading work.alu
# Loading work.and_unit
# Loading work.or_unit
# Loading work.xor_unit
# Loading work.mux64x8_1
# Loading work.mux4x8_1
# Loading work.forwarding_unit
# Loading work.EX_MEM_Register
# Loading work.MEM_WB_Register
# Loading work.instructmem
# Loading work.datamem
# Loading work.D_FF_en
# Loading work.D_FF
# Loading work.full_adder
# Loading work.mux2_1
# Loading work.mux32_1
# Loading work.mux16_1
# Loading work.mux4_1
# Loading work.register
# Loading work.DFF_16
# Loading work.DFF_4
# Loading work.mux8_1
# ** Warning: Design size of 13852 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Tim  Hostname: DESKTOP-BNJMS9L  ProcessID: 16096
#           Attempting to use alternate WLF file "./wlftb6n0nc".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftb6n0nc
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: test03_CbzB
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:31:02 on Aug 04,2024
# vlog -reportprogress 300 ./adder.sv 
# -- Compiling module adder
# 
# Top level modules:
# 	adder
# End time: 21:31:02 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:31:02 on Aug 04,2024
# vlog -reportprogress 300 ./alu.sv 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 21:31:02 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:31:02 on Aug 04,2024
# vlog -reportprogress 300 ./and_unit.sv 
# -- Compiling module and_unit
# 
# Top level modules:
# 	and_unit
# End time: 21:31:02 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:31:02 on Aug 04,2024
# vlog -reportprogress 300 ./comparator.sv 
# -- Compiling module comparator
# 
# Top level modules:
# 	comparator
# End time: 21:31:02 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:31:02 on Aug 04,2024
# vlog -reportprogress 300 ./control_unit.sv 
# -- Compiling module control_unit
# 
# Top level modules:
# 	control_unit
# End time: 21:31:02 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:31:02 on Aug 04,2024
# vlog -reportprogress 300 ./cpu.sv 
# -- Compiling module cpu
# 
# Top level modules:
# 	cpu
# End time: 21:31:02 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:31:02 on Aug 04,2024
# vlog -reportprogress 300 ./cpu_tb.sv 
# -- Compiling module cpu_tb
# 
# Top level modules:
# 	cpu_tb
# End time: 21:31:02 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:31:02 on Aug 04,2024
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 21:31:02 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:31:02 on Aug 04,2024
# vlog -reportprogress 300 ./dff.sv 
# -- Compiling module DFF_multi
# -- Compiling module DFF_32
# -- Compiling module DFF_16
# -- Compiling module DFF_4
# -- Compiling module D_FF_en
# -- Compiling module D_FF
# 
# Top level modules:
# 	DFF_multi
# 	DFF_32
# End time: 21:31:02 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:31:02 on Aug 04,2024
# vlog -reportprogress 300 ./forwarding_unit.sv 
# -- Compiling module forwarding_unit
# 
# Top level modules:
# 	forwarding_unit
# End time: 21:31:02 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:31:02 on Aug 04,2024
# vlog -reportprogress 300 ./hazard_detection_unit.sv 
# -- Compiling module hazard_detection_unit
# -- Compiling module branch_predictor
# 
# Top level modules:
# 	hazard_detection_unit
# End time: 21:31:03 on Aug 04,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:31:03 on Aug 04,2024
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 21:31:03 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:31:03 on Aug 04,2024
# vlog -reportprogress 300 ./mux_multi_bits.sv 
# -- Compiling module mux64x4_1
# -- Compiling module mux64x2_1
# -- Compiling module mux32x2_1
# -- Compiling module mux5x2_1
# -- Compiling module mux64x32_1
# -- Compiling module mux64x8_1
# -- Compiling module mux4x8_1
# -- Compiling module mux4x2_1
# -- Compiling module mux2x8_1
# -- Compiling module mux2x4_1
# 
# Top level modules:
# 	mux64x4_1
# 	mux64x2_1
# 	mux32x2_1
# 	mux5x2_1
# 	mux64x32_1
# 	mux64x8_1
# 	mux4x8_1
# 	mux4x2_1
# 	mux2x8_1
# 	mux2x4_1
# End time: 21:31:03 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:31:03 on Aug 04,2024
# vlog -reportprogress 300 ./mux_single_bit.sv 
# -- Compiling module mux32_1
# -- Compiling module mux16_1
# -- Compiling module mux8_1
# -- Compiling module mux4_1
# -- Compiling module mux2_1
# 
# Top level modules:
# 	mux32_1
# 	mux8_1
# End time: 21:31:03 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:31:03 on Aug 04,2024
# vlog -reportprogress 300 ./or64_1.sv 
# -- Compiling module zero_check
# -- Compiling module or64_1
# -- Compiling module or32_1
# -- Compiling module or16_1
# -- Compiling module or4_1
# 
# Top level modules:
# 	zero_check
# 	or32_1
# End time: 21:31:03 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:31:03 on Aug 04,2024
# vlog -reportprogress 300 ./or_unit.sv 
# -- Compiling module or_unit
# 
# Top level modules:
# 	or_unit
# End time: 21:31:03 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:31:03 on Aug 04,2024
# vlog -reportprogress 300 ./pipeline_registers.sv 
# -- Compiling module IF_ID_Register
# -- Compiling module ID_EX_Register
# -- Compiling module EX_MEM_Register
# -- Compiling module MEM_WB_Register
# 
# Top level modules:
# 	IF_ID_Register
# 	ID_EX_Register
# 	EX_MEM_Register
# 	MEM_WB_Register
# End time: 21:31:03 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:31:03 on Aug 04,2024
# vlog -reportprogress 300 ./regfile.sv 
# -- Compiling module regfile
# -- Compiling module register
# 
# Top level modules:
# 	regfile
# End time: 21:31:03 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:31:03 on Aug 04,2024
# vlog -reportprogress 300 ./reg_decoder.sv 
# -- Compiling module reg_decoder
# -- Compiling module demux_1_32
# -- Compiling module demux_1_16
# -- Compiling module demux_1_4
# -- Compiling module demux_1_2
# 
# Top level modules:
# 	reg_decoder
# End time: 21:31:03 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:31:03 on Aug 04,2024
# vlog -reportprogress 300 ./ripple_carry_adder_64.sv 
# -- Compiling module ripple_carry_adder_64
# -- Compiling module full_adder
# 
# Top level modules:
# 	ripple_carry_adder_64
# End time: 21:31:03 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:31:03 on Aug 04,2024
# vlog -reportprogress 300 ./sign_extender.sv 
# -- Compiling module sign_extender
# 
# Top level modules:
# 	sign_extender
# End time: 21:31:03 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:31:03 on Aug 04,2024
# vlog -reportprogress 300 ./xor_unit.sv 
# -- Compiling module xor_unit
# 
# Top level modules:
# 	xor_unit
# End time: 21:31:04 on Aug 04,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:31:04 on Aug 04,2024
# vlog -reportprogress 300 ./zero_extender.sv 
# -- Compiling module zero_extender
# 
# Top level modules:
# 	zero_extender
# End time: 21:31:04 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 21:31:05 on Aug 04,2024, Elapsed time: 0:01:46
# Errors: 0, Warnings: 3
# vsim -voptargs=""+acc"" -t 1ps -lib work cpu_tb 
# Start time: 21:31:05 on Aug 04,2024
# Loading sv_std.std
# Loading work.cpu_tb
# Loading work.cpu
# Loading work.DFF_multi
# Loading work.adder
# Loading work.ripple_carry_adder_64
# Loading work.or64_1
# Loading work.or16_1
# Loading work.or4_1
# Loading work.mux64x2_1
# Loading work.IF_ID_Register
# Loading work.mux32x2_1
# Loading work.mux5x2_1
# Loading work.zero_extender
# Loading work.sign_extender
# Loading work.regfile
# Loading work.reg_decoder
# Loading work.demux_1_32
# Loading work.demux_1_2
# Loading work.demux_1_16
# Loading work.demux_1_4
# Loading work.mux64x32_1
# Loading work.zero_check
# Loading work.control_unit
# Loading work.hazard_detection_unit
# Loading work.comparator
# Loading work.branch_predictor
# Loading work.ID_EX_Register
# Loading work.mux64x4_1
# Loading work.alu
# Loading work.and_unit
# Loading work.or_unit
# Loading work.xor_unit
# Loading work.mux64x8_1
# Loading work.mux4x8_1
# Loading work.forwarding_unit
# Loading work.EX_MEM_Register
# Loading work.MEM_WB_Register
# Loading work.instructmem
# Loading work.datamem
# Loading work.D_FF_en
# Loading work.D_FF
# Loading work.full_adder
# Loading work.mux2_1
# Loading work.mux32_1
# Loading work.mux16_1
# Loading work.mux4_1
# Loading work.register
# Loading work.DFF_16
# Loading work.DFF_4
# Loading work.mux8_1
# ** Warning: Design size of 13852 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Tim  Hostname: DESKTOP-BNJMS9L  ProcessID: 16096
#           Attempting to use alternate WLF file "./wlftxztqx7".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftxztqx7
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: test03_CbzB
# ** Error: Assertion error.
#    Time: 250 us  Scope: cpu_tb.i_mem File: ./instructmem.sv Line: 39
# ** Error: Assertion error.
#    Time: 350 us  Scope: cpu_tb.i_mem File: ./instructmem.sv Line: 39
# ** Error: Assertion error.
#    Time: 450 us  Scope: cpu_tb.i_mem File: ./instructmem.sv Line: 39
# ** Error: Assertion error.
#    Time: 550 us  Scope: cpu_tb.i_mem File: ./instructmem.sv Line: 39
# ** Error: Assertion error.
#    Time: 650 us  Scope: cpu_tb.i_mem File: ./instructmem.sv Line: 39
# ** Error: Assertion error.
#    Time: 650 us  Scope: cpu_tb File: ./cpu_tb.sv Line: 78
# ** Error: Assertion error.
#    Time: 750 us  Scope: cpu_tb.i_mem File: ./instructmem.sv Line: 39
# ** Note: $stop    : ./cpu_tb.sv(182)
#    Time: 750 us  Iteration: 1  Instance: /cpu_tb
# Break in Module cpu_tb at ./cpu_tb.sv line 182
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:31:54 on Aug 04,2024
# vlog -reportprogress 300 ./adder.sv 
# -- Compiling module adder
# 
# Top level modules:
# 	adder
# End time: 21:31:54 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:31:54 on Aug 04,2024
# vlog -reportprogress 300 ./alu.sv 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 21:31:54 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:31:54 on Aug 04,2024
# vlog -reportprogress 300 ./and_unit.sv 
# -- Compiling module and_unit
# 
# Top level modules:
# 	and_unit
# End time: 21:31:54 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:31:54 on Aug 04,2024
# vlog -reportprogress 300 ./comparator.sv 
# -- Compiling module comparator
# 
# Top level modules:
# 	comparator
# End time: 21:31:54 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:31:54 on Aug 04,2024
# vlog -reportprogress 300 ./control_unit.sv 
# -- Compiling module control_unit
# 
# Top level modules:
# 	control_unit
# End time: 21:31:54 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:31:54 on Aug 04,2024
# vlog -reportprogress 300 ./cpu.sv 
# -- Compiling module cpu
# 
# Top level modules:
# 	cpu
# End time: 21:31:54 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:31:54 on Aug 04,2024
# vlog -reportprogress 300 ./cpu_tb.sv 
# -- Compiling module cpu_tb
# 
# Top level modules:
# 	cpu_tb
# End time: 21:31:54 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:31:54 on Aug 04,2024
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 21:31:54 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:31:54 on Aug 04,2024
# vlog -reportprogress 300 ./dff.sv 
# -- Compiling module DFF_multi
# -- Compiling module DFF_32
# -- Compiling module DFF_16
# -- Compiling module DFF_4
# -- Compiling module D_FF_en
# -- Compiling module D_FF
# 
# Top level modules:
# 	DFF_multi
# 	DFF_32
# End time: 21:31:54 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:31:55 on Aug 04,2024
# vlog -reportprogress 300 ./forwarding_unit.sv 
# -- Compiling module forwarding_unit
# 
# Top level modules:
# 	forwarding_unit
# End time: 21:31:55 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:31:55 on Aug 04,2024
# vlog -reportprogress 300 ./hazard_detection_unit.sv 
# -- Compiling module hazard_detection_unit
# -- Compiling module branch_predictor
# 
# Top level modules:
# 	hazard_detection_unit
# End time: 21:31:55 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:31:55 on Aug 04,2024
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 21:31:55 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:31:55 on Aug 04,2024
# vlog -reportprogress 300 ./mux_multi_bits.sv 
# -- Compiling module mux64x4_1
# -- Compiling module mux64x2_1
# -- Compiling module mux32x2_1
# -- Compiling module mux5x2_1
# -- Compiling module mux64x32_1
# -- Compiling module mux64x8_1
# -- Compiling module mux4x8_1
# -- Compiling module mux4x2_1
# -- Compiling module mux2x8_1
# -- Compiling module mux2x4_1
# 
# Top level modules:
# 	mux64x4_1
# 	mux64x2_1
# 	mux32x2_1
# 	mux5x2_1
# 	mux64x32_1
# 	mux64x8_1
# 	mux4x8_1
# 	mux4x2_1
# 	mux2x8_1
# 	mux2x4_1
# End time: 21:31:55 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:31:55 on Aug 04,2024
# vlog -reportprogress 300 ./mux_single_bit.sv 
# -- Compiling module mux32_1
# -- Compiling module mux16_1
# -- Compiling module mux8_1
# -- Compiling module mux4_1
# -- Compiling module mux2_1
# 
# Top level modules:
# 	mux32_1
# 	mux8_1
# End time: 21:31:55 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:31:55 on Aug 04,2024
# vlog -reportprogress 300 ./or64_1.sv 
# -- Compiling module zero_check
# -- Compiling module or64_1
# -- Compiling module or32_1
# -- Compiling module or16_1
# -- Compiling module or4_1
# 
# Top level modules:
# 	zero_check
# 	or32_1
# End time: 21:31:55 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:31:55 on Aug 04,2024
# vlog -reportprogress 300 ./or_unit.sv 
# -- Compiling module or_unit
# 
# Top level modules:
# 	or_unit
# End time: 21:31:55 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:31:55 on Aug 04,2024
# vlog -reportprogress 300 ./pipeline_registers.sv 
# -- Compiling module IF_ID_Register
# -- Compiling module ID_EX_Register
# -- Compiling module EX_MEM_Register
# -- Compiling module MEM_WB_Register
# 
# Top level modules:
# 	IF_ID_Register
# 	ID_EX_Register
# 	EX_MEM_Register
# 	MEM_WB_Register
# End time: 21:31:55 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:31:55 on Aug 04,2024
# vlog -reportprogress 300 ./regfile.sv 
# -- Compiling module regfile
# -- Compiling module register
# 
# Top level modules:
# 	regfile
# End time: 21:31:55 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:31:55 on Aug 04,2024
# vlog -reportprogress 300 ./reg_decoder.sv 
# -- Compiling module reg_decoder
# -- Compiling module demux_1_32
# -- Compiling module demux_1_16
# -- Compiling module demux_1_4
# -- Compiling module demux_1_2
# 
# Top level modules:
# 	reg_decoder
# End time: 21:31:55 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:31:55 on Aug 04,2024
# vlog -reportprogress 300 ./ripple_carry_adder_64.sv 
# -- Compiling module ripple_carry_adder_64
# -- Compiling module full_adder
# 
# Top level modules:
# 	ripple_carry_adder_64
# End time: 21:31:56 on Aug 04,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:31:56 on Aug 04,2024
# vlog -reportprogress 300 ./sign_extender.sv 
# -- Compiling module sign_extender
# 
# Top level modules:
# 	sign_extender
# End time: 21:31:56 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:31:56 on Aug 04,2024
# vlog -reportprogress 300 ./xor_unit.sv 
# -- Compiling module xor_unit
# 
# Top level modules:
# 	xor_unit
# End time: 21:31:56 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:31:56 on Aug 04,2024
# vlog -reportprogress 300 ./zero_extender.sv 
# -- Compiling module zero_extender
# 
# Top level modules:
# 	zero_extender
# End time: 21:31:56 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 21:31:57 on Aug 04,2024, Elapsed time: 0:00:52
# Errors: 7, Warnings: 3
# vsim -voptargs=""+acc"" -t 1ps -lib work cpu_tb 
# Start time: 21:31:57 on Aug 04,2024
# Loading sv_std.std
# Loading work.cpu_tb
# Loading work.cpu
# Loading work.DFF_multi
# Loading work.adder
# Loading work.ripple_carry_adder_64
# Loading work.or64_1
# Loading work.or16_1
# Loading work.or4_1
# Loading work.mux64x2_1
# Loading work.IF_ID_Register
# Loading work.mux32x2_1
# Loading work.mux5x2_1
# Loading work.zero_extender
# Loading work.sign_extender
# Loading work.regfile
# Loading work.reg_decoder
# Loading work.demux_1_32
# Loading work.demux_1_2
# Loading work.demux_1_16
# Loading work.demux_1_4
# Loading work.mux64x32_1
# Loading work.zero_check
# Loading work.control_unit
# Loading work.hazard_detection_unit
# Loading work.comparator
# Loading work.branch_predictor
# Loading work.ID_EX_Register
# Loading work.mux64x4_1
# Loading work.alu
# Loading work.and_unit
# Loading work.or_unit
# Loading work.xor_unit
# Loading work.mux64x8_1
# Loading work.mux4x8_1
# Loading work.forwarding_unit
# Loading work.EX_MEM_Register
# Loading work.MEM_WB_Register
# Loading work.instructmem
# Loading work.datamem
# Loading work.D_FF_en
# Loading work.D_FF
# Loading work.full_adder
# Loading work.mux2_1
# Loading work.mux32_1
# Loading work.mux16_1
# Loading work.mux4_1
# Loading work.register
# Loading work.DFF_16
# Loading work.DFF_4
# Loading work.mux8_1
# ** Warning: Design size of 13852 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Tim  Hostname: DESKTOP-BNJMS9L  ProcessID: 16096
#           Attempting to use alternate WLF file "./wlftekgmvz".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftekgmvz
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: test03_CbzB
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:34:40 on Aug 04,2024
# vlog -reportprogress 300 ./adder.sv 
# -- Compiling module adder
# 
# Top level modules:
# 	adder
# End time: 21:34:41 on Aug 04,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:34:41 on Aug 04,2024
# vlog -reportprogress 300 ./alu.sv 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 21:34:41 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:34:41 on Aug 04,2024
# vlog -reportprogress 300 ./and_unit.sv 
# -- Compiling module and_unit
# 
# Top level modules:
# 	and_unit
# End time: 21:34:41 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:34:41 on Aug 04,2024
# vlog -reportprogress 300 ./comparator.sv 
# -- Compiling module comparator
# 
# Top level modules:
# 	comparator
# End time: 21:34:41 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:34:41 on Aug 04,2024
# vlog -reportprogress 300 ./control_unit.sv 
# -- Compiling module control_unit
# 
# Top level modules:
# 	control_unit
# End time: 21:34:41 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:34:41 on Aug 04,2024
# vlog -reportprogress 300 ./cpu.sv 
# -- Compiling module cpu
# 
# Top level modules:
# 	cpu
# End time: 21:34:41 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:34:41 on Aug 04,2024
# vlog -reportprogress 300 ./cpu_tb.sv 
# -- Compiling module cpu_tb
# 
# Top level modules:
# 	cpu_tb
# End time: 21:34:41 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:34:41 on Aug 04,2024
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 21:34:41 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:34:41 on Aug 04,2024
# vlog -reportprogress 300 ./dff.sv 
# -- Compiling module DFF_multi
# -- Compiling module DFF_32
# -- Compiling module DFF_16
# -- Compiling module DFF_4
# -- Compiling module D_FF_en
# -- Compiling module D_FF
# 
# Top level modules:
# 	DFF_multi
# 	DFF_32
# End time: 21:34:41 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:34:41 on Aug 04,2024
# vlog -reportprogress 300 ./forwarding_unit.sv 
# -- Compiling module forwarding_unit
# 
# Top level modules:
# 	forwarding_unit
# End time: 21:34:41 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:34:41 on Aug 04,2024
# vlog -reportprogress 300 ./hazard_detection_unit.sv 
# -- Compiling module hazard_detection_unit
# -- Compiling module branch_predictor
# 
# Top level modules:
# 	hazard_detection_unit
# End time: 21:34:41 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:34:41 on Aug 04,2024
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 21:34:41 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:34:41 on Aug 04,2024
# vlog -reportprogress 300 ./mux_multi_bits.sv 
# -- Compiling module mux64x4_1
# -- Compiling module mux64x2_1
# -- Compiling module mux32x2_1
# -- Compiling module mux5x2_1
# -- Compiling module mux64x32_1
# -- Compiling module mux64x8_1
# -- Compiling module mux4x8_1
# -- Compiling module mux4x2_1
# -- Compiling module mux2x8_1
# -- Compiling module mux2x4_1
# 
# Top level modules:
# 	mux64x4_1
# 	mux64x2_1
# 	mux32x2_1
# 	mux5x2_1
# 	mux64x32_1
# 	mux64x8_1
# 	mux4x8_1
# 	mux4x2_1
# 	mux2x8_1
# 	mux2x4_1
# End time: 21:34:42 on Aug 04,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:34:42 on Aug 04,2024
# vlog -reportprogress 300 ./mux_single_bit.sv 
# -- Compiling module mux32_1
# -- Compiling module mux16_1
# -- Compiling module mux8_1
# -- Compiling module mux4_1
# -- Compiling module mux2_1
# 
# Top level modules:
# 	mux32_1
# 	mux8_1
# End time: 21:34:42 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:34:42 on Aug 04,2024
# vlog -reportprogress 300 ./or64_1.sv 
# -- Compiling module zero_check
# -- Compiling module or64_1
# -- Compiling module or32_1
# -- Compiling module or16_1
# -- Compiling module or4_1
# 
# Top level modules:
# 	zero_check
# 	or32_1
# End time: 21:34:42 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:34:42 on Aug 04,2024
# vlog -reportprogress 300 ./or_unit.sv 
# -- Compiling module or_unit
# 
# Top level modules:
# 	or_unit
# End time: 21:34:42 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:34:42 on Aug 04,2024
# vlog -reportprogress 300 ./pipeline_registers.sv 
# -- Compiling module IF_ID_Register
# -- Compiling module ID_EX_Register
# -- Compiling module EX_MEM_Register
# -- Compiling module MEM_WB_Register
# 
# Top level modules:
# 	IF_ID_Register
# 	ID_EX_Register
# 	EX_MEM_Register
# 	MEM_WB_Register
# End time: 21:34:42 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:34:42 on Aug 04,2024
# vlog -reportprogress 300 ./regfile.sv 
# -- Compiling module regfile
# -- Compiling module register
# 
# Top level modules:
# 	regfile
# End time: 21:34:42 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:34:42 on Aug 04,2024
# vlog -reportprogress 300 ./reg_decoder.sv 
# -- Compiling module reg_decoder
# -- Compiling module demux_1_32
# -- Compiling module demux_1_16
# -- Compiling module demux_1_4
# -- Compiling module demux_1_2
# 
# Top level modules:
# 	reg_decoder
# End time: 21:34:42 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:34:42 on Aug 04,2024
# vlog -reportprogress 300 ./ripple_carry_adder_64.sv 
# -- Compiling module ripple_carry_adder_64
# -- Compiling module full_adder
# 
# Top level modules:
# 	ripple_carry_adder_64
# End time: 21:34:42 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:34:42 on Aug 04,2024
# vlog -reportprogress 300 ./sign_extender.sv 
# -- Compiling module sign_extender
# 
# Top level modules:
# 	sign_extender
# End time: 21:34:42 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:34:42 on Aug 04,2024
# vlog -reportprogress 300 ./xor_unit.sv 
# -- Compiling module xor_unit
# 
# Top level modules:
# 	xor_unit
# End time: 21:34:42 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:34:42 on Aug 04,2024
# vlog -reportprogress 300 ./zero_extender.sv 
# -- Compiling module zero_extender
# 
# Top level modules:
# 	zero_extender
# End time: 21:34:42 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 21:34:43 on Aug 04,2024, Elapsed time: 0:02:46
# Errors: 0, Warnings: 3
# vsim -voptargs=""+acc"" -t 1ps -lib work cpu_tb 
# Start time: 21:34:43 on Aug 04,2024
# Loading sv_std.std
# Loading work.cpu_tb
# Loading work.cpu
# Loading work.DFF_multi
# Loading work.adder
# Loading work.ripple_carry_adder_64
# Loading work.or64_1
# Loading work.or16_1
# Loading work.or4_1
# Loading work.mux64x2_1
# Loading work.IF_ID_Register
# Loading work.mux32x2_1
# Loading work.mux5x2_1
# Loading work.zero_extender
# Loading work.sign_extender
# Loading work.regfile
# Loading work.reg_decoder
# Loading work.demux_1_32
# Loading work.demux_1_2
# Loading work.demux_1_16
# Loading work.demux_1_4
# Loading work.mux64x32_1
# Loading work.zero_check
# Loading work.control_unit
# Loading work.hazard_detection_unit
# Loading work.comparator
# Loading work.branch_predictor
# Loading work.ID_EX_Register
# Loading work.mux64x4_1
# Loading work.alu
# Loading work.and_unit
# Loading work.or_unit
# Loading work.xor_unit
# Loading work.mux64x8_1
# Loading work.mux4x8_1
# Loading work.forwarding_unit
# Loading work.EX_MEM_Register
# Loading work.MEM_WB_Register
# Loading work.instructmem
# Loading work.datamem
# Loading work.D_FF_en
# Loading work.D_FF
# Loading work.full_adder
# Loading work.mux2_1
# Loading work.mux32_1
# Loading work.mux16_1
# Loading work.mux4_1
# Loading work.register
# Loading work.DFF_16
# Loading work.DFF_4
# Loading work.mux8_1
# ** Warning: Design size of 13852 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Tim  Hostname: DESKTOP-BNJMS9L  ProcessID: 16096
#           Attempting to use alternate WLF file "./wlft4vx1v6".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft4vx1v6
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: test03_CbzB
# ** Error: Assertion error.
#    Time: 2550 us  Scope: cpu_tb File: ./cpu_tb.sv Line: 78
# ** Note: $stop    : ./cpu_tb.sv(182)
#    Time: 2650 us  Iteration: 1  Instance: /cpu_tb
# Break in Module cpu_tb at ./cpu_tb.sv line 182
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:35:11 on Aug 04,2024
# vlog -reportprogress 300 ./adder.sv 
# -- Compiling module adder
# 
# Top level modules:
# 	adder
# End time: 21:35:11 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:35:11 on Aug 04,2024
# vlog -reportprogress 300 ./alu.sv 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 21:35:11 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:35:11 on Aug 04,2024
# vlog -reportprogress 300 ./and_unit.sv 
# -- Compiling module and_unit
# 
# Top level modules:
# 	and_unit
# End time: 21:35:11 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:35:11 on Aug 04,2024
# vlog -reportprogress 300 ./comparator.sv 
# -- Compiling module comparator
# 
# Top level modules:
# 	comparator
# End time: 21:35:11 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:35:11 on Aug 04,2024
# vlog -reportprogress 300 ./control_unit.sv 
# -- Compiling module control_unit
# 
# Top level modules:
# 	control_unit
# End time: 21:35:11 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:35:11 on Aug 04,2024
# vlog -reportprogress 300 ./cpu.sv 
# -- Compiling module cpu
# 
# Top level modules:
# 	cpu
# End time: 21:35:11 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:35:11 on Aug 04,2024
# vlog -reportprogress 300 ./cpu_tb.sv 
# -- Compiling module cpu_tb
# 
# Top level modules:
# 	cpu_tb
# End time: 21:35:11 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:35:11 on Aug 04,2024
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 21:35:11 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:35:11 on Aug 04,2024
# vlog -reportprogress 300 ./dff.sv 
# -- Compiling module DFF_multi
# -- Compiling module DFF_32
# -- Compiling module DFF_16
# -- Compiling module DFF_4
# -- Compiling module D_FF_en
# -- Compiling module D_FF
# 
# Top level modules:
# 	DFF_multi
# 	DFF_32
# End time: 21:35:11 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:35:11 on Aug 04,2024
# vlog -reportprogress 300 ./forwarding_unit.sv 
# -- Compiling module forwarding_unit
# 
# Top level modules:
# 	forwarding_unit
# End time: 21:35:11 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:35:11 on Aug 04,2024
# vlog -reportprogress 300 ./hazard_detection_unit.sv 
# -- Compiling module hazard_detection_unit
# -- Compiling module branch_predictor
# 
# Top level modules:
# 	hazard_detection_unit
# End time: 21:35:11 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:35:11 on Aug 04,2024
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 21:35:11 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:35:11 on Aug 04,2024
# vlog -reportprogress 300 ./mux_multi_bits.sv 
# -- Compiling module mux64x4_1
# -- Compiling module mux64x2_1
# -- Compiling module mux32x2_1
# -- Compiling module mux5x2_1
# -- Compiling module mux64x32_1
# -- Compiling module mux64x8_1
# -- Compiling module mux4x8_1
# -- Compiling module mux4x2_1
# -- Compiling module mux2x8_1
# -- Compiling module mux2x4_1
# 
# Top level modules:
# 	mux64x4_1
# 	mux64x2_1
# 	mux32x2_1
# 	mux5x2_1
# 	mux64x32_1
# 	mux64x8_1
# 	mux4x8_1
# 	mux4x2_1
# 	mux2x8_1
# 	mux2x4_1
# End time: 21:35:12 on Aug 04,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:35:12 on Aug 04,2024
# vlog -reportprogress 300 ./mux_single_bit.sv 
# -- Compiling module mux32_1
# -- Compiling module mux16_1
# -- Compiling module mux8_1
# -- Compiling module mux4_1
# -- Compiling module mux2_1
# 
# Top level modules:
# 	mux32_1
# 	mux8_1
# End time: 21:35:12 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:35:12 on Aug 04,2024
# vlog -reportprogress 300 ./or64_1.sv 
# -- Compiling module zero_check
# -- Compiling module or64_1
# -- Compiling module or32_1
# -- Compiling module or16_1
# -- Compiling module or4_1
# 
# Top level modules:
# 	zero_check
# 	or32_1
# End time: 21:35:12 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:35:12 on Aug 04,2024
# vlog -reportprogress 300 ./or_unit.sv 
# -- Compiling module or_unit
# 
# Top level modules:
# 	or_unit
# End time: 21:35:12 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:35:12 on Aug 04,2024
# vlog -reportprogress 300 ./pipeline_registers.sv 
# -- Compiling module IF_ID_Register
# -- Compiling module ID_EX_Register
# -- Compiling module EX_MEM_Register
# -- Compiling module MEM_WB_Register
# 
# Top level modules:
# 	IF_ID_Register
# 	ID_EX_Register
# 	EX_MEM_Register
# 	MEM_WB_Register
# End time: 21:35:12 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:35:12 on Aug 04,2024
# vlog -reportprogress 300 ./regfile.sv 
# -- Compiling module regfile
# -- Compiling module register
# 
# Top level modules:
# 	regfile
# End time: 21:35:12 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:35:12 on Aug 04,2024
# vlog -reportprogress 300 ./reg_decoder.sv 
# -- Compiling module reg_decoder
# -- Compiling module demux_1_32
# -- Compiling module demux_1_16
# -- Compiling module demux_1_4
# -- Compiling module demux_1_2
# 
# Top level modules:
# 	reg_decoder
# End time: 21:35:12 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:35:12 on Aug 04,2024
# vlog -reportprogress 300 ./ripple_carry_adder_64.sv 
# -- Compiling module ripple_carry_adder_64
# -- Compiling module full_adder
# 
# Top level modules:
# 	ripple_carry_adder_64
# End time: 21:35:12 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:35:12 on Aug 04,2024
# vlog -reportprogress 300 ./sign_extender.sv 
# -- Compiling module sign_extender
# 
# Top level modules:
# 	sign_extender
# End time: 21:35:12 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:35:12 on Aug 04,2024
# vlog -reportprogress 300 ./xor_unit.sv 
# -- Compiling module xor_unit
# 
# Top level modules:
# 	xor_unit
# End time: 21:35:12 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:35:12 on Aug 04,2024
# vlog -reportprogress 300 ./zero_extender.sv 
# -- Compiling module zero_extender
# 
# Top level modules:
# 	zero_extender
# End time: 21:35:12 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 21:35:13 on Aug 04,2024, Elapsed time: 0:00:30
# Errors: 1, Warnings: 3
# vsim -voptargs=""+acc"" -t 1ps -lib work cpu_tb 
# Start time: 21:35:13 on Aug 04,2024
# Loading sv_std.std
# Loading work.cpu_tb
# Loading work.cpu
# Loading work.DFF_multi
# Loading work.adder
# Loading work.ripple_carry_adder_64
# Loading work.or64_1
# Loading work.or16_1
# Loading work.or4_1
# Loading work.mux64x2_1
# Loading work.IF_ID_Register
# Loading work.mux32x2_1
# Loading work.mux5x2_1
# Loading work.zero_extender
# Loading work.sign_extender
# Loading work.regfile
# Loading work.reg_decoder
# Loading work.demux_1_32
# Loading work.demux_1_2
# Loading work.demux_1_16
# Loading work.demux_1_4
# Loading work.mux64x32_1
# Loading work.zero_check
# Loading work.control_unit
# Loading work.hazard_detection_unit
# Loading work.comparator
# Loading work.branch_predictor
# Loading work.ID_EX_Register
# Loading work.mux64x4_1
# Loading work.alu
# Loading work.and_unit
# Loading work.or_unit
# Loading work.xor_unit
# Loading work.mux64x8_1
# Loading work.mux4x8_1
# Loading work.forwarding_unit
# Loading work.EX_MEM_Register
# Loading work.MEM_WB_Register
# Loading work.instructmem
# Loading work.datamem
# Loading work.D_FF_en
# Loading work.D_FF
# Loading work.full_adder
# Loading work.mux2_1
# Loading work.mux32_1
# Loading work.mux16_1
# Loading work.mux4_1
# Loading work.register
# Loading work.DFF_16
# Loading work.DFF_4
# Loading work.mux8_1
# ** Warning: Design size of 13852 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Tim  Hostname: DESKTOP-BNJMS9L  ProcessID: 16096
#           Attempting to use alternate WLF file "./wlftkcky5i".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftkcky5i
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: test01_AddiB
# Running benchmark: test02_AddsSubs
# Running benchmark: test03_CbzB
# ** Error: Assertion error.
#    Time: 5150 us  Scope: cpu_tb File: ./cpu_tb.sv Line: 78
# ** Note: $stop    : ./cpu_tb.sv(182)
#    Time: 5250 us  Iteration: 1  Instance: /cpu_tb
# Break in Module cpu_tb at ./cpu_tb.sv line 182
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:36:22 on Aug 04,2024
# vlog -reportprogress 300 ./adder.sv 
# -- Compiling module adder
# 
# Top level modules:
# 	adder
# End time: 21:36:22 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:36:22 on Aug 04,2024
# vlog -reportprogress 300 ./alu.sv 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 21:36:22 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:36:22 on Aug 04,2024
# vlog -reportprogress 300 ./and_unit.sv 
# -- Compiling module and_unit
# 
# Top level modules:
# 	and_unit
# End time: 21:36:22 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:36:22 on Aug 04,2024
# vlog -reportprogress 300 ./comparator.sv 
# -- Compiling module comparator
# 
# Top level modules:
# 	comparator
# End time: 21:36:22 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:36:22 on Aug 04,2024
# vlog -reportprogress 300 ./control_unit.sv 
# -- Compiling module control_unit
# 
# Top level modules:
# 	control_unit
# End time: 21:36:22 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:36:22 on Aug 04,2024
# vlog -reportprogress 300 ./cpu.sv 
# -- Compiling module cpu
# 
# Top level modules:
# 	cpu
# End time: 21:36:22 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:36:22 on Aug 04,2024
# vlog -reportprogress 300 ./cpu_tb.sv 
# -- Compiling module cpu_tb
# 
# Top level modules:
# 	cpu_tb
# End time: 21:36:22 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:36:22 on Aug 04,2024
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 21:36:23 on Aug 04,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:36:23 on Aug 04,2024
# vlog -reportprogress 300 ./dff.sv 
# -- Compiling module DFF_multi
# -- Compiling module DFF_32
# -- Compiling module DFF_16
# -- Compiling module DFF_4
# -- Compiling module D_FF_en
# -- Compiling module D_FF
# 
# Top level modules:
# 	DFF_multi
# 	DFF_32
# End time: 21:36:23 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:36:23 on Aug 04,2024
# vlog -reportprogress 300 ./forwarding_unit.sv 
# -- Compiling module forwarding_unit
# 
# Top level modules:
# 	forwarding_unit
# End time: 21:36:23 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:36:23 on Aug 04,2024
# vlog -reportprogress 300 ./hazard_detection_unit.sv 
# -- Compiling module hazard_detection_unit
# -- Compiling module branch_predictor
# 
# Top level modules:
# 	hazard_detection_unit
# End time: 21:36:23 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:36:23 on Aug 04,2024
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 21:36:23 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:36:23 on Aug 04,2024
# vlog -reportprogress 300 ./mux_multi_bits.sv 
# -- Compiling module mux64x4_1
# -- Compiling module mux64x2_1
# -- Compiling module mux32x2_1
# -- Compiling module mux5x2_1
# -- Compiling module mux64x32_1
# -- Compiling module mux64x8_1
# -- Compiling module mux4x8_1
# -- Compiling module mux4x2_1
# -- Compiling module mux2x8_1
# -- Compiling module mux2x4_1
# 
# Top level modules:
# 	mux64x4_1
# 	mux64x2_1
# 	mux32x2_1
# 	mux5x2_1
# 	mux64x32_1
# 	mux64x8_1
# 	mux4x8_1
# 	mux4x2_1
# 	mux2x8_1
# 	mux2x4_1
# End time: 21:36:23 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:36:23 on Aug 04,2024
# vlog -reportprogress 300 ./mux_single_bit.sv 
# -- Compiling module mux32_1
# -- Compiling module mux16_1
# -- Compiling module mux8_1
# -- Compiling module mux4_1
# -- Compiling module mux2_1
# 
# Top level modules:
# 	mux32_1
# 	mux8_1
# End time: 21:36:23 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:36:23 on Aug 04,2024
# vlog -reportprogress 300 ./or64_1.sv 
# -- Compiling module zero_check
# -- Compiling module or64_1
# -- Compiling module or32_1
# -- Compiling module or16_1
# -- Compiling module or4_1
# 
# Top level modules:
# 	zero_check
# 	or32_1
# End time: 21:36:23 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:36:23 on Aug 04,2024
# vlog -reportprogress 300 ./or_unit.sv 
# -- Compiling module or_unit
# 
# Top level modules:
# 	or_unit
# End time: 21:36:23 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:36:23 on Aug 04,2024
# vlog -reportprogress 300 ./pipeline_registers.sv 
# -- Compiling module IF_ID_Register
# -- Compiling module ID_EX_Register
# -- Compiling module EX_MEM_Register
# -- Compiling module MEM_WB_Register
# 
# Top level modules:
# 	IF_ID_Register
# 	ID_EX_Register
# 	EX_MEM_Register
# 	MEM_WB_Register
# End time: 21:36:23 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:36:23 on Aug 04,2024
# vlog -reportprogress 300 ./regfile.sv 
# -- Compiling module regfile
# -- Compiling module register
# 
# Top level modules:
# 	regfile
# End time: 21:36:23 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:36:24 on Aug 04,2024
# vlog -reportprogress 300 ./reg_decoder.sv 
# -- Compiling module reg_decoder
# -- Compiling module demux_1_32
# -- Compiling module demux_1_16
# -- Compiling module demux_1_4
# -- Compiling module demux_1_2
# 
# Top level modules:
# 	reg_decoder
# End time: 21:36:24 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:36:24 on Aug 04,2024
# vlog -reportprogress 300 ./ripple_carry_adder_64.sv 
# -- Compiling module ripple_carry_adder_64
# -- Compiling module full_adder
# 
# Top level modules:
# 	ripple_carry_adder_64
# End time: 21:36:24 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:36:24 on Aug 04,2024
# vlog -reportprogress 300 ./sign_extender.sv 
# -- Compiling module sign_extender
# 
# Top level modules:
# 	sign_extender
# End time: 21:36:24 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:36:24 on Aug 04,2024
# vlog -reportprogress 300 ./xor_unit.sv 
# -- Compiling module xor_unit
# 
# Top level modules:
# 	xor_unit
# End time: 21:36:24 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:36:24 on Aug 04,2024
# vlog -reportprogress 300 ./zero_extender.sv 
# -- Compiling module zero_extender
# 
# Top level modules:
# 	zero_extender
# End time: 21:36:24 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 21:36:24 on Aug 04,2024, Elapsed time: 0:01:11
# Errors: 1, Warnings: 3
# vsim -voptargs=""+acc"" -t 1ps -lib work cpu_tb 
# Start time: 21:36:24 on Aug 04,2024
# Loading sv_std.std
# Loading work.cpu_tb
# Loading work.cpu
# Loading work.DFF_multi
# Loading work.adder
# Loading work.ripple_carry_adder_64
# Loading work.or64_1
# Loading work.or16_1
# Loading work.or4_1
# Loading work.mux64x2_1
# Loading work.IF_ID_Register
# Loading work.mux32x2_1
# Loading work.mux5x2_1
# Loading work.zero_extender
# Loading work.sign_extender
# Loading work.regfile
# Loading work.reg_decoder
# Loading work.demux_1_32
# Loading work.demux_1_2
# Loading work.demux_1_16
# Loading work.demux_1_4
# Loading work.mux64x32_1
# Loading work.zero_check
# Loading work.control_unit
# Loading work.hazard_detection_unit
# Loading work.comparator
# Loading work.branch_predictor
# Loading work.ID_EX_Register
# Loading work.mux64x4_1
# Loading work.alu
# Loading work.and_unit
# Loading work.or_unit
# Loading work.xor_unit
# Loading work.mux64x8_1
# Loading work.mux4x8_1
# Loading work.forwarding_unit
# Loading work.EX_MEM_Register
# Loading work.MEM_WB_Register
# Loading work.instructmem
# Loading work.datamem
# Loading work.D_FF_en
# Loading work.D_FF
# Loading work.full_adder
# Loading work.mux2_1
# Loading work.mux32_1
# Loading work.mux16_1
# Loading work.mux4_1
# Loading work.register
# Loading work.DFF_16
# Loading work.DFF_4
# Loading work.mux8_1
# ** Warning: Design size of 13852 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Tim  Hostname: DESKTOP-BNJMS9L  ProcessID: 16096
#           Attempting to use alternate WLF file "./wlftnc9yv1".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftnc9yv1
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: test01_AddiB
# Running benchmark: test02_AddsSubs
# Running benchmark: test03_CbzB
# Running benchmark: test04_LdurStur
# Running benchmark: test05_Blt
# ** Error: Assertion error.
#    Time: 7550 us  Scope: cpu_tb.i_mem File: ./instructmem.sv Line: 39
# ** Error: Assertion error.
#    Time: 7650 us  Scope: cpu_tb.i_mem File: ./instructmem.sv Line: 39
# ** Error: Assertion error.
#    Time: 7750 us  Scope: cpu_tb.i_mem File: ./instructmem.sv Line: 39
# ** Error: Assertion error.
#    Time: 7850 us  Scope: cpu_tb.i_mem File: ./instructmem.sv Line: 39
# ** Error: Assertion error.
#    Time: 7950 us  Scope: cpu_tb.i_mem File: ./instructmem.sv Line: 39
# ** Error: Assertion error.
#    Time: 7950 us  Scope: cpu_tb File: ./cpu_tb.sv Line: 109
# ** Error: Assertion error.
#    Time: 8050 us  Scope: cpu_tb.i_mem File: ./instructmem.sv Line: 39
# Running benchmark: test06_BlBr
# ** Error: Assertion error.
#    Time: 8950 us  Scope: cpu_tb.i_mem File: ./instructmem.sv Line: 39
# ** Error: Assertion error.
#    Time: 9050 us  Scope: cpu_tb.i_mem File: ./instructmem.sv Line: 39
# ** Error: Assertion error.
#    Time: 9150 us  Scope: cpu_tb.i_mem File: ./instructmem.sv Line: 39
# ** Error: Assertion error.
#    Time: 9250 us  Scope: cpu_tb.i_mem File: ./instructmem.sv Line: 39
# ** Error: Assertion error.
#    Time: 9350 us  Scope: cpu_tb.i_mem File: ./instructmem.sv Line: 39
# ** Error: Assertion error.
#    Time: 9350 us  Scope: cpu_tb File: ./cpu_tb.sv Line: 118
# ** Error: Assertion error.
#    Time: 9450 us  Scope: cpu_tb.i_mem File: ./instructmem.sv Line: 39
# Running benchmark: test10_forwarding
# ** Error: Assertion error.
#    Time: 12550 us  Scope: cpu_tb.i_mem File: ./instructmem.sv Line: 39
# ** Error: Assertion error.
#    Time: 12650 us  Scope: cpu_tb.i_mem File: ./instructmem.sv Line: 39
# ** Error: Assertion error.
#    Time: 12750 us  Scope: cpu_tb.i_mem File: ./instructmem.sv Line: 39
# ** Error: Assertion error.
#    Time: 12850 us  Scope: cpu_tb.i_mem File: ./instructmem.sv Line: 39
# ** Error: Assertion error.
#    Time: 12950 us  Scope: cpu_tb.i_mem File: ./instructmem.sv Line: 39
# ** Error: Assertion error.
#    Time: 12950 us  Scope: cpu_tb File: ./cpu_tb.sv Line: 133
# ** Error: Assertion error.
#    Time: 13050 us  Scope: cpu_tb.i_mem File: ./instructmem.sv Line: 39
# Running benchmark: test11_Sort
# ** Error: Assertion error.
#    Time: 16150 us  Scope: cpu_tb.i_mem File: ./instructmem.sv Line: 39
# ** Error: Assertion error.
#    Time: 16250 us  Scope: cpu_tb.i_mem File: ./instructmem.sv Line: 39
# ** Error: Assertion error.
#    Time: 16350 us  Scope: cpu_tb.i_mem File: ./instructmem.sv Line: 39
# ** Error: Assertion error.
#    Time: 16450 us  Scope: cpu_tb.i_mem File: ./instructmem.sv Line: 39
# ** Error: Assertion error.
#    Time: 16550 us  Scope: cpu_tb.i_mem File: ./instructmem.sv Line: 39
# ** Error: Assertion error.
#    Time: 16550 us  Scope: cpu_tb File: ./cpu_tb.sv Line: 158
# ** Error: Assertion error.
#    Time: 16650 us  Scope: cpu_tb.i_mem File: ./instructmem.sv Line: 39
# Running benchmark: test12_Fibonacci
# ** Error: Assertion error.
#    Time: 18650 us  Scope: cpu_tb.i_mem File: ./instructmem.sv Line: 39
# ** Error: Assertion error.
#    Time: 18750 us  Scope: cpu_tb.i_mem File: ./instructmem.sv Line: 39
# ** Error: Assertion error.
#    Time: 18850 us  Scope: cpu_tb.i_mem File: ./instructmem.sv Line: 39
# ** Error: Assertion error.
#    Time: 18950 us  Scope: cpu_tb.i_mem File: ./instructmem.sv Line: 39
# ** Error: Assertion error.
#    Time: 19050 us  Scope: cpu_tb.i_mem File: ./instructmem.sv Line: 39
# ** Error: Assertion error.
#    Time: 19050 us  Scope: cpu_tb File: ./cpu_tb.sv Line: 175
# ** Error: Assertion error.
#    Time: 19150 us  Scope: cpu_tb.i_mem File: ./instructmem.sv Line: 39
# ** Note: $stop    : ./cpu_tb.sv(182)
#    Time: 19150 us  Iteration: 1  Instance: /cpu_tb
# Break in Module cpu_tb at ./cpu_tb.sv line 182
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:41:51 on Aug 04,2024
# vlog -reportprogress 300 ./adder.sv 
# -- Compiling module adder
# 
# Top level modules:
# 	adder
# End time: 21:41:51 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:41:51 on Aug 04,2024
# vlog -reportprogress 300 ./alu.sv 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 21:41:51 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:41:51 on Aug 04,2024
# vlog -reportprogress 300 ./and_unit.sv 
# -- Compiling module and_unit
# 
# Top level modules:
# 	and_unit
# End time: 21:41:51 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:41:51 on Aug 04,2024
# vlog -reportprogress 300 ./comparator.sv 
# -- Compiling module comparator
# 
# Top level modules:
# 	comparator
# End time: 21:41:51 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:41:51 on Aug 04,2024
# vlog -reportprogress 300 ./control_unit.sv 
# -- Compiling module control_unit
# 
# Top level modules:
# 	control_unit
# End time: 21:41:51 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:41:51 on Aug 04,2024
# vlog -reportprogress 300 ./cpu.sv 
# -- Compiling module cpu
# 
# Top level modules:
# 	cpu
# End time: 21:41:51 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:41:51 on Aug 04,2024
# vlog -reportprogress 300 ./cpu_tb.sv 
# -- Compiling module cpu_tb
# 
# Top level modules:
# 	cpu_tb
# End time: 21:41:51 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:41:51 on Aug 04,2024
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 21:41:51 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:41:51 on Aug 04,2024
# vlog -reportprogress 300 ./dff.sv 
# -- Compiling module DFF_multi
# -- Compiling module DFF_32
# -- Compiling module DFF_16
# -- Compiling module DFF_4
# -- Compiling module D_FF_en
# -- Compiling module D_FF
# 
# Top level modules:
# 	DFF_multi
# 	DFF_32
# End time: 21:41:51 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:41:52 on Aug 04,2024
# vlog -reportprogress 300 ./forwarding_unit.sv 
# -- Compiling module forwarding_unit
# 
# Top level modules:
# 	forwarding_unit
# End time: 21:41:52 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:41:52 on Aug 04,2024
# vlog -reportprogress 300 ./hazard_detection_unit.sv 
# -- Compiling module hazard_detection_unit
# -- Compiling module branch_predictor
# 
# Top level modules:
# 	hazard_detection_unit
# End time: 21:41:52 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:41:52 on Aug 04,2024
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 21:41:52 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:41:52 on Aug 04,2024
# vlog -reportprogress 300 ./mux_multi_bits.sv 
# -- Compiling module mux64x4_1
# -- Compiling module mux64x2_1
# -- Compiling module mux32x2_1
# -- Compiling module mux5x2_1
# -- Compiling module mux64x32_1
# -- Compiling module mux64x8_1
# -- Compiling module mux4x8_1
# -- Compiling module mux4x2_1
# -- Compiling module mux2x8_1
# -- Compiling module mux2x4_1
# 
# Top level modules:
# 	mux64x4_1
# 	mux64x2_1
# 	mux32x2_1
# 	mux5x2_1
# 	mux64x32_1
# 	mux64x8_1
# 	mux4x8_1
# 	mux4x2_1
# 	mux2x8_1
# 	mux2x4_1
# End time: 21:41:52 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:41:52 on Aug 04,2024
# vlog -reportprogress 300 ./mux_single_bit.sv 
# -- Compiling module mux32_1
# -- Compiling module mux16_1
# -- Compiling module mux8_1
# -- Compiling module mux4_1
# -- Compiling module mux2_1
# 
# Top level modules:
# 	mux32_1
# 	mux8_1
# End time: 21:41:52 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:41:52 on Aug 04,2024
# vlog -reportprogress 300 ./or64_1.sv 
# -- Compiling module zero_check
# -- Compiling module or64_1
# -- Compiling module or32_1
# -- Compiling module or16_1
# -- Compiling module or4_1
# 
# Top level modules:
# 	zero_check
# 	or32_1
# End time: 21:41:52 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:41:52 on Aug 04,2024
# vlog -reportprogress 300 ./or_unit.sv 
# -- Compiling module or_unit
# 
# Top level modules:
# 	or_unit
# End time: 21:41:52 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:41:52 on Aug 04,2024
# vlog -reportprogress 300 ./pipeline_registers.sv 
# -- Compiling module IF_ID_Register
# -- Compiling module ID_EX_Register
# -- Compiling module EX_MEM_Register
# -- Compiling module MEM_WB_Register
# 
# Top level modules:
# 	IF_ID_Register
# 	ID_EX_Register
# 	EX_MEM_Register
# 	MEM_WB_Register
# End time: 21:41:52 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:41:52 on Aug 04,2024
# vlog -reportprogress 300 ./regfile.sv 
# -- Compiling module regfile
# -- Compiling module register
# 
# Top level modules:
# 	regfile
# End time: 21:41:52 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:41:52 on Aug 04,2024
# vlog -reportprogress 300 ./reg_decoder.sv 
# -- Compiling module reg_decoder
# -- Compiling module demux_1_32
# -- Compiling module demux_1_16
# -- Compiling module demux_1_4
# -- Compiling module demux_1_2
# 
# Top level modules:
# 	reg_decoder
# End time: 21:41:52 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:41:52 on Aug 04,2024
# vlog -reportprogress 300 ./ripple_carry_adder_64.sv 
# -- Compiling module ripple_carry_adder_64
# -- Compiling module full_adder
# 
# Top level modules:
# 	ripple_carry_adder_64
# End time: 21:41:53 on Aug 04,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:41:53 on Aug 04,2024
# vlog -reportprogress 300 ./sign_extender.sv 
# -- Compiling module sign_extender
# 
# Top level modules:
# 	sign_extender
# End time: 21:41:53 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:41:53 on Aug 04,2024
# vlog -reportprogress 300 ./xor_unit.sv 
# -- Compiling module xor_unit
# 
# Top level modules:
# 	xor_unit
# End time: 21:41:53 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:41:53 on Aug 04,2024
# vlog -reportprogress 300 ./zero_extender.sv 
# -- Compiling module zero_extender
# 
# Top level modules:
# 	zero_extender
# End time: 21:41:53 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 21:41:58 on Aug 04,2024, Elapsed time: 0:05:34
# Errors: 35, Warnings: 3
# vsim -voptargs=""+acc"" -t 1ps -lib work cpu_tb 
# Start time: 21:41:58 on Aug 04,2024
# Loading sv_std.std
# Loading work.cpu_tb
# Loading work.cpu
# Loading work.DFF_multi
# Loading work.adder
# Loading work.ripple_carry_adder_64
# Loading work.or64_1
# Loading work.or16_1
# Loading work.or4_1
# Loading work.mux64x2_1
# Loading work.IF_ID_Register
# Loading work.mux32x2_1
# Loading work.mux5x2_1
# Loading work.zero_extender
# Loading work.sign_extender
# Loading work.regfile
# Loading work.reg_decoder
# Loading work.demux_1_32
# Loading work.demux_1_2
# Loading work.demux_1_16
# Loading work.demux_1_4
# Loading work.mux64x32_1
# Loading work.zero_check
# Loading work.control_unit
# Loading work.hazard_detection_unit
# Loading work.comparator
# Loading work.branch_predictor
# Loading work.ID_EX_Register
# Loading work.mux64x4_1
# Loading work.alu
# Loading work.and_unit
# Loading work.or_unit
# Loading work.xor_unit
# Loading work.mux64x8_1
# Loading work.mux4x8_1
# Loading work.forwarding_unit
# Loading work.EX_MEM_Register
# Loading work.MEM_WB_Register
# Loading work.instructmem
# Loading work.datamem
# Loading work.D_FF_en
# Loading work.D_FF
# Loading work.full_adder
# Loading work.mux2_1
# Loading work.mux32_1
# Loading work.mux16_1
# Loading work.mux4_1
# Loading work.register
# Loading work.DFF_16
# Loading work.DFF_4
# Loading work.mux8_1
# ** Warning: Design size of 13852 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Tim  Hostname: DESKTOP-BNJMS9L  ProcessID: 16096
#           Attempting to use alternate WLF file "./wlft0fw1x5".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft0fw1x5
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: test01_AddiB
# Running benchmark: test02_AddsSubs
# Running benchmark: test03_CbzB
# ** Error: Assertion error.
#    Time: 4350 us  Scope: cpu_tb.i_mem File: ./instructmem.sv Line: 39
# ** Error: Assertion error.
#    Time: 4450 us  Scope: cpu_tb.i_mem File: ./instructmem.sv Line: 39
# ** Error: Assertion error.
#    Time: 4550 us  Scope: cpu_tb.i_mem File: ./instructmem.sv Line: 39
# ** Error: Assertion error.
#    Time: 4650 us  Scope: cpu_tb.i_mem File: ./instructmem.sv Line: 39
# ** Error: Assertion error.
#    Time: 4750 us  Scope: cpu_tb.i_mem File: ./instructmem.sv Line: 39
# ** Error: Assertion error.
#    Time: 4750 us  Scope: cpu_tb File: ./cpu_tb.sv Line: 78
# ** Error: Assertion error.
#    Time: 4850 us  Scope: cpu_tb.i_mem File: ./instructmem.sv Line: 39
# Running benchmark: test04_LdurStur
# Running benchmark: test05_Blt
# ** Error: Assertion error.
#    Time: 7150 us  Scope: cpu_tb.i_mem File: ./instructmem.sv Line: 39
# ** Error: Assertion error.
#    Time: 7250 us  Scope: cpu_tb.i_mem File: ./instructmem.sv Line: 39
# ** Error: Assertion error.
#    Time: 7350 us  Scope: cpu_tb.i_mem File: ./instructmem.sv Line: 39
# ** Error: Assertion error.
#    Time: 7450 us  Scope: cpu_tb.i_mem File: ./instructmem.sv Line: 39
# ** Error: Assertion error.
#    Time: 7550 us  Scope: cpu_tb.i_mem File: ./instructmem.sv Line: 39
# ** Error: Assertion error.
#    Time: 7550 us  Scope: cpu_tb File: ./cpu_tb.sv Line: 109
# ** Error: Assertion error.
#    Time: 7650 us  Scope: cpu_tb.i_mem File: ./instructmem.sv Line: 39
# Running benchmark: test06_BlBr
# ** Error: Assertion error.
#    Time: 8550 us  Scope: cpu_tb.i_mem File: ./instructmem.sv Line: 39
# ** Error: Assertion error.
#    Time: 8650 us  Scope: cpu_tb.i_mem File: ./instructmem.sv Line: 39
# ** Error: Assertion error.
#    Time: 8750 us  Scope: cpu_tb.i_mem File: ./instructmem.sv Line: 39
# ** Error: Assertion error.
#    Time: 8850 us  Scope: cpu_tb.i_mem File: ./instructmem.sv Line: 39
# ** Error: Assertion error.
#    Time: 8950 us  Scope: cpu_tb.i_mem File: ./instructmem.sv Line: 39
# ** Error: Assertion error.
#    Time: 8950 us  Scope: cpu_tb File: ./cpu_tb.sv Line: 118
# ** Error: Assertion error.
#    Time: 9050 us  Scope: cpu_tb.i_mem File: ./instructmem.sv Line: 39
# Running benchmark: test10_forwarding
# ** Error: Assertion error.
#    Time: 12150 us  Scope: cpu_tb.i_mem File: ./instructmem.sv Line: 39
# ** Error: Assertion error.
#    Time: 12250 us  Scope: cpu_tb.i_mem File: ./instructmem.sv Line: 39
# ** Error: Assertion error.
#    Time: 12350 us  Scope: cpu_tb.i_mem File: ./instructmem.sv Line: 39
# ** Error: Assertion error.
#    Time: 12450 us  Scope: cpu_tb.i_mem File: ./instructmem.sv Line: 39
# ** Error: Assertion error.
#    Time: 12550 us  Scope: cpu_tb.i_mem File: ./instructmem.sv Line: 39
# ** Error: Assertion error.
#    Time: 12550 us  Scope: cpu_tb File: ./cpu_tb.sv Line: 133
# ** Error: Assertion error.
#    Time: 12650 us  Scope: cpu_tb.i_mem File: ./instructmem.sv Line: 39
# Running benchmark: test11_Sort
# ** Error: Assertion error.
#    Time: 15750 us  Scope: cpu_tb.i_mem File: ./instructmem.sv Line: 39
# ** Error: Assertion error.
#    Time: 15850 us  Scope: cpu_tb.i_mem File: ./instructmem.sv Line: 39
# ** Error: Assertion error.
#    Time: 15950 us  Scope: cpu_tb.i_mem File: ./instructmem.sv Line: 39
# ** Error: Assertion error.
#    Time: 16050 us  Scope: cpu_tb.i_mem File: ./instructmem.sv Line: 39
# ** Error: Assertion error.
#    Time: 16150 us  Scope: cpu_tb.i_mem File: ./instructmem.sv Line: 39
# ** Error: Assertion error.
#    Time: 16150 us  Scope: cpu_tb File: ./cpu_tb.sv Line: 158
# ** Error: Assertion error.
#    Time: 16250 us  Scope: cpu_tb.i_mem File: ./instructmem.sv Line: 39
# Running benchmark: test12_Fibonacci
# ** Error: Assertion error.
#    Time: 18250 us  Scope: cpu_tb.i_mem File: ./instructmem.sv Line: 39
# ** Error: Assertion error.
#    Time: 18350 us  Scope: cpu_tb.i_mem File: ./instructmem.sv Line: 39
# ** Error: Assertion error.
#    Time: 18450 us  Scope: cpu_tb.i_mem File: ./instructmem.sv Line: 39
# ** Error: Assertion error.
#    Time: 18550 us  Scope: cpu_tb.i_mem File: ./instructmem.sv Line: 39
# ** Error: Assertion error.
#    Time: 18650 us  Scope: cpu_tb.i_mem File: ./instructmem.sv Line: 39
# ** Error: Assertion error.
#    Time: 18650 us  Scope: cpu_tb File: ./cpu_tb.sv Line: 175
# ** Error: Assertion error.
#    Time: 18750 us  Scope: cpu_tb.i_mem File: ./instructmem.sv Line: 39
# ** Note: $stop    : ./cpu_tb.sv(182)
#    Time: 18750 us  Iteration: 1  Instance: /cpu_tb
# Break in Module cpu_tb at ./cpu_tb.sv line 182
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:43:46 on Aug 04,2024
# vlog -reportprogress 300 ./adder.sv 
# -- Compiling module adder
# 
# Top level modules:
# 	adder
# End time: 21:43:46 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:43:46 on Aug 04,2024
# vlog -reportprogress 300 ./alu.sv 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 21:43:46 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:43:46 on Aug 04,2024
# vlog -reportprogress 300 ./and_unit.sv 
# -- Compiling module and_unit
# 
# Top level modules:
# 	and_unit
# End time: 21:43:46 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:43:46 on Aug 04,2024
# vlog -reportprogress 300 ./comparator.sv 
# -- Compiling module comparator
# 
# Top level modules:
# 	comparator
# End time: 21:43:46 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:43:46 on Aug 04,2024
# vlog -reportprogress 300 ./control_unit.sv 
# -- Compiling module control_unit
# 
# Top level modules:
# 	control_unit
# End time: 21:43:46 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:43:46 on Aug 04,2024
# vlog -reportprogress 300 ./cpu.sv 
# -- Compiling module cpu
# 
# Top level modules:
# 	cpu
# End time: 21:43:46 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:43:46 on Aug 04,2024
# vlog -reportprogress 300 ./cpu_tb.sv 
# -- Compiling module cpu_tb
# 
# Top level modules:
# 	cpu_tb
# End time: 21:43:46 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:43:47 on Aug 04,2024
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 21:43:47 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:43:47 on Aug 04,2024
# vlog -reportprogress 300 ./dff.sv 
# -- Compiling module DFF_multi
# -- Compiling module DFF_32
# -- Compiling module DFF_16
# -- Compiling module DFF_4
# -- Compiling module D_FF_en
# -- Compiling module D_FF
# 
# Top level modules:
# 	DFF_multi
# 	DFF_32
# End time: 21:43:47 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:43:47 on Aug 04,2024
# vlog -reportprogress 300 ./forwarding_unit.sv 
# -- Compiling module forwarding_unit
# 
# Top level modules:
# 	forwarding_unit
# End time: 21:43:47 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:43:47 on Aug 04,2024
# vlog -reportprogress 300 ./hazard_detection_unit.sv 
# -- Compiling module hazard_detection_unit
# -- Compiling module branch_predictor
# 
# Top level modules:
# 	hazard_detection_unit
# End time: 21:43:47 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:43:47 on Aug 04,2024
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 21:43:47 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:43:47 on Aug 04,2024
# vlog -reportprogress 300 ./mux_multi_bits.sv 
# -- Compiling module mux64x4_1
# -- Compiling module mux64x2_1
# -- Compiling module mux32x2_1
# -- Compiling module mux5x2_1
# -- Compiling module mux64x32_1
# -- Compiling module mux64x8_1
# -- Compiling module mux4x8_1
# -- Compiling module mux4x2_1
# -- Compiling module mux2x8_1
# -- Compiling module mux2x4_1
# 
# Top level modules:
# 	mux64x4_1
# 	mux64x2_1
# 	mux32x2_1
# 	mux5x2_1
# 	mux64x32_1
# 	mux64x8_1
# 	mux4x8_1
# 	mux4x2_1
# 	mux2x8_1
# 	mux2x4_1
# End time: 21:43:47 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:43:47 on Aug 04,2024
# vlog -reportprogress 300 ./mux_single_bit.sv 
# -- Compiling module mux32_1
# -- Compiling module mux16_1
# -- Compiling module mux8_1
# -- Compiling module mux4_1
# -- Compiling module mux2_1
# 
# Top level modules:
# 	mux32_1
# 	mux8_1
# End time: 21:43:47 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:43:47 on Aug 04,2024
# vlog -reportprogress 300 ./or64_1.sv 
# -- Compiling module zero_check
# -- Compiling module or64_1
# -- Compiling module or32_1
# -- Compiling module or16_1
# -- Compiling module or4_1
# 
# Top level modules:
# 	zero_check
# 	or32_1
# End time: 21:43:47 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:43:47 on Aug 04,2024
# vlog -reportprogress 300 ./or_unit.sv 
# -- Compiling module or_unit
# 
# Top level modules:
# 	or_unit
# End time: 21:43:47 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:43:47 on Aug 04,2024
# vlog -reportprogress 300 ./pipeline_registers.sv 
# -- Compiling module IF_ID_Register
# -- Compiling module ID_EX_Register
# -- Compiling module EX_MEM_Register
# -- Compiling module MEM_WB_Register
# 
# Top level modules:
# 	IF_ID_Register
# 	ID_EX_Register
# 	EX_MEM_Register
# 	MEM_WB_Register
# End time: 21:43:47 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:43:48 on Aug 04,2024
# vlog -reportprogress 300 ./regfile.sv 
# -- Compiling module regfile
# -- Compiling module register
# 
# Top level modules:
# 	regfile
# End time: 21:43:48 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:43:48 on Aug 04,2024
# vlog -reportprogress 300 ./reg_decoder.sv 
# -- Compiling module reg_decoder
# -- Compiling module demux_1_32
# -- Compiling module demux_1_16
# -- Compiling module demux_1_4
# -- Compiling module demux_1_2
# 
# Top level modules:
# 	reg_decoder
# End time: 21:43:48 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:43:48 on Aug 04,2024
# vlog -reportprogress 300 ./ripple_carry_adder_64.sv 
# -- Compiling module ripple_carry_adder_64
# -- Compiling module full_adder
# 
# Top level modules:
# 	ripple_carry_adder_64
# End time: 21:43:48 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:43:48 on Aug 04,2024
# vlog -reportprogress 300 ./sign_extender.sv 
# -- Compiling module sign_extender
# 
# Top level modules:
# 	sign_extender
# End time: 21:43:48 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:43:48 on Aug 04,2024
# vlog -reportprogress 300 ./xor_unit.sv 
# -- Compiling module xor_unit
# 
# Top level modules:
# 	xor_unit
# End time: 21:43:48 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:43:48 on Aug 04,2024
# vlog -reportprogress 300 ./zero_extender.sv 
# -- Compiling module zero_extender
# 
# Top level modules:
# 	zero_extender
# End time: 21:43:48 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 21:43:49 on Aug 04,2024, Elapsed time: 0:01:51
# Errors: 42, Warnings: 3
# vsim -voptargs=""+acc"" -t 1ps -lib work cpu_tb 
# Start time: 21:43:49 on Aug 04,2024
# Loading sv_std.std
# Loading work.cpu_tb
# Loading work.cpu
# Loading work.DFF_multi
# Loading work.adder
# Loading work.ripple_carry_adder_64
# Loading work.or64_1
# Loading work.or16_1
# Loading work.or4_1
# Loading work.mux64x2_1
# Loading work.IF_ID_Register
# Loading work.mux32x2_1
# Loading work.mux5x2_1
# Loading work.zero_extender
# Loading work.sign_extender
# Loading work.regfile
# Loading work.reg_decoder
# Loading work.demux_1_32
# Loading work.demux_1_2
# Loading work.demux_1_16
# Loading work.demux_1_4
# Loading work.mux64x32_1
# Loading work.zero_check
# Loading work.control_unit
# Loading work.hazard_detection_unit
# Loading work.comparator
# Loading work.branch_predictor
# Loading work.ID_EX_Register
# Loading work.mux64x4_1
# Loading work.alu
# Loading work.and_unit
# Loading work.or_unit
# Loading work.xor_unit
# Loading work.mux64x8_1
# Loading work.mux4x8_1
# Loading work.forwarding_unit
# Loading work.EX_MEM_Register
# Loading work.MEM_WB_Register
# Loading work.instructmem
# Loading work.datamem
# Loading work.D_FF_en
# Loading work.D_FF
# Loading work.full_adder
# Loading work.mux2_1
# Loading work.mux32_1
# Loading work.mux16_1
# Loading work.mux4_1
# Loading work.register
# Loading work.DFF_16
# Loading work.DFF_4
# Loading work.mux8_1
# ** Warning: Design size of 13852 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Tim  Hostname: DESKTOP-BNJMS9L  ProcessID: 16096
#           Attempting to use alternate WLF file "./wlftmbyyin".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftmbyyin
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: test01_AddiB
# ** Error: Assertion error.
#    Time: 250 us  Scope: cpu_tb.i_mem File: ./instructmem.sv Line: 39
# ** Error: Assertion error.
#    Time: 350 us  Scope: cpu_tb.i_mem File: ./instructmem.sv Line: 39
# ** Error: Assertion error.
#    Time: 450 us  Scope: cpu_tb.i_mem File: ./instructmem.sv Line: 39
# ** Error: Assertion error.
#    Time: 550 us  Scope: cpu_tb.i_mem File: ./instructmem.sv Line: 39
# ** Error: Assertion error.
#    Time: 650 us  Scope: cpu_tb.i_mem File: ./instructmem.sv Line: 39
# ** Error: Assertion error.
#    Time: 650 us  Scope: cpu_tb File: ./cpu_tb.sv Line: 50
# ** Error: Assertion error.
#    Time: 750 us  Scope: cpu_tb.i_mem File: ./instructmem.sv Line: 39
# Running benchmark: test02_AddsSubs
# ** Error: Assertion error.
#    Time: 950 us  Scope: cpu_tb.i_mem File: ./instructmem.sv Line: 39
# ** Error: Assertion error.
#    Time: 1050 us  Scope: cpu_tb.i_mem File: ./instructmem.sv Line: 39
# ** Error: Assertion error.
#    Time: 1150 us  Scope: cpu_tb.i_mem File: ./instructmem.sv Line: 39
# ** Error: Assertion error.
#    Time: 1250 us  Scope: cpu_tb.i_mem File: ./instructmem.sv Line: 39
# ** Error: Assertion error.
#    Time: 1350 us  Scope: cpu_tb.i_mem File: ./instructmem.sv Line: 39
# ** Error: Assertion error.
#    Time: 1350 us  Scope: cpu_tb File: ./cpu_tb.sv Line: 62
# ** Error: Assertion error.
#    Time: 1450 us  Scope: cpu_tb.i_mem File: ./instructmem.sv Line: 39
# Running benchmark: test03_CbzB
# ** Error: Assertion error.
#    Time: 1650 us  Scope: cpu_tb.i_mem File: ./instructmem.sv Line: 39
# ** Error: Assertion error.
#    Time: 1750 us  Scope: cpu_tb.i_mem File: ./instructmem.sv Line: 39
# ** Error: Assertion error.
#    Time: 1850 us  Scope: cpu_tb.i_mem File: ./instructmem.sv Line: 39
# ** Error: Assertion error.
#    Time: 1950 us  Scope: cpu_tb.i_mem File: ./instructmem.sv Line: 39
# ** Error: Assertion error.
#    Time: 2050 us  Scope: cpu_tb.i_mem File: ./instructmem.sv Line: 39
# ** Error: Assertion error.
#    Time: 2050 us  Scope: cpu_tb File: ./cpu_tb.sv Line: 78
# ** Error: Assertion error.
#    Time: 2150 us  Scope: cpu_tb.i_mem File: ./instructmem.sv Line: 39
# Running benchmark: test04_LdurStur
# ** Error: Assertion error.
#    Time: 2350 us  Scope: cpu_tb.i_mem File: ./instructmem.sv Line: 39
# ** Error: Assertion error.
#    Time: 2450 us  Scope: cpu_tb.i_mem File: ./instructmem.sv Line: 39
# ** Error: Assertion error.
#    Time: 2550 us  Scope: cpu_tb.i_mem File: ./instructmem.sv Line: 39
# ** Error: Assertion error.
#    Time: 2650 us  Scope: cpu_tb.i_mem File: ./instructmem.sv Line: 39
# ** Error: Assertion error.
#    Time: 2750 us  Scope: cpu_tb.i_mem File: ./instructmem.sv Line: 39
# ** Error: Assertion error.
#    Time: 2750 us  Scope: cpu_tb File: ./cpu_tb.sv Line: 91
# ** Error: Assertion error.
#    Time: 2850 us  Scope: cpu_tb.i_mem File: ./instructmem.sv Line: 39
# Running benchmark: test05_Blt
# ** Error: Assertion error.
#    Time: 3050 us  Scope: cpu_tb.i_mem File: ./instructmem.sv Line: 39
# ** Error: Assertion error.
#    Time: 3150 us  Scope: cpu_tb.i_mem File: ./instructmem.sv Line: 39
# ** Error: Assertion error.
#    Time: 3250 us  Scope: cpu_tb.i_mem File: ./instructmem.sv Line: 39
# ** Error: Assertion error.
#    Time: 3350 us  Scope: cpu_tb.i_mem File: ./instructmem.sv Line: 39
# ** Error: Assertion error.
#    Time: 3450 us  Scope: cpu_tb.i_mem File: ./instructmem.sv Line: 39
# ** Error: Assertion error.
#    Time: 3450 us  Scope: cpu_tb File: ./cpu_tb.sv Line: 109
# ** Error: Assertion error.
#    Time: 3550 us  Scope: cpu_tb.i_mem File: ./instructmem.sv Line: 39
# Running benchmark: test06_BlBr
# ** Error: Assertion error.
#    Time: 3750 us  Scope: cpu_tb.i_mem File: ./instructmem.sv Line: 39
# ** Error: Assertion error.
#    Time: 3850 us  Scope: cpu_tb.i_mem File: ./instructmem.sv Line: 39
# ** Error: Assertion error.
#    Time: 3950 us  Scope: cpu_tb.i_mem File: ./instructmem.sv Line: 39
# ** Error: Assertion error.
#    Time: 4050 us  Scope: cpu_tb.i_mem File: ./instructmem.sv Line: 39
# ** Error: Assertion error.
#    Time: 4150 us  Scope: cpu_tb.i_mem File: ./instructmem.sv Line: 39
# ** Error: Assertion error.
#    Time: 4150 us  Scope: cpu_tb File: ./cpu_tb.sv Line: 118
# ** Error: Assertion error.
#    Time: 4250 us  Scope: cpu_tb.i_mem File: ./instructmem.sv Line: 39
# Running benchmark: test10_forwarding
# ** Error: Assertion error.
#    Time: 4450 us  Scope: cpu_tb.i_mem File: ./instructmem.sv Line: 39
# ** Error: Assertion error.
#    Time: 4550 us  Scope: cpu_tb.i_mem File: ./instructmem.sv Line: 39
# ** Error: Assertion error.
#    Time: 4650 us  Scope: cpu_tb.i_mem File: ./instructmem.sv Line: 39
# ** Error: Assertion error.
#    Time: 4750 us  Scope: cpu_tb.i_mem File: ./instructmem.sv Line: 39
# ** Error: Assertion error.
#    Time: 4850 us  Scope: cpu_tb.i_mem File: ./instructmem.sv Line: 39
# ** Error: Assertion error.
#    Time: 4850 us  Scope: cpu_tb File: ./cpu_tb.sv Line: 133
# ** Error: Assertion error.
#    Time: 4950 us  Scope: cpu_tb.i_mem File: ./instructmem.sv Line: 39
# Running benchmark: test11_Sort
# ** Error: Assertion error.
#    Time: 5150 us  Scope: cpu_tb.i_mem File: ./instructmem.sv Line: 39
# ** Error: Assertion error.
#    Time: 5250 us  Scope: cpu_tb.i_mem File: ./instructmem.sv Line: 39
# ** Error: Assertion error.
#    Time: 5350 us  Scope: cpu_tb.i_mem File: ./instructmem.sv Line: 39
# ** Error: Assertion error.
#    Time: 5450 us  Scope: cpu_tb.i_mem File: ./instructmem.sv Line: 39
# ** Error: Assertion error.
#    Time: 5550 us  Scope: cpu_tb.i_mem File: ./instructmem.sv Line: 39
# ** Error: Assertion error.
#    Time: 5550 us  Scope: cpu_tb File: ./cpu_tb.sv Line: 158
# ** Error: Assertion error.
#    Time: 5650 us  Scope: cpu_tb.i_mem File: ./instructmem.sv Line: 39
# Running benchmark: test12_Fibonacci
# ** Error: Assertion error.
#    Time: 5850 us  Scope: cpu_tb.i_mem File: ./instructmem.sv Line: 39
# ** Error: Assertion error.
#    Time: 5950 us  Scope: cpu_tb.i_mem File: ./instructmem.sv Line: 39
# ** Error: Assertion error.
#    Time: 6050 us  Scope: cpu_tb.i_mem File: ./instructmem.sv Line: 39
# ** Error: Assertion error.
#    Time: 6150 us  Scope: cpu_tb.i_mem File: ./instructmem.sv Line: 39
# ** Error: Assertion error.
#    Time: 6250 us  Scope: cpu_tb.i_mem File: ./instructmem.sv Line: 39
# ** Error: Assertion error.
#    Time: 6250 us  Scope: cpu_tb File: ./cpu_tb.sv Line: 175
# ** Error: Assertion error.
#    Time: 6350 us  Scope: cpu_tb.i_mem File: ./instructmem.sv Line: 39
# ** Note: $stop    : ./cpu_tb.sv(182)
#    Time: 6350 us  Iteration: 1  Instance: /cpu_tb
# Break in Module cpu_tb at ./cpu_tb.sv line 182
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:44:55 on Aug 04,2024
# vlog -reportprogress 300 ./adder.sv 
# -- Compiling module adder
# 
# Top level modules:
# 	adder
# End time: 21:44:55 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:44:55 on Aug 04,2024
# vlog -reportprogress 300 ./alu.sv 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 21:44:55 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:44:55 on Aug 04,2024
# vlog -reportprogress 300 ./and_unit.sv 
# -- Compiling module and_unit
# 
# Top level modules:
# 	and_unit
# End time: 21:44:55 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:44:55 on Aug 04,2024
# vlog -reportprogress 300 ./comparator.sv 
# -- Compiling module comparator
# 
# Top level modules:
# 	comparator
# End time: 21:44:55 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:44:55 on Aug 04,2024
# vlog -reportprogress 300 ./control_unit.sv 
# -- Compiling module control_unit
# 
# Top level modules:
# 	control_unit
# End time: 21:44:55 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:44:55 on Aug 04,2024
# vlog -reportprogress 300 ./cpu.sv 
# -- Compiling module cpu
# 
# Top level modules:
# 	cpu
# End time: 21:44:55 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:44:55 on Aug 04,2024
# vlog -reportprogress 300 ./cpu_tb.sv 
# -- Compiling module cpu_tb
# 
# Top level modules:
# 	cpu_tb
# End time: 21:44:56 on Aug 04,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:44:56 on Aug 04,2024
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 21:44:56 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:44:56 on Aug 04,2024
# vlog -reportprogress 300 ./dff.sv 
# -- Compiling module DFF_multi
# -- Compiling module DFF_32
# -- Compiling module DFF_16
# -- Compiling module DFF_4
# -- Compiling module D_FF_en
# -- Compiling module D_FF
# 
# Top level modules:
# 	DFF_multi
# 	DFF_32
# End time: 21:44:56 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:44:56 on Aug 04,2024
# vlog -reportprogress 300 ./forwarding_unit.sv 
# -- Compiling module forwarding_unit
# 
# Top level modules:
# 	forwarding_unit
# End time: 21:44:56 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:44:56 on Aug 04,2024
# vlog -reportprogress 300 ./hazard_detection_unit.sv 
# -- Compiling module hazard_detection_unit
# -- Compiling module branch_predictor
# 
# Top level modules:
# 	hazard_detection_unit
# End time: 21:44:56 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:44:56 on Aug 04,2024
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 21:44:56 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:44:56 on Aug 04,2024
# vlog -reportprogress 300 ./mux_multi_bits.sv 
# -- Compiling module mux64x4_1
# -- Compiling module mux64x2_1
# -- Compiling module mux32x2_1
# -- Compiling module mux5x2_1
# -- Compiling module mux64x32_1
# -- Compiling module mux64x8_1
# -- Compiling module mux4x8_1
# -- Compiling module mux4x2_1
# -- Compiling module mux2x8_1
# -- Compiling module mux2x4_1
# 
# Top level modules:
# 	mux64x4_1
# 	mux64x2_1
# 	mux32x2_1
# 	mux5x2_1
# 	mux64x32_1
# 	mux64x8_1
# 	mux4x8_1
# 	mux4x2_1
# 	mux2x8_1
# 	mux2x4_1
# End time: 21:44:56 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:44:56 on Aug 04,2024
# vlog -reportprogress 300 ./mux_single_bit.sv 
# -- Compiling module mux32_1
# -- Compiling module mux16_1
# -- Compiling module mux8_1
# -- Compiling module mux4_1
# -- Compiling module mux2_1
# 
# Top level modules:
# 	mux32_1
# 	mux8_1
# End time: 21:44:56 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:44:56 on Aug 04,2024
# vlog -reportprogress 300 ./or64_1.sv 
# -- Compiling module zero_check
# -- Compiling module or64_1
# -- Compiling module or32_1
# -- Compiling module or16_1
# -- Compiling module or4_1
# 
# Top level modules:
# 	zero_check
# 	or32_1
# End time: 21:44:56 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:44:56 on Aug 04,2024
# vlog -reportprogress 300 ./or_unit.sv 
# -- Compiling module or_unit
# 
# Top level modules:
# 	or_unit
# End time: 21:44:56 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:44:56 on Aug 04,2024
# vlog -reportprogress 300 ./pipeline_registers.sv 
# -- Compiling module IF_ID_Register
# -- Compiling module ID_EX_Register
# -- Compiling module EX_MEM_Register
# -- Compiling module MEM_WB_Register
# 
# Top level modules:
# 	IF_ID_Register
# 	ID_EX_Register
# 	EX_MEM_Register
# 	MEM_WB_Register
# End time: 21:44:56 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:44:57 on Aug 04,2024
# vlog -reportprogress 300 ./regfile.sv 
# -- Compiling module regfile
# -- Compiling module register
# 
# Top level modules:
# 	regfile
# End time: 21:44:57 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:44:57 on Aug 04,2024
# vlog -reportprogress 300 ./reg_decoder.sv 
# -- Compiling module reg_decoder
# -- Compiling module demux_1_32
# -- Compiling module demux_1_16
# -- Compiling module demux_1_4
# -- Compiling module demux_1_2
# 
# Top level modules:
# 	reg_decoder
# End time: 21:44:57 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:44:57 on Aug 04,2024
# vlog -reportprogress 300 ./ripple_carry_adder_64.sv 
# -- Compiling module ripple_carry_adder_64
# -- Compiling module full_adder
# 
# Top level modules:
# 	ripple_carry_adder_64
# End time: 21:44:57 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:44:57 on Aug 04,2024
# vlog -reportprogress 300 ./sign_extender.sv 
# -- Compiling module sign_extender
# 
# Top level modules:
# 	sign_extender
# End time: 21:44:57 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:44:57 on Aug 04,2024
# vlog -reportprogress 300 ./xor_unit.sv 
# -- Compiling module xor_unit
# 
# Top level modules:
# 	xor_unit
# End time: 21:44:57 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:44:57 on Aug 04,2024
# vlog -reportprogress 300 ./zero_extender.sv 
# -- Compiling module zero_extender
# 
# Top level modules:
# 	zero_extender
# End time: 21:44:57 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 21:44:58 on Aug 04,2024, Elapsed time: 0:01:09
# Errors: 63, Warnings: 3
# vsim -voptargs=""+acc"" -t 1ps -lib work cpu_tb 
# Start time: 21:44:58 on Aug 04,2024
# Loading sv_std.std
# Loading work.cpu_tb
# Loading work.cpu
# Loading work.DFF_multi
# Loading work.adder
# Loading work.ripple_carry_adder_64
# Loading work.or64_1
# Loading work.or16_1
# Loading work.or4_1
# Loading work.mux64x2_1
# Loading work.IF_ID_Register
# Loading work.mux32x2_1
# Loading work.mux5x2_1
# Loading work.zero_extender
# Loading work.sign_extender
# Loading work.regfile
# Loading work.reg_decoder
# Loading work.demux_1_32
# Loading work.demux_1_2
# Loading work.demux_1_16
# Loading work.demux_1_4
# Loading work.mux64x32_1
# Loading work.zero_check
# Loading work.control_unit
# Loading work.hazard_detection_unit
# Loading work.comparator
# Loading work.branch_predictor
# Loading work.ID_EX_Register
# Loading work.mux64x4_1
# Loading work.alu
# Loading work.and_unit
# Loading work.or_unit
# Loading work.xor_unit
# Loading work.mux64x8_1
# Loading work.mux4x8_1
# Loading work.forwarding_unit
# Loading work.EX_MEM_Register
# Loading work.MEM_WB_Register
# Loading work.instructmem
# Loading work.datamem
# Loading work.D_FF_en
# Loading work.D_FF
# Loading work.full_adder
# Loading work.mux2_1
# Loading work.mux32_1
# Loading work.mux16_1
# Loading work.mux4_1
# Loading work.register
# Loading work.DFF_16
# Loading work.DFF_4
# Loading work.mux8_1
# ** Warning: Design size of 13852 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Tim  Hostname: DESKTOP-BNJMS9L  ProcessID: 16096
#           Attempting to use alternate WLF file "./wlftk0qra4".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftk0qra4
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: test01_AddiB
# Running benchmark: test02_AddsSubs
# Running benchmark: test03_CbzB
# ** Error: Assertion error.
#    Time: 4350 us  Scope: cpu_tb.i_mem File: ./instructmem.sv Line: 39
# ** Error: Assertion error.
#    Time: 4450 us  Scope: cpu_tb.i_mem File: ./instructmem.sv Line: 39
# ** Error: Assertion error.
#    Time: 4550 us  Scope: cpu_tb.i_mem File: ./instructmem.sv Line: 39
# ** Error: Assertion error.
#    Time: 4650 us  Scope: cpu_tb.i_mem File: ./instructmem.sv Line: 39
# ** Error: Assertion error.
#    Time: 4750 us  Scope: cpu_tb.i_mem File: ./instructmem.sv Line: 39
# ** Error: Assertion error.
#    Time: 4750 us  Scope: cpu_tb File: ./cpu_tb.sv Line: 78
# ** Error: Assertion error.
#    Time: 4850 us  Scope: cpu_tb.i_mem File: ./instructmem.sv Line: 39
# Running benchmark: test04_LdurStur
# Running benchmark: test05_Blt
# ** Error: Assertion error.
#    Time: 7150 us  Scope: cpu_tb.i_mem File: ./instructmem.sv Line: 39
# ** Error: Assertion error.
#    Time: 7250 us  Scope: cpu_tb.i_mem File: ./instructmem.sv Line: 39
# ** Error: Assertion error.
#    Time: 7350 us  Scope: cpu_tb.i_mem File: ./instructmem.sv Line: 39
# ** Error: Assertion error.
#    Time: 7450 us  Scope: cpu_tb.i_mem File: ./instructmem.sv Line: 39
# ** Error: Assertion error.
#    Time: 7550 us  Scope: cpu_tb.i_mem File: ./instructmem.sv Line: 39
# ** Error: Assertion error.
#    Time: 7550 us  Scope: cpu_tb File: ./cpu_tb.sv Line: 109
# ** Error: Assertion error.
#    Time: 7650 us  Scope: cpu_tb.i_mem File: ./instructmem.sv Line: 39
# Running benchmark: test06_BlBr
# ** Error: Assertion error.
#    Time: 8550 us  Scope: cpu_tb.i_mem File: ./instructmem.sv Line: 39
# ** Error: Assertion error.
#    Time: 8650 us  Scope: cpu_tb.i_mem File: ./instructmem.sv Line: 39
# ** Error: Assertion error.
#    Time: 8750 us  Scope: cpu_tb.i_mem File: ./instructmem.sv Line: 39
# ** Error: Assertion error.
#    Time: 8850 us  Scope: cpu_tb.i_mem File: ./instructmem.sv Line: 39
# ** Error: Assertion error.
#    Time: 8950 us  Scope: cpu_tb.i_mem File: ./instructmem.sv Line: 39
# ** Error: Assertion error.
#    Time: 8950 us  Scope: cpu_tb File: ./cpu_tb.sv Line: 118
# ** Error: Assertion error.
#    Time: 9050 us  Scope: cpu_tb.i_mem File: ./instructmem.sv Line: 39
# Running benchmark: test10_forwarding
# ** Error: Assertion error.
#    Time: 12150 us  Scope: cpu_tb.i_mem File: ./instructmem.sv Line: 39
# ** Error: Assertion error.
#    Time: 12250 us  Scope: cpu_tb.i_mem File: ./instructmem.sv Line: 39
# ** Error: Assertion error.
#    Time: 12350 us  Scope: cpu_tb.i_mem File: ./instructmem.sv Line: 39
# ** Error: Assertion error.
#    Time: 12450 us  Scope: cpu_tb.i_mem File: ./instructmem.sv Line: 39
# ** Error: Assertion error.
#    Time: 12550 us  Scope: cpu_tb.i_mem File: ./instructmem.sv Line: 39
# ** Error: Assertion error.
#    Time: 12550 us  Scope: cpu_tb File: ./cpu_tb.sv Line: 133
# ** Error: Assertion error.
#    Time: 12650 us  Scope: cpu_tb.i_mem File: ./instructmem.sv Line: 39
# Running benchmark: test11_Sort
# ** Error: Assertion error.
#    Time: 15750 us  Scope: cpu_tb.i_mem File: ./instructmem.sv Line: 39
# ** Error: Assertion error.
#    Time: 15850 us  Scope: cpu_tb.i_mem File: ./instructmem.sv Line: 39
# ** Error: Assertion error.
#    Time: 15950 us  Scope: cpu_tb.i_mem File: ./instructmem.sv Line: 39
# ** Error: Assertion error.
#    Time: 16050 us  Scope: cpu_tb.i_mem File: ./instructmem.sv Line: 39
# ** Error: Assertion error.
#    Time: 16150 us  Scope: cpu_tb.i_mem File: ./instructmem.sv Line: 39
# ** Error: Assertion error.
#    Time: 16150 us  Scope: cpu_tb File: ./cpu_tb.sv Line: 158
# ** Error: Assertion error.
#    Time: 16250 us  Scope: cpu_tb.i_mem File: ./instructmem.sv Line: 39
# Running benchmark: test12_Fibonacci
# ** Error: Assertion error.
#    Time: 18250 us  Scope: cpu_tb.i_mem File: ./instructmem.sv Line: 39
# ** Error: Assertion error.
#    Time: 18350 us  Scope: cpu_tb.i_mem File: ./instructmem.sv Line: 39
# ** Error: Assertion error.
#    Time: 18450 us  Scope: cpu_tb.i_mem File: ./instructmem.sv Line: 39
# ** Error: Assertion error.
#    Time: 18550 us  Scope: cpu_tb.i_mem File: ./instructmem.sv Line: 39
# ** Error: Assertion error.
#    Time: 18650 us  Scope: cpu_tb.i_mem File: ./instructmem.sv Line: 39
# ** Error: Assertion error.
#    Time: 18650 us  Scope: cpu_tb File: ./cpu_tb.sv Line: 175
# ** Error: Assertion error.
#    Time: 18750 us  Scope: cpu_tb.i_mem File: ./instructmem.sv Line: 39
# ** Note: $stop    : ./cpu_tb.sv(182)
#    Time: 18750 us  Iteration: 1  Instance: /cpu_tb
# Break in Module cpu_tb at ./cpu_tb.sv line 182
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:46:31 on Aug 04,2024
# vlog -reportprogress 300 ./adder.sv 
# -- Compiling module adder
# 
# Top level modules:
# 	adder
# End time: 21:46:31 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:46:31 on Aug 04,2024
# vlog -reportprogress 300 ./alu.sv 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 21:46:31 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:46:32 on Aug 04,2024
# vlog -reportprogress 300 ./and_unit.sv 
# -- Compiling module and_unit
# 
# Top level modules:
# 	and_unit
# End time: 21:46:32 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:46:32 on Aug 04,2024
# vlog -reportprogress 300 ./comparator.sv 
# -- Compiling module comparator
# 
# Top level modules:
# 	comparator
# End time: 21:46:32 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:46:32 on Aug 04,2024
# vlog -reportprogress 300 ./control_unit.sv 
# -- Compiling module control_unit
# 
# Top level modules:
# 	control_unit
# End time: 21:46:32 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:46:32 on Aug 04,2024
# vlog -reportprogress 300 ./cpu.sv 
# -- Compiling module cpu
# 
# Top level modules:
# 	cpu
# End time: 21:46:32 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:46:32 on Aug 04,2024
# vlog -reportprogress 300 ./cpu_tb.sv 
# -- Compiling module cpu_tb
# 
# Top level modules:
# 	cpu_tb
# End time: 21:46:32 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:46:32 on Aug 04,2024
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 21:46:32 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:46:32 on Aug 04,2024
# vlog -reportprogress 300 ./dff.sv 
# -- Compiling module DFF_multi
# -- Compiling module DFF_32
# -- Compiling module DFF_16
# -- Compiling module DFF_4
# -- Compiling module D_FF_en
# -- Compiling module D_FF
# 
# Top level modules:
# 	DFF_multi
# 	DFF_32
# End time: 21:46:32 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:46:32 on Aug 04,2024
# vlog -reportprogress 300 ./forwarding_unit.sv 
# -- Compiling module forwarding_unit
# 
# Top level modules:
# 	forwarding_unit
# End time: 21:46:32 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:46:32 on Aug 04,2024
# vlog -reportprogress 300 ./hazard_detection_unit.sv 
# -- Compiling module hazard_detection_unit
# -- Compiling module branch_predictor
# 
# Top level modules:
# 	hazard_detection_unit
# End time: 21:46:32 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:46:32 on Aug 04,2024
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 21:46:32 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:46:32 on Aug 04,2024
# vlog -reportprogress 300 ./mux_multi_bits.sv 
# -- Compiling module mux64x4_1
# -- Compiling module mux64x2_1
# -- Compiling module mux32x2_1
# -- Compiling module mux5x2_1
# -- Compiling module mux64x32_1
# -- Compiling module mux64x8_1
# -- Compiling module mux4x8_1
# -- Compiling module mux4x2_1
# -- Compiling module mux2x8_1
# -- Compiling module mux2x4_1
# 
# Top level modules:
# 	mux64x4_1
# 	mux64x2_1
# 	mux32x2_1
# 	mux5x2_1
# 	mux64x32_1
# 	mux64x8_1
# 	mux4x8_1
# 	mux4x2_1
# 	mux2x8_1
# 	mux2x4_1
# End time: 21:46:32 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:46:32 on Aug 04,2024
# vlog -reportprogress 300 ./mux_single_bit.sv 
# -- Compiling module mux32_1
# -- Compiling module mux16_1
# -- Compiling module mux8_1
# -- Compiling module mux4_1
# -- Compiling module mux2_1
# 
# Top level modules:
# 	mux32_1
# 	mux8_1
# End time: 21:46:32 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:46:33 on Aug 04,2024
# vlog -reportprogress 300 ./or64_1.sv 
# -- Compiling module zero_check
# -- Compiling module or64_1
# -- Compiling module or32_1
# -- Compiling module or16_1
# -- Compiling module or4_1
# 
# Top level modules:
# 	zero_check
# 	or32_1
# End time: 21:46:33 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:46:33 on Aug 04,2024
# vlog -reportprogress 300 ./or_unit.sv 
# -- Compiling module or_unit
# 
# Top level modules:
# 	or_unit
# End time: 21:46:33 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:46:33 on Aug 04,2024
# vlog -reportprogress 300 ./pipeline_registers.sv 
# -- Compiling module IF_ID_Register
# -- Compiling module ID_EX_Register
# -- Compiling module EX_MEM_Register
# -- Compiling module MEM_WB_Register
# 
# Top level modules:
# 	IF_ID_Register
# 	ID_EX_Register
# 	EX_MEM_Register
# 	MEM_WB_Register
# End time: 21:46:33 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:46:33 on Aug 04,2024
# vlog -reportprogress 300 ./regfile.sv 
# -- Compiling module regfile
# -- Compiling module register
# 
# Top level modules:
# 	regfile
# End time: 21:46:33 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:46:33 on Aug 04,2024
# vlog -reportprogress 300 ./reg_decoder.sv 
# -- Compiling module reg_decoder
# -- Compiling module demux_1_32
# -- Compiling module demux_1_16
# -- Compiling module demux_1_4
# -- Compiling module demux_1_2
# 
# Top level modules:
# 	reg_decoder
# End time: 21:46:33 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:46:33 on Aug 04,2024
# vlog -reportprogress 300 ./ripple_carry_adder_64.sv 
# -- Compiling module ripple_carry_adder_64
# -- Compiling module full_adder
# 
# Top level modules:
# 	ripple_carry_adder_64
# End time: 21:46:33 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:46:33 on Aug 04,2024
# vlog -reportprogress 300 ./sign_extender.sv 
# -- Compiling module sign_extender
# 
# Top level modules:
# 	sign_extender
# End time: 21:46:33 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:46:33 on Aug 04,2024
# vlog -reportprogress 300 ./xor_unit.sv 
# -- Compiling module xor_unit
# 
# Top level modules:
# 	xor_unit
# End time: 21:46:33 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:46:33 on Aug 04,2024
# vlog -reportprogress 300 ./zero_extender.sv 
# -- Compiling module zero_extender
# 
# Top level modules:
# 	zero_extender
# End time: 21:46:33 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 21:46:34 on Aug 04,2024, Elapsed time: 0:01:36
# Errors: 42, Warnings: 3
# vsim -voptargs=""+acc"" -t 1ps -lib work cpu_tb 
# Start time: 21:46:34 on Aug 04,2024
# Loading sv_std.std
# Loading work.cpu_tb
# Loading work.cpu
# Loading work.DFF_multi
# Loading work.adder
# Loading work.ripple_carry_adder_64
# Loading work.or64_1
# Loading work.or16_1
# Loading work.or4_1
# Loading work.mux64x2_1
# Loading work.IF_ID_Register
# Loading work.mux32x2_1
# Loading work.mux5x2_1
# Loading work.zero_extender
# Loading work.sign_extender
# Loading work.regfile
# Loading work.reg_decoder
# Loading work.demux_1_32
# Loading work.demux_1_2
# Loading work.demux_1_16
# Loading work.demux_1_4
# Loading work.mux64x32_1
# Loading work.zero_check
# Loading work.control_unit
# Loading work.hazard_detection_unit
# Loading work.comparator
# Loading work.branch_predictor
# Loading work.ID_EX_Register
# Loading work.mux64x4_1
# Loading work.alu
# Loading work.and_unit
# Loading work.or_unit
# Loading work.xor_unit
# Loading work.mux64x8_1
# Loading work.mux4x8_1
# Loading work.forwarding_unit
# Loading work.EX_MEM_Register
# Loading work.MEM_WB_Register
# Loading work.instructmem
# Loading work.datamem
# Loading work.D_FF_en
# Loading work.D_FF
# Loading work.full_adder
# Loading work.mux2_1
# Loading work.mux32_1
# Loading work.mux16_1
# Loading work.mux4_1
# Loading work.register
# Loading work.DFF_16
# Loading work.DFF_4
# Loading work.mux8_1
# ** Warning: Design size of 13852 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Tim  Hostname: DESKTOP-BNJMS9L  ProcessID: 16096
#           Attempting to use alternate WLF file "./wlftx1fqb3".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftx1fqb3
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: test01_AddiB
# ** Error: Assertion error.
#    Time: 250 us  Scope: cpu_tb.i_mem File: ./instructmem.sv Line: 39
# ** Error: Assertion error.
#    Time: 350 us  Scope: cpu_tb.i_mem File: ./instructmem.sv Line: 39
# ** Error: Assertion error.
#    Time: 450 us  Scope: cpu_tb.i_mem File: ./instructmem.sv Line: 39
# ** Error: Assertion error.
#    Time: 550 us  Scope: cpu_tb.i_mem File: ./instructmem.sv Line: 39
# ** Error: Assertion error.
#    Time: 650 us  Scope: cpu_tb.i_mem File: ./instructmem.sv Line: 39
# ** Error: Assertion error.
#    Time: 650 us  Scope: cpu_tb File: ./cpu_tb.sv Line: 50
# ** Error: Assertion error.
#    Time: 750 us  Scope: cpu_tb.i_mem File: ./instructmem.sv Line: 39
# Running benchmark: test02_AddsSubs
# ** Error: Assertion error.
#    Time: 950 us  Scope: cpu_tb.i_mem File: ./instructmem.sv Line: 39
# ** Error: Assertion error.
#    Time: 1050 us  Scope: cpu_tb.i_mem File: ./instructmem.sv Line: 39
# ** Error: Assertion error.
#    Time: 1150 us  Scope: cpu_tb.i_mem File: ./instructmem.sv Line: 39
# ** Error: Assertion error.
#    Time: 1250 us  Scope: cpu_tb.i_mem File: ./instructmem.sv Line: 39
# ** Error: Assertion error.
#    Time: 1350 us  Scope: cpu_tb.i_mem File: ./instructmem.sv Line: 39
# ** Error: Assertion error.
#    Time: 1350 us  Scope: cpu_tb File: ./cpu_tb.sv Line: 62
# ** Error: Assertion error.
#    Time: 1450 us  Scope: cpu_tb.i_mem File: ./instructmem.sv Line: 39
# Running benchmark: test03_CbzB
# ** Error: Assertion error.
#    Time: 1650 us  Scope: cpu_tb.i_mem File: ./instructmem.sv Line: 39
# ** Error: Assertion error.
#    Time: 1750 us  Scope: cpu_tb.i_mem File: ./instructmem.sv Line: 39
# ** Error: Assertion error.
#    Time: 1850 us  Scope: cpu_tb.i_mem File: ./instructmem.sv Line: 39
# ** Error: Assertion error.
#    Time: 1950 us  Scope: cpu_tb.i_mem File: ./instructmem.sv Line: 39
# ** Error: Assertion error.
#    Time: 2050 us  Scope: cpu_tb.i_mem File: ./instructmem.sv Line: 39
# ** Error: Assertion error.
#    Time: 2050 us  Scope: cpu_tb File: ./cpu_tb.sv Line: 78
# ** Error: Assertion error.
#    Time: 2150 us  Scope: cpu_tb.i_mem File: ./instructmem.sv Line: 39
# Running benchmark: test04_LdurStur
# ** Error: Assertion error.
#    Time: 2350 us  Scope: cpu_tb.i_mem File: ./instructmem.sv Line: 39
# ** Error: Assertion error.
#    Time: 2450 us  Scope: cpu_tb.i_mem File: ./instructmem.sv Line: 39
# ** Error: Assertion error.
#    Time: 2550 us  Scope: cpu_tb.i_mem File: ./instructmem.sv Line: 39
# ** Error: Assertion error.
#    Time: 2650 us  Scope: cpu_tb.i_mem File: ./instructmem.sv Line: 39
# ** Error: Assertion error.
#    Time: 2750 us  Scope: cpu_tb.i_mem File: ./instructmem.sv Line: 39
# ** Error: Assertion error.
#    Time: 2750 us  Scope: cpu_tb File: ./cpu_tb.sv Line: 91
# ** Error: Assertion error.
#    Time: 2850 us  Scope: cpu_tb.i_mem File: ./instructmem.sv Line: 39
# Running benchmark: test05_Blt
# ** Error: Assertion error.
#    Time: 3050 us  Scope: cpu_tb.i_mem File: ./instructmem.sv Line: 39
# ** Error: Assertion error.
#    Time: 3150 us  Scope: cpu_tb.i_mem File: ./instructmem.sv Line: 39
# ** Error: Assertion error.
#    Time: 3250 us  Scope: cpu_tb.i_mem File: ./instructmem.sv Line: 39
# ** Error: Assertion error.
#    Time: 3350 us  Scope: cpu_tb.i_mem File: ./instructmem.sv Line: 39
# ** Error: Assertion error.
#    Time: 3450 us  Scope: cpu_tb.i_mem File: ./instructmem.sv Line: 39
# ** Error: Assertion error.
#    Time: 3450 us  Scope: cpu_tb File: ./cpu_tb.sv Line: 109
# ** Error: Assertion error.
#    Time: 3550 us  Scope: cpu_tb.i_mem File: ./instructmem.sv Line: 39
# Running benchmark: test06_BlBr
# ** Error: Assertion error.
#    Time: 3750 us  Scope: cpu_tb.i_mem File: ./instructmem.sv Line: 39
# ** Error: Assertion error.
#    Time: 3850 us  Scope: cpu_tb.i_mem File: ./instructmem.sv Line: 39
# ** Error: Assertion error.
#    Time: 3950 us  Scope: cpu_tb.i_mem File: ./instructmem.sv Line: 39
# ** Error: Assertion error.
#    Time: 4050 us  Scope: cpu_tb.i_mem File: ./instructmem.sv Line: 39
# ** Error: Assertion error.
#    Time: 4150 us  Scope: cpu_tb.i_mem File: ./instructmem.sv Line: 39
# ** Error: Assertion error.
#    Time: 4150 us  Scope: cpu_tb File: ./cpu_tb.sv Line: 118
# ** Error: Assertion error.
#    Time: 4250 us  Scope: cpu_tb.i_mem File: ./instructmem.sv Line: 39
# Running benchmark: test10_forwarding
# ** Error: Assertion error.
#    Time: 4450 us  Scope: cpu_tb.i_mem File: ./instructmem.sv Line: 39
# ** Error: Assertion error.
#    Time: 4550 us  Scope: cpu_tb.i_mem File: ./instructmem.sv Line: 39
# ** Error: Assertion error.
#    Time: 4650 us  Scope: cpu_tb.i_mem File: ./instructmem.sv Line: 39
# ** Error: Assertion error.
#    Time: 4750 us  Scope: cpu_tb.i_mem File: ./instructmem.sv Line: 39
# ** Error: Assertion error.
#    Time: 4850 us  Scope: cpu_tb.i_mem File: ./instructmem.sv Line: 39
# ** Error: Assertion error.
#    Time: 4850 us  Scope: cpu_tb File: ./cpu_tb.sv Line: 133
# ** Error: Assertion error.
#    Time: 4950 us  Scope: cpu_tb.i_mem File: ./instructmem.sv Line: 39
# Running benchmark: test11_Sort
# ** Error: Assertion error.
#    Time: 5150 us  Scope: cpu_tb.i_mem File: ./instructmem.sv Line: 39
# ** Error: Assertion error.
#    Time: 5250 us  Scope: cpu_tb.i_mem File: ./instructmem.sv Line: 39
# ** Error: Assertion error.
#    Time: 5350 us  Scope: cpu_tb.i_mem File: ./instructmem.sv Line: 39
# ** Error: Assertion error.
#    Time: 5450 us  Scope: cpu_tb.i_mem File: ./instructmem.sv Line: 39
# ** Error: Assertion error.
#    Time: 5550 us  Scope: cpu_tb.i_mem File: ./instructmem.sv Line: 39
# ** Error: Assertion error.
#    Time: 5550 us  Scope: cpu_tb File: ./cpu_tb.sv Line: 158
# ** Error: Assertion error.
#    Time: 5650 us  Scope: cpu_tb.i_mem File: ./instructmem.sv Line: 39
# Running benchmark: test12_Fibonacci
# ** Error: Assertion error.
#    Time: 5850 us  Scope: cpu_tb.i_mem File: ./instructmem.sv Line: 39
# ** Error: Assertion error.
#    Time: 5950 us  Scope: cpu_tb.i_mem File: ./instructmem.sv Line: 39
# ** Error: Assertion error.
#    Time: 6050 us  Scope: cpu_tb.i_mem File: ./instructmem.sv Line: 39
# ** Error: Assertion error.
#    Time: 6150 us  Scope: cpu_tb.i_mem File: ./instructmem.sv Line: 39
# ** Error: Assertion error.
#    Time: 6250 us  Scope: cpu_tb.i_mem File: ./instructmem.sv Line: 39
# ** Error: Assertion error.
#    Time: 6250 us  Scope: cpu_tb File: ./cpu_tb.sv Line: 175
# ** Error: Assertion error.
#    Time: 6350 us  Scope: cpu_tb.i_mem File: ./instructmem.sv Line: 39
# ** Note: $stop    : ./cpu_tb.sv(182)
#    Time: 6350 us  Iteration: 1  Instance: /cpu_tb
# Break in Module cpu_tb at ./cpu_tb.sv line 182
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:47:04 on Aug 04,2024
# vlog -reportprogress 300 ./adder.sv 
# -- Compiling module adder
# 
# Top level modules:
# 	adder
# End time: 21:47:04 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:47:04 on Aug 04,2024
# vlog -reportprogress 300 ./alu.sv 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 21:47:04 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:47:04 on Aug 04,2024
# vlog -reportprogress 300 ./and_unit.sv 
# -- Compiling module and_unit
# 
# Top level modules:
# 	and_unit
# End time: 21:47:04 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:47:04 on Aug 04,2024
# vlog -reportprogress 300 ./comparator.sv 
# -- Compiling module comparator
# 
# Top level modules:
# 	comparator
# End time: 21:47:05 on Aug 04,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:47:05 on Aug 04,2024
# vlog -reportprogress 300 ./control_unit.sv 
# -- Compiling module control_unit
# 
# Top level modules:
# 	control_unit
# End time: 21:47:05 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:47:05 on Aug 04,2024
# vlog -reportprogress 300 ./cpu.sv 
# -- Compiling module cpu
# 
# Top level modules:
# 	cpu
# End time: 21:47:05 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:47:05 on Aug 04,2024
# vlog -reportprogress 300 ./cpu_tb.sv 
# -- Compiling module cpu_tb
# 
# Top level modules:
# 	cpu_tb
# End time: 21:47:05 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:47:05 on Aug 04,2024
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 21:47:05 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:47:05 on Aug 04,2024
# vlog -reportprogress 300 ./dff.sv 
# -- Compiling module DFF_multi
# -- Compiling module DFF_32
# -- Compiling module DFF_16
# -- Compiling module DFF_4
# -- Compiling module D_FF_en
# -- Compiling module D_FF
# 
# Top level modules:
# 	DFF_multi
# 	DFF_32
# End time: 21:47:05 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:47:05 on Aug 04,2024
# vlog -reportprogress 300 ./forwarding_unit.sv 
# -- Compiling module forwarding_unit
# 
# Top level modules:
# 	forwarding_unit
# End time: 21:47:05 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:47:05 on Aug 04,2024
# vlog -reportprogress 300 ./hazard_detection_unit.sv 
# -- Compiling module hazard_detection_unit
# -- Compiling module branch_predictor
# 
# Top level modules:
# 	hazard_detection_unit
# End time: 21:47:05 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:47:05 on Aug 04,2024
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 21:47:05 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:47:05 on Aug 04,2024
# vlog -reportprogress 300 ./mux_multi_bits.sv 
# -- Compiling module mux64x4_1
# -- Compiling module mux64x2_1
# -- Compiling module mux32x2_1
# -- Compiling module mux5x2_1
# -- Compiling module mux64x32_1
# -- Compiling module mux64x8_1
# -- Compiling module mux4x8_1
# -- Compiling module mux4x2_1
# -- Compiling module mux2x8_1
# -- Compiling module mux2x4_1
# 
# Top level modules:
# 	mux64x4_1
# 	mux64x2_1
# 	mux32x2_1
# 	mux5x2_1
# 	mux64x32_1
# 	mux64x8_1
# 	mux4x8_1
# 	mux4x2_1
# 	mux2x8_1
# 	mux2x4_1
# End time: 21:47:05 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:47:05 on Aug 04,2024
# vlog -reportprogress 300 ./mux_single_bit.sv 
# -- Compiling module mux32_1
# -- Compiling module mux16_1
# -- Compiling module mux8_1
# -- Compiling module mux4_1
# -- Compiling module mux2_1
# 
# Top level modules:
# 	mux32_1
# 	mux8_1
# End time: 21:47:05 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:47:05 on Aug 04,2024
# vlog -reportprogress 300 ./or64_1.sv 
# -- Compiling module zero_check
# -- Compiling module or64_1
# -- Compiling module or32_1
# -- Compiling module or16_1
# -- Compiling module or4_1
# 
# Top level modules:
# 	zero_check
# 	or32_1
# End time: 21:47:05 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:47:05 on Aug 04,2024
# vlog -reportprogress 300 ./or_unit.sv 
# -- Compiling module or_unit
# 
# Top level modules:
# 	or_unit
# End time: 21:47:06 on Aug 04,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:47:06 on Aug 04,2024
# vlog -reportprogress 300 ./pipeline_registers.sv 
# -- Compiling module IF_ID_Register
# -- Compiling module ID_EX_Register
# -- Compiling module EX_MEM_Register
# -- Compiling module MEM_WB_Register
# 
# Top level modules:
# 	IF_ID_Register
# 	ID_EX_Register
# 	EX_MEM_Register
# 	MEM_WB_Register
# End time: 21:47:06 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:47:06 on Aug 04,2024
# vlog -reportprogress 300 ./regfile.sv 
# -- Compiling module regfile
# -- Compiling module register
# 
# Top level modules:
# 	regfile
# End time: 21:47:06 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:47:06 on Aug 04,2024
# vlog -reportprogress 300 ./reg_decoder.sv 
# -- Compiling module reg_decoder
# -- Compiling module demux_1_32
# -- Compiling module demux_1_16
# -- Compiling module demux_1_4
# -- Compiling module demux_1_2
# 
# Top level modules:
# 	reg_decoder
# End time: 21:47:06 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:47:06 on Aug 04,2024
# vlog -reportprogress 300 ./ripple_carry_adder_64.sv 
# -- Compiling module ripple_carry_adder_64
# -- Compiling module full_adder
# 
# Top level modules:
# 	ripple_carry_adder_64
# End time: 21:47:06 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:47:06 on Aug 04,2024
# vlog -reportprogress 300 ./sign_extender.sv 
# -- Compiling module sign_extender
# 
# Top level modules:
# 	sign_extender
# End time: 21:47:06 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:47:06 on Aug 04,2024
# vlog -reportprogress 300 ./xor_unit.sv 
# -- Compiling module xor_unit
# 
# Top level modules:
# 	xor_unit
# End time: 21:47:06 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:47:06 on Aug 04,2024
# vlog -reportprogress 300 ./zero_extender.sv 
# -- Compiling module zero_extender
# 
# Top level modules:
# 	zero_extender
# End time: 21:47:06 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 21:47:07 on Aug 04,2024, Elapsed time: 0:00:33
# Errors: 63, Warnings: 3
# vsim -voptargs=""+acc"" -t 1ps -lib work cpu_tb 
# Start time: 21:47:07 on Aug 04,2024
# Loading sv_std.std
# Loading work.cpu_tb
# Loading work.cpu
# Loading work.DFF_multi
# Loading work.adder
# Loading work.ripple_carry_adder_64
# Loading work.or64_1
# Loading work.or16_1
# Loading work.or4_1
# Loading work.mux64x2_1
# Loading work.IF_ID_Register
# Loading work.mux32x2_1
# Loading work.mux5x2_1
# Loading work.zero_extender
# Loading work.sign_extender
# Loading work.regfile
# Loading work.reg_decoder
# Loading work.demux_1_32
# Loading work.demux_1_2
# Loading work.demux_1_16
# Loading work.demux_1_4
# Loading work.mux64x32_1
# Loading work.zero_check
# Loading work.control_unit
# Loading work.hazard_detection_unit
# Loading work.comparator
# Loading work.branch_predictor
# Loading work.ID_EX_Register
# Loading work.mux64x4_1
# Loading work.alu
# Loading work.and_unit
# Loading work.or_unit
# Loading work.xor_unit
# Loading work.mux64x8_1
# Loading work.mux4x8_1
# Loading work.forwarding_unit
# Loading work.EX_MEM_Register
# Loading work.MEM_WB_Register
# Loading work.instructmem
# Loading work.datamem
# Loading work.D_FF_en
# Loading work.D_FF
# Loading work.full_adder
# Loading work.mux2_1
# Loading work.mux32_1
# Loading work.mux16_1
# Loading work.mux4_1
# Loading work.register
# Loading work.DFF_16
# Loading work.DFF_4
# Loading work.mux8_1
# ** Warning: Design size of 13852 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Tim  Hostname: DESKTOP-BNJMS9L  ProcessID: 16096
#           Attempting to use alternate WLF file "./wlftt9i8aa".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftt9i8aa
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: test01_AddiB
# ** Error: Assertion error.
#    Time: 250 us  Scope: cpu_tb.i_mem File: ./instructmem.sv Line: 39
# ** Error: Assertion error.
#    Time: 350 us  Scope: cpu_tb.i_mem File: ./instructmem.sv Line: 39
# ** Error: Assertion error.
#    Time: 450 us  Scope: cpu_tb.i_mem File: ./instructmem.sv Line: 39
# ** Error: Assertion error.
#    Time: 550 us  Scope: cpu_tb.i_mem File: ./instructmem.sv Line: 39
# ** Error: Assertion error.
#    Time: 650 us  Scope: cpu_tb.i_mem File: ./instructmem.sv Line: 39
# ** Error: Assertion error.
#    Time: 650 us  Scope: cpu_tb File: ./cpu_tb.sv Line: 50
# ** Error: Assertion error.
#    Time: 750 us  Scope: cpu_tb.i_mem File: ./instructmem.sv Line: 39
# Running benchmark: test02_AddsSubs
# ** Error: Assertion error.
#    Time: 950 us  Scope: cpu_tb.i_mem File: ./instructmem.sv Line: 39
# ** Error: Assertion error.
#    Time: 1050 us  Scope: cpu_tb.i_mem File: ./instructmem.sv Line: 39
# ** Error: Assertion error.
#    Time: 1150 us  Scope: cpu_tb.i_mem File: ./instructmem.sv Line: 39
# ** Error: Assertion error.
#    Time: 1250 us  Scope: cpu_tb.i_mem File: ./instructmem.sv Line: 39
# ** Error: Assertion error.
#    Time: 1350 us  Scope: cpu_tb.i_mem File: ./instructmem.sv Line: 39
# ** Error: Assertion error.
#    Time: 1350 us  Scope: cpu_tb File: ./cpu_tb.sv Line: 62
# ** Error: Assertion error.
#    Time: 1450 us  Scope: cpu_tb.i_mem File: ./instructmem.sv Line: 39
# Running benchmark: test03_CbzB
# ** Error: Assertion error.
#    Time: 1650 us  Scope: cpu_tb.i_mem File: ./instructmem.sv Line: 39
# ** Error: Assertion error.
#    Time: 1750 us  Scope: cpu_tb.i_mem File: ./instructmem.sv Line: 39
# ** Error: Assertion error.
#    Time: 1850 us  Scope: cpu_tb.i_mem File: ./instructmem.sv Line: 39
# ** Error: Assertion error.
#    Time: 1950 us  Scope: cpu_tb.i_mem File: ./instructmem.sv Line: 39
# ** Error: Assertion error.
#    Time: 2050 us  Scope: cpu_tb.i_mem File: ./instructmem.sv Line: 39
# ** Error: Assertion error.
#    Time: 2050 us  Scope: cpu_tb File: ./cpu_tb.sv Line: 78
# ** Error: Assertion error.
#    Time: 2150 us  Scope: cpu_tb.i_mem File: ./instructmem.sv Line: 39
# Running benchmark: test04_LdurStur
# ** Error: Assertion error.
#    Time: 2350 us  Scope: cpu_tb.i_mem File: ./instructmem.sv Line: 39
# ** Error: Assertion error.
#    Time: 2450 us  Scope: cpu_tb.i_mem File: ./instructmem.sv Line: 39
# ** Error: Assertion error.
#    Time: 2550 us  Scope: cpu_tb.i_mem File: ./instructmem.sv Line: 39
# ** Error: Assertion error.
#    Time: 2650 us  Scope: cpu_tb.i_mem File: ./instructmem.sv Line: 39
# ** Error: Assertion error.
#    Time: 2750 us  Scope: cpu_tb.i_mem File: ./instructmem.sv Line: 39
# ** Error: Assertion error.
#    Time: 2750 us  Scope: cpu_tb File: ./cpu_tb.sv Line: 91
# ** Error: Assertion error.
#    Time: 2850 us  Scope: cpu_tb.i_mem File: ./instructmem.sv Line: 39
# Running benchmark: test05_Blt
# ** Error: Assertion error.
#    Time: 3050 us  Scope: cpu_tb.i_mem File: ./instructmem.sv Line: 39
# ** Error: Assertion error.
#    Time: 3150 us  Scope: cpu_tb.i_mem File: ./instructmem.sv Line: 39
# ** Error: Assertion error.
#    Time: 3250 us  Scope: cpu_tb.i_mem File: ./instructmem.sv Line: 39
# ** Error: Assertion error.
#    Time: 3350 us  Scope: cpu_tb.i_mem File: ./instructmem.sv Line: 39
# ** Error: Assertion error.
#    Time: 3450 us  Scope: cpu_tb.i_mem File: ./instructmem.sv Line: 39
# ** Error: Assertion error.
#    Time: 3450 us  Scope: cpu_tb File: ./cpu_tb.sv Line: 109
# ** Error: Assertion error.
#    Time: 3550 us  Scope: cpu_tb.i_mem File: ./instructmem.sv Line: 39
# Running benchmark: test06_BlBr
# ** Error: Assertion error.
#    Time: 3750 us  Scope: cpu_tb.i_mem File: ./instructmem.sv Line: 39
# ** Error: Assertion error.
#    Time: 3850 us  Scope: cpu_tb.i_mem File: ./instructmem.sv Line: 39
# ** Error: Assertion error.
#    Time: 3950 us  Scope: cpu_tb.i_mem File: ./instructmem.sv Line: 39
# ** Error: Assertion error.
#    Time: 4050 us  Scope: cpu_tb.i_mem File: ./instructmem.sv Line: 39
# ** Error: Assertion error.
#    Time: 4150 us  Scope: cpu_tb.i_mem File: ./instructmem.sv Line: 39
# ** Error: Assertion error.
#    Time: 4150 us  Scope: cpu_tb File: ./cpu_tb.sv Line: 118
# ** Error: Assertion error.
#    Time: 4250 us  Scope: cpu_tb.i_mem File: ./instructmem.sv Line: 39
# Running benchmark: test10_forwarding
# ** Error: Assertion error.
#    Time: 4450 us  Scope: cpu_tb.i_mem File: ./instructmem.sv Line: 39
# ** Error: Assertion error.
#    Time: 4550 us  Scope: cpu_tb.i_mem File: ./instructmem.sv Line: 39
# ** Error: Assertion error.
#    Time: 4650 us  Scope: cpu_tb.i_mem File: ./instructmem.sv Line: 39
# ** Error: Assertion error.
#    Time: 4750 us  Scope: cpu_tb.i_mem File: ./instructmem.sv Line: 39
# ** Error: Assertion error.
#    Time: 4850 us  Scope: cpu_tb.i_mem File: ./instructmem.sv Line: 39
# ** Error: Assertion error.
#    Time: 4850 us  Scope: cpu_tb File: ./cpu_tb.sv Line: 133
# ** Error: Assertion error.
#    Time: 4950 us  Scope: cpu_tb.i_mem File: ./instructmem.sv Line: 39
# Running benchmark: test11_Sort
# ** Error: Assertion error.
#    Time: 5150 us  Scope: cpu_tb.i_mem File: ./instructmem.sv Line: 39
# ** Error: Assertion error.
#    Time: 5250 us  Scope: cpu_tb.i_mem File: ./instructmem.sv Line: 39
# ** Error: Assertion error.
#    Time: 5350 us  Scope: cpu_tb.i_mem File: ./instructmem.sv Line: 39
# ** Error: Assertion error.
#    Time: 5450 us  Scope: cpu_tb.i_mem File: ./instructmem.sv Line: 39
# ** Error: Assertion error.
#    Time: 5550 us  Scope: cpu_tb.i_mem File: ./instructmem.sv Line: 39
# ** Error: Assertion error.
#    Time: 5550 us  Scope: cpu_tb File: ./cpu_tb.sv Line: 158
# ** Error: Assertion error.
#    Time: 5650 us  Scope: cpu_tb.i_mem File: ./instructmem.sv Line: 39
# Running benchmark: test12_Fibonacci
# ** Error: Assertion error.
#    Time: 5850 us  Scope: cpu_tb.i_mem File: ./instructmem.sv Line: 39
# ** Error: Assertion error.
#    Time: 5950 us  Scope: cpu_tb.i_mem File: ./instructmem.sv Line: 39
# ** Error: Assertion error.
#    Time: 6050 us  Scope: cpu_tb.i_mem File: ./instructmem.sv Line: 39
# ** Error: Assertion error.
#    Time: 6150 us  Scope: cpu_tb.i_mem File: ./instructmem.sv Line: 39
# ** Error: Assertion error.
#    Time: 6250 us  Scope: cpu_tb.i_mem File: ./instructmem.sv Line: 39
# ** Error: Assertion error.
#    Time: 6250 us  Scope: cpu_tb File: ./cpu_tb.sv Line: 175
# ** Error: Assertion error.
#    Time: 6350 us  Scope: cpu_tb.i_mem File: ./instructmem.sv Line: 39
# ** Note: $stop    : ./cpu_tb.sv(182)
#    Time: 6350 us  Iteration: 1  Instance: /cpu_tb
# Break in Module cpu_tb at ./cpu_tb.sv line 182
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:47:35 on Aug 04,2024
# vlog -reportprogress 300 ./adder.sv 
# -- Compiling module adder
# 
# Top level modules:
# 	adder
# End time: 21:47:35 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:47:35 on Aug 04,2024
# vlog -reportprogress 300 ./alu.sv 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 21:47:35 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:47:35 on Aug 04,2024
# vlog -reportprogress 300 ./and_unit.sv 
# -- Compiling module and_unit
# 
# Top level modules:
# 	and_unit
# End time: 21:47:35 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:47:35 on Aug 04,2024
# vlog -reportprogress 300 ./comparator.sv 
# -- Compiling module comparator
# 
# Top level modules:
# 	comparator
# End time: 21:47:35 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:47:35 on Aug 04,2024
# vlog -reportprogress 300 ./control_unit.sv 
# -- Compiling module control_unit
# 
# Top level modules:
# 	control_unit
# End time: 21:47:35 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:47:35 on Aug 04,2024
# vlog -reportprogress 300 ./cpu.sv 
# -- Compiling module cpu
# 
# Top level modules:
# 	cpu
# End time: 21:47:35 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:47:35 on Aug 04,2024
# vlog -reportprogress 300 ./cpu_tb.sv 
# -- Compiling module cpu_tb
# 
# Top level modules:
# 	cpu_tb
# End time: 21:47:35 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:47:35 on Aug 04,2024
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 21:47:35 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:47:35 on Aug 04,2024
# vlog -reportprogress 300 ./dff.sv 
# -- Compiling module DFF_multi
# -- Compiling module DFF_32
# -- Compiling module DFF_16
# -- Compiling module DFF_4
# -- Compiling module D_FF_en
# -- Compiling module D_FF
# 
# Top level modules:
# 	DFF_multi
# 	DFF_32
# End time: 21:47:35 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:47:35 on Aug 04,2024
# vlog -reportprogress 300 ./forwarding_unit.sv 
# -- Compiling module forwarding_unit
# 
# Top level modules:
# 	forwarding_unit
# End time: 21:47:35 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:47:35 on Aug 04,2024
# vlog -reportprogress 300 ./hazard_detection_unit.sv 
# -- Compiling module hazard_detection_unit
# -- Compiling module branch_predictor
# 
# Top level modules:
# 	hazard_detection_unit
# End time: 21:47:36 on Aug 04,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:47:36 on Aug 04,2024
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 21:47:36 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:47:36 on Aug 04,2024
# vlog -reportprogress 300 ./mux_multi_bits.sv 
# -- Compiling module mux64x4_1
# -- Compiling module mux64x2_1
# -- Compiling module mux32x2_1
# -- Compiling module mux5x2_1
# -- Compiling module mux64x32_1
# -- Compiling module mux64x8_1
# -- Compiling module mux4x8_1
# -- Compiling module mux4x2_1
# -- Compiling module mux2x8_1
# -- Compiling module mux2x4_1
# 
# Top level modules:
# 	mux64x4_1
# 	mux64x2_1
# 	mux32x2_1
# 	mux5x2_1
# 	mux64x32_1
# 	mux64x8_1
# 	mux4x8_1
# 	mux4x2_1
# 	mux2x8_1
# 	mux2x4_1
# End time: 21:47:36 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:47:36 on Aug 04,2024
# vlog -reportprogress 300 ./mux_single_bit.sv 
# -- Compiling module mux32_1
# -- Compiling module mux16_1
# -- Compiling module mux8_1
# -- Compiling module mux4_1
# -- Compiling module mux2_1
# 
# Top level modules:
# 	mux32_1
# 	mux8_1
# End time: 21:47:36 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:47:36 on Aug 04,2024
# vlog -reportprogress 300 ./or64_1.sv 
# -- Compiling module zero_check
# -- Compiling module or64_1
# -- Compiling module or32_1
# -- Compiling module or16_1
# -- Compiling module or4_1
# 
# Top level modules:
# 	zero_check
# 	or32_1
# End time: 21:47:36 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:47:36 on Aug 04,2024
# vlog -reportprogress 300 ./or_unit.sv 
# -- Compiling module or_unit
# 
# Top level modules:
# 	or_unit
# End time: 21:47:36 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:47:36 on Aug 04,2024
# vlog -reportprogress 300 ./pipeline_registers.sv 
# -- Compiling module IF_ID_Register
# -- Compiling module ID_EX_Register
# -- Compiling module EX_MEM_Register
# -- Compiling module MEM_WB_Register
# 
# Top level modules:
# 	IF_ID_Register
# 	ID_EX_Register
# 	EX_MEM_Register
# 	MEM_WB_Register
# End time: 21:47:36 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:47:36 on Aug 04,2024
# vlog -reportprogress 300 ./regfile.sv 
# -- Compiling module regfile
# -- Compiling module register
# 
# Top level modules:
# 	regfile
# End time: 21:47:36 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:47:36 on Aug 04,2024
# vlog -reportprogress 300 ./reg_decoder.sv 
# -- Compiling module reg_decoder
# -- Compiling module demux_1_32
# -- Compiling module demux_1_16
# -- Compiling module demux_1_4
# -- Compiling module demux_1_2
# 
# Top level modules:
# 	reg_decoder
# End time: 21:47:36 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:47:36 on Aug 04,2024
# vlog -reportprogress 300 ./ripple_carry_adder_64.sv 
# -- Compiling module ripple_carry_adder_64
# -- Compiling module full_adder
# 
# Top level modules:
# 	ripple_carry_adder_64
# End time: 21:47:36 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:47:36 on Aug 04,2024
# vlog -reportprogress 300 ./sign_extender.sv 
# -- Compiling module sign_extender
# 
# Top level modules:
# 	sign_extender
# End time: 21:47:36 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:47:36 on Aug 04,2024
# vlog -reportprogress 300 ./xor_unit.sv 
# -- Compiling module xor_unit
# 
# Top level modules:
# 	xor_unit
# End time: 21:47:37 on Aug 04,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:47:37 on Aug 04,2024
# vlog -reportprogress 300 ./zero_extender.sv 
# -- Compiling module zero_extender
# 
# Top level modules:
# 	zero_extender
# End time: 21:47:37 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 21:47:38 on Aug 04,2024, Elapsed time: 0:00:31
# Errors: 63, Warnings: 3
# vsim -voptargs=""+acc"" -t 1ps -lib work cpu_tb 
# Start time: 21:47:38 on Aug 04,2024
# Loading sv_std.std
# Loading work.cpu_tb
# Loading work.cpu
# Loading work.DFF_multi
# Loading work.adder
# Loading work.ripple_carry_adder_64
# Loading work.or64_1
# Loading work.or16_1
# Loading work.or4_1
# Loading work.mux64x2_1
# Loading work.IF_ID_Register
# Loading work.mux32x2_1
# Loading work.mux5x2_1
# Loading work.zero_extender
# Loading work.sign_extender
# Loading work.regfile
# Loading work.reg_decoder
# Loading work.demux_1_32
# Loading work.demux_1_2
# Loading work.demux_1_16
# Loading work.demux_1_4
# Loading work.mux64x32_1
# Loading work.zero_check
# Loading work.control_unit
# Loading work.hazard_detection_unit
# Loading work.comparator
# Loading work.branch_predictor
# Loading work.ID_EX_Register
# Loading work.mux64x4_1
# Loading work.alu
# Loading work.and_unit
# Loading work.or_unit
# Loading work.xor_unit
# Loading work.mux64x8_1
# Loading work.mux4x8_1
# Loading work.forwarding_unit
# Loading work.EX_MEM_Register
# Loading work.MEM_WB_Register
# Loading work.instructmem
# Loading work.datamem
# Loading work.D_FF_en
# Loading work.D_FF
# Loading work.full_adder
# Loading work.mux2_1
# Loading work.mux32_1
# Loading work.mux16_1
# Loading work.mux4_1
# Loading work.register
# Loading work.DFF_16
# Loading work.DFF_4
# Loading work.mux8_1
# ** Warning: Design size of 13852 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Tim  Hostname: DESKTOP-BNJMS9L  ProcessID: 16096
#           Attempting to use alternate WLF file "./wlftw3fdbw".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftw3fdbw
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: test01_AddiB
# Running benchmark: test02_AddsSubs
# Running benchmark: test03_CbzB
# ** Error: Assertion error.
#    Time: 4350 us  Scope: cpu_tb.i_mem File: ./instructmem.sv Line: 39
# ** Error: Assertion error.
#    Time: 4450 us  Scope: cpu_tb.i_mem File: ./instructmem.sv Line: 39
# ** Error: Assertion error.
#    Time: 4550 us  Scope: cpu_tb.i_mem File: ./instructmem.sv Line: 39
# ** Error: Assertion error.
#    Time: 4650 us  Scope: cpu_tb.i_mem File: ./instructmem.sv Line: 39
# ** Error: Assertion error.
#    Time: 4750 us  Scope: cpu_tb.i_mem File: ./instructmem.sv Line: 39
# ** Error: Assertion error.
#    Time: 4750 us  Scope: cpu_tb File: ./cpu_tb.sv Line: 78
# ** Error: Assertion error.
#    Time: 4850 us  Scope: cpu_tb.i_mem File: ./instructmem.sv Line: 39
# Running benchmark: test04_LdurStur
# Running benchmark: test05_Blt
# ** Error: Assertion error.
#    Time: 7150 us  Scope: cpu_tb.i_mem File: ./instructmem.sv Line: 39
# ** Error: Assertion error.
#    Time: 7250 us  Scope: cpu_tb.i_mem File: ./instructmem.sv Line: 39
# ** Error: Assertion error.
#    Time: 7350 us  Scope: cpu_tb.i_mem File: ./instructmem.sv Line: 39
# ** Error: Assertion error.
#    Time: 7450 us  Scope: cpu_tb.i_mem File: ./instructmem.sv Line: 39
# ** Error: Assertion error.
#    Time: 7550 us  Scope: cpu_tb.i_mem File: ./instructmem.sv Line: 39
# ** Error: Assertion error.
#    Time: 7550 us  Scope: cpu_tb File: ./cpu_tb.sv Line: 109
# ** Error: Assertion error.
#    Time: 7650 us  Scope: cpu_tb.i_mem File: ./instructmem.sv Line: 39
# Running benchmark: test06_BlBr
# ** Error: Assertion error.
#    Time: 8550 us  Scope: cpu_tb.i_mem File: ./instructmem.sv Line: 39
# ** Error: Assertion error.
#    Time: 8650 us  Scope: cpu_tb.i_mem File: ./instructmem.sv Line: 39
# ** Error: Assertion error.
#    Time: 8750 us  Scope: cpu_tb.i_mem File: ./instructmem.sv Line: 39
# ** Error: Assertion error.
#    Time: 8850 us  Scope: cpu_tb.i_mem File: ./instructmem.sv Line: 39
# ** Error: Assertion error.
#    Time: 8950 us  Scope: cpu_tb.i_mem File: ./instructmem.sv Line: 39
# ** Error: Assertion error.
#    Time: 8950 us  Scope: cpu_tb File: ./cpu_tb.sv Line: 118
# ** Error: Assertion error.
#    Time: 9050 us  Scope: cpu_tb.i_mem File: ./instructmem.sv Line: 39
# Running benchmark: test10_forwarding
# ** Error: Assertion error.
#    Time: 12150 us  Scope: cpu_tb.i_mem File: ./instructmem.sv Line: 39
# ** Error: Assertion error.
#    Time: 12250 us  Scope: cpu_tb.i_mem File: ./instructmem.sv Line: 39
# ** Error: Assertion error.
#    Time: 12350 us  Scope: cpu_tb.i_mem File: ./instructmem.sv Line: 39
# ** Error: Assertion error.
#    Time: 12450 us  Scope: cpu_tb.i_mem File: ./instructmem.sv Line: 39
# ** Error: Assertion error.
#    Time: 12550 us  Scope: cpu_tb.i_mem File: ./instructmem.sv Line: 39
# ** Error: Assertion error.
#    Time: 12550 us  Scope: cpu_tb File: ./cpu_tb.sv Line: 133
# ** Error: Assertion error.
#    Time: 12650 us  Scope: cpu_tb.i_mem File: ./instructmem.sv Line: 39
# Running benchmark: test11_Sort
# ** Error: Assertion error.
#    Time: 15750 us  Scope: cpu_tb.i_mem File: ./instructmem.sv Line: 39
# ** Error: Assertion error.
#    Time: 15850 us  Scope: cpu_tb.i_mem File: ./instructmem.sv Line: 39
# ** Error: Assertion error.
#    Time: 15950 us  Scope: cpu_tb.i_mem File: ./instructmem.sv Line: 39
# ** Error: Assertion error.
#    Time: 16050 us  Scope: cpu_tb.i_mem File: ./instructmem.sv Line: 39
# ** Error: Assertion error.
#    Time: 16150 us  Scope: cpu_tb.i_mem File: ./instructmem.sv Line: 39
# ** Error: Assertion error.
#    Time: 16150 us  Scope: cpu_tb File: ./cpu_tb.sv Line: 158
# ** Error: Assertion error.
#    Time: 16250 us  Scope: cpu_tb.i_mem File: ./instructmem.sv Line: 39
# Running benchmark: test12_Fibonacci
# ** Error: Assertion error.
#    Time: 18250 us  Scope: cpu_tb.i_mem File: ./instructmem.sv Line: 39
# ** Error: Assertion error.
#    Time: 18350 us  Scope: cpu_tb.i_mem File: ./instructmem.sv Line: 39
# ** Error: Assertion error.
#    Time: 18450 us  Scope: cpu_tb.i_mem File: ./instructmem.sv Line: 39
# ** Error: Assertion error.
#    Time: 18550 us  Scope: cpu_tb.i_mem File: ./instructmem.sv Line: 39
# ** Error: Assertion error.
#    Time: 18650 us  Scope: cpu_tb.i_mem File: ./instructmem.sv Line: 39
# ** Error: Assertion error.
#    Time: 18650 us  Scope: cpu_tb File: ./cpu_tb.sv Line: 175
# ** Error: Assertion error.
#    Time: 18750 us  Scope: cpu_tb.i_mem File: ./instructmem.sv Line: 39
# ** Note: $stop    : ./cpu_tb.sv(182)
#    Time: 18750 us  Iteration: 1  Instance: /cpu_tb
# Break in Module cpu_tb at ./cpu_tb.sv line 182
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:52:48 on Aug 04,2024
# vlog -reportprogress 300 ./adder.sv 
# -- Compiling module adder
# 
# Top level modules:
# 	adder
# End time: 21:52:48 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:52:48 on Aug 04,2024
# vlog -reportprogress 300 ./alu.sv 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 21:52:48 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:52:48 on Aug 04,2024
# vlog -reportprogress 300 ./and_unit.sv 
# -- Compiling module and_unit
# 
# Top level modules:
# 	and_unit
# End time: 21:52:48 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:52:48 on Aug 04,2024
# vlog -reportprogress 300 ./comparator.sv 
# -- Compiling module comparator
# 
# Top level modules:
# 	comparator
# End time: 21:52:48 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:52:48 on Aug 04,2024
# vlog -reportprogress 300 ./control_unit.sv 
# -- Compiling module control_unit
# 
# Top level modules:
# 	control_unit
# End time: 21:52:48 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:52:48 on Aug 04,2024
# vlog -reportprogress 300 ./cpu.sv 
# -- Compiling module cpu
# 
# Top level modules:
# 	cpu
# End time: 21:52:48 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:52:48 on Aug 04,2024
# vlog -reportprogress 300 ./cpu_tb.sv 
# -- Compiling module cpu_tb
# 
# Top level modules:
# 	cpu_tb
# End time: 21:52:48 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:52:48 on Aug 04,2024
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 21:52:48 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:52:48 on Aug 04,2024
# vlog -reportprogress 300 ./dff.sv 
# -- Compiling module DFF_multi
# -- Compiling module DFF_32
# -- Compiling module DFF_16
# -- Compiling module DFF_4
# -- Compiling module D_FF_en
# -- Compiling module D_FF
# 
# Top level modules:
# 	DFF_multi
# 	DFF_32
# End time: 21:52:48 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:52:48 on Aug 04,2024
# vlog -reportprogress 300 ./forwarding_unit.sv 
# -- Compiling module forwarding_unit
# 
# Top level modules:
# 	forwarding_unit
# End time: 21:52:48 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:52:48 on Aug 04,2024
# vlog -reportprogress 300 ./hazard_detection_unit.sv 
# -- Compiling module hazard_detection_unit
# -- Compiling module branch_predictor
# 
# Top level modules:
# 	hazard_detection_unit
# End time: 21:52:48 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:52:48 on Aug 04,2024
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 21:52:48 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:52:48 on Aug 04,2024
# vlog -reportprogress 300 ./mux_multi_bits.sv 
# -- Compiling module mux64x4_1
# -- Compiling module mux64x2_1
# -- Compiling module mux32x2_1
# -- Compiling module mux5x2_1
# -- Compiling module mux64x32_1
# -- Compiling module mux64x8_1
# -- Compiling module mux4x8_1
# -- Compiling module mux4x2_1
# -- Compiling module mux2x8_1
# -- Compiling module mux2x4_1
# 
# Top level modules:
# 	mux64x4_1
# 	mux64x2_1
# 	mux32x2_1
# 	mux5x2_1
# 	mux64x32_1
# 	mux64x8_1
# 	mux4x8_1
# 	mux4x2_1
# 	mux2x8_1
# 	mux2x4_1
# End time: 21:52:49 on Aug 04,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:52:49 on Aug 04,2024
# vlog -reportprogress 300 ./mux_single_bit.sv 
# -- Compiling module mux32_1
# -- Compiling module mux16_1
# -- Compiling module mux8_1
# -- Compiling module mux4_1
# -- Compiling module mux2_1
# 
# Top level modules:
# 	mux32_1
# 	mux8_1
# End time: 21:52:49 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:52:49 on Aug 04,2024
# vlog -reportprogress 300 ./or64_1.sv 
# -- Compiling module zero_check
# -- Compiling module or64_1
# -- Compiling module or32_1
# -- Compiling module or16_1
# -- Compiling module or4_1
# 
# Top level modules:
# 	zero_check
# 	or32_1
# End time: 21:52:49 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:52:49 on Aug 04,2024
# vlog -reportprogress 300 ./or_unit.sv 
# -- Compiling module or_unit
# 
# Top level modules:
# 	or_unit
# End time: 21:52:49 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:52:49 on Aug 04,2024
# vlog -reportprogress 300 ./pipeline_registers.sv 
# -- Compiling module IF_ID_Register
# -- Compiling module ID_EX_Register
# -- Compiling module EX_MEM_Register
# -- Compiling module MEM_WB_Register
# 
# Top level modules:
# 	IF_ID_Register
# 	ID_EX_Register
# 	EX_MEM_Register
# 	MEM_WB_Register
# End time: 21:52:49 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:52:49 on Aug 04,2024
# vlog -reportprogress 300 ./regfile.sv 
# -- Compiling module regfile
# -- Compiling module register
# 
# Top level modules:
# 	regfile
# End time: 21:52:49 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:52:49 on Aug 04,2024
# vlog -reportprogress 300 ./reg_decoder.sv 
# -- Compiling module reg_decoder
# -- Compiling module demux_1_32
# -- Compiling module demux_1_16
# -- Compiling module demux_1_4
# -- Compiling module demux_1_2
# 
# Top level modules:
# 	reg_decoder
# End time: 21:52:49 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:52:49 on Aug 04,2024
# vlog -reportprogress 300 ./ripple_carry_adder_64.sv 
# -- Compiling module ripple_carry_adder_64
# -- Compiling module full_adder
# 
# Top level modules:
# 	ripple_carry_adder_64
# End time: 21:52:49 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:52:49 on Aug 04,2024
# vlog -reportprogress 300 ./sign_extender.sv 
# -- Compiling module sign_extender
# 
# Top level modules:
# 	sign_extender
# End time: 21:52:49 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:52:49 on Aug 04,2024
# vlog -reportprogress 300 ./xor_unit.sv 
# -- Compiling module xor_unit
# 
# Top level modules:
# 	xor_unit
# End time: 21:52:49 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:52:49 on Aug 04,2024
# vlog -reportprogress 300 ./zero_extender.sv 
# -- Compiling module zero_extender
# 
# Top level modules:
# 	zero_extender
# End time: 21:52:50 on Aug 04,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# End time: 21:52:50 on Aug 04,2024, Elapsed time: 0:05:12
# Errors: 42, Warnings: 3
# vsim -voptargs=""+acc"" -t 1ps -lib work cpu_tb 
# Start time: 21:52:50 on Aug 04,2024
# Loading sv_std.std
# Loading work.cpu_tb
# Loading work.cpu
# Loading work.DFF_multi
# Loading work.adder
# Loading work.ripple_carry_adder_64
# Loading work.or64_1
# Loading work.or16_1
# Loading work.or4_1
# Loading work.mux64x2_1
# Loading work.IF_ID_Register
# Loading work.mux32x2_1
# Loading work.mux5x2_1
# Loading work.zero_extender
# Loading work.sign_extender
# Loading work.regfile
# Loading work.reg_decoder
# Loading work.demux_1_32
# Loading work.demux_1_2
# Loading work.demux_1_16
# Loading work.demux_1_4
# Loading work.mux64x32_1
# Loading work.zero_check
# Loading work.control_unit
# Loading work.hazard_detection_unit
# Loading work.comparator
# Loading work.branch_predictor
# Loading work.ID_EX_Register
# Loading work.mux64x4_1
# Loading work.alu
# Loading work.and_unit
# Loading work.or_unit
# Loading work.xor_unit
# Loading work.mux64x8_1
# Loading work.mux4x8_1
# Loading work.forwarding_unit
# Loading work.EX_MEM_Register
# Loading work.MEM_WB_Register
# Loading work.instructmem
# Loading work.datamem
# Loading work.D_FF_en
# Loading work.D_FF
# Loading work.full_adder
# Loading work.mux2_1
# Loading work.mux32_1
# Loading work.mux16_1
# Loading work.mux4_1
# Loading work.register
# Loading work.DFF_16
# Loading work.DFF_4
# Loading work.mux8_1
# ** Warning: Design size of 13852 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Tim  Hostname: DESKTOP-BNJMS9L  ProcessID: 16096
#           Attempting to use alternate WLF file "./wlft0nkc0w".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft0nkc0w
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: test01_AddiB
# Running benchmark: test02_AddsSubs
# Running benchmark: test03_CbzB
# ** Error: Assertion error.
#    Time: 4350 us  Scope: cpu_tb.i_mem File: ./instructmem.sv Line: 39
# ** Error: Assertion error.
#    Time: 4450 us  Scope: cpu_tb.i_mem File: ./instructmem.sv Line: 39
# ** Error: Assertion error.
#    Time: 4550 us  Scope: cpu_tb.i_mem File: ./instructmem.sv Line: 39
# ** Error: Assertion error.
#    Time: 4650 us  Scope: cpu_tb.i_mem File: ./instructmem.sv Line: 39
# ** Error: Assertion error.
#    Time: 4750 us  Scope: cpu_tb.i_mem File: ./instructmem.sv Line: 39
# ** Error: Assertion error.
#    Time: 4750 us  Scope: cpu_tb File: ./cpu_tb.sv Line: 78
# ** Error: Assertion error.
#    Time: 4850 us  Scope: cpu_tb.i_mem File: ./instructmem.sv Line: 39
# Running benchmark: test04_LdurStur
# Running benchmark: test05_Blt
# ** Error: Assertion error.
#    Time: 7150 us  Scope: cpu_tb.i_mem File: ./instructmem.sv Line: 39
# ** Error: Assertion error.
#    Time: 7250 us  Scope: cpu_tb.i_mem File: ./instructmem.sv Line: 39
# ** Error: Assertion error.
#    Time: 7350 us  Scope: cpu_tb.i_mem File: ./instructmem.sv Line: 39
# ** Error: Assertion error.
#    Time: 7450 us  Scope: cpu_tb.i_mem File: ./instructmem.sv Line: 39
# ** Error: Assertion error.
#    Time: 7550 us  Scope: cpu_tb.i_mem File: ./instructmem.sv Line: 39
# ** Error: Assertion error.
#    Time: 7550 us  Scope: cpu_tb File: ./cpu_tb.sv Line: 109
# ** Error: Assertion error.
#    Time: 7650 us  Scope: cpu_tb.i_mem File: ./instructmem.sv Line: 39
# Running benchmark: test06_BlBr
# ** Error: Assertion error.
#    Time: 8550 us  Scope: cpu_tb.i_mem File: ./instructmem.sv Line: 39
# ** Error: Assertion error.
#    Time: 8650 us  Scope: cpu_tb.i_mem File: ./instructmem.sv Line: 39
# ** Error: Assertion error.
#    Time: 8750 us  Scope: cpu_tb.i_mem File: ./instructmem.sv Line: 39
# ** Error: Assertion error.
#    Time: 8850 us  Scope: cpu_tb.i_mem File: ./instructmem.sv Line: 39
# ** Error: Assertion error.
#    Time: 8950 us  Scope: cpu_tb.i_mem File: ./instructmem.sv Line: 39
# ** Error: Assertion error.
#    Time: 8950 us  Scope: cpu_tb File: ./cpu_tb.sv Line: 118
# ** Error: Assertion error.
#    Time: 9050 us  Scope: cpu_tb.i_mem File: ./instructmem.sv Line: 39
# Running benchmark: test10_forwarding
# ** Error: Assertion error.
#    Time: 12150 us  Scope: cpu_tb.i_mem File: ./instructmem.sv Line: 39
# ** Error: Assertion error.
#    Time: 12250 us  Scope: cpu_tb.i_mem File: ./instructmem.sv Line: 39
# ** Error: Assertion error.
#    Time: 12350 us  Scope: cpu_tb.i_mem File: ./instructmem.sv Line: 39
# ** Error: Assertion error.
#    Time: 12450 us  Scope: cpu_tb.i_mem File: ./instructmem.sv Line: 39
# ** Error: Assertion error.
#    Time: 12550 us  Scope: cpu_tb.i_mem File: ./instructmem.sv Line: 39
# ** Error: Assertion error.
#    Time: 12550 us  Scope: cpu_tb File: ./cpu_tb.sv Line: 133
# ** Error: Assertion error.
#    Time: 12650 us  Scope: cpu_tb.i_mem File: ./instructmem.sv Line: 39
# Running benchmark: test11_Sort
# ** Error: Assertion error.
#    Time: 15750 us  Scope: cpu_tb.i_mem File: ./instructmem.sv Line: 39
# ** Error: Assertion error.
#    Time: 15850 us  Scope: cpu_tb.i_mem File: ./instructmem.sv Line: 39
# ** Error: Assertion error.
#    Time: 15950 us  Scope: cpu_tb.i_mem File: ./instructmem.sv Line: 39
# ** Error: Assertion error.
#    Time: 16050 us  Scope: cpu_tb.i_mem File: ./instructmem.sv Line: 39
# ** Error: Assertion error.
#    Time: 16150 us  Scope: cpu_tb.i_mem File: ./instructmem.sv Line: 39
# ** Error: Assertion error.
#    Time: 16150 us  Scope: cpu_tb File: ./cpu_tb.sv Line: 158
# ** Error: Assertion error.
#    Time: 16250 us  Scope: cpu_tb.i_mem File: ./instructmem.sv Line: 39
# Running benchmark: test12_Fibonacci
# ** Error: Assertion error.
#    Time: 18250 us  Scope: cpu_tb.i_mem File: ./instructmem.sv Line: 39
# ** Error: Assertion error.
#    Time: 18350 us  Scope: cpu_tb.i_mem File: ./instructmem.sv Line: 39
# ** Error: Assertion error.
#    Time: 18450 us  Scope: cpu_tb.i_mem File: ./instructmem.sv Line: 39
# ** Error: Assertion error.
#    Time: 18550 us  Scope: cpu_tb.i_mem File: ./instructmem.sv Line: 39
# ** Error: Assertion error.
#    Time: 18650 us  Scope: cpu_tb.i_mem File: ./instructmem.sv Line: 39
# ** Error: Assertion error.
#    Time: 18650 us  Scope: cpu_tb File: ./cpu_tb.sv Line: 175
# ** Error: Assertion error.
#    Time: 18750 us  Scope: cpu_tb.i_mem File: ./instructmem.sv Line: 39
# ** Note: $stop    : ./cpu_tb.sv(182)
#    Time: 18750 us  Iteration: 1  Instance: /cpu_tb
# Break in Module cpu_tb at ./cpu_tb.sv line 182
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:55:47 on Aug 04,2024
# vlog -reportprogress 300 ./adder.sv 
# -- Compiling module adder
# 
# Top level modules:
# 	adder
# End time: 21:55:47 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:55:47 on Aug 04,2024
# vlog -reportprogress 300 ./alu.sv 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 21:55:47 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:55:47 on Aug 04,2024
# vlog -reportprogress 300 ./and_unit.sv 
# -- Compiling module and_unit
# 
# Top level modules:
# 	and_unit
# End time: 21:55:47 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:55:47 on Aug 04,2024
# vlog -reportprogress 300 ./comparator.sv 
# -- Compiling module comparator
# 
# Top level modules:
# 	comparator
# End time: 21:55:47 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:55:47 on Aug 04,2024
# vlog -reportprogress 300 ./control_unit.sv 
# -- Compiling module control_unit
# 
# Top level modules:
# 	control_unit
# End time: 21:55:47 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:55:47 on Aug 04,2024
# vlog -reportprogress 300 ./cpu.sv 
# -- Compiling module cpu
# 
# Top level modules:
# 	cpu
# End time: 21:55:47 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:55:47 on Aug 04,2024
# vlog -reportprogress 300 ./cpu_tb.sv 
# -- Compiling module cpu_tb
# 
# Top level modules:
# 	cpu_tb
# End time: 21:55:47 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:55:47 on Aug 04,2024
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 21:55:47 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:55:47 on Aug 04,2024
# vlog -reportprogress 300 ./dff.sv 
# -- Compiling module DFF_multi
# -- Compiling module DFF_32
# -- Compiling module DFF_16
# -- Compiling module DFF_4
# -- Compiling module D_FF_en
# -- Compiling module D_FF
# 
# Top level modules:
# 	DFF_multi
# 	DFF_32
# End time: 21:55:47 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:55:47 on Aug 04,2024
# vlog -reportprogress 300 ./forwarding_unit.sv 
# -- Compiling module forwarding_unit
# 
# Top level modules:
# 	forwarding_unit
# End time: 21:55:47 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:55:47 on Aug 04,2024
# vlog -reportprogress 300 ./hazard_detection_unit.sv 
# -- Compiling module hazard_detection_unit
# -- Compiling module branch_predictor
# 
# Top level modules:
# 	hazard_detection_unit
# End time: 21:55:47 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:55:47 on Aug 04,2024
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 21:55:47 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:55:47 on Aug 04,2024
# vlog -reportprogress 300 ./mux_multi_bits.sv 
# -- Compiling module mux64x4_1
# -- Compiling module mux64x2_1
# -- Compiling module mux32x2_1
# -- Compiling module mux5x2_1
# -- Compiling module mux64x32_1
# -- Compiling module mux64x8_1
# -- Compiling module mux4x8_1
# -- Compiling module mux4x2_1
# -- Compiling module mux2x8_1
# -- Compiling module mux2x4_1
# 
# Top level modules:
# 	mux64x4_1
# 	mux64x2_1
# 	mux32x2_1
# 	mux5x2_1
# 	mux64x32_1
# 	mux64x8_1
# 	mux4x8_1
# 	mux4x2_1
# 	mux2x8_1
# 	mux2x4_1
# End time: 21:55:48 on Aug 04,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:55:48 on Aug 04,2024
# vlog -reportprogress 300 ./mux_single_bit.sv 
# -- Compiling module mux32_1
# -- Compiling module mux16_1
# -- Compiling module mux8_1
# -- Compiling module mux4_1
# -- Compiling module mux2_1
# 
# Top level modules:
# 	mux32_1
# 	mux8_1
# End time: 21:55:48 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:55:48 on Aug 04,2024
# vlog -reportprogress 300 ./or64_1.sv 
# -- Compiling module zero_check
# -- Compiling module or64_1
# -- Compiling module or32_1
# -- Compiling module or16_1
# -- Compiling module or4_1
# 
# Top level modules:
# 	zero_check
# 	or32_1
# End time: 21:55:48 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:55:48 on Aug 04,2024
# vlog -reportprogress 300 ./or_unit.sv 
# -- Compiling module or_unit
# 
# Top level modules:
# 	or_unit
# End time: 21:55:48 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:55:48 on Aug 04,2024
# vlog -reportprogress 300 ./pipeline_registers.sv 
# -- Compiling module IF_ID_Register
# -- Compiling module ID_EX_Register
# -- Compiling module EX_MEM_Register
# -- Compiling module MEM_WB_Register
# 
# Top level modules:
# 	IF_ID_Register
# 	ID_EX_Register
# 	EX_MEM_Register
# 	MEM_WB_Register
# End time: 21:55:48 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:55:48 on Aug 04,2024
# vlog -reportprogress 300 ./regfile.sv 
# -- Compiling module regfile
# -- Compiling module register
# 
# Top level modules:
# 	regfile
# End time: 21:55:48 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:55:48 on Aug 04,2024
# vlog -reportprogress 300 ./reg_decoder.sv 
# -- Compiling module reg_decoder
# -- Compiling module demux_1_32
# -- Compiling module demux_1_16
# -- Compiling module demux_1_4
# -- Compiling module demux_1_2
# 
# Top level modules:
# 	reg_decoder
# End time: 21:55:48 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:55:48 on Aug 04,2024
# vlog -reportprogress 300 ./ripple_carry_adder_64.sv 
# -- Compiling module ripple_carry_adder_64
# -- Compiling module full_adder
# 
# Top level modules:
# 	ripple_carry_adder_64
# End time: 21:55:48 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:55:48 on Aug 04,2024
# vlog -reportprogress 300 ./sign_extender.sv 
# -- Compiling module sign_extender
# 
# Top level modules:
# 	sign_extender
# End time: 21:55:48 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:55:48 on Aug 04,2024
# vlog -reportprogress 300 ./xor_unit.sv 
# -- Compiling module xor_unit
# 
# Top level modules:
# 	xor_unit
# End time: 21:55:48 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:55:48 on Aug 04,2024
# vlog -reportprogress 300 ./zero_extender.sv 
# -- Compiling module zero_extender
# 
# Top level modules:
# 	zero_extender
# End time: 21:55:48 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 21:55:49 on Aug 04,2024, Elapsed time: 0:02:59
# Errors: 42, Warnings: 3
# vsim -voptargs=""+acc"" -t 1ps -lib work cpu_tb 
# Start time: 21:55:49 on Aug 04,2024
# Loading sv_std.std
# Loading work.cpu_tb
# Loading work.cpu
# Loading work.DFF_multi
# Loading work.adder
# Loading work.ripple_carry_adder_64
# Loading work.or64_1
# Loading work.or16_1
# Loading work.or4_1
# Loading work.mux64x2_1
# Loading work.IF_ID_Register
# Loading work.mux32x2_1
# Loading work.mux5x2_1
# Loading work.zero_extender
# Loading work.sign_extender
# Loading work.regfile
# Loading work.reg_decoder
# Loading work.demux_1_32
# Loading work.demux_1_2
# Loading work.demux_1_16
# Loading work.demux_1_4
# Loading work.mux64x32_1
# Loading work.zero_check
# Loading work.control_unit
# Loading work.hazard_detection_unit
# Loading work.comparator
# Loading work.branch_predictor
# Loading work.ID_EX_Register
# Loading work.mux64x4_1
# Loading work.alu
# Loading work.and_unit
# Loading work.or_unit
# Loading work.xor_unit
# Loading work.mux64x8_1
# Loading work.mux4x8_1
# Loading work.forwarding_unit
# Loading work.EX_MEM_Register
# Loading work.MEM_WB_Register
# Loading work.instructmem
# Loading work.datamem
# Loading work.D_FF_en
# Loading work.D_FF
# Loading work.full_adder
# Loading work.mux2_1
# Loading work.mux32_1
# Loading work.mux16_1
# Loading work.mux4_1
# Loading work.register
# Loading work.DFF_16
# Loading work.DFF_4
# Loading work.mux8_1
# ** Warning: Design size of 13855 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Tim  Hostname: DESKTOP-BNJMS9L  ProcessID: 16096
#           Attempting to use alternate WLF file "./wlftm9f8vi".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftm9f8vi
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: test01_AddiB
# Running benchmark: test02_AddsSubs
# Running benchmark: test03_CbzB
# ** Error: Assertion error.
#    Time: 4050 us  Scope: cpu_tb.i_mem File: ./instructmem.sv Line: 39
# ** Error: Assertion error.
#    Time: 4150 us  Scope: cpu_tb.i_mem File: ./instructmem.sv Line: 39
# ** Error: Assertion error.
#    Time: 4250 us  Scope: cpu_tb.i_mem File: ./instructmem.sv Line: 39
# ** Error: Assertion error.
#    Time: 4350 us  Scope: cpu_tb.i_mem File: ./instructmem.sv Line: 39
# ** Error: Assertion error.
#    Time: 4450 us  Scope: cpu_tb.i_mem File: ./instructmem.sv Line: 39
# ** Error: Assertion error.
#    Time: 4450 us  Scope: cpu_tb File: ./cpu_tb.sv Line: 78
# ** Error: Assertion error.
#    Time: 4550 us  Scope: cpu_tb.i_mem File: ./instructmem.sv Line: 39
# Running benchmark: test04_LdurStur
# Running benchmark: test05_Blt
# ** Error: Assertion error.
#    Time: 6950 us  Scope: cpu_tb.i_mem File: ./instructmem.sv Line: 39
# ** Error: Assertion error.
#    Time: 7050 us  Scope: cpu_tb.i_mem File: ./instructmem.sv Line: 39
# ** Error: Assertion error.
#    Time: 7150 us  Scope: cpu_tb.i_mem File: ./instructmem.sv Line: 39
# ** Error: Assertion error.
#    Time: 7250 us  Scope: cpu_tb.i_mem File: ./instructmem.sv Line: 39
# ** Error: Assertion error.
#    Time: 7350 us  Scope: cpu_tb.i_mem File: ./instructmem.sv Line: 39
# ** Error: Assertion error.
#    Time: 7350 us  Scope: cpu_tb File: ./cpu_tb.sv Line: 109
# ** Error: Assertion error.
#    Time: 7450 us  Scope: cpu_tb.i_mem File: ./instructmem.sv Line: 39
# Running benchmark: test06_BlBr
# ** Error: Assertion error.
#    Time: 8450 us  Scope: cpu_tb.i_mem File: ./instructmem.sv Line: 39
# ** Error: Assertion error.
#    Time: 8550 us  Scope: cpu_tb.i_mem File: ./instructmem.sv Line: 39
# ** Error: Assertion error.
#    Time: 8650 us  Scope: cpu_tb.i_mem File: ./instructmem.sv Line: 39
# ** Error: Assertion error.
#    Time: 8750 us  Scope: cpu_tb.i_mem File: ./instructmem.sv Line: 39
# ** Error: Assertion error.
#    Time: 8850 us  Scope: cpu_tb.i_mem File: ./instructmem.sv Line: 39
# ** Error: Assertion error.
#    Time: 8850 us  Scope: cpu_tb File: ./cpu_tb.sv Line: 118
# ** Error: Assertion error.
#    Time: 8950 us  Scope: cpu_tb.i_mem File: ./instructmem.sv Line: 39
# Running benchmark: test10_forwarding
# ** Error: Assertion error.
#    Time: 12450 us  Scope: cpu_tb File: ./cpu_tb.sv Line: 133
# Running benchmark: test11_Sort
# ** Error: Assertion error.
#    Time: 15750 us  Scope: cpu_tb.i_mem File: ./instructmem.sv Line: 39
# ** Error: Assertion error.
#    Time: 15850 us  Scope: cpu_tb.i_mem File: ./instructmem.sv Line: 39
# ** Error: Assertion error.
#    Time: 15950 us  Scope: cpu_tb.i_mem File: ./instructmem.sv Line: 39
# ** Error: Assertion error.
#    Time: 16050 us  Scope: cpu_tb.i_mem File: ./instructmem.sv Line: 39
# ** Error: Assertion error.
#    Time: 16150 us  Scope: cpu_tb.i_mem File: ./instructmem.sv Line: 39
# ** Error: Assertion error.
#    Time: 16150 us  Scope: cpu_tb File: ./cpu_tb.sv Line: 158
# ** Error: Assertion error.
#    Time: 16250 us  Scope: cpu_tb.i_mem File: ./instructmem.sv Line: 39
# Running benchmark: test12_Fibonacci
# ** Error: Assertion error.
#    Time: 18350 us  Scope: cpu_tb.i_mem File: ./instructmem.sv Line: 39
# ** Error: Assertion error.
#    Time: 18450 us  Scope: cpu_tb.i_mem File: ./instructmem.sv Line: 39
# ** Error: Assertion error.
#    Time: 18550 us  Scope: cpu_tb.i_mem File: ./instructmem.sv Line: 39
# ** Error: Assertion error.
#    Time: 18650 us  Scope: cpu_tb.i_mem File: ./instructmem.sv Line: 39
# ** Error: Assertion error.
#    Time: 18750 us  Scope: cpu_tb.i_mem File: ./instructmem.sv Line: 39
# ** Error: Assertion error.
#    Time: 18750 us  Scope: cpu_tb File: ./cpu_tb.sv Line: 175
# ** Error: Assertion error.
#    Time: 18850 us  Scope: cpu_tb.i_mem File: ./instructmem.sv Line: 39
# ** Note: $stop    : ./cpu_tb.sv(182)
#    Time: 18850 us  Iteration: 1  Instance: /cpu_tb
# Break in Module cpu_tb at ./cpu_tb.sv line 182

do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:58:36 on Aug 04,2024
# vlog -reportprogress 300 ./adder.sv 
# -- Compiling module adder
# 
# Top level modules:
# 	adder
# End time: 21:58:37 on Aug 04,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:58:37 on Aug 04,2024
# vlog -reportprogress 300 ./alu.sv 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 21:58:37 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:58:37 on Aug 04,2024
# vlog -reportprogress 300 ./and_unit.sv 
# -- Compiling module and_unit
# 
# Top level modules:
# 	and_unit
# End time: 21:58:37 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:58:37 on Aug 04,2024
# vlog -reportprogress 300 ./comparator.sv 
# -- Compiling module comparator
# 
# Top level modules:
# 	comparator
# End time: 21:58:37 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:58:37 on Aug 04,2024
# vlog -reportprogress 300 ./control_unit.sv 
# -- Compiling module control_unit
# 
# Top level modules:
# 	control_unit
# End time: 21:58:37 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:58:37 on Aug 04,2024
# vlog -reportprogress 300 ./cpu.sv 
# -- Compiling module cpu
# 
# Top level modules:
# 	cpu
# End time: 21:58:37 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:58:37 on Aug 04,2024
# vlog -reportprogress 300 ./cpu_tb.sv 
# -- Compiling module cpu_tb
# 
# Top level modules:
# 	cpu_tb
# End time: 21:58:37 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:58:37 on Aug 04,2024
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 21:58:37 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:58:37 on Aug 04,2024
# vlog -reportprogress 300 ./dff.sv 
# -- Compiling module DFF_multi
# -- Compiling module DFF_32
# -- Compiling module DFF_16
# -- Compiling module DFF_4
# -- Compiling module D_FF_en
# -- Compiling module D_FF
# 
# Top level modules:
# 	DFF_multi
# 	DFF_32
# End time: 21:58:37 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:58:37 on Aug 04,2024
# vlog -reportprogress 300 ./forwarding_unit.sv 
# -- Compiling module forwarding_unit
# 
# Top level modules:
# 	forwarding_unit
# End time: 21:58:37 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:58:37 on Aug 04,2024
# vlog -reportprogress 300 ./hazard_detection_unit.sv 
# -- Compiling module hazard_detection_unit
# -- Compiling module branch_predictor
# 
# Top level modules:
# 	hazard_detection_unit
# End time: 21:58:37 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:58:37 on Aug 04,2024
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 21:58:37 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:58:37 on Aug 04,2024
# vlog -reportprogress 300 ./mux_multi_bits.sv 
# -- Compiling module mux64x4_1
# -- Compiling module mux64x2_1
# -- Compiling module mux32x2_1
# -- Compiling module mux5x2_1
# -- Compiling module mux64x32_1
# -- Compiling module mux64x8_1
# -- Compiling module mux4x8_1
# -- Compiling module mux4x2_1
# -- Compiling module mux2x8_1
# -- Compiling module mux2x4_1
# 
# Top level modules:
# 	mux64x4_1
# 	mux64x2_1
# 	mux32x2_1
# 	mux5x2_1
# 	mux64x32_1
# 	mux64x8_1
# 	mux4x8_1
# 	mux4x2_1
# 	mux2x8_1
# 	mux2x4_1
# End time: 21:58:37 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:58:38 on Aug 04,2024
# vlog -reportprogress 300 ./mux_single_bit.sv 
# -- Compiling module mux32_1
# -- Compiling module mux16_1
# -- Compiling module mux8_1
# -- Compiling module mux4_1
# -- Compiling module mux2_1
# 
# Top level modules:
# 	mux32_1
# 	mux8_1
# End time: 21:58:38 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:58:38 on Aug 04,2024
# vlog -reportprogress 300 ./or64_1.sv 
# -- Compiling module zero_check
# -- Compiling module or64_1
# -- Compiling module or32_1
# -- Compiling module or16_1
# -- Compiling module or4_1
# 
# Top level modules:
# 	zero_check
# 	or32_1
# End time: 21:58:38 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:58:38 on Aug 04,2024
# vlog -reportprogress 300 ./or_unit.sv 
# -- Compiling module or_unit
# 
# Top level modules:
# 	or_unit
# End time: 21:58:38 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:58:38 on Aug 04,2024
# vlog -reportprogress 300 ./pipeline_registers.sv 
# -- Compiling module IF_ID_Register
# -- Compiling module ID_EX_Register
# -- Compiling module EX_MEM_Register
# -- Compiling module MEM_WB_Register
# 
# Top level modules:
# 	IF_ID_Register
# 	ID_EX_Register
# 	EX_MEM_Register
# 	MEM_WB_Register
# End time: 21:58:38 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:58:38 on Aug 04,2024
# vlog -reportprogress 300 ./regfile.sv 
# -- Compiling module regfile
# -- Compiling module register
# 
# Top level modules:
# 	regfile
# End time: 21:58:38 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:58:38 on Aug 04,2024
# vlog -reportprogress 300 ./reg_decoder.sv 
# -- Compiling module reg_decoder
# -- Compiling module demux_1_32
# -- Compiling module demux_1_16
# -- Compiling module demux_1_4
# -- Compiling module demux_1_2
# 
# Top level modules:
# 	reg_decoder
# End time: 21:58:38 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:58:38 on Aug 04,2024
# vlog -reportprogress 300 ./ripple_carry_adder_64.sv 
# -- Compiling module ripple_carry_adder_64
# -- Compiling module full_adder
# 
# Top level modules:
# 	ripple_carry_adder_64
# End time: 21:58:38 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:58:38 on Aug 04,2024
# vlog -reportprogress 300 ./sign_extender.sv 
# -- Compiling module sign_extender
# 
# Top level modules:
# 	sign_extender
# End time: 21:58:38 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:58:38 on Aug 04,2024
# vlog -reportprogress 300 ./xor_unit.sv 
# -- Compiling module xor_unit
# 
# Top level modules:
# 	xor_unit
# End time: 21:58:38 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:58:38 on Aug 04,2024
# vlog -reportprogress 300 ./zero_extender.sv 
# -- Compiling module zero_extender
# 
# Top level modules:
# 	zero_extender
# End time: 21:58:38 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 21:58:39 on Aug 04,2024, Elapsed time: 0:02:50
# Errors: 36, Warnings: 3
# vsim -voptargs=""+acc"" -t 1ps -lib work cpu_tb 
# Start time: 21:58:39 on Aug 04,2024
# Loading sv_std.std
# Loading work.cpu_tb
# Loading work.cpu
# Loading work.DFF_multi
# Loading work.adder
# Loading work.ripple_carry_adder_64
# Loading work.or64_1
# Loading work.or16_1
# Loading work.or4_1
# Loading work.mux64x2_1
# Loading work.IF_ID_Register
# Loading work.mux32x2_1
# Loading work.mux5x2_1
# Loading work.zero_extender
# Loading work.sign_extender
# Loading work.regfile
# Loading work.reg_decoder
# Loading work.demux_1_32
# Loading work.demux_1_2
# Loading work.demux_1_16
# Loading work.demux_1_4
# Loading work.mux64x32_1
# Loading work.zero_check
# Loading work.control_unit
# Loading work.hazard_detection_unit
# Loading work.comparator
# Loading work.branch_predictor
# Loading work.ID_EX_Register
# Loading work.mux64x4_1
# Loading work.alu
# Loading work.and_unit
# Loading work.or_unit
# Loading work.xor_unit
# Loading work.mux64x8_1
# Loading work.mux4x8_1
# Loading work.forwarding_unit
# Loading work.EX_MEM_Register
# Loading work.MEM_WB_Register
# Loading work.instructmem
# Loading work.datamem
# Loading work.D_FF_en
# Loading work.D_FF
# Loading work.full_adder
# Loading work.mux2_1
# Loading work.mux32_1
# Loading work.mux16_1
# Loading work.mux4_1
# Loading work.register
# Loading work.DFF_16
# Loading work.DFF_4
# Loading work.mux8_1
# ** Warning: Design size of 13855 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Tim  Hostname: DESKTOP-BNJMS9L  ProcessID: 16096
#           Attempting to use alternate WLF file "./wlftwtfbbi".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftwtfbbi
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: test01_AddiB
# Running benchmark: test02_AddsSubs
# Running benchmark: test03_CbzB
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:01:44 on Aug 04,2024
# vlog -reportprogress 300 ./adder.sv 
# -- Compiling module adder
# 
# Top level modules:
# 	adder
# End time: 22:01:44 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:01:45 on Aug 04,2024
# vlog -reportprogress 300 ./alu.sv 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 22:01:45 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:01:45 on Aug 04,2024
# vlog -reportprogress 300 ./and_unit.sv 
# -- Compiling module and_unit
# 
# Top level modules:
# 	and_unit
# End time: 22:01:45 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:01:45 on Aug 04,2024
# vlog -reportprogress 300 ./comparator.sv 
# -- Compiling module comparator
# 
# Top level modules:
# 	comparator
# End time: 22:01:45 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:01:45 on Aug 04,2024
# vlog -reportprogress 300 ./control_unit.sv 
# -- Compiling module control_unit
# 
# Top level modules:
# 	control_unit
# End time: 22:01:45 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:01:45 on Aug 04,2024
# vlog -reportprogress 300 ./cpu.sv 
# -- Compiling module cpu
# 
# Top level modules:
# 	cpu
# End time: 22:01:45 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:01:45 on Aug 04,2024
# vlog -reportprogress 300 ./cpu_tb.sv 
# -- Compiling module cpu_tb
# 
# Top level modules:
# 	cpu_tb
# End time: 22:01:45 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:01:45 on Aug 04,2024
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 22:01:45 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:01:45 on Aug 04,2024
# vlog -reportprogress 300 ./dff.sv 
# -- Compiling module DFF_multi
# -- Compiling module DFF_32
# -- Compiling module DFF_16
# -- Compiling module DFF_4
# -- Compiling module D_FF_en
# -- Compiling module D_FF
# 
# Top level modules:
# 	DFF_multi
# 	DFF_32
# End time: 22:01:45 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:01:45 on Aug 04,2024
# vlog -reportprogress 300 ./forwarding_unit.sv 
# -- Compiling module forwarding_unit
# 
# Top level modules:
# 	forwarding_unit
# End time: 22:01:45 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:01:45 on Aug 04,2024
# vlog -reportprogress 300 ./hazard_detection_unit.sv 
# -- Compiling module hazard_detection_unit
# -- Compiling module branch_predictor
# 
# Top level modules:
# 	hazard_detection_unit
# End time: 22:01:45 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:01:45 on Aug 04,2024
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 22:01:45 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:01:45 on Aug 04,2024
# vlog -reportprogress 300 ./mux_multi_bits.sv 
# -- Compiling module mux64x4_1
# -- Compiling module mux64x2_1
# -- Compiling module mux32x2_1
# -- Compiling module mux5x2_1
# -- Compiling module mux64x32_1
# -- Compiling module mux64x8_1
# -- Compiling module mux4x8_1
# -- Compiling module mux4x2_1
# -- Compiling module mux2x8_1
# -- Compiling module mux2x4_1
# 
# Top level modules:
# 	mux64x4_1
# 	mux64x2_1
# 	mux32x2_1
# 	mux5x2_1
# 	mux64x32_1
# 	mux64x8_1
# 	mux4x8_1
# 	mux4x2_1
# 	mux2x8_1
# 	mux2x4_1
# End time: 22:01:46 on Aug 04,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:01:46 on Aug 04,2024
# vlog -reportprogress 300 ./mux_single_bit.sv 
# -- Compiling module mux32_1
# -- Compiling module mux16_1
# -- Compiling module mux8_1
# -- Compiling module mux4_1
# -- Compiling module mux2_1
# 
# Top level modules:
# 	mux32_1
# 	mux8_1
# End time: 22:01:46 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:01:46 on Aug 04,2024
# vlog -reportprogress 300 ./or64_1.sv 
# -- Compiling module zero_check
# -- Compiling module or64_1
# -- Compiling module or32_1
# -- Compiling module or16_1
# -- Compiling module or4_1
# 
# Top level modules:
# 	zero_check
# 	or32_1
# End time: 22:01:46 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:01:46 on Aug 04,2024
# vlog -reportprogress 300 ./or_unit.sv 
# -- Compiling module or_unit
# 
# Top level modules:
# 	or_unit
# End time: 22:01:46 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:01:46 on Aug 04,2024
# vlog -reportprogress 300 ./pipeline_registers.sv 
# -- Compiling module IF_ID_Register
# -- Compiling module ID_EX_Register
# -- Compiling module EX_MEM_Register
# -- Compiling module MEM_WB_Register
# 
# Top level modules:
# 	IF_ID_Register
# 	ID_EX_Register
# 	EX_MEM_Register
# 	MEM_WB_Register
# End time: 22:01:46 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:01:46 on Aug 04,2024
# vlog -reportprogress 300 ./regfile.sv 
# -- Compiling module regfile
# -- Compiling module register
# 
# Top level modules:
# 	regfile
# End time: 22:01:46 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:01:46 on Aug 04,2024
# vlog -reportprogress 300 ./reg_decoder.sv 
# -- Compiling module reg_decoder
# -- Compiling module demux_1_32
# -- Compiling module demux_1_16
# -- Compiling module demux_1_4
# -- Compiling module demux_1_2
# 
# Top level modules:
# 	reg_decoder
# End time: 22:01:46 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:01:46 on Aug 04,2024
# vlog -reportprogress 300 ./ripple_carry_adder_64.sv 
# -- Compiling module ripple_carry_adder_64
# -- Compiling module full_adder
# 
# Top level modules:
# 	ripple_carry_adder_64
# End time: 22:01:46 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:01:46 on Aug 04,2024
# vlog -reportprogress 300 ./sign_extender.sv 
# -- Compiling module sign_extender
# 
# Top level modules:
# 	sign_extender
# End time: 22:01:46 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:01:46 on Aug 04,2024
# vlog -reportprogress 300 ./xor_unit.sv 
# -- Compiling module xor_unit
# 
# Top level modules:
# 	xor_unit
# End time: 22:01:46 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:01:46 on Aug 04,2024
# vlog -reportprogress 300 ./zero_extender.sv 
# -- Compiling module zero_extender
# 
# Top level modules:
# 	zero_extender
# End time: 22:01:46 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 22:01:47 on Aug 04,2024, Elapsed time: 0:03:08
# Errors: 0, Warnings: 3
# vsim -voptargs=""+acc"" -t 1ps -lib work cpu_tb 
# Start time: 22:01:47 on Aug 04,2024
# Loading sv_std.std
# Loading work.cpu_tb
# Loading work.cpu
# Loading work.DFF_multi
# Loading work.adder
# Loading work.ripple_carry_adder_64
# Loading work.or64_1
# Loading work.or16_1
# Loading work.or4_1
# Loading work.mux64x2_1
# Loading work.IF_ID_Register
# Loading work.mux32x2_1
# Loading work.mux5x2_1
# Loading work.zero_extender
# Loading work.sign_extender
# Loading work.regfile
# Loading work.reg_decoder
# Loading work.demux_1_32
# Loading work.demux_1_2
# Loading work.demux_1_16
# Loading work.demux_1_4
# Loading work.mux64x32_1
# Loading work.zero_check
# Loading work.control_unit
# Loading work.hazard_detection_unit
# Loading work.comparator
# Loading work.branch_predictor
# Loading work.ID_EX_Register
# Loading work.mux64x4_1
# Loading work.alu
# Loading work.and_unit
# Loading work.or_unit
# Loading work.xor_unit
# Loading work.mux64x8_1
# Loading work.mux4x8_1
# Loading work.forwarding_unit
# Loading work.EX_MEM_Register
# Loading work.MEM_WB_Register
# Loading work.instructmem
# Loading work.datamem
# Loading work.D_FF_en
# Loading work.D_FF
# Loading work.full_adder
# Loading work.mux2_1
# Loading work.mux32_1
# Loading work.mux16_1
# Loading work.mux4_1
# Loading work.register
# Loading work.DFF_16
# Loading work.DFF_4
# Loading work.mux8_1
# ** Warning: Design size of 13852 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Tim  Hostname: DESKTOP-BNJMS9L  ProcessID: 16096
#           Attempting to use alternate WLF file "./wlftv7aqvb".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftv7aqvb
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: test01_AddiB
# Running benchmark: test02_AddsSubs
# Running benchmark: test03_CbzB
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:02:29 on Aug 04,2024
# vlog -reportprogress 300 ./adder.sv 
# -- Compiling module adder
# 
# Top level modules:
# 	adder
# End time: 22:02:29 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:02:29 on Aug 04,2024
# vlog -reportprogress 300 ./alu.sv 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 22:02:30 on Aug 04,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:02:30 on Aug 04,2024
# vlog -reportprogress 300 ./and_unit.sv 
# -- Compiling module and_unit
# 
# Top level modules:
# 	and_unit
# End time: 22:02:30 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:02:30 on Aug 04,2024
# vlog -reportprogress 300 ./comparator.sv 
# -- Compiling module comparator
# 
# Top level modules:
# 	comparator
# End time: 22:02:30 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:02:30 on Aug 04,2024
# vlog -reportprogress 300 ./control_unit.sv 
# -- Compiling module control_unit
# 
# Top level modules:
# 	control_unit
# End time: 22:02:30 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:02:30 on Aug 04,2024
# vlog -reportprogress 300 ./cpu.sv 
# -- Compiling module cpu
# 
# Top level modules:
# 	cpu
# End time: 22:02:30 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:02:30 on Aug 04,2024
# vlog -reportprogress 300 ./cpu_tb.sv 
# -- Compiling module cpu_tb
# 
# Top level modules:
# 	cpu_tb
# End time: 22:02:30 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:02:30 on Aug 04,2024
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 22:02:30 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:02:30 on Aug 04,2024
# vlog -reportprogress 300 ./dff.sv 
# -- Compiling module DFF_multi
# -- Compiling module DFF_32
# -- Compiling module DFF_16
# -- Compiling module DFF_4
# -- Compiling module D_FF_en
# -- Compiling module D_FF
# 
# Top level modules:
# 	DFF_multi
# 	DFF_32
# End time: 22:02:30 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:02:30 on Aug 04,2024
# vlog -reportprogress 300 ./forwarding_unit.sv 
# -- Compiling module forwarding_unit
# 
# Top level modules:
# 	forwarding_unit
# End time: 22:02:30 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:02:30 on Aug 04,2024
# vlog -reportprogress 300 ./hazard_detection_unit.sv 
# -- Compiling module hazard_detection_unit
# -- Compiling module branch_predictor
# 
# Top level modules:
# 	hazard_detection_unit
# End time: 22:02:30 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:02:30 on Aug 04,2024
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 22:02:30 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:02:30 on Aug 04,2024
# vlog -reportprogress 300 ./mux_multi_bits.sv 
# -- Compiling module mux64x4_1
# -- Compiling module mux64x2_1
# -- Compiling module mux32x2_1
# -- Compiling module mux5x2_1
# -- Compiling module mux64x32_1
# -- Compiling module mux64x8_1
# -- Compiling module mux4x8_1
# -- Compiling module mux4x2_1
# -- Compiling module mux2x8_1
# -- Compiling module mux2x4_1
# 
# Top level modules:
# 	mux64x4_1
# 	mux64x2_1
# 	mux32x2_1
# 	mux5x2_1
# 	mux64x32_1
# 	mux64x8_1
# 	mux4x8_1
# 	mux4x2_1
# 	mux2x8_1
# 	mux2x4_1
# End time: 22:02:30 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:02:30 on Aug 04,2024
# vlog -reportprogress 300 ./mux_single_bit.sv 
# -- Compiling module mux32_1
# -- Compiling module mux16_1
# -- Compiling module mux8_1
# -- Compiling module mux4_1
# -- Compiling module mux2_1
# 
# Top level modules:
# 	mux32_1
# 	mux8_1
# End time: 22:02:31 on Aug 04,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:02:31 on Aug 04,2024
# vlog -reportprogress 300 ./or64_1.sv 
# -- Compiling module zero_check
# -- Compiling module or64_1
# -- Compiling module or32_1
# -- Compiling module or16_1
# -- Compiling module or4_1
# 
# Top level modules:
# 	zero_check
# 	or32_1
# End time: 22:02:31 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:02:31 on Aug 04,2024
# vlog -reportprogress 300 ./or_unit.sv 
# -- Compiling module or_unit
# 
# Top level modules:
# 	or_unit
# End time: 22:02:31 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:02:31 on Aug 04,2024
# vlog -reportprogress 300 ./pipeline_registers.sv 
# -- Compiling module IF_ID_Register
# -- Compiling module ID_EX_Register
# -- Compiling module EX_MEM_Register
# -- Compiling module MEM_WB_Register
# 
# Top level modules:
# 	IF_ID_Register
# 	ID_EX_Register
# 	EX_MEM_Register
# 	MEM_WB_Register
# End time: 22:02:31 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:02:31 on Aug 04,2024
# vlog -reportprogress 300 ./regfile.sv 
# -- Compiling module regfile
# -- Compiling module register
# 
# Top level modules:
# 	regfile
# End time: 22:02:31 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:02:31 on Aug 04,2024
# vlog -reportprogress 300 ./reg_decoder.sv 
# -- Compiling module reg_decoder
# -- Compiling module demux_1_32
# -- Compiling module demux_1_16
# -- Compiling module demux_1_4
# -- Compiling module demux_1_2
# 
# Top level modules:
# 	reg_decoder
# End time: 22:02:31 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:02:31 on Aug 04,2024
# vlog -reportprogress 300 ./ripple_carry_adder_64.sv 
# -- Compiling module ripple_carry_adder_64
# -- Compiling module full_adder
# 
# Top level modules:
# 	ripple_carry_adder_64
# End time: 22:02:31 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:02:31 on Aug 04,2024
# vlog -reportprogress 300 ./sign_extender.sv 
# -- Compiling module sign_extender
# 
# Top level modules:
# 	sign_extender
# End time: 22:02:31 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:02:31 on Aug 04,2024
# vlog -reportprogress 300 ./xor_unit.sv 
# -- Compiling module xor_unit
# 
# Top level modules:
# 	xor_unit
# End time: 22:02:31 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:02:31 on Aug 04,2024
# vlog -reportprogress 300 ./zero_extender.sv 
# -- Compiling module zero_extender
# 
# Top level modules:
# 	zero_extender
# End time: 22:02:31 on Aug 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 22:02:32 on Aug 04,2024, Elapsed time: 0:00:45
# Errors: 0, Warnings: 3
# vsim -voptargs=""+acc"" -t 1ps -lib work cpu_tb 
# Start time: 22:02:32 on Aug 04,2024
# Loading sv_std.std
# Loading work.cpu_tb
# Loading work.cpu
# Loading work.DFF_multi
# Loading work.adder
# Loading work.ripple_carry_adder_64
# Loading work.or64_1
# Loading work.or16_1
# Loading work.or4_1
# Loading work.mux64x2_1
# Loading work.IF_ID_Register
# Loading work.mux32x2_1
# Loading work.mux5x2_1
# Loading work.zero_extender
# Loading work.sign_extender
# Loading work.regfile
# Loading work.reg_decoder
# Loading work.demux_1_32
# Loading work.demux_1_2
# Loading work.demux_1_16
# Loading work.demux_1_4
# Loading work.mux64x32_1
# Loading work.zero_check
# Loading work.control_unit
# Loading work.hazard_detection_unit
# Loading work.comparator
# Loading work.branch_predictor
# Loading work.ID_EX_Register
# Loading work.mux64x4_1
# Loading work.alu
# Loading work.and_unit
# Loading work.or_unit
# Loading work.xor_unit
# Loading work.mux64x8_1
# Loading work.mux4x8_1
# Loading work.forwarding_unit
# Loading work.EX_MEM_Register
# Loading work.MEM_WB_Register
# Loading work.instructmem
# Loading work.datamem
# Loading work.D_FF_en
# Loading work.D_FF
# Loading work.full_adder
# Loading work.mux2_1
# Loading work.mux32_1
# Loading work.mux16_1
# Loading work.mux4_1
# Loading work.register
# Loading work.DFF_16
# Loading work.DFF_4
# Loading work.mux8_1
# ** Warning: Design size of 13852 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Tim  Hostname: DESKTOP-BNJMS9L  ProcessID: 16096
#           Attempting to use alternate WLF file "./wlftj952sw".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftj952sw
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: test01_AddiB
# Running benchmark: test02_AddsSubs
# Running benchmark: test03_CbzB
# ** Error: Assertion error.
#    Time: 4350 us  Scope: cpu_tb.i_mem File: ./instructmem.sv Line: 39
# ** Error: Assertion error.
#    Time: 4450 us  Scope: cpu_tb.i_mem File: ./instructmem.sv Line: 39
# ** Error: Assertion error.
#    Time: 4550 us  Scope: cpu_tb.i_mem File: ./instructmem.sv Line: 39
# ** Error: Assertion error.
#    Time: 4650 us  Scope: cpu_tb.i_mem File: ./instructmem.sv Line: 39
# ** Error: Assertion error.
#    Time: 4750 us  Scope: cpu_tb.i_mem File: ./instructmem.sv Line: 39
# ** Error: Assertion error.
#    Time: 4750 us  Scope: cpu_tb File: ./cpu_tb.sv Line: 78
# ** Error: Assertion error.
#    Time: 4850 us  Scope: cpu_tb.i_mem File: ./instructmem.sv Line: 39
# Running benchmark: test04_LdurStur
# Running benchmark: test05_Blt
# ** Error: Assertion error.
#    Time: 7150 us  Scope: cpu_tb.i_mem File: ./instructmem.sv Line: 39
# ** Error: Assertion error.
#    Time: 7250 us  Scope: cpu_tb.i_mem File: ./instructmem.sv Line: 39
# ** Error: Assertion error.
#    Time: 7350 us  Scope: cpu_tb.i_mem File: ./instructmem.sv Line: 39
# ** Error: Assertion error.
#    Time: 7450 us  Scope: cpu_tb.i_mem File: ./instructmem.sv Line: 39
# ** Error: Assertion error.
#    Time: 7550 us  Scope: cpu_tb.i_mem File: ./instructmem.sv Line: 39
# ** Error: Assertion error.
#    Time: 7550 us  Scope: cpu_tb File: ./cpu_tb.sv Line: 109
# ** Error: Assertion error.
#    Time: 7650 us  Scope: cpu_tb.i_mem File: ./instructmem.sv Line: 39
# Running benchmark: test06_BlBr
# ** Error: Assertion error.
#    Time: 8550 us  Scope: cpu_tb.i_mem File: ./instructmem.sv Line: 39
# ** Error: Assertion error.
#    Time: 8650 us  Scope: cpu_tb.i_mem File: ./instructmem.sv Line: 39
# ** Error: Assertion error.
#    Time: 8750 us  Scope: cpu_tb.i_mem File: ./instructmem.sv Line: 39
# ** Error: Assertion error.
#    Time: 8850 us  Scope: cpu_tb.i_mem File: ./instructmem.sv Line: 39
# ** Error: Assertion error.
#    Time: 8950 us  Scope: cpu_tb.i_mem File: ./instructmem.sv Line: 39
# ** Error: Assertion error.
#    Time: 8950 us  Scope: cpu_tb File: ./cpu_tb.sv Line: 118
# ** Error: Assertion error.
#    Time: 9050 us  Scope: cpu_tb.i_mem File: ./instructmem.sv Line: 39
# Running benchmark: test10_forwarding
# ** Error: Assertion error.
#    Time: 12150 us  Scope: cpu_tb.i_mem File: ./instructmem.sv Line: 39
# ** Error: Assertion error.
#    Time: 12250 us  Scope: cpu_tb.i_mem File: ./instructmem.sv Line: 39
# ** Error: Assertion error.
#    Time: 12350 us  Scope: cpu_tb.i_mem File: ./instructmem.sv Line: 39
# ** Error: Assertion error.
#    Time: 12450 us  Scope: cpu_tb.i_mem File: ./instructmem.sv Line: 39
# ** Error: Assertion error.
#    Time: 12550 us  Scope: cpu_tb.i_mem File: ./instructmem.sv Line: 39
# ** Error: Assertion error.
#    Time: 12550 us  Scope: cpu_tb File: ./cpu_tb.sv Line: 133
# ** Error: Assertion error.
#    Time: 12650 us  Scope: cpu_tb.i_mem File: ./instructmem.sv Line: 39
# Running benchmark: test11_Sort
# ** Error: Assertion error.
#    Time: 15750 us  Scope: cpu_tb.i_mem File: ./instructmem.sv Line: 39
# ** Error: Assertion error.
#    Time: 15850 us  Scope: cpu_tb.i_mem File: ./instructmem.sv Line: 39
# ** Error: Assertion error.
#    Time: 15950 us  Scope: cpu_tb.i_mem File: ./instructmem.sv Line: 39
# ** Error: Assertion error.
#    Time: 16050 us  Scope: cpu_tb.i_mem File: ./instructmem.sv Line: 39
# ** Error: Assertion error.
#    Time: 16150 us  Scope: cpu_tb.i_mem File: ./instructmem.sv Line: 39
# ** Error: Assertion error.
#    Time: 16150 us  Scope: cpu_tb File: ./cpu_tb.sv Line: 158
# ** Error: Assertion error.
#    Time: 16250 us  Scope: cpu_tb.i_mem File: ./instructmem.sv Line: 39
# Running benchmark: test12_Fibonacci
# ** Error: Assertion error.
#    Time: 18250 us  Scope: cpu_tb.i_mem File: ./instructmem.sv Line: 39
# ** Error: Assertion error.
#    Time: 18350 us  Scope: cpu_tb.i_mem File: ./instructmem.sv Line: 39
# ** Error: Assertion error.
#    Time: 18450 us  Scope: cpu_tb.i_mem File: ./instructmem.sv Line: 39
# ** Error: Assertion error.
#    Time: 18550 us  Scope: cpu_tb.i_mem File: ./instructmem.sv Line: 39
# ** Error: Assertion error.
#    Time: 18650 us  Scope: cpu_tb.i_mem File: ./instructmem.sv Line: 39
# ** Error: Assertion error.
#    Time: 18650 us  Scope: cpu_tb File: ./cpu_tb.sv Line: 175
# ** Error: Assertion error.
#    Time: 18750 us  Scope: cpu_tb.i_mem File: ./instructmem.sv Line: 39
# ** Note: $stop    : ./cpu_tb.sv(182)
#    Time: 18750 us  Iteration: 1  Instance: /cpu_tb
# Break in Module cpu_tb at ./cpu_tb.sv line 182
