LIBRARY IEEE;
USE IEEE.Std_Logic_1164.all;
USE IEEE.std_logic_unsigned.all;
USE ieee.numeric_std.all;

entity logica is 
generic(N: integer := 32);
port(
		c0: in std_logic;
		A, B: in std_logic_vector((N-1) downto 0);
		S: out std_logic_vector((N-1) downto 0)
);
