
# Matrix Multiplication Implementing Using a Systolic Architecture 



## Part 1 - RTL Design


### Setup


### System Inputs:
- `clk`, assume positive edge triggers
- `rst_n`, an active low synchronous reset
    - Resets when signal is 0, and only on a clock edge


### System Outputs:


### Understanding the Transactions


### Docker Container


### Linting


## Part 2 - Testbench & Simulation


### Simulate with Verilator, Manually



### Simulate with Verilator, Automatically


### Simulate with Icarus (iverilog), Manually



### Simulate with Icarus (iverilog), Automatically


## Testbench Features

# Deliverables
