Processor,MOS transistor count,Date of introduction,Designer,MOS process,Area
"Intel 4004 (4-bit, 16-pin)","2,250",1971,Intel,"10,000 nm",12 mm²
"Intel 8008 (8-bit, 18-pin)","3,500",1972,Intel,"10,000 nm",14 mm²
"NEC μCOM-4 (4-bit, 42-pin)","2,500[19][20]",1973,NEC,"7,500 nm[21]",?
Toshiba TLCS-12 (12-bit),"over 11,000[22]",1973,Toshiba,"6,000 nm",32 mm²
"Intel 4040 (4-bit, 16-pin)","3,000",1974,Intel,"10,000 nm",12 mm²
"Motorola 6800 (8-bit, 40-pin)","4,100",1974,Motorola,"6,000 nm",16 mm²
"Intel 8080 (8-bit, 40-pin)","6,000",1974,Intel,"6,000 nm",20 mm²
"TMS 1000 (4-bit, 28-pin)","8,000",1974[23],Texas Instruments,"8,000 nm",11 mm²
"MOS Technology 6502 (8-bit, 40-pin)","4,528[a][24]",1975,MOS Technology,"8,000 nm",21 mm²
"Intersil IM6100 (12-bit, 40-pin; clone of PDP-8)","4,000",1975,Intersil,,
"CDP 1801 (8-bit, 2-chip; 40-pin)","5,000",1975,RCA,,
"RCA 1802 (8-bit, 40-pin)","5,000",1976,RCA,"5,000 nm",27 mm²
"Zilog Z80 (8-bit, 4-bit ALU, 40-pin)","8,500[b]",1976,Zilog,"4,000 nm",18 mm²
"Intel 8085 (8-bit, 40-pin)","6,500",1976,Intel,"3,000 nm",20 mm²
TMS9900 (16-bit),"8,000",1976,Texas Instruments,,
"MC14500B (1-bit, 16-pin)",,1977,Motorola,,
Bellmac-8 (8-bit),"7,000",1977,Bell Labs,"5,000 nm",
"Motorola 6809 (8-bit with some 16-bit features, 40-pin)","9,000",1978,Motorola,"5,000 nm",21 mm²
"Intel 8086 (16-bit, 40-pin)","29,000",1978,Intel,"3,000 nm",33 mm²
Zilog Z8000 (16-bit),"17,500[25]",1979,Zilog,,
"Intel 8088 (16-bit, 8-bit data bus)","29,000",1979,Intel,"3,000 nm",33 mm²
"Motorola 68000 (16/32-bit, 32-bit registers, 16-bit  ALU)","68,000[26]",1979,Motorola,"3,500 nm",44 mm²
"Intel 8051 (8-bit, 40-pin)","50,000",1980,Intel,,
WDC 65C02,"11,500[27]",1981,WDC,"3,000 nm",6 mm²
ROMP (32-bit),"45,000",1981,IBM,"2,000 nm",
"Intel 80186 (16-bit, 68-pin)","55,000",1982,Intel,"3,000 nm",60 mm²
"Intel 80286 (16-bit, 68-pin)","134,000",1982,Intel,"1,500 nm",49 mm²
WDC 65C816 (8/16-bit),"22,000[28]",1983,WDC,"3,000 nm[29]",9 mm²
NEC V20,"63,000",1984,NEC,,
Motorola 68020 (32-bit; 114 pins used),"190,000[30]",1984,Motorola,"2,000 nm",85 mm²
"Intel 80386 (32-bit, 132-pin; no cache)","275,000",1985,Intel,"1,500 nm",104 mm²
ARM 1 (32-bit; no cache),"25,000[30]",1985,Acorn,"3,000 nm",50 mm²
Novix NC4016 (16-bit),"16,000[31]",1985[32],Harris Corporation,"3,000 nm[33]",
SPARC MB86900 (32-bit; no cache),"110,000[34]",1986,Fujitsu,"1,200 nm",
NEC V60[35] (32-bit; no cache),"375,000",1986,NEC,"1,500 nm",
"ARM 2 (32-bit, 84-pin; no cache)","27,000[36][30]",1986,Acorn,"2,000 nm",30.25 mm²
Z80000 (32-bit; very small cache),"91,000",1986,Zilog,,
NEC V70[35] (32-bit; no cache),"385,000",1987,NEC,"1,500 nm",
Hitachi Gmicro/200[37],"730,000",1987,Hitachi,"1,000 nm",
"Motorola 68030 (32-bit, very small caches)","273,000",1987,Motorola,800 nm,102 mm²
TI Explorer's 32-bit Lisp machine chip,"553,000[38]",1987,Texas Instruments,"2,000 nm[39]",
DEC WRL MultiTitan,"180,000[40]",1988,DEC WRL,"1,500 nm",61 mm²
"Intel i960 (32-bit, 33-bit memory subsystem, no cache)","250,000[41]",1988,Intel,"1,500 nm[42]",
"Intel i960CA (32-bit, cache)","600,000[42]",1989,Intel,800 nm,143 mm²
"Intel i860 (32/64-bit, 128-bit SIMD, cache, VLIW)","1,000,000[43]",1989,Intel,,
"Intel 80486 (32-bit, 4 KB cache)","1,180,235",1989,Intel,1000 nm,173 mm²
"ARM 3 (32-bit, 4 KB cache)","310,000",1989,Acorn,"1,500 nm",87 mm²
"68040 (32-bit, 8 KB caches)","1,200,000",1990,Motorola,650 nm,152 mm²
"R4000 (64-bit, 16 KB of caches)","1,350,000",1991,MIPS,"1,000 nm",213 mm²
"ARM 6 (32-bit, no cache for this 60 variant)","35,000",1991,ARM,800 nm,
"Hitachi SH-1 (32-bit, no cache)","600,000[44]",1992[45],Hitachi,800 nm,10 mm²
"Intel i960CF (32-bit, cache)","900,000[42]",1992,Intel,,125 mm²
"DEC Alpha 21064 (64-bit, 290-pin; 16 KB of caches)","1,680,000",1992,DEC,750 nm,233.52 mm²
"Hitachi HARP-1 (32-bit, cache)","2,800,000[46]",1993,Hitachi,500 nm,267 mm²
"Pentium (32-bit, 16 KB of caches)","3,100,000",1993,Intel,800 nm,294 mm²
ARM700 (32-bit; 8 KB cache),"578,977[47]",1994,ARM,700 nm,68.51 mm²
"MuP21 (21-bit,[48] 40-pin; includes video)","7,000[49]",1994,Offete Enterprises,1200 nm,
"68060 (32-bit, 16 KB of caches)","2,500,000",1994,Motorola,600 nm,218 mm²
"SA-110 (32-bit, 32 KB of caches)","2,500,000[30]",1995,Acorn/DEC/Apple,350 nm,50 mm²
"Pentium Pro (32-bit, 16 KB of caches;[50] L2 cache on-package, but on separate die)","5,500,000[51]",1995,Intel,500 nm,307 mm²
"AMD K5 (32-bit, caches)","4,300,000",1996,AMD,500 nm,251 mm²
"Hitachi SH-4 (32-bit, caches)","10,000,000[52]",1997,Hitachi,200 nm[53],42 mm²[54]
"Pentium II Klamath (32-bit, 64-bit SIMD, caches)","7,500,000",1997,Intel,350 nm,195 mm²
"AMD K6 (32-bit, caches)","8,800,000",1997,AMD,350 nm,162 mm²
F21 (21-bit; includes e.g. video),"15,000",1997[49],Offete Enterprises,,
"AVR (8-bit, 40-pin; w/memory)","140,000",1997,Nordic VLSI/Atmel,,
"Pentium II Deschutes (32-bit, large cache)","7,500,000",1998,Intel,250 nm,113 mm²
"ARM 9TDMI (32-bit, no cache)","111,000[30]",1999,Acorn,350 nm,4.8 mm²
"Pentium III Katmai (32-bit, 128-bit SIMD, caches)","9,500,000",1999,Intel,250 nm,128 mm²
"Emotion Engine (64-bit, 128-bit SIMD, cache)","13,500,000[56]",1999,Sony/Toshiba,180 nm[57],240 mm²[58]
"Pentium II Mobile Dixon (32-bit, caches)","27,400,000",1999,Intel,180 nm,180 mm²
"AMD K6-III (32-bit, caches)","21,300,000",1999,AMD,250 nm,118 mm²
"AMD K7 (32-bit, caches)","22,000,000",1999,AMD,250 nm,184 mm²
"Gekko (32-bit, large cache)","21,000,000[59]",2000,IBM/Nintendo,180 nm,43 mm²
"Pentium III Coppermine (32-bit, large cache)","21,000,000",2000,Intel,180 nm,80 mm²
"Pentium 4 Willamette (32-bit, large cache)","42,000,000",2000,Intel,180 nm,217 mm²
"SPARC64 V (64-bit, large cache)","191,000,000[60]",2001,Fujitsu,130 nm[61],290 mm²
"Pentium III Tualatin (32-bit, large cache)","45,000,000",2001,Intel,130 nm,81 mm²
"Pentium 4 Northwood (32-bit, large cache)","55,000,000",2002,Intel,130 nm,145 mm²
"Itanium 2 McKinley (64-bit, large cache)","220,000,000",2002,Intel,180 nm,421 mm²
"DEC Alpha 21364 (64-bit, 946-pin, SIMD, very large caches)","152,000,000[18]",2003,DEC,180 nm,397 mm²
"Barton (32-bit, large cache)","54,300,000",2003,AMD,130 nm,101 mm²
"AMD K8 (64-bit, large cache)","105,900,000",2003,AMD,130 nm,193 mm²
Itanium 2 Madison 6M (64-bit),"410,000,000",2003,Intel,130 nm,374 mm²
"Pentium 4 Prescott (32-bit, large cache)","112,000,000",2004,Intel,90 nm,110 mm²
"SPARC64 V+ (64-bit, large cache)","400,000,000[62]",2004,Fujitsu,90 nm,294 mm²
Itanium 2 (64-bit;9 MB cache),"592,000,000",2004,Intel,130 nm,432 mm²
"Pentium 4 Prescott-2M (32-bit, large cache)","169,000,000",2005,Intel,90 nm,143 mm²
"Pentium D Smithfield (32-bit, large cache)","228,000,000",2005,Intel,90 nm,206 mm²
"Xenon (64-bit, 128-bit SIMD, large cache)","165,000,000",2005,IBM,90 nm,
"Cell (32-bit, cache)","250,000,000[63]",2005,Sony/IBM/Toshiba,90 nm,221 mm²
"Pentium 4 Cedar Mill (32-bit, large cache)","184,000,000",2006,Intel,65 nm,90 mm²
"Pentium D Presler (32-bit, large cache)","362,000,000",2006,Intel,65 nm,162 mm²
"Core 2 Duo Conroe (dual-core 64-bit, large caches)","291,000,000",2006,Intel,65 nm,143 mm²
"Dual-core Itanium 2 (64-bit, SIMD, large caches)","1,700,000,000[64]",2006,Intel,90 nm,596 mm²
"AMD K10 quad-core 2M L3 (64-bit, large caches)","463,000,000[65]",2007,AMD,65 nm,283 mm²
"ARM Cortex-A9 (32-bit, (optional) SIMD, caches)","26,000,000[66]",2007,ARM,45 nm,31 mm²
"Core 2 Duo Wolfdale (dual-core 64-bit, SIMD, caches)","411,000,000",2007,Intel,45 nm,107 mm²
"POWER6 (64-bit, large caches)","789,000,000",2007,IBM,65 nm,341 mm²
"Core 2 Duo Allendale (dual-core 64-bit, SIMD, large caches))","169,000,000",2007,Intel,65 nm,111 mm²
Uniphier,"250,000,000[67]",2007,Matsushita,45 nm,?
"SPARC64 VI (64-bit, SIMD, large caches)","540,000,000",2007[68],Fujitsu,90 nm,421 mm²
"Core 2 Duo Wolfdale 3M (dual-core 64-bit, SIMD, large caches)","230,000,000",2008,Intel,45 nm,83 mm²
"Core i7 (quad-core 64-bit, SIMD, large caches)","731,000,000",2008,Intel,45 nm,263 mm²
"AMD K10 quad-core 6M L3 (64-bit, SIMD, large caches)","758,000,000[65]",2008,AMD,45 nm,258 mm²
"Atom (32-bit, large cache)","47,000,000",2008,Intel,45 nm,24 mm²
"SPARC64 VII (64-bit, SIMD, large caches)","600,000,000",2008[69],Fujitsu,65 nm,445 mm²
"Six-core Xeon 7400 (64-bit, SIMD, large caches)","1,900,000,000",2008,Intel,45 nm,503 mm²
"Six-core Opteron 2400 (64-bit, SIMD, large caches)","904,000,000",2009,AMD,45 nm,346 mm²
"SPARC64 VIIIfx (64-bit, SIMD, large caches)","760,000,000[70]",2009,Fujitsu,45 nm,513 mm²
"16-core SPARC T3 (64-bit, SIMD, large caches)","1,000,000,000[71]",2010,Sun/Oracle,40 nm,377 mm²
Six-core Core i7 (Gulftown),"1,170,000,000",2010,Intel,32 nm,240 mm²
"8-core POWER7 32M L3 (64-bit, SIMD, large caches)","1,200,000,000",2010,IBM,45 nm,567 mm²
"Quad-core z196[72] (64-bit, very large caches)","1,400,000,000",2010,IBM,45 nm,512 mm²
"Quad-core Itanium Tukwila (64-bit, SIMD, large caches)","2,000,000,000[73]",2010,Intel,65 nm,699 mm²
"8-core Xeon Nehalem-EX (64-bit, SIMD, large caches)","2,300,000,000[74]",2010,Intel,45 nm,684 mm²
"SPARC64 IXfx (64-bit, SIMD, large caches)","1,870,000,000[75]",2011,Fujitsu,40 nm,484 mm²
"Quad-core + GPU Core i7 (64-bit, SIMD, large caches)","1,160,000,000",2011,Intel,32 nm,216 mm²
"Six-core Core i7/8-core Xeon E5 (Sandy Bridge-E/EP) (64-bit, SIMD, large caches)","2,270,000,000[76]",2011,Intel,32 nm,434 mm²
"10-core Xeon Westmere-EX (64-bit, SIMD, large caches)","2,600,000,000",2011,Intel,32 nm,512 mm²
"Atom ""Medfield"" (64-bit)","432,000,000[77]",2012,Intel,32 nm,64 mm²
"SPARC64 X (64-bit, SIMD, caches)","2,990,000,000[78]",2012,Fujitsu,28 nm,600 mm²
"8-core AMD Bulldozer (64-bitSIMD, caches)","1,200,000,000[79]",2012,AMD,32 nm,315 mm²
"Quad-core + GPU AMD Trinity (64-bit, SIMD, caches)","1,303,000,000",2012,AMD,32 nm,246 mm²
"Quad-core + GPU Core i7 Ivy Bridge (64-bit, SIMD, caches)","1,400,000,000",2012,Intel,22 nm,160 mm²
"8-core POWER7+ (64-bit, SIMD), 80 MB L3 cache)","2,100,000,000",2012,IBM,32 nm,567 mm²
"Six-core zEC12 (64-bit, SIMD, large caches)","2,750,000,000",2012,IBM,32 nm,597 mm²
"8-core Itanium Poulson (64-bit, SIMD, caches)","3,100,000,000",2012,Intel,32 nm,544 mm²
"61-core Xeon Phi (32-bit, 512-bit SIMD, caches)","5,000,000,000[80]",2012,Intel,22 nm,720 mm²
"Apple A7 (dual-core 64/32-bit ARM64, ""mobile SoC"", SIMD, caches)","1,000,000,000",2013,Apple,28 nm,102 mm²
"Six-core Core i7 Ivy Bridge E (64-bit, SIMD, caches)","1,860,000,000",2013,Intel,22 nm,256 mm²
"12-core POWER8 (64-bit, SIMD, caches)","4,200,000,000",2013,IBM,22 nm,650 mm²
"Xbox One main SoC (64-bit, SIMD, caches)","5,000,000,000",2013,Microsoft/AMD,28 nm,363 mm²
"Quad-core + GPU Core i7 Haswell (64-bit, SIMD, caches)","1,400,000,000[81]",2014,Intel,22 nm,177 mm²
"Apple A8 (dual-core 64/32-bit ARM64 ""mobile SoC"", SIMD, caches)","2,000,000,000",2014,Apple,20 nm,89 mm²
"8-core Core i7 Haswell-E (64-bit, SIMD, caches)","2,600,000,000[82]",2014,Intel,22 nm,355 mm²
"Apple A8X (tri-core 64/32-bit ARM64 ""mobile SoC"", SIMD, caches)","3,000,000,000[83]",2014,Apple,20 nm,128 mm²
"15-core Xeon Ivy Bridge-EX (64-bit, SIMD, caches)","4,310,000,000[84]",2014,Intel,22 nm,541 mm²
"18-core Xeon Haswell-E5 (64-bit, SIMD, caches)","5,560,000,000[85]",2014,Intel,22 nm,661 mm²
"Quad-core + GPU GT2 Core i7 Skylake K (64-bit, SIMD, caches)","1,750,000,000",2015,Intel,14 nm,122 mm²
"Dual-core + GPU Iris Core i7 Broadwell-U (64-bit, SIMD, caches)","1,900,000,000[86]",2015,Intel,14 nm,133 mm²
"Apple A9 (dual-core 64/32-bit ARM64 ""mobile SoC"", SIMD, caches)","> 2,000,000,000",2015,Apple,14 nm (Samsung),96 mm² (Samsung)
"Apple A9X (dual core 64/32-bit ARM64 ""mobile SoC"", SIMD, caches)","> 3,000,000,000",2015,Apple,16 nm,143.9 mm²
"IBM z13 (64-bit, caches)","3,990,000,000",2015,IBM,22 nm,678 mm²
IBM z13 Storage Controller,"7,100,000,000",2015,IBM,22 nm,678 mm²
"32-core SPARC M7 (64-bit, SIMD, caches)","10,000,000,000[87]",2015,Oracle,20 nm,
"Qualcomm Snapdragon 835 (octa-core 64/32-bit ARM64 ""mobile SoC"", SIMD, caches)","3,000,000,000[88][89]",2016,Qualcomm,10 nm,72.3 mm²
"10-core Core i7 Broadwell-E (64-bit, SIMD, caches)","3,200,000,000[90]",2016,Intel,14 nm,246 mm²[91]
"Apple A10 Fusion (quad-core 64/32-bit ARM64 ""mobile SoC"", SIMD, caches)","3,300,000,000",2016,Apple,16 nm,125 mm²
"HiSilicon Kirin 960 (octa-core 64/32-bit ARM64 ""mobile SoC"", SIMD, caches)","4,000,000,000[92]",2016,Huawei,16 nm,110.00 mm2
"22-core Xeon Broadwell-E5 (64-bit, SIMD, caches)","7,200,000,000[93]",2016,Intel,14 nm,456 mm²
"72-core Xeon Phi (64-bit, 512-bit SIMD, caches)","8,000,000,000",2016,Intel,14 nm,683 mm²
"Zip CPU (32-bit, for FPGAs)","1,286 6-LUTs[94]",2016,Gisselquist Technology,,
"Qualcomm Snapdragon 845 (octa-core 64/32-bit ARM64 ""mobile SoC"", SIMD, caches)","5,300,000,000[95]",2017,Qualcomm,10 nm,94 mm²
"Qualcomm Snapdragon 850  (octa-core 64/32-bit ARM64 ""mobile SoC"", SIMD, caches)","5,300,000,000[96]",2017,Qualcomm,10 nm,94 mm²
"Apple A11 Bionic (hexa-core 64/32-bit ARM64 ""mobile SoC"", SIMD, caches)","4,300,000,000",2017,Apple,10 nm,89.23 mm²
"Zeppelin SoC Ryzen (64-bit, SIMD, caches)","4,800,000,000[97]",2017,AMD,14 nm,192 mm²
"Ryzen 5 1600 Ryzen (64-bit, SIMD, caches)","4,800,000,000[98]",2017,AMD,14 nm,213 mm²
"Ryzen 5 1600 X Ryzen (64-bit, SIMD, caches)","4,800,000,000[99]",2017,AMD,14 nm,213 mm²
"IBM z14 (64-bit, SIMD, caches)","6,100,000,000",2017,IBM,14 nm,696 mm²
"HiSilicon Kirin 970 (octa-core 64/32-bit ARM64 ""mobile SoC"", SIMD, caches)","5,500,000,000[100]",2017,Huawei,10 nm,96.72 mm2
"Xbox One X (Project Scorpio) main SoC (64-bit, SIMD, caches)","7,000,000,000[101]",2017,Microsoft/AMD,16 nm,360 mm²[101]
"28-core Xeon Platinum 8180 (64-bit, SIMD, caches)","8,000,000,000[102][disputed  – discuss]",2017,Intel,14 nm,
"POWER9 (64-bit, SIMD, caches)","8,000,000,000",2017,IBM,14 nm,695 mm²
IBM z14 Storage Controller (64-bit),"9,700,000,000",2017,IBM,14 nm,696 mm²
"Freedom U500 Base Platform Chip (E51, 4×U54) RISC-V (64-bit, caches)","250,000,000[103]",2017,SiFive,28 nm,~30 mm²
"SPARC64 XII (12-core 64-bit, SIMD, caches)","5,450,000,000[104]",2017,Fujitsu,20 nm,795 mm2
"Apple A10X Fusion (hexa-core 64/32-bit ARM64 ""mobile SoC"", SIMD, caches)","4,300,000,000[105]",2017,Apple,10 nm,96.40 mm2
"Centriq 2400 (64/32-bit, SIMD, caches)","18,000,000,000[106]",2017,Qualcomm,10 nm,398 mm2
"32-core AMD Epyc (64-bit, SIMD, caches)","19,200,000,000",2017,AMD,14 nm,768 mm2
"Qualcomm Snapdragon 710 (octa-core ARM64 ""mobile SoC"", SIMD, caches)",,2018,Qualcomm,10 nm,
"Qualcomm Snapdragon 675 (octa-core ARM64 ""mobile SoC"", SIMD, caches)",,2018,Qualcomm,11 nm,
"Qualcomm Snapdragon 855  (octa-core ARM64 ""mobile SoC"", SIMD, caches)",,2018,Qualcomm,7 nm,73.27 mm²
"Qualcomm Snapdragon 8cx / SCX8180 (octa-core ARM64 ""mobile SoC"", SIMD, caches)","8,500,000,000[107]",2018,Qualcomm,7 nm,112 mm²
"Apple A12 Bionic (hexa-core ARM64 ""mobile SoC"", SIMD, caches)","6,900,000,000[108][109]",2018,Apple,7 nm,83.27 mm2
"HiSilicon Kirin 980 (octa-core ARM64 ""mobile SoC"", SIMD, caches)","6,900,000,000[110]",2018,Huawei,7 nm,74.13 mm2
"HiSilicon Kirin 710 (octa-core ARM64 ""mobile SoC"", SIMD, caches)","5,500,000,000[111]",2018,Huawei,12 nm,
"Apple A12X Bionic (octa-core 64/32-bit ARM64 ""mobile SoC"", SIMD, caches)","10,000,000,000[112]",2018,Apple,7 nm,122 mm2
Apple A13 (iPhone 11 Pro),"8,500,000,000[113][114]",2019,Apple,7 nm,
"Fujitsu A64FX (64/32-bit, SIMD, caches)","8,786,000,000[115]",2018[116],Fujitsu,7 nm,
GC2 IPU,"23,600,000,000",2018,Graphcore,16 nm,825 mm2
Tegra Xavier SoC (64/32-bit),"9,000,000,000[117]",2018,Nvidia,12 nm,350 mm²
"Samsung Exynos 9820 (octa-core ARM64 ""mobile SoC"", SIMD, caches)",,2019,Samsung,8 nm,127 mm²
"AMD Epyc Rome (64-bit, SIMD, caches)","32,000,000,000[1]",2019,AMD,7 nm (TSMC),?
