<?xml version="1.0" encoding="utf-8"?><!DOCTYPE topic  PUBLIC '-//OASIS//DTD DITA Topic//EN'  'topic.dtd'><topic id="GUID_Revision_History"><title>NVL-HX 1.2 - Revision History</title><body><table id="TABLE_NVL-HX_1_2_-_Revision_History"><title>NVL-HX 1.2 - Revision History</title><tgroup cols="4"><thead><row><entry>Revision</entry><entry>Document</entry><entry>Description</entry><entry>Date</entry></row></thead><tbody><row><entry><p /></entry><entry><p>Low Speed I/O - SPI0 Flash - SPI0 Flash 50MHz 2-Load Branch (PCH.IOE to Flash and TPM) MAF Topology</p></entry><entry><p>Added 50MHz MAF topology for PCH.IOE support</p></entry><entry><p>02/14/25 02:57 PM</p></entry></row><row><entry><p /></entry><entry><p>System Memory - LPDDR5/x - MD x32 Type-4 - Signals - Mainstream, Premium Mid Loss (PML), CLK, CH-1/CH-3/CH-5/CH-7, Inner</p></entry><entry><p>Updated max channel length reduction</p></entry><entry><p>05/02/25 06:03 AM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - TCP TBT5 - TCP AUX With Retimer Internal Cable Topology - Mainstream, Premium Mid Loss (PML), Rx,Tx, Post-Channel</p></entry><entry><p>Document moved</p></entry><entry><p>04/16/25 08:02 PM</p></entry></row><row><entry><p /></entry><entry><p>System Memory - DDR5 - SODIMM 1DPC - Signals - Mainstream, Premium Mid Loss (PML), CA/CS, CH-0/CH-2, Outer</p></entry><entry><p>Updated signal group as CA/CS</p></entry><entry><p>02/12/25 09:03 AM</p></entry></row><row><entry><p /></entry><entry><p>System Memory - DDR5 - SODIMM 1DPC - Signals - Mainstream, Premium Mid Loss (PML), CA/CS, CH-0/CH-2, Outer</p></entry><entry><p>Updated signal group as CA/CS</p></entry><entry><p>02/12/25 09:03 AM</p></entry></row><row><entry><p /></entry><entry><p>System Memory - DDR5 - SODIMM 1DPC - Signals - Mainstream, Premium Mid Loss (PML), CA/CS, CH-0/CH-2, Outer</p></entry><entry><p>Update SODIMM 1DPC guidelines</p></entry><entry><p>02/12/25 08:56 AM</p></entry></row><row><entry><p /></entry><entry><p>System Memory - DDR5 - SODIMM 1DPC - Signals - Mainstream, Premium Mid Loss (PML), CA/CS, CH-0/CH-2, Outer</p></entry><entry><p>Update SODIMM 1DPC guidelines</p></entry><entry><p>02/12/25 08:56 AM</p></entry></row><row><entry><p /></entry><entry><p>System Memory - DDR5 - SODIMM 1DPC - Signals - Mainstream, Premium Mid Loss (PML), CA/CS, CH-0/CH-2, Outer</p></entry><entry><p>Updated for NVL-Hx SODIMM 1DPC</p></entry><entry><p>09/24/24 11:29 PM</p></entry></row><row><entry><p /></entry><entry><p>System Memory - DDR5 - SODIMM 1DPC - Signals - Mainstream, Premium Mid Loss (PML), CA/CS, CH-0/CH-2, Outer</p></entry><entry><p>Updated for NVL-Hx SODIMM 1DPC</p></entry><entry><p>09/24/24 11:29 PM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - (Internal) eUSB2V2 - eUSB2V2 Native Camera Topology Up to 3.84Gbps</p></entry><entry><p>Added topology for 3.84Gbps. Update notes</p></entry><entry><p>03/14/25 02:19 PM</p></entry></row><row><entry><p /></entry><entry><p>Low Speed I/O - SPI0 Flash - SPI0 Flash 76.8MHz and 100MHz 1 to 3-Load Branch (Device Down) MAF Topology - Segment Lengths for Maximum 76.8MHz</p></entry><entry><p>Updated max length total</p></entry><entry><p>06/05/25 01:27 AM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - (Internal) eUSB2V2 - eUSB2V2 Native Camera Topology Up to 3.84Gbps - Mainstream, Premium Mid Loss (PML), Rx,Tx</p></entry><entry><p>Update segment length details.</p></entry><entry><p>03/14/25 02:31 PM</p></entry></row><row><entry><p>0.5.1</p></entry><entry><p>Low Speed I/O - SPI0 Flash - [For Internal Validation] SPI0 Flash 100MHz 4-Load Branch (Device Down) with G3 Isolation FET Topology - Segment Lengths for Maximum 100MHz</p></entry><entry><p>Update M10, M12 and M14 length</p></entry><entry><p>07/07/25 02:15 AM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - PCH PCIe Gen1-4 - PCIe Gen3 M.2 Topology</p></entry><entry><p>Delete SATA requirements</p></entry><entry><p>04/24/25 06:07 AM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - PCH PCIe Gen1-4 - PCIe Gen3 M.2 Topology</p></entry><entry><p>Delete "SATA"</p></entry><entry><p>04/24/25 05:39 AM</p></entry></row><row><entry><p /></entry><entry><p>PCB Stack-up - Type-4 2-x-2+, 0.8mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Memory) - LPDDR5/x</p></entry><entry><p>Updated for NVL-Hx</p></entry><entry><p>09/25/24 06:51 AM</p></entry></row><row><entry><p /></entry><entry><p>Low Speed I/O - SPI0 Flash - SPI0 Flash 76.8MHz and 100MHz 1 to 3-Load Branch (Device Down) MAF Topology - Segment Lengths for Maximum 100MHz</p></entry><entry><p>Updated max length total</p></entry><entry><p>06/05/25 01:27 AM</p></entry></row><row><entry><p /></entry><entry><p>Low Speed I/O - eSPI - eSPI 2-Load Branch (Device Down) Topology</p></entry><entry><p>Removed min length notes as covered in segment length section.</p></entry><entry><p>06/04/25 05:34 AM</p></entry></row><row><entry><p /></entry><entry><p>Low Speed I/O - eSPI - eSPI 2-Load Branch (Device Down) Topology</p></entry><entry><p>new topology for POR</p></entry><entry><p>04/23/25 01:30 PM</p></entry></row><row><entry><p /></entry><entry><p>System Memory - LPDDR5/x - CAMM2 x128 Type-3 - Signals - Mainstream, Premium Mid Loss (PML), CA/CS, CH-1/CH-3/CH-5/CH-7, Inner</p></entry><entry><p>Updated for NVL-Hx</p></entry><entry><p>09/25/24 06:42 AM</p></entry></row><row><entry><p /></entry><entry><p>Low Speed I/O - I2S - I2S Host Mode: 1-Load (Add-In Card) Topology - Segment Lengths</p></entry><entry><p>added min length info</p></entry><entry><p>06/06/25 08:31 AM</p></entry></row><row><entry><p /></entry><entry><p>System Memory - DDR5</p></entry><entry><p>Updated for NVL-Hx</p></entry><entry><p>09/25/24 06:19 AM</p></entry></row><row><entry><p /></entry><entry><p>Low Speed I/O - eSPI - eSPI 2-Load Branch (Device Down) Topology - Segment Lengths</p></entry><entry><p>Updated max total length</p></entry><entry><p>05/05/25 12:58 AM</p></entry></row><row><entry><p /></entry><entry><p>Low Speed I/O - eSPI - eSPI 2-Load Branch (Device Down) Topology - Segment Lengths</p></entry><entry><p>2load branch device down</p></entry><entry><p>04/23/25 01:41 PM</p></entry></row><row><entry><p /></entry><entry><p>Electromagnetic Compatibility - NPU and GPU Power Planes RFI Design Guidelines</p></entry><entry><p>Adding new NVPU and GPU RFI recommendations section</p></entry><entry><p>02/11/25 02:47 PM</p></entry></row><row><entry><p /></entry><entry><p>Low Speed I/O - EIO Flexi-PDG for I2C, SMLink</p></entry><entry><p>Add EIO I2C and SMLink Flexi-PDG chapter</p></entry><entry><p>06/06/25 12:40 AM</p></entry></row><row><entry><p /></entry><entry><p>Power Integrity - PCH Power Rails - Documents - VCCHSIO_0P85</p></entry><entry><p>Update power rail name for NVL</p></entry><entry><p>11/21/24 12:02 AM</p></entry></row><row><entry><p /></entry><entry><p>Low Speed I/O - EPD_ON - EPD_ON Topology</p></entry><entry><p>Updated topology diagram and routing restriction notes</p></entry><entry><p>04/23/25 04:53 AM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - USB2.0 - USB2.0 M.2 Topology</p></entry><entry><p>CMC in M.2 USB2 topology is not compulsory. </p></entry><entry><p>04/23/25 08:35 AM</p></entry></row><row><entry><p>0.5.1</p></entry><entry><p>Low Speed I/O - I2C - I2C Topology - Pull-up and Pull-down Strength - I2C High Speed Mode (3.4 MHz) - SDA</p></entry><entry><p>Updated SI unit from kohm to ohm for 55pF to 100pF bus capacitance</p></entry><entry><p>06/18/25 01:38 AM</p></entry></row><row><entry><p /></entry><entry><p>Power Integrity - PCH Power Rails - Documents - VCCPRIM_1P25</p></entry><entry><p>Added rail for NVL PCH</p></entry><entry><p>11/21/24 12:22 AM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - TCP TBT5 - TCP AUX With Retimer Topology - Mainstream, Premium Mid Loss (PML), Rx,Tx, Post-Channel</p></entry><entry><p>Document moved</p></entry><entry><p>04/16/25 08:01 PM</p></entry></row><row><entry><p /></entry><entry><p>Low Speed I/O - SoundWire - SoundWire Large System: 3-Load Cable Stick (Add-In Card) Topology</p></entry><entry><p>Added MRTS</p></entry><entry><p>06/09/25 04:52 AM</p></entry></row><row><entry><p>0.4</p></entry><entry><p>Low Speed I/O - eSPI</p></entry><entry><p>Updated topology diagram and signal netname</p></entry><entry><p>05/23/25 04:54 AM</p></entry></row><row><entry><p /></entry><entry><p>Low Speed I/O - eSPI</p></entry><entry><p>UPDATE NOTES</p></entry><entry><p>03/17/25 05:32 AM</p></entry></row><row><entry><p /></entry><entry><p>Low Speed I/O - eSPI</p></entry><entry><p>update note and R back to 100</p></entry><entry><p>03/17/25 05:21 AM</p></entry></row><row><entry><p /></entry><entry><p>Low Speed I/O - eSPI</p></entry><entry><p>R2 update to zero due to base die update</p></entry><entry><p>03/15/25 05:18 AM</p></entry></row><row><entry><p /></entry><entry><p>Low Speed I/O - eSPI</p></entry><entry><p>re-arrange all topology by good sequence</p></entry><entry><p>03/13/25 06:06 AM</p></entry></row><row><entry><p /></entry><entry><p>System Memory - DDR5 - SODIMM 1DPC - Signals - Mainstream, Premium Mid Loss (PML), CA/CS, CH-1/CH-3, Inner</p></entry><entry><p>Updated signal group as CA/CS</p></entry><entry><p>02/12/25 09:04 AM</p></entry></row><row><entry><p /></entry><entry><p>System Memory - DDR5 - SODIMM 1DPC - Signals - Mainstream, Premium Mid Loss (PML), CA/CS, CH-1/CH-3, Inner</p></entry><entry><p>Updated SODIMM 1DPC guidelines</p></entry><entry><p>02/12/25 08:59 AM</p></entry></row><row><entry><p /></entry><entry><p>System Memory - DDR5 - SODIMM 1DPC - Signals - Mainstream, Premium Mid Loss (PML), CA/CS, CH-1/CH-3, Inner</p></entry><entry><p>Updated for NVL-Hx SODIMM 1DPC</p></entry><entry><p>09/24/24 11:29 PM</p></entry></row><row><entry><p /></entry><entry><p>Low Speed I/O - THC-SPI - THC-SPI 1-Load (for Touch Panel) Topology - Segment Lengths</p></entry><entry><p>Updated THC 1-Load (for Touch Panel) Topology M_cable and CPU Duty Cycle Guideline Table on duty cycle for 36MHz and removed timing spec as already covered in THC IG</p></entry><entry><p>06/04/25 04:06 AM</p></entry></row><row><entry><p /></entry><entry><p>Low Speed I/O - THC-SPI - THC-SPI 1-Load (for Touch Panel) Topology - Segment Lengths</p></entry><entry><p>update notes and csv </p></entry><entry><p>03/13/25 08:29 PM</p></entry></row><row><entry><p /></entry><entry><p>Low Speed I/O - THC-SPI - THC-SPI 1-Load (for Touch Panel) Topology - Segment Lengths</p></entry><entry><p>update content; major</p></entry><entry><p>01/09/25 08:53 AM</p></entry></row><row><entry><p /></entry><entry><p>System Memory - LPDDR5/x - MD x32 Type-4 - Signals - Mainstream, Premium Mid Loss (PML), DQ, CH-1/CH-3/CH-5/CH-7, Inner</p></entry><entry><p>Updated max channel length reduction</p></entry><entry><p>05/02/25 06:03 AM</p></entry></row><row><entry><p /></entry><entry><p>System Memory - DDR5 - SODIMM 2DPC Tee ClamShell (B2B) - Signals - Mainstream, Premium Mid Loss (PML), CLK, CH-0/CH-2, Outer</p></entry><entry><p>Segment length updated</p></entry><entry><p>03/13/25 06:26 AM</p></entry></row><row><entry><p /></entry><entry><p>System Memory - DDR5 - SODIMM 2DPC Tee ClamShell (B2B) - Signals - Mainstream, Premium Mid Loss (PML), CLK, CH-0/CH-2, Outer</p></entry><entry><p>Updated for NVL-Hx SODIMM 2DPC</p></entry><entry><p>09/25/24 05:43 AM</p></entry></row><row><entry><p /></entry><entry><p>Low Speed I/O - SPI0 Flash - SPI0 Flash 76.8MHz and 100MHz 2 to 4-Load Branch (Device Down) with G3 Flash Sharing Topology - Segment Lengths for Maximum 76.8MHz</p></entry><entry><p>Updated max length total</p></entry><entry><p>06/05/25 01:23 AM</p></entry></row><row><entry><p /></entry><entry><p>Low Speed I/O - I3C - I3C 2-Island Daisy Chain (Device Down) Topology</p></entry><entry><p>Added MRTS</p></entry><entry><p>06/09/25 04:41 AM</p></entry></row><row><entry><p /></entry><entry><p>Low Speed I/O - I3C - I3C 2-Island Daisy Chain (Device Down) Topology</p></entry><entry><p>Updated signal netname</p></entry><entry><p>06/04/25 08:44 AM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - CNVIO3 - CNVIO3 M.2 Topology - Mainstream, Premium Mid Loss (PML), Rx,Tx</p></entry><entry><p>update total length and routing layer</p></entry><entry><p>04/25/25 06:26 PM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - CNVIO3 - CNVIO3 M.2 Topology - Mainstream, Premium Mid Loss (PML), Rx,Tx</p></entry><entry><p>update total length</p></entry><entry><p>02/13/25 10:40 PM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - CNVIO3 - CNVIO3 M.2 Topology - Mainstream, Premium Mid Loss (PML), Rx,Tx</p></entry><entry><p>Update total length</p></entry><entry><p>02/13/25 10:39 PM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - CNVIO3 - CNVIO3 M.2 Topology - Mainstream, Premium Mid Loss (PML), Rx,Tx</p></entry><entry><p>update total length</p></entry><entry><p>02/13/25 10:38 PM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - CNVIO3 - CNVIO3 M.2 Topology - Mainstream, Premium Mid Loss (PML), Rx,Tx</p></entry><entry><p>Update total length to 7 inches</p></entry><entry><p>11/22/24 08:35 PM</p></entry></row><row><entry><p /></entry><entry><p>System Memory - LPDDR5/x - MD x32 Type-4 - Signals - Mainstream, Premium Mid Loss (PML), DQ, CH-0/CH-2/CH-4/CH-6, Outer</p></entry><entry><p>Updated max channel length reduction</p></entry><entry><p>05/02/25 06:03 AM</p></entry></row><row><entry><p /></entry><entry><p>System Memory - LPDDR5/x - MD x32 Type-4 - Signals - Mainstream, Premium Mid Loss (PML), DQ, CH-0/CH-2/CH-4/CH-6, Outer</p></entry><entry><p>Add max BO segment length note</p></entry><entry><p>02/13/25 12:58 AM</p></entry></row><row><entry><p /></entry><entry><p>Low Speed I/O - SoundWire - SoundWire Large System: 1 to 4-Load Daisy Chain Topology</p></entry><entry><p>Added MRTS</p></entry><entry><p>06/09/25 04:51 AM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - TCP DP - TCP DP AUX Retimer MUX With Barlow Ridge Topology - Mainstream, Premium Mid Loss (PML), Tx, Pre-Channel</p></entry><entry><p>Document moved</p></entry><entry><p>04/16/25 08:00 PM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - PCH PCIe Gen1-4 - (Internal) PCIe Gen4 Add-in Card Topology</p></entry><entry><p>Update AIC to include total length matching requirements</p></entry><entry><p>06/13/25 07:31 PM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - PCH PCIe Gen1-4 - (Internal) PCIe Gen4 Add-in Card Topology</p></entry><entry><p>Document moved</p></entry><entry><p>04/24/24 03:57 PM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - PCH PCIe Gen1-4 - PCIe Gen4 M.2 Topology</p></entry><entry><p>Update AIC to include total length matching requirements</p></entry><entry><p>06/13/25 07:29 PM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - PCH PCIe Gen1-4 - PCIe Gen4 M.2 Topology</p></entry><entry><p>Document moved</p></entry><entry><p>04/24/24 03:59 PM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - TCP DP - TCP DP AUX Retimer MUX With Barlow Ridge Topology</p></entry><entry><p>Document moved</p></entry><entry><p>04/16/25 08:00 PM</p></entry></row><row><entry><p /></entry><entry><p>Power Integrity - PCH Power Rails - Documents - VCCPRIM_1P05_1P25</p></entry><entry><p>Add rail for NVL PCH</p></entry><entry><p>11/21/24 12:21 AM</p></entry></row><row><entry><p /></entry><entry><p>Electromagnetic Compatibility - EMC ESD Considerations - ESD Sensitive Net Mitigation</p></entry><entry><p>Added FORCEPR# into sensitive nets and removed PROCHOT. Added RTC under Crystal list + added reference to SI PDG.  Added the word “Cystal:” for crystal category </p></entry><entry><p>04/28/25 09:57 PM</p></entry></row><row><entry><p /></entry><entry><p>PCB Stack-up - Type-4 2-x-2+, 0.8mm, 10L, Mainstream, Premium Mid Loss (PML), For LPDDR5/x Memory Down</p></entry><entry><p>Added T4 2x2+ PCB stackup</p></entry><entry><p>09/22/24 04:58 AM</p></entry></row><row><entry><p /></entry><entry><p>Low Speed I/O - (Validation) UFS Reference Clock - (Validation) UFS Reference Clock Topology - Segment Lengths</p></entry><entry><p>updated segment lengths to match NVL-H</p></entry><entry><p>06/04/25 12:47 AM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - PCH PCIe Gen1-4 - PCIe Gen2 M.2 Topology</p></entry><entry><p>Delete SATA requirements</p></entry><entry><p>04/24/25 06:06 AM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - PCH PCIe Gen1-4 - PCIe Gen2 M.2 Topology</p></entry><entry><p>Delete "SATA"</p></entry><entry><p>04/24/25 05:39 AM</p></entry></row><row><entry><p /></entry><entry><p>Low Speed I/O - Imaging Clock - Imaging Clock 1-Load (Add-In Card) Topology</p></entry><entry><p>Added MRTS</p></entry><entry><p>06/09/25 04:37 AM</p></entry></row><row><entry><p /></entry><entry><p>Low Speed I/O - CNVi BRI and RGI - CNVi BRI and RGI 1-Load Topology - Segment Lengths for BRI_RSP signal</p></entry><entry><p>Added specific BRI_RSP segment length</p></entry><entry><p>03/17/25 02:36 AM</p></entry></row><row><entry><p /></entry><entry><p>Low Speed I/O - SPI0 Flash - SPI0 Flash 66MHz and 100MHz 2-Load Branch (PCH.IOE to Flash and TPM) MAF Topology</p></entry><entry><p>Removed min length notes as covered in segment length section.</p></entry><entry><p>06/05/25 02:23 AM</p></entry></row><row><entry><p /></entry><entry><p>Low Speed I/O - SPI0 Flash - SPI0 Flash 66MHz and 100MHz 2-Load Branch (PCH.IOE to Flash and TPM) MAF Topology</p></entry><entry><p>Added 66MHz and 100MHz SPI0 PCH.IOE topology</p></entry><entry><p>02/14/25 02:31 PM</p></entry></row><row><entry><p /></entry><entry><p>Electromagnetic Compatibility - HSIO RFI Mitigation</p></entry><entry><p>creating new subsection for eDP RFI mitigation</p></entry><entry><p>09/26/24 06:26 PM</p></entry></row><row><entry><p /></entry><entry><p>Low Speed I/O - SoundWire - SoundWire Large System: 2-Load Star Topology - Segment Lengths</p></entry><entry><p>Updated segment length and min length</p></entry><entry><p>01/21/25 02:23 PM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - eUSB2 - eUSB2 Native Device Down Topology - Mainstream, Premium Mid Loss (PML), Rx,Tx</p></entry><entry><p>Update lengths based on updated topology view</p></entry><entry><p>08/29/25 07:25 PM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - eUSB2 - eUSB2 Native Device Down Topology - Mainstream, Premium Mid Loss (PML), Rx,Tx</p></entry><entry><p>Update MAX length </p></entry><entry><p>02/14/25 08:00 PM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - eUSB2 - eUSB2 Native Device Down Topology - Mainstream, Premium Mid Loss (PML), Rx,Tx</p></entry><entry><p>Increase max length to 47mm (18.5")</p></entry><entry><p>08/19/24 08:57 PM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - eUSB2 - eUSB2 Native Device Down Topology - Mainstream, Premium Mid Loss (PML), Rx,Tx</p></entry><entry><p>Increase max length to 47mm (18.5")</p></entry><entry><p>08/19/24 08:57 PM</p></entry></row><row><entry><p>0.5.1</p></entry><entry><p>Low Speed I/O - SPI0 Flash - SPI0 Flash 50MHz 4-Load Branch (Device Down) with G3 Wired-OR Topology</p></entry><entry><p>Update R2 and add option 2 for flash device recommendation.</p></entry><entry><p>07/10/25 09:39 AM</p></entry></row><row><entry><p /></entry><entry><p>System Memory - DDR5 - SODIMM 1DPC - Signals - Mainstream, Premium Mid Loss (PML), DQ, CH-1/CH-3, Inner</p></entry><entry><p>Updated SODIMM 1DPC guidelines</p></entry><entry><p>02/12/25 09:07 AM</p></entry></row><row><entry><p /></entry><entry><p>System Memory - DDR5 - SODIMM 1DPC - Signals - Mainstream, Premium Mid Loss (PML), DQ, CH-1/CH-3, Inner</p></entry><entry><p>Updated for NVL-Hx SODIMM 1DPC</p></entry><entry><p>09/24/24 11:44 PM</p></entry></row><row><entry><p /></entry><entry><p>System Memory - LPDDR5/x - CAMM2 x128 Type-3</p></entry><entry><p>Updated Block Diagram</p></entry><entry><p>04/30/25 11:58 AM</p></entry></row><row><entry><p /></entry><entry><p>System Memory - LPDDR5/x - CAMM2 x128 Type-3</p></entry><entry><p>Updated topology naming convention</p></entry><entry><p>02/12/25 08:43 AM</p></entry></row><row><entry><p /></entry><entry><p>System Memory - LPDDR5/x - CAMM2 x128 Type-3</p></entry><entry><p>Updated for NVL-Hx</p></entry><entry><p>09/25/24 06:38 AM</p></entry></row><row><entry><p /></entry><entry><p>Low Speed I/O - I2S - I2S Host Mode: 1-Load (Device Down) Topology</p></entry><entry><p>Removed as covered in main section.</p></entry><entry><p>06/06/25 08:27 AM</p></entry></row><row><entry><p /></entry><entry><p>Low Speed I/O - I2S - I2S Host Mode: 1-Load (Device Down) Topology</p></entry><entry><p>Copy over guideline from NVL-H</p></entry><entry><p>04/25/25 09:37 AM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - eUSB2 - eUSB2 Repeater Post-Channel Type-A Flex or Internal Cable Topology - Mainstream, Premium Mid Loss (PML), Rx,Tx</p></entry><entry><p>Update the length and separate the lengths</p></entry><entry><p>02/14/25 07:32 PM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - eUSB2 - eUSB2 Repeater Post-Channel Type-A Flex or Internal Cable Topology - Mainstream, Premium Mid Loss (PML), Rx,Tx</p></entry><entry><p>Update the length and separate the lengths</p></entry><entry><p>02/14/25 07:32 PM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - eUSB2 - eUSB2 Repeater Post-Channel Type-A Flex or Internal Cable Topology - Mainstream, Premium Mid Loss (PML), Rx,Tx</p></entry><entry><p>Update segment length</p></entry><entry><p>08/22/24 10:12 PM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - eUSB2 - eUSB2 Repeater Post-Channel Type-A Flex or Internal Cable Topology - Mainstream, Premium Mid Loss (PML), Rx,Tx</p></entry><entry><p>Update segment length</p></entry><entry><p>08/22/24 10:12 PM</p></entry></row><row><entry><p /></entry><entry><p>Low Speed I/O - eSPI - [For Internal Validation] eSPI 3-Load Daisy Chain (Device Down and Add-In Card) Topology</p></entry><entry><p>Removed min length notes as covered in segment length section.</p></entry><entry><p>06/04/25 05:52 AM</p></entry></row><row><entry><p /></entry><entry><p>Low Speed I/O - eSPI - [For Internal Validation] eSPI 3-Load Daisy Chain (Device Down and Add-In Card) Topology</p></entry><entry><p>update R3&amp;4</p></entry><entry><p>04/23/25 02:41 AM</p></entry></row><row><entry><p /></entry><entry><p>Low Speed I/O - eSPI - [For Internal Validation] eSPI 3-Load Daisy Chain (Device Down and Add-In Card) Topology</p></entry><entry><p>add R4 for RVP 1p0 design</p></entry><entry><p>04/07/25 07:38 AM</p></entry></row><row><entry><p /></entry><entry><p>Low Speed I/O - eSPI - [For Internal Validation] eSPI 3-Load Daisy Chain (Device Down and Add-In Card) Topology</p></entry><entry><p>R3=180 from 100 based on new BD and Prod ibis</p></entry><entry><p>04/07/25 01:16 AM</p></entry></row><row><entry><p /></entry><entry><p>Low Speed I/O - eSPI - [For Internal Validation] eSPI 3-Load Daisy Chain (Device Down and Add-In Card) Topology</p></entry><entry><p>update notes</p></entry><entry><p>03/17/25 06:27 AM</p></entry></row><row><entry><p /></entry><entry><p>Low Speed I/O - eSPI - [For Internal Validation] eSPI 3-Load Daisy Chain (Device Down and Add-In Card) Topology</p></entry><entry><p>update Notes</p></entry><entry><p>03/17/25 05:36 AM</p></entry></row><row><entry><p /></entry><entry><p>Low Speed I/O - eSPI - [For Internal Validation] eSPI 3-Load Daisy Chain (Device Down and Add-In Card) Topology</p></entry><entry><p>R2 update to zero due to base die update</p></entry><entry><p>03/15/25 05:19 AM</p></entry></row><row><entry><p /></entry><entry><p>Low Speed I/O - eSPI - [For Internal Validation] eSPI 3-Load Daisy Chain (Device Down and Add-In Card) Topology</p></entry><entry><p>update R3</p></entry><entry><p>03/13/25 05:31 AM</p></entry></row><row><entry><p /></entry><entry><p>Low Speed I/O - eSPI - [For Internal Validation] eSPI 3-Load Daisy Chain (Device Down and Add-In Card) Topology</p></entry><entry><p>update R value for different CPU to PCH length, 11.5inch</p></entry><entry><p>02/18/25 04:40 AM</p></entry></row><row><entry><p /></entry><entry><p>Low Speed I/O - eSPI - [For Internal Validation] eSPI 3-Load Daisy Chain (Device Down and Add-In Card) Topology</p></entry><entry><p>update diagram</p></entry><entry><p>01/30/25 08:54 AM</p></entry></row><row><entry><p /></entry><entry><p>Low Speed I/O - eSPI - [For Internal Validation] eSPI 3-Load Daisy Chain (Device Down and Add-In Card) Topology</p></entry><entry><p>update R value</p></entry><entry><p>01/09/25 03:28 AM</p></entry></row><row><entry><p /></entry><entry><p>Low Speed I/O - eSPI - [For Internal Validation] eSPI 3-Load Daisy Chain (Device Down and Add-In Card) Topology</p></entry><entry><p>update notes</p></entry><entry><p>01/09/25 02:45 AM</p></entry></row><row><entry><p /></entry><entry><p>Low Speed I/O - eSPI - [For Internal Validation] eSPI 3-Load Daisy Chain (Device Down and Add-In Card) Topology</p></entry><entry><p>update</p></entry><entry><p>12/06/24 07:17 AM</p></entry></row><row><entry><p /></entry><entry><p>Low Speed I/O - eSPI</p></entry><entry><p>Updated max total length</p></entry><entry><p>05/05/25 01:05 AM</p></entry></row><row><entry><p /></entry><entry><p>Low Speed I/O - eSPI</p></entry><entry><p>update Len </p></entry><entry><p>04/23/25 02:37 AM</p></entry></row><row><entry><p /></entry><entry><p>Low Speed I/O - eSPI</p></entry><entry><p>UPDATE CONTENT IN ORDER TO ARRANGE THE SEQUENCING</p></entry><entry><p>03/13/25 06:10 AM</p></entry></row><row><entry><p /></entry><entry><p>Low Speed I/O - GSPI - GSPI 1-Load (Add-In Card) Topology - Segment Lengths</p></entry><entry><p>Added min length total</p></entry><entry><p>06/04/25 06:59 AM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - eUSB2 - eUSB2 Repeater Post-Channel Type-A Flex or Internal Cable without Daughter Card Topology</p></entry><entry><p>Update topology</p></entry><entry><p>08/22/24 10:24 PM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - TCP TBT5 - TCP AUX With Retimer Topology</p></entry><entry><p>Document moved</p></entry><entry><p>04/16/25 08:01 PM</p></entry></row><row><entry><p /></entry><entry><p>System Memory - LPDDR5/x - CAMM2 x128 Type-3 - Signals - Mainstream, Premium Mid Loss (PML), CA/CS, CH-0/CH-2/CH-4/CH-6, Outer</p></entry><entry><p>Updated for NVL-Hx</p></entry><entry><p>09/25/24 06:40 AM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - eUSB2 - eUSB2 Repeater Post-Channel Type-A Flex or Internal Cable without Daughter Card Topology - Mainstream, Premium Mid Loss (PML), Rx,Tx</p></entry><entry><p>Split cable and update MAX length</p></entry><entry><p>02/14/25 07:42 PM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - eUSB2 - eUSB2 Repeater Post-Channel Type-A Flex or Internal Cable without Daughter Card Topology - Mainstream, Premium Mid Loss (PML), Rx,Tx</p></entry><entry><p>Update segment lengths</p></entry><entry><p>08/22/24 10:30 PM</p></entry></row><row><entry><p /></entry><entry><p>Low Speed I/O - SPI0 Flash - SPI0 Flash 50MHz 2 to 3-Load Branch (Device Down) with G3 Wired-OR Topology - Segment Lengths for Maximum 50MHz</p></entry><entry><p>Updated tline type and M6 segment length notes</p></entry><entry><p>06/05/25 02:06 AM</p></entry></row><row><entry><p /></entry><entry><p>Low Speed I/O - SPI0 Flash - SPI0 Flash 66MHz and 100MHz 2-Load Branch (PCH.IOE to Flash and TPM) MAF Topology - Segment Lengths for Maximum 66MHz</p></entry><entry><p>Update Min length to 50.8mm. Increase max length to 139.7mm.</p></entry><entry><p>05/09/25 02:29 AM</p></entry></row><row><entry><p /></entry><entry><p>Low Speed I/O - HDA - HDA 1-Load (Device Down) Topology</p></entry><entry><p>Updated MRTS TX config</p></entry><entry><p>06/10/25 01:35 AM</p></entry></row><row><entry><p /></entry><entry><p>Low Speed I/O - HDA - HDA 1-Load (Device Down) Topology</p></entry><entry><p>Added MRTS</p></entry><entry><p>06/09/25 04:34 AM</p></entry></row><row><entry><p /></entry><entry><p>System Memory - DDR5 - SODIMM 1DPC - Signals - Mainstream, Premium Mid Loss (PML), RESET, MISC, All</p></entry><entry><p>Updated SODIMM 1DPC guidelines</p></entry><entry><p>02/12/25 09:16 AM</p></entry></row><row><entry><p /></entry><entry><p>System Memory - DDR5 - SODIMM 1DPC - Signals - Mainstream, Premium Mid Loss (PML), RESET, MISC, All</p></entry><entry><p>Update RCOMP spec</p></entry><entry><p>09/04/24 06:13 AM</p></entry></row><row><entry><p /></entry><entry><p>Low Speed I/O - SPI0 Flash - SPI0 Flash 50MHz 4-Load Branch (Device Down) with G3 Wired-OR Topology - Segment Lengths for Maximum 50MHz</p></entry><entry><p>Updated tline type</p></entry><entry><p>06/05/25 02:08 AM</p></entry></row><row><entry><p /></entry><entry><p>System Memory - DDR5 - SODIMM 2DPC Tee ClamShell (B2B) - Signals - Mainstream, Premium Mid Loss (PML), DQS, CH-1/CH-3, Inner</p></entry><entry><p>Segment length updated</p></entry><entry><p>03/13/25 04:54 AM</p></entry></row><row><entry><p /></entry><entry><p>System Memory - DDR5 - SODIMM 2DPC Tee ClamShell (B2B) - Signals - Mainstream, Premium Mid Loss (PML), DQS, CH-1/CH-3, Inner</p></entry><entry><p>Updated for NVL-Hx SODIMM 2DPC</p></entry><entry><p>09/25/24 05:57 AM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - TCP TBT5 - TCP AUX With Retimer Internal Cable Topology</p></entry><entry><p>Document moved</p></entry><entry><p>04/16/25 08:02 PM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - TCP TBT5 - TCP AUX With Retimer Internal Cable Topology</p></entry><entry><p>Document moved</p></entry><entry><p>04/24/24 06:23 PM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - (Validation) UFS4.0 - (Internal Validation) UFS4.0 Gear5 M.2 Topology</p></entry><entry><p>Update notes</p></entry><entry><p>05/06/25 05:07 AM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - (Validation) UFS4.0 - (Internal Validation) UFS4.0 Gear5 M.2 Topology</p></entry><entry><p>Update Diagram</p></entry><entry><p>05/06/25 05:06 AM</p></entry></row><row><entry><p /></entry><entry><p>System Memory - LPDDR5/x - MD x32 Type-4 - Signals - Mainstream, Premium Mid Loss (PML), WCK, CH-0/CH-2/CH-4/CH-6, Outer</p></entry><entry><p>Updated max channel length reduction</p></entry><entry><p>05/02/25 06:04 AM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - eUSB2 - eUSB2 Repeater Post-Channel Type-C Port Topology</p></entry><entry><p>Update Topology</p></entry><entry><p>02/14/25 08:25 PM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - eUSB2 - eUSB2 Repeater Post-Channel Type-C Port Topology</p></entry><entry><p>Updated topology</p></entry><entry><p>08/22/24 08:39 PM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - eUSB2 - eUSB2 Repeater Post-Channel Type-C Port Topology</p></entry><entry><p>Updated topology</p></entry><entry><p>08/22/24 08:39 PM</p></entry></row><row><entry><p /></entry><entry><p>System Memory - DDR5 - SODIMM 2DPC Tee ClamShell (B2B) - Signals - Mainstream, Premium Mid Loss (PML), CA, CH-1/CH-3, Inner</p></entry><entry><p>Segment length updated</p></entry><entry><p>03/13/25 06:00 AM</p></entry></row><row><entry><p /></entry><entry><p>System Memory - DDR5 - SODIMM 2DPC Tee ClamShell (B2B) - Signals - Mainstream, Premium Mid Loss (PML), CA, CH-1/CH-3, Inner</p></entry><entry><p>Updated for NVL-Hx SODIMM 2DPC</p></entry><entry><p>09/25/24 05:39 AM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - PCH PCIe Gen1-4 - (Internal) PCIe Gen4 Add-in Card Topology - Mainstream, Premium Mid Loss (PML), Rx,Tx</p></entry><entry><p>Document moved</p></entry><entry><p>04/24/24 03:57 PM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - eUSB2 - eUSB2 Repeater Post-Channel M.2 Topology</p></entry><entry><p>Update CMC requirement to optional</p></entry><entry><p>04/24/25 12:58 AM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - eUSB2 - eUSB2 Repeater Post-Channel M.2 Topology</p></entry><entry><p>Update topology</p></entry><entry><p>08/22/24 09:27 PM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - eUSB2 - eUSB2 Repeater Post-Channel M.2 Topology</p></entry><entry><p>Update topology</p></entry><entry><p>08/22/24 09:27 PM</p></entry></row><row><entry><p /></entry><entry><p>Electromagnetic Compatibility - HSIO RFI Mitigation</p></entry><entry><p>creating new subsection for eDP RFI mitigation</p></entry><entry><p>09/26/24 06:24 PM</p></entry></row><row><entry><p /></entry><entry><p>Low Speed I/O - I2S - I2S Host Mode: 1-Load (Device Down) Topology - Segment Lengths</p></entry><entry><p>added min length info</p></entry><entry><p>06/06/25 08:30 AM</p></entry></row><row><entry><p>0.5.1</p></entry><entry><p>Low Speed I/O - SPI0 Flash - [For Internal Validation] SPI0 Flash 100MHz 4-Load Branch (Device Down) with G3 Isolation FET Topology</p></entry><entry><p>Update R4 and R5.</p></entry><entry><p>07/07/25 02:14 AM</p></entry></row><row><entry><p /></entry><entry><p>Low Speed I/O - SPI0 Flash - [For Internal Validation] SPI0 Flash 100MHz 4-Load Branch (Device Down) with G3 Isolation FET Topology</p></entry><entry><p>Copy over guideline from NVL-H</p></entry><entry><p>04/25/25 09:35 AM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - TCP DP - TCP DP AUX Retimer MUX With Barlow Ridge Topology - Mainstream, Premium Mid Loss (PML), Tx, Post-Channel</p></entry><entry><p>Document moved</p></entry><entry><p>04/16/25 08:00 PM</p></entry></row><row><entry><p /></entry><entry><p>Low Speed I/O - eSPI - eSPI 1-Load (Device Down) Topology - Segment Lengths</p></entry><entry><p>update M1&amp;M2 length equally</p></entry><entry><p>06/04/25 03:10 AM</p></entry></row><row><entry><p /></entry><entry><p>Low Speed I/O - eSPI - eSPI 1-Load (Device Down) Topology - Segment Lengths</p></entry><entry><p>change M1 &amp; M2 value based on R placement optimization</p></entry><entry><p>03/27/25 11:34 PM</p></entry></row><row><entry><p /></entry><entry><p>Low Speed I/O - eSPI - eSPI 1-Load (Device Down) Topology - Segment Lengths</p></entry><entry><p>update min len</p></entry><entry><p>03/13/25 04:13 AM</p></entry></row><row><entry><p /></entry><entry><p>Low Speed I/O - eSPI - eSPI 1-Load (Device Down) Topology - Segment Lengths</p></entry><entry><p>change R location closer to dev</p></entry><entry><p>01/22/25 03:39 PM</p></entry></row><row><entry><p /></entry><entry><p>Low Speed I/O - eSPI - eSPI 1-Load (Device Down) Topology - Segment Lengths</p></entry><entry><p>update max len</p></entry><entry><p>01/22/25 03:37 PM</p></entry></row><row><entry><p /></entry><entry><p>Low Speed I/O - eSPI - eSPI 1-Load (Device Down) Topology - Segment Lengths</p></entry><entry><p>change segmentation according to latest format</p></entry><entry><p>01/08/25 08:00 PM</p></entry></row><row><entry><p /></entry><entry><p>Low Speed I/O - I2S - I2S Host Mode: 1-Load (Cable and Add-In Card) Topology - Segment Lengths</p></entry><entry><p>added min length info</p></entry><entry><p>06/06/25 08:32 AM</p></entry></row><row><entry><p>0.5.1</p></entry><entry><p>Power Integrity - Memory Device Decoupling - LPCAMM2 E1 Connector - LPCAMM2 E1 Module</p></entry><entry><p>Updated the decoupling solution from 0603 47uf to 0603 PH. </p></entry><entry><p>07/10/25 06:32 PM</p></entry></row><row><entry><p /></entry><entry><p>Power Integrity - Memory Device Decoupling - LPCAMM2 E1 Connector - LPCAMM2 E1 Module</p></entry><entry><p>images updated</p></entry><entry><p>05/02/25 05:24 AM</p></entry></row><row><entry><p /></entry><entry><p>Low Speed I/O - I2S - I2S Device Mode: 1-Load (Add-In Card) Topology</p></entry><entry><p>Removed min length notes</p></entry><entry><p>06/06/25 08:33 AM</p></entry></row><row><entry><p /></entry><entry><p>Low Speed I/O - I2S - I2S Device Mode: 1-Load (Add-In Card) Topology</p></entry><entry><p>Copy over guideline from NVL-H</p></entry><entry><p>04/25/25 09:45 AM</p></entry></row><row><entry><p /></entry><entry><p>Low Speed I/O - SoundWire - SoundWire Small System: 1 to 4-Load Daisy Chain (Device Down) Topology</p></entry><entry><p>Added MRTS</p></entry><entry><p>06/09/25 04:53 AM</p></entry></row><row><entry><p /></entry><entry><p>Power Integrity - Processor Power Rails - Documents - VCCRTC_PROC</p></entry><entry><p>new rail</p></entry><entry><p>03/14/25 05:40 AM</p></entry></row><row><entry><p /></entry><entry><p>Low Speed I/O - SMLink - SMLink Topology - Pull-up and Pull-down Strength - SMLink Standard Mode (100 kHz)</p></entry><entry><p>Updated topology naming</p></entry><entry><p>06/04/25 02:44 AM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - eUSB2 - eUSB2 Repeater Post-Channel Type-C Port with Power Switch BC1.2/ Charger Module/ MUX Topology - Mainstream, Premium Mid Loss (PML), Rx,Tx</p></entry><entry><p>Update Category and Material</p></entry><entry><p>02/14/25 08:47 PM</p></entry></row><row><entry><p /></entry><entry><p>Electromagnetic Compatibility - HSIO RFI Mitigation</p></entry><entry><p>Creating new section for eDP RFI mitigation</p></entry><entry><p>09/26/24 06:24 PM</p></entry></row><row><entry><p /></entry><entry><p>Low Speed I/O - DMIC - DMIC 2-Load Branch Topology</p></entry><entry><p>Added MRTS</p></entry><entry><p>06/09/25 04:29 AM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - (Validation) UFS4.0</p></entry><entry><p>Remove CMC from general guidelines and Update PN matching requirement</p></entry><entry><p>05/06/25 05:09 AM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - CPU USB3.2 Gen1 - USB3.2 Gen1x1 Type-A Internal Cable With Redriver Topology - Mainstream, Premium Mid Loss (PML), Rx,Tx</p></entry><entry><p>Document moved</p></entry><entry><p>04/25/24 06:18 AM</p></entry></row><row><entry><p /></entry><entry><p>Electromagnetic Compatibility - EMC Component Selection - Common Mode Choke Selection</p></entry><entry><p>Included eUSB2.0 CMC recommendations</p></entry><entry><p>04/28/25 09:18 PM</p></entry></row><row><entry><p>0.5.1</p></entry><entry><p>Low Speed I/O - GSPI - GSPI 1-Load (for Touch Panel) Topology</p></entry><entry><p>Updated series resistor value recommendation for this topology</p></entry><entry><p>07/04/25 08:59 AM</p></entry></row><row><entry><p>0.5.1</p></entry><entry><p>Low Speed I/O - GSPI - GSPI 1-Load (for Touch Panel) Topology</p></entry><entry><p>Added resistor placeholder to CLK signal </p></entry><entry><p>06/26/25 08:15 AM</p></entry></row><row><entry><p /></entry><entry><p>Low Speed I/O - GSPI - GSPI 1-Load (for Touch Panel) Topology</p></entry><entry><p>Removed min length notes as covered in segment length section.</p></entry><entry><p>06/04/25 06:55 AM</p></entry></row><row><entry><p /></entry><entry><p>Low Speed I/O - GSPI - GSPI 1-Load (for Touch Panel) Topology</p></entry><entry><p>Updated series resistor R1 value suggestion and added signal MRTS for this topology</p></entry><entry><p>06/04/25 02:15 AM</p></entry></row><row><entry><p /></entry><entry><p>Electromagnetic Compatibility - EMC Component Selection</p></entry><entry><p>Updated the CMC selection table and notes</p></entry><entry><p>09/25/24 08:52 AM</p></entry></row><row><entry><p /></entry><entry><p>Low Speed I/O - HDA - [For Internal Validation] HDA 1-Load (Add-In Card) Topology</p></entry><entry><p>Added MRTS</p></entry><entry><p>06/09/25 04:36 AM</p></entry></row><row><entry><p /></entry><entry><p>Low Speed I/O - HDA - [For Internal Validation] HDA 1-Load (Add-In Card) Topology</p></entry><entry><p>Remove AIC (w/o cable) topology diagram which is not supported. </p></entry><entry><p>06/04/25 01:00 AM</p></entry></row><row><entry><p /></entry><entry><p>Low Speed I/O - HDA - [For Internal Validation] HDA 1-Load (Add-In Card) Topology</p></entry><entry><p>Updated R1 notes and change to internal only</p></entry><entry><p>05/05/25 04:35 AM</p></entry></row><row><entry><p /></entry><entry><p>Low Speed I/O - HDA - [For Internal Validation] HDA 1-Load (Add-In Card) Topology</p></entry><entry><p>Update R1 to 10ohm</p></entry><entry><p>03/19/25 08:41 AM</p></entry></row><row><entry><p /></entry><entry><p>Low Speed I/O - HDA - [For Internal Validation] HDA 1-Load (Add-In Card) Topology</p></entry><entry><p>update</p></entry><entry><p>12/05/24 02:15 PM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - (Internal) eUSB2V2 - eUSB2V2 Native Camera Topology Up to 4.8Gbps - Mainstream, Premium Mid Loss (PML), Rx,Tx</p></entry><entry><p>Added eUSB2V2 internal guideline for 4.8Gbps</p></entry><entry><p>03/14/25 02:08 PM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - (Internal) eUSB2V2 - eUSB2V2 Native Camera Topology Up to 4.8Gbps - Mainstream, Premium Mid Loss (PML), Rx,Tx</p></entry><entry><p>Added eUSB2V2 internal guideline for 4.8Gbps</p></entry><entry><p>03/14/25 02:08 PM</p></entry></row><row><entry><p /></entry><entry><p>Low Speed I/O - SMLink - SMLink Topology - Pull-up and Pull-down Strength - SMLink Fast Mode (400 kHz)</p></entry><entry><p>Updated topology naming</p></entry><entry><p>06/04/25 02:44 AM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - eUSB2 - eUSB2 Repeater Post-Channel M.2 Topology - Mainstream, Premium Mid Loss (PML), Rx,Tx</p></entry><entry><p>Update segment length</p></entry><entry><p>08/22/24 09:31 PM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - (Internal) eUSB2V2 - eUSB2V2 Native Camera Topology Up to 4.8Gbps</p></entry><entry><p>Updates notes and speed</p></entry><entry><p>03/14/25 02:18 PM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - (Internal) eUSB2V2 - eUSB2V2 Native Camera Topology Up to 4.8Gbps</p></entry><entry><p>Updates notes and speed</p></entry><entry><p>03/14/25 02:18 PM</p></entry></row><row><entry><p /></entry><entry><p>Low Speed I/O - ISH-SPI - [For Internal Validation] ISH-SPI 1-Load (Add-In Card with Cable) Topology</p></entry><entry><p>Renamed topology naming and diagram naming, Added description details and updated R1 and R2 notes. Removed min length notes as covered in segment length section.</p></entry><entry><p>06/04/25 04:23 AM</p></entry></row><row><entry><p /></entry><entry><p>Low Speed I/O - ISH-SPI - [For Internal Validation] ISH-SPI 1-Load (Add-In Card with Cable) Topology</p></entry><entry><p>update cable characteristic to make it as generic reference</p></entry><entry><p>04/25/25 10:07 AM</p></entry></row><row><entry><p /></entry><entry><p>Low Speed I/O - ISH-SPI - [For Internal Validation] ISH-SPI 1-Load (Add-In Card with Cable) Topology</p></entry><entry><p>new topology with cable as following UPH</p></entry><entry><p>02/04/25 12:41 PM</p></entry></row><row><entry><p /></entry><entry><p>System Memory - DDR5 - SODIMM 1DPC - Signals - Mainstream, Premium Mid Loss (PML), DQS, CH-0/CH-2, Outer</p></entry><entry><p>Updated SODIMM 1DPC guidelines</p></entry><entry><p>02/12/25 09:10 AM</p></entry></row><row><entry><p /></entry><entry><p>System Memory - DDR5 - SODIMM 1DPC - Signals - Mainstream, Premium Mid Loss (PML), DQS, CH-0/CH-2, Outer</p></entry><entry><p>Updated for NVL-Hx SODIMM 1DPC</p></entry><entry><p>09/24/24 11:54 PM</p></entry></row><row><entry><p>0.5.1</p></entry><entry><p>High Speed I/O - CPU PCIe Gen4 - (Internal) PCIe Gen4 Add-in Card Topology</p></entry><entry><p>Update AIC to include total length matching requirements</p></entry><entry><p>06/17/25 01:11 AM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - TCP TBT5 - TCP AUX With Retimer Internal Cable Topology - Mainstream, Premium Mid Loss (PML), Rx,Tx, Pre-Channel</p></entry><entry><p>Document moved</p></entry><entry><p>04/16/25 08:02 PM</p></entry></row><row><entry><p /></entry><entry><p>System Memory - DDR5 - SODIMM 2DPC Tee ClamShell (B2B) - Signals - Mainstream, Premium Mid Loss (PML), CS, CH-1/CH-3, Inner</p></entry><entry><p>Segment length updated</p></entry><entry><p>03/13/25 06:07 AM</p></entry></row><row><entry><p /></entry><entry><p>System Memory - DDR5 - SODIMM 2DPC Tee ClamShell (B2B) - Signals - Mainstream, Premium Mid Loss (PML), CS, CH-1/CH-3, Inner</p></entry><entry><p>Updated for NVL-Hx SODIMM 2DPC</p></entry><entry><p>09/25/24 05:46 AM</p></entry></row><row><entry><p /></entry><entry><p>System Memory - LPDDR5/x - MD x32 Type-4 - Signals - Mainstream, Premium Mid Loss (PML), WCK, CH-1/CH-3/CH-5/CH-7, Inner</p></entry><entry><p>Updated max channel length reduction</p></entry><entry><p>05/02/25 06:05 AM</p></entry></row><row><entry><p /></entry><entry><p>Low Speed I/O - I2C - I2C Topology</p></entry><entry><p>Removed PMC_I2C_SDA, PMC_I2C_SCL, in signal netname</p></entry><entry><p>06/04/25 02:59 AM</p></entry></row><row><entry><p /></entry><entry><p>Low Speed I/O - I2C - I2C Topology</p></entry><entry><p>Updated signal netname and extended length support notes</p></entry><entry><p>06/03/25 05:57 AM</p></entry></row><row><entry><p>0.5.1</p></entry><entry><p>Low Speed I/O - SPI0 Flash - SPI0 Flash 50MHz 2 to 5-Load Branch (Device Down) with G3 Flash Sharing Topology</p></entry><entry><p>Update Signal list for CS.</p></entry><entry><p>07/17/25 07:22 AM</p></entry></row><row><entry><p>0.5.1</p></entry><entry><p>Low Speed I/O - SPI0 Flash - SPI0 Flash 50MHz 2 to 5-Load Branch (Device Down) with G3 Flash Sharing Topology</p></entry><entry><p>Add Option 2 flash device recommendation and corrected R2 value</p></entry><entry><p>07/10/25 09:20 AM</p></entry></row><row><entry><p>0.5.1</p></entry><entry><p>High Speed I/O - PCH PCIe Gen5 - PCIe Gen5 M.2 Topology</p></entry><entry><p>Update AIC to include total length matching requirements</p></entry><entry><p>06/17/25 01:14 AM</p></entry></row><row><entry><p /></entry><entry><p>Low Speed I/O - GSPI - GSPI 1-Load (Add-In Card) Topology</p></entry><entry><p>Updated R1 and R2 notes, Removed min length notes as covered in segment length section and updated signal netname.</p></entry><entry><p>06/04/25 06:58 AM</p></entry></row><row><entry><p /></entry><entry><p>Low Speed I/O - GSPI - GSPI 1-Load (Add-In Card) Topology</p></entry><entry><p>Updated MRTS for this topology to match the latest updated circuit diagram</p></entry><entry><p>05/19/25 06:36 AM</p></entry></row><row><entry><p /></entry><entry><p>Low Speed I/O - SoundWire - SoundWire Large System: 1-Load (Add-In Card) Topology</p></entry><entry><p>Added MRTS</p></entry><entry><p>06/09/25 04:43 AM</p></entry></row><row><entry><p /></entry><entry><p>Low Speed I/O - SoundWire - SoundWire Large System: 1-Load (Add-In Card) Topology</p></entry><entry><p>Updated port supported and CPU drive strength</p></entry><entry><p>06/04/25 08:50 AM</p></entry></row><row><entry><p /></entry><entry><p>Low Speed I/O - SoundWire - SoundWire Large System: 1-Load (Add-In Card) Topology</p></entry><entry><p>Updated topology diagram</p></entry><entry><p>01/23/25 05:45 AM</p></entry></row><row><entry><p /></entry><entry><p>Low Speed I/O - DMIC - DMIC 2-Load Daisy Topology</p></entry><entry><p>Added MRTS</p></entry><entry><p>06/09/25 04:31 AM</p></entry></row><row><entry><p /></entry><entry><p>Low Speed I/O - DMIC - DMIC 2-Load Daisy Topology</p></entry><entry><p>Updated topology diagram, CPU buffer notes, max via count and signal netname</p></entry><entry><p>03/17/25 03:28 AM</p></entry></row><row><entry><p /></entry><entry><p>Low Speed I/O - SUSCLK - SUSCLK 1-Load (Device Down) Topology</p></entry><entry><p>Added signal netname list</p></entry><entry><p>05/21/25 06:02 AM</p></entry></row><row><entry><p /></entry><entry><p>Low Speed I/O - SUSCLK - SUSCLK 1-Load (Device Down) Topology</p></entry><entry><p>Update topology diagram to include PCH.IOE for device down topology</p></entry><entry><p>05/21/25 02:33 AM</p></entry></row><row><entry><p /></entry><entry><p>System Memory - LPDDR5/x - MD x32 Type-4 - Signals - Mainstream, Premium Mid Loss (PML), RDQS, CH-1/CH-3/CH-5/CH-7, Inner</p></entry><entry><p>Updated max channel length reduction</p></entry><entry><p>05/02/25 06:04 AM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - TCP DP - TCP DP AUX Retimer MUX With Barlow Ridge Topology - Mainstream, Premium Mid Loss (PML), Tx, Pre-Channel 2</p></entry><entry><p>Document moved</p></entry><entry><p>04/16/25 08:00 PM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - eUSB2 - eUSB2 Native Camera Topology - Mainstream, Premium Mid Loss (PML), Rx,Tx</p></entry><entry><p>Update Tline Type for M3</p></entry><entry><p>02/14/25 08:10 PM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - eUSB2 - eUSB2 Native Camera Topology - Mainstream, Premium Mid Loss (PML), Rx,Tx</p></entry><entry><p>Update Tline Type for M3</p></entry><entry><p>02/14/25 08:10 PM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - eUSB2 - eUSB2 Native Camera Topology - Mainstream, Premium Mid Loss (PML), Rx,Tx</p></entry><entry><p>Update Tline Type for M3</p></entry><entry><p>02/14/25 08:10 PM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - eUSB2 - eUSB2 Native Camera Topology - Mainstream, Premium Mid Loss (PML), Rx,Tx</p></entry><entry><p>Update segment lengths</p></entry><entry><p>08/22/24 07:54 PM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - eUSB2 - eUSB2 Native Camera Topology - Mainstream, Premium Mid Loss (PML), Rx,Tx</p></entry><entry><p>Update segment lengths</p></entry><entry><p>08/22/24 07:54 PM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - eUSB2 - eUSB2 Native Camera Topology - Mainstream, Premium Mid Loss (PML), Rx,Tx</p></entry><entry><p>Update segment lengths</p></entry><entry><p>08/22/24 07:54 PM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - eUSB2 - eUSB2 Native Camera Topology - Mainstream, Premium Mid Loss (PML), Rx,Tx</p></entry><entry><p>Increase max length to 762mm (30")</p></entry><entry><p>08/19/24 08:58 PM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - eUSB2 - eUSB2 Native Camera Topology - Mainstream, Premium Mid Loss (PML), Rx,Tx</p></entry><entry><p>Increase max length to 762mm (30")</p></entry><entry><p>08/19/24 08:58 PM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - eUSB2 - eUSB2 Native Camera Topology - Mainstream, Premium Mid Loss (PML), Rx,Tx</p></entry><entry><p>Increase max length to 762mm (30")</p></entry><entry><p>08/19/24 08:58 PM</p></entry></row><row><entry><p /></entry><entry><p>Electromagnetic Compatibility - EMC Component Selection - System Efficient ESD Design (SEED)</p></entry><entry><p>Updated SEED section</p></entry><entry><p>09/25/24 09:23 AM</p></entry></row><row><entry><p /></entry><entry><p>System Memory - LPDDR5/x - MD x32 Type-4 - Signals - Mainstream, Premium Mid Loss (PML), RDQS, CH-0/CH-2/CH-4/CH-6, Outer</p></entry><entry><p>Updated max channel length reduction</p></entry><entry><p>05/02/25 06:04 AM</p></entry></row><row><entry><p /></entry><entry><p>Low Speed I/O - eSPI - [For Internal Validation] eSPI 3-Load Daisy Chain (Device Down and Add-In Card) Topology - Segment Lengths</p></entry><entry><p>Updated min length notes and max length total</p></entry><entry><p>05/05/25 01:36 AM</p></entry></row><row><entry><p /></entry><entry><p>Low Speed I/O - eSPI - [For Internal Validation] eSPI 3-Load Daisy Chain (Device Down and Add-In Card) Topology - Segment Lengths</p></entry><entry><p>update segmentation len according to RVP actual length</p></entry><entry><p>04/23/25 02:48 AM</p></entry></row><row><entry><p /></entry><entry><p>Low Speed I/O - eSPI - [For Internal Validation] eSPI 3-Load Daisy Chain (Device Down and Add-In Card) Topology - Segment Lengths</p></entry><entry><p>add R4 for RVP 1p0 design</p></entry><entry><p>04/07/25 07:46 AM</p></entry></row><row><entry><p /></entry><entry><p>Low Speed I/O - eSPI - [For Internal Validation] eSPI 3-Load Daisy Chain (Device Down and Add-In Card) Topology - Segment Lengths</p></entry><entry><p>update mostly len value</p></entry><entry><p>03/13/25 05:56 AM</p></entry></row><row><entry><p /></entry><entry><p>Low Speed I/O - eSPI - [For Internal Validation] eSPI 3-Load Daisy Chain (Device Down and Add-In Card) Topology - Segment Lengths</p></entry><entry><p>update segmentation according to latest RVP request</p></entry><entry><p>02/18/25 04:54 AM</p></entry></row><row><entry><p /></entry><entry><p>Low Speed I/O - eSPI - [For Internal Validation] eSPI 3-Load Daisy Chain (Device Down and Add-In Card) Topology - Segment Lengths</p></entry><entry><p>update segmentation</p></entry><entry><p>01/30/25 09:02 AM</p></entry></row><row><entry><p /></entry><entry><p>Low Speed I/O - eSPI - [For Internal Validation] eSPI 3-Load Daisy Chain (Device Down and Add-In Card) Topology - Segment Lengths</p></entry><entry><p>update with recent sims data and notes</p></entry><entry><p>01/09/25 02:38 AM</p></entry></row><row><entry><p /></entry><entry><p>Low Speed I/O - eSPI - [For Internal Validation] eSPI 3-Load Daisy Chain (Device Down and Add-In Card) Topology - Segment Lengths</p></entry><entry><p>UPDATE</p></entry><entry><p>12/06/24 07:35 AM</p></entry></row><row><entry><p /></entry><entry><p>PCB Stack-up - Type-3, 0.9mm, 10L, Mainstream, Premium Mid Loss (PML), For DDR5 SODIMM and LPDDR5/x CAMM2</p></entry><entry><p>Updated T3 stackup with DSL routing assigned to layers 5, 6</p></entry><entry><p>09/27/24 11:33 PM</p></entry></row><row><entry><p /></entry><entry><p>Power Integrity - PCH Power Rails - Documents - VCCPRIM_CORE_0P85</p></entry><entry><p>Updated the power rail for NVL PCH</p></entry><entry><p>11/21/24 12:41 AM</p></entry></row><row><entry><p /></entry><entry><p>Low Speed I/O - eSPI - [For Internal Validation] eSPI 2-Load Daisy Chain (Device Down and Add-In Card) Topology</p></entry><entry><p>Removed min length notes as covered in segment length section.</p></entry><entry><p>06/04/25 05:42 AM</p></entry></row><row><entry><p /></entry><entry><p>Low Speed I/O - eSPI - [For Internal Validation] eSPI 2-Load Daisy Chain (Device Down and Add-In Card) Topology</p></entry><entry><p>update R3=100</p></entry><entry><p>04/23/25 02:38 AM</p></entry></row><row><entry><p /></entry><entry><p>Low Speed I/O - eSPI - [For Internal Validation] eSPI 2-Load Daisy Chain (Device Down and Add-In Card) Topology</p></entry><entry><p>change R3 to 180ohm from 100ohm</p></entry><entry><p>04/07/25 07:54 AM</p></entry></row><row><entry><p /></entry><entry><p>Low Speed I/O - eSPI - [For Internal Validation] eSPI 2-Load Daisy Chain (Device Down and Add-In Card) Topology</p></entry><entry><p>ADD R4 FOR RVP 1P0 DESIGN</p></entry><entry><p>04/07/25 07:36 AM</p></entry></row><row><entry><p /></entry><entry><p>Low Speed I/O - eSPI - [For Internal Validation] eSPI 2-Load Daisy Chain (Device Down and Add-In Card) Topology</p></entry><entry><p>R3 from 100 to 160 from new sim using updated BD and ibis prod model</p></entry><entry><p>04/07/25 01:15 AM</p></entry></row><row><entry><p /></entry><entry><p>Low Speed I/O - eSPI - [For Internal Validation] eSPI 2-Load Daisy Chain (Device Down and Add-In Card) Topology</p></entry><entry><p>update diagram</p></entry><entry><p>03/17/25 05:31 AM</p></entry></row><row><entry><p /></entry><entry><p>Low Speed I/O - eSPI - [For Internal Validation] eSPI 2-Load Daisy Chain (Device Down and Add-In Card) Topology</p></entry><entry><p>R3 change to 100, to support 33MHz device</p></entry><entry><p>03/14/25 08:11 AM</p></entry></row><row><entry><p /></entry><entry><p>Low Speed I/O - eSPI - [For Internal Validation] eSPI 2-Load Daisy Chain (Device Down and Add-In Card) Topology</p></entry><entry><p>update R3 from 100 to 300ohm</p></entry><entry><p>03/13/25 05:08 AM</p></entry></row><row><entry><p /></entry><entry><p>Low Speed I/O - eSPI - [For Internal Validation] eSPI 2-Load Daisy Chain (Device Down and Add-In Card) Topology</p></entry><entry><p>update diagram into latest format and notes, R value update</p></entry><entry><p>01/08/25 08:31 PM</p></entry></row><row><entry><p /></entry><entry><p>Low Speed I/O - eSPI - [For Internal Validation] eSPI 2-Load Daisy Chain (Device Down and Add-In Card) Topology</p></entry><entry><p>update</p></entry><entry><p>11/29/24 12:44 AM</p></entry></row><row><entry><p>0.5.1</p></entry><entry><p>High Speed I/O - CPU PCIe Gen4 - PCIe Gen4 M.2 Topology</p></entry><entry><p>Update AIC to include total length matching requirements</p></entry><entry><p>06/17/25 01:12 AM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - CPU USB3.2 Gen1 - USB3.2 Gen1x1 Type-A Internal Cable With Redriver Topology</p></entry><entry><p>Document moved</p></entry><entry><p>04/25/24 06:18 AM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - PCH PCIe Gen5 - PCIe Gen5 Device Down Topology - Mainstream, Premium Mid Loss (PML), Rx,Tx</p></entry><entry><p>Changed max reach length to 203mm</p></entry><entry><p>08/27/25 05:44 PM</p></entry></row><row><entry><p /></entry><entry><p>System Memory - DDR5 - SODIMM 2DPC Tee ClamShell (B2B) - Signals - Mainstream, Premium Mid Loss (PML), DQ, CH-0/CH-2, Outer</p></entry><entry><p>Updated Tline segment lengths</p></entry><entry><p>03/13/25 04:00 AM</p></entry></row><row><entry><p /></entry><entry><p>System Memory - DDR5 - SODIMM 2DPC Tee ClamShell (B2B) - Signals - Mainstream, Premium Mid Loss (PML), DQ, CH-0/CH-2, Outer</p></entry><entry><p>Updated for NVL-Hx SODIMM 2DPC</p></entry><entry><p>09/25/24 05:54 AM</p></entry></row><row><entry><p /></entry><entry><p>Low Speed I/O - ISH-SPI - ISH-SPI 1-Load (Add-In Card) Topology</p></entry><entry><p>Removed min length notes as it is covered in segment length section. Corrected typo on signal netname for R1 and R2 notes.</p></entry><entry><p>06/04/25 04:15 AM</p></entry></row><row><entry><p /></entry><entry><p>Low Speed I/O - ISH-SPI - ISH-SPI 1-Load (Add-In Card) Topology</p></entry><entry><p>update diagram to latest topology</p></entry><entry><p>01/22/25 04:24 PM</p></entry></row><row><entry><p /></entry><entry><p>Low Speed I/O - ISH-SPI - ISH-SPI 1-Load (Add-In Card) Topology</p></entry><entry><p>update contents</p></entry><entry><p>01/22/25 04:20 PM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - PCH PCIe Gen1-4 - PCIe Gen4 Device Down Topology - Mainstream, Premium Mid Loss (PML), Rx,Tx</p></entry><entry><p>Document moved</p></entry><entry><p>04/24/24 03:58 PM</p></entry></row><row><entry><p /></entry><entry><p>System Memory - DDR5 - SODIMM 2DPC Tee ClamShell (B2B)</p></entry><entry><p>Updated MRTS</p></entry><entry><p>03/14/25 05:19 AM</p></entry></row><row><entry><p /></entry><entry><p>System Memory - DDR5 - SODIMM 2DPC Tee ClamShell (B2B)</p></entry><entry><p>max via count updated</p></entry><entry><p>03/14/25 04:23 AM</p></entry></row><row><entry><p /></entry><entry><p>System Memory - DDR5 - SODIMM 2DPC Tee ClamShell (B2B)</p></entry><entry><p>Updated the topology diagram</p></entry><entry><p>03/13/25 03:17 PM</p></entry></row><row><entry><p /></entry><entry><p>System Memory - DDR5 - SODIMM 2DPC Tee ClamShell (B2B)</p></entry><entry><p>Topology Diagram Updated</p></entry><entry><p>03/13/25 09:48 AM</p></entry></row><row><entry><p /></entry><entry><p>System Memory - DDR5 - SODIMM 2DPC Tee ClamShell (B2B)</p></entry><entry><p>Updated topology naming convention</p></entry><entry><p>02/12/25 08:42 AM</p></entry></row><row><entry><p /></entry><entry><p>System Memory - DDR5 - SODIMM 2DPC Tee ClamShell (B2B)</p></entry><entry><p>Updated for NVL-Hx SODIMM 2DPC</p></entry><entry><p>09/25/24 05:20 AM</p></entry></row><row><entry><p /></entry><entry><p>Low Speed I/O - THC-SPI - THC-SPI 1-Load (for Touch Panel) Topology</p></entry><entry><p>Updated R1 notes and signal netnames</p></entry><entry><p>06/04/25 04:02 AM</p></entry></row><row><entry><p /></entry><entry><p>Low Speed I/O - THC-SPI - THC-SPI 1-Load (for Touch Panel) Topology</p></entry><entry><p>update TS from 250 to 125 for freq42.67MHz</p></entry><entry><p>01/22/25 01:46 AM</p></entry></row><row><entry><p /></entry><entry><p>Low Speed I/O - THC-SPI - THC-SPI 1-Load (for Touch Panel) Topology</p></entry><entry><p>update notes and diagram</p></entry><entry><p>01/09/25 08:10 AM</p></entry></row><row><entry><p /></entry><entry><p>Low Speed I/O - eSPI - eSPI 1-Load (Device Down) Topology</p></entry><entry><p>R changed to 30ohm for new BD value</p></entry><entry><p>03/15/25 02:38 AM</p></entry></row><row><entry><p /></entry><entry><p>Low Speed I/O - eSPI - eSPI 1-Load (Device Down) Topology</p></entry><entry><p>R from 47 to 33 ohm</p></entry><entry><p>03/14/25 08:09 AM</p></entry></row><row><entry><p /></entry><entry><p>Low Speed I/O - eSPI - eSPI 1-Load (Device Down) Topology</p></entry><entry><p>change R value according to latest sim, 8.5inch</p></entry><entry><p>01/22/25 03:42 PM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - Differential Clock (Gen5 support) - CLK PCIe Gen5 Device Down Clock Topology - Mainstream, Premium Mid Loss (PML), Tx</p></entry><entry><p>Minimum length required for all PCIe clocks has been updated.</p></entry><entry><p>02/14/25 07:42 PM</p></entry></row><row><entry><p>0.5.1</p></entry><entry><p>High Speed I/O - CPU PCIe Gen5 - PCIe Gen5 M.2 Topology</p></entry><entry><p>Update AIC to include total length matching requirements</p></entry><entry><p>06/17/25 01:17 AM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - PCH PCIe Gen1-4 - PCIe Gen4 M.2 Topology - Mainstream, Premium Mid Loss (PML), Rx,Tx</p></entry><entry><p>Document moved</p></entry><entry><p>04/24/24 03:59 PM</p></entry></row><row><entry><p /></entry><entry><p>Low Speed I/O - RTC - RTC (Real Time Clock) Topology</p></entry><entry><p>RTC Diagram</p></entry><entry><p>05/30/25 03:47 AM</p></entry></row><row><entry><p /></entry><entry><p>Electromagnetic Compatibility - On-Board Shielding</p></entry><entry><p>Adding On-Board Shielding section in EMC Guidelines</p></entry><entry><p>09/24/24 09:14 PM</p></entry></row><row><entry><p /></entry><entry><p>Low Speed I/O - SVID - SVID 2-Load (Device Down) Topology</p></entry><entry><p>Added Resistor Placement Recommendation (Rpu1, R1, Rpu2, R2) notes</p></entry><entry><p>06/04/25 05:57 AM</p></entry></row><row><entry><p /></entry><entry><p>System Memory - LPDDR5/x</p></entry><entry><p>Updated for NVL-Hx</p></entry><entry><p>09/25/24 06:21 AM</p></entry></row><row><entry><p /></entry><entry><p>Low Speed I/O - ISH-SPI - [For Internal Validation] ISH-SPI 1-Load (Add-In Card with Cable) Topology - Segment Lengths</p></entry><entry><p>Updated max length total notes</p></entry><entry><p>06/04/25 04:27 AM</p></entry></row><row><entry><p /></entry><entry><p>Low Speed I/O - ISH-SPI - [For Internal Validation] ISH-SPI 1-Load (Add-In Card with Cable) Topology - Segment Lengths</p></entry><entry><p>update M2 length to 11.5inch instead of 8.5inch</p></entry><entry><p>06/03/25 08:37 AM</p></entry></row><row><entry><p /></entry><entry><p>Low Speed I/O - ISH-SPI - [For Internal Validation] ISH-SPI 1-Load (Add-In Card with Cable) Topology - Segment Lengths</p></entry><entry><p>update max len</p></entry><entry><p>03/13/25 08:38 PM</p></entry></row><row><entry><p /></entry><entry><p>Low Speed I/O - ISH-SPI - [For Internal Validation] ISH-SPI 1-Load (Add-In Card with Cable) Topology - Segment Lengths</p></entry><entry><p>update segment</p></entry><entry><p>02/04/25 12:44 PM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - eUSB2 - eUSB2 Repeater Post-Channel Type-A Topology</p></entry><entry><p>Updates for eUSB2 external topology</p></entry><entry><p>02/14/25 03:33 AM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - eUSB2 - eUSB2 Repeater Post-Channel Type-A Topology</p></entry><entry><p>Update topology</p></entry><entry><p>08/22/24 08:26 PM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - eUSB2 - eUSB2 Repeater Post-Channel Type-A Topology</p></entry><entry><p>Update topology</p></entry><entry><p>08/22/24 08:26 PM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - eUSB2 - eUSB2 Repeater Post-Channel Type-A Topology</p></entry><entry><p>Make topology internal only</p></entry><entry><p>08/22/24 05:29 PM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - eUSB2 - eUSB2 Repeater Post-Channel Type-A Topology</p></entry><entry><p>Make topology internal only</p></entry><entry><p>08/22/24 05:29 PM</p></entry></row><row><entry><p /></entry><entry><p>System Memory - LPDDR5/x - MD x32 Type-4</p></entry><entry><p>Updated topology naming convention</p></entry><entry><p>02/12/25 08:44 AM</p></entry></row><row><entry><p /></entry><entry><p>System Memory - LPDDR5/x - MD x32 Type-4</p></entry><entry><p>Updated for NVL-Hx</p></entry><entry><p>09/25/24 06:31 AM</p></entry></row><row><entry><p /></entry><entry><p>System Memory - LPDDR5/x - MD x32 Type-4 - Signals - Mainstream, Premium Mid Loss (PML), CA/CS, CH-1/CH-3/CH-5/CH-7, Inner</p></entry><entry><p>Updated max channel length reduction</p></entry><entry><p>05/02/25 06:02 AM</p></entry></row><row><entry><p /></entry><entry><p>System Memory - LPDDR5/x - MD x32 Type-4 - Signals - Mainstream, Premium Mid Loss (PML), CA/CS, CH-1/CH-3/CH-5/CH-7, Inner</p></entry><entry><p>Updated for NVL-Hx</p></entry><entry><p>09/25/24 06:33 AM</p></entry></row><row><entry><p /></entry><entry><p>System Memory - DDR5 - SODIMM 1DPC - Signals - Mainstream, Premium Mid Loss (PML), CLK, CH-1/CH-3, Inner</p></entry><entry><p>Updated SODIMM 1DPC guidelines</p></entry><entry><p>02/12/25 09:03 AM</p></entry></row><row><entry><p /></entry><entry><p>System Memory - DDR5 - SODIMM 1DPC - Signals - Mainstream, Premium Mid Loss (PML), CLK, CH-1/CH-3, Inner</p></entry><entry><p>Updated for NVL-Hx SODIMM 1DPC</p></entry><entry><p>09/24/24 11:35 PM</p></entry></row><row><entry><p /></entry><entry><p>Low Speed I/O - eSPI - eSPI 2-Load Daisy Chain (Device Down) Topology</p></entry><entry><p>Removed min length notes as covered in segment length section.</p></entry><entry><p>06/04/25 05:39 AM</p></entry></row><row><entry><p>0.5.1</p></entry><entry><p>High Speed I/O - PCH PCIe Gen5 - (Internal) PCIe Gen5 M.2 Topology (Operating at Gen4 Data Rate)</p></entry><entry><p>Update AIC to include total length matching requirements</p></entry><entry><p>06/17/25 01:15 AM</p></entry></row><row><entry><p /></entry><entry><p>Low Speed I/O - UART - UART0/ UART1 1-Load (Device Down) Topology</p></entry><entry><p>Removed CNV_MFUART2_RXD, CNV_MFUART2_TXD in signal netname</p></entry><entry><p>06/04/25 03:22 AM</p></entry></row><row><entry><p /></entry><entry><p>Low Speed I/O - UART - UART0/ UART1 1-Load (Device Down) Topology</p></entry><entry><p>Updated signal netname</p></entry><entry><p>06/03/25 05:08 AM</p></entry></row><row><entry><p /></entry><entry><p>Low Speed I/O - SUSCLK - SUSCLK 2-Load (Device Down and Add-In Card) Topology</p></entry><entry><p>Added signal netname</p></entry><entry><p>05/21/25 06:04 AM</p></entry></row><row><entry><p /></entry><entry><p>Low Speed I/O - SUSCLK - SUSCLK 2-Load (Device Down and Add-In Card) Topology</p></entry><entry><p>Update diagram to include PCH.IOE for device down. </p></entry><entry><p>05/21/25 02:37 AM</p></entry></row><row><entry><p /></entry><entry><p>System Memory - DDR5 - SODIMM 2DPC Tee ClamShell (B2B) - Signals - Mainstream, Premium Mid Loss (PML), CLK, CH-1/CH-3, Inner</p></entry><entry><p>Segment length updated</p></entry><entry><p>03/13/25 06:32 AM</p></entry></row><row><entry><p /></entry><entry><p>System Memory - DDR5 - SODIMM 2DPC Tee ClamShell (B2B) - Signals - Mainstream, Premium Mid Loss (PML), CLK, CH-1/CH-3, Inner</p></entry><entry><p>Updated for NVL-Hx SODIMM 2DPC</p></entry><entry><p>09/25/24 05:42 AM</p></entry></row><row><entry><p /></entry><entry><p>Low Speed I/O - I2S - I2S Device Mode: 1-Load (Device Down) Topology</p></entry><entry><p>Removed min length notes</p></entry><entry><p>06/06/25 08:32 AM</p></entry></row><row><entry><p /></entry><entry><p>Low Speed I/O - I2S - I2S Device Mode: 1-Load (Device Down) Topology</p></entry><entry><p>Copy over guideline from NVL-H</p></entry><entry><p>04/25/25 09:43 AM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - PCH PCIe Gen1-4 - PCIe Gen1 M.2 Topology</p></entry><entry><p>Delete SATA requirements</p></entry><entry><p>04/24/25 06:06 AM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - PCH PCIe Gen1-4 - PCIe Gen1 M.2 Topology</p></entry><entry><p>Delete "SATA"</p></entry><entry><p>04/24/25 05:38 AM</p></entry></row><row><entry><p /></entry><entry><p>System Memory - LPDDR5/x - MD x32 Type-4 - Signals - Mainstream, Premium Mid Loss (PML), CA/CS, CH-0/CH-2/CH-4/CH-6, Outer</p></entry><entry><p>Updated max channel length reduction</p></entry><entry><p>05/02/25 06:02 AM</p></entry></row><row><entry><p /></entry><entry><p>System Memory - LPDDR5/x - MD x32 Type-4 - Signals - Mainstream, Premium Mid Loss (PML), CA/CS, CH-0/CH-2/CH-4/CH-6, Outer</p></entry><entry><p>Updated for NVL-Hx</p></entry><entry><p>09/25/24 06:32 AM</p></entry></row><row><entry><p /></entry><entry><p>System Memory - LPDDR5/x - CAMM2 x128 Type-3 - Signals - Mainstream, Premium Mid Loss (PML), DBI/DQ, CH-1/CH-3/CH-5/CH-7, Inner</p></entry><entry><p>Added DBI guidelines</p></entry><entry><p>06/03/25 10:12 PM</p></entry></row><row><entry><p>0.5.1</p></entry><entry><p>High Speed I/O - CPU PCIe Gen5 - PCIe Gen5 M.2 Topology (Operating at Gen4 Data Rate)</p></entry><entry><p>Update AIC to include total length matching requirements</p></entry><entry><p>06/17/25 01:18 AM</p></entry></row><row><entry><p /></entry><entry><p>System Memory - DDR5 - SODIMM 1DPC</p></entry><entry><p>Updated MRTS for CLK with BO3 segment</p></entry><entry><p>04/22/25 05:40 AM</p></entry></row><row><entry><p /></entry><entry><p>System Memory - DDR5 - SODIMM 1DPC</p></entry><entry><p>Updated Block Diagram with BO3 section for CLK</p></entry><entry><p>04/22/25 05:33 AM</p></entry></row><row><entry><p /></entry><entry><p>System Memory - DDR5 - SODIMM 1DPC</p></entry><entry><p>Updated SODIMM 1DPC guidelines</p></entry><entry><p>02/12/25 08:37 AM</p></entry></row><row><entry><p /></entry><entry><p>System Memory - DDR5 - SODIMM 1DPC</p></entry><entry><p>Add L/M notes for SODIMM top/bottom pins</p></entry><entry><p>09/24/24 11:25 PM</p></entry></row><row><entry><p /></entry><entry><p>System Memory - DDR5 - SODIMM 1DPC</p></entry><entry><p>Updated for NVL-Hx iPDG Rev0.2</p></entry><entry><p>09/24/24 09:30 PM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - (Validation) UFS4.0 - (Internal Validation) UFS4.0 Gear5 M.2 Topology - Mainstream, Premium Mid Loss (PML), Rx,Tx</p></entry><entry><p>remove m3</p></entry><entry><p>05/28/25 06:55 AM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - (Validation) UFS4.0 - (Internal Validation) UFS4.0 Gear5 M.2 Topology - Mainstream, Premium Mid Loss (PML), Rx,Tx</p></entry><entry><p>add solution space</p></entry><entry><p>03/19/25 02:04 AM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - (Validation) UFS4.0 - (Internal Validation) UFS4.0 Gear5 M.2 Topology - Mainstream, Premium Mid Loss (PML), Rx,Tx</p></entry><entry><p>Update length</p></entry><entry><p>01/17/25 09:41 AM</p></entry></row><row><entry><p /></entry><entry><p>Low Speed I/O - I3C - [Internal validation only] I3C 1-Load 10MHz (Cable and Add-In Card) Topology</p></entry><entry><p>Added MRTS</p></entry><entry><p>06/09/25 04:42 AM</p></entry></row><row><entry><p /></entry><entry><p>Low Speed I/O - I3C - [Internal validation only] I3C 1-Load 10MHz (Cable and Add-In Card) Topology</p></entry><entry><p>Updated signal netname</p></entry><entry><p>06/04/25 08:44 AM</p></entry></row><row><entry><p /></entry><entry><p>Low Speed I/O - I3C - [Internal validation only] I3C 1-Load 10MHz (Cable and Add-In Card) Topology</p></entry><entry><p>Added internal validation topology</p></entry><entry><p>02/13/25 08:38 AM</p></entry></row><row><entry><p /></entry><entry><p>Low Speed I/O - CLINK - CLINK 1-Load (Add-In Card) Topology</p></entry><entry><p>update TS=250 instead of 125</p></entry><entry><p>04/23/25 01:53 PM</p></entry></row><row><entry><p /></entry><entry><p>System Memory - DDR5 - SODIMM 1DPC - Signals - Mainstream, Premium Mid Loss (PML), CLK, CH-0/CH-2, Outer</p></entry><entry><p>Updated SODIMM 1DPC guidelines</p></entry><entry><p>02/12/25 09:01 AM</p></entry></row><row><entry><p /></entry><entry><p>System Memory - DDR5 - SODIMM 1DPC - Signals - Mainstream, Premium Mid Loss (PML), CLK, CH-0/CH-2, Outer</p></entry><entry><p>Updated for NVL-Hx SODIMM 1DPC</p></entry><entry><p>09/24/24 11:36 PM</p></entry></row><row><entry><p /></entry><entry><p>Electromagnetic Compatibility - EMC Component Selection - Other Component Selection - Components for Type-C Interface</p></entry><entry><p>New subsection for other component selection for CMC guidelines</p></entry><entry><p>09/26/24 05:44 PM</p></entry></row><row><entry><p /></entry><entry><p>Low Speed I/O - SMLink - SMLink Topology - Pull-up and Pull-down Strength - SMLink Fast Mode Plus (1 MHz)</p></entry><entry><p>Updated topology naming</p></entry><entry><p>06/04/25 02:44 AM</p></entry></row><row><entry><p /></entry><entry><p>Low Speed I/O - VDD2PWRGOOD</p></entry><entry><p>CHange to VDD2PWRGOOD chapter</p></entry><entry><p>04/23/25 04:44 AM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - PCH PCIe Gen1-4 - PCIe Gen4 Device Down Topology</p></entry><entry><p>Document moved</p></entry><entry><p>04/24/24 03:58 PM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - eUSB2 - eUSB2 Repeater Post-Channel Type-A Topology - Mainstream, Premium Mid Loss (PML), Rx,Tx</p></entry><entry><p>Updated segment lengths</p></entry><entry><p>08/22/24 08:30 PM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - eUSB2 - eUSB2 Repeater Post-Channel Type-A Topology - Mainstream, Premium Mid Loss (PML), Rx,Tx</p></entry><entry><p>Updated segment lengths</p></entry><entry><p>08/22/24 08:30 PM</p></entry></row><row><entry><p /></entry><entry><p>Low Speed I/O - (Validation) UFS Reference Clock - (Validation) UFS Reference Clock Topology</p></entry><entry><p>updated PDG to align with latest changes in NVL-H</p></entry><entry><p>06/04/25 12:50 AM</p></entry></row><row><entry><p /></entry><entry><p>Low Speed I/O - (Validation) UFS Reference Clock - (Validation) UFS Reference Clock Topology</p></entry><entry><p>updated R1 value to 47ohm</p></entry><entry><p>02/24/25 03:24 AM</p></entry></row><row><entry><p>0.5.1</p></entry><entry><p>Low Speed I/O - SPI0 Flash - SPI0 Flash 50MHz 2 to 3-Load Branch (Device Down) with G3 Wired-OR Topology</p></entry><entry><p>Update topology diagram: update R near flash to R2</p></entry><entry><p>07/10/25 09:36 AM</p></entry></row><row><entry><p>0.5.1</p></entry><entry><p>Low Speed I/O - SPI0 Flash - SPI0 Flash 50MHz 2 to 3-Load Branch (Device Down) with G3 Wired-OR Topology</p></entry><entry><p>Add option 2 Flash device recommendation and update EC max frequency to 50MHz. </p></entry><entry><p>07/10/25 09:31 AM</p></entry></row><row><entry><p /></entry><entry><p>System Memory - DDR5 - SODIMM 2DPC Tee ClamShell (B2B) - Signals - Mainstream, Premium Mid Loss (PML), RESET, MISC, All</p></entry><entry><p>Segment length updated</p></entry><entry><p>03/13/25 04:58 AM</p></entry></row><row><entry><p /></entry><entry><p>System Memory - DDR5 - SODIMM 2DPC Tee ClamShell (B2B) - Signals - Mainstream, Premium Mid Loss (PML), RESET, MISC, All</p></entry><entry><p>Update RCOMP spec</p></entry><entry><p>09/04/24 06:16 AM</p></entry></row><row><entry><p /></entry><entry><p>Low Speed I/O - SMLink - SMLink Topology</p></entry><entry><p>Updated extended length notes and removed SMBUS notes</p></entry><entry><p>06/04/25 02:42 AM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - eUSB2 - eUSB2 Repeater Post-Channel Type-C Port with Power Switch BC1.2/ Charger Module/ MUX Topology</p></entry><entry><p>Add eUSB2 MUX topology</p></entry><entry><p>02/14/25 08:49 PM</p></entry></row><row><entry><p /></entry><entry><p>Power Integrity - Memory Device Decoupling - LPDDR5/x Device Decoupling - Memory Down Decoupling Config: 4X32</p></entry><entry><p>Removed Type-3 Memory down guidence</p></entry><entry><p>06/03/25 05:29 PM</p></entry></row><row><entry><p /></entry><entry><p>Power Integrity - Memory Device Decoupling - LPDDR5/x Device Decoupling - Memory Down Decoupling Config: 4X32</p></entry><entry><p>connection diagrams updated</p></entry><entry><p>05/05/25 02:13 PM</p></entry></row><row><entry><p /></entry><entry><p>Low Speed I/O - HDA - [For Internal Validation] HDA 1-Load (Add-In Card) Topology - Segment Lengths</p></entry><entry><p>UPDATE</p></entry><entry><p>12/05/24 02:23 PM</p></entry></row><row><entry><p /></entry><entry><p>Low Speed I/O - I2S - I2S MCLK: 1-Load (Add-In Card) Topology</p></entry><entry><p>Removed min length notes</p></entry><entry><p>06/06/25 08:34 AM</p></entry></row><row><entry><p /></entry><entry><p>Low Speed I/O - SoundWire - SoundWire Large System: 2-Load Dumbbell Topology</p></entry><entry><p>Added MRTS</p></entry><entry><p>06/09/25 04:47 AM</p></entry></row><row><entry><p /></entry><entry><p>System Memory - DDR5 - SODIMM 2DPC Tee ClamShell (B2B) - Signals - Mainstream, Premium Mid Loss (PML), CA, CH-0/CH-2, Outer</p></entry><entry><p>Segment length updated</p></entry><entry><p>03/13/25 05:28 AM</p></entry></row><row><entry><p /></entry><entry><p>System Memory - DDR5 - SODIMM 2DPC Tee ClamShell (B2B) - Signals - Mainstream, Premium Mid Loss (PML), CA, CH-0/CH-2, Outer</p></entry><entry><p>Updated for NVL-Hx SODIMM 2DPC</p></entry><entry><p>09/25/24 05:40 AM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - eUSB2 - eUSB2 Repeater Post-Channel Type-A with Power Switch / BC1.2 Charger Module / MUX Topology - Mainstream, Premium Mid Loss (PML), Rx,Tx</p></entry><entry><p>Add eUSB2 MUX topology</p></entry><entry><p>02/14/25 03:29 AM</p></entry></row><row><entry><p /></entry><entry><p>Low Speed I/O - I3C - I3C 1-Load 10MHz (Device Down) Topology</p></entry><entry><p>Added MRTS</p></entry><entry><p>06/09/25 04:40 AM</p></entry></row><row><entry><p /></entry><entry><p>Low Speed I/O - I3C - I3C 1-Load 10MHz (Device Down) Topology</p></entry><entry><p>Updated signal netname</p></entry><entry><p>06/04/25 08:44 AM</p></entry></row><row><entry><p /></entry><entry><p>Low Speed I/O - SMLink</p></entry><entry><p>Updated chapter naming</p></entry><entry><p>06/06/25 12:41 AM</p></entry></row><row><entry><p /></entry><entry><p>Electromagnetic Compatibility - NPU and GPU Power Planes RFI Design Guidelines - RF Decoupling Capacitors on NPU and GPU Power Planes</p></entry><entry><p>Adding content for new NPU and GPU RFI recommendations section</p></entry><entry><p>02/11/25 02:50 PM</p></entry></row><row><entry><p /></entry><entry><p>Low Speed I/O - SoundWire - SoundWire Large System: 3 to 4-Load Dumbbell Topology</p></entry><entry><p>Added MRTS</p></entry><entry><p>06/09/25 04:50 AM</p></entry></row><row><entry><p /></entry><entry><p>Low Speed I/O - I3C - I3C 1-Island (Device Down) Topology</p></entry><entry><p>Added MRTS</p></entry><entry><p>06/09/25 04:39 AM</p></entry></row><row><entry><p /></entry><entry><p>Low Speed I/O - I3C - I3C 1-Island (Device Down) Topology</p></entry><entry><p>Updated signal netname</p></entry><entry><p>06/04/25 08:43 AM</p></entry></row><row><entry><p /></entry><entry><p>Low Speed I/O - I2S - I2S MCLK: 1-Load (Add-In Card) Topology - Segment Lengths</p></entry><entry><p>added min length info</p></entry><entry><p>06/06/25 08:34 AM</p></entry></row><row><entry><p>0.5.1</p></entry><entry><p>Low Speed I/O - SPI0 Flash - SPI0 Flash 50MHz 1 to 4-Load Branch (Device Down) MAF Topology</p></entry><entry><p>Update signal list for SPI0_CS</p></entry><entry><p>07/17/25 07:23 AM</p></entry></row><row><entry><p>0.5.1</p></entry><entry><p>Low Speed I/O - SPI0 Flash - SPI0 Flash 50MHz 1 to 4-Load Branch (Device Down) MAF Topology</p></entry><entry><p>Update Option 2 Flash device recommendation and R2 value</p></entry><entry><p>07/10/25 09:16 AM</p></entry></row><row><entry><p /></entry><entry><p>Low Speed I/O - I2S - I2S Device Mode: 1-Load (Device Down) Topology - Segment Lengths</p></entry><entry><p>added min length info</p></entry><entry><p>06/06/25 08:33 AM</p></entry></row><row><entry><p /></entry><entry><p>Low Speed I/O - I2S - I2S Host Mode: 1-Load (Add-In Card) Topology</p></entry><entry><p>Removed as covered in main section.</p></entry><entry><p>06/06/25 08:28 AM</p></entry></row><row><entry><p /></entry><entry><p>Low Speed I/O - I2S - I2S Host Mode: 1-Load (Add-In Card) Topology</p></entry><entry><p>Copy over guideline from NVL-H</p></entry><entry><p>04/25/25 09:40 AM</p></entry></row><row><entry><p /></entry><entry><p>Electromagnetic Compatibility - EMC Component Selection</p></entry><entry><p>Updated the ESD Diode Selection table and notes</p></entry><entry><p>09/25/24 09:10 AM</p></entry></row><row><entry><p /></entry><entry><p>Low Speed I/O - SoundWire - SoundWire Large System: 4-Load Star (Device Down) Topology</p></entry><entry><p>Added MRTS</p></entry><entry><p>06/09/25 04:46 AM</p></entry></row><row><entry><p /></entry><entry><p>Electromagnetic Compatibility</p></entry><entry><p>Document moved</p></entry><entry><p>09/26/24 04:33 PM</p></entry></row><row><entry><p /></entry><entry><p>Electromagnetic Compatibility</p></entry><entry><p>EMC - Antenna Barricade Technology section added to EMC guidelines.</p></entry><entry><p>09/24/24 08:48 PM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - eUSB2 - eUSB2 Repeater Post-Channel Type-C Port Topology - Mainstream, Premium Mid Loss (PML), Rx,Tx</p></entry><entry><p>Separate lengths</p></entry><entry><p>02/14/25 08:29 PM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - eUSB2 - eUSB2 Repeater Post-Channel Type-C Port Topology - Mainstream, Premium Mid Loss (PML), Rx,Tx</p></entry><entry><p>Updated segment lengths</p></entry><entry><p>08/22/24 08:42 PM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - eUSB2 - eUSB2 Repeater Post-Channel Type-C Port Topology - Mainstream, Premium Mid Loss (PML), Rx,Tx</p></entry><entry><p>Updated segment lengths</p></entry><entry><p>08/22/24 08:42 PM</p></entry></row><row><entry><p>0.5.1</p></entry><entry><p>High Speed I/O - PCH PCIe Gen5</p></entry><entry><p>Add TX-TX &amp; RX-RX length match to meet SNPS spec compliance</p></entry><entry><p>06/17/25 01:13 AM</p></entry></row><row><entry><p>0.5.1</p></entry><entry><p>High Speed I/O - PCH PCIe Gen5</p></entry><entry><p>Updated TX-TX and RX-RX skew requirement to 25mm from 0</p></entry><entry><p>06/17/25 12:44 AM</p></entry></row><row><entry><p /></entry><entry><p>System Memory - DDR5 - SODIMM 1DPC - Signals - Mainstream, Premium Mid Loss (PML), DQ, CH-0/CH-2, Outer</p></entry><entry><p>Updated SODIMM 1DPC guidelines</p></entry><entry><p>02/12/25 09:06 AM</p></entry></row><row><entry><p /></entry><entry><p>System Memory - DDR5 - SODIMM 1DPC - Signals - Mainstream, Premium Mid Loss (PML), DQ, CH-0/CH-2, Outer</p></entry><entry><p>Updated for NVL-Hx SODIMM 1DPC</p></entry><entry><p>09/24/24 11:47 PM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - eUSB2 - eUSB2 Repeater Post-Channel Type-A Flex or Internal Cable Topology</p></entry><entry><p>Add M9 for Type-C</p></entry><entry><p>02/14/25 07:22 PM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - eUSB2 - eUSB2 Repeater Post-Channel Type-A Flex or Internal Cable Topology</p></entry><entry><p>Add M9 for Type-C</p></entry><entry><p>02/14/25 07:22 PM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - eUSB2 - eUSB2 Repeater Post-Channel Type-A Flex or Internal Cable Topology</p></entry><entry><p>Add Type-C</p></entry><entry><p>02/14/25 07:21 PM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - eUSB2 - eUSB2 Repeater Post-Channel Type-A Flex or Internal Cable Topology</p></entry><entry><p>Add Type-C</p></entry><entry><p>02/14/25 07:21 PM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - eUSB2 - eUSB2 Repeater Post-Channel Type-A Flex or Internal Cable Topology</p></entry><entry><p>Updated topology</p></entry><entry><p>08/22/24 10:09 PM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - eUSB2 - eUSB2 Repeater Post-Channel Type-A Flex or Internal Cable Topology</p></entry><entry><p>Updated topology</p></entry><entry><p>08/22/24 10:09 PM</p></entry></row><row><entry><p /></entry><entry><p>Low Speed I/O - I2S - I2S Host Mode: 1-Load (Cable and Add-In Card) Topology</p></entry><entry><p>Removed as covered in main section.</p></entry><entry><p>06/06/25 08:28 AM</p></entry></row><row><entry><p /></entry><entry><p>Low Speed I/O - I2S - I2S Host Mode: 1-Load (Cable and Add-In Card) Topology</p></entry><entry><p>Copy over guideline from NVL-H</p></entry><entry><p>04/25/25 09:41 AM</p></entry></row><row><entry><p /></entry><entry><p>System Memory - DDR5 - SODIMM 2DPC Tee ClamShell (B2B) - Signals - Mainstream, Premium Mid Loss (PML), ALERT, MISC, All</p></entry><entry><p>Document moved</p></entry><entry><p>04/29/25 11:28 AM</p></entry></row><row><entry><p /></entry><entry><p>Electromagnetic Compatibility - On-Board Shielding - Shielding Ground Contact</p></entry><entry><p>Adding sub-section Shielding Ground Contact into On-Board Shielding section from EMC Guidelines</p></entry><entry><p>09/24/24 09:15 PM</p></entry></row><row><entry><p /></entry><entry><p>Electromagnetic Compatibility - On-Board Shielding - Thermal and EMI Co-Design Considerations</p></entry><entry><p>Adding Thermal and EMI Co-Design Considerations sub-section into On-Board Shielding section of EMC Guidelines</p></entry><entry><p>09/24/24 09:17 PM</p></entry></row><row><entry><p /></entry><entry><p>Low Speed I/O - UART - UART2 1-Load (Device Down) Topology</p></entry><entry><p>Updated CPU Drive strength similar to BRI/RGI setting due to muxing boot IP</p></entry><entry><p>06/03/25 05:25 AM</p></entry></row><row><entry><p /></entry><entry><p>Low Speed I/O - GSPI - GSPI 1-Load (for Touch Panel) Topology - Segment Lengths</p></entry><entry><p>Added min length total</p></entry><entry><p>06/04/25 06:55 AM</p></entry></row><row><entry><p /></entry><entry><p>System Memory - LPDDR5/x - CAMM2 x128 Type-3 - Signals - Mainstream, Premium Mid Loss (PML), CLK, CH-1/CH-3/CH-5/CH-7, Inner</p></entry><entry><p>Change to Mid Loss material</p></entry><entry><p>09/25/24 06:49 AM</p></entry></row><row><entry><p /></entry><entry><p>System Memory - DDR5 - SODIMM 2DPC Tee ClamShell (B2B) - Signals - Mainstream, Premium Mid Loss (PML), CS, CH-0/CH-2, Outer</p></entry><entry><p>Segment length updated</p></entry><entry><p>03/13/25 05:51 AM</p></entry></row><row><entry><p /></entry><entry><p>System Memory - DDR5 - SODIMM 2DPC Tee ClamShell (B2B) - Signals - Mainstream, Premium Mid Loss (PML), CS, CH-0/CH-2, Outer</p></entry><entry><p>Updated for NVL-Hx SODIMM 2DPC</p></entry><entry><p>09/25/24 05:48 AM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - CPU USB3.2 Gen1 - USB3.2 Gen1x1 Type-A Redriver Topology</p></entry><entry><p>Document moved</p></entry><entry><p>09/27/24 01:09 AM</p></entry></row><row><entry><p>0.5.1</p></entry><entry><p>High Speed I/O - CPU PCIe Gen5</p></entry><entry><p>Add TX-TX &amp; RX-RX length match to meet SNPS spec compliance</p></entry><entry><p>06/17/25 01:17 AM</p></entry></row><row><entry><p>0.5.1</p></entry><entry><p>High Speed I/O - CPU PCIe Gen5</p></entry><entry><p>Updated TX-TX and RX-RX skew requirement to 25mm from 0</p></entry><entry><p>06/17/25 12:44 AM</p></entry></row><row><entry><p /></entry><entry><p>Low Speed I/O - I2C - I2C for DDR5 SPD Topology</p></entry><entry><p>Updated signal netname</p></entry><entry><p>06/04/25 03:03 AM</p></entry></row><row><entry><p /></entry><entry><p>Low Speed I/O - I2C - I2C for DDR5 SPD Topology</p></entry><entry><p>Updated signal netname and extended length notes</p></entry><entry><p>06/04/25 03:01 AM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - eUSB2 - eUSB2 Repeater Pre-Channel Topology</p></entry><entry><p>Update topology drawing</p></entry><entry><p>08/22/24 07:57 PM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - eUSB2 - eUSB2 Repeater Pre-Channel Topology</p></entry><entry><p>New eUSB2 topology for repeater pre-channel</p></entry><entry><p>08/22/24 05:21 PM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - CNVIO3 - CNVIO3 Module Down Topology - Mainstream, Premium Mid Loss (PML), Rx,Tx</p></entry><entry><p>update internal and external for length and routing layer</p></entry><entry><p>04/25/25 06:33 PM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - CNVIO3 - CNVIO3 Module Down Topology - Mainstream, Premium Mid Loss (PML), Rx,Tx</p></entry><entry><p>update total length</p></entry><entry><p>02/13/25 10:42 PM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - CNVIO3 - CNVIO3 Module Down Topology - Mainstream, Premium Mid Loss (PML), Rx,Tx</p></entry><entry><p>Update total length to 7 inches</p></entry><entry><p>11/22/24 08:40 PM</p></entry></row><row><entry><p /></entry><entry><p>Low Speed I/O - SoundWire - SoundWire Large System: 2-Load Star Topology</p></entry><entry><p>Added MRTS</p></entry><entry><p>06/09/25 04:45 AM</p></entry></row><row><entry><p /></entry><entry><p>Low Speed I/O - SoundWire - SoundWire Large System: 2-Load Star Topology</p></entry><entry><p>Updated toplogy diagram, cable notes, length matching, frequency, and device info</p></entry><entry><p>01/21/25 02:21 PM</p></entry></row><row><entry><p /></entry><entry><p>System Memory - DDR5 - SODIMM 1DPC - Signals - Mainstream, Premium Mid Loss (PML), DQS, CH-1/CH-3, Inner</p></entry><entry><p>Updated SODIMM 1DPC guidelines</p></entry><entry><p>02/12/25 09:12 AM</p></entry></row><row><entry><p /></entry><entry><p>System Memory - DDR5 - SODIMM 1DPC - Signals - Mainstream, Premium Mid Loss (PML), DQS, CH-1/CH-3, Inner</p></entry><entry><p>Updated for NVL-Hx SODIMM 1DPC</p></entry><entry><p>09/24/24 11:50 PM</p></entry></row><row><entry><p /></entry><entry><p>System Memory - LPDDR5/x - MD x32 Type-4 - Signals - Mainstream, Premium Mid Loss (PML), CLK, CH-0/CH-2/CH-4/CH-6, Outer</p></entry><entry><p>Updated max channel length reduction</p></entry><entry><p>05/02/25 06:02 AM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - eUSB2 - eUSB2 Repeater Pre-Channel Topology - Mainstream, Premium Mid Loss (PML), Rx,Tx</p></entry><entry><p>Update length</p></entry><entry><p>02/14/25 07:56 PM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - eUSB2 - eUSB2 Repeater Pre-Channel Topology - Mainstream, Premium Mid Loss (PML), Rx,Tx</p></entry><entry><p>eUSB2 repeater pre-channel max length is 9"</p></entry><entry><p>08/22/24 05:23 PM</p></entry></row><row><entry><p /></entry><entry><p>Low Speed I/O - SoundWire - SoundWire Large System: 4-Load Star (Device Down) Topology - Segment Lengths</p></entry><entry><p>Updated segment naming to align with topology diagram</p></entry><entry><p>01/21/25 02:09 PM</p></entry></row><row><entry><p /></entry><entry><p>System Memory - LPDDR5/x - CAMM2 x128 Type-3 - Signals - Mainstream, Premium Mid Loss (PML), DBI/DQ, CH-0/CH-2/CH-4/CH-6, Outer</p></entry><entry><p>Added DBI guidelines</p></entry><entry><p>06/03/25 10:11 PM</p></entry></row><row><entry><p /></entry><entry><p>Low Speed I/O - I2S - I2S Device Mode: 1-Load (Add-In Card) Topology - Segment Lengths</p></entry><entry><p>added min length info</p></entry><entry><p>06/06/25 08:33 AM</p></entry></row><row><entry><p /></entry><entry><p>Low Speed I/O - CNVi BRI and RGI - CNVi BRI and RGI 1-Load Topology</p></entry><entry><p>Updated ref plane notes and M4 (BRI_RSP) notes</p></entry><entry><p>04/25/25 07:03 AM</p></entry></row><row><entry><p /></entry><entry><p>Low Speed I/O - CNVi BRI and RGI - CNVi BRI and RGI 1-Load Topology</p></entry><entry><p>Updated R1, R2 recommendation</p></entry><entry><p>03/17/25 02:38 AM</p></entry></row><row><entry><p /></entry><entry><p>Low Speed I/O - CNVi BRI and RGI - CNVi BRI and RGI 1-Load Topology</p></entry><entry><p>Split to 2 diagram and updated PCH to CPU</p></entry><entry><p>01/23/25 05:54 AM</p></entry></row><row><entry><p /></entry><entry><p>Power Integrity - Processor Power Rails - Documents</p></entry><entry><p>Created new rail</p></entry><entry><p>09/27/24 01:16 PM</p></entry></row><row><entry><p /></entry><entry><p>Power Integrity - Processor Power Rails - Documents</p></entry><entry><p>Created new rail</p></entry><entry><p>09/27/24 01:16 PM</p></entry></row><row><entry><p /></entry><entry><p>Power Integrity - Processor Power Rails - Documents</p></entry><entry><p>Created new rail</p></entry><entry><p>09/27/24 01:16 PM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - TCP TBT5 - TCP AUX With Retimer Topology - Mainstream, Premium Mid Loss (PML), Rx,Tx, Pre-Channel</p></entry><entry><p>Document moved</p></entry><entry><p>04/16/25 08:01 PM</p></entry></row><row><entry><p /></entry><entry><p>Low Speed I/O - SUSCLK - SUSCLK 1-Load (Add-In Card) Topology</p></entry><entry><p>Added signal netname</p></entry><entry><p>05/21/25 06:03 AM</p></entry></row><row><entry><p /></entry><entry><p>System Memory - DDR5 - SODIMM 2DPC Tee ClamShell (B2B) - Signals - Mainstream, Premium Mid Loss (PML), DQ, CH-1/CH-3, Inner</p></entry><entry><p>Segment length updated</p></entry><entry><p>03/13/25 04:49 AM</p></entry></row><row><entry><p /></entry><entry><p>System Memory - DDR5 - SODIMM 2DPC Tee ClamShell (B2B) - Signals - Mainstream, Premium Mid Loss (PML), DQ, CH-1/CH-3, Inner</p></entry><entry><p>Updated for NVL-Hx SODIMM 2DPC</p></entry><entry><p>09/25/24 05:51 AM</p></entry></row><row><entry><p /></entry><entry><p>System Memory - DDR5 - SODIMM 2DPC Tee ClamShell (B2B) - Signals - Mainstream, Premium Mid Loss (PML), DQS, CH-0/CH-2, Outer</p></entry><entry><p>Segment length updated</p></entry><entry><p>03/13/25 04:53 AM</p></entry></row><row><entry><p /></entry><entry><p>System Memory - DDR5 - SODIMM 2DPC Tee ClamShell (B2B) - Signals - Mainstream, Premium Mid Loss (PML), DQS, CH-0/CH-2, Outer</p></entry><entry><p>Updated for NVL-Hx SODIMM 2DPC</p></entry><entry><p>09/25/24 05:59 AM</p></entry></row><row><entry><p /></entry><entry><p>System Memory - DDR5 - SODIMM 1DPC - Signals - Mainstream, Premium Mid Loss (PML), ALERT, MISC, All</p></entry><entry><p>Document moved</p></entry><entry><p>04/29/25 11:27 AM</p></entry></row><row><entry><p /></entry><entry><p>System Memory - DDR5 - SODIMM 1DPC - Signals - Mainstream, Premium Mid Loss (PML), ALERT, MISC, All</p></entry><entry><p>Document moved</p></entry><entry><p>04/29/25 11:27 AM</p></entry></row><row><entry><p /></entry><entry><p>System Memory - DDR5 - SODIMM 1DPC - Signals - Mainstream, Premium Mid Loss (PML), ALERT, MISC, All</p></entry><entry><p>Document moved</p></entry><entry><p>04/29/25 11:27 AM</p></entry></row><row><entry><p /></entry><entry><p>System Memory - DDR5 - SODIMM 1DPC - Signals - Mainstream, Premium Mid Loss (PML), ALERT, MISC, All</p></entry><entry><p>Document moved</p></entry><entry><p>04/29/25 11:27 AM</p></entry></row><row><entry><p /></entry><entry><p>System Memory - DDR5 - SODIMM 1DPC - Signals - Mainstream, Premium Mid Loss (PML), ALERT, MISC, All</p></entry><entry><p>Added ALERT signal guidelines</p></entry><entry><p>04/29/25 11:25 AM</p></entry></row><row><entry><p /></entry><entry><p>System Memory - DDR5 - SODIMM 1DPC - Signals - Mainstream, Premium Mid Loss (PML), ALERT, MISC, All</p></entry><entry><p>Added ALERT signal guidelines</p></entry><entry><p>04/29/25 11:25 AM</p></entry></row><row><entry><p /></entry><entry><p>Low Speed I/O - eSPI - [For Internal Validation] eSPI 2-Load Daisy Chain (Device Down and Add-In Card) Topology - Segment Lengths</p></entry><entry><p>Updated max length total</p></entry><entry><p>05/05/25 01:13 AM</p></entry></row><row><entry><p /></entry><entry><p>Low Speed I/O - eSPI - [For Internal Validation] eSPI 2-Load Daisy Chain (Device Down and Add-In Card) Topology - Segment Lengths</p></entry><entry><p>update len</p></entry><entry><p>04/23/25 02:40 AM</p></entry></row><row><entry><p /></entry><entry><p>Low Speed I/O - eSPI - [For Internal Validation] eSPI 2-Load Daisy Chain (Device Down and Add-In Card) Topology - Segment Lengths</p></entry><entry><p>update notes</p></entry><entry><p>03/17/25 05:35 AM</p></entry></row><row><entry><p /></entry><entry><p>Low Speed I/O - eSPI - [For Internal Validation] eSPI 2-Load Daisy Chain (Device Down and Add-In Card) Topology - Segment Lengths</p></entry><entry><p>update segmentation</p></entry><entry><p>01/08/25 08:35 PM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - CPU USB3.2 Gen1 - USB3.2 Gen1x1 Type-A Redriver Topology - Mainstream, Premium Mid Loss (PML), Rx,Tx</p></entry><entry><p>Document moved</p></entry><entry><p>09/27/24 01:09 AM</p></entry></row><row><entry><p /></entry><entry><p>Low Speed I/O - SPI0 Flash - SPI0 Flash 66MHz and 100MHz 2-Load Branch (PCH.IOE to Flash and TPM) MAF Topology - Segment Lengths for Maximum 100MHz</p></entry><entry><p>Updated min length total notes</p></entry><entry><p>06/05/25 02:26 AM</p></entry></row><row><entry><p /></entry><entry><p>Low Speed I/O - SPI0 Flash - SPI0 Flash 66MHz and 100MHz 2-Load Branch (PCH.IOE to Flash and TPM) MAF Topology - Segment Lengths for Maximum 100MHz</p></entry><entry><p>Update min length to 50.8mm.</p></entry><entry><p>05/09/25 02:30 AM</p></entry></row><row><entry><p /></entry><entry><p>PCB Stack-up - Type-4 2-x-2+, 0.8mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Differential)</p></entry><entry><p>Updated T4 Tline Spec to include HDMI Post Channel geometry</p></entry><entry><p>03/12/25 05:10 PM</p></entry></row><row><entry><p /></entry><entry><p>PCB Stack-up - Type-4 2-x-2+, 0.8mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Differential)</p></entry><entry><p>Added TCP TBT5 Post Channel in Tline Spec</p></entry><entry><p>03/07/25 03:56 PM</p></entry></row><row><entry><p /></entry><entry><p>PCB Stack-up - Type-4 2-x-2+, 0.8mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Differential)</p></entry><entry><p>Updated tline spec for T4 stackup</p></entry><entry><p>09/27/24 10:17 PM</p></entry></row><row><entry><p /></entry><entry><p>PCB Stack-up - Type-4 2-x-2+, 0.8mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Differential, Internal)</p></entry><entry><p>Updated internal Tline spec to include MS breakout</p></entry><entry><p>05/06/25 04:18 AM</p></entry></row><row><entry><p /></entry><entry><p>PCB Stack-up - Type-4 2-x-2+, 0.8mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Differential, Internal)</p></entry><entry><p>Added eUSB2V2 internal guidleine</p></entry><entry><p>03/14/25 03:08 AM</p></entry></row><row><entry><p /></entry><entry><p>PCB Stack-up - Type-4 2-x-2+, 0.8mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Differential, Internal)</p></entry><entry><p>Added UFS tline spec for internal only</p></entry><entry><p>01/16/25 12:52 AM</p></entry></row><row><entry><p /></entry><entry><p>PCB Stack-up - Type-4 2-x-2+, 0.8mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Memory) - LPDDR5/x - Notes</p></entry><entry><p>Add RCOMP statements</p></entry><entry><p>10/14/24 01:06 AM</p></entry></row><row><entry><p>0.6</p></entry><entry><p>PCB Stack-up - Type-4 2-x-2+, 0.8mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Memory) - LPDDR5/x - Trace Spacing</p></entry><entry><p>Updated CH-1/3/5/7 DQ bytes K values to align with iPDS simulation</p></entry><entry><p>08/04/25 11:36 PM</p></entry></row><row><entry><p /></entry><entry><p>PCB Stack-up - Type-4 2-x-2+, 0.8mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Memory) - LPDDR5/x - Trace Spacing</p></entry><entry><p>Updated Tline spec for LP5x T4</p></entry><entry><p>02/13/25 12:53 AM</p></entry></row><row><entry><p /></entry><entry><p>PCB Stack-up - Type-4 2-x-2+, 0.8mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Memory) - LPDDR5/x - Trace Spacing</p></entry><entry><p>Updated topology naming convention</p></entry><entry><p>02/12/25 08:19 AM</p></entry></row><row><entry><p /></entry><entry><p>PCB Stack-up - Type-4 2-x-2+, 0.8mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Memory) - LPDDR5/x - Trace Spacing</p></entry><entry><p>Updated for NVL-Hx</p></entry><entry><p>09/25/24 07:04 AM</p></entry></row><row><entry><p /></entry><entry><p>PCB Stack-up - Type-4 2-x-2+, 0.8mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Memory) - LPDDR5/x - Trace Spacing</p></entry><entry><p>Replacing original document from PTL-H 1.9</p></entry><entry><p>09/25/24 06:56 AM</p></entry></row><row><entry><p>0.6</p></entry><entry><p>PCB Stack-up - Type-4 2-x-2+, 0.8mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Memory) - LPDDR5/x - Trace Width</p></entry><entry><p>Updated CH1/3/5/7 CA/CLK A target to align with iPDS simulated values</p></entry><entry><p>08/04/25 11:27 PM</p></entry></row><row><entry><p /></entry><entry><p>PCB Stack-up - Type-4 2-x-2+, 0.8mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Memory) - LPDDR5/x - Trace Width</p></entry><entry><p>Updated Tline spec for LP5x MD T4</p></entry><entry><p>02/13/25 12:44 AM</p></entry></row><row><entry><p /></entry><entry><p>PCB Stack-up - Type-4 2-x-2+, 0.8mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Memory) - LPDDR5/x - Trace Width</p></entry><entry><p>Updated topology naming convention</p></entry><entry><p>02/12/25 08:18 AM</p></entry></row><row><entry><p /></entry><entry><p>PCB Stack-up - Type-4 2-x-2+, 0.8mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Memory) - LPDDR5/x - Trace Width</p></entry><entry><p>Updated for NVL-Hx</p></entry><entry><p>09/25/24 06:55 AM</p></entry></row><row><entry><p /></entry><entry><p>PCB Stack-up - Type-4 2-x-2+, 0.8mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Memory) - LPDDR5/x - Trace Width</p></entry><entry><p>Replacing original document from PTL-H 1.9</p></entry><entry><p>09/25/24 06:52 AM</p></entry></row><row><entry><p /></entry><entry><p>PCB Stack-up - Type-4 2-x-2+, 0.8mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Single Ended)</p></entry><entry><p>Updated Tline error due to renaming SMlink section with the removal of SMBUS</p></entry><entry><p>06/10/25 03:10 AM</p></entry></row><row><entry><p /></entry><entry><p>PCB Stack-up - Type-4 2-x-2+, 0.8mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Single Ended)</p></entry><entry><p>update espi</p></entry><entry><p>03/17/25 08:23 AM</p></entry></row><row><entry><p /></entry><entry><p>PCB Stack-up - Type-4 2-x-2+, 0.8mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Single Ended)</p></entry><entry><p>Renamed PROCHOT# to FORCEPR# due to pin naming change</p></entry><entry><p>01/21/25 07:21 PM</p></entry></row><row><entry><p /></entry><entry><p>PCB Stack-up - Type-4 2-x-2+, 0.8mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Single Ended)</p></entry><entry><p>Updated impedance target for EIO signals to 44ohm, and corresponding geometries to meet DFX2.0 mainstream rules</p></entry><entry><p>11/19/24 06:09 PM</p></entry></row><row><entry><p /></entry><entry><p>PCB Stack-up - Type-4 2-x-2+, 0.8mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Single Ended)</p></entry><entry><p>Updated tline spec for SE signals</p></entry><entry><p>09/27/24 10:20 PM</p></entry></row><row><entry><p /></entry><entry><p>PCB Stack-up - Type-3, 0.9mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Differential)</p></entry><entry><p>Updated CSI CPHY MS Tline spec</p></entry><entry><p>05/07/25 06:34 PM</p></entry></row><row><entry><p /></entry><entry><p>PCB Stack-up - Type-3, 0.9mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Differential)</p></entry><entry><p>update MS spacing for CNVIo3</p></entry><entry><p>04/25/25 06:12 PM</p></entry></row><row><entry><p /></entry><entry><p>PCB Stack-up - Type-3, 0.9mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Differential)</p></entry><entry><p>update routing layer for STEP</p></entry><entry><p>04/25/25 05:14 PM</p></entry></row><row><entry><p /></entry><entry><p>PCB Stack-up - Type-3, 0.9mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Differential)</p></entry><entry><p>Updated T3 Tline spec to include HDMI Post-Channel geometry</p></entry><entry><p>03/12/25 05:34 PM</p></entry></row><row><entry><p /></entry><entry><p>PCB Stack-up - Type-3, 0.9mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Differential)</p></entry><entry><p>Updated T3 Differential Tline Spec</p></entry><entry><p>02/16/25 12:49 AM</p></entry></row><row><entry><p /></entry><entry><p>PCB Stack-up - Type-3, 0.9mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Differential)</p></entry><entry><p>Added TCP TBT5 post-channel geometry</p></entry><entry><p>02/14/25 08:33 PM</p></entry></row><row><entry><p /></entry><entry><p>PCB Stack-up - Type-3, 0.9mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Differential)</p></entry><entry><p>Removed DSL for TBT5 in T3 PCB Tline Spec table (Due to the via open stub requirements, DSL Tline on layer 5 or 6 should not be used). </p></entry><entry><p>02/14/25 08:15 PM</p></entry></row><row><entry><p /></entry><entry><p>PCB Stack-up - Type-3, 0.9mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Differential)</p></entry><entry><p>Updated Tline Spec for T3 Differential signals</p></entry><entry><p>09/27/24 09:52 PM</p></entry></row><row><entry><p /></entry><entry><p>PCB Stack-up - Type-3, 0.9mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Differential, Internal)</p></entry><entry><p>Added (internal)eUSB2V2 trace geometry guideline</p></entry><entry><p>03/14/25 02:58 AM</p></entry></row><row><entry><p /></entry><entry><p>PCB Stack-up - Type-3, 0.9mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Differential, Internal)</p></entry><entry><p>Updated Tline Spec for HSIO T3 stackup (internal validation topologies)</p></entry><entry><p>02/16/25 02:45 PM</p></entry></row><row><entry><p /></entry><entry><p>PCB Stack-up - Type-3, 0.9mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Differential, Internal)</p></entry><entry><p>Add UFS tline spec for internal only</p></entry><entry><p>01/16/25 12:46 AM</p></entry></row><row><entry><p /></entry><entry><p>PCB Stack-up - Type-3, 0.9mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Memory) - DDR5 - Notes</p></entry><entry><p>ALER spacing note updated</p></entry><entry><p>04/29/25 12:14 PM</p></entry></row><row><entry><p /></entry><entry><p>PCB Stack-up - Type-3, 0.9mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Memory) - DDR5 - Trace Spacing</p></entry><entry><p>Added Channel to Channel Spacing</p></entry><entry><p>09/08/25 04:57 AM</p></entry></row><row><entry><p /></entry><entry><p>PCB Stack-up - Type-3, 0.9mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Memory) - DDR5 - Trace Spacing</p></entry><entry><p>Channel to Channel Spacing added</p></entry><entry><p>09/08/25 04:19 AM</p></entry></row><row><entry><p>0.6</p></entry><entry><p>PCB Stack-up - Type-3, 0.9mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Memory) - DDR5 - Trace Spacing</p></entry><entry><p>Updated SODIMM 2DPC K values to align with iPDS simulation</p></entry><entry><p>08/05/25 12:11 AM</p></entry></row><row><entry><p /></entry><entry><p>PCB Stack-up - Type-3, 0.9mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Memory) - DDR5 - Trace Spacing</p></entry><entry><p>Updated Trace Spacing for 2DPC config</p></entry><entry><p>03/13/25 04:55 PM</p></entry></row><row><entry><p /></entry><entry><p>PCB Stack-up - Type-3, 0.9mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Memory) - DDR5 - Trace Spacing</p></entry><entry><p>Updated topology naming convention</p></entry><entry><p>02/12/25 08:15 AM</p></entry></row><row><entry><p /></entry><entry><p>PCB Stack-up - Type-3, 0.9mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Memory) - DDR5 - Trace Spacing</p></entry><entry><p>Updated Tline spec table for SODIMM 1DPC</p></entry><entry><p>02/12/25 08:05 AM</p></entry></row><row><entry><p /></entry><entry><p>PCB Stack-up - Type-3, 0.9mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Memory) - DDR5 - Trace Spacing</p></entry><entry><p>Added SODIMM 2DPC Tline Spec</p></entry><entry><p>09/26/24 06:31 AM</p></entry></row><row><entry><p /></entry><entry><p>PCB Stack-up - Type-3, 0.9mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Memory) - DDR5 - Trace Spacing</p></entry><entry><p>Added SODIMM 1DPC Tline Spec</p></entry><entry><p>09/26/24 06:13 AM</p></entry></row><row><entry><p>0.6</p></entry><entry><p>PCB Stack-up - Type-3, 0.9mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Memory) - DDR5 - Trace Width</p></entry><entry><p>Updated SODIMM 2DPC CLK &amp; DQ A values to align with iPDS simulation</p></entry><entry><p>08/04/25 11:45 PM</p></entry></row><row><entry><p /></entry><entry><p>PCB Stack-up - Type-3, 0.9mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Memory) - DDR5 - Trace Width</p></entry><entry><p>Updated ALERT signal TW</p></entry><entry><p>04/29/25 12:00 PM</p></entry></row><row><entry><p /></entry><entry><p>PCB Stack-up - Type-3, 0.9mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Memory) - DDR5 - Trace Width</p></entry><entry><p>Segment TW updated</p></entry><entry><p>03/13/25 04:02 PM</p></entry></row><row><entry><p /></entry><entry><p>PCB Stack-up - Type-3, 0.9mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Memory) - DDR5 - Trace Width</p></entry><entry><p>Updated topology naming convention</p></entry><entry><p>02/12/25 08:15 AM</p></entry></row><row><entry><p /></entry><entry><p>PCB Stack-up - Type-3, 0.9mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Memory) - DDR5 - Trace Width</p></entry><entry><p>Updated Tline spec table for SODIMM 1DPC MISC signals</p></entry><entry><p>02/12/25 07:59 AM</p></entry></row><row><entry><p /></entry><entry><p>PCB Stack-up - Type-3, 0.9mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Memory) - DDR5 - Trace Width</p></entry><entry><p>Updated Tline spec for DDR5 SODIMM 1DPC</p></entry><entry><p>02/12/25 07:53 AM</p></entry></row><row><entry><p /></entry><entry><p>PCB Stack-up - Type-3, 0.9mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Memory) - DDR5 - Trace Width</p></entry><entry><p>Added SODIMM 2DPC Tline Spec</p></entry><entry><p>09/25/24 08:36 AM</p></entry></row><row><entry><p /></entry><entry><p>PCB Stack-up - Type-3, 0.9mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Memory) - DDR5 - Trace Width</p></entry><entry><p>Added SODIMM 1DPC Tline Spec</p></entry><entry><p>09/25/24 08:11 AM</p></entry></row><row><entry><p>0.6</p></entry><entry><p>PCB Stack-up - Type-3, 0.9mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Memory) - LPDDR5/x - Trace Spacing</p></entry><entry><p>Separated trace spacing column for DQ &amp; DBI for iPDS</p></entry><entry><p>07/25/25 11:49 PM</p></entry></row><row><entry><p /></entry><entry><p>PCB Stack-up - Type-3, 0.9mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Memory) - LPDDR5/x - Trace Spacing</p></entry><entry><p>Updated topology naming convention</p></entry><entry><p>02/12/25 08:18 AM</p></entry></row><row><entry><p /></entry><entry><p>PCB Stack-up - Type-3, 0.9mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Memory) - LPDDR5/x - Trace Spacing</p></entry><entry><p>Updated for NVL-Hx</p></entry><entry><p>09/25/24 07:24 AM</p></entry></row><row><entry><p /></entry><entry><p>PCB Stack-up - Type-3, 0.9mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Memory) - LPDDR5/x - Trace Width</p></entry><entry><p>TW updated along with DBI signal</p></entry><entry><p>04/29/25 01:41 PM</p></entry></row><row><entry><p /></entry><entry><p>PCB Stack-up - Type-3, 0.9mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Memory) - LPDDR5/x - Trace Width</p></entry><entry><p>Updated topology naming convention</p></entry><entry><p>02/12/25 08:17 AM</p></entry></row><row><entry><p /></entry><entry><p>PCB Stack-up - Type-3, 0.9mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Memory) - LPDDR5/x - Trace Width</p></entry><entry><p>Updated for NVL-Hx</p></entry><entry><p>09/25/24 07:20 AM</p></entry></row><row><entry><p /></entry><entry><p>PCB Stack-up - Type-3, 0.9mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Single Ended)</p></entry><entry><p>Updated Tline error due to renaming SMlink section with the removal of SMBUS</p></entry><entry><p>06/10/25 03:10 AM</p></entry></row><row><entry><p /></entry><entry><p>PCB Stack-up - Type-3, 0.9mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Single Ended)</p></entry><entry><p>Updated MS with 250um spacing for CLink IOs</p></entry><entry><p>04/25/25 08:43 AM</p></entry></row><row><entry><p /></entry><entry><p>PCB Stack-up - Type-3, 0.9mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Single Ended)</p></entry><entry><p>Renamed PROCHOT# to FORCEPR# due to pin naming change</p></entry><entry><p>01/21/25 07:19 PM</p></entry></row><row><entry><p /></entry><entry><p>PCB Stack-up - Type-3, 0.9mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Single Ended)</p></entry><entry><p>updated tline spec for SE signals (T3)</p></entry><entry><p>09/27/24 10:23 PM</p></entry></row><row><entry><p /></entry><entry><p>Power Integrity - PCH Power Rails - Documents - VCCPGPPDR - Settings</p></entry><entry><p>Replacing original document from NVL-S 1.0.1</p></entry><entry><p>05/02/25 05:53 PM</p></entry></row><row><entry><p /></entry><entry><p>Power Integrity - PCH Power Rails - Documents - VCCPGPPDR - Settings (Internal)</p></entry><entry><p>Replacing original document from NVL-S 1.0.1</p></entry><entry><p>05/02/25 05:53 PM</p></entry></row><row><entry><p /></entry><entry><p>Power Integrity - PCH Power Rails - Documents - VCCHSIO_0P85 - Settings</p></entry><entry><p>Replacing original document from NVL-S 1.3</p></entry><entry><p>08/13/25 01:45 PM</p></entry></row><row><entry><p /></entry><entry><p>Power Integrity - PCH Power Rails - Documents - VCCHSIO_0P85 - Settings (Internal)</p></entry><entry><p>Replacing original document from NVL-S 1.0.1</p></entry><entry><p>05/02/25 05:46 PM</p></entry></row><row><entry><p /></entry><entry><p>Power Integrity - PCH Power Rails - Documents - VCCA_PLL_1P25 - Settings</p></entry><entry><p>Replacing original document from NVL-S 1.0.1</p></entry><entry><p>05/02/25 05:33 PM</p></entry></row><row><entry><p /></entry><entry><p>Power Integrity - PCH Power Rails - Documents - VCCA_PLL_1P25 - Settings (Internal)</p></entry><entry><p>Replacing original document from NVL-S 1.0.1</p></entry><entry><p>05/02/25 05:34 PM</p></entry></row><row><entry><p /></entry><entry><p>Power Integrity - PCH Power Rails - Documents - VCCPRIM_1P25 - Settings</p></entry><entry><p>Replacing original document from NVL-S 1.3</p></entry><entry><p>08/25/25 07:49 PM</p></entry></row><row><entry><p /></entry><entry><p>Power Integrity - PCH Power Rails - Documents - VCCPRIM_1P25 - Settings (Internal)</p></entry><entry><p>Replacing original document from NVL-S 1.0.1</p></entry><entry><p>05/02/25 05:58 PM</p></entry></row><row><entry><p /></entry><entry><p>Power Integrity - PCH Power Rails - Documents - VCCPRIM_1P05_1P25 - Settings</p></entry><entry><p>Replacing original document from NVL-S 1.3</p></entry><entry><p>08/25/25 07:49 PM</p></entry></row><row><entry><p /></entry><entry><p>Power Integrity - PCH Power Rails - Documents - VCCPRIM_1P05_1P25 - Settings (Internal)</p></entry><entry><p>Replacing original document from NVL-S 1.0.1</p></entry><entry><p>05/02/25 05:57 PM</p></entry></row><row><entry><p /></entry><entry><p>Power Integrity - PCH Power Rails - Documents - DCPRTC - Settings</p></entry><entry><p>Replacing original document from NVL-S 1.0.1</p></entry><entry><p>05/02/25 06:10 PM</p></entry></row><row><entry><p /></entry><entry><p>Power Integrity - PCH Power Rails - Documents - DCPRTC - Settings (Internal)</p></entry><entry><p>Replacing original document from NVL-S 1.0.1</p></entry><entry><p>05/02/25 06:11 PM</p></entry></row><row><entry><p /></entry><entry><p>Power Integrity - PCH Power Rails - Documents - VCCA_XTAL_PLL_0P85 - Settings</p></entry><entry><p>Replacing original document from NVL-S 1.3</p></entry><entry><p>08/13/25 01:30 PM</p></entry></row><row><entry><p /></entry><entry><p>Power Integrity - PCH Power Rails - Documents - VCCA_XTAL_PLL_0P85 - Settings (Internal)</p></entry><entry><p>Replacing original document from NVL-S 1.0.1</p></entry><entry><p>05/02/25 05:40 PM</p></entry></row><row><entry><p /></entry><entry><p>Power Integrity - PCH Power Rails - Documents - VCCPRIM_3P3 - Settings</p></entry><entry><p>Replacing original document from NVL-S 1.0.1</p></entry><entry><p>05/02/25 05:41 PM</p></entry></row><row><entry><p /></entry><entry><p>Power Integrity - PCH Power Rails - Documents - VCCPRIM_3P3 - Settings (Internal)</p></entry><entry><p>Replacing original document from NVL-S 1.1</p></entry><entry><p>06/10/25 10:08 PM</p></entry></row><row><entry><p /></entry><entry><p>Power Integrity - PCH Power Rails - Documents - VCCRTC_PCH - Settings</p></entry><entry><p>Replacing original document from NVL-S 1.0.1</p></entry><entry><p>05/02/25 06:08 PM</p></entry></row><row><entry><p /></entry><entry><p>Power Integrity - PCH Power Rails - Documents - VCCRTC_PCH - Settings (Internal)</p></entry><entry><p>Replacing original document from NVL-S 1.0.1</p></entry><entry><p>05/02/25 06:09 PM</p></entry></row><row><entry><p /></entry><entry><p>Power Integrity - PCH Power Rails - Documents - VCCSPI - Settings</p></entry><entry><p>Replacing original document from NVL-S 1.0.1</p></entry><entry><p>05/02/25 06:07 PM</p></entry></row><row><entry><p /></entry><entry><p>Power Integrity - PCH Power Rails - Documents - VCCSPI - Settings (Internal)</p></entry><entry><p>Replacing original document from NVL-S 1.0.1</p></entry><entry><p>05/02/25 06:08 PM</p></entry></row><row><entry><p /></entry><entry><p>Power Integrity - PCH Power Rails - Documents - VCCPRIM_CORE_0P85 - Settings</p></entry><entry><p>Replacing original document from NVL-S 1.3</p></entry><entry><p>08/13/25 01:49 PM</p></entry></row><row><entry><p /></entry><entry><p>Power Integrity - PCH Power Rails - Documents - VCCPRIM_CORE_0P85 - Settings (Internal)</p></entry><entry><p>Replacing original document from NVL-S 1.0.1</p></entry><entry><p>05/02/25 06:07 PM</p></entry></row><row><entry><p /></entry><entry><p>Power Integrity - PCH Power Rails - Documents - VCCA_XTAL_PLL_1P8 - Settings</p></entry><entry><p>Replacing original document from NVL-S 1.0.1</p></entry><entry><p>05/02/25 05:01 PM</p></entry></row><row><entry><p /></entry><entry><p>Power Integrity - PCH Power Rails - Documents - VCCA_XTAL_PLL_1P8 - Settings (Internal)</p></entry><entry><p>Replacing original document from NVL-S 1.1</p></entry><entry><p>06/09/25 08:19 PM</p></entry></row><row><entry><p /></entry><entry><p>Power Integrity - PCH Power Rails - Documents - VCCDSW_3P3 - Settings</p></entry><entry><p>Replacing original document from NVL-S 1.0.1</p></entry><entry><p>05/02/25 05:43 PM</p></entry></row><row><entry><p /></entry><entry><p>Power Integrity - PCH Power Rails - Documents - VCCDSW_3P3 - Settings (Internal)</p></entry><entry><p>Replacing original document from NVL-S 1.1</p></entry><entry><p>06/10/25 10:09 PM</p></entry></row><row><entry><p /></entry><entry><p>Power Integrity - PCH Power Rails - Documents - VCCPGPPEFHK - Settings</p></entry><entry><p>Replacing original document from NVL-S 1.0.1</p></entry><entry><p>05/02/25 05:54 PM</p></entry></row><row><entry><p /></entry><entry><p>Power Integrity - PCH Power Rails - Documents - VCCPGPPEFHK - Settings (Internal)</p></entry><entry><p>Replacing original document from NVL-S 1.0.1</p></entry><entry><p>05/02/25 05:55 PM</p></entry></row><row><entry><p /></entry><entry><p>Power Integrity - PCH Power Rails - Documents - VCCPGPPI - Settings</p></entry><entry><p>Replacing original document from NVL-S 1.0.1</p></entry><entry><p>05/02/25 05:55 PM</p></entry></row><row><entry><p /></entry><entry><p>Power Integrity - PCH Power Rails - Documents - VCCPGPPI - Settings (Internal)</p></entry><entry><p>Replacing original document from NVL-S 1.0.1</p></entry><entry><p>05/02/25 05:56 PM</p></entry></row><row><entry><p /></entry><entry><p>Power Integrity - PCH Power Rails - Documents - VCCPRIM_1P8_PCH - Settings</p></entry><entry><p>Replacing original document from NVL-S 1.0.1</p></entry><entry><p>05/02/25 05:59 PM</p></entry></row><row><entry><p /></entry><entry><p>Power Integrity - PCH Power Rails - Documents - VCCPRIM_1P8_PCH - Settings (Internal)</p></entry><entry><p>Replacing original document from NVL-S 1.0.1</p></entry><entry><p>05/02/25 06:00 PM</p></entry></row><row><entry><p /></entry><entry><p>Power Integrity - PCH Power Rails - Documents - VCCAHSIOPLL_1P8 - Settings</p></entry><entry><p>Replacing original document from NVL-S 1.0.1</p></entry><entry><p>05/02/25 04:48 PM</p></entry></row><row><entry><p /></entry><entry><p>Power Integrity - PCH Power Rails - Documents - VCCAHSIOPLL_1P8 - Settings (Internal)</p></entry><entry><p>Replacing original document from NVL-S 1.1</p></entry><entry><p>06/09/25 08:18 PM</p></entry></row><row><entry><p /></entry><entry><p>Power Integrity - PCH Power Rails - Documents - VCCPGPPBC - Settings</p></entry><entry><p>Replacing original document from NVL-S 1.0.1</p></entry><entry><p>05/02/25 05:49 PM</p></entry></row><row><entry><p /></entry><entry><p>Power Integrity - PCH Power Rails - Documents - VCCPGPPBC - Settings</p></entry><entry><p>Update information for NVL PCH.  Remove old pictures</p></entry><entry><p>11/23/24 12:23 AM</p></entry></row><row><entry><p /></entry><entry><p>Power Integrity - PCH Power Rails - Documents - VCCPGPPBC - Settings (Internal)</p></entry><entry><p>Replacing original document from NVL-S 1.0.1</p></entry><entry><p>05/02/25 05:49 PM</p></entry></row><row><entry><p /></entry><entry><p>Power Integrity - PCH Power Rails - Documents - VCCPGPPA - Settings</p></entry><entry><p>Replacing original document from NVL-S 1.0.1</p></entry><entry><p>05/02/25 05:47 PM</p></entry></row><row><entry><p /></entry><entry><p>Power Integrity - PCH Power Rails - Documents - VCCPGPPA - Settings (Internal)</p></entry><entry><p>Replacing original document from NVL-S 1.0.1</p></entry><entry><p>05/02/25 05:47 PM</p></entry></row><row><entry><p /></entry><entry><p>Power Integrity - PCH Power Rails - System Configuration</p></entry><entry><p>rails </p></entry><entry><p>05/02/25 04:43 PM</p></entry></row><row><entry><p /></entry><entry><p>Power Integrity - Processor Power Rails - Documents - VDDQ LPDDR5x LPCAMM2 - Settings</p></entry><entry><p>Reference design diagrams updated</p></entry><entry><p>04/29/25 10:43 AM</p></entry></row><row><entry><p /></entry><entry><p>Power Integrity - Processor Power Rails - Documents - VDDQ LPDDR5x LPCAMM2 - Settings (Internal)</p></entry><entry><p>Decoupling solution</p></entry><entry><p>05/05/25 11:20 AM</p></entry></row><row><entry><p /></entry><entry><p>Power Integrity - Processor Power Rails - Documents - VCCPRIM_VNNAON(Type3 PCB) - Settings</p></entry><entry><p>update Rpath number and add filter pin name</p></entry><entry><p>06/12/25 09:39 PM</p></entry></row><row><entry><p /></entry><entry><p>Power Integrity - Processor Power Rails - Documents - VCCPRIM_VNNAON(Type3 PCB) - Settings</p></entry><entry><p>Updated PDBOM, and pictures for layout and PDBOM</p></entry><entry><p>03/14/25 08:04 AM</p></entry></row><row><entry><p /></entry><entry><p>Power Integrity - Processor Power Rails - Documents - VCCPRIM_VNNAON(Type3 PCB) - Settings</p></entry><entry><p>Updated PDBOM, and pictures for layout and PDBOM</p></entry><entry><p>03/14/25 08:04 AM</p></entry></row><row><entry><p /></entry><entry><p>Power Integrity - Processor Power Rails - Documents - VCCPRIM_VNNAON(Type3 PCB) - Settings</p></entry><entry><p>Updated PDBOM, and pictures for layout and PDBOM</p></entry><entry><p>03/14/25 08:04 AM</p></entry></row><row><entry><p /></entry><entry><p>Power Integrity - Processor Power Rails - Documents - VCCPRIM_VNNAON(Type3 PCB) - Settings</p></entry><entry><p>update PDBOM layout description and pics</p></entry><entry><p>02/14/25 10:59 PM</p></entry></row><row><entry><p /></entry><entry><p>Power Integrity - Processor Power Rails - Documents - VCCPRIM_VNNAON(Type3 PCB) - Settings</p></entry><entry><p>update PDBOM layout description and pics</p></entry><entry><p>02/14/25 10:59 PM</p></entry></row><row><entry><p /></entry><entry><p>Power Integrity - Processor Power Rails - Documents - VCCPRIM_VNNAON(Type3 PCB) - Settings</p></entry><entry><p>update PDBOM layout description and pics</p></entry><entry><p>02/14/25 10:59 PM</p></entry></row><row><entry><p /></entry><entry><p>Power Integrity - Processor Power Rails - Documents - VCCPRIM_VNNAON(Type3 PCB) - Settings (Internal)</p></entry><entry><p>updated RVP rec</p></entry><entry><p>05/02/25 10:52 PM</p></entry></row><row><entry><p /></entry><entry><p>Power Integrity - Processor Power Rails - Documents - VCCPRIM_VNNAON(Type3 PCB) - Settings (Internal)</p></entry><entry><p>updated RVP rec</p></entry><entry><p>05/02/25 10:52 PM</p></entry></row><row><entry><p /></entry><entry><p>Power Integrity - Processor Power Rails - Documents - VCCPRIM_VNNAON(Type3 PCB) - Settings (Internal)</p></entry><entry><p>updated RVP rec</p></entry><entry><p>05/02/25 10:52 PM</p></entry></row><row><entry><p /></entry><entry><p>Power Integrity - Processor Power Rails - Documents - VCCPRIM_VNNAON(Type3 PCB) - Settings (Internal)</p></entry><entry><p>First Version</p></entry><entry><p>03/14/25 08:15 AM</p></entry></row><row><entry><p /></entry><entry><p>Power Integrity - Processor Power Rails - Documents - VCCPRIM_VNNAON(Type3 PCB) - Settings (Internal)</p></entry><entry><p>First Version</p></entry><entry><p>03/14/25 08:15 AM</p></entry></row><row><entry><p /></entry><entry><p>Power Integrity - Processor Power Rails - Documents - VCCPRIM_VNNAON(Type3 PCB) - Settings (Internal)</p></entry><entry><p>First Version</p></entry><entry><p>03/14/25 08:15 AM</p></entry></row><row><entry><p /></entry><entry><p>Power Integrity - Processor Power Rails - Documents - VDDQ LPDDR5x MEMORY DOWN (Type4 PCB) - Settings</p></entry><entry><p>Reference layout design diagrams updated</p></entry><entry><p>04/21/25 11:51 AM</p></entry></row><row><entry><p /></entry><entry><p>Power Integrity - Processor Power Rails - Documents - VDDQ LPDDR5x MEMORY DOWN (Type4 PCB) - Settings (Internal)</p></entry><entry><p>Reference diagram updated</p></entry><entry><p>05/05/25 11:19 AM</p></entry></row><row><entry><p /></entry><entry><p>Power Integrity - Processor Power Rails - Documents - VDDQ LPDDR5x MEMORY DOWN (Type4 PCB) - Settings (Internal)</p></entry><entry><p>decoupling solution updated</p></entry><entry><p>04/21/25 11:57 AM</p></entry></row><row><entry><p /></entry><entry><p>Power Integrity - Processor Power Rails - Documents - VDD2 LPDDR5x MEMORY DOWN (Type4 PCB) - Settings</p></entry><entry><p>Decoupling solution and reference diagrams updated</p></entry><entry><p>04/21/25 11:49 AM</p></entry></row><row><entry><p /></entry><entry><p>Power Integrity - Processor Power Rails - Documents - VDD2 LPDDR5x MEMORY DOWN (Type4 PCB) - Settings (Internal)</p></entry><entry><p>reference diagrams updated</p></entry><entry><p>05/05/25 11:17 AM</p></entry></row><row><entry><p /></entry><entry><p>Power Integrity - Processor Power Rails - Documents - VDD2 LPDDR5x MEMORY DOWN (Type4 PCB) - Settings (Internal)</p></entry><entry><p>Decoupling solution updated</p></entry><entry><p>04/21/25 11:56 AM</p></entry></row><row><entry><p /></entry><entry><p>Power Integrity - Processor Power Rails - Documents - VCCRTC_PROC - Settings</p></entry><entry><p>First version</p></entry><entry><p>03/14/25 09:15 AM</p></entry></row><row><entry><p /></entry><entry><p>Power Integrity - Processor Power Rails - Documents - VCCRTC_PROC - Settings</p></entry><entry><p>firstversion</p></entry><entry><p>03/14/25 05:44 AM</p></entry></row><row><entry><p /></entry><entry><p>Power Integrity - Processor Power Rails - Documents - VCCRTC_PROC - Settings (Internal)</p></entry><entry><p>first version</p></entry><entry><p>03/14/25 05:47 AM</p></entry></row><row><entry><p /></entry><entry><p>Power Integrity - Processor Power Rails - Documents - VCCPRIM_1P8_PROC - Settings</p></entry><entry><p>Updated board/cap picture with latest layout and updated rail names</p></entry><entry><p>05/02/25 07:50 PM</p></entry></row><row><entry><p /></entry><entry><p>Power Integrity - Processor Power Rails - Documents - VCCPRIM_1P8_PROC - Settings</p></entry><entry><p>Update PDBOM, update layout picture with new BGAs and routing layer</p></entry><entry><p>02/14/25 08:59 PM</p></entry></row><row><entry><p /></entry><entry><p>Power Integrity - Processor Power Rails - Documents - VCCPRIM_1P8_PROC - Settings (Internal)</p></entry><entry><p>Added decoupling solution for RVP PPV configurations</p></entry><entry><p>03/14/25 09:00 PM</p></entry></row><row><entry><p /></entry><entry><p>Power Integrity - Processor Power Rails - Documents - VCCPRIM_1P8_PROC - Settings (Internal)</p></entry><entry><p>Not ready for rvp ppv rec</p></entry><entry><p>02/14/25 09:01 PM</p></entry></row><row><entry><p /></entry><entry><p>Power Integrity - Processor Power Rails - Documents - VDD2 LPDDR5x LPCAMM2 - Settings</p></entry><entry><p>Decoupling solution and reference designs diagrams updated</p></entry><entry><p>04/29/25 10:42 AM</p></entry></row><row><entry><p /></entry><entry><p>Power Integrity - Processor Power Rails - Documents - VDD2 LPDDR5x LPCAMM2 - Settings (Internal)</p></entry><entry><p>Reference diagram updated</p></entry><entry><p>05/05/25 11:15 AM</p></entry></row><row><entry><p /></entry><entry><p>Power Integrity - Processor Power Rails - Documents - VCCSA (Type4 PCB) - Settings</p></entry><entry><p>Change BW.PIBOM nad pic2/3</p></entry><entry><p>06/06/25 08:56 AM</p></entry></row><row><entry><p /></entry><entry><p>Power Integrity - Processor Power Rails - Documents - VCCSA (Type4 PCB) - Settings</p></entry><entry><p>Updated all</p></entry><entry><p>05/02/25 07:53 AM</p></entry></row><row><entry><p /></entry><entry><p>Power Integrity - Processor Power Rails - Documents - VCCSA (Type3 PCB) - Settings</p></entry><entry><p>Changed everything</p></entry><entry><p>06/06/25 08:41 AM</p></entry></row><row><entry><p /></entry><entry><p>Power Integrity - Processor Power Rails - Documents - VCCPRIM_VNNAON (Type4 PCB) - Settings</p></entry><entry><p>update Rpath number and add filter pin name</p></entry><entry><p>06/12/25 09:41 PM</p></entry></row><row><entry><p /></entry><entry><p>Power Integrity - Processor Power Rails - Documents - VDD2 DDR5 - Settings</p></entry><entry><p>Reference Layout Design diagrams updated</p></entry><entry><p>04/29/25 09:55 AM</p></entry></row><row><entry><p /></entry><entry><p>Power Integrity - Processor Power Rails - Documents - VDD2 DDR5 - Settings (Internal)</p></entry><entry><p>Reference diagram updated</p></entry><entry><p>05/05/25 11:13 AM</p></entry></row><row><entry><p /></entry><entry><p>Power Integrity - Processor Power Rails - Documents - VCCSA - Settings</p></entry><entry><p>Modified everything completely for Hx</p></entry><entry><p>02/14/25 06:30 AM</p></entry></row><row><entry><p /></entry><entry><p>Power Integrity - Processor Power Rails - Documents - VCCSA - Settings</p></entry><entry><p>Modified everything completely for Hx</p></entry><entry><p>02/14/25 06:30 AM</p></entry></row><row><entry><p /></entry><entry><p>Power Integrity - Processor Power Rails - Documents - VCCSA - Settings</p></entry><entry><p>Modified everything completely for Hx</p></entry><entry><p>02/14/25 06:30 AM</p></entry></row><row><entry><p /></entry><entry><p>Power Integrity - Processor Power Rails - Documents - VCCSA - Settings</p></entry><entry><p>updated pictures and decoupling</p></entry><entry><p>09/27/24 06:13 PM</p></entry></row><row><entry><p /></entry><entry><p>Power Integrity - Processor Power Rails - Documents - VCCSA - Settings</p></entry><entry><p>updated pictures and decoupling</p></entry><entry><p>09/27/24 06:13 PM</p></entry></row><row><entry><p /></entry><entry><p>Power Integrity - Processor Power Rails - Documents - VCCSA - Settings</p></entry><entry><p>updated pictures and decoupling</p></entry><entry><p>09/27/24 06:13 PM</p></entry></row><row><entry><p /></entry><entry><p>Power Integrity - Processor Power Rails - Documents - VCCSA - Settings (Internal)</p></entry><entry><p>Replacing original document from NVL-H 0.7</p></entry><entry><p>04/22/25 07:48 AM</p></entry></row><row><entry><p /></entry><entry><p>Power Integrity - Processor Power Rails - Documents - VCCSA - Settings (Internal)</p></entry><entry><p>Updated PI recommended feedback</p></entry><entry><p>03/17/25 08:52 AM</p></entry></row><row><entry><p /></entry><entry><p>Power Integrity - Processor Power Rails - Documents - VCCSA - Settings (Internal)</p></entry><entry><p>Updated all content</p></entry><entry><p>03/17/25 04:54 AM</p></entry></row><row><entry><p /></entry><entry><p>Power Integrity - Processor Power Rails - Documents - VCCSA - Settings (Internal)</p></entry><entry><p>Updated PIBOM</p></entry><entry><p>02/14/25 09:03 AM</p></entry></row><row><entry><p /></entry><entry><p>Power Integrity - Processor Power Rails - Documents - VCCPRIM_IO - Settings</p></entry><entry><p>Updated notes and PIBOMs, add design reference pictures</p></entry><entry><p>03/14/25 08:38 PM</p></entry></row><row><entry><p /></entry><entry><p>Power Integrity - Processor Power Rails - Documents - VCCPRIM_IO - Settings</p></entry><entry><p>Updated notes and PIBOMs, add design reference pictures</p></entry><entry><p>03/14/25 08:38 PM</p></entry></row><row><entry><p /></entry><entry><p>Power Integrity - Processor Power Rails - Documents - VCCPRIM_IO - Settings</p></entry><entry><p>Updated notes and PIBOMs, add design reference pictures</p></entry><entry><p>03/14/25 08:38 PM</p></entry></row><row><entry><p /></entry><entry><p>Power Integrity - Processor Power Rails - Documents - VCCPRIM_IO - Settings</p></entry><entry><p>NVL-Hx PIER 0.5</p></entry><entry><p>02/14/25 05:17 PM</p></entry></row><row><entry><p /></entry><entry><p>Power Integrity - Processor Power Rails - Documents - VCCPRIM_IO - Settings</p></entry><entry><p>NVL-Hx PIER 0.5</p></entry><entry><p>02/14/25 05:17 PM</p></entry></row><row><entry><p /></entry><entry><p>Power Integrity - Processor Power Rails - Documents - VCCPRIM_IO - Settings</p></entry><entry><p>NVL-Hx PIER 0.5</p></entry><entry><p>02/14/25 05:17 PM</p></entry></row><row><entry><p /></entry><entry><p>Power Integrity - Processor Power Rails - Documents - VCCPRIM_IO - Settings (Internal)</p></entry><entry><p>Updated coupling solution for RVP PPV, added 7343 bulk capacitors</p></entry><entry><p>03/14/25 08:49 PM</p></entry></row><row><entry><p /></entry><entry><p>Power Integrity - Processor Power Rails - Documents - VCCPRIM_IO - Settings (Internal)</p></entry><entry><p>Updated coupling solution for RVP PPV, added 7343 bulk capacitors</p></entry><entry><p>03/14/25 08:49 PM</p></entry></row><row><entry><p /></entry><entry><p>Power Integrity - Processor Power Rails - Documents - VCCPRIM_IO - Settings (Internal)</p></entry><entry><p>Updated coupling solution for RVP PPV, added 7343 bulk capacitors</p></entry><entry><p>03/14/25 08:49 PM</p></entry></row><row><entry><p /></entry><entry><p>Power Integrity - Processor Power Rails - Documents - VCCPRIM_IO - Settings (Internal)</p></entry><entry><p>NVL-Hx PIER rev0.5</p></entry><entry><p>02/14/25 05:23 PM</p></entry></row><row><entry><p /></entry><entry><p>Power Integrity - Processor Power Rails - Documents - VCCPRIM_IO - Settings (Internal)</p></entry><entry><p>NVL-Hx PIER rev0.5</p></entry><entry><p>02/14/25 05:23 PM</p></entry></row><row><entry><p /></entry><entry><p>Power Integrity - Processor Power Rails - Documents - VCCPRIM_IO - Settings (Internal)</p></entry><entry><p>NVL-Hx PIER rev0.5</p></entry><entry><p>02/14/25 05:23 PM</p></entry></row><row><entry><p /></entry><entry><p>Power Integrity - Processor Power Rails - Documents</p></entry><entry><p>Included decoupling guidance and pictures</p></entry><entry><p>09/27/24 05:53 PM</p></entry></row><row><entry><p /></entry><entry><p>Power Integrity - Processor Power Rails - Documents</p></entry><entry><p>Included decoupling guidance and pictures</p></entry><entry><p>09/27/24 05:53 PM</p></entry></row><row><entry><p /></entry><entry><p>Power Integrity - Processor Power Rails - Documents</p></entry><entry><p>Included decoupling guidance and pictures</p></entry><entry><p>09/27/24 05:53 PM</p></entry></row><row><entry><p>0.5.1</p></entry><entry><p>Power Integrity - Processor Power Rails - System Configuration</p></entry><entry><p>updated configuration mapping with the LPDDR5x LPCAMM2 VDDQ and VDD2 chapters</p></entry><entry><p>07/15/25 05:57 PM</p></entry></row><row><entry><p /></entry><entry><p>Power Integrity - Processor Power Rails - System Configuration</p></entry><entry><p>Added vccrtc_proc for T3/T4, uppdated IO rails for T4</p></entry><entry><p>05/06/25 03:42 AM</p></entry></row><row><entry><p /></entry><entry><p>Power Integrity - Processor Power Rails - System Configuration</p></entry><entry><p>Update mapping and corrected errors</p></entry><entry><p>05/05/25 04:56 PM</p></entry></row><row><entry><p /></entry><entry><p>Power Integrity - Processor Power Rails - System Configuration</p></entry><entry><p>Update Configuration</p></entry><entry><p>09/27/24 07:43 PM</p></entry></row><row><entry><p /></entry><entry><p>RCOMP - RCOMP</p></entry><entry><p>Updated RCOMP</p></entry><entry><p>05/23/25 04:43 AM</p></entry></row><row><entry><p /></entry><entry><p>RCOMP - RCOMP</p></entry><entry><p>RCOMP updated</p></entry><entry><p>05/22/25 01:07 AM</p></entry></row><row><entry><p /></entry><entry><p>RCOMP - RCOMP</p></entry><entry><p>RCOMP updated</p></entry><entry><p>05/22/25 12:56 AM</p></entry></row><row><entry><p /></entry><entry><p>RCOMP - RCOMP</p></entry><entry><p>Updated RCOMP</p></entry><entry><p>05/21/25 05:11 AM</p></entry></row><row><entry><p /></entry><entry><p>RCOMP - RCOMP</p></entry><entry><p>Updated RCOMP</p></entry><entry><p>05/21/25 04:52 AM</p></entry></row><row><entry><p /></entry><entry><p>RCOMP - RCOMP</p></entry><entry><p>Updated RCOMP</p></entry><entry><p>05/21/25 04:40 AM</p></entry></row><row><entry><p /></entry><entry><p>RCOMP - RCOMP</p></entry><entry><p>Update RCOMP</p></entry><entry><p>05/16/25 01:59 PM</p></entry></row><row><entry><p /></entry><entry><p>RCOMP - RCOMP</p></entry><entry><p>Add RCOMP</p></entry><entry><p>05/16/25 01:58 PM</p></entry></row><row><entry><p /></entry><entry><p>RCOMP - RCOMP (Internal)</p></entry><entry><p>Updated</p></entry><entry><p>05/23/25 04:34 AM</p></entry></row><row><entry><p /></entry><entry><p>RCOMP - RCOMP (Internal)</p></entry><entry><p>Updated RCOMP</p></entry><entry><p>05/23/25 04:31 AM</p></entry></row><row><entry><p /></entry><entry><p>RCOMP - RCOMP (Internal)</p></entry><entry><p>Updated RCOMP</p></entry><entry><p>05/23/25 04:12 AM</p></entry></row><row><entry><p /></entry><entry><p>RCOMP - RCOMP (Internal)</p></entry><entry><p>RCOMP updated</p></entry><entry><p>05/22/25 01:07 AM</p></entry></row><row><entry><p /></entry><entry><p>RCOMP - RCOMP (Internal)</p></entry><entry><p>RCOMP updated</p></entry><entry><p>05/22/25 01:06 AM</p></entry></row><row><entry><p /></entry><entry><p>RCOMP - RCOMP (Internal)</p></entry><entry><p>RCOMP updated</p></entry><entry><p>05/22/25 12:57 AM</p></entry></row><row><entry><p /></entry><entry><p>RCOMP - RCOMP (Internal)</p></entry><entry><p>Updated Internal RCOMP</p></entry><entry><p>05/21/25 05:02 AM</p></entry></row><row><entry><p>0.5.1</p></entry><entry><p>System Memory - DDR5 - SODIMM 2DPC Tee ClamShell (B2B) - Length Matching</p></entry><entry><p>Updated across channel CLK L/M rule</p></entry><entry><p>07/04/25 12:22 AM</p></entry></row><row><entry><p>0.5.1</p></entry><entry><p>System Memory - DDR5 - SODIMM 2DPC Tee ClamShell (B2B) - Length Matching</p></entry><entry><p>Added L/M rule for across channel CLKs</p></entry><entry><p>07/03/25 02:59 AM</p></entry></row><row><entry><p /></entry><entry><p>System Memory - DDR5 - SODIMM 2DPC Tee ClamShell (B2B) - Length Matching</p></entry><entry><p>Segment length updated</p></entry><entry><p>03/13/25 09:20 AM</p></entry></row><row><entry><p /></entry><entry><p>System Memory - DDR5 - SODIMM 2DPC Tee ClamShell (B2B) - Length Matching</p></entry><entry><p>Added DQ/CA segment L/M rule for Tee segment E1/E2</p></entry><entry><p>09/26/24 05:20 AM</p></entry></row><row><entry><p /></entry><entry><p>System Memory - DDR5 - SODIMM 2DPC Tee ClamShell (B2B) - Length Matching</p></entry><entry><p>Add length matching table for SODIMM 2DPC</p></entry><entry><p>09/25/24 05:38 AM</p></entry></row><row><entry><p>0.5.1</p></entry><entry><p>System Memory - DDR5 - SODIMM 1DPC - Length Matching</p></entry><entry><p>Updated across channel CLK L/M rule</p></entry><entry><p>07/04/25 12:21 AM</p></entry></row><row><entry><p>0.5.1</p></entry><entry><p>System Memory - DDR5 - SODIMM 1DPC - Length Matching</p></entry><entry><p>Added L/M rule for across channel CLKs</p></entry><entry><p>07/03/25 02:58 AM</p></entry></row><row><entry><p /></entry><entry><p>System Memory - DDR5 - SODIMM 1DPC - Length Matching</p></entry><entry><p>Updated L/M rules</p></entry><entry><p>02/12/25 08:39 AM</p></entry></row><row><entry><p /></entry><entry><p>System Memory - DDR5 - SODIMM 1DPC - Length Matching</p></entry><entry><p>Add L/M rules for SODIMM 1DPC</p></entry><entry><p>09/24/24 11:17 PM</p></entry></row></tbody></tgroup></table></body></topic>