/*

Xilinx Vivado v2020.1 (64-bit) [Major: 2020, Minor: 1]
SW Build: 2902540 on Wed May 27 19:54:49 MDT 2020
IP Build: 2902112 on Wed May 27 22:43:36 MDT 2020

Process ID (PID): 17736
License: Customer

Current time: 	Tue Jul 18 13:58:33 JST 2023
Time zone: 	Japan Standard Time (Asia/Tokyo)

OS: Windows 10
OS Version: 10.0
OS Architecture: amd64
Available processors (cores): 8

Screen size: 1920x1080
Screen resolution (DPI): 150
Available screens: 2
Default font: family=Segoe UI,name=Segoe UI,style=plain,size=18

Java version: 	9.0.4 64-bit
Java home: 	C:/Xilinx/Vivado/2020.1/tps/win64/jre9.0.4
Java executable location: 	C:/Xilinx/Vivado/2020.1/tps/win64/jre9.0.4/bin/java.exe
Java initial memory (-Xms): 	128 MB
Java maximum memory (-Xmx):	 3 GB


User name: 	Ian
User home directory: C:/Users/Ian
User working directory: C:/Users/Ian/Desktop/OIST/RedPitaya/RedPitaya-FilterTest
User country: 	US
User language: 	en
User locale: 	en_US

RDI_BASEROOT: C:/Xilinx/Vivado
HDI_APPROOT: C:/Xilinx/Vivado/2020.1
RDI_DATADIR: C:/Xilinx/Vivado/2020.1/data
RDI_BINDIR: C:/Xilinx/Vivado/2020.1/bin

Vivado preferences file location: C:/Users/Ian/AppData/Roaming/Xilinx/Vivado/2020.1/vivado.xml
Vivado preferences directory: C:/Users/Ian/AppData/Roaming/Xilinx/Vivado/2020.1/
Vivado layouts directory: C:/Users/Ian/AppData/Roaming/Xilinx/Vivado/2020.1/data/layouts
PlanAhead jar file location: 	C:/Xilinx/Vivado/2020.1/lib/classes/planAhead.jar
Vivado log file location: 	C:/Users/Ian/Desktop/OIST/RedPitaya/RedPitaya-FilterTest/vivado.log
Vivado journal file location: 	C:/Users/Ian/Desktop/OIST/RedPitaya/RedPitaya-FilterTest/vivado.jou
Engine tmp dir: 	C:/Users/Ian/Desktop/OIST/RedPitaya/RedPitaya-FilterTest/prj/v0.94/.Xil/Vivado-17736-DESKTOP-UF70E69

Xilinx Environment Variables
----------------------------
XILINX: C:/Xilinx/Vivado/2020.1/ids_lite/ISE
XILINX_DSP: C:/Xilinx/Vivado/2020.1/ids_lite/ISE
XILINX_PLANAHEAD: C:/Xilinx/Vivado/2020.1
XILINX_VIVADO: C:/Xilinx/Vivado/2020.1
XILINX_VIVADO_HLS: C:/Xilinx/Vivado/2020.1


GUI allocated memory:	209 MB
GUI max memory:		3,072 MB
Engine allocated memory: 929 MB

Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

*/

// TclEventType: START_GUI
// Tcl Message: start_gui 
// TclEventType: START_PROGRESS_DIALOG
// bz (cs):  Sourcing Tcl script 'red_pitaya_vivado_project_Z10.tcl' : addNotify
// Tcl Message: source red_pitaya_vivado_project_Z10.tcl 
// Tcl Message: # set prj_name [lindex $argv 0] # set prj_defs [lindex $argv 1] # puts "Project name: $prj_name" 
// Tcl Message: Project name: v0.94 
// Tcl Message: # puts "Defines: $prj_defs" 
// Tcl Message: Defines:  
// Tcl Message: # cd prj/$prj_name # set path_brd ../../brd # set path_rtl rtl # set path_ip  ip # set path_bd  project/redpitaya.srcs/sources_1/bd/system/hdl # set path_sdc ../../sdc # set path_sdc_prj sdc # set_param board.repoPaths [list $path_brd] # set_param iconstr.diffPairPulltype {opposite} 
// TclEventType: DEBUG_PROBE_SET_CHANGE
// TclEventType: FILE_SET_NEW
// Tcl Message: # set part xc7z010clg400-1 # create_project -part $part -force redpitaya ./project 
// TclEventType: RUN_ADD
// TclEventType: RUN_CURRENT
// TclEventType: PROJECT_DASHBOARD_NEW
// TclEventType: PROJECT_DASHBOARD_GADGET_NEW
// TclEventType: PROJECT_DASHBOARD_GADGET_CHANGE
// TclEventType: PROJECT_DASHBOARD_GADGET_NEW
// TclEventType: PROJECT_DASHBOARD_GADGET_CHANGE
// TclEventType: PROJECT_DASHBOARD_GADGET_NEW
// TclEventType: PROJECT_DASHBOARD_GADGET_CHANGE
// TclEventType: PROJECT_DASHBOARD_GADGET_NEW
// TclEventType: PROJECT_DASHBOARD_GADGET_CHANGE
// TclEventType: PROJECT_DASHBOARD_GADGET_NEW
// TclEventType: PROJECT_DASHBOARD_GADGET_CHANGE
// TclEventType: PROJECT_DASHBOARD_GADGET_NEW
// TclEventType: PROJECT_DASHBOARD_GADGET_CHANGE
// TclEventType: PROJECT_NEW
// Tcl Message: INFO: [IP_Flow 19-234] Refreshing IP repositories INFO: [IP_Flow 19-1704] No user IP repositories specified 
// TclEventType: PROJECT_NEW
// [GUI Memory]: 117 MB (+119871kb) [00:00:10]
// [Engine Memory]: 929 MB (+822991kb) [00:00:10]
// [GUI Memory]: 136 MB (+14275kb) [00:00:10]
// WARNING: HEventQueue.dispatchEvent() is taking  2955 ms.
// TclEventType: FILE_SET_OPTIONS_CHANGE
// Tcl Message: INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.1/data/ip'. 
// HMemoryUtils.trashcanNow. Engine heap size: 929 MB. GUI used memory: 86 MB. Current time: 7/18/23, 1:58:33 PM JST
// TclEventType: FILE_SET_OPTIONS_CHANGE
// TclEventType: FILE_SET_CHANGE
// TclEventType: LOAD_FEATURE
// Tcl Message: create_project: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1025.156 ; gain = 0.000 
// Tcl Message: INFO: [BD::TCL 103-2003] Currently there is no design <system> in project, so creating one... 
// TclEventType: RSB_CHANGE_CURRENT_DIAGRAM
// TclEventType: RSB_SAVE_DIAGRAM
// TclEventType: RSB_LOCK_CHANGE
// TclEventType: FILE_SET_CHANGE
// TclEventType: RSB_LOCK_CHANGE
// TclEventType: RSB_SAVE_DIAGRAM
// TclEventType: RSB_OPEN_DIAGRAM
// WARNING: HEventQueue.dispatchEvent() is taking  1739 ms.
// Tcl Message: Wrote  : <C:\Users\Ian\Desktop\OIST\RedPitaya\RedPitaya-FilterTest\prj\v0.94\project\redpitaya.srcs\sources_1\bd\system\system.bd>  
closeView(PAResourceOtoP.PAViews_PROJECT_SUMMARY, "Project Summary"); // v
// TclEventType: RSB_REMOVE_ADDRNETWORK
// Tcl Message: INFO: [BD::TCL 103-2004] Making design <system> as current_bd_design. 
// Tcl Message: ## common::send_gid_msg -ssname BD::TCL -id 2005 -severity "INFO" "Currently the variable <design_name> is equal to \"$design_name\"." 
// Tcl Message: INFO: [BD::TCL 103-2005] Currently the variable <design_name> is equal to "system". 
// Tcl Message: INFO: [BD::TCL 103-2011] Checking if the following IPs exist in the project's IP catalog:   xilinx.com:ip:axi_protocol_converter:2.1 xilinx.com:ip:proc_sys_reset:5.0 xilinx.com:ip:processing_system7:5.5 xilinx.com:ip:xadc_wiz:3.3 xilinx.com:ip:xlconstant:1.1  . 
// TclEventType: RSB_REMOVE_ADDRNETWORK
// TclEventType: RSB_INSERT_ADDRNETWORK
// TclEventType: RSB_ADD_OBJECT
// TclEventType: RSB_REMOVE_ADDRNETWORK
// TclEventType: RSB_INSERT_ADDRNETWORK
// TclEventType: RSB_ADD_OBJECT
// TclEventType: RSB_REMOVE_ADDRNETWORK
// TclEventType: RSB_INSERT_ADDRNETWORK
// TclEventType: RSB_ADD_OBJECT
// TclEventType: RSB_REMOVE_ADDRNETWORK
// TclEventType: RSB_INSERT_ADDRNETWORK
// TclEventType: RSB_ADD_OBJECT
// TclEventType: LOAD_FEATURE
// TclEventType: RSB_PROPERTY_CHANGE
// TclEventType: RSB_REMOVE_ADDRNETWORK
// TclEventType: RSB_INSERT_ADDRNETWORK
// TclEventType: RSB_ADD_OBJECT
// TclEventType: RSB_REMOVE_ADDRNETWORK
// TclEventType: RSB_INSERT_ADDRNETWORK
// TclEventType: RSB_ADD_OBJECT
// TclEventType: RSB_PROPERTY_CHANGE
// TclEventType: RSB_REMOVE_ADDRNETWORK
// TclEventType: RSB_INSERT_ADDRNETWORK
// TclEventType: RSB_ADD_OBJECT
// TclEventType: RSB_PROPERTY_CHANGE
// TclEventType: RSB_REMOVE_ADDRNETWORK
// TclEventType: RSB_INSERT_ADDRNETWORK
// TclEventType: RSB_ADD_OBJECT
// TclEventType: RSB_PROPERTY_CHANGE
// TclEventType: RSB_REMOVE_ADDRNETWORK
// TclEventType: RSB_INSERT_ADDRNETWORK
// TclEventType: RSB_ADD_OBJECT
// TclEventType: RSB_PROPERTY_CHANGE
// TclEventType: RSB_REMOVE_ADDRNETWORK
// TclEventType: RSB_INSERT_ADDRNETWORK
// TclEventType: RSB_ADD_OBJECT
// TclEventType: RSB_REMOVE_ADDRNETWORK
// TclEventType: RSB_INSERT_ADDRNETWORK
// TclEventType: RSB_ADD_OBJECT
// TclEventType: RSB_REMOVE_ADDRNETWORK
// TclEventType: RSB_INSERT_ADDRNETWORK
// TclEventType: RSB_ADD_OBJECT
// TclEventType: RSB_REMOVE_ADDRNETWORK
// TclEventType: RSB_INSERT_ADDRNETWORK
// TclEventType: RSB_ADD_OBJECT
// TclEventType: RSB_REMOVE_ADDRNETWORK
// TclEventType: RSB_INSERT_ADDRNETWORK
// TclEventType: RSB_ADD_OBJECT
// TclEventType: RSB_PROPERTY_CHANGE
// TclEventType: RSB_ADD_OBJECT
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: RSB_REMOVE_ADDRNETWORK
// TclEventType: RSB_INSERT_ADDRNETWORK
// TclEventType: FILE_SET_CHANGE
// TclEventType: RSB_REMOVE_ADDRNETWORK
// TclEventType: RSB_INSERT_ADDRNETWORK
// TclEventType: RSB_PROPERTY_CHANGE
// TclEventType: RSB_REMOVE_ADDRNETWORK
// TclEventType: RSB_INSERT_ADDRNETWORK
// TclEventType: RSB_PROPERTY_CHANGE
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: RSB_ADD_OBJECT
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: RSB_REMOVE_ADDRNETWORK
// TclEventType: RSB_INSERT_ADDRNETWORK
// TclEventType: FILE_SET_CHANGE
// TclEventType: RSB_REMOVE_ADDRNETWORK
// TclEventType: RSB_INSERT_ADDRNETWORK
// TclEventType: RSB_PROPERTY_CHANGE
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: RSB_ADD_OBJECT
// TclEventType: RSB_REMOVE_ADDRNETWORK
// TclEventType: RSB_INSERT_ADDRNETWORK
// TclEventType: RSB_PROPERTY_CHANGE
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: RSB_REMOVE_ADDRNETWORK
// TclEventType: RSB_INSERT_ADDRNETWORK
// TclEventType: FILE_SET_CHANGE
// TclEventType: RSB_REMOVE_ADDRNETWORK
// TclEventType: RSB_INSERT_ADDRNETWORK
// TclEventType: RSB_PROPERTY_CHANGE
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: RSB_ADD_OBJECT
// TclEventType: RSB_REMOVE_ADDRNETWORK
// TclEventType: RSB_INSERT_ADDRNETWORK
// TclEventType: RSB_PROPERTY_CHANGE
// Tcl Message: INFO: [Device 21-403] Loading part xc7z010clg400-1 
// HMemoryUtils.trashcanNow. Engine heap size: 1,017 MB. GUI used memory: 89 MB. Current time: 7/18/23, 1:58:52 PM JST
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: RSB_REMOVE_ADDRNETWORK
// TclEventType: RSB_INSERT_ADDRNETWORK
// TclEventType: FILE_SET_CHANGE
// TclEventType: RSB_REMOVE_ADDRNETWORK
// TclEventType: RSB_INSERT_ADDRNETWORK
// TclEventType: RSB_REMOVE_ADDRNETWORK
// TclEventType: RSB_INSERT_ADDRNETWORK
// TclEventType: RSB_PROPERTY_CHANGE
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: RSB_ADD_OBJECT
// [Engine Memory]: 1,038 MB (+65573kb) [00:00:33]
// TclEventType: RSB_REMOVE_ADDRNETWORK
// TclEventType: RSB_INSERT_ADDRNETWORK
// TclEventType: RSB_PROPERTY_CHANGE
// Tcl Message: create_bd_cell: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1140.188 ; gain = 115.031 
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: RSB_REMOVE_ADDRNETWORK
// TclEventType: RSB_INSERT_ADDRNETWORK
// TclEventType: FILE_SET_CHANGE
// TclEventType: RSB_REMOVE_ADDRNETWORK
// TclEventType: RSB_INSERT_ADDRNETWORK
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: RSB_ADD_OBJECT
// TclEventType: RSB_REMOVE_ADDRNETWORK
// TclEventType: RSB_INSERT_ADDRNETWORK
// TclEventType: RSB_REMOVE_ADDRNETWORK
// TclEventType: RSB_INSERT_ADDRNETWORK
// TclEventType: RSB_REMOVE_ADDRNETWORK
// TclEventType: RSB_INSERT_ADDRNETWORK
// TclEventType: RSB_CONNECTION_CHANGE
// TclEventType: RSB_REMOVE_ADDRNETWORK
// TclEventType: RSB_INSERT_ADDRNETWORK
// TclEventType: RSB_REMOVE_ADDRNETWORK
// TclEventType: RSB_INSERT_ADDRNETWORK
// TclEventType: RSB_REMOVE_ADDRNETWORK
// TclEventType: RSB_INSERT_ADDRNETWORK
// TclEventType: RSB_CONNECTION_CHANGE
// TclEventType: RSB_REMOVE_ADDRNETWORK
// TclEventType: RSB_INSERT_ADDRNETWORK
// TclEventType: RSB_REMOVE_ADDRNETWORK
// TclEventType: RSB_INSERT_ADDRNETWORK
// TclEventType: RSB_REMOVE_ADDRNETWORK
// TclEventType: RSB_INSERT_ADDRNETWORK
// TclEventType: RSB_CONNECTION_CHANGE
// TclEventType: RSB_REMOVE_ADDRNETWORK
// TclEventType: RSB_INSERT_ADDRNETWORK
// TclEventType: RSB_REMOVE_ADDRNETWORK
// TclEventType: RSB_INSERT_ADDRNETWORK
// TclEventType: RSB_REMOVE_ADDRNETWORK
// TclEventType: RSB_INSERT_ADDRNETWORK
// TclEventType: RSB_CONNECTION_CHANGE
// TclEventType: RSB_REMOVE_ADDRNETWORK
// TclEventType: RSB_INSERT_ADDRNETWORK
// TclEventType: RSB_REMOVE_ADDRNETWORK
// TclEventType: RSB_INSERT_ADDRNETWORK
// TclEventType: RSB_REMOVE_ADDRNETWORK
// TclEventType: RSB_INSERT_ADDRNETWORK
// TclEventType: RSB_CONNECTION_CHANGE
// TclEventType: RSB_REMOVE_ADDRNETWORK
// TclEventType: RSB_INSERT_ADDRNETWORK
// TclEventType: RSB_REMOVE_ADDRNETWORK
// TclEventType: RSB_INSERT_ADDRNETWORK
// TclEventType: RSB_REMOVE_ADDRNETWORK
// TclEventType: RSB_INSERT_ADDRNETWORK
// TclEventType: RSB_CONNECTION_CHANGE
// TclEventType: RSB_REMOVE_ADDRNETWORK
// TclEventType: RSB_INSERT_ADDRNETWORK
// TclEventType: RSB_REMOVE_ADDRNETWORK
// TclEventType: RSB_INSERT_ADDRNETWORK
// TclEventType: RSB_REMOVE_ADDRNETWORK
// TclEventType: RSB_INSERT_ADDRNETWORK
// TclEventType: RSB_CONNECTION_CHANGE
// TclEventType: RSB_REMOVE_ADDRNETWORK
// TclEventType: RSB_INSERT_ADDRNETWORK
// TclEventType: RSB_REMOVE_ADDRNETWORK
// TclEventType: RSB_INSERT_ADDRNETWORK
// TclEventType: RSB_REMOVE_ADDRNETWORK
// TclEventType: RSB_INSERT_ADDRNETWORK
// TclEventType: RSB_CONNECTION_CHANGE
// TclEventType: RSB_REMOVE_ADDRNETWORK
// TclEventType: RSB_INSERT_ADDRNETWORK
// TclEventType: RSB_REMOVE_ADDRNETWORK
// TclEventType: RSB_INSERT_ADDRNETWORK
// TclEventType: RSB_REMOVE_ADDRNETWORK
// TclEventType: RSB_INSERT_ADDRNETWORK
// TclEventType: RSB_CONNECTION_CHANGE
// TclEventType: RSB_REMOVE_ADDRNETWORK
// TclEventType: RSB_INSERT_ADDRNETWORK
// TclEventType: RSB_REMOVE_ADDRNETWORK
// TclEventType: RSB_INSERT_ADDRNETWORK
// TclEventType: RSB_REMOVE_ADDRNETWORK
// TclEventType: RSB_INSERT_ADDRNETWORK
// TclEventType: RSB_CONNECTION_CHANGE
// TclEventType: RSB_REMOVE_ADDRNETWORK
// TclEventType: RSB_INSERT_ADDRNETWORK
// TclEventType: RSB_REMOVE_ADDRNETWORK
// TclEventType: RSB_INSERT_ADDRNETWORK
// TclEventType: RSB_REMOVE_ADDRNETWORK
// TclEventType: RSB_INSERT_ADDRNETWORK
// TclEventType: RSB_CONNECTION_CHANGE
// TclEventType: RSB_REMOVE_ADDRNETWORK
// TclEventType: RSB_INSERT_ADDRNETWORK
// TclEventType: RSB_REMOVE_ADDRNETWORK
// TclEventType: RSB_INSERT_ADDRNETWORK
// TclEventType: RSB_REMOVE_ADDRNETWORK
// TclEventType: RSB_INSERT_ADDRNETWORK
// TclEventType: RSB_CONNECTION_CHANGE
// TclEventType: RSB_REMOVE_ADDRNETWORK
// TclEventType: RSB_INSERT_ADDRNETWORK
// TclEventType: RSB_REMOVE_ADDRNETWORK
// TclEventType: RSB_INSERT_ADDRNETWORK
// TclEventType: RSB_REMOVE_ADDRNETWORK
// TclEventType: RSB_INSERT_ADDRNETWORK
// TclEventType: RSB_CONNECTION_CHANGE
// TclEventType: RSB_REMOVE_ADDRNETWORK
// TclEventType: RSB_INSERT_ADDRNETWORK
// TclEventType: RSB_REMOVE_ADDRNETWORK
// TclEventType: RSB_INSERT_ADDRNETWORK
// TclEventType: RSB_REMOVE_ADDRNETWORK
// TclEventType: RSB_INSERT_ADDRNETWORK
// TclEventType: RSB_CONNECTION_CHANGE
// TclEventType: RSB_REMOVE_ADDRNETWORK
// TclEventType: RSB_INSERT_ADDRNETWORK
// TclEventType: RSB_REMOVE_ADDRNETWORK
// TclEventType: RSB_INSERT_ADDRNETWORK
// TclEventType: RSB_REMOVE_ADDRNETWORK
// TclEventType: RSB_INSERT_ADDRNETWORK
// TclEventType: RSB_CONNECTION_CHANGE
// TclEventType: RSB_REMOVE_ADDRNETWORK
// TclEventType: RSB_INSERT_ADDRNETWORK
// TclEventType: RSB_REMOVE_ADDRNETWORK
// TclEventType: RSB_INSERT_ADDRNETWORK
// TclEventType: RSB_REMOVE_ADDRNETWORK
// TclEventType: RSB_INSERT_ADDRNETWORK
// TclEventType: RSB_CONNECTION_CHANGE
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: MSGMGR_REFRESH_MSG
// TclEventType: RSB_PARAM_PROP
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: RSB_PARAM_PROP
// TclEventType: RSB_SAVE_DIAGRAM
// TclEventType: FILE_SET_CHANGE
// TclEventType: RSB_SAVE_DIAGRAM
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: RSB_SAVE_DIAGRAM
// TclEventType: FILE_SET_CHANGE
// TclEventType: RSB_SAVE_DIAGRAM
// TclEventType: RSB_SCRIPT_TASK
// Tcl Message: Wrote  : <C:\Users\Ian\Desktop\OIST\RedPitaya\RedPitaya-FilterTest\prj\v0.94\project\redpitaya.srcs\sources_1\bd\system\system.bd>  Wrote  : <C:/Users/Ian/Desktop/OIST/RedPitaya/RedPitaya-FilterTest/prj/v0.94/project/redpitaya.srcs/sources_1/bd/system/ui/bd_c954508f.ui>  
// Tcl Message: # generate_target all [get_files    system.bd] 
// Tcl Message: VHDL Output written to : C:/Users/Ian/Desktop/OIST/RedPitaya/RedPitaya-FilterTest/prj/v0.94/project/redpitaya.srcs/sources_1/bd/system/synth/system.v VHDL Output written to : C:/Users/Ian/Desktop/OIST/RedPitaya/RedPitaya-FilterTest/prj/v0.94/project/redpitaya.srcs/sources_1/bd/system/sim/system.v VHDL Output written to : C:/Users/Ian/Desktop/OIST/RedPitaya/RedPitaya-FilterTest/prj/v0.94/project/redpitaya.srcs/sources_1/bd/system/hdl/system_wrapper.v 
// TclEventType: FILE_SET_CHANGE
// Tcl Message: INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_protocol_converter_0 . INFO: [BD 41-1029] Generation completed for the IP Integrator block proc_sys_reset . 
// TclEventType: FILE_SET_CHANGE
// Tcl Message: INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7 . 
// TclEventType: FILE_SET_CHANGE
// Tcl Message: INFO: [BD 41-1029] Generation completed for the IP Integrator block xadc . INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant . 
// Tcl Message: Exporting to file C:/Users/Ian/Desktop/OIST/RedPitaya/RedPitaya-FilterTest/prj/v0.94/project/redpitaya.srcs/sources_1/bd/system/hw_handoff/system.hwh Generated Block Design Tcl file C:/Users/Ian/Desktop/OIST/RedPitaya/RedPitaya-FilterTest/prj/v0.94/project/redpitaya.srcs/sources_1/bd/system/hw_handoff/system_bd.tcl Generated Hardware Definition File C:/Users/Ian/Desktop/OIST/RedPitaya/RedPitaya-FilterTest/prj/v0.94/project/redpitaya.srcs/sources_1/bd/system/synth/system.hwdef 
// Tcl Message: generate_target: Time (s): cpu = 00:00:42 ; elapsed = 00:00:54 . Memory (MB): peak = 1185.461 ; gain = 45.273 
// TclEventType: FILE_SET_CHANGE
// [GUI Memory]: 148 MB (+5120kb) [00:01:30]
// Tcl Message: # add_files                         ../../$path_rtl # add_files                         $path_rtl # add_files                         $path_bd # add_files -fileset constrs_1      $path_sdc/red_pitaya.xdc # add_files -fileset constrs_1      $path_sdc_prj/red_pitaya.xdc # import_files -force 
// Tcl Message: INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'constrs_1' INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'sources_1' 
// TclEventType: FILE_SET_CHANGE
// TclEventType: FILE_SET_OPTIONS_CHANGE
// Tcl Message: # set_property top red_pitaya_top [current_fileset] # update_compile_order -fileset sources_1 
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: STOP_PROGRESS_DIALOG
// Elapsed time: 73 seconds
dismissDialog("Sourcing Tcl script 'red_pitaya_vivado_project_Z10.tcl'"); // bz (cs)
// Tcl Command: 'rdi::info_commands {device::*}'
// Tcl Command: 'rdi::info_commands {debug::*}'
// Tcl Command: 'rdi::info_commands {*}'
// [GUI Memory]: 156 MB (+1121kb) [00:01:38]
// [Engine Memory]: 1,097 MB (+6978kb) [00:01:39]
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// Tcl Message: update_compile_order -fileset sources_1 
// HMemoryUtils.trashcanNow. Engine heap size: 1,097 MB. GUI used memory: 105 MB. Current time: 7/18/23, 2:00:03 PM JST
// Elapsed time: 67 seconds
selectTab((HResource) null, (HResource) null, "Sources", 0); // aL (aI, cs)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, red_pitaya_top (red_pitaya_top.sv)]", 1, true); // B (F, cs) - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, red_pitaya_top (red_pitaya_top.sv)]", 1, true, false, false, false, false, true); // B (F, cs) - Double Click - Node
collapseTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, RTL Analysis, Open Elaborated Design]", 12); // u (J, cs)
expandTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, RTL Analysis, Open Elaborated Design]", 12); // u (J, cs)
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, RTL Analysis, Open Elaborated Design, Schematic]", 15, false); // u (J, cs)
// A (cs): Elaborate Design: addNotify
selectButton(RDIResource.BaseDialog_OK, "OK"); // a (A)
// bz (cs):  Open Elaborated Design : addNotify
// TclEventType: FILE_SET_NEW
dismissDialog("Elaborate Design"); // A (cs)
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: RUN_ADD
// TclEventType: FILE_SET_NEW
// TclEventType: FILE_SET_CHANGE
// TclEventType: RUN_ADD
// Tcl Message: create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/Ian/Desktop/OIST/RedPitaya/RedPitaya-FilterTest/prj/v0.94/project/redpitaya.srcs/sources_1/bd/system/system.bd] 
// TclEventType: RUN_ADD
// TclEventType: FILE_SET_NEW
// TclEventType: FILE_SET_CHANGE
// TclEventType: RUN_ADD
// TclEventType: FILE_SET_NEW
// TclEventType: FILE_SET_CHANGE
// TclEventType: RUN_ADD
// TclEventType: FILE_SET_CHANGE
// TclEventType: RUN_LAUNCH
// Tcl Message: launch_runs system_axi_protocol_converter_0_0_synth_1 
// TclEventType: RUN_MODIFY
// Tcl Message: [Tue Jul 18 14:01:19 2023] Launched system_axi_protocol_converter_0_0_synth_1... Run output will be captured here: C:/Users/Ian/Desktop/OIST/RedPitaya/RedPitaya-FilterTest/prj/v0.94/project/redpitaya.runs/system_axi_protocol_converter_0_0_synth_1/runme.log 
// TclEventType: RUN_STATUS_CHANGE
// Tcl Message: wait_on_run system_axi_protocol_converter_0_0_synth_1 
// Tcl Message: [Tue Jul 18 14:01:19 2023] Waiting for system_axi_protocol_converter_0_0_synth_1 to finish... 
// TclEventType: RUN_STATUS_CHANGE
// Tcl Message: [Tue Jul 18 14:01:24 2023] Waiting for system_axi_protocol_converter_0_0_synth_1 to finish... 
// Tcl Message: [Tue Jul 18 14:01:29 2023] Waiting for system_axi_protocol_converter_0_0_synth_1 to finish... 
// Tcl Message: [Tue Jul 18 14:01:34 2023] Waiting for system_axi_protocol_converter_0_0_synth_1 to finish... 
// Tcl Message: [Tue Jul 18 14:01:44 2023] Waiting for system_axi_protocol_converter_0_0_synth_1 to finish... 
// Tcl Message: [Tue Jul 18 14:01:54 2023] Waiting for system_axi_protocol_converter_0_0_synth_1 to finish... 
// Tcl Message: [Tue Jul 18 14:02:04 2023] Waiting for system_axi_protocol_converter_0_0_synth_1 to finish... 
// Tcl Message: [Tue Jul 18 14:02:14 2023] Waiting for system_axi_protocol_converter_0_0_synth_1 to finish... 
// TclEventType: RUN_COMPLETED
// TclEventType: RUN_STATUS_CHANGE
// TclEventType: RUN_STEP_COMPLETED
// Tcl Message: [Tue Jul 18 14:02:19 2023] system_axi_protocol_converter_0_0_synth_1 finished 
// Tcl Message: wait_on_run: Time (s): cpu = 00:00:02 ; elapsed = 00:01:00 . Memory (MB): peak = 1249.785 ; gain = 0.000 
// TclEventType: FILE_SET_CHANGE
// TclEventType: RUN_LAUNCH
// TclEventType: RUN_MODIFY
// Tcl Message: launch_runs system_proc_sys_reset_0_synth_1 
// Tcl Message: [Tue Jul 18 14:02:19 2023] Launched system_proc_sys_reset_0_synth_1... Run output will be captured here: C:/Users/Ian/Desktop/OIST/RedPitaya/RedPitaya-FilterTest/prj/v0.94/project/redpitaya.runs/system_proc_sys_reset_0_synth_1/runme.log 
// TclEventType: RUN_STATUS_CHANGE
// Tcl Message: wait_on_run system_proc_sys_reset_0_synth_1 
// Tcl Message: [Tue Jul 18 14:02:20 2023] Waiting for system_proc_sys_reset_0_synth_1 to finish... 
// TclEventType: RUN_STATUS_CHANGE
// Tcl Message: [Tue Jul 18 14:02:25 2023] Waiting for system_proc_sys_reset_0_synth_1 to finish... 
// Tcl Message: [Tue Jul 18 14:02:30 2023] Waiting for system_proc_sys_reset_0_synth_1 to finish... 
// Tcl Message: [Tue Jul 18 14:02:35 2023] Waiting for system_proc_sys_reset_0_synth_1 to finish... 
// Tcl Message: [Tue Jul 18 14:02:45 2023] Waiting for system_proc_sys_reset_0_synth_1 to finish... 
// Tcl Message: [Tue Jul 18 14:02:55 2023] Waiting for system_proc_sys_reset_0_synth_1 to finish... 
// TclEventType: RUN_COMPLETED
// TclEventType: RUN_STATUS_CHANGE
// TclEventType: RUN_STEP_COMPLETED
// Tcl Message: [Tue Jul 18 14:03:05 2023] Waiting for system_proc_sys_reset_0_synth_1 to finish... 
// Tcl Message: [Tue Jul 18 14:03:05 2023] system_proc_sys_reset_0_synth_1 finished 
// Tcl Message: wait_on_run: Time (s): cpu = 00:00:00 ; elapsed = 00:00:45 . Memory (MB): peak = 1249.785 ; gain = 0.000 
// TclEventType: FILE_SET_CHANGE
// TclEventType: RUN_LAUNCH
// TclEventType: RUN_MODIFY
// Tcl Message: launch_runs system_processing_system7_0_synth_1 
// Tcl Message: [Tue Jul 18 14:03:05 2023] Launched system_processing_system7_0_synth_1... Run output will be captured here: C:/Users/Ian/Desktop/OIST/RedPitaya/RedPitaya-FilterTest/prj/v0.94/project/redpitaya.runs/system_processing_system7_0_synth_1/runme.log 
// TclEventType: RUN_STATUS_CHANGE
// Tcl Message: wait_on_run system_processing_system7_0_synth_1 
// Tcl Message: [Tue Jul 18 14:03:05 2023] Waiting for system_processing_system7_0_synth_1 to finish... 
// TclEventType: RUN_STATUS_CHANGE
// Tcl Message: [Tue Jul 18 14:03:10 2023] Waiting for system_processing_system7_0_synth_1 to finish... 
// Tcl Message: [Tue Jul 18 14:03:15 2023] Waiting for system_processing_system7_0_synth_1 to finish... 
// Tcl Message: [Tue Jul 18 14:03:20 2023] Waiting for system_processing_system7_0_synth_1 to finish... 
// Tcl Message: [Tue Jul 18 14:03:30 2023] Waiting for system_processing_system7_0_synth_1 to finish... 
// Tcl Message: [Tue Jul 18 14:03:40 2023] Waiting for system_processing_system7_0_synth_1 to finish... 
// Tcl Message: [Tue Jul 18 14:03:51 2023] Waiting for system_processing_system7_0_synth_1 to finish... 
// TclEventType: RUN_COMPLETED
// TclEventType: RUN_STATUS_CHANGE
// TclEventType: RUN_STEP_COMPLETED
// Tcl Message: [Tue Jul 18 14:03:56 2023] system_processing_system7_0_synth_1 finished 
// Tcl Message: wait_on_run: Time (s): cpu = 00:00:01 ; elapsed = 00:00:50 . Memory (MB): peak = 1249.785 ; gain = 0.000 
// TclEventType: FILE_SET_CHANGE
// TclEventType: RUN_LAUNCH
// TclEventType: RUN_MODIFY
// TclEventType: RUN_STATUS_CHANGE
// Tcl Message: launch_runs system_xadc_0_synth_1 
// Tcl Message: [Tue Jul 18 14:03:56 2023] Launched system_xadc_0_synth_1... Run output will be captured here: C:/Users/Ian/Desktop/OIST/RedPitaya/RedPitaya-FilterTest/prj/v0.94/project/redpitaya.runs/system_xadc_0_synth_1/runme.log 
// Tcl Message: wait_on_run system_xadc_0_synth_1 
// Tcl Message: [Tue Jul 18 14:03:57 2023] Waiting for system_xadc_0_synth_1 to finish... 
// TclEventType: RUN_STATUS_CHANGE
// Tcl Message: [Tue Jul 18 14:04:02 2023] Waiting for system_xadc_0_synth_1 to finish... 
// Tcl Message: [Tue Jul 18 14:04:07 2023] Waiting for system_xadc_0_synth_1 to finish... 
// Tcl Message: [Tue Jul 18 14:04:12 2023] Waiting for system_xadc_0_synth_1 to finish... 
// Tcl Message: [Tue Jul 18 14:04:22 2023] Waiting for system_xadc_0_synth_1 to finish... 
// Tcl Message: [Tue Jul 18 14:04:32 2023] Waiting for system_xadc_0_synth_1 to finish... 
// Tcl Message: [Tue Jul 18 14:04:42 2023] Waiting for system_xadc_0_synth_1 to finish... 
// TclEventType: RUN_COMPLETED
// TclEventType: RUN_STATUS_CHANGE
// TclEventType: RUN_STEP_COMPLETED
// Tcl Message: [Tue Jul 18 14:04:52 2023] Waiting for system_xadc_0_synth_1 to finish... 
// Tcl Message: [Tue Jul 18 14:04:52 2023] system_xadc_0_synth_1 finished 
// Tcl Message: wait_on_run: Time (s): cpu = 00:00:01 ; elapsed = 00:00:55 . Memory (MB): peak = 1249.785 ; gain = 0.000 
// TclEventType: FILE_SET_CHANGE
// Tcl Message: synth_design -rtl -name rtl_1 
// Tcl Message: Command: synth_design -rtl -name rtl_1 Starting synth_design Using part: xc7z010clg400-1 Top: red_pitaya_top 
// TclEventType: ELABORATE_START
// HMemoryUtils.trashcanNow. Engine heap size: 1,253 MB. GUI used memory: 111 MB. Current time: 7/18/23, 2:04:57 PM JST
// [Engine Memory]: 1,277 MB (+131218kb) [00:06:39]
// TclEventType: ELABORATE_FINISH
// HMemoryUtils.trashcanNow. Engine heap size: 1,467 MB. GUI used memory: 111 MB. Current time: 7/18/23, 2:05:12 PM JST
// TclEventType: READ_XDC_FILE_START
// TclEventType: READ_XDC_FILE_END
// TclEventType: READ_XDC_FILE_START
// TclEventType: SDC_CONSTRAINT_ADD
// TclEventType: READ_XDC_FILE_END
// TclEventType: READ_XDC_FILE_START
// TclEventType: POWER_CNS_STALE
// TclEventType: POWER_REPORT_STALE
// TclEventType: SDC_CONSTRAINT_ADD
// TclEventType: POWER_REPORT_STALE
// TclEventType: SDC_CONSTRAINT_ADD
// TclEventType: POWER_REPORT_STALE
// TclEventType: SDC_CONSTRAINT_ADD
// TclEventType: POWER_REPORT_STALE
// TclEventType: SDC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// [Engine Memory]: 1,492 MB (+158902kb) [00:06:52]
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: READ_XDC_FILE_END
// TclEventType: READ_XDC_FILE_START
// TclEventType: READ_XDC_FILE_END
// TclEventType: READ_XDC_FILE_START
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: POWER_REPORT_STALE
// TclEventType: SDC_CONSTRAINT_ADD
// TclEventType: READ_XDC_FILE_END
// TclEventType: READ_XDC_FILE_START
// TclEventType: SDC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: SIGNAL_MODIFY
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: SIGNAL_MODIFY
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: SIGNAL_MODIFY
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: SIGNAL_MODIFY
// TclEventType: READ_XDC_FILE_END
// TclEventType: FLOORPLAN_MODIFY
// TclEventType: DESIGN_NEW
// HMemoryUtils.trashcanNow. Engine heap size: 1,496 MB. GUI used memory: 111 MB. Current time: 7/18/23, 2:05:16 PM JST
// Xgd.load filename: C:/Xilinx/Vivado/2020.1/data/parts/xilinx/zynq/devint/zynq/xc7z010/xc7z010.xgd; ZipEntry: xc7z010_detail.xgd elapsed time: 0.6s
// DeviceModel: Load Xgds SwingWorker Join Forever elapsed time: 0.7s
// TclEventType: DESIGN_NEW
// [GUI Memory]: 175 MB (+10814kb) [00:06:57]
// [Engine Memory]: 1,581 MB (+14881kb) [00:06:57]
// TclEventType: HFED_INIT_ROUTE_STORAGE_COMPLETED
// RouteApi::loadEngineXgdAndInitRouteStorage elapsed time: 1.2s
// [GUI Memory]: 189 MB (+6149kb) [00:06:58]
// Schematic: addNotify
// WARNING: HEventQueue.dispatchEvent() is taking  3205 ms.
// TclEventType: CURR_DESIGN_SET
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1469.375 ; gain = 219.590 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'red_pitaya_top' [C:/Users/Ian/Desktop/OIST/RedPitaya/RedPitaya-FilterTest/prj/v0.94/project/redpitaya.srcs/sources_1/imports/RedPitaya-FilterTest/prj/v0.94/rtl/red_pitaya_top.sv:52] 
// Tcl Message: 	Parameter GITH bound to: 160'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000  	Parameter MNA bound to: 32'b00000000000000000000000000000010  	Parameter MNG bound to: 32'b00000000000000000000000000000010  	Parameter GDW bound to: 32'b00000000000000000000000000010000  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'sys_bus_if' [C:/Users/Ian/Desktop/OIST/RedPitaya/RedPitaya-FilterTest/prj/v0.94/project/redpitaya.srcs/sources_1/imports/RedPitaya-FilterTest/rtl/interface/sys_bus_if.sv:7] 
// Tcl Message: 	Parameter DW bound to: 32'b00000000000000000000000000100000  	Parameter AW bound to: 32'b00000000000000000000000000100000  	Parameter SW bound to: 32'b00000000000000000000000000000100  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'sys_bus_if' (0#1) [C:/Users/Ian/Desktop/OIST/RedPitaya/RedPitaya-FilterTest/prj/v0.94/project/redpitaya.srcs/sources_1/imports/RedPitaya-FilterTest/rtl/interface/sys_bus_if.sv:7] INFO: [Synth 8-6157] synthesizing module 'sys_bus_if' [C:/Users/Ian/Desktop/OIST/RedPitaya/RedPitaya-FilterTest/prj/v0.94/project/redpitaya.srcs/sources_1/imports/RedPitaya-FilterTest/rtl/interface/sys_bus_if.sv:7] 
// Tcl Message: 	Parameter DW bound to: 32'b00000000000000000000000000100000  	Parameter AW bound to: 32'b00000000000000000000000000100000  	Parameter SW bound to: 32'b00000000000000000000000000000100  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'sys_bus_if' (0#1) [C:/Users/Ian/Desktop/OIST/RedPitaya/RedPitaya-FilterTest/prj/v0.94/project/redpitaya.srcs/sources_1/imports/RedPitaya-FilterTest/rtl/interface/sys_bus_if.sv:7] INFO: [Synth 8-6157] synthesizing module 'sys_bus_if' [C:/Users/Ian/Desktop/OIST/RedPitaya/RedPitaya-FilterTest/prj/v0.94/project/redpitaya.srcs/sources_1/imports/RedPitaya-FilterTest/rtl/interface/sys_bus_if.sv:7] 
// Tcl Message: 	Parameter DW bound to: 32'b00000000000000000000000000100000  	Parameter AW bound to: 32'b00000000000000000000000000100000  	Parameter SW bound to: 32'b00000000000000000000000000000100  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'sys_bus_if' (0#1) [C:/Users/Ian/Desktop/OIST/RedPitaya/RedPitaya-FilterTest/prj/v0.94/project/redpitaya.srcs/sources_1/imports/RedPitaya-FilterTest/rtl/interface/sys_bus_if.sv:7] INFO: [Synth 8-6157] synthesizing module 'sys_bus_if' [C:/Users/Ian/Desktop/OIST/RedPitaya/RedPitaya-FilterTest/prj/v0.94/project/redpitaya.srcs/sources_1/imports/RedPitaya-FilterTest/rtl/interface/sys_bus_if.sv:7] 
// Tcl Message: 	Parameter DW bound to: 32'b00000000000000000000000000100000  	Parameter AW bound to: 32'b00000000000000000000000000100000  	Parameter SW bound to: 32'b00000000000000000000000000000100  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'sys_bus_if' (0#1) [C:/Users/Ian/Desktop/OIST/RedPitaya/RedPitaya-FilterTest/prj/v0.94/project/redpitaya.srcs/sources_1/imports/RedPitaya-FilterTest/rtl/interface/sys_bus_if.sv:7] INFO: [Synth 8-6157] synthesizing module 'sys_bus_if' [C:/Users/Ian/Desktop/OIST/RedPitaya/RedPitaya-FilterTest/prj/v0.94/project/redpitaya.srcs/sources_1/imports/RedPitaya-FilterTest/rtl/interface/sys_bus_if.sv:7] 
// Tcl Message: 	Parameter DW bound to: 32'b00000000000000000000000000100000  	Parameter AW bound to: 32'b00000000000000000000000000100000  	Parameter SW bound to: 32'b00000000000000000000000000000100  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'sys_bus_if' (0#1) [C:/Users/Ian/Desktop/OIST/RedPitaya/RedPitaya-FilterTest/prj/v0.94/project/redpitaya.srcs/sources_1/imports/RedPitaya-FilterTest/rtl/interface/sys_bus_if.sv:7] INFO: [Synth 8-6157] synthesizing module 'sys_bus_if' [C:/Users/Ian/Desktop/OIST/RedPitaya/RedPitaya-FilterTest/prj/v0.94/project/redpitaya.srcs/sources_1/imports/RedPitaya-FilterTest/rtl/interface/sys_bus_if.sv:7] 
// Tcl Message: 	Parameter DW bound to: 32'b00000000000000000000000000100000  	Parameter AW bound to: 32'b00000000000000000000000000100000  	Parameter SW bound to: 32'b00000000000000000000000000000100  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'sys_bus_if' (0#1) [C:/Users/Ian/Desktop/OIST/RedPitaya/RedPitaya-FilterTest/prj/v0.94/project/redpitaya.srcs/sources_1/imports/RedPitaya-FilterTest/rtl/interface/sys_bus_if.sv:7] INFO: [Synth 8-6157] synthesizing module 'sys_bus_if' [C:/Users/Ian/Desktop/OIST/RedPitaya/RedPitaya-FilterTest/prj/v0.94/project/redpitaya.srcs/sources_1/imports/RedPitaya-FilterTest/rtl/interface/sys_bus_if.sv:7] 
// Tcl Message: 	Parameter DW bound to: 32'b00000000000000000000000000100000  	Parameter AW bound to: 32'b00000000000000000000000000100000  	Parameter SW bound to: 32'b00000000000000000000000000000100  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'sys_bus_if' (0#1) [C:/Users/Ian/Desktop/OIST/RedPitaya/RedPitaya-FilterTest/prj/v0.94/project/redpitaya.srcs/sources_1/imports/RedPitaya-FilterTest/rtl/interface/sys_bus_if.sv:7] INFO: [Synth 8-6157] synthesizing module 'sys_bus_if' [C:/Users/Ian/Desktop/OIST/RedPitaya/RedPitaya-FilterTest/prj/v0.94/project/redpitaya.srcs/sources_1/imports/RedPitaya-FilterTest/rtl/interface/sys_bus_if.sv:7] 
// Tcl Message: 	Parameter DW bound to: 32'b00000000000000000000000000100000  	Parameter AW bound to: 32'b00000000000000000000000000100000  	Parameter SW bound to: 32'b00000000000000000000000000000100  
// Tcl Message: 	Parameter DW bound to: 32'b00000000000000000000000000100000  	Parameter AW bound to: 32'b00000000000000000000000000100000  	Parameter SW bound to: 32'b00000000000000000000000000000100  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'sys_bus_if' (1#1) [C:/Users/Ian/Desktop/OIST/RedPitaya/RedPitaya-FilterTest/prj/v0.94/project/redpitaya.srcs/sources_1/imports/RedPitaya-FilterTest/rtl/interface/sys_bus_if.sv:7] INFO: [Synth 8-6157] synthesizing module 'gpio_if' [C:/Users/Ian/Desktop/OIST/RedPitaya/RedPitaya-FilterTest/prj/v0.94/project/redpitaya.srcs/sources_1/imports/RedPitaya-FilterTest/rtl/interface/gpio_if.sv:1] 
// Tcl Message: 	Parameter DW bound to: 32'b00000000000000000000000000011000  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'gpio_if' (1#1) [C:/Users/Ian/Desktop/OIST/RedPitaya/RedPitaya-FilterTest/prj/v0.94/project/redpitaya.srcs/sources_1/imports/RedPitaya-FilterTest/rtl/interface/gpio_if.sv:1] INFO: [Synth 8-6157] synthesizing module 'IBUFDS' [C:/Xilinx/Vivado/2020.1/scripts/rt/data/unisim_comp.v:32992] 
// Tcl Message: 	Parameter CAPACITANCE bound to: DONT_CARE - type: string  	Parameter DIFF_TERM bound to: FALSE - type: string  	Parameter DQS_BIAS bound to: FALSE - type: string  	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string  	Parameter IBUF_LOW_PWR bound to: TRUE - type: string  	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string  	Parameter IOSTANDARD bound to: DEFAULT - type: string  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'IBUFDS' (2#1) [C:/Xilinx/Vivado/2020.1/scripts/rt/data/unisim_comp.v:32992] INFO: [Synth 8-6157] synthesizing module 'red_pitaya_pll' [C:/Users/Ian/Desktop/OIST/RedPitaya/RedPitaya-FilterTest/prj/v0.94/project/redpitaya.srcs/sources_1/imports/RedPitaya-FilterTest/rtl/red_pitaya_pll.sv:13] INFO: [Synth 8-6157] synthesizing module 'PLLE2_ADV' [C:/Xilinx/Vivado/2020.1/scripts/rt/data/unisim_comp.v:61519] 
// Tcl Message: 	Parameter DW bound to: 64 - type: integer  	Parameter AW bound to: 32 - type: integer  	Parameter ID bound to: 1 - type: integer  	Parameter IW bound to: 4 - type: integer  	Parameter LW bound to: 4 - type: integer  	Parameter SW bound to: 8 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'axi_master' (6#1) [C:/Users/Ian/Desktop/OIST/RedPitaya/RedPitaya-FilterTest/prj/v0.94/project/redpitaya.srcs/sources_1/imports/RedPitaya-FilterTest/rtl/classic/axi_master.v:13] 
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'axi_master__parameterized0' [C:/Users/Ian/Desktop/OIST/RedPitaya/RedPitaya-FilterTest/prj/v0.94/project/redpitaya.srcs/sources_1/imports/RedPitaya-FilterTest/rtl/classic/axi_master.v:13] 
// Tcl Message: 	Parameter DW bound to: 64 - type: integer  	Parameter AW bound to: 32 - type: integer  	Parameter ID bound to: 2 - type: integer  	Parameter IW bound to: 4 - type: integer  	Parameter LW bound to: 4 - type: integer  	Parameter SW bound to: 8 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'axi_master__parameterized0' (6#1) [C:/Users/Ian/Desktop/OIST/RedPitaya/RedPitaya-FilterTest/prj/v0.94/project/redpitaya.srcs/sources_1/imports/RedPitaya-FilterTest/rtl/classic/axi_master.v:13] 
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'axi_master__parameterized1' [C:/Users/Ian/Desktop/OIST/RedPitaya/RedPitaya-FilterTest/prj/v0.94/project/redpitaya.srcs/sources_1/imports/RedPitaya-FilterTest/rtl/classic/axi_master.v:13] 
// Tcl Message: 	Parameter DW bound to: 64 - type: integer  	Parameter AW bound to: 32 - type: integer  	Parameter ID bound to: 3 - type: integer  	Parameter IW bound to: 4 - type: integer  	Parameter LW bound to: 4 - type: integer  	Parameter SW bound to: 8 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'axi_master__parameterized1' (6#1) [C:/Users/Ian/Desktop/OIST/RedPitaya/RedPitaya-FilterTest/prj/v0.94/project/redpitaya.srcs/sources_1/imports/RedPitaya-FilterTest/rtl/classic/axi_master.v:13] 
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'axi_master__parameterized2' [C:/Users/Ian/Desktop/OIST/RedPitaya/RedPitaya-FilterTest/prj/v0.94/project/redpitaya.srcs/sources_1/imports/RedPitaya-FilterTest/rtl/classic/axi_master.v:13] 
// Tcl Message: 	Parameter DW bound to: 64 - type: integer  	Parameter AW bound to: 32 - type: integer  	Parameter ID bound to: 4 - type: integer  	Parameter IW bound to: 4 - type: integer  	Parameter LW bound to: 4 - type: integer  	Parameter SW bound to: 8 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'axi_master__parameterized2' (6#1) [C:/Users/Ian/Desktop/OIST/RedPitaya/RedPitaya-FilterTest/prj/v0.94/project/redpitaya.srcs/sources_1/imports/RedPitaya-FilterTest/rtl/classic/axi_master.v:13] 
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'axi4_if' [C:/Users/Ian/Desktop/OIST/RedPitaya/RedPitaya-FilterTest/prj/v0.94/project/redpitaya.srcs/sources_1/imports/RedPitaya-FilterTest/rtl/interface/axi4_if.sv:1] 
// Tcl Message: 	Parameter AW bound to: 32'b00000000000000000000000000100000  	Parameter DW bound to: 32'b00000000000000000000000000100000  	Parameter SW bound to: 32'b00000000000000000000000000000100  	Parameter IW bound to: 32'b00000000000000000000000000001100  	Parameter LW bound to: 32'b00000000000000000000000000000100  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'axi4_if' (6#1) [C:/Users/Ian/Desktop/OIST/RedPitaya/RedPitaya-FilterTest/prj/v0.94/project/redpitaya.srcs/sources_1/imports/RedPitaya-FilterTest/rtl/interface/axi4_if.sv:1] INFO: [Synth 8-6157] synthesizing module 'axi4_slave' [C:/Users/Ian/Desktop/OIST/RedPitaya/RedPitaya-FilterTest/prj/v0.94/project/redpitaya.srcs/sources_1/imports/RedPitaya-FilterTest/rtl/axi4_slave.sv:49] 
// Tcl Message: 	Parameter DW bound to: 32'b00000000000000000000000000100000  	Parameter AW bound to: 32'b00000000000000000000000000100000  	Parameter IW bound to: 32'b00000000000000000000000000001100  	Parameter SW bound to: 32'b00000000000000000000000000000100  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'system_proc_sys_reset_0' [C:/Users/Ian/Desktop/OIST/RedPitaya/RedPitaya-FilterTest/prj/v0.94/.Xil/Vivado-17736-DESKTOP-UF70E69/realtime/system_proc_sys_reset_0_stub.v:6] INFO: [Synth 8-6155] done synthesizing module 'system_proc_sys_reset_0' (9#1) [C:/Users/Ian/Desktop/OIST/RedPitaya/RedPitaya-FilterTest/prj/v0.94/.Xil/Vivado-17736-DESKTOP-UF70E69/realtime/system_proc_sys_reset_0_stub.v:6] 
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'system_processing_system7_0' [C:/Users/Ian/Desktop/OIST/RedPitaya/RedPitaya-FilterTest/prj/v0.94/.Xil/Vivado-17736-DESKTOP-UF70E69/realtime/system_processing_system7_0_stub.v:6] INFO: [Synth 8-6155] done synthesizing module 'system_processing_system7_0' (10#1) [C:/Users/Ian/Desktop/OIST/RedPitaya/RedPitaya-FilterTest/prj/v0.94/.Xil/Vivado-17736-DESKTOP-UF70E69/realtime/system_processing_system7_0_stub.v:6] 
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'system_xadc_0' [C:/Users/Ian/Desktop/OIST/RedPitaya/RedPitaya-FilterTest/prj/v0.94/.Xil/Vivado-17736-DESKTOP-UF70E69/realtime/system_xadc_0_stub.v:5] INFO: [Synth 8-6155] done synthesizing module 'system_xadc_0' (11#1) [C:/Users/Ian/Desktop/OIST/RedPitaya/RedPitaya-FilterTest/prj/v0.94/.Xil/Vivado-17736-DESKTOP-UF70E69/realtime/system_xadc_0_stub.v:5] 
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'system_xlconstant_0' [c:/Users/Ian/Desktop/OIST/RedPitaya/RedPitaya-FilterTest/prj/v0.94/project/redpitaya.srcs/sources_1/bd/system/ip/system_xlconstant_0/synth/system_xlconstant_0.v:57] INFO: [Synth 8-6157] synthesizing module 'xlconstant_v1_1_7_xlconstant' [c:/Users/Ian/Desktop/OIST/RedPitaya/RedPitaya-FilterTest/prj/v0.94/project/redpitaya.srcs/sources_1/bd/system/ipshared/fcfc/hdl/xlconstant_v1_1_vl_rfs.v:23] 
// Tcl Message: 	Parameter CONST_VAL bound to: 1 - type: integer  	Parameter CONST_WIDTH bound to: 1 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'xlconstant_v1_1_7_xlconstant' (12#1) [c:/Users/Ian/Desktop/OIST/RedPitaya/RedPitaya-FilterTest/prj/v0.94/project/redpitaya.srcs/sources_1/bd/system/ipshared/fcfc/hdl/xlconstant_v1_1_vl_rfs.v:23] INFO: [Synth 8-6155] done synthesizing module 'system_xlconstant_0' (13#1) [c:/Users/Ian/Desktop/OIST/RedPitaya/RedPitaya-FilterTest/prj/v0.94/project/redpitaya.srcs/sources_1/bd/system/ip/system_xlconstant_0/synth/system_xlconstant_0.v:57] INFO: [Synth 8-6155] done synthesizing module 'system' (14#1) [C:/Users/Ian/Desktop/OIST/RedPitaya/RedPitaya-FilterTest/prj/v0.94/project/redpitaya.srcs/sources_1/bd/system/synth/system.v:13] 
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'red_pitaya_ps' (15#1) [C:/Users/Ian/Desktop/OIST/RedPitaya/RedPitaya-FilterTest/prj/v0.94/project/redpitaya.srcs/sources_1/imports/RedPitaya-FilterTest/prj/v0.94/rtl/red_pitaya_ps.sv:28] INFO: [Synth 8-6157] synthesizing module 'sys_bus_interconnect' [C:/Users/Ian/Desktop/OIST/RedPitaya/RedPitaya-FilterTest/prj/v0.94/project/redpitaya.srcs/sources_1/imports/RedPitaya-FilterTest/rtl/sys_bus_interconnect.sv:7] 
// Tcl Message: 	Parameter DWC bound to: 32'b00000000000000000000000000001000  	Parameter CHN bound to: 32'b00000000000000000000000000000100  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'red_pitaya_pdm' (18#1) [C:/Users/Ian/Desktop/OIST/RedPitaya/RedPitaya-FilterTest/prj/v0.94/project/redpitaya.srcs/sources_1/imports/RedPitaya-FilterTest/rtl/classic/red_pitaya_pdm.sv:13] INFO: [Synth 8-6157] synthesizing module 'ODDR' [C:/Xilinx/Vivado/2020.1/scripts/rt/data/unisim_comp.v:49784] 
// Tcl Message: 	Parameter DDR_CLK_EDGE bound to: OPPOSITE_EDGE - type: string  	Parameter INIT bound to: 1'b0  	Parameter IS_C_INVERTED bound to: 1'b0  	Parameter IS_D1_INVERTED bound to: 1'b0  	Parameter IS_D2_INVERTED bound to: 1'b0  	Parameter SRTYPE bound to: SYNC - type: string  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'ODDR' (19#1) [C:/Xilinx/Vivado/2020.1/scripts/rt/data/unisim_comp.v:49784] INFO: [Synth 8-6157] synthesizing module 'red_pitaya_hk' [C:/Users/Ian/Desktop/OIST/RedPitaya/RedPitaya-FilterTest/prj/v0.94/project/redpitaya.srcs/sources_1/imports/RedPitaya-FilterTest/rtl/classic/red_pitaya_hk.v:29] 
// Tcl Message: 	Parameter DWL bound to: 8 - type: integer  	Parameter DWE bound to: 8 - type: integer  	Parameter DNA bound to: 57'b010000010001101000101011001111000100110101011110011011110  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'DNA_PORT' [C:/Xilinx/Vivado/2020.1/scripts/rt/data/unisim_comp.v:11984] 
// Tcl Message: 	Parameter SIM_DNA_VALUE bound to: 57'b010000010001101000101011001111000100110101011110011011110  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'DNA_PORT' (20#1) [C:/Xilinx/Vivado/2020.1/scripts/rt/data/unisim_comp.v:11984] INFO: [Synth 8-6155] done synthesizing module 'red_pitaya_hk' (21#1) [C:/Users/Ian/Desktop/OIST/RedPitaya/RedPitaya-FilterTest/prj/v0.94/project/redpitaya.srcs/sources_1/imports/RedPitaya-FilterTest/rtl/classic/red_pitaya_hk.v:29] INFO: [Synth 8-6157] synthesizing module 'IOBUF' [C:/Xilinx/Vivado/2020.1/scripts/rt/data/unisim_comp.v:36238] 
// Tcl Message: 	Parameter DRIVE bound to: 12 - type: integer  	Parameter IBUF_LOW_PWR bound to: TRUE - type: string  	Parameter IOSTANDARD bound to: DEFAULT - type: string  	Parameter SLEW bound to: SLOW - type: string  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'IOBUF' (22#1) [C:/Xilinx/Vivado/2020.1/scripts/rt/data/unisim_comp.v:36238] INFO: [Synth 8-6157] synthesizing module 'red_pitaya_scope' [C:/Users/Ian/Desktop/OIST/RedPitaya/RedPitaya-FilterTest/prj/v0.94/project/redpitaya.srcs/sources_1/imports/RedPitaya-FilterTest/rtl/classic/red_pitaya_scope.v:50] 
// Tcl Message: 	Parameter CHN bound to: 0 - type: integer  	Parameter RSZ bound to: 14 - type: integer  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'red_pitaya_dfilt1' [C:/Users/Ian/Desktop/OIST/RedPitaya/RedPitaya-FilterTest/prj/v0.94/project/redpitaya.srcs/sources_1/imports/RedPitaya-FilterTest/rtl/red_pitaya_dfilt1.sv:22] INFO: [Synth 8-6155] done synthesizing module 'red_pitaya_dfilt1' (23#1) [C:/Users/Ian/Desktop/OIST/RedPitaya/RedPitaya-FilterTest/prj/v0.94/project/redpitaya.srcs/sources_1/imports/RedPitaya-FilterTest/rtl/red_pitaya_dfilt1.sv:22] INFO: [Synth 8-6157] synthesizing module 'divide' [C:/Users/Ian/Desktop/OIST/RedPitaya/RedPitaya-FilterTest/prj/v0.94/project/redpitaya.srcs/sources_1/imports/RedPitaya-FilterTest/rtl/divide.v:15] 
// Tcl Message: 	Parameter XDW bound to: 32 - type: integer  	Parameter XDWW bound to: 6 - type: integer  	Parameter YDW bound to: 17 - type: integer  	Parameter PIPE bound to: 2 - type: integer  	Parameter GRAIN bound to: 1 - type: integer  	Parameter RST_ACT_LVL bound to: 0 - type: integer  	Parameter PIPE_CNT bound to: 16 - type: integer  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'div_add_sub_rad2' [C:/Users/Ian/Desktop/OIST/RedPitaya/RedPitaya-FilterTest/prj/v0.94/project/redpitaya.srcs/sources_1/imports/RedPitaya-FilterTest/rtl/divide.v:232] 
// Tcl Message: 	Parameter XDW bound to: 32 - type: integer  	Parameter YDW bound to: 17 - type: integer  	Parameter GRAIN bound to: 1 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'div_add_sub_rad2' (24#1) [C:/Users/Ian/Desktop/OIST/RedPitaya/RedPitaya-FilterTest/prj/v0.94/project/redpitaya.srcs/sources_1/imports/RedPitaya-FilterTest/rtl/divide.v:232] INFO: [Synth 8-6155] done synthesizing module 'divide' (25#1) [C:/Users/Ian/Desktop/OIST/RedPitaya/RedPitaya-FilterTest/prj/v0.94/project/redpitaya.srcs/sources_1/imports/RedPitaya-FilterTest/rtl/divide.v:15] INFO: [Synth 8-6157] synthesizing module 'axi_wr_fifo' [C:/Users/Ian/Desktop/OIST/RedPitaya/RedPitaya-FilterTest/prj/v0.94/project/redpitaya.srcs/sources_1/imports/RedPitaya-FilterTest/rtl/classic/axi_wr_fifo.v:13] 
// Tcl Message: 	Parameter DW bound to: 64 - type: integer  	Parameter AW bound to: 32 - type: integer  	Parameter FW bound to: 8 - type: integer  	Parameter SW bound to: 8 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'axi_wr_fifo' (26#1) [C:/Users/Ian/Desktop/OIST/RedPitaya/RedPitaya-FilterTest/prj/v0.94/project/redpitaya.srcs/sources_1/imports/RedPitaya-FilterTest/rtl/classic/axi_wr_fifo.v:13] INFO: [Synth 8-6155] done synthesizing module 'red_pitaya_scope' (27#1) [C:/Users/Ian/Desktop/OIST/RedPitaya/RedPitaya-FilterTest/prj/v0.94/project/redpitaya.srcs/sources_1/imports/RedPitaya-FilterTest/rtl/classic/red_pitaya_scope.v:50] 
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'red_pitaya_asg' [C:/Users/Ian/Desktop/OIST/RedPitaya/RedPitaya-FilterTest/prj/v0.94/project/redpitaya.srcs/sources_1/imports/RedPitaya-FilterTest/rtl/classic/red_pitaya_asg.v:51] 
// Tcl Message: 	Parameter RSZ bound to: 14 - type: integer  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'red_pitaya_asg_ch' [C:/Users/Ian/Desktop/OIST/RedPitaya/RedPitaya-FilterTest/prj/v0.94/project/redpitaya.srcs/sources_1/imports/RedPitaya-FilterTest/rtl/classic/red_pitaya_asg_ch.v:37] 
// Tcl Message: 	Parameter RSZ bound to: 14 - type: integer  	Parameter PNT_SIZE bound to: 62 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'red_pitaya_asg_ch' (28#1) [C:/Users/Ian/Desktop/OIST/RedPitaya/RedPitaya-FilterTest/prj/v0.94/project/redpitaya.srcs/sources_1/imports/RedPitaya-FilterTest/rtl/classic/red_pitaya_asg_ch.v:37] INFO: [Synth 8-6155] done synthesizing module 'red_pitaya_asg' (29#1) [C:/Users/Ian/Desktop/OIST/RedPitaya/RedPitaya-FilterTest/prj/v0.94/project/redpitaya.srcs/sources_1/imports/RedPitaya-FilterTest/rtl/classic/red_pitaya_asg.v:51] INFO: [Synth 8-6157] synthesizing module 'red_pitaya_pid' [C:/Users/Ian/Desktop/OIST/RedPitaya/RedPitaya-FilterTest/prj/v0.94/project/redpitaya.srcs/sources_1/imports/RedPitaya-FilterTest/rtl/classic/red_pitaya_pid.v:52] 
// Tcl Message: 	Parameter PSR bound to: 12 - type: integer  	Parameter ISR bound to: 18 - type: integer  	Parameter DSR bound to: 10 - type: integer  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'red_pitaya_pid_block' [C:/Users/Ian/Desktop/OIST/RedPitaya/RedPitaya-FilterTest/prj/v0.94/project/redpitaya.srcs/sources_1/imports/RedPitaya-FilterTest/rtl/classic/red_pitaya_pid_block.v:49] 
// Tcl Message: 	Parameter PSR bound to: 12 - type: integer  	Parameter ISR bound to: 18 - type: integer  	Parameter DSR bound to: 10 - type: integer  
// Tcl Message: 	Parameter CAPACITANCE bound to: DONT_CARE - type: string  	Parameter IOSTANDARD bound to: DIFF_SSTL18_I - type: string  	Parameter SLEW bound to: FAST - type: string  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'OBUFDS' (32#1) [C:/Xilinx/Vivado/2020.1/scripts/rt/data/unisim_comp.v:46328] INFO: [Synth 8-6157] synthesizing module 'red_pitaya_daisy_tx' [C:/Users/Ian/Desktop/OIST/RedPitaya/RedPitaya-FilterTest/prj/v0.94/project/redpitaya.srcs/sources_1/imports/RedPitaya-FilterTest/rtl/classic/red_pitaya_daisy_tx.v:45] INFO: [Synth 8-6157] synthesizing module 'ODDR__parameterized0' [C:/Xilinx/Vivado/2020.1/scripts/rt/data/unisim_comp.v:49784] 
// Tcl Message: 	Parameter DDR_CLK_EDGE bound to: SAME_EDGE - type: string  	Parameter INIT bound to: 1'b1  	Parameter IS_C_INVERTED bound to: 1'b0  	Parameter IS_D1_INVERTED bound to: 1'b0  	Parameter IS_D2_INVERTED bound to: 1'b0  	Parameter SRTYPE bound to: ASYNC - type: string  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'ODDR__parameterized0' (32#1) [C:/Xilinx/Vivado/2020.1/scripts/rt/data/unisim_comp.v:49784] INFO: [Synth 8-6157] synthesizing module 'OSERDESE2' [C:/Xilinx/Vivado/2020.1/scripts/rt/data/unisim_comp.v:50391] 
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'OSERDESE2' (33#1) [C:/Xilinx/Vivado/2020.1/scripts/rt/data/unisim_comp.v:50391] INFO: [Synth 8-6155] done synthesizing module 'red_pitaya_daisy_tx' (34#1) [C:/Users/Ian/Desktop/OIST/RedPitaya/RedPitaya-FilterTest/prj/v0.94/project/redpitaya.srcs/sources_1/imports/RedPitaya-FilterTest/rtl/classic/red_pitaya_daisy_tx.v:45] INFO: [Synth 8-6157] synthesizing module 'IBUFDS__parameterized0' [C:/Xilinx/Vivado/2020.1/scripts/rt/data/unisim_comp.v:32992] 
// Tcl Message: 	Parameter CAPACITANCE bound to: DONT_CARE - type: string  	Parameter DIFF_TERM bound to: FALSE - type: string  	Parameter DQS_BIAS bound to: FALSE - type: string  	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string  	Parameter IBUF_LOW_PWR bound to: TRUE - type: string  	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string  	Parameter IOSTANDARD bound to: DIFF_SSTL18_I - type: string  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'IBUFDS__parameterized0' (34#1) [C:/Xilinx/Vivado/2020.1/scripts/rt/data/unisim_comp.v:32992] INFO: [Synth 8-6157] synthesizing module 'red_pitaya_daisy_rx' [C:/Users/Ian/Desktop/OIST/RedPitaya/RedPitaya-FilterTest/prj/v0.94/project/redpitaya.srcs/sources_1/imports/RedPitaya-FilterTest/rtl/classic/red_pitaya_daisy_rx.v:54] INFO: [Synth 8-6157] synthesizing module 'BUFIO' [C:/Xilinx/Vivado/2020.1/scripts/rt/data/unisim_comp.v:1344] INFO: [Synth 8-6155] done synthesizing module 'BUFIO' (35#1) [C:/Xilinx/Vivado/2020.1/scripts/rt/data/unisim_comp.v:1344] INFO: [Synth 8-6157] synthesizing module 'BUFR' [C:/Xilinx/Vivado/2020.1/scripts/rt/data/unisim_comp.v:1410] 
// Tcl Message: 	Parameter BUFR_DIVIDE bound to: 2 - type: string  	Parameter SIM_DEVICE bound to: 7SERIES - type: string  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'BUFR' (36#1) [C:/Xilinx/Vivado/2020.1/scripts/rt/data/unisim_comp.v:1410] INFO: [Synth 8-6157] synthesizing module 'ISERDESE2' [C:/Xilinx/Vivado/2020.1/scripts/rt/data/unisim_comp.v:38616] 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 1570.449 ; gain = 320.664 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: --------------------------------------------------------------------------------- Start Handling Custom Attributes --------------------------------------------------------------------------------- --------------------------------------------------------------------------------- 
// Tcl Message: Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 1590.367 ; gain = 340.582 
// Tcl Message: --------------------------------------------------------------------------------- --------------------------------------------------------------------------------- 
// Tcl Message: Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 1590.367 ; gain = 340.582 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.328 . Memory (MB): peak = 1602.422 ; gain = 0.000 
// Tcl Message: INFO: [Netlist 29-17] Analyzing 64 Unisim elements for replacement INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds INFO: [Project 1-479] Netlist was created with Vivado 2020.1 INFO: [Project 1-570] Preparing netlist for logic optimization INFO: [Opt 31-140] Inserted 10 IBUFs to IO ports without IO buffers. INFO: [Opt 31-141] Inserted 21 OBUFs to IO ports without IO buffers. 
// Tcl Message: INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/Users/Ian/Desktop/OIST/RedPitaya/RedPitaya-FilterTest/prj/v0.94/project/redpitaya.srcs/sources_1/bd/system/ip/system_processing_system7_0/system_processing_system7_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/red_pitaya_top_propImpl.xdc]. Resolution: To avoid this warning, move constraints listed in [.Xil/red_pitaya_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis. 
// Tcl Message: Parsing XDC File [c:/Users/Ian/Desktop/OIST/RedPitaya/RedPitaya-FilterTest/prj/v0.94/project/redpitaya.srcs/sources_1/bd/system/ip/system_xadc_0/system_xadc_0.xdc] for cell 'ps/system_i/xadc/inst' Finished Parsing XDC File [c:/Users/Ian/Desktop/OIST/RedPitaya/RedPitaya-FilterTest/prj/v0.94/project/redpitaya.srcs/sources_1/bd/system/ip/system_xadc_0/system_xadc_0.xdc] for cell 'ps/system_i/xadc/inst' Parsing XDC File [C:/Users/Ian/Desktop/OIST/RedPitaya/RedPitaya-FilterTest/prj/v0.94/project/redpitaya.srcs/constrs_1/imports/RedPitaya-FilterTest/sdc/red_pitaya.xdc] 
// Tcl Message: INFO: [Timing 38-2] Deriving generated clocks [C:/Users/Ian/Desktop/OIST/RedPitaya/RedPitaya-FilterTest/prj/v0.94/project/redpitaya.srcs/constrs_1/imports/RedPitaya-FilterTest/sdc/red_pitaya.xdc:206] 
// Tcl Message: INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [C:/Users/Ian/Desktop/OIST/RedPitaya/RedPitaya-FilterTest/prj/v0.94/project/redpitaya.srcs/constrs_1/imports/RedPitaya-FilterTest/sdc/red_pitaya.xdc:206] 
// Tcl Message: INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [C:/Users/Ian/Desktop/OIST/RedPitaya/RedPitaya-FilterTest/prj/v0.94/project/redpitaya.srcs/constrs_1/imports/RedPitaya-FilterTest/sdc/red_pitaya.xdc:207] 
// Tcl Message: INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [C:/Users/Ian/Desktop/OIST/RedPitaya/RedPitaya-FilterTest/prj/v0.94/project/redpitaya.srcs/constrs_1/imports/RedPitaya-FilterTest/sdc/red_pitaya.xdc:208] 
// Tcl Message: INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [C:/Users/Ian/Desktop/OIST/RedPitaya/RedPitaya-FilterTest/prj/v0.94/project/redpitaya.srcs/constrs_1/imports/RedPitaya-FilterTest/sdc/red_pitaya.xdc:212] 
// Tcl Message: INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [C:/Users/Ian/Desktop/OIST/RedPitaya/RedPitaya-FilterTest/prj/v0.94/project/redpitaya.srcs/constrs_1/imports/RedPitaya-FilterTest/sdc/red_pitaya.xdc:213] 
// Tcl Message: INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [C:/Users/Ian/Desktop/OIST/RedPitaya/RedPitaya-FilterTest/prj/v0.94/project/redpitaya.srcs/constrs_1/imports/RedPitaya-FilterTest/sdc/red_pitaya.xdc:214] 
// Tcl Message: INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [C:/Users/Ian/Desktop/OIST/RedPitaya/RedPitaya-FilterTest/prj/v0.94/project/redpitaya.srcs/constrs_1/imports/RedPitaya-FilterTest/sdc/red_pitaya.xdc:215] 
// Tcl Message: INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [C:/Users/Ian/Desktop/OIST/RedPitaya/RedPitaya-FilterTest/prj/v0.94/project/redpitaya.srcs/constrs_1/imports/RedPitaya-FilterTest/sdc/red_pitaya.xdc:216] 
// Tcl Message: INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [C:/Users/Ian/Desktop/OIST/RedPitaya/RedPitaya-FilterTest/prj/v0.94/project/redpitaya.srcs/constrs_1/imports/RedPitaya-FilterTest/sdc/red_pitaya.xdc:217] 
// Tcl Message: INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [C:/Users/Ian/Desktop/OIST/RedPitaya/RedPitaya-FilterTest/prj/v0.94/project/redpitaya.srcs/constrs_1/imports/RedPitaya-FilterTest/sdc/red_pitaya.xdc:217] 
// Tcl Message: INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [C:/Users/Ian/Desktop/OIST/RedPitaya/RedPitaya-FilterTest/prj/v0.94/project/redpitaya.srcs/constrs_1/imports/RedPitaya-FilterTest/sdc/red_pitaya.xdc:218] 
// Tcl Message: INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [C:/Users/Ian/Desktop/OIST/RedPitaya/RedPitaya-FilterTest/prj/v0.94/project/redpitaya.srcs/constrs_1/imports/RedPitaya-FilterTest/sdc/red_pitaya.xdc:218] 
// Tcl Message: Finished Parsing XDC File [C:/Users/Ian/Desktop/OIST/RedPitaya/RedPitaya-FilterTest/prj/v0.94/project/redpitaya.srcs/constrs_1/imports/RedPitaya-FilterTest/sdc/red_pitaya.xdc] 
// Tcl Message: INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/Ian/Desktop/OIST/RedPitaya/RedPitaya-FilterTest/prj/v0.94/project/redpitaya.srcs/constrs_1/imports/RedPitaya-FilterTest/sdc/red_pitaya.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/red_pitaya_top_propImpl.xdc]. Resolution: To avoid this warning, move constraints listed in [.Xil/red_pitaya_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis. 
// Tcl Message: Parsing XDC File [C:/Users/Ian/Desktop/OIST/RedPitaya/RedPitaya-FilterTest/prj/v0.94/project/redpitaya.srcs/constrs_1/imports/RedPitaya-FilterTest/prj/v0.94/sdc/red_pitaya.xdc] 
// Tcl Message: INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [C:/Users/Ian/Desktop/OIST/RedPitaya/RedPitaya-FilterTest/prj/v0.94/project/redpitaya.srcs/constrs_1/imports/RedPitaya-FilterTest/prj/v0.94/sdc/red_pitaya.xdc:7] 
// Tcl Message: INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [C:/Users/Ian/Desktop/OIST/RedPitaya/RedPitaya-FilterTest/prj/v0.94/project/redpitaya.srcs/constrs_1/imports/RedPitaya-FilterTest/prj/v0.94/sdc/red_pitaya.xdc:8] 
// Tcl Message: INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [C:/Users/Ian/Desktop/OIST/RedPitaya/RedPitaya-FilterTest/prj/v0.94/project/redpitaya.srcs/constrs_1/imports/RedPitaya-FilterTest/prj/v0.94/sdc/red_pitaya.xdc:9] 
// Tcl Message: INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [C:/Users/Ian/Desktop/OIST/RedPitaya/RedPitaya-FilterTest/prj/v0.94/project/redpitaya.srcs/constrs_1/imports/RedPitaya-FilterTest/prj/v0.94/sdc/red_pitaya.xdc:11] 
// Tcl Message: INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [C:/Users/Ian/Desktop/OIST/RedPitaya/RedPitaya-FilterTest/prj/v0.94/project/redpitaya.srcs/constrs_1/imports/RedPitaya-FilterTest/prj/v0.94/sdc/red_pitaya.xdc:12] 
// Tcl Message: INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [C:/Users/Ian/Desktop/OIST/RedPitaya/RedPitaya-FilterTest/prj/v0.94/project/redpitaya.srcs/constrs_1/imports/RedPitaya-FilterTest/prj/v0.94/sdc/red_pitaya.xdc:12] 
// Tcl Message: INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [C:/Users/Ian/Desktop/OIST/RedPitaya/RedPitaya-FilterTest/prj/v0.94/project/redpitaya.srcs/constrs_1/imports/RedPitaya-FilterTest/prj/v0.94/sdc/red_pitaya.xdc:13] 
// Tcl Message: INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [C:/Users/Ian/Desktop/OIST/RedPitaya/RedPitaya-FilterTest/prj/v0.94/project/redpitaya.srcs/constrs_1/imports/RedPitaya-FilterTest/prj/v0.94/sdc/red_pitaya.xdc:13] 
// Tcl Message: Finished Parsing XDC File [C:/Users/Ian/Desktop/OIST/RedPitaya/RedPitaya-FilterTest/prj/v0.94/project/redpitaya.srcs/constrs_1/imports/RedPitaya-FilterTest/prj/v0.94/sdc/red_pitaya.xdc] 
// Tcl Message: INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/Ian/Desktop/OIST/RedPitaya/RedPitaya-FilterTest/prj/v0.94/project/redpitaya.srcs/constrs_1/imports/RedPitaya-FilterTest/prj/v0.94/sdc/red_pitaya.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/red_pitaya_top_propImpl.xdc]. Resolution: To avoid this warning, move constraints listed in [.Xil/red_pitaya_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis. 
// Tcl Message: Completed Processing XDC Constraints  
// Tcl Message: INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s). 
// Tcl Message: Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 1752.461 ; gain = 0.000 
// Tcl Message: INFO: [Project 1-111] Unisim Transformation Summary:   A total of 18 instances were transformed.   IOBUF => IOBUF (IBUF, OBUFT): 16 instances   OBUFDS => OBUFDS_DUAL_BUF (INV, OBUFDS(x2)): 2 instances  
// OpenDesignTask elapsed time: 244.1s
// Tcl Message: RTL Elaboration Complete:  : Time (s): cpu = 00:00:20 ; elapsed = 00:00:24 . Memory (MB): peak = 1754.086 ; gain = 504.301 
// Tcl Message: 151 Infos, 128 Warnings, 0 Critical Warnings and 0 Errors encountered. synth_design completed successfully 
// Tcl Message: synth_design: Time (s): cpu = 00:00:22 ; elapsed = 00:00:28 . Memory (MB): peak = 1754.086 ; gain = 504.301 
// Run Command: PAResourceCommand.PACommandNames_SCHEMATIC
// Schematic: addNotify
// [Engine Memory]: 1,661 MB (+717kb) [00:07:01]
// [GUI Memory]: 201 MB (+2772kb) [00:07:01]
// Elapsed time: 244 seconds
dismissDialog("Open Elaborated Design"); // bz (cs)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "Project Summary", 0); // m (l, cs)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "Schematic (2)", 3); // m (l, cs)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "red_pitaya_top.sv", 2); // m (l, cs)
// Run Command: RDIResourceCommand.RDICommands_FIND
// g (cs): Find: addNotify
// [GUI Memory]: 212 MB (+377kb) [00:07:15]
// Elapsed time: 10 seconds
setText(PAResourceTtoZ.TclFindDialog_RESULT_NAME, "find_1"); // j (g)
dismissDialog("Find"); // g (cs)
selectCodeEditor("red_pitaya_top.sv", 1156, 454); // bP (w, cs)
// Elapsed time: 50 seconds
setText(RDIResource.HCodeEditor_SEARCH_TEXT_COMBO_BOX, "dac"); // l (au, cs)
// Elapsed time: 596 seconds
selectCodeEditor("red_pitaya_top.sv", 64, 432); // bP (w, cs)
selectCodeEditor("red_pitaya_top.sv", 499, 663); // bP (w, cs)
selectCodeEditor("red_pitaya_top.sv", 185, 637); // bP (w, cs)
selectCodeEditor("red_pitaya_top.sv", 136, 430); // bP (w, cs)
// Elapsed time: 76 seconds
selectCodeEditor("red_pitaya_top.sv", 623, 556); // bP (w, cs)
selectCodeEditor("red_pitaya_top.sv", 535, 648); // bP (w, cs)
// Elapsed time: 59 seconds
setText(RDIResource.HCodeEditor_SEARCH_TEXT_COMBO_BOX, "adc"); // l (au, cs)
// Elapsed time: 39 seconds
selectCodeEditor("red_pitaya_top.sv", 395, 835); // bP (w, cs)
selectCodeEditor("red_pitaya_top.sv", 398, 837); // bP (w, cs)
selectCodeEditor("red_pitaya_top.sv", 394, 841); // bP (w, cs)
// HMemoryUtils.trashcanNow. Engine heap size: 1,733 MB. GUI used memory: 153 MB. Current time: 7/18/23, 2:35:18 PM JST
// Elapsed time: 1843 seconds
selectCodeEditor("red_pitaya_top.sv", 16, 134); // bP (w, cs)
selectCodeEditor("red_pitaya_top.sv", 588, 761); // bP (w, cs)
selectCodeEditor("red_pitaya_top.sv", 439, 666); // bP (w, cs)
// Elapsed time: 16 seconds
selectCodeEditor("red_pitaya_top.sv", 990, 667); // bP (w, cs)
typeControlKey((HResource) null, "red_pitaya_top.sv", 'c'); // bP (w, cs)
selectCodeEditor("red_pitaya_top.sv", 947, 659); // bP (w, cs)
selectCodeEditor("red_pitaya_top.sv", 1016, 828); // bP (w, cs)
// HMemoryUtils.trashcanNow. Engine heap size: 1,733 MB. GUI used memory: 144 MB. Current time: 7/18/23, 3:05:18 PM JST
// Elapsed time: 1366 seconds
selectCodeEditor("red_pitaya_top.sv", 481, 990); // bP (w, cs)
typeControlKey((HResource) null, "red_pitaya_top.sv", 'c'); // bP (w, cs)
selectCodeEditor("red_pitaya_top.sv", 334, 510); // bP (w, cs)
selectCodeEditor("red_pitaya_top.sv", 506, 691); // bP (w, cs)
// Elapsed time: 11 seconds
setText(RDIResource.HCodeEditor_SEARCH_TEXT_COMBO_BOX, "adc_dat_i"); // l (au, cs)
selectCodeEditor("red_pitaya_top.sv", 334, 679); // bP (w, cs)
// Elapsed time: 19 seconds
setText(RDIResource.HCodeEditor_SEARCH_TEXT_COMBO_BOX, (String) null); // l (au, cs)
// Elapsed time: 151 seconds
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "Schematic (2)", 3); // m (l, cs)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "red_pitaya_top.sv", 2); // m (l, cs)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "Schematic (2)", 3); // m (l, cs)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "red_pitaya_top.sv", 2); // m (l, cs)
selectTab((HResource) null, (HResource) null, "Sources", 0); // aL (aI, cs)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "Schematic (2)", 3); // m (l, cs)
selectButton(PAResourceQtoS.SchematicView_PREVIOUS, "Schematic_previousview"); // E (g, cs)
selectButton(PAResourceQtoS.SchematicView_PREVIOUS, "Schematic_previousview"); // E (g, cs)
// u (cs):  Generate Schematic : addNotify
// Elapsed time: 22 seconds
dismissDialog("Generate Schematic"); // u (cs)
// Elapsed time: 10 seconds
selectButton(PAResourceQtoS.SchematicView_PREVIOUS, "Schematic_previousview"); // E (g, cs)
// PAPropertyPanels.initPanels (RTL_MUX_n_0) elapsed time: 0.2s
// Elapsed time: 63 seconds
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "Schematic", 1); // m (l, cs)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "red_pitaya_top.sv", 2); // m (l, cs)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "Schematic (2)", 3); // m (l, cs)
// PAPropertyPanels.initPanels (ps (red_pitaya_ps)) elapsed time: 0.2s
// Elapsed time: 112 seconds
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "red_pitaya_top.sv", 2); // m (l, cs)
// Elapsed time: 18 seconds
setText(RDIResource.HCodeEditor_SEARCH_TEXT_COMBO_BOX, "scope"); // l (au, cs)
selectCodeEditor("red_pitaya_top.sv", 203, 273); // bP (w, cs)
selectCodeEditor("red_pitaya_top.sv", 201, 269, false, false, false, false, true); // bP (w, cs) - Double Click
selectCodeEditor("red_pitaya_top.sv", 124, 263); // bP (w, cs)
selectCodeEditor("red_pitaya_top.sv", 124, 263, false, false, false, false, true); // bP (w, cs) - Double Click
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, red_pitaya_top (red_pitaya_top.sv), i_scope : red_pitaya_scope (red_pitaya_scope.v)]", 8, true); // B (F, cs) - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, red_pitaya_top (red_pitaya_top.sv), i_scope : red_pitaya_scope (red_pitaya_scope.v)]", 8, true, false, false, false, false, true); // B (F, cs) - Double Click - Node
// Elapsed time: 240 seconds
selectCodeEditor("red_pitaya_scope.v", 1009, 338); // bP (w, cs)
closeView(PAResourceOtoP.PAViews_CODE, "Code"); // F
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "red_pitaya_top.sv", 2); // m (l, cs)
selectCodeEditor("red_pitaya_top.sv", 510, 377); // bP (w, cs)
// Elapsed time: 12 seconds
selectButton(PAResourceCommand.PACommandNames_ADD_SOURCES, "Sources_add_sources"); // E (g, cs)
// Run Command: PAResourceCommand.PACommandNames_ADD_SOURCES
// c (cs): Add Sources: addNotify
selectButton("NEXT", "Next >"); // JButton (j, c)
selectButton(PAResourceQtoS.SrcChooserPanel_ADD_OR_CREATE_SOURCE_FILE, "Add"); // E (g, c)
selectMenuItem(PAResourceQtoS.SrcChooserPanel_ADD_HDL_AND_NETLIST_FILES_TO_YOUR_PROJECT, "Add Files..."); // ai (ao, c)
setFileChooser("C:/Users/Ian/Desktop/OIST/FilterTest/filter_1689043880.v");
selectButton("FINISH", "Finish"); // JButton (j, c)
// 'h' command handler elapsed time: 10 seconds
dismissDialog("Add Sources"); // c (cs)
selectCodeEditor("red_pitaya_top.sv", 1251, 1035); // bP (w, cs)
// TclEventType: DG_GRAPH_STALE
// TclEventType: DESIGN_STALE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// bz (cs):  Add Sources  : addNotify
// Tcl Message: add_files -norecurse C:/Users/Ian/Desktop/OIST/FilterTest/filter_1689043880.v 
dismissDialog("Add Sources"); // bz (cs)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, red_pitaya_top (red_pitaya_top.sv), i_scope : red_pitaya_scope (red_pitaya_scope.v), i_dfilt1_cha : red_pitaya_dfilt1 (red_pitaya_dfilt1.sv)]", 9, false); // B (F, cs)
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: update_compile_order -fileset sources_1 
// Elapsed time: 13 seconds
selectButton(PAResourceOtoP.ProjectTab_RELOAD, "Reload"); // h (ds, cs)
// bz (cs):  Reloading : addNotify
// Tcl Message: create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/Ian/Desktop/OIST/RedPitaya/RedPitaya-FilterTest/prj/v0.94/project/redpitaya.srcs/sources_1/bd/system/system.bd] 
// TclEventType: ELABORATE_START
// Tcl Message: refresh_design 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1898.008 ; gain = 17.305 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'red_pitaya_top' [C:/Users/Ian/Desktop/OIST/RedPitaya/RedPitaya-FilterTest/prj/v0.94/project/redpitaya.srcs/sources_1/imports/RedPitaya-FilterTest/prj/v0.94/rtl/red_pitaya_top.sv:52] 
// Tcl Message: 	Parameter GITH bound to: 160'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000  	Parameter MNA bound to: 32'b00000000000000000000000000000010  	Parameter MNG bound to: 32'b00000000000000000000000000000010  	Parameter GDW bound to: 32'b00000000000000000000000000010000  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'sys_bus_if' [C:/Users/Ian/Desktop/OIST/RedPitaya/RedPitaya-FilterTest/prj/v0.94/project/redpitaya.srcs/sources_1/imports/RedPitaya-FilterTest/rtl/interface/sys_bus_if.sv:7] 
// Tcl Message: 	Parameter DW bound to: 32'b00000000000000000000000000100000  	Parameter AW bound to: 32'b00000000000000000000000000100000  	Parameter SW bound to: 32'b00000000000000000000000000000100  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'sys_bus_if' (0#1) [C:/Users/Ian/Desktop/OIST/RedPitaya/RedPitaya-FilterTest/prj/v0.94/project/redpitaya.srcs/sources_1/imports/RedPitaya-FilterTest/rtl/interface/sys_bus_if.sv:7] INFO: [Synth 8-6157] synthesizing module 'sys_bus_if' [C:/Users/Ian/Desktop/OIST/RedPitaya/RedPitaya-FilterTest/prj/v0.94/project/redpitaya.srcs/sources_1/imports/RedPitaya-FilterTest/rtl/interface/sys_bus_if.sv:7] 
// Tcl Message: 	Parameter DW bound to: 32'b00000000000000000000000000100000  	Parameter AW bound to: 32'b00000000000000000000000000100000  	Parameter SW bound to: 32'b00000000000000000000000000000100  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'sys_bus_if' (0#1) [C:/Users/Ian/Desktop/OIST/RedPitaya/RedPitaya-FilterTest/prj/v0.94/project/redpitaya.srcs/sources_1/imports/RedPitaya-FilterTest/rtl/interface/sys_bus_if.sv:7] INFO: [Synth 8-6157] synthesizing module 'sys_bus_if' [C:/Users/Ian/Desktop/OIST/RedPitaya/RedPitaya-FilterTest/prj/v0.94/project/redpitaya.srcs/sources_1/imports/RedPitaya-FilterTest/rtl/interface/sys_bus_if.sv:7] 
// Tcl Message: 	Parameter DW bound to: 32'b00000000000000000000000000100000  	Parameter AW bound to: 32'b00000000000000000000000000100000  	Parameter SW bound to: 32'b00000000000000000000000000000100  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'sys_bus_if' (0#1) [C:/Users/Ian/Desktop/OIST/RedPitaya/RedPitaya-FilterTest/prj/v0.94/project/redpitaya.srcs/sources_1/imports/RedPitaya-FilterTest/rtl/interface/sys_bus_if.sv:7] INFO: [Synth 8-6157] synthesizing module 'sys_bus_if' [C:/Users/Ian/Desktop/OIST/RedPitaya/RedPitaya-FilterTest/prj/v0.94/project/redpitaya.srcs/sources_1/imports/RedPitaya-FilterTest/rtl/interface/sys_bus_if.sv:7] 
// Tcl Message: 	Parameter DW bound to: 32'b00000000000000000000000000100000  	Parameter AW bound to: 32'b00000000000000000000000000100000  	Parameter SW bound to: 32'b00000000000000000000000000000100  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'sys_bus_if' (0#1) [C:/Users/Ian/Desktop/OIST/RedPitaya/RedPitaya-FilterTest/prj/v0.94/project/redpitaya.srcs/sources_1/imports/RedPitaya-FilterTest/rtl/interface/sys_bus_if.sv:7] INFO: [Synth 8-6157] synthesizing module 'sys_bus_if' [C:/Users/Ian/Desktop/OIST/RedPitaya/RedPitaya-FilterTest/prj/v0.94/project/redpitaya.srcs/sources_1/imports/RedPitaya-FilterTest/rtl/interface/sys_bus_if.sv:7] 
// Tcl Message: 	Parameter DW bound to: 32'b00000000000000000000000000100000  	Parameter AW bound to: 32'b00000000000000000000000000100000  	Parameter SW bound to: 32'b00000000000000000000000000000100  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'sys_bus_if' (0#1) [C:/Users/Ian/Desktop/OIST/RedPitaya/RedPitaya-FilterTest/prj/v0.94/project/redpitaya.srcs/sources_1/imports/RedPitaya-FilterTest/rtl/interface/sys_bus_if.sv:7] INFO: [Synth 8-6157] synthesizing module 'sys_bus_if' [C:/Users/Ian/Desktop/OIST/RedPitaya/RedPitaya-FilterTest/prj/v0.94/project/redpitaya.srcs/sources_1/imports/RedPitaya-FilterTest/rtl/interface/sys_bus_if.sv:7] 
// Tcl Message: 	Parameter DW bound to: 32'b00000000000000000000000000100000  	Parameter AW bound to: 32'b00000000000000000000000000100000  	Parameter SW bound to: 32'b00000000000000000000000000000100  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'sys_bus_if' (0#1) [C:/Users/Ian/Desktop/OIST/RedPitaya/RedPitaya-FilterTest/prj/v0.94/project/redpitaya.srcs/sources_1/imports/RedPitaya-FilterTest/rtl/interface/sys_bus_if.sv:7] INFO: [Synth 8-6157] synthesizing module 'sys_bus_if' [C:/Users/Ian/Desktop/OIST/RedPitaya/RedPitaya-FilterTest/prj/v0.94/project/redpitaya.srcs/sources_1/imports/RedPitaya-FilterTest/rtl/interface/sys_bus_if.sv:7] 
// Tcl Message: 	Parameter DW bound to: 32'b00000000000000000000000000100000  	Parameter AW bound to: 32'b00000000000000000000000000100000  	Parameter SW bound to: 32'b00000000000000000000000000000100  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'sys_bus_if' (0#1) [C:/Users/Ian/Desktop/OIST/RedPitaya/RedPitaya-FilterTest/prj/v0.94/project/redpitaya.srcs/sources_1/imports/RedPitaya-FilterTest/rtl/interface/sys_bus_if.sv:7] INFO: [Synth 8-6157] synthesizing module 'sys_bus_if' [C:/Users/Ian/Desktop/OIST/RedPitaya/RedPitaya-FilterTest/prj/v0.94/project/redpitaya.srcs/sources_1/imports/RedPitaya-FilterTest/rtl/interface/sys_bus_if.sv:7] 
// Tcl Message: 	Parameter DW bound to: 32'b00000000000000000000000000100000  	Parameter AW bound to: 32'b00000000000000000000000000100000  	Parameter SW bound to: 32'b00000000000000000000000000000100  
// Tcl Message: 	Parameter DW bound to: 32'b00000000000000000000000000100000  	Parameter AW bound to: 32'b00000000000000000000000000100000  	Parameter SW bound to: 32'b00000000000000000000000000000100  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'sys_bus_if' (1#1) [C:/Users/Ian/Desktop/OIST/RedPitaya/RedPitaya-FilterTest/prj/v0.94/project/redpitaya.srcs/sources_1/imports/RedPitaya-FilterTest/rtl/interface/sys_bus_if.sv:7] INFO: [Synth 8-6157] synthesizing module 'gpio_if' [C:/Users/Ian/Desktop/OIST/RedPitaya/RedPitaya-FilterTest/prj/v0.94/project/redpitaya.srcs/sources_1/imports/RedPitaya-FilterTest/rtl/interface/gpio_if.sv:1] 
// Tcl Message: 	Parameter DW bound to: 32'b00000000000000000000000000011000  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'gpio_if' (1#1) [C:/Users/Ian/Desktop/OIST/RedPitaya/RedPitaya-FilterTest/prj/v0.94/project/redpitaya.srcs/sources_1/imports/RedPitaya-FilterTest/rtl/interface/gpio_if.sv:1] INFO: [Synth 8-6157] synthesizing module 'IBUFDS' [C:/Xilinx/Vivado/2020.1/scripts/rt/data/unisim_comp.v:32992] 
// Tcl Message: 	Parameter CAPACITANCE bound to: DONT_CARE - type: string  	Parameter DIFF_TERM bound to: FALSE - type: string  	Parameter DQS_BIAS bound to: FALSE - type: string  	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string  	Parameter IBUF_LOW_PWR bound to: TRUE - type: string  	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string  	Parameter IOSTANDARD bound to: DEFAULT - type: string  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'IBUFDS' (2#1) [C:/Xilinx/Vivado/2020.1/scripts/rt/data/unisim_comp.v:32992] INFO: [Synth 8-6157] synthesizing module 'red_pitaya_pll' [C:/Users/Ian/Desktop/OIST/RedPitaya/RedPitaya-FilterTest/prj/v0.94/project/redpitaya.srcs/sources_1/imports/RedPitaya-FilterTest/rtl/red_pitaya_pll.sv:13] INFO: [Synth 8-6157] synthesizing module 'PLLE2_ADV' [C:/Xilinx/Vivado/2020.1/scripts/rt/data/unisim_comp.v:61519] 
// Tcl Message: 	Parameter DW bound to: 64 - type: integer  	Parameter AW bound to: 32 - type: integer  	Parameter ID bound to: 1 - type: integer  	Parameter IW bound to: 4 - type: integer  	Parameter LW bound to: 4 - type: integer  	Parameter SW bound to: 8 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'axi_master' (6#1) [C:/Users/Ian/Desktop/OIST/RedPitaya/RedPitaya-FilterTest/prj/v0.94/project/redpitaya.srcs/sources_1/imports/RedPitaya-FilterTest/rtl/classic/axi_master.v:13] 
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'axi_master__parameterized0' [C:/Users/Ian/Desktop/OIST/RedPitaya/RedPitaya-FilterTest/prj/v0.94/project/redpitaya.srcs/sources_1/imports/RedPitaya-FilterTest/rtl/classic/axi_master.v:13] 
// Tcl Message: 	Parameter DW bound to: 64 - type: integer  	Parameter AW bound to: 32 - type: integer  	Parameter ID bound to: 2 - type: integer  	Parameter IW bound to: 4 - type: integer  	Parameter LW bound to: 4 - type: integer  	Parameter SW bound to: 8 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'axi_master__parameterized0' (6#1) [C:/Users/Ian/Desktop/OIST/RedPitaya/RedPitaya-FilterTest/prj/v0.94/project/redpitaya.srcs/sources_1/imports/RedPitaya-FilterTest/rtl/classic/axi_master.v:13] 
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'axi_master__parameterized1' [C:/Users/Ian/Desktop/OIST/RedPitaya/RedPitaya-FilterTest/prj/v0.94/project/redpitaya.srcs/sources_1/imports/RedPitaya-FilterTest/rtl/classic/axi_master.v:13] 
// Tcl Message: 	Parameter DW bound to: 64 - type: integer  	Parameter AW bound to: 32 - type: integer  	Parameter ID bound to: 3 - type: integer  	Parameter IW bound to: 4 - type: integer  	Parameter LW bound to: 4 - type: integer  	Parameter SW bound to: 8 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'axi_master__parameterized1' (6#1) [C:/Users/Ian/Desktop/OIST/RedPitaya/RedPitaya-FilterTest/prj/v0.94/project/redpitaya.srcs/sources_1/imports/RedPitaya-FilterTest/rtl/classic/axi_master.v:13] 
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'axi_master__parameterized2' [C:/Users/Ian/Desktop/OIST/RedPitaya/RedPitaya-FilterTest/prj/v0.94/project/redpitaya.srcs/sources_1/imports/RedPitaya-FilterTest/rtl/classic/axi_master.v:13] 
// Tcl Message: 	Parameter DW bound to: 64 - type: integer  	Parameter AW bound to: 32 - type: integer  	Parameter ID bound to: 4 - type: integer  	Parameter IW bound to: 4 - type: integer  	Parameter LW bound to: 4 - type: integer  	Parameter SW bound to: 8 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'axi_master__parameterized2' (6#1) [C:/Users/Ian/Desktop/OIST/RedPitaya/RedPitaya-FilterTest/prj/v0.94/project/redpitaya.srcs/sources_1/imports/RedPitaya-FilterTest/rtl/classic/axi_master.v:13] 
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'axi4_if' [C:/Users/Ian/Desktop/OIST/RedPitaya/RedPitaya-FilterTest/prj/v0.94/project/redpitaya.srcs/sources_1/imports/RedPitaya-FilterTest/rtl/interface/axi4_if.sv:1] 
// Tcl Message: 	Parameter AW bound to: 32'b00000000000000000000000000100000  	Parameter DW bound to: 32'b00000000000000000000000000100000  	Parameter SW bound to: 32'b00000000000000000000000000000100  	Parameter IW bound to: 32'b00000000000000000000000000001100  	Parameter LW bound to: 32'b00000000000000000000000000000100  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'axi4_if' (6#1) [C:/Users/Ian/Desktop/OIST/RedPitaya/RedPitaya-FilterTest/prj/v0.94/project/redpitaya.srcs/sources_1/imports/RedPitaya-FilterTest/rtl/interface/axi4_if.sv:1] INFO: [Synth 8-6157] synthesizing module 'axi4_slave' [C:/Users/Ian/Desktop/OIST/RedPitaya/RedPitaya-FilterTest/prj/v0.94/project/redpitaya.srcs/sources_1/imports/RedPitaya-FilterTest/rtl/axi4_slave.sv:49] 
// Tcl Message: 	Parameter DW bound to: 32'b00000000000000000000000000100000  	Parameter AW bound to: 32'b00000000000000000000000000100000  	Parameter IW bound to: 32'b00000000000000000000000000001100  	Parameter SW bound to: 32'b00000000000000000000000000000100  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'system_proc_sys_reset_0' [C:/Users/Ian/Desktop/OIST/RedPitaya/RedPitaya-FilterTest/prj/v0.94/.Xil/Vivado-17736-DESKTOP-UF70E69/realtime/system_proc_sys_reset_0_stub.v:6] INFO: [Synth 8-6155] done synthesizing module 'system_proc_sys_reset_0' (9#1) [C:/Users/Ian/Desktop/OIST/RedPitaya/RedPitaya-FilterTest/prj/v0.94/.Xil/Vivado-17736-DESKTOP-UF70E69/realtime/system_proc_sys_reset_0_stub.v:6] 
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'system_processing_system7_0' [C:/Users/Ian/Desktop/OIST/RedPitaya/RedPitaya-FilterTest/prj/v0.94/.Xil/Vivado-17736-DESKTOP-UF70E69/realtime/system_processing_system7_0_stub.v:6] INFO: [Synth 8-6155] done synthesizing module 'system_processing_system7_0' (10#1) [C:/Users/Ian/Desktop/OIST/RedPitaya/RedPitaya-FilterTest/prj/v0.94/.Xil/Vivado-17736-DESKTOP-UF70E69/realtime/system_processing_system7_0_stub.v:6] 
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'system_xadc_0' [C:/Users/Ian/Desktop/OIST/RedPitaya/RedPitaya-FilterTest/prj/v0.94/.Xil/Vivado-17736-DESKTOP-UF70E69/realtime/system_xadc_0_stub.v:5] INFO: [Synth 8-6155] done synthesizing module 'system_xadc_0' (11#1) [C:/Users/Ian/Desktop/OIST/RedPitaya/RedPitaya-FilterTest/prj/v0.94/.Xil/Vivado-17736-DESKTOP-UF70E69/realtime/system_xadc_0_stub.v:5] 
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'system_xlconstant_0' [c:/Users/Ian/Desktop/OIST/RedPitaya/RedPitaya-FilterTest/prj/v0.94/project/redpitaya.srcs/sources_1/bd/system/ip/system_xlconstant_0/synth/system_xlconstant_0.v:57] INFO: [Synth 8-6157] synthesizing module 'xlconstant_v1_1_7_xlconstant' [c:/Users/Ian/Desktop/OIST/RedPitaya/RedPitaya-FilterTest/prj/v0.94/project/redpitaya.srcs/sources_1/bd/system/ipshared/fcfc/hdl/xlconstant_v1_1_vl_rfs.v:23] 
// Tcl Message: 	Parameter CONST_VAL bound to: 1 - type: integer  	Parameter CONST_WIDTH bound to: 1 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'xlconstant_v1_1_7_xlconstant' (12#1) [c:/Users/Ian/Desktop/OIST/RedPitaya/RedPitaya-FilterTest/prj/v0.94/project/redpitaya.srcs/sources_1/bd/system/ipshared/fcfc/hdl/xlconstant_v1_1_vl_rfs.v:23] INFO: [Synth 8-6155] done synthesizing module 'system_xlconstant_0' (13#1) [c:/Users/Ian/Desktop/OIST/RedPitaya/RedPitaya-FilterTest/prj/v0.94/project/redpitaya.srcs/sources_1/bd/system/ip/system_xlconstant_0/synth/system_xlconstant_0.v:57] INFO: [Synth 8-6155] done synthesizing module 'system' (14#1) [C:/Users/Ian/Desktop/OIST/RedPitaya/RedPitaya-FilterTest/prj/v0.94/project/redpitaya.srcs/sources_1/bd/system/synth/system.v:13] 
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'red_pitaya_ps' (15#1) [C:/Users/Ian/Desktop/OIST/RedPitaya/RedPitaya-FilterTest/prj/v0.94/project/redpitaya.srcs/sources_1/imports/RedPitaya-FilterTest/prj/v0.94/rtl/red_pitaya_ps.sv:28] INFO: [Synth 8-6157] synthesizing module 'sys_bus_interconnect' [C:/Users/Ian/Desktop/OIST/RedPitaya/RedPitaya-FilterTest/prj/v0.94/project/redpitaya.srcs/sources_1/imports/RedPitaya-FilterTest/rtl/sys_bus_interconnect.sv:7] 
// Tcl Message: 	Parameter DWC bound to: 32'b00000000000000000000000000001000  	Parameter CHN bound to: 32'b00000000000000000000000000000100  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'red_pitaya_pdm' (18#1) [C:/Users/Ian/Desktop/OIST/RedPitaya/RedPitaya-FilterTest/prj/v0.94/project/redpitaya.srcs/sources_1/imports/RedPitaya-FilterTest/rtl/classic/red_pitaya_pdm.sv:13] INFO: [Synth 8-6157] synthesizing module 'ODDR' [C:/Xilinx/Vivado/2020.1/scripts/rt/data/unisim_comp.v:49784] 
// Tcl Message: 	Parameter DDR_CLK_EDGE bound to: OPPOSITE_EDGE - type: string  	Parameter INIT bound to: 1'b0  	Parameter IS_C_INVERTED bound to: 1'b0  	Parameter IS_D1_INVERTED bound to: 1'b0  	Parameter IS_D2_INVERTED bound to: 1'b0  	Parameter SRTYPE bound to: SYNC - type: string  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'ODDR' (19#1) [C:/Xilinx/Vivado/2020.1/scripts/rt/data/unisim_comp.v:49784] INFO: [Synth 8-6157] synthesizing module 'red_pitaya_hk' [C:/Users/Ian/Desktop/OIST/RedPitaya/RedPitaya-FilterTest/prj/v0.94/project/redpitaya.srcs/sources_1/imports/RedPitaya-FilterTest/rtl/classic/red_pitaya_hk.v:29] 
// Tcl Message: 	Parameter DWL bound to: 8 - type: integer  	Parameter DWE bound to: 8 - type: integer  	Parameter DNA bound to: 57'b010000010001101000101011001111000100110101011110011011110  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'DNA_PORT' [C:/Xilinx/Vivado/2020.1/scripts/rt/data/unisim_comp.v:11984] 
// Tcl Message: 	Parameter SIM_DNA_VALUE bound to: 57'b010000010001101000101011001111000100110101011110011011110  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'DNA_PORT' (20#1) [C:/Xilinx/Vivado/2020.1/scripts/rt/data/unisim_comp.v:11984] INFO: [Synth 8-6155] done synthesizing module 'red_pitaya_hk' (21#1) [C:/Users/Ian/Desktop/OIST/RedPitaya/RedPitaya-FilterTest/prj/v0.94/project/redpitaya.srcs/sources_1/imports/RedPitaya-FilterTest/rtl/classic/red_pitaya_hk.v:29] INFO: [Synth 8-6157] synthesizing module 'IOBUF' [C:/Xilinx/Vivado/2020.1/scripts/rt/data/unisim_comp.v:36238] 
// Tcl Message: 	Parameter DRIVE bound to: 12 - type: integer  	Parameter IBUF_LOW_PWR bound to: TRUE - type: string  	Parameter IOSTANDARD bound to: DEFAULT - type: string  	Parameter SLEW bound to: SLOW - type: string  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'IOBUF' (22#1) [C:/Xilinx/Vivado/2020.1/scripts/rt/data/unisim_comp.v:36238] INFO: [Synth 8-6157] synthesizing module 'red_pitaya_scope' [C:/Users/Ian/Desktop/OIST/RedPitaya/RedPitaya-FilterTest/prj/v0.94/project/redpitaya.srcs/sources_1/imports/RedPitaya-FilterTest/rtl/classic/red_pitaya_scope.v:50] 
// Tcl Message: 	Parameter CHN bound to: 0 - type: integer  	Parameter RSZ bound to: 14 - type: integer  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'red_pitaya_dfilt1' [C:/Users/Ian/Desktop/OIST/RedPitaya/RedPitaya-FilterTest/prj/v0.94/project/redpitaya.srcs/sources_1/imports/RedPitaya-FilterTest/rtl/red_pitaya_dfilt1.sv:22] INFO: [Synth 8-6155] done synthesizing module 'red_pitaya_dfilt1' (23#1) [C:/Users/Ian/Desktop/OIST/RedPitaya/RedPitaya-FilterTest/prj/v0.94/project/redpitaya.srcs/sources_1/imports/RedPitaya-FilterTest/rtl/red_pitaya_dfilt1.sv:22] INFO: [Synth 8-6157] synthesizing module 'divide' [C:/Users/Ian/Desktop/OIST/RedPitaya/RedPitaya-FilterTest/prj/v0.94/project/redpitaya.srcs/sources_1/imports/RedPitaya-FilterTest/rtl/divide.v:15] 
// Tcl Message: 	Parameter XDW bound to: 32 - type: integer  	Parameter XDWW bound to: 6 - type: integer  	Parameter YDW bound to: 17 - type: integer  	Parameter PIPE bound to: 2 - type: integer  	Parameter GRAIN bound to: 1 - type: integer  	Parameter RST_ACT_LVL bound to: 0 - type: integer  	Parameter PIPE_CNT bound to: 16 - type: integer  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'div_add_sub_rad2' [C:/Users/Ian/Desktop/OIST/RedPitaya/RedPitaya-FilterTest/prj/v0.94/project/redpitaya.srcs/sources_1/imports/RedPitaya-FilterTest/rtl/divide.v:232] 
// Tcl Message: 	Parameter XDW bound to: 32 - type: integer  	Parameter YDW bound to: 17 - type: integer  	Parameter GRAIN bound to: 1 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'div_add_sub_rad2' (24#1) [C:/Users/Ian/Desktop/OIST/RedPitaya/RedPitaya-FilterTest/prj/v0.94/project/redpitaya.srcs/sources_1/imports/RedPitaya-FilterTest/rtl/divide.v:232] INFO: [Synth 8-6155] done synthesizing module 'divide' (25#1) [C:/Users/Ian/Desktop/OIST/RedPitaya/RedPitaya-FilterTest/prj/v0.94/project/redpitaya.srcs/sources_1/imports/RedPitaya-FilterTest/rtl/divide.v:15] INFO: [Synth 8-6157] synthesizing module 'axi_wr_fifo' [C:/Users/Ian/Desktop/OIST/RedPitaya/RedPitaya-FilterTest/prj/v0.94/project/redpitaya.srcs/sources_1/imports/RedPitaya-FilterTest/rtl/classic/axi_wr_fifo.v:13] 
// Tcl Message: 	Parameter DW bound to: 64 - type: integer  	Parameter AW bound to: 32 - type: integer  	Parameter FW bound to: 8 - type: integer  	Parameter SW bound to: 8 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'axi_wr_fifo' (26#1) [C:/Users/Ian/Desktop/OIST/RedPitaya/RedPitaya-FilterTest/prj/v0.94/project/redpitaya.srcs/sources_1/imports/RedPitaya-FilterTest/rtl/classic/axi_wr_fifo.v:13] 
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'red_pitaya_scope' (27#1) [C:/Users/Ian/Desktop/OIST/RedPitaya/RedPitaya-FilterTest/prj/v0.94/project/redpitaya.srcs/sources_1/imports/RedPitaya-FilterTest/rtl/classic/red_pitaya_scope.v:50] 
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'red_pitaya_asg' [C:/Users/Ian/Desktop/OIST/RedPitaya/RedPitaya-FilterTest/prj/v0.94/project/redpitaya.srcs/sources_1/imports/RedPitaya-FilterTest/rtl/classic/red_pitaya_asg.v:51] 
// Tcl Message: 	Parameter RSZ bound to: 14 - type: integer  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'red_pitaya_asg_ch' [C:/Users/Ian/Desktop/OIST/RedPitaya/RedPitaya-FilterTest/prj/v0.94/project/redpitaya.srcs/sources_1/imports/RedPitaya-FilterTest/rtl/classic/red_pitaya_asg_ch.v:37] 
// Tcl Message: 	Parameter RSZ bound to: 14 - type: integer  	Parameter PNT_SIZE bound to: 62 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'red_pitaya_asg_ch' (28#1) [C:/Users/Ian/Desktop/OIST/RedPitaya/RedPitaya-FilterTest/prj/v0.94/project/redpitaya.srcs/sources_1/imports/RedPitaya-FilterTest/rtl/classic/red_pitaya_asg_ch.v:37] INFO: [Synth 8-6155] done synthesizing module 'red_pitaya_asg' (29#1) [C:/Users/Ian/Desktop/OIST/RedPitaya/RedPitaya-FilterTest/prj/v0.94/project/redpitaya.srcs/sources_1/imports/RedPitaya-FilterTest/rtl/classic/red_pitaya_asg.v:51] INFO: [Synth 8-6157] synthesizing module 'red_pitaya_pid' [C:/Users/Ian/Desktop/OIST/RedPitaya/RedPitaya-FilterTest/prj/v0.94/project/redpitaya.srcs/sources_1/imports/RedPitaya-FilterTest/rtl/classic/red_pitaya_pid.v:52] 
// Tcl Message: 	Parameter PSR bound to: 12 - type: integer  	Parameter ISR bound to: 18 - type: integer  	Parameter DSR bound to: 10 - type: integer  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'red_pitaya_pid_block' [C:/Users/Ian/Desktop/OIST/RedPitaya/RedPitaya-FilterTest/prj/v0.94/project/redpitaya.srcs/sources_1/imports/RedPitaya-FilterTest/rtl/classic/red_pitaya_pid_block.v:49] 
// Tcl Message: 	Parameter PSR bound to: 12 - type: integer  	Parameter ISR bound to: 18 - type: integer  	Parameter DSR bound to: 10 - type: integer  
// Tcl Message: 	Parameter CAPACITANCE bound to: DONT_CARE - type: string  	Parameter IOSTANDARD bound to: DIFF_SSTL18_I - type: string  	Parameter SLEW bound to: FAST - type: string  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'OBUFDS' (32#1) [C:/Xilinx/Vivado/2020.1/scripts/rt/data/unisim_comp.v:46328] INFO: [Synth 8-6157] synthesizing module 'red_pitaya_daisy_tx' [C:/Users/Ian/Desktop/OIST/RedPitaya/RedPitaya-FilterTest/prj/v0.94/project/redpitaya.srcs/sources_1/imports/RedPitaya-FilterTest/rtl/classic/red_pitaya_daisy_tx.v:45] INFO: [Synth 8-6157] synthesizing module 'ODDR__parameterized0' [C:/Xilinx/Vivado/2020.1/scripts/rt/data/unisim_comp.v:49784] 
// Tcl Message: 	Parameter DDR_CLK_EDGE bound to: SAME_EDGE - type: string  	Parameter INIT bound to: 1'b1  	Parameter IS_C_INVERTED bound to: 1'b0  	Parameter IS_D1_INVERTED bound to: 1'b0  	Parameter IS_D2_INVERTED bound to: 1'b0  	Parameter SRTYPE bound to: ASYNC - type: string  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'ODDR__parameterized0' (32#1) [C:/Xilinx/Vivado/2020.1/scripts/rt/data/unisim_comp.v:49784] INFO: [Synth 8-6157] synthesizing module 'OSERDESE2' [C:/Xilinx/Vivado/2020.1/scripts/rt/data/unisim_comp.v:50391] 
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'OSERDESE2' (33#1) [C:/Xilinx/Vivado/2020.1/scripts/rt/data/unisim_comp.v:50391] INFO: [Synth 8-6155] done synthesizing module 'red_pitaya_daisy_tx' (34#1) [C:/Users/Ian/Desktop/OIST/RedPitaya/RedPitaya-FilterTest/prj/v0.94/project/redpitaya.srcs/sources_1/imports/RedPitaya-FilterTest/rtl/classic/red_pitaya_daisy_tx.v:45] INFO: [Synth 8-6157] synthesizing module 'IBUFDS__parameterized0' [C:/Xilinx/Vivado/2020.1/scripts/rt/data/unisim_comp.v:32992] 
// Tcl Message: 	Parameter CAPACITANCE bound to: DONT_CARE - type: string  	Parameter DIFF_TERM bound to: FALSE - type: string  	Parameter DQS_BIAS bound to: FALSE - type: string  	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string  	Parameter IBUF_LOW_PWR bound to: TRUE - type: string  	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string  	Parameter IOSTANDARD bound to: DIFF_SSTL18_I - type: string  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'IBUFDS__parameterized0' (34#1) [C:/Xilinx/Vivado/2020.1/scripts/rt/data/unisim_comp.v:32992] INFO: [Synth 8-6157] synthesizing module 'red_pitaya_daisy_rx' [C:/Users/Ian/Desktop/OIST/RedPitaya/RedPitaya-FilterTest/prj/v0.94/project/redpitaya.srcs/sources_1/imports/RedPitaya-FilterTest/rtl/classic/red_pitaya_daisy_rx.v:54] INFO: [Synth 8-6157] synthesizing module 'BUFIO' [C:/Xilinx/Vivado/2020.1/scripts/rt/data/unisim_comp.v:1344] INFO: [Synth 8-6155] done synthesizing module 'BUFIO' (35#1) [C:/Xilinx/Vivado/2020.1/scripts/rt/data/unisim_comp.v:1344] INFO: [Synth 8-6157] synthesizing module 'BUFR' [C:/Xilinx/Vivado/2020.1/scripts/rt/data/unisim_comp.v:1410] 
// Tcl Message: 	Parameter BUFR_DIVIDE bound to: 2 - type: string  	Parameter SIM_DEVICE bound to: 7SERIES - type: string  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'BUFR' (36#1) [C:/Xilinx/Vivado/2020.1/scripts/rt/data/unisim_comp.v:1410] INFO: [Synth 8-6157] synthesizing module 'ISERDESE2' [C:/Xilinx/Vivado/2020.1/scripts/rt/data/unisim_comp.v:38616] 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 1996.035 ; gain = 115.332 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: --------------------------------------------------------------------------------- Start Handling Custom Attributes --------------------------------------------------------------------------------- --------------------------------------------------------------------------------- 
// Tcl Message: Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 2014.871 ; gain = 134.168 
// Tcl Message: --------------------------------------------------------------------------------- --------------------------------------------------------------------------------- 
// Tcl Message: Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 2014.871 ; gain = 134.168 
// Tcl Message: --------------------------------------------------------------------------------- 
// TclEventType: ELABORATE_FINISH
// Tcl Message: INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Ian/Desktop/OIST/RedPitaya/RedPitaya-FilterTest/prj/v0.94/project/redpitaya.srcs/sources_1/bd/system/ip/system_axi_protocol_converter_0_0/system_axi_protocol_converter_0_0.dcp' for cell 'ps/system_i/axi_protocol_converter_0' INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Ian/Desktop/OIST/RedPitaya/RedPitaya-FilterTest/prj/v0.94/project/redpitaya.srcs/sources_1/bd/system/ip/system_proc_sys_reset_0/system_proc_sys_reset_0.dcp' for cell 'ps/system_i/proc_sys_reset' 
// TclEventType: DESIGN_REFRESH
// HMemoryUtils.trashcanNow. Engine heap size: 1,733 MB. GUI used memory: 147 MB. Current time: 7/18/23, 3:26:09 PM JST
// Engine heap size: 1,733 MB. GUI used memory: 148 MB. Current time: 7/18/23, 3:26:10 PM JST
// WARNING: HEventQueue.dispatchEvent() is taking  1555 ms.
// Tcl Message: INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Ian/Desktop/OIST/RedPitaya/RedPitaya-FilterTest/prj/v0.94/project/redpitaya.srcs/sources_1/bd/system/ip/system_processing_system7_0/system_processing_system7_0.dcp' for cell 'ps/system_i/processing_system7' INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Ian/Desktop/OIST/RedPitaya/RedPitaya-FilterTest/prj/v0.94/project/redpitaya.srcs/sources_1/bd/system/ip/system_xadc_0/system_xadc_0.dcp' for cell 'ps/system_i/xadc' 
// TclEventType: READ_XDC_FILE_START
// TclEventType: READ_XDC_FILE_END
// TclEventType: READ_XDC_FILE_START
// TclEventType: SDC_CONSTRAINT_ADD
// TclEventType: READ_XDC_FILE_END
// TclEventType: READ_XDC_FILE_START
// TclEventType: POWER_CNS_STALE
// TclEventType: POWER_REPORT_STALE
// TclEventType: SDC_CONSTRAINT_ADD
// TclEventType: POWER_REPORT_STALE
// TclEventType: SDC_CONSTRAINT_ADD
// TclEventType: POWER_REPORT_STALE
// TclEventType: SDC_CONSTRAINT_ADD
// TclEventType: POWER_REPORT_STALE
// TclEventType: SDC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: READ_XDC_FILE_END
// TclEventType: READ_XDC_FILE_START
// TclEventType: READ_XDC_FILE_END
// TclEventType: READ_XDC_FILE_START
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: POWER_REPORT_STALE
// TclEventType: SDC_CONSTRAINT_ADD
// TclEventType: READ_XDC_FILE_END
// TclEventType: READ_XDC_FILE_START
// TclEventType: SDC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: SIGNAL_MODIFY
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: SIGNAL_MODIFY
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: SIGNAL_MODIFY
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: SIGNAL_MODIFY
// TclEventType: READ_XDC_FILE_END
// TclEventType: FLOORPLAN_MODIFY
// TclEventType: DESIGN_REFRESH
// HMemoryUtils.trashcanNow. Engine heap size: 1,733 MB. GUI used memory: 123 MB. Current time: 7/18/23, 3:26:18 PM JST
// TclEventType: HFED_INIT_ROUTE_STORAGE_COMPLETED
// Schematic: addNotify
// Schematic: addNotify
// WARNING: HEventQueue.dispatchEvent() is taking  2623 ms.
// Tcl Message: Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.317 . Memory (MB): peak = 2014.871 ; gain = 0.000 
// Tcl Message: INFO: [Netlist 29-17] Analyzing 64 Unisim elements for replacement INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds INFO: [Project 1-479] Netlist was created with Vivado 2020.1 INFO: [Project 1-570] Preparing netlist for logic optimization INFO: [Opt 31-140] Inserted 10 IBUFs to IO ports without IO buffers. INFO: [Opt 31-141] Inserted 21 OBUFs to IO ports without IO buffers. 
// Tcl Message: INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/Users/Ian/Desktop/OIST/RedPitaya/RedPitaya-FilterTest/prj/v0.94/project/redpitaya.srcs/sources_1/bd/system/ip/system_processing_system7_0/system_processing_system7_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/red_pitaya_top_propImpl.xdc]. Resolution: To avoid this warning, move constraints listed in [.Xil/red_pitaya_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis. 
// Tcl Message: Parsing XDC File [c:/Users/Ian/Desktop/OIST/RedPitaya/RedPitaya-FilterTest/prj/v0.94/project/redpitaya.srcs/sources_1/bd/system/ip/system_xadc_0/system_xadc_0.xdc] for cell 'ps/system_i/xadc/inst' Finished Parsing XDC File [c:/Users/Ian/Desktop/OIST/RedPitaya/RedPitaya-FilterTest/prj/v0.94/project/redpitaya.srcs/sources_1/bd/system/ip/system_xadc_0/system_xadc_0.xdc] for cell 'ps/system_i/xadc/inst' Parsing XDC File [C:/Users/Ian/Desktop/OIST/RedPitaya/RedPitaya-FilterTest/prj/v0.94/project/redpitaya.srcs/constrs_1/imports/RedPitaya-FilterTest/sdc/red_pitaya.xdc] 
// Tcl Message: INFO: [Timing 38-2] Deriving generated clocks [C:/Users/Ian/Desktop/OIST/RedPitaya/RedPitaya-FilterTest/prj/v0.94/project/redpitaya.srcs/constrs_1/imports/RedPitaya-FilterTest/sdc/red_pitaya.xdc:206] 
// Tcl Message: INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [C:/Users/Ian/Desktop/OIST/RedPitaya/RedPitaya-FilterTest/prj/v0.94/project/redpitaya.srcs/constrs_1/imports/RedPitaya-FilterTest/sdc/red_pitaya.xdc:206] 
// Tcl Message: INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [C:/Users/Ian/Desktop/OIST/RedPitaya/RedPitaya-FilterTest/prj/v0.94/project/redpitaya.srcs/constrs_1/imports/RedPitaya-FilterTest/sdc/red_pitaya.xdc:207] 
// Tcl Message: INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [C:/Users/Ian/Desktop/OIST/RedPitaya/RedPitaya-FilterTest/prj/v0.94/project/redpitaya.srcs/constrs_1/imports/RedPitaya-FilterTest/sdc/red_pitaya.xdc:208] 
// Tcl Message: INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [C:/Users/Ian/Desktop/OIST/RedPitaya/RedPitaya-FilterTest/prj/v0.94/project/redpitaya.srcs/constrs_1/imports/RedPitaya-FilterTest/sdc/red_pitaya.xdc:212] 
// Tcl Message: INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [C:/Users/Ian/Desktop/OIST/RedPitaya/RedPitaya-FilterTest/prj/v0.94/project/redpitaya.srcs/constrs_1/imports/RedPitaya-FilterTest/sdc/red_pitaya.xdc:213] 
// Tcl Message: INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [C:/Users/Ian/Desktop/OIST/RedPitaya/RedPitaya-FilterTest/prj/v0.94/project/redpitaya.srcs/constrs_1/imports/RedPitaya-FilterTest/sdc/red_pitaya.xdc:214] 
// Tcl Message: INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [C:/Users/Ian/Desktop/OIST/RedPitaya/RedPitaya-FilterTest/prj/v0.94/project/redpitaya.srcs/constrs_1/imports/RedPitaya-FilterTest/sdc/red_pitaya.xdc:215] 
// Tcl Message: INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [C:/Users/Ian/Desktop/OIST/RedPitaya/RedPitaya-FilterTest/prj/v0.94/project/redpitaya.srcs/constrs_1/imports/RedPitaya-FilterTest/sdc/red_pitaya.xdc:216] 
// Tcl Message: INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [C:/Users/Ian/Desktop/OIST/RedPitaya/RedPitaya-FilterTest/prj/v0.94/project/redpitaya.srcs/constrs_1/imports/RedPitaya-FilterTest/sdc/red_pitaya.xdc:217] 
// Tcl Message: INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [C:/Users/Ian/Desktop/OIST/RedPitaya/RedPitaya-FilterTest/prj/v0.94/project/redpitaya.srcs/constrs_1/imports/RedPitaya-FilterTest/sdc/red_pitaya.xdc:217] 
// Tcl Message: INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [C:/Users/Ian/Desktop/OIST/RedPitaya/RedPitaya-FilterTest/prj/v0.94/project/redpitaya.srcs/constrs_1/imports/RedPitaya-FilterTest/sdc/red_pitaya.xdc:218] 
// Tcl Message: INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [C:/Users/Ian/Desktop/OIST/RedPitaya/RedPitaya-FilterTest/prj/v0.94/project/redpitaya.srcs/constrs_1/imports/RedPitaya-FilterTest/sdc/red_pitaya.xdc:218] 
// Tcl Message: Finished Parsing XDC File [C:/Users/Ian/Desktop/OIST/RedPitaya/RedPitaya-FilterTest/prj/v0.94/project/redpitaya.srcs/constrs_1/imports/RedPitaya-FilterTest/sdc/red_pitaya.xdc] 
// Tcl Message: INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/Ian/Desktop/OIST/RedPitaya/RedPitaya-FilterTest/prj/v0.94/project/redpitaya.srcs/constrs_1/imports/RedPitaya-FilterTest/sdc/red_pitaya.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/red_pitaya_top_propImpl.xdc]. Resolution: To avoid this warning, move constraints listed in [.Xil/red_pitaya_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis. 
// Tcl Message: Parsing XDC File [C:/Users/Ian/Desktop/OIST/RedPitaya/RedPitaya-FilterTest/prj/v0.94/project/redpitaya.srcs/constrs_1/imports/RedPitaya-FilterTest/prj/v0.94/sdc/red_pitaya.xdc] 
// Tcl Message: INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [C:/Users/Ian/Desktop/OIST/RedPitaya/RedPitaya-FilterTest/prj/v0.94/project/redpitaya.srcs/constrs_1/imports/RedPitaya-FilterTest/prj/v0.94/sdc/red_pitaya.xdc:7] 
// Tcl Message: INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [C:/Users/Ian/Desktop/OIST/RedPitaya/RedPitaya-FilterTest/prj/v0.94/project/redpitaya.srcs/constrs_1/imports/RedPitaya-FilterTest/prj/v0.94/sdc/red_pitaya.xdc:8] 
// Tcl Message: INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [C:/Users/Ian/Desktop/OIST/RedPitaya/RedPitaya-FilterTest/prj/v0.94/project/redpitaya.srcs/constrs_1/imports/RedPitaya-FilterTest/prj/v0.94/sdc/red_pitaya.xdc:9] 
// Tcl Message: INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [C:/Users/Ian/Desktop/OIST/RedPitaya/RedPitaya-FilterTest/prj/v0.94/project/redpitaya.srcs/constrs_1/imports/RedPitaya-FilterTest/prj/v0.94/sdc/red_pitaya.xdc:11] 
// Tcl Message: INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [C:/Users/Ian/Desktop/OIST/RedPitaya/RedPitaya-FilterTest/prj/v0.94/project/redpitaya.srcs/constrs_1/imports/RedPitaya-FilterTest/prj/v0.94/sdc/red_pitaya.xdc:12] 
// Tcl Message: INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [C:/Users/Ian/Desktop/OIST/RedPitaya/RedPitaya-FilterTest/prj/v0.94/project/redpitaya.srcs/constrs_1/imports/RedPitaya-FilterTest/prj/v0.94/sdc/red_pitaya.xdc:12] 
// Tcl Message: INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [C:/Users/Ian/Desktop/OIST/RedPitaya/RedPitaya-FilterTest/prj/v0.94/project/redpitaya.srcs/constrs_1/imports/RedPitaya-FilterTest/prj/v0.94/sdc/red_pitaya.xdc:13] 
// Tcl Message: INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [C:/Users/Ian/Desktop/OIST/RedPitaya/RedPitaya-FilterTest/prj/v0.94/project/redpitaya.srcs/constrs_1/imports/RedPitaya-FilterTest/prj/v0.94/sdc/red_pitaya.xdc:13] 
// Tcl Message: Finished Parsing XDC File [C:/Users/Ian/Desktop/OIST/RedPitaya/RedPitaya-FilterTest/prj/v0.94/project/redpitaya.srcs/constrs_1/imports/RedPitaya-FilterTest/prj/v0.94/sdc/red_pitaya.xdc] 
// Tcl Message: INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/Ian/Desktop/OIST/RedPitaya/RedPitaya-FilterTest/prj/v0.94/project/redpitaya.srcs/constrs_1/imports/RedPitaya-FilterTest/prj/v0.94/sdc/red_pitaya.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/red_pitaya_top_propImpl.xdc]. Resolution: To avoid this warning, move constraints listed in [.Xil/red_pitaya_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis. 
// Tcl Message: Completed Processing XDC Constraints  
// Tcl Message: INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s). 
// Tcl Message: refresh_design: Time (s): cpu = 00:00:18 ; elapsed = 00:00:26 . Memory (MB): peak = 2040.750 ; gain = 160.047 
// Elapsed time: 27 seconds
dismissDialog("Reloading"); // bz (cs)
collapseTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, red_pitaya_top (red_pitaya_top.sv), i_scope : red_pitaya_scope (red_pitaya_scope.v)]", 8); // B (F, cs)
collapseTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, red_pitaya_top (red_pitaya_top.sv)]", 1); // B (F, cs)
selectButton(PAResourceCommand.PACommandNames_ADD_SOURCES, "Sources_add_sources"); // E (g, cs)
// Run Command: PAResourceCommand.PACommandNames_ADD_SOURCES
// c (cs): Add Sources: addNotify
selectButton("NEXT", "Next >"); // JButton (j, c)
selectButton(PAResourceQtoS.SrcChooserPanel_ADD_HDL_AND_NETLIST_FILES_TO_YOUR_PROJECT, "Add Files"); // a (E, c)
setFileChooser("C:/Users/Ian/Desktop/OIST/FilterTest/filter_1689043880.v");
selectButton("FINISH", "Finish"); // JButton (j, c)
// 'h' command handler elapsed time: 10 seconds
dismissDialog("Add Sources"); // c (cs)
// Tcl Message: add_files -norecurse C:/Users/Ian/Desktop/OIST/FilterTest/filter_1689043880.v 
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, red_pitaya_top (red_pitaya_top.sv)]", 1); // B (F, cs)
collapseTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, red_pitaya_top (red_pitaya_top.sv)]", 1); // B (F, cs)
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, system_wrapper (system_wrapper.v)]", 14); // B (F, cs)
collapseTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, system_wrapper (system_wrapper.v)]", 14); // B (F, cs)
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Constraints]", 35); // B (F, cs)
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation Sources]", 37); // B (F, cs)
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation Sources, sim_1]", 38); // B (F, cs)
collapseTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation Sources]", 37); // B (F, cs)
collapseTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Constraints]", 35); // B (F, cs)
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Utility Sources]", 37); // B (F, cs)
collapseTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Utility Sources]", 37); // B (F, cs)
// Elapsed time: 22 seconds
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, acm_filter (filter_1689043880.v)]", 10, true); // B (F, cs) - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, acm_filter (filter_1689043880.v)]", 10, true, false, false, false, false, true); // B (F, cs) - Double Click - Node
// Elapsed time: 19 seconds
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "red_pitaya_top.sv", 2); // m (l, cs)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "filter_1689043880.v", 4); // m (l, cs)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "red_pitaya_top.sv", 2); // m (l, cs)
// Elapsed time: 18 seconds
selectCodeEditor("red_pitaya_top.sv", 708, 756); // bP (w, cs)
// Elapsed time: 15 seconds
selectCodeEditor("red_pitaya_top.sv", 244, 366); // bP (w, cs)
setText(RDIResource.HCodeEditor_SEARCH_TEXT_COMBO_BOX, "asg_a", true); // l (au, cs)
// Elapsed time: 16 seconds
setText(RDIResource.HCodeEditor_SEARCH_TEXT_COMBO_BOX, "asg_"); // l (au, cs)
// Elapsed time: 100 seconds
selectCodeEditor("red_pitaya_top.sv", 186, 774); // bP (w, cs)
selectCodeEditor("red_pitaya_top.sv", 300, 710); // bP (w, cs)
selectCodeEditor("red_pitaya_top.sv", 300, 710, false, false, false, false, true); // bP (w, cs) - Double Click
selectCodeEditor("red_pitaya_top.sv", 417, 721); // bP (w, cs)
selectCodeEditor("red_pitaya_top.sv", 32, 713); // bP (w, cs)
selectCodeEditor("red_pitaya_top.sv", 32, 713, false, false, false, false, true); // bP (w, cs) - Double Click
// Elapsed time: 179 seconds
setText(RDIResource.HCodeEditor_SEARCH_TEXT_COMBO_BOX, "asg"); // l (au, cs)
selectCodeEditor("red_pitaya_top.sv", 841, 852); // bP (w, cs)
selectCodeEditor("red_pitaya_top.sv", 785, 880); // bP (w, cs)
selectCodeEditor("red_pitaya_top.sv", 98, 564); // bP (w, cs)
selectCodeEditor("red_pitaya_top.sv", 832, 580); // bP (w, cs)
selectCodeEditor("red_pitaya_top.sv", 264, 556); // bP (w, cs)
selectCodeEditor("red_pitaya_top.sv", 732, 599); // bP (w, cs)
selectCodeEditor("red_pitaya_top.sv", 181, 635); // bP (w, cs)
selectCodeEditor("red_pitaya_top.sv", 636, 660); // bP (w, cs)
// Elapsed time: 186 seconds
selectCodeEditor("red_pitaya_top.sv", 865, 774); // bP (w, cs)
// Elapsed time: 20 seconds
setText(RDIResource.HCodeEditor_SEARCH_TEXT_COMBO_BOX, "adc"); // l (au, cs)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "filter_1689043880.v", 2); // m (l, cs)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "Schematic", 1); // m (l, cs)
// Elapsed time: 126 seconds
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "Project Summary", 0); // m (l, cs)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "Schematic", 1); // m (l, cs)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "red_pitaya_top.sv", 3); // m (l, cs)
selectCodeEditor("red_pitaya_top.sv", 620, 367); // bP (w, cs)
typeControlKey((HResource) null, "red_pitaya_top.sv", 'c'); // bP (w, cs)
// Elapsed time: 35 seconds
selectCodeEditor("red_pitaya_top.sv", 70, 329); // bP (w, cs)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "Schematic (2)", 4); // m (l, cs)
// Elapsed time: 160 seconds
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "Project Summary", 0); // m (l, cs)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "red_pitaya_top.sv", 3); // m (l, cs)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "Schematic (2)", 4); // m (l, cs)
// Schematic: addNotify
// Elapsed time: 40 seconds
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "Project Summary", 0); // m (l, cs)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "Schematic (2)", 4); // m (l, cs)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "filter_1689043880.v", 2); // m (l, cs)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "red_pitaya_top.sv", 3); // m (l, cs)
// Elapsed time: 14 seconds
setText(RDIResource.HCodeEditor_SEARCH_TEXT_COMBO_BOX, "dac_cl"); // l (au, cs)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "Schematic (2)", 4); // m (l, cs)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "red_pitaya_top.sv", 3); // m (l, cs)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "filter_1689043880.v", 2); // m (l, cs)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "Schematic", 1); // m (l, cs)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "red_pitaya_top.sv", 3); // m (l, cs)
// Elapsed time: 11 seconds
setText(RDIResource.HCodeEditor_SEARCH_TEXT_COMBO_BOX, "dac_clk_i"); // l (au, cs)
selectCodeEditor("red_pitaya_top.sv", 88, 820); // bP (w, cs)
selectCodeEditor("red_pitaya_top.sv", 88, 820, false, false, false, false, true); // bP (w, cs) - Double Click
selectCodeEditor("red_pitaya_top.sv", 70, 782); // bP (w, cs)
selectCodeEditor("red_pitaya_top.sv", 70, 782, false, false, false, false, true); // bP (w, cs) - Double Click
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "Schematic (2)", 4); // m (l, cs)
// Elapsed time: 20 seconds
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "red_pitaya_top.sv", 3); // m (l, cs)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "Schematic (2)", 4); // m (l, cs)
// Elapsed time: 18 seconds
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "red_pitaya_top.sv", 3); // m (l, cs)
// [GUI Memory]: 222 MB (+20kb) [01:47:31]
// Elapsed time: 52 seconds
selectCodeEditor("red_pitaya_top.sv", 254, 789); // bP (w, cs)
selectCodeEditor("red_pitaya_top.sv", 254, 789, false, false, false, false, true); // bP (w, cs) - Double Click
selectCodeEditor("red_pitaya_top.sv", 63, 792); // bP (w, cs)
selectCodeEditor("red_pitaya_top.sv", 63, 792, false, false, false, false, true); // bP (w, cs) - Double Click
// Elapsed time: 22 seconds
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "Schematic (2)", 4); // m (l, cs)
// Elapsed time: 21 seconds
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "red_pitaya_top.sv", 3); // m (l, cs)
selectCodeEditor("red_pitaya_top.sv", 100, 812); // bP (w, cs)
selectCodeEditor("red_pitaya_top.sv", 100, 812, false, false, false, false, true); // bP (w, cs) - Double Click
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "Schematic (2)", 4); // m (l, cs)
// Elapsed time: 34 seconds
collapseTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, acm_filter (filter_1689043880.v)]", 10); // B (F, cs)
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, red_pitaya_top (red_pitaya_top.sv)]", 1); // B (F, cs)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, red_pitaya_top (red_pitaya_top.sv), i_asg : red_pitaya_asg (red_pitaya_asg.v)]", 9, true); // B (F, cs) - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, red_pitaya_top (red_pitaya_top.sv), i_asg : red_pitaya_asg (red_pitaya_asg.v)]", 9, true, false, false, false, false, true); // B (F, cs) - Double Click - Node
// Elapsed time: 12 seconds
selectCodeEditor("red_pitaya_asg.v", 319, 613); // bP (w, cs)
selectCodeEditor("red_pitaya_asg.v", 319, 613, false, false, false, false, true); // bP (w, cs) - Double Click
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "Schematic (2)", 4); // m (l, cs)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "red_pitaya_top.sv", 3); // m (l, cs)
selectCodeEditor("red_pitaya_top.sv", 276, 808); // bP (w, cs)
selectCodeEditor("red_pitaya_top.sv", 276, 808, false, false, false, false, true); // bP (w, cs) - Double Click
selectCodeEditor("red_pitaya_top.sv", 258, 782); // bP (w, cs)
selectCodeEditor("red_pitaya_top.sv", 258, 782, false, false, false, false, true); // bP (w, cs) - Double Click
// Elapsed time: 34 seconds
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "red_pitaya_asg.v", 5); // m (l, cs)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "Schematic (2)", 4); // m (l, cs)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "red_pitaya_top.sv", 3); // m (l, cs)
selectCodeEditor("red_pitaya_top.sv", 428, 359); // bP (w, cs)
typeControlKey(null, null, 'z');
typeControlKey(null, null, 'z');
typeControlKey(null, null, 'z');
typeControlKey(null, null, 'z');
typeControlKey(null, null, 'z');
// Elapsed time: 52 seconds
setText(RDIResource.HCodeEditor_SEARCH_TEXT_COMBO_BOX, "dac_clk_"); // l (au, cs)
selectCodeEditor("red_pitaya_top.sv", 2, 612); // bP (w, cs)
typeControlKey((HResource) null, "red_pitaya_top.sv", 'c'); // bP (w, cs)
// Elapsed time: 70 seconds
selectCodeEditor("red_pitaya_top.sv", 74, 678); // bP (w, cs)
selectCodeEditor("red_pitaya_top.sv", 64, 670); // bP (w, cs)
selectCodeEditor("red_pitaya_top.sv", 63, 670, false, false, false, false, true); // bP (w, cs) - Double Click
// Elapsed time: 13 seconds
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "Schematic (2)", 4); // m (l, cs)
// Elapsed time: 175 seconds
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "red_pitaya_top.sv", 3); // m (l, cs)
// Elapsed time: 19 seconds
setText(RDIResource.HCodeEditor_SEARCH_TEXT_COMBO_BOX, "asg_dat"); // l (au, cs)
selectCodeEditor("red_pitaya_top.sv", 152, 415); // bP (w, cs)
selectCodeEditor("red_pitaya_top.sv", 146, 650); // bP (w, cs)
selectCodeEditor("red_pitaya_top.sv", 134, 634); // bP (w, cs)
selectCodeEditor("red_pitaya_top.sv", 24, 642); // bP (w, cs)
selectCodeEditor("red_pitaya_top.sv", 24, 642, false, false, false, false, true); // bP (w, cs) - Double Click
// Elapsed time: 10 seconds
selectCodeEditor("red_pitaya_top.sv", 485, 1170); // bP (w, cs)
typeControlKey((HResource) null, "red_pitaya_top.sv", 'c'); // bP (w, cs)
selectCodeEditor("red_pitaya_top.sv", 410, 1097); // bP (w, cs)
selectCodeEditor("red_pitaya_top.sv", 276, 1013); // bP (w, cs)
selectCodeEditor("red_pitaya_top.sv", 391, 1024); // bP (w, cs)
selectCodeEditor("red_pitaya_top.sv", 421, 1013); // bP (w, cs)
selectCodeEditor("red_pitaya_top.sv", 421, 1016); // bP (w, cs)
typeControlKey((HResource) null, "red_pitaya_top.sv", 'c'); // bP (w, cs)
// Elapsed time: 88 seconds
selectCodeEditor("red_pitaya_top.sv", 34, 645); // bP (w, cs)
selectCodeEditor("red_pitaya_top.sv", 34, 644, false, false, false, false, true); // bP (w, cs) - Double Click
// HMemoryUtils.trashcanNow. Engine heap size: 1,733 MB. GUI used memory: 153 MB. Current time: 7/18/23, 3:56:19 PM JST
// Elapsed time: 15 seconds
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "Schematic (2)", 4); // m (l, cs)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "red_pitaya_top.sv", 3); // m (l, cs)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "filter_1689043880.v", 2); // m (l, cs)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "Schematic", 1); // m (l, cs)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "red_pitaya_top.sv", 3); // m (l, cs)
selectCodeEditor("red_pitaya_top.sv", 281, 770); // bP (w, cs)
selectCodeEditor("red_pitaya_top.sv", 265, 810); // bP (w, cs)
selectCodeEditor("red_pitaya_top.sv", 21, 793); // bP (w, cs)
selectCodeEditor("red_pitaya_top.sv", 19, 793, false, false, false, false, true); // bP (w, cs) - Double Click
// Elapsed time: 51 seconds
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "Schematic (2)", 4); // m (l, cs)
// Elapsed time: 246 seconds
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "red_pitaya_top.sv", 3); // m (l, cs)
selectCodeEditor("red_pitaya_top.sv", 551, 438); // bP (w, cs)
// Elapsed time: 68 seconds
setText(RDIResource.HCodeEditor_SEARCH_TEXT_COMBO_BOX, "asg_dat"); // l (au, cs)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "Schematic (2)", 4); // m (l, cs)
// Elapsed time: 21 seconds
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "filter_1689043880.v", 2); // m (l, cs)
// Elapsed time: 20 seconds
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "Schematic", 1); // m (l, cs)
// Elapsed time: 41 seconds
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "red_pitaya_top.sv", 3); // m (l, cs)
// Elapsed time: 128 seconds
setText(RDIResource.HCodeEditor_SEARCH_TEXT_COMBO_BOX, "asg_dat[0"); // l (au, cs)
// Elapsed time: 50 seconds
selectCodeEditor("red_pitaya_top.sv", 359, 712); // bP (w, cs)
selectCodeEditor("red_pitaya_top.sv", 557, 694); // bP (w, cs)
selectCodeEditor("red_pitaya_top.sv", 262, 718); // bP (w, cs)
selectCodeEditor("red_pitaya_top.sv", 262, 718, false, false, false, false, true); // bP (w, cs) - Double Click
// Elapsed time: 67 seconds
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "filter_1689043880.v", 2); // m (l, cs)
// Elapsed time: 22 seconds
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "Project Summary", 0); // m (l, cs)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "Schematic", 1); // m (l, cs)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "red_pitaya_top.sv", 3); // m (l, cs)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "filter_1689043880.v", 2); // m (l, cs)
selectCodeEditor("filter_1689043880.v", 121, 491); // bP (w, cs)
selectCodeEditor("filter_1689043880.v", 121, 491, false, false, false, false, true); // bP (w, cs) - Double Click
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "red_pitaya_top.sv", 3); // m (l, cs)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "red_pitaya_asg.v", 5); // m (l, cs)
selectCodeEditor("red_pitaya_asg.v", 273, 515); // bP (w, cs)
// Elapsed time: 10 seconds
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "Schematic (2)", 4); // m (l, cs)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "red_pitaya_top.sv", 3); // m (l, cs)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "filter_1689043880.v", 2); // m (l, cs)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "red_pitaya_asg.v", 5); // m (l, cs)
// Elapsed time: 12 seconds
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "Schematic (2)", 4); // m (l, cs)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "red_pitaya_top.sv", 3); // m (l, cs)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "filter_1689043880.v", 2); // m (l, cs)
selectCodeEditor("filter_1689043880.v", 204, 526); // bP (w, cs)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "red_pitaya_asg.v", 5); // m (l, cs)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "filter_1689043880.v", 4); // m (l, cs)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "red_pitaya_asg.v", 5); // m (l, cs)
// Elapsed time: 22 seconds
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "filter_1689043880.v", 4); // m (l, cs)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "Schematic (2)", 3); // m (l, cs)
// Elapsed time: 643 seconds
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "red_pitaya_top.sv", 2); // m (l, cs)
selectCodeEditor("red_pitaya_top.sv", 370, 649); // bP (w, cs)
selectCodeEditor("red_pitaya_top.sv", 272, 715); // bP (w, cs)
selectCodeEditor("red_pitaya_top.sv", 272, 715, false, false, false, false, true); // bP (w, cs) - Double Click
selectCodeEditor("red_pitaya_top.sv", 81, 804); // bP (w, cs)
selectCodeEditor("red_pitaya_top.sv", 66, 783); // bP (w, cs)
selectCodeEditor("red_pitaya_top.sv", 196, 360); // bP (w, cs)
selectCodeEditor("red_pitaya_top.sv", 265, 413); // bP (w, cs)
selectCodeEditor("red_pitaya_top.sv", 265, 413, false, false, false, false, true); // bP (w, cs) - Double Click
selectCodeEditor("red_pitaya_top.sv", 334, 421); // bP (w, cs)
selectCodeEditor("red_pitaya_top.sv", 256, 417); // bP (w, cs)
selectCodeEditor("red_pitaya_top.sv", 256, 417, false, false, false, false, true); // bP (w, cs) - Double Click
selectCodeEditor("red_pitaya_top.sv", 256, 417); // bP (w, cs)
selectCodeEditor("red_pitaya_top.sv", 330, 411); // bP (w, cs)
selectCodeEditor("red_pitaya_top.sv", 216, 417, true, false, false, false, false); // bP (w, cs) - Shift Key
// Elapsed time: 61 seconds
setText(RDIResource.HCodeEditor_SEARCH_TEXT_COMBO_BOX, (String) null); // l (au, cs)
selectCodeEditor("red_pitaya_top.sv", 248, 270); // bP (w, cs)
selectCodeEditor("red_pitaya_top.sv", 248, 270, false, false, false, false, true); // bP (w, cs) - Double Click
// Elapsed time: 32 seconds
selectCodeEditor("red_pitaya_top.sv", 277, 260); // bP (w, cs)
selectCodeEditor("red_pitaya_top.sv", 319, 262); // bP (w, cs)
typeControlKey((HResource) null, "red_pitaya_top.sv", 'c'); // bP (w, cs)
setText(RDIResource.HCodeEditor_SEARCH_TEXT_COMBO_BOX, "asg_dat[0]"); // l (au, cs)
selectCodeEditor("red_pitaya_top.sv", 70, 792); // bP (w, cs)
// Elapsed time: 22 seconds
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "filter_1689043880.v", 4); // m (l, cs)
selectCodeEditor("filter_1689043880.v", 80, 409); // bP (w, cs)
typeControlKey((HResource) null, "filter_1689043880.v", 'c'); // bP (w, cs)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "Schematic (2)", 3); // m (l, cs)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "red_pitaya_top.sv", 2); // m (l, cs)
typeControlKey((HResource) null, "red_pitaya_top.sv", 'v'); // bP (w, cs)
selectCodeEditor("red_pitaya_top.sv", 71, 985); // bP (w, cs)
selectCodeEditor("red_pitaya_top.sv", 71, 985, false, false, false, false, true); // bP (w, cs) - Double Click
// Elapsed time: 158 seconds
selectCodeEditor("red_pitaya_top.sv", 111, 959); // bP (w, cs)
// Elapsed time: 19 seconds
selectCodeEditor("red_pitaya_top.sv", 197, 361); // bP (w, cs)
selectCodeEditor("red_pitaya_top.sv", 197, 355); // bP (w, cs)
selectCodeEditor("red_pitaya_top.sv", 197, 364); // bP (w, cs)
selectCodeEditor("red_pitaya_top.sv", 197, 364, false, false, false, false, true); // bP (w, cs) - Double Click
// HMemoryUtils.trashcanNow. Engine heap size: 1,733 MB. GUI used memory: 152 MB. Current time: 7/18/23, 4:26:19 PM JST
selectCodeEditor("red_pitaya_top.sv", 199, 744); // bP (w, cs)
selectCodeEditor("red_pitaya_top.sv", 199, 744, false, false, false, false, true); // bP (w, cs) - Double Click
selectCodeEditor("red_pitaya_top.sv", 186, 1015); // bP (w, cs)
selectCodeEditor("red_pitaya_top.sv", 186, 1015, false, false, false, false, true); // bP (w, cs) - Double Click
selectCodeEditor("red_pitaya_top.sv", 180, 745); // bP (w, cs)
selectCodeEditor("red_pitaya_top.sv", 180, 745, false, false, false, false, true); // bP (w, cs) - Double Click
// Elapsed time: 40 seconds
selectCodeEditor("red_pitaya_top.sv", 285, 695); // bP (w, cs)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "red_pitaya_asg.v", 5); // m (l, cs)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "filter_1689043880.v", 4); // m (l, cs)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "Schematic (2)", 3); // m (l, cs)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "red_pitaya_asg.v", 5); // m (l, cs)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "filter_1689043880.v", 4); // m (l, cs)
selectCodeEditor("filter_1689043880.v", 355, 411); // bP (w, cs)
selectCodeEditor("filter_1689043880.v", 70, 584); // bP (w, cs)
selectCodeEditor("filter_1689043880.v", 70, 584, false, false, false, false, true); // bP (w, cs) - Double Click
selectCodeEditor("filter_1689043880.v", 98, 665); // bP (w, cs)
typeControlKey((HResource) null, "filter_1689043880.v", 'c'); // bP (w, cs)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "Schematic (2)", 3); // m (l, cs)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "red_pitaya_top.sv", 2); // m (l, cs)
selectCodeEditor("red_pitaya_top.sv", 39, 758); // bP (w, cs)
typeControlKey((HResource) null, "red_pitaya_top.sv", 'v'); // bP (w, cs)
// Elapsed time: 23 seconds
typeControlKey((HResource) null, "red_pitaya_top.sv", 'v'); // bP (w, cs)
// Elapsed time: 16 seconds
typeControlKey((HResource) null, "red_pitaya_top.sv", 'v'); // bP (w, cs)
// Elapsed time: 16 seconds
typeControlKey((HResource) null, "red_pitaya_top.sv", 'v'); // bP (w, cs)
// Elapsed time: 17 seconds
typeControlKey(null, null, 'z');
// Elapsed time: 24 seconds
selectCodeEditor("red_pitaya_top.sv", 267, 804); // bP (w, cs)
selectCodeEditor("red_pitaya_top.sv", 267, 804, false, false, false, false, true); // bP (w, cs) - Double Click
typeControlKey((HResource) null, "red_pitaya_top.sv", 'c'); // bP (w, cs)
selectCodeEditor("red_pitaya_top.sv", 215, 759); // bP (w, cs)
// Elapsed time: 11 seconds
selectCodeEditor("red_pitaya_top.sv", 269, 833); // bP (w, cs)
selectCodeEditor("red_pitaya_top.sv", 269, 833, false, false, false, false, true); // bP (w, cs) - Double Click
typeControlKey((HResource) null, "red_pitaya_top.sv", 'c'); // bP (w, cs)
selectCodeEditor("red_pitaya_top.sv", 259, 762); // bP (w, cs)
selectCodeEditor("red_pitaya_top.sv", 259, 762, false, false, false, false, true); // bP (w, cs) - Double Click
selectCodeEditor("red_pitaya_top.sv", 330, 765); // bP (w, cs)
selectCodeEditor("red_pitaya_top.sv", 311, 820); // bP (w, cs)
typeControlKey((HResource) null, "red_pitaya_top.sv", 'c'); // bP (w, cs)
selectCodeEditor("red_pitaya_top.sv", 220, 760); // bP (w, cs)
selectCodeEditor("red_pitaya_top.sv", 272, 41); // bP (w, cs)
selectCodeEditor("red_pitaya_top.sv", 272, 41, false, false, false, false, true); // bP (w, cs) - Double Click
selectCodeEditor("red_pitaya_top.sv", 209, 39); // bP (w, cs)
selectCodeEditor("red_pitaya_top.sv", 477, 39); // bP (w, cs)
typeControlKey((HResource) null, "red_pitaya_top.sv", 'v'); // bP (w, cs)
selectCodeEditor("red_pitaya_top.sv", 477, 39); // bP (w, cs)
typeControlKey((HResource) null, "red_pitaya_top.sv", 'c'); // bP (w, cs)
selectCodeEditor("red_pitaya_top.sv", 104, 59); // bP (w, cs)
typeControlKey((HResource) null, "red_pitaya_top.sv", 'v'); // bP (w, cs)
typeControlKey((HResource) null, "red_pitaya_top.sv", 'v'); // bP (w, cs)
selectButton(RDIResourceCommand.RDICommands_SAVE_FILE, (String) null); // E (g, cs)
// TclEventType: DG_GRAPH_STALE
// TclEventType: DESIGN_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DESIGN_STALE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: update_compile_order -fileset sources_1 
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, RTL Analysis, Open Elaborated Design, Schematic]", 16, false); // u (J, cs)
// Run Command: PAResourceCommand.PACommandNames_SCHEMATIC
// Schematic: addNotify
selectButton(PAResourceOtoP.ProjectTab_RELOAD, "Reload"); // h (ds, cs)
// bz (cs):  Reloading : addNotify
// Tcl Message: create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/Ian/Desktop/OIST/RedPitaya/RedPitaya-FilterTest/prj/v0.94/project/redpitaya.srcs/sources_1/bd/system/system.bd] 
// TclEventType: ELABORATE_START
// Tcl Message: refresh_design 
// TclEventType: ELABORATE_FAIL
// Tcl Message: ERROR: [Synth 8-2531] port DDR_ba is already defined [C:/Users/Ian/Desktop/OIST/RedPitaya/RedPitaya-FilterTest/prj/v0.94/project/redpitaya.srcs/sources_1/imports/RedPitaya-FilterTest/prj/v0.94/rtl/red_pitaya_top.sv:69] 
// Tcl Message: INFO: [Synth 8-994] DDR_ba is declared here [C:/Users/Ian/Desktop/OIST/RedPitaya/RedPitaya-FilterTest/prj/v0.94/project/redpitaya.srcs/sources_1/imports/RedPitaya-FilterTest/prj/v0.94/rtl/red_pitaya_top.sv:68] INFO: [Synth 8-2350] module red_pitaya_top ignored due to previous errors [C:/Users/Ian/Desktop/OIST/RedPitaya/RedPitaya-FilterTest/prj/v0.94/project/redpitaya.srcs/sources_1/imports/RedPitaya-FilterTest/prj/v0.94/rtl/red_pitaya_top.sv:52] 
// Tcl Message: Failed to read verilog 'C:/Users/Ian/Desktop/OIST/RedPitaya/RedPitaya-FilterTest/prj/v0.94/project/redpitaya.srcs/sources_1/imports/RedPitaya-FilterTest/prj/v0.94/rtl/red_pitaya_top.sv' 
// Tcl Message: refresh_design: Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 2074.664 ; gain = 17.602 
// Tcl Message: ERROR: [Common 17-39] 'refresh_design' failed due to earlier errors. 
// CommandFailedException: ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'refresh_design' failed due to earlier errors.  
// V (cs): Critical Messages: addNotify
dismissDialog("Reloading"); // bz (cs)
selectList(PAResourceAtoD.CmdMsgDialog_MESSAGES, "[Synth 8-2531] port DDR_ba is already defined [C:/Users/Ian/Desktop/OIST/RedPitaya/RedPitaya-FilterTest/prj/v0.94/project/redpitaya.srcs/sources_1/imports/RedPitaya-FilterTest/prj/v0.94/rtl/red_pitaya_top.sv:69]", 0); // b (F, V)
selectList(PAResourceAtoD.CmdMsgDialog_MESSAGES, "[Synth 8-2531] port DDR_ba is already defined [C:/Users/Ian/Desktop/OIST/RedPitaya/RedPitaya-FilterTest/prj/v0.94/project/redpitaya.srcs/sources_1/imports/RedPitaya-FilterTest/prj/v0.94/rtl/red_pitaya_top.sv:69]", 0, false, false, false, false, true); // b (F, V) - Double Click
selectList(PAResourceAtoD.CmdMsgDialog_MESSAGES, "[Synth 8-2531] port DDR_ba is already defined [C:/Users/Ian/Desktop/OIST/RedPitaya/RedPitaya-FilterTest/prj/v0.94/project/redpitaya.srcs/sources_1/imports/RedPitaya-FilterTest/prj/v0.94/rtl/red_pitaya_top.sv:69]", 0); // b (F, V)
selectList(PAResourceAtoD.CmdMsgDialog_MESSAGES, "[Synth 8-2531] port DDR_ba is already defined [C:/Users/Ian/Desktop/OIST/RedPitaya/RedPitaya-FilterTest/prj/v0.94/project/redpitaya.srcs/sources_1/imports/RedPitaya-FilterTest/prj/v0.94/rtl/red_pitaya_top.sv:69]", 0, false, false, false, false, true); // b (F, V) - Double Click
// Run Command: PAResourceCommand.PACommandNames_MESSAGE_WINDOW
dismissDialog("Critical Messages"); // V (cs)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "Project Summary", 0); // m (l, cs)
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, RTL Analysis, Open Elaborated Design, Schematic]", 16, false); // u (J, cs)
// Run Command: PAResourceCommand.PACommandNames_SCHEMATIC
// Schematic: addNotify
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "Project Summary", 0); // m (l, cs)
closeView(PAResourceOtoP.PAViews_SCHEMATIC, "Schematic"); // f
closeView(PAResourceOtoP.PAViews_SCHEMATIC, "Schematic"); // f
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "red_pitaya_top.sv", 2); // m (l, cs)
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, rtl_1, General Messages, [Synth 8-2531] port DDR_ba is already defined [C:/Users/Ian/Desktop/OIST/RedPitaya/RedPitaya-FilterTest/prj/v0.94/project/redpitaya.srcs/sources_1/imports/RedPitaya-FilterTest/prj/v0.94/rtl/red_pitaya_top.sv:69]. ]", 2, false); // ah (J, cs)
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, rtl_1, General Messages, [Synth 8-2531] port DDR_ba is already defined [C:/Users/Ian/Desktop/OIST/RedPitaya/RedPitaya-FilterTest/prj/v0.94/project/redpitaya.srcs/sources_1/imports/RedPitaya-FilterTest/prj/v0.94/rtl/red_pitaya_top.sv:69]. ]", 2, false, false, false, false, false, true); // ah (J, cs) - Double Click
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, rtl_1, General Messages, [Synth 8-2531] port DDR_ba is already defined [C:/Users/Ian/Desktop/OIST/RedPitaya/RedPitaya-FilterTest/prj/v0.94/project/redpitaya.srcs/sources_1/imports/RedPitaya-FilterTest/prj/v0.94/rtl/red_pitaya_top.sv:69]. ]", 2, false); // ah (J, cs)
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, rtl_1, General Messages, [Synth 8-2531] port DDR_ba is already defined [C:/Users/Ian/Desktop/OIST/RedPitaya/RedPitaya-FilterTest/prj/v0.94/project/redpitaya.srcs/sources_1/imports/RedPitaya-FilterTest/prj/v0.94/rtl/red_pitaya_top.sv:69]. ]", 2, false); // ah (J, cs)
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, rtl_1, General Messages, [Synth 8-2531] port DDR_ba is already defined [C:/Users/Ian/Desktop/OIST/RedPitaya/RedPitaya-FilterTest/prj/v0.94/project/redpitaya.srcs/sources_1/imports/RedPitaya-FilterTest/prj/v0.94/rtl/red_pitaya_top.sv:69]. ]", 2, false, false, false, false, false, true); // ah (J, cs) - Double Click
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, rtl_1, General Messages, [Synth 8-2531] port DDR_ba is already defined [C:/Users/Ian/Desktop/OIST/RedPitaya/RedPitaya-FilterTest/prj/v0.94/project/redpitaya.srcs/sources_1/imports/RedPitaya-FilterTest/prj/v0.94/rtl/red_pitaya_top.sv:69]. ]", 2, false); // ah (J, cs)
messagesViewCrossProbe(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "src;-;C:\Users\Ian\Desktop\OIST\RedPitaya\RedPitaya-FilterTest\prj\v0.94\project\redpitaya.srcs\sources_1\imports\RedPitaya-FilterTest\prj\v0.94\rtl\red_pitaya_top.sv;-;;-;16;-;line;-;69;-;;-;16;-;"); // ah (J, cs)
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, rtl_1, General Messages, [Synth 8-976] DDR_ba has already been declared [C:/Users/Ian/Desktop/OIST/RedPitaya/RedPitaya-FilterTest/prj/v0.94/project/redpitaya.srcs/sources_1/imports/RedPitaya-FilterTest/prj/v0.94/rtl/red_pitaya_top.sv:69]. ]", 3, false); // ah (J, cs)
messagesViewCrossProbe(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "src;-;C:\Users\Ian\Desktop\OIST\RedPitaya\RedPitaya-FilterTest\prj\v0.94\project\redpitaya.srcs\sources_1\imports\RedPitaya-FilterTest\prj\v0.94\rtl\red_pitaya_top.sv;-;;-;16;-;line;-;69;-;;-;16;-;"); // ah (J, cs)
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, rtl_1, General Messages, [Synth 8-2531] port DDR_ba is already defined [C:/Users/Ian/Desktop/OIST/RedPitaya/RedPitaya-FilterTest/prj/v0.94/project/redpitaya.srcs/sources_1/imports/RedPitaya-FilterTest/prj/v0.94/rtl/red_pitaya_top.sv:69]. ]", 2, false); // ah (J, cs)
messagesViewCrossProbe(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "src;-;C:\Users\Ian\Desktop\OIST\RedPitaya\RedPitaya-FilterTest\prj\v0.94\project\redpitaya.srcs\sources_1\imports\RedPitaya-FilterTest\prj\v0.94\rtl\red_pitaya_top.sv;-;;-;16;-;line;-;69;-;;-;16;-;"); // ah (J, cs)
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, rtl_1, General Messages, [Synth 8-2654] second declaration of DDR_ba ignored [C:/Users/Ian/Desktop/OIST/RedPitaya/RedPitaya-FilterTest/prj/v0.94/project/redpitaya.srcs/sources_1/imports/RedPitaya-FilterTest/prj/v0.94/rtl/red_pitaya_top.sv:69]. ]", 4, false); // ah (J, cs)
messagesViewCrossProbe(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "src;-;C:\Users\Ian\Desktop\OIST\RedPitaya\RedPitaya-FilterTest\prj\v0.94\project\redpitaya.srcs\sources_1\imports\RedPitaya-FilterTest\prj\v0.94\rtl\red_pitaya_top.sv;-;;-;16;-;line;-;69;-;;-;16;-;"); // ah (J, cs)
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, rtl_1, General Messages, [Synth 8-2531] port DDR_ba is already defined [C:/Users/Ian/Desktop/OIST/RedPitaya/RedPitaya-FilterTest/prj/v0.94/project/redpitaya.srcs/sources_1/imports/RedPitaya-FilterTest/prj/v0.94/rtl/red_pitaya_top.sv:69]. ]", 2, false); // ah (J, cs)
messagesViewCrossProbe(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "src;-;C:\Users\Ian\Desktop\OIST\RedPitaya\RedPitaya-FilterTest\prj\v0.94\project\redpitaya.srcs\sources_1\imports\RedPitaya-FilterTest\prj\v0.94\rtl\red_pitaya_top.sv;-;;-;16;-;line;-;69;-;;-;16;-;"); // ah (J, cs)
selectCodeEditor("red_pitaya_top.sv", 302, 262); // bP (w, cs)
selectCodeEditor("red_pitaya_top.sv", 302, 262, false, false, false, false, true); // bP (w, cs) - Double Click
selectCodeEditor("red_pitaya_top.sv", 21, 415); // bP (w, cs)
selectButton(RDIResourceCommand.RDICommands_SAVE_FILE, (String) null); // E (g, cs)
// TclEventType: DESIGN_STALE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, RTL Analysis, Open Elaborated Design, Schematic]", 16, false); // u (J, cs)
// Run Command: PAResourceCommand.PACommandNames_SCHEMATIC
// Schematic: addNotify
selectButton(PAResourceOtoP.ProjectTab_RELOAD, "Reload"); // h (ds, cs)
// bz (cs):  Reloading : addNotify
// Tcl Message: create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/Ian/Desktop/OIST/RedPitaya/RedPitaya-FilterTest/prj/v0.94/project/redpitaya.srcs/sources_1/bd/system/system.bd] 
// TclEventType: ELABORATE_START
// Tcl Message: refresh_design 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2078.848 ; gain = 4.184 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'red_pitaya_top' [C:/Users/Ian/Desktop/OIST/RedPitaya/RedPitaya-FilterTest/prj/v0.94/project/redpitaya.srcs/sources_1/imports/RedPitaya-FilterTest/prj/v0.94/rtl/red_pitaya_top.sv:52] 
// Tcl Message: 	Parameter GITH bound to: 160'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000  	Parameter MNA bound to: 32'b00000000000000000000000000000010  	Parameter MNG bound to: 32'b00000000000000000000000000000010  	Parameter GDW bound to: 32'b00000000000000000000000000010000  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'sys_bus_if' [C:/Users/Ian/Desktop/OIST/RedPitaya/RedPitaya-FilterTest/prj/v0.94/project/redpitaya.srcs/sources_1/imports/RedPitaya-FilterTest/rtl/interface/sys_bus_if.sv:7] 
// Tcl Message: 	Parameter DW bound to: 32'b00000000000000000000000000100000  	Parameter AW bound to: 32'b00000000000000000000000000100000  	Parameter SW bound to: 32'b00000000000000000000000000000100  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'sys_bus_if' (0#1) [C:/Users/Ian/Desktop/OIST/RedPitaya/RedPitaya-FilterTest/prj/v0.94/project/redpitaya.srcs/sources_1/imports/RedPitaya-FilterTest/rtl/interface/sys_bus_if.sv:7] INFO: [Synth 8-6157] synthesizing module 'sys_bus_if' [C:/Users/Ian/Desktop/OIST/RedPitaya/RedPitaya-FilterTest/prj/v0.94/project/redpitaya.srcs/sources_1/imports/RedPitaya-FilterTest/rtl/interface/sys_bus_if.sv:7] 
// Tcl Message: 	Parameter DW bound to: 32'b00000000000000000000000000100000  	Parameter AW bound to: 32'b00000000000000000000000000100000  	Parameter SW bound to: 32'b00000000000000000000000000000100  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'sys_bus_if' (0#1) [C:/Users/Ian/Desktop/OIST/RedPitaya/RedPitaya-FilterTest/prj/v0.94/project/redpitaya.srcs/sources_1/imports/RedPitaya-FilterTest/rtl/interface/sys_bus_if.sv:7] INFO: [Synth 8-6157] synthesizing module 'sys_bus_if' [C:/Users/Ian/Desktop/OIST/RedPitaya/RedPitaya-FilterTest/prj/v0.94/project/redpitaya.srcs/sources_1/imports/RedPitaya-FilterTest/rtl/interface/sys_bus_if.sv:7] 
// Tcl Message: 	Parameter DW bound to: 32'b00000000000000000000000000100000  	Parameter AW bound to: 32'b00000000000000000000000000100000  	Parameter SW bound to: 32'b00000000000000000000000000000100  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'sys_bus_if' (0#1) [C:/Users/Ian/Desktop/OIST/RedPitaya/RedPitaya-FilterTest/prj/v0.94/project/redpitaya.srcs/sources_1/imports/RedPitaya-FilterTest/rtl/interface/sys_bus_if.sv:7] INFO: [Synth 8-6157] synthesizing module 'sys_bus_if' [C:/Users/Ian/Desktop/OIST/RedPitaya/RedPitaya-FilterTest/prj/v0.94/project/redpitaya.srcs/sources_1/imports/RedPitaya-FilterTest/rtl/interface/sys_bus_if.sv:7] 
// Tcl Message: 	Parameter DW bound to: 32'b00000000000000000000000000100000  	Parameter AW bound to: 32'b00000000000000000000000000100000  	Parameter SW bound to: 32'b00000000000000000000000000000100  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'sys_bus_if' (0#1) [C:/Users/Ian/Desktop/OIST/RedPitaya/RedPitaya-FilterTest/prj/v0.94/project/redpitaya.srcs/sources_1/imports/RedPitaya-FilterTest/rtl/interface/sys_bus_if.sv:7] INFO: [Synth 8-6157] synthesizing module 'sys_bus_if' [C:/Users/Ian/Desktop/OIST/RedPitaya/RedPitaya-FilterTest/prj/v0.94/project/redpitaya.srcs/sources_1/imports/RedPitaya-FilterTest/rtl/interface/sys_bus_if.sv:7] 
// Tcl Message: 	Parameter DW bound to: 32'b00000000000000000000000000100000  	Parameter AW bound to: 32'b00000000000000000000000000100000  	Parameter SW bound to: 32'b00000000000000000000000000000100  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'sys_bus_if' (0#1) [C:/Users/Ian/Desktop/OIST/RedPitaya/RedPitaya-FilterTest/prj/v0.94/project/redpitaya.srcs/sources_1/imports/RedPitaya-FilterTest/rtl/interface/sys_bus_if.sv:7] INFO: [Synth 8-6157] synthesizing module 'sys_bus_if' [C:/Users/Ian/Desktop/OIST/RedPitaya/RedPitaya-FilterTest/prj/v0.94/project/redpitaya.srcs/sources_1/imports/RedPitaya-FilterTest/rtl/interface/sys_bus_if.sv:7] 
// Tcl Message: 	Parameter DW bound to: 32'b00000000000000000000000000100000  	Parameter AW bound to: 32'b00000000000000000000000000100000  	Parameter SW bound to: 32'b00000000000000000000000000000100  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'sys_bus_if' (0#1) [C:/Users/Ian/Desktop/OIST/RedPitaya/RedPitaya-FilterTest/prj/v0.94/project/redpitaya.srcs/sources_1/imports/RedPitaya-FilterTest/rtl/interface/sys_bus_if.sv:7] INFO: [Synth 8-6157] synthesizing module 'sys_bus_if' [C:/Users/Ian/Desktop/OIST/RedPitaya/RedPitaya-FilterTest/prj/v0.94/project/redpitaya.srcs/sources_1/imports/RedPitaya-FilterTest/rtl/interface/sys_bus_if.sv:7] 
// Tcl Message: 	Parameter DW bound to: 32'b00000000000000000000000000100000  	Parameter AW bound to: 32'b00000000000000000000000000100000  	Parameter SW bound to: 32'b00000000000000000000000000000100  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'sys_bus_if' (0#1) [C:/Users/Ian/Desktop/OIST/RedPitaya/RedPitaya-FilterTest/prj/v0.94/project/redpitaya.srcs/sources_1/imports/RedPitaya-FilterTest/rtl/interface/sys_bus_if.sv:7] INFO: [Synth 8-6157] synthesizing module 'sys_bus_if' [C:/Users/Ian/Desktop/OIST/RedPitaya/RedPitaya-FilterTest/prj/v0.94/project/redpitaya.srcs/sources_1/imports/RedPitaya-FilterTest/rtl/interface/sys_bus_if.sv:7] 
// Tcl Message: 	Parameter DW bound to: 32'b00000000000000000000000000100000  	Parameter AW bound to: 32'b00000000000000000000000000100000  	Parameter SW bound to: 32'b00000000000000000000000000000100  
// Tcl Message: 	Parameter DW bound to: 32'b00000000000000000000000000100000  	Parameter AW bound to: 32'b00000000000000000000000000100000  	Parameter SW bound to: 32'b00000000000000000000000000000100  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'sys_bus_if' (1#1) [C:/Users/Ian/Desktop/OIST/RedPitaya/RedPitaya-FilterTest/prj/v0.94/project/redpitaya.srcs/sources_1/imports/RedPitaya-FilterTest/rtl/interface/sys_bus_if.sv:7] INFO: [Synth 8-6157] synthesizing module 'gpio_if' [C:/Users/Ian/Desktop/OIST/RedPitaya/RedPitaya-FilterTest/prj/v0.94/project/redpitaya.srcs/sources_1/imports/RedPitaya-FilterTest/rtl/interface/gpio_if.sv:1] 
// Tcl Message: 	Parameter DW bound to: 32'b00000000000000000000000000011000  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'gpio_if' (1#1) [C:/Users/Ian/Desktop/OIST/RedPitaya/RedPitaya-FilterTest/prj/v0.94/project/redpitaya.srcs/sources_1/imports/RedPitaya-FilterTest/rtl/interface/gpio_if.sv:1] INFO: [Synth 8-6157] synthesizing module 'IBUFDS' [C:/Xilinx/Vivado/2020.1/scripts/rt/data/unisim_comp.v:32992] 
// Tcl Message: 	Parameter CAPACITANCE bound to: DONT_CARE - type: string  	Parameter DIFF_TERM bound to: FALSE - type: string  	Parameter DQS_BIAS bound to: FALSE - type: string  	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string  	Parameter IBUF_LOW_PWR bound to: TRUE - type: string  	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string  	Parameter IOSTANDARD bound to: DEFAULT - type: string  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'IBUFDS' (2#1) [C:/Xilinx/Vivado/2020.1/scripts/rt/data/unisim_comp.v:32992] INFO: [Synth 8-6157] synthesizing module 'red_pitaya_pll' [C:/Users/Ian/Desktop/OIST/RedPitaya/RedPitaya-FilterTest/prj/v0.94/project/redpitaya.srcs/sources_1/imports/RedPitaya-FilterTest/rtl/red_pitaya_pll.sv:13] INFO: [Synth 8-6157] synthesizing module 'PLLE2_ADV' [C:/Xilinx/Vivado/2020.1/scripts/rt/data/unisim_comp.v:61519] 
// Tcl Message: 	Parameter DW bound to: 64 - type: integer  	Parameter AW bound to: 32 - type: integer  	Parameter ID bound to: 1 - type: integer  	Parameter IW bound to: 4 - type: integer  	Parameter LW bound to: 4 - type: integer  	Parameter SW bound to: 8 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'axi_master' (6#1) [C:/Users/Ian/Desktop/OIST/RedPitaya/RedPitaya-FilterTest/prj/v0.94/project/redpitaya.srcs/sources_1/imports/RedPitaya-FilterTest/rtl/classic/axi_master.v:13] 
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'axi_master__parameterized0' [C:/Users/Ian/Desktop/OIST/RedPitaya/RedPitaya-FilterTest/prj/v0.94/project/redpitaya.srcs/sources_1/imports/RedPitaya-FilterTest/rtl/classic/axi_master.v:13] 
// Tcl Message: 	Parameter DW bound to: 64 - type: integer  	Parameter AW bound to: 32 - type: integer  	Parameter ID bound to: 2 - type: integer  	Parameter IW bound to: 4 - type: integer  	Parameter LW bound to: 4 - type: integer  	Parameter SW bound to: 8 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'axi_master__parameterized0' (6#1) [C:/Users/Ian/Desktop/OIST/RedPitaya/RedPitaya-FilterTest/prj/v0.94/project/redpitaya.srcs/sources_1/imports/RedPitaya-FilterTest/rtl/classic/axi_master.v:13] 
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'axi_master__parameterized1' [C:/Users/Ian/Desktop/OIST/RedPitaya/RedPitaya-FilterTest/prj/v0.94/project/redpitaya.srcs/sources_1/imports/RedPitaya-FilterTest/rtl/classic/axi_master.v:13] 
// Tcl Message: 	Parameter DW bound to: 64 - type: integer  	Parameter AW bound to: 32 - type: integer  	Parameter ID bound to: 3 - type: integer  	Parameter IW bound to: 4 - type: integer  	Parameter LW bound to: 4 - type: integer  	Parameter SW bound to: 8 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'axi_master__parameterized1' (6#1) [C:/Users/Ian/Desktop/OIST/RedPitaya/RedPitaya-FilterTest/prj/v0.94/project/redpitaya.srcs/sources_1/imports/RedPitaya-FilterTest/rtl/classic/axi_master.v:13] 
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'axi_master__parameterized2' [C:/Users/Ian/Desktop/OIST/RedPitaya/RedPitaya-FilterTest/prj/v0.94/project/redpitaya.srcs/sources_1/imports/RedPitaya-FilterTest/rtl/classic/axi_master.v:13] 
// Tcl Message: 	Parameter DW bound to: 64 - type: integer  	Parameter AW bound to: 32 - type: integer  	Parameter ID bound to: 4 - type: integer  	Parameter IW bound to: 4 - type: integer  	Parameter LW bound to: 4 - type: integer  	Parameter SW bound to: 8 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'axi_master__parameterized2' (6#1) [C:/Users/Ian/Desktop/OIST/RedPitaya/RedPitaya-FilterTest/prj/v0.94/project/redpitaya.srcs/sources_1/imports/RedPitaya-FilterTest/rtl/classic/axi_master.v:13] 
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'axi4_if' [C:/Users/Ian/Desktop/OIST/RedPitaya/RedPitaya-FilterTest/prj/v0.94/project/redpitaya.srcs/sources_1/imports/RedPitaya-FilterTest/rtl/interface/axi4_if.sv:1] 
// Tcl Message: 	Parameter AW bound to: 32'b00000000000000000000000000100000  	Parameter DW bound to: 32'b00000000000000000000000000100000  	Parameter SW bound to: 32'b00000000000000000000000000000100  	Parameter IW bound to: 32'b00000000000000000000000000001100  	Parameter LW bound to: 32'b00000000000000000000000000000100  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'axi4_if' (6#1) [C:/Users/Ian/Desktop/OIST/RedPitaya/RedPitaya-FilterTest/prj/v0.94/project/redpitaya.srcs/sources_1/imports/RedPitaya-FilterTest/rtl/interface/axi4_if.sv:1] INFO: [Synth 8-6157] synthesizing module 'axi4_slave' [C:/Users/Ian/Desktop/OIST/RedPitaya/RedPitaya-FilterTest/prj/v0.94/project/redpitaya.srcs/sources_1/imports/RedPitaya-FilterTest/rtl/axi4_slave.sv:49] 
// Tcl Message: 	Parameter DW bound to: 32'b00000000000000000000000000100000  	Parameter AW bound to: 32'b00000000000000000000000000100000  	Parameter IW bound to: 32'b00000000000000000000000000001100  	Parameter SW bound to: 32'b00000000000000000000000000000100  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'system_proc_sys_reset_0' [C:/Users/Ian/Desktop/OIST/RedPitaya/RedPitaya-FilterTest/prj/v0.94/.Xil/Vivado-17736-DESKTOP-UF70E69/realtime/system_proc_sys_reset_0_stub.v:6] INFO: [Synth 8-6155] done synthesizing module 'system_proc_sys_reset_0' (9#1) [C:/Users/Ian/Desktop/OIST/RedPitaya/RedPitaya-FilterTest/prj/v0.94/.Xil/Vivado-17736-DESKTOP-UF70E69/realtime/system_proc_sys_reset_0_stub.v:6] 
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'system_processing_system7_0' [C:/Users/Ian/Desktop/OIST/RedPitaya/RedPitaya-FilterTest/prj/v0.94/.Xil/Vivado-17736-DESKTOP-UF70E69/realtime/system_processing_system7_0_stub.v:6] INFO: [Synth 8-6155] done synthesizing module 'system_processing_system7_0' (10#1) [C:/Users/Ian/Desktop/OIST/RedPitaya/RedPitaya-FilterTest/prj/v0.94/.Xil/Vivado-17736-DESKTOP-UF70E69/realtime/system_processing_system7_0_stub.v:6] 
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'system_xadc_0' [C:/Users/Ian/Desktop/OIST/RedPitaya/RedPitaya-FilterTest/prj/v0.94/.Xil/Vivado-17736-DESKTOP-UF70E69/realtime/system_xadc_0_stub.v:5] INFO: [Synth 8-6155] done synthesizing module 'system_xadc_0' (11#1) [C:/Users/Ian/Desktop/OIST/RedPitaya/RedPitaya-FilterTest/prj/v0.94/.Xil/Vivado-17736-DESKTOP-UF70E69/realtime/system_xadc_0_stub.v:5] 
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'system_xlconstant_0' [c:/Users/Ian/Desktop/OIST/RedPitaya/RedPitaya-FilterTest/prj/v0.94/project/redpitaya.srcs/sources_1/bd/system/ip/system_xlconstant_0/synth/system_xlconstant_0.v:57] INFO: [Synth 8-6157] synthesizing module 'xlconstant_v1_1_7_xlconstant' [c:/Users/Ian/Desktop/OIST/RedPitaya/RedPitaya-FilterTest/prj/v0.94/project/redpitaya.srcs/sources_1/bd/system/ipshared/fcfc/hdl/xlconstant_v1_1_vl_rfs.v:23] 
// Tcl Message: 	Parameter CONST_VAL bound to: 1 - type: integer  	Parameter CONST_WIDTH bound to: 1 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'xlconstant_v1_1_7_xlconstant' (12#1) [c:/Users/Ian/Desktop/OIST/RedPitaya/RedPitaya-FilterTest/prj/v0.94/project/redpitaya.srcs/sources_1/bd/system/ipshared/fcfc/hdl/xlconstant_v1_1_vl_rfs.v:23] INFO: [Synth 8-6155] done synthesizing module 'system_xlconstant_0' (13#1) [c:/Users/Ian/Desktop/OIST/RedPitaya/RedPitaya-FilterTest/prj/v0.94/project/redpitaya.srcs/sources_1/bd/system/ip/system_xlconstant_0/synth/system_xlconstant_0.v:57] INFO: [Synth 8-6155] done synthesizing module 'system' (14#1) [C:/Users/Ian/Desktop/OIST/RedPitaya/RedPitaya-FilterTest/prj/v0.94/project/redpitaya.srcs/sources_1/bd/system/synth/system.v:13] 
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'red_pitaya_ps' (15#1) [C:/Users/Ian/Desktop/OIST/RedPitaya/RedPitaya-FilterTest/prj/v0.94/project/redpitaya.srcs/sources_1/imports/RedPitaya-FilterTest/prj/v0.94/rtl/red_pitaya_ps.sv:28] INFO: [Synth 8-6157] synthesizing module 'sys_bus_interconnect' [C:/Users/Ian/Desktop/OIST/RedPitaya/RedPitaya-FilterTest/prj/v0.94/project/redpitaya.srcs/sources_1/imports/RedPitaya-FilterTest/rtl/sys_bus_interconnect.sv:7] 
// Tcl Message: 	Parameter DWC bound to: 32'b00000000000000000000000000001000  	Parameter CHN bound to: 32'b00000000000000000000000000000100  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'red_pitaya_pdm' (18#1) [C:/Users/Ian/Desktop/OIST/RedPitaya/RedPitaya-FilterTest/prj/v0.94/project/redpitaya.srcs/sources_1/imports/RedPitaya-FilterTest/rtl/classic/red_pitaya_pdm.sv:13] INFO: [Synth 8-6157] synthesizing module 'ODDR' [C:/Xilinx/Vivado/2020.1/scripts/rt/data/unisim_comp.v:49784] 
// Tcl Message: 	Parameter DDR_CLK_EDGE bound to: OPPOSITE_EDGE - type: string  	Parameter INIT bound to: 1'b0  	Parameter IS_C_INVERTED bound to: 1'b0  	Parameter IS_D1_INVERTED bound to: 1'b0  	Parameter IS_D2_INVERTED bound to: 1'b0  	Parameter SRTYPE bound to: SYNC - type: string  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'ODDR' (19#1) [C:/Xilinx/Vivado/2020.1/scripts/rt/data/unisim_comp.v:49784] INFO: [Synth 8-6157] synthesizing module 'red_pitaya_hk' [C:/Users/Ian/Desktop/OIST/RedPitaya/RedPitaya-FilterTest/prj/v0.94/project/redpitaya.srcs/sources_1/imports/RedPitaya-FilterTest/rtl/classic/red_pitaya_hk.v:29] 
// Tcl Message: 	Parameter DWL bound to: 8 - type: integer  	Parameter DWE bound to: 8 - type: integer  	Parameter DNA bound to: 57'b010000010001101000101011001111000100110101011110011011110  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'DNA_PORT' [C:/Xilinx/Vivado/2020.1/scripts/rt/data/unisim_comp.v:11984] 
// Tcl Message: 	Parameter SIM_DNA_VALUE bound to: 57'b010000010001101000101011001111000100110101011110011011110  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'DNA_PORT' (20#1) [C:/Xilinx/Vivado/2020.1/scripts/rt/data/unisim_comp.v:11984] INFO: [Synth 8-6155] done synthesizing module 'red_pitaya_hk' (21#1) [C:/Users/Ian/Desktop/OIST/RedPitaya/RedPitaya-FilterTest/prj/v0.94/project/redpitaya.srcs/sources_1/imports/RedPitaya-FilterTest/rtl/classic/red_pitaya_hk.v:29] INFO: [Synth 8-6157] synthesizing module 'IOBUF' [C:/Xilinx/Vivado/2020.1/scripts/rt/data/unisim_comp.v:36238] 
// Tcl Message: 	Parameter DRIVE bound to: 12 - type: integer  	Parameter IBUF_LOW_PWR bound to: TRUE - type: string  	Parameter IOSTANDARD bound to: DEFAULT - type: string  	Parameter SLEW bound to: SLOW - type: string  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'IOBUF' (22#1) [C:/Xilinx/Vivado/2020.1/scripts/rt/data/unisim_comp.v:36238] INFO: [Synth 8-6157] synthesizing module 'red_pitaya_scope' [C:/Users/Ian/Desktop/OIST/RedPitaya/RedPitaya-FilterTest/prj/v0.94/project/redpitaya.srcs/sources_1/imports/RedPitaya-FilterTest/rtl/classic/red_pitaya_scope.v:50] 
// Tcl Message: 	Parameter CHN bound to: 0 - type: integer  	Parameter RSZ bound to: 14 - type: integer  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'red_pitaya_dfilt1' [C:/Users/Ian/Desktop/OIST/RedPitaya/RedPitaya-FilterTest/prj/v0.94/project/redpitaya.srcs/sources_1/imports/RedPitaya-FilterTest/rtl/red_pitaya_dfilt1.sv:22] INFO: [Synth 8-6155] done synthesizing module 'red_pitaya_dfilt1' (23#1) [C:/Users/Ian/Desktop/OIST/RedPitaya/RedPitaya-FilterTest/prj/v0.94/project/redpitaya.srcs/sources_1/imports/RedPitaya-FilterTest/rtl/red_pitaya_dfilt1.sv:22] INFO: [Synth 8-6157] synthesizing module 'divide' [C:/Users/Ian/Desktop/OIST/RedPitaya/RedPitaya-FilterTest/prj/v0.94/project/redpitaya.srcs/sources_1/imports/RedPitaya-FilterTest/rtl/divide.v:15] 
// Tcl Message: 	Parameter XDW bound to: 32 - type: integer  	Parameter XDWW bound to: 6 - type: integer  	Parameter YDW bound to: 17 - type: integer  	Parameter PIPE bound to: 2 - type: integer  	Parameter GRAIN bound to: 1 - type: integer  	Parameter RST_ACT_LVL bound to: 0 - type: integer  	Parameter PIPE_CNT bound to: 16 - type: integer  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'div_add_sub_rad2' [C:/Users/Ian/Desktop/OIST/RedPitaya/RedPitaya-FilterTest/prj/v0.94/project/redpitaya.srcs/sources_1/imports/RedPitaya-FilterTest/rtl/divide.v:232] 
// Tcl Message: 	Parameter XDW bound to: 32 - type: integer  	Parameter YDW bound to: 17 - type: integer  	Parameter GRAIN bound to: 1 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'div_add_sub_rad2' (24#1) [C:/Users/Ian/Desktop/OIST/RedPitaya/RedPitaya-FilterTest/prj/v0.94/project/redpitaya.srcs/sources_1/imports/RedPitaya-FilterTest/rtl/divide.v:232] INFO: [Synth 8-6155] done synthesizing module 'divide' (25#1) [C:/Users/Ian/Desktop/OIST/RedPitaya/RedPitaya-FilterTest/prj/v0.94/project/redpitaya.srcs/sources_1/imports/RedPitaya-FilterTest/rtl/divide.v:15] INFO: [Synth 8-6157] synthesizing module 'axi_wr_fifo' [C:/Users/Ian/Desktop/OIST/RedPitaya/RedPitaya-FilterTest/prj/v0.94/project/redpitaya.srcs/sources_1/imports/RedPitaya-FilterTest/rtl/classic/axi_wr_fifo.v:13] 
// Tcl Message: 	Parameter DW bound to: 64 - type: integer  	Parameter AW bound to: 32 - type: integer  	Parameter FW bound to: 8 - type: integer  	Parameter SW bound to: 8 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'axi_wr_fifo' (26#1) [C:/Users/Ian/Desktop/OIST/RedPitaya/RedPitaya-FilterTest/prj/v0.94/project/redpitaya.srcs/sources_1/imports/RedPitaya-FilterTest/rtl/classic/axi_wr_fifo.v:13] INFO: [Synth 8-6155] done synthesizing module 'red_pitaya_scope' (27#1) [C:/Users/Ian/Desktop/OIST/RedPitaya/RedPitaya-FilterTest/prj/v0.94/project/redpitaya.srcs/sources_1/imports/RedPitaya-FilterTest/rtl/classic/red_pitaya_scope.v:50] 
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'red_pitaya_asg' [C:/Users/Ian/Desktop/OIST/RedPitaya/RedPitaya-FilterTest/prj/v0.94/project/redpitaya.srcs/sources_1/imports/RedPitaya-FilterTest/rtl/classic/red_pitaya_asg.v:51] 
// Tcl Message: 	Parameter RSZ bound to: 14 - type: integer  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'red_pitaya_asg_ch' [C:/Users/Ian/Desktop/OIST/RedPitaya/RedPitaya-FilterTest/prj/v0.94/project/redpitaya.srcs/sources_1/imports/RedPitaya-FilterTest/rtl/classic/red_pitaya_asg_ch.v:37] 
// Tcl Message: 	Parameter RSZ bound to: 14 - type: integer  	Parameter PNT_SIZE bound to: 62 - type: integer  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'red_pitaya_pid' [C:/Users/Ian/Desktop/OIST/RedPitaya/RedPitaya-FilterTest/prj/v0.94/project/redpitaya.srcs/sources_1/imports/RedPitaya-FilterTest/rtl/classic/red_pitaya_pid.v:52] 
// Tcl Message: 	Parameter PSR bound to: 12 - type: integer  	Parameter ISR bound to: 18 - type: integer  	Parameter DSR bound to: 10 - type: integer  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'red_pitaya_pid_block' [C:/Users/Ian/Desktop/OIST/RedPitaya/RedPitaya-FilterTest/prj/v0.94/project/redpitaya.srcs/sources_1/imports/RedPitaya-FilterTest/rtl/classic/red_pitaya_pid_block.v:49] 
// Tcl Message: 	Parameter PSR bound to: 12 - type: integer  	Parameter ISR bound to: 18 - type: integer  	Parameter DSR bound to: 10 - type: integer  
// Tcl Message: 	Parameter CAPACITANCE bound to: DONT_CARE - type: string  	Parameter IOSTANDARD bound to: DIFF_SSTL18_I - type: string  	Parameter SLEW bound to: FAST - type: string  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'OBUFDS' (37#1) [C:/Xilinx/Vivado/2020.1/scripts/rt/data/unisim_comp.v:46328] INFO: [Synth 8-6157] synthesizing module 'red_pitaya_daisy_tx' [C:/Users/Ian/Desktop/OIST/RedPitaya/RedPitaya-FilterTest/prj/v0.94/project/redpitaya.srcs/sources_1/imports/RedPitaya-FilterTest/rtl/classic/red_pitaya_daisy_tx.v:45] INFO: [Synth 8-6157] synthesizing module 'ODDR__parameterized0' [C:/Xilinx/Vivado/2020.1/scripts/rt/data/unisim_comp.v:49784] 
// Tcl Message: 	Parameter DDR_CLK_EDGE bound to: SAME_EDGE - type: string  	Parameter INIT bound to: 1'b1  	Parameter IS_C_INVERTED bound to: 1'b0  	Parameter IS_D1_INVERTED bound to: 1'b0  	Parameter IS_D2_INVERTED bound to: 1'b0  	Parameter SRTYPE bound to: ASYNC - type: string  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'ODDR__parameterized0' (37#1) [C:/Xilinx/Vivado/2020.1/scripts/rt/data/unisim_comp.v:49784] INFO: [Synth 8-6157] synthesizing module 'OSERDESE2' [C:/Xilinx/Vivado/2020.1/scripts/rt/data/unisim_comp.v:50391] 
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'OSERDESE2' (38#1) [C:/Xilinx/Vivado/2020.1/scripts/rt/data/unisim_comp.v:50391] INFO: [Synth 8-6155] done synthesizing module 'red_pitaya_daisy_tx' (39#1) [C:/Users/Ian/Desktop/OIST/RedPitaya/RedPitaya-FilterTest/prj/v0.94/project/redpitaya.srcs/sources_1/imports/RedPitaya-FilterTest/rtl/classic/red_pitaya_daisy_tx.v:45] INFO: [Synth 8-6157] synthesizing module 'IBUFDS__parameterized0' [C:/Xilinx/Vivado/2020.1/scripts/rt/data/unisim_comp.v:32992] 
// Tcl Message: 	Parameter CAPACITANCE bound to: DONT_CARE - type: string  	Parameter DIFF_TERM bound to: FALSE - type: string  	Parameter DQS_BIAS bound to: FALSE - type: string  	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string  	Parameter IBUF_LOW_PWR bound to: TRUE - type: string  	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string  	Parameter IOSTANDARD bound to: DIFF_SSTL18_I - type: string  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'IBUFDS__parameterized0' (39#1) [C:/Xilinx/Vivado/2020.1/scripts/rt/data/unisim_comp.v:32992] INFO: [Synth 8-6157] synthesizing module 'red_pitaya_daisy_rx' [C:/Users/Ian/Desktop/OIST/RedPitaya/RedPitaya-FilterTest/prj/v0.94/project/redpitaya.srcs/sources_1/imports/RedPitaya-FilterTest/rtl/classic/red_pitaya_daisy_rx.v:54] INFO: [Synth 8-6157] synthesizing module 'BUFIO' [C:/Xilinx/Vivado/2020.1/scripts/rt/data/unisim_comp.v:1344] INFO: [Synth 8-6155] done synthesizing module 'BUFIO' (40#1) [C:/Xilinx/Vivado/2020.1/scripts/rt/data/unisim_comp.v:1344] INFO: [Synth 8-6157] synthesizing module 'BUFR' [C:/Xilinx/Vivado/2020.1/scripts/rt/data/unisim_comp.v:1410] 
// Tcl Message: 	Parameter BUFR_DIVIDE bound to: 2 - type: string  	Parameter SIM_DEVICE bound to: 7SERIES - type: string  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'BUFR' (41#1) [C:/Xilinx/Vivado/2020.1/scripts/rt/data/unisim_comp.v:1410] INFO: [Synth 8-6157] synthesizing module 'ISERDESE2' [C:/Xilinx/Vivado/2020.1/scripts/rt/data/unisim_comp.v:38616] 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2122.082 ; gain = 47.418 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: --------------------------------------------------------------------------------- Start Handling Custom Attributes --------------------------------------------------------------------------------- --------------------------------------------------------------------------------- 
// Tcl Message: Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2144.906 ; gain = 70.242 
// Tcl Message: --------------------------------------------------------------------------------- --------------------------------------------------------------------------------- 
// Tcl Message: Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2144.906 ; gain = 70.242 
// Tcl Message: --------------------------------------------------------------------------------- 
// TclEventType: ELABORATE_FINISH
// Tcl Message: INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Ian/Desktop/OIST/RedPitaya/RedPitaya-FilterTest/prj/v0.94/project/redpitaya.srcs/sources_1/bd/system/ip/system_axi_protocol_converter_0_0/system_axi_protocol_converter_0_0.dcp' for cell 'ps/system_i/axi_protocol_converter_0' INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Ian/Desktop/OIST/RedPitaya/RedPitaya-FilterTest/prj/v0.94/project/redpitaya.srcs/sources_1/bd/system/ip/system_proc_sys_reset_0/system_proc_sys_reset_0.dcp' for cell 'ps/system_i/proc_sys_reset' 
// TclEventType: DESIGN_REFRESH
// HMemoryUtils.trashcanNow. Engine heap size: 1,733 MB. GUI used memory: 127 MB. Current time: 7/18/23, 4:31:19 PM JST
// Engine heap size: 1,733 MB. GUI used memory: 127 MB. Current time: 7/18/23, 4:31:19 PM JST
// WARNING: HEventQueue.dispatchEvent() is taking  1189 ms.
// Tcl Message: INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Ian/Desktop/OIST/RedPitaya/RedPitaya-FilterTest/prj/v0.94/project/redpitaya.srcs/sources_1/bd/system/ip/system_processing_system7_0/system_processing_system7_0.dcp' for cell 'ps/system_i/processing_system7' INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Ian/Desktop/OIST/RedPitaya/RedPitaya-FilterTest/prj/v0.94/project/redpitaya.srcs/sources_1/bd/system/ip/system_xadc_0/system_xadc_0.dcp' for cell 'ps/system_i/xadc' 
// TclEventType: READ_XDC_FILE_START
// TclEventType: READ_XDC_FILE_END
// TclEventType: READ_XDC_FILE_START
// TclEventType: SDC_CONSTRAINT_ADD
// TclEventType: READ_XDC_FILE_END
// TclEventType: READ_XDC_FILE_START
// TclEventType: POWER_CNS_STALE
// TclEventType: POWER_REPORT_STALE
// TclEventType: SDC_CONSTRAINT_ADD
// TclEventType: POWER_REPORT_STALE
// TclEventType: SDC_CONSTRAINT_ADD
// TclEventType: POWER_REPORT_STALE
// TclEventType: SDC_CONSTRAINT_ADD
// TclEventType: POWER_REPORT_STALE
// TclEventType: SDC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: READ_XDC_FILE_END
// TclEventType: READ_XDC_FILE_START
// TclEventType: READ_XDC_FILE_END
// TclEventType: READ_XDC_FILE_START
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: POWER_REPORT_STALE
// TclEventType: SDC_CONSTRAINT_ADD
// TclEventType: READ_XDC_FILE_END
// TclEventType: READ_XDC_FILE_START
// TclEventType: SDC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: SIGNAL_MODIFY
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: SIGNAL_MODIFY
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: SIGNAL_MODIFY
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: SIGNAL_MODIFY
// TclEventType: READ_XDC_FILE_END
// TclEventType: FLOORPLAN_MODIFY
// TclEventType: DESIGN_REFRESH
// HMemoryUtils.trashcanNow. Engine heap size: 1,733 MB. GUI used memory: 124 MB. Current time: 7/18/23, 4:31:25 PM JST
// TclEventType: HFED_INIT_ROUTE_STORAGE_COMPLETED
// Schematic: addNotify
// Schematic: addNotify
// Schematic: addNotify
// WARNING: HEventQueue.dispatchEvent() is taking  2835 ms.
// Tcl Message: Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.297 . Memory (MB): peak = 2154.637 ; gain = 0.000 
// Tcl Message: INFO: [Netlist 29-17] Analyzing 64 Unisim elements for replacement INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds INFO: [Project 1-479] Netlist was created with Vivado 2020.1 INFO: [Project 1-570] Preparing netlist for logic optimization INFO: [Opt 31-140] Inserted 10 IBUFs to IO ports without IO buffers. INFO: [Opt 31-141] Inserted 21 OBUFs to IO ports without IO buffers. 
// Tcl Message: INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/Users/Ian/Desktop/OIST/RedPitaya/RedPitaya-FilterTest/prj/v0.94/project/redpitaya.srcs/sources_1/bd/system/ip/system_processing_system7_0/system_processing_system7_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/red_pitaya_top_propImpl.xdc]. Resolution: To avoid this warning, move constraints listed in [.Xil/red_pitaya_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis. 
// Tcl Message: Parsing XDC File [c:/Users/Ian/Desktop/OIST/RedPitaya/RedPitaya-FilterTest/prj/v0.94/project/redpitaya.srcs/sources_1/bd/system/ip/system_xadc_0/system_xadc_0.xdc] for cell 'ps/system_i/xadc/inst' Finished Parsing XDC File [c:/Users/Ian/Desktop/OIST/RedPitaya/RedPitaya-FilterTest/prj/v0.94/project/redpitaya.srcs/sources_1/bd/system/ip/system_xadc_0/system_xadc_0.xdc] for cell 'ps/system_i/xadc/inst' Parsing XDC File [C:/Users/Ian/Desktop/OIST/RedPitaya/RedPitaya-FilterTest/prj/v0.94/project/redpitaya.srcs/constrs_1/imports/RedPitaya-FilterTest/sdc/red_pitaya.xdc] 
// Tcl Message: INFO: [Timing 38-2] Deriving generated clocks [C:/Users/Ian/Desktop/OIST/RedPitaya/RedPitaya-FilterTest/prj/v0.94/project/redpitaya.srcs/constrs_1/imports/RedPitaya-FilterTest/sdc/red_pitaya.xdc:206] 
// Tcl Message: INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [C:/Users/Ian/Desktop/OIST/RedPitaya/RedPitaya-FilterTest/prj/v0.94/project/redpitaya.srcs/constrs_1/imports/RedPitaya-FilterTest/sdc/red_pitaya.xdc:206] 
// Tcl Message: INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [C:/Users/Ian/Desktop/OIST/RedPitaya/RedPitaya-FilterTest/prj/v0.94/project/redpitaya.srcs/constrs_1/imports/RedPitaya-FilterTest/sdc/red_pitaya.xdc:207] 
// Tcl Message: INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [C:/Users/Ian/Desktop/OIST/RedPitaya/RedPitaya-FilterTest/prj/v0.94/project/redpitaya.srcs/constrs_1/imports/RedPitaya-FilterTest/sdc/red_pitaya.xdc:208] 
// Tcl Message: INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [C:/Users/Ian/Desktop/OIST/RedPitaya/RedPitaya-FilterTest/prj/v0.94/project/redpitaya.srcs/constrs_1/imports/RedPitaya-FilterTest/sdc/red_pitaya.xdc:212] 
// Tcl Message: INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [C:/Users/Ian/Desktop/OIST/RedPitaya/RedPitaya-FilterTest/prj/v0.94/project/redpitaya.srcs/constrs_1/imports/RedPitaya-FilterTest/sdc/red_pitaya.xdc:213] 
// Tcl Message: INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [C:/Users/Ian/Desktop/OIST/RedPitaya/RedPitaya-FilterTest/prj/v0.94/project/redpitaya.srcs/constrs_1/imports/RedPitaya-FilterTest/sdc/red_pitaya.xdc:214] 
// Tcl Message: INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [C:/Users/Ian/Desktop/OIST/RedPitaya/RedPitaya-FilterTest/prj/v0.94/project/redpitaya.srcs/constrs_1/imports/RedPitaya-FilterTest/sdc/red_pitaya.xdc:215] 
// Tcl Message: INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [C:/Users/Ian/Desktop/OIST/RedPitaya/RedPitaya-FilterTest/prj/v0.94/project/redpitaya.srcs/constrs_1/imports/RedPitaya-FilterTest/sdc/red_pitaya.xdc:216] 
// Tcl Message: INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [C:/Users/Ian/Desktop/OIST/RedPitaya/RedPitaya-FilterTest/prj/v0.94/project/redpitaya.srcs/constrs_1/imports/RedPitaya-FilterTest/sdc/red_pitaya.xdc:217] 
// Tcl Message: INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [C:/Users/Ian/Desktop/OIST/RedPitaya/RedPitaya-FilterTest/prj/v0.94/project/redpitaya.srcs/constrs_1/imports/RedPitaya-FilterTest/sdc/red_pitaya.xdc:217] 
// Tcl Message: INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [C:/Users/Ian/Desktop/OIST/RedPitaya/RedPitaya-FilterTest/prj/v0.94/project/redpitaya.srcs/constrs_1/imports/RedPitaya-FilterTest/sdc/red_pitaya.xdc:218] 
// Tcl Message: INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [C:/Users/Ian/Desktop/OIST/RedPitaya/RedPitaya-FilterTest/prj/v0.94/project/redpitaya.srcs/constrs_1/imports/RedPitaya-FilterTest/sdc/red_pitaya.xdc:218] 
// Tcl Message: Finished Parsing XDC File [C:/Users/Ian/Desktop/OIST/RedPitaya/RedPitaya-FilterTest/prj/v0.94/project/redpitaya.srcs/constrs_1/imports/RedPitaya-FilterTest/sdc/red_pitaya.xdc] 
// Tcl Message: INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/Ian/Desktop/OIST/RedPitaya/RedPitaya-FilterTest/prj/v0.94/project/redpitaya.srcs/constrs_1/imports/RedPitaya-FilterTest/sdc/red_pitaya.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/red_pitaya_top_propImpl.xdc]. Resolution: To avoid this warning, move constraints listed in [.Xil/red_pitaya_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis. 
// Tcl Message: Parsing XDC File [C:/Users/Ian/Desktop/OIST/RedPitaya/RedPitaya-FilterTest/prj/v0.94/project/redpitaya.srcs/constrs_1/imports/RedPitaya-FilterTest/prj/v0.94/sdc/red_pitaya.xdc] 
// Tcl Message: INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [C:/Users/Ian/Desktop/OIST/RedPitaya/RedPitaya-FilterTest/prj/v0.94/project/redpitaya.srcs/constrs_1/imports/RedPitaya-FilterTest/prj/v0.94/sdc/red_pitaya.xdc:7] 
// Tcl Message: INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [C:/Users/Ian/Desktop/OIST/RedPitaya/RedPitaya-FilterTest/prj/v0.94/project/redpitaya.srcs/constrs_1/imports/RedPitaya-FilterTest/prj/v0.94/sdc/red_pitaya.xdc:8] 
// Tcl Message: INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [C:/Users/Ian/Desktop/OIST/RedPitaya/RedPitaya-FilterTest/prj/v0.94/project/redpitaya.srcs/constrs_1/imports/RedPitaya-FilterTest/prj/v0.94/sdc/red_pitaya.xdc:9] 
// Tcl Message: INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [C:/Users/Ian/Desktop/OIST/RedPitaya/RedPitaya-FilterTest/prj/v0.94/project/redpitaya.srcs/constrs_1/imports/RedPitaya-FilterTest/prj/v0.94/sdc/red_pitaya.xdc:11] 
// Tcl Message: INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [C:/Users/Ian/Desktop/OIST/RedPitaya/RedPitaya-FilterTest/prj/v0.94/project/redpitaya.srcs/constrs_1/imports/RedPitaya-FilterTest/prj/v0.94/sdc/red_pitaya.xdc:12] 
// Tcl Message: INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [C:/Users/Ian/Desktop/OIST/RedPitaya/RedPitaya-FilterTest/prj/v0.94/project/redpitaya.srcs/constrs_1/imports/RedPitaya-FilterTest/prj/v0.94/sdc/red_pitaya.xdc:12] 
// Tcl Message: INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [C:/Users/Ian/Desktop/OIST/RedPitaya/RedPitaya-FilterTest/prj/v0.94/project/redpitaya.srcs/constrs_1/imports/RedPitaya-FilterTest/prj/v0.94/sdc/red_pitaya.xdc:13] 
// Tcl Message: INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [C:/Users/Ian/Desktop/OIST/RedPitaya/RedPitaya-FilterTest/prj/v0.94/project/redpitaya.srcs/constrs_1/imports/RedPitaya-FilterTest/prj/v0.94/sdc/red_pitaya.xdc:13] 
// Tcl Message: Finished Parsing XDC File [C:/Users/Ian/Desktop/OIST/RedPitaya/RedPitaya-FilterTest/prj/v0.94/project/redpitaya.srcs/constrs_1/imports/RedPitaya-FilterTest/prj/v0.94/sdc/red_pitaya.xdc] 
// Tcl Message: INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/Ian/Desktop/OIST/RedPitaya/RedPitaya-FilterTest/prj/v0.94/project/redpitaya.srcs/constrs_1/imports/RedPitaya-FilterTest/prj/v0.94/sdc/red_pitaya.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/red_pitaya_top_propImpl.xdc]. Resolution: To avoid this warning, move constraints listed in [.Xil/red_pitaya_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis. 
// Tcl Message: Completed Processing XDC Constraints  
// Tcl Message: INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s). 
// Tcl Message: refresh_design: Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 2240.449 ; gain = 165.785 
// Elapsed time: 20 seconds
dismissDialog("Reloading"); // bz (cs)
// Elapsed time: 20 seconds
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Synthesis, Run Synthesis]", 18, false); // u (J, cs)
// Run Command: PAResourceCommand.PACommandNames_RUN_SYNTHESIS
// f (cs): Launch Runs: addNotify
selectButton(RDIResource.BaseDialog_OK, "OK"); // a (f)
// bz (cs):  Starting Design Runs : addNotify
dismissDialog("Launch Runs"); // f (cs)
// TclEventType: RUN_LAUNCH
// TclEventType: RUN_MODIFY
// TclEventType: RUN_STATUS_CHANGE
// Tcl Message: launch_runs synth_1 -jobs 4 
// Tcl Message: [Tue Jul 18 16:31:51 2023] Launched synth_1... Run output will be captured here: C:/Users/Ian/Desktop/OIST/RedPitaya/RedPitaya-FilterTest/prj/v0.94/project/redpitaya.runs/synth_1/runme.log 
// 'k' command handler elapsed time: 3 seconds
dismissDialog("Starting Design Runs"); // bz (cs)
// TclEventType: RUN_STATUS_CHANGE
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "Schematic (2)", 5); // m (l, cs)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "Schematic (3)", 6); // m (l, cs)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "Schematic (2)", 5); // m (l, cs)
// WARNING: HSwingWorker (Update Runs Swing Worker) is taking 1137 ms. Increasing delay to 3000 ms.
// TclEventType: RUN_COMPLETED
// TclEventType: RUN_STATUS_CHANGE
// TclEventType: RUN_STEP_COMPLETED
// ag (cs): Synthesis Completed: addNotify
// Elapsed time: 141 seconds
selectButton(RDIResource.BaseDialog_OK, "OK"); // a (ag)
// Run Command: PAResourceCommand.PACommandNames_RUN_IMPLEMENTATION
// f (cs): Launch Runs: addNotify
selectButton(RDIResource.BaseDialog_OK, "OK"); // a (f)
// bz (cs):  Starting Design Runs : addNotify
dismissDialog("Launch Runs"); // f (cs)
// TclEventType: RUN_LAUNCH
// TclEventType: RUN_MODIFY
// Tcl Message: launch_runs impl_1 -jobs 4 
// Tcl Message: [Tue Jul 18 16:34:24 2023] Launched impl_1... Run output will be captured here: C:/Users/Ian/Desktop/OIST/RedPitaya/RedPitaya-FilterTest/prj/v0.94/project/redpitaya.runs/impl_1/runme.log 
dismissDialog("Starting Design Runs"); // bz (cs)
// TclEventType: RUN_STATUS_CHANGE
// TclEventType: RUN_STEP_COMPLETED
// Elapsed time: 194 seconds
selectTreeTable(PAResourceEtoH.ExpRunTreePanel_EXP_RUN_TREE_TABLE, "impl_1 ; constrs_1 ; Running route_design... ;  ;  ;  ;  ;  ;  ;  ; 5257 ; 6168 ; 30.0 ; 0 ; 23 ; Tue Jul 18 16:34:34 JST 2023 ; 00:03:02 ; Vivado Implementation Defaults (Vivado Implementation 2020) ; Vivado Implementation Default Reports (Vivado Implementation 2020) ; xc7z010clg400-1 ; Default settings for Implementation.", 1, "impl_1", 0, false); // az (J, cs)
// PAPropertyPanels.initPanels (impl_1) elapsed time: 0.4s
// TclEventType: RUN_COMPLETED
// TclEventType: RUN_STATUS_CHANGE
// TclEventType: RUN_STEP_COMPLETED
// ag (cs): Implementation Completed: addNotify
// Elapsed time: 19 seconds
selectRadioButton(PAResourceCommand.PACommandNames_RUN_BITGEN, "Generate Bitstream"); // a (Q, ag)
selectButton(RDIResource.BaseDialog_OK, "OK"); // a (ag)
// Run Command: PAResourceCommand.PACommandNames_RUN_BITGEN
// f (cs): Launch Runs: addNotify
selectButton(RDIResource.BaseDialog_OK, "OK"); // a (f)
// TclEventType: RUN_LAUNCH
dismissDialog("Launch Runs"); // f (cs)
// bz (cs):  Generate Bitstream : addNotify
// TclEventType: RUN_MODIFY
// Tcl Message: launch_runs impl_1 -to_step write_bitstream -jobs 4 
// Tcl Message: [Tue Jul 18 16:38:01 2023] Launched impl_1... Run output will be captured here: C:/Users/Ian/Desktop/OIST/RedPitaya/RedPitaya-FilterTest/prj/v0.94/project/redpitaya.runs/impl_1/runme.log 
// TclEventType: RUN_STATUS_CHANGE
dismissDialog("Generate Bitstream"); // bz (cs)
// TclEventType: RUN_COMPLETED
// TclEventType: RUN_STATUS_CHANGE
// ag (cs): Bitstream Generation Completed: addNotify
// Elapsed time: 67 seconds
selectButton(RDIResource.BaseDialog_OK, "OK"); // a (ag)
// Run Command: PAResourceCommand.PACommandNames_GOTO_IMPLEMENTED_DESIGN
// g (cs): Close Design: addNotify
selectButton(PAResourceAtoD.ClosePlanner_YES, "Yes"); // a (g)
// bz (cs):  Close : addNotify
dismissDialog("Close Design"); // g (cs)
// TclEventType: DESIGN_CLOSE
// PAPropertyPanels.initPanels (impl_1) elapsed time: 0.2s
// HMemoryUtils.trashcanNow. Engine heap size: 1,733 MB. GUI used memory: 162 MB. Current time: 7/18/23, 4:39:13 PM JST
// Engine heap size: 1,733 MB. GUI used memory: 163 MB. Current time: 7/18/23, 4:39:13 PM JST
// WARNING: HEventQueue.dispatchEvent() is taking  1798 ms.
// TclEventType: CURR_DESIGN_SET
// Tcl Message: close_design 
// TclEventType: DESIGN_CLOSE
// bz (cs):  Open Implemented Design : addNotify
dismissDialog("Close"); // bz (cs)
// Tcl Message: open_run impl_1 
// TclEventType: SDC_CONSTRAINT_ADD
// TclEventType: POWER_CNS_STALE
// TclEventType: SDC_CONSTRAINT_ADD
// TclEventType: POWER_REPORT_STALE
// TclEventType: SDC_CONSTRAINT_ADD
// TclEventType: POWER_REPORT_STALE
// TclEventType: SDC_CONSTRAINT_ADD
// TclEventType: POWER_REPORT_STALE
// TclEventType: SDC_CONSTRAINT_ADD
// TclEventType: POWER_REPORT_STALE
// TclEventType: SDC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: FLOORPLAN_MODIFY
// TclEventType: DESIGN_NEW
// HMemoryUtils.trashcanNow. Engine heap size: 1,733 MB. GUI used memory: 137 MB. Current time: 7/18/23, 4:39:33 PM JST
// TclEventType: DESIGN_NEW
// Device: addNotify
// DeviceView Instantiated
// PAPropertyPanels.initPanels (impl_1) elapsed time: 0.3s
// WARNING: HEventQueue.dispatchEvent() is taking  1971 ms.
// TclEventType: CURR_DESIGN_SET
// Tcl Message: Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.251 . Memory (MB): peak = 2240.449 ; gain = 0.000 
// Tcl Message: INFO: [Netlist 29-17] Analyzing 733 Unisim elements for replacement INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds INFO: [Project 1-479] Netlist was created with Vivado 2020.1 INFO: [Project 1-570] Preparing netlist for logic optimization INFO: [Timing 38-478] Restoring timing data from binary archive. INFO: [Timing 38-479] Binary timing data restore complete. INFO: [Project 1-856] Restoring constraints from binary archive. INFO: [Project 1-853] Binary constraint restore complete. 
// Tcl Message: Reading XDEF placement. Reading placer database... Reading XDEF routing. 
// Tcl Message: Read XDEF File: Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2633.621 ; gain = 0.000 
// Tcl Message: Restored from archive | CPU: 2.000000 secs | Memory: 0.000000 MB | 
// Tcl Message: Finished XDEF File Restore: Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2633.621 ; gain = 0.000 Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 2633.621 ; gain = 0.000 
// Tcl Message: INFO: [Project 1-111] Unisim Transformation Summary:   A total of 56 instances were transformed.   IOBUF => IOBUF (IBUF, OBUFT): 16 instances   OBUFDS => OBUFDS_DUAL_BUF (INV, OBUFDS(x2)): 2 instances   RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 38 instances  
// Tcl Message: open_run: Time (s): cpu = 00:00:15 ; elapsed = 00:00:21 . Memory (MB): peak = 2720.496 ; gain = 480.047 
// TclEventType: HFED_INIT_ROUTE_STORAGE_COMPLETED
// RouteApi::loadEngineXgdAndInitRouteStorage elapsed time: 3.1s
// Device view-level: 0.0
// [GUI Memory]: 239 MB (+5507kb) [02:41:16]
// RouteApi: Init Delay Mediator Swing Worker Finished
// TclEventType: DRC_ADDED
// Device view-level: 0.0
// TclEventType: DRC_ADDED
// TclEventType: METHODOLOGY_ADDED
// TclEventType: POWER_UPDATED
// [GUI Memory]: 251 MB (+478kb) [02:41:19]
// [GUI Memory]: 265 MB (+1301kb) [02:41:22]
// WARNING: HEventQueue.dispatchEvent() is taking  4305 ms.
// TclEventType: TIMING_SUMMARY_UPDATED
// WARNING: HEventQueue.dispatchEvent() is taking  1874 ms.
// 'dZ' command handler elapsed time: 38 seconds
// WARNING: HEventQueue.dispatchEvent() is taking  1012 ms.
// Device view-level: 0.1
// Elapsed time: 32 seconds
dismissDialog("Open Implemented Design"); // bz (cs)
// Device view-level: 0.0
// [Engine Memory]: 1,764 MB (+21074kb) [02:41:27]
// [GUI Memory]: 286 MB (+8204kb) [02:41:27]
// HMemoryUtils.trashcanNow. Engine heap size: 1,794 MB. GUI used memory: 212 MB. Current time: 7/18/23, 4:39:50 PM JST
// WARNING: HEventQueue.dispatchEvent() is taking  1219 ms.
// HMemoryUtils.trashcanNow. Engine heap size: 1,795 MB. GUI used memory: 211 MB. Current time: 7/18/23, 5:09:51 PM JST
// Elapsed time: 2262 seconds
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "Project Summary", 0); // m (l, cs)
// WARNING: HEventQueue.dispatchEvent() is taking  1831 ms.
// HMemoryUtils.trashcanNow. Engine heap size: 1,795 MB. GUI used memory: 205 MB. Current time: 7/18/23, 5:39:52 PM JST
// WARNING: HEventQueue.dispatchEvent() is taking  2664894 ms.
// HMemoryUtils.trashcanNow. Engine heap size: 1,795 MB. GUI used memory: 205 MB. Current time: 7/18/23, 6:30:01 PM JST
// WARNING: HSwingWorker (Monitor File Timestamp Swing Worker) is taking 725 ms to process. Increasing delay to 2000 ms.
// WARNING: HEventQueue.dispatchEvent() is taking  1370 ms.
// HMemoryUtils.trashcanNow. Engine heap size: 1,795 MB. GUI used memory: 205 MB. Current time: 7/19/23, 5:31:49 AM JST
// WARNING: HEventQueue.dispatchEvent() is taking  1335 ms.
// WARNING: HSwingWorker (Update Runs Swing Worker) is taking 2130 ms. Increasing delay to 4000 ms.
// WARNING: HSwingWorker (Refresh Filesets Swing Worker) is taking 6137 ms. Increasing delay to 18411 ms.
