----------------------------------------------------------------
-Pin Report - Date: Sat Oct 14 18:57:47 2023 Pinchecksum: NOT-AVAILABLE
-Product: Designer
-Release: v12.6
-Version: 12.900.20.24
-Design Name: HW2P7
-Family: SmartFusion2
-Die: M2S010
-Package: 484 FBGA
-----------------------------------------------------------------

Port |Pin |Fixed |Function                |Bank     |I/O Std   |Direction                      |I/O state in Flash*Freeze mode |Resistor Pull                      |I/O available in Flash*Freeze mode |Schmitt Trigger |Odt_Static    |Odt Imp (Ohm)  |Low Power Exit |Input Delay |Slew         |Pre-Emphasis      |Output Drive (mA) |Output Load (pF) |
-----|----|------|------------------------|---------|----------|-------------------------------|-------------------------------|-----------------------------------|-----------------------------------|----------------|--------------|---------------|---------------|------------|-------------|------------------|------------------|-----------------|
CEP   E15  No     DDRIO40PB0/MDDR_RESET_N  Bank0     LVCMOS25   Input                           TRISTATE                        None                                No                                  Off              ---            ---             Off             Off          ---           ---                ---                ---               
CET   B15  No     DDRIO41PB0/MDDR_CKE      Bank0     LVCMOS25   Input                           TRISTATE                        None                                No                                  Off              ---            ---             Off             Off          ---           ---                ---                ---               
CP    H1   No     MSIO78PB7/GB2            Bank7     LVCMOS25   Input                           TRISTATE                        None                                No                                  Off              ---            ---             Off             Off          ---           ---                ---                ---               
P[0]  F14  No     DDRIO42PB0/MDDR_RAS_N    Bank0     LVCMOS25   Input                           TRISTATE                        None                                No                                  Off              ---            ---             Off             Off          ---           ---                ---                ---               
P[1]  A17  No     DDRIO39NB0/MDDR_CLK_N    Bank0     LVCMOS25   Input                           TRISTATE                        None                                No                                  Off              ---            ---             Off             Off          ---           ---                ---                ---               
P[2]  G14  No     DDRIO42NB0/MDDR_WE_N     Bank0     LVCMOS25   Input                           TRISTATE                        None                                No                                  Off              ---            ---             Off             Off          ---           ---                ---                ---               
P[3]  F15  No     DDRIO40NB0/MDDR_CAS_N    Bank0     LVCMOS25   Input                           TRISTATE                        None                                No                                  Off              ---            ---             Off             Off          ---           ---                ---                ---               
PE    D14  No     DDRIO43PB0/MDDR_DQ14     Bank0     LVCMOS25   Input                           TRISTATE                        None                                No                                  Off              ---            ---             Off             Off          ---           ---                ---                ---               
Q[0]  C15  No     DDRIO41NB0/MDDR_CS_N     Bank0     LVCMOS25   Output                          TRISTATE                        None                                No                                  ---              ---            ---             ---             ---          SLOW          ---                4                  5                 
Q[1]  A18  No     DDRIO38PB0/MDDR_BA0      Bank0     LVCMOS25   Output                          TRISTATE                        None                                No                                  ---              ---            ---             ---             ---          SLOW          ---                4                  5                 
Q[2]  A19  No     DDRIO38NB0/MDDR_BA1      Bank0     LVCMOS25   Output                          TRISTATE                        None                                No                                  ---              ---            ---             ---             ---          SLOW          ---                4                  5                 
Q[3]  B17  No     DDRIO37NB0/MDDR_ADDR0    Bank0     LVCMOS25   Output                          TRISTATE                        None                                No                                  ---              ---            ---             ---             ---          SLOW          ---                4                  5                 
SR    A14  No     DDRIO44PB0/MDDR_DQ12     Bank0     LVCMOS25   Input                           TRISTATE                        None                                No                                  Off              ---            ---             Off             Off          ---           ---                ---                ---               
TC    E16  No     DDRIO36NB0/MDDR_ADDR2    Bank0     LVCMOS25   Output                          TRISTATE                        None                                No                                  ---              ---            ---             ---             ---          SLOW          ---                4                  5                 
