#include <torch/extension.h>

#include <cstdint>
#include <omp.h>
#include <vector>
#include <algorithm>

#if defined(__ARM_FEATURE_SVE)
#include <arm_sve.h>
#endif

/**
 * CSR Ã— dense weight with SVE gather optimization
 *
 * Input:
 *   - weight: (K, N) float32 contiguous CPU
 *   - row_offsets: 1D int64 length=M+1 (CSR row pointers)
 *   - nz_col_indices: 1D uint32 length=nnz (CSR column indices)
 *   - values: 1D float32 length=nnz (CSR non-zero values)
 *
 * Computation:
 *   For each row i and its non-zeros (k, a):
 *     out[i, :] += a * weight[k, :]
 *   Optimized with SVE gather load for weight matrix access
 */

namespace {

void check_inputs_csr_sve_gather(
    const torch::Tensor& weight,
    const torch::Tensor& row_offsets,
    const torch::Tensor& nz_col_indices,
    const torch::Tensor& values) {
  TORCH_CHECK(weight.device().is_cpu(), "weight must be a CPU tensor");
  TORCH_CHECK(row_offsets.device().is_cpu(), "row_offsets must be a CPU tensor");
  TORCH_CHECK(nz_col_indices.device().is_cpu(), "nz_col_indices must be a CPU tensor");
  TORCH_CHECK(values.device().is_cpu(), "values must be a CPU tensor");

  TORCH_CHECK(weight.dtype() == torch::kFloat32, "weight must be float32");
  TORCH_CHECK(row_offsets.dtype() == torch::kInt64, "row_offsets must be int64");
  TORCH_CHECK(nz_col_indices.dtype() == torch::kUInt32,"nz_col_indices must be uint32 ");
  TORCH_CHECK(values.dtype() == torch::kFloat32, "values must be float32");

  TORCH_CHECK(weight.dim() == 2, "weight must be 2D");
  TORCH_CHECK(row_offsets.dim() == 1, "row_offsets must be 1D");
  TORCH_CHECK(nz_col_indices.dim() == 1, "nz_col_indices must be 1D");
  TORCH_CHECK(values.dim() == 1, "values must be 1D");

  TORCH_CHECK(weight.is_contiguous(), "weight must be contiguous");
  TORCH_CHECK(row_offsets.is_contiguous(), "row_offsets must be contiguous");
  TORCH_CHECK(nz_col_indices.is_contiguous(), "nz_col_indices must be contiguous");
  TORCH_CHECK(values.is_contiguous(), "values must be contiguous");

  const auto K = weight.size(0);
  const auto M = row_offsets.size(0) - 1;
  TORCH_CHECK(M > 0, "row_offsets length must be at least 2 (M+1 >= 2)");
  TORCH_CHECK(row_offsets.size(0) == M + 1, "row_offsets length must be M+1");
  const int64_t* row_offsets_ptr = row_offsets.data_ptr<int64_t>();
  TORCH_CHECK(row_offsets_ptr[0] == 0, "row_offsets[0] must be 0");
  const int64_t nnz = row_offsets_ptr[M];
  TORCH_CHECK(nnz == nz_col_indices.size(0), 
              "row_offsets[M] must equal nz_col_indices length");
  TORCH_CHECK(nnz == values.size(0), 
              "values length must equal row_offsets[M] (nnz)");
}

} // namespace

torch::Tensor sparse_gemm_csr_sve_gather(
    torch::Tensor weight,
    torch::Tensor row_offsets,
    torch::Tensor nz_col_indices,
    torch::Tensor values) {
  check_inputs_csr_sve_gather(weight, row_offsets, nz_col_indices, values);

  const int64_t K = weight.size(0);
  const int64_t N = weight.size(1);
  const int64_t M = row_offsets.size(0) - 1;

  auto output = torch::zeros({M, N}, weight.options());
  if (M == 0 || K == 0 || N == 0) {
    return output;
  }

  const float* weight_ptr = weight.data_ptr<float>();
  const int64_t* row_offsets_ptr = row_offsets.data_ptr<int64_t>();
  const uint32_t* indices_ptr = nz_col_indices.data_ptr<uint32_t>();
  const float* values_ptr = values.data_ptr<float>();
  float* out_ptr = output.data_ptr<float>();

#if defined(__ARM_FEATURE_SVE)
  const int64_t vl = svcntw();
  const uint32_t N_u32 = (uint32_t)N;

  const int64_t block_sz = std::max<int64_t>(1, N / 16);
  const int64_t n_block = (N + block_sz - 1) / block_sz;

  #pragma omp parallel
  {
    std::vector<float> acc_buf;
    acc_buf.resize((size_t)block_sz);

    #pragma omp for schedule(static)
    for (int64_t m = 0; m < M; ++m) {
      for (int64_t nb = 0; nb < n_block; ++nb) {
        const int64_t n0 = nb * block_sz;
        const int64_t n_valid = std::min<int64_t>(block_sz, N - n0);
        float* acc = acc_buf.data();

        const int64_t p0 = row_offsets_ptr[m];
        const int64_t p1 = row_offsets_ptr[m + 1];
        const int64_t nnz = p1 - p0;

        std::fill_n(acc, (size_t)n_valid, 0.0f);

        if (nnz > 0) {
        const float* csr_values_ptr = values_ptr + p0;
        const uint32_t* csr_col_idx_ptr = indices_ptr + p0;
        const float* base = weight_ptr + n0;

        for (int64_t i = 0; i < nnz; i += vl) {
          const svbool_t pg = svwhilelt_b32(i, nnz);
          const svfloat32_t act_vals = svld1_f32(pg, csr_values_ptr + i);
          const svuint32_t idx = svld1_u32(pg, csr_col_idx_ptr + i);
          const svuint32_t w_index = svmul_n_u32_x(pg, idx, N_u32);

          for (int64_t r = 0; r < n_valid; ++r) {
            const svfloat32_t w_vals = svld1_gather_u32index_f32(pg, base + r, w_index);
            acc[r] += svaddv_f32(pg, svmul_f32_m(pg, act_vals, w_vals));
          }
        }
        }

        float* out_tile = out_ptr + m * N + n0;
        for (int64_t r = 0; r < n_valid; ++r) out_tile[r] = acc[r];
      }
    }
  }
#else
  // Scalar fallback path
  #pragma omp parallel for
  for (int64_t m = 0; m < M; ++m) {
    const int64_t p0 = row_offsets_ptr[m];
    const int64_t p1 = row_offsets_ptr[m + 1];
    float* out_row = out_ptr + m * N;
    
    for (int64_t p = p0; p < p1; ++p) {
      const uint32_t k = indices_ptr[p];
      const float a = values_ptr[p];
      const float* w_row = weight_ptr + (int64_t)k * N;
      for (int64_t n = 0; n < N; ++n) {
        out_row[n] += a * w_row[n];
      }
    }
  }
#endif
  return output;
}

// Register to torch.ops.sparse_op
TORCH_LIBRARY_FRAGMENT(sparse_op, m) {
  m.def("sparse_gemm_csr_sve_gather(Tensor weight, Tensor row_offsets, Tensor nz_col_indices, Tensor values) -> Tensor");
}

TORCH_LIBRARY_IMPL(sparse_op, CPU, m) {
  m.impl("sparse_gemm_csr_sve_gather", sparse_gemm_csr_sve_gather);
}
