
<html><head><title>Using the SVAMS Parser</title>
<meta name="Approver" content="Technical Publications" />
<meta name="Author" content="jaini" />
<meta name="CreateDate" content="2023-03-01" />
<meta name="CreateTime" content="1677669037" />
<meta name="DataType" content="Manuals" />
<meta name="Description" content="Describes the Virtuoso AMS Designer simulator and Xcelium Simulator with mixed-signal option that supports the Verilog-AMS,  VHDL-AMS, and SystemVerilog-AMS language standards." />
<meta name="DocTitle" content="Spectre AMS Designer and Xcelium Simulator Mixed-Signal User Guide" />
<meta name="DocType" content="User Guide" />
<meta name="FileTitle" content="Using the SVAMS Parser" />
<meta name="Keywords" content="" />
<meta name="topic_type" content="task" />
<meta name="reference_type" content="" />
<meta name="prod_feature" content="Digital Mixed-Signal," />
<meta name="prod_subfeature" content="SystemVerilog Mixed-Signal," />
<meta name="new_topic" content="No" />
<meta name="spotlight_topic" content="" />
<meta name="FileType" content="Chapter" />
<meta name="Keyword" content="ams_dms_simug" />
<meta name="Language" content="English" />
<meta name="ModifiedDate" content="2023-03-01" />
<meta name="ModifiedTime" content="1677669037" />
<meta name="NextFile" content="Variable_To_Wire__VTW__Optimization_in_Mixed-Signal_Designs.html" />
<meta name="Group" content="Mixed-Signal Simulation" />
<meta name="Platform" content="Functional Verification," />
<meta name="PrevFile" content="Complex_Port_Definitions_with_User-Defined_Nettypes.html" />
<meta name="c_product" content="Xcelium," />
<meta name="Product" content="Xcelium," />
<meta name="ProductFamily" content="Xcelium," />
<meta name="ProductVersion" content="22.09" />
<meta name="RightsManagement" content="Copyright 2023 Cadence Design Systems Inc." />
<meta name="Title" content="Spectre AMS Designer and Xcelium Simulator Mixed-Signal User Guide -- Using the SVAMS Parser" />
<meta name="Version" content="22.09" />
<meta name="Renderer" content="WIKI" />
<meta name="SpaceKey" content="amssimug2209" />
<meta name="confluence-version" content="7.4.1" />
<meta name="ecms-plugin-version" content="04.10.026" />

        
        <link href="styles/site.css" rel="stylesheet" type="text/css" />
        <meta content="text/html; charset=UTF-8" http-equiv="Content-Type" />
    

    
<script>
  document.addEventListener("DOMContentLoaded", function(event) {
    document.querySelectorAll("img").forEach((img, index) => {
   img.addEventListener("click", (e) => { 
    document.querySelector("#cad_image_modal").classList.add("opac");
      document.querySelector("#cad_image_modal_center").innerHTML = `<img style="position:absolute;top:0;bottom:0;left:0;right:0; margin: auto;max-height: 96%;max-width: 96%;" src="${e.target.src}">`;});});});
</script>

<style>
 img{cursor:pointer;
 }
 #cad_image_modal{
 position:fixed;left:0;top:0;width:100%;background:#00000099;overflow:hidden;height:0;opacity:0;transition: height 0ms 1s, opacity 1s 0ms;
 }
 #cad_image_modal.opac{height: 100%;opacity: 1;transition: height 0ms 0ms, opacity 1s 0ms;
 }
 #cad_image_modal span{
  position:fixed;right:10px;top:10px;cursor:pointer;color:#fff;
 }
 </style>

</head><body style="background-color: #FFFFFF;"><!-- Begin Buttons --><header xmlns:html="http://www.w3.org/1999/xhtml"><div class="docHeadr">Product Documentation<img src="images/Cadence-Logo.jpg" /></div>
<nav class="blueHead"><ul><li><a class="content" href="ams_dms_simugTOC.html">Contents</a></li><li><a class="prev" href="Complex_Port_Definitions_with_User-Defined_Nettypes.html" title="Complex_Port_Definitions_with_User-Defined_Nettypes">Complex_Port_Definitions_with_ ...</a></li><li style="float: right;"><a class="viewPrint" href="ams_dms_simug.pdf">View/Print PDF</a></li><li style="float: right;margin-right: 25px;"><a class="nextd" href="Variable_To_Wire__VTW__Optimization_in_Mixed-Signal_Designs.html" title="Variable_To_Wire__VTW__Optimization_in_Mixed-Signal_Designs">Variable_To_Wire__VTW__Optimiz ...</a></li></ul></nav></header><!-- End Buttons --><div xmlns:html="http://www.w3.org/1999/xhtml" style="font-size:14px;line-height:1.42857142857;margin:20px 0 0 0;font-weight:bold;"><center>Spectre AMS Designer and Xcelium Simulator Mixed-Signal User Guide<br />Product Version 22.09, September 2022</center></div>
<div xmlns:html="http://www.w3.org/1999/xhtml" style="margin-left:5%;">
<p></p>

<p></p>
<div id="main-header">
                    
                    
                                                <h1 style="margin: 4px 0 4px;"><span>Using the SVAMS Parser</span></h1>

                    
                </div>
<div class="wiki-content group" id="main-content">
                    
<p>System Verilog and Verilog-AMS constructs can be used with the SystemVerilog AMS (SVAMS) Parser, which is now integrated with the native verilog (<em>xmvlog</em>) parser. This means that UDN-to-UDN, UDN-to-logic, UDN-to-electrical, UDN-to-Wreal connect modules can be parsed using the <em>xmvlog</em> parser.&#160;Dynamic Voltage Supply (DVS) features (the <code>$real_net_alias</code> system task) can also be parsed using the <em>xmvlog</em> parser.</p>

<p>This allows you to create SVAMS connect modules with a more extended set of SystemVerilog and Cadence language constructs.&#160;</p>

<p>The following are the unsupported use cases of SVAMS parser:</p>
<ul><li>Verilog-AMS logic, Verilog-AMS wreal</li><li>Connections with variable ports such as real vars, structs types</li><li>Connections with datatypes UDT-Struct, union, enum</li><li>Generation block inside SVAMS connect modules</li><li>System Verilog assertions and PSL&#39;s assertions are not allowed</li><li>SystemVerilog testbench constructs such as interface, program, checker, modports, clocking blocks, module/endmodule</li><li>Using the Verilog-AMS table_model function is not supported</li><li>SVAMS constructs such as initial_step, final_step, and bound_step are not supported for UDN-to-logic, UDN-to-real, and UDN-to-UDN connections</li><li>Using analog constructs (electrical) in UDN-UDN, UDN-logic, UDN-wreal connect modules</li><li>Importing DPI functions</li></ul><h5 id="UsingtheSVAMSParser-RelatedTopics">Related Topics</h5><ul><li><a href="Configuring_SV-AMS_Connect_Modules_for_UDN-UDN__UDN-Logic__and_UDN-Real_Connections.html">Configuring SV-AMS Connect Modules for UDN-UDN, UDN-Logic, and UDN-Real Connections</a></li><li><a href="Aliasing_Nets_to_Hierarchical_Nets_in_L2R_R2L_Interface_Elements.html">$real_net_alias</a></li></ul>
                    </div>
<br /><br /></div>
<footer xmlns:html="http://www.w3.org/1999/xhtml"><nav class="navigation"><b><em><a href="Complex_Port_Definitions_with_User-Defined_Nettypes.html" id="prev" title="Complex_Port_Definitions_with_User-Defined_Nettypes">Complex_Port_Definitions_with_ ...</a></em></b><b><em><a href="Variable_To_Wire__VTW__Optimization_in_Mixed-Signal_Designs.html" id="nex" title="Variable_To_Wire__VTW__Optimization_in_Mixed-Signal_Designs">Variable_To_Wire__VTW__Optimiz ...</a></em></b></nav><div>
          For further assistance, contact <a href="https://support.cadence.com">Cadence Online Support</a>. Copyright &#169; 2023, <a href="https://www.cadence.com">Cadence Design Systems, Inc.</a> All rights reserved.
        </div>
</footer><br xmlns:html="http://www.w3.org/1999/xhtml" />
<div id="cad_image_modal" style="background-color: rgba(0, 0, 0, 0.6);"><center id="cad_image_modal_center">&#160;&#10240;</center><span style="margin-right:50px;margin-top:100px;font-weight:bold;font-size:20px;background:#e5e5e5;border:1px solid #e5e5e5;border-radius:25px;height:30px;width:20px;padding-left:6px;padding-top:2px;color: black;" onclick="document.querySelector('#cad_image_modal').classList.remove('opac');">X</span></div>

</body></html>