$version Generated by VerilatedVcd $end
$timescale 1ps $end
 $scope module $rootio $end
  $var wire 1 # clk $end
  $var wire 1 $ rst_n $end
 $upscope $end
 $scope module cpu $end
  $var wire 1 % clk $end
  $var wire 1 & rst_n $end
  $var wire 32 ' pc [31:0] $end
  $var wire 32 ( pc_next [31:0] $end
  $var wire 32 ) instruction [31:0] $end
  $var wire 7 * op [6:0] $end
  $var wire 3 + f3 [2:0] $end
  $var wire 1 , alu_zero $end
  $var wire 3 - alu_control [2:0] $end
  $var wire 2 . imm_source [1:0] $end
  $var wire 1 / mem_write $end
  $var wire 1 0 reg_write $end
  $var wire 5 1 source_reg1 [4:0] $end
  $var wire 5 2 source_reg2 [4:0] $end
  $var wire 5 3 dest_reg [4:0] $end
  $var wire 32 4 read_reg1 [31:0] $end
  $var wire 32 5 read_reg2 [31:0] $end
  $var wire 32 6 write_back_data [31:0] $end
  $var wire 25 7 raw_imm [24:0] $end
  $var wire 32 8 immediate [31:0] $end
  $var wire 32 9 alu_result [31:0] $end
  $var wire 32 : alu_src2 [31:0] $end
  $var wire 32 ; mem_read [31:0] $end
  $scope module alu_inst $end
   $var wire 3 < alu_control [2:0] $end
   $var wire 32 = src1 [31:0] $end
   $var wire 32 > src2 [31:0] $end
   $var wire 32 ? alu_result [31:0] $end
   $var wire 1 @ zero $end
  $upscope $end
  $scope module control_unit $end
   $var wire 7 A op [6:0] $end
   $var wire 3 B func3 [2:0] $end
   $var wire 7 C func7 [6:0] $end
   $var wire 1 D alu_zero $end
   $var wire 3 E alu_control [2:0] $end
   $var wire 2 F imm_source [1:0] $end
   $var wire 1 G mem_write $end
   $var wire 1 H reg_write $end
   $var wire 2 I alu_op [1:0] $end
  $upscope $end
  $scope module data_memory $end
   $var wire 32 (! WORDS [31:0] $end
   $var wire 144 )! mem_init [143:0] $end
   $var wire 1 J clk $end
   $var wire 32 K address [31:0] $end
   $var wire 32 L write_data [31:0] $end
   $var wire 1 M write_enable $end
   $var wire 1 N rst_n $end
   $var wire 32 O read_data [31:0] $end
   $scope module unnamedblk1 $end
    $var wire 32 P i [31:0] $end
   $upscope $end
  $upscope $end
  $scope module instruction_memory $end
   $var wire 32 (! WORDS [31:0] $end
   $var wire 128 .! mem_init [127:0] $end
   $var wire 1 Q clk $end
   $var wire 32 R address [31:0] $end
   $var wire 32 S write_data [31:0] $end
   $var wire 1 T write_enable $end
   $var wire 1 U rst_n $end
   $var wire 32 V read_data [31:0] $end
   $scope module unnamedblk1 $end
    $var wire 32 W i [31:0] $end
   $upscope $end
  $upscope $end
  $scope module regfile $end
   $var wire 1 X clk $end
   $var wire 1 Y rst_n $end
   $var wire 5 Z address1 [4:0] $end
   $var wire 5 [ address2 [4:0] $end
   $var wire 32 \ read_data1 [31:0] $end
   $var wire 32 ] read_data2 [31:0] $end
   $var wire 1 ^ write_enable $end
   $var wire 32 _ write_data [31:0] $end
   $var wire 5 ` address3 [4:0] $end
   $var wire 32 a registers[0] [31:0] $end
   $var wire 32 b registers[1] [31:0] $end
   $var wire 32 c registers[2] [31:0] $end
   $var wire 32 d registers[3] [31:0] $end
   $var wire 32 e registers[4] [31:0] $end
   $var wire 32 f registers[5] [31:0] $end
   $var wire 32 g registers[6] [31:0] $end
   $var wire 32 h registers[7] [31:0] $end
   $var wire 32 i registers[8] [31:0] $end
   $var wire 32 j registers[9] [31:0] $end
   $var wire 32 k registers[10] [31:0] $end
   $var wire 32 l registers[11] [31:0] $end
   $var wire 32 m registers[12] [31:0] $end
   $var wire 32 n registers[13] [31:0] $end
   $var wire 32 o registers[14] [31:0] $end
   $var wire 32 p registers[15] [31:0] $end
   $var wire 32 q registers[16] [31:0] $end
   $var wire 32 r registers[17] [31:0] $end
   $var wire 32 s registers[18] [31:0] $end
   $var wire 32 t registers[19] [31:0] $end
   $var wire 32 u registers[20] [31:0] $end
   $var wire 32 v registers[21] [31:0] $end
   $var wire 32 w registers[22] [31:0] $end
   $var wire 32 x registers[23] [31:0] $end
   $var wire 32 y registers[24] [31:0] $end
   $var wire 32 z registers[25] [31:0] $end
   $var wire 32 { registers[26] [31:0] $end
   $var wire 32 | registers[27] [31:0] $end
   $var wire 32 } registers[28] [31:0] $end
   $var wire 32 ~ registers[29] [31:0] $end
   $var wire 32 !! registers[30] [31:0] $end
   $var wire 32 "! registers[31] [31:0] $end
   $scope module unnamedblk1 $end
    $var wire 32 #! i [31:0] $end
   $upscope $end
  $upscope $end
  $scope module sign_extender $end
   $var wire 25 $! raw_src [24:0] $end
   $var wire 2 %! imm_source [1:0] $end
   $var wire 32 &! immediate [31:0] $end
   $var wire 12 '! gathered_imm [11:0] $end
  $upscope $end
 $upscope $end
$enddefinitions $end


#0
1#
0$
1%
0&
b00000000000000000000000000000000 '
b00000000000000000000000000000100 (
b00000000100000000010100100000011 )
b0000011 *
b010 +
0,
b000 -
b00 .
0/
10
b00000 1
b01000 2
b10010 3
b00000000000000000000000000000000 4
b00000000000000000000000000000000 5
b11011110101011011011111011101111 6
b0000000010000000001010010 7
b00000000000000000000000000001000 8
b00000000000000000000000000001000 9
b00000000000000000000000000001000 :
b11011110101011011011111011101111 ;
b000 <
b00000000000000000000000000000000 =
b00000000000000000000000000001000 >
b00000000000000000000000000001000 ?
0@
b0000011 A
b010 B
b0000000 C
0D
b000 E
b00 F
0G
1H
b00 I
1J
b00000000000000000000000000000010 K
b00000000000000000000000000000000 L
0M
1N
b11011110101011011011111011101111 O
b00000000000000000000000000000000 P
1Q
b00000000000000000000000000000000 R
b00000000000000000000000000000000 S
0T
1U
b00000000100000000010100100000011 V
b00000000000000000000000000000000 W
1X
0Y
b00000 Z
b01000 [
b00000000000000000000000000000000 \
b00000000000000000000000000000000 ]
1^
b11011110101011011011111011101111 _
b10010 `
b00000000000000000000000000000000 a
b00000000000000000000000000000000 b
b00000000000000000000000000000000 c
b00000000000000000000000000000000 d
b00000000000000000000000000000000 e
b00000000000000000000000000000000 f
b00000000000000000000000000000000 g
b00000000000000000000000000000000 h
b00000000000000000000000000000000 i
b00000000000000000000000000000000 j
b00000000000000000000000000000000 k
b00000000000000000000000000000000 l
b00000000000000000000000000000000 m
b00000000000000000000000000000000 n
b00000000000000000000000000000000 o
b00000000000000000000000000000000 p
b00000000000000000000000000000000 q
b00000000000000000000000000000000 r
b00000000000000000000000000000000 s
b00000000000000000000000000000000 t
b00000000000000000000000000000000 u
b00000000000000000000000000000000 v
b00000000000000000000000000000000 w
b00000000000000000000000000000000 x
b00000000000000000000000000000000 y
b00000000000000000000000000000000 z
b00000000000000000000000000000000 {
b00000000000000000000000000000000 |
b00000000000000000000000000000000 }
b00000000000000000000000000000000 ~
b00000000000000000000000000000000 !!
b00000000000000000000000000000000 "!
b00000000000000000000000000100000 #!
b0000000010000000001010010 $!
b00 %!
b00000000000000000000000000001000 &!
b000000001000 '!
b00000000000000000000000001000000 (!
b001011100010111101110100011001010111001101110100010111110110010001101101011001010110110101101111011100100111100100101110011010000110010101111000 )!
b01110100011001010111001101110100010111110110100101101101011001010110110101101111011100100111100100101110011010000110010101111000 .!
#500
0#
0%
0J
0Q
0X
#1000
1#
1$
1%
1&
1J
1Q
1X
1Y
#1500
0#
0%
0J
0Q
0X
#2000
1#
1%
b00000000000000000000000000000100 '
b00000000000000000000000000001000 (
b00000000000000000000000000010011 )
b0010011 *
b000 +
1,
00
b00000 2
b00000 3
b10101110101011101010111010101110 6
b0000000000000000000000000 7
b00000000000000000000000000000000 8
b00000000000000000000000000000000 9
b00000000000000000000000000000000 :
b10101110101011101010111010101110 ;
b00000000000000000000000000000000 >
b00000000000000000000000000000000 ?
1@
b0010011 A
b000 B
1D
0H
1J
b00000000000000000000000000000000 K
b10101110101011101010111010101110 O
1Q
b00000000000000000000000000000001 R
b00000000000000000000000000010011 V
1X
b00000 [
0^
b10101110101011101010111010101110 _
b00000 `
b11011110101011011011111011101111 s
b0000000000000000000000000 $!
b00000000000000000000000000000000 &!
b000000000000 '!
#2500
0#
0%
0J
0Q
0X
#3000
1#
1%
b00000000000000000000000000001000 '
b00000000000000000000000000001100 (
1J
1Q
b00000000000000000000000000000010 R
1X
#3500
0#
0%
0J
0Q
0X
#4000
1#
1%
b00000000000000000000000000001100 '
b00000000000000000000000000010000 (
1J
1Q
b00000000000000000000000000000011 R
1X
#4500
0#
0%
0J
0Q
0X
#5000
1#
1%
b00000000000000000000000000010000 '
b00000000000000000000000000010100 (
1J
1Q
b00000000000000000000000000000100 R
1X
#5500
0#
0%
0J
0Q
0X
#6000
1#
1%
b00000000000000000000000000010100 '
b00000000000000000000000000011000 (
1J
1Q
b00000000000000000000000000000101 R
1X
#6500
0#
0%
0J
0Q
0X
#7000
1#
1%
b00000000000000000000000000011000 '
b00000000000000000000000000011100 (
b00000000000000000000000000000000 )
b0000000 *
b0000000 A
1J
1Q
b00000000000000000000000000000110 R
b00000000000000000000000000000000 V
1X
#7001
0$
0&
0Y
#7501
0#
0%
0J
0Q
0X
#8001
1#
1$
1%
1&
b00000000000000000000000000000000 '
b00000000000000000000000000000100 (
b00000000100000000010100100000011 )
b0000011 *
b010 +
0,
10
b01000 2
b10010 3
b11011110101011011011111011101111 6
b0000000010000000001010010 7
b00000000000000000000000000001000 8
b00000000000000000000000000001000 9
b00000000000000000000000000001000 :
b11011110101011011011111011101111 ;
b00000000000000000000000000001000 >
b00000000000000000000000000001000 ?
0@
b0000011 A
b010 B
0D
1H
1J
b00000000000000000000000000000010 K
b11011110101011011011111011101111 O
1Q
b00000000000000000000000000000000 R
b00000000100000000010100100000011 V
1X
1Y
b01000 [
1^
b11011110101011011011111011101111 _
b10010 `
b00000000000000000000000000000000 s
b0000000010000000001010010 $!
b00000000000000000000000000001000 &!
b000000001000 '!
#8501
0#
0%
0J
0Q
0X
#9001
1#
1%
b00000000000000000000000000000100 '
b00000000000000000000000000001000 (
b00000000000000000000000000010011 )
b0010011 *
b000 +
1,
00
b00000 2
b00000 3
b10101110101011101010111010101110 6
b0000000000000000000000000 7
b00000000000000000000000000000000 8
b00000000000000000000000000000000 9
b00000000000000000000000000000000 :
b10101110101011101010111010101110 ;
b00000000000000000000000000000000 >
b00000000000000000000000000000000 ?
1@
b0010011 A
b000 B
1D
0H
1J
b00000000000000000000000000000000 K
b10101110101011101010111010101110 O
1Q
b00000000000000000000000000000001 R
b00000000000000000000000000010011 V
1X
b00000 [
0^
b10101110101011101010111010101110 _
b00000 `
b11011110101011011011111011101111 s
b0000000000000000000000000 $!
b00000000000000000000000000000000 &!
b000000000000 '!
#9501
0#
0%
0J
0Q
0X
#10001
1#
1%
b00000000000000000000000000001000 '
b00000000000000000000000000001100 (
1J
1Q
b00000000000000000000000000000010 R
1X
#10501
0#
0%
0J
0Q
0X
#11001
1#
1%
b00000000000000000000000000001100 '
b00000000000000000000000000010000 (
1J
1Q
b00000000000000000000000000000011 R
1X
