# verification-environment-half_adder-system_verilog
 A complete SystemVerilog testbench for a Half Adder DUT using interface, mailbox, generator, driver, monitor with randomized transaction class
