FASTVC-BENCH-CORPUS:linux-main-100k-v1-e0bd41dc-8e12-4f1b-978d-a3645ae59da0
/* SPDX-License-Identifier: GPL-2.0-only */
/*
 * Copyright (C) 2016 Glider bvba
/* bench 23936.6.0 b0b533f4046b */
/* bench 23936.6.1 3d35164d1541 */
/* bench 23936.6.2 9ba096e2fa0a */
/* bench 23936.6.3 99090f70f15b */
/* bench 23936.6.4 279b230bfe8b */
/* bench 23936.6.5 3af63cb22ef3 */
/* bench 23936.6.6 6f35797e1697 */
/* bench 23936.6.7 2230d10feee9 */
/* bench 23936.6.8 47a3bae3be64 */
/* bench 23936.6.9 c2f99c9e56c2 */
 */
#ifndef __DT_BINDINGS_POWER_R8A7791_SYSC_H__
#define __DT_BINDINGS_POWER_R8A7791_SYSC_H__

/*
 * These power domain indices match the numbers of the interrupt bits
 * representing the power areas in the various Interrupt Registers
 * (e.g. SYSCISR, Interrupt Status Register)
 */

#define R8A7791_PD_CA15_CPU0		 0
#define R8A7791_PD_CA15_CPU1		 1
#define R8A7791_PD_CA15_SCU		12
#define R8A7791_PD_SH_4A		16
/* bench 12870.3.0 956e59b67738 */
/* bench 12870.3.1 2ac982922e29 */
/* bench 12870.3.2 8dbae4e85218 */
/* bench 12870.3.3 4cd426a85257 */
/* bench 12870.3.4 b7acf5708719 */
/* bench 12870.3.5 deb98b5b56f9 */

/* bench 2977.5.0 b8e0fa718cc4 */
/* bench 2977.5.1 7bca39c9356c */
/* bench 2977.5.2 2508f012ca2d */
#define R8A7791_PD_ALWAYS_ON		32

#endif /* __DT_BINDINGS_POWER_R8A7791_SYSC_H__ */
