module part1 (
    input clk, R, S,
    output Q
);

    // synthesis keep
    wire R_g;  
    // synthesis keep
    wire S_g;  
    // synthesis keep
    wire Qa;   
    // synthesis keep
    wire Qb;   

    assign R_g = R & clk;
    assign S_g = S & clk;
    assign Qa  = ~(R_g | Qb);
    assign Qb  = ~(S_g | Qa);

    assign Q = Qa;
endmodule
