

================================================================
== Synthesis Summary Report of 'cluster'
================================================================
+ General Information: 
    * Date:           Thu Jul 11 10:57:39 2024
    * Version:        2024.1 (Build 5069499 on May 21 2024)
    * Project:        DisparityMalloc_kernel
    * Solution:       hls (Vitis Kernel Flow Target)
    * Product family: zynquplus
    * Target device:  xczu9eg-ffvb1156-2-e
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +-------------------------------------------------------+------+------+----------+-----------+----------+----------+--------+----------+---------+----------+------------+------------+-----+
    |                        Modules                        | Issue|      | Latency  |  Latency  | Iteration|          |  Trip  |          |         |          |            |            |     |
    |                        & Loops                        | Type | Slack| (cycles) |    (ns)   |  Latency | Interval |  Count | Pipelined|  BRAM   |    DSP   |     FF     |     LUT    | URAM|
    +-------------------------------------------------------+------+------+----------+-----------+----------+----------+--------+----------+---------+----------+------------+------------+-----+
    |+ cluster                                              |     -|  0.00|  89145051|  5.943e+08|         -|  89145052|       -|        no|  8 (~0%)|   40 (1%)|  10934 (1%)|  16563 (6%)|    -|
    | + cluster_Pipeline_VITIS_LOOP_163_1                   |     -|  0.00|    290431|  1.936e+06|         -|    290431|       -|        no|        -|         -|   244 (~0%)|   233 (~0%)|    -|
    |  o VITIS_LOOP_163_1                                   |     -|  4.87|    290429|  1.936e+06|        71|         1|  290360|       yes|        -|         -|           -|           -|    -|
    | + cluster_Pipeline_VITIS_LOOP_41_3_VITIS_LOOP_44_4    |     -|  0.00|    290504|  1.937e+06|         -|    290504|       -|        no|        -|   8 (~0%)|  1211 (~0%)|  1259 (~0%)|    -|
    |  o VITIS_LOOP_41_3_VITIS_LOOP_44_4                    |     -|  4.87|    290502|  1.937e+06|       144|         1|  290360|       yes|        -|         -|           -|           -|    -|
    | + cluster_Pipeline_VITIS_LOOP_68_1_VITIS_LOOP_71_2    |     -|  0.00|    580871|  3.873e+06|         -|    580871|       -|        no|        -|  11 (~0%)|  1494 (~0%)|  2362 (~0%)|    -|
    |  o VITIS_LOOP_68_1_VITIS_LOOP_71_2                    |    II|  4.87|    580869|  3.873e+06|       152|         2|  290360|       yes|        -|         -|           -|           -|    -|
    | + cluster_Pipeline_VITIS_LOOP_92_1                    |     -|  0.00|       738|  4.920e+03|         -|       738|       -|        no|        -|         -|   772 (~0%)|   776 (~0%)|    -|
    |  o VITIS_LOOP_92_1                                    |     -|  4.87|       736|  4.907e+03|       143|         1|     595|       yes|        -|         -|           -|           -|    -|
    | + cluster_Pipeline_VITIS_LOOP_98_2_VITIS_LOOP_101_3   |     -|  0.00|  43554004|  2.904e+08|         -|  43554004|       -|        no|        -|   4 (~0%)|  1366 (~0%)|  2560 (~0%)|    -|
    |  o VITIS_LOOP_98_2_VITIS_LOOP_101_3                   |    II|  4.87|  43554002|  2.904e+08|       153|       150|  290360|       yes|        -|         -|           -|           -|    -|
    | + cluster_Pipeline_VITIS_LOOP_137_1_VITIS_LOOP_140_2  |     -|  0.00|   1127204|  7.515e+06|         -|   1127204|       -|        no|        -|   8 (~0%)|  2189 (~0%)|  2597 (~0%)|    -|
    |  o VITIS_LOOP_137_1_VITIS_LOOP_140_2                  |    II|  4.87|   1127202|  7.515e+06|       167|         4|  281760|       yes|        -|         -|           -|           -|    -|
    | o VITIS_LOOP_109_4                                    |     -|  4.87|  43301216|  2.887e+08|     88732|         -|     488|        no|        -|         -|           -|           -|    -|
    |  + cluster_Pipeline_VITIS_LOOP_112_5                  |     -|  0.00|     88657|  5.911e+05|         -|     88657|       -|        no|        -|         -|   578 (~0%)|  1510 (~0%)|    -|
    |   o VITIS_LOOP_112_5                                  |    II|  4.87|     88655|  5.911e+05|       150|       149|     595|       yes|        -|         -|           -|           -|    -|
    +-------------------------------------------------------+------+------+----------+-----------+----------+----------+--------+----------+---------+----------+------------+------------+-----+


================================================================
== HW Interfaces
================================================================
* M_AXI
+------------+------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+-------------------+
| Interface  | Read/Write | Data Width | Address Width | Latency | Offset | Register | Max Widen | Max Read     | Max Write    | Num Read    | Num Write   | Resource Estimate |
|            |            | (SW->HW)   |               |         |        |          | Bitwidth  | Burst Length | Burst Length | Outstanding | Outstanding |                   |
+------------+------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+-------------------+
| m_axi_gmem | READ_WRITE | 32 -> 64   | 64            | 64      | slave  | 0        | 512       | 16           | 16           | 16          | 16          | BRAM=8            |
+------------+------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+-------------------+

* S_AXILITE Interfaces
+---------------+------------+---------------+--------+----------+
| Interface     | Data Width | Address Width | Offset | Register |
+---------------+------------+---------------+--------+----------+
| s_axi_control | 32         | 8             | 16     | 0        |
+---------------+------------+---------------+--------+----------+

* S_AXILITE Registers
+---------------+---------------------+--------+-------+--------+----------------------------------+------------------------------------------------------------------------------------+
| Interface     | Register            | Offset | Width | Access | Description                      | Bit Fields                                                                         |
+---------------+---------------------+--------+-------+--------+----------------------------------+------------------------------------------------------------------------------------+
| s_axi_control | CTRL                | 0x00   | 32    | RW     | Control signals                  | 0=AP_START 1=AP_DONE 2=AP_IDLE 3=AP_READY 4=AP_CONTINUE 7=AUTO_RESTART 9=INTERRUPT |
| s_axi_control | GIER                | 0x04   | 32    | RW     | Global Interrupt Enable Register | 0=Enable                                                                           |
| s_axi_control | IP_IER              | 0x08   | 32    | RW     | IP Interrupt Enable Register     | 0=CHAN0_INT_EN 1=CHAN1_INT_EN                                                      |
| s_axi_control | IP_ISR              | 0x0c   | 32    | RW     | IP Interrupt Status Register     | 0=CHAN0_INT_ST 1=CHAN1_INT_ST                                                      |
| s_axi_control | Ileft_w             | 0x10   | 32    | W      | Data signal of Ileft_w           |                                                                                    |
| s_axi_control | Ileft_h             | 0x18   | 32    | W      | Data signal of Ileft_h           |                                                                                    |
| s_axi_control | Ileft_data_1        | 0x20   | 32    | W      | Data signal of Ileft_data        |                                                                                    |
| s_axi_control | Ileft_data_2        | 0x24   | 32    | W      | Data signal of Ileft_data        |                                                                                    |
| s_axi_control | Iright_w            | 0x2c   | 32    | W      | Data signal of Iright_w          |                                                                                    |
| s_axi_control | Iright_h            | 0x34   | 32    | W      | Data signal of Iright_h          |                                                                                    |
| s_axi_control | Iright_data_1       | 0x3c   | 32    | W      | Data signal of Iright_data       |                                                                                    |
| s_axi_control | Iright_data_2       | 0x40   | 32    | W      | Data signal of Iright_data       |                                                                                    |
| s_axi_control | Iright_moved_w      | 0x48   | 32    | W      | Data signal of Iright_moved_w    |                                                                                    |
| s_axi_control | Iright_moved_h      | 0x50   | 32    | W      | Data signal of Iright_moved_h    |                                                                                    |
| s_axi_control | Iright_moved_data_1 | 0x58   | 32    | W      | Data signal of Iright_moved_data |                                                                                    |
| s_axi_control | Iright_moved_data_2 | 0x5c   | 32    | W      | Data signal of Iright_moved_data |                                                                                    |
| s_axi_control | win_sz              | 0x64   | 32    | W      | Data signal of win_sz            |                                                                                    |
| s_axi_control | disparity           | 0x6c   | 32    | W      | Data signal of disparity         |                                                                                    |
| s_axi_control | SAD_w               | 0x74   | 32    | W      | Data signal of SAD_w             |                                                                                    |
| s_axi_control | SAD_h               | 0x7c   | 32    | W      | Data signal of SAD_h             |                                                                                    |
| s_axi_control | SAD_data_1          | 0x84   | 32    | W      | Data signal of SAD_data          |                                                                                    |
| s_axi_control | SAD_data_2          | 0x88   | 32    | W      | Data signal of SAD_data          |                                                                                    |
| s_axi_control | integralImg_w       | 0x90   | 32    | W      | Data signal of integralImg_w     |                                                                                    |
| s_axi_control | integralImg_h       | 0x98   | 32    | W      | Data signal of integralImg_h     |                                                                                    |
| s_axi_control | integralImg_data_1  | 0xa0   | 32    | W      | Data signal of integralImg_data  |                                                                                    |
| s_axi_control | integralImg_data_2  | 0xa4   | 32    | W      | Data signal of integralImg_data  |                                                                                    |
| s_axi_control | retSAD_w            | 0xac   | 32    | W      | Data signal of retSAD_w          |                                                                                    |
| s_axi_control | retSAD_h            | 0xb4   | 32    | W      | Data signal of retSAD_h          |                                                                                    |
| s_axi_control | retSAD_data_1       | 0xbc   | 32    | W      | Data signal of retSAD_data       |                                                                                    |
| s_axi_control | retSAD_data_2       | 0xc0   | 32    | W      | Data signal of retSAD_data       |                                                                                    |
| s_axi_control | range_w             | 0xc8   | 32    | W      | Data signal of range_w           |                                                                                    |
| s_axi_control | range_h             | 0xd0   | 32    | W      | Data signal of range_h           |                                                                                    |
| s_axi_control | range_data_1        | 0xd8   | 32    | W      | Data signal of range_data        |                                                                                    |
| s_axi_control | range_data_2        | 0xdc   | 32    | W      | Data signal of range_data        |                                                                                    |
+---------------+---------------------+--------+-------+--------+----------------------------------+------------------------------------------------------------------------------------+

* TOP LEVEL CONTROL
+-----------+---------------+-----------+
| Interface | Type          | Ports     |
+-----------+---------------+-----------+
| ap_clk    | clock         | ap_clk    |
| ap_rst_n  | reset         | ap_rst_n  |
| interrupt | interrupt     | interrupt |
| ap_ctrl   | ap_ctrl_chain |           |
+-----------+---------------+-----------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+-------------------+-----------+----------+
| Argument          | Direction | Datatype |
+-------------------+-----------+----------+
| Ileft_w           | in        | int      |
| Ileft_h           | in        | int      |
| Ileft_data        | inout     | int*     |
| Iright_w          | in        | int      |
| Iright_h          | in        | int      |
| Iright_data       | inout     | int*     |
| Iright_moved_w    | in        | int      |
| Iright_moved_h    | in        | int      |
| Iright_moved_data | inout     | int*     |
| win_sz            | in        | int      |
| disparity         | in        | int      |
| SAD_w             | in        | int      |
| SAD_h             | in        | int      |
| SAD_data          | inout     | float*   |
| integralImg_w     | in        | int      |
| integralImg_h     | in        | int      |
| integralImg_data  | inout     | float*   |
| retSAD_w          | in        | int      |
| retSAD_h          | in        | int      |
| retSAD_data       | inout     | float*   |
| range_w           | in        | int      |
| range_h           | in        | int      |
| range_data        | inout     | int*     |
+-------------------+-----------+----------+

* SW-to-HW Mapping
+-------------------+---------------+-----------+----------+-----------------------------------------------+
| Argument          | HW Interface  | HW Type   | HW Usage | HW Info                                       |
+-------------------+---------------+-----------+----------+-----------------------------------------------+
| Ileft_w           | s_axi_control | register  |          | name=Ileft_w offset=0x10 range=32             |
| Ileft_h           | s_axi_control | register  |          | name=Ileft_h offset=0x18 range=32             |
| Ileft_data        | m_axi_gmem    | interface |          | channel=0                                     |
| Ileft_data        | s_axi_control | register  | offset   | name=Ileft_data_1 offset=0x20 range=32        |
| Ileft_data        | s_axi_control | register  | offset   | name=Ileft_data_2 offset=0x24 range=32        |
| Iright_w          | s_axi_control | register  |          | name=Iright_w offset=0x2c range=32            |
| Iright_h          | s_axi_control | register  |          | name=Iright_h offset=0x34 range=32            |
| Iright_data       | m_axi_gmem    | interface |          | channel=0                                     |
| Iright_data       | s_axi_control | register  | offset   | name=Iright_data_1 offset=0x3c range=32       |
| Iright_data       | s_axi_control | register  | offset   | name=Iright_data_2 offset=0x40 range=32       |
| Iright_moved_w    | s_axi_control | register  |          | name=Iright_moved_w offset=0x48 range=32      |
| Iright_moved_h    | s_axi_control | register  |          | name=Iright_moved_h offset=0x50 range=32      |
| Iright_moved_data | m_axi_gmem    | interface |          | channel=0                                     |
| Iright_moved_data | s_axi_control | register  | offset   | name=Iright_moved_data_1 offset=0x58 range=32 |
| Iright_moved_data | s_axi_control | register  | offset   | name=Iright_moved_data_2 offset=0x5c range=32 |
| win_sz            | s_axi_control | register  |          | name=win_sz offset=0x64 range=32              |
| disparity         | s_axi_control | register  |          | name=disparity offset=0x6c range=32           |
| SAD_w             | s_axi_control | register  |          | name=SAD_w offset=0x74 range=32               |
| SAD_h             | s_axi_control | register  |          | name=SAD_h offset=0x7c range=32               |
| SAD_data          | m_axi_gmem    | interface |          | channel=0                                     |
| SAD_data          | s_axi_control | register  | offset   | name=SAD_data_1 offset=0x84 range=32          |
| SAD_data          | s_axi_control | register  | offset   | name=SAD_data_2 offset=0x88 range=32          |
| integralImg_w     | s_axi_control | register  |          | name=integralImg_w offset=0x90 range=32       |
| integralImg_h     | s_axi_control | register  |          | name=integralImg_h offset=0x98 range=32       |
| integralImg_data  | m_axi_gmem    | interface |          | channel=0                                     |
| integralImg_data  | s_axi_control | register  | offset   | name=integralImg_data_1 offset=0xa0 range=32  |
| integralImg_data  | s_axi_control | register  | offset   | name=integralImg_data_2 offset=0xa4 range=32  |
| retSAD_w          | s_axi_control | register  |          | name=retSAD_w offset=0xac range=32            |
| retSAD_h          | s_axi_control | register  |          | name=retSAD_h offset=0xb4 range=32            |
| retSAD_data       | m_axi_gmem    | interface |          | channel=0                                     |
| retSAD_data       | s_axi_control | register  | offset   | name=retSAD_data_1 offset=0xbc range=32       |
| retSAD_data       | s_axi_control | register  | offset   | name=retSAD_data_2 offset=0xc0 range=32       |
| range_w           | s_axi_control | register  |          | name=range_w offset=0xc8 range=32             |
| range_h           | s_axi_control | register  |          | name=range_h offset=0xd0 range=32             |
| range_data        | m_axi_gmem    | interface |          | channel=0                                     |
| range_data        | s_axi_control | register  | offset   | name=range_data_1 offset=0xd8 range=32        |
| range_data        | s_axi_control | register  | offset   | name=range_data_2 offset=0xdc range=32        |
+-------------------+---------------+-----------+----------+-----------------------------------------------+


================================================================
== M_AXI Burst Information
================================================================
 Note: All burst requests might be further partitioned into multiple requests during RTL generation based on max_read_burst_length or max_write_burst_length settings.

* All M_AXI Variable Accesses
+--------------+-------------------+------------------+-----------+--------------+----------+------------------+------------------+------------+--------------------------------------------------------------------------------------+
| HW Interface | Variable          | Access Location  | Direction | Burst Status | Length   | Loop             | Loop Location    | Resolution | Problem                                                                              |
+--------------+-------------------+------------------+-----------+--------------+----------+------------------+------------------+------------+--------------------------------------------------------------------------------------+
| m_axi_gmem   | Iright_moved_data | cluster.c:47:68  | write     | Widen Fail   |          | VITIS_LOOP_44_4  | cluster.c:44:19  | 214-307    | Could not widen since type i32 size is greater than or equal to alignment 4(bytes)   |
| m_axi_gmem   | Iright_moved_data | cluster.c:47:68  | write     | Fail         |          | VITIS_LOOP_41_3  | cluster.c:41:26  | 214-230    | Stride is incompatible                                                               |
| m_axi_gmem   | Iright_moved_data | cluster.c:47:68  | write     | Inferred     | variable | VITIS_LOOP_44_4  | cluster.c:44:19  |            |                                                                                      |
| m_axi_gmem   | Iright_data       | cluster.c:48:21  | read      | Widen Fail   |          | VITIS_LOOP_44_4  | cluster.c:44:19  | 214-307    | Could not widen since type i32 size is greater than or equal to alignment 4(bytes)   |
| m_axi_gmem   | Iright_data       | cluster.c:48:21  | read      | Fail         |          | VITIS_LOOP_41_3  | cluster.c:41:26  | 214-230    | Stride is incompatible                                                               |
| m_axi_gmem   | Iright_data       | cluster.c:48:21  | read      | Inferred     | variable | VITIS_LOOP_44_4  | cluster.c:44:19  |            |                                                                                      |
| m_axi_gmem   | Ileft_data        | cluster.c:74:9   | read      | Widen Fail   |          | VITIS_LOOP_71_2  | cluster.c:71:19  | 214-235    | Start index of the access is unaligned                                               |
| m_axi_gmem   | Ileft_data        | cluster.c:74:9   | read      | Widen Fail   |          | VITIS_LOOP_71_2  | cluster.c:71:19  | 214-234    | Sequential access length is not divisible by 2                                       |
| m_axi_gmem   | Ileft_data        | cluster.c:74:9   | read      | Inferred     | variable | VITIS_LOOP_68_1  | cluster.c:68:22  |            |                                                                                      |
| m_axi_gmem   | Iright_moved_data | cluster.c:75:20  | read      | Widen Fail   |          | VITIS_LOOP_71_2  | cluster.c:71:19  | 214-307    | Could not widen since type i32 size is greater than or equal to alignment 4(bytes)   |
| m_axi_gmem   | Iright_moved_data | cluster.c:75:20  | read      | Fail         |          | VITIS_LOOP_68_1  | cluster.c:68:22  | 214-230    | Stride is incompatible                                                               |
| m_axi_gmem   | Iright_moved_data | cluster.c:75:20  | read      | Inferred     | variable | VITIS_LOOP_71_2  | cluster.c:71:19  |            |                                                                                      |
| m_axi_gmem   | SAD_data          | cluster.c:76:43  | write     | Widen Fail   |          | VITIS_LOOP_71_2  | cluster.c:71:19  | 214-307    | Could not widen since type float size is greater than or equal to alignment 4(bytes) |
| m_axi_gmem   | SAD_data          | cluster.c:76:43  | write     | Fail         |          | VITIS_LOOP_68_1  | cluster.c:68:22  | 214-230    | Stride is incompatible                                                               |
| m_axi_gmem   | SAD_data          | cluster.c:76:43  | write     | Inferred     | variable | VITIS_LOOP_71_2  | cluster.c:71:19  |            |                                                                                      |
| m_axi_gmem   | integralImg_data  | cluster.c:95:48  | write     | Widen Fail   |          | VITIS_LOOP_92_1  | cluster.c:92:22  | 214-234    | Sequential access length is not divisible by 2                                       |
| m_axi_gmem   | integralImg_data  | cluster.c:95:48  | write     | Inferred     | variable | VITIS_LOOP_92_1  | cluster.c:92:22  |            |                                                                                      |
| m_axi_gmem   | SAD_data          | cluster.c:96:13  | read      | Widen Fail   |          | VITIS_LOOP_92_1  | cluster.c:92:22  | 214-234    | Sequential access length is not divisible by 2                                       |
| m_axi_gmem   | SAD_data          | cluster.c:96:13  | read      | Inferred     | variable | VITIS_LOOP_92_1  | cluster.c:92:22  |            |                                                                                      |
| m_axi_gmem   | integralImg_data  | cluster.c:104:48 | write     | Fail         |          |                  |                  | 214-231    | Access is clobbered by load                                                          |
| m_axi_gmem   | integralImg_data  | cluster.c:105:17 | read      | Fail         |          |                  |                  | 214-231    | Access is clobbered by store                                                         |
| m_axi_gmem   | SAD_data          | cluster.c:106:17 | read      | Widen Fail   |          | VITIS_LOOP_101_3 | cluster.c:101:20 | 214-307    | Could not widen since type float size is greater than or equal to alignment 4(bytes) |
| m_axi_gmem   | SAD_data          | cluster.c:106:17 | read      | Inferred     | variable | VITIS_LOOP_98_2  | cluster.c:98:22  |            |                                                                                      |
| m_axi_gmem   | integralImg_data  | cluster.c:115:48 | write     | Fail         |          |                  |                  | 214-231    | Access is clobbered by load                                                          |
| m_axi_gmem   | integralImg_data  | cluster.c:117:17 | read      | Fail         |          |                  |                  | 214-231    | Access is clobbered by store                                                         |
| m_axi_gmem   | retSAD_data       | cluster.c:143:38 | write     | Fail         |          | VITIS_LOOP_140_2 | cluster.c:140:20 | 214-230    | Stride is incompatible                                                               |
| m_axi_gmem   | integralImg_data  | cluster.c:144:17 | read      | Fail         |          | VITIS_LOOP_140_2 | cluster.c:140:20 | 214-230    | Stride is incompatible                                                               |
| m_axi_gmem   | integralImg_data  | cluster.c:145:17 | read      | Fail         |          | VITIS_LOOP_140_2 | cluster.c:140:20 | 214-230    | Stride is incompatible                                                               |
| m_axi_gmem   | integralImg_data  | cluster.c:146:17 | read      | Fail         |          | VITIS_LOOP_140_2 | cluster.c:140:20 | 214-230    | Stride is incompatible                                                               |
| m_axi_gmem   | integralImg_data  | cluster.c:147:17 | read      | Fail         |          | VITIS_LOOP_140_2 | cluster.c:140:20 | 214-230    | Stride is incompatible                                                               |
| m_axi_gmem   | range_data        | cluster.c:159:39 | write     | Widened      | 1        |                  |                  |            |                                                                                      |
| m_axi_gmem   | range_data        | cluster.c:159:39 | write     | Inferred     | 2        |                  |                  |            |                                                                                      |
| m_axi_gmem   | range_data        | cluster.c:160:39 | write     | Widened      | 1        |                  |                  |            |                                                                                      |
| m_axi_gmem   | range_data        | cluster.c:160:39 | write     | Inferred     | 2        |                  |                  |            |                                                                                      |
| m_axi_gmem   | Iright_moved_data | cluster.c:166:26 | write     | Inferred     | variable | VITIS_LOOP_163_1 | cluster.c:163:23 |            |                                                                                      |
+--------------+-------------------+------------------+-----------+--------------+----------+------------------+------------------+------------+--------------------------------------------------------------------------------------+

    * Resolution URL: docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.1%20English&url=ug1448-hls-guidance&resourceid=XXX-YYY.html (replace XXX-YYY with column value)

================================================================
== Bind Op Report
================================================================
+-------------------------------------------------------+-----+--------+----------------------------+---------+-----------+---------+
| Name                                                  | DSP | Pragma | Variable                   | Op      | Impl      | Latency |
+-------------------------------------------------------+-----+--------+----------------------------+---------+-----------+---------+
| + cluster                                             | 40  |        |                            |         |           |         |
|   faddfsub_32ns_32ns_32_6_full_dsp_1_U66              |     |        | integralImg_data_read      | adapter | s_axilite | 0       |
|   faddfsub_32ns_32ns_32_6_full_dsp_1_U66              |     |        | SAD_w_read                 | adapter | s_axilite | 0       |
|   mul_32s_32s_32_1_1_U65                              | 3   |        | mul5_i                     | mul     | auto      | 0       |
|   sub20_i_fu_498_p2                                   |     |        | sub20_i                    | sub     | fabric    | 0       |
|   mul_32ns_32ns_64_1_1_U64                            | 4   |        | mul_ln10                   | mul     | auto      | 0       |
|   mul_32ns_32ns_64_1_1_U64                            | 4   |        | mul_ln41                   | mul     | auto      | 0       |
|   icmp_fu_532_p2                                      |     |        | icmp                       | setgt   | auto      | 0       |
|   add_ln98_fu_538_p2                                  |     |        | add_ln98                   | add     | fabric    | 0       |
|   select_ln98_fu_544_p3                               |     |        | select_ln98                | select  | auto_sel  | 0       |
|   mul_32ns_32ns_64_1_1_U64                            | 4   |        | bound139                   | mul     | auto      | 0       |
|   add_ln109_1_fu_578_p2                               |     |        | add_ln109_1                | add     | fabric    | 0       |
|   icmp_ln109_fu_587_p2                                |     |        | icmp_ln109                 | setlt   | auto      | 0       |
|   add_ln109_fu_592_p2                                 |     |        | add_ln109                  | add     | fabric    | 0       |
|   empty_fu_606_p2                                     |     |        | empty                      | add     | fabric    | 0       |
|   empty_64_fu_674_p2                                  |     |        | empty_64                   | lshr    | auto_pipe | 0       |
|   sub_i22_fu_635_p2                                   |     |        | sub_i22                    | sub     | fabric    | 0       |
|   sub2_i_fu_639_p2                                    |     |        | sub2_i                     | sub     | fabric    | 0       |
|   mul_32ns_32ns_64_1_1_U64                            | 4   |        | bound149                   | mul     | auto      | 0       |
|  + cluster_Pipeline_VITIS_LOOP_163_1                  | 0   |        |                            |         |           |         |
|    icmp_ln163_fu_112_p2                               |     |        | icmp_ln163                 | setlt   | auto      | 0       |
|    add_ln163_fu_118_p2                                |     |        | add_ln163                  | add     | fabric    | 0       |
|    add_ln166_fu_136_p2                                |     |        | add_ln166                  | add     | fabric    | 0       |
|    shl_ln166_fu_164_p2                                |     |        | shl_ln166                  | shl     | auto_pipe | 0       |
|  + cluster_Pipeline_VITIS_LOOP_41_3_VITIS_LOOP_44_4   | 8   |        |                            |         |           |         |
|    icmp_ln44_fu_214_p2                                |     |        | icmp_ln44                  | setlt   | auto      | 0       |
|    icmp_ln41_fu_219_p2                                |     |        | icmp_ln41                  | seteq   | auto      | 0       |
|    add_ln41_fu_224_p2                                 |     |        | add_ln41                   | add     | fabric    | 0       |
|    select_ln41_fu_233_p3                              |     |        | select_ln41                | select  | auto_sel  | 0       |
|    add_ln41_1_fu_241_p2                               |     |        | add_ln41_1                 | add     | fabric    | 0       |
|    select_ln41_1_fu_247_p3                            |     |        | select_ln41_1              | select  | auto_sel  | 0       |
|    mul_31ns_32s_62_1_1_U4                             | 4   |        | empty                      | mul     | auto      | 0       |
|    empty_54_fu_281_p2                                 |     |        | empty_54                   | add     | fabric    | 0       |
|    mul_31ns_32s_62_1_1_U5                             | 4   |        | empty_55                   | mul     | auto      | 0       |
|    lshr_ln48_fu_382_p2                                |     |        | lshr_ln48                  | lshr    | auto_pipe | 0       |
|    shl_ln47_fu_398_p2                                 |     |        | shl_ln47                   | shl     | auto_pipe | 0       |
|    shl_ln47_2_fu_415_p2                               |     |        | shl_ln47_2                 | shl     | auto_pipe | 0       |
|    add_ln44_fu_255_p2                                 |     |        | add_ln44                   | add     | fabric    | 0       |
|  + cluster_Pipeline_VITIS_LOOP_68_1_VITIS_LOOP_71_2   | 11  |        |                            |         |           |         |
|    icmp_ln71_fu_241_p2                                |     |        | icmp_ln71                  | setlt   | auto      | 0       |
|    icmp_ln68_fu_246_p2                                |     |        | icmp_ln68                  | seteq   | auto      | 0       |
|    add_ln68_fu_251_p2                                 |     |        | add_ln68                   | add     | fabric    | 0       |
|    select_ln68_fu_260_p3                              |     |        | select_ln68                | select  | auto_sel  | 0       |
|    add_ln68_1_fu_268_p2                               |     |        | add_ln68_1                 | add     | fabric    | 0       |
|    select_ln68_1_fu_274_p3                            |     |        | select_ln68_1              | select  | auto_sel  | 0       |
|    mul_31ns_32s_62_1_1_U16                            | 4   |        | empty                      | mul     | auto      | 0       |
|    mul_31ns_32s_62_1_1_U16                            | 4   |        | empty_50                   | mul     | auto      | 0       |
|    mul_31ns_32s_62_1_1_U17                            | 4   |        | empty_51                   | mul     | auto      | 0       |
|    lshr_ln74_fu_414_p2                                |     |        | lshr_ln74                  | lshr    | auto_pipe | 0       |
|    lshr_ln75_fu_434_p2                                |     |        | lshr_ln75                  | lshr    | auto_pipe | 0       |
|    diff_fu_443_p2                                     |     |        | diff                       | sub     | fabric    | 0       |
|    mul_32s_32s_32_1_1_U18                             | 3   |        | mul_ln76                   | mul     | auto      | 0       |
|    sitofp_32ns_32_5_no_dsp_1_U15                      |     |        | conv_i                     | sitofp  | auto      | 4       |
|    shl_ln76_fu_491_p2                                 |     |        | shl_ln76                   | shl     | auto_pipe | 0       |
|    shl_ln76_2_fu_508_p2                               |     |        | shl_ln76_2                 | shl     | auto_pipe | 0       |
|    add_ln71_fu_282_p2                                 |     |        | add_ln71                   | add     | fabric    | 0       |
|  + cluster_Pipeline_VITIS_LOOP_92_1                   | 0   |        |                            |         |           |         |
|    icmp_ln92_fu_137_p2                                |     |        | icmp_ln92                  | setlt   | auto      | 0       |
|    add_ln92_fu_143_p2                                 |     |        | add_ln92                   | add     | fabric    | 0       |
|    add_ln96_fu_161_p2                                 |     |        | add_ln96                   | add     | fabric    | 0       |
|    lshr_ln96_fu_227_p2                                |     |        | lshr_ln96                  | lshr    | auto_pipe | 0       |
|    add_ln95_fu_181_p2                                 |     |        | add_ln95                   | add     | fabric    | 0       |
|    shl_ln95_fu_243_p2                                 |     |        | shl_ln95                   | shl     | auto_pipe | 0       |
|    shl_ln95_2_fu_260_p2                               |     |        | shl_ln95_2                 | shl     | auto_pipe | 0       |
|  + cluster_Pipeline_VITIS_LOOP_98_2_VITIS_LOOP_101_3  | 4   |        |                            |         |           |         |
|    icmp_ln101_fu_263_p2                               |     |        | icmp_ln101                 | setlt   | auto      | 0       |
|    icmp_ln98_fu_268_p2                                |     |        | icmp_ln98                  | seteq   | auto      | 0       |
|    add_ln98_fu_273_p2                                 |     |        | add_ln98                   | add     | fabric    | 0       |
|    select_ln98_fu_282_p3                              |     |        | select_ln98                | select  | auto_sel  | 0       |
|    add_ln98_1_fu_359_p2                               |     |        | add_ln98_1                 | add     | fabric    | 0       |
|    select_ln98_1_fu_365_p3                            |     |        | select_ln98_1              | select  | auto_sel  | 0       |
|    add_ln98_2_fu_290_p2                               |     |        | add_ln98_2                 | add     | fabric    | 0       |
|    select_ln98_2_fu_296_p3                            |     |        | select_ln98_2              | select  | auto_sel  | 0       |
|    mul_31ns_32s_62_1_1_U35                            | 4   |        | empty                      | mul     | auto      | 0       |
|    empty_43_fu_372_p2                                 |     |        | empty_43                   | add     | fabric    | 0       |
|    mul_31ns_32s_62_1_1_U35                            | 4   |        | empty_44                   | mul     | auto      | 0       |
|    mul_31ns_32s_62_1_1_U35                            | 4   |        | empty_45                   | mul     | auto      | 0       |
|    add_ln105_fu_402_p2                                |     |        | add_ln105                  | add     | fabric    | 0       |
|    add_ln105_1_fu_415_p2                              |     |        | add_ln105_1                | add     | fabric    | 0       |
|    lshr_ln105_fu_534_p2                               |     |        | lshr_ln105                 | lshr    | auto_pipe | 0       |
|    tmp3_fu_308_p2                                     |     |        | tmp3                       | add     | fabric    | 0       |
|    lshr_ln106_fu_554_p2                               |     |        | lshr_ln106                 | lshr    | auto_pipe | 0       |
|    add_ln104_fu_472_p2                                |     |        | add_ln104                  | add     | fabric    | 0       |
|    add_ln104_1_fu_494_p2                              |     |        | add_ln104_1                | add     | fabric    | 0       |
|    shl_ln104_fu_507_p2                                |     |        | shl_ln104                  | shl     | auto_pipe | 0       |
|    shl_ln104_1_fu_589_p2                              |     |        | shl_ln104_1                | shl     | auto_pipe | 0       |
|    add_ln101_fu_335_p2                                |     |        | add_ln101                  | add     | fabric    | 0       |
|  + cluster_Pipeline_VITIS_LOOP_112_5                  | 0   |        |                            |         |           |         |
|    icmp_ln112_fu_154_p2                               |     |        | icmp_ln112                 | setlt   | auto      | 0       |
|    add_ln117_fu_164_p2                                |     |        | add_ln117                  | add     | fabric    | 0       |
|    add_ln117_1_fu_178_p2                              |     |        | add_ln117_1                | add     | fabric    | 0       |
|    lshr_ln117_fu_229_p2                               |     |        | lshr_ln117                 | lshr    | auto_pipe | 0       |
|    shl_ln115_fu_202_p2                                |     |        | shl_ln115                  | shl     | auto_pipe | 0       |
|    shl_ln115_1_fu_253_p2                              |     |        | shl_ln115_1                | shl     | auto_pipe | 0       |
|    add_ln112_fu_262_p2                                |     |        | add_ln112                  | add     | fabric    | 0       |
|  + cluster_Pipeline_VITIS_LOOP_137_1_VITIS_LOOP_140_2 | 8   |        |                            |         |           |         |
|    icmp_ln140_fu_254_p2                               |     |        | icmp_ln140                 | setlt   | auto      | 0       |
|    icmp_ln137_fu_259_p2                               |     |        | icmp_ln137                 | seteq   | auto      | 0       |
|    add_ln137_fu_264_p2                                |     |        | add_ln137                  | add     | fabric    | 0       |
|    select_ln137_fu_275_p3                             |     |        | select_ln137               | select  | auto_sel  | 0       |
|    indvars_iv_next16_i24_mid1_fu_376_p2               |     |        | indvars_iv_next16_i24_mid1 | add     | fabric    | 0       |
|    indvars_iv_next16_i24162_fu_298_p2                 |     |        | indvars_iv_next16_i24162   | add     | fabric    | 0       |
|    select_ln137_1_fu_381_p3                           |     |        | select_ln137_1             | select  | auto_sel  | 0       |
|    select_ln137_2_fu_304_p3                           |     |        | select_ln137_2             | select  | auto_sel  | 0       |
|    empty_fu_315_p2                                    |     |        | empty                      | add     | fabric    | 0       |
|    add_ln144_fu_285_p2                                |     |        | add_ln144                  | add     | fabric    | 0       |
|    mul_33s_32s_62_1_1_U54                             | 4   |        | mul_ln144                  | mul     | auto      | 0       |
|    add_ln144_1_fu_324_p2                              |     |        | add_ln144_1                | add     | fabric    | 0       |
|    add_ln144_2_fu_337_p2                              |     |        | add_ln144_2                | add     | fabric    | 0       |
|    lshr_ln144_fu_536_p2                               |     |        | lshr_ln144                 | lshr    | auto_pipe | 0       |
|    add_ln145_fu_356_p2                                |     |        | add_ln145                  | add     | fabric    | 0       |
|    mul_31ns_32s_62_1_1_U53                            | 4   |        | mul_ln145                  | mul     | auto      | 0       |
|    add_ln145_1_fu_401_p2                              |     |        | add_ln145_1                | add     | fabric    | 0       |
|    add_ln145_2_fu_414_p2                              |     |        | add_ln145_2                | add     | fabric    | 0       |
|    lshr_ln145_fu_556_p2                               |     |        | lshr_ln145                 | lshr    | auto_pipe | 0       |
|    add_ln146_fu_433_p2                                |     |        | add_ln146                  | add     | fabric    | 0       |
|    add_ln146_1_fu_486_p2                              |     |        | add_ln146_1                | add     | fabric    | 0       |
|    lshr_ln146_fu_584_p2                               |     |        | lshr_ln146                 | lshr    | auto_pipe | 0       |
|    add_ln147_fu_437_p2                                |     |        | add_ln147                  | add     | fabric    | 0       |
|    add_ln147_1_fu_450_p2                              |     |        | add_ln147_1                | add     | fabric    | 0       |
|    lshr_ln147_fu_604_p2                               |     |        | lshr_ln147                 | lshr    | auto_pipe | 0       |
|    mul_31ns_32s_62_1_1_U53                            | 4   |        | mul_ln143                  | mul     | auto      | 0       |
|    add_ln143_fu_628_p2                                |     |        | add_ln143                  | add     | fabric    | 0       |
|    add_ln143_1_fu_641_p2                              |     |        | add_ln143_1                | add     | fabric    | 0       |
|    shl_ln143_fu_654_p2                                |     |        | shl_ln143                  | shl     | auto_pipe | 0       |
|    shl_ln143_1_fu_688_p2                              |     |        | shl_ln143_1                | shl     | auto_pipe | 0       |
+-------------------------------------------------------+-----+--------+----------------------------+---------+-----------+---------+


================================================================
== Storage Report
================================================================
+-------------------+-----------+-----------+------+------+--------+----------+------+---------+------------------+
| Name              | Usage     | Type      | BRAM | URAM | Pragma | Variable | Impl | Latency | Bitwidth, Depth, |
|                   |           |           |      |      |        |          |      |         | Banks            |
+-------------------+-----------+-----------+------+------+--------+----------+------+---------+------------------+
| + cluster         |           |           | 8    | 0    |        |          |      |         |                  |
|   control_s_axi_U | interface | s_axilite |      |      |        |          |      |         |                  |
|   gmem_m_axi_U    | interface | m_axi     | 8    |      |        |          |      |         |                  |
+-------------------+-----------+-----------+------+------+--------+----------+------+---------+------------------+


================================================================
== Pragma Report
================================================================
* Valid Pragma Syntax
+----------------+---------------------------+------------------------------------+
| Type           | Options                   | Location                           |
+----------------+---------------------------+------------------------------------+
| loop_tripcount | min = 488 max = 488       | cluster.c:30 in padarray4          |
| loop_tripcount | min = 595 max = 595       | cluster.c:33 in padarray4          |
| loop_tripcount | min = 488 max = 488       | cluster.c:43 in padarray4          |
| loop_tripcount | min = 595 max = 595       | cluster.c:46 in padarray4          |
| loop_tripcount | min = 488 max = 488       | cluster.c:70 in computesad         |
| loop_tripcount | min = 595 max = 595       | cluster.c:73 in computesad         |
| loop_tripcount | min = 595 max = 595       | cluster.c:94 in integralimage2d2d  |
| loop_tripcount | min = 488 max = 488       | cluster.c:100 in integralimage2d2d |
| loop_tripcount | min = 595 max = 595       | cluster.c:103 in integralimage2d2d |
| loop_tripcount | min = 488 max = 488       | cluster.c:111 in integralimage2d2d |
| loop_tripcount | min = 595 max = 595       | cluster.c:114 in integralimage2d2d |
| loop_tripcount | min = 587 max = 587       | cluster.c:139 in finalsad          |
| loop_tripcount | min = 480 max = 480       | cluster.c:142 in finalsad          |
| loop_tripcount | min = 290360 max = 290360 | cluster.c:165 in outlined_fun_18   |
+----------------+---------------------------+------------------------------------+


