============================================================
   Tang Dynasty, V5.6.71036
      Copyright (c) 2012-2023 Anlogic Inc.
   Executable = D:/eg4s20/TD 5.6.2/bin/td.exe
   Built at =   20:34:38 Mar 21 2023
   Run by =     W1030
   Run Date =   Sat May 11 18:06:03 2024

   Run on =     LMZS
============================================================
RUN-1002 : start command "open_project m0soc.prj"
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file ../../../rtl/al_ip/SDRAM.v
HDL-1007 : analyze verilog file ../../../rtl/al_ip/clk_gen.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../../rtl/al_ip/clk_gen.v(93)
HDL-1007 : analyze verilog file ../../../rtl/al_ip/fifo_data.v
HDL-1007 : analyze verilog file ../../al_ip/sd2isp_fifo.v
HDL-1007 : analyze verilog file ../../al_ip/fifo_buf.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/AHBISPSYS.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/conv_mask4.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/conv_mask5.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/conv_mask6.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/demosaic.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/gamma.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/gamma_rom.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/slidingWindow_5X5.v
HDL-1007 : analyze verilog file ../../../rtl/AHBlite_Block_RAM.v
HDL-1007 : analyze verilog file ../../../rtl/Block_RAM.v
HDL-1007 : analyze verilog file ../../../rtl/CortexM0_SoC.v
HDL-1007 : undeclared symbol 'row', assumed default net type 'wire' in ../../../rtl/CortexM0_SoC.v(108)
HDL-1007 : undeclared symbol 'isp_din', assumed default net type 'wire' in ../../../rtl/CortexM0_SoC.v(458)
HDL-1007 : undeclared symbol 'isp_fifo_rd', assumed default net type 'wire' in ../../../rtl/CortexM0_SoC.v(459)
HDL-1007 : undeclared symbol 'fifo_num', assumed default net type 'wire' in ../../../rtl/CortexM0_SoC.v(480)
HDL-1007 : analyze verilog file ../../../rtl/ahb/AHBlite_Decoder.v
HDL-1007 : analyze verilog file ../../../rtl/ahb/AHBlite_Interconnect.v
HDL-1007 : analyze verilog file ../../../rtl/ahb/AHBlite_SlaveMUX.v
HDL-1007 : analyze verilog file ../../../rtl/apb/cmsdk_ahb_to_apb.v
HDL-1007 : analyze verilog file ../../../rtl/apb/cmsdk_apb_slave_mux.v
HDL-1007 : analyze verilog file ../../../rtl/apb_gpio/apb_sdcard.v
HDL-1007 : analyze verilog file ../../../rtl/apb_sdcard/apb_sdcard.v
HDL-1007 : analyze verilog file ../../../rtl/apb_sdcard/sd_reader.v
HDL-5007 WARNING: redeclaration of ANSI port 'done' is not allowed in ../../../rtl/apb_sdcard/sd_reader.v(66)
HDL-5007 WARNING: identifier 'bcnt' is used before its declaration in ../../../rtl/apb_sdcard/sd_reader.v(156)
HDL-1007 : analyze verilog file ../../../rtl/apb_sdcard/sdcmd_ctrl.v
HDL-1007 : analyze verilog file ../../../rtl/apb_vga/apb_sdcard.v
HDL-1007 : analyze verilog file ../../../rtl/apb_vga/vga_ctrl.v
HDL-1007 : analyze verilog file ../../../rtl/cortexm0ds_logic.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/ctrl/sdram_a_ref.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/ctrl/sdram_arbit.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/ctrl/sdram_ctrl.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/ctrl/sdram_init.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/ctrl/sdram_read.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/ctrl/sdram_write.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/fifo_ctrl.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/sdram_top.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/bypass.v
RUN-1001 : Project manager successfully analyzed 37 source files.
RUN-1002 : start command "import_device eagle_s20.db -package EG4S20BG256"
ARC-1001 : Device Initialization.
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :            OPTION            |          IO          |   SETTING   
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :   cso_b/cclk/mosi/miso/dout  |  T3/R11/T10/P10/S11  |    gpio    
ARC-1001 :             done             |         P13          |    gpio    
ARC-1001 :           program_b          |          T2          |  dedicate  
ARC-1001 :        tdi/tms/tck/tdo       |   C12/A15/C14/E14    |  dedicate  
ARC-1001 : ------------------------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
RUN-1002 : start command "import_db ../syn_1/m0soc_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
RUN-1003 : finish command "import_db ../syn_1/m0soc_gate.db" in  1.426303s wall, 0.984375s user + 0.156250s system = 1.140625s CPU (80.0%)

RUN-1004 : used memory is 265 MB, reserved memory is 240 MB, peak memory is 270 MB
RUN-1002 : start command "read_sdc ../../m0soc.sdc"
RUN-1002 : start command "get_ports clk"
RUN-1002 : start command "create_clock -name clk -period 41.6 -waveform 20.8 41.6  -add"
RUN-1102 : create_clock: clock name: clk, type: 0, period: 41600, rise: 20800, fall: 0.
RUN-1002 : start command "derive_pll_clocks"
USR-1002 : Gen clock cmd:  create_generated_clock -name {clk_gen_inst/pll_inst.clkc[0]} -source [get_ports {clk}] -master_clock {clk} -multiply_by 1.0417 [get_pins {clk_gen_inst/pll_inst.clkc[0]}]
RUN-1002 : start command "get_ports clk"
RUN-1002 : start command "get_pins clk_gen_inst/pll_inst.clkc[0]"
RUN-1002 : start command "create_generated_clock -name clk_gen_inst/pll_inst.clkc[0] -source  -master_clock clk -multiply_by 1.0417 "
USR-1002 : Gen clock cmd:  create_generated_clock -name {clk_gen_inst/pll_inst.clkc[1]} -source [get_ports {clk}] -master_clock {clk} -multiply_by 6.2500 [get_pins {clk_gen_inst/pll_inst.clkc[1]}]
RUN-1002 : start command "get_ports clk"
RUN-1002 : start command "get_pins clk_gen_inst/pll_inst.clkc[1]"
RUN-1002 : start command "create_generated_clock -name clk_gen_inst/pll_inst.clkc[1] -source  -master_clock clk -multiply_by 6.2500 "
USR-1002 : Gen clock cmd:  create_generated_clock -name {clk_gen_inst/pll_inst.clkc[3]} -source [get_ports {clk}] -master_clock {clk} -multiply_by 6.2500 [get_pins {clk_gen_inst/pll_inst.clkc[3]}]
RUN-1002 : start command "get_ports clk"
RUN-1002 : start command "get_pins clk_gen_inst/pll_inst.clkc[3]"
RUN-1002 : start command "create_generated_clock -name clk_gen_inst/pll_inst.clkc[3] -source  -master_clock clk -multiply_by 6.2500 "
USR-1002 : Gen clock cmd:  create_generated_clock -name {clk_gen_inst/pll_inst.clkc[4]} -source [get_ports {clk}] -master_clock {clk} -multiply_by 8.3333 [get_pins {clk_gen_inst/pll_inst.clkc[4]}]
RUN-1002 : start command "get_ports clk"
RUN-1002 : start command "get_pins clk_gen_inst/pll_inst.clkc[4]"
RUN-1002 : start command "create_generated_clock -name clk_gen_inst/pll_inst.clkc[4] -source  -master_clock clk -multiply_by 8.3333 "
RUN-1002 : start command "read_sdc -ip fifo_data ../../../rtl/al_ip/fifo_data.tcl"
RUN-1002 : start command "get_ports clkw"
RUN-1002 : start command "get_nets  clkw  "
RUN-1002 : start command "get_clocks -nowarn -of nets 94270237179904"
RUN-1002 : start command "get_ports clkr"
RUN-1002 : start command "get_nets  clkr  "
RUN-1002 : start command "get_clocks -nowarn -of nets 4243427688448"
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  4.6920000000000002 -datapath_only"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 4.6920000000000002"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  4.6920000000000002 -datapath_only"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 4.6920000000000002"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "get_ports clkw"
RUN-1002 : start command "get_nets  clkw  "
RUN-1002 : start command "get_clocks -nowarn -of nets 4234837753856"
RUN-1002 : start command "get_ports clkr"
RUN-1002 : start command "get_nets  clkr  "
RUN-1002 : start command "get_clocks -nowarn -of nets 94270237179904"
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  4.6920000000000002 -datapath_only"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 4.6920000000000002"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  4.6920000000000002 -datapath_only"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 4.6920000000000002"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "read_sdc -ip sd2isp_fifo ../../al_ip/sd2isp_fifo.tcl"
RUN-1002 : start command "get_ports clkw"
RUN-1002 : start command "get_nets  clkw  "
RUN-1002 : start command "get_clocks -nowarn -of nets 83653078024192"
RUN-1002 : start command "get_ports clkr"
RUN-1002 : start command "get_nets  clkr  "
RUN-1002 : start command "get_clocks -nowarn -of nets 68624987455488"
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  6.3559999999999999 -datapath_only"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 6.3559999999999999"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  6.3559999999999999 -datapath_only"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 6.3559999999999999"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/eg4s20/TD 5.6.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Place Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :      detailed_place     |     on     |        on        |        
RUN-1001 :          effort         |   medium   |      medium      |        
RUN-1001 :         fix_hold        |    off     |       off        |        
RUN-1001 :       legalization      |    ori     |       ori        |        
RUN-1001 :      new_spreading      |     on     |        on        |        
RUN-1001 :        opt_timing       |   medium   |      medium      |        
RUN-1001 :   post_clock_route_opt  |    off     |       off        |        
RUN-1001 :       pr_strategy       |     1      |        1         |        
RUN-1001 :        relaxation       |    1.00    |       1.00       |        
RUN-1001 :         retiming        |    off     |       off        |        
RUN-1001 : --------------------------------------------------------------
PHY-3001 : Placer runs in 18 thread(s).
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model CortexM0_SoC
SYN-5055 WARNING: The kept net sd_reader/arg_b6[0] will be merged to another kept net fifo/rd_to_wr_cross_inst/primary_addr_gray_reg[9]
SYN-5055 WARNING: The kept net fifo/rd_to_wr_cross_inst/primary_addr_gray_reg[9] will be merged to another kept net fifo/rd_to_wr_cross_inst/primary_addr_gray_reg[8]
SYN-5055 WARNING: The kept net fifo/rd_to_wr_cross_inst/primary_addr_gray_reg[8] will be merged to another kept net fifo/rd_to_wr_cross_inst/primary_addr_gray_reg[7]
SYN-5055 WARNING: The kept net fifo/rd_to_wr_cross_inst/primary_addr_gray_reg[7] will be merged to another kept net fifo/rd_to_wr_cross_inst/primary_addr_gray_reg[6]
SYN-5055 WARNING: The kept net fifo/rd_to_wr_cross_inst/primary_addr_gray_reg[6] will be merged to another kept net fifo/rd_to_wr_cross_inst/primary_addr_gray_reg[5]
SYN-5055 WARNING: The kept net fifo/rd_to_wr_cross_inst/primary_addr_gray_reg[5] will be merged to another kept net fifo/rd_to_wr_cross_inst/primary_addr_gray_reg[4]
SYN-5055 WARNING: The kept net fifo/rd_to_wr_cross_inst/primary_addr_gray_reg[4] will be merged to another kept net fifo/rd_to_wr_cross_inst/primary_addr_gray_reg[3]
SYN-5055 WARNING: The kept net fifo/rd_to_wr_cross_inst/primary_addr_gray_reg[3] will be merged to another kept net fifo/rd_to_wr_cross_inst/primary_addr_gray_reg[2]
SYN-5055 WARNING: The kept net fifo/rd_to_wr_cross_inst/primary_addr_gray_reg[2] will be merged to another kept net fifo/rd_to_wr_cross_inst/primary_addr_gray_reg[1]
SYN-5055 WARNING: The kept net fifo/rd_to_wr_cross_inst/primary_addr_gray_reg[1] will be merged to another kept net fifo/rd_to_wr_cross_inst/primary_addr_gray_reg[0]
RUN-1002 : start command "phys_opt -simplify_lut"
SYN-4027 : Net fifo/clkr is clkc0 of pll clk_gen_inst/pll_inst.
SYN-4027 : Net sd_reader/clk is clkc1 of pll clk_gen_inst/pll_inst.
SYN-4027 : Net clk_148m_vga_dup_1 is clkc3 of pll clk_gen_inst/pll_inst.
SYN-4027 : Net sdram_top_inst/fifo_ctrl_inst/sys_clk is clkc4 of pll clk_gen_inst/pll_inst.
SYN-4019 : Net clk_dup_11 is refclk of pll clk_gen_inst/pll_inst.
SYN-4024 : Net "SWCLK_dup_1" drives clk pins.
SYN-4025 : Tag rtl::Net SWCLK_dup_1 as clock net
SYN-4025 : Tag rtl::Net clk_148m_vga_dup_1 as clock net
SYN-4025 : Tag rtl::Net clk_dup_11 as clock net
SYN-4025 : Tag rtl::Net fifo/clkr as clock net
SYN-4025 : Tag rtl::Net sd_reader/clk as clock net
SYN-4025 : Tag rtl::Net sdram_top_inst/fifo_ctrl_inst/sys_clk as clock net
SYN-4026 : Tagged 6 rtl::Net as clock net
PHY-1001 : Populate physical database on model CortexM0_SoC.
RUN-1001 : There are total 9492 instances
RUN-0007 : 5981 luts, 2701 seqs, 448 mslices, 231 lslices, 101 pads, 23 brams, 3 dsps
RUN-1001 : There are total 10593 nets
RUN-6004 WARNING: There are 10 nets with only 1 pin.
RUN-1001 : 6304 nets have 2 pins
RUN-1001 : 3037 nets have [3 - 5] pins
RUN-1001 : 757 nets have [6 - 10] pins
RUN-1001 : 271 nets have [11 - 20] pins
RUN-1001 : 203 nets have [21 - 99] pins
RUN-1001 : 11 nets have 100+ pins
RUN-1001 : Report Control nets information:
RUN-1001 : DFF Distribution
RUN-1001 : ----------------------------------
RUN-1001 :   CE   |  SSR  |  ASR  |  DFF Count  
RUN-1001 : ----------------------------------
RUN-1001 :   No   |  No   |  No   |     226     
RUN-1001 :   No   |  No   |  Yes  |    1153     
RUN-1001 :   No   |  Yes  |  No   |      0      
RUN-1001 :   Yes  |  No   |  No   |     771     
RUN-1001 :   Yes  |  No   |  Yes  |     551     
RUN-1001 :   Yes  |  Yes  |  No   |      0      
RUN-1001 : ----------------------------------
RUN-0007 : Control Group Statistic
RUN-0007 : ---------------------------
RUN-0007 :   #CLK  |  #CE  |  #SSR/ASR  
RUN-0007 : ---------------------------
RUN-0007 :    6    |  56   |     12     
RUN-0007 : ---------------------------
RUN-0007 : Control Set = 74
PHY-3001 : Initial placement ...
PHY-3001 : design contains 9490 instances, 5981 luts, 2701 seqs, 679 slices, 132 macros(679 instances: 448 mslices 231 lslices)
PHY-0007 : Cell area utilization is 37%
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 44899, tnet num: 10591, tinst num: 9490, tnode num: 53820, tedge num: 73399.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 10591 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 5 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 12 constraints in total.
TMR-6524 WARNING: Fails to find any valid -from targets, for constraint(s):  set_max_delay -from [ get_regs {rd_to_wr_cross_inst/primary_addr_gray_reg[*]} ] -to [ get_regs {rd_to_wr_cross_inst/sync_r1[*]} ] -datapath_only  6.3559999999999999.
TMR-6524 WARNING: Fails to find any valid -from targets, for constraint(s):  set_false_path -hold -from [ get_regs {rd_to_wr_cross_inst/primary_addr_gray_reg[*]} ] -to [ get_regs {rd_to_wr_cross_inst/sync_r1[*]} ].
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.063203s wall, 0.796875s user + 0.078125s system = 0.875000s CPU (82.3%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 2.55135e+06
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 9490.
PHY-3001 : Level 1 #clusters 1314.
PHY-3001 : End clustering;  0.108292s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (86.6%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 37%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 757505, overlap = 288.875
PHY-3002 : Step(2): len = 688936, overlap = 307.188
PHY-3002 : Step(3): len = 454774, overlap = 444.344
PHY-3002 : Step(4): len = 404134, overlap = 457.562
PHY-3002 : Step(5): len = 315905, overlap = 520.938
PHY-3002 : Step(6): len = 290734, overlap = 564.781
PHY-3002 : Step(7): len = 233068, overlap = 615.438
PHY-3002 : Step(8): len = 206632, overlap = 663.938
PHY-3002 : Step(9): len = 178152, overlap = 694.688
PHY-3002 : Step(10): len = 166025, overlap = 727.531
PHY-3002 : Step(11): len = 146715, overlap = 753.938
PHY-3002 : Step(12): len = 133959, overlap = 795.25
PHY-3002 : Step(13): len = 118892, overlap = 803.969
PHY-3002 : Step(14): len = 110060, overlap = 815.125
PHY-3002 : Step(15): len = 98428.7, overlap = 824.438
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.98794e-06
PHY-3002 : Step(16): len = 111359, overlap = 809.094
PHY-3002 : Step(17): len = 159346, overlap = 682.219
PHY-3002 : Step(18): len = 178387, overlap = 622.375
PHY-3002 : Step(19): len = 186212, overlap = 604.969
PHY-3002 : Step(20): len = 180441, overlap = 571.312
PHY-3002 : Step(21): len = 176029, overlap = 534.688
PHY-3002 : Step(22): len = 169427, overlap = 518.188
PHY-3002 : Step(23): len = 166567, overlap = 525.281
PHY-3002 : Step(24): len = 163656, overlap = 543.531
PHY-3002 : Step(25): len = 161563, overlap = 539.781
PHY-3002 : Step(26): len = 159640, overlap = 559.938
PHY-3002 : Step(27): len = 158156, overlap = 570.688
PHY-3002 : Step(28): len = 156690, overlap = 596
PHY-3002 : Step(29): len = 154467, overlap = 589.688
PHY-3002 : Step(30): len = 154043, overlap = 610.562
PHY-3002 : Step(31): len = 153307, overlap = 610.375
PHY-3002 : Step(32): len = 152312, overlap = 610.906
PHY-3002 : Step(33): len = 152012, overlap = 619.125
PHY-3002 : Step(34): len = 150914, overlap = 616.938
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 3.97589e-06
PHY-3002 : Step(35): len = 156031, overlap = 598.125
PHY-3002 : Step(36): len = 168314, overlap = 576.969
PHY-3002 : Step(37): len = 173249, overlap = 573.594
PHY-3002 : Step(38): len = 176977, overlap = 568.75
PHY-3002 : Step(39): len = 177962, overlap = 547.781
PHY-3002 : Step(40): len = 177969, overlap = 528.156
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 7.95177e-06
PHY-3002 : Step(41): len = 186104, overlap = 491.75
PHY-3002 : Step(42): len = 204212, overlap = 444.219
PHY-3002 : Step(43): len = 213405, overlap = 427.031
PHY-3002 : Step(44): len = 217692, overlap = 408.219
PHY-3002 : Step(45): len = 218646, overlap = 413.719
PHY-3002 : Step(46): len = 218366, overlap = 417.5
PHY-3002 : Step(47): len = 216951, overlap = 420.781
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 1.59035e-05
PHY-3002 : Step(48): len = 228767, overlap = 406.531
PHY-3002 : Step(49): len = 247414, overlap = 374.938
PHY-3002 : Step(50): len = 257875, overlap = 354.906
PHY-3002 : Step(51): len = 261758, overlap = 349.219
PHY-3002 : Step(52): len = 261996, overlap = 346.938
PHY-3002 : Step(53): len = 262257, overlap = 353.531
PHY-3002 : Step(54): len = 261345, overlap = 356.375
PHY-3002 : Step(55): len = 261046, overlap = 352.656
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 3.18071e-05
PHY-3002 : Step(56): len = 278358, overlap = 302.156
PHY-3002 : Step(57): len = 295467, overlap = 238.031
PHY-3002 : Step(58): len = 304136, overlap = 216.656
PHY-3002 : Step(59): len = 307310, overlap = 220.406
PHY-3002 : Step(60): len = 308243, overlap = 222.375
PHY-3002 : Step(61): len = 308339, overlap = 220.562
PHY-3002 : Step(62): len = 306184, overlap = 217.969
PHY-3002 : Step(63): len = 306292, overlap = 216.062
PHY-3002 : Step(64): len = 306863, overlap = 218.219
PHY-3002 : Step(65): len = 307283, overlap = 216.375
PHY-3002 : Step(66): len = 306229, overlap = 204.625
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 6.36142e-05
PHY-3002 : Step(67): len = 322130, overlap = 183.344
PHY-3002 : Step(68): len = 335113, overlap = 164.531
PHY-3002 : Step(69): len = 339867, overlap = 168.969
PHY-3002 : Step(70): len = 344012, overlap = 168.781
PHY-3002 : Step(71): len = 347686, overlap = 162.406
PHY-3002 : Step(72): len = 348772, overlap = 165.906
PHY-3002 : Step(73): len = 347436, overlap = 165.656
PHY-3002 : Step(74): len = 346892, overlap = 167.625
PHY-3002 : Step(75): len = 346500, overlap = 163.812
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.000127228
PHY-3002 : Step(76): len = 358337, overlap = 131.688
PHY-3002 : Step(77): len = 367847, overlap = 123
PHY-3002 : Step(78): len = 369640, overlap = 107.438
PHY-3002 : Step(79): len = 371763, overlap = 105.156
PHY-3002 : Step(80): len = 375844, overlap = 97.375
PHY-3002 : Step(81): len = 378706, overlap = 91.5312
PHY-3002 : Step(82): len = 377798, overlap = 102.156
PHY-3002 : Step(83): len = 377291, overlap = 97.9375
PHY-3002 : Step(84): len = 377349, overlap = 95.4688
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.000254457
PHY-3002 : Step(85): len = 386086, overlap = 90.4062
PHY-3002 : Step(86): len = 391417, overlap = 87.3438
PHY-3002 : Step(87): len = 392460, overlap = 81.7188
PHY-3002 : Step(88): len = 393653, overlap = 86.5
PHY-3002 : Step(89): len = 396313, overlap = 87.2812
PHY-3002 : Step(90): len = 398391, overlap = 86.5312
PHY-3002 : Step(91): len = 397820, overlap = 88
PHY-3002 : Step(92): len = 397924, overlap = 84.3438
PHY-3002 : Step(93): len = 399609, overlap = 82
PHY-3001 : :::9::: Try harder cell spreading with beta_ = 0.000508913
PHY-3002 : Step(94): len = 404519, overlap = 76.0312
PHY-3002 : Step(95): len = 410307, overlap = 72.3125
PHY-3002 : Step(96): len = 412644, overlap = 78.125
PHY-3002 : Step(97): len = 416021, overlap = 80.6562
PHY-3002 : Step(98): len = 419034, overlap = 70.4688
PHY-3002 : Step(99): len = 420084, overlap = 69.7812
PHY-3002 : Step(100): len = 418958, overlap = 77.3438
PHY-3002 : Step(101): len = 419014, overlap = 78.625
PHY-3002 : Step(102): len = 419833, overlap = 71.8125
PHY-3001 : :::10::: Try harder cell spreading with beta_ = 0.000971752
PHY-3002 : Step(103): len = 422986, overlap = 72.75
PHY-3002 : Step(104): len = 426016, overlap = 71.1875
PHY-3002 : Step(105): len = 426844, overlap = 69.25
PHY-3002 : Step(106): len = 427728, overlap = 69.8125
PHY-3002 : Step(107): len = 430415, overlap = 72.5938
PHY-3002 : Step(108): len = 434032, overlap = 71.9688
PHY-3002 : Step(109): len = 435063, overlap = 69.6562
PHY-3002 : Step(110): len = 435906, overlap = 74.5312
PHY-3002 : Step(111): len = 436816, overlap = 69
PHY-3002 : Step(112): len = 438065, overlap = 55.25
PHY-3002 : Step(113): len = 438344, overlap = 57
PHY-3002 : Step(114): len = 438784, overlap = 54.5625
PHY-3002 : Step(115): len = 440509, overlap = 52.4375
PHY-3002 : Step(116): len = 442973, overlap = 53.3438
PHY-3002 : Step(117): len = 443394, overlap = 53.6562
PHY-3002 : Step(118): len = 443429, overlap = 53.2812
PHY-3002 : Step(119): len = 444712, overlap = 50.8438
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.019264s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 44%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
RUN-1001 : Building simple global routing graph ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 0/10593.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 590704, over cnt = 1231(3%), over = 6847, worst = 27
PHY-1001 : End global iterations;  0.323784s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (29.0%)

PHY-1001 : Congestion index: top1 = 80.80, top5 = 59.35, top10 = 49.95, top15 = 44.02.
PHY-3001 : End congestion estimation;  0.484336s wall, 0.265625s user + 0.000000s system = 0.265625s CPU (54.8%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 10591 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.392012s wall, 0.296875s user + 0.031250s system = 0.328125s CPU (83.7%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000171638
PHY-3002 : Step(120): len = 491451, overlap = 20.2812
PHY-3002 : Step(121): len = 493219, overlap = 20.5
PHY-3002 : Step(122): len = 488521, overlap = 21.3125
PHY-3002 : Step(123): len = 485686, overlap = 19.875
PHY-3002 : Step(124): len = 484096, overlap = 18.9375
PHY-3002 : Step(125): len = 485762, overlap = 16.7188
PHY-3002 : Step(126): len = 485871, overlap = 14.3125
PHY-3002 : Step(127): len = 483500, overlap = 14.4375
PHY-3002 : Step(128): len = 482422, overlap = 11.1875
PHY-3002 : Step(129): len = 480981, overlap = 9.75
PHY-3002 : Step(130): len = 479808, overlap = 10.875
PHY-3002 : Step(131): len = 476859, overlap = 12.0938
PHY-3002 : Step(132): len = 474503, overlap = 15.3125
PHY-3002 : Step(133): len = 472201, overlap = 15.8125
PHY-3002 : Step(134): len = 471006, overlap = 12.9062
PHY-3002 : Step(135): len = 469047, overlap = 12.4688
PHY-3002 : Step(136): len = 467353, overlap = 7.03125
PHY-3002 : Step(137): len = 465700, overlap = 7.65625
PHY-3002 : Step(138): len = 464339, overlap = 9.5625
PHY-3002 : Step(139): len = 462812, overlap = 13.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000343276
PHY-3002 : Step(140): len = 464768, overlap = 12.7812
PHY-3002 : Step(141): len = 469177, overlap = 12
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000681451
PHY-3002 : Step(142): len = 471233, overlap = 7.5625
PHY-3002 : Step(143): len = 480997, overlap = 7.5625
PHY-3002 : Step(144): len = 489086, overlap = 7.40625
PHY-3002 : Step(145): len = 489510, overlap = 7.03125
PHY-3002 : Step(146): len = 489043, overlap = 6.15625
PHY-3002 : Step(147): len = 488208, overlap = 3.78125
PHY-3002 : Step(148): len = 488663, overlap = 3.5
PHY-3002 : Step(149): len = 491035, overlap = 3.78125
PHY-3002 : Step(150): len = 492872, overlap = 3.84375
PHY-3002 : Step(151): len = 491656, overlap = 4.125
PHY-3002 : Step(152): len = 490346, overlap = 4.3125
PHY-3002 : Step(153): len = 488974, overlap = 4.09375
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 44%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 112/10593.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 578944, over cnt = 1622(4%), over = 6563, worst = 50
PHY-1001 : End global iterations;  0.400214s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (42.9%)

PHY-1001 : Congestion index: top1 = 68.21, top5 = 55.03, top10 = 47.15, top15 = 42.54.
PHY-3001 : End congestion estimation;  0.540158s wall, 0.281250s user + 0.015625s system = 0.296875s CPU (55.0%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 10591 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.399798s wall, 0.312500s user + 0.015625s system = 0.328125s CPU (82.1%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000147362
PHY-3002 : Step(154): len = 488672, overlap = 86.75
PHY-3002 : Step(155): len = 488652, overlap = 57.0938
PHY-3002 : Step(156): len = 485635, overlap = 54.4062
PHY-3002 : Step(157): len = 481055, overlap = 48.75
PHY-3002 : Step(158): len = 477195, overlap = 51.5938
PHY-3002 : Step(159): len = 474139, overlap = 49.3125
PHY-3002 : Step(160): len = 471400, overlap = 46.5312
PHY-3002 : Step(161): len = 469054, overlap = 43.4062
PHY-3002 : Step(162): len = 466131, overlap = 42.0938
PHY-3002 : Step(163): len = 463485, overlap = 43.4062
PHY-3002 : Step(164): len = 461107, overlap = 45.4062
PHY-3002 : Step(165): len = 458156, overlap = 45.2188
PHY-3002 : Step(166): len = 455635, overlap = 45.125
PHY-3002 : Step(167): len = 453705, overlap = 47.5312
PHY-3002 : Step(168): len = 451346, overlap = 45.6562
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000294725
PHY-3002 : Step(169): len = 452979, overlap = 45.0312
PHY-3002 : Step(170): len = 455700, overlap = 41.1875
PHY-3002 : Step(171): len = 457208, overlap = 35.4062
PHY-3002 : Step(172): len = 458937, overlap = 35.7188
PHY-3002 : Step(173): len = 461171, overlap = 34.0938
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000589449
PHY-3002 : Step(174): len = 462666, overlap = 30.7812
PHY-3002 : Step(175): len = 466530, overlap = 28.4375
PHY-3002 : Step(176): len = 470686, overlap = 24.9062
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 44899, tnet num: 10591, tinst num: 9490, tnode num: 53820, tedge num: 73399.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : Total overflow 209.12 peak overflow 3.41
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 245/10593.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 568984, over cnt = 1784(5%), over = 5949, worst = 32
PHY-1001 : End global iterations;  0.427073s wall, 0.296875s user + 0.031250s system = 0.328125s CPU (76.8%)

PHY-1001 : Congestion index: top1 = 57.82, top5 = 47.30, top10 = 42.36, top15 = 39.21.
PHY-1001 : End incremental global routing;  0.551581s wall, 0.359375s user + 0.031250s system = 0.390625s CPU (70.8%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 10591 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 5 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 12 constraints in total.
TMR-6524 WARNING: Fails to find any valid -from targets, for constraint(s):  set_max_delay -from [ get_regs {rd_to_wr_cross_inst/primary_addr_gray_reg[*]} ] -to [ get_regs {rd_to_wr_cross_inst/sync_r1[*]} ] -datapath_only  6.3559999999999999.
TMR-6524 WARNING: Fails to find any valid -from targets, for constraint(s):  set_false_path -hold -from [ get_regs {rd_to_wr_cross_inst/primary_addr_gray_reg[*]} ] -to [ get_regs {rd_to_wr_cross_inst/sync_r1[*]} ].
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.424629s wall, 0.250000s user + 0.062500s system = 0.312500s CPU (73.6%)

OPT-1001 : 5 high-fanout net processed.
PHY-3001 : Start incremental placement ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 101 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 9382 has valid locations, 45 needs to be replaced
PHY-3001 : design contains 9530 instances, 5985 luts, 2737 seqs, 679 slices, 132 macros(679 instances: 448 mslices 231 lslices)
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 474373
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 44%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 9043/10633.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 572304, over cnt = 1788(5%), over = 5974, worst = 32
PHY-1001 : End global iterations;  0.074072s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (63.3%)

PHY-1001 : Congestion index: top1 = 57.95, top5 = 47.48, top10 = 42.54, top15 = 39.37.
PHY-3001 : End congestion estimation;  0.224526s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (76.6%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 45055, tnet num: 10631, tinst num: 9530, tnode num: 54084, tedge num: 73631.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 10631 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 5 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 12 constraints in total.
TMR-6524 WARNING: Fails to find any valid -from targets, for constraint(s):  set_max_delay -from [ get_regs {rd_to_wr_cross_inst/primary_addr_gray_reg[*]} ] -to [ get_regs {rd_to_wr_cross_inst/sync_r1[*]} ] -datapath_only  6.3559999999999999.
TMR-6524 WARNING: Fails to find any valid -from targets, for constraint(s):  set_false_path -hold -from [ get_regs {rd_to_wr_cross_inst/primary_addr_gray_reg[*]} ] -to [ get_regs {rd_to_wr_cross_inst/sync_r1[*]} ].
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.154405s wall, 0.750000s user + 0.031250s system = 0.781250s CPU (67.7%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(177): len = 474144, overlap = 0
PHY-3002 : Step(178): len = 474133, overlap = 0
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 44%
PHY-3001 : Analyzing congestion ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Incremental mode ON
PHY-1001 : Reuse net number 9061/10633.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 571912, over cnt = 1787(5%), over = 5970, worst = 32
PHY-1001 : End global iterations;  0.059381s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (78.9%)

PHY-1001 : Congestion index: top1 = 57.80, top5 = 47.45, top10 = 42.52, top15 = 39.34.
PHY-3001 : End congestion estimation;  0.206985s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (83.0%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 10631 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.428463s wall, 0.328125s user + 0.031250s system = 0.359375s CPU (83.9%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000879498
PHY-3002 : Step(179): len = 474114, overlap = 25.0938
PHY-3002 : Step(180): len = 474240, overlap = 25.0312
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.001759
PHY-3002 : Step(181): len = 474204, overlap = 25.0312
PHY-3002 : Step(182): len = 474246, overlap = 25.2188
PHY-3001 : Final: Len = 474246, Over = 25.2188
PHY-3001 : End incremental placement;  2.337281s wall, 1.515625s user + 0.140625s system = 1.656250s CPU (70.9%)

OPT-1001 : Total overflow 209.44 peak overflow 3.41
OPT-1001 : End high-fanout net optimization;  3.544943s wall, 2.265625s user + 0.234375s system = 2.500000s CPU (70.5%)

OPT-1001 : Current memory(MB): used = 495, reserve = 479, peak = 503.
OPT-1001 : Start global optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 9053/10633.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 572000, over cnt = 1779(5%), over = 5881, worst = 32
PHY-1002 : len = 599472, over cnt = 1098(3%), over = 2750, worst = 30
PHY-1002 : len = 621992, over cnt = 436(1%), over = 793, worst = 8
PHY-1002 : len = 628096, over cnt = 141(0%), over = 185, worst = 8
PHY-1002 : len = 629256, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.577725s wall, 0.421875s user + 0.015625s system = 0.437500s CPU (75.7%)

PHY-1001 : Congestion index: top1 = 48.71, top5 = 42.57, top10 = 39.14, top15 = 36.91.
OPT-1001 : End congestion update;  0.718833s wall, 0.562500s user + 0.015625s system = 0.578125s CPU (80.4%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 10631 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.316365s wall, 0.234375s user + 0.000000s system = 0.234375s CPU (74.1%)

OPT-0007 : Start: WNS -3661 TNS -36581 NUM_FEPS 26
OPT-0007 : Iter 1: improved WNS -3661 TNS -36289 NUM_FEPS 21 with 13 cells processed and 350 slack improved
OPT-0007 : Iter 2: improved WNS -3661 TNS -36289 NUM_FEPS 21 with 8 cells processed and 0 slack improved
OPT-1001 : End global optimization;  1.050209s wall, 0.828125s user + 0.015625s system = 0.843750s CPU (80.3%)

OPT-1001 : Current memory(MB): used = 493, reserve = 478, peak = 503.
OPT-1001 : End physical optimization;  5.550758s wall, 3.765625s user + 0.281250s system = 4.046875s CPU (72.9%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 5985 LUT to BLE ...
SYN-4008 : Packed 5985 LUT and 1073 SEQ to BLE.
SYN-4003 : Packing 1664 remaining SEQ's ...
SYN-4005 : Packed 1216 SEQ with LUT/SLICE
SYN-4006 : 3800 single LUT's are left
SYN-4006 : 448 single SEQ's are left
SYN-4011 : Packing model "CortexM0_SoC" (AL_USER_NORMAL) with 6433/7463 primitive instances ...
PHY-3001 : End packing;  0.415576s wall, 0.359375s user + 0.000000s system = 0.359375s CPU (86.5%)

PHY-1001 : Populate physical database on model CortexM0_SoC.
RUN-1001 : There are total 4348 instances
RUN-1001 : 2108 mslices, 2109 lslices, 101 pads, 23 brams, 3 dsps
RUN-1001 : There are total 9759 nets
RUN-6004 WARNING: There are 10 nets with only 1 pin.
RUN-1001 : 5175 nets have 2 pins
RUN-1001 : 3179 nets have [3 - 5] pins
RUN-1001 : 859 nets have [6 - 10] pins
RUN-1001 : 295 nets have [11 - 20] pins
RUN-1001 : 235 nets have [21 - 99] pins
RUN-1001 : 6 nets have 100+ pins
PHY-3001 : design contains 4346 instances, 4217 slices, 132 macros(679 instances: 448 mslices 231 lslices)
PHY-3001 : Cell area utilization is 50%
PHY-3001 : After packing: Len = 492592, Over = 80
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 50%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 5070/9759.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 627184, over cnt = 1050(2%), over = 1670, worst = 9
PHY-1002 : len = 631816, over cnt = 640(1%), over = 862, worst = 8
PHY-1002 : len = 638024, over cnt = 202(0%), over = 253, worst = 5
PHY-1002 : len = 639488, over cnt = 121(0%), over = 156, worst = 5
PHY-1002 : len = 641560, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.751042s wall, 0.406250s user + 0.031250s system = 0.437500s CPU (58.3%)

PHY-1001 : Congestion index: top1 = 51.25, top5 = 43.49, top10 = 39.67, top15 = 37.21.
PHY-3001 : End congestion estimation;  0.941038s wall, 0.531250s user + 0.031250s system = 0.562500s CPU (59.8%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 42707, tnet num: 9757, tinst num: 4346, tnode num: 49867, tedge num: 72115.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 9757 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 5 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 12 constraints in total.
TMR-6524 WARNING: Fails to find any valid -from targets, for constraint(s):  set_max_delay -from [ get_regs {rd_to_wr_cross_inst/primary_addr_gray_reg[*]} ] -to [ get_regs {rd_to_wr_cross_inst/sync_r1[*]} ] -datapath_only  6.3559999999999999.
TMR-6524 WARNING: Fails to find any valid -from targets, for constraint(s):  set_false_path -hold -from [ get_regs {rd_to_wr_cross_inst/primary_addr_gray_reg[*]} ] -to [ get_regs {rd_to_wr_cross_inst/sync_r1[*]} ].
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.278156s wall, 0.687500s user + 0.046875s system = 0.734375s CPU (57.5%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 6.9429e-05
PHY-3002 : Step(183): len = 485716, overlap = 86.5
PHY-3002 : Step(184): len = 481520, overlap = 101.25
PHY-3002 : Step(185): len = 478854, overlap = 109.5
PHY-3002 : Step(186): len = 476893, overlap = 110.75
PHY-3002 : Step(187): len = 475964, overlap = 114.25
PHY-3002 : Step(188): len = 475575, overlap = 111.5
PHY-3002 : Step(189): len = 475662, overlap = 113.75
PHY-3002 : Step(190): len = 476616, overlap = 109.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000138858
PHY-3002 : Step(191): len = 481398, overlap = 98.25
PHY-3002 : Step(192): len = 485488, overlap = 93.75
PHY-3002 : Step(193): len = 487242, overlap = 91.25
PHY-3002 : Step(194): len = 488812, overlap = 91.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000277716
PHY-3002 : Step(195): len = 495713, overlap = 83.75
PHY-3002 : Step(196): len = 501067, overlap = 73.5
PHY-3002 : Step(197): len = 503051, overlap = 70.25
PHY-3002 : Step(198): len = 503872, overlap = 70.75
PHY-3002 : Step(199): len = 504472, overlap = 66.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.901267s wall, 0.078125s user + 0.468750s system = 0.546875s CPU (60.7%)

PHY-3001 : Trial Legalized: Len = 540203
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 49%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 567/9759.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 650144, over cnt = 1367(3%), over = 2337, worst = 8
PHY-1002 : len = 660056, over cnt = 777(2%), over = 1110, worst = 8
PHY-1002 : len = 668032, over cnt = 242(0%), over = 364, worst = 6
PHY-1002 : len = 671896, over cnt = 84(0%), over = 115, worst = 4
PHY-1002 : len = 673080, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.928219s wall, 0.625000s user + 0.015625s system = 0.640625s CPU (69.0%)

PHY-1001 : Congestion index: top1 = 50.28, top5 = 43.90, top10 = 40.62, top15 = 38.41.
PHY-3001 : End congestion estimation;  1.149040s wall, 0.796875s user + 0.015625s system = 0.812500s CPU (70.7%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 9757 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.417038s wall, 0.171875s user + 0.015625s system = 0.187500s CPU (45.0%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000182962
PHY-3002 : Step(200): len = 525916, overlap = 10.5
PHY-3002 : Step(201): len = 518472, overlap = 22.5
PHY-3002 : Step(202): len = 512375, overlap = 29.75
PHY-3002 : Step(203): len = 508843, overlap = 37.5
PHY-3002 : Step(204): len = 505590, overlap = 45.75
PHY-3002 : Step(205): len = 504708, overlap = 46.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000365924
PHY-3002 : Step(206): len = 510551, overlap = 39.75
PHY-3002 : Step(207): len = 513481, overlap = 38
PHY-3002 : Step(208): len = 516102, overlap = 34
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000731849
PHY-3002 : Step(209): len = 519648, overlap = 30.25
PHY-3002 : Step(210): len = 526241, overlap = 31.5
PHY-3002 : Step(211): len = 529772, overlap = 31.5
PHY-3002 : Step(212): len = 530813, overlap = 31.25
PHY-3002 : Step(213): len = 532182, overlap = 32.25
PHY-3002 : Step(214): len = 533624, overlap = 33
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.010253s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 546703, Over = 0
PHY-3001 : Spreading special nets. 24 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.027145s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : 34 instances has been re-located, deltaX = 9, deltaY = 16, maxDist = 2.
PHY-3001 : Final: Len = 547489, Over = 0
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 42707, tnet num: 9757, tinst num: 4346, tnode num: 49867, tedge num: 72115.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 1809/9759.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 665936, over cnt = 1284(3%), over = 2064, worst = 7
PHY-1002 : len = 671688, over cnt = 812(2%), over = 1208, worst = 6
PHY-1002 : len = 680232, over cnt = 308(0%), over = 437, worst = 6
PHY-1002 : len = 683144, over cnt = 112(0%), over = 170, worst = 4
PHY-1002 : len = 685136, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.918387s wall, 0.625000s user + 0.000000s system = 0.625000s CPU (68.1%)

PHY-1001 : Congestion index: top1 = 48.66, top5 = 42.31, top10 = 39.26, top15 = 37.03.
PHY-1001 : End incremental global routing;  1.110111s wall, 0.734375s user + 0.000000s system = 0.734375s CPU (66.2%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 9757 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 5 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 12 constraints in total.
TMR-6524 WARNING: Fails to find any valid -from targets, for constraint(s):  set_max_delay -from [ get_regs {rd_to_wr_cross_inst/primary_addr_gray_reg[*]} ] -to [ get_regs {rd_to_wr_cross_inst/sync_r1[*]} ] -datapath_only  6.3559999999999999.
TMR-6524 WARNING: Fails to find any valid -from targets, for constraint(s):  set_false_path -hold -from [ get_regs {rd_to_wr_cross_inst/primary_addr_gray_reg[*]} ] -to [ get_regs {rd_to_wr_cross_inst/sync_r1[*]} ].
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.398699s wall, 0.281250s user + 0.000000s system = 0.281250s CPU (70.5%)

OPT-1001 : 2 high-fanout net processed.
PHY-3001 : Start incremental placement ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 101 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 4241 has valid locations, 7 needs to be replaced
PHY-3001 : design contains 4351 instances, 4222 slices, 132 macros(679 instances: 448 mslices 231 lslices)
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 548366
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 50%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 8969/9764.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 686304, over cnt = 14(0%), over = 14, worst = 1
PHY-1002 : len = 686336, over cnt = 2(0%), over = 2, worst = 1
PHY-1002 : len = 686320, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.274663s wall, 0.156250s user + 0.015625s system = 0.171875s CPU (62.6%)

PHY-1001 : Congestion index: top1 = 48.66, top5 = 42.35, top10 = 39.30, top15 = 37.05.
PHY-3001 : End congestion estimation;  0.473984s wall, 0.281250s user + 0.078125s system = 0.359375s CPU (75.8%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 42758, tnet num: 9762, tinst num: 4351, tnode num: 49933, tedge num: 72189.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 9762 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 5 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 12 constraints in total.
TMR-6524 Similar messages will be suppressed.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.402991s wall, 0.875000s user + 0.000000s system = 0.875000s CPU (62.4%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(215): len = 548065, overlap = 0
PHY-3002 : Step(216): len = 548030, overlap = 0
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 50%
PHY-3001 : Analyzing congestion ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Incremental mode ON
PHY-1001 : Reuse net number 8963/9764.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 685960, over cnt = 18(0%), over = 22, worst = 3
PHY-1002 : len = 686104, over cnt = 5(0%), over = 5, worst = 1
PHY-1002 : len = 686136, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.251748s wall, 0.187500s user + 0.000000s system = 0.187500s CPU (74.5%)

PHY-1001 : Congestion index: top1 = 48.66, top5 = 42.35, top10 = 39.30, top15 = 37.07.
PHY-3001 : End congestion estimation;  0.450016s wall, 0.343750s user + 0.000000s system = 0.343750s CPU (76.4%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 9762 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.430752s wall, 0.265625s user + 0.000000s system = 0.265625s CPU (61.7%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 8.43674e-05
PHY-3002 : Step(217): len = 548124, overlap = 0
PHY-3002 : Step(218): len = 548124, overlap = 0
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.009059s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 548122, Over = 0
PHY-3001 : End spreading;  0.023292s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (67.1%)

PHY-3001 : Final: Len = 548122, Over = 0
PHY-3001 : End incremental placement;  3.015467s wall, 1.859375s user + 0.078125s system = 1.937500s CPU (64.3%)

OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : End high-fanout net optimization;  4.788903s wall, 3.015625s user + 0.078125s system = 3.093750s CPU (64.6%)

OPT-1001 : Current memory(MB): used = 528, reserve = 516, peak = 530.
OPT-1001 : Start path based optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 8963/9764.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 685960, over cnt = 9(0%), over = 9, worst = 1
PHY-1002 : len = 685976, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 685976, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.252652s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (24.7%)

PHY-1001 : Congestion index: top1 = 48.66, top5 = 42.33, top10 = 39.28, top15 = 37.06.
OPT-1001 : End congestion update;  0.447997s wall, 0.187500s user + 0.000000s system = 0.187500s CPU (41.9%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 9762 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.331952s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (32.9%)

OPT-0007 : Start: WNS -3527 TNS -34602 NUM_FEPS 17
OPT-0007 : Iter 1: improved WNS -3527 TNS -34602 NUM_FEPS 17 with 0 cells processed and 0 slack improved
OPT-1001 : End path based optimization;  0.817597s wall, 0.296875s user + 0.000000s system = 0.296875s CPU (36.3%)

OPT-1001 : Current memory(MB): used = 528, reserve = 516, peak = 530.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 9762 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.338569s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (23.1%)

OPT-1001 : Start pin optimization...
OPT-1001 : skip pin optimization...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 8974/9764.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 685976, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.075002s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (62.5%)

PHY-1001 : Congestion index: top1 = 48.66, top5 = 42.33, top10 = 39.28, top15 = 37.06.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 9762 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.340187s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (4.6%)

RUN-1001 : QoR Analysis:
OPT-0007 :   WNS -3527 TNS -34602 NUM_FEPS 17
RUN-1001 :   No local congestion issue, and most congested 1% tile average routing util is 48.206897
RUN-1001 :   Top critical paths
RUN-1001 :       #1 path slack -3527ps with logic level 2 and starts from PAD
RUN-1001 :       #2 path slack -3511ps with logic level 2 and starts from PAD
RUN-1001 :       #3 path slack -3505ps with logic level 2 and starts from PAD
RUN-1001 :       #4 path slack -3505ps with logic level 2 and starts from PAD
RUN-1001 :   0 HFN exist on timing critical paths out of 9764 nets
RUN-1001 :   0 long nets exist on timing critical paths out of 9764 nets
OPT-1001 : End physical optimization;  7.711797s wall, 4.031250s user + 0.078125s system = 4.109375s CPU (53.3%)

RUN-1003 : finish command "place" in  27.001721s wall, 14.421875s user + 2.140625s system = 16.562500s CPU (61.3%)

RUN-1004 : used memory is 441 MB, reserved memory is 425 MB, peak memory is 530 MB
RUN-1002 : start command "export_db m0soc_place.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1003 : finish command "export_db m0soc_place.db" in  1.088238s wall, 1.031250s user + 0.015625s system = 1.046875s CPU (96.2%)

RUN-1004 : used memory is 442 MB, reserved memory is 427 MB, peak memory is 530 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file D:/eg4s20/TD 5.6.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Route Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  |  Note  
RUN-1001 : -------------------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      |        
RUN-1001 :     fix_hold     |    off     |       off        |        
RUN-1001 :    opt_timing    |   medium   |      medium      |        
RUN-1001 :   phy_sim_model  |    off     |       off        |        
RUN-1001 :     priority     |   timing   |      timing      |        
RUN-1001 :     swap_pin     |     on     |        on        |        
RUN-1001 : -------------------------------------------------------
PHY-1001 : Route runs in 18 thread(s)
RUN-1001 : There are total 4353 instances
RUN-1001 : 2108 mslices, 2114 lslices, 101 pads, 23 brams, 3 dsps
RUN-1001 : There are total 9764 nets
RUN-6004 WARNING: There are 10 nets with only 1 pin.
RUN-1001 : 5172 nets have 2 pins
RUN-1001 : 3183 nets have [3 - 5] pins
RUN-1001 : 860 nets have [6 - 10] pins
RUN-1001 : 295 nets have [11 - 20] pins
RUN-1001 : 237 nets have [21 - 99] pins
RUN-1001 : 7 nets have 100+ pins
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 42758, tnet num: 9762, tinst num: 4351, tnode num: 49933, tedge num: 72189.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : 2108 mslices, 2114 lslices, 101 pads, 23 brams, 3 dsps
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 9762 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3001 : Initiate 5 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 12 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Start global routing, caller is route ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 657776, over cnt = 1312(3%), over = 2201, worst = 9
PHY-1002 : len = 665408, over cnt = 783(2%), over = 1199, worst = 9
PHY-1002 : len = 676536, over cnt = 156(0%), over = 216, worst = 5
PHY-1002 : len = 678784, over cnt = 20(0%), over = 24, worst = 2
PHY-1002 : len = 678872, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.788342s wall, 0.593750s user + 0.000000s system = 0.593750s CPU (75.3%)

PHY-1001 : Congestion index: top1 = 47.28, top5 = 41.81, top10 = 38.74, top15 = 36.67.
PHY-1001 : End global routing;  0.976915s wall, 0.750000s user + 0.000000s system = 0.750000s CPU (76.8%)

PHY-1001 : Start detail routing ...
PHY-1001 : Current memory(MB): used = 531, reserve = 519, peak = 535.
PHY-1001 : Detailed router is running in normal mode.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net SWCLK_dup_1 will be routed on clock mesh
PHY-1001 : net clk_dup_11 will be routed on clock mesh
PHY-1001 : net clk_148m_vga_dup_1 will be routed on clock mesh
PHY-1001 : net fifo/clkr will be routed on clock mesh
PHY-5010 WARNING: Net fifo/wr_to_rd_cross_inst/sync_r1[9] is skipped due to 0 input or output
PHY-5010 WARNING: Net fifo/wr_to_rd_cross_inst/sync_r1[8] is skipped due to 0 input or output
PHY-5010 WARNING: Net fifo/wr_to_rd_cross_inst/sync_r1[7] is skipped due to 0 input or output
PHY-5010 WARNING: Net fifo/wr_to_rd_cross_inst/sync_r1[6] is skipped due to 0 input or output
PHY-5010 WARNING: Net fifo/wr_to_rd_cross_inst/sync_r1[5] is skipped due to 0 input or output
PHY-5010 WARNING: Net fifo/wr_to_rd_cross_inst/sync_r1[4] is skipped due to 0 input or output
PHY-5010 WARNING: Net fifo/wr_to_rd_cross_inst/sync_r1[3] is skipped due to 0 input or output
PHY-5010 WARNING: Net fifo/wr_to_rd_cross_inst/sync_r1[2] is skipped due to 0 input or output
PHY-5010 WARNING: Net fifo/wr_to_rd_cross_inst/sync_r1[1] is skipped due to 0 input or output
PHY-5010 WARNING: Net fifo/wr_to_rd_cross_inst/sync_r1[0] is skipped due to 0 input or output
PHY-1001 : net sd_reader/clk will be routed on clock mesh
PHY-1001 : net sdram_top_inst/fifo_ctrl_inst/sys_clk will be routed on clock mesh
PHY-5010 Similar messages will be suppressed.
PHY-1001 : Current memory(MB): used = 785, reserve = 776, peak = 785.
PHY-1001 : End build detailed router design. 3.073947s wall, 1.859375s user + 0.187500s system = 2.046875s CPU (66.6%)

PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Clock net routing.....
PHY-1001 : Routed 0% nets.
PHY-1022 : len = 109480, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End initial clock net routed; 1.515603s wall, 0.968750s user + 0.015625s system = 0.984375s CPU (64.9%)

PHY-1001 : Current memory(MB): used = 819, reserve = 811, peak = 819.
PHY-1001 : End phase 1; 1.521134s wall, 0.968750s user + 0.015625s system = 0.984375s CPU (64.7%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Initial routing.....
PHY-1001 : Routed 39% nets.
PHY-1001 : Routed 46% nets.
PHY-1001 : Routed 56% nets.
PHY-1001 : Routed 70% nets.
PHY-1001 : Routed 93% nets.
PHY-1022 : len = 1.78315e+06, over cnt = 839(0%), over = 843, worst = 2, crit = 0
PHY-1001 : Current memory(MB): used = 824, reserve = 814, peak = 824.
PHY-1001 : End initial routed; 22.855819s wall, 10.500000s user + 0.062500s system = 10.562500s CPU (46.2%)

PHY-1001 : Update timing.....
PHY-1001 : 138/9159(1%) critical/total net(s).
RUN-1001 : ---------------------------------------
RUN-1001 :   Type   |  WNS(ns)  |  TNS(ns)   |  FEP  
RUN-1001 : ---------------------------------------
RUN-1001 :   Setup  |  -3.440   |  -102.670  |  59   
RUN-1001 :   Hold   |  -1.419   |   -2.682   |   2   
RUN-1001 : ---------------------------------------
PHY-1001 : End update timing; 1.634415s wall, 0.703125s user + 0.000000s system = 0.703125s CPU (43.0%)

PHY-1001 : Current memory(MB): used = 830, reserve = 821, peak = 830.
PHY-1001 : End phase 2; 24.490308s wall, 11.203125s user + 0.062500s system = 11.265625s CPU (46.0%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Optimize timing.....
PHY-1001 : ===== OPT Iter 1 =====
PHY-1001 : Processed 26 pins with SWNS -3.374ns STNS -100.228ns FEP 55.
PHY-1001 : End OPT Iter 1; 0.160274s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (48.7%)

PHY-1022 : len = 1.7833e+06, over cnt = 858(0%), over = 862, worst = 2, crit = 0
PHY-1001 : End optimize timing; 0.284593s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (27.5%)

PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 1.74739e+06, over cnt = 232(0%), over = 232, worst = 1, crit = 0
PHY-1001 : End DR Iter 1; 1.815446s wall, 0.843750s user + 0.000000s system = 0.843750s CPU (46.5%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1022 : len = 1.7445e+06, over cnt = 27(0%), over = 27, worst = 1, crit = 0
PHY-1001 : End DR Iter 2; 0.396208s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (27.6%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1022 : len = 1.74392e+06, over cnt = 2(0%), over = 2, worst = 1, crit = 0
PHY-1001 : End DR Iter 3; 0.143831s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (43.5%)

PHY-1001 : ===== DR Iter 4 =====
PHY-1022 : len = 1.74378e+06, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 4; 0.099597s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (47.1%)

PHY-1001 : Update timing.....
PHY-1001 : 122/9159(1%) critical/total net(s).
RUN-1001 : ---------------------------------------
RUN-1001 :   Type   |  WNS(ns)  |  TNS(ns)   |  FEP  
RUN-1001 : ---------------------------------------
RUN-1001 :   Setup  |  -3.374   |  -101.289  |  56   
RUN-1001 :   Hold   |  -1.419   |   -2.682   |   2   
RUN-1001 : ---------------------------------------
PHY-1001 : End update timing; 1.647647s wall, 0.921875s user + 0.000000s system = 0.921875s CPU (56.0%)

PHY-1001 : Commit to database.....
PHY-5014 WARNING: Detail route doesn't find pib for clk_gen_inst/pll_inst.fbclk[0]
PHY-1001 : 252 feed throughs used by 127 nets
PHY-1001 : End commit to database; 1.216503s wall, 0.671875s user + 0.078125s system = 0.750000s CPU (61.7%)

PHY-1001 : Current memory(MB): used = 897, reserve = 890, peak = 897.
PHY-1001 : End phase 3; 5.795447s wall, 2.859375s user + 0.078125s system = 2.937500s CPU (50.7%)

PHY-1001 : ===== Detail Route Phase 4 =====
PHY-1001 : Optimize timing.....
PHY-1001 : ===== OPT Iter 1 =====
PHY-1001 : Processed 20 pins with SWNS -3.374ns STNS -99.009ns FEP 53.
PHY-1001 : End OPT Iter 1; 0.158170s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (29.6%)

PHY-1022 : len = 1.74379e+06, over cnt = 4(0%), over = 4, worst = 1, crit = 0
PHY-1001 : End optimize timing; 0.276750s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (22.6%)

PHY-0007 : Phase: 4; Congestion: {, , , }; Timing: {-3.374ns, -99.009ns, 53}
PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 1.74377e+06, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 1; 0.093120s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (67.1%)

PHY-1001 : Update timing.....
PHY-1001 : 143/9159(1%) critical/total net(s).
RUN-1001 : ---------------------------------------
RUN-1001 :   Type   |  WNS(ns)  |  TNS(ns)   |  FEP  
RUN-1001 : ---------------------------------------
RUN-1001 :   Setup  |  -3.374   |  -103.247  |  58   
RUN-1001 :   Hold   |  -1.419   |   -2.682   |   2   
RUN-1001 : ---------------------------------------
PHY-1001 : End update timing; 1.581471s wall, 0.859375s user + 0.015625s system = 0.875000s CPU (55.3%)

PHY-1001 : Current memory(MB): used = 903, reserve = 896, peak = 903.
PHY-1001 : End phase 4; 1.979279s wall, 0.984375s user + 0.015625s system = 1.000000s CPU (50.5%)

PHY-1003 : Routed, final wirelength = 1.74377e+06
PHY-1001 : Current memory(MB): used = 903, reserve = 897, peak = 903.
PHY-1001 : End export database. 0.038266s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (40.8%)

PHY-1001 : End detail routing;  37.170646s wall, 18.031250s user + 0.390625s system = 18.421875s CPU (49.6%)

RUN-1003 : finish command "route" in  39.494777s wall, 19.703125s user + 0.390625s system = 20.093750s CPU (50.9%)

RUN-1004 : used memory is 849 MB, reserved memory is 842 MB, peak memory is 903 MB
RUN-1002 : start command "report_area -io_info -file m0soc_phy.area"
RUN-1001 : standard
***Report Model: CortexM0_SoC Device: EG4S20BG256***

IO Statistics
#IO                        46
  #input                    8
  #output                  36
  #inout                    2

Utilization Statistics
#lut                     7719   out of  19600   39.38%
#reg                     2871   out of  19600   14.65%
#le                      8163
  #lut only              5292   out of   8163   64.83%
  #reg only               444   out of   8163    5.44%
  #lut&reg               2427   out of   8163   29.73%
#dsp                        3   out of     29   10.34%
#bram                      15   out of     64   23.44%
  #bram9k                  15
  #fifo9k                   0
#bram32k                    8   out of     16   50.00%
#pad                       46   out of    188   24.47%
  #ireg                     5
  #oreg                    10
  #treg                     1
#pll                        1   out of      4   25.00%
#gclk                       0   out of     16    0.00%

Clock Resource Statistics
Index     ClockNet                                 Type               DriverType         Driver                         Fanout
#1        clk_dup_11                               GCLK               io                 clk_syn_12.di                  1494
#2        sdram_top_inst/fifo_ctrl_inst/sys_clk    GCLK               pll                clk_gen_inst/pll_inst.clkc4    256
#3        sd_reader/clk                            GCLK               pll                clk_gen_inst/pll_inst.clkc1    199
#4        SWCLK_dup_1                              GCLK               io                 SWCLK_syn_2.di                 78
#5        clk_148m_vga_dup_1                       GCLK               pll                clk_gen_inst/pll_inst.clkc3    54
#6        fifo/clkr                                GCLK               pll                clk_gen_inst/pll_inst.clkc0    9


Detailed IO Report

      Name        Direction    Location    IOStandard    DriveStrength    PullType     PackReg   
      RSTn          INPUT        G11        LVCMOS25          N/A          PULLUP       NONE     
     SWCLK          INPUT         F9        LVCMOS25          N/A           N/A         NONE     
      clk           INPUT        K14        LVCMOS25          N/A          PULLUP       NONE     
     sd_en          INPUT         T4        LVCMOS33          N/A          PULLUP       NONE     
     sddat0         INPUT         P1        LVCMOS33          N/A          PULLUP       IREG     
     sddat1         INPUT         N1        LVCMOS33          N/A          PULLUP       IREG     
     sddat2         INPUT         R2        LVCMOS33          N/A          PULLUP       IREG     
     sddat3         INPUT         R1        LVCMOS33          N/A          PULLUP       IREG     
     LED[7]        OUTPUT         P5        LVCMOS33           8            NONE        OREG     
     LED[6]        OUTPUT         N5        LVCMOS33           8            NONE        OREG     
     LED[5]        OUTPUT         P4        LVCMOS33           8            NONE        OREG     
     LED[4]        OUTPUT         M5        LVCMOS33           8            NONE        OREG     
     LED[3]        OUTPUT         N4        LVCMOS33           8            NONE        OREG     
     LED[2]        OUTPUT         N3        LVCMOS33           8            NONE        OREG     
     LED[1]        OUTPUT         M4        LVCMOS33           8            NONE        OREG     
     LED[0]        OUTPUT         M3        LVCMOS33           8            NONE        OREG     
  clk_148m_vga     OUTPUT         H2        LVCMOS33           8            NONE        NONE     
    rgb_b[7]       OUTPUT         C1        LVCMOS33           8            NONE        NONE     
    rgb_b[6]       OUTPUT         D1        LVCMOS33           8            NONE        NONE     
    rgb_b[5]       OUTPUT         E2        LVCMOS33           8            NONE        NONE     
    rgb_b[4]       OUTPUT         G3        LVCMOS33           8            NONE        NONE     
    rgb_b[3]       OUTPUT         E1        LVCMOS33           8            NONE        NONE     
    rgb_b[2]       OUTPUT         F2        LVCMOS33           8            NONE        NONE     
    rgb_b[1]       OUTPUT         F1        LVCMOS33           8            NONE        NONE     
    rgb_b[0]       OUTPUT         G1        LVCMOS33           8            NONE        NONE     
    rgb_g[7]       OUTPUT         H5        LVCMOS33           8            NONE        NONE     
    rgb_g[6]       OUTPUT         H1        LVCMOS33           8            NONE        NONE     
    rgb_g[5]       OUTPUT         J6        LVCMOS33           8            NONE        NONE     
    rgb_g[4]       OUTPUT         H3        LVCMOS33           8            NONE        NONE     
    rgb_g[3]       OUTPUT         J1        LVCMOS33           8            NONE        NONE     
    rgb_g[2]       OUTPUT         K1        LVCMOS33           8            NONE        NONE     
    rgb_g[1]       OUTPUT         K2        LVCMOS33           8            NONE        NONE     
    rgb_g[0]       OUTPUT         L1        LVCMOS33           8            NONE        NONE     
    rgb_r[7]       OUTPUT         K6        LVCMOS33           8            NONE        NONE     
    rgb_r[6]       OUTPUT         K3        LVCMOS33           8            NONE        NONE     
    rgb_r[5]       OUTPUT         K5        LVCMOS33           8            NONE        NONE     
    rgb_r[4]       OUTPUT         L4        LVCMOS33           8            NONE        NONE     
    rgb_r[3]       OUTPUT         M1        LVCMOS33           8            NONE        NONE     
    rgb_r[2]       OUTPUT         M2        LVCMOS33           8            NONE        NONE     
    rgb_r[1]       OUTPUT         L3        LVCMOS33           8            NONE        NONE     
    rgb_r[0]       OUTPUT         L5        LVCMOS33           8            NONE        NONE     
     sdclk         OUTPUT         M9        LVCMOS33           8            NONE        OREG     
     vga_hs        OUTPUT         J3        LVCMOS33           8            NONE        NONE     
     vga_vs        OUTPUT         J4        LVCMOS33           8            NONE        NONE     
     SWDIO          INOUT        H16        LVCMOS25           8            N/A         IREG     
     sdcmd          INOUT         P2        LVCMOS33           8           PULLUP     OREG;TREG  
      dm0          OUTPUT        S14        LVCMOS25           8            NONE        NONE     
      cke          OUTPUT        S18        LVCMOS25           8            NONE        NONE     
      we_n         OUTPUT        S19        LVCMOS25           8            NONE        NONE     
     cas_n         OUTPUT        S20        LVCMOS25           8            NONE        NONE     
     ras_n         OUTPUT        S21        LVCMOS25           8            NONE        NONE     
      cs_n         OUTPUT        S22        LVCMOS25           8            NONE        NONE     
    addr[9]        OUTPUT        S23        LVCMOS25           8            NONE        NONE     
    addr[8]        OUTPUT        S24        LVCMOS25           8            NONE        NONE     
    addr[7]        OUTPUT        S25        LVCMOS25           8            NONE        NONE     
    addr[6]        OUTPUT        S26        LVCMOS25           8            NONE        NONE     
    addr[5]        OUTPUT        S27        LVCMOS25           8            NONE        NONE     
    addr[4]        OUTPUT        S28        LVCMOS25           8            NONE        NONE     
      dm2          OUTPUT        S29        LVCMOS25           8            NONE        NONE     
      dm3          OUTPUT        S61        LVCMOS25           8            NONE        NONE     
    addr[3]        OUTPUT        S64        LVCMOS25           8            NONE        NONE     
    addr[2]        OUTPUT        S65        LVCMOS25           8            NONE        NONE     
    addr[1]        OUTPUT        S66        LVCMOS25           8            NONE        NONE     
    addr[0]        OUTPUT        S67        LVCMOS25           8            NONE        NONE     
    addr[10]       OUTPUT        S68        LVCMOS25           8            NONE        NONE     
     ba[0]         OUTPUT        S69        LVCMOS25           8            NONE        NONE     
     ba[1]         OUTPUT        S70        LVCMOS25           8            NONE        NONE     
      clk          OUTPUT        S73        LVCMOS25           8            NONE        NONE     
      dm1          OUTPUT        S76        LVCMOS25           8            NONE        NONE     
     dq[0]          INOUT         S1        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[6]          INOUT        S11        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[7]          INOUT        S12        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[1]          INOUT         S2        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[23]         INOUT        S31        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[22]         INOUT        S32        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[21]         INOUT        S35        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[20]         INOUT        S36        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[19]         INOUT        S37        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[18]         INOUT        S38        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[17]         INOUT        S41        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[16]         INOUT        S42        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[31]         INOUT        S48        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[30]         INOUT        S49        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[2]          INOUT         S5        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[29]         INOUT        S52        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[28]         INOUT        S53        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[27]         INOUT        S54        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[26]         INOUT        S55        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[25]         INOUT        S58        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[24]         INOUT        S59        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[3]          INOUT         S6        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[4]          INOUT         S7        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[8]          INOUT        S78        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[9]          INOUT        S79        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[5]          INOUT         S8        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[10]         INOUT        S82        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[11]         INOUT        S83        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[12]         INOUT        S84        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[13]         INOUT        S85        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[14]         INOUT        S88        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[15]         INOUT        S89        LVCMOS25           8           PULLUP     IREG;TREG  

Report Hierarchy Area:
+--------------------------------------------------------------------------------------------------------------------------------+
|Instance                    |Module                                        |le     |lut     |ripple  |seq     |bram    |dsp     |
+--------------------------------------------------------------------------------------------------------------------------------+
|top                         |CortexM0_SoC                                  |8163   |7040    |679     |2887    |23      |3       |
|  ISP                       |AHBISP                                        |1250   |620     |331     |678     |8       |0       |
|    u_5X5Window             |slidingWindow_5X5                             |598    |255     |145     |318     |8       |0       |
|      u_fifo_1              |fifo_buf                                      |75     |32      |18      |46      |2       |0       |
|        ram_inst            |ram_infer_fifo_buf                            |8      |8       |0       |8       |2       |0       |
|      u_fifo_2              |fifo_buf                                      |74     |26      |18      |45      |2       |0       |
|        ram_inst            |ram_infer_fifo_buf                            |8      |4       |0       |8       |2       |0       |
|      u_fifo_3              |fifo_buf                                      |66     |30      |18      |39      |2       |0       |
|        ram_inst            |ram_infer_fifo_buf                            |7      |5       |0       |7       |2       |0       |
|      u_fifo_4              |fifo_buf                                      |74     |26      |18      |40      |2       |0       |
|        ram_inst            |ram_infer_fifo_buf                            |6      |3       |0       |6       |2       |0       |
|    u_bypass                |bypass                                        |107    |67      |40      |26      |0       |0       |
|    u_demosaic              |demosaic                                      |392    |157     |134     |269     |0       |0       |
|      u1_conv_mask5         |conv_mask5                                    |99     |38      |30      |72      |0       |0       |
|      u2_conv_mask5         |conv_mask5                                    |66     |25      |25      |47      |0       |0       |
|      u_conv_mask4          |conv_mask4                                    |85     |39      |29      |56      |0       |0       |
|      u_conv_mask6          |conv_mask6                                    |80     |36      |33      |61      |0       |0       |
|    u_gamma                 |gamma                                         |22     |22      |0       |16      |0       |0       |
|      u_blue_gamma_rom      |gamma_rom                                     |6      |6       |0       |6       |0       |0       |
|      u_green_gamma_rom     |gamma_rom                                     |10     |10      |0       |4       |0       |0       |
|      u_red_gamma_rom       |gamma_rom                                     |6      |6       |0       |6       |0       |0       |
|  Interconncet              |AHBlite_Interconnect                          |4      |4       |0       |1       |0       |0       |
|    Decoder                 |AHBlite_Decoder                               |4      |4       |0       |1       |0       |0       |
|  RAMCODE_Interface         |AHBlite_Block_RAM                             |12     |12      |0       |10      |0       |0       |
|  RAMDATA_Interface         |AHBlite_Block_RAM                             |36     |36      |0       |14      |0       |0       |
|  RAM_CODE                  |Block_RAM                                     |4      |4       |0       |1       |4       |0       |
|  RAM_DATA                  |Block_RAM                                     |6      |6       |0       |2       |4       |0       |
|  U_APB_GPIO                |APB_GPIO                                      |8      |8       |0       |5       |0       |0       |
|  U_APB_SDCARD_CONTROL      |APB_SDCARD_CONTROL                            |2      |2       |0       |2       |0       |0       |
|  U_APB_VGA_CONTROL         |APB_VGA_CONTROL                               |2      |2       |0       |1       |0       |0       |
|  U_sdram                   |SDRAM                                         |0      |0       |0       |0       |0       |0       |
|  ahb_to_apb                |cmsdk_ahb_to_apb                              |10     |10      |0       |5       |0       |0       |
|  clk_gen_inst              |clk_gen                                       |0      |0       |0       |0       |0       |0       |
|  fifo                      |sd2isp_fifo                                   |82     |41      |12      |63      |1       |0       |
|    ram_inst                |ram_infer_sd2isp_fifo                         |0      |0       |0       |0       |1       |0       |
|    rd_to_wr_cross_inst     |fifo_cross_domain_addr_process_al_sd2isp_fifo |29     |10      |0       |29      |0       |0       |
|    wr_to_rd_cross_inst     |fifo_cross_domain_addr_process_al_sd2isp_fifo |17     |17      |0       |17      |0       |0       |
|  sd_reader                 |sd_reader                                     |621    |482     |105     |276     |0       |0       |
|    u_sdcmd_ctrl            |sdcmd_ctrl                                    |294    |250     |34      |140     |0       |0       |
|  sdram_top_inst            |sdram_top                                     |779    |599     |115     |414     |6       |0       |
|    fifo_ctrl_inst          |fifo_ctrl                                     |401    |272     |69      |279     |6       |0       |
|      rd_fifo_data          |fifo_data                                     |144    |103     |18      |116     |2       |0       |
|        ram_inst            |ram_infer_fifo_data                           |21     |18      |0       |21      |2       |0       |
|        rd_to_wr_cross_inst |fifo_cross_domain_addr_process_al_fifo_data   |33     |32      |0       |33      |0       |0       |
|        wr_to_rd_cross_inst |fifo_cross_domain_addr_process_al_fifo_data   |31     |28      |0       |30      |0       |0       |
|      wr_fifo_data          |fifo_data                                     |171    |107     |27      |128     |4       |0       |
|        ram_inst            |ram_infer_fifo_data                           |30     |16      |0       |30      |4       |0       |
|        rd_to_wr_cross_inst |fifo_cross_domain_addr_process_al_fifo_data   |38     |35      |0       |38      |0       |0       |
|        wr_to_rd_cross_inst |fifo_cross_domain_addr_process_al_fifo_data   |38     |25      |0       |36      |0       |0       |
|    sdram_ctrl_inst         |sdram_ctrl                                    |376    |325     |46      |134     |0       |0       |
|      sdram_a_ref_inst      |sdram_a_ref                                   |62     |50      |12      |23      |0       |0       |
|      sdram_arbit_inst      |sdram_arbit                                   |60     |60      |0       |19      |0       |0       |
|      sdram_init_inst       |sdram_init                                    |50     |41      |4       |28      |0       |0       |
|      sdram_read_inst       |sdram_read                                    |128    |110     |18      |31      |0       |0       |
|      sdram_write_inst      |sdram_write                                   |76     |64      |12      |33      |0       |0       |
|  u_logic                   |cortexm0ds_logic                              |5163   |5104    |51      |1362    |0       |3       |
|  vga_ctrl_inst             |vga_ctrl                                      |153    |86      |65      |25      |0       |0       |
+--------------------------------------------------------------------------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout     Nets  
    #1          1       5126  
    #2          2       1927  
    #3          3       619   
    #4          4       637   
    #5        5-10      914   
    #6        11-50     461   
    #7       51-100      14   
    #8       101-500     2    
  Average     3.18            

RUN-1002 : start command "export_db m0soc_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1003 : finish command "export_db m0soc_pr.db" in  1.347619s wall, 0.968750s user + 0.000000s system = 0.968750s CPU (71.9%)

RUN-1004 : used memory is 850 MB, reserved memory is 843 MB, peak memory is 905 MB
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 42758, tnet num: 9762, tinst num: 4351, tnode num: 49933, tedge num: 72189.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1002 : start command "report_timing -mode FINAL -net_info -rpt_autogen true -file m0soc_phy.timing"
TMR-2503 : Start to update net delay, extr mode = 6.
TMR-2504 : Update delay of 9762 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 5 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 12 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : Number of clock constraints = 5. Number of clock nets = 6 (1 unconstrainted).
TMR-5009 WARNING: No clock constraint on 1 clock net(s): 
		SWCLK_dup_1
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in m0soc_phy.timing, timing summary in m0soc_phy.tsm.
RUN-1002 : start command "export_bid m0soc_inst.bid"
PRG-1000 : <!-- HMAC is: a7b8e4031237afb6ca05ac03668ff9f09e02be21a4e8ea532893584c51fc614c -->
RUN-1002 : start command "bitgen -bit m0soc.bit"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 18 threads.
BIT-1002 : Init instances completely, inst num: 4351
BIT-1002 : Init pips with 18 threads.
BIT-1002 : Init pips completely, net num: 9764, pip num: 113148
BIT-1002 : Init feedthrough with 18 threads.
BIT-1002 : Init feedthrough completely, num: 252
BIT-1003 : Multithreading accelaration with 18 threads.
BIT-1003 : Generate bitstream completely, there are 3109 valid insts, and 307589 bits set as '1'.
BIT-1004 : the usercode register value: 00000000101000110000000000000000
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file m0soc.bit.
RUN-1003 : finish command "bitgen -bit m0soc.bit" in  15.062696s wall, 80.687500s user + 0.750000s system = 81.437500s CPU (540.7%)

RUN-1004 : used memory is 904 MB, reserved memory is 903 MB, peak memory is 1070 MB
RUN-1002 : start command "backup_run_log run.log ../.logs/phy_1/td_20240511_180603.log"
