Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.1 (win64) Build 2188600 Wed Apr  4 18:40:38 MDT 2018
| Date         : Mon Nov 29 23:56:31 2021
| Host         : DESKTOP-A6NE7RQ running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7z007s-clg225
| Speed File   : -1  PRODUCTION 1.11 2016-07-27
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.044        0.000                      0                  188        0.131        0.000                      0                  188        4.020        0.000                       0                    98  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 10.000}     20.000          50.000          
clk_fpga_1  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_1          5.044        0.000                      0                  125        0.131        0.000                      0                  125        4.020        0.000                       0                    98  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_fpga_1         clk_fpga_1               7.196        0.000                      0                   63        0.597        0.000                      0                   63  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_1
  To Clock:  clk_fpga_1

Setup :            0  Failing Endpoints,  Worst Slack        5.044ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.131ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.044ns  (required time - arrival time)
  Source:                 design_1_i/Segment_Controller_0/inst/one_second_counter_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Segment_Controller_0/inst/one_second_counter_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@10.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        4.837ns  (logic 2.264ns (46.804%)  route 2.573ns (53.196%))
  Logic Levels:           10  (CARRY4=7 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.321ns = ( 13.321 - 10.000 ) 
    Source Clock Delay      (SCD):    3.761ns
    Clock Pessimism Removal (CPR):    0.413ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.905     1.905    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.006 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=97, routed)          1.755     3.761    design_1_i/Segment_Controller_0/inst/clock_100Mhz
    SLICE_X39Y6          FDCE                                         r  design_1_i/Segment_Controller_0/inst/one_second_counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y6          FDCE (Prop_fdce_C_Q)         0.456     4.217 f  design_1_i/Segment_Controller_0/inst/one_second_counter_reg[15]/Q
                         net (fo=2, routed)           0.855     5.072    design_1_i/Segment_Controller_0/inst/one_second_counter_reg[15]
    SLICE_X38Y6          LUT5 (Prop_lut5_I0_O)        0.124     5.196 r  design_1_i/Segment_Controller_0/inst/displayed_number[0]_i_7/O
                         net (fo=2, routed)           1.094     6.290    design_1_i/Segment_Controller_0/inst/displayed_number[0]_i_7_n_0
    SLICE_X38Y6          LUT6 (Prop_lut6_I1_O)        0.124     6.414 r  design_1_i/Segment_Controller_0/inst/one_second_counter[0]_i_7/O
                         net (fo=27, routed)          0.624     7.038    design_1_i/Segment_Controller_0/inst/one_second_counter[0]_i_7_n_0
    SLICE_X39Y3          LUT3 (Prop_lut3_I1_O)        0.124     7.162 r  design_1_i/Segment_Controller_0/inst/one_second_counter[0]_i_6/O
                         net (fo=1, routed)           0.000     7.162    design_1_i/Segment_Controller_0/inst/one_second_counter[0]_i_6_n_0
    SLICE_X39Y3          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.694 r  design_1_i/Segment_Controller_0/inst/one_second_counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.694    design_1_i/Segment_Controller_0/inst/one_second_counter_reg[0]_i_1_n_0
    SLICE_X39Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.808 r  design_1_i/Segment_Controller_0/inst/one_second_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.808    design_1_i/Segment_Controller_0/inst/one_second_counter_reg[4]_i_1_n_0
    SLICE_X39Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.922 r  design_1_i/Segment_Controller_0/inst/one_second_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.922    design_1_i/Segment_Controller_0/inst/one_second_counter_reg[8]_i_1_n_0
    SLICE_X39Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.036 r  design_1_i/Segment_Controller_0/inst/one_second_counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.036    design_1_i/Segment_Controller_0/inst/one_second_counter_reg[12]_i_1_n_0
    SLICE_X39Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.150 r  design_1_i/Segment_Controller_0/inst/one_second_counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.150    design_1_i/Segment_Controller_0/inst/one_second_counter_reg[16]_i_1_n_0
    SLICE_X39Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.264 r  design_1_i/Segment_Controller_0/inst/one_second_counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.264    design_1_i/Segment_Controller_0/inst/one_second_counter_reg[20]_i_1_n_0
    SLICE_X39Y9          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.598 r  design_1_i/Segment_Controller_0/inst/one_second_counter_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000     8.598    design_1_i/Segment_Controller_0/inst/one_second_counter_reg[24]_i_1_n_6
    SLICE_X39Y9          FDCE                                         r  design_1_i/Segment_Controller_0/inst/one_second_counter_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.654    11.654    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.745 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=97, routed)          1.576    13.321    design_1_i/Segment_Controller_0/inst/clock_100Mhz
    SLICE_X39Y9          FDCE                                         r  design_1_i/Segment_Controller_0/inst/one_second_counter_reg[25]/C
                         clock pessimism              0.413    13.734    
                         clock uncertainty           -0.154    13.580    
    SLICE_X39Y9          FDCE (Setup_fdce_C_D)        0.062    13.642    design_1_i/Segment_Controller_0/inst/one_second_counter_reg[25]
  -------------------------------------------------------------------
                         required time                         13.642    
                         arrival time                          -8.598    
  -------------------------------------------------------------------
                         slack                                  5.044    

Slack (MET) :             5.139ns  (required time - arrival time)
  Source:                 design_1_i/Segment_Controller_0/inst/one_second_counter_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Segment_Controller_0/inst/one_second_counter_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@10.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        4.742ns  (logic 2.169ns (45.738%)  route 2.573ns (54.262%))
  Logic Levels:           10  (CARRY4=7 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.321ns = ( 13.321 - 10.000 ) 
    Source Clock Delay      (SCD):    3.761ns
    Clock Pessimism Removal (CPR):    0.413ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.905     1.905    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.006 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=97, routed)          1.755     3.761    design_1_i/Segment_Controller_0/inst/clock_100Mhz
    SLICE_X39Y6          FDCE                                         r  design_1_i/Segment_Controller_0/inst/one_second_counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y6          FDCE (Prop_fdce_C_Q)         0.456     4.217 f  design_1_i/Segment_Controller_0/inst/one_second_counter_reg[15]/Q
                         net (fo=2, routed)           0.855     5.072    design_1_i/Segment_Controller_0/inst/one_second_counter_reg[15]
    SLICE_X38Y6          LUT5 (Prop_lut5_I0_O)        0.124     5.196 r  design_1_i/Segment_Controller_0/inst/displayed_number[0]_i_7/O
                         net (fo=2, routed)           1.094     6.290    design_1_i/Segment_Controller_0/inst/displayed_number[0]_i_7_n_0
    SLICE_X38Y6          LUT6 (Prop_lut6_I1_O)        0.124     6.414 r  design_1_i/Segment_Controller_0/inst/one_second_counter[0]_i_7/O
                         net (fo=27, routed)          0.624     7.038    design_1_i/Segment_Controller_0/inst/one_second_counter[0]_i_7_n_0
    SLICE_X39Y3          LUT3 (Prop_lut3_I1_O)        0.124     7.162 r  design_1_i/Segment_Controller_0/inst/one_second_counter[0]_i_6/O
                         net (fo=1, routed)           0.000     7.162    design_1_i/Segment_Controller_0/inst/one_second_counter[0]_i_6_n_0
    SLICE_X39Y3          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.694 r  design_1_i/Segment_Controller_0/inst/one_second_counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.694    design_1_i/Segment_Controller_0/inst/one_second_counter_reg[0]_i_1_n_0
    SLICE_X39Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.808 r  design_1_i/Segment_Controller_0/inst/one_second_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.808    design_1_i/Segment_Controller_0/inst/one_second_counter_reg[4]_i_1_n_0
    SLICE_X39Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.922 r  design_1_i/Segment_Controller_0/inst/one_second_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.922    design_1_i/Segment_Controller_0/inst/one_second_counter_reg[8]_i_1_n_0
    SLICE_X39Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.036 r  design_1_i/Segment_Controller_0/inst/one_second_counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.036    design_1_i/Segment_Controller_0/inst/one_second_counter_reg[12]_i_1_n_0
    SLICE_X39Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.150 r  design_1_i/Segment_Controller_0/inst/one_second_counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.150    design_1_i/Segment_Controller_0/inst/one_second_counter_reg[16]_i_1_n_0
    SLICE_X39Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.264 r  design_1_i/Segment_Controller_0/inst/one_second_counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.264    design_1_i/Segment_Controller_0/inst/one_second_counter_reg[20]_i_1_n_0
    SLICE_X39Y9          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.503 r  design_1_i/Segment_Controller_0/inst/one_second_counter_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     8.503    design_1_i/Segment_Controller_0/inst/one_second_counter_reg[24]_i_1_n_5
    SLICE_X39Y9          FDCE                                         r  design_1_i/Segment_Controller_0/inst/one_second_counter_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.654    11.654    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.745 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=97, routed)          1.576    13.321    design_1_i/Segment_Controller_0/inst/clock_100Mhz
    SLICE_X39Y9          FDCE                                         r  design_1_i/Segment_Controller_0/inst/one_second_counter_reg[26]/C
                         clock pessimism              0.413    13.734    
                         clock uncertainty           -0.154    13.580    
    SLICE_X39Y9          FDCE (Setup_fdce_C_D)        0.062    13.642    design_1_i/Segment_Controller_0/inst/one_second_counter_reg[26]
  -------------------------------------------------------------------
                         required time                         13.642    
                         arrival time                          -8.503    
  -------------------------------------------------------------------
                         slack                                  5.139    

Slack (MET) :             5.155ns  (required time - arrival time)
  Source:                 design_1_i/Segment_Controller_0/inst/one_second_counter_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Segment_Controller_0/inst/one_second_counter_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@10.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        4.726ns  (logic 2.153ns (45.554%)  route 2.573ns (54.446%))
  Logic Levels:           10  (CARRY4=7 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.321ns = ( 13.321 - 10.000 ) 
    Source Clock Delay      (SCD):    3.761ns
    Clock Pessimism Removal (CPR):    0.413ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.905     1.905    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.006 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=97, routed)          1.755     3.761    design_1_i/Segment_Controller_0/inst/clock_100Mhz
    SLICE_X39Y6          FDCE                                         r  design_1_i/Segment_Controller_0/inst/one_second_counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y6          FDCE (Prop_fdce_C_Q)         0.456     4.217 f  design_1_i/Segment_Controller_0/inst/one_second_counter_reg[15]/Q
                         net (fo=2, routed)           0.855     5.072    design_1_i/Segment_Controller_0/inst/one_second_counter_reg[15]
    SLICE_X38Y6          LUT5 (Prop_lut5_I0_O)        0.124     5.196 r  design_1_i/Segment_Controller_0/inst/displayed_number[0]_i_7/O
                         net (fo=2, routed)           1.094     6.290    design_1_i/Segment_Controller_0/inst/displayed_number[0]_i_7_n_0
    SLICE_X38Y6          LUT6 (Prop_lut6_I1_O)        0.124     6.414 r  design_1_i/Segment_Controller_0/inst/one_second_counter[0]_i_7/O
                         net (fo=27, routed)          0.624     7.038    design_1_i/Segment_Controller_0/inst/one_second_counter[0]_i_7_n_0
    SLICE_X39Y3          LUT3 (Prop_lut3_I1_O)        0.124     7.162 r  design_1_i/Segment_Controller_0/inst/one_second_counter[0]_i_6/O
                         net (fo=1, routed)           0.000     7.162    design_1_i/Segment_Controller_0/inst/one_second_counter[0]_i_6_n_0
    SLICE_X39Y3          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.694 r  design_1_i/Segment_Controller_0/inst/one_second_counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.694    design_1_i/Segment_Controller_0/inst/one_second_counter_reg[0]_i_1_n_0
    SLICE_X39Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.808 r  design_1_i/Segment_Controller_0/inst/one_second_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.808    design_1_i/Segment_Controller_0/inst/one_second_counter_reg[4]_i_1_n_0
    SLICE_X39Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.922 r  design_1_i/Segment_Controller_0/inst/one_second_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.922    design_1_i/Segment_Controller_0/inst/one_second_counter_reg[8]_i_1_n_0
    SLICE_X39Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.036 r  design_1_i/Segment_Controller_0/inst/one_second_counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.036    design_1_i/Segment_Controller_0/inst/one_second_counter_reg[12]_i_1_n_0
    SLICE_X39Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.150 r  design_1_i/Segment_Controller_0/inst/one_second_counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.150    design_1_i/Segment_Controller_0/inst/one_second_counter_reg[16]_i_1_n_0
    SLICE_X39Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.264 r  design_1_i/Segment_Controller_0/inst/one_second_counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.264    design_1_i/Segment_Controller_0/inst/one_second_counter_reg[20]_i_1_n_0
    SLICE_X39Y9          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     8.487 r  design_1_i/Segment_Controller_0/inst/one_second_counter_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     8.487    design_1_i/Segment_Controller_0/inst/one_second_counter_reg[24]_i_1_n_7
    SLICE_X39Y9          FDCE                                         r  design_1_i/Segment_Controller_0/inst/one_second_counter_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.654    11.654    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.745 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=97, routed)          1.576    13.321    design_1_i/Segment_Controller_0/inst/clock_100Mhz
    SLICE_X39Y9          FDCE                                         r  design_1_i/Segment_Controller_0/inst/one_second_counter_reg[24]/C
                         clock pessimism              0.413    13.734    
                         clock uncertainty           -0.154    13.580    
    SLICE_X39Y9          FDCE (Setup_fdce_C_D)        0.062    13.642    design_1_i/Segment_Controller_0/inst/one_second_counter_reg[24]
  -------------------------------------------------------------------
                         required time                         13.642    
                         arrival time                          -8.487    
  -------------------------------------------------------------------
                         slack                                  5.155    

Slack (MET) :             5.159ns  (required time - arrival time)
  Source:                 design_1_i/Segment_Controller_0/inst/one_second_counter_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Segment_Controller_0/inst/one_second_counter_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@10.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        4.723ns  (logic 2.150ns (45.520%)  route 2.573ns (54.480%))
  Logic Levels:           9  (CARRY4=6 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.322ns = ( 13.322 - 10.000 ) 
    Source Clock Delay      (SCD):    3.761ns
    Clock Pessimism Removal (CPR):    0.413ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.905     1.905    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.006 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=97, routed)          1.755     3.761    design_1_i/Segment_Controller_0/inst/clock_100Mhz
    SLICE_X39Y6          FDCE                                         r  design_1_i/Segment_Controller_0/inst/one_second_counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y6          FDCE (Prop_fdce_C_Q)         0.456     4.217 f  design_1_i/Segment_Controller_0/inst/one_second_counter_reg[15]/Q
                         net (fo=2, routed)           0.855     5.072    design_1_i/Segment_Controller_0/inst/one_second_counter_reg[15]
    SLICE_X38Y6          LUT5 (Prop_lut5_I0_O)        0.124     5.196 r  design_1_i/Segment_Controller_0/inst/displayed_number[0]_i_7/O
                         net (fo=2, routed)           1.094     6.290    design_1_i/Segment_Controller_0/inst/displayed_number[0]_i_7_n_0
    SLICE_X38Y6          LUT6 (Prop_lut6_I1_O)        0.124     6.414 r  design_1_i/Segment_Controller_0/inst/one_second_counter[0]_i_7/O
                         net (fo=27, routed)          0.624     7.038    design_1_i/Segment_Controller_0/inst/one_second_counter[0]_i_7_n_0
    SLICE_X39Y3          LUT3 (Prop_lut3_I1_O)        0.124     7.162 r  design_1_i/Segment_Controller_0/inst/one_second_counter[0]_i_6/O
                         net (fo=1, routed)           0.000     7.162    design_1_i/Segment_Controller_0/inst/one_second_counter[0]_i_6_n_0
    SLICE_X39Y3          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.694 r  design_1_i/Segment_Controller_0/inst/one_second_counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.694    design_1_i/Segment_Controller_0/inst/one_second_counter_reg[0]_i_1_n_0
    SLICE_X39Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.808 r  design_1_i/Segment_Controller_0/inst/one_second_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.808    design_1_i/Segment_Controller_0/inst/one_second_counter_reg[4]_i_1_n_0
    SLICE_X39Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.922 r  design_1_i/Segment_Controller_0/inst/one_second_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.922    design_1_i/Segment_Controller_0/inst/one_second_counter_reg[8]_i_1_n_0
    SLICE_X39Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.036 r  design_1_i/Segment_Controller_0/inst/one_second_counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.036    design_1_i/Segment_Controller_0/inst/one_second_counter_reg[12]_i_1_n_0
    SLICE_X39Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.150 r  design_1_i/Segment_Controller_0/inst/one_second_counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.150    design_1_i/Segment_Controller_0/inst/one_second_counter_reg[16]_i_1_n_0
    SLICE_X39Y8          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.484 r  design_1_i/Segment_Controller_0/inst/one_second_counter_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     8.484    design_1_i/Segment_Controller_0/inst/one_second_counter_reg[20]_i_1_n_6
    SLICE_X39Y8          FDCE                                         r  design_1_i/Segment_Controller_0/inst/one_second_counter_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.654    11.654    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.745 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=97, routed)          1.577    13.322    design_1_i/Segment_Controller_0/inst/clock_100Mhz
    SLICE_X39Y8          FDCE                                         r  design_1_i/Segment_Controller_0/inst/one_second_counter_reg[21]/C
                         clock pessimism              0.413    13.735    
                         clock uncertainty           -0.154    13.581    
    SLICE_X39Y8          FDCE (Setup_fdce_C_D)        0.062    13.643    design_1_i/Segment_Controller_0/inst/one_second_counter_reg[21]
  -------------------------------------------------------------------
                         required time                         13.643    
                         arrival time                          -8.484    
  -------------------------------------------------------------------
                         slack                                  5.159    

Slack (MET) :             5.180ns  (required time - arrival time)
  Source:                 design_1_i/Segment_Controller_0/inst/one_second_counter_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Segment_Controller_0/inst/one_second_counter_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@10.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        4.702ns  (logic 2.129ns (45.276%)  route 2.573ns (54.724%))
  Logic Levels:           9  (CARRY4=6 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.322ns = ( 13.322 - 10.000 ) 
    Source Clock Delay      (SCD):    3.761ns
    Clock Pessimism Removal (CPR):    0.413ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.905     1.905    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.006 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=97, routed)          1.755     3.761    design_1_i/Segment_Controller_0/inst/clock_100Mhz
    SLICE_X39Y6          FDCE                                         r  design_1_i/Segment_Controller_0/inst/one_second_counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y6          FDCE (Prop_fdce_C_Q)         0.456     4.217 f  design_1_i/Segment_Controller_0/inst/one_second_counter_reg[15]/Q
                         net (fo=2, routed)           0.855     5.072    design_1_i/Segment_Controller_0/inst/one_second_counter_reg[15]
    SLICE_X38Y6          LUT5 (Prop_lut5_I0_O)        0.124     5.196 r  design_1_i/Segment_Controller_0/inst/displayed_number[0]_i_7/O
                         net (fo=2, routed)           1.094     6.290    design_1_i/Segment_Controller_0/inst/displayed_number[0]_i_7_n_0
    SLICE_X38Y6          LUT6 (Prop_lut6_I1_O)        0.124     6.414 r  design_1_i/Segment_Controller_0/inst/one_second_counter[0]_i_7/O
                         net (fo=27, routed)          0.624     7.038    design_1_i/Segment_Controller_0/inst/one_second_counter[0]_i_7_n_0
    SLICE_X39Y3          LUT3 (Prop_lut3_I1_O)        0.124     7.162 r  design_1_i/Segment_Controller_0/inst/one_second_counter[0]_i_6/O
                         net (fo=1, routed)           0.000     7.162    design_1_i/Segment_Controller_0/inst/one_second_counter[0]_i_6_n_0
    SLICE_X39Y3          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.694 r  design_1_i/Segment_Controller_0/inst/one_second_counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.694    design_1_i/Segment_Controller_0/inst/one_second_counter_reg[0]_i_1_n_0
    SLICE_X39Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.808 r  design_1_i/Segment_Controller_0/inst/one_second_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.808    design_1_i/Segment_Controller_0/inst/one_second_counter_reg[4]_i_1_n_0
    SLICE_X39Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.922 r  design_1_i/Segment_Controller_0/inst/one_second_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.922    design_1_i/Segment_Controller_0/inst/one_second_counter_reg[8]_i_1_n_0
    SLICE_X39Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.036 r  design_1_i/Segment_Controller_0/inst/one_second_counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.036    design_1_i/Segment_Controller_0/inst/one_second_counter_reg[12]_i_1_n_0
    SLICE_X39Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.150 r  design_1_i/Segment_Controller_0/inst/one_second_counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.150    design_1_i/Segment_Controller_0/inst/one_second_counter_reg[16]_i_1_n_0
    SLICE_X39Y8          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.463 r  design_1_i/Segment_Controller_0/inst/one_second_counter_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     8.463    design_1_i/Segment_Controller_0/inst/one_second_counter_reg[20]_i_1_n_4
    SLICE_X39Y8          FDCE                                         r  design_1_i/Segment_Controller_0/inst/one_second_counter_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.654    11.654    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.745 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=97, routed)          1.577    13.322    design_1_i/Segment_Controller_0/inst/clock_100Mhz
    SLICE_X39Y8          FDCE                                         r  design_1_i/Segment_Controller_0/inst/one_second_counter_reg[23]/C
                         clock pessimism              0.413    13.735    
                         clock uncertainty           -0.154    13.581    
    SLICE_X39Y8          FDCE (Setup_fdce_C_D)        0.062    13.643    design_1_i/Segment_Controller_0/inst/one_second_counter_reg[23]
  -------------------------------------------------------------------
                         required time                         13.643    
                         arrival time                          -8.463    
  -------------------------------------------------------------------
                         slack                                  5.180    

Slack (MET) :             5.254ns  (required time - arrival time)
  Source:                 design_1_i/Segment_Controller_0/inst/one_second_counter_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Segment_Controller_0/inst/one_second_counter_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@10.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        4.628ns  (logic 2.055ns (44.401%)  route 2.573ns (55.599%))
  Logic Levels:           9  (CARRY4=6 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.322ns = ( 13.322 - 10.000 ) 
    Source Clock Delay      (SCD):    3.761ns
    Clock Pessimism Removal (CPR):    0.413ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.905     1.905    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.006 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=97, routed)          1.755     3.761    design_1_i/Segment_Controller_0/inst/clock_100Mhz
    SLICE_X39Y6          FDCE                                         r  design_1_i/Segment_Controller_0/inst/one_second_counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y6          FDCE (Prop_fdce_C_Q)         0.456     4.217 f  design_1_i/Segment_Controller_0/inst/one_second_counter_reg[15]/Q
                         net (fo=2, routed)           0.855     5.072    design_1_i/Segment_Controller_0/inst/one_second_counter_reg[15]
    SLICE_X38Y6          LUT5 (Prop_lut5_I0_O)        0.124     5.196 r  design_1_i/Segment_Controller_0/inst/displayed_number[0]_i_7/O
                         net (fo=2, routed)           1.094     6.290    design_1_i/Segment_Controller_0/inst/displayed_number[0]_i_7_n_0
    SLICE_X38Y6          LUT6 (Prop_lut6_I1_O)        0.124     6.414 r  design_1_i/Segment_Controller_0/inst/one_second_counter[0]_i_7/O
                         net (fo=27, routed)          0.624     7.038    design_1_i/Segment_Controller_0/inst/one_second_counter[0]_i_7_n_0
    SLICE_X39Y3          LUT3 (Prop_lut3_I1_O)        0.124     7.162 r  design_1_i/Segment_Controller_0/inst/one_second_counter[0]_i_6/O
                         net (fo=1, routed)           0.000     7.162    design_1_i/Segment_Controller_0/inst/one_second_counter[0]_i_6_n_0
    SLICE_X39Y3          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.694 r  design_1_i/Segment_Controller_0/inst/one_second_counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.694    design_1_i/Segment_Controller_0/inst/one_second_counter_reg[0]_i_1_n_0
    SLICE_X39Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.808 r  design_1_i/Segment_Controller_0/inst/one_second_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.808    design_1_i/Segment_Controller_0/inst/one_second_counter_reg[4]_i_1_n_0
    SLICE_X39Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.922 r  design_1_i/Segment_Controller_0/inst/one_second_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.922    design_1_i/Segment_Controller_0/inst/one_second_counter_reg[8]_i_1_n_0
    SLICE_X39Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.036 r  design_1_i/Segment_Controller_0/inst/one_second_counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.036    design_1_i/Segment_Controller_0/inst/one_second_counter_reg[12]_i_1_n_0
    SLICE_X39Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.150 r  design_1_i/Segment_Controller_0/inst/one_second_counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.150    design_1_i/Segment_Controller_0/inst/one_second_counter_reg[16]_i_1_n_0
    SLICE_X39Y8          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.389 r  design_1_i/Segment_Controller_0/inst/one_second_counter_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     8.389    design_1_i/Segment_Controller_0/inst/one_second_counter_reg[20]_i_1_n_5
    SLICE_X39Y8          FDCE                                         r  design_1_i/Segment_Controller_0/inst/one_second_counter_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.654    11.654    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.745 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=97, routed)          1.577    13.322    design_1_i/Segment_Controller_0/inst/clock_100Mhz
    SLICE_X39Y8          FDCE                                         r  design_1_i/Segment_Controller_0/inst/one_second_counter_reg[22]/C
                         clock pessimism              0.413    13.735    
                         clock uncertainty           -0.154    13.581    
    SLICE_X39Y8          FDCE (Setup_fdce_C_D)        0.062    13.643    design_1_i/Segment_Controller_0/inst/one_second_counter_reg[22]
  -------------------------------------------------------------------
                         required time                         13.643    
                         arrival time                          -8.389    
  -------------------------------------------------------------------
                         slack                                  5.254    

Slack (MET) :             5.270ns  (required time - arrival time)
  Source:                 design_1_i/Segment_Controller_0/inst/one_second_counter_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Segment_Controller_0/inst/one_second_counter_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@10.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        4.612ns  (logic 2.039ns (44.208%)  route 2.573ns (55.792%))
  Logic Levels:           9  (CARRY4=6 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.322ns = ( 13.322 - 10.000 ) 
    Source Clock Delay      (SCD):    3.761ns
    Clock Pessimism Removal (CPR):    0.413ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.905     1.905    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.006 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=97, routed)          1.755     3.761    design_1_i/Segment_Controller_0/inst/clock_100Mhz
    SLICE_X39Y6          FDCE                                         r  design_1_i/Segment_Controller_0/inst/one_second_counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y6          FDCE (Prop_fdce_C_Q)         0.456     4.217 f  design_1_i/Segment_Controller_0/inst/one_second_counter_reg[15]/Q
                         net (fo=2, routed)           0.855     5.072    design_1_i/Segment_Controller_0/inst/one_second_counter_reg[15]
    SLICE_X38Y6          LUT5 (Prop_lut5_I0_O)        0.124     5.196 r  design_1_i/Segment_Controller_0/inst/displayed_number[0]_i_7/O
                         net (fo=2, routed)           1.094     6.290    design_1_i/Segment_Controller_0/inst/displayed_number[0]_i_7_n_0
    SLICE_X38Y6          LUT6 (Prop_lut6_I1_O)        0.124     6.414 r  design_1_i/Segment_Controller_0/inst/one_second_counter[0]_i_7/O
                         net (fo=27, routed)          0.624     7.038    design_1_i/Segment_Controller_0/inst/one_second_counter[0]_i_7_n_0
    SLICE_X39Y3          LUT3 (Prop_lut3_I1_O)        0.124     7.162 r  design_1_i/Segment_Controller_0/inst/one_second_counter[0]_i_6/O
                         net (fo=1, routed)           0.000     7.162    design_1_i/Segment_Controller_0/inst/one_second_counter[0]_i_6_n_0
    SLICE_X39Y3          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.694 r  design_1_i/Segment_Controller_0/inst/one_second_counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.694    design_1_i/Segment_Controller_0/inst/one_second_counter_reg[0]_i_1_n_0
    SLICE_X39Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.808 r  design_1_i/Segment_Controller_0/inst/one_second_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.808    design_1_i/Segment_Controller_0/inst/one_second_counter_reg[4]_i_1_n_0
    SLICE_X39Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.922 r  design_1_i/Segment_Controller_0/inst/one_second_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.922    design_1_i/Segment_Controller_0/inst/one_second_counter_reg[8]_i_1_n_0
    SLICE_X39Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.036 r  design_1_i/Segment_Controller_0/inst/one_second_counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.036    design_1_i/Segment_Controller_0/inst/one_second_counter_reg[12]_i_1_n_0
    SLICE_X39Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.150 r  design_1_i/Segment_Controller_0/inst/one_second_counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.150    design_1_i/Segment_Controller_0/inst/one_second_counter_reg[16]_i_1_n_0
    SLICE_X39Y8          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     8.373 r  design_1_i/Segment_Controller_0/inst/one_second_counter_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     8.373    design_1_i/Segment_Controller_0/inst/one_second_counter_reg[20]_i_1_n_7
    SLICE_X39Y8          FDCE                                         r  design_1_i/Segment_Controller_0/inst/one_second_counter_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.654    11.654    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.745 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=97, routed)          1.577    13.322    design_1_i/Segment_Controller_0/inst/clock_100Mhz
    SLICE_X39Y8          FDCE                                         r  design_1_i/Segment_Controller_0/inst/one_second_counter_reg[20]/C
                         clock pessimism              0.413    13.735    
                         clock uncertainty           -0.154    13.581    
    SLICE_X39Y8          FDCE (Setup_fdce_C_D)        0.062    13.643    design_1_i/Segment_Controller_0/inst/one_second_counter_reg[20]
  -------------------------------------------------------------------
                         required time                         13.643    
                         arrival time                          -8.373    
  -------------------------------------------------------------------
                         slack                                  5.270    

Slack (MET) :             5.273ns  (required time - arrival time)
  Source:                 design_1_i/Segment_Controller_0/inst/one_second_counter_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Segment_Controller_0/inst/one_second_counter_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@10.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        4.609ns  (logic 2.036ns (44.172%)  route 2.573ns (55.828%))
  Logic Levels:           8  (CARRY4=5 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.322ns = ( 13.322 - 10.000 ) 
    Source Clock Delay      (SCD):    3.761ns
    Clock Pessimism Removal (CPR):    0.413ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.905     1.905    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.006 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=97, routed)          1.755     3.761    design_1_i/Segment_Controller_0/inst/clock_100Mhz
    SLICE_X39Y6          FDCE                                         r  design_1_i/Segment_Controller_0/inst/one_second_counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y6          FDCE (Prop_fdce_C_Q)         0.456     4.217 f  design_1_i/Segment_Controller_0/inst/one_second_counter_reg[15]/Q
                         net (fo=2, routed)           0.855     5.072    design_1_i/Segment_Controller_0/inst/one_second_counter_reg[15]
    SLICE_X38Y6          LUT5 (Prop_lut5_I0_O)        0.124     5.196 r  design_1_i/Segment_Controller_0/inst/displayed_number[0]_i_7/O
                         net (fo=2, routed)           1.094     6.290    design_1_i/Segment_Controller_0/inst/displayed_number[0]_i_7_n_0
    SLICE_X38Y6          LUT6 (Prop_lut6_I1_O)        0.124     6.414 r  design_1_i/Segment_Controller_0/inst/one_second_counter[0]_i_7/O
                         net (fo=27, routed)          0.624     7.038    design_1_i/Segment_Controller_0/inst/one_second_counter[0]_i_7_n_0
    SLICE_X39Y3          LUT3 (Prop_lut3_I1_O)        0.124     7.162 r  design_1_i/Segment_Controller_0/inst/one_second_counter[0]_i_6/O
                         net (fo=1, routed)           0.000     7.162    design_1_i/Segment_Controller_0/inst/one_second_counter[0]_i_6_n_0
    SLICE_X39Y3          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.694 r  design_1_i/Segment_Controller_0/inst/one_second_counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.694    design_1_i/Segment_Controller_0/inst/one_second_counter_reg[0]_i_1_n_0
    SLICE_X39Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.808 r  design_1_i/Segment_Controller_0/inst/one_second_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.808    design_1_i/Segment_Controller_0/inst/one_second_counter_reg[4]_i_1_n_0
    SLICE_X39Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.922 r  design_1_i/Segment_Controller_0/inst/one_second_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.922    design_1_i/Segment_Controller_0/inst/one_second_counter_reg[8]_i_1_n_0
    SLICE_X39Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.036 r  design_1_i/Segment_Controller_0/inst/one_second_counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.036    design_1_i/Segment_Controller_0/inst/one_second_counter_reg[12]_i_1_n_0
    SLICE_X39Y7          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.370 r  design_1_i/Segment_Controller_0/inst/one_second_counter_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     8.370    design_1_i/Segment_Controller_0/inst/one_second_counter_reg[16]_i_1_n_6
    SLICE_X39Y7          FDCE                                         r  design_1_i/Segment_Controller_0/inst/one_second_counter_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.654    11.654    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.745 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=97, routed)          1.577    13.322    design_1_i/Segment_Controller_0/inst/clock_100Mhz
    SLICE_X39Y7          FDCE                                         r  design_1_i/Segment_Controller_0/inst/one_second_counter_reg[17]/C
                         clock pessimism              0.413    13.735    
                         clock uncertainty           -0.154    13.581    
    SLICE_X39Y7          FDCE (Setup_fdce_C_D)        0.062    13.643    design_1_i/Segment_Controller_0/inst/one_second_counter_reg[17]
  -------------------------------------------------------------------
                         required time                         13.643    
                         arrival time                          -8.370    
  -------------------------------------------------------------------
                         slack                                  5.273    

Slack (MET) :             5.294ns  (required time - arrival time)
  Source:                 design_1_i/Segment_Controller_0/inst/one_second_counter_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Segment_Controller_0/inst/one_second_counter_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@10.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        4.588ns  (logic 2.015ns (43.917%)  route 2.573ns (56.083%))
  Logic Levels:           8  (CARRY4=5 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.322ns = ( 13.322 - 10.000 ) 
    Source Clock Delay      (SCD):    3.761ns
    Clock Pessimism Removal (CPR):    0.413ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.905     1.905    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.006 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=97, routed)          1.755     3.761    design_1_i/Segment_Controller_0/inst/clock_100Mhz
    SLICE_X39Y6          FDCE                                         r  design_1_i/Segment_Controller_0/inst/one_second_counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y6          FDCE (Prop_fdce_C_Q)         0.456     4.217 f  design_1_i/Segment_Controller_0/inst/one_second_counter_reg[15]/Q
                         net (fo=2, routed)           0.855     5.072    design_1_i/Segment_Controller_0/inst/one_second_counter_reg[15]
    SLICE_X38Y6          LUT5 (Prop_lut5_I0_O)        0.124     5.196 r  design_1_i/Segment_Controller_0/inst/displayed_number[0]_i_7/O
                         net (fo=2, routed)           1.094     6.290    design_1_i/Segment_Controller_0/inst/displayed_number[0]_i_7_n_0
    SLICE_X38Y6          LUT6 (Prop_lut6_I1_O)        0.124     6.414 r  design_1_i/Segment_Controller_0/inst/one_second_counter[0]_i_7/O
                         net (fo=27, routed)          0.624     7.038    design_1_i/Segment_Controller_0/inst/one_second_counter[0]_i_7_n_0
    SLICE_X39Y3          LUT3 (Prop_lut3_I1_O)        0.124     7.162 r  design_1_i/Segment_Controller_0/inst/one_second_counter[0]_i_6/O
                         net (fo=1, routed)           0.000     7.162    design_1_i/Segment_Controller_0/inst/one_second_counter[0]_i_6_n_0
    SLICE_X39Y3          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.694 r  design_1_i/Segment_Controller_0/inst/one_second_counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.694    design_1_i/Segment_Controller_0/inst/one_second_counter_reg[0]_i_1_n_0
    SLICE_X39Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.808 r  design_1_i/Segment_Controller_0/inst/one_second_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.808    design_1_i/Segment_Controller_0/inst/one_second_counter_reg[4]_i_1_n_0
    SLICE_X39Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.922 r  design_1_i/Segment_Controller_0/inst/one_second_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.922    design_1_i/Segment_Controller_0/inst/one_second_counter_reg[8]_i_1_n_0
    SLICE_X39Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.036 r  design_1_i/Segment_Controller_0/inst/one_second_counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.036    design_1_i/Segment_Controller_0/inst/one_second_counter_reg[12]_i_1_n_0
    SLICE_X39Y7          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.349 r  design_1_i/Segment_Controller_0/inst/one_second_counter_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     8.349    design_1_i/Segment_Controller_0/inst/one_second_counter_reg[16]_i_1_n_4
    SLICE_X39Y7          FDCE                                         r  design_1_i/Segment_Controller_0/inst/one_second_counter_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.654    11.654    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.745 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=97, routed)          1.577    13.322    design_1_i/Segment_Controller_0/inst/clock_100Mhz
    SLICE_X39Y7          FDCE                                         r  design_1_i/Segment_Controller_0/inst/one_second_counter_reg[19]/C
                         clock pessimism              0.413    13.735    
                         clock uncertainty           -0.154    13.581    
    SLICE_X39Y7          FDCE (Setup_fdce_C_D)        0.062    13.643    design_1_i/Segment_Controller_0/inst/one_second_counter_reg[19]
  -------------------------------------------------------------------
                         required time                         13.643    
                         arrival time                          -8.349    
  -------------------------------------------------------------------
                         slack                                  5.294    

Slack (MET) :             5.368ns  (required time - arrival time)
  Source:                 design_1_i/Segment_Controller_0/inst/one_second_counter_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Segment_Controller_0/inst/one_second_counter_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@10.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        4.514ns  (logic 1.941ns (42.997%)  route 2.573ns (57.003%))
  Logic Levels:           8  (CARRY4=5 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.322ns = ( 13.322 - 10.000 ) 
    Source Clock Delay      (SCD):    3.761ns
    Clock Pessimism Removal (CPR):    0.413ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.905     1.905    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.006 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=97, routed)          1.755     3.761    design_1_i/Segment_Controller_0/inst/clock_100Mhz
    SLICE_X39Y6          FDCE                                         r  design_1_i/Segment_Controller_0/inst/one_second_counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y6          FDCE (Prop_fdce_C_Q)         0.456     4.217 f  design_1_i/Segment_Controller_0/inst/one_second_counter_reg[15]/Q
                         net (fo=2, routed)           0.855     5.072    design_1_i/Segment_Controller_0/inst/one_second_counter_reg[15]
    SLICE_X38Y6          LUT5 (Prop_lut5_I0_O)        0.124     5.196 r  design_1_i/Segment_Controller_0/inst/displayed_number[0]_i_7/O
                         net (fo=2, routed)           1.094     6.290    design_1_i/Segment_Controller_0/inst/displayed_number[0]_i_7_n_0
    SLICE_X38Y6          LUT6 (Prop_lut6_I1_O)        0.124     6.414 r  design_1_i/Segment_Controller_0/inst/one_second_counter[0]_i_7/O
                         net (fo=27, routed)          0.624     7.038    design_1_i/Segment_Controller_0/inst/one_second_counter[0]_i_7_n_0
    SLICE_X39Y3          LUT3 (Prop_lut3_I1_O)        0.124     7.162 r  design_1_i/Segment_Controller_0/inst/one_second_counter[0]_i_6/O
                         net (fo=1, routed)           0.000     7.162    design_1_i/Segment_Controller_0/inst/one_second_counter[0]_i_6_n_0
    SLICE_X39Y3          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.694 r  design_1_i/Segment_Controller_0/inst/one_second_counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.694    design_1_i/Segment_Controller_0/inst/one_second_counter_reg[0]_i_1_n_0
    SLICE_X39Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.808 r  design_1_i/Segment_Controller_0/inst/one_second_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.808    design_1_i/Segment_Controller_0/inst/one_second_counter_reg[4]_i_1_n_0
    SLICE_X39Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.922 r  design_1_i/Segment_Controller_0/inst/one_second_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.922    design_1_i/Segment_Controller_0/inst/one_second_counter_reg[8]_i_1_n_0
    SLICE_X39Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.036 r  design_1_i/Segment_Controller_0/inst/one_second_counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.036    design_1_i/Segment_Controller_0/inst/one_second_counter_reg[12]_i_1_n_0
    SLICE_X39Y7          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.275 r  design_1_i/Segment_Controller_0/inst/one_second_counter_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     8.275    design_1_i/Segment_Controller_0/inst/one_second_counter_reg[16]_i_1_n_5
    SLICE_X39Y7          FDCE                                         r  design_1_i/Segment_Controller_0/inst/one_second_counter_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.654    11.654    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.745 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=97, routed)          1.577    13.322    design_1_i/Segment_Controller_0/inst/clock_100Mhz
    SLICE_X39Y7          FDCE                                         r  design_1_i/Segment_Controller_0/inst/one_second_counter_reg[18]/C
                         clock pessimism              0.413    13.735    
                         clock uncertainty           -0.154    13.581    
    SLICE_X39Y7          FDCE (Setup_fdce_C_D)        0.062    13.643    design_1_i/Segment_Controller_0/inst/one_second_counter_reg[18]
  -------------------------------------------------------------------
                         required time                         13.643    
                         arrival time                          -8.275    
  -------------------------------------------------------------------
                         slack                                  5.368    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.839ns
    Source Clock Delay      (SCD):    1.461ns
    Clock Pessimism Removal (CPR):    0.377ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.844     0.844    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.870 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=97, routed)          0.592     1.461    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/slowest_sync_clk
    SLICE_X36Y4          FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y4          FDRE (Prop_fdre_C_Q)         0.141     1.602 r  design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.065     1.668    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/s_level_out_d1_cdc_to
    SLICE_X36Y4          FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.949     0.949    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.978 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=97, routed)          0.861     1.839    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/slowest_sync_clk
    SLICE_X36Y4          FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism             -0.377     1.461    
    SLICE_X36Y4          FDRE (Hold_fdre_C_D)         0.075     1.536    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                         -1.536    
                         arrival time                           1.668    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.838ns
    Source Clock Delay      (SCD):    1.460ns
    Clock Pessimism Removal (CPR):    0.377ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.844     0.844    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.870 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=97, routed)          0.591     1.460    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X36Y8          FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y8          FDRE (Prop_fdre_C_Q)         0.141     1.601 r  design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.065     1.667    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/s_level_out_d1_cdc_to
    SLICE_X36Y8          FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.949     0.949    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.978 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=97, routed)          0.860     1.838    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X36Y8          FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism             -0.377     1.460    
    SLICE_X36Y8          FDRE (Hold_fdre_C_D)         0.075     1.535    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                         -1.535    
                         arrival time                           1.667    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/EXT_LPF/AUX_LPF[2].asr_lpf_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/rst_ps7_0_100M/U0/EXT_LPF/AUX_LPF[3].asr_lpf_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.214ns  (logic 0.141ns (65.958%)  route 0.073ns (34.042%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.839ns
    Source Clock Delay      (SCD):    1.461ns
    Clock Pessimism Removal (CPR):    0.377ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.844     0.844    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.870 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=97, routed)          0.592     1.461    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/slowest_sync_clk
    SLICE_X36Y4          FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/EXT_LPF/AUX_LPF[2].asr_lpf_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y4          FDRE (Prop_fdre_C_Q)         0.141     1.602 r  design_1_i/rst_ps7_0_100M/U0/EXT_LPF/AUX_LPF[2].asr_lpf_reg[2]/Q
                         net (fo=2, routed)           0.073     1.675    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/p_1_in
    SLICE_X36Y4          FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/EXT_LPF/AUX_LPF[3].asr_lpf_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.949     0.949    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.978 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=97, routed)          0.861     1.839    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/slowest_sync_clk
    SLICE_X36Y4          FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/EXT_LPF/AUX_LPF[3].asr_lpf_reg[3]/C
                         clock pessimism             -0.377     1.461    
    SLICE_X36Y4          FDRE (Hold_fdre_C_D)         0.078     1.539    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/AUX_LPF[3].asr_lpf_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.539    
                         arrival time                           1.675    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/EXT_LPF/lpf_asr_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/rst_ps7_0_100M/U0/EXT_LPF/lpf_int_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.250ns  (logic 0.186ns (74.383%)  route 0.064ns (25.617%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.839ns
    Source Clock Delay      (SCD):    1.461ns
    Clock Pessimism Removal (CPR):    0.364ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.844     0.844    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.870 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=97, routed)          0.592     1.461    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/slowest_sync_clk
    SLICE_X36Y4          FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/EXT_LPF/lpf_asr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y4          FDRE (Prop_fdre_C_Q)         0.141     1.602 r  design_1_i/rst_ps7_0_100M/U0/EXT_LPF/lpf_asr_reg/Q
                         net (fo=2, routed)           0.064     1.666    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/lpf_asr
    SLICE_X37Y4          LUT3 (Prop_lut3_I1_O)        0.045     1.711 r  design_1_i/rst_ps7_0_100M/U0/EXT_LPF/lpf_int0/O
                         net (fo=1, routed)           0.000     1.711    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/lpf_int0__0
    SLICE_X37Y4          FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/EXT_LPF/lpf_int_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.949     0.949    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.978 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=97, routed)          0.861     1.839    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/slowest_sync_clk
    SLICE_X37Y4          FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/EXT_LPF/lpf_int_reg/C
                         clock pessimism             -0.364     1.474    
    SLICE_X37Y4          FDRE (Hold_fdre_C_D)         0.092     1.566    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/lpf_int_reg
  -------------------------------------------------------------------
                         required time                         -1.566    
                         arrival time                           1.711    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/SEQ/SEQ_COUNTER/q_int_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/rst_ps7_0_100M/U0/SEQ/core_dec_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.209ns (71.524%)  route 0.083ns (28.476%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.841ns
    Source Clock Delay      (SCD):    1.463ns
    Clock Pessimism Removal (CPR):    0.364ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.844     0.844    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.870 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=97, routed)          0.594     1.463    design_1_i/rst_ps7_0_100M/U0/SEQ/SEQ_COUNTER/slowest_sync_clk
    SLICE_X42Y3          FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/SEQ/SEQ_COUNTER/q_int_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y3          FDRE (Prop_fdre_C_Q)         0.164     1.627 r  design_1_i/rst_ps7_0_100M/U0/SEQ/SEQ_COUNTER/q_int_reg[0]/Q
                         net (fo=7, routed)           0.083     1.711    design_1_i/rst_ps7_0_100M/U0/SEQ/seq_cnt[0]
    SLICE_X43Y3          LUT4 (Prop_lut4_I1_O)        0.045     1.756 r  design_1_i/rst_ps7_0_100M/U0/SEQ/pr_dec0/O
                         net (fo=1, routed)           0.000     1.756    design_1_i/rst_ps7_0_100M/U0/SEQ/pr_dec0__0
    SLICE_X43Y3          FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/SEQ/core_dec_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.949     0.949    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.978 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=97, routed)          0.863     1.841    design_1_i/rst_ps7_0_100M/U0/SEQ/slowest_sync_clk
    SLICE_X43Y3          FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/SEQ/core_dec_reg[1]/C
                         clock pessimism             -0.364     1.476    
    SLICE_X43Y3          FDRE (Hold_fdre_C_D)         0.092     1.568    design_1_i/rst_ps7_0_100M/U0/SEQ/core_dec_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.568    
                         arrival time                           1.756    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/SEQ/core_dec_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/rst_ps7_0_100M/U0/SEQ/Core_reg/D
                            (rising edge-triggered cell FDSE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.186ns (56.505%)  route 0.143ns (43.495%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.841ns
    Source Clock Delay      (SCD):    1.463ns
    Clock Pessimism Removal (CPR):    0.361ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.844     0.844    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.870 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=97, routed)          0.594     1.463    design_1_i/rst_ps7_0_100M/U0/SEQ/slowest_sync_clk
    SLICE_X43Y4          FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/SEQ/core_dec_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y4          FDRE (Prop_fdre_C_Q)         0.141     1.604 f  design_1_i/rst_ps7_0_100M/U0/SEQ/core_dec_reg[2]/Q
                         net (fo=1, routed)           0.143     1.748    design_1_i/rst_ps7_0_100M/U0/SEQ/p_0_in
    SLICE_X42Y5          LUT2 (Prop_lut2_I1_O)        0.045     1.793 r  design_1_i/rst_ps7_0_100M/U0/SEQ/Core_i_1/O
                         net (fo=1, routed)           0.000     1.793    design_1_i/rst_ps7_0_100M/U0/SEQ/Core_i_1_n_0
    SLICE_X42Y5          FDSE                                         r  design_1_i/rst_ps7_0_100M/U0/SEQ/Core_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.949     0.949    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.978 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=97, routed)          0.863     1.841    design_1_i/rst_ps7_0_100M/U0/SEQ/slowest_sync_clk
    SLICE_X42Y5          FDSE                                         r  design_1_i/rst_ps7_0_100M/U0/SEQ/Core_reg/C
                         clock pessimism             -0.361     1.479    
    SLICE_X42Y5          FDSE (Hold_fdse_C_D)         0.120     1.599    design_1_i/rst_ps7_0_100M/U0/SEQ/Core_reg
  -------------------------------------------------------------------
                         required time                         -1.599    
                         arrival time                           1.793    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/EXT_LPF/AUX_LPF[3].asr_lpf_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/rst_ps7_0_100M/U0/EXT_LPF/lpf_asr_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.290ns  (logic 0.226ns (77.929%)  route 0.064ns (22.071%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.839ns
    Source Clock Delay      (SCD):    1.461ns
    Clock Pessimism Removal (CPR):    0.377ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.844     0.844    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.870 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=97, routed)          0.592     1.461    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/slowest_sync_clk
    SLICE_X36Y4          FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/EXT_LPF/AUX_LPF[3].asr_lpf_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y4          FDRE (Prop_fdre_C_Q)         0.128     1.589 r  design_1_i/rst_ps7_0_100M/U0/EXT_LPF/AUX_LPF[3].asr_lpf_reg[3]/Q
                         net (fo=1, routed)           0.064     1.653    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/asr_lpf[0]
    SLICE_X36Y4          LUT5 (Prop_lut5_I4_O)        0.098     1.751 r  design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/lpf_asr_i_1/O
                         net (fo=1, routed)           0.000     1.751    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX_n_0
    SLICE_X36Y4          FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/EXT_LPF/lpf_asr_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.949     0.949    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.978 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=97, routed)          0.861     1.839    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/slowest_sync_clk
    SLICE_X36Y4          FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/EXT_LPF/lpf_asr_reg/C
                         clock pessimism             -0.377     1.461    
    SLICE_X36Y4          FDRE (Hold_fdre_C_D)         0.092     1.553    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/lpf_asr_reg
  -------------------------------------------------------------------
                         required time                         -1.553    
                         arrival time                           1.751    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/EXT_LPF/EXT_LPF[1].exr_lpf_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/rst_ps7_0_100M/U0/EXT_LPF/lpf_exr_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.227ns (76.806%)  route 0.069ns (23.194%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.839ns
    Source Clock Delay      (SCD):    1.461ns
    Clock Pessimism Removal (CPR):    0.377ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.844     0.844    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.870 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=97, routed)          0.592     1.461    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/slowest_sync_clk
    SLICE_X37Y4          FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/EXT_LPF/EXT_LPF[1].exr_lpf_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y4          FDRE (Prop_fdre_C_Q)         0.128     1.589 r  design_1_i/rst_ps7_0_100M/U0/EXT_LPF/EXT_LPF[1].exr_lpf_reg[1]/Q
                         net (fo=2, routed)           0.069     1.658    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/p_3_out[2]
    SLICE_X37Y4          LUT5 (Prop_lut5_I2_O)        0.099     1.757 r  design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/lpf_exr_i_1/O
                         net (fo=1, routed)           0.000     1.757    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT_n_0
    SLICE_X37Y4          FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/EXT_LPF/lpf_exr_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.949     0.949    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.978 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=97, routed)          0.861     1.839    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/slowest_sync_clk
    SLICE_X37Y4          FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/EXT_LPF/lpf_exr_reg/C
                         clock pessimism             -0.377     1.461    
    SLICE_X37Y4          FDRE (Hold_fdre_C_D)         0.091     1.552    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/lpf_exr_reg
  -------------------------------------------------------------------
                         required time                         -1.552    
                         arrival time                           1.757    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/SEQ/core_dec_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/rst_ps7_0_100M/U0/SEQ/core_dec_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.186ns (57.377%)  route 0.138ns (42.623%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.841ns
    Source Clock Delay      (SCD):    1.463ns
    Clock Pessimism Removal (CPR):    0.361ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.844     0.844    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.870 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=97, routed)          0.594     1.463    design_1_i/rst_ps7_0_100M/U0/SEQ/slowest_sync_clk
    SLICE_X43Y3          FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/SEQ/core_dec_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y3          FDRE (Prop_fdre_C_Q)         0.141     1.604 r  design_1_i/rst_ps7_0_100M/U0/SEQ/core_dec_reg[0]/Q
                         net (fo=1, routed)           0.138     1.743    design_1_i/rst_ps7_0_100M/U0/SEQ/core_dec_reg_n_0_[0]
    SLICE_X43Y4          LUT2 (Prop_lut2_I1_O)        0.045     1.788 r  design_1_i/rst_ps7_0_100M/U0/SEQ/core_dec[2]_i_1/O
                         net (fo=1, routed)           0.000     1.788    design_1_i/rst_ps7_0_100M/U0/SEQ/core_dec[2]_i_1_n_0
    SLICE_X43Y4          FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/SEQ/core_dec_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.949     0.949    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.978 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=97, routed)          0.863     1.841    design_1_i/rst_ps7_0_100M/U0/SEQ/slowest_sync_clk
    SLICE_X43Y4          FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/SEQ/core_dec_reg[2]/C
                         clock pessimism             -0.361     1.479    
    SLICE_X43Y4          FDRE (Hold_fdre_C_D)         0.091     1.570    design_1_i/rst_ps7_0_100M/U0/SEQ/core_dec_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           1.788    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.128ns (51.736%)  route 0.119ns (48.264%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.839ns
    Source Clock Delay      (SCD):    1.461ns
    Clock Pessimism Removal (CPR):    0.377ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.844     0.844    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.870 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=97, routed)          0.592     1.461    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/slowest_sync_clk
    SLICE_X36Y4          FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y4          FDRE (Prop_fdre_C_Q)         0.128     1.589 r  design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/Q
                         net (fo=1, routed)           0.119     1.709    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/s_level_out_d2
    SLICE_X36Y4          FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.949     0.949    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.978 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=97, routed)          0.861     1.839    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/slowest_sync_clk
    SLICE_X36Y4          FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/C
                         clock pessimism             -0.377     1.461    
    SLICE_X36Y4          FDRE (Hold_fdre_C_D)         0.017     1.478    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3
  -------------------------------------------------------------------
                         required time                         -1.478    
                         arrival time                           1.709    
  -------------------------------------------------------------------
                         slack                                  0.230    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1] }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I      n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/I
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X39Y8     design_1_i/Segment_Controller_0/inst/one_second_counter_reg[21]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X39Y8     design_1_i/Segment_Controller_0/inst/one_second_counter_reg[22]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X39Y8     design_1_i/Segment_Controller_0/inst/one_second_counter_reg[23]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X39Y9     design_1_i/Segment_Controller_0/inst/one_second_counter_reg[24]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X39Y9     design_1_i/Segment_Controller_0/inst/one_second_counter_reg[25]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X39Y9     design_1_i/Segment_Controller_0/inst/one_second_counter_reg[26]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X39Y3     design_1_i/Segment_Controller_0/inst/one_second_counter_reg[2]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X39Y3     design_1_i/Segment_Controller_0/inst/one_second_counter_reg[3]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X39Y4     design_1_i/Segment_Controller_0/inst/one_second_counter_reg[4]/C
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X42Y4     design_1_i/rst_ps7_0_100M/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X42Y4     design_1_i/rst_ps7_0_100M/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Fast    FDCE/C      n/a            0.500         5.000       4.500      SLICE_X38Y1     design_1_i/Segment_Controller_0/inst/refresh_counter_reg[4]/C
Low Pulse Width   Fast    FDCE/C      n/a            0.500         5.000       4.500      SLICE_X38Y1     design_1_i/Segment_Controller_0/inst/refresh_counter_reg[5]/C
Low Pulse Width   Fast    FDCE/C      n/a            0.500         5.000       4.500      SLICE_X38Y1     design_1_i/Segment_Controller_0/inst/refresh_counter_reg[6]/C
Low Pulse Width   Fast    FDCE/C      n/a            0.500         5.000       4.500      SLICE_X38Y1     design_1_i/Segment_Controller_0/inst/refresh_counter_reg[7]/C
Low Pulse Width   Fast    FDCE/C      n/a            0.500         5.000       4.500      SLICE_X38Y2     design_1_i/Segment_Controller_0/inst/refresh_counter_reg[8]/C
Low Pulse Width   Fast    FDCE/C      n/a            0.500         5.000       4.500      SLICE_X38Y2     design_1_i/Segment_Controller_0/inst/refresh_counter_reg[9]/C
Low Pulse Width   Fast    FDCE/C      n/a            0.500         5.000       4.500      SLICE_X38Y0     design_1_i/Segment_Controller_0/inst/refresh_counter_reg[0]/C
Low Pulse Width   Fast    FDCE/C      n/a            0.500         5.000       4.500      SLICE_X38Y2     design_1_i/Segment_Controller_0/inst/refresh_counter_reg[10]/C
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X42Y4     design_1_i/rst_ps7_0_100M/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X42Y4     design_1_i/rst_ps7_0_100M/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Slow    FDCE/C      n/a            0.500         5.000       4.500      SLICE_X39Y8     design_1_i/Segment_Controller_0/inst/one_second_counter_reg[21]/C
High Pulse Width  Slow    FDCE/C      n/a            0.500         5.000       4.500      SLICE_X39Y8     design_1_i/Segment_Controller_0/inst/one_second_counter_reg[22]/C
High Pulse Width  Slow    FDCE/C      n/a            0.500         5.000       4.500      SLICE_X39Y8     design_1_i/Segment_Controller_0/inst/one_second_counter_reg[23]/C
High Pulse Width  Slow    FDCE/C      n/a            0.500         5.000       4.500      SLICE_X39Y9     design_1_i/Segment_Controller_0/inst/one_second_counter_reg[24]/C
High Pulse Width  Slow    FDCE/C      n/a            0.500         5.000       4.500      SLICE_X39Y9     design_1_i/Segment_Controller_0/inst/one_second_counter_reg[25]/C
High Pulse Width  Slow    FDCE/C      n/a            0.500         5.000       4.500      SLICE_X39Y9     design_1_i/Segment_Controller_0/inst/one_second_counter_reg[26]/C
High Pulse Width  Slow    FDCE/C      n/a            0.500         5.000       4.500      SLICE_X39Y3     design_1_i/Segment_Controller_0/inst/one_second_counter_reg[2]/C
High Pulse Width  Fast    FDCE/C      n/a            0.500         5.000       4.500      SLICE_X39Y3     design_1_i/Segment_Controller_0/inst/one_second_counter_reg[2]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_1
  To Clock:  clk_fpga_1

Setup :            0  Failing Endpoints,  Worst Slack        7.196ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.597ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.196ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Segment_Controller_0/inst/one_second_counter_reg[24]/CLR
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@10.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        2.179ns  (logic 0.580ns (26.615%)  route 1.599ns (73.385%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.321ns = ( 13.321 - 10.000 ) 
    Source Clock Delay      (SCD):    3.763ns
    Clock Pessimism Removal (CPR):    0.376ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.905     1.905    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.006 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=97, routed)          1.757     3.763    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X43Y5          FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y5          FDRE (Prop_fdre_C_Q)         0.456     4.219 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           0.498     4.717    design_1_i/Segment_Controller_0/inst/reset
    SLICE_X43Y5          LUT1 (Prop_lut1_I0_O)        0.124     4.841 f  design_1_i/Segment_Controller_0/inst/refresh_counter[0]_i_2/O
                         net (fo=63, routed)          1.101     5.942    design_1_i/Segment_Controller_0/inst/refresh_counter[0]_i_2_n_0
    SLICE_X39Y9          FDCE                                         f  design_1_i/Segment_Controller_0/inst/one_second_counter_reg[24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.654    11.654    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.745 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=97, routed)          1.576    13.321    design_1_i/Segment_Controller_0/inst/clock_100Mhz
    SLICE_X39Y9          FDCE                                         r  design_1_i/Segment_Controller_0/inst/one_second_counter_reg[24]/C
                         clock pessimism              0.376    13.697    
                         clock uncertainty           -0.154    13.543    
    SLICE_X39Y9          FDCE (Recov_fdce_C_CLR)     -0.405    13.138    design_1_i/Segment_Controller_0/inst/one_second_counter_reg[24]
  -------------------------------------------------------------------
                         required time                         13.138    
                         arrival time                          -5.942    
  -------------------------------------------------------------------
                         slack                                  7.196    

Slack (MET) :             7.196ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Segment_Controller_0/inst/one_second_counter_reg[25]/CLR
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@10.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        2.179ns  (logic 0.580ns (26.615%)  route 1.599ns (73.385%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.321ns = ( 13.321 - 10.000 ) 
    Source Clock Delay      (SCD):    3.763ns
    Clock Pessimism Removal (CPR):    0.376ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.905     1.905    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.006 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=97, routed)          1.757     3.763    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X43Y5          FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y5          FDRE (Prop_fdre_C_Q)         0.456     4.219 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           0.498     4.717    design_1_i/Segment_Controller_0/inst/reset
    SLICE_X43Y5          LUT1 (Prop_lut1_I0_O)        0.124     4.841 f  design_1_i/Segment_Controller_0/inst/refresh_counter[0]_i_2/O
                         net (fo=63, routed)          1.101     5.942    design_1_i/Segment_Controller_0/inst/refresh_counter[0]_i_2_n_0
    SLICE_X39Y9          FDCE                                         f  design_1_i/Segment_Controller_0/inst/one_second_counter_reg[25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.654    11.654    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.745 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=97, routed)          1.576    13.321    design_1_i/Segment_Controller_0/inst/clock_100Mhz
    SLICE_X39Y9          FDCE                                         r  design_1_i/Segment_Controller_0/inst/one_second_counter_reg[25]/C
                         clock pessimism              0.376    13.697    
                         clock uncertainty           -0.154    13.543    
    SLICE_X39Y9          FDCE (Recov_fdce_C_CLR)     -0.405    13.138    design_1_i/Segment_Controller_0/inst/one_second_counter_reg[25]
  -------------------------------------------------------------------
                         required time                         13.138    
                         arrival time                          -5.942    
  -------------------------------------------------------------------
                         slack                                  7.196    

Slack (MET) :             7.196ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Segment_Controller_0/inst/one_second_counter_reg[26]/CLR
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@10.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        2.179ns  (logic 0.580ns (26.615%)  route 1.599ns (73.385%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.321ns = ( 13.321 - 10.000 ) 
    Source Clock Delay      (SCD):    3.763ns
    Clock Pessimism Removal (CPR):    0.376ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.905     1.905    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.006 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=97, routed)          1.757     3.763    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X43Y5          FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y5          FDRE (Prop_fdre_C_Q)         0.456     4.219 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           0.498     4.717    design_1_i/Segment_Controller_0/inst/reset
    SLICE_X43Y5          LUT1 (Prop_lut1_I0_O)        0.124     4.841 f  design_1_i/Segment_Controller_0/inst/refresh_counter[0]_i_2/O
                         net (fo=63, routed)          1.101     5.942    design_1_i/Segment_Controller_0/inst/refresh_counter[0]_i_2_n_0
    SLICE_X39Y9          FDCE                                         f  design_1_i/Segment_Controller_0/inst/one_second_counter_reg[26]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.654    11.654    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.745 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=97, routed)          1.576    13.321    design_1_i/Segment_Controller_0/inst/clock_100Mhz
    SLICE_X39Y9          FDCE                                         r  design_1_i/Segment_Controller_0/inst/one_second_counter_reg[26]/C
                         clock pessimism              0.376    13.697    
                         clock uncertainty           -0.154    13.543    
    SLICE_X39Y9          FDCE (Recov_fdce_C_CLR)     -0.405    13.138    design_1_i/Segment_Controller_0/inst/one_second_counter_reg[26]
  -------------------------------------------------------------------
                         required time                         13.138    
                         arrival time                          -5.942    
  -------------------------------------------------------------------
                         slack                                  7.196    

Slack (MET) :             7.212ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Segment_Controller_0/inst/refresh_counter_reg[0]/CLR
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@10.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        2.252ns  (logic 0.580ns (25.756%)  route 1.672ns (74.244%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.324ns = ( 13.324 - 10.000 ) 
    Source Clock Delay      (SCD):    3.763ns
    Clock Pessimism Removal (CPR):    0.376ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.905     1.905    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.006 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=97, routed)          1.757     3.763    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X43Y5          FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y5          FDRE (Prop_fdre_C_Q)         0.456     4.219 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           0.498     4.717    design_1_i/Segment_Controller_0/inst/reset
    SLICE_X43Y5          LUT1 (Prop_lut1_I0_O)        0.124     4.841 f  design_1_i/Segment_Controller_0/inst/refresh_counter[0]_i_2/O
                         net (fo=63, routed)          1.174     6.015    design_1_i/Segment_Controller_0/inst/refresh_counter[0]_i_2_n_0
    SLICE_X38Y0          FDCE                                         f  design_1_i/Segment_Controller_0/inst/refresh_counter_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.654    11.654    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.745 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=97, routed)          1.579    13.324    design_1_i/Segment_Controller_0/inst/clock_100Mhz
    SLICE_X38Y0          FDCE                                         r  design_1_i/Segment_Controller_0/inst/refresh_counter_reg[0]/C
                         clock pessimism              0.376    13.700    
                         clock uncertainty           -0.154    13.546    
    SLICE_X38Y0          FDCE (Recov_fdce_C_CLR)     -0.319    13.227    design_1_i/Segment_Controller_0/inst/refresh_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         13.227    
                         arrival time                          -6.015    
  -------------------------------------------------------------------
                         slack                                  7.212    

Slack (MET) :             7.212ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Segment_Controller_0/inst/refresh_counter_reg[1]/CLR
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@10.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        2.252ns  (logic 0.580ns (25.756%)  route 1.672ns (74.244%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.324ns = ( 13.324 - 10.000 ) 
    Source Clock Delay      (SCD):    3.763ns
    Clock Pessimism Removal (CPR):    0.376ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.905     1.905    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.006 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=97, routed)          1.757     3.763    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X43Y5          FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y5          FDRE (Prop_fdre_C_Q)         0.456     4.219 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           0.498     4.717    design_1_i/Segment_Controller_0/inst/reset
    SLICE_X43Y5          LUT1 (Prop_lut1_I0_O)        0.124     4.841 f  design_1_i/Segment_Controller_0/inst/refresh_counter[0]_i_2/O
                         net (fo=63, routed)          1.174     6.015    design_1_i/Segment_Controller_0/inst/refresh_counter[0]_i_2_n_0
    SLICE_X38Y0          FDCE                                         f  design_1_i/Segment_Controller_0/inst/refresh_counter_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.654    11.654    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.745 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=97, routed)          1.579    13.324    design_1_i/Segment_Controller_0/inst/clock_100Mhz
    SLICE_X38Y0          FDCE                                         r  design_1_i/Segment_Controller_0/inst/refresh_counter_reg[1]/C
                         clock pessimism              0.376    13.700    
                         clock uncertainty           -0.154    13.546    
    SLICE_X38Y0          FDCE (Recov_fdce_C_CLR)     -0.319    13.227    design_1_i/Segment_Controller_0/inst/refresh_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         13.227    
                         arrival time                          -6.015    
  -------------------------------------------------------------------
                         slack                                  7.212    

Slack (MET) :             7.212ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Segment_Controller_0/inst/refresh_counter_reg[2]/CLR
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@10.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        2.252ns  (logic 0.580ns (25.756%)  route 1.672ns (74.244%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.324ns = ( 13.324 - 10.000 ) 
    Source Clock Delay      (SCD):    3.763ns
    Clock Pessimism Removal (CPR):    0.376ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.905     1.905    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.006 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=97, routed)          1.757     3.763    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X43Y5          FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y5          FDRE (Prop_fdre_C_Q)         0.456     4.219 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           0.498     4.717    design_1_i/Segment_Controller_0/inst/reset
    SLICE_X43Y5          LUT1 (Prop_lut1_I0_O)        0.124     4.841 f  design_1_i/Segment_Controller_0/inst/refresh_counter[0]_i_2/O
                         net (fo=63, routed)          1.174     6.015    design_1_i/Segment_Controller_0/inst/refresh_counter[0]_i_2_n_0
    SLICE_X38Y0          FDCE                                         f  design_1_i/Segment_Controller_0/inst/refresh_counter_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.654    11.654    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.745 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=97, routed)          1.579    13.324    design_1_i/Segment_Controller_0/inst/clock_100Mhz
    SLICE_X38Y0          FDCE                                         r  design_1_i/Segment_Controller_0/inst/refresh_counter_reg[2]/C
                         clock pessimism              0.376    13.700    
                         clock uncertainty           -0.154    13.546    
    SLICE_X38Y0          FDCE (Recov_fdce_C_CLR)     -0.319    13.227    design_1_i/Segment_Controller_0/inst/refresh_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         13.227    
                         arrival time                          -6.015    
  -------------------------------------------------------------------
                         slack                                  7.212    

Slack (MET) :             7.212ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Segment_Controller_0/inst/refresh_counter_reg[3]/CLR
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@10.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        2.252ns  (logic 0.580ns (25.756%)  route 1.672ns (74.244%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.324ns = ( 13.324 - 10.000 ) 
    Source Clock Delay      (SCD):    3.763ns
    Clock Pessimism Removal (CPR):    0.376ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.905     1.905    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.006 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=97, routed)          1.757     3.763    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X43Y5          FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y5          FDRE (Prop_fdre_C_Q)         0.456     4.219 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           0.498     4.717    design_1_i/Segment_Controller_0/inst/reset
    SLICE_X43Y5          LUT1 (Prop_lut1_I0_O)        0.124     4.841 f  design_1_i/Segment_Controller_0/inst/refresh_counter[0]_i_2/O
                         net (fo=63, routed)          1.174     6.015    design_1_i/Segment_Controller_0/inst/refresh_counter[0]_i_2_n_0
    SLICE_X38Y0          FDCE                                         f  design_1_i/Segment_Controller_0/inst/refresh_counter_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.654    11.654    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.745 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=97, routed)          1.579    13.324    design_1_i/Segment_Controller_0/inst/clock_100Mhz
    SLICE_X38Y0          FDCE                                         r  design_1_i/Segment_Controller_0/inst/refresh_counter_reg[3]/C
                         clock pessimism              0.376    13.700    
                         clock uncertainty           -0.154    13.546    
    SLICE_X38Y0          FDCE (Recov_fdce_C_CLR)     -0.319    13.227    design_1_i/Segment_Controller_0/inst/refresh_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         13.227    
                         arrival time                          -6.015    
  -------------------------------------------------------------------
                         slack                                  7.212    

Slack (MET) :             7.261ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Segment_Controller_0/inst/refresh_counter_reg[4]/CLR
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@10.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        2.203ns  (logic 0.580ns (26.329%)  route 1.623ns (73.671%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.324ns = ( 13.324 - 10.000 ) 
    Source Clock Delay      (SCD):    3.763ns
    Clock Pessimism Removal (CPR):    0.376ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.905     1.905    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.006 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=97, routed)          1.757     3.763    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X43Y5          FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y5          FDRE (Prop_fdre_C_Q)         0.456     4.219 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           0.498     4.717    design_1_i/Segment_Controller_0/inst/reset
    SLICE_X43Y5          LUT1 (Prop_lut1_I0_O)        0.124     4.841 f  design_1_i/Segment_Controller_0/inst/refresh_counter[0]_i_2/O
                         net (fo=63, routed)          1.125     5.966    design_1_i/Segment_Controller_0/inst/refresh_counter[0]_i_2_n_0
    SLICE_X38Y1          FDCE                                         f  design_1_i/Segment_Controller_0/inst/refresh_counter_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.654    11.654    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.745 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=97, routed)          1.579    13.324    design_1_i/Segment_Controller_0/inst/clock_100Mhz
    SLICE_X38Y1          FDCE                                         r  design_1_i/Segment_Controller_0/inst/refresh_counter_reg[4]/C
                         clock pessimism              0.376    13.700    
                         clock uncertainty           -0.154    13.546    
    SLICE_X38Y1          FDCE (Recov_fdce_C_CLR)     -0.319    13.227    design_1_i/Segment_Controller_0/inst/refresh_counter_reg[4]
  -------------------------------------------------------------------
                         required time                         13.227    
                         arrival time                          -5.966    
  -------------------------------------------------------------------
                         slack                                  7.261    

Slack (MET) :             7.261ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Segment_Controller_0/inst/refresh_counter_reg[5]/CLR
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@10.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        2.203ns  (logic 0.580ns (26.329%)  route 1.623ns (73.671%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.324ns = ( 13.324 - 10.000 ) 
    Source Clock Delay      (SCD):    3.763ns
    Clock Pessimism Removal (CPR):    0.376ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.905     1.905    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.006 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=97, routed)          1.757     3.763    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X43Y5          FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y5          FDRE (Prop_fdre_C_Q)         0.456     4.219 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           0.498     4.717    design_1_i/Segment_Controller_0/inst/reset
    SLICE_X43Y5          LUT1 (Prop_lut1_I0_O)        0.124     4.841 f  design_1_i/Segment_Controller_0/inst/refresh_counter[0]_i_2/O
                         net (fo=63, routed)          1.125     5.966    design_1_i/Segment_Controller_0/inst/refresh_counter[0]_i_2_n_0
    SLICE_X38Y1          FDCE                                         f  design_1_i/Segment_Controller_0/inst/refresh_counter_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.654    11.654    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.745 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=97, routed)          1.579    13.324    design_1_i/Segment_Controller_0/inst/clock_100Mhz
    SLICE_X38Y1          FDCE                                         r  design_1_i/Segment_Controller_0/inst/refresh_counter_reg[5]/C
                         clock pessimism              0.376    13.700    
                         clock uncertainty           -0.154    13.546    
    SLICE_X38Y1          FDCE (Recov_fdce_C_CLR)     -0.319    13.227    design_1_i/Segment_Controller_0/inst/refresh_counter_reg[5]
  -------------------------------------------------------------------
                         required time                         13.227    
                         arrival time                          -5.966    
  -------------------------------------------------------------------
                         slack                                  7.261    

Slack (MET) :             7.261ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Segment_Controller_0/inst/refresh_counter_reg[6]/CLR
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@10.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        2.203ns  (logic 0.580ns (26.329%)  route 1.623ns (73.671%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.324ns = ( 13.324 - 10.000 ) 
    Source Clock Delay      (SCD):    3.763ns
    Clock Pessimism Removal (CPR):    0.376ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.905     1.905    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.006 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=97, routed)          1.757     3.763    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X43Y5          FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y5          FDRE (Prop_fdre_C_Q)         0.456     4.219 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           0.498     4.717    design_1_i/Segment_Controller_0/inst/reset
    SLICE_X43Y5          LUT1 (Prop_lut1_I0_O)        0.124     4.841 f  design_1_i/Segment_Controller_0/inst/refresh_counter[0]_i_2/O
                         net (fo=63, routed)          1.125     5.966    design_1_i/Segment_Controller_0/inst/refresh_counter[0]_i_2_n_0
    SLICE_X38Y1          FDCE                                         f  design_1_i/Segment_Controller_0/inst/refresh_counter_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.654    11.654    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.745 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=97, routed)          1.579    13.324    design_1_i/Segment_Controller_0/inst/clock_100Mhz
    SLICE_X38Y1          FDCE                                         r  design_1_i/Segment_Controller_0/inst/refresh_counter_reg[6]/C
                         clock pessimism              0.376    13.700    
                         clock uncertainty           -0.154    13.546    
    SLICE_X38Y1          FDCE (Recov_fdce_C_CLR)     -0.319    13.227    design_1_i/Segment_Controller_0/inst/refresh_counter_reg[6]
  -------------------------------------------------------------------
                         required time                         13.227    
                         arrival time                          -5.966    
  -------------------------------------------------------------------
                         slack                                  7.261    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.597ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Segment_Controller_0/inst/one_second_counter_reg[10]/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.539ns  (logic 0.186ns (34.486%)  route 0.353ns (65.514%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.839ns
    Source Clock Delay      (SCD):    1.463ns
    Clock Pessimism Removal (CPR):    0.341ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.844     0.844    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.870 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=97, routed)          0.594     1.463    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X43Y5          FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y5          FDRE (Prop_fdre_C_Q)         0.141     1.604 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           0.158     1.763    design_1_i/Segment_Controller_0/inst/reset
    SLICE_X43Y5          LUT1 (Prop_lut1_I0_O)        0.045     1.808 f  design_1_i/Segment_Controller_0/inst/refresh_counter[0]_i_2/O
                         net (fo=63, routed)          0.195     2.003    design_1_i/Segment_Controller_0/inst/refresh_counter[0]_i_2_n_0
    SLICE_X39Y5          FDCE                                         f  design_1_i/Segment_Controller_0/inst/one_second_counter_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.949     0.949    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.978 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=97, routed)          0.861     1.839    design_1_i/Segment_Controller_0/inst/clock_100Mhz
    SLICE_X39Y5          FDCE                                         r  design_1_i/Segment_Controller_0/inst/one_second_counter_reg[10]/C
                         clock pessimism             -0.341     1.497    
    SLICE_X39Y5          FDCE (Remov_fdce_C_CLR)     -0.092     1.405    design_1_i/Segment_Controller_0/inst/one_second_counter_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.405    
                         arrival time                           2.003    
  -------------------------------------------------------------------
                         slack                                  0.597    

Slack (MET) :             0.597ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Segment_Controller_0/inst/one_second_counter_reg[11]/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.539ns  (logic 0.186ns (34.486%)  route 0.353ns (65.514%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.839ns
    Source Clock Delay      (SCD):    1.463ns
    Clock Pessimism Removal (CPR):    0.341ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.844     0.844    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.870 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=97, routed)          0.594     1.463    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X43Y5          FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y5          FDRE (Prop_fdre_C_Q)         0.141     1.604 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           0.158     1.763    design_1_i/Segment_Controller_0/inst/reset
    SLICE_X43Y5          LUT1 (Prop_lut1_I0_O)        0.045     1.808 f  design_1_i/Segment_Controller_0/inst/refresh_counter[0]_i_2/O
                         net (fo=63, routed)          0.195     2.003    design_1_i/Segment_Controller_0/inst/refresh_counter[0]_i_2_n_0
    SLICE_X39Y5          FDCE                                         f  design_1_i/Segment_Controller_0/inst/one_second_counter_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.949     0.949    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.978 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=97, routed)          0.861     1.839    design_1_i/Segment_Controller_0/inst/clock_100Mhz
    SLICE_X39Y5          FDCE                                         r  design_1_i/Segment_Controller_0/inst/one_second_counter_reg[11]/C
                         clock pessimism             -0.341     1.497    
    SLICE_X39Y5          FDCE (Remov_fdce_C_CLR)     -0.092     1.405    design_1_i/Segment_Controller_0/inst/one_second_counter_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.405    
                         arrival time                           2.003    
  -------------------------------------------------------------------
                         slack                                  0.597    

Slack (MET) :             0.597ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Segment_Controller_0/inst/one_second_counter_reg[8]/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.539ns  (logic 0.186ns (34.486%)  route 0.353ns (65.514%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.839ns
    Source Clock Delay      (SCD):    1.463ns
    Clock Pessimism Removal (CPR):    0.341ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.844     0.844    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.870 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=97, routed)          0.594     1.463    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X43Y5          FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y5          FDRE (Prop_fdre_C_Q)         0.141     1.604 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           0.158     1.763    design_1_i/Segment_Controller_0/inst/reset
    SLICE_X43Y5          LUT1 (Prop_lut1_I0_O)        0.045     1.808 f  design_1_i/Segment_Controller_0/inst/refresh_counter[0]_i_2/O
                         net (fo=63, routed)          0.195     2.003    design_1_i/Segment_Controller_0/inst/refresh_counter[0]_i_2_n_0
    SLICE_X39Y5          FDCE                                         f  design_1_i/Segment_Controller_0/inst/one_second_counter_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.949     0.949    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.978 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=97, routed)          0.861     1.839    design_1_i/Segment_Controller_0/inst/clock_100Mhz
    SLICE_X39Y5          FDCE                                         r  design_1_i/Segment_Controller_0/inst/one_second_counter_reg[8]/C
                         clock pessimism             -0.341     1.497    
    SLICE_X39Y5          FDCE (Remov_fdce_C_CLR)     -0.092     1.405    design_1_i/Segment_Controller_0/inst/one_second_counter_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.405    
                         arrival time                           2.003    
  -------------------------------------------------------------------
                         slack                                  0.597    

Slack (MET) :             0.597ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Segment_Controller_0/inst/one_second_counter_reg[9]/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.539ns  (logic 0.186ns (34.486%)  route 0.353ns (65.514%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.839ns
    Source Clock Delay      (SCD):    1.463ns
    Clock Pessimism Removal (CPR):    0.341ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.844     0.844    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.870 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=97, routed)          0.594     1.463    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X43Y5          FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y5          FDRE (Prop_fdre_C_Q)         0.141     1.604 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           0.158     1.763    design_1_i/Segment_Controller_0/inst/reset
    SLICE_X43Y5          LUT1 (Prop_lut1_I0_O)        0.045     1.808 f  design_1_i/Segment_Controller_0/inst/refresh_counter[0]_i_2/O
                         net (fo=63, routed)          0.195     2.003    design_1_i/Segment_Controller_0/inst/refresh_counter[0]_i_2_n_0
    SLICE_X39Y5          FDCE                                         f  design_1_i/Segment_Controller_0/inst/one_second_counter_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.949     0.949    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.978 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=97, routed)          0.861     1.839    design_1_i/Segment_Controller_0/inst/clock_100Mhz
    SLICE_X39Y5          FDCE                                         r  design_1_i/Segment_Controller_0/inst/one_second_counter_reg[9]/C
                         clock pessimism             -0.341     1.497    
    SLICE_X39Y5          FDCE (Remov_fdce_C_CLR)     -0.092     1.405    design_1_i/Segment_Controller_0/inst/one_second_counter_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.405    
                         arrival time                           2.003    
  -------------------------------------------------------------------
                         slack                                  0.597    

Slack (MET) :             0.630ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Segment_Controller_0/inst/displayed_number_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.596ns  (logic 0.186ns (31.219%)  route 0.410ns (68.781%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.838ns
    Source Clock Delay      (SCD):    1.463ns
    Clock Pessimism Removal (CPR):    0.341ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.844     0.844    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.870 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=97, routed)          0.594     1.463    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X43Y5          FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y5          FDRE (Prop_fdre_C_Q)         0.141     1.604 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           0.158     1.763    design_1_i/Segment_Controller_0/inst/reset
    SLICE_X43Y5          LUT1 (Prop_lut1_I0_O)        0.045     1.808 f  design_1_i/Segment_Controller_0/inst/refresh_counter[0]_i_2/O
                         net (fo=63, routed)          0.252     2.059    design_1_i/Segment_Controller_0/inst/refresh_counter[0]_i_2_n_0
    SLICE_X38Y7          FDCE                                         f  design_1_i/Segment_Controller_0/inst/displayed_number_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.949     0.949    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.978 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=97, routed)          0.860     1.838    design_1_i/Segment_Controller_0/inst/clock_100Mhz
    SLICE_X38Y7          FDCE                                         r  design_1_i/Segment_Controller_0/inst/displayed_number_reg[0]/C
                         clock pessimism             -0.341     1.496    
    SLICE_X38Y7          FDCE (Remov_fdce_C_CLR)     -0.067     1.429    design_1_i/Segment_Controller_0/inst/displayed_number_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.429    
                         arrival time                           2.059    
  -------------------------------------------------------------------
                         slack                                  0.630    

Slack (MET) :             0.630ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Segment_Controller_0/inst/displayed_number_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.596ns  (logic 0.186ns (31.219%)  route 0.410ns (68.781%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.838ns
    Source Clock Delay      (SCD):    1.463ns
    Clock Pessimism Removal (CPR):    0.341ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.844     0.844    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.870 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=97, routed)          0.594     1.463    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X43Y5          FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y5          FDRE (Prop_fdre_C_Q)         0.141     1.604 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           0.158     1.763    design_1_i/Segment_Controller_0/inst/reset
    SLICE_X43Y5          LUT1 (Prop_lut1_I0_O)        0.045     1.808 f  design_1_i/Segment_Controller_0/inst/refresh_counter[0]_i_2/O
                         net (fo=63, routed)          0.252     2.059    design_1_i/Segment_Controller_0/inst/refresh_counter[0]_i_2_n_0
    SLICE_X38Y7          FDCE                                         f  design_1_i/Segment_Controller_0/inst/displayed_number_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.949     0.949    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.978 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=97, routed)          0.860     1.838    design_1_i/Segment_Controller_0/inst/clock_100Mhz
    SLICE_X38Y7          FDCE                                         r  design_1_i/Segment_Controller_0/inst/displayed_number_reg[1]/C
                         clock pessimism             -0.341     1.496    
    SLICE_X38Y7          FDCE (Remov_fdce_C_CLR)     -0.067     1.429    design_1_i/Segment_Controller_0/inst/displayed_number_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.429    
                         arrival time                           2.059    
  -------------------------------------------------------------------
                         slack                                  0.630    

Slack (MET) :             0.630ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Segment_Controller_0/inst/displayed_number_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.596ns  (logic 0.186ns (31.219%)  route 0.410ns (68.781%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.838ns
    Source Clock Delay      (SCD):    1.463ns
    Clock Pessimism Removal (CPR):    0.341ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.844     0.844    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.870 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=97, routed)          0.594     1.463    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X43Y5          FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y5          FDRE (Prop_fdre_C_Q)         0.141     1.604 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           0.158     1.763    design_1_i/Segment_Controller_0/inst/reset
    SLICE_X43Y5          LUT1 (Prop_lut1_I0_O)        0.045     1.808 f  design_1_i/Segment_Controller_0/inst/refresh_counter[0]_i_2/O
                         net (fo=63, routed)          0.252     2.059    design_1_i/Segment_Controller_0/inst/refresh_counter[0]_i_2_n_0
    SLICE_X38Y7          FDCE                                         f  design_1_i/Segment_Controller_0/inst/displayed_number_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.949     0.949    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.978 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=97, routed)          0.860     1.838    design_1_i/Segment_Controller_0/inst/clock_100Mhz
    SLICE_X38Y7          FDCE                                         r  design_1_i/Segment_Controller_0/inst/displayed_number_reg[2]/C
                         clock pessimism             -0.341     1.496    
    SLICE_X38Y7          FDCE (Remov_fdce_C_CLR)     -0.067     1.429    design_1_i/Segment_Controller_0/inst/displayed_number_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.429    
                         arrival time                           2.059    
  -------------------------------------------------------------------
                         slack                                  0.630    

Slack (MET) :             0.630ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Segment_Controller_0/inst/displayed_number_reg[3]/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.596ns  (logic 0.186ns (31.219%)  route 0.410ns (68.781%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.838ns
    Source Clock Delay      (SCD):    1.463ns
    Clock Pessimism Removal (CPR):    0.341ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.844     0.844    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.870 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=97, routed)          0.594     1.463    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X43Y5          FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y5          FDRE (Prop_fdre_C_Q)         0.141     1.604 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           0.158     1.763    design_1_i/Segment_Controller_0/inst/reset
    SLICE_X43Y5          LUT1 (Prop_lut1_I0_O)        0.045     1.808 f  design_1_i/Segment_Controller_0/inst/refresh_counter[0]_i_2/O
                         net (fo=63, routed)          0.252     2.059    design_1_i/Segment_Controller_0/inst/refresh_counter[0]_i_2_n_0
    SLICE_X38Y7          FDCE                                         f  design_1_i/Segment_Controller_0/inst/displayed_number_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.949     0.949    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.978 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=97, routed)          0.860     1.838    design_1_i/Segment_Controller_0/inst/clock_100Mhz
    SLICE_X38Y7          FDCE                                         r  design_1_i/Segment_Controller_0/inst/displayed_number_reg[3]/C
                         clock pessimism             -0.341     1.496    
    SLICE_X38Y7          FDCE (Remov_fdce_C_CLR)     -0.067     1.429    design_1_i/Segment_Controller_0/inst/displayed_number_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.429    
                         arrival time                           2.059    
  -------------------------------------------------------------------
                         slack                                  0.630    

Slack (MET) :             0.644ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Segment_Controller_0/inst/refresh_counter_reg[16]/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.611ns  (logic 0.186ns (30.437%)  route 0.425ns (69.563%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.839ns
    Source Clock Delay      (SCD):    1.463ns
    Clock Pessimism Removal (CPR):    0.341ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.844     0.844    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.870 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=97, routed)          0.594     1.463    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X43Y5          FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y5          FDRE (Prop_fdre_C_Q)         0.141     1.604 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           0.158     1.763    design_1_i/Segment_Controller_0/inst/reset
    SLICE_X43Y5          LUT1 (Prop_lut1_I0_O)        0.045     1.808 f  design_1_i/Segment_Controller_0/inst/refresh_counter[0]_i_2/O
                         net (fo=63, routed)          0.267     2.075    design_1_i/Segment_Controller_0/inst/refresh_counter[0]_i_2_n_0
    SLICE_X38Y4          FDCE                                         f  design_1_i/Segment_Controller_0/inst/refresh_counter_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.949     0.949    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.978 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=97, routed)          0.861     1.839    design_1_i/Segment_Controller_0/inst/clock_100Mhz
    SLICE_X38Y4          FDCE                                         r  design_1_i/Segment_Controller_0/inst/refresh_counter_reg[16]/C
                         clock pessimism             -0.341     1.497    
    SLICE_X38Y4          FDCE (Remov_fdce_C_CLR)     -0.067     1.430    design_1_i/Segment_Controller_0/inst/refresh_counter_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.430    
                         arrival time                           2.075    
  -------------------------------------------------------------------
                         slack                                  0.644    

Slack (MET) :             0.644ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Segment_Controller_0/inst/refresh_counter_reg[17]/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.611ns  (logic 0.186ns (30.437%)  route 0.425ns (69.563%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.839ns
    Source Clock Delay      (SCD):    1.463ns
    Clock Pessimism Removal (CPR):    0.341ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.844     0.844    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.870 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=97, routed)          0.594     1.463    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X43Y5          FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y5          FDRE (Prop_fdre_C_Q)         0.141     1.604 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           0.158     1.763    design_1_i/Segment_Controller_0/inst/reset
    SLICE_X43Y5          LUT1 (Prop_lut1_I0_O)        0.045     1.808 f  design_1_i/Segment_Controller_0/inst/refresh_counter[0]_i_2/O
                         net (fo=63, routed)          0.267     2.075    design_1_i/Segment_Controller_0/inst/refresh_counter[0]_i_2_n_0
    SLICE_X38Y4          FDCE                                         f  design_1_i/Segment_Controller_0/inst/refresh_counter_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.949     0.949    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.978 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=97, routed)          0.861     1.839    design_1_i/Segment_Controller_0/inst/clock_100Mhz
    SLICE_X38Y4          FDCE                                         r  design_1_i/Segment_Controller_0/inst/refresh_counter_reg[17]/C
                         clock pessimism             -0.341     1.497    
    SLICE_X38Y4          FDCE (Remov_fdce_C_CLR)     -0.067     1.430    design_1_i/Segment_Controller_0/inst/refresh_counter_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.430    
                         arrival time                           2.075    
  -------------------------------------------------------------------
                         slack                                  0.644    





