#! /usr/local/iverilog/bin/vvp
:ivl_version "11.0 (devel)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_0000000000a8bd90 .scope module, "main" "main" 2 7;
 .timescale 0 0;
v0000000000cfd740_0 .net "A_O", 31 0, L_0000000000d1f7c0;  1 drivers
v0000000000cfca20_0 .net "C", 0 0, v0000000000cfcac0_0;  1 drivers
v0000000000cfd880_0 .net "C_U_out", 6 0, L_0000000000d20800;  1 drivers
RS_0000000000ca0dd8 .resolv tri, v0000000000c3ca60_0, v0000000000cf2aa0_0;
v0000000000cfd240_0 .net8 "DO", 31 0, RS_0000000000ca0dd8;  2 drivers
v0000000000cfcb60_0 .net "Data_RAM_Out", 31 0, v0000000000cefca0_0;  1 drivers
v0000000000cfd920_0 .net "EX_ALU_OP", 3 0, v0000000000c92ee0_0;  1 drivers
v0000000000cfd2e0_0 .net "EX_Bit11_0", 31 0, v0000000000c93520_0;  1 drivers
v0000000000cfdce0_0 .net "EX_Bit15_12", 3 0, v0000000000c92f80_0;  1 drivers
v0000000000cfd380_0 .net "EX_MUX_2X1_OUT", 31 0, L_0000000000c54470;  1 drivers
v0000000000cfdd80_0 .net "EX_RF_Enable", 0 0, v0000000000c92d00_0;  1 drivers
v0000000000cfc700_0 .net "EX_Shift_imm", 0 0, v0000000000c92da0_0;  1 drivers
v0000000000cfcca0_0 .net "EX_addresing_modes", 7 0, v0000000000c93020_0;  1 drivers
v0000000000cfcd40_0 .net "EX_load_instr", 0 0, v0000000000c92e40_0;  1 drivers
v0000000000cf7d60_0 .net "EX_mem_read_write", 0 0, v0000000000c935c0_0;  1 drivers
v0000000000d03790_0 .net "EX_mem_size", 0 0, v0000000000c93ca0_0;  1 drivers
v0000000000d02b10_0 .net "ID_B_instr", 0 0, L_0000000000d1f540;  1 drivers
v0000000000d029d0_0 .net "ID_Bit11_0", 11 0, v0000000000c3c6a0_0;  1 drivers
v0000000000d03830_0 .net "ID_Bit15_12", 3 0, v0000000000c3c740_0;  1 drivers
v0000000000d03510_0 .net "ID_Bit19_16", 3 0, v0000000000c3c7e0_0;  1 drivers
v0000000000d021b0_0 .net "ID_Bit23_0", 23 0, v0000000000c3c9c0_0;  1 drivers
v0000000000d040f0_0 .net "ID_Bit31_28", 3 0, v0000000000c3cb00_0;  1 drivers
v0000000000d026b0_0 .net "ID_Bit3_0", 3 0, v0000000000c889d0_0;  1 drivers
v0000000000d02e30_0 .net "ID_CU", 6 0, L_0000000000c538a0;  1 drivers
o0000000000ca0838 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0000000000d035b0_0 .net "ID_addresing_modes", 7 0, o0000000000ca0838;  0 drivers
v0000000000d02bb0_0 .net "ID_mem_read_write", 0 0, L_0000000000d1f680;  1 drivers
o0000000000ca0898 .functor BUFZ 1, C4<z>; HiZ drive
v0000000000d03ab0_0 .net "ID_mem_size", 0 0, o0000000000ca0898;  0 drivers
o0000000000ca0e08 .functor BUFZ 1, C4<z>; HiZ drive
v0000000000d038d0_0 .net "IF_ID_Load", 0 0, o0000000000ca0e08;  0 drivers
v0000000000d03b50_0 .net "IF_ID_load", 0 0, v0000000000ceec60_0;  1 drivers
v0000000000d02ed0_0 .net "MEM_A_O", 31 0, v0000000000c93700_0;  1 drivers
v0000000000d03470_0 .net "MEM_Bit15_12", 3 0, v0000000000c93340_0;  1 drivers
v0000000000d03a10_0 .net "MEM_MUX3", 31 0, v0000000000c921c0_0;  1 drivers
v0000000000d04050_0 .net "MEM_RF_Enable", 0 0, v0000000000c933e0_0;  1 drivers
o0000000000ca2ea8 .functor BUFZ 1, C4<z>; HiZ drive
v0000000000d02f70_0 .net "MEM_load", 0 0, o0000000000ca2ea8;  0 drivers
v0000000000d03010_0 .net "MEM_load_instr", 0 0, v0000000000c92620_0;  1 drivers
v0000000000d02250_0 .net "MEM_mem_read_write", 0 0, v0000000000c92580_0;  1 drivers
v0000000000d03650_0 .net "MEM_mem_size", 0 0, v0000000000c92760_0;  1 drivers
v0000000000d03150_0 .net "MUX1_signal", 1 0, v0000000000cef660_0;  1 drivers
v0000000000d04410_0 .net "MUX2_signal", 1 0, v0000000000ceee40_0;  1 drivers
v0000000000d03dd0_0 .net "MUX3_signal", 1 0, v0000000000ceeee0_0;  1 drivers
v0000000000d03bf0_0 .net "MUXControlUnit_signal", 0 0, v0000000000cef020_0;  1 drivers
v0000000000d036f0_0 .net "M_O", 31 0, L_0000000000c52aa0;  1 drivers
o0000000000ca2ae8 .functor BUFZ 7, C4<zzzzzzz>; HiZ drive
v0000000000d030b0_0 .net "NOP_S", 6 0, o0000000000ca2ae8;  0 drivers
v0000000000d02c50_0 .net "Next_PC", 31 0, v0000000000c88a70_0;  1 drivers
v0000000000d042d0_0 .net "PA", 31 0, v0000000000cf7cc0_0;  1 drivers
v0000000000d02a70_0 .net "PB", 31 0, v0000000000cfc2a0_0;  1 drivers
v0000000000d04190_0 .net "PC4", 31 0, L_0000000000d1d240;  1 drivers
v0000000000d03970_0 .net "PCI", 31 0, L_0000000000c53670;  1 drivers
v0000000000d027f0_0 .net "PCO", 31 0, L_0000000000c53750;  1 drivers
v0000000000d02cf0_0 .net "PC_RF_ld", 0 0, v0000000000cef340_0;  1 drivers
v0000000000d03d30_0 .net "PCin", 31 0, L_0000000000c54320;  1 drivers
v0000000000d02d90_0 .net "PD", 31 0, v0000000000cfaa40_0;  1 drivers
v0000000000d031f0_0 .net "PW", 31 0, L_0000000000c53ec0;  1 drivers
o0000000000ca4918 .functor BUFZ 1, C4<z>; HiZ drive
v0000000000d04370_0 .net "RFLd", 0 0, o0000000000ca4918;  0 drivers
v0000000000d03c90_0 .var "Reset", 0 0;
L_0000000000d23f38 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000000000d01fd0_0 .net "S", 0 0, L_0000000000d23f38;  1 drivers
o0000000000ca5098 .functor BUFZ 4, C4<zzzz>; HiZ drive
v0000000000d03290_0 .net "SD", 3 0, o0000000000ca5098;  0 drivers
v0000000000d02070_0 .net "SEx4_out", 31 0, L_0000000000c536e0;  1 drivers
v0000000000d03330_0 .net "SSE_out", 31 0, v0000000000cfcc00_0;  1 drivers
o0000000000ca2548 .functor BUFZ 1, C4<z>; HiZ drive
v0000000000d03e70_0 .net "Size", 0 0, o0000000000ca2548;  0 drivers
v0000000000d03f10_0 .net "TA", 31 0, L_0000000000d1c3e0;  1 drivers
v0000000000d044b0_0 .net "WB_A_O", 31 0, v0000000000cec4d0_0;  1 drivers
v0000000000d02890_0 .net "WB_Bit15_12", 3 0, v0000000000cebf30_0;  1 drivers
o0000000000ca48b8 .functor BUFZ 4, C4<zzzz>; HiZ drive
v0000000000d033d0_0 .net "WB_Bit15_12_out", 3 0, o0000000000ca48b8;  0 drivers
v0000000000d03fb0_0 .net "WB_Data_RAM_Out", 31 0, v0000000000ced290_0;  1 drivers
v0000000000d04550_0 .net "WB_RF_Enable", 0 0, v0000000000aef5d0_0;  1 drivers
v0000000000d04230_0 .net "WB_load_instr", 0 0, v0000000000c54cc0_0;  1 drivers
v0000000000d045f0_0 .net "asserted", 0 0, L_0000000000d1f360;  1 drivers
v0000000000d04690_0 .net "cc_alu_1", 3 0, L_0000000000d1e460;  1 drivers
v0000000000d02110_0 .net "cc_alu_2", 3 0, L_0000000000d1d920;  1 drivers
v0000000000d01f30_0 .net "cc_main_alu_out", 3 0, L_0000000000d20c60;  1 drivers
v0000000000d022f0_0 .net "cc_out", 3 0, v0000000000ced150_0;  1 drivers
v0000000000d02390_0 .net "choose_ta_r_nop", 0 0, v0000000000c91fe0_0;  1 drivers
v0000000000d02430_0 .var "clk", 0 0;
v0000000000d024d0_0 .net "mux_out_1", 31 0, L_0000000000c54160;  1 drivers
v0000000000d02570_0 .net "mux_out_1_A", 31 0, v0000000000c3d000_0;  1 drivers
v0000000000d02610_0 .net "mux_out_2", 31 0, L_0000000000c52950;  1 drivers
v0000000000d02750_0 .net "mux_out_2_B", 31 0, v0000000000c3d6e0_0;  1 drivers
v0000000000d02930_0 .net "mux_out_3", 31 0, L_0000000000c53bb0;  1 drivers
v0000000000d05450_0 .net "mux_out_3_C", 31 0, v0000000000c3c560_0;  1 drivers
S_0000000000a8c0b0 .scope module, "Cond_Is_Asserted" "Cond_Is_Asserted" 2 422, 2 798 0, S_0000000000a8bd90;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "cc_in";
    .port_info 1 /INPUT 4 "instr_condition";
    .port_info 2 /OUTPUT 1 "asserted";
v0000000000c92b20_0 .net "asserted", 0 0, L_0000000000d1f360;  alias, 1 drivers
v0000000000c930c0_0 .var/i "assrt", 31 0;
v0000000000c93b60_0 .var/i "c", 31 0;
v0000000000c92440_0 .net "cc_in", 3 0, v0000000000ced150_0;  alias, 1 drivers
v0000000000c938e0_0 .net "instr_condition", 3 0, v0000000000c3cb00_0;  alias, 1 drivers
v0000000000c93660_0 .var/i "n", 31 0;
v0000000000c93980_0 .var/i "v", 31 0;
v0000000000c92bc0_0 .var/i "z", 31 0;
E_0000000000c4d430/0 .event edge, v0000000000c92440_0, v0000000000c938e0_0, v0000000000c92bc0_0, v0000000000c93b60_0;
E_0000000000c4d430/1 .event edge, v0000000000c93660_0, v0000000000c93980_0;
E_0000000000c4d430 .event/or E_0000000000c4d430/0, E_0000000000c4d430/1;
L_0000000000d1f360 .part v0000000000c930c0_0, 0, 1;
S_0000000000a92900 .scope module, "Condition_Handler" "Condition_Handler" 2 434, 2 954 0, S_0000000000a8bd90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "asserted";
    .port_info 1 /INPUT 1 "b_instr";
    .port_info 2 /OUTPUT 1 "choose_ta_r_nop";
v0000000000c93200_0 .net "asserted", 0 0, L_0000000000d1f360;  alias, 1 drivers
v0000000000c92c60_0 .net "b_instr", 0 0, L_0000000000d1f540;  alias, 1 drivers
v0000000000c91fe0_0 .var "choose_ta_r_nop", 0 0;
E_0000000000c4d7b0 .event edge, v0000000000c92b20_0, v0000000000c92c60_0;
S_0000000000a92a90 .scope module, "EX_mem_pipeline_register" "EX_MEM_pipeline_register" 2 448, 2 1071 0, S_0000000000a8bd90;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "mux_out_3_C";
    .port_info 1 /INPUT 32 "A_O";
    .port_info 2 /INPUT 4 "EX_Bit15_12";
    .port_info 3 /INPUT 4 "cc_main_alu_out";
    .port_info 4 /INPUT 1 "EX_load_instr";
    .port_info 5 /INPUT 1 "EX_RF_Enable";
    .port_info 6 /INPUT 1 "EX_mem_read_write";
    .port_info 7 /INPUT 1 "EX_mem_size";
    .port_info 8 /INPUT 1 "clk";
    .port_info 9 /OUTPUT 32 "MEM_A_O";
    .port_info 10 /OUTPUT 32 "MEM_MUX3";
    .port_info 11 /OUTPUT 4 "MEM_Bit15_12";
    .port_info 12 /OUTPUT 1 "MEM_load_instr";
    .port_info 13 /OUTPUT 1 "MEM_RF_Enable";
    .port_info 14 /OUTPUT 1 "MEM_mem_read_write";
    .port_info 15 /OUTPUT 1 "MEM_mem_size";
v0000000000c92260_0 .net "A_O", 31 0, L_0000000000d1f7c0;  alias, 1 drivers
v0000000000c929e0_0 .net "EX_Bit15_12", 3 0, v0000000000c92f80_0;  alias, 1 drivers
v0000000000c92120_0 .net "EX_RF_Enable", 0 0, v0000000000c92d00_0;  alias, 1 drivers
v0000000000c932a0_0 .net "EX_load_instr", 0 0, v0000000000c92e40_0;  alias, 1 drivers
v0000000000c91e00_0 .net "EX_mem_read_write", 0 0, v0000000000d02430_0;  1 drivers
v0000000000c924e0_0 .net "EX_mem_size", 0 0, v0000000000c935c0_0;  alias, 1 drivers
v0000000000c93700_0 .var "MEM_A_O", 31 0;
v0000000000c93340_0 .var "MEM_Bit15_12", 3 0;
v0000000000c921c0_0 .var "MEM_MUX3", 31 0;
v0000000000c933e0_0 .var "MEM_RF_Enable", 0 0;
v0000000000c92620_0 .var "MEM_load_instr", 0 0;
v0000000000c92580_0 .var "MEM_mem_read_write", 0 0;
v0000000000c92760_0 .var "MEM_mem_size", 0 0;
v0000000000c93ac0_0 .net "cc_main_alu_out", 3 0, L_0000000000d20c60;  alias, 1 drivers
v0000000000c93480_0 .net "clk", 0 0, v0000000000c93ca0_0;  alias, 1 drivers
v0000000000c93c00_0 .net "mux_out_3_C", 31 0, v0000000000c3c560_0;  alias, 1 drivers
E_0000000000c4d330 .event posedge, v0000000000c93480_0;
S_0000000000a92c20 .scope module, "ID_EX_pipeline_register" "ID_EX_pipeline_register" 2 340, 2 1029 0, S_0000000000a8bd90;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "mux_out_1_A";
    .port_info 1 /OUTPUT 32 "mux_out_2_B";
    .port_info 2 /OUTPUT 32 "mux_out_3_C";
    .port_info 3 /OUTPUT 4 "EX_Bit15_12";
    .port_info 4 /OUTPUT 1 "EX_Shift_imm";
    .port_info 5 /OUTPUT 4 "EX_ALU_OP";
    .port_info 6 /OUTPUT 1 "EX_load_instr";
    .port_info 7 /OUTPUT 1 "EX_RF_instr";
    .port_info 8 /OUTPUT 32 "EX_Bit11_0";
    .port_info 9 /OUTPUT 8 "EX_addresing_modes";
    .port_info 10 /OUTPUT 1 "EX_mem_size";
    .port_info 11 /OUTPUT 1 "EX_mem_read_write";
    .port_info 12 /INPUT 32 "mux_out_1";
    .port_info 13 /INPUT 32 "mux_out_2";
    .port_info 14 /INPUT 32 "mux_out_3";
    .port_info 15 /INPUT 4 "ID_Bit15_12";
    .port_info 16 /INPUT 7 "ID_CU";
    .port_info 17 /INPUT 12 "ID_Bit11_0";
    .port_info 18 /INPUT 8 "ID_addresing_modes";
    .port_info 19 /INPUT 1 "ID_mem_size";
    .port_info 20 /INPUT 1 "ID_mem_read_write";
    .port_info 21 /INPUT 1 "clk";
v0000000000c92ee0_0 .var "EX_ALU_OP", 3 0;
v0000000000c93520_0 .var "EX_Bit11_0", 31 0;
v0000000000c92f80_0 .var "EX_Bit15_12", 3 0;
v0000000000c92d00_0 .var "EX_RF_instr", 0 0;
v0000000000c92da0_0 .var "EX_Shift_imm", 0 0;
v0000000000c93020_0 .var "EX_addresing_modes", 7 0;
v0000000000c92e40_0 .var "EX_load_instr", 0 0;
v0000000000c935c0_0 .var "EX_mem_read_write", 0 0;
v0000000000c93ca0_0 .var "EX_mem_size", 0 0;
v0000000000c91ea0_0 .net "ID_Bit11_0", 11 0, v0000000000c3c6a0_0;  alias, 1 drivers
v0000000000c91f40_0 .net "ID_Bit15_12", 3 0, v0000000000c3c740_0;  alias, 1 drivers
v0000000000c92800_0 .net "ID_CU", 6 0, L_0000000000d20800;  alias, 1 drivers
v0000000000c928a0_0 .net "ID_addresing_modes", 7 0, o0000000000ca0838;  alias, 0 drivers
v0000000000c92940_0 .net "ID_mem_read_write", 0 0, L_0000000000d1f680;  alias, 1 drivers
v0000000000c3dfa0_0 .net "ID_mem_size", 0 0, o0000000000ca0898;  alias, 0 drivers
v0000000000c3dbe0_0 .net "clk", 0 0, v0000000000d02430_0;  alias, 1 drivers
v0000000000c3e180_0 .net "mux_out_1", 31 0, L_0000000000c54160;  alias, 1 drivers
v0000000000c3d000_0 .var "mux_out_1_A", 31 0;
v0000000000c3ce20_0 .net "mux_out_2", 31 0, L_0000000000c52950;  alias, 1 drivers
v0000000000c3d6e0_0 .var "mux_out_2_B", 31 0;
v0000000000c3d280_0 .net "mux_out_3", 31 0, L_0000000000c53bb0;  alias, 1 drivers
v0000000000c3c560_0 .var "mux_out_3_C", 31 0;
E_0000000000c4c8b0 .event posedge, v0000000000c91e00_0;
S_0000000000a8f8c0 .scope module, "IF_ID_pipeline_register" "IF_ID_pipeline_register" 2 145, 2 967 0, S_0000000000a8bd90;
 .timescale 0 0;
    .port_info 0 /OUTPUT 24 "ID_Bit23_0";
    .port_info 1 /OUTPUT 32 "ID_Next_PC";
    .port_info 2 /OUTPUT 4 "ID_Bit19_16";
    .port_info 3 /OUTPUT 4 "ID_Bit3_0";
    .port_info 4 /OUTPUT 4 "ID_Bit31_28";
    .port_info 5 /OUTPUT 12 "ID_Bit11_0";
    .port_info 6 /OUTPUT 4 "ID_Bit15_12";
    .port_info 7 /OUTPUT 32 "ID_Bit31_0";
    .port_info 8 /INPUT 1 "nop";
    .port_info 9 /INPUT 1 "Hazard_Unit_Ld";
    .port_info 10 /INPUT 1 "clk";
    .port_info 11 /INPUT 1 "Reset";
    .port_info 12 /INPUT 32 "PC4";
    .port_info 13 /INPUT 32 "DataOut";
v0000000000c3d780_0 .net8 "DataOut", 31 0, RS_0000000000ca0dd8;  alias, 2 drivers
v0000000000c3d3c0_0 .net "Hazard_Unit_Ld", 0 0, o0000000000ca0e08;  alias, 0 drivers
v0000000000c3c6a0_0 .var "ID_Bit11_0", 11 0;
v0000000000c3c740_0 .var "ID_Bit15_12", 3 0;
v0000000000c3c7e0_0 .var "ID_Bit19_16", 3 0;
v0000000000c3c9c0_0 .var "ID_Bit23_0", 23 0;
v0000000000c3ca60_0 .var "ID_Bit31_0", 31 0;
v0000000000c3cb00_0 .var "ID_Bit31_28", 3 0;
v0000000000c889d0_0 .var "ID_Bit3_0", 3 0;
v0000000000c88a70_0 .var "ID_Next_PC", 31 0;
v0000000000c88390_0 .net "PC4", 31 0, L_0000000000d1d240;  alias, 1 drivers
v0000000000c88610_0 .net "Reset", 0 0, v0000000000d03c90_0;  1 drivers
v0000000000c88bb0_0 .net "clk", 0 0, v0000000000d02430_0;  alias, 1 drivers
v0000000000c88cf0_0 .net "nop", 0 0, v0000000000c91fe0_0;  alias, 1 drivers
S_0000000000a872d0 .scope module, "MEM_WB_pipeline_register" "MEM_WB_pipeline_register" 2 503, 2 1095 0, S_0000000000a8bd90;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "alu_out";
    .port_info 1 /INPUT 32 "data_r_out";
    .port_info 2 /INPUT 4 "bit15_12";
    .port_info 3 /INPUT 1 "MEM_load_instr";
    .port_info 4 /INPUT 1 "MEM_RF_Enable";
    .port_info 5 /INPUT 1 "clk";
    .port_info 6 /OUTPUT 32 "wb_alu_out";
    .port_info 7 /OUTPUT 32 "wb_data_r_out";
    .port_info 8 /OUTPUT 4 "wb_bit15_12";
    .port_info 9 /OUTPUT 1 "WB_load_instr";
    .port_info 10 /OUTPUT 1 "WB_RF_Enable";
v0000000000c88d90_0 .net "MEM_RF_Enable", 0 0, v0000000000c933e0_0;  alias, 1 drivers
v0000000000aef530_0 .net "MEM_load_instr", 0 0, v0000000000c92620_0;  alias, 1 drivers
v0000000000aef5d0_0 .var "WB_RF_Enable", 0 0;
v0000000000c54cc0_0 .var "WB_load_instr", 0 0;
v0000000000c55080_0 .net "alu_out", 31 0, v0000000000c93700_0;  alias, 1 drivers
v0000000000c247a0_0 .net "bit15_12", 3 0, v0000000000c93340_0;  alias, 1 drivers
v0000000000ced830_0 .net "clk", 0 0, v0000000000d02430_0;  alias, 1 drivers
v0000000000cecf70_0 .net "data_r_out", 31 0, v0000000000cefca0_0;  alias, 1 drivers
v0000000000cec4d0_0 .var "wb_alu_out", 31 0;
v0000000000cebf30_0 .var "wb_bit15_12", 3 0;
v0000000000ced290_0 .var "wb_data_r_out", 31 0;
S_0000000000a87460 .scope module, "Status_register" "Status_register" 2 170, 2 756 0, S_0000000000a8bd90;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "cc_in";
    .port_info 1 /INPUT 1 "S";
    .port_info 2 /OUTPUT 4 "cc_out";
    .port_info 3 /INPUT 1 "clk";
v0000000000ced1f0_0 .net "S", 0 0, L_0000000000d23f38;  alias, 1 drivers
v0000000000cece30_0 .net "cc_in", 3 0, L_0000000000d20c60;  alias, 1 drivers
v0000000000ced150_0 .var "cc_out", 3 0;
v0000000000ced8d0_0 .net "clk", 0 0, v0000000000d02430_0;  alias, 1 drivers
S_0000000000a875f0 .scope module, "alu_1" "alu" 2 126, 3 4 0, S_0000000000a8bd90;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /INPUT 4 "OPS";
    .port_info 3 /INPUT 1 "Cin";
    .port_info 4 /OUTPUT 32 "S";
    .port_info 5 /OUTPUT 4 "Alu_Out";
v0000000000cec750_0 .net "A", 31 0, L_0000000000c53750;  alias, 1 drivers
v0000000000cec390_0 .net "Alu_Out", 3 0, L_0000000000d1e460;  alias, 1 drivers
L_0000000000d23f80 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0000000000cec070_0 .net "B", 31 0, L_0000000000d23f80;  1 drivers
L_0000000000d24010 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000000000ceced0_0 .net "Cin", 0 0, L_0000000000d24010;  1 drivers
L_0000000000d23fc8 .functor BUFT 1, C4<0100>, C4<0>, C4<0>, C4<0>;
v0000000000cebfd0_0 .net "OPS", 3 0, L_0000000000d23fc8;  1 drivers
v0000000000ced330_0 .var "OPS_result", 32 0;
v0000000000ced3d0_0 .net "S", 31 0, L_0000000000d1d240;  alias, 1 drivers
v0000000000cec250_0 .net *"_ivl_11", 0 0, L_0000000000d1d6a0;  1 drivers
v0000000000ced010_0 .net *"_ivl_16", 0 0, L_0000000000d1cf20;  1 drivers
v0000000000ced970_0 .net *"_ivl_3", 0 0, L_0000000000d1c2a0;  1 drivers
v0000000000cecc50_0 .net *"_ivl_7", 0 0, L_0000000000d1d600;  1 drivers
v0000000000cedb50_0 .var/i "ol", 31 0;
v0000000000ced650_0 .var/i "tc", 31 0;
v0000000000ced470_0 .var/i "tn", 31 0;
v0000000000cec110_0 .var/i "tv", 31 0;
v0000000000ceda10_0 .var/i "tz", 31 0;
E_0000000000c4caf0/0 .event edge, v0000000000cebfd0_0, v0000000000cec750_0, v0000000000cec070_0, v0000000000ceced0_0;
E_0000000000c4caf0/1 .event edge, v0000000000ced330_0, v0000000000cedb50_0;
E_0000000000c4caf0 .event/or E_0000000000c4caf0/0, E_0000000000c4caf0/1;
L_0000000000d1c2a0 .part v0000000000ced470_0, 0, 1;
L_0000000000d1d600 .part v0000000000ceda10_0, 0, 1;
L_0000000000d1d6a0 .part v0000000000ced650_0, 0, 1;
L_0000000000d1e460 .concat8 [ 1 1 1 1], L_0000000000d1cf20, L_0000000000d1d6a0, L_0000000000d1d600, L_0000000000d1c2a0;
L_0000000000d1cf20 .part v0000000000cec110_0, 0, 1;
L_0000000000d1d240 .part v0000000000ced330_0, 0, 32;
S_0000000000aea060 .scope module, "alu_2" "alu" 2 195, 3 4 0, S_0000000000a8bd90;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /INPUT 4 "OPS";
    .port_info 3 /INPUT 1 "Cin";
    .port_info 4 /OUTPUT 32 "S";
    .port_info 5 /OUTPUT 4 "Alu_Out";
v0000000000cec7f0_0 .net "A", 31 0, L_0000000000c536e0;  alias, 1 drivers
v0000000000cec890_0 .net "Alu_Out", 3 0, L_0000000000d1d920;  alias, 1 drivers
v0000000000cedab0_0 .net "B", 31 0, v0000000000c88a70_0;  alias, 1 drivers
L_0000000000d240a0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000000000cec1b0_0 .net "Cin", 0 0, L_0000000000d240a0;  1 drivers
L_0000000000d24058 .functor BUFT 1, C4<0100>, C4<0>, C4<0>, C4<0>;
v0000000000cec930_0 .net "OPS", 3 0, L_0000000000d24058;  1 drivers
v0000000000ced6f0_0 .var "OPS_result", 32 0;
v0000000000ced0b0_0 .net "S", 31 0, L_0000000000d1c3e0;  alias, 1 drivers
v0000000000cec2f0_0 .net *"_ivl_11", 0 0, L_0000000000d1dd80;  1 drivers
v0000000000cedbf0_0 .net *"_ivl_16", 0 0, L_0000000000d1d9c0;  1 drivers
v0000000000cecd90_0 .net *"_ivl_3", 0 0, L_0000000000d1cfc0;  1 drivers
v0000000000ced790_0 .net *"_ivl_7", 0 0, L_0000000000d1d1a0;  1 drivers
v0000000000cedc90_0 .var/i "ol", 31 0;
v0000000000ced510_0 .var/i "tc", 31 0;
v0000000000ced5b0_0 .var/i "tn", 31 0;
v0000000000cec9d0_0 .var/i "tv", 31 0;
v0000000000cec430_0 .var/i "tz", 31 0;
E_0000000000c4ccf0/0 .event edge, v0000000000cec930_0, v0000000000cec7f0_0, v0000000000c88a70_0, v0000000000cec1b0_0;
E_0000000000c4ccf0/1 .event edge, v0000000000ced6f0_0, v0000000000cedc90_0;
E_0000000000c4ccf0 .event/or E_0000000000c4ccf0/0, E_0000000000c4ccf0/1;
L_0000000000d1cfc0 .part v0000000000ced5b0_0, 0, 1;
L_0000000000d1d1a0 .part v0000000000cec430_0, 0, 1;
L_0000000000d1dd80 .part v0000000000ced510_0, 0, 1;
L_0000000000d1d920 .concat8 [ 1 1 1 1], L_0000000000d1d9c0, L_0000000000d1dd80, L_0000000000d1d1a0, L_0000000000d1cfc0;
L_0000000000d1d9c0 .part v0000000000cec9d0_0, 0, 1;
L_0000000000d1c3e0 .part v0000000000ced6f0_0, 0, 32;
S_0000000000aea1f0 .scope module, "alu_main" "alu" 2 383, 3 4 0, S_0000000000a8bd90;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /INPUT 4 "OPS";
    .port_info 3 /INPUT 1 "Cin";
    .port_info 4 /OUTPUT 32 "S";
    .port_info 5 /OUTPUT 4 "Alu_Out";
v0000000000cec570_0 .net "A", 31 0, v0000000000c3d000_0;  alias, 1 drivers
v0000000000cec6b0_0 .net "Alu_Out", 3 0, L_0000000000d20c60;  alias, 1 drivers
v0000000000cec610_0 .net "B", 31 0, L_0000000000c54470;  alias, 1 drivers
v0000000000ceca70_0 .net "Cin", 0 0, v0000000000cfcac0_0;  alias, 1 drivers
v0000000000cecbb0_0 .net "OPS", 3 0, v0000000000c92ee0_0;  alias, 1 drivers
v0000000000cedd30_0 .var "OPS_result", 32 0;
v0000000000cecb10_0 .net "S", 31 0, L_0000000000d1f7c0;  alias, 1 drivers
v0000000000ceccf0_0 .net *"_ivl_11", 0 0, L_0000000000d20080;  1 drivers
v0000000000cebe90_0 .net *"_ivl_16", 0 0, L_0000000000d1fe00;  1 drivers
v0000000000cee760_0 .net *"_ivl_3", 0 0, L_0000000000d1f2c0;  1 drivers
v0000000000cee1c0_0 .net *"_ivl_7", 0 0, L_0000000000d1ffe0;  1 drivers
v0000000000cee440_0 .var/i "ol", 31 0;
v0000000000cee3a0_0 .var/i "tc", 31 0;
v0000000000cef0c0_0 .var/i "tn", 31 0;
v0000000000cee4e0_0 .var/i "tv", 31 0;
v0000000000cee580_0 .var/i "tz", 31 0;
E_0000000000c4cd70/0 .event edge, v0000000000c92ee0_0, v0000000000c3d000_0, v0000000000cec610_0, v0000000000ceca70_0;
E_0000000000c4cd70/1 .event edge, v0000000000cedd30_0, v0000000000cee440_0;
E_0000000000c4cd70 .event/or E_0000000000c4cd70/0, E_0000000000c4cd70/1;
L_0000000000d1f2c0 .part v0000000000cef0c0_0, 0, 1;
L_0000000000d1ffe0 .part v0000000000cee580_0, 0, 1;
L_0000000000d20080 .part v0000000000cee3a0_0, 0, 1;
L_0000000000d20c60 .concat8 [ 1 1 1 1], L_0000000000d1fe00, L_0000000000d20080, L_0000000000d1ffe0, L_0000000000d1f2c0;
L_0000000000d1fe00 .part v0000000000cee4e0_0, 0, 1;
L_0000000000d1f7c0 .part v0000000000cedd30_0, 0, 32;
S_0000000000aea380 .scope module, "control_unit" "control_unit" 2 298, 2 601 0, S_0000000000a8bd90;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "ID_B_instr";
    .port_info 1 /OUTPUT 1 "MemReadWrite";
    .port_info 2 /OUTPUT 7 "C_U_out";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 32 "A";
v0000000000cefa20_0 .net8 "A", 31 0, RS_0000000000ca0dd8;  alias, 2 drivers
v0000000000cee300_0 .net "C_U_out", 6 0, L_0000000000d20800;  alias, 1 drivers
v0000000000cefb60_0 .net "ID_B_instr", 0 0, L_0000000000d1f540;  alias, 1 drivers
v0000000000cee260_0 .net "MemReadWrite", 0 0, L_0000000000d1f680;  alias, 1 drivers
v0000000000cefd40_0 .net *"_ivl_11", 0 0, L_0000000000d20940;  1 drivers
v0000000000cef520_0 .net *"_ivl_18", 3 0, v0000000000cef200_0;  1 drivers
v0000000000cee6c0_0 .net *"_ivl_3", 0 0, L_0000000000d1efa0;  1 drivers
v0000000000cef8e0_0 .net *"_ivl_7", 0 0, L_0000000000d1e8c0;  1 drivers
v0000000000cef200_0 .var "alu_op", 3 0;
v0000000000cee080_0 .var/i "b_bl", 31 0;
v0000000000cef980_0 .var/i "b_instr", 31 0;
v0000000000cee800_0 .net "clk", 0 0, v0000000000d02430_0;  alias, 1 drivers
v0000000000cef7a0_0 .var/i "condAsserted", 31 0;
v0000000000cee620_0 .var "instr", 2 0;
v0000000000cef840_0 .var/i "l", 31 0;
v0000000000cee8a0_0 .var/i "l_instr", 31 0;
v0000000000cef2a0_0 .var/i "m_rw", 31 0;
v0000000000cee940_0 .var/i "r_sr_off", 31 0;
v0000000000cefac0_0 .var/i "rf_instr", 31 0;
v0000000000cefc00_0 .var/i "s_imm", 31 0;
v0000000000ceea80_0 .var/i "u", 31 0;
E_0000000000c4cab0/0 .event edge, v0000000000c3d780_0, v0000000000cee620_0, v0000000000cef840_0, v0000000000ceea80_0;
E_0000000000c4cab0/1 .event edge, v0000000000cee940_0, v0000000000cee080_0;
E_0000000000c4cab0 .event/or E_0000000000c4cab0/0, E_0000000000c4cab0/1;
L_0000000000d1efa0 .part v0000000000cefc00_0, 0, 1;
L_0000000000d1e8c0 .part v0000000000cefac0_0, 0, 1;
L_0000000000d20940 .part v0000000000cee8a0_0, 0, 1;
L_0000000000d1f540 .part v0000000000cef980_0, 0, 1;
L_0000000000d20800 .concat8 [ 1 1 4 1], L_0000000000d1e8c0, L_0000000000d20940, v0000000000cef200_0, L_0000000000d1efa0;
L_0000000000d1f680 .part v0000000000cef2a0_0, 0, 1;
S_0000000000a7fd10 .scope module, "data_ram" "data_ram256x8" 2 475, 2 1132 0, S_0000000000a8bd90;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "DataOut";
    .port_info 1 /INPUT 1 "ReadWrite";
    .port_info 2 /INPUT 32 "Address";
    .port_info 3 /INPUT 32 "DataIn";
    .port_info 4 /INPUT 1 "Size";
v0000000000cee9e0_0 .net "Address", 31 0, v0000000000c93700_0;  alias, 1 drivers
v0000000000ceef80_0 .net "DataIn", 31 0, v0000000000c921c0_0;  alias, 1 drivers
v0000000000cefca0_0 .var "DataOut", 31 0;
v0000000000cedea0 .array "Mem", 255 0, 7 0;
v0000000000ceeb20_0 .net "ReadWrite", 0 0, v0000000000c92580_0;  alias, 1 drivers
v0000000000cee120_0 .net "Size", 0 0, o0000000000ca2548;  alias, 0 drivers
E_0000000000c4df70/0 .event edge, v0000000000cee120_0, v0000000000c921c0_0, v0000000000c93700_0, v0000000000c92580_0;
E_0000000000c4df70/1 .event edge, v0000000000cecf70_0;
E_0000000000c4df70 .event/or E_0000000000c4df70/0, E_0000000000c4df70/1;
S_0000000000a7fea0 .scope module, "h_u" "hazard_unit" 2 546, 2 1276 0, S_0000000000a8bd90;
 .timescale 0 0;
    .port_info 0 /OUTPUT 2 "MUX1_signal";
    .port_info 1 /OUTPUT 2 "MUX2_signal";
    .port_info 2 /OUTPUT 2 "MUX3_signal";
    .port_info 3 /OUTPUT 1 "MUXControlUnit_signal";
    .port_info 4 /OUTPUT 1 "IF_ID_load";
    .port_info 5 /OUTPUT 1 "PC_RF_load";
    .port_info 6 /INPUT 1 "EX_load_instr";
    .port_info 7 /INPUT 1 "EX_RF_Enable";
    .port_info 8 /INPUT 1 "MEM_RF_Enable";
    .port_info 9 /INPUT 1 "WB_RF_Enable";
    .port_info 10 /INPUT 4 "EX_Bit15_12";
    .port_info 11 /INPUT 4 "MEM_Bit15_12";
    .port_info 12 /INPUT 4 "WB_Bit15_12";
    .port_info 13 /INPUT 4 "ID_Bit3_0";
    .port_info 14 /INPUT 4 "ID_Bit19_16";
v0000000000ceebc0_0 .net "EX_Bit15_12", 3 0, v0000000000c92f80_0;  alias, 1 drivers
v0000000000cef160_0 .net "EX_RF_Enable", 0 0, v0000000000c92d00_0;  alias, 1 drivers
v0000000000cef5c0_0 .net "EX_load_instr", 0 0, v0000000000c92e40_0;  alias, 1 drivers
v0000000000cedf40_0 .net "ID_Bit19_16", 3 0, v0000000000c3c7e0_0;  alias, 1 drivers
v0000000000cedfe0_0 .net "ID_Bit3_0", 3 0, v0000000000c889d0_0;  alias, 1 drivers
v0000000000ceec60_0 .var "IF_ID_load", 0 0;
v0000000000ceed00_0 .net "MEM_Bit15_12", 3 0, v0000000000c93340_0;  alias, 1 drivers
v0000000000ceeda0_0 .net "MEM_RF_Enable", 0 0, v0000000000c933e0_0;  alias, 1 drivers
v0000000000cef660_0 .var "MUX1_signal", 1 0;
v0000000000ceee40_0 .var "MUX2_signal", 1 0;
v0000000000ceeee0_0 .var "MUX3_signal", 1 0;
v0000000000cef020_0 .var "MUXControlUnit_signal", 0 0;
v0000000000cef340_0 .var "PC_RF_load", 0 0;
v0000000000cef3e0_0 .net "WB_Bit15_12", 3 0, v0000000000cebf30_0;  alias, 1 drivers
v0000000000cef480_0 .net "WB_RF_Enable", 0 0, v0000000000aef5d0_0;  alias, 1 drivers
E_0000000000c4dfb0 .event edge, v0000000000c932a0_0, v0000000000c3c7e0_0, v0000000000c929e0_0, v0000000000c889d0_0;
S_0000000000abf220 .scope module, "inst_ram" "inst_ram256x8" 2 115, 2 1115 0, S_0000000000a8bd90;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "DataOut";
    .port_info 1 /INPUT 32 "Address";
v0000000000cef700_0 .net "Address", 31 0, L_0000000000c53750;  alias, 1 drivers
v0000000000cf2aa0_0 .var "DataOut", 31 0;
v0000000000cf2be0 .array "Mem", 255 0, 7 0;
E_0000000000c4dff0 .event edge, v0000000000cec750_0, v0000000000c3d780_0;
S_0000000000abf3b0 .scope module, "mux_2x1_ID" "mux_2x1_ID" 2 313, 2 1197 0, S_0000000000a8bd90;
 .timescale 0 0;
    .port_info 0 /INPUT 7 "C_U";
    .port_info 1 /INPUT 7 "NOP_S";
    .port_info 2 /INPUT 1 "HF_U";
    .port_info 3 /OUTPUT 7 "MUX_Out";
L_0000000000c538a0 .functor BUFZ 7, v0000000000cf2f00_0, C4<0000000>, C4<0000000>, C4<0000000>;
v0000000000cf2d20_0 .net "C_U", 6 0, L_0000000000d20800;  alias, 1 drivers
v0000000000cf2a00_0 .net "HF_U", 0 0, v0000000000cef020_0;  alias, 1 drivers
v0000000000cf2500_0 .net "MUX_Out", 6 0, L_0000000000c538a0;  alias, 1 drivers
v0000000000cf34a0_0 .net "NOP_S", 6 0, o0000000000ca2ae8;  alias, 0 drivers
v0000000000cf2f00_0 .var "salida", 6 0;
E_0000000000c4e030 .event edge, v0000000000cef020_0, v0000000000c92800_0;
S_0000000000c7e700 .scope module, "mux_2x1_stages_1" "mux_2x1_Stages" 2 104, 2 1223 0, S_0000000000a8bd90;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /INPUT 1 "sig";
    .port_info 3 /OUTPUT 32 "MUX_Out";
L_0000000000c53670 .functor BUFZ 32, v0000000000cf2000_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000000000cf2460_0 .net "A", 31 0, L_0000000000d1d240;  alias, 1 drivers
v0000000000cf2640_0 .net "B", 31 0, L_0000000000d1c3e0;  alias, 1 drivers
v0000000000cf35e0_0 .net "MUX_Out", 31 0, L_0000000000c53670;  alias, 1 drivers
v0000000000cf2000_0 .var "salida", 31 0;
v0000000000cf3860_0 .net "sig", 0 0, v0000000000c91fe0_0;  alias, 1 drivers
E_0000000000c4ee70 .event edge, v0000000000c91fe0_0, v0000000000c88390_0, v0000000000ced0b0_0;
S_0000000000c7df30 .scope module, "mux_2x1_stages_2" "mux_2x1_Stages" 2 410, 2 1223 0, S_0000000000a8bd90;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /INPUT 1 "sig";
    .port_info 3 /OUTPUT 32 "MUX_Out";
L_0000000000c54470 .functor BUFZ 32, v0000000000cf25a0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000000000cf3220_0 .net "A", 31 0, v0000000000c3d6e0_0;  alias, 1 drivers
v0000000000cf20a0_0 .net "B", 31 0, v0000000000cfcc00_0;  alias, 1 drivers
v0000000000cf2c80_0 .net "MUX_Out", 31 0, L_0000000000c54470;  alias, 1 drivers
v0000000000cf25a0_0 .var "salida", 31 0;
v0000000000cf2b40_0 .net "sig", 0 0, v0000000000c92da0_0;  alias, 1 drivers
E_0000000000c4f2f0 .event edge, v0000000000c92da0_0, v0000000000c3d6e0_0, v0000000000cf20a0_0;
S_0000000000c7e570 .scope module, "mux_2x1_stages_3" "mux_2x1_Stages" 2 489, 2 1223 0, S_0000000000a8bd90;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /INPUT 1 "sig";
    .port_info 3 /OUTPUT 32 "MUX_Out";
L_0000000000c52aa0 .functor BUFZ 32, v0000000000cf3680_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000000000cf2780_0 .net "A", 31 0, v0000000000cefca0_0;  alias, 1 drivers
v0000000000cf26e0_0 .net "B", 31 0, v0000000000c93700_0;  alias, 1 drivers
v0000000000cf3720_0 .net "MUX_Out", 31 0, L_0000000000c52aa0;  alias, 1 drivers
v0000000000cf3680_0 .var "salida", 31 0;
v0000000000cf28c0_0 .net "sig", 0 0, o0000000000ca2ea8;  alias, 0 drivers
E_0000000000c4efb0 .event edge, v0000000000cf28c0_0, v0000000000cecf70_0, v0000000000c93700_0;
S_0000000000c7e0c0 .scope module, "mux_2x1_stages_4" "mux_2x1_Stages" 2 526, 2 1223 0, S_0000000000a8bd90;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /INPUT 1 "sig";
    .port_info 3 /OUTPUT 32 "MUX_Out";
L_0000000000c53ec0 .functor BUFZ 32, v0000000000cf2dc0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000000000cf37c0_0 .net "A", 31 0, v0000000000ced290_0;  alias, 1 drivers
v0000000000cf3900_0 .net "B", 31 0, v0000000000cec4d0_0;  alias, 1 drivers
v0000000000cf3ae0_0 .net "MUX_Out", 31 0, L_0000000000c53ec0;  alias, 1 drivers
v0000000000cf2dc0_0 .var "salida", 31 0;
v0000000000cf39a0_0 .net "sig", 0 0, v0000000000c54cc0_0;  alias, 1 drivers
E_0000000000c4f4f0 .event edge, v0000000000c54cc0_0, v0000000000ced290_0, v0000000000cec4d0_0;
S_0000000000c7e250 .scope module, "mux_2x1_stages_5" "mux_2x1_Stages" 2 208, 2 1223 0, S_0000000000a8bd90;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /INPUT 1 "sig";
    .port_info 3 /OUTPUT 32 "MUX_Out";
L_0000000000c54320 .functor BUFZ 32, v0000000000cf3b80_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000000000cf2960_0 .net "A", 31 0, L_0000000000d1d240;  alias, 1 drivers
v0000000000cf23c0_0 .net "B", 31 0, L_0000000000d1c3e0;  alias, 1 drivers
v0000000000cf3a40_0 .net "MUX_Out", 31 0, L_0000000000c54320;  alias, 1 drivers
v0000000000cf3b80_0 .var "salida", 31 0;
v0000000000cf3c20_0 .net "sig", 0 0, v0000000000c91fe0_0;  alias, 1 drivers
S_0000000000c7ed40 .scope module, "mux_4x2_ID_1" "mux_4x2_ID" 2 250, 2 1172 0, S_0000000000a8bd90;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A_O";
    .port_info 1 /INPUT 32 "PW";
    .port_info 2 /INPUT 32 "M_O";
    .port_info 3 /INPUT 32 "X";
    .port_info 4 /INPUT 2 "HF_U";
    .port_info 5 /OUTPUT 32 "MUX_Out";
L_0000000000c54160 .functor BUFZ 32, v0000000000cf30e0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000000000cf2320_0 .net "A_O", 31 0, L_0000000000d1f7c0;  alias, 1 drivers
v0000000000cf2e60_0 .net "HF_U", 1 0, v0000000000cef660_0;  alias, 1 drivers
v0000000000cf32c0_0 .net "MUX_Out", 31 0, L_0000000000c54160;  alias, 1 drivers
v0000000000cf2820_0 .net "M_O", 31 0, L_0000000000c52aa0;  alias, 1 drivers
v0000000000cf2fa0_0 .net "PW", 31 0, L_0000000000c53ec0;  alias, 1 drivers
v0000000000cf3040_0 .net "X", 31 0, v0000000000cf7cc0_0;  alias, 1 drivers
v0000000000cf30e0_0 .var "salida", 31 0;
E_0000000000c4edf0/0 .event edge, v0000000000cef660_0, v0000000000cf3040_0, v0000000000c92260_0, v0000000000cf3720_0;
E_0000000000c4edf0/1 .event edge, v0000000000cf3ae0_0;
E_0000000000c4edf0 .event/or E_0000000000c4edf0/0, E_0000000000c4edf0/1;
S_0000000000c7e890 .scope module, "mux_4x2_ID_2" "mux_4x2_ID" 2 265, 2 1172 0, S_0000000000a8bd90;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A_O";
    .port_info 1 /INPUT 32 "PW";
    .port_info 2 /INPUT 32 "M_O";
    .port_info 3 /INPUT 32 "X";
    .port_info 4 /INPUT 2 "HF_U";
    .port_info 5 /OUTPUT 32 "MUX_Out";
L_0000000000c52950 .functor BUFZ 32, v0000000000cf2280_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000000000cf3180_0 .net "A_O", 31 0, L_0000000000d1f7c0;  alias, 1 drivers
v0000000000cf21e0_0 .net "HF_U", 1 0, v0000000000ceee40_0;  alias, 1 drivers
v0000000000cf3cc0_0 .net "MUX_Out", 31 0, L_0000000000c52950;  alias, 1 drivers
v0000000000cf3360_0 .net "M_O", 31 0, L_0000000000c52aa0;  alias, 1 drivers
v0000000000cf2140_0 .net "PW", 31 0, L_0000000000c53ec0;  alias, 1 drivers
v0000000000cf3d60_0 .net "X", 31 0, v0000000000cfc2a0_0;  alias, 1 drivers
v0000000000cf2280_0 .var "salida", 31 0;
E_0000000000c4f7b0/0 .event edge, v0000000000ceee40_0, v0000000000cf3d60_0, v0000000000c92260_0, v0000000000cf3720_0;
E_0000000000c4f7b0/1 .event edge, v0000000000cf3ae0_0;
E_0000000000c4f7b0 .event/or E_0000000000c4f7b0/0, E_0000000000c4f7b0/1;
S_0000000000c7e3e0 .scope module, "mux_4x2_ID_3" "mux_4x2_ID" 2 279, 2 1172 0, S_0000000000a8bd90;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A_O";
    .port_info 1 /INPUT 32 "PW";
    .port_info 2 /INPUT 32 "M_O";
    .port_info 3 /INPUT 32 "X";
    .port_info 4 /INPUT 2 "HF_U";
    .port_info 5 /OUTPUT 32 "MUX_Out";
L_0000000000c53bb0 .functor BUFZ 32, v0000000000cf4660_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000000000cf3400_0 .net "A_O", 31 0, L_0000000000d1f7c0;  alias, 1 drivers
v0000000000cf3540_0 .net "HF_U", 1 0, v0000000000ceeee0_0;  alias, 1 drivers
v0000000000cf1ec0_0 .net "MUX_Out", 31 0, L_0000000000c53bb0;  alias, 1 drivers
v0000000000cf1f60_0 .net "M_O", 31 0, L_0000000000c52aa0;  alias, 1 drivers
v0000000000cf5e20_0 .net "PW", 31 0, L_0000000000c53ec0;  alias, 1 drivers
v0000000000cf4840_0 .net "X", 31 0, v0000000000cfaa40_0;  alias, 1 drivers
v0000000000cf4660_0 .var "salida", 31 0;
E_0000000000c4f270/0 .event edge, v0000000000ceeee0_0, v0000000000cf4840_0, v0000000000c92260_0, v0000000000cf3720_0;
E_0000000000c4f270/1 .event edge, v0000000000cf3ae0_0;
E_0000000000c4f270 .event/or E_0000000000c4f270/0, E_0000000000c4f270/1;
S_0000000000c7ebb0 .scope module, "register_file_1" "register_file" 2 227, 4 9 0, S_0000000000a8bd90;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "PA";
    .port_info 1 /OUTPUT 32 "PB";
    .port_info 2 /OUTPUT 32 "PD";
    .port_info 3 /INPUT 32 "PW";
    .port_info 4 /INPUT 32 "PCin";
    .port_info 5 /OUTPUT 32 "PCout";
    .port_info 6 /INPUT 4 "C";
    .port_info 7 /INPUT 4 "SA";
    .port_info 8 /INPUT 4 "SB";
    .port_info 9 /INPUT 4 "SD";
    .port_info 10 /INPUT 1 "RFLd";
    .port_info 11 /INPUT 1 "PCLd";
    .port_info 12 /INPUT 1 "CLK";
    .port_info 13 /INPUT 1 "Reset";
L_0000000000c53750 .functor BUFZ 32, v0000000000cf5ec0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000000000cfc660_0 .net "C", 3 0, o0000000000ca48b8;  alias, 0 drivers
v0000000000cfa400_0 .net "CLK", 0 0, v0000000000d02430_0;  alias, 1 drivers
v0000000000cfa540_0 .net "E", 15 0, v0000000000cf6820_0;  1 drivers
v0000000000cfa9a0_0 .net "MO", 31 0, v0000000000cfa0e0_0;  1 drivers
v0000000000cfb6c0_0 .net "PA", 31 0, v0000000000cf7cc0_0;  alias, 1 drivers
v0000000000cfa5e0_0 .net "PB", 31 0, v0000000000cfc2a0_0;  alias, 1 drivers
v0000000000cf9f00_0 .net "PCLd", 0 0, v0000000000cef340_0;  alias, 1 drivers
v0000000000cfafe0_0 .net "PCin", 31 0, L_0000000000c53670;  alias, 1 drivers
v0000000000cfc520_0 .net "PCout", 31 0, L_0000000000c53750;  alias, 1 drivers
v0000000000cfa900_0 .net "PD", 31 0, v0000000000cfaa40_0;  alias, 1 drivers
v0000000000cfc020_0 .net "PW", 31 0, L_0000000000c53ec0;  alias, 1 drivers
v0000000000cfa680_0 .net "Q0", 31 0, v0000000000cf4d40_0;  1 drivers
v0000000000cfa720_0 .net "Q1", 31 0, v0000000000cf4e80_0;  1 drivers
v0000000000cfb760_0 .net "Q10", 31 0, v0000000000cf5a60_0;  1 drivers
v0000000000cfab80_0 .net "Q11", 31 0, v0000000000cf57e0_0;  1 drivers
v0000000000cfbd00_0 .net "Q12", 31 0, v0000000000cf5ba0_0;  1 drivers
v0000000000cfc340_0 .net "Q13", 31 0, v0000000000cf5100_0;  1 drivers
v0000000000cfac20_0 .net "Q14", 31 0, v0000000000cf6140_0;  1 drivers
v0000000000cfb9e0_0 .net "Q15", 31 0, v0000000000cf5ec0_0;  1 drivers
v0000000000cfacc0_0 .net "Q2", 31 0, v0000000000cf4ca0_0;  1 drivers
v0000000000cfc3e0_0 .net "Q3", 31 0, v0000000000cf63c0_0;  1 drivers
v0000000000cfbda0_0 .net "Q4", 31 0, v0000000000cf4de0_0;  1 drivers
v0000000000cfc160_0 .net "Q5", 31 0, v0000000000cf6500_0;  1 drivers
v0000000000cfc200_0 .net "Q6", 31 0, v0000000000cf4980_0;  1 drivers
v0000000000cf9fa0_0 .net "Q7", 31 0, v0000000000cf45c0_0;  1 drivers
v0000000000cfad60_0 .net "Q8", 31 0, v0000000000cf43e0_0;  1 drivers
v0000000000cfb080_0 .net "Q9", 31 0, v0000000000cf79a0_0;  1 drivers
v0000000000cfb120_0 .net "RFLd", 0 0, o0000000000ca4918;  alias, 0 drivers
v0000000000cfb1c0_0 .net "Reset", 0 0, v0000000000d03c90_0;  alias, 1 drivers
v0000000000cfb300_0 .net "SA", 3 0, v0000000000c3c7e0_0;  alias, 1 drivers
v0000000000cfb3a0_0 .net "SB", 3 0, v0000000000c889d0_0;  alias, 1 drivers
v0000000000cfb440_0 .net "SD", 3 0, o0000000000ca5098;  alias, 0 drivers
L_0000000000d1c480 .part v0000000000cf6820_0, 0, 1;
L_0000000000d1c340 .part v0000000000cf6820_0, 1, 1;
L_0000000000d1c520 .part v0000000000cf6820_0, 2, 1;
L_0000000000d1de20 .part v0000000000cf6820_0, 3, 1;
L_0000000000d1c8e0 .part v0000000000cf6820_0, 4, 1;
L_0000000000d1e280 .part v0000000000cf6820_0, 5, 1;
L_0000000000d1df60 .part v0000000000cf6820_0, 6, 1;
L_0000000000d1c700 .part v0000000000cf6820_0, 7, 1;
L_0000000000d1e320 .part v0000000000cf6820_0, 8, 1;
L_0000000000d1d060 .part v0000000000cf6820_0, 9, 1;
L_0000000000d1c840 .part v0000000000cf6820_0, 10, 1;
L_0000000000d1c980 .part v0000000000cf6820_0, 11, 1;
L_0000000000d1ca20 .part v0000000000cf6820_0, 12, 1;
L_0000000000d1d100 .part v0000000000cf6820_0, 13, 1;
L_0000000000d1f720 .part v0000000000cf6820_0, 14, 1;
L_0000000000d1fd60 .part v0000000000cf6820_0, 15, 1;
S_0000000000c7ea20 .scope module, "R0" "register" 4 36, 4 140 0, S_0000000000c7ebb0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Q";
    .port_info 1 /INPUT 32 "PW";
    .port_info 2 /INPUT 1 "RFLd";
    .port_info 3 /INPUT 1 "CLK";
v0000000000cf4ac0_0 .net "CLK", 0 0, v0000000000d02430_0;  alias, 1 drivers
v0000000000cf5740_0 .net "PW", 31 0, L_0000000000c53ec0;  alias, 1 drivers
v0000000000cf4d40_0 .var "Q", 31 0;
v0000000000cf4520_0 .net "RFLd", 0 0, L_0000000000d1c480;  1 drivers
S_0000000000cf89d0 .scope module, "R1" "register" 4 37, 4 140 0, S_0000000000c7ebb0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Q";
    .port_info 1 /INPUT 32 "PW";
    .port_info 2 /INPUT 1 "RFLd";
    .port_info 3 /INPUT 1 "CLK";
v0000000000cf5f60_0 .net "CLK", 0 0, v0000000000d02430_0;  alias, 1 drivers
v0000000000cf6000_0 .net "PW", 31 0, L_0000000000c53ec0;  alias, 1 drivers
v0000000000cf4e80_0 .var "Q", 31 0;
v0000000000cf5560_0 .net "RFLd", 0 0, L_0000000000d1c340;  1 drivers
S_0000000000cf8390 .scope module, "R10" "register" 4 46, 4 140 0, S_0000000000c7ebb0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Q";
    .port_info 1 /INPUT 32 "PW";
    .port_info 2 /INPUT 1 "RFLd";
    .port_info 3 /INPUT 1 "CLK";
v0000000000cf40c0_0 .net "CLK", 0 0, v0000000000d02430_0;  alias, 1 drivers
v0000000000cf5ce0_0 .net "PW", 31 0, L_0000000000c53ec0;  alias, 1 drivers
v0000000000cf5a60_0 .var "Q", 31 0;
v0000000000cf60a0_0 .net "RFLd", 0 0, L_0000000000d1c840;  1 drivers
S_0000000000cf9b00 .scope module, "R11" "register" 4 47, 4 140 0, S_0000000000c7ebb0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Q";
    .port_info 1 /INPUT 32 "PW";
    .port_info 2 /INPUT 1 "RFLd";
    .port_info 3 /INPUT 1 "CLK";
v0000000000cf5920_0 .net "CLK", 0 0, v0000000000d02430_0;  alias, 1 drivers
v0000000000cf5b00_0 .net "PW", 31 0, L_0000000000c53ec0;  alias, 1 drivers
v0000000000cf57e0_0 .var "Q", 31 0;
v0000000000cf4f20_0 .net "RFLd", 0 0, L_0000000000d1c980;  1 drivers
S_0000000000cf8520 .scope module, "R12" "register" 4 48, 4 140 0, S_0000000000c7ebb0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Q";
    .port_info 1 /INPUT 32 "PW";
    .port_info 2 /INPUT 1 "RFLd";
    .port_info 3 /INPUT 1 "CLK";
v0000000000cf48e0_0 .net "CLK", 0 0, v0000000000d02430_0;  alias, 1 drivers
v0000000000cf4fc0_0 .net "PW", 31 0, L_0000000000c53ec0;  alias, 1 drivers
v0000000000cf5ba0_0 .var "Q", 31 0;
v0000000000cf5880_0 .net "RFLd", 0 0, L_0000000000d1ca20;  1 drivers
S_0000000000cf86b0 .scope module, "R13" "register" 4 49, 4 140 0, S_0000000000c7ebb0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Q";
    .port_info 1 /INPUT 32 "PW";
    .port_info 2 /INPUT 1 "RFLd";
    .port_info 3 /INPUT 1 "CLK";
v0000000000cf4b60_0 .net "CLK", 0 0, v0000000000d02430_0;  alias, 1 drivers
v0000000000cf59c0_0 .net "PW", 31 0, L_0000000000c53ec0;  alias, 1 drivers
v0000000000cf5100_0 .var "Q", 31 0;
v0000000000cf4c00_0 .net "RFLd", 0 0, L_0000000000d1d100;  1 drivers
S_0000000000cf8b60 .scope module, "R14" "register" 4 50, 4 140 0, S_0000000000c7ebb0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Q";
    .port_info 1 /INPUT 32 "PW";
    .port_info 2 /INPUT 1 "RFLd";
    .port_info 3 /INPUT 1 "CLK";
v0000000000cf5420_0 .net "CLK", 0 0, v0000000000d02430_0;  alias, 1 drivers
v0000000000cf5c40_0 .net "PW", 31 0, L_0000000000c53ec0;  alias, 1 drivers
v0000000000cf6140_0 .var "Q", 31 0;
v0000000000cf6460_0 .net "RFLd", 0 0, L_0000000000d1f720;  1 drivers
S_0000000000cf8cf0 .scope module, "R15" "PCregister" 4 51, 4 155 0, S_0000000000c7ebb0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Q";
    .port_info 1 /INPUT 32 "PW";
    .port_info 2 /INPUT 32 "PCin";
    .port_info 3 /INPUT 1 "RFLd";
    .port_info 4 /INPUT 1 "CLK";
v0000000000cf5d80_0 .net "CLK", 0 0, v0000000000d02430_0;  alias, 1 drivers
v0000000000cf4160_0 .net "PCin", 31 0, L_0000000000c53670;  alias, 1 drivers
v0000000000cf4200_0 .net "PW", 31 0, v0000000000cfa0e0_0;  alias, 1 drivers
v0000000000cf5ec0_0 .var "Q", 31 0;
v0000000000cf5240_0 .net "RFLd", 0 0, L_0000000000d1fd60;  1 drivers
S_0000000000cf9650 .scope module, "R2" "register" 4 38, 4 140 0, S_0000000000c7ebb0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Q";
    .port_info 1 /INPUT 32 "PW";
    .port_info 2 /INPUT 1 "RFLd";
    .port_info 3 /INPUT 1 "CLK";
v0000000000cf61e0_0 .net "CLK", 0 0, v0000000000d02430_0;  alias, 1 drivers
v0000000000cf6280_0 .net "PW", 31 0, L_0000000000c53ec0;  alias, 1 drivers
v0000000000cf4ca0_0 .var "Q", 31 0;
v0000000000cf5600_0 .net "RFLd", 0 0, L_0000000000d1c520;  1 drivers
S_0000000000cf7ee0 .scope module, "R3" "register" 4 39, 4 140 0, S_0000000000c7ebb0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Q";
    .port_info 1 /INPUT 32 "PW";
    .port_info 2 /INPUT 1 "RFLd";
    .port_info 3 /INPUT 1 "CLK";
v0000000000cf54c0_0 .net "CLK", 0 0, v0000000000d02430_0;  alias, 1 drivers
v0000000000cf6320_0 .net "PW", 31 0, L_0000000000c53ec0;  alias, 1 drivers
v0000000000cf63c0_0 .var "Q", 31 0;
v0000000000cf47a0_0 .net "RFLd", 0 0, L_0000000000d1de20;  1 drivers
S_0000000000cf8070 .scope module, "R4" "register" 4 40, 4 140 0, S_0000000000c7ebb0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Q";
    .port_info 1 /INPUT 32 "PW";
    .port_info 2 /INPUT 1 "RFLd";
    .port_info 3 /INPUT 1 "CLK";
v0000000000cf5380_0 .net "CLK", 0 0, v0000000000d02430_0;  alias, 1 drivers
v0000000000cf56a0_0 .net "PW", 31 0, L_0000000000c53ec0;  alias, 1 drivers
v0000000000cf4de0_0 .var "Q", 31 0;
v0000000000cf5060_0 .net "RFLd", 0 0, L_0000000000d1c8e0;  1 drivers
S_0000000000cf8200 .scope module, "R5" "register" 4 41, 4 140 0, S_0000000000c7ebb0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Q";
    .port_info 1 /INPUT 32 "PW";
    .port_info 2 /INPUT 1 "RFLd";
    .port_info 3 /INPUT 1 "CLK";
v0000000000cf51a0_0 .net "CLK", 0 0, v0000000000d02430_0;  alias, 1 drivers
v0000000000cf52e0_0 .net "PW", 31 0, L_0000000000c53ec0;  alias, 1 drivers
v0000000000cf6500_0 .var "Q", 31 0;
v0000000000cf65a0_0 .net "RFLd", 0 0, L_0000000000d1e280;  1 drivers
S_0000000000cf91a0 .scope module, "R6" "register" 4 42, 4 140 0, S_0000000000c7ebb0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Q";
    .port_info 1 /INPUT 32 "PW";
    .port_info 2 /INPUT 1 "RFLd";
    .port_info 3 /INPUT 1 "CLK";
v0000000000cf6640_0 .net "CLK", 0 0, v0000000000d02430_0;  alias, 1 drivers
v0000000000cf3ee0_0 .net "PW", 31 0, L_0000000000c53ec0;  alias, 1 drivers
v0000000000cf4980_0 .var "Q", 31 0;
v0000000000cf3f80_0 .net "RFLd", 0 0, L_0000000000d1df60;  1 drivers
S_0000000000cf9010 .scope module, "R7" "register" 4 43, 4 140 0, S_0000000000c7ebb0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Q";
    .port_info 1 /INPUT 32 "PW";
    .port_info 2 /INPUT 1 "RFLd";
    .port_info 3 /INPUT 1 "CLK";
v0000000000cf4700_0 .net "CLK", 0 0, v0000000000d02430_0;  alias, 1 drivers
v0000000000cf4a20_0 .net "PW", 31 0, L_0000000000c53ec0;  alias, 1 drivers
v0000000000cf45c0_0 .var "Q", 31 0;
v0000000000cf4020_0 .net "RFLd", 0 0, L_0000000000d1c700;  1 drivers
S_0000000000cf94c0 .scope module, "R8" "register" 4 44, 4 140 0, S_0000000000c7ebb0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Q";
    .port_info 1 /INPUT 32 "PW";
    .port_info 2 /INPUT 1 "RFLd";
    .port_info 3 /INPUT 1 "CLK";
v0000000000cf42a0_0 .net "CLK", 0 0, v0000000000d02430_0;  alias, 1 drivers
v0000000000cf4340_0 .net "PW", 31 0, L_0000000000c53ec0;  alias, 1 drivers
v0000000000cf43e0_0 .var "Q", 31 0;
v0000000000cf4480_0 .net "RFLd", 0 0, L_0000000000d1e320;  1 drivers
S_0000000000cf97e0 .scope module, "R9" "register" 4 45, 4 140 0, S_0000000000c7ebb0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Q";
    .port_info 1 /INPUT 32 "PW";
    .port_info 2 /INPUT 1 "RFLd";
    .port_info 3 /INPUT 1 "CLK";
v0000000000cf74a0_0 .net "CLK", 0 0, v0000000000d02430_0;  alias, 1 drivers
v0000000000cf6aa0_0 .net "PW", 31 0, L_0000000000c53ec0;  alias, 1 drivers
v0000000000cf79a0_0 .var "Q", 31 0;
v0000000000cf7680_0 .net "RFLd", 0 0, L_0000000000d1d060;  1 drivers
S_0000000000cf9330 .scope module, "bc" "binary_decoder" 4 22, 4 57 0, S_0000000000c7ebb0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 16 "E";
    .port_info 1 /INPUT 4 "C";
    .port_info 2 /INPUT 1 "Ld";
v0000000000cf6fa0_0 .net "C", 3 0, o0000000000ca48b8;  alias, 0 drivers
v0000000000cf6820_0 .var "E", 15 0;
v0000000000cf70e0_0 .net "Ld", 0 0, o0000000000ca4918;  alias, 0 drivers
E_0000000000c4f570 .event edge, v0000000000cf70e0_0, v0000000000cf6fa0_0;
S_0000000000cf9970 .scope module, "muxA" "multiplexer" 4 25, 4 89 0, S_0000000000c7ebb0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "P";
    .port_info 1 /INPUT 32 "I0";
    .port_info 2 /INPUT 32 "I1";
    .port_info 3 /INPUT 32 "I2";
    .port_info 4 /INPUT 32 "I3";
    .port_info 5 /INPUT 32 "I4";
    .port_info 6 /INPUT 32 "I5";
    .port_info 7 /INPUT 32 "I6";
    .port_info 8 /INPUT 32 "I7";
    .port_info 9 /INPUT 32 "I8";
    .port_info 10 /INPUT 32 "I9";
    .port_info 11 /INPUT 32 "I10";
    .port_info 12 /INPUT 32 "I11";
    .port_info 13 /INPUT 32 "I12";
    .port_info 14 /INPUT 32 "I13";
    .port_info 15 /INPUT 32 "I14";
    .port_info 16 /INPUT 32 "I15";
    .port_info 17 /INPUT 4 "S";
v0000000000cf77c0_0 .net "I0", 31 0, v0000000000cf4d40_0;  alias, 1 drivers
v0000000000cf6e60_0 .net "I1", 31 0, v0000000000cf4e80_0;  alias, 1 drivers
v0000000000cf6b40_0 .net "I10", 31 0, v0000000000cf5a60_0;  alias, 1 drivers
v0000000000cf68c0_0 .net "I11", 31 0, v0000000000cf57e0_0;  alias, 1 drivers
v0000000000cf7900_0 .net "I12", 31 0, v0000000000cf5ba0_0;  alias, 1 drivers
v0000000000cf6dc0_0 .net "I13", 31 0, v0000000000cf5100_0;  alias, 1 drivers
v0000000000cf7a40_0 .net "I14", 31 0, v0000000000cf6140_0;  alias, 1 drivers
v0000000000cf6d20_0 .net "I15", 31 0, v0000000000cf5ec0_0;  alias, 1 drivers
v0000000000cf6960_0 .net "I2", 31 0, v0000000000cf4ca0_0;  alias, 1 drivers
v0000000000cf7720_0 .net "I3", 31 0, v0000000000cf63c0_0;  alias, 1 drivers
v0000000000cf7ae0_0 .net "I4", 31 0, v0000000000cf4de0_0;  alias, 1 drivers
v0000000000cf7860_0 .net "I5", 31 0, v0000000000cf6500_0;  alias, 1 drivers
v0000000000cf7b80_0 .net "I6", 31 0, v0000000000cf4980_0;  alias, 1 drivers
v0000000000cf7c20_0 .net "I7", 31 0, v0000000000cf45c0_0;  alias, 1 drivers
v0000000000cf7540_0 .net "I8", 31 0, v0000000000cf43e0_0;  alias, 1 drivers
v0000000000cf7220_0 .net "I9", 31 0, v0000000000cf79a0_0;  alias, 1 drivers
v0000000000cf7cc0_0 .var "P", 31 0;
v0000000000cf7400_0 .net "S", 3 0, v0000000000c3c7e0_0;  alias, 1 drivers
E_0000000000c4e830/0 .event edge, v0000000000cf5ec0_0, v0000000000cf6140_0, v0000000000cf5100_0, v0000000000cf5ba0_0;
E_0000000000c4e830/1 .event edge, v0000000000cf57e0_0, v0000000000cf5a60_0, v0000000000cf79a0_0, v0000000000cf43e0_0;
E_0000000000c4e830/2 .event edge, v0000000000cf45c0_0, v0000000000cf4980_0, v0000000000cf6500_0, v0000000000cf4de0_0;
E_0000000000c4e830/3 .event edge, v0000000000cf63c0_0, v0000000000cf4ca0_0, v0000000000cf4e80_0, v0000000000cf4d40_0;
E_0000000000c4e830/4 .event edge, v0000000000c3c7e0_0;
E_0000000000c4e830 .event/or E_0000000000c4e830/0, E_0000000000c4e830/1, E_0000000000c4e830/2, E_0000000000c4e830/3, E_0000000000c4e830/4;
S_0000000000cf8840 .scope module, "muxB" "multiplexer" 4 26, 4 89 0, S_0000000000c7ebb0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "P";
    .port_info 1 /INPUT 32 "I0";
    .port_info 2 /INPUT 32 "I1";
    .port_info 3 /INPUT 32 "I2";
    .port_info 4 /INPUT 32 "I3";
    .port_info 5 /INPUT 32 "I4";
    .port_info 6 /INPUT 32 "I5";
    .port_info 7 /INPUT 32 "I6";
    .port_info 8 /INPUT 32 "I7";
    .port_info 9 /INPUT 32 "I8";
    .port_info 10 /INPUT 32 "I9";
    .port_info 11 /INPUT 32 "I10";
    .port_info 12 /INPUT 32 "I11";
    .port_info 13 /INPUT 32 "I12";
    .port_info 14 /INPUT 32 "I13";
    .port_info 15 /INPUT 32 "I14";
    .port_info 16 /INPUT 32 "I15";
    .port_info 17 /INPUT 4 "S";
v0000000000cf66e0_0 .net "I0", 31 0, v0000000000cf4d40_0;  alias, 1 drivers
v0000000000cf7040_0 .net "I1", 31 0, v0000000000cf4e80_0;  alias, 1 drivers
v0000000000cf6be0_0 .net "I10", 31 0, v0000000000cf5a60_0;  alias, 1 drivers
v0000000000cf7180_0 .net "I11", 31 0, v0000000000cf57e0_0;  alias, 1 drivers
v0000000000cf6780_0 .net "I12", 31 0, v0000000000cf5ba0_0;  alias, 1 drivers
v0000000000cf6a00_0 .net "I13", 31 0, v0000000000cf5100_0;  alias, 1 drivers
v0000000000cf6c80_0 .net "I14", 31 0, v0000000000cf6140_0;  alias, 1 drivers
v0000000000cf6f00_0 .net "I15", 31 0, v0000000000cf5ec0_0;  alias, 1 drivers
v0000000000cf7360_0 .net "I2", 31 0, v0000000000cf4ca0_0;  alias, 1 drivers
v0000000000cf75e0_0 .net "I3", 31 0, v0000000000cf63c0_0;  alias, 1 drivers
v0000000000cfa220_0 .net "I4", 31 0, v0000000000cf4de0_0;  alias, 1 drivers
v0000000000cfaea0_0 .net "I5", 31 0, v0000000000cf6500_0;  alias, 1 drivers
v0000000000cfb800_0 .net "I6", 31 0, v0000000000cf4980_0;  alias, 1 drivers
v0000000000cfa860_0 .net "I7", 31 0, v0000000000cf45c0_0;  alias, 1 drivers
v0000000000cfbf80_0 .net "I8", 31 0, v0000000000cf43e0_0;  alias, 1 drivers
v0000000000cfba80_0 .net "I9", 31 0, v0000000000cf79a0_0;  alias, 1 drivers
v0000000000cfc2a0_0 .var "P", 31 0;
v0000000000cfa040_0 .net "S", 3 0, v0000000000c889d0_0;  alias, 1 drivers
E_0000000000c4ef70/0 .event edge, v0000000000cf5ec0_0, v0000000000cf6140_0, v0000000000cf5100_0, v0000000000cf5ba0_0;
E_0000000000c4ef70/1 .event edge, v0000000000cf57e0_0, v0000000000cf5a60_0, v0000000000cf79a0_0, v0000000000cf43e0_0;
E_0000000000c4ef70/2 .event edge, v0000000000cf45c0_0, v0000000000cf4980_0, v0000000000cf6500_0, v0000000000cf4de0_0;
E_0000000000c4ef70/3 .event edge, v0000000000cf63c0_0, v0000000000cf4ca0_0, v0000000000cf4e80_0, v0000000000cf4d40_0;
E_0000000000c4ef70/4 .event edge, v0000000000c889d0_0;
E_0000000000c4ef70 .event/or E_0000000000c4ef70/0, E_0000000000c4ef70/1, E_0000000000c4ef70/2, E_0000000000c4ef70/3, E_0000000000c4ef70/4;
S_0000000000cf8e80 .scope module, "muxD" "multiplexer" 4 27, 4 89 0, S_0000000000c7ebb0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "P";
    .port_info 1 /INPUT 32 "I0";
    .port_info 2 /INPUT 32 "I1";
    .port_info 3 /INPUT 32 "I2";
    .port_info 4 /INPUT 32 "I3";
    .port_info 5 /INPUT 32 "I4";
    .port_info 6 /INPUT 32 "I5";
    .port_info 7 /INPUT 32 "I6";
    .port_info 8 /INPUT 32 "I7";
    .port_info 9 /INPUT 32 "I8";
    .port_info 10 /INPUT 32 "I9";
    .port_info 11 /INPUT 32 "I10";
    .port_info 12 /INPUT 32 "I11";
    .port_info 13 /INPUT 32 "I12";
    .port_info 14 /INPUT 32 "I13";
    .port_info 15 /INPUT 32 "I14";
    .port_info 16 /INPUT 32 "I15";
    .port_info 17 /INPUT 4 "S";
v0000000000cfb8a0_0 .net "I0", 31 0, v0000000000cf4d40_0;  alias, 1 drivers
v0000000000cfb4e0_0 .net "I1", 31 0, v0000000000cf4e80_0;  alias, 1 drivers
v0000000000cfa4a0_0 .net "I10", 31 0, v0000000000cf5a60_0;  alias, 1 drivers
v0000000000cfc480_0 .net "I11", 31 0, v0000000000cf57e0_0;  alias, 1 drivers
v0000000000cfaae0_0 .net "I12", 31 0, v0000000000cf5ba0_0;  alias, 1 drivers
v0000000000cfa2c0_0 .net "I13", 31 0, v0000000000cf5100_0;  alias, 1 drivers
v0000000000cfb260_0 .net "I14", 31 0, v0000000000cf6140_0;  alias, 1 drivers
v0000000000cfbbc0_0 .net "I15", 31 0, v0000000000cf5ec0_0;  alias, 1 drivers
v0000000000cfa180_0 .net "I2", 31 0, v0000000000cf4ca0_0;  alias, 1 drivers
v0000000000cfbe40_0 .net "I3", 31 0, v0000000000cf63c0_0;  alias, 1 drivers
v0000000000cfae00_0 .net "I4", 31 0, v0000000000cf4de0_0;  alias, 1 drivers
v0000000000cfbee0_0 .net "I5", 31 0, v0000000000cf6500_0;  alias, 1 drivers
v0000000000cfa360_0 .net "I6", 31 0, v0000000000cf4980_0;  alias, 1 drivers
v0000000000cfc0c0_0 .net "I7", 31 0, v0000000000cf45c0_0;  alias, 1 drivers
v0000000000cfb940_0 .net "I8", 31 0, v0000000000cf43e0_0;  alias, 1 drivers
v0000000000cfa7c0_0 .net "I9", 31 0, v0000000000cf79a0_0;  alias, 1 drivers
v0000000000cfaa40_0 .var "P", 31 0;
v0000000000cfb580_0 .net "S", 3 0, o0000000000ca5098;  alias, 0 drivers
E_0000000000c4f370/0 .event edge, v0000000000cf5ec0_0, v0000000000cf6140_0, v0000000000cf5100_0, v0000000000cf5ba0_0;
E_0000000000c4f370/1 .event edge, v0000000000cf57e0_0, v0000000000cf5a60_0, v0000000000cf79a0_0, v0000000000cf43e0_0;
E_0000000000c4f370/2 .event edge, v0000000000cf45c0_0, v0000000000cf4980_0, v0000000000cf6500_0, v0000000000cf4de0_0;
E_0000000000c4f370/3 .event edge, v0000000000cf63c0_0, v0000000000cf4ca0_0, v0000000000cf4e80_0, v0000000000cf4d40_0;
E_0000000000c4f370/4 .event edge, v0000000000cfb580_0;
E_0000000000c4f370 .event/or E_0000000000c4f370/0, E_0000000000c4f370/1, E_0000000000c4f370/2, E_0000000000c4f370/3, E_0000000000c4f370/4;
S_0000000000cf9c90 .scope module, "r15mux" "twoToOneMultiplexer" 4 32, 4 120 0, S_0000000000c7ebb0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "PW";
    .port_info 1 /INPUT 32 "PC";
    .port_info 2 /INPUT 1 "PCLd";
    .port_info 3 /OUTPUT 32 "MO";
v0000000000cfa0e0_0 .var "MO", 31 0;
v0000000000cfbc60_0 .net "PC", 31 0, L_0000000000c53670;  alias, 1 drivers
v0000000000cfb620_0 .net "PCLd", 0 0, v0000000000cef340_0;  alias, 1 drivers
v0000000000cfaf40_0 .net "PW", 31 0, L_0000000000c53ec0;  alias, 1 drivers
E_0000000000c4f4b0 .event edge, v0000000000cef340_0, v0000000000cf35e0_0, v0000000000cf3ae0_0;
S_0000000000d00b90 .scope module, "se" "SExtender" 2 184, 2 1243 0, S_0000000000a8bd90;
 .timescale 0 0;
    .port_info 0 /INPUT 24 "in";
    .port_info 1 /OUTPUT 32 "out1";
L_0000000000c536e0 .functor BUFZ 32, v0000000000cfc980_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000000000cfcde0_0 .var/i "i", 31 0;
v0000000000cfd560_0 .net "in", 23 0, v0000000000c3c9c0_0;  alias, 1 drivers
v0000000000cfcf20_0 .var "in1", 31 0;
v0000000000cfda60_0 .net/s "out1", 31 0, L_0000000000c536e0;  alias, 1 drivers
v0000000000cfc980_0 .var/s "result", 31 0;
v0000000000cfcfc0_0 .var/s "shift_result", 31 0;
v0000000000cfdb00_0 .var/s "temp_reg", 31 0;
v0000000000cfd100_0 .var/s "twoscomp", 31 0;
E_0000000000c4f0b0/0 .event edge, v0000000000c3c9c0_0, v0000000000cfcf20_0, v0000000000cfd100_0, v0000000000cfdb00_0;
E_0000000000c4f0b0/1 .event edge, v0000000000cfcfc0_0;
E_0000000000c4f0b0 .event/or E_0000000000c4f0b0/0, E_0000000000c4f0b0/1;
S_0000000000d01680 .scope module, "sign_shift_extender_1" "Sign_Shift_Extender" 2 397, 5 1 0, S_0000000000a8bd90;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /OUTPUT 32 "shift_result";
    .port_info 3 /OUTPUT 1 "C";
v0000000000cfd7e0_0 .net "A", 31 0, v0000000000c3d6e0_0;  alias, 1 drivers
v0000000000cfce80_0 .net "B", 31 0, v0000000000c93520_0;  alias, 1 drivers
v0000000000cfcac0_0 .var "C", 0 0;
v0000000000cfd9c0_0 .var "by_imm_shift", 1 0;
v0000000000cfd600_0 .var/i "i", 31 0;
v0000000000cfdba0_0 .var/i "num_of_rot", 31 0;
v0000000000cfd060_0 .var "relleno", 0 0;
v0000000000cfd1a0_0 .var "rm", 31 0;
v0000000000cfd420_0 .var "rm1", 31 0;
v0000000000cfd6a0_0 .var "shift", 1 0;
v0000000000cfcc00_0 .var "shift_result", 31 0;
v0000000000cfdc40_0 .var "shifter_op", 2 0;
v0000000000cfc8e0_0 .var "tc", 0 0;
v0000000000cfc7a0_0 .var "temp_reg", 31 0;
v0000000000cfd4c0_0 .var "temp_reg1", 31 0;
v0000000000cfc840_0 .var "temp_reg2", 31 0;
E_0000000000c4e870/0 .event edge, v0000000000c93520_0, v0000000000cfdc40_0, v0000000000c3d6e0_0, v0000000000ceca70_0;
E_0000000000c4e870/1 .event edge, v0000000000cfd9c0_0, v0000000000cfdba0_0, v0000000000cfc7a0_0, v0000000000cfc8e0_0;
E_0000000000c4e870/2 .event edge, v0000000000cfd060_0, v0000000000cfd6a0_0, v0000000000cfd4c0_0, v0000000000cfd1a0_0;
E_0000000000c4e870/3 .event edge, v0000000000cfc840_0, v0000000000cfd420_0;
E_0000000000c4e870 .event/or E_0000000000c4e870/0, E_0000000000c4e870/1, E_0000000000c4e870/2, E_0000000000c4e870/3;
S_0000000000a8bf20 .scope module, "tester" "tester" 4 177;
 .timescale 0 0;
v0000000000d1d560_0 .var "C", 3 0;
v0000000000d1dba0_0 .var "CLK", 0 0;
v0000000000d1e3c0_0 .net "PA", 31 0, v0000000000d07340_0;  1 drivers
v0000000000d1d420_0 .net "PB", 31 0, v0000000000d095a0_0;  1 drivers
v0000000000d1e0a0_0 .var "PCLd", 0 0;
v0000000000d1e5a0_0 .var "PCin", 31 0;
v0000000000d1e6e0_0 .net "PCout", 31 0, L_0000000000c542b0;  1 drivers
v0000000000d1e140_0 .net "PD", 31 0, v0000000000d09a00_0;  1 drivers
v0000000000d1e1e0_0 .var "PW", 31 0;
v0000000000d1c0c0_0 .var "RFLd", 0 0;
o0000000000ca7c78 .functor BUFZ 1, C4<z>; HiZ drive
v0000000000d1cca0_0 .net "Reset", 0 0, o0000000000ca7c78;  0 drivers
v0000000000d1d740_0 .var "SA", 3 0;
v0000000000d1c660_0 .var "SB", 3 0;
v0000000000d1c160_0 .var "SD", 3 0;
E_0000000000c4ee30 .event edge, v0000000000d051d0_0;
S_0000000000d00d20 .scope module, "test" "register_file" 4 209, 4 9 0, S_0000000000a8bf20;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "PA";
    .port_info 1 /OUTPUT 32 "PB";
    .port_info 2 /OUTPUT 32 "PD";
    .port_info 3 /INPUT 32 "PW";
    .port_info 4 /INPUT 32 "PCin";
    .port_info 5 /OUTPUT 32 "PCout";
    .port_info 6 /INPUT 4 "C";
    .port_info 7 /INPUT 4 "SA";
    .port_info 8 /INPUT 4 "SB";
    .port_info 9 /INPUT 4 "SD";
    .port_info 10 /INPUT 1 "RFLd";
    .port_info 11 /INPUT 1 "PCLd";
    .port_info 12 /INPUT 1 "CLK";
    .port_info 13 /INPUT 1 "Reset";
L_0000000000c542b0 .functor BUFZ 32, v0000000000d04730_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000000000d09500_0 .net "C", 3 0, v0000000000d1d560_0;  1 drivers
v0000000000d098c0_0 .net "CLK", 0 0, v0000000000d1dba0_0;  1 drivers
v0000000000d08740_0 .net "E", 15 0, v0000000000d081a0_0;  1 drivers
v0000000000d09960_0 .net "MO", 31 0, v0000000000d069e0_0;  1 drivers
v0000000000d09be0_0 .net "PA", 31 0, v0000000000d07340_0;  alias, 1 drivers
v0000000000d09c80_0 .net "PB", 31 0, v0000000000d095a0_0;  alias, 1 drivers
v0000000000d09d20_0 .net "PCLd", 0 0, v0000000000d1e0a0_0;  1 drivers
v0000000000d087e0_0 .net "PCin", 31 0, v0000000000d1e5a0_0;  1 drivers
v0000000000d1cd40_0 .net "PCout", 31 0, L_0000000000c542b0;  alias, 1 drivers
v0000000000d1e500_0 .net "PD", 31 0, v0000000000d09a00_0;  alias, 1 drivers
v0000000000d1d2e0_0 .net "PW", 31 0, v0000000000d1e1e0_0;  1 drivers
v0000000000d1e640_0 .net "Q0", 31 0, v0000000000d04b90_0;  1 drivers
v0000000000d1dc40_0 .net "Q1", 31 0, v0000000000d05950_0;  1 drivers
v0000000000d1cde0_0 .net "Q10", 31 0, v0000000000d05310_0;  1 drivers
v0000000000d1c5c0_0 .net "Q11", 31 0, v0000000000d053b0_0;  1 drivers
v0000000000d1da60_0 .net "Q12", 31 0, v0000000000d058b0_0;  1 drivers
v0000000000d1cac0_0 .net "Q13", 31 0, v0000000000d054f0_0;  1 drivers
v0000000000d1d7e0_0 .net "Q14", 31 0, v0000000000d04d70_0;  1 drivers
v0000000000d1d4c0_0 .net "Q15", 31 0, v0000000000d04730_0;  1 drivers
v0000000000d1bf80_0 .net "Q2", 31 0, v0000000000d05810_0;  1 drivers
v0000000000d1c7a0_0 .net "Q3", 31 0, v0000000000d06f80_0;  1 drivers
v0000000000d1ce80_0 .net "Q4", 31 0, v0000000000d07520_0;  1 drivers
v0000000000d1c020_0 .net "Q5", 31 0, v0000000000d06300_0;  1 drivers
v0000000000d1dce0_0 .net "Q6", 31 0, v0000000000d07700_0;  1 drivers
v0000000000d1db00_0 .net "Q7", 31 0, v0000000000d06760_0;  1 drivers
v0000000000d1d380_0 .net "Q8", 31 0, v0000000000d08420_0;  1 drivers
v0000000000d1cb60_0 .net "Q9", 31 0, v0000000000d068a0_0;  1 drivers
v0000000000d1c200_0 .net "RFLd", 0 0, v0000000000d1c0c0_0;  1 drivers
v0000000000d1d880_0 .net "Reset", 0 0, o0000000000ca7c78;  alias, 0 drivers
v0000000000d1dec0_0 .net "SA", 3 0, v0000000000d1d740_0;  1 drivers
v0000000000d1cc00_0 .net "SB", 3 0, v0000000000d1c660_0;  1 drivers
v0000000000d1e000_0 .net "SD", 3 0, v0000000000d1c160_0;  1 drivers
L_0000000000d20580 .part v0000000000d081a0_0, 0, 1;
L_0000000000d1f900 .part v0000000000d081a0_0, 1, 1;
L_0000000000d20bc0 .part v0000000000d081a0_0, 2, 1;
L_0000000000d1e820 .part v0000000000d081a0_0, 3, 1;
L_0000000000d1ea00 .part v0000000000d081a0_0, 4, 1;
L_0000000000d206c0 .part v0000000000d081a0_0, 5, 1;
L_0000000000d1fcc0 .part v0000000000d081a0_0, 6, 1;
L_0000000000d20260 .part v0000000000d081a0_0, 7, 1;
L_0000000000d20120 .part v0000000000d081a0_0, 8, 1;
L_0000000000d1fae0 .part v0000000000d081a0_0, 9, 1;
L_0000000000d1e960 .part v0000000000d081a0_0, 10, 1;
L_0000000000d208a0 .part v0000000000d081a0_0, 11, 1;
L_0000000000d20760 .part v0000000000d081a0_0, 12, 1;
L_0000000000d1eaa0 .part v0000000000d081a0_0, 13, 1;
L_0000000000d1f5e0 .part v0000000000d081a0_0, 14, 1;
L_0000000000d20da0 .part v0000000000d081a0_0, 15, 1;
S_0000000000d01cc0 .scope module, "R0" "register" 4 36, 4 140 0, S_0000000000d00d20;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Q";
    .port_info 1 /INPUT 32 "PW";
    .port_info 2 /INPUT 1 "RFLd";
    .port_info 3 /INPUT 1 "CLK";
v0000000000d051d0_0 .net "CLK", 0 0, v0000000000d1dba0_0;  alias, 1 drivers
v0000000000d05090_0 .net "PW", 31 0, v0000000000d1e1e0_0;  alias, 1 drivers
v0000000000d04b90_0 .var "Q", 31 0;
v0000000000d05bd0_0 .net "RFLd", 0 0, L_0000000000d20580;  1 drivers
E_0000000000c4f1f0 .event posedge, v0000000000d051d0_0;
S_0000000000d006e0 .scope module, "R1" "register" 4 37, 4 140 0, S_0000000000d00d20;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Q";
    .port_info 1 /INPUT 32 "PW";
    .port_info 2 /INPUT 1 "RFLd";
    .port_info 3 /INPUT 1 "CLK";
v0000000000d05270_0 .net "CLK", 0 0, v0000000000d1dba0_0;  alias, 1 drivers
v0000000000d04f50_0 .net "PW", 31 0, v0000000000d1e1e0_0;  alias, 1 drivers
v0000000000d05950_0 .var "Q", 31 0;
v0000000000d059f0_0 .net "RFLd", 0 0, L_0000000000d1f900;  1 drivers
S_0000000000d00eb0 .scope module, "R10" "register" 4 46, 4 140 0, S_0000000000d00d20;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Q";
    .port_info 1 /INPUT 32 "PW";
    .port_info 2 /INPUT 1 "RFLd";
    .port_info 3 /INPUT 1 "CLK";
v0000000000d05a90_0 .net "CLK", 0 0, v0000000000d1dba0_0;  alias, 1 drivers
v0000000000d05d10_0 .net "PW", 31 0, v0000000000d1e1e0_0;  alias, 1 drivers
v0000000000d05310_0 .var "Q", 31 0;
v0000000000d05b30_0 .net "RFLd", 0 0, L_0000000000d1e960;  1 drivers
S_0000000000d01040 .scope module, "R11" "register" 4 47, 4 140 0, S_0000000000d00d20;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Q";
    .port_info 1 /INPUT 32 "PW";
    .port_info 2 /INPUT 1 "RFLd";
    .port_info 3 /INPUT 1 "CLK";
v0000000000d04ff0_0 .net "CLK", 0 0, v0000000000d1dba0_0;  alias, 1 drivers
v0000000000d05db0_0 .net "PW", 31 0, v0000000000d1e1e0_0;  alias, 1 drivers
v0000000000d053b0_0 .var "Q", 31 0;
v0000000000d047d0_0 .net "RFLd", 0 0, L_0000000000d208a0;  1 drivers
S_0000000000d00a00 .scope module, "R12" "register" 4 48, 4 140 0, S_0000000000d00d20;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Q";
    .port_info 1 /INPUT 32 "PW";
    .port_info 2 /INPUT 1 "RFLd";
    .port_info 3 /INPUT 1 "CLK";
v0000000000d04e10_0 .net "CLK", 0 0, v0000000000d1dba0_0;  alias, 1 drivers
v0000000000d04cd0_0 .net "PW", 31 0, v0000000000d1e1e0_0;  alias, 1 drivers
v0000000000d058b0_0 .var "Q", 31 0;
v0000000000d05590_0 .net "RFLd", 0 0, L_0000000000d20760;  1 drivers
S_0000000000d011d0 .scope module, "R13" "register" 4 49, 4 140 0, S_0000000000d00d20;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Q";
    .port_info 1 /INPUT 32 "PW";
    .port_info 2 /INPUT 1 "RFLd";
    .port_info 3 /INPUT 1 "CLK";
v0000000000d04af0_0 .net "CLK", 0 0, v0000000000d1dba0_0;  alias, 1 drivers
v0000000000d04c30_0 .net "PW", 31 0, v0000000000d1e1e0_0;  alias, 1 drivers
v0000000000d054f0_0 .var "Q", 31 0;
v0000000000d05630_0 .net "RFLd", 0 0, L_0000000000d1eaa0;  1 drivers
S_0000000000d01360 .scope module, "R14" "register" 4 50, 4 140 0, S_0000000000d00d20;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Q";
    .port_info 1 /INPUT 32 "PW";
    .port_info 2 /INPUT 1 "RFLd";
    .port_info 3 /INPUT 1 "CLK";
v0000000000d04870_0 .net "CLK", 0 0, v0000000000d1dba0_0;  alias, 1 drivers
v0000000000d04910_0 .net "PW", 31 0, v0000000000d1e1e0_0;  alias, 1 drivers
v0000000000d04d70_0 .var "Q", 31 0;
v0000000000d056d0_0 .net "RFLd", 0 0, L_0000000000d1f5e0;  1 drivers
S_0000000000d00550 .scope module, "R15" "PCregister" 4 51, 4 155 0, S_0000000000d00d20;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Q";
    .port_info 1 /INPUT 32 "PW";
    .port_info 2 /INPUT 32 "PCin";
    .port_info 3 /INPUT 1 "RFLd";
    .port_info 4 /INPUT 1 "CLK";
v0000000000d05770_0 .net "CLK", 0 0, v0000000000d1dba0_0;  alias, 1 drivers
v0000000000d04eb0_0 .net "PCin", 31 0, v0000000000d1e5a0_0;  alias, 1 drivers
v0000000000d049b0_0 .net "PW", 31 0, v0000000000d069e0_0;  alias, 1 drivers
v0000000000d04730_0 .var "Q", 31 0;
v0000000000d04a50_0 .net "RFLd", 0 0, L_0000000000d20da0;  1 drivers
S_0000000000d01810 .scope module, "R2" "register" 4 38, 4 140 0, S_0000000000d00d20;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Q";
    .port_info 1 /INPUT 32 "PW";
    .port_info 2 /INPUT 1 "RFLd";
    .port_info 3 /INPUT 1 "CLK";
v0000000000d05c70_0 .net "CLK", 0 0, v0000000000d1dba0_0;  alias, 1 drivers
v0000000000d05130_0 .net "PW", 31 0, v0000000000d1e1e0_0;  alias, 1 drivers
v0000000000d05810_0 .var "Q", 31 0;
v0000000000d07480_0 .net "RFLd", 0 0, L_0000000000d20bc0;  1 drivers
S_0000000000d000a0 .scope module, "R3" "register" 4 39, 4 140 0, S_0000000000d00d20;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Q";
    .port_info 1 /INPUT 32 "PW";
    .port_info 2 /INPUT 1 "RFLd";
    .port_info 3 /INPUT 1 "CLK";
v0000000000d07020_0 .net "CLK", 0 0, v0000000000d1dba0_0;  alias, 1 drivers
v0000000000d066c0_0 .net "PW", 31 0, v0000000000d1e1e0_0;  alias, 1 drivers
v0000000000d06f80_0 .var "Q", 31 0;
v0000000000d06260_0 .net "RFLd", 0 0, L_0000000000d1e820;  1 drivers
S_0000000000d014f0 .scope module, "R4" "register" 4 40, 4 140 0, S_0000000000d00d20;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Q";
    .port_info 1 /INPUT 32 "PW";
    .port_info 2 /INPUT 1 "RFLd";
    .port_info 3 /INPUT 1 "CLK";
v0000000000d06580_0 .net "CLK", 0 0, v0000000000d1dba0_0;  alias, 1 drivers
v0000000000d08100_0 .net "PW", 31 0, v0000000000d1e1e0_0;  alias, 1 drivers
v0000000000d07520_0 .var "Q", 31 0;
v0000000000d070c0_0 .net "RFLd", 0 0, L_0000000000d1ea00;  1 drivers
S_0000000000d01b30 .scope module, "R5" "register" 4 41, 4 140 0, S_0000000000d00d20;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Q";
    .port_info 1 /INPUT 32 "PW";
    .port_info 2 /INPUT 1 "RFLd";
    .port_info 3 /INPUT 1 "CLK";
v0000000000d06e40_0 .net "CLK", 0 0, v0000000000d1dba0_0;  alias, 1 drivers
v0000000000d07a20_0 .net "PW", 31 0, v0000000000d1e1e0_0;  alias, 1 drivers
v0000000000d06300_0 .var "Q", 31 0;
v0000000000d07ac0_0 .net "RFLd", 0 0, L_0000000000d206c0;  1 drivers
S_0000000000cfff10 .scope module, "R6" "register" 4 42, 4 140 0, S_0000000000d00d20;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Q";
    .port_info 1 /INPUT 32 "PW";
    .port_info 2 /INPUT 1 "RFLd";
    .port_info 3 /INPUT 1 "CLK";
v0000000000d07840_0 .net "CLK", 0 0, v0000000000d1dba0_0;  alias, 1 drivers
v0000000000d07e80_0 .net "PW", 31 0, v0000000000d1e1e0_0;  alias, 1 drivers
v0000000000d07700_0 .var "Q", 31 0;
v0000000000d078e0_0 .net "RFLd", 0 0, L_0000000000d1fcc0;  1 drivers
S_0000000000d019a0 .scope module, "R7" "register" 4 43, 4 140 0, S_0000000000d00d20;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Q";
    .port_info 1 /INPUT 32 "PW";
    .port_info 2 /INPUT 1 "RFLd";
    .port_info 3 /INPUT 1 "CLK";
v0000000000d06120_0 .net "CLK", 0 0, v0000000000d1dba0_0;  alias, 1 drivers
v0000000000d063a0_0 .net "PW", 31 0, v0000000000d1e1e0_0;  alias, 1 drivers
v0000000000d06760_0 .var "Q", 31 0;
v0000000000d07b60_0 .net "RFLd", 0 0, L_0000000000d20260;  1 drivers
S_0000000000d00870 .scope module, "R8" "register" 4 44, 4 140 0, S_0000000000d00d20;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Q";
    .port_info 1 /INPUT 32 "PW";
    .port_info 2 /INPUT 1 "RFLd";
    .port_info 3 /INPUT 1 "CLK";
v0000000000d07c00_0 .net "CLK", 0 0, v0000000000d1dba0_0;  alias, 1 drivers
v0000000000d06800_0 .net "PW", 31 0, v0000000000d1e1e0_0;  alias, 1 drivers
v0000000000d08420_0 .var "Q", 31 0;
v0000000000d07980_0 .net "RFLd", 0 0, L_0000000000d20120;  1 drivers
S_0000000000d003c0 .scope module, "R9" "register" 4 45, 4 140 0, S_0000000000d00d20;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Q";
    .port_info 1 /INPUT 32 "PW";
    .port_info 2 /INPUT 1 "RFLd";
    .port_info 3 /INPUT 1 "CLK";
v0000000000d064e0_0 .net "CLK", 0 0, v0000000000d1dba0_0;  alias, 1 drivers
v0000000000d08060_0 .net "PW", 31 0, v0000000000d1e1e0_0;  alias, 1 drivers
v0000000000d068a0_0 .var "Q", 31 0;
v0000000000d06940_0 .net "RFLd", 0 0, L_0000000000d1fae0;  1 drivers
S_0000000000d00230 .scope module, "bc" "binary_decoder" 4 22, 4 57 0, S_0000000000d00d20;
 .timescale 0 0;
    .port_info 0 /OUTPUT 16 "E";
    .port_info 1 /INPUT 4 "C";
    .port_info 2 /INPUT 1 "Ld";
v0000000000d06080_0 .net "C", 3 0, v0000000000d1d560_0;  alias, 1 drivers
v0000000000d081a0_0 .var "E", 15 0;
v0000000000d08380_0 .net "Ld", 0 0, v0000000000d1c0c0_0;  alias, 1 drivers
E_0000000000c4ef30 .event edge, v0000000000d08380_0, v0000000000d06080_0;
S_0000000000d12590 .scope module, "muxA" "multiplexer" 4 25, 4 89 0, S_0000000000d00d20;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "P";
    .port_info 1 /INPUT 32 "I0";
    .port_info 2 /INPUT 32 "I1";
    .port_info 3 /INPUT 32 "I2";
    .port_info 4 /INPUT 32 "I3";
    .port_info 5 /INPUT 32 "I4";
    .port_info 6 /INPUT 32 "I5";
    .port_info 7 /INPUT 32 "I6";
    .port_info 8 /INPUT 32 "I7";
    .port_info 9 /INPUT 32 "I8";
    .port_info 10 /INPUT 32 "I9";
    .port_info 11 /INPUT 32 "I10";
    .port_info 12 /INPUT 32 "I11";
    .port_info 13 /INPUT 32 "I12";
    .port_info 14 /INPUT 32 "I13";
    .port_info 15 /INPUT 32 "I14";
    .port_info 16 /INPUT 32 "I15";
    .port_info 17 /INPUT 4 "S";
v0000000000d07ca0_0 .net "I0", 31 0, v0000000000d04b90_0;  alias, 1 drivers
v0000000000d06620_0 .net "I1", 31 0, v0000000000d05950_0;  alias, 1 drivers
v0000000000d05fe0_0 .net "I10", 31 0, v0000000000d05310_0;  alias, 1 drivers
v0000000000d07d40_0 .net "I11", 31 0, v0000000000d053b0_0;  alias, 1 drivers
v0000000000d07160_0 .net "I12", 31 0, v0000000000d058b0_0;  alias, 1 drivers
v0000000000d07200_0 .net "I13", 31 0, v0000000000d054f0_0;  alias, 1 drivers
v0000000000d08560_0 .net "I14", 31 0, v0000000000d04d70_0;  alias, 1 drivers
v0000000000d07de0_0 .net "I15", 31 0, v0000000000d04730_0;  alias, 1 drivers
v0000000000d07f20_0 .net "I2", 31 0, v0000000000d05810_0;  alias, 1 drivers
v0000000000d07fc0_0 .net "I3", 31 0, v0000000000d06f80_0;  alias, 1 drivers
v0000000000d08240_0 .net "I4", 31 0, v0000000000d07520_0;  alias, 1 drivers
v0000000000d072a0_0 .net "I5", 31 0, v0000000000d06300_0;  alias, 1 drivers
v0000000000d06a80_0 .net "I6", 31 0, v0000000000d07700_0;  alias, 1 drivers
v0000000000d061c0_0 .net "I7", 31 0, v0000000000d06760_0;  alias, 1 drivers
v0000000000d082e0_0 .net "I8", 31 0, v0000000000d08420_0;  alias, 1 drivers
v0000000000d08600_0 .net "I9", 31 0, v0000000000d068a0_0;  alias, 1 drivers
v0000000000d07340_0 .var "P", 31 0;
v0000000000d06b20_0 .net "S", 3 0, v0000000000d1d740_0;  alias, 1 drivers
E_0000000000c4ed30/0 .event edge, v0000000000d04730_0, v0000000000d04d70_0, v0000000000d054f0_0, v0000000000d058b0_0;
E_0000000000c4ed30/1 .event edge, v0000000000d053b0_0, v0000000000d05310_0, v0000000000d068a0_0, v0000000000d08420_0;
E_0000000000c4ed30/2 .event edge, v0000000000d06760_0, v0000000000d07700_0, v0000000000d06300_0, v0000000000d07520_0;
E_0000000000c4ed30/3 .event edge, v0000000000d06f80_0, v0000000000d05810_0, v0000000000d05950_0, v0000000000d04b90_0;
E_0000000000c4ed30/4 .event edge, v0000000000d06b20_0;
E_0000000000c4ed30 .event/or E_0000000000c4ed30/0, E_0000000000c4ed30/1, E_0000000000c4ed30/2, E_0000000000c4ed30/3, E_0000000000c4ed30/4;
S_0000000000d13210 .scope module, "muxB" "multiplexer" 4 26, 4 89 0, S_0000000000d00d20;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "P";
    .port_info 1 /INPUT 32 "I0";
    .port_info 2 /INPUT 32 "I1";
    .port_info 3 /INPUT 32 "I2";
    .port_info 4 /INPUT 32 "I3";
    .port_info 5 /INPUT 32 "I4";
    .port_info 6 /INPUT 32 "I5";
    .port_info 7 /INPUT 32 "I6";
    .port_info 8 /INPUT 32 "I7";
    .port_info 9 /INPUT 32 "I8";
    .port_info 10 /INPUT 32 "I9";
    .port_info 11 /INPUT 32 "I10";
    .port_info 12 /INPUT 32 "I11";
    .port_info 13 /INPUT 32 "I12";
    .port_info 14 /INPUT 32 "I13";
    .port_info 15 /INPUT 32 "I14";
    .port_info 16 /INPUT 32 "I15";
    .port_info 17 /INPUT 4 "S";
v0000000000d084c0_0 .net "I0", 31 0, v0000000000d04b90_0;  alias, 1 drivers
v0000000000d075c0_0 .net "I1", 31 0, v0000000000d05950_0;  alias, 1 drivers
v0000000000d086a0_0 .net "I10", 31 0, v0000000000d05310_0;  alias, 1 drivers
v0000000000d06c60_0 .net "I11", 31 0, v0000000000d053b0_0;  alias, 1 drivers
v0000000000d06bc0_0 .net "I12", 31 0, v0000000000d058b0_0;  alias, 1 drivers
v0000000000d05f40_0 .net "I13", 31 0, v0000000000d054f0_0;  alias, 1 drivers
v0000000000d06da0_0 .net "I14", 31 0, v0000000000d04d70_0;  alias, 1 drivers
v0000000000d06ee0_0 .net "I15", 31 0, v0000000000d04730_0;  alias, 1 drivers
v0000000000d06d00_0 .net "I2", 31 0, v0000000000d05810_0;  alias, 1 drivers
v0000000000d073e0_0 .net "I3", 31 0, v0000000000d06f80_0;  alias, 1 drivers
v0000000000d07660_0 .net "I4", 31 0, v0000000000d07520_0;  alias, 1 drivers
v0000000000d077a0_0 .net "I5", 31 0, v0000000000d06300_0;  alias, 1 drivers
v0000000000d08920_0 .net "I6", 31 0, v0000000000d07700_0;  alias, 1 drivers
v0000000000d09000_0 .net "I7", 31 0, v0000000000d06760_0;  alias, 1 drivers
v0000000000d09aa0_0 .net "I8", 31 0, v0000000000d08420_0;  alias, 1 drivers
v0000000000d09b40_0 .net "I9", 31 0, v0000000000d068a0_0;  alias, 1 drivers
v0000000000d095a0_0 .var "P", 31 0;
v0000000000d09320_0 .net "S", 3 0, v0000000000d1c660_0;  alias, 1 drivers
E_0000000000c4eff0/0 .event edge, v0000000000d04730_0, v0000000000d04d70_0, v0000000000d054f0_0, v0000000000d058b0_0;
E_0000000000c4eff0/1 .event edge, v0000000000d053b0_0, v0000000000d05310_0, v0000000000d068a0_0, v0000000000d08420_0;
E_0000000000c4eff0/2 .event edge, v0000000000d06760_0, v0000000000d07700_0, v0000000000d06300_0, v0000000000d07520_0;
E_0000000000c4eff0/3 .event edge, v0000000000d06f80_0, v0000000000d05810_0, v0000000000d05950_0, v0000000000d04b90_0;
E_0000000000c4eff0/4 .event edge, v0000000000d09320_0;
E_0000000000c4eff0 .event/or E_0000000000c4eff0/0, E_0000000000c4eff0/1, E_0000000000c4eff0/2, E_0000000000c4eff0/3, E_0000000000c4eff0/4;
S_0000000000d12a40 .scope module, "muxD" "multiplexer" 4 27, 4 89 0, S_0000000000d00d20;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "P";
    .port_info 1 /INPUT 32 "I0";
    .port_info 2 /INPUT 32 "I1";
    .port_info 3 /INPUT 32 "I2";
    .port_info 4 /INPUT 32 "I3";
    .port_info 5 /INPUT 32 "I4";
    .port_info 6 /INPUT 32 "I5";
    .port_info 7 /INPUT 32 "I6";
    .port_info 8 /INPUT 32 "I7";
    .port_info 9 /INPUT 32 "I8";
    .port_info 10 /INPUT 32 "I9";
    .port_info 11 /INPUT 32 "I10";
    .port_info 12 /INPUT 32 "I11";
    .port_info 13 /INPUT 32 "I12";
    .port_info 14 /INPUT 32 "I13";
    .port_info 15 /INPUT 32 "I14";
    .port_info 16 /INPUT 32 "I15";
    .port_info 17 /INPUT 4 "S";
v0000000000d09640_0 .net "I0", 31 0, v0000000000d04b90_0;  alias, 1 drivers
v0000000000d091e0_0 .net "I1", 31 0, v0000000000d05950_0;  alias, 1 drivers
v0000000000d08c40_0 .net "I10", 31 0, v0000000000d05310_0;  alias, 1 drivers
v0000000000d08ce0_0 .net "I11", 31 0, v0000000000d053b0_0;  alias, 1 drivers
v0000000000d096e0_0 .net "I12", 31 0, v0000000000d058b0_0;  alias, 1 drivers
v0000000000d09280_0 .net "I13", 31 0, v0000000000d054f0_0;  alias, 1 drivers
v0000000000d08d80_0 .net "I14", 31 0, v0000000000d04d70_0;  alias, 1 drivers
v0000000000d090a0_0 .net "I15", 31 0, v0000000000d04730_0;  alias, 1 drivers
v0000000000d08e20_0 .net "I2", 31 0, v0000000000d05810_0;  alias, 1 drivers
v0000000000d089c0_0 .net "I3", 31 0, v0000000000d06f80_0;  alias, 1 drivers
v0000000000d08a60_0 .net "I4", 31 0, v0000000000d07520_0;  alias, 1 drivers
v0000000000d09460_0 .net "I5", 31 0, v0000000000d06300_0;  alias, 1 drivers
v0000000000d08ec0_0 .net "I6", 31 0, v0000000000d07700_0;  alias, 1 drivers
v0000000000d09780_0 .net "I7", 31 0, v0000000000d06760_0;  alias, 1 drivers
v0000000000d09dc0_0 .net "I8", 31 0, v0000000000d08420_0;  alias, 1 drivers
v0000000000d08b00_0 .net "I9", 31 0, v0000000000d068a0_0;  alias, 1 drivers
v0000000000d09a00_0 .var "P", 31 0;
v0000000000d09820_0 .net "S", 3 0, v0000000000d1c160_0;  alias, 1 drivers
E_0000000000c4ea30/0 .event edge, v0000000000d04730_0, v0000000000d04d70_0, v0000000000d054f0_0, v0000000000d058b0_0;
E_0000000000c4ea30/1 .event edge, v0000000000d053b0_0, v0000000000d05310_0, v0000000000d068a0_0, v0000000000d08420_0;
E_0000000000c4ea30/2 .event edge, v0000000000d06760_0, v0000000000d07700_0, v0000000000d06300_0, v0000000000d07520_0;
E_0000000000c4ea30/3 .event edge, v0000000000d06f80_0, v0000000000d05810_0, v0000000000d05950_0, v0000000000d04b90_0;
E_0000000000c4ea30/4 .event edge, v0000000000d09820_0;
E_0000000000c4ea30 .event/or E_0000000000c4ea30/0, E_0000000000c4ea30/1, E_0000000000c4ea30/2, E_0000000000c4ea30/3, E_0000000000c4ea30/4;
S_0000000000d136c0 .scope module, "r15mux" "twoToOneMultiplexer" 4 32, 4 120 0, S_0000000000d00d20;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "PW";
    .port_info 1 /INPUT 32 "PC";
    .port_info 2 /INPUT 1 "PCLd";
    .port_info 3 /OUTPUT 32 "MO";
v0000000000d069e0_0 .var "MO", 31 0;
v0000000000d09140_0 .net "PC", 31 0, v0000000000d1e5a0_0;  alias, 1 drivers
v0000000000d08880_0 .net "PCLd", 0 0, v0000000000d1e0a0_0;  alias, 1 drivers
v0000000000d093c0_0 .net "PW", 31 0, v0000000000d1e1e0_0;  alias, 1 drivers
E_0000000000c4f6b0 .event edge, v0000000000d08880_0, v0000000000d04eb0_0, v0000000000d05090_0;
    .scope S_0000000000c7e700;
T_0 ;
    %wait E_0000000000c4ee70;
    %load/vec4 v0000000000cf3860_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %jmp T_0.2;
T_0.0 ;
    %load/vec4 v0000000000cf2460_0;
    %store/vec4 v0000000000cf2000_0, 0, 32;
    %jmp T_0.2;
T_0.1 ;
    %load/vec4 v0000000000cf2640_0;
    %store/vec4 v0000000000cf2000_0, 0, 32;
    %jmp T_0.2;
T_0.2 ;
    %pop/vec4 1;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0000000000abf220;
T_1 ;
    %wait E_0000000000c4dff0;
    %load/vec4 v0000000000cef700_0;
    %pushi/vec4 4, 0, 32;
    %mod;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_1.0, 4;
    %load/vec4 v0000000000cef700_0;
    %pad/u 33;
    %addi 0, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0000000000cf2be0, 4;
    %load/vec4 v0000000000cef700_0;
    %pad/u 33;
    %addi 1, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0000000000cf2be0, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000000000cef700_0;
    %pad/u 33;
    %addi 2, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0000000000cf2be0, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000000000cef700_0;
    %pad/u 33;
    %addi 3, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0000000000cf2be0, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000000000cf2aa0_0, 0, 32;
    %jmp T_1.1;
T_1.0 ;
    %ix/getv 4, v0000000000cef700_0;
    %load/vec4a v0000000000cf2be0, 4;
    %pad/u 32;
    %store/vec4 v0000000000cf2aa0_0, 0, 32;
T_1.1 ;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0000000000a875f0;
T_2 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000ced470_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000ceda10_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000ced650_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000cec110_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000cedb50_0, 0, 32;
    %end;
    .thread T_2;
    .scope S_0000000000a875f0;
T_3 ;
    %wait E_0000000000c4caf0;
    %load/vec4 v0000000000cebfd0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_3.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_3.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_3.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_3.12, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_3.13, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_3.14, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_3.15, 6;
    %jmp T_3.16;
T_3.0 ;
    %load/vec4 v0000000000cec750_0;
    %pad/u 33;
    %load/vec4 v0000000000cec070_0;
    %pad/u 33;
    %and;
    %store/vec4 v0000000000ced330_0, 0, 33;
    %jmp T_3.16;
T_3.1 ;
    %load/vec4 v0000000000cec750_0;
    %pad/u 33;
    %load/vec4 v0000000000cec070_0;
    %pad/u 33;
    %xor;
    %store/vec4 v0000000000ced330_0, 0, 33;
    %jmp T_3.16;
T_3.2 ;
    %load/vec4 v0000000000cec750_0;
    %pad/u 33;
    %load/vec4 v0000000000cec070_0;
    %pad/u 33;
    %sub;
    %store/vec4 v0000000000ced330_0, 0, 33;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000cedb50_0, 0, 32;
    %jmp T_3.16;
T_3.3 ;
    %load/vec4 v0000000000cec070_0;
    %pad/u 33;
    %load/vec4 v0000000000cec750_0;
    %pad/u 33;
    %sub;
    %store/vec4 v0000000000ced330_0, 0, 33;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v0000000000cedb50_0, 0, 32;
    %jmp T_3.16;
T_3.4 ;
    %load/vec4 v0000000000cec750_0;
    %pad/u 33;
    %load/vec4 v0000000000cec070_0;
    %pad/u 33;
    %add;
    %store/vec4 v0000000000ced330_0, 0, 33;
    %pushi/vec4 3, 0, 32;
    %store/vec4 v0000000000cedb50_0, 0, 32;
    %jmp T_3.16;
T_3.5 ;
    %load/vec4 v0000000000cec750_0;
    %pad/u 33;
    %load/vec4 v0000000000cec070_0;
    %pad/u 33;
    %add;
    %load/vec4 v0000000000ceced0_0;
    %pad/u 33;
    %add;
    %store/vec4 v0000000000ced330_0, 0, 33;
    %jmp T_3.16;
T_3.6 ;
    %load/vec4 v0000000000cec750_0;
    %pad/u 33;
    %load/vec4 v0000000000cec070_0;
    %pad/u 33;
    %sub;
    %pushi/vec4 0, 0, 31;
    %load/vec4 v0000000000ceced0_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 33;
    %inv;
    %sub;
    %store/vec4 v0000000000ced330_0, 0, 33;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000cedb50_0, 0, 32;
    %jmp T_3.16;
T_3.7 ;
    %load/vec4 v0000000000cec070_0;
    %pad/u 33;
    %load/vec4 v0000000000cec750_0;
    %pad/u 33;
    %sub;
    %pushi/vec4 0, 0, 31;
    %load/vec4 v0000000000ceced0_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 33;
    %inv;
    %sub;
    %store/vec4 v0000000000ced330_0, 0, 33;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v0000000000cedb50_0, 0, 32;
    %jmp T_3.16;
T_3.8 ;
    %load/vec4 v0000000000cec750_0;
    %pad/u 33;
    %load/vec4 v0000000000cec070_0;
    %pad/u 33;
    %and;
    %store/vec4 v0000000000ced330_0, 0, 33;
    %jmp T_3.16;
T_3.9 ;
    %load/vec4 v0000000000cec750_0;
    %pad/u 33;
    %load/vec4 v0000000000cec070_0;
    %pad/u 33;
    %xor;
    %store/vec4 v0000000000ced330_0, 0, 33;
    %jmp T_3.16;
T_3.10 ;
    %load/vec4 v0000000000cec750_0;
    %pad/u 33;
    %load/vec4 v0000000000cec070_0;
    %pad/u 33;
    %sub;
    %store/vec4 v0000000000ced330_0, 0, 33;
    %jmp T_3.16;
T_3.11 ;
    %load/vec4 v0000000000cec750_0;
    %pad/u 33;
    %load/vec4 v0000000000cec070_0;
    %pad/u 33;
    %add;
    %store/vec4 v0000000000ced330_0, 0, 33;
    %jmp T_3.16;
T_3.12 ;
    %load/vec4 v0000000000cec750_0;
    %pad/u 33;
    %load/vec4 v0000000000cec070_0;
    %pad/u 33;
    %or;
    %store/vec4 v0000000000ced330_0, 0, 33;
    %jmp T_3.16;
T_3.13 ;
    %load/vec4 v0000000000cec070_0;
    %pad/u 33;
    %store/vec4 v0000000000ced330_0, 0, 33;
    %jmp T_3.16;
T_3.14 ;
    %load/vec4 v0000000000cec750_0;
    %pad/u 33;
    %load/vec4 v0000000000cec070_0;
    %pad/u 33;
    %inv;
    %and;
    %store/vec4 v0000000000ced330_0, 0, 33;
    %jmp T_3.16;
T_3.15 ;
    %load/vec4 v0000000000cec070_0;
    %pad/u 33;
    %inv;
    %store/vec4 v0000000000ced330_0, 0, 33;
    %jmp T_3.16;
T_3.16 ;
    %pop/vec4 1;
    %load/vec4 v0000000000ced330_0;
    %cmpi/e 0, 0, 33;
    %flag_mov 8, 4;
    %jmp/0 T_3.17, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_3.18, 8;
T_3.17 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_3.18, 8;
 ; End of false expr.
    %blend;
T_3.18;
    %store/vec4 v0000000000ceda10_0, 0, 32;
    %load/vec4 v0000000000ced330_0;
    %parti/s 1, 31, 6;
    %cmpi/e 1, 0, 1;
    %flag_mov 8, 4;
    %jmp/0 T_3.19, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_3.20, 8;
T_3.19 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_3.20, 8;
 ; End of false expr.
    %blend;
T_3.20;
    %store/vec4 v0000000000ced470_0, 0, 32;
    %load/vec4 v0000000000ced330_0;
    %parti/s 1, 32, 7;
    %pad/u 32;
    %store/vec4 v0000000000ced650_0, 0, 32;
    %load/vec4 v0000000000cedb50_0;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_3.21, 4;
    %load/vec4 v0000000000cec750_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000cec070_0;
    %parti/s 1, 31, 6;
    %cmp/ne;
    %jmp/0xz  T_3.23, 4;
    %load/vec4 v0000000000ced330_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000cec070_0;
    %parti/s 1, 31, 6;
    %cmp/e;
    %jmp/0xz  T_3.25, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000cec110_0, 0, 32;
    %jmp T_3.26;
T_3.25 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000cec110_0, 0, 32;
T_3.26 ;
    %jmp T_3.24;
T_3.23 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000cec110_0, 0, 32;
T_3.24 ;
T_3.21 ;
    %load/vec4 v0000000000cedb50_0;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_3.27, 4;
    %load/vec4 v0000000000cec070_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000cec750_0;
    %parti/s 1, 31, 6;
    %cmp/ne;
    %jmp/0xz  T_3.29, 4;
    %load/vec4 v0000000000ced330_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000cec750_0;
    %parti/s 1, 31, 6;
    %cmp/e;
    %jmp/0xz  T_3.31, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000cec110_0, 0, 32;
    %jmp T_3.32;
T_3.31 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000cec110_0, 0, 32;
T_3.32 ;
    %jmp T_3.30;
T_3.29 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000cec110_0, 0, 32;
T_3.30 ;
T_3.27 ;
    %load/vec4 v0000000000cedb50_0;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_3.33, 4;
    %load/vec4 v0000000000cec750_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000cec070_0;
    %parti/s 1, 31, 6;
    %cmp/e;
    %jmp/0xz  T_3.35, 4;
    %load/vec4 v0000000000cec750_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000ced330_0;
    %parti/s 1, 31, 6;
    %cmp/ne;
    %jmp/0xz  T_3.37, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000cec110_0, 0, 32;
    %jmp T_3.38;
T_3.37 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000cec110_0, 0, 32;
T_3.38 ;
    %jmp T_3.36;
T_3.35 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000cec110_0, 0, 32;
T_3.36 ;
T_3.33 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0000000000a8f8c0;
T_4 ;
    %wait E_0000000000c4c8b0;
    %load/vec4 v0000000000c88610_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c3ca60_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c88a70_0, 0, 32;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000000000c889d0_0, 0, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000000000c3cb00_0, 0, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000000000c3c7e0_0, 0, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000000000c3c740_0, 0, 4;
    %pushi/vec4 0, 0, 24;
    %store/vec4 v0000000000c3c9c0_0, 0, 24;
    %pushi/vec4 0, 0, 12;
    %store/vec4 v0000000000c3c6a0_0, 0, 12;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0000000000c3d3c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %load/vec4 v0000000000c3d780_0;
    %store/vec4 v0000000000c3ca60_0, 0, 32;
    %load/vec4 v0000000000c88390_0;
    %store/vec4 v0000000000c88a70_0, 0, 32;
    %load/vec4 v0000000000c3d780_0;
    %parti/s 4, 0, 2;
    %store/vec4 v0000000000c889d0_0, 0, 4;
    %load/vec4 v0000000000c3d780_0;
    %parti/s 4, 28, 6;
    %store/vec4 v0000000000c3cb00_0, 0, 4;
    %load/vec4 v0000000000c3d780_0;
    %parti/s 4, 16, 6;
    %store/vec4 v0000000000c3c7e0_0, 0, 4;
    %load/vec4 v0000000000c3d780_0;
    %parti/s 4, 12, 5;
    %store/vec4 v0000000000c3c740_0, 0, 4;
    %load/vec4 v0000000000c3d780_0;
    %parti/s 24, 0, 2;
    %store/vec4 v0000000000c3c9c0_0, 0, 24;
    %load/vec4 v0000000000c3d780_0;
    %parti/s 12, 0, 2;
    %store/vec4 v0000000000c3c6a0_0, 0, 12;
    %jmp T_4.3;
T_4.2 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c3ca60_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c88a70_0, 0, 32;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000000000c889d0_0, 0, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000000000c3cb00_0, 0, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000000000c3c7e0_0, 0, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000000000c3c740_0, 0, 4;
    %pushi/vec4 0, 0, 24;
    %store/vec4 v0000000000c3c9c0_0, 0, 24;
    %pushi/vec4 0, 0, 12;
    %store/vec4 v0000000000c3c6a0_0, 0, 12;
T_4.3 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0000000000a87460;
T_5 ;
    %wait E_0000000000c4c8b0;
    %load/vec4 v0000000000ced1f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %load/vec4 v0000000000cece30_0;
    %assign/vec4 v0000000000ced150_0, 0;
T_5.0 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0000000000d00b90;
T_6 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000cfcde0_0, 0, 32;
    %end;
    .thread T_6;
    .scope S_0000000000d00b90;
T_7 ;
    %wait E_0000000000c4f0b0;
    %pushi/vec4 0, 0, 8;
    %load/vec4 v0000000000cfd560_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000000000cfcf20_0, 0, 32;
    %load/vec4 v0000000000cfcf20_0;
    %inv;
    %addi 1, 0, 32;
    %store/vec4 v0000000000cfd100_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000cfcde0_0, 0, 32;
T_7.0 ;
    %load/vec4 v0000000000cfcde0_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_7.1, 5;
    %load/vec4 v0000000000cfd100_0;
    %parti/s 30, 0, 2;
    %concati/vec4 0, 0, 2;
    %store/vec4 v0000000000cfdb00_0, 0, 32;
    %load/vec4 v0000000000cfcde0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000000000cfcde0_0, 0, 32;
    %jmp T_7.0;
T_7.1 ;
    %load/vec4 v0000000000cfdb00_0;
    %store/vec4 v0000000000cfcfc0_0, 0, 32;
    %load/vec4 v0000000000cfcfc0_0;
    %muli 4, 0, 32;
    %store/vec4 v0000000000cfc980_0, 0, 32;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0000000000aea060;
T_8 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000ced5b0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000cec430_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000ced510_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000cec9d0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000cedc90_0, 0, 32;
    %end;
    .thread T_8;
    .scope S_0000000000aea060;
T_9 ;
    %wait E_0000000000c4ccf0;
    %load/vec4 v0000000000cec930_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_9.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_9.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_9.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_9.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_9.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_9.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_9.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_9.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_9.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_9.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_9.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_9.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_9.12, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_9.13, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_9.14, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_9.15, 6;
    %jmp T_9.16;
T_9.0 ;
    %load/vec4 v0000000000cec7f0_0;
    %pad/u 33;
    %load/vec4 v0000000000cedab0_0;
    %pad/u 33;
    %and;
    %store/vec4 v0000000000ced6f0_0, 0, 33;
    %jmp T_9.16;
T_9.1 ;
    %load/vec4 v0000000000cec7f0_0;
    %pad/u 33;
    %load/vec4 v0000000000cedab0_0;
    %pad/u 33;
    %xor;
    %store/vec4 v0000000000ced6f0_0, 0, 33;
    %jmp T_9.16;
T_9.2 ;
    %load/vec4 v0000000000cec7f0_0;
    %pad/u 33;
    %load/vec4 v0000000000cedab0_0;
    %pad/u 33;
    %sub;
    %store/vec4 v0000000000ced6f0_0, 0, 33;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000cedc90_0, 0, 32;
    %jmp T_9.16;
T_9.3 ;
    %load/vec4 v0000000000cedab0_0;
    %pad/u 33;
    %load/vec4 v0000000000cec7f0_0;
    %pad/u 33;
    %sub;
    %store/vec4 v0000000000ced6f0_0, 0, 33;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v0000000000cedc90_0, 0, 32;
    %jmp T_9.16;
T_9.4 ;
    %load/vec4 v0000000000cec7f0_0;
    %pad/u 33;
    %load/vec4 v0000000000cedab0_0;
    %pad/u 33;
    %add;
    %store/vec4 v0000000000ced6f0_0, 0, 33;
    %pushi/vec4 3, 0, 32;
    %store/vec4 v0000000000cedc90_0, 0, 32;
    %jmp T_9.16;
T_9.5 ;
    %load/vec4 v0000000000cec7f0_0;
    %pad/u 33;
    %load/vec4 v0000000000cedab0_0;
    %pad/u 33;
    %add;
    %load/vec4 v0000000000cec1b0_0;
    %pad/u 33;
    %add;
    %store/vec4 v0000000000ced6f0_0, 0, 33;
    %jmp T_9.16;
T_9.6 ;
    %load/vec4 v0000000000cec7f0_0;
    %pad/u 33;
    %load/vec4 v0000000000cedab0_0;
    %pad/u 33;
    %sub;
    %pushi/vec4 0, 0, 31;
    %load/vec4 v0000000000cec1b0_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 33;
    %inv;
    %sub;
    %store/vec4 v0000000000ced6f0_0, 0, 33;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000cedc90_0, 0, 32;
    %jmp T_9.16;
T_9.7 ;
    %load/vec4 v0000000000cedab0_0;
    %pad/u 33;
    %load/vec4 v0000000000cec7f0_0;
    %pad/u 33;
    %sub;
    %pushi/vec4 0, 0, 31;
    %load/vec4 v0000000000cec1b0_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 33;
    %inv;
    %sub;
    %store/vec4 v0000000000ced6f0_0, 0, 33;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v0000000000cedc90_0, 0, 32;
    %jmp T_9.16;
T_9.8 ;
    %load/vec4 v0000000000cec7f0_0;
    %pad/u 33;
    %load/vec4 v0000000000cedab0_0;
    %pad/u 33;
    %and;
    %store/vec4 v0000000000ced6f0_0, 0, 33;
    %jmp T_9.16;
T_9.9 ;
    %load/vec4 v0000000000cec7f0_0;
    %pad/u 33;
    %load/vec4 v0000000000cedab0_0;
    %pad/u 33;
    %xor;
    %store/vec4 v0000000000ced6f0_0, 0, 33;
    %jmp T_9.16;
T_9.10 ;
    %load/vec4 v0000000000cec7f0_0;
    %pad/u 33;
    %load/vec4 v0000000000cedab0_0;
    %pad/u 33;
    %sub;
    %store/vec4 v0000000000ced6f0_0, 0, 33;
    %jmp T_9.16;
T_9.11 ;
    %load/vec4 v0000000000cec7f0_0;
    %pad/u 33;
    %load/vec4 v0000000000cedab0_0;
    %pad/u 33;
    %add;
    %store/vec4 v0000000000ced6f0_0, 0, 33;
    %jmp T_9.16;
T_9.12 ;
    %load/vec4 v0000000000cec7f0_0;
    %pad/u 33;
    %load/vec4 v0000000000cedab0_0;
    %pad/u 33;
    %or;
    %store/vec4 v0000000000ced6f0_0, 0, 33;
    %jmp T_9.16;
T_9.13 ;
    %load/vec4 v0000000000cedab0_0;
    %pad/u 33;
    %store/vec4 v0000000000ced6f0_0, 0, 33;
    %jmp T_9.16;
T_9.14 ;
    %load/vec4 v0000000000cec7f0_0;
    %pad/u 33;
    %load/vec4 v0000000000cedab0_0;
    %pad/u 33;
    %inv;
    %and;
    %store/vec4 v0000000000ced6f0_0, 0, 33;
    %jmp T_9.16;
T_9.15 ;
    %load/vec4 v0000000000cedab0_0;
    %pad/u 33;
    %inv;
    %store/vec4 v0000000000ced6f0_0, 0, 33;
    %jmp T_9.16;
T_9.16 ;
    %pop/vec4 1;
    %load/vec4 v0000000000ced6f0_0;
    %cmpi/e 0, 0, 33;
    %flag_mov 8, 4;
    %jmp/0 T_9.17, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_9.18, 8;
T_9.17 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_9.18, 8;
 ; End of false expr.
    %blend;
T_9.18;
    %store/vec4 v0000000000cec430_0, 0, 32;
    %load/vec4 v0000000000ced6f0_0;
    %parti/s 1, 31, 6;
    %cmpi/e 1, 0, 1;
    %flag_mov 8, 4;
    %jmp/0 T_9.19, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_9.20, 8;
T_9.19 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_9.20, 8;
 ; End of false expr.
    %blend;
T_9.20;
    %store/vec4 v0000000000ced5b0_0, 0, 32;
    %load/vec4 v0000000000ced6f0_0;
    %parti/s 1, 32, 7;
    %pad/u 32;
    %store/vec4 v0000000000ced510_0, 0, 32;
    %load/vec4 v0000000000cedc90_0;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_9.21, 4;
    %load/vec4 v0000000000cec7f0_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000cedab0_0;
    %parti/s 1, 31, 6;
    %cmp/ne;
    %jmp/0xz  T_9.23, 4;
    %load/vec4 v0000000000ced6f0_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000cedab0_0;
    %parti/s 1, 31, 6;
    %cmp/e;
    %jmp/0xz  T_9.25, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000cec9d0_0, 0, 32;
    %jmp T_9.26;
T_9.25 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000cec9d0_0, 0, 32;
T_9.26 ;
    %jmp T_9.24;
T_9.23 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000cec9d0_0, 0, 32;
T_9.24 ;
T_9.21 ;
    %load/vec4 v0000000000cedc90_0;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_9.27, 4;
    %load/vec4 v0000000000cedab0_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000cec7f0_0;
    %parti/s 1, 31, 6;
    %cmp/ne;
    %jmp/0xz  T_9.29, 4;
    %load/vec4 v0000000000ced6f0_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000cec7f0_0;
    %parti/s 1, 31, 6;
    %cmp/e;
    %jmp/0xz  T_9.31, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000cec9d0_0, 0, 32;
    %jmp T_9.32;
T_9.31 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000cec9d0_0, 0, 32;
T_9.32 ;
    %jmp T_9.30;
T_9.29 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000cec9d0_0, 0, 32;
T_9.30 ;
T_9.27 ;
    %load/vec4 v0000000000cedc90_0;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_9.33, 4;
    %load/vec4 v0000000000cec7f0_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000cedab0_0;
    %parti/s 1, 31, 6;
    %cmp/e;
    %jmp/0xz  T_9.35, 4;
    %load/vec4 v0000000000cec7f0_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000ced6f0_0;
    %parti/s 1, 31, 6;
    %cmp/ne;
    %jmp/0xz  T_9.37, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000cec9d0_0, 0, 32;
    %jmp T_9.38;
T_9.37 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000cec9d0_0, 0, 32;
T_9.38 ;
    %jmp T_9.36;
T_9.35 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000cec9d0_0, 0, 32;
T_9.36 ;
T_9.33 ;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0000000000c7e250;
T_10 ;
    %wait E_0000000000c4ee70;
    %load/vec4 v0000000000cf3c20_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_10.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_10.1, 6;
    %jmp T_10.2;
T_10.0 ;
    %load/vec4 v0000000000cf2960_0;
    %store/vec4 v0000000000cf3b80_0, 0, 32;
    %jmp T_10.2;
T_10.1 ;
    %load/vec4 v0000000000cf23c0_0;
    %store/vec4 v0000000000cf3b80_0, 0, 32;
    %jmp T_10.2;
T_10.2 ;
    %pop/vec4 1;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0000000000cf9330;
T_11 ;
    %wait E_0000000000c4f570;
    %load/vec4 v0000000000cf70e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %load/vec4 v0000000000cf6fa0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_11.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_11.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_11.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_11.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_11.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_11.7, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_11.8, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_11.9, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_11.10, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_11.11, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_11.12, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_11.13, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_11.14, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_11.15, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_11.16, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_11.17, 6;
    %jmp T_11.18;
T_11.2 ;
    %pushi/vec4 1, 0, 16;
    %assign/vec4 v0000000000cf6820_0, 0;
    %jmp T_11.18;
T_11.3 ;
    %pushi/vec4 2, 0, 16;
    %assign/vec4 v0000000000cf6820_0, 0;
    %jmp T_11.18;
T_11.4 ;
    %pushi/vec4 4, 0, 16;
    %assign/vec4 v0000000000cf6820_0, 0;
    %jmp T_11.18;
T_11.5 ;
    %pushi/vec4 8, 0, 16;
    %assign/vec4 v0000000000cf6820_0, 0;
    %jmp T_11.18;
T_11.6 ;
    %pushi/vec4 16, 0, 16;
    %assign/vec4 v0000000000cf6820_0, 0;
    %jmp T_11.18;
T_11.7 ;
    %pushi/vec4 32, 0, 16;
    %assign/vec4 v0000000000cf6820_0, 0;
    %jmp T_11.18;
T_11.8 ;
    %pushi/vec4 64, 0, 16;
    %assign/vec4 v0000000000cf6820_0, 0;
    %jmp T_11.18;
T_11.9 ;
    %pushi/vec4 128, 0, 16;
    %assign/vec4 v0000000000cf6820_0, 0;
    %jmp T_11.18;
T_11.10 ;
    %pushi/vec4 256, 0, 16;
    %assign/vec4 v0000000000cf6820_0, 0;
    %jmp T_11.18;
T_11.11 ;
    %pushi/vec4 512, 0, 16;
    %assign/vec4 v0000000000cf6820_0, 0;
    %jmp T_11.18;
T_11.12 ;
    %pushi/vec4 1024, 0, 16;
    %assign/vec4 v0000000000cf6820_0, 0;
    %jmp T_11.18;
T_11.13 ;
    %pushi/vec4 2048, 0, 16;
    %assign/vec4 v0000000000cf6820_0, 0;
    %jmp T_11.18;
T_11.14 ;
    %pushi/vec4 4096, 0, 16;
    %assign/vec4 v0000000000cf6820_0, 0;
    %jmp T_11.18;
T_11.15 ;
    %pushi/vec4 8192, 0, 16;
    %assign/vec4 v0000000000cf6820_0, 0;
    %jmp T_11.18;
T_11.16 ;
    %pushi/vec4 16384, 0, 16;
    %assign/vec4 v0000000000cf6820_0, 0;
    %jmp T_11.18;
T_11.17 ;
    %pushi/vec4 32768, 0, 16;
    %assign/vec4 v0000000000cf6820_0, 0;
    %jmp T_11.18;
T_11.18 ;
    %pop/vec4 1;
    %jmp T_11.1;
T_11.0 ;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0000000000cf6820_0, 0;
T_11.1 ;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_0000000000cf9970;
T_12 ;
    %wait E_0000000000c4e830;
    %load/vec4 v0000000000cf7400_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_12.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_12.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_12.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_12.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_12.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_12.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_12.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_12.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_12.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_12.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_12.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_12.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_12.12, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_12.13, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_12.14, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_12.15, 6;
    %jmp T_12.16;
T_12.0 ;
    %load/vec4 v0000000000cf77c0_0;
    %assign/vec4 v0000000000cf7cc0_0, 0;
    %jmp T_12.16;
T_12.1 ;
    %load/vec4 v0000000000cf6e60_0;
    %assign/vec4 v0000000000cf7cc0_0, 0;
    %jmp T_12.16;
T_12.2 ;
    %load/vec4 v0000000000cf6960_0;
    %assign/vec4 v0000000000cf7cc0_0, 0;
    %jmp T_12.16;
T_12.3 ;
    %load/vec4 v0000000000cf7720_0;
    %assign/vec4 v0000000000cf7cc0_0, 0;
    %jmp T_12.16;
T_12.4 ;
    %load/vec4 v0000000000cf7ae0_0;
    %assign/vec4 v0000000000cf7cc0_0, 0;
    %jmp T_12.16;
T_12.5 ;
    %load/vec4 v0000000000cf7860_0;
    %assign/vec4 v0000000000cf7cc0_0, 0;
    %jmp T_12.16;
T_12.6 ;
    %load/vec4 v0000000000cf7b80_0;
    %assign/vec4 v0000000000cf7cc0_0, 0;
    %jmp T_12.16;
T_12.7 ;
    %load/vec4 v0000000000cf7c20_0;
    %assign/vec4 v0000000000cf7cc0_0, 0;
    %jmp T_12.16;
T_12.8 ;
    %load/vec4 v0000000000cf7540_0;
    %assign/vec4 v0000000000cf7cc0_0, 0;
    %jmp T_12.16;
T_12.9 ;
    %load/vec4 v0000000000cf7220_0;
    %assign/vec4 v0000000000cf7cc0_0, 0;
    %jmp T_12.16;
T_12.10 ;
    %load/vec4 v0000000000cf6b40_0;
    %assign/vec4 v0000000000cf7cc0_0, 0;
    %jmp T_12.16;
T_12.11 ;
    %load/vec4 v0000000000cf68c0_0;
    %assign/vec4 v0000000000cf7cc0_0, 0;
    %jmp T_12.16;
T_12.12 ;
    %load/vec4 v0000000000cf7900_0;
    %assign/vec4 v0000000000cf7cc0_0, 0;
    %jmp T_12.16;
T_12.13 ;
    %load/vec4 v0000000000cf6dc0_0;
    %assign/vec4 v0000000000cf7cc0_0, 0;
    %jmp T_12.16;
T_12.14 ;
    %load/vec4 v0000000000cf7a40_0;
    %assign/vec4 v0000000000cf7cc0_0, 0;
    %jmp T_12.16;
T_12.15 ;
    %load/vec4 v0000000000cf6d20_0;
    %assign/vec4 v0000000000cf7cc0_0, 0;
    %jmp T_12.16;
T_12.16 ;
    %pop/vec4 1;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_0000000000cf8840;
T_13 ;
    %wait E_0000000000c4ef70;
    %load/vec4 v0000000000cfa040_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_13.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_13.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_13.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_13.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_13.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_13.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_13.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_13.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_13.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_13.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_13.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_13.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_13.12, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_13.13, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_13.14, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_13.15, 6;
    %jmp T_13.16;
T_13.0 ;
    %load/vec4 v0000000000cf66e0_0;
    %assign/vec4 v0000000000cfc2a0_0, 0;
    %jmp T_13.16;
T_13.1 ;
    %load/vec4 v0000000000cf7040_0;
    %assign/vec4 v0000000000cfc2a0_0, 0;
    %jmp T_13.16;
T_13.2 ;
    %load/vec4 v0000000000cf7360_0;
    %assign/vec4 v0000000000cfc2a0_0, 0;
    %jmp T_13.16;
T_13.3 ;
    %load/vec4 v0000000000cf75e0_0;
    %assign/vec4 v0000000000cfc2a0_0, 0;
    %jmp T_13.16;
T_13.4 ;
    %load/vec4 v0000000000cfa220_0;
    %assign/vec4 v0000000000cfc2a0_0, 0;
    %jmp T_13.16;
T_13.5 ;
    %load/vec4 v0000000000cfaea0_0;
    %assign/vec4 v0000000000cfc2a0_0, 0;
    %jmp T_13.16;
T_13.6 ;
    %load/vec4 v0000000000cfb800_0;
    %assign/vec4 v0000000000cfc2a0_0, 0;
    %jmp T_13.16;
T_13.7 ;
    %load/vec4 v0000000000cfa860_0;
    %assign/vec4 v0000000000cfc2a0_0, 0;
    %jmp T_13.16;
T_13.8 ;
    %load/vec4 v0000000000cfbf80_0;
    %assign/vec4 v0000000000cfc2a0_0, 0;
    %jmp T_13.16;
T_13.9 ;
    %load/vec4 v0000000000cfba80_0;
    %assign/vec4 v0000000000cfc2a0_0, 0;
    %jmp T_13.16;
T_13.10 ;
    %load/vec4 v0000000000cf6be0_0;
    %assign/vec4 v0000000000cfc2a0_0, 0;
    %jmp T_13.16;
T_13.11 ;
    %load/vec4 v0000000000cf7180_0;
    %assign/vec4 v0000000000cfc2a0_0, 0;
    %jmp T_13.16;
T_13.12 ;
    %load/vec4 v0000000000cf6780_0;
    %assign/vec4 v0000000000cfc2a0_0, 0;
    %jmp T_13.16;
T_13.13 ;
    %load/vec4 v0000000000cf6a00_0;
    %assign/vec4 v0000000000cfc2a0_0, 0;
    %jmp T_13.16;
T_13.14 ;
    %load/vec4 v0000000000cf6c80_0;
    %assign/vec4 v0000000000cfc2a0_0, 0;
    %jmp T_13.16;
T_13.15 ;
    %load/vec4 v0000000000cf6f00_0;
    %assign/vec4 v0000000000cfc2a0_0, 0;
    %jmp T_13.16;
T_13.16 ;
    %pop/vec4 1;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_0000000000cf8e80;
T_14 ;
    %wait E_0000000000c4f370;
    %load/vec4 v0000000000cfb580_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_14.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_14.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_14.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_14.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_14.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_14.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_14.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_14.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_14.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_14.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_14.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_14.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_14.12, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_14.13, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_14.14, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_14.15, 6;
    %jmp T_14.16;
T_14.0 ;
    %load/vec4 v0000000000cfb8a0_0;
    %assign/vec4 v0000000000cfaa40_0, 0;
    %jmp T_14.16;
T_14.1 ;
    %load/vec4 v0000000000cfb4e0_0;
    %assign/vec4 v0000000000cfaa40_0, 0;
    %jmp T_14.16;
T_14.2 ;
    %load/vec4 v0000000000cfa180_0;
    %assign/vec4 v0000000000cfaa40_0, 0;
    %jmp T_14.16;
T_14.3 ;
    %load/vec4 v0000000000cfbe40_0;
    %assign/vec4 v0000000000cfaa40_0, 0;
    %jmp T_14.16;
T_14.4 ;
    %load/vec4 v0000000000cfae00_0;
    %assign/vec4 v0000000000cfaa40_0, 0;
    %jmp T_14.16;
T_14.5 ;
    %load/vec4 v0000000000cfbee0_0;
    %assign/vec4 v0000000000cfaa40_0, 0;
    %jmp T_14.16;
T_14.6 ;
    %load/vec4 v0000000000cfa360_0;
    %assign/vec4 v0000000000cfaa40_0, 0;
    %jmp T_14.16;
T_14.7 ;
    %load/vec4 v0000000000cfc0c0_0;
    %assign/vec4 v0000000000cfaa40_0, 0;
    %jmp T_14.16;
T_14.8 ;
    %load/vec4 v0000000000cfb940_0;
    %assign/vec4 v0000000000cfaa40_0, 0;
    %jmp T_14.16;
T_14.9 ;
    %load/vec4 v0000000000cfa7c0_0;
    %assign/vec4 v0000000000cfaa40_0, 0;
    %jmp T_14.16;
T_14.10 ;
    %load/vec4 v0000000000cfa4a0_0;
    %assign/vec4 v0000000000cfaa40_0, 0;
    %jmp T_14.16;
T_14.11 ;
    %load/vec4 v0000000000cfc480_0;
    %assign/vec4 v0000000000cfaa40_0, 0;
    %jmp T_14.16;
T_14.12 ;
    %load/vec4 v0000000000cfaae0_0;
    %assign/vec4 v0000000000cfaa40_0, 0;
    %jmp T_14.16;
T_14.13 ;
    %load/vec4 v0000000000cfa2c0_0;
    %assign/vec4 v0000000000cfaa40_0, 0;
    %jmp T_14.16;
T_14.14 ;
    %load/vec4 v0000000000cfb260_0;
    %assign/vec4 v0000000000cfaa40_0, 0;
    %jmp T_14.16;
T_14.15 ;
    %load/vec4 v0000000000cfbbc0_0;
    %assign/vec4 v0000000000cfaa40_0, 0;
    %jmp T_14.16;
T_14.16 ;
    %pop/vec4 1;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_0000000000cf9c90;
T_15 ;
    %wait E_0000000000c4f4b0;
    %load/vec4 v0000000000cfb620_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %load/vec4 v0000000000cfaf40_0;
    %assign/vec4 v0000000000cfa0e0_0, 0;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v0000000000cfbc60_0;
    %assign/vec4 v0000000000cfa0e0_0, 0;
T_15.1 ;
    %jmp T_15;
    .thread T_15, $push;
    .scope S_0000000000c7ea20;
T_16 ;
    %wait E_0000000000c4c8b0;
    %load/vec4 v0000000000cf4520_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %load/vec4 v0000000000cf5740_0;
    %assign/vec4 v0000000000cf4d40_0, 0;
T_16.0 ;
    %jmp T_16;
    .thread T_16;
    .scope S_0000000000cf89d0;
T_17 ;
    %wait E_0000000000c4c8b0;
    %load/vec4 v0000000000cf5560_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.0, 8;
    %load/vec4 v0000000000cf6000_0;
    %assign/vec4 v0000000000cf4e80_0, 0;
T_17.0 ;
    %jmp T_17;
    .thread T_17;
    .scope S_0000000000cf9650;
T_18 ;
    %wait E_0000000000c4c8b0;
    %load/vec4 v0000000000cf5600_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.0, 8;
    %load/vec4 v0000000000cf6280_0;
    %assign/vec4 v0000000000cf4ca0_0, 0;
T_18.0 ;
    %jmp T_18;
    .thread T_18;
    .scope S_0000000000cf7ee0;
T_19 ;
    %wait E_0000000000c4c8b0;
    %load/vec4 v0000000000cf47a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.0, 8;
    %load/vec4 v0000000000cf6320_0;
    %assign/vec4 v0000000000cf63c0_0, 0;
T_19.0 ;
    %jmp T_19;
    .thread T_19;
    .scope S_0000000000cf8070;
T_20 ;
    %wait E_0000000000c4c8b0;
    %load/vec4 v0000000000cf5060_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %load/vec4 v0000000000cf56a0_0;
    %assign/vec4 v0000000000cf4de0_0, 0;
T_20.0 ;
    %jmp T_20;
    .thread T_20;
    .scope S_0000000000cf8200;
T_21 ;
    %wait E_0000000000c4c8b0;
    %load/vec4 v0000000000cf65a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.0, 8;
    %load/vec4 v0000000000cf52e0_0;
    %assign/vec4 v0000000000cf6500_0, 0;
T_21.0 ;
    %jmp T_21;
    .thread T_21;
    .scope S_0000000000cf91a0;
T_22 ;
    %wait E_0000000000c4c8b0;
    %load/vec4 v0000000000cf3f80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.0, 8;
    %load/vec4 v0000000000cf3ee0_0;
    %assign/vec4 v0000000000cf4980_0, 0;
T_22.0 ;
    %jmp T_22;
    .thread T_22;
    .scope S_0000000000cf9010;
T_23 ;
    %wait E_0000000000c4c8b0;
    %load/vec4 v0000000000cf4020_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.0, 8;
    %load/vec4 v0000000000cf4a20_0;
    %assign/vec4 v0000000000cf45c0_0, 0;
T_23.0 ;
    %jmp T_23;
    .thread T_23;
    .scope S_0000000000cf94c0;
T_24 ;
    %wait E_0000000000c4c8b0;
    %load/vec4 v0000000000cf4480_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.0, 8;
    %load/vec4 v0000000000cf4340_0;
    %assign/vec4 v0000000000cf43e0_0, 0;
T_24.0 ;
    %jmp T_24;
    .thread T_24;
    .scope S_0000000000cf97e0;
T_25 ;
    %wait E_0000000000c4c8b0;
    %load/vec4 v0000000000cf7680_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.0, 8;
    %load/vec4 v0000000000cf6aa0_0;
    %assign/vec4 v0000000000cf79a0_0, 0;
T_25.0 ;
    %jmp T_25;
    .thread T_25;
    .scope S_0000000000cf8390;
T_26 ;
    %wait E_0000000000c4c8b0;
    %load/vec4 v0000000000cf60a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.0, 8;
    %load/vec4 v0000000000cf5ce0_0;
    %assign/vec4 v0000000000cf5a60_0, 0;
T_26.0 ;
    %jmp T_26;
    .thread T_26;
    .scope S_0000000000cf9b00;
T_27 ;
    %wait E_0000000000c4c8b0;
    %load/vec4 v0000000000cf4f20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.0, 8;
    %load/vec4 v0000000000cf5b00_0;
    %assign/vec4 v0000000000cf57e0_0, 0;
T_27.0 ;
    %jmp T_27;
    .thread T_27;
    .scope S_0000000000cf8520;
T_28 ;
    %wait E_0000000000c4c8b0;
    %load/vec4 v0000000000cf5880_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.0, 8;
    %load/vec4 v0000000000cf4fc0_0;
    %assign/vec4 v0000000000cf5ba0_0, 0;
T_28.0 ;
    %jmp T_28;
    .thread T_28;
    .scope S_0000000000cf86b0;
T_29 ;
    %wait E_0000000000c4c8b0;
    %load/vec4 v0000000000cf4c00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.0, 8;
    %load/vec4 v0000000000cf59c0_0;
    %assign/vec4 v0000000000cf5100_0, 0;
T_29.0 ;
    %jmp T_29;
    .thread T_29;
    .scope S_0000000000cf8b60;
T_30 ;
    %wait E_0000000000c4c8b0;
    %load/vec4 v0000000000cf6460_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.0, 8;
    %load/vec4 v0000000000cf5c40_0;
    %assign/vec4 v0000000000cf6140_0, 0;
T_30.0 ;
    %jmp T_30;
    .thread T_30;
    .scope S_0000000000cf8cf0;
T_31 ;
    %wait E_0000000000c4c8b0;
    %load/vec4 v0000000000cf4160_0;
    %assign/vec4 v0000000000cf5ec0_0, 0;
    %load/vec4 v0000000000cf5240_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.0, 8;
    %load/vec4 v0000000000cf4200_0;
    %assign/vec4 v0000000000cf5ec0_0, 0;
T_31.0 ;
    %jmp T_31;
    .thread T_31;
    .scope S_0000000000c7ed40;
T_32 ;
    %wait E_0000000000c4edf0;
    %load/vec4 v0000000000cf2e60_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_32.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_32.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_32.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_32.3, 6;
    %jmp T_32.4;
T_32.0 ;
    %load/vec4 v0000000000cf3040_0;
    %store/vec4 v0000000000cf30e0_0, 0, 32;
    %jmp T_32.4;
T_32.1 ;
    %load/vec4 v0000000000cf2320_0;
    %store/vec4 v0000000000cf30e0_0, 0, 32;
    %jmp T_32.4;
T_32.2 ;
    %load/vec4 v0000000000cf2820_0;
    %store/vec4 v0000000000cf30e0_0, 0, 32;
    %jmp T_32.4;
T_32.3 ;
    %load/vec4 v0000000000cf2fa0_0;
    %store/vec4 v0000000000cf30e0_0, 0, 32;
    %jmp T_32.4;
T_32.4 ;
    %pop/vec4 1;
    %jmp T_32;
    .thread T_32, $push;
    .scope S_0000000000c7e890;
T_33 ;
    %wait E_0000000000c4f7b0;
    %load/vec4 v0000000000cf21e0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_33.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_33.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_33.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_33.3, 6;
    %jmp T_33.4;
T_33.0 ;
    %load/vec4 v0000000000cf3d60_0;
    %store/vec4 v0000000000cf2280_0, 0, 32;
    %jmp T_33.4;
T_33.1 ;
    %load/vec4 v0000000000cf3180_0;
    %store/vec4 v0000000000cf2280_0, 0, 32;
    %jmp T_33.4;
T_33.2 ;
    %load/vec4 v0000000000cf3360_0;
    %store/vec4 v0000000000cf2280_0, 0, 32;
    %jmp T_33.4;
T_33.3 ;
    %load/vec4 v0000000000cf2140_0;
    %store/vec4 v0000000000cf2280_0, 0, 32;
    %jmp T_33.4;
T_33.4 ;
    %pop/vec4 1;
    %jmp T_33;
    .thread T_33, $push;
    .scope S_0000000000c7e3e0;
T_34 ;
    %wait E_0000000000c4f270;
    %load/vec4 v0000000000cf3540_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_34.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_34.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_34.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_34.3, 6;
    %jmp T_34.4;
T_34.0 ;
    %load/vec4 v0000000000cf4840_0;
    %store/vec4 v0000000000cf4660_0, 0, 32;
    %jmp T_34.4;
T_34.1 ;
    %load/vec4 v0000000000cf3400_0;
    %store/vec4 v0000000000cf4660_0, 0, 32;
    %jmp T_34.4;
T_34.2 ;
    %load/vec4 v0000000000cf1f60_0;
    %store/vec4 v0000000000cf4660_0, 0, 32;
    %jmp T_34.4;
T_34.3 ;
    %load/vec4 v0000000000cf5e20_0;
    %store/vec4 v0000000000cf4660_0, 0, 32;
    %jmp T_34.4;
T_34.4 ;
    %pop/vec4 1;
    %jmp T_34;
    .thread T_34, $push;
    .scope S_0000000000aea380;
T_35 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000cefc00_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000cefac0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000cee8a0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000cef980_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000cef2a0_0, 0, 32;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000000000cef200_0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000cee080_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000cee940_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000ceea80_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000cef840_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000cef7a0_0, 0, 32;
    %end;
    .thread T_35;
    .scope S_0000000000aea380;
T_36 ;
    %wait E_0000000000c4cab0;
    %load/vec4 v0000000000cefa20_0;
    %parti/s 3, 25, 6;
    %store/vec4 v0000000000cee620_0, 0, 3;
    %load/vec4 v0000000000cee620_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_36.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_36.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_36.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_36.3, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_36.4, 6;
    %jmp T_36.5;
T_36.0 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000cefc00_0, 0, 32;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000cefac0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000cee8a0_0, 0, 32;
    %load/vec4 v0000000000cefa20_0;
    %parti/s 4, 21, 6;
    %store/vec4 v0000000000cef200_0, 0, 4;
    %jmp T_36.5;
T_36.1 ;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000cefc00_0, 0, 32;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000cefac0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000cee8a0_0, 0, 32;
    %load/vec4 v0000000000cefa20_0;
    %parti/s 4, 21, 6;
    %store/vec4 v0000000000cef200_0, 0, 4;
    %jmp T_36.5;
T_36.2 ;
    %load/vec4 v0000000000cefa20_0;
    %parti/s 1, 23, 6;
    %pad/u 32;
    %store/vec4 v0000000000ceea80_0, 0, 32;
    %load/vec4 v0000000000cefa20_0;
    %parti/s 1, 20, 6;
    %pad/u 32;
    %store/vec4 v0000000000cef840_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000cefc00_0, 0, 32;
    %load/vec4 v0000000000cef840_0;
    %store/vec4 v0000000000cee8a0_0, 0, 32;
    %load/vec4 v0000000000cef840_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_36.6, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000cefac0_0, 0, 32;
    %jmp T_36.7;
T_36.6 ;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000cefac0_0, 0, 32;
T_36.7 ;
    %load/vec4 v0000000000ceea80_0;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_36.8, 4;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0000000000cef200_0, 0, 4;
    %jmp T_36.9;
T_36.8 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0000000000cef200_0, 0, 4;
T_36.9 ;
    %jmp T_36.5;
T_36.3 ;
    %load/vec4 v0000000000cefa20_0;
    %parti/s 1, 23, 6;
    %pad/u 32;
    %store/vec4 v0000000000ceea80_0, 0, 32;
    %load/vec4 v0000000000cefa20_0;
    %parti/s 1, 20, 6;
    %pad/u 32;
    %store/vec4 v0000000000cef840_0, 0, 32;
    %load/vec4 v0000000000ceea80_0;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_36.10, 4;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0000000000cef200_0, 0, 4;
    %jmp T_36.11;
T_36.10 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0000000000cef200_0, 0, 4;
T_36.11 ;
    %load/vec4 v0000000000cef840_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_36.12, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000cefac0_0, 0, 32;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000cef2a0_0, 0, 32;
    %jmp T_36.13;
T_36.12 ;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000cefac0_0, 0, 32;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000cef2a0_0, 0, 32;
T_36.13 ;
    %load/vec4 v0000000000cefa20_0;
    %parti/s 8, 4, 4;
    %cmpi/e 0, 0, 8;
    %jmp/0xz  T_36.14, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000cee940_0, 0, 32;
    %jmp T_36.15;
T_36.14 ;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000cee940_0, 0, 32;
T_36.15 ;
    %load/vec4 v0000000000cee940_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_36.16, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000cefc00_0, 0, 32;
    %load/vec4 v0000000000cef840_0;
    %store/vec4 v0000000000cee8a0_0, 0, 32;
    %jmp T_36.17;
T_36.16 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000cefc00_0, 0, 32;
    %load/vec4 v0000000000cef840_0;
    %store/vec4 v0000000000cee8a0_0, 0, 32;
T_36.17 ;
    %jmp T_36.5;
T_36.4 ;
    %load/vec4 v0000000000cefa20_0;
    %parti/s 1, 24, 6;
    %pad/u 32;
    %store/vec4 v0000000000cee080_0, 0, 32;
    %load/vec4 v0000000000cee080_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_36.18, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000cefc00_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000cefac0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000cee8a0_0, 0, 32;
    %jmp T_36.19;
T_36.18 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000cefc00_0, 0, 32;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000cefac0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000cee8a0_0, 0, 32;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0000000000cef200_0, 0, 4;
T_36.19 ;
    %jmp T_36.5;
T_36.5 ;
    %pop/vec4 1;
    %jmp T_36;
    .thread T_36, $push;
    .scope S_0000000000abf3b0;
T_37 ;
    %wait E_0000000000c4e030;
    %load/vec4 v0000000000cf2a00_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_37.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_37.1, 6;
    %jmp T_37.2;
T_37.0 ;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0000000000cf2f00_0, 0, 7;
    %jmp T_37.2;
T_37.1 ;
    %load/vec4 v0000000000cf2d20_0;
    %store/vec4 v0000000000cf2f00_0, 0, 7;
    %jmp T_37.2;
T_37.2 ;
    %pop/vec4 1;
    %jmp T_37;
    .thread T_37, $push;
    .scope S_0000000000a92c20;
T_38 ;
    %wait E_0000000000c4c8b0;
    %load/vec4 v0000000000c92800_0;
    %parti/s 1, 6, 4;
    %store/vec4 v0000000000c92da0_0, 0, 1;
    %load/vec4 v0000000000c92800_0;
    %parti/s 4, 2, 3;
    %store/vec4 v0000000000c92ee0_0, 0, 4;
    %load/vec4 v0000000000c92800_0;
    %parti/s 1, 1, 2;
    %store/vec4 v0000000000c92e40_0, 0, 1;
    %load/vec4 v0000000000c92800_0;
    %parti/s 1, 0, 2;
    %store/vec4 v0000000000c92d00_0, 0, 1;
    %load/vec4 v0000000000c3dfa0_0;
    %store/vec4 v0000000000c93ca0_0, 0, 1;
    %load/vec4 v0000000000c92940_0;
    %store/vec4 v0000000000c935c0_0, 0, 1;
    %load/vec4 v0000000000c3e180_0;
    %store/vec4 v0000000000c3d000_0, 0, 32;
    %load/vec4 v0000000000c3ce20_0;
    %store/vec4 v0000000000c3d6e0_0, 0, 32;
    %load/vec4 v0000000000c3d280_0;
    %store/vec4 v0000000000c3c560_0, 0, 32;
    %load/vec4 v0000000000c91f40_0;
    %store/vec4 v0000000000c92f80_0, 0, 4;
    %pushi/vec4 0, 0, 20;
    %load/vec4 v0000000000c91ea0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000000000c93520_0, 0, 32;
    %load/vec4 v0000000000c928a0_0;
    %store/vec4 v0000000000c93020_0, 0, 8;
    %jmp T_38;
    .thread T_38;
    .scope S_0000000000aea1f0;
T_39 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000cef0c0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000cee580_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000cee3a0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000cee4e0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000cee440_0, 0, 32;
    %end;
    .thread T_39;
    .scope S_0000000000aea1f0;
T_40 ;
    %wait E_0000000000c4cd70;
    %load/vec4 v0000000000cecbb0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_40.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_40.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_40.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_40.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_40.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_40.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_40.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_40.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_40.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_40.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_40.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_40.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_40.12, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_40.13, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_40.14, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_40.15, 6;
    %jmp T_40.16;
T_40.0 ;
    %load/vec4 v0000000000cec570_0;
    %pad/u 33;
    %load/vec4 v0000000000cec610_0;
    %pad/u 33;
    %and;
    %store/vec4 v0000000000cedd30_0, 0, 33;
    %jmp T_40.16;
T_40.1 ;
    %load/vec4 v0000000000cec570_0;
    %pad/u 33;
    %load/vec4 v0000000000cec610_0;
    %pad/u 33;
    %xor;
    %store/vec4 v0000000000cedd30_0, 0, 33;
    %jmp T_40.16;
T_40.2 ;
    %load/vec4 v0000000000cec570_0;
    %pad/u 33;
    %load/vec4 v0000000000cec610_0;
    %pad/u 33;
    %sub;
    %store/vec4 v0000000000cedd30_0, 0, 33;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000cee440_0, 0, 32;
    %jmp T_40.16;
T_40.3 ;
    %load/vec4 v0000000000cec610_0;
    %pad/u 33;
    %load/vec4 v0000000000cec570_0;
    %pad/u 33;
    %sub;
    %store/vec4 v0000000000cedd30_0, 0, 33;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v0000000000cee440_0, 0, 32;
    %jmp T_40.16;
T_40.4 ;
    %load/vec4 v0000000000cec570_0;
    %pad/u 33;
    %load/vec4 v0000000000cec610_0;
    %pad/u 33;
    %add;
    %store/vec4 v0000000000cedd30_0, 0, 33;
    %pushi/vec4 3, 0, 32;
    %store/vec4 v0000000000cee440_0, 0, 32;
    %jmp T_40.16;
T_40.5 ;
    %load/vec4 v0000000000cec570_0;
    %pad/u 33;
    %load/vec4 v0000000000cec610_0;
    %pad/u 33;
    %add;
    %load/vec4 v0000000000ceca70_0;
    %pad/u 33;
    %add;
    %store/vec4 v0000000000cedd30_0, 0, 33;
    %jmp T_40.16;
T_40.6 ;
    %load/vec4 v0000000000cec570_0;
    %pad/u 33;
    %load/vec4 v0000000000cec610_0;
    %pad/u 33;
    %sub;
    %pushi/vec4 0, 0, 31;
    %load/vec4 v0000000000ceca70_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 33;
    %inv;
    %sub;
    %store/vec4 v0000000000cedd30_0, 0, 33;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000cee440_0, 0, 32;
    %jmp T_40.16;
T_40.7 ;
    %load/vec4 v0000000000cec610_0;
    %pad/u 33;
    %load/vec4 v0000000000cec570_0;
    %pad/u 33;
    %sub;
    %pushi/vec4 0, 0, 31;
    %load/vec4 v0000000000ceca70_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 33;
    %inv;
    %sub;
    %store/vec4 v0000000000cedd30_0, 0, 33;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v0000000000cee440_0, 0, 32;
    %jmp T_40.16;
T_40.8 ;
    %load/vec4 v0000000000cec570_0;
    %pad/u 33;
    %load/vec4 v0000000000cec610_0;
    %pad/u 33;
    %and;
    %store/vec4 v0000000000cedd30_0, 0, 33;
    %jmp T_40.16;
T_40.9 ;
    %load/vec4 v0000000000cec570_0;
    %pad/u 33;
    %load/vec4 v0000000000cec610_0;
    %pad/u 33;
    %xor;
    %store/vec4 v0000000000cedd30_0, 0, 33;
    %jmp T_40.16;
T_40.10 ;
    %load/vec4 v0000000000cec570_0;
    %pad/u 33;
    %load/vec4 v0000000000cec610_0;
    %pad/u 33;
    %sub;
    %store/vec4 v0000000000cedd30_0, 0, 33;
    %jmp T_40.16;
T_40.11 ;
    %load/vec4 v0000000000cec570_0;
    %pad/u 33;
    %load/vec4 v0000000000cec610_0;
    %pad/u 33;
    %add;
    %store/vec4 v0000000000cedd30_0, 0, 33;
    %jmp T_40.16;
T_40.12 ;
    %load/vec4 v0000000000cec570_0;
    %pad/u 33;
    %load/vec4 v0000000000cec610_0;
    %pad/u 33;
    %or;
    %store/vec4 v0000000000cedd30_0, 0, 33;
    %jmp T_40.16;
T_40.13 ;
    %load/vec4 v0000000000cec610_0;
    %pad/u 33;
    %store/vec4 v0000000000cedd30_0, 0, 33;
    %jmp T_40.16;
T_40.14 ;
    %load/vec4 v0000000000cec570_0;
    %pad/u 33;
    %load/vec4 v0000000000cec610_0;
    %pad/u 33;
    %inv;
    %and;
    %store/vec4 v0000000000cedd30_0, 0, 33;
    %jmp T_40.16;
T_40.15 ;
    %load/vec4 v0000000000cec610_0;
    %pad/u 33;
    %inv;
    %store/vec4 v0000000000cedd30_0, 0, 33;
    %jmp T_40.16;
T_40.16 ;
    %pop/vec4 1;
    %load/vec4 v0000000000cedd30_0;
    %cmpi/e 0, 0, 33;
    %flag_mov 8, 4;
    %jmp/0 T_40.17, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_40.18, 8;
T_40.17 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_40.18, 8;
 ; End of false expr.
    %blend;
T_40.18;
    %store/vec4 v0000000000cee580_0, 0, 32;
    %load/vec4 v0000000000cedd30_0;
    %parti/s 1, 31, 6;
    %cmpi/e 1, 0, 1;
    %flag_mov 8, 4;
    %jmp/0 T_40.19, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_40.20, 8;
T_40.19 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_40.20, 8;
 ; End of false expr.
    %blend;
T_40.20;
    %store/vec4 v0000000000cef0c0_0, 0, 32;
    %load/vec4 v0000000000cedd30_0;
    %parti/s 1, 32, 7;
    %pad/u 32;
    %store/vec4 v0000000000cee3a0_0, 0, 32;
    %load/vec4 v0000000000cee440_0;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_40.21, 4;
    %load/vec4 v0000000000cec570_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000cec610_0;
    %parti/s 1, 31, 6;
    %cmp/ne;
    %jmp/0xz  T_40.23, 4;
    %load/vec4 v0000000000cedd30_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000cec610_0;
    %parti/s 1, 31, 6;
    %cmp/e;
    %jmp/0xz  T_40.25, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000cee4e0_0, 0, 32;
    %jmp T_40.26;
T_40.25 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000cee4e0_0, 0, 32;
T_40.26 ;
    %jmp T_40.24;
T_40.23 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000cee4e0_0, 0, 32;
T_40.24 ;
T_40.21 ;
    %load/vec4 v0000000000cee440_0;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_40.27, 4;
    %load/vec4 v0000000000cec610_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000cec570_0;
    %parti/s 1, 31, 6;
    %cmp/ne;
    %jmp/0xz  T_40.29, 4;
    %load/vec4 v0000000000cedd30_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000cec570_0;
    %parti/s 1, 31, 6;
    %cmp/e;
    %jmp/0xz  T_40.31, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000cee4e0_0, 0, 32;
    %jmp T_40.32;
T_40.31 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000cee4e0_0, 0, 32;
T_40.32 ;
    %jmp T_40.30;
T_40.29 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000cee4e0_0, 0, 32;
T_40.30 ;
T_40.27 ;
    %load/vec4 v0000000000cee440_0;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_40.33, 4;
    %load/vec4 v0000000000cec570_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000cec610_0;
    %parti/s 1, 31, 6;
    %cmp/e;
    %jmp/0xz  T_40.35, 4;
    %load/vec4 v0000000000cec570_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000cedd30_0;
    %parti/s 1, 31, 6;
    %cmp/ne;
    %jmp/0xz  T_40.37, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000cee4e0_0, 0, 32;
    %jmp T_40.38;
T_40.37 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000cee4e0_0, 0, 32;
T_40.38 ;
    %jmp T_40.36;
T_40.35 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000cee4e0_0, 0, 32;
T_40.36 ;
T_40.33 ;
    %jmp T_40;
    .thread T_40, $push;
    .scope S_0000000000d01680;
T_41 ;
    %wait E_0000000000c4e870;
    %load/vec4 v0000000000cfce80_0;
    %parti/s 3, 25, 6;
    %store/vec4 v0000000000cfdc40_0, 0, 3;
    %load/vec4 v0000000000cfce80_0;
    %parti/s 2, 5, 4;
    %store/vec4 v0000000000cfd9c0_0, 0, 2;
    %load/vec4 v0000000000cfdc40_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_41.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_41.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_41.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_41.3, 6;
    %jmp T_41.4;
T_41.0 ;
    %load/vec4 v0000000000cfd7e0_0;
    %store/vec4 v0000000000cfc7a0_0, 0, 32;
    %load/vec4 v0000000000cfce80_0;
    %parti/s 5, 7, 4;
    %pad/u 32;
    %store/vec4 v0000000000cfdba0_0, 0, 32;
    %load/vec4 v0000000000cfcac0_0;
    %store/vec4 v0000000000cfc8e0_0, 0, 1;
    %load/vec4 v0000000000cfd9c0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_41.5, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_41.6, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_41.7, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_41.8, 6;
    %jmp T_41.9;
T_41.5 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000cfd600_0, 0, 32;
T_41.10 ;
    %load/vec4 v0000000000cfd600_0;
    %load/vec4 v0000000000cfdba0_0;
    %cmp/s;
    %jmp/0xz T_41.11, 5;
    %load/vec4 v0000000000cfc7a0_0;
    %parti/s 1, 31, 6;
    %store/vec4 v0000000000cfc8e0_0, 0, 1;
    %load/vec4 v0000000000cfc7a0_0;
    %parti/s 31, 0, 2;
    %concati/vec4 0, 0, 1;
    %store/vec4 v0000000000cfc7a0_0, 0, 32;
    %load/vec4 v0000000000cfd600_0;
    %addi 1, 0, 32;
    %store/vec4 v0000000000cfd600_0, 0, 32;
    %jmp T_41.10;
T_41.11 ;
    %load/vec4 v0000000000cfc8e0_0;
    %store/vec4 v0000000000cfcac0_0, 0, 1;
    %load/vec4 v0000000000cfc7a0_0;
    %store/vec4 v0000000000cfcc00_0, 0, 32;
    %jmp T_41.9;
T_41.6 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000cfd600_0, 0, 32;
T_41.12 ;
    %load/vec4 v0000000000cfd600_0;
    %load/vec4 v0000000000cfdba0_0;
    %cmp/s;
    %jmp/0xz T_41.13, 5;
    %load/vec4 v0000000000cfc7a0_0;
    %parti/s 1, 0, 2;
    %store/vec4 v0000000000cfc8e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0000000000cfc7a0_0;
    %parti/s 31, 1, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000000000cfc7a0_0, 0, 32;
    %load/vec4 v0000000000cfd600_0;
    %addi 1, 0, 32;
    %store/vec4 v0000000000cfd600_0, 0, 32;
    %jmp T_41.12;
T_41.13 ;
    %load/vec4 v0000000000cfc8e0_0;
    %store/vec4 v0000000000cfcac0_0, 0, 1;
    %load/vec4 v0000000000cfc7a0_0;
    %store/vec4 v0000000000cfcc00_0, 0, 32;
    %jmp T_41.9;
T_41.7 ;
    %load/vec4 v0000000000cfd7e0_0;
    %parti/s 1, 31, 6;
    %store/vec4 v0000000000cfd060_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000cfd600_0, 0, 32;
T_41.14 ;
    %load/vec4 v0000000000cfd600_0;
    %load/vec4 v0000000000cfdba0_0;
    %cmp/s;
    %jmp/0xz T_41.15, 5;
    %load/vec4 v0000000000cfc7a0_0;
    %parti/s 1, 0, 2;
    %store/vec4 v0000000000cfc8e0_0, 0, 1;
    %load/vec4 v0000000000cfd060_0;
    %load/vec4 v0000000000cfc7a0_0;
    %parti/s 31, 1, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000000000cfc7a0_0, 0, 32;
    %load/vec4 v0000000000cfd600_0;
    %addi 1, 0, 32;
    %store/vec4 v0000000000cfd600_0, 0, 32;
    %jmp T_41.14;
T_41.15 ;
    %load/vec4 v0000000000cfc8e0_0;
    %store/vec4 v0000000000cfcac0_0, 0, 1;
    %load/vec4 v0000000000cfc7a0_0;
    %store/vec4 v0000000000cfcc00_0, 0, 32;
    %jmp T_41.9;
T_41.8 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000cfd600_0, 0, 32;
T_41.16 ;
    %load/vec4 v0000000000cfd600_0;
    %load/vec4 v0000000000cfdba0_0;
    %cmp/s;
    %jmp/0xz T_41.17, 5;
    %load/vec4 v0000000000cfc7a0_0;
    %parti/s 1, 0, 2;
    %store/vec4 v0000000000cfc8e0_0, 0, 1;
    %load/vec4 v0000000000cfc7a0_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0000000000cfc7a0_0;
    %parti/s 31, 1, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000000000cfc7a0_0, 0, 32;
    %load/vec4 v0000000000cfd600_0;
    %addi 1, 0, 32;
    %store/vec4 v0000000000cfd600_0, 0, 32;
    %jmp T_41.16;
T_41.17 ;
    %load/vec4 v0000000000cfc8e0_0;
    %store/vec4 v0000000000cfcac0_0, 0, 1;
    %load/vec4 v0000000000cfc7a0_0;
    %store/vec4 v0000000000cfcc00_0, 0, 32;
    %jmp T_41.9;
T_41.9 ;
    %pop/vec4 1;
    %jmp T_41.4;
T_41.1 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0000000000cfce80_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000000000cfc7a0_0, 0, 32;
    %load/vec4 v0000000000cfce80_0;
    %parti/s 4, 8, 5;
    %pad/u 32;
    %muli 2, 0, 32;
    %store/vec4 v0000000000cfdba0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000cfd600_0, 0, 32;
T_41.18 ;
    %load/vec4 v0000000000cfd600_0;
    %load/vec4 v0000000000cfdba0_0;
    %cmp/s;
    %jmp/0xz T_41.19, 5;
    %load/vec4 v0000000000cfc7a0_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0000000000cfc7a0_0;
    %parti/s 31, 1, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000000000cfc7a0_0, 0, 32;
    %load/vec4 v0000000000cfd600_0;
    %addi 1, 0, 32;
    %store/vec4 v0000000000cfd600_0, 0, 32;
    %jmp T_41.18;
T_41.19 ;
    %load/vec4 v0000000000cfc7a0_0;
    %store/vec4 v0000000000cfcc00_0, 0, 32;
    %jmp T_41.4;
T_41.2 ;
    %pushi/vec4 0, 0, 20;
    %load/vec4 v0000000000cfce80_0;
    %parti/s 12, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000000000cfcc00_0, 0, 32;
    %jmp T_41.4;
T_41.3 ;
    %load/vec4 v0000000000cfce80_0;
    %parti/s 8, 4, 4;
    %cmpi/e 0, 0, 8;
    %jmp/0xz  T_41.20, 4;
    %pushi/vec4 0, 0, 28;
    %load/vec4 v0000000000cfce80_0;
    %parti/s 4, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000000000cfcc00_0, 0, 32;
    %jmp T_41.21;
T_41.20 ;
    %load/vec4 v0000000000cfce80_0;
    %parti/s 2, 5, 4;
    %store/vec4 v0000000000cfd6a0_0, 0, 2;
    %load/vec4 v0000000000cfd6a0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_41.22, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_41.23, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_41.24, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_41.25, 6;
    %jmp T_41.26;
T_41.22 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000cfd600_0, 0, 32;
T_41.27 ;
    %load/vec4 v0000000000cfd600_0;
    %load/vec4 v0000000000cfdba0_0;
    %cmp/s;
    %jmp/0xz T_41.28, 5;
    %load/vec4 v0000000000cfc7a0_0;
    %parti/s 1, 31, 6;
    %store/vec4 v0000000000cfc8e0_0, 0, 1;
    %load/vec4 v0000000000cfc7a0_0;
    %parti/s 31, 0, 2;
    %concati/vec4 0, 0, 1;
    %store/vec4 v0000000000cfc7a0_0, 0, 32;
    %load/vec4 v0000000000cfd600_0;
    %addi 1, 0, 32;
    %store/vec4 v0000000000cfd600_0, 0, 32;
    %jmp T_41.27;
T_41.28 ;
    %load/vec4 v0000000000cfc8e0_0;
    %store/vec4 v0000000000cfcac0_0, 0, 1;
    %load/vec4 v0000000000cfc7a0_0;
    %store/vec4 v0000000000cfcc00_0, 0, 32;
    %jmp T_41.26;
T_41.23 ;
    %load/vec4 v0000000000cfdba0_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_41.29, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000cfc7a0_0, 0, 32;
    %jmp T_41.30;
T_41.29 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000cfd600_0, 0, 32;
T_41.31 ;
    %load/vec4 v0000000000cfd600_0;
    %load/vec4 v0000000000cfdba0_0;
    %cmp/s;
    %jmp/0xz T_41.32, 5;
    %load/vec4 v0000000000cfc7a0_0;
    %parti/s 1, 0, 2;
    %store/vec4 v0000000000cfc8e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0000000000cfc7a0_0;
    %parti/s 31, 1, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000000000cfc7a0_0, 0, 32;
    %load/vec4 v0000000000cfd600_0;
    %addi 1, 0, 32;
    %store/vec4 v0000000000cfd600_0, 0, 32;
    %jmp T_41.31;
T_41.32 ;
T_41.30 ;
    %load/vec4 v0000000000cfc8e0_0;
    %store/vec4 v0000000000cfcac0_0, 0, 1;
    %load/vec4 v0000000000cfc7a0_0;
    %store/vec4 v0000000000cfcc00_0, 0, 32;
    %jmp T_41.26;
T_41.24 ;
    %load/vec4 v0000000000cfdba0_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_41.33, 4;
    %load/vec4 v0000000000cfc7a0_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_41.35, 4;
    %pushi/vec4 4294967295, 0, 32;
    %store/vec4 v0000000000cfc7a0_0, 0, 32;
    %jmp T_41.36;
T_41.35 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000cfc7a0_0, 0, 32;
T_41.36 ;
    %jmp T_41.34;
T_41.33 ;
    %load/vec4 v0000000000cfd7e0_0;
    %parti/s 1, 31, 6;
    %store/vec4 v0000000000cfd060_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000cfd600_0, 0, 32;
T_41.37 ;
    %load/vec4 v0000000000cfd600_0;
    %load/vec4 v0000000000cfdba0_0;
    %cmp/s;
    %jmp/0xz T_41.38, 5;
    %load/vec4 v0000000000cfc7a0_0;
    %parti/s 1, 0, 2;
    %store/vec4 v0000000000cfc8e0_0, 0, 1;
    %load/vec4 v0000000000cfd060_0;
    %load/vec4 v0000000000cfc7a0_0;
    %parti/s 31, 1, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000000000cfc7a0_0, 0, 32;
    %load/vec4 v0000000000cfd600_0;
    %addi 1, 0, 32;
    %store/vec4 v0000000000cfd600_0, 0, 32;
    %jmp T_41.37;
T_41.38 ;
T_41.34 ;
    %load/vec4 v0000000000cfc8e0_0;
    %store/vec4 v0000000000cfcac0_0, 0, 1;
    %load/vec4 v0000000000cfc7a0_0;
    %store/vec4 v0000000000cfcc00_0, 0, 32;
    %jmp T_41.26;
T_41.25 ;
    %load/vec4 v0000000000cfdba0_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_41.39, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000cfd600_0, 0, 32;
T_41.41 ;
    %load/vec4 v0000000000cfd600_0;
    %cmpi/s 31, 0, 32;
    %jmp/0xz T_41.42, 5;
    %load/vec4 v0000000000cfc7a0_0;
    %parti/s 1, 31, 6;
    %store/vec4 v0000000000cfc8e0_0, 0, 1;
    %load/vec4 v0000000000cfc7a0_0;
    %parti/s 31, 0, 2;
    %concati/vec4 0, 0, 1;
    %store/vec4 v0000000000cfd4c0_0, 0, 32;
    %load/vec4 v0000000000cfd600_0;
    %addi 1, 0, 32;
    %store/vec4 v0000000000cfd600_0, 0, 32;
    %jmp T_41.41;
T_41.42 ;
    %load/vec4 v0000000000cfd4c0_0;
    %parti/s 1, 31, 6;
    %store/vec4 v0000000000cfc8e0_0, 0, 1;
    %pushi/vec4 0, 0, 28;
    %load/vec4 v0000000000cfce80_0;
    %parti/s 4, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000000000cfd1a0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000cfd600_0, 0, 32;
T_41.43 ;
    %load/vec4 v0000000000cfd600_0;
    %cmpi/s 1, 0, 32;
    %jmp/0xz T_41.44, 5;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0000000000cfd1a0_0;
    %parti/s 31, 1, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000000000cfc840_0, 0, 32;
    %load/vec4 v0000000000cfd600_0;
    %addi 1, 0, 32;
    %store/vec4 v0000000000cfd600_0, 0, 32;
    %jmp T_41.43;
T_41.44 ;
    %load/vec4 v0000000000cfc840_0;
    %store/vec4 v0000000000cfd420_0, 0, 32;
    %load/vec4 v0000000000cfc8e0_0;
    %load/vec4 v0000000000cfd420_0;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %or;
    %pad/u 32;
    %store/vec4 v0000000000cfc7a0_0, 0, 32;
    %jmp T_41.40;
T_41.39 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000cfd600_0, 0, 32;
T_41.45 ;
    %load/vec4 v0000000000cfd600_0;
    %load/vec4 v0000000000cfdba0_0;
    %cmp/s;
    %jmp/0xz T_41.46, 5;
    %load/vec4 v0000000000cfc7a0_0;
    %parti/s 1, 0, 2;
    %store/vec4 v0000000000cfc8e0_0, 0, 1;
    %load/vec4 v0000000000cfc7a0_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0000000000cfc7a0_0;
    %parti/s 31, 1, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000000000cfc7a0_0, 0, 32;
    %load/vec4 v0000000000cfd600_0;
    %addi 1, 0, 32;
    %store/vec4 v0000000000cfd600_0, 0, 32;
    %jmp T_41.45;
T_41.46 ;
T_41.40 ;
    %load/vec4 v0000000000cfc8e0_0;
    %store/vec4 v0000000000cfcac0_0, 0, 1;
    %load/vec4 v0000000000cfc7a0_0;
    %store/vec4 v0000000000cfcc00_0, 0, 32;
    %jmp T_41.26;
T_41.26 ;
    %pop/vec4 1;
T_41.21 ;
    %jmp T_41.4;
T_41.4 ;
    %pop/vec4 1;
    %jmp T_41;
    .thread T_41, $push;
    .scope S_0000000000c7df30;
T_42 ;
    %wait E_0000000000c4f2f0;
    %load/vec4 v0000000000cf2b40_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_42.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_42.1, 6;
    %jmp T_42.2;
T_42.0 ;
    %load/vec4 v0000000000cf3220_0;
    %store/vec4 v0000000000cf25a0_0, 0, 32;
    %jmp T_42.2;
T_42.1 ;
    %load/vec4 v0000000000cf20a0_0;
    %store/vec4 v0000000000cf25a0_0, 0, 32;
    %jmp T_42.2;
T_42.2 ;
    %pop/vec4 1;
    %jmp T_42;
    .thread T_42, $push;
    .scope S_0000000000a8c0b0;
T_43 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c93660_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c92bc0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c93b60_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c93980_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c930c0_0, 0, 32;
    %end;
    .thread T_43;
    .scope S_0000000000a8c0b0;
T_44 ;
    %wait E_0000000000c4d430;
    %load/vec4 v0000000000c92440_0;
    %parti/s 1, 3, 3;
    %pad/u 32;
    %store/vec4 v0000000000c93660_0, 0, 32;
    %load/vec4 v0000000000c92440_0;
    %parti/s 1, 2, 3;
    %pad/u 32;
    %store/vec4 v0000000000c92bc0_0, 0, 32;
    %load/vec4 v0000000000c92440_0;
    %parti/s 1, 1, 2;
    %pad/u 32;
    %store/vec4 v0000000000c93b60_0, 0, 32;
    %load/vec4 v0000000000c92440_0;
    %parti/s 1, 0, 2;
    %pad/u 32;
    %store/vec4 v0000000000c93980_0, 0, 32;
    %load/vec4 v0000000000c938e0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_44.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_44.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_44.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_44.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_44.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_44.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_44.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_44.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_44.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_44.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_44.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_44.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_44.12, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_44.13, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_44.14, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_44.15, 6;
    %jmp T_44.16;
T_44.0 ;
    %load/vec4 v0000000000c92bc0_0;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_44.17, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000c930c0_0, 0, 32;
    %jmp T_44.18;
T_44.17 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c930c0_0, 0, 32;
T_44.18 ;
    %jmp T_44.16;
T_44.1 ;
    %load/vec4 v0000000000c92bc0_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_44.19, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000c930c0_0, 0, 32;
    %jmp T_44.20;
T_44.19 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c930c0_0, 0, 32;
T_44.20 ;
    %jmp T_44.16;
T_44.2 ;
    %load/vec4 v0000000000c93b60_0;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_44.21, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000c930c0_0, 0, 32;
    %jmp T_44.22;
T_44.21 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c930c0_0, 0, 32;
T_44.22 ;
    %jmp T_44.16;
T_44.3 ;
    %load/vec4 v0000000000c93b60_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_44.23, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000c930c0_0, 0, 32;
    %jmp T_44.24;
T_44.23 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c930c0_0, 0, 32;
T_44.24 ;
    %jmp T_44.16;
T_44.4 ;
    %load/vec4 v0000000000c93660_0;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_44.25, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000c930c0_0, 0, 32;
    %jmp T_44.26;
T_44.25 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c930c0_0, 0, 32;
T_44.26 ;
    %jmp T_44.16;
T_44.5 ;
    %load/vec4 v0000000000c93660_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_44.27, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000c930c0_0, 0, 32;
    %jmp T_44.28;
T_44.27 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c930c0_0, 0, 32;
T_44.28 ;
    %jmp T_44.16;
T_44.6 ;
    %load/vec4 v0000000000c93980_0;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_44.29, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000c930c0_0, 0, 32;
    %jmp T_44.30;
T_44.29 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c930c0_0, 0, 32;
T_44.30 ;
    %jmp T_44.16;
T_44.7 ;
    %load/vec4 v0000000000c93980_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_44.31, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000c930c0_0, 0, 32;
    %jmp T_44.32;
T_44.31 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c930c0_0, 0, 32;
T_44.32 ;
    %jmp T_44.16;
T_44.8 ;
    %load/vec4 v0000000000c93b60_0;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0000000000c92bc0_0;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_44.33, 8;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000c930c0_0, 0, 32;
    %jmp T_44.34;
T_44.33 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c930c0_0, 0, 32;
T_44.34 ;
    %jmp T_44.16;
T_44.9 ;
    %load/vec4 v0000000000c93b60_0;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %load/vec4 v0000000000c92bc0_0;
    %cmpi/e 1, 0, 32;
    %flag_or 4, 8;
    %jmp/0xz  T_44.35, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000c930c0_0, 0, 32;
    %jmp T_44.36;
T_44.35 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c930c0_0, 0, 32;
T_44.36 ;
    %jmp T_44.16;
T_44.10 ;
    %load/vec4 v0000000000c93980_0;
    %load/vec4 v0000000000c93660_0;
    %cmp/e;
    %jmp/0xz  T_44.37, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000c930c0_0, 0, 32;
    %jmp T_44.38;
T_44.37 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c930c0_0, 0, 32;
T_44.38 ;
    %jmp T_44.16;
T_44.11 ;
    %load/vec4 v0000000000c93980_0;
    %load/vec4 v0000000000c93660_0;
    %cmp/ne;
    %jmp/0xz  T_44.39, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000c930c0_0, 0, 32;
    %jmp T_44.40;
T_44.39 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c930c0_0, 0, 32;
T_44.40 ;
    %jmp T_44.16;
T_44.12 ;
    %load/vec4 v0000000000c92bc0_0;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %load/vec4 v0000000000c93660_0;
    %load/vec4 v0000000000c93980_0;
    %cmp/e;
    %flag_or 4, 8;
    %jmp/0xz  T_44.41, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000c930c0_0, 0, 32;
    %jmp T_44.42;
T_44.41 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c930c0_0, 0, 32;
T_44.42 ;
    %jmp T_44.16;
T_44.13 ;
    %load/vec4 v0000000000c92bc0_0;
    %cmpi/e 1, 0, 32;
    %flag_mov 8, 4;
    %load/vec4 v0000000000c93660_0;
    %load/vec4 v0000000000c93980_0;
    %cmp/ne;
    %flag_or 4, 8;
    %jmp/0xz  T_44.43, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000c930c0_0, 0, 32;
    %jmp T_44.44;
T_44.43 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c930c0_0, 0, 32;
T_44.44 ;
    %jmp T_44.16;
T_44.14 ;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000c930c0_0, 0, 32;
    %jmp T_44.16;
T_44.15 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c930c0_0, 0, 32;
    %jmp T_44.16;
T_44.16 ;
    %pop/vec4 1;
    %jmp T_44;
    .thread T_44, $push;
    .scope S_0000000000a92900;
T_45 ;
    %wait E_0000000000c4d7b0;
    %load/vec4 v0000000000c93200_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0000000000c92c60_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_45.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000c91fe0_0, 0, 1;
    %jmp T_45.1;
T_45.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000c91fe0_0, 0, 1;
T_45.1 ;
    %jmp T_45;
    .thread T_45, $push;
    .scope S_0000000000a92a90;
T_46 ;
    %wait E_0000000000c4d330;
    %load/vec4 v0000000000c92260_0;
    %store/vec4 v0000000000c93700_0, 0, 32;
    %load/vec4 v0000000000c93c00_0;
    %store/vec4 v0000000000c921c0_0, 0, 32;
    %load/vec4 v0000000000c929e0_0;
    %store/vec4 v0000000000c93340_0, 0, 4;
    %load/vec4 v0000000000c932a0_0;
    %store/vec4 v0000000000c92620_0, 0, 1;
    %load/vec4 v0000000000c92120_0;
    %store/vec4 v0000000000c933e0_0, 0, 1;
    %load/vec4 v0000000000c91e00_0;
    %store/vec4 v0000000000c92580_0, 0, 1;
    %load/vec4 v0000000000c924e0_0;
    %store/vec4 v0000000000c92760_0, 0, 1;
    %jmp T_46;
    .thread T_46;
    .scope S_0000000000a7fd10;
T_47 ;
    %wait E_0000000000c4df70;
    %load/vec4 v0000000000cee120_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/z;
    %jmp/1 T_47.0, 4;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/z;
    %jmp/1 T_47.1, 4;
    %jmp T_47.2;
T_47.0 ;
    %load/vec4 v0000000000ceeb20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_47.3, 8;
    %load/vec4 v0000000000ceef80_0;
    %pad/u 8;
    %ix/getv 4, v0000000000cee9e0_0;
    %store/vec4a v0000000000cedea0, 4, 0;
    %jmp T_47.4;
T_47.3 ;
    %ix/getv 4, v0000000000cee9e0_0;
    %load/vec4a v0000000000cedea0, 4;
    %pad/u 32;
    %store/vec4 v0000000000cefca0_0, 0, 32;
T_47.4 ;
    %jmp T_47.2;
T_47.1 ;
    %load/vec4 v0000000000ceeb20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_47.5, 8;
    %load/vec4 v0000000000ceef80_0;
    %parti/s 8, 24, 6;
    %ix/getv 4, v0000000000cee9e0_0;
    %store/vec4a v0000000000cedea0, 4, 0;
    %load/vec4 v0000000000ceef80_0;
    %parti/s 8, 16, 6;
    %load/vec4 v0000000000cee9e0_0;
    %pad/u 33;
    %addi 1, 0, 33;
    %ix/vec4 4;
    %store/vec4a v0000000000cedea0, 4, 0;
    %load/vec4 v0000000000ceef80_0;
    %parti/s 8, 8, 5;
    %load/vec4 v0000000000cee9e0_0;
    %pad/u 33;
    %addi 2, 0, 33;
    %ix/vec4 4;
    %store/vec4a v0000000000cedea0, 4, 0;
    %load/vec4 v0000000000ceef80_0;
    %parti/s 8, 0, 2;
    %load/vec4 v0000000000cee9e0_0;
    %pad/u 33;
    %addi 3, 0, 33;
    %ix/vec4 4;
    %store/vec4a v0000000000cedea0, 4, 0;
    %jmp T_47.6;
T_47.5 ;
    %load/vec4 v0000000000cee9e0_0;
    %pad/u 33;
    %addi 0, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0000000000cedea0, 4;
    %load/vec4 v0000000000cee9e0_0;
    %pad/u 33;
    %addi 1, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0000000000cedea0, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000000000cee9e0_0;
    %pad/u 33;
    %addi 2, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0000000000cedea0, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000000000cee9e0_0;
    %pad/u 33;
    %addi 3, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0000000000cedea0, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000000000cefca0_0, 0, 32;
T_47.6 ;
    %jmp T_47.2;
T_47.2 ;
    %pop/vec4 1;
    %jmp T_47;
    .thread T_47, $push;
    .scope S_0000000000c7e570;
T_48 ;
    %wait E_0000000000c4efb0;
    %load/vec4 v0000000000cf28c0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_48.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_48.1, 6;
    %jmp T_48.2;
T_48.0 ;
    %load/vec4 v0000000000cf2780_0;
    %store/vec4 v0000000000cf3680_0, 0, 32;
    %jmp T_48.2;
T_48.1 ;
    %load/vec4 v0000000000cf26e0_0;
    %store/vec4 v0000000000cf3680_0, 0, 32;
    %jmp T_48.2;
T_48.2 ;
    %pop/vec4 1;
    %jmp T_48;
    .thread T_48, $push;
    .scope S_0000000000a872d0;
T_49 ;
    %wait E_0000000000c4c8b0;
    %load/vec4 v0000000000c55080_0;
    %store/vec4 v0000000000cec4d0_0, 0, 32;
    %load/vec4 v0000000000cecf70_0;
    %store/vec4 v0000000000ced290_0, 0, 32;
    %load/vec4 v0000000000c247a0_0;
    %store/vec4 v0000000000cebf30_0, 0, 4;
    %load/vec4 v0000000000aef530_0;
    %store/vec4 v0000000000c54cc0_0, 0, 1;
    %load/vec4 v0000000000c88d90_0;
    %store/vec4 v0000000000aef5d0_0, 0, 1;
    %jmp T_49;
    .thread T_49;
    .scope S_0000000000c7e0c0;
T_50 ;
    %wait E_0000000000c4f4f0;
    %load/vec4 v0000000000cf39a0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_50.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_50.1, 6;
    %jmp T_50.2;
T_50.0 ;
    %load/vec4 v0000000000cf37c0_0;
    %store/vec4 v0000000000cf2dc0_0, 0, 32;
    %jmp T_50.2;
T_50.1 ;
    %load/vec4 v0000000000cf3900_0;
    %store/vec4 v0000000000cf2dc0_0, 0, 32;
    %jmp T_50.2;
T_50.2 ;
    %pop/vec4 1;
    %jmp T_50;
    .thread T_50, $push;
    .scope S_0000000000a7fea0;
T_51 ;
    %wait E_0000000000c4dfb0;
    %load/vec4 v0000000000cef5c0_0;
    %load/vec4 v0000000000cedf40_0;
    %load/vec4 v0000000000ceebc0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0000000000cedfe0_0;
    %load/vec4 v0000000000ceebc0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_51.0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000ceec60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000cef340_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000cef020_0, 0, 1;
T_51.0 ;
    %load/vec4 v0000000000cef5c0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_51.2, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000cef020_0, 0, 1;
    %jmp T_51.3;
T_51.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000cef020_0, 0, 1;
T_51.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000ceec60_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000cef340_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000cef020_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000000000cef660_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000000000ceee40_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000000000ceeee0_0, 0, 2;
    %jmp T_51;
    .thread T_51, $push;
    .scope S_0000000000a8bd90;
T_52 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000d02430_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000d03c90_0, 0, 1;
    %end;
    .thread T_52;
    .scope S_0000000000a8bd90;
T_53 ;
    %vpi_call 2 80 "$display", "\012\012                    ------------------ID State-------------------            ------------------EX State------------------           --------MEM State------          -------WB State-------" {0 0 0};
    %vpi_call 2 81 "$display", "         PC      B_instr | shift_imm |   alu  | load | R F | mem_r_w           shift_imm | alu  | load | R F | mem_r_w                load | R F | mem_r_w            load | R F " {0 0 0};
    %end;
    .thread T_53;
    .scope S_0000000000a8bd90;
T_54 ;
    %vpi_call 2 86 "$display", "%d           %b   |     %b     |  %b  |  %b   |  %b  |  %b                       %b  | %b |   %b  |  %b  | %b                         %b |  %b  | %b                     %b |  %b  ", v0000000000d027f0_0, v0000000000d02b10_0, &PV<v0000000000cfd880_0, 6, 1>, &PV<v0000000000cfd880_0, 2, 4>, &PV<v0000000000cfd880_0, 1, 1>, &PV<v0000000000cfd880_0, 0, 1>, v0000000000d02bb0_0, v0000000000cfc700_0, v0000000000cfd920_0, v0000000000cfcd40_0, v0000000000cfdd80_0, v0000000000cf7d60_0, v0000000000d03010_0, v0000000000d04050_0, v0000000000d02250_0, v0000000000d04230_0, v0000000000d04550_0 {0 0 0};
    %delay 5, 0;
    %jmp T_54;
    .thread T_54;
    .scope S_0000000000d00230;
T_55 ;
    %wait E_0000000000c4ef30;
    %load/vec4 v0000000000d08380_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_55.0, 8;
    %load/vec4 v0000000000d06080_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_55.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_55.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_55.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_55.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_55.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_55.7, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_55.8, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_55.9, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_55.10, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_55.11, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_55.12, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_55.13, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_55.14, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_55.15, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_55.16, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_55.17, 6;
    %jmp T_55.18;
T_55.2 ;
    %pushi/vec4 1, 0, 16;
    %assign/vec4 v0000000000d081a0_0, 0;
    %jmp T_55.18;
T_55.3 ;
    %pushi/vec4 2, 0, 16;
    %assign/vec4 v0000000000d081a0_0, 0;
    %jmp T_55.18;
T_55.4 ;
    %pushi/vec4 4, 0, 16;
    %assign/vec4 v0000000000d081a0_0, 0;
    %jmp T_55.18;
T_55.5 ;
    %pushi/vec4 8, 0, 16;
    %assign/vec4 v0000000000d081a0_0, 0;
    %jmp T_55.18;
T_55.6 ;
    %pushi/vec4 16, 0, 16;
    %assign/vec4 v0000000000d081a0_0, 0;
    %jmp T_55.18;
T_55.7 ;
    %pushi/vec4 32, 0, 16;
    %assign/vec4 v0000000000d081a0_0, 0;
    %jmp T_55.18;
T_55.8 ;
    %pushi/vec4 64, 0, 16;
    %assign/vec4 v0000000000d081a0_0, 0;
    %jmp T_55.18;
T_55.9 ;
    %pushi/vec4 128, 0, 16;
    %assign/vec4 v0000000000d081a0_0, 0;
    %jmp T_55.18;
T_55.10 ;
    %pushi/vec4 256, 0, 16;
    %assign/vec4 v0000000000d081a0_0, 0;
    %jmp T_55.18;
T_55.11 ;
    %pushi/vec4 512, 0, 16;
    %assign/vec4 v0000000000d081a0_0, 0;
    %jmp T_55.18;
T_55.12 ;
    %pushi/vec4 1024, 0, 16;
    %assign/vec4 v0000000000d081a0_0, 0;
    %jmp T_55.18;
T_55.13 ;
    %pushi/vec4 2048, 0, 16;
    %assign/vec4 v0000000000d081a0_0, 0;
    %jmp T_55.18;
T_55.14 ;
    %pushi/vec4 4096, 0, 16;
    %assign/vec4 v0000000000d081a0_0, 0;
    %jmp T_55.18;
T_55.15 ;
    %pushi/vec4 8192, 0, 16;
    %assign/vec4 v0000000000d081a0_0, 0;
    %jmp T_55.18;
T_55.16 ;
    %pushi/vec4 16384, 0, 16;
    %assign/vec4 v0000000000d081a0_0, 0;
    %jmp T_55.18;
T_55.17 ;
    %pushi/vec4 32768, 0, 16;
    %assign/vec4 v0000000000d081a0_0, 0;
    %jmp T_55.18;
T_55.18 ;
    %pop/vec4 1;
    %jmp T_55.1;
T_55.0 ;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0000000000d081a0_0, 0;
T_55.1 ;
    %jmp T_55;
    .thread T_55, $push;
    .scope S_0000000000d12590;
T_56 ;
    %wait E_0000000000c4ed30;
    %load/vec4 v0000000000d06b20_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_56.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_56.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_56.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_56.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_56.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_56.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_56.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_56.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_56.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_56.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_56.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_56.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_56.12, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_56.13, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_56.14, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_56.15, 6;
    %jmp T_56.16;
T_56.0 ;
    %load/vec4 v0000000000d07ca0_0;
    %assign/vec4 v0000000000d07340_0, 0;
    %jmp T_56.16;
T_56.1 ;
    %load/vec4 v0000000000d06620_0;
    %assign/vec4 v0000000000d07340_0, 0;
    %jmp T_56.16;
T_56.2 ;
    %load/vec4 v0000000000d07f20_0;
    %assign/vec4 v0000000000d07340_0, 0;
    %jmp T_56.16;
T_56.3 ;
    %load/vec4 v0000000000d07fc0_0;
    %assign/vec4 v0000000000d07340_0, 0;
    %jmp T_56.16;
T_56.4 ;
    %load/vec4 v0000000000d08240_0;
    %assign/vec4 v0000000000d07340_0, 0;
    %jmp T_56.16;
T_56.5 ;
    %load/vec4 v0000000000d072a0_0;
    %assign/vec4 v0000000000d07340_0, 0;
    %jmp T_56.16;
T_56.6 ;
    %load/vec4 v0000000000d06a80_0;
    %assign/vec4 v0000000000d07340_0, 0;
    %jmp T_56.16;
T_56.7 ;
    %load/vec4 v0000000000d061c0_0;
    %assign/vec4 v0000000000d07340_0, 0;
    %jmp T_56.16;
T_56.8 ;
    %load/vec4 v0000000000d082e0_0;
    %assign/vec4 v0000000000d07340_0, 0;
    %jmp T_56.16;
T_56.9 ;
    %load/vec4 v0000000000d08600_0;
    %assign/vec4 v0000000000d07340_0, 0;
    %jmp T_56.16;
T_56.10 ;
    %load/vec4 v0000000000d05fe0_0;
    %assign/vec4 v0000000000d07340_0, 0;
    %jmp T_56.16;
T_56.11 ;
    %load/vec4 v0000000000d07d40_0;
    %assign/vec4 v0000000000d07340_0, 0;
    %jmp T_56.16;
T_56.12 ;
    %load/vec4 v0000000000d07160_0;
    %assign/vec4 v0000000000d07340_0, 0;
    %jmp T_56.16;
T_56.13 ;
    %load/vec4 v0000000000d07200_0;
    %assign/vec4 v0000000000d07340_0, 0;
    %jmp T_56.16;
T_56.14 ;
    %load/vec4 v0000000000d08560_0;
    %assign/vec4 v0000000000d07340_0, 0;
    %jmp T_56.16;
T_56.15 ;
    %load/vec4 v0000000000d07de0_0;
    %assign/vec4 v0000000000d07340_0, 0;
    %jmp T_56.16;
T_56.16 ;
    %pop/vec4 1;
    %jmp T_56;
    .thread T_56, $push;
    .scope S_0000000000d13210;
T_57 ;
    %wait E_0000000000c4eff0;
    %load/vec4 v0000000000d09320_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_57.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_57.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_57.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_57.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_57.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_57.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_57.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_57.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_57.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_57.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_57.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_57.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_57.12, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_57.13, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_57.14, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_57.15, 6;
    %jmp T_57.16;
T_57.0 ;
    %load/vec4 v0000000000d084c0_0;
    %assign/vec4 v0000000000d095a0_0, 0;
    %jmp T_57.16;
T_57.1 ;
    %load/vec4 v0000000000d075c0_0;
    %assign/vec4 v0000000000d095a0_0, 0;
    %jmp T_57.16;
T_57.2 ;
    %load/vec4 v0000000000d06d00_0;
    %assign/vec4 v0000000000d095a0_0, 0;
    %jmp T_57.16;
T_57.3 ;
    %load/vec4 v0000000000d073e0_0;
    %assign/vec4 v0000000000d095a0_0, 0;
    %jmp T_57.16;
T_57.4 ;
    %load/vec4 v0000000000d07660_0;
    %assign/vec4 v0000000000d095a0_0, 0;
    %jmp T_57.16;
T_57.5 ;
    %load/vec4 v0000000000d077a0_0;
    %assign/vec4 v0000000000d095a0_0, 0;
    %jmp T_57.16;
T_57.6 ;
    %load/vec4 v0000000000d08920_0;
    %assign/vec4 v0000000000d095a0_0, 0;
    %jmp T_57.16;
T_57.7 ;
    %load/vec4 v0000000000d09000_0;
    %assign/vec4 v0000000000d095a0_0, 0;
    %jmp T_57.16;
T_57.8 ;
    %load/vec4 v0000000000d09aa0_0;
    %assign/vec4 v0000000000d095a0_0, 0;
    %jmp T_57.16;
T_57.9 ;
    %load/vec4 v0000000000d09b40_0;
    %assign/vec4 v0000000000d095a0_0, 0;
    %jmp T_57.16;
T_57.10 ;
    %load/vec4 v0000000000d086a0_0;
    %assign/vec4 v0000000000d095a0_0, 0;
    %jmp T_57.16;
T_57.11 ;
    %load/vec4 v0000000000d06c60_0;
    %assign/vec4 v0000000000d095a0_0, 0;
    %jmp T_57.16;
T_57.12 ;
    %load/vec4 v0000000000d06bc0_0;
    %assign/vec4 v0000000000d095a0_0, 0;
    %jmp T_57.16;
T_57.13 ;
    %load/vec4 v0000000000d05f40_0;
    %assign/vec4 v0000000000d095a0_0, 0;
    %jmp T_57.16;
T_57.14 ;
    %load/vec4 v0000000000d06da0_0;
    %assign/vec4 v0000000000d095a0_0, 0;
    %jmp T_57.16;
T_57.15 ;
    %load/vec4 v0000000000d06ee0_0;
    %assign/vec4 v0000000000d095a0_0, 0;
    %jmp T_57.16;
T_57.16 ;
    %pop/vec4 1;
    %jmp T_57;
    .thread T_57, $push;
    .scope S_0000000000d12a40;
T_58 ;
    %wait E_0000000000c4ea30;
    %load/vec4 v0000000000d09820_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_58.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_58.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_58.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_58.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_58.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_58.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_58.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_58.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_58.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_58.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_58.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_58.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_58.12, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_58.13, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_58.14, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_58.15, 6;
    %jmp T_58.16;
T_58.0 ;
    %load/vec4 v0000000000d09640_0;
    %assign/vec4 v0000000000d09a00_0, 0;
    %jmp T_58.16;
T_58.1 ;
    %load/vec4 v0000000000d091e0_0;
    %assign/vec4 v0000000000d09a00_0, 0;
    %jmp T_58.16;
T_58.2 ;
    %load/vec4 v0000000000d08e20_0;
    %assign/vec4 v0000000000d09a00_0, 0;
    %jmp T_58.16;
T_58.3 ;
    %load/vec4 v0000000000d089c0_0;
    %assign/vec4 v0000000000d09a00_0, 0;
    %jmp T_58.16;
T_58.4 ;
    %load/vec4 v0000000000d08a60_0;
    %assign/vec4 v0000000000d09a00_0, 0;
    %jmp T_58.16;
T_58.5 ;
    %load/vec4 v0000000000d09460_0;
    %assign/vec4 v0000000000d09a00_0, 0;
    %jmp T_58.16;
T_58.6 ;
    %load/vec4 v0000000000d08ec0_0;
    %assign/vec4 v0000000000d09a00_0, 0;
    %jmp T_58.16;
T_58.7 ;
    %load/vec4 v0000000000d09780_0;
    %assign/vec4 v0000000000d09a00_0, 0;
    %jmp T_58.16;
T_58.8 ;
    %load/vec4 v0000000000d09dc0_0;
    %assign/vec4 v0000000000d09a00_0, 0;
    %jmp T_58.16;
T_58.9 ;
    %load/vec4 v0000000000d08b00_0;
    %assign/vec4 v0000000000d09a00_0, 0;
    %jmp T_58.16;
T_58.10 ;
    %load/vec4 v0000000000d08c40_0;
    %assign/vec4 v0000000000d09a00_0, 0;
    %jmp T_58.16;
T_58.11 ;
    %load/vec4 v0000000000d08ce0_0;
    %assign/vec4 v0000000000d09a00_0, 0;
    %jmp T_58.16;
T_58.12 ;
    %load/vec4 v0000000000d096e0_0;
    %assign/vec4 v0000000000d09a00_0, 0;
    %jmp T_58.16;
T_58.13 ;
    %load/vec4 v0000000000d09280_0;
    %assign/vec4 v0000000000d09a00_0, 0;
    %jmp T_58.16;
T_58.14 ;
    %load/vec4 v0000000000d08d80_0;
    %assign/vec4 v0000000000d09a00_0, 0;
    %jmp T_58.16;
T_58.15 ;
    %load/vec4 v0000000000d090a0_0;
    %assign/vec4 v0000000000d09a00_0, 0;
    %jmp T_58.16;
T_58.16 ;
    %pop/vec4 1;
    %jmp T_58;
    .thread T_58, $push;
    .scope S_0000000000d136c0;
T_59 ;
    %wait E_0000000000c4f6b0;
    %load/vec4 v0000000000d08880_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_59.0, 8;
    %load/vec4 v0000000000d093c0_0;
    %assign/vec4 v0000000000d069e0_0, 0;
    %jmp T_59.1;
T_59.0 ;
    %load/vec4 v0000000000d09140_0;
    %assign/vec4 v0000000000d069e0_0, 0;
T_59.1 ;
    %jmp T_59;
    .thread T_59, $push;
    .scope S_0000000000d01cc0;
T_60 ;
    %wait E_0000000000c4f1f0;
    %load/vec4 v0000000000d05bd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_60.0, 8;
    %load/vec4 v0000000000d05090_0;
    %assign/vec4 v0000000000d04b90_0, 0;
T_60.0 ;
    %jmp T_60;
    .thread T_60;
    .scope S_0000000000d006e0;
T_61 ;
    %wait E_0000000000c4f1f0;
    %load/vec4 v0000000000d059f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_61.0, 8;
    %load/vec4 v0000000000d04f50_0;
    %assign/vec4 v0000000000d05950_0, 0;
T_61.0 ;
    %jmp T_61;
    .thread T_61;
    .scope S_0000000000d01810;
T_62 ;
    %wait E_0000000000c4f1f0;
    %load/vec4 v0000000000d07480_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_62.0, 8;
    %load/vec4 v0000000000d05130_0;
    %assign/vec4 v0000000000d05810_0, 0;
T_62.0 ;
    %jmp T_62;
    .thread T_62;
    .scope S_0000000000d000a0;
T_63 ;
    %wait E_0000000000c4f1f0;
    %load/vec4 v0000000000d06260_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_63.0, 8;
    %load/vec4 v0000000000d066c0_0;
    %assign/vec4 v0000000000d06f80_0, 0;
T_63.0 ;
    %jmp T_63;
    .thread T_63;
    .scope S_0000000000d014f0;
T_64 ;
    %wait E_0000000000c4f1f0;
    %load/vec4 v0000000000d070c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_64.0, 8;
    %load/vec4 v0000000000d08100_0;
    %assign/vec4 v0000000000d07520_0, 0;
T_64.0 ;
    %jmp T_64;
    .thread T_64;
    .scope S_0000000000d01b30;
T_65 ;
    %wait E_0000000000c4f1f0;
    %load/vec4 v0000000000d07ac0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_65.0, 8;
    %load/vec4 v0000000000d07a20_0;
    %assign/vec4 v0000000000d06300_0, 0;
T_65.0 ;
    %jmp T_65;
    .thread T_65;
    .scope S_0000000000cfff10;
T_66 ;
    %wait E_0000000000c4f1f0;
    %load/vec4 v0000000000d078e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_66.0, 8;
    %load/vec4 v0000000000d07e80_0;
    %assign/vec4 v0000000000d07700_0, 0;
T_66.0 ;
    %jmp T_66;
    .thread T_66;
    .scope S_0000000000d019a0;
T_67 ;
    %wait E_0000000000c4f1f0;
    %load/vec4 v0000000000d07b60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_67.0, 8;
    %load/vec4 v0000000000d063a0_0;
    %assign/vec4 v0000000000d06760_0, 0;
T_67.0 ;
    %jmp T_67;
    .thread T_67;
    .scope S_0000000000d00870;
T_68 ;
    %wait E_0000000000c4f1f0;
    %load/vec4 v0000000000d07980_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_68.0, 8;
    %load/vec4 v0000000000d06800_0;
    %assign/vec4 v0000000000d08420_0, 0;
T_68.0 ;
    %jmp T_68;
    .thread T_68;
    .scope S_0000000000d003c0;
T_69 ;
    %wait E_0000000000c4f1f0;
    %load/vec4 v0000000000d06940_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_69.0, 8;
    %load/vec4 v0000000000d08060_0;
    %assign/vec4 v0000000000d068a0_0, 0;
T_69.0 ;
    %jmp T_69;
    .thread T_69;
    .scope S_0000000000d00eb0;
T_70 ;
    %wait E_0000000000c4f1f0;
    %load/vec4 v0000000000d05b30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_70.0, 8;
    %load/vec4 v0000000000d05d10_0;
    %assign/vec4 v0000000000d05310_0, 0;
T_70.0 ;
    %jmp T_70;
    .thread T_70;
    .scope S_0000000000d01040;
T_71 ;
    %wait E_0000000000c4f1f0;
    %load/vec4 v0000000000d047d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_71.0, 8;
    %load/vec4 v0000000000d05db0_0;
    %assign/vec4 v0000000000d053b0_0, 0;
T_71.0 ;
    %jmp T_71;
    .thread T_71;
    .scope S_0000000000d00a00;
T_72 ;
    %wait E_0000000000c4f1f0;
    %load/vec4 v0000000000d05590_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_72.0, 8;
    %load/vec4 v0000000000d04cd0_0;
    %assign/vec4 v0000000000d058b0_0, 0;
T_72.0 ;
    %jmp T_72;
    .thread T_72;
    .scope S_0000000000d011d0;
T_73 ;
    %wait E_0000000000c4f1f0;
    %load/vec4 v0000000000d05630_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_73.0, 8;
    %load/vec4 v0000000000d04c30_0;
    %assign/vec4 v0000000000d054f0_0, 0;
T_73.0 ;
    %jmp T_73;
    .thread T_73;
    .scope S_0000000000d01360;
T_74 ;
    %wait E_0000000000c4f1f0;
    %load/vec4 v0000000000d056d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_74.0, 8;
    %load/vec4 v0000000000d04910_0;
    %assign/vec4 v0000000000d04d70_0, 0;
T_74.0 ;
    %jmp T_74;
    .thread T_74;
    .scope S_0000000000d00550;
T_75 ;
    %wait E_0000000000c4f1f0;
    %load/vec4 v0000000000d04eb0_0;
    %assign/vec4 v0000000000d04730_0, 0;
    %load/vec4 v0000000000d04a50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_75.0, 8;
    %load/vec4 v0000000000d049b0_0;
    %assign/vec4 v0000000000d04730_0, 0;
T_75.0 ;
    %jmp T_75;
    .thread T_75;
    .scope S_0000000000a8bf20;
T_76 ;
    %delay 5, 0;
    %load/vec4 v0000000000d1e5a0_0;
    %addi 4, 0, 32;
    %store/vec4 v0000000000d1e5a0_0, 0, 32;
    %jmp T_76;
    .thread T_76;
    .scope S_0000000000a8bf20;
T_77 ;
    %wait E_0000000000c4ee30;
    %jmp T_77;
    .thread T_77, $push;
    .scope S_0000000000a8bf20;
T_78 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000d1e1e0_0, 0, 32;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000000000d1d560_0, 0, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000000000d1d740_0, 0, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000000000d1c660_0, 0, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000000000d1c160_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000d1c0c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000d1e0a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000d1dba0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000d1e5a0_0, 0, 32;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000d1c0c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000d1e0a0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000000000d1d560_0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000d1e1e0_0, 0, 32;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000000000d1d740_0, 0, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000000000d1c660_0, 0, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000000000d1c160_0, 0, 4;
    %delay 10, 0;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0000000000d1d560_0, 0, 4;
    %pushi/vec4 3, 0, 32;
    %store/vec4 v0000000000d1e1e0_0, 0, 32;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0000000000d1d740_0, 0, 4;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0000000000d1c660_0, 0, 4;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0000000000d1c160_0, 0, 4;
    %delay 10, 0;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0000000000d1d560_0, 0, 4;
    %pushi/vec4 7, 0, 32;
    %store/vec4 v0000000000d1e1e0_0, 0, 32;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0000000000d1d740_0, 0, 4;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0000000000d1c660_0, 0, 4;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0000000000d1c160_0, 0, 4;
    %delay 10, 0;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0000000000d1d560_0, 0, 4;
    %pushi/vec4 90, 0, 32;
    %store/vec4 v0000000000d1e1e0_0, 0, 32;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0000000000d1d740_0, 0, 4;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0000000000d1c660_0, 0, 4;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0000000000d1c160_0, 0, 4;
    %delay 10, 0;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0000000000d1d560_0, 0, 4;
    %pushi/vec4 17, 0, 32;
    %store/vec4 v0000000000d1e1e0_0, 0, 32;
    %delay 10, 0;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0000000000d1d560_0, 0, 4;
    %pushi/vec4 73, 0, 32;
    %store/vec4 v0000000000d1e1e0_0, 0, 32;
    %delay 10, 0;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0000000000d1d560_0, 0, 4;
    %pushi/vec4 6, 0, 32;
    %store/vec4 v0000000000d1e1e0_0, 0, 32;
    %delay 10, 0;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0000000000d1d560_0, 0, 4;
    %pushi/vec4 50, 0, 32;
    %store/vec4 v0000000000d1e1e0_0, 0, 32;
    %delay 10, 0;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0000000000d1d560_0, 0, 4;
    %pushi/vec4 45, 0, 32;
    %store/vec4 v0000000000d1e1e0_0, 0, 32;
    %delay 10, 0;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v0000000000d1d560_0, 0, 4;
    %pushi/vec4 18, 0, 32;
    %store/vec4 v0000000000d1e1e0_0, 0, 32;
    %delay 10, 0;
    %pushi/vec4 10, 0, 4;
    %store/vec4 v0000000000d1d560_0, 0, 4;
    %pushi/vec4 9, 0, 32;
    %store/vec4 v0000000000d1e1e0_0, 0, 32;
    %delay 10, 0;
    %pushi/vec4 11, 0, 4;
    %store/vec4 v0000000000d1d560_0, 0, 4;
    %pushi/vec4 6, 0, 32;
    %store/vec4 v0000000000d1e1e0_0, 0, 32;
    %delay 10, 0;
    %pushi/vec4 12, 0, 4;
    %store/vec4 v0000000000d1d560_0, 0, 4;
    %pushi/vec4 24, 0, 32;
    %store/vec4 v0000000000d1e1e0_0, 0, 32;
    %delay 10, 0;
    %pushi/vec4 13, 0, 4;
    %store/vec4 v0000000000d1d560_0, 0, 4;
    %pushi/vec4 21, 0, 32;
    %store/vec4 v0000000000d1e1e0_0, 0, 32;
    %delay 10, 0;
    %pushi/vec4 14, 0, 4;
    %store/vec4 v0000000000d1d560_0, 0, 4;
    %pushi/vec4 83, 0, 32;
    %store/vec4 v0000000000d1e1e0_0, 0, 32;
    %delay 10, 0;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0000000000d1d560_0, 0, 4;
    %pushi/vec4 35, 0, 32;
    %store/vec4 v0000000000d1e1e0_0, 0, 32;
    %delay 10, 0;
    %pushi/vec4 10, 0, 4;
    %store/vec4 v0000000000d1d560_0, 0, 4;
    %pushi/vec4 16, 0, 32;
    %store/vec4 v0000000000d1e1e0_0, 0, 32;
    %delay 10, 0;
    %pushi/vec4 10, 0, 4;
    %store/vec4 v0000000000d1d740_0, 0, 4;
    %vpi_call 4 333 "$finish" {0 0 0};
    %end;
    .thread T_78;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "ppu.v";
    "./ALU-SSExtender/PF1_Ortiz_Colon_Ashley_ALU.v";
    "./register_file/PF1_Nazario_Morales_Victor_rf.v";
    "./ALU-SSExtender/PF1_Ortiz_Colon_Ashley_Sign_Shift_Extender.v";
