FILE_TYPE = CONNECTIVITY;
{Allegro Design Entry HDL 16.6-p007 (v16-6-112F) 10/10/2012}
"PAGE_NUMBER" = 1;
0"NC";
1"GT_TTL";
%"DS1023200"
"1","(-450,3300)","0","ttl","I1";
;
CDS_LIB"ttl"
CDS_LMAN_SYM_OUTLINE"-125,300,200,-300";
"VCC"0;
"GND"0;
"IN"1;
"PWM"0;
"OUT"0;
"P3"0;
"P4"0;
"D/P2"0;
"PS"0;
"CLK/P1"0;
"LE* \B"0;
"Q/P0"0;
"MS"0;
"P5"0;
"P6"0;
"P7"0;
%"DS102350"
"1","(-400,1950)","0","ttl","I2";
;
CDS_LIB"ttl"
CDS_LMAN_SYM_OUTLINE"-175,350,175,-250";
"VCC"0;
"GND"0;
"D/P2"0;
"CLK/P1"0;
"Q/P0"0;
"P7"0;
"P6"0;
"P5"0;
"P4"0;
"P3"0;
"IN"1;
"PS"0;
"MS"0;
"OUT"0;
"PWM"0;
"LE* \B"0;
%"INPORT"
"1","(-2100,3350)","0","standard","I3";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"1;
END.
