<?xml version="1.0" encoding="utf-8" standalone="no"?><!DOCTYPE device SYSTEM "device.dtd">
<device schemaVersion="1.1"
	xmlns:xs="http://www.w3.org/2001/XMLSchema-instance"
	xs:noNamespaceSchemaLocation="CMSIS-SVD_Schema_1_1.xsd">
	<name>BlueNRG_LPS</name>
	<version>1.0</version>
	<description>BlueNRG_LPS</description>

	<cpu>
		<name>CM0+</name>
		<revision>r0p0</revision>
		<endian>little</endian>
		<mpuPresent>false</mpuPresent>
		<fpuPresent>false</fpuPresent>
		<nvicPrioBits>2</nvicPrioBits>
		<vendorSystickConfig>false</vendorSystickConfig>
	</cpu>
	<addressUnitBits>8</addressUnitBits>

	<width>32</width>

	<size>0x20</size>
	<resetValue>0x0</resetValue>
	<resetMask>0xFFFFFFFF</resetMask>
	<peripherals>
		<peripheral>
			<name>ADC</name>
			<description>ADC</description>
			<groupName>ADC</groupName>
			<baseAddress>0x41006000</baseAddress>
			<addressBlock>
				<offset>0x0</offset>
				<size>0x400</size>
				<usage>registers</usage>
			</addressBlock>
			<interrupt>
				<name>ADC</name>
				<description>ADC interrupt</description>
				<value>12</value>
			</interrupt>
			<registers>
				<register>
					<name>VERSION_ID</name>
					<displayName>VERSION_ID</displayName>
					<description>VERSION_ID register</description>
					<addressOffset>0x00</addressOffset>
					<size>0x20</size>
					<access>read-only</access>
					<resetValue>0x00000020</resetValue>
					<fields>
						<field>
							<name>VERSION_ID</name>
							<description>version of the embedded IP.</description>
							<bitOffset>0</bitOffset>
							<bitWidth>8</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>CONF</name>
					<displayName>CONF</displayName>
					<description>ADC configuration register</description>
					<addressOffset>0x04</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00020002</resetValue>
					<fields>
								
						<field>
							<name>SAMPLE_RATE_MSB</name>
							<description>sample rate most significant bit</description>
							<bitOffset>21</bitOffset>
							<bitWidth>3</bitWidth>
						</field>
						<field>
							<name>ADC_CONT_1V2</name>
							<description>select the input sampling method</description>
							<bitOffset>19</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>BIT_INVERT_DIFF</name>
							<description>invert bit to bit the ADC data output when a differential</description>
							<bitOffset>18</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>BIT_INVERT_SN</name>
							<description>invert bit to bit the ADC data output when a single</description>
							<bitOffset>17</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>OVR_DS_CFG</name>
							<description>Down Sampler overrun configuration</description>
							<bitOffset>15</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>DMA_DS_ENA</name>
							<description>enable DMA mode for Down Sampler data path</description>
							<bitOffset>13</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>SAMPLE_RATE</name>
							<description>conversion rate of ADC</description>
							<bitOffset>11</bitOffset>
							<bitWidth>2</bitWidth>
						</field>
						<field>
							<name>SMPS_SYNCHRO_ENA</name>
							<description>synchronize the ADC start conversion with a pulse generated</description>
							<bitOffset>6</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>SEQ_LEN</name>
							<description>number of conversions in a regular sequence</description>
							<bitOffset>2</bitOffset>
							<bitWidth>4</bitWidth>
						</field>
						<field>
							<name>SEQUENCE</name>
							<description>enable the sequence mode (active by default)</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>CONT</name>
							<description>regular sequence runs continuously when ADC mode is enabled</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>CTRL</name>
					<displayName>CTRL</displayName>
					<description>ADC control register</description>
					<addressOffset>0x08</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<fields>
						<field>
							<name>ADC_LDO_ENA</name>
							<description>enable the LDO associated to the ADC block</description>
							<bitOffset>5</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>STOP_OP_MOD</name>
							<description> stop the on-going OP_MODE (ADC mode, Analog audio mode, Full</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>START_CON</name>
							<description> generate a start pulse to initiate an ADC conversion</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>ADC_ON_OFF</name>
							<description />
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SWITCH</name>
					<displayName>SWITCH</displayName>
					<description>ADC switch control for Input Selection</description>
					<addressOffset>0x14</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<fields>
						<field>
							<name>SE_VIN_7</name>
							<description>input voltage for VINP[3]</description>
							<bitOffset>14</bitOffset>
							<bitWidth>2</bitWidth>
						</field>
						<field>
							<name>SE_VIN_6</name>
							<description>input voltage for VINP[2]</description>
							<bitOffset>12</bitOffset>
							<bitWidth>2</bitWidth>
						</field>
						<field>
							<name>SE_VIN_5</name>
							<description>input voltage for VINP[1]</description>
							<bitOffset>10</bitOffset>
							<bitWidth>2</bitWidth>
						</field>
						<field>
							<name>SE_VIN_4</name>
							<description>input voltage for VINP[0]</description>
							<bitOffset>8</bitOffset>
							<bitWidth>2</bitWidth>
						</field>
						<field>
							<name>SE_VIN_3</name>
							<description>input voltage for VINM[3] / VINP[3]-VINM[3]</description>
							<bitOffset>6</bitOffset>
							<bitWidth>2</bitWidth>
						</field>
						<field>
							<name>SE_VIN_2</name>
							<description>input voltage for VINM[2] / VINP[2]-VINM[2]</description>
							<bitOffset>4</bitOffset>
							<bitWidth>2</bitWidth>
						</field>
						<field>
							<name>SE_VIN_1</name>
							<description>input voltage for VINM[1] / VINP[1]-VINM[1]</description>
							<bitOffset>2</bitOffset>
							<bitWidth>2</bitWidth>
						</field>
						<field>
							<name>SE_VIN_0</name>
							<description>input voltage for VINM[0] / VINP[0]-VINM[0]</description>
							<bitOffset>0</bitOffset>
							<bitWidth>2</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>DS_CONF</name>
					<displayName>DS_CONF</displayName>
					<description>Downsampler configuration register</description>
					<addressOffset>0x1C</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<fields>
						<field>
							<name>DS_WIDTH</name>
							<description>program the Down Sampler width of data output (DSDTATA)</description>
							<bitOffset>3</bitOffset>
							<bitWidth>3</bitWidth>
						</field>
						<field>
							<name>DS_RATIO</name>
							<description>program the Down Sampler ratio (N factor)</description>
							<bitOffset>0</bitOffset>
							<bitWidth>3</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SEQ_1</name>
					<displayName>SEQ_1</displayName>
					<description>ADC regular sequence configuration register 1</description>
					<addressOffset>0x20</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<fields>
						<field>
							<name>SEQ7</name>
							<description>channel number code for 8th conversion of the sequence.</description>
							<bitOffset>28</bitOffset>
							<bitWidth>4</bitWidth>
						</field>
						<field>
							<name>SEQ6</name>
							<description>channel number code for 7th conversion of the sequence.</description>
							<bitOffset>24</bitOffset>
							<bitWidth>4</bitWidth>
						</field>
						<field>
							<name>SEQ5</name>
							<description>channel number code for 6th conversion of the sequence.</description>
							<bitOffset>20</bitOffset>
							<bitWidth>4</bitWidth>
						</field>
						<field>
							<name>SEQ4</name>
							<description>channel number code for 5th conversion of the sequence.</description>
							<bitOffset>16</bitOffset>
							<bitWidth>4</bitWidth>
						</field>
						<field>
							<name>SEQ3</name>
							<description>channel number code for 4th conversion of the sequence.</description>
							<bitOffset>12</bitOffset>
							<bitWidth>4</bitWidth>
						</field>
						<field>
							<name>SEQ2</name>
							<description>channel number code for 3rd conversion of the sequence.</description>
							<bitOffset>8</bitOffset>
							<bitWidth>4</bitWidth>
						</field>
						<field>
							<name>SEQ1</name>
							<description>channel number code for second conversion of the sequence.</description>
							<bitOffset>4</bitOffset>
							<bitWidth>4</bitWidth>
						</field>
						<field>
							<name>SEQ0</name>
							<description>channel number code for first conversion of the sequence</description>
							<bitOffset>0</bitOffset>
							<bitWidth>4</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SEQ_2</name>
					<displayName>SEQ_2</displayName>
					<description>ADC regular sequence configuration register 2</description>
					<addressOffset>0x24</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<fields>
						<field>
							<name>SEQ15</name>
							<description>channel number code for 16th conversion of the sequence.</description>
							<bitOffset>28</bitOffset>
							<bitWidth>4</bitWidth>
						</field>
						<field>
							<name>SEQ14</name>
							<description>channel number code for 15th conversion of the sequence.</description>
							<bitOffset>24</bitOffset>
							<bitWidth>4</bitWidth>
						</field>
						<field>
							<name>SEQ13</name>
							<description>channel number code for 14th conversion of the sequence.</description>
							<bitOffset>20</bitOffset>
							<bitWidth>4</bitWidth>
						</field>
						<field>
							<name>SEQ12</name>
							<description>channel number code for 13th conversion of the sequence.</description>
							<bitOffset>16</bitOffset>
							<bitWidth>4</bitWidth>
						</field>
						<field>
							<name>SEQ11</name>
							<description>channel number code for 12th conversion of the sequence.</description>
							<bitOffset>12</bitOffset>
							<bitWidth>4</bitWidth>
						</field>
						<field>
							<name>SEQ10</name>
							<description>channel number code for 11th conversion of the sequence.</description>
							<bitOffset>8</bitOffset>
							<bitWidth>4</bitWidth>
						</field>
						<field>
							<name>SEQ9</name>
							<description>channel number code for 10th conversion of the sequence.</description>
							<bitOffset>4</bitOffset>
							<bitWidth>4</bitWidth>
						</field>
						<field>
							<name>SEQ8</name>
							<description>channel number code for 9th conversion of the sequence</description>
							<bitOffset>0</bitOffset>
							<bitWidth>4</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>COMP_1</name>
					<displayName>COMP_1</displayName>
					<description>ADC Gain and offset correction values register 1</description>
					<addressOffset>0x28</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000555</resetValue>
					<fields>
						<field>
							<name>OFFSET1</name>
							<description>first calibration point: signed offset	compensation[6:0]</description>
							<bitOffset>12</bitOffset>
							<bitWidth>7</bitWidth>
						</field>
						<field>
							<name>GAIN1</name>
							<description>first calibration point: gain AUXADC_GAIN_1V2[11:0]</description>
							<bitOffset>0</bitOffset>
							<bitWidth>12</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>COMP_2</name>
					<displayName>COMP_2</displayName>
					<description>ADC Gain and offset correction values register 2
					</description>
					<addressOffset>0x2C</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000555</resetValue>
					<fields>
						<field>
							<name>OFFSET2</name>
							<description>second calibration point: signed offset compensation[6:0]</description>
							<bitOffset>12</bitOffset>
							<bitWidth>7</bitWidth>
						</field>
						<field>
							<name>GAIN2</name>
							<description>second calibration point: gain AUXADC_GAIN_1V2[11:0]</description>
							<bitOffset>0</bitOffset>
							<bitWidth>12</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>COMP_3</name>
					<displayName>COMP_3</displayName>
					<description>ADC Gain and offset correction values register 3
					</description>
					<addressOffset>0x30</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000555</resetValue>
					<fields>
						<field>
							<name>OFFSET3</name>
							<description>third calibration point: signed offset compensation[6:0]</description>
							<bitOffset>12</bitOffset>
							<bitWidth>7</bitWidth>
						</field>
						<field>
							<name>GAIN3</name>
							<description>third calibration point: gain AUXADC_GAIN_1V2[11:0]</description>
							<bitOffset>0</bitOffset>
							<bitWidth>12</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>COMP_4</name>
					<displayName>COMP_4</displayName>
					<description>ADC Gain and offset correction values register 4
					</description>
					<addressOffset>0x34</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000555</resetValue>
					<fields>
						<field>
							<name>OFFSET4</name>
							<description>fourth calibration point: signed offset compensation[6:0]</description>
							<bitOffset>12</bitOffset>
							<bitWidth>7</bitWidth>
						</field>
						<field>
							<name>GAIN4</name>
							<description>fourth calibration point: gain AUXADC_GAIN_1V2[11:0]</description>
							<bitOffset>0</bitOffset>
							<bitWidth>12</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>COMP_SEL</name>
					<displayName>COMP_SEL</displayName>
					<description>ADC Gain and Offset selection values register</description>
					<addressOffset>0x38</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<fields>
						<field>
							<name>GAIN_OFFSET8</name>
							<description>gain / offset used in ADC differential mode with Vinput range = 3.6V</description>
							<bitOffset>16</bitOffset>
							<bitWidth>2</bitWidth>
						</field>
						<field>
							<name>GAIN_OFFSET7</name>
							<description>gain / offset used in ADC single positive mode with Vinput range = 3.6V</description>
							<bitOffset>14</bitOffset>
							<bitWidth>2</bitWidth>
						</field>
						<field>
							<name>GAIN_OFFSET6</name>
							<description>gain / offset used in ADC single negative mode with Vinput range = 3.6V</description>
							<bitOffset>12</bitOffset>
							<bitWidth>2</bitWidth>
						</field>
						<field>
							<name>GAIN_OFFSET5</name>
							<description>gain / offset used in ADC differential mode with Vinput range = 2.4V</description>
							<bitOffset>10</bitOffset>
							<bitWidth>2</bitWidth>
						</field>
						<field>
							<name>GAIN_OFFSET4</name>
							<description>gain / offset used in ADC single positive mode with Vinput range = 2.4V</description>
							<bitOffset>8</bitOffset>
							<bitWidth>2</bitWidth>
						</field>
						<field>
							<name>GAIN_OFFSET3</name>
							<description>gain / offset used in ADC single negative mode with Vinput range = 2.4V</description>
							<bitOffset>6</bitOffset>
							<bitWidth>2</bitWidth>
						</field>
						<field>
							<name>GAIN_OFFSET2</name>
							<description>gain / offset used in ADC differential mode with Vinput range = 1.2V</description>
							<bitOffset>4</bitOffset>
							<bitWidth>2</bitWidth>
						</field>
						<field>
							<name>GAIN_OFFSET1</name>
							<description>gain / offset used in ADC single positive mode with Vinput range = 1.2V</description>
							<bitOffset>2</bitOffset>
							<bitWidth>2</bitWidth>
						</field>
						<field>
							<name>GAIN_OFFSET0</name>
							<description>gain / offset used in ADC single negative mode with Vinput range = 1.2V</description>
							<bitOffset>0</bitOffset>
							<bitWidth>2</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>WD_TH</name>
					<displayName>WD_TH</displayName>
					<description>High/low limits for event monitoring a channel register</description>
					<addressOffset>0x3C</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x0FFF0000</resetValue>
					<fields>
						<field>
							<name>WD_HT</name>
							<description>analog watchdog high level threshold.</description>
							<bitOffset>16</bitOffset>
							<bitWidth>12</bitWidth>
						</field>
						<field>
							<name>WD_LT</name>
							<description>analog watchdog low level threshold.</description>
							<bitOffset>0</bitOffset>
							<bitWidth>12</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>WD_CONF</name>
					<displayName>WD_CONF</displayName>
					<description>Channel selection for event monitoring register</description>
					<addressOffset>0x40</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<fields>
						<field>
							<name>AWD_CHX</name>
							<description>analog watchdog channel selection to define which input channel(s) need to be guarded by the watchdog.</description>
							<bitOffset>0</bitOffset>
							<bitWidth>16</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>DS_DATAOUT</name>
					<displayName>DS_DATAOUT</displayName>
					<description>Downsampler Data output register</description>
					<addressOffset>0x44</addressOffset>
					<size>0x20</size>
					<access>read-only</access>
					<resetValue>0x00000000</resetValue>
					<fields>
						<field>
							<name>DS_DATA</name>
							<description>contain the converted data at the output of the Down Sampler</description>
							<bitOffset>0</bitOffset>
							<bitWidth>16</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>IRQ_STATUS</name>
					<displayName>IRQ_STATUS</displayName>
					<description>Interrupt Status register</description>
					<addressOffset>0x4C</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<fields>
						<field>
							<name>OVR_DS_IRQ</name>
							<description>set to indicate a Down Sampler overrun (at least one data is lost)</description>
							<bitOffset>5</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>AWD_IRQ</name>
							<description>set when an analog watchdog event occurs</description>
							<bitOffset>4</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>EOS_IRQ</name>
							<description>set when a sequence of conversion is completed</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>EODS_IRQ</name>
							<description>set when the Down Sampler conversion is completed.</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>EOC_IRQ</name>
							<description>(Used in test mode only): set when the ADC conversion is completed.</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>IRQ_ENABLE</name>
					<displayName>IRQ_ENABLE</displayName>
					<description>Enable/disable Interrupts</description>
					<addressOffset>0x50</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<fields>
						<field>
							<name>OVR_DS_IRQ_ENA</name>
							<description>Down Sampler overrun interrupt enable</description>
							<bitOffset>5</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>AWD_IRQ_ENA</name>
							<description>analog watchdog interrupt enable</description>
							<bitOffset>4</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>EOS_IRQ_ENA</name>
							<description>End of regular sequence interrupt enable</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>EODS_IRQ_ENA</name>
							<description>End of conversion interrupt enable for the Down Sampler output</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>EOC_IRQ_ENA</name>
							<description>(Used in test mode only): End of ADC conversion interrupt enable</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>TIMER_CONF</name>
					<displayName>TIMER_CONF</displayName>
					<description>Time to add after an LDO Enable or ADC Enable to let the HW to be stable before using it</description>
					<addressOffset>0x54</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000028</resetValue>
					<fields>
						<field>
							<name>ADC_LDO_DELAY</name>
							<description>define the duration of a waiting time to be inserted between the ADC_LDO enable and the ADC ON to let time to the LDO to stabilize before starting a conversion.</description>
							<bitOffset>0</bitOffset>
							<bitWidth>8</bitWidth>
						</field>
					</fields>
				</register>
			</registers>
		</peripheral>
		<peripheral>
			<name>BLUE</name>
			<description>BLUE</description>
			<groupName>BLUE</groupName>
			<baseAddress>0x60000000</baseAddress>
			<size>128</size>
			<access>read-write</access>
			<addressBlock>
				<offset>0</offset>
				<size>0x1000</size>
				<usage>registers</usage>
			</addressBlock>

			<interrupt>
				<name>BLE_TX_RX_IRQn</name>
				<description>BLE Tx/Rx interrupt</description>
				<value>18</value>
			</interrupt>

			<interrupt>
				<name>BLE_AES_IRQn</name>
				<description>BLE AEs interrupt</description>
				<value>19</value>
			</interrupt>

			<interrupt>
				<name>BLE_DBG_IRQn</name>
				<description>BLE Debug interrupt</description>
				<value>20</value>
			</interrupt>


			<interrupt>
				<name>MR_BLE_IRQn</name>
				<description>RRM and Radio FSM interrupt</description>
				<value>22</value>
			</interrupt>

			<interrupt>
				<name>CPU_WKUP_IRQn</name>
				<description>CPU Wakeup interrupt</description>
				<value>23</value>
			</interrupt>
			<interrupt>
				<name>BLE_WKUP_IRQn</name>
				<description>BLE Wakeup interrupt</description>
				<value>24</value>
			</interrupt>
			<registers>
				<register>
					<name>CONTROLLERVERNUMREG</name>
					<displayName>CONTROLLERVERNUM</displayName>
					<description>Controller Version Number register</description>
					<addressOffset>0x00000000</addressOffset>
					<size>32</size>
					<access>read-only</access>
					<resetValue>0x00010100</resetValue>
					<fields>

						<field>
							<name>SUBVERNUM</name>
							<description>SUBVERNUM</description>
							<bitOffset>0</bitOffset>
							<bitWidth>8</bitWidth>
						</field>
						<field>
							<name>VERNUM</name>
							<description>VERNUM</description>
							<bitOffset>8</bitOffset>
							<bitWidth>8</bitWidth>
						</field>
						<field>
							<name>TYP</name>
							<description>TYP</description>
							<bitOffset>16</bitOffset>
							<bitWidth>8</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>INTERRUPT1REG</name>
					<displayName>INTERRUPT1REG</displayName>
					<description>Interrupt1 register</description>
					<addressOffset>0x00000004</addressOffset>
					<size>32</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<fields>

						<field>
							<name>ADDPOINTERROR</name>
							<description>ADDPOINTERROR</description>
							<bitOffset>4</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>RXOVERFLOWERROR</name>
							<description>RXOVERFLOWERROR</description>
							<bitOffset>5</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>SEQDONE</name>
							<description>SEQDONE</description>
							<bitOffset>7</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>TXERROR_0</name>
							<description>TXERROR_0</description>
							<bitOffset>8</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>TXERROR_1</name>
							<description>TXERROR_1</description>
							<bitOffset>9</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>TXERROR_2</name>
							<description>TXERROR_2</description>
							<bitOffset>10</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>TXERROR_3</name>
							<description>TXERROR_3</description>
							<bitOffset>11</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>TXERROR_4</name>
							<description>TXERROR_4</description>
							<bitOffset>12</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>ENCERROR</name>
							<description>ENCERROR</description>
							<bitOffset>13</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>ALLTABLEREADYERROR</name>
							<description>ALLTABLEREADYERROR</description>
							<bitOffset>14</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>TXDATAREADYERROR</name>
							<description>TXDATAREADYERROR</description>
							<bitOffset>15</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>NOACTIVELERROR</name>
							<description>NOACTIVELERROR</description>
							<bitOffset>16</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>INITDELAYERROR</name>
							<description>INITDELAYERROR</description>
							<bitOffset>17</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>RCVLENGTHERROR</name>
							<description>RCVLENGTHERROR</description>
							<bitOffset>18</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>SEMATIMEOUTERROR</name>
							<description>SEMATIMEOUTERROR</description>
							<bitOffset>19</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>SEMAWASPREEMPT</name>
							<description>SEMAWASPREEMPT</description>
							<bitOffset>20</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>TXRXSKIP</name>
							<description>TXRXSKIP</description>
							<bitOffset>21</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>ACTIVE2ERROR</name>
							<description>ACTIVE2ERROR</description>
							<bitOffset>22</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>CONFIGERROR</name>
							<description>CONFIGERROR</description>
							<bitOffset>23</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>TXOK</name>
							<description>TXOK</description>
							<bitOffset>24</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>DONE</name>
							<description>DONE</description>
							<bitOffset>25</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>RCVTIMEOUT</name>
							<description>RCVTIMEOUT</description>
							<bitOffset>26</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>RCVNOMD</name>
							<description>RCVNOMD</description>
							<bitOffset>27</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>RCVCMD</name>
							<description>RCVCMD</description>
							<bitOffset>28</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>TIMECAPTURETRIG</name>
							<description>TIMECAPTURETRIG</description>
							<bitOffset>29</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>RCVCRCERR</name>
							<description>RCVCRCERR</description>
							<bitOffset>30</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>RCVOK</name>
							<description>RCVOK</description>
							<bitOffset>31</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>INTERRUPT2REG</name>
					<displayName>INTERRUPT2REG</displayName>
					<description>Interrupt2 register</description>
					<addressOffset>0x00000008</addressOffset>
					<size>32</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<fields>

						<field>
							<name>AESMANENCINT</name>
							<description>AESMANENCINT</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>AESLEPRIVINT</name>
							<description>AESLEPRIVINT</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>TIMEOUTDESTREG</name>
					<displayName>TIMEOUTDEST</displayName>
					<description>TimeoutDest register</description>
					<addressOffset>0x0000000C</addressOffset>
					<size>32</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<fields>

						<field>
							<name>DESTINATION</name>
							<description>DESTINATION</description>
							<bitOffset>0</bitOffset>
							<bitWidth>2</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>TIMEOUTREG</name>
					<displayName>TIMEOUTREG</displayName>
					<description>Timeout register</description>
					<addressOffset>0x00000010</addressOffset>
					<size>32</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<fields>

						<field>
							<name>TIMEOUT</name>
							<description>TIMEOUT</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>TIMERCAPTUREREG</name>
					<displayName>TIMERCAPTUREREG</displayName>
					<description>TimerCapture register</description>
					<addressOffset>0x00000014</addressOffset>
					<size>32</size>
					<access>read-only</access>
					<resetValue>0x00000000</resetValue>
					<fields>

						<field>
							<name>TIMERCAPTURE</name>
							<description>TIMERCAPTURE</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>CMDREG</name>
					<displayName>CMDREG</displayName>
					<description>Cmd register</description>
					<addressOffset>0x00000018</addressOffset>
					<size>32</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<fields>

						<field>
							<name>TXRXSKIP</name>
							<description>TXRXSKIP</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>LOCKAHBWRITEBACKEN</name>
							<description>LOCKAHBWRITEBACKEN</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>LOCKAHBFIRSTINITEN</name>
							<description>LOCKAHBFIRSTINITEN</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>CLEARSEMAREQ</name>
							<description>CLEARSEMAREQ</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>STATUSREG</name>
					<displayName>STATUSREG</displayName>
					<description>Status register</description>
					<addressOffset>0x0000001C</addressOffset>
					<size>32</size>
					<access>read-only</access>
					<resetValue>0x00000000</resetValue>
					<fields>

						<field>
							<name>AESONFLYBUSY</name>
							<description>AESONFLYBUSY</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>ADDPOINTERROR</name>
							<description>ADDPOINTERROR</description>
							<bitOffset>4</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>RXOVERFLOWERROR</name>
							<description>RXOVERFLOWERROR</description>
							<bitOffset>5</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>PREVTRANSMIT</name>
							<description>PREVTRANSMIT</description>
							<bitOffset>6</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>SEQDONE</name>
							<description>SEQDONE</description>
							<bitOffset>7</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>TXERROR_0</name>
							<description>TXERROR_0</description>
							<bitOffset>8</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>TXERROR_1</name>
							<description>TXERROR_1</description>
							<bitOffset>9</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>TXERROR_2</name>
							<description>TXERROR_2</description>
							<bitOffset>10</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>TXERROR_3</name>
							<description>TXERROR_3</description>
							<bitOffset>11</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>TXERROR_4</name>
							<description>TXERROR_4</description>
							<bitOffset>12</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>ENCERROR</name>
							<description>ENCERROR</description>
							<bitOffset>13</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>ALLTABLEREADYERROR</name>
							<description>ALLTABLEREADYERROR</description>
							<bitOffset>14</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>TXDATAREADYERROR</name>
							<description>TXDATAREADYERROR</description>
							<bitOffset>15</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>NOACTIVELERROR</name>
							<description>NOACTIVELERROR</description>
							<bitOffset>16</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>INITDELAYERROR</name>
							<description>INITDELAYERROR</description>
							<bitOffset>17</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>RCVLENGTHERROR</name>
							<description>RCVLENGTHERROR</description>
							<bitOffset>18</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>SEMATIMEOUTERROR</name>
							<description>SEMATIMEOUTERROR</description>
							<bitOffset>19</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>SEMAWASPREEMPT</name>
							<description>SEMAWASPREEMPT</description>
							<bitOffset>20</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>TXRXSKIP</name>
							<description>TXRXSKIP</description>
							<bitOffset>21</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>ACTIVE2ERROR</name>
							<description>ACTIVE2ERROR</description>
							<bitOffset>22</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>CONFIGERROR</name>
							<description>CONFIGERROR</description>
							<bitOffset>23</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>TXOK</name>
							<description>TXOK</description>
							<bitOffset>24</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>DONE</name>
							<description>DONE</description>
							<bitOffset>25</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>RCVTIMEOUT</name>
							<description>RCVTIMEOUT</description>
							<bitOffset>26</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>RCVNOMD</name>
							<description>RCVNOMD</description>
							<bitOffset>27</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>RCVCMD</name>
							<description>RCVCMD</description>
							<bitOffset>28</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>TIMECAPTURETRIG</name>
							<description>TIMECAPTURETRIG</description>
							<bitOffset>29</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>RCVCRCERR</name>
							<description>RCVCRCERR</description>
							<bitOffset>30</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>RCVOK</name>
							<description>RCVOK</description>
							<bitOffset>31</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>INTERRUPT1ENABLEREG</name>
					<displayName>INTERRUPT1ENABLEREG</displayName>
					<description>Interrupt1Enable register</description>
					<addressOffset>0x00000020</addressOffset>
					<size>32</size>
					<access>read-only</access>
					<resetValue>0x00000000</resetValue>
					<fields>

						<field>
							<name>ADDPOINTERROR</name>
							<description>ADDPOINTERROR</description>
							<bitOffset>4</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>RXOVERFLOWERROR</name>
							<description>RXOVERFLOWERROR</description>
							<bitOffset>5</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>SEQDONE</name>
							<description>SEQDONE</description>
							<bitOffset>7</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>TXERROR_0</name>
							<description>TXERROR_0</description>
							<bitOffset>8</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>TXERROR_1</name>
							<description>TXERROR_1</description>
							<bitOffset>9</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>TXERROR_2</name>
							<description>TXERROR_2</description>
							<bitOffset>10</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>TXERROR_3</name>
							<description>TXERROR_3</description>
							<bitOffset>11</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>TXERROR_4</name>
							<description>TXERROR_4</description>
							<bitOffset>12</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>ENCERROR</name>
							<description>ENCERROR</description>
							<bitOffset>13</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>ALLTABLEREADYERROR</name>
							<description>ALLTABLEREADYERROR</description>
							<bitOffset>14</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>TXDATAREADYERROR</name>
							<description>TXDATAREADYERROR</description>
							<bitOffset>15</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>NOACTIVELERROR</name>
							<description>NOACTIVELERROR</description>
							<bitOffset>16</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>INITDELAYERROR</name>
							<description>INITDELAYERROR</description>
							<bitOffset>17</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>RCVLENGTHERROR</name>
							<description>RCVLENGTHERROR</description>
							<bitOffset>18</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>SEMATIMEOUTERROR</name>
							<description>SEMATIMEOUTERROR</description>
							<bitOffset>19</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>SEMAWASPREEMPT</name>
							<description>SEMAWASPREEMPT</description>
							<bitOffset>20</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>TXRXSKIP</name>
							<description>TXRXSKIP</description>
							<bitOffset>21</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>ACTIVE2ERROR</name>
							<description>ACTIVE2ERROR</description>
							<bitOffset>22</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>CONFIGERROR</name>
							<description>CONFIGERROR</description>
							<bitOffset>23</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>TXOK</name>
							<description>TXOK</description>
							<bitOffset>24</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>DONE</name>
							<description>DONE</description>
							<bitOffset>25</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>RCVTIMEOUT</name>
							<description>RCVTIMEOUT</description>
							<bitOffset>26</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>RCVNOMD</name>
							<description>RCVNOMD</description>
							<bitOffset>27</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>RCVCMD</name>
							<description>RCVCMD</description>
							<bitOffset>28</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>TIMECAPTURETRIG</name>
							<description>TIMECAPTURETRIG</description>
							<bitOffset>29</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>RCVCRCERR</name>
							<description>RCVCRCERR</description>
							<bitOffset>30</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>RCVOK</name>
							<description>RCVOK</description>
							<bitOffset>31</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>INTERRUPT1LATENCYREG</name>
					<displayName>INTERRUPT1LATENCY</displayName>
					<description>Interrupt1Latency register</description>
					<addressOffset>0x00000024</addressOffset>
					<size>32</size>
					<access>read-only</access>
					<resetValue>0x00000000</resetValue>
					<fields>

						<field>
							<name>INTERRUPT1LATENCY</name>
							<description>INTERRUPT1LATENCY</description>
							<bitOffset>0</bitOffset>
							<bitWidth>8</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>MANAESKEY0REG</name>
					<displayName>MANAESKEY0REG</displayName>
					<description>ManAesKey0 register</description>
					<addressOffset>0x00000028</addressOffset>
					<size>32</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<fields>
						<field>
							<name>MANAESKEY_31_0</name>
							<description>MANAESKEY_31_0</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>MANAESKEY1REG</name>
					<displayName>MANAESKEY1REG</displayName>
					<description>ManAesKey1 register</description>
					<addressOffset>0x0000002C</addressOffset>
					<size>32</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<fields>

						<field>
							<name>MANAESKEY_63_32</name>
							<description>MANAESKEY_63_32</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>MANAESKEY2REG</name>
					<displayName>MANAESKEY2REG</displayName>
					<description>ManAesKey2 register</description>
					<addressOffset>0x00000030</addressOffset>
					<size>32</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<fields>

						<field>
							<name>MANAESKEY_95_64</name>
							<description>MANAESKEY_95_64</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>MANAESKEY3REG</name>
					<displayName>MANAESKEY3REG</displayName>
					<description>ManAesKey3 register</description>
					<addressOffset>0x00000034</addressOffset>
					<size>32</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<fields>

						<field>
							<name>MANAESKEY_127_96</name>
							<description>MANAESKEY_127_96</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>MANAESCLEARTEXT0REG</name>
					<displayName>MANAESCLEARTEXT0REG</displayName>
					<description>ManAesClearText0 register</description>
					<addressOffset>0x00000038</addressOffset>
					<size>32</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<fields>

						<field>
							<name>AES_CLEAR_31_0</name>
							<description>AES_CLEAR_31_0</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>MANAESCLEARTEXT1REG</name>
					<displayName>MANAESCLEARTEXT1REG</displayName>
					<description>ManAesClearText1 register</description>
					<addressOffset>0x0000003C</addressOffset>
					<size>32</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<fields>

						<field>
							<name>AES_CLEAR_63_32</name>
							<description>AES_CLEAR_63_32</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>MANAESCLEARTEXT2REG</name>
					<displayName>MANAESCLEARTEXT2REG</displayName>
					<description>ManAesClearText2 register</description>
					<addressOffset>0x00000040</addressOffset>
					<size>32</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<fields>

						<field>
							<name>AES_CLEAR_95_64</name>
							<description>AES_CLEAR_95_64</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>MANAESCLEARTEXT3REG</name>
					<displayName>MANAESCLEARTEXT3REG</displayName>
					<description>ManAesClearText3 register</description>
					<addressOffset>0x00000044</addressOffset>
					<size>32</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<fields>

						<field>
							<name>AES_CLEAR_127_96</name>
							<description>AES_CLEAR_127_96</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>MANAESCIPHERTEXT0REG</name>
					<displayName>MANAESCIPHERTEXT0REG</displayName>
					<description>ManAESCipherText0 register</description>
					<addressOffset>0x00000048</addressOffset>
					<size>32</size>
					<access>read-only</access>
					<resetValue>0x00000000</resetValue>
					<fields>
						<field>
							<name>AES_CIPHER_31_0</name>
							<description>AES_CIPHER_31_0</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>MANAESCIPHERTEXT1REG</name>
					<displayName>MANAESCIPHERTEXT1REG</displayName>
					<description>ManAESCipherText1 register</description>
					<addressOffset>0x0000004C</addressOffset>
					<size>32</size>
					<access>read-only</access>
					<resetValue>0x00000000</resetValue>
					<fields>
						<field>
							<name>AES_CIPHER_63_32</name>
							<description>AES_CIPHER_63_32</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>MANAESCIPHERTEXT2REG</name>
					<displayName>MANAESCIPHERTEXT2</displayName>
					<description>ManAESCipherText2 register</description>
					<addressOffset>0x00000050</addressOffset>
					<size>32</size>
					<access>read-only</access>
					<resetValue>0x00000000</resetValue>
					<fields>
						<field>
							<name>AES_CIPHER_95_64</name>
							<description>AES_CIPHER_95_64</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>MANAESCIPHERTEXT3REG</name>
					<displayName>MANAESCIPHERTEXT3REG</displayName>
					<description>ManAESCipherText3 register</description>
					<addressOffset>0x00000054</addressOffset>
					<size>32</size>
					<access>read-only</access>
					<resetValue>0x00000000</resetValue>
					<fields>
						<field>
							<name>AES_CIPHER_127_96</name>
							<description>AES_CIPHER_127_96</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>MANAESCMDREG</name>
					<displayName>MANAESCMDREG</displayName>
					<description>ManAESCmd register</description>
					<addressOffset>0x00000058</addressOffset>
					<size>32</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<fields>
						<field>
							<name>START</name>
							<description>START</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>INTENA</name>
							<description>INTENA</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>MANAESSTATREG</name>
					<displayName>MANAESSTATREG</displayName>
					<description>ManAESStat register</description>
					<addressOffset>0x0000005C</addressOffset>
					<size>32</size>
					<access>read-only</access>
					<resetValue>0x00000000</resetValue>
					<fields>

						<field>
							<name>BUSY</name>
							<description>BUSY</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>AESLEPRIVPOINTERREG</name>
					<displayName>AESLEPRIVPOINTERREG</displayName>
					<description>AesLePrivPointer register</description>
					<addressOffset>0x00000060</addressOffset>
					<size>32</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<fields>

						<field>
							<name>POINTER</name>
							<description>POINTER</description>
							<bitOffset>0</bitOffset>
							<bitWidth>24</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>AESLEPRIVHASHREG</name>
					<displayName>AESLEPRIVHASHREG</displayName>
					<description>AesLePrivHash register</description>
					<addressOffset>0x00000064</addressOffset>
					<size>32</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<fields>

						<field>
							<name>HASH</name>
							<description>HASH</description>
							<bitOffset>0</bitOffset>
							<bitWidth>24</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>AESLEPRIVPRANDREG</name>
					<displayName>AESLEPRIVPRANDREG</displayName>
					<description>AesLePrivPrand register</description>
					<addressOffset>0x00000068</addressOffset>
					<size>32</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<fields>

						<field>
							<name>PRAND</name>
							<description>PRAND</description>
							<bitOffset>0</bitOffset>
							<bitWidth>24</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>AESLEPRIVCMDREG</name>
					<displayName>AESLEPRIVCMDREG</displayName>
					<description>AesLePrivCmd register</description>
					<addressOffset>0x0000006C</addressOffset>
					<size>32</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<fields>

						<field>
							<name>START</name>
							<description>START</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>INTENA</name>
							<description>INTENA</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>NBKEYS</name>
							<description>NBKEYS</description>
							<bitOffset>2</bitOffset>
							<bitWidth>8</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>AESLEPRIVSTATREG</name>
					<displayName>AESLEPRIVSTATREG</displayName>
					<description>AesLePrivStat register</description>
					<addressOffset>0x00000070</addressOffset>
					<size>32</size>
					<access>read-only</access>
					<resetValue>0x00000000</resetValue>
					<fields>

						<field>
							<name>BUSY</name>
							<description>BUSY</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>KEYFND</name>
							<description>KEYFND</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>KEYFNDINDEX</name>
							<description>KEYFNDINDEX</description>
							<bitOffset>2</bitOffset>
							<bitWidth>8</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>DEBUGCMDREG</name>
					<displayName>DEBUGCMDREG</displayName>
					<description>DebugCmd register</description>
					<addressOffset>0x00000074</addressOffset>
					<size>32</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<fields>
						<field>
							<name>CLEARDEBUGINT</name>
							<description>CLEARDEBUGINT</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>SEQDEBUGMODE</name>
							<description>SEQDEBUGMODE</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>SEQDEBUGBUSSEL</name>
							<description>SEQDEBUGBUSSEL</description>
							<bitOffset>2</bitOffset>
							<bitWidth>4</bitWidth>
						</field>
						<field>
							<name>AESDEBUGMODE</name>
							<description>AESDEBUGMODE</description>
							<bitOffset>16</bitOffset>
							<bitWidth>4</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>DEBUGSTATUSREG</name>
					<displayName>DEBUGSTATUSREG</displayName>
					<description>DebugStatus register</description>
					<addressOffset>0x00000078</addressOffset>
					<size>32</size>
					<access>read-only</access>
					<resetValue>0x00000000</resetValue>
					<fields>

						<field>
							<name>SEQERROR_0</name>
							<description>SEQERROR_0</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>SEQERROR_1</name>
							<description>SEQERROR_1</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>SEQERROR_2</name>
							<description>SEQERROR_2</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>SEQERROR_3</name>
							<description>SEQERROR_3</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>SEQERROR_4</name>
							<description>SEQERROR_4</description>
							<bitOffset>4</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>SEQERROR_5</name>
							<description>SEQERROR_5</description>
							<bitOffset>5</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>AESDBG_0</name>
							<description>AESDBG_0</description>
							<bitOffset>16</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>AESDBG_1</name>
							<description>AESDBG_1</description>
							<bitOffset>17</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>AESDBG_2</name>
							<description>AESDBG_2</description>
							<bitOffset>18</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>AESDBG_3</name>
							<description>AESDBG_3</description>
							<bitOffset>19</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SPARE</name>
					<displayName>SPARE</displayName>
					<description>SpareReg register</description>
					<addressOffset>0x0000007C</addressOffset>
					<size>32</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<fields>
					</fields>
				</register>
			</registers>
		</peripheral>
		<peripheral>
			<name>CRC</name>
			<description>Cyclic redundancy check calculation unit</description>
			<groupName>CRC</groupName>
			<baseAddress>0x48200000</baseAddress>
			<addressBlock>
				<offset>0x0</offset>
				<size>0x400</size>
				<usage>registers</usage>
			</addressBlock>
			<registers>
				<register>
					<name>DR</name>
					<displayName>DR</displayName>
					<description>Data register</description>
					<addressOffset>0x0</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0xFFFFFFFF</resetValue>
					<fields>
						<field>
							<name>DR</name>
							<description>Data register bits</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>IDR</name>
					<displayName>IDR</displayName>
					<description>Independent data register</description>
					<addressOffset>0x4</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<fields>
						<field>
							<name>IDR</name>
							<description>General-purpose 32-bit data register bits</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>CR</name>
					<displayName>CR</displayName>
					<description>Control register</description>
					<addressOffset>0x8</addressOffset>
					<access>read-write</access>
					<size>0x20</size>
					<resetValue>0x00000000</resetValue>
					<fields>
						<field>
							<name>REV_OUT</name>
							<description>Reverse output data</description>
							<bitOffset>7</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-write</access>
						</field>
						<field>
							<name>REV_IN</name>
							<description>Reverse input data</description>
							<bitOffset>5</bitOffset>
							<bitWidth>2</bitWidth>
							<access>read-write</access>
						</field>
						<field>
							<name>POLYSIZE</name>
							<description>Polynomial size</description>
							<bitOffset>3</bitOffset>
							<bitWidth>2</bitWidth>
							<access>read-write</access>
						</field>
						<field>
							<name>RESET</name>
							<description>RESET bit</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
							<access>write-only</access>
						</field>
					</fields>
				</register>
				<register>
					<name>INIT</name>
					<displayName>INIT</displayName>
					<description>Initial CRC value</description>
					<addressOffset>0x10</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0xFFFFFFFF</resetValue>
					<fields>
						<field>
							<name>INIT</name>
							<description>Programmable initial CRC value</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>POL</name>
					<displayName>POL</displayName>
					<description>polynomial</description>
					<addressOffset>0x14</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x04C11DB7</resetValue>
					<fields>
						<field>
							<name>POL</name>
							<description>Programmable polynomial</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
			</registers>
		</peripheral>
		<peripheral>
			<name>DMA</name>
			<description>Direct memory access controller</description>
			<groupName>DMA</groupName>
			<baseAddress>0x48700000</baseAddress>
			<addressBlock>
				<offset>0x0</offset>
				<size>0x400</size>
				<usage>registers</usage>
			</addressBlock>
			<interrupt>
				<name>DMA</name>
				<description>DMA interrupt</description>
				<value>17</value>
			</interrupt>
			<registers>
				<register>
					<name>ISR</name>
					<displayName>ISR</displayName>
					<description>interrupt status register</description>
					<addressOffset>0x0</addressOffset>
					<size>0x20</size>
					<access>read-only</access>
					<resetValue>0x00000000</resetValue>
					<fields>
						<field>
							<name>TEIF8</name>
							<description>Channel 8 transfer error flag</description>
							<bitOffset>31</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>HTIF8</name>
							<description>Channel 8 half transfer flag</description>
							<bitOffset>30</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>TCIF8</name>
							<description>Channel 8 transfer complete flag</description>
							<bitOffset>29</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>GIF8</name>
							<description>Channel 8 global interrupt flag</description>
							<bitOffset>28</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>TEIF7</name>
							<description>Channel 7 transfer error flag</description>
							<bitOffset>27</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>HTIF7</name>
							<description>Channel 7 half transfer flag</description>
							<bitOffset>26</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>TCIF7</name>
							<description>Channel 7 transfer complete flag</description>
							<bitOffset>25</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>GIF7</name>
							<description>Channel 7 global interrupt flag</description>
							<bitOffset>24</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>TEIF6</name>
							<description>Channel 6 transfer error flag</description>
							<bitOffset>23</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>HTIF6</name>
							<description>Channel 6 half transfer flag</description>
							<bitOffset>22</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>TCIF6</name>
							<description>Channel 6 transfer complete flag</description>
							<bitOffset>21</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>GIF6</name>
							<description>Channel 6 global interrupt flag</description>
							<bitOffset>20</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>TEIF5</name>
							<description>Channel 5 transfer error flag</description>
							<bitOffset>19</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>HTIF5</name>
							<description>Channel 5 half transfer flag</description>
							<bitOffset>18</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>TCIF5</name>
							<description>Channel 5 transfer complete flag</description>
							<bitOffset>17</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>GIF5</name>
							<description>Channel 5 global interrupt flag</description>
							<bitOffset>16</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>TEIF4</name>
							<description>Channel 4 transfer error flag</description>
							<bitOffset>15</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>HTIF4</name>
							<description>Channel 4 half transfer flag</description>
							<bitOffset>14</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>TCIF4</name>
							<description>Channel 4 transfer complete flag</description>
							<bitOffset>13</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>GIF4</name>
							<description>Channel 4 global interrupt flag</description>
							<bitOffset>12</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>TEIF3</name>
							<description>Channel 3 transfer error flag</description>
							<bitOffset>11</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>HTIF3</name>
							<description>Channel 3 half transfer flag</description>
							<bitOffset>10</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>TCIF3</name>
							<description>Channel 3 transfer complete flag</description>
							<bitOffset>9</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>GIF3</name>
							<description>Channel 3 global interrupt flag</description>
							<bitOffset>8</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>TEIF2</name>
							<description>Channel 2 transfer error flag</description>
							<bitOffset>7</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>HTIF2</name>
							<description>Channel 2 half transfer flag</description>
							<bitOffset>6</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>TCIF2</name>
							<description>Channel 2 transfer complete flag</description>
							<bitOffset>5</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>GIF2</name>
							<description>Channel 2 global interrupt flag</description>
							<bitOffset>4</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>TEIF1</name>
							<description>Channel 1 transfer error flag</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>HTIF1</name>
							<description>Channel 1 half transfer flag</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>TCIF1</name>
							<description>Channel 1 transfer complete flag</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>GIF1</name>
							<description>Channel 1 global interrupt flag</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>IFCR</name>
					<displayName>IFCR</displayName>
					<description>interrupt flag clear register</description>
					<addressOffset>0x4</addressOffset>
					<size>0x20</size>
					<access>write-only</access>
					<resetValue>0x00000000</resetValue>
					<fields>
						<field>
							<name>CTEIF8</name>
							<description>Channel 8 transfer error clear</description>
							<bitOffset>31</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>CHTIF8</name>
							<description>Channel 8 half transfer clear</description>
							<bitOffset>30</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>CTCIF8</name>
							<description>Channel 8 transfer complete clear</description>
							<bitOffset>29</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>CGIF8</name>
							<description>Channel 8 global interrupt clear</description>
							<bitOffset>28</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>CTEIF7</name>
							<description>Channel 7 transfer error clear</description>
							<bitOffset>27</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>CHTIF7</name>
							<description>Channel 7 half transfer clear</description>
							<bitOffset>26</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>CTCIF7</name>
							<description>Channel 7 transfer complete clear</description>
							<bitOffset>25</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>CGIF7</name>
							<description>Channel 7 global interrupt clear</description>
							<bitOffset>24</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>CTEIF6</name>
							<description>Channel 6 transfer error clear</description>
							<bitOffset>23</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>CHTIF6</name>
							<description>Channel 6 half transfer clear</description>
							<bitOffset>22</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>CTCIF6</name>
							<description>Channel 6 transfer complete clear</description>
							<bitOffset>21</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>CGIF6</name>
							<description>Channel 6 global interrupt clear</description>
							<bitOffset>20</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>CTEIF5</name>
							<description>Channel 5 transfer error clear</description>
							<bitOffset>19</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>CHTIF5</name>
							<description>Channel 5 half transfer clear</description>
							<bitOffset>18</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>CTCIF5</name>
							<description>Channel 5 transfer complete clear</description>
							<bitOffset>17</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>CGIF5</name>
							<description>Channel 5 global interrupt clear</description>
							<bitOffset>16</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>CTEIF4</name>
							<description>Channel 4 transfer error clear</description>
							<bitOffset>15</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>CHTIF4</name>
							<description>Channel 4 half transfer clear</description>
							<bitOffset>14</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>CTCIF4</name>
							<description>Channel 4 transfer complete clear</description>
							<bitOffset>13</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>CGIF4</name>
							<description>Channel 4 global interrupt clear</description>
							<bitOffset>12</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>CTEIF3</name>
							<description>Channel 3 transfer error clear</description>
							<bitOffset>11</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>CHTIF3</name>
							<description>Channel 3 half transfer clear</description>
							<bitOffset>10</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>CTCIF3</name>
							<description>Channel 3 transfer complete clear</description>
							<bitOffset>9</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>CGIF3</name>
							<description>Channel 3 global interrupt clear</description>
							<bitOffset>8</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>CTEIF2</name>
							<description>Channel 2 transfer error clear</description>
							<bitOffset>7</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>CHTIF2</name>
							<description>Channel 2 half transfer clear</description>
							<bitOffset>6</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>CTCIF2</name>
							<description>Channel 2 transfer complete clear</description>
							<bitOffset>5</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>CGIF2</name>
							<description>Channel 2 global interrupt clear</description>
							<bitOffset>4</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>CTEIF1</name>
							<description>Channel 1 transfer error clear</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>CHTIF1</name>
							<description>Channel 1 half transfer clear</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>CTCIF1</name>
							<description>Channel 1 transfer complete clear</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>CGIF1</name>
							<description>Channel 1 global interrupt clear</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>CCR1</name>
					<displayName>CCR1</displayName>
					<description>channel 1 configuration register</description>
					<addressOffset>0x8</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<fields>
						<field>
							<name>MEM2MEM</name>
							<description>Memory to memory mode</description>
							<bitOffset>14</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>PL</name>
							<description>Channel priority level</description>
							<bitOffset>12</bitOffset>
							<bitWidth>2</bitWidth>
						</field>
						<field>
							<name>MSIZE</name>
							<description>Memory size</description>
							<bitOffset>10</bitOffset>
							<bitWidth>2</bitWidth>
						</field>
						<field>
							<name>PSIZE</name>
							<description>Peripheral size</description>
							<bitOffset>8</bitOffset>
							<bitWidth>2</bitWidth>
						</field>
						<field>
							<name>MINC</name>
							<description>Memory increment mode</description>
							<bitOffset>7</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>PINC</name>
							<description>Peripheral increment mode</description>
							<bitOffset>6</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>CIRC</name>
							<description>Circular mode</description>
							<bitOffset>5</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>DIR</name>
							<description>Data transfer direction</description>
							<bitOffset>4</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>TEIE</name>
							<description>Transfer error interrupt enable</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>HTIE</name>
							<description>Half transfer interrupt enable</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>TCIE</name>
							<description>Transfer complete interrupt enable</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>EN</name>
							<description>Channel enable</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>CNDTR1</name>
					<displayName>CNDTR1</displayName>
					<description>channel 1 number of data register</description>
					<addressOffset>0xC</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<fields>
						<field>
							<name>NDT</name>
							<description>Number of data to transfer</description>
							<bitOffset>0</bitOffset>
							<bitWidth>16</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>CPAR1</name>
					<displayName>CPAR1</displayName>
					<description>channel 1 peripheral address register</description>
					<addressOffset>0x10</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<fields>
						<field>
							<name>PA</name>
							<description>Peripheral address</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>CMAR1</name>
					<displayName>CMAR1</displayName>
					<description>channel x memory address register</description>
					<addressOffset>0x14</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<fields>
						<field>
							<name>MA</name>
							<description>Memory address</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>CCR2</name>
					<displayName>CCR2</displayName>
					<description>channel 2 configuration register</description>
					<addressOffset>0x1C</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<fields>
						<field>
							<name>MEM2MEM</name>
							<description>Memory to memory mode</description>
							<bitOffset>14</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>PL</name>
							<description>Channel priority level</description>
							<bitOffset>12</bitOffset>
							<bitWidth>2</bitWidth>
						</field>
						<field>
							<name>MSIZE</name>
							<description>Memory size</description>
							<bitOffset>10</bitOffset>
							<bitWidth>2</bitWidth>
						</field>
						<field>
							<name>PSIZE</name>
							<description>Peripheral size</description>
							<bitOffset>8</bitOffset>
							<bitWidth>2</bitWidth>
						</field>
						<field>
							<name>MINC</name>
							<description>Memory increment mode</description>
							<bitOffset>7</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>PINC</name>
							<description>Peripheral increment mode</description>
							<bitOffset>6</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>CIRC</name>
							<description>Circular mode</description>
							<bitOffset>5</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>DIR</name>
							<description>Data transfer direction</description>
							<bitOffset>4</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>TEIE</name>
							<description>Transfer error interrupt enable</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>HTIE</name>
							<description>Half transfer interrupt enable</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>TCIE</name>
							<description>Transfer complete interrupt enable</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>EN</name>
							<description>Channel enable</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>CNDTR2</name>
					<displayName>CNDTR</displayName>
					<description>channel 2 number of data register</description>
					<addressOffset>0x20</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<fields>
						<field>
							<name>NDT</name>
							<description>Number of data to transfer</description>
							<bitOffset>0</bitOffset>
							<bitWidth>16</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>CPAR2</name>
					<displayName>CPAR2</displayName>
					<description>channel 2 peripheral address register</description>
					<addressOffset>0x24</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<fields>
						<field>
							<name>PA</name>
							<description>Peripheral address</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>CMAR2</name>
					<displayName>CMAR2</displayName>
					<description>channel 2 memory address register</description>
					<addressOffset>0x28</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<fields>
						<field>
							<name>MA</name>
							<description>Memory address</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>CCR3</name>
					<displayName>CCR3</displayName>
					<description>channel 3 configuration register</description>
					<addressOffset>0x30</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<fields>
						<field>
							<name>MEM2MEM</name>
							<description>Memory to memory mode</description>
							<bitOffset>14</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>PL</name>
							<description>Channel priority level</description>
							<bitOffset>12</bitOffset>
							<bitWidth>2</bitWidth>
						</field>
						<field>
							<name>MSIZE</name>
							<description>Memory size</description>
							<bitOffset>10</bitOffset>
							<bitWidth>2</bitWidth>
						</field>
						<field>
							<name>PSIZE</name>
							<description>Peripheral size</description>
							<bitOffset>8</bitOffset>
							<bitWidth>2</bitWidth>
						</field>
						<field>
							<name>MINC</name>
							<description>Memory increment mode</description>
							<bitOffset>7</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>PINC</name>
							<description>Peripheral increment mode</description>
							<bitOffset>6</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>CIRC</name>
							<description>Circular mode</description>
							<bitOffset>5</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>DIR</name>
							<description>Data transfer direction</description>
							<bitOffset>4</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>TEIE</name>
							<description>Transfer error interrupt enable</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>HTIE</name>
							<description>Half transfer interrupt enable</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>TCIE</name>
							<description>Transfer complete interrupt enable</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>EN</name>
							<description>Channel enable</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>CNDTR3</name>
					<displayName>CNDTR3</displayName>
					<description>channel 3 number of data register</description>
					<addressOffset>0x34</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<fields>
						<field>
							<name>NDT</name>
							<description>Number of data to transfer</description>
							<bitOffset>0</bitOffset>
							<bitWidth>16</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>CPAR3</name>
					<displayName>CPAR</displayName>
					<description>channel 3 peripheral address register</description>
					<addressOffset>0x38</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<fields>
						<field>
							<name>PA</name>
							<description>Peripheral address</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>CMAR3</name>
					<displayName>CMAR3</displayName>
					<description>channel 3 memory address register</description>
					<addressOffset>0x03C</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<fields>
						<field>
							<name>MA</name>
							<description>Memory address</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>CCR4</name>
					<displayName>CCR4</displayName>
					<description>channel 4 configuration register</description>
					<addressOffset>0x44</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<fields>
						<field>
							<name>MEM2MEM</name>
							<description>Memory to memory mode</description>
							<bitOffset>14</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>PL</name>
							<description>Channel priority level</description>
							<bitOffset>12</bitOffset>
							<bitWidth>2</bitWidth>
						</field>
						<field>
							<name>MSIZE</name>
							<description>Memory size</description>
							<bitOffset>10</bitOffset>
							<bitWidth>2</bitWidth>
						</field>
						<field>
							<name>PSIZE</name>
							<description>Peripheral size</description>
							<bitOffset>8</bitOffset>
							<bitWidth>2</bitWidth>
						</field>
						<field>
							<name>MINC</name>
							<description>Memory increment mode</description>
							<bitOffset>7</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>PINC</name>
							<description>Peripheral increment mode</description>
							<bitOffset>6</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>CIRC</name>
							<description>Circular mode</description>
							<bitOffset>5</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>DIR</name>
							<description>Data transfer direction</description>
							<bitOffset>4</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>TEIE</name>
							<description>Transfer error interrupt enable</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>HTIE</name>
							<description>Half transfer interrupt enable</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>TCIE</name>
							<description>Transfer complete interrupt enable</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>EN</name>
							<description>Channel enable</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>CNDTR4</name>
					<displayName>CNDTR4</displayName>
					<description>channel 4 number of data register</description>
					<addressOffset>0x48</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<fields>
						<field>
							<name>NDT</name>
							<description>Number of data to transfer</description>
							<bitOffset>0</bitOffset>
							<bitWidth>16</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>CPAR4</name>
					<displayName>CPAR4</displayName>
					<description>channel 4 peripheral address register</description>
					<addressOffset>0x4C</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<fields>
						<field>
							<name>PA</name>
							<description>Peripheral address</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>CMAR4</name>
					<displayName>CMAR4</displayName>
					<description>channel 4 memory address register</description>
					<addressOffset>0x50</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<fields>
						<field>
							<name>MA</name>
							<description>Memory address</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>CCR5</name>
					<displayName>CCR5</displayName>
					<description>channel 5 configuration register</description>
					<addressOffset>0x58</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<fields>
						<field>
							<name>MEM2MEM</name>
							<description>Memory to memory mode</description>
							<bitOffset>14</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>PL</name>
							<description>Channel priority level</description>
							<bitOffset>12</bitOffset>
							<bitWidth>2</bitWidth>
						</field>
						<field>
							<name>MSIZE</name>
							<description>Memory size</description>
							<bitOffset>10</bitOffset>
							<bitWidth>2</bitWidth>
						</field>
						<field>
							<name>PSIZE</name>
							<description>Peripheral size</description>
							<bitOffset>8</bitOffset>
							<bitWidth>2</bitWidth>
						</field>
						<field>
							<name>MINC</name>
							<description>Memory increment mode</description>
							<bitOffset>7</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>PINC</name>
							<description>Peripheral increment mode</description>
							<bitOffset>6</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>CIRC</name>
							<description>Circular mode</description>
							<bitOffset>5</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>DIR</name>
							<description>Data transfer direction</description>
							<bitOffset>4</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>TEIE</name>
							<description>Transfer error interrupt enable</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>HTIE</name>
							<description>Half transfer interrupt enable</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>TCIE</name>
							<description>Transfer complete interrupt enable</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>EN</name>
							<description>Channel enable</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>CNDTR5</name>
					<displayName>CNDTR5</displayName>
					<description>channel 5 number of data register</description>
					<addressOffset>0x5C</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<fields>
						<field>
							<name>NDT</name>
							<description>Number of data to transfer</description>
							<bitOffset>0</bitOffset>
							<bitWidth>16</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>CPAR5</name>
					<displayName>CPAR5</displayName>
					<description>channel 5 peripheral address register</description>
					<addressOffset>0x60</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<fields>
						<field>
							<name>PA</name>
							<description>Peripheral address</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>CMAR5</name>
					<displayName>CMAR</displayName>
					<description>channel 5 memory address register</description>
					<addressOffset>0x64</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<fields>
						<field>
							<name>MA</name>
							<description>Memory address</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>CCR6</name>
					<displayName>CCR6</displayName>
					<description>channel 6 configuration register</description>
					<addressOffset>0x6C</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<fields>
						<field>
							<name>MEM2MEM</name>
							<description>Memory to memory mode</description>
							<bitOffset>14</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>PL</name>
							<description>Channel priority level</description>
							<bitOffset>12</bitOffset>
							<bitWidth>2</bitWidth>
						</field>
						<field>
							<name>MSIZE</name>
							<description>Memory size</description>
							<bitOffset>10</bitOffset>
							<bitWidth>2</bitWidth>
						</field>
						<field>
							<name>PSIZE</name>
							<description>Peripheral size</description>
							<bitOffset>8</bitOffset>
							<bitWidth>2</bitWidth>
						</field>
						<field>
							<name>MINC</name>
							<description>Memory increment mode</description>
							<bitOffset>7</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>PINC</name>
							<description>Peripheral increment mode</description>
							<bitOffset>6</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>CIRC</name>
							<description>Circular mode</description>
							<bitOffset>5</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>DIR</name>
							<description>Data transfer direction</description>
							<bitOffset>4</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>TEIE</name>
							<description>Transfer error interrupt enable</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>HTIE</name>
							<description>Half transfer interrupt enable</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>TCIE</name>
							<description>Transfer complete interrupt enable</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>EN</name>
							<description>Channel enable</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>CNDTR6</name>
					<displayName>CNDTR6</displayName>
					<description>channel 6 number of data register</description>
					<addressOffset>0x70</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<fields>
						<field>
							<name>NDT</name>
							<description>Number of data to transfer</description>
							<bitOffset>0</bitOffset>
							<bitWidth>16</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>CPAR6</name>
					<displayName>CPAR6</displayName>
					<description>channel 6 peripheral address register</description>
					<addressOffset>0x74</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<fields>
						<field>
							<name>PA</name>
							<description>Peripheral address</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>CMAR6</name>
					<displayName>CMAR6</displayName>
					<description>channel 6 memory address register</description>
					<addressOffset>0x78</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<fields>
						<field>
							<name>MA</name>
							<description>Memory address</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>CCR7</name>
					<displayName>CCR7</displayName>
					<description>channel 7 configuration register</description>
					<addressOffset>0x80</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<fields>
						<field>
							<name>MEM2MEM</name>
							<description>Memory to memory mode</description>
							<bitOffset>14</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>PL</name>
							<description>Channel priority level</description>
							<bitOffset>12</bitOffset>
							<bitWidth>2</bitWidth>
						</field>
						<field>
							<name>MSIZE</name>
							<description>Memory size</description>
							<bitOffset>10</bitOffset>
							<bitWidth>2</bitWidth>
						</field>
						<field>
							<name>PSIZE</name>
							<description>Peripheral size</description>
							<bitOffset>8</bitOffset>
							<bitWidth>2</bitWidth>
						</field>
						<field>
							<name>MINC</name>
							<description>Memory increment mode</description>
							<bitOffset>7</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>PINC</name>
							<description>Peripheral increment mode</description>
							<bitOffset>6</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>CIRC</name>
							<description>Circular mode</description>
							<bitOffset>5</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>DIR</name>
							<description>Data transfer direction</description>
							<bitOffset>4</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>TEIE</name>
							<description>Transfer error interrupt enable</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>HTIE</name>
							<description>Half transfer interrupt enable</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>TCIE</name>
							<description>Transfer complete interrupt enable</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>EN</name>
							<description>Channel enable</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>CNDTR7</name>
					<displayName>CNDTR7</displayName>
					<description>channel 7 number of data register</description>
					<addressOffset>0x84</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<fields>
						<field>
							<name>NDT</name>
							<description>Number of data to transfer</description>
							<bitOffset>0</bitOffset>
							<bitWidth>16</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>CPAR7</name>
					<displayName>CPAR7</displayName>
					<description>channel 7 peripheral address register</description>
					<addressOffset>0x88</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<fields>
						<field>
							<name>PA</name>
							<description>Peripheral address</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>CMAR7</name>
					<displayName>CMAR7</displayName>
					<description>channel 7 memory address register</description>
					<addressOffset>0x8C</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<fields>
						<field>
							<name>MA</name>
							<description>Memory address</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>CCR8</name>
					<displayName>CCR8</displayName>
					<description>channel 8 configuration register</description>
					<addressOffset>0x94</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<fields>
						<field>
							<name>MEM2MEM</name>
							<description>Memory to memory mode</description>
							<bitOffset>14</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>PL</name>
							<description>Channel priority level</description>
							<bitOffset>12</bitOffset>
							<bitWidth>2</bitWidth>
						</field>
						<field>
							<name>MSIZE</name>
							<description>Memory size</description>
							<bitOffset>10</bitOffset>
							<bitWidth>2</bitWidth>
						</field>
						<field>
							<name>PSIZE</name>
							<description>Peripheral size</description>
							<bitOffset>8</bitOffset>
							<bitWidth>2</bitWidth>
						</field>
						<field>
							<name>MINC</name>
							<description>Memory increment mode</description>
							<bitOffset>7</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>PINC</name>
							<description>Peripheral increment mode</description>
							<bitOffset>6</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>CIRC</name>
							<description>Circular mode</description>
							<bitOffset>5</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>DIR</name>
							<description>Data transfer direction</description>
							<bitOffset>4</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>TEIE</name>
							<description>Transfer error interrupt enable</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>HTIE</name>
							<description>Half transfer interrupt enable</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>TCIE</name>
							<description>Transfer complete interrupt enable</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>EN</name>
							<description>Channel enable</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>CNDTR8</name>
					<displayName>CNDTR8</displayName>
					<description>channel 8 number of data register</description>
					<addressOffset>0x98</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<fields>
						<field>
							<name>NDT</name>
							<description>Number of data to transfer</description>
							<bitOffset>0</bitOffset>
							<bitWidth>16</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>CPAR8</name>
					<displayName>CPAR8</displayName>
					<description>channel 8 peripheral address register</description>
					<addressOffset>0x9C</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<fields>
						<field>
							<name>PA</name>
							<description>Peripheral address</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>CMAR8</name>
					<displayName>CMAR8</displayName>
					<description>channel 8 memory address register</description>
					<addressOffset>0xA0</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<fields>
						<field>
							<name>MA</name>
							<description>Memory address</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
			</registers>
		</peripheral>
		<peripheral>
			<name>DMAMUX</name>
			<description>Direct memory access Multiplexer</description>
			<groupName>DMAMUX</groupName>
			<baseAddress>0x48800000</baseAddress>
			<addressBlock>
				<offset>0x0</offset>
				<size>0x400</size>
				<usage>registers</usage>
			</addressBlock>
			<registers>
				<register>
					<name>C0CR</name>
					<displayName>C0CR</displayName>
					<description>DMA Multiplexer Channel 0 Control register</description>
					<addressOffset>0x0</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<fields>
						<field>
							<name>DMAREQ_ID</name>
							<description>DMA Request ID</description>
							<bitOffset>0</bitOffset>
							<bitWidth>5</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>C1CR</name>
					<displayName>C1CR</displayName>
					<description>DMA Multiplexer Channel 1 Control register</description>
					<addressOffset>0x4</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<fields>
						<field>
							<name>DMAREQ_ID</name>
							<description>DMA Request ID</description>
							<bitOffset>0</bitOffset>
							<bitWidth>5</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>C2CR</name>
					<displayName>C2CR</displayName>
					<description>DMA Multiplexer Channel 2 Control register</description>
					<addressOffset>0x8</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<fields>
						<field>
							<name>DMAREQ_ID</name>
							<description>DMA Request ID</description>
							<bitOffset>0</bitOffset>
							<bitWidth>5</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>C3CR</name>
					<displayName>C3CR</displayName>
					<description>DMA Multiplexer Channel 3 Control register</description>
					<addressOffset>0xC</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<fields>
						<field>
							<name>DMAREQ_ID</name>
							<description>DMA Request ID</description>
							<bitOffset>0</bitOffset>
							<bitWidth>5</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>C4CR</name>
					<displayName>C4CR</displayName>
					<description>DMA Multiplexer Channel 4 Control register</description>
					<addressOffset>0x10</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<fields>
						<field>
							<name>DMAREQ_ID</name>
							<description>DMA Request ID</description>
							<bitOffset>0</bitOffset>
							<bitWidth>5</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>C5CR</name>
					<displayName>C5CR</displayName>
					<description>DMA Multiplexer Channel 5 Control register</description>
					<addressOffset>0x14</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<fields>
						<field>
							<name>DMAREQ_ID</name>
							<description>DMA Request ID</description>
							<bitOffset>0</bitOffset>
							<bitWidth>5</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>C6CR</name>
					<displayName>C6CR</displayName>
					<description>DMA Multiplexer Channel 6 Control register</description>
					<addressOffset>0x18</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<fields>
						<field>
							<name>DMAREQ_ID</name>
							<description>DMA Request ID</description>
							<bitOffset>0</bitOffset>
							<bitWidth>5</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>C7CR</name>
					<displayName>C7CR</displayName>
					<description>DMA Multiplexer Channel 7 Control register</description>
					<addressOffset>0x1C</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<fields>
						<field>
							<name>DMAREQ_ID</name>
							<description>DMA Request ID</description>
							<bitOffset>0</bitOffset>
							<bitWidth>5</bitWidth>
						</field>
					</fields>
				</register>
			</registers>
		</peripheral>		
		<peripheral>
			<name>FLASH</name>
			<description>FLASH</description>
			<groupName>FLASH</groupName>
			<baseAddress>0x40001000</baseAddress>
			<addressBlock>
				<offset>0x0</offset>
				<size>0x90</size>
				<usage>registers</usage>
			</addressBlock>
			<interrupt>
				<name>FLASH</name>
				<description>NVM interrupt</description>
				<value>0</value>
			</interrupt>
			<registers>
				<register>
					<name>COMMAND</name>
					<displayName>COMMAND</displayName>
					<description>Command register</description>
					<addressOffset>0x0</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<fields>
						<field>
							<name>COMMAND</name>
							<description>Command opcode to launch any operation on Flash memory. See for command list and detail.</description>
							<bitOffset>0</bitOffset>
							<bitWidth>8</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>CONFIG</name>
					<displayName>CONFIG</displayName>
					<description>Configuration register</description>
					<addressOffset>0x04</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000010</resetValue>
					<fields>
						<field>
							<name>WAIT_STATES</name>
							<description>Number of wait states to be inserted on Flash read (AHB accesses)</description>
							<bitOffset>4</bitOffset>
							<bitWidth>2</bitWidth>
						</field>
						<field>
							<name>DIS_GROUP_WRITE</name>
							<description></description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>REMAP</name>
							<description>bit to redirect boot area on SRAM0.</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>LONGACCESS</name>
							<description>debug and test only</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						</field>						
					</fields>
				</register>
				<register>
					<name>IRQSTAT</name>
					<displayName>IRQSTAT</displayName>
					<description>The interrupt status register shows the masked version of the interrupt raw register.</description>
					<addressOffset>0x08</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<fields>
						<field>
							<name>READOK_MIS</name>
							<description>Mass read OK masked interrupt status.</description>
							<bitOffset>4</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>ILLCMD_MIS</name>
							<description>Illegal command masked interrupt status.</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>CMDERR_MIS</name>
							<description>command error masked interrupt status.</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>CMDSTART_MIS</name>
							<description>Command started masked interrupt status.</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>CMDDONE_MIS</name>
							<description>Command done masked interrupt status.</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>IRQMASK</name>
					<displayName>IRQMASK</displayName>
					<description>The mask bit in IRQMASK will mask the condition in the status register IRQSTAT and prevent the generation of the interrupt.</description>
					<addressOffset>0x0C</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x0000003F</resetValue>
					<fields>
						<field>
							<name>READOKM</name>
							<description>Mass read OK mask.</description>
							<bitOffset>4</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>ILLCMDM</name>
							<description>Illegal command mask.</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>CMDERRM</name>
							<description>command error mask.</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>CMDSTARTM</name>
							<description>Command started mask.</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>CMDDONEM</name>
							<description>Command done mask.</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>IRQRAW</name>
					<displayName>IRQRAW</displayName>
					<description>The raw status register shows the unmasked condition of interrupt events.</description>
					<addressOffset>0x10</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<fields>
						<field>
							<name>READOK_RIS</name>
							<description>Mass read OK raw/unmasked interrupt status.</description>
							<bitOffset>4</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>ILLCMD_RIS</name>
							<description>Illegal command raw/unmasked interrupt status.</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>CMDERR_RIS</name>
							<description>command error raw/unmasked interrupt status.</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>CMDSTART_RIS</name>
							<description>Command started raw/unmasked interrupt status.</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>CMDDONE_RIS</name>
							<description>Command done raw/unmasked interrupt status.</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SIZE</name>
					<displayName>SIZE</displayName>
					<description>SIZE register</description>
					<addressOffset>0x14</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<fields>
						<field>
							<name>SWD_DISABLE</name>
							<description>indicates the SWD JTAG is disabled on the device</description>
							<bitOffset>20</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>FLASH_SECURE</name>
							<description>indicates the main FLASH is locked by a customer key.</description>
							<bitOffset>19</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>RAM_SIZE</name>
							<description>indicates the size of RAM available in the device</description>
							<bitOffset>17</bitOffset>
							<bitWidth>2</bitWidth>
						</field>
						<field>
							<name>FLASH_SIZE</name>
							<description>indicates the last usable address of the Flash using memory component address format.</description>
							<bitOffset>0</bitOffset>
							<bitWidth>16</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>ADDRESS</name>
					<displayName>ADDRESS</displayName>
					<description>Address register</description>
					<addressOffset>0x18</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<fields>
						<field>
							<name>XADDR</name>
							<description>page number (from 0 to 127) row number (from 0 to 7)</description>
							<bitOffset>6</bitOffset>
							<bitWidth>10</bitWidth>
						</field>
						<field>
							<name>YADDR</name>
							<description>word number inside the selected row (from 0 to 63)</description>
							<bitOffset>0</bitOffset>
							<bitWidth>6</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>LFSRVAL</name>
					<displayName>LFSRVAL</displayName>
					<description>Linear Feedback Shift register contains the signature issued by a MASSREAD command.</description>
					<addressOffset>0x24</addressOffset>
					<size>0x20</size>
					<access>read-only</access>
					<resetValue>0x00000000</resetValue>
					<fields>
						<field>
							<name>LFSRVAL</name>
							<description>signature after a MASSREAD command, generated through a Linear Feedback Shift Register block</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>PAGEPROT0</name>
					<displayName>PAGEPROT0</displayName>
					<description>The PAGEPROTx registers allows protecting from accidental write a contiguous set of pages called segment in the following description.</description>
					<addressOffset>0x34</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<fields>
						<field>
							<name>SEG1</name>
							<description>second segment definition.</description>
							<bitOffset>16</bitOffset>
							<bitWidth>16</bitWidth>
						</field>
						<field>
							<name>SEG0</name>
							<description>First segment definition.</description>
							<bitOffset>0</bitOffset>
							<bitWidth>16</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>PAGEPROT1</name>
					<displayName>PAGEPROT1</displayName>
					<description>The PAGEPROTx registers allows protecting from accidental write a contiguous set of pages called segment in the following description.</description>
					<addressOffset>0x38</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<fields>
						<field>
							<name>SEG3</name>
							<description>fourth segment definition.</description>
							<bitOffset>16</bitOffset>
							<bitWidth>16</bitWidth>
						</field>
						<field>
							<name>SEG2</name>
							<description>third segment definition.</description>
							<bitOffset>0</bitOffset>
							<bitWidth>16</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>DATA0</name>
					<displayName>DATA0</displayName>
					<description>Data register 0</description>
					<addressOffset>0x40</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0xFFFFFFFF</resetValue>
					<fields>
						<field>
							<name>DATA0</name>
							<description>this register has several usage</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>DATA1</name>
					<displayName>DATA1</displayName>
					<description>Data register 1</description>
					<addressOffset>0x44</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<fields>
						<field>
							<name>DATA1</name>
							<description>data that will be written at ADDRESS+1 during a BURSTWRITE command.</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>DATA2</name>
					<displayName>DATA2</displayName>
					<description>Data register 2</description>
					<addressOffset>0x48</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0xFFFFFFFF</resetValue>
					<fields>
						<field>
							<name>DATA2</name>
							<description>data that will be written at ADDRESS+2 during a BURSTWRITE command</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>DATA3</name>
					<displayName>DATA3</displayName>
					<description>Data register 3</description>
					<addressOffset>0x4C</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0xFFFFFFFF</resetValue>
					<fields>
						<field>
							<name>DATA3</name>
							<description>data that will be written at ADDRESS+3 during a BURSTWRITE command.</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
			</registers>
		</peripheral>
		<peripheral>
			<name>GPIOA</name>
			<description>General-purpose I/Os</description>
			<groupName>GPIOA</groupName>
			<baseAddress>0x48000000</baseAddress>
			<addressBlock>
				<offset>0x0</offset>
				<size>0x400</size>
				<usage>registers</usage>
			</addressBlock>
			<interrupt>
				<name>GPIOA</name>
				<description>GPIOA interrupt</description>
				<value>15</value>
			</interrupt>
			<registers>
				<register>
					<name>MODER</name>
					<displayName>MODER</displayName>
					<description>GPIO port mode register</description>
					<addressOffset>0x0</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x000000A0</resetValue>
					<fields>
						<field>
							<name>MODE11</name>
							<description>Port A configuration bit 11</description>
							<bitOffset>22</bitOffset>
							<bitWidth>2</bitWidth>
						</field>
						<field>
							<name>MODE10</name>
							<description>Port A configuration bit 10</description>
							<bitOffset>20</bitOffset>
							<bitWidth>2</bitWidth>
						</field>
						<field>
							<name>MODE9</name>
							<description>Port A configuration bit 9</description>
							<bitOffset>18</bitOffset>
							<bitWidth>2</bitWidth>
						</field>
						<field>
							<name>MODE8</name>
							<description>Port A configuration bit 8</description>
							<bitOffset>16</bitOffset>
							<bitWidth>2</bitWidth>
						</field>
						<field>
							<name>MODE3</name>
							<description>Port A configuration bit 3</description>
							<bitOffset>6</bitOffset>
							<bitWidth>2</bitWidth>
						</field>
						<field>
							<name>MODE2</name>
							<description>Port A configuration bit 2</description>
							<bitOffset>4</bitOffset>
							<bitWidth>2</bitWidth>
						</field>
						<field>
							<name>MODE1</name>
							<description>Port A configuration bit 1</description>
							<bitOffset>2</bitOffset>
							<bitWidth>2</bitWidth>
						</field>
						<field>
							<name>MODE0</name>
							<description>Port A configuration bit 0</description>
							<bitOffset>0</bitOffset>
							<bitWidth>2</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>OTYPER</name>
					<displayName>OTYPER</displayName>
					<description>GPIO port output type register</description>
					<addressOffset>0x04</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<fields>
						<field>
							<name>OT11</name>
							<description>Port A configuration bit 11</description>
							<bitOffset>11</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>OT10</name>
							<description>Port A configuration bit 10</description>
							<bitOffset>10</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>OT9</name>
							<description>Port A configuration bit 9</description>
							<bitOffset>9</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>OT8</name>
							<description>Port A configuration bit 8</description>
							<bitOffset>8</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>OT3</name>
							<description>Port A configuration bit 3</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>OT2</name>
							<description>Port A configuration bit 2</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>OT1</name>
							<description>Port A configuration bit 1</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>OT0</name>
							<description>Port A configuration bit 0</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>OSPEEDR</name>
					<displayName>OSPEEDR</displayName>
					<description>GPIO port output speed register</description>
					<addressOffset>0x08</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000030</resetValue>
					<fields>
						<field>
							<name>OSPEED11</name>
							<description>Port A configuration bit 11</description>
							<bitOffset>22</bitOffset>
							<bitWidth>2</bitWidth>
						</field>
						<field>
							<name>OSPEED10</name>
							<description>Port A configuration bit 10</description>
							<bitOffset>20</bitOffset>
							<bitWidth>2</bitWidth>
						</field>
						<field>
							<name>OSPEED9</name>
							<description>Port A configuration bit 9</description>
							<bitOffset>18</bitOffset>
							<bitWidth>2</bitWidth>
						</field>
						<field>
							<name>OSPEED8</name>
							<description>Port A configuration bit 8</description>
							<bitOffset>16</bitOffset>
							<bitWidth>2</bitWidth>
						</field>
						<field>
							<name>OSPEED3</name>
							<description>Port A configuration bit 3</description>
							<bitOffset>6</bitOffset>
							<bitWidth>2</bitWidth>
						</field>
						<field>
							<name>OSPEED2</name>
							<description>Port A configuration bit 2</description>
							<bitOffset>4</bitOffset>
							<bitWidth>2</bitWidth>
						</field>
						<field>
							<name>OSPEED1</name>
							<description>Port A configuration bit 1</description>
							<bitOffset>2</bitOffset>
							<bitWidth>2</bitWidth>
						</field>
						<field>
							<name>OSPEED0</name>
							<description>Port A configuration bit 0</description>
							<bitOffset>0</bitOffset>
							<bitWidth>2</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>PUPDR</name>
					<displayName>PUPDR</displayName>
					<description>GPIO port pull-up/pull-down register</description>
					<addressOffset>0x0C</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00550095</resetValue>
					<fields>
						<field>
							<name>PUPD11</name>
							<description>Port A configuration bit 11</description>
							<bitOffset>22</bitOffset>
							<bitWidth>2</bitWidth>
						</field>
						<field>
							<name>PUPD10</name>
							<description>Port A configuration bit 10</description>
							<bitOffset>20</bitOffset>
							<bitWidth>2</bitWidth>
						</field>
						<field>
							<name>PUPD9</name>
							<description>Port A configuration bit 9</description>
							<bitOffset>18</bitOffset>
							<bitWidth>2</bitWidth>
						</field>
						<field>
							<name>PUPD8</name>
							<description>Port A configuration bit 8</description>
							<bitOffset>16</bitOffset>
							<bitWidth>2</bitWidth>
						</field>
						<field>
							<name>PUPD3</name>
							<description>Port A configuration bit 3</description>
							<bitOffset>6</bitOffset>
							<bitWidth>2</bitWidth>
						</field>
						<field>
							<name>PUPD2</name>
							<description>Port A configuration bit 2</description>
							<bitOffset>4</bitOffset>
							<bitWidth>2</bitWidth>
						</field>
						<field>
							<name>PUPD1</name>
							<description>Port A configuration bit 1</description>
							<bitOffset>2</bitOffset>
							<bitWidth>2</bitWidth>
						</field>
						<field>
							<name>PUPD0</name>
							<description>Port A configuration bit 0</description>
							<bitOffset>0</bitOffset>
							<bitWidth>2</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>IDR</name>
					<displayName>IDR</displayName>
					<description>GPIO port input data register</description>
					<addressOffset>0x10</addressOffset>
					<size>0x20</size>
					<access>read-only</access>
					<resetValue>0x00000000</resetValue>
					<fields>
						<field>
							<name>ID11</name>
							<description>Port A input data bit 11</description>
							<bitOffset>11</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>ID10</name>
							<description>Port A input data bit 10</description>
							<bitOffset>10</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>ID9</name>
							<description>Port A input data bit 9</description>
							<bitOffset>9</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>ID8</name>
							<description>Port A input data bit 8</description>
							<bitOffset>8</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>ID3</name>
							<description>Port A input data bit 3</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>ID2</name>
							<description>Port A input data bit 2</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>ID1</name>
							<description>Port A input data bit 1</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>ID0</name>
							<description>Port A input data bit 0</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>ODR</name>
					<displayName>ODR</displayName>
					<description>GPIO port output data register</description>
					<addressOffset>0x14</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<fields>
						<field>
							<name>OD11</name>
							<description>Port A output data bit 11</description>
							<bitOffset>11</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>OD10</name>
							<description>Port A output data bit 10</description>
							<bitOffset>10</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>OD9</name>
							<description>Port A output data bit 9</description>
							<bitOffset>9</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>OD8</name>
							<description>Port A output data bit 8</description>
							<bitOffset>8</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>OD3</name>
							<description>Port A output data bit 3</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>OD2</name>
							<description>Port A output data bit 2</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>OD1</name>
							<description>Port A output data bit 1</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>OD0</name>
							<description>Port A output data bit 0</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>BSRR</name>
					<displayName>BSRR</displayName>
					<description>GPIO port A bit set/reset register</description>
					<addressOffset>0x18</addressOffset>
					<size>0x20</size>
					<access>write-only</access>
					<resetValue>0x00000000</resetValue>
					<fields>
						<field>
							<name>BR11</name>
							<description>Port A reset bit 11</description>
							<bitOffset>27</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>BR10</name>
							<description>Port A reset bit 10</description>
							<bitOffset>26</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>BR9</name>
							<description>Port A reset bit 9</description>
							<bitOffset>25</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>BR8</name>
							<description>Port A reset bit 8</description>
							<bitOffset>24</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>BR3</name>
							<description>Port A reset bit 3</description>
							<bitOffset>19</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>BR2</name>
							<description>Port A reset bit 2</description>
							<bitOffset>18</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>BR1</name>
							<description>Port A reset bit 1</description>
							<bitOffset>17</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>BR0</name>
							<description>Port A set bit 0</description>
							<bitOffset>16</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>BS11</name>
							<description>Port A set bit 11</description>
							<bitOffset>11</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>BS10</name>
							<description>Port A set bit 10</description>
							<bitOffset>10</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>BS9</name>
							<description>Port A set bit 9</description>
							<bitOffset>9</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>BS8</name>
							<description>Port A set bit 8</description>
							<bitOffset>8</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>BS3</name>
							<description>Port A set bit 3</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>BS2</name>
							<description>Port A set bit 2</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>BS1</name>
							<description>Port A set bit 1</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>BS0</name>
							<description>Port A set bit 0</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>LCKR</name>
					<displayName>LCKR</displayName>
					<description>GPIO port configuration lock register</description>
					<addressOffset>0x1C</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<fields>
						<field>
							<name>LCKK</name>
							<description> Lock key. This bit can be read any time. It can only be modified using the lock key write sequence.</description>
							<bitOffset>16</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>LCK11</name>
							<description>Port A lock bit 11</description>
							<bitOffset>11</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>LCK10</name>
							<description>Port A lock bit 10</description>
							<bitOffset>10</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>LCK9</name>
							<description>Port A lock bit 9</description>
							<bitOffset>9</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>LCK8</name>
							<description>Port A lock bit 8</description>
							<bitOffset>8</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>LCK3</name>
							<description>Port A lock bit 3</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>LCK2</name>
							<description>Port A lock bit 2</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>LCK1</name>
							<description>Port A lock bit 1</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>LCK0</name>
							<description>Port A lock bit 0</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>AFRL</name>
					<displayName>AFRL</displayName>
					<description>GPIO alternate function low register</description>
					<addressOffset>0x20</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<fields>
						<field>
							<name>AFSEL3</name>
							<description>Alternate function selection for port A bit 3</description>
							<bitOffset>12</bitOffset>
							<bitWidth>4</bitWidth>
						</field>
						<field>
							<name>AFSEL2</name>
							<description>Alternate function selection for port A bit 2</description>
							<bitOffset>8</bitOffset>
							<bitWidth>4</bitWidth>
						</field>
						<field>
							<name>AFSEL1</name>
							<description>Alternate function selection for port A bit 1</description>
							<bitOffset>4</bitOffset>
							<bitWidth>4</bitWidth>
						</field>
						<field>
							<name>AFSEL0</name>
							<description>Alternate function selection for port A bit 0</description>
							<bitOffset>0</bitOffset>
							<bitWidth>4</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>AFRH</name>
					<displayName>AFRH</displayName>
					<description>GPIO alternate function high
						register</description>
					<addressOffset>0x24</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<fields>
						<field>
							<name>AFSEL11</name>
							<description>Alternate function selection for port A bit 11</description>
							<bitOffset>12</bitOffset>
							<bitWidth>4</bitWidth>
						</field>
						<field>
							<name>AFSEL10</name>
							<description>Alternate function selection for port A bit 10</description>
							<bitOffset>8</bitOffset>
							<bitWidth>4</bitWidth>
						</field>
						<field>
							<name>AFSEL9</name>
							<description>Alternate function selection for port A bit 9</description>
							<bitOffset>4</bitOffset>
							<bitWidth>4</bitWidth>
						</field>
						<field>
							<name>AFSEL8</name>
							<description>Alternate function selection for port A bit 8</description>
							<bitOffset>0</bitOffset>
							<bitWidth>4</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>BRR</name>
					<displayName>BRR</displayName>
					<description>GPIO alternate function high register</description>
					<addressOffset>0x28</addressOffset>
					<size>0x20</size>
					<access>write-only</access>
					<resetValue>0x00000000</resetValue>
					<fields>
						<field>
							<name>BR11</name>
							<description>Port A output data bit 11</description>
							<bitOffset>11</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>BR10</name>
							<description>Port A output data bit 10</description>
							<bitOffset>10</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>BR9</name>
							<description>Port A output data bit 9</description>
							<bitOffset>9</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>BR8</name>
							<description>Port A output data bit 8</description>
							<bitOffset>8</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>BR3</name>
							<description>Port A output data bit 3</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>BR2</name>
							<description>Port A output data bit 2</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>BR1</name>
							<description>Port A output data bit 1</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>BR0</name>
							<description>Port A output data bit 0</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
			</registers>
		</peripheral>
		<peripheral>
			<name>GPIOB</name>
			<description>General-purpose I/Os</description>
			<groupName>GPIOB</groupName>
			<baseAddress>0x48100000</baseAddress>
			<addressBlock>
				<offset>0x0</offset>
				<size>0x400</size>
				<usage>registers</usage>
			</addressBlock>
			<interrupt>
				<name>GPIOB</name>
				<description>GPIOB interrupt</description>
				<value>16</value>
			</interrupt>
			<registers>
				<register>
					<name>MODER</name>
					<displayName>MODER</displayName>
					<description>GPIO port mode register</description>
					<addressOffset>0x0</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<fields>
						<field>
							<name>MODE15</name>
							<description>Port B configuration bit 15</description>
							<bitOffset>30</bitOffset>
							<bitWidth>2</bitWidth>
						</field>
						<field>
							<name>MODE14</name>
							<description>Port B configuration bit 14</description>
							<bitOffset>28</bitOffset>
							<bitWidth>2</bitWidth>
						</field>
						<field>
							<name>MODE13</name>
							<description>Port B configuration bit 13</description>
							<bitOffset>26</bitOffset>
							<bitWidth>2</bitWidth>
						</field>
						<field>
							<name>MODE12</name>
							<description>Port B configuration bit 12</description>
							<bitOffset>24</bitOffset>
							<bitWidth>2</bitWidth>
						</field>
						<field>
							<name>MODE5</name>
							<description>Port B configuration bit 5</description>
							<bitOffset>10</bitOffset>
							<bitWidth>2</bitWidth>
						</field>
						<field>
							<name>MODE4</name>
							<description>Port B configuration bit 4</description>
							<bitOffset>8</bitOffset>
							<bitWidth>2</bitWidth>
						</field>
						<field>
							<name>MODE3</name>
							<description>Port B configuration bit 3</description>
							<bitOffset>6</bitOffset>
							<bitWidth>2</bitWidth>
						</field>
						<field>
							<name>MODE2</name>
							<description>Port B configuration bit 2</description>
							<bitOffset>4</bitOffset>
							<bitWidth>2</bitWidth>
						</field>
						<field>
							<name>MODE1</name>
							<description>Port B configuration bit 1</description>
							<bitOffset>2</bitOffset>
							<bitWidth>2</bitWidth>
						</field>
						<field>
							<name>MODE0</name>
							<description>Port B configuration bit 0</description>
							<bitOffset>0</bitOffset>
							<bitWidth>2</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>OTYPER</name>
					<displayName>OTYPER</displayName>
					<description>GPIO port output type register</description>
					<addressOffset>0x04</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<fields>
						<field>
							<name>OT15</name>
							<description>Port B configuration bit 15</description>
							<bitOffset>15</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>OT14</name>
							<description>Port B configuration bit 14</description>
							<bitOffset>14</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>OT13</name>
							<description>Port B configuration bit 13</description>
							<bitOffset>13</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>OT12</name>
							<description>Port B configuration bit 12</description>
							<bitOffset>12</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>OT7</name>
							<description>Port B configuration bit 7</description>
							<bitOffset>7</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>OT6</name>
							<description>Port B configuration bit 6</description>
							<bitOffset>6</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>OT5</name>
							<description>Port B configuration bit 5</description>
							<bitOffset>5</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>OT4</name>
							<description>Port B configuration bit 4</description>
							<bitOffset>4</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>OT3</name>
							<description>Port B configuration bit 3</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>OT2</name>
							<description>Port B configuration bit 2</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>OT1</name>
							<description>Port B configuration bit 1</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>OT0</name>
							<description>Port B configuration bit 0</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>OSPEEDR</name>
					<displayName>OSPEEDR</displayName>
					<description>GPIO port output speed register</description>
					<addressOffset>0x08</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000030</resetValue>
					<fields>
						<field>
							<name>OSPEED15</name>
							<description>Port B configuration bit 15</description>
							<bitOffset>30</bitOffset>
							<bitWidth>2</bitWidth>
						</field>
						<field>
							<name>OSPEED14</name>
							<description>Port B configuration bit 14</description>
							<bitOffset>28</bitOffset>
							<bitWidth>2</bitWidth>
						</field>
						<field>
							<name>OSPEED13</name>
							<description>Port B configuration bit 13</description>
							<bitOffset>26</bitOffset>
							<bitWidth>2</bitWidth>
						</field>
						<field>
							<name>OSPEED12</name>
							<description>Port B configuration bit 12</description>
							<bitOffset>24</bitOffset>
							<bitWidth>2</bitWidth>
						</field>
						<field>
							<name>OSPEED7</name>
							<description>Port B configuration bit 7</description>
							<bitOffset>14</bitOffset>
							<bitWidth>2</bitWidth>
						</field>
						<field>
							<name>OSPEED6</name>
							<description>Port B configuration bit 6</description>
							<bitOffset>12</bitOffset>
							<bitWidth>2</bitWidth>
						</field>
						<field>
							<name>OSPEED5</name>
							<description>Port B configuration bit 5</description>
							<bitOffset>10</bitOffset>
							<bitWidth>2</bitWidth>
						</field>
						<field>
							<name>OSPEED4</name>
							<description>Port B configuration bit 4</description>
							<bitOffset>8</bitOffset>
							<bitWidth>2</bitWidth>
						</field>
						<field>
							<name>OSPEED3</name>
							<description>Port B configuration bit 3</description>
							<bitOffset>6</bitOffset>
							<bitWidth>2</bitWidth>
						</field>
						<field>
							<name>OSPEED2</name>
							<description>Port B configuration bit 2</description>
							<bitOffset>4</bitOffset>
							<bitWidth>2</bitWidth>
						</field>
						<field>
							<name>OSPEED1</name>
							<description>Port B configuration bit 1</description>
							<bitOffset>2</bitOffset>
							<bitWidth>2</bitWidth>
						</field>
						<field>
							<name>OSPEED0</name>
							<description>Port B configuration bit 0</description>
							<bitOffset>0</bitOffset>
							<bitWidth>2</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>PUPDR</name>
					<displayName>PUPDR</displayName>
					<description>GPIO port pull-up/pull-down register</description>
					<addressOffset>0x0C</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00550095</resetValue>
					<fields>
						<field>
							<name>PUPD15</name>
							<description>Port B configuration bit 15</description>
							<bitOffset>30</bitOffset>
							<bitWidth>2</bitWidth>
						</field>
						<field>
							<name>PUPD14</name>
							<description>Port B configuration bit 14</description>
							<bitOffset>28</bitOffset>
							<bitWidth>2</bitWidth>
						</field>
						<field>
							<name>PUPD13</name>
							<description>Port B configuration bit 13</description>
							<bitOffset>26</bitOffset>
							<bitWidth>2</bitWidth>
						</field>
						<field>
							<name>PUPD12</name>
							<description>Port B configuration bit 12</description>
							<bitOffset>24</bitOffset>
							<bitWidth>2</bitWidth>
						</field>
						<field>
							<name>PUPD7</name>
							<description>Port B configuration bit7</description>
							<bitOffset>14</bitOffset>
							<bitWidth>2</bitWidth>
						</field>
						<field>
							<name>PUPD6</name>
							<description>Port B configuration bit 6</description>
							<bitOffset>12</bitOffset>
							<bitWidth>2</bitWidth>
						</field>
						<field>
							<name>PUPD5</name>
							<description>Port B configuration bit 5</description>
							<bitOffset>10</bitOffset>
							<bitWidth>2</bitWidth>
						</field>
						<field>
							<name>PUPD4</name>
							<description>Port B configuration bit 4</description>
							<bitOffset>8</bitOffset>
							<bitWidth>2</bitWidth>
						</field>
						<field>
							<name>PUPD3</name>
							<description>Port B configuration bit 3</description>
							<bitOffset>6</bitOffset>
							<bitWidth>2</bitWidth>
						</field>
						<field>
							<name>PUPD2</name>
							<description>Port B configuration bit 2</description>
							<bitOffset>4</bitOffset>
							<bitWidth>2</bitWidth>
						</field>
						<field>
							<name>PUPD1</name>
							<description>Port B configuration bit 1</description>
							<bitOffset>2</bitOffset>
							<bitWidth>2</bitWidth>
						</field>
						<field>
							<name>PUPD0</name>
							<description>Port B configuration bit 0</description>
							<bitOffset>0</bitOffset>
							<bitWidth>2</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>IDR</name>
					<displayName>IDR</displayName>
					<description>GPIO port input data register</description>
					<addressOffset>0x10</addressOffset>
					<size>0x20</size>
					<access>read-only</access>
					<resetValue>0x00000000</resetValue>
					<fields>
						<field>
							<name>ID15</name>
							<description>Port B input data bit 15</description>
							<bitOffset>15</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>ID14</name>
							<description>Port B input data bit 14</description>
							<bitOffset>14</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>ID13</name>
							<description>Port B input data bit 13</description>
							<bitOffset>13</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>ID12</name>
							<description>Port B input data bit 12</description>
							<bitOffset>12</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>ID7</name>
							<description>Port B input data bit 7</description>
							<bitOffset>7</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>ID6</name>
							<description>Port B input data bit 6</description>
							<bitOffset>6</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>ID5</name>
							<description>Port B input data bit 5</description>
							<bitOffset>5</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>ID4</name>
							<description>Port B input data bit 4</description>
							<bitOffset>4</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>ID3</name>
							<description>Port B input data bit 3</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>ID2</name>
							<description>Port B input data bit 2</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>ID1</name>
							<description>Port B input data bit 1</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>ID0</name>
							<description>Port B input data bit 0</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>ODR</name>
					<displayName>ODR</displayName>
					<description>GPIO port output data register</description>
					<addressOffset>0x14</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<fields>
						<field>
							<name>OD15</name>
							<description>Port B output data bit 15</description>
							<bitOffset>15</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>OD14</name>
							<description>Port B output data bit 14</description>
							<bitOffset>14</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>OD13</name>
							<description>Port B output data bit 13</description>
							<bitOffset>13</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>OD12</name>
							<description>Port B output data bit 12</description>
							<bitOffset>12</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>OD7</name>
							<description>Port B output data bit 7</description>
							<bitOffset>7</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>OD6</name>
							<description>Port B output data bit 6</description>
							<bitOffset>6</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>OD5</name>
							<description>Port B output data bit 5</description>
							<bitOffset>5</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>OD4</name>
							<description>Port B output data bit 4</description>
							<bitOffset>4</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>OD3</name>
							<description>Port B output data bit 3</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>OD2</name>
							<description>Port B output data bit 2</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>OD1</name>
							<description>Port B output data bit 1</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>OD0</name>
							<description>Port B output data bit 0</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>BSRR</name>
					<displayName>BSRR</displayName>
					<description>GPIO port A bit set/reset register</description>
					<addressOffset>0x18</addressOffset>
					<size>0x20</size>
					<access>write-only</access>
					<resetValue>0x00000000</resetValue>
					<fields>
						<field>
							<name>BR15</name>
							<description>Port B reset bit 15</description>
							<bitOffset>31</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>BR14</name>
							<description>Port B reset bit 14</description>
							<bitOffset>30</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>BR13</name>
							<description>Port B reset bit 13</description>
							<bitOffset>29</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>BR12</name>
							<description>Port B reset bit 12</description>
							<bitOffset>28</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>BR7</name>
							<description>Port B reset bit 7</description>
							<bitOffset>23</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>BR6</name>
							<description>Port B reset bit 6</description>
							<bitOffset>22</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>BR5</name>
							<description>Port B reset bit 5</description>
							<bitOffset>21</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>BR4</name>
							<description>Port B reset bit 4</description>
							<bitOffset>20</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>BR3</name>
							<description>Port B reset bit 3</description>
							<bitOffset>19</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>BR2</name>
							<description>Port B reset bit 2</description>
							<bitOffset>18</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>BR1</name>
							<description>Port B reset bit 1</description>
							<bitOffset>17</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>BR0</name>
							<description>Port B set bit 0</description>
							<bitOffset>16</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>BS15</name>
							<description>Port B set bit 15</description>
							<bitOffset>15</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>BS14</name>
							<description>Port B set bit 14</description>
							<bitOffset>14</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>BS13</name>
							<description>Port B set bit 13</description>
							<bitOffset>13</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>BS12</name>
							<description>Port B set bit 12</description>
							<bitOffset>12</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>BS7</name>
							<description>Port B set bit 7</description>
							<bitOffset>7</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>BS6</name>
							<description>Port B set bit 6</description>
							<bitOffset>6</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>BS5</name>
							<description>Port B set bit 5</description>
							<bitOffset>5</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>BS4</name>
							<description>Port B set bit 4</description>
							<bitOffset>4</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>BS3</name>
							<description>Port B set bit 3</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>BS2</name>
							<description>Port B set bit 2</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>BS1</name>
							<description>Port B set bit 1</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>BS0</name>
							<description>Port B set bit 0</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>LCKR</name>
					<displayName>LCKR</displayName>
					<description>GPIO port configuration lock register</description>
					<addressOffset>0x1C</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<fields>
						<field>
							<name>LCKK</name>
							<description> Lock key. This bit can be read any time. It can only be modified using the lock key write sequence.</description>
							<bitOffset>16</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>LCK15</name>
							<description>Port B lock bit 15</description>
							<bitOffset>15</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>LCK14</name>
							<description>Port B lock bit 14</description>
							<bitOffset>14</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>LCK13</name>
							<description>Port B lock bit 13</description>
							<bitOffset>13</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>LCK12</name>
							<description>Port B lock bit 12</description>
							<bitOffset>12</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>LCK7</name>
							<description>Port B lock bit 7</description>
							<bitOffset>7</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>LCK6</name>
							<description>Port B lock bit 6</description>
							<bitOffset>6</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>LCK5</name>
							<description>Port B lock bit 5</description>
							<bitOffset>5</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>LCK4</name>
							<description>Port B lock bit 4</description>
							<bitOffset>4</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>LCK3</name>
							<description>Port B lock bit 3</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>LCK2</name>
							<description>Port B lock bit 2</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>LCK1</name>
							<description>Port B lock bit 1</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>LCK0</name>
							<description>Port B lock bit 0</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>AFRL</name>
					<displayName>AFRL</displayName>
					<description>GPIO alternate function low register</description>
					<addressOffset>0x20</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<fields>
						<field>
							<name>AFSEL7</name>
							<description>Alternate function selection for port A bit 7</description>
							<bitOffset>28</bitOffset>
							<bitWidth>4</bitWidth>
						</field>
						<field>
							<name>AFSEL6</name>
							<description>Alternate function selection for port A bit 6</description>
							<bitOffset>24</bitOffset>
							<bitWidth>4</bitWidth>
						</field>
						<field>
							<name>AFSEL5</name>
							<description>Alternate function selection for port A bit 5</description>
							<bitOffset>20</bitOffset>
							<bitWidth>4</bitWidth>
						</field>
						<field>
							<name>AFSEL4</name>
							<description>Alternate function selection for port A bit 4</description>
							<bitOffset>16</bitOffset>
							<bitWidth>4</bitWidth>
						</field>
						<field>
							<name>AFSEL3</name>
							<description>Alternate function selection for port A bit 3</description>
							<bitOffset>12</bitOffset>
							<bitWidth>4</bitWidth>
						</field>
						<field>
							<name>AFSEL2</name>
							<description>Alternate function selection for port A bit 2</description>
							<bitOffset>8</bitOffset>
							<bitWidth>4</bitWidth>
						</field>
						<field>
							<name>AFSEL1</name>
							<description>Alternate function selection for port A bit 1</description>
							<bitOffset>4</bitOffset>
							<bitWidth>4</bitWidth>
						</field>
						<field>
							<name>AFSEL0</name>
							<description>Alternate function selection for port A bit 0</description>
							<bitOffset>0</bitOffset>
							<bitWidth>4</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>AFRH</name>
					<displayName>AFRH</displayName>
					<description>GPIO alternate function high
						register</description>
					<addressOffset>0x24</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<fields>
						<field>
							<name>AFSEL15</name>
							<description>Alternate function selection for port A bit 15</description>
							<bitOffset>28</bitOffset>
							<bitWidth>4</bitWidth>
						</field>
						<field>
							<name>AFSEL14</name>
							<description>Alternate function selection for port A bit 14</description>
							<bitOffset>24</bitOffset>
							<bitWidth>4</bitWidth>
						</field>
						<field>
							<name>AFSEL13</name>
							<description>Alternate function selection for port A bit 13</description>
							<bitOffset>20</bitOffset>
							<bitWidth>4</bitWidth>
						</field>
						<field>
							<name>AFSEL12</name>
							<description>Alternate function selection for port A bit 12</description>
							<bitOffset>16</bitOffset>
							<bitWidth>4</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>BRR</name>
					<displayName>BRR</displayName>
					<description>GPIO alternate function high register</description>
					<addressOffset>0x28</addressOffset>
					<size>0x20</size>
					<access>write-only</access>
					<resetValue>0x00000000</resetValue>
					<fields>
						<field>
							<name>BR15</name>
							<description>Port B output data bit 15</description>
							<bitOffset>15</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>BR14</name>
							<description>Port B output data bit 14</description>
							<bitOffset>14</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>BR13</name>
							<description>Port B output data bit 13</description>
							<bitOffset>13</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>BR12</name>
							<description>Port B output data bit 12</description>
							<bitOffset>12</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>BR7</name>
							<description>Port B output data bit 7</description>
							<bitOffset>7</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>BR6</name>
							<description>Port B output data bit 6</description>
							<bitOffset>6</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>BR5</name>
							<description>Port B output data bit 5</description>
							<bitOffset>5</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>BR4</name>
							<description>Port B output data bit 4</description>
							<bitOffset>4</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>BR3</name>
							<description>Port B output data bit 3</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>BR2</name>
							<description>Port B output data bit 2</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>BR1</name>
							<description>Port B output data bit 1</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>BR0</name>
							<description>Port B output data bit 0</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
			</registers>
		</peripheral>
		<peripheral>
			<name>I2C1</name>
			<description>Inter-integrated circuit</description>
			<groupName>I2C1</groupName>
			<baseAddress>0x41000000</baseAddress>
			<addressBlock>
				<offset>0x0</offset>
				<size>0x400</size>
				<usage>registers</usage>
			</addressBlock>
			<interrupt>
				<name>I2C1</name>
				<description>I2C1 interrurpt</description>
				<value>3</value>
			</interrupt>
			<registers>
				<register>
					<name>CR1</name>
					<displayName>CR1</displayName>
					<description>Control register 1</description>
					<addressOffset>0x0</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<fields>
						<field>
							<name>PE</name>
							<description>Peripheral enable</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>TXIE</name>
							<description>TX Interrupt enable</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>RXIE</name>
							<description>RX Interrupt enable</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>ADDRIE</name>
							<description>Address match interrupt enable (slave only)</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>NACKIE</name>
							<description>Not acknowledge received interrupt enable</description>
							<bitOffset>4</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>STOPIE</name>
							<description>STOP detection Interrupt enable</description>
							<bitOffset>5</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>TCIE</name>
							<description>Transfer Complete interrupt enable</description>
							<bitOffset>6</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>ERRIE</name>
							<description>Error interrupts enable</description>
							<bitOffset>7</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>DNF</name>
							<description>Digital noise filter</description>
							<bitOffset>8</bitOffset>
							<bitWidth>4</bitWidth>
						</field>
						<field>
							<name>ANFOFF</name>
							<description>Analog noise filter OFF</description>
							<bitOffset>12</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>TXDMAEN</name>
							<description>DMA transmission requests enable</description>
							<bitOffset>14</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>RXDMAEN</name>
							<description>DMA reception requests enable</description>
							<bitOffset>15</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>SBC</name>
							<description>Slave byte control</description>
							<bitOffset>16</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>NOSTRETCH</name>
							<description>Clock stretching disable</description>
							<bitOffset>17</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>GCEN</name>
							<description>General call enable</description>
							<bitOffset>19</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>SMBHEN</name>
							<description>SMBus Host address enable</description>
							<bitOffset>20</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>SMBDEN</name>
							<description>SMBus Device Default address enable</description>
							<bitOffset>21</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>ALERTEN</name>
							<description>SMBUs alert enable</description>
							<bitOffset>22</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>PECEN</name>
							<description>PEC enable</description>
							<bitOffset>23</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>CR2</name>
					<displayName>CR2</displayName>
					<description>Control register 2</description>
					<addressOffset>0x4</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<fields>
						<field>
							<name>PECBYTE</name>
							<description>Packet error checking byte</description>
							<bitOffset>26</bitOffset>
							<access>read-only</access>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>AUTOEND</name>
							<description>Automatic end mode (master mode)</description>
							<bitOffset>25</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>RELOAD</name>
							<description>NBYTEs reload mode</description>
							<bitOffset>24</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>NBYTES</name>
							<description>Number of bytes</description>
							<bitOffset>16</bitOffset>
							<bitWidth>8</bitWidth>
						</field>
						<field>
							<name>NACK</name>
							<description>NACK generation (slave mode)</description>
							<bitOffset>15</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
						</field>
						<field>
							<name>STOP</name>
							<description>Stop generation (master mode)</description>
							<bitOffset>14</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
						</field>
						<field>
							<name>START</name>
							<description>Start generation</description>
							<bitOffset>13</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
						</field>
						<field>
							<name>HEAD10R</name>
							<description>10-bit address header only read direction (master receiver mode)</description>
							<bitOffset>12</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>ADD10</name>
							<description>10-bit addressing mode (master mode)</description>
							<bitOffset>11</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>RD_WRN</name>
							<description>Transfer direction (master mode)</description>
							<bitOffset>10</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>SADD</name>
							<description>Slave address bit (master mode)</description>
							<bitOffset>0</bitOffset>
							<bitWidth>10</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>OAR1</name>
					<displayName>OAR1</displayName>
					<description>Own address register 1</description>
					<addressOffset>0x08</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<fields>
						<field>
							<name>OA1</name>
							<description>Interface address</description>
							<bitOffset>0</bitOffset>
							<bitWidth>10</bitWidth>
						</field>
						<field>
							<name>OA1MODE</name>
							<description>Own Address 1 10-bit mode</description>
							<bitOffset>10</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>OA1EN</name>
							<description>Own Address 1 enable</description>
							<bitOffset>15</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>OAR2</name>
					<displayName>OAR2</displayName>
					<description>Own address register 2</description>
					<addressOffset>0x0C</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<fields>
						<field>
							<name>OA2</name>
							<description>Interface address</description>
							<bitOffset>1</bitOffset>
							<bitWidth>7</bitWidth>
						</field>
						<field>
							<name>OA2MSK</name>
							<description>Own Address 2 masks</description>
							<bitOffset>8</bitOffset>
							<bitWidth>3</bitWidth>
						</field>
						<field>
							<name>OA2EN</name>
							<description>Own Address 2 enable</description>
							<bitOffset>15</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>TIMINGR</name>
					<displayName>TIMINGR</displayName>
					<description>Timing register</description>
					<addressOffset>0x10</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<fields>
						<field>
							<name>SCLL</name>
							<description>SCL low period (master mode)</description>
							<bitOffset>0</bitOffset>
							<bitWidth>8</bitWidth>
						</field>
						<field>
							<name>SCLH</name>
							<description>SCL high period (master mode)</description>
							<bitOffset>8</bitOffset>
							<bitWidth>8</bitWidth>
						</field>
						<field>
							<name>SDADEL</name>
							<description>Data hold time</description>
							<bitOffset>16</bitOffset>
							<bitWidth>4</bitWidth>
						</field>
						<field>
							<name>SCLDEL</name>
							<description>Data setup time</description>
							<bitOffset>20</bitOffset>
							<bitWidth>4</bitWidth>
						</field>
						<field>
							<name>PRESC</name>
							<description>Timing prescaler</description>
							<bitOffset>28</bitOffset>
							<bitWidth>4</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>TIMEOUTR</name>
					<displayName>TIMEOUTR</displayName>
					<description>Status register 1</description>
					<addressOffset>0x14</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<fields>
						<field>
							<name>TIMEOUTA</name>
							<description>Bus timeout A</description>
							<bitOffset>0</bitOffset>
							<bitWidth>12</bitWidth>
						</field>
						<field>
							<name>TIDLE</name>
							<description>Idle clock timeout detection</description>
							<bitOffset>12</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>TIMOUTEN</name>
							<description>Clock timeout enable</description>
							<bitOffset>15</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>TIMEOUTB</name>
							<description>Bus timeout B</description>
							<bitOffset>16</bitOffset>
							<bitWidth>12</bitWidth>
						</field>
						<field>
							<name>TEXTEN</name>
							<description>Extended clock timeout enable</description>
							<bitOffset>31</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>ISR</name>
					<displayName>ISR</displayName>
					<description>Interrupt and Status register</description>
					<addressOffset>0x18</addressOffset>
					<access>read-write</access>
					<size>0x20</size>
					<resetValue>0x00000001</resetValue>
					<fields>
						<field>
							<name>ADDCODE</name>
							<description>Address match code (Slave mode)</description>
							<bitOffset>17</bitOffset>
							<bitWidth>7</bitWidth>
							<access>read-only</access>
						</field>
						<field>
							<name>DIR</name>
							<description>Transfer direction (Slave mode)</description>
							<bitOffset>16</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
						</field>
						<field>
							<name>BUSY</name>
							<description>Bus busy</description>
							<bitOffset>15</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
						</field>
						<field>
							<name>ALERT</name>
							<description>SMBus alert</description>
							<bitOffset>13</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
						</field>
						<field>
							<name>TIMEOUT</name>
							<description>Timeout or t_low detection flag</description>
							<bitOffset>12</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
						</field>
						<field>
							<name>PECERR</name>
							<description>PEC Error in reception</description>
							<bitOffset>11</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
						</field>
						<field>
							<name>OVR</name>
							<description>Overrun/Underrun (slave mode)</description>
							<bitOffset>10</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
						</field>
						<field>
							<name>ARLO</name>
							<description>Arbitration lost</description>
							<bitOffset>9</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
						</field>
						<field>
							<name>BERR</name>
							<description>Bus error</description>
							<bitOffset>8</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
						</field>
						<field>
							<name>TCR</name>
							<description>Transfer Complete Reload</description>
							<bitOffset>7</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
						</field>
						<field>
							<name>TC</name>
							<description>Transfer Complete (master mode)</description>
							<bitOffset>6</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
						</field>
						<field>
							<name>STOPF</name>
							<description>Stop detection flag</description>
							<bitOffset>5</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
						</field>
						<field>
							<name>NACKF</name>
							<description>Not acknowledge received flag</description>
							<bitOffset>4</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
						</field>
						<field>
							<name>ADDR</name>
							<description>Address matched (slave mode)</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
						</field>
						<field>
							<name>RXNE</name>
							<description>Receive data register not empty (receivers)</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
						</field>
						<field>
							<name>TXIS</name>
							<description>Transmit interrupt status (transmitters)</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-write</access>
						</field>
						<field>
							<name>TXE</name>
							<description>Transmit data register empty (transmitters)</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-write</access>
						</field>
					</fields>
				</register>
				<register>
					<name>ICR</name>
					<displayName>ICR</displayName>
					<description>Interrupt clear register</description>
					<addressOffset>0x1C</addressOffset>
					<size>0x20</size>
					<access>write-only</access>
					<resetValue>0x00000000</resetValue>
					<fields>
						<field>
							<name>ALERTCF</name>
							<description>Alert flag clear</description>
							<bitOffset>13</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>TIMOUTCF</name>
							<description>Timeout detection flag clear</description>
							<bitOffset>12</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>PECCF</name>
							<description>PEC Error flag clear</description>
							<bitOffset>11</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>OVRCF</name>
							<description>Overrun/Underrun flag clear</description>
							<bitOffset>10</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>ARLOCF</name>
							<description>Arbitration lost flag clear</description>
							<bitOffset>9</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>BERRCF</name>
							<description>Bus error flag clear</description>
							<bitOffset>8</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>STOPCF</name>
							<description>Stop detection flag clear</description>
							<bitOffset>5</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>NACKCF</name>
							<description>Not Acknowledge flag clear</description>
							<bitOffset>4</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>ADDRCF</name>
							<description>Address Matched flag clear</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>PECR</name>
					<displayName>PECR</displayName>
					<description>PEC register</description>
					<addressOffset>0x20</addressOffset>
					<size>0x20</size>
					<access>read-only</access>
					<resetValue>0x00000000</resetValue>
					<fields>
						<field>
							<name>PEC</name>
							<description>Packet error checking register</description>
							<bitOffset>0</bitOffset>
							<bitWidth>8</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>RXDR</name>
					<displayName>RXDR</displayName>
					<description>Receive data register</description>
					<addressOffset>0x24</addressOffset>
					<size>0x20</size>
					<access>read-only</access>
					<resetValue>0x00000000</resetValue>
					<fields>
						<field>
							<name>RXDATA</name>
							<description>8-bit receive data</description>
							<bitOffset>0</bitOffset>
							<bitWidth>8</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>TXDR</name>
					<displayName>TXDR</displayName>
					<description>Transmit data register</description>
					<addressOffset>0x28</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<fields>
						<field>
							<name>TXDATA</name>
							<description>8-bit transmit data</description>
							<bitOffset>0</bitOffset>
							<bitWidth>8</bitWidth>
						</field>
					</fields>
				</register>
			</registers>
		</peripheral>
		<peripheral>
			<name>IWDG</name>
			<description>Independent watchdog</description>
			<groupName>IWDG</groupName>
			<baseAddress>0x40003000</baseAddress>
			<addressBlock>
				<offset>0x0</offset>
				<size>0x400</size>
				<usage>registers</usage>
			</addressBlock>
			<registers>
				<register>
					<name>KR</name>
					<displayName>KR</displayName>
					<description>Key register</description>
					<addressOffset>0x0</addressOffset>
					<size>0x20</size>
					<access>write-only</access>
					<resetValue>0x00000000</resetValue>
					<fields>
						<field>
							<name>KEY</name>
							<description>Key value (write only, read 0x0000)</description>
							<bitOffset>0</bitOffset>
							<bitWidth>16</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>PR</name>
					<displayName>PR</displayName>
					<description>Prescaler register</description>
					<addressOffset>0x4</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<fields>
						<field>
							<name>PR</name>
							<description>Prescaler divider</description>
							<bitOffset>0</bitOffset>
							<bitWidth>3</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>RLR</name>
					<displayName>RLR</displayName>
					<description>Reload register</description>
					<addressOffset>0x8</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000FFF</resetValue>
					<fields>
						<field>
							<name>RL</name>
							<description>Watchdog counter reload value</description>
							<bitOffset>0</bitOffset>
							<bitWidth>12</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SR</name>
					<displayName>SR</displayName>
					<description>Status register</description>
					<addressOffset>0x0C</addressOffset>
					<size>0x20</size>
					<access>read-only</access>
					<resetValue>0x00000000</resetValue>
					<fields>
						<field>
							<name>WVU</name>
							<description>Watchdog counter window prescaler update</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>RVU</name>
							<description>Watchdog counter reload prescaler update</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>PVU</name>
							<description>Watchdog prescaler prescaler update</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>WINR</name>
					<displayName>WINR</displayName>
					<description>Window register</description>
					<addressOffset>0x10</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000FFF</resetValue>
					<fields>
						<field>
							<name>WIN</name>
							<description>Watchdog counter window value</description>
							<bitOffset>0</bitOffset>
							<bitWidth>12</bitWidth>
						</field>
					</fields>
				</register>
			</registers>
		</peripheral>
		<peripheral>
			<name>LPUART1</name>
			<description>Universal synchronous asynchronous receiver transmitter</description>
			<groupName>LPUART1</groupName>
			<baseAddress>0x41005000</baseAddress>
			<addressBlock>
				<offset>0x0</offset>
				<size>0x400</size>
				<usage>registers</usage>
			</addressBlock>
			<interrupt>
				<name>LPUART</name>
				<description>Low Power UART interrupt</description>
				<value>9</value>
			</interrupt>
			<registers>
				<register>
					<name>CR1</name>
					<displayName>CR1</displayName>
					<description>Control register 1</description>
					<addressOffset>0x0</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x0000</resetValue>
					<fields>
						<field>
							<name>RXFFIE</name>
							<description>RXFFIE</description>
							<bitOffset>31</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>TXFEIE</name>
							<description>TXFEIE</description>
							<bitOffset>30</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>FIFOEN</name>
							<description>FIFOEN</description>
							<bitOffset>29</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>M1</name>
							<description>Word length</description>
							<bitOffset>28</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>DEAT_4</name>
							<description>Driver Enable assertion time</description>
							<bitOffset>25</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>DEAT_3</name>
							<description>DEAT3</description>
							<bitOffset>24</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>DEAT_2</name>
							<description>DEAT2</description>
							<bitOffset>23</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>DEAT_1</name>
							<description>DEAT1</description>
							<bitOffset>22</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>DEAT_0</name>
							<description>DEAT0</description>
							<bitOffset>21</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>DEDT_4</name>
							<description>Driver Enable de-assertion time</description>
							<bitOffset>20</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>DEDT_3</name>
							<description>DEDT3</description>
							<bitOffset>19</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>DEDT_2</name>
							<description>DEDT2</description>
							<bitOffset>18</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>DEDT_1</name>
							<description>DEDT1</description>
							<bitOffset>17</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>DEDT_0</name>
							<description>DEDT0</description>
							<bitOffset>16</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>CMIE</name>
							<description>Character match interrupt enable</description>
							<bitOffset>14</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>MME</name>
							<description>Mute mode enable</description>
							<bitOffset>13</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>M0</name>
							<description>Word length</description>
							<bitOffset>12</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>WAKE</name>
							<description>Receiver wakeup method</description>
							<bitOffset>11</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>PCE</name>
							<description>Parity control enable</description>
							<bitOffset>10</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>PS</name>
							<description>Parity selection</description>
							<bitOffset>9</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>PEIE</name>
							<description>PE interrupt enable</description>
							<bitOffset>8</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>TXEIE</name>
							<description>interrupt enable</description>
							<bitOffset>7</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>TCIE</name>
							<description>Transmission complete interrupt enable</description>
							<bitOffset>6</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>RXNEIE</name>
							<description>RXNE interrupt enable</description>
							<bitOffset>5</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>IDLEIE</name>
							<description>IDLE interrupt enable</description>
							<bitOffset>4</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>TE</name>
							<description>Transmitter enable</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>RE</name>
							<description>Receiver enable</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>UESM</name>
							<description>LPUART enable in Stop mode</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
						</field>						
						<field>
							<name>UE</name>
							<description>USART enable</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>CR2</name>
					<displayName>CR2</displayName>
					<description>Control register 2</description>
					<addressOffset>0x4</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x0000</resetValue>
					<fields>
						<field>
							<name>ADD4_7</name>
							<description>Address of the USART node</description>
							<bitOffset>28</bitOffset>
							<bitWidth>4</bitWidth>
						</field>
						<field>
							<name>ADD</name>
							<description>Address of the USART node</description>
							<bitOffset>24</bitOffset>
							<bitWidth>4</bitWidth>
						</field>
						<field>
							<name>MSBFIRST</name>
							<description>Most significant bit first</description>
							<bitOffset>19</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>DATAINV</name>
							<description>Binary data inversion</description>
							<bitOffset>18</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>TXINV</name>
							<description>TX pin active level inversion</description>
							<bitOffset>17</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>RXINV</name>
							<description>RX pin active level inversion</description>
							<bitOffset>16</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>SWAP</name>
							<description>Swap TX/RX pins</description>
							<bitOffset>15</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>STOP</name>
							<description>STOP bits</description>
							<bitOffset>12</bitOffset>
							<bitWidth>2</bitWidth>
						</field>
						<field>
							<name>ADDM7</name>
							<description>7-bit Address Detection/4-bit address Detection</description>
							<bitOffset>4</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>CR3</name>
					<displayName>CR3</displayName>
					<description>Control register 3</description>
					<addressOffset>0x8</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x0000</resetValue>
					<fields>
						<field>
							<name>TXFTCFG</name>
							<description>TXFIFO threshold configuration</description>
							<bitOffset>29</bitOffset>
							<bitWidth>3</bitWidth>
						</field>
						<field>
							<name>RXFTIE</name>
							<description>RXFTIE</description>
							<bitOffset>28</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>RXFTCFG</name>
							<description>Receive FIFO threshold configuration</description>
							<bitOffset>25</bitOffset>
							<bitWidth>3</bitWidth>
						</field>
						<field>
							<name>TXFTIE</name>
							<description>TXFIFO threshold interrupt enable</description>
							<bitOffset>23</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>WUFIE</name>
							<description>Wakeup from Stop mode interrupt enable</description>
							<bitOffset>22</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>WUS</name>
							<description>Wakeup from Stop mode interrupt flag selection</description>
							<bitOffset>20</bitOffset>
							<bitWidth>2</bitWidth>
						</field>
						<field>
							<name>DEP</name>
							<description>Driver enable polarity selection</description>
							<bitOffset>15</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>DEM</name>
							<description>Driver enable mode</description>
							<bitOffset>14</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>DDRE</name>
							<description>DMA Disable on reception Error</description>
							<bitOffset>13</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>OVRDIS</name>
							<description>Overrun Disable</description>
							<bitOffset>12</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>CTSIE</name>
							<description>CTs interrupt enable</description>
							<bitOffset>10</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>CTSE</name>
							<description>CTs enable</description>
							<bitOffset>9</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>RTSE</name>
							<description>RTs enable</description>
							<bitOffset>8</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>DMAT</name>
							<description>DMA enable transmitter</description>
							<bitOffset>7</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>DMAR</name>
							<description>DMA enable receiver</description>
							<bitOffset>6</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>HDSEL</name>
							<description>Half-duplex selection</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>EIE</name>
							<description>Error interrupt enable</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>BRR</name>
					<displayName>BRR</displayName>
					<description>Baud rate register</description>
					<addressOffset>0xC</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x0000</resetValue>
					<fields>
						<field>
							<name>BRR</name>
							<description>BRR</description>
							<bitOffset>0</bitOffset>
							<bitWidth>20</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>RQR</name>
					<displayName>RQR</displayName>
					<description>Request register</description>
					<addressOffset>0x18</addressOffset>
					<size>0x20</size>
					<access>write-only</access>
					<resetValue>0x0000</resetValue>
					<fields>
						<field>
							<name>TXFRQ</name>
							<description>TXFRQ</description>
							<bitOffset>4</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>RXFRQ</name>
							<description>Receive data flush request</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>MMRQ</name>
							<description>Mute mode request</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>SBKRQ</name>
							<description>Send break request</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>ISR</name>
					<displayName>ISR</displayName>
					<description>Interrupt and status register</description>
					<addressOffset>0x1C</addressOffset>
					<size>0x20</size>
					<access>read-only</access>
					<resetValue>0x0080</resetValue>
					<fields>
						<field>
								<name>TXFT</name>
								<description>TXFIFO threshold flag</description>
								<bitOffset>27</bitOffset>
								<bitWidth>1</bitWidth>
						</field>
						<field>
								<name>RXFT</name>
								<description>RXFIFO threshold flag</description>
								<bitOffset>26</bitOffset>
								<bitWidth>1</bitWidth>
						</field>
						<field>
								<name>RXFF</name>
								<description>RXFIFO Full</description>
								<bitOffset>24</bitOffset>
								<bitWidth>1</bitWidth>
						</field>
						<field>
								<name>TXFE</name>
								<description>TXFIFO Empty</description>
								<bitOffset>23</bitOffset>
								<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>REACK</name>
							<description>REACK</description>
							<bitOffset>22</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>TEACK</name>
							<description>TEACK</description>
							<bitOffset>21</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>RWU</name>
							<description>RWU</description>
							<bitOffset>19</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>SBKF</name>
							<description>SBKF</description>
							<bitOffset>18</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>CMF</name>
							<description>CMF</description>
							<bitOffset>17</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>BUSY</name>
							<description>BUSY</description>
							<bitOffset>16</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>CTS</name>
							<description>CTS</description>
							<bitOffset>10</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>CTSIF</name>
							<description>CTSIF</description>
							<bitOffset>9</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>TXE</name>
							<description>TXE</description>
							<bitOffset>7</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>TC</name>
							<description>TC</description>
							<bitOffset>6</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>RXNE</name>
							<description>RXNE</description>
							<bitOffset>5</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>IDLE</name>
							<description>IDLE</description>
							<bitOffset>4</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>ORE</name>
							<description>ORE</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>NE</name>
							<description>START bit Noise detection flag</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>FE</name>
							<description>FE</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>PE</name>
							<description>PE</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>ICR</name>
					<displayName>ICR</displayName>
					<description>Interrupt flag clear register</description>
					<addressOffset>0x20</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x0000</resetValue>
					<fields>
						<field>
							<name>WUCF</name>
							<description>Wakeup from Stop mode clear flag</description>
							<bitOffset>20</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>CMCF</name>
							<description>Character match clear flag</description>
							<bitOffset>17</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>CTSCF</name>
							<description>CTs clear flag</description>
							<bitOffset>9</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>TCCF</name>
							<description>Transmission complete clear flag</description>
							<bitOffset>6</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>IDLECF</name>
							<description>Idle line detected clear flag</description>
							<bitOffset>4</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>ORECF</name>
							<description>Overrun error clear flag</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>NECF</name>
							<description>Noise detected clear flag</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>FECF</name>
							<description>Framing error clear flag</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>PECF</name>
							<description>Parity error clear flag</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>RDR</name>
					<displayName>RDR</displayName>
					<description>Receive data register</description>
					<addressOffset>0x24</addressOffset>
					<size>0x20</size>
					<access>read-only</access>
					<resetValue>0x0000</resetValue>
					<fields>
						<field>
							<name>RDR</name>
							<description>Receive data value</description>
							<bitOffset>0</bitOffset>
							<bitWidth>9</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>TDR</name>
					<displayName>TDR</displayName>
					<description>Transmit data register</description>
					<addressOffset>0x28</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x0000</resetValue>
					<fields>
						<field>
							<name>TDR</name>
							<description>Transmit data value</description>
							<bitOffset>0</bitOffset>
							<bitWidth>9</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>PRESC</name>
					<displayName>PRESC</displayName>
					<description>Prescaler register</description>
					<addressOffset>0x2C</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x0000</resetValue>
					<fields>
						<field>
							<name>PRESCALER</name>
							<description>Clock prescaler</description>
							<bitOffset>0</bitOffset>
							<bitWidth>4</bitWidth>
						</field>
					</fields>
				</register>
			</registers>
		</peripheral>
		
		<peripheral>
			<name>PKA</name>
			<description>PKA</description>
			<groupName>PKA</groupName>
			<baseAddress>0x48300000</baseAddress>
			<addressBlock>
				<offset>0x0</offset>
				<size>0xD</size>
				<usage>registers</usage>
			</addressBlock>
			<interrupt>
				<name>PKA</name>
				<description>Private key accelerator  interrupt</description>
				<value>13</value>
			</interrupt>
			<registers>
				<register>
					<name>CR</name>
					<displayName>CR</displayName>
					<description>Control register</description>
					<addressOffset>0x0</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<fields>
						<field>
							<name>ADDRERRIE</name>
							<description>Address error interrupt enable</description>
							<bitOffset>20</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>RAMERRIE</name>
							<description>RAM error interrupt enable</description>
							<bitOffset>19</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>PROCENDIE</name>
							<description>End of operation interrupt enable</description>
							<bitOffset>17</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>MODE</name>
							<description>PKA Operation Mode</description>
							<bitOffset>8</bitOffset>
							<bitWidth>6</bitWidth>
						</field>
						<field>
							<name>SECLVL</name>
							<description>Security Enable</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>START</name>
							<description>Start the operation</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>EN</name>
							<description>Peripheral Enable</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SR</name>
					<displayName>SR</displayName>
					<description>PKA status register</description>
					<addressOffset>0x4</addressOffset>
					<size>0x20</size>
					<access>read-only</access>
					<resetValue>0x00000000</resetValue>
					<fields>
						<field>
							<name>ADDRERRF</name>
							<description>Address error flag</description>
							<bitOffset>20</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>RAMERRF</name>
							<description>RAM error flag</description>
							<bitOffset>19</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>PROCENDF</name>
							<description>PKA End of Operation flag</description>
							<bitOffset>17</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>BUSY</name>
							<description>PKA Operation in progress</description>
							<bitOffset>16</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>CLRFR</name>
					<displayName>CLRFR</displayName>
					<description>PKA clear flag register</description>
					<addressOffset>0x8</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<fields>
						<field>
							<name>ADDRERRFC</name>
							<description>Clear Address error flag</description>
							<bitOffset>20</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>RAMERRFC</name>
							<description>Clear RAM error flag</description>
							<bitOffset>19</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>PROCENDFC</name>
							<description>Clear PKA End of Operatiot flag</description>
							<bitOffset>17</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
			</registers>
		</peripheral>
		<peripheral>
			<name>PWR</name>
			<description>Power control</description>
			<groupName>PWR</groupName>
			<baseAddress>0x48500000</baseAddress>
			<addressBlock>
				<offset>0x0</offset>
				<size>0x400</size>
				<usage>registers</usage>
			</addressBlock>
			<registers>
				<register>
					<name>CR1</name>
					<displayName>CR1</displayName>
					<description>Power control register 1</description>
					<addressOffset>0x00</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000114</resetValue>
					<fields>
						<field>
							<name>ENBORL</name>
							<description>Enable BORL reset supervising during RUN mode.</description>
							<bitOffset>8</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>SELBORH</name>
							<description>BORH voltage threshold selection:</description>
							<bitOffset>6</bitOffset>
							<bitWidth>2</bitWidth>
						</field>
						<field>
							<name>ENBORH</name>
							<description>Enable the BORH software configuration.</description>
							<bitOffset>5</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>APC</name>
							<description>Apply pull-up/-down configuration from PWRC or GPIO register.</description>
							<bitOffset>4</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>IBIAS_RUN_STATE</name>
							<description>Enable/Disable IBIAs during RUN mode when automatic mode is</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>IBIAS_RUN_AUTO</name>
							<description>Enable automatic IBIAs control during RUN/DEEPSTOP mode.</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>ENSDNBOR</name>
							<description>Enable BOR reset supervising during SHUTDOWN mode.</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>LPMS</name>
							<description>Low Power Mode Selection.</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>CR2</name>
					<displayName>CR2</displayName>
					<description>Power control register 2</description>
					<addressOffset>0x04</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000100</resetValue>
					<fields>
						<field>
							<name>ENTS</name>
							<description>Enable Temperature Sensor</description>
							<bitOffset>9</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>GPIORET</name>
							<description>GPIO retention enable.</description>
							<bitOffset>8</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>RAMRET1</name>
							<description>RAM1 retention during low power mode</description>
							<bitOffset>5</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>PVDLS</name>
							<description>Programmable Voltage Detector Level selection</description>
							<bitOffset>1</bitOffset>
							<bitWidth>3</bitWidth>
						</field>
						<field>
							<name>PVDE</name>
							<description>Programmable Voltage Detector Enable</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>CR3</name>
					<displayName>CR3</displayName>
					<description>Power control register 3</description>
					<addressOffset>0x08</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<fields>
						<field>
							<name>EIWL</name>
							<description>Enable wakeup on Internal event (RTC).</description>
							<bitOffset>15</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>EIWL2</name>
							<description>Enable wakeup on Internal event (LPUART).</description>
							<bitOffset>14</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>EWBLEHCPU</name>
							<description> EWBLEHCPU Wakeup BLE Host CPU Enable</description>
							<bitOffset>13</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>EWBLE</name>
							<description> Wakeup BLE Enable</description>
							<bitOffset>12</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>EWU11</name>
							<description> Enable WakeUp line 11</description>
							<bitOffset>11</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>EWU10</name>
							<description> Enable WakeUp line 10</description>
							<bitOffset>10</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>EWU9</name>
							<description> Enable WakeUp line 9</description>
							<bitOffset>9</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>EWU8</name>
							<description> Enable WakeUp line 8</description>
							<bitOffset>8</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>EWU7</name>
							<description> Enable WakeUp line 7</description>
							<bitOffset>7</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>EWU6</name>
							<description> Enable WakeUp line 6</description>
							<bitOffset>6</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>EWU5</name>
							<description> Enable WakeUp line 5</description>
							<bitOffset>5</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>EWU4</name>
							<description> Enable WakeUp line 4</description>
							<bitOffset>4</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>EWU3</name>
							<description> Enable WakeUp line 3</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>EWU2</name>
							<description> Enable WakeUp line 2</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>EWU1</name>
							<description> Enable WakeUp line 1</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>EWU0</name>
							<description> Enable WakeUp line 0</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>CR4</name>
					<displayName>CR4</displayName>
					<description>Power control register 4</description>
					<addressOffset>0x0C</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<fields>
						<field>
							<name>WUP11</name>
							<description>Wakeup polarity for PA11 I/O.</description>
							<bitOffset>11</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>WUP10</name>
							<description>Wakeup polarity for PA10 I/O.</description>
							<bitOffset>10</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>WUP9</name>
							<description>Wakeup polarity for PA9 IO event.</description>
							<bitOffset>9</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>WUP8</name>
							<description>Wakeup polarity for PA8 IO event.</description>
							<bitOffset>8</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>WUP7</name>
							<description>Wakeup polarity for PB7 IO event.</description>
							<bitOffset>7</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>WUP6</name>
							<description>Wakeup polarity for PB6 IO event.</description>
							<bitOffset>6</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>WUP5</name>
							<description>Wakeup polarity for PB5 IO event.</description>
							<bitOffset>5</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>WUP4</name>
							<description>Wakeup polarity for PB4 IO event.</description>
							<bitOffset>4</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>WUP3</name>
							<description>Wakeup polarity for PB3 IO event.</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>WUP2</name>
							<description>Wakeup polarity for PB2 IO event.</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>WUP1</name>
							<description>Wakeup polarity for PB1 IO event.</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>WUP0</name>
							<description>Wakeup polarity for PB0 IO event.</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SR1</name>
					<displayName>SR1</displayName>
					<description>Power status register 1</description>
					<addressOffset>0x10</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<fields>
						<field>
							<name>IWUF</name>
							<description>Internal wakeup flag (RTC).</description>
							<bitOffset>15</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>IWUF2</name>
							<description>Internal wakeup 2 flag (LPUART).</description>
							<bitOffset>14</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>WBLEHCPUF</name>
							<description> Wakeup BLE HOST CPU Flag (cf. user manual)</description>
							<bitOffset>13</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>WBLEF</name>
							<description> Wakeup BLE Flag</description>
							<bitOffset>12</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>WUF11</name>
							<description> WakeUp Flag 11</description>
							<bitOffset>11</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>WUF10</name>
							<description> WakeUp Flag 10</description>
							<bitOffset>10</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>WUF9</name>
							<description> WakeUp Flag 9</description>
							<bitOffset>9</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>WUF8</name>
							<description> WakeUp Flag 8</description>
							<bitOffset>8</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>WUF7</name>
							<description> WakeUp Flag 7</description>
							<bitOffset>7</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>WUF6</name>
							<description> WakeUp Flag 6</description>
							<bitOffset>6</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>WUF5</name>
							<description> WakeUp Flag 5</description>
							<bitOffset>5</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>WUF4</name>
							<description> WakeUp Flag 4</description>
							<bitOffset>4</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>WUF3</name>
							<description> WakeUp Flag 3</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>WUF2</name>
							<description> WakeUp Flag 2</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>WUF1</name>
							<description> WakeUp Flag 1</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>WUF0</name>
							<description> WakeUp Flag 0</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SR2</name>
					<displayName>SR2</displayName>
					<description>Power status register 2</description>
					<addressOffset>0x14</addressOffset>
					<size>0x20</size>
					<access>read-only</access>
					<resetValue>0x00000306</resetValue>
					<fields>
						<field>
							<name>IOBOOTVAL</name>
							<description></description>
							<bitOffset>12</bitOffset>
							<bitWidth>4</bitWidth>
						</field>
						<field>
							<name>PVDO</name>
							<description>Power Voltage Detector Output</description>
							<bitOffset>11</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>REGLPS</name>
							<description>Regulator Low Power Started</description>
							<bitOffset>8</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
							<field>
								<name>IOBOOTVAL2</name>
								<description>I/Os value latched at POR.</description>
								<bitOffset>4</bitOffset>
								<bitWidth>4</bitWidth>
							</field>						
						<field>
							<name>SMPSRDY</name>
							<description>SMPs Ready Status</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>SMPSENR</name>
							<description>SMPs Enable Control Replica</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>SMPSBYPR</name>
							<description>SMPs Force Bypass Control Replica</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>CR5</name>
					<displayName>CR5</displayName>
					<description>Power control register 5</description>
					<addressOffset>0x1C</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000014</resetValue>
					<fields>
						<field>
							<name>CLKDETR_DISABLE</name>
							<description>disable the SMPs clock detection</description>
							<bitOffset>12</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>SMPS_ENA_DCM</name>
							<description>Discontinuous conduction mode enable.</description>
							<bitOffset>11</bitOffset>
							<bitWidth>1</bitWidth>
						</field>					
						<field>
							<name>NOSMPS</name>
							<description>No SMPs Mode</description>
							<bitOffset>10</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>SMPSFBYP</name>
							<description>Force SMPs Regulator in bypass mode</description>
							<bitOffset>9</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>SMPSLPOPEN</name>
							<description>In Low Power mode SMPs is in OPEN mode (instead of PRECHARGE mode).</description>
							<bitOffset>8</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>SMPSFRDY</name>
							<description>Force ready check</description>
							<bitOffset>7</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>SMPSBOMSEL</name>
							<description>SMPs BOM Selection</description>
							<bitOffset>4</bitOffset>
							<bitWidth>2</bitWidth>
						</field>
						<field>
							<name>SMPSLVL</name>
							<description>SMPs Output Level Voltage Selection</description>
							<bitOffset>0</bitOffset>
							<bitWidth>4</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>PUCRA</name>
					<displayName>PUCRA</displayName>
					<description>Power Port A pull-up control register</description>
					<addressOffset>0x20</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000F07</resetValue>
					<fields>
						<field>
							<name>PUA11</name>
							<description>Port A PAll-up bit 11</description>
							<bitOffset>11</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>PUA10</name>
							<description>Port A PAll-up bit 10</description>
							<bitOffset>10</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>PUA9</name>
							<description>Port A PAll-up bit 9</description>
							<bitOffset>9</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>PUA8</name>
							<description>Port A PAll-up bit 8</description>
							<bitOffset>8</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>PUA3</name>
							<description>Port A PAll-up bit 3</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>PUA2</name>
							<description>Port A PAll-up bit 2</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>PUA1</name>
							<description>Port A PAll-up bit 1</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>PUA0</name>
							<description>Port A PAll-up bit 0</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>PDCRA</name>
					<displayName>PDCRA</displayName>
					<description>Power Port A pull-down control register</description>
					<addressOffset>0x24</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000008</resetValue>
					<fields>
						<field>
							<name>PDA11</name>
							<description>Port A pull-down bit 11</description>
							<bitOffset>11</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>PDA10</name>
							<description>Port A pull-down bit 10</description>
							<bitOffset>10</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>PDA9</name>
							<description>Port A pull-down bit 9</description>
							<bitOffset>9</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>PDA8</name>
							<description>Port A pull-down bit 8</description>
							<bitOffset>8</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>PDA3</name>
							<description>Port A pull-down bit 3</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>PDA2</name>
							<description>Port A pull-down bit 2</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>PDA1</name>
							<description>Port A pull-down bit 1</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>PDA0</name>
							<description>Port A pull-down bit 0</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>PUCRB</name>
					<displayName>PUCRB</displayName>
					<description>Power Port B pull-up control register</description>
					<addressOffset>0x28</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x0000F0FF</resetValue>
					<fields>
						<field>
							<name>PUB15</name>
							<description>Port B PBll-up bit 15</description>
							<bitOffset>15</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>PUB14</name>
							<description>Port B PBll-up bit 14</description>
							<bitOffset>14</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>PUB13</name>
							<description>Port B PBll-up bit 13</description>
							<bitOffset>13</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>PUB12</name>
							<description>Port B PBll-up bit 12</description>
							<bitOffset>12</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>PUB7</name>
							<description>Port B PBll-up bit 7</description>
							<bitOffset>7</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>PUB6</name>
							<description>Port B PBll-up bit 6</description>
							<bitOffset>6</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>PUB5</name>
							<description>Port B PBll-up bit 5</description>
							<bitOffset>5</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>PUB4</name>
							<description>Port B PBll-up bit 4</description>
							<bitOffset>4</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>PUB3</name>
							<description>Port B PBll-up bit 3</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>PUB2</name>
							<description>Port B PBll-up bit 2</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>PUB1</name>
							<description>Port B PBll-up bit 1</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>PUB0</name>
							<description>Port B PBll-up bit 0</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>PDCRB</name>
					<displayName>PDCRB</displayName>
					<description>Power Port B pull-down control register</description>
					<addressOffset>0x2C</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<fields>
						<field>
							<name>PDB15</name>
							<description>Port B pull-down bit 15</description>
							<bitOffset>15</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>PDB14</name>
							<description>Port B pull-down bit 14</description>
							<bitOffset>14</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>PDB13</name>
							<description>Port B pull-down bit 13</description>
							<bitOffset>13</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>PDB12</name>
							<description>Port B pull-down bit 12</description>
							<bitOffset>12</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>PDB7</name>
							<description>Port B pull-down bit 7</description>
							<bitOffset>7</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>PDB6</name>
							<description>Port B pull-down bit 6</description>
							<bitOffset>6</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>PDB5</name>
							<description>Port B pull-down bit 5</description>
							<bitOffset>5</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>PDB4</name>
							<description>Port B pull-down bit 4</description>
							<bitOffset>4</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>PDB3</name>
							<description>Port B pull-down bit 3</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>PDB2</name>
							<description>Port B pull-down bit 2</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>PDB1</name>
							<description>Port B pull-down bit 1</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>PDB0</name>
							<description>Port B pull-down bit 0</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>CR6</name>
					<displayName>CR6</displayName>
					<description>This register manages the selection of the wakeup sources to get out of DEEPSTOP mode</description>
					<addressOffset>0x30</addressOffset>
					<size>32</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<fields>
						<field>
							<name>EWU19</name>
							<description>Enable wakeup on PA7 I/O event.</description>
							<bitOffset>7</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>EWU18</name>
							<description>Enable wakeup on PA6 I/O event.</description>
							<bitOffset>6</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>EWU17</name>
							<description>Enable wakeup on PA5 I/O event.</description>
							<bitOffset>5</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>EWU16</name>
							<description>Enable wakeup on PA4 I/O event.</description>
							<bitOffset>4</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>EWU15</name>
							<description>Enable wakeup on PA3 I/O event.</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>EWU14</name>
							<description>Enable wakeup on PA2 I/O event.</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>EWU13</name>
							<description>Enable wakeup on PA1 I/O event.</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>EWU12</name>
							<description>Enable wakeup on PA0 I/O event.</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>CR7</name>
					<displayName>CR7</displayName>
					<description>This register manages the polarity for the I/Os wakeup sources to get out of DEEPSTOP</description>
					<addressOffset>0x34</addressOffset>
					<size>32</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<fields>
						<field>
							<name>WUP19</name>
							<description>Wakeup polarity for PA7 IO event.</description>
							<bitOffset>7</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>WUP18</name>
							<description>Wakeup polarity for PA6 IO event.</description>
							<bitOffset>6</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>WUP17</name>
							<description>Wakeup polarity for PA5 IO event.</description>
							<bitOffset>5</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>WUP16</name>
							<description>Wakeup polarity for PA4 IO event.</description>
							<bitOffset>4</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>WUP15</name>
							<description>Wakeup polarity for PA3 IO event.</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>WUP14</name>
							<description>Wakeup polarity for PA2 IO event.</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>WUP13</name>
							<description>Wakeup polarity for PA1 IO event.</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>WUP12</name>
							<description>Wakeup polarity for PA0 IO event.</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SR3</name>
					<displayName>SR3</displayName>
					<description>This register provides the information concerning which source woke up the device after a DEEPSTOP.</description>
					<addressOffset>0x38</addressOffset>
					<size>32</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<fields>
						<field>
								<name>WUF19</name>
								<description>PA7 I/O wakeup flag.</description>
								<bitOffset>7</bitOffset>
								<bitWidth>1</bitWidth>
						</field>
						<field>
								<name>WUF18</name>
								<description>PA6 I/O wakeup flag.</description>
								<bitOffset>6</bitOffset>
								<bitWidth>1</bitWidth>
						</field>
						<field>
								<name>WUF17</name>
								<description>PA5 I/O wakeup flag.</description>
								<bitOffset>5</bitOffset>
								<bitWidth>1</bitWidth>
						</field>
						<field>
								<name>WUF16</name>
								<description>PA4 I/O wakeup flag.</description>
								<bitOffset>4</bitOffset>
								<bitWidth>1</bitWidth>
						</field>
						<field>
								<name>WUF15</name>
								<description>PA3 I/O wakeup flag.</description>
								<bitOffset>3</bitOffset>
								<bitWidth>1</bitWidth>
						</field>
						<field>
								<name>WUF14</name>
								<description>PA2 I/O wakeup flag.</description>
								<bitOffset>2</bitOffset>
								<bitWidth>1</bitWidth>
						</field>
						<field>
								<name>WUF13</name>
								<description>PA1 I/O wakeup flag.</description>
								<bitOffset>1</bitOffset>
								<bitWidth>1</bitWidth>
						</field>
						<field>
								<name>WUF12</name>
								<description>PA0 I/O wakeup flag.</description>
								<bitOffset>0</bitOffset>
								<bitWidth>1</bitWidth>
						</field>
						</fields>
				</register>
				<register>
					<name>DBGR</name>
					<displayName>DBGR</displayName>
					<description>This register is used for debug features</description>
					<addressOffset>0x84</addressOffset>
					<size>32</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<fields>
						<field>
							<name>DEEPSTOP2</name>
							<description>DEEPSTOP2 low power saving emulation enable.</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>EXTSRR</name>
					<displayName>EXTSRR</displayName>
					<description>Power status clear register</description>
					<addressOffset>0x88</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<fields>
						<field>
							<name>RFPHASEF</name>
							<description>RFPHAs Flag</description>
							<bitOffset>10</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>DEEPSTOPF</name>
							<description>System DeepStop Flag</description>
							<bitOffset>9</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>DBGSMPS</name>
					<displayName>DBGSMPS</displayName>
					<description>This register drives some control signals for the SMPS</description>
					<addressOffset>0x8C</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0X00000000</resetValue>
					<fields>
						<field>
							<name>TEST_OL</name>
							<description>TEST_OL_3V3 SMPs control signal.</description>
							<bitOffset>11</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>DIS_BIG_MOS</name>
							<description>DIS_BIG_MOS_3V3 SMPs control signal.</description>
							<bitOffset>10</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>CTLRES_RAMP</name>
							<description>CTLRES_RAMP_3V3 SMPs control signal.</description>
							<bitOffset>9</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>TESTILIM</name>
							<description>SMPS_TEST_ILIM_3V3 control signal.</description>
							<bitOffset>8</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>NO_STUP</name>
							<description>NO_STUP_3V3 SMPs control signal.</description>
							<bitOffset>7</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>HOT_STUP</name>
							<description>HOT_STUP_3V3 SMPs control signal.</description>
							<bitOffset>6</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>TESTKEL</name>
							<description>SMPS_TEST_KEL_3V3[2:0] control bus.</description>
							<bitOffset>4</bitOffset>
							<bitWidth>2</bitWidth>
						</field>
						<field>
							<name>TESTDIG</name>
							<description>SMPS_TEST_DIG_3V3[3:0] control bus.</description>
							<bitOffset>0</bitOffset>
							<bitWidth>4</bitWidth>
						</field>
					</fields>
				</register>
			</registers>
		</peripheral>
		<peripheral>
			<name>RADIO_CTRL</name>
			<description>Radio Controller</description>
			<groupName>RADIO_CTRL</groupName>
			<baseAddress>0x60001000</baseAddress>
			<size>28</size>
			<access>read-write</access>
			<addressBlock>
				<offset>0</offset>
				<size>0x400</size>
				<usage>registers</usage>
			</addressBlock>
			<interrupt>
				<name>RADIO_CTRL_IRQn</name>
				<description>Radio Control interrupt</description>
				<value>21</value>
			</interrupt>
			<registers>
				<register>
					<name>RADIO_CONTROL_ID</name>
					<displayName>RADIO_CONTROL_ID</displayName>
					<description>Radio Controller ID register</description>
					<addressOffset>0x00000000</addressOffset>
					<size>32</size>
					<access>read-only</access>
					<resetValue>0x00000000</resetValue>
					<fields>
						<field>
							<name>IDENTIFICATION</name>
							<description>IDENTIFICATION</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>CLK32COUNT</name>
					<displayName>CLK32COUNT</displayName>
					<description>Window length register</description>
					<addressOffset>0x00000004</addressOffset>
					<size>32</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<fields>

					</fields>
				</register>
				<register>
					<name>CLK32PERIOD</name>
					<displayName>CLK32PERIOD</displayName>
					<description>Slow clock period register</description>
					<addressOffset>0x00000008</addressOffset>
					<size>32</size>
					<access>read-only</access>
					<resetValue>0x00000000</resetValue>
					<fields>

					</fields>
				</register>
				<register>
					<name>CLK32FREQUENCY</name>
					<displayName>CLK32FREQUENCY</displayName>
					<description>Slow clock frequency register</description>
					<addressOffset>0x0000000C</addressOffset>
					<size>32</size>
					<access>read-only</access>
					<resetValue>0x00000000</resetValue>
					<fields>

					</fields>
				</register>
				<register>
					<name>RADIO_CONTROL_IRQ_STATUS</name>
					<displayName>RADIO_CONTROL_IRQ_STATUS</displayName>
					<description>Radio Controller Interrupt Status register</description>
					<addressOffset>0x00000010</addressOffset>
					<size>32</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<fields>

						<field>
							<name>LOW_CLK_IRQ</name>
							<description>LOW_CLK_IRQ</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>RADIO_FSM_IRQ</name>
							<description>RADIO_FSM_IRQ</description>
							<bitOffset>8</bitOffset>
							<bitWidth>6</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>RADIO_CONTROL_IRQ_ENABLE</name>
					<displayName>RADIO_CONTROL_IRQ_ENABLE</displayName>
					<description>Radio Controller Interrupt Control register</description>
					<addressOffset>0x00000014</addressOffset>
					<size>32</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<fields>

						<field>
							<name>SLOW_CLK_IRQ_MASK</name>
							<description>SLOW_CLK_IRQ_MASK</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>RADIO_FSM_IRQ_MASK</name>
							<description>RADIO_FSM_IRQ_MASK</description>
							<bitOffset>8</bitOffset>
							<bitWidth>6</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>RADIO_CONTROL_SPARE_REG</name>
					<displayName>RADIO_CONTROL_SPARE_REG</displayName>
					<description>Radio ControllerSpare register</description>
					<addressOffset>0x00000018</addressOffset>
					<size>32</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<fields>

					</fields>
				</register>
			</registers>
		</peripheral>
		<peripheral>
			<name>RCC</name>
			<description>Reset and clock control</description>
			<groupName>RCC</groupName>
			<baseAddress>0x48400000</baseAddress>
			<addressBlock>
				<offset>0x0</offset>
				<size>0xFFFF</size>
				<usage>registers</usage>
			</addressBlock>
			<interrupt>
				<name>RCC</name>
				<description>RCC interrupt</description>
				<value>1</value>
			</interrupt>
			<registers>
				<register>
					<name>CR</name>
					<displayName>CR</displayName>
					<description>Clock control register</description>
					<addressOffset>0x0</addressOffset>
					<access>read-write</access>
					<size>0x20</size>
					<resetValue>0x00001400</resetValue>
					<fields>
						<field>
							<name>HSERDY</name>
							<description>External High Speed clock flag.</description>
							<bitOffset>17</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
						</field>
						<field>
							<name>HSEON</name>
							<description>External High Speed clock enable.</description>
							<bitOffset>16</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-write</access>
						</field>
						<field>
							<name>FMRAT</name>
							<description>FMRAT</description>
							<bitOffset>15</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>HSIPLLRDY</name>
							<description>Internal High Speed clock PLL flag. This bit is set by hardware to indicate that the RC64MPLL pll is locked</description>
							<bitOffset>14</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>HSIPLLON</name>
							<description>Internal High Speed clock PLL enable</description>
							<bitOffset>13</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-write</access>
						</field>
						<field>
							<name>HSEPLLBUFON</name>
							<description>External high speed clock buffer for PLL RF2G4 enable.</description>
							<bitOffset>12</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>HSIRDY</name>
							<description>HSI clock ready flag</description>
							<bitOffset>10</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
						</field>
						<field>
							<name>LOCKDET_NSTOP</name>
							<description>LOCKDET_NSTOP</description>
							<bitOffset>7</bitOffset>
							<bitWidth>3</bitWidth>
						</field>
						<field>
							<name>LSEBYP</name>
							<description>External Low Speed clock bypass.</description>
							<bitOffset>6</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-write</access>
						</field>
						<field>
							<name>LSERDY</name>
							<description>External Low Speed clock flag</description>
							<bitOffset>5</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
						</field>
						<field>
							<name>LSEON</name>
							<description>External Low Speed clock enable</description>
							<bitOffset>4</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-write</access>
						</field>
						<field>
							<name>LSIRDY</name>
							<description>Internal Low Speed clock flag</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
						</field>
						<field>
							<name>LSION</name>
							<description>Internal low speed RC clock enable</description>
							<bitOffset>2</bitOffset>
							<access>read-write</access>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>CFGR</name>
					<displayName>CFGR</displayName>
					<description>Clock configuration register</description>
					<addressOffset>0x08</addressOffset>
					<access>read-write</access>
					<size>0x20</size>
					<resetValue>0x00000440</resetValue>
					<fields>
						<field>
							<name>CCOPRE</name>
							<description>Configurable Clock Output Prescaler</description>
							<bitOffset>29</bitOffset>
							<bitWidth>3</bitWidth>
							<access>read-write</access>
						</field>
						<field>
							<name>MCOSEL</name>
							<description>Microcontroller clock output</description>
							<bitOffset>26</bitOffset>
							<bitWidth>3</bitWidth>
							<access>read-write</access>
						</field>
						<field>
							<name>LCOSEL</name>
							<description>Low speed Configurable Clock Output Selection</description>
							<bitOffset>24</bitOffset>
							<bitWidth>2</bitWidth>
							<access>read-write</access>
						</field>
						<field>
							<name>SPI3I2SCLKSEL</name>
							<description>Selection of I2s clock for SPI2 IP</description>
							<bitOffset>22</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-write</access>
						</field>
						<field>
							<name>LCOEN</name>
							<description>LCO enable on PA10 also in deepstop.</description>
							<bitOffset>19</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-write</access>
						</field>
						<field>
							<name>IOBOOSTEN</name>
							<description>IO BOOSTER external clock enable</description>
							<bitOffset>17</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-write</access>
						</field>
						<field>
							<name>CLKSLOWSEL</name>
							<description>low speed clock source selection</description>
							<bitOffset>15</bitOffset>
							<bitWidth>2</bitWidth>
							<access>read-write</access>
						</field>
						<field>
							<name>SMPSDIV</name>
							<description>SMPs clock prescaling factor</description>
							<bitOffset>12</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-write</access>
						</field>
						<field>
							<name>CLKSYSDIV</name>
							<description>system clock divided factor from HSI_64M</description>
							<bitOffset>5</bitOffset>
							<bitWidth>3</bitWidth>
							<access>read-write</access>
						</field>
						<field>
							<name>STOPHSI</name>
							<description>RC64MPLL clock source stop request</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>HSESEL</name>
							<description>Clock source selection request.</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>CSSWCR</name>
					<displayName>CSSWCR</displayName>
					<description>Clocks Sources Software Calibration register</description>
					<addressOffset>0x0C</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<fields>
						<field>
							<name>HSITRIMSW</name>
							<description>High speed clock trimming set by software</description>
							<bitOffset>24</bitOffset>
							<bitWidth>6</bitWidth>
							<access>read-write</access>
						</field>
						<field>
							<name>HSISWTRIMEN</name>
							<description>High speed clock software trimming enable</description>
							<bitOffset>23</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-write</access>
						</field>
						<field>
							<name>LSEDRV</name>
							<description>external 32 kHz crystal GM</description>
							<bitOffset>5</bitOffset>
							<bitWidth>2</bitWidth>
							<access>read-write</access>
						</field>
						<field>
							<name>LSISWBW</name>
							<description>Low speed internal RC trimming value set by software</description>
							<bitOffset>1</bitOffset>
							<bitWidth>4</bitWidth>
							<access>read-write</access>
						</field>
						<field>
							<name>LSISWTRIMEN</name>
							<description>Low speed internal RC software trimming enable</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-write</access>
						</field>
					</fields>
				</register>
				<register>
					<name>CIER</name>
					<displayName>CIER</displayName>
					<description>Clock interrupt enable register</description>
					<addressOffset>0x18</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<fields>
						<field>
							<name>LPURSTIE</name>
							<description>LPUART reset release interrupt enable. </description>
							<bitOffset>9</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>WDGRSTIE</name>
							<description>Watchdog reset release interrupt enable.</description>
							<bitOffset>8</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>RTCRSTIE</name>
							<description>RTC reset release interrupt enable.</description>
							<bitOffset>7</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>HSIPLLUNLOCKDETIE</name>
							<description>HSI PLL unlock detection interrupt enable.</description>
							<bitOffset>6</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>HSIPLLRDYIE</name>
							<description>HSI PLLSYs ready interrupt enable</description>
							<bitOffset>5</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-write</access>
						</field>
						<field>
							<name>HSERDYIE</name>
							<description>HSE ready interrupt enable</description>
							<bitOffset>4</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-write</access>
						</field>
						<field>
							<name>HSIRDYIE</name>
							<description>HSI ready interrupt enable</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-write</access>
						</field>
						<field>
							<name>LSERDYIE</name>
							<description>LSE ready interrupt enable</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-write</access>
						</field>
						<field>
							<name>LSIRDYIE</name>
							<description>LSI1 ready interrupt enable</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-write</access>
						</field>
					</fields>
				</register>
				<register>
					<name>CIFR</name>
					<displayName>CIFR</displayName>
					<description>Clock interrupt flag register</description>
					<addressOffset>0x1C</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000008</resetValue>
					<fields>
						<field>
							<name>LPURSTF</name>
							<description>LPUART reset release flag. </description>
							<bitOffset>9</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>WDGRSTF</name>
							<description>Watchdog reset release flag.</description>
							<bitOffset>8</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>RTCRSTF</name>
							<description>RTC reset release flag.</description>
							<bitOffset>7</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>HSIPLLUNLOCKDETF</name>
							<description>HSI PLL unlock detection flag.</description>
							<bitOffset>6</bitOffset>
							<bitWidth>1</bitWidth>
						</field>					
						<field>
							<name>HSIPLLRDYF</name>
							<description>HSI PLL ready flag</description>
							<bitOffset>5</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-write</access>
						</field>
						<field>
							<name>HSERDYF</name>
							<description>HSE ready interrupt flag</description>
							<bitOffset>4</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-write</access>
						</field>
						<field>
							<name>HSIRDYF</name>
							<description>HSI ready interrupt flag</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-write</access>
						</field>
						<field>
							<name>LSERDYF</name>
							<description>LSE ready interrupt flag</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-write</access>
						</field>
						<field>
							<name>LSIRDYF</name>
							<description>LSI1 ready interrupt flag</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-write</access>
						</field>
					</fields>
				</register>
				<register>
					<name>CSCMDR</name>
					<displayName>CSCMDR</displayName>
					<description>This register allows switching the CPU system clock frequency safely while the MR_BLE is active.</description>
					<addressOffset>0x20</addressOffset>
					<size>32</size>
					<access>read-write</access>
					<resetValue>0x00000080</resetValue>
					<fields>
						<field>
								<name>EOFSEQ_IRQ</name>
								<description>End of sequence flag.</description>
								<bitOffset>7</bitOffset>
								<bitWidth>1</bitWidth>
						</field>
						<field>
								<name>EOFSEQ_IE</name>
								<description>End of sequence interrupt enable.</description>
								<bitOffset>6</bitOffset>
								<bitWidth>1</bitWidth>
						</field>
						<field>
								<name>STATUS</name>
								<description>Status of the switching sequence.</description>
								<bitOffset>4</bitOffset>
								<bitWidth>2</bitWidth>
						</field>
						<field>
								<name>CLKSYSDIV_REQ</name>
								<description>System clock requested/targeted frequency.</description>
								<bitOffset>1</bitOffset>
								<bitWidth>3</bitWidth>
						</field>
						<field>
								<name>REQUEST</name>
								<description>Request to switch the system clock frequency.</description>
								<bitOffset>0</bitOffset>
								<bitWidth>1</bitWidth>
						</field>						
					</fields>
				</register>
				<register>
					<name>AHBRSTR</name>
					<displayName>AHBRSTR</displayName>
					<description>AHB0 macro cells reset register</description>
					<addressOffset>0x30</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<fields>
						<field>
							<name>RNGRST</name>
							<description>RNG reset</description>
							<bitOffset>18</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-write</access>
						</field>
						<field>
							<name>PKARST</name>
							<description>PKA reset</description>
							<bitOffset>16</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-write</access>
						</field>
						<field>
							<name>CRCRST</name>
							<description>CRC reset</description>
							<bitOffset>12</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-write</access>
						</field>
						<field>
							<name>GPIOBRST</name>
							<description>IO controller for port A reset</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-write</access>
						</field>
						<field>
							<name>GPIOARST</name>
							<description>IO controller for port B reset</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-write</access>
						</field>
						<field>
							<name>DMARST</name>
							<description>DMA and DMAMUX reset</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-write</access>
						</field>
					</fields>
				</register>
				<register>
					<name>APB0RSTR</name>
					<displayName>APB0RSTR</displayName>
					<description>APB0 macro cells reset register</description>
					<addressOffset>0x34</addressOffset>
					<size>0X20</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<fields>
						<field>
							<name>WDGRST</name>
							<description>Watchdog reset</description>
							<bitOffset>14</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>RTCRST</name>
							<description>RTC reset</description>
							<bitOffset>12</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>SYSCFGRST</name>
							<description>system controller reset</description>
							<bitOffset>8</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>LPURSTF</name>
							<description>LPUART reset release flag.Bit 2 TIM17RST: TIM17 reset. </description>
							<bitOffset>9</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>TIM16RST</name>
							<description>TIM16 reset. </description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>TIM2RST</name>
							<description>TIM2 reset. </description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>APB1RSTR</name>
					<displayName>APB1RSTR</displayName>
					<description>APB1 peripheral reset register 1</description>
					<addressOffset>0x38</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<fields>
						<field>
							<name>I2C1RST</name>
							<description>I2C1 reset</description>
							<bitOffset>21</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-write</access>
						</field>
						<field>
							<name>SPI3RST</name>
							<description>SPI3 reset</description>
							<bitOffset>14</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-write</access>
						</field>
						<field>
							<name>USARTRST</name>
							<description>USARTRST: USART reset</description>
							<bitOffset>10</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-write</access>
						</field>
						<field>
							<name>ADCRST</name>
							<description>ADC reset</description>
							<bitOffset>4</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-write</access>
						</field>
					</fields>
				</register>
				<register>
					<name>APB2RSTR</name>
					<displayName>APB2RSTR</displayName>
					<description>APB2 peripheral reset register 2</description>
					<addressOffset>0x40</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<fields>
						<field>
							<name>MRBLERST</name>
							<description>MR_BLE Bluetooth radio reset</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-write</access>
						</field>
					</fields>
				</register>
				<register>
					<name>AHBENR</name>
					<displayName>AHBENR</displayName>
					<description>AHB0 macro cells clock enable register</description>
					<addressOffset>0x50</addressOffset>
					<size>0X20</size>
					<access>read-write</access>
					<resetValue>0x0000000C</resetValue>
					<fields>
						<field>
							<name>RNGEN</name>
							<description>RNG clock enable</description>
							<bitOffset>18</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-write</access>
						</field>
						<field>
							<name>PKAEN</name>
							<description>PKAEN: PKA enable</description>
							<bitOffset>16</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-write</access>
						</field>
						<field>
							<name>CRCEN</name>
							<description>CRCEN: CRC enable</description>
							<bitOffset>12</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-write</access>
						</field>
						<field>
							<name>GPIOBEN</name>
							<description>IO controller for port B enable</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-write</access>
						</field>
						<field>
							<name>GPIOAEN</name>
							<description>IO controller for port A enable</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-write</access>
						</field>
						<field>
							<name>DMAEN</name>
							<description>DMA and DMAMUX enable</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-write</access>
						</field>
					</fields>
				</register>
				<register>
					<name>APB0ENR</name>
					<displayName>APB0ENR</displayName>
					<description>APB0 macro cells clock enable register</description>
					<addressOffset>0x54</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<fields>
						<field>
							<name>WDGEN</name>
							<description>Watchdog enable.</description>
							<bitOffset>14</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-write</access>
						</field>
						<field>
							<name>RTCEN</name>
							<description>RTC enable.</description>
							<bitOffset>12</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-write</access>
						</field>
						<field>
							<name>SYSCFGEN</name>
							<description>system controller enable.</description>
							<bitOffset>8</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-write</access>
						</field>
						<field>
							<name>TIM17EN</name>
							<description>TIM17 enable. </description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>TIM16EN</name>
							<description>TIM16 enable. </description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>TIM2EN</name>
							<description>TIM2 enable. </description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>APB1ENR</name>
					<displayName>APB1ENR</displayName>
					<description>APB1ENR</description>
					<addressOffset>0x58</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<fields>
						<field>
							<name>I2C1EN</name>
							<description>CPU1 I2C1 clock enable</description>
							<bitOffset>21</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-write</access>
						</field>
						<field>
							<name>SPI3EN</name>
							<description>CPU1 SPI3 clock enable</description>
							<bitOffset>14</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-write</access>
						</field>
						<field>
							<name>USARTEN</name>
							<description>USART enable</description>
							<bitOffset>10</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-write</access>
						</field>
						<field>
							<name>LPUARTEN</name>
							<description>LPUART enable</description>
							<bitOffset>8</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-write</access>
						</field>
						<field>
							<name>ADCANAEN</name>
							<description>ADCANAEN</description>
							<bitOffset>5</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>ADCDIGEN</name>
							<description>ADCDIGEN</description>
							<bitOffset>4</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-write</access>
						</field>
					</fields>
				</register>
				<register>
					<name>APB2ENR</name>
					<displayName>APB2ENR</displayName>
					<description>APB2ENR</description>
					<addressOffset>0x60</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<fields>
						<field>
							<name>CLKBLEDIV</name>
							<description>MR_BLE (Bluetooth Low Energy radio) clock frequency selection when RCC_APB2ENR.MRBLEEN=1.</description>
							<bitOffset>1</bitOffset>
							<bitWidth>2</bitWidth>
						</field>
						<field>
							<name>MRBLEEN</name>
							<description>MR_BLE (Bluetooth radio) enable.</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>DBGR</name>
					<displayName>DBGR</displayName>
					<description>This register is planned for debug use-case only.</description>
					<addressOffset>0x80</addressOffset>
					<size>32</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<fields>
						<field>
							<name>DBGXOEXT</name>
							<description>Used for debug mode only.</description>
							<bitOffset>21</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>DBGBYPHSI</name>
							<description>Used for debug mode only.</description>
							<bitOffset>20</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>DBGHSIOFF</name>
							<description>Used for debug mode only.</description>
							<bitOffset>19</bitOffset>
							<bitWidth>1</bitWidth>
						</field>				
					</fields>
				</register>
				<register>
					<name>CSR</name>
					<displayName>CSR</displayName>
					<description>CSR</description>
					<addressOffset>0x94</addressOffset>
					<size>0x20</size>
					<resetValue>0x0C000000</resetValue>
					<access>read-write</access>
					<fields>
						<field>
							<name>LOCKUPRSTF</name>
							<description>CPU lockup reset flag</description>
							<bitOffset>30</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
						</field>
						<field>
							<name>WDGRSTF</name>
							<description>Watchdog reset flag</description>
							<bitOffset>29</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
						</field>
						<field>
							<name>SFTRSTF</name>
							<description>Software reset flag</description>
							<bitOffset>28</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
						</field>
						<field>
							<name>PORRSTF</name>
							<description>Power-On reset flag</description>
							<bitOffset>27</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
						</field>
						<field>
							<name>PADRSTF</name>
							<description>NRSTn pad reset flag.</description>
							<bitOffset>26</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
						</field>
						<field>
							<name>RMVF</name>
							<description>Remove Flag reset</description>
							<bitOffset>23</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-write</access>
						</field>
					</fields>
				</register>
				<register>
					<name>RFSWHSECR</name>
					<displayName>RFSWHSECR</displayName>
					<description>RF Software High Speed External register</description>
					<addressOffset>0x98</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000030</resetValue>
					<fields>
						<field>
							<name>SWXOTUNE</name>
							<description>RF HSE capacitor bank tuning value set by software</description>
							<bitOffset>8</bitOffset>
							<bitWidth>6</bitWidth>
						</field>
						<field>
							<name>SWXOTUNEEN</name>
							<description>RF HSE software capacitor bank tuning enable</description>
							<bitOffset>7</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>GMC</name>
							<description>High speed external IO current control</description>
							<bitOffset>4</bitOffset>
							<bitWidth>3</bitWidth>
						</field>
						<field>
							<name>SATRG</name>
							<description>Sense Amplifier Threshold</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>RFHSECR</name>
					<displayName>RFHSECR</displayName>
					<description>RF High Speed External register</description>
					<addressOffset>0x9C</addressOffset>
					<size>0x20</size>
					<access>read-only</access>
					<resetValue>0x00000000</resetValue>
					<fields>
						<field>
							<name>XOTUNE</name>
							<description>RF-HSE capacitor bank tuning</description>
							<bitOffset>0</bitOffset>
							<bitWidth>6</bitWidth>
						</field>
					</fields>
				</register>
			</registers>
		</peripheral>
		<peripheral>
			<name>RNG</name>
			<description>Random number generator</description>
			<groupName>RNG</groupName>
			<baseAddress>0x48600000</baseAddress>
			<addressBlock>
				<offset>0x0</offset>
				<size>0x400</size>
				<usage>registers</usage>
			</addressBlock>
			<registers>
				<register>
					<name>CR</name>
					<displayName>CR</displayName>
					<description>control register</description>
					<addressOffset>0x00</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<fields>
						<field>
							<name>TST_CLK</name>
							<description>TST_CLK</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>RNG_DIS</name>
							<description>Random number generator enable</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SR</name>
					<displayName>SR</displayName>
					<description>status register</description>
					<addressOffset>0x4</addressOffset>
					<access>read-write</access>
					<size>0x20</size>
					<resetValue>0x00000000</resetValue>
					<fields>
						<field>
							<name>FAULT</name>
							<description>FAULT</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
						</field>
						<field>
							<name>REVCLK</name>
							<description>REVCLK</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
						</field>
						<field>
							<name>RNGRDY</name>
							<description>RNGRDY ready</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
						</field>
					</fields>
				</register>
				<register>
					<name>VAL</name>
					<displayName>VAL</displayName>
					<description>data register</description>
					<addressOffset>0x8</addressOffset>
					<size>0x20</size>
					<access>read-only</access>
					<resetValue>0x00000000</resetValue>
					<fields>
						<field>
							<name>RANDOM_VALUE</name>
							<description>Random data</description>
							<bitOffset>0</bitOffset>
							<bitWidth>16</bitWidth>
						</field>
					</fields>
				</register>
			</registers>
		</peripheral>
		<peripheral>
			<name>RRM</name>
			<description>Wakeup block version register</description>
			<groupName>RRM</groupName>
			<baseAddress>0x60001400</baseAddress>
			<size>84</size>
			<access>read-write</access>
			<addressBlock>
				<offset>0</offset>
				<size>0x400</size>
				<usage>registers</usage>
			</addressBlock>
			<registers>
				<register>
					<name>RRM_ID</name>
					<displayName>RRM_ID</displayName>
					<description>RRM_ID register</description>
					<addressOffset>0X0</addressOffset>
					<size>32</size>
					<access>read-only</access>
					<resetValue>0x00000000</resetValue>
					<fields>
						<field>
							<name>IDENTIFICATION</name>
							<description>IDENTIFICATION</description>
							<bitOffset>0</bitOffset>
							<bitWidth>4</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>RRM_CTRL</name>
					<displayName>RRM_CTRL</displayName>
					<description>RRM_CTRL register</description>
					<addressOffset>0X4</addressOffset>
					<size>32</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<fields>

						<field>
							<name>PRIORITY</name>
							<description>PRIORITY</description>
							<bitOffset>0</bitOffset>
							<bitWidth>2</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>RRM_TEST</name>
					<displayName>RRM_TEST</displayName>
					<description>RRM test register</description>
					<addressOffset>0X8</addressOffset>
					<size>32</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<fields>

					</fields>
				</register>
				<register>
					<name>UDRA_CTRL0</name>
					<displayName>UDRA_CTRL0</displayName>
					<description>UDRA_CTRL0 register</description>
					<addressOffset>0X10</addressOffset>
					<size>32</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<fields>
						<field>
							<name>RELOAD_RDCFGPTR</name>
							<description>RELOAD_RDCFGPTR</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>UDRA_IRQ_ENABLE</name>
					<displayName>UDRA_IRQ_ENABLE</displayName>
					<description>UDRA_IRQ_ENABLE register</description>
					<addressOffset>0X14</addressOffset>
					<size>32</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<fields>

						<field>
							<name>RADIO_CFG_PTR_RELOADED</name>
							<description>RADIO_CFG_PTR_RELOADED</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>CMD_START</name>
							<description>CMD_START</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>CMD_END</name>
							<description>CMD_END</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>CMD_NUMBER_ERROR</name>
							<description>CMD_NUMBER_ERROR</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>UDRA_IRQ_STATUS</name>
					<displayName>UDRA_IRQ_STATUS</displayName>
					<description>UDRA_IRQ_STATUs register</description>
					<addressOffset>0X18</addressOffset>
					<size>32</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<fields>

						<field>
							<name>RADIO_CFG_PTR_RELOADED</name>
							<description>RADIO_CFG_PTR_RELOADED</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>CMD_START</name>
							<description>CMD_START</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>CMD_END</name>
							<description>CMD_END</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>CMD_NUMBER_ERROR</name>
							<description>CMD_NUMBER_ERROR</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>UDRA_RADIO_CFG_PTR</name>
					<displayName>UDRA_RADIO_CFG_PTR</displayName>
					<description>UDRA_RADIO_CFG_PTR register</description>
					<addressOffset>0X1C</addressOffset>
					<size>32</size>
					<access>read-only</access>
					<resetValue>0x00000000</resetValue>
					<fields>

						<field>
							<name>RADIO_CONFIG_ADDRESS</name>
							<description>RADIO_CONFIG_ADDRESS</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SEMA_IRQ_ENABLE</name>
					<displayName>SEMA_IRQ_ENABLE</displayName>
					<description>SEMA_IRQ_ENABLE register</description>
					<addressOffset>0X20</addressOffset>
					<size>32</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<fields>
						<field>
							<name>LOCK</name>
							<description>LOCK</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>UNLOCK</name>
							<description>UNLOCK</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SEMA_IRQ_STATUS</name>
					<displayName>SEMA_IRQ_STATUS</displayName>
					<description>SEMA_IRQ_STATUs register</description>
					<addressOffset>0X24</addressOffset>
					<size>32</size>
					<access>read-only</access>
					<resetValue>0x00000000</resetValue>
					<fields>

						<field>
							<name>LOCK</name>
							<description>LOCK</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>UNLOCK</name>
							<description>UNLOCK</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>BLE_IRQ_ENABLE</name>
					<displayName>BLE_IRQ_ENABLE</displayName>
					<description>BLE_IRQ_ENABLE register</description>
					<addressOffset>0X28</addressOffset>
					<size>32</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<fields>

						<field>
							<name>PORT_GRANT</name>
							<description>PORT_GRANT</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>PORT_RELEASE</name>
							<description>PORT_RELEASE</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>PORT_PREEMPT</name>
							<description>PORT_PREEMPT</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>PORT_CMD_START</name>
							<description>PORT_CMD_START</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>PORT_CMD_END</name>
							<description>PORT_CMD_END</description>
							<bitOffset>4</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>BLE_IRQ_STATUS</name>
					<displayName>BLE_IRQ_STATUS</displayName>
					<description>BLE_IRQ_STATUs register</description>
					<addressOffset>0X2C</addressOffset>
					<size>32</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<fields>

						<field>
							<name>PORT_GRANT</name>
							<description>PORT_GRANT</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>PORT_RELEASE</name>
							<description>PORT_RELEASE</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>PORT_PREEMPT</name>
							<description>PORT_PREEMPT</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>CMD_START</name>
							<description>CMD_START</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>CMD_END</name>
							<description>CMD_END</description>
							<bitOffset>4</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>VP_CPU_CMD_BUS</name>
					<displayName>VP_CPU_CMD_BUS</displayName>
					<description>VP_CPU_CMD_BUs register</description>
					<addressOffset>0X60</addressOffset>
					<size>32</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<fields>
						<field>
							<name>COMMAND</name>
							<description>COMMAND</description>
							<bitOffset>0</bitOffset>
							<bitWidth>3</bitWidth>
						</field>
						<field>
							<name>COMMAND_REQ</name>
							<description>COMMAND_REQ</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>VP_CPU_SEMA_BUS</name>
					<displayName>VP_CPU_SEMA_BUS</displayName>
					<description>VP_CPU_SEMA_BUs register</description>
					<addressOffset>0X64</addressOffset>
					<size>32</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<fields>

						<field>
							<name>TAKE_PRIO</name>
							<description>TAKE_PRIO</description>
							<bitOffset>0</bitOffset>
							<bitWidth>3</bitWidth>
						</field>
						<field>
							<name>TAKE_REQ</name>
							<description>TAKE_REQ</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>TAKE_PREEMPT</name>
							<description>TAKE_PREEMPT</description>
							<bitOffset>4</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>VP_CPU_IRQ_ENABLE</name>
					<displayName>VP_CPU_IRQ_ENABLE</displayName>
					<description>VP_CPU_IRQ_ENABLE register</description>
					<addressOffset>0X68</addressOffset>
					<size>32</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<fields>

						<field>
							<name>PORT_GRANT</name>
							<description>PORT_GRANT</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>PORT_RELEASE</name>
							<description>PORT_RELEASE</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>PORT_PREEMPT</name>
							<description>PORT_PREEMPT</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>PORT_CMD_START</name>
							<description>PORT_CMD_START</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>PORT_CMD_END</name>
							<description>PORT_CMD_END</description>
							<bitOffset>4</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>VP_CPU_IRQ_STATUS</name>
					<displayName>VP_CPU_IRQ_STATUS</displayName>
					<description>VP_CPU_IRQ_STATUs register</description>
					<addressOffset>0X6C</addressOffset>
					<size>32</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<fields>

						<field>
							<name>PORT_GRANT</name>
							<description>PORT_GRANT</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>PORT_RELEASE</name>
							<description>PORT_RELEASE</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>PORT_PREEMPT</name>
							<description>PORT_PREEMPT</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>CMD_START</name>
							<description>CMD_START</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>CMD_END</name>
							<description>CMD_END</description>
							<bitOffset>4</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>RRM_SPARE</name>
					<displayName>RRM_SPARE</displayName>
					<description>RRM_SPARE register</description>
					<addressOffset>0X80</addressOffset>
					<size>32</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<fields>

					</fields>
				</register>
				<register>
					<name>AA0_DIG_USR</name>
					<displayName>AA0_DIG_USR</displayName>
					<description>AA0_DIG_USR register</description>
					<addressOffset>0X100</addressOffset>
					<size>32</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<fields>

						<field>
							<name>AA_7_0</name>
							<description>AA_7_0</description>
							<bitOffset>0</bitOffset>
							<bitWidth>8</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>AA1_DIG_USR</name>
					<displayName>AA1_DIG_USR</displayName>
					<description>AA1_DIG_USR register</description>
					<addressOffset>0X104</addressOffset>
					<size>32</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<fields>

						<field>
							<name>AA_15_8</name>
							<description>AA_15_8</description>
							<bitOffset>0</bitOffset>
							<bitWidth>8</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>AA2_DIG_USR</name>
					<displayName>AA2_DIG_USR</displayName>
					<description>AA2_DIG_USR register</description>
					<addressOffset>0X108</addressOffset>
					<size>32</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<fields>

						<field>
							<name>AA_23_16</name>
							<description>AA_23_16</description>
							<bitOffset>0</bitOffset>
							<bitWidth>8</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>AA3_DIG_USR</name>
					<displayName>AA3_DIG_USR</displayName>
					<description>AA3_DIG_USR register</description>
					<addressOffset>0X10C</addressOffset>
					<size>32</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<fields>

						<field>
							<name>AA_31_24</name>
							<description>AA_31_24</description>
							<bitOffset>0</bitOffset>
							<bitWidth>8</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>DEM_MOD_DIG_USR</name>
					<displayName>DEM_MOD_DIG_USR</displayName>
					<description>DEM_MOD_DIG_USR register</description>
					<addressOffset>0X110</addressOffset>
					<size>32</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<fields>

						<field>
							<name>CHANNEL_NUM</name>
							<description>CHANNEL_NUM</description>
							<bitOffset>1</bitOffset>
							<bitWidth>7</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>RADIO_FSM_USR</name>
					<displayName>RADIO_FSM_USR</displayName>
					<description>RADIO_FSM_USR register</description>
					<addressOffset>0X114</addressOffset>
					<size>32</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<fields>

						<field>
							<name>EN_CALIB_CBP</name>
							<description>EN_CALIB_CBP</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>EN_CALIB_SYNTH</name>
							<description>EN_CALIB_SYNTH</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>PA_POWER</name>
							<description>PA_POWER</description>
							<bitOffset>3</bitOffset>
							<bitWidth>5</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>PHYCTRL_DIG_USR</name>
					<displayName>PHYCTRL_DIG_USR</displayName>
					<description>PHYCTRL_DIG_USR register</description>
					<addressOffset>0X118</addressOffset>
					<size>32</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<fields>

						<field>
							<name>RXTXPHY</name>
							<description>RXTXPHY</description>
							<bitOffset>0</bitOffset>
							<bitWidth>3</bitWidth>
						</field>
						<field>
							<name>SUPPENA</name>
							<description>SUPPENA</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>PD_DETECT_MODE</name>
							<description>PD_DETECT_MODE</description>
							<bitOffset>4</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>PA_CODE1_DIG_ENG</name>
					<displayName>PA_CODE1_DIG_ENG</displayName>
					<description>PA_CODE1_DIG_ENG register</description>
					<addressOffset>0X11C</addressOffset>
					<size>32</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<fields>

						<field>
							<name>PA_CODE_1</name>
							<description>PA_CODE_1</description>
							<bitOffset>0</bitOffset>
							<bitWidth>8</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>PA_CODE2_DIG_ENG</name>
					<displayName>PA_CODE2_DIG_ENG</displayName>
					<description>PA_CODE2_DIG_ENG register</description>
					<addressOffset>0X120</addressOffset>
					<size>32</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<fields>

						<field>
							<name>PA_CODE_2</name>
							<description>PA_CODE_2</description>
							<bitOffset>0</bitOffset>
							<bitWidth>8</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>PA_CODE3_DIG_ENG</name>
					<displayName>PA_CODE3_DIG_ENG</displayName>
					<description>PA_CODE3_DIG_ENG register</description>
					<addressOffset>0X124</addressOffset>
					<size>32</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<fields>

						<field>
							<name>PA_CODE_3</name>
							<description>PA_CODE_3</description>
							<bitOffset>0</bitOffset>
							<bitWidth>8</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>PA_CODE4_DIG_ENG</name>
					<displayName>PA_CODE4_DIG_ENG</displayName>
					<description>PA_CODE4_DIG_ENG register</description>
					<addressOffset>0X128</addressOffset>
					<size>32</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<fields>

						<field>
							<name>PA_CODE_4</name>
							<description>PA_CODE_4</description>
							<bitOffset>0</bitOffset>
							<bitWidth>8</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>PA_CODE5_DIG_ENG</name>
					<displayName>PA_CODE5_DIG_ENG</displayName>
					<description>PA_CODE5_DIG_ENG register</description>
					<addressOffset>0X12C</addressOffset>
					<size>32</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<fields>

						<field>
							<name>PA_CODE_5</name>
							<description>PA_CODE_5</description>
							<bitOffset>0</bitOffset>
							<bitWidth>8</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>PA_CODE6_DIG_ENG</name>
					<displayName>PA_CODE6_DIG_ENG</displayName>
					<description>PA_CODE6_DIG_ENG register</description>
					<addressOffset>0X130</addressOffset>
					<size>32</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<fields>

						<field>
							<name>PA_CODE_6</name>
							<description>PA_CODE_6</description>
							<bitOffset>0</bitOffset>
							<bitWidth>8</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>PA_CODE7_DIG_ENG</name>
					<displayName>PA_CODE7_DIG_ENG</displayName>
					<description>PA_CODE7_DIG_ENG register</description>
					<addressOffset>0X134</addressOffset>
					<size>32</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<fields>

						<field>
							<name>PA_CODE_7</name>
							<description>PA_CODE_7</description>
							<bitOffset>0</bitOffset>
							<bitWidth>8</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>PA_DIG_ENG</name>
					<displayName>PA_DIG_ENG</displayName>
					<description>PA_DIG_ENG register</description>
					<addressOffset>0X138</addressOffset>
					<size>32</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<fields>

						<field>
							<name>PA_RAMP_STEP_WIDTH</name>
							<description>PA_RAMP_STEP_WIDTH</description>
							<bitOffset>1</bitOffset>
							<bitWidth>2</bitWidth>
						</field>
						<field>
							<name>LOCK_FAIL_PA_DISABLE</name>
							<description>LOCK_FAIL_PA_DISABLE</description>
							<bitOffset>5</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>CHECK_LOCK_PA_EXIT_N</name>
							<description>CHECK_LOCK_PA_EXIT_N</description>
							<bitOffset>6</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>PA_DWN_ANA_EN_N</name>
							<description>PA_DWN_ANA_EN_N</description>
							<bitOffset>7</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>PA0_ANA_TST</name>
					<displayName>PA0_ANA_TST</displayName>
					<description>PA0_ANA_TST register</description>
					<addressOffset>0X13C</addressOffset>
					<size>32</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<fields>

						<field>
							<name>PA_ANA_TST_SEL</name>
							<description>PA_ANA_TST_SEL</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>RFD_PA_PUP_DRV_1V2</name>
							<description>RFD_PA_PUP_DRV_1V2</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>RFD_PA_PUP_PWCTRL_1V2</name>
							<description>RFD_PA_PUP_PWCTRL_1V2</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>RFD_PA_MAXDBM_1V2</name>
							<description>RFD_PA_MAXDBM_1V2</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>RFD_LDO_TRANSFO_VCEL</name>
							<description>RFD_LDO_TRANSFO_VCEL</description>
							<bitOffset>4</bitOffset>
							<bitWidth>4</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>PA1_ANA_TST</name>
					<displayName>PA1_ANA_TST</displayName>
					<description>PA1_ANA_TST register</description>
					<addressOffset>0X140</addressOffset>
					<size>32</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<fields>

						<field>
							<name>PA_CODE</name>
							<description>PA_CODE</description>
							<bitOffset>0</bitOffset>
							<bitWidth>8</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>AFC0_DIG_ENG</name>
					<displayName>AFC0_DIG_ENG</displayName>
					<description>AFC0_DIG_ENG register</description>
					<addressOffset>0X144</addressOffset>
					<size>32</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<fields>

						<field>
							<name>AFC_GAIN_AFTER</name>
							<description>AFC_GAIN_AFTER</description>
							<bitOffset>0</bitOffset>
							<bitWidth>4</bitWidth>
						</field>
						<field>
							<name>AFC_GAIN_BEFORE</name>
							<description>AFC_GAIN_BEFORE</description>
							<bitOffset>4</bitOffset>
							<bitWidth>4</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>AFC1_DIG_ENG</name>
					<displayName>AFC1_DIG_ENG</displayName>
					<description>AFC1_DIG_ENG register</description>
					<addressOffset>0X148</addressOffset>
					<size>32</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<fields>

						<field>
							<name>AFC_DELAY_AFTER</name>
							<description>AFC_DELAY_AFTER</description>
							<bitOffset>0</bitOffset>
							<bitWidth>4</bitWidth>
						</field>
						<field>
							<name>AFC_DELAY_BEFORE</name>
							<description>AFC_DELAY_BEFORE</description>
							<bitOffset>4</bitOffset>
							<bitWidth>4</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>AFC2_DIG_ENG</name>
					<displayName>AFC2_DIG_ENG</displayName>
					<description>AFC2_DIG_ENG register</description>
					<addressOffset>0X14C</addressOffset>
					<size>32</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<fields>

						<field>
							<name>AFC_FREQ_LIMIT</name>
							<description>AFC_FREQ_LIMIT</description>
							<bitOffset>0</bitOffset>
							<bitWidth>7</bitWidth>
						</field>
						<field>
							<name>AFC_ENABLE</name>
							<description>AFC_ENABLE</description>
							<bitOffset>7</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>AFC3_DIG_ENG</name>
					<displayName>AFC3_DIG_ENG</displayName>
					<description>AFC3_DIG_ENG register</description>
					<addressOffset>0X150</addressOffset>
					<size>32</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<fields>

						<field>
							<name>AFC_MINMAX_LIMIT</name>
							<description>AFC_MINMAX_LIMIT</description>
							<bitOffset>0</bitOffset>
							<bitWidth>8</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>CR0_DIG_ENG</name>
					<displayName>CR0_DIG_ENG</displayName>
					<description>CR0_DIG_ENG register</description>
					<addressOffset>0X154</addressOffset>
					<size>32</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<fields>

						<field>
							<name>CR_GAIN_AFTER</name>
							<description>CR_GAIN_AFTER</description>
							<bitOffset>0</bitOffset>
							<bitWidth>4</bitWidth>
						</field>
						<field>
							<name>CR_GAIN_BEFORE</name>
							<description>CR_GAIN_BEFORE</description>
							<bitOffset>4</bitOffset>
							<bitWidth>4</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>DCF_RSSI_DIG_ENG</name>
					<displayName>DCF_RSSI_DIG_ENG</displayName>
					<description>DCF_RSSI_DIG_ENG register</description>
					<addressOffset>0X158</addressOffset>
					<size>32</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<fields>

						<field>
							<name>DCF_CTRL</name>
							<description>DCF_CTRL</description>
							<bitOffset>0</bitOffset>
							<bitWidth>4</bitWidth>
						</field>
						<field>
							<name>RSSI_CTRL</name>
							<description>RSSI_CTRL</description>
							<bitOffset>4</bitOffset>
							<bitWidth>4</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>AAC0_DIG_ENG</name>
					<displayName>AAC0_DIG_ENG</displayName>
					<description>AAC0_DIG_ENG register</description>
					<addressOffset>0X15C</addressOffset>
					<size>32</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<fields>

						<field>
							<name>AAC0_DIG_ENG_SPI</name>
							<description>AAC0_DIG_ENG_SPI</description>
							<bitOffset>0</bitOffset>
							<bitWidth>8</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>AAC1_DIG_ENG</name>
					<displayName>AAC1_DIG_ENG</displayName>
					<description>AAC1_DIG_ENG register</description>
					<addressOffset>0X160</addressOffset>
					<size>32</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<fields>

						<field>
							<name>AAC1_DIG_ENG_SPI</name>
							<description>AAC1_DIG_ENG_SPI</description>
							<bitOffset>0</bitOffset>
							<bitWidth>8</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>DEMOD_DIG_TST</name>
					<displayName>DEMOD_DIG_TST</displayName>
					<description>DEMOD_DIG_TST register</description>
					<addressOffset>0X164</addressOffset>
					<size>32</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<fields>

						<field>
							<name>TST_DUT</name>
							<description>TST_DUT</description>
							<bitOffset>1</bitOffset>
							<bitWidth>7</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>CR0_LR</name>
					<displayName>CR0_LR</displayName>
					<description>CR0_LR register</description>
					<addressOffset>0X168</addressOffset>
					<size>32</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<fields>

						<field>
							<name>CR_LR_GAIN_AFTER</name>
							<description>CR_LR_GAIN_AFTER</description>
							<bitOffset>0</bitOffset>
							<bitWidth>4</bitWidth>
						</field>
						<field>
							<name>CR_LR_GAIN_BEFORE</name>
							<description>CR_LR_GAIN_BEFORE</description>
							<bitOffset>4</bitOffset>
							<bitWidth>4</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>VIT_CONF_DIG_ENG</name>
					<displayName>VIT_CONF_DIG_ENG</displayName>
					<description>VIT_CONF_DIG_ENG register</description>
					<addressOffset>0X16C</addressOffset>
					<size>32</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<fields>

						<field>
							<name>VIT_CONF</name>
							<description>VIT_CONF</description>
							<bitOffset>0</bitOffset>
							<bitWidth>8</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>VIT_METR0_DIG_ENG</name>
					<displayName>VIT_METR0_DIG_ENG</displayName>
					<description>VIT_METR0_DIG_ENG register</description>
					<addressOffset>0X170</addressOffset>
					<size>32</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<fields>

						<field>
							<name>VIT_METR0</name>
							<description>VIT_METR0</description>
							<bitOffset>0</bitOffset>
							<bitWidth>8</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>VIT_METR1_DIG_ENG</name>
					<displayName>VIT_METR1_DIG_ENG</displayName>
					<description>VIT_METR1_DIG_ENG register</description>
					<addressOffset>0X174</addressOffset>
					<size>32</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<fields>

						<field>
							<name>VIT_METR1</name>
							<description>VIT_METR1</description>
							<bitOffset>0</bitOffset>
							<bitWidth>8</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>VIT_METR2_DIG_ENG</name>
					<displayName>VIT_METR2_DIG_ENG</displayName>
					<description>VIT_METR2_DIG_ENG register</description>
					<addressOffset>0X178</addressOffset>
					<size>32</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<fields>

						<field>
							<name>VIT_METR2</name>
							<description>VIT_METR2</description>
							<bitOffset>0</bitOffset>
							<bitWidth>8</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>VIT_METR3_DIG_ENG</name>
					<displayName>VIT_METR3_DIG_ENG</displayName>
					<description>VIT_METR3_DIG_ENG register</description>
					<addressOffset>0X17C</addressOffset>
					<size>32</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<fields>

						<field>
							<name>VIT_METR3</name>
							<description>VIT_METR3</description>
							<bitOffset>0</bitOffset>
							<bitWidth>8</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>LR_RSSI_K_DIG_ENG</name>
					<displayName>LR_RSSI_K_DIG_ENG</displayName>
					<description>LR_RSSI_K_DIG_ENG register</description>
					<addressOffset>0X180</addressOffset>
					<size>32</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<fields>

						<field>
							<name>LR_RSSI_K</name>
							<description>LR_RSSI_K</description>
							<bitOffset>0</bitOffset>
							<bitWidth>8</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>LR_PD_THR_DIG_ENG</name>
					<displayName>LR_PD_THR_DIG_ENG</displayName>
					<description>LR_PD_THR_DIG_ENG register</description>
					<addressOffset>0X184</addressOffset>
					<size>32</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<fields>

						<field>
							<name>LR_PD_THR</name>
							<description>LR_PD_THR</description>
							<bitOffset>0</bitOffset>
							<bitWidth>8</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>LR_RSSI_THR_DIG_ENG</name>
					<displayName>LR_RSSI_THR_DIG_ENG</displayName>
					<description>LR_RSSI_THR_DIG_ENG register</description>
					<addressOffset>0X188</addressOffset>
					<size>32</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<fields>

						<field>
							<name>LR_RSSI_THR</name>
							<description>LR_RSSI_THR</description>
							<bitOffset>0</bitOffset>
							<bitWidth>8</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>LR_AAC_THR_DIG_ENG</name>
					<displayName>LR_AAC_THR_DIG_ENG</displayName>
					<description>LR_AAC_THR_DIG_ENG register</description>
					<addressOffset>0X18C</addressOffset>
					<size>32</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<fields>

						<field>
							<name>LR_AAC_THR</name>
							<description>LR_AAC_THR</description>
							<bitOffset>0</bitOffset>
							<bitWidth>8</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>LR_PD_TIMEOUT_DIG_ENG</name>
					<displayName>LR_PD_TIMEOUT_DIG_ENG</displayName>
					<description>LR_PD_TIMEOUT_DIG_ENG register</description>
					<addressOffset>0X190</addressOffset>
					<size>32</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<fields>

						<field>
							<name>LR_PD_TIMEOUT</name>
							<description>LR_PD_TIMEOUT</description>
							<bitOffset>0</bitOffset>
							<bitWidth>8</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>LR_AAC_TIMEOUT_DIG_ENG</name>
					<displayName>LR_AAC_TIMEOUT_DIG_ENG</displayName>
					<description>LR_AAC_TIMEOUT_DIG_ENG register</description>
					<addressOffset>0X194</addressOffset>
					<size>32</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<fields>

						<field>
							<name>LR_AAC_TIMEOUT</name>
							<description>LR_AAC_TIMEOUT</description>
							<bitOffset>0</bitOffset>
							<bitWidth>8</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SYNTHCAL0_ANA_TST</name>
					<displayName>SYNTHCAL0_ANA_TST</displayName>
					<description>SYNTHCAL0_ANA_TST register</description>
					<addressOffset>0X198</addressOffset>
					<size>32</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<fields>

						<field>
							<name>VCO_CALFREQ_EXT</name>
							<description>VCO_CALFREQ_EXT</description>
							<bitOffset>0</bitOffset>
							<bitWidth>7</bitWidth>
						</field>
						<field>
							<name>VCO_CALFREQ_EXT_SEL</name>
							<description>VCO_CALFREQ_EXT_SEL</description>
							<bitOffset>7</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SYNTHCAL1_ANA_TST</name>
					<displayName>SYNTHCAL1_ANA_TST</displayName>
					<description>SYNTHCAL1_ANA_TST register</description>
					<addressOffset>0X19C</addressOffset>
					<size>32</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<fields>

						<field>
							<name>VCO_CALAMP_EXT_6_0</name>
							<description>VCO_CALAMP_EXT_6_0</description>
							<bitOffset>0</bitOffset>
							<bitWidth>7</bitWidth>
						</field>
						<field>
							<name>VCO_CALAMP_EXT_SEL</name>
							<description>VCO_CALAMP_EXT_SEL</description>
							<bitOffset>7</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SYNTHCAL2_ANA_TST</name>
					<displayName>SYNTHCAL2_ANA_TST</displayName>
					<description>SYNTHCAL2_ANA_TST register</description>
					<addressOffset>0X1A0</addressOffset>
					<size>32</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<fields>

						<field>
							<name>VCO_CALAMP_EXT_10_7</name>
							<description>VCO_CALAMP_EXT_10_7</description>
							<bitOffset>0</bitOffset>
							<bitWidth>4</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SYNTHCAL3_ANA_TST</name>
					<displayName>SYNTHCAL3_ANA_TST</displayName>
					<description>SYNTHCAL3_ANA_TST register</description>
					<addressOffset>0X1A4</addressOffset>
					<size>32</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<fields>

						<field>
							<name>RFD_MOD_REF_DAC_WORD</name>
							<description>RFD_MOD_REF_DAC_WORD</description>
							<bitOffset>0</bitOffset>
							<bitWidth>6</bitWidth>
						</field>
						<field>
							<name>CALKVCO_EXT_SEL</name>
							<description>CALKVCO_EXT_SEL</description>
							<bitOffset>7</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SYNTHCAL0_DIG_ENG</name>
					<displayName>SYNTHCAL0_DIG_ENG</displayName>
					<description>SYNTHCAL0_DIG_ENG register</description>
					<addressOffset>0X1A8</addressOffset>
					<size>32</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<fields>

						<field>
							<name>SYNTHCAL_DEBUG_BUS_SEL</name>
							<description>SYNTHCAL_DEBUG_BUS_SEL</description>
							<bitOffset>0</bitOffset>
							<bitWidth>4</bitWidth>
						</field>
						<field>
							<name>VCO_ALC_FORCE_PUP</name>
							<description>VCO_ALC_FORCE_PUP</description>
							<bitOffset>5</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>SYNTH_IF_FREQ_CAL</name>
							<description>SYNTH_IF_FREQ_CAL</description>
							<bitOffset>6</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SYNTHCAL1_DIG_ENG</name>
					<displayName>SYNTHCAL1_DIG_ENG</displayName>
					<description>SYNTHCAL1_DIG_ENG register</description>
					<addressOffset>0X1AC</addressOffset>
					<size>32</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<fields>

						<field>
							<name>LOCK_DETECT_STOP</name>
							<description>LOCK_DETECT_STOP</description>
							<bitOffset>0</bitOffset>
							<bitWidth>3</bitWidth>
						</field>
						<field>
							<name>DISABLE_LOCK_DET</name>
							<description>DISABLE_LOCK_DET</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>LOCK_DET</name>
							<description>LOCK_DET</description>
							<bitOffset>4</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>CAL_DIG_TST</name>
					<displayName>CAL_DIG_TST</displayName>
					<description>CAL_DIG_TST register</description>
					<addressOffset>0X1B0</addressOffset>
					<size>32</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<fields>

						<field>
							<name>CAL_DIG_TEST_SEL</name>
							<description>CAL_DIG_TEST_SEL</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>SYNTHCAL_RESET</name>
							<description>SYNTHCAL_RESET</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>SYNTHCAL_CALREQ</name>
							<description>SYNTHCAL_CALREQ</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>CBPCAL_START_CAL</name>
							<description>CBPCAL_START_CAL</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>SYNTHCAL_SKIP</name>
							<description>SYNTHCAL_SKIP</description>
							<bitOffset>4</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>EN_CALIB_KVCO</name>
							<description>EN_CALIB_KVCO</description>
							<bitOffset>5</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SYNTHCAL2_DIG_ENG</name>
					<displayName>SYNTHCAL2_DIG_ENG</displayName>
					<description>SYNTHCAL2_DIG_ENG register</description>
					<addressOffset>0X1B4</addressOffset>
					<size>32</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<fields>

						<field>
							<name>RFSYNTH_RFCOUNTER_7_0</name>
							<description>RFSYNTH_RFCOUNTER_7_0</description>
							<bitOffset>0</bitOffset>
							<bitWidth>8</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>FSM0_DIG_ENG</name>
					<displayName>FSM0_DIG_ENG</displayName>
					<description>FSM0_DIG_ENG register</description>
					<addressOffset>0X1B8</addressOffset>
					<size>32</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<fields>

						<field>
							<name>RX_TIMER</name>
							<description>RX_TIMER</description>
							<bitOffset>0</bitOffset>
							<bitWidth>8</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>FSM1_DIG_ENG</name>
					<displayName>FSM1_DIG_ENG</displayName>
					<description>FSM1_DIG_ENG register</description>
					<addressOffset>0X1BC</addressOffset>
					<size>32</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<fields>

						<field>
							<name>LDO_SHORT_TIMER</name>
							<description>LDO_SHORT_TIMER</description>
							<bitOffset>0</bitOffset>
							<bitWidth>8</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>FSM2_DIG_ENG</name>
					<displayName>FSM2_DIG_ENG</displayName>
					<description>FSM2_DIG_ENG register</description>
					<addressOffset>0X1C0</addressOffset>
					<size>32</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<fields>

						<field>
							<name>LDO_TIMER</name>
							<description>LDO_TIMER</description>
							<bitOffset>0</bitOffset>
							<bitWidth>8</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>FSM3_DIG_ENG</name>
					<displayName>FSM3_DIG_ENG</displayName>
					<description>FSM3_DIG_ENG register</description>
					<addressOffset>0X1C4</addressOffset>
					<size>32</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<fields>

						<field>
							<name>LOCK_TIMEOUT</name>
							<description>LOCK_TIMEOUT</description>
							<bitOffset>0</bitOffset>
							<bitWidth>8</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>FSM4_DIG_ENG</name>
					<displayName>FSM4_DIG_ENG</displayName>
					<description>FSM4_DIG_ENG register</description>
					<addressOffset>0X1C8</addressOffset>
					<size>32</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<fields>

						<field>
							<name>CBPCAL_TIMEOUT</name>
							<description>CBPCAL_TIMEOUT</description>
							<bitOffset>0</bitOffset>
							<bitWidth>8</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>FSM5_DIG_ENG</name>
					<displayName>FSM5_DIG_ENG</displayName>
					<description>FSM5_DIG_ENG register</description>
					<addressOffset>0X1CC</addressOffset>
					<size>32</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<fields>

						<field>
							<name>SYNTHCAL_TIMEOUT</name>
							<description>SYNTHCAL_TIMEOUT</description>
							<bitOffset>0</bitOffset>
							<bitWidth>8</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>FSM6_DIG_ENG</name>
					<displayName>FSM6_DIG_ENG</displayName>
					<description>FSM6_DIG_ENG register</description>
					<addressOffset>0X1D0</addressOffset>
					<size>32</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<fields>

						<field>
							<name>ENA_CURR_TIMEOUT</name>
							<description>ENA_CURR_TIMEOUT</description>
							<bitOffset>0</bitOffset>
							<bitWidth>8</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>FSM7_DIG_ENG</name>
					<displayName>FSM7_DIG_ENG</displayName>
					<description>FSM7_DIG_ENG register</description>
					<addressOffset>0X1D4</addressOffset>
					<size>32</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<fields>

						<field>
							<name>VBG_BOOST_TIMEOUT</name>
							<description>VBG_BOOST_TIMEOUT</description>
							<bitOffset>0</bitOffset>
							<bitWidth>8</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>FSM8_DIG_ENG</name>
					<displayName>FSM8_DIG_ENG</displayName>
					<description>FSM8_DIG_ENG register</description>
					<addressOffset>0X1D8</addressOffset>
					<size>32</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<fields>

						<field>
							<name>PA_DWN_ANA_TIMEOUT</name>
							<description>PA_DWN_ANA_TIMEOUT</description>
							<bitOffset>0</bitOffset>
							<bitWidth>8</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>DTB0_DIG_ENG</name>
					<displayName>DTB0_DIG_ENG</displayName>
					<description>DTB0_DIG_ENG register</description>
					<addressOffset>0X1DC</addressOffset>
					<size>32</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<fields>

						<field>
							<name>DTB_EN</name>
							<description>DTB_EN</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>DTB_CFG</name>
							<description>DTB_CFG</description>
							<bitOffset>1</bitOffset>
							<bitWidth>4</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>DTB1_DIG_ENG</name>
					<displayName>DTB1_DIG_ENG</displayName>
					<description>DTB1_DIG_ENG register</description>
					<addressOffset>0X1E0</addressOffset>
					<size>32</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<fields>

						<field>
							<name>DTB1_CFG</name>
							<description>DTB1_CFG</description>
							<bitOffset>0</bitOffset>
							<bitWidth>7</bitWidth>
						</field>
						<field>
							<name>DTB1_EN</name>
							<description>DTB1_EN</description>
							<bitOffset>7</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>DTB2_DIG_ENG</name>
					<displayName>DTB2_DIG_ENG</displayName>
					<description>DTB2_DIG_ENG register</description>
					<addressOffset>0X1E4</addressOffset>
					<size>32</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<fields>

						<field>
							<name>DTB2_CFG</name>
							<description>DTB2_CFG</description>
							<bitOffset>0</bitOffset>
							<bitWidth>8</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>DTB3_DIG_ENG</name>
					<displayName>DTB3_DIG_ENG</displayName>
					<description>DTB3_DIG_ENG register</description>
					<addressOffset>0X1E8</addressOffset>
					<size>32</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<fields>

						<field>
							<name>DTB3_CFG</name>
							<description>DTB3_CFG</description>
							<bitOffset>0</bitOffset>
							<bitWidth>8</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>DTB4_DIG_ENG</name>
					<displayName>DTB4_DIG_ENG</displayName>
					<description>DTB4_DIG_ENG register</description>
					<addressOffset>0X1EC</addressOffset>
					<size>32</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<fields>

						<field>
							<name>DTB4_CFG</name>
							<description>DTB4_CFG</description>
							<bitOffset>0</bitOffset>
							<bitWidth>3</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>DTB5_DIG_ENG</name>
					<displayName>DTB5_DIG_ENG</displayName>
					<description>DTB5_DIG_ENG register</description>
					<addressOffset>0X1F0</addressOffset>
					<size>32</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<fields>

						<field>
							<name>RXTX_START_SEL</name>
							<description>RXTX_START_SEL</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>TX_ACTIVE</name>
							<description>TX_ACTIVE</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>RX_ACTIVE</name>
							<description>RX_ACTIVE</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>INITIALIZE</name>
							<description>INITIALIZE</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>DTB6_DIG_ENG</name>
					<displayName>DTB6_DIG_ENG</displayName>
					<description>DTB6_DIG_ENG register</description>
					<addressOffset>0X1F4</addressOffset>
					<size>32</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<fields>

						<field>
							<name>WKUP_DTB_CFG</name>
							<description>WKUP_DTB_CFG</description>
							<bitOffset>0</bitOffset>
							<bitWidth>2</bitWidth>
						</field>
						<field>
							<name>WKUP_DTB_EN</name>
							<description>WKUP_DTB_EN</description>
							<bitOffset>7</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>DTB7_DIG_ENG</name>
					<displayName>DTB7_DIG_ENG</displayName>
					<description>DTB7_DIG_ENG register</description>
					<addressOffset>0X1F8</addressOffset>
					<size>32</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<fields>

						<field>
							<name>TX_DTB_CFG</name>
							<description>TX_DTB_CFG</description>
							<bitOffset>0</bitOffset>
							<bitWidth>2</bitWidth>
						</field>
						<field>
							<name>TX_DTB_EN</name>
							<description>TX_DTB_EN</description>
							<bitOffset>7</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>DTB8_DIG_ENG</name>
					<displayName>DTB8_DIG_ENG</displayName>
					<description>DTB8_DIG_ENG register</description>
					<addressOffset>0X1FC</addressOffset>
					<size>32</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<fields>

						<field>
							<name>DTB8_CFG</name>
							<description>DTB8_CFG</description>
							<bitOffset>0</bitOffset>
							<bitWidth>8</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>DTB9_DIG_ENG</name>
					<displayName>DTB9_DIG_ENG</displayName>
					<description>DTB9_DIG_ENG register</description>
					<addressOffset>0X200</addressOffset>
					<size>32</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<fields>

						<field>
							<name>DTB9_CFG</name>
							<description>DTB9_CFG</description>
							<bitOffset>0</bitOffset>
							<bitWidth>8</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>DTBA_DIG_ENG</name>
					<displayName>DTBA_DIG_ENG</displayName>
					<description>DTBA_DIG_ENG register</description>
					<addressOffset>0X204</addressOffset>
					<size>32</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<fields>

						<field>
							<name>DTBA_CFG</name>
							<description>DTBA_CFG</description>
							<bitOffset>0</bitOffset>
							<bitWidth>8</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SYNTH0_ANA_TST</name>
					<displayName>SYNTH0_ANA_TST</displayName>
					<description>SYNTH0_ANA_TST register</description>
					<addressOffset>0X208</addressOffset>
					<size>32</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<fields>

						<field>
							<name>SYNTH_ANA_TST_SEL</name>
							<description>SYNTH_ANA_TST_SEL</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>RFD_PLL_DIV_LDO_PUP</name>
							<description>RFD_PLL_DIV_LDO_PUP</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>RFD_PLL_CP_LDO_PUP</name>
							<description>RFD_PLL_CP_LDO_PUP</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>RFD_PLL_VCO_LDO_PUP</name>
							<description>RFD_PLL_VCO_LDO_PUP</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>RFD_PLL_CP_PUP</name>
							<description>RFD_PLL_CP_PUP</description>
							<bitOffset>4</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>RFD_PLL_DIV2_PUP</name>
							<description>RFD_PLL_DIV2_PUP</description>
							<bitOffset>5</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>RFD_PLL_LORX_PUP</name>
							<description>RFD_PLL_LORX_PUP</description>
							<bitOffset>6</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>RFD_PLL_LOTX_PUP</name>
							<description>RFD_PLL_LOTX_PUP</description>
							<bitOffset>7</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SYNTH1_ANA_TST</name>
					<displayName>SYNTH1_ANA_TST</displayName>
					<description>SYNTH1_ANA_TST register</description>
					<addressOffset>0X20C</addressOffset>
					<size>32</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<fields>

						<field>
							<name>RFD_PLL_PFD_PUP</name>
							<description>RFD_PLL_PFD_PUP</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>RFD_PLL_PIPELINE_PUP</name>
							<description>RFD_PLL_PIPELINE_PUP</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>RFD_PLL_VCO_VREF_PUP</name>
							<description>RFD_PLL_VCO_VREF_PUP</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>RFD_PLL_VCO_CORE_PUP</name>
							<description>RFD_PLL_VCO_CORE_PUP</description>
							<bitOffset>4</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>RFD_PLL_VCO_BUF_PUP</name>
							<description>RFD_PLL_VCO_BUF_PUP</description>
							<bitOffset>5</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>RFD_PLL_PFD_LD_EN</name>
							<description>RFD_PLL_PFD_LD_EN</description>
							<bitOffset>6</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SYNTH0_ANA_ENG</name>
					<displayName>SYNTH0_ANA_ENG</displayName>
					<description>SYNTH0_ANA_ENG register</description>
					<addressOffset>0X210</addressOffset>
					<size>32</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<fields>

						<field>
							<name>RFD_PLL_CP_ISEL</name>
							<description>RFD_PLL_CP_ISEL</description>
							<bitOffset>0</bitOffset>
							<bitWidth>3</bitWidth>
						</field>
						<field>
							<name>RFD_PLL_CP_LDO_BYP</name>
							<description>RFD_PLL_CP_LDO_BYP</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>RFD_PLL_CP_SPLIT</name>
							<description>RFD_PLL_CP_SPLIT</description>
							<bitOffset>4</bitOffset>
							<bitWidth>2</bitWidth>
						</field>
						<field>
							<name>RFD_PLL_VCO_LDO_BYP</name>
							<description>RFD_PLL_VCO_LDO_BYP</description>
							<bitOffset>6</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>RFD_PLL_VCO_LDO_VCEL</name>
							<description>RFD_PLL_VCO_LDO_VCEL</description>
							<bitOffset>7</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SYNTH1_ANA_ENG</name>
					<displayName>SYNTH1_ANA_ENG</displayName>
					<description>SYNTH1_ANA_ENG register</description>
					<addressOffset>0X214</addressOffset>
					<size>32</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<fields>

						<field>
							<name>RFD_PLL_FORCE_CMOSDIV_XRST</name>
							<description>RFD_PLL_FORCE_CMOSDIV_XRST</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>RFD_PLL_LF_BW_SEL</name>
							<description>RFD_PLL_LF_BW_SEL</description>
							<bitOffset>1</bitOffset>
							<bitWidth>2</bitWidth>
						</field>
						<field>
							<name>RFD_PLL_LF_HIGH_C1</name>
							<description>RFD_PLL_LF_HIGH_C1</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>RFD_PLL_FREF_EXT_SEL</name>
							<description>RFD_PLL_FREF_EXT_SEL</description>
							<bitOffset>4</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>RFD_PLL_FCOMP_EXT_SEL</name>
							<description>RFD_PLL_FCOMP_EXT_SEL</description>
							<bitOffset>5</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>RFD_PLL_DIV_LDO_BYP</name>
							<description>RFD_PLL_DIV_LDO_BYP</description>
							<bitOffset>6</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>RFD_DISCHBOOSTN</name>
							<description>RFD_DISCHBOOSTN</description>
							<bitOffset>7</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SYNTH2_ANA_ENG</name>
					<displayName>SYNTH2_ANA_ENG</displayName>
					<description>SYNTH2_ANA_ENG register</description>
					<addressOffset>0X218</addressOffset>
					<size>32</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<fields>

					</fields>
				</register>
				<register>
					<name>SYNTH3_ANA_ENG</name>
					<displayName>SYNTH3_ANA_ENG</displayName>
					<description>SYNTH3_ANA_ENG register</description>
					<addressOffset>0X21C</addressOffset>
					<size>32</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<fields>

						<field>
							<name>RFD_PLL_VCO_ALC_AMP</name>
							<description>RFD_PLL_VCO_ALC_AMP</description>
							<bitOffset>0</bitOffset>
							<bitWidth>3</bitWidth>
						</field>
						<field>
							<name>PLL_BW_BOOST</name>
							<description>PLL_BW_BOOST</description>
							<bitOffset>3</bitOffset>
							<bitWidth>2</bitWidth>
						</field>
						<field>
							<name>PMU_FORCE_TIMER</name>
							<description>PMU_FORCE_TIMER</description>
							<bitOffset>7</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SYNTH_DIG_TST</name>
					<displayName>SYNTH_DIG_TST</displayName>
					<description>SYNTH_DIG_TST register</description>
					<addressOffset>0X220</addressOffset>
					<size>32</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<fields>

						<field>
							<name>SYNTH_DIG_TST_SEL</name>
							<description>SYNTH_DIG_TST_SEL</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>PMU_SYNTH_EN</name>
							<description>PMU_SYNTH_EN</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>MOD0_ANA_TST</name>
					<displayName>MOD0_ANA_TST</displayName>
					<description>MOD0_ANA_TST register</description>
					<addressOffset>0X224</addressOffset>
					<size>32</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<fields>

						<field>
							<name>MOD_ANA_TST_SEL</name>
							<description>MOD_ANA_TST_SEL</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>RFD_MOD_ENA_ANA</name>
							<description>RFD_MOD_ENA_ANA</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>MOD1_ANA_TST</name>
					<displayName>MOD1_ANA_TST</displayName>
					<description>MOD1_ANA_TST register</description>
					<addressOffset>0X228</addressOffset>
					<size>32</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<fields>

						<field>
							<name>TX_MOD_CALDAC</name>
							<description>TX_MOD_CALDAC</description>
							<bitOffset>0</bitOffset>
							<bitWidth>8</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>MOD_ANA_ENG</name>
					<displayName>MOD_ANA_ENG</displayName>
					<description>MOD_ANA_ENG register</description>
					<addressOffset>0X22C</addressOffset>
					<size>32</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<fields>

						<field>
							<name>RFD_MOD_ENA_D8B</name>
							<description>RFD_MOD_ENA_D8B</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>RFD_MOD_ENA_RD6B</name>
							<description>RFD_MOD_ENA_RD6B</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>MOD_DIG_ENG</name>
					<displayName>MOD_DIG_ENG</displayName>
					<description>MOD_DIG_ENG register</description>
					<addressOffset>0X230</addressOffset>
					<size>32</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<fields>

						<field>
							<name>INT_MODE</name>
							<description>INT_MODE</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>TXMOD_802_DOUBLE</name>
							<description>TXMOD_802_DOUBLE</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>FORCE_TX</name>
							<description>FORCE_TX</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>EN_DSM</name>
							<description>EN_DSM</description>
							<bitOffset>4</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>MODDIG_161M_SEL_UPS</name>
							<description>MODDIG_161M_SEL_UPS</description>
							<bitOffset>5</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>MOD_TYPE</name>
							<description>MOD_TYPE</description>
							<bitOffset>6</bitOffset>
							<bitWidth>2</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>MOD0_DIG_TST</name>
					<displayName>MOD0_DIG_TST</displayName>
					<description>MOD0_DIG_TST register</description>
					<addressOffset>0X234</addressOffset>
					<size>32</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<fields>

						<field>
							<name>MOD_DIG_TEST_SEL</name>
							<description>MOD_DIG_TEST_SEL</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>PMU_NO_MODULTATION</name>
							<description>PMU_NO_MODULTATION</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>KFORCE_3_0</name>
							<description>KFORCE_3_0</description>
							<bitOffset>4</bitOffset>
							<bitWidth>4</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>MOD1_DIG_TST</name>
					<displayName>MOD1_DIG_TST</displayName>
					<description>MOD1_DIG_TST register</description>
					<addressOffset>0X238</addressOffset>
					<size>32</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<fields>

						<field>
							<name>KFORCE_11_4</name>
							<description>KFORCE_11_4</description>
							<bitOffset>0</bitOffset>
							<bitWidth>8</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>MOD2_DIG_TST</name>
					<displayName>MOD2_DIG_TST</displayName>
					<description>MOD2_DIG_TST register</description>
					<addressOffset>0X23C</addressOffset>
					<size>32</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<fields>

						<field>
							<name>KFORCE_19_12</name>
							<description>KFORCE_19_12</description>
							<bitOffset>0</bitOffset>
							<bitWidth>8</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>MOD3_DIG_TST</name>
					<displayName>MOD3_DIG_TST</displayName>
					<description>MOD3_DIG_TST register</description>
					<addressOffset>0X240</addressOffset>
					<size>32</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<fields>

						<field>
							<name>AFORCE</name>
							<description>AFORCE</description>
							<bitOffset>0</bitOffset>
							<bitWidth>3</bitWidth>
						</field>
						<field>
							<name>MFORCE</name>
							<description>MFORCE</description>
							<bitOffset>3</bitOffset>
							<bitWidth>5</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>RXADC_ANA_TST</name>
					<displayName>RXADC_ANA_TST</displayName>
					<description>RXADC_ANA_TST register</description>
					<addressOffset>0X244</addressOffset>
					<size>32</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<fields>

						<field>
							<name>RXADC_ANA_TST_SEL</name>
							<description>RXADC_ANA_TST_SEL</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>RFD_RXADC_EN_I</name>
							<description>RFD_RXADC_EN_I</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>RFD_RXADC_EN_Q</name>
							<description>RFD_RXADC_EN_Q</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>RFD_RXADC_CLK_ENA</name>
							<description>RFD_RXADC_CLK_ENA</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>RXADC_ANA_USR</name>
					<displayName>RXADC_ANA_USR</displayName>
					<description>RXADC_ANA_USR register</description>
					<addressOffset>0X248</addressOffset>
					<size>32</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<fields>

						<field>
							<name>RFD_RXADC_DELAYTRIM_I</name>
							<description>RFD_RXADC_DELAYTRIM_I</description>
							<bitOffset>0</bitOffset>
							<bitWidth>3</bitWidth>
						</field>
						<field>
							<name>RFD_RXADC_DELAYTRIM_Q</name>
							<description>RFD_RXADC_DELAYTRIM_Q</description>
							<bitOffset>3</bitOffset>
							<bitWidth>3</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>RXADC_ANA_ENG</name>
					<displayName>RXADC_ANA_ENG</displayName>
					<description>RXADC_ANA_ENG register</description>
					<addressOffset>0X24C</addressOffset>
					<size>32</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<fields>

						<field>
							<name>RFD_RXADC_CAL_SOC</name>
							<description>RFD_RXADC_CAL_SOC</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>RFD_RXADC_CAL_ENA_I</name>
							<description>RFD_RXADC_CAL_ENA_I</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>RFD_RXADC_CAL_ENA_Q</name>
							<description>RFD_RXADC_CAL_ENA_Q</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>RXADC_CLK_INV</name>
							<description>RXADC_CLK_INV</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>LDO_ANA_TST</name>
					<displayName>LDO_ANA_TST</displayName>
					<description>LDO_ANA_TST register</description>
					<addressOffset>0X250</addressOffset>
					<size>32</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<fields>

						<field>
							<name>LDO_ANA_TST_SEL</name>
							<description>LDO_ANA_TST_SEL</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>RFD_LDO_TRANSFO_ENA</name>
							<description>RFD_LDO_TRANSFO_ENA</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>RFD_LDO_RXADC_ENA</name>
							<description>RFD_LDO_RXADC_ENA</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>RFD_LDO_RX_TX_ENA</name>
							<description>RFD_LDO_RX_TX_ENA</description>
							<bitOffset>4</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>LDO_ANA_ENG</name>
					<displayName>LDO_ANA_ENG</displayName>
					<description>LDO_ANA_ENG register</description>
					<addressOffset>0X254</addressOffset>
					<size>32</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<fields>

						<field>
							<name>RFD_LDO_TRANSFO_BYPASS</name>
							<description>RFD_LDO_TRANSFO_BYPASS</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>RFD_LDO_RXADC_BYPASS</name>
							<description>RFD_LDO_RXADC_BYPASS</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>RFD_LDO_RX_TX_BYPASS</name>
							<description>RFD_LDO_RX_TX_BYPASS</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>RX0_ANA_TST</name>
					<displayName>RX0_ANA_TST</displayName>
					<description>RX0_ANA_TST register</description>
					<addressOffset>0X258</addressOffset>
					<size>32</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<fields>

						<field>
							<name>RX0_ANA_TST_SEL</name>
							<description>RX0_ANA_TST_SEL</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>RFD_RX_ENA</name>
							<description>RFD_RX_ENA</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>RFD_RX_ENA_LNA</name>
							<description>RFD_RX_ENA_LNA</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>RFD_RX_ENA_V2I</name>
							<description>RFD_RX_ENA_V2I</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>RFD_RX_ENA_CBPFILT</name>
							<description>RFD_RX_ENA_CBPFILT</description>
							<bitOffset>4</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>RFD_RX_ENA_MIXTIA</name>
							<description>RFD_RX_ENA_MIXTIA</description>
							<bitOffset>5</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>RFD_RX_ENA_DIV2</name>
							<description>RFD_RX_ENA_DIV2</description>
							<bitOffset>6</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>RFD_RX_TRANSFO_IN_RX</name>
							<description>RFD_RX_TRANSFO_IN_RX</description>
							<bitOffset>7</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>RX1_ANA_TST</name>
					<displayName>RX1_ANA_TST</displayName>
					<description>RX1_ANA_TST register</description>
					<addressOffset>0X25C</addressOffset>
					<size>32</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<fields>

						<field>
							<name>RX1_ANA_TST_SEL</name>
							<description>RX1_ANA_TST_SEL</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>FD_RX_ENA_CBPCAL</name>
							<description>FD_RX_ENA_CBPCAL</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>RFD_RX_CBPCAL_RESET</name>
							<description>RFD_RX_CBPCAL_RESET</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>RFD_RX_CBPCAL_SWAP</name>
							<description>RFD_RX_CBPCAL_SWAP</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>RFD_RX_CBP_CAP_WORD</name>
							<description>RFD_RX_CBP_CAP_WORD</description>
							<bitOffset>4</bitOffset>
							<bitWidth>4</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>RX_ANA_ENG</name>
					<displayName>RX_ANA_ENG</displayName>
					<description>RX_ANA_ENG register</description>
					<addressOffset>0X260</addressOffset>
					<size>32</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<fields>

						<field>
							<name>RX_V2I_BOOST</name>
							<description>RX_V2I_BOOST</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>RFD_RX_LNA_HSENSI</name>
							<description>RFD_RX_LNA_HSENSI</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>RFD_RX_CBPF_GAIN_CTRL</name>
							<description>RFD_RX_CBPF_GAIN_CTRL</description>
							<bitOffset>4</bitOffset>
							<bitWidth>2</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>RX_DIG_ENG</name>
					<displayName>RX_DIG_ENG</displayName>
					<description>RX_DIG_ENG register</description>
					<addressOffset>0X264</addressOffset>
					<size>32</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<fields>

						<field>
							<name>SWAP_RXADC_IQ</name>
							<description>SWAP_RXADC_IQ</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>INVERT_RXADC_MSB</name>
							<description>INVERT_RXADC_MSB</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>TCB0_ANA_ENG</name>
					<displayName>TCB0_ANA_ENG</displayName>
					<description>TCB0_ANA_ENG register</description>
					<addressOffset>0X268</addressOffset>
					<size>32</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<fields>

						<field>
							<name>RFD_TCB_7_0</name>
							<description>RFD_TCB_7_0</description>
							<bitOffset>0</bitOffset>
							<bitWidth>8</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>TCB1_ANA_ENG</name>
					<displayName>TCB1_ANA_ENG</displayName>
					<description>TCB1_ANA_ENG register</description>
					<addressOffset>0X26C</addressOffset>
					<size>32</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<fields>

						<field>
							<name>RFD_TCB_8</name>
							<description>RFD_TCB_8</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>TCB2_ANA_ENG</name>
					<displayName>TCB2_ANA_ENG</displayName>
					<description>TCB2_ANA_ENG register</description>
					<addressOffset>0X270</addressOffset>
					<size>32</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<fields>

						<field>
							<name>RFD_TCB_V33</name>
							<description>RFD_TCB_V33</description>
							<bitOffset>0</bitOffset>
							<bitWidth>6</bitWidth>
						</field>
						<field>
							<name>RFD_STM</name>
							<description>RFD_STM</description>
							<bitOffset>6</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>CBIAS0_ANA_ENG</name>
					<displayName>CBIAS0_ANA_ENG</displayName>
					<description>CBIAS0_ANA_ENG register</description>
					<addressOffset>0X274</addressOffset>
					<size>32</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<fields>

						<field>
							<name>RFD_CBIAS_IBIAS_TRIM</name>
							<description>RFD_CBIAS_IBIAS_TRIM</description>
							<bitOffset>0</bitOffset>
							<bitWidth>4</bitWidth>
						</field>
						<field>
							<name>RFD_CBIAS_IPTAT_TRIM</name>
							<description>RFD_CBIAS_IPTAT_TRIM</description>
							<bitOffset>4</bitOffset>
							<bitWidth>4</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>CBIAS1_ANA_ENG</name>
					<displayName>CBIAS1_ANA_ENG</displayName>
					<description>CBIAS1_ANA_ENG register</description>
					<addressOffset>0X278</addressOffset>
					<size>32</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<fields>

						<field>
							<name>RFD_CBIAS_VBG_TRIM</name>
							<description>RFD_CBIAS_VBG_TRIM</description>
							<bitOffset>0</bitOffset>
							<bitWidth>4</bitWidth>
						</field>
						<field>
							<name>RFD_CBIAS_ENA_ATB_CURR</name>
							<description>RFD_CBIAS_ENA_ATB_CURR</description>
							<bitOffset>4</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>CBIAS_ANA_TEST</name>
					<displayName>CBIAS_ANA_TEST</displayName>
					<description>CBIAS_ANA_TEST register</description>
					<addressOffset>0X27C</addressOffset>
					<size>32</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<fields>

						<field>
							<name>CBIAS_ANA_TST_SEL</name>
							<description>CBIAS_ANA_TST_SEL</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>RFD_CBIAS_ENA_CORE</name>
							<description>RFD_CBIAS_ENA_CORE</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>RFD_CBIAS_ENA_RX_CURR</name>
							<description>RFD_CBIAS_ENA_RX_CURR</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>RFD_CBIAS_ENA_TX_CURR</name>
							<description>RFD_CBIAS_ENA_TX_CURR</description>
							<bitOffset>4</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>RFD_CBIAS_ENA_VBG_BOOST</name>
							<description>RFD_CBIAS_ENA_VBG_BOOST</description>
							<bitOffset>6</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>RFD_CBIAS_ENA_VBG</name>
							<description>RFD_CBIAS_ENA_VBG</description>
							<bitOffset>7</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SYNTHCAL0_DIG_OUT</name>
					<displayName>SYNTHCAL0_DIG_OUT</displayName>
					<description>SYNTHCAL0_DIG_OUT register</description>
					<addressOffset>0X280</addressOffset>
					<size>32</size>
					<access>read-only</access>
					<resetValue>0x00000000</resetValue>
					<fields>

						<field>
							<name>VCO_CALAMP_OUT_6_0</name>
							<description>VCO_CALAMP_OUT_6_0</description>
							<bitOffset>0</bitOffset>
							<bitWidth>7</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SYNTHCAL1_DIG_OUT</name>
					<displayName>SYNTHCAL1_DIG_OUT</displayName>
					<description>SYNTHCAL1_DIG_OUT register</description>
					<addressOffset>0X284</addressOffset>
					<size>32</size>
					<access>read-only</access>
					<resetValue>0x00000000</resetValue>
					<fields>

						<field>
							<name>VCO_CALAMP_OUT_10_7</name>
							<description>VCO_CALAMP_OUT_10_7</description>
							<bitOffset>0</bitOffset>
							<bitWidth>4</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SYNTHCAL2_DIG_OUT</name>
					<displayName>SYNTHCAL2_DIG_OUT</displayName>
					<description>SYNTHCAL2_DIG_OUT register</description>
					<addressOffset>0X288</addressOffset>
					<size>32</size>
					<access>read-only</access>
					<resetValue>0x00000000</resetValue>
					<fields>

						<field>
							<name>VCO_CALFREQ_OUT</name>
							<description>VCO_CALFREQ_OUT</description>
							<bitOffset>0</bitOffset>
							<bitWidth>7</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SYNTHCAL3_DIG_OUT</name>
					<displayName>SYNTHCAL3_DIG_OUT</displayName>
					<description>SYNTHCAL3_DIG_OUT register</description>
					<addressOffset>0X28C</addressOffset>
					<size>32</size>
					<access>read-only</access>
					<resetValue>0x00000000</resetValue>
					<fields>

						<field>
							<name>SYNTHCAL_DEBUG_BUS</name>
							<description>SYNTHCAL_DEBUG_BUS</description>
							<bitOffset>0</bitOffset>
							<bitWidth>4</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SYNTHCAL4_DIG_OUT</name>
					<displayName>SYNTHCAL4_DIG_OUT</displayName>
					<description>SYNTHCAL4_DIG_OUT register</description>
					<addressOffset>0X290</addressOffset>
					<size>32</size>
					<access>read-only</access>
					<resetValue>0x00000000</resetValue>
					<fields>

						<field>
							<name>MOD_REF_DAC_WORD_OUT</name>
							<description>MOD_REF_DAC_WORD_OUT</description>
							<bitOffset>0</bitOffset>
							<bitWidth>6</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SYNTHCAL5_DIG_OUT</name>
					<displayName>SYNTHCAL5_DIG_OUT</displayName>
					<description>SYNTHCAL5_DIG_OUT register</description>
					<addressOffset>0X294</addressOffset>
					<size>32</size>
					<access>read-only</access>
					<resetValue>0x00000000</resetValue>
					<fields>

						<field>
							<name>CBP_CALIB_WORD</name>
							<description>CBP_CALIB_WORD</description>
							<bitOffset>0</bitOffset>
							<bitWidth>4</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>FSM_STATUS_DIG_OUT</name>
					<displayName>FSM_STATUS_DIG_OUT</displayName>
					<description>FSM_STATUS_DIG_OUT register</description>
					<addressOffset>0X298</addressOffset>
					<size>32</size>
					<access>read-only</access>
					<resetValue>0x00000000</resetValue>
					<fields>

						<field>
							<name>STATUS</name>
							<description>STATUS</description>
							<bitOffset>0</bitOffset>
							<bitWidth>5</bitWidth>
						</field>
						<field>
							<name>SYNTH_CAL_ERROR</name>
							<description>SYNTH_CAL_ERROR</description>
							<bitOffset>7</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>IRQ_STATUS_DIG_OUT</name>
					<displayName>IRQ_STATUS_DIG_OUT</displayName>
					<description>IRQ_STATUS_DIG_OUT register</description>
					<addressOffset>0X29C</addressOffset>
					<size>32</size>
					<access>read-only</access>
					<resetValue>0x00000000</resetValue>
					<fields>

					</fields>
				</register>
				<register>
					<name>SPARE_ANA_OUT</name>
					<displayName>SPARE_ANA_OUT</displayName>
					<description>SPARE_ANA_OUT register</description>
					<addressOffset>0X2A0</addressOffset>
					<size>32</size>
					<access>read-only</access>
					<resetValue>0x00000000</resetValue>
					<fields>

					</fields>
				</register>
				<register>
					<name>RSSI0_DIG_OUT</name>
					<displayName>RSSI0_DIG_OUT</displayName>
					<description>RSSI0_DIG_OUT register</description>
					<addressOffset>0X2A4</addressOffset>
					<size>32</size>
					<access>read-only</access>
					<resetValue>0x00000000</resetValue>
					<fields>

						<field>
							<name>RSSI_MEAS_OUT_7_0</name>
							<description>RSSI_MEAS_OUT_7_0</description>
							<bitOffset>0</bitOffset>
							<bitWidth>8</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>RSSI1_DIG_OUT</name>
					<displayName>RSSI1_DIG_OUT</displayName>
					<description>RSSI1_DIG_OUT register</description>
					<addressOffset>0X2A8</addressOffset>
					<size>32</size>
					<access>read-only</access>
					<resetValue>0x00000000</resetValue>
					<fields>

						<field>
							<name>RSSI_MEAS_OUT_15_8</name>
							<description>RSSI_MEAS_OUT_15_8</description>
							<bitOffset>0</bitOffset>
							<bitWidth>8</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>AGC_DIG_OUT</name>
					<displayName>AGC_DIG_OUT</displayName>
					<description>AGC_DIG_OUT register</description>
					<addressOffset>0X2AC</addressOffset>
					<size>32</size>
					<access>read-only</access>
					<resetValue>0x00000000</resetValue>
					<fields>

						<field>
							<name>AGC_ATT_OUT</name>
							<description>AGC_ATT_OUT</description>
							<bitOffset>0</bitOffset>
							<bitWidth>4</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>DEMOD_DIG_OUT</name>
					<displayName>DEMOD_DIG_OUT</displayName>
					<description>DEMOD_DIG_OUT register</description>
					<addressOffset>0X2B0</addressOffset>
					<size>32</size>
					<access>read-only</access>
					<resetValue>0x00000000</resetValue>
					<fields>

						<field>
							<name>CI_FIELD</name>
							<description>CI_FIELD</description>
							<bitOffset>0</bitOffset>
							<bitWidth>2</bitWidth>
						</field>
						<field>
							<name>AAC_FOUND</name>
							<description>AAC_FOUND</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>PD_FOUND</name>
							<description>PD_FOUND</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>RX_END</name>
							<description>RX_END</description>
							<bitOffset>4</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>AGC0_ANA_TST</name>
					<displayName>AGC0_ANA_TST</displayName>
					<description>AGC0_ANA_TST register</description>
					<addressOffset>0X2B4</addressOffset>
					<size>32</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<fields>

						<field>
							<name>AGC0_ANA_TST_SEL</name>
							<description>AGC0_ANA_TST_SEL</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>AGC_ANT</name>
							<description>AGC_ANT</description>
							<bitOffset>1</bitOffset>
							<bitWidth>3</bitWidth>
						</field>
						<field>
							<name>AGC_LNA</name>
							<description>AGC_LNA</description>
							<bitOffset>4</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>AGC1_ANA_TST</name>
					<displayName>AGC1_ANA_TST</displayName>
					<description>AGC1_ANA_TST register</description>
					<addressOffset>0X2B8</addressOffset>
					<size>32</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<fields>

						<field>
							<name>AGC1_ANA_TST_SEL</name>
							<description>AGC1_ANA_TST_SEL</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>AGC_IFATT</name>
							<description>AGC_IFATT</description>
							<bitOffset>1</bitOffset>
							<bitWidth>5</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>AGC2_ANA_TST</name>
					<displayName>AGC2_ANA_TST</displayName>
					<description>AGC2_ANA_TST register</description>
					<addressOffset>0X2BC</addressOffset>
					<size>32</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<fields>

						<field>
							<name>AGC2_ANA_TST_SEL</name>
							<description>AGC2_ANA_TST_SEL</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>AGC_ANTENNAE_USR_TRIM</name>
							<description>AGC_ANTENNAE_USR_TRIM</description>
							<bitOffset>1</bitOffset>
							<bitWidth>3</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>AGC0_DIG_ENG</name>
					<displayName>AGC0_DIG_ENG</displayName>
					<description>AGC0_DIG_ENG register</description>
					<addressOffset>0X2C0</addressOffset>
					<size>32</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<fields>

						<field>
							<name>AGC_THR_HIGH</name>
							<description>AGC_THR_HIGH</description>
							<bitOffset>0</bitOffset>
							<bitWidth>6</bitWidth>
						</field>
						<field>
							<name>AGC_ENABLE</name>
							<description>AGC_ENABLE</description>
							<bitOffset>6</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>AGC1_DIG_ENG</name>
					<displayName>AGC1_DIG_ENG</displayName>
					<description>AGC1_DIG_ENG register</description>
					<addressOffset>0X2C4</addressOffset>
					<size>32</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<fields>

						<field>
							<name>AGC_THR_LOW_6</name>
							<description>AGC_THR_LOW_6</description>
							<bitOffset>0</bitOffset>
							<bitWidth>6</bitWidth>
						</field>
						<field>
							<name>AGC_AUTOLOCK</name>
							<description>AGC_AUTOLOCK</description>
							<bitOffset>6</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>AGC_LOCK_SYNC</name>
							<description>AGC_LOCK_SYNC</description>
							<bitOffset>7</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>AGC2_DIG_ENG</name>
					<displayName>AGC2_DIG_ENG</displayName>
					<description>AGC2_DIG_ENG register</description>
					<addressOffset>0X2C8</addressOffset>
					<size>32</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<fields>

						<field>
							<name>AGC_THR_LOW_12</name>
							<description>AGC_THR_LOW_12</description>
							<bitOffset>0</bitOffset>
							<bitWidth>6</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>AGC3_DIG_ENG</name>
					<displayName>AGC3_DIG_ENG</displayName>
					<description>AGC3_DIG_ENG register</description>
					<addressOffset>0X2CC</addressOffset>
					<size>32</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<fields>

						<field>
							<name>AUTOLOCK_THR</name>
							<description>AUTOLOCK_THR</description>
							<bitOffset>0</bitOffset>
							<bitWidth>6</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>AGC4_DIG_ENG</name>
					<displayName>AGC4_DIG_ENG</displayName>
					<description>AGC4_DIG_ENG register</description>
					<addressOffset>0X2D0</addressOffset>
					<size>32</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<fields>

						<field>
							<name>AGC_HOLD_TIME_FAST</name>
							<description>AGC_HOLD_TIME_FAST</description>
							<bitOffset>0</bitOffset>
							<bitWidth>4</bitWidth>
						</field>
						<field>
							<name>AGC_HOLD_TIME_SLOW</name>
							<description>AGC_HOLD_TIME_SLOW</description>
							<bitOffset>4</bitOffset>
							<bitWidth>4</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>AGC5_DIG_ENG</name>
					<displayName>AGC5_DIG_ENG</displayName>
					<description>AGC5_DIG_ENG register</description>
					<addressOffset>0X2D4</addressOffset>
					<size>32</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<fields>

						<field>
							<name>T_MEAS</name>
							<description>T_MEAS</description>
							<bitOffset>0</bitOffset>
							<bitWidth>4</bitWidth>
						</field>
						<field>
							<name>T_INT</name>
							<description>T_INT</description>
							<bitOffset>4</bitOffset>
							<bitWidth>4</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>AGC6_DIG_ENG</name>
					<displayName>AGC6_DIG_ENG</displayName>
					<description>AGC6_DIG_ENG register</description>
					<addressOffset>0X2D8</addressOffset>
					<size>32</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<fields>

						<field>
							<name>HOLD_TIME_SEL_10_4</name>
							<description>HOLD_TIME_SEL_10_4</description>
							<bitOffset>0</bitOffset>
							<bitWidth>7</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>AGC7_DIG_ENG</name>
					<displayName>AGC7_DIG_ENG</displayName>
					<description>AGC7_DIG_ENG register</description>
					<addressOffset>0X2DC</addressOffset>
					<size>32</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<fields>

						<field>
							<name>TH_LOW_SEL_10_4</name>
							<description>TH_LOW_SEL_10_4</description>
							<bitOffset>0</bitOffset>
							<bitWidth>7</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>AGC8_DIG_ENG</name>
					<displayName>AGC8_DIG_ENG</displayName>
					<description>AGC8_DIG_ENG register</description>
					<addressOffset>0X2E0</addressOffset>
					<size>32</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<fields>

						<field>
							<name>HOLD_TIME_SEL_3_0</name>
							<description>HOLD_TIME_SEL_3_0</description>
							<bitOffset>0</bitOffset>
							<bitWidth>4</bitWidth>
						</field>
						<field>
							<name>TH_LOW_SEL_3_0</name>
							<description>TH_LOW_SEL_3_0</description>
							<bitOffset>4</bitOffset>
							<bitWidth>4</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>AGC9_DIG_ENG</name>
					<displayName>AGC9_DIG_ENG</displayName>
					<description>AGC9_DIG_ENG register</description>
					<addressOffset>0X2E4</addressOffset>
					<size>32</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<fields>

						<field>
							<name>START_SEQ</name>
							<description>START_SEQ</description>
							<bitOffset>0</bitOffset>
							<bitWidth>4</bitWidth>
						</field>
						<field>
							<name>MAX_SEQ</name>
							<description>MAX_SEQ</description>
							<bitOffset>4</bitOffset>
							<bitWidth>4</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>AGC10_DIG_ENG</name>
					<displayName>AGC10_DIG_ENG</displayName>
					<description>AGC10_DIG_ENG register</description>
					<addressOffset>0X2E8</addressOffset>
					<size>32</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<fields>

						<field>
							<name>ATT_0</name>
							<description>ATT_0</description>
							<bitOffset>0</bitOffset>
							<bitWidth>6</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>AGC11_DIG_ENG</name>
					<displayName>AGC11_DIG_ENG</displayName>
					<description>AGC11_DIG_ENG register</description>
					<addressOffset>0X2EC</addressOffset>
					<size>32</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<fields>

						<field>
							<name>ATT_1</name>
							<description>ATT_1</description>
							<bitOffset>0</bitOffset>
							<bitWidth>6</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>AGC12_DIG_ENG</name>
					<displayName>AGC12_DIG_ENG</displayName>
					<description>AGC12_DIG_ENG register</description>
					<addressOffset>0X2F0</addressOffset>
					<size>32</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<fields>

						<field>
							<name>ATT_2</name>
							<description>ATT_2</description>
							<bitOffset>0</bitOffset>
							<bitWidth>6</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>AGC13_DIG_ENG</name>
					<displayName>AGC13_DIG_ENG</displayName>
					<description>AGC13_DIG_ENG register</description>
					<addressOffset>0X2F4</addressOffset>
					<size>32</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<fields>

						<field>
							<name>ATT_3</name>
							<description>ATT_3</description>
							<bitOffset>0</bitOffset>
							<bitWidth>6</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>AGC14_DIG_ENG</name>
					<displayName>AGC14_DIG_ENG</displayName>
					<description>AGC14_DIG_ENG register</description>
					<addressOffset>0X2F8</addressOffset>
					<size>32</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<fields>

						<field>
							<name>ATT_4</name>
							<description>ATT_4</description>
							<bitOffset>0</bitOffset>
							<bitWidth>6</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>AGC15_DIG_ENG</name>
					<displayName>AGC15_DIG_ENG</displayName>
					<description>AGC15_DIG_ENG register</description>
					<addressOffset>0X2FC</addressOffset>
					<size>32</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<fields>

						<field>
							<name>ATT_5</name>
							<description>ATT_5</description>
							<bitOffset>0</bitOffset>
							<bitWidth>6</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>AGC16_DIG_ENG</name>
					<displayName>AGC16_DIG_ENG</displayName>
					<description>AGC16_DIG_ENG register</description>
					<addressOffset>0X300</addressOffset>
					<size>32</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<fields>

						<field>
							<name>ATT_6</name>
							<description>ATT_6</description>
							<bitOffset>0</bitOffset>
							<bitWidth>6</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>AGC17_DIG_ENG</name>
					<displayName>AGC17_DIG_ENG</displayName>
					<description>AGC17_DIG_ENG register</description>
					<addressOffset>0X304</addressOffset>
					<size>32</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<fields>

						<field>
							<name>ATT_7</name>
							<description>ATT_7</description>
							<bitOffset>0</bitOffset>
							<bitWidth>6</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>AGC18_DIG_ENG</name>
					<displayName>AGC18_DIG_ENG</displayName>
					<description>AGC18_DIG_ENG register</description>
					<addressOffset>0X308</addressOffset>
					<size>32</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<fields>

						<field>
							<name>ATT_8</name>
							<description>ATT_8</description>
							<bitOffset>0</bitOffset>
							<bitWidth>6</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>AGC19_DIG_ENG</name>
					<displayName>AGC19_DIG_ENG</displayName>
					<description>AGC19_DIG_ENG register</description>
					<addressOffset>0X30C</addressOffset>
					<size>32</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<fields>

						<field>
							<name>ATT_9</name>
							<description>ATT_9</description>
							<bitOffset>0</bitOffset>
							<bitWidth>6</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>AGC20_DIG_ENG</name>
					<displayName>AGC20_DIG_ENG</displayName>
					<description>AGC20_DIG_ENG register</description>
					<addressOffset>0X310</addressOffset>
					<size>32</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<fields>

						<field>
							<name>I_GAIN_COMP</name>
							<description>I_GAIN_COMP</description>
							<bitOffset>0</bitOffset>
							<bitWidth>8</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SPARE_ANA_IN_ENG</name>
					<displayName>SPARE_ANA_IN_ENG</displayName>
					<description>SPARE_ANA_IN_ENG register</description>
					<addressOffset>0X314</addressOffset>
					<size>32</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<fields>

					</fields>
				</register>
				<register>
					<name>RF_ANA_ENG</name>
					<displayName>RF_ANA_ENG</displayName>
					<description>RF_ANA_ENG register</description>
					<addressOffset>0X318</addressOffset>
					<size>32</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<fields>

						<field>
							<name>HSE2ON_TEST</name>
							<description>HSE2ON_TEST</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>RESETN_ATB</name>
							<description>RESETN_ATB</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>FORCE_XO_READY</name>
							<description>FORCE_XO_READY</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>XO32M_ANA_TST</name>
					<displayName>XO32M_ANA_TST</displayName>
					<description>XO32M_ANA_TST register</description>
					<addressOffset>0X31C</addressOffset>
					<size>32</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<fields>
						<field>
							<name>XO32M_TST_SEL</name>
							<description>XO32M_TST_SEL</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>RFD_XO32M_XTCTRLPLL</name>
							<description>RFD_XO32M_XTCTRLPLL</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
				
				<register>
					<name>RXADC_HW_TRIM_OUT</name>
					<displayName>RXADC_HW_TRIM_OUT</displayName>
					<description>RXADC_HW_TRIM_OUT register</description>
					<addressOffset>0X324</addressOffset>
					<size>32</size>
					<access>read-write</access>
					<resetValue>0x0000001B</resetValue>
					<fields>
						<field>
							<name>SPARE</name>
							<description>SPARE</description>
							<bitOffset>6</bitOffset>
							<bitWidth>2</bitWidth>
						</field>
						<field>
							<name>HW_RXADC_DELAYTRIM_Q</name>
							<description>control bits of the RX ADC loop delay for Q channel (provided by the HW trimming, automatically loaded on POR).</description>
							<bitOffset>3</bitOffset>
							<bitWidth>3</bitWidth>
						</field>
						<field>
							<name>HW_RXADC_DELAYTRIM_I</name>
							<description>control bits of the RX ADC loop delay for I channel (provided by the HW trimming, automatically loaded on POR).</description>
							<bitOffset>0</bitOffset>
							<bitWidth>2</bitWidth>
						</field>
					</fields>
				</register>
				
				<register>
					<name>CBIAS0_HW_TRIM_OUT</name>
					<displayName>CBIAS0_HW_TRIM_OUT</displayName>
					<description>CBIAS0_HW_TRIM_OUT register</description>
					<addressOffset>0x328</addressOffset>
					<size>32</size>
					<access>read-write</access>
					<resetValue>0x00000078</resetValue>
					<fields>
						<field>
							<name>HW_CBIAS_IPTAT_TRIM</name>
							<description>IPTAT current (provided by the HW trimming, automatically loaded on POR).</description>
							<bitOffset>4</bitOffset>
							<bitWidth>4</bitWidth>
						</field>
						<field>
							<name>HW_CBIAS_IBIAS_TRIM</name>
							<description>IPTAT current (provided by the HW trimming, automatically loaded on POR).</description>
							<bitOffset>0</bitOffset>
							<bitWidth>4</bitWidth>
						</field>
					</fields>
				</register>
				
				<register>
					<name>CBIAS1_HW_TRIM_OUT</name>
					<displayName>CBIAS1_HW_TRIM_OUT</displayName>
					<description>CBIAS1_HW_TRIM_OUT register</description>
					<addressOffset>0x32C</addressOffset>
					<size>32</size>
					<access>read-write</access>
					<resetValue>0x00000008</resetValue>
					<fields>
						<field>
							<name>HW_CBIAS_VBG_TRIM</name>
							<description>VBG current (provided by the HW trimming, automatically loaded on POR).</description>
							<bitOffset>0</bitOffset>
							<bitWidth>3</bitWidth>
						</field>
					</fields>
				</register>
	
				<register>
					<name>AGC_HW_TRIM_OUT</name>
					<displayName>AGC_HW_TRIM_OUT</displayName>
					<description>AGC_HW_TRIM_OUT register</description>
					<addressOffset>0X330</addressOffset>
					<size>32</size>
					<access>read-write</access>
					<resetValue></resetValue>
					<fields>
						<field>
							<name>HW_AGC_ANTENNAE_TRIM</name>
							<description>AGC trim value (provided by the HW trimming, automatically loaded on POR).</description>
							<bitOffset>1</bitOffset>
							<bitWidth>3</bitWidth>
						</field>
					</fields>
				</register>
				
			</registers>
		</peripheral>
		<peripheral>
			<name>RTC</name>
			<description>Real-time clock</description>
			<groupName>RTC</groupName>
			<baseAddress>0x40004000</baseAddress>
			<addressBlock>
				<offset>0x0</offset>
				<size>0x400</size>
				<usage>registers</usage>
			</addressBlock>
			<interrupt>
				<name>RTC</name>
				<description>RTC interrupt</description>
				<value>11</value>
			</interrupt>
			<registers>
				<register>
					<name>TR</name>
					<displayName>TR</displayName>
					<description>time register</description>
					<addressOffset>0x0</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<fields>
						<field>
							<name>PM</name>
							<description>AM/PM notation</description>
							<bitOffset>22</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>HT</name>
							<description>Hour tens in BCD format</description>
							<bitOffset>20</bitOffset>
							<bitWidth>2</bitWidth>
						</field>
						<field>
							<name>HU</name>
							<description>Hour units in BCD format</description>
							<bitOffset>16</bitOffset>
							<bitWidth>4</bitWidth>
						</field>
						<field>
							<name>MNT</name>
							<description>Minute tens in BCD format</description>
							<bitOffset>12</bitOffset>
							<bitWidth>3</bitWidth>
						</field>
						<field>
							<name>MNU</name>
							<description>Minute units in BCD format</description>
							<bitOffset>8</bitOffset>
							<bitWidth>4</bitWidth>
						</field>
						<field>
							<name>ST</name>
							<description>Second tens in BCD format</description>
							<bitOffset>4</bitOffset>
							<bitWidth>3</bitWidth>
						</field>
						<field>
							<name>SU</name>
							<description>Second units in BCD format</description>
							<bitOffset>0</bitOffset>
							<bitWidth>4</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>DR</name>
					<displayName>DR</displayName>
					<description>date register</description>
					<addressOffset>0x4</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00002101</resetValue>
					<fields>
						<field>
							<name>YT</name>
							<description>Year tens in BCD format</description>
							<bitOffset>20</bitOffset>
							<bitWidth>4</bitWidth>
						</field>
						<field>
							<name>YU</name>
							<description>Year units in BCD format</description>
							<bitOffset>16</bitOffset>
							<bitWidth>4</bitWidth>
						</field>
						<field>
							<name>WDU</name>
							<description>Week day units</description>
							<bitOffset>13</bitOffset>
							<bitWidth>3</bitWidth>
						</field>
						<field>
							<name>MT</name>
							<description>Month tens in BCD format</description>
							<bitOffset>12</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>MU</name>
							<description>Month units in BCD format</description>
							<bitOffset>8</bitOffset>
							<bitWidth>4</bitWidth>
						</field>
						<field>
							<name>DT</name>
							<description>Date tens in BCD format</description>
							<bitOffset>4</bitOffset>
							<bitWidth>2</bitWidth>
						</field>
						<field>
							<name>DU</name>
							<description>Date units in BCD format</description>
							<bitOffset>0</bitOffset>
							<bitWidth>4</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>CR</name>
					<displayName>CR</displayName>
					<description>control register</description>
					<addressOffset>0x8</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<fields>
						<field>
							<name>WUCKSEL</name>
							<description>Wakeup clock selection</description>
							<bitOffset>0</bitOffset>
							<bitWidth>3</bitWidth>
						</field>
						<field>
							<name>BYPSHAD</name>
							<description>Bypass the shadow registers</description>
							<bitOffset>5</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>FMT</name>
							<description>Hour format</description>
							<bitOffset>6</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>ALRAE</name>
							<description>Alarm A enable</description>
							<bitOffset>8</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>WUTE</name>
							<description>Wakeup timer enable</description>
							<bitOffset>10</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>ALRAIE</name>
							<description>Alarm A interrupt enable</description>
							<bitOffset>12</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>WUTIE</name>
							<description>Wakeup timer interrupt enable</description>
							<bitOffset>14</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>ADD1H</name>
							<description>Add 1 hour (summer time change)</description>
							<bitOffset>16</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>SUB1H</name>
							<description>Subtract 1 hour (winter time change)</description>
							<bitOffset>17</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>BKP</name>
							<description>Backup</description>
							<bitOffset>18</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>COSEL</name>
							<description>Calibration output selection</description>
							<bitOffset>19</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>POL</name>
							<description>Output polarity</description>
							<bitOffset>20</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>OSEL</name>
							<description>Output selection</description>
							<bitOffset>21</bitOffset>
							<bitWidth>2</bitWidth>
						</field>
						<field>
							<name>COE</name>
							<description>Calibration output enable</description>
							<bitOffset>23</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>ISR</name>
					<displayName>ISR</displayName>
					<description>initialization and status register</description>
					<addressOffset>0x0C</addressOffset>
					<access>read-write</access>
					<size>0x20</size>
					<resetValue>0x00000007</resetValue>
					<fields>
						<field>
							<name>ALRAWF</name>
							<description>Alarm A write flag</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
						</field>
						<field>
							<name>WUTWF</name>
							<description>Wakeup timer write flag</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
						</field>
						<field>
							<name>SHPF</name>
							<description>Shift operation pending</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-write</access>
						</field>
						<field>
							<name>INITS</name>
							<description>Initialization status flag</description>
							<bitOffset>4</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
						</field>
						<field>
							<name>RSF</name>
							<description>Registers synchronization flag</description>
							<bitOffset>5</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-write</access>
						</field>
						<field>
							<name>INITF</name>
							<description>Initialization flag</description>
							<bitOffset>6</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
						</field>
						<field>
							<name>INIT</name>
							<description>Initialization mode</description>
							<bitOffset>7</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-write</access>
						</field>
						<field>
							<name>ALRAF</name>
							<description>Alarm A flag</description>
							<bitOffset>8</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-write</access>
						</field>
						<field>
							<name>WUTF</name>
							<description>Wakeup timer flag</description>
							<bitOffset>10</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-write</access>
						</field>
						<field>
							<name>RECALPF</name>
							<description>Recalibration pending Flag</description>
							<bitOffset>16</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
						</field>
					</fields>
				</register>
				<register>
					<name>PRER</name>
					<displayName>PRER</displayName>
					<description>prescaler register</description>
					<addressOffset>0x10</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x007F00FF</resetValue>
					<fields>
						<field>
							<name>PREDIV_A</name>
							<description>Asynchronous prescaler factor</description>
							<bitOffset>16</bitOffset>
							<bitWidth>7</bitWidth>
						</field>
						<field>
							<name>PREDIV_S</name>
							<description>Synchronous prescaler factor</description>
							<bitOffset>0</bitOffset>
							<bitWidth>15</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>WUTR</name>
					<displayName>WUTR</displayName>
					<description>wakeup timer register</description>
					<addressOffset>0x14</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x0000FFFF</resetValue>
					<fields>
						<field>
							<name>WUT</name>
							<description>Wakeup auto-reload prescaler bits</description>
							<bitOffset>0</bitOffset>
							<bitWidth>16</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>ALRMAR</name>
					<displayName>ALRMAR</displayName>
					<description>alarm A register</description>
					<addressOffset>0x1C</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<fields>
						<field>
							<name>MSK4</name>
							<description>Alarm A date mask</description>
							<bitOffset>31</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>WDSEL</name>
							<description>Week day selection</description>
							<bitOffset>30</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>DT</name>
							<description>Date tens in BCD format</description>
							<bitOffset>28</bitOffset>
							<bitWidth>2</bitWidth>
						</field>
						<field>
							<name>DU</name>
							<description>Date units or day in BCD format</description>
							<bitOffset>24</bitOffset>
							<bitWidth>4</bitWidth>
						</field>
						<field>
							<name>MSK3</name>
							<description>Alarm A hours mask</description>
							<bitOffset>23</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>PM</name>
							<description>AM/PM notation</description>
							<bitOffset>22</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>HT</name>
							<description>Hour tens in BCD format</description>
							<bitOffset>20</bitOffset>
							<bitWidth>2</bitWidth>
						</field>
						<field>
							<name>HU</name>
							<description>Hour units in BCD format</description>
							<bitOffset>16</bitOffset>
							<bitWidth>4</bitWidth>
						</field>
						<field>
							<name>MSK2</name>
							<description>Alarm A minutes mask</description>
							<bitOffset>15</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>MNT</name>
							<description>Minute tens in BCD format</description>
							<bitOffset>12</bitOffset>
							<bitWidth>3</bitWidth>
						</field>
						<field>
							<name>MNU</name>
							<description>Minute units in BCD format</description>
							<bitOffset>8</bitOffset>
							<bitWidth>4</bitWidth>
						</field>
						<field>
							<name>MSK1</name>
							<description>Alarm A seconds mask</description>
							<bitOffset>7</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>ST</name>
							<description>Second tens in BCD format</description>
							<bitOffset>4</bitOffset>
							<bitWidth>3</bitWidth>
						</field>
						<field>
							<name>SU</name>
							<description>Second units in BCD format</description>
							<bitOffset>0</bitOffset>
							<bitWidth>4</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>WPR</name>
					<displayName>WPR</displayName>
					<description>write protection register</description>
					<addressOffset>0x24</addressOffset>
					<size>0x20</size>
					<access>write-only</access>
					<resetValue>0x00000000</resetValue>
					<fields>
						<field>
							<name>KEY</name>
							<description>Write protection key</description>
							<bitOffset>0</bitOffset>
							<bitWidth>8</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SSR</name>
					<displayName>SSR</displayName>
					<description>sub second register</description>
					<addressOffset>0x28</addressOffset>
					<size>0x20</size>
					<access>read-only</access>
					<resetValue>0x00000000</resetValue>
					<fields>
						<field>
							<name>SS</name>
							<description>Sub second value</description>
							<bitOffset>0</bitOffset>
							<bitWidth>16</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SHIFTR</name>
					<displayName>SHIFTR</displayName>
					<description>shift control register</description>
					<addressOffset>0x2C</addressOffset>
					<size>0x20</size>
					<access>write-only</access>
					<resetValue>0x00000000</resetValue>
					<fields>
						<field>
							<name>ADD1S</name>
							<description>Add one second</description>
							<bitOffset>31</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>SUBFS</name>
							<description>Subtract a fraction of A second</description>
							<bitOffset>0</bitOffset>
							<bitWidth>15</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>CALR</name>
					<displayName>CALR</displayName>
					<description>calibration register</description>
					<addressOffset>0x3C</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<fields>
						<field>
							<name>CALP</name>
							<description>Increase frequency of RTC by 488.5
								ppm</description>
							<bitOffset>15</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>CALW8</name>
							<description>Use an 8-second calibration cycle period</description>
							<bitOffset>14</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>CALW16</name>
							<description>Use a 16-second calibration cycle period</description>
							<bitOffset>13</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>CALM</name>
							<description>Calibration minus</description>
							<bitOffset>0</bitOffset>
							<bitWidth>9</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>ALRMASSR</name>
					<displayName>ALRMASSR</displayName>
					<description>alarm A sub second register</description>
					<addressOffset>0x44</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<fields>
						<field>
							<name>MASKSS</name>
							<description>Mask the most-significant bits starting at this bit</description>
							<bitOffset>24</bitOffset>
							<bitWidth>4</bitWidth>
						</field>
						<field>
							<name>SS</name>
							<description>Sub seconds value</description>
							<bitOffset>0</bitOffset>
							<bitWidth>15</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>BKP0R</name>
					<displayName>BKP0R</displayName>
					<description>backup register 0</description>
					<addressOffset>0x50</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<fields>
						<field>
							<name>BKP</name>
							<description>BKP</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>BKP1R</name>
					<displayName>BKP1R</displayName>
					<description>backup register 1</description>
					<addressOffset>0x54</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<fields>
						<field>
							<name>BKP</name>
							<description>BKP</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
			</registers>
		</peripheral>
		<peripheral>
			<name>SPI3</name>
			<description>Serial peripheral interface/Inter-IC sound</description>
			<groupName>SPI</groupName>
			<baseAddress>0x41007000</baseAddress>
			<interrupt>
				<name>SPI3</name>
				<description>SPI3 interrupt</description>
				<value>7</value>
			</interrupt>
			<addressBlock>
				<offset>0x0</offset>
				<size>0x400</size>
				<usage>registers</usage>
			</addressBlock>
			<registers>
				<register>
					<name>CR1</name>
					<displayName>CR1</displayName>
					<description>control register 1</description>
					<addressOffset>0x0</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x0000</resetValue>
					<fields>
						<field>
							<name>BIDIMODE</name>
							<description>Bidirectional data mode enable</description>
							<bitOffset>15</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>BIDIOE</name>
							<description>Output enable in bidirectional mode</description>
							<bitOffset>14</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>CRCEN</name>
							<description>Hardware CRC calculation enable</description>
							<bitOffset>13</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>CRCNEXT</name>
							<description>CRC transfer next</description>
							<bitOffset>12</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>CRCL</name>
							<description>CRC length</description>
							<bitOffset>11</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>RXONLY</name>
							<description>Receive only</description>
							<bitOffset>10</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>SSM</name>
							<description>Software slave management</description>
							<bitOffset>9</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>SSI</name>
							<description>Internal slave select</description>
							<bitOffset>8</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>LSBFIRST</name>
							<description>Frame format</description>
							<bitOffset>7</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>SPE</name>
							<description>SPI enable</description>
							<bitOffset>6</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>BR</name>
							<description>Baud rate control</description>
							<bitOffset>3</bitOffset>
							<bitWidth>3</bitWidth>
						</field>
						<field>
							<name>MSTR</name>
							<description>Master selection</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>CPOL</name>
							<description>Clock polarity</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>CPHA</name>
							<description>Clock phase</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>CR2</name>
					<displayName>CR2</displayName>
					<description>control register 2</description>
					<addressOffset>0x4</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x0700</resetValue>
					<fields>
						<field>
							<name>RXDMAEN</name>
							<description>Rx buffer DMA enable</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>TXDMAEN</name>
							<description>Tx buffer DMA enable</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>SSOE</name>
							<description>Ss output enable</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>NSSP</name>
							<description>NSs pulse management</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>FRF</name>
							<description>Frame format</description>
							<bitOffset>4</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>ERRIE</name>
							<description>Error interrupt enable</description>
							<bitOffset>5</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>RXNEIE</name>
							<description>RX buffer not empty interrupt enable</description>
							<bitOffset>6</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>TXEIE</name>
							<description>Tx buffer empty interrupt enable</description>
							<bitOffset>7</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>DS</name>
							<description>Data size</description>
							<bitOffset>8</bitOffset>
							<bitWidth>4</bitWidth>
						</field>
						<field>
							<name>FRXTH</name>
							<description>FIFO reception threshold</description>
							<bitOffset>12</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>LDMA_RX</name>
							<description>LDMARX</description>
							<bitOffset>13</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>LDMA_TX</name>
							<description>LDMATX</description>
							<bitOffset>14</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SR</name>
					<displayName>SR</displayName>
					<description>status register</description>
					<addressOffset>0x8</addressOffset>
					<access>read-write</access>
					<size>0x20</size>
					<resetValue>0x0002</resetValue>
					<fields>
						<field>
							<name>RXNE</name>
							<description>Receive buffer not empty</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
						</field>
						<field>
							<name>TXE</name>
							<description>Transmit buffer empty</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
						</field>
						<field>
							<name>CHSIDE</name>
							<description>Channel side</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
						</field>
						<field>
							<name>UDR</name>
							<description> Underrun flag</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
						</field>
						<field>
							<name>CRCERR</name>
							<description>CRC error flag</description>
							<bitOffset>4</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-write</access>
						</field>
						<field>
							<name>MODF</name>
							<description>Mode fault</description>
							<bitOffset>5</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
						</field>
						<field>
							<name>OVR</name>
							<description>Overrun flag</description>
							<bitOffset>6</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
						</field>
						<field>
							<name>BSY</name>
							<description>Busy flag</description>
							<bitOffset>7</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
						</field>
						<field>
							<name>FRE</name>
							<description>FRE</description>
							<bitOffset>8</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
						</field>
						<field>
							<name>FRLVL</name>
							<description>FIFO reception level</description>
							<bitOffset>9</bitOffset>
							<bitWidth>2</bitWidth>
							<access>read-only</access>
						</field>
						<field>
							<name>FTLVL</name>
							<description>FIFO transmission level</description>
							<bitOffset>11</bitOffset>
							<bitWidth>2</bitWidth>
							<access>read-only</access>
						</field>
					</fields>
				</register>
				<register>
					<name>DR</name>
					<displayName>DR</displayName>
					<description>data register</description>
					<addressOffset>0x0C</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x0000</resetValue>
					<fields>
						<field>
							<name>DR</name>
							<description>Data register</description>
							<bitOffset>0</bitOffset>
							<bitWidth>16</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>CRCPR</name>
					<displayName>CRCPR</displayName>
					<description>CRC polynomial register</description>
					<addressOffset>0x10</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x0007</resetValue>
					<fields>
						<field>
							<name>CRCPOLY</name>
							<description>CRC polynomial register</description>
							<bitOffset>0</bitOffset>
							<bitWidth>16</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>RXCRCR</name>
					<displayName>RXCRCR</displayName>
					<description>RX CRC register</description>
					<addressOffset>0x14</addressOffset>
					<size>0x20</size>
					<access>read-only</access>
					<resetValue>0x0000</resetValue>
					<fields>
						<field>
							<name>RXCRC</name>
							<description>Rx CRC register</description>
							<bitOffset>0</bitOffset>
							<bitWidth>16</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>TXCRCR</name>
					<displayName>TXCRCR</displayName>
					<description>TX CRC register</description>
					<addressOffset>0x18</addressOffset>
					<size>0x20</size>
					<access>read-only</access>
					<resetValue>0x0000</resetValue>
					<fields>
						<field>
							<name>TXCRC</name>
							<description>TXCRC</description>
							<bitOffset>0</bitOffset>
							<bitWidth>16</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>I2SCFGR</name>
					<displayName>I2SCFGR</displayName>
					<description>I2SCFGR</description>
					<addressOffset>0x1C</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<fields>
						<field>
							<name>ASTRTEN</name>
							<description>Asynchronous start enable</description>
							<bitOffset>12</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>I2SMOD</name>
							<description>I2s mode selection</description>
							<bitOffset>11</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>I2SE</name>
							<description>I2s enable</description>
							<bitOffset>10</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>I2SCFG</name>
							<description>I2s configuration mode</description>
							<bitOffset>8</bitOffset>
							<bitWidth>2</bitWidth>
						</field>
						<field>
							<name>PCMSYNC</name>
							<description>PCM frame synchronization</description>
							<bitOffset>7</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>I2SSTD</name>
							<description>I2s standard selection</description>
							<bitOffset>4</bitOffset>
							<bitWidth>2</bitWidth>
						</field>
						<field>
							<name>CKPOL</name>
							<description>Steady state clock polarity</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>DATLEN</name>
							<description>Data length to be transferred</description>
							<bitOffset>1</bitOffset>
							<bitWidth>2</bitWidth>
						</field>
						<field>
							<name>CHLEN</name>
							<description>Channel length (number of bits per audio channel)</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>I2SPR</name>
					<displayName>I2SPR</displayName>
					<description>I2SPR</description>
					<addressOffset>0x20</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000002</resetValue>
					<fields>
						<field>
							<name>MCKOE</name>
							<description>Master clock output enable</description>
							<bitOffset>9</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>ODD</name>
							<description>Odd factor for the prescaler</description>
							<bitOffset>8</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>I2SDIV</name>
							<description>I2s linear prescaler</description>
							<bitOffset>0</bitOffset>
							<bitWidth>8</bitWidth>
						</field>
					</fields>
				</register>
			</registers>
		</peripheral>	
		<peripheral>
			<name>SYSCFG</name>
			<description>System configuration controller</description>
			<groupName>SYSCFG</groupName>
			<baseAddress>0x40000000</baseAddress>
			<addressBlock>
				<offset>0x0</offset>
				<size>0x40</size>
				<usage>registers</usage>
			</addressBlock>
			<registers>
				<register>
					<name>DIE_ID</name>
					<displayName>DIE_ID</displayName>
					<description>This register provides the device version and cut information.</description>
					<addressOffset>0x00</addressOffset>
					<size>0x20</size>
					<access>read-only</access>
					<resetValue>0x00000110</resetValue>
					<fields>
						<field>
							<name>PRODUCT</name>
							<description>Product version.</description>
							<bitOffset>8</bitOffset>
							<bitWidth>4</bitWidth>
						</field>
						<field>
							<name>VERSION</name>
							<description>Cut version.</description>
							<bitOffset>4</bitOffset>
							<bitWidth>4</bitWidth>
						</field>
						<field>
							<name>REVISION</name>
							<description>Cut revision (metal fix)</description>
							<bitOffset>0</bitOffset>
							<bitWidth>4</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>JTAG_ID</name>
					<displayName>JTAG_ID</displayName>
					<description>This register provides the JTAG ID of the BlueNRG-LP.</description>
					<addressOffset>0x04</addressOffset>
					<size>0x20</size>
					<access>read-only</access>
					<resetValue>0x02028041</resetValue>
					<fields>
						<field>
							<name>VERSION_NUMBER</name>
							<description>Version.</description>
							<bitOffset>28</bitOffset>
							<bitWidth>4</bitWidth>
						</field>
						<field>
							<name>PART_NUMBER</name>
							<description>part number.</description>
							<bitOffset>12</bitOffset>
							<bitWidth>16</bitWidth>
						</field>
						<field>
							<name>MANUF_ID</name>
							<description>Manufacturer ID.</description>
							<bitOffset>1</bitOffset>
							<bitWidth>11</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>I2C_FMP_CTRL</name>
					<displayName>I2C_FMP_CTRL</displayName>
					<description>This register allows activating the Fast-mode Plus driving capability on I2C open-drain pads.</description>
					<addressOffset>0x08</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<fields>
					<field>
						<name>I2C1_PB7_FMP</name>
						<description>I2C1 Fast-Mode Plus driving capability for I2C1_SDA on PB7 I/O. </description>
						<bitOffset>3</bitOffset>
						<bitWidth>1</bitWidth>
					</field>
					<field>
						<name>I2C1_PB6_FMP</name>
						<description>I2C1 Fast-Mode Plus driving capability for I2C1_SCL on PB6 I/O</description>
						<bitOffset>2</bitOffset>
						<bitWidth>1</bitWidth>
					</field>
					<field>
						<name>I2C1_PA1_FMP</name>
						<description>I2C1 Fast-Mode Plus driving capability for I2C1_SDA on PA1 I/O</description>
						<bitOffset>1</bitOffset>
						<bitWidth>1</bitWidth>
					</field>
					<field>
						<name>I2C1_PA0_FMP</name>
						<description>I2C1 Fast-Mode Plus driving capability for I2C1_SCL on PA0 I/O</description>
						<bitOffset>0</bitOffset>
						<bitWidth>1</bitWidth>
					</field>
					</fields>
				</register>
				<register>
					<name>IO_DTR</name>
					<displayName>IO_DTR</displayName>
					<description>IO_DTR</description>
					<addressOffset>0x0C</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<fields>
						<field>
							<name>PA0_DT</name>
							<description>Interrupt Detection Type for port A</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>PA1_DT</name>
							<description>Interrupt Detection Type for port A</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>PA2_DT</name>
							<description>Interrupt Detection Type for port A</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>PA3_DT</name>
							<description>Interrupt Detection Type for port A</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>PA8_DT</name>
							<description>Interrupt Detection Type for port A</description>
							<bitOffset>8</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>PA9_DT</name>
							<description>Interrupt Detection Type for port A</description>
							<bitOffset>9</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>PA10_DT</name>
							<description>Interrupt Detection Type for port A</description>
							<bitOffset>10</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>PA11_DT</name>
							<description>Interrupt Detection Type for port A</description>
							<bitOffset>11</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>PB0_DT</name>
							<description>Interrupt Detection Type for port B</description>
							<bitOffset>16</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>PB1_DT</name>
							<description>Interrupt Detection Type for port B</description>
							<bitOffset>17</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>PB2_DT</name>
							<description>Interrupt Detection Type for port B</description>
							<bitOffset>18</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>PB3_DT</name>
							<description>Interrupt Detection Type for port B</description>
							<bitOffset>19</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>PB4_DT</name>
							<description>Interrupt Detection Type for port B</description>
							<bitOffset>20</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>PB5_DT</name>
							<description>Interrupt Detection Type for port B</description>
							<bitOffset>21</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>PB6_DT</name>
							<description>Interrupt Detection Type for port B</description>
							<bitOffset>22</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>PB7_DT</name>
							<description>Interrupt Detection Type for port B</description>
							<bitOffset>23</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>PB12_DT</name>
							<description>Interrupt Detection Type for port B</description>
							<bitOffset>28</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>PB13_DT</name>
							<description>Interrupt Detection Type for port B</description>
							<bitOffset>29</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>PB14_DT</name>
							<description>Interrupt Detection Type for port B</description>
							<bitOffset>30</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>PB15_DT</name>
							<description>Interrupt Detection Type for port B</description>
							<bitOffset>31</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>IO_IBER</name>
					<displayName>IO_IBER</displayName>
					<description>IO_IBER</description>
					<addressOffset>0x10</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<fields>
						<field>
							<name>PA0_IBE</name>
							<description>Interrupt edge selection for port A</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>PA1_IBE</name>
							<description>Interrupt edge selection for port A</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>PA2_IBE</name>
							<description>Interrupt edge selection for port A</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>PA3_IBE</name>
							<description>Interrupt edge selection for port A</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>PA8_IBE</name>
							<description>Interrupt edge selection for port A</description>
							<bitOffset>8</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>PA9_IBE</name>
							<description>Interrupt edge selection for port A</description>
							<bitOffset>9</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>PA10_IBE</name>
							<description>Interrupt edge selection for port A</description>
							<bitOffset>10</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>PA11_IBE</name>
							<description>Interrupt edge selection for port A</description>
							<bitOffset>11</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>PB0_IBE</name>
							<description>Interrupt edge selection for port B</description>
							<bitOffset>16</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>PB1_IBE</name>
							<description>Interrupt edge selection for port B</description>
							<bitOffset>17</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>PB2_IBE</name>
							<description>Interrupt edge selection for port B</description>
							<bitOffset>18</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>PB3_IBE</name>
							<description>Interrupt edge selection for port B</description>
							<bitOffset>19</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>PB4_IBE</name>
							<description>Interrupt edge selection for port B</description>
							<bitOffset>20</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>PB5_IBE</name>
							<description>Interrupt edge selection for port B</description>
							<bitOffset>21</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>PB6_IBE</name>
							<description>Interrupt edge selection for port B</description>
							<bitOffset>22</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>PB7_IBE</name>
							<description>Interrupt edge selection for port B</description>
							<bitOffset>23</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>PB12_IBE</name>
							<description>Interrupt edge selection for port B</description>
							<bitOffset>28</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>PB13_IBE</name>
							<description>Interrupt edge selection for port B</description>
							<bitOffset>29</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>PB14_IBE</name>
							<description>Interrupt edge selection for port B</description>
							<bitOffset>30</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>PB15_IBE</name>
							<description>Interrupt edge selection for port B</description>
							<bitOffset>31</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>IO_IEVR</name>
					<displayName>IO_IEVR</displayName>
					<description>I/O Interrupt polarity event register</description>
					<addressOffset>0x14</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<fields>
						<field>
							<name>PA0_IEV</name>
							<description>Interrupt polarity event for port A</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>PA1_IEV</name>
							<description>Interrupt polarity event for port A</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>PA2_IEV</name>
							<description>Interrupt polarity event for port A</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>PA3_IEV</name>
							<description>Interrupt polarity event for port A</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>PA8_IEV</name>
							<description>Interrupt polarity event for port A</description>
							<bitOffset>8</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>PA9_IEV</name>
							<description>Interrupt polarity event for port A</description>
							<bitOffset>9</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>PA10_IEV</name>
							<description>Interrupt polarity event for port A</description>
							<bitOffset>10</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>PA11_IEV</name>
							<description>Interrupt polarity event for port A</description>
							<bitOffset>11</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>PB0_IEV</name>
							<description>Interrupt polarity event for port B</description>
							<bitOffset>16</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>PB1_IEV</name>
							<description>Interrupt polarity event for port B</description>
							<bitOffset>17</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>PB2_IEV</name>
							<description>Interrupt polarity event for port B</description>
							<bitOffset>18</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>PB3_IEV</name>
							<description>Interrupt polarity event for port B</description>
							<bitOffset>19</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>PB4_IEV</name>
							<description>Interrupt polarity event for port B</description>
							<bitOffset>20</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>PB5_IEV</name>
							<description>Interrupt polarity event for port B</description>
							<bitOffset>21</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>PB6_IEV</name>
							<description>Interrupt polarity event for port B</description>
							<bitOffset>22</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>PB7_IEV</name>
							<description>Interrupt polarity event for port B</description>
							<bitOffset>23</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>PB12_IEV</name>
							<description>Interrupt polarity event for port B</description>
							<bitOffset>28</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>PB13_IEV</name>
							<description>Interrupt polarity event for port B</description>
							<bitOffset>29</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>PB14_IEV</name>
							<description>Interrupt polarity event for port B</description>
							<bitOffset>30</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>PB15_IEV</name>
							<description>Interrupt polarity event for port B</description>
							<bitOffset>31</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>IO_IER</name>
					<displayName>IO_IER</displayName>
					<description>I/O Interrupt Enable register</description>
					<addressOffset>0x18</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<fields>
						<field>
							<name>PA0_IE</name>
							<description>Interrupt enable for port A</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>PA1_IE</name>
							<description>Interrupt enable for port A</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>PA2_IE</name>
							<description>Interrupt enable for port A</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>PA3_IE</name>
							<description>Interrupt enable for port A</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>PA8_IE</name>
							<description>Interrupt enable for port A</description>
							<bitOffset>8</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>PA9_IE</name>
							<description>Interrupt enable for port A</description>
							<bitOffset>9</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>PA10_IE</name>
							<description>Interrupt enable for port A</description>
							<bitOffset>10</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>PA11_IE</name>
							<description>Interrupt enable for port A</description>
							<bitOffset>11</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>PB0_IE</name>
							<description>Interrupt enable for port B</description>
							<bitOffset>16</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>PB1_IE</name>
							<description>Interrupt enable for port B</description>
							<bitOffset>17</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>PB2_IE</name>
							<description>Interrupt enable for port B</description>
							<bitOffset>18</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>PB3_IE</name>
							<description>Interrupt enable for port B</description>
							<bitOffset>19</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>PB4_IE</name>
							<description>Interrupt enable for port B</description>
							<bitOffset>20</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>PB5_IE</name>
							<description>Interrupt enable for port B</description>
							<bitOffset>21</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>PB6_IE</name>
							<description>Interrupt enable for port B</description>
							<bitOffset>22</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>PB7_IE</name>
							<description>Interrupt enable for port B</description>
							<bitOffset>23</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>PB12_IE</name>
							<description>Interrupt enable for port B</description>
							<bitOffset>28</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>PB13_IE</name>
							<description>Interrupt enable for port B</description>
							<bitOffset>29</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>PB14_IE</name>
							<description>Interrupt enable for port B</description>
							<bitOffset>30</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>PB15_IE</name>
							<description>Interrupt enable for port B</description>
							<bitOffset>31</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>IO_ISCR</name>
					<displayName>IO_ISCR</displayName>
					<description>I/O Interrupt Status and Clear register</description>
					<addressOffset>0x1C</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<fields>
						<field>
							<name>PA0_ISC</name>
							<description>Interrupt status (before mask) for port A</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>PA1_ISC</name>
							<description>Interrupt status (before mask) for port A</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>PA2_ISC</name>
							<description>Interrupt status (before mask) for port A</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>PA3_ISC</name>
							<description>Interrupt status (before mask) for port A</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>PA8_ISC</name>
							<description>Interrupt status (before mask) for port A</description>
							<bitOffset>8</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>PA9_ISC</name>
							<description>Interrupt status (before mask) for port A</description>
							<bitOffset>9</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>PA10_ISC</name>
							<description>Interrupt status (before mask) for port A</description>
							<bitOffset>10</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>PA11_ISC</name>
							<description>Interrupt status (before mask) for port A</description>
							<bitOffset>11</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>PB0_ISC</name>
							<description>Interrupt status (before mask) for port B</description>
							<bitOffset>16</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>PB1_ISC</name>
							<description>Interrupt status (before mask) for port B</description>
							<bitOffset>17</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>PB2_ISC</name>
							<description>Interrupt status (before mask) for port B</description>
							<bitOffset>18</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>PB3_ISC</name>
							<description>Interrupt status (before mask) for port B</description>
							<bitOffset>19</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>PB4_ISC</name>
							<description>Interrupt status (before mask) for port B</description>
							<bitOffset>20</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>PB5_ISC</name>
							<description>Interrupt status (before mask) for port B</description>
							<bitOffset>21</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>PB6_ISC</name>
							<description>Interrupt status (before mask) for port B</description>
							<bitOffset>22</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>PB7_ISC</name>
							<description>Interrupt status (before mask) for port B</description>
							<bitOffset>23</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>PB12_ISC</name>
							<description>Interrupt status (before mask) for port B</description>
							<bitOffset>28</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>PB13_ISC</name>
							<description>Interrupt status (before mask) for port B</description>
							<bitOffset>29</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>PB14_ISC</name>
							<description>Interrupt status (before mask) for port B</description>
							<bitOffset>30</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>PB15_ISC</name>
							<description>Interrupt status (before mask) for port B</description>
							<bitOffset>31</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>PWRC_IER</name>
					<displayName>PWRC_IER</displayName>
					<description>This register allows control of the enable or mask on the interrupt sources of the Power Controller (PWRC) block.</description>
					<addressOffset>0x20</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<fields>
						<field>
							<name>WKUP_IE</name>
							<description>Power Controller Wakeup event interrupt enable.</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>PVD_IE</name>
							<description>Programmable Voltage Detector interrupt enable.</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>PWRC_ISCR</name>
					<displayName>PWRC_ISCR</displayName>
					<description>Power Controller Interrupt Status and Clear register</description>
					<addressOffset>0x24</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<fields>
						<field>
							<name>WKUP_ISC</name>
							<description>Indicates the Power Controller receives a Wakeup event.</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>PVD_ISC</name>
							<description>Programmable Voltage Detector status.</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>GPIO_SWA_CTRL</name>
					<displayName>GPIO_SWA_CTRL</displayName>
					<description>This register allows selecting the analog source to connect on analog pads embedding two features</description>
					<addressOffset>0x28</addressOffset>
					<size>32</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<fields>
						<field>
							<name>VINP2_ATB0</name>
							<description>select the analog feature on PA3 between VINP2 and ATB0 when the PA3 I/O is programmed in analog mode, in the associated GPIO_MODER register </description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>ATB1_nPVD</name>
							<description>select the analog feature on PB14 between ATB1 and PVD when the PB14 IO is programmed in analog mode</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
		<register>
			<name>BLERXTX_DTR</name>
			<displayName>BLERXTX_DTR</displayName>
			<description>This register allows selecting the type of detection,level or edge, on RX_SEQUENCE and TX_SEQUENCE coming from the MR_BLE IP.</description>
			<addressOffset>0x2C</addressOffset>
			<size>32</size>
			<access>read-write</access>
			<resetValue>0x00000000</resetValue>
			<fields>	
				<field>
					<name>RX_DT</name>
					<description>detection type on RX_SEQUENCE signal</description>
					<bitOffset>1</bitOffset>
					<bitWidth>1</bitWidth>
				</field>
				<field>
					<name>TX_DT</name>
					<description>detection type on TX_SEQUENCE signal</description>
					<bitOffset>0</bitOffset>
					<bitWidth>1</bitWidth>
				</field>
			</fields>
		</register>
		<register>
			<name>BLERXTX_IBER</name>
			<displayName>BLERXTX_IBER</displayName>
			<description>This register is used to activate RX_SEQUENCE and TX_SEQUENCE signal detection on single edge or both edges when edge detection type is active.</description>
			<addressOffset>0x30</addressOffset>
			<size>32</size>
			<access>read-write</access>
			<resetValue>0x00000000</resetValue>
			<fields>
				<field>
					<name>RX_IBE</name>
					<description>interrupt edge register on RX_SEQUENCE signal</description>
					<bitOffset>1</bitOffset>
					<bitWidth>1</bitWidth>
				</field>
				<field>
					<name>TX_IBE</name>
					<description>interrupt edge register on TX_SEQUENCE signal</description>
					<bitOffset>0</bitOffset>
					<bitWidth>1</bitWidth>
				</field>
			</fields>
		</register>
		<register>
			<name>BLERXTX_IEVR</name>
			<displayName>BLERXTX_IEVR</displayName>
			<description>This register defines the polarity of the RX_SEQUENCE and TX_SEQUENCE signals detection</description>
			<addressOffset>0x34</addressOffset>
			<size>32</size>
			<access>read-write</access>
			<resetValue>0x00000000</resetValue>
			<fields>
				<field>
					<name>RX_IEV</name>
					<description>interrupt polarity event on RX_SEQUENCE signal</description>
					<bitOffset>1</bitOffset>
					<bitWidth>1</bitWidth>
				</field>
				<field>
					<name>TX_IEV</name>
					<description>interrupt polarity event on TX_SEQUENCE signal</description>
					<bitOffset>0</bitOffset>
					<bitWidth>1</bitWidth>
				</field>		
			</fields>
		</register>
		<register>
			<name>BLERXTX_IER</name>
			<displayName>BLERXTX_IER</displayName>
			<description>This register enable/disable interrupt generation on the RX_SEQUENCE and TX_SEQUENCE signals detection.</description>
			<addressOffset>0x38</addressOffset>
			<size>32</size>
			<access>read-write</access>
			<resetValue>0x00000000</resetValue>
			<fields>
				<field>
					<name>RX_IE</name>
					<description>interrupt enable on RX_SEQUENCE signal</description>
					<bitOffset>1</bitOffset>
					<bitWidth>1</bitWidth>
				</field>
				<field>
					<name>TX_IE</name>
					<description>interrupt enable on TX_SEQUENCE signal</description>
					<bitOffset>0</bitOffset>
					<bitWidth>1</bitWidth>
				</field>		
			</fields>
		</register>
		<register>
			<name>BLERXTX_ISCR</name>
			<displayName>BLERXTX_ISCR</displayName>
			<description>This register allows checking the status and clear the interrupt linked to the RX_SEQUENCE and TX_SEQUENCE information provided by the MR_BLE IP</description>
			<addressOffset>0x3C</addressOffset>
			<size>32</size>
			<access>read-write</access>
			<resetValue>0x00000000</resetValue>
			<fields>
				<field>
					<name>RX_ISC</name>
					<description>interrupt status on RX_SEQUENCE signal, can be a rising or a falling edge</description>
					<bitOffset>1</bitOffset>
					<bitWidth>1</bitWidth>
				</field>
				<field>
					<name>TX_ISC</name>
					<description>interrupt status on TX_SEQUENCE signal, can be a rising or a falling edge</description>
					<bitOffset>0</bitOffset>
					<bitWidth>1</bitWidth>
				</field>		
			</fields>
		</register>		
		</registers>
		</peripheral>
	<peripheral>
		<name>TIM2</name>
		<description>General-purpose-timers</description>
		<groupName>TIM</groupName>
		<baseAddress>0x40002000</baseAddress>
		<addressBlock>
		<offset>0x0</offset>
		<size>0x400</size>
		<usage>registers</usage>
		</addressBlock>
		<interrupt>
			<name>TIM2</name>
			<description>TIM2 global interrupt</description>
			<value>10</value>
		</interrupt>
		<registers>
		<register>
			<name>CR1</name>
			<displayName>CR1</displayName>
			<description>control register 1</description>
			<addressOffset>0x0</addressOffset>
			<size>0x20</size>
			<access>read-write</access>
			<resetValue>0x0000</resetValue>
			<fields>
			<field>
				<name>UIFREMAP</name>
				<description>UIF status bit remapping</description>
				<bitOffset>11</bitOffset>
				<bitWidth>1</bitWidth>
			</field>
			<field>
				<name>CKD</name>
				<description>Clock division</description>
				<bitOffset>8</bitOffset>
				<bitWidth>2</bitWidth>
			</field>
			<field>
				<name>ARPE</name>
				<description>Auto-reload preload enable</description>
				<bitOffset>7</bitOffset>
				<bitWidth>1</bitWidth>
			</field>
			<field>
				<name>CMS</name>
				<description>Center-aligned mode selection</description>
				<bitOffset>5</bitOffset>
				<bitWidth>2</bitWidth>
			</field>
			<field>
				<name>DIR</name>
				<description>Direction</description>
				<bitOffset>4</bitOffset>
				<bitWidth>1</bitWidth>
			</field>
			<field>
				<name>OPM</name>
				<description>One pulse mode</description>
				<bitOffset>3</bitOffset>
				<bitWidth>1</bitWidth>
			</field>
			<field>
				<name>URS</name>
				<description>Update request source</description>
				<bitOffset>2</bitOffset>
				<bitWidth>1</bitWidth>
			</field>
			<field>
				<name>UDIS</name>
				<description>Update disable</description>
				<bitOffset>1</bitOffset>
				<bitWidth>1</bitWidth>
			</field>
			<field>
				<name>CEN</name>
				<description>Counter enable</description>
				<bitOffset>0</bitOffset>
				<bitWidth>1</bitWidth>
			</field>
			</fields>
		</register>
		<register>
			<name>CR2</name>
			<displayName>CR2</displayName>
			<description>control register 2</description>
			<addressOffset>0x4</addressOffset>
			<size>0x20</size>
			<access>read-write</access>
			<resetValue>0x0000</resetValue>
			<fields>
			<field>
				<name>TI1S</name>
				<description>TI1 selection</description>
				<bitOffset>7</bitOffset>
				<bitWidth>1</bitWidth>
			</field>
			<field>
				<name>CCDS</name>
				<description>Capture/compare DMA selection</description>
				<bitOffset>3</bitOffset>
				<bitWidth>1</bitWidth>
			</field>
			</fields>
		</register>
		<register>
			<name>SMCR</name>
			<displayName>SMCR</displayName>
			<description>slave mode control register</description>
			<addressOffset>0x8</addressOffset>
			<size>0x20</size>
			<access>read-write</access>
			<resetValue>0x0000</resetValue>
			<fields>
			<field>
				<name>SMS3</name>
				<description>Slave mode selection - bit 3</description>
				<bitOffset>16</bitOffset>
				<bitWidth>1</bitWidth>
			</field>
			<field>
				<name>ETP</name>
				<description>External trigger polarity</description>
				<bitOffset>15</bitOffset>
				<bitWidth>1</bitWidth>
			</field>
			<field>
				<name>ECE</name>
				<description>External clock enable</description>
				<bitOffset>14</bitOffset>
				<bitWidth>1</bitWidth>
			</field>
			<field>
				<name>ETPS</name>
				<description>External trigger prescaler</description>
				<bitOffset>12</bitOffset>
				<bitWidth>2</bitWidth>
			</field>
			<field>
				<name>ETF</name>
				<description>External trigger filter</description>
				<bitOffset>8</bitOffset>
				<bitWidth>4</bitWidth>
			</field>
			<field>
				<name>TS</name>
				<description>Trigger selection</description>
				<bitOffset>4</bitOffset>
				<bitWidth>3</bitWidth>
			</field>
			<field>
				<name>OCCS</name>
				<description>OCREF clear selection</description>
				<bitOffset>3</bitOffset>
				<bitWidth>1</bitWidth>
			</field>
			<field>
				<name>SMS</name>
				<description>Slave mode selection</description>
				<bitOffset>0</bitOffset>
				<bitWidth>3</bitWidth>
			</field>
			</fields>
		</register>
		<register>
			<name>DIER</name>
			<displayName>DIER</displayName>
			<description>DMA/Interrupt enable register</description>
			<addressOffset>0xC</addressOffset>
			<size>0x20</size>
			<access>read-write</access>
			<resetValue>0x0000</resetValue>
			<fields>
			<field>
				<name>CC4DE</name>
				<description>Capture/Compare 4 DMA request enable</description>
				<bitOffset>12</bitOffset>
				<bitWidth>1</bitWidth>
			</field>
			<field>
				<name>CC3DE</name>
				<description>Capture/Compare 3 DMA request enable</description>
				<bitOffset>11</bitOffset>
				<bitWidth>1</bitWidth>
			</field>
			<field>
				<name>CC2DE</name>
				<description>Capture/Compare 2 DMA request enable</description>
				<bitOffset>10</bitOffset>
				<bitWidth>1</bitWidth>
			</field>
			<field>
				<name>CC1DE</name>
				<description>Capture/Compare 1 DMA request enable</description>
				<bitOffset>9</bitOffset>
				<bitWidth>1</bitWidth>
			</field>
			<field>
				<name>UDE</name>
				<description>Update DMA request enable</description>
				<bitOffset>8</bitOffset>
				<bitWidth>1</bitWidth>
			</field>
			<field>
				<name>TIE</name>
				<description>Trigger interrupt enable</description>
				<bitOffset>6</bitOffset>
				<bitWidth>1</bitWidth>
			</field>
			<field>
				<name>CC4IE</name>
				<description>Capture/Compare 4 interrupt enable</description>
				<bitOffset>4</bitOffset>
				<bitWidth>1</bitWidth>
			</field>
			<field>
				<name>CC3IE</name>
				<description>Capture/Compare 3 interrupt enable</description>
				<bitOffset>3</bitOffset>
				<bitWidth>1</bitWidth>
			</field>
			<field>
				<name>CC2IE</name>
				<description>Capture/Compare 2 interrupt enable</description>
				<bitOffset>2</bitOffset>
				<bitWidth>1</bitWidth>
			</field>
			<field>
				<name>CC1IE</name>
				<description>Capture/Compare 1 interrupt enable</description>
				<bitOffset>1</bitOffset>
				<bitWidth>1</bitWidth>
			</field>
			<field>
				<name>UIE</name>
				<description>Update interrupt enable</description>
				<bitOffset>0</bitOffset>
				<bitWidth>1</bitWidth>
			</field>
			</fields>
		</register>
		<register>
			<name>SR</name>
			<displayName>SR</displayName>
			<description>status register</description>
			<addressOffset>0x10</addressOffset>
			<size>0x20</size>
			<access>read-write</access>
			<resetValue>0x0000</resetValue>
			<fields>
			<field>
				<name>CC4OF</name>
				<description>Capture/Compare 4 overcapture flag</description>
				<bitOffset>12</bitOffset>
				<bitWidth>1</bitWidth>
			</field>
			<field>
				<name>CC3OF</name>
				<description>Capture/Compare 3 overcapture flag</description>
				<bitOffset>11</bitOffset>
				<bitWidth>1</bitWidth>
			</field>
			<field>
				<name>CC2OF</name>
				<description>Capture/compare 2 overcapture flag</description>
				<bitOffset>10</bitOffset>
				<bitWidth>1</bitWidth>
			</field>
			<field>
				<name>CC1OF</name>
				<description>Capture/Compare 1 overcapture flag</description>
				<bitOffset>9</bitOffset>
				<bitWidth>1</bitWidth>
			</field>
			<field>
				<name>TIF</name>
				<description>Trigger interrupt flag</description>
				<bitOffset>6</bitOffset>
				<bitWidth>1</bitWidth>
			</field>
			<field>
				<name>CC4IF</name>
				<description>Capture/Compare 4 interrupt flag</description>
				<bitOffset>4</bitOffset>
				<bitWidth>1</bitWidth>
			</field>
			<field>
				<name>CC3IF</name>
				<description>Capture/Compare 3 interrupt flag</description>
				<bitOffset>3</bitOffset>
				<bitWidth>1</bitWidth>
			</field>
			<field>
				<name>CC2IF</name>
				<description>Capture/Compare 2 interrupt flag</description>
				<bitOffset>2</bitOffset>
				<bitWidth>1</bitWidth>
			</field>
			<field>
				<name>CC1IF</name>
				<description>Capture/compare 1 interrupt flag</description>
				<bitOffset>1</bitOffset>
				<bitWidth>1</bitWidth>
			</field>
			<field>
				<name>UIF</name>
				<description>Update interrupt flag</description>
				<bitOffset>0</bitOffset>
				<bitWidth>1</bitWidth>
			</field>
			</fields>
		</register>
		<register>
			<name>EGR</name>
			<displayName>EGR</displayName>
			<description>event generation register</description>
			<addressOffset>0x14</addressOffset>
			<size>0x20</size>
			<access>write-only</access>
			<resetValue>0x0000</resetValue>
			<fields>
			<field>
				<name>TG</name>
				<description>Trigger generation</description>
				<bitOffset>6</bitOffset>
				<bitWidth>1</bitWidth>
			</field>
			<field>
				<name>CC4G</name>
				<description>Capture/compare 4 generation</description>
				<bitOffset>4</bitOffset>
				<bitWidth>1</bitWidth>
			</field>
			<field>
				<name>CC3G</name>
				<description>Capture/compare 3 generation</description>
				<bitOffset>3</bitOffset>
				<bitWidth>1</bitWidth>
			</field>
			<field>
				<name>CC2G</name>
				<description>Capture/compare 2 generation</description>
				<bitOffset>2</bitOffset>
				<bitWidth>1</bitWidth>
			</field>
			<field>
				<name>CC1G</name>
				<description>Capture/compare 1 generation</description>
				<bitOffset>1</bitOffset>
				<bitWidth>1</bitWidth>
			</field>
			<field>
				<name>UG</name>
				<description>Update generation</description>
				<bitOffset>0</bitOffset>
				<bitWidth>1</bitWidth>
			</field>
			</fields>
		</register>
		<register>
			<name>CCMR1_Output</name>
			<displayName>CCMR1_Output</displayName>
			<description>capture/compare mode register 1 (output mode)</description>
			<addressOffset>0x18</addressOffset>
			<size>0x20</size>
			<access>read-write</access>
			<resetValue>0x00000000</resetValue>
			<fields>
			<field>
				<name>OC2M_3</name>
				<description>Output Compare 2 mode - bit 3 </description>
				<bitOffset>24</bitOffset>
				<bitWidth>1</bitWidth>
			</field>
			<field>
				<name>OC1M_3</name>
				<description>Output Compare 1 mode - bit 3 </description>
				<bitOffset>16</bitOffset>
				<bitWidth>1</bitWidth>
			</field>
			<field>
				<name>OC2CE</name>
				<description>Output compare 2 clear enable</description>
				<bitOffset>15</bitOffset>
				<bitWidth>1</bitWidth>
			</field>
			<field>
				<name>OC2M</name>
				<description>Output compare 2 mode</description>
				<bitOffset>12</bitOffset>
				<bitWidth>3</bitWidth>
			</field>
			<field>
				<name>OC2PE</name>
				<description>Output compare 2 preload enable</description>
				<bitOffset>11</bitOffset>
				<bitWidth>1</bitWidth>
			</field>
			<field>
				<name>OC2FE</name>
				<description>Output compare 2 fast enable</description>
				<bitOffset>10</bitOffset>
				<bitWidth>1</bitWidth>
			</field>
			<field>
				<name>CC2S</name>
				<description>Capture/Compare 2 selection</description>
				<bitOffset>8</bitOffset>
				<bitWidth>2</bitWidth>
			</field>
			<field>
				<name>OC1CE</name>
				<description>Output compare 1 clear enable</description>
				<bitOffset>7</bitOffset>
				<bitWidth>1</bitWidth>
			</field>
			<field>
				<name>OC1M</name>
				<description>Output compare 1 mode</description>
				<bitOffset>4</bitOffset>
				<bitWidth>3</bitWidth>
			</field>
			<field>
				<name>OC1PE</name>
				<description>Output compare 1 preload enable</description>
				<bitOffset>3</bitOffset>
				<bitWidth>1</bitWidth>
			</field>
			<field>
				<name>OC1FE</name>
				<description>Output compare 1 fast enable</description>
				<bitOffset>2</bitOffset>
				<bitWidth>1</bitWidth>
			</field>
			<field>
				<name>CC1S</name>
				<description>Capture/Compare 1 selection</description>
				<bitOffset>0</bitOffset>
				<bitWidth>2</bitWidth>
			</field>
			</fields>
		</register>
		<register>
			<name>CCMR1_Input</name>
			<displayName>CCMR1_Input</displayName>
			<description>capture/compare mode register 1 (input mode)</description>
			<alternateRegister>CCMR1_Output</alternateRegister>
			<addressOffset>0x18</addressOffset>
			<size>0x20</size>
			<access>read-write</access>
			<resetValue>0x00000000</resetValue>
			<fields>
			<field>
				<name>IC2F</name>
				<description>Input capture 2 filter</description>
				<bitOffset>12</bitOffset>
				<bitWidth>4</bitWidth>
			</field>
			<field>
				<name>IC2PSC</name>
				<description>Input capture 2 prescaler</description>
				<bitOffset>10</bitOffset>
				<bitWidth>2</bitWidth>
			</field>
			<field>
				<name>CC2S</name>
				<description>Capture/compare 2 selection</description>
				<bitOffset>8</bitOffset>
				<bitWidth>2</bitWidth>
			</field>
			<field>
				<name>IC1F</name>
				<description>Input capture 1 filter</description>
				<bitOffset>4</bitOffset>
				<bitWidth>4</bitWidth>
			</field>
			<field>
				<name>IC1PSC</name>
				<description>Input capture 1 prescaler</description>
				<bitOffset>2</bitOffset>
				<bitWidth>2</bitWidth>
			</field>
			<field>
				<name>CC1S</name>
				<description>Capture/Compare 1 selection</description>
				<bitOffset>0</bitOffset>
				<bitWidth>2</bitWidth>
			</field>
			</fields>
		</register>
		<register>
			<name>CCMR2_Output</name>
			<displayName>CCMR2_Output</displayName>
			<description>capture/compare mode register 2 (output mode)</description>
			<addressOffset>0x1C</addressOffset>
			<size>0x20</size>
			<access>read-write</access>
			<resetValue>0x00000000</resetValue>
			<fields>
			<field>
				<name>OC4M_3</name>
				<description>Output Compare 4 mode - bit 3 </description>
				<bitOffset>24</bitOffset>
				<bitWidth>1</bitWidth>
			</field>
			<field>
				<name>OC3M_3</name>
				<description>Output Compare 3 mode - bit 3 </description>
				<bitOffset>16</bitOffset>
				<bitWidth>1</bitWidth>
			</field>
			<field>
				<name>OC4CE</name>
				<description>Output compare 4 clear enable</description>
				<bitOffset>15</bitOffset>
				<bitWidth>1</bitWidth>
			</field>
			<field>
				<name>OC4M</name>
				<description>Output compare 4 mode</description>
				<bitOffset>12</bitOffset>
				<bitWidth>3</bitWidth>
			</field>
			<field>
				<name>OC4PE</name>
				<description>Output compare 4 preload enable</description>
				<bitOffset>11</bitOffset>
				<bitWidth>1</bitWidth>
			</field>
			<field>
				<name>OC4FE</name>
				<description>Output compare 4 fast enable</description>
				<bitOffset>10</bitOffset>
				<bitWidth>1</bitWidth>
			</field>
			<field>
				<name>CC4S</name>
				<description>Capture/Compare 4 selection</description>
				<bitOffset>8</bitOffset>
				<bitWidth>2</bitWidth>
			</field>
			<field>
				<name>OC3CE</name>
				<description>Output compare 3 clear enable</description>
				<bitOffset>7</bitOffset>
				<bitWidth>1</bitWidth>
			</field>
			<field>
				<name>OC3M</name>
				<description>Output compare 3 mode</description>
				<bitOffset>4</bitOffset>
				<bitWidth>3</bitWidth>
			</field>
			<field>
				<name>OC3PE</name>
				<description>Output compare 3 preload enable</description>
				<bitOffset>3</bitOffset>
				<bitWidth>1</bitWidth>
			</field>
			<field>
				<name>OC3FE</name>
				<description>Output compare 3 fast enable</description>
				<bitOffset>2</bitOffset>
				<bitWidth>1</bitWidth>
			</field>
			<field>
				<name>CC3S</name>
				<description>Capture/Compare 3 selection</description>
				<bitOffset>0</bitOffset>
				<bitWidth>2</bitWidth>
			</field>
			</fields>
		</register>
		<register>
			<name>CCMR2_Input</name>
			<displayName>CCMR2_Input</displayName>
			<description>capture/compare mode register 2 (input mode)</description>
			<alternateRegister>CCMR2_Output</alternateRegister>
			<addressOffset>0x1C</addressOffset>
			<size>0x20</size>
			<access>read-write</access>
			<resetValue>0x00000000</resetValue>
			<fields>
			<field>
				<name>IC4F</name>
				<description>Input capture 4 filter</description>
				<bitOffset>12</bitOffset>
				<bitWidth>4</bitWidth>
			</field>
			<field>
				<name>IC4PSC</name>
				<description>Input capture 4 prescaler</description>
				<bitOffset>10</bitOffset>
				<bitWidth>2</bitWidth>
			</field>
			<field>
				<name>CC4S</name>
				<description>Capture/Compare 4 selection</description>
				<bitOffset>8</bitOffset>
				<bitWidth>2</bitWidth>
			</field>
			<field>
				<name>IC3F</name>
				<description>Input capture 3 filter</description>
				<bitOffset>4</bitOffset>
				<bitWidth>4</bitWidth>
			</field>
			<field>
				<name>IC3PSC</name>
				<description>Input capture 3 prescaler</description>
				<bitOffset>2</bitOffset>
				<bitWidth>2</bitWidth>
			</field>
			<field>
				<name>CC3S</name>
				<description>Capture/Compare 3 selection</description>
				<bitOffset>0</bitOffset>
				<bitWidth>2</bitWidth>
			</field>
			</fields>
		</register>
		<register>
			<name>CCER</name>
			<displayName>CCER</displayName>
			<description>capture/compare enable register</description>
			<addressOffset>0x20</addressOffset>
			<size>0x20</size>
			<access>read-write</access>
			<resetValue>0x0000</resetValue>
			<fields>
			<field>
				<name>CC4P</name>
				<description>Capture/Compare 3 output Polarity</description>
				<bitOffset>13</bitOffset>
				<bitWidth>1</bitWidth>
			</field>
			<field>
				<name>CC4E</name>
				<description>Capture/Compare 4 output enable</description>
				<bitOffset>12</bitOffset>
				<bitWidth>1</bitWidth>
			</field>
			<field>
				<name>CC3P</name>
				<description>Capture/Compare 3 output Polarity</description>
				<bitOffset>9</bitOffset>
				<bitWidth>1</bitWidth>
			</field>
			<field>
				<name>CC3E</name>
				<description>Capture/Compare 3 output enable</description>
				<bitOffset>8</bitOffset>
				<bitWidth>1</bitWidth>
			</field>
			<field>
				<name>CC2P</name>
				<description>Capture/Compare 2 output Polarity</description>
				<bitOffset>5</bitOffset>
				<bitWidth>1</bitWidth>
			</field>
			<field>
				<name>CC2E</name>
				<description>Capture/Compare 2 output enable</description>
				<bitOffset>4</bitOffset>
				<bitWidth>1</bitWidth>
			</field>
			<field>
				<name>CC1P</name>
				<description>Capture/Compare 1 output Polarity</description>
				<bitOffset>1</bitOffset>
				<bitWidth>1</bitWidth>
			</field>
			<field>
				<name>CC1E</name>
				<description>Capture/Compare 1 output enable</description>
				<bitOffset>0</bitOffset>
				<bitWidth>1</bitWidth>
			</field>
			</fields>
		</register>
		<register>
			<name>CNT</name>
			<displayName>CNT</displayName>
			<description>counter</description>
			<addressOffset>0x24</addressOffset>
			<size>0x20</size>
			<access>read-write</access>
			<resetValue>0x00000000</resetValue>
			<fields>
			<field>
				<name>UIFCPY</name>
				<description>UIF copy </description>
				<bitOffset>31</bitOffset>
				<bitWidth>1</bitWidth>
			</field>
			<field>
				<name>CNT</name>
				<description>Counter value</description>
				<bitOffset>0</bitOffset>
				<bitWidth>16</bitWidth>
			</field>
			</fields>
		</register>
		<register>
			<name>PSC</name>
			<displayName>PSC</displayName>
			<description>prescaler</description>
			<addressOffset>0x28</addressOffset>
			<size>0x20</size>
			<access>read-write</access>
			<resetValue>0x0000</resetValue>
			<fields>
			<field>
				<name>PSC</name>
				<description>Prescaler value</description>
				<bitOffset>0</bitOffset>
				<bitWidth>16</bitWidth>
			</field>
			</fields>
		</register>
		<register>
			<name>ARR</name>
			<displayName>ARR</displayName>
			<description>auto-reload register</description>
			<addressOffset>0x2C</addressOffset>
			<size>0x20</size>
			<access>read-write</access>
			<resetValue>0x00000000</resetValue>
			<fields>
			<field>
				<name>ARR</name>
				<description>Prescaler value. ARR is the value to be loaded in the actual auto-reload register.</description>
				<bitOffset>0</bitOffset>
				<bitWidth>16</bitWidth>
			</field>
			</fields>
		</register>
		<register>
			<name>RCR</name>
			<displayName>RCR</displayName>
			<description>capture/compare register 1</description>
			<addressOffset>0x30</addressOffset>
			<size>0x20</size>
			<access>read-write</access>
			<resetValue>0x00000000</resetValue>
			<fields>
			<field>
				<name>REP</name>
				<description>Repetition counter value </description>
				<bitOffset>0</bitOffset>
				<bitWidth>8</bitWidth>
			</field>
			</fields>
		</register>
		<register>
			<name>CCR1</name>
			<displayName>CCR1</displayName>
			<description>capture/compare register 1</description>
			<addressOffset>0x34</addressOffset>
			<size>0x20</size>
			<access>read-write</access>
			<resetValue>0x00000000</resetValue>
			<fields>
			<field>
				<name>CCR1</name>
				<description>Low Capture/Compare 1 value</description>
				<bitOffset>0</bitOffset>
				<bitWidth>16</bitWidth>
			</field>
			</fields>
		</register>
		<register>
			<name>CCR2</name>
			<displayName>CCR2</displayName>
			<description>capture/compare register 2</description>
			<addressOffset>0x38</addressOffset>
			<size>0x20</size>
			<access>read-write</access>
			<resetValue>0x00000000</resetValue>
			<fields>
			<field>
				<name>CCR2</name>
				<description>Low Capture/Compare 2 value</description>
				<bitOffset>0</bitOffset>
				<bitWidth>16</bitWidth>
			</field>
			</fields>
		</register>
		<register>
			<name>CCR3</name>
			<displayName>CCR3</displayName>
			<description>capture/compare register 3</description>
			<addressOffset>0x3C</addressOffset>
			<size>0x20</size>
			<access>read-write</access>
			<resetValue>0x00000000</resetValue>
			<fields>
			<field>
				<name>CCR3</name>
				<description>Low Capture/Compare value</description>
				<bitOffset>0</bitOffset>
				<bitWidth>16</bitWidth>
			</field>
			</fields>
		</register>
		<register>
			<name>CCR4</name>
			<displayName>CCR4</displayName>
			<description>capture/compare register 4</description>
			<addressOffset>0x40</addressOffset>
			<size>0x20</size>
			<access>read-write</access>
			<resetValue>0x00000000</resetValue>
			<fields>
			<field>
				<name>CCR4</name>
				<description>Low Capture/Compare value</description>
				<bitOffset>0</bitOffset>
				<bitWidth>16</bitWidth>
			</field>
			</fields>
		</register>
		<register>
			<name>DCR</name>
			<displayName>DCR</displayName>
			<description>DMA control register</description>
			<addressOffset>0x48</addressOffset>
			<size>0x20</size>
			<access>read-write</access>
			<resetValue>0x0000</resetValue>
			<fields>
			<field>
				<name>DBL</name>
				<description>DMA burst length</description>
				<bitOffset>8</bitOffset>
				<bitWidth>5</bitWidth>
			</field>
			<field>
				<name>DBA</name>
				<description>DMA base address</description>
				<bitOffset>0</bitOffset>
				<bitWidth>5</bitWidth>
			</field>
			</fields>
		</register>
		<register>
			<name>DMAR</name>
			<displayName>DMAR</displayName>
			<description>DMA address for full transfer</description>
			<addressOffset>0x4C</addressOffset>
			<size>0x20</size>
			<access>read-write</access>
			<resetValue>0x0000</resetValue>
			<fields>
			<field>
				<name>DMAB</name>
				<description>DMA register for burst accesses</description>
				<bitOffset>0</bitOffset>
				<bitWidth>16</bitWidth>
			</field>
			</fields>
		</register>
		</registers>
	</peripheral>	
		<peripheral>
		<name>TIM16</name>
		<description>General-purpose-timers</description>
		<groupName>TIM</groupName>
		<baseAddress>0x40005000</baseAddress>
		<addressBlock>
		<offset>0x0</offset>
		<size>0x400</size>
		<usage>registers</usage>
		</addressBlock>
		<interrupt>
		<name>TIM16</name>
		<description>TIM16 global interrupt</description>
		<value>26</value>
		</interrupt>
		<registers>
		<register>
			<name>CR1</name>
			<displayName>CR1</displayName>
			<description>control register 1</description>
			<addressOffset>0x0</addressOffset>
			<size>0x20</size>
			<access>read-write</access>
			<resetValue>0x0000</resetValue>
			<fields>
			<field>
				<name>UIFREMAP</name>
				<description>UIF status bit remapping </description>
				<bitOffset>11</bitOffset>
				<bitWidth>1</bitWidth>
			</field>
			<field>
				<name>CKD</name>
				<description>Clock division</description>
				<bitOffset>8</bitOffset>
				<bitWidth>2</bitWidth>
			</field>
			<field>
				<name>ARPE</name>
				<description>Auto-reload preload enable</description>
				<bitOffset>7</bitOffset>
				<bitWidth>1</bitWidth>
			</field>
			<field>
				<name>OPM</name>
				<description>One-pulse mode</description>
				<bitOffset>3</bitOffset>
				<bitWidth>1</bitWidth>
			</field>
			<field>
				<name>URS</name>
				<description>Update request source</description>
				<bitOffset>2</bitOffset>
				<bitWidth>1</bitWidth>
			</field>
			<field>
				<name>UDIS</name>
				<description>Update disable</description>
				<bitOffset>1</bitOffset>
				<bitWidth>1</bitWidth>
			</field>
			<field>
				<name>CEN</name>
				<description>Counter enable</description>
				<bitOffset>0</bitOffset>
				<bitWidth>1</bitWidth>
			</field>
			</fields>
		</register>
		<register>
			<name>CR2</name>
			<displayName>CR2</displayName>
			<description>control register 2</description>
			<addressOffset>0x4</addressOffset>
			<size>0x20</size>
			<access>read-write</access>
			<resetValue>0x0000</resetValue>
			<fields>
			<field>
				<name>OIS1N</name>
				<description>Output Idle state 1</description>
				<bitOffset>9</bitOffset>
				<bitWidth>1</bitWidth>
			</field>
			<field>
				<name>OIS1</name>
				<description>Output Idle state 1</description>
				<bitOffset>8</bitOffset>
				<bitWidth>1</bitWidth>
			</field>
			<field>
				<name>CCDS</name>
				<description>Capture/compare DMA selection</description>
				<bitOffset>3</bitOffset>
				<bitWidth>1</bitWidth>
			</field>
			<field>
				<name>CCUS</name>
				<description>Capture/compare control update selection</description>
				<bitOffset>2</bitOffset>
				<bitWidth>1</bitWidth>
			</field>
			<field>
				<name>CCPC</name>
				<description>Capture/compare preloaded control</description>
				<bitOffset>0</bitOffset>
				<bitWidth>1</bitWidth>
			</field>
			</fields>
		</register>
		<register>
			<name>DIER</name>
			<displayName>DIER</displayName>
			<description>DMA/Interrupt enable register</description>
			<addressOffset>0x0C</addressOffset>
			<size>0x20</size>
			<access>read-write</access>
			<resetValue>0x0000</resetValue>
			<fields>
			<field>
				<name>CC1DE</name>
				<description>Capture/Compare 1 DMA request enable</description>
				<bitOffset>9</bitOffset>
				<bitWidth>1</bitWidth>
			</field>
			<field>
				<name>UDE</name>
				<description>Update DMA request enable</description>
				<bitOffset>8</bitOffset>
				<bitWidth>1</bitWidth>
			</field>
			<field>
				<name>BIE</name>
				<description>Break interrupt enable</description>
				<bitOffset>7</bitOffset>
				<bitWidth>1</bitWidth>
			</field>
			<field>
				<name>COMIE</name>
				<description>COM interrupt enable</description>
				<bitOffset>5</bitOffset>
				<bitWidth>1</bitWidth>
			</field>
			<field>
				<name>CC1IE</name>
				<description>Capture/Compare 1 interrupt enable</description>
				<bitOffset>1</bitOffset>
				<bitWidth>1</bitWidth>
			</field>
			<field>
				<name>UIE</name>
				<description>Update interrupt enable</description>
				<bitOffset>0</bitOffset>
				<bitWidth>1</bitWidth>
			</field>
			</fields>
		</register>
		<register>
			<name>SR</name>
			<displayName>SR</displayName>
			<description>status register</description>
			<addressOffset>0x10</addressOffset>
			<size>0x20</size>
			<access>read-write</access>
			<resetValue>0x0000</resetValue>
			<fields>
			<field>
				<name>CC1OF</name>
				<description>Capture/Compare 1 overcapture flag</description>
				<bitOffset>9</bitOffset>
				<bitWidth>1</bitWidth>
			</field>
			<field>
				<name>BIF</name>
				<description>Break interrupt flag</description>
				<bitOffset>7</bitOffset>
				<bitWidth>1</bitWidth>
			</field>
			<field>
				<name>COMIF</name>
				<description>COM interrupt flag</description>
				<bitOffset>5</bitOffset>
				<bitWidth>1</bitWidth>
			</field>
			<field>
				<name>CC1IF</name>
				<description>Capture/compare 1 interrupt flag</description>
				<bitOffset>1</bitOffset>
				<bitWidth>1</bitWidth>
			</field>
			<field>
				<name>UIF</name>
				<description>Update interrupt flag</description>
				<bitOffset>0</bitOffset>
				<bitWidth>1</bitWidth>
			</field>
			</fields>
		</register>
		<register>
			<name>EGR</name>
			<displayName>EGR</displayName>
			<description>event generation register</description>
			<addressOffset>0x14</addressOffset>
			<size>0x20</size>
			<access>write-only</access>
			<resetValue>0x0000</resetValue>
			<fields>
			<field>
				<name>BG</name>
				<description>Break generation</description>
				<bitOffset>7</bitOffset>
				<bitWidth>1</bitWidth>
			</field>
			<field>
				<name>COMG</name>
				<description>Capture/Compare control update generation</description>
				<bitOffset>5</bitOffset>
				<bitWidth>1</bitWidth>
			</field>
			<field>
				<name>CC1G</name>
				<description>Capture/compare 1 generation</description>
				<bitOffset>1</bitOffset>
				<bitWidth>1</bitWidth>
			</field>
			<field>
				<name>UG</name>
				<description>Update generation</description>
				<bitOffset>0</bitOffset>
				<bitWidth>1</bitWidth>
			</field>
			</fields>
		</register>
		<register>
			<name>CCMR1_Output</name>
			<displayName>CCMR1_Output</displayName>
			<description>capture/compare mode register (output mode)</description>
			<addressOffset>0x18</addressOffset>
			<size>0x20</size>
			<access>read-write</access>
			<resetValue>0x00000000</resetValue>
			<fields>
			<field>
				<name>OC1M_3</name>
				<description>Output Compare 1 mode</description>
				<bitOffset>16</bitOffset>
				<bitWidth>1</bitWidth>
			</field>
			<field>
				<name>OC1M</name>
				<description>Output Compare 1 mode</description>
				<bitOffset>4</bitOffset>
				<bitWidth>3</bitWidth>
			</field>
			<field>
				<name>OC1PE</name>
				<description>Output Compare 1 preload enable</description>
				<bitOffset>3</bitOffset>
				<bitWidth>1</bitWidth>
			</field>
			<field>
				<name>OC1FE</name>
				<description>Output Compare 1 fast enable</description>
				<bitOffset>2</bitOffset>
				<bitWidth>1</bitWidth>
			</field>
			<field>
				<name>CC1S</name>
				<description>Capture/Compare 1 selection</description>
				<bitOffset>0</bitOffset>
				<bitWidth>2</bitWidth>
			</field>
			</fields>
		</register>
		<register>
			<name>CCMR1_Input</name>
			<displayName>CCMR1_Input</displayName>
			<description>capture/compare mode register 1 (input mode)</description>
			<alternateRegister>CCMR1_Output</alternateRegister>
			<addressOffset>0x18</addressOffset>
			<size>0x20</size>
			<access>read-write</access>
			<resetValue>0x00000000</resetValue>
			<fields>
			<field>
				<name>IC1F</name>
				<description>Input capture 1 filter</description>
				<bitOffset>4</bitOffset>
				<bitWidth>4</bitWidth>
			</field>
			<field>
				<name>IC1PSC</name>
				<description>Input capture 1 prescaler</description>
				<bitOffset>2</bitOffset>
				<bitWidth>2</bitWidth>
			</field>
			<field>
				<name>CC1S</name>
				<description>Capture/Compare 1 selection</description>
				<bitOffset>0</bitOffset>
				<bitWidth>2</bitWidth>
			</field>
			</fields>
		</register>
		<register>
			<name>CCER</name>
			<displayName>CCER</displayName>
			<description>capture/compare enable register</description>
			<addressOffset>0x20</addressOffset>
			<size>0x20</size>
			<access>read-write</access>
			<resetValue>0x0000</resetValue>
			<fields>
			<field>
				<name>CC1NP</name>
				<description>Capture/Compare 1 output Polarity</description>
				<bitOffset>3</bitOffset>
				<bitWidth>1</bitWidth>
			</field>
			<field>
				<name>CC1NE</name>
				<description>Capture/Compare 1 complementary output enable</description>
				<bitOffset>2</bitOffset>
				<bitWidth>1</bitWidth>
			</field>
			<field>
				<name>CC1P</name>
				<description>Capture/Compare 1 output Polarity</description>
				<bitOffset>1</bitOffset>
				<bitWidth>1</bitWidth>
			</field>
			<field>
				<name>CC1E</name>
				<description>Capture/Compare 1 output enable</description>
				<bitOffset>0</bitOffset>
				<bitWidth>1</bitWidth>
			</field>
			</fields>
		</register>
		<register>
			<name>CNT</name>
			<displayName>CNT</displayName>
			<description>counter</description>
			<addressOffset>0x24</addressOffset>
			<size>0x20</size>
			<access>read-write</access>
			<resetValue>0x00000000</resetValue>
			<fields>
			<field>
				<name>UIFCPY</name>
				<description>UIF Copy </description>
				<bitOffset>31</bitOffset>
				<bitWidth>1</bitWidth>
			</field>
			<field>
				<name>CNT</name>
				<description>counter value</description>
				<bitOffset>0</bitOffset>
				<bitWidth>16</bitWidth>
			</field>
			</fields>
		</register>
		<register>
			<name>PSC</name>
			<displayName>PSC</displayName>
			<description>prescaler</description>
			<addressOffset>0x28</addressOffset>
			<size>0x20</size>
			<access>read-write</access>
			<resetValue>0x0000</resetValue>
			<fields>
			<field>
				<name>PSC</name>
				<description>Prescaler value</description>
				<bitOffset>0</bitOffset>
				<bitWidth>16</bitWidth>
			</field>
			</fields>
		</register>
		<register>
			<name>ARR</name>
			<displayName>ARR</displayName>
			<description>auto-reload register</description>
			<addressOffset>0x2C</addressOffset>
			<size>0x20</size>
			<access>read-write</access>
			<resetValue>0xFFFF</resetValue>
			<fields>
			<field>
				<name>ARR</name>
				<description>Auto-reload value</description>
				<bitOffset>0</bitOffset>
				<bitWidth>16</bitWidth>
			</field>
			</fields>
		</register>
		<register>
			<name>RCR</name>
			<displayName>RCR</displayName>
			<description>repetition counter register</description>
			<addressOffset>0x30</addressOffset>
			<size>0x20</size>
			<access>read-write</access>
			<resetValue>0x0000</resetValue>
			<fields>
			<field>
				<name>REP</name>
				<description>Repetition counter value</description>
				<bitOffset>0</bitOffset>
				<bitWidth>8</bitWidth>
			</field>
			</fields>
		</register>
		<register>
			<name>CCR1</name>
			<displayName>CCR1</displayName>
			<description>capture/compare register 1</description>
			<addressOffset>0x34</addressOffset>
			<size>0x20</size>
			<access>read-write</access>
			<resetValue>0x00000000</resetValue>
			<fields>
			<field>
				<name>CCR1</name>
				<description>Capture/Compare 1 value</description>
				<bitOffset>0</bitOffset>
				<bitWidth>16</bitWidth>
			</field>
			</fields>
		</register>
		<register>
			<name>BDTR</name>
			<displayName>BDTR</displayName>
			<description>break and dead-time register</description>
			<addressOffset>0x44</addressOffset>
			<size>0x20</size>
			<access>read-write</access>
			<resetValue>0x0000</resetValue>
			<fields>
			<field>
				<name>BKBID</name>
				<description>Break Bidirectional </description>
				<bitOffset>28</bitOffset>
				<bitWidth>1</bitWidth>
			</field>
			<field>
				<name>BKDSRM</name>
				<description>Break Disarm </description>
				<bitOffset>26</bitOffset>
				<bitWidth>1</bitWidth>
			</field>
			<field>
				<name>MOE</name>
				<description>Main output enable</description>
				<bitOffset>15</bitOffset>
				<bitWidth>1</bitWidth>
			</field>
			<field>
				<name>AOE</name>
				<description>Automatic output enable</description>
				<bitOffset>14</bitOffset>
				<bitWidth>1</bitWidth>
			</field>
			<field>
				<name>BKP</name>
				<description>Break polarity</description>
				<bitOffset>13</bitOffset>
				<bitWidth>1</bitWidth>
			</field>
			<field>
				<name>BKE</name>
				<description>Break enable</description>
				<bitOffset>12</bitOffset>
				<bitWidth>1</bitWidth>
			</field>
			<field>
				<name>OSSR</name>
				<description>Off-state selection for Run mode</description>
				<bitOffset>11</bitOffset>
				<bitWidth>1</bitWidth>
			</field>
			<field>
				<name>OSSI</name>
				<description>Off-state selection for Idle mode</description>
				<bitOffset>10</bitOffset>
				<bitWidth>1</bitWidth>
			</field>
			<field>
				<name>LOCK</name>
				<description>Lock configuration</description>
				<bitOffset>8</bitOffset>
				<bitWidth>2</bitWidth>
			</field>
			<field>
				<name>DTG</name>
				<description>Dead-time generator setup</description>
				<bitOffset>0</bitOffset>
				<bitWidth>8</bitWidth>
			</field>
			</fields>
		</register>
		<register>
			<name>DCR</name>
			<displayName>DCR</displayName>
			<description>DMA control register</description>
			<addressOffset>0x48</addressOffset>
			<size>0x20</size>
			<access>read-write</access>
			<resetValue>0x0000</resetValue>
			<fields>
			<field>
				<name>DBL</name>
				<description>DMA burst length</description>
				<bitOffset>8</bitOffset>
				<bitWidth>5</bitWidth>
			</field>
			<field>
				<name>DBA</name>
				<description>DMA base address</description>
				<bitOffset>0</bitOffset>
				<bitWidth>5</bitWidth>
			</field>
			</fields>
		</register>
		<register>
			<name>DMAR</name>
			<displayName>DMAR</displayName>
			<description>DMA address for full transfer</description>
			<addressOffset>0x4C</addressOffset>
			<size>0x20</size>
			<access>read-write</access>
			<resetValue>0x0000</resetValue>
			<fields>
			<field>
				<name>DMAB</name>
				<description>DMA register for burst accesses</description>
				<bitOffset>0</bitOffset>
				<bitWidth>16</bitWidth>
			</field>
			</fields>
		</register>
		<register>
			<name>AF1</name>
			<displayName>AF1</displayName>
			<description>TIM1 alternate function option register 1</description>
			<addressOffset>0x60</addressOffset>
			<size>0x20</size>
			<access>read-write</access>
			<resetValue>0x00000001</resetValue>
			<fields>
				<field>
					<name>BKCMP2P</name>
					<description>BRK COMP2 input polarity</description>
					<bitOffset>11</bitOffset>
					<bitWidth>1</bitWidth>
				</field>
				<field>
					<name>BKCMP1P</name>
					<description>BRK COMP1 input polarity</description>
					<bitOffset>10</bitOffset>
					<bitWidth>1</bitWidth>
				</field>
				<field>
					<name>BKINP</name>
					<description>BRK BKIN input polarity</description>
					<bitOffset>9</bitOffset>
					<bitWidth>1</bitWidth>
				</field>
				<field>
					<name>BKCMP2E</name>
					<description>BRK COMP2 enable</description>
					<bitOffset>2</bitOffset>
					<bitWidth>1</bitWidth>
				</field>
				<field>
					<name>BKCMP1E</name>
					<description>BRK COMP1 enable</description>
					<bitOffset>1</bitOffset>
					<bitWidth>1</bitWidth>
				</field>
				<field>
					<name>BKINE</name>
					<description>BRK BKIN input enable</description>
					<bitOffset>0</bitOffset>
					<bitWidth>1</bitWidth>
				</field>
			</fields>
		</register>
		</registers>
	</peripheral>
		
	<peripheral derivedFrom="TIM16">
		<name>TIM17</name>
		<baseAddress>0x40006000</baseAddress>
		<interrupt>
		<name>TIM17</name>
		<description>TIM17 global interrupt</description>
		<value>27</value>
		</interrupt>
	</peripheral>
		
		<peripheral>
			<name>USART1</name>
			<description>Universal synchronous asynchronous receiver transmitter</description>
			<groupName>USART1</groupName>
			<baseAddress>0x41004000</baseAddress>
			<addressBlock>
				<offset>0x0</offset>
				<size>0x3FF</size>
				<usage>registers</usage>
			</addressBlock>
			<interrupt>
				<name>USART1</name>
				<description>USART interrupt</description>
				<value>8</value>
			</interrupt>
			<registers>
				<register>
					<name>CR1</name>
					<displayName>CR1</displayName>
					<description>Control register 1</description>
					<addressOffset>0x0</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x0000</resetValue>
					<fields>
						<field>
							<name>RXFFIE</name>
							<description>RXFFIE</description>
							<bitOffset>31</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>TXFEIE</name>
							<description>TXFEIE</description>
							<bitOffset>30</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>FIFOEN</name>
							<description>FIFOEN</description>
							<bitOffset>29</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>M1</name>
							<description>Word length</description>
							<bitOffset>28</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>EOBIE</name>
							<description>End of Block interrupt enable</description>
							<bitOffset>27</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>RTOIE</name>
							<description>Receiver timeout interrupt enable</description>
							<bitOffset>26</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>DEAT_4</name>
							<description>Driver Enable assertion time</description>
							<bitOffset>25</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>DEAT_3</name>
							<description>DEAT3</description>
							<bitOffset>24</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>DEAT_2</name>
							<description>DEAT2</description>
							<bitOffset>23</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>DEAT_1</name>
							<description>DEAT1</description>
							<bitOffset>22</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>DEAT_0</name>
							<description>DEAT0</description>
							<bitOffset>21</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>DEDT_4</name>
							<description>Driver Enable de-assertion time</description>
							<bitOffset>20</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>DEDT_3</name>
							<description>DEDT3</description>
							<bitOffset>19</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>DEDT_2</name>
							<description>DEDT2</description>
							<bitOffset>18</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>DEDT_1</name>
							<description>DEDT1</description>
							<bitOffset>17</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>DEDT_0</name>
							<description>DEDT0</description>
							<bitOffset>16</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>OVER8</name>
							<description>Oversampling mode</description>
							<bitOffset>15</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>CMIE</name>
							<description>Character match interrupt enable</description>
							<bitOffset>14</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>MME</name>
							<description>Mute mode enable</description>
							<bitOffset>13</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>M0</name>
							<description>Word length</description>
							<bitOffset>12</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>WAKE</name>
							<description>Receiver wakeup method</description>
							<bitOffset>11</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>PCE</name>
							<description>Parity control enable</description>
							<bitOffset>10</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>PS</name>
							<description>Parity selection</description>
							<bitOffset>9</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>PEIE</name>
							<description>PE interrupt enable</description>
							<bitOffset>8</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>TXEIE</name>
							<description>interrupt enable</description>
							<bitOffset>7</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>TCIE</name>
							<description>Transmission complete interrupt enable</description>
							<bitOffset>6</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>RXNEIE</name>
							<description>RXNE interrupt enable</description>
							<bitOffset>5</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>IDLEIE</name>
							<description>IDLE interrupt enable</description>
							<bitOffset>4</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>TE</name>
							<description>Transmitter enable</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>RE</name>
							<description>Receiver enable</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>UE</name>
							<description>USART enable</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>CR2</name>
					<displayName>CR2</displayName>
					<description>Control register 2</description>
					<addressOffset>0x4</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x0000</resetValue>
					<fields>
						<field>
							<name>ADD4_7</name>
							<description>Address of the USART node</description>
							<bitOffset>28</bitOffset>
							<bitWidth>4</bitWidth>
						</field>
						<field>
							<name>ADD</name>
							<description>Address of the USART node</description>
							<bitOffset>24</bitOffset>
							<bitWidth>4</bitWidth>
						</field>
						<field>
							<name>RTOEN</name>
							<description>Receiver timeout enable</description>
							<bitOffset>23</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>ABRMODE_1</name>
							<description>Auto baud rate mode</description>
							<bitOffset>22</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>ABRMODE_0</name>
							<description>ABRMOD0</description>
							<bitOffset>21</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>ABREN</name>
							<description>Auto baud rate enable</description>
							<bitOffset>20</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>MSBFIRST</name>
							<description>Most significant bit first</description>
							<bitOffset>19</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>DATAINV</name>
							<description>Binary data inversion</description>
							<bitOffset>18</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>TXINV</name>
							<description>TX pin active level inversion</description>
							<bitOffset>17</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>RXINV</name>
							<description>RX pin active level inversion</description>
							<bitOffset>16</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>SWAP</name>
							<description>Swap TX/RX pins</description>
							<bitOffset>15</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>LINEN</name>
							<description>LIN mode enable</description>
							<bitOffset>14</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>STOP</name>
							<description>STOP bits</description>
							<bitOffset>12</bitOffset>
							<bitWidth>2</bitWidth>
						</field>
						<field>
							<name>CLKEN</name>
							<description>CLKEN</description>
							<bitOffset>11</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>CPOL</name>
							<description>Clock polarity</description>
							<bitOffset>10</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>CPHA</name>
							<description>Clock phase</description>
							<bitOffset>9</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>LBCL</name>
							<description>Last bit clock pulse</description>
							<bitOffset>8</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>LBDIE</name>
							<description>LIN break detection interrupt enable</description>
							<bitOffset>6</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>LBDL</name>
							<description>LIN break detection length</description>
							<bitOffset>5</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>ADDM7</name>
							<description>7-bit Address Detection/4-bit address Detection</description>
							<bitOffset>4</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>DIS_NSS</name>
							<description>DIS_NSS</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>SLVEN</name>
							<description>SLVEN</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>CR3</name>
					<displayName>CR3</displayName>
					<description>Control register 3</description>
					<addressOffset>0x8</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x0000</resetValue>
					<fields>
						<field>
							<name>TXFTCFG</name>
							<description>TXFIFO threshold configuration</description>
							<bitOffset>29</bitOffset>
							<bitWidth>3</bitWidth>
						</field>
						<field>
							<name>RXFTIE</name>
							<description>RXFTIE</description>
							<bitOffset>28</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>RXFTCFG</name>
							<description>Receive FIFO threshold configuration</description>
							<bitOffset>25</bitOffset>
							<bitWidth>3</bitWidth>
						</field>
						<field>
							<name>TCBGTIE</name>
							<description>Transmission Complete before guard time, interrupt enable</description>
							<bitOffset>24</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>TXFTIE</name>
							<description>TXFIFO threshold interrupt enable</description>
							<bitOffset>23</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>SCARCNT</name>
							<description>Smartcard auto-retry count</description>
							<bitOffset>17</bitOffset>
							<bitWidth>3</bitWidth>
						</field>
						<field>
							<name>DEP</name>
							<description>Driver enable polarity selection</description>
							<bitOffset>15</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>DEM</name>
							<description>Driver enable mode</description>
							<bitOffset>14</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>DDRE</name>
							<description>DMA Disable on Reception Error</description>
							<bitOffset>13</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>OVRDIS</name>
							<description>Overrun Disable</description>
							<bitOffset>12</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>ONEBIT</name>
							<description>One sample bit method enable</description>
							<bitOffset>11</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>CTSIE</name>
							<description>CTs interrupt enable</description>
							<bitOffset>10</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>CTSE</name>
							<description>CTs enable</description>
							<bitOffset>9</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>RTSE</name>
							<description>RTs enable</description>
							<bitOffset>8</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>DMAT</name>
							<description>DMA enable transmitter</description>
							<bitOffset>7</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>DMAR</name>
							<description>DMA enable receiver</description>
							<bitOffset>6</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>SCEN</name>
							<description>Smartcard mode enable</description>
							<bitOffset>5</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>NACK</name>
							<description>Smartcard NACK enable</description>
							<bitOffset>4</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>HDSEL</name>
							<description>Half-duplex selection</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>IRLP</name>
							<description>IrDA low-power</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>IREN</name>
							<description>IrDA mode enable</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>EIE</name>
							<description>Error interrupt enable</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>BRR</name>
					<displayName>BRR</displayName>
					<description>Baud rate register</description>
					<addressOffset>0x0C</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x0000</resetValue>
					<fields>
						<field>
							<name>BRR</name>
							<description>BRR</description>
							<bitOffset>0</bitOffset>
							<bitWidth>16</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>GTPR</name>
					<displayName>GTPR</displayName>
					<description>Guard time and prescaler register</description>
					<addressOffset>0x10</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x0000</resetValue>
					<fields>
						<field>
							<name>GT</name>
							<description>Guard time value</description>
							<bitOffset>8</bitOffset>
							<bitWidth>8</bitWidth>
						</field>
						<field>
							<name>PSC</name>
							<description>Prescaler value</description>
							<bitOffset>0</bitOffset>
							<bitWidth>8</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>RTOR</name>
					<displayName>RTOR</displayName>
					<description>Receiver timeout register</description>
					<addressOffset>0x14</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x0000</resetValue>
					<fields>
						<field>
							<name>BLEN</name>
							<description>Block Length</description>
							<bitOffset>24</bitOffset>
							<bitWidth>8</bitWidth>
						</field>
						<field>
							<name>RTO</name>
							<description>Receiver timeout value</description>
							<bitOffset>0</bitOffset>
							<bitWidth>24</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>RQR</name>
					<displayName>RQR</displayName>
					<description>Request register</description>
					<addressOffset>0x18</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x0000</resetValue>
					<fields>
						<field>
							<name>TXFRQ</name>
							<description>Transmit data flush request</description>
							<bitOffset>4</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>RXFRQ</name>
							<description>Receive data flush request</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>MMRQ</name>
							<description>Mute mode request</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>SBKRQ</name>
							<description>Send break request</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>ABRRQ</name>
							<description>Auto baud rate request</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>ISR</name>
					<displayName>ISR</displayName>
					<description>Interrupt and status register</description>
					<addressOffset>0x1C</addressOffset>
					<size>0x20</size>
					<access>read-only</access>
					<resetValue>0x00C0</resetValue>
					<fields>
						<field>
							<name>TXFT</name>
							<description>TXFIFO threshold flag</description>
							<bitOffset>27</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>RXFT</name>
							<description>RXFIFO threshold flag</description>
							<bitOffset>26</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>TCBGT</name>
							<description>Transmission complete before guard time flagl</description>
							<bitOffset>25</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>RXFF</name>
							<description>RXFIFO Full</description>
							<bitOffset>24</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>TXFE</name>
							<description>TXFIFO Empty</description>
							<bitOffset>23</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>REACK</name>
							<description>Receive enable acknowledge flag</description>
							<bitOffset>22</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>TEACK</name>
							<description>Transmit enable acknowledge flag</description>
							<bitOffset>21</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>RWU</name>
							<description>Receiver wakeup from Mute mode</description>
							<bitOffset>19</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>SBKF</name>
							<description>Send break flag</description>
							<bitOffset>18</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>CMF</name>
							<description>Character match flag</description>
							<bitOffset>17</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>BUSY</name>
							<description>Busy flag</description>
							<bitOffset>16</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>ABRF</name>
							<description>Auto baud rate flag</description>
							<bitOffset>15</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>ABRE</name>
							<description>Auto baud rate error</description>
							<bitOffset>14</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>UDR</name>
							<description>SPI slave underrun error flag</description>
							<bitOffset>13</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>EOBF</name>
							<description>End of block flag</description>
							<bitOffset>12</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>RTOF</name>
							<description>Receiver timeout</description>
							<bitOffset>11</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>CTS</name>
							<description>CTs flag</description>
							<bitOffset>10</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>CTSIF</name>
							<description>CTs interrupt flag</description>
							<bitOffset>9</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>LBDF</name>
							<description>LIN break detection flag</description>
							<bitOffset>8</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>TXE</name>
							<description>Transmit data register empty/TXFIFO not full</description>
							<bitOffset>7</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>TC</name>
							<description>Transmission complete</description>
							<bitOffset>6</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>RXNE</name>
							<description>data register not empty/RXFIFO not empty</description>
							<bitOffset>5</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>IDLE</name>
							<description>Idle line detected</description>
							<bitOffset>4</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>ORE</name>
							<description>Overrun error</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>NF</name>
							<description>START bit Noise error detection flag</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>FE</name>
							<description>Framing error</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>PE</name>
							<description>Parity error</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>ICR</name>
					<displayName>ICR</displayName>
					<description>Interrupt flag clear register</description>
					<addressOffset>0x20</addressOffset>
					<size>0x20</size>
					<access>write-only</access>
					<resetValue>0x0000</resetValue>
					<fields>
						<field>
							<name>CMCF</name>
							<description>Character match clear flag</description>
							<bitOffset>17</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>UDRCF</name>
							<description>slave underrun clear flag</description>
							<bitOffset>13</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>EOBCF</name>
							<description>End of block clear flag</description>
							<bitOffset>12</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>RTOCF</name>
							<description>Receiver timeout clear flag</description>
							<bitOffset>11</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>CTSCF</name>
							<description>CTs clear flag</description>
							<bitOffset>9</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>LBDCF</name>
							<description>LIN break detection clear flag</description>
							<bitOffset>8</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>TCBGTCF</name>
							<description>Transmission complete before Guard time clear flag</description>
							<bitOffset>7</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>TCCF</name>
							<description>Transmission complete clear flag</description>
							<bitOffset>6</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>TXFECF</name>
							<description>TXFIFO empty clear flag</description>
							<bitOffset>5</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>IDLECF</name>
							<description>Idle line detected clear flag</description>
							<bitOffset>4</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>ORECF</name>
							<description>Overrun error clear flag</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>NECF</name>
							<description>Noise error detected clear flag</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>FECF</name>
							<description>Framing error clear flag</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>PECF</name>
							<description>Parity error clear flag</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>RDR</name>
					<displayName>RDR</displayName>
					<description>Receive data register</description>
					<addressOffset>0x24</addressOffset>
					<size>0x20</size>
					<access>read-only</access>
					<resetValue>0x0000</resetValue>
					<fields>
						<field>
							<name>RDR</name>
							<description>Receive data value</description>
							<bitOffset>0</bitOffset>
							<bitWidth>9</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>TDR</name>
					<displayName>TDR</displayName>
					<description>Transmit data register</description>
					<addressOffset>0x28</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x0000</resetValue>
					<fields>
						<field>
							<name>TDR</name>
							<description>Transmit data value</description>
							<bitOffset>0</bitOffset>
							<bitWidth>9</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>PRESC</name>
					<displayName>PRESC</displayName>
					<description>Prescaler register</description>
					<addressOffset>0x2C</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x0000</resetValue>
					<fields>
						<field>
							<name>PRESCALER_0</name>
							<description>PRESCALER_0</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>PRESCALER_1</name>
							<description>PRESCALER_1</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>PRESCALER_2</name>
							<description>PRESCALER_2</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>PRESCALER_3</name>
							<description>PRESCALER_3</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
			</registers>
		</peripheral>		
		<peripheral>
			<name>WAKEUP</name>
			<description>Wakeup</description>
			<groupName>WAKEUP</groupName>
			<baseAddress>0x60001800</baseAddress>
			<size>84</size>
			<access>read-write</access>
			<addressBlock>
				<offset>0</offset>
				<size>0x1000</size>
				<usage>registers</usage>
			</addressBlock>
			<registers>
				<register>
					<name>WAKEUP_BLOCK_VERSION</name>
					<displayName>WAKEUP_BLOCK_VERSION</displayName>
					<description>Wakeup block version register</description>
					<addressOffset>0x00000000</addressOffset>
					<size>32</size>
					<access>read-only</access>
					<resetValue>0x00000000</resetValue>
					<fields>
						<field>
							<name>SUB_VERSION</name>
							<description>SUB_VERSION</description>
							<bitOffset>0</bitOffset>
							<bitWidth>8</bitWidth>
						</field>
						<field>
							<name>VERSION_NUMBER</name>
							<description>VERSION_NUMBER</description>
							<bitOffset>8</bitOffset>
							<bitWidth>8</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>WAKEUP_OFFSET</name>
					<displayName>WAKEUP_OFFSET</displayName>
					<description>Wakeup offset_x register</description>
					<addressOffset>0x00000008</addressOffset>
					<size>32</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<fields>

					</fields>
				</register>
				<register>
					<name>ABSOLUTE_TIME</name>
					<displayName>ABSOLUTE_TIME</displayName>
					<description>Absolute time register</description>
					<addressOffset>0x00000010</addressOffset>
					<size>32</size>
					<access>read-only</access>
					<resetValue>0x00000000</resetValue>
					<fields>

						<field>
							<name>ABSOLUTE_TIME</name>
							<description>ABSOLUTE_TIME</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>MINIMUM_PERIOD_LENGTH</name>
					<displayName>MINIMUM_PERIOD_LENGTH</displayName>
					<description>Minimum period length register</description>
					<addressOffset>0x00000014</addressOffset>
					<size>32</size>
					<access>read-only</access>
					<resetValue>0x00000000</resetValue>
					<fields>

						<field>
							<name>LENGTH</name>
							<description>LENGTH</description>
							<bitOffset>4</bitOffset>
							<bitWidth>10</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>AVERAGE_PERIOD_LENGTH</name>
					<displayName>AVERAGE_PERIOD_LENGTH</displayName>
					<description>Average period length register</description>
					<addressOffset>0x00000018</addressOffset>
					<size>32</size>
					<access>read-only</access>
					<resetValue>0x00000000</resetValue>
					<fields>

						<field>
							<name>LENGTH_FRACT</name>
							<description>LENGTH_FRACT</description>
							<bitOffset>0</bitOffset>
							<bitWidth>4</bitWidth>
						</field>
						<field>
							<name>LENGTH_INT</name>
							<description>LENGTH_INT</description>
							<bitOffset>4</bitOffset>
							<bitWidth>10</bitWidth>
						</field>
						<field>
							<name>AVERAGE_COUNT</name>
							<description>AVERAGE_COUNT</description>
							<bitOffset>24</bitOffset>
							<bitWidth>8</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>MAXIMUM_PERIOD_LENGTH</name>
					<displayName>MAXIMUM_PERIOD_LENGTH</displayName>
					<description>Maximum period length register</description>
					<addressOffset>0x0000001C</addressOffset>
					<size>32</size>
					<access>read-only</access>
					<resetValue>0x00000000</resetValue>
					<fields>

						<field>
							<name>LENGTH</name>
							<description>LENGTH</description>
							<bitOffset>4</bitOffset>
							<bitWidth>10</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>STATISTICS_RESTART</name>
					<displayName>STATISTICS_RESTART</displayName>
					<description>Statistics restart register</description>
					<addressOffset>0x00000020</addressOffset>
					<size>32</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<fields>

						<field>
							<name>CLR_MIN_MAX</name>
							<description>CLR_MIN_MAX</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>CLR_AVR</name>
							<description>CLR_AVR</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>BLUE_WAKEUP_TIME</name>
					<displayName>BLUE_WAKEUP_TIME</displayName>
					<description>BLE wakeup time register</description>
					<addressOffset>0x00000024</addressOffset>
					<size>32</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<fields>

						<field>
							<name>WAKEUP_TIME</name>
							<description>WAKEUP_TIME</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>BLUE_SLEEP_REQUEST_MODE</name>
					<displayName>BLUE_SLEEP_REQUEST_MODE</displayName>
					<description>BLE sleep request mode register</description>
					<addressOffset>0x00000028</addressOffset>
					<size>32</size>
					<access>read-write</access>
					<resetValue>0x00000007</resetValue>
					<fields>

						<field>
							<name>SLEEP_REQ_MODE</name>
							<description>SLEEP_REQ_MODE</description>
							<bitOffset>0</bitOffset>
							<bitWidth>3</bitWidth>
						</field>
						<field>
							<name>SLEEP_EN</name>
							<description>SLEEP_EN</description>
							<bitOffset>29</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>BLE_WAKEUP_EN</name>
							<description>BLE_WAKEUP_EN</description>
							<bitOffset>30</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>FORCE_SLEEPING</name>
							<description>FORCE_SLEEPING</description>
							<bitOffset>31</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>CM0_WAKEUP_TIME</name>
					<displayName>CM0_WAKEUP_TIME</displayName>
					<description>CPU wakeup time register</description>
					<addressOffset>0x0000002C</addressOffset>
					<size>32</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<fields>

						<field>
							<name>WAKEUP_TIME</name>
							<description>WAKEUP_TIME</description>
							<bitOffset>4</bitOffset>
							<bitWidth>28</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>CM0_SLEEP_REQUEST_MODE</name>
					<displayName>CM0_SLEEP_REQUEST_MODE</displayName>
					<description>CPU sleep request mode register</description>
					<addressOffset>0x00000030</addressOffset>
					<size>32</size>
					<access>read-write</access>
					<resetValue>0x80000007</resetValue>
					<fields>

						<field>
							<name>SLEEP_REQ_MODE</name>
							<description>SLEEP_REQ_MODE</description>
							<bitOffset>0</bitOffset>
							<bitWidth>3</bitWidth>
						</field>
						<field>
							<name>CPU_WAKEUP_EN</name>
							<description>CPU_WAKEUP_EN</description>
							<bitOffset>30</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>FORCE_SLEEPING</name>
							<description>FORCE_SLEEPING</description>
							<bitOffset>31</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>WAKEUP_BLE_IRQ_ENABLE</name>
					<displayName>WAKEUP_BLE_IRQ_ENABLE</displayName>
					<description>Wakeup BLE interrupt enable register</description>
					<addressOffset>0x00000040</addressOffset>
					<size>32</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<fields>
						<field>
							<name>WAKEUP_IT</name>
							<description>WAKEUP_IT</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>WAKEUP_BLE_IRQ_STATUS</name>
					<displayName>WAKEUP_BLE_IRQ_STATUS</displayName>
					<description>Wakeup BLE interrupt status register</description>
					<addressOffset>0x00000044</addressOffset>
					<size>32</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<fields>
						<field>
							<name>WAKEUP_IT</name>
							<description>WAKEUP_IT</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>WAKEUP_CM0_IRQ_ENABLE</name>
					<displayName>WAKEUP_CM0_IRQ_ENABLE</displayName>
					<description>Wakeup CPU interrupt enable register</description>
					<addressOffset>0x00000048</addressOffset>
					<size>32</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<fields>
						<field>
							<name>WAKEUP_IT</name>
							<description>WAKEUP_IT</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>WAKEUP_CM0_IRQ_STATUS</name>
					<displayName>WAKEUP_CM0_IRQ_STATUS</displayName>
					<description>Wakeup CPU interrupt status register</description>
					<addressOffset>0x0000004C</addressOffset>
					<size>32</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<fields>
						<field>
							<name>WAKEUP_IT</name>
							<description>WAKEUP_IT</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>WAKEUP_SPARE</name>
					<displayName>WAKEUP_SPARE</displayName>
					<description>Wakeup spare register</description>
					<addressOffset>0x00000050</addressOffset>
					<size>32</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<fields>

					</fields>
				</register>
			</registers>
		</peripheral>
	</peripherals>
</device>