Task 2: Behavior Simulation of Process (Week 3)
===============================================

.. contents:: Table of Contents

* Objective: Understand the difference between the signal assignment and variable assignment in a process, understand the delta delay, and the simulation of a process.

.. image:: ../_static/t2_1.png
    :align: center
    :width: 600

Knowledge Points
----------------
* Data Object
	- Variable, `p47-48 <http://marvalfan.top/lecture/chapter2.html#variable-data-objects>`_
* Sequential VHDL
	 - Process, `p94-99 <http://marvalfan.top/lecture/chapter4.html#the-process-construct>`_
	 - Sequential Statements p100-104, p118-121 
		* `sequential signal assignment statement <http://marvalfan.top/lecture/chapter4.html#sequential-signal-assignment-statement>`_
		* `variable assignment statement <http://marvalfan.top/lecture/chapter4.html#variable-assignment-statement>`_
* Delay Model
	- Delta delay model, `p91-93 <http://marvalfan.top/lecture/chapter3.html#delta-delays>`_
* Test Bench 
	- `p142-159 <http://marvalfan.top/lecture/chapter5.html#modeling-a-test-bench>`_

Example: Signal assignment with process
---------------------------------------

.. image:: ../_static/t2_2.png
    :align: center
    :width: 400

.. image:: ../_static/t2_3.png
    :align: center
    :width: 600

