--------------------------------------------------------------------------------
Release 14.7 Trace  (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -filter
iseconfig/filter.filter -intstyle ise -v 3 -s 3 -n 3 -fastpaths -xml
CNC2_FC.twx CNC2_FC.ncd -o CNC2_FC.twr CNC2_FC.pcf -ucf CNC2_FC.ucf

Design file:              CNC2_FC.ncd
Physical constraint file: CNC2_FC.pcf
Device,package,speed:     xc6slx25,ftg256,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_g_clk = PERIOD TIMEGRP "g_clk" 25 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 321793425 paths analyzed, 23811 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  23.314ns.
--------------------------------------------------------------------------------

Paths for end point CNC2_FC/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram44/DP (SLICE_X10Y62.CE), 18 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.843ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LocalBusBridgeAleDec_inst/m_ClientCSn (FF)
  Destination:          CNC2_FC/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram44/DP (RAM)
  Requirement:          12.500ns
  Data Path Delay:      13.083ns (Levels of Logic = 5)
  Clock Path Skew:      1.836ns (1.366 - -0.470)
  Source Clock:         BUFG_CLK_80MHz rising at 12.500ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: LocalBusBridgeAleDec_inst/m_ClientCSn to CNC2_FC/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram44/DP
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y45.AQ      Tcko                  0.408   LocalBusBridgeAleDec_inst/m_ClientCSn
                                                       LocalBusBridgeAleDec_inst/m_ClientCSn
    SLICE_X48Y33.A6      net (fanout=19)       1.005   LocalBusBridgeAleDec_inst/m_ClientCSn
    SLICE_X48Y33.A       Tilo                  0.205   CNC2_FC/SCANHEAD_Partition_1/Laser_Partition_1/m_LaserOffDelay<3>
                                                       AddressDecoder_inst/oADDRDEC_CS0n
    SLICE_X48Y33.C1      net (fanout=10)       0.457   AddressDecoderCS0n
    SLICE_X48Y33.C       Tilo                  0.205   CNC2_FC/SCANHEAD_Partition_1/Laser_Partition_1/m_LaserOffDelay<3>
                                                       CNC2_FC/SCANHEAD_Partition_1/Mmux_Laser_Select1
    SLICE_X33Y48.B5      net (fanout=25)       1.842   CNC2_FC/SCANHEAD_Partition_1/Laser_Select
    SLICE_X33Y48.B       Tilo                  0.259   CNC2_FC/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DDACmdFIFO/m_CommittedCount<1>
                                                       CNC2_FC/SCANHEAD_Partition_1/Laser_Partition_1/Mmux_m_DDACmdLoad2
    SLICE_X27Y64.B5      net (fanout=5)        1.597   CNC2_FC/SCANHEAD_Partition_1/Laser_Partition_1/m_DDACmdLoad<1>
    SLICE_X27Y64.B       Tilo                  0.259   CNC2_FC/Encoder_Partition_1/G1.Channel[4].Receiver/FilterQA/ROut
                                                       CNC2_FC/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DDACmdFIFO/m_RAMWriteEnable1
    SLICE_X25Y62.A3      net (fanout=7)        0.697   CNC2_FC/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DDACmdFIFO/m_RAMWriteEnable
    SLICE_X25Y62.AMUX    Tilo                  0.313   SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<1>
                                                       CNC2_FC/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/write_ctrl3
    SLICE_X10Y62.CE      net (fanout=6)        5.532   CNC2_FC/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/write_ctrl3
    SLICE_X10Y62.CLK     Tceck                 0.304   CNC2_FC/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/N257
                                                       CNC2_FC/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram44/DP
    -------------------------------------------------  ---------------------------
    Total                                     13.083ns (1.953ns logic, 11.130ns route)
                                                       (14.9% logic, 85.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     10.131ns (requirement - (data path - clock path skew + uncertainty))
  Source:               CNC2_FC/LocalBusBridge_1/m_last_ibus_WE (FF)
  Destination:          CNC2_FC/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram44/DP (RAM)
  Requirement:          25.000ns
  Data Path Delay:      14.861ns (Levels of Logic = 5)
  Clock Path Skew:      0.027ns (0.562 - 0.535)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: CNC2_FC/LocalBusBridge_1/m_last_ibus_WE to CNC2_FC/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram44/DP
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y36.AQ      Tcko                  0.391   CNC2_FC/LocalBusBridge_1/m_last_ibus_WE
                                                       CNC2_FC/LocalBusBridge_1/m_last_ibus_WE
    SLICE_X43Y27.B3      net (fanout=34)       1.835   CNC2_FC/LocalBusBridge_1/m_last_ibus_WE
    SLICE_X43Y27.B       Tilo                  0.259   CNC2_FC/m_last_Led_Request
                                                       CNC2_FC/LocalBusBridge_1/IBUS_Write1
    SLICE_X37Y48.A5      net (fanout=15)       2.458   CNC2_FC/ibus_Write
    SLICE_X37Y48.A       Tilo                  0.259   N1821
                                                       CNC2_FC/SCANHEAD_Partition_1/Laser_Partition_1/Mmux_m_DDACmdLoad2_SW1
    SLICE_X33Y48.B4      net (fanout=1)        0.698   N1821
    SLICE_X33Y48.B       Tilo                  0.259   CNC2_FC/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DDACmdFIFO/m_CommittedCount<1>
                                                       CNC2_FC/SCANHEAD_Partition_1/Laser_Partition_1/Mmux_m_DDACmdLoad2
    SLICE_X27Y64.B5      net (fanout=5)        1.597   CNC2_FC/SCANHEAD_Partition_1/Laser_Partition_1/m_DDACmdLoad<1>
    SLICE_X27Y64.B       Tilo                  0.259   CNC2_FC/Encoder_Partition_1/G1.Channel[4].Receiver/FilterQA/ROut
                                                       CNC2_FC/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DDACmdFIFO/m_RAMWriteEnable1
    SLICE_X25Y62.A3      net (fanout=7)        0.697   CNC2_FC/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DDACmdFIFO/m_RAMWriteEnable
    SLICE_X25Y62.AMUX    Tilo                  0.313   SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<1>
                                                       CNC2_FC/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/write_ctrl3
    SLICE_X10Y62.CE      net (fanout=6)        5.532   CNC2_FC/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/write_ctrl3
    SLICE_X10Y62.CLK     Tceck                 0.304   CNC2_FC/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/N257
                                                       CNC2_FC/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram44/DP
    -------------------------------------------------  ---------------------------
    Total                                     14.861ns (2.044ns logic, 12.817ns route)
                                                       (13.8% logic, 86.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     10.831ns (requirement - (data path - clock path skew + uncertainty))
  Source:               CNC2_FC/LocalBusBridge_1/m_ibus_WE (FF)
  Destination:          CNC2_FC/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram44/DP (RAM)
  Requirement:          25.000ns
  Data Path Delay:      14.184ns (Levels of Logic = 5)
  Clock Path Skew:      0.050ns (0.562 - 0.512)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: CNC2_FC/LocalBusBridge_1/m_ibus_WE to CNC2_FC/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram44/DP
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y33.BMUX    Tshcko                0.461   CNC2_FC/DDA_Partition_1/GND_113_o_GND_113_o_equal_35_o
                                                       CNC2_FC/LocalBusBridge_1/m_ibus_WE
    SLICE_X43Y27.B1      net (fanout=35)       1.088   CNC2_FC/LocalBusBridge_1/m_ibus_WE
    SLICE_X43Y27.B       Tilo                  0.259   CNC2_FC/m_last_Led_Request
                                                       CNC2_FC/LocalBusBridge_1/IBUS_Write1
    SLICE_X37Y48.A5      net (fanout=15)       2.458   CNC2_FC/ibus_Write
    SLICE_X37Y48.A       Tilo                  0.259   N1821
                                                       CNC2_FC/SCANHEAD_Partition_1/Laser_Partition_1/Mmux_m_DDACmdLoad2_SW1
    SLICE_X33Y48.B4      net (fanout=1)        0.698   N1821
    SLICE_X33Y48.B       Tilo                  0.259   CNC2_FC/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DDACmdFIFO/m_CommittedCount<1>
                                                       CNC2_FC/SCANHEAD_Partition_1/Laser_Partition_1/Mmux_m_DDACmdLoad2
    SLICE_X27Y64.B5      net (fanout=5)        1.597   CNC2_FC/SCANHEAD_Partition_1/Laser_Partition_1/m_DDACmdLoad<1>
    SLICE_X27Y64.B       Tilo                  0.259   CNC2_FC/Encoder_Partition_1/G1.Channel[4].Receiver/FilterQA/ROut
                                                       CNC2_FC/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DDACmdFIFO/m_RAMWriteEnable1
    SLICE_X25Y62.A3      net (fanout=7)        0.697   CNC2_FC/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DDACmdFIFO/m_RAMWriteEnable
    SLICE_X25Y62.AMUX    Tilo                  0.313   SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<1>
                                                       CNC2_FC/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/write_ctrl3
    SLICE_X10Y62.CE      net (fanout=6)        5.532   CNC2_FC/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/write_ctrl3
    SLICE_X10Y62.CLK     Tceck                 0.304   CNC2_FC/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/N257
                                                       CNC2_FC/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram44/DP
    -------------------------------------------------  ---------------------------
    Total                                     14.184ns (2.114ns logic, 12.070ns route)
                                                       (14.9% logic, 85.1% route)

--------------------------------------------------------------------------------

Paths for end point CNC2_FC/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram44/SP (SLICE_X10Y62.CE), 18 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.843ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LocalBusBridgeAleDec_inst/m_ClientCSn (FF)
  Destination:          CNC2_FC/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram44/SP (RAM)
  Requirement:          12.500ns
  Data Path Delay:      13.083ns (Levels of Logic = 5)
  Clock Path Skew:      1.836ns (1.366 - -0.470)
  Source Clock:         BUFG_CLK_80MHz rising at 12.500ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: LocalBusBridgeAleDec_inst/m_ClientCSn to CNC2_FC/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram44/SP
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y45.AQ      Tcko                  0.408   LocalBusBridgeAleDec_inst/m_ClientCSn
                                                       LocalBusBridgeAleDec_inst/m_ClientCSn
    SLICE_X48Y33.A6      net (fanout=19)       1.005   LocalBusBridgeAleDec_inst/m_ClientCSn
    SLICE_X48Y33.A       Tilo                  0.205   CNC2_FC/SCANHEAD_Partition_1/Laser_Partition_1/m_LaserOffDelay<3>
                                                       AddressDecoder_inst/oADDRDEC_CS0n
    SLICE_X48Y33.C1      net (fanout=10)       0.457   AddressDecoderCS0n
    SLICE_X48Y33.C       Tilo                  0.205   CNC2_FC/SCANHEAD_Partition_1/Laser_Partition_1/m_LaserOffDelay<3>
                                                       CNC2_FC/SCANHEAD_Partition_1/Mmux_Laser_Select1
    SLICE_X33Y48.B5      net (fanout=25)       1.842   CNC2_FC/SCANHEAD_Partition_1/Laser_Select
    SLICE_X33Y48.B       Tilo                  0.259   CNC2_FC/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DDACmdFIFO/m_CommittedCount<1>
                                                       CNC2_FC/SCANHEAD_Partition_1/Laser_Partition_1/Mmux_m_DDACmdLoad2
    SLICE_X27Y64.B5      net (fanout=5)        1.597   CNC2_FC/SCANHEAD_Partition_1/Laser_Partition_1/m_DDACmdLoad<1>
    SLICE_X27Y64.B       Tilo                  0.259   CNC2_FC/Encoder_Partition_1/G1.Channel[4].Receiver/FilterQA/ROut
                                                       CNC2_FC/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DDACmdFIFO/m_RAMWriteEnable1
    SLICE_X25Y62.A3      net (fanout=7)        0.697   CNC2_FC/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DDACmdFIFO/m_RAMWriteEnable
    SLICE_X25Y62.AMUX    Tilo                  0.313   SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<1>
                                                       CNC2_FC/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/write_ctrl3
    SLICE_X10Y62.CE      net (fanout=6)        5.532   CNC2_FC/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/write_ctrl3
    SLICE_X10Y62.CLK     Tceck                 0.304   CNC2_FC/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/N257
                                                       CNC2_FC/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram44/SP
    -------------------------------------------------  ---------------------------
    Total                                     13.083ns (1.953ns logic, 11.130ns route)
                                                       (14.9% logic, 85.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     10.131ns (requirement - (data path - clock path skew + uncertainty))
  Source:               CNC2_FC/LocalBusBridge_1/m_last_ibus_WE (FF)
  Destination:          CNC2_FC/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram44/SP (RAM)
  Requirement:          25.000ns
  Data Path Delay:      14.861ns (Levels of Logic = 5)
  Clock Path Skew:      0.027ns (0.562 - 0.535)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: CNC2_FC/LocalBusBridge_1/m_last_ibus_WE to CNC2_FC/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram44/SP
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y36.AQ      Tcko                  0.391   CNC2_FC/LocalBusBridge_1/m_last_ibus_WE
                                                       CNC2_FC/LocalBusBridge_1/m_last_ibus_WE
    SLICE_X43Y27.B3      net (fanout=34)       1.835   CNC2_FC/LocalBusBridge_1/m_last_ibus_WE
    SLICE_X43Y27.B       Tilo                  0.259   CNC2_FC/m_last_Led_Request
                                                       CNC2_FC/LocalBusBridge_1/IBUS_Write1
    SLICE_X37Y48.A5      net (fanout=15)       2.458   CNC2_FC/ibus_Write
    SLICE_X37Y48.A       Tilo                  0.259   N1821
                                                       CNC2_FC/SCANHEAD_Partition_1/Laser_Partition_1/Mmux_m_DDACmdLoad2_SW1
    SLICE_X33Y48.B4      net (fanout=1)        0.698   N1821
    SLICE_X33Y48.B       Tilo                  0.259   CNC2_FC/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DDACmdFIFO/m_CommittedCount<1>
                                                       CNC2_FC/SCANHEAD_Partition_1/Laser_Partition_1/Mmux_m_DDACmdLoad2
    SLICE_X27Y64.B5      net (fanout=5)        1.597   CNC2_FC/SCANHEAD_Partition_1/Laser_Partition_1/m_DDACmdLoad<1>
    SLICE_X27Y64.B       Tilo                  0.259   CNC2_FC/Encoder_Partition_1/G1.Channel[4].Receiver/FilterQA/ROut
                                                       CNC2_FC/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DDACmdFIFO/m_RAMWriteEnable1
    SLICE_X25Y62.A3      net (fanout=7)        0.697   CNC2_FC/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DDACmdFIFO/m_RAMWriteEnable
    SLICE_X25Y62.AMUX    Tilo                  0.313   SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<1>
                                                       CNC2_FC/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/write_ctrl3
    SLICE_X10Y62.CE      net (fanout=6)        5.532   CNC2_FC/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/write_ctrl3
    SLICE_X10Y62.CLK     Tceck                 0.304   CNC2_FC/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/N257
                                                       CNC2_FC/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram44/SP
    -------------------------------------------------  ---------------------------
    Total                                     14.861ns (2.044ns logic, 12.817ns route)
                                                       (13.8% logic, 86.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     10.831ns (requirement - (data path - clock path skew + uncertainty))
  Source:               CNC2_FC/LocalBusBridge_1/m_ibus_WE (FF)
  Destination:          CNC2_FC/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram44/SP (RAM)
  Requirement:          25.000ns
  Data Path Delay:      14.184ns (Levels of Logic = 5)
  Clock Path Skew:      0.050ns (0.562 - 0.512)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: CNC2_FC/LocalBusBridge_1/m_ibus_WE to CNC2_FC/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram44/SP
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y33.BMUX    Tshcko                0.461   CNC2_FC/DDA_Partition_1/GND_113_o_GND_113_o_equal_35_o
                                                       CNC2_FC/LocalBusBridge_1/m_ibus_WE
    SLICE_X43Y27.B1      net (fanout=35)       1.088   CNC2_FC/LocalBusBridge_1/m_ibus_WE
    SLICE_X43Y27.B       Tilo                  0.259   CNC2_FC/m_last_Led_Request
                                                       CNC2_FC/LocalBusBridge_1/IBUS_Write1
    SLICE_X37Y48.A5      net (fanout=15)       2.458   CNC2_FC/ibus_Write
    SLICE_X37Y48.A       Tilo                  0.259   N1821
                                                       CNC2_FC/SCANHEAD_Partition_1/Laser_Partition_1/Mmux_m_DDACmdLoad2_SW1
    SLICE_X33Y48.B4      net (fanout=1)        0.698   N1821
    SLICE_X33Y48.B       Tilo                  0.259   CNC2_FC/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DDACmdFIFO/m_CommittedCount<1>
                                                       CNC2_FC/SCANHEAD_Partition_1/Laser_Partition_1/Mmux_m_DDACmdLoad2
    SLICE_X27Y64.B5      net (fanout=5)        1.597   CNC2_FC/SCANHEAD_Partition_1/Laser_Partition_1/m_DDACmdLoad<1>
    SLICE_X27Y64.B       Tilo                  0.259   CNC2_FC/Encoder_Partition_1/G1.Channel[4].Receiver/FilterQA/ROut
                                                       CNC2_FC/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DDACmdFIFO/m_RAMWriteEnable1
    SLICE_X25Y62.A3      net (fanout=7)        0.697   CNC2_FC/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DDACmdFIFO/m_RAMWriteEnable
    SLICE_X25Y62.AMUX    Tilo                  0.313   SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<1>
                                                       CNC2_FC/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/write_ctrl3
    SLICE_X10Y62.CE      net (fanout=6)        5.532   CNC2_FC/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/write_ctrl3
    SLICE_X10Y62.CLK     Tceck                 0.304   CNC2_FC/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/N257
                                                       CNC2_FC/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram44/SP
    -------------------------------------------------  ---------------------------
    Total                                     14.184ns (2.114ns logic, 12.070ns route)
                                                       (14.9% logic, 85.1% route)

--------------------------------------------------------------------------------

Paths for end point CNC2_FC/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram27_RAMA (SLICE_X6Y59.CE), 18 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.012ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LocalBusBridgeAleDec_inst/m_ClientCSn (FF)
  Destination:          CNC2_FC/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram27_RAMA (RAM)
  Requirement:          12.500ns
  Data Path Delay:      12.941ns (Levels of Logic = 5)
  Clock Path Skew:      1.863ns (1.393 - -0.470)
  Source Clock:         BUFG_CLK_80MHz rising at 12.500ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: LocalBusBridgeAleDec_inst/m_ClientCSn to CNC2_FC/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram27_RAMA
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y45.AQ      Tcko                  0.408   LocalBusBridgeAleDec_inst/m_ClientCSn
                                                       LocalBusBridgeAleDec_inst/m_ClientCSn
    SLICE_X48Y33.A6      net (fanout=19)       1.005   LocalBusBridgeAleDec_inst/m_ClientCSn
    SLICE_X48Y33.A       Tilo                  0.205   CNC2_FC/SCANHEAD_Partition_1/Laser_Partition_1/m_LaserOffDelay<3>
                                                       AddressDecoder_inst/oADDRDEC_CS0n
    SLICE_X48Y33.C1      net (fanout=10)       0.457   AddressDecoderCS0n
    SLICE_X48Y33.C       Tilo                  0.205   CNC2_FC/SCANHEAD_Partition_1/Laser_Partition_1/m_LaserOffDelay<3>
                                                       CNC2_FC/SCANHEAD_Partition_1/Mmux_Laser_Select1
    SLICE_X33Y48.B5      net (fanout=25)       1.842   CNC2_FC/SCANHEAD_Partition_1/Laser_Select
    SLICE_X33Y48.B       Tilo                  0.259   CNC2_FC/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DDACmdFIFO/m_CommittedCount<1>
                                                       CNC2_FC/SCANHEAD_Partition_1/Laser_Partition_1/Mmux_m_DDACmdLoad2
    SLICE_X27Y64.B5      net (fanout=5)        1.597   CNC2_FC/SCANHEAD_Partition_1/Laser_Partition_1/m_DDACmdLoad<1>
    SLICE_X27Y64.B       Tilo                  0.259   CNC2_FC/Encoder_Partition_1/G1.Channel[4].Receiver/FilterQA/ROut
                                                       CNC2_FC/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DDACmdFIFO/m_RAMWriteEnable1
    SLICE_X27Y67.C3      net (fanout=7)        0.664   CNC2_FC/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DDACmdFIFO/m_RAMWriteEnable
    SLICE_X27Y67.C       Tilo                  0.259   CNC2_FC/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/write_ctrl2
                                                       CNC2_FC/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/write_ctrl2
    SLICE_X6Y59.CE       net (fanout=6)        5.477   CNC2_FC/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/write_ctrl2
    SLICE_X6Y59.CLK      Tceck                 0.304   CNC2_FC/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram27_RAMD_O
                                                       CNC2_FC/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram27_RAMA
    -------------------------------------------------  ---------------------------
    Total                                     12.941ns (1.899ns logic, 11.042ns route)
                                                       (14.7% logic, 85.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     10.300ns (requirement - (data path - clock path skew + uncertainty))
  Source:               CNC2_FC/LocalBusBridge_1/m_last_ibus_WE (FF)
  Destination:          CNC2_FC/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram27_RAMA (RAM)
  Requirement:          25.000ns
  Data Path Delay:      14.719ns (Levels of Logic = 5)
  Clock Path Skew:      0.054ns (0.589 - 0.535)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: CNC2_FC/LocalBusBridge_1/m_last_ibus_WE to CNC2_FC/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram27_RAMA
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y36.AQ      Tcko                  0.391   CNC2_FC/LocalBusBridge_1/m_last_ibus_WE
                                                       CNC2_FC/LocalBusBridge_1/m_last_ibus_WE
    SLICE_X43Y27.B3      net (fanout=34)       1.835   CNC2_FC/LocalBusBridge_1/m_last_ibus_WE
    SLICE_X43Y27.B       Tilo                  0.259   CNC2_FC/m_last_Led_Request
                                                       CNC2_FC/LocalBusBridge_1/IBUS_Write1
    SLICE_X37Y48.A5      net (fanout=15)       2.458   CNC2_FC/ibus_Write
    SLICE_X37Y48.A       Tilo                  0.259   N1821
                                                       CNC2_FC/SCANHEAD_Partition_1/Laser_Partition_1/Mmux_m_DDACmdLoad2_SW1
    SLICE_X33Y48.B4      net (fanout=1)        0.698   N1821
    SLICE_X33Y48.B       Tilo                  0.259   CNC2_FC/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DDACmdFIFO/m_CommittedCount<1>
                                                       CNC2_FC/SCANHEAD_Partition_1/Laser_Partition_1/Mmux_m_DDACmdLoad2
    SLICE_X27Y64.B5      net (fanout=5)        1.597   CNC2_FC/SCANHEAD_Partition_1/Laser_Partition_1/m_DDACmdLoad<1>
    SLICE_X27Y64.B       Tilo                  0.259   CNC2_FC/Encoder_Partition_1/G1.Channel[4].Receiver/FilterQA/ROut
                                                       CNC2_FC/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DDACmdFIFO/m_RAMWriteEnable1
    SLICE_X27Y67.C3      net (fanout=7)        0.664   CNC2_FC/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DDACmdFIFO/m_RAMWriteEnable
    SLICE_X27Y67.C       Tilo                  0.259   CNC2_FC/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/write_ctrl2
                                                       CNC2_FC/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/write_ctrl2
    SLICE_X6Y59.CE       net (fanout=6)        5.477   CNC2_FC/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/write_ctrl2
    SLICE_X6Y59.CLK      Tceck                 0.304   CNC2_FC/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram27_RAMD_O
                                                       CNC2_FC/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram27_RAMA
    -------------------------------------------------  ---------------------------
    Total                                     14.719ns (1.990ns logic, 12.729ns route)
                                                       (13.5% logic, 86.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     11.000ns (requirement - (data path - clock path skew + uncertainty))
  Source:               CNC2_FC/LocalBusBridge_1/m_ibus_WE (FF)
  Destination:          CNC2_FC/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram27_RAMA (RAM)
  Requirement:          25.000ns
  Data Path Delay:      14.042ns (Levels of Logic = 5)
  Clock Path Skew:      0.077ns (0.589 - 0.512)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: CNC2_FC/LocalBusBridge_1/m_ibus_WE to CNC2_FC/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram27_RAMA
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y33.BMUX    Tshcko                0.461   CNC2_FC/DDA_Partition_1/GND_113_o_GND_113_o_equal_35_o
                                                       CNC2_FC/LocalBusBridge_1/m_ibus_WE
    SLICE_X43Y27.B1      net (fanout=35)       1.088   CNC2_FC/LocalBusBridge_1/m_ibus_WE
    SLICE_X43Y27.B       Tilo                  0.259   CNC2_FC/m_last_Led_Request
                                                       CNC2_FC/LocalBusBridge_1/IBUS_Write1
    SLICE_X37Y48.A5      net (fanout=15)       2.458   CNC2_FC/ibus_Write
    SLICE_X37Y48.A       Tilo                  0.259   N1821
                                                       CNC2_FC/SCANHEAD_Partition_1/Laser_Partition_1/Mmux_m_DDACmdLoad2_SW1
    SLICE_X33Y48.B4      net (fanout=1)        0.698   N1821
    SLICE_X33Y48.B       Tilo                  0.259   CNC2_FC/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DDACmdFIFO/m_CommittedCount<1>
                                                       CNC2_FC/SCANHEAD_Partition_1/Laser_Partition_1/Mmux_m_DDACmdLoad2
    SLICE_X27Y64.B5      net (fanout=5)        1.597   CNC2_FC/SCANHEAD_Partition_1/Laser_Partition_1/m_DDACmdLoad<1>
    SLICE_X27Y64.B       Tilo                  0.259   CNC2_FC/Encoder_Partition_1/G1.Channel[4].Receiver/FilterQA/ROut
                                                       CNC2_FC/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DDACmdFIFO/m_RAMWriteEnable1
    SLICE_X27Y67.C3      net (fanout=7)        0.664   CNC2_FC/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DDACmdFIFO/m_RAMWriteEnable
    SLICE_X27Y67.C       Tilo                  0.259   CNC2_FC/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/write_ctrl2
                                                       CNC2_FC/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/write_ctrl2
    SLICE_X6Y59.CE       net (fanout=6)        5.477   CNC2_FC/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/write_ctrl2
    SLICE_X6Y59.CLK      Tceck                 0.304   CNC2_FC/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram27_RAMD_O
                                                       CNC2_FC/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram27_RAMA
    -------------------------------------------------  ---------------------------
    Total                                     14.042ns (2.060ns logic, 11.982ns route)
                                                       (14.7% logic, 85.3% route)

--------------------------------------------------------------------------------

Hold Paths: TS_g_clk = PERIOD TIMEGRP "g_clk" 25 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point CNC2_FC/DDA_Partition_1/m_ServoOn (SLICE_X35Y33.A6), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.022ns (requirement - (clock path skew + uncertainty - data path))
  Source:               LocalBusBridgeAleDec_inst/m_ClientWRn (FF)
  Destination:          CNC2_FC/DDA_Partition_1/m_ServoOn (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.789ns (Levels of Logic = 2)
  Clock Path Skew:      1.357ns (1.089 - -0.268)
  Source Clock:         BUFG_CLK_80MHz rising at 25.000ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: LocalBusBridgeAleDec_inst/m_ClientWRn to CNC2_FC/DDA_Partition_1/m_ServoOn
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y34.CQ      Tcko                  0.198   LocalBusBridgeAleDec_inst/m_ClientWRn
                                                       LocalBusBridgeAleDec_inst/m_ClientWRn
    SLICE_X46Y38.A4      net (fanout=3)        0.361   LocalBusBridgeAleDec_inst/m_ClientWRn
    SLICE_X46Y38.A       Tilo                  0.156   CNC2_FC/WatchDog_Partition_1/WatchDog_IBusStop_1/m_WD_Timer<14>
                                                       LocalBusBridgeAleDec_inst/m_ClientCSn_m_ClientWRn_AND_1_o_inv1
    SLICE_X35Y33.A6      net (fanout=16)       0.859   LocalBusBridgeAleDec_inst/m_ClientCSn_m_ClientWRn_AND_1_o_inv
    SLICE_X35Y33.CLK     Tah         (-Th)    -0.215   CNC2_FC/DDA_Partition_1/m_ServoOn
                                                       CNC2_FC/ibus_DataIn<0>LogicTrst1
                                                       CNC2_FC/DDA_Partition_1/m_ServoOn
    -------------------------------------------------  ---------------------------
    Total                                      1.789ns (0.569ns logic, 1.220ns route)
                                                       (31.8% logic, 68.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.126ns (requirement - (clock path skew + uncertainty - data path))
  Source:               LocalBusBridgeAleDec_inst/m_ClientCSn (FF)
  Destination:          CNC2_FC/DDA_Partition_1/m_ServoOn (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.886ns (Levels of Logic = 2)
  Clock Path Skew:      1.350ns (1.089 - -0.261)
  Source Clock:         BUFG_CLK_80MHz rising at 25.000ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: LocalBusBridgeAleDec_inst/m_ClientCSn to CNC2_FC/DDA_Partition_1/m_ServoOn
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y45.AQ      Tcko                  0.200   LocalBusBridgeAleDec_inst/m_ClientCSn
                                                       LocalBusBridgeAleDec_inst/m_ClientCSn
    SLICE_X46Y38.A6      net (fanout=19)       0.456   LocalBusBridgeAleDec_inst/m_ClientCSn
    SLICE_X46Y38.A       Tilo                  0.156   CNC2_FC/WatchDog_Partition_1/WatchDog_IBusStop_1/m_WD_Timer<14>
                                                       LocalBusBridgeAleDec_inst/m_ClientCSn_m_ClientWRn_AND_1_o_inv1
    SLICE_X35Y33.A6      net (fanout=16)       0.859   LocalBusBridgeAleDec_inst/m_ClientCSn_m_ClientWRn_AND_1_o_inv
    SLICE_X35Y33.CLK     Tah         (-Th)    -0.215   CNC2_FC/DDA_Partition_1/m_ServoOn
                                                       CNC2_FC/ibus_DataIn<0>LogicTrst1
                                                       CNC2_FC/DDA_Partition_1/m_ServoOn
    -------------------------------------------------  ---------------------------
    Total                                      1.886ns (0.571ns logic, 1.315ns route)
                                                       (30.3% logic, 69.7% route)

--------------------------------------------------------------------------------

Paths for end point CNC2_FC/SCANHEAD_Partition_1/Laser_Partition_1/m_LaserOffDelay_2 (SLICE_X48Y33.CE), 3 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.033ns (requirement - (clock path skew + uncertainty - data path))
  Source:               LocalBusBridgeAleDec_inst/m_ClientCSn (FF)
  Destination:          CNC2_FC/SCANHEAD_Partition_1/Laser_Partition_1/m_LaserOffDelay_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.868ns (Levels of Logic = 3)
  Clock Path Skew:      1.425ns (1.164 - -0.261)
  Source Clock:         BUFG_CLK_80MHz rising at 25.000ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: LocalBusBridgeAleDec_inst/m_ClientCSn to CNC2_FC/SCANHEAD_Partition_1/Laser_Partition_1/m_LaserOffDelay_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y45.AQ      Tcko                  0.200   LocalBusBridgeAleDec_inst/m_ClientCSn
                                                       LocalBusBridgeAleDec_inst/m_ClientCSn
    SLICE_X48Y33.A6      net (fanout=19)       0.561   LocalBusBridgeAleDec_inst/m_ClientCSn
    SLICE_X48Y33.A       Tilo                  0.142   CNC2_FC/SCANHEAD_Partition_1/Laser_Partition_1/m_LaserOffDelay<3>
                                                       AddressDecoder_inst/oADDRDEC_CS0n
    SLICE_X48Y33.C1      net (fanout=10)       0.248   AddressDecoderCS0n
    SLICE_X48Y33.C       Tilo                  0.142   CNC2_FC/SCANHEAD_Partition_1/Laser_Partition_1/m_LaserOffDelay<3>
                                                       CNC2_FC/SCANHEAD_Partition_1/Mmux_Laser_Select1
    SLICE_X49Y33.A4      net (fanout=25)       0.129   CNC2_FC/SCANHEAD_Partition_1/Laser_Select
    SLICE_X49Y33.AMUX    Tilo                  0.203   CNC2_FC/DDA_Partition_1/m_DDAEnable
                                                       CNC2_FC/SCANHEAD_Partition_1/Laser_Partition_1/_n0195_inv1
    SLICE_X48Y33.CE      net (fanout=4)        0.071   CNC2_FC/SCANHEAD_Partition_1/Laser_Partition_1/_n0195_inv
    SLICE_X48Y33.CLK     Tckce       (-Th)    -0.172   CNC2_FC/SCANHEAD_Partition_1/Laser_Partition_1/m_LaserOffDelay<3>
                                                       CNC2_FC/SCANHEAD_Partition_1/Laser_Partition_1/m_LaserOffDelay_2
    -------------------------------------------------  ---------------------------
    Total                                      1.868ns (0.859ns logic, 1.009ns route)
                                                       (46.0% logic, 54.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      1.171ns (requirement - (clock path skew + uncertainty - data path))
  Source:               CNC2_FC/LocalBusBridge_1/m_last_ibus_WE (FF)
  Destination:          CNC2_FC/SCANHEAD_Partition_1/Laser_Partition_1/m_LaserOffDelay_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.178ns (Levels of Logic = 1)
  Clock Path Skew:      0.007ns (0.044 - 0.037)
  Source Clock:         BUFG_CLK_40MHz rising at 25.000ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: CNC2_FC/LocalBusBridge_1/m_last_ibus_WE to CNC2_FC/SCANHEAD_Partition_1/Laser_Partition_1/m_LaserOffDelay_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y36.AQ      Tcko                  0.198   CNC2_FC/LocalBusBridge_1/m_last_ibus_WE
                                                       CNC2_FC/LocalBusBridge_1/m_last_ibus_WE
    SLICE_X49Y33.A3      net (fanout=34)       0.534   CNC2_FC/LocalBusBridge_1/m_last_ibus_WE
    SLICE_X49Y33.AMUX    Tilo                  0.203   CNC2_FC/DDA_Partition_1/m_DDAEnable
                                                       CNC2_FC/SCANHEAD_Partition_1/Laser_Partition_1/_n0195_inv1
    SLICE_X48Y33.CE      net (fanout=4)        0.071   CNC2_FC/SCANHEAD_Partition_1/Laser_Partition_1/_n0195_inv
    SLICE_X48Y33.CLK     Tckce       (-Th)    -0.172   CNC2_FC/SCANHEAD_Partition_1/Laser_Partition_1/m_LaserOffDelay<3>
                                                       CNC2_FC/SCANHEAD_Partition_1/Laser_Partition_1/m_LaserOffDelay_2
    -------------------------------------------------  ---------------------------
    Total                                      1.178ns (0.573ns logic, 0.605ns route)
                                                       (48.6% logic, 51.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      1.352ns (requirement - (clock path skew + uncertainty - data path))
  Source:               CNC2_FC/LocalBusBridge_1/m_ibus_WE (FF)
  Destination:          CNC2_FC/SCANHEAD_Partition_1/Laser_Partition_1/m_LaserOffDelay_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.384ns (Levels of Logic = 1)
  Clock Path Skew:      0.032ns (0.171 - 0.139)
  Source Clock:         BUFG_CLK_40MHz rising at 25.000ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: CNC2_FC/LocalBusBridge_1/m_ibus_WE to CNC2_FC/SCANHEAD_Partition_1/Laser_Partition_1/m_LaserOffDelay_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y33.BMUX    Tshcko                0.244   CNC2_FC/DDA_Partition_1/GND_113_o_GND_113_o_equal_35_o
                                                       CNC2_FC/LocalBusBridge_1/m_ibus_WE
    SLICE_X49Y33.A5      net (fanout=35)       0.694   CNC2_FC/LocalBusBridge_1/m_ibus_WE
    SLICE_X49Y33.AMUX    Tilo                  0.203   CNC2_FC/DDA_Partition_1/m_DDAEnable
                                                       CNC2_FC/SCANHEAD_Partition_1/Laser_Partition_1/_n0195_inv1
    SLICE_X48Y33.CE      net (fanout=4)        0.071   CNC2_FC/SCANHEAD_Partition_1/Laser_Partition_1/_n0195_inv
    SLICE_X48Y33.CLK     Tckce       (-Th)    -0.172   CNC2_FC/SCANHEAD_Partition_1/Laser_Partition_1/m_LaserOffDelay<3>
                                                       CNC2_FC/SCANHEAD_Partition_1/Laser_Partition_1/m_LaserOffDelay_2
    -------------------------------------------------  ---------------------------
    Total                                      1.384ns (0.619ns logic, 0.765ns route)
                                                       (44.7% logic, 55.3% route)

--------------------------------------------------------------------------------

Paths for end point CNC2_FC/SCANHEAD_Partition_1/Laser_Partition_1/m_LaserOffDelay_3 (SLICE_X48Y33.CE), 3 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.034ns (requirement - (clock path skew + uncertainty - data path))
  Source:               LocalBusBridgeAleDec_inst/m_ClientCSn (FF)
  Destination:          CNC2_FC/SCANHEAD_Partition_1/Laser_Partition_1/m_LaserOffDelay_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.869ns (Levels of Logic = 3)
  Clock Path Skew:      1.425ns (1.164 - -0.261)
  Source Clock:         BUFG_CLK_80MHz rising at 25.000ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: LocalBusBridgeAleDec_inst/m_ClientCSn to CNC2_FC/SCANHEAD_Partition_1/Laser_Partition_1/m_LaserOffDelay_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y45.AQ      Tcko                  0.200   LocalBusBridgeAleDec_inst/m_ClientCSn
                                                       LocalBusBridgeAleDec_inst/m_ClientCSn
    SLICE_X48Y33.A6      net (fanout=19)       0.561   LocalBusBridgeAleDec_inst/m_ClientCSn
    SLICE_X48Y33.A       Tilo                  0.142   CNC2_FC/SCANHEAD_Partition_1/Laser_Partition_1/m_LaserOffDelay<3>
                                                       AddressDecoder_inst/oADDRDEC_CS0n
    SLICE_X48Y33.C1      net (fanout=10)       0.248   AddressDecoderCS0n
    SLICE_X48Y33.C       Tilo                  0.142   CNC2_FC/SCANHEAD_Partition_1/Laser_Partition_1/m_LaserOffDelay<3>
                                                       CNC2_FC/SCANHEAD_Partition_1/Mmux_Laser_Select1
    SLICE_X49Y33.A4      net (fanout=25)       0.129   CNC2_FC/SCANHEAD_Partition_1/Laser_Select
    SLICE_X49Y33.AMUX    Tilo                  0.203   CNC2_FC/DDA_Partition_1/m_DDAEnable
                                                       CNC2_FC/SCANHEAD_Partition_1/Laser_Partition_1/_n0195_inv1
    SLICE_X48Y33.CE      net (fanout=4)        0.071   CNC2_FC/SCANHEAD_Partition_1/Laser_Partition_1/_n0195_inv
    SLICE_X48Y33.CLK     Tckce       (-Th)    -0.173   CNC2_FC/SCANHEAD_Partition_1/Laser_Partition_1/m_LaserOffDelay<3>
                                                       CNC2_FC/SCANHEAD_Partition_1/Laser_Partition_1/m_LaserOffDelay_3
    -------------------------------------------------  ---------------------------
    Total                                      1.869ns (0.860ns logic, 1.009ns route)
                                                       (46.0% logic, 54.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      1.172ns (requirement - (clock path skew + uncertainty - data path))
  Source:               CNC2_FC/LocalBusBridge_1/m_last_ibus_WE (FF)
  Destination:          CNC2_FC/SCANHEAD_Partition_1/Laser_Partition_1/m_LaserOffDelay_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.179ns (Levels of Logic = 1)
  Clock Path Skew:      0.007ns (0.044 - 0.037)
  Source Clock:         BUFG_CLK_40MHz rising at 25.000ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: CNC2_FC/LocalBusBridge_1/m_last_ibus_WE to CNC2_FC/SCANHEAD_Partition_1/Laser_Partition_1/m_LaserOffDelay_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y36.AQ      Tcko                  0.198   CNC2_FC/LocalBusBridge_1/m_last_ibus_WE
                                                       CNC2_FC/LocalBusBridge_1/m_last_ibus_WE
    SLICE_X49Y33.A3      net (fanout=34)       0.534   CNC2_FC/LocalBusBridge_1/m_last_ibus_WE
    SLICE_X49Y33.AMUX    Tilo                  0.203   CNC2_FC/DDA_Partition_1/m_DDAEnable
                                                       CNC2_FC/SCANHEAD_Partition_1/Laser_Partition_1/_n0195_inv1
    SLICE_X48Y33.CE      net (fanout=4)        0.071   CNC2_FC/SCANHEAD_Partition_1/Laser_Partition_1/_n0195_inv
    SLICE_X48Y33.CLK     Tckce       (-Th)    -0.173   CNC2_FC/SCANHEAD_Partition_1/Laser_Partition_1/m_LaserOffDelay<3>
                                                       CNC2_FC/SCANHEAD_Partition_1/Laser_Partition_1/m_LaserOffDelay_3
    -------------------------------------------------  ---------------------------
    Total                                      1.179ns (0.574ns logic, 0.605ns route)
                                                       (48.7% logic, 51.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      1.353ns (requirement - (clock path skew + uncertainty - data path))
  Source:               CNC2_FC/LocalBusBridge_1/m_ibus_WE (FF)
  Destination:          CNC2_FC/SCANHEAD_Partition_1/Laser_Partition_1/m_LaserOffDelay_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.385ns (Levels of Logic = 1)
  Clock Path Skew:      0.032ns (0.171 - 0.139)
  Source Clock:         BUFG_CLK_40MHz rising at 25.000ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: CNC2_FC/LocalBusBridge_1/m_ibus_WE to CNC2_FC/SCANHEAD_Partition_1/Laser_Partition_1/m_LaserOffDelay_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y33.BMUX    Tshcko                0.244   CNC2_FC/DDA_Partition_1/GND_113_o_GND_113_o_equal_35_o
                                                       CNC2_FC/LocalBusBridge_1/m_ibus_WE
    SLICE_X49Y33.A5      net (fanout=35)       0.694   CNC2_FC/LocalBusBridge_1/m_ibus_WE
    SLICE_X49Y33.AMUX    Tilo                  0.203   CNC2_FC/DDA_Partition_1/m_DDAEnable
                                                       CNC2_FC/SCANHEAD_Partition_1/Laser_Partition_1/_n0195_inv1
    SLICE_X48Y33.CE      net (fanout=4)        0.071   CNC2_FC/SCANHEAD_Partition_1/Laser_Partition_1/_n0195_inv
    SLICE_X48Y33.CLK     Tckce       (-Th)    -0.173   CNC2_FC/SCANHEAD_Partition_1/Laser_Partition_1/m_LaserOffDelay<3>
                                                       CNC2_FC/SCANHEAD_Partition_1/Laser_Partition_1/m_LaserOffDelay_3
    -------------------------------------------------  ---------------------------
    Total                                      1.385ns (0.620ns logic, 0.765ns route)
                                                       (44.8% logic, 55.2% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_g_clk = PERIOD TIMEGRP "g_clk" 25 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 9.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 25.000ns
  Low pulse: 12.500ns
  Low pulse limit: 8.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: DCM_SP_inst_40MHz/CLKIN
  Logical resource: DCM_SP_inst_40MHz/CLKIN
  Location pin: DCM_X0Y2.CLKIN
  Clock network: DCM_SP_inst_40MHz_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 9.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 25.000ns
  High pulse: 12.500ns
  High pulse limit: 8.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: DCM_SP_inst_40MHz/CLKIN
  Logical resource: DCM_SP_inst_40MHz/CLKIN
  Location pin: DCM_X0Y2.CLKIN
  Clock network: DCM_SP_inst_40MHz_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 9.830ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 2.670ns (374.532MHz) (Tdcmper_CLKOUT)
  Physical resource: DCM_SP_inst_40MHz/CLK2X
  Logical resource: DCM_SP_inst_40MHz/CLK2X
  Location pin: DCM_X0Y2.CLK2X
  Clock network: CLK_80MHz
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_CLK_80MHz = PERIOD TIMEGRP "CLK_80MHz" TS_g_clk / 2 HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 871568 paths analyzed, 19673 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  12.234ns.
--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[2].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_2/bram18_tdp_stan.ram16bwe_tdp (RAMB16_X1Y18.DIA26), 9 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.266ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LocalBusBridgeAleDec_inst/m_ClientRDn (FF)
  Destination:          SRIPartition_1/G1.Channel[2].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_2/bram18_tdp_stan.ram16bwe_tdp (RAM)
  Requirement:          12.500ns
  Data Path Delay:      11.964ns (Levels of Logic = 3)
  Clock Path Skew:      -0.010ns (0.433 - 0.443)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_80MHz rising at 12.500ns
  Clock Uncertainty:    0.260ns

  Clock Uncertainty:          0.260ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: LocalBusBridgeAleDec_inst/m_ClientRDn to SRIPartition_1/G1.Channel[2].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_2/bram18_tdp_stan.ram16bwe_tdp
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y35.AQ      Tcko                  0.408   LocalBusBridgeAleDec_inst/m_ClientRDn
                                                       LocalBusBridgeAleDec_inst/m_ClientRDn
    SLICE_X43Y36.B3      net (fanout=3)        2.706   LocalBusBridgeAleDec_inst/m_ClientRDn
    SLICE_X43Y36.B       Tilo                  0.259   CNC2_FC/LocalBusBridge_1/m_ibus_RD
                                                       CNC2_FC/LocalBusBridge_1/lb_CS_n_lb_RD_n_AND_11_o1
    SLICE_X39Y39.C1      net (fanout=16)       1.182   CNC2_FC/LocalBusBridge_1/lb_CS_n_lb_RD_n_AND_11_o
    SLICE_X39Y39.C       Tilo                  0.259   CNC2_FC/SPI_DAC_Partition_1/SPI_DAC_IBusStop_1/m_DAC3Value<10>
                                                       CNC2_FC/ibus_DataIn<10>LogicTrst1
    SLICE_X10Y54.A2      net (fanout=114)      4.899   CNC2_FC/ibus_DataIn<10>
    SLICE_X10Y54.A       Tilo                  0.203   SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_BRAMBState_FSM_FFd4_1
                                                       SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_DIA2<26>LogicTrst1
    RAMB16_X1Y18.DIA26   net (fanout=1)        1.748   SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_DIA2<26>
    RAMB16_X1Y18.CLKA    Trdck_DIA             0.300   SRIPartition_1/G1.Channel[2].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_2/bram18_tdp_stan.ram16bwe_tdp
                                                       SRIPartition_1/G1.Channel[2].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_2/bram18_tdp_stan.ram16bwe_tdp
    -------------------------------------------------  ---------------------------
    Total                                     11.964ns (1.429ns logic, 10.535ns route)
                                                       (11.9% logic, 88.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.325ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LocalBusBridgeAleDec_inst/m_ClientCSn (FF)
  Destination:          SRIPartition_1/G1.Channel[2].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_2/bram18_tdp_stan.ram16bwe_tdp (RAM)
  Requirement:          12.500ns
  Data Path Delay:      11.897ns (Levels of Logic = 4)
  Clock Path Skew:      -0.018ns (0.433 - 0.451)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_80MHz rising at 12.500ns
  Clock Uncertainty:    0.260ns

  Clock Uncertainty:          0.260ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: LocalBusBridgeAleDec_inst/m_ClientCSn to SRIPartition_1/G1.Channel[2].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_2/bram18_tdp_stan.ram16bwe_tdp
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y45.AQ      Tcko                  0.408   LocalBusBridgeAleDec_inst/m_ClientCSn
                                                       LocalBusBridgeAleDec_inst/m_ClientCSn
    SLICE_X48Y33.A6      net (fanout=19)       1.005   LocalBusBridgeAleDec_inst/m_ClientCSn
    SLICE_X48Y33.A       Tilo                  0.205   CNC2_FC/SCANHEAD_Partition_1/Laser_Partition_1/m_LaserOffDelay<3>
                                                       AddressDecoder_inst/oADDRDEC_CS0n
    SLICE_X43Y36.B4      net (fanout=10)       1.429   AddressDecoderCS0n
    SLICE_X43Y36.B       Tilo                  0.259   CNC2_FC/LocalBusBridge_1/m_ibus_RD
                                                       CNC2_FC/LocalBusBridge_1/lb_CS_n_lb_RD_n_AND_11_o1
    SLICE_X39Y39.C1      net (fanout=16)       1.182   CNC2_FC/LocalBusBridge_1/lb_CS_n_lb_RD_n_AND_11_o
    SLICE_X39Y39.C       Tilo                  0.259   CNC2_FC/SPI_DAC_Partition_1/SPI_DAC_IBusStop_1/m_DAC3Value<10>
                                                       CNC2_FC/ibus_DataIn<10>LogicTrst1
    SLICE_X10Y54.A2      net (fanout=114)      4.899   CNC2_FC/ibus_DataIn<10>
    SLICE_X10Y54.A       Tilo                  0.203   SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_BRAMBState_FSM_FFd4_1
                                                       SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_DIA2<26>LogicTrst1
    RAMB16_X1Y18.DIA26   net (fanout=1)        1.748   SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_DIA2<26>
    RAMB16_X1Y18.CLKA    Trdck_DIA             0.300   SRIPartition_1/G1.Channel[2].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_2/bram18_tdp_stan.ram16bwe_tdp
                                                       SRIPartition_1/G1.Channel[2].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_2/bram18_tdp_stan.ram16bwe_tdp
    -------------------------------------------------  ---------------------------
    Total                                     11.897ns (1.634ns logic, 10.263ns route)
                                                       (13.7% logic, 86.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.519ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LocalBusBridgeAleDec_inst/m_ClientRDn (FF)
  Destination:          SRIPartition_1/G1.Channel[2].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_2/bram18_tdp_stan.ram16bwe_tdp (RAM)
  Requirement:          12.500ns
  Data Path Delay:      11.711ns (Levels of Logic = 3)
  Clock Path Skew:      -0.010ns (0.433 - 0.443)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_80MHz rising at 12.500ns
  Clock Uncertainty:    0.260ns

  Clock Uncertainty:          0.260ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: LocalBusBridgeAleDec_inst/m_ClientRDn to SRIPartition_1/G1.Channel[2].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_2/bram18_tdp_stan.ram16bwe_tdp
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y35.AQ      Tcko                  0.408   LocalBusBridgeAleDec_inst/m_ClientRDn
                                                       LocalBusBridgeAleDec_inst/m_ClientRDn
    SLICE_X35Y36.C2      net (fanout=3)        2.699   LocalBusBridgeAleDec_inst/m_ClientRDn
    SLICE_X35Y36.C       Tilo                  0.259   SRIPartition_1/LocalBusBridgeSRI_1/m_ibus_RD
                                                       SRIPartition_1/LocalBusBridgeSRI_1/lb_CS_n_lb_RD_n_AND_373_o1
    SLICE_X39Y39.C4      net (fanout=16)       0.936   SRIPartition_1/LocalBusBridgeSRI_1/lb_CS_n_lb_RD_n_AND_373_o
    SLICE_X39Y39.C       Tilo                  0.259   CNC2_FC/SPI_DAC_Partition_1/SPI_DAC_IBusStop_1/m_DAC3Value<10>
                                                       CNC2_FC/ibus_DataIn<10>LogicTrst1
    SLICE_X10Y54.A2      net (fanout=114)      4.899   CNC2_FC/ibus_DataIn<10>
    SLICE_X10Y54.A       Tilo                  0.203   SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_BRAMBState_FSM_FFd4_1
                                                       SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_DIA2<26>LogicTrst1
    RAMB16_X1Y18.DIA26   net (fanout=1)        1.748   SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_DIA2<26>
    RAMB16_X1Y18.CLKA    Trdck_DIA             0.300   SRIPartition_1/G1.Channel[2].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_2/bram18_tdp_stan.ram16bwe_tdp
                                                       SRIPartition_1/G1.Channel[2].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_2/bram18_tdp_stan.ram16bwe_tdp
    -------------------------------------------------  ---------------------------
    Total                                     11.711ns (1.429ns logic, 10.282ns route)
                                                       (12.2% logic, 87.8% route)

--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_RegionCount_0 (SLICE_X36Y71.CE), 3 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.289ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_State_FSM_FFd3 (FF)
  Destination:          SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_RegionCount_0 (FF)
  Requirement:          12.500ns
  Data Path Delay:      11.910ns (Levels of Logic = 1)
  Clock Path Skew:      -0.041ns (0.349 - 0.390)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_80MHz rising at 12.500ns
  Clock Uncertainty:    0.260ns

  Clock Uncertainty:          0.260ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_State_FSM_FFd3 to SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_RegionCount_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y63.AQ      Tcko                  0.391   SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_State_FSM_FFd3
                                                       SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_State_FSM_FFd3
    SLICE_X11Y59.D4      net (fanout=190)      5.945   SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_State_FSM_FFd3
    SLICE_X11Y59.DMUX    Tilo                  0.313   SRIPartition_1/G1.Channel[2].SRIComPartition_1/_n1589_inv
                                                       SRIPartition_1/G1.Channel[2].SRIComPartition_1/_n1412_inv1
    SLICE_X36Y71.CE      net (fanout=10)       4.926   SRIPartition_1/G1.Channel[2].SRIComPartition_1/_n1412_inv1
    SLICE_X36Y71.CLK     Tceck                 0.335   SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_RegionCount<0>
                                                       SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_RegionCount_0
    -------------------------------------------------  ---------------------------
    Total                                     11.910ns (1.039ns logic, 10.871ns route)
                                                       (8.7% logic, 91.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.988ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_State_FSM_FFd4 (FF)
  Destination:          SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_RegionCount_0 (FF)
  Requirement:          12.500ns
  Data Path Delay:      10.214ns (Levels of Logic = 1)
  Clock Path Skew:      -0.038ns (0.349 - 0.387)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_80MHz rising at 12.500ns
  Clock Uncertainty:    0.260ns

  Clock Uncertainty:          0.260ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_State_FSM_FFd4 to SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_RegionCount_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y60.CQ      Tcko                  0.391   SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_State_FSM_FFd4
                                                       SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_State_FSM_FFd4
    SLICE_X11Y59.D1      net (fanout=47)       4.249   SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_State_FSM_FFd4
    SLICE_X11Y59.DMUX    Tilo                  0.313   SRIPartition_1/G1.Channel[2].SRIComPartition_1/_n1589_inv
                                                       SRIPartition_1/G1.Channel[2].SRIComPartition_1/_n1412_inv1
    SLICE_X36Y71.CE      net (fanout=10)       4.926   SRIPartition_1/G1.Channel[2].SRIComPartition_1/_n1412_inv1
    SLICE_X36Y71.CLK     Tceck                 0.335   SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_RegionCount<0>
                                                       SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_RegionCount_0
    -------------------------------------------------  ---------------------------
    Total                                     10.214ns (1.039ns logic, 9.175ns route)
                                                       (10.2% logic, 89.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.279ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_State_FSM_FFd1 (FF)
  Destination:          SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_RegionCount_0 (FF)
  Requirement:          12.500ns
  Data Path Delay:      9.934ns (Levels of Logic = 1)
  Clock Path Skew:      -0.027ns (0.349 - 0.376)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_80MHz rising at 12.500ns
  Clock Uncertainty:    0.260ns

  Clock Uncertainty:          0.260ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_State_FSM_FFd1 to SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_RegionCount_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y61.AQ      Tcko                  0.391   SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_State_FSM_FFd2
                                                       SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_State_FSM_FFd1
    SLICE_X11Y59.D5      net (fanout=37)       3.969   SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_State_FSM_FFd1
    SLICE_X11Y59.DMUX    Tilo                  0.313   SRIPartition_1/G1.Channel[2].SRIComPartition_1/_n1589_inv
                                                       SRIPartition_1/G1.Channel[2].SRIComPartition_1/_n1412_inv1
    SLICE_X36Y71.CE      net (fanout=10)       4.926   SRIPartition_1/G1.Channel[2].SRIComPartition_1/_n1412_inv1
    SLICE_X36Y71.CLK     Tceck                 0.335   SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_RegionCount<0>
                                                       SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_RegionCount_0
    -------------------------------------------------  ---------------------------
    Total                                      9.934ns (1.039ns logic, 8.895ns route)
                                                       (10.5% logic, 89.5% route)

--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/CRC_Modbus_1/m_State (SLICE_X7Y61.CE), 60 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.365ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/ModbusFuncManager_1/Modbus_SW_1/m_State_FSM_FFd2 (FF)
  Destination:          SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/CRC_Modbus_1/m_State (FF)
  Requirement:          12.500ns
  Data Path Delay:      11.831ns (Levels of Logic = 6)
  Clock Path Skew:      -0.044ns (0.508 - 0.552)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_80MHz rising at 12.500ns
  Clock Uncertainty:    0.260ns

  Clock Uncertainty:          0.260ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/ModbusFuncManager_1/Modbus_SW_1/m_State_FSM_FFd2 to SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/CRC_Modbus_1/m_State
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y65.AMUX     Tshcko                0.461   SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/ModbusFuncManager_1/Modbus_SW_1/m_State_FSM_FFd1
                                                       SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/ModbusFuncManager_1/Modbus_SW_1/m_State_FSM_FFd2
    SLICE_X3Y65.D3       net (fanout=2)        0.492   SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/ModbusFuncManager_1/Modbus_SW_1/m_State_FSM_FFd2
    SLICE_X3Y65.DMUX     Tilo                  0.313   SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/ModbusFuncManager_1/Modbus_SW_1/m_State_FSM_FFd1
                                                       SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/ModbusFuncManager_1/Modbus_SW_1/m_State_oFinished1
    SLICE_X3Y63.C5       net (fanout=2)        0.364   SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/ModbusFuncManager_1/oFinish_SW
    SLICE_X3Y63.C        Tilo                  0.259   SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/ModbusFuncManager_1/Modbus_WrMultiReg_1/m_WRState<1>
                                                       SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/ModbusFuncManager_1/oFinished
    SLICE_X25Y59.C5      net (fanout=10)       3.922   SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/m_FuncFinish
    SLICE_X25Y59.CMUX    Tilo                  0.313   SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<0>
                                                       SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/m_State_FSM_FFd2-In111
    SLICE_X25Y59.A6      net (fanout=5)        0.620   SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/m_State_FSM_FFd2-In11
    SLICE_X25Y59.A       Tilo                  0.259   SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<0>
                                                       SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/m_CRC_EN_m_CRC_ENRD_OR_555_o_SW0
    SLICE_X5Y64.C6       net (fanout=1)        3.116   N890
    SLICE_X5Y64.C        Tilo                  0.259   SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/CRC_Modbus_1/m_CRCData<7>
                                                       SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/m_CRC_EN_m_CRC_ENRD_OR_555_o
    SLICE_X7Y64.A5       net (fanout=3)        0.386   SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/m_CRC_EN_m_CRC_ENRD_OR_555_o
    SLICE_X7Y64.A        Tilo                  0.259   SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/CRC_Modbus_1/_n0063_inv
                                                       SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/CRC_Modbus_1/_n0063_inv11
    SLICE_X7Y61.CE       net (fanout=1)        0.468   SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/CRC_Modbus_1/_n0063_inv
    SLICE_X7Y61.CLK      Tceck                 0.340   SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/CRC_Modbus_1/m_State
                                                       SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/CRC_Modbus_1/m_State
    -------------------------------------------------  ---------------------------
    Total                                     11.831ns (2.463ns logic, 9.368ns route)
                                                       (20.8% logic, 79.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.483ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/ModbusFuncManager_1/Modbus_ReadWriteMulti_1/m_State_FSM_FFd2 (FF)
  Destination:          SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/CRC_Modbus_1/m_State (FF)
  Requirement:          12.500ns
  Data Path Delay:      11.747ns (Levels of Logic = 5)
  Clock Path Skew:      -0.010ns (0.154 - 0.164)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_80MHz rising at 12.500ns
  Clock Uncertainty:    0.260ns

  Clock Uncertainty:          0.260ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/ModbusFuncManager_1/Modbus_ReadWriteMulti_1/m_State_FSM_FFd2 to SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/CRC_Modbus_1/m_State
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y62.BQ       Tcko                  0.447   SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/ModbusFuncManager_1/Modbus_ReadWriteMulti_1/m_WRState_FSM_FFd4
                                                       SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/ModbusFuncManager_1/Modbus_ReadWriteMulti_1/m_State_FSM_FFd2
    SLICE_X3Y63.C2       net (fanout=23)       1.099   SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/ModbusFuncManager_1/Modbus_ReadWriteMulti_1/m_State_FSM_FFd2
    SLICE_X3Y63.C        Tilo                  0.259   SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/ModbusFuncManager_1/Modbus_WrMultiReg_1/m_WRState<1>
                                                       SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/ModbusFuncManager_1/oFinished
    SLICE_X25Y59.C5      net (fanout=10)       3.922   SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/m_FuncFinish
    SLICE_X25Y59.CMUX    Tilo                  0.313   SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<0>
                                                       SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/m_State_FSM_FFd2-In111
    SLICE_X25Y59.A6      net (fanout=5)        0.620   SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/m_State_FSM_FFd2-In11
    SLICE_X25Y59.A       Tilo                  0.259   SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<0>
                                                       SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/m_CRC_EN_m_CRC_ENRD_OR_555_o_SW0
    SLICE_X5Y64.C6       net (fanout=1)        3.116   N890
    SLICE_X5Y64.C        Tilo                  0.259   SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/CRC_Modbus_1/m_CRCData<7>
                                                       SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/m_CRC_EN_m_CRC_ENRD_OR_555_o
    SLICE_X7Y64.A5       net (fanout=3)        0.386   SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/m_CRC_EN_m_CRC_ENRD_OR_555_o
    SLICE_X7Y64.A        Tilo                  0.259   SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/CRC_Modbus_1/_n0063_inv
                                                       SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/CRC_Modbus_1/_n0063_inv11
    SLICE_X7Y61.CE       net (fanout=1)        0.468   SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/CRC_Modbus_1/_n0063_inv
    SLICE_X7Y61.CLK      Tceck                 0.340   SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/CRC_Modbus_1/m_State
                                                       SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/CRC_Modbus_1/m_State
    -------------------------------------------------  ---------------------------
    Total                                     11.747ns (2.136ns logic, 9.611ns route)
                                                       (18.2% logic, 81.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.524ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/ModbusFuncManager_1/Modbus_SW_1/m_State_FSM_FFd1 (FF)
  Destination:          SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/CRC_Modbus_1/m_State (FF)
  Requirement:          12.500ns
  Data Path Delay:      11.672ns (Levels of Logic = 6)
  Clock Path Skew:      -0.044ns (0.508 - 0.552)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_80MHz rising at 12.500ns
  Clock Uncertainty:    0.260ns

  Clock Uncertainty:          0.260ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/ModbusFuncManager_1/Modbus_SW_1/m_State_FSM_FFd1 to SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/CRC_Modbus_1/m_State
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y65.DQ       Tcko                  0.391   SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/ModbusFuncManager_1/Modbus_SW_1/m_State_FSM_FFd1
                                                       SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/ModbusFuncManager_1/Modbus_SW_1/m_State_FSM_FFd1
    SLICE_X3Y65.D4       net (fanout=2)        0.403   SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/ModbusFuncManager_1/Modbus_SW_1/m_State_FSM_FFd1
    SLICE_X3Y65.DMUX     Tilo                  0.313   SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/ModbusFuncManager_1/Modbus_SW_1/m_State_FSM_FFd1
                                                       SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/ModbusFuncManager_1/Modbus_SW_1/m_State_oFinished1
    SLICE_X3Y63.C5       net (fanout=2)        0.364   SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/ModbusFuncManager_1/oFinish_SW
    SLICE_X3Y63.C        Tilo                  0.259   SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/ModbusFuncManager_1/Modbus_WrMultiReg_1/m_WRState<1>
                                                       SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/ModbusFuncManager_1/oFinished
    SLICE_X25Y59.C5      net (fanout=10)       3.922   SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/m_FuncFinish
    SLICE_X25Y59.CMUX    Tilo                  0.313   SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<0>
                                                       SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/m_State_FSM_FFd2-In111
    SLICE_X25Y59.A6      net (fanout=5)        0.620   SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/m_State_FSM_FFd2-In11
    SLICE_X25Y59.A       Tilo                  0.259   SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<0>
                                                       SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/m_CRC_EN_m_CRC_ENRD_OR_555_o_SW0
    SLICE_X5Y64.C6       net (fanout=1)        3.116   N890
    SLICE_X5Y64.C        Tilo                  0.259   SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/CRC_Modbus_1/m_CRCData<7>
                                                       SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/m_CRC_EN_m_CRC_ENRD_OR_555_o
    SLICE_X7Y64.A5       net (fanout=3)        0.386   SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/m_CRC_EN_m_CRC_ENRD_OR_555_o
    SLICE_X7Y64.A        Tilo                  0.259   SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/CRC_Modbus_1/_n0063_inv
                                                       SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/CRC_Modbus_1/_n0063_inv11
    SLICE_X7Y61.CE       net (fanout=1)        0.468   SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/CRC_Modbus_1/_n0063_inv
    SLICE_X7Y61.CLK      Tceck                 0.340   SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/CRC_Modbus_1/m_State
                                                       SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/CRC_Modbus_1/m_State
    -------------------------------------------------  ---------------------------
    Total                                     11.672ns (2.393ns logic, 9.279ns route)
                                                       (20.5% logic, 79.5% route)

--------------------------------------------------------------------------------

Hold Paths: TS_CLK_80MHz = PERIOD TIMEGRP "CLK_80MHz" TS_g_clk / 2 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[1].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_2/bram18_tdp_stan.ram16bwe_tdp (RAMB16_X1Y14.WEA2), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.364ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SRIPartition_1/G1.Channel[1].SRIComPartition_1/LocalBusBridgesSRICom_1/m_WEA2_2 (FF)
  Destination:          SRIPartition_1/G1.Channel[1].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_2/bram18_tdp_stan.ram16bwe_tdp (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.350ns (Levels of Logic = 0)
  Clock Path Skew:      -0.014ns (0.181 - 0.195)
  Source Clock:         BUFG_CLK_80MHz rising at 12.500ns
  Destination Clock:    BUFG_CLK_80MHz rising at 12.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SRIPartition_1/G1.Channel[1].SRIComPartition_1/LocalBusBridgesSRICom_1/m_WEA2_2 to SRIPartition_1/G1.Channel[1].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_2/bram18_tdp_stan.ram16bwe_tdp
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y30.AMUX    Tshcko                0.238   SRIPartition_1/G1.Channel[1].SRIComPartition_1/LocalBusBridgesSRICom_1/m_WEA2<0>
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/LocalBusBridgesSRICom_1/m_WEA2_2
    RAMB16_X1Y14.WEA2    net (fanout=3)        0.165   SRIPartition_1/G1.Channel[1].SRIComPartition_1/LocalBusBridgesSRICom_1/m_WEA2<2>
    RAMB16_X1Y14.CLKA    Trckc_WEA   (-Th)     0.053   SRIPartition_1/G1.Channel[1].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_2/bram18_tdp_stan.ram16bwe_tdp
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_2/bram18_tdp_stan.ram16bwe_tdp
    -------------------------------------------------  ---------------------------
    Total                                      0.350ns (0.185ns logic, 0.165ns route)
                                                       (52.9% logic, 47.1% route)

--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[1].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_2/bram18_tdp_stan.ram16bwe_tdp (RAMB16_X1Y14.WEB3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.365ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB2_3 (FF)
  Destination:          SRIPartition_1/G1.Channel[1].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_2/bram18_tdp_stan.ram16bwe_tdp (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.407ns (Levels of Logic = 0)
  Clock Path Skew:      0.042ns (0.181 - 0.139)
  Source Clock:         BUFG_CLK_80MHz rising at 12.500ns
  Destination Clock:    BUFG_CLK_80MHz rising at 12.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB2_3 to SRIPartition_1/G1.Channel[1].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_2/bram18_tdp_stan.ram16bwe_tdp
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y28.BQ      Tcko                  0.198   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB2<0>
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB2_3
    RAMB16_X1Y14.WEB3    net (fanout=2)        0.262   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB2<3>
    RAMB16_X1Y14.CLKB    Trckc_WEB   (-Th)     0.053   SRIPartition_1/G1.Channel[1].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_2/bram18_tdp_stan.ram16bwe_tdp
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_2/bram18_tdp_stan.ram16bwe_tdp
    -------------------------------------------------  ---------------------------
    Total                                      0.407ns (0.145ns logic, 0.262ns route)
                                                       (35.6% logic, 64.4% route)

--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/Filter_iBitData/m_stack_7 (SLICE_X4Y50.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.384ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/Filter_iBitData/m_stack_6 (FF)
  Destination:          SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/Filter_iBitData/m_stack_7 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.384ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         BUFG_CLK_80MHz rising at 12.500ns
  Destination Clock:    BUFG_CLK_80MHz rising at 12.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/Filter_iBitData/m_stack_6 to SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/Filter_iBitData/m_stack_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y50.CQ       Tcko                  0.200   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/Filter_iBitData/m_stack<7>
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/Filter_iBitData/m_stack_6
    SLICE_X4Y50.DX       net (fanout=3)        0.136   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/Filter_iBitData/m_stack<6>
    SLICE_X4Y50.CLK      Tckdi       (-Th)    -0.048   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/Filter_iBitData/m_stack<7>
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/Filter_iBitData/m_stack_7
    -------------------------------------------------  ---------------------------
    Total                                      0.384ns (0.248ns logic, 0.136ns route)
                                                       (64.6% logic, 35.4% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_CLK_80MHz = PERIOD TIMEGRP "CLK_80MHz" TS_g_clk / 2 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 9.376ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA)
  Physical resource: SRIPartition_1/G1.Channel[2].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_1/bram18_tdp_stan.ram16bwe_tdp/CLKA
  Logical resource: SRIPartition_1/G1.Channel[2].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_1/bram18_tdp_stan.ram16bwe_tdp/CLKA
  Location pin: RAMB16_X1Y22.CLKA
  Clock network: BUFG_CLK_80MHz
--------------------------------------------------------------------------------
Slack: 9.376ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB)
  Physical resource: SRIPartition_1/G1.Channel[2].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_1/bram18_tdp_stan.ram16bwe_tdp/CLKB
  Logical resource: SRIPartition_1/G1.Channel[2].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_1/bram18_tdp_stan.ram16bwe_tdp/CLKB
  Location pin: RAMB16_X1Y22.CLKB
  Clock network: BUFG_CLK_80MHz
--------------------------------------------------------------------------------
Slack: 9.376ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA)
  Physical resource: SRIPartition_1/G1.Channel[1].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_1/bram18_tdp_stan.ram16bwe_tdp/CLKA
  Logical resource: SRIPartition_1/G1.Channel[1].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_1/bram18_tdp_stan.ram16bwe_tdp/CLKA
  Location pin: RAMB16_X1Y20.CLKA
  Clock network: BUFG_CLK_80MHz
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_SRIPartition_1G1Channel2SRIComPartition_1m_WEB1_0_LDC 
= MAXDELAY TO         TIMEGRP 
"TO_SRIPartition_1G1Channel2SRIComPartition_1m_WEB1_0_LDC"         TS_CLK_80MHz 
DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   5.652ns.
--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_WEB1_0_LDC (SLICE_X24Y58.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    6.848ns (requirement - (data path - clock path skew + uncertainty))
  Source:               startup_reset (FF)
  Destination:          SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_WEB1_0_LDC (LATCH)
  Requirement:          12.500ns
  Data Path Delay:      5.652ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Destination Clock:    SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_705_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: startup_reset to SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_WEB1_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y62.AQ      Tcko                  0.391   startup_reset
                                                       startup_reset
    SLICE_X25Y62.B2      net (fanout=1194)     3.653   startup_reset
    SLICE_X25Y62.B       Tilo                  0.259   SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<1>
                                                       SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_706_o1
    SLICE_X24Y58.SR      net (fanout=2)        1.156   SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_706_o
    SLICE_X24Y58.CLK     Trck                  0.193   SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_WEB1_0_LDC
                                                       SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_WEB1_0_LDC
    -------------------------------------------------  ---------------------------
    Total                                      5.652ns (0.843ns logic, 4.809ns route)
                                                       (14.9% logic, 85.1% route)

--------------------------------------------------------------------------------
Slack (setup paths):    9.401ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0 (FF)
  Destination:          SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_WEB1_0_LDC (LATCH)
  Requirement:          12.500ns
  Data Path Delay:      3.099ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Destination Clock:    SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_705_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0 to SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_WEB1_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y59.BQ      Tcko                  0.391   SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<0>
                                                       SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0
    SLICE_X25Y62.B3      net (fanout=2)        1.100   SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<0>
    SLICE_X25Y62.B       Tilo                  0.259   SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<1>
                                                       SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_706_o1
    SLICE_X24Y58.SR      net (fanout=2)        1.156   SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_706_o
    SLICE_X24Y58.CLK     Trck                  0.193   SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_WEB1_0_LDC
                                                       SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_WEB1_0_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.099ns (0.843ns logic, 2.256ns route)
                                                       (27.2% logic, 72.8% route)

--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_WEB1_0_LDC (SLICE_X24Y58.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  7.504ns (requirement - data path)
  Source:               startup_reset (FF)
  Destination:          SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_WEB1_0_LDC (LATCH)
  Requirement:          12.500ns
  Data Path Delay:      4.996ns (Levels of Logic = 1)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns

  Maximum Data Path at Slow Process Corner: startup_reset to SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_WEB1_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y62.AQ      Tcko                  0.391   startup_reset
                                                       startup_reset
    SLICE_X25Y62.B2      net (fanout=1194)     3.653   startup_reset
    SLICE_X25Y62.BMUX    Tilo                  0.313   SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<1>
                                                       SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_705_o1
    SLICE_X24Y58.CLK     net (fanout=2)        0.639   SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_705_o
    -------------------------------------------------  ---------------------------
    Total                                      4.996ns (0.704ns logic, 4.292ns route)
                                                       (14.1% logic, 85.9% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  10.057ns (requirement - data path)
  Source:               SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0 (FF)
  Destination:          SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_WEB1_0_LDC (LATCH)
  Requirement:          12.500ns
  Data Path Delay:      2.443ns (Levels of Logic = 1)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns

  Maximum Data Path at Slow Process Corner: SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0 to SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_WEB1_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y59.BQ      Tcko                  0.391   SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<0>
                                                       SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0
    SLICE_X25Y62.B3      net (fanout=2)        1.100   SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<0>
    SLICE_X25Y62.BMUX    Tilo                  0.313   SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<1>
                                                       SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_705_o1
    SLICE_X24Y58.CLK     net (fanout=2)        0.639   SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_705_o
    -------------------------------------------------  ---------------------------
    Total                                      2.443ns (0.704ns logic, 1.739ns route)
                                                       (28.8% logic, 71.2% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_SRIPartition_1G1Channel2SRIComPartition_1m_WEB1_0_LDC = MAXDELAY TO         TIMEGRP "TO_SRIPartition_1G1Channel2SRIComPartition_1m_WEB1_0_LDC"         TS_CLK_80MHz DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_WEB1_0_LDC (SLICE_X24Y58.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.701ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0 (FF)
  Destination:          SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_WEB1_0_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.701ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Destination Clock:    SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_705_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0 to SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_WEB1_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y59.BQ      Tcko                  0.198   SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<0>
                                                       SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0
    SLICE_X25Y62.B3      net (fanout=2)        0.640   SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<0>
    SLICE_X25Y62.B       Tilo                  0.156   SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<1>
                                                       SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_706_o1
    SLICE_X24Y58.SR      net (fanout=2)        0.624   SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_706_o
    SLICE_X24Y58.CLK     Tremck      (-Th)    -0.083   SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_WEB1_0_LDC
                                                       SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_WEB1_0_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.701ns (0.437ns logic, 1.264ns route)
                                                       (25.7% logic, 74.3% route)
--------------------------------------------------------------------------------
Slack (hold path):      3.420ns (requirement - (clock path skew + uncertainty - data path))
  Source:               startup_reset (FF)
  Destination:          SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_WEB1_0_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      3.420ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Destination Clock:    SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_705_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: startup_reset to SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_WEB1_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y62.AQ      Tcko                  0.198   startup_reset
                                                       startup_reset
    SLICE_X25Y62.B2      net (fanout=1194)     2.359   startup_reset
    SLICE_X25Y62.B       Tilo                  0.156   SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<1>
                                                       SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_706_o1
    SLICE_X24Y58.SR      net (fanout=2)        0.624   SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_706_o
    SLICE_X24Y58.CLK     Tremck      (-Th)    -0.083   SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_WEB1_0_LDC
                                                       SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_WEB1_0_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.420ns (0.437ns logic, 2.983ns route)
                                                       (12.8% logic, 87.2% route)
--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_WEB1_0_LDC (SLICE_X24Y58.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.370ns (data path)
  Source:               SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0 (FF)
  Destination:          SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_WEB1_0_LDC (LATCH)
  Data Path Delay:      1.370ns (Levels of Logic = 1)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns

  Minimum Data Path at Fast Process Corner: SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0 to SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_WEB1_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y59.BQ      Tcko                  0.198   SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<0>
                                                       SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0
    SLICE_X25Y62.B3      net (fanout=2)        0.640   SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<0>
    SLICE_X25Y62.BMUX    Tilo                  0.203   SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<1>
                                                       SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_705_o1
    SLICE_X24Y58.CLK     net (fanout=2)        0.329   SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_705_o
    -------------------------------------------------  ---------------------------
    Total                                      1.370ns (0.401ns logic, 0.969ns route)
                                                       (29.3% logic, 70.7% route)
--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_WEB1_0_LDC (SLICE_X24Y58.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   3.089ns (data path)
  Source:               startup_reset (FF)
  Destination:          SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_WEB1_0_LDC (LATCH)
  Data Path Delay:      3.089ns (Levels of Logic = 1)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns

  Minimum Data Path at Fast Process Corner: startup_reset to SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_WEB1_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y62.AQ      Tcko                  0.198   startup_reset
                                                       startup_reset
    SLICE_X25Y62.B2      net (fanout=1194)     2.359   startup_reset
    SLICE_X25Y62.BMUX    Tilo                  0.203   SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<1>
                                                       SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_705_o1
    SLICE_X24Y58.CLK     net (fanout=2)        0.329   SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_705_o
    -------------------------------------------------  ---------------------------
    Total                                      3.089ns (0.401ns logic, 2.688ns route)
                                                       (13.0% logic, 87.0% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_SRIPartition_1G1Channel2SRIComPartition_1m_WEB1_1_LDC 
= MAXDELAY TO         TIMEGRP 
"TO_SRIPartition_1G1Channel2SRIComPartition_1m_WEB1_1_LDC"         TS_CLK_80MHz 
DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   5.594ns.
--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_WEB1_1_LDC (SLICE_X28Y64.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  6.906ns (requirement - data path)
  Source:               startup_reset (FF)
  Destination:          SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_WEB1_1_LDC (LATCH)
  Requirement:          12.500ns
  Data Path Delay:      5.594ns (Levels of Logic = 1)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns

  Maximum Data Path at Slow Process Corner: startup_reset to SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_WEB1_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y62.AQ      Tcko                  0.391   startup_reset
                                                       startup_reset
    SLICE_X31Y64.A5      net (fanout=1194)     3.813   startup_reset
    SLICE_X31Y64.AMUX    Tilo                  0.313   SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_704_o
                                                       SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_703_o1
    SLICE_X28Y64.CLK     net (fanout=2)        1.077   SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_703_o
    -------------------------------------------------  ---------------------------
    Total                                      5.594ns (0.704ns logic, 4.890ns route)
                                                       (12.6% logic, 87.4% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  9.597ns (requirement - data path)
  Source:               SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1 (FF)
  Destination:          SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_WEB1_1_LDC (LATCH)
  Requirement:          12.500ns
  Data Path Delay:      2.903ns (Levels of Logic = 1)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns

  Maximum Data Path at Slow Process Corner: SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1 to SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_WEB1_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y62.DQ      Tcko                  0.391   SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<1>
                                                       SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1
    SLICE_X31Y64.A4      net (fanout=2)        1.122   SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<1>
    SLICE_X31Y64.AMUX    Tilo                  0.313   SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_704_o
                                                       SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_703_o1
    SLICE_X28Y64.CLK     net (fanout=2)        1.077   SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_703_o
    -------------------------------------------------  ---------------------------
    Total                                      2.903ns (0.704ns logic, 2.199ns route)
                                                       (24.3% logic, 75.7% route)

--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_WEB1_1_LDC (SLICE_X28Y64.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    7.147ns (requirement - (data path - clock path skew + uncertainty))
  Source:               startup_reset (FF)
  Destination:          SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_WEB1_1_LDC (LATCH)
  Requirement:          12.500ns
  Data Path Delay:      5.353ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Destination Clock:    SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_703_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: startup_reset to SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_WEB1_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y62.AQ      Tcko                  0.391   startup_reset
                                                       startup_reset
    SLICE_X31Y64.A5      net (fanout=1194)     3.813   startup_reset
    SLICE_X31Y64.A       Tilo                  0.259   SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_704_o
                                                       SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_704_o1
    SLICE_X28Y64.SR      net (fanout=2)        0.697   SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_704_o
    SLICE_X28Y64.CLK     Trck                  0.193   SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_WEB1_1_LDC
                                                       SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_WEB1_1_LDC
    -------------------------------------------------  ---------------------------
    Total                                      5.353ns (0.843ns logic, 4.510ns route)
                                                       (15.7% logic, 84.3% route)

--------------------------------------------------------------------------------
Slack (setup paths):    9.838ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1 (FF)
  Destination:          SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_WEB1_1_LDC (LATCH)
  Requirement:          12.500ns
  Data Path Delay:      2.662ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Destination Clock:    SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_703_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1 to SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_WEB1_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y62.DQ      Tcko                  0.391   SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<1>
                                                       SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1
    SLICE_X31Y64.A4      net (fanout=2)        1.122   SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<1>
    SLICE_X31Y64.A       Tilo                  0.259   SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_704_o
                                                       SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_704_o1
    SLICE_X28Y64.SR      net (fanout=2)        0.697   SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_704_o
    SLICE_X28Y64.CLK     Trck                  0.193   SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_WEB1_1_LDC
                                                       SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_WEB1_1_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.662ns (0.843ns logic, 1.819ns route)
                                                       (31.7% logic, 68.3% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_SRIPartition_1G1Channel2SRIComPartition_1m_WEB1_1_LDC = MAXDELAY TO         TIMEGRP "TO_SRIPartition_1G1Channel2SRIComPartition_1m_WEB1_1_LDC"         TS_CLK_80MHz DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_WEB1_1_LDC (SLICE_X28Y64.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.633ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1 (FF)
  Destination:          SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_WEB1_1_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.633ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Destination Clock:    SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_703_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1 to SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_WEB1_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y62.DQ      Tcko                  0.198   SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<1>
                                                       SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1
    SLICE_X31Y64.A4      net (fanout=2)        0.723   SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<1>
    SLICE_X31Y64.A       Tilo                  0.156   SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_704_o
                                                       SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_704_o1
    SLICE_X28Y64.SR      net (fanout=2)        0.473   SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_704_o
    SLICE_X28Y64.CLK     Tremck      (-Th)    -0.083   SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_WEB1_1_LDC
                                                       SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_WEB1_1_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.633ns (0.437ns logic, 1.196ns route)
                                                       (26.8% logic, 73.2% route)
--------------------------------------------------------------------------------
Slack (hold path):      3.364ns (requirement - (clock path skew + uncertainty - data path))
  Source:               startup_reset (FF)
  Destination:          SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_WEB1_1_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      3.364ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Destination Clock:    SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_703_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: startup_reset to SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_WEB1_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y62.AQ      Tcko                  0.198   startup_reset
                                                       startup_reset
    SLICE_X31Y64.A5      net (fanout=1194)     2.454   startup_reset
    SLICE_X31Y64.A       Tilo                  0.156   SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_704_o
                                                       SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_704_o1
    SLICE_X28Y64.SR      net (fanout=2)        0.473   SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_704_o
    SLICE_X28Y64.CLK     Tremck      (-Th)    -0.083   SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_WEB1_1_LDC
                                                       SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_WEB1_1_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.364ns (0.437ns logic, 2.927ns route)
                                                       (13.0% logic, 87.0% route)
--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_WEB1_1_LDC (SLICE_X28Y64.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.827ns (data path)
  Source:               SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1 (FF)
  Destination:          SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_WEB1_1_LDC (LATCH)
  Data Path Delay:      1.827ns (Levels of Logic = 1)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns

  Minimum Data Path at Fast Process Corner: SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1 to SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_WEB1_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y62.DQ      Tcko                  0.198   SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<1>
                                                       SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1
    SLICE_X31Y64.A4      net (fanout=2)        0.723   SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<1>
    SLICE_X31Y64.AMUX    Tilo                  0.203   SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_704_o
                                                       SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_703_o1
    SLICE_X28Y64.CLK     net (fanout=2)        0.703   SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_703_o
    -------------------------------------------------  ---------------------------
    Total                                      1.827ns (0.401ns logic, 1.426ns route)
                                                       (21.9% logic, 78.1% route)
--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_WEB1_1_LDC (SLICE_X28Y64.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   3.558ns (data path)
  Source:               startup_reset (FF)
  Destination:          SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_WEB1_1_LDC (LATCH)
  Data Path Delay:      3.558ns (Levels of Logic = 1)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns

  Minimum Data Path at Fast Process Corner: startup_reset to SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_WEB1_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y62.AQ      Tcko                  0.198   startup_reset
                                                       startup_reset
    SLICE_X31Y64.A5      net (fanout=1194)     2.454   startup_reset
    SLICE_X31Y64.AMUX    Tilo                  0.203   SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_704_o
                                                       SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_703_o1
    SLICE_X28Y64.CLK     net (fanout=2)        0.703   SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_703_o
    -------------------------------------------------  ---------------------------
    Total                                      3.558ns (0.401ns logic, 3.157ns route)
                                                       (11.3% logic, 88.7% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_SRIPartition_1G1Channel1SRIComPartition_1m_WEB1_0_LDC 
= MAXDELAY TO         TIMEGRP 
"TO_SRIPartition_1G1Channel1SRIComPartition_1m_WEB1_0_LDC"         TS_CLK_80MHz 
DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   3.660ns.
--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC (SLICE_X11Y42.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    8.840ns (requirement - (data path - clock path skew + uncertainty))
  Source:               startup_reset (FF)
  Destination:          SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC (LATCH)
  Requirement:          12.500ns
  Data Path Delay:      3.660ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Destination Clock:    SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_705_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: startup_reset to SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y62.AQ      Tcko                  0.391   startup_reset
                                                       startup_reset
    SLICE_X9Y42.D5       net (fanout=1194)     2.235   startup_reset
    SLICE_X9Y42.D        Tilo                  0.259   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_706_o
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_706_o1
    SLICE_X11Y42.SR      net (fanout=2)        0.495   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_706_o
    SLICE_X11Y42.CLK     Trck                  0.280   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.660ns (0.930ns logic, 2.730ns route)
                                                       (25.4% logic, 74.6% route)

--------------------------------------------------------------------------------
Slack (setup paths):    10.656ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0 (FF)
  Destination:          SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC (LATCH)
  Requirement:          12.500ns
  Data Path Delay:      1.844ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Destination Clock:    SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_705_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0 to SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y43.BQ       Tcko                  0.408   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<1>
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0
    SLICE_X9Y42.D4       net (fanout=2)        0.402   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<0>
    SLICE_X9Y42.D        Tilo                  0.259   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_706_o
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_706_o1
    SLICE_X11Y42.SR      net (fanout=2)        0.495   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_706_o
    SLICE_X11Y42.CLK     Trck                  0.280   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.844ns (0.947ns logic, 0.897ns route)
                                                       (51.4% logic, 48.6% route)

--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC (SLICE_X11Y42.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  9.065ns (requirement - data path)
  Source:               startup_reset (FF)
  Destination:          SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC (LATCH)
  Requirement:          12.500ns
  Data Path Delay:      3.435ns (Levels of Logic = 1)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns

  Maximum Data Path at Slow Process Corner: startup_reset to SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y62.AQ      Tcko                  0.391   startup_reset
                                                       startup_reset
    SLICE_X9Y42.D5       net (fanout=1194)     2.235   startup_reset
    SLICE_X9Y42.DMUX     Tilo                  0.313   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_706_o
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_705_o1
    SLICE_X11Y42.CLK     net (fanout=2)        0.496   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_705_o
    -------------------------------------------------  ---------------------------
    Total                                      3.435ns (0.704ns logic, 2.731ns route)
                                                       (20.5% logic, 79.5% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  10.881ns (requirement - data path)
  Source:               SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0 (FF)
  Destination:          SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC (LATCH)
  Requirement:          12.500ns
  Data Path Delay:      1.619ns (Levels of Logic = 1)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns

  Maximum Data Path at Slow Process Corner: SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0 to SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y43.BQ       Tcko                  0.408   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<1>
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0
    SLICE_X9Y42.D4       net (fanout=2)        0.402   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<0>
    SLICE_X9Y42.DMUX     Tilo                  0.313   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_706_o
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_705_o1
    SLICE_X11Y42.CLK     net (fanout=2)        0.496   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_705_o
    -------------------------------------------------  ---------------------------
    Total                                      1.619ns (0.721ns logic, 0.898ns route)
                                                       (44.5% logic, 55.5% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_SRIPartition_1G1Channel1SRIComPartition_1m_WEB1_0_LDC = MAXDELAY TO         TIMEGRP "TO_SRIPartition_1G1Channel1SRIComPartition_1m_WEB1_0_LDC"         TS_CLK_80MHz DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC (SLICE_X11Y42.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.989ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0 (FF)
  Destination:          SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      0.989ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Destination Clock:    SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_705_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0 to SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y43.BQ       Tcko                  0.200   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<1>
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0
    SLICE_X9Y42.D4       net (fanout=2)        0.207   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<0>
    SLICE_X9Y42.D        Tilo                  0.156   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_706_o
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_706_o1
    SLICE_X11Y42.SR      net (fanout=2)        0.271   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_706_o
    SLICE_X11Y42.CLK     Tremck      (-Th)    -0.155   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC
    -------------------------------------------------  ---------------------------
    Total                                      0.989ns (0.511ns logic, 0.478ns route)
                                                       (51.7% logic, 48.3% route)
--------------------------------------------------------------------------------
Slack (hold path):      2.105ns (requirement - (clock path skew + uncertainty - data path))
  Source:               startup_reset (FF)
  Destination:          SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      2.105ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Destination Clock:    SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_705_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: startup_reset to SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y62.AQ      Tcko                  0.198   startup_reset
                                                       startup_reset
    SLICE_X9Y42.D5       net (fanout=1194)     1.325   startup_reset
    SLICE_X9Y42.D        Tilo                  0.156   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_706_o
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_706_o1
    SLICE_X11Y42.SR      net (fanout=2)        0.271   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_706_o
    SLICE_X11Y42.CLK     Tremck      (-Th)    -0.155   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.105ns (0.509ns logic, 1.596ns route)
                                                       (24.2% logic, 75.8% route)
--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC (SLICE_X11Y42.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   0.884ns (data path)
  Source:               SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0 (FF)
  Destination:          SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC (LATCH)
  Data Path Delay:      0.884ns (Levels of Logic = 1)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns

  Minimum Data Path at Fast Process Corner: SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0 to SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y43.BQ       Tcko                  0.200   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<1>
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0
    SLICE_X9Y42.D4       net (fanout=2)        0.207   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<0>
    SLICE_X9Y42.DMUX     Tilo                  0.203   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_706_o
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_705_o1
    SLICE_X11Y42.CLK     net (fanout=2)        0.274   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_705_o
    -------------------------------------------------  ---------------------------
    Total                                      0.884ns (0.403ns logic, 0.481ns route)
                                                       (45.6% logic, 54.4% route)
--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC (SLICE_X11Y42.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.000ns (data path)
  Source:               startup_reset (FF)
  Destination:          SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC (LATCH)
  Data Path Delay:      2.000ns (Levels of Logic = 1)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns

  Minimum Data Path at Fast Process Corner: startup_reset to SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y62.AQ      Tcko                  0.198   startup_reset
                                                       startup_reset
    SLICE_X9Y42.D5       net (fanout=1194)     1.325   startup_reset
    SLICE_X9Y42.DMUX     Tilo                  0.203   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_706_o
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_705_o1
    SLICE_X11Y42.CLK     net (fanout=2)        0.274   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_705_o
    -------------------------------------------------  ---------------------------
    Total                                      2.000ns (0.401ns logic, 1.599ns route)
                                                       (20.1% logic, 80.0% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_SRIPartition_1G1Channel1SRIComPartition_1m_WEB1_1_LDC 
= MAXDELAY TO         TIMEGRP 
"TO_SRIPartition_1G1Channel1SRIComPartition_1m_WEB1_1_LDC"         TS_CLK_80MHz 
DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   4.156ns.
--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC (SLICE_X7Y40.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    8.344ns (requirement - (data path - clock path skew + uncertainty))
  Source:               startup_reset (FF)
  Destination:          SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC (LATCH)
  Requirement:          12.500ns
  Data Path Delay:      4.156ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Destination Clock:    SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_703_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: startup_reset to SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y62.AQ      Tcko                  0.391   startup_reset
                                                       startup_reset
    SLICE_X7Y40.A3       net (fanout=1194)     2.752   startup_reset
    SLICE_X7Y40.A        Tilo                  0.259   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_704_o1
    SLICE_X7Y40.SR       net (fanout=2)        0.474   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_704_o
    SLICE_X7Y40.CLK      Trck                  0.280   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.156ns (0.930ns logic, 3.226ns route)
                                                       (22.4% logic, 77.6% route)

--------------------------------------------------------------------------------
Slack (setup paths):    10.444ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1 (FF)
  Destination:          SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC (LATCH)
  Requirement:          12.500ns
  Data Path Delay:      2.056ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Destination Clock:    SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_703_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1 to SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y43.DQ       Tcko                  0.408   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<1>
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1
    SLICE_X7Y40.A5       net (fanout=2)        0.635   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<1>
    SLICE_X7Y40.A        Tilo                  0.259   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_704_o1
    SLICE_X7Y40.SR       net (fanout=2)        0.474   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_704_o
    SLICE_X7Y40.CLK      Trck                  0.280   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.056ns (0.947ns logic, 1.109ns route)
                                                       (46.1% logic, 53.9% route)

--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC (SLICE_X7Y40.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  8.734ns (requirement - data path)
  Source:               startup_reset (FF)
  Destination:          SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC (LATCH)
  Requirement:          12.500ns
  Data Path Delay:      3.766ns (Levels of Logic = 1)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns

  Maximum Data Path at Slow Process Corner: startup_reset to SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y62.AQ      Tcko                  0.391   startup_reset
                                                       startup_reset
    SLICE_X7Y40.A3       net (fanout=1194)     2.752   startup_reset
    SLICE_X7Y40.AMUX     Tilo                  0.313   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_703_o1
    SLICE_X7Y40.CLK      net (fanout=2)        0.310   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_703_o
    -------------------------------------------------  ---------------------------
    Total                                      3.766ns (0.704ns logic, 3.062ns route)
                                                       (18.7% logic, 81.3% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  10.834ns (requirement - data path)
  Source:               SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1 (FF)
  Destination:          SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC (LATCH)
  Requirement:          12.500ns
  Data Path Delay:      1.666ns (Levels of Logic = 1)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns

  Maximum Data Path at Slow Process Corner: SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1 to SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y43.DQ       Tcko                  0.408   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<1>
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1
    SLICE_X7Y40.A5       net (fanout=2)        0.635   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<1>
    SLICE_X7Y40.AMUX     Tilo                  0.313   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_703_o1
    SLICE_X7Y40.CLK      net (fanout=2)        0.310   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_703_o
    -------------------------------------------------  ---------------------------
    Total                                      1.666ns (0.721ns logic, 0.945ns route)
                                                       (43.3% logic, 56.7% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_SRIPartition_1G1Channel1SRIComPartition_1m_WEB1_1_LDC = MAXDELAY TO         TIMEGRP "TO_SRIPartition_1G1Channel1SRIComPartition_1m_WEB1_1_LDC"         TS_CLK_80MHz DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC (SLICE_X7Y40.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.155ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1 (FF)
  Destination:          SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.155ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Destination Clock:    SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_703_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1 to SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y43.DQ       Tcko                  0.200   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<1>
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1
    SLICE_X7Y40.A5       net (fanout=2)        0.353   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<1>
    SLICE_X7Y40.A        Tilo                  0.156   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_704_o1
    SLICE_X7Y40.SR       net (fanout=2)        0.291   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_704_o
    SLICE_X7Y40.CLK      Tremck      (-Th)    -0.155   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.155ns (0.511ns logic, 0.644ns route)
                                                       (44.2% logic, 55.8% route)
--------------------------------------------------------------------------------
Slack (hold path):      2.498ns (requirement - (clock path skew + uncertainty - data path))
  Source:               startup_reset (FF)
  Destination:          SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      2.498ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Destination Clock:    SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_703_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: startup_reset to SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y62.AQ      Tcko                  0.198   startup_reset
                                                       startup_reset
    SLICE_X7Y40.A3       net (fanout=1194)     1.698   startup_reset
    SLICE_X7Y40.A        Tilo                  0.156   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_704_o1
    SLICE_X7Y40.SR       net (fanout=2)        0.291   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_704_o
    SLICE_X7Y40.CLK      Tremck      (-Th)    -0.155   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.498ns (0.509ns logic, 1.989ns route)
                                                       (20.4% logic, 79.6% route)
--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC (SLICE_X7Y40.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   0.923ns (data path)
  Source:               SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1 (FF)
  Destination:          SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC (LATCH)
  Data Path Delay:      0.923ns (Levels of Logic = 1)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns

  Minimum Data Path at Fast Process Corner: SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1 to SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y43.DQ       Tcko                  0.200   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<1>
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1
    SLICE_X7Y40.A5       net (fanout=2)        0.353   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<1>
    SLICE_X7Y40.AMUX     Tilo                  0.203   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_703_o1
    SLICE_X7Y40.CLK      net (fanout=2)        0.167   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_703_o
    -------------------------------------------------  ---------------------------
    Total                                      0.923ns (0.403ns logic, 0.520ns route)
                                                       (43.7% logic, 56.3% route)
--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC (SLICE_X7Y40.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.266ns (data path)
  Source:               startup_reset (FF)
  Destination:          SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC (LATCH)
  Data Path Delay:      2.266ns (Levels of Logic = 1)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns

  Minimum Data Path at Fast Process Corner: startup_reset to SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y62.AQ      Tcko                  0.198   startup_reset
                                                       startup_reset
    SLICE_X7Y40.A3       net (fanout=1194)     1.698   startup_reset
    SLICE_X7Y40.AMUX     Tilo                  0.203   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_703_o1
    SLICE_X7Y40.CLK      net (fanout=2)        0.167   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_703_o
    -------------------------------------------------  ---------------------------
    Total                                      2.266ns (0.401ns logic, 1.865ns route)
                                                       (17.7% logic, 82.3% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_SRIPartition_1G1Channel0SRIComPartition_1m_WEB1_0_LDC 
= MAXDELAY TO         TIMEGRP 
"TO_SRIPartition_1G1Channel0SRIComPartition_1m_WEB1_0_LDC"         TS_CLK_80MHz 
DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   5.528ns.
--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC (SLICE_X11Y24.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  6.972ns (requirement - data path)
  Source:               startup_reset (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC (LATCH)
  Requirement:          12.500ns
  Data Path Delay:      5.528ns (Levels of Logic = 1)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns

  Maximum Data Path at Slow Process Corner: startup_reset to SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y62.AQ      Tcko                  0.391   startup_reset
                                                       startup_reset
    SLICE_X13Y23.B4      net (fanout=1194)     3.975   startup_reset
    SLICE_X13Y23.BMUX    Tilo                  0.313   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_P_0
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_705_o1
    SLICE_X11Y24.CLK     net (fanout=2)        0.849   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_705_o
    -------------------------------------------------  ---------------------------
    Total                                      5.528ns (0.704ns logic, 4.824ns route)
                                                       (12.7% logic, 87.3% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  10.274ns (requirement - data path)
  Source:               SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0 (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC (LATCH)
  Requirement:          12.500ns
  Data Path Delay:      2.226ns (Levels of Logic = 1)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns

  Maximum Data Path at Slow Process Corner: SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0 to SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y19.BQ       Tcko                  0.408   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<1>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0
    SLICE_X13Y23.B5      net (fanout=2)        0.656   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<0>
    SLICE_X13Y23.BMUX    Tilo                  0.313   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_P_0
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_705_o1
    SLICE_X11Y24.CLK     net (fanout=2)        0.849   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_705_o
    -------------------------------------------------  ---------------------------
    Total                                      2.226ns (0.721ns logic, 1.505ns route)
                                                       (32.4% logic, 67.6% route)

--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC (SLICE_X11Y24.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    7.094ns (requirement - (data path - clock path skew + uncertainty))
  Source:               startup_reset (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC (LATCH)
  Requirement:          12.500ns
  Data Path Delay:      5.406ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Destination Clock:    SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_705_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: startup_reset to SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y62.AQ      Tcko                  0.391   startup_reset
                                                       startup_reset
    SLICE_X13Y23.B4      net (fanout=1194)     3.975   startup_reset
    SLICE_X13Y23.B       Tilo                  0.259   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_P_0
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_706_o1
    SLICE_X11Y24.SR      net (fanout=2)        0.501   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_706_o
    SLICE_X11Y24.CLK     Trck                  0.280   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC
    -------------------------------------------------  ---------------------------
    Total                                      5.406ns (0.930ns logic, 4.476ns route)
                                                       (17.2% logic, 82.8% route)

--------------------------------------------------------------------------------
Slack (setup paths):    10.396ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0 (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC (LATCH)
  Requirement:          12.500ns
  Data Path Delay:      2.104ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Destination Clock:    SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_705_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0 to SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y19.BQ       Tcko                  0.408   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<1>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0
    SLICE_X13Y23.B5      net (fanout=2)        0.656   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<0>
    SLICE_X13Y23.B       Tilo                  0.259   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_P_0
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_706_o1
    SLICE_X11Y24.SR      net (fanout=2)        0.501   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_706_o
    SLICE_X11Y24.CLK     Trck                  0.280   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.104ns (0.947ns logic, 1.157ns route)
                                                       (45.0% logic, 55.0% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_SRIPartition_1G1Channel0SRIComPartition_1m_WEB1_0_LDC = MAXDELAY TO         TIMEGRP "TO_SRIPartition_1G1Channel0SRIComPartition_1m_WEB1_0_LDC"         TS_CLK_80MHz DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC (SLICE_X11Y24.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.095ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0 (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.095ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Destination Clock:    SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_705_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0 to SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y19.BQ       Tcko                  0.200   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<1>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0
    SLICE_X13Y23.B5      net (fanout=2)        0.334   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<0>
    SLICE_X13Y23.B       Tilo                  0.156   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_P_0
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_706_o1
    SLICE_X11Y24.SR      net (fanout=2)        0.250   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_706_o
    SLICE_X11Y24.CLK     Tremck      (-Th)    -0.155   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.095ns (0.511ns logic, 0.584ns route)
                                                       (46.7% logic, 53.3% route)
--------------------------------------------------------------------------------
Slack (hold path):      3.151ns (requirement - (clock path skew + uncertainty - data path))
  Source:               startup_reset (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      3.151ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Destination Clock:    SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_705_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: startup_reset to SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y62.AQ      Tcko                  0.198   startup_reset
                                                       startup_reset
    SLICE_X13Y23.B4      net (fanout=1194)     2.392   startup_reset
    SLICE_X13Y23.B       Tilo                  0.156   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_P_0
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_706_o1
    SLICE_X11Y24.SR      net (fanout=2)        0.250   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_706_o
    SLICE_X11Y24.CLK     Tremck      (-Th)    -0.155   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.151ns (0.509ns logic, 2.642ns route)
                                                       (16.2% logic, 83.8% route)
--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC (SLICE_X11Y24.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.262ns (data path)
  Source:               SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0 (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC (LATCH)
  Data Path Delay:      1.262ns (Levels of Logic = 1)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns

  Minimum Data Path at Fast Process Corner: SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0 to SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y19.BQ       Tcko                  0.200   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<1>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0
    SLICE_X13Y23.B5      net (fanout=2)        0.334   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<0>
    SLICE_X13Y23.BMUX    Tilo                  0.203   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_P_0
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_705_o1
    SLICE_X11Y24.CLK     net (fanout=2)        0.525   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_705_o
    -------------------------------------------------  ---------------------------
    Total                                      1.262ns (0.403ns logic, 0.859ns route)
                                                       (31.9% logic, 68.1% route)
--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC (SLICE_X11Y24.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   3.318ns (data path)
  Source:               startup_reset (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC (LATCH)
  Data Path Delay:      3.318ns (Levels of Logic = 1)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns

  Minimum Data Path at Fast Process Corner: startup_reset to SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y62.AQ      Tcko                  0.198   startup_reset
                                                       startup_reset
    SLICE_X13Y23.B4      net (fanout=1194)     2.392   startup_reset
    SLICE_X13Y23.BMUX    Tilo                  0.203   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_P_0
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_705_o1
    SLICE_X11Y24.CLK     net (fanout=2)        0.525   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_705_o
    -------------------------------------------------  ---------------------------
    Total                                      3.318ns (0.401ns logic, 2.917ns route)
                                                       (12.1% logic, 87.9% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_SRIPartition_1G1Channel0SRIComPartition_1m_WEB1_1_LDC 
= MAXDELAY TO         TIMEGRP 
"TO_SRIPartition_1G1Channel0SRIComPartition_1m_WEB1_1_LDC"         TS_CLK_80MHz 
DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   5.008ns.
--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC (SLICE_X17Y24.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    7.492ns (requirement - (data path - clock path skew + uncertainty))
  Source:               startup_reset (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC (LATCH)
  Requirement:          12.500ns
  Data Path Delay:      5.008ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Destination Clock:    SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_703_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: startup_reset to SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y62.AQ      Tcko                  0.391   startup_reset
                                                       startup_reset
    SLICE_X16Y24.B4      net (fanout=1194)     3.826   startup_reset
    SLICE_X16Y24.B       Tilo                  0.205   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_704_o
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_704_o1
    SLICE_X17Y24.SR      net (fanout=2)        0.306   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_704_o
    SLICE_X17Y24.CLK     Trck                  0.280   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC
    -------------------------------------------------  ---------------------------
    Total                                      5.008ns (0.876ns logic, 4.132ns route)
                                                       (17.5% logic, 82.5% route)

--------------------------------------------------------------------------------
Slack (setup paths):    9.950ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1 (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC (LATCH)
  Requirement:          12.500ns
  Data Path Delay:      2.550ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Destination Clock:    SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_703_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1 to SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y19.DQ       Tcko                  0.408   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<1>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1
    SLICE_X16Y24.B2      net (fanout=2)        1.351   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<1>
    SLICE_X16Y24.B       Tilo                  0.205   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_704_o
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_704_o1
    SLICE_X17Y24.SR      net (fanout=2)        0.306   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_704_o
    SLICE_X17Y24.CLK     Trck                  0.280   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.550ns (0.893ns logic, 1.657ns route)
                                                       (35.0% logic, 65.0% route)

--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC (SLICE_X17Y24.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  7.527ns (requirement - data path)
  Source:               startup_reset (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC (LATCH)
  Requirement:          12.500ns
  Data Path Delay:      4.973ns (Levels of Logic = 1)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns

  Maximum Data Path at Slow Process Corner: startup_reset to SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y62.AQ      Tcko                  0.391   startup_reset
                                                       startup_reset
    SLICE_X16Y24.B4      net (fanout=1194)     3.826   startup_reset
    SLICE_X16Y24.BMUX    Tilo                  0.251   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_704_o
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_703_o1
    SLICE_X17Y24.CLK     net (fanout=2)        0.505   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_703_o
    -------------------------------------------------  ---------------------------
    Total                                      4.973ns (0.642ns logic, 4.331ns route)
                                                       (12.9% logic, 87.1% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  9.985ns (requirement - data path)
  Source:               SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1 (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC (LATCH)
  Requirement:          12.500ns
  Data Path Delay:      2.515ns (Levels of Logic = 1)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns

  Maximum Data Path at Slow Process Corner: SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1 to SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y19.DQ       Tcko                  0.408   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<1>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1
    SLICE_X16Y24.B2      net (fanout=2)        1.351   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<1>
    SLICE_X16Y24.BMUX    Tilo                  0.251   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_704_o
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_703_o1
    SLICE_X17Y24.CLK     net (fanout=2)        0.505   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_703_o
    -------------------------------------------------  ---------------------------
    Total                                      2.515ns (0.659ns logic, 1.856ns route)
                                                       (26.2% logic, 73.8% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_SRIPartition_1G1Channel0SRIComPartition_1m_WEB1_1_LDC = MAXDELAY TO         TIMEGRP "TO_SRIPartition_1G1Channel0SRIComPartition_1m_WEB1_1_LDC"         TS_CLK_80MHz DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC (SLICE_X17Y24.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.468ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1 (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.468ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Destination Clock:    SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_703_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1 to SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y19.DQ       Tcko                  0.200   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<1>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1
    SLICE_X16Y24.B2      net (fanout=2)        0.810   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<1>
    SLICE_X16Y24.B       Tilo                  0.142   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_704_o
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_704_o1
    SLICE_X17Y24.SR      net (fanout=2)        0.161   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_704_o
    SLICE_X17Y24.CLK     Tremck      (-Th)    -0.155   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.468ns (0.497ns logic, 0.971ns route)
                                                       (33.9% logic, 66.1% route)
--------------------------------------------------------------------------------
Slack (hold path):      3.000ns (requirement - (clock path skew + uncertainty - data path))
  Source:               startup_reset (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      3.000ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Destination Clock:    SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_703_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: startup_reset to SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y62.AQ      Tcko                  0.198   startup_reset
                                                       startup_reset
    SLICE_X16Y24.B4      net (fanout=1194)     2.344   startup_reset
    SLICE_X16Y24.B       Tilo                  0.142   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_704_o
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_704_o1
    SLICE_X17Y24.SR      net (fanout=2)        0.161   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_704_o
    SLICE_X17Y24.CLK     Tremck      (-Th)    -0.155   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.000ns (0.495ns logic, 2.505ns route)
                                                       (16.5% logic, 83.5% route)
--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC (SLICE_X17Y24.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.497ns (data path)
  Source:               SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1 (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC (LATCH)
  Data Path Delay:      1.497ns (Levels of Logic = 1)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns

  Minimum Data Path at Fast Process Corner: SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1 to SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y19.DQ       Tcko                  0.200   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<1>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1
    SLICE_X16Y24.B2      net (fanout=2)        0.810   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<1>
    SLICE_X16Y24.BMUX    Tilo                  0.183   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_704_o
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_703_o1
    SLICE_X17Y24.CLK     net (fanout=2)        0.304   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_703_o
    -------------------------------------------------  ---------------------------
    Total                                      1.497ns (0.383ns logic, 1.114ns route)
                                                       (25.6% logic, 74.4% route)
--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC (SLICE_X17Y24.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   3.029ns (data path)
  Source:               startup_reset (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC (LATCH)
  Data Path Delay:      3.029ns (Levels of Logic = 1)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns

  Minimum Data Path at Fast Process Corner: startup_reset to SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y62.AQ      Tcko                  0.198   startup_reset
                                                       startup_reset
    SLICE_X16Y24.B4      net (fanout=1194)     2.344   startup_reset
    SLICE_X16Y24.BMUX    Tilo                  0.183   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_704_o
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_703_o1
    SLICE_X17Y24.CLK     net (fanout=2)        0.304   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_703_o
    -------------------------------------------------  ---------------------------
    Total                                      3.029ns (0.381ns logic, 2.648ns route)
                                                       (12.6% logic, 87.4% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: OFFSET = IN 25 ns VALID 25 ns BEFORE COMP "g_clk" "RISING";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 28 paths analyzed, 28 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is   7.710ns.
--------------------------------------------------------------------------------

Paths for end point CNC2_FC/LocalBusBridge_1/m_BusDataOut_15 (SLICE_X41Y38.A4), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     17.290ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               iE_stop (PAD)
  Destination:          CNC2_FC/LocalBusBridge_1/m_BusDataOut_15 (FF)
  Destination Clock:    BUFG_CLK_40MHz rising at 0.000ns
  Requirement:          25.000ns
  Data Path Delay:      10.071ns (Levels of Logic = 4)
  Clock Path Delay:     2.386ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: iE_stop to CNC2_FC/LocalBusBridge_1/m_BusDataOut_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A4.I                 Tiopi                 1.310   iE_stop
                                                       iE_stop
                                                       iE_stop_IBUF
                                                       ProtoComp383.IMUX.6
    SLICE_X45Y40.A1      net (fanout=1)        6.381   iE_stop_IBUF
    SLICE_X45Y40.A       Tilo                  0.259   CNC2_FC/LocalBusBridge_1/Mmux_m_BusDataOut[15]_IBUS_Address[9]_mux_31_OUT716
                                                       CNC2_FC/LocalBusBridge_1/Mmux_m_BusDataOut[15]_IBUS_Address[9]_mux_31_OUT718
    SLICE_X45Y40.C2      net (fanout=1)        0.427   CNC2_FC/LocalBusBridge_1/Mmux_m_BusDataOut[15]_IBUS_Address[9]_mux_31_OUT717
    SLICE_X45Y40.C       Tilo                  0.259   CNC2_FC/LocalBusBridge_1/Mmux_m_BusDataOut[15]_IBUS_Address[9]_mux_31_OUT716
                                                       CNC2_FC/LocalBusBridge_1/Mmux_m_BusDataOut[15]_IBUS_Address[9]_mux_31_OUT719
    SLICE_X41Y38.A4      net (fanout=1)        1.113   CNC2_FC/LocalBusBridge_1/Mmux_m_BusDataOut[15]_IBUS_Address[9]_mux_31_OUT718
    SLICE_X41Y38.CLK     Tas                   0.322   CNC2_FC/LocalBusBridge_1/m_BusDataOut<15>
                                                       CNC2_FC/LocalBusBridge_1/Mmux_m_BusDataOut[15]_IBUS_Address[9]_mux_31_OUT720
                                                       CNC2_FC/LocalBusBridge_1/m_BusDataOut_15
    -------------------------------------------------  ---------------------------
    Total                                     10.071ns (2.150ns logic, 7.921ns route)
                                                       (21.3% logic, 78.7% route)

  Minimum Clock Path at Slow Process Corner: g_clk to CNC2_FC/LocalBusBridge_1/m_BusDataOut_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A10.I                Tiopi                 1.126   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp383.IMUX.25
    BUFGMUX_X3Y5.I0      net (fanout=2)        0.256   IBUFG_CLK_40MHz
    BUFGMUX_X3Y5.O       Tgi0o                 0.197   BUFG_inst_40MHz
                                                       BUFG_inst_40MHz
    SLICE_X41Y38.CLK     net (fanout=1012)     0.807   BUFG_CLK_40MHz
    -------------------------------------------------  ---------------------------
    Total                                      2.386ns (1.323ns logic, 1.063ns route)
                                                       (55.4% logic, 44.6% route)

--------------------------------------------------------------------------------

Paths for end point CNC2_FC/Encoder_Partition_1/G1.Channel[4].Receiver/FilterQA/m_stack_0 (SLICE_X26Y66.AX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     19.192ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               svo_enc_a<4> (PAD)
  Destination:          CNC2_FC/Encoder_Partition_1/G1.Channel[4].Receiver/FilterQA/m_stack_0 (FF)
  Destination Clock:    BUFG_CLK_40MHz rising at 0.000ns
  Requirement:          25.000ns
  Data Path Delay:      8.159ns (Levels of Logic = 1)
  Clock Path Delay:     2.376ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: svo_enc_a<4> to CNC2_FC/Encoder_Partition_1/G1.Channel[4].Receiver/FilterQA/m_stack_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A5.I                 Tiopi                 1.310   svo_enc_a<4>
                                                       svo_enc_a<4>
                                                       svo_enc_a_4_IBUF
                                                       ProtoComp383.IMUX.19
    SLICE_X26Y66.AX      net (fanout=1)        6.763   svo_enc_a_4_IBUF
    SLICE_X26Y66.CLK     Tdick                 0.086   CNC2_FC/Encoder_Partition_1/G1.Channel[4].Receiver/FilterQA/m_stack<3>
                                                       CNC2_FC/Encoder_Partition_1/G1.Channel[4].Receiver/FilterQA/m_stack_0
    -------------------------------------------------  ---------------------------
    Total                                      8.159ns (1.396ns logic, 6.763ns route)
                                                       (17.1% logic, 82.9% route)

  Minimum Clock Path at Slow Process Corner: g_clk to CNC2_FC/Encoder_Partition_1/G1.Channel[4].Receiver/FilterQA/m_stack_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A10.I                Tiopi                 1.126   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp383.IMUX.25
    BUFGMUX_X3Y5.I0      net (fanout=2)        0.256   IBUFG_CLK_40MHz
    BUFGMUX_X3Y5.O       Tgi0o                 0.197   BUFG_inst_40MHz
                                                       BUFG_inst_40MHz
    SLICE_X26Y66.CLK     net (fanout=1012)     0.797   BUFG_CLK_40MHz
    -------------------------------------------------  ---------------------------
    Total                                      2.376ns (1.323ns logic, 1.053ns route)
                                                       (55.7% logic, 44.3% route)

--------------------------------------------------------------------------------

Paths for end point CNC2_FC/Encoder_Partition_1/G1.Channel[4].IndexTriggerFilter/m_stack_0 (SLICE_X24Y61.AX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     20.140ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               svo_enc_index<4> (PAD)
  Destination:          CNC2_FC/Encoder_Partition_1/G1.Channel[4].IndexTriggerFilter/m_stack_0 (FF)
  Destination Clock:    BUFG_CLK_40MHz rising at 0.000ns
  Requirement:          25.000ns
  Data Path Delay:      7.220ns (Levels of Logic = 1)
  Clock Path Delay:     2.385ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: svo_enc_index<4> to CNC2_FC/Encoder_Partition_1/G1.Channel[4].IndexTriggerFilter/m_stack_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A7.I                 Tiopi                 1.310   svo_enc_index<4>
                                                       svo_enc_index<4>
                                                       svo_enc_index_4_IBUF
                                                       ProtoComp383.IMUX.44
    SLICE_X24Y61.AX      net (fanout=1)        5.774   svo_enc_index_4_IBUF
    SLICE_X24Y61.CLK     Tdick                 0.136   CNC2_FC/Encoder_Partition_1/G1.Channel[4].IndexTriggerFilter/m_stack<3>
                                                       CNC2_FC/Encoder_Partition_1/G1.Channel[4].IndexTriggerFilter/m_stack_0
    -------------------------------------------------  ---------------------------
    Total                                      7.220ns (1.446ns logic, 5.774ns route)
                                                       (20.0% logic, 80.0% route)

  Minimum Clock Path at Slow Process Corner: g_clk to CNC2_FC/Encoder_Partition_1/G1.Channel[4].IndexTriggerFilter/m_stack_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A10.I                Tiopi                 1.126   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp383.IMUX.25
    BUFGMUX_X3Y5.I0      net (fanout=2)        0.256   IBUFG_CLK_40MHz
    BUFGMUX_X3Y5.O       Tgi0o                 0.197   BUFG_inst_40MHz
                                                       BUFG_inst_40MHz
    SLICE_X24Y61.CLK     net (fanout=1012)     0.806   BUFG_CLK_40MHz
    -------------------------------------------------  ---------------------------
    Total                                      2.385ns (1.323ns logic, 1.062ns route)
                                                       (55.5% logic, 44.5% route)

--------------------------------------------------------------------------------

Hold Paths: OFFSET = IN 25 ns VALID 25 ns BEFORE COMP "g_clk" "RISING";
--------------------------------------------------------------------------------

Paths for end point CNC2_FC/Encoder_Partition_1/G1.Channel[0].IndexTriggerFilter/m_stack_0 (SLICE_X15Y7.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.039ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               svo_enc_index<0> (PAD)
  Destination:          CNC2_FC/Encoder_Partition_1/G1.Channel[0].IndexTriggerFilter/m_stack_0 (FF)
  Destination Clock:    BUFG_CLK_40MHz rising at 0.000ns
  Requirement:          0.000ns
  Data Path Delay:      3.410ns (Levels of Logic = 1)
  Clock Path Delay:     3.346ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: svo_enc_index<0> to CNC2_FC/Encoder_Partition_1/G1.Channel[0].IndexTriggerFilter/m_stack_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    M6.I                 Tiopi                 1.126   svo_enc_index<0>
                                                       svo_enc_index<0>
                                                       svo_enc_index_0_IBUF
                                                       ProtoComp383.IMUX.40
    SLICE_X15Y7.AX       net (fanout=1)        2.236   svo_enc_index_0_IBUF
    SLICE_X15Y7.CLK      Tckdi       (-Th)    -0.048   CNC2_FC/Encoder_Partition_1/G1.Channel[0].IndexTriggerFilter/m_stack<3>
                                                       CNC2_FC/Encoder_Partition_1/G1.Channel[0].IndexTriggerFilter/m_stack_0
    -------------------------------------------------  ---------------------------
    Total                                      3.410ns (1.174ns logic, 2.236ns route)
                                                       (34.4% logic, 65.6% route)

  Maximum Clock Path at Slow Process Corner: g_clk to CNC2_FC/Encoder_Partition_1/G1.Channel[0].IndexTriggerFilter/m_stack_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A10.I                Tiopi                 1.310   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp383.IMUX.25
    BUFGMUX_X3Y5.I0      net (fanout=2)        0.649   IBUFG_CLK_40MHz
    BUFGMUX_X3Y5.O       Tgi0o                 0.209   BUFG_inst_40MHz
                                                       BUFG_inst_40MHz
    SLICE_X15Y7.CLK      net (fanout=1012)     1.178   BUFG_CLK_40MHz
    -------------------------------------------------  ---------------------------
    Total                                      3.346ns (1.519ns logic, 1.827ns route)
                                                       (45.4% logic, 54.6% route)

--------------------------------------------------------------------------------

Paths for end point CNC2_FC/Encoder_Partition_1/G1.Channel[1].IndexTriggerFilter/m_stack_0 (SLICE_X36Y6.A4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.080ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               svo_enc_index<1> (PAD)
  Destination:          CNC2_FC/Encoder_Partition_1/G1.Channel[1].IndexTriggerFilter/m_stack_0 (FF)
  Destination Clock:    BUFG_CLK_40MHz rising at 0.000ns
  Requirement:          0.000ns
  Data Path Delay:      3.346ns (Levels of Logic = 2)
  Clock Path Delay:     3.241ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: svo_enc_index<1> to CNC2_FC/Encoder_Partition_1/G1.Channel[1].IndexTriggerFilter/m_stack_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T8.I                 Tiopi                 1.126   svo_enc_index<1>
                                                       svo_enc_index<1>
                                                       svo_enc_index_1_IBUF
                                                       ProtoComp383.IMUX.41
    SLICE_X36Y6.A4       net (fanout=1)        1.940   svo_enc_index_1_IBUF
    SLICE_X36Y6.CLK      Tah         (-Th)    -0.280   CNC2_FC/Encoder_Partition_1/G1.Channel[1].IndexTriggerFilter/m_stack<3>
                                                       svo_enc_index_1_IBUF_rt
                                                       CNC2_FC/Encoder_Partition_1/G1.Channel[1].IndexTriggerFilter/m_stack_0
    -------------------------------------------------  ---------------------------
    Total                                      3.346ns (1.406ns logic, 1.940ns route)
                                                       (42.0% logic, 58.0% route)

  Maximum Clock Path at Slow Process Corner: g_clk to CNC2_FC/Encoder_Partition_1/G1.Channel[1].IndexTriggerFilter/m_stack_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A10.I                Tiopi                 1.310   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp383.IMUX.25
    BUFGMUX_X3Y5.I0      net (fanout=2)        0.649   IBUFG_CLK_40MHz
    BUFGMUX_X3Y5.O       Tgi0o                 0.209   BUFG_inst_40MHz
                                                       BUFG_inst_40MHz
    SLICE_X36Y6.CLK      net (fanout=1012)     1.073   BUFG_CLK_40MHz
    -------------------------------------------------  ---------------------------
    Total                                      3.241ns (1.519ns logic, 1.722ns route)
                                                       (46.9% logic, 53.1% route)

--------------------------------------------------------------------------------

Paths for end point CNC2_FC/DDA_Partition_1/G1.Channel[2].SvoAlarmdFilter/m_stack_0 (SLICE_X12Y5.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.104ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               svo_alarm<2> (PAD)
  Destination:          CNC2_FC/DDA_Partition_1/G1.Channel[2].SvoAlarmdFilter/m_stack_0 (FF)
  Destination Clock:    BUFG_CLK_40MHz rising at 0.000ns
  Requirement:          0.000ns
  Data Path Delay:      3.491ns (Levels of Logic = 1)
  Clock Path Delay:     3.362ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: svo_alarm<2> to CNC2_FC/DDA_Partition_1/G1.Channel[2].SvoAlarmdFilter/m_stack_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P4.I                 Tiopi                 1.126   svo_alarm<2>
                                                       svo_alarm<2>
                                                       svo_alarm_2_IBUF
                                                       ProtoComp383.IMUX.12
    SLICE_X12Y5.AX       net (fanout=1)        2.258   svo_alarm_2_IBUF
    SLICE_X12Y5.CLK      Tckdi       (-Th)    -0.107   CNC2_FC/DDA_Partition_1/G1.Channel[2].SvoAlarmdFilter/m_stack<3>
                                                       CNC2_FC/DDA_Partition_1/G1.Channel[2].SvoAlarmdFilter/m_stack_0
    -------------------------------------------------  ---------------------------
    Total                                      3.491ns (1.233ns logic, 2.258ns route)
                                                       (35.3% logic, 64.7% route)

  Maximum Clock Path at Slow Process Corner: g_clk to CNC2_FC/DDA_Partition_1/G1.Channel[2].SvoAlarmdFilter/m_stack_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A10.I                Tiopi                 1.310   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp383.IMUX.25
    BUFGMUX_X3Y5.I0      net (fanout=2)        0.649   IBUFG_CLK_40MHz
    BUFGMUX_X3Y5.O       Tgi0o                 0.209   BUFG_inst_40MHz
                                                       BUFG_inst_40MHz
    SLICE_X12Y5.CLK      net (fanout=1012)     1.194   BUFG_CLK_40MHz
    -------------------------------------------------  ---------------------------
    Total                                      3.362ns (1.519ns logic, 1.843ns route)
                                                       (45.2% logic, 54.8% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: OFFSET = OUT 25 ns AFTER COMP "g_clk";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 575 paths analyzed, 29 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is  14.838ns.
--------------------------------------------------------------------------------

Paths for end point oLaser2 (L13.PAD), 258 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  10.162ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               CNC2_FC/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/m_ActiveCycleCount_90_2 (FF)
  Destination:          oLaser2 (PAD)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Requirement:          25.000ns
  Data Path Delay:      11.577ns (Levels of Logic = 6)
  Clock Path Delay:     3.236ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: g_clk to CNC2_FC/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/m_ActiveCycleCount_90_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A10.I                Tiopi                 1.310   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp383.IMUX.25
    BUFGMUX_X3Y5.I0      net (fanout=2)        0.649   IBUFG_CLK_40MHz
    BUFGMUX_X3Y5.O       Tgi0o                 0.209   BUFG_inst_40MHz
                                                       BUFG_inst_40MHz
    SLICE_X35Y51.CLK     net (fanout=1012)     1.068   BUFG_CLK_40MHz
    -------------------------------------------------  ---------------------------
    Total                                      3.236ns (1.519ns logic, 1.717ns route)
                                                       (46.9% logic, 53.1% route)

  Maximum Data Path at Slow Process Corner: CNC2_FC/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/m_ActiveCycleCount_90_2 to oLaser2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y51.BQ      Tcko                  0.391   CNC2_FC/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/m_ActiveCycleCount_90<6>
                                                       CNC2_FC/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/m_ActiveCycleCount_90_2
    SLICE_X32Y55.B2      net (fanout=2)        1.072   CNC2_FC/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/m_ActiveCycleCount_90<2>
    SLICE_X32Y55.COUT    Topcyb                0.375   CNC2_FC/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mcompar_m_ActiveCycleCount_90[15]_m_latchPulseWidth[15]_LessThan_44_o_cy<3>
                                                       CNC2_FC/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mcompar_m_ActiveCycleCount_90[15]_m_latchPulseWidth[15]_LessThan_44_o_lut<1>
                                                       CNC2_FC/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mcompar_m_ActiveCycleCount_90[15]_m_latchPulseWidth[15]_LessThan_44_o_cy<3>
    SLICE_X32Y56.CIN     net (fanout=1)        0.082   CNC2_FC/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mcompar_m_ActiveCycleCount_90[15]_m_latchPulseWidth[15]_LessThan_44_o_cy<3>
    SLICE_X32Y56.CMUX    Tcinc                 0.279   CNC2_FC/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mcompar_m_ActiveCycleCount_90[15]_m_latchPulseWidth[15]_LessThan_44_o_cy<6>
                                                       CNC2_FC/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mcompar_m_ActiveCycleCount_90[15]_m_latchPulseWidth[15]_LessThan_44_o_cy<6>
    SLICE_X35Y52.C1      net (fanout=1)        1.081   CNC2_FC/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mcompar_m_ActiveCycleCount_90[15]_m_latchPulseWidth[15]_LessThan_44_o_cy<6>
    SLICE_X35Y52.C       Tilo                  0.259   CNC2_FC/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mcompar_m_ActiveCycleCount_90[15]_m_latchPulseWidth[15]_LessThan_44_o_cy<7>
                                                       CNC2_FC/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mcompar_m_ActiveCycleCount_90[15]_m_latchPulseWidth[15]_LessThan_44_o_cy<7>
    SLICE_X51Y36.D5      net (fanout=1)        1.928   CNC2_FC/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mcompar_m_ActiveCycleCount_90[15]_m_latchPulseWidth[15]_LessThan_44_o_cy<7>
    SLICE_X51Y36.D       Tilo                  0.259   CNC2_FC/SCANHEAD_Partition_1/Laser_Partition_1/m_LaserOffDelay<11>
                                                       CNC2_FC/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mmux_m_Laser212
    SLICE_X51Y36.C6      net (fanout=1)        0.118   CNC2_FC/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mmux_m_Laser211
    SLICE_X51Y36.C       Tilo                  0.259   CNC2_FC/SCANHEAD_Partition_1/Laser_Partition_1/m_LaserOffDelay<11>
                                                       CNC2_FC/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mmux_m_Laser213
    L13.O                net (fanout=1)        3.093   oLaser2_OBUF
    L13.PAD              Tioop                 2.381   oLaser2
                                                       oLaser2_OBUF
                                                       oLaser2
    -------------------------------------------------  ---------------------------
    Total                                     11.577ns (4.203ns logic, 7.374ns route)
                                                       (36.3% logic, 63.7% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  10.196ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               CNC2_FC/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/m_ActiveCycleCount_90_2 (FF)
  Destination:          oLaser2 (PAD)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Requirement:          25.000ns
  Data Path Delay:      11.543ns (Levels of Logic = 6)
  Clock Path Delay:     3.236ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: g_clk to CNC2_FC/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/m_ActiveCycleCount_90_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A10.I                Tiopi                 1.310   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp383.IMUX.25
    BUFGMUX_X3Y5.I0      net (fanout=2)        0.649   IBUFG_CLK_40MHz
    BUFGMUX_X3Y5.O       Tgi0o                 0.209   BUFG_inst_40MHz
                                                       BUFG_inst_40MHz
    SLICE_X35Y51.CLK     net (fanout=1012)     1.068   BUFG_CLK_40MHz
    -------------------------------------------------  ---------------------------
    Total                                      3.236ns (1.519ns logic, 1.717ns route)
                                                       (46.9% logic, 53.1% route)

  Maximum Data Path at Slow Process Corner: CNC2_FC/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/m_ActiveCycleCount_90_2 to oLaser2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y51.BQ      Tcko                  0.391   CNC2_FC/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/m_ActiveCycleCount_90<6>
                                                       CNC2_FC/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/m_ActiveCycleCount_90_2
    SLICE_X32Y55.B2      net (fanout=2)        1.072   CNC2_FC/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/m_ActiveCycleCount_90<2>
    SLICE_X32Y55.COUT    Topcyb                0.341   CNC2_FC/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mcompar_m_ActiveCycleCount_90[15]_m_latchPulseWidth[15]_LessThan_44_o_cy<3>
                                                       CNC2_FC/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mcompar_m_ActiveCycleCount_90[15]_m_latchPulseWidth[15]_LessThan_44_o_lutdi1
                                                       CNC2_FC/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mcompar_m_ActiveCycleCount_90[15]_m_latchPulseWidth[15]_LessThan_44_o_cy<3>
    SLICE_X32Y56.CIN     net (fanout=1)        0.082   CNC2_FC/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mcompar_m_ActiveCycleCount_90[15]_m_latchPulseWidth[15]_LessThan_44_o_cy<3>
    SLICE_X32Y56.CMUX    Tcinc                 0.279   CNC2_FC/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mcompar_m_ActiveCycleCount_90[15]_m_latchPulseWidth[15]_LessThan_44_o_cy<6>
                                                       CNC2_FC/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mcompar_m_ActiveCycleCount_90[15]_m_latchPulseWidth[15]_LessThan_44_o_cy<6>
    SLICE_X35Y52.C1      net (fanout=1)        1.081   CNC2_FC/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mcompar_m_ActiveCycleCount_90[15]_m_latchPulseWidth[15]_LessThan_44_o_cy<6>
    SLICE_X35Y52.C       Tilo                  0.259   CNC2_FC/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mcompar_m_ActiveCycleCount_90[15]_m_latchPulseWidth[15]_LessThan_44_o_cy<7>
                                                       CNC2_FC/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mcompar_m_ActiveCycleCount_90[15]_m_latchPulseWidth[15]_LessThan_44_o_cy<7>
    SLICE_X51Y36.D5      net (fanout=1)        1.928   CNC2_FC/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mcompar_m_ActiveCycleCount_90[15]_m_latchPulseWidth[15]_LessThan_44_o_cy<7>
    SLICE_X51Y36.D       Tilo                  0.259   CNC2_FC/SCANHEAD_Partition_1/Laser_Partition_1/m_LaserOffDelay<11>
                                                       CNC2_FC/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mmux_m_Laser212
    SLICE_X51Y36.C6      net (fanout=1)        0.118   CNC2_FC/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mmux_m_Laser211
    SLICE_X51Y36.C       Tilo                  0.259   CNC2_FC/SCANHEAD_Partition_1/Laser_Partition_1/m_LaserOffDelay<11>
                                                       CNC2_FC/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mmux_m_Laser213
    L13.O                net (fanout=1)        3.093   oLaser2_OBUF
    L13.PAD              Tioop                 2.381   oLaser2
                                                       oLaser2_OBUF
                                                       oLaser2
    -------------------------------------------------  ---------------------------
    Total                                     11.543ns (4.169ns logic, 7.374ns route)
                                                       (36.1% logic, 63.9% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  10.254ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               CNC2_FC/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/m_ActiveCycleCount_90_3 (FF)
  Destination:          oLaser2 (PAD)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Requirement:          25.000ns
  Data Path Delay:      11.485ns (Levels of Logic = 6)
  Clock Path Delay:     3.236ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: g_clk to CNC2_FC/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/m_ActiveCycleCount_90_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A10.I                Tiopi                 1.310   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp383.IMUX.25
    BUFGMUX_X3Y5.I0      net (fanout=2)        0.649   IBUFG_CLK_40MHz
    BUFGMUX_X3Y5.O       Tgi0o                 0.209   BUFG_inst_40MHz
                                                       BUFG_inst_40MHz
    SLICE_X35Y51.CLK     net (fanout=1012)     1.068   BUFG_CLK_40MHz
    -------------------------------------------------  ---------------------------
    Total                                      3.236ns (1.519ns logic, 1.717ns route)
                                                       (46.9% logic, 53.1% route)

  Maximum Data Path at Slow Process Corner: CNC2_FC/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/m_ActiveCycleCount_90_3 to oLaser2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y51.BMUX    Tshcko                0.461   CNC2_FC/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/m_ActiveCycleCount_90<6>
                                                       CNC2_FC/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/m_ActiveCycleCount_90_3
    SLICE_X32Y55.B4      net (fanout=2)        0.910   CNC2_FC/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/m_ActiveCycleCount_90<3>
    SLICE_X32Y55.COUT    Topcyb                0.375   CNC2_FC/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mcompar_m_ActiveCycleCount_90[15]_m_latchPulseWidth[15]_LessThan_44_o_cy<3>
                                                       CNC2_FC/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mcompar_m_ActiveCycleCount_90[15]_m_latchPulseWidth[15]_LessThan_44_o_lut<1>
                                                       CNC2_FC/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mcompar_m_ActiveCycleCount_90[15]_m_latchPulseWidth[15]_LessThan_44_o_cy<3>
    SLICE_X32Y56.CIN     net (fanout=1)        0.082   CNC2_FC/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mcompar_m_ActiveCycleCount_90[15]_m_latchPulseWidth[15]_LessThan_44_o_cy<3>
    SLICE_X32Y56.CMUX    Tcinc                 0.279   CNC2_FC/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mcompar_m_ActiveCycleCount_90[15]_m_latchPulseWidth[15]_LessThan_44_o_cy<6>
                                                       CNC2_FC/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mcompar_m_ActiveCycleCount_90[15]_m_latchPulseWidth[15]_LessThan_44_o_cy<6>
    SLICE_X35Y52.C1      net (fanout=1)        1.081   CNC2_FC/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mcompar_m_ActiveCycleCount_90[15]_m_latchPulseWidth[15]_LessThan_44_o_cy<6>
    SLICE_X35Y52.C       Tilo                  0.259   CNC2_FC/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mcompar_m_ActiveCycleCount_90[15]_m_latchPulseWidth[15]_LessThan_44_o_cy<7>
                                                       CNC2_FC/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mcompar_m_ActiveCycleCount_90[15]_m_latchPulseWidth[15]_LessThan_44_o_cy<7>
    SLICE_X51Y36.D5      net (fanout=1)        1.928   CNC2_FC/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mcompar_m_ActiveCycleCount_90[15]_m_latchPulseWidth[15]_LessThan_44_o_cy<7>
    SLICE_X51Y36.D       Tilo                  0.259   CNC2_FC/SCANHEAD_Partition_1/Laser_Partition_1/m_LaserOffDelay<11>
                                                       CNC2_FC/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mmux_m_Laser212
    SLICE_X51Y36.C6      net (fanout=1)        0.118   CNC2_FC/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mmux_m_Laser211
    SLICE_X51Y36.C       Tilo                  0.259   CNC2_FC/SCANHEAD_Partition_1/Laser_Partition_1/m_LaserOffDelay<11>
                                                       CNC2_FC/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mmux_m_Laser213
    L13.O                net (fanout=1)        3.093   oLaser2_OBUF
    L13.PAD              Tioop                 2.381   oLaser2
                                                       oLaser2_OBUF
                                                       oLaser2
    -------------------------------------------------  ---------------------------
    Total                                     11.485ns (4.273ns logic, 7.212ns route)
                                                       (37.2% logic, 62.8% route)

--------------------------------------------------------------------------------

Paths for end point oLaser1 (K12.PAD), 181 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  10.285ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               CNC2_FC/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].LatchData1/m_LatchData_9 (FF)
  Destination:          oLaser1 (PAD)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Requirement:          25.000ns
  Data Path Delay:      11.417ns (Levels of Logic = 5)
  Clock Path Delay:     3.273ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: g_clk to CNC2_FC/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].LatchData1/m_LatchData_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A10.I                Tiopi                 1.310   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp383.IMUX.25
    BUFGMUX_X3Y5.I0      net (fanout=2)        0.649   IBUFG_CLK_40MHz
    BUFGMUX_X3Y5.O       Tgi0o                 0.209   BUFG_inst_40MHz
                                                       BUFG_inst_40MHz
    SLICE_X40Y46.CLK     net (fanout=1012)     1.105   BUFG_CLK_40MHz
    -------------------------------------------------  ---------------------------
    Total                                      3.273ns (1.519ns logic, 1.754ns route)
                                                       (46.4% logic, 53.6% route)

  Maximum Data Path at Slow Process Corner: CNC2_FC/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].LatchData1/m_LatchData_9 to oLaser1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y46.CMUX    Tshcko                0.455   CNC2_FC/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].LatchData1/m_LatchData<7>
                                                       CNC2_FC/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].LatchData1/m_LatchData_9
    SLICE_X41Y43.C6      net (fanout=3)        0.872   CNC2_FC/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].LatchData1/m_LatchData<9>
    SLICE_X41Y43.C       Tilo                  0.259   LocalBusBridgeAleDec_inst/m_Address_16
                                                       CNC2_FC/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/_n0208<15>2
    SLICE_X41Y43.A2      net (fanout=1)        0.437   CNC2_FC/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/_n0208<15>1
    SLICE_X41Y43.A       Tilo                  0.259   LocalBusBridgeAleDec_inst/m_Address_16
                                                       CNC2_FC/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/_n0208<15>3
    SLICE_X51Y36.A2      net (fanout=36)       2.074   CNC2_FC/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/_n0208
    SLICE_X51Y36.A       Tilo                  0.259   CNC2_FC/SCANHEAD_Partition_1/Laser_Partition_1/m_LaserOffDelay<11>
                                                       CNC2_FC/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mmux_m_LaserOn14
    SLICE_X36Y38.CX      net (fanout=39)       1.897   oLaserOn_OBUF
    SLICE_X36Y38.CMUX    Tcxc                  0.163   oLaser1_OBUF
                                                       CNC2_FC/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mmux_m_Laser111
    K12.O                net (fanout=1)        2.361   oLaser1_OBUF
    K12.PAD              Tioop                 2.381   oLaser1
                                                       oLaser1_OBUF
                                                       oLaser1
    -------------------------------------------------  ---------------------------
    Total                                     11.417ns (3.776ns logic, 7.641ns route)
                                                       (33.1% logic, 66.9% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  10.412ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               CNC2_FC/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].LatchData1/m_LatchData_7 (FF)
  Destination:          oLaser1 (PAD)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Requirement:          25.000ns
  Data Path Delay:      11.290ns (Levels of Logic = 5)
  Clock Path Delay:     3.273ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: g_clk to CNC2_FC/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].LatchData1/m_LatchData_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A10.I                Tiopi                 1.310   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp383.IMUX.25
    BUFGMUX_X3Y5.I0      net (fanout=2)        0.649   IBUFG_CLK_40MHz
    BUFGMUX_X3Y5.O       Tgi0o                 0.209   BUFG_inst_40MHz
                                                       BUFG_inst_40MHz
    SLICE_X40Y46.CLK     net (fanout=1012)     1.105   BUFG_CLK_40MHz
    -------------------------------------------------  ---------------------------
    Total                                      3.273ns (1.519ns logic, 1.754ns route)
                                                       (46.4% logic, 53.6% route)

  Maximum Data Path at Slow Process Corner: CNC2_FC/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].LatchData1/m_LatchData_7 to oLaser1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y46.DQ      Tcko                  0.408   CNC2_FC/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].LatchData1/m_LatchData<7>
                                                       CNC2_FC/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].LatchData1/m_LatchData_7
    SLICE_X41Y43.C2      net (fanout=3)        0.792   CNC2_FC/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].LatchData1/m_LatchData<7>
    SLICE_X41Y43.C       Tilo                  0.259   LocalBusBridgeAleDec_inst/m_Address_16
                                                       CNC2_FC/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/_n0208<15>2
    SLICE_X41Y43.A2      net (fanout=1)        0.437   CNC2_FC/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/_n0208<15>1
    SLICE_X41Y43.A       Tilo                  0.259   LocalBusBridgeAleDec_inst/m_Address_16
                                                       CNC2_FC/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/_n0208<15>3
    SLICE_X51Y36.A2      net (fanout=36)       2.074   CNC2_FC/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/_n0208
    SLICE_X51Y36.A       Tilo                  0.259   CNC2_FC/SCANHEAD_Partition_1/Laser_Partition_1/m_LaserOffDelay<11>
                                                       CNC2_FC/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mmux_m_LaserOn14
    SLICE_X36Y38.CX      net (fanout=39)       1.897   oLaserOn_OBUF
    SLICE_X36Y38.CMUX    Tcxc                  0.163   oLaser1_OBUF
                                                       CNC2_FC/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mmux_m_Laser111
    K12.O                net (fanout=1)        2.361   oLaser1_OBUF
    K12.PAD              Tioop                 2.381   oLaser1
                                                       oLaser1_OBUF
                                                       oLaser1
    -------------------------------------------------  ---------------------------
    Total                                     11.290ns (3.729ns logic, 7.561ns route)
                                                       (33.0% logic, 67.0% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  10.423ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               CNC2_FC/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].LatchData1/m_LatchData_6 (FF)
  Destination:          oLaser1 (PAD)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Requirement:          25.000ns
  Data Path Delay:      11.279ns (Levels of Logic = 5)
  Clock Path Delay:     3.273ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: g_clk to CNC2_FC/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].LatchData1/m_LatchData_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A10.I                Tiopi                 1.310   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp383.IMUX.25
    BUFGMUX_X3Y5.I0      net (fanout=2)        0.649   IBUFG_CLK_40MHz
    BUFGMUX_X3Y5.O       Tgi0o                 0.209   BUFG_inst_40MHz
                                                       BUFG_inst_40MHz
    SLICE_X40Y46.CLK     net (fanout=1012)     1.105   BUFG_CLK_40MHz
    -------------------------------------------------  ---------------------------
    Total                                      3.273ns (1.519ns logic, 1.754ns route)
                                                       (46.4% logic, 53.6% route)

  Maximum Data Path at Slow Process Corner: CNC2_FC/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].LatchData1/m_LatchData_6 to oLaser1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y46.CQ      Tcko                  0.408   CNC2_FC/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].LatchData1/m_LatchData<7>
                                                       CNC2_FC/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].LatchData1/m_LatchData_6
    SLICE_X41Y43.C1      net (fanout=3)        0.781   CNC2_FC/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].LatchData1/m_LatchData<6>
    SLICE_X41Y43.C       Tilo                  0.259   LocalBusBridgeAleDec_inst/m_Address_16
                                                       CNC2_FC/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/_n0208<15>2
    SLICE_X41Y43.A2      net (fanout=1)        0.437   CNC2_FC/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/_n0208<15>1
    SLICE_X41Y43.A       Tilo                  0.259   LocalBusBridgeAleDec_inst/m_Address_16
                                                       CNC2_FC/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/_n0208<15>3
    SLICE_X51Y36.A2      net (fanout=36)       2.074   CNC2_FC/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/_n0208
    SLICE_X51Y36.A       Tilo                  0.259   CNC2_FC/SCANHEAD_Partition_1/Laser_Partition_1/m_LaserOffDelay<11>
                                                       CNC2_FC/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mmux_m_LaserOn14
    SLICE_X36Y38.CX      net (fanout=39)       1.897   oLaserOn_OBUF
    SLICE_X36Y38.CMUX    Tcxc                  0.163   oLaser1_OBUF
                                                       CNC2_FC/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mmux_m_Laser111
    K12.O                net (fanout=1)        2.361   oLaser1_OBUF
    K12.PAD              Tioop                 2.381   oLaser1
                                                       oLaser1_OBUF
                                                       oLaser1
    -------------------------------------------------  ---------------------------
    Total                                     11.279ns (3.729ns logic, 7.550ns route)
                                                       (33.1% logic, 66.9% route)

--------------------------------------------------------------------------------

Paths for end point SRI_RTS<2> (K2.PAD), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  10.394ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/m_State_FSM_FFd3 (FF)
  Destination:          SRI_RTS<2> (PAD)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Requirement:          25.000ns
  Data Path Delay:      13.432ns (Levels of Logic = 2)
  Clock Path Delay:     0.774ns (Levels of Logic = 4)
  Clock Uncertainty:    0.400ns

  Clock Uncertainty:          0.400ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Maximum Clock Path at Slow Process Corner: g_clk to SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/m_State_FSM_FFd3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A10.I                Tiopi                 1.310   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp383.IMUX.25
    BUFIO2_X2Y27.I       net (fanout=2)        1.827   IBUFG_CLK_40MHz
    BUFIO2_X2Y27.DIVCLK  Tbufcko_DIVCLK        0.111   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y2.CLKIN       net (fanout=1)        0.646   DCM_SP_inst_40MHz_ML_NEW_DIVCLK
    DCM_X0Y2.CLK2X       Tdmcko_CLK2X         -5.024   DCM_SP_inst_40MHz
                                                       DCM_SP_inst_40MHz
    BUFGMUX_X2Y10.I0     net (fanout=1)        0.608   CLK_80MHz
    BUFGMUX_X2Y10.O      Tgi0o                 0.209   BUFG_inst_80MHz
                                                       BUFG_inst_80MHz
    SLICE_X25Y69.CLK     net (fanout=1128)     1.087   BUFG_CLK_80MHz
    -------------------------------------------------  ---------------------------
    Total                                      0.774ns (-3.394ns logic, 4.168ns route)

  Maximum Data Path at Slow Process Corner: SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/m_State_FSM_FFd3 to SRI_RTS<2>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y69.AQ      Tcko                  0.391   SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/m_State_FSM_FFd3
                                                       SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/m_State_FSM_FFd3
    SLICE_X6Y63.A4       net (fanout=74)       6.500   SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/m_State_FSM_FFd3
    SLICE_X6Y63.A        Tilo                  0.203   SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/CRC_Modbus_1/m_CRCData<3>
                                                       SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/oDataDir1
    K2.O                 net (fanout=1)        3.957   SRI_RTS_2_OBUF
    K2.PAD               Tioop                 2.381   SRI_RTS<2>
                                                       SRI_RTS_2_OBUF
                                                       SRI_RTS<2>
    -------------------------------------------------  ---------------------------
    Total                                     13.432ns (2.975ns logic, 10.457ns route)
                                                       (22.1% logic, 77.9% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  15.149ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_State (FF)
  Destination:          SRI_RTS<2> (PAD)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Requirement:          25.000ns
  Data Path Delay:      8.694ns (Levels of Logic = 2)
  Clock Path Delay:     0.757ns (Levels of Logic = 4)
  Clock Uncertainty:    0.400ns

  Clock Uncertainty:          0.400ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Maximum Clock Path at Slow Process Corner: g_clk to SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_State
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A10.I                Tiopi                 1.310   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp383.IMUX.25
    BUFIO2_X2Y27.I       net (fanout=2)        1.827   IBUFG_CLK_40MHz
    BUFIO2_X2Y27.DIVCLK  Tbufcko_DIVCLK        0.111   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y2.CLKIN       net (fanout=1)        0.646   DCM_SP_inst_40MHz_ML_NEW_DIVCLK
    DCM_X0Y2.CLK2X       Tdmcko_CLK2X         -5.024   DCM_SP_inst_40MHz
                                                       DCM_SP_inst_40MHz
    BUFGMUX_X2Y10.I0     net (fanout=1)        0.608   CLK_80MHz
    BUFGMUX_X2Y10.O      Tgi0o                 0.209   BUFG_inst_80MHz
                                                       BUFG_inst_80MHz
    SLICE_X27Y71.CLK     net (fanout=1128)     1.070   BUFG_CLK_80MHz
    -------------------------------------------------  ---------------------------
    Total                                      0.757ns (-3.394ns logic, 4.151ns route)

  Maximum Data Path at Slow Process Corner: SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_State to SRI_RTS<2>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y71.AQ      Tcko                  0.391   SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_State
                                                       SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_State
    SLICE_X6Y63.A1       net (fanout=56)       1.762   SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_State
    SLICE_X6Y63.A        Tilo                  0.203   SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/CRC_Modbus_1/m_CRCData<3>
                                                       SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/oDataDir1
    K2.O                 net (fanout=1)        3.957   SRI_RTS_2_OBUF
    K2.PAD               Tioop                 2.381   SRI_RTS<2>
                                                       SRI_RTS_2_OBUF
                                                       SRI_RTS<2>
    -------------------------------------------------  ---------------------------
    Total                                      8.694ns (2.975ns logic, 5.719ns route)
                                                       (34.2% logic, 65.8% route)

--------------------------------------------------------------------------------

Fastest Paths: OFFSET = OUT 25 ns AFTER COMP "g_clk";
--------------------------------------------------------------------------------

Paths for end point SRI_TX<1> (B1.PAD), 1 path
--------------------------------------------------------------------------------
Delay (fastest paths):  3.331ns (clock arrival + clock path + data path - uncertainty)
  Source:               SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_BitData (FF)
  Destination:          SRI_TX<1> (PAD)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Data Path Delay:      3.151ns (Levels of Logic = 1)
  Clock Path Delay:     0.580ns (Levels of Logic = 4)
  Clock Uncertainty:    0.400ns

  Clock Uncertainty:          0.400ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Minimum Clock Path at Fast Process Corner: g_clk to SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_BitData
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A10.I                Tiopi                 0.763   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp383.IMUX.25
    BUFIO2_X2Y27.I       net (fanout=2)        1.151   IBUFG_CLK_40MHz
    BUFIO2_X2Y27.DIVCLK  Tbufcko_DIVCLK        0.122   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y2.CLKIN       net (fanout=1)        0.342   DCM_SP_inst_40MHz_ML_NEW_DIVCLK
    DCM_X0Y2.CLK2X       Tdmcko_CLK2X         -2.783   DCM_SP_inst_40MHz
                                                       DCM_SP_inst_40MHz
    BUFGMUX_X2Y10.I0     net (fanout=1)        0.265   CLK_80MHz
    BUFGMUX_X2Y10.O      Tgi0o                 0.059   BUFG_inst_80MHz
                                                       BUFG_inst_80MHz
    SLICE_X9Y46.CLK      net (fanout=1128)     0.661   BUFG_CLK_80MHz
    -------------------------------------------------  ---------------------------
    Total                                      0.580ns (-1.839ns logic, 2.419ns route)

  Minimum Data Path at Fast Process Corner: SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_BitData to SRI_TX<1>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y46.AQ       Tcko                  0.198   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_BitData
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_BitData
    B1.O                 net (fanout=1)        1.557   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_BitData
    B1.PAD               Tioop                 1.396   SRI_TX<1>
                                                       SRI_TX_1_OBUF
                                                       SRI_TX<1>
    -------------------------------------------------  ---------------------------
    Total                                      3.151ns (1.594ns logic, 1.557ns route)
                                                       (50.6% logic, 49.4% route)

--------------------------------------------------------------------------------

Paths for end point SRI_RTS<1> (C1.PAD), 2 paths
--------------------------------------------------------------------------------
Delay (fastest paths):  4.082ns (clock arrival + clock path + data path - uncertainty)
  Source:               SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_State_FSM_FFd3 (FF)
  Destination:          SRI_RTS<1> (PAD)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Data Path Delay:      3.877ns (Levels of Logic = 2)
  Clock Path Delay:     0.605ns (Levels of Logic = 4)
  Clock Uncertainty:    0.400ns

  Clock Uncertainty:          0.400ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Minimum Clock Path at Fast Process Corner: g_clk to SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_State_FSM_FFd3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A10.I                Tiopi                 0.763   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp383.IMUX.25
    BUFIO2_X2Y27.I       net (fanout=2)        1.151   IBUFG_CLK_40MHz
    BUFIO2_X2Y27.DIVCLK  Tbufcko_DIVCLK        0.122   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y2.CLKIN       net (fanout=1)        0.342   DCM_SP_inst_40MHz_ML_NEW_DIVCLK
    DCM_X0Y2.CLK2X       Tdmcko_CLK2X         -2.783   DCM_SP_inst_40MHz
                                                       DCM_SP_inst_40MHz
    BUFGMUX_X2Y10.I0     net (fanout=1)        0.265   CLK_80MHz
    BUFGMUX_X2Y10.O      Tgi0o                 0.059   BUFG_inst_80MHz
                                                       BUFG_inst_80MHz
    SLICE_X5Y44.CLK      net (fanout=1128)     0.686   BUFG_CLK_80MHz
    -------------------------------------------------  ---------------------------
    Total                                      0.605ns (-1.839ns logic, 2.444ns route)

  Minimum Data Path at Fast Process Corner: SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_State_FSM_FFd3 to SRI_RTS<1>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y44.AQ       Tcko                  0.198   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_State_FSM_FFd3
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_State_FSM_FFd3
    SLICE_X1Y48.A4       net (fanout=74)       0.967   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_State_FSM_FFd3
    SLICE_X1Y48.A        Tilo                  0.156   SRI_RTS_1_OBUF
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/oDataDir1
    C1.O                 net (fanout=1)        1.160   SRI_RTS_1_OBUF
    C1.PAD               Tioop                 1.396   SRI_RTS<1>
                                                       SRI_RTS_1_OBUF
                                                       SRI_RTS<1>
    -------------------------------------------------  ---------------------------
    Total                                      3.877ns (1.750ns logic, 2.127ns route)
                                                       (45.1% logic, 54.9% route)

--------------------------------------------------------------------------------
Delay (fastest paths):  3.737ns (clock arrival + clock path + data path - uncertainty)
  Source:               SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_State (FF)
  Destination:          SRI_RTS<1> (PAD)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Data Path Delay:      3.550ns (Levels of Logic = 2)
  Clock Path Delay:     0.587ns (Levels of Logic = 4)
  Clock Uncertainty:    0.400ns

  Clock Uncertainty:          0.400ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Minimum Clock Path at Fast Process Corner: g_clk to SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_State
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A10.I                Tiopi                 0.763   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp383.IMUX.25
    BUFIO2_X2Y27.I       net (fanout=2)        1.151   IBUFG_CLK_40MHz
    BUFIO2_X2Y27.DIVCLK  Tbufcko_DIVCLK        0.122   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y2.CLKIN       net (fanout=1)        0.342   DCM_SP_inst_40MHz_ML_NEW_DIVCLK
    DCM_X0Y2.CLK2X       Tdmcko_CLK2X         -2.783   DCM_SP_inst_40MHz
                                                       DCM_SP_inst_40MHz
    BUFGMUX_X2Y10.I0     net (fanout=1)        0.265   CLK_80MHz
    BUFGMUX_X2Y10.O      Tgi0o                 0.059   BUFG_inst_80MHz
                                                       BUFG_inst_80MHz
    SLICE_X5Y48.CLK      net (fanout=1128)     0.668   BUFG_CLK_80MHz
    -------------------------------------------------  ---------------------------
    Total                                      0.587ns (-1.839ns logic, 2.426ns route)

  Minimum Data Path at Fast Process Corner: SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_State to SRI_RTS<1>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y48.AQ       Tcko                  0.198   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_State
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_State
    SLICE_X1Y48.A3       net (fanout=56)       0.640   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_State
    SLICE_X1Y48.A        Tilo                  0.156   SRI_RTS_1_OBUF
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/oDataDir1
    C1.O                 net (fanout=1)        1.160   SRI_RTS_1_OBUF
    C1.PAD               Tioop                 1.396   SRI_RTS<1>
                                                       SRI_RTS_1_OBUF
                                                       SRI_RTS<1>
    -------------------------------------------------  ---------------------------
    Total                                      3.550ns (1.750ns logic, 1.800ns route)
                                                       (49.3% logic, 50.7% route)

--------------------------------------------------------------------------------

Paths for end point SRI_TX<0> (E1.PAD), 1 path
--------------------------------------------------------------------------------
Delay (fastest paths):  3.959ns (clock arrival + clock path + data path - uncertainty)
  Source:               SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_BitData (FF)
  Destination:          SRI_TX<0> (PAD)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Data Path Delay:      3.823ns (Levels of Logic = 1)
  Clock Path Delay:     0.536ns (Levels of Logic = 4)
  Clock Uncertainty:    0.400ns

  Clock Uncertainty:          0.400ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Minimum Clock Path at Fast Process Corner: g_clk to SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_BitData
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A10.I                Tiopi                 0.763   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp383.IMUX.25
    BUFIO2_X2Y27.I       net (fanout=2)        1.151   IBUFG_CLK_40MHz
    BUFIO2_X2Y27.DIVCLK  Tbufcko_DIVCLK        0.122   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y2.CLKIN       net (fanout=1)        0.342   DCM_SP_inst_40MHz_ML_NEW_DIVCLK
    DCM_X0Y2.CLK2X       Tdmcko_CLK2X         -2.783   DCM_SP_inst_40MHz
                                                       DCM_SP_inst_40MHz
    BUFGMUX_X2Y10.I0     net (fanout=1)        0.265   CLK_80MHz
    BUFGMUX_X2Y10.O      Tgi0o                 0.059   BUFG_inst_80MHz
                                                       BUFG_inst_80MHz
    SLICE_X13Y24.CLK     net (fanout=1128)     0.617   BUFG_CLK_80MHz
    -------------------------------------------------  ---------------------------
    Total                                      0.536ns (-1.839ns logic, 2.375ns route)

  Minimum Data Path at Fast Process Corner: SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_BitData to SRI_TX<0>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y24.AQ      Tcko                  0.198   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_BitData
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_BitData
    E1.O                 net (fanout=1)        2.229   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_BitData
    E1.PAD               Tioop                 1.396   SRI_TX<0>
                                                       SRI_TX_0_OBUF
                                                       SRI_TX<0>
    -------------------------------------------------  ---------------------------
    Total                                      3.823ns (1.594ns logic, 2.229ns route)
                                                       (41.7% logic, 58.3% route)

--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_g_clk
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_g_clk                       |     25.000ns|     23.314ns|     24.468ns|            0|            0|    321793425|       871592|
| TS_CLK_80MHz                  |     12.500ns|     12.234ns|      5.652ns|            0|            0|       871568|           24|
|  TS_TO_SRIPartition_1G1Channel|     12.500ns|      5.652ns|          N/A|            0|            0|            4|            0|
|  2SRIComPartition_1m_WEB1_0_LD|             |             |             |             |             |             |             |
|  C                            |             |             |             |             |             |             |             |
|  TS_TO_SRIPartition_1G1Channel|     12.500ns|      5.594ns|          N/A|            0|            0|            4|            0|
|  2SRIComPartition_1m_WEB1_1_LD|             |             |             |             |             |             |             |
|  C                            |             |             |             |             |             |             |             |
|  TS_TO_SRIPartition_1G1Channel|     12.500ns|      3.660ns|          N/A|            0|            0|            4|            0|
|  1SRIComPartition_1m_WEB1_0_LD|             |             |             |             |             |             |             |
|  C                            |             |             |             |             |             |             |             |
|  TS_TO_SRIPartition_1G1Channel|     12.500ns|      4.156ns|          N/A|            0|            0|            4|            0|
|  1SRIComPartition_1m_WEB1_1_LD|             |             |             |             |             |             |             |
|  C                            |             |             |             |             |             |             |             |
|  TS_TO_SRIPartition_1G1Channel|     12.500ns|      5.528ns|          N/A|            0|            0|            4|            0|
|  0SRIComPartition_1m_WEB1_0_LD|             |             |             |             |             |             |             |
|  C                            |             |             |             |             |             |             |             |
|  TS_TO_SRIPartition_1G1Channel|     12.500ns|      5.008ns|          N/A|            0|            0|            4|            0|
|  0SRIComPartition_1m_WEB1_1_LD|             |             |             |             |             |             |             |
|  C                            |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock g_clk
----------------+------------+------------+------------+------------+------------------+--------+
                |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source          | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
----------------+------------+------------+------------+------------+------------------+--------+
SRI_RX<0>       |    3.533(R)|      SLOW  |   -0.903(R)|      FAST  |BUFG_CLK_80MHz    |   0.000|
SRI_RX<1>       |    2.334(R)|      SLOW  |   -0.235(R)|      FAST  |BUFG_CLK_80MHz    |   0.000|
SRI_RX<2>       |    4.068(R)|      SLOW  |   -1.274(R)|      FAST  |BUFG_CLK_80MHz    |   0.000|
iE_stop         |    7.710(R)|      SLOW  |   -4.219(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
iLIO_DI         |    3.141(R)|      SLOW  |   -1.368(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
iXY2_STS        |    1.868(R)|      SLOW  |   -0.590(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
lb_cs_n         |    3.259(R)|      SLOW  |   -0.757(R)|      FAST  |BUFG_CLK_80MHz    |   0.000|
lb_rd_n         |    4.300(R)|      SLOW  |   -1.430(R)|      FAST  |BUFG_CLK_80MHz    |   0.000|
lb_wr_n         |    4.287(R)|      SLOW  |   -1.591(R)|      FAST  |BUFG_CLK_80MHz    |   0.000|
svo_alarm<0>    |    2.490(R)|      SLOW  |   -1.060(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
svo_alarm<1>    |    1.785(R)|      SLOW  |   -0.516(R)|      SLOW  |BUFG_CLK_40MHz    |   0.000|
svo_alarm<2>    |    1.361(R)|      SLOW  |   -0.104(R)|      SLOW  |BUFG_CLK_40MHz    |   0.000|
svo_alarm<3>    |    2.365(R)|      SLOW  |   -0.988(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
svo_enc_a<0>    |    1.448(R)|      SLOW  |   -0.204(R)|      SLOW  |BUFG_CLK_40MHz    |   0.000|
svo_enc_a<1>    |    1.854(R)|      SLOW  |   -0.589(R)|      SLOW  |BUFG_CLK_40MHz    |   0.000|
svo_enc_a<2>    |    1.491(R)|      SLOW  |   -0.225(R)|      SLOW  |BUFG_CLK_40MHz    |   0.000|
svo_enc_a<3>    |    3.437(R)|      SLOW  |   -1.313(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
svo_enc_a<4>    |    5.808(R)|      SLOW  |   -3.096(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
svo_enc_b<0>    |    2.338(R)|      SLOW  |   -0.936(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
svo_enc_b<1>    |    2.276(R)|      SLOW  |   -0.965(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
svo_enc_b<2>    |    2.034(R)|      SLOW  |   -0.590(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
svo_enc_b<3>    |    2.158(R)|      SLOW  |   -0.701(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
svo_enc_b<4>    |    2.008(R)|      SLOW  |   -0.629(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
svo_enc_index<0>|    1.285(R)|      SLOW  |   -0.039(R)|      SLOW  |BUFG_CLK_40MHz    |   0.000|
svo_enc_index<1>|    1.339(R)|      SLOW  |   -0.080(R)|      SLOW  |BUFG_CLK_40MHz    |   0.000|
svo_enc_index<2>|    2.370(R)|      SLOW  |   -0.833(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
svo_enc_index<3>|    1.881(R)|      SLOW  |   -0.563(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
svo_enc_index<4>|    4.860(R)|      SLOW  |   -2.342(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
----------------+------------+------------+------------+------------+------------------+--------+

Clock g_clk to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
SRI_RTS<0>  |         8.889(R)|      SLOW  |         4.505(R)|      FAST  |BUFG_CLK_80MHz    |   0.000|
SRI_RTS<1>  |         7.738(R)|      SLOW  |         3.737(R)|      FAST  |BUFG_CLK_80MHz    |   0.000|
SRI_RTS<2>  |        14.606(R)|      SLOW  |         5.174(R)|      FAST  |BUFG_CLK_80MHz    |   0.000|
SRI_TX<0>   |         7.552(R)|      SLOW  |         3.959(R)|      FAST  |BUFG_CLK_80MHz    |   0.000|
SRI_TX<1>   |         6.492(R)|      SLOW  |         3.331(R)|      FAST  |BUFG_CLK_80MHz    |   0.000|
SRI_TX<2>   |         7.776(R)|      SLOW  |         4.082(R)|      FAST  |BUFG_CLK_80MHz    |   0.000|
lb_int      |        10.559(R)|      SLOW  |         5.898(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
led_1       |        12.048(R)|      SLOW  |         6.135(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
oLIO_DO     |         7.975(R)|      SLOW  |         4.069(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
oLaser1     |        14.715(R)|      SLOW  |         5.198(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
oLaser2     |        14.838(R)|      SLOW  |         5.701(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
oLaserOn    |        12.186(R)|      SLOW  |         4.936(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
oSPIDAC_CLK |         9.050(R)|      SLOW  |         4.949(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
oSPIDAC_CSn |         9.418(R)|      SLOW  |         5.265(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
oSPIDAC_DO  |         8.728(R)|      SLOW  |         4.783(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
oXY2_CLK    |         7.760(R)|      SLOW  |         4.176(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
oXY2_DAT<0> |         8.904(R)|      SLOW  |         4.882(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
oXY2_DAT<1> |         8.058(R)|      SLOW  |         4.362(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
oXY2_DAT<2> |         8.311(R)|      SLOW  |         4.508(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
oXY2_FS     |        10.207(R)|      SLOW  |         5.663(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
svo_ccw<0>  |         8.394(R)|      SLOW  |         4.631(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
svo_ccw<1>  |         8.029(R)|      SLOW  |         4.409(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
svo_ccw<2>  |         8.181(R)|      SLOW  |         4.425(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
svo_ccw<3>  |         8.633(R)|      SLOW  |         4.774(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
svo_cw<0>   |         8.571(R)|      SLOW  |         4.761(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
svo_cw<1>   |         7.919(R)|      SLOW  |         4.363(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
svo_cw<2>   |         9.007(R)|      SLOW  |         5.033(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
svo_cw<3>   |         8.152(R)|      SLOW  |         4.405(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
svo_on      |        13.650(R)|      SLOW  |         7.139(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock g_clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
g_clk          |   17.674|         |         |         |
---------------+---------+---------+---------+---------+

OFFSET = IN 25 ns VALID 25 ns BEFORE COMP "g_clk" "RISING";
Worst Case Data Window 7.671; Ideal Clock Offset To Actual Clock -8.625; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
SRI_RX<0>         |    3.533(R)|      SLOW  |   -0.903(R)|      FAST  |   21.467|    0.903|       10.282|
SRI_RX<1>         |    2.334(R)|      SLOW  |   -0.235(R)|      FAST  |   22.666|    0.235|       11.216|
SRI_RX<2>         |    4.068(R)|      SLOW  |   -1.274(R)|      FAST  |   20.932|    1.274|        9.829|
iE_stop           |    7.710(R)|      SLOW  |   -4.219(R)|      FAST  |   17.290|    4.219|        6.535|
iLIO_DI           |    3.141(R)|      SLOW  |   -1.368(R)|      FAST  |   21.859|    1.368|       10.246|
iXY2_STS          |    1.868(R)|      SLOW  |   -0.590(R)|      FAST  |   23.132|    0.590|       11.271|
lb_cs_n           |    3.259(R)|      SLOW  |   -0.757(R)|      FAST  |   21.741|    0.757|       10.492|
lb_rd_n           |    4.300(R)|      SLOW  |   -1.430(R)|      FAST  |   20.700|    1.430|        9.635|
lb_wr_n           |    4.287(R)|      SLOW  |   -1.591(R)|      FAST  |   20.713|    1.591|        9.561|
svo_alarm<0>      |    2.490(R)|      SLOW  |   -1.060(R)|      FAST  |   22.510|    1.060|       10.725|
svo_alarm<1>      |    1.785(R)|      SLOW  |   -0.516(R)|      SLOW  |   23.215|    0.516|       11.349|
svo_alarm<2>      |    1.361(R)|      SLOW  |   -0.104(R)|      SLOW  |   23.639|    0.104|       11.768|
svo_alarm<3>      |    2.365(R)|      SLOW  |   -0.988(R)|      FAST  |   22.635|    0.988|       10.824|
svo_enc_a<0>      |    1.448(R)|      SLOW  |   -0.204(R)|      SLOW  |   23.552|    0.204|       11.674|
svo_enc_a<1>      |    1.854(R)|      SLOW  |   -0.589(R)|      SLOW  |   23.146|    0.589|       11.279|
svo_enc_a<2>      |    1.491(R)|      SLOW  |   -0.225(R)|      SLOW  |   23.509|    0.225|       11.642|
svo_enc_a<3>      |    3.437(R)|      SLOW  |   -1.313(R)|      FAST  |   21.563|    1.313|       10.125|
svo_enc_a<4>      |    5.808(R)|      SLOW  |   -3.096(R)|      FAST  |   19.192|    3.096|        8.048|
svo_enc_b<0>      |    2.338(R)|      SLOW  |   -0.936(R)|      FAST  |   22.662|    0.936|       10.863|
svo_enc_b<1>      |    2.276(R)|      SLOW  |   -0.965(R)|      FAST  |   22.724|    0.965|       10.880|
svo_enc_b<2>      |    2.034(R)|      SLOW  |   -0.590(R)|      FAST  |   22.966|    0.590|       11.188|
svo_enc_b<3>      |    2.158(R)|      SLOW  |   -0.701(R)|      FAST  |   22.842|    0.701|       11.070|
svo_enc_b<4>      |    2.008(R)|      SLOW  |   -0.629(R)|      FAST  |   22.992|    0.629|       11.182|
svo_enc_index<0>  |    1.285(R)|      SLOW  |   -0.039(R)|      SLOW  |   23.715|    0.039|       11.838|
svo_enc_index<1>  |    1.339(R)|      SLOW  |   -0.080(R)|      SLOW  |   23.661|    0.080|       11.791|
svo_enc_index<2>  |    2.370(R)|      SLOW  |   -0.833(R)|      FAST  |   22.630|    0.833|       10.899|
svo_enc_index<3>  |    1.881(R)|      SLOW  |   -0.563(R)|      FAST  |   23.119|    0.563|       11.278|
svo_enc_index<4>  |    4.860(R)|      SLOW  |   -2.342(R)|      FAST  |   20.140|    2.342|        8.899|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|       7.710|         -  |      -0.039|         -  |   17.290|    0.039|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

OFFSET = OUT 25 ns AFTER COMP "g_clk";
Bus Skew: 8.346 ns; 
-----------------------------------------------+-------------+------------+-------------+------------+--------------+
                                               |Max (slowest)|  Process   |Min (fastest)|  Process   |              |
PAD                                            | Delay (ns)  |   Corner   | Delay (ns)  |   Corner   |Edge Skew (ns)|
-----------------------------------------------+-------------+------------+-------------+------------+--------------+
SRI_RTS<0>                                     |        8.889|      SLOW  |        4.505|      FAST  |         2.397|
SRI_RTS<1>                                     |        7.738|      SLOW  |        3.737|      FAST  |         1.246|
SRI_RTS<2>                                     |       14.606|      SLOW  |        5.174|      FAST  |         8.114|
SRI_TX<0>                                      |        7.552|      SLOW  |        3.959|      FAST  |         1.060|
SRI_TX<1>                                      |        6.492|      SLOW  |        3.331|      FAST  |         0.000|
SRI_TX<2>                                      |        7.776|      SLOW  |        4.082|      FAST  |         1.284|
lb_int                                         |       10.559|      SLOW  |        5.898|      FAST  |         4.067|
led_1                                          |       12.048|      SLOW  |        6.135|      FAST  |         5.556|
oLIO_DO                                        |        7.975|      SLOW  |        4.069|      FAST  |         1.483|
oLaser1                                        |       14.715|      SLOW  |        5.198|      FAST  |         8.223|
oLaser2                                        |       14.838|      SLOW  |        5.701|      FAST  |         8.346|
oLaserOn                                       |       12.186|      SLOW  |        4.936|      FAST  |         5.694|
oSPIDAC_CLK                                    |        9.050|      SLOW  |        4.949|      FAST  |         2.558|
oSPIDAC_CSn                                    |        9.418|      SLOW  |        5.265|      FAST  |         2.926|
oSPIDAC_DO                                     |        8.728|      SLOW  |        4.783|      FAST  |         2.236|
oXY2_CLK                                       |        7.760|      SLOW  |        4.176|      FAST  |         1.268|
oXY2_DAT<0>                                    |        8.904|      SLOW  |        4.882|      FAST  |         2.412|
oXY2_DAT<1>                                    |        8.058|      SLOW  |        4.362|      FAST  |         1.566|
oXY2_DAT<2>                                    |        8.311|      SLOW  |        4.508|      FAST  |         1.819|
oXY2_FS                                        |       10.207|      SLOW  |        5.663|      FAST  |         3.715|
svo_ccw<0>                                     |        8.394|      SLOW  |        4.631|      FAST  |         1.902|
svo_ccw<1>                                     |        8.029|      SLOW  |        4.409|      FAST  |         1.537|
svo_ccw<2>                                     |        8.181|      SLOW  |        4.425|      FAST  |         1.689|
svo_ccw<3>                                     |        8.633|      SLOW  |        4.774|      FAST  |         2.141|
svo_cw<0>                                      |        8.571|      SLOW  |        4.761|      FAST  |         2.079|
svo_cw<1>                                      |        7.919|      SLOW  |        4.363|      FAST  |         1.427|
svo_cw<2>                                      |        9.007|      SLOW  |        5.033|      FAST  |         2.515|
svo_cw<3>                                      |        8.152|      SLOW  |        4.405|      FAST  |         1.660|
svo_on                                         |       13.650|      SLOW  |        7.139|      FAST  |         7.158|
-----------------------------------------------+-------------+------------+-------------+------------+--------------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 322665620 paths, 0 nets, and 57297 connections

Design statistics:
   Minimum period:  23.314ns{1}   (Maximum frequency:  42.893MHz)
   Maximum path delay from/to any node:   5.652ns
   Minimum input required time before clock:   7.710ns
   Minimum output required time after clock:  14.838ns


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Thu Nov 08 13:09:02 2018 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 316 MB



