//
// Generated by Bluespec Compiler, version 2018.10.beta1 (build e1df8052c, 2018-10-17)
//
//
//
//
// Ports:
// Name                         I/O  size props
// RDY_server_core_request_put    O     1 reg
// server_core_response_get       O    70 reg
// RDY_server_core_response_get   O     1 reg
// RDY_server_reset_request_put   O     1 reg
// RDY_server_reset_response_get  O     1 reg
// CLK                            I     1 clock
// RST_N                          I     1 reset
// server_core_request_put        I   202 reg
// EN_server_core_request_put     I     1
// EN_server_reset_request_put    I     1
// EN_server_reset_response_get   I     1
// EN_server_core_response_get    I     1
//
// No combinational paths from inputs to outputs
//
//

`ifdef BSV_ASSIGNMENT_DELAY
`else
  `define BSV_ASSIGNMENT_DELAY
`endif

`ifdef BSV_POSITIVE_RESET
  `define BSV_RESET_VALUE 1'b1
  `define BSV_RESET_EDGE posedge
`else
  `define BSV_RESET_VALUE 1'b0
  `define BSV_RESET_EDGE negedge
`endif

module mkFPU(CLK,
	     RST_N,

	     server_core_request_put,
	     EN_server_core_request_put,
	     RDY_server_core_request_put,

	     EN_server_core_response_get,
	     server_core_response_get,
	     RDY_server_core_response_get,

	     EN_server_reset_request_put,
	     RDY_server_reset_request_put,

	     EN_server_reset_response_get,
	     RDY_server_reset_response_get);
  input  CLK;
  input  RST_N;

  // action method server_core_request_put
  input  [201 : 0] server_core_request_put;
  input  EN_server_core_request_put;
  output RDY_server_core_request_put;

  // actionvalue method server_core_response_get
  input  EN_server_core_response_get;
  output [69 : 0] server_core_response_get;
  output RDY_server_core_response_get;

  // action method server_reset_request_put
  input  EN_server_reset_request_put;
  output RDY_server_reset_request_put;

  // action method server_reset_response_get
  input  EN_server_reset_response_get;
  output RDY_server_reset_response_get;

  // signals for module outputs
  wire [69 : 0] server_core_response_get;
  wire RDY_server_core_request_put,
       RDY_server_core_response_get,
       RDY_server_reset_request_put,
       RDY_server_reset_response_get;

  // ports of submodule fpu_madd_fOperand_S0
  wire [195 : 0] fpu_madd_fOperand_S0$D_IN, fpu_madd_fOperand_S0$D_OUT;
  wire fpu_madd_fOperand_S0$CLR,
       fpu_madd_fOperand_S0$DEQ,
       fpu_madd_fOperand_S0$EMPTY_N,
       fpu_madd_fOperand_S0$ENQ,
       fpu_madd_fOperand_S0$FULL_N;

  // ports of submodule fpu_madd_fProd_S2
  wire [105 : 0] fpu_madd_fProd_S2$D_IN, fpu_madd_fProd_S2$D_OUT;
  wire fpu_madd_fProd_S2$CLR,
       fpu_madd_fProd_S2$DEQ,
       fpu_madd_fProd_S2$EMPTY_N,
       fpu_madd_fProd_S2$ENQ,
       fpu_madd_fProd_S2$FULL_N;

  // ports of submodule fpu_madd_fProd_S3
  wire [105 : 0] fpu_madd_fProd_S3$D_IN, fpu_madd_fProd_S3$D_OUT;
  wire fpu_madd_fProd_S3$CLR,
       fpu_madd_fProd_S3$DEQ,
       fpu_madd_fProd_S3$EMPTY_N,
       fpu_madd_fProd_S3$ENQ,
       fpu_madd_fProd_S3$FULL_N;

  // ports of submodule fpu_madd_fResult_S9
  wire [68 : 0] fpu_madd_fResult_S9$D_IN, fpu_madd_fResult_S9$D_OUT;
  wire fpu_madd_fResult_S9$CLR,
       fpu_madd_fResult_S9$DEQ,
       fpu_madd_fResult_S9$EMPTY_N,
       fpu_madd_fResult_S9$ENQ,
       fpu_madd_fResult_S9$FULL_N;

  // ports of submodule fpu_madd_fState_S1
  wire [257 : 0] fpu_madd_fState_S1$D_IN, fpu_madd_fState_S1$D_OUT;
  wire fpu_madd_fState_S1$CLR,
       fpu_madd_fState_S1$DEQ,
       fpu_madd_fState_S1$EMPTY_N,
       fpu_madd_fState_S1$ENQ,
       fpu_madd_fState_S1$FULL_N;

  // ports of submodule fpu_madd_fState_S2
  wire [151 : 0] fpu_madd_fState_S2$D_IN, fpu_madd_fState_S2$D_OUT;
  wire fpu_madd_fState_S2$CLR,
       fpu_madd_fState_S2$DEQ,
       fpu_madd_fState_S2$EMPTY_N,
       fpu_madd_fState_S2$ENQ,
       fpu_madd_fState_S2$FULL_N;

  // ports of submodule fpu_madd_fState_S3
  wire [151 : 0] fpu_madd_fState_S3$D_IN, fpu_madd_fState_S3$D_OUT;
  wire fpu_madd_fState_S3$CLR,
       fpu_madd_fState_S3$DEQ,
       fpu_madd_fState_S3$EMPTY_N,
       fpu_madd_fState_S3$ENQ,
       fpu_madd_fState_S3$FULL_N;

  // ports of submodule fpu_madd_fState_S4
  wire [203 : 0] fpu_madd_fState_S4$D_IN, fpu_madd_fState_S4$D_OUT;
  wire fpu_madd_fState_S4$CLR,
       fpu_madd_fState_S4$DEQ,
       fpu_madd_fState_S4$EMPTY_N,
       fpu_madd_fState_S4$ENQ,
       fpu_madd_fState_S4$FULL_N;

  // ports of submodule fpu_madd_fState_S5
  wire [215 : 0] fpu_madd_fState_S5$D_IN, fpu_madd_fState_S5$D_OUT;
  wire fpu_madd_fState_S5$CLR,
       fpu_madd_fState_S5$DEQ,
       fpu_madd_fState_S5$EMPTY_N,
       fpu_madd_fState_S5$ENQ,
       fpu_madd_fState_S5$FULL_N;

  // ports of submodule fpu_madd_fState_S6
  wire [202 : 0] fpu_madd_fState_S6$D_IN, fpu_madd_fState_S6$D_OUT;
  wire fpu_madd_fState_S6$CLR,
       fpu_madd_fState_S6$DEQ,
       fpu_madd_fState_S6$EMPTY_N,
       fpu_madd_fState_S6$ENQ,
       fpu_madd_fState_S6$FULL_N;

  // ports of submodule fpu_madd_fState_S7
  wire [202 : 0] fpu_madd_fState_S7$D_IN, fpu_madd_fState_S7$D_OUT;
  wire fpu_madd_fState_S7$CLR,
       fpu_madd_fState_S7$DEQ,
       fpu_madd_fState_S7$EMPTY_N,
       fpu_madd_fState_S7$ENQ,
       fpu_madd_fState_S7$FULL_N;

  // ports of submodule fpu_madd_fState_S8
  wire [140 : 0] fpu_madd_fState_S8$D_IN, fpu_madd_fState_S8$D_OUT;
  wire fpu_madd_fState_S8$CLR,
       fpu_madd_fState_S8$DEQ,
       fpu_madd_fState_S8$EMPTY_N,
       fpu_madd_fState_S8$ENQ,
       fpu_madd_fState_S8$FULL_N;

  // ports of submodule iFifo
  wire [201 : 0] iFifo$D_IN, iFifo$D_OUT;
  wire iFifo$CLR, iFifo$DEQ, iFifo$EMPTY_N, iFifo$ENQ, iFifo$FULL_N;

  // ports of submodule isDoubleFifo
  wire isDoubleFifo$CLR,
       isDoubleFifo$DEQ,
       isDoubleFifo$D_IN,
       isDoubleFifo$D_OUT,
       isDoubleFifo$EMPTY_N,
       isDoubleFifo$ENQ,
       isDoubleFifo$FULL_N;

  // ports of submodule isNegateFifo
  wire isNegateFifo$CLR,
       isNegateFifo$DEQ,
       isNegateFifo$D_IN,
       isNegateFifo$D_OUT,
       isNegateFifo$EMPTY_N,
       isNegateFifo$ENQ,
       isNegateFifo$FULL_N;

  // ports of submodule oFifo
  wire [69 : 0] oFifo$D_IN, oFifo$D_OUT;
  wire oFifo$CLR, oFifo$DEQ, oFifo$EMPTY_N, oFifo$ENQ, oFifo$FULL_N;

  // ports of submodule resetReqsF
  wire resetReqsF$CLR,
       resetReqsF$DEQ,
       resetReqsF$EMPTY_N,
       resetReqsF$ENQ,
       resetReqsF$FULL_N;

  // ports of submodule resetRspsF
  wire resetRspsF$CLR,
       resetRspsF$DEQ,
       resetRspsF$EMPTY_N,
       resetRspsF$ENQ,
       resetRspsF$FULL_N;

  // ports of submodule rmdFifo
  wire [2 : 0] rmdFifo$D_IN, rmdFifo$D_OUT;
  wire rmdFifo$CLR, rmdFifo$DEQ, rmdFifo$EMPTY_N, rmdFifo$ENQ, rmdFifo$FULL_N;

  // rule scheduling signals
  wire CAN_FIRE_RL_fpu_madd_s1_stage,
       CAN_FIRE_RL_fpu_madd_s2_stage,
       CAN_FIRE_RL_fpu_madd_s3_stage,
       CAN_FIRE_RL_fpu_madd_s4_stage,
       CAN_FIRE_RL_fpu_madd_s5_stage,
       CAN_FIRE_RL_fpu_madd_s6_stage,
       CAN_FIRE_RL_fpu_madd_s7_stage,
       CAN_FIRE_RL_fpu_madd_s8_stage,
       CAN_FIRE_RL_fpu_madd_s9_stage,
       CAN_FIRE_RL_getResMAdd,
       CAN_FIRE_RL_passResult,
       CAN_FIRE_RL_rl_reset,
       CAN_FIRE_RL_start_op,
       CAN_FIRE_server_core_request_put,
       CAN_FIRE_server_core_response_get,
       CAN_FIRE_server_reset_request_put,
       CAN_FIRE_server_reset_response_get,
       WILL_FIRE_RL_fpu_madd_s1_stage,
       WILL_FIRE_RL_fpu_madd_s2_stage,
       WILL_FIRE_RL_fpu_madd_s3_stage,
       WILL_FIRE_RL_fpu_madd_s4_stage,
       WILL_FIRE_RL_fpu_madd_s5_stage,
       WILL_FIRE_RL_fpu_madd_s6_stage,
       WILL_FIRE_RL_fpu_madd_s7_stage,
       WILL_FIRE_RL_fpu_madd_s8_stage,
       WILL_FIRE_RL_fpu_madd_s9_stage,
       WILL_FIRE_RL_getResMAdd,
       WILL_FIRE_RL_passResult,
       WILL_FIRE_RL_rl_reset,
       WILL_FIRE_RL_start_op,
       WILL_FIRE_server_core_request_put,
       WILL_FIRE_server_core_response_get,
       WILL_FIRE_server_reset_request_put,
       WILL_FIRE_server_reset_response_get;

  // remaining internal signals
  reg [63 : 0] CASE_iFifoD_OUT_BITS_3_TO_0_0_460718241880001_ETC__q150,
	       CASE_iFifoD_OUT_BITS_3_TO_0_0_IF_iFifo_first__ETC__q149,
	       IF_iFifo_first__288_BITS_3_TO_0_289_EQ_0_290_O_ETC___d2814;
  reg [62 : 0] CASE_fpu_madd_fState_S8D_OUT_BITS_2_TO_1_0b0__ETC__q146,
	       CASE_fpu_madd_fState_S8D_OUT_BITS_2_TO_1_0b0__ETC__q147,
	       CASE_fpu_madd_fState_S8D_OUT_BITS_70_TO_68_0__ETC__q148;
  reg [51 : 0] CASE_fpu_madd_fState_S8D_OUT_BITS_2_TO_1_0b0__ETC__q1,
	       CASE_fpu_madd_fState_S8D_OUT_BITS_2_TO_1_0b0__ETC__q2,
	       CASE_guard07050_0b0_sfdin15272_BITS_56_TO_5_0b_ETC__q90,
	       CASE_guard07050_0b0_sfdin15272_BITS_56_TO_5_0b_ETC__q91,
	       CASE_guard16089_0b0_theResult___snd24025_BITS__ETC__q92,
	       CASE_guard16089_0b0_theResult___snd24025_BITS__ETC__q93,
	       CASE_guard36708_0b0_theResult___snd44620_BITS__ETC__q55,
	       CASE_guard36708_0b0_theResult___snd44620_BITS__ETC__q56,
	       CASE_guard45957_0b0_sfdin54179_BITS_56_TO_5_0b_ETC__q57,
	       CASE_guard45957_0b0_sfdin54179_BITS_56_TO_5_0b_ETC__q58,
	       CASE_guard54996_0b0_theResult___snd62932_BITS__ETC__q61,
	       CASE_guard54996_0b0_theResult___snd62932_BITS__ETC__q62,
	       CASE_guard7451_0b0_theResult___snd5387_BITS_56_ETC__q32,
	       CASE_guard7451_0b0_theResult___snd5387_BITS_56_ETC__q33,
	       CASE_guard7801_0b0_theResult___snd05713_BITS_5_ETC__q88,
	       CASE_guard7801_0b0_theResult___snd05713_BITS_5_ETC__q89,
	       CASE_guard8412_0b0_sfdin6634_BITS_56_TO_5_0b1__ETC__q30,
	       CASE_guard8412_0b0_sfdin6634_BITS_56_TO_5_0b1__ETC__q31,
	       CASE_guard9163_0b0_theResult___snd7075_BITS_56_ETC__q28,
	       CASE_guard9163_0b0_theResult___snd7075_BITS_56_ETC__q29,
	       _theResult___fst_sfd__h106486,
	       _theResult___fst_sfd__h116076,
	       _theResult___fst_sfd__h124828,
	       _theResult___fst_sfd__h129627,
	       _theResult___fst_sfd__h145393,
	       _theResult___fst_sfd__h154983,
	       _theResult___fst_sfd__h163735,
	       _theResult___fst_sfd__h46440,
	       _theResult___fst_sfd__h52080,
	       _theResult___fst_sfd__h67848,
	       _theResult___fst_sfd__h77438,
	       _theResult___fst_sfd__h86190,
	       _theResult___fst_sfd__h90720;
  reg [22 : 0] CASE_guard73113_0b0_sfdin81206_BITS_56_TO_34_0_ETC__q133,
	       CASE_guard73113_0b0_sfdin81206_BITS_56_TO_34_0_ETC__q134,
	       CASE_guard81820_0b0_theResult___snd89819_BITS__ETC__q135,
	       CASE_guard81820_0b0_theResult___snd89819_BITS__ETC__q136,
	       CASE_guard90750_0b0_sfdin98972_BITS_56_TO_34_0_ETC__q137,
	       CASE_guard90750_0b0_sfdin98972_BITS_56_TO_34_0_ETC__q138,
	       CASE_guard99586_0b0_theResult___snd07609_BITS__ETC__q139,
	       CASE_guard99586_0b0_theResult___snd07609_BITS__ETC__q140,
	       _theResult___fst_sfd__h173086,
	       _theResult___fst_sfd__h181807,
	       _theResult___fst_sfd__h190389,
	       _theResult___fst_sfd__h199573,
	       _theResult___fst_sfd__h208209;
  reg [10 : 0] CASE_fpu_madd_fState_S8D_OUT_BITS_2_TO_1_0b0__ETC__q11,
	       CASE_fpu_madd_fState_S8D_OUT_BITS_2_TO_1_0b0__ETC__q12,
	       CASE_guard07050_0b0_theResult___fst_exp15278_0_ETC__q84,
	       CASE_guard07050_0b0_theResult___fst_exp15278_0_ETC__q85,
	       CASE_guard16089_0b0_theResult___fst_exp24079_0_ETC__q86,
	       CASE_guard16089_0b0_theResult___fst_exp24079_0_ETC__q87,
	       CASE_guard36708_0b0_theResult___fst_exp44669_0_ETC__q49,
	       CASE_guard36708_0b0_theResult___fst_exp44669_0_ETC__q50,
	       CASE_guard45957_0b0_theResult___fst_exp54185_0_ETC__q51,
	       CASE_guard45957_0b0_theResult___fst_exp54185_0_ETC__q52,
	       CASE_guard54996_0b0_theResult___fst_exp62986_0_ETC__q53,
	       CASE_guard54996_0b0_theResult___fst_exp62986_0_ETC__q54,
	       CASE_guard7451_0b0_theResult___fst_exp5441_0b1_ETC__q26,
	       CASE_guard7451_0b0_theResult___fst_exp5441_0b1_ETC__q27,
	       CASE_guard7801_0b0_theResult___fst_exp05762_0b_ETC__q82,
	       CASE_guard7801_0b0_theResult___fst_exp05762_0b_ETC__q83,
	       CASE_guard8412_0b0_theResult___fst_exp6640_0b1_ETC__q24,
	       CASE_guard8412_0b0_theResult___fst_exp6640_0b1_ETC__q25,
	       CASE_guard9163_0b0_theResult___fst_exp7124_0b1_ETC__q22,
	       CASE_guard9163_0b0_theResult___fst_exp7124_0b1_ETC__q23,
	       _theResult___fst_exp__h106485,
	       _theResult___fst_exp__h116075,
	       _theResult___fst_exp__h124827,
	       _theResult___fst_exp__h129626,
	       _theResult___fst_exp__h145392,
	       _theResult___fst_exp__h154982,
	       _theResult___fst_exp__h163734,
	       _theResult___fst_exp__h46439,
	       _theResult___fst_exp__h52079,
	       _theResult___fst_exp__h67847,
	       _theResult___fst_exp__h77437,
	       _theResult___fst_exp__h86189,
	       _theResult___fst_exp__h90719;
  reg [7 : 0] CASE_guard73113_0b0_theResult___fst_exp81212_0_ETC__q127,
	      CASE_guard73113_0b0_theResult___fst_exp81212_0_ETC__q128,
	      CASE_guard81820_0b0_theResult___fst_exp89868_0_ETC__q125,
	      CASE_guard81820_0b0_theResult___fst_exp89868_0_ETC__q126,
	      CASE_guard90750_0b0_theResult___fst_exp98978_0_ETC__q129,
	      CASE_guard90750_0b0_theResult___fst_exp98978_0_ETC__q130,
	      CASE_guard99586_0b0_theResult___fst_exp07663_0_ETC__q131,
	      CASE_guard99586_0b0_theResult___fst_exp07663_0_ETC__q132,
	      _theResult___fst_exp__h173085,
	      _theResult___fst_exp__h181806,
	      _theResult___fst_exp__h190388,
	      _theResult___fst_exp__h199572,
	      _theResult___fst_exp__h208208;
  reg CASE_fpu_madd_fState_S8D_OUT_BITS_2_TO_1_0b0__ETC__q141,
      CASE_fpu_madd_fState_S8D_OUT_BITS_70_TO_68_0__ETC__q142,
      CASE_guard07050_0b0_NOT_iFifoD_OUT_BIT_103_0b_ETC__q102,
      CASE_guard07050_0b0_iFifoD_OUT_BIT_103_0b1_iF_ETC__q96,
      CASE_guard16089_0b0_NOT_iFifoD_OUT_BIT_103_0b_ETC__q104,
      CASE_guard16089_0b0_iFifoD_OUT_BIT_103_0b1_iF_ETC__q98,
      CASE_guard36708_0b0_NOT_iFifoD_OUT_BIT_38_0b1_ETC__q67,
      CASE_guard36708_0b0_iFifoD_OUT_BIT_38_0b1_iFi_ETC__q59,
      CASE_guard45957_0b0_NOT_iFifoD_OUT_BIT_38_0b1_ETC__q69,
      CASE_guard45957_0b0_iFifoD_OUT_BIT_38_0b1_iFi_ETC__q63,
      CASE_guard54996_0b0_NOT_iFifoD_OUT_BIT_38_0b1_ETC__q71,
      CASE_guard54996_0b0_iFifoD_OUT_BIT_38_0b1_iFi_ETC__q65,
      CASE_guard73113_0b0_NOT_fpu_madd_fResult_S9D__ETC__q119,
      CASE_guard73113_0b0_fpu_madd_fResult_S9D_OUT__ETC__q117,
      CASE_guard7451_0b0_iFifoD_OUT_BIT_168_0b1_iFi_ETC__q38,
      CASE_guard7801_0b0_NOT_iFifoD_OUT_BIT_103_0b1_ETC__q100,
      CASE_guard7801_0b0_iFifoD_OUT_BIT_103_0b1_iFi_ETC__q94,
      CASE_guard81820_0b0_NOT_fpu_madd_fResult_S9D__ETC__q120,
      CASE_guard81820_0b0_fpu_madd_fResult_S9D_OUT__ETC__q118,
      CASE_guard8412_0b0_iFifoD_OUT_BIT_168_0b1_iFi_ETC__q36,
      CASE_guard90750_0b0_NOT_fpu_madd_fResult_S9D__ETC__q123,
      CASE_guard90750_0b0_fpu_madd_fResult_S9D_OUT__ETC__q121,
      CASE_guard9163_0b0_iFifoD_OUT_BIT_168_0b1_iFi_ETC__q34,
      CASE_guard99586_0b0_NOT_fpu_madd_fResult_S9D__ETC__q124,
      CASE_guard99586_0b0_fpu_madd_fResult_S9D_OUT__ETC__q122,
      CASE_iFifoD_OUT_BITS_3_TO_0_0_fpu_madd_fOpera_ETC__q145,
      CASE_iFifoD_OUT_BITS_6_TO_4_0_CASE_guard07050_ETC__q103,
      CASE_iFifoD_OUT_BITS_6_TO_4_0_CASE_guard07050_ETC__q97,
      CASE_iFifoD_OUT_BITS_6_TO_4_0_CASE_guard16089_ETC__q105,
      CASE_iFifoD_OUT_BITS_6_TO_4_0_CASE_guard16089_ETC__q99,
      CASE_iFifoD_OUT_BITS_6_TO_4_0_CASE_guard36708_ETC__q60,
      CASE_iFifoD_OUT_BITS_6_TO_4_0_CASE_guard36708_ETC__q68,
      CASE_iFifoD_OUT_BITS_6_TO_4_0_CASE_guard45957_ETC__q64,
      CASE_iFifoD_OUT_BITS_6_TO_4_0_CASE_guard45957_ETC__q70,
      CASE_iFifoD_OUT_BITS_6_TO_4_0_CASE_guard54996_ETC__q66,
      CASE_iFifoD_OUT_BITS_6_TO_4_0_CASE_guard54996_ETC__q72,
      CASE_iFifoD_OUT_BITS_6_TO_4_0_CASE_guard7451__ETC__q39,
      CASE_iFifoD_OUT_BITS_6_TO_4_0_CASE_guard7801__ETC__q101,
      CASE_iFifoD_OUT_BITS_6_TO_4_0_CASE_guard7801__ETC__q95,
      CASE_iFifoD_OUT_BITS_6_TO_4_0_CASE_guard8412__ETC__q37,
      CASE_iFifoD_OUT_BITS_6_TO_4_0_CASE_guard9163__ETC__q35,
      IF_iFifo_first__288_BITS_6_TO_4_313_EQ_0_382_O_ETC___d1511,
      IF_iFifo_first__288_BITS_6_TO_4_313_EQ_0_382_O_ETC___d2219,
      IF_iFifo_first__288_BITS_6_TO_4_313_EQ_0_382_O_ETC___d2773,
      IF_iFifo_first__288_BITS_6_TO_4_313_EQ_0_382_O_ETC___d2994,
      IF_iFifo_first__288_BITS_6_TO_4_313_EQ_0_382_O_ETC___d3539,
      IF_rmdFifo_first__963_EQ_0_964_OR_rmdFifo_firs_ETC___d4213,
      IF_rmdFifo_first__963_EQ_0_964_OR_rmdFifo_firs_ETC___d4585,
      IF_rmdFifo_first__963_EQ_0_964_THEN_IF_IF_IF_I_ETC___d4008,
      IF_rmdFifo_first__963_EQ_0_964_THEN_IF_IF_IF_I_ETC___d4509,
      IF_rmdFifo_first__963_EQ_0_964_THEN_IF_IF_IF_I_ETC___d4573,
      IF_rmdFifo_first__963_EQ_0_964_THEN_IF_IF_IF_I_ETC___d4594,
      IF_rmdFifo_first__963_EQ_0_964_THEN_IF_IF_IF_r_ETC___d4208,
      IF_rmdFifo_first__963_EQ_0_964_THEN_IF_IF_IF_r_ETC___d4558,
      IF_rmdFifo_first__963_EQ_0_964_THEN_IF_IF_IF_r_ETC___d4582,
      IF_rmdFifo_first__963_EQ_0_964_THEN_IF_IF_IF_r_ETC___d4603;
  wire [139 : 0] IF_NOT_fpu_madd_fState_S4_first__48_BIT_130_54_ETC___d796;
  wire [118 : 0] IF_fpu_madd_fOperand_S0_first_BITS_129_TO_119__ETC___d160;
  wire [105 : 0] IF_0_CONCAT_IF_IF_7170_MINUS_fpu_madd_fState_S_ETC__q4,
		 _theResult___fst__h20644,
		 _theResult___snd__h34783,
		 _theResult___snd__h34797,
		 _theResult___snd__h34799,
		 _theResult___snd__h34811,
		 _theResult___snd__h34817,
		 _theResult___snd__h34835,
		 _theResult___snd__h34840,
		 fpu_madd_fProd_S3_first__10_SRL_IF_7170_MINUS__ETC___d213,
		 sfdBC__h19479,
		 sfdin__h34760,
		 x__h20713;
  wire [68 : 0] IF_fpu_madd_fState_S8_first__161_BIT_67_164_AN_ETC___d1282;
  wire [63 : 0] IF_IF_fpu_madd_fOperand_S0_first_BIT_195_THEN__ETC___d137,
		IF_IF_fpu_madd_fOperand_S0_first_BIT_195_THEN__ETC___d140,
		IF_fpu_madd_fOperand_S0_first_BITS_129_TO_119__ETC___d139,
		IF_iFifo_first__288_BITS_102_TO_95_816_EQ_255__ETC___d3519,
		IF_iFifo_first__288_BITS_102_TO_95_816_EQ_255__ETC___d3569,
		IF_iFifo_first__288_BITS_167_TO_160_321_EQ_255_ETC___d2037,
		IF_iFifo_first__288_BITS_37_TO_30_041_EQ_255_0_ETC___d2744,
		IF_iFifo_first__288_BITS_37_TO_30_041_EQ_255_0_ETC___d2803,
		IF_iFifo_first__288_BIT_136_815_THEN_IF_iFifo__ETC___d3521,
		IF_iFifo_first__288_BIT_201_310_THEN_IF_iFifo__ETC___d2039,
		IF_iFifo_first__288_BIT_71_040_THEN_IF_iFifo_f_ETC___d2746,
		IF_iFifo_first__288_BIT_71_040_THEN_IF_iFifo_f_ETC___d2809,
		IF_isDoubleFifo_first__592_THEN_IF_isNegateFif_ETC___d4842;
  wire [62 : 0] IF_0b0_CONCAT_NOT_fpu_madd_fState_S8_first__16_ETC___d1266,
		IF_IF_7170_MINUS_fpu_madd_fState_S3_first__96__ETC___d735,
		IF_IF_fpu_madd_fOperand_S0_first_BIT_195_THEN__ETC___d132,
		IF_IF_fpu_madd_fState_S7_first__52_BIT_128_58__ETC___d1153,
		IF_fpu_madd_fOperand_S0_first_BITS_129_TO_119__ETC___d133,
		IF_fpu_madd_fOperand_S0_first_BIT_195_THEN_fpu_ETC___d112,
		IF_fpu_madd_fState_S3_first__96_BITS_12_TO_0_0_ETC___d737,
		IF_iFifo_first__288_BITS_102_TO_95_816_EQ_255__ETC___d3518,
		IF_iFifo_first__288_BITS_37_TO_30_041_EQ_255_0_ETC___d2743;
  wire [56 : 0] IF_0_CONCAT_IF_IF_0b0_CONCAT_NOT_resWire_wget__ETC__q106,
		IF_0_CONCAT_IF_IF_3074_MINUS_SEXT_iFifo_first__ETC__q17,
		IF_0_CONCAT_IF_IF_3074_MINUS_SEXT_iFifo_first__ETC__q44,
		IF_0_CONCAT_IF_IF_3074_MINUS_SEXT_iFifo_first__ETC__q77,
		IF_0_CONCAT_IF_IF_3970_MINUS_SEXT_resWire_wget_ETC__q112,
		IF_0_CONCAT_IF_IF_fpu_madd_fState_S7_first__52_ETC__q9,
		IF_0_CONCAT_IF_iFifo_first__288_BITS_102_TO_95_ETC__q73,
		IF_0_CONCAT_IF_iFifo_first__288_BITS_102_TO_95_ETC__q80,
		IF_0_CONCAT_IF_iFifo_first__288_BITS_167_TO_16_ETC__q13,
		IF_0_CONCAT_IF_iFifo_first__288_BITS_167_TO_16_ETC__q20,
		IF_0_CONCAT_IF_iFifo_first__288_BITS_37_TO_30__ETC__q40,
		IF_0_CONCAT_IF_iFifo_first__288_BITS_37_TO_30__ETC__q47,
		IF_0_CONCAT_IF_resWire_wget__595_BITS_67_TO_57_ETC__q108,
		IF_0_CONCAT_IF_resWire_wget__595_BITS_67_TO_57_ETC__q115,
		_0b0_CONCAT_NOT_iFifo_first__288_BITS_102_TO_95_ETC___d3004,
		_0b0_CONCAT_NOT_iFifo_first__288_BITS_167_TO_16_ETC___d1521,
		_0b0_CONCAT_NOT_iFifo_first__288_BITS_37_TO_30__ETC___d2229,
		_0b0_CONCAT_NOT_resWire_wget__595_BITS_67_TO_57_ETC___d4223,
		_theResult____h107040,
		_theResult____h145947,
		_theResult____h173103,
		_theResult____h190740,
		_theResult____h68402,
		_theResult___snd__h105713,
		_theResult___snd__h105715,
		_theResult___snd__h105722,
		_theResult___snd__h105728,
		_theResult___snd__h105751,
		_theResult___snd__h115289,
		_theResult___snd__h115300,
		_theResult___snd__h115302,
		_theResult___snd__h115312,
		_theResult___snd__h115318,
		_theResult___snd__h115341,
		_theResult___snd__h124025,
		_theResult___snd__h124039,
		_theResult___snd__h124045,
		_theResult___snd__h124063,
		_theResult___snd__h144620,
		_theResult___snd__h144622,
		_theResult___snd__h144629,
		_theResult___snd__h144635,
		_theResult___snd__h144658,
		_theResult___snd__h154196,
		_theResult___snd__h154207,
		_theResult___snd__h154209,
		_theResult___snd__h154219,
		_theResult___snd__h154225,
		_theResult___snd__h154248,
		_theResult___snd__h162932,
		_theResult___snd__h162946,
		_theResult___snd__h162952,
		_theResult___snd__h162970,
		_theResult___snd__h181223,
		_theResult___snd__h181234,
		_theResult___snd__h181236,
		_theResult___snd__h181246,
		_theResult___snd__h181252,
		_theResult___snd__h181275,
		_theResult___snd__h189819,
		_theResult___snd__h189821,
		_theResult___snd__h189828,
		_theResult___snd__h189834,
		_theResult___snd__h189857,
		_theResult___snd__h198989,
		_theResult___snd__h199000,
		_theResult___snd__h199002,
		_theResult___snd__h199012,
		_theResult___snd__h199018,
		_theResult___snd__h199041,
		_theResult___snd__h207609,
		_theResult___snd__h207623,
		_theResult___snd__h207629,
		_theResult___snd__h207647,
		_theResult___snd__h45209,
		_theResult___snd__h45223,
		_theResult___snd__h45225,
		_theResult___snd__h45237,
		_theResult___snd__h45243,
		_theResult___snd__h45261,
		_theResult___snd__h45266,
		_theResult___snd__h67075,
		_theResult___snd__h67077,
		_theResult___snd__h67084,
		_theResult___snd__h67090,
		_theResult___snd__h67113,
		_theResult___snd__h76651,
		_theResult___snd__h76662,
		_theResult___snd__h76664,
		_theResult___snd__h76674,
		_theResult___snd__h76680,
		_theResult___snd__h76703,
		_theResult___snd__h85387,
		_theResult___snd__h85401,
		_theResult___snd__h85407,
		_theResult___snd__h85425,
		fpu_madd_fState_S5_first__02_BITS_56_TO_0_11_S_ETC___d816,
		guard__h36184,
		result__h107653,
		result__h146560,
		result__h191353,
		result__h36189,
		result__h69015,
		sfdA__h35394,
		sfdBC__h35395,
		sfd__h125871,
		sfd__h165501,
		sfd__h36936,
		sfd__h48324,
		sfd__h86964,
		sfdin__h115272,
		sfdin__h154179,
		sfdin__h181206,
		sfdin__h198972,
		sfdin__h45186,
		sfdin__h76634,
		x__h107750,
		x__h146657,
		x__h191450,
		x__h35757,
		x__h35761,
		x__h36176,
		x__h36688,
		x__h36697,
		x__h69112;
  wire [53 : 0] sfd__h105780,
		sfd__h115370,
		sfd__h124098,
		sfd__h144687,
		sfd__h154277,
		sfd__h163005,
		sfd__h45857,
		sfd__h67142,
		sfd__h76732,
		sfd__h85460,
		value__h173723;
  wire [52 : 0] x__h18060, x__h18072;
  wire [51 : 0] IF_IF_IF_IF_3074_MINUS_SEXT_iFifo_first__288_B_ETC___d2004,
		IF_IF_IF_IF_3074_MINUS_SEXT_iFifo_first__288_B_ETC___d2006,
		IF_IF_IF_IF_3074_MINUS_SEXT_iFifo_first__288_B_ETC___d2710,
		IF_IF_IF_IF_3074_MINUS_SEXT_iFifo_first__288_B_ETC___d2712,
		IF_IF_IF_IF_3074_MINUS_SEXT_iFifo_first__288_B_ETC___d3485,
		IF_IF_IF_IF_3074_MINUS_SEXT_iFifo_first__288_B_ETC___d3487,
		IF_IF_IF_iFifo_first__288_BITS_102_TO_95_816_E_ETC___d3459,
		IF_IF_IF_iFifo_first__288_BITS_102_TO_95_816_E_ETC___d3461,
		IF_IF_IF_iFifo_first__288_BITS_102_TO_95_816_E_ETC___d3504,
		IF_IF_IF_iFifo_first__288_BITS_102_TO_95_816_E_ETC___d3506,
		IF_IF_IF_iFifo_first__288_BITS_167_TO_160_321__ETC___d1977,
		IF_IF_IF_iFifo_first__288_BITS_167_TO_160_321__ETC___d1979,
		IF_IF_IF_iFifo_first__288_BITS_167_TO_160_321__ETC___d2023,
		IF_IF_IF_iFifo_first__288_BITS_167_TO_160_321__ETC___d2025,
		IF_IF_IF_iFifo_first__288_BITS_37_TO_30_041_EQ_ETC___d2684,
		IF_IF_IF_iFifo_first__288_BITS_37_TO_30_041_EQ_ETC___d2686,
		IF_IF_IF_iFifo_first__288_BITS_37_TO_30_041_EQ_ETC___d2729,
		IF_IF_IF_iFifo_first__288_BITS_37_TO_30_041_EQ_ETC___d2731,
		_theResult___fst_sfd__h106489,
		_theResult___fst_sfd__h116079,
		_theResult___fst_sfd__h124831,
		_theResult___fst_sfd__h124840,
		_theResult___fst_sfd__h124846,
		_theResult___fst_sfd__h145396,
		_theResult___fst_sfd__h154986,
		_theResult___fst_sfd__h163738,
		_theResult___fst_sfd__h163747,
		_theResult___fst_sfd__h163753,
		_theResult___fst_sfd__h398,
		_theResult___fst_sfd__h67851,
		_theResult___fst_sfd__h77441,
		_theResult___fst_sfd__h86193,
		_theResult___fst_sfd__h86202,
		_theResult___fst_sfd__h86208,
		_theResult___sfd__h106408,
		_theResult___sfd__h115998,
		_theResult___sfd__h124750,
		_theResult___sfd__h145315,
		_theResult___sfd__h154905,
		_theResult___sfd__h163657,
		_theResult___sfd__h46362,
		_theResult___sfd__h67770,
		_theResult___sfd__h77360,
		_theResult___sfd__h86112,
		_theResult___snd_fst_sfd__h106492,
		_theResult___snd_fst_sfd__h124834,
		_theResult___snd_fst_sfd__h125821,
		_theResult___snd_fst_sfd__h145399,
		_theResult___snd_fst_sfd__h163741,
		_theResult___snd_fst_sfd__h48274,
		_theResult___snd_fst_sfd__h67854,
		_theResult___snd_fst_sfd__h86196,
		_theResult___snd_fst_sfd__h86914,
		out___1_sfd__h125570,
		out___1_sfd__h48023,
		out___1_sfd__h86663,
		out_sfd__h106411,
		out_sfd__h116001,
		out_sfd__h124753,
		out_sfd__h145318,
		out_sfd__h154908,
		out_sfd__h163660,
		out_sfd__h46365,
		out_sfd__h67773,
		out_sfd__h77363,
		out_sfd__h86115,
		sfd__h3210,
		sfd__h3213,
		sfd__h3216;
  wire [24 : 0] sfd__h181304,
		sfd__h189886,
		sfd__h199070,
		sfd__h207682,
		value__h130256,
		value__h52711,
		value__h91349;
  wire [22 : 0] IF_IF_IF_IF_0b0_CONCAT_NOT_resWire_wget__595_B_ETC___d4761,
		IF_IF_IF_IF_0b0_CONCAT_NOT_resWire_wget__595_B_ETC___d4763,
		IF_IF_IF_IF_3970_MINUS_SEXT_resWire_wget__595__ETC___d4807,
		IF_IF_IF_IF_3970_MINUS_SEXT_resWire_wget__595__ETC___d4809,
		IF_IF_IF_resWire_wget__595_BITS_67_TO_57_601_E_ETC___d4780,
		IF_IF_IF_resWire_wget__595_BITS_67_TO_57_601_E_ETC___d4782,
		IF_IF_IF_resWire_wget__595_BITS_67_TO_57_601_E_ETC___d4826,
		IF_IF_IF_resWire_wget__595_BITS_67_TO_57_601_E_ETC___d4828,
		_theResult___fst_sfd__h181810,
		_theResult___fst_sfd__h190392,
		_theResult___fst_sfd__h199576,
		_theResult___fst_sfd__h208212,
		_theResult___fst_sfd__h208221,
		_theResult___fst_sfd__h208227,
		_theResult___sfd__h181729,
		_theResult___sfd__h190311,
		_theResult___sfd__h199495,
		_theResult___sfd__h208131,
		_theResult___snd_fst_sfd__h165451,
		_theResult___snd_fst_sfd__h190395,
		_theResult___snd_fst_sfd__h208215,
		out_sfd__h181732,
		out_sfd__h190314,
		out_sfd__h199498,
		out_sfd__h208134,
		sfd__h208233;
  wire [12 : 0] IF_fpu_madd_fState_S4_first__48_BITS_128_TO_11_ETC___d769,
		IF_fpu_madd_fState_S4_first__48_BITS_64_TO_54__ETC___d764,
		_7170_MINUS_fpu_madd_fState_S3_first__96_BITS_1_ETC___d208,
		value__h34700,
		value__h45124,
		x__h20746,
		x__h36288;
  wire [11 : 0] IF_IF_7170_MINUS_fpu_madd_fState_S3_first__96__ETC___d232,
		IF_IF_7170_MINUS_fpu_madd_fState_S3_first__96__ETC___d663,
		IF_SEXT_iFifo_first__288_BITS_102_TO_95_816_MI_ETC___d3297,
		IF_SEXT_iFifo_first__288_BITS_167_TO_160_321_M_ETC___d1814,
		IF_SEXT_iFifo_first__288_BITS_37_TO_30_041_MIN_ETC___d2522,
		IF_fpu_madd_fState_S7_first__52_BITS_126_TO_11_ETC___d1104,
		IF_fpu_madd_fState_S7_first__52_BITS_126_TO_11_ETC___d869,
		SEXT_iFifo_first__288_BITS_102_TO_95_816_MINUS_ETC___d2997,
		SEXT_iFifo_first__288_BITS_102_TO_95_816_MINUS_ETC__q76,
		SEXT_iFifo_first__288_BITS_167_TO_160_321_MINU_ETC___d1514,
		SEXT_iFifo_first__288_BITS_167_TO_160_321_MINU_ETC__q16,
		SEXT_iFifo_first__288_BITS_37_TO_30_041_MINUS__ETC___d2222,
		SEXT_iFifo_first__288_BITS_37_TO_30_041_MINUS__ETC__q43,
		SEXT_resWire_wget__595_BITS_67_TO_57_601_MINUS_ETC___d4216,
		SEXT_resWire_wget__595_BITS_67_TO_57_601_MINUS_ETC__q111,
		_3074_MINUS_0_CONCAT_IF_resWire_wget__595_BIT_5_ETC___d3716,
		_3074_MINUS_SEXT_iFifo_first__288_BITS_102_TO_9_ETC___d3000,
		_3074_MINUS_SEXT_iFifo_first__288_BITS_167_TO_1_ETC___d1517,
		_3074_MINUS_SEXT_iFifo_first__288_BITS_37_TO_30_ETC___d2225,
		_3970_MINUS_0_CONCAT_IF_iFifo_first__288_BIT_15_ETC___d1379,
		_3970_MINUS_0_CONCAT_IF_iFifo_first__288_BIT_29_ETC___d2099,
		_3970_MINUS_0_CONCAT_IF_iFifo_first__288_BIT_94_ETC___d2874,
		_3970_MINUS_SEXT_resWire_wget__595_BITS_67_TO_5_ETC___d4219,
		x__h107783,
		x__h146690,
		x__h191483,
		x__h69145;
  wire [10 : 0] IF_IF_IF_IF_3074_MINUS_SEXT_iFifo_first__288_B_ETC___d1920,
		IF_IF_IF_IF_3074_MINUS_SEXT_iFifo_first__288_B_ETC___d1922,
		IF_IF_IF_IF_3074_MINUS_SEXT_iFifo_first__288_B_ETC___d2627,
		IF_IF_IF_IF_3074_MINUS_SEXT_iFifo_first__288_B_ETC___d2629,
		IF_IF_IF_IF_3074_MINUS_SEXT_iFifo_first__288_B_ETC___d3402,
		IF_IF_IF_IF_3074_MINUS_SEXT_iFifo_first__288_B_ETC___d3404,
		IF_IF_IF_iFifo_first__288_BITS_102_TO_95_816_E_ETC___d3364,
		IF_IF_IF_iFifo_first__288_BITS_102_TO_95_816_E_ETC___d3366,
		IF_IF_IF_iFifo_first__288_BITS_102_TO_95_816_E_ETC___d3433,
		IF_IF_IF_iFifo_first__288_BITS_102_TO_95_816_E_ETC___d3435,
		IF_IF_IF_iFifo_first__288_BITS_167_TO_160_321__ETC___d1881,
		IF_IF_IF_iFifo_first__288_BITS_167_TO_160_321__ETC___d1883,
		IF_IF_IF_iFifo_first__288_BITS_167_TO_160_321__ETC___d1951,
		IF_IF_IF_iFifo_first__288_BITS_167_TO_160_321__ETC___d1953,
		IF_IF_IF_iFifo_first__288_BITS_37_TO_30_041_EQ_ETC___d2589,
		IF_IF_IF_iFifo_first__288_BITS_37_TO_30_041_EQ_ETC___d2591,
		IF_IF_IF_iFifo_first__288_BITS_37_TO_30_041_EQ_ETC___d2658,
		IF_IF_IF_iFifo_first__288_BITS_37_TO_30_041_EQ_ETC___d2660,
		IF_fpu_madd_fState_S8_first__161_BITS_65_TO_55_ETC___d1187,
		IF_fpu_madd_fState_S8_first__161_BITS_65_TO_55_ETC___d1212,
		SEXT_iFifo_first__288_BITS_102_TO_95_816_MINUS_ETC__q79,
		SEXT_iFifo_first__288_BITS_167_TO_160_321_MINU_ETC__q19,
		SEXT_iFifo_first__288_BITS_37_TO_30_041_MINUS__ETC__q46,
		_theResult___exp__h106407,
		_theResult___exp__h115997,
		_theResult___exp__h124749,
		_theResult___exp__h145314,
		_theResult___exp__h154904,
		_theResult___exp__h163656,
		_theResult___exp__h46361,
		_theResult___exp__h67769,
		_theResult___exp__h77359,
		_theResult___exp__h86111,
		_theResult___fst_exp__h105753,
		_theResult___fst_exp__h105759,
		_theResult___fst_exp__h105762,
		_theResult___fst_exp__h106488,
		_theResult___fst_exp__h115278,
		_theResult___fst_exp__h115343,
		_theResult___fst_exp__h115349,
		_theResult___fst_exp__h115352,
		_theResult___fst_exp__h116078,
		_theResult___fst_exp__h124031,
		_theResult___fst_exp__h124070,
		_theResult___fst_exp__h124076,
		_theResult___fst_exp__h124079,
		_theResult___fst_exp__h124830,
		_theResult___fst_exp__h124839,
		_theResult___fst_exp__h124842,
		_theResult___fst_exp__h144660,
		_theResult___fst_exp__h144666,
		_theResult___fst_exp__h144669,
		_theResult___fst_exp__h145395,
		_theResult___fst_exp__h154185,
		_theResult___fst_exp__h154250,
		_theResult___fst_exp__h154256,
		_theResult___fst_exp__h154259,
		_theResult___fst_exp__h154985,
		_theResult___fst_exp__h162938,
		_theResult___fst_exp__h162977,
		_theResult___fst_exp__h162983,
		_theResult___fst_exp__h162986,
		_theResult___fst_exp__h163737,
		_theResult___fst_exp__h163746,
		_theResult___fst_exp__h163749,
		_theResult___fst_exp__h34766,
		_theResult___fst_exp__h34769,
		_theResult___fst_exp__h34788,
		_theResult___fst_exp__h34803,
		_theResult___fst_exp__h34842,
		_theResult___fst_exp__h34848,
		_theResult___fst_exp__h34851,
		_theResult___fst_exp__h45192,
		_theResult___fst_exp__h45195,
		_theResult___fst_exp__h45214,
		_theResult___fst_exp__h45229,
		_theResult___fst_exp__h45268,
		_theResult___fst_exp__h45274,
		_theResult___fst_exp__h45277,
		_theResult___fst_exp__h67115,
		_theResult___fst_exp__h67121,
		_theResult___fst_exp__h67124,
		_theResult___fst_exp__h67850,
		_theResult___fst_exp__h76640,
		_theResult___fst_exp__h76705,
		_theResult___fst_exp__h76711,
		_theResult___fst_exp__h76714,
		_theResult___fst_exp__h77440,
		_theResult___fst_exp__h85393,
		_theResult___fst_exp__h85432,
		_theResult___fst_exp__h85438,
		_theResult___fst_exp__h85441,
		_theResult___fst_exp__h86192,
		_theResult___fst_exp__h86201,
		_theResult___fst_exp__h86204,
		_theResult___snd_fst_exp__h106491,
		_theResult___snd_fst_exp__h124833,
		_theResult___snd_fst_exp__h145398,
		_theResult___snd_fst_exp__h163740,
		_theResult___snd_fst_exp__h67853,
		_theResult___snd_fst_exp__h86195,
		din_exp4683_MINUS_1023__q3,
		din_exp__h34683,
		din_inc___2_exp__h124895,
		din_inc___2_exp__h124930,
		din_inc___2_exp__h124956,
		din_inc___2_exp__h163802,
		din_inc___2_exp__h163837,
		din_inc___2_exp__h163863,
		din_inc___2_exp__h46446,
		din_inc___2_exp__h86257,
		din_inc___2_exp__h86292,
		din_inc___2_exp__h86318,
		fpu_madd_fOperand_S0D_OUT_BITS_129_TO_119_MIN_ETC__q143,
		fpu_madd_fOperand_S0D_OUT_BITS_65_TO_55_MINUS_ETC__q144,
		fpu_madd_fResult_S9D_OUT_BITS_67_TO_57_MINUS__ETC__q110,
		fpu_madd_fState_S4D_OUT_BITS_128_TO_118_MINUS_ETC__q7,
		fpu_madd_fState_S4D_OUT_BITS_64_TO_54_MINUS_1023__q6,
		out_exp__h106410,
		out_exp__h116000,
		out_exp__h124752,
		out_exp__h145317,
		out_exp__h154907,
		out_exp__h163659,
		out_exp__h46364,
		out_exp__h67772,
		out_exp__h77362,
		out_exp__h86114,
		value5124_BITS_10_TO_0_MINUS_1023__q8,
		x__h329;
  wire [8 : 0] IF_SEXT_resWire_wget__595_BITS_67_TO_57_601_MI_ETC___d4517;
  wire [7 : 0] IF_IF_IF_IF_0b0_CONCAT_NOT_resWire_wget__595_B_ETC___d4633,
	       IF_IF_IF_IF_0b0_CONCAT_NOT_resWire_wget__595_B_ETC___d4635,
	       IF_IF_IF_IF_3970_MINUS_SEXT_resWire_wget__595__ETC___d4703,
	       IF_IF_IF_IF_3970_MINUS_SEXT_resWire_wget__595__ETC___d4705,
	       IF_IF_IF_resWire_wget__595_BITS_67_TO_57_601_E_ETC___d4664,
	       IF_IF_IF_resWire_wget__595_BITS_67_TO_57_601_E_ETC___d4666,
	       IF_IF_IF_resWire_wget__595_BITS_67_TO_57_601_E_ETC___d4734,
	       IF_IF_IF_resWire_wget__595_BITS_67_TO_57_601_E_ETC___d4736,
	       SEXT_resWire_wget__595_BITS_67_TO_57_601_MINUS_ETC__q114,
	       _theResult___exp__h181728,
	       _theResult___exp__h190310,
	       _theResult___exp__h199494,
	       _theResult___exp__h208130,
	       _theResult___fst_exp__h181212,
	       _theResult___fst_exp__h181277,
	       _theResult___fst_exp__h181283,
	       _theResult___fst_exp__h181286,
	       _theResult___fst_exp__h181809,
	       _theResult___fst_exp__h189859,
	       _theResult___fst_exp__h189865,
	       _theResult___fst_exp__h189868,
	       _theResult___fst_exp__h190391,
	       _theResult___fst_exp__h198978,
	       _theResult___fst_exp__h199043,
	       _theResult___fst_exp__h199049,
	       _theResult___fst_exp__h199052,
	       _theResult___fst_exp__h199575,
	       _theResult___fst_exp__h207615,
	       _theResult___fst_exp__h207654,
	       _theResult___fst_exp__h207660,
	       _theResult___fst_exp__h207663,
	       _theResult___fst_exp__h208211,
	       _theResult___fst_exp__h208220,
	       _theResult___fst_exp__h208223,
	       _theResult___snd_fst_exp__h190394,
	       _theResult___snd_fst_exp__h208214,
	       din_inc___2_exp__h208249,
	       din_inc___2_exp__h208275,
	       din_inc___2_exp__h208310,
	       din_inc___2_exp__h208336,
	       exp__h208232,
	       iFifoD_OUT_BITS_102_TO_95_MINUS_127__q75,
	       iFifoD_OUT_BITS_167_TO_160_MINUS_127__q15,
	       iFifoD_OUT_BITS_37_TO_30_MINUS_127__q42,
	       out_exp__h181731,
	       out_exp__h190313,
	       out_exp__h199497,
	       out_exp__h208133;
  wire [6 : 0] IF_IF_7170_MINUS_fpu_madd_fState_S3_first__96__ETC___d661;
  wire [5 : 0] IF_IF_0b0_CONCAT_NOT_resWire_wget__595_BITS_67_ETC___d3952,
	       IF_IF_3074_MINUS_SEXT_iFifo_first__288_BITS_10_ETC___d3246,
	       IF_IF_3074_MINUS_SEXT_iFifo_first__288_BITS_16_ETC___d1763,
	       IF_IF_3074_MINUS_SEXT_iFifo_first__288_BITS_37_ETC___d2471,
	       IF_IF_3970_MINUS_SEXT_resWire_wget__595_BITS_6_ETC___d4463,
	       IF_IF_fpu_madd_fState_S7_first__52_BIT_128_58__ETC___d1102,
	       IF_iFifo_first__288_BITS_102_TO_95_816_EQ_0_82_ETC___d2948,
	       IF_iFifo_first__288_BITS_167_TO_160_321_EQ_0_3_ETC___d1462,
	       IF_iFifo_first__288_BITS_37_TO_30_041_EQ_0_047_ETC___d2173,
	       IF_resWire_wget__595_BITS_67_TO_57_601_EQ_0_60_ETC___d4167;
  wire [4 : 0] IF_fpu_madd_fState_S3_first__96_BIT_151_97_THE_ETC___d726,
	       _0_CONCAT_IF_IF_0b0_CONCAT_NOT_resWire_wget__59_ETC___d4861,
	       _0_CONCAT_IF_IF_3970_MINUS_SEXT_resWire_wget__5_ETC___d4890,
	       _0_CONCAT_IF_resWire_wget__595_BITS_67_TO_57_60_ETC___d4873,
	       fpu_madd_fState_S3_first__96_BITS_86_TO_82_01__ETC___d702,
	       fpu_madd_fState_S7_first__52_BITS_137_TO_133_5_ETC___d1143,
	       fpu_madd_fState_S8_first__161_BITS_75_TO_71_23_ETC___d1244,
	       resWire_wget__595_BITS_4_TO_0_843_OR_NOT_resWi_ETC___d4953;
  wire [2 : 0] NOT_fpu_madd_fState_S3_first__96_BITS_12_TO_0__ETC___d724;
  wire [1 : 0] IF_sfdin15272_BIT_4_THEN_2_ELSE_0__q78,
	       IF_sfdin4760_BIT_53_THEN_2_ELSE_0__q5,
	       IF_sfdin5186_BIT_4_THEN_2_ELSE_0__q10,
	       IF_sfdin54179_BIT_4_THEN_2_ELSE_0__q45,
	       IF_sfdin6634_BIT_4_THEN_2_ELSE_0__q18,
	       IF_sfdin81206_BIT_33_THEN_2_ELSE_0__q107,
	       IF_sfdin98972_BIT_33_THEN_2_ELSE_0__q113,
	       IF_theResult___snd05713_BIT_4_THEN_2_ELSE_0__q74,
	       IF_theResult___snd07609_BIT_33_THEN_2_ELSE_0__q116,
	       IF_theResult___snd24025_BIT_4_THEN_2_ELSE_0__q81,
	       IF_theResult___snd44620_BIT_4_THEN_2_ELSE_0__q41,
	       IF_theResult___snd5387_BIT_4_THEN_2_ELSE_0__q21,
	       IF_theResult___snd62932_BIT_4_THEN_2_ELSE_0__q48,
	       IF_theResult___snd7075_BIT_4_THEN_2_ELSE_0__q14,
	       IF_theResult___snd89819_BIT_33_THEN_2_ELSE_0__q109,
	       _theResult___snd_fst__h34868,
	       _theResult___snd_fst__h45294,
	       _theResult___snd_snd__h35188,
	       _theResult___snd_snd_snd__h35186,
	       guardBC__h19483,
	       guard__h107050,
	       guard__h116089,
	       guard__h136708,
	       guard__h145957,
	       guard__h154996,
	       guard__h173113,
	       guard__h181820,
	       guard__h190750,
	       guard__h199586,
	       guard__h36940,
	       guard__h59163,
	       guard__h68412,
	       guard__h77451,
	       guard__h97801,
	       x__h35223,
	       x__h45577;
  wire IF_3074_MINUS_0_CONCAT_IF_resWire_wget__595_BI_ETC___d4210,
       IF_3074_MINUS_0_CONCAT_IF_resWire_wget__595_BI_ETC___d4584,
       IF_3970_MINUS_0_CONCAT_IF_iFifo_first__288_BIT_ETC___d1508,
       IF_3970_MINUS_0_CONCAT_IF_iFifo_first__288_BIT_ETC___d2218,
       IF_3970_MINUS_0_CONCAT_IF_iFifo_first__288_BIT_ETC___d2772,
       IF_3970_MINUS_0_CONCAT_IF_iFifo_first__288_BIT_ETC___d2993,
       IF_3970_MINUS_0_CONCAT_IF_iFifo_first__288_BIT_ETC___d3538,
       IF_IF_fpu_madd_fOperand_S0_first_BIT_195_THEN__ETC___d123,
       IF_NOT_fpu_madd_fState_S3_first__96_BITS_12_TO_ETC___d704,
       IF_NOT_fpu_madd_fState_S3_first__96_BITS_12_TO_ETC___d707,
       IF_SEXT_iFifo_first__288_BITS_102_TO_95_816_MI_ETC___d3337,
       IF_SEXT_iFifo_first__288_BITS_102_TO_95_816_MI_ETC___d3565,
       IF_SEXT_iFifo_first__288_BITS_167_TO_160_321_M_ETC___d1854,
       IF_SEXT_iFifo_first__288_BITS_37_TO_30_041_MIN_ETC___d2562,
       IF_SEXT_iFifo_first__288_BITS_37_TO_30_041_MIN_ETC___d2799,
       IF_SEXT_resWire_wget__595_BITS_67_TO_57_601_MI_ETC___d4560,
       IF_SEXT_resWire_wget__595_BITS_67_TO_57_601_MI_ETC___d4605,
       IF_SEXT_resWire_wget__595_BITS_67_TO_57_601_MI_ETC___d4919,
       IF_SEXT_resWire_wget__595_BITS_67_TO_57_601_MI_ETC___d4932,
       IF_SEXT_resWire_wget__595_BITS_67_TO_57_601_MI_ETC___d4945,
       IF_fpu_madd_fOperand_S0_first_BIT_195_THEN_fpu_ETC___d128,
       IF_fpu_madd_fOperand_S0_first_BIT_195_THEN_fpu_ETC___d148,
       IF_fpu_madd_fOperand_S0_first_BIT_195_THEN_fpu_ETC___d62,
       IF_fpu_madd_fState_S3_first__96_BITS_12_TO_0_0_ETC___d717,
       IF_fpu_madd_fState_S3_first__96_BITS_12_TO_0_0_ETC___d722,
       IF_fpu_madd_fState_S8_first__161_BIT_67_164_AN_ETC___d1261,
       IF_iFifo_first__288_BITS_102_TO_95_816_EQ_0_82_ETC___d3339,
       IF_iFifo_first__288_BITS_102_TO_95_816_EQ_0_82_ETC___d3567,
       IF_iFifo_first__288_BITS_167_TO_160_321_EQ_0_3_ETC___d1856,
       IF_iFifo_first__288_BITS_37_TO_30_041_EQ_0_047_ETC___d2564,
       IF_iFifo_first__288_BITS_37_TO_30_041_EQ_0_047_ETC___d2801,
       IF_isNegateFifo_first__594_THEN_IF_resWire_wge_ETC___d4609,
       IF_resWire_wget__595_BITS_67_TO_57_601_EQ_0_60_ETC___d4562,
       IF_resWire_wget__595_BITS_67_TO_57_601_EQ_0_60_ETC___d4607,
       IF_resWire_wget__595_BITS_67_TO_57_601_EQ_0_60_ETC___d4894,
       IF_resWire_wget__595_BITS_67_TO_57_601_EQ_0_60_ETC___d4905,
       IF_resWire_wget__595_BITS_67_TO_57_601_EQ_0_60_ETC___d4921,
       IF_resWire_wget__595_BITS_67_TO_57_601_EQ_0_60_ETC___d4934,
       IF_resWire_wget__595_BITS_67_TO_57_601_EQ_0_60_ETC___d4947,
       NOT_3074_MINUS_0_CONCAT_IF_resWire_wget__595_B_ETC___d4913,
       NOT_3074_MINUS_0_CONCAT_IF_resWire_wget__595_B_ETC___d4941,
       NOT_IF_fpu_madd_fOperand_S0_first_BIT_195_THEN_ETC___d147,
       NOT_fpu_madd_fOperand_S0_first_BITS_129_TO_119_ETC___d124,
       NOT_fpu_madd_fOperand_S0_first_BIT_130_2_EQ_fp_ETC___d55,
       NOT_fpu_madd_fState_S3_first__96_BITS_12_TO_0__ETC___d711,
       NOT_fpu_madd_fState_S4_first__48_BIT_130_54_59_ETC___d785,
       NOT_iFifo_first__288_BIT_158_333_393_AND_NOT_i_ETC___d1435,
       NOT_iFifo_first__288_BIT_28_053_104_AND_NOT_iF_ETC___d2146,
       NOT_iFifo_first__288_BIT_93_828_879_AND_NOT_iF_ETC___d2921,
       NOT_resWire_wget__595_BIT_56_611_010_AND_NOT_r_ETC___d4112,
       SEXT_iFifo_first__288_BITS_102_TO_95_816_MINUS_ETC___d2998,
       SEXT_iFifo_first__288_BITS_102_TO_95_816_MINUS_ETC___d2999,
       SEXT_iFifo_first__288_BITS_167_TO_160_321_MINU_ETC___d1515,
       SEXT_iFifo_first__288_BITS_167_TO_160_321_MINU_ETC___d1516,
       SEXT_iFifo_first__288_BITS_37_TO_30_041_MINUS__ETC___d2223,
       SEXT_iFifo_first__288_BITS_37_TO_30_041_MINUS__ETC___d2224,
       SEXT_resWire_wget__595_BITS_67_TO_57_601_MINUS_ETC___d4217,
       SEXT_resWire_wget__595_BITS_67_TO_57_601_MINUS_ETC___d4218,
       _0_CONCAT_IF_IF_0b0_CONCAT_NOT_resWire_wget__59_ETC___d3954,
       _0_CONCAT_IF_IF_3074_MINUS_SEXT_iFifo_first__28_ETC___d1765,
       _0_CONCAT_IF_IF_3074_MINUS_SEXT_iFifo_first__28_ETC___d2473,
       _0_CONCAT_IF_IF_3074_MINUS_SEXT_iFifo_first__28_ETC___d3248,
       _0_CONCAT_IF_IF_3970_MINUS_SEXT_resWire_wget__5_ETC___d4465,
       _0_CONCAT_IF_IF_7170_MINUS_fpu_madd_fState_S3_f_ETC___d664,
       _0_CONCAT_IF_IF_fpu_madd_fState_S7_first__52_BI_ETC___d1105,
       _0_CONCAT_IF_iFifo_first__288_BITS_102_TO_95_81_ETC___d2950,
       _0_CONCAT_IF_iFifo_first__288_BITS_102_TO_95_81_ETC___d3298,
       _0_CONCAT_IF_iFifo_first__288_BITS_167_TO_160_3_ETC___d1464,
       _0_CONCAT_IF_iFifo_first__288_BITS_167_TO_160_3_ETC___d1815,
       _0_CONCAT_IF_iFifo_first__288_BITS_37_TO_30_041_ETC___d2175,
       _0_CONCAT_IF_iFifo_first__288_BITS_37_TO_30_041_ETC___d2523,
       _0_CONCAT_IF_resWire_wget__595_BITS_67_TO_57_60_ETC___d4169,
       _0_CONCAT_IF_resWire_wget__595_BITS_67_TO_57_60_ETC___d4518,
       _3074_MINUS_0_CONCAT_IF_resWire_wget__595_BIT_5_ETC___d3717,
       _3074_MINUS_0_CONCAT_IF_resWire_wget__595_BIT_5_ETC___d3718,
       _3074_MINUS_0_CONCAT_IF_resWire_wget__595_BIT_5_ETC___d4876,
       _3074_MINUS_0_CONCAT_IF_resWire_wget__595_BIT_5_ETC___d4901,
       _3074_MINUS_0_CONCAT_IF_resWire_wget__595_BIT_5_ETC___d4928,
       _3970_MINUS_0_CONCAT_IF_iFifo_first__288_BIT_15_ETC___d1380,
       _3970_MINUS_0_CONCAT_IF_iFifo_first__288_BIT_15_ETC___d1381,
       _3970_MINUS_0_CONCAT_IF_iFifo_first__288_BIT_29_ETC___d2100,
       _3970_MINUS_0_CONCAT_IF_iFifo_first__288_BIT_29_ETC___d2101,
       _3970_MINUS_0_CONCAT_IF_iFifo_first__288_BIT_94_ETC___d2875,
       _3970_MINUS_0_CONCAT_IF_iFifo_first__288_BIT_94_ETC___d2876,
       _7170_MINUS_fpu_madd_fState_S3_first__96_BITS_1_ETC___d209,
       fpu_madd_fOperand_S0_first_BITS_129_TO_119_7_E_ETC___d127,
       fpu_madd_fOperand_S0_first_BITS_129_TO_119_7_E_ETC___d58,
       fpu_madd_fOperand_S0_first_BIT_195_AND_fpu_mad_ETC___d56,
       fpu_madd_fState_S3_first__96_BITS_12_TO_0_02_S_ETC___d203,
       fpu_madd_fState_S3_first__96_BITS_12_TO_0_02_S_ETC___d205,
       guard__h107648,
       guard__h146555,
       guard__h191348,
       guard__h69010,
       rmdFifo_i_notFull__287_AND_IF_iFifo_first__288_ETC___d1306,
       sfdlsb__h20642;

  // action method server_core_request_put
  assign RDY_server_core_request_put = iFifo$FULL_N ;
  assign CAN_FIRE_server_core_request_put = iFifo$FULL_N ;
  assign WILL_FIRE_server_core_request_put = EN_server_core_request_put ;

  // actionvalue method server_core_response_get
  assign server_core_response_get = oFifo$D_OUT ;
  assign RDY_server_core_response_get = oFifo$EMPTY_N ;
  assign CAN_FIRE_server_core_response_get = oFifo$EMPTY_N ;
  assign WILL_FIRE_server_core_response_get = EN_server_core_response_get ;

  // action method server_reset_request_put
  assign RDY_server_reset_request_put = resetReqsF$FULL_N ;
  assign CAN_FIRE_server_reset_request_put = resetReqsF$FULL_N ;
  assign WILL_FIRE_server_reset_request_put = EN_server_reset_request_put ;

  // action method server_reset_response_get
  assign RDY_server_reset_response_get = resetRspsF$EMPTY_N ;
  assign CAN_FIRE_server_reset_response_get = resetRspsF$EMPTY_N ;
  assign WILL_FIRE_server_reset_response_get = EN_server_reset_response_get ;

  // submodule fpu_madd_fOperand_S0
  FIFOL1 #(.width(32'd196)) fpu_madd_fOperand_S0(.RST(RST_N),
						 .CLK(CLK),
						 .D_IN(fpu_madd_fOperand_S0$D_IN),
						 .ENQ(fpu_madd_fOperand_S0$ENQ),
						 .DEQ(fpu_madd_fOperand_S0$DEQ),
						 .CLR(fpu_madd_fOperand_S0$CLR),
						 .D_OUT(fpu_madd_fOperand_S0$D_OUT),
						 .FULL_N(fpu_madd_fOperand_S0$FULL_N),
						 .EMPTY_N(fpu_madd_fOperand_S0$EMPTY_N));

  // submodule fpu_madd_fProd_S2
  FIFOL1 #(.width(32'd106)) fpu_madd_fProd_S2(.RST(RST_N),
					      .CLK(CLK),
					      .D_IN(fpu_madd_fProd_S2$D_IN),
					      .ENQ(fpu_madd_fProd_S2$ENQ),
					      .DEQ(fpu_madd_fProd_S2$DEQ),
					      .CLR(fpu_madd_fProd_S2$CLR),
					      .D_OUT(fpu_madd_fProd_S2$D_OUT),
					      .FULL_N(fpu_madd_fProd_S2$FULL_N),
					      .EMPTY_N(fpu_madd_fProd_S2$EMPTY_N));

  // submodule fpu_madd_fProd_S3
  FIFOL1 #(.width(32'd106)) fpu_madd_fProd_S3(.RST(RST_N),
					      .CLK(CLK),
					      .D_IN(fpu_madd_fProd_S3$D_IN),
					      .ENQ(fpu_madd_fProd_S3$ENQ),
					      .DEQ(fpu_madd_fProd_S3$DEQ),
					      .CLR(fpu_madd_fProd_S3$CLR),
					      .D_OUT(fpu_madd_fProd_S3$D_OUT),
					      .FULL_N(fpu_madd_fProd_S3$FULL_N),
					      .EMPTY_N(fpu_madd_fProd_S3$EMPTY_N));

  // submodule fpu_madd_fResult_S9
  FIFOL1 #(.width(32'd69)) fpu_madd_fResult_S9(.RST(RST_N),
					       .CLK(CLK),
					       .D_IN(fpu_madd_fResult_S9$D_IN),
					       .ENQ(fpu_madd_fResult_S9$ENQ),
					       .DEQ(fpu_madd_fResult_S9$DEQ),
					       .CLR(fpu_madd_fResult_S9$CLR),
					       .D_OUT(fpu_madd_fResult_S9$D_OUT),
					       .FULL_N(fpu_madd_fResult_S9$FULL_N),
					       .EMPTY_N(fpu_madd_fResult_S9$EMPTY_N));

  // submodule fpu_madd_fState_S1
  FIFOL1 #(.width(32'd258)) fpu_madd_fState_S1(.RST(RST_N),
					       .CLK(CLK),
					       .D_IN(fpu_madd_fState_S1$D_IN),
					       .ENQ(fpu_madd_fState_S1$ENQ),
					       .DEQ(fpu_madd_fState_S1$DEQ),
					       .CLR(fpu_madd_fState_S1$CLR),
					       .D_OUT(fpu_madd_fState_S1$D_OUT),
					       .FULL_N(fpu_madd_fState_S1$FULL_N),
					       .EMPTY_N(fpu_madd_fState_S1$EMPTY_N));

  // submodule fpu_madd_fState_S2
  FIFOL1 #(.width(32'd152)) fpu_madd_fState_S2(.RST(RST_N),
					       .CLK(CLK),
					       .D_IN(fpu_madd_fState_S2$D_IN),
					       .ENQ(fpu_madd_fState_S2$ENQ),
					       .DEQ(fpu_madd_fState_S2$DEQ),
					       .CLR(fpu_madd_fState_S2$CLR),
					       .D_OUT(fpu_madd_fState_S2$D_OUT),
					       .FULL_N(fpu_madd_fState_S2$FULL_N),
					       .EMPTY_N(fpu_madd_fState_S2$EMPTY_N));

  // submodule fpu_madd_fState_S3
  FIFOL1 #(.width(32'd152)) fpu_madd_fState_S3(.RST(RST_N),
					       .CLK(CLK),
					       .D_IN(fpu_madd_fState_S3$D_IN),
					       .ENQ(fpu_madd_fState_S3$ENQ),
					       .DEQ(fpu_madd_fState_S3$DEQ),
					       .CLR(fpu_madd_fState_S3$CLR),
					       .D_OUT(fpu_madd_fState_S3$D_OUT),
					       .FULL_N(fpu_madd_fState_S3$FULL_N),
					       .EMPTY_N(fpu_madd_fState_S3$EMPTY_N));

  // submodule fpu_madd_fState_S4
  FIFOL1 #(.width(32'd204)) fpu_madd_fState_S4(.RST(RST_N),
					       .CLK(CLK),
					       .D_IN(fpu_madd_fState_S4$D_IN),
					       .ENQ(fpu_madd_fState_S4$ENQ),
					       .DEQ(fpu_madd_fState_S4$DEQ),
					       .CLR(fpu_madd_fState_S4$CLR),
					       .D_OUT(fpu_madd_fState_S4$D_OUT),
					       .FULL_N(fpu_madd_fState_S4$FULL_N),
					       .EMPTY_N(fpu_madd_fState_S4$EMPTY_N));

  // submodule fpu_madd_fState_S5
  FIFOL1 #(.width(32'd216)) fpu_madd_fState_S5(.RST(RST_N),
					       .CLK(CLK),
					       .D_IN(fpu_madd_fState_S5$D_IN),
					       .ENQ(fpu_madd_fState_S5$ENQ),
					       .DEQ(fpu_madd_fState_S5$DEQ),
					       .CLR(fpu_madd_fState_S5$CLR),
					       .D_OUT(fpu_madd_fState_S5$D_OUT),
					       .FULL_N(fpu_madd_fState_S5$FULL_N),
					       .EMPTY_N(fpu_madd_fState_S5$EMPTY_N));

  // submodule fpu_madd_fState_S6
  FIFOL1 #(.width(32'd203)) fpu_madd_fState_S6(.RST(RST_N),
					       .CLK(CLK),
					       .D_IN(fpu_madd_fState_S6$D_IN),
					       .ENQ(fpu_madd_fState_S6$ENQ),
					       .DEQ(fpu_madd_fState_S6$DEQ),
					       .CLR(fpu_madd_fState_S6$CLR),
					       .D_OUT(fpu_madd_fState_S6$D_OUT),
					       .FULL_N(fpu_madd_fState_S6$FULL_N),
					       .EMPTY_N(fpu_madd_fState_S6$EMPTY_N));

  // submodule fpu_madd_fState_S7
  FIFOL1 #(.width(32'd203)) fpu_madd_fState_S7(.RST(RST_N),
					       .CLK(CLK),
					       .D_IN(fpu_madd_fState_S7$D_IN),
					       .ENQ(fpu_madd_fState_S7$ENQ),
					       .DEQ(fpu_madd_fState_S7$DEQ),
					       .CLR(fpu_madd_fState_S7$CLR),
					       .D_OUT(fpu_madd_fState_S7$D_OUT),
					       .FULL_N(fpu_madd_fState_S7$FULL_N),
					       .EMPTY_N(fpu_madd_fState_S7$EMPTY_N));

  // submodule fpu_madd_fState_S8
  FIFOL1 #(.width(32'd141)) fpu_madd_fState_S8(.RST(RST_N),
					       .CLK(CLK),
					       .D_IN(fpu_madd_fState_S8$D_IN),
					       .ENQ(fpu_madd_fState_S8$ENQ),
					       .DEQ(fpu_madd_fState_S8$DEQ),
					       .CLR(fpu_madd_fState_S8$CLR),
					       .D_OUT(fpu_madd_fState_S8$D_OUT),
					       .FULL_N(fpu_madd_fState_S8$FULL_N),
					       .EMPTY_N(fpu_madd_fState_S8$EMPTY_N));

  // submodule iFifo
  FIFO2 #(.width(32'd202), .guarded(32'd1)) iFifo(.RST(RST_N),
						  .CLK(CLK),
						  .D_IN(iFifo$D_IN),
						  .ENQ(iFifo$ENQ),
						  .DEQ(iFifo$DEQ),
						  .CLR(iFifo$CLR),
						  .D_OUT(iFifo$D_OUT),
						  .FULL_N(iFifo$FULL_N),
						  .EMPTY_N(iFifo$EMPTY_N));

  // submodule isDoubleFifo
  FIFO2 #(.width(32'd1), .guarded(32'd1)) isDoubleFifo(.RST(RST_N),
						       .CLK(CLK),
						       .D_IN(isDoubleFifo$D_IN),
						       .ENQ(isDoubleFifo$ENQ),
						       .DEQ(isDoubleFifo$DEQ),
						       .CLR(isDoubleFifo$CLR),
						       .D_OUT(isDoubleFifo$D_OUT),
						       .FULL_N(isDoubleFifo$FULL_N),
						       .EMPTY_N(isDoubleFifo$EMPTY_N));

  // submodule isNegateFifo
  FIFO2 #(.width(32'd1), .guarded(32'd1)) isNegateFifo(.RST(RST_N),
						       .CLK(CLK),
						       .D_IN(isNegateFifo$D_IN),
						       .ENQ(isNegateFifo$ENQ),
						       .DEQ(isNegateFifo$DEQ),
						       .CLR(isNegateFifo$CLR),
						       .D_OUT(isNegateFifo$D_OUT),
						       .FULL_N(isNegateFifo$FULL_N),
						       .EMPTY_N(isNegateFifo$EMPTY_N));

  // submodule oFifo
  FIFO2 #(.width(32'd70), .guarded(32'd1)) oFifo(.RST(RST_N),
						 .CLK(CLK),
						 .D_IN(oFifo$D_IN),
						 .ENQ(oFifo$ENQ),
						 .DEQ(oFifo$DEQ),
						 .CLR(oFifo$CLR),
						 .D_OUT(oFifo$D_OUT),
						 .FULL_N(oFifo$FULL_N),
						 .EMPTY_N(oFifo$EMPTY_N));

  // submodule resetReqsF
  FIFO20 #(.guarded(32'd1)) resetReqsF(.RST(RST_N),
				       .CLK(CLK),
				       .ENQ(resetReqsF$ENQ),
				       .DEQ(resetReqsF$DEQ),
				       .CLR(resetReqsF$CLR),
				       .FULL_N(resetReqsF$FULL_N),
				       .EMPTY_N(resetReqsF$EMPTY_N));

  // submodule resetRspsF
  FIFO20 #(.guarded(32'd1)) resetRspsF(.RST(RST_N),
				       .CLK(CLK),
				       .ENQ(resetRspsF$ENQ),
				       .DEQ(resetRspsF$DEQ),
				       .CLR(resetRspsF$CLR),
				       .FULL_N(resetRspsF$FULL_N),
				       .EMPTY_N(resetRspsF$EMPTY_N));

  // submodule rmdFifo
  FIFO2 #(.width(32'd3), .guarded(32'd1)) rmdFifo(.RST(RST_N),
						  .CLK(CLK),
						  .D_IN(rmdFifo$D_IN),
						  .ENQ(rmdFifo$ENQ),
						  .DEQ(rmdFifo$DEQ),
						  .CLR(rmdFifo$CLR),
						  .D_OUT(rmdFifo$D_OUT),
						  .FULL_N(rmdFifo$FULL_N),
						  .EMPTY_N(rmdFifo$EMPTY_N));

  // rule RL_getResMAdd
  assign CAN_FIRE_RL_getResMAdd = fpu_madd_fResult_S9$EMPTY_N ;
  assign WILL_FIRE_RL_getResMAdd = fpu_madd_fResult_S9$EMPTY_N ;

  // rule RL_passResult
  assign CAN_FIRE_RL_passResult =
	     isDoubleFifo$EMPTY_N && isNegateFifo$EMPTY_N &&
	     rmdFifo$EMPTY_N &&
	     oFifo$FULL_N &&
	     fpu_madd_fResult_S9$EMPTY_N ;
  assign WILL_FIRE_RL_passResult = CAN_FIRE_RL_passResult ;

  // rule RL_fpu_madd_s9_stage
  assign CAN_FIRE_RL_fpu_madd_s9_stage =
	     fpu_madd_fState_S8$EMPTY_N && fpu_madd_fResult_S9$FULL_N ;
  assign WILL_FIRE_RL_fpu_madd_s9_stage = CAN_FIRE_RL_fpu_madd_s9_stage ;

  // rule RL_fpu_madd_s8_stage
  assign CAN_FIRE_RL_fpu_madd_s8_stage =
	     fpu_madd_fState_S7$EMPTY_N && fpu_madd_fState_S8$FULL_N ;
  assign WILL_FIRE_RL_fpu_madd_s8_stage = CAN_FIRE_RL_fpu_madd_s8_stage ;

  // rule RL_fpu_madd_s7_stage
  assign CAN_FIRE_RL_fpu_madd_s7_stage =
	     fpu_madd_fState_S6$EMPTY_N && fpu_madd_fState_S7$FULL_N ;
  assign WILL_FIRE_RL_fpu_madd_s7_stage = CAN_FIRE_RL_fpu_madd_s7_stage ;

  // rule RL_fpu_madd_s6_stage
  assign CAN_FIRE_RL_fpu_madd_s6_stage =
	     fpu_madd_fState_S5$EMPTY_N && fpu_madd_fState_S6$FULL_N ;
  assign WILL_FIRE_RL_fpu_madd_s6_stage = CAN_FIRE_RL_fpu_madd_s6_stage ;

  // rule RL_fpu_madd_s5_stage
  assign CAN_FIRE_RL_fpu_madd_s5_stage =
	     fpu_madd_fState_S4$EMPTY_N && fpu_madd_fState_S5$FULL_N ;
  assign WILL_FIRE_RL_fpu_madd_s5_stage = CAN_FIRE_RL_fpu_madd_s5_stage ;

  // rule RL_fpu_madd_s4_stage
  assign CAN_FIRE_RL_fpu_madd_s4_stage =
	     fpu_madd_fState_S3$EMPTY_N && fpu_madd_fProd_S3$EMPTY_N &&
	     fpu_madd_fState_S4$FULL_N ;
  assign WILL_FIRE_RL_fpu_madd_s4_stage = CAN_FIRE_RL_fpu_madd_s4_stage ;

  // rule RL_fpu_madd_s3_stage
  assign CAN_FIRE_RL_fpu_madd_s3_stage =
	     fpu_madd_fState_S2$EMPTY_N && fpu_madd_fProd_S2$EMPTY_N &&
	     fpu_madd_fProd_S3$FULL_N &&
	     fpu_madd_fState_S3$FULL_N ;
  assign WILL_FIRE_RL_fpu_madd_s3_stage = CAN_FIRE_RL_fpu_madd_s3_stage ;

  // rule RL_fpu_madd_s2_stage
  assign CAN_FIRE_RL_fpu_madd_s2_stage =
	     fpu_madd_fState_S1$EMPTY_N && fpu_madd_fProd_S2$FULL_N &&
	     fpu_madd_fState_S2$FULL_N ;
  assign WILL_FIRE_RL_fpu_madd_s2_stage = CAN_FIRE_RL_fpu_madd_s2_stage ;

  // rule RL_fpu_madd_s1_stage
  assign CAN_FIRE_RL_fpu_madd_s1_stage =
	     fpu_madd_fOperand_S0$EMPTY_N && fpu_madd_fState_S1$FULL_N ;
  assign WILL_FIRE_RL_fpu_madd_s1_stage = CAN_FIRE_RL_fpu_madd_s1_stage ;

  // rule RL_start_op
  assign CAN_FIRE_RL_start_op =
	     iFifo$EMPTY_N && isDoubleFifo$FULL_N && isNegateFifo$FULL_N &&
	     rmdFifo_i_notFull__287_AND_IF_iFifo_first__288_ETC___d1306 ;
  assign WILL_FIRE_RL_start_op = CAN_FIRE_RL_start_op ;

  // rule RL_rl_reset
  assign CAN_FIRE_RL_rl_reset = resetReqsF$EMPTY_N && resetRspsF$FULL_N ;
  assign WILL_FIRE_RL_rl_reset = CAN_FIRE_RL_rl_reset ;

  // submodule fpu_madd_fOperand_S0
  assign fpu_madd_fOperand_S0$D_IN =
	     { iFifo$D_OUT[3:0] != 4'd2,
	       IF_iFifo_first__288_BITS_3_TO_0_289_EQ_0_290_O_ETC___d2814,
	       CASE_iFifoD_OUT_BITS_3_TO_0_0_IF_iFifo_first__ETC__q149,
	       CASE_iFifoD_OUT_BITS_3_TO_0_0_460718241880001_ETC__q150,
	       iFifo$D_OUT[6:4] } ;
  assign fpu_madd_fOperand_S0$ENQ =
	     WILL_FIRE_RL_start_op &&
	     (iFifo$D_OUT[3:0] == 4'd0 || iFifo$D_OUT[3:0] == 4'd1 ||
	      iFifo$D_OUT[3:0] == 4'd2 ||
	      iFifo$D_OUT[3:0] == 4'd5 ||
	      iFifo$D_OUT[3:0] == 4'd6 ||
	      iFifo$D_OUT[3:0] == 4'd7 ||
	      iFifo$D_OUT[3:0] == 4'd8) ;
  assign fpu_madd_fOperand_S0$DEQ = CAN_FIRE_RL_fpu_madd_s1_stage ;
  assign fpu_madd_fOperand_S0$CLR = 1'b0 ;

  // submodule fpu_madd_fProd_S2
  assign fpu_madd_fProd_S2$D_IN =
	     fpu_madd_fState_S1$D_OUT[105:53] *
	     fpu_madd_fState_S1$D_OUT[52:0] ;
  assign fpu_madd_fProd_S2$ENQ = CAN_FIRE_RL_fpu_madd_s2_stage ;
  assign fpu_madd_fProd_S2$DEQ = CAN_FIRE_RL_fpu_madd_s3_stage ;
  assign fpu_madd_fProd_S2$CLR = 1'b0 ;

  // submodule fpu_madd_fProd_S3
  assign fpu_madd_fProd_S3$D_IN = fpu_madd_fProd_S2$D_OUT ;
  assign fpu_madd_fProd_S3$ENQ = CAN_FIRE_RL_fpu_madd_s3_stage ;
  assign fpu_madd_fProd_S3$DEQ = CAN_FIRE_RL_fpu_madd_s4_stage ;
  assign fpu_madd_fProd_S3$CLR = 1'b0 ;

  // submodule fpu_madd_fResult_S9
  assign fpu_madd_fResult_S9$D_IN =
	     fpu_madd_fState_S8$D_OUT[140] ?
	       fpu_madd_fState_S8$D_OUT[139:71] :
	       IF_fpu_madd_fState_S8_first__161_BIT_67_164_AN_ETC___d1282 ;
  assign fpu_madd_fResult_S9$ENQ = CAN_FIRE_RL_fpu_madd_s9_stage ;
  assign fpu_madd_fResult_S9$DEQ = fpu_madd_fResult_S9$EMPTY_N ;
  assign fpu_madd_fResult_S9$CLR = 1'b0 ;

  // submodule fpu_madd_fState_S1
  assign fpu_madd_fState_S1$D_IN =
	     { x__h329 == 11'd2047 && _theResult___fst_sfd__h398 != 52'd0 &&
	       !_theResult___fst_sfd__h398[51] ||
	       fpu_madd_fOperand_S0$D_OUT[129:119] == 11'd2047 &&
	       fpu_madd_fOperand_S0$D_OUT[118:67] != 52'd0 &&
	       !fpu_madd_fOperand_S0$D_OUT[118] ||
	       fpu_madd_fOperand_S0$D_OUT[65:55] == 11'd2047 &&
	       fpu_madd_fOperand_S0$D_OUT[54:3] != 52'd0 &&
	       !fpu_madd_fOperand_S0$D_OUT[54] ||
	       IF_fpu_madd_fOperand_S0_first_BIT_195_THEN_fpu_ETC___d62,
	       IF_IF_fpu_madd_fOperand_S0_first_BIT_195_THEN__ETC___d140,
	       IF_fpu_madd_fOperand_S0_first_BIT_195_THEN_fpu_ETC___d148,
	       4'd0,
	       fpu_madd_fOperand_S0$D_OUT[2:0],
	       fpu_madd_fOperand_S0$D_OUT[195],
	       fpu_madd_fOperand_S0$D_OUT[195] &&
	       fpu_madd_fOperand_S0$D_OUT[194],
	       IF_fpu_madd_fOperand_S0_first_BIT_195_THEN_fpu_ETC___d112,
	       NOT_fpu_madd_fOperand_S0_first_BIT_130_2_EQ_fp_ETC___d55,
	       IF_fpu_madd_fOperand_S0_first_BITS_129_TO_119__ETC___d160 } ;
  assign fpu_madd_fState_S1$ENQ = CAN_FIRE_RL_fpu_madd_s1_stage ;
  assign fpu_madd_fState_S1$DEQ = CAN_FIRE_RL_fpu_madd_s2_stage ;
  assign fpu_madd_fState_S1$CLR = 1'b0 ;

  // submodule fpu_madd_fState_S2
  assign fpu_madd_fState_S2$D_IN = fpu_madd_fState_S1$D_OUT[257:106] ;
  assign fpu_madd_fState_S2$ENQ = CAN_FIRE_RL_fpu_madd_s2_stage ;
  assign fpu_madd_fState_S2$DEQ = CAN_FIRE_RL_fpu_madd_s3_stage ;
  assign fpu_madd_fState_S2$CLR = 1'b0 ;

  // submodule fpu_madd_fState_S3
  assign fpu_madd_fState_S3$D_IN = fpu_madd_fState_S2$D_OUT ;
  assign fpu_madd_fState_S3$ENQ = CAN_FIRE_RL_fpu_madd_s3_stage ;
  assign fpu_madd_fState_S3$DEQ = CAN_FIRE_RL_fpu_madd_s4_stage ;
  assign fpu_madd_fState_S3$CLR = 1'b0 ;

  // submodule fpu_madd_fState_S4
  assign fpu_madd_fState_S4$D_IN =
	     { fpu_madd_fState_S3$D_OUT[151:87],
	       IF_fpu_madd_fState_S3_first__96_BIT_151_97_THE_ETC___d726,
	       fpu_madd_fState_S3$D_OUT[81:14],
	       !fpu_madd_fState_S3$D_OUT[151] && fpu_madd_fState_S3$D_OUT[13],
	       fpu_madd_fState_S3$D_OUT[151] ?
		 63'd0 :
		 IF_fpu_madd_fState_S3_first__96_BITS_12_TO_0_0_ETC___d737,
	       x__h35223 } ;
  assign fpu_madd_fState_S4$ENQ = CAN_FIRE_RL_fpu_madd_s4_stage ;
  assign fpu_madd_fState_S4$DEQ = CAN_FIRE_RL_fpu_madd_s5_stage ;
  assign fpu_madd_fState_S4$CLR = 1'b0 ;

  // submodule fpu_madd_fState_S5
  assign fpu_madd_fState_S5$D_IN =
	     { fpu_madd_fState_S4$D_OUT[203:130],
	       fpu_madd_fState_S4$D_OUT[129] != fpu_madd_fState_S4$D_OUT[65],
	       NOT_fpu_madd_fState_S4_first__48_BIT_130_54_59_ETC___d785 ?
		 fpu_madd_fState_S4$D_OUT[65] :
		 fpu_madd_fState_S4$D_OUT[129],
	       IF_NOT_fpu_madd_fState_S4_first__48_BIT_130_54_ETC___d796 } ;
  assign fpu_madd_fState_S5$ENQ = CAN_FIRE_RL_fpu_madd_s5_stage ;
  assign fpu_madd_fState_S5$DEQ = CAN_FIRE_RL_fpu_madd_s6_stage ;
  assign fpu_madd_fState_S5$CLR = 1'b0 ;

  // submodule fpu_madd_fState_S6
  assign fpu_madd_fState_S6$D_IN =
	     { fpu_madd_fState_S5$D_OUT[215:127],
	       fpu_madd_fState_S5$D_OUT[113:57],
	       x__h36176 } ;
  assign fpu_madd_fState_S6$ENQ = CAN_FIRE_RL_fpu_madd_s6_stage ;
  assign fpu_madd_fState_S6$DEQ = CAN_FIRE_RL_fpu_madd_s7_stage ;
  assign fpu_madd_fState_S6$CLR = 1'b0 ;

  // submodule fpu_madd_fState_S7
  assign fpu_madd_fState_S7$D_IN =
	     { fpu_madd_fState_S6$D_OUT[202:114], x__h36688, x__h36697 } ;
  assign fpu_madd_fState_S7$ENQ = CAN_FIRE_RL_fpu_madd_s7_stage ;
  assign fpu_madd_fState_S7$DEQ = CAN_FIRE_RL_fpu_madd_s8_stage ;
  assign fpu_madd_fState_S7$CLR = 1'b0 ;

  // submodule fpu_madd_fState_S8
  assign fpu_madd_fState_S8$D_IN =
	     { fpu_madd_fState_S7$D_OUT[202:138],
	       fpu_madd_fState_S7$D_OUT[202] ?
		 fpu_madd_fState_S7$D_OUT[137:133] :
		 fpu_madd_fState_S7_first__52_BITS_137_TO_133_5_ETC___d1143,
	       fpu_madd_fState_S7$D_OUT[132:129],
	       !fpu_madd_fState_S7$D_OUT[202] &&
	       fpu_madd_fState_S7$D_OUT[127],
	       fpu_madd_fState_S7$D_OUT[202] ?
		 63'd0 :
		 IF_IF_fpu_madd_fState_S7_first__52_BIT_128_58__ETC___d1153,
	       x__h45577,
	       fpu_madd_fState_S7$D_OUT[128] } ;
  assign fpu_madd_fState_S8$ENQ = CAN_FIRE_RL_fpu_madd_s8_stage ;
  assign fpu_madd_fState_S8$DEQ = CAN_FIRE_RL_fpu_madd_s9_stage ;
  assign fpu_madd_fState_S8$CLR = 1'b0 ;

  // submodule iFifo
  assign iFifo$D_IN = server_core_request_put ;
  assign iFifo$ENQ = EN_server_core_request_put ;
  assign iFifo$DEQ = CAN_FIRE_RL_start_op ;
  assign iFifo$CLR = CAN_FIRE_RL_rl_reset ;

  // submodule isDoubleFifo
  assign isDoubleFifo$D_IN = !iFifo$D_OUT[201] ;
  assign isDoubleFifo$ENQ = CAN_FIRE_RL_start_op ;
  assign isDoubleFifo$DEQ = CAN_FIRE_RL_passResult ;
  assign isDoubleFifo$CLR = CAN_FIRE_RL_rl_reset ;

  // submodule isNegateFifo
  assign isNegateFifo$D_IN =
	     iFifo$D_OUT[3:0] == 4'd7 || iFifo$D_OUT[3:0] == 4'd8 ;
  assign isNegateFifo$ENQ = CAN_FIRE_RL_start_op ;
  assign isNegateFifo$DEQ = CAN_FIRE_RL_passResult ;
  assign isNegateFifo$CLR = CAN_FIRE_RL_rl_reset ;

  // submodule oFifo
  assign oFifo$D_IN =
	     { !isDoubleFifo$D_OUT,
	       IF_isDoubleFifo_first__592_THEN_IF_isNegateFif_ETC___d4842,
	       isDoubleFifo$D_OUT ?
		 fpu_madd_fResult_S9$D_OUT[4:0] :
		 resWire_wget__595_BITS_4_TO_0_843_OR_NOT_resWi_ETC___d4953 } ;
  assign oFifo$ENQ = CAN_FIRE_RL_passResult ;
  assign oFifo$DEQ = EN_server_core_response_get ;
  assign oFifo$CLR = CAN_FIRE_RL_rl_reset ;

  // submodule resetReqsF
  assign resetReqsF$ENQ = EN_server_reset_request_put ;
  assign resetReqsF$DEQ = CAN_FIRE_RL_rl_reset ;
  assign resetReqsF$CLR = 1'b0 ;

  // submodule resetRspsF
  assign resetRspsF$ENQ = CAN_FIRE_RL_rl_reset ;
  assign resetRspsF$DEQ = EN_server_reset_response_get ;
  assign resetRspsF$CLR = 1'b0 ;

  // submodule rmdFifo
  assign rmdFifo$D_IN = iFifo$D_OUT[6:4] ;
  assign rmdFifo$ENQ = CAN_FIRE_RL_start_op ;
  assign rmdFifo$DEQ = CAN_FIRE_RL_passResult ;
  assign rmdFifo$CLR = CAN_FIRE_RL_rl_reset ;

  // remaining internal signals
  assign IF_0_CONCAT_IF_IF_0b0_CONCAT_NOT_resWire_wget__ETC__q106 =
	     _0_CONCAT_IF_IF_0b0_CONCAT_NOT_resWire_wget__59_ETC___d3954 ?
	       _theResult___snd__h181275 :
	       _theResult____h173103 ;
  assign IF_0_CONCAT_IF_IF_3074_MINUS_SEXT_iFifo_first__ETC__q17 =
	     _0_CONCAT_IF_IF_3074_MINUS_SEXT_iFifo_first__28_ETC___d1765 ?
	       _theResult___snd__h76703 :
	       _theResult____h68402 ;
  assign IF_0_CONCAT_IF_IF_3074_MINUS_SEXT_iFifo_first__ETC__q44 =
	     _0_CONCAT_IF_IF_3074_MINUS_SEXT_iFifo_first__28_ETC___d2473 ?
	       _theResult___snd__h154248 :
	       _theResult____h145947 ;
  assign IF_0_CONCAT_IF_IF_3074_MINUS_SEXT_iFifo_first__ETC__q77 =
	     _0_CONCAT_IF_IF_3074_MINUS_SEXT_iFifo_first__28_ETC___d3248 ?
	       _theResult___snd__h115341 :
	       _theResult____h107040 ;
  assign IF_0_CONCAT_IF_IF_3970_MINUS_SEXT_resWire_wget_ETC__q112 =
	     _0_CONCAT_IF_IF_3970_MINUS_SEXT_resWire_wget__5_ETC___d4465 ?
	       _theResult___snd__h199041 :
	       _theResult____h190740 ;
  assign IF_0_CONCAT_IF_IF_7170_MINUS_fpu_madd_fState_S_ETC__q4 =
	     _0_CONCAT_IF_IF_7170_MINUS_fpu_madd_fState_S3_f_ETC___d664 ?
	       _theResult___snd__h34840 :
	       _theResult___snd__h34835 ;
  assign IF_0_CONCAT_IF_IF_fpu_madd_fState_S7_first__52_ETC__q9 =
	     _0_CONCAT_IF_IF_fpu_madd_fState_S7_first__52_BI_ETC___d1105 ?
	       _theResult___snd__h45266 :
	       _theResult___snd__h45261 ;
  assign IF_0_CONCAT_IF_iFifo_first__288_BITS_102_TO_95_ETC__q73 =
	     _0_CONCAT_IF_iFifo_first__288_BITS_102_TO_95_81_ETC___d2950 ?
	       _theResult___snd__h105751 :
	       57'd0 ;
  assign IF_0_CONCAT_IF_iFifo_first__288_BITS_102_TO_95_ETC__q80 =
	     _0_CONCAT_IF_iFifo_first__288_BITS_102_TO_95_81_ETC___d3298 ?
	       _theResult___snd__h105751 :
	       _theResult___snd__h124063 ;
  assign IF_0_CONCAT_IF_iFifo_first__288_BITS_167_TO_16_ETC__q13 =
	     _0_CONCAT_IF_iFifo_first__288_BITS_167_TO_160_3_ETC___d1464 ?
	       _theResult___snd__h67113 :
	       57'd0 ;
  assign IF_0_CONCAT_IF_iFifo_first__288_BITS_167_TO_16_ETC__q20 =
	     _0_CONCAT_IF_iFifo_first__288_BITS_167_TO_160_3_ETC___d1815 ?
	       _theResult___snd__h67113 :
	       _theResult___snd__h85425 ;
  assign IF_0_CONCAT_IF_iFifo_first__288_BITS_37_TO_30__ETC__q40 =
	     _0_CONCAT_IF_iFifo_first__288_BITS_37_TO_30_041_ETC___d2175 ?
	       _theResult___snd__h144658 :
	       57'd0 ;
  assign IF_0_CONCAT_IF_iFifo_first__288_BITS_37_TO_30__ETC__q47 =
	     _0_CONCAT_IF_iFifo_first__288_BITS_37_TO_30_041_ETC___d2523 ?
	       _theResult___snd__h144658 :
	       _theResult___snd__h162970 ;
  assign IF_0_CONCAT_IF_resWire_wget__595_BITS_67_TO_57_ETC__q108 =
	     _0_CONCAT_IF_resWire_wget__595_BITS_67_TO_57_60_ETC___d4169 ?
	       _theResult___snd__h189857 :
	       57'd0 ;
  assign IF_0_CONCAT_IF_resWire_wget__595_BITS_67_TO_57_ETC__q115 =
	     _0_CONCAT_IF_resWire_wget__595_BITS_67_TO_57_60_ETC___d4518 ?
	       _theResult___snd__h189857 :
	       _theResult___snd__h207647 ;
  assign IF_0b0_CONCAT_NOT_fpu_madd_fState_S8_first__16_ETC___d1266 =
	     sfd__h45857[53] ?
	       ((fpu_madd_fState_S8$D_OUT[65:55] == 11'd2046) ?
		  63'h7FF0000000000000 :
		  { din_inc___2_exp__h46446, sfd__h45857[52:1] }) :
	       { IF_fpu_madd_fState_S8_first__161_BITS_65_TO_55_ETC___d1187,
		 sfd__h45857[51:0] } ;
  assign IF_3074_MINUS_0_CONCAT_IF_resWire_wget__595_BI_ETC___d4210 =
	     _3074_MINUS_0_CONCAT_IF_resWire_wget__595_BIT_5_ETC___d3718 ?
	       ((_theResult___fst_exp__h181212 == 8'd255) ?
		  !fpu_madd_fResult_S9$D_OUT[68] :
		  IF_rmdFifo_first__963_EQ_0_964_THEN_IF_IF_IF_I_ETC___d4008) :
	       ((_theResult___fst_exp__h189868 == 8'd255) ?
		  !fpu_madd_fResult_S9$D_OUT[68] :
		  IF_rmdFifo_first__963_EQ_0_964_THEN_IF_IF_IF_r_ETC___d4208) ;
  assign IF_3074_MINUS_0_CONCAT_IF_resWire_wget__595_BI_ETC___d4584 =
	     _3074_MINUS_0_CONCAT_IF_resWire_wget__595_BIT_5_ETC___d3718 ?
	       ((_theResult___fst_exp__h181212 == 8'd255) ?
		  fpu_madd_fResult_S9$D_OUT[68] :
		  IF_rmdFifo_first__963_EQ_0_964_THEN_IF_IF_IF_I_ETC___d4573) :
	       ((_theResult___fst_exp__h189868 == 8'd255) ?
		  fpu_madd_fResult_S9$D_OUT[68] :
		  IF_rmdFifo_first__963_EQ_0_964_THEN_IF_IF_IF_r_ETC___d4582) ;
  assign IF_3970_MINUS_0_CONCAT_IF_iFifo_first__288_BIT_ETC___d1508 =
	     _3970_MINUS_0_CONCAT_IF_iFifo_first__288_BIT_15_ETC___d1381 ?
	       (iFifo$D_OUT[6:4] == 3'd0 || iFifo$D_OUT[6:4] == 3'd1 ||
		iFifo$D_OUT[6:4] == 3'd2 ||
		iFifo$D_OUT[6:4] == 3'd3 ||
		iFifo$D_OUT[6:4] == 3'd4) &&
	       iFifo$D_OUT[168] :
	       ((_theResult___fst_exp__h67124 == 11'd2047) ?
		  iFifo$D_OUT[168] :
		  CASE_iFifoD_OUT_BITS_6_TO_4_0_CASE_guard9163__ETC__q35) ;
  assign IF_3970_MINUS_0_CONCAT_IF_iFifo_first__288_BIT_ETC___d2218 =
	     _3970_MINUS_0_CONCAT_IF_iFifo_first__288_BIT_29_ETC___d2101 ?
	       (iFifo$D_OUT[6:4] == 3'd0 || iFifo$D_OUT[6:4] == 3'd1 ||
		iFifo$D_OUT[6:4] == 3'd2 ||
		iFifo$D_OUT[6:4] == 3'd3 ||
		iFifo$D_OUT[6:4] == 3'd4) &&
	       iFifo$D_OUT[38] :
	       ((_theResult___fst_exp__h144669 == 11'd2047) ?
		  iFifo$D_OUT[38] :
		  CASE_iFifoD_OUT_BITS_6_TO_4_0_CASE_guard36708_ETC__q60) ;
  assign IF_3970_MINUS_0_CONCAT_IF_iFifo_first__288_BIT_ETC___d2772 =
	     _3970_MINUS_0_CONCAT_IF_iFifo_first__288_BIT_29_ETC___d2101 ?
	       iFifo$D_OUT[6:4] != 3'd0 && iFifo$D_OUT[6:4] != 3'd1 &&
	       iFifo$D_OUT[6:4] != 3'd2 &&
	       iFifo$D_OUT[6:4] != 3'd3 &&
	       iFifo$D_OUT[6:4] != 3'd4 ||
	       !iFifo$D_OUT[38] :
	       ((_theResult___fst_exp__h144669 == 11'd2047) ?
		  !iFifo$D_OUT[38] :
		  CASE_iFifoD_OUT_BITS_6_TO_4_0_CASE_guard36708_ETC__q68) ;
  assign IF_3970_MINUS_0_CONCAT_IF_iFifo_first__288_BIT_ETC___d2993 =
	     _3970_MINUS_0_CONCAT_IF_iFifo_first__288_BIT_94_ETC___d2876 ?
	       (iFifo$D_OUT[6:4] == 3'd0 || iFifo$D_OUT[6:4] == 3'd1 ||
		iFifo$D_OUT[6:4] == 3'd2 ||
		iFifo$D_OUT[6:4] == 3'd3 ||
		iFifo$D_OUT[6:4] == 3'd4) &&
	       iFifo$D_OUT[103] :
	       ((_theResult___fst_exp__h105762 == 11'd2047) ?
		  iFifo$D_OUT[103] :
		  CASE_iFifoD_OUT_BITS_6_TO_4_0_CASE_guard7801__ETC__q95) ;
  assign IF_3970_MINUS_0_CONCAT_IF_iFifo_first__288_BIT_ETC___d3538 =
	     _3970_MINUS_0_CONCAT_IF_iFifo_first__288_BIT_94_ETC___d2876 ?
	       iFifo$D_OUT[6:4] != 3'd0 && iFifo$D_OUT[6:4] != 3'd1 &&
	       iFifo$D_OUT[6:4] != 3'd2 &&
	       iFifo$D_OUT[6:4] != 3'd3 &&
	       iFifo$D_OUT[6:4] != 3'd4 ||
	       !iFifo$D_OUT[103] :
	       ((_theResult___fst_exp__h105762 == 11'd2047) ?
		  !iFifo$D_OUT[103] :
		  CASE_iFifoD_OUT_BITS_6_TO_4_0_CASE_guard7801__ETC__q101) ;
  assign IF_IF_0b0_CONCAT_NOT_resWire_wget__595_BITS_67_ETC___d3952 =
	     (_theResult____h173103[56] ?
		6'd0 :
		(_theResult____h173103[55] ?
		   6'd1 :
		   (_theResult____h173103[54] ?
		      6'd2 :
		      (_theResult____h173103[53] ?
			 6'd3 :
			 (_theResult____h173103[52] ?
			    6'd4 :
			    (_theResult____h173103[51] ?
			       6'd5 :
			       (_theResult____h173103[50] ?
				  6'd6 :
				  (_theResult____h173103[49] ?
				     6'd7 :
				     (_theResult____h173103[48] ?
					6'd8 :
					(_theResult____h173103[47] ?
					   6'd9 :
					   (_theResult____h173103[46] ?
					      6'd10 :
					      (_theResult____h173103[45] ?
						 6'd11 :
						 (_theResult____h173103[44] ?
						    6'd12 :
						    (_theResult____h173103[43] ?
						       6'd13 :
						       (_theResult____h173103[42] ?
							  6'd14 :
							  (_theResult____h173103[41] ?
							     6'd15 :
							     (_theResult____h173103[40] ?
								6'd16 :
								(_theResult____h173103[39] ?
								   6'd17 :
								   (_theResult____h173103[38] ?
								      6'd18 :
								      (_theResult____h173103[37] ?
									 6'd19 :
									 (_theResult____h173103[36] ?
									    6'd20 :
									    (_theResult____h173103[35] ?
									       6'd21 :
									       (_theResult____h173103[34] ?
										  6'd22 :
										  (_theResult____h173103[33] ?
										     6'd23 :
										     (_theResult____h173103[32] ?
											6'd24 :
											(_theResult____h173103[31] ?
											   6'd25 :
											   (_theResult____h173103[30] ?
											      6'd26 :
											      (_theResult____h173103[29] ?
												 6'd27 :
												 (_theResult____h173103[28] ?
												    6'd28 :
												    (_theResult____h173103[27] ?
												       6'd29 :
												       (_theResult____h173103[26] ?
													  6'd30 :
													  (_theResult____h173103[25] ?
													     6'd31 :
													     (_theResult____h173103[24] ?
														6'd32 :
														(_theResult____h173103[23] ?
														   6'd33 :
														   (_theResult____h173103[22] ?
														      6'd34 :
														      (_theResult____h173103[21] ?
															 6'd35 :
															 (_theResult____h173103[20] ?
															    6'd36 :
															    (_theResult____h173103[19] ?
															       6'd37 :
															       (_theResult____h173103[18] ?
																  6'd38 :
																  (_theResult____h173103[17] ?
																     6'd39 :
																     (_theResult____h173103[16] ?
																	6'd40 :
																	(_theResult____h173103[15] ?
																	   6'd41 :
																	   (_theResult____h173103[14] ?
																	      6'd42 :
																	      (_theResult____h173103[13] ?
																		 6'd43 :
																		 (_theResult____h173103[12] ?
																		    6'd44 :
																		    (_theResult____h173103[11] ?
																		       6'd45 :
																		       (_theResult____h173103[10] ?
																			  6'd46 :
																			  (_theResult____h173103[9] ?
																			     6'd47 :
																			     (_theResult____h173103[8] ?
																				6'd48 :
																				(_theResult____h173103[7] ?
																				   6'd49 :
																				   (_theResult____h173103[6] ?
																				      6'd50 :
																				      (_theResult____h173103[5] ?
																					 6'd51 :
																					 (_theResult____h173103[4] ?
																					    6'd52 :
																					    (_theResult____h173103[3] ?
																					       6'd53 :
																					       (_theResult____h173103[2] ?
																						  6'd54 :
																						  (_theResult____h173103[1] ?
																						     6'd55 :
																						     (_theResult____h173103[0] ?
																							6'd56 :
																							6'd57))))))))))))))))))))))))))))))))))))))))))))))))))))))))) -
	     6'd1 ;
  assign IF_IF_3074_MINUS_SEXT_iFifo_first__288_BITS_10_ETC___d3246 =
	     (_theResult____h107040[56] ?
		6'd0 :
		(_theResult____h107040[55] ?
		   6'd1 :
		   (_theResult____h107040[54] ?
		      6'd2 :
		      (_theResult____h107040[53] ?
			 6'd3 :
			 (_theResult____h107040[52] ?
			    6'd4 :
			    (_theResult____h107040[51] ?
			       6'd5 :
			       (_theResult____h107040[50] ?
				  6'd6 :
				  (_theResult____h107040[49] ?
				     6'd7 :
				     (_theResult____h107040[48] ?
					6'd8 :
					(_theResult____h107040[47] ?
					   6'd9 :
					   (_theResult____h107040[46] ?
					      6'd10 :
					      (_theResult____h107040[45] ?
						 6'd11 :
						 (_theResult____h107040[44] ?
						    6'd12 :
						    (_theResult____h107040[43] ?
						       6'd13 :
						       (_theResult____h107040[42] ?
							  6'd14 :
							  (_theResult____h107040[41] ?
							     6'd15 :
							     (_theResult____h107040[40] ?
								6'd16 :
								(_theResult____h107040[39] ?
								   6'd17 :
								   (_theResult____h107040[38] ?
								      6'd18 :
								      (_theResult____h107040[37] ?
									 6'd19 :
									 (_theResult____h107040[36] ?
									    6'd20 :
									    (_theResult____h107040[35] ?
									       6'd21 :
									       (_theResult____h107040[34] ?
										  6'd22 :
										  (_theResult____h107040[33] ?
										     6'd23 :
										     (_theResult____h107040[32] ?
											6'd24 :
											(_theResult____h107040[31] ?
											   6'd25 :
											   (_theResult____h107040[30] ?
											      6'd26 :
											      (_theResult____h107040[29] ?
												 6'd27 :
												 (_theResult____h107040[28] ?
												    6'd28 :
												    (_theResult____h107040[27] ?
												       6'd29 :
												       (_theResult____h107040[26] ?
													  6'd30 :
													  (_theResult____h107040[25] ?
													     6'd31 :
													     (_theResult____h107040[24] ?
														6'd32 :
														(_theResult____h107040[23] ?
														   6'd33 :
														   (_theResult____h107040[22] ?
														      6'd34 :
														      (_theResult____h107040[21] ?
															 6'd35 :
															 (_theResult____h107040[20] ?
															    6'd36 :
															    (_theResult____h107040[19] ?
															       6'd37 :
															       (_theResult____h107040[18] ?
																  6'd38 :
																  (_theResult____h107040[17] ?
																     6'd39 :
																     (_theResult____h107040[16] ?
																	6'd40 :
																	(_theResult____h107040[15] ?
																	   6'd41 :
																	   (_theResult____h107040[14] ?
																	      6'd42 :
																	      (_theResult____h107040[13] ?
																		 6'd43 :
																		 (_theResult____h107040[12] ?
																		    6'd44 :
																		    (_theResult____h107040[11] ?
																		       6'd45 :
																		       (_theResult____h107040[10] ?
																			  6'd46 :
																			  (_theResult____h107040[9] ?
																			     6'd47 :
																			     (_theResult____h107040[8] ?
																				6'd48 :
																				(_theResult____h107040[7] ?
																				   6'd49 :
																				   (_theResult____h107040[6] ?
																				      6'd50 :
																				      (_theResult____h107040[5] ?
																					 6'd51 :
																					 (_theResult____h107040[4] ?
																					    6'd52 :
																					    (_theResult____h107040[3] ?
																					       6'd53 :
																					       (_theResult____h107040[2] ?
																						  6'd54 :
																						  (_theResult____h107040[1] ?
																						     6'd55 :
																						     (_theResult____h107040[0] ?
																							6'd56 :
																							6'd57))))))))))))))))))))))))))))))))))))))))))))))))))))))))) -
	     6'd1 ;
  assign IF_IF_3074_MINUS_SEXT_iFifo_first__288_BITS_16_ETC___d1763 =
	     (_theResult____h68402[56] ?
		6'd0 :
		(_theResult____h68402[55] ?
		   6'd1 :
		   (_theResult____h68402[54] ?
		      6'd2 :
		      (_theResult____h68402[53] ?
			 6'd3 :
			 (_theResult____h68402[52] ?
			    6'd4 :
			    (_theResult____h68402[51] ?
			       6'd5 :
			       (_theResult____h68402[50] ?
				  6'd6 :
				  (_theResult____h68402[49] ?
				     6'd7 :
				     (_theResult____h68402[48] ?
					6'd8 :
					(_theResult____h68402[47] ?
					   6'd9 :
					   (_theResult____h68402[46] ?
					      6'd10 :
					      (_theResult____h68402[45] ?
						 6'd11 :
						 (_theResult____h68402[44] ?
						    6'd12 :
						    (_theResult____h68402[43] ?
						       6'd13 :
						       (_theResult____h68402[42] ?
							  6'd14 :
							  (_theResult____h68402[41] ?
							     6'd15 :
							     (_theResult____h68402[40] ?
								6'd16 :
								(_theResult____h68402[39] ?
								   6'd17 :
								   (_theResult____h68402[38] ?
								      6'd18 :
								      (_theResult____h68402[37] ?
									 6'd19 :
									 (_theResult____h68402[36] ?
									    6'd20 :
									    (_theResult____h68402[35] ?
									       6'd21 :
									       (_theResult____h68402[34] ?
										  6'd22 :
										  (_theResult____h68402[33] ?
										     6'd23 :
										     (_theResult____h68402[32] ?
											6'd24 :
											(_theResult____h68402[31] ?
											   6'd25 :
											   (_theResult____h68402[30] ?
											      6'd26 :
											      (_theResult____h68402[29] ?
												 6'd27 :
												 (_theResult____h68402[28] ?
												    6'd28 :
												    (_theResult____h68402[27] ?
												       6'd29 :
												       (_theResult____h68402[26] ?
													  6'd30 :
													  (_theResult____h68402[25] ?
													     6'd31 :
													     (_theResult____h68402[24] ?
														6'd32 :
														(_theResult____h68402[23] ?
														   6'd33 :
														   (_theResult____h68402[22] ?
														      6'd34 :
														      (_theResult____h68402[21] ?
															 6'd35 :
															 (_theResult____h68402[20] ?
															    6'd36 :
															    (_theResult____h68402[19] ?
															       6'd37 :
															       (_theResult____h68402[18] ?
																  6'd38 :
																  (_theResult____h68402[17] ?
																     6'd39 :
																     (_theResult____h68402[16] ?
																	6'd40 :
																	(_theResult____h68402[15] ?
																	   6'd41 :
																	   (_theResult____h68402[14] ?
																	      6'd42 :
																	      (_theResult____h68402[13] ?
																		 6'd43 :
																		 (_theResult____h68402[12] ?
																		    6'd44 :
																		    (_theResult____h68402[11] ?
																		       6'd45 :
																		       (_theResult____h68402[10] ?
																			  6'd46 :
																			  (_theResult____h68402[9] ?
																			     6'd47 :
																			     (_theResult____h68402[8] ?
																				6'd48 :
																				(_theResult____h68402[7] ?
																				   6'd49 :
																				   (_theResult____h68402[6] ?
																				      6'd50 :
																				      (_theResult____h68402[5] ?
																					 6'd51 :
																					 (_theResult____h68402[4] ?
																					    6'd52 :
																					    (_theResult____h68402[3] ?
																					       6'd53 :
																					       (_theResult____h68402[2] ?
																						  6'd54 :
																						  (_theResult____h68402[1] ?
																						     6'd55 :
																						     (_theResult____h68402[0] ?
																							6'd56 :
																							6'd57))))))))))))))))))))))))))))))))))))))))))))))))))))))))) -
	     6'd1 ;
  assign IF_IF_3074_MINUS_SEXT_iFifo_first__288_BITS_37_ETC___d2471 =
	     (_theResult____h145947[56] ?
		6'd0 :
		(_theResult____h145947[55] ?
		   6'd1 :
		   (_theResult____h145947[54] ?
		      6'd2 :
		      (_theResult____h145947[53] ?
			 6'd3 :
			 (_theResult____h145947[52] ?
			    6'd4 :
			    (_theResult____h145947[51] ?
			       6'd5 :
			       (_theResult____h145947[50] ?
				  6'd6 :
				  (_theResult____h145947[49] ?
				     6'd7 :
				     (_theResult____h145947[48] ?
					6'd8 :
					(_theResult____h145947[47] ?
					   6'd9 :
					   (_theResult____h145947[46] ?
					      6'd10 :
					      (_theResult____h145947[45] ?
						 6'd11 :
						 (_theResult____h145947[44] ?
						    6'd12 :
						    (_theResult____h145947[43] ?
						       6'd13 :
						       (_theResult____h145947[42] ?
							  6'd14 :
							  (_theResult____h145947[41] ?
							     6'd15 :
							     (_theResult____h145947[40] ?
								6'd16 :
								(_theResult____h145947[39] ?
								   6'd17 :
								   (_theResult____h145947[38] ?
								      6'd18 :
								      (_theResult____h145947[37] ?
									 6'd19 :
									 (_theResult____h145947[36] ?
									    6'd20 :
									    (_theResult____h145947[35] ?
									       6'd21 :
									       (_theResult____h145947[34] ?
										  6'd22 :
										  (_theResult____h145947[33] ?
										     6'd23 :
										     (_theResult____h145947[32] ?
											6'd24 :
											(_theResult____h145947[31] ?
											   6'd25 :
											   (_theResult____h145947[30] ?
											      6'd26 :
											      (_theResult____h145947[29] ?
												 6'd27 :
												 (_theResult____h145947[28] ?
												    6'd28 :
												    (_theResult____h145947[27] ?
												       6'd29 :
												       (_theResult____h145947[26] ?
													  6'd30 :
													  (_theResult____h145947[25] ?
													     6'd31 :
													     (_theResult____h145947[24] ?
														6'd32 :
														(_theResult____h145947[23] ?
														   6'd33 :
														   (_theResult____h145947[22] ?
														      6'd34 :
														      (_theResult____h145947[21] ?
															 6'd35 :
															 (_theResult____h145947[20] ?
															    6'd36 :
															    (_theResult____h145947[19] ?
															       6'd37 :
															       (_theResult____h145947[18] ?
																  6'd38 :
																  (_theResult____h145947[17] ?
																     6'd39 :
																     (_theResult____h145947[16] ?
																	6'd40 :
																	(_theResult____h145947[15] ?
																	   6'd41 :
																	   (_theResult____h145947[14] ?
																	      6'd42 :
																	      (_theResult____h145947[13] ?
																		 6'd43 :
																		 (_theResult____h145947[12] ?
																		    6'd44 :
																		    (_theResult____h145947[11] ?
																		       6'd45 :
																		       (_theResult____h145947[10] ?
																			  6'd46 :
																			  (_theResult____h145947[9] ?
																			     6'd47 :
																			     (_theResult____h145947[8] ?
																				6'd48 :
																				(_theResult____h145947[7] ?
																				   6'd49 :
																				   (_theResult____h145947[6] ?
																				      6'd50 :
																				      (_theResult____h145947[5] ?
																					 6'd51 :
																					 (_theResult____h145947[4] ?
																					    6'd52 :
																					    (_theResult____h145947[3] ?
																					       6'd53 :
																					       (_theResult____h145947[2] ?
																						  6'd54 :
																						  (_theResult____h145947[1] ?
																						     6'd55 :
																						     (_theResult____h145947[0] ?
																							6'd56 :
																							6'd57))))))))))))))))))))))))))))))))))))))))))))))))))))))))) -
	     6'd1 ;
  assign IF_IF_3970_MINUS_SEXT_resWire_wget__595_BITS_6_ETC___d4463 =
	     (_theResult____h190740[56] ?
		6'd0 :
		(_theResult____h190740[55] ?
		   6'd1 :
		   (_theResult____h190740[54] ?
		      6'd2 :
		      (_theResult____h190740[53] ?
			 6'd3 :
			 (_theResult____h190740[52] ?
			    6'd4 :
			    (_theResult____h190740[51] ?
			       6'd5 :
			       (_theResult____h190740[50] ?
				  6'd6 :
				  (_theResult____h190740[49] ?
				     6'd7 :
				     (_theResult____h190740[48] ?
					6'd8 :
					(_theResult____h190740[47] ?
					   6'd9 :
					   (_theResult____h190740[46] ?
					      6'd10 :
					      (_theResult____h190740[45] ?
						 6'd11 :
						 (_theResult____h190740[44] ?
						    6'd12 :
						    (_theResult____h190740[43] ?
						       6'd13 :
						       (_theResult____h190740[42] ?
							  6'd14 :
							  (_theResult____h190740[41] ?
							     6'd15 :
							     (_theResult____h190740[40] ?
								6'd16 :
								(_theResult____h190740[39] ?
								   6'd17 :
								   (_theResult____h190740[38] ?
								      6'd18 :
								      (_theResult____h190740[37] ?
									 6'd19 :
									 (_theResult____h190740[36] ?
									    6'd20 :
									    (_theResult____h190740[35] ?
									       6'd21 :
									       (_theResult____h190740[34] ?
										  6'd22 :
										  (_theResult____h190740[33] ?
										     6'd23 :
										     (_theResult____h190740[32] ?
											6'd24 :
											(_theResult____h190740[31] ?
											   6'd25 :
											   (_theResult____h190740[30] ?
											      6'd26 :
											      (_theResult____h190740[29] ?
												 6'd27 :
												 (_theResult____h190740[28] ?
												    6'd28 :
												    (_theResult____h190740[27] ?
												       6'd29 :
												       (_theResult____h190740[26] ?
													  6'd30 :
													  (_theResult____h190740[25] ?
													     6'd31 :
													     (_theResult____h190740[24] ?
														6'd32 :
														(_theResult____h190740[23] ?
														   6'd33 :
														   (_theResult____h190740[22] ?
														      6'd34 :
														      (_theResult____h190740[21] ?
															 6'd35 :
															 (_theResult____h190740[20] ?
															    6'd36 :
															    (_theResult____h190740[19] ?
															       6'd37 :
															       (_theResult____h190740[18] ?
																  6'd38 :
																  (_theResult____h190740[17] ?
																     6'd39 :
																     (_theResult____h190740[16] ?
																	6'd40 :
																	(_theResult____h190740[15] ?
																	   6'd41 :
																	   (_theResult____h190740[14] ?
																	      6'd42 :
																	      (_theResult____h190740[13] ?
																		 6'd43 :
																		 (_theResult____h190740[12] ?
																		    6'd44 :
																		    (_theResult____h190740[11] ?
																		       6'd45 :
																		       (_theResult____h190740[10] ?
																			  6'd46 :
																			  (_theResult____h190740[9] ?
																			     6'd47 :
																			     (_theResult____h190740[8] ?
																				6'd48 :
																				(_theResult____h190740[7] ?
																				   6'd49 :
																				   (_theResult____h190740[6] ?
																				      6'd50 :
																				      (_theResult____h190740[5] ?
																					 6'd51 :
																					 (_theResult____h190740[4] ?
																					    6'd52 :
																					    (_theResult____h190740[3] ?
																					       6'd53 :
																					       (_theResult____h190740[2] ?
																						  6'd54 :
																						  (_theResult____h190740[1] ?
																						     6'd55 :
																						     (_theResult____h190740[0] ?
																							6'd56 :
																							6'd57))))))))))))))))))))))))))))))))))))))))))))))))))))))))) -
	     6'd1 ;
  assign IF_IF_7170_MINUS_fpu_madd_fState_S3_first__96__ETC___d232 =
	     (din_exp__h34683 == 11'd0) ?
	       12'd3074 :
	       { din_exp4683_MINUS_1023__q3[10],
		 din_exp4683_MINUS_1023__q3 } ;
  assign IF_IF_7170_MINUS_fpu_madd_fState_S3_first__96__ETC___d661 =
	     (sfdBC__h19479[105] ?
		7'd0 :
		(sfdBC__h19479[104] ?
		   7'd1 :
		   (sfdBC__h19479[103] ?
		      7'd2 :
		      (sfdBC__h19479[102] ?
			 7'd3 :
			 (sfdBC__h19479[101] ?
			    7'd4 :
			    (sfdBC__h19479[100] ?
			       7'd5 :
			       (sfdBC__h19479[99] ?
				  7'd6 :
				  (sfdBC__h19479[98] ?
				     7'd7 :
				     (sfdBC__h19479[97] ?
					7'd8 :
					(sfdBC__h19479[96] ?
					   7'd9 :
					   (sfdBC__h19479[95] ?
					      7'd10 :
					      (sfdBC__h19479[94] ?
						 7'd11 :
						 (sfdBC__h19479[93] ?
						    7'd12 :
						    (sfdBC__h19479[92] ?
						       7'd13 :
						       (sfdBC__h19479[91] ?
							  7'd14 :
							  (sfdBC__h19479[90] ?
							     7'd15 :
							     (sfdBC__h19479[89] ?
								7'd16 :
								(sfdBC__h19479[88] ?
								   7'd17 :
								   (sfdBC__h19479[87] ?
								      7'd18 :
								      (sfdBC__h19479[86] ?
									 7'd19 :
									 (sfdBC__h19479[85] ?
									    7'd20 :
									    (sfdBC__h19479[84] ?
									       7'd21 :
									       (sfdBC__h19479[83] ?
										  7'd22 :
										  (sfdBC__h19479[82] ?
										     7'd23 :
										     (sfdBC__h19479[81] ?
											7'd24 :
											(sfdBC__h19479[80] ?
											   7'd25 :
											   (sfdBC__h19479[79] ?
											      7'd26 :
											      (sfdBC__h19479[78] ?
												 7'd27 :
												 (sfdBC__h19479[77] ?
												    7'd28 :
												    (sfdBC__h19479[76] ?
												       7'd29 :
												       (sfdBC__h19479[75] ?
													  7'd30 :
													  (sfdBC__h19479[74] ?
													     7'd31 :
													     (sfdBC__h19479[73] ?
														7'd32 :
														(sfdBC__h19479[72] ?
														   7'd33 :
														   (sfdBC__h19479[71] ?
														      7'd34 :
														      (sfdBC__h19479[70] ?
															 7'd35 :
															 (sfdBC__h19479[69] ?
															    7'd36 :
															    (sfdBC__h19479[68] ?
															       7'd37 :
															       (sfdBC__h19479[67] ?
																  7'd38 :
																  (sfdBC__h19479[66] ?
																     7'd39 :
																     (sfdBC__h19479[65] ?
																	7'd40 :
																	(sfdBC__h19479[64] ?
																	   7'd41 :
																	   (sfdBC__h19479[63] ?
																	      7'd42 :
																	      (sfdBC__h19479[62] ?
																		 7'd43 :
																		 (sfdBC__h19479[61] ?
																		    7'd44 :
																		    (sfdBC__h19479[60] ?
																		       7'd45 :
																		       (sfdBC__h19479[59] ?
																			  7'd46 :
																			  (sfdBC__h19479[58] ?
																			     7'd47 :
																			     (sfdBC__h19479[57] ?
																				7'd48 :
																				(sfdBC__h19479[56] ?
																				   7'd49 :
																				   (sfdBC__h19479[55] ?
																				      7'd50 :
																				      (sfdBC__h19479[54] ?
																					 7'd51 :
																					 (sfdBC__h19479[53] ?
																					    7'd52 :
																					    (sfdBC__h19479[52] ?
																					       7'd53 :
																					       (sfdBC__h19479[51] ?
																						  7'd54 :
																						  (sfdBC__h19479[50] ?
																						     7'd55 :
																						     (sfdBC__h19479[49] ?
																							7'd56 :
																							(sfdBC__h19479[48] ?
																							   7'd57 :
																							   (sfdBC__h19479[47] ?
																							      7'd58 :
																							      (sfdBC__h19479[46] ?
																								 7'd59 :
																								 (sfdBC__h19479[45] ?
																								    7'd60 :
																								    (sfdBC__h19479[44] ?
																								       7'd61 :
																								       (sfdBC__h19479[43] ?
																									  7'd62 :
																									  (sfdBC__h19479[42] ?
																									     7'd63 :
																									     (sfdBC__h19479[41] ?
																										7'd64 :
																										(sfdBC__h19479[40] ?
																										   7'd65 :
																										   (sfdBC__h19479[39] ?
																										      7'd66 :
																										      (sfdBC__h19479[38] ?
																											 7'd67 :
																											 (sfdBC__h19479[37] ?
																											    7'd68 :
																											    (sfdBC__h19479[36] ?
																											       7'd69 :
																											       (sfdBC__h19479[35] ?
																												  7'd70 :
																												  (sfdBC__h19479[34] ?
																												     7'd71 :
																												     (sfdBC__h19479[33] ?
																													7'd72 :
																													(sfdBC__h19479[32] ?
																													   7'd73 :
																													   (sfdBC__h19479[31] ?
																													      7'd74 :
																													      (sfdBC__h19479[30] ?
																														 7'd75 :
																														 (sfdBC__h19479[29] ?
																														    7'd76 :
																														    (sfdBC__h19479[28] ?
																														       7'd77 :
																														       (sfdBC__h19479[27] ?
																															  7'd78 :
																															  (sfdBC__h19479[26] ?
																															     7'd79 :
																															     (sfdBC__h19479[25] ?
																																7'd80 :
																																(sfdBC__h19479[24] ?
																																   7'd81 :
																																   (sfdBC__h19479[23] ?
																																      7'd82 :
																																      (sfdBC__h19479[22] ?
																																	 7'd83 :
																																	 (sfdBC__h19479[21] ?
																																	    7'd84 :
																																	    (sfdBC__h19479[20] ?
																																	       7'd85 :
																																	       (sfdBC__h19479[19] ?
																																		  7'd86 :
																																		  (sfdBC__h19479[18] ?
																																		     7'd87 :
																																		     (sfdBC__h19479[17] ?
																																			7'd88 :
																																			(sfdBC__h19479[16] ?
																																			   7'd89 :
																																			   (sfdBC__h19479[15] ?
																																			      7'd90 :
																																			      (sfdBC__h19479[14] ?
																																				 7'd91 :
																																				 (sfdBC__h19479[13] ?
																																				    7'd92 :
																																				    (sfdBC__h19479[12] ?
																																				       7'd93 :
																																				       (sfdBC__h19479[11] ?
																																					  7'd94 :
																																					  (sfdBC__h19479[10] ?
																																					     7'd95 :
																																					     (sfdBC__h19479[9] ?
																																						7'd96 :
																																						(sfdBC__h19479[8] ?
																																						   7'd97 :
																																						   (sfdBC__h19479[7] ?
																																						      7'd98 :
																																						      (sfdBC__h19479[6] ?
																																							 7'd99 :
																																							 (sfdBC__h19479[5] ?
																																							    7'd100 :
																																							    (sfdBC__h19479[4] ?
																																							       7'd101 :
																																							       (sfdBC__h19479[3] ?
																																								  7'd102 :
																																								  (sfdBC__h19479[2] ?
																																								     7'd103 :
																																								     (sfdBC__h19479[1] ?
																																									7'd104 :
																																									(sfdBC__h19479[0] ?
																																									   7'd105 :
																																									   7'd106)))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))) -
	     7'd1 ;
  assign IF_IF_7170_MINUS_fpu_madd_fState_S3_first__96__ETC___d663 =
	     IF_IF_7170_MINUS_fpu_madd_fState_S3_first__96__ETC___d232 -
	     12'd3074 ;
  assign IF_IF_7170_MINUS_fpu_madd_fState_S3_first__96__ETC___d735 =
	     (sfdBC__h19479[105] &&
	      IF_IF_7170_MINUS_fpu_madd_fState_S3_first__96__ETC___d232 ==
	      12'd1023) ?
	       63'h7FEFFFFFFFFFFFFF :
	       { _theResult___fst_exp__h34766, sfdin__h34760[105:54] } ;
  assign IF_IF_IF_IF_0b0_CONCAT_NOT_resWire_wget__595_B_ETC___d4633 =
	     (guard__h173113 == 2'b0 || fpu_madd_fResult_S9$D_OUT[68]) ?
	       _theResult___fst_exp__h181212 :
	       _theResult___exp__h181728 ;
  assign IF_IF_IF_IF_0b0_CONCAT_NOT_resWire_wget__595_B_ETC___d4635 =
	     (guard__h173113 == 2'b0) ?
	       _theResult___fst_exp__h181212 :
	       (fpu_madd_fResult_S9$D_OUT[68] ?
		  _theResult___exp__h181728 :
		  _theResult___fst_exp__h181212) ;
  assign IF_IF_IF_IF_0b0_CONCAT_NOT_resWire_wget__595_B_ETC___d4761 =
	     (guard__h173113 == 2'b0 || fpu_madd_fResult_S9$D_OUT[68]) ?
	       sfdin__h181206[56:34] :
	       _theResult___sfd__h181729 ;
  assign IF_IF_IF_IF_0b0_CONCAT_NOT_resWire_wget__595_B_ETC___d4763 =
	     (guard__h173113 == 2'b0) ?
	       sfdin__h181206[56:34] :
	       (fpu_madd_fResult_S9$D_OUT[68] ?
		  _theResult___sfd__h181729 :
		  sfdin__h181206[56:34]) ;
  assign IF_IF_IF_IF_3074_MINUS_SEXT_iFifo_first__288_B_ETC___d1920 =
	     (guard__h68412 == 2'b0 || iFifo$D_OUT[168]) ?
	       _theResult___fst_exp__h76640 :
	       _theResult___exp__h77359 ;
  assign IF_IF_IF_IF_3074_MINUS_SEXT_iFifo_first__288_B_ETC___d1922 =
	     (guard__h68412 == 2'b0) ?
	       _theResult___fst_exp__h76640 :
	       (iFifo$D_OUT[168] ?
		  _theResult___exp__h77359 :
		  _theResult___fst_exp__h76640) ;
  assign IF_IF_IF_IF_3074_MINUS_SEXT_iFifo_first__288_B_ETC___d2004 =
	     (guard__h68412 == 2'b0 || iFifo$D_OUT[168]) ?
	       sfdin__h76634[56:5] :
	       _theResult___sfd__h77360 ;
  assign IF_IF_IF_IF_3074_MINUS_SEXT_iFifo_first__288_B_ETC___d2006 =
	     (guard__h68412 == 2'b0) ?
	       sfdin__h76634[56:5] :
	       (iFifo$D_OUT[168] ?
		  _theResult___sfd__h77360 :
		  sfdin__h76634[56:5]) ;
  assign IF_IF_IF_IF_3074_MINUS_SEXT_iFifo_first__288_B_ETC___d2627 =
	     (guard__h145957 == 2'b0 || iFifo$D_OUT[38]) ?
	       _theResult___fst_exp__h154185 :
	       _theResult___exp__h154904 ;
  assign IF_IF_IF_IF_3074_MINUS_SEXT_iFifo_first__288_B_ETC___d2629 =
	     (guard__h145957 == 2'b0) ?
	       _theResult___fst_exp__h154185 :
	       (iFifo$D_OUT[38] ?
		  _theResult___exp__h154904 :
		  _theResult___fst_exp__h154185) ;
  assign IF_IF_IF_IF_3074_MINUS_SEXT_iFifo_first__288_B_ETC___d2710 =
	     (guard__h145957 == 2'b0 || iFifo$D_OUT[38]) ?
	       sfdin__h154179[56:5] :
	       _theResult___sfd__h154905 ;
  assign IF_IF_IF_IF_3074_MINUS_SEXT_iFifo_first__288_B_ETC___d2712 =
	     (guard__h145957 == 2'b0) ?
	       sfdin__h154179[56:5] :
	       (iFifo$D_OUT[38] ?
		  _theResult___sfd__h154905 :
		  sfdin__h154179[56:5]) ;
  assign IF_IF_IF_IF_3074_MINUS_SEXT_iFifo_first__288_B_ETC___d3402 =
	     (guard__h107050 == 2'b0 || iFifo$D_OUT[103]) ?
	       _theResult___fst_exp__h115278 :
	       _theResult___exp__h115997 ;
  assign IF_IF_IF_IF_3074_MINUS_SEXT_iFifo_first__288_B_ETC___d3404 =
	     (guard__h107050 == 2'b0) ?
	       _theResult___fst_exp__h115278 :
	       (iFifo$D_OUT[103] ?
		  _theResult___exp__h115997 :
		  _theResult___fst_exp__h115278) ;
  assign IF_IF_IF_IF_3074_MINUS_SEXT_iFifo_first__288_B_ETC___d3485 =
	     (guard__h107050 == 2'b0 || iFifo$D_OUT[103]) ?
	       sfdin__h115272[56:5] :
	       _theResult___sfd__h115998 ;
  assign IF_IF_IF_IF_3074_MINUS_SEXT_iFifo_first__288_B_ETC___d3487 =
	     (guard__h107050 == 2'b0) ?
	       sfdin__h115272[56:5] :
	       (iFifo$D_OUT[103] ?
		  _theResult___sfd__h115998 :
		  sfdin__h115272[56:5]) ;
  assign IF_IF_IF_IF_3970_MINUS_SEXT_resWire_wget__595__ETC___d4703 =
	     (guard__h190750 == 2'b0 || fpu_madd_fResult_S9$D_OUT[68]) ?
	       _theResult___fst_exp__h198978 :
	       _theResult___exp__h199494 ;
  assign IF_IF_IF_IF_3970_MINUS_SEXT_resWire_wget__595__ETC___d4705 =
	     (guard__h190750 == 2'b0) ?
	       _theResult___fst_exp__h198978 :
	       (fpu_madd_fResult_S9$D_OUT[68] ?
		  _theResult___exp__h199494 :
		  _theResult___fst_exp__h198978) ;
  assign IF_IF_IF_IF_3970_MINUS_SEXT_resWire_wget__595__ETC___d4807 =
	     (guard__h190750 == 2'b0 || fpu_madd_fResult_S9$D_OUT[68]) ?
	       sfdin__h198972[56:34] :
	       _theResult___sfd__h199495 ;
  assign IF_IF_IF_IF_3970_MINUS_SEXT_resWire_wget__595__ETC___d4809 =
	     (guard__h190750 == 2'b0) ?
	       sfdin__h198972[56:34] :
	       (fpu_madd_fResult_S9$D_OUT[68] ?
		  _theResult___sfd__h199495 :
		  sfdin__h198972[56:34]) ;
  assign IF_IF_IF_iFifo_first__288_BITS_102_TO_95_816_E_ETC___d3364 =
	     (guard__h97801 == 2'b0 || iFifo$D_OUT[103]) ?
	       _theResult___fst_exp__h105762 :
	       _theResult___exp__h106407 ;
  assign IF_IF_IF_iFifo_first__288_BITS_102_TO_95_816_E_ETC___d3366 =
	     (guard__h97801 == 2'b0) ?
	       _theResult___fst_exp__h105762 :
	       (iFifo$D_OUT[103] ?
		  _theResult___exp__h106407 :
		  _theResult___fst_exp__h105762) ;
  assign IF_IF_IF_iFifo_first__288_BITS_102_TO_95_816_E_ETC___d3433 =
	     (guard__h116089 == 2'b0 || iFifo$D_OUT[103]) ?
	       _theResult___fst_exp__h124079 :
	       _theResult___exp__h124749 ;
  assign IF_IF_IF_iFifo_first__288_BITS_102_TO_95_816_E_ETC___d3435 =
	     (guard__h116089 == 2'b0) ?
	       _theResult___fst_exp__h124079 :
	       (iFifo$D_OUT[103] ?
		  _theResult___exp__h124749 :
		  _theResult___fst_exp__h124079) ;
  assign IF_IF_IF_iFifo_first__288_BITS_102_TO_95_816_E_ETC___d3459 =
	     (guard__h97801 == 2'b0 || iFifo$D_OUT[103]) ?
	       _theResult___snd__h105713[56:5] :
	       _theResult___sfd__h106408 ;
  assign IF_IF_IF_iFifo_first__288_BITS_102_TO_95_816_E_ETC___d3461 =
	     (guard__h97801 == 2'b0) ?
	       _theResult___snd__h105713[56:5] :
	       (iFifo$D_OUT[103] ?
		  _theResult___sfd__h106408 :
		  _theResult___snd__h105713[56:5]) ;
  assign IF_IF_IF_iFifo_first__288_BITS_102_TO_95_816_E_ETC___d3504 =
	     (guard__h116089 == 2'b0 || iFifo$D_OUT[103]) ?
	       _theResult___snd__h124025[56:5] :
	       _theResult___sfd__h124750 ;
  assign IF_IF_IF_iFifo_first__288_BITS_102_TO_95_816_E_ETC___d3506 =
	     (guard__h116089 == 2'b0) ?
	       _theResult___snd__h124025[56:5] :
	       (iFifo$D_OUT[103] ?
		  _theResult___sfd__h124750 :
		  _theResult___snd__h124025[56:5]) ;
  assign IF_IF_IF_iFifo_first__288_BITS_167_TO_160_321__ETC___d1881 =
	     (guard__h59163 == 2'b0 || iFifo$D_OUT[168]) ?
	       _theResult___fst_exp__h67124 :
	       _theResult___exp__h67769 ;
  assign IF_IF_IF_iFifo_first__288_BITS_167_TO_160_321__ETC___d1883 =
	     (guard__h59163 == 2'b0) ?
	       _theResult___fst_exp__h67124 :
	       (iFifo$D_OUT[168] ?
		  _theResult___exp__h67769 :
		  _theResult___fst_exp__h67124) ;
  assign IF_IF_IF_iFifo_first__288_BITS_167_TO_160_321__ETC___d1951 =
	     (guard__h77451 == 2'b0 || iFifo$D_OUT[168]) ?
	       _theResult___fst_exp__h85441 :
	       _theResult___exp__h86111 ;
  assign IF_IF_IF_iFifo_first__288_BITS_167_TO_160_321__ETC___d1953 =
	     (guard__h77451 == 2'b0) ?
	       _theResult___fst_exp__h85441 :
	       (iFifo$D_OUT[168] ?
		  _theResult___exp__h86111 :
		  _theResult___fst_exp__h85441) ;
  assign IF_IF_IF_iFifo_first__288_BITS_167_TO_160_321__ETC___d1977 =
	     (guard__h59163 == 2'b0 || iFifo$D_OUT[168]) ?
	       _theResult___snd__h67075[56:5] :
	       _theResult___sfd__h67770 ;
  assign IF_IF_IF_iFifo_first__288_BITS_167_TO_160_321__ETC___d1979 =
	     (guard__h59163 == 2'b0) ?
	       _theResult___snd__h67075[56:5] :
	       (iFifo$D_OUT[168] ?
		  _theResult___sfd__h67770 :
		  _theResult___snd__h67075[56:5]) ;
  assign IF_IF_IF_iFifo_first__288_BITS_167_TO_160_321__ETC___d2023 =
	     (guard__h77451 == 2'b0 || iFifo$D_OUT[168]) ?
	       _theResult___snd__h85387[56:5] :
	       _theResult___sfd__h86112 ;
  assign IF_IF_IF_iFifo_first__288_BITS_167_TO_160_321__ETC___d2025 =
	     (guard__h77451 == 2'b0) ?
	       _theResult___snd__h85387[56:5] :
	       (iFifo$D_OUT[168] ?
		  _theResult___sfd__h86112 :
		  _theResult___snd__h85387[56:5]) ;
  assign IF_IF_IF_iFifo_first__288_BITS_37_TO_30_041_EQ_ETC___d2589 =
	     (guard__h136708 == 2'b0 || iFifo$D_OUT[38]) ?
	       _theResult___fst_exp__h144669 :
	       _theResult___exp__h145314 ;
  assign IF_IF_IF_iFifo_first__288_BITS_37_TO_30_041_EQ_ETC___d2591 =
	     (guard__h136708 == 2'b0) ?
	       _theResult___fst_exp__h144669 :
	       (iFifo$D_OUT[38] ?
		  _theResult___exp__h145314 :
		  _theResult___fst_exp__h144669) ;
  assign IF_IF_IF_iFifo_first__288_BITS_37_TO_30_041_EQ_ETC___d2658 =
	     (guard__h154996 == 2'b0 || iFifo$D_OUT[38]) ?
	       _theResult___fst_exp__h162986 :
	       _theResult___exp__h163656 ;
  assign IF_IF_IF_iFifo_first__288_BITS_37_TO_30_041_EQ_ETC___d2660 =
	     (guard__h154996 == 2'b0) ?
	       _theResult___fst_exp__h162986 :
	       (iFifo$D_OUT[38] ?
		  _theResult___exp__h163656 :
		  _theResult___fst_exp__h162986) ;
  assign IF_IF_IF_iFifo_first__288_BITS_37_TO_30_041_EQ_ETC___d2684 =
	     (guard__h136708 == 2'b0 || iFifo$D_OUT[38]) ?
	       _theResult___snd__h144620[56:5] :
	       _theResult___sfd__h145315 ;
  assign IF_IF_IF_iFifo_first__288_BITS_37_TO_30_041_EQ_ETC___d2686 =
	     (guard__h136708 == 2'b0) ?
	       _theResult___snd__h144620[56:5] :
	       (iFifo$D_OUT[38] ?
		  _theResult___sfd__h145315 :
		  _theResult___snd__h144620[56:5]) ;
  assign IF_IF_IF_iFifo_first__288_BITS_37_TO_30_041_EQ_ETC___d2729 =
	     (guard__h154996 == 2'b0 || iFifo$D_OUT[38]) ?
	       _theResult___snd__h162932[56:5] :
	       _theResult___sfd__h163657 ;
  assign IF_IF_IF_iFifo_first__288_BITS_37_TO_30_041_EQ_ETC___d2731 =
	     (guard__h154996 == 2'b0) ?
	       _theResult___snd__h162932[56:5] :
	       (iFifo$D_OUT[38] ?
		  _theResult___sfd__h163657 :
		  _theResult___snd__h162932[56:5]) ;
  assign IF_IF_IF_resWire_wget__595_BITS_67_TO_57_601_E_ETC___d4664 =
	     (guard__h181820 == 2'b0 || fpu_madd_fResult_S9$D_OUT[68]) ?
	       _theResult___fst_exp__h189868 :
	       _theResult___exp__h190310 ;
  assign IF_IF_IF_resWire_wget__595_BITS_67_TO_57_601_E_ETC___d4666 =
	     (guard__h181820 == 2'b0) ?
	       _theResult___fst_exp__h189868 :
	       (fpu_madd_fResult_S9$D_OUT[68] ?
		  _theResult___exp__h190310 :
		  _theResult___fst_exp__h189868) ;
  assign IF_IF_IF_resWire_wget__595_BITS_67_TO_57_601_E_ETC___d4734 =
	     (guard__h199586 == 2'b0 || fpu_madd_fResult_S9$D_OUT[68]) ?
	       _theResult___fst_exp__h207663 :
	       _theResult___exp__h208130 ;
  assign IF_IF_IF_resWire_wget__595_BITS_67_TO_57_601_E_ETC___d4736 =
	     (guard__h199586 == 2'b0) ?
	       _theResult___fst_exp__h207663 :
	       (fpu_madd_fResult_S9$D_OUT[68] ?
		  _theResult___exp__h208130 :
		  _theResult___fst_exp__h207663) ;
  assign IF_IF_IF_resWire_wget__595_BITS_67_TO_57_601_E_ETC___d4780 =
	     (guard__h181820 == 2'b0 || fpu_madd_fResult_S9$D_OUT[68]) ?
	       _theResult___snd__h189819[56:34] :
	       _theResult___sfd__h190311 ;
  assign IF_IF_IF_resWire_wget__595_BITS_67_TO_57_601_E_ETC___d4782 =
	     (guard__h181820 == 2'b0) ?
	       _theResult___snd__h189819[56:34] :
	       (fpu_madd_fResult_S9$D_OUT[68] ?
		  _theResult___sfd__h190311 :
		  _theResult___snd__h189819[56:34]) ;
  assign IF_IF_IF_resWire_wget__595_BITS_67_TO_57_601_E_ETC___d4826 =
	     (guard__h199586 == 2'b0 || fpu_madd_fResult_S9$D_OUT[68]) ?
	       _theResult___snd__h207609[56:34] :
	       _theResult___sfd__h208131 ;
  assign IF_IF_IF_resWire_wget__595_BITS_67_TO_57_601_E_ETC___d4828 =
	     (guard__h199586 == 2'b0) ?
	       _theResult___snd__h207609[56:34] :
	       (fpu_madd_fResult_S9$D_OUT[68] ?
		  _theResult___sfd__h208131 :
		  _theResult___snd__h207609[56:34]) ;
  assign IF_IF_fpu_madd_fOperand_S0_first_BIT_195_THEN__ETC___d123 =
	     (x__h329 == 11'd2047 && _theResult___fst_sfd__h398 == 52'd0) ?
	       fpu_madd_fOperand_S0$D_OUT[195] &&
	       fpu_madd_fOperand_S0$D_OUT[194] :
	       ((fpu_madd_fOperand_S0$D_OUT[129:119] == 11'd2047 &&
		 fpu_madd_fOperand_S0$D_OUT[118:67] == 52'd0 ||
		 fpu_madd_fOperand_S0$D_OUT[65:55] == 11'd2047 &&
		 fpu_madd_fOperand_S0$D_OUT[54:3] == 52'd0) ?
		  NOT_fpu_madd_fOperand_S0_first_BIT_130_2_EQ_fp_ETC___d55 :
		  fpu_madd_fOperand_S0$D_OUT[195] &&
		  fpu_madd_fOperand_S0$D_OUT[194]) ;
  assign IF_IF_fpu_madd_fOperand_S0_first_BIT_195_THEN__ETC___d132 =
	     (x__h329 == 11'd2047 && _theResult___fst_sfd__h398 == 52'd0) ?
	       IF_fpu_madd_fOperand_S0_first_BIT_195_THEN_fpu_ETC___d112 :
	       ((fpu_madd_fOperand_S0$D_OUT[129:119] == 11'd2047 &&
		 fpu_madd_fOperand_S0$D_OUT[118:67] == 52'd0 ||
		 fpu_madd_fOperand_S0$D_OUT[65:55] == 11'd2047 &&
		 fpu_madd_fOperand_S0$D_OUT[54:3] == 52'd0) ?
		  63'h7FF0000000000000 :
		  IF_fpu_madd_fOperand_S0_first_BIT_195_THEN_fpu_ETC___d112) ;
  assign IF_IF_fpu_madd_fOperand_S0_first_BIT_195_THEN__ETC___d137 =
	     (x__h329 == 11'd2047 && _theResult___fst_sfd__h398[51]) ?
	       { fpu_madd_fOperand_S0$D_OUT[195] &&
		 fpu_madd_fOperand_S0$D_OUT[194],
		 IF_fpu_madd_fOperand_S0_first_BIT_195_THEN_fpu_ETC___d112 } :
	       ((fpu_madd_fOperand_S0$D_OUT[129:119] == 11'd2047 &&
		 fpu_madd_fOperand_S0$D_OUT[118]) ?
		  fpu_madd_fOperand_S0$D_OUT[130:67] :
		  ((fpu_madd_fOperand_S0$D_OUT[65:55] == 11'd2047 &&
		    fpu_madd_fOperand_S0$D_OUT[54]) ?
		     fpu_madd_fOperand_S0$D_OUT[66:3] :
		     { NOT_fpu_madd_fOperand_S0_first_BITS_129_TO_119_ETC___d124,
		       IF_fpu_madd_fOperand_S0_first_BITS_129_TO_119__ETC___d133 })) ;
  assign IF_IF_fpu_madd_fOperand_S0_first_BIT_195_THEN__ETC___d140 =
	     (x__h329 == 11'd2047 && _theResult___fst_sfd__h398 != 52'd0 &&
	      !_theResult___fst_sfd__h398[51]) ?
	       { fpu_madd_fOperand_S0$D_OUT[195] &&
		 fpu_madd_fOperand_S0$D_OUT[194],
		 x__h329,
		 sfd__h3210 } :
	       IF_fpu_madd_fOperand_S0_first_BITS_129_TO_119__ETC___d139 ;
  assign IF_IF_fpu_madd_fState_S7_first__52_BIT_128_58__ETC___d1102 =
	     (sfd__h36936[56] ?
		6'd0 :
		(sfd__h36936[55] ?
		   6'd1 :
		   (sfd__h36936[54] ?
		      6'd2 :
		      (sfd__h36936[53] ?
			 6'd3 :
			 (sfd__h36936[52] ?
			    6'd4 :
			    (sfd__h36936[51] ?
			       6'd5 :
			       (sfd__h36936[50] ?
				  6'd6 :
				  (sfd__h36936[49] ?
				     6'd7 :
				     (sfd__h36936[48] ?
					6'd8 :
					(sfd__h36936[47] ?
					   6'd9 :
					   (sfd__h36936[46] ?
					      6'd10 :
					      (sfd__h36936[45] ?
						 6'd11 :
						 (sfd__h36936[44] ?
						    6'd12 :
						    (sfd__h36936[43] ?
						       6'd13 :
						       (sfd__h36936[42] ?
							  6'd14 :
							  (sfd__h36936[41] ?
							     6'd15 :
							     (sfd__h36936[40] ?
								6'd16 :
								(sfd__h36936[39] ?
								   6'd17 :
								   (sfd__h36936[38] ?
								      6'd18 :
								      (sfd__h36936[37] ?
									 6'd19 :
									 (sfd__h36936[36] ?
									    6'd20 :
									    (sfd__h36936[35] ?
									       6'd21 :
									       (sfd__h36936[34] ?
										  6'd22 :
										  (sfd__h36936[33] ?
										     6'd23 :
										     (sfd__h36936[32] ?
											6'd24 :
											(sfd__h36936[31] ?
											   6'd25 :
											   (sfd__h36936[30] ?
											      6'd26 :
											      (sfd__h36936[29] ?
												 6'd27 :
												 (sfd__h36936[28] ?
												    6'd28 :
												    (sfd__h36936[27] ?
												       6'd29 :
												       (sfd__h36936[26] ?
													  6'd30 :
													  (sfd__h36936[25] ?
													     6'd31 :
													     (sfd__h36936[24] ?
														6'd32 :
														(sfd__h36936[23] ?
														   6'd33 :
														   (sfd__h36936[22] ?
														      6'd34 :
														      (sfd__h36936[21] ?
															 6'd35 :
															 (sfd__h36936[20] ?
															    6'd36 :
															    (sfd__h36936[19] ?
															       6'd37 :
															       (sfd__h36936[18] ?
																  6'd38 :
																  (sfd__h36936[17] ?
																     6'd39 :
																     (sfd__h36936[16] ?
																	6'd40 :
																	(sfd__h36936[15] ?
																	   6'd41 :
																	   (sfd__h36936[14] ?
																	      6'd42 :
																	      (sfd__h36936[13] ?
																		 6'd43 :
																		 (sfd__h36936[12] ?
																		    6'd44 :
																		    (sfd__h36936[11] ?
																		       6'd45 :
																		       (sfd__h36936[10] ?
																			  6'd46 :
																			  (sfd__h36936[9] ?
																			     6'd47 :
																			     (sfd__h36936[8] ?
																				6'd48 :
																				(sfd__h36936[7] ?
																				   6'd49 :
																				   (sfd__h36936[6] ?
																				      6'd50 :
																				      (sfd__h36936[5] ?
																					 6'd51 :
																					 (sfd__h36936[4] ?
																					    6'd52 :
																					    (sfd__h36936[3] ?
																					       6'd53 :
																					       (sfd__h36936[2] ?
																						  6'd54 :
																						  (sfd__h36936[1] ?
																						     6'd55 :
																						     (sfd__h36936[0] ?
																							6'd56 :
																							6'd57))))))))))))))))))))))))))))))))))))))))))))))))))))))))) -
	     6'd1 ;
  assign IF_IF_fpu_madd_fState_S7_first__52_BIT_128_58__ETC___d1153 =
	     (sfd__h36936[56] &&
	      IF_fpu_madd_fState_S7_first__52_BITS_126_TO_11_ETC___d869 ==
	      12'd1023) ?
	       63'h7FEFFFFFFFFFFFFF :
	       { _theResult___fst_exp__h45192, sfdin__h45186[56:5] } ;
  assign IF_NOT_fpu_madd_fState_S3_first__96_BITS_12_TO_ETC___d704 =
	     (!fpu_madd_fState_S3_first__96_BITS_12_TO_0_02_S_ETC___d203 ||
	      fpu_madd_fState_S3_first__96_BITS_12_TO_0_02_S_ETC___d205) ?
	       fpu_madd_fState_S3$D_OUT[86] :
	       fpu_madd_fState_S3_first__96_BITS_86_TO_82_01__ETC___d702[4] ;
  assign IF_NOT_fpu_madd_fState_S3_first__96_BITS_12_TO_ETC___d707 =
	     (!fpu_madd_fState_S3_first__96_BITS_12_TO_0_02_S_ETC___d203 ||
	      fpu_madd_fState_S3_first__96_BITS_12_TO_0_02_S_ETC___d205) ?
	       fpu_madd_fState_S3$D_OUT[85] :
	       fpu_madd_fState_S3_first__96_BITS_86_TO_82_01__ETC___d702[3] ;
  assign IF_NOT_fpu_madd_fState_S4_first__48_BIT_130_54_ETC___d796 =
	     { NOT_fpu_madd_fState_S4_first__48_BIT_130_54_59_ETC___d785 ?
		 IF_fpu_madd_fState_S4_first__48_BITS_64_TO_54__ETC___d764 :
		 IF_fpu_madd_fState_S4_first__48_BITS_128_TO_11_ETC___d769,
	       NOT_fpu_madd_fState_S4_first__48_BIT_130_54_59_ETC___d785 ?
		 IF_fpu_madd_fState_S4_first__48_BITS_64_TO_54__ETC___d764 -
		 IF_fpu_madd_fState_S4_first__48_BITS_128_TO_11_ETC___d769 :
		 IF_fpu_madd_fState_S4_first__48_BITS_128_TO_11_ETC___d769 -
		 IF_fpu_madd_fState_S4_first__48_BITS_64_TO_54__ETC___d764,
	       x__h35757,
	       x__h35761 } ;
  assign IF_SEXT_iFifo_first__288_BITS_102_TO_95_816_MI_ETC___d3297 =
	     ((SEXT_iFifo_first__288_BITS_102_TO_95_816_MINUS_ETC__q76[10:0] ==
	       11'd0) ?
		12'd3074 :
		{ SEXT_iFifo_first__288_BITS_102_TO_95_816_MINUS_ETC__q79[10],
		  SEXT_iFifo_first__288_BITS_102_TO_95_816_MINUS_ETC__q79 }) -
	     12'd3074 ;
  assign IF_SEXT_iFifo_first__288_BITS_102_TO_95_816_MI_ETC___d3337 =
	     SEXT_iFifo_first__288_BITS_102_TO_95_816_MINUS_ETC___d2999 ?
	       ((_theResult___fst_exp__h115278 == 11'd2047) ?
		  iFifo$D_OUT[103] :
		  CASE_iFifoD_OUT_BITS_6_TO_4_0_CASE_guard07050_ETC__q97) :
	       ((_theResult___fst_exp__h124079 == 11'd2047) ?
		  iFifo$D_OUT[103] :
		  CASE_iFifoD_OUT_BITS_6_TO_4_0_CASE_guard16089_ETC__q99) ;
  assign IF_SEXT_iFifo_first__288_BITS_102_TO_95_816_MI_ETC___d3565 =
	     SEXT_iFifo_first__288_BITS_102_TO_95_816_MINUS_ETC___d2999 ?
	       ((_theResult___fst_exp__h115278 == 11'd2047) ?
		  !iFifo$D_OUT[103] :
		  CASE_iFifoD_OUT_BITS_6_TO_4_0_CASE_guard07050_ETC__q103) :
	       ((_theResult___fst_exp__h124079 == 11'd2047) ?
		  !iFifo$D_OUT[103] :
		  CASE_iFifoD_OUT_BITS_6_TO_4_0_CASE_guard16089_ETC__q105) ;
  assign IF_SEXT_iFifo_first__288_BITS_167_TO_160_321_M_ETC___d1814 =
	     ((SEXT_iFifo_first__288_BITS_167_TO_160_321_MINU_ETC__q16[10:0] ==
	       11'd0) ?
		12'd3074 :
		{ SEXT_iFifo_first__288_BITS_167_TO_160_321_MINU_ETC__q19[10],
		  SEXT_iFifo_first__288_BITS_167_TO_160_321_MINU_ETC__q19 }) -
	     12'd3074 ;
  assign IF_SEXT_iFifo_first__288_BITS_167_TO_160_321_M_ETC___d1854 =
	     SEXT_iFifo_first__288_BITS_167_TO_160_321_MINU_ETC___d1516 ?
	       ((_theResult___fst_exp__h76640 == 11'd2047) ?
		  iFifo$D_OUT[168] :
		  CASE_iFifoD_OUT_BITS_6_TO_4_0_CASE_guard8412__ETC__q37) :
	       ((_theResult___fst_exp__h85441 == 11'd2047) ?
		  iFifo$D_OUT[168] :
		  CASE_iFifoD_OUT_BITS_6_TO_4_0_CASE_guard7451__ETC__q39) ;
  assign IF_SEXT_iFifo_first__288_BITS_37_TO_30_041_MIN_ETC___d2522 =
	     ((SEXT_iFifo_first__288_BITS_37_TO_30_041_MINUS__ETC__q43[10:0] ==
	       11'd0) ?
		12'd3074 :
		{ SEXT_iFifo_first__288_BITS_37_TO_30_041_MINUS__ETC__q46[10],
		  SEXT_iFifo_first__288_BITS_37_TO_30_041_MINUS__ETC__q46 }) -
	     12'd3074 ;
  assign IF_SEXT_iFifo_first__288_BITS_37_TO_30_041_MIN_ETC___d2562 =
	     SEXT_iFifo_first__288_BITS_37_TO_30_041_MINUS__ETC___d2224 ?
	       ((_theResult___fst_exp__h154185 == 11'd2047) ?
		  iFifo$D_OUT[38] :
		  CASE_iFifoD_OUT_BITS_6_TO_4_0_CASE_guard45957_ETC__q64) :
	       ((_theResult___fst_exp__h162986 == 11'd2047) ?
		  iFifo$D_OUT[38] :
		  CASE_iFifoD_OUT_BITS_6_TO_4_0_CASE_guard54996_ETC__q66) ;
  assign IF_SEXT_iFifo_first__288_BITS_37_TO_30_041_MIN_ETC___d2799 =
	     SEXT_iFifo_first__288_BITS_37_TO_30_041_MINUS__ETC___d2224 ?
	       ((_theResult___fst_exp__h154185 == 11'd2047) ?
		  !iFifo$D_OUT[38] :
		  CASE_iFifoD_OUT_BITS_6_TO_4_0_CASE_guard45957_ETC__q70) :
	       ((_theResult___fst_exp__h162986 == 11'd2047) ?
		  !iFifo$D_OUT[38] :
		  CASE_iFifoD_OUT_BITS_6_TO_4_0_CASE_guard54996_ETC__q72) ;
  assign IF_SEXT_resWire_wget__595_BITS_67_TO_57_601_MI_ETC___d4517 =
	     ((SEXT_resWire_wget__595_BITS_67_TO_57_601_MINUS_ETC__q111[7:0] ==
	       8'd0) ?
		9'd386 :
		{ SEXT_resWire_wget__595_BITS_67_TO_57_601_MINUS_ETC__q114[7],
		  SEXT_resWire_wget__595_BITS_67_TO_57_601_MINUS_ETC__q114 }) -
	     9'd386 ;
  assign IF_SEXT_resWire_wget__595_BITS_67_TO_57_601_MI_ETC___d4560 =
	     SEXT_resWire_wget__595_BITS_67_TO_57_601_MINUS_ETC___d4218 ?
	       ((_theResult___fst_exp__h198978 == 8'd255) ?
		  !fpu_madd_fResult_S9$D_OUT[68] :
		  IF_rmdFifo_first__963_EQ_0_964_THEN_IF_IF_IF_I_ETC___d4509) :
	       ((_theResult___fst_exp__h207663 == 8'd255) ?
		  !fpu_madd_fResult_S9$D_OUT[68] :
		  IF_rmdFifo_first__963_EQ_0_964_THEN_IF_IF_IF_r_ETC___d4558) ;
  assign IF_SEXT_resWire_wget__595_BITS_67_TO_57_601_MI_ETC___d4605 =
	     SEXT_resWire_wget__595_BITS_67_TO_57_601_MINUS_ETC___d4218 ?
	       ((_theResult___fst_exp__h198978 == 8'd255) ?
		  fpu_madd_fResult_S9$D_OUT[68] :
		  IF_rmdFifo_first__963_EQ_0_964_THEN_IF_IF_IF_I_ETC___d4594) :
	       ((_theResult___fst_exp__h207663 == 8'd255) ?
		  fpu_madd_fResult_S9$D_OUT[68] :
		  IF_rmdFifo_first__963_EQ_0_964_THEN_IF_IF_IF_r_ETC___d4603) ;
  assign IF_SEXT_resWire_wget__595_BITS_67_TO_57_601_MI_ETC___d4919 =
	     SEXT_resWire_wget__595_BITS_67_TO_57_601_MINUS_ETC___d4218 ?
	       _0_CONCAT_IF_IF_3970_MINUS_SEXT_resWire_wget__5_ETC___d4890[2] :
	       _theResult___fst_exp__h208211 == 8'd255 &&
	       _theResult___fst_sfd__h208212 == 23'd0 ;
  assign IF_SEXT_resWire_wget__595_BITS_67_TO_57_601_MI_ETC___d4932 =
	     SEXT_resWire_wget__595_BITS_67_TO_57_601_MINUS_ETC___d4218 ?
	       _0_CONCAT_IF_IF_3970_MINUS_SEXT_resWire_wget__5_ETC___d4890[1] :
	       _theResult___fst_exp__h207663 == 8'd0 &&
	       guard__h199586 != 2'b0 ;
  assign IF_SEXT_resWire_wget__595_BITS_67_TO_57_601_MI_ETC___d4945 =
	     SEXT_resWire_wget__595_BITS_67_TO_57_601_MINUS_ETC___d4218 ?
	       _0_CONCAT_IF_IF_3970_MINUS_SEXT_resWire_wget__5_ETC___d4890[0] :
	       _theResult___fst_exp__h207663 != 8'd255 &&
	       guard__h199586 != 2'b0 ;
  assign IF_fpu_madd_fOperand_S0_first_BITS_129_TO_119__ETC___d133 =
	     (fpu_madd_fOperand_S0_first_BITS_129_TO_119_7_E_ETC___d127 ||
	      IF_fpu_madd_fOperand_S0_first_BIT_195_THEN_fpu_ETC___d128 &&
	      !fpu_madd_fOperand_S0_first_BIT_195_AND_fpu_mad_ETC___d56) ?
	       63'h7FF8000000000000 :
	       IF_IF_fpu_madd_fOperand_S0_first_BIT_195_THEN__ETC___d132 ;
  assign IF_fpu_madd_fOperand_S0_first_BITS_129_TO_119__ETC___d139 =
	     (fpu_madd_fOperand_S0$D_OUT[129:119] == 11'd2047 &&
	      fpu_madd_fOperand_S0$D_OUT[118:67] != 52'd0 &&
	      !fpu_madd_fOperand_S0$D_OUT[118]) ?
	       { fpu_madd_fOperand_S0$D_OUT[130:119], sfd__h3213 } :
	       ((fpu_madd_fOperand_S0$D_OUT[65:55] == 11'd2047 &&
		 fpu_madd_fOperand_S0$D_OUT[54:3] != 52'd0 &&
		 !fpu_madd_fOperand_S0$D_OUT[54]) ?
		  { fpu_madd_fOperand_S0$D_OUT[66:55], sfd__h3216 } :
		  IF_IF_fpu_madd_fOperand_S0_first_BIT_195_THEN__ETC___d137) ;
  assign IF_fpu_madd_fOperand_S0_first_BITS_129_TO_119__ETC___d160 =
	     { ((fpu_madd_fOperand_S0$D_OUT[129:119] == 11'd0) ?
		  13'd7170 :
		  { {2{fpu_madd_fOperand_S0D_OUT_BITS_129_TO_119_MIN_ETC__q143[10]}},
		    fpu_madd_fOperand_S0D_OUT_BITS_129_TO_119_MIN_ETC__q143 }) +
	       ((fpu_madd_fOperand_S0$D_OUT[65:55] == 11'd0) ?
		  13'd7170 :
		  { {2{fpu_madd_fOperand_S0D_OUT_BITS_65_TO_55_MINUS_ETC__q144[10]}},
		    fpu_madd_fOperand_S0D_OUT_BITS_65_TO_55_MINUS_ETC__q144 }),
	       x__h18060,
	       x__h18072 } ;
  assign IF_fpu_madd_fOperand_S0_first_BIT_195_THEN_fpu_ETC___d112 =
	     fpu_madd_fOperand_S0$D_OUT[195] ?
	       fpu_madd_fOperand_S0$D_OUT[193:131] :
	       63'd0 ;
  assign IF_fpu_madd_fOperand_S0_first_BIT_195_THEN_fpu_ETC___d128 =
	     x__h329 == 11'd2047 && _theResult___fst_sfd__h398 == 52'd0 &&
	     (fpu_madd_fOperand_S0$D_OUT[129:119] == 11'd2047 &&
	      fpu_madd_fOperand_S0$D_OUT[118:67] == 52'd0 ||
	      fpu_madd_fOperand_S0$D_OUT[65:55] == 11'd2047 &&
	      fpu_madd_fOperand_S0$D_OUT[54:3] == 52'd0) ;
  assign IF_fpu_madd_fOperand_S0_first_BIT_195_THEN_fpu_ETC___d148 =
	     x__h329 == 11'd2047 && _theResult___fst_sfd__h398 != 52'd0 &&
	     !_theResult___fst_sfd__h398[51] ||
	     fpu_madd_fOperand_S0$D_OUT[129:119] == 11'd2047 &&
	     fpu_madd_fOperand_S0$D_OUT[118:67] != 52'd0 &&
	     !fpu_madd_fOperand_S0$D_OUT[118] ||
	     fpu_madd_fOperand_S0$D_OUT[65:55] == 11'd2047 &&
	     fpu_madd_fOperand_S0$D_OUT[54:3] != 52'd0 &&
	     !fpu_madd_fOperand_S0$D_OUT[54] ||
	     NOT_IF_fpu_madd_fOperand_S0_first_BIT_195_THEN_ETC___d147 ;
  assign IF_fpu_madd_fOperand_S0_first_BIT_195_THEN_fpu_ETC___d62 =
	     x__h329 == 11'd2047 && _theResult___fst_sfd__h398[51] ||
	     fpu_madd_fOperand_S0$D_OUT[129:119] == 11'd2047 &&
	     fpu_madd_fOperand_S0$D_OUT[118] ||
	     fpu_madd_fOperand_S0$D_OUT[65:55] == 11'd2047 &&
	     fpu_madd_fOperand_S0$D_OUT[54] ||
	     x__h329 == 11'd2047 && _theResult___fst_sfd__h398 == 52'd0 ||
	     fpu_madd_fOperand_S0_first_BITS_129_TO_119_7_E_ETC___d58 ;
  assign IF_fpu_madd_fState_S3_first__96_BITS_12_TO_0_0_ETC___d717 =
	     fpu_madd_fState_S3_first__96_BITS_12_TO_0_02_S_ETC___d205 ?
	       fpu_madd_fProd_S3$D_OUT != 106'd0 ||
	       fpu_madd_fState_S3$D_OUT[83] :
	       fpu_madd_fState_S3_first__96_BITS_86_TO_82_01__ETC___d702[1] ;
  assign IF_fpu_madd_fState_S3_first__96_BITS_12_TO_0_0_ETC___d722 =
	     fpu_madd_fState_S3_first__96_BITS_12_TO_0_02_S_ETC___d205 ?
	       fpu_madd_fProd_S3$D_OUT != 106'd0 ||
	       fpu_madd_fState_S3$D_OUT[82] :
	       fpu_madd_fState_S3_first__96_BITS_86_TO_82_01__ETC___d702[0] ;
  assign IF_fpu_madd_fState_S3_first__96_BITS_12_TO_0_0_ETC___d737 =
	     fpu_madd_fState_S3_first__96_BITS_12_TO_0_02_S_ETC___d203 ?
	       (fpu_madd_fState_S3_first__96_BITS_12_TO_0_02_S_ETC___d205 ?
		  63'd0 :
		  IF_IF_7170_MINUS_fpu_madd_fState_S3_first__96__ETC___d735) :
	       63'h7FEFFFFFFFFFFFFF ;
  assign IF_fpu_madd_fState_S3_first__96_BIT_151_97_THE_ETC___d726 =
	     fpu_madd_fState_S3$D_OUT[151] ?
	       fpu_madd_fState_S3$D_OUT[86:82] :
	       { IF_NOT_fpu_madd_fState_S3_first__96_BITS_12_TO_ETC___d704,
		 IF_NOT_fpu_madd_fState_S3_first__96_BITS_12_TO_ETC___d707,
		 NOT_fpu_madd_fState_S3_first__96_BITS_12_TO_0__ETC___d724 } ;
  assign IF_fpu_madd_fState_S4_first__48_BITS_128_TO_11_ETC___d769 =
	     (fpu_madd_fState_S4$D_OUT[128:118] == 11'd0) ?
	       13'd7170 :
	       { {2{fpu_madd_fState_S4D_OUT_BITS_128_TO_118_MINUS_ETC__q7[10]}},
		 fpu_madd_fState_S4D_OUT_BITS_128_TO_118_MINUS_ETC__q7 } ;
  assign IF_fpu_madd_fState_S4_first__48_BITS_64_TO_54__ETC___d764 =
	     (fpu_madd_fState_S4$D_OUT[64:54] == 11'd0) ?
	       13'd7170 :
	       { {2{fpu_madd_fState_S4D_OUT_BITS_64_TO_54_MINUS_1023__q6[10]}},
		 fpu_madd_fState_S4D_OUT_BITS_64_TO_54_MINUS_1023__q6 } ;
  assign IF_fpu_madd_fState_S7_first__52_BITS_126_TO_11_ETC___d1104 =
	     IF_fpu_madd_fState_S7_first__52_BITS_126_TO_11_ETC___d869 -
	     12'd3074 ;
  assign IF_fpu_madd_fState_S7_first__52_BITS_126_TO_11_ETC___d869 =
	     (value__h45124[10:0] == 11'd0) ?
	       12'd3074 :
	       { value5124_BITS_10_TO_0_MINUS_1023__q8[10],
		 value5124_BITS_10_TO_0_MINUS_1023__q8 } ;
  assign IF_fpu_madd_fState_S8_first__161_BITS_65_TO_55_ETC___d1187 =
	     (fpu_madd_fState_S8$D_OUT[65:55] == 11'd0 &&
	      sfd__h45857[53:52] == 2'b01) ?
	       11'd1 :
	       fpu_madd_fState_S8$D_OUT[65:55] ;
  assign IF_fpu_madd_fState_S8_first__161_BITS_65_TO_55_ETC___d1212 =
	     (fpu_madd_fState_S8$D_OUT[65:55] == 11'd2047) ?
	       fpu_madd_fState_S8$D_OUT[65:55] :
	       _theResult___fst_exp__h46439 ;
  assign IF_fpu_madd_fState_S8_first__161_BIT_67_164_AN_ETC___d1261 =
	     (fpu_madd_fState_S8$D_OUT[67] &&
	      IF_fpu_madd_fState_S8_first__161_BITS_65_TO_55_ETC___d1212 ==
	      11'd0 &&
	      ((fpu_madd_fState_S8$D_OUT[65:55] == 11'd2047) ?
		 fpu_madd_fState_S8$D_OUT[54:3] :
		 _theResult___fst_sfd__h46440) ==
	      52'd0 &&
	      !fpu_madd_fState_S8_first__161_BITS_75_TO_71_23_ETC___d1244[0] &&
	      fpu_madd_fState_S8$D_OUT[0]) ?
	       fpu_madd_fState_S8$D_OUT[70:68] == 3'd3 :
	       ((fpu_madd_fState_S8$D_OUT[65:55] == 11'd2047) ?
		  fpu_madd_fState_S8$D_OUT[66] :
		  CASE_fpu_madd_fState_S8D_OUT_BITS_70_TO_68_0__ETC__q142) ;
  assign IF_fpu_madd_fState_S8_first__161_BIT_67_164_AN_ETC___d1282 =
	     { IF_fpu_madd_fState_S8_first__161_BIT_67_164_AN_ETC___d1261,
	       (fpu_madd_fState_S8$D_OUT[65:55] == 11'd2047) ?
		 fpu_madd_fState_S8$D_OUT[65:3] :
		 CASE_fpu_madd_fState_S8D_OUT_BITS_70_TO_68_0__ETC__q148,
	       fpu_madd_fState_S8_first__161_BITS_75_TO_71_23_ETC___d1244 } ;
  assign IF_iFifo_first__288_BITS_102_TO_95_816_EQ_0_82_ETC___d2948 =
	     ((iFifo$D_OUT[102:95] == 8'd0) ?
		(iFifo$D_OUT[94] ?
		   6'd2 :
		   (iFifo$D_OUT[93] ?
		      6'd3 :
		      (iFifo$D_OUT[92] ?
			 6'd4 :
			 (iFifo$D_OUT[91] ?
			    6'd5 :
			    (iFifo$D_OUT[90] ?
			       6'd6 :
			       (iFifo$D_OUT[89] ?
				  6'd7 :
				  (iFifo$D_OUT[88] ?
				     6'd8 :
				     (iFifo$D_OUT[87] ?
					6'd9 :
					(iFifo$D_OUT[86] ?
					   6'd10 :
					   (iFifo$D_OUT[85] ?
					      6'd11 :
					      (iFifo$D_OUT[84] ?
						 6'd12 :
						 (iFifo$D_OUT[83] ?
						    6'd13 :
						    (iFifo$D_OUT[82] ?
						       6'd14 :
						       (iFifo$D_OUT[81] ?
							  6'd15 :
							  (iFifo$D_OUT[80] ?
							     6'd16 :
							     (iFifo$D_OUT[79] ?
								6'd17 :
								(iFifo$D_OUT[78] ?
								   6'd18 :
								   (iFifo$D_OUT[77] ?
								      6'd19 :
								      (iFifo$D_OUT[76] ?
									 6'd20 :
									 (iFifo$D_OUT[75] ?
									    6'd21 :
									    (iFifo$D_OUT[74] ?
									       6'd22 :
									       (iFifo$D_OUT[73] ?
										  6'd23 :
										  (iFifo$D_OUT[72] ?
										     6'd24 :
										     6'd57))))))))))))))))))))))) :
		6'd1) -
	     6'd1 ;
  assign IF_iFifo_first__288_BITS_102_TO_95_816_EQ_0_82_ETC___d3339 =
	     (iFifo$D_OUT[102:95] == 8'd0) ?
	       (_3970_MINUS_0_CONCAT_IF_iFifo_first__288_BIT_94_ETC___d2875 ?
		  IF_3970_MINUS_0_CONCAT_IF_iFifo_first__288_BIT_ETC___d2993 :
		  IF_iFifo_first__288_BITS_6_TO_4_313_EQ_0_382_O_ETC___d2994) :
	       (SEXT_iFifo_first__288_BITS_102_TO_95_816_MINUS_ETC___d2998 ?
		  IF_SEXT_iFifo_first__288_BITS_102_TO_95_816_MI_ETC___d3337 :
		  IF_iFifo_first__288_BITS_6_TO_4_313_EQ_0_382_O_ETC___d2994) ;
  assign IF_iFifo_first__288_BITS_102_TO_95_816_EQ_0_82_ETC___d3567 =
	     (iFifo$D_OUT[102:95] == 8'd0) ?
	       (_3970_MINUS_0_CONCAT_IF_iFifo_first__288_BIT_94_ETC___d2875 ?
		  IF_3970_MINUS_0_CONCAT_IF_iFifo_first__288_BIT_ETC___d3538 :
		  IF_iFifo_first__288_BITS_6_TO_4_313_EQ_0_382_O_ETC___d3539) :
	       (SEXT_iFifo_first__288_BITS_102_TO_95_816_MINUS_ETC___d2998 ?
		  IF_SEXT_iFifo_first__288_BITS_102_TO_95_816_MI_ETC___d3565 :
		  IF_iFifo_first__288_BITS_6_TO_4_313_EQ_0_382_O_ETC___d3539) ;
  assign IF_iFifo_first__288_BITS_102_TO_95_816_EQ_255__ETC___d3518 =
	     { (iFifo$D_OUT[102:95] == 8'd255) ?
		 11'd2047 :
		 _theResult___fst_exp__h124842,
	       (iFifo$D_OUT[102:95] == 8'd255 &&
		iFifo$D_OUT[94:72] != 23'd0) ?
		 _theResult___snd_fst_sfd__h86914 :
		 _theResult___fst_sfd__h124846 } ;
  assign IF_iFifo_first__288_BITS_102_TO_95_816_EQ_255__ETC___d3519 =
	     { (iFifo$D_OUT[102:95] == 8'd255 &&
		iFifo$D_OUT[94:72] != 23'd0 ||
		(iFifo$D_OUT[102:95] == 8'd255 ||
		 iFifo$D_OUT[102:95] == 8'd0) &&
		iFifo$D_OUT[94:72] == 23'd0) ?
		 iFifo$D_OUT[103] :
		 IF_iFifo_first__288_BITS_102_TO_95_816_EQ_0_82_ETC___d3339,
	       IF_iFifo_first__288_BITS_102_TO_95_816_EQ_255__ETC___d3518 } ;
  assign IF_iFifo_first__288_BITS_102_TO_95_816_EQ_255__ETC___d3569 =
	     { (iFifo$D_OUT[102:95] == 8'd255 &&
		iFifo$D_OUT[94:72] != 23'd0 ||
		(iFifo$D_OUT[102:95] == 8'd255 ||
		 iFifo$D_OUT[102:95] == 8'd0) &&
		iFifo$D_OUT[94:72] == 23'd0) ?
		 !iFifo$D_OUT[103] :
		 IF_iFifo_first__288_BITS_102_TO_95_816_EQ_0_82_ETC___d3567,
	       IF_iFifo_first__288_BITS_102_TO_95_816_EQ_255__ETC___d3518 } ;
  assign IF_iFifo_first__288_BITS_167_TO_160_321_EQ_0_3_ETC___d1462 =
	     ((iFifo$D_OUT[167:160] == 8'd0) ?
		(iFifo$D_OUT[159] ?
		   6'd2 :
		   (iFifo$D_OUT[158] ?
		      6'd3 :
		      (iFifo$D_OUT[157] ?
			 6'd4 :
			 (iFifo$D_OUT[156] ?
			    6'd5 :
			    (iFifo$D_OUT[155] ?
			       6'd6 :
			       (iFifo$D_OUT[154] ?
				  6'd7 :
				  (iFifo$D_OUT[153] ?
				     6'd8 :
				     (iFifo$D_OUT[152] ?
					6'd9 :
					(iFifo$D_OUT[151] ?
					   6'd10 :
					   (iFifo$D_OUT[150] ?
					      6'd11 :
					      (iFifo$D_OUT[149] ?
						 6'd12 :
						 (iFifo$D_OUT[148] ?
						    6'd13 :
						    (iFifo$D_OUT[147] ?
						       6'd14 :
						       (iFifo$D_OUT[146] ?
							  6'd15 :
							  (iFifo$D_OUT[145] ?
							     6'd16 :
							     (iFifo$D_OUT[144] ?
								6'd17 :
								(iFifo$D_OUT[143] ?
								   6'd18 :
								   (iFifo$D_OUT[142] ?
								      6'd19 :
								      (iFifo$D_OUT[141] ?
									 6'd20 :
									 (iFifo$D_OUT[140] ?
									    6'd21 :
									    (iFifo$D_OUT[139] ?
									       6'd22 :
									       (iFifo$D_OUT[138] ?
										  6'd23 :
										  (iFifo$D_OUT[137] ?
										     6'd24 :
										     6'd57))))))))))))))))))))))) :
		6'd1) -
	     6'd1 ;
  assign IF_iFifo_first__288_BITS_167_TO_160_321_EQ_0_3_ETC___d1856 =
	     (iFifo$D_OUT[167:160] == 8'd0) ?
	       (_3970_MINUS_0_CONCAT_IF_iFifo_first__288_BIT_15_ETC___d1380 ?
		  IF_3970_MINUS_0_CONCAT_IF_iFifo_first__288_BIT_ETC___d1508 :
		  IF_iFifo_first__288_BITS_6_TO_4_313_EQ_0_382_O_ETC___d1511) :
	       (SEXT_iFifo_first__288_BITS_167_TO_160_321_MINU_ETC___d1515 ?
		  IF_SEXT_iFifo_first__288_BITS_167_TO_160_321_M_ETC___d1854 :
		  IF_iFifo_first__288_BITS_6_TO_4_313_EQ_0_382_O_ETC___d1511) ;
  assign IF_iFifo_first__288_BITS_167_TO_160_321_EQ_255_ETC___d2037 =
	     { (iFifo$D_OUT[167:160] == 8'd255 &&
		iFifo$D_OUT[159:137] != 23'd0 ||
		(iFifo$D_OUT[167:160] == 8'd255 ||
		 iFifo$D_OUT[167:160] == 8'd0) &&
		iFifo$D_OUT[159:137] == 23'd0) ?
		 iFifo$D_OUT[168] :
		 IF_iFifo_first__288_BITS_167_TO_160_321_EQ_0_3_ETC___d1856,
	       (iFifo$D_OUT[167:160] == 8'd255) ?
		 11'd2047 :
		 _theResult___fst_exp__h86204,
	       (iFifo$D_OUT[167:160] == 8'd255 &&
		iFifo$D_OUT[159:137] != 23'd0) ?
		 _theResult___snd_fst_sfd__h48274 :
		 _theResult___fst_sfd__h86208 } ;
  assign IF_iFifo_first__288_BITS_37_TO_30_041_EQ_0_047_ETC___d2173 =
	     ((iFifo$D_OUT[37:30] == 8'd0) ?
		(iFifo$D_OUT[29] ?
		   6'd2 :
		   (iFifo$D_OUT[28] ?
		      6'd3 :
		      (iFifo$D_OUT[27] ?
			 6'd4 :
			 (iFifo$D_OUT[26] ?
			    6'd5 :
			    (iFifo$D_OUT[25] ?
			       6'd6 :
			       (iFifo$D_OUT[24] ?
				  6'd7 :
				  (iFifo$D_OUT[23] ?
				     6'd8 :
				     (iFifo$D_OUT[22] ?
					6'd9 :
					(iFifo$D_OUT[21] ?
					   6'd10 :
					   (iFifo$D_OUT[20] ?
					      6'd11 :
					      (iFifo$D_OUT[19] ?
						 6'd12 :
						 (iFifo$D_OUT[18] ?
						    6'd13 :
						    (iFifo$D_OUT[17] ?
						       6'd14 :
						       (iFifo$D_OUT[16] ?
							  6'd15 :
							  (iFifo$D_OUT[15] ?
							     6'd16 :
							     (iFifo$D_OUT[14] ?
								6'd17 :
								(iFifo$D_OUT[13] ?
								   6'd18 :
								   (iFifo$D_OUT[12] ?
								      6'd19 :
								      (iFifo$D_OUT[11] ?
									 6'd20 :
									 (iFifo$D_OUT[10] ?
									    6'd21 :
									    (iFifo$D_OUT[9] ?
									       6'd22 :
									       (iFifo$D_OUT[8] ?
										  6'd23 :
										  (iFifo$D_OUT[7] ?
										     6'd24 :
										     6'd57))))))))))))))))))))))) :
		6'd1) -
	     6'd1 ;
  assign IF_iFifo_first__288_BITS_37_TO_30_041_EQ_0_047_ETC___d2564 =
	     (iFifo$D_OUT[37:30] == 8'd0) ?
	       (_3970_MINUS_0_CONCAT_IF_iFifo_first__288_BIT_29_ETC___d2100 ?
		  IF_3970_MINUS_0_CONCAT_IF_iFifo_first__288_BIT_ETC___d2218 :
		  IF_iFifo_first__288_BITS_6_TO_4_313_EQ_0_382_O_ETC___d2219) :
	       (SEXT_iFifo_first__288_BITS_37_TO_30_041_MINUS__ETC___d2223 ?
		  IF_SEXT_iFifo_first__288_BITS_37_TO_30_041_MIN_ETC___d2562 :
		  IF_iFifo_first__288_BITS_6_TO_4_313_EQ_0_382_O_ETC___d2219) ;
  assign IF_iFifo_first__288_BITS_37_TO_30_041_EQ_0_047_ETC___d2801 =
	     (iFifo$D_OUT[37:30] == 8'd0) ?
	       (_3970_MINUS_0_CONCAT_IF_iFifo_first__288_BIT_29_ETC___d2100 ?
		  IF_3970_MINUS_0_CONCAT_IF_iFifo_first__288_BIT_ETC___d2772 :
		  IF_iFifo_first__288_BITS_6_TO_4_313_EQ_0_382_O_ETC___d2773) :
	       (SEXT_iFifo_first__288_BITS_37_TO_30_041_MINUS__ETC___d2223 ?
		  IF_SEXT_iFifo_first__288_BITS_37_TO_30_041_MIN_ETC___d2799 :
		  IF_iFifo_first__288_BITS_6_TO_4_313_EQ_0_382_O_ETC___d2773) ;
  assign IF_iFifo_first__288_BITS_37_TO_30_041_EQ_255_0_ETC___d2743 =
	     { (iFifo$D_OUT[37:30] == 8'd255) ?
		 11'd2047 :
		 _theResult___fst_exp__h163749,
	       (iFifo$D_OUT[37:30] == 8'd255 && iFifo$D_OUT[29:7] != 23'd0) ?
		 _theResult___snd_fst_sfd__h125821 :
		 _theResult___fst_sfd__h163753 } ;
  assign IF_iFifo_first__288_BITS_37_TO_30_041_EQ_255_0_ETC___d2744 =
	     { (iFifo$D_OUT[37:30] == 8'd255 && iFifo$D_OUT[29:7] != 23'd0 ||
		(iFifo$D_OUT[37:30] == 8'd255 ||
		 iFifo$D_OUT[37:30] == 8'd0) &&
		iFifo$D_OUT[29:7] == 23'd0) ?
		 iFifo$D_OUT[38] :
		 IF_iFifo_first__288_BITS_37_TO_30_041_EQ_0_047_ETC___d2564,
	       IF_iFifo_first__288_BITS_37_TO_30_041_EQ_255_0_ETC___d2743 } ;
  assign IF_iFifo_first__288_BITS_37_TO_30_041_EQ_255_0_ETC___d2803 =
	     { (iFifo$D_OUT[37:30] == 8'd255 && iFifo$D_OUT[29:7] != 23'd0 ||
		(iFifo$D_OUT[37:30] == 8'd255 ||
		 iFifo$D_OUT[37:30] == 8'd0) &&
		iFifo$D_OUT[29:7] == 23'd0) ?
		 !iFifo$D_OUT[38] :
		 IF_iFifo_first__288_BITS_37_TO_30_041_EQ_0_047_ETC___d2801,
	       IF_iFifo_first__288_BITS_37_TO_30_041_EQ_255_0_ETC___d2743 } ;
  assign IF_iFifo_first__288_BIT_136_815_THEN_IF_iFifo__ETC___d3521 =
	     iFifo$D_OUT[136] ?
	       IF_iFifo_first__288_BITS_102_TO_95_816_EQ_255__ETC___d3519 :
	       iFifo$D_OUT[135:72] ;
  assign IF_iFifo_first__288_BIT_201_310_THEN_IF_iFifo__ETC___d2039 =
	     iFifo$D_OUT[201] ?
	       IF_iFifo_first__288_BITS_167_TO_160_321_EQ_255_ETC___d2037 :
	       iFifo$D_OUT[200:137] ;
  assign IF_iFifo_first__288_BIT_71_040_THEN_IF_iFifo_f_ETC___d2746 =
	     iFifo$D_OUT[71] ?
	       IF_iFifo_first__288_BITS_37_TO_30_041_EQ_255_0_ETC___d2744 :
	       iFifo$D_OUT[70:7] ;
  assign IF_iFifo_first__288_BIT_71_040_THEN_IF_iFifo_f_ETC___d2809 =
	     iFifo$D_OUT[71] ?
	       IF_iFifo_first__288_BITS_37_TO_30_041_EQ_255_0_ETC___d2803 :
	       { iFifo$D_OUT[71] || !iFifo$D_OUT[70], iFifo$D_OUT[69:7] } ;
  assign IF_isDoubleFifo_first__592_THEN_IF_isNegateFif_ETC___d4842 =
	     isDoubleFifo$D_OUT ?
	       { isNegateFifo$D_OUT ^ fpu_madd_fResult_S9$D_OUT[68],
		 fpu_madd_fResult_S9$D_OUT[67:5] } :
	       { 32'hAAAAAAAA,
		 IF_isNegateFifo_first__594_THEN_IF_resWire_wge_ETC___d4609,
		 exp__h208232,
		 sfd__h208233 } ;
  assign IF_isNegateFifo_first__594_THEN_IF_resWire_wge_ETC___d4609 =
	     isNegateFifo$D_OUT ?
	       ((fpu_madd_fResult_S9$D_OUT[67:57] == 11'd2047 &&
		 fpu_madd_fResult_S9$D_OUT[56:5] != 52'd0 ||
		 (fpu_madd_fResult_S9$D_OUT[67:57] == 11'd2047 ||
		  fpu_madd_fResult_S9$D_OUT[67:57] == 11'd0) &&
		 fpu_madd_fResult_S9$D_OUT[56:5] == 52'd0) ?
		  !fpu_madd_fResult_S9$D_OUT[68] :
		  IF_resWire_wget__595_BITS_67_TO_57_601_EQ_0_60_ETC___d4562) :
	       ((fpu_madd_fResult_S9$D_OUT[67:57] == 11'd2047 &&
		 fpu_madd_fResult_S9$D_OUT[56:5] != 52'd0 ||
		 (fpu_madd_fResult_S9$D_OUT[67:57] == 11'd2047 ||
		  fpu_madd_fResult_S9$D_OUT[67:57] == 11'd0) &&
		 fpu_madd_fResult_S9$D_OUT[56:5] == 52'd0) ?
		  fpu_madd_fResult_S9$D_OUT[68] :
		  IF_resWire_wget__595_BITS_67_TO_57_601_EQ_0_60_ETC___d4607) ;
  assign IF_resWire_wget__595_BITS_67_TO_57_601_EQ_0_60_ETC___d4167 =
	     ((fpu_madd_fResult_S9$D_OUT[67:57] == 11'd0) ?
		(fpu_madd_fResult_S9$D_OUT[56] ?
		   6'd2 :
		   (fpu_madd_fResult_S9$D_OUT[55] ?
		      6'd3 :
		      (fpu_madd_fResult_S9$D_OUT[54] ?
			 6'd4 :
			 (fpu_madd_fResult_S9$D_OUT[53] ?
			    6'd5 :
			    (fpu_madd_fResult_S9$D_OUT[52] ?
			       6'd6 :
			       (fpu_madd_fResult_S9$D_OUT[51] ?
				  6'd7 :
				  (fpu_madd_fResult_S9$D_OUT[50] ?
				     6'd8 :
				     (fpu_madd_fResult_S9$D_OUT[49] ?
					6'd9 :
					(fpu_madd_fResult_S9$D_OUT[48] ?
					   6'd10 :
					   (fpu_madd_fResult_S9$D_OUT[47] ?
					      6'd11 :
					      (fpu_madd_fResult_S9$D_OUT[46] ?
						 6'd12 :
						 (fpu_madd_fResult_S9$D_OUT[45] ?
						    6'd13 :
						    (fpu_madd_fResult_S9$D_OUT[44] ?
						       6'd14 :
						       (fpu_madd_fResult_S9$D_OUT[43] ?
							  6'd15 :
							  (fpu_madd_fResult_S9$D_OUT[42] ?
							     6'd16 :
							     (fpu_madd_fResult_S9$D_OUT[41] ?
								6'd17 :
								(fpu_madd_fResult_S9$D_OUT[40] ?
								   6'd18 :
								   (fpu_madd_fResult_S9$D_OUT[39] ?
								      6'd19 :
								      (fpu_madd_fResult_S9$D_OUT[38] ?
									 6'd20 :
									 (fpu_madd_fResult_S9$D_OUT[37] ?
									    6'd21 :
									    (fpu_madd_fResult_S9$D_OUT[36] ?
									       6'd22 :
									       (fpu_madd_fResult_S9$D_OUT[35] ?
										  6'd23 :
										  (fpu_madd_fResult_S9$D_OUT[34] ?
										     6'd24 :
										     (fpu_madd_fResult_S9$D_OUT[33] ?
											6'd25 :
											(fpu_madd_fResult_S9$D_OUT[32] ?
											   6'd26 :
											   (fpu_madd_fResult_S9$D_OUT[31] ?
											      6'd27 :
											      (fpu_madd_fResult_S9$D_OUT[30] ?
												 6'd28 :
												 (fpu_madd_fResult_S9$D_OUT[29] ?
												    6'd29 :
												    (fpu_madd_fResult_S9$D_OUT[28] ?
												       6'd30 :
												       (fpu_madd_fResult_S9$D_OUT[27] ?
													  6'd31 :
													  (fpu_madd_fResult_S9$D_OUT[26] ?
													     6'd32 :
													     (fpu_madd_fResult_S9$D_OUT[25] ?
														6'd33 :
														(fpu_madd_fResult_S9$D_OUT[24] ?
														   6'd34 :
														   (fpu_madd_fResult_S9$D_OUT[23] ?
														      6'd35 :
														      (fpu_madd_fResult_S9$D_OUT[22] ?
															 6'd36 :
															 (fpu_madd_fResult_S9$D_OUT[21] ?
															    6'd37 :
															    (fpu_madd_fResult_S9$D_OUT[20] ?
															       6'd38 :
															       (fpu_madd_fResult_S9$D_OUT[19] ?
																  6'd39 :
																  (fpu_madd_fResult_S9$D_OUT[18] ?
																     6'd40 :
																     (fpu_madd_fResult_S9$D_OUT[17] ?
																	6'd41 :
																	(fpu_madd_fResult_S9$D_OUT[16] ?
																	   6'd42 :
																	   (fpu_madd_fResult_S9$D_OUT[15] ?
																	      6'd43 :
																	      (fpu_madd_fResult_S9$D_OUT[14] ?
																		 6'd44 :
																		 (fpu_madd_fResult_S9$D_OUT[13] ?
																		    6'd45 :
																		    (fpu_madd_fResult_S9$D_OUT[12] ?
																		       6'd46 :
																		       (fpu_madd_fResult_S9$D_OUT[11] ?
																			  6'd47 :
																			  (fpu_madd_fResult_S9$D_OUT[10] ?
																			     6'd48 :
																			     (fpu_madd_fResult_S9$D_OUT[9] ?
																				6'd49 :
																				(fpu_madd_fResult_S9$D_OUT[8] ?
																				   6'd50 :
																				   (fpu_madd_fResult_S9$D_OUT[7] ?
																				      6'd51 :
																				      (fpu_madd_fResult_S9$D_OUT[6] ?
																					 6'd52 :
																					 (fpu_madd_fResult_S9$D_OUT[5] ?
																					    6'd53 :
																					    6'd57)))))))))))))))))))))))))))))))))))))))))))))))))))) :
		6'd1) -
	     6'd1 ;
  assign IF_resWire_wget__595_BITS_67_TO_57_601_EQ_0_60_ETC___d4562 =
	     (fpu_madd_fResult_S9$D_OUT[67:57] == 11'd0) ?
	       (_3074_MINUS_0_CONCAT_IF_resWire_wget__595_BIT_5_ETC___d3717 ?
		  IF_3074_MINUS_0_CONCAT_IF_resWire_wget__595_BI_ETC___d4210 :
		  IF_rmdFifo_first__963_EQ_0_964_OR_rmdFifo_firs_ETC___d4213) :
	       (SEXT_resWire_wget__595_BITS_67_TO_57_601_MINUS_ETC___d4217 ?
		  IF_SEXT_resWire_wget__595_BITS_67_TO_57_601_MI_ETC___d4560 :
		  IF_rmdFifo_first__963_EQ_0_964_OR_rmdFifo_firs_ETC___d4213) ;
  assign IF_resWire_wget__595_BITS_67_TO_57_601_EQ_0_60_ETC___d4607 =
	     (fpu_madd_fResult_S9$D_OUT[67:57] == 11'd0) ?
	       (_3074_MINUS_0_CONCAT_IF_resWire_wget__595_BIT_5_ETC___d3717 ?
		  IF_3074_MINUS_0_CONCAT_IF_resWire_wget__595_BI_ETC___d4584 :
		  IF_rmdFifo_first__963_EQ_0_964_OR_rmdFifo_firs_ETC___d4585) :
	       (SEXT_resWire_wget__595_BITS_67_TO_57_601_MINUS_ETC___d4217 ?
		  IF_SEXT_resWire_wget__595_BITS_67_TO_57_601_MI_ETC___d4605 :
		  IF_rmdFifo_first__963_EQ_0_964_OR_rmdFifo_firs_ETC___d4585) ;
  assign IF_resWire_wget__595_BITS_67_TO_57_601_EQ_0_60_ETC___d4894 =
	     (fpu_madd_fResult_S9$D_OUT[67:57] == 11'd0) ?
	       _3074_MINUS_0_CONCAT_IF_resWire_wget__595_BIT_5_ETC___d4876 :
	       SEXT_resWire_wget__595_BITS_67_TO_57_601_MINUS_ETC___d4217 &&
	       SEXT_resWire_wget__595_BITS_67_TO_57_601_MINUS_ETC___d4218 &&
	       _0_CONCAT_IF_IF_3970_MINUS_SEXT_resWire_wget__5_ETC___d4890[4] ;
  assign IF_resWire_wget__595_BITS_67_TO_57_601_EQ_0_60_ETC___d4905 =
	     (fpu_madd_fResult_S9$D_OUT[67:57] == 11'd0) ?
	       _3074_MINUS_0_CONCAT_IF_resWire_wget__595_BIT_5_ETC___d4901 :
	       SEXT_resWire_wget__595_BITS_67_TO_57_601_MINUS_ETC___d4217 &&
	       SEXT_resWire_wget__595_BITS_67_TO_57_601_MINUS_ETC___d4218 &&
	       _0_CONCAT_IF_IF_3970_MINUS_SEXT_resWire_wget__5_ETC___d4890[3] ;
  assign IF_resWire_wget__595_BITS_67_TO_57_601_EQ_0_60_ETC___d4921 =
	     (fpu_madd_fResult_S9$D_OUT[67:57] == 11'd0) ?
	       NOT_3074_MINUS_0_CONCAT_IF_resWire_wget__595_B_ETC___d4913 :
	       !SEXT_resWire_wget__595_BITS_67_TO_57_601_MINUS_ETC___d4217 ||
	       IF_SEXT_resWire_wget__595_BITS_67_TO_57_601_MI_ETC___d4919 ;
  assign IF_resWire_wget__595_BITS_67_TO_57_601_EQ_0_60_ETC___d4934 =
	     (fpu_madd_fResult_S9$D_OUT[67:57] == 11'd0) ?
	       _3074_MINUS_0_CONCAT_IF_resWire_wget__595_BIT_5_ETC___d4928 :
	       SEXT_resWire_wget__595_BITS_67_TO_57_601_MINUS_ETC___d4217 &&
	       IF_SEXT_resWire_wget__595_BITS_67_TO_57_601_MI_ETC___d4932 ;
  assign IF_resWire_wget__595_BITS_67_TO_57_601_EQ_0_60_ETC___d4947 =
	     (fpu_madd_fResult_S9$D_OUT[67:57] == 11'd0) ?
	       NOT_3074_MINUS_0_CONCAT_IF_resWire_wget__595_B_ETC___d4941 :
	       !SEXT_resWire_wget__595_BITS_67_TO_57_601_MINUS_ETC___d4217 ||
	       IF_SEXT_resWire_wget__595_BITS_67_TO_57_601_MI_ETC___d4945 ;
  assign IF_sfdin15272_BIT_4_THEN_2_ELSE_0__q78 =
	     sfdin__h115272[4] ? 2'd2 : 2'd0 ;
  assign IF_sfdin4760_BIT_53_THEN_2_ELSE_0__q5 =
	     sfdin__h34760[53] ? 2'd2 : 2'd0 ;
  assign IF_sfdin5186_BIT_4_THEN_2_ELSE_0__q10 =
	     sfdin__h45186[4] ? 2'd2 : 2'd0 ;
  assign IF_sfdin54179_BIT_4_THEN_2_ELSE_0__q45 =
	     sfdin__h154179[4] ? 2'd2 : 2'd0 ;
  assign IF_sfdin6634_BIT_4_THEN_2_ELSE_0__q18 =
	     sfdin__h76634[4] ? 2'd2 : 2'd0 ;
  assign IF_sfdin81206_BIT_33_THEN_2_ELSE_0__q107 =
	     sfdin__h181206[33] ? 2'd2 : 2'd0 ;
  assign IF_sfdin98972_BIT_33_THEN_2_ELSE_0__q113 =
	     sfdin__h198972[33] ? 2'd2 : 2'd0 ;
  assign IF_theResult___snd05713_BIT_4_THEN_2_ELSE_0__q74 =
	     _theResult___snd__h105713[4] ? 2'd2 : 2'd0 ;
  assign IF_theResult___snd07609_BIT_33_THEN_2_ELSE_0__q116 =
	     _theResult___snd__h207609[33] ? 2'd2 : 2'd0 ;
  assign IF_theResult___snd24025_BIT_4_THEN_2_ELSE_0__q81 =
	     _theResult___snd__h124025[4] ? 2'd2 : 2'd0 ;
  assign IF_theResult___snd44620_BIT_4_THEN_2_ELSE_0__q41 =
	     _theResult___snd__h144620[4] ? 2'd2 : 2'd0 ;
  assign IF_theResult___snd5387_BIT_4_THEN_2_ELSE_0__q21 =
	     _theResult___snd__h85387[4] ? 2'd2 : 2'd0 ;
  assign IF_theResult___snd62932_BIT_4_THEN_2_ELSE_0__q48 =
	     _theResult___snd__h162932[4] ? 2'd2 : 2'd0 ;
  assign IF_theResult___snd7075_BIT_4_THEN_2_ELSE_0__q14 =
	     _theResult___snd__h67075[4] ? 2'd2 : 2'd0 ;
  assign IF_theResult___snd89819_BIT_33_THEN_2_ELSE_0__q109 =
	     _theResult___snd__h189819[33] ? 2'd2 : 2'd0 ;
  assign NOT_3074_MINUS_0_CONCAT_IF_resWire_wget__595_B_ETC___d4913 =
	     !_3074_MINUS_0_CONCAT_IF_resWire_wget__595_BIT_5_ETC___d3717 ||
	     (_3074_MINUS_0_CONCAT_IF_resWire_wget__595_BIT_5_ETC___d3718 ?
		_0_CONCAT_IF_IF_0b0_CONCAT_NOT_resWire_wget__59_ETC___d4861[2] :
		_0_CONCAT_IF_resWire_wget__595_BITS_67_TO_57_60_ETC___d4873[2]) ;
  assign NOT_3074_MINUS_0_CONCAT_IF_resWire_wget__595_B_ETC___d4941 =
	     !_3074_MINUS_0_CONCAT_IF_resWire_wget__595_BIT_5_ETC___d3717 ||
	     (_3074_MINUS_0_CONCAT_IF_resWire_wget__595_BIT_5_ETC___d3718 ?
		_0_CONCAT_IF_IF_0b0_CONCAT_NOT_resWire_wget__59_ETC___d4861[0] :
		_0_CONCAT_IF_resWire_wget__595_BITS_67_TO_57_60_ETC___d4873[0]) ;
  assign NOT_IF_fpu_madd_fOperand_S0_first_BIT_195_THEN_ETC___d147 =
	     (x__h329 != 11'd2047 || !_theResult___fst_sfd__h398[51]) &&
	     (fpu_madd_fOperand_S0$D_OUT[129:119] != 11'd2047 ||
	      !fpu_madd_fOperand_S0$D_OUT[118]) &&
	     (fpu_madd_fOperand_S0$D_OUT[65:55] != 11'd2047 ||
	      !fpu_madd_fOperand_S0$D_OUT[54]) &&
	     (fpu_madd_fOperand_S0_first_BITS_129_TO_119_7_E_ETC___d127 ||
	      IF_fpu_madd_fOperand_S0_first_BIT_195_THEN_fpu_ETC___d128 &&
	      !fpu_madd_fOperand_S0_first_BIT_195_AND_fpu_mad_ETC___d56) ;
  assign NOT_fpu_madd_fOperand_S0_first_BITS_129_TO_119_ETC___d124 =
	     (fpu_madd_fOperand_S0$D_OUT[129:119] != 11'd2047 ||
	      fpu_madd_fOperand_S0$D_OUT[118:67] != 52'd0 ||
	      fpu_madd_fOperand_S0$D_OUT[65:55] != 11'd0 ||
	      fpu_madd_fOperand_S0$D_OUT[54:3] != 52'd0) &&
	     (fpu_madd_fOperand_S0$D_OUT[129:119] != 11'd0 ||
	      fpu_madd_fOperand_S0$D_OUT[118:67] != 52'd0 ||
	      fpu_madd_fOperand_S0$D_OUT[65:55] != 11'd2047 ||
	      fpu_madd_fOperand_S0$D_OUT[54:3] != 52'd0) &&
	     (x__h329 != 11'd2047 || _theResult___fst_sfd__h398 != 52'd0 ||
	      (fpu_madd_fOperand_S0$D_OUT[129:119] != 11'd2047 ||
	       fpu_madd_fOperand_S0$D_OUT[118:67] != 52'd0) &&
	      (fpu_madd_fOperand_S0$D_OUT[65:55] != 11'd2047 ||
	       fpu_madd_fOperand_S0$D_OUT[54:3] != 52'd0) ||
	      fpu_madd_fOperand_S0_first_BIT_195_AND_fpu_mad_ETC___d56) &&
	     IF_IF_fpu_madd_fOperand_S0_first_BIT_195_THEN__ETC___d123 ;
  assign NOT_fpu_madd_fOperand_S0_first_BIT_130_2_EQ_fp_ETC___d55 =
	     fpu_madd_fOperand_S0$D_OUT[130] !=
	     fpu_madd_fOperand_S0$D_OUT[66] ;
  assign NOT_fpu_madd_fState_S3_first__96_BITS_12_TO_0__ETC___d711 =
	     !fpu_madd_fState_S3_first__96_BITS_12_TO_0_02_S_ETC___d203 ||
	     (fpu_madd_fState_S3_first__96_BITS_12_TO_0_02_S_ETC___d205 ?
		fpu_madd_fState_S3$D_OUT[84] :
		fpu_madd_fState_S3_first__96_BITS_86_TO_82_01__ETC___d702[2]) ;
  assign NOT_fpu_madd_fState_S3_first__96_BITS_12_TO_0__ETC___d724 =
	     { NOT_fpu_madd_fState_S3_first__96_BITS_12_TO_0__ETC___d711,
	       fpu_madd_fState_S3_first__96_BITS_12_TO_0_02_S_ETC___d203 ?
		 IF_fpu_madd_fState_S3_first__96_BITS_12_TO_0_0_ETC___d717 :
		 fpu_madd_fState_S3$D_OUT[83],
	       !fpu_madd_fState_S3_first__96_BITS_12_TO_0_02_S_ETC___d203 ||
	       IF_fpu_madd_fState_S3_first__96_BITS_12_TO_0_0_ETC___d722 } ;
  assign NOT_fpu_madd_fState_S4_first__48_BIT_130_54_59_ETC___d785 =
	     !fpu_madd_fState_S4$D_OUT[130] ||
	     (IF_fpu_madd_fState_S4_first__48_BITS_64_TO_54__ETC___d764 ^
	      13'h1000) >
	     (IF_fpu_madd_fState_S4_first__48_BITS_128_TO_11_ETC___d769 ^
	      13'h1000) ||
	     IF_fpu_madd_fState_S4_first__48_BITS_64_TO_54__ETC___d764 ==
	     IF_fpu_madd_fState_S4_first__48_BITS_128_TO_11_ETC___d769 &&
	     sfdBC__h35395 > sfdA__h35394 ;
  assign NOT_iFifo_first__288_BIT_158_333_393_AND_NOT_i_ETC___d1435 =
	     !iFifo$D_OUT[158] && !iFifo$D_OUT[157] && !iFifo$D_OUT[156] &&
	     !iFifo$D_OUT[155] &&
	     !iFifo$D_OUT[154] &&
	     !iFifo$D_OUT[153] &&
	     !iFifo$D_OUT[152] &&
	     !iFifo$D_OUT[151] &&
	     !iFifo$D_OUT[150] &&
	     !iFifo$D_OUT[149] &&
	     !iFifo$D_OUT[148] &&
	     !iFifo$D_OUT[147] &&
	     !iFifo$D_OUT[146] &&
	     !iFifo$D_OUT[145] &&
	     !iFifo$D_OUT[144] &&
	     !iFifo$D_OUT[143] &&
	     !iFifo$D_OUT[142] &&
	     !iFifo$D_OUT[141] &&
	     !iFifo$D_OUT[140] &&
	     !iFifo$D_OUT[139] &&
	     !iFifo$D_OUT[138] &&
	     !iFifo$D_OUT[137] ;
  assign NOT_iFifo_first__288_BIT_28_053_104_AND_NOT_iF_ETC___d2146 =
	     !iFifo$D_OUT[28] && !iFifo$D_OUT[27] && !iFifo$D_OUT[26] &&
	     !iFifo$D_OUT[25] &&
	     !iFifo$D_OUT[24] &&
	     !iFifo$D_OUT[23] &&
	     !iFifo$D_OUT[22] &&
	     !iFifo$D_OUT[21] &&
	     !iFifo$D_OUT[20] &&
	     !iFifo$D_OUT[19] &&
	     !iFifo$D_OUT[18] &&
	     !iFifo$D_OUT[17] &&
	     !iFifo$D_OUT[16] &&
	     !iFifo$D_OUT[15] &&
	     !iFifo$D_OUT[14] &&
	     !iFifo$D_OUT[13] &&
	     !iFifo$D_OUT[12] &&
	     !iFifo$D_OUT[11] &&
	     !iFifo$D_OUT[10] &&
	     !iFifo$D_OUT[9] &&
	     !iFifo$D_OUT[8] &&
	     !iFifo$D_OUT[7] ;
  assign NOT_iFifo_first__288_BIT_93_828_879_AND_NOT_iF_ETC___d2921 =
	     !iFifo$D_OUT[93] && !iFifo$D_OUT[92] && !iFifo$D_OUT[91] &&
	     !iFifo$D_OUT[90] &&
	     !iFifo$D_OUT[89] &&
	     !iFifo$D_OUT[88] &&
	     !iFifo$D_OUT[87] &&
	     !iFifo$D_OUT[86] &&
	     !iFifo$D_OUT[85] &&
	     !iFifo$D_OUT[84] &&
	     !iFifo$D_OUT[83] &&
	     !iFifo$D_OUT[82] &&
	     !iFifo$D_OUT[81] &&
	     !iFifo$D_OUT[80] &&
	     !iFifo$D_OUT[79] &&
	     !iFifo$D_OUT[78] &&
	     !iFifo$D_OUT[77] &&
	     !iFifo$D_OUT[76] &&
	     !iFifo$D_OUT[75] &&
	     !iFifo$D_OUT[74] &&
	     !iFifo$D_OUT[73] &&
	     !iFifo$D_OUT[72] ;
  assign NOT_resWire_wget__595_BIT_56_611_010_AND_NOT_r_ETC___d4112 =
	     !fpu_madd_fResult_S9$D_OUT[56] &&
	     !fpu_madd_fResult_S9$D_OUT[55] &&
	     !fpu_madd_fResult_S9$D_OUT[54] &&
	     !fpu_madd_fResult_S9$D_OUT[53] &&
	     !fpu_madd_fResult_S9$D_OUT[52] &&
	     !fpu_madd_fResult_S9$D_OUT[51] &&
	     !fpu_madd_fResult_S9$D_OUT[50] &&
	     !fpu_madd_fResult_S9$D_OUT[49] &&
	     !fpu_madd_fResult_S9$D_OUT[48] &&
	     !fpu_madd_fResult_S9$D_OUT[47] &&
	     !fpu_madd_fResult_S9$D_OUT[46] &&
	     !fpu_madd_fResult_S9$D_OUT[45] &&
	     !fpu_madd_fResult_S9$D_OUT[44] &&
	     !fpu_madd_fResult_S9$D_OUT[43] &&
	     !fpu_madd_fResult_S9$D_OUT[42] &&
	     !fpu_madd_fResult_S9$D_OUT[41] &&
	     !fpu_madd_fResult_S9$D_OUT[40] &&
	     !fpu_madd_fResult_S9$D_OUT[39] &&
	     !fpu_madd_fResult_S9$D_OUT[38] &&
	     !fpu_madd_fResult_S9$D_OUT[37] &&
	     !fpu_madd_fResult_S9$D_OUT[36] &&
	     !fpu_madd_fResult_S9$D_OUT[35] &&
	     !fpu_madd_fResult_S9$D_OUT[34] &&
	     !fpu_madd_fResult_S9$D_OUT[33] &&
	     !fpu_madd_fResult_S9$D_OUT[32] &&
	     !fpu_madd_fResult_S9$D_OUT[31] &&
	     !fpu_madd_fResult_S9$D_OUT[30] &&
	     !fpu_madd_fResult_S9$D_OUT[29] &&
	     !fpu_madd_fResult_S9$D_OUT[28] &&
	     !fpu_madd_fResult_S9$D_OUT[27] &&
	     !fpu_madd_fResult_S9$D_OUT[26] &&
	     !fpu_madd_fResult_S9$D_OUT[25] &&
	     !fpu_madd_fResult_S9$D_OUT[24] &&
	     !fpu_madd_fResult_S9$D_OUT[23] &&
	     !fpu_madd_fResult_S9$D_OUT[22] &&
	     !fpu_madd_fResult_S9$D_OUT[21] &&
	     !fpu_madd_fResult_S9$D_OUT[20] &&
	     !fpu_madd_fResult_S9$D_OUT[19] &&
	     !fpu_madd_fResult_S9$D_OUT[18] &&
	     !fpu_madd_fResult_S9$D_OUT[17] &&
	     !fpu_madd_fResult_S9$D_OUT[16] &&
	     !fpu_madd_fResult_S9$D_OUT[15] &&
	     !fpu_madd_fResult_S9$D_OUT[14] &&
	     !fpu_madd_fResult_S9$D_OUT[13] &&
	     !fpu_madd_fResult_S9$D_OUT[12] &&
	     !fpu_madd_fResult_S9$D_OUT[11] &&
	     !fpu_madd_fResult_S9$D_OUT[10] &&
	     !fpu_madd_fResult_S9$D_OUT[9] &&
	     !fpu_madd_fResult_S9$D_OUT[8] &&
	     !fpu_madd_fResult_S9$D_OUT[7] &&
	     !fpu_madd_fResult_S9$D_OUT[6] &&
	     !fpu_madd_fResult_S9$D_OUT[5] ;
  assign SEXT_iFifo_first__288_BITS_102_TO_95_816_MINUS_ETC___d2997 =
	     { {4{iFifoD_OUT_BITS_102_TO_95_MINUS_127__q75[7]}},
	       iFifoD_OUT_BITS_102_TO_95_MINUS_127__q75 } ;
  assign SEXT_iFifo_first__288_BITS_102_TO_95_816_MINUS_ETC___d2998 =
	     (SEXT_iFifo_first__288_BITS_102_TO_95_816_MINUS_ETC___d2997 ^
	      12'h800) <=
	     12'd3071 ;
  assign SEXT_iFifo_first__288_BITS_102_TO_95_816_MINUS_ETC___d2999 =
	     (SEXT_iFifo_first__288_BITS_102_TO_95_816_MINUS_ETC___d2997 ^
	      12'h800) <
	     12'd1026 ;
  assign SEXT_iFifo_first__288_BITS_102_TO_95_816_MINUS_ETC__q76 =
	     SEXT_iFifo_first__288_BITS_102_TO_95_816_MINUS_ETC___d2997 +
	     12'd1023 ;
  assign SEXT_iFifo_first__288_BITS_102_TO_95_816_MINUS_ETC__q79 =
	     SEXT_iFifo_first__288_BITS_102_TO_95_816_MINUS_ETC__q76[10:0] -
	     11'd1023 ;
  assign SEXT_iFifo_first__288_BITS_167_TO_160_321_MINU_ETC___d1514 =
	     { {4{iFifoD_OUT_BITS_167_TO_160_MINUS_127__q15[7]}},
	       iFifoD_OUT_BITS_167_TO_160_MINUS_127__q15 } ;
  assign SEXT_iFifo_first__288_BITS_167_TO_160_321_MINU_ETC___d1515 =
	     (SEXT_iFifo_first__288_BITS_167_TO_160_321_MINU_ETC___d1514 ^
	      12'h800) <=
	     12'd3071 ;
  assign SEXT_iFifo_first__288_BITS_167_TO_160_321_MINU_ETC___d1516 =
	     (SEXT_iFifo_first__288_BITS_167_TO_160_321_MINU_ETC___d1514 ^
	      12'h800) <
	     12'd1026 ;
  assign SEXT_iFifo_first__288_BITS_167_TO_160_321_MINU_ETC__q16 =
	     SEXT_iFifo_first__288_BITS_167_TO_160_321_MINU_ETC___d1514 +
	     12'd1023 ;
  assign SEXT_iFifo_first__288_BITS_167_TO_160_321_MINU_ETC__q19 =
	     SEXT_iFifo_first__288_BITS_167_TO_160_321_MINU_ETC__q16[10:0] -
	     11'd1023 ;
  assign SEXT_iFifo_first__288_BITS_37_TO_30_041_MINUS__ETC___d2222 =
	     { {4{iFifoD_OUT_BITS_37_TO_30_MINUS_127__q42[7]}},
	       iFifoD_OUT_BITS_37_TO_30_MINUS_127__q42 } ;
  assign SEXT_iFifo_first__288_BITS_37_TO_30_041_MINUS__ETC___d2223 =
	     (SEXT_iFifo_first__288_BITS_37_TO_30_041_MINUS__ETC___d2222 ^
	      12'h800) <=
	     12'd3071 ;
  assign SEXT_iFifo_first__288_BITS_37_TO_30_041_MINUS__ETC___d2224 =
	     (SEXT_iFifo_first__288_BITS_37_TO_30_041_MINUS__ETC___d2222 ^
	      12'h800) <
	     12'd1026 ;
  assign SEXT_iFifo_first__288_BITS_37_TO_30_041_MINUS__ETC__q43 =
	     SEXT_iFifo_first__288_BITS_37_TO_30_041_MINUS__ETC___d2222 +
	     12'd1023 ;
  assign SEXT_iFifo_first__288_BITS_37_TO_30_041_MINUS__ETC__q46 =
	     SEXT_iFifo_first__288_BITS_37_TO_30_041_MINUS__ETC__q43[10:0] -
	     11'd1023 ;
  assign SEXT_resWire_wget__595_BITS_67_TO_57_601_MINUS_ETC___d4216 =
	     { fpu_madd_fResult_S9D_OUT_BITS_67_TO_57_MINUS__ETC__q110[10],
	       fpu_madd_fResult_S9D_OUT_BITS_67_TO_57_MINUS__ETC__q110 } ;
  assign SEXT_resWire_wget__595_BITS_67_TO_57_601_MINUS_ETC___d4217 =
	     (SEXT_resWire_wget__595_BITS_67_TO_57_601_MINUS_ETC___d4216 ^
	      12'h800) <=
	     12'd2175 ;
  assign SEXT_resWire_wget__595_BITS_67_TO_57_601_MINUS_ETC___d4218 =
	     (SEXT_resWire_wget__595_BITS_67_TO_57_601_MINUS_ETC___d4216 ^
	      12'h800) <
	     12'd1922 ;
  assign SEXT_resWire_wget__595_BITS_67_TO_57_601_MINUS_ETC__q111 =
	     SEXT_resWire_wget__595_BITS_67_TO_57_601_MINUS_ETC___d4216 +
	     12'd127 ;
  assign SEXT_resWire_wget__595_BITS_67_TO_57_601_MINUS_ETC__q114 =
	     SEXT_resWire_wget__595_BITS_67_TO_57_601_MINUS_ETC__q111[7:0] -
	     8'd127 ;
  assign _0_CONCAT_IF_IF_0b0_CONCAT_NOT_resWire_wget__59_ETC___d3954 =
	     ({ 3'd0,
		IF_IF_0b0_CONCAT_NOT_resWire_wget__595_BITS_67_ETC___d3952 } ^
	      9'h100) <=
	     9'd256 ;
  assign _0_CONCAT_IF_IF_0b0_CONCAT_NOT_resWire_wget__59_ETC___d4861 =
	     { 3'd0,
	       _theResult___fst_exp__h181212 == 8'd0 &&
	       (sfdin__h181206[56:34] == 23'd0 || guard__h173113 != 2'b0),
	       1'd0 } |
	     { 2'd0,
	       _theResult___fst_exp__h181809 == 8'd255 &&
	       _theResult___fst_sfd__h181810 == 23'd0,
	       1'd0,
	       _theResult___fst_exp__h181212 != 8'd255 &&
	       guard__h173113 != 2'b0 } ;
  assign _0_CONCAT_IF_IF_3074_MINUS_SEXT_iFifo_first__28_ETC___d1765 =
	     ({ 6'd0,
		IF_IF_3074_MINUS_SEXT_iFifo_first__288_BITS_16_ETC___d1763 } ^
	      12'h800) <=
	     12'd2048 ;
  assign _0_CONCAT_IF_IF_3074_MINUS_SEXT_iFifo_first__28_ETC___d2473 =
	     ({ 6'd0,
		IF_IF_3074_MINUS_SEXT_iFifo_first__288_BITS_37_ETC___d2471 } ^
	      12'h800) <=
	     12'd2048 ;
  assign _0_CONCAT_IF_IF_3074_MINUS_SEXT_iFifo_first__28_ETC___d3248 =
	     ({ 6'd0,
		IF_IF_3074_MINUS_SEXT_iFifo_first__288_BITS_10_ETC___d3246 } ^
	      12'h800) <=
	     12'd2048 ;
  assign _0_CONCAT_IF_IF_3970_MINUS_SEXT_resWire_wget__5_ETC___d4465 =
	     ({ 3'd0,
		IF_IF_3970_MINUS_SEXT_resWire_wget__595_BITS_6_ETC___d4463 } ^
	      9'h100) <=
	     9'd256 ;
  assign _0_CONCAT_IF_IF_3970_MINUS_SEXT_resWire_wget__5_ETC___d4890 =
	     { 3'd0,
	       _theResult___fst_exp__h198978 == 8'd0 &&
	       (sfdin__h198972[56:34] == 23'd0 || guard__h190750 != 2'b0),
	       1'd0 } |
	     { 2'd0,
	       _theResult___fst_exp__h199575 == 8'd255 &&
	       _theResult___fst_sfd__h199576 == 23'd0,
	       1'd0,
	       _theResult___fst_exp__h198978 != 8'd255 &&
	       guard__h190750 != 2'b0 } ;
  assign _0_CONCAT_IF_IF_7170_MINUS_fpu_madd_fState_S3_f_ETC___d664 =
	     ({ 5'd0,
		IF_IF_7170_MINUS_fpu_madd_fState_S3_first__96__ETC___d661 } ^
	      12'h800) <=
	     (IF_IF_7170_MINUS_fpu_madd_fState_S3_first__96__ETC___d663 ^
	      12'h800) ;
  assign _0_CONCAT_IF_IF_fpu_madd_fState_S7_first__52_BI_ETC___d1105 =
	     ({ 6'd0,
		IF_IF_fpu_madd_fState_S7_first__52_BIT_128_58__ETC___d1102 } ^
	      12'h800) <=
	     (IF_fpu_madd_fState_S7_first__52_BITS_126_TO_11_ETC___d1104 ^
	      12'h800) ;
  assign _0_CONCAT_IF_iFifo_first__288_BITS_102_TO_95_81_ETC___d2950 =
	     ({ 6'd0,
		IF_iFifo_first__288_BITS_102_TO_95_816_EQ_0_82_ETC___d2948 } ^
	      12'h800) <=
	     12'd2944 ;
  assign _0_CONCAT_IF_iFifo_first__288_BITS_102_TO_95_81_ETC___d3298 =
	     ({ 6'd0,
		IF_iFifo_first__288_BITS_102_TO_95_816_EQ_0_82_ETC___d2948 } ^
	      12'h800) <=
	     (IF_SEXT_iFifo_first__288_BITS_102_TO_95_816_MI_ETC___d3297 ^
	      12'h800) ;
  assign _0_CONCAT_IF_iFifo_first__288_BITS_167_TO_160_3_ETC___d1464 =
	     ({ 6'd0,
		IF_iFifo_first__288_BITS_167_TO_160_321_EQ_0_3_ETC___d1462 } ^
	      12'h800) <=
	     12'd2944 ;
  assign _0_CONCAT_IF_iFifo_first__288_BITS_167_TO_160_3_ETC___d1815 =
	     ({ 6'd0,
		IF_iFifo_first__288_BITS_167_TO_160_321_EQ_0_3_ETC___d1462 } ^
	      12'h800) <=
	     (IF_SEXT_iFifo_first__288_BITS_167_TO_160_321_M_ETC___d1814 ^
	      12'h800) ;
  assign _0_CONCAT_IF_iFifo_first__288_BITS_37_TO_30_041_ETC___d2175 =
	     ({ 6'd0,
		IF_iFifo_first__288_BITS_37_TO_30_041_EQ_0_047_ETC___d2173 } ^
	      12'h800) <=
	     12'd2944 ;
  assign _0_CONCAT_IF_iFifo_first__288_BITS_37_TO_30_041_ETC___d2523 =
	     ({ 6'd0,
		IF_iFifo_first__288_BITS_37_TO_30_041_EQ_0_047_ETC___d2173 } ^
	      12'h800) <=
	     (IF_SEXT_iFifo_first__288_BITS_37_TO_30_041_MIN_ETC___d2522 ^
	      12'h800) ;
  assign _0_CONCAT_IF_resWire_wget__595_BITS_67_TO_57_60_ETC___d4169 =
	     ({ 3'd0,
		IF_resWire_wget__595_BITS_67_TO_57_601_EQ_0_60_ETC___d4167 } ^
	      9'h100) <=
	     9'd384 ;
  assign _0_CONCAT_IF_resWire_wget__595_BITS_67_TO_57_60_ETC___d4518 =
	     ({ 3'd0,
		IF_resWire_wget__595_BITS_67_TO_57_601_EQ_0_60_ETC___d4167 } ^
	      9'h100) <=
	     (IF_SEXT_resWire_wget__595_BITS_67_TO_57_601_MI_ETC___d4517 ^
	      9'h100) ;
  assign _0_CONCAT_IF_resWire_wget__595_BITS_67_TO_57_60_ETC___d4873 =
	     { 3'd0,
	       _theResult___fst_exp__h189868 == 8'd0 &&
	       guard__h181820 != 2'b0,
	       1'd0 } |
	     { 2'd0,
	       _theResult___fst_exp__h190391 == 8'd255 &&
	       _theResult___fst_sfd__h190392 == 23'd0,
	       1'd0,
	       _theResult___fst_exp__h189868 != 8'd255 &&
	       guard__h181820 != 2'b0 } ;
  assign _0b0_CONCAT_NOT_iFifo_first__288_BITS_102_TO_95_ETC___d3004 =
	     sfd__h86964 >>
	     _3074_MINUS_SEXT_iFifo_first__288_BITS_102_TO_9_ETC___d3000 ;
  assign _0b0_CONCAT_NOT_iFifo_first__288_BITS_167_TO_16_ETC___d1521 =
	     sfd__h48324 >>
	     _3074_MINUS_SEXT_iFifo_first__288_BITS_167_TO_1_ETC___d1517 ;
  assign _0b0_CONCAT_NOT_iFifo_first__288_BITS_37_TO_30__ETC___d2229 =
	     sfd__h125871 >>
	     _3074_MINUS_SEXT_iFifo_first__288_BITS_37_TO_30_ETC___d2225 ;
  assign _0b0_CONCAT_NOT_resWire_wget__595_BITS_67_TO_57_ETC___d4223 =
	     sfd__h165501 >>
	     _3970_MINUS_SEXT_resWire_wget__595_BITS_67_TO_5_ETC___d4219 ;
  assign _3074_MINUS_0_CONCAT_IF_resWire_wget__595_BIT_5_ETC___d3716 =
	     12'd3074 -
	     { 6'd0,
	       fpu_madd_fResult_S9$D_OUT[56] ?
		 6'd0 :
		 (fpu_madd_fResult_S9$D_OUT[55] ?
		    6'd1 :
		    (fpu_madd_fResult_S9$D_OUT[54] ?
		       6'd2 :
		       (fpu_madd_fResult_S9$D_OUT[53] ?
			  6'd3 :
			  (fpu_madd_fResult_S9$D_OUT[52] ?
			     6'd4 :
			     (fpu_madd_fResult_S9$D_OUT[51] ?
				6'd5 :
				(fpu_madd_fResult_S9$D_OUT[50] ?
				   6'd6 :
				   (fpu_madd_fResult_S9$D_OUT[49] ?
				      6'd7 :
				      (fpu_madd_fResult_S9$D_OUT[48] ?
					 6'd8 :
					 (fpu_madd_fResult_S9$D_OUT[47] ?
					    6'd9 :
					    (fpu_madd_fResult_S9$D_OUT[46] ?
					       6'd10 :
					       (fpu_madd_fResult_S9$D_OUT[45] ?
						  6'd11 :
						  (fpu_madd_fResult_S9$D_OUT[44] ?
						     6'd12 :
						     (fpu_madd_fResult_S9$D_OUT[43] ?
							6'd13 :
							(fpu_madd_fResult_S9$D_OUT[42] ?
							   6'd14 :
							   (fpu_madd_fResult_S9$D_OUT[41] ?
							      6'd15 :
							      (fpu_madd_fResult_S9$D_OUT[40] ?
								 6'd16 :
								 (fpu_madd_fResult_S9$D_OUT[39] ?
								    6'd17 :
								    (fpu_madd_fResult_S9$D_OUT[38] ?
								       6'd18 :
								       (fpu_madd_fResult_S9$D_OUT[37] ?
									  6'd19 :
									  (fpu_madd_fResult_S9$D_OUT[36] ?
									     6'd20 :
									     (fpu_madd_fResult_S9$D_OUT[35] ?
										6'd21 :
										(fpu_madd_fResult_S9$D_OUT[34] ?
										   6'd22 :
										   (fpu_madd_fResult_S9$D_OUT[33] ?
										      6'd23 :
										      (fpu_madd_fResult_S9$D_OUT[32] ?
											 6'd24 :
											 (fpu_madd_fResult_S9$D_OUT[31] ?
											    6'd25 :
											    (fpu_madd_fResult_S9$D_OUT[30] ?
											       6'd26 :
											       (fpu_madd_fResult_S9$D_OUT[29] ?
												  6'd27 :
												  (fpu_madd_fResult_S9$D_OUT[28] ?
												     6'd28 :
												     (fpu_madd_fResult_S9$D_OUT[27] ?
													6'd29 :
													(fpu_madd_fResult_S9$D_OUT[26] ?
													   6'd30 :
													   (fpu_madd_fResult_S9$D_OUT[25] ?
													      6'd31 :
													      (fpu_madd_fResult_S9$D_OUT[24] ?
														 6'd32 :
														 (fpu_madd_fResult_S9$D_OUT[23] ?
														    6'd33 :
														    (fpu_madd_fResult_S9$D_OUT[22] ?
														       6'd34 :
														       (fpu_madd_fResult_S9$D_OUT[21] ?
															  6'd35 :
															  (fpu_madd_fResult_S9$D_OUT[20] ?
															     6'd36 :
															     (fpu_madd_fResult_S9$D_OUT[19] ?
																6'd37 :
																(fpu_madd_fResult_S9$D_OUT[18] ?
																   6'd38 :
																   (fpu_madd_fResult_S9$D_OUT[17] ?
																      6'd39 :
																      (fpu_madd_fResult_S9$D_OUT[16] ?
																	 6'd40 :
																	 (fpu_madd_fResult_S9$D_OUT[15] ?
																	    6'd41 :
																	    (fpu_madd_fResult_S9$D_OUT[14] ?
																	       6'd42 :
																	       (fpu_madd_fResult_S9$D_OUT[13] ?
																		  6'd43 :
																		  (fpu_madd_fResult_S9$D_OUT[12] ?
																		     6'd44 :
																		     (fpu_madd_fResult_S9$D_OUT[11] ?
																			6'd45 :
																			(fpu_madd_fResult_S9$D_OUT[10] ?
																			   6'd46 :
																			   (fpu_madd_fResult_S9$D_OUT[9] ?
																			      6'd47 :
																			      (fpu_madd_fResult_S9$D_OUT[8] ?
																				 6'd48 :
																				 (fpu_madd_fResult_S9$D_OUT[7] ?
																				    6'd49 :
																				    (fpu_madd_fResult_S9$D_OUT[6] ?
																				       6'd50 :
																				       (fpu_madd_fResult_S9$D_OUT[5] ?
																					  6'd51 :
																					  6'd52))))))))))))))))))))))))))))))))))))))))))))))))))) } ;
  assign _3074_MINUS_0_CONCAT_IF_resWire_wget__595_BIT_5_ETC___d3717 =
	     (_3074_MINUS_0_CONCAT_IF_resWire_wget__595_BIT_5_ETC___d3716 ^
	      12'h800) <=
	     12'd2175 ;
  assign _3074_MINUS_0_CONCAT_IF_resWire_wget__595_BIT_5_ETC___d3718 =
	     (_3074_MINUS_0_CONCAT_IF_resWire_wget__595_BIT_5_ETC___d3716 ^
	      12'h800) <
	     12'd1922 ;
  assign _3074_MINUS_0_CONCAT_IF_resWire_wget__595_BIT_5_ETC___d4876 =
	     _3074_MINUS_0_CONCAT_IF_resWire_wget__595_BIT_5_ETC___d3717 &&
	     (_3074_MINUS_0_CONCAT_IF_resWire_wget__595_BIT_5_ETC___d3718 ?
		_0_CONCAT_IF_IF_0b0_CONCAT_NOT_resWire_wget__59_ETC___d4861[4] :
		_0_CONCAT_IF_resWire_wget__595_BITS_67_TO_57_60_ETC___d4873[4]) ;
  assign _3074_MINUS_0_CONCAT_IF_resWire_wget__595_BIT_5_ETC___d4901 =
	     _3074_MINUS_0_CONCAT_IF_resWire_wget__595_BIT_5_ETC___d3717 &&
	     (_3074_MINUS_0_CONCAT_IF_resWire_wget__595_BIT_5_ETC___d3718 ?
		_0_CONCAT_IF_IF_0b0_CONCAT_NOT_resWire_wget__59_ETC___d4861[3] :
		_0_CONCAT_IF_resWire_wget__595_BITS_67_TO_57_60_ETC___d4873[3]) ;
  assign _3074_MINUS_0_CONCAT_IF_resWire_wget__595_BIT_5_ETC___d4928 =
	     _3074_MINUS_0_CONCAT_IF_resWire_wget__595_BIT_5_ETC___d3717 &&
	     (_3074_MINUS_0_CONCAT_IF_resWire_wget__595_BIT_5_ETC___d3718 ?
		_0_CONCAT_IF_IF_0b0_CONCAT_NOT_resWire_wget__59_ETC___d4861[1] :
		_0_CONCAT_IF_resWire_wget__595_BITS_67_TO_57_60_ETC___d4873[1]) ;
  assign _3074_MINUS_SEXT_iFifo_first__288_BITS_102_TO_9_ETC___d3000 =
	     12'd3074 -
	     SEXT_iFifo_first__288_BITS_102_TO_95_816_MINUS_ETC___d2997 ;
  assign _3074_MINUS_SEXT_iFifo_first__288_BITS_167_TO_1_ETC___d1517 =
	     12'd3074 -
	     SEXT_iFifo_first__288_BITS_167_TO_160_321_MINU_ETC___d1514 ;
  assign _3074_MINUS_SEXT_iFifo_first__288_BITS_37_TO_30_ETC___d2225 =
	     12'd3074 -
	     SEXT_iFifo_first__288_BITS_37_TO_30_041_MINUS__ETC___d2222 ;
  assign _3970_MINUS_0_CONCAT_IF_iFifo_first__288_BIT_15_ETC___d1379 =
	     12'd3970 -
	     { 7'd0,
	       iFifo$D_OUT[159] ?
		 5'd0 :
		 (iFifo$D_OUT[158] ?
		    5'd1 :
		    (iFifo$D_OUT[157] ?
		       5'd2 :
		       (iFifo$D_OUT[156] ?
			  5'd3 :
			  (iFifo$D_OUT[155] ?
			     5'd4 :
			     (iFifo$D_OUT[154] ?
				5'd5 :
				(iFifo$D_OUT[153] ?
				   5'd6 :
				   (iFifo$D_OUT[152] ?
				      5'd7 :
				      (iFifo$D_OUT[151] ?
					 5'd8 :
					 (iFifo$D_OUT[150] ?
					    5'd9 :
					    (iFifo$D_OUT[149] ?
					       5'd10 :
					       (iFifo$D_OUT[148] ?
						  5'd11 :
						  (iFifo$D_OUT[147] ?
						     5'd12 :
						     (iFifo$D_OUT[146] ?
							5'd13 :
							(iFifo$D_OUT[145] ?
							   5'd14 :
							   (iFifo$D_OUT[144] ?
							      5'd15 :
							      (iFifo$D_OUT[143] ?
								 5'd16 :
								 (iFifo$D_OUT[142] ?
								    5'd17 :
								    (iFifo$D_OUT[141] ?
								       5'd18 :
								       (iFifo$D_OUT[140] ?
									  5'd19 :
									  (iFifo$D_OUT[139] ?
									     5'd20 :
									     (iFifo$D_OUT[138] ?
										5'd21 :
										(iFifo$D_OUT[137] ?
										   5'd22 :
										   5'd23)))))))))))))))))))))) } ;
  assign _3970_MINUS_0_CONCAT_IF_iFifo_first__288_BIT_15_ETC___d1380 =
	     (_3970_MINUS_0_CONCAT_IF_iFifo_first__288_BIT_15_ETC___d1379 ^
	      12'h800) <=
	     12'd3071 ;
  assign _3970_MINUS_0_CONCAT_IF_iFifo_first__288_BIT_15_ETC___d1381 =
	     (_3970_MINUS_0_CONCAT_IF_iFifo_first__288_BIT_15_ETC___d1379 ^
	      12'h800) <
	     12'd1026 ;
  assign _3970_MINUS_0_CONCAT_IF_iFifo_first__288_BIT_29_ETC___d2099 =
	     12'd3970 -
	     { 7'd0,
	       iFifo$D_OUT[29] ?
		 5'd0 :
		 (iFifo$D_OUT[28] ?
		    5'd1 :
		    (iFifo$D_OUT[27] ?
		       5'd2 :
		       (iFifo$D_OUT[26] ?
			  5'd3 :
			  (iFifo$D_OUT[25] ?
			     5'd4 :
			     (iFifo$D_OUT[24] ?
				5'd5 :
				(iFifo$D_OUT[23] ?
				   5'd6 :
				   (iFifo$D_OUT[22] ?
				      5'd7 :
				      (iFifo$D_OUT[21] ?
					 5'd8 :
					 (iFifo$D_OUT[20] ?
					    5'd9 :
					    (iFifo$D_OUT[19] ?
					       5'd10 :
					       (iFifo$D_OUT[18] ?
						  5'd11 :
						  (iFifo$D_OUT[17] ?
						     5'd12 :
						     (iFifo$D_OUT[16] ?
							5'd13 :
							(iFifo$D_OUT[15] ?
							   5'd14 :
							   (iFifo$D_OUT[14] ?
							      5'd15 :
							      (iFifo$D_OUT[13] ?
								 5'd16 :
								 (iFifo$D_OUT[12] ?
								    5'd17 :
								    (iFifo$D_OUT[11] ?
								       5'd18 :
								       (iFifo$D_OUT[10] ?
									  5'd19 :
									  (iFifo$D_OUT[9] ?
									     5'd20 :
									     (iFifo$D_OUT[8] ?
										5'd21 :
										(iFifo$D_OUT[7] ?
										   5'd22 :
										   5'd23)))))))))))))))))))))) } ;
  assign _3970_MINUS_0_CONCAT_IF_iFifo_first__288_BIT_29_ETC___d2100 =
	     (_3970_MINUS_0_CONCAT_IF_iFifo_first__288_BIT_29_ETC___d2099 ^
	      12'h800) <=
	     12'd3071 ;
  assign _3970_MINUS_0_CONCAT_IF_iFifo_first__288_BIT_29_ETC___d2101 =
	     (_3970_MINUS_0_CONCAT_IF_iFifo_first__288_BIT_29_ETC___d2099 ^
	      12'h800) <
	     12'd1026 ;
  assign _3970_MINUS_0_CONCAT_IF_iFifo_first__288_BIT_94_ETC___d2874 =
	     12'd3970 -
	     { 7'd0,
	       iFifo$D_OUT[94] ?
		 5'd0 :
		 (iFifo$D_OUT[93] ?
		    5'd1 :
		    (iFifo$D_OUT[92] ?
		       5'd2 :
		       (iFifo$D_OUT[91] ?
			  5'd3 :
			  (iFifo$D_OUT[90] ?
			     5'd4 :
			     (iFifo$D_OUT[89] ?
				5'd5 :
				(iFifo$D_OUT[88] ?
				   5'd6 :
				   (iFifo$D_OUT[87] ?
				      5'd7 :
				      (iFifo$D_OUT[86] ?
					 5'd8 :
					 (iFifo$D_OUT[85] ?
					    5'd9 :
					    (iFifo$D_OUT[84] ?
					       5'd10 :
					       (iFifo$D_OUT[83] ?
						  5'd11 :
						  (iFifo$D_OUT[82] ?
						     5'd12 :
						     (iFifo$D_OUT[81] ?
							5'd13 :
							(iFifo$D_OUT[80] ?
							   5'd14 :
							   (iFifo$D_OUT[79] ?
							      5'd15 :
							      (iFifo$D_OUT[78] ?
								 5'd16 :
								 (iFifo$D_OUT[77] ?
								    5'd17 :
								    (iFifo$D_OUT[76] ?
								       5'd18 :
								       (iFifo$D_OUT[75] ?
									  5'd19 :
									  (iFifo$D_OUT[74] ?
									     5'd20 :
									     (iFifo$D_OUT[73] ?
										5'd21 :
										(iFifo$D_OUT[72] ?
										   5'd22 :
										   5'd23)))))))))))))))))))))) } ;
  assign _3970_MINUS_0_CONCAT_IF_iFifo_first__288_BIT_94_ETC___d2875 =
	     (_3970_MINUS_0_CONCAT_IF_iFifo_first__288_BIT_94_ETC___d2874 ^
	      12'h800) <=
	     12'd3071 ;
  assign _3970_MINUS_0_CONCAT_IF_iFifo_first__288_BIT_94_ETC___d2876 =
	     (_3970_MINUS_0_CONCAT_IF_iFifo_first__288_BIT_94_ETC___d2874 ^
	      12'h800) <
	     12'd1026 ;
  assign _3970_MINUS_SEXT_resWire_wget__595_BITS_67_TO_5_ETC___d4219 =
	     12'd3970 -
	     SEXT_resWire_wget__595_BITS_67_TO_57_601_MINUS_ETC___d4216 ;
  assign _7170_MINUS_fpu_madd_fState_S3_first__96_BITS_1_ETC___d208 =
	     13'd7170 - fpu_madd_fState_S3$D_OUT[12:0] ;
  assign _7170_MINUS_fpu_madd_fState_S3_first__96_BITS_1_ETC___d209 =
	     (_7170_MINUS_fpu_madd_fState_S3_first__96_BITS_1_ETC___d208 ^
	      13'h1000) <=
	     13'd4096 ;
  assign _theResult____h107040 =
	     ((_3074_MINUS_SEXT_iFifo_first__288_BITS_102_TO_9_ETC___d3000 ^
	       12'h800) <
	      12'd2105) ?
	       result__h107653 :
	       ((value__h91349 == 25'd0) ? sfd__h86964 : 57'd1) ;
  assign _theResult____h145947 =
	     ((_3074_MINUS_SEXT_iFifo_first__288_BITS_37_TO_30_ETC___d2225 ^
	       12'h800) <
	      12'd2105) ?
	       result__h146560 :
	       ((value__h130256 == 25'd0) ? sfd__h125871 : 57'd1) ;
  assign _theResult____h173103 =
	     (value__h173723 == 54'd0) ? sfd__h165501 : 57'd1 ;
  assign _theResult____h190740 =
	     ((_3970_MINUS_SEXT_resWire_wget__595_BITS_67_TO_5_ETC___d4219 ^
	       12'h800) <
	      12'd2105) ?
	       result__h191353 :
	       _theResult____h173103 ;
  assign _theResult____h68402 =
	     ((_3074_MINUS_SEXT_iFifo_first__288_BITS_167_TO_1_ETC___d1517 ^
	       12'h800) <
	      12'd2105) ?
	       result__h69015 :
	       ((value__h52711 == 25'd0) ? sfd__h48324 : 57'd1) ;
  assign _theResult___exp__h106407 =
	     sfd__h105780[53] ?
	       ((_theResult___fst_exp__h105762 == 11'd2046) ?
		  11'd2047 :
		  din_inc___2_exp__h124895) :
	       ((_theResult___fst_exp__h105762 == 11'd0 &&
		 sfd__h105780[53:52] == 2'b01) ?
		  11'd1 :
		  _theResult___fst_exp__h105762) ;
  assign _theResult___exp__h115997 =
	     sfd__h115370[53] ?
	       ((_theResult___fst_exp__h115278 == 11'd2046) ?
		  11'd2047 :
		  din_inc___2_exp__h124930) :
	       ((_theResult___fst_exp__h115278 == 11'd0 &&
		 sfd__h115370[53:52] == 2'b01) ?
		  11'd1 :
		  _theResult___fst_exp__h115278) ;
  assign _theResult___exp__h124749 =
	     sfd__h124098[53] ?
	       ((_theResult___fst_exp__h124079 == 11'd2046) ?
		  11'd2047 :
		  din_inc___2_exp__h124956) :
	       ((_theResult___fst_exp__h124079 == 11'd0 &&
		 sfd__h124098[53:52] == 2'b01) ?
		  11'd1 :
		  _theResult___fst_exp__h124079) ;
  assign _theResult___exp__h145314 =
	     sfd__h144687[53] ?
	       ((_theResult___fst_exp__h144669 == 11'd2046) ?
		  11'd2047 :
		  din_inc___2_exp__h163802) :
	       ((_theResult___fst_exp__h144669 == 11'd0 &&
		 sfd__h144687[53:52] == 2'b01) ?
		  11'd1 :
		  _theResult___fst_exp__h144669) ;
  assign _theResult___exp__h154904 =
	     sfd__h154277[53] ?
	       ((_theResult___fst_exp__h154185 == 11'd2046) ?
		  11'd2047 :
		  din_inc___2_exp__h163837) :
	       ((_theResult___fst_exp__h154185 == 11'd0 &&
		 sfd__h154277[53:52] == 2'b01) ?
		  11'd1 :
		  _theResult___fst_exp__h154185) ;
  assign _theResult___exp__h163656 =
	     sfd__h163005[53] ?
	       ((_theResult___fst_exp__h162986 == 11'd2046) ?
		  11'd2047 :
		  din_inc___2_exp__h163863) :
	       ((_theResult___fst_exp__h162986 == 11'd0 &&
		 sfd__h163005[53:52] == 2'b01) ?
		  11'd1 :
		  _theResult___fst_exp__h162986) ;
  assign _theResult___exp__h181728 =
	     sfd__h181304[24] ?
	       ((_theResult___fst_exp__h181212 == 8'd254) ?
		  8'd255 :
		  din_inc___2_exp__h208249) :
	       ((_theResult___fst_exp__h181212 == 8'd0 &&
		 sfd__h181304[24:23] == 2'b01) ?
		  8'd1 :
		  _theResult___fst_exp__h181212) ;
  assign _theResult___exp__h190310 =
	     sfd__h189886[24] ?
	       ((_theResult___fst_exp__h189868 == 8'd254) ?
		  8'd255 :
		  din_inc___2_exp__h208275) :
	       ((_theResult___fst_exp__h189868 == 8'd0 &&
		 sfd__h189886[24:23] == 2'b01) ?
		  8'd1 :
		  _theResult___fst_exp__h189868) ;
  assign _theResult___exp__h199494 =
	     sfd__h199070[24] ?
	       ((_theResult___fst_exp__h198978 == 8'd254) ?
		  8'd255 :
		  din_inc___2_exp__h208310) :
	       ((_theResult___fst_exp__h198978 == 8'd0 &&
		 sfd__h199070[24:23] == 2'b01) ?
		  8'd1 :
		  _theResult___fst_exp__h198978) ;
  assign _theResult___exp__h208130 =
	     sfd__h207682[24] ?
	       ((_theResult___fst_exp__h207663 == 8'd254) ?
		  8'd255 :
		  din_inc___2_exp__h208336) :
	       ((_theResult___fst_exp__h207663 == 8'd0 &&
		 sfd__h207682[24:23] == 2'b01) ?
		  8'd1 :
		  _theResult___fst_exp__h207663) ;
  assign _theResult___exp__h46361 =
	     sfd__h45857[53] ?
	       ((fpu_madd_fState_S8$D_OUT[65:55] == 11'd2046) ?
		  11'd2047 :
		  din_inc___2_exp__h46446) :
	       IF_fpu_madd_fState_S8_first__161_BITS_65_TO_55_ETC___d1187 ;
  assign _theResult___exp__h67769 =
	     sfd__h67142[53] ?
	       ((_theResult___fst_exp__h67124 == 11'd2046) ?
		  11'd2047 :
		  din_inc___2_exp__h86257) :
	       ((_theResult___fst_exp__h67124 == 11'd0 &&
		 sfd__h67142[53:52] == 2'b01) ?
		  11'd1 :
		  _theResult___fst_exp__h67124) ;
  assign _theResult___exp__h77359 =
	     sfd__h76732[53] ?
	       ((_theResult___fst_exp__h76640 == 11'd2046) ?
		  11'd2047 :
		  din_inc___2_exp__h86292) :
	       ((_theResult___fst_exp__h76640 == 11'd0 &&
		 sfd__h76732[53:52] == 2'b01) ?
		  11'd1 :
		  _theResult___fst_exp__h76640) ;
  assign _theResult___exp__h86111 =
	     sfd__h85460[53] ?
	       ((_theResult___fst_exp__h85441 == 11'd2046) ?
		  11'd2047 :
		  din_inc___2_exp__h86318) :
	       ((_theResult___fst_exp__h85441 == 11'd0 &&
		 sfd__h85460[53:52] == 2'b01) ?
		  11'd1 :
		  _theResult___fst_exp__h85441) ;
  assign _theResult___fst__h20644 =
	     { fpu_madd_fProd_S3_first__10_SRL_IF_7170_MINUS__ETC___d213[105:1],
	       fpu_madd_fProd_S3_first__10_SRL_IF_7170_MINUS__ETC___d213[0] |
	       sfdlsb__h20642 } ;
  assign _theResult___fst_exp__h105753 =
	     11'd897 -
	     { 5'd0,
	       IF_iFifo_first__288_BITS_102_TO_95_816_EQ_0_82_ETC___d2948 } ;
  assign _theResult___fst_exp__h105759 =
	     (iFifo$D_OUT[102:95] == 8'd0 && !iFifo$D_OUT[94] &&
	      NOT_iFifo_first__288_BIT_93_828_879_AND_NOT_iF_ETC___d2921 ||
	      !_0_CONCAT_IF_iFifo_first__288_BITS_102_TO_95_81_ETC___d2950) ?
	       11'd0 :
	       _theResult___fst_exp__h105753 ;
  assign _theResult___fst_exp__h105762 =
	     (iFifo$D_OUT[102:95] == 8'd0) ?
	       _theResult___fst_exp__h105759 :
	       11'd897 ;
  assign _theResult___fst_exp__h106488 =
	     (_theResult___fst_exp__h105762 == 11'd2047) ?
	       _theResult___fst_exp__h105762 :
	       _theResult___fst_exp__h106485 ;
  assign _theResult___fst_exp__h115278 =
	     _theResult____h107040[56] ?
	       11'd2 :
	       _theResult___fst_exp__h115352 ;
  assign _theResult___fst_exp__h115343 =
	     11'd0 -
	     { 5'd0,
	       IF_IF_3074_MINUS_SEXT_iFifo_first__288_BITS_10_ETC___d3246 } ;
  assign _theResult___fst_exp__h115349 =
	     (!_theResult____h107040[56] && !_theResult____h107040[55] &&
	      !_theResult____h107040[54] &&
	      !_theResult____h107040[53] &&
	      !_theResult____h107040[52] &&
	      !_theResult____h107040[51] &&
	      !_theResult____h107040[50] &&
	      !_theResult____h107040[49] &&
	      !_theResult____h107040[48] &&
	      !_theResult____h107040[47] &&
	      !_theResult____h107040[46] &&
	      !_theResult____h107040[45] &&
	      !_theResult____h107040[44] &&
	      !_theResult____h107040[43] &&
	      !_theResult____h107040[42] &&
	      !_theResult____h107040[41] &&
	      !_theResult____h107040[40] &&
	      !_theResult____h107040[39] &&
	      !_theResult____h107040[38] &&
	      !_theResult____h107040[37] &&
	      !_theResult____h107040[36] &&
	      !_theResult____h107040[35] &&
	      !_theResult____h107040[34] &&
	      !_theResult____h107040[33] &&
	      !_theResult____h107040[32] &&
	      !_theResult____h107040[31] &&
	      !_theResult____h107040[30] &&
	      !_theResult____h107040[29] &&
	      !_theResult____h107040[28] &&
	      !_theResult____h107040[27] &&
	      !_theResult____h107040[26] &&
	      !_theResult____h107040[25] &&
	      !_theResult____h107040[24] &&
	      !_theResult____h107040[23] &&
	      !_theResult____h107040[22] &&
	      !_theResult____h107040[21] &&
	      !_theResult____h107040[20] &&
	      !_theResult____h107040[19] &&
	      !_theResult____h107040[18] &&
	      !_theResult____h107040[17] &&
	      !_theResult____h107040[16] &&
	      !_theResult____h107040[15] &&
	      !_theResult____h107040[14] &&
	      !_theResult____h107040[13] &&
	      !_theResult____h107040[12] &&
	      !_theResult____h107040[11] &&
	      !_theResult____h107040[10] &&
	      !_theResult____h107040[9] &&
	      !_theResult____h107040[8] &&
	      !_theResult____h107040[7] &&
	      !_theResult____h107040[6] &&
	      !_theResult____h107040[5] &&
	      !_theResult____h107040[4] &&
	      !_theResult____h107040[3] &&
	      !_theResult____h107040[2] &&
	      !_theResult____h107040[1] &&
	      !_theResult____h107040[0] ||
	      !_0_CONCAT_IF_IF_3074_MINUS_SEXT_iFifo_first__28_ETC___d3248) ?
	       11'd0 :
	       _theResult___fst_exp__h115343 ;
  assign _theResult___fst_exp__h115352 =
	     (!_theResult____h107040[56] && _theResult____h107040[55]) ?
	       11'd1 :
	       _theResult___fst_exp__h115349 ;
  assign _theResult___fst_exp__h116078 =
	     (_theResult___fst_exp__h115278 == 11'd2047) ?
	       _theResult___fst_exp__h115278 :
	       _theResult___fst_exp__h116075 ;
  assign _theResult___fst_exp__h124031 =
	     (SEXT_iFifo_first__288_BITS_102_TO_95_816_MINUS_ETC__q76[10:0] ==
	      11'd0) ?
	       11'd1 :
	       SEXT_iFifo_first__288_BITS_102_TO_95_816_MINUS_ETC__q76[10:0] ;
  assign _theResult___fst_exp__h124070 =
	     SEXT_iFifo_first__288_BITS_102_TO_95_816_MINUS_ETC__q76[10:0] -
	     { 5'd0,
	       IF_iFifo_first__288_BITS_102_TO_95_816_EQ_0_82_ETC___d2948 } ;
  assign _theResult___fst_exp__h124076 =
	     (iFifo$D_OUT[102:95] == 8'd0 && !iFifo$D_OUT[94] &&
	      NOT_iFifo_first__288_BIT_93_828_879_AND_NOT_iF_ETC___d2921 ||
	      !_0_CONCAT_IF_iFifo_first__288_BITS_102_TO_95_81_ETC___d3298) ?
	       11'd0 :
	       _theResult___fst_exp__h124070 ;
  assign _theResult___fst_exp__h124079 =
	     (iFifo$D_OUT[102:95] == 8'd0) ?
	       _theResult___fst_exp__h124076 :
	       _theResult___fst_exp__h124031 ;
  assign _theResult___fst_exp__h124830 =
	     (_theResult___fst_exp__h124079 == 11'd2047) ?
	       _theResult___fst_exp__h124079 :
	       _theResult___fst_exp__h124827 ;
  assign _theResult___fst_exp__h124839 =
	     (iFifo$D_OUT[102:95] == 8'd0) ?
	       (_3970_MINUS_0_CONCAT_IF_iFifo_first__288_BIT_94_ETC___d2875 ?
		  _theResult___snd_fst_exp__h106491 :
		  _theResult___fst_exp__h90719) :
	       (SEXT_iFifo_first__288_BITS_102_TO_95_816_MINUS_ETC___d2998 ?
		  _theResult___snd_fst_exp__h124833 :
		  _theResult___fst_exp__h90719) ;
  assign _theResult___fst_exp__h124842 =
	     (iFifo$D_OUT[102:95] == 8'd0 && iFifo$D_OUT[94:72] == 23'd0) ?
	       11'd0 :
	       _theResult___fst_exp__h124839 ;
  assign _theResult___fst_exp__h144660 =
	     11'd897 -
	     { 5'd0,
	       IF_iFifo_first__288_BITS_37_TO_30_041_EQ_0_047_ETC___d2173 } ;
  assign _theResult___fst_exp__h144666 =
	     (iFifo$D_OUT[37:30] == 8'd0 && !iFifo$D_OUT[29] &&
	      NOT_iFifo_first__288_BIT_28_053_104_AND_NOT_iF_ETC___d2146 ||
	      !_0_CONCAT_IF_iFifo_first__288_BITS_37_TO_30_041_ETC___d2175) ?
	       11'd0 :
	       _theResult___fst_exp__h144660 ;
  assign _theResult___fst_exp__h144669 =
	     (iFifo$D_OUT[37:30] == 8'd0) ?
	       _theResult___fst_exp__h144666 :
	       11'd897 ;
  assign _theResult___fst_exp__h145395 =
	     (_theResult___fst_exp__h144669 == 11'd2047) ?
	       _theResult___fst_exp__h144669 :
	       _theResult___fst_exp__h145392 ;
  assign _theResult___fst_exp__h154185 =
	     _theResult____h145947[56] ?
	       11'd2 :
	       _theResult___fst_exp__h154259 ;
  assign _theResult___fst_exp__h154250 =
	     11'd0 -
	     { 5'd0,
	       IF_IF_3074_MINUS_SEXT_iFifo_first__288_BITS_37_ETC___d2471 } ;
  assign _theResult___fst_exp__h154256 =
	     (!_theResult____h145947[56] && !_theResult____h145947[55] &&
	      !_theResult____h145947[54] &&
	      !_theResult____h145947[53] &&
	      !_theResult____h145947[52] &&
	      !_theResult____h145947[51] &&
	      !_theResult____h145947[50] &&
	      !_theResult____h145947[49] &&
	      !_theResult____h145947[48] &&
	      !_theResult____h145947[47] &&
	      !_theResult____h145947[46] &&
	      !_theResult____h145947[45] &&
	      !_theResult____h145947[44] &&
	      !_theResult____h145947[43] &&
	      !_theResult____h145947[42] &&
	      !_theResult____h145947[41] &&
	      !_theResult____h145947[40] &&
	      !_theResult____h145947[39] &&
	      !_theResult____h145947[38] &&
	      !_theResult____h145947[37] &&
	      !_theResult____h145947[36] &&
	      !_theResult____h145947[35] &&
	      !_theResult____h145947[34] &&
	      !_theResult____h145947[33] &&
	      !_theResult____h145947[32] &&
	      !_theResult____h145947[31] &&
	      !_theResult____h145947[30] &&
	      !_theResult____h145947[29] &&
	      !_theResult____h145947[28] &&
	      !_theResult____h145947[27] &&
	      !_theResult____h145947[26] &&
	      !_theResult____h145947[25] &&
	      !_theResult____h145947[24] &&
	      !_theResult____h145947[23] &&
	      !_theResult____h145947[22] &&
	      !_theResult____h145947[21] &&
	      !_theResult____h145947[20] &&
	      !_theResult____h145947[19] &&
	      !_theResult____h145947[18] &&
	      !_theResult____h145947[17] &&
	      !_theResult____h145947[16] &&
	      !_theResult____h145947[15] &&
	      !_theResult____h145947[14] &&
	      !_theResult____h145947[13] &&
	      !_theResult____h145947[12] &&
	      !_theResult____h145947[11] &&
	      !_theResult____h145947[10] &&
	      !_theResult____h145947[9] &&
	      !_theResult____h145947[8] &&
	      !_theResult____h145947[7] &&
	      !_theResult____h145947[6] &&
	      !_theResult____h145947[5] &&
	      !_theResult____h145947[4] &&
	      !_theResult____h145947[3] &&
	      !_theResult____h145947[2] &&
	      !_theResult____h145947[1] &&
	      !_theResult____h145947[0] ||
	      !_0_CONCAT_IF_IF_3074_MINUS_SEXT_iFifo_first__28_ETC___d2473) ?
	       11'd0 :
	       _theResult___fst_exp__h154250 ;
  assign _theResult___fst_exp__h154259 =
	     (!_theResult____h145947[56] && _theResult____h145947[55]) ?
	       11'd1 :
	       _theResult___fst_exp__h154256 ;
  assign _theResult___fst_exp__h154985 =
	     (_theResult___fst_exp__h154185 == 11'd2047) ?
	       _theResult___fst_exp__h154185 :
	       _theResult___fst_exp__h154982 ;
  assign _theResult___fst_exp__h162938 =
	     (SEXT_iFifo_first__288_BITS_37_TO_30_041_MINUS__ETC__q43[10:0] ==
	      11'd0) ?
	       11'd1 :
	       SEXT_iFifo_first__288_BITS_37_TO_30_041_MINUS__ETC__q43[10:0] ;
  assign _theResult___fst_exp__h162977 =
	     SEXT_iFifo_first__288_BITS_37_TO_30_041_MINUS__ETC__q43[10:0] -
	     { 5'd0,
	       IF_iFifo_first__288_BITS_37_TO_30_041_EQ_0_047_ETC___d2173 } ;
  assign _theResult___fst_exp__h162983 =
	     (iFifo$D_OUT[37:30] == 8'd0 && !iFifo$D_OUT[29] &&
	      NOT_iFifo_first__288_BIT_28_053_104_AND_NOT_iF_ETC___d2146 ||
	      !_0_CONCAT_IF_iFifo_first__288_BITS_37_TO_30_041_ETC___d2523) ?
	       11'd0 :
	       _theResult___fst_exp__h162977 ;
  assign _theResult___fst_exp__h162986 =
	     (iFifo$D_OUT[37:30] == 8'd0) ?
	       _theResult___fst_exp__h162983 :
	       _theResult___fst_exp__h162938 ;
  assign _theResult___fst_exp__h163737 =
	     (_theResult___fst_exp__h162986 == 11'd2047) ?
	       _theResult___fst_exp__h162986 :
	       _theResult___fst_exp__h163734 ;
  assign _theResult___fst_exp__h163746 =
	     (iFifo$D_OUT[37:30] == 8'd0) ?
	       (_3970_MINUS_0_CONCAT_IF_iFifo_first__288_BIT_29_ETC___d2100 ?
		  _theResult___snd_fst_exp__h145398 :
		  _theResult___fst_exp__h129626) :
	       (SEXT_iFifo_first__288_BITS_37_TO_30_041_MINUS__ETC___d2223 ?
		  _theResult___snd_fst_exp__h163740 :
		  _theResult___fst_exp__h129626) ;
  assign _theResult___fst_exp__h163749 =
	     (iFifo$D_OUT[37:30] == 8'd0 && iFifo$D_OUT[29:7] == 23'd0) ?
	       11'd0 :
	       _theResult___fst_exp__h163746 ;
  assign _theResult___fst_exp__h181212 =
	     _theResult____h173103[56] ?
	       8'd2 :
	       _theResult___fst_exp__h181286 ;
  assign _theResult___fst_exp__h181277 =
	     8'd0 -
	     { 2'd0,
	       IF_IF_0b0_CONCAT_NOT_resWire_wget__595_BITS_67_ETC___d3952 } ;
  assign _theResult___fst_exp__h181283 =
	     (!_theResult____h173103[56] && !_theResult____h173103[55] &&
	      !_theResult____h173103[54] &&
	      !_theResult____h173103[53] &&
	      !_theResult____h173103[52] &&
	      !_theResult____h173103[51] &&
	      !_theResult____h173103[50] &&
	      !_theResult____h173103[49] &&
	      !_theResult____h173103[48] &&
	      !_theResult____h173103[47] &&
	      !_theResult____h173103[46] &&
	      !_theResult____h173103[45] &&
	      !_theResult____h173103[44] &&
	      !_theResult____h173103[43] &&
	      !_theResult____h173103[42] &&
	      !_theResult____h173103[41] &&
	      !_theResult____h173103[40] &&
	      !_theResult____h173103[39] &&
	      !_theResult____h173103[38] &&
	      !_theResult____h173103[37] &&
	      !_theResult____h173103[36] &&
	      !_theResult____h173103[35] &&
	      !_theResult____h173103[34] &&
	      !_theResult____h173103[33] &&
	      !_theResult____h173103[32] &&
	      !_theResult____h173103[31] &&
	      !_theResult____h173103[30] &&
	      !_theResult____h173103[29] &&
	      !_theResult____h173103[28] &&
	      !_theResult____h173103[27] &&
	      !_theResult____h173103[26] &&
	      !_theResult____h173103[25] &&
	      !_theResult____h173103[24] &&
	      !_theResult____h173103[23] &&
	      !_theResult____h173103[22] &&
	      !_theResult____h173103[21] &&
	      !_theResult____h173103[20] &&
	      !_theResult____h173103[19] &&
	      !_theResult____h173103[18] &&
	      !_theResult____h173103[17] &&
	      !_theResult____h173103[16] &&
	      !_theResult____h173103[15] &&
	      !_theResult____h173103[14] &&
	      !_theResult____h173103[13] &&
	      !_theResult____h173103[12] &&
	      !_theResult____h173103[11] &&
	      !_theResult____h173103[10] &&
	      !_theResult____h173103[9] &&
	      !_theResult____h173103[8] &&
	      !_theResult____h173103[7] &&
	      !_theResult____h173103[6] &&
	      !_theResult____h173103[5] &&
	      !_theResult____h173103[4] &&
	      !_theResult____h173103[3] &&
	      !_theResult____h173103[2] &&
	      !_theResult____h173103[1] &&
	      !_theResult____h173103[0] ||
	      !_0_CONCAT_IF_IF_0b0_CONCAT_NOT_resWire_wget__59_ETC___d3954) ?
	       8'd0 :
	       _theResult___fst_exp__h181277 ;
  assign _theResult___fst_exp__h181286 =
	     (!_theResult____h173103[56] && _theResult____h173103[55]) ?
	       8'd1 :
	       _theResult___fst_exp__h181283 ;
  assign _theResult___fst_exp__h181809 =
	     (_theResult___fst_exp__h181212 == 8'd255) ?
	       _theResult___fst_exp__h181212 :
	       _theResult___fst_exp__h181806 ;
  assign _theResult___fst_exp__h189859 =
	     8'd129 -
	     { 2'd0,
	       IF_resWire_wget__595_BITS_67_TO_57_601_EQ_0_60_ETC___d4167 } ;
  assign _theResult___fst_exp__h189865 =
	     (fpu_madd_fResult_S9$D_OUT[67:57] == 11'd0 &&
	      NOT_resWire_wget__595_BIT_56_611_010_AND_NOT_r_ETC___d4112 ||
	      !_0_CONCAT_IF_resWire_wget__595_BITS_67_TO_57_60_ETC___d4169) ?
	       8'd0 :
	       _theResult___fst_exp__h189859 ;
  assign _theResult___fst_exp__h189868 =
	     (fpu_madd_fResult_S9$D_OUT[67:57] == 11'd0) ?
	       _theResult___fst_exp__h189865 :
	       8'd129 ;
  assign _theResult___fst_exp__h190391 =
	     (_theResult___fst_exp__h189868 == 8'd255) ?
	       _theResult___fst_exp__h189868 :
	       _theResult___fst_exp__h190388 ;
  assign _theResult___fst_exp__h198978 =
	     _theResult____h190740[56] ?
	       8'd2 :
	       _theResult___fst_exp__h199052 ;
  assign _theResult___fst_exp__h199043 =
	     8'd0 -
	     { 2'd0,
	       IF_IF_3970_MINUS_SEXT_resWire_wget__595_BITS_6_ETC___d4463 } ;
  assign _theResult___fst_exp__h199049 =
	     (!_theResult____h190740[56] && !_theResult____h190740[55] &&
	      !_theResult____h190740[54] &&
	      !_theResult____h190740[53] &&
	      !_theResult____h190740[52] &&
	      !_theResult____h190740[51] &&
	      !_theResult____h190740[50] &&
	      !_theResult____h190740[49] &&
	      !_theResult____h190740[48] &&
	      !_theResult____h190740[47] &&
	      !_theResult____h190740[46] &&
	      !_theResult____h190740[45] &&
	      !_theResult____h190740[44] &&
	      !_theResult____h190740[43] &&
	      !_theResult____h190740[42] &&
	      !_theResult____h190740[41] &&
	      !_theResult____h190740[40] &&
	      !_theResult____h190740[39] &&
	      !_theResult____h190740[38] &&
	      !_theResult____h190740[37] &&
	      !_theResult____h190740[36] &&
	      !_theResult____h190740[35] &&
	      !_theResult____h190740[34] &&
	      !_theResult____h190740[33] &&
	      !_theResult____h190740[32] &&
	      !_theResult____h190740[31] &&
	      !_theResult____h190740[30] &&
	      !_theResult____h190740[29] &&
	      !_theResult____h190740[28] &&
	      !_theResult____h190740[27] &&
	      !_theResult____h190740[26] &&
	      !_theResult____h190740[25] &&
	      !_theResult____h190740[24] &&
	      !_theResult____h190740[23] &&
	      !_theResult____h190740[22] &&
	      !_theResult____h190740[21] &&
	      !_theResult____h190740[20] &&
	      !_theResult____h190740[19] &&
	      !_theResult____h190740[18] &&
	      !_theResult____h190740[17] &&
	      !_theResult____h190740[16] &&
	      !_theResult____h190740[15] &&
	      !_theResult____h190740[14] &&
	      !_theResult____h190740[13] &&
	      !_theResult____h190740[12] &&
	      !_theResult____h190740[11] &&
	      !_theResult____h190740[10] &&
	      !_theResult____h190740[9] &&
	      !_theResult____h190740[8] &&
	      !_theResult____h190740[7] &&
	      !_theResult____h190740[6] &&
	      !_theResult____h190740[5] &&
	      !_theResult____h190740[4] &&
	      !_theResult____h190740[3] &&
	      !_theResult____h190740[2] &&
	      !_theResult____h190740[1] &&
	      !_theResult____h190740[0] ||
	      !_0_CONCAT_IF_IF_3970_MINUS_SEXT_resWire_wget__5_ETC___d4465) ?
	       8'd0 :
	       _theResult___fst_exp__h199043 ;
  assign _theResult___fst_exp__h199052 =
	     (!_theResult____h190740[56] && _theResult____h190740[55]) ?
	       8'd1 :
	       _theResult___fst_exp__h199049 ;
  assign _theResult___fst_exp__h199575 =
	     (_theResult___fst_exp__h198978 == 8'd255) ?
	       _theResult___fst_exp__h198978 :
	       _theResult___fst_exp__h199572 ;
  assign _theResult___fst_exp__h207615 =
	     (SEXT_resWire_wget__595_BITS_67_TO_57_601_MINUS_ETC__q111[7:0] ==
	      8'd0) ?
	       8'd1 :
	       SEXT_resWire_wget__595_BITS_67_TO_57_601_MINUS_ETC__q111[7:0] ;
  assign _theResult___fst_exp__h207654 =
	     SEXT_resWire_wget__595_BITS_67_TO_57_601_MINUS_ETC__q111[7:0] -
	     { 2'd0,
	       IF_resWire_wget__595_BITS_67_TO_57_601_EQ_0_60_ETC___d4167 } ;
  assign _theResult___fst_exp__h207660 =
	     (fpu_madd_fResult_S9$D_OUT[67:57] == 11'd0 &&
	      NOT_resWire_wget__595_BIT_56_611_010_AND_NOT_r_ETC___d4112 ||
	      !_0_CONCAT_IF_resWire_wget__595_BITS_67_TO_57_60_ETC___d4518) ?
	       8'd0 :
	       _theResult___fst_exp__h207654 ;
  assign _theResult___fst_exp__h207663 =
	     (fpu_madd_fResult_S9$D_OUT[67:57] == 11'd0) ?
	       _theResult___fst_exp__h207660 :
	       _theResult___fst_exp__h207615 ;
  assign _theResult___fst_exp__h208211 =
	     (_theResult___fst_exp__h207663 == 8'd255) ?
	       _theResult___fst_exp__h207663 :
	       _theResult___fst_exp__h208208 ;
  assign _theResult___fst_exp__h208220 =
	     (fpu_madd_fResult_S9$D_OUT[67:57] == 11'd0) ?
	       (_3074_MINUS_0_CONCAT_IF_resWire_wget__595_BIT_5_ETC___d3717 ?
		  _theResult___snd_fst_exp__h190394 :
		  _theResult___fst_exp__h173085) :
	       (SEXT_resWire_wget__595_BITS_67_TO_57_601_MINUS_ETC___d4217 ?
		  _theResult___snd_fst_exp__h208214 :
		  _theResult___fst_exp__h173085) ;
  assign _theResult___fst_exp__h208223 =
	     (fpu_madd_fResult_S9$D_OUT[67:57] == 11'd0 &&
	      fpu_madd_fResult_S9$D_OUT[56:5] == 52'd0) ?
	       8'd0 :
	       _theResult___fst_exp__h208220 ;
  assign _theResult___fst_exp__h34766 =
	     sfdBC__h19479[105] ?
	       _theResult___fst_exp__h34788 :
	       _theResult___fst_exp__h34851 ;
  assign _theResult___fst_exp__h34769 =
	     (sfdBC__h19479[105] &&
	      IF_IF_7170_MINUS_fpu_madd_fState_S3_first__96__ETC___d232 ==
	      12'd1023) ?
	       11'd2046 :
	       _theResult___fst_exp__h34766 ;
  assign _theResult___fst_exp__h34788 =
	     (din_exp__h34683 == 11'd0) ? 11'd2 : din_exp__h34683 + 11'd1 ;
  assign _theResult___fst_exp__h34803 =
	     (din_exp__h34683 == 11'd0) ? 11'd1 : din_exp__h34683 ;
  assign _theResult___fst_exp__h34842 =
	     din_exp__h34683 -
	     { 4'd0,
	       IF_IF_7170_MINUS_fpu_madd_fState_S3_first__96__ETC___d661 } ;
  assign _theResult___fst_exp__h34848 =
	     (!sfdBC__h19479[105] && !sfdBC__h19479[104] &&
	      !sfdBC__h19479[103] &&
	      !sfdBC__h19479[102] &&
	      !sfdBC__h19479[101] &&
	      !sfdBC__h19479[100] &&
	      !sfdBC__h19479[99] &&
	      !sfdBC__h19479[98] &&
	      !sfdBC__h19479[97] &&
	      !sfdBC__h19479[96] &&
	      !sfdBC__h19479[95] &&
	      !sfdBC__h19479[94] &&
	      !sfdBC__h19479[93] &&
	      !sfdBC__h19479[92] &&
	      !sfdBC__h19479[91] &&
	      !sfdBC__h19479[90] &&
	      !sfdBC__h19479[89] &&
	      !sfdBC__h19479[88] &&
	      !sfdBC__h19479[87] &&
	      !sfdBC__h19479[86] &&
	      !sfdBC__h19479[85] &&
	      !sfdBC__h19479[84] &&
	      !sfdBC__h19479[83] &&
	      !sfdBC__h19479[82] &&
	      !sfdBC__h19479[81] &&
	      !sfdBC__h19479[80] &&
	      !sfdBC__h19479[79] &&
	      !sfdBC__h19479[78] &&
	      !sfdBC__h19479[77] &&
	      !sfdBC__h19479[76] &&
	      !sfdBC__h19479[75] &&
	      !sfdBC__h19479[74] &&
	      !sfdBC__h19479[73] &&
	      !sfdBC__h19479[72] &&
	      !sfdBC__h19479[71] &&
	      !sfdBC__h19479[70] &&
	      !sfdBC__h19479[69] &&
	      !sfdBC__h19479[68] &&
	      !sfdBC__h19479[67] &&
	      !sfdBC__h19479[66] &&
	      !sfdBC__h19479[65] &&
	      !sfdBC__h19479[64] &&
	      !sfdBC__h19479[63] &&
	      !sfdBC__h19479[62] &&
	      !sfdBC__h19479[61] &&
	      !sfdBC__h19479[60] &&
	      !sfdBC__h19479[59] &&
	      !sfdBC__h19479[58] &&
	      !sfdBC__h19479[57] &&
	      !sfdBC__h19479[56] &&
	      !sfdBC__h19479[55] &&
	      !sfdBC__h19479[54] &&
	      !sfdBC__h19479[53] &&
	      !sfdBC__h19479[52] &&
	      !sfdBC__h19479[51] &&
	      !sfdBC__h19479[50] &&
	      !sfdBC__h19479[49] &&
	      !sfdBC__h19479[48] &&
	      !sfdBC__h19479[47] &&
	      !sfdBC__h19479[46] &&
	      !sfdBC__h19479[45] &&
	      !sfdBC__h19479[44] &&
	      !sfdBC__h19479[43] &&
	      !sfdBC__h19479[42] &&
	      !sfdBC__h19479[41] &&
	      !sfdBC__h19479[40] &&
	      !sfdBC__h19479[39] &&
	      !sfdBC__h19479[38] &&
	      !sfdBC__h19479[37] &&
	      !sfdBC__h19479[36] &&
	      !sfdBC__h19479[35] &&
	      !sfdBC__h19479[34] &&
	      !sfdBC__h19479[33] &&
	      !sfdBC__h19479[32] &&
	      !sfdBC__h19479[31] &&
	      !sfdBC__h19479[30] &&
	      !sfdBC__h19479[29] &&
	      !sfdBC__h19479[28] &&
	      !sfdBC__h19479[27] &&
	      !sfdBC__h19479[26] &&
	      !sfdBC__h19479[25] &&
	      !sfdBC__h19479[24] &&
	      !sfdBC__h19479[23] &&
	      !sfdBC__h19479[22] &&
	      !sfdBC__h19479[21] &&
	      !sfdBC__h19479[20] &&
	      !sfdBC__h19479[19] &&
	      !sfdBC__h19479[18] &&
	      !sfdBC__h19479[17] &&
	      !sfdBC__h19479[16] &&
	      !sfdBC__h19479[15] &&
	      !sfdBC__h19479[14] &&
	      !sfdBC__h19479[13] &&
	      !sfdBC__h19479[12] &&
	      !sfdBC__h19479[11] &&
	      !sfdBC__h19479[10] &&
	      !sfdBC__h19479[9] &&
	      !sfdBC__h19479[8] &&
	      !sfdBC__h19479[7] &&
	      !sfdBC__h19479[6] &&
	      !sfdBC__h19479[5] &&
	      !sfdBC__h19479[4] &&
	      !sfdBC__h19479[3] &&
	      !sfdBC__h19479[2] &&
	      !sfdBC__h19479[1] &&
	      !sfdBC__h19479[0] ||
	      !_0_CONCAT_IF_IF_7170_MINUS_fpu_madd_fState_S3_f_ETC___d664) ?
	       11'd0 :
	       _theResult___fst_exp__h34842 ;
  assign _theResult___fst_exp__h34851 =
	     (!sfdBC__h19479[105] && sfdBC__h19479[104]) ?
	       _theResult___fst_exp__h34803 :
	       _theResult___fst_exp__h34848 ;
  assign _theResult___fst_exp__h45192 =
	     sfd__h36936[56] ?
	       _theResult___fst_exp__h45214 :
	       _theResult___fst_exp__h45277 ;
  assign _theResult___fst_exp__h45195 =
	     (sfd__h36936[56] &&
	      IF_fpu_madd_fState_S7_first__52_BITS_126_TO_11_ETC___d869 ==
	      12'd1023) ?
	       11'd2046 :
	       _theResult___fst_exp__h45192 ;
  assign _theResult___fst_exp__h45214 =
	     (value__h45124[10:0] == 11'd0) ?
	       11'd2 :
	       value__h45124[10:0] + 11'd1 ;
  assign _theResult___fst_exp__h45229 =
	     (value__h45124[10:0] == 11'd0) ? 11'd1 : value__h45124[10:0] ;
  assign _theResult___fst_exp__h45268 =
	     value__h45124[10:0] -
	     { 5'd0,
	       IF_IF_fpu_madd_fState_S7_first__52_BIT_128_58__ETC___d1102 } ;
  assign _theResult___fst_exp__h45274 =
	     (!sfd__h36936[56] && !sfd__h36936[55] && !sfd__h36936[54] &&
	      !sfd__h36936[53] &&
	      !sfd__h36936[52] &&
	      !sfd__h36936[51] &&
	      !sfd__h36936[50] &&
	      !sfd__h36936[49] &&
	      !sfd__h36936[48] &&
	      !sfd__h36936[47] &&
	      !sfd__h36936[46] &&
	      !sfd__h36936[45] &&
	      !sfd__h36936[44] &&
	      !sfd__h36936[43] &&
	      !sfd__h36936[42] &&
	      !sfd__h36936[41] &&
	      !sfd__h36936[40] &&
	      !sfd__h36936[39] &&
	      !sfd__h36936[38] &&
	      !sfd__h36936[37] &&
	      !sfd__h36936[36] &&
	      !sfd__h36936[35] &&
	      !sfd__h36936[34] &&
	      !sfd__h36936[33] &&
	      !sfd__h36936[32] &&
	      !sfd__h36936[31] &&
	      !sfd__h36936[30] &&
	      !sfd__h36936[29] &&
	      !sfd__h36936[28] &&
	      !sfd__h36936[27] &&
	      !sfd__h36936[26] &&
	      !sfd__h36936[25] &&
	      !sfd__h36936[24] &&
	      !sfd__h36936[23] &&
	      !sfd__h36936[22] &&
	      !sfd__h36936[21] &&
	      !sfd__h36936[20] &&
	      !sfd__h36936[19] &&
	      !sfd__h36936[18] &&
	      !sfd__h36936[17] &&
	      !sfd__h36936[16] &&
	      !sfd__h36936[15] &&
	      !sfd__h36936[14] &&
	      !sfd__h36936[13] &&
	      !sfd__h36936[12] &&
	      !sfd__h36936[11] &&
	      !sfd__h36936[10] &&
	      !sfd__h36936[9] &&
	      !sfd__h36936[8] &&
	      !sfd__h36936[7] &&
	      !sfd__h36936[6] &&
	      !sfd__h36936[5] &&
	      !sfd__h36936[4] &&
	      !sfd__h36936[3] &&
	      !sfd__h36936[2] &&
	      !sfd__h36936[1] &&
	      !sfd__h36936[0] ||
	      !_0_CONCAT_IF_IF_fpu_madd_fState_S7_first__52_BI_ETC___d1105) ?
	       11'd0 :
	       _theResult___fst_exp__h45268 ;
  assign _theResult___fst_exp__h45277 =
	     (!sfd__h36936[56] && sfd__h36936[55]) ?
	       _theResult___fst_exp__h45229 :
	       _theResult___fst_exp__h45274 ;
  assign _theResult___fst_exp__h67115 =
	     11'd897 -
	     { 5'd0,
	       IF_iFifo_first__288_BITS_167_TO_160_321_EQ_0_3_ETC___d1462 } ;
  assign _theResult___fst_exp__h67121 =
	     (iFifo$D_OUT[167:160] == 8'd0 && !iFifo$D_OUT[159] &&
	      NOT_iFifo_first__288_BIT_158_333_393_AND_NOT_i_ETC___d1435 ||
	      !_0_CONCAT_IF_iFifo_first__288_BITS_167_TO_160_3_ETC___d1464) ?
	       11'd0 :
	       _theResult___fst_exp__h67115 ;
  assign _theResult___fst_exp__h67124 =
	     (iFifo$D_OUT[167:160] == 8'd0) ?
	       _theResult___fst_exp__h67121 :
	       11'd897 ;
  assign _theResult___fst_exp__h67850 =
	     (_theResult___fst_exp__h67124 == 11'd2047) ?
	       _theResult___fst_exp__h67124 :
	       _theResult___fst_exp__h67847 ;
  assign _theResult___fst_exp__h76640 =
	     _theResult____h68402[56] ? 11'd2 : _theResult___fst_exp__h76714 ;
  assign _theResult___fst_exp__h76705 =
	     11'd0 -
	     { 5'd0,
	       IF_IF_3074_MINUS_SEXT_iFifo_first__288_BITS_16_ETC___d1763 } ;
  assign _theResult___fst_exp__h76711 =
	     (!_theResult____h68402[56] && !_theResult____h68402[55] &&
	      !_theResult____h68402[54] &&
	      !_theResult____h68402[53] &&
	      !_theResult____h68402[52] &&
	      !_theResult____h68402[51] &&
	      !_theResult____h68402[50] &&
	      !_theResult____h68402[49] &&
	      !_theResult____h68402[48] &&
	      !_theResult____h68402[47] &&
	      !_theResult____h68402[46] &&
	      !_theResult____h68402[45] &&
	      !_theResult____h68402[44] &&
	      !_theResult____h68402[43] &&
	      !_theResult____h68402[42] &&
	      !_theResult____h68402[41] &&
	      !_theResult____h68402[40] &&
	      !_theResult____h68402[39] &&
	      !_theResult____h68402[38] &&
	      !_theResult____h68402[37] &&
	      !_theResult____h68402[36] &&
	      !_theResult____h68402[35] &&
	      !_theResult____h68402[34] &&
	      !_theResult____h68402[33] &&
	      !_theResult____h68402[32] &&
	      !_theResult____h68402[31] &&
	      !_theResult____h68402[30] &&
	      !_theResult____h68402[29] &&
	      !_theResult____h68402[28] &&
	      !_theResult____h68402[27] &&
	      !_theResult____h68402[26] &&
	      !_theResult____h68402[25] &&
	      !_theResult____h68402[24] &&
	      !_theResult____h68402[23] &&
	      !_theResult____h68402[22] &&
	      !_theResult____h68402[21] &&
	      !_theResult____h68402[20] &&
	      !_theResult____h68402[19] &&
	      !_theResult____h68402[18] &&
	      !_theResult____h68402[17] &&
	      !_theResult____h68402[16] &&
	      !_theResult____h68402[15] &&
	      !_theResult____h68402[14] &&
	      !_theResult____h68402[13] &&
	      !_theResult____h68402[12] &&
	      !_theResult____h68402[11] &&
	      !_theResult____h68402[10] &&
	      !_theResult____h68402[9] &&
	      !_theResult____h68402[8] &&
	      !_theResult____h68402[7] &&
	      !_theResult____h68402[6] &&
	      !_theResult____h68402[5] &&
	      !_theResult____h68402[4] &&
	      !_theResult____h68402[3] &&
	      !_theResult____h68402[2] &&
	      !_theResult____h68402[1] &&
	      !_theResult____h68402[0] ||
	      !_0_CONCAT_IF_IF_3074_MINUS_SEXT_iFifo_first__28_ETC___d1765) ?
	       11'd0 :
	       _theResult___fst_exp__h76705 ;
  assign _theResult___fst_exp__h76714 =
	     (!_theResult____h68402[56] && _theResult____h68402[55]) ?
	       11'd1 :
	       _theResult___fst_exp__h76711 ;
  assign _theResult___fst_exp__h77440 =
	     (_theResult___fst_exp__h76640 == 11'd2047) ?
	       _theResult___fst_exp__h76640 :
	       _theResult___fst_exp__h77437 ;
  assign _theResult___fst_exp__h85393 =
	     (SEXT_iFifo_first__288_BITS_167_TO_160_321_MINU_ETC__q16[10:0] ==
	      11'd0) ?
	       11'd1 :
	       SEXT_iFifo_first__288_BITS_167_TO_160_321_MINU_ETC__q16[10:0] ;
  assign _theResult___fst_exp__h85432 =
	     SEXT_iFifo_first__288_BITS_167_TO_160_321_MINU_ETC__q16[10:0] -
	     { 5'd0,
	       IF_iFifo_first__288_BITS_167_TO_160_321_EQ_0_3_ETC___d1462 } ;
  assign _theResult___fst_exp__h85438 =
	     (iFifo$D_OUT[167:160] == 8'd0 && !iFifo$D_OUT[159] &&
	      NOT_iFifo_first__288_BIT_158_333_393_AND_NOT_i_ETC___d1435 ||
	      !_0_CONCAT_IF_iFifo_first__288_BITS_167_TO_160_3_ETC___d1815) ?
	       11'd0 :
	       _theResult___fst_exp__h85432 ;
  assign _theResult___fst_exp__h85441 =
	     (iFifo$D_OUT[167:160] == 8'd0) ?
	       _theResult___fst_exp__h85438 :
	       _theResult___fst_exp__h85393 ;
  assign _theResult___fst_exp__h86192 =
	     (_theResult___fst_exp__h85441 == 11'd2047) ?
	       _theResult___fst_exp__h85441 :
	       _theResult___fst_exp__h86189 ;
  assign _theResult___fst_exp__h86201 =
	     (iFifo$D_OUT[167:160] == 8'd0) ?
	       (_3970_MINUS_0_CONCAT_IF_iFifo_first__288_BIT_15_ETC___d1380 ?
		  _theResult___snd_fst_exp__h67853 :
		  _theResult___fst_exp__h52079) :
	       (SEXT_iFifo_first__288_BITS_167_TO_160_321_MINU_ETC___d1515 ?
		  _theResult___snd_fst_exp__h86195 :
		  _theResult___fst_exp__h52079) ;
  assign _theResult___fst_exp__h86204 =
	     (iFifo$D_OUT[167:160] == 8'd0 && iFifo$D_OUT[159:137] == 23'd0) ?
	       11'd0 :
	       _theResult___fst_exp__h86201 ;
  assign _theResult___fst_sfd__h106489 =
	     (_theResult___fst_exp__h105762 == 11'd2047) ?
	       _theResult___snd__h105713[56:5] :
	       _theResult___fst_sfd__h106486 ;
  assign _theResult___fst_sfd__h116079 =
	     (_theResult___fst_exp__h115278 == 11'd2047) ?
	       sfdin__h115272[56:5] :
	       _theResult___fst_sfd__h116076 ;
  assign _theResult___fst_sfd__h124831 =
	     (_theResult___fst_exp__h124079 == 11'd2047) ?
	       _theResult___snd__h124025[56:5] :
	       _theResult___fst_sfd__h124828 ;
  assign _theResult___fst_sfd__h124840 =
	     (iFifo$D_OUT[102:95] == 8'd0) ?
	       (_3970_MINUS_0_CONCAT_IF_iFifo_first__288_BIT_94_ETC___d2875 ?
		  _theResult___snd_fst_sfd__h106492 :
		  _theResult___fst_sfd__h90720) :
	       (SEXT_iFifo_first__288_BITS_102_TO_95_816_MINUS_ETC___d2998 ?
		  _theResult___snd_fst_sfd__h124834 :
		  _theResult___fst_sfd__h90720) ;
  assign _theResult___fst_sfd__h124846 =
	     ((iFifo$D_OUT[102:95] == 8'd255 ||
	       iFifo$D_OUT[102:95] == 8'd0) &&
	      iFifo$D_OUT[94:72] == 23'd0) ?
	       52'd0 :
	       _theResult___fst_sfd__h124840 ;
  assign _theResult___fst_sfd__h145396 =
	     (_theResult___fst_exp__h144669 == 11'd2047) ?
	       _theResult___snd__h144620[56:5] :
	       _theResult___fst_sfd__h145393 ;
  assign _theResult___fst_sfd__h154986 =
	     (_theResult___fst_exp__h154185 == 11'd2047) ?
	       sfdin__h154179[56:5] :
	       _theResult___fst_sfd__h154983 ;
  assign _theResult___fst_sfd__h163738 =
	     (_theResult___fst_exp__h162986 == 11'd2047) ?
	       _theResult___snd__h162932[56:5] :
	       _theResult___fst_sfd__h163735 ;
  assign _theResult___fst_sfd__h163747 =
	     (iFifo$D_OUT[37:30] == 8'd0) ?
	       (_3970_MINUS_0_CONCAT_IF_iFifo_first__288_BIT_29_ETC___d2100 ?
		  _theResult___snd_fst_sfd__h145399 :
		  _theResult___fst_sfd__h129627) :
	       (SEXT_iFifo_first__288_BITS_37_TO_30_041_MINUS__ETC___d2223 ?
		  _theResult___snd_fst_sfd__h163741 :
		  _theResult___fst_sfd__h129627) ;
  assign _theResult___fst_sfd__h163753 =
	     ((iFifo$D_OUT[37:30] == 8'd255 || iFifo$D_OUT[37:30] == 8'd0) &&
	      iFifo$D_OUT[29:7] == 23'd0) ?
	       52'd0 :
	       _theResult___fst_sfd__h163747 ;
  assign _theResult___fst_sfd__h181810 =
	     (_theResult___fst_exp__h181212 == 8'd255) ?
	       sfdin__h181206[56:34] :
	       _theResult___fst_sfd__h181807 ;
  assign _theResult___fst_sfd__h190392 =
	     (_theResult___fst_exp__h189868 == 8'd255) ?
	       _theResult___snd__h189819[56:34] :
	       _theResult___fst_sfd__h190389 ;
  assign _theResult___fst_sfd__h199576 =
	     (_theResult___fst_exp__h198978 == 8'd255) ?
	       sfdin__h198972[56:34] :
	       _theResult___fst_sfd__h199573 ;
  assign _theResult___fst_sfd__h208212 =
	     (_theResult___fst_exp__h207663 == 8'd255) ?
	       _theResult___snd__h207609[56:34] :
	       _theResult___fst_sfd__h208209 ;
  assign _theResult___fst_sfd__h208221 =
	     (fpu_madd_fResult_S9$D_OUT[67:57] == 11'd0) ?
	       (_3074_MINUS_0_CONCAT_IF_resWire_wget__595_BIT_5_ETC___d3717 ?
		  _theResult___snd_fst_sfd__h190395 :
		  _theResult___fst_sfd__h173086) :
	       (SEXT_resWire_wget__595_BITS_67_TO_57_601_MINUS_ETC___d4217 ?
		  _theResult___snd_fst_sfd__h208215 :
		  _theResult___fst_sfd__h173086) ;
  assign _theResult___fst_sfd__h208227 =
	     ((fpu_madd_fResult_S9$D_OUT[67:57] == 11'd2047 ||
	       fpu_madd_fResult_S9$D_OUT[67:57] == 11'd0) &&
	      fpu_madd_fResult_S9$D_OUT[56:5] == 52'd0) ?
	       23'd0 :
	       _theResult___fst_sfd__h208221 ;
  assign _theResult___fst_sfd__h398 =
	     fpu_madd_fOperand_S0$D_OUT[195] ?
	       fpu_madd_fOperand_S0$D_OUT[182:131] :
	       52'd0 ;
  assign _theResult___fst_sfd__h67851 =
	     (_theResult___fst_exp__h67124 == 11'd2047) ?
	       _theResult___snd__h67075[56:5] :
	       _theResult___fst_sfd__h67848 ;
  assign _theResult___fst_sfd__h77441 =
	     (_theResult___fst_exp__h76640 == 11'd2047) ?
	       sfdin__h76634[56:5] :
	       _theResult___fst_sfd__h77438 ;
  assign _theResult___fst_sfd__h86193 =
	     (_theResult___fst_exp__h85441 == 11'd2047) ?
	       _theResult___snd__h85387[56:5] :
	       _theResult___fst_sfd__h86190 ;
  assign _theResult___fst_sfd__h86202 =
	     (iFifo$D_OUT[167:160] == 8'd0) ?
	       (_3970_MINUS_0_CONCAT_IF_iFifo_first__288_BIT_15_ETC___d1380 ?
		  _theResult___snd_fst_sfd__h67854 :
		  _theResult___fst_sfd__h52080) :
	       (SEXT_iFifo_first__288_BITS_167_TO_160_321_MINU_ETC___d1515 ?
		  _theResult___snd_fst_sfd__h86196 :
		  _theResult___fst_sfd__h52080) ;
  assign _theResult___fst_sfd__h86208 =
	     ((iFifo$D_OUT[167:160] == 8'd255 ||
	       iFifo$D_OUT[167:160] == 8'd0) &&
	      iFifo$D_OUT[159:137] == 23'd0) ?
	       52'd0 :
	       _theResult___fst_sfd__h86202 ;
  assign _theResult___sfd__h106408 =
	     sfd__h105780[53] ?
	       ((_theResult___fst_exp__h105762 == 11'd2046) ?
		  52'd0 :
		  sfd__h105780[52:1]) :
	       sfd__h105780[51:0] ;
  assign _theResult___sfd__h115998 =
	     sfd__h115370[53] ?
	       ((_theResult___fst_exp__h115278 == 11'd2046) ?
		  52'd0 :
		  sfd__h115370[52:1]) :
	       sfd__h115370[51:0] ;
  assign _theResult___sfd__h124750 =
	     sfd__h124098[53] ?
	       ((_theResult___fst_exp__h124079 == 11'd2046) ?
		  52'd0 :
		  sfd__h124098[52:1]) :
	       sfd__h124098[51:0] ;
  assign _theResult___sfd__h145315 =
	     sfd__h144687[53] ?
	       ((_theResult___fst_exp__h144669 == 11'd2046) ?
		  52'd0 :
		  sfd__h144687[52:1]) :
	       sfd__h144687[51:0] ;
  assign _theResult___sfd__h154905 =
	     sfd__h154277[53] ?
	       ((_theResult___fst_exp__h154185 == 11'd2046) ?
		  52'd0 :
		  sfd__h154277[52:1]) :
	       sfd__h154277[51:0] ;
  assign _theResult___sfd__h163657 =
	     sfd__h163005[53] ?
	       ((_theResult___fst_exp__h162986 == 11'd2046) ?
		  52'd0 :
		  sfd__h163005[52:1]) :
	       sfd__h163005[51:0] ;
  assign _theResult___sfd__h181729 =
	     sfd__h181304[24] ?
	       ((_theResult___fst_exp__h181212 == 8'd254) ?
		  23'd0 :
		  sfd__h181304[23:1]) :
	       sfd__h181304[22:0] ;
  assign _theResult___sfd__h190311 =
	     sfd__h189886[24] ?
	       ((_theResult___fst_exp__h189868 == 8'd254) ?
		  23'd0 :
		  sfd__h189886[23:1]) :
	       sfd__h189886[22:0] ;
  assign _theResult___sfd__h199495 =
	     sfd__h199070[24] ?
	       ((_theResult___fst_exp__h198978 == 8'd254) ?
		  23'd0 :
		  sfd__h199070[23:1]) :
	       sfd__h199070[22:0] ;
  assign _theResult___sfd__h208131 =
	     sfd__h207682[24] ?
	       ((_theResult___fst_exp__h207663 == 8'd254) ?
		  23'd0 :
		  sfd__h207682[23:1]) :
	       sfd__h207682[22:0] ;
  assign _theResult___sfd__h46362 =
	     sfd__h45857[53] ?
	       ((fpu_madd_fState_S8$D_OUT[65:55] == 11'd2046) ?
		  52'd0 :
		  sfd__h45857[52:1]) :
	       sfd__h45857[51:0] ;
  assign _theResult___sfd__h67770 =
	     sfd__h67142[53] ?
	       ((_theResult___fst_exp__h67124 == 11'd2046) ?
		  52'd0 :
		  sfd__h67142[52:1]) :
	       sfd__h67142[51:0] ;
  assign _theResult___sfd__h77360 =
	     sfd__h76732[53] ?
	       ((_theResult___fst_exp__h76640 == 11'd2046) ?
		  52'd0 :
		  sfd__h76732[52:1]) :
	       sfd__h76732[51:0] ;
  assign _theResult___sfd__h86112 =
	     sfd__h85460[53] ?
	       ((_theResult___fst_exp__h85441 == 11'd2046) ?
		  52'd0 :
		  sfd__h85460[52:1]) :
	       sfd__h85460[51:0] ;
  assign _theResult___snd__h105713 =
	     (iFifo$D_OUT[102:95] == 8'd0) ?
	       _theResult___snd__h105722 :
	       _theResult___snd__h105715 ;
  assign _theResult___snd__h105715 = { iFifo$D_OUT[94:72], 34'd0 } ;
  assign _theResult___snd__h105722 =
	     (iFifo$D_OUT[102:95] == 8'd0 && !iFifo$D_OUT[94] &&
	      NOT_iFifo_first__288_BIT_93_828_879_AND_NOT_iF_ETC___d2921) ?
	       sfd__h86964 :
	       _theResult___snd__h105728 ;
  assign _theResult___snd__h105728 =
	     { IF_0_CONCAT_IF_iFifo_first__288_BITS_102_TO_95_ETC__q73[54:0],
	       2'd0 } ;
  assign _theResult___snd__h105751 =
	     sfd__h86964 <<
	     IF_iFifo_first__288_BITS_102_TO_95_816_EQ_0_82_ETC___d2948 ;
  assign _theResult___snd__h115289 = { _theResult____h107040[55:0], 1'd0 } ;
  assign _theResult___snd__h115300 =
	     (!_theResult____h107040[56] && _theResult____h107040[55]) ?
	       _theResult___snd__h115302 :
	       _theResult___snd__h115312 ;
  assign _theResult___snd__h115302 = { _theResult____h107040[54:0], 2'd0 } ;
  assign _theResult___snd__h115312 =
	     (!_theResult____h107040[56] && !_theResult____h107040[55] &&
	      !_theResult____h107040[54] &&
	      !_theResult____h107040[53] &&
	      !_theResult____h107040[52] &&
	      !_theResult____h107040[51] &&
	      !_theResult____h107040[50] &&
	      !_theResult____h107040[49] &&
	      !_theResult____h107040[48] &&
	      !_theResult____h107040[47] &&
	      !_theResult____h107040[46] &&
	      !_theResult____h107040[45] &&
	      !_theResult____h107040[44] &&
	      !_theResult____h107040[43] &&
	      !_theResult____h107040[42] &&
	      !_theResult____h107040[41] &&
	      !_theResult____h107040[40] &&
	      !_theResult____h107040[39] &&
	      !_theResult____h107040[38] &&
	      !_theResult____h107040[37] &&
	      !_theResult____h107040[36] &&
	      !_theResult____h107040[35] &&
	      !_theResult____h107040[34] &&
	      !_theResult____h107040[33] &&
	      !_theResult____h107040[32] &&
	      !_theResult____h107040[31] &&
	      !_theResult____h107040[30] &&
	      !_theResult____h107040[29] &&
	      !_theResult____h107040[28] &&
	      !_theResult____h107040[27] &&
	      !_theResult____h107040[26] &&
	      !_theResult____h107040[25] &&
	      !_theResult____h107040[24] &&
	      !_theResult____h107040[23] &&
	      !_theResult____h107040[22] &&
	      !_theResult____h107040[21] &&
	      !_theResult____h107040[20] &&
	      !_theResult____h107040[19] &&
	      !_theResult____h107040[18] &&
	      !_theResult____h107040[17] &&
	      !_theResult____h107040[16] &&
	      !_theResult____h107040[15] &&
	      !_theResult____h107040[14] &&
	      !_theResult____h107040[13] &&
	      !_theResult____h107040[12] &&
	      !_theResult____h107040[11] &&
	      !_theResult____h107040[10] &&
	      !_theResult____h107040[9] &&
	      !_theResult____h107040[8] &&
	      !_theResult____h107040[7] &&
	      !_theResult____h107040[6] &&
	      !_theResult____h107040[5] &&
	      !_theResult____h107040[4] &&
	      !_theResult____h107040[3] &&
	      !_theResult____h107040[2] &&
	      !_theResult____h107040[1] &&
	      !_theResult____h107040[0]) ?
	       _theResult____h107040 :
	       _theResult___snd__h115318 ;
  assign _theResult___snd__h115318 =
	     { IF_0_CONCAT_IF_IF_3074_MINUS_SEXT_iFifo_first__ETC__q77[54:0],
	       2'd0 } ;
  assign _theResult___snd__h115341 =
	     _theResult____h107040 <<
	     IF_IF_3074_MINUS_SEXT_iFifo_first__288_BITS_10_ETC___d3246 ;
  assign _theResult___snd__h124025 =
	     (iFifo$D_OUT[102:95] == 8'd0) ?
	       _theResult___snd__h124039 :
	       _theResult___snd__h105715 ;
  assign _theResult___snd__h124039 =
	     (iFifo$D_OUT[102:95] == 8'd0 && !iFifo$D_OUT[94] &&
	      NOT_iFifo_first__288_BIT_93_828_879_AND_NOT_iF_ETC___d2921) ?
	       sfd__h86964 :
	       _theResult___snd__h124045 ;
  assign _theResult___snd__h124045 =
	     { IF_0_CONCAT_IF_iFifo_first__288_BITS_102_TO_95_ETC__q80[54:0],
	       2'd0 } ;
  assign _theResult___snd__h124063 =
	     sfd__h86964 <<
	     IF_SEXT_iFifo_first__288_BITS_102_TO_95_816_MI_ETC___d3297 ;
  assign _theResult___snd__h144620 =
	     (iFifo$D_OUT[37:30] == 8'd0) ?
	       _theResult___snd__h144629 :
	       _theResult___snd__h144622 ;
  assign _theResult___snd__h144622 = { iFifo$D_OUT[29:7], 34'd0 } ;
  assign _theResult___snd__h144629 =
	     (iFifo$D_OUT[37:30] == 8'd0 && !iFifo$D_OUT[29] &&
	      NOT_iFifo_first__288_BIT_28_053_104_AND_NOT_iF_ETC___d2146) ?
	       sfd__h125871 :
	       _theResult___snd__h144635 ;
  assign _theResult___snd__h144635 =
	     { IF_0_CONCAT_IF_iFifo_first__288_BITS_37_TO_30__ETC__q40[54:0],
	       2'd0 } ;
  assign _theResult___snd__h144658 =
	     sfd__h125871 <<
	     IF_iFifo_first__288_BITS_37_TO_30_041_EQ_0_047_ETC___d2173 ;
  assign _theResult___snd__h154196 = { _theResult____h145947[55:0], 1'd0 } ;
  assign _theResult___snd__h154207 =
	     (!_theResult____h145947[56] && _theResult____h145947[55]) ?
	       _theResult___snd__h154209 :
	       _theResult___snd__h154219 ;
  assign _theResult___snd__h154209 = { _theResult____h145947[54:0], 2'd0 } ;
  assign _theResult___snd__h154219 =
	     (!_theResult____h145947[56] && !_theResult____h145947[55] &&
	      !_theResult____h145947[54] &&
	      !_theResult____h145947[53] &&
	      !_theResult____h145947[52] &&
	      !_theResult____h145947[51] &&
	      !_theResult____h145947[50] &&
	      !_theResult____h145947[49] &&
	      !_theResult____h145947[48] &&
	      !_theResult____h145947[47] &&
	      !_theResult____h145947[46] &&
	      !_theResult____h145947[45] &&
	      !_theResult____h145947[44] &&
	      !_theResult____h145947[43] &&
	      !_theResult____h145947[42] &&
	      !_theResult____h145947[41] &&
	      !_theResult____h145947[40] &&
	      !_theResult____h145947[39] &&
	      !_theResult____h145947[38] &&
	      !_theResult____h145947[37] &&
	      !_theResult____h145947[36] &&
	      !_theResult____h145947[35] &&
	      !_theResult____h145947[34] &&
	      !_theResult____h145947[33] &&
	      !_theResult____h145947[32] &&
	      !_theResult____h145947[31] &&
	      !_theResult____h145947[30] &&
	      !_theResult____h145947[29] &&
	      !_theResult____h145947[28] &&
	      !_theResult____h145947[27] &&
	      !_theResult____h145947[26] &&
	      !_theResult____h145947[25] &&
	      !_theResult____h145947[24] &&
	      !_theResult____h145947[23] &&
	      !_theResult____h145947[22] &&
	      !_theResult____h145947[21] &&
	      !_theResult____h145947[20] &&
	      !_theResult____h145947[19] &&
	      !_theResult____h145947[18] &&
	      !_theResult____h145947[17] &&
	      !_theResult____h145947[16] &&
	      !_theResult____h145947[15] &&
	      !_theResult____h145947[14] &&
	      !_theResult____h145947[13] &&
	      !_theResult____h145947[12] &&
	      !_theResult____h145947[11] &&
	      !_theResult____h145947[10] &&
	      !_theResult____h145947[9] &&
	      !_theResult____h145947[8] &&
	      !_theResult____h145947[7] &&
	      !_theResult____h145947[6] &&
	      !_theResult____h145947[5] &&
	      !_theResult____h145947[4] &&
	      !_theResult____h145947[3] &&
	      !_theResult____h145947[2] &&
	      !_theResult____h145947[1] &&
	      !_theResult____h145947[0]) ?
	       _theResult____h145947 :
	       _theResult___snd__h154225 ;
  assign _theResult___snd__h154225 =
	     { IF_0_CONCAT_IF_IF_3074_MINUS_SEXT_iFifo_first__ETC__q44[54:0],
	       2'd0 } ;
  assign _theResult___snd__h154248 =
	     _theResult____h145947 <<
	     IF_IF_3074_MINUS_SEXT_iFifo_first__288_BITS_37_ETC___d2471 ;
  assign _theResult___snd__h162932 =
	     (iFifo$D_OUT[37:30] == 8'd0) ?
	       _theResult___snd__h162946 :
	       _theResult___snd__h144622 ;
  assign _theResult___snd__h162946 =
	     (iFifo$D_OUT[37:30] == 8'd0 && !iFifo$D_OUT[29] &&
	      NOT_iFifo_first__288_BIT_28_053_104_AND_NOT_iF_ETC___d2146) ?
	       sfd__h125871 :
	       _theResult___snd__h162952 ;
  assign _theResult___snd__h162952 =
	     { IF_0_CONCAT_IF_iFifo_first__288_BITS_37_TO_30__ETC__q47[54:0],
	       2'd0 } ;
  assign _theResult___snd__h162970 =
	     sfd__h125871 <<
	     IF_SEXT_iFifo_first__288_BITS_37_TO_30_041_MIN_ETC___d2522 ;
  assign _theResult___snd__h181223 = { _theResult____h173103[55:0], 1'd0 } ;
  assign _theResult___snd__h181234 =
	     (!_theResult____h173103[56] && _theResult____h173103[55]) ?
	       _theResult___snd__h181236 :
	       _theResult___snd__h181246 ;
  assign _theResult___snd__h181236 = { _theResult____h173103[54:0], 2'd0 } ;
  assign _theResult___snd__h181246 =
	     (!_theResult____h173103[56] && !_theResult____h173103[55] &&
	      !_theResult____h173103[54] &&
	      !_theResult____h173103[53] &&
	      !_theResult____h173103[52] &&
	      !_theResult____h173103[51] &&
	      !_theResult____h173103[50] &&
	      !_theResult____h173103[49] &&
	      !_theResult____h173103[48] &&
	      !_theResult____h173103[47] &&
	      !_theResult____h173103[46] &&
	      !_theResult____h173103[45] &&
	      !_theResult____h173103[44] &&
	      !_theResult____h173103[43] &&
	      !_theResult____h173103[42] &&
	      !_theResult____h173103[41] &&
	      !_theResult____h173103[40] &&
	      !_theResult____h173103[39] &&
	      !_theResult____h173103[38] &&
	      !_theResult____h173103[37] &&
	      !_theResult____h173103[36] &&
	      !_theResult____h173103[35] &&
	      !_theResult____h173103[34] &&
	      !_theResult____h173103[33] &&
	      !_theResult____h173103[32] &&
	      !_theResult____h173103[31] &&
	      !_theResult____h173103[30] &&
	      !_theResult____h173103[29] &&
	      !_theResult____h173103[28] &&
	      !_theResult____h173103[27] &&
	      !_theResult____h173103[26] &&
	      !_theResult____h173103[25] &&
	      !_theResult____h173103[24] &&
	      !_theResult____h173103[23] &&
	      !_theResult____h173103[22] &&
	      !_theResult____h173103[21] &&
	      !_theResult____h173103[20] &&
	      !_theResult____h173103[19] &&
	      !_theResult____h173103[18] &&
	      !_theResult____h173103[17] &&
	      !_theResult____h173103[16] &&
	      !_theResult____h173103[15] &&
	      !_theResult____h173103[14] &&
	      !_theResult____h173103[13] &&
	      !_theResult____h173103[12] &&
	      !_theResult____h173103[11] &&
	      !_theResult____h173103[10] &&
	      !_theResult____h173103[9] &&
	      !_theResult____h173103[8] &&
	      !_theResult____h173103[7] &&
	      !_theResult____h173103[6] &&
	      !_theResult____h173103[5] &&
	      !_theResult____h173103[4] &&
	      !_theResult____h173103[3] &&
	      !_theResult____h173103[2] &&
	      !_theResult____h173103[1] &&
	      !_theResult____h173103[0]) ?
	       _theResult____h173103 :
	       _theResult___snd__h181252 ;
  assign _theResult___snd__h181252 =
	     { IF_0_CONCAT_IF_IF_0b0_CONCAT_NOT_resWire_wget__ETC__q106[54:0],
	       2'd0 } ;
  assign _theResult___snd__h181275 =
	     _theResult____h173103 <<
	     IF_IF_0b0_CONCAT_NOT_resWire_wget__595_BITS_67_ETC___d3952 ;
  assign _theResult___snd__h189819 =
	     (fpu_madd_fResult_S9$D_OUT[67:57] == 11'd0) ?
	       _theResult___snd__h189828 :
	       _theResult___snd__h189821 ;
  assign _theResult___snd__h189821 =
	     { fpu_madd_fResult_S9$D_OUT[56:5], 5'd0 } ;
  assign _theResult___snd__h189828 =
	     (fpu_madd_fResult_S9$D_OUT[67:57] == 11'd0 &&
	      NOT_resWire_wget__595_BIT_56_611_010_AND_NOT_r_ETC___d4112) ?
	       sfd__h165501 :
	       _theResult___snd__h189834 ;
  assign _theResult___snd__h189834 =
	     { IF_0_CONCAT_IF_resWire_wget__595_BITS_67_TO_57_ETC__q108[54:0],
	       2'd0 } ;
  assign _theResult___snd__h189857 =
	     sfd__h165501 <<
	     IF_resWire_wget__595_BITS_67_TO_57_601_EQ_0_60_ETC___d4167 ;
  assign _theResult___snd__h198989 = { _theResult____h190740[55:0], 1'd0 } ;
  assign _theResult___snd__h199000 =
	     (!_theResult____h190740[56] && _theResult____h190740[55]) ?
	       _theResult___snd__h199002 :
	       _theResult___snd__h199012 ;
  assign _theResult___snd__h199002 = { _theResult____h190740[54:0], 2'd0 } ;
  assign _theResult___snd__h199012 =
	     (!_theResult____h190740[56] && !_theResult____h190740[55] &&
	      !_theResult____h190740[54] &&
	      !_theResult____h190740[53] &&
	      !_theResult____h190740[52] &&
	      !_theResult____h190740[51] &&
	      !_theResult____h190740[50] &&
	      !_theResult____h190740[49] &&
	      !_theResult____h190740[48] &&
	      !_theResult____h190740[47] &&
	      !_theResult____h190740[46] &&
	      !_theResult____h190740[45] &&
	      !_theResult____h190740[44] &&
	      !_theResult____h190740[43] &&
	      !_theResult____h190740[42] &&
	      !_theResult____h190740[41] &&
	      !_theResult____h190740[40] &&
	      !_theResult____h190740[39] &&
	      !_theResult____h190740[38] &&
	      !_theResult____h190740[37] &&
	      !_theResult____h190740[36] &&
	      !_theResult____h190740[35] &&
	      !_theResult____h190740[34] &&
	      !_theResult____h190740[33] &&
	      !_theResult____h190740[32] &&
	      !_theResult____h190740[31] &&
	      !_theResult____h190740[30] &&
	      !_theResult____h190740[29] &&
	      !_theResult____h190740[28] &&
	      !_theResult____h190740[27] &&
	      !_theResult____h190740[26] &&
	      !_theResult____h190740[25] &&
	      !_theResult____h190740[24] &&
	      !_theResult____h190740[23] &&
	      !_theResult____h190740[22] &&
	      !_theResult____h190740[21] &&
	      !_theResult____h190740[20] &&
	      !_theResult____h190740[19] &&
	      !_theResult____h190740[18] &&
	      !_theResult____h190740[17] &&
	      !_theResult____h190740[16] &&
	      !_theResult____h190740[15] &&
	      !_theResult____h190740[14] &&
	      !_theResult____h190740[13] &&
	      !_theResult____h190740[12] &&
	      !_theResult____h190740[11] &&
	      !_theResult____h190740[10] &&
	      !_theResult____h190740[9] &&
	      !_theResult____h190740[8] &&
	      !_theResult____h190740[7] &&
	      !_theResult____h190740[6] &&
	      !_theResult____h190740[5] &&
	      !_theResult____h190740[4] &&
	      !_theResult____h190740[3] &&
	      !_theResult____h190740[2] &&
	      !_theResult____h190740[1] &&
	      !_theResult____h190740[0]) ?
	       _theResult____h190740 :
	       _theResult___snd__h199018 ;
  assign _theResult___snd__h199018 =
	     { IF_0_CONCAT_IF_IF_3970_MINUS_SEXT_resWire_wget_ETC__q112[54:0],
	       2'd0 } ;
  assign _theResult___snd__h199041 =
	     _theResult____h190740 <<
	     IF_IF_3970_MINUS_SEXT_resWire_wget__595_BITS_6_ETC___d4463 ;
  assign _theResult___snd__h207609 =
	     (fpu_madd_fResult_S9$D_OUT[67:57] == 11'd0) ?
	       _theResult___snd__h207623 :
	       _theResult___snd__h189821 ;
  assign _theResult___snd__h207623 =
	     (fpu_madd_fResult_S9$D_OUT[67:57] == 11'd0 &&
	      NOT_resWire_wget__595_BIT_56_611_010_AND_NOT_r_ETC___d4112) ?
	       sfd__h165501 :
	       _theResult___snd__h207629 ;
  assign _theResult___snd__h207629 =
	     { IF_0_CONCAT_IF_resWire_wget__595_BITS_67_TO_57_ETC__q115[54:0],
	       2'd0 } ;
  assign _theResult___snd__h207647 =
	     sfd__h165501 <<
	     IF_SEXT_resWire_wget__595_BITS_67_TO_57_601_MI_ETC___d4517 ;
  assign _theResult___snd__h34783 = { sfdBC__h19479[104:0], 1'd0 } ;
  assign _theResult___snd__h34797 =
	     (!sfdBC__h19479[105] && sfdBC__h19479[104]) ?
	       _theResult___snd__h34799 :
	       _theResult___snd__h34811 ;
  assign _theResult___snd__h34799 = { sfdBC__h19479[103:0], 2'd0 } ;
  assign _theResult___snd__h34811 =
	     (!sfdBC__h19479[105] && !sfdBC__h19479[104] &&
	      !sfdBC__h19479[103] &&
	      !sfdBC__h19479[102] &&
	      !sfdBC__h19479[101] &&
	      !sfdBC__h19479[100] &&
	      !sfdBC__h19479[99] &&
	      !sfdBC__h19479[98] &&
	      !sfdBC__h19479[97] &&
	      !sfdBC__h19479[96] &&
	      !sfdBC__h19479[95] &&
	      !sfdBC__h19479[94] &&
	      !sfdBC__h19479[93] &&
	      !sfdBC__h19479[92] &&
	      !sfdBC__h19479[91] &&
	      !sfdBC__h19479[90] &&
	      !sfdBC__h19479[89] &&
	      !sfdBC__h19479[88] &&
	      !sfdBC__h19479[87] &&
	      !sfdBC__h19479[86] &&
	      !sfdBC__h19479[85] &&
	      !sfdBC__h19479[84] &&
	      !sfdBC__h19479[83] &&
	      !sfdBC__h19479[82] &&
	      !sfdBC__h19479[81] &&
	      !sfdBC__h19479[80] &&
	      !sfdBC__h19479[79] &&
	      !sfdBC__h19479[78] &&
	      !sfdBC__h19479[77] &&
	      !sfdBC__h19479[76] &&
	      !sfdBC__h19479[75] &&
	      !sfdBC__h19479[74] &&
	      !sfdBC__h19479[73] &&
	      !sfdBC__h19479[72] &&
	      !sfdBC__h19479[71] &&
	      !sfdBC__h19479[70] &&
	      !sfdBC__h19479[69] &&
	      !sfdBC__h19479[68] &&
	      !sfdBC__h19479[67] &&
	      !sfdBC__h19479[66] &&
	      !sfdBC__h19479[65] &&
	      !sfdBC__h19479[64] &&
	      !sfdBC__h19479[63] &&
	      !sfdBC__h19479[62] &&
	      !sfdBC__h19479[61] &&
	      !sfdBC__h19479[60] &&
	      !sfdBC__h19479[59] &&
	      !sfdBC__h19479[58] &&
	      !sfdBC__h19479[57] &&
	      !sfdBC__h19479[56] &&
	      !sfdBC__h19479[55] &&
	      !sfdBC__h19479[54] &&
	      !sfdBC__h19479[53] &&
	      !sfdBC__h19479[52] &&
	      !sfdBC__h19479[51] &&
	      !sfdBC__h19479[50] &&
	      !sfdBC__h19479[49] &&
	      !sfdBC__h19479[48] &&
	      !sfdBC__h19479[47] &&
	      !sfdBC__h19479[46] &&
	      !sfdBC__h19479[45] &&
	      !sfdBC__h19479[44] &&
	      !sfdBC__h19479[43] &&
	      !sfdBC__h19479[42] &&
	      !sfdBC__h19479[41] &&
	      !sfdBC__h19479[40] &&
	      !sfdBC__h19479[39] &&
	      !sfdBC__h19479[38] &&
	      !sfdBC__h19479[37] &&
	      !sfdBC__h19479[36] &&
	      !sfdBC__h19479[35] &&
	      !sfdBC__h19479[34] &&
	      !sfdBC__h19479[33] &&
	      !sfdBC__h19479[32] &&
	      !sfdBC__h19479[31] &&
	      !sfdBC__h19479[30] &&
	      !sfdBC__h19479[29] &&
	      !sfdBC__h19479[28] &&
	      !sfdBC__h19479[27] &&
	      !sfdBC__h19479[26] &&
	      !sfdBC__h19479[25] &&
	      !sfdBC__h19479[24] &&
	      !sfdBC__h19479[23] &&
	      !sfdBC__h19479[22] &&
	      !sfdBC__h19479[21] &&
	      !sfdBC__h19479[20] &&
	      !sfdBC__h19479[19] &&
	      !sfdBC__h19479[18] &&
	      !sfdBC__h19479[17] &&
	      !sfdBC__h19479[16] &&
	      !sfdBC__h19479[15] &&
	      !sfdBC__h19479[14] &&
	      !sfdBC__h19479[13] &&
	      !sfdBC__h19479[12] &&
	      !sfdBC__h19479[11] &&
	      !sfdBC__h19479[10] &&
	      !sfdBC__h19479[9] &&
	      !sfdBC__h19479[8] &&
	      !sfdBC__h19479[7] &&
	      !sfdBC__h19479[6] &&
	      !sfdBC__h19479[5] &&
	      !sfdBC__h19479[4] &&
	      !sfdBC__h19479[3] &&
	      !sfdBC__h19479[2] &&
	      !sfdBC__h19479[1] &&
	      !sfdBC__h19479[0]) ?
	       sfdBC__h19479 :
	       _theResult___snd__h34817 ;
  assign _theResult___snd__h34817 =
	     { IF_0_CONCAT_IF_IF_7170_MINUS_fpu_madd_fState_S_ETC__q4[103:0],
	       2'd0 } ;
  assign _theResult___snd__h34835 =
	     sfdBC__h19479 <<
	     IF_IF_7170_MINUS_fpu_madd_fState_S3_first__96__ETC___d663 ;
  assign _theResult___snd__h34840 =
	     sfdBC__h19479 <<
	     IF_IF_7170_MINUS_fpu_madd_fState_S3_first__96__ETC___d661 ;
  assign _theResult___snd__h45209 = { sfd__h36936[55:0], 1'd0 } ;
  assign _theResult___snd__h45223 =
	     (!sfd__h36936[56] && sfd__h36936[55]) ?
	       _theResult___snd__h45225 :
	       _theResult___snd__h45237 ;
  assign _theResult___snd__h45225 = { sfd__h36936[54:0], 2'd0 } ;
  assign _theResult___snd__h45237 =
	     (!sfd__h36936[56] && !sfd__h36936[55] && !sfd__h36936[54] &&
	      !sfd__h36936[53] &&
	      !sfd__h36936[52] &&
	      !sfd__h36936[51] &&
	      !sfd__h36936[50] &&
	      !sfd__h36936[49] &&
	      !sfd__h36936[48] &&
	      !sfd__h36936[47] &&
	      !sfd__h36936[46] &&
	      !sfd__h36936[45] &&
	      !sfd__h36936[44] &&
	      !sfd__h36936[43] &&
	      !sfd__h36936[42] &&
	      !sfd__h36936[41] &&
	      !sfd__h36936[40] &&
	      !sfd__h36936[39] &&
	      !sfd__h36936[38] &&
	      !sfd__h36936[37] &&
	      !sfd__h36936[36] &&
	      !sfd__h36936[35] &&
	      !sfd__h36936[34] &&
	      !sfd__h36936[33] &&
	      !sfd__h36936[32] &&
	      !sfd__h36936[31] &&
	      !sfd__h36936[30] &&
	      !sfd__h36936[29] &&
	      !sfd__h36936[28] &&
	      !sfd__h36936[27] &&
	      !sfd__h36936[26] &&
	      !sfd__h36936[25] &&
	      !sfd__h36936[24] &&
	      !sfd__h36936[23] &&
	      !sfd__h36936[22] &&
	      !sfd__h36936[21] &&
	      !sfd__h36936[20] &&
	      !sfd__h36936[19] &&
	      !sfd__h36936[18] &&
	      !sfd__h36936[17] &&
	      !sfd__h36936[16] &&
	      !sfd__h36936[15] &&
	      !sfd__h36936[14] &&
	      !sfd__h36936[13] &&
	      !sfd__h36936[12] &&
	      !sfd__h36936[11] &&
	      !sfd__h36936[10] &&
	      !sfd__h36936[9] &&
	      !sfd__h36936[8] &&
	      !sfd__h36936[7] &&
	      !sfd__h36936[6] &&
	      !sfd__h36936[5] &&
	      !sfd__h36936[4] &&
	      !sfd__h36936[3] &&
	      !sfd__h36936[2] &&
	      !sfd__h36936[1] &&
	      !sfd__h36936[0]) ?
	       sfd__h36936 :
	       _theResult___snd__h45243 ;
  assign _theResult___snd__h45243 =
	     { IF_0_CONCAT_IF_IF_fpu_madd_fState_S7_first__52_ETC__q9[54:0],
	       2'd0 } ;
  assign _theResult___snd__h45261 =
	     sfd__h36936 <<
	     IF_fpu_madd_fState_S7_first__52_BITS_126_TO_11_ETC___d1104 ;
  assign _theResult___snd__h45266 =
	     sfd__h36936 <<
	     IF_IF_fpu_madd_fState_S7_first__52_BIT_128_58__ETC___d1102 ;
  assign _theResult___snd__h67075 =
	     (iFifo$D_OUT[167:160] == 8'd0) ?
	       _theResult___snd__h67084 :
	       _theResult___snd__h67077 ;
  assign _theResult___snd__h67077 = { iFifo$D_OUT[159:137], 34'd0 } ;
  assign _theResult___snd__h67084 =
	     (iFifo$D_OUT[167:160] == 8'd0 && !iFifo$D_OUT[159] &&
	      NOT_iFifo_first__288_BIT_158_333_393_AND_NOT_i_ETC___d1435) ?
	       sfd__h48324 :
	       _theResult___snd__h67090 ;
  assign _theResult___snd__h67090 =
	     { IF_0_CONCAT_IF_iFifo_first__288_BITS_167_TO_16_ETC__q13[54:0],
	       2'd0 } ;
  assign _theResult___snd__h67113 =
	     sfd__h48324 <<
	     IF_iFifo_first__288_BITS_167_TO_160_321_EQ_0_3_ETC___d1462 ;
  assign _theResult___snd__h76651 = { _theResult____h68402[55:0], 1'd0 } ;
  assign _theResult___snd__h76662 =
	     (!_theResult____h68402[56] && _theResult____h68402[55]) ?
	       _theResult___snd__h76664 :
	       _theResult___snd__h76674 ;
  assign _theResult___snd__h76664 = { _theResult____h68402[54:0], 2'd0 } ;
  assign _theResult___snd__h76674 =
	     (!_theResult____h68402[56] && !_theResult____h68402[55] &&
	      !_theResult____h68402[54] &&
	      !_theResult____h68402[53] &&
	      !_theResult____h68402[52] &&
	      !_theResult____h68402[51] &&
	      !_theResult____h68402[50] &&
	      !_theResult____h68402[49] &&
	      !_theResult____h68402[48] &&
	      !_theResult____h68402[47] &&
	      !_theResult____h68402[46] &&
	      !_theResult____h68402[45] &&
	      !_theResult____h68402[44] &&
	      !_theResult____h68402[43] &&
	      !_theResult____h68402[42] &&
	      !_theResult____h68402[41] &&
	      !_theResult____h68402[40] &&
	      !_theResult____h68402[39] &&
	      !_theResult____h68402[38] &&
	      !_theResult____h68402[37] &&
	      !_theResult____h68402[36] &&
	      !_theResult____h68402[35] &&
	      !_theResult____h68402[34] &&
	      !_theResult____h68402[33] &&
	      !_theResult____h68402[32] &&
	      !_theResult____h68402[31] &&
	      !_theResult____h68402[30] &&
	      !_theResult____h68402[29] &&
	      !_theResult____h68402[28] &&
	      !_theResult____h68402[27] &&
	      !_theResult____h68402[26] &&
	      !_theResult____h68402[25] &&
	      !_theResult____h68402[24] &&
	      !_theResult____h68402[23] &&
	      !_theResult____h68402[22] &&
	      !_theResult____h68402[21] &&
	      !_theResult____h68402[20] &&
	      !_theResult____h68402[19] &&
	      !_theResult____h68402[18] &&
	      !_theResult____h68402[17] &&
	      !_theResult____h68402[16] &&
	      !_theResult____h68402[15] &&
	      !_theResult____h68402[14] &&
	      !_theResult____h68402[13] &&
	      !_theResult____h68402[12] &&
	      !_theResult____h68402[11] &&
	      !_theResult____h68402[10] &&
	      !_theResult____h68402[9] &&
	      !_theResult____h68402[8] &&
	      !_theResult____h68402[7] &&
	      !_theResult____h68402[6] &&
	      !_theResult____h68402[5] &&
	      !_theResult____h68402[4] &&
	      !_theResult____h68402[3] &&
	      !_theResult____h68402[2] &&
	      !_theResult____h68402[1] &&
	      !_theResult____h68402[0]) ?
	       _theResult____h68402 :
	       _theResult___snd__h76680 ;
  assign _theResult___snd__h76680 =
	     { IF_0_CONCAT_IF_IF_3074_MINUS_SEXT_iFifo_first__ETC__q17[54:0],
	       2'd0 } ;
  assign _theResult___snd__h76703 =
	     _theResult____h68402 <<
	     IF_IF_3074_MINUS_SEXT_iFifo_first__288_BITS_16_ETC___d1763 ;
  assign _theResult___snd__h85387 =
	     (iFifo$D_OUT[167:160] == 8'd0) ?
	       _theResult___snd__h85401 :
	       _theResult___snd__h67077 ;
  assign _theResult___snd__h85401 =
	     (iFifo$D_OUT[167:160] == 8'd0 && !iFifo$D_OUT[159] &&
	      NOT_iFifo_first__288_BIT_158_333_393_AND_NOT_i_ETC___d1435) ?
	       sfd__h48324 :
	       _theResult___snd__h85407 ;
  assign _theResult___snd__h85407 =
	     { IF_0_CONCAT_IF_iFifo_first__288_BITS_167_TO_16_ETC__q20[54:0],
	       2'd0 } ;
  assign _theResult___snd__h85425 =
	     sfd__h48324 <<
	     IF_SEXT_iFifo_first__288_BITS_167_TO_160_321_M_ETC___d1814 ;
  assign _theResult___snd_fst__h34868 =
	     { IF_sfdin4760_BIT_53_THEN_2_ELSE_0__q5[1],
	       { sfdin__h34760[52:0], 52'd0 } != 105'd0 } ;
  assign _theResult___snd_fst__h45294 =
	     { IF_sfdin5186_BIT_4_THEN_2_ELSE_0__q10[1],
	       { sfdin__h45186[3:0], 52'd0 } != 56'd0 } ;
  assign _theResult___snd_fst_exp__h106491 =
	     _3970_MINUS_0_CONCAT_IF_iFifo_first__288_BIT_94_ETC___d2876 ?
	       11'd0 :
	       _theResult___fst_exp__h106488 ;
  assign _theResult___snd_fst_exp__h124833 =
	     SEXT_iFifo_first__288_BITS_102_TO_95_816_MINUS_ETC___d2999 ?
	       _theResult___fst_exp__h116078 :
	       _theResult___fst_exp__h124830 ;
  assign _theResult___snd_fst_exp__h145398 =
	     _3970_MINUS_0_CONCAT_IF_iFifo_first__288_BIT_29_ETC___d2101 ?
	       11'd0 :
	       _theResult___fst_exp__h145395 ;
  assign _theResult___snd_fst_exp__h163740 =
	     SEXT_iFifo_first__288_BITS_37_TO_30_041_MINUS__ETC___d2224 ?
	       _theResult___fst_exp__h154985 :
	       _theResult___fst_exp__h163737 ;
  assign _theResult___snd_fst_exp__h190394 =
	     _3074_MINUS_0_CONCAT_IF_resWire_wget__595_BIT_5_ETC___d3718 ?
	       _theResult___fst_exp__h181809 :
	       _theResult___fst_exp__h190391 ;
  assign _theResult___snd_fst_exp__h208214 =
	     SEXT_resWire_wget__595_BITS_67_TO_57_601_MINUS_ETC___d4218 ?
	       _theResult___fst_exp__h199575 :
	       _theResult___fst_exp__h208211 ;
  assign _theResult___snd_fst_exp__h67853 =
	     _3970_MINUS_0_CONCAT_IF_iFifo_first__288_BIT_15_ETC___d1381 ?
	       11'd0 :
	       _theResult___fst_exp__h67850 ;
  assign _theResult___snd_fst_exp__h86195 =
	     SEXT_iFifo_first__288_BITS_167_TO_160_321_MINU_ETC___d1516 ?
	       _theResult___fst_exp__h77440 :
	       _theResult___fst_exp__h86192 ;
  assign _theResult___snd_fst_sfd__h106492 =
	     _3970_MINUS_0_CONCAT_IF_iFifo_first__288_BIT_94_ETC___d2876 ?
	       52'd0 :
	       _theResult___fst_sfd__h106489 ;
  assign _theResult___snd_fst_sfd__h124834 =
	     SEXT_iFifo_first__288_BITS_102_TO_95_816_MINUS_ETC___d2999 ?
	       _theResult___fst_sfd__h116079 :
	       _theResult___fst_sfd__h124831 ;
  assign _theResult___snd_fst_sfd__h125821 =
	     (iFifo$D_OUT[29:7] == 23'd0) ?
	       52'h4000000000000 :
	       out___1_sfd__h125570 ;
  assign _theResult___snd_fst_sfd__h145399 =
	     _3970_MINUS_0_CONCAT_IF_iFifo_first__288_BIT_29_ETC___d2101 ?
	       52'd0 :
	       _theResult___fst_sfd__h145396 ;
  assign _theResult___snd_fst_sfd__h163741 =
	     SEXT_iFifo_first__288_BITS_37_TO_30_041_MINUS__ETC___d2224 ?
	       _theResult___fst_sfd__h154986 :
	       _theResult___fst_sfd__h163738 ;
  assign _theResult___snd_fst_sfd__h165451 =
	     (fpu_madd_fResult_S9$D_OUT[56:34] == 23'd0) ?
	       23'd2097152 :
	       fpu_madd_fResult_S9$D_OUT[56:34] ;
  assign _theResult___snd_fst_sfd__h190395 =
	     _3074_MINUS_0_CONCAT_IF_resWire_wget__595_BIT_5_ETC___d3718 ?
	       _theResult___fst_sfd__h181810 :
	       _theResult___fst_sfd__h190392 ;
  assign _theResult___snd_fst_sfd__h208215 =
	     SEXT_resWire_wget__595_BITS_67_TO_57_601_MINUS_ETC___d4218 ?
	       _theResult___fst_sfd__h199576 :
	       _theResult___fst_sfd__h208212 ;
  assign _theResult___snd_fst_sfd__h48274 =
	     (iFifo$D_OUT[159:137] == 23'd0) ?
	       52'h4000000000000 :
	       out___1_sfd__h48023 ;
  assign _theResult___snd_fst_sfd__h67854 =
	     _3970_MINUS_0_CONCAT_IF_iFifo_first__288_BIT_15_ETC___d1381 ?
	       52'd0 :
	       _theResult___fst_sfd__h67851 ;
  assign _theResult___snd_fst_sfd__h86196 =
	     SEXT_iFifo_first__288_BITS_167_TO_160_321_MINU_ETC___d1516 ?
	       _theResult___fst_sfd__h77441 :
	       _theResult___fst_sfd__h86193 ;
  assign _theResult___snd_fst_sfd__h86914 =
	     (iFifo$D_OUT[94:72] == 23'd0) ?
	       52'h4000000000000 :
	       out___1_sfd__h86663 ;
  assign _theResult___snd_snd__h35188 =
	     (fpu_madd_fProd_S3$D_OUT == 106'd0) ? 2'd0 : 2'd1 ;
  assign _theResult___snd_snd_snd__h35186 =
	     fpu_madd_fState_S3_first__96_BITS_12_TO_0_02_S_ETC___d205 ?
	       _theResult___snd_snd__h35188 :
	       guardBC__h19483 ;
  assign din_exp4683_MINUS_1023__q3 = din_exp__h34683 - 11'd1023 ;
  assign din_exp__h34683 =
	     _7170_MINUS_fpu_madd_fState_S3_first__96_BITS_1_ETC___d209 ?
	       value__h34700[10:0] :
	       11'd0 ;
  assign din_inc___2_exp__h124895 = _theResult___fst_exp__h105762 + 11'd1 ;
  assign din_inc___2_exp__h124930 = _theResult___fst_exp__h115278 + 11'd1 ;
  assign din_inc___2_exp__h124956 = _theResult___fst_exp__h124079 + 11'd1 ;
  assign din_inc___2_exp__h163802 = _theResult___fst_exp__h144669 + 11'd1 ;
  assign din_inc___2_exp__h163837 = _theResult___fst_exp__h154185 + 11'd1 ;
  assign din_inc___2_exp__h163863 = _theResult___fst_exp__h162986 + 11'd1 ;
  assign din_inc___2_exp__h208249 = _theResult___fst_exp__h181212 + 8'd1 ;
  assign din_inc___2_exp__h208275 = _theResult___fst_exp__h189868 + 8'd1 ;
  assign din_inc___2_exp__h208310 = _theResult___fst_exp__h198978 + 8'd1 ;
  assign din_inc___2_exp__h208336 = _theResult___fst_exp__h207663 + 8'd1 ;
  assign din_inc___2_exp__h46446 = fpu_madd_fState_S8$D_OUT[65:55] + 11'd1 ;
  assign din_inc___2_exp__h86257 = _theResult___fst_exp__h67124 + 11'd1 ;
  assign din_inc___2_exp__h86292 = _theResult___fst_exp__h76640 + 11'd1 ;
  assign din_inc___2_exp__h86318 = _theResult___fst_exp__h85441 + 11'd1 ;
  assign exp__h208232 =
	     (fpu_madd_fResult_S9$D_OUT[67:57] == 11'd2047) ?
	       8'd255 :
	       _theResult___fst_exp__h208223 ;
  assign fpu_madd_fOperand_S0D_OUT_BITS_129_TO_119_MIN_ETC__q143 =
	     fpu_madd_fOperand_S0$D_OUT[129:119] - 11'd1023 ;
  assign fpu_madd_fOperand_S0D_OUT_BITS_65_TO_55_MINUS_ETC__q144 =
	     fpu_madd_fOperand_S0$D_OUT[65:55] - 11'd1023 ;
  assign fpu_madd_fOperand_S0_first_BITS_129_TO_119_7_E_ETC___d127 =
	     fpu_madd_fOperand_S0$D_OUT[129:119] == 11'd2047 &&
	     fpu_madd_fOperand_S0$D_OUT[118:67] == 52'd0 &&
	     fpu_madd_fOperand_S0$D_OUT[65:55] == 11'd0 &&
	     fpu_madd_fOperand_S0$D_OUT[54:3] == 52'd0 ||
	     fpu_madd_fOperand_S0$D_OUT[129:119] == 11'd0 &&
	     fpu_madd_fOperand_S0$D_OUT[118:67] == 52'd0 &&
	     fpu_madd_fOperand_S0$D_OUT[65:55] == 11'd2047 &&
	     fpu_madd_fOperand_S0$D_OUT[54:3] == 52'd0 ;
  assign fpu_madd_fOperand_S0_first_BITS_129_TO_119_7_E_ETC___d58 =
	     fpu_madd_fOperand_S0$D_OUT[129:119] == 11'd2047 &&
	     fpu_madd_fOperand_S0$D_OUT[118:67] == 52'd0 ||
	     fpu_madd_fOperand_S0$D_OUT[65:55] == 11'd2047 &&
	     fpu_madd_fOperand_S0$D_OUT[54:3] == 52'd0 ||
	     x__h329 == 11'd0 && _theResult___fst_sfd__h398 == 52'd0 &&
	     (fpu_madd_fOperand_S0$D_OUT[129:119] == 11'd0 &&
	      fpu_madd_fOperand_S0$D_OUT[118:67] == 52'd0 ||
	      fpu_madd_fOperand_S0$D_OUT[65:55] == 11'd0 &&
	      fpu_madd_fOperand_S0$D_OUT[54:3] == 52'd0) &&
	     fpu_madd_fOperand_S0_first_BIT_195_AND_fpu_mad_ETC___d56 ;
  assign fpu_madd_fOperand_S0_first_BIT_195_AND_fpu_mad_ETC___d56 =
	     (fpu_madd_fOperand_S0$D_OUT[195] &&
	      fpu_madd_fOperand_S0$D_OUT[194]) ==
	     NOT_fpu_madd_fOperand_S0_first_BIT_130_2_EQ_fp_ETC___d55 ;
  assign fpu_madd_fProd_S3_first__10_SRL_IF_7170_MINUS__ETC___d213 =
	     fpu_madd_fProd_S3$D_OUT >>
	     _7170_MINUS_fpu_madd_fState_S3_first__96_BITS_1_ETC___d208 ;
  assign fpu_madd_fResult_S9D_OUT_BITS_67_TO_57_MINUS__ETC__q110 =
	     fpu_madd_fResult_S9$D_OUT[67:57] - 11'd1023 ;
  assign fpu_madd_fState_S3_first__96_BITS_12_TO_0_02_S_ETC___d203 =
	     (fpu_madd_fState_S3$D_OUT[12:0] ^ 13'h1000) <= 13'd5119 ;
  assign fpu_madd_fState_S3_first__96_BITS_12_TO_0_02_S_ETC___d205 =
	     (fpu_madd_fState_S3$D_OUT[12:0] ^ 13'h1000) < 13'd3020 ;
  assign fpu_madd_fState_S3_first__96_BITS_86_TO_82_01__ETC___d702 =
	     fpu_madd_fState_S3$D_OUT[86:82] |
	     { 2'd0,
	       sfdBC__h19479[105] &&
	       IF_IF_7170_MINUS_fpu_madd_fState_S3_first__96__ETC___d232 ==
	       12'd1023,
	       _theResult___fst_exp__h34769 == 11'd0 &&
	       guardBC__h19483 != 2'd0,
	       sfdBC__h19479[105] &&
	       IF_IF_7170_MINUS_fpu_madd_fState_S3_first__96__ETC___d232 ==
	       12'd1023 } ;
  assign fpu_madd_fState_S4D_OUT_BITS_128_TO_118_MINUS_ETC__q7 =
	     fpu_madd_fState_S4$D_OUT[128:118] - 11'd1023 ;
  assign fpu_madd_fState_S4D_OUT_BITS_64_TO_54_MINUS_1023__q6 =
	     fpu_madd_fState_S4$D_OUT[64:54] - 11'd1023 ;
  assign fpu_madd_fState_S5_first__02_BITS_56_TO_0_11_S_ETC___d816 =
	     fpu_madd_fState_S5$D_OUT[56:0] >>
	     fpu_madd_fState_S5$D_OUT[126:114] ;
  assign fpu_madd_fState_S7_first__52_BITS_137_TO_133_5_ETC___d1143 =
	     fpu_madd_fState_S7$D_OUT[137:133] |
	     { 2'd0,
	       sfd__h36936[56] &&
	       IF_fpu_madd_fState_S7_first__52_BITS_126_TO_11_ETC___d869 ==
	       12'd1023,
	       _theResult___fst_exp__h45195 == 11'd0 && guard__h36940 != 2'd0,
	       sfd__h36936[56] &&
	       IF_fpu_madd_fState_S7_first__52_BITS_126_TO_11_ETC___d869 ==
	       12'd1023 } ;
  assign fpu_madd_fState_S8_first__161_BITS_75_TO_71_23_ETC___d1244 =
	     fpu_madd_fState_S8$D_OUT[75:71] |
	     { 2'd0,
	       IF_fpu_madd_fState_S8_first__161_BITS_65_TO_55_ETC___d1212 ==
	       11'd2047 &&
	       ((fpu_madd_fState_S8$D_OUT[65:55] == 11'd2047) ?
		  fpu_madd_fState_S8$D_OUT[54:3] :
		  _theResult___fst_sfd__h46440) ==
	       52'd0,
	       1'd0,
	       fpu_madd_fState_S8$D_OUT[65:55] != 11'd2047 &&
	       fpu_madd_fState_S8$D_OUT[2:1] != 2'b0 } ;
  assign guardBC__h19483 =
	     (sfdBC__h19479[105] &&
	      IF_IF_7170_MINUS_fpu_madd_fState_S3_first__96__ETC___d232 ==
	      12'd1023) ?
	       2'd3 :
	       _theResult___snd_fst__h34868 ;
  assign guard__h107050 =
	     { IF_sfdin15272_BIT_4_THEN_2_ELSE_0__q78[1],
	       { sfdin__h115272[3:0], 52'd0 } != 56'd0 } ;
  assign guard__h107648 = x__h107750 != 57'd0 ;
  assign guard__h116089 =
	     { IF_theResult___snd24025_BIT_4_THEN_2_ELSE_0__q81[1],
	       { _theResult___snd__h124025[3:0], 52'd0 } != 56'd0 } ;
  assign guard__h136708 =
	     { IF_theResult___snd44620_BIT_4_THEN_2_ELSE_0__q41[1],
	       { _theResult___snd__h144620[3:0], 52'd0 } != 56'd0 } ;
  assign guard__h145957 =
	     { IF_sfdin54179_BIT_4_THEN_2_ELSE_0__q45[1],
	       { sfdin__h154179[3:0], 52'd0 } != 56'd0 } ;
  assign guard__h146555 = x__h146657 != 57'd0 ;
  assign guard__h154996 =
	     { IF_theResult___snd62932_BIT_4_THEN_2_ELSE_0__q48[1],
	       { _theResult___snd__h162932[3:0], 52'd0 } != 56'd0 } ;
  assign guard__h173113 =
	     { IF_sfdin81206_BIT_33_THEN_2_ELSE_0__q107[1],
	       { sfdin__h181206[32:0], 23'd0 } != 56'd0 } ;
  assign guard__h181820 =
	     { IF_theResult___snd89819_BIT_33_THEN_2_ELSE_0__q109[1],
	       { _theResult___snd__h189819[32:0], 23'd0 } != 56'd0 } ;
  assign guard__h190750 =
	     { IF_sfdin98972_BIT_33_THEN_2_ELSE_0__q113[1],
	       { sfdin__h198972[32:0], 23'd0 } != 56'd0 } ;
  assign guard__h191348 = x__h191450 != 57'd0 ;
  assign guard__h199586 =
	     { IF_theResult___snd07609_BIT_33_THEN_2_ELSE_0__q116[1],
	       { _theResult___snd__h207609[32:0], 23'd0 } != 56'd0 } ;
  assign guard__h36184 = fpu_madd_fState_S5$D_OUT[56:0] << x__h36288 ;
  assign guard__h36940 =
	     (sfd__h36936[56] &&
	      IF_fpu_madd_fState_S7_first__52_BITS_126_TO_11_ETC___d869 ==
	      12'd1023) ?
	       2'd3 :
	       _theResult___snd_fst__h45294 ;
  assign guard__h59163 =
	     { IF_theResult___snd7075_BIT_4_THEN_2_ELSE_0__q14[1],
	       { _theResult___snd__h67075[3:0], 52'd0 } != 56'd0 } ;
  assign guard__h68412 =
	     { IF_sfdin6634_BIT_4_THEN_2_ELSE_0__q18[1],
	       { sfdin__h76634[3:0], 52'd0 } != 56'd0 } ;
  assign guard__h69010 = x__h69112 != 57'd0 ;
  assign guard__h77451 =
	     { IF_theResult___snd5387_BIT_4_THEN_2_ELSE_0__q21[1],
	       { _theResult___snd__h85387[3:0], 52'd0 } != 56'd0 } ;
  assign guard__h97801 =
	     { IF_theResult___snd05713_BIT_4_THEN_2_ELSE_0__q74[1],
	       { _theResult___snd__h105713[3:0], 52'd0 } != 56'd0 } ;
  assign iFifoD_OUT_BITS_102_TO_95_MINUS_127__q75 =
	     iFifo$D_OUT[102:95] - 8'd127 ;
  assign iFifoD_OUT_BITS_167_TO_160_MINUS_127__q15 =
	     iFifo$D_OUT[167:160] - 8'd127 ;
  assign iFifoD_OUT_BITS_37_TO_30_MINUS_127__q42 =
	     iFifo$D_OUT[37:30] - 8'd127 ;
  assign out___1_sfd__h125570 = { iFifo$D_OUT[29:7], 29'd0 } ;
  assign out___1_sfd__h48023 = { iFifo$D_OUT[159:137], 29'd0 } ;
  assign out___1_sfd__h86663 = { iFifo$D_OUT[94:72], 29'd0 } ;
  assign out_exp__h106410 =
	     _theResult___snd__h105713[5] ?
	       _theResult___exp__h106407 :
	       _theResult___fst_exp__h105762 ;
  assign out_exp__h116000 =
	     sfdin__h115272[5] ?
	       _theResult___exp__h115997 :
	       _theResult___fst_exp__h115278 ;
  assign out_exp__h124752 =
	     _theResult___snd__h124025[5] ?
	       _theResult___exp__h124749 :
	       _theResult___fst_exp__h124079 ;
  assign out_exp__h145317 =
	     _theResult___snd__h144620[5] ?
	       _theResult___exp__h145314 :
	       _theResult___fst_exp__h144669 ;
  assign out_exp__h154907 =
	     sfdin__h154179[5] ?
	       _theResult___exp__h154904 :
	       _theResult___fst_exp__h154185 ;
  assign out_exp__h163659 =
	     _theResult___snd__h162932[5] ?
	       _theResult___exp__h163656 :
	       _theResult___fst_exp__h162986 ;
  assign out_exp__h181731 =
	     sfdin__h181206[34] ?
	       _theResult___exp__h181728 :
	       _theResult___fst_exp__h181212 ;
  assign out_exp__h190313 =
	     _theResult___snd__h189819[34] ?
	       _theResult___exp__h190310 :
	       _theResult___fst_exp__h189868 ;
  assign out_exp__h199497 =
	     sfdin__h198972[34] ?
	       _theResult___exp__h199494 :
	       _theResult___fst_exp__h198978 ;
  assign out_exp__h208133 =
	     _theResult___snd__h207609[34] ?
	       _theResult___exp__h208130 :
	       _theResult___fst_exp__h207663 ;
  assign out_exp__h46364 =
	     fpu_madd_fState_S8$D_OUT[3] ?
	       _theResult___exp__h46361 :
	       fpu_madd_fState_S8$D_OUT[65:55] ;
  assign out_exp__h67772 =
	     _theResult___snd__h67075[5] ?
	       _theResult___exp__h67769 :
	       _theResult___fst_exp__h67124 ;
  assign out_exp__h77362 =
	     sfdin__h76634[5] ?
	       _theResult___exp__h77359 :
	       _theResult___fst_exp__h76640 ;
  assign out_exp__h86114 =
	     _theResult___snd__h85387[5] ?
	       _theResult___exp__h86111 :
	       _theResult___fst_exp__h85441 ;
  assign out_sfd__h106411 =
	     _theResult___snd__h105713[5] ?
	       _theResult___sfd__h106408 :
	       _theResult___snd__h105713[56:5] ;
  assign out_sfd__h116001 =
	     sfdin__h115272[5] ?
	       _theResult___sfd__h115998 :
	       sfdin__h115272[56:5] ;
  assign out_sfd__h124753 =
	     _theResult___snd__h124025[5] ?
	       _theResult___sfd__h124750 :
	       _theResult___snd__h124025[56:5] ;
  assign out_sfd__h145318 =
	     _theResult___snd__h144620[5] ?
	       _theResult___sfd__h145315 :
	       _theResult___snd__h144620[56:5] ;
  assign out_sfd__h154908 =
	     sfdin__h154179[5] ?
	       _theResult___sfd__h154905 :
	       sfdin__h154179[56:5] ;
  assign out_sfd__h163660 =
	     _theResult___snd__h162932[5] ?
	       _theResult___sfd__h163657 :
	       _theResult___snd__h162932[56:5] ;
  assign out_sfd__h181732 =
	     sfdin__h181206[34] ?
	       _theResult___sfd__h181729 :
	       sfdin__h181206[56:34] ;
  assign out_sfd__h190314 =
	     _theResult___snd__h189819[34] ?
	       _theResult___sfd__h190311 :
	       _theResult___snd__h189819[56:34] ;
  assign out_sfd__h199498 =
	     sfdin__h198972[34] ?
	       _theResult___sfd__h199495 :
	       sfdin__h198972[56:34] ;
  assign out_sfd__h208134 =
	     _theResult___snd__h207609[34] ?
	       _theResult___sfd__h208131 :
	       _theResult___snd__h207609[56:34] ;
  assign out_sfd__h46365 =
	     fpu_madd_fState_S8$D_OUT[3] ?
	       _theResult___sfd__h46362 :
	       fpu_madd_fState_S8$D_OUT[54:3] ;
  assign out_sfd__h67773 =
	     _theResult___snd__h67075[5] ?
	       _theResult___sfd__h67770 :
	       _theResult___snd__h67075[56:5] ;
  assign out_sfd__h77363 =
	     sfdin__h76634[5] ?
	       _theResult___sfd__h77360 :
	       sfdin__h76634[56:5] ;
  assign out_sfd__h86115 =
	     _theResult___snd__h85387[5] ?
	       _theResult___sfd__h86112 :
	       _theResult___snd__h85387[56:5] ;
  assign resWire_wget__595_BITS_4_TO_0_843_OR_NOT_resWi_ETC___d4953 =
	     fpu_madd_fResult_S9$D_OUT[4:0] |
	     { (fpu_madd_fResult_S9$D_OUT[67:57] != 11'd2047 ||
		fpu_madd_fResult_S9$D_OUT[56:5] == 52'd0) &&
	       (fpu_madd_fResult_S9$D_OUT[67:57] != 11'd2047 ||
		fpu_madd_fResult_S9$D_OUT[56:5] != 52'd0) &&
	       (fpu_madd_fResult_S9$D_OUT[67:57] != 11'd0 ||
		fpu_madd_fResult_S9$D_OUT[56:5] != 52'd0) &&
	       IF_resWire_wget__595_BITS_67_TO_57_601_EQ_0_60_ETC___d4894,
	       (fpu_madd_fResult_S9$D_OUT[67:57] != 11'd2047 ||
		fpu_madd_fResult_S9$D_OUT[56:5] == 52'd0) &&
	       (fpu_madd_fResult_S9$D_OUT[67:57] != 11'd2047 ||
		fpu_madd_fResult_S9$D_OUT[56:5] != 52'd0) &&
	       (fpu_madd_fResult_S9$D_OUT[67:57] != 11'd0 ||
		fpu_madd_fResult_S9$D_OUT[56:5] != 52'd0) &&
	       IF_resWire_wget__595_BITS_67_TO_57_601_EQ_0_60_ETC___d4905,
	       (fpu_madd_fResult_S9$D_OUT[67:57] != 11'd2047 ||
		fpu_madd_fResult_S9$D_OUT[56:5] == 52'd0) &&
	       (fpu_madd_fResult_S9$D_OUT[67:57] != 11'd2047 ||
		fpu_madd_fResult_S9$D_OUT[56:5] != 52'd0) &&
	       (fpu_madd_fResult_S9$D_OUT[67:57] != 11'd0 ||
		fpu_madd_fResult_S9$D_OUT[56:5] != 52'd0) &&
	       IF_resWire_wget__595_BITS_67_TO_57_601_EQ_0_60_ETC___d4921,
	       (fpu_madd_fResult_S9$D_OUT[67:57] != 11'd2047 ||
		fpu_madd_fResult_S9$D_OUT[56:5] == 52'd0) &&
	       (fpu_madd_fResult_S9$D_OUT[67:57] != 11'd2047 ||
		fpu_madd_fResult_S9$D_OUT[56:5] != 52'd0) &&
	       (fpu_madd_fResult_S9$D_OUT[67:57] != 11'd0 ||
		fpu_madd_fResult_S9$D_OUT[56:5] != 52'd0) &&
	       IF_resWire_wget__595_BITS_67_TO_57_601_EQ_0_60_ETC___d4934,
	       (fpu_madd_fResult_S9$D_OUT[67:57] != 11'd2047 ||
		fpu_madd_fResult_S9$D_OUT[56:5] == 52'd0) &&
	       (fpu_madd_fResult_S9$D_OUT[67:57] != 11'd2047 ||
		fpu_madd_fResult_S9$D_OUT[56:5] != 52'd0) &&
	       (fpu_madd_fResult_S9$D_OUT[67:57] != 11'd0 ||
		fpu_madd_fResult_S9$D_OUT[56:5] != 52'd0) &&
	       IF_resWire_wget__595_BITS_67_TO_57_601_EQ_0_60_ETC___d4947 } ;
  assign result__h107653 =
	     { _0b0_CONCAT_NOT_iFifo_first__288_BITS_102_TO_95_ETC___d3004[56:1],
	       _0b0_CONCAT_NOT_iFifo_first__288_BITS_102_TO_95_ETC___d3004[0] |
	       guard__h107648 } ;
  assign result__h146560 =
	     { _0b0_CONCAT_NOT_iFifo_first__288_BITS_37_TO_30__ETC___d2229[56:1],
	       _0b0_CONCAT_NOT_iFifo_first__288_BITS_37_TO_30__ETC___d2229[0] |
	       guard__h146555 } ;
  assign result__h191353 =
	     { _0b0_CONCAT_NOT_resWire_wget__595_BITS_67_TO_57_ETC___d4223[56:1],
	       _0b0_CONCAT_NOT_resWire_wget__595_BITS_67_TO_57_ETC___d4223[0] |
	       guard__h191348 } ;
  assign result__h36189 =
	     { fpu_madd_fState_S5_first__02_BITS_56_TO_0_11_S_ETC___d816[56:1],
	       fpu_madd_fState_S5_first__02_BITS_56_TO_0_11_S_ETC___d816[0] |
	       guard__h36184 != 57'd0 } ;
  assign result__h69015 =
	     { _0b0_CONCAT_NOT_iFifo_first__288_BITS_167_TO_16_ETC___d1521[56:1],
	       _0b0_CONCAT_NOT_iFifo_first__288_BITS_167_TO_16_ETC___d1521[0] |
	       guard__h69010 } ;
  assign rmdFifo_i_notFull__287_AND_IF_iFifo_first__288_ETC___d1306 =
	     rmdFifo$FULL_N &&
	     CASE_iFifoD_OUT_BITS_3_TO_0_0_fpu_madd_fOpera_ETC__q145 ;
  assign sfdA__h35394 =
	     { 1'b0,
	       fpu_madd_fState_S4$D_OUT[128:118] != 11'd0,
	       fpu_madd_fState_S4$D_OUT[117:66],
	       3'b0 } ;
  assign sfdBC__h19479 =
	     _7170_MINUS_fpu_madd_fState_S3_first__96_BITS_1_ETC___d209 ?
	       fpu_madd_fProd_S3$D_OUT :
	       _theResult___fst__h20644 ;
  assign sfdBC__h35395 =
	     { 1'b0,
	       fpu_madd_fState_S4$D_OUT[64:54] != 11'd0,
	       fpu_madd_fState_S4$D_OUT[53:0],
	       1'b0 } ;
  assign sfd__h105780 =
	     { 1'b0,
	       _theResult___fst_exp__h105762 != 11'd0,
	       _theResult___snd__h105713[56:5] } +
	     54'd1 ;
  assign sfd__h115370 =
	     { 1'b0,
	       _theResult___fst_exp__h115278 != 11'd0,
	       sfdin__h115272[56:5] } +
	     54'd1 ;
  assign sfd__h124098 =
	     { 1'b0,
	       _theResult___fst_exp__h124079 != 11'd0,
	       _theResult___snd__h124025[56:5] } +
	     54'd1 ;
  assign sfd__h125871 = { value__h130256, 32'd0 } ;
  assign sfd__h144687 =
	     { 1'b0,
	       _theResult___fst_exp__h144669 != 11'd0,
	       _theResult___snd__h144620[56:5] } +
	     54'd1 ;
  assign sfd__h154277 =
	     { 1'b0,
	       _theResult___fst_exp__h154185 != 11'd0,
	       sfdin__h154179[56:5] } +
	     54'd1 ;
  assign sfd__h163005 =
	     { 1'b0,
	       _theResult___fst_exp__h162986 != 11'd0,
	       _theResult___snd__h162932[56:5] } +
	     54'd1 ;
  assign sfd__h165501 = { value__h173723, 3'd0 } ;
  assign sfd__h181304 =
	     { 1'b0,
	       _theResult___fst_exp__h181212 != 8'd0,
	       sfdin__h181206[56:34] } +
	     25'd1 ;
  assign sfd__h189886 =
	     { 1'b0,
	       _theResult___fst_exp__h189868 != 8'd0,
	       _theResult___snd__h189819[56:34] } +
	     25'd1 ;
  assign sfd__h199070 =
	     { 1'b0,
	       _theResult___fst_exp__h198978 != 8'd0,
	       sfdin__h198972[56:34] } +
	     25'd1 ;
  assign sfd__h207682 =
	     { 1'b0,
	       _theResult___fst_exp__h207663 != 8'd0,
	       _theResult___snd__h207609[56:34] } +
	     25'd1 ;
  assign sfd__h208233 =
	     (fpu_madd_fResult_S9$D_OUT[67:57] == 11'd2047 &&
	      fpu_madd_fResult_S9$D_OUT[56:5] != 52'd0) ?
	       _theResult___snd_fst_sfd__h165451 :
	       _theResult___fst_sfd__h208227 ;
  assign sfd__h3210 = { 1'd1, _theResult___fst_sfd__h398[50:0] } ;
  assign sfd__h3213 = { 1'd1, fpu_madd_fOperand_S0$D_OUT[117:67] } ;
  assign sfd__h3216 = { 1'd1, fpu_madd_fOperand_S0$D_OUT[53:3] } ;
  assign sfd__h36936 =
	     fpu_madd_fState_S7$D_OUT[128] ?
	       fpu_madd_fState_S7$D_OUT[56:0] :
	       fpu_madd_fState_S7$D_OUT[113:57] ;
  assign sfd__h45857 =
	     { 1'b0,
	       fpu_madd_fState_S8$D_OUT[65:55] != 11'd0,
	       fpu_madd_fState_S8$D_OUT[54:3] } +
	     54'd1 ;
  assign sfd__h48324 = { value__h52711, 32'd0 } ;
  assign sfd__h67142 =
	     { 1'b0,
	       _theResult___fst_exp__h67124 != 11'd0,
	       _theResult___snd__h67075[56:5] } +
	     54'd1 ;
  assign sfd__h76732 =
	     { 1'b0,
	       _theResult___fst_exp__h76640 != 11'd0,
	       sfdin__h76634[56:5] } +
	     54'd1 ;
  assign sfd__h85460 =
	     { 1'b0,
	       _theResult___fst_exp__h85441 != 11'd0,
	       _theResult___snd__h85387[56:5] } +
	     54'd1 ;
  assign sfd__h86964 = { value__h91349, 32'd0 } ;
  assign sfdin__h115272 =
	     _theResult____h107040[56] ?
	       _theResult___snd__h115289 :
	       _theResult___snd__h115300 ;
  assign sfdin__h154179 =
	     _theResult____h145947[56] ?
	       _theResult___snd__h154196 :
	       _theResult___snd__h154207 ;
  assign sfdin__h181206 =
	     _theResult____h173103[56] ?
	       _theResult___snd__h181223 :
	       _theResult___snd__h181234 ;
  assign sfdin__h198972 =
	     _theResult____h190740[56] ?
	       _theResult___snd__h198989 :
	       _theResult___snd__h199000 ;
  assign sfdin__h34760 =
	     sfdBC__h19479[105] ?
	       _theResult___snd__h34783 :
	       _theResult___snd__h34797 ;
  assign sfdin__h45186 =
	     sfd__h36936[56] ?
	       _theResult___snd__h45209 :
	       _theResult___snd__h45223 ;
  assign sfdin__h76634 =
	     _theResult____h68402[56] ?
	       _theResult___snd__h76651 :
	       _theResult___snd__h76662 ;
  assign sfdlsb__h20642 = x__h20713 != 106'd0 ;
  assign value5124_BITS_10_TO_0_MINUS_1023__q8 =
	     value__h45124[10:0] - 11'd1023 ;
  assign value__h130256 =
	     { 1'b0, iFifo$D_OUT[37:30] != 8'd0, iFifo$D_OUT[29:7] } ;
  assign value__h173723 =
	     { 1'b0,
	       fpu_madd_fResult_S9$D_OUT[67:57] != 11'd0,
	       fpu_madd_fResult_S9$D_OUT[56:5] } ;
  assign value__h34700 = fpu_madd_fState_S3$D_OUT[12:0] + 13'd1023 ;
  assign value__h45124 = fpu_madd_fState_S7$D_OUT[126:114] + 13'd1023 ;
  assign value__h52711 =
	     { 1'b0, iFifo$D_OUT[167:160] != 8'd0, iFifo$D_OUT[159:137] } ;
  assign value__h91349 =
	     { 1'b0, iFifo$D_OUT[102:95] != 8'd0, iFifo$D_OUT[94:72] } ;
  assign x__h107750 = sfd__h86964 << x__h107783 ;
  assign x__h107783 =
	     12'd57 -
	     _3074_MINUS_SEXT_iFifo_first__288_BITS_102_TO_9_ETC___d3000 ;
  assign x__h146657 = sfd__h125871 << x__h146690 ;
  assign x__h146690 =
	     12'd57 -
	     _3074_MINUS_SEXT_iFifo_first__288_BITS_37_TO_30_ETC___d2225 ;
  assign x__h18060 =
	     { fpu_madd_fOperand_S0$D_OUT[129:119] != 11'd0,
	       fpu_madd_fOperand_S0$D_OUT[118:67] } ;
  assign x__h18072 =
	     { fpu_madd_fOperand_S0$D_OUT[65:55] != 11'd0,
	       fpu_madd_fOperand_S0$D_OUT[54:3] } ;
  assign x__h191450 = sfd__h165501 << x__h191483 ;
  assign x__h191483 =
	     12'd57 -
	     _3970_MINUS_SEXT_resWire_wget__595_BITS_67_TO_5_ETC___d4219 ;
  assign x__h20713 = fpu_madd_fProd_S3$D_OUT << x__h20746 ;
  assign x__h20746 =
	     13'd106 -
	     _7170_MINUS_fpu_madd_fState_S3_first__96_BITS_1_ETC___d208 ;
  assign x__h329 =
	     fpu_madd_fOperand_S0$D_OUT[195] ?
	       fpu_madd_fOperand_S0$D_OUT[193:183] :
	       11'd0 ;
  assign x__h35223 =
	     fpu_madd_fState_S3_first__96_BITS_12_TO_0_02_S_ETC___d203 ?
	       _theResult___snd_snd_snd__h35186 :
	       2'd3 ;
  assign x__h35757 =
	     { 1'b0,
	       NOT_fpu_madd_fState_S4_first__48_BIT_130_54_59_ETC___d785 ?
		 { fpu_madd_fState_S4$D_OUT[64:54] != 11'd0,
		   fpu_madd_fState_S4$D_OUT[53:0],
		   1'b0 } :
		 { fpu_madd_fState_S4$D_OUT[128:118] != 11'd0,
		   fpu_madd_fState_S4$D_OUT[117:66],
		   3'b0 } } ;
  assign x__h35761 =
	     { 1'b0,
	       NOT_fpu_madd_fState_S4_first__48_BIT_130_54_59_ETC___d785 ?
		 { fpu_madd_fState_S4$D_OUT[128:118] != 11'd0,
		   fpu_madd_fState_S4$D_OUT[117:66],
		   3'b0 } :
		 { fpu_madd_fState_S4$D_OUT[64:54] != 11'd0,
		   fpu_madd_fState_S4$D_OUT[53:0],
		   1'b0 } } ;
  assign x__h36176 =
	     fpu_madd_fState_S5$D_OUT[215] ?
	       fpu_madd_fState_S5$D_OUT[56:0] :
	       (((fpu_madd_fState_S5$D_OUT[126:114] ^ 13'h1000) < 13'd4153) ?
		  result__h36189 :
		  ((fpu_madd_fState_S5$D_OUT[56:0] == 57'd0) ?
		     fpu_madd_fState_S5$D_OUT[56:0] :
		     57'd1)) ;
  assign x__h36288 = 13'd57 - fpu_madd_fState_S5$D_OUT[126:114] ;
  assign x__h36688 =
	     fpu_madd_fState_S6$D_OUT[113:57] +
	     fpu_madd_fState_S6$D_OUT[56:0] ;
  assign x__h36697 =
	     fpu_madd_fState_S6$D_OUT[113:57] -
	     fpu_madd_fState_S6$D_OUT[56:0] ;
  assign x__h45577 = fpu_madd_fState_S7$D_OUT[202] ? 2'd0 : guard__h36940 ;
  assign x__h69112 = sfd__h48324 << x__h69145 ;
  assign x__h69145 =
	     12'd57 -
	     _3074_MINUS_SEXT_iFifo_first__288_BITS_167_TO_1_ETC___d1517 ;
  always@(rmdFifo$D_OUT or fpu_madd_fResult_S9$D_OUT)
  begin
    case (rmdFifo$D_OUT)
      3'd0, 3'd1: _theResult___fst_exp__h173085 = 8'd255;
      3'd2:
	  _theResult___fst_exp__h173085 =
	      fpu_madd_fResult_S9$D_OUT[68] ? 8'd254 : 8'd255;
      3'd3:
	  _theResult___fst_exp__h173085 =
	      fpu_madd_fResult_S9$D_OUT[68] ? 8'd255 : 8'd254;
      3'd4: _theResult___fst_exp__h173085 = 8'd254;
      default: _theResult___fst_exp__h173085 = 8'd0;
    endcase
  end
  always@(rmdFifo$D_OUT or fpu_madd_fResult_S9$D_OUT)
  begin
    case (rmdFifo$D_OUT)
      3'd0, 3'd1: _theResult___fst_sfd__h173086 = 23'd0;
      3'd2:
	  _theResult___fst_sfd__h173086 =
	      fpu_madd_fResult_S9$D_OUT[68] ? 23'd8388607 : 23'd0;
      3'd3:
	  _theResult___fst_sfd__h173086 =
	      fpu_madd_fResult_S9$D_OUT[68] ? 23'd0 : 23'd8388607;
      3'd4: _theResult___fst_sfd__h173086 = 23'd8388607;
      default: _theResult___fst_sfd__h173086 = 23'd0;
    endcase
  end
  always@(fpu_madd_fState_S8$D_OUT or
	  out_sfd__h46365 or _theResult___sfd__h46362)
  begin
    case (fpu_madd_fState_S8$D_OUT[2:1])
      2'b0, 2'b01:
	  CASE_fpu_madd_fState_S8D_OUT_BITS_2_TO_1_0b0__ETC__q1 =
	      fpu_madd_fState_S8$D_OUT[54:3];
      2'b10:
	  CASE_fpu_madd_fState_S8D_OUT_BITS_2_TO_1_0b0__ETC__q1 =
	      out_sfd__h46365;
      2'b11:
	  CASE_fpu_madd_fState_S8D_OUT_BITS_2_TO_1_0b0__ETC__q1 =
	      _theResult___sfd__h46362;
    endcase
  end
  always@(fpu_madd_fState_S8$D_OUT or _theResult___sfd__h46362)
  begin
    case (fpu_madd_fState_S8$D_OUT[2:1])
      2'b0:
	  CASE_fpu_madd_fState_S8D_OUT_BITS_2_TO_1_0b0__ETC__q2 =
	      fpu_madd_fState_S8$D_OUT[54:3];
      2'b01, 2'b10, 2'b11:
	  CASE_fpu_madd_fState_S8D_OUT_BITS_2_TO_1_0b0__ETC__q2 =
	      _theResult___sfd__h46362;
    endcase
  end
  always@(fpu_madd_fState_S8$D_OUT or
	  CASE_fpu_madd_fState_S8D_OUT_BITS_2_TO_1_0b0__ETC__q1 or
	  CASE_fpu_madd_fState_S8D_OUT_BITS_2_TO_1_0b0__ETC__q2 or
	  _theResult___sfd__h46362)
  begin
    case (fpu_madd_fState_S8$D_OUT[70:68])
      3'd0:
	  _theResult___fst_sfd__h46440 =
	      CASE_fpu_madd_fState_S8D_OUT_BITS_2_TO_1_0b0__ETC__q1;
      3'd1:
	  _theResult___fst_sfd__h46440 =
	      CASE_fpu_madd_fState_S8D_OUT_BITS_2_TO_1_0b0__ETC__q2;
      3'd2:
	  _theResult___fst_sfd__h46440 =
	      (fpu_madd_fState_S8$D_OUT[2:1] == 2'b0 ||
	       fpu_madd_fState_S8$D_OUT[66]) ?
		fpu_madd_fState_S8$D_OUT[54:3] :
		_theResult___sfd__h46362;
      3'd3:
	  _theResult___fst_sfd__h46440 =
	      (fpu_madd_fState_S8$D_OUT[2:1] == 2'b0) ?
		fpu_madd_fState_S8$D_OUT[54:3] :
		(fpu_madd_fState_S8$D_OUT[66] ?
		   _theResult___sfd__h46362 :
		   fpu_madd_fState_S8$D_OUT[54:3]);
      3'd4: _theResult___fst_sfd__h46440 = fpu_madd_fState_S8$D_OUT[54:3];
      default: _theResult___fst_sfd__h46440 = 52'd0;
    endcase
  end
  always@(iFifo$D_OUT)
  begin
    case (iFifo$D_OUT[6:4])
      3'd0, 3'd1: _theResult___fst_exp__h52079 = 11'd2047;
      3'd2:
	  _theResult___fst_exp__h52079 =
	      iFifo$D_OUT[168] ? 11'd2046 : 11'd2047;
      3'd3:
	  _theResult___fst_exp__h52079 =
	      iFifo$D_OUT[168] ? 11'd2047 : 11'd2046;
      3'd4: _theResult___fst_exp__h52079 = 11'd2046;
      default: _theResult___fst_exp__h52079 = 11'd0;
    endcase
  end
  always@(iFifo$D_OUT)
  begin
    case (iFifo$D_OUT[6:4])
      3'd0, 3'd1: _theResult___fst_sfd__h52080 = 52'd0;
      3'd2:
	  _theResult___fst_sfd__h52080 =
	      iFifo$D_OUT[168] ? 52'hFFFFFFFFFFFFF : 52'd0;
      3'd3:
	  _theResult___fst_sfd__h52080 =
	      iFifo$D_OUT[168] ? 52'd0 : 52'hFFFFFFFFFFFFF;
      3'd4: _theResult___fst_sfd__h52080 = 52'hFFFFFFFFFFFFF;
      default: _theResult___fst_sfd__h52080 = 52'd0;
    endcase
  end
  always@(iFifo$D_OUT)
  begin
    case (iFifo$D_OUT[6:4])
      3'd0, 3'd1: _theResult___fst_exp__h90719 = 11'd2047;
      3'd2:
	  _theResult___fst_exp__h90719 =
	      iFifo$D_OUT[103] ? 11'd2046 : 11'd2047;
      3'd3:
	  _theResult___fst_exp__h90719 =
	      iFifo$D_OUT[103] ? 11'd2047 : 11'd2046;
      3'd4: _theResult___fst_exp__h90719 = 11'd2046;
      default: _theResult___fst_exp__h90719 = 11'd0;
    endcase
  end
  always@(iFifo$D_OUT)
  begin
    case (iFifo$D_OUT[6:4])
      3'd0, 3'd1: _theResult___fst_exp__h129626 = 11'd2047;
      3'd2:
	  _theResult___fst_exp__h129626 =
	      iFifo$D_OUT[38] ? 11'd2046 : 11'd2047;
      3'd3:
	  _theResult___fst_exp__h129626 =
	      iFifo$D_OUT[38] ? 11'd2047 : 11'd2046;
      3'd4: _theResult___fst_exp__h129626 = 11'd2046;
      default: _theResult___fst_exp__h129626 = 11'd0;
    endcase
  end
  always@(iFifo$D_OUT)
  begin
    case (iFifo$D_OUT[6:4])
      3'd0, 3'd1: _theResult___fst_sfd__h90720 = 52'd0;
      3'd2:
	  _theResult___fst_sfd__h90720 =
	      iFifo$D_OUT[103] ? 52'hFFFFFFFFFFFFF : 52'd0;
      3'd3:
	  _theResult___fst_sfd__h90720 =
	      iFifo$D_OUT[103] ? 52'd0 : 52'hFFFFFFFFFFFFF;
      3'd4: _theResult___fst_sfd__h90720 = 52'hFFFFFFFFFFFFF;
      default: _theResult___fst_sfd__h90720 = 52'd0;
    endcase
  end
  always@(iFifo$D_OUT)
  begin
    case (iFifo$D_OUT[6:4])
      3'd0, 3'd1: _theResult___fst_sfd__h129627 = 52'd0;
      3'd2:
	  _theResult___fst_sfd__h129627 =
	      iFifo$D_OUT[38] ? 52'hFFFFFFFFFFFFF : 52'd0;
      3'd3:
	  _theResult___fst_sfd__h129627 =
	      iFifo$D_OUT[38] ? 52'd0 : 52'hFFFFFFFFFFFFF;
      3'd4: _theResult___fst_sfd__h129627 = 52'hFFFFFFFFFFFFF;
      default: _theResult___fst_sfd__h129627 = 52'd0;
    endcase
  end
  always@(fpu_madd_fState_S8$D_OUT or
	  out_exp__h46364 or _theResult___exp__h46361)
  begin
    case (fpu_madd_fState_S8$D_OUT[2:1])
      2'b0, 2'b01:
	  CASE_fpu_madd_fState_S8D_OUT_BITS_2_TO_1_0b0__ETC__q11 =
	      fpu_madd_fState_S8$D_OUT[65:55];
      2'b10:
	  CASE_fpu_madd_fState_S8D_OUT_BITS_2_TO_1_0b0__ETC__q11 =
	      out_exp__h46364;
      2'b11:
	  CASE_fpu_madd_fState_S8D_OUT_BITS_2_TO_1_0b0__ETC__q11 =
	      _theResult___exp__h46361;
    endcase
  end
  always@(fpu_madd_fState_S8$D_OUT or _theResult___exp__h46361)
  begin
    case (fpu_madd_fState_S8$D_OUT[2:1])
      2'b0:
	  CASE_fpu_madd_fState_S8D_OUT_BITS_2_TO_1_0b0__ETC__q12 =
	      fpu_madd_fState_S8$D_OUT[65:55];
      2'b01, 2'b10, 2'b11:
	  CASE_fpu_madd_fState_S8D_OUT_BITS_2_TO_1_0b0__ETC__q12 =
	      _theResult___exp__h46361;
    endcase
  end
  always@(fpu_madd_fState_S8$D_OUT or
	  CASE_fpu_madd_fState_S8D_OUT_BITS_2_TO_1_0b0__ETC__q11 or
	  CASE_fpu_madd_fState_S8D_OUT_BITS_2_TO_1_0b0__ETC__q12 or
	  _theResult___exp__h46361)
  begin
    case (fpu_madd_fState_S8$D_OUT[70:68])
      3'd0:
	  _theResult___fst_exp__h46439 =
	      CASE_fpu_madd_fState_S8D_OUT_BITS_2_TO_1_0b0__ETC__q11;
      3'd1:
	  _theResult___fst_exp__h46439 =
	      CASE_fpu_madd_fState_S8D_OUT_BITS_2_TO_1_0b0__ETC__q12;
      3'd2:
	  _theResult___fst_exp__h46439 =
	      (fpu_madd_fState_S8$D_OUT[2:1] == 2'b0 ||
	       fpu_madd_fState_S8$D_OUT[66]) ?
		fpu_madd_fState_S8$D_OUT[65:55] :
		_theResult___exp__h46361;
      3'd3:
	  _theResult___fst_exp__h46439 =
	      (fpu_madd_fState_S8$D_OUT[2:1] == 2'b0) ?
		fpu_madd_fState_S8$D_OUT[65:55] :
		(fpu_madd_fState_S8$D_OUT[66] ?
		   _theResult___exp__h46361 :
		   fpu_madd_fState_S8$D_OUT[65:55]);
      3'd4: _theResult___fst_exp__h46439 = fpu_madd_fState_S8$D_OUT[65:55];
      default: _theResult___fst_exp__h46439 = 11'd0;
    endcase
  end
  always@(guard__h59163 or
	  _theResult___fst_exp__h67124 or
	  out_exp__h67772 or _theResult___exp__h67769)
  begin
    case (guard__h59163)
      2'b0, 2'b01:
	  CASE_guard9163_0b0_theResult___fst_exp7124_0b1_ETC__q22 =
	      _theResult___fst_exp__h67124;
      2'b10:
	  CASE_guard9163_0b0_theResult___fst_exp7124_0b1_ETC__q22 =
	      out_exp__h67772;
      2'b11:
	  CASE_guard9163_0b0_theResult___fst_exp7124_0b1_ETC__q22 =
	      _theResult___exp__h67769;
    endcase
  end
  always@(guard__h59163 or
	  _theResult___fst_exp__h67124 or _theResult___exp__h67769)
  begin
    case (guard__h59163)
      2'b0:
	  CASE_guard9163_0b0_theResult___fst_exp7124_0b1_ETC__q23 =
	      _theResult___fst_exp__h67124;
      2'b01, 2'b10, 2'b11:
	  CASE_guard9163_0b0_theResult___fst_exp7124_0b1_ETC__q23 =
	      _theResult___exp__h67769;
    endcase
  end
  always@(iFifo$D_OUT or
	  CASE_guard9163_0b0_theResult___fst_exp7124_0b1_ETC__q22 or
	  CASE_guard9163_0b0_theResult___fst_exp7124_0b1_ETC__q23 or
	  IF_IF_IF_iFifo_first__288_BITS_167_TO_160_321__ETC___d1881 or
	  IF_IF_IF_iFifo_first__288_BITS_167_TO_160_321__ETC___d1883 or
	  _theResult___fst_exp__h67124)
  begin
    case (iFifo$D_OUT[6:4])
      3'd0:
	  _theResult___fst_exp__h67847 =
	      CASE_guard9163_0b0_theResult___fst_exp7124_0b1_ETC__q22;
      3'd1:
	  _theResult___fst_exp__h67847 =
	      CASE_guard9163_0b0_theResult___fst_exp7124_0b1_ETC__q23;
      3'd2:
	  _theResult___fst_exp__h67847 =
	      IF_IF_IF_iFifo_first__288_BITS_167_TO_160_321__ETC___d1881;
      3'd3:
	  _theResult___fst_exp__h67847 =
	      IF_IF_IF_iFifo_first__288_BITS_167_TO_160_321__ETC___d1883;
      3'd4: _theResult___fst_exp__h67847 = _theResult___fst_exp__h67124;
      default: _theResult___fst_exp__h67847 = 11'd0;
    endcase
  end
  always@(guard__h68412 or
	  _theResult___fst_exp__h76640 or
	  out_exp__h77362 or _theResult___exp__h77359)
  begin
    case (guard__h68412)
      2'b0, 2'b01:
	  CASE_guard8412_0b0_theResult___fst_exp6640_0b1_ETC__q24 =
	      _theResult___fst_exp__h76640;
      2'b10:
	  CASE_guard8412_0b0_theResult___fst_exp6640_0b1_ETC__q24 =
	      out_exp__h77362;
      2'b11:
	  CASE_guard8412_0b0_theResult___fst_exp6640_0b1_ETC__q24 =
	      _theResult___exp__h77359;
    endcase
  end
  always@(guard__h68412 or
	  _theResult___fst_exp__h76640 or _theResult___exp__h77359)
  begin
    case (guard__h68412)
      2'b0:
	  CASE_guard8412_0b0_theResult___fst_exp6640_0b1_ETC__q25 =
	      _theResult___fst_exp__h76640;
      2'b01, 2'b10, 2'b11:
	  CASE_guard8412_0b0_theResult___fst_exp6640_0b1_ETC__q25 =
	      _theResult___exp__h77359;
    endcase
  end
  always@(iFifo$D_OUT or
	  CASE_guard8412_0b0_theResult___fst_exp6640_0b1_ETC__q24 or
	  CASE_guard8412_0b0_theResult___fst_exp6640_0b1_ETC__q25 or
	  IF_IF_IF_IF_3074_MINUS_SEXT_iFifo_first__288_B_ETC___d1920 or
	  IF_IF_IF_IF_3074_MINUS_SEXT_iFifo_first__288_B_ETC___d1922 or
	  _theResult___fst_exp__h76640)
  begin
    case (iFifo$D_OUT[6:4])
      3'd0:
	  _theResult___fst_exp__h77437 =
	      CASE_guard8412_0b0_theResult___fst_exp6640_0b1_ETC__q24;
      3'd1:
	  _theResult___fst_exp__h77437 =
	      CASE_guard8412_0b0_theResult___fst_exp6640_0b1_ETC__q25;
      3'd2:
	  _theResult___fst_exp__h77437 =
	      IF_IF_IF_IF_3074_MINUS_SEXT_iFifo_first__288_B_ETC___d1920;
      3'd3:
	  _theResult___fst_exp__h77437 =
	      IF_IF_IF_IF_3074_MINUS_SEXT_iFifo_first__288_B_ETC___d1922;
      3'd4: _theResult___fst_exp__h77437 = _theResult___fst_exp__h76640;
      default: _theResult___fst_exp__h77437 = 11'd0;
    endcase
  end
  always@(guard__h77451 or
	  _theResult___fst_exp__h85441 or
	  out_exp__h86114 or _theResult___exp__h86111)
  begin
    case (guard__h77451)
      2'b0, 2'b01:
	  CASE_guard7451_0b0_theResult___fst_exp5441_0b1_ETC__q26 =
	      _theResult___fst_exp__h85441;
      2'b10:
	  CASE_guard7451_0b0_theResult___fst_exp5441_0b1_ETC__q26 =
	      out_exp__h86114;
      2'b11:
	  CASE_guard7451_0b0_theResult___fst_exp5441_0b1_ETC__q26 =
	      _theResult___exp__h86111;
    endcase
  end
  always@(guard__h77451 or
	  _theResult___fst_exp__h85441 or _theResult___exp__h86111)
  begin
    case (guard__h77451)
      2'b0:
	  CASE_guard7451_0b0_theResult___fst_exp5441_0b1_ETC__q27 =
	      _theResult___fst_exp__h85441;
      2'b01, 2'b10, 2'b11:
	  CASE_guard7451_0b0_theResult___fst_exp5441_0b1_ETC__q27 =
	      _theResult___exp__h86111;
    endcase
  end
  always@(iFifo$D_OUT or
	  CASE_guard7451_0b0_theResult___fst_exp5441_0b1_ETC__q26 or
	  CASE_guard7451_0b0_theResult___fst_exp5441_0b1_ETC__q27 or
	  IF_IF_IF_iFifo_first__288_BITS_167_TO_160_321__ETC___d1951 or
	  IF_IF_IF_iFifo_first__288_BITS_167_TO_160_321__ETC___d1953 or
	  _theResult___fst_exp__h85441)
  begin
    case (iFifo$D_OUT[6:4])
      3'd0:
	  _theResult___fst_exp__h86189 =
	      CASE_guard7451_0b0_theResult___fst_exp5441_0b1_ETC__q26;
      3'd1:
	  _theResult___fst_exp__h86189 =
	      CASE_guard7451_0b0_theResult___fst_exp5441_0b1_ETC__q27;
      3'd2:
	  _theResult___fst_exp__h86189 =
	      IF_IF_IF_iFifo_first__288_BITS_167_TO_160_321__ETC___d1951;
      3'd3:
	  _theResult___fst_exp__h86189 =
	      IF_IF_IF_iFifo_first__288_BITS_167_TO_160_321__ETC___d1953;
      3'd4: _theResult___fst_exp__h86189 = _theResult___fst_exp__h85441;
      default: _theResult___fst_exp__h86189 = 11'd0;
    endcase
  end
  always@(guard__h59163 or
	  _theResult___snd__h67075 or
	  out_sfd__h67773 or _theResult___sfd__h67770)
  begin
    case (guard__h59163)
      2'b0, 2'b01:
	  CASE_guard9163_0b0_theResult___snd7075_BITS_56_ETC__q28 =
	      _theResult___snd__h67075[56:5];
      2'b10:
	  CASE_guard9163_0b0_theResult___snd7075_BITS_56_ETC__q28 =
	      out_sfd__h67773;
      2'b11:
	  CASE_guard9163_0b0_theResult___snd7075_BITS_56_ETC__q28 =
	      _theResult___sfd__h67770;
    endcase
  end
  always@(guard__h59163 or
	  _theResult___snd__h67075 or _theResult___sfd__h67770)
  begin
    case (guard__h59163)
      2'b0:
	  CASE_guard9163_0b0_theResult___snd7075_BITS_56_ETC__q29 =
	      _theResult___snd__h67075[56:5];
      2'b01, 2'b10, 2'b11:
	  CASE_guard9163_0b0_theResult___snd7075_BITS_56_ETC__q29 =
	      _theResult___sfd__h67770;
    endcase
  end
  always@(iFifo$D_OUT or
	  CASE_guard9163_0b0_theResult___snd7075_BITS_56_ETC__q28 or
	  CASE_guard9163_0b0_theResult___snd7075_BITS_56_ETC__q29 or
	  IF_IF_IF_iFifo_first__288_BITS_167_TO_160_321__ETC___d1977 or
	  IF_IF_IF_iFifo_first__288_BITS_167_TO_160_321__ETC___d1979 or
	  _theResult___snd__h67075)
  begin
    case (iFifo$D_OUT[6:4])
      3'd0:
	  _theResult___fst_sfd__h67848 =
	      CASE_guard9163_0b0_theResult___snd7075_BITS_56_ETC__q28;
      3'd1:
	  _theResult___fst_sfd__h67848 =
	      CASE_guard9163_0b0_theResult___snd7075_BITS_56_ETC__q29;
      3'd2:
	  _theResult___fst_sfd__h67848 =
	      IF_IF_IF_iFifo_first__288_BITS_167_TO_160_321__ETC___d1977;
      3'd3:
	  _theResult___fst_sfd__h67848 =
	      IF_IF_IF_iFifo_first__288_BITS_167_TO_160_321__ETC___d1979;
      3'd4: _theResult___fst_sfd__h67848 = _theResult___snd__h67075[56:5];
      default: _theResult___fst_sfd__h67848 = 52'd0;
    endcase
  end
  always@(guard__h68412 or
	  sfdin__h76634 or out_sfd__h77363 or _theResult___sfd__h77360)
  begin
    case (guard__h68412)
      2'b0, 2'b01:
	  CASE_guard8412_0b0_sfdin6634_BITS_56_TO_5_0b1__ETC__q30 =
	      sfdin__h76634[56:5];
      2'b10:
	  CASE_guard8412_0b0_sfdin6634_BITS_56_TO_5_0b1__ETC__q30 =
	      out_sfd__h77363;
      2'b11:
	  CASE_guard8412_0b0_sfdin6634_BITS_56_TO_5_0b1__ETC__q30 =
	      _theResult___sfd__h77360;
    endcase
  end
  always@(guard__h68412 or sfdin__h76634 or _theResult___sfd__h77360)
  begin
    case (guard__h68412)
      2'b0:
	  CASE_guard8412_0b0_sfdin6634_BITS_56_TO_5_0b1__ETC__q31 =
	      sfdin__h76634[56:5];
      2'b01, 2'b10, 2'b11:
	  CASE_guard8412_0b0_sfdin6634_BITS_56_TO_5_0b1__ETC__q31 =
	      _theResult___sfd__h77360;
    endcase
  end
  always@(iFifo$D_OUT or
	  CASE_guard8412_0b0_sfdin6634_BITS_56_TO_5_0b1__ETC__q30 or
	  CASE_guard8412_0b0_sfdin6634_BITS_56_TO_5_0b1__ETC__q31 or
	  IF_IF_IF_IF_3074_MINUS_SEXT_iFifo_first__288_B_ETC___d2004 or
	  IF_IF_IF_IF_3074_MINUS_SEXT_iFifo_first__288_B_ETC___d2006 or
	  sfdin__h76634)
  begin
    case (iFifo$D_OUT[6:4])
      3'd0:
	  _theResult___fst_sfd__h77438 =
	      CASE_guard8412_0b0_sfdin6634_BITS_56_TO_5_0b1__ETC__q30;
      3'd1:
	  _theResult___fst_sfd__h77438 =
	      CASE_guard8412_0b0_sfdin6634_BITS_56_TO_5_0b1__ETC__q31;
      3'd2:
	  _theResult___fst_sfd__h77438 =
	      IF_IF_IF_IF_3074_MINUS_SEXT_iFifo_first__288_B_ETC___d2004;
      3'd3:
	  _theResult___fst_sfd__h77438 =
	      IF_IF_IF_IF_3074_MINUS_SEXT_iFifo_first__288_B_ETC___d2006;
      3'd4: _theResult___fst_sfd__h77438 = sfdin__h76634[56:5];
      default: _theResult___fst_sfd__h77438 = 52'd0;
    endcase
  end
  always@(guard__h77451 or
	  _theResult___snd__h85387 or
	  out_sfd__h86115 or _theResult___sfd__h86112)
  begin
    case (guard__h77451)
      2'b0, 2'b01:
	  CASE_guard7451_0b0_theResult___snd5387_BITS_56_ETC__q32 =
	      _theResult___snd__h85387[56:5];
      2'b10:
	  CASE_guard7451_0b0_theResult___snd5387_BITS_56_ETC__q32 =
	      out_sfd__h86115;
      2'b11:
	  CASE_guard7451_0b0_theResult___snd5387_BITS_56_ETC__q32 =
	      _theResult___sfd__h86112;
    endcase
  end
  always@(guard__h77451 or
	  _theResult___snd__h85387 or _theResult___sfd__h86112)
  begin
    case (guard__h77451)
      2'b0:
	  CASE_guard7451_0b0_theResult___snd5387_BITS_56_ETC__q33 =
	      _theResult___snd__h85387[56:5];
      2'b01, 2'b10, 2'b11:
	  CASE_guard7451_0b0_theResult___snd5387_BITS_56_ETC__q33 =
	      _theResult___sfd__h86112;
    endcase
  end
  always@(iFifo$D_OUT or
	  CASE_guard7451_0b0_theResult___snd5387_BITS_56_ETC__q32 or
	  CASE_guard7451_0b0_theResult___snd5387_BITS_56_ETC__q33 or
	  IF_IF_IF_iFifo_first__288_BITS_167_TO_160_321__ETC___d2023 or
	  IF_IF_IF_iFifo_first__288_BITS_167_TO_160_321__ETC___d2025 or
	  _theResult___snd__h85387)
  begin
    case (iFifo$D_OUT[6:4])
      3'd0:
	  _theResult___fst_sfd__h86190 =
	      CASE_guard7451_0b0_theResult___snd5387_BITS_56_ETC__q32;
      3'd1:
	  _theResult___fst_sfd__h86190 =
	      CASE_guard7451_0b0_theResult___snd5387_BITS_56_ETC__q33;
      3'd2:
	  _theResult___fst_sfd__h86190 =
	      IF_IF_IF_iFifo_first__288_BITS_167_TO_160_321__ETC___d2023;
      3'd3:
	  _theResult___fst_sfd__h86190 =
	      IF_IF_IF_iFifo_first__288_BITS_167_TO_160_321__ETC___d2025;
      3'd4: _theResult___fst_sfd__h86190 = _theResult___snd__h85387[56:5];
      default: _theResult___fst_sfd__h86190 = 52'd0;
    endcase
  end
  always@(iFifo$D_OUT)
  begin
    case (iFifo$D_OUT[6:4])
      3'd0, 3'd1, 3'd2, 3'd3:
	  IF_iFifo_first__288_BITS_6_TO_4_313_EQ_0_382_O_ETC___d1511 =
	      iFifo$D_OUT[168];
      default: IF_iFifo_first__288_BITS_6_TO_4_313_EQ_0_382_O_ETC___d1511 =
		   iFifo$D_OUT[6:4] == 3'd4 && iFifo$D_OUT[168];
    endcase
  end
  always@(guard__h59163 or iFifo$D_OUT)
  begin
    case (guard__h59163)
      2'b0, 2'b01, 2'b10:
	  CASE_guard9163_0b0_iFifoD_OUT_BIT_168_0b1_iFi_ETC__q34 =
	      iFifo$D_OUT[168];
      2'd3:
	  CASE_guard9163_0b0_iFifoD_OUT_BIT_168_0b1_iFi_ETC__q34 =
	      guard__h59163 == 2'b11 && iFifo$D_OUT[168];
    endcase
  end
  always@(iFifo$D_OUT or
	  CASE_guard9163_0b0_iFifoD_OUT_BIT_168_0b1_iFi_ETC__q34 or
	  guard__h59163)
  begin
    case (iFifo$D_OUT[6:4])
      3'd0:
	  CASE_iFifoD_OUT_BITS_6_TO_4_0_CASE_guard9163__ETC__q35 =
	      CASE_guard9163_0b0_iFifoD_OUT_BIT_168_0b1_iFi_ETC__q34;
      3'd1:
	  CASE_iFifoD_OUT_BITS_6_TO_4_0_CASE_guard9163__ETC__q35 =
	      (guard__h59163 == 2'b0) ?
		iFifo$D_OUT[168] :
		(guard__h59163 == 2'b01 || guard__h59163 == 2'b10 ||
		 guard__h59163 == 2'b11) &&
		iFifo$D_OUT[168];
      3'd2, 3'd3:
	  CASE_iFifoD_OUT_BITS_6_TO_4_0_CASE_guard9163__ETC__q35 =
	      iFifo$D_OUT[168];
      default: CASE_iFifoD_OUT_BITS_6_TO_4_0_CASE_guard9163__ETC__q35 =
		   iFifo$D_OUT[6:4] == 3'd4 && iFifo$D_OUT[168];
    endcase
  end
  always@(guard__h68412 or iFifo$D_OUT)
  begin
    case (guard__h68412)
      2'b0, 2'b01, 2'b10:
	  CASE_guard8412_0b0_iFifoD_OUT_BIT_168_0b1_iFi_ETC__q36 =
	      iFifo$D_OUT[168];
      2'd3:
	  CASE_guard8412_0b0_iFifoD_OUT_BIT_168_0b1_iFi_ETC__q36 =
	      guard__h68412 == 2'b11 && iFifo$D_OUT[168];
    endcase
  end
  always@(iFifo$D_OUT or
	  CASE_guard8412_0b0_iFifoD_OUT_BIT_168_0b1_iFi_ETC__q36 or
	  guard__h68412)
  begin
    case (iFifo$D_OUT[6:4])
      3'd0:
	  CASE_iFifoD_OUT_BITS_6_TO_4_0_CASE_guard8412__ETC__q37 =
	      CASE_guard8412_0b0_iFifoD_OUT_BIT_168_0b1_iFi_ETC__q36;
      3'd1:
	  CASE_iFifoD_OUT_BITS_6_TO_4_0_CASE_guard8412__ETC__q37 =
	      (guard__h68412 == 2'b0) ?
		iFifo$D_OUT[168] :
		(guard__h68412 == 2'b01 || guard__h68412 == 2'b10 ||
		 guard__h68412 == 2'b11) &&
		iFifo$D_OUT[168];
      3'd2, 3'd3:
	  CASE_iFifoD_OUT_BITS_6_TO_4_0_CASE_guard8412__ETC__q37 =
	      iFifo$D_OUT[168];
      default: CASE_iFifoD_OUT_BITS_6_TO_4_0_CASE_guard8412__ETC__q37 =
		   iFifo$D_OUT[6:4] == 3'd4 && iFifo$D_OUT[168];
    endcase
  end
  always@(guard__h77451 or iFifo$D_OUT)
  begin
    case (guard__h77451)
      2'b0, 2'b01, 2'b10:
	  CASE_guard7451_0b0_iFifoD_OUT_BIT_168_0b1_iFi_ETC__q38 =
	      iFifo$D_OUT[168];
      2'd3:
	  CASE_guard7451_0b0_iFifoD_OUT_BIT_168_0b1_iFi_ETC__q38 =
	      guard__h77451 == 2'b11 && iFifo$D_OUT[168];
    endcase
  end
  always@(iFifo$D_OUT or
	  CASE_guard7451_0b0_iFifoD_OUT_BIT_168_0b1_iFi_ETC__q38 or
	  guard__h77451)
  begin
    case (iFifo$D_OUT[6:4])
      3'd0:
	  CASE_iFifoD_OUT_BITS_6_TO_4_0_CASE_guard7451__ETC__q39 =
	      CASE_guard7451_0b0_iFifoD_OUT_BIT_168_0b1_iFi_ETC__q38;
      3'd1:
	  CASE_iFifoD_OUT_BITS_6_TO_4_0_CASE_guard7451__ETC__q39 =
	      (guard__h77451 == 2'b0) ?
		iFifo$D_OUT[168] :
		(guard__h77451 == 2'b01 || guard__h77451 == 2'b10 ||
		 guard__h77451 == 2'b11) &&
		iFifo$D_OUT[168];
      3'd2, 3'd3:
	  CASE_iFifoD_OUT_BITS_6_TO_4_0_CASE_guard7451__ETC__q39 =
	      iFifo$D_OUT[168];
      default: CASE_iFifoD_OUT_BITS_6_TO_4_0_CASE_guard7451__ETC__q39 =
		   iFifo$D_OUT[6:4] == 3'd4 && iFifo$D_OUT[168];
    endcase
  end
  always@(guard__h136708 or
	  _theResult___fst_exp__h144669 or
	  out_exp__h145317 or _theResult___exp__h145314)
  begin
    case (guard__h136708)
      2'b0, 2'b01:
	  CASE_guard36708_0b0_theResult___fst_exp44669_0_ETC__q49 =
	      _theResult___fst_exp__h144669;
      2'b10:
	  CASE_guard36708_0b0_theResult___fst_exp44669_0_ETC__q49 =
	      out_exp__h145317;
      2'b11:
	  CASE_guard36708_0b0_theResult___fst_exp44669_0_ETC__q49 =
	      _theResult___exp__h145314;
    endcase
  end
  always@(guard__h136708 or
	  _theResult___fst_exp__h144669 or _theResult___exp__h145314)
  begin
    case (guard__h136708)
      2'b0:
	  CASE_guard36708_0b0_theResult___fst_exp44669_0_ETC__q50 =
	      _theResult___fst_exp__h144669;
      2'b01, 2'b10, 2'b11:
	  CASE_guard36708_0b0_theResult___fst_exp44669_0_ETC__q50 =
	      _theResult___exp__h145314;
    endcase
  end
  always@(iFifo$D_OUT or
	  CASE_guard36708_0b0_theResult___fst_exp44669_0_ETC__q49 or
	  CASE_guard36708_0b0_theResult___fst_exp44669_0_ETC__q50 or
	  IF_IF_IF_iFifo_first__288_BITS_37_TO_30_041_EQ_ETC___d2589 or
	  IF_IF_IF_iFifo_first__288_BITS_37_TO_30_041_EQ_ETC___d2591 or
	  _theResult___fst_exp__h144669)
  begin
    case (iFifo$D_OUT[6:4])
      3'd0:
	  _theResult___fst_exp__h145392 =
	      CASE_guard36708_0b0_theResult___fst_exp44669_0_ETC__q49;
      3'd1:
	  _theResult___fst_exp__h145392 =
	      CASE_guard36708_0b0_theResult___fst_exp44669_0_ETC__q50;
      3'd2:
	  _theResult___fst_exp__h145392 =
	      IF_IF_IF_iFifo_first__288_BITS_37_TO_30_041_EQ_ETC___d2589;
      3'd3:
	  _theResult___fst_exp__h145392 =
	      IF_IF_IF_iFifo_first__288_BITS_37_TO_30_041_EQ_ETC___d2591;
      3'd4: _theResult___fst_exp__h145392 = _theResult___fst_exp__h144669;
      default: _theResult___fst_exp__h145392 = 11'd0;
    endcase
  end
  always@(guard__h145957 or
	  _theResult___fst_exp__h154185 or
	  out_exp__h154907 or _theResult___exp__h154904)
  begin
    case (guard__h145957)
      2'b0, 2'b01:
	  CASE_guard45957_0b0_theResult___fst_exp54185_0_ETC__q51 =
	      _theResult___fst_exp__h154185;
      2'b10:
	  CASE_guard45957_0b0_theResult___fst_exp54185_0_ETC__q51 =
	      out_exp__h154907;
      2'b11:
	  CASE_guard45957_0b0_theResult___fst_exp54185_0_ETC__q51 =
	      _theResult___exp__h154904;
    endcase
  end
  always@(guard__h145957 or
	  _theResult___fst_exp__h154185 or _theResult___exp__h154904)
  begin
    case (guard__h145957)
      2'b0:
	  CASE_guard45957_0b0_theResult___fst_exp54185_0_ETC__q52 =
	      _theResult___fst_exp__h154185;
      2'b01, 2'b10, 2'b11:
	  CASE_guard45957_0b0_theResult___fst_exp54185_0_ETC__q52 =
	      _theResult___exp__h154904;
    endcase
  end
  always@(iFifo$D_OUT or
	  CASE_guard45957_0b0_theResult___fst_exp54185_0_ETC__q51 or
	  CASE_guard45957_0b0_theResult___fst_exp54185_0_ETC__q52 or
	  IF_IF_IF_IF_3074_MINUS_SEXT_iFifo_first__288_B_ETC___d2627 or
	  IF_IF_IF_IF_3074_MINUS_SEXT_iFifo_first__288_B_ETC___d2629 or
	  _theResult___fst_exp__h154185)
  begin
    case (iFifo$D_OUT[6:4])
      3'd0:
	  _theResult___fst_exp__h154982 =
	      CASE_guard45957_0b0_theResult___fst_exp54185_0_ETC__q51;
      3'd1:
	  _theResult___fst_exp__h154982 =
	      CASE_guard45957_0b0_theResult___fst_exp54185_0_ETC__q52;
      3'd2:
	  _theResult___fst_exp__h154982 =
	      IF_IF_IF_IF_3074_MINUS_SEXT_iFifo_first__288_B_ETC___d2627;
      3'd3:
	  _theResult___fst_exp__h154982 =
	      IF_IF_IF_IF_3074_MINUS_SEXT_iFifo_first__288_B_ETC___d2629;
      3'd4: _theResult___fst_exp__h154982 = _theResult___fst_exp__h154185;
      default: _theResult___fst_exp__h154982 = 11'd0;
    endcase
  end
  always@(guard__h154996 or
	  _theResult___fst_exp__h162986 or
	  out_exp__h163659 or _theResult___exp__h163656)
  begin
    case (guard__h154996)
      2'b0, 2'b01:
	  CASE_guard54996_0b0_theResult___fst_exp62986_0_ETC__q53 =
	      _theResult___fst_exp__h162986;
      2'b10:
	  CASE_guard54996_0b0_theResult___fst_exp62986_0_ETC__q53 =
	      out_exp__h163659;
      2'b11:
	  CASE_guard54996_0b0_theResult___fst_exp62986_0_ETC__q53 =
	      _theResult___exp__h163656;
    endcase
  end
  always@(guard__h154996 or
	  _theResult___fst_exp__h162986 or _theResult___exp__h163656)
  begin
    case (guard__h154996)
      2'b0:
	  CASE_guard54996_0b0_theResult___fst_exp62986_0_ETC__q54 =
	      _theResult___fst_exp__h162986;
      2'b01, 2'b10, 2'b11:
	  CASE_guard54996_0b0_theResult___fst_exp62986_0_ETC__q54 =
	      _theResult___exp__h163656;
    endcase
  end
  always@(iFifo$D_OUT or
	  CASE_guard54996_0b0_theResult___fst_exp62986_0_ETC__q53 or
	  CASE_guard54996_0b0_theResult___fst_exp62986_0_ETC__q54 or
	  IF_IF_IF_iFifo_first__288_BITS_37_TO_30_041_EQ_ETC___d2658 or
	  IF_IF_IF_iFifo_first__288_BITS_37_TO_30_041_EQ_ETC___d2660 or
	  _theResult___fst_exp__h162986)
  begin
    case (iFifo$D_OUT[6:4])
      3'd0:
	  _theResult___fst_exp__h163734 =
	      CASE_guard54996_0b0_theResult___fst_exp62986_0_ETC__q53;
      3'd1:
	  _theResult___fst_exp__h163734 =
	      CASE_guard54996_0b0_theResult___fst_exp62986_0_ETC__q54;
      3'd2:
	  _theResult___fst_exp__h163734 =
	      IF_IF_IF_iFifo_first__288_BITS_37_TO_30_041_EQ_ETC___d2658;
      3'd3:
	  _theResult___fst_exp__h163734 =
	      IF_IF_IF_iFifo_first__288_BITS_37_TO_30_041_EQ_ETC___d2660;
      3'd4: _theResult___fst_exp__h163734 = _theResult___fst_exp__h162986;
      default: _theResult___fst_exp__h163734 = 11'd0;
    endcase
  end
  always@(guard__h136708 or
	  _theResult___snd__h144620 or
	  out_sfd__h145318 or _theResult___sfd__h145315)
  begin
    case (guard__h136708)
      2'b0, 2'b01:
	  CASE_guard36708_0b0_theResult___snd44620_BITS__ETC__q55 =
	      _theResult___snd__h144620[56:5];
      2'b10:
	  CASE_guard36708_0b0_theResult___snd44620_BITS__ETC__q55 =
	      out_sfd__h145318;
      2'b11:
	  CASE_guard36708_0b0_theResult___snd44620_BITS__ETC__q55 =
	      _theResult___sfd__h145315;
    endcase
  end
  always@(guard__h136708 or
	  _theResult___snd__h144620 or _theResult___sfd__h145315)
  begin
    case (guard__h136708)
      2'b0:
	  CASE_guard36708_0b0_theResult___snd44620_BITS__ETC__q56 =
	      _theResult___snd__h144620[56:5];
      2'b01, 2'b10, 2'b11:
	  CASE_guard36708_0b0_theResult___snd44620_BITS__ETC__q56 =
	      _theResult___sfd__h145315;
    endcase
  end
  always@(iFifo$D_OUT or
	  CASE_guard36708_0b0_theResult___snd44620_BITS__ETC__q55 or
	  CASE_guard36708_0b0_theResult___snd44620_BITS__ETC__q56 or
	  IF_IF_IF_iFifo_first__288_BITS_37_TO_30_041_EQ_ETC___d2684 or
	  IF_IF_IF_iFifo_first__288_BITS_37_TO_30_041_EQ_ETC___d2686 or
	  _theResult___snd__h144620)
  begin
    case (iFifo$D_OUT[6:4])
      3'd0:
	  _theResult___fst_sfd__h145393 =
	      CASE_guard36708_0b0_theResult___snd44620_BITS__ETC__q55;
      3'd1:
	  _theResult___fst_sfd__h145393 =
	      CASE_guard36708_0b0_theResult___snd44620_BITS__ETC__q56;
      3'd2:
	  _theResult___fst_sfd__h145393 =
	      IF_IF_IF_iFifo_first__288_BITS_37_TO_30_041_EQ_ETC___d2684;
      3'd3:
	  _theResult___fst_sfd__h145393 =
	      IF_IF_IF_iFifo_first__288_BITS_37_TO_30_041_EQ_ETC___d2686;
      3'd4: _theResult___fst_sfd__h145393 = _theResult___snd__h144620[56:5];
      default: _theResult___fst_sfd__h145393 = 52'd0;
    endcase
  end
  always@(guard__h145957 or
	  sfdin__h154179 or out_sfd__h154908 or _theResult___sfd__h154905)
  begin
    case (guard__h145957)
      2'b0, 2'b01:
	  CASE_guard45957_0b0_sfdin54179_BITS_56_TO_5_0b_ETC__q57 =
	      sfdin__h154179[56:5];
      2'b10:
	  CASE_guard45957_0b0_sfdin54179_BITS_56_TO_5_0b_ETC__q57 =
	      out_sfd__h154908;
      2'b11:
	  CASE_guard45957_0b0_sfdin54179_BITS_56_TO_5_0b_ETC__q57 =
	      _theResult___sfd__h154905;
    endcase
  end
  always@(guard__h145957 or sfdin__h154179 or _theResult___sfd__h154905)
  begin
    case (guard__h145957)
      2'b0:
	  CASE_guard45957_0b0_sfdin54179_BITS_56_TO_5_0b_ETC__q58 =
	      sfdin__h154179[56:5];
      2'b01, 2'b10, 2'b11:
	  CASE_guard45957_0b0_sfdin54179_BITS_56_TO_5_0b_ETC__q58 =
	      _theResult___sfd__h154905;
    endcase
  end
  always@(iFifo$D_OUT or
	  CASE_guard45957_0b0_sfdin54179_BITS_56_TO_5_0b_ETC__q57 or
	  CASE_guard45957_0b0_sfdin54179_BITS_56_TO_5_0b_ETC__q58 or
	  IF_IF_IF_IF_3074_MINUS_SEXT_iFifo_first__288_B_ETC___d2710 or
	  IF_IF_IF_IF_3074_MINUS_SEXT_iFifo_first__288_B_ETC___d2712 or
	  sfdin__h154179)
  begin
    case (iFifo$D_OUT[6:4])
      3'd0:
	  _theResult___fst_sfd__h154983 =
	      CASE_guard45957_0b0_sfdin54179_BITS_56_TO_5_0b_ETC__q57;
      3'd1:
	  _theResult___fst_sfd__h154983 =
	      CASE_guard45957_0b0_sfdin54179_BITS_56_TO_5_0b_ETC__q58;
      3'd2:
	  _theResult___fst_sfd__h154983 =
	      IF_IF_IF_IF_3074_MINUS_SEXT_iFifo_first__288_B_ETC___d2710;
      3'd3:
	  _theResult___fst_sfd__h154983 =
	      IF_IF_IF_IF_3074_MINUS_SEXT_iFifo_first__288_B_ETC___d2712;
      3'd4: _theResult___fst_sfd__h154983 = sfdin__h154179[56:5];
      default: _theResult___fst_sfd__h154983 = 52'd0;
    endcase
  end
  always@(guard__h136708 or iFifo$D_OUT)
  begin
    case (guard__h136708)
      2'b0, 2'b01, 2'b10:
	  CASE_guard36708_0b0_iFifoD_OUT_BIT_38_0b1_iFi_ETC__q59 =
	      iFifo$D_OUT[38];
      2'd3:
	  CASE_guard36708_0b0_iFifoD_OUT_BIT_38_0b1_iFi_ETC__q59 =
	      guard__h136708 == 2'b11 && iFifo$D_OUT[38];
    endcase
  end
  always@(iFifo$D_OUT or
	  CASE_guard36708_0b0_iFifoD_OUT_BIT_38_0b1_iFi_ETC__q59 or
	  guard__h136708)
  begin
    case (iFifo$D_OUT[6:4])
      3'd0:
	  CASE_iFifoD_OUT_BITS_6_TO_4_0_CASE_guard36708_ETC__q60 =
	      CASE_guard36708_0b0_iFifoD_OUT_BIT_38_0b1_iFi_ETC__q59;
      3'd1:
	  CASE_iFifoD_OUT_BITS_6_TO_4_0_CASE_guard36708_ETC__q60 =
	      (guard__h136708 == 2'b0) ?
		iFifo$D_OUT[38] :
		(guard__h136708 == 2'b01 || guard__h136708 == 2'b10 ||
		 guard__h136708 == 2'b11) &&
		iFifo$D_OUT[38];
      3'd2, 3'd3:
	  CASE_iFifoD_OUT_BITS_6_TO_4_0_CASE_guard36708_ETC__q60 =
	      iFifo$D_OUT[38];
      default: CASE_iFifoD_OUT_BITS_6_TO_4_0_CASE_guard36708_ETC__q60 =
		   iFifo$D_OUT[6:4] == 3'd4 && iFifo$D_OUT[38];
    endcase
  end
  always@(guard__h154996 or
	  _theResult___snd__h162932 or
	  out_sfd__h163660 or _theResult___sfd__h163657)
  begin
    case (guard__h154996)
      2'b0, 2'b01:
	  CASE_guard54996_0b0_theResult___snd62932_BITS__ETC__q61 =
	      _theResult___snd__h162932[56:5];
      2'b10:
	  CASE_guard54996_0b0_theResult___snd62932_BITS__ETC__q61 =
	      out_sfd__h163660;
      2'b11:
	  CASE_guard54996_0b0_theResult___snd62932_BITS__ETC__q61 =
	      _theResult___sfd__h163657;
    endcase
  end
  always@(guard__h154996 or
	  _theResult___snd__h162932 or _theResult___sfd__h163657)
  begin
    case (guard__h154996)
      2'b0:
	  CASE_guard54996_0b0_theResult___snd62932_BITS__ETC__q62 =
	      _theResult___snd__h162932[56:5];
      2'b01, 2'b10, 2'b11:
	  CASE_guard54996_0b0_theResult___snd62932_BITS__ETC__q62 =
	      _theResult___sfd__h163657;
    endcase
  end
  always@(iFifo$D_OUT or
	  CASE_guard54996_0b0_theResult___snd62932_BITS__ETC__q61 or
	  CASE_guard54996_0b0_theResult___snd62932_BITS__ETC__q62 or
	  IF_IF_IF_iFifo_first__288_BITS_37_TO_30_041_EQ_ETC___d2729 or
	  IF_IF_IF_iFifo_first__288_BITS_37_TO_30_041_EQ_ETC___d2731 or
	  _theResult___snd__h162932)
  begin
    case (iFifo$D_OUT[6:4])
      3'd0:
	  _theResult___fst_sfd__h163735 =
	      CASE_guard54996_0b0_theResult___snd62932_BITS__ETC__q61;
      3'd1:
	  _theResult___fst_sfd__h163735 =
	      CASE_guard54996_0b0_theResult___snd62932_BITS__ETC__q62;
      3'd2:
	  _theResult___fst_sfd__h163735 =
	      IF_IF_IF_iFifo_first__288_BITS_37_TO_30_041_EQ_ETC___d2729;
      3'd3:
	  _theResult___fst_sfd__h163735 =
	      IF_IF_IF_iFifo_first__288_BITS_37_TO_30_041_EQ_ETC___d2731;
      3'd4: _theResult___fst_sfd__h163735 = _theResult___snd__h162932[56:5];
      default: _theResult___fst_sfd__h163735 = 52'd0;
    endcase
  end
  always@(iFifo$D_OUT)
  begin
    case (iFifo$D_OUT[6:4])
      3'd0, 3'd1, 3'd2, 3'd3:
	  IF_iFifo_first__288_BITS_6_TO_4_313_EQ_0_382_O_ETC___d2219 =
	      iFifo$D_OUT[38];
      default: IF_iFifo_first__288_BITS_6_TO_4_313_EQ_0_382_O_ETC___d2219 =
		   iFifo$D_OUT[6:4] == 3'd4 && iFifo$D_OUT[38];
    endcase
  end
  always@(guard__h145957 or iFifo$D_OUT)
  begin
    case (guard__h145957)
      2'b0, 2'b01, 2'b10:
	  CASE_guard45957_0b0_iFifoD_OUT_BIT_38_0b1_iFi_ETC__q63 =
	      iFifo$D_OUT[38];
      2'd3:
	  CASE_guard45957_0b0_iFifoD_OUT_BIT_38_0b1_iFi_ETC__q63 =
	      guard__h145957 == 2'b11 && iFifo$D_OUT[38];
    endcase
  end
  always@(iFifo$D_OUT or
	  CASE_guard45957_0b0_iFifoD_OUT_BIT_38_0b1_iFi_ETC__q63 or
	  guard__h145957)
  begin
    case (iFifo$D_OUT[6:4])
      3'd0:
	  CASE_iFifoD_OUT_BITS_6_TO_4_0_CASE_guard45957_ETC__q64 =
	      CASE_guard45957_0b0_iFifoD_OUT_BIT_38_0b1_iFi_ETC__q63;
      3'd1:
	  CASE_iFifoD_OUT_BITS_6_TO_4_0_CASE_guard45957_ETC__q64 =
	      (guard__h145957 == 2'b0) ?
		iFifo$D_OUT[38] :
		(guard__h145957 == 2'b01 || guard__h145957 == 2'b10 ||
		 guard__h145957 == 2'b11) &&
		iFifo$D_OUT[38];
      3'd2, 3'd3:
	  CASE_iFifoD_OUT_BITS_6_TO_4_0_CASE_guard45957_ETC__q64 =
	      iFifo$D_OUT[38];
      default: CASE_iFifoD_OUT_BITS_6_TO_4_0_CASE_guard45957_ETC__q64 =
		   iFifo$D_OUT[6:4] == 3'd4 && iFifo$D_OUT[38];
    endcase
  end
  always@(guard__h154996 or iFifo$D_OUT)
  begin
    case (guard__h154996)
      2'b0, 2'b01, 2'b10:
	  CASE_guard54996_0b0_iFifoD_OUT_BIT_38_0b1_iFi_ETC__q65 =
	      iFifo$D_OUT[38];
      2'd3:
	  CASE_guard54996_0b0_iFifoD_OUT_BIT_38_0b1_iFi_ETC__q65 =
	      guard__h154996 == 2'b11 && iFifo$D_OUT[38];
    endcase
  end
  always@(iFifo$D_OUT or
	  CASE_guard54996_0b0_iFifoD_OUT_BIT_38_0b1_iFi_ETC__q65 or
	  guard__h154996)
  begin
    case (iFifo$D_OUT[6:4])
      3'd0:
	  CASE_iFifoD_OUT_BITS_6_TO_4_0_CASE_guard54996_ETC__q66 =
	      CASE_guard54996_0b0_iFifoD_OUT_BIT_38_0b1_iFi_ETC__q65;
      3'd1:
	  CASE_iFifoD_OUT_BITS_6_TO_4_0_CASE_guard54996_ETC__q66 =
	      (guard__h154996 == 2'b0) ?
		iFifo$D_OUT[38] :
		(guard__h154996 == 2'b01 || guard__h154996 == 2'b10 ||
		 guard__h154996 == 2'b11) &&
		iFifo$D_OUT[38];
      3'd2, 3'd3:
	  CASE_iFifoD_OUT_BITS_6_TO_4_0_CASE_guard54996_ETC__q66 =
	      iFifo$D_OUT[38];
      default: CASE_iFifoD_OUT_BITS_6_TO_4_0_CASE_guard54996_ETC__q66 =
		   iFifo$D_OUT[6:4] == 3'd4 && iFifo$D_OUT[38];
    endcase
  end
  always@(guard__h136708 or iFifo$D_OUT)
  begin
    case (guard__h136708)
      2'b0, 2'b01, 2'b10:
	  CASE_guard36708_0b0_NOT_iFifoD_OUT_BIT_38_0b1_ETC__q67 =
	      !iFifo$D_OUT[38];
      2'd3:
	  CASE_guard36708_0b0_NOT_iFifoD_OUT_BIT_38_0b1_ETC__q67 =
	      guard__h136708 != 2'b11 || !iFifo$D_OUT[38];
    endcase
  end
  always@(iFifo$D_OUT or
	  CASE_guard36708_0b0_NOT_iFifoD_OUT_BIT_38_0b1_ETC__q67 or
	  guard__h136708)
  begin
    case (iFifo$D_OUT[6:4])
      3'd0:
	  CASE_iFifoD_OUT_BITS_6_TO_4_0_CASE_guard36708_ETC__q68 =
	      CASE_guard36708_0b0_NOT_iFifoD_OUT_BIT_38_0b1_ETC__q67;
      3'd1:
	  CASE_iFifoD_OUT_BITS_6_TO_4_0_CASE_guard36708_ETC__q68 =
	      (guard__h136708 == 2'b0) ?
		!iFifo$D_OUT[38] :
		guard__h136708 != 2'b01 && guard__h136708 != 2'b10 &&
		guard__h136708 != 2'b11 ||
		!iFifo$D_OUT[38];
      3'd2, 3'd3:
	  CASE_iFifoD_OUT_BITS_6_TO_4_0_CASE_guard36708_ETC__q68 =
	      !iFifo$D_OUT[38];
      default: CASE_iFifoD_OUT_BITS_6_TO_4_0_CASE_guard36708_ETC__q68 =
		   iFifo$D_OUT[6:4] != 3'd4 || !iFifo$D_OUT[38];
    endcase
  end
  always@(iFifo$D_OUT)
  begin
    case (iFifo$D_OUT[6:4])
      3'd0, 3'd1, 3'd2, 3'd3:
	  IF_iFifo_first__288_BITS_6_TO_4_313_EQ_0_382_O_ETC___d2773 =
	      !iFifo$D_OUT[38];
      default: IF_iFifo_first__288_BITS_6_TO_4_313_EQ_0_382_O_ETC___d2773 =
		   iFifo$D_OUT[6:4] != 3'd4 || !iFifo$D_OUT[38];
    endcase
  end
  always@(guard__h145957 or iFifo$D_OUT)
  begin
    case (guard__h145957)
      2'b0, 2'b01, 2'b10:
	  CASE_guard45957_0b0_NOT_iFifoD_OUT_BIT_38_0b1_ETC__q69 =
	      !iFifo$D_OUT[38];
      2'd3:
	  CASE_guard45957_0b0_NOT_iFifoD_OUT_BIT_38_0b1_ETC__q69 =
	      guard__h145957 != 2'b11 || !iFifo$D_OUT[38];
    endcase
  end
  always@(iFifo$D_OUT or
	  CASE_guard45957_0b0_NOT_iFifoD_OUT_BIT_38_0b1_ETC__q69 or
	  guard__h145957)
  begin
    case (iFifo$D_OUT[6:4])
      3'd0:
	  CASE_iFifoD_OUT_BITS_6_TO_4_0_CASE_guard45957_ETC__q70 =
	      CASE_guard45957_0b0_NOT_iFifoD_OUT_BIT_38_0b1_ETC__q69;
      3'd1:
	  CASE_iFifoD_OUT_BITS_6_TO_4_0_CASE_guard45957_ETC__q70 =
	      (guard__h145957 == 2'b0) ?
		!iFifo$D_OUT[38] :
		guard__h145957 != 2'b01 && guard__h145957 != 2'b10 &&
		guard__h145957 != 2'b11 ||
		!iFifo$D_OUT[38];
      3'd2, 3'd3:
	  CASE_iFifoD_OUT_BITS_6_TO_4_0_CASE_guard45957_ETC__q70 =
	      !iFifo$D_OUT[38];
      default: CASE_iFifoD_OUT_BITS_6_TO_4_0_CASE_guard45957_ETC__q70 =
		   iFifo$D_OUT[6:4] != 3'd4 || !iFifo$D_OUT[38];
    endcase
  end
  always@(guard__h154996 or iFifo$D_OUT)
  begin
    case (guard__h154996)
      2'b0, 2'b01, 2'b10:
	  CASE_guard54996_0b0_NOT_iFifoD_OUT_BIT_38_0b1_ETC__q71 =
	      !iFifo$D_OUT[38];
      2'd3:
	  CASE_guard54996_0b0_NOT_iFifoD_OUT_BIT_38_0b1_ETC__q71 =
	      guard__h154996 != 2'b11 || !iFifo$D_OUT[38];
    endcase
  end
  always@(iFifo$D_OUT or
	  CASE_guard54996_0b0_NOT_iFifoD_OUT_BIT_38_0b1_ETC__q71 or
	  guard__h154996)
  begin
    case (iFifo$D_OUT[6:4])
      3'd0:
	  CASE_iFifoD_OUT_BITS_6_TO_4_0_CASE_guard54996_ETC__q72 =
	      CASE_guard54996_0b0_NOT_iFifoD_OUT_BIT_38_0b1_ETC__q71;
      3'd1:
	  CASE_iFifoD_OUT_BITS_6_TO_4_0_CASE_guard54996_ETC__q72 =
	      (guard__h154996 == 2'b0) ?
		!iFifo$D_OUT[38] :
		guard__h154996 != 2'b01 && guard__h154996 != 2'b10 &&
		guard__h154996 != 2'b11 ||
		!iFifo$D_OUT[38];
      3'd2, 3'd3:
	  CASE_iFifoD_OUT_BITS_6_TO_4_0_CASE_guard54996_ETC__q72 =
	      !iFifo$D_OUT[38];
      default: CASE_iFifoD_OUT_BITS_6_TO_4_0_CASE_guard54996_ETC__q72 =
		   iFifo$D_OUT[6:4] != 3'd4 || !iFifo$D_OUT[38];
    endcase
  end
  always@(guard__h97801 or
	  _theResult___fst_exp__h105762 or
	  out_exp__h106410 or _theResult___exp__h106407)
  begin
    case (guard__h97801)
      2'b0, 2'b01:
	  CASE_guard7801_0b0_theResult___fst_exp05762_0b_ETC__q82 =
	      _theResult___fst_exp__h105762;
      2'b10:
	  CASE_guard7801_0b0_theResult___fst_exp05762_0b_ETC__q82 =
	      out_exp__h106410;
      2'b11:
	  CASE_guard7801_0b0_theResult___fst_exp05762_0b_ETC__q82 =
	      _theResult___exp__h106407;
    endcase
  end
  always@(guard__h97801 or
	  _theResult___fst_exp__h105762 or _theResult___exp__h106407)
  begin
    case (guard__h97801)
      2'b0:
	  CASE_guard7801_0b0_theResult___fst_exp05762_0b_ETC__q83 =
	      _theResult___fst_exp__h105762;
      2'b01, 2'b10, 2'b11:
	  CASE_guard7801_0b0_theResult___fst_exp05762_0b_ETC__q83 =
	      _theResult___exp__h106407;
    endcase
  end
  always@(iFifo$D_OUT or
	  CASE_guard7801_0b0_theResult___fst_exp05762_0b_ETC__q82 or
	  CASE_guard7801_0b0_theResult___fst_exp05762_0b_ETC__q83 or
	  IF_IF_IF_iFifo_first__288_BITS_102_TO_95_816_E_ETC___d3364 or
	  IF_IF_IF_iFifo_first__288_BITS_102_TO_95_816_E_ETC___d3366 or
	  _theResult___fst_exp__h105762)
  begin
    case (iFifo$D_OUT[6:4])
      3'd0:
	  _theResult___fst_exp__h106485 =
	      CASE_guard7801_0b0_theResult___fst_exp05762_0b_ETC__q82;
      3'd1:
	  _theResult___fst_exp__h106485 =
	      CASE_guard7801_0b0_theResult___fst_exp05762_0b_ETC__q83;
      3'd2:
	  _theResult___fst_exp__h106485 =
	      IF_IF_IF_iFifo_first__288_BITS_102_TO_95_816_E_ETC___d3364;
      3'd3:
	  _theResult___fst_exp__h106485 =
	      IF_IF_IF_iFifo_first__288_BITS_102_TO_95_816_E_ETC___d3366;
      3'd4: _theResult___fst_exp__h106485 = _theResult___fst_exp__h105762;
      default: _theResult___fst_exp__h106485 = 11'd0;
    endcase
  end
  always@(guard__h107050 or
	  _theResult___fst_exp__h115278 or
	  out_exp__h116000 or _theResult___exp__h115997)
  begin
    case (guard__h107050)
      2'b0, 2'b01:
	  CASE_guard07050_0b0_theResult___fst_exp15278_0_ETC__q84 =
	      _theResult___fst_exp__h115278;
      2'b10:
	  CASE_guard07050_0b0_theResult___fst_exp15278_0_ETC__q84 =
	      out_exp__h116000;
      2'b11:
	  CASE_guard07050_0b0_theResult___fst_exp15278_0_ETC__q84 =
	      _theResult___exp__h115997;
    endcase
  end
  always@(guard__h107050 or
	  _theResult___fst_exp__h115278 or _theResult___exp__h115997)
  begin
    case (guard__h107050)
      2'b0:
	  CASE_guard07050_0b0_theResult___fst_exp15278_0_ETC__q85 =
	      _theResult___fst_exp__h115278;
      2'b01, 2'b10, 2'b11:
	  CASE_guard07050_0b0_theResult___fst_exp15278_0_ETC__q85 =
	      _theResult___exp__h115997;
    endcase
  end
  always@(iFifo$D_OUT or
	  CASE_guard07050_0b0_theResult___fst_exp15278_0_ETC__q84 or
	  CASE_guard07050_0b0_theResult___fst_exp15278_0_ETC__q85 or
	  IF_IF_IF_IF_3074_MINUS_SEXT_iFifo_first__288_B_ETC___d3402 or
	  IF_IF_IF_IF_3074_MINUS_SEXT_iFifo_first__288_B_ETC___d3404 or
	  _theResult___fst_exp__h115278)
  begin
    case (iFifo$D_OUT[6:4])
      3'd0:
	  _theResult___fst_exp__h116075 =
	      CASE_guard07050_0b0_theResult___fst_exp15278_0_ETC__q84;
      3'd1:
	  _theResult___fst_exp__h116075 =
	      CASE_guard07050_0b0_theResult___fst_exp15278_0_ETC__q85;
      3'd2:
	  _theResult___fst_exp__h116075 =
	      IF_IF_IF_IF_3074_MINUS_SEXT_iFifo_first__288_B_ETC___d3402;
      3'd3:
	  _theResult___fst_exp__h116075 =
	      IF_IF_IF_IF_3074_MINUS_SEXT_iFifo_first__288_B_ETC___d3404;
      3'd4: _theResult___fst_exp__h116075 = _theResult___fst_exp__h115278;
      default: _theResult___fst_exp__h116075 = 11'd0;
    endcase
  end
  always@(guard__h116089 or
	  _theResult___fst_exp__h124079 or
	  out_exp__h124752 or _theResult___exp__h124749)
  begin
    case (guard__h116089)
      2'b0, 2'b01:
	  CASE_guard16089_0b0_theResult___fst_exp24079_0_ETC__q86 =
	      _theResult___fst_exp__h124079;
      2'b10:
	  CASE_guard16089_0b0_theResult___fst_exp24079_0_ETC__q86 =
	      out_exp__h124752;
      2'b11:
	  CASE_guard16089_0b0_theResult___fst_exp24079_0_ETC__q86 =
	      _theResult___exp__h124749;
    endcase
  end
  always@(guard__h116089 or
	  _theResult___fst_exp__h124079 or _theResult___exp__h124749)
  begin
    case (guard__h116089)
      2'b0:
	  CASE_guard16089_0b0_theResult___fst_exp24079_0_ETC__q87 =
	      _theResult___fst_exp__h124079;
      2'b01, 2'b10, 2'b11:
	  CASE_guard16089_0b0_theResult___fst_exp24079_0_ETC__q87 =
	      _theResult___exp__h124749;
    endcase
  end
  always@(iFifo$D_OUT or
	  CASE_guard16089_0b0_theResult___fst_exp24079_0_ETC__q86 or
	  CASE_guard16089_0b0_theResult___fst_exp24079_0_ETC__q87 or
	  IF_IF_IF_iFifo_first__288_BITS_102_TO_95_816_E_ETC___d3433 or
	  IF_IF_IF_iFifo_first__288_BITS_102_TO_95_816_E_ETC___d3435 or
	  _theResult___fst_exp__h124079)
  begin
    case (iFifo$D_OUT[6:4])
      3'd0:
	  _theResult___fst_exp__h124827 =
	      CASE_guard16089_0b0_theResult___fst_exp24079_0_ETC__q86;
      3'd1:
	  _theResult___fst_exp__h124827 =
	      CASE_guard16089_0b0_theResult___fst_exp24079_0_ETC__q87;
      3'd2:
	  _theResult___fst_exp__h124827 =
	      IF_IF_IF_iFifo_first__288_BITS_102_TO_95_816_E_ETC___d3433;
      3'd3:
	  _theResult___fst_exp__h124827 =
	      IF_IF_IF_iFifo_first__288_BITS_102_TO_95_816_E_ETC___d3435;
      3'd4: _theResult___fst_exp__h124827 = _theResult___fst_exp__h124079;
      default: _theResult___fst_exp__h124827 = 11'd0;
    endcase
  end
  always@(guard__h97801 or
	  _theResult___snd__h105713 or
	  out_sfd__h106411 or _theResult___sfd__h106408)
  begin
    case (guard__h97801)
      2'b0, 2'b01:
	  CASE_guard7801_0b0_theResult___snd05713_BITS_5_ETC__q88 =
	      _theResult___snd__h105713[56:5];
      2'b10:
	  CASE_guard7801_0b0_theResult___snd05713_BITS_5_ETC__q88 =
	      out_sfd__h106411;
      2'b11:
	  CASE_guard7801_0b0_theResult___snd05713_BITS_5_ETC__q88 =
	      _theResult___sfd__h106408;
    endcase
  end
  always@(guard__h97801 or
	  _theResult___snd__h105713 or _theResult___sfd__h106408)
  begin
    case (guard__h97801)
      2'b0:
	  CASE_guard7801_0b0_theResult___snd05713_BITS_5_ETC__q89 =
	      _theResult___snd__h105713[56:5];
      2'b01, 2'b10, 2'b11:
	  CASE_guard7801_0b0_theResult___snd05713_BITS_5_ETC__q89 =
	      _theResult___sfd__h106408;
    endcase
  end
  always@(iFifo$D_OUT or
	  CASE_guard7801_0b0_theResult___snd05713_BITS_5_ETC__q88 or
	  CASE_guard7801_0b0_theResult___snd05713_BITS_5_ETC__q89 or
	  IF_IF_IF_iFifo_first__288_BITS_102_TO_95_816_E_ETC___d3459 or
	  IF_IF_IF_iFifo_first__288_BITS_102_TO_95_816_E_ETC___d3461 or
	  _theResult___snd__h105713)
  begin
    case (iFifo$D_OUT[6:4])
      3'd0:
	  _theResult___fst_sfd__h106486 =
	      CASE_guard7801_0b0_theResult___snd05713_BITS_5_ETC__q88;
      3'd1:
	  _theResult___fst_sfd__h106486 =
	      CASE_guard7801_0b0_theResult___snd05713_BITS_5_ETC__q89;
      3'd2:
	  _theResult___fst_sfd__h106486 =
	      IF_IF_IF_iFifo_first__288_BITS_102_TO_95_816_E_ETC___d3459;
      3'd3:
	  _theResult___fst_sfd__h106486 =
	      IF_IF_IF_iFifo_first__288_BITS_102_TO_95_816_E_ETC___d3461;
      3'd4: _theResult___fst_sfd__h106486 = _theResult___snd__h105713[56:5];
      default: _theResult___fst_sfd__h106486 = 52'd0;
    endcase
  end
  always@(guard__h107050 or
	  sfdin__h115272 or out_sfd__h116001 or _theResult___sfd__h115998)
  begin
    case (guard__h107050)
      2'b0, 2'b01:
	  CASE_guard07050_0b0_sfdin15272_BITS_56_TO_5_0b_ETC__q90 =
	      sfdin__h115272[56:5];
      2'b10:
	  CASE_guard07050_0b0_sfdin15272_BITS_56_TO_5_0b_ETC__q90 =
	      out_sfd__h116001;
      2'b11:
	  CASE_guard07050_0b0_sfdin15272_BITS_56_TO_5_0b_ETC__q90 =
	      _theResult___sfd__h115998;
    endcase
  end
  always@(guard__h107050 or sfdin__h115272 or _theResult___sfd__h115998)
  begin
    case (guard__h107050)
      2'b0:
	  CASE_guard07050_0b0_sfdin15272_BITS_56_TO_5_0b_ETC__q91 =
	      sfdin__h115272[56:5];
      2'b01, 2'b10, 2'b11:
	  CASE_guard07050_0b0_sfdin15272_BITS_56_TO_5_0b_ETC__q91 =
	      _theResult___sfd__h115998;
    endcase
  end
  always@(iFifo$D_OUT or
	  CASE_guard07050_0b0_sfdin15272_BITS_56_TO_5_0b_ETC__q90 or
	  CASE_guard07050_0b0_sfdin15272_BITS_56_TO_5_0b_ETC__q91 or
	  IF_IF_IF_IF_3074_MINUS_SEXT_iFifo_first__288_B_ETC___d3485 or
	  IF_IF_IF_IF_3074_MINUS_SEXT_iFifo_first__288_B_ETC___d3487 or
	  sfdin__h115272)
  begin
    case (iFifo$D_OUT[6:4])
      3'd0:
	  _theResult___fst_sfd__h116076 =
	      CASE_guard07050_0b0_sfdin15272_BITS_56_TO_5_0b_ETC__q90;
      3'd1:
	  _theResult___fst_sfd__h116076 =
	      CASE_guard07050_0b0_sfdin15272_BITS_56_TO_5_0b_ETC__q91;
      3'd2:
	  _theResult___fst_sfd__h116076 =
	      IF_IF_IF_IF_3074_MINUS_SEXT_iFifo_first__288_B_ETC___d3485;
      3'd3:
	  _theResult___fst_sfd__h116076 =
	      IF_IF_IF_IF_3074_MINUS_SEXT_iFifo_first__288_B_ETC___d3487;
      3'd4: _theResult___fst_sfd__h116076 = sfdin__h115272[56:5];
      default: _theResult___fst_sfd__h116076 = 52'd0;
    endcase
  end
  always@(guard__h116089 or
	  _theResult___snd__h124025 or
	  out_sfd__h124753 or _theResult___sfd__h124750)
  begin
    case (guard__h116089)
      2'b0, 2'b01:
	  CASE_guard16089_0b0_theResult___snd24025_BITS__ETC__q92 =
	      _theResult___snd__h124025[56:5];
      2'b10:
	  CASE_guard16089_0b0_theResult___snd24025_BITS__ETC__q92 =
	      out_sfd__h124753;
      2'b11:
	  CASE_guard16089_0b0_theResult___snd24025_BITS__ETC__q92 =
	      _theResult___sfd__h124750;
    endcase
  end
  always@(guard__h116089 or
	  _theResult___snd__h124025 or _theResult___sfd__h124750)
  begin
    case (guard__h116089)
      2'b0:
	  CASE_guard16089_0b0_theResult___snd24025_BITS__ETC__q93 =
	      _theResult___snd__h124025[56:5];
      2'b01, 2'b10, 2'b11:
	  CASE_guard16089_0b0_theResult___snd24025_BITS__ETC__q93 =
	      _theResult___sfd__h124750;
    endcase
  end
  always@(iFifo$D_OUT or
	  CASE_guard16089_0b0_theResult___snd24025_BITS__ETC__q92 or
	  CASE_guard16089_0b0_theResult___snd24025_BITS__ETC__q93 or
	  IF_IF_IF_iFifo_first__288_BITS_102_TO_95_816_E_ETC___d3504 or
	  IF_IF_IF_iFifo_first__288_BITS_102_TO_95_816_E_ETC___d3506 or
	  _theResult___snd__h124025)
  begin
    case (iFifo$D_OUT[6:4])
      3'd0:
	  _theResult___fst_sfd__h124828 =
	      CASE_guard16089_0b0_theResult___snd24025_BITS__ETC__q92;
      3'd1:
	  _theResult___fst_sfd__h124828 =
	      CASE_guard16089_0b0_theResult___snd24025_BITS__ETC__q93;
      3'd2:
	  _theResult___fst_sfd__h124828 =
	      IF_IF_IF_iFifo_first__288_BITS_102_TO_95_816_E_ETC___d3504;
      3'd3:
	  _theResult___fst_sfd__h124828 =
	      IF_IF_IF_iFifo_first__288_BITS_102_TO_95_816_E_ETC___d3506;
      3'd4: _theResult___fst_sfd__h124828 = _theResult___snd__h124025[56:5];
      default: _theResult___fst_sfd__h124828 = 52'd0;
    endcase
  end
  always@(guard__h97801 or iFifo$D_OUT)
  begin
    case (guard__h97801)
      2'b0, 2'b01, 2'b10:
	  CASE_guard7801_0b0_iFifoD_OUT_BIT_103_0b1_iFi_ETC__q94 =
	      iFifo$D_OUT[103];
      2'd3:
	  CASE_guard7801_0b0_iFifoD_OUT_BIT_103_0b1_iFi_ETC__q94 =
	      guard__h97801 == 2'b11 && iFifo$D_OUT[103];
    endcase
  end
  always@(iFifo$D_OUT or
	  CASE_guard7801_0b0_iFifoD_OUT_BIT_103_0b1_iFi_ETC__q94 or
	  guard__h97801)
  begin
    case (iFifo$D_OUT[6:4])
      3'd0:
	  CASE_iFifoD_OUT_BITS_6_TO_4_0_CASE_guard7801__ETC__q95 =
	      CASE_guard7801_0b0_iFifoD_OUT_BIT_103_0b1_iFi_ETC__q94;
      3'd1:
	  CASE_iFifoD_OUT_BITS_6_TO_4_0_CASE_guard7801__ETC__q95 =
	      (guard__h97801 == 2'b0) ?
		iFifo$D_OUT[103] :
		(guard__h97801 == 2'b01 || guard__h97801 == 2'b10 ||
		 guard__h97801 == 2'b11) &&
		iFifo$D_OUT[103];
      3'd2, 3'd3:
	  CASE_iFifoD_OUT_BITS_6_TO_4_0_CASE_guard7801__ETC__q95 =
	      iFifo$D_OUT[103];
      default: CASE_iFifoD_OUT_BITS_6_TO_4_0_CASE_guard7801__ETC__q95 =
		   iFifo$D_OUT[6:4] == 3'd4 && iFifo$D_OUT[103];
    endcase
  end
  always@(iFifo$D_OUT)
  begin
    case (iFifo$D_OUT[6:4])
      3'd0, 3'd1, 3'd2, 3'd3:
	  IF_iFifo_first__288_BITS_6_TO_4_313_EQ_0_382_O_ETC___d2994 =
	      iFifo$D_OUT[103];
      default: IF_iFifo_first__288_BITS_6_TO_4_313_EQ_0_382_O_ETC___d2994 =
		   iFifo$D_OUT[6:4] == 3'd4 && iFifo$D_OUT[103];
    endcase
  end
  always@(guard__h107050 or iFifo$D_OUT)
  begin
    case (guard__h107050)
      2'b0, 2'b01, 2'b10:
	  CASE_guard07050_0b0_iFifoD_OUT_BIT_103_0b1_iF_ETC__q96 =
	      iFifo$D_OUT[103];
      2'd3:
	  CASE_guard07050_0b0_iFifoD_OUT_BIT_103_0b1_iF_ETC__q96 =
	      guard__h107050 == 2'b11 && iFifo$D_OUT[103];
    endcase
  end
  always@(iFifo$D_OUT or
	  CASE_guard07050_0b0_iFifoD_OUT_BIT_103_0b1_iF_ETC__q96 or
	  guard__h107050)
  begin
    case (iFifo$D_OUT[6:4])
      3'd0:
	  CASE_iFifoD_OUT_BITS_6_TO_4_0_CASE_guard07050_ETC__q97 =
	      CASE_guard07050_0b0_iFifoD_OUT_BIT_103_0b1_iF_ETC__q96;
      3'd1:
	  CASE_iFifoD_OUT_BITS_6_TO_4_0_CASE_guard07050_ETC__q97 =
	      (guard__h107050 == 2'b0) ?
		iFifo$D_OUT[103] :
		(guard__h107050 == 2'b01 || guard__h107050 == 2'b10 ||
		 guard__h107050 == 2'b11) &&
		iFifo$D_OUT[103];
      3'd2, 3'd3:
	  CASE_iFifoD_OUT_BITS_6_TO_4_0_CASE_guard07050_ETC__q97 =
	      iFifo$D_OUT[103];
      default: CASE_iFifoD_OUT_BITS_6_TO_4_0_CASE_guard07050_ETC__q97 =
		   iFifo$D_OUT[6:4] == 3'd4 && iFifo$D_OUT[103];
    endcase
  end
  always@(guard__h116089 or iFifo$D_OUT)
  begin
    case (guard__h116089)
      2'b0, 2'b01, 2'b10:
	  CASE_guard16089_0b0_iFifoD_OUT_BIT_103_0b1_iF_ETC__q98 =
	      iFifo$D_OUT[103];
      2'd3:
	  CASE_guard16089_0b0_iFifoD_OUT_BIT_103_0b1_iF_ETC__q98 =
	      guard__h116089 == 2'b11 && iFifo$D_OUT[103];
    endcase
  end
  always@(iFifo$D_OUT or
	  CASE_guard16089_0b0_iFifoD_OUT_BIT_103_0b1_iF_ETC__q98 or
	  guard__h116089)
  begin
    case (iFifo$D_OUT[6:4])
      3'd0:
	  CASE_iFifoD_OUT_BITS_6_TO_4_0_CASE_guard16089_ETC__q99 =
	      CASE_guard16089_0b0_iFifoD_OUT_BIT_103_0b1_iF_ETC__q98;
      3'd1:
	  CASE_iFifoD_OUT_BITS_6_TO_4_0_CASE_guard16089_ETC__q99 =
	      (guard__h116089 == 2'b0) ?
		iFifo$D_OUT[103] :
		(guard__h116089 == 2'b01 || guard__h116089 == 2'b10 ||
		 guard__h116089 == 2'b11) &&
		iFifo$D_OUT[103];
      3'd2, 3'd3:
	  CASE_iFifoD_OUT_BITS_6_TO_4_0_CASE_guard16089_ETC__q99 =
	      iFifo$D_OUT[103];
      default: CASE_iFifoD_OUT_BITS_6_TO_4_0_CASE_guard16089_ETC__q99 =
		   iFifo$D_OUT[6:4] == 3'd4 && iFifo$D_OUT[103];
    endcase
  end
  always@(guard__h97801 or iFifo$D_OUT)
  begin
    case (guard__h97801)
      2'b0, 2'b01, 2'b10:
	  CASE_guard7801_0b0_NOT_iFifoD_OUT_BIT_103_0b1_ETC__q100 =
	      !iFifo$D_OUT[103];
      2'd3:
	  CASE_guard7801_0b0_NOT_iFifoD_OUT_BIT_103_0b1_ETC__q100 =
	      guard__h97801 != 2'b11 || !iFifo$D_OUT[103];
    endcase
  end
  always@(iFifo$D_OUT or
	  CASE_guard7801_0b0_NOT_iFifoD_OUT_BIT_103_0b1_ETC__q100 or
	  guard__h97801)
  begin
    case (iFifo$D_OUT[6:4])
      3'd0:
	  CASE_iFifoD_OUT_BITS_6_TO_4_0_CASE_guard7801__ETC__q101 =
	      CASE_guard7801_0b0_NOT_iFifoD_OUT_BIT_103_0b1_ETC__q100;
      3'd1:
	  CASE_iFifoD_OUT_BITS_6_TO_4_0_CASE_guard7801__ETC__q101 =
	      (guard__h97801 == 2'b0) ?
		!iFifo$D_OUT[103] :
		guard__h97801 != 2'b01 && guard__h97801 != 2'b10 &&
		guard__h97801 != 2'b11 ||
		!iFifo$D_OUT[103];
      3'd2, 3'd3:
	  CASE_iFifoD_OUT_BITS_6_TO_4_0_CASE_guard7801__ETC__q101 =
	      !iFifo$D_OUT[103];
      default: CASE_iFifoD_OUT_BITS_6_TO_4_0_CASE_guard7801__ETC__q101 =
		   iFifo$D_OUT[6:4] != 3'd4 || !iFifo$D_OUT[103];
    endcase
  end
  always@(guard__h107050 or iFifo$D_OUT)
  begin
    case (guard__h107050)
      2'b0, 2'b01, 2'b10:
	  CASE_guard07050_0b0_NOT_iFifoD_OUT_BIT_103_0b_ETC__q102 =
	      !iFifo$D_OUT[103];
      2'd3:
	  CASE_guard07050_0b0_NOT_iFifoD_OUT_BIT_103_0b_ETC__q102 =
	      guard__h107050 != 2'b11 || !iFifo$D_OUT[103];
    endcase
  end
  always@(iFifo$D_OUT or
	  CASE_guard07050_0b0_NOT_iFifoD_OUT_BIT_103_0b_ETC__q102 or
	  guard__h107050)
  begin
    case (iFifo$D_OUT[6:4])
      3'd0:
	  CASE_iFifoD_OUT_BITS_6_TO_4_0_CASE_guard07050_ETC__q103 =
	      CASE_guard07050_0b0_NOT_iFifoD_OUT_BIT_103_0b_ETC__q102;
      3'd1:
	  CASE_iFifoD_OUT_BITS_6_TO_4_0_CASE_guard07050_ETC__q103 =
	      (guard__h107050 == 2'b0) ?
		!iFifo$D_OUT[103] :
		guard__h107050 != 2'b01 && guard__h107050 != 2'b10 &&
		guard__h107050 != 2'b11 ||
		!iFifo$D_OUT[103];
      3'd2, 3'd3:
	  CASE_iFifoD_OUT_BITS_6_TO_4_0_CASE_guard07050_ETC__q103 =
	      !iFifo$D_OUT[103];
      default: CASE_iFifoD_OUT_BITS_6_TO_4_0_CASE_guard07050_ETC__q103 =
		   iFifo$D_OUT[6:4] != 3'd4 || !iFifo$D_OUT[103];
    endcase
  end
  always@(guard__h116089 or iFifo$D_OUT)
  begin
    case (guard__h116089)
      2'b0, 2'b01, 2'b10:
	  CASE_guard16089_0b0_NOT_iFifoD_OUT_BIT_103_0b_ETC__q104 =
	      !iFifo$D_OUT[103];
      2'd3:
	  CASE_guard16089_0b0_NOT_iFifoD_OUT_BIT_103_0b_ETC__q104 =
	      guard__h116089 != 2'b11 || !iFifo$D_OUT[103];
    endcase
  end
  always@(iFifo$D_OUT or
	  CASE_guard16089_0b0_NOT_iFifoD_OUT_BIT_103_0b_ETC__q104 or
	  guard__h116089)
  begin
    case (iFifo$D_OUT[6:4])
      3'd0:
	  CASE_iFifoD_OUT_BITS_6_TO_4_0_CASE_guard16089_ETC__q105 =
	      CASE_guard16089_0b0_NOT_iFifoD_OUT_BIT_103_0b_ETC__q104;
      3'd1:
	  CASE_iFifoD_OUT_BITS_6_TO_4_0_CASE_guard16089_ETC__q105 =
	      (guard__h116089 == 2'b0) ?
		!iFifo$D_OUT[103] :
		guard__h116089 != 2'b01 && guard__h116089 != 2'b10 &&
		guard__h116089 != 2'b11 ||
		!iFifo$D_OUT[103];
      3'd2, 3'd3:
	  CASE_iFifoD_OUT_BITS_6_TO_4_0_CASE_guard16089_ETC__q105 =
	      !iFifo$D_OUT[103];
      default: CASE_iFifoD_OUT_BITS_6_TO_4_0_CASE_guard16089_ETC__q105 =
		   iFifo$D_OUT[6:4] != 3'd4 || !iFifo$D_OUT[103];
    endcase
  end
  always@(iFifo$D_OUT)
  begin
    case (iFifo$D_OUT[6:4])
      3'd0, 3'd1, 3'd2, 3'd3:
	  IF_iFifo_first__288_BITS_6_TO_4_313_EQ_0_382_O_ETC___d3539 =
	      !iFifo$D_OUT[103];
      default: IF_iFifo_first__288_BITS_6_TO_4_313_EQ_0_382_O_ETC___d3539 =
		   iFifo$D_OUT[6:4] != 3'd4 || !iFifo$D_OUT[103];
    endcase
  end
  always@(guard__h173113 or fpu_madd_fResult_S9$D_OUT)
  begin
    case (guard__h173113)
      2'b0, 2'b01, 2'b10:
	  CASE_guard73113_0b0_fpu_madd_fResult_S9D_OUT__ETC__q117 =
	      fpu_madd_fResult_S9$D_OUT[68];
      2'd3:
	  CASE_guard73113_0b0_fpu_madd_fResult_S9D_OUT__ETC__q117 =
	      guard__h173113 == 2'b11 && fpu_madd_fResult_S9$D_OUT[68];
    endcase
  end
  always@(rmdFifo$D_OUT or
	  fpu_madd_fResult_S9$D_OUT or
	  CASE_guard73113_0b0_fpu_madd_fResult_S9D_OUT__ETC__q117 or
	  guard__h173113)
  begin
    case (rmdFifo$D_OUT)
      3'd0:
	  IF_rmdFifo_first__963_EQ_0_964_THEN_IF_IF_IF_I_ETC___d4573 =
	      CASE_guard73113_0b0_fpu_madd_fResult_S9D_OUT__ETC__q117;
      3'd1:
	  IF_rmdFifo_first__963_EQ_0_964_THEN_IF_IF_IF_I_ETC___d4573 =
	      (guard__h173113 == 2'b0) ?
		fpu_madd_fResult_S9$D_OUT[68] :
		(guard__h173113 == 2'b01 || guard__h173113 == 2'b10 ||
		 guard__h173113 == 2'b11) &&
		fpu_madd_fResult_S9$D_OUT[68];
      3'd2, 3'd3:
	  IF_rmdFifo_first__963_EQ_0_964_THEN_IF_IF_IF_I_ETC___d4573 =
	      fpu_madd_fResult_S9$D_OUT[68];
      default: IF_rmdFifo_first__963_EQ_0_964_THEN_IF_IF_IF_I_ETC___d4573 =
		   rmdFifo$D_OUT == 3'd4 && fpu_madd_fResult_S9$D_OUT[68];
    endcase
  end
  always@(guard__h181820 or fpu_madd_fResult_S9$D_OUT)
  begin
    case (guard__h181820)
      2'b0, 2'b01, 2'b10:
	  CASE_guard81820_0b0_fpu_madd_fResult_S9D_OUT__ETC__q118 =
	      fpu_madd_fResult_S9$D_OUT[68];
      2'd3:
	  CASE_guard81820_0b0_fpu_madd_fResult_S9D_OUT__ETC__q118 =
	      guard__h181820 == 2'b11 && fpu_madd_fResult_S9$D_OUT[68];
    endcase
  end
  always@(rmdFifo$D_OUT or
	  fpu_madd_fResult_S9$D_OUT or
	  CASE_guard81820_0b0_fpu_madd_fResult_S9D_OUT__ETC__q118 or
	  guard__h181820)
  begin
    case (rmdFifo$D_OUT)
      3'd0:
	  IF_rmdFifo_first__963_EQ_0_964_THEN_IF_IF_IF_r_ETC___d4582 =
	      CASE_guard81820_0b0_fpu_madd_fResult_S9D_OUT__ETC__q118;
      3'd1:
	  IF_rmdFifo_first__963_EQ_0_964_THEN_IF_IF_IF_r_ETC___d4582 =
	      (guard__h181820 == 2'b0) ?
		fpu_madd_fResult_S9$D_OUT[68] :
		(guard__h181820 == 2'b01 || guard__h181820 == 2'b10 ||
		 guard__h181820 == 2'b11) &&
		fpu_madd_fResult_S9$D_OUT[68];
      3'd2, 3'd3:
	  IF_rmdFifo_first__963_EQ_0_964_THEN_IF_IF_IF_r_ETC___d4582 =
	      fpu_madd_fResult_S9$D_OUT[68];
      default: IF_rmdFifo_first__963_EQ_0_964_THEN_IF_IF_IF_r_ETC___d4582 =
		   rmdFifo$D_OUT == 3'd4 && fpu_madd_fResult_S9$D_OUT[68];
    endcase
  end
  always@(guard__h173113 or fpu_madd_fResult_S9$D_OUT)
  begin
    case (guard__h173113)
      2'b0, 2'b01, 2'b10:
	  CASE_guard73113_0b0_NOT_fpu_madd_fResult_S9D__ETC__q119 =
	      !fpu_madd_fResult_S9$D_OUT[68];
      2'd3:
	  CASE_guard73113_0b0_NOT_fpu_madd_fResult_S9D__ETC__q119 =
	      guard__h173113 != 2'b11 || !fpu_madd_fResult_S9$D_OUT[68];
    endcase
  end
  always@(rmdFifo$D_OUT or
	  fpu_madd_fResult_S9$D_OUT or
	  CASE_guard73113_0b0_NOT_fpu_madd_fResult_S9D__ETC__q119 or
	  guard__h173113)
  begin
    case (rmdFifo$D_OUT)
      3'd0:
	  IF_rmdFifo_first__963_EQ_0_964_THEN_IF_IF_IF_I_ETC___d4008 =
	      CASE_guard73113_0b0_NOT_fpu_madd_fResult_S9D__ETC__q119;
      3'd1:
	  IF_rmdFifo_first__963_EQ_0_964_THEN_IF_IF_IF_I_ETC___d4008 =
	      (guard__h173113 == 2'b0) ?
		!fpu_madd_fResult_S9$D_OUT[68] :
		guard__h173113 != 2'b01 && guard__h173113 != 2'b10 &&
		guard__h173113 != 2'b11 ||
		!fpu_madd_fResult_S9$D_OUT[68];
      3'd2, 3'd3:
	  IF_rmdFifo_first__963_EQ_0_964_THEN_IF_IF_IF_I_ETC___d4008 =
	      !fpu_madd_fResult_S9$D_OUT[68];
      default: IF_rmdFifo_first__963_EQ_0_964_THEN_IF_IF_IF_I_ETC___d4008 =
		   rmdFifo$D_OUT != 3'd4 || !fpu_madd_fResult_S9$D_OUT[68];
    endcase
  end
  always@(guard__h181820 or fpu_madd_fResult_S9$D_OUT)
  begin
    case (guard__h181820)
      2'b0, 2'b01, 2'b10:
	  CASE_guard81820_0b0_NOT_fpu_madd_fResult_S9D__ETC__q120 =
	      !fpu_madd_fResult_S9$D_OUT[68];
      2'd3:
	  CASE_guard81820_0b0_NOT_fpu_madd_fResult_S9D__ETC__q120 =
	      guard__h181820 != 2'b11 || !fpu_madd_fResult_S9$D_OUT[68];
    endcase
  end
  always@(rmdFifo$D_OUT or
	  fpu_madd_fResult_S9$D_OUT or
	  CASE_guard81820_0b0_NOT_fpu_madd_fResult_S9D__ETC__q120 or
	  guard__h181820)
  begin
    case (rmdFifo$D_OUT)
      3'd0:
	  IF_rmdFifo_first__963_EQ_0_964_THEN_IF_IF_IF_r_ETC___d4208 =
	      CASE_guard81820_0b0_NOT_fpu_madd_fResult_S9D__ETC__q120;
      3'd1:
	  IF_rmdFifo_first__963_EQ_0_964_THEN_IF_IF_IF_r_ETC___d4208 =
	      (guard__h181820 == 2'b0) ?
		!fpu_madd_fResult_S9$D_OUT[68] :
		guard__h181820 != 2'b01 && guard__h181820 != 2'b10 &&
		guard__h181820 != 2'b11 ||
		!fpu_madd_fResult_S9$D_OUT[68];
      3'd2, 3'd3:
	  IF_rmdFifo_first__963_EQ_0_964_THEN_IF_IF_IF_r_ETC___d4208 =
	      !fpu_madd_fResult_S9$D_OUT[68];
      default: IF_rmdFifo_first__963_EQ_0_964_THEN_IF_IF_IF_r_ETC___d4208 =
		   rmdFifo$D_OUT != 3'd4 || !fpu_madd_fResult_S9$D_OUT[68];
    endcase
  end
  always@(guard__h190750 or fpu_madd_fResult_S9$D_OUT)
  begin
    case (guard__h190750)
      2'b0, 2'b01, 2'b10:
	  CASE_guard90750_0b0_fpu_madd_fResult_S9D_OUT__ETC__q121 =
	      fpu_madd_fResult_S9$D_OUT[68];
      2'd3:
	  CASE_guard90750_0b0_fpu_madd_fResult_S9D_OUT__ETC__q121 =
	      guard__h190750 == 2'b11 && fpu_madd_fResult_S9$D_OUT[68];
    endcase
  end
  always@(rmdFifo$D_OUT or
	  fpu_madd_fResult_S9$D_OUT or
	  CASE_guard90750_0b0_fpu_madd_fResult_S9D_OUT__ETC__q121 or
	  guard__h190750)
  begin
    case (rmdFifo$D_OUT)
      3'd0:
	  IF_rmdFifo_first__963_EQ_0_964_THEN_IF_IF_IF_I_ETC___d4594 =
	      CASE_guard90750_0b0_fpu_madd_fResult_S9D_OUT__ETC__q121;
      3'd1:
	  IF_rmdFifo_first__963_EQ_0_964_THEN_IF_IF_IF_I_ETC___d4594 =
	      (guard__h190750 == 2'b0) ?
		fpu_madd_fResult_S9$D_OUT[68] :
		(guard__h190750 == 2'b01 || guard__h190750 == 2'b10 ||
		 guard__h190750 == 2'b11) &&
		fpu_madd_fResult_S9$D_OUT[68];
      3'd2, 3'd3:
	  IF_rmdFifo_first__963_EQ_0_964_THEN_IF_IF_IF_I_ETC___d4594 =
	      fpu_madd_fResult_S9$D_OUT[68];
      default: IF_rmdFifo_first__963_EQ_0_964_THEN_IF_IF_IF_I_ETC___d4594 =
		   rmdFifo$D_OUT == 3'd4 && fpu_madd_fResult_S9$D_OUT[68];
    endcase
  end
  always@(guard__h199586 or fpu_madd_fResult_S9$D_OUT)
  begin
    case (guard__h199586)
      2'b0, 2'b01, 2'b10:
	  CASE_guard99586_0b0_fpu_madd_fResult_S9D_OUT__ETC__q122 =
	      fpu_madd_fResult_S9$D_OUT[68];
      2'd3:
	  CASE_guard99586_0b0_fpu_madd_fResult_S9D_OUT__ETC__q122 =
	      guard__h199586 == 2'b11 && fpu_madd_fResult_S9$D_OUT[68];
    endcase
  end
  always@(rmdFifo$D_OUT or
	  fpu_madd_fResult_S9$D_OUT or
	  CASE_guard99586_0b0_fpu_madd_fResult_S9D_OUT__ETC__q122 or
	  guard__h199586)
  begin
    case (rmdFifo$D_OUT)
      3'd0:
	  IF_rmdFifo_first__963_EQ_0_964_THEN_IF_IF_IF_r_ETC___d4603 =
	      CASE_guard99586_0b0_fpu_madd_fResult_S9D_OUT__ETC__q122;
      3'd1:
	  IF_rmdFifo_first__963_EQ_0_964_THEN_IF_IF_IF_r_ETC___d4603 =
	      (guard__h199586 == 2'b0) ?
		fpu_madd_fResult_S9$D_OUT[68] :
		(guard__h199586 == 2'b01 || guard__h199586 == 2'b10 ||
		 guard__h199586 == 2'b11) &&
		fpu_madd_fResult_S9$D_OUT[68];
      3'd2, 3'd3:
	  IF_rmdFifo_first__963_EQ_0_964_THEN_IF_IF_IF_r_ETC___d4603 =
	      fpu_madd_fResult_S9$D_OUT[68];
      default: IF_rmdFifo_first__963_EQ_0_964_THEN_IF_IF_IF_r_ETC___d4603 =
		   rmdFifo$D_OUT == 3'd4 && fpu_madd_fResult_S9$D_OUT[68];
    endcase
  end
  always@(guard__h190750 or fpu_madd_fResult_S9$D_OUT)
  begin
    case (guard__h190750)
      2'b0, 2'b01, 2'b10:
	  CASE_guard90750_0b0_NOT_fpu_madd_fResult_S9D__ETC__q123 =
	      !fpu_madd_fResult_S9$D_OUT[68];
      2'd3:
	  CASE_guard90750_0b0_NOT_fpu_madd_fResult_S9D__ETC__q123 =
	      guard__h190750 != 2'b11 || !fpu_madd_fResult_S9$D_OUT[68];
    endcase
  end
  always@(rmdFifo$D_OUT or
	  fpu_madd_fResult_S9$D_OUT or
	  CASE_guard90750_0b0_NOT_fpu_madd_fResult_S9D__ETC__q123 or
	  guard__h190750)
  begin
    case (rmdFifo$D_OUT)
      3'd0:
	  IF_rmdFifo_first__963_EQ_0_964_THEN_IF_IF_IF_I_ETC___d4509 =
	      CASE_guard90750_0b0_NOT_fpu_madd_fResult_S9D__ETC__q123;
      3'd1:
	  IF_rmdFifo_first__963_EQ_0_964_THEN_IF_IF_IF_I_ETC___d4509 =
	      (guard__h190750 == 2'b0) ?
		!fpu_madd_fResult_S9$D_OUT[68] :
		guard__h190750 != 2'b01 && guard__h190750 != 2'b10 &&
		guard__h190750 != 2'b11 ||
		!fpu_madd_fResult_S9$D_OUT[68];
      3'd2, 3'd3:
	  IF_rmdFifo_first__963_EQ_0_964_THEN_IF_IF_IF_I_ETC___d4509 =
	      !fpu_madd_fResult_S9$D_OUT[68];
      default: IF_rmdFifo_first__963_EQ_0_964_THEN_IF_IF_IF_I_ETC___d4509 =
		   rmdFifo$D_OUT != 3'd4 || !fpu_madd_fResult_S9$D_OUT[68];
    endcase
  end
  always@(guard__h199586 or fpu_madd_fResult_S9$D_OUT)
  begin
    case (guard__h199586)
      2'b0, 2'b01, 2'b10:
	  CASE_guard99586_0b0_NOT_fpu_madd_fResult_S9D__ETC__q124 =
	      !fpu_madd_fResult_S9$D_OUT[68];
      2'd3:
	  CASE_guard99586_0b0_NOT_fpu_madd_fResult_S9D__ETC__q124 =
	      guard__h199586 != 2'b11 || !fpu_madd_fResult_S9$D_OUT[68];
    endcase
  end
  always@(rmdFifo$D_OUT or
	  fpu_madd_fResult_S9$D_OUT or
	  CASE_guard99586_0b0_NOT_fpu_madd_fResult_S9D__ETC__q124 or
	  guard__h199586)
  begin
    case (rmdFifo$D_OUT)
      3'd0:
	  IF_rmdFifo_first__963_EQ_0_964_THEN_IF_IF_IF_r_ETC___d4558 =
	      CASE_guard99586_0b0_NOT_fpu_madd_fResult_S9D__ETC__q124;
      3'd1:
	  IF_rmdFifo_first__963_EQ_0_964_THEN_IF_IF_IF_r_ETC___d4558 =
	      (guard__h199586 == 2'b0) ?
		!fpu_madd_fResult_S9$D_OUT[68] :
		guard__h199586 != 2'b01 && guard__h199586 != 2'b10 &&
		guard__h199586 != 2'b11 ||
		!fpu_madd_fResult_S9$D_OUT[68];
      3'd2, 3'd3:
	  IF_rmdFifo_first__963_EQ_0_964_THEN_IF_IF_IF_r_ETC___d4558 =
	      !fpu_madd_fResult_S9$D_OUT[68];
      default: IF_rmdFifo_first__963_EQ_0_964_THEN_IF_IF_IF_r_ETC___d4558 =
		   rmdFifo$D_OUT != 3'd4 || !fpu_madd_fResult_S9$D_OUT[68];
    endcase
  end
  always@(rmdFifo$D_OUT or fpu_madd_fResult_S9$D_OUT)
  begin
    case (rmdFifo$D_OUT)
      3'd0, 3'd1, 3'd2, 3'd3:
	  IF_rmdFifo_first__963_EQ_0_964_OR_rmdFifo_firs_ETC___d4585 =
	      fpu_madd_fResult_S9$D_OUT[68];
      default: IF_rmdFifo_first__963_EQ_0_964_OR_rmdFifo_firs_ETC___d4585 =
		   rmdFifo$D_OUT == 3'd4 && fpu_madd_fResult_S9$D_OUT[68];
    endcase
  end
  always@(rmdFifo$D_OUT or fpu_madd_fResult_S9$D_OUT)
  begin
    case (rmdFifo$D_OUT)
      3'd0, 3'd1, 3'd2, 3'd3:
	  IF_rmdFifo_first__963_EQ_0_964_OR_rmdFifo_firs_ETC___d4213 =
	      !fpu_madd_fResult_S9$D_OUT[68];
      default: IF_rmdFifo_first__963_EQ_0_964_OR_rmdFifo_firs_ETC___d4213 =
		   rmdFifo$D_OUT != 3'd4 || !fpu_madd_fResult_S9$D_OUT[68];
    endcase
  end
  always@(guard__h181820 or
	  _theResult___fst_exp__h189868 or
	  out_exp__h190313 or _theResult___exp__h190310)
  begin
    case (guard__h181820)
      2'b0, 2'b01:
	  CASE_guard81820_0b0_theResult___fst_exp89868_0_ETC__q125 =
	      _theResult___fst_exp__h189868;
      2'b10:
	  CASE_guard81820_0b0_theResult___fst_exp89868_0_ETC__q125 =
	      out_exp__h190313;
      2'b11:
	  CASE_guard81820_0b0_theResult___fst_exp89868_0_ETC__q125 =
	      _theResult___exp__h190310;
    endcase
  end
  always@(guard__h181820 or
	  _theResult___fst_exp__h189868 or _theResult___exp__h190310)
  begin
    case (guard__h181820)
      2'b0:
	  CASE_guard81820_0b0_theResult___fst_exp89868_0_ETC__q126 =
	      _theResult___fst_exp__h189868;
      2'b01, 2'b10, 2'b11:
	  CASE_guard81820_0b0_theResult___fst_exp89868_0_ETC__q126 =
	      _theResult___exp__h190310;
    endcase
  end
  always@(rmdFifo$D_OUT or
	  CASE_guard81820_0b0_theResult___fst_exp89868_0_ETC__q125 or
	  CASE_guard81820_0b0_theResult___fst_exp89868_0_ETC__q126 or
	  IF_IF_IF_resWire_wget__595_BITS_67_TO_57_601_E_ETC___d4664 or
	  IF_IF_IF_resWire_wget__595_BITS_67_TO_57_601_E_ETC___d4666 or
	  _theResult___fst_exp__h189868)
  begin
    case (rmdFifo$D_OUT)
      3'd0:
	  _theResult___fst_exp__h190388 =
	      CASE_guard81820_0b0_theResult___fst_exp89868_0_ETC__q125;
      3'd1:
	  _theResult___fst_exp__h190388 =
	      CASE_guard81820_0b0_theResult___fst_exp89868_0_ETC__q126;
      3'd2:
	  _theResult___fst_exp__h190388 =
	      IF_IF_IF_resWire_wget__595_BITS_67_TO_57_601_E_ETC___d4664;
      3'd3:
	  _theResult___fst_exp__h190388 =
	      IF_IF_IF_resWire_wget__595_BITS_67_TO_57_601_E_ETC___d4666;
      3'd4: _theResult___fst_exp__h190388 = _theResult___fst_exp__h189868;
      default: _theResult___fst_exp__h190388 = 8'd0;
    endcase
  end
  always@(guard__h173113 or
	  _theResult___fst_exp__h181212 or
	  out_exp__h181731 or _theResult___exp__h181728)
  begin
    case (guard__h173113)
      2'b0, 2'b01:
	  CASE_guard73113_0b0_theResult___fst_exp81212_0_ETC__q127 =
	      _theResult___fst_exp__h181212;
      2'b10:
	  CASE_guard73113_0b0_theResult___fst_exp81212_0_ETC__q127 =
	      out_exp__h181731;
      2'b11:
	  CASE_guard73113_0b0_theResult___fst_exp81212_0_ETC__q127 =
	      _theResult___exp__h181728;
    endcase
  end
  always@(guard__h173113 or
	  _theResult___fst_exp__h181212 or _theResult___exp__h181728)
  begin
    case (guard__h173113)
      2'b0:
	  CASE_guard73113_0b0_theResult___fst_exp81212_0_ETC__q128 =
	      _theResult___fst_exp__h181212;
      2'b01, 2'b10, 2'b11:
	  CASE_guard73113_0b0_theResult___fst_exp81212_0_ETC__q128 =
	      _theResult___exp__h181728;
    endcase
  end
  always@(rmdFifo$D_OUT or
	  CASE_guard73113_0b0_theResult___fst_exp81212_0_ETC__q127 or
	  CASE_guard73113_0b0_theResult___fst_exp81212_0_ETC__q128 or
	  IF_IF_IF_IF_0b0_CONCAT_NOT_resWire_wget__595_B_ETC___d4633 or
	  IF_IF_IF_IF_0b0_CONCAT_NOT_resWire_wget__595_B_ETC___d4635 or
	  _theResult___fst_exp__h181212)
  begin
    case (rmdFifo$D_OUT)
      3'd0:
	  _theResult___fst_exp__h181806 =
	      CASE_guard73113_0b0_theResult___fst_exp81212_0_ETC__q127;
      3'd1:
	  _theResult___fst_exp__h181806 =
	      CASE_guard73113_0b0_theResult___fst_exp81212_0_ETC__q128;
      3'd2:
	  _theResult___fst_exp__h181806 =
	      IF_IF_IF_IF_0b0_CONCAT_NOT_resWire_wget__595_B_ETC___d4633;
      3'd3:
	  _theResult___fst_exp__h181806 =
	      IF_IF_IF_IF_0b0_CONCAT_NOT_resWire_wget__595_B_ETC___d4635;
      3'd4: _theResult___fst_exp__h181806 = _theResult___fst_exp__h181212;
      default: _theResult___fst_exp__h181806 = 8'd0;
    endcase
  end
  always@(guard__h190750 or
	  _theResult___fst_exp__h198978 or
	  out_exp__h199497 or _theResult___exp__h199494)
  begin
    case (guard__h190750)
      2'b0, 2'b01:
	  CASE_guard90750_0b0_theResult___fst_exp98978_0_ETC__q129 =
	      _theResult___fst_exp__h198978;
      2'b10:
	  CASE_guard90750_0b0_theResult___fst_exp98978_0_ETC__q129 =
	      out_exp__h199497;
      2'b11:
	  CASE_guard90750_0b0_theResult___fst_exp98978_0_ETC__q129 =
	      _theResult___exp__h199494;
    endcase
  end
  always@(guard__h190750 or
	  _theResult___fst_exp__h198978 or _theResult___exp__h199494)
  begin
    case (guard__h190750)
      2'b0:
	  CASE_guard90750_0b0_theResult___fst_exp98978_0_ETC__q130 =
	      _theResult___fst_exp__h198978;
      2'b01, 2'b10, 2'b11:
	  CASE_guard90750_0b0_theResult___fst_exp98978_0_ETC__q130 =
	      _theResult___exp__h199494;
    endcase
  end
  always@(rmdFifo$D_OUT or
	  CASE_guard90750_0b0_theResult___fst_exp98978_0_ETC__q129 or
	  CASE_guard90750_0b0_theResult___fst_exp98978_0_ETC__q130 or
	  IF_IF_IF_IF_3970_MINUS_SEXT_resWire_wget__595__ETC___d4703 or
	  IF_IF_IF_IF_3970_MINUS_SEXT_resWire_wget__595__ETC___d4705 or
	  _theResult___fst_exp__h198978)
  begin
    case (rmdFifo$D_OUT)
      3'd0:
	  _theResult___fst_exp__h199572 =
	      CASE_guard90750_0b0_theResult___fst_exp98978_0_ETC__q129;
      3'd1:
	  _theResult___fst_exp__h199572 =
	      CASE_guard90750_0b0_theResult___fst_exp98978_0_ETC__q130;
      3'd2:
	  _theResult___fst_exp__h199572 =
	      IF_IF_IF_IF_3970_MINUS_SEXT_resWire_wget__595__ETC___d4703;
      3'd3:
	  _theResult___fst_exp__h199572 =
	      IF_IF_IF_IF_3970_MINUS_SEXT_resWire_wget__595__ETC___d4705;
      3'd4: _theResult___fst_exp__h199572 = _theResult___fst_exp__h198978;
      default: _theResult___fst_exp__h199572 = 8'd0;
    endcase
  end
  always@(guard__h199586 or
	  _theResult___fst_exp__h207663 or
	  out_exp__h208133 or _theResult___exp__h208130)
  begin
    case (guard__h199586)
      2'b0, 2'b01:
	  CASE_guard99586_0b0_theResult___fst_exp07663_0_ETC__q131 =
	      _theResult___fst_exp__h207663;
      2'b10:
	  CASE_guard99586_0b0_theResult___fst_exp07663_0_ETC__q131 =
	      out_exp__h208133;
      2'b11:
	  CASE_guard99586_0b0_theResult___fst_exp07663_0_ETC__q131 =
	      _theResult___exp__h208130;
    endcase
  end
  always@(guard__h199586 or
	  _theResult___fst_exp__h207663 or _theResult___exp__h208130)
  begin
    case (guard__h199586)
      2'b0:
	  CASE_guard99586_0b0_theResult___fst_exp07663_0_ETC__q132 =
	      _theResult___fst_exp__h207663;
      2'b01, 2'b10, 2'b11:
	  CASE_guard99586_0b0_theResult___fst_exp07663_0_ETC__q132 =
	      _theResult___exp__h208130;
    endcase
  end
  always@(rmdFifo$D_OUT or
	  CASE_guard99586_0b0_theResult___fst_exp07663_0_ETC__q131 or
	  CASE_guard99586_0b0_theResult___fst_exp07663_0_ETC__q132 or
	  IF_IF_IF_resWire_wget__595_BITS_67_TO_57_601_E_ETC___d4734 or
	  IF_IF_IF_resWire_wget__595_BITS_67_TO_57_601_E_ETC___d4736 or
	  _theResult___fst_exp__h207663)
  begin
    case (rmdFifo$D_OUT)
      3'd0:
	  _theResult___fst_exp__h208208 =
	      CASE_guard99586_0b0_theResult___fst_exp07663_0_ETC__q131;
      3'd1:
	  _theResult___fst_exp__h208208 =
	      CASE_guard99586_0b0_theResult___fst_exp07663_0_ETC__q132;
      3'd2:
	  _theResult___fst_exp__h208208 =
	      IF_IF_IF_resWire_wget__595_BITS_67_TO_57_601_E_ETC___d4734;
      3'd3:
	  _theResult___fst_exp__h208208 =
	      IF_IF_IF_resWire_wget__595_BITS_67_TO_57_601_E_ETC___d4736;
      3'd4: _theResult___fst_exp__h208208 = _theResult___fst_exp__h207663;
      default: _theResult___fst_exp__h208208 = 8'd0;
    endcase
  end
  always@(guard__h173113 or
	  sfdin__h181206 or out_sfd__h181732 or _theResult___sfd__h181729)
  begin
    case (guard__h173113)
      2'b0, 2'b01:
	  CASE_guard73113_0b0_sfdin81206_BITS_56_TO_34_0_ETC__q133 =
	      sfdin__h181206[56:34];
      2'b10:
	  CASE_guard73113_0b0_sfdin81206_BITS_56_TO_34_0_ETC__q133 =
	      out_sfd__h181732;
      2'b11:
	  CASE_guard73113_0b0_sfdin81206_BITS_56_TO_34_0_ETC__q133 =
	      _theResult___sfd__h181729;
    endcase
  end
  always@(guard__h173113 or sfdin__h181206 or _theResult___sfd__h181729)
  begin
    case (guard__h173113)
      2'b0:
	  CASE_guard73113_0b0_sfdin81206_BITS_56_TO_34_0_ETC__q134 =
	      sfdin__h181206[56:34];
      2'b01, 2'b10, 2'b11:
	  CASE_guard73113_0b0_sfdin81206_BITS_56_TO_34_0_ETC__q134 =
	      _theResult___sfd__h181729;
    endcase
  end
  always@(rmdFifo$D_OUT or
	  CASE_guard73113_0b0_sfdin81206_BITS_56_TO_34_0_ETC__q133 or
	  CASE_guard73113_0b0_sfdin81206_BITS_56_TO_34_0_ETC__q134 or
	  IF_IF_IF_IF_0b0_CONCAT_NOT_resWire_wget__595_B_ETC___d4761 or
	  IF_IF_IF_IF_0b0_CONCAT_NOT_resWire_wget__595_B_ETC___d4763 or
	  sfdin__h181206)
  begin
    case (rmdFifo$D_OUT)
      3'd0:
	  _theResult___fst_sfd__h181807 =
	      CASE_guard73113_0b0_sfdin81206_BITS_56_TO_34_0_ETC__q133;
      3'd1:
	  _theResult___fst_sfd__h181807 =
	      CASE_guard73113_0b0_sfdin81206_BITS_56_TO_34_0_ETC__q134;
      3'd2:
	  _theResult___fst_sfd__h181807 =
	      IF_IF_IF_IF_0b0_CONCAT_NOT_resWire_wget__595_B_ETC___d4761;
      3'd3:
	  _theResult___fst_sfd__h181807 =
	      IF_IF_IF_IF_0b0_CONCAT_NOT_resWire_wget__595_B_ETC___d4763;
      3'd4: _theResult___fst_sfd__h181807 = sfdin__h181206[56:34];
      default: _theResult___fst_sfd__h181807 = 23'd0;
    endcase
  end
  always@(guard__h181820 or
	  _theResult___snd__h189819 or
	  out_sfd__h190314 or _theResult___sfd__h190311)
  begin
    case (guard__h181820)
      2'b0, 2'b01:
	  CASE_guard81820_0b0_theResult___snd89819_BITS__ETC__q135 =
	      _theResult___snd__h189819[56:34];
      2'b10:
	  CASE_guard81820_0b0_theResult___snd89819_BITS__ETC__q135 =
	      out_sfd__h190314;
      2'b11:
	  CASE_guard81820_0b0_theResult___snd89819_BITS__ETC__q135 =
	      _theResult___sfd__h190311;
    endcase
  end
  always@(guard__h181820 or
	  _theResult___snd__h189819 or _theResult___sfd__h190311)
  begin
    case (guard__h181820)
      2'b0:
	  CASE_guard81820_0b0_theResult___snd89819_BITS__ETC__q136 =
	      _theResult___snd__h189819[56:34];
      2'b01, 2'b10, 2'b11:
	  CASE_guard81820_0b0_theResult___snd89819_BITS__ETC__q136 =
	      _theResult___sfd__h190311;
    endcase
  end
  always@(rmdFifo$D_OUT or
	  CASE_guard81820_0b0_theResult___snd89819_BITS__ETC__q135 or
	  CASE_guard81820_0b0_theResult___snd89819_BITS__ETC__q136 or
	  IF_IF_IF_resWire_wget__595_BITS_67_TO_57_601_E_ETC___d4780 or
	  IF_IF_IF_resWire_wget__595_BITS_67_TO_57_601_E_ETC___d4782 or
	  _theResult___snd__h189819)
  begin
    case (rmdFifo$D_OUT)
      3'd0:
	  _theResult___fst_sfd__h190389 =
	      CASE_guard81820_0b0_theResult___snd89819_BITS__ETC__q135;
      3'd1:
	  _theResult___fst_sfd__h190389 =
	      CASE_guard81820_0b0_theResult___snd89819_BITS__ETC__q136;
      3'd2:
	  _theResult___fst_sfd__h190389 =
	      IF_IF_IF_resWire_wget__595_BITS_67_TO_57_601_E_ETC___d4780;
      3'd3:
	  _theResult___fst_sfd__h190389 =
	      IF_IF_IF_resWire_wget__595_BITS_67_TO_57_601_E_ETC___d4782;
      3'd4: _theResult___fst_sfd__h190389 = _theResult___snd__h189819[56:34];
      default: _theResult___fst_sfd__h190389 = 23'd0;
    endcase
  end
  always@(guard__h190750 or
	  sfdin__h198972 or out_sfd__h199498 or _theResult___sfd__h199495)
  begin
    case (guard__h190750)
      2'b0, 2'b01:
	  CASE_guard90750_0b0_sfdin98972_BITS_56_TO_34_0_ETC__q137 =
	      sfdin__h198972[56:34];
      2'b10:
	  CASE_guard90750_0b0_sfdin98972_BITS_56_TO_34_0_ETC__q137 =
	      out_sfd__h199498;
      2'b11:
	  CASE_guard90750_0b0_sfdin98972_BITS_56_TO_34_0_ETC__q137 =
	      _theResult___sfd__h199495;
    endcase
  end
  always@(guard__h190750 or sfdin__h198972 or _theResult___sfd__h199495)
  begin
    case (guard__h190750)
      2'b0:
	  CASE_guard90750_0b0_sfdin98972_BITS_56_TO_34_0_ETC__q138 =
	      sfdin__h198972[56:34];
      2'b01, 2'b10, 2'b11:
	  CASE_guard90750_0b0_sfdin98972_BITS_56_TO_34_0_ETC__q138 =
	      _theResult___sfd__h199495;
    endcase
  end
  always@(rmdFifo$D_OUT or
	  CASE_guard90750_0b0_sfdin98972_BITS_56_TO_34_0_ETC__q137 or
	  CASE_guard90750_0b0_sfdin98972_BITS_56_TO_34_0_ETC__q138 or
	  IF_IF_IF_IF_3970_MINUS_SEXT_resWire_wget__595__ETC___d4807 or
	  IF_IF_IF_IF_3970_MINUS_SEXT_resWire_wget__595__ETC___d4809 or
	  sfdin__h198972)
  begin
    case (rmdFifo$D_OUT)
      3'd0:
	  _theResult___fst_sfd__h199573 =
	      CASE_guard90750_0b0_sfdin98972_BITS_56_TO_34_0_ETC__q137;
      3'd1:
	  _theResult___fst_sfd__h199573 =
	      CASE_guard90750_0b0_sfdin98972_BITS_56_TO_34_0_ETC__q138;
      3'd2:
	  _theResult___fst_sfd__h199573 =
	      IF_IF_IF_IF_3970_MINUS_SEXT_resWire_wget__595__ETC___d4807;
      3'd3:
	  _theResult___fst_sfd__h199573 =
	      IF_IF_IF_IF_3970_MINUS_SEXT_resWire_wget__595__ETC___d4809;
      3'd4: _theResult___fst_sfd__h199573 = sfdin__h198972[56:34];
      default: _theResult___fst_sfd__h199573 = 23'd0;
    endcase
  end
  always@(guard__h199586 or
	  _theResult___snd__h207609 or
	  out_sfd__h208134 or _theResult___sfd__h208131)
  begin
    case (guard__h199586)
      2'b0, 2'b01:
	  CASE_guard99586_0b0_theResult___snd07609_BITS__ETC__q139 =
	      _theResult___snd__h207609[56:34];
      2'b10:
	  CASE_guard99586_0b0_theResult___snd07609_BITS__ETC__q139 =
	      out_sfd__h208134;
      2'b11:
	  CASE_guard99586_0b0_theResult___snd07609_BITS__ETC__q139 =
	      _theResult___sfd__h208131;
    endcase
  end
  always@(guard__h199586 or
	  _theResult___snd__h207609 or _theResult___sfd__h208131)
  begin
    case (guard__h199586)
      2'b0:
	  CASE_guard99586_0b0_theResult___snd07609_BITS__ETC__q140 =
	      _theResult___snd__h207609[56:34];
      2'b01, 2'b10, 2'b11:
	  CASE_guard99586_0b0_theResult___snd07609_BITS__ETC__q140 =
	      _theResult___sfd__h208131;
    endcase
  end
  always@(rmdFifo$D_OUT or
	  CASE_guard99586_0b0_theResult___snd07609_BITS__ETC__q139 or
	  CASE_guard99586_0b0_theResult___snd07609_BITS__ETC__q140 or
	  IF_IF_IF_resWire_wget__595_BITS_67_TO_57_601_E_ETC___d4826 or
	  IF_IF_IF_resWire_wget__595_BITS_67_TO_57_601_E_ETC___d4828 or
	  _theResult___snd__h207609)
  begin
    case (rmdFifo$D_OUT)
      3'd0:
	  _theResult___fst_sfd__h208209 =
	      CASE_guard99586_0b0_theResult___snd07609_BITS__ETC__q139;
      3'd1:
	  _theResult___fst_sfd__h208209 =
	      CASE_guard99586_0b0_theResult___snd07609_BITS__ETC__q140;
      3'd2:
	  _theResult___fst_sfd__h208209 =
	      IF_IF_IF_resWire_wget__595_BITS_67_TO_57_601_E_ETC___d4826;
      3'd3:
	  _theResult___fst_sfd__h208209 =
	      IF_IF_IF_resWire_wget__595_BITS_67_TO_57_601_E_ETC___d4828;
      3'd4: _theResult___fst_sfd__h208209 = _theResult___snd__h207609[56:34];
      default: _theResult___fst_sfd__h208209 = 23'd0;
    endcase
  end
  always@(fpu_madd_fState_S8$D_OUT)
  begin
    case (fpu_madd_fState_S8$D_OUT[2:1])
      2'b0, 2'b01, 2'b10:
	  CASE_fpu_madd_fState_S8D_OUT_BITS_2_TO_1_0b0__ETC__q141 =
	      fpu_madd_fState_S8$D_OUT[66];
      2'd3:
	  CASE_fpu_madd_fState_S8D_OUT_BITS_2_TO_1_0b0__ETC__q141 =
	      fpu_madd_fState_S8$D_OUT[2:1] == 2'b11 &&
	      fpu_madd_fState_S8$D_OUT[66];
    endcase
  end
  always@(fpu_madd_fState_S8$D_OUT or
	  CASE_fpu_madd_fState_S8D_OUT_BITS_2_TO_1_0b0__ETC__q141)
  begin
    case (fpu_madd_fState_S8$D_OUT[70:68])
      3'd0:
	  CASE_fpu_madd_fState_S8D_OUT_BITS_70_TO_68_0__ETC__q142 =
	      CASE_fpu_madd_fState_S8D_OUT_BITS_2_TO_1_0b0__ETC__q141;
      3'd1:
	  CASE_fpu_madd_fState_S8D_OUT_BITS_70_TO_68_0__ETC__q142 =
	      (fpu_madd_fState_S8$D_OUT[2:1] == 2'b0) ?
		fpu_madd_fState_S8$D_OUT[66] :
		(fpu_madd_fState_S8$D_OUT[2:1] == 2'b01 ||
		 fpu_madd_fState_S8$D_OUT[2:1] == 2'b10 ||
		 fpu_madd_fState_S8$D_OUT[2:1] == 2'b11) &&
		fpu_madd_fState_S8$D_OUT[66];
      3'd2, 3'd3:
	  CASE_fpu_madd_fState_S8D_OUT_BITS_70_TO_68_0__ETC__q142 =
	      fpu_madd_fState_S8$D_OUT[66];
      default: CASE_fpu_madd_fState_S8D_OUT_BITS_70_TO_68_0__ETC__q142 =
		   fpu_madd_fState_S8$D_OUT[70:68] == 3'd4 &&
		   fpu_madd_fState_S8$D_OUT[66];
    endcase
  end
  always@(iFifo$D_OUT or fpu_madd_fOperand_S0$FULL_N)
  begin
    case (iFifo$D_OUT[3:0])
      4'd0, 4'd1, 4'd2, 4'd5, 4'd6, 4'd7:
	  CASE_iFifoD_OUT_BITS_3_TO_0_0_fpu_madd_fOpera_ETC__q145 =
	      fpu_madd_fOperand_S0$FULL_N;
      default: CASE_iFifoD_OUT_BITS_3_TO_0_0_fpu_madd_fOpera_ETC__q145 =
		   iFifo$D_OUT[3:0] != 4'd8 || fpu_madd_fOperand_S0$FULL_N;
    endcase
  end
  always@(iFifo$D_OUT or
	  IF_iFifo_first__288_BIT_71_040_THEN_IF_iFifo_f_ETC___d2809 or
	  IF_iFifo_first__288_BIT_201_310_THEN_IF_iFifo__ETC___d2039 or
	  IF_iFifo_first__288_BIT_71_040_THEN_IF_iFifo_f_ETC___d2746)
  begin
    case (iFifo$D_OUT[3:0])
      4'd0, 4'd1:
	  IF_iFifo_first__288_BITS_3_TO_0_289_EQ_0_290_O_ETC___d2814 =
	      IF_iFifo_first__288_BIT_201_310_THEN_IF_iFifo__ETC___d2039;
      4'd5, 4'd7:
	  IF_iFifo_first__288_BITS_3_TO_0_289_EQ_0_290_O_ETC___d2814 =
	      IF_iFifo_first__288_BIT_71_040_THEN_IF_iFifo_f_ETC___d2746;
      4'd6:
	  IF_iFifo_first__288_BITS_3_TO_0_289_EQ_0_290_O_ETC___d2814 =
	      IF_iFifo_first__288_BIT_71_040_THEN_IF_iFifo_f_ETC___d2809;
      default: IF_iFifo_first__288_BITS_3_TO_0_289_EQ_0_290_O_ETC___d2814 =
		   IF_iFifo_first__288_BIT_71_040_THEN_IF_iFifo_f_ETC___d2809;
    endcase
  end
  always@(fpu_madd_fState_S8$D_OUT or
	  IF_0b0_CONCAT_NOT_fpu_madd_fState_S8_first__16_ETC___d1266)
  begin
    case (fpu_madd_fState_S8$D_OUT[2:1])
      2'b0, 2'b01:
	  CASE_fpu_madd_fState_S8D_OUT_BITS_2_TO_1_0b0__ETC__q146 =
	      fpu_madd_fState_S8$D_OUT[65:3];
      2'b10:
	  CASE_fpu_madd_fState_S8D_OUT_BITS_2_TO_1_0b0__ETC__q146 =
	      fpu_madd_fState_S8$D_OUT[3] ?
		IF_0b0_CONCAT_NOT_fpu_madd_fState_S8_first__16_ETC___d1266 :
		fpu_madd_fState_S8$D_OUT[65:3];
      2'b11:
	  CASE_fpu_madd_fState_S8D_OUT_BITS_2_TO_1_0b0__ETC__q146 =
	      IF_0b0_CONCAT_NOT_fpu_madd_fState_S8_first__16_ETC___d1266;
    endcase
  end
  always@(fpu_madd_fState_S8$D_OUT or
	  IF_0b0_CONCAT_NOT_fpu_madd_fState_S8_first__16_ETC___d1266)
  begin
    case (fpu_madd_fState_S8$D_OUT[2:1])
      2'b0:
	  CASE_fpu_madd_fState_S8D_OUT_BITS_2_TO_1_0b0__ETC__q147 =
	      fpu_madd_fState_S8$D_OUT[65:3];
      2'b01, 2'b10, 2'b11:
	  CASE_fpu_madd_fState_S8D_OUT_BITS_2_TO_1_0b0__ETC__q147 =
	      IF_0b0_CONCAT_NOT_fpu_madd_fState_S8_first__16_ETC___d1266;
    endcase
  end
  always@(fpu_madd_fState_S8$D_OUT or
	  CASE_fpu_madd_fState_S8D_OUT_BITS_2_TO_1_0b0__ETC__q146 or
	  CASE_fpu_madd_fState_S8D_OUT_BITS_2_TO_1_0b0__ETC__q147 or
	  IF_0b0_CONCAT_NOT_fpu_madd_fState_S8_first__16_ETC___d1266)
  begin
    case (fpu_madd_fState_S8$D_OUT[70:68])
      3'd0:
	  CASE_fpu_madd_fState_S8D_OUT_BITS_70_TO_68_0__ETC__q148 =
	      CASE_fpu_madd_fState_S8D_OUT_BITS_2_TO_1_0b0__ETC__q146;
      3'd1:
	  CASE_fpu_madd_fState_S8D_OUT_BITS_70_TO_68_0__ETC__q148 =
	      CASE_fpu_madd_fState_S8D_OUT_BITS_2_TO_1_0b0__ETC__q147;
      3'd2:
	  CASE_fpu_madd_fState_S8D_OUT_BITS_70_TO_68_0__ETC__q148 =
	      (fpu_madd_fState_S8$D_OUT[2:1] == 2'b0 ||
	       fpu_madd_fState_S8$D_OUT[66]) ?
		fpu_madd_fState_S8$D_OUT[65:3] :
		IF_0b0_CONCAT_NOT_fpu_madd_fState_S8_first__16_ETC___d1266;
      3'd3:
	  CASE_fpu_madd_fState_S8D_OUT_BITS_70_TO_68_0__ETC__q148 =
	      (fpu_madd_fState_S8$D_OUT[2:1] == 2'b0) ?
		fpu_madd_fState_S8$D_OUT[65:3] :
		(fpu_madd_fState_S8$D_OUT[66] ?
		   IF_0b0_CONCAT_NOT_fpu_madd_fState_S8_first__16_ETC___d1266 :
		   fpu_madd_fState_S8$D_OUT[65:3]);
      3'd4:
	  CASE_fpu_madd_fState_S8D_OUT_BITS_70_TO_68_0__ETC__q148 =
	      fpu_madd_fState_S8$D_OUT[65:3];
      default: CASE_fpu_madd_fState_S8D_OUT_BITS_70_TO_68_0__ETC__q148 =
		   63'd0;
    endcase
  end
  always@(iFifo$D_OUT or
	  IF_iFifo_first__288_BIT_201_310_THEN_IF_iFifo__ETC___d2039 or
	  IF_iFifo_first__288_BIT_136_815_THEN_IF_iFifo__ETC___d3521 or
	  IF_iFifo_first__288_BITS_102_TO_95_816_EQ_255__ETC___d3569)
  begin
    case (iFifo$D_OUT[3:0])
      4'd0:
	  CASE_iFifoD_OUT_BITS_3_TO_0_0_IF_iFifo_first__ETC__q149 =
	      IF_iFifo_first__288_BIT_136_815_THEN_IF_iFifo__ETC___d3521;
      4'd1:
	  CASE_iFifoD_OUT_BITS_3_TO_0_0_IF_iFifo_first__ETC__q149 =
	      iFifo$D_OUT[136] ?
		IF_iFifo_first__288_BITS_102_TO_95_816_EQ_255__ETC___d3569 :
		{ iFifo$D_OUT[136] || !iFifo$D_OUT[135],
		  iFifo$D_OUT[134:72] };
      default: CASE_iFifoD_OUT_BITS_3_TO_0_0_IF_iFifo_first__ETC__q149 =
		   IF_iFifo_first__288_BIT_201_310_THEN_IF_iFifo__ETC___d2039;
    endcase
  end
  always@(iFifo$D_OUT or
	  IF_iFifo_first__288_BIT_136_815_THEN_IF_iFifo__ETC___d3521)
  begin
    case (iFifo$D_OUT[3:0])
      4'd0, 4'd1:
	  CASE_iFifoD_OUT_BITS_3_TO_0_0_460718241880001_ETC__q150 =
	      64'h3FF0000000000000;
      default: CASE_iFifoD_OUT_BITS_3_TO_0_0_460718241880001_ETC__q150 =
		   IF_iFifo_first__288_BIT_136_815_THEN_IF_iFifo__ETC___d3521;
    endcase
  end
endmodule  // mkFPU

