// Seed: 405168608
module module_0 (
    input wor id_0,
    input wor id_1
);
endmodule
module module_1 (
    output logic id_0,
    input  tri1  id_1,
    input  tri   id_2,
    id_4
);
  uwire id_5, id_6;
  final id_0 <= 1'b0;
  parameter id_7 = id_5;
  module_0 modCall_1 (
      id_7,
      id_1
  );
  assign modCall_1.id_1 = 0;
  for (id_8 = id_8; 1; id_7 = id_2) assign id_4 = id_4;
  wire id_9;
endmodule
program module_2;
  assign id_1 = 1;
  initial
    @(negedge id_1) begin : LABEL_0
      id_2 <= id_1 - id_1.id_2;
      $display(1'b0, 'b0);
    end
endmodule
module module_3 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22,
    id_23,
    id_24,
    id_25,
    id_26,
    id_27,
    id_28,
    id_29,
    id_30
);
  input wire id_30;
  inout wire id_29;
  input wire id_28;
  inout wire id_27;
  output wire id_26;
  inout wire id_25;
  inout wire id_24;
  output wire id_23;
  input wire id_22;
  output wire id_21;
  output wire id_20;
  output wire id_19;
  output wire id_18;
  output wire id_17;
  inout wire id_16;
  input wire id_15;
  output wire id_14;
  output wire id_13;
  inout wire id_12;
  output wire id_11;
  input wire id_10;
  inout wire id_9;
  inout wire id_8;
  input wire id_7;
  input wire id_6;
  inout wire id_5;
  inout wire id_4;
  inout wire id_3;
  output wire id_2;
  output wire id_1;
  xnor primCall (
      id_1,
      id_10,
      id_12,
      id_15,
      id_16,
      id_22,
      id_24,
      id_25,
      id_27,
      id_28,
      id_29,
      id_3,
      id_30,
      id_31,
      id_4,
      id_5,
      id_6,
      id_7,
      id_8,
      id_9
  );
  parameter id_31 = id_10;
  module_2 modCall_1 ();
endmodule
