// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2019.2
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="store_store,hls_ip_2019_2,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=1,HLS_INPUT_PART=xcu280-fsvh2892-2L-e,HLS_INPUT_CLOCK=3.330000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=2.913750,HLS_SYN_LAT=-1,HLS_SYN_TPT=none,HLS_SYN_MEM=30,HLS_SYN_DSP=0,HLS_SYN_FF=1970,HLS_SYN_LUT=1752,HLS_VERSION=2019_2}" *)

module store_store (
        ap_clk,
        ap_rst_n,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        m_axi_to_AWVALID,
        m_axi_to_AWREADY,
        m_axi_to_AWADDR,
        m_axi_to_AWID,
        m_axi_to_AWLEN,
        m_axi_to_AWSIZE,
        m_axi_to_AWBURST,
        m_axi_to_AWLOCK,
        m_axi_to_AWCACHE,
        m_axi_to_AWPROT,
        m_axi_to_AWQOS,
        m_axi_to_AWREGION,
        m_axi_to_AWUSER,
        m_axi_to_WVALID,
        m_axi_to_WREADY,
        m_axi_to_WDATA,
        m_axi_to_WSTRB,
        m_axi_to_WLAST,
        m_axi_to_WID,
        m_axi_to_WUSER,
        m_axi_to_ARVALID,
        m_axi_to_ARREADY,
        m_axi_to_ARADDR,
        m_axi_to_ARID,
        m_axi_to_ARLEN,
        m_axi_to_ARSIZE,
        m_axi_to_ARBURST,
        m_axi_to_ARLOCK,
        m_axi_to_ARCACHE,
        m_axi_to_ARPROT,
        m_axi_to_ARQOS,
        m_axi_to_ARREGION,
        m_axi_to_ARUSER,
        m_axi_to_RVALID,
        m_axi_to_RREADY,
        m_axi_to_RDATA,
        m_axi_to_RLAST,
        m_axi_to_RID,
        m_axi_to_RUSER,
        m_axi_to_RRESP,
        m_axi_to_BVALID,
        m_axi_to_BREADY,
        m_axi_to_BRESP,
        m_axi_to_BID,
        m_axi_to_BUSER,
        to_offset,
        from_fifo_V_dout,
        from_fifo_V_empty_n,
        from_fifo_V_read,
        from_peek_val,
        data_num
);

parameter    ap_ST_fsm_state1 = 7'd1;
parameter    ap_ST_fsm_pp0_stage0 = 7'd2;
parameter    ap_ST_fsm_state5 = 7'd4;
parameter    ap_ST_fsm_state6 = 7'd8;
parameter    ap_ST_fsm_state7 = 7'd16;
parameter    ap_ST_fsm_state8 = 7'd32;
parameter    ap_ST_fsm_state9 = 7'd64;
parameter    C_M_AXI_TO_R_ID_WIDTH = 1;
parameter    C_M_AXI_TO_R_ADDR_WIDTH = 64;
parameter    C_M_AXI_TO_R_DATA_WIDTH = 512;
parameter    C_M_AXI_TO_R_AWUSER_WIDTH = 1;
parameter    C_M_AXI_TO_R_ARUSER_WIDTH = 1;
parameter    C_M_AXI_TO_R_WUSER_WIDTH = 1;
parameter    C_M_AXI_TO_R_RUSER_WIDTH = 1;
parameter    C_M_AXI_TO_R_BUSER_WIDTH = 1;
parameter    C_M_AXI_TO_R_USER_VALUE = 0;
parameter    C_M_AXI_TO_R_PROT_VALUE = 0;
parameter    C_M_AXI_TO_R_CACHE_VALUE = 3;
parameter    C_M_AXI_DATA_WIDTH = 32;

parameter C_M_AXI_TO_R_WSTRB_WIDTH = (512 / 8);
parameter C_M_AXI_WSTRB_WIDTH = (32 / 8);

input   ap_clk;
input   ap_rst_n;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output   m_axi_to_AWVALID;
input   m_axi_to_AWREADY;
output  [C_M_AXI_TO_R_ADDR_WIDTH - 1:0] m_axi_to_AWADDR;
output  [C_M_AXI_TO_R_ID_WIDTH - 1:0] m_axi_to_AWID;
output  [7:0] m_axi_to_AWLEN;
output  [2:0] m_axi_to_AWSIZE;
output  [1:0] m_axi_to_AWBURST;
output  [1:0] m_axi_to_AWLOCK;
output  [3:0] m_axi_to_AWCACHE;
output  [2:0] m_axi_to_AWPROT;
output  [3:0] m_axi_to_AWQOS;
output  [3:0] m_axi_to_AWREGION;
output  [C_M_AXI_TO_R_AWUSER_WIDTH - 1:0] m_axi_to_AWUSER;
output   m_axi_to_WVALID;
input   m_axi_to_WREADY;
output  [C_M_AXI_TO_R_DATA_WIDTH - 1:0] m_axi_to_WDATA;
output  [C_M_AXI_TO_R_WSTRB_WIDTH - 1:0] m_axi_to_WSTRB;
output   m_axi_to_WLAST;
output  [C_M_AXI_TO_R_ID_WIDTH - 1:0] m_axi_to_WID;
output  [C_M_AXI_TO_R_WUSER_WIDTH - 1:0] m_axi_to_WUSER;
output   m_axi_to_ARVALID;
input   m_axi_to_ARREADY;
output  [C_M_AXI_TO_R_ADDR_WIDTH - 1:0] m_axi_to_ARADDR;
output  [C_M_AXI_TO_R_ID_WIDTH - 1:0] m_axi_to_ARID;
output  [7:0] m_axi_to_ARLEN;
output  [2:0] m_axi_to_ARSIZE;
output  [1:0] m_axi_to_ARBURST;
output  [1:0] m_axi_to_ARLOCK;
output  [3:0] m_axi_to_ARCACHE;
output  [2:0] m_axi_to_ARPROT;
output  [3:0] m_axi_to_ARQOS;
output  [3:0] m_axi_to_ARREGION;
output  [C_M_AXI_TO_R_ARUSER_WIDTH - 1:0] m_axi_to_ARUSER;
input   m_axi_to_RVALID;
output   m_axi_to_RREADY;
input  [C_M_AXI_TO_R_DATA_WIDTH - 1:0] m_axi_to_RDATA;
input   m_axi_to_RLAST;
input  [C_M_AXI_TO_R_ID_WIDTH - 1:0] m_axi_to_RID;
input  [C_M_AXI_TO_R_RUSER_WIDTH - 1:0] m_axi_to_RUSER;
input  [1:0] m_axi_to_RRESP;
input   m_axi_to_BVALID;
output   m_axi_to_BREADY;
input  [1:0] m_axi_to_BRESP;
input  [C_M_AXI_TO_R_ID_WIDTH - 1:0] m_axi_to_BID;
input  [C_M_AXI_TO_R_BUSER_WIDTH - 1:0] m_axi_to_BUSER;
input  [63:0] to_offset;
input  [512:0] from_fifo_V_dout;
input   from_fifo_V_empty_n;
output   from_fifo_V_read;
input  [512:0] from_peek_val;
input  [31:0] data_num;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg from_fifo_V_read;

 reg    ap_rst_n_inv;
(* fsm_encoding = "none" *) reg   [6:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    to_r_blk_n_AW;
reg    to_r_blk_n_W;
reg    ap_enable_reg_pp0_iter2;
wire    ap_block_pp0_stage0;
reg   [0:0] icmp_ln39_reg_182;
reg   [0:0] icmp_ln39_reg_182_pp0_iter1_reg;
reg    to_r_blk_n_B;
wire    ap_CS_fsm_state9;
reg    from_fifo_V_blk_n;
wire    ap_CS_fsm_pp0_stage0;
reg    ap_enable_reg_pp0_iter1;
reg    to_r_AWVALID;
wire    to_r_AWREADY;
reg    to_r_WVALID;
wire    to_r_WREADY;
wire    to_r_ARREADY;
wire    to_r_RVALID;
wire   [511:0] to_r_RDATA;
wire    to_r_RLAST;
wire   [0:0] to_r_RID;
wire   [0:0] to_r_RUSER;
wire   [1:0] to_r_RRESP;
wire    to_r_BVALID;
reg    to_r_BREADY;
wire   [1:0] to_r_BRESP;
wire   [0:0] to_r_BID;
wire   [0:0] to_r_BUSER;
reg   [30:0] i_0_reg_120;
wire   [0:0] icmp_ln39_fu_156_p2;
wire    ap_block_state2_pp0_stage0_iter0;
reg    ap_block_state3_pp0_stage0_iter1;
wire    ap_block_state4_pp0_stage0_iter2;
reg    ap_block_state4_io;
reg    ap_block_pp0_stage0_11001;
wire   [30:0] i_fu_161_p2;
reg    ap_enable_reg_pp0_iter0;
wire   [511:0] trunc_ln81_fu_167_p1;
reg   [511:0] trunc_ln81_reg_191;
reg    ap_block_pp0_stage0_subdone;
reg    ap_condition_pp0_exit_iter0_state2;
wire   [63:0] empty_fu_141_p1;
reg    ap_block_pp0_stage0_01001;
wire   [57:0] to_V1_fu_131_p4;
wire   [31:0] zext_ln39_fu_152_p1;
reg   [6:0] ap_NS_fsm;
reg    ap_idle_pp0;
wire    ap_enable_pp0;

// power-on initialization
initial begin
#0 ap_CS_fsm = 7'd1;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter0 = 1'b0;
end

store_store_to_r_m_axi #(
    .CONSERVATIVE( 0 ),
    .USER_DW( 512 ),
    .USER_AW( 64 ),
    .USER_MAXREQS( 5 ),
    .NUM_READ_OUTSTANDING( 16 ),
    .NUM_WRITE_OUTSTANDING( 16 ),
    .MAX_READ_BURST_LENGTH( 16 ),
    .MAX_WRITE_BURST_LENGTH( 16 ),
    .C_M_AXI_ID_WIDTH( C_M_AXI_TO_R_ID_WIDTH ),
    .C_M_AXI_ADDR_WIDTH( C_M_AXI_TO_R_ADDR_WIDTH ),
    .C_M_AXI_DATA_WIDTH( C_M_AXI_TO_R_DATA_WIDTH ),
    .C_M_AXI_AWUSER_WIDTH( C_M_AXI_TO_R_AWUSER_WIDTH ),
    .C_M_AXI_ARUSER_WIDTH( C_M_AXI_TO_R_ARUSER_WIDTH ),
    .C_M_AXI_WUSER_WIDTH( C_M_AXI_TO_R_WUSER_WIDTH ),
    .C_M_AXI_RUSER_WIDTH( C_M_AXI_TO_R_RUSER_WIDTH ),
    .C_M_AXI_BUSER_WIDTH( C_M_AXI_TO_R_BUSER_WIDTH ),
    .C_USER_VALUE( C_M_AXI_TO_R_USER_VALUE ),
    .C_PROT_VALUE( C_M_AXI_TO_R_PROT_VALUE ),
    .C_CACHE_VALUE( C_M_AXI_TO_R_CACHE_VALUE ))
store_to_r_m_axi_U(
    .AWVALID(m_axi_to_AWVALID),
    .AWREADY(m_axi_to_AWREADY),
    .AWADDR(m_axi_to_AWADDR),
    .AWID(m_axi_to_AWID),
    .AWLEN(m_axi_to_AWLEN),
    .AWSIZE(m_axi_to_AWSIZE),
    .AWBURST(m_axi_to_AWBURST),
    .AWLOCK(m_axi_to_AWLOCK),
    .AWCACHE(m_axi_to_AWCACHE),
    .AWPROT(m_axi_to_AWPROT),
    .AWQOS(m_axi_to_AWQOS),
    .AWREGION(m_axi_to_AWREGION),
    .AWUSER(m_axi_to_AWUSER),
    .WVALID(m_axi_to_WVALID),
    .WREADY(m_axi_to_WREADY),
    .WDATA(m_axi_to_WDATA),
    .WSTRB(m_axi_to_WSTRB),
    .WLAST(m_axi_to_WLAST),
    .WID(m_axi_to_WID),
    .WUSER(m_axi_to_WUSER),
    .ARVALID(m_axi_to_ARVALID),
    .ARREADY(m_axi_to_ARREADY),
    .ARADDR(m_axi_to_ARADDR),
    .ARID(m_axi_to_ARID),
    .ARLEN(m_axi_to_ARLEN),
    .ARSIZE(m_axi_to_ARSIZE),
    .ARBURST(m_axi_to_ARBURST),
    .ARLOCK(m_axi_to_ARLOCK),
    .ARCACHE(m_axi_to_ARCACHE),
    .ARPROT(m_axi_to_ARPROT),
    .ARQOS(m_axi_to_ARQOS),
    .ARREGION(m_axi_to_ARREGION),
    .ARUSER(m_axi_to_ARUSER),
    .RVALID(m_axi_to_RVALID),
    .RREADY(m_axi_to_RREADY),
    .RDATA(m_axi_to_RDATA),
    .RLAST(m_axi_to_RLAST),
    .RID(m_axi_to_RID),
    .RUSER(m_axi_to_RUSER),
    .RRESP(m_axi_to_RRESP),
    .BVALID(m_axi_to_BVALID),
    .BREADY(m_axi_to_BREADY),
    .BRESP(m_axi_to_BRESP),
    .BID(m_axi_to_BID),
    .BUSER(m_axi_to_BUSER),
    .ACLK(ap_clk),
    .ARESET(ap_rst_n_inv),
    .ACLK_EN(1'b1),
    .I_ARVALID(1'b0),
    .I_ARREADY(to_r_ARREADY),
    .I_ARADDR(64'd0),
    .I_ARID(1'd0),
    .I_ARLEN(32'd0),
    .I_ARSIZE(3'd0),
    .I_ARLOCK(2'd0),
    .I_ARCACHE(4'd0),
    .I_ARQOS(4'd0),
    .I_ARPROT(3'd0),
    .I_ARUSER(1'd0),
    .I_ARBURST(2'd0),
    .I_ARREGION(4'd0),
    .I_RVALID(to_r_RVALID),
    .I_RREADY(1'b0),
    .I_RDATA(to_r_RDATA),
    .I_RID(to_r_RID),
    .I_RUSER(to_r_RUSER),
    .I_RRESP(to_r_RRESP),
    .I_RLAST(to_r_RLAST),
    .I_AWVALID(to_r_AWVALID),
    .I_AWREADY(to_r_AWREADY),
    .I_AWADDR(empty_fu_141_p1),
    .I_AWID(1'd0),
    .I_AWLEN(data_num),
    .I_AWSIZE(3'd0),
    .I_AWLOCK(2'd0),
    .I_AWCACHE(4'd0),
    .I_AWQOS(4'd0),
    .I_AWPROT(3'd0),
    .I_AWUSER(1'd0),
    .I_AWBURST(2'd0),
    .I_AWREGION(4'd0),
    .I_WVALID(to_r_WVALID),
    .I_WREADY(to_r_WREADY),
    .I_WDATA(trunc_ln81_reg_191),
    .I_WID(1'd0),
    .I_WUSER(1'd0),
    .I_WLAST(1'b0),
    .I_WSTRB(64'd18446744073709551615),
    .I_BVALID(to_r_BVALID),
    .I_BREADY(to_r_BREADY),
    .I_BRESP(to_r_BRESP),
    .I_BID(to_r_BID),
    .I_BUSER(to_r_BUSER)
);

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter0 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_condition_pp0_exit_iter0_state2) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter0 <= 1'b0;
        end else if ((~((to_r_AWREADY == 1'b0) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
            ap_enable_reg_pp0_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            if ((1'b1 == ap_condition_pp0_exit_iter0_state2)) begin
                ap_enable_reg_pp0_iter1 <= (1'b1 ^ ap_condition_pp0_exit_iter0_state2);
            end else if ((1'b1 == 1'b1)) begin
                ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end else if ((~((to_r_AWREADY == 1'b0) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
            ap_enable_reg_pp0_iter2 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln39_fu_156_p2 == 1'd1))) begin
        i_0_reg_120 <= i_fu_161_p2;
    end else if ((~((to_r_AWREADY == 1'b0) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        i_0_reg_120 <= 31'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        icmp_ln39_reg_182 <= icmp_ln39_fu_156_p2;
        icmp_ln39_reg_182_pp0_iter1_reg <= icmp_ln39_reg_182;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln39_reg_182 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        trunc_ln81_reg_191 <= trunc_ln81_fu_167_p1;
    end
end

always @ (*) begin
    if ((icmp_ln39_fu_156_p2 == 1'd0)) begin
        ap_condition_pp0_exit_iter0_state2 = 1'b1;
    end else begin
        ap_condition_pp0_exit_iter0_state2 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state9) & (to_r_BVALID == 1'b1))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state9) & (to_r_BVALID == 1'b1))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln39_reg_182 == 1'd1) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        from_fifo_V_blk_n = from_fifo_V_empty_n;
    end else begin
        from_fifo_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((icmp_ln39_reg_182 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        from_fifo_V_read = 1'b1;
    end else begin
        from_fifo_V_read = 1'b0;
    end
end

always @ (*) begin
    if ((~((to_r_AWREADY == 1'b0) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        to_r_AWVALID = 1'b1;
    end else begin
        to_r_AWVALID = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state9) & (to_r_BVALID == 1'b1))) begin
        to_r_BREADY = 1'b1;
    end else begin
        to_r_BREADY = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln39_reg_182_pp0_iter1_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        to_r_WVALID = 1'b1;
    end else begin
        to_r_WVALID = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        to_r_blk_n_AW = m_axi_to_AWREADY;
    end else begin
        to_r_blk_n_AW = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        to_r_blk_n_B = m_axi_to_BVALID;
    end else begin
        to_r_blk_n_B = 1'b1;
    end
end

always @ (*) begin
    if (((icmp_ln39_reg_182_pp0_iter1_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        to_r_blk_n_W = m_axi_to_WREADY;
    end else begin
        to_r_blk_n_W = 1'b1;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if ((~((to_r_AWREADY == 1'b0) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_pp0_stage0 : begin
            if ((~((1'b0 == ap_block_pp0_stage0_subdone) & (icmp_ln39_fu_156_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b0)) & ~((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b0)))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else if ((((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b0)) | ((1'b0 == ap_block_pp0_stage0_subdone) & (icmp_ln39_fu_156_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b0)))) begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_state5 : begin
            ap_NS_fsm = ap_ST_fsm_state6;
        end
        ap_ST_fsm_state6 : begin
            ap_NS_fsm = ap_ST_fsm_state7;
        end
        ap_ST_fsm_state7 : begin
            ap_NS_fsm = ap_ST_fsm_state8;
        end
        ap_ST_fsm_state8 : begin
            ap_NS_fsm = ap_ST_fsm_state9;
        end
        ap_ST_fsm_state9 : begin
            if (((1'b1 == ap_CS_fsm_state9) & (to_r_BVALID == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state9;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state9 = ap_CS_fsm[32'd6];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_01001 = ((icmp_ln39_reg_182 == 1'd1) & (from_fifo_V_empty_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1));
end

always @ (*) begin
    ap_block_pp0_stage0_11001 = (((1'b1 == ap_block_state4_io) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((icmp_ln39_reg_182 == 1'd1) & (from_fifo_V_empty_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = (((1'b1 == ap_block_state4_io) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((icmp_ln39_reg_182 == 1'd1) & (from_fifo_V_empty_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1)));
end

assign ap_block_state2_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state3_pp0_stage0_iter1 = ((icmp_ln39_reg_182 == 1'd1) & (from_fifo_V_empty_n == 1'b0));
end

always @ (*) begin
    ap_block_state4_io = ((icmp_ln39_reg_182_pp0_iter1_reg == 1'd1) & (to_r_WREADY == 1'b0));
end

assign ap_block_state4_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

always @ (*) begin
    ap_rst_n_inv = ~ap_rst_n;
end

assign empty_fu_141_p1 = to_V1_fu_131_p4;

assign i_fu_161_p2 = (i_0_reg_120 + 31'd1);

assign icmp_ln39_fu_156_p2 = (($signed(zext_ln39_fu_152_p1) < $signed(data_num)) ? 1'b1 : 1'b0);

assign to_V1_fu_131_p4 = {{to_offset[63:6]}};

assign trunc_ln81_fu_167_p1 = from_fifo_V_dout[511:0];

assign zext_ln39_fu_152_p1 = i_0_reg_120;

endmodule //store_store
