
Final_Code_V1.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00007074  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000001d8  08007204  08007204  00017204  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  080073dc  080073dc  000173dc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  080073e4  080073e4  000173e4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .fini_array   00000004  080073e8  080073e8  000173e8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .data         00000090  20000000  080073ec  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .bss          00004570  20000090  0800747c  00020090  2**2
                  ALLOC
  8 ._user_heap_stack 00006000  20004600  0800747c  00024600  2**0
                  ALLOC
  9 .ARM.attributes 00000030  00000000  00000000  00020090  2**0
                  CONTENTS, READONLY
 10 .debug_info   0002b868  00000000  00000000  000200c0  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_abbrev 0000530c  00000000  00000000  0004b928  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_loc    00014bd1  00000000  00000000  00050c34  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_aranges 00001648  00000000  00000000  00065808  2**3
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_ranges 00001f20  00000000  00000000  00066e50  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_line   0000d802  00000000  00000000  00068d70  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_str    00007e0a  00000000  00000000  00076572  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .comment      0000007c  00000000  00000000  0007e37c  2**0
                  CONTENTS, READONLY
 18 .debug_frame  00004568  00000000  00000000  0007e3f8  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000090 	.word	0x20000090
 80001ac:	00000000 	.word	0x00000000
 80001b0:	080071ec 	.word	0x080071ec

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000094 	.word	0x20000094
 80001cc:	080071ec 	.word	0x080071ec

080001d0 <strlen>:
 80001d0:	4603      	mov	r3, r0
 80001d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001d6:	2a00      	cmp	r2, #0
 80001d8:	d1fb      	bne.n	80001d2 <strlen+0x2>
 80001da:	1a18      	subs	r0, r3, r0
 80001dc:	3801      	subs	r0, #1
 80001de:	4770      	bx	lr

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_uldivmod>:
 8000280:	b953      	cbnz	r3, 8000298 <__aeabi_uldivmod+0x18>
 8000282:	b94a      	cbnz	r2, 8000298 <__aeabi_uldivmod+0x18>
 8000284:	2900      	cmp	r1, #0
 8000286:	bf08      	it	eq
 8000288:	2800      	cmpeq	r0, #0
 800028a:	bf1c      	itt	ne
 800028c:	f04f 31ff 	movne.w	r1, #4294967295
 8000290:	f04f 30ff 	movne.w	r0, #4294967295
 8000294:	f000 b97a 	b.w	800058c <__aeabi_idiv0>
 8000298:	f1ad 0c08 	sub.w	ip, sp, #8
 800029c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002a0:	f000 f806 	bl	80002b0 <__udivmoddi4>
 80002a4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002a8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002ac:	b004      	add	sp, #16
 80002ae:	4770      	bx	lr

080002b0 <__udivmoddi4>:
 80002b0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002b4:	468c      	mov	ip, r1
 80002b6:	460d      	mov	r5, r1
 80002b8:	4604      	mov	r4, r0
 80002ba:	9e08      	ldr	r6, [sp, #32]
 80002bc:	2b00      	cmp	r3, #0
 80002be:	d151      	bne.n	8000364 <__udivmoddi4+0xb4>
 80002c0:	428a      	cmp	r2, r1
 80002c2:	4617      	mov	r7, r2
 80002c4:	d96d      	bls.n	80003a2 <__udivmoddi4+0xf2>
 80002c6:	fab2 fe82 	clz	lr, r2
 80002ca:	f1be 0f00 	cmp.w	lr, #0
 80002ce:	d00b      	beq.n	80002e8 <__udivmoddi4+0x38>
 80002d0:	f1ce 0c20 	rsb	ip, lr, #32
 80002d4:	fa01 f50e 	lsl.w	r5, r1, lr
 80002d8:	fa20 fc0c 	lsr.w	ip, r0, ip
 80002dc:	fa02 f70e 	lsl.w	r7, r2, lr
 80002e0:	ea4c 0c05 	orr.w	ip, ip, r5
 80002e4:	fa00 f40e 	lsl.w	r4, r0, lr
 80002e8:	ea4f 4a17 	mov.w	sl, r7, lsr #16
 80002ec:	0c25      	lsrs	r5, r4, #16
 80002ee:	fbbc f8fa 	udiv	r8, ip, sl
 80002f2:	fa1f f987 	uxth.w	r9, r7
 80002f6:	fb0a cc18 	mls	ip, sl, r8, ip
 80002fa:	ea45 450c 	orr.w	r5, r5, ip, lsl #16
 80002fe:	fb08 f309 	mul.w	r3, r8, r9
 8000302:	42ab      	cmp	r3, r5
 8000304:	d90a      	bls.n	800031c <__udivmoddi4+0x6c>
 8000306:	19ed      	adds	r5, r5, r7
 8000308:	f108 32ff 	add.w	r2, r8, #4294967295
 800030c:	f080 8123 	bcs.w	8000556 <__udivmoddi4+0x2a6>
 8000310:	42ab      	cmp	r3, r5
 8000312:	f240 8120 	bls.w	8000556 <__udivmoddi4+0x2a6>
 8000316:	f1a8 0802 	sub.w	r8, r8, #2
 800031a:	443d      	add	r5, r7
 800031c:	1aed      	subs	r5, r5, r3
 800031e:	b2a4      	uxth	r4, r4
 8000320:	fbb5 f0fa 	udiv	r0, r5, sl
 8000324:	fb0a 5510 	mls	r5, sl, r0, r5
 8000328:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 800032c:	fb00 f909 	mul.w	r9, r0, r9
 8000330:	45a1      	cmp	r9, r4
 8000332:	d909      	bls.n	8000348 <__udivmoddi4+0x98>
 8000334:	19e4      	adds	r4, r4, r7
 8000336:	f100 33ff 	add.w	r3, r0, #4294967295
 800033a:	f080 810a 	bcs.w	8000552 <__udivmoddi4+0x2a2>
 800033e:	45a1      	cmp	r9, r4
 8000340:	f240 8107 	bls.w	8000552 <__udivmoddi4+0x2a2>
 8000344:	3802      	subs	r0, #2
 8000346:	443c      	add	r4, r7
 8000348:	eba4 0409 	sub.w	r4, r4, r9
 800034c:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000350:	2100      	movs	r1, #0
 8000352:	2e00      	cmp	r6, #0
 8000354:	d061      	beq.n	800041a <__udivmoddi4+0x16a>
 8000356:	fa24 f40e 	lsr.w	r4, r4, lr
 800035a:	2300      	movs	r3, #0
 800035c:	6034      	str	r4, [r6, #0]
 800035e:	6073      	str	r3, [r6, #4]
 8000360:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000364:	428b      	cmp	r3, r1
 8000366:	d907      	bls.n	8000378 <__udivmoddi4+0xc8>
 8000368:	2e00      	cmp	r6, #0
 800036a:	d054      	beq.n	8000416 <__udivmoddi4+0x166>
 800036c:	2100      	movs	r1, #0
 800036e:	e886 0021 	stmia.w	r6, {r0, r5}
 8000372:	4608      	mov	r0, r1
 8000374:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000378:	fab3 f183 	clz	r1, r3
 800037c:	2900      	cmp	r1, #0
 800037e:	f040 808e 	bne.w	800049e <__udivmoddi4+0x1ee>
 8000382:	42ab      	cmp	r3, r5
 8000384:	d302      	bcc.n	800038c <__udivmoddi4+0xdc>
 8000386:	4282      	cmp	r2, r0
 8000388:	f200 80fa 	bhi.w	8000580 <__udivmoddi4+0x2d0>
 800038c:	1a84      	subs	r4, r0, r2
 800038e:	eb65 0503 	sbc.w	r5, r5, r3
 8000392:	2001      	movs	r0, #1
 8000394:	46ac      	mov	ip, r5
 8000396:	2e00      	cmp	r6, #0
 8000398:	d03f      	beq.n	800041a <__udivmoddi4+0x16a>
 800039a:	e886 1010 	stmia.w	r6, {r4, ip}
 800039e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003a2:	b912      	cbnz	r2, 80003aa <__udivmoddi4+0xfa>
 80003a4:	2701      	movs	r7, #1
 80003a6:	fbb7 f7f2 	udiv	r7, r7, r2
 80003aa:	fab7 fe87 	clz	lr, r7
 80003ae:	f1be 0f00 	cmp.w	lr, #0
 80003b2:	d134      	bne.n	800041e <__udivmoddi4+0x16e>
 80003b4:	1beb      	subs	r3, r5, r7
 80003b6:	0c3a      	lsrs	r2, r7, #16
 80003b8:	fa1f fc87 	uxth.w	ip, r7
 80003bc:	2101      	movs	r1, #1
 80003be:	fbb3 f8f2 	udiv	r8, r3, r2
 80003c2:	0c25      	lsrs	r5, r4, #16
 80003c4:	fb02 3318 	mls	r3, r2, r8, r3
 80003c8:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
 80003cc:	fb0c f308 	mul.w	r3, ip, r8
 80003d0:	42ab      	cmp	r3, r5
 80003d2:	d907      	bls.n	80003e4 <__udivmoddi4+0x134>
 80003d4:	19ed      	adds	r5, r5, r7
 80003d6:	f108 30ff 	add.w	r0, r8, #4294967295
 80003da:	d202      	bcs.n	80003e2 <__udivmoddi4+0x132>
 80003dc:	42ab      	cmp	r3, r5
 80003de:	f200 80d1 	bhi.w	8000584 <__udivmoddi4+0x2d4>
 80003e2:	4680      	mov	r8, r0
 80003e4:	1aed      	subs	r5, r5, r3
 80003e6:	b2a3      	uxth	r3, r4
 80003e8:	fbb5 f0f2 	udiv	r0, r5, r2
 80003ec:	fb02 5510 	mls	r5, r2, r0, r5
 80003f0:	ea43 4405 	orr.w	r4, r3, r5, lsl #16
 80003f4:	fb0c fc00 	mul.w	ip, ip, r0
 80003f8:	45a4      	cmp	ip, r4
 80003fa:	d907      	bls.n	800040c <__udivmoddi4+0x15c>
 80003fc:	19e4      	adds	r4, r4, r7
 80003fe:	f100 33ff 	add.w	r3, r0, #4294967295
 8000402:	d202      	bcs.n	800040a <__udivmoddi4+0x15a>
 8000404:	45a4      	cmp	ip, r4
 8000406:	f200 80b8 	bhi.w	800057a <__udivmoddi4+0x2ca>
 800040a:	4618      	mov	r0, r3
 800040c:	eba4 040c 	sub.w	r4, r4, ip
 8000410:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000414:	e79d      	b.n	8000352 <__udivmoddi4+0xa2>
 8000416:	4631      	mov	r1, r6
 8000418:	4630      	mov	r0, r6
 800041a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800041e:	f1ce 0420 	rsb	r4, lr, #32
 8000422:	fa05 f30e 	lsl.w	r3, r5, lr
 8000426:	fa07 f70e 	lsl.w	r7, r7, lr
 800042a:	fa20 f804 	lsr.w	r8, r0, r4
 800042e:	0c3a      	lsrs	r2, r7, #16
 8000430:	fa25 f404 	lsr.w	r4, r5, r4
 8000434:	ea48 0803 	orr.w	r8, r8, r3
 8000438:	fbb4 f1f2 	udiv	r1, r4, r2
 800043c:	ea4f 4518 	mov.w	r5, r8, lsr #16
 8000440:	fb02 4411 	mls	r4, r2, r1, r4
 8000444:	fa1f fc87 	uxth.w	ip, r7
 8000448:	ea45 4504 	orr.w	r5, r5, r4, lsl #16
 800044c:	fb01 f30c 	mul.w	r3, r1, ip
 8000450:	42ab      	cmp	r3, r5
 8000452:	fa00 f40e 	lsl.w	r4, r0, lr
 8000456:	d909      	bls.n	800046c <__udivmoddi4+0x1bc>
 8000458:	19ed      	adds	r5, r5, r7
 800045a:	f101 30ff 	add.w	r0, r1, #4294967295
 800045e:	f080 808a 	bcs.w	8000576 <__udivmoddi4+0x2c6>
 8000462:	42ab      	cmp	r3, r5
 8000464:	f240 8087 	bls.w	8000576 <__udivmoddi4+0x2c6>
 8000468:	3902      	subs	r1, #2
 800046a:	443d      	add	r5, r7
 800046c:	1aeb      	subs	r3, r5, r3
 800046e:	fa1f f588 	uxth.w	r5, r8
 8000472:	fbb3 f0f2 	udiv	r0, r3, r2
 8000476:	fb02 3310 	mls	r3, r2, r0, r3
 800047a:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
 800047e:	fb00 f30c 	mul.w	r3, r0, ip
 8000482:	42ab      	cmp	r3, r5
 8000484:	d907      	bls.n	8000496 <__udivmoddi4+0x1e6>
 8000486:	19ed      	adds	r5, r5, r7
 8000488:	f100 38ff 	add.w	r8, r0, #4294967295
 800048c:	d26f      	bcs.n	800056e <__udivmoddi4+0x2be>
 800048e:	42ab      	cmp	r3, r5
 8000490:	d96d      	bls.n	800056e <__udivmoddi4+0x2be>
 8000492:	3802      	subs	r0, #2
 8000494:	443d      	add	r5, r7
 8000496:	1aeb      	subs	r3, r5, r3
 8000498:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 800049c:	e78f      	b.n	80003be <__udivmoddi4+0x10e>
 800049e:	f1c1 0720 	rsb	r7, r1, #32
 80004a2:	fa22 f807 	lsr.w	r8, r2, r7
 80004a6:	408b      	lsls	r3, r1
 80004a8:	fa05 f401 	lsl.w	r4, r5, r1
 80004ac:	ea48 0303 	orr.w	r3, r8, r3
 80004b0:	fa20 fe07 	lsr.w	lr, r0, r7
 80004b4:	ea4f 4c13 	mov.w	ip, r3, lsr #16
 80004b8:	40fd      	lsrs	r5, r7
 80004ba:	ea4e 0e04 	orr.w	lr, lr, r4
 80004be:	fbb5 f9fc 	udiv	r9, r5, ip
 80004c2:	ea4f 441e 	mov.w	r4, lr, lsr #16
 80004c6:	fb0c 5519 	mls	r5, ip, r9, r5
 80004ca:	fa1f f883 	uxth.w	r8, r3
 80004ce:	ea44 4505 	orr.w	r5, r4, r5, lsl #16
 80004d2:	fb09 f408 	mul.w	r4, r9, r8
 80004d6:	42ac      	cmp	r4, r5
 80004d8:	fa02 f201 	lsl.w	r2, r2, r1
 80004dc:	fa00 fa01 	lsl.w	sl, r0, r1
 80004e0:	d908      	bls.n	80004f4 <__udivmoddi4+0x244>
 80004e2:	18ed      	adds	r5, r5, r3
 80004e4:	f109 30ff 	add.w	r0, r9, #4294967295
 80004e8:	d243      	bcs.n	8000572 <__udivmoddi4+0x2c2>
 80004ea:	42ac      	cmp	r4, r5
 80004ec:	d941      	bls.n	8000572 <__udivmoddi4+0x2c2>
 80004ee:	f1a9 0902 	sub.w	r9, r9, #2
 80004f2:	441d      	add	r5, r3
 80004f4:	1b2d      	subs	r5, r5, r4
 80004f6:	fa1f fe8e 	uxth.w	lr, lr
 80004fa:	fbb5 f0fc 	udiv	r0, r5, ip
 80004fe:	fb0c 5510 	mls	r5, ip, r0, r5
 8000502:	ea4e 4405 	orr.w	r4, lr, r5, lsl #16
 8000506:	fb00 f808 	mul.w	r8, r0, r8
 800050a:	45a0      	cmp	r8, r4
 800050c:	d907      	bls.n	800051e <__udivmoddi4+0x26e>
 800050e:	18e4      	adds	r4, r4, r3
 8000510:	f100 35ff 	add.w	r5, r0, #4294967295
 8000514:	d229      	bcs.n	800056a <__udivmoddi4+0x2ba>
 8000516:	45a0      	cmp	r8, r4
 8000518:	d927      	bls.n	800056a <__udivmoddi4+0x2ba>
 800051a:	3802      	subs	r0, #2
 800051c:	441c      	add	r4, r3
 800051e:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000522:	eba4 0408 	sub.w	r4, r4, r8
 8000526:	fba0 8902 	umull	r8, r9, r0, r2
 800052a:	454c      	cmp	r4, r9
 800052c:	46c6      	mov	lr, r8
 800052e:	464d      	mov	r5, r9
 8000530:	d315      	bcc.n	800055e <__udivmoddi4+0x2ae>
 8000532:	d012      	beq.n	800055a <__udivmoddi4+0x2aa>
 8000534:	b156      	cbz	r6, 800054c <__udivmoddi4+0x29c>
 8000536:	ebba 030e 	subs.w	r3, sl, lr
 800053a:	eb64 0405 	sbc.w	r4, r4, r5
 800053e:	fa04 f707 	lsl.w	r7, r4, r7
 8000542:	40cb      	lsrs	r3, r1
 8000544:	431f      	orrs	r7, r3
 8000546:	40cc      	lsrs	r4, r1
 8000548:	6037      	str	r7, [r6, #0]
 800054a:	6074      	str	r4, [r6, #4]
 800054c:	2100      	movs	r1, #0
 800054e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000552:	4618      	mov	r0, r3
 8000554:	e6f8      	b.n	8000348 <__udivmoddi4+0x98>
 8000556:	4690      	mov	r8, r2
 8000558:	e6e0      	b.n	800031c <__udivmoddi4+0x6c>
 800055a:	45c2      	cmp	sl, r8
 800055c:	d2ea      	bcs.n	8000534 <__udivmoddi4+0x284>
 800055e:	ebb8 0e02 	subs.w	lr, r8, r2
 8000562:	eb69 0503 	sbc.w	r5, r9, r3
 8000566:	3801      	subs	r0, #1
 8000568:	e7e4      	b.n	8000534 <__udivmoddi4+0x284>
 800056a:	4628      	mov	r0, r5
 800056c:	e7d7      	b.n	800051e <__udivmoddi4+0x26e>
 800056e:	4640      	mov	r0, r8
 8000570:	e791      	b.n	8000496 <__udivmoddi4+0x1e6>
 8000572:	4681      	mov	r9, r0
 8000574:	e7be      	b.n	80004f4 <__udivmoddi4+0x244>
 8000576:	4601      	mov	r1, r0
 8000578:	e778      	b.n	800046c <__udivmoddi4+0x1bc>
 800057a:	3802      	subs	r0, #2
 800057c:	443c      	add	r4, r7
 800057e:	e745      	b.n	800040c <__udivmoddi4+0x15c>
 8000580:	4608      	mov	r0, r1
 8000582:	e708      	b.n	8000396 <__udivmoddi4+0xe6>
 8000584:	f1a8 0802 	sub.w	r8, r8, #2
 8000588:	443d      	add	r5, r7
 800058a:	e72b      	b.n	80003e4 <__udivmoddi4+0x134>

0800058c <__aeabi_idiv0>:
 800058c:	4770      	bx	lr
 800058e:	bf00      	nop

08000590 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000590:	b538      	push	{r3, r4, r5, lr}
  HAL_StatusTypeDef  status = HAL_OK;

  /*Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock/1000UL) != 0U)
 8000592:	4b0a      	ldr	r3, [pc, #40]	; (80005bc <HAL_InitTick+0x2c>)
{
 8000594:	4605      	mov	r5, r0
  if (HAL_SYSTICK_Config(SystemCoreClock/1000UL) != 0U)
 8000596:	6818      	ldr	r0, [r3, #0]
 8000598:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800059c:	fbb0 f0f3 	udiv	r0, r0, r3
 80005a0:	f000 fcee 	bl	8000f80 <HAL_SYSTICK_Config>
 80005a4:	4604      	mov	r4, r0
 80005a6:	b938      	cbnz	r0, 80005b8 <HAL_InitTick+0x28>
    status = HAL_ERROR;
  }
  else
  {
    /*Configure the SysTick IRQ priority */
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0);
 80005a8:	4602      	mov	r2, r0
 80005aa:	4629      	mov	r1, r5
 80005ac:	f04f 30ff 	mov.w	r0, #4294967295
 80005b0:	f000 fca6 	bl	8000f00 <HAL_NVIC_SetPriority>
 80005b4:	4620      	mov	r0, r4
 80005b6:	bd38      	pop	{r3, r4, r5, pc}
    status = HAL_ERROR;
 80005b8:	2001      	movs	r0, #1
  }

  /* Return function status */
  return status;
}
 80005ba:	bd38      	pop	{r3, r4, r5, pc}
 80005bc:	20000028 	.word	0x20000028

080005c0 <HAL_Init>:
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80005c0:	4a09      	ldr	r2, [pc, #36]	; (80005e8 <HAL_Init+0x28>)
 80005c2:	6813      	ldr	r3, [r2, #0]
 80005c4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
{
 80005c8:	b510      	push	{r4, lr}
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80005ca:	2003      	movs	r0, #3
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80005cc:	6013      	str	r3, [r2, #0]
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80005ce:	f000 fc85 	bl	8000edc <HAL_NVIC_SetPriorityGrouping>
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80005d2:	2000      	movs	r0, #0
 80005d4:	f7ff ffdc 	bl	8000590 <HAL_InitTick>
 80005d8:	4604      	mov	r4, r0
 80005da:	b918      	cbnz	r0, 80005e4 <HAL_Init+0x24>
    HAL_MspInit();
 80005dc:	f005 ffcc 	bl	8006578 <HAL_MspInit>
}
 80005e0:	4620      	mov	r0, r4
 80005e2:	bd10      	pop	{r4, pc}
    status = HAL_ERROR;
 80005e4:	2401      	movs	r4, #1
 80005e6:	e7fb      	b.n	80005e0 <HAL_Init+0x20>
 80005e8:	40022000 	.word	0x40022000

080005ec <HAL_IncTick>:
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick++;
 80005ec:	4a02      	ldr	r2, [pc, #8]	; (80005f8 <HAL_IncTick+0xc>)
 80005ee:	6813      	ldr	r3, [r2, #0]
 80005f0:	3301      	adds	r3, #1
 80005f2:	6013      	str	r3, [r2, #0]
 80005f4:	4770      	bx	lr
 80005f6:	bf00      	nop
 80005f8:	20000124 	.word	0x20000124

080005fc <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 80005fc:	4b01      	ldr	r3, [pc, #4]	; (8000604 <HAL_GetTick+0x8>)
 80005fe:	6818      	ldr	r0, [r3, #0]
}
 8000600:	4770      	bx	lr
 8000602:	bf00      	nop
 8000604:	20000124 	.word	0x20000124

08000608 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000608:	b538      	push	{r3, r4, r5, lr}
 800060a:	4604      	mov	r4, r0
  uint32_t tickstart = HAL_GetTick();
 800060c:	f7ff fff6 	bl	80005fc <HAL_GetTick>
  uint32_t wait = Delay;

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000610:	1c63      	adds	r3, r4, #1
  uint32_t tickstart = HAL_GetTick();
 8000612:	4605      	mov	r5, r0
  {
    wait++;
 8000614:	bf18      	it	ne
 8000616:	3401      	addne	r4, #1
  }

  while((HAL_GetTick() - tickstart) < wait)
 8000618:	f7ff fff0 	bl	80005fc <HAL_GetTick>
 800061c:	1b40      	subs	r0, r0, r5
 800061e:	4284      	cmp	r4, r0
 8000620:	d8fa      	bhi.n	8000618 <HAL_Delay+0x10>
  {
  }
}
 8000622:	bd38      	pop	{r3, r4, r5, pc}

08000624 <LL_ADC_SetChannelSamplingTime>:
  *             can be replaced by 3.5 ADC clock cycles.
  *             Refer to function @ref LL_ADC_SetSamplingTimeCommonConfig().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 8000624:	b530      	push	{r4, r5, lr}
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  register uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 8000626:	0dcc      	lsrs	r4, r1, #23
 8000628:	f004 0404 	and.w	r4, r4, #4
 800062c:	3014      	adds	r0, #20
  
  MODIFY_REG(*preg,
 800062e:	f3c1 5104 	ubfx	r1, r1, #20, #5
 8000632:	2307      	movs	r3, #7
 8000634:	fa03 f501 	lsl.w	r5, r3, r1
 8000638:	5823      	ldr	r3, [r4, r0]
 800063a:	fa02 f101 	lsl.w	r1, r2, r1
 800063e:	ea23 0305 	bic.w	r3, r3, r5
 8000642:	4319      	orrs	r1, r3
 8000644:	5021      	str	r1, [r4, r0]
 8000646:	bd30      	pop	{r4, r5, pc}

08000648 <LL_ADC_IsEnabled>:
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(ADC_TypeDef *ADCx)
{
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8000648:	6880      	ldr	r0, [r0, #8]
}
 800064a:	f000 0001 	and.w	r0, r0, #1
 800064e:	4770      	bx	lr

08000650 <LL_ADC_REG_IsConversionOngoing>:
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(ADC_TypeDef *ADCx)
{
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8000650:	6880      	ldr	r0, [r0, #8]
}
 8000652:	f3c0 0080 	ubfx	r0, r0, #2, #1
 8000656:	4770      	bx	lr

08000658 <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8000658:	b537      	push	{r0, r1, r2, r4, r5, lr}
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
  uint32_t tmpCFGR;
  uint32_t tmp_adc_reg_is_conversion_on_going;
  __IO uint32_t wait_loop_index = 0;
 800065a:	2300      	movs	r3, #0
 800065c:	9301      	str	r3, [sp, #4]
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;
  
  /* Check ADC handle */
  if(hadc == NULL)
 800065e:	4604      	mov	r4, r0
 8000660:	2800      	cmp	r0, #0
 8000662:	f000 8085 	beq.w	8000770 <HAL_ADC_Init+0x118>
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));
  
  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if(hadc->State == HAL_ADC_STATE_RESET)
 8000666:	6d45      	ldr	r5, [r0, #84]	; 0x54
 8000668:	b925      	cbnz	r5, 8000674 <HAL_ADC_Init+0x1c>
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 800066a:	f004 ff25 	bl	80054b8 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 800066e:	65a5      	str	r5, [r4, #88]	; 0x58
    
    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 8000670:	f884 5050 	strb.w	r5, [r4, #80]	; 0x50
  }
  
  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if(LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 8000674:	6820      	ldr	r0, [r4, #0]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 8000676:	6883      	ldr	r3, [r0, #8]
 8000678:	009b      	lsls	r3, r3, #2
 800067a:	d47b      	bmi.n	8000774 <HAL_ADC_Init+0x11c>
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 800067c:	6883      	ldr	r3, [r0, #8]
 800067e:	00dd      	lsls	r5, r3, #3
 8000680:	d57f      	bpl.n	8000782 <HAL_ADC_Init+0x12a>
 8000682:	6883      	ldr	r3, [r0, #8]
 8000684:	00d9      	lsls	r1, r3, #3
 8000686:	f140 808a 	bpl.w	800079e <HAL_ADC_Init+0x146>
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800068a:	2100      	movs	r1, #0
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_reg_is_conversion_on_going = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 800068c:	f7ff ffe0 	bl	8000650 <LL_ADC_REG_IsConversionOngoing>
  
  if(   ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8000690:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8000692:	f013 0f10 	tst.w	r3, #16
     && (tmp_adc_reg_is_conversion_on_going == 0UL)
    )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8000696:	6d63      	ldr	r3, [r4, #84]	; 0x54
  if(   ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8000698:	d167      	bne.n	800076a <HAL_ADC_Init+0x112>
     && (tmp_adc_reg_is_conversion_on_going == 0UL)
 800069a:	2800      	cmp	r0, #0
 800069c:	d165      	bne.n	800076a <HAL_ADC_Init+0x112>
    ADC_STATE_CLR_SET(hadc->State,
 800069e:	f423 7381 	bic.w	r3, r3, #258	; 0x102
 80006a2:	f043 0302 	orr.w	r3, r3, #2
 80006a6:	6563      	str	r3, [r4, #84]	; 0x54
    /* Configuration of common ADC parameters                                 */
    
    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80006a8:	6820      	ldr	r0, [r4, #0]
 80006aa:	f7ff ffcd 	bl	8000648 <LL_ADC_IsEnabled>
 80006ae:	b998      	cbnz	r0, 80006d8 <HAL_ADC_Init+0x80>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 80006b0:	4852      	ldr	r0, [pc, #328]	; (80007fc <HAL_ADC_Init+0x1a4>)
 80006b2:	f7ff ffc9 	bl	8000648 <LL_ADC_IsEnabled>
 80006b6:	4603      	mov	r3, r0
 80006b8:	4851      	ldr	r0, [pc, #324]	; (8000800 <HAL_ADC_Init+0x1a8>)
 80006ba:	f7ff ffc5 	bl	8000648 <LL_ADC_IsEnabled>
 80006be:	4303      	orrs	r3, r0
 80006c0:	4850      	ldr	r0, [pc, #320]	; (8000804 <HAL_ADC_Init+0x1ac>)
 80006c2:	f7ff ffc1 	bl	8000648 <LL_ADC_IsEnabled>
 80006c6:	4303      	orrs	r3, r0
 80006c8:	d106      	bne.n	80006d8 <HAL_ADC_Init+0x80>
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 80006ca:	4a4f      	ldr	r2, [pc, #316]	; (8000808 <HAL_ADC_Init+0x1b0>)
 80006cc:	6860      	ldr	r0, [r4, #4]
 80006ce:	6893      	ldr	r3, [r2, #8]
 80006d0:	f423 137c 	bic.w	r3, r3, #4128768	; 0x3f0000
 80006d4:	4303      	orrs	r3, r0
 80006d6:	6093      	str	r3, [r2, #8]
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
                hadc->Init.Overrun                                                     |
                hadc->Init.DataAlign                                                   |
 80006d8:	68e0      	ldr	r0, [r4, #12]
 80006da:	6b63      	ldr	r3, [r4, #52]	; 0x34
                hadc->Init.Resolution                                                  |
                ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode)  );
 80006dc:	f894 2020 	ldrb.w	r2, [r4, #32]
                hadc->Init.DataAlign                                                   |
 80006e0:	4303      	orrs	r3, r0
 80006e2:	68a0      	ldr	r0, [r4, #8]
 80006e4:	4303      	orrs	r3, r0
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 80006e6:	7e60      	ldrb	r0, [r4, #25]
    
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 80006e8:	2a01      	cmp	r2, #1
                hadc->Init.DataAlign                                                   |
 80006ea:	ea43 3340 	orr.w	r3, r3, r0, lsl #13
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 80006ee:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
    {
      tmpCFGR |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 80006f2:	bf02      	ittt	eq
 80006f4:	6a62      	ldreq	r2, [r4, #36]	; 0x24
 80006f6:	f102 32ff 	addeq.w	r2, r2, #4294967295
 80006fa:	ea43 4342 	orreq.w	r3, r3, r2, lsl #17
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 80006fe:	6aa2      	ldr	r2, [r4, #40]	; 0x28
 8000700:	b122      	cbz	r2, 800070c <HAL_ADC_Init+0xb4>
    {
      tmpCFGR |= (  (hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
                  | hadc->Init.ExternalTrigConvEdge
 8000702:	6ae0      	ldr	r0, [r4, #44]	; 0x2c
      tmpCFGR |= (  (hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8000704:	f402 7270 	and.w	r2, r2, #960	; 0x3c0
                  | hadc->Init.ExternalTrigConvEdge
 8000708:	4302      	orrs	r2, r0
      tmpCFGR |= (  (hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 800070a:	4313      	orrs	r3, r2
                 );
    }
    
    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmpCFGR); 
 800070c:	6820      	ldr	r0, [r4, #0]
 800070e:	4a3f      	ldr	r2, [pc, #252]	; (800080c <HAL_ADC_Init+0x1b4>)
 8000710:	68c5      	ldr	r5, [r0, #12]
 8000712:	402a      	ands	r2, r5
 8000714:	4313      	orrs	r3, r2
 8000716:	60c3      	str	r3, [r0, #12]
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8000718:	f7ff ff9a 	bl	8000650 <LL_ADC_REG_IsConversionOngoing>
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 800071c:	6823      	ldr	r3, [r4, #0]
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(ADC_TypeDef *ADCx)
{
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 800071e:	689a      	ldr	r2, [r3, #8]
 8000720:	0712      	lsls	r2, r2, #28
 8000722:	d546      	bpl.n	80007b2 <HAL_ADC_Init+0x15a>
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8000724:	6922      	ldr	r2, [r4, #16]
 8000726:	2a01      	cmp	r2, #1
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 8000728:	bf05      	ittet	eq
 800072a:	6b18      	ldreq	r0, [r3, #48]	; 0x30
 800072c:	69e2      	ldreq	r2, [r4, #28]
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 800072e:	6b1a      	ldrne	r2, [r3, #48]	; 0x30
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 8000730:	f102 32ff 	addeq.w	r2, r2, #4294967295
 8000734:	bf06      	itte	eq
 8000736:	f020 000f 	biceq.w	r0, r0, #15
 800073a:	4302      	orreq	r2, r0
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 800073c:	f022 020f 	bicne.w	r2, r2, #15
 8000740:	631a      	str	r2, [r3, #48]	; 0x30
    }
    
    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 8000742:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8000744:	f023 0303 	bic.w	r3, r3, #3
 8000748:	f043 0301 	orr.w	r3, r3, #1
 800074c:	6563      	str	r3, [r4, #84]	; 0x54
    tmp_hal_status = HAL_ERROR;
  }
  
  /* Return function status */
  return tmp_hal_status;
}
 800074e:	4608      	mov	r0, r1
 8000750:	b003      	add	sp, #12
 8000752:	bd30      	pop	{r4, r5, pc}
      wait_loop_index--;
 8000754:	9b01      	ldr	r3, [sp, #4]
 8000756:	3b01      	subs	r3, #1
 8000758:	9301      	str	r3, [sp, #4]
    while(wait_loop_index != 0UL)
 800075a:	9b01      	ldr	r3, [sp, #4]
 800075c:	2b00      	cmp	r3, #0
 800075e:	d1f9      	bne.n	8000754 <HAL_ADC_Init+0xfc>
 8000760:	e78f      	b.n	8000682 <HAL_ADC_Init+0x2a>
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 8000762:	691a      	ldr	r2, [r3, #16]
 8000764:	f022 0201 	bic.w	r2, r2, #1
 8000768:	e045      	b.n	80007f6 <HAL_ADC_Init+0x19e>
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800076a:	f043 0310 	orr.w	r3, r3, #16
 800076e:	6563      	str	r3, [r4, #84]	; 0x54
    return HAL_ERROR;
 8000770:	2101      	movs	r1, #1
 8000772:	e7ec      	b.n	800074e <HAL_ADC_Init+0xf6>
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 8000774:	6883      	ldr	r3, [r0, #8]
 8000776:	f023 4320 	bic.w	r3, r3, #2684354560	; 0xa0000000
 800077a:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 800077e:	6083      	str	r3, [r0, #8]
 8000780:	e77c      	b.n	800067c <HAL_ADC_Init+0x24>
  MODIFY_REG(ADCx->CR,
 8000782:	6883      	ldr	r3, [r0, #8]
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * (SystemCoreClock / (100000UL * 2UL)));
 8000784:	4a22      	ldr	r2, [pc, #136]	; (8000810 <HAL_ADC_Init+0x1b8>)
 8000786:	f023 4310 	bic.w	r3, r3, #2415919104	; 0x90000000
 800078a:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 800078e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000792:	6083      	str	r3, [r0, #8]
 8000794:	4b1f      	ldr	r3, [pc, #124]	; (8000814 <HAL_ADC_Init+0x1bc>)
 8000796:	681b      	ldr	r3, [r3, #0]
 8000798:	fbb3 f3f2 	udiv	r3, r3, r2
 800079c:	e7dc      	b.n	8000758 <HAL_ADC_Init+0x100>
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800079e:	6d63      	ldr	r3, [r4, #84]	; 0x54
 80007a0:	f043 0310 	orr.w	r3, r3, #16
 80007a4:	6563      	str	r3, [r4, #84]	; 0x54
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80007a6:	6da3      	ldr	r3, [r4, #88]	; 0x58
 80007a8:	f043 0301 	orr.w	r3, r3, #1
 80007ac:	65a3      	str	r3, [r4, #88]	; 0x58
    tmp_hal_status = HAL_ERROR;
 80007ae:	2101      	movs	r1, #1
 80007b0:	e76c      	b.n	800068c <HAL_ADC_Init+0x34>
    if (   (tmp_adc_is_conversion_on_going_regular == 0UL)
 80007b2:	2800      	cmp	r0, #0
 80007b4:	d1b6      	bne.n	8000724 <HAL_ADC_Init+0xcc>
      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmpCFGR);
 80007b6:	68d8      	ldr	r0, [r3, #12]
                  ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests)  );
 80007b8:	f894 2030 	ldrb.w	r2, [r4, #48]	; 0x30
                  ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 80007bc:	7e25      	ldrb	r5, [r4, #24]
                  ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests)  );
 80007be:	0052      	lsls	r2, r2, #1
      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmpCFGR);
 80007c0:	f420 4080 	bic.w	r0, r0, #16384	; 0x4000
      tmpCFGR = ( ADC_CFGR_DFSDM(hadc)                                            |
 80007c4:	ea42 3285 	orr.w	r2, r2, r5, lsl #14
      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmpCFGR);
 80007c8:	f020 0002 	bic.w	r0, r0, #2
 80007cc:	4302      	orrs	r2, r0
 80007ce:	60da      	str	r2, [r3, #12]
      if (hadc->Init.OversamplingMode == ENABLE)
 80007d0:	f894 2038 	ldrb.w	r2, [r4, #56]	; 0x38
 80007d4:	2a01      	cmp	r2, #1
 80007d6:	d1c4      	bne.n	8000762 <HAL_ADC_Init+0x10a>
        MODIFY_REG(hadc->Instance->CFGR2,
 80007d8:	6c25      	ldr	r5, [r4, #64]	; 0x40
 80007da:	6be2      	ldr	r2, [r4, #60]	; 0x3c
 80007dc:	6918      	ldr	r0, [r3, #16]
 80007de:	432a      	orrs	r2, r5
 80007e0:	6c65      	ldr	r5, [r4, #68]	; 0x44
 80007e2:	f042 0201 	orr.w	r2, r2, #1
 80007e6:	432a      	orrs	r2, r5
 80007e8:	6ca5      	ldr	r5, [r4, #72]	; 0x48
 80007ea:	f420 60ff 	bic.w	r0, r0, #2040	; 0x7f8
 80007ee:	432a      	orrs	r2, r5
 80007f0:	f020 0004 	bic.w	r0, r0, #4
 80007f4:	4302      	orrs	r2, r0
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 80007f6:	611a      	str	r2, [r3, #16]
 80007f8:	e794      	b.n	8000724 <HAL_ADC_Init+0xcc>
 80007fa:	bf00      	nop
 80007fc:	50040000 	.word	0x50040000
 8000800:	50040100 	.word	0x50040100
 8000804:	50040200 	.word	0x50040200
 8000808:	50040300 	.word	0x50040300
 800080c:	fff0c007 	.word	0xfff0c007
 8000810:	00030d40 	.word	0x00030d40
 8000814:	20000028 	.word	0x20000028

08000818 <HAL_ADC_ConvCpltCallback>:
 8000818:	4770      	bx	lr

0800081a <HAL_ADC_ConvHalfCpltCallback>:
 800081a:	4770      	bx	lr

0800081c <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback. 
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)
{
 800081c:	b508      	push	{r3, lr}
  
  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 800081e:	6a80      	ldr	r0, [r0, #40]	; 0x28
 8000820:	f7ff fffb 	bl	800081a <HAL_ADC_ConvHalfCpltCallback>
 8000824:	bd08      	pop	{r3, pc}

08000826 <HAL_ADC_ErrorCallback>:
{
 8000826:	4770      	bx	lr

08000828 <ADC_DMAConvCplt>:
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8000828:	6a83      	ldr	r3, [r0, #40]	; 0x28
  if((hadc->State & (HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA)) == 0UL)
 800082a:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800082c:	f012 0f50 	tst.w	r2, #80	; 0x50
{
 8000830:	b510      	push	{r4, lr}
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8000832:	6d5a      	ldr	r2, [r3, #84]	; 0x54
  if((hadc->State & (HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA)) == 0UL)
 8000834:	d121      	bne.n	800087a <ADC_DMAConvCplt+0x52>
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8000836:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800083a:	655a      	str	r2, [r3, #84]	; 0x54
    if ((hadc->Instance->ISR & ADC_FLAG_EOS) != 0UL)
 800083c:	681a      	ldr	r2, [r3, #0]
 800083e:	6811      	ldr	r1, [r2, #0]
 8000840:	0708      	lsls	r0, r1, #28
 8000842:	d507      	bpl.n	8000854 <ADC_DMAConvCplt+0x2c>
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 8000844:	68d1      	ldr	r1, [r2, #12]
 8000846:	f411 6f40 	tst.w	r1, #3072	; 0xc00
 800084a:	d112      	bne.n	8000872 <ADC_DMAConvCplt+0x4a>
        if(READ_BIT(hadc->Instance->CFGR, ADC_CFGR_CONT) == 0UL)
 800084c:	68d2      	ldr	r2, [r2, #12]
 800084e:	f412 5f00 	tst.w	r2, #8192	; 0x2000
 8000852:	e002      	b.n	800085a <ADC_DMAConvCplt+0x32>
      if(READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMACFG) == 0UL)
 8000854:	68d2      	ldr	r2, [r2, #12]
 8000856:	f012 0f02 	tst.w	r2, #2
 800085a:	d10a      	bne.n	8000872 <ADC_DMAConvCplt+0x4a>
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 800085c:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800085e:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8000862:	655a      	str	r2, [r3, #84]	; 0x54
        if((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8000864:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8000866:	04d1      	lsls	r1, r2, #19
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8000868:	bf5e      	ittt	pl
 800086a:	6d5a      	ldrpl	r2, [r3, #84]	; 0x54
 800086c:	f042 0201 	orrpl.w	r2, r2, #1
 8000870:	655a      	strpl	r2, [r3, #84]	; 0x54
    HAL_ADC_ConvCpltCallback(hadc);
 8000872:	4618      	mov	r0, r3
 8000874:	f7ff ffd0 	bl	8000818 <HAL_ADC_ConvCpltCallback>
 8000878:	bd10      	pop	{r4, pc}
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 800087a:	06d2      	lsls	r2, r2, #27
 800087c:	d503      	bpl.n	8000886 <ADC_DMAConvCplt+0x5e>
      HAL_ADC_ErrorCallback(hadc);
 800087e:	4618      	mov	r0, r3
 8000880:	f7ff ffd1 	bl	8000826 <HAL_ADC_ErrorCallback>
 8000884:	bd10      	pop	{r4, pc}
      hadc->DMA_Handle->XferErrorCallback(hdma);
 8000886:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
}
 8000888:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
      hadc->DMA_Handle->XferErrorCallback(hdma);
 800088c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800088e:	4718      	bx	r3

08000890 <ADC_DMAError>:
  * @retval None
  */
void ADC_DMAError(DMA_HandleTypeDef *hdma)
{
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8000890:	6a80      	ldr	r0, [r0, #40]	; 0x28
{
 8000892:	b508      	push	{r3, lr}
  
  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 8000894:	6d43      	ldr	r3, [r0, #84]	; 0x54
 8000896:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800089a:	6543      	str	r3, [r0, #84]	; 0x54
  
  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 800089c:	6d83      	ldr	r3, [r0, #88]	; 0x58
 800089e:	f043 0304 	orr.w	r3, r3, #4
 80008a2:	6583      	str	r3, [r0, #88]	; 0x58
  
  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 80008a4:	f7ff ffbf 	bl	8000826 <HAL_ADC_ErrorCallback>
 80008a8:	bd08      	pop	{r3, pc}
	...

080008ac <HAL_ADC_ConfigChannel>:
{
 80008ac:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
  __IO uint32_t wait_loop_index = 0;
 80008ae:	2300      	movs	r3, #0
 80008b0:	9301      	str	r3, [sp, #4]
  __HAL_LOCK(hadc);
 80008b2:	f890 3050 	ldrb.w	r3, [r0, #80]	; 0x50
 80008b6:	2b01      	cmp	r3, #1
{
 80008b8:	4605      	mov	r5, r0
 80008ba:	460c      	mov	r4, r1
  __HAL_LOCK(hadc);
 80008bc:	f000 8187 	beq.w	8000bce <HAL_ADC_ConfigChannel+0x322>
 80008c0:	2301      	movs	r3, #1
 80008c2:	f880 3050 	strb.w	r3, [r0, #80]	; 0x50
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80008c6:	6800      	ldr	r0, [r0, #0]
 80008c8:	f7ff fec2 	bl	8000650 <LL_ADC_REG_IsConversionOngoing>
 80008cc:	2800      	cmp	r0, #0
 80008ce:	f040 8178 	bne.w	8000bc2 <HAL_ADC_ConfigChannel+0x316>
    if (sConfig->Rank <= 5U)
 80008d2:	684b      	ldr	r3, [r1, #4]
 80008d4:	2b05      	cmp	r3, #5
 80008d6:	d808      	bhi.n	80008ea <HAL_ADC_ConfigChannel+0x3e>
      switch (sConfig->Rank)
 80008d8:	3b02      	subs	r3, #2
 80008da:	2b03      	cmp	r3, #3
 80008dc:	d865      	bhi.n	80009aa <HAL_ADC_ConfigChannel+0xfe>
 80008de:	e8df f003 	tbb	[pc, r3]
 80008e2:	5d02      	.short	0x5d02
 80008e4:	615f      	.short	0x615f
        case 2U: sConfig->Rank = ADC_REGULAR_RANK_2; break;
 80008e6:	230c      	movs	r3, #12
        default: sConfig->Rank = ADC_REGULAR_RANK_1; break;
 80008e8:	6063      	str	r3, [r4, #4]
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, sConfig->Rank, sConfig->Channel);
 80008ea:	6861      	ldr	r1, [r4, #4]
 80008ec:	6828      	ldr	r0, [r5, #0]
  register uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1, ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));
 80008ee:	098e      	lsrs	r6, r1, #6
 80008f0:	f100 0730 	add.w	r7, r0, #48	; 0x30
 80008f4:	f006 060c 	and.w	r6, r6, #12
  MODIFY_REG(*preg,
 80008f8:	f001 011f 	and.w	r1, r1, #31
 80008fc:	231f      	movs	r3, #31
 80008fe:	fa03 f201 	lsl.w	r2, r3, r1
 8000902:	59f3      	ldr	r3, [r6, r7]
 8000904:	ea23 0302 	bic.w	r3, r3, r2
 8000908:	6822      	ldr	r2, [r4, #0]
 800090a:	f3c2 6284 	ubfx	r2, r2, #26, #5
 800090e:	408a      	lsls	r2, r1
 8000910:	4313      	orrs	r3, r2
 8000912:	51f3      	str	r3, [r6, r7]
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8000914:	f7ff fe9c 	bl	8000650 <LL_ADC_REG_IsConversionOngoing>
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8000918:	682b      	ldr	r3, [r5, #0]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 800091a:	689a      	ldr	r2, [r3, #8]
 800091c:	0711      	lsls	r1, r2, #28
 800091e:	f140 8158 	bpl.w	8000bd2 <HAL_ADC_ConfigChannel+0x326>
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8000922:	6828      	ldr	r0, [r5, #0]
 8000924:	f7ff fe90 	bl	8000648 <LL_ADC_IsEnabled>
 8000928:	2800      	cmp	r0, #0
 800092a:	f040 80d7 	bne.w	8000adc <HAL_ADC_ConfigChannel+0x230>
      LL_ADC_SetChannelSingleDiff(hadc->Instance, sConfig->Channel, sConfig->SingleDiff);
 800092e:	68e6      	ldr	r6, [r4, #12]
 8000930:	6828      	ldr	r0, [r5, #0]
 8000932:	6823      	ldr	r3, [r4, #0]
  MODIFY_REG(ADCx->DIFSEL,
 8000934:	4ac3      	ldr	r2, [pc, #780]	; (8000c44 <HAL_ADC_ConfigChannel+0x398>)
 8000936:	f8d0 10b0 	ldr.w	r1, [r0, #176]	; 0xb0
 800093a:	f006 0e18 	and.w	lr, r6, #24
 800093e:	f3c3 0712 	ubfx	r7, r3, #0, #19
 8000942:	fa22 f20e 	lsr.w	r2, r2, lr
 8000946:	401a      	ands	r2, r3
 8000948:	ea21 0107 	bic.w	r1, r1, r7
 800094c:	430a      	orrs	r2, r1
 800094e:	f8c0 20b0 	str.w	r2, [r0, #176]	; 0xb0
      if (sConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 8000952:	4abd      	ldr	r2, [pc, #756]	; (8000c48 <HAL_ADC_ConfigChannel+0x39c>)
 8000954:	4296      	cmp	r6, r2
 8000956:	f040 80c1 	bne.w	8000adc <HAL_ADC_ConfigChannel+0x230>
        LL_ADC_SetChannelSamplingTime(hadc->Instance, __LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel) + 1UL) & 0x1FUL), sConfig->SamplingTime);
 800095a:	2f00      	cmp	r7, #0
 800095c:	f040 8093 	bne.w	8000a86 <HAL_ADC_ConfigChannel+0x1da>
 8000960:	0e9e      	lsrs	r6, r3, #26
 8000962:	3601      	adds	r6, #1
 8000964:	f006 021f 	and.w	r2, r6, #31
 8000968:	2a09      	cmp	r2, #9
 800096a:	f04f 0101 	mov.w	r1, #1
 800096e:	ea4f 6686 	mov.w	r6, r6, lsl #26
 8000972:	f240 80a2 	bls.w	8000aba <HAL_ADC_ConfigChannel+0x20e>
 8000976:	f006 46f8 	and.w	r6, r6, #2080374784	; 0x7c000000
 800097a:	4091      	lsls	r1, r2
 800097c:	ea41 0206 	orr.w	r2, r1, r6
 8000980:	2f00      	cmp	r7, #0
 8000982:	f040 80cb 	bne.w	8000b1c <HAL_ADC_ConfigChannel+0x270>
 8000986:	0e9b      	lsrs	r3, r3, #26
 8000988:	3301      	adds	r3, #1
 800098a:	f003 031f 	and.w	r3, r3, #31
 800098e:	eb03 0143 	add.w	r1, r3, r3, lsl #1
 8000992:	391e      	subs	r1, #30
 8000994:	0509      	lsls	r1, r1, #20
 8000996:	f041 7100 	orr.w	r1, r1, #33554432	; 0x2000000
 800099a:	e09b      	b.n	8000ad4 <HAL_ADC_ConfigChannel+0x228>
        case 3U: sConfig->Rank = ADC_REGULAR_RANK_3; break;
 800099c:	2312      	movs	r3, #18
 800099e:	e7a3      	b.n	80008e8 <HAL_ADC_ConfigChannel+0x3c>
        case 4U: sConfig->Rank = ADC_REGULAR_RANK_4; break;
 80009a0:	2318      	movs	r3, #24
 80009a2:	e7a1      	b.n	80008e8 <HAL_ADC_ConfigChannel+0x3c>
        case 5U: sConfig->Rank = ADC_REGULAR_RANK_5; break;
 80009a4:	f44f 7380 	mov.w	r3, #256	; 0x100
 80009a8:	e79e      	b.n	80008e8 <HAL_ADC_ConfigChannel+0x3c>
        default: sConfig->Rank = ADC_REGULAR_RANK_1; break;
 80009aa:	2306      	movs	r3, #6
 80009ac:	e79c      	b.n	80008e8 <HAL_ADC_ConfigChannel+0x3c>
  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 80009ae:	f8de 1060 	ldr.w	r1, [lr, #96]	; 0x60
        if(__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 80009b2:	f3c3 0012 	ubfx	r0, r3, #0, #19
 80009b6:	f3c1 6784 	ubfx	r7, r1, #26, #5
 80009ba:	f10e 0664 	add.w	r6, lr, #100	; 0x64
 80009be:	2800      	cmp	r0, #0
 80009c0:	d13a      	bne.n	8000a38 <HAL_ADC_ConfigChannel+0x18c>
 80009c2:	f3c3 6084 	ubfx	r0, r3, #26, #5
 80009c6:	4287      	cmp	r7, r0
 80009c8:	f040 8128 	bne.w	8000c1c <HAL_ADC_ConfigChannel+0x370>
  MODIFY_REG(*preg,
 80009cc:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80009d0:	f8ce 1060 	str.w	r1, [lr, #96]	; 0x60
        if(__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 80009d4:	6823      	ldr	r3, [r4, #0]
  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 80009d6:	f8de 1064 	ldr.w	r1, [lr, #100]	; 0x64
 80009da:	f3c3 0712 	ubfx	r7, r3, #0, #19
 80009de:	f3c1 6084 	ubfx	r0, r1, #26, #5
 80009e2:	bb9f      	cbnz	r7, 8000a4c <HAL_ADC_ConfigChannel+0x1a0>
 80009e4:	f3c3 6384 	ubfx	r3, r3, #26, #5
 80009e8:	4283      	cmp	r3, r0
 80009ea:	f040 811c 	bne.w	8000c26 <HAL_ADC_ConfigChannel+0x37a>
  MODIFY_REG(*preg,
 80009ee:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80009f2:	6031      	str	r1, [r6, #0]
        if(__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 80009f4:	6823      	ldr	r3, [r4, #0]
  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 80009f6:	6891      	ldr	r1, [r2, #8]
 80009f8:	f3c3 0712 	ubfx	r7, r3, #0, #19
  register const uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80009fc:	f102 0608 	add.w	r6, r2, #8
 8000a00:	f3c1 6084 	ubfx	r0, r1, #26, #5
 8000a04:	bb77      	cbnz	r7, 8000a64 <HAL_ADC_ConfigChannel+0x1b8>
 8000a06:	f3c3 6384 	ubfx	r3, r3, #26, #5
 8000a0a:	4283      	cmp	r3, r0
 8000a0c:	f040 8112 	bne.w	8000c34 <HAL_ADC_ConfigChannel+0x388>
  MODIFY_REG(*preg,
 8000a10:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000a14:	6031      	str	r1, [r6, #0]
        if(__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8000a16:	6823      	ldr	r3, [r4, #0]
  register const uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8000a18:	f102 000c 	add.w	r0, r2, #12
  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8000a1c:	68d2      	ldr	r2, [r2, #12]
 8000a1e:	f3c3 0612 	ubfx	r6, r3, #0, #19
 8000a22:	f3c2 6184 	ubfx	r1, r2, #26, #5
 8000a26:	bb4e      	cbnz	r6, 8000a7c <HAL_ADC_ConfigChannel+0x1d0>
 8000a28:	f3c3 6384 	ubfx	r3, r3, #26, #5
 8000a2c:	428b      	cmp	r3, r1
  MODIFY_REG(*preg,
 8000a2e:	bf04      	itt	eq
 8000a30:	f022 4200 	biceq.w	r2, r2, #2147483648	; 0x80000000
 8000a34:	6002      	streq	r2, [r0, #0]
 8000a36:	e774      	b.n	8000922 <HAL_ADC_ConfigChannel+0x76>
__attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

#if       (__CORTEX_M >= 0x03U) || (__CORTEX_SC >= 300U)
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000a38:	fa93 f0a3 	rbit	r0, r3
        if(__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8000a3c:	fab0 f080 	clz	r0, r0
 8000a40:	4287      	cmp	r7, r0
 8000a42:	d0c3      	beq.n	80009cc <HAL_ADC_ConfigChannel+0x120>
  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8000a44:	f8de 1064 	ldr.w	r1, [lr, #100]	; 0x64
        if(__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8000a48:	f3c1 6084 	ubfx	r0, r1, #26, #5
 8000a4c:	fa93 f3a3 	rbit	r3, r3
 8000a50:	fab3 f383 	clz	r3, r3
 8000a54:	4283      	cmp	r3, r0
 8000a56:	d0ca      	beq.n	80009ee <HAL_ADC_ConfigChannel+0x142>
 8000a58:	6891      	ldr	r1, [r2, #8]
        if(__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8000a5a:	6823      	ldr	r3, [r4, #0]
  register const uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8000a5c:	f102 0608 	add.w	r6, r2, #8
 8000a60:	f3c1 6084 	ubfx	r0, r1, #26, #5
 8000a64:	fa93 f3a3 	rbit	r3, r3
 8000a68:	fab3 f383 	clz	r3, r3
 8000a6c:	4283      	cmp	r3, r0
 8000a6e:	d0cf      	beq.n	8000a10 <HAL_ADC_ConfigChannel+0x164>
 8000a70:	f102 000c 	add.w	r0, r2, #12
  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8000a74:	68d2      	ldr	r2, [r2, #12]
        if(__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8000a76:	6823      	ldr	r3, [r4, #0]
 8000a78:	f3c2 6184 	ubfx	r1, r2, #26, #5
 8000a7c:	fa93 f3a3 	rbit	r3, r3
 8000a80:	fab3 f383 	clz	r3, r3
 8000a84:	e7d2      	b.n	8000a2c <HAL_ADC_ConfigChannel+0x180>
 8000a86:	fa93 f2a3 	rbit	r2, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance, __LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel) + 1UL) & 0x1FUL), sConfig->SamplingTime);
 8000a8a:	fab2 f282 	clz	r2, r2
 8000a8e:	3201      	adds	r2, #1
 8000a90:	f002 021f 	and.w	r2, r2, #31
 8000a94:	2a09      	cmp	r2, #9
 8000a96:	d830      	bhi.n	8000afa <HAL_ADC_ConfigChannel+0x24e>
 8000a98:	fa93 f6a3 	rbit	r6, r3
 8000a9c:	fab6 f686 	clz	r6, r6
 8000aa0:	3601      	adds	r6, #1
 8000aa2:	06b6      	lsls	r6, r6, #26
 8000aa4:	f006 46f8 	and.w	r6, r6, #2080374784	; 0x7c000000
 8000aa8:	fa93 f1a3 	rbit	r1, r3
 8000aac:	fab1 f181 	clz	r1, r1
 8000ab0:	3101      	adds	r1, #1
 8000ab2:	f001 021f 	and.w	r2, r1, #31
 8000ab6:	2101      	movs	r1, #1
 8000ab8:	e001      	b.n	8000abe <HAL_ADC_ConfigChannel+0x212>
 8000aba:	f006 46f8 	and.w	r6, r6, #2080374784	; 0x7c000000
 8000abe:	4091      	lsls	r1, r2
 8000ac0:	ea41 0206 	orr.w	r2, r1, r6
 8000ac4:	b9a7      	cbnz	r7, 8000af0 <HAL_ADC_ConfigChannel+0x244>
 8000ac6:	0e99      	lsrs	r1, r3, #26
 8000ac8:	3101      	adds	r1, #1
 8000aca:	f001 011f 	and.w	r1, r1, #31
 8000ace:	eb01 0141 	add.w	r1, r1, r1, lsl #1
 8000ad2:	0509      	lsls	r1, r1, #20
 8000ad4:	4311      	orrs	r1, r2
 8000ad6:	68a2      	ldr	r2, [r4, #8]
 8000ad8:	f7ff fda4 	bl	8000624 <LL_ADC_SetChannelSamplingTime>
    if(__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 8000adc:	6822      	ldr	r2, [r4, #0]
 8000ade:	4b5b      	ldr	r3, [pc, #364]	; (8000c4c <HAL_ADC_ConfigChannel+0x3a0>)
 8000ae0:	421a      	tst	r2, r3
 8000ae2:	d120      	bne.n	8000b26 <HAL_ADC_ConfigChannel+0x27a>
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8000ae4:	2000      	movs	r0, #0
  __HAL_UNLOCK(hadc);
 8000ae6:	2300      	movs	r3, #0
 8000ae8:	f885 3050 	strb.w	r3, [r5, #80]	; 0x50
}
 8000aec:	b003      	add	sp, #12
 8000aee:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000af0:	fa93 f1a3 	rbit	r1, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance, __LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel) + 1UL) & 0x1FUL), sConfig->SamplingTime);
 8000af4:	fab1 f181 	clz	r1, r1
 8000af8:	e7e6      	b.n	8000ac8 <HAL_ADC_ConfigChannel+0x21c>
 8000afa:	fa93 f2a3 	rbit	r2, r3
 8000afe:	fab2 f282 	clz	r2, r2
 8000b02:	3201      	adds	r2, #1
 8000b04:	0692      	lsls	r2, r2, #26
 8000b06:	f002 46f8 	and.w	r6, r2, #2080374784	; 0x7c000000
 8000b0a:	fa93 f1a3 	rbit	r1, r3
 8000b0e:	fab1 f181 	clz	r1, r1
 8000b12:	3101      	adds	r1, #1
 8000b14:	f001 021f 	and.w	r2, r1, #31
 8000b18:	2101      	movs	r1, #1
 8000b1a:	e72e      	b.n	800097a <HAL_ADC_ConfigChannel+0xce>
 8000b1c:	fa93 f3a3 	rbit	r3, r3
 8000b20:	fab3 f383 	clz	r3, r3
 8000b24:	e730      	b.n	8000988 <HAL_ADC_ConfigChannel+0xdc>
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 8000b26:	494a      	ldr	r1, [pc, #296]	; (8000c50 <HAL_ADC_ConfigChannel+0x3a4>)
      if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8000b28:	4b4a      	ldr	r3, [pc, #296]	; (8000c54 <HAL_ADC_ConfigChannel+0x3a8>)
 8000b2a:	6888      	ldr	r0, [r1, #8]
 8000b2c:	429a      	cmp	r2, r3
 8000b2e:	f000 76e0 	and.w	r6, r0, #29360128	; 0x1c00000
 8000b32:	460c      	mov	r4, r1
 8000b34:	d11e      	bne.n	8000b74 <HAL_ADC_ConfigChannel+0x2c8>
 8000b36:	0202      	lsls	r2, r0, #8
 8000b38:	d4d4      	bmi.n	8000ae4 <HAL_ADC_ConfigChannel+0x238>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc)) 
 8000b3a:	682b      	ldr	r3, [r5, #0]
 8000b3c:	4a46      	ldr	r2, [pc, #280]	; (8000c58 <HAL_ADC_ConfigChannel+0x3ac>)
 8000b3e:	4293      	cmp	r3, r2
 8000b40:	d003      	beq.n	8000b4a <HAL_ADC_ConfigChannel+0x29e>
 8000b42:	f502 7200 	add.w	r2, r2, #512	; 0x200
 8000b46:	4293      	cmp	r3, r2
 8000b48:	d1cc      	bne.n	8000ae4 <HAL_ADC_ConfigChannel+0x238>
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 8000b4a:	68a3      	ldr	r3, [r4, #8]
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * (SystemCoreClock / (100000UL * 2UL)));
 8000b4c:	4a43      	ldr	r2, [pc, #268]	; (8000c5c <HAL_ADC_ConfigChannel+0x3b0>)
 8000b4e:	f023 73e0 	bic.w	r3, r3, #29360128	; 0x1c00000
 8000b52:	4333      	orrs	r3, r6
 8000b54:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8000b58:	60a3      	str	r3, [r4, #8]
 8000b5a:	4b41      	ldr	r3, [pc, #260]	; (8000c60 <HAL_ADC_ConfigChannel+0x3b4>)
 8000b5c:	681b      	ldr	r3, [r3, #0]
 8000b5e:	fbb3 f2f2 	udiv	r2, r3, r2
 8000b62:	230c      	movs	r3, #12
 8000b64:	4353      	muls	r3, r2
            wait_loop_index--;
 8000b66:	9301      	str	r3, [sp, #4]
          while(wait_loop_index != 0UL)
 8000b68:	9b01      	ldr	r3, [sp, #4]
 8000b6a:	2b00      	cmp	r3, #0
 8000b6c:	d0ba      	beq.n	8000ae4 <HAL_ADC_ConfigChannel+0x238>
            wait_loop_index--;
 8000b6e:	9b01      	ldr	r3, [sp, #4]
 8000b70:	3b01      	subs	r3, #1
 8000b72:	e7f8      	b.n	8000b66 <HAL_ADC_ConfigChannel+0x2ba>
      else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8000b74:	4b3b      	ldr	r3, [pc, #236]	; (8000c64 <HAL_ADC_ConfigChannel+0x3b8>)
 8000b76:	429a      	cmp	r2, r3
 8000b78:	d111      	bne.n	8000b9e <HAL_ADC_ConfigChannel+0x2f2>
 8000b7a:	01c3      	lsls	r3, r0, #7
 8000b7c:	d4b2      	bmi.n	8000ae4 <HAL_ADC_ConfigChannel+0x238>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8000b7e:	682b      	ldr	r3, [r5, #0]
 8000b80:	4a35      	ldr	r2, [pc, #212]	; (8000c58 <HAL_ADC_ConfigChannel+0x3ac>)
 8000b82:	4293      	cmp	r3, r2
 8000b84:	d003      	beq.n	8000b8e <HAL_ADC_ConfigChannel+0x2e2>
 8000b86:	f502 7200 	add.w	r2, r2, #512	; 0x200
 8000b8a:	4293      	cmp	r3, r2
 8000b8c:	d1aa      	bne.n	8000ae4 <HAL_ADC_ConfigChannel+0x238>
 8000b8e:	68a3      	ldr	r3, [r4, #8]
 8000b90:	f023 73e0 	bic.w	r3, r3, #29360128	; 0x1c00000
 8000b94:	4333      	orrs	r3, r6
 8000b96:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8000b9a:	60a3      	str	r3, [r4, #8]
 8000b9c:	e7a2      	b.n	8000ae4 <HAL_ADC_ConfigChannel+0x238>
      else if ((sConfig->Channel == ADC_CHANNEL_VREFINT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8000b9e:	4b32      	ldr	r3, [pc, #200]	; (8000c68 <HAL_ADC_ConfigChannel+0x3bc>)
 8000ba0:	429a      	cmp	r2, r3
 8000ba2:	d19f      	bne.n	8000ae4 <HAL_ADC_ConfigChannel+0x238>
 8000ba4:	f410 0080 	ands.w	r0, r0, #4194304	; 0x400000
 8000ba8:	d19c      	bne.n	8000ae4 <HAL_ADC_ConfigChannel+0x238>
        if (ADC_VREFINT_INSTANCE(hadc))
 8000baa:	682a      	ldr	r2, [r5, #0]
 8000bac:	4b2a      	ldr	r3, [pc, #168]	; (8000c58 <HAL_ADC_ConfigChannel+0x3ac>)
 8000bae:	429a      	cmp	r2, r3
 8000bb0:	d198      	bne.n	8000ae4 <HAL_ADC_ConfigChannel+0x238>
 8000bb2:	688b      	ldr	r3, [r1, #8]
 8000bb4:	f023 73e0 	bic.w	r3, r3, #29360128	; 0x1c00000
 8000bb8:	4333      	orrs	r3, r6
 8000bba:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8000bbe:	608b      	str	r3, [r1, #8]
 8000bc0:	e791      	b.n	8000ae6 <HAL_ADC_ConfigChannel+0x23a>
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8000bc2:	6d6a      	ldr	r2, [r5, #84]	; 0x54
 8000bc4:	f042 0220 	orr.w	r2, r2, #32
 8000bc8:	656a      	str	r2, [r5, #84]	; 0x54
    tmp_hal_status = HAL_ERROR;
 8000bca:	4618      	mov	r0, r3
 8000bcc:	e78b      	b.n	8000ae6 <HAL_ADC_ConfigChannel+0x23a>
  __HAL_LOCK(hadc);
 8000bce:	2002      	movs	r0, #2
 8000bd0:	e78c      	b.n	8000aec <HAL_ADC_ConfigChannel+0x240>
    if (   (tmp_adc_is_conversion_on_going_regular == 0UL)
 8000bd2:	2800      	cmp	r0, #0
 8000bd4:	f47f aea5 	bne.w	8000922 <HAL_ADC_ConfigChannel+0x76>
      LL_ADC_SetChannelSamplingTime(hadc->Instance, sConfig->Channel, sConfig->SamplingTime);
 8000bd8:	68a2      	ldr	r2, [r4, #8]
 8000bda:	6821      	ldr	r1, [r4, #0]
 8000bdc:	4618      	mov	r0, r3
 8000bde:	f7ff fd21 	bl	8000624 <LL_ADC_SetChannelSamplingTime>
      if(sConfig->OffsetNumber != ADC_OFFSET_NONE)
 8000be2:	6926      	ldr	r6, [r4, #16]
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, sConfig->Offset);
 8000be4:	f8d5 e000 	ldr.w	lr, [r5]
 8000be8:	6823      	ldr	r3, [r4, #0]
 8000bea:	f8de 100c 	ldr.w	r1, [lr, #12]
      if(sConfig->OffsetNumber != ADC_OFFSET_NONE)
 8000bee:	2e04      	cmp	r6, #4
 8000bf0:	f10e 0260 	add.w	r2, lr, #96	; 0x60
 8000bf4:	f43f aedb 	beq.w	80009ae <HAL_ADC_ConfigChannel+0x102>
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, sConfig->Offset);
 8000bf8:	f3c1 01c1 	ubfx	r1, r1, #3, #2
 8000bfc:	0048      	lsls	r0, r1, #1
 8000bfe:	6961      	ldr	r1, [r4, #20]
  MODIFY_REG(*preg,
 8000c00:	f003 43f8 	and.w	r3, r3, #2080374784	; 0x7c000000
 8000c04:	4081      	lsls	r1, r0
 8000c06:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000c0a:	4319      	orrs	r1, r3
 8000c0c:	f852 0026 	ldr.w	r0, [r2, r6, lsl #2]
 8000c10:	4b16      	ldr	r3, [pc, #88]	; (8000c6c <HAL_ADC_ConfigChannel+0x3c0>)
 8000c12:	4003      	ands	r3, r0
 8000c14:	4319      	orrs	r1, r3
 8000c16:	f842 1026 	str.w	r1, [r2, r6, lsl #2]
 8000c1a:	e682      	b.n	8000922 <HAL_ADC_ConfigChannel+0x76>
  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8000c1c:	f8de 1064 	ldr.w	r1, [lr, #100]	; 0x64
        if(__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8000c20:	f3c1 6084 	ubfx	r0, r1, #26, #5
 8000c24:	e6de      	b.n	80009e4 <HAL_ADC_ConfigChannel+0x138>
 8000c26:	6891      	ldr	r1, [r2, #8]
        if(__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8000c28:	6823      	ldr	r3, [r4, #0]
  register const uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8000c2a:	f102 0608 	add.w	r6, r2, #8
 8000c2e:	f3c1 6084 	ubfx	r0, r1, #26, #5
 8000c32:	e6e8      	b.n	8000a06 <HAL_ADC_ConfigChannel+0x15a>
 8000c34:	f102 000c 	add.w	r0, r2, #12
  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8000c38:	68d2      	ldr	r2, [r2, #12]
        if(__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8000c3a:	6823      	ldr	r3, [r4, #0]
 8000c3c:	f3c2 6184 	ubfx	r1, r2, #26, #5
 8000c40:	e6f2      	b.n	8000a28 <HAL_ADC_ConfigChannel+0x17c>
 8000c42:	bf00      	nop
 8000c44:	0007ffff 	.word	0x0007ffff
 8000c48:	407f0000 	.word	0x407f0000
 8000c4c:	80080000 	.word	0x80080000
 8000c50:	50040300 	.word	0x50040300
 8000c54:	c7520000 	.word	0xc7520000
 8000c58:	50040000 	.word	0x50040000
 8000c5c:	00030d40 	.word	0x00030d40
 8000c60:	20000028 	.word	0x20000028
 8000c64:	cb840000 	.word	0xcb840000
 8000c68:	80000001 	.word	0x80000001
 8000c6c:	03fff000 	.word	0x03fff000

08000c70 <ADC_Enable>:
{
 8000c70:	b570      	push	{r4, r5, r6, lr}
 8000c72:	4604      	mov	r4, r0
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8000c74:	6800      	ldr	r0, [r0, #0]
 8000c76:	f7ff fce7 	bl	8000648 <LL_ADC_IsEnabled>
 8000c7a:	b108      	cbz	r0, 8000c80 <ADC_Enable+0x10>
  return HAL_OK;
 8000c7c:	2000      	movs	r0, #0
 8000c7e:	bd70      	pop	{r4, r5, r6, pc}
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
 8000c80:	6822      	ldr	r2, [r4, #0]
 8000c82:	4b15      	ldr	r3, [pc, #84]	; (8000cd8 <ADC_Enable+0x68>)
 8000c84:	6891      	ldr	r1, [r2, #8]
 8000c86:	4219      	tst	r1, r3
 8000c88:	d009      	beq.n	8000c9e <ADC_Enable+0x2e>
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8000c8a:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8000c8c:	f043 0310 	orr.w	r3, r3, #16
 8000c90:	6563      	str	r3, [r4, #84]	; 0x54
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8000c92:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8000c94:	f043 0301 	orr.w	r3, r3, #1
 8000c98:	65a3      	str	r3, [r4, #88]	; 0x58
        return HAL_ERROR;
 8000c9a:	2001      	movs	r0, #1
 8000c9c:	bd70      	pop	{r4, r5, r6, pc}
  MODIFY_REG(ADCx->CR,
 8000c9e:	6893      	ldr	r3, [r2, #8]
 8000ca0:	4d0e      	ldr	r5, [pc, #56]	; (8000cdc <ADC_Enable+0x6c>)
 8000ca2:	402b      	ands	r3, r5
 8000ca4:	f043 0301 	orr.w	r3, r3, #1
 8000ca8:	6093      	str	r3, [r2, #8]
    tickstart = HAL_GetTick();
 8000caa:	f7ff fca7 	bl	80005fc <HAL_GetTick>
 8000cae:	4606      	mov	r6, r0
    while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8000cb0:	6820      	ldr	r0, [r4, #0]
 8000cb2:	6803      	ldr	r3, [r0, #0]
 8000cb4:	07db      	lsls	r3, r3, #31
 8000cb6:	d4e1      	bmi.n	8000c7c <ADC_Enable+0xc>
      if(LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8000cb8:	f7ff fcc6 	bl	8000648 <LL_ADC_IsEnabled>
 8000cbc:	b928      	cbnz	r0, 8000cca <ADC_Enable+0x5a>
        LL_ADC_Enable(hadc->Instance);
 8000cbe:	6822      	ldr	r2, [r4, #0]
 8000cc0:	6893      	ldr	r3, [r2, #8]
 8000cc2:	402b      	ands	r3, r5
 8000cc4:	f043 0301 	orr.w	r3, r3, #1
 8000cc8:	6093      	str	r3, [r2, #8]
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8000cca:	f7ff fc97 	bl	80005fc <HAL_GetTick>
 8000cce:	1b80      	subs	r0, r0, r6
 8000cd0:	2802      	cmp	r0, #2
 8000cd2:	d9ed      	bls.n	8000cb0 <ADC_Enable+0x40>
 8000cd4:	e7d9      	b.n	8000c8a <ADC_Enable+0x1a>
 8000cd6:	bf00      	nop
 8000cd8:	8000003f 	.word	0x8000003f
 8000cdc:	7fffffc0 	.word	0x7fffffc0

08000ce0 <HAL_ADC_Start_DMA>:
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 8000ce0:	4b39      	ldr	r3, [pc, #228]	; (8000dc8 <HAL_ADC_Start_DMA+0xe8>)
{
 8000ce2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8000ce6:	4604      	mov	r4, r0
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8000ce8:	6800      	ldr	r0, [r0, #0]
 8000cea:	689b      	ldr	r3, [r3, #8]
{
 8000cec:	460e      	mov	r6, r1
 8000cee:	4617      	mov	r7, r2
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8000cf0:	f7ff fcae 	bl	8000650 <LL_ADC_REG_IsConversionOngoing>
 8000cf4:	2800      	cmp	r0, #0
 8000cf6:	d15f      	bne.n	8000db8 <HAL_ADC_Start_DMA+0xd8>
    __HAL_LOCK(hadc);
 8000cf8:	f894 2050 	ldrb.w	r2, [r4, #80]	; 0x50
 8000cfc:	2a01      	cmp	r2, #1
 8000cfe:	d05b      	beq.n	8000db8 <HAL_ADC_Start_DMA+0xd8>
 8000d00:	f003 081f 	and.w	r8, r3, #31
    if (    (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8000d04:	f1b8 0f09 	cmp.w	r8, #9
    __HAL_LOCK(hadc);
 8000d08:	f04f 0301 	mov.w	r3, #1
 8000d0c:	f884 3050 	strb.w	r3, [r4, #80]	; 0x50
    if (    (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8000d10:	bf9e      	ittt	ls
 8000d12:	f240 2321 	movwls	r3, #545	; 0x221
 8000d16:	fa23 f308 	lsrls.w	r3, r3, r8
 8000d1a:	43db      	mvnls	r3, r3
 8000d1c:	f013 0501 	ands.w	r5, r3, #1
 8000d20:	d144      	bne.n	8000dac <HAL_ADC_Start_DMA+0xcc>
      tmp_hal_status = ADC_Enable(hadc);
 8000d22:	4620      	mov	r0, r4
 8000d24:	f7ff ffa4 	bl	8000c70 <ADC_Enable>
      if (tmp_hal_status == HAL_OK)
 8000d28:	2800      	cmp	r0, #0
 8000d2a:	d13b      	bne.n	8000da4 <HAL_ADC_Start_DMA+0xc4>
        ADC_STATE_CLR_SET(hadc->State,
 8000d2c:	6d63      	ldr	r3, [r4, #84]	; 0x54
        if (    (__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8000d2e:	6821      	ldr	r1, [r4, #0]
        ADC_STATE_CLR_SET(hadc->State,
 8000d30:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8000d34:	f023 0301 	bic.w	r3, r3, #1
 8000d38:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000d3c:	6563      	str	r3, [r4, #84]	; 0x54
        if (    (__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8000d3e:	4b23      	ldr	r3, [pc, #140]	; (8000dcc <HAL_ADC_Start_DMA+0xec>)
 8000d40:	4299      	cmp	r1, r3
 8000d42:	d03c      	beq.n	8000dbe <HAL_ADC_Start_DMA+0xde>
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8000d44:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8000d46:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 8000d4a:	6563      	str	r3, [r4, #84]	; 0x54
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) != 0UL)
 8000d4c:	6d63      	ldr	r3, [r4, #84]	; 0x54
        hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8000d4e:	6ce0      	ldr	r0, [r4, #76]	; 0x4c
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) != 0UL)
 8000d50:	f413 5380 	ands.w	r3, r3, #4096	; 0x1000
          CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8000d54:	bf1c      	itt	ne
 8000d56:	6da3      	ldrne	r3, [r4, #88]	; 0x58
 8000d58:	f023 0306 	bicne.w	r3, r3, #6
          ADC_CLEAR_ERRORCODE(hadc); 
 8000d5c:	65a3      	str	r3, [r4, #88]	; 0x58
        hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8000d5e:	4b1c      	ldr	r3, [pc, #112]	; (8000dd0 <HAL_ADC_Start_DMA+0xf0>)
 8000d60:	62c3      	str	r3, [r0, #44]	; 0x2c
        hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8000d62:	4b1c      	ldr	r3, [pc, #112]	; (8000dd4 <HAL_ADC_Start_DMA+0xf4>)
 8000d64:	6303      	str	r3, [r0, #48]	; 0x30
        hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8000d66:	4b1c      	ldr	r3, [pc, #112]	; (8000dd8 <HAL_ADC_Start_DMA+0xf8>)
 8000d68:	6343      	str	r3, [r0, #52]	; 0x34
        __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8000d6a:	231c      	movs	r3, #28
 8000d6c:	600b      	str	r3, [r1, #0]
        __HAL_UNLOCK(hadc);
 8000d6e:	2300      	movs	r3, #0
 8000d70:	f884 3050 	strb.w	r3, [r4, #80]	; 0x50
        __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8000d74:	684b      	ldr	r3, [r1, #4]
 8000d76:	f043 0310 	orr.w	r3, r3, #16
 8000d7a:	604b      	str	r3, [r1, #4]
        SET_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN);
 8000d7c:	68cb      	ldr	r3, [r1, #12]
 8000d7e:	f043 0301 	orr.w	r3, r3, #1
 8000d82:	60cb      	str	r3, [r1, #12]
        tmp_hal_status = HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8000d84:	4632      	mov	r2, r6
 8000d86:	463b      	mov	r3, r7
 8000d88:	3140      	adds	r1, #64	; 0x40
 8000d8a:	f000 f971 	bl	8001070 <HAL_DMA_Start_IT>
        LL_ADC_REG_StartConversion(hadc->Instance);
 8000d8e:	6822      	ldr	r2, [r4, #0]
  MODIFY_REG(ADCx->CR,
 8000d90:	6893      	ldr	r3, [r2, #8]
 8000d92:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8000d96:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8000d9a:	f043 0304 	orr.w	r3, r3, #4
 8000d9e:	6093      	str	r3, [r2, #8]
 8000da0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
        __HAL_UNLOCK(hadc);
 8000da4:	f884 5050 	strb.w	r5, [r4, #80]	; 0x50
 8000da8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      __HAL_UNLOCK(hadc);
 8000dac:	2300      	movs	r3, #0
 8000dae:	f884 3050 	strb.w	r3, [r4, #80]	; 0x50
      tmp_hal_status = HAL_ERROR;
 8000db2:	2001      	movs	r0, #1
 8000db4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    tmp_hal_status = HAL_BUSY;
 8000db8:	2002      	movs	r0, #2
 8000dba:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
             || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8000dbe:	f1b8 0f00 	cmp.w	r8, #0
 8000dc2:	d0bf      	beq.n	8000d44 <HAL_ADC_Start_DMA+0x64>
 8000dc4:	e7c2      	b.n	8000d4c <HAL_ADC_Start_DMA+0x6c>
 8000dc6:	bf00      	nop
 8000dc8:	50040300 	.word	0x50040300
 8000dcc:	50040100 	.word	0x50040100
 8000dd0:	08000829 	.word	0x08000829
 8000dd4:	0800081d 	.word	0x0800081d
 8000dd8:	08000891 	.word	0x08000891

08000ddc <LL_ADC_IsEnabled>:
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8000ddc:	6880      	ldr	r0, [r0, #8]
}
 8000dde:	f000 0001 	and.w	r0, r0, #1
 8000de2:	4770      	bx	lr

08000de4 <LL_ADC_REG_IsConversionOngoing>:
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8000de4:	6880      	ldr	r0, [r0, #8]
}
 8000de6:	f3c0 0080 	ubfx	r0, r0, #2, #1
 8000dea:	4770      	bx	lr

08000dec <HAL_ADCEx_MultiModeConfigChannel>:
  * @param hadc Master ADC handle
  * @param multimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef* hadc, ADC_MultiModeTypeDef* multimode)
{
 8000dec:	b530      	push	{r4, r5, lr}
    assert_param(IS_ADC_DMA_ACCESS_MULTIMODE(multimode->DMAAccessMode));
    assert_param(IS_ADC_SAMPLING_DELAY(multimode->TwoSamplingDelay));
  }
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8000dee:	f890 3050 	ldrb.w	r3, [r0, #80]	; 0x50
 8000df2:	2b01      	cmp	r3, #1
{
 8000df4:	b09b      	sub	sp, #108	; 0x6c
 8000df6:	4602      	mov	r2, r0
  __HAL_LOCK(hadc);
 8000df8:	d066      	beq.n	8000ec8 <HAL_ADCEx_MultiModeConfigChannel+0xdc>
 8000dfa:	2301      	movs	r3, #1
 8000dfc:	f880 3050 	strb.w	r3, [r0, #80]	; 0x50
  
  ADC_MULTI_SLAVE(hadc, &tmphadcSlave);
 8000e00:	4b32      	ldr	r3, [pc, #200]	; (8000ecc <HAL_ADCEx_MultiModeConfigChannel+0xe0>)
 8000e02:	6800      	ldr	r0, [r0, #0]
 8000e04:	4298      	cmp	r0, r3
 8000e06:	bf0c      	ite	eq
 8000e08:	f503 7380 	addeq.w	r3, r3, #256	; 0x100
 8000e0c:	2300      	movne	r3, #0
 8000e0e:	9301      	str	r3, [sp, #4]
  
  if (tmphadcSlave.Instance == NULL)
 8000e10:	9801      	ldr	r0, [sp, #4]
 8000e12:	b940      	cbnz	r0, 8000e26 <HAL_ADCEx_MultiModeConfigChannel+0x3a>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8000e14:	6d53      	ldr	r3, [r2, #84]	; 0x54
    
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8000e16:	f882 0050 	strb.w	r0, [r2, #80]	; 0x50
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8000e1a:	f043 0320 	orr.w	r3, r3, #32
 8000e1e:	6553      	str	r3, [r2, #84]	; 0x54
    
    return HAL_ERROR;
 8000e20:	2001      	movs	r0, #1
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
  
  /* Return function status */
  return tmp_hal_status;
} 
 8000e22:	b01b      	add	sp, #108	; 0x6c
 8000e24:	bd30      	pop	{r4, r5, pc}
  tmphadcSlave_conversion_on_going = LL_ADC_REG_IsConversionOngoing((&tmphadcSlave)->Instance);
 8000e26:	f7ff ffdd 	bl	8000de4 <LL_ADC_REG_IsConversionOngoing>
 8000e2a:	4603      	mov	r3, r0
  if ( (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL) 
 8000e2c:	6810      	ldr	r0, [r2, #0]
 8000e2e:	f7ff ffd9 	bl	8000de4 <LL_ADC_REG_IsConversionOngoing>
 8000e32:	2800      	cmp	r0, #0
 8000e34:	d142      	bne.n	8000ebc <HAL_ADCEx_MultiModeConfigChannel+0xd0>
    && (tmphadcSlave_conversion_on_going == 0UL) )
 8000e36:	2b00      	cmp	r3, #0
 8000e38:	d140      	bne.n	8000ebc <HAL_ADCEx_MultiModeConfigChannel+0xd0>
    if(multimode->Mode != ADC_MODE_INDEPENDENT)
 8000e3a:	680b      	ldr	r3, [r1, #0]
 8000e3c:	4c24      	ldr	r4, [pc, #144]	; (8000ed0 <HAL_ADCEx_MultiModeConfigChannel+0xe4>)
 8000e3e:	b333      	cbz	r3, 8000e8e <HAL_ADCEx_MultiModeConfigChannel+0xa2>
      MODIFY_REG(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG, 
 8000e40:	68a3      	ldr	r3, [r4, #8]
 8000e42:	6848      	ldr	r0, [r1, #4]
 8000e44:	f423 4360 	bic.w	r3, r3, #57344	; 0xe000
 8000e48:	4303      	orrs	r3, r0
 8000e4a:	f892 0030 	ldrb.w	r0, [r2, #48]	; 0x30
 8000e4e:	ea43 3340 	orr.w	r3, r3, r0, lsl #13
 8000e52:	60a3      	str	r3, [r4, #8]
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8000e54:	481d      	ldr	r0, [pc, #116]	; (8000ecc <HAL_ADCEx_MultiModeConfigChannel+0xe0>)
 8000e56:	f7ff ffc1 	bl	8000ddc <LL_ADC_IsEnabled>
 8000e5a:	4603      	mov	r3, r0
 8000e5c:	481d      	ldr	r0, [pc, #116]	; (8000ed4 <HAL_ADCEx_MultiModeConfigChannel+0xe8>)
 8000e5e:	f7ff ffbd 	bl	8000ddc <LL_ADC_IsEnabled>
 8000e62:	4303      	orrs	r3, r0
 8000e64:	481c      	ldr	r0, [pc, #112]	; (8000ed8 <HAL_ADCEx_MultiModeConfigChannel+0xec>)
 8000e66:	f7ff ffb9 	bl	8000ddc <LL_ADC_IsEnabled>
 8000e6a:	4318      	orrs	r0, r3
 8000e6c:	d004      	beq.n	8000e78 <HAL_ADCEx_MultiModeConfigChannel+0x8c>
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8000e6e:	2000      	movs	r0, #0
  __HAL_UNLOCK(hadc);
 8000e70:	2300      	movs	r3, #0
 8000e72:	f882 3050 	strb.w	r3, [r2, #80]	; 0x50
  return tmp_hal_status;
 8000e76:	e7d4      	b.n	8000e22 <HAL_ADCEx_MultiModeConfigChannel+0x36>
          MODIFY_REG(tmpADC_Common->CCR,
 8000e78:	680b      	ldr	r3, [r1, #0]
 8000e7a:	68a5      	ldr	r5, [r4, #8]
 8000e7c:	6889      	ldr	r1, [r1, #8]
 8000e7e:	430b      	orrs	r3, r1
 8000e80:	f425 6171 	bic.w	r1, r5, #3856	; 0xf10
 8000e84:	f021 010f 	bic.w	r1, r1, #15
 8000e88:	430b      	orrs	r3, r1
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 8000e8a:	60a3      	str	r3, [r4, #8]
 8000e8c:	e7f0      	b.n	8000e70 <HAL_ADCEx_MultiModeConfigChannel+0x84>
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG);
 8000e8e:	68a3      	ldr	r3, [r4, #8]
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8000e90:	480e      	ldr	r0, [pc, #56]	; (8000ecc <HAL_ADCEx_MultiModeConfigChannel+0xe0>)
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG);
 8000e92:	f423 4360 	bic.w	r3, r3, #57344	; 0xe000
 8000e96:	60a3      	str	r3, [r4, #8]
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8000e98:	f7ff ffa0 	bl	8000ddc <LL_ADC_IsEnabled>
 8000e9c:	4603      	mov	r3, r0
 8000e9e:	480d      	ldr	r0, [pc, #52]	; (8000ed4 <HAL_ADCEx_MultiModeConfigChannel+0xe8>)
 8000ea0:	f7ff ff9c 	bl	8000ddc <LL_ADC_IsEnabled>
 8000ea4:	4303      	orrs	r3, r0
 8000ea6:	480c      	ldr	r0, [pc, #48]	; (8000ed8 <HAL_ADCEx_MultiModeConfigChannel+0xec>)
 8000ea8:	f7ff ff98 	bl	8000ddc <LL_ADC_IsEnabled>
 8000eac:	4318      	orrs	r0, r3
 8000eae:	d1de      	bne.n	8000e6e <HAL_ADCEx_MultiModeConfigChannel+0x82>
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 8000eb0:	68a3      	ldr	r3, [r4, #8]
 8000eb2:	f423 6371 	bic.w	r3, r3, #3856	; 0xf10
 8000eb6:	f023 030f 	bic.w	r3, r3, #15
 8000eba:	e7e6      	b.n	8000e8a <HAL_ADCEx_MultiModeConfigChannel+0x9e>
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8000ebc:	6d53      	ldr	r3, [r2, #84]	; 0x54
 8000ebe:	f043 0320 	orr.w	r3, r3, #32
 8000ec2:	6553      	str	r3, [r2, #84]	; 0x54
    tmp_hal_status = HAL_ERROR;
 8000ec4:	2001      	movs	r0, #1
 8000ec6:	e7d3      	b.n	8000e70 <HAL_ADCEx_MultiModeConfigChannel+0x84>
  __HAL_LOCK(hadc);
 8000ec8:	2002      	movs	r0, #2
 8000eca:	e7aa      	b.n	8000e22 <HAL_ADCEx_MultiModeConfigChannel+0x36>
 8000ecc:	50040000 	.word	0x50040000
 8000ed0:	50040300 	.word	0x50040300
 8000ed4:	50040100 	.word	0x50040100
 8000ed8:	50040200 	.word	0x50040200

08000edc <HAL_NVIC_SetPriorityGrouping>:
__STATIC_INLINE void NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000edc:	4a07      	ldr	r2, [pc, #28]	; (8000efc <HAL_NVIC_SetPriorityGrouping+0x20>)
 8000ede:	68d3      	ldr	r3, [r2, #12]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000ee0:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8000ee4:	041b      	lsls	r3, r3, #16
 8000ee6:	0c1b      	lsrs	r3, r3, #16
 8000ee8:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << 8U)                      );              /* Insert write key and priorty group */
 8000eec:	0200      	lsls	r0, r0, #8
 8000eee:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000ef2:	f400 60e0 	and.w	r0, r0, #1792	; 0x700
  reg_value  =  (reg_value                                   |
 8000ef6:	4303      	orrs	r3, r0
  SCB->AIRCR =  reg_value;
 8000ef8:	60d3      	str	r3, [r2, #12]
 8000efa:	4770      	bx	lr
 8000efc:	e000ed00 	.word	0xe000ed00

08000f00 <HAL_NVIC_SetPriority>:
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t NVIC_GetPriorityGrouping(void)
{
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000f00:	4b17      	ldr	r3, [pc, #92]	; (8000f60 <HAL_NVIC_SetPriority+0x60>)
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000f02:	b530      	push	{r4, r5, lr}
 8000f04:	68dc      	ldr	r4, [r3, #12]
 8000f06:	f3c4 2402 	ubfx	r4, r4, #8, #3
{
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000f0a:	f1c4 0307 	rsb	r3, r4, #7
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000f0e:	1d25      	adds	r5, r4, #4
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000f10:	2b04      	cmp	r3, #4
 8000f12:	bf28      	it	cs
 8000f14:	2304      	movcs	r3, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000f16:	2d06      	cmp	r5, #6

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000f18:	f04f 0501 	mov.w	r5, #1
 8000f1c:	fa05 f303 	lsl.w	r3, r5, r3
 8000f20:	f103 33ff 	add.w	r3, r3, #4294967295
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000f24:	bf8c      	ite	hi
 8000f26:	3c03      	subhi	r4, #3
 8000f28:	2400      	movls	r4, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000f2a:	4019      	ands	r1, r3
 8000f2c:	40a1      	lsls	r1, r4
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000f2e:	fa05 f404 	lsl.w	r4, r5, r4
 8000f32:	3c01      	subs	r4, #1
 8000f34:	4022      	ands	r2, r4
  if ((int32_t)(IRQn) < 0)
 8000f36:	2800      	cmp	r0, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000f38:	ea42 0201 	orr.w	r2, r2, r1
 8000f3c:	ea4f 1202 	mov.w	r2, r2, lsl #4
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000f40:	bfaf      	iteee	ge
 8000f42:	f100 4060 	addge.w	r0, r0, #3758096384	; 0xe0000000
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000f46:	f000 000f 	andlt.w	r0, r0, #15
 8000f4a:	4b06      	ldrlt	r3, [pc, #24]	; (8000f64 <HAL_NVIC_SetPriority+0x64>)
 8000f4c:	b2d2      	uxtblt	r2, r2
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000f4e:	bfa5      	ittet	ge
 8000f50:	f500 4061 	addge.w	r0, r0, #57600	; 0xe100
 8000f54:	b2d2      	uxtbge	r2, r2
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000f56:	541a      	strblt	r2, [r3, r0]
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000f58:	f880 2300 	strbge.w	r2, [r0, #768]	; 0x300
 8000f5c:	bd30      	pop	{r4, r5, pc}
 8000f5e:	bf00      	nop
 8000f60:	e000ed00 	.word	0xe000ed00
 8000f64:	e000ed14 	.word	0xe000ed14

08000f68 <HAL_NVIC_EnableIRQ>:
  NVIC->ISER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
 8000f68:	0942      	lsrs	r2, r0, #5
 8000f6a:	2301      	movs	r3, #1
 8000f6c:	f000 001f 	and.w	r0, r0, #31
 8000f70:	fa03 f000 	lsl.w	r0, r3, r0
 8000f74:	4b01      	ldr	r3, [pc, #4]	; (8000f7c <HAL_NVIC_EnableIRQ+0x14>)
 8000f76:	f843 0022 	str.w	r0, [r3, r2, lsl #2]
 8000f7a:	4770      	bx	lr
 8000f7c:	e000e100 	.word	0xe000e100

08000f80 <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000f80:	3801      	subs	r0, #1
 8000f82:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 8000f86:	d20a      	bcs.n	8000f9e <HAL_SYSTICK_Config+0x1e>
  {
    return (1UL);                                                   /* Reload value impossible */
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000f88:	4b06      	ldr	r3, [pc, #24]	; (8000fa4 <HAL_SYSTICK_Config+0x24>)
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000f8a:	4a07      	ldr	r2, [pc, #28]	; (8000fa8 <HAL_SYSTICK_Config+0x28>)
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000f8c:	6058      	str	r0, [r3, #4]
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000f8e:	21f0      	movs	r1, #240	; 0xf0
 8000f90:	f882 1023 	strb.w	r1, [r2, #35]	; 0x23
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000f94:	2000      	movs	r0, #0
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000f96:	2207      	movs	r2, #7
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000f98:	6098      	str	r0, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000f9a:	601a      	str	r2, [r3, #0]
 8000f9c:	4770      	bx	lr
    return (1UL);                                                   /* Reload value impossible */
 8000f9e:	2001      	movs	r0, #1
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
   return SysTick_Config(TicksNumb);
}
 8000fa0:	4770      	bx	lr
 8000fa2:	bf00      	nop
 8000fa4:	e000e010 	.word	0xe000e010
 8000fa8:	e000ed00 	.word	0xe000ed00

08000fac <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8000fac:	b530      	push	{r4, r5, lr}
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 8000fae:	2800      	cmp	r0, #0
 8000fb0:	d04e      	beq.n	8001050 <HAL_DMA_Init+0xa4>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 8000fb2:	6801      	ldr	r1, [r0, #0]
 8000fb4:	4b27      	ldr	r3, [pc, #156]	; (8001054 <HAL_DMA_Init+0xa8>)
 8000fb6:	4299      	cmp	r1, r3
 8000fb8:	f04f 0414 	mov.w	r4, #20
 8000fbc:	d840      	bhi.n	8001040 <HAL_DMA_Init+0x94>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 8000fbe:	4a26      	ldr	r2, [pc, #152]	; (8001058 <HAL_DMA_Init+0xac>)
 8000fc0:	440a      	add	r2, r1
 8000fc2:	fbb2 f2f4 	udiv	r2, r2, r4
 8000fc6:	0092      	lsls	r2, r2, #2
 8000fc8:	6442      	str	r2, [r0, #68]	; 0x44
    hdma->DmaBaseAddress = DMA1;
 8000fca:	f2a3 4307 	subw	r3, r3, #1031	; 0x407
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
    hdma->DmaBaseAddress = DMA2;
 8000fce:	6403      	str	r3, [r0, #64]	; 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8000fd0:	2302      	movs	r3, #2
 8000fd2:	f880 3025 	strb.w	r3, [r0, #37]	; 0x25
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8000fd6:	6884      	ldr	r4, [r0, #8]
 8000fd8:	68c3      	ldr	r3, [r0, #12]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8000fda:	6905      	ldr	r5, [r0, #16]
  tmp = hdma->Instance->CCR;
 8000fdc:	680a      	ldr	r2, [r1, #0]
  tmp |=  hdma->Init.Direction        |
 8000fde:	4323      	orrs	r3, r4
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8000fe0:	432b      	orrs	r3, r5
 8000fe2:	6945      	ldr	r5, [r0, #20]
 8000fe4:	432b      	orrs	r3, r5
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8000fe6:	6985      	ldr	r5, [r0, #24]
 8000fe8:	432b      	orrs	r3, r5
 8000fea:	69c5      	ldr	r5, [r0, #28]
 8000fec:	432b      	orrs	r3, r5
          hdma->Init.Mode                | hdma->Init.Priority;
 8000fee:	6a05      	ldr	r5, [r0, #32]
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 8000ff0:	f422 42ff 	bic.w	r2, r2, #32640	; 0x7f80
 8000ff4:	f022 0270 	bic.w	r2, r2, #112	; 0x70
          hdma->Init.Mode                | hdma->Init.Priority;
 8000ff8:	432b      	orrs	r3, r5
  tmp |=  hdma->Init.Direction        |
 8000ffa:	4313      	orrs	r3, r2
#endif /* DMAMUX1 */

#if !defined (DMAMUX1)

  /* Set request selection */
  if(hdma->Init.Direction != DMA_MEMORY_TO_MEMORY)
 8000ffc:	f5b4 4f80 	cmp.w	r4, #16384	; 0x4000
  hdma->Instance->CCR = tmp;
 8001000:	600b      	str	r3, [r1, #0]
  if(hdma->Init.Direction != DMA_MEMORY_TO_MEMORY)
 8001002:	d014      	beq.n	800102e <HAL_DMA_Init+0x82>
  {
    /* Write to DMA channel selection register */
    if (DMA1 == hdma->DmaBaseAddress)
 8001004:	6c02      	ldr	r2, [r0, #64]	; 0x40
 8001006:	4b15      	ldr	r3, [pc, #84]	; (800105c <HAL_DMA_Init+0xb0>)
 8001008:	429a      	cmp	r2, r3
    {
      /* Reset request selection for DMA1 Channelx */
      DMA1_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 800100a:	bf0c      	ite	eq
 800100c:	4914      	ldreq	r1, [pc, #80]	; (8001060 <HAL_DMA_Init+0xb4>)
      DMA1_CSELR->CSELR |= (uint32_t) (hdma->Init.Request << (hdma->ChannelIndex & 0x1cU));
    }
    else /* DMA2 */
    {
      /* Reset request selection for DMA2 Channelx */
      DMA2_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 800100e:	4915      	ldrne	r1, [pc, #84]	; (8001064 <HAL_DMA_Init+0xb8>)
 8001010:	6c43      	ldr	r3, [r0, #68]	; 0x44
 8001012:	680a      	ldr	r2, [r1, #0]
 8001014:	f003 031c 	and.w	r3, r3, #28
 8001018:	240f      	movs	r4, #15
 800101a:	409c      	lsls	r4, r3
 800101c:	ea22 0204 	bic.w	r2, r2, r4
 8001020:	600a      	str	r2, [r1, #0]

      /* Configure request selection for DMA2 Channelx */
      DMA2_CSELR->CSELR |= (uint32_t) (hdma->Init.Request << (hdma->ChannelIndex & 0x1cU));
 8001022:	6842      	ldr	r2, [r0, #4]
 8001024:	680c      	ldr	r4, [r1, #0]
 8001026:	fa02 f303 	lsl.w	r3, r2, r3
 800102a:	4323      	orrs	r3, r4
 800102c:	600b      	str	r3, [r1, #0]
#endif /* STM32L431xx || STM32L432xx || STM32L433xx || STM32L442xx || STM32L443xx */
       /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L442xx || STM32L486xx */
       /* STM32L496xx || STM32L4A6xx                                              */

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800102e:	2300      	movs	r3, #0

  /* Initialize the DMA state*/
  hdma->State  = HAL_DMA_STATE_READY;
 8001030:	2201      	movs	r2, #1
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001032:	63c3      	str	r3, [r0, #60]	; 0x3c

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8001034:	f880 3024 	strb.w	r3, [r0, #36]	; 0x24
  hdma->State  = HAL_DMA_STATE_READY;
 8001038:	f880 2025 	strb.w	r2, [r0, #37]	; 0x25

  return HAL_OK;
 800103c:	4618      	mov	r0, r3
 800103e:	bd30      	pop	{r4, r5, pc}
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
 8001040:	4b09      	ldr	r3, [pc, #36]	; (8001068 <HAL_DMA_Init+0xbc>)
 8001042:	440b      	add	r3, r1
 8001044:	fbb3 f3f4 	udiv	r3, r3, r4
 8001048:	009b      	lsls	r3, r3, #2
 800104a:	6443      	str	r3, [r0, #68]	; 0x44
    hdma->DmaBaseAddress = DMA2;
 800104c:	4b07      	ldr	r3, [pc, #28]	; (800106c <HAL_DMA_Init+0xc0>)
 800104e:	e7be      	b.n	8000fce <HAL_DMA_Init+0x22>
    return HAL_ERROR;
 8001050:	2001      	movs	r0, #1
}
 8001052:	bd30      	pop	{r4, r5, pc}
 8001054:	40020407 	.word	0x40020407
 8001058:	bffdfff8 	.word	0xbffdfff8
 800105c:	40020000 	.word	0x40020000
 8001060:	400200a8 	.word	0x400200a8
 8001064:	400204a8 	.word	0x400204a8
 8001068:	bffdfbf8 	.word	0xbffdfbf8
 800106c:	40020400 	.word	0x40020400

08001070 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8001070:	b5f0      	push	{r4, r5, r6, r7, lr}

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8001072:	f890 4024 	ldrb.w	r4, [r0, #36]	; 0x24
 8001076:	2c01      	cmp	r4, #1
 8001078:	d038      	beq.n	80010ec <HAL_DMA_Start_IT+0x7c>

  if(HAL_DMA_STATE_READY == hdma->State)
 800107a:	f890 5025 	ldrb.w	r5, [r0, #37]	; 0x25
  __HAL_LOCK(hdma);
 800107e:	2401      	movs	r4, #1
  if(HAL_DMA_STATE_READY == hdma->State)
 8001080:	b2ed      	uxtb	r5, r5
 8001082:	42a5      	cmp	r5, r4
  __HAL_LOCK(hdma);
 8001084:	f880 4024 	strb.w	r4, [r0, #36]	; 0x24
 8001088:	f04f 0600 	mov.w	r6, #0
 800108c:	f04f 0402 	mov.w	r4, #2
  if(HAL_DMA_STATE_READY == hdma->State)
 8001090:	d12a      	bne.n	80010e8 <HAL_DMA_Start_IT+0x78>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8001092:	f880 4025 	strb.w	r4, [r0, #37]	; 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8001096:	6804      	ldr	r4, [r0, #0]
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001098:	63c6      	str	r6, [r0, #60]	; 0x3c
    __HAL_DMA_DISABLE(hdma);
 800109a:	6826      	ldr	r6, [r4, #0]
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
  }
#endif

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1cU));
 800109c:	6c07      	ldr	r7, [r0, #64]	; 0x40
    __HAL_DMA_DISABLE(hdma);
 800109e:	f026 0601 	bic.w	r6, r6, #1
 80010a2:	6026      	str	r6, [r4, #0]
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1cU));
 80010a4:	6c46      	ldr	r6, [r0, #68]	; 0x44
 80010a6:	f006 061c 	and.w	r6, r6, #28
 80010aa:	40b5      	lsls	r5, r6
 80010ac:	607d      	str	r5, [r7, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 80010ae:	6063      	str	r3, [r4, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80010b0:	6883      	ldr	r3, [r0, #8]
 80010b2:	6805      	ldr	r5, [r0, #0]
 80010b4:	2b10      	cmp	r3, #16
    if(NULL != hdma->XferHalfCpltCallback )
 80010b6:	6b03      	ldr	r3, [r0, #48]	; 0x30
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 80010b8:	bf0b      	itete	eq
 80010ba:	60a2      	streq	r2, [r4, #8]
  }
  /* Peripheral to Memory */
  else
  {
    /* Configure DMA Channel source address */
    hdma->Instance->CPAR = SrcAddress;
 80010bc:	60a1      	strne	r1, [r4, #8]
    hdma->Instance->CMAR = SrcAddress;
 80010be:	60e1      	streq	r1, [r4, #12]

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
 80010c0:	60e2      	strne	r2, [r4, #12]
    if(NULL != hdma->XferHalfCpltCallback )
 80010c2:	b14b      	cbz	r3, 80010d8 <HAL_DMA_Start_IT+0x68>
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80010c4:	6823      	ldr	r3, [r4, #0]
 80010c6:	f043 030e 	orr.w	r3, r3, #14
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 80010ca:	6023      	str	r3, [r4, #0]
    __HAL_DMA_ENABLE(hdma);
 80010cc:	682b      	ldr	r3, [r5, #0]
 80010ce:	f043 0301 	orr.w	r3, r3, #1
 80010d2:	602b      	str	r3, [r5, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80010d4:	2000      	movs	r0, #0
 80010d6:	bdf0      	pop	{r4, r5, r6, r7, pc}
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80010d8:	6823      	ldr	r3, [r4, #0]
 80010da:	f023 0304 	bic.w	r3, r3, #4
 80010de:	6023      	str	r3, [r4, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 80010e0:	6823      	ldr	r3, [r4, #0]
 80010e2:	f043 030a 	orr.w	r3, r3, #10
 80010e6:	e7f0      	b.n	80010ca <HAL_DMA_Start_IT+0x5a>
    __HAL_UNLOCK(hdma);
 80010e8:	f880 6024 	strb.w	r6, [r0, #36]	; 0x24
  __HAL_LOCK(hdma);
 80010ec:	2002      	movs	r0, #2
}
 80010ee:	bdf0      	pop	{r4, r5, r6, r7, pc}

080010f0 <HAL_DMA_IRQHandler>:
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 80010f0:	6c01      	ldr	r1, [r0, #64]	; 0x40
  if ((0U != (flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1cU)))) && (0U != (source_it & DMA_IT_HT)))
 80010f2:	6c42      	ldr	r2, [r0, #68]	; 0x44
  uint32_t source_it = hdma->Instance->CCR;
 80010f4:	6803      	ldr	r3, [r0, #0]
{
 80010f6:	b470      	push	{r4, r5, r6}
  if ((0U != (flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1cU)))) && (0U != (source_it & DMA_IT_HT)))
 80010f8:	f002 021c 	and.w	r2, r2, #28
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 80010fc:	680e      	ldr	r6, [r1, #0]
  uint32_t source_it = hdma->Instance->CCR;
 80010fe:	681d      	ldr	r5, [r3, #0]
  if ((0U != (flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1cU)))) && (0U != (source_it & DMA_IT_HT)))
 8001100:	2404      	movs	r4, #4
 8001102:	4094      	lsls	r4, r2
 8001104:	4226      	tst	r6, r4
 8001106:	d00e      	beq.n	8001126 <HAL_DMA_IRQHandler+0x36>
 8001108:	f015 0f04 	tst.w	r5, #4
 800110c:	d00b      	beq.n	8001126 <HAL_DMA_IRQHandler+0x36>
      if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800110e:	681a      	ldr	r2, [r3, #0]
 8001110:	0692      	lsls	r2, r2, #26
        __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8001112:	bf5e      	ittt	pl
 8001114:	681a      	ldrpl	r2, [r3, #0]
 8001116:	f022 0204 	bicpl.w	r2, r2, #4
 800111a:	601a      	strpl	r2, [r3, #0]
     if(hdma->XferHalfCpltCallback != NULL)
 800111c:	6b03      	ldr	r3, [r0, #48]	; 0x30
      hdma->DmaBaseAddress->IFCR = DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1cU);
 800111e:	604c      	str	r4, [r1, #4]
    if (hdma->XferErrorCallback != NULL)
 8001120:	b373      	cbz	r3, 8001180 <HAL_DMA_IRQHandler+0x90>
}
 8001122:	bc70      	pop	{r4, r5, r6}
      hdma->XferErrorCallback(hdma);
 8001124:	4718      	bx	r3
  else if ((0U != (flag_it & (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1cU)))) && (0U != (source_it & DMA_IT_TC)))
 8001126:	2402      	movs	r4, #2
 8001128:	4094      	lsls	r4, r2
 800112a:	4226      	tst	r6, r4
 800112c:	d012      	beq.n	8001154 <HAL_DMA_IRQHandler+0x64>
 800112e:	f015 0f02 	tst.w	r5, #2
 8001132:	d00f      	beq.n	8001154 <HAL_DMA_IRQHandler+0x64>
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8001134:	681a      	ldr	r2, [r3, #0]
 8001136:	0695      	lsls	r5, r2, #26
 8001138:	d406      	bmi.n	8001148 <HAL_DMA_IRQHandler+0x58>
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 800113a:	681a      	ldr	r2, [r3, #0]
 800113c:	f022 020a 	bic.w	r2, r2, #10
 8001140:	601a      	str	r2, [r3, #0]
      hdma->State = HAL_DMA_STATE_READY;
 8001142:	2301      	movs	r3, #1
 8001144:	f880 3025 	strb.w	r3, [r0, #37]	; 0x25
    __HAL_UNLOCK(hdma);
 8001148:	2300      	movs	r3, #0
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1cU));
 800114a:	604c      	str	r4, [r1, #4]
    __HAL_UNLOCK(hdma);
 800114c:	f880 3024 	strb.w	r3, [r0, #36]	; 0x24
    if(hdma->XferCpltCallback != NULL)
 8001150:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
 8001152:	e7e5      	b.n	8001120 <HAL_DMA_IRQHandler+0x30>
  else if ((0U != (flag_it & (DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1cU)))) && (0U != (source_it & DMA_IT_TE)))
 8001154:	2408      	movs	r4, #8
 8001156:	4094      	lsls	r4, r2
 8001158:	4234      	tst	r4, r6
 800115a:	d011      	beq.n	8001180 <HAL_DMA_IRQHandler+0x90>
 800115c:	072c      	lsls	r4, r5, #28
 800115e:	d50f      	bpl.n	8001180 <HAL_DMA_IRQHandler+0x90>
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001160:	681c      	ldr	r4, [r3, #0]
 8001162:	f024 040e 	bic.w	r4, r4, #14
 8001166:	601c      	str	r4, [r3, #0]
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1cU));
 8001168:	2301      	movs	r3, #1
 800116a:	fa03 f202 	lsl.w	r2, r3, r2
 800116e:	604a      	str	r2, [r1, #4]
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8001170:	63c3      	str	r3, [r0, #60]	; 0x3c
    hdma->State = HAL_DMA_STATE_READY;
 8001172:	f880 3025 	strb.w	r3, [r0, #37]	; 0x25
    __HAL_UNLOCK(hdma);
 8001176:	2300      	movs	r3, #0
 8001178:	f880 3024 	strb.w	r3, [r0, #36]	; 0x24
    if (hdma->XferErrorCallback != NULL)
 800117c:	6b43      	ldr	r3, [r0, #52]	; 0x34
 800117e:	e7cf      	b.n	8001120 <HAL_DMA_IRQHandler+0x30>
}
 8001180:	bc70      	pop	{r4, r5, r6}
 8001182:	4770      	bx	lr

08001184 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001184:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8001188:	b085      	sub	sp, #20
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800118a:	680b      	ldr	r3, [r1, #0]
      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800118c:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 8001338 <HAL_GPIO_Init+0x1b4>
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
        SYSCFG->EXTICR[position >> 2u] = temp;

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 8001190:	4c67      	ldr	r4, [pc, #412]	; (8001330 <HAL_GPIO_Init+0x1ac>)
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001192:	9301      	str	r3, [sp, #4]
  uint32_t position = 0x00u;
 8001194:	2300      	movs	r3, #0
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001196:	9a01      	ldr	r2, [sp, #4]
 8001198:	40da      	lsrs	r2, r3
 800119a:	d102      	bne.n	80011a2 <HAL_GPIO_Init+0x1e>
      }
    }

    position++;
  }
}
 800119c:	b005      	add	sp, #20
 800119e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 80011a2:	2601      	movs	r6, #1
    if (iocurrent != 0x00u)
 80011a4:	9a01      	ldr	r2, [sp, #4]
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 80011a6:	409e      	lsls	r6, r3
    if (iocurrent != 0x00u)
 80011a8:	ea12 0e06 	ands.w	lr, r2, r6
 80011ac:	f000 80b1 	beq.w	8001312 <HAL_GPIO_Init+0x18e>
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80011b0:	684a      	ldr	r2, [r1, #4]
 80011b2:	f022 0710 	bic.w	r7, r2, #16
 80011b6:	2f02      	cmp	r7, #2
 80011b8:	d116      	bne.n	80011e8 <HAL_GPIO_Init+0x64>
        temp = GPIOx->AFR[position >> 3u];
 80011ba:	ea4f 09d3 	mov.w	r9, r3, lsr #3
 80011be:	eb00 0989 	add.w	r9, r0, r9, lsl #2
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 80011c2:	f003 0a07 	and.w	sl, r3, #7
        temp = GPIOx->AFR[position >> 3u];
 80011c6:	f8d9 5020 	ldr.w	r5, [r9, #32]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 80011ca:	ea4f 0a8a 	mov.w	sl, sl, lsl #2
 80011ce:	f04f 0c0f 	mov.w	ip, #15
 80011d2:	fa0c fc0a 	lsl.w	ip, ip, sl
 80011d6:	ea25 0c0c 	bic.w	ip, r5, ip
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 80011da:	690d      	ldr	r5, [r1, #16]
 80011dc:	fa05 f50a 	lsl.w	r5, r5, sl
 80011e0:	ea45 050c 	orr.w	r5, r5, ip
        GPIOx->AFR[position >> 3u] = temp;
 80011e4:	f8c9 5020 	str.w	r5, [r9, #32]
 80011e8:	ea4f 0c43 	mov.w	ip, r3, lsl #1
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 80011ec:	2503      	movs	r5, #3
      temp = GPIOx->MODER;
 80011ee:	f8d0 b000 	ldr.w	fp, [r0]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 80011f2:	fa05 f50c 	lsl.w	r5, r5, ip
 80011f6:	43ed      	mvns	r5, r5
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 80011f8:	f002 0a03 	and.w	sl, r2, #3
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 80011fc:	ea0b 0b05 	and.w	fp, fp, r5
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8001200:	fa0a f90c 	lsl.w	r9, sl, ip
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8001204:	3f01      	subs	r7, #1
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8001206:	ea49 090b 	orr.w	r9, r9, fp
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 800120a:	2f01      	cmp	r7, #1
      GPIOx->MODER = temp;
 800120c:	f8c0 9000 	str.w	r9, [r0]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8001210:	d811      	bhi.n	8001236 <HAL_GPIO_Init+0xb2>
        temp = GPIOx->OSPEEDR;
 8001212:	6887      	ldr	r7, [r0, #8]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8001214:	ea05 0907 	and.w	r9, r5, r7
        temp |= (GPIO_Init->Speed << (position * 2u));
 8001218:	68cf      	ldr	r7, [r1, #12]
 800121a:	fa07 f70c 	lsl.w	r7, r7, ip
 800121e:	ea47 0709 	orr.w	r7, r7, r9
        GPIOx->OSPEEDR = temp;
 8001222:	6087      	str	r7, [r0, #8]
        temp = GPIOx->OTYPER;
 8001224:	6847      	ldr	r7, [r0, #4]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8001226:	ea27 0906 	bic.w	r9, r7, r6
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4u) << position);
 800122a:	f3c2 1700 	ubfx	r7, r2, #4, #1
 800122e:	409f      	lsls	r7, r3
 8001230:	ea47 0709 	orr.w	r7, r7, r9
        GPIOx->OTYPER = temp;
 8001234:	6047      	str	r7, [r0, #4]
      if((GPIO_Init->Mode & GPIO_MODE_ANALOG) == GPIO_MODE_ANALOG)
 8001236:	f1ba 0f03 	cmp.w	sl, #3
 800123a:	d107      	bne.n	800124c <HAL_GPIO_Init+0xc8>
        temp = GPIOx->ASCR;
 800123c:	6ac7      	ldr	r7, [r0, #44]	; 0x2c
        temp &= ~(GPIO_ASCR_ASC0 << position) ;
 800123e:	ea27 0606 	bic.w	r6, r7, r6
        temp |= (((GPIO_Init->Mode & ANALOG_MODE) >> 3) << position);
 8001242:	f3c2 07c0 	ubfx	r7, r2, #3, #1
 8001246:	409f      	lsls	r7, r3
 8001248:	433e      	orrs	r6, r7
        GPIOx->ASCR = temp;
 800124a:	62c6      	str	r6, [r0, #44]	; 0x2c
      temp = GPIOx->PUPDR;
 800124c:	68c6      	ldr	r6, [r0, #12]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 800124e:	4035      	ands	r5, r6
      temp |= ((GPIO_Init->Pull) << (position * 2u));
 8001250:	688e      	ldr	r6, [r1, #8]
 8001252:	fa06 f60c 	lsl.w	r6, r6, ip
 8001256:	4335      	orrs	r5, r6
      GPIOx->PUPDR = temp;
 8001258:	60c5      	str	r5, [r0, #12]
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 800125a:	00d5      	lsls	r5, r2, #3
 800125c:	d559      	bpl.n	8001312 <HAL_GPIO_Init+0x18e>
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800125e:	f8d8 5060 	ldr.w	r5, [r8, #96]	; 0x60
 8001262:	f045 0501 	orr.w	r5, r5, #1
 8001266:	f8c8 5060 	str.w	r5, [r8, #96]	; 0x60
 800126a:	f8d8 5060 	ldr.w	r5, [r8, #96]	; 0x60
 800126e:	f023 0603 	bic.w	r6, r3, #3
 8001272:	f106 4680 	add.w	r6, r6, #1073741824	; 0x40000000
 8001276:	f005 0501 	and.w	r5, r5, #1
 800127a:	f506 3680 	add.w	r6, r6, #65536	; 0x10000
 800127e:	9503      	str	r5, [sp, #12]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8001280:	f003 0c03 	and.w	ip, r3, #3
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001284:	9d03      	ldr	r5, [sp, #12]
        temp = SYSCFG->EXTICR[position >> 2u];
 8001286:	68b5      	ldr	r5, [r6, #8]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8001288:	ea4f 0c8c 	mov.w	ip, ip, lsl #2
 800128c:	270f      	movs	r7, #15
 800128e:	fa07 f70c 	lsl.w	r7, r7, ip
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8001292:	f1b0 4f90 	cmp.w	r0, #1207959552	; 0x48000000
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8001296:	ea25 0707 	bic.w	r7, r5, r7
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 800129a:	d03c      	beq.n	8001316 <HAL_GPIO_Init+0x192>
 800129c:	4d25      	ldr	r5, [pc, #148]	; (8001334 <HAL_GPIO_Init+0x1b0>)
 800129e:	42a8      	cmp	r0, r5
 80012a0:	d03b      	beq.n	800131a <HAL_GPIO_Init+0x196>
 80012a2:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 80012a6:	42a8      	cmp	r0, r5
 80012a8:	d039      	beq.n	800131e <HAL_GPIO_Init+0x19a>
 80012aa:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 80012ae:	42a8      	cmp	r0, r5
 80012b0:	d037      	beq.n	8001322 <HAL_GPIO_Init+0x19e>
 80012b2:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 80012b6:	42a8      	cmp	r0, r5
 80012b8:	d035      	beq.n	8001326 <HAL_GPIO_Init+0x1a2>
 80012ba:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 80012be:	42a8      	cmp	r0, r5
 80012c0:	d033      	beq.n	800132a <HAL_GPIO_Init+0x1a6>
 80012c2:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 80012c6:	42a8      	cmp	r0, r5
 80012c8:	bf14      	ite	ne
 80012ca:	2507      	movne	r5, #7
 80012cc:	2506      	moveq	r5, #6
 80012ce:	fa05 f50c 	lsl.w	r5, r5, ip
 80012d2:	433d      	orrs	r5, r7
        SYSCFG->EXTICR[position >> 2u] = temp;
 80012d4:	60b5      	str	r5, [r6, #8]
        temp = EXTI->IMR1;
 80012d6:	6825      	ldr	r5, [r4, #0]
        temp &= ~(iocurrent);
 80012d8:	ea6f 060e 	mvn.w	r6, lr
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80012dc:	03d7      	lsls	r7, r2, #15
        temp &= ~(iocurrent);
 80012de:	bf54      	ite	pl
 80012e0:	4035      	andpl	r5, r6
          temp |= iocurrent;
 80012e2:	ea4e 0505 	orrmi.w	r5, lr, r5
        EXTI->IMR1 = temp;
 80012e6:	6025      	str	r5, [r4, #0]
        temp = EXTI->EMR1;
 80012e8:	6865      	ldr	r5, [r4, #4]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80012ea:	0397      	lsls	r7, r2, #14
        temp &= ~(iocurrent);
 80012ec:	bf54      	ite	pl
 80012ee:	4035      	andpl	r5, r6
          temp |= iocurrent;
 80012f0:	ea4e 0505 	orrmi.w	r5, lr, r5
        EXTI->EMR1 = temp;
 80012f4:	6065      	str	r5, [r4, #4]
        temp = EXTI->RTSR1;
 80012f6:	68a5      	ldr	r5, [r4, #8]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80012f8:	02d7      	lsls	r7, r2, #11
        temp &= ~(iocurrent);
 80012fa:	bf54      	ite	pl
 80012fc:	4035      	andpl	r5, r6
          temp |= iocurrent;
 80012fe:	ea4e 0505 	orrmi.w	r5, lr, r5
        EXTI->RTSR1 = temp;
 8001302:	60a5      	str	r5, [r4, #8]
        temp = EXTI->FTSR1;
 8001304:	68e5      	ldr	r5, [r4, #12]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8001306:	0292      	lsls	r2, r2, #10
        temp &= ~(iocurrent);
 8001308:	bf54      	ite	pl
 800130a:	4035      	andpl	r5, r6
          temp |= iocurrent;
 800130c:	ea4e 0505 	orrmi.w	r5, lr, r5
        EXTI->FTSR1 = temp;
 8001310:	60e5      	str	r5, [r4, #12]
    position++;
 8001312:	3301      	adds	r3, #1
 8001314:	e73f      	b.n	8001196 <HAL_GPIO_Init+0x12>
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8001316:	2500      	movs	r5, #0
 8001318:	e7d9      	b.n	80012ce <HAL_GPIO_Init+0x14a>
 800131a:	2501      	movs	r5, #1
 800131c:	e7d7      	b.n	80012ce <HAL_GPIO_Init+0x14a>
 800131e:	2502      	movs	r5, #2
 8001320:	e7d5      	b.n	80012ce <HAL_GPIO_Init+0x14a>
 8001322:	2503      	movs	r5, #3
 8001324:	e7d3      	b.n	80012ce <HAL_GPIO_Init+0x14a>
 8001326:	2504      	movs	r5, #4
 8001328:	e7d1      	b.n	80012ce <HAL_GPIO_Init+0x14a>
 800132a:	2505      	movs	r5, #5
 800132c:	e7cf      	b.n	80012ce <HAL_GPIO_Init+0x14a>
 800132e:	bf00      	nop
 8001330:	40010400 	.word	0x40010400
 8001334:	48000400 	.word	0x48000400
 8001338:	40021000 	.word	0x40021000

0800133c <HAL_GPIO_DeInit>:
  * @param  GPIO_Pin: specifies the port bit to be written.
  *         This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 800133c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
      {
        tmp = 0x0FuL << (4u * (position & 0x03u));
        SYSCFG->EXTICR[position >> 2u] &= ~tmp;

        /* Clear EXTI line configuration */
        EXTI->IMR1 &= ~(iocurrent);
 8001340:	4c47      	ldr	r4, [pc, #284]	; (8001460 <HAL_GPIO_DeInit+0x124>)
      if (tmp == (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u))))
 8001342:	f8df a124 	ldr.w	sl, [pc, #292]	; 8001468 <HAL_GPIO_DeInit+0x12c>
 8001346:	f8df b124 	ldr.w	fp, [pc, #292]	; 800146c <HAL_GPIO_DeInit+0x130>
  uint32_t position = 0x00u;
 800134a:	2300      	movs	r3, #0
    iocurrent = (GPIO_Pin) & (1uL << position);
 800134c:	f04f 0801 	mov.w	r8, #1
      GPIOx->MODER |= (GPIO_MODER_MODE0 << (position * 2u));
 8001350:	f04f 0903 	mov.w	r9, #3
  while ((GPIO_Pin >> position) != 0x00u)
 8001354:	fa31 f203 	lsrs.w	r2, r1, r3
 8001358:	d102      	bne.n	8001360 <HAL_GPIO_DeInit+0x24>
      }
    }

    position++;
  }
}
 800135a:	b003      	add	sp, #12
 800135c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    iocurrent = (GPIO_Pin) & (1uL << position);
 8001360:	fa08 f603 	lsl.w	r6, r8, r3
    if (iocurrent != 0x00u)
 8001364:	ea11 0206 	ands.w	r2, r1, r6
 8001368:	9201      	str	r2, [sp, #4]
 800136a:	d06a      	beq.n	8001442 <HAL_GPIO_DeInit+0x106>
      GPIOx->MODER |= (GPIO_MODER_MODE0 << (position * 2u));
 800136c:	6807      	ldr	r7, [r0, #0]
 800136e:	005a      	lsls	r2, r3, #1
 8001370:	fa09 f202 	lsl.w	r2, r9, r2
      GPIOx->AFR[position >> 3u] &= ~(0xFu << ((position & 0x07u) * 4u)) ;
 8001374:	ea4f 0cd3 	mov.w	ip, r3, lsr #3
      GPIOx->MODER |= (GPIO_MODER_MODE0 << (position * 2u));
 8001378:	4317      	orrs	r7, r2
 800137a:	eb00 0c8c 	add.w	ip, r0, ip, lsl #2
 800137e:	6007      	str	r7, [r0, #0]
      GPIOx->AFR[position >> 3u] &= ~(0xFu << ((position & 0x07u) * 4u)) ;
 8001380:	f8dc 7020 	ldr.w	r7, [ip, #32]
 8001384:	f003 0e07 	and.w	lr, r3, #7
 8001388:	463d      	mov	r5, r7
 800138a:	ea4f 0e8e 	mov.w	lr, lr, lsl #2
 800138e:	270f      	movs	r7, #15
 8001390:	fa07 fe0e 	lsl.w	lr, r7, lr
 8001394:	ea25 0e0e 	bic.w	lr, r5, lr
 8001398:	f8cc e020 	str.w	lr, [ip, #32]
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 800139c:	f8d0 e008 	ldr.w	lr, [r0, #8]
 80013a0:	43d2      	mvns	r2, r2
 80013a2:	ea0e 0e02 	and.w	lr, lr, r2
 80013a6:	f8c0 e008 	str.w	lr, [r0, #8]
      GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT0 << position) ;
 80013aa:	f8d0 e004 	ldr.w	lr, [r0, #4]
 80013ae:	43f6      	mvns	r6, r6
 80013b0:	ea0e 0e06 	and.w	lr, lr, r6
 80013b4:	f8c0 e004 	str.w	lr, [r0, #4]
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 80013b8:	f8d0 e00c 	ldr.w	lr, [r0, #12]
 80013bc:	ea02 020e 	and.w	r2, r2, lr
 80013c0:	60c2      	str	r2, [r0, #12]
      GPIOx->ASCR &= ~(GPIO_ASCR_ASC0<< position);
 80013c2:	6ac2      	ldr	r2, [r0, #44]	; 0x2c
 80013c4:	4016      	ands	r6, r2
 80013c6:	62c6      	str	r6, [r0, #44]	; 0x2c
 80013c8:	f023 0603 	bic.w	r6, r3, #3
 80013cc:	f106 4680 	add.w	r6, r6, #1073741824	; 0x40000000
 80013d0:	f506 3680 	add.w	r6, r6, #65536	; 0x10000
      tmp &= (0x0FuL << (4u * (position & 0x03u)));
 80013d4:	f003 0e03 	and.w	lr, r3, #3
      tmp = SYSCFG->EXTICR[position >> 2u];
 80013d8:	68b2      	ldr	r2, [r6, #8]
      tmp &= (0x0FuL << (4u * (position & 0x03u)));
 80013da:	ea4f 0e8e 	mov.w	lr, lr, lsl #2
 80013de:	fa07 f70e 	lsl.w	r7, r7, lr
      if (tmp == (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u))))
 80013e2:	f1b0 4f90 	cmp.w	r0, #1207959552	; 0x48000000
      tmp &= (0x0FuL << (4u * (position & 0x03u)));
 80013e6:	ea02 0c07 	and.w	ip, r2, r7
      if (tmp == (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u))))
 80013ea:	d02c      	beq.n	8001446 <HAL_GPIO_DeInit+0x10a>
 80013ec:	4a1d      	ldr	r2, [pc, #116]	; (8001464 <HAL_GPIO_DeInit+0x128>)
 80013ee:	4290      	cmp	r0, r2
 80013f0:	d02b      	beq.n	800144a <HAL_GPIO_DeInit+0x10e>
 80013f2:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 80013f6:	4290      	cmp	r0, r2
 80013f8:	d029      	beq.n	800144e <HAL_GPIO_DeInit+0x112>
 80013fa:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 80013fe:	4290      	cmp	r0, r2
 8001400:	d027      	beq.n	8001452 <HAL_GPIO_DeInit+0x116>
 8001402:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8001406:	4290      	cmp	r0, r2
 8001408:	d025      	beq.n	8001456 <HAL_GPIO_DeInit+0x11a>
 800140a:	4550      	cmp	r0, sl
 800140c:	d025      	beq.n	800145a <HAL_GPIO_DeInit+0x11e>
 800140e:	4558      	cmp	r0, fp
 8001410:	bf0c      	ite	eq
 8001412:	2206      	moveq	r2, #6
 8001414:	2207      	movne	r2, #7
 8001416:	fa02 f20e 	lsl.w	r2, r2, lr
 800141a:	4594      	cmp	ip, r2
 800141c:	d111      	bne.n	8001442 <HAL_GPIO_DeInit+0x106>
        SYSCFG->EXTICR[position >> 2u] &= ~tmp;
 800141e:	68b2      	ldr	r2, [r6, #8]
        EXTI->IMR1 &= ~(iocurrent);
 8001420:	9d01      	ldr	r5, [sp, #4]
        SYSCFG->EXTICR[position >> 2u] &= ~tmp;
 8001422:	ea22 0707 	bic.w	r7, r2, r7
 8001426:	60b7      	str	r7, [r6, #8]
        EXTI->IMR1 &= ~(iocurrent);
 8001428:	6822      	ldr	r2, [r4, #0]
 800142a:	43ed      	mvns	r5, r5
 800142c:	402a      	ands	r2, r5
 800142e:	6022      	str	r2, [r4, #0]
        EXTI->EMR1 &= ~(iocurrent);
 8001430:	6862      	ldr	r2, [r4, #4]
 8001432:	402a      	ands	r2, r5
 8001434:	6062      	str	r2, [r4, #4]
        EXTI->RTSR1 &= ~(iocurrent);
 8001436:	68a2      	ldr	r2, [r4, #8]
 8001438:	402a      	ands	r2, r5
 800143a:	60a2      	str	r2, [r4, #8]
        EXTI->FTSR1 &= ~(iocurrent);
 800143c:	68e2      	ldr	r2, [r4, #12]
 800143e:	4015      	ands	r5, r2
 8001440:	60e5      	str	r5, [r4, #12]
    position++;
 8001442:	3301      	adds	r3, #1
 8001444:	e786      	b.n	8001354 <HAL_GPIO_DeInit+0x18>
      if (tmp == (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u))))
 8001446:	2200      	movs	r2, #0
 8001448:	e7e5      	b.n	8001416 <HAL_GPIO_DeInit+0xda>
 800144a:	2201      	movs	r2, #1
 800144c:	e7e3      	b.n	8001416 <HAL_GPIO_DeInit+0xda>
 800144e:	2202      	movs	r2, #2
 8001450:	e7e1      	b.n	8001416 <HAL_GPIO_DeInit+0xda>
 8001452:	2203      	movs	r2, #3
 8001454:	e7df      	b.n	8001416 <HAL_GPIO_DeInit+0xda>
 8001456:	2204      	movs	r2, #4
 8001458:	e7dd      	b.n	8001416 <HAL_GPIO_DeInit+0xda>
 800145a:	2205      	movs	r2, #5
 800145c:	e7db      	b.n	8001416 <HAL_GPIO_DeInit+0xda>
 800145e:	bf00      	nop
 8001460:	40010400 	.word	0x40010400
 8001464:	48000400 	.word	0x48000400
 8001468:	48001400 	.word	0x48001400
 800146c:	48001800 	.word	0x48001800

08001470 <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001470:	b10a      	cbz	r2, 8001476 <HAL_GPIO_WritePin+0x6>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8001472:	6181      	str	r1, [r0, #24]
 8001474:	4770      	bx	lr
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8001476:	6281      	str	r1, [r0, #40]	; 0x28
 8001478:	4770      	bx	lr

0800147a <HAL_GPIO_TogglePin>:
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  GPIOx->ODR ^= GPIO_Pin;
 800147a:	6943      	ldr	r3, [r0, #20]
 800147c:	4059      	eors	r1, r3
 800147e:	6141      	str	r1, [r0, #20]
 8001480:	4770      	bx	lr

08001482 <I2C_Flush_TXDR>:
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8001482:	6803      	ldr	r3, [r0, #0]
 8001484:	699a      	ldr	r2, [r3, #24]
 8001486:	0791      	lsls	r1, r2, #30
  {
    hi2c->Instance->TXDR = 0x00U;
 8001488:	bf44      	itt	mi
 800148a:	2200      	movmi	r2, #0
 800148c:	629a      	strmi	r2, [r3, #40]	; 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800148e:	699a      	ldr	r2, [r3, #24]
 8001490:	07d2      	lsls	r2, r2, #31
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8001492:	bf5e      	ittt	pl
 8001494:	699a      	ldrpl	r2, [r3, #24]
 8001496:	f042 0201 	orrpl.w	r2, r2, #1
 800149a:	619a      	strpl	r2, [r3, #24]
 800149c:	4770      	bx	lr

0800149e <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_READ Generate Restart for read request.
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode, uint32_t Request)
{
 800149e:	b530      	push	{r4, r5, lr}
 80014a0:	9c03      	ldr	r4, [sp, #12]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | I2C_CR2_START | I2C_CR2_STOP)), \
 80014a2:	6805      	ldr	r5, [r0, #0]
 80014a4:	4323      	orrs	r3, r4
 80014a6:	0d64      	lsrs	r4, r4, #21
 80014a8:	f404 6480 	and.w	r4, r4, #1024	; 0x400
 80014ac:	f044 747f 	orr.w	r4, r4, #66846720	; 0x3fc0000
 80014b0:	f444 3458 	orr.w	r4, r4, #221184	; 0x36000
 80014b4:	6868      	ldr	r0, [r5, #4]
 80014b6:	f3c1 0109 	ubfx	r1, r1, #0, #10
 80014ba:	f444 747f 	orr.w	r4, r4, #1020	; 0x3fc
 80014be:	4319      	orrs	r1, r3
 80014c0:	f044 0403 	orr.w	r4, r4, #3
 80014c4:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 80014c8:	ea20 0404 	bic.w	r4, r0, r4
 80014cc:	4321      	orrs	r1, r4
 80014ce:	6069      	str	r1, [r5, #4]
 80014d0:	bd30      	pop	{r4, r5, pc}

080014d2 <I2C_WaitOnFlagUntilTimeout>:
{
 80014d2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80014d6:	9f06      	ldr	r7, [sp, #24]
 80014d8:	4604      	mov	r4, r0
 80014da:	4688      	mov	r8, r1
 80014dc:	4616      	mov	r6, r2
 80014de:	461d      	mov	r5, r3
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80014e0:	6822      	ldr	r2, [r4, #0]
 80014e2:	6993      	ldr	r3, [r2, #24]
 80014e4:	ea38 0303 	bics.w	r3, r8, r3
 80014e8:	bf0c      	ite	eq
 80014ea:	2301      	moveq	r3, #1
 80014ec:	2300      	movne	r3, #0
 80014ee:	42b3      	cmp	r3, r6
 80014f0:	d002      	beq.n	80014f8 <I2C_WaitOnFlagUntilTimeout+0x26>
  return HAL_OK;
 80014f2:	2000      	movs	r0, #0
}
 80014f4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    if (Timeout != HAL_MAX_DELAY)
 80014f8:	1c6b      	adds	r3, r5, #1
 80014fa:	d0f2      	beq.n	80014e2 <I2C_WaitOnFlagUntilTimeout+0x10>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80014fc:	f7ff f87e 	bl	80005fc <HAL_GetTick>
 8001500:	1bc0      	subs	r0, r0, r7
 8001502:	4285      	cmp	r5, r0
 8001504:	d301      	bcc.n	800150a <I2C_WaitOnFlagUntilTimeout+0x38>
 8001506:	2d00      	cmp	r5, #0
 8001508:	d1ea      	bne.n	80014e0 <I2C_WaitOnFlagUntilTimeout+0xe>
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800150a:	6c63      	ldr	r3, [r4, #68]	; 0x44
 800150c:	f043 0320 	orr.w	r3, r3, #32
 8001510:	6463      	str	r3, [r4, #68]	; 0x44
      hi2c->State = HAL_I2C_STATE_READY;
 8001512:	2320      	movs	r3, #32
 8001514:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8001518:	2300      	movs	r3, #0
 800151a:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
      __HAL_UNLOCK(hi2c);
 800151e:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
 8001522:	2001      	movs	r0, #1
 8001524:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

08001528 <I2C_IsAcknowledgeFailed>:
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8001528:	6803      	ldr	r3, [r0, #0]
{
 800152a:	b570      	push	{r4, r5, r6, lr}
 800152c:	4604      	mov	r4, r0
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 800152e:	6998      	ldr	r0, [r3, #24]
 8001530:	f010 0010 	ands.w	r0, r0, #16
{
 8001534:	460d      	mov	r5, r1
 8001536:	4616      	mov	r6, r2
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8001538:	d116      	bne.n	8001568 <I2C_IsAcknowledgeFailed+0x40>
 800153a:	bd70      	pop	{r4, r5, r6, pc}
      if (Timeout != HAL_MAX_DELAY)
 800153c:	1c69      	adds	r1, r5, #1
 800153e:	d014      	beq.n	800156a <I2C_IsAcknowledgeFailed+0x42>
        if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8001540:	f7ff f85c 	bl	80005fc <HAL_GetTick>
 8001544:	1b80      	subs	r0, r0, r6
 8001546:	4285      	cmp	r5, r0
 8001548:	d300      	bcc.n	800154c <I2C_IsAcknowledgeFailed+0x24>
 800154a:	b96d      	cbnz	r5, 8001568 <I2C_IsAcknowledgeFailed+0x40>
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800154c:	6c63      	ldr	r3, [r4, #68]	; 0x44
 800154e:	f043 0320 	orr.w	r3, r3, #32
 8001552:	6463      	str	r3, [r4, #68]	; 0x44
      hi2c->State = HAL_I2C_STATE_READY;
 8001554:	2320      	movs	r3, #32
 8001556:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800155a:	2300      	movs	r3, #0
 800155c:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
    __HAL_UNLOCK(hi2c);
 8001560:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
    return HAL_ERROR;
 8001564:	2001      	movs	r0, #1
}
 8001566:	bd70      	pop	{r4, r5, r6, pc}
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8001568:	6823      	ldr	r3, [r4, #0]
 800156a:	6999      	ldr	r1, [r3, #24]
 800156c:	068a      	lsls	r2, r1, #26
 800156e:	d5e5      	bpl.n	800153c <I2C_IsAcknowledgeFailed+0x14>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8001570:	2210      	movs	r2, #16
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8001572:	2520      	movs	r5, #32
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8001574:	61da      	str	r2, [r3, #28]
    I2C_Flush_TXDR(hi2c);
 8001576:	4620      	mov	r0, r4
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8001578:	61dd      	str	r5, [r3, #28]
    I2C_Flush_TXDR(hi2c);
 800157a:	f7ff ff82 	bl	8001482 <I2C_Flush_TXDR>
    I2C_RESET_CR2(hi2c);
 800157e:	6822      	ldr	r2, [r4, #0]
 8001580:	6853      	ldr	r3, [r2, #4]
 8001582:	f023 73ff 	bic.w	r3, r3, #33423360	; 0x1fe0000
 8001586:	f423 338b 	bic.w	r3, r3, #71168	; 0x11600
 800158a:	f423 73ff 	bic.w	r3, r3, #510	; 0x1fe
 800158e:	f023 0301 	bic.w	r3, r3, #1
 8001592:	6053      	str	r3, [r2, #4]
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8001594:	6c63      	ldr	r3, [r4, #68]	; 0x44
 8001596:	f043 0304 	orr.w	r3, r3, #4
 800159a:	6463      	str	r3, [r4, #68]	; 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 800159c:	f884 5041 	strb.w	r5, [r4, #65]	; 0x41
 80015a0:	e7db      	b.n	800155a <I2C_IsAcknowledgeFailed+0x32>

080015a2 <I2C_WaitOnTXISFlagUntilTimeout>:
{
 80015a2:	b570      	push	{r4, r5, r6, lr}
 80015a4:	4604      	mov	r4, r0
 80015a6:	460d      	mov	r5, r1
 80015a8:	4616      	mov	r6, r2
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 80015aa:	6823      	ldr	r3, [r4, #0]
 80015ac:	699b      	ldr	r3, [r3, #24]
 80015ae:	079b      	lsls	r3, r3, #30
 80015b0:	d501      	bpl.n	80015b6 <I2C_WaitOnTXISFlagUntilTimeout+0x14>
  return HAL_OK;
 80015b2:	2000      	movs	r0, #0
 80015b4:	bd70      	pop	{r4, r5, r6, pc}
    if (I2C_IsAcknowledgeFailed(hi2c, Timeout, Tickstart) != HAL_OK)
 80015b6:	4632      	mov	r2, r6
 80015b8:	4629      	mov	r1, r5
 80015ba:	4620      	mov	r0, r4
 80015bc:	f7ff ffb4 	bl	8001528 <I2C_IsAcknowledgeFailed>
 80015c0:	b9a0      	cbnz	r0, 80015ec <I2C_WaitOnTXISFlagUntilTimeout+0x4a>
    if (Timeout != HAL_MAX_DELAY)
 80015c2:	1c6a      	adds	r2, r5, #1
 80015c4:	d0f1      	beq.n	80015aa <I2C_WaitOnTXISFlagUntilTimeout+0x8>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80015c6:	f7ff f819 	bl	80005fc <HAL_GetTick>
 80015ca:	1b80      	subs	r0, r0, r6
 80015cc:	4285      	cmp	r5, r0
 80015ce:	d301      	bcc.n	80015d4 <I2C_WaitOnTXISFlagUntilTimeout+0x32>
 80015d0:	2d00      	cmp	r5, #0
 80015d2:	d1ea      	bne.n	80015aa <I2C_WaitOnTXISFlagUntilTimeout+0x8>
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80015d4:	6c63      	ldr	r3, [r4, #68]	; 0x44
 80015d6:	f043 0320 	orr.w	r3, r3, #32
 80015da:	6463      	str	r3, [r4, #68]	; 0x44
      hi2c->State = HAL_I2C_STATE_READY;
 80015dc:	2320      	movs	r3, #32
 80015de:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
      hi2c->Mode = HAL_I2C_MODE_NONE;
 80015e2:	2300      	movs	r3, #0
 80015e4:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
      __HAL_UNLOCK(hi2c);
 80015e8:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
      return HAL_ERROR;
 80015ec:	2001      	movs	r0, #1
}
 80015ee:	bd70      	pop	{r4, r5, r6, pc}

080015f0 <I2C_RequestMemoryWrite>:
{
 80015f0:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80015f2:	9e09      	ldr	r6, [sp, #36]	; 0x24
 80015f4:	461f      	mov	r7, r3
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 80015f6:	4b16      	ldr	r3, [pc, #88]	; (8001650 <I2C_RequestMemoryWrite+0x60>)
 80015f8:	9300      	str	r3, [sp, #0]
{
 80015fa:	4605      	mov	r5, r0
 80015fc:	4614      	mov	r4, r2
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 80015fe:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8001602:	b2fa      	uxtb	r2, r7
 8001604:	f7ff ff4b 	bl	800149e <I2C_TransferConfig>
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8001608:	4632      	mov	r2, r6
 800160a:	9908      	ldr	r1, [sp, #32]
 800160c:	4628      	mov	r0, r5
 800160e:	f7ff ffc8 	bl	80015a2 <I2C_WaitOnTXISFlagUntilTimeout>
 8001612:	b110      	cbz	r0, 800161a <I2C_RequestMemoryWrite+0x2a>
    return HAL_ERROR;
 8001614:	2001      	movs	r0, #1
}
 8001616:	b003      	add	sp, #12
 8001618:	bdf0      	pop	{r4, r5, r6, r7, pc}
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 800161a:	2f01      	cmp	r7, #1
 800161c:	682b      	ldr	r3, [r5, #0]
 800161e:	d10c      	bne.n	800163a <I2C_RequestMemoryWrite+0x4a>
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8001620:	b2e4      	uxtb	r4, r4
 8001622:	629c      	str	r4, [r3, #40]	; 0x28
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 8001624:	9b08      	ldr	r3, [sp, #32]
 8001626:	9600      	str	r6, [sp, #0]
 8001628:	2200      	movs	r2, #0
 800162a:	2180      	movs	r1, #128	; 0x80
 800162c:	4628      	mov	r0, r5
 800162e:	f7ff ff50 	bl	80014d2 <I2C_WaitOnFlagUntilTimeout>
    return HAL_ERROR;
 8001632:	3000      	adds	r0, #0
 8001634:	bf18      	it	ne
 8001636:	2001      	movne	r0, #1
 8001638:	e7ed      	b.n	8001616 <I2C_RequestMemoryWrite+0x26>
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 800163a:	0a22      	lsrs	r2, r4, #8
 800163c:	629a      	str	r2, [r3, #40]	; 0x28
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800163e:	9908      	ldr	r1, [sp, #32]
 8001640:	4632      	mov	r2, r6
 8001642:	4628      	mov	r0, r5
 8001644:	f7ff ffad 	bl	80015a2 <I2C_WaitOnTXISFlagUntilTimeout>
 8001648:	2800      	cmp	r0, #0
 800164a:	d1e3      	bne.n	8001614 <I2C_RequestMemoryWrite+0x24>
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 800164c:	682b      	ldr	r3, [r5, #0]
 800164e:	e7e7      	b.n	8001620 <I2C_RequestMemoryWrite+0x30>
 8001650:	80002000 	.word	0x80002000

08001654 <I2C_RequestMemoryRead>:
{
 8001654:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8001656:	9e09      	ldr	r6, [sp, #36]	; 0x24
 8001658:	461f      	mov	r7, r3
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 800165a:	4b16      	ldr	r3, [pc, #88]	; (80016b4 <I2C_RequestMemoryRead+0x60>)
 800165c:	9300      	str	r3, [sp, #0]
{
 800165e:	4605      	mov	r5, r0
 8001660:	4614      	mov	r4, r2
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 8001662:	2300      	movs	r3, #0
 8001664:	b2fa      	uxtb	r2, r7
 8001666:	f7ff ff1a 	bl	800149e <I2C_TransferConfig>
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800166a:	4632      	mov	r2, r6
 800166c:	9908      	ldr	r1, [sp, #32]
 800166e:	4628      	mov	r0, r5
 8001670:	f7ff ff97 	bl	80015a2 <I2C_WaitOnTXISFlagUntilTimeout>
 8001674:	b110      	cbz	r0, 800167c <I2C_RequestMemoryRead+0x28>
    return HAL_ERROR;
 8001676:	2001      	movs	r0, #1
}
 8001678:	b003      	add	sp, #12
 800167a:	bdf0      	pop	{r4, r5, r6, r7, pc}
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 800167c:	2f01      	cmp	r7, #1
 800167e:	682b      	ldr	r3, [r5, #0]
 8001680:	d10c      	bne.n	800169c <I2C_RequestMemoryRead+0x48>
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8001682:	b2e4      	uxtb	r4, r4
 8001684:	629c      	str	r4, [r3, #40]	; 0x28
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TC, RESET, Timeout, Tickstart) != HAL_OK)
 8001686:	9b08      	ldr	r3, [sp, #32]
 8001688:	9600      	str	r6, [sp, #0]
 800168a:	2200      	movs	r2, #0
 800168c:	2140      	movs	r1, #64	; 0x40
 800168e:	4628      	mov	r0, r5
 8001690:	f7ff ff1f 	bl	80014d2 <I2C_WaitOnFlagUntilTimeout>
    return HAL_ERROR;
 8001694:	3000      	adds	r0, #0
 8001696:	bf18      	it	ne
 8001698:	2001      	movne	r0, #1
 800169a:	e7ed      	b.n	8001678 <I2C_RequestMemoryRead+0x24>
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 800169c:	0a22      	lsrs	r2, r4, #8
 800169e:	629a      	str	r2, [r3, #40]	; 0x28
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80016a0:	9908      	ldr	r1, [sp, #32]
 80016a2:	4632      	mov	r2, r6
 80016a4:	4628      	mov	r0, r5
 80016a6:	f7ff ff7c 	bl	80015a2 <I2C_WaitOnTXISFlagUntilTimeout>
 80016aa:	2800      	cmp	r0, #0
 80016ac:	d1e3      	bne.n	8001676 <I2C_RequestMemoryRead+0x22>
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 80016ae:	682b      	ldr	r3, [r5, #0]
 80016b0:	e7e7      	b.n	8001682 <I2C_RequestMemoryRead+0x2e>
 80016b2:	bf00      	nop
 80016b4:	80002000 	.word	0x80002000

080016b8 <I2C_WaitOnSTOPFlagUntilTimeout>:
{
 80016b8:	b570      	push	{r4, r5, r6, lr}
 80016ba:	4604      	mov	r4, r0
 80016bc:	460d      	mov	r5, r1
 80016be:	4616      	mov	r6, r2
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80016c0:	6823      	ldr	r3, [r4, #0]
 80016c2:	699b      	ldr	r3, [r3, #24]
 80016c4:	069b      	lsls	r3, r3, #26
 80016c6:	d501      	bpl.n	80016cc <I2C_WaitOnSTOPFlagUntilTimeout+0x14>
  return HAL_OK;
 80016c8:	2000      	movs	r0, #0
 80016ca:	bd70      	pop	{r4, r5, r6, pc}
    if (I2C_IsAcknowledgeFailed(hi2c, Timeout, Tickstart) != HAL_OK)
 80016cc:	4632      	mov	r2, r6
 80016ce:	4629      	mov	r1, r5
 80016d0:	4620      	mov	r0, r4
 80016d2:	f7ff ff29 	bl	8001528 <I2C_IsAcknowledgeFailed>
 80016d6:	b990      	cbnz	r0, 80016fe <I2C_WaitOnSTOPFlagUntilTimeout+0x46>
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80016d8:	f7fe ff90 	bl	80005fc <HAL_GetTick>
 80016dc:	1b80      	subs	r0, r0, r6
 80016de:	4285      	cmp	r5, r0
 80016e0:	d301      	bcc.n	80016e6 <I2C_WaitOnSTOPFlagUntilTimeout+0x2e>
 80016e2:	2d00      	cmp	r5, #0
 80016e4:	d1ec      	bne.n	80016c0 <I2C_WaitOnSTOPFlagUntilTimeout+0x8>
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80016e6:	6c63      	ldr	r3, [r4, #68]	; 0x44
 80016e8:	f043 0320 	orr.w	r3, r3, #32
 80016ec:	6463      	str	r3, [r4, #68]	; 0x44
      hi2c->State = HAL_I2C_STATE_READY;
 80016ee:	2320      	movs	r3, #32
 80016f0:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
      hi2c->Mode = HAL_I2C_MODE_NONE;
 80016f4:	2300      	movs	r3, #0
 80016f6:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
      __HAL_UNLOCK(hi2c);
 80016fa:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
      return HAL_ERROR;
 80016fe:	2001      	movs	r0, #1
}
 8001700:	bd70      	pop	{r4, r5, r6, pc}

08001702 <HAL_I2C_Init>:
{
 8001702:	b510      	push	{r4, lr}
  if (hi2c == NULL)
 8001704:	4604      	mov	r4, r0
 8001706:	2800      	cmp	r0, #0
 8001708:	d04a      	beq.n	80017a0 <HAL_I2C_Init+0x9e>
  if (hi2c->State == HAL_I2C_STATE_RESET)
 800170a:	f890 3041 	ldrb.w	r3, [r0, #65]	; 0x41
 800170e:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8001712:	b91b      	cbnz	r3, 800171c <HAL_I2C_Init+0x1a>
    hi2c->Lock = HAL_UNLOCKED;
 8001714:	f880 2040 	strb.w	r2, [r0, #64]	; 0x40
    HAL_I2C_MspInit(hi2c);
 8001718:	f004 f80c 	bl	8005734 <HAL_I2C_MspInit>
  hi2c->State = HAL_I2C_STATE_BUSY;
 800171c:	2324      	movs	r3, #36	; 0x24
 800171e:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
  __HAL_I2C_DISABLE(hi2c);
 8001722:	6823      	ldr	r3, [r4, #0]
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8001724:	68e1      	ldr	r1, [r4, #12]
  __HAL_I2C_DISABLE(hi2c);
 8001726:	681a      	ldr	r2, [r3, #0]
 8001728:	f022 0201 	bic.w	r2, r2, #1
 800172c:	601a      	str	r2, [r3, #0]
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 800172e:	6862      	ldr	r2, [r4, #4]
 8001730:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8001734:	611a      	str	r2, [r3, #16]
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8001736:	689a      	ldr	r2, [r3, #8]
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8001738:	2901      	cmp	r1, #1
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 800173a:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 800173e:	609a      	str	r2, [r3, #8]
 8001740:	68a2      	ldr	r2, [r4, #8]
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8001742:	d124      	bne.n	800178e <HAL_I2C_Init+0x8c>
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8001744:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8001748:	609a      	str	r2, [r3, #8]
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 800174a:	685a      	ldr	r2, [r3, #4]
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | (hi2c->Init.OwnAddress2Masks << 8));
 800174c:	6961      	ldr	r1, [r4, #20]
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 800174e:	f042 7200 	orr.w	r2, r2, #33554432	; 0x2000000
 8001752:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8001756:	605a      	str	r2, [r3, #4]
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8001758:	68da      	ldr	r2, [r3, #12]
 800175a:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 800175e:	60da      	str	r2, [r3, #12]
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | (hi2c->Init.OwnAddress2Masks << 8));
 8001760:	6922      	ldr	r2, [r4, #16]
 8001762:	430a      	orrs	r2, r1
 8001764:	69a1      	ldr	r1, [r4, #24]
 8001766:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
 800176a:	60da      	str	r2, [r3, #12]
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 800176c:	6a21      	ldr	r1, [r4, #32]
 800176e:	69e2      	ldr	r2, [r4, #28]
 8001770:	430a      	orrs	r2, r1
 8001772:	601a      	str	r2, [r3, #0]
  __HAL_I2C_ENABLE(hi2c);
 8001774:	681a      	ldr	r2, [r3, #0]
 8001776:	f042 0201 	orr.w	r2, r2, #1
 800177a:	601a      	str	r2, [r3, #0]
  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800177c:	2000      	movs	r0, #0
  hi2c->State = HAL_I2C_STATE_READY;
 800177e:	2320      	movs	r3, #32
  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001780:	6460      	str	r0, [r4, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8001782:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8001786:	6320      	str	r0, [r4, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8001788:	f884 0042 	strb.w	r0, [r4, #66]	; 0x42
  return HAL_OK;
 800178c:	bd10      	pop	{r4, pc}
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 800178e:	f442 4204 	orr.w	r2, r2, #33792	; 0x8400
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8001792:	2902      	cmp	r1, #2
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8001794:	609a      	str	r2, [r3, #8]
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 8001796:	bf04      	itt	eq
 8001798:	f44f 6200 	moveq.w	r2, #2048	; 0x800
 800179c:	605a      	streq	r2, [r3, #4]
 800179e:	e7d4      	b.n	800174a <HAL_I2C_Init+0x48>
    return HAL_ERROR;
 80017a0:	2001      	movs	r0, #1
}
 80017a2:	bd10      	pop	{r4, pc}

080017a4 <HAL_I2C_Mem_Write>:
{
 80017a4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80017a8:	469b      	mov	fp, r3
  if (hi2c->State == HAL_I2C_STATE_READY)
 80017aa:	f890 3041 	ldrb.w	r3, [r0, #65]	; 0x41
{
 80017ae:	b085      	sub	sp, #20
  if (hi2c->State == HAL_I2C_STATE_READY)
 80017b0:	2b20      	cmp	r3, #32
{
 80017b2:	4604      	mov	r4, r0
 80017b4:	460f      	mov	r7, r1
 80017b6:	9203      	str	r2, [sp, #12]
 80017b8:	f8bd a03c 	ldrh.w	sl, [sp, #60]	; 0x3c
 80017bc:	f8dd 8040 	ldr.w	r8, [sp, #64]	; 0x40
  if (hi2c->State == HAL_I2C_STATE_READY)
 80017c0:	f040 80a5 	bne.w	800190e <HAL_I2C_Mem_Write+0x16a>
    if ((pData == NULL) || (Size == 0U))
 80017c4:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80017c6:	b113      	cbz	r3, 80017ce <HAL_I2C_Mem_Write+0x2a>
 80017c8:	f1ba 0f00 	cmp.w	sl, #0
 80017cc:	d106      	bne.n	80017dc <HAL_I2C_Mem_Write+0x38>
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 80017ce:	f44f 7300 	mov.w	r3, #512	; 0x200
 80017d2:	6463      	str	r3, [r4, #68]	; 0x44
      return HAL_ERROR;
 80017d4:	2001      	movs	r0, #1
}
 80017d6:	b005      	add	sp, #20
 80017d8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    __HAL_LOCK(hi2c);
 80017dc:	f890 3040 	ldrb.w	r3, [r0, #64]	; 0x40
 80017e0:	2b01      	cmp	r3, #1
 80017e2:	f000 8094 	beq.w	800190e <HAL_I2C_Mem_Write+0x16a>
 80017e6:	2501      	movs	r5, #1
 80017e8:	f880 5040 	strb.w	r5, [r0, #64]	; 0x40
    tickstart = HAL_GetTick();
 80017ec:	f7fe ff06 	bl	80005fc <HAL_GetTick>
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 80017f0:	2319      	movs	r3, #25
 80017f2:	9000      	str	r0, [sp, #0]
    tickstart = HAL_GetTick();
 80017f4:	4606      	mov	r6, r0
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 80017f6:	462a      	mov	r2, r5
 80017f8:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80017fc:	4620      	mov	r0, r4
 80017fe:	f7ff fe68 	bl	80014d2 <I2C_WaitOnFlagUntilTimeout>
 8001802:	4681      	mov	r9, r0
 8001804:	2800      	cmp	r0, #0
 8001806:	d1e5      	bne.n	80017d4 <HAL_I2C_Mem_Write+0x30>
    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8001808:	2321      	movs	r3, #33	; 0x21
 800180a:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 800180e:	2340      	movs	r3, #64	; 0x40
 8001810:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
    hi2c->pBuffPtr  = pData;
 8001814:	9b0e      	ldr	r3, [sp, #56]	; 0x38
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001816:	6460      	str	r0, [r4, #68]	; 0x44
    hi2c->pBuffPtr  = pData;
 8001818:	6263      	str	r3, [r4, #36]	; 0x24
    hi2c->XferISR   = NULL;
 800181a:	6360      	str	r0, [r4, #52]	; 0x34
    hi2c->XferCount = Size;
 800181c:	f8a4 a02a 	strh.w	sl, [r4, #42]	; 0x2a
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8001820:	9601      	str	r6, [sp, #4]
 8001822:	f8cd 8000 	str.w	r8, [sp]
 8001826:	465b      	mov	r3, fp
 8001828:	9a03      	ldr	r2, [sp, #12]
 800182a:	4639      	mov	r1, r7
 800182c:	4620      	mov	r0, r4
 800182e:	f7ff fedf 	bl	80015f0 <I2C_RequestMemoryWrite>
 8001832:	b110      	cbz	r0, 800183a <HAL_I2C_Mem_Write+0x96>
      __HAL_UNLOCK(hi2c);
 8001834:	f884 9040 	strb.w	r9, [r4, #64]	; 0x40
 8001838:	e7cc      	b.n	80017d4 <HAL_I2C_Mem_Write+0x30>
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800183a:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 800183c:	b29b      	uxth	r3, r3
 800183e:	2bff      	cmp	r3, #255	; 0xff
 8001840:	d955      	bls.n	80018ee <HAL_I2C_Mem_Write+0x14a>
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8001842:	22ff      	movs	r2, #255	; 0xff
 8001844:	8522      	strh	r2, [r4, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8001846:	9000      	str	r0, [sp, #0]
 8001848:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 800184c:	4639      	mov	r1, r7
 800184e:	4620      	mov	r0, r4
 8001850:	f7ff fe25 	bl	800149e <I2C_TransferConfig>
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8001854:	4632      	mov	r2, r6
 8001856:	4641      	mov	r1, r8
 8001858:	4620      	mov	r0, r4
 800185a:	f7ff fea2 	bl	80015a2 <I2C_WaitOnTXISFlagUntilTimeout>
 800185e:	2800      	cmp	r0, #0
 8001860:	d1b8      	bne.n	80017d4 <HAL_I2C_Mem_Write+0x30>
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8001862:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8001864:	6822      	ldr	r2, [r4, #0]
 8001866:	f813 1b01 	ldrb.w	r1, [r3], #1
 800186a:	6291      	str	r1, [r2, #40]	; 0x28
      hi2c->pBuffPtr++;
 800186c:	6263      	str	r3, [r4, #36]	; 0x24
      hi2c->XferCount--;
 800186e:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
      hi2c->XferSize--;
 8001870:	8d22      	ldrh	r2, [r4, #40]	; 0x28
      hi2c->XferCount--;
 8001872:	3b01      	subs	r3, #1
 8001874:	b29b      	uxth	r3, r3
 8001876:	8563      	strh	r3, [r4, #42]	; 0x2a
      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8001878:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
      hi2c->XferSize--;
 800187a:	3a01      	subs	r2, #1
 800187c:	b292      	uxth	r2, r2
      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 800187e:	b29b      	uxth	r3, r3
      hi2c->XferSize--;
 8001880:	8522      	strh	r2, [r4, #40]	; 0x28
      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8001882:	b1ab      	cbz	r3, 80018b0 <HAL_I2C_Mem_Write+0x10c>
 8001884:	b9a2      	cbnz	r2, 80018b0 <HAL_I2C_Mem_Write+0x10c>
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8001886:	9600      	str	r6, [sp, #0]
 8001888:	4643      	mov	r3, r8
 800188a:	2180      	movs	r1, #128	; 0x80
 800188c:	4620      	mov	r0, r4
 800188e:	f7ff fe20 	bl	80014d2 <I2C_WaitOnFlagUntilTimeout>
 8001892:	2800      	cmp	r0, #0
 8001894:	d19e      	bne.n	80017d4 <HAL_I2C_Mem_Write+0x30>
        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8001896:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8001898:	b29b      	uxth	r3, r3
 800189a:	2bff      	cmp	r3, #255	; 0xff
 800189c:	d92f      	bls.n	80018fe <HAL_I2C_Mem_Write+0x15a>
          hi2c->XferSize = MAX_NBYTE_SIZE;
 800189e:	22ff      	movs	r2, #255	; 0xff
 80018a0:	8522      	strh	r2, [r4, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 80018a2:	9000      	str	r0, [sp, #0]
 80018a4:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 80018a8:	4639      	mov	r1, r7
 80018aa:	4620      	mov	r0, r4
 80018ac:	f7ff fdf7 	bl	800149e <I2C_TransferConfig>
    while (hi2c->XferCount > 0U);
 80018b0:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 80018b2:	b29b      	uxth	r3, r3
 80018b4:	2b00      	cmp	r3, #0
 80018b6:	d1cd      	bne.n	8001854 <HAL_I2C_Mem_Write+0xb0>
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80018b8:	4632      	mov	r2, r6
 80018ba:	4641      	mov	r1, r8
 80018bc:	4620      	mov	r0, r4
 80018be:	f7ff fefb 	bl	80016b8 <I2C_WaitOnSTOPFlagUntilTimeout>
 80018c2:	2800      	cmp	r0, #0
 80018c4:	d186      	bne.n	80017d4 <HAL_I2C_Mem_Write+0x30>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80018c6:	6823      	ldr	r3, [r4, #0]
 80018c8:	2120      	movs	r1, #32
 80018ca:	61d9      	str	r1, [r3, #28]
    I2C_RESET_CR2(hi2c);
 80018cc:	685a      	ldr	r2, [r3, #4]
 80018ce:	f022 72ff 	bic.w	r2, r2, #33423360	; 0x1fe0000
 80018d2:	f422 328b 	bic.w	r2, r2, #71168	; 0x11600
 80018d6:	f422 72ff 	bic.w	r2, r2, #510	; 0x1fe
 80018da:	f022 0201 	bic.w	r2, r2, #1
 80018de:	605a      	str	r2, [r3, #4]
    hi2c->State = HAL_I2C_STATE_READY;
 80018e0:	f884 1041 	strb.w	r1, [r4, #65]	; 0x41
    __HAL_UNLOCK(hi2c);
 80018e4:	f884 0040 	strb.w	r0, [r4, #64]	; 0x40
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 80018e8:	f884 0042 	strb.w	r0, [r4, #66]	; 0x42
    return HAL_OK;
 80018ec:	e773      	b.n	80017d6 <HAL_I2C_Mem_Write+0x32>
      hi2c->XferSize = hi2c->XferCount;
 80018ee:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 80018f0:	9000      	str	r0, [sp, #0]
      hi2c->XferSize = hi2c->XferCount;
 80018f2:	b292      	uxth	r2, r2
 80018f4:	8522      	strh	r2, [r4, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 80018f6:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80018fa:	b2d2      	uxtb	r2, r2
 80018fc:	e7a6      	b.n	800184c <HAL_I2C_Mem_Write+0xa8>
          hi2c->XferSize = hi2c->XferCount;
 80018fe:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8001900:	9000      	str	r0, [sp, #0]
          hi2c->XferSize = hi2c->XferCount;
 8001902:	b292      	uxth	r2, r2
 8001904:	8522      	strh	r2, [r4, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8001906:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800190a:	b2d2      	uxtb	r2, r2
 800190c:	e7cc      	b.n	80018a8 <HAL_I2C_Mem_Write+0x104>
    return HAL_BUSY;
 800190e:	2002      	movs	r0, #2
 8001910:	e761      	b.n	80017d6 <HAL_I2C_Mem_Write+0x32>
	...

08001914 <HAL_I2C_Mem_Read>:
{
 8001914:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8001918:	469b      	mov	fp, r3
  if (hi2c->State == HAL_I2C_STATE_READY)
 800191a:	f890 3041 	ldrb.w	r3, [r0, #65]	; 0x41
{
 800191e:	b085      	sub	sp, #20
  if (hi2c->State == HAL_I2C_STATE_READY)
 8001920:	2b20      	cmp	r3, #32
{
 8001922:	4604      	mov	r4, r0
 8001924:	460f      	mov	r7, r1
 8001926:	9203      	str	r2, [sp, #12]
 8001928:	f8bd a03c 	ldrh.w	sl, [sp, #60]	; 0x3c
 800192c:	f8dd 8040 	ldr.w	r8, [sp, #64]	; 0x40
  if (hi2c->State == HAL_I2C_STATE_READY)
 8001930:	f040 80a9 	bne.w	8001a86 <HAL_I2C_Mem_Read+0x172>
    if ((pData == NULL) || (Size == 0U))
 8001934:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8001936:	b113      	cbz	r3, 800193e <HAL_I2C_Mem_Read+0x2a>
 8001938:	f1ba 0f00 	cmp.w	sl, #0
 800193c:	d106      	bne.n	800194c <HAL_I2C_Mem_Read+0x38>
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 800193e:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001942:	6463      	str	r3, [r4, #68]	; 0x44
      return HAL_ERROR;
 8001944:	2001      	movs	r0, #1
}
 8001946:	b005      	add	sp, #20
 8001948:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    __HAL_LOCK(hi2c);
 800194c:	f890 3040 	ldrb.w	r3, [r0, #64]	; 0x40
 8001950:	2b01      	cmp	r3, #1
 8001952:	f000 8098 	beq.w	8001a86 <HAL_I2C_Mem_Read+0x172>
 8001956:	2501      	movs	r5, #1
 8001958:	f880 5040 	strb.w	r5, [r0, #64]	; 0x40
    tickstart = HAL_GetTick();
 800195c:	f7fe fe4e 	bl	80005fc <HAL_GetTick>
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8001960:	2319      	movs	r3, #25
 8001962:	9000      	str	r0, [sp, #0]
    tickstart = HAL_GetTick();
 8001964:	4606      	mov	r6, r0
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8001966:	462a      	mov	r2, r5
 8001968:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800196c:	4620      	mov	r0, r4
 800196e:	f7ff fdb0 	bl	80014d2 <I2C_WaitOnFlagUntilTimeout>
 8001972:	4681      	mov	r9, r0
 8001974:	2800      	cmp	r0, #0
 8001976:	d1e5      	bne.n	8001944 <HAL_I2C_Mem_Read+0x30>
    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8001978:	2322      	movs	r3, #34	; 0x22
 800197a:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 800197e:	2340      	movs	r3, #64	; 0x40
 8001980:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
    hi2c->pBuffPtr  = pData;
 8001984:	9b0e      	ldr	r3, [sp, #56]	; 0x38
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001986:	6460      	str	r0, [r4, #68]	; 0x44
    hi2c->pBuffPtr  = pData;
 8001988:	6263      	str	r3, [r4, #36]	; 0x24
    hi2c->XferISR   = NULL;
 800198a:	6360      	str	r0, [r4, #52]	; 0x34
    hi2c->XferCount = Size;
 800198c:	f8a4 a02a 	strh.w	sl, [r4, #42]	; 0x2a
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8001990:	9601      	str	r6, [sp, #4]
 8001992:	f8cd 8000 	str.w	r8, [sp]
 8001996:	465b      	mov	r3, fp
 8001998:	9a03      	ldr	r2, [sp, #12]
 800199a:	4639      	mov	r1, r7
 800199c:	4620      	mov	r0, r4
 800199e:	f7ff fe59 	bl	8001654 <I2C_RequestMemoryRead>
 80019a2:	b110      	cbz	r0, 80019aa <HAL_I2C_Mem_Read+0x96>
      __HAL_UNLOCK(hi2c);
 80019a4:	f884 9040 	strb.w	r9, [r4, #64]	; 0x40
 80019a8:	e7cc      	b.n	8001944 <HAL_I2C_Mem_Read+0x30>
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80019aa:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 80019ac:	b29b      	uxth	r3, r3
 80019ae:	2bff      	cmp	r3, #255	; 0xff
 80019b0:	4b36      	ldr	r3, [pc, #216]	; (8001a8c <HAL_I2C_Mem_Read+0x178>)
 80019b2:	d958      	bls.n	8001a66 <HAL_I2C_Mem_Read+0x152>
      hi2c->XferSize = MAX_NBYTE_SIZE;
 80019b4:	22ff      	movs	r2, #255	; 0xff
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_GENERATE_START_READ);
 80019b6:	9300      	str	r3, [sp, #0]
      hi2c->XferSize = MAX_NBYTE_SIZE;
 80019b8:	8522      	strh	r2, [r4, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_GENERATE_START_READ);
 80019ba:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_GENERATE_START_READ);
 80019be:	4639      	mov	r1, r7
 80019c0:	4620      	mov	r0, r4
 80019c2:	f7ff fd6c 	bl	800149e <I2C_TransferConfig>
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_RXNE, RESET, Timeout, tickstart) != HAL_OK)
 80019c6:	9600      	str	r6, [sp, #0]
 80019c8:	4643      	mov	r3, r8
 80019ca:	2200      	movs	r2, #0
 80019cc:	2104      	movs	r1, #4
 80019ce:	4620      	mov	r0, r4
 80019d0:	f7ff fd7f 	bl	80014d2 <I2C_WaitOnFlagUntilTimeout>
 80019d4:	2800      	cmp	r0, #0
 80019d6:	d1b5      	bne.n	8001944 <HAL_I2C_Mem_Read+0x30>
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 80019d8:	6822      	ldr	r2, [r4, #0]
 80019da:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80019dc:	6a52      	ldr	r2, [r2, #36]	; 0x24
 80019de:	701a      	strb	r2, [r3, #0]
      hi2c->pBuffPtr++;
 80019e0:	6a63      	ldr	r3, [r4, #36]	; 0x24
      hi2c->XferSize--;
 80019e2:	8d22      	ldrh	r2, [r4, #40]	; 0x28
      hi2c->pBuffPtr++;
 80019e4:	3301      	adds	r3, #1
 80019e6:	6263      	str	r3, [r4, #36]	; 0x24
      hi2c->XferCount--;
 80019e8:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 80019ea:	3b01      	subs	r3, #1
 80019ec:	b29b      	uxth	r3, r3
 80019ee:	8563      	strh	r3, [r4, #42]	; 0x2a
      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 80019f0:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
      hi2c->XferSize--;
 80019f2:	3a01      	subs	r2, #1
 80019f4:	b292      	uxth	r2, r2
      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 80019f6:	b29b      	uxth	r3, r3
      hi2c->XferSize--;
 80019f8:	8522      	strh	r2, [r4, #40]	; 0x28
      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 80019fa:	b1ab      	cbz	r3, 8001a28 <HAL_I2C_Mem_Read+0x114>
 80019fc:	b9a2      	cbnz	r2, 8001a28 <HAL_I2C_Mem_Read+0x114>
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 80019fe:	9600      	str	r6, [sp, #0]
 8001a00:	4643      	mov	r3, r8
 8001a02:	2180      	movs	r1, #128	; 0x80
 8001a04:	4620      	mov	r0, r4
 8001a06:	f7ff fd64 	bl	80014d2 <I2C_WaitOnFlagUntilTimeout>
 8001a0a:	2800      	cmp	r0, #0
 8001a0c:	d19a      	bne.n	8001944 <HAL_I2C_Mem_Read+0x30>
        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8001a0e:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8001a10:	b29b      	uxth	r3, r3
 8001a12:	2bff      	cmp	r3, #255	; 0xff
 8001a14:	d92f      	bls.n	8001a76 <HAL_I2C_Mem_Read+0x162>
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8001a16:	22ff      	movs	r2, #255	; 0xff
 8001a18:	8522      	strh	r2, [r4, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t) hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8001a1a:	9000      	str	r0, [sp, #0]
 8001a1c:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8001a20:	4639      	mov	r1, r7
 8001a22:	4620      	mov	r0, r4
 8001a24:	f7ff fd3b 	bl	800149e <I2C_TransferConfig>
    while (hi2c->XferCount > 0U);
 8001a28:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8001a2a:	b29b      	uxth	r3, r3
 8001a2c:	2b00      	cmp	r3, #0
 8001a2e:	d1ca      	bne.n	80019c6 <HAL_I2C_Mem_Read+0xb2>
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8001a30:	4632      	mov	r2, r6
 8001a32:	4641      	mov	r1, r8
 8001a34:	4620      	mov	r0, r4
 8001a36:	f7ff fe3f 	bl	80016b8 <I2C_WaitOnSTOPFlagUntilTimeout>
 8001a3a:	2800      	cmp	r0, #0
 8001a3c:	d182      	bne.n	8001944 <HAL_I2C_Mem_Read+0x30>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8001a3e:	6823      	ldr	r3, [r4, #0]
 8001a40:	2120      	movs	r1, #32
 8001a42:	61d9      	str	r1, [r3, #28]
    I2C_RESET_CR2(hi2c);
 8001a44:	685a      	ldr	r2, [r3, #4]
 8001a46:	f022 72ff 	bic.w	r2, r2, #33423360	; 0x1fe0000
 8001a4a:	f422 328b 	bic.w	r2, r2, #71168	; 0x11600
 8001a4e:	f422 72ff 	bic.w	r2, r2, #510	; 0x1fe
 8001a52:	f022 0201 	bic.w	r2, r2, #1
 8001a56:	605a      	str	r2, [r3, #4]
    hi2c->State = HAL_I2C_STATE_READY;
 8001a58:	f884 1041 	strb.w	r1, [r4, #65]	; 0x41
    __HAL_UNLOCK(hi2c);
 8001a5c:	f884 0040 	strb.w	r0, [r4, #64]	; 0x40
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8001a60:	f884 0042 	strb.w	r0, [r4, #66]	; 0x42
    return HAL_OK;
 8001a64:	e76f      	b.n	8001946 <HAL_I2C_Mem_Read+0x32>
      hi2c->XferSize = hi2c->XferCount;
 8001a66:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_GENERATE_START_READ);
 8001a68:	9300      	str	r3, [sp, #0]
      hi2c->XferSize = hi2c->XferCount;
 8001a6a:	b292      	uxth	r2, r2
 8001a6c:	8522      	strh	r2, [r4, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_GENERATE_START_READ);
 8001a6e:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8001a72:	b2d2      	uxtb	r2, r2
 8001a74:	e7a3      	b.n	80019be <HAL_I2C_Mem_Read+0xaa>
          hi2c->XferSize = hi2c->XferCount;
 8001a76:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8001a78:	9000      	str	r0, [sp, #0]
          hi2c->XferSize = hi2c->XferCount;
 8001a7a:	b292      	uxth	r2, r2
 8001a7c:	8522      	strh	r2, [r4, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8001a7e:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8001a82:	b2d2      	uxtb	r2, r2
 8001a84:	e7cc      	b.n	8001a20 <HAL_I2C_Mem_Read+0x10c>
    return HAL_BUSY;
 8001a86:	2002      	movs	r0, #2
 8001a88:	e75d      	b.n	8001946 <HAL_I2C_Mem_Read+0x32>
 8001a8a:	bf00      	nop
 8001a8c:	80002400 	.word	0x80002400

08001a90 <HAL_I2CEx_ConfigAnalogFilter>:
{
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8001a90:	f890 2041 	ldrb.w	r2, [r0, #65]	; 0x41
 8001a94:	b2d2      	uxtb	r2, r2
 8001a96:	2a20      	cmp	r2, #32
{
 8001a98:	b510      	push	{r4, lr}
  if (hi2c->State == HAL_I2C_STATE_READY)
 8001a9a:	d11d      	bne.n	8001ad8 <HAL_I2CEx_ConfigAnalogFilter+0x48>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8001a9c:	f890 3040 	ldrb.w	r3, [r0, #64]	; 0x40
 8001aa0:	2b01      	cmp	r3, #1
 8001aa2:	d019      	beq.n	8001ad8 <HAL_I2CEx_ConfigAnalogFilter+0x48>

    hi2c->State = HAL_I2C_STATE_BUSY;
 8001aa4:	2324      	movs	r3, #36	; 0x24
 8001aa6:	f880 3041 	strb.w	r3, [r0, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8001aaa:	6803      	ldr	r3, [r0, #0]
 8001aac:	681c      	ldr	r4, [r3, #0]
 8001aae:	f024 0401 	bic.w	r4, r4, #1
 8001ab2:	601c      	str	r4, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8001ab4:	681c      	ldr	r4, [r3, #0]
 8001ab6:	f424 5480 	bic.w	r4, r4, #4096	; 0x1000
 8001aba:	601c      	str	r4, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8001abc:	681c      	ldr	r4, [r3, #0]
 8001abe:	4321      	orrs	r1, r4
 8001ac0:	6019      	str	r1, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8001ac2:	6819      	ldr	r1, [r3, #0]
 8001ac4:	f041 0101 	orr.w	r1, r1, #1
 8001ac8:	6019      	str	r1, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8001aca:	2300      	movs	r3, #0
    hi2c->State = HAL_I2C_STATE_READY;
 8001acc:	f880 2041 	strb.w	r2, [r0, #65]	; 0x41
    __HAL_UNLOCK(hi2c);
 8001ad0:	f880 3040 	strb.w	r3, [r0, #64]	; 0x40

    return HAL_OK;
 8001ad4:	4618      	mov	r0, r3
 8001ad6:	bd10      	pop	{r4, pc}
  }
  else
  {
    return HAL_BUSY;
 8001ad8:	2002      	movs	r0, #2
  }
}
 8001ada:	bd10      	pop	{r4, pc}

08001adc <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8001adc:	b510      	push	{r4, lr}

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8001ade:	f890 4041 	ldrb.w	r4, [r0, #65]	; 0x41
 8001ae2:	b2e4      	uxtb	r4, r4
 8001ae4:	2c20      	cmp	r4, #32
 8001ae6:	d11c      	bne.n	8001b22 <HAL_I2CEx_ConfigDigitalFilter+0x46>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8001ae8:	f890 3040 	ldrb.w	r3, [r0, #64]	; 0x40
 8001aec:	2b01      	cmp	r3, #1
 8001aee:	d018      	beq.n	8001b22 <HAL_I2CEx_ConfigDigitalFilter+0x46>

    hi2c->State = HAL_I2C_STATE_BUSY;
 8001af0:	2324      	movs	r3, #36	; 0x24
 8001af2:	f880 3041 	strb.w	r3, [r0, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8001af6:	6803      	ldr	r3, [r0, #0]
 8001af8:	681a      	ldr	r2, [r3, #0]
 8001afa:	f022 0201 	bic.w	r2, r2, #1
 8001afe:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8001b00:	681a      	ldr	r2, [r3, #0]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8001b02:	f422 6270 	bic.w	r2, r2, #3840	; 0xf00

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8001b06:	ea42 2101 	orr.w	r1, r2, r1, lsl #8

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8001b0a:	6019      	str	r1, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8001b0c:	681a      	ldr	r2, [r3, #0]
 8001b0e:	f042 0201 	orr.w	r2, r2, #1
 8001b12:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8001b14:	2300      	movs	r3, #0
    hi2c->State = HAL_I2C_STATE_READY;
 8001b16:	f880 4041 	strb.w	r4, [r0, #65]	; 0x41
    __HAL_UNLOCK(hi2c);
 8001b1a:	f880 3040 	strb.w	r3, [r0, #64]	; 0x40

    return HAL_OK;
 8001b1e:	4618      	mov	r0, r3
 8001b20:	bd10      	pop	{r4, pc}
  }
  else
  {
    return HAL_BUSY;
 8001b22:	2002      	movs	r0, #2
  }
}
 8001b24:	bd10      	pop	{r4, pc}
	...

08001b28 <HAL_PWR_EnableBkUpAccess>:
  *        back-up domain.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8001b28:	4a02      	ldr	r2, [pc, #8]	; (8001b34 <HAL_PWR_EnableBkUpAccess+0xc>)
 8001b2a:	6813      	ldr	r3, [r2, #0]
 8001b2c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001b30:	6013      	str	r3, [r2, #0]
 8001b32:	4770      	bx	lr
 8001b34:	40007000 	.word	0x40007000

08001b38 <HAL_PWR_EnterSTANDBYMode>:
  * @retval None
  */
void HAL_PWR_EnterSTANDBYMode(void)
{
  /* Set Stand-by mode */
  MODIFY_REG(PWR->CR1, PWR_CR1_LPMS, PWR_CR1_LPMS_STANDBY);
 8001b38:	4a06      	ldr	r2, [pc, #24]	; (8001b54 <HAL_PWR_EnterSTANDBYMode+0x1c>)
 8001b3a:	6813      	ldr	r3, [r2, #0]
 8001b3c:	f023 0307 	bic.w	r3, r3, #7
 8001b40:	f043 0303 	orr.w	r3, r3, #3
 8001b44:	6013      	str	r3, [r2, #0]

  /* Set SLEEPDEEP bit of Cortex System Control Register */
  SET_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPDEEP_Msk));
 8001b46:	4a04      	ldr	r2, [pc, #16]	; (8001b58 <HAL_PWR_EnterSTANDBYMode+0x20>)
 8001b48:	6913      	ldr	r3, [r2, #16]
 8001b4a:	f043 0304 	orr.w	r3, r3, #4
 8001b4e:	6113      	str	r3, [r2, #16]
  __ASM volatile ("wfi");
 8001b50:	bf30      	wfi
 8001b52:	4770      	bx	lr
 8001b54:	40007000 	.word	0x40007000
 8001b58:	e000ed00 	.word	0xe000ed00

08001b5c <HAL_PWREx_GetVoltageRange>:
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 8001b5c:	4b02      	ldr	r3, [pc, #8]	; (8001b68 <HAL_PWREx_GetVoltageRange+0xc>)
 8001b5e:	6818      	ldr	r0, [r3, #0]
#endif
}
 8001b60:	f400 60c0 	and.w	r0, r0, #1536	; 0x600
 8001b64:	4770      	bx	lr
 8001b66:	bf00      	nop
 8001b68:	40007000 	.word	0x40007000

08001b6c <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8001b6c:	4b17      	ldr	r3, [pc, #92]	; (8001bcc <HAL_PWREx_ControlVoltageScaling+0x60>)
#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 8001b6e:	681a      	ldr	r2, [r3, #0]
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8001b70:	f5b0 7f00 	cmp.w	r0, #512	; 0x200
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 8001b74:	f402 62c0 	and.w	r2, r2, #1536	; 0x600
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8001b78:	d11c      	bne.n	8001bb4 <HAL_PWREx_ControlVoltageScaling+0x48>
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 8001b7a:	f5b2 7f00 	cmp.w	r2, #512	; 0x200
 8001b7e:	d015      	beq.n	8001bac <HAL_PWREx_ControlVoltageScaling+0x40>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8001b80:	681a      	ldr	r2, [r3, #0]
 8001b82:	f422 62c0 	bic.w	r2, r2, #1536	; 0x600
 8001b86:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8001b8a:	601a      	str	r2, [r3, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8001b8c:	4a10      	ldr	r2, [pc, #64]	; (8001bd0 <HAL_PWREx_ControlVoltageScaling+0x64>)
 8001b8e:	6811      	ldr	r1, [r2, #0]
 8001b90:	2232      	movs	r2, #50	; 0x32
 8001b92:	434a      	muls	r2, r1
 8001b94:	490f      	ldr	r1, [pc, #60]	; (8001bd4 <HAL_PWREx_ControlVoltageScaling+0x68>)
 8001b96:	fbb2 f2f1 	udiv	r2, r2, r1
 8001b9a:	4619      	mov	r1, r3
 8001b9c:	3201      	adds	r2, #1
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8001b9e:	6958      	ldr	r0, [r3, #20]
 8001ba0:	0540      	lsls	r0, r0, #21
 8001ba2:	d500      	bpl.n	8001ba6 <HAL_PWREx_ControlVoltageScaling+0x3a>
 8001ba4:	b922      	cbnz	r2, 8001bb0 <HAL_PWREx_ControlVoltageScaling+0x44>
      {
        wait_loop_index--;
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8001ba6:	694b      	ldr	r3, [r1, #20]
 8001ba8:	055b      	lsls	r3, r3, #21
 8001baa:	d40d      	bmi.n	8001bc8 <HAL_PWREx_ControlVoltageScaling+0x5c>
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8001bac:	2000      	movs	r0, #0
 8001bae:	4770      	bx	lr
        wait_loop_index--;
 8001bb0:	3a01      	subs	r2, #1
 8001bb2:	e7f4      	b.n	8001b9e <HAL_PWREx_ControlVoltageScaling+0x32>
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 8001bb4:	f5b2 6f80 	cmp.w	r2, #1024	; 0x400
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8001bb8:	bf1f      	itttt	ne
 8001bba:	681a      	ldrne	r2, [r3, #0]
 8001bbc:	f422 62c0 	bicne.w	r2, r2, #1536	; 0x600
 8001bc0:	f442 6280 	orrne.w	r2, r2, #1024	; 0x400
 8001bc4:	601a      	strne	r2, [r3, #0]
 8001bc6:	e7f1      	b.n	8001bac <HAL_PWREx_ControlVoltageScaling+0x40>
        return HAL_TIMEOUT;
 8001bc8:	2003      	movs	r0, #3
}
 8001bca:	4770      	bx	lr
 8001bcc:	40007000 	.word	0x40007000
 8001bd0:	20000028 	.word	0x20000028
 8001bd4:	000f4240 	.word	0x000f4240

08001bd8 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8001bd8:	b537      	push	{r0, r1, r2, r4, r5, lr}
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8001bda:	4d1e      	ldr	r5, [pc, #120]	; (8001c54 <RCC_SetFlashLatencyFromMSIRange+0x7c>)
 8001bdc:	6dab      	ldr	r3, [r5, #88]	; 0x58
 8001bde:	00da      	lsls	r2, r3, #3
{
 8001be0:	4604      	mov	r4, r0
  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8001be2:	d518      	bpl.n	8001c16 <RCC_SetFlashLatencyFromMSIRange+0x3e>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8001be4:	f7ff ffba 	bl	8001b5c <HAL_PWREx_GetVoltageRange>
    __HAL_RCC_PWR_CLK_ENABLE();
    vos = HAL_PWREx_GetVoltageRange();
    __HAL_RCC_PWR_CLK_DISABLE();
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 8001be8:	f5b0 7f00 	cmp.w	r0, #512	; 0x200
 8001bec:	d123      	bne.n	8001c36 <RCC_SetFlashLatencyFromMSIRange+0x5e>
  {
    if(msirange > RCC_MSIRANGE_8)
 8001bee:	2c80      	cmp	r4, #128	; 0x80
 8001bf0:	d929      	bls.n	8001c46 <RCC_SetFlashLatencyFromMSIRange+0x6e>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8001bf2:	2ca0      	cmp	r4, #160	; 0xa0
        latency = FLASH_LATENCY_2; /* 2WS */
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8001bf4:	bf8c      	ite	hi
 8001bf6:	2002      	movhi	r0, #2
 8001bf8:	2001      	movls	r0, #1
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8001bfa:	4a17      	ldr	r2, [pc, #92]	; (8001c58 <RCC_SetFlashLatencyFromMSIRange+0x80>)
 8001bfc:	6813      	ldr	r3, [r2, #0]
 8001bfe:	f023 0307 	bic.w	r3, r3, #7
 8001c02:	4303      	orrs	r3, r0
 8001c04:	6013      	str	r3, [r2, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8001c06:	6813      	ldr	r3, [r2, #0]
 8001c08:	f003 0307 	and.w	r3, r3, #7
  {
    return HAL_ERROR;
  }

  return HAL_OK;
}
 8001c0c:	1a18      	subs	r0, r3, r0
 8001c0e:	bf18      	it	ne
 8001c10:	2001      	movne	r0, #1
 8001c12:	b003      	add	sp, #12
 8001c14:	bd30      	pop	{r4, r5, pc}
    __HAL_RCC_PWR_CLK_ENABLE();
 8001c16:	6dab      	ldr	r3, [r5, #88]	; 0x58
 8001c18:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001c1c:	65ab      	str	r3, [r5, #88]	; 0x58
 8001c1e:	6dab      	ldr	r3, [r5, #88]	; 0x58
 8001c20:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001c24:	9301      	str	r3, [sp, #4]
 8001c26:	9b01      	ldr	r3, [sp, #4]
    vos = HAL_PWREx_GetVoltageRange();
 8001c28:	f7ff ff98 	bl	8001b5c <HAL_PWREx_GetVoltageRange>
    __HAL_RCC_PWR_CLK_DISABLE();
 8001c2c:	6dab      	ldr	r3, [r5, #88]	; 0x58
 8001c2e:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001c32:	65ab      	str	r3, [r5, #88]	; 0x58
 8001c34:	e7d8      	b.n	8001be8 <RCC_SetFlashLatencyFromMSIRange+0x10>
    if(msirange > RCC_MSIRANGE_8)
 8001c36:	2c80      	cmp	r4, #128	; 0x80
 8001c38:	d807      	bhi.n	8001c4a <RCC_SetFlashLatencyFromMSIRange+0x72>
      if(msirange == RCC_MSIRANGE_8)
 8001c3a:	d008      	beq.n	8001c4e <RCC_SetFlashLatencyFromMSIRange+0x76>
      else if(msirange == RCC_MSIRANGE_7)
 8001c3c:	f1a4 0370 	sub.w	r3, r4, #112	; 0x70
 8001c40:	4258      	negs	r0, r3
 8001c42:	4158      	adcs	r0, r3
 8001c44:	e7d9      	b.n	8001bfa <RCC_SetFlashLatencyFromMSIRange+0x22>
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8001c46:	2000      	movs	r0, #0
 8001c48:	e7d7      	b.n	8001bfa <RCC_SetFlashLatencyFromMSIRange+0x22>
      latency = FLASH_LATENCY_3; /* 3WS */
 8001c4a:	2003      	movs	r0, #3
 8001c4c:	e7d5      	b.n	8001bfa <RCC_SetFlashLatencyFromMSIRange+0x22>
        latency = FLASH_LATENCY_2; /* 2WS */
 8001c4e:	2002      	movs	r0, #2
 8001c50:	e7d3      	b.n	8001bfa <RCC_SetFlashLatencyFromMSIRange+0x22>
 8001c52:	bf00      	nop
 8001c54:	40021000 	.word	0x40021000
 8001c58:	40022000 	.word	0x40022000

08001c5c <HAL_RCC_GetSysClockFreq>:
  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001c5c:	4b25      	ldr	r3, [pc, #148]	; (8001cf4 <HAL_RCC_GetSysClockFreq+0x98>)
 8001c5e:	689a      	ldr	r2, [r3, #8]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8001c60:	68d9      	ldr	r1, [r3, #12]
  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8001c62:	f012 020c 	ands.w	r2, r2, #12
 8001c66:	d005      	beq.n	8001c74 <HAL_RCC_GetSysClockFreq+0x18>
 8001c68:	2a0c      	cmp	r2, #12
 8001c6a:	d115      	bne.n	8001c98 <HAL_RCC_GetSysClockFreq+0x3c>
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8001c6c:	f001 0103 	and.w	r1, r1, #3
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8001c70:	2901      	cmp	r1, #1
 8001c72:	d118      	bne.n	8001ca6 <HAL_RCC_GetSysClockFreq+0x4a>
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8001c74:	6819      	ldr	r1, [r3, #0]
    msirange = MSIRangeTable[msirange];
 8001c76:	4820      	ldr	r0, [pc, #128]	; (8001cf8 <HAL_RCC_GetSysClockFreq+0x9c>)
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8001c78:	0709      	lsls	r1, r1, #28
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8001c7a:	bf55      	itete	pl
 8001c7c:	f8d3 1094 	ldrpl.w	r1, [r3, #148]	; 0x94
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8001c80:	6819      	ldrmi	r1, [r3, #0]
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8001c82:	f3c1 2103 	ubfxpl	r1, r1, #8, #4
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8001c86:	f3c1 1103 	ubfxmi	r1, r1, #4, #4
    msirange = MSIRangeTable[msirange];
 8001c8a:	f850 0021 	ldr.w	r0, [r0, r1, lsl #2]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8001c8e:	b382      	cbz	r2, 8001cf2 <HAL_RCC_GetSysClockFreq+0x96>
  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8001c90:	2a0c      	cmp	r2, #12
 8001c92:	d009      	beq.n	8001ca8 <HAL_RCC_GetSysClockFreq+0x4c>
 8001c94:	2000      	movs	r0, #0
  return sysclockfreq;
 8001c96:	4770      	bx	lr
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 8001c98:	2a04      	cmp	r2, #4
 8001c9a:	d029      	beq.n	8001cf0 <HAL_RCC_GetSysClockFreq+0x94>
 8001c9c:	2a08      	cmp	r2, #8
 8001c9e:	4817      	ldr	r0, [pc, #92]	; (8001cfc <HAL_RCC_GetSysClockFreq+0xa0>)
 8001ca0:	bf18      	it	ne
 8001ca2:	2000      	movne	r0, #0
 8001ca4:	4770      	bx	lr
  uint32_t msirange = 0U, sysclockfreq = 0U;
 8001ca6:	2000      	movs	r0, #0
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8001ca8:	68d9      	ldr	r1, [r3, #12]
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8001caa:	68da      	ldr	r2, [r3, #12]
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8001cac:	f001 0103 	and.w	r1, r1, #3
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8001cb0:	f3c2 1202 	ubfx	r2, r2, #4, #3
    switch (pllsource)
 8001cb4:	2902      	cmp	r1, #2
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8001cb6:	f102 0201 	add.w	r2, r2, #1
    switch (pllsource)
 8001cba:	d005      	beq.n	8001cc8 <HAL_RCC_GetSysClockFreq+0x6c>
 8001cbc:	2903      	cmp	r1, #3
 8001cbe:	d012      	beq.n	8001ce6 <HAL_RCC_GetSysClockFreq+0x8a>
      pllvco = (msirange / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8001cc0:	68d9      	ldr	r1, [r3, #12]
 8001cc2:	f3c1 2106 	ubfx	r1, r1, #8, #7
 8001cc6:	e003      	b.n	8001cd0 <HAL_RCC_GetSysClockFreq+0x74>
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8001cc8:	68d9      	ldr	r1, [r3, #12]
 8001cca:	480d      	ldr	r0, [pc, #52]	; (8001d00 <HAL_RCC_GetSysClockFreq+0xa4>)
 8001ccc:	f3c1 2106 	ubfx	r1, r1, #8, #7
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8001cd0:	68db      	ldr	r3, [r3, #12]
      pllvco = (msirange / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8001cd2:	fbb0 f0f2 	udiv	r0, r0, r2
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8001cd6:	f3c3 6341 	ubfx	r3, r3, #25, #2
 8001cda:	3301      	adds	r3, #1
      pllvco = (msirange / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8001cdc:	4348      	muls	r0, r1
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8001cde:	005b      	lsls	r3, r3, #1
    sysclockfreq = pllvco/pllr;
 8001ce0:	fbb0 f0f3 	udiv	r0, r0, r3
 8001ce4:	4770      	bx	lr
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8001ce6:	68d9      	ldr	r1, [r3, #12]
 8001ce8:	4804      	ldr	r0, [pc, #16]	; (8001cfc <HAL_RCC_GetSysClockFreq+0xa0>)
 8001cea:	f3c1 2106 	ubfx	r1, r1, #8, #7
 8001cee:	e7ef      	b.n	8001cd0 <HAL_RCC_GetSysClockFreq+0x74>
    sysclockfreq = HSI_VALUE;
 8001cf0:	4803      	ldr	r0, [pc, #12]	; (8001d00 <HAL_RCC_GetSysClockFreq+0xa4>)
}
 8001cf2:	4770      	bx	lr
 8001cf4:	40021000 	.word	0x40021000
 8001cf8:	08007354 	.word	0x08007354
 8001cfc:	007a1200 	.word	0x007a1200
 8001d00:	00f42400 	.word	0x00f42400

08001d04 <HAL_RCC_OscConfig>:
{
 8001d04:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
  if(RCC_OscInitStruct == NULL)
 8001d08:	4605      	mov	r5, r0
 8001d0a:	b918      	cbnz	r0, 8001d14 <HAL_RCC_OscConfig+0x10>
    return HAL_ERROR;
 8001d0c:	2001      	movs	r0, #1
}
 8001d0e:	b003      	add	sp, #12
 8001d10:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001d14:	4ca5      	ldr	r4, [pc, #660]	; (8001fac <HAL_RCC_OscConfig+0x2a8>)
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8001d16:	6803      	ldr	r3, [r0, #0]
  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001d18:	68a6      	ldr	r6, [r4, #8]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8001d1a:	68e7      	ldr	r7, [r4, #12]
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8001d1c:	06db      	lsls	r3, r3, #27
  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001d1e:	f006 060c 	and.w	r6, r6, #12
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8001d22:	f007 0703 	and.w	r7, r7, #3
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8001d26:	d53c      	bpl.n	8001da2 <HAL_RCC_OscConfig+0x9e>
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8001d28:	b11e      	cbz	r6, 8001d32 <HAL_RCC_OscConfig+0x2e>
 8001d2a:	2e0c      	cmp	r6, #12
 8001d2c:	d163      	bne.n	8001df6 <HAL_RCC_OscConfig+0xf2>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8001d2e:	2f01      	cmp	r7, #1
 8001d30:	d161      	bne.n	8001df6 <HAL_RCC_OscConfig+0xf2>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8001d32:	6823      	ldr	r3, [r4, #0]
 8001d34:	0798      	lsls	r0, r3, #30
 8001d36:	d502      	bpl.n	8001d3e <HAL_RCC_OscConfig+0x3a>
 8001d38:	69ab      	ldr	r3, [r5, #24]
 8001d3a:	2b00      	cmp	r3, #0
 8001d3c:	d0e6      	beq.n	8001d0c <HAL_RCC_OscConfig+0x8>
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8001d3e:	6823      	ldr	r3, [r4, #0]
 8001d40:	6a28      	ldr	r0, [r5, #32]
 8001d42:	0719      	lsls	r1, r3, #28
 8001d44:	bf56      	itet	pl
 8001d46:	f8d4 3094 	ldrpl.w	r3, [r4, #148]	; 0x94
 8001d4a:	6823      	ldrmi	r3, [r4, #0]
 8001d4c:	091b      	lsrpl	r3, r3, #4
 8001d4e:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8001d52:	4283      	cmp	r3, r0
 8001d54:	d23a      	bcs.n	8001dcc <HAL_RCC_OscConfig+0xc8>
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8001d56:	f7ff ff3f 	bl	8001bd8 <RCC_SetFlashLatencyFromMSIRange>
 8001d5a:	2800      	cmp	r0, #0
 8001d5c:	d1d6      	bne.n	8001d0c <HAL_RCC_OscConfig+0x8>
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8001d5e:	6823      	ldr	r3, [r4, #0]
 8001d60:	f043 0308 	orr.w	r3, r3, #8
 8001d64:	6023      	str	r3, [r4, #0]
 8001d66:	6823      	ldr	r3, [r4, #0]
 8001d68:	6a2a      	ldr	r2, [r5, #32]
 8001d6a:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8001d6e:	4313      	orrs	r3, r2
 8001d70:	6023      	str	r3, [r4, #0]
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8001d72:	6863      	ldr	r3, [r4, #4]
 8001d74:	69ea      	ldr	r2, [r5, #28]
 8001d76:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8001d7a:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 8001d7e:	6063      	str	r3, [r4, #4]
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8001d80:	f7ff ff6c 	bl	8001c5c <HAL_RCC_GetSysClockFreq>
 8001d84:	68a3      	ldr	r3, [r4, #8]
 8001d86:	4a8a      	ldr	r2, [pc, #552]	; (8001fb0 <HAL_RCC_OscConfig+0x2ac>)
 8001d88:	f3c3 1303 	ubfx	r3, r3, #4, #4
 8001d8c:	5cd3      	ldrb	r3, [r2, r3]
 8001d8e:	f003 031f 	and.w	r3, r3, #31
 8001d92:	40d8      	lsrs	r0, r3
 8001d94:	4b87      	ldr	r3, [pc, #540]	; (8001fb4 <HAL_RCC_OscConfig+0x2b0>)
 8001d96:	6018      	str	r0, [r3, #0]
        status = HAL_InitTick (TICK_INT_PRIORITY);
 8001d98:	2000      	movs	r0, #0
 8001d9a:	f7fe fbf9 	bl	8000590 <HAL_InitTick>
        if(status != HAL_OK)
 8001d9e:	2800      	cmp	r0, #0
 8001da0:	d1b5      	bne.n	8001d0e <HAL_RCC_OscConfig+0xa>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001da2:	682b      	ldr	r3, [r5, #0]
 8001da4:	07d8      	lsls	r0, r3, #31
 8001da6:	d45d      	bmi.n	8001e64 <HAL_RCC_OscConfig+0x160>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001da8:	682b      	ldr	r3, [r5, #0]
 8001daa:	0799      	lsls	r1, r3, #30
 8001dac:	f100 809c 	bmi.w	8001ee8 <HAL_RCC_OscConfig+0x1e4>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001db0:	682b      	ldr	r3, [r5, #0]
 8001db2:	0718      	lsls	r0, r3, #28
 8001db4:	f100 80d0 	bmi.w	8001f58 <HAL_RCC_OscConfig+0x254>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001db8:	682b      	ldr	r3, [r5, #0]
 8001dba:	0759      	lsls	r1, r3, #29
 8001dbc:	f100 80fc 	bmi.w	8001fb8 <HAL_RCC_OscConfig+0x2b4>
  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8001dc0:	6aab      	ldr	r3, [r5, #40]	; 0x28
 8001dc2:	2b00      	cmp	r3, #0
 8001dc4:	f040 8165 	bne.w	8002092 <HAL_RCC_OscConfig+0x38e>
  return HAL_OK;
 8001dc8:	2000      	movs	r0, #0
 8001dca:	e7a0      	b.n	8001d0e <HAL_RCC_OscConfig+0xa>
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8001dcc:	6823      	ldr	r3, [r4, #0]
 8001dce:	f043 0308 	orr.w	r3, r3, #8
 8001dd2:	6023      	str	r3, [r4, #0]
 8001dd4:	6823      	ldr	r3, [r4, #0]
 8001dd6:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8001dda:	4303      	orrs	r3, r0
 8001ddc:	6023      	str	r3, [r4, #0]
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8001dde:	6863      	ldr	r3, [r4, #4]
 8001de0:	69ea      	ldr	r2, [r5, #28]
 8001de2:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8001de6:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 8001dea:	6063      	str	r3, [r4, #4]
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8001dec:	f7ff fef4 	bl	8001bd8 <RCC_SetFlashLatencyFromMSIRange>
 8001df0:	2800      	cmp	r0, #0
 8001df2:	d0c5      	beq.n	8001d80 <HAL_RCC_OscConfig+0x7c>
 8001df4:	e78a      	b.n	8001d0c <HAL_RCC_OscConfig+0x8>
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8001df6:	69ab      	ldr	r3, [r5, #24]
 8001df8:	b31b      	cbz	r3, 8001e42 <HAL_RCC_OscConfig+0x13e>
        __HAL_RCC_MSI_ENABLE();
 8001dfa:	6823      	ldr	r3, [r4, #0]
 8001dfc:	f043 0301 	orr.w	r3, r3, #1
 8001e00:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 8001e02:	f7fe fbfb 	bl	80005fc <HAL_GetTick>
 8001e06:	4680      	mov	r8, r0
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8001e08:	6823      	ldr	r3, [r4, #0]
 8001e0a:	079a      	lsls	r2, r3, #30
 8001e0c:	d511      	bpl.n	8001e32 <HAL_RCC_OscConfig+0x12e>
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8001e0e:	6823      	ldr	r3, [r4, #0]
 8001e10:	f043 0308 	orr.w	r3, r3, #8
 8001e14:	6023      	str	r3, [r4, #0]
 8001e16:	6823      	ldr	r3, [r4, #0]
 8001e18:	6a2a      	ldr	r2, [r5, #32]
 8001e1a:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8001e1e:	4313      	orrs	r3, r2
 8001e20:	6023      	str	r3, [r4, #0]
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8001e22:	6863      	ldr	r3, [r4, #4]
 8001e24:	69ea      	ldr	r2, [r5, #28]
 8001e26:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8001e2a:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 8001e2e:	6063      	str	r3, [r4, #4]
 8001e30:	e7b7      	b.n	8001da2 <HAL_RCC_OscConfig+0x9e>
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8001e32:	f7fe fbe3 	bl	80005fc <HAL_GetTick>
 8001e36:	eba0 0008 	sub.w	r0, r0, r8
 8001e3a:	2802      	cmp	r0, #2
 8001e3c:	d9e4      	bls.n	8001e08 <HAL_RCC_OscConfig+0x104>
            return HAL_TIMEOUT;
 8001e3e:	2003      	movs	r0, #3
 8001e40:	e765      	b.n	8001d0e <HAL_RCC_OscConfig+0xa>
        __HAL_RCC_MSI_DISABLE();
 8001e42:	6823      	ldr	r3, [r4, #0]
 8001e44:	f023 0301 	bic.w	r3, r3, #1
 8001e48:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 8001e4a:	f7fe fbd7 	bl	80005fc <HAL_GetTick>
 8001e4e:	4680      	mov	r8, r0
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8001e50:	6823      	ldr	r3, [r4, #0]
 8001e52:	079b      	lsls	r3, r3, #30
 8001e54:	d5a5      	bpl.n	8001da2 <HAL_RCC_OscConfig+0x9e>
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8001e56:	f7fe fbd1 	bl	80005fc <HAL_GetTick>
 8001e5a:	eba0 0008 	sub.w	r0, r0, r8
 8001e5e:	2802      	cmp	r0, #2
 8001e60:	d9f6      	bls.n	8001e50 <HAL_RCC_OscConfig+0x14c>
 8001e62:	e7ec      	b.n	8001e3e <HAL_RCC_OscConfig+0x13a>
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8001e64:	2e08      	cmp	r6, #8
 8001e66:	d003      	beq.n	8001e70 <HAL_RCC_OscConfig+0x16c>
 8001e68:	2e0c      	cmp	r6, #12
 8001e6a:	d108      	bne.n	8001e7e <HAL_RCC_OscConfig+0x17a>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_HSE)))
 8001e6c:	2f03      	cmp	r7, #3
 8001e6e:	d106      	bne.n	8001e7e <HAL_RCC_OscConfig+0x17a>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001e70:	6823      	ldr	r3, [r4, #0]
 8001e72:	039a      	lsls	r2, r3, #14
 8001e74:	d598      	bpl.n	8001da8 <HAL_RCC_OscConfig+0xa4>
 8001e76:	686b      	ldr	r3, [r5, #4]
 8001e78:	2b00      	cmp	r3, #0
 8001e7a:	d195      	bne.n	8001da8 <HAL_RCC_OscConfig+0xa4>
 8001e7c:	e746      	b.n	8001d0c <HAL_RCC_OscConfig+0x8>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001e7e:	686b      	ldr	r3, [r5, #4]
 8001e80:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001e84:	d110      	bne.n	8001ea8 <HAL_RCC_OscConfig+0x1a4>
 8001e86:	6823      	ldr	r3, [r4, #0]
 8001e88:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001e8c:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 8001e8e:	f7fe fbb5 	bl	80005fc <HAL_GetTick>
 8001e92:	4680      	mov	r8, r0
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001e94:	6823      	ldr	r3, [r4, #0]
 8001e96:	039b      	lsls	r3, r3, #14
 8001e98:	d486      	bmi.n	8001da8 <HAL_RCC_OscConfig+0xa4>
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001e9a:	f7fe fbaf 	bl	80005fc <HAL_GetTick>
 8001e9e:	eba0 0008 	sub.w	r0, r0, r8
 8001ea2:	2864      	cmp	r0, #100	; 0x64
 8001ea4:	d9f6      	bls.n	8001e94 <HAL_RCC_OscConfig+0x190>
 8001ea6:	e7ca      	b.n	8001e3e <HAL_RCC_OscConfig+0x13a>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001ea8:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8001eac:	d104      	bne.n	8001eb8 <HAL_RCC_OscConfig+0x1b4>
 8001eae:	6823      	ldr	r3, [r4, #0]
 8001eb0:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001eb4:	6023      	str	r3, [r4, #0]
 8001eb6:	e7e6      	b.n	8001e86 <HAL_RCC_OscConfig+0x182>
 8001eb8:	6822      	ldr	r2, [r4, #0]
 8001eba:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8001ebe:	6022      	str	r2, [r4, #0]
 8001ec0:	6822      	ldr	r2, [r4, #0]
 8001ec2:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8001ec6:	6022      	str	r2, [r4, #0]
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001ec8:	2b00      	cmp	r3, #0
 8001eca:	d1e0      	bne.n	8001e8e <HAL_RCC_OscConfig+0x18a>
        tickstart = HAL_GetTick();
 8001ecc:	f7fe fb96 	bl	80005fc <HAL_GetTick>
 8001ed0:	4680      	mov	r8, r0
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8001ed2:	6823      	ldr	r3, [r4, #0]
 8001ed4:	0398      	lsls	r0, r3, #14
 8001ed6:	f57f af67 	bpl.w	8001da8 <HAL_RCC_OscConfig+0xa4>
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001eda:	f7fe fb8f 	bl	80005fc <HAL_GetTick>
 8001ede:	eba0 0008 	sub.w	r0, r0, r8
 8001ee2:	2864      	cmp	r0, #100	; 0x64
 8001ee4:	d9f5      	bls.n	8001ed2 <HAL_RCC_OscConfig+0x1ce>
 8001ee6:	e7aa      	b.n	8001e3e <HAL_RCC_OscConfig+0x13a>
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 8001ee8:	2e04      	cmp	r6, #4
 8001eea:	d003      	beq.n	8001ef4 <HAL_RCC_OscConfig+0x1f0>
 8001eec:	2e0c      	cmp	r6, #12
 8001eee:	d110      	bne.n	8001f12 <HAL_RCC_OscConfig+0x20e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_HSI)))
 8001ef0:	2f02      	cmp	r7, #2
 8001ef2:	d10e      	bne.n	8001f12 <HAL_RCC_OscConfig+0x20e>
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8001ef4:	6823      	ldr	r3, [r4, #0]
 8001ef6:	0559      	lsls	r1, r3, #21
 8001ef8:	d503      	bpl.n	8001f02 <HAL_RCC_OscConfig+0x1fe>
 8001efa:	68eb      	ldr	r3, [r5, #12]
 8001efc:	2b00      	cmp	r3, #0
 8001efe:	f43f af05 	beq.w	8001d0c <HAL_RCC_OscConfig+0x8>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001f02:	6863      	ldr	r3, [r4, #4]
 8001f04:	692a      	ldr	r2, [r5, #16]
 8001f06:	f023 53f8 	bic.w	r3, r3, #520093696	; 0x1f000000
 8001f0a:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
 8001f0e:	6063      	str	r3, [r4, #4]
 8001f10:	e74e      	b.n	8001db0 <HAL_RCC_OscConfig+0xac>
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001f12:	68eb      	ldr	r3, [r5, #12]
 8001f14:	b17b      	cbz	r3, 8001f36 <HAL_RCC_OscConfig+0x232>
        __HAL_RCC_HSI_ENABLE();
 8001f16:	6823      	ldr	r3, [r4, #0]
 8001f18:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001f1c:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 8001f1e:	f7fe fb6d 	bl	80005fc <HAL_GetTick>
 8001f22:	4607      	mov	r7, r0
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001f24:	6823      	ldr	r3, [r4, #0]
 8001f26:	055a      	lsls	r2, r3, #21
 8001f28:	d4eb      	bmi.n	8001f02 <HAL_RCC_OscConfig+0x1fe>
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001f2a:	f7fe fb67 	bl	80005fc <HAL_GetTick>
 8001f2e:	1bc0      	subs	r0, r0, r7
 8001f30:	2802      	cmp	r0, #2
 8001f32:	d9f7      	bls.n	8001f24 <HAL_RCC_OscConfig+0x220>
 8001f34:	e783      	b.n	8001e3e <HAL_RCC_OscConfig+0x13a>
        __HAL_RCC_HSI_DISABLE();
 8001f36:	6823      	ldr	r3, [r4, #0]
 8001f38:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8001f3c:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 8001f3e:	f7fe fb5d 	bl	80005fc <HAL_GetTick>
 8001f42:	4607      	mov	r7, r0
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8001f44:	6823      	ldr	r3, [r4, #0]
 8001f46:	055b      	lsls	r3, r3, #21
 8001f48:	f57f af32 	bpl.w	8001db0 <HAL_RCC_OscConfig+0xac>
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001f4c:	f7fe fb56 	bl	80005fc <HAL_GetTick>
 8001f50:	1bc0      	subs	r0, r0, r7
 8001f52:	2802      	cmp	r0, #2
 8001f54:	d9f6      	bls.n	8001f44 <HAL_RCC_OscConfig+0x240>
 8001f56:	e772      	b.n	8001e3e <HAL_RCC_OscConfig+0x13a>
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001f58:	696b      	ldr	r3, [r5, #20]
 8001f5a:	b19b      	cbz	r3, 8001f84 <HAL_RCC_OscConfig+0x280>
      __HAL_RCC_LSI_ENABLE();
 8001f5c:	f8d4 3094 	ldr.w	r3, [r4, #148]	; 0x94
 8001f60:	f043 0301 	orr.w	r3, r3, #1
 8001f64:	f8c4 3094 	str.w	r3, [r4, #148]	; 0x94
      tickstart = HAL_GetTick();
 8001f68:	f7fe fb48 	bl	80005fc <HAL_GetTick>
 8001f6c:	4607      	mov	r7, r0
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8001f6e:	f8d4 3094 	ldr.w	r3, [r4, #148]	; 0x94
 8001f72:	079a      	lsls	r2, r3, #30
 8001f74:	f53f af20 	bmi.w	8001db8 <HAL_RCC_OscConfig+0xb4>
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001f78:	f7fe fb40 	bl	80005fc <HAL_GetTick>
 8001f7c:	1bc0      	subs	r0, r0, r7
 8001f7e:	2802      	cmp	r0, #2
 8001f80:	d9f5      	bls.n	8001f6e <HAL_RCC_OscConfig+0x26a>
 8001f82:	e75c      	b.n	8001e3e <HAL_RCC_OscConfig+0x13a>
      __HAL_RCC_LSI_DISABLE();
 8001f84:	f8d4 3094 	ldr.w	r3, [r4, #148]	; 0x94
 8001f88:	f023 0301 	bic.w	r3, r3, #1
 8001f8c:	f8c4 3094 	str.w	r3, [r4, #148]	; 0x94
      tickstart = HAL_GetTick();
 8001f90:	f7fe fb34 	bl	80005fc <HAL_GetTick>
 8001f94:	4607      	mov	r7, r0
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8001f96:	f8d4 3094 	ldr.w	r3, [r4, #148]	; 0x94
 8001f9a:	079b      	lsls	r3, r3, #30
 8001f9c:	f57f af0c 	bpl.w	8001db8 <HAL_RCC_OscConfig+0xb4>
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001fa0:	f7fe fb2c 	bl	80005fc <HAL_GetTick>
 8001fa4:	1bc0      	subs	r0, r0, r7
 8001fa6:	2802      	cmp	r0, #2
 8001fa8:	d9f5      	bls.n	8001f96 <HAL_RCC_OscConfig+0x292>
 8001faa:	e748      	b.n	8001e3e <HAL_RCC_OscConfig+0x13a>
 8001fac:	40021000 	.word	0x40021000
 8001fb0:	0800733c 	.word	0x0800733c
 8001fb4:	20000028 	.word	0x20000028
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8001fb8:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8001fba:	00d8      	lsls	r0, r3, #3
 8001fbc:	d429      	bmi.n	8002012 <HAL_RCC_OscConfig+0x30e>
      __HAL_RCC_PWR_CLK_ENABLE();
 8001fbe:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8001fc0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001fc4:	65a3      	str	r3, [r4, #88]	; 0x58
 8001fc6:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8001fc8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001fcc:	9301      	str	r3, [sp, #4]
 8001fce:	9b01      	ldr	r3, [sp, #4]
      pwrclkchanged = SET;
 8001fd0:	f04f 0801 	mov.w	r8, #1
    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001fd4:	4f5d      	ldr	r7, [pc, #372]	; (800214c <HAL_RCC_OscConfig+0x448>)
 8001fd6:	683b      	ldr	r3, [r7, #0]
 8001fd8:	05d9      	lsls	r1, r3, #23
 8001fda:	d51d      	bpl.n	8002018 <HAL_RCC_OscConfig+0x314>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001fdc:	68ab      	ldr	r3, [r5, #8]
 8001fde:	2b01      	cmp	r3, #1
 8001fe0:	d12b      	bne.n	800203a <HAL_RCC_OscConfig+0x336>
 8001fe2:	f8d4 3090 	ldr.w	r3, [r4, #144]	; 0x90
 8001fe6:	f043 0301 	orr.w	r3, r3, #1
 8001fea:	f8c4 3090 	str.w	r3, [r4, #144]	; 0x90
      tickstart = HAL_GetTick();
 8001fee:	f7fe fb05 	bl	80005fc <HAL_GetTick>
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001ff2:	f241 3988 	movw	r9, #5000	; 0x1388
      tickstart = HAL_GetTick();
 8001ff6:	4607      	mov	r7, r0
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8001ff8:	f8d4 3090 	ldr.w	r3, [r4, #144]	; 0x90
 8001ffc:	079b      	lsls	r3, r3, #30
 8001ffe:	d542      	bpl.n	8002086 <HAL_RCC_OscConfig+0x382>
    if(pwrclkchanged == SET)
 8002000:	f1b8 0f00 	cmp.w	r8, #0
 8002004:	f43f aedc 	beq.w	8001dc0 <HAL_RCC_OscConfig+0xbc>
      __HAL_RCC_PWR_CLK_DISABLE();
 8002008:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800200a:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800200e:	65a3      	str	r3, [r4, #88]	; 0x58
 8002010:	e6d6      	b.n	8001dc0 <HAL_RCC_OscConfig+0xbc>
    FlagStatus       pwrclkchanged = RESET;
 8002012:	f04f 0800 	mov.w	r8, #0
 8002016:	e7dd      	b.n	8001fd4 <HAL_RCC_OscConfig+0x2d0>
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8002018:	683b      	ldr	r3, [r7, #0]
 800201a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800201e:	603b      	str	r3, [r7, #0]
      tickstart = HAL_GetTick();
 8002020:	f7fe faec 	bl	80005fc <HAL_GetTick>
 8002024:	4681      	mov	r9, r0
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002026:	683b      	ldr	r3, [r7, #0]
 8002028:	05da      	lsls	r2, r3, #23
 800202a:	d4d7      	bmi.n	8001fdc <HAL_RCC_OscConfig+0x2d8>
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800202c:	f7fe fae6 	bl	80005fc <HAL_GetTick>
 8002030:	eba0 0009 	sub.w	r0, r0, r9
 8002034:	2802      	cmp	r0, #2
 8002036:	d9f6      	bls.n	8002026 <HAL_RCC_OscConfig+0x322>
 8002038:	e701      	b.n	8001e3e <HAL_RCC_OscConfig+0x13a>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800203a:	2b05      	cmp	r3, #5
 800203c:	d106      	bne.n	800204c <HAL_RCC_OscConfig+0x348>
 800203e:	f8d4 3090 	ldr.w	r3, [r4, #144]	; 0x90
 8002042:	f043 0304 	orr.w	r3, r3, #4
 8002046:	f8c4 3090 	str.w	r3, [r4, #144]	; 0x90
 800204a:	e7ca      	b.n	8001fe2 <HAL_RCC_OscConfig+0x2de>
 800204c:	f8d4 2090 	ldr.w	r2, [r4, #144]	; 0x90
 8002050:	f022 0201 	bic.w	r2, r2, #1
 8002054:	f8c4 2090 	str.w	r2, [r4, #144]	; 0x90
 8002058:	f8d4 2090 	ldr.w	r2, [r4, #144]	; 0x90
 800205c:	f022 0204 	bic.w	r2, r2, #4
 8002060:	f8c4 2090 	str.w	r2, [r4, #144]	; 0x90
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002064:	2b00      	cmp	r3, #0
 8002066:	d1c2      	bne.n	8001fee <HAL_RCC_OscConfig+0x2ea>
      tickstart = HAL_GetTick();
 8002068:	f7fe fac8 	bl	80005fc <HAL_GetTick>
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800206c:	f241 3988 	movw	r9, #5000	; 0x1388
      tickstart = HAL_GetTick();
 8002070:	4607      	mov	r7, r0
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8002072:	f8d4 3090 	ldr.w	r3, [r4, #144]	; 0x90
 8002076:	0798      	lsls	r0, r3, #30
 8002078:	d5c2      	bpl.n	8002000 <HAL_RCC_OscConfig+0x2fc>
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800207a:	f7fe fabf 	bl	80005fc <HAL_GetTick>
 800207e:	1bc0      	subs	r0, r0, r7
 8002080:	4548      	cmp	r0, r9
 8002082:	d9f6      	bls.n	8002072 <HAL_RCC_OscConfig+0x36e>
 8002084:	e6db      	b.n	8001e3e <HAL_RCC_OscConfig+0x13a>
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002086:	f7fe fab9 	bl	80005fc <HAL_GetTick>
 800208a:	1bc0      	subs	r0, r0, r7
 800208c:	4548      	cmp	r0, r9
 800208e:	d9b3      	bls.n	8001ff8 <HAL_RCC_OscConfig+0x2f4>
 8002090:	e6d5      	b.n	8001e3e <HAL_RCC_OscConfig+0x13a>
    if(sysclk_source != RCC_CFGR_SWS_PLL)
 8002092:	2e0c      	cmp	r6, #12
 8002094:	f43f ae3a 	beq.w	8001d0c <HAL_RCC_OscConfig+0x8>
      if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8002098:	2b02      	cmp	r3, #2
        __HAL_RCC_PLL_DISABLE();
 800209a:	6823      	ldr	r3, [r4, #0]
 800209c:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80020a0:	6023      	str	r3, [r4, #0]
      if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 80020a2:	d137      	bne.n	8002114 <HAL_RCC_OscConfig+0x410>
        tickstart = HAL_GetTick();
 80020a4:	f7fe faaa 	bl	80005fc <HAL_GetTick>
 80020a8:	4606      	mov	r6, r0
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80020aa:	6823      	ldr	r3, [r4, #0]
 80020ac:	0199      	lsls	r1, r3, #6
 80020ae:	d42b      	bmi.n	8002108 <HAL_RCC_OscConfig+0x404>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80020b0:	6b6a      	ldr	r2, [r5, #52]	; 0x34
 80020b2:	6aeb      	ldr	r3, [r5, #44]	; 0x2c
 80020b4:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 80020b8:	6b2a      	ldr	r2, [r5, #48]	; 0x30
 80020ba:	3a01      	subs	r2, #1
 80020bc:	ea43 1302 	orr.w	r3, r3, r2, lsl #4
 80020c0:	6baa      	ldr	r2, [r5, #56]	; 0x38
 80020c2:	0912      	lsrs	r2, r2, #4
 80020c4:	ea43 4342 	orr.w	r3, r3, r2, lsl #17
 80020c8:	6bea      	ldr	r2, [r5, #60]	; 0x3c
 80020ca:	0852      	lsrs	r2, r2, #1
 80020cc:	3a01      	subs	r2, #1
 80020ce:	ea43 5342 	orr.w	r3, r3, r2, lsl #21
 80020d2:	6c2a      	ldr	r2, [r5, #64]	; 0x40
 80020d4:	0852      	lsrs	r2, r2, #1
 80020d6:	3a01      	subs	r2, #1
 80020d8:	ea43 6342 	orr.w	r3, r3, r2, lsl #25
 80020dc:	60e3      	str	r3, [r4, #12]
        __HAL_RCC_PLL_ENABLE();
 80020de:	6823      	ldr	r3, [r4, #0]
 80020e0:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80020e4:	6023      	str	r3, [r4, #0]
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80020e6:	68e3      	ldr	r3, [r4, #12]
 80020e8:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80020ec:	60e3      	str	r3, [r4, #12]
        tickstart = HAL_GetTick();
 80020ee:	f7fe fa85 	bl	80005fc <HAL_GetTick>
 80020f2:	4605      	mov	r5, r0
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80020f4:	6823      	ldr	r3, [r4, #0]
 80020f6:	019a      	lsls	r2, r3, #6
 80020f8:	f53f ae66 	bmi.w	8001dc8 <HAL_RCC_OscConfig+0xc4>
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80020fc:	f7fe fa7e 	bl	80005fc <HAL_GetTick>
 8002100:	1b40      	subs	r0, r0, r5
 8002102:	2802      	cmp	r0, #2
 8002104:	d9f6      	bls.n	80020f4 <HAL_RCC_OscConfig+0x3f0>
 8002106:	e69a      	b.n	8001e3e <HAL_RCC_OscConfig+0x13a>
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002108:	f7fe fa78 	bl	80005fc <HAL_GetTick>
 800210c:	1b80      	subs	r0, r0, r6
 800210e:	2802      	cmp	r0, #2
 8002110:	d9cb      	bls.n	80020aa <HAL_RCC_OscConfig+0x3a6>
 8002112:	e694      	b.n	8001e3e <HAL_RCC_OscConfig+0x13a>
        if(READ_BIT(RCC->CR, (RCC_CR_PLLSAI1RDY | RCC_CR_PLLSAI2RDY)) == 0U)
 8002114:	6823      	ldr	r3, [r4, #0]
 8002116:	f013 5f20 	tst.w	r3, #671088640	; 0x28000000
          MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
 800211a:	bf02      	ittt	eq
 800211c:	68e3      	ldreq	r3, [r4, #12]
 800211e:	f023 0303 	biceq.w	r3, r3, #3
 8002122:	60e3      	streq	r3, [r4, #12]
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 8002124:	68e3      	ldr	r3, [r4, #12]
 8002126:	f023 7388 	bic.w	r3, r3, #17825792	; 0x1100000
 800212a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800212e:	60e3      	str	r3, [r4, #12]
        tickstart = HAL_GetTick();
 8002130:	f7fe fa64 	bl	80005fc <HAL_GetTick>
 8002134:	4605      	mov	r5, r0
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002136:	6823      	ldr	r3, [r4, #0]
 8002138:	019b      	lsls	r3, r3, #6
 800213a:	f57f ae45 	bpl.w	8001dc8 <HAL_RCC_OscConfig+0xc4>
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800213e:	f7fe fa5d 	bl	80005fc <HAL_GetTick>
 8002142:	1b40      	subs	r0, r0, r5
 8002144:	2802      	cmp	r0, #2
 8002146:	d9f6      	bls.n	8002136 <HAL_RCC_OscConfig+0x432>
 8002148:	e679      	b.n	8001e3e <HAL_RCC_OscConfig+0x13a>
 800214a:	bf00      	nop
 800214c:	40007000 	.word	0x40007000

08002150 <HAL_RCC_ClockConfig>:
{
 8002150:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8002154:	460e      	mov	r6, r1
  if(RCC_ClkInitStruct == NULL)
 8002156:	4604      	mov	r4, r0
 8002158:	b910      	cbnz	r0, 8002160 <HAL_RCC_ClockConfig+0x10>
    return HAL_ERROR;
 800215a:	2001      	movs	r0, #1
 800215c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8002160:	4a40      	ldr	r2, [pc, #256]	; (8002264 <HAL_RCC_ClockConfig+0x114>)
 8002162:	6813      	ldr	r3, [r2, #0]
 8002164:	f003 0307 	and.w	r3, r3, #7
 8002168:	428b      	cmp	r3, r1
 800216a:	d329      	bcc.n	80021c0 <HAL_RCC_ClockConfig+0x70>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800216c:	6823      	ldr	r3, [r4, #0]
 800216e:	07d9      	lsls	r1, r3, #31
 8002170:	d431      	bmi.n	80021d6 <HAL_RCC_ClockConfig+0x86>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002172:	6821      	ldr	r1, [r4, #0]
 8002174:	078a      	lsls	r2, r1, #30
 8002176:	d45b      	bmi.n	8002230 <HAL_RCC_ClockConfig+0xe0>
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8002178:	4a3a      	ldr	r2, [pc, #232]	; (8002264 <HAL_RCC_ClockConfig+0x114>)
 800217a:	6813      	ldr	r3, [r2, #0]
 800217c:	f003 0307 	and.w	r3, r3, #7
 8002180:	429e      	cmp	r6, r3
 8002182:	d35d      	bcc.n	8002240 <HAL_RCC_ClockConfig+0xf0>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002184:	f011 0f04 	tst.w	r1, #4
 8002188:	4d37      	ldr	r5, [pc, #220]	; (8002268 <HAL_RCC_ClockConfig+0x118>)
 800218a:	d164      	bne.n	8002256 <HAL_RCC_ClockConfig+0x106>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800218c:	070b      	lsls	r3, r1, #28
 800218e:	d506      	bpl.n	800219e <HAL_RCC_ClockConfig+0x4e>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8002190:	68ab      	ldr	r3, [r5, #8]
 8002192:	6922      	ldr	r2, [r4, #16]
 8002194:	f423 5360 	bic.w	r3, r3, #14336	; 0x3800
 8002198:	ea43 03c2 	orr.w	r3, r3, r2, lsl #3
 800219c:	60ab      	str	r3, [r5, #8]
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 800219e:	f7ff fd5d 	bl	8001c5c <HAL_RCC_GetSysClockFreq>
 80021a2:	68ab      	ldr	r3, [r5, #8]
 80021a4:	4a31      	ldr	r2, [pc, #196]	; (800226c <HAL_RCC_ClockConfig+0x11c>)
 80021a6:	f3c3 1303 	ubfx	r3, r3, #4, #4
}
 80021aa:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80021ae:	5cd3      	ldrb	r3, [r2, r3]
 80021b0:	f003 031f 	and.w	r3, r3, #31
 80021b4:	40d8      	lsrs	r0, r3
 80021b6:	4b2e      	ldr	r3, [pc, #184]	; (8002270 <HAL_RCC_ClockConfig+0x120>)
 80021b8:	6018      	str	r0, [r3, #0]
  status = HAL_InitTick (TICK_INT_PRIORITY);
 80021ba:	2000      	movs	r0, #0
 80021bc:	f7fe b9e8 	b.w	8000590 <HAL_InitTick>
    __HAL_FLASH_SET_LATENCY(FLatency);
 80021c0:	6813      	ldr	r3, [r2, #0]
 80021c2:	f023 0307 	bic.w	r3, r3, #7
 80021c6:	430b      	orrs	r3, r1
 80021c8:	6013      	str	r3, [r2, #0]
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80021ca:	6813      	ldr	r3, [r2, #0]
 80021cc:	f003 0307 	and.w	r3, r3, #7
 80021d0:	4299      	cmp	r1, r3
 80021d2:	d1c2      	bne.n	800215a <HAL_RCC_ClockConfig+0xa>
 80021d4:	e7ca      	b.n	800216c <HAL_RCC_ClockConfig+0x1c>
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80021d6:	6862      	ldr	r2, [r4, #4]
 80021d8:	4d23      	ldr	r5, [pc, #140]	; (8002268 <HAL_RCC_ClockConfig+0x118>)
 80021da:	2a03      	cmp	r2, #3
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80021dc:	682b      	ldr	r3, [r5, #0]
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80021de:	d11b      	bne.n	8002218 <HAL_RCC_ClockConfig+0xc8>
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80021e0:	f013 7f00 	tst.w	r3, #33554432	; 0x2000000
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80021e4:	d0b9      	beq.n	800215a <HAL_RCC_ClockConfig+0xa>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 80021e6:	68ab      	ldr	r3, [r5, #8]
 80021e8:	f023 0303 	bic.w	r3, r3, #3
 80021ec:	4313      	orrs	r3, r2
 80021ee:	60ab      	str	r3, [r5, #8]
    tickstart = HAL_GetTick();
 80021f0:	f7fe fa04 	bl	80005fc <HAL_GetTick>
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80021f4:	f241 3888 	movw	r8, #5000	; 0x1388
    tickstart = HAL_GetTick();
 80021f8:	4607      	mov	r7, r0
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80021fa:	68ab      	ldr	r3, [r5, #8]
 80021fc:	6862      	ldr	r2, [r4, #4]
 80021fe:	f003 030c 	and.w	r3, r3, #12
 8002202:	ebb3 0f82 	cmp.w	r3, r2, lsl #2
 8002206:	d0b4      	beq.n	8002172 <HAL_RCC_ClockConfig+0x22>
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002208:	f7fe f9f8 	bl	80005fc <HAL_GetTick>
 800220c:	1bc0      	subs	r0, r0, r7
 800220e:	4540      	cmp	r0, r8
 8002210:	d9f3      	bls.n	80021fa <HAL_RCC_ClockConfig+0xaa>
        return HAL_TIMEOUT;
 8002212:	2003      	movs	r0, #3
}
 8002214:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002218:	2a02      	cmp	r2, #2
 800221a:	d102      	bne.n	8002222 <HAL_RCC_ClockConfig+0xd2>
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800221c:	f413 3f00 	tst.w	r3, #131072	; 0x20000
 8002220:	e7e0      	b.n	80021e4 <HAL_RCC_ClockConfig+0x94>
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8002222:	b912      	cbnz	r2, 800222a <HAL_RCC_ClockConfig+0xda>
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8002224:	f013 0f02 	tst.w	r3, #2
 8002228:	e7dc      	b.n	80021e4 <HAL_RCC_ClockConfig+0x94>
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800222a:	f413 6f80 	tst.w	r3, #1024	; 0x400
 800222e:	e7d9      	b.n	80021e4 <HAL_RCC_ClockConfig+0x94>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002230:	4a0d      	ldr	r2, [pc, #52]	; (8002268 <HAL_RCC_ClockConfig+0x118>)
 8002232:	68a0      	ldr	r0, [r4, #8]
 8002234:	6893      	ldr	r3, [r2, #8]
 8002236:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800223a:	4303      	orrs	r3, r0
 800223c:	6093      	str	r3, [r2, #8]
 800223e:	e79b      	b.n	8002178 <HAL_RCC_ClockConfig+0x28>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002240:	6813      	ldr	r3, [r2, #0]
 8002242:	f023 0307 	bic.w	r3, r3, #7
 8002246:	4333      	orrs	r3, r6
 8002248:	6013      	str	r3, [r2, #0]
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800224a:	6813      	ldr	r3, [r2, #0]
 800224c:	f003 0307 	and.w	r3, r3, #7
 8002250:	429e      	cmp	r6, r3
 8002252:	d182      	bne.n	800215a <HAL_RCC_ClockConfig+0xa>
 8002254:	e796      	b.n	8002184 <HAL_RCC_ClockConfig+0x34>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002256:	68ab      	ldr	r3, [r5, #8]
 8002258:	68e2      	ldr	r2, [r4, #12]
 800225a:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 800225e:	4313      	orrs	r3, r2
 8002260:	60ab      	str	r3, [r5, #8]
 8002262:	e793      	b.n	800218c <HAL_RCC_ClockConfig+0x3c>
 8002264:	40022000 	.word	0x40022000
 8002268:	40021000 	.word	0x40021000
 800226c:	0800733c 	.word	0x0800733c
 8002270:	20000028 	.word	0x20000028

08002274 <HAL_RCC_GetPCLK1Freq>:
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8002274:	4b05      	ldr	r3, [pc, #20]	; (800228c <HAL_RCC_GetPCLK1Freq+0x18>)
 8002276:	4a06      	ldr	r2, [pc, #24]	; (8002290 <HAL_RCC_GetPCLK1Freq+0x1c>)
 8002278:	689b      	ldr	r3, [r3, #8]
 800227a:	f3c3 2302 	ubfx	r3, r3, #8, #3
 800227e:	5cd3      	ldrb	r3, [r2, r3]
 8002280:	4a04      	ldr	r2, [pc, #16]	; (8002294 <HAL_RCC_GetPCLK1Freq+0x20>)
 8002282:	6810      	ldr	r0, [r2, #0]
 8002284:	f003 031f 	and.w	r3, r3, #31
}
 8002288:	40d8      	lsrs	r0, r3
 800228a:	4770      	bx	lr
 800228c:	40021000 	.word	0x40021000
 8002290:	0800734c 	.word	0x0800734c
 8002294:	20000028 	.word	0x20000028

08002298 <HAL_RCC_GetPCLK2Freq>:
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8002298:	4b05      	ldr	r3, [pc, #20]	; (80022b0 <HAL_RCC_GetPCLK2Freq+0x18>)
 800229a:	4a06      	ldr	r2, [pc, #24]	; (80022b4 <HAL_RCC_GetPCLK2Freq+0x1c>)
 800229c:	689b      	ldr	r3, [r3, #8]
 800229e:	f3c3 23c2 	ubfx	r3, r3, #11, #3
 80022a2:	5cd3      	ldrb	r3, [r2, r3]
 80022a4:	4a04      	ldr	r2, [pc, #16]	; (80022b8 <HAL_RCC_GetPCLK2Freq+0x20>)
 80022a6:	6810      	ldr	r0, [r2, #0]
 80022a8:	f003 031f 	and.w	r3, r3, #31
}
 80022ac:	40d8      	lsrs	r0, r3
 80022ae:	4770      	bx	lr
 80022b0:	40021000 	.word	0x40021000
 80022b4:	0800734c 	.word	0x0800734c
 80022b8:	20000028 	.word	0x20000028

080022bc <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 80022bc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 80022be:	4b45      	ldr	r3, [pc, #276]	; (80023d4 <RCCEx_PLLSAI1_Config+0x118>)
 80022c0:	68da      	ldr	r2, [r3, #12]
 80022c2:	f012 0f03 	tst.w	r2, #3
{
 80022c6:	4605      	mov	r5, r0
 80022c8:	460e      	mov	r6, r1
 80022ca:	461c      	mov	r4, r3
 80022cc:	6800      	ldr	r0, [r0, #0]
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 80022ce:	d02a      	beq.n	8002326 <RCCEx_PLLSAI1_Config+0x6a>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 80022d0:	68da      	ldr	r2, [r3, #12]
 80022d2:	f002 0203 	and.w	r2, r2, #3
 80022d6:	4282      	cmp	r2, r0
 80022d8:	d13c      	bne.n	8002354 <RCCEx_PLLSAI1_Config+0x98>
       ||
 80022da:	2a00      	cmp	r2, #0
 80022dc:	d03a      	beq.n	8002354 <RCCEx_PLLSAI1_Config+0x98>
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 80022de:	68db      	ldr	r3, [r3, #12]
       ||
 80022e0:	686a      	ldr	r2, [r5, #4]
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 80022e2:	f3c3 1302 	ubfx	r3, r3, #4, #3
 80022e6:	3301      	adds	r3, #1
       ||
 80022e8:	4293      	cmp	r3, r2
 80022ea:	d133      	bne.n	8002354 <RCCEx_PLLSAI1_Config+0x98>
  }

  if(status == HAL_OK)
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 80022ec:	6823      	ldr	r3, [r4, #0]
 80022ee:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 80022f2:	6023      	str	r3, [r4, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80022f4:	f7fe f982 	bl	80005fc <HAL_GetTick>
 80022f8:	4607      	mov	r7, r0

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 80022fa:	6823      	ldr	r3, [r4, #0]
 80022fc:	011a      	lsls	r2, r3, #4
 80022fe:	d432      	bmi.n	8002366 <RCCEx_PLLSAI1_Config+0xaa>
 8002300:	68af      	ldr	r7, [r5, #8]
      }
    }

    if(status == HAL_OK)
    {
      if(Divider == DIVIDER_P_UPDATE)
 8002302:	2e00      	cmp	r6, #0
 8002304:	d036      	beq.n	8002374 <RCCEx_PLLSAI1_Config+0xb8>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 8002306:	2e01      	cmp	r6, #1
 8002308:	d150      	bne.n	80023ac <RCCEx_PLLSAI1_Config+0xf0>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 800230a:	6922      	ldr	r2, [r4, #16]
 800230c:	6928      	ldr	r0, [r5, #16]
 800230e:	f422 02c0 	bic.w	r2, r2, #6291456	; 0x600000
 8002312:	0840      	lsrs	r0, r0, #1
 8002314:	f422 42fe 	bic.w	r2, r2, #32512	; 0x7f00
 8002318:	3801      	subs	r0, #1
 800231a:	ea42 2207 	orr.w	r2, r2, r7, lsl #8
 800231e:	ea42 5240 	orr.w	r2, r2, r0, lsl #21
 8002322:	6122      	str	r2, [r4, #16]
 8002324:	e032      	b.n	800238c <RCCEx_PLLSAI1_Config+0xd0>
    switch(PllSai1->PLLSAI1Source)
 8002326:	2802      	cmp	r0, #2
 8002328:	d010      	beq.n	800234c <RCCEx_PLLSAI1_Config+0x90>
 800232a:	2803      	cmp	r0, #3
 800232c:	d014      	beq.n	8002358 <RCCEx_PLLSAI1_Config+0x9c>
 800232e:	2801      	cmp	r0, #1
 8002330:	d110      	bne.n	8002354 <RCCEx_PLLSAI1_Config+0x98>
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8002332:	681b      	ldr	r3, [r3, #0]
 8002334:	079f      	lsls	r7, r3, #30
 8002336:	d538      	bpl.n	80023aa <RCCEx_PLLSAI1_Config+0xee>
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8002338:	68e3      	ldr	r3, [r4, #12]
 800233a:	686a      	ldr	r2, [r5, #4]
 800233c:	f023 0373 	bic.w	r3, r3, #115	; 0x73
 8002340:	3a01      	subs	r2, #1
 8002342:	4318      	orrs	r0, r3
 8002344:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 8002348:	60e0      	str	r0, [r4, #12]
 800234a:	e7cf      	b.n	80022ec <RCCEx_PLLSAI1_Config+0x30>
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 800234c:	681b      	ldr	r3, [r3, #0]
 800234e:	f413 6f80 	tst.w	r3, #1024	; 0x400
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8002352:	d1f1      	bne.n	8002338 <RCCEx_PLLSAI1_Config+0x7c>
 8002354:	2001      	movs	r0, #1
 8002356:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8002358:	681a      	ldr	r2, [r3, #0]
 800235a:	0391      	lsls	r1, r2, #14
 800235c:	d4ec      	bmi.n	8002338 <RCCEx_PLLSAI1_Config+0x7c>
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 800235e:	681b      	ldr	r3, [r3, #0]
 8002360:	f413 2f80 	tst.w	r3, #262144	; 0x40000
 8002364:	e7f5      	b.n	8002352 <RCCEx_PLLSAI1_Config+0x96>
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8002366:	f7fe f949 	bl	80005fc <HAL_GetTick>
 800236a:	1bc0      	subs	r0, r0, r7
 800236c:	2802      	cmp	r0, #2
 800236e:	d9c4      	bls.n	80022fa <RCCEx_PLLSAI1_Config+0x3e>
        status = HAL_TIMEOUT;
 8002370:	2003      	movs	r0, #3
 8002372:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8002374:	6921      	ldr	r1, [r4, #16]
 8002376:	68eb      	ldr	r3, [r5, #12]
 8002378:	f421 311f 	bic.w	r1, r1, #162816	; 0x27c00
 800237c:	f421 7140 	bic.w	r1, r1, #768	; 0x300
 8002380:	ea41 2107 	orr.w	r1, r1, r7, lsl #8
 8002384:	091b      	lsrs	r3, r3, #4
 8002386:	ea41 4143 	orr.w	r1, r1, r3, lsl #17
 800238a:	6121      	str	r1, [r4, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 800238c:	6823      	ldr	r3, [r4, #0]
 800238e:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8002392:	6023      	str	r3, [r4, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002394:	f7fe f932 	bl	80005fc <HAL_GetTick>
 8002398:	4606      	mov	r6, r0

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 800239a:	6823      	ldr	r3, [r4, #0]
 800239c:	011b      	lsls	r3, r3, #4
 800239e:	d513      	bpl.n	80023c8 <RCCEx_PLLSAI1_Config+0x10c>
      }

      if(status == HAL_OK)
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 80023a0:	6923      	ldr	r3, [r4, #16]
 80023a2:	69aa      	ldr	r2, [r5, #24]
 80023a4:	4313      	orrs	r3, r2
 80023a6:	6123      	str	r3, [r4, #16]
 80023a8:	2000      	movs	r0, #0
      }
    }
  }

  return status;
}
 80023aa:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80023ac:	6923      	ldr	r3, [r4, #16]
 80023ae:	6968      	ldr	r0, [r5, #20]
 80023b0:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 80023b4:	0840      	lsrs	r0, r0, #1
 80023b6:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 80023ba:	3801      	subs	r0, #1
 80023bc:	ea43 2307 	orr.w	r3, r3, r7, lsl #8
 80023c0:	ea43 6340 	orr.w	r3, r3, r0, lsl #25
 80023c4:	6123      	str	r3, [r4, #16]
 80023c6:	e7e1      	b.n	800238c <RCCEx_PLLSAI1_Config+0xd0>
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 80023c8:	f7fe f918 	bl	80005fc <HAL_GetTick>
 80023cc:	1b80      	subs	r0, r0, r6
 80023ce:	2802      	cmp	r0, #2
 80023d0:	d9e3      	bls.n	800239a <RCCEx_PLLSAI1_Config+0xde>
 80023d2:	e7cd      	b.n	8002370 <RCCEx_PLLSAI1_Config+0xb4>
 80023d4:	40021000 	.word	0x40021000

080023d8 <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 80023d8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 80023da:	4b3d      	ldr	r3, [pc, #244]	; (80024d0 <RCCEx_PLLSAI2_Config+0xf8>)
 80023dc:	68da      	ldr	r2, [r3, #12]
 80023de:	f012 0f03 	tst.w	r2, #3
{
 80023e2:	4605      	mov	r5, r0
 80023e4:	460e      	mov	r6, r1
 80023e6:	461c      	mov	r4, r3
 80023e8:	6800      	ldr	r0, [r0, #0]
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 80023ea:	d028      	beq.n	800243e <RCCEx_PLLSAI2_Config+0x66>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 80023ec:	68da      	ldr	r2, [r3, #12]
 80023ee:	f002 0203 	and.w	r2, r2, #3
 80023f2:	4282      	cmp	r2, r0
 80023f4:	d13a      	bne.n	800246c <RCCEx_PLLSAI2_Config+0x94>
       ||
 80023f6:	2a00      	cmp	r2, #0
 80023f8:	d038      	beq.n	800246c <RCCEx_PLLSAI2_Config+0x94>
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
#if !defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
 80023fa:	68db      	ldr	r3, [r3, #12]
       ||
 80023fc:	686a      	ldr	r2, [r5, #4]
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
 80023fe:	f3c3 1302 	ubfx	r3, r3, #4, #3
 8002402:	3301      	adds	r3, #1
       ||
 8002404:	4293      	cmp	r3, r2
 8002406:	d131      	bne.n	800246c <RCCEx_PLLSAI2_Config+0x94>
  }

  if(status == HAL_OK)
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 8002408:	6823      	ldr	r3, [r4, #0]
 800240a:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800240e:	6023      	str	r3, [r4, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002410:	f7fe f8f4 	bl	80005fc <HAL_GetTick>
 8002414:	4607      	mov	r7, r0

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8002416:	6823      	ldr	r3, [r4, #0]
 8002418:	009a      	lsls	r2, r3, #2
 800241a:	d430      	bmi.n	800247e <RCCEx_PLLSAI2_Config+0xa6>
 800241c:	68a8      	ldr	r0, [r5, #8]
      }
    }

    if(status == HAL_OK)
    {
      if(Divider == DIVIDER_P_UPDATE)
 800241e:	2e00      	cmp	r6, #0
 8002420:	d034      	beq.n	800248c <RCCEx_PLLSAI2_Config+0xb4>
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos) |
                   ((PllSai2->PLLSAI2M - 1U) << RCC_PLLSAI2CFGR_PLLSAI2M_Pos));
#else
        /* Configure the PLLSAI2 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8002422:	6963      	ldr	r3, [r4, #20]
 8002424:	6929      	ldr	r1, [r5, #16]
 8002426:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 800242a:	0849      	lsrs	r1, r1, #1
 800242c:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8002430:	3901      	subs	r1, #1
 8002432:	ea43 2300 	orr.w	r3, r3, r0, lsl #8
 8002436:	ea43 6341 	orr.w	r3, r3, r1, lsl #25
 800243a:	6163      	str	r3, [r4, #20]
 800243c:	e032      	b.n	80024a4 <RCCEx_PLLSAI2_Config+0xcc>
    switch(PllSai2->PLLSAI2Source)
 800243e:	2802      	cmp	r0, #2
 8002440:	d010      	beq.n	8002464 <RCCEx_PLLSAI2_Config+0x8c>
 8002442:	2803      	cmp	r0, #3
 8002444:	d014      	beq.n	8002470 <RCCEx_PLLSAI2_Config+0x98>
 8002446:	2801      	cmp	r0, #1
 8002448:	d110      	bne.n	800246c <RCCEx_PLLSAI2_Config+0x94>
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 800244a:	681b      	ldr	r3, [r3, #0]
 800244c:	079f      	lsls	r7, r3, #30
 800244e:	d538      	bpl.n	80024c2 <RCCEx_PLLSAI2_Config+0xea>
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8002450:	68e3      	ldr	r3, [r4, #12]
 8002452:	686a      	ldr	r2, [r5, #4]
 8002454:	f023 0373 	bic.w	r3, r3, #115	; 0x73
 8002458:	3a01      	subs	r2, #1
 800245a:	4318      	orrs	r0, r3
 800245c:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 8002460:	60e0      	str	r0, [r4, #12]
 8002462:	e7d1      	b.n	8002408 <RCCEx_PLLSAI2_Config+0x30>
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8002464:	681b      	ldr	r3, [r3, #0]
 8002466:	f413 6f80 	tst.w	r3, #1024	; 0x400
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 800246a:	d1f1      	bne.n	8002450 <RCCEx_PLLSAI2_Config+0x78>
 800246c:	2001      	movs	r0, #1
 800246e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8002470:	681a      	ldr	r2, [r3, #0]
 8002472:	0391      	lsls	r1, r2, #14
 8002474:	d4ec      	bmi.n	8002450 <RCCEx_PLLSAI2_Config+0x78>
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8002476:	681b      	ldr	r3, [r3, #0]
 8002478:	f413 2f80 	tst.w	r3, #262144	; 0x40000
 800247c:	e7f5      	b.n	800246a <RCCEx_PLLSAI2_Config+0x92>
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 800247e:	f7fe f8bd 	bl	80005fc <HAL_GetTick>
 8002482:	1bc0      	subs	r0, r0, r7
 8002484:	2802      	cmp	r0, #2
 8002486:	d9c6      	bls.n	8002416 <RCCEx_PLLSAI2_Config+0x3e>
        status = HAL_TIMEOUT;
 8002488:	2003      	movs	r0, #3
 800248a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
        MODIFY_REG(RCC->PLLSAI2CFGR,
 800248c:	6962      	ldr	r2, [r4, #20]
 800248e:	68eb      	ldr	r3, [r5, #12]
 8002490:	f422 321f 	bic.w	r2, r2, #162816	; 0x27c00
 8002494:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 8002498:	ea42 2200 	orr.w	r2, r2, r0, lsl #8
 800249c:	091b      	lsrs	r3, r3, #4
 800249e:	ea42 4243 	orr.w	r2, r2, r3, lsl #17
 80024a2:	6162      	str	r2, [r4, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 80024a4:	6823      	ldr	r3, [r4, #0]
 80024a6:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80024aa:	6023      	str	r3, [r4, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80024ac:	f7fe f8a6 	bl	80005fc <HAL_GetTick>
 80024b0:	4606      	mov	r6, r0

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 80024b2:	6823      	ldr	r3, [r4, #0]
 80024b4:	009b      	lsls	r3, r3, #2
 80024b6:	d505      	bpl.n	80024c4 <RCCEx_PLLSAI2_Config+0xec>
      }

      if(status == HAL_OK)
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 80024b8:	6963      	ldr	r3, [r4, #20]
 80024ba:	696a      	ldr	r2, [r5, #20]
 80024bc:	4313      	orrs	r3, r2
 80024be:	6163      	str	r3, [r4, #20]
 80024c0:	2000      	movs	r0, #0
      }
    }
  }

  return status;
}
 80024c2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 80024c4:	f7fe f89a 	bl	80005fc <HAL_GetTick>
 80024c8:	1b80      	subs	r0, r0, r6
 80024ca:	2802      	cmp	r0, #2
 80024cc:	d9f1      	bls.n	80024b2 <RCCEx_PLLSAI2_Config+0xda>
 80024ce:	e7db      	b.n	8002488 <RCCEx_PLLSAI2_Config+0xb0>
 80024d0:	40021000 	.word	0x40021000

080024d4 <HAL_RCCEx_PeriphCLKConfig>:
{
 80024d4:	e92d 47f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, r9, sl, lr}
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 80024d8:	6806      	ldr	r6, [r0, #0]
 80024da:	f416 6600 	ands.w	r6, r6, #2048	; 0x800
{
 80024de:	4604      	mov	r4, r0
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 80024e0:	d024      	beq.n	800252c <HAL_RCCEx_PeriphCLKConfig+0x58>
    switch(PeriphClkInit->Sai1ClockSelection)
 80024e2:	6e41      	ldr	r1, [r0, #100]	; 0x64
 80024e4:	f5b1 0f80 	cmp.w	r1, #4194304	; 0x400000
 80024e8:	d02c      	beq.n	8002544 <HAL_RCCEx_PeriphCLKConfig+0x70>
 80024ea:	d802      	bhi.n	80024f2 <HAL_RCCEx_PeriphCLKConfig+0x1e>
 80024ec:	b1c1      	cbz	r1, 8002520 <HAL_RCCEx_PeriphCLKConfig+0x4c>
      ret = HAL_ERROR;
 80024ee:	2601      	movs	r6, #1
 80024f0:	e01c      	b.n	800252c <HAL_RCCEx_PeriphCLKConfig+0x58>
    switch(PeriphClkInit->Sai1ClockSelection)
 80024f2:	f5b1 0f00 	cmp.w	r1, #8388608	; 0x800000
 80024f6:	d00d      	beq.n	8002514 <HAL_RCCEx_PeriphCLKConfig+0x40>
 80024f8:	f5b1 0f40 	cmp.w	r1, #12582912	; 0xc00000
 80024fc:	d1f7      	bne.n	80024ee <HAL_RCCEx_PeriphCLKConfig+0x1a>
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 80024fe:	4a4d      	ldr	r2, [pc, #308]	; (8002634 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002500:	6e61      	ldr	r1, [r4, #100]	; 0x64
 8002502:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
 8002506:	f423 0340 	bic.w	r3, r3, #12582912	; 0xc00000
 800250a:	430b      	orrs	r3, r1
 800250c:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
 8002510:	2600      	movs	r6, #0
 8002512:	e00b      	b.n	800252c <HAL_RCCEx_PeriphCLKConfig+0x58>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8002514:	4a47      	ldr	r2, [pc, #284]	; (8002634 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002516:	68d3      	ldr	r3, [r2, #12]
 8002518:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800251c:	60d3      	str	r3, [r2, #12]
      break;
 800251e:	e7ee      	b.n	80024fe <HAL_RCCEx_PeriphCLKConfig+0x2a>
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8002520:	3004      	adds	r0, #4
 8002522:	f7ff fecb 	bl	80022bc <RCCEx_PLLSAI1_Config>
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8002526:	4606      	mov	r6, r0
    if(ret == HAL_OK)
 8002528:	2800      	cmp	r0, #0
 800252a:	d0e8      	beq.n	80024fe <HAL_RCCEx_PeriphCLKConfig+0x2a>
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 800252c:	6823      	ldr	r3, [r4, #0]
 800252e:	04d8      	lsls	r0, r3, #19
 8002530:	d506      	bpl.n	8002540 <HAL_RCCEx_PeriphCLKConfig+0x6c>
    switch(PeriphClkInit->Sai2ClockSelection)
 8002532:	6ea1      	ldr	r1, [r4, #104]	; 0x68
 8002534:	f1b1 7f80 	cmp.w	r1, #16777216	; 0x1000000
 8002538:	d074      	beq.n	8002624 <HAL_RCCEx_PeriphCLKConfig+0x150>
 800253a:	d808      	bhi.n	800254e <HAL_RCCEx_PeriphCLKConfig+0x7a>
 800253c:	b1a9      	cbz	r1, 800256a <HAL_RCCEx_PeriphCLKConfig+0x96>
      ret = HAL_ERROR;
 800253e:	2601      	movs	r6, #1
 8002540:	4635      	mov	r5, r6
 8002542:	e021      	b.n	8002588 <HAL_RCCEx_PeriphCLKConfig+0xb4>
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8002544:	2100      	movs	r1, #0
 8002546:	3020      	adds	r0, #32
 8002548:	f7ff ff46 	bl	80023d8 <RCCEx_PLLSAI2_Config>
 800254c:	e7eb      	b.n	8002526 <HAL_RCCEx_PeriphCLKConfig+0x52>
    switch(PeriphClkInit->Sai2ClockSelection)
 800254e:	f1b1 7f00 	cmp.w	r1, #33554432	; 0x2000000
 8002552:	d004      	beq.n	800255e <HAL_RCCEx_PeriphCLKConfig+0x8a>
 8002554:	f1b1 7f40 	cmp.w	r1, #50331648	; 0x3000000
 8002558:	d1f1      	bne.n	800253e <HAL_RCCEx_PeriphCLKConfig+0x6a>
 800255a:	4635      	mov	r5, r6
 800255c:	e009      	b.n	8002572 <HAL_RCCEx_PeriphCLKConfig+0x9e>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 800255e:	4a35      	ldr	r2, [pc, #212]	; (8002634 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002560:	68d3      	ldr	r3, [r2, #12]
 8002562:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002566:	60d3      	str	r3, [r2, #12]
 8002568:	e7f7      	b.n	800255a <HAL_RCCEx_PeriphCLKConfig+0x86>
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 800256a:	1d20      	adds	r0, r4, #4
 800256c:	f7ff fea6 	bl	80022bc <RCCEx_PLLSAI1_Config>
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8002570:	4605      	mov	r5, r0
    if(ret == HAL_OK)
 8002572:	2d00      	cmp	r5, #0
 8002574:	d15c      	bne.n	8002630 <HAL_RCCEx_PeriphCLKConfig+0x15c>
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8002576:	4a2f      	ldr	r2, [pc, #188]	; (8002634 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002578:	6ea1      	ldr	r1, [r4, #104]	; 0x68
 800257a:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
 800257e:	f023 7340 	bic.w	r3, r3, #50331648	; 0x3000000
 8002582:	430b      	orrs	r3, r1
 8002584:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8002588:	6823      	ldr	r3, [r4, #0]
 800258a:	0399      	lsls	r1, r3, #14
 800258c:	f140 814f 	bpl.w	800282e <HAL_RCCEx_PeriphCLKConfig+0x35a>
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8002590:	4f28      	ldr	r7, [pc, #160]	; (8002634 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002592:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8002594:	00da      	lsls	r2, r3, #3
 8002596:	f140 8176 	bpl.w	8002886 <HAL_RCCEx_PeriphCLKConfig+0x3b2>
    FlagStatus       pwrclkchanged = RESET;
 800259a:	f04f 0800 	mov.w	r8, #0
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800259e:	f8df 9098 	ldr.w	r9, [pc, #152]	; 8002638 <HAL_RCCEx_PeriphCLKConfig+0x164>
 80025a2:	f8d9 3000 	ldr.w	r3, [r9]
 80025a6:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80025aa:	f8c9 3000 	str.w	r3, [r9]
    tickstart = HAL_GetTick();
 80025ae:	f7fe f825 	bl	80005fc <HAL_GetTick>
 80025b2:	4682      	mov	sl, r0
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 80025b4:	f8d9 3000 	ldr.w	r3, [r9]
 80025b8:	05db      	lsls	r3, r3, #23
 80025ba:	d53f      	bpl.n	800263c <HAL_RCCEx_PeriphCLKConfig+0x168>
    if(ret == HAL_OK)
 80025bc:	2d00      	cmp	r5, #0
 80025be:	d144      	bne.n	800264a <HAL_RCCEx_PeriphCLKConfig+0x176>
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 80025c0:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 80025c4:	f413 7340 	ands.w	r3, r3, #768	; 0x300
 80025c8:	d015      	beq.n	80025f6 <HAL_RCCEx_PeriphCLKConfig+0x122>
 80025ca:	f8d4 2084 	ldr.w	r2, [r4, #132]	; 0x84
 80025ce:	4293      	cmp	r3, r2
 80025d0:	d011      	beq.n	80025f6 <HAL_RCCEx_PeriphCLKConfig+0x122>
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 80025d2:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_FORCE();
 80025d6:	f8d7 2090 	ldr.w	r2, [r7, #144]	; 0x90
 80025da:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 80025de:	f8c7 2090 	str.w	r2, [r7, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 80025e2:	f8d7 2090 	ldr.w	r2, [r7, #144]	; 0x90
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 80025e6:	f423 7340 	bic.w	r3, r3, #768	; 0x300
        __HAL_RCC_BACKUPRESET_RELEASE();
 80025ea:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 80025ee:	f8c7 2090 	str.w	r2, [r7, #144]	; 0x90
        RCC->BDCR = tmpregister;
 80025f2:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 80025f6:	07d8      	lsls	r0, r3, #31
 80025f8:	d509      	bpl.n	800260e <HAL_RCCEx_PeriphCLKConfig+0x13a>
        tickstart = HAL_GetTick();
 80025fa:	f7fd ffff 	bl	80005fc <HAL_GetTick>
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80025fe:	f241 3988 	movw	r9, #5000	; 0x1388
        tickstart = HAL_GetTick();
 8002602:	4605      	mov	r5, r0
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002604:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8002608:	0799      	lsls	r1, r3, #30
 800260a:	f140 8109 	bpl.w	8002820 <HAL_RCCEx_PeriphCLKConfig+0x34c>
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800260e:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8002612:	f8d4 2084 	ldr.w	r2, [r4, #132]	; 0x84
 8002616:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800261a:	4313      	orrs	r3, r2
 800261c:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8002620:	4635      	mov	r5, r6
 8002622:	e012      	b.n	800264a <HAL_RCCEx_PeriphCLKConfig+0x176>
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8002624:	2100      	movs	r1, #0
 8002626:	f104 0020 	add.w	r0, r4, #32
 800262a:	f7ff fed5 	bl	80023d8 <RCCEx_PLLSAI2_Config>
 800262e:	e79f      	b.n	8002570 <HAL_RCCEx_PeriphCLKConfig+0x9c>
 8002630:	462e      	mov	r6, r5
 8002632:	e7a9      	b.n	8002588 <HAL_RCCEx_PeriphCLKConfig+0xb4>
 8002634:	40021000 	.word	0x40021000
 8002638:	40007000 	.word	0x40007000
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800263c:	f7fd ffde 	bl	80005fc <HAL_GetTick>
 8002640:	eba0 000a 	sub.w	r0, r0, sl
 8002644:	2802      	cmp	r0, #2
 8002646:	d9b5      	bls.n	80025b4 <HAL_RCCEx_PeriphCLKConfig+0xe0>
        ret = HAL_TIMEOUT;
 8002648:	2503      	movs	r5, #3
    if(pwrclkchanged == SET)
 800264a:	f1b8 0f00 	cmp.w	r8, #0
 800264e:	d003      	beq.n	8002658 <HAL_RCCEx_PeriphCLKConfig+0x184>
      __HAL_RCC_PWR_CLK_DISABLE();
 8002650:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8002652:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002656:	65bb      	str	r3, [r7, #88]	; 0x58
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8002658:	6823      	ldr	r3, [r4, #0]
 800265a:	07da      	lsls	r2, r3, #31
 800265c:	d508      	bpl.n	8002670 <HAL_RCCEx_PeriphCLKConfig+0x19c>
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800265e:	4990      	ldr	r1, [pc, #576]	; (80028a0 <HAL_RCCEx_PeriphCLKConfig+0x3cc>)
 8002660:	6ba0      	ldr	r0, [r4, #56]	; 0x38
 8002662:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 8002666:	f022 0203 	bic.w	r2, r2, #3
 800266a:	4302      	orrs	r2, r0
 800266c:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8002670:	079f      	lsls	r7, r3, #30
 8002672:	d508      	bpl.n	8002686 <HAL_RCCEx_PeriphCLKConfig+0x1b2>
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8002674:	498a      	ldr	r1, [pc, #552]	; (80028a0 <HAL_RCCEx_PeriphCLKConfig+0x3cc>)
 8002676:	6be0      	ldr	r0, [r4, #60]	; 0x3c
 8002678:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 800267c:	f022 020c 	bic.w	r2, r2, #12
 8002680:	4302      	orrs	r2, r0
 8002682:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8002686:	075e      	lsls	r6, r3, #29
 8002688:	d508      	bpl.n	800269c <HAL_RCCEx_PeriphCLKConfig+0x1c8>
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 800268a:	4985      	ldr	r1, [pc, #532]	; (80028a0 <HAL_RCCEx_PeriphCLKConfig+0x3cc>)
 800268c:	6c20      	ldr	r0, [r4, #64]	; 0x40
 800268e:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 8002692:	f022 0230 	bic.w	r2, r2, #48	; 0x30
 8002696:	4302      	orrs	r2, r0
 8002698:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 800269c:	0718      	lsls	r0, r3, #28
 800269e:	d508      	bpl.n	80026b2 <HAL_RCCEx_PeriphCLKConfig+0x1de>
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 80026a0:	497f      	ldr	r1, [pc, #508]	; (80028a0 <HAL_RCCEx_PeriphCLKConfig+0x3cc>)
 80026a2:	6c60      	ldr	r0, [r4, #68]	; 0x44
 80026a4:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 80026a8:	f022 02c0 	bic.w	r2, r2, #192	; 0xc0
 80026ac:	4302      	orrs	r2, r0
 80026ae:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 80026b2:	06d9      	lsls	r1, r3, #27
 80026b4:	d508      	bpl.n	80026c8 <HAL_RCCEx_PeriphCLKConfig+0x1f4>
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 80026b6:	497a      	ldr	r1, [pc, #488]	; (80028a0 <HAL_RCCEx_PeriphCLKConfig+0x3cc>)
 80026b8:	6ca0      	ldr	r0, [r4, #72]	; 0x48
 80026ba:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 80026be:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 80026c2:	4302      	orrs	r2, r0
 80026c4:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 80026c8:	069a      	lsls	r2, r3, #26
 80026ca:	d508      	bpl.n	80026de <HAL_RCCEx_PeriphCLKConfig+0x20a>
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 80026cc:	4974      	ldr	r1, [pc, #464]	; (80028a0 <HAL_RCCEx_PeriphCLKConfig+0x3cc>)
 80026ce:	6ce0      	ldr	r0, [r4, #76]	; 0x4c
 80026d0:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 80026d4:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 80026d8:	4302      	orrs	r2, r0
 80026da:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 80026de:	059f      	lsls	r7, r3, #22
 80026e0:	d508      	bpl.n	80026f4 <HAL_RCCEx_PeriphCLKConfig+0x220>
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80026e2:	496f      	ldr	r1, [pc, #444]	; (80028a0 <HAL_RCCEx_PeriphCLKConfig+0x3cc>)
 80026e4:	6de0      	ldr	r0, [r4, #92]	; 0x5c
 80026e6:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 80026ea:	f422 2240 	bic.w	r2, r2, #786432	; 0xc0000
 80026ee:	4302      	orrs	r2, r0
 80026f0:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 80026f4:	055e      	lsls	r6, r3, #21
 80026f6:	d508      	bpl.n	800270a <HAL_RCCEx_PeriphCLKConfig+0x236>
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 80026f8:	4969      	ldr	r1, [pc, #420]	; (80028a0 <HAL_RCCEx_PeriphCLKConfig+0x3cc>)
 80026fa:	6e20      	ldr	r0, [r4, #96]	; 0x60
 80026fc:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 8002700:	f422 1240 	bic.w	r2, r2, #3145728	; 0x300000
 8002704:	4302      	orrs	r2, r0
 8002706:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800270a:	0658      	lsls	r0, r3, #25
 800270c:	d508      	bpl.n	8002720 <HAL_RCCEx_PeriphCLKConfig+0x24c>
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800270e:	4964      	ldr	r1, [pc, #400]	; (80028a0 <HAL_RCCEx_PeriphCLKConfig+0x3cc>)
 8002710:	6d20      	ldr	r0, [r4, #80]	; 0x50
 8002712:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 8002716:	f422 5240 	bic.w	r2, r2, #12288	; 0x3000
 800271a:	4302      	orrs	r2, r0
 800271c:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8002720:	0619      	lsls	r1, r3, #24
 8002722:	d508      	bpl.n	8002736 <HAL_RCCEx_PeriphCLKConfig+0x262>
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8002724:	495e      	ldr	r1, [pc, #376]	; (80028a0 <HAL_RCCEx_PeriphCLKConfig+0x3cc>)
 8002726:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8002728:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 800272c:	f422 4240 	bic.w	r2, r2, #49152	; 0xc000
 8002730:	4302      	orrs	r2, r0
 8002732:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8002736:	05da      	lsls	r2, r3, #23
 8002738:	d508      	bpl.n	800274c <HAL_RCCEx_PeriphCLKConfig+0x278>
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 800273a:	4959      	ldr	r1, [pc, #356]	; (80028a0 <HAL_RCCEx_PeriphCLKConfig+0x3cc>)
 800273c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800273e:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 8002742:	f422 3240 	bic.w	r2, r2, #196608	; 0x30000
 8002746:	4302      	orrs	r2, r0
 8002748:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 800274c:	049b      	lsls	r3, r3, #18
 800274e:	d50f      	bpl.n	8002770 <HAL_RCCEx_PeriphCLKConfig+0x29c>
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8002750:	4a53      	ldr	r2, [pc, #332]	; (80028a0 <HAL_RCCEx_PeriphCLKConfig+0x3cc>)
 8002752:	6ee1      	ldr	r1, [r4, #108]	; 0x6c
 8002754:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
 8002758:	f023 6340 	bic.w	r3, r3, #201326592	; 0xc000000
 800275c:	430b      	orrs	r3, r1
    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 800275e:	f1b1 6f00 	cmp.w	r1, #134217728	; 0x8000000
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8002762:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8002766:	d164      	bne.n	8002832 <HAL_RCCEx_PeriphCLKConfig+0x35e>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8002768:	68d3      	ldr	r3, [r2, #12]
 800276a:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800276e:	60d3      	str	r3, [r2, #12]
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 8002770:	6823      	ldr	r3, [r4, #0]
 8002772:	031f      	lsls	r7, r3, #12
 8002774:	d50f      	bpl.n	8002796 <HAL_RCCEx_PeriphCLKConfig+0x2c2>
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8002776:	4a4a      	ldr	r2, [pc, #296]	; (80028a0 <HAL_RCCEx_PeriphCLKConfig+0x3cc>)
 8002778:	6f21      	ldr	r1, [r4, #112]	; 0x70
 800277a:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
 800277e:	f023 6340 	bic.w	r3, r3, #201326592	; 0xc000000
 8002782:	430b      	orrs	r3, r1
    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 8002784:	f1b1 6f00 	cmp.w	r1, #134217728	; 0x8000000
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8002788:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 800278c:	d15c      	bne.n	8002848 <HAL_RCCEx_PeriphCLKConfig+0x374>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800278e:	68d3      	ldr	r3, [r2, #12]
 8002790:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8002794:	60d3      	str	r3, [r2, #12]
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8002796:	6823      	ldr	r3, [r4, #0]
 8002798:	035e      	lsls	r6, r3, #13
 800279a:	d50f      	bpl.n	80027bc <HAL_RCCEx_PeriphCLKConfig+0x2e8>
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 800279c:	4a40      	ldr	r2, [pc, #256]	; (80028a0 <HAL_RCCEx_PeriphCLKConfig+0x3cc>)
 800279e:	6f61      	ldr	r1, [r4, #116]	; 0x74
 80027a0:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
 80027a4:	f023 6340 	bic.w	r3, r3, #201326592	; 0xc000000
 80027a8:	430b      	orrs	r3, r1
    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 80027aa:	f1b1 6f00 	cmp.w	r1, #134217728	; 0x8000000
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 80027ae:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 80027b2:	d154      	bne.n	800285e <HAL_RCCEx_PeriphCLKConfig+0x38a>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80027b4:	68d3      	ldr	r3, [r2, #12]
 80027b6:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80027ba:	60d3      	str	r3, [r2, #12]
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 80027bc:	6823      	ldr	r3, [r4, #0]
 80027be:	0458      	lsls	r0, r3, #17
 80027c0:	d512      	bpl.n	80027e8 <HAL_RCCEx_PeriphCLKConfig+0x314>
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 80027c2:	4937      	ldr	r1, [pc, #220]	; (80028a0 <HAL_RCCEx_PeriphCLKConfig+0x3cc>)
 80027c4:	6fa2      	ldr	r2, [r4, #120]	; 0x78
 80027c6:	f8d1 3088 	ldr.w	r3, [r1, #136]	; 0x88
 80027ca:	f023 5340 	bic.w	r3, r3, #805306368	; 0x30000000
 80027ce:	4313      	orrs	r3, r2
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 80027d0:	f1b2 5f80 	cmp.w	r2, #268435456	; 0x10000000
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 80027d4:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 80027d8:	d14c      	bne.n	8002874 <HAL_RCCEx_PeriphCLKConfig+0x3a0>
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 80027da:	2102      	movs	r1, #2
 80027dc:	1d20      	adds	r0, r4, #4
 80027de:	f7ff fd6d 	bl	80022bc <RCCEx_PLLSAI1_Config>
      if(ret != HAL_OK)
 80027e2:	2800      	cmp	r0, #0
 80027e4:	bf18      	it	ne
 80027e6:	4605      	movne	r5, r0
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 80027e8:	6822      	ldr	r2, [r4, #0]
 80027ea:	0411      	lsls	r1, r2, #16
 80027ec:	d508      	bpl.n	8002800 <HAL_RCCEx_PeriphCLKConfig+0x32c>
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 80027ee:	492c      	ldr	r1, [pc, #176]	; (80028a0 <HAL_RCCEx_PeriphCLKConfig+0x3cc>)
 80027f0:	6fe0      	ldr	r0, [r4, #124]	; 0x7c
 80027f2:	f8d1 3088 	ldr.w	r3, [r1, #136]	; 0x88
 80027f6:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 80027fa:	4303      	orrs	r3, r0
 80027fc:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8002800:	03d3      	lsls	r3, r2, #15
 8002802:	d509      	bpl.n	8002818 <HAL_RCCEx_PeriphCLKConfig+0x344>
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8002804:	4a26      	ldr	r2, [pc, #152]	; (80028a0 <HAL_RCCEx_PeriphCLKConfig+0x3cc>)
 8002806:	f8d4 1080 	ldr.w	r1, [r4, #128]	; 0x80
 800280a:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
 800280e:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8002812:	430b      	orrs	r3, r1
 8002814:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
}
 8002818:	4628      	mov	r0, r5
 800281a:	b002      	add	sp, #8
 800281c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002820:	f7fd feec 	bl	80005fc <HAL_GetTick>
 8002824:	1b40      	subs	r0, r0, r5
 8002826:	4548      	cmp	r0, r9
 8002828:	f67f aeec 	bls.w	8002604 <HAL_RCCEx_PeriphCLKConfig+0x130>
 800282c:	e70c      	b.n	8002648 <HAL_RCCEx_PeriphCLKConfig+0x174>
 800282e:	4635      	mov	r5, r6
 8002830:	e712      	b.n	8002658 <HAL_RCCEx_PeriphCLKConfig+0x184>
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 8002832:	f1b1 6f80 	cmp.w	r1, #67108864	; 0x4000000
 8002836:	d19b      	bne.n	8002770 <HAL_RCCEx_PeriphCLKConfig+0x29c>
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8002838:	2101      	movs	r1, #1
 800283a:	1d20      	adds	r0, r4, #4
 800283c:	f7ff fd3e 	bl	80022bc <RCCEx_PLLSAI1_Config>
        if(ret != HAL_OK)
 8002840:	2800      	cmp	r0, #0
 8002842:	bf18      	it	ne
 8002844:	4605      	movne	r5, r0
 8002846:	e793      	b.n	8002770 <HAL_RCCEx_PeriphCLKConfig+0x29c>
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 8002848:	f1b1 6f80 	cmp.w	r1, #67108864	; 0x4000000
 800284c:	d1a3      	bne.n	8002796 <HAL_RCCEx_PeriphCLKConfig+0x2c2>
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 800284e:	2101      	movs	r1, #1
 8002850:	1d20      	adds	r0, r4, #4
 8002852:	f7ff fd33 	bl	80022bc <RCCEx_PLLSAI1_Config>
      if(ret != HAL_OK)
 8002856:	2800      	cmp	r0, #0
 8002858:	bf18      	it	ne
 800285a:	4605      	movne	r5, r0
 800285c:	e79b      	b.n	8002796 <HAL_RCCEx_PeriphCLKConfig+0x2c2>
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 800285e:	f1b1 6f80 	cmp.w	r1, #67108864	; 0x4000000
 8002862:	d1ab      	bne.n	80027bc <HAL_RCCEx_PeriphCLKConfig+0x2e8>
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8002864:	2101      	movs	r1, #1
 8002866:	1d20      	adds	r0, r4, #4
 8002868:	f7ff fd28 	bl	80022bc <RCCEx_PLLSAI1_Config>
      if(ret != HAL_OK)
 800286c:	2800      	cmp	r0, #0
 800286e:	bf18      	it	ne
 8002870:	4605      	movne	r5, r0
 8002872:	e7a3      	b.n	80027bc <HAL_RCCEx_PeriphCLKConfig+0x2e8>
    else if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI2)
 8002874:	f1b2 5f00 	cmp.w	r2, #536870912	; 0x20000000
 8002878:	d1b6      	bne.n	80027e8 <HAL_RCCEx_PeriphCLKConfig+0x314>
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_R_UPDATE);
 800287a:	2102      	movs	r1, #2
 800287c:	f104 0020 	add.w	r0, r4, #32
 8002880:	f7ff fdaa 	bl	80023d8 <RCCEx_PLLSAI2_Config>
 8002884:	e7ad      	b.n	80027e2 <HAL_RCCEx_PeriphCLKConfig+0x30e>
      __HAL_RCC_PWR_CLK_ENABLE();
 8002886:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8002888:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800288c:	65bb      	str	r3, [r7, #88]	; 0x58
 800288e:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8002890:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002894:	9301      	str	r3, [sp, #4]
 8002896:	9b01      	ldr	r3, [sp, #4]
      pwrclkchanged = SET;
 8002898:	f04f 0801 	mov.w	r8, #1
 800289c:	e67f      	b.n	800259e <HAL_RCCEx_PeriphCLKConfig+0xca>
 800289e:	bf00      	nop
 80028a0:	40021000 	.word	0x40021000

080028a4 <HAL_RTC_AlarmIRQHandler>:
  * @retval None
  */
void HAL_RTC_AlarmIRQHandler(RTC_HandleTypeDef* hrtc)
{
  /* Clear the EXTI's line Flag for RTC Alarm */
  __HAL_RTC_ALARM_EXTI_CLEAR_FLAG();
 80028a4:	4b13      	ldr	r3, [pc, #76]	; (80028f4 <HAL_RTC_AlarmIRQHandler+0x50>)
 80028a6:	f44f 2280 	mov.w	r2, #262144	; 0x40000
{
 80028aa:	b510      	push	{r4, lr}
  __HAL_RTC_ALARM_EXTI_CLEAR_FLAG();
 80028ac:	615a      	str	r2, [r3, #20]
  }

#else /* #if defined(STM32L412xx) || defined(STM32L422xx) */

  /* Get the AlarmA interrupt source enable status */
  if(__HAL_RTC_ALARM_GET_IT_SOURCE(hrtc, RTC_IT_ALRA) != 0U)
 80028ae:	6802      	ldr	r2, [r0, #0]
 80028b0:	6893      	ldr	r3, [r2, #8]
 80028b2:	04d9      	lsls	r1, r3, #19
{
 80028b4:	4604      	mov	r4, r0
  if(__HAL_RTC_ALARM_GET_IT_SOURCE(hrtc, RTC_IT_ALRA) != 0U)
 80028b6:	d509      	bpl.n	80028cc <HAL_RTC_AlarmIRQHandler+0x28>
  {
    /* Get the pending status of the AlarmA Interrupt */
    if(__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRAF) != 0U)
 80028b8:	68d3      	ldr	r3, [r2, #12]
 80028ba:	05db      	lsls	r3, r3, #23
 80028bc:	d506      	bpl.n	80028cc <HAL_RTC_AlarmIRQHandler+0x28>
    {
      /* Clear the AlarmA interrupt pending bit */
      __HAL_RTC_ALARM_CLEAR_FLAG(hrtc, RTC_FLAG_ALRAF);
 80028be:	68d3      	ldr	r3, [r2, #12]
 80028c0:	b2db      	uxtb	r3, r3
 80028c2:	f463 73c0 	orn	r3, r3, #384	; 0x180
 80028c6:	60d3      	str	r3, [r2, #12]

#if (USE_HAL_RTC_REGISTER_CALLBACKS == 1)
      hrtc->AlarmAEventCallback(hrtc);
#else
      HAL_RTC_AlarmAEventCallback(hrtc);
 80028c8:	f003 fcec 	bl	80062a4 <HAL_RTC_AlarmAEventCallback>
#endif
    }
  }

  /* Get the AlarmB interrupt source enable status */
  if(__HAL_RTC_ALARM_GET_IT_SOURCE(hrtc, RTC_IT_ALRB) != 0U)
 80028cc:	6822      	ldr	r2, [r4, #0]
 80028ce:	6893      	ldr	r3, [r2, #8]
 80028d0:	0499      	lsls	r1, r3, #18
 80028d2:	d50a      	bpl.n	80028ea <HAL_RTC_AlarmIRQHandler+0x46>
  {
    /* Get the pending status of the AlarmB Interrupt */
    if(__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRBF) != 0U)
 80028d4:	68d3      	ldr	r3, [r2, #12]
 80028d6:	059b      	lsls	r3, r3, #22
 80028d8:	d507      	bpl.n	80028ea <HAL_RTC_AlarmIRQHandler+0x46>
    {
      /* Clear the AlarmB interrupt pending bit */
      __HAL_RTC_ALARM_CLEAR_FLAG(hrtc, RTC_FLAG_ALRBF);
 80028da:	68d3      	ldr	r3, [r2, #12]
 80028dc:	b2db      	uxtb	r3, r3
 80028de:	f463 7320 	orn	r3, r3, #640	; 0x280
 80028e2:	60d3      	str	r3, [r2, #12]

#if (USE_HAL_RTC_REGISTER_CALLBACKS == 1)
      hrtc->AlarmBEventCallback(hrtc);
#else
      HAL_RTCEx_AlarmBEventCallback(hrtc);
 80028e4:	4620      	mov	r0, r4
 80028e6:	f000 faaa 	bl	8002e3e <HAL_RTCEx_AlarmBEventCallback>
    }
  }
#endif /* #if defined(STM32L412xx) || defined(STM32L422xx) */

  /* Change RTC state */
  hrtc->State = HAL_RTC_STATE_READY;
 80028ea:	2301      	movs	r3, #1
 80028ec:	f884 3021 	strb.w	r3, [r4, #33]	; 0x21
 80028f0:	bd10      	pop	{r4, pc}
 80028f2:	bf00      	nop
 80028f4:	40010400 	.word	0x40010400

080028f8 <HAL_RTC_WaitForSynchro>:

  /* Clear RSF flag */
#if defined(STM32L412xx) || defined(STM32L422xx)
  hrtc->Instance->ICSR &= (uint32_t)RTC_RSF_MASK;
#else
  hrtc->Instance->ISR &= (uint32_t)RTC_RSF_MASK;
 80028f8:	6802      	ldr	r2, [r0, #0]
{
 80028fa:	b538      	push	{r3, r4, r5, lr}
  hrtc->Instance->ISR &= (uint32_t)RTC_RSF_MASK;
 80028fc:	68d3      	ldr	r3, [r2, #12]
 80028fe:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8002902:	60d3      	str	r3, [r2, #12]
{
 8002904:	4604      	mov	r4, r0
#endif

  tickstart = HAL_GetTick();
 8002906:	f7fd fe79 	bl	80005fc <HAL_GetTick>
 800290a:	4605      	mov	r5, r0

  /* Wait the registers to be synchronised */
#if defined(STM32L412xx) || defined(STM32L422xx)
  while((hrtc->Instance->ICSR & RTC_ICSR_RSF) == 0U)
#else
  while((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 800290c:	6823      	ldr	r3, [r4, #0]
 800290e:	68db      	ldr	r3, [r3, #12]
 8002910:	069b      	lsls	r3, r3, #26
 8002912:	d501      	bpl.n	8002918 <HAL_RTC_WaitForSynchro+0x20>
    {
      return HAL_TIMEOUT;
    }
  }

  return HAL_OK;
 8002914:	2000      	movs	r0, #0
 8002916:	bd38      	pop	{r3, r4, r5, pc}
    if((HAL_GetTick() - tickstart ) > RTC_TIMEOUT_VALUE)
 8002918:	f7fd fe70 	bl	80005fc <HAL_GetTick>
 800291c:	1b40      	subs	r0, r0, r5
 800291e:	f5b0 7f7a 	cmp.w	r0, #1000	; 0x3e8
 8002922:	d9f3      	bls.n	800290c <HAL_RTC_WaitForSynchro+0x14>
      return HAL_TIMEOUT;
 8002924:	2003      	movs	r0, #3
}
 8002926:	bd38      	pop	{r3, r4, r5, pc}

08002928 <RTC_EnterInitMode>:
  *         __HAL_RTC_WRITEPROTECTION_DISABLE() before calling this function.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef* hrtc)
{
 8002928:	b538      	push	{r3, r4, r5, lr}
        return HAL_TIMEOUT;
      }
    }
  }
#else /* #if defined(STM32L412xx) || defined(STM32L422xx) */
  if((hrtc->Instance->ISR & RTC_ISR_INITF) == 0U)
 800292a:	6803      	ldr	r3, [r0, #0]
 800292c:	68da      	ldr	r2, [r3, #12]
 800292e:	0652      	lsls	r2, r2, #25
{
 8002930:	4604      	mov	r4, r0
  if((hrtc->Instance->ISR & RTC_ISR_INITF) == 0U)
 8002932:	d501      	bpl.n	8002938 <RTC_EnterInitMode+0x10>
      }
    }
  }
#endif /* #if defined(STM32L412xx) || defined(STM32L422xx) */

  return HAL_OK;
 8002934:	2000      	movs	r0, #0
 8002936:	bd38      	pop	{r3, r4, r5, pc}
    hrtc->Instance->ISR = (uint32_t)RTC_INIT_MASK;
 8002938:	f04f 32ff 	mov.w	r2, #4294967295
 800293c:	60da      	str	r2, [r3, #12]
    tickstart = HAL_GetTick();
 800293e:	f7fd fe5d 	bl	80005fc <HAL_GetTick>
 8002942:	4605      	mov	r5, r0
    while((hrtc->Instance->ISR & RTC_ISR_INITF) == 0U)
 8002944:	6823      	ldr	r3, [r4, #0]
 8002946:	68db      	ldr	r3, [r3, #12]
 8002948:	065b      	lsls	r3, r3, #25
 800294a:	d4f3      	bmi.n	8002934 <RTC_EnterInitMode+0xc>
      if((HAL_GetTick()  - tickstart ) > RTC_TIMEOUT_VALUE)
 800294c:	f7fd fe56 	bl	80005fc <HAL_GetTick>
 8002950:	1b40      	subs	r0, r0, r5
 8002952:	f5b0 7f7a 	cmp.w	r0, #1000	; 0x3e8
 8002956:	d9f5      	bls.n	8002944 <RTC_EnterInitMode+0x1c>
        return HAL_TIMEOUT;
 8002958:	2003      	movs	r0, #3
}
 800295a:	bd38      	pop	{r3, r4, r5, pc}

0800295c <HAL_RTC_Init>:
{
 800295c:	b538      	push	{r3, r4, r5, lr}
  if(hrtc != NULL)
 800295e:	4604      	mov	r4, r0
 8002960:	b1d8      	cbz	r0, 800299a <HAL_RTC_Init+0x3e>
    if(hrtc->State == HAL_RTC_STATE_RESET)
 8002962:	f890 3021 	ldrb.w	r3, [r0, #33]	; 0x21
 8002966:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 800296a:	b91b      	cbnz	r3, 8002974 <HAL_RTC_Init+0x18>
      hrtc->Lock = HAL_UNLOCKED;
 800296c:	f880 2020 	strb.w	r2, [r0, #32]
      HAL_RTC_MspInit(hrtc);
 8002970:	f003 fd0a 	bl	8006388 <HAL_RTC_MspInit>
    hrtc->State = HAL_RTC_STATE_BUSY;
 8002974:	2302      	movs	r3, #2
 8002976:	f884 3021 	strb.w	r3, [r4, #33]	; 0x21
    __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800297a:	6823      	ldr	r3, [r4, #0]
 800297c:	22ca      	movs	r2, #202	; 0xca
 800297e:	625a      	str	r2, [r3, #36]	; 0x24
 8002980:	2253      	movs	r2, #83	; 0x53
 8002982:	625a      	str	r2, [r3, #36]	; 0x24
    if(RTC_EnterInitMode(hrtc) != HAL_OK)
 8002984:	4620      	mov	r0, r4
 8002986:	f7ff ffcf 	bl	8002928 <RTC_EnterInitMode>
 800298a:	6823      	ldr	r3, [r4, #0]
 800298c:	4605      	mov	r5, r0
 800298e:	b138      	cbz	r0, 80029a0 <HAL_RTC_Init+0x44>
          __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8002990:	22ff      	movs	r2, #255	; 0xff
 8002992:	625a      	str	r2, [r3, #36]	; 0x24
          hrtc->State = HAL_RTC_STATE_ERROR;
 8002994:	2304      	movs	r3, #4
 8002996:	f884 3021 	strb.w	r3, [r4, #33]	; 0x21
  HAL_StatusTypeDef status = HAL_ERROR;
 800299a:	2501      	movs	r5, #1
}
 800299c:	4628      	mov	r0, r5
 800299e:	bd38      	pop	{r3, r4, r5, pc}
      hrtc->Instance->CR &= ~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL);
 80029a0:	689a      	ldr	r2, [r3, #8]
      hrtc->Instance->CR |= (hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 80029a2:	6920      	ldr	r0, [r4, #16]
      hrtc->Instance->CR &= ~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL);
 80029a4:	f422 02e0 	bic.w	r2, r2, #7340032	; 0x700000
 80029a8:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80029ac:	609a      	str	r2, [r3, #8]
      hrtc->Instance->CR |= (hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 80029ae:	6862      	ldr	r2, [r4, #4]
 80029b0:	6899      	ldr	r1, [r3, #8]
 80029b2:	4302      	orrs	r2, r0
 80029b4:	69a0      	ldr	r0, [r4, #24]
 80029b6:	4302      	orrs	r2, r0
 80029b8:	430a      	orrs	r2, r1
 80029ba:	609a      	str	r2, [r3, #8]
      hrtc->Instance->PRER = (hrtc->Init.SynchPrediv);
 80029bc:	68e2      	ldr	r2, [r4, #12]
 80029be:	611a      	str	r2, [r3, #16]
      hrtc->Instance->PRER |= (hrtc->Init.AsynchPrediv << RTC_PRER_PREDIV_A_Pos);
 80029c0:	691a      	ldr	r2, [r3, #16]
 80029c2:	68a1      	ldr	r1, [r4, #8]
 80029c4:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 80029c8:	611a      	str	r2, [r3, #16]
      CLEAR_BIT(hrtc->Instance->ISR, RTC_ISR_INIT);
 80029ca:	68da      	ldr	r2, [r3, #12]
 80029cc:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80029d0:	60da      	str	r2, [r3, #12]
      if((hrtc->Instance->CR & RTC_CR_BYPSHAD) == 0U)
 80029d2:	689b      	ldr	r3, [r3, #8]
 80029d4:	069b      	lsls	r3, r3, #26
 80029d6:	d405      	bmi.n	80029e4 <HAL_RTC_Init+0x88>
        if(HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 80029d8:	4620      	mov	r0, r4
 80029da:	f7ff ff8d 	bl	80028f8 <HAL_RTC_WaitForSynchro>
 80029de:	b108      	cbz	r0, 80029e4 <HAL_RTC_Init+0x88>
          __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80029e0:	6823      	ldr	r3, [r4, #0]
 80029e2:	e7d5      	b.n	8002990 <HAL_RTC_Init+0x34>
        hrtc->Instance->OR &= ~(RTC_OR_ALARMOUTTYPE | RTC_OR_OUT_RMP);
 80029e4:	6823      	ldr	r3, [r4, #0]
        hrtc->Instance->OR |= (hrtc->Init.OutPutType | hrtc->Init.OutPutRemap);
 80029e6:	6960      	ldr	r0, [r4, #20]
        hrtc->Instance->OR &= ~(RTC_OR_ALARMOUTTYPE | RTC_OR_OUT_RMP);
 80029e8:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80029ea:	f022 0203 	bic.w	r2, r2, #3
 80029ee:	64da      	str	r2, [r3, #76]	; 0x4c
        hrtc->Instance->OR |= (hrtc->Init.OutPutType | hrtc->Init.OutPutRemap);
 80029f0:	69e2      	ldr	r2, [r4, #28]
 80029f2:	6cd9      	ldr	r1, [r3, #76]	; 0x4c
 80029f4:	4302      	orrs	r2, r0
 80029f6:	430a      	orrs	r2, r1
 80029f8:	64da      	str	r2, [r3, #76]	; 0x4c
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80029fa:	22ff      	movs	r2, #255	; 0xff
 80029fc:	625a      	str	r2, [r3, #36]	; 0x24
        hrtc->State = HAL_RTC_STATE_READY;
 80029fe:	2301      	movs	r3, #1
 8002a00:	f884 3021 	strb.w	r3, [r4, #33]	; 0x21
  return status;
 8002a04:	e7ca      	b.n	800299c <HAL_RTC_Init+0x40>

08002a06 <RTC_ByteToBcd2>:
  * @param  Value Byte to be converted
  * @retval Converted byte
  */
uint8_t RTC_ByteToBcd2(uint8_t Value)
{
  uint32_t bcdhigh = 0U;
 8002a06:	2300      	movs	r3, #0
  uint8_t temp = Value;

  while(temp >= 10U)
 8002a08:	2809      	cmp	r0, #9
 8002a0a:	d803      	bhi.n	8002a14 <RTC_ByteToBcd2+0xe>
  {
    bcdhigh++;
    temp -= 10U;
  }

  return  ((uint8_t)(bcdhigh << 4U) | temp);
 8002a0c:	ea40 1003 	orr.w	r0, r0, r3, lsl #4
}
 8002a10:	b2c0      	uxtb	r0, r0
 8002a12:	4770      	bx	lr
    temp -= 10U;
 8002a14:	380a      	subs	r0, #10
    bcdhigh++;
 8002a16:	3301      	adds	r3, #1
    temp -= 10U;
 8002a18:	b2c0      	uxtb	r0, r0
 8002a1a:	e7f5      	b.n	8002a08 <RTC_ByteToBcd2+0x2>

08002a1c <HAL_RTC_SetDate>:
{
 8002a1c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 __HAL_LOCK(hrtc);
 8002a1e:	f890 3020 	ldrb.w	r3, [r0, #32]
 8002a22:	2b01      	cmp	r3, #1
{
 8002a24:	4605      	mov	r5, r0
 8002a26:	f04f 0602 	mov.w	r6, #2
 __HAL_LOCK(hrtc);
 8002a2a:	d034      	beq.n	8002a96 <HAL_RTC_SetDate+0x7a>
 8002a2c:	2301      	movs	r3, #1
 8002a2e:	f880 3020 	strb.w	r3, [r0, #32]
  hrtc->State = HAL_RTC_STATE_BUSY;
 8002a32:	f880 6021 	strb.w	r6, [r0, #33]	; 0x21
 8002a36:	784b      	ldrb	r3, [r1, #1]
 8002a38:	78c8      	ldrb	r0, [r1, #3]
 8002a3a:	788e      	ldrb	r6, [r1, #2]
 8002a3c:	780c      	ldrb	r4, [r1, #0]
  if((Format == RTC_FORMAT_BIN) && ((sDate->Month & 0x10U) == 0x10U))
 8002a3e:	2a00      	cmp	r2, #0
 8002a40:	d14e      	bne.n	8002ae0 <HAL_RTC_SetDate+0xc4>
 8002a42:	06da      	lsls	r2, r3, #27
 8002a44:	d503      	bpl.n	8002a4e <HAL_RTC_SetDate+0x32>
    sDate->Month = (uint8_t)((sDate->Month & (uint8_t)~(0x10U)) + (uint8_t)0x0AU);
 8002a46:	f023 0310 	bic.w	r3, r3, #16
 8002a4a:	330a      	adds	r3, #10
 8002a4c:	704b      	strb	r3, [r1, #1]
   datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << RTC_DR_YU_Pos) | \
 8002a4e:	f7ff ffda 	bl	8002a06 <RTC_ByteToBcd2>
 8002a52:	4607      	mov	r7, r0
                 ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 8002a54:	7848      	ldrb	r0, [r1, #1]
 8002a56:	f7ff ffd6 	bl	8002a06 <RTC_ByteToBcd2>
 8002a5a:	4602      	mov	r2, r0
                 ((uint32_t)RTC_ByteToBcd2(sDate->Date) << RTC_DR_DU_Pos) | \
 8002a5c:	4630      	mov	r0, r6
 8002a5e:	f7ff ffd2 	bl	8002a06 <RTC_ByteToBcd2>
   datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << RTC_DR_YU_Pos) | \
 8002a62:	ea40 3044 	orr.w	r0, r0, r4, lsl #13
 8002a66:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 8002a6a:	ea40 2402 	orr.w	r4, r0, r2, lsl #8
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8002a6e:	682b      	ldr	r3, [r5, #0]
 8002a70:	22ca      	movs	r2, #202	; 0xca
 8002a72:	625a      	str	r2, [r3, #36]	; 0x24
 8002a74:	2253      	movs	r2, #83	; 0x53
 8002a76:	625a      	str	r2, [r3, #36]	; 0x24
  if(RTC_EnterInitMode(hrtc) != HAL_OK)
 8002a78:	4628      	mov	r0, r5
 8002a7a:	f7ff ff55 	bl	8002928 <RTC_EnterInitMode>
 8002a7e:	682b      	ldr	r3, [r5, #0]
 8002a80:	4606      	mov	r6, r0
 8002a82:	b150      	cbz	r0, 8002a9a <HAL_RTC_SetDate+0x7e>
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8002a84:	22ff      	movs	r2, #255	; 0xff
 8002a86:	625a      	str	r2, [r3, #36]	; 0x24
    hrtc->State = HAL_RTC_STATE_ERROR;
 8002a88:	2304      	movs	r3, #4
 8002a8a:	f885 3021 	strb.w	r3, [r5, #33]	; 0x21
    __HAL_UNLOCK(hrtc);
 8002a8e:	2300      	movs	r3, #0
 8002a90:	f885 3020 	strb.w	r3, [r5, #32]
        return HAL_ERROR;
 8002a94:	2601      	movs	r6, #1
}
 8002a96:	4630      	mov	r0, r6
 8002a98:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    hrtc->Instance->DR = (uint32_t)(datetmpreg & RTC_DR_RESERVED_MASK);
 8002a9a:	f024 447f 	bic.w	r4, r4, #4278190080	; 0xff000000
 8002a9e:	f024 04c0 	bic.w	r4, r4, #192	; 0xc0
 8002aa2:	605c      	str	r4, [r3, #4]
    CLEAR_BIT(hrtc->Instance->ISR, RTC_ISR_INIT);
 8002aa4:	68da      	ldr	r2, [r3, #12]
 8002aa6:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8002aaa:	60da      	str	r2, [r3, #12]
    if((hrtc->Instance->CR & RTC_CR_BYPSHAD) == 0U)
 8002aac:	689b      	ldr	r3, [r3, #8]
 8002aae:	069b      	lsls	r3, r3, #26
 8002ab0:	d40c      	bmi.n	8002acc <HAL_RTC_SetDate+0xb0>
      if(HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8002ab2:	4628      	mov	r0, r5
 8002ab4:	f7ff ff20 	bl	80028f8 <HAL_RTC_WaitForSynchro>
 8002ab8:	b140      	cbz	r0, 8002acc <HAL_RTC_SetDate+0xb0>
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8002aba:	682b      	ldr	r3, [r5, #0]
 8002abc:	22ff      	movs	r2, #255	; 0xff
 8002abe:	625a      	str	r2, [r3, #36]	; 0x24
        hrtc->State = HAL_RTC_STATE_ERROR;
 8002ac0:	2304      	movs	r3, #4
 8002ac2:	f885 3021 	strb.w	r3, [r5, #33]	; 0x21
        __HAL_UNLOCK(hrtc);
 8002ac6:	f885 6020 	strb.w	r6, [r5, #32]
 8002aca:	e7e3      	b.n	8002a94 <HAL_RTC_SetDate+0x78>
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8002acc:	682b      	ldr	r3, [r5, #0]
 8002ace:	22ff      	movs	r2, #255	; 0xff
 8002ad0:	625a      	str	r2, [r3, #36]	; 0x24
    hrtc->State = HAL_RTC_STATE_READY ;
 8002ad2:	2301      	movs	r3, #1
 8002ad4:	f885 3021 	strb.w	r3, [r5, #33]	; 0x21
    __HAL_UNLOCK(hrtc);
 8002ad8:	2300      	movs	r3, #0
 8002ada:	f885 3020 	strb.w	r3, [r5, #32]
    return HAL_OK;
 8002ade:	e7da      	b.n	8002a96 <HAL_RTC_SetDate+0x7a>
                  (((uint32_t)sDate->Month) << RTC_DR_MU_Pos) | \
 8002ae0:	021b      	lsls	r3, r3, #8
    datetmpreg = ((((uint32_t)sDate->Year) << RTC_DR_YU_Pos) | \
 8002ae2:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
                  (((uint32_t)sDate->Month) << RTC_DR_MU_Pos) | \
 8002ae6:	4330      	orrs	r0, r6
    datetmpreg = ((((uint32_t)sDate->Year) << RTC_DR_YU_Pos) | \
 8002ae8:	ea40 3444 	orr.w	r4, r0, r4, lsl #13
 8002aec:	e7bf      	b.n	8002a6e <HAL_RTC_SetDate+0x52>

08002aee <HAL_RTC_SetTime>:
  __HAL_LOCK(hrtc);
 8002aee:	f890 3020 	ldrb.w	r3, [r0, #32]
 8002af2:	2b01      	cmp	r3, #1
{
 8002af4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8002af8:	4605      	mov	r5, r0
 8002afa:	460e      	mov	r6, r1
 8002afc:	4690      	mov	r8, r2
 8002afe:	f04f 0702 	mov.w	r7, #2
  __HAL_LOCK(hrtc);
 8002b02:	d017      	beq.n	8002b34 <HAL_RTC_SetTime+0x46>
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8002b04:	6803      	ldr	r3, [r0, #0]
  hrtc->State = HAL_RTC_STATE_BUSY;
 8002b06:	f880 7021 	strb.w	r7, [r0, #33]	; 0x21
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8002b0a:	22ca      	movs	r2, #202	; 0xca
  __HAL_LOCK(hrtc);
 8002b0c:	2401      	movs	r4, #1
 8002b0e:	f880 4020 	strb.w	r4, [r0, #32]
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8002b12:	625a      	str	r2, [r3, #36]	; 0x24
 8002b14:	2253      	movs	r2, #83	; 0x53
 8002b16:	625a      	str	r2, [r3, #36]	; 0x24
  if(RTC_EnterInitMode(hrtc) != HAL_OK)
 8002b18:	f7ff ff06 	bl	8002928 <RTC_EnterInitMode>
 8002b1c:	682b      	ldr	r3, [r5, #0]
 8002b1e:	4607      	mov	r7, r0
 8002b20:	b158      	cbz	r0, 8002b3a <HAL_RTC_SetTime+0x4c>
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8002b22:	22ff      	movs	r2, #255	; 0xff
 8002b24:	625a      	str	r2, [r3, #36]	; 0x24
    hrtc->State = HAL_RTC_STATE_ERROR;
 8002b26:	2304      	movs	r3, #4
 8002b28:	f885 3021 	strb.w	r3, [r5, #33]	; 0x21
    __HAL_UNLOCK(hrtc);
 8002b2c:	2300      	movs	r3, #0
 8002b2e:	f885 3020 	strb.w	r3, [r5, #32]
        return HAL_ERROR;
 8002b32:	2701      	movs	r7, #1
}
 8002b34:	4638      	mov	r0, r7
 8002b36:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8002b3a:	7830      	ldrb	r0, [r6, #0]
 8002b3c:	7874      	ldrb	r4, [r6, #1]
 8002b3e:	78b1      	ldrb	r1, [r6, #2]
      if((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 8002b40:	689b      	ldr	r3, [r3, #8]
    if(Format == RTC_FORMAT_BIN)
 8002b42:	f1b8 0f00 	cmp.w	r8, #0
 8002b46:	d138      	bne.n	8002bba <HAL_RTC_SetTime+0xcc>
      if((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 8002b48:	065a      	lsls	r2, r3, #25
        sTime->TimeFormat = 0x00U;
 8002b4a:	bf58      	it	pl
 8002b4c:	70f7      	strbpl	r7, [r6, #3]
      tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << RTC_TR_HU_Pos) | \
 8002b4e:	f7ff ff5a 	bl	8002a06 <RTC_ByteToBcd2>
 8002b52:	4602      	mov	r2, r0
                          ((uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 8002b54:	4620      	mov	r0, r4
 8002b56:	f7ff ff56 	bl	8002a06 <RTC_ByteToBcd2>
 8002b5a:	4604      	mov	r4, r0
                          ((uint32_t)RTC_ByteToBcd2(sTime->Seconds) << RTC_TR_SU_Pos ) | \
 8002b5c:	4608      	mov	r0, r1
 8002b5e:	f7ff ff52 	bl	8002a06 <RTC_ByteToBcd2>
                          (((uint32_t)sTime->TimeFormat) << RTC_TR_PM_Pos));
 8002b62:	78f3      	ldrb	r3, [r6, #3]
      tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << RTC_TR_HU_Pos) | \
 8002b64:	ea40 5083 	orr.w	r0, r0, r3, lsl #22
 8002b68:	ea40 4002 	orr.w	r0, r0, r2, lsl #16
 8002b6c:	ea40 2004 	orr.w	r0, r0, r4, lsl #8
    hrtc->Instance->TR = (uint32_t)(tmpreg & RTC_TR_RESERVED_MASK);
 8002b70:	682b      	ldr	r3, [r5, #0]
 8002b72:	f000 307f 	and.w	r0, r0, #2139062143	; 0x7f7f7f7f
 8002b76:	f020 40fe 	bic.w	r0, r0, #2130706432	; 0x7f000000
 8002b7a:	6018      	str	r0, [r3, #0]
    hrtc->Instance->CR &= ((uint32_t)~RTC_CR_BKP);
 8002b7c:	689a      	ldr	r2, [r3, #8]
    hrtc->Instance->CR |= (uint32_t)(sTime->DayLightSaving | sTime->StoreOperation);
 8002b7e:	6930      	ldr	r0, [r6, #16]
    hrtc->Instance->CR &= ((uint32_t)~RTC_CR_BKP);
 8002b80:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8002b84:	609a      	str	r2, [r3, #8]
    hrtc->Instance->CR |= (uint32_t)(sTime->DayLightSaving | sTime->StoreOperation);
 8002b86:	68f2      	ldr	r2, [r6, #12]
 8002b88:	6899      	ldr	r1, [r3, #8]
 8002b8a:	4302      	orrs	r2, r0
 8002b8c:	430a      	orrs	r2, r1
 8002b8e:	609a      	str	r2, [r3, #8]
    CLEAR_BIT(hrtc->Instance->ISR, RTC_ISR_INIT);
 8002b90:	68da      	ldr	r2, [r3, #12]
 8002b92:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8002b96:	60da      	str	r2, [r3, #12]
    if((hrtc->Instance->CR & RTC_CR_BYPSHAD) == 0U)
 8002b98:	689c      	ldr	r4, [r3, #8]
 8002b9a:	f014 0420 	ands.w	r4, r4, #32
 8002b9e:	d118      	bne.n	8002bd2 <HAL_RTC_SetTime+0xe4>
      if(HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8002ba0:	4628      	mov	r0, r5
 8002ba2:	f7ff fea9 	bl	80028f8 <HAL_RTC_WaitForSynchro>
 8002ba6:	b1a0      	cbz	r0, 8002bd2 <HAL_RTC_SetTime+0xe4>
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8002ba8:	682b      	ldr	r3, [r5, #0]
 8002baa:	22ff      	movs	r2, #255	; 0xff
 8002bac:	625a      	str	r2, [r3, #36]	; 0x24
        hrtc->State = HAL_RTC_STATE_ERROR;
 8002bae:	2304      	movs	r3, #4
 8002bb0:	f885 3021 	strb.w	r3, [r5, #33]	; 0x21
        __HAL_UNLOCK(hrtc);
 8002bb4:	f885 4020 	strb.w	r4, [r5, #32]
 8002bb8:	e7bb      	b.n	8002b32 <HAL_RTC_SetTime+0x44>
      if((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 8002bba:	065b      	lsls	r3, r3, #25
                ((uint32_t)(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 8002bbc:	ea4f 2404 	mov.w	r4, r4, lsl #8
        sTime->TimeFormat = 0x00U;
 8002bc0:	bf58      	it	pl
 8002bc2:	70f7      	strbpl	r7, [r6, #3]
      tmpreg = (((uint32_t)(sTime->Hours) << RTC_TR_HU_Pos) | \
 8002bc4:	ea44 4000 	orr.w	r0, r4, r0, lsl #16
                ((uint32_t)(sTime->TimeFormat) << RTC_TR_PM_Pos));
 8002bc8:	78f4      	ldrb	r4, [r6, #3]
                ((uint32_t)(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 8002bca:	4308      	orrs	r0, r1
      tmpreg = (((uint32_t)(sTime->Hours) << RTC_TR_HU_Pos) | \
 8002bcc:	ea40 5084 	orr.w	r0, r0, r4, lsl #22
 8002bd0:	e7ce      	b.n	8002b70 <HAL_RTC_SetTime+0x82>
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8002bd2:	682b      	ldr	r3, [r5, #0]
 8002bd4:	22ff      	movs	r2, #255	; 0xff
 8002bd6:	625a      	str	r2, [r3, #36]	; 0x24
   hrtc->State = HAL_RTC_STATE_READY;
 8002bd8:	2301      	movs	r3, #1
 8002bda:	f885 3021 	strb.w	r3, [r5, #33]	; 0x21
   __HAL_UNLOCK(hrtc);
 8002bde:	2300      	movs	r3, #0
 8002be0:	f885 3020 	strb.w	r3, [r5, #32]
   return HAL_OK;
 8002be4:	e7a6      	b.n	8002b34 <HAL_RTC_SetTime+0x46>
	...

08002be8 <HAL_RTC_SetAlarm_IT>:
  __HAL_LOCK(hrtc);
 8002be8:	f890 3020 	ldrb.w	r3, [r0, #32]
 8002bec:	2b01      	cmp	r3, #1
{
 8002bee:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8002bf2:	4604      	mov	r4, r0
 8002bf4:	f04f 0002 	mov.w	r0, #2
  __HAL_LOCK(hrtc);
 8002bf8:	d067      	beq.n	8002cca <HAL_RTC_SetAlarm_IT+0xe2>
 8002bfa:	2301      	movs	r3, #1
 8002bfc:	f884 3020 	strb.w	r3, [r4, #32]
 8002c00:	6823      	ldr	r3, [r4, #0]
  hrtc->State = HAL_RTC_STATE_BUSY;
 8002c02:	f884 0021 	strb.w	r0, [r4, #33]	; 0x21
 8002c06:	7808      	ldrb	r0, [r1, #0]
 8002c08:	f891 9001 	ldrb.w	r9, [r1, #1]
 8002c0c:	788d      	ldrb	r5, [r1, #2]
 8002c0e:	f891 8020 	ldrb.w	r8, [r1, #32]
 8002c12:	69ce      	ldr	r6, [r1, #28]
 8002c14:	694f      	ldr	r7, [r1, #20]
    if((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 8002c16:	689b      	ldr	r3, [r3, #8]
  if(Format == RTC_FORMAT_BIN)
 8002c18:	2a00      	cmp	r2, #0
 8002c1a:	d158      	bne.n	8002cce <HAL_RTC_SetAlarm_IT+0xe6>
    if((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 8002c1c:	f013 0340 	ands.w	r3, r3, #64	; 0x40
      sAlarm->AlarmTime.TimeFormat = 0x00U;
 8002c20:	bf08      	it	eq
 8002c22:	70cb      	strbeq	r3, [r1, #3]
    tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 8002c24:	f7ff feef 	bl	8002a06 <RTC_ByteToBcd2>
 8002c28:	4682      	mov	sl, r0
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Minutes) << RTC_ALRMAR_MNU_Pos) | \
 8002c2a:	4648      	mov	r0, r9
 8002c2c:	f7ff feeb 	bl	8002a06 <RTC_ByteToBcd2>
 8002c30:	4602      	mov	r2, r0
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Seconds) << RTC_ALRMAR_SU_Pos) | \
 8002c32:	4628      	mov	r0, r5
 8002c34:	f7ff fee7 	bl	8002a06 <RTC_ByteToBcd2>
 8002c38:	4681      	mov	r9, r0
              ((uint32_t)(RTC_ByteToBcd2(sAlarm->AlarmDateWeekDay) << RTC_ALRMAR_DU_Pos)) | \
 8002c3a:	4640      	mov	r0, r8
 8002c3c:	f7ff fee3 	bl	8002a06 <RTC_ByteToBcd2>
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat << RTC_ALRMAR_PM_Pos)) | \
 8002c40:	78cd      	ldrb	r5, [r1, #3]
    tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 8002c42:	433e      	orrs	r6, r7
 8002c44:	ea46 5585 	orr.w	r5, r6, r5, lsl #22
 8002c48:	ea45 0509 	orr.w	r5, r5, r9
 8002c4c:	ea45 450a 	orr.w	r5, r5, sl, lsl #16
 8002c50:	ea45 2502 	orr.w	r5, r5, r2, lsl #8
 8002c54:	ea45 6500 	orr.w	r5, r5, r0, lsl #24
  subsecondtmpreg = (uint32_t)((uint32_t)(sAlarm->AlarmTime.SubSeconds) | (uint32_t)(sAlarm->AlarmSubSecondMask));
 8002c58:	698b      	ldr	r3, [r1, #24]
 8002c5a:	684e      	ldr	r6, [r1, #4]
 8002c5c:	431e      	orrs	r6, r3
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8002c5e:	6823      	ldr	r3, [r4, #0]
 8002c60:	22ca      	movs	r2, #202	; 0xca
 8002c62:	625a      	str	r2, [r3, #36]	; 0x24
 8002c64:	2253      	movs	r2, #83	; 0x53
 8002c66:	625a      	str	r2, [r3, #36]	; 0x24
  if(sAlarm->Alarm == RTC_ALARM_A)
 8002c68:	6a4a      	ldr	r2, [r1, #36]	; 0x24
 8002c6a:	f5b2 7f80 	cmp.w	r2, #256	; 0x100
    __HAL_RTC_ALARMA_DISABLE(hrtc);
 8002c6e:	689a      	ldr	r2, [r3, #8]
  if(sAlarm->Alarm == RTC_ALARM_A)
 8002c70:	d14f      	bne.n	8002d12 <HAL_RTC_SetAlarm_IT+0x12a>
    __HAL_RTC_ALARMA_DISABLE(hrtc);
 8002c72:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8002c76:	609a      	str	r2, [r3, #8]
    __HAL_RTC_ALARM_CLEAR_FLAG(hrtc, RTC_FLAG_ALRAF);
 8002c78:	68da      	ldr	r2, [r3, #12]
 8002c7a:	b2d2      	uxtb	r2, r2
 8002c7c:	f462 72c0 	orn	r2, r2, #384	; 0x180
 8002c80:	60da      	str	r2, [r3, #12]
    tickstart = HAL_GetTick();
 8002c82:	f7fd fcbb 	bl	80005fc <HAL_GetTick>
 8002c86:	4680      	mov	r8, r0
    while(__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRAWF) == 0U)
 8002c88:	6823      	ldr	r3, [r4, #0]
 8002c8a:	68df      	ldr	r7, [r3, #12]
 8002c8c:	f017 0701 	ands.w	r7, r7, #1
 8002c90:	d02e      	beq.n	8002cf0 <HAL_RTC_SetAlarm_IT+0x108>
    hrtc->Instance->ALRMAR = (uint32_t)tmpreg;
 8002c92:	61dd      	str	r5, [r3, #28]
    hrtc->Instance->ALRMASSR = subsecondtmpreg;
 8002c94:	645e      	str	r6, [r3, #68]	; 0x44
    __HAL_RTC_ALARMA_ENABLE(hrtc);
 8002c96:	689a      	ldr	r2, [r3, #8]
 8002c98:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8002c9c:	609a      	str	r2, [r3, #8]
    __HAL_RTC_ALARM_ENABLE_IT(hrtc,RTC_IT_ALRA);
 8002c9e:	689a      	ldr	r2, [r3, #8]
 8002ca0:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
    __HAL_RTC_ALARM_ENABLE_IT(hrtc, RTC_IT_ALRB);
 8002ca4:	609a      	str	r2, [r3, #8]
  __HAL_RTC_ALARM_EXTI_ENABLE_IT();
 8002ca6:	4b2c      	ldr	r3, [pc, #176]	; (8002d58 <HAL_RTC_SetAlarm_IT+0x170>)
 8002ca8:	681a      	ldr	r2, [r3, #0]
 8002caa:	f442 2280 	orr.w	r2, r2, #262144	; 0x40000
 8002cae:	601a      	str	r2, [r3, #0]
  __HAL_RTC_ALARM_EXTI_ENABLE_RISING_EDGE();
 8002cb0:	689a      	ldr	r2, [r3, #8]
 8002cb2:	f442 2280 	orr.w	r2, r2, #262144	; 0x40000
 8002cb6:	609a      	str	r2, [r3, #8]
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8002cb8:	6823      	ldr	r3, [r4, #0]
 8002cba:	22ff      	movs	r2, #255	; 0xff
 8002cbc:	625a      	str	r2, [r3, #36]	; 0x24
  __HAL_UNLOCK(hrtc);
 8002cbe:	2000      	movs	r0, #0
  hrtc->State = HAL_RTC_STATE_READY;
 8002cc0:	2301      	movs	r3, #1
 8002cc2:	f884 3021 	strb.w	r3, [r4, #33]	; 0x21
  __HAL_UNLOCK(hrtc);
 8002cc6:	f884 0020 	strb.w	r0, [r4, #32]
}
 8002cca:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    if((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 8002cce:	f013 0340 	ands.w	r3, r3, #64	; 0x40
    tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 8002cd2:	ea46 0607 	orr.w	r6, r6, r7
      sAlarm->AlarmTime.TimeFormat = 0x00U;
 8002cd6:	bf08      	it	eq
 8002cd8:	70cb      	strbeq	r3, [r1, #3]
    tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 8002cda:	4335      	orrs	r5, r6
 8002cdc:	ea45 4500 	orr.w	r5, r5, r0, lsl #16
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << RTC_ALRMAR_PM_Pos) | \
 8002ce0:	78c8      	ldrb	r0, [r1, #3]
    tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 8002ce2:	ea45 2509 	orr.w	r5, r5, r9, lsl #8
 8002ce6:	ea45 5580 	orr.w	r5, r5, r0, lsl #22
 8002cea:	ea45 6508 	orr.w	r5, r5, r8, lsl #24
 8002cee:	e7b3      	b.n	8002c58 <HAL_RTC_SetAlarm_IT+0x70>
      if((HAL_GetTick() - tickstart ) > RTC_TIMEOUT_VALUE)
 8002cf0:	f7fd fc84 	bl	80005fc <HAL_GetTick>
 8002cf4:	eba0 0008 	sub.w	r0, r0, r8
 8002cf8:	f5b0 7f7a 	cmp.w	r0, #1000	; 0x3e8
 8002cfc:	d9c4      	bls.n	8002c88 <HAL_RTC_SetAlarm_IT+0xa0>
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8002cfe:	6823      	ldr	r3, [r4, #0]
 8002d00:	22ff      	movs	r2, #255	; 0xff
        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8002d02:	2003      	movs	r0, #3
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8002d04:	625a      	str	r2, [r3, #36]	; 0x24
        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8002d06:	f884 0021 	strb.w	r0, [r4, #33]	; 0x21
        __HAL_UNLOCK(hrtc);
 8002d0a:	f884 7020 	strb.w	r7, [r4, #32]
        return HAL_TIMEOUT;
 8002d0e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    __HAL_RTC_ALARMB_DISABLE(hrtc);
 8002d12:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8002d16:	609a      	str	r2, [r3, #8]
    __HAL_RTC_ALARM_CLEAR_FLAG(hrtc, RTC_FLAG_ALRBF);
 8002d18:	68da      	ldr	r2, [r3, #12]
 8002d1a:	b2d2      	uxtb	r2, r2
 8002d1c:	f462 7220 	orn	r2, r2, #640	; 0x280
 8002d20:	60da      	str	r2, [r3, #12]
    tickstart = HAL_GetTick();
 8002d22:	f7fd fc6b 	bl	80005fc <HAL_GetTick>
 8002d26:	4680      	mov	r8, r0
    while(__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRBWF) == 0U)
 8002d28:	6823      	ldr	r3, [r4, #0]
 8002d2a:	68df      	ldr	r7, [r3, #12]
 8002d2c:	f017 0702 	ands.w	r7, r7, #2
 8002d30:	d009      	beq.n	8002d46 <HAL_RTC_SetAlarm_IT+0x15e>
    hrtc->Instance->ALRMBR = (uint32_t)tmpreg;
 8002d32:	621d      	str	r5, [r3, #32]
    hrtc->Instance->ALRMBSSR = subsecondtmpreg;
 8002d34:	649e      	str	r6, [r3, #72]	; 0x48
    __HAL_RTC_ALARMB_ENABLE(hrtc);
 8002d36:	689a      	ldr	r2, [r3, #8]
 8002d38:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002d3c:	609a      	str	r2, [r3, #8]
    __HAL_RTC_ALARM_ENABLE_IT(hrtc, RTC_IT_ALRB);
 8002d3e:	689a      	ldr	r2, [r3, #8]
 8002d40:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8002d44:	e7ae      	b.n	8002ca4 <HAL_RTC_SetAlarm_IT+0xbc>
      if((HAL_GetTick() - tickstart ) > RTC_TIMEOUT_VALUE)
 8002d46:	f7fd fc59 	bl	80005fc <HAL_GetTick>
 8002d4a:	eba0 0008 	sub.w	r0, r0, r8
 8002d4e:	f5b0 7f7a 	cmp.w	r0, #1000	; 0x3e8
 8002d52:	d9e9      	bls.n	8002d28 <HAL_RTC_SetAlarm_IT+0x140>
 8002d54:	e7d3      	b.n	8002cfe <HAL_RTC_SetAlarm_IT+0x116>
 8002d56:	bf00      	nop
 8002d58:	40010400 	.word	0x40010400

08002d5c <RTC_Bcd2ToByte>:
  * @retval Converted word
  */
uint8_t RTC_Bcd2ToByte(uint8_t Value)
{
  uint8_t tmp;
  tmp = ((Value & 0xF0U) >> 4U) * 10U;
 8002d5c:	0903      	lsrs	r3, r0, #4
 8002d5e:	eb03 0383 	add.w	r3, r3, r3, lsl #2
  return (tmp + (Value & 0x0FU));
 8002d62:	f000 000f 	and.w	r0, r0, #15
 8002d66:	eb00 0043 	add.w	r0, r0, r3, lsl #1
}
 8002d6a:	b2c0      	uxtb	r0, r0
 8002d6c:	4770      	bx	lr

08002d6e <HAL_RTC_GetTime>:
{
 8002d6e:	b538      	push	{r3, r4, r5, lr}
  sTime->SubSeconds = (uint32_t)(hrtc->Instance->SSR);
 8002d70:	6803      	ldr	r3, [r0, #0]
 8002d72:	6a98      	ldr	r0, [r3, #40]	; 0x28
 8002d74:	6048      	str	r0, [r1, #4]
  sTime->SecondFraction = (uint32_t)(hrtc->Instance->PRER & RTC_PRER_PREDIV_S);
 8002d76:	6918      	ldr	r0, [r3, #16]
  tmpreg = (uint32_t)(hrtc->Instance->TR & RTC_TR_RESERVED_MASK);
 8002d78:	681c      	ldr	r4, [r3, #0]
 8002d7a:	f004 337f 	and.w	r3, r4, #2139062143	; 0x7f7f7f7f
 8002d7e:	f023 43fe 	bic.w	r3, r3, #2130706432	; 0x7f000000
  sTime->SecondFraction = (uint32_t)(hrtc->Instance->PRER & RTC_PRER_PREDIV_S);
 8002d82:	f3c0 000e 	ubfx	r0, r0, #0, #15
  sTime->Minutes = (uint8_t)((tmpreg & (RTC_TR_MNT | RTC_TR_MNU)) >> RTC_TR_MNU_Pos);
 8002d86:	f3c3 2506 	ubfx	r5, r3, #8, #7
  sTime->SecondFraction = (uint32_t)(hrtc->Instance->PRER & RTC_PRER_PREDIV_S);
 8002d8a:	6088      	str	r0, [r1, #8]
  sTime->Seconds = (uint8_t)((tmpreg & (RTC_TR_ST | RTC_TR_SU)) >> RTC_TR_SU_Pos);
 8002d8c:	f004 047f 	and.w	r4, r4, #127	; 0x7f
  sTime->Hours = (uint8_t)((tmpreg & (RTC_TR_HT | RTC_TR_HU)) >> RTC_TR_HU_Pos);
 8002d90:	f3c3 4005 	ubfx	r0, r3, #16, #6
  sTime->TimeFormat = (uint8_t)((tmpreg & (RTC_TR_PM)) >> RTC_TR_PM_Pos);
 8002d94:	0d9b      	lsrs	r3, r3, #22
  sTime->Hours = (uint8_t)((tmpreg & (RTC_TR_HT | RTC_TR_HU)) >> RTC_TR_HU_Pos);
 8002d96:	7008      	strb	r0, [r1, #0]
  sTime->Minutes = (uint8_t)((tmpreg & (RTC_TR_MNT | RTC_TR_MNU)) >> RTC_TR_MNU_Pos);
 8002d98:	704d      	strb	r5, [r1, #1]
  sTime->Seconds = (uint8_t)((tmpreg & (RTC_TR_ST | RTC_TR_SU)) >> RTC_TR_SU_Pos);
 8002d9a:	708c      	strb	r4, [r1, #2]
  sTime->TimeFormat = (uint8_t)((tmpreg & (RTC_TR_PM)) >> RTC_TR_PM_Pos);
 8002d9c:	70cb      	strb	r3, [r1, #3]
  if(Format == RTC_FORMAT_BIN)
 8002d9e:	b952      	cbnz	r2, 8002db6 <HAL_RTC_GetTime+0x48>
    sTime->Hours = (uint8_t)RTC_Bcd2ToByte(sTime->Hours);
 8002da0:	f7ff ffdc 	bl	8002d5c <RTC_Bcd2ToByte>
 8002da4:	7008      	strb	r0, [r1, #0]
    sTime->Minutes = (uint8_t)RTC_Bcd2ToByte(sTime->Minutes);
 8002da6:	4628      	mov	r0, r5
 8002da8:	f7ff ffd8 	bl	8002d5c <RTC_Bcd2ToByte>
 8002dac:	7048      	strb	r0, [r1, #1]
    sTime->Seconds = (uint8_t)RTC_Bcd2ToByte(sTime->Seconds);
 8002dae:	4620      	mov	r0, r4
 8002db0:	f7ff ffd4 	bl	8002d5c <RTC_Bcd2ToByte>
 8002db4:	7088      	strb	r0, [r1, #2]
}
 8002db6:	2000      	movs	r0, #0
 8002db8:	bd38      	pop	{r3, r4, r5, pc}

08002dba <HAL_RTC_GetDate>:
{
 8002dba:	b538      	push	{r3, r4, r5, lr}
  datetmpreg = (uint32_t)(hrtc->Instance->DR & RTC_DR_RESERVED_MASK);
 8002dbc:	6803      	ldr	r3, [r0, #0]
 8002dbe:	685c      	ldr	r4, [r3, #4]
 8002dc0:	f024 437f 	bic.w	r3, r4, #4278190080	; 0xff000000
 8002dc4:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
  sDate->Year =  (uint8_t)((datetmpreg & (RTC_DR_YT | RTC_DR_YU)) >> RTC_DR_YU_Pos);
 8002dc8:	0c18      	lsrs	r0, r3, #16
  sDate->Month = (uint8_t)((datetmpreg & (RTC_DR_MT | RTC_DR_MU)) >> RTC_DR_MU_Pos);
 8002dca:	f3c3 2504 	ubfx	r5, r3, #8, #5
  sDate->Date =  (uint8_t)((datetmpreg & (RTC_DR_DT | RTC_DR_DU)) >> RTC_DR_DU_Pos);
 8002dce:	f004 043f 	and.w	r4, r4, #63	; 0x3f
  sDate->WeekDay = (uint8_t)((datetmpreg & (RTC_DR_WDU)) >> RTC_DR_WDU_Pos);
 8002dd2:	f3c3 3342 	ubfx	r3, r3, #13, #3
  sDate->Year =  (uint8_t)((datetmpreg & (RTC_DR_YT | RTC_DR_YU)) >> RTC_DR_YU_Pos);
 8002dd6:	70c8      	strb	r0, [r1, #3]
  sDate->Month = (uint8_t)((datetmpreg & (RTC_DR_MT | RTC_DR_MU)) >> RTC_DR_MU_Pos);
 8002dd8:	704d      	strb	r5, [r1, #1]
  sDate->Date =  (uint8_t)((datetmpreg & (RTC_DR_DT | RTC_DR_DU)) >> RTC_DR_DU_Pos);
 8002dda:	708c      	strb	r4, [r1, #2]
  sDate->WeekDay = (uint8_t)((datetmpreg & (RTC_DR_WDU)) >> RTC_DR_WDU_Pos);
 8002ddc:	700b      	strb	r3, [r1, #0]
  if(Format == RTC_FORMAT_BIN)
 8002dde:	b952      	cbnz	r2, 8002df6 <HAL_RTC_GetDate+0x3c>
    sDate->Year = (uint8_t)RTC_Bcd2ToByte(sDate->Year);
 8002de0:	f7ff ffbc 	bl	8002d5c <RTC_Bcd2ToByte>
 8002de4:	70c8      	strb	r0, [r1, #3]
    sDate->Month = (uint8_t)RTC_Bcd2ToByte(sDate->Month);
 8002de6:	4628      	mov	r0, r5
 8002de8:	f7ff ffb8 	bl	8002d5c <RTC_Bcd2ToByte>
 8002dec:	7048      	strb	r0, [r1, #1]
    sDate->Date = (uint8_t)RTC_Bcd2ToByte(sDate->Date);
 8002dee:	4620      	mov	r0, r4
 8002df0:	f7ff ffb4 	bl	8002d5c <RTC_Bcd2ToByte>
 8002df4:	7088      	strb	r0, [r1, #2]
}
 8002df6:	2000      	movs	r0, #0
 8002df8:	bd38      	pop	{r3, r4, r5, pc}

08002dfa <HAL_RTCEx_SetCalibrationOutPut>:
{
  /* Check the parameters */
  assert_param(IS_RTC_CALIB_OUTPUT(CalibOutput));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8002dfa:	f890 3020 	ldrb.w	r3, [r0, #32]
 8002dfe:	2b01      	cmp	r3, #1
 8002e00:	f04f 0302 	mov.w	r3, #2
 8002e04:	d019      	beq.n	8002e3a <HAL_RTCEx_SetCalibrationOutPut+0x40>

  hrtc->State = HAL_RTC_STATE_BUSY;
 8002e06:	f880 3021 	strb.w	r3, [r0, #33]	; 0x21

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8002e0a:	6803      	ldr	r3, [r0, #0]
 8002e0c:	22ca      	movs	r2, #202	; 0xca
 8002e0e:	625a      	str	r2, [r3, #36]	; 0x24
 8002e10:	2253      	movs	r2, #83	; 0x53
 8002e12:	625a      	str	r2, [r3, #36]	; 0x24

  /* Clear flags before config */
  hrtc->Instance->CR &= (uint32_t)~RTC_CR_COSEL;
 8002e14:	689a      	ldr	r2, [r3, #8]
 8002e16:	f422 2200 	bic.w	r2, r2, #524288	; 0x80000
 8002e1a:	609a      	str	r2, [r3, #8]

  /* Configure the RTC_CR register */
  hrtc->Instance->CR |= (uint32_t)CalibOutput;
 8002e1c:	689a      	ldr	r2, [r3, #8]
 8002e1e:	4311      	orrs	r1, r2
 8002e20:	6099      	str	r1, [r3, #8]

  __HAL_RTC_CALIBRATION_OUTPUT_ENABLE(hrtc);
 8002e22:	689a      	ldr	r2, [r3, #8]
 8002e24:	f442 0200 	orr.w	r2, r2, #8388608	; 0x800000
 8002e28:	609a      	str	r2, [r3, #8]

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8002e2a:	22ff      	movs	r2, #255	; 0xff
 8002e2c:	625a      	str	r2, [r3, #36]	; 0x24

  /* Change RTC state */
  hrtc->State = HAL_RTC_STATE_READY;
 8002e2e:	2301      	movs	r3, #1
 8002e30:	f880 3021 	strb.w	r3, [r0, #33]	; 0x21

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8002e34:	2300      	movs	r3, #0
 8002e36:	f880 3020 	strb.w	r3, [r0, #32]
  __HAL_LOCK(hrtc);
 8002e3a:	4618      	mov	r0, r3

  return HAL_OK;
}
 8002e3c:	4770      	bx	lr

08002e3e <HAL_RTCEx_AlarmBEventCallback>:
 8002e3e:	4770      	bx	lr

08002e40 <HAL_SD_ReadBlocks>:
  * @param  NumberOfBlocks: Number of SD blocks to read   
  * @param  Timeout: Specify timeout value
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_ReadBlocks(SD_HandleTypeDef *hsd, uint8_t *pData, uint32_t BlockAdd, uint32_t NumberOfBlocks, uint32_t Timeout)
{
 8002e40:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002e44:	b087      	sub	sp, #28
 8002e46:	4604      	mov	r4, r0
 8002e48:	460d      	mov	r5, r1
 8002e4a:	4690      	mov	r8, r2
 8002e4c:	4699      	mov	r9, r3
 8002e4e:	9f10      	ldr	r7, [sp, #64]	; 0x40
  SDMMC_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t tickstart = HAL_GetTick();
 8002e50:	f7fd fbd4 	bl	80005fc <HAL_GetTick>
 8002e54:	4606      	mov	r6, r0
  uint32_t count, data;
  uint32_t add = BlockAdd;
  uint8_t *tempbuff = pData;
  
  if(NULL == pData)
 8002e56:	b92d      	cbnz	r5, 8002e64 <HAL_SD_ReadBlocks+0x24>
  {
    hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 8002e58:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8002e5a:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
    
    return HAL_OK;
  }
  else
  {
    hsd->ErrorCode |= HAL_SD_ERROR_BUSY;
 8002e5e:	63a3      	str	r3, [r4, #56]	; 0x38
    return HAL_ERROR;
 8002e60:	2001      	movs	r0, #1
 8002e62:	e010      	b.n	8002e86 <HAL_SD_ReadBlocks+0x46>
  if(hsd->State == HAL_SD_STATE_READY)
 8002e64:	f894 0034 	ldrb.w	r0, [r4, #52]	; 0x34
 8002e68:	b2c0      	uxtb	r0, r0
 8002e6a:	2801      	cmp	r0, #1
 8002e6c:	f040 80e9 	bne.w	8003042 <HAL_SD_ReadBlocks+0x202>
    if((add + NumberOfBlocks) > (hsd->SdCard.LogBlockNbr))
 8002e70:	6de2      	ldr	r2, [r4, #92]	; 0x5c
 8002e72:	eb08 0309 	add.w	r3, r8, r9
    hsd->ErrorCode = HAL_SD_ERROR_NONE;
 8002e76:	2100      	movs	r1, #0
    if((add + NumberOfBlocks) > (hsd->SdCard.LogBlockNbr))
 8002e78:	4293      	cmp	r3, r2
    hsd->ErrorCode = HAL_SD_ERROR_NONE;
 8002e7a:	63a1      	str	r1, [r4, #56]	; 0x38
    if((add + NumberOfBlocks) > (hsd->SdCard.LogBlockNbr))
 8002e7c:	d906      	bls.n	8002e8c <HAL_SD_ReadBlocks+0x4c>
      hsd->ErrorCode |= HAL_SD_ERROR_ADDR_OUT_OF_RANGE;
 8002e7e:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8002e80:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8002e84:	63a3      	str	r3, [r4, #56]	; 0x38
  }
}
 8002e86:	b007      	add	sp, #28
 8002e88:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    hsd->State = HAL_SD_STATE_BUSY;
 8002e8c:	2303      	movs	r3, #3
 8002e8e:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
    hsd->Instance->DCTRL = 0U;
 8002e92:	6820      	ldr	r0, [r4, #0]
    if(hsd->SdCard.CardType != CARD_SDHC_SDXC)
 8002e94:	6c63      	ldr	r3, [r4, #68]	; 0x44
    hsd->Instance->DCTRL = 0U;
 8002e96:	62c1      	str	r1, [r0, #44]	; 0x2c
    if(hsd->SdCard.CardType != CARD_SDHC_SDXC)
 8002e98:	2b01      	cmp	r3, #1
    errorstate = SDMMC_CmdBlockLength(hsd->Instance, BLOCKSIZE);
 8002e9a:	f44f 7100 	mov.w	r1, #512	; 0x200
      add *= 512U;
 8002e9e:	bf18      	it	ne
 8002ea0:	ea4f 2848 	movne.w	r8, r8, lsl #9
    errorstate = SDMMC_CmdBlockLength(hsd->Instance, BLOCKSIZE);
 8002ea4:	f000 ff5f 	bl	8003d66 <SDMMC_CmdBlockLength>
    if(errorstate != HAL_SD_ERROR_NONE)
 8002ea8:	b148      	cbz	r0, 8002ebe <HAL_SD_ReadBlocks+0x7e>
      __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 8002eaa:	6823      	ldr	r3, [r4, #0]
 8002eac:	4a67      	ldr	r2, [pc, #412]	; (800304c <HAL_SD_ReadBlocks+0x20c>)
 8002eae:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= errorstate;
 8002eb0:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8002eb2:	4318      	orrs	r0, r3
 8002eb4:	63a0      	str	r0, [r4, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 8002eb6:	2001      	movs	r0, #1
 8002eb8:	f884 0034 	strb.w	r0, [r4, #52]	; 0x34
      return HAL_ERROR;
 8002ebc:	e7e3      	b.n	8002e86 <HAL_SD_ReadBlocks+0x46>
    config.DataTimeOut   = SDMMC_DATATIMEOUT;
 8002ebe:	f04f 33ff 	mov.w	r3, #4294967295
 8002ec2:	9300      	str	r3, [sp, #0]
    config.DataLength    = NumberOfBlocks * BLOCKSIZE;
 8002ec4:	ea4f 2349 	mov.w	r3, r9, lsl #9
 8002ec8:	9301      	str	r3, [sp, #4]
    config.TransferMode  = SDMMC_TRANSFER_MODE_BLOCK;
 8002eca:	9004      	str	r0, [sp, #16]
    config.DataBlockSize = SDMMC_DATABLOCK_SIZE_512B;
 8002ecc:	2390      	movs	r3, #144	; 0x90
    config.DPSM          = SDMMC_DPSM_ENABLE;
 8002ece:	f04f 0a01 	mov.w	sl, #1
    config.TransferDir   = SDMMC_TRANSFER_DIR_TO_SDMMC;
 8002ed2:	f04f 0b02 	mov.w	fp, #2
    (void)SDMMC_ConfigData(hsd->Instance, &config);
 8002ed6:	4669      	mov	r1, sp
 8002ed8:	6820      	ldr	r0, [r4, #0]
    config.DataBlockSize = SDMMC_DATABLOCK_SIZE_512B;
 8002eda:	9302      	str	r3, [sp, #8]
    config.TransferDir   = SDMMC_TRANSFER_DIR_TO_SDMMC;
 8002edc:	f8cd b00c 	str.w	fp, [sp, #12]
    config.DPSM          = SDMMC_DPSM_ENABLE;
 8002ee0:	f8cd a014 	str.w	sl, [sp, #20]
    (void)SDMMC_ConfigData(hsd->Instance, &config);
 8002ee4:	f000 ff2d 	bl	8003d42 <SDMMC_ConfigData>
    if(NumberOfBlocks > 1U)
 8002ee8:	45d1      	cmp	r9, sl
 8002eea:	d913      	bls.n	8002f14 <HAL_SD_ReadBlocks+0xd4>
      hsd->Context = SD_CONTEXT_READ_MULTIPLE_BLOCK;
 8002eec:	f8c4 b030 	str.w	fp, [r4, #48]	; 0x30
      errorstate = SDMMC_CmdReadMultiBlock(hsd->Instance, add);
 8002ef0:	4641      	mov	r1, r8
 8002ef2:	6820      	ldr	r0, [r4, #0]
 8002ef4:	f000 ff67 	bl	8003dc6 <SDMMC_CmdReadMultiBlock>
    if(errorstate != HAL_SD_ERROR_NONE)
 8002ef8:	2800      	cmp	r0, #0
 8002efa:	d03e      	beq.n	8002f7a <HAL_SD_ReadBlocks+0x13a>
          __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 8002efc:	6823      	ldr	r3, [r4, #0]
 8002efe:	4a53      	ldr	r2, [pc, #332]	; (800304c <HAL_SD_ReadBlocks+0x20c>)
 8002f00:	639a      	str	r2, [r3, #56]	; 0x38
          hsd->ErrorCode |= errorstate;
 8002f02:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8002f04:	4318      	orrs	r0, r3
 8002f06:	63a0      	str	r0, [r4, #56]	; 0x38
        hsd->State= HAL_SD_STATE_READY;
 8002f08:	2001      	movs	r0, #1
        hsd->Context = SD_CONTEXT_NONE;
 8002f0a:	2300      	movs	r3, #0
        hsd->State= HAL_SD_STATE_READY;
 8002f0c:	f884 0034 	strb.w	r0, [r4, #52]	; 0x34
        hsd->Context = SD_CONTEXT_NONE;
 8002f10:	6323      	str	r3, [r4, #48]	; 0x30
        return HAL_ERROR;
 8002f12:	e7b8      	b.n	8002e86 <HAL_SD_ReadBlocks+0x46>
      hsd->Context = SD_CONTEXT_READ_SINGLE_BLOCK;
 8002f14:	f8c4 a030 	str.w	sl, [r4, #48]	; 0x30
      errorstate = SDMMC_CmdReadSingleBlock(hsd->Instance, add);
 8002f18:	4641      	mov	r1, r8
 8002f1a:	6820      	ldr	r0, [r4, #0]
 8002f1c:	f000 ff3b 	bl	8003d96 <SDMMC_CmdReadSingleBlock>
 8002f20:	e7ea      	b.n	8002ef8 <HAL_SD_ReadBlocks+0xb8>
      if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXFIFOHF))
 8002f22:	041a      	lsls	r2, r3, #16
 8002f24:	d516      	bpl.n	8002f54 <HAL_SD_ReadBlocks+0x114>
 8002f26:	f105 0804 	add.w	r8, r5, #4
 8002f2a:	f105 0a24 	add.w	sl, r5, #36	; 0x24
          data = SDMMC_ReadFIFO(hsd->Instance);
 8002f2e:	6820      	ldr	r0, [r4, #0]
 8002f30:	f000 fee2 	bl	8003cf8 <SDMMC_ReadFIFO>
          *tempbuff = (uint8_t)((data >> 8U) & 0xFFU);
 8002f34:	0a03      	lsrs	r3, r0, #8
          *tempbuff = (uint8_t)(data & 0xFFU);
 8002f36:	f808 0c04 	strb.w	r0, [r8, #-4]
          *tempbuff = (uint8_t)((data >> 8U) & 0xFFU);
 8002f3a:	f808 3c03 	strb.w	r3, [r8, #-3]
          *tempbuff = (uint8_t)((data >> 16U) & 0xFFU);
 8002f3e:	0c03      	lsrs	r3, r0, #16
          *tempbuff = (uint8_t)((data >> 24U) & 0xFFU);
 8002f40:	0e00      	lsrs	r0, r0, #24
          *tempbuff = (uint8_t)((data >> 16U) & 0xFFU);
 8002f42:	f808 3c02 	strb.w	r3, [r8, #-2]
          *tempbuff = (uint8_t)((data >> 24U) & 0xFFU);
 8002f46:	f808 0c01 	strb.w	r0, [r8, #-1]
 8002f4a:	f108 0804 	add.w	r8, r8, #4
        for(count = 0U; count < 8U; count++)
 8002f4e:	45d0      	cmp	r8, sl
 8002f50:	d1ed      	bne.n	8002f2e <HAL_SD_ReadBlocks+0xee>
 8002f52:	3520      	adds	r5, #32
      if(((HAL_GetTick()-tickstart) >=  Timeout) || (Timeout == 0U))
 8002f54:	f7fd fb52 	bl	80005fc <HAL_GetTick>
 8002f58:	1b80      	subs	r0, r0, r6
 8002f5a:	42b8      	cmp	r0, r7
 8002f5c:	d30d      	bcc.n	8002f7a <HAL_SD_ReadBlocks+0x13a>
        __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 8002f5e:	6823      	ldr	r3, [r4, #0]
 8002f60:	4a3a      	ldr	r2, [pc, #232]	; (800304c <HAL_SD_ReadBlocks+0x20c>)
 8002f62:	639a      	str	r2, [r3, #56]	; 0x38
        hsd->ErrorCode |= HAL_SD_ERROR_TIMEOUT;
 8002f64:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8002f66:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8002f6a:	63a3      	str	r3, [r4, #56]	; 0x38
        hsd->State= HAL_SD_STATE_READY;
 8002f6c:	2301      	movs	r3, #1
 8002f6e:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
        hsd->Context = SD_CONTEXT_NONE;
 8002f72:	2300      	movs	r3, #0
 8002f74:	6323      	str	r3, [r4, #48]	; 0x30
        return HAL_TIMEOUT;
 8002f76:	2003      	movs	r0, #3
 8002f78:	e785      	b.n	8002e86 <HAL_SD_ReadBlocks+0x46>
    while(!__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXOVERR | SDMMC_FLAG_DCRCFAIL | SDMMC_FLAG_DTIMEOUT | SDMMC_FLAG_DATAEND))
 8002f7a:	6820      	ldr	r0, [r4, #0]
 8002f7c:	6b43      	ldr	r3, [r0, #52]	; 0x34
 8002f7e:	f413 7f95 	tst.w	r3, #298	; 0x12a
      if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXFIFOHF))
 8002f82:	6b43      	ldr	r3, [r0, #52]	; 0x34
    while(!__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXOVERR | SDMMC_FLAG_DCRCFAIL | SDMMC_FLAG_DTIMEOUT | SDMMC_FLAG_DATAEND))
 8002f84:	d0cd      	beq.n	8002f22 <HAL_SD_ReadBlocks+0xe2>
    if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DATAEND) && (NumberOfBlocks > 1U))
 8002f86:	05db      	lsls	r3, r3, #23
 8002f88:	d509      	bpl.n	8002f9e <HAL_SD_ReadBlocks+0x15e>
 8002f8a:	f1b9 0f01 	cmp.w	r9, #1
 8002f8e:	d906      	bls.n	8002f9e <HAL_SD_ReadBlocks+0x15e>
      if(hsd->SdCard.CardType != CARD_SECURED)
 8002f90:	6c63      	ldr	r3, [r4, #68]	; 0x44
 8002f92:	2b03      	cmp	r3, #3
 8002f94:	d003      	beq.n	8002f9e <HAL_SD_ReadBlocks+0x15e>
        errorstate = SDMMC_CmdStopTransfer(hsd->Instance);
 8002f96:	f000 ff5f 	bl	8003e58 <SDMMC_CmdStopTransfer>
        if(errorstate != HAL_SD_ERROR_NONE)
 8002f9a:	2800      	cmp	r0, #0
 8002f9c:	d1ae      	bne.n	8002efc <HAL_SD_ReadBlocks+0xbc>
    if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DTIMEOUT))
 8002f9e:	6823      	ldr	r3, [r4, #0]
 8002fa0:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8002fa2:	f011 0108 	ands.w	r1, r1, #8
 8002fa6:	d006      	beq.n	8002fb6 <HAL_SD_ReadBlocks+0x176>
      __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 8002fa8:	4a28      	ldr	r2, [pc, #160]	; (800304c <HAL_SD_ReadBlocks+0x20c>)
 8002faa:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_TIMEOUT;
 8002fac:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8002fae:	f043 0308 	orr.w	r3, r3, #8
        hsd->ErrorCode |= HAL_SD_ERROR_TIMEOUT;
 8002fb2:	63a3      	str	r3, [r4, #56]	; 0x38
 8002fb4:	e7a8      	b.n	8002f08 <HAL_SD_ReadBlocks+0xc8>
    else if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DCRCFAIL))
 8002fb6:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8002fb8:	f012 0202 	ands.w	r2, r2, #2
 8002fbc:	d00a      	beq.n	8002fd4 <HAL_SD_ReadBlocks+0x194>
      __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 8002fbe:	4a23      	ldr	r2, [pc, #140]	; (800304c <HAL_SD_ReadBlocks+0x20c>)
 8002fc0:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_CRC_FAIL;
 8002fc2:	6ba3      	ldr	r3, [r4, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 8002fc4:	2001      	movs	r0, #1
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_CRC_FAIL;
 8002fc6:	f043 0302 	orr.w	r3, r3, #2
 8002fca:	63a3      	str	r3, [r4, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 8002fcc:	f884 0034 	strb.w	r0, [r4, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 8002fd0:	6321      	str	r1, [r4, #48]	; 0x30
      return HAL_ERROR;
 8002fd2:	e758      	b.n	8002e86 <HAL_SD_ReadBlocks+0x46>
    else if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXOVERR))
 8002fd4:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8002fd6:	0689      	lsls	r1, r1, #26
 8002fd8:	d525      	bpl.n	8003026 <HAL_SD_ReadBlocks+0x1e6>
      __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 8002fda:	491c      	ldr	r1, [pc, #112]	; (800304c <HAL_SD_ReadBlocks+0x20c>)
 8002fdc:	6399      	str	r1, [r3, #56]	; 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_RX_OVERRUN;
 8002fde:	6ba3      	ldr	r3, [r4, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 8002fe0:	2001      	movs	r0, #1
      hsd->ErrorCode |= HAL_SD_ERROR_RX_OVERRUN;
 8002fe2:	f043 0320 	orr.w	r3, r3, #32
 8002fe6:	63a3      	str	r3, [r4, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 8002fe8:	f884 0034 	strb.w	r0, [r4, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 8002fec:	6322      	str	r2, [r4, #48]	; 0x30
      return HAL_ERROR;
 8002fee:	e74a      	b.n	8002e86 <HAL_SD_ReadBlocks+0x46>
      data = SDMMC_ReadFIFO(hsd->Instance);
 8002ff0:	f000 fe82 	bl	8003cf8 <SDMMC_ReadFIFO>
      *tempbuff = (uint8_t)((data >> 8U) & 0xFFU);
 8002ff4:	0a03      	lsrs	r3, r0, #8
      *tempbuff = (uint8_t)(data & 0xFFU);
 8002ff6:	f805 0c04 	strb.w	r0, [r5, #-4]
      *tempbuff = (uint8_t)((data >> 8U) & 0xFFU);
 8002ffa:	f805 3c03 	strb.w	r3, [r5, #-3]
      *tempbuff = (uint8_t)((data >> 16U) & 0xFFU);
 8002ffe:	0c03      	lsrs	r3, r0, #16
      *tempbuff = (uint8_t)((data >> 24U) & 0xFFU);
 8003000:	0e00      	lsrs	r0, r0, #24
      *tempbuff = (uint8_t)((data >> 16U) & 0xFFU);
 8003002:	f805 3c02 	strb.w	r3, [r5, #-2]
      *tempbuff = (uint8_t)((data >> 24U) & 0xFFU);
 8003006:	f805 0c01 	strb.w	r0, [r5, #-1]
      if(((HAL_GetTick()-tickstart) >=  Timeout) || (Timeout == 0U))
 800300a:	f7fd faf7 	bl	80005fc <HAL_GetTick>
 800300e:	1b80      	subs	r0, r0, r6
 8003010:	4287      	cmp	r7, r0
 8003012:	f105 0504 	add.w	r5, r5, #4
 8003016:	d807      	bhi.n	8003028 <HAL_SD_ReadBlocks+0x1e8>
        __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);        
 8003018:	6823      	ldr	r3, [r4, #0]
 800301a:	4a0c      	ldr	r2, [pc, #48]	; (800304c <HAL_SD_ReadBlocks+0x20c>)
 800301c:	639a      	str	r2, [r3, #56]	; 0x38
        hsd->ErrorCode |= HAL_SD_ERROR_TIMEOUT;
 800301e:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8003020:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8003024:	e7c5      	b.n	8002fb2 <HAL_SD_ReadBlocks+0x172>
 8003026:	3504      	adds	r5, #4
    while ((__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXDAVL)))
 8003028:	6820      	ldr	r0, [r4, #0]
 800302a:	6b43      	ldr	r3, [r0, #52]	; 0x34
 800302c:	f413 1300 	ands.w	r3, r3, #2097152	; 0x200000
 8003030:	d1de      	bne.n	8002ff0 <HAL_SD_ReadBlocks+0x1b0>
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_DATA_FLAGS);
 8003032:	f240 523a 	movw	r2, #1338	; 0x53a
 8003036:	6382      	str	r2, [r0, #56]	; 0x38
    hsd->State = HAL_SD_STATE_READY;
 8003038:	2201      	movs	r2, #1
 800303a:	f884 2034 	strb.w	r2, [r4, #52]	; 0x34
    return HAL_OK;
 800303e:	4618      	mov	r0, r3
 8003040:	e721      	b.n	8002e86 <HAL_SD_ReadBlocks+0x46>
    hsd->ErrorCode |= HAL_SD_ERROR_BUSY;
 8003042:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8003044:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8003048:	e709      	b.n	8002e5e <HAL_SD_ReadBlocks+0x1e>
 800304a:	bf00      	nop
 800304c:	004005ff 	.word	0x004005ff

08003050 <HAL_SD_WriteBlocks>:
  * @param  NumberOfBlocks: Number of SD blocks to write 
  * @param  Timeout: Specify timeout value
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_WriteBlocks(SD_HandleTypeDef *hsd, uint8_t *pData, uint32_t BlockAdd, uint32_t NumberOfBlocks, uint32_t Timeout)
{
 8003050:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8003054:	b089      	sub	sp, #36	; 0x24
 8003056:	4604      	mov	r4, r0
 8003058:	460e      	mov	r6, r1
 800305a:	4691      	mov	r9, r2
 800305c:	461f      	mov	r7, r3
 800305e:	9d10      	ldr	r5, [sp, #64]	; 0x40
  SDMMC_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t tickstart = HAL_GetTick();
 8003060:	f7fd facc 	bl	80005fc <HAL_GetTick>
 8003064:	4680      	mov	r8, r0
  uint32_t count, data;
  uint32_t add = BlockAdd;
  uint8_t *tempbuff = pData;
  
  if(NULL == pData)
 8003066:	b92e      	cbnz	r6, 8003074 <HAL_SD_WriteBlocks+0x24>
  {
    hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 8003068:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 800306a:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
    
    return HAL_OK;
  }
  else
  {
    hsd->ErrorCode |= HAL_SD_ERROR_BUSY;
 800306e:	63a3      	str	r3, [r4, #56]	; 0x38
    return HAL_ERROR;
 8003070:	2001      	movs	r0, #1
 8003072:	e010      	b.n	8003096 <HAL_SD_WriteBlocks+0x46>
  if(hsd->State == HAL_SD_STATE_READY)
 8003074:	f894 0034 	ldrb.w	r0, [r4, #52]	; 0x34
 8003078:	b2c0      	uxtb	r0, r0
 800307a:	2801      	cmp	r0, #1
 800307c:	f040 80b4 	bne.w	80031e8 <HAL_SD_WriteBlocks+0x198>
    if((add + NumberOfBlocks) > (hsd->SdCard.LogBlockNbr))
 8003080:	6de2      	ldr	r2, [r4, #92]	; 0x5c
 8003082:	eb09 0307 	add.w	r3, r9, r7
    hsd->ErrorCode = HAL_SD_ERROR_NONE;
 8003086:	2100      	movs	r1, #0
    if((add + NumberOfBlocks) > (hsd->SdCard.LogBlockNbr))
 8003088:	4293      	cmp	r3, r2
    hsd->ErrorCode = HAL_SD_ERROR_NONE;
 800308a:	63a1      	str	r1, [r4, #56]	; 0x38
    if((add + NumberOfBlocks) > (hsd->SdCard.LogBlockNbr))
 800308c:	d906      	bls.n	800309c <HAL_SD_WriteBlocks+0x4c>
      hsd->ErrorCode |= HAL_SD_ERROR_ADDR_OUT_OF_RANGE;
 800308e:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8003090:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8003094:	63a3      	str	r3, [r4, #56]	; 0x38
  }
}
 8003096:	b009      	add	sp, #36	; 0x24
 8003098:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
    hsd->State = HAL_SD_STATE_BUSY;
 800309c:	2303      	movs	r3, #3
 800309e:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
    hsd->Instance->DCTRL = 0U;
 80030a2:	6820      	ldr	r0, [r4, #0]
    if(hsd->SdCard.CardType != CARD_SDHC_SDXC)
 80030a4:	6c63      	ldr	r3, [r4, #68]	; 0x44
    hsd->Instance->DCTRL = 0U;
 80030a6:	62c1      	str	r1, [r0, #44]	; 0x2c
    if(hsd->SdCard.CardType != CARD_SDHC_SDXC)
 80030a8:	2b01      	cmp	r3, #1
    errorstate = SDMMC_CmdBlockLength(hsd->Instance, BLOCKSIZE);
 80030aa:	f44f 7100 	mov.w	r1, #512	; 0x200
      add *= 512U;
 80030ae:	bf18      	it	ne
 80030b0:	ea4f 2949 	movne.w	r9, r9, lsl #9
    errorstate = SDMMC_CmdBlockLength(hsd->Instance, BLOCKSIZE);
 80030b4:	f000 fe57 	bl	8003d66 <SDMMC_CmdBlockLength>
    if(errorstate != HAL_SD_ERROR_NONE)
 80030b8:	b148      	cbz	r0, 80030ce <HAL_SD_WriteBlocks+0x7e>
      __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);  
 80030ba:	6823      	ldr	r3, [r4, #0]
 80030bc:	4a4c      	ldr	r2, [pc, #304]	; (80031f0 <HAL_SD_WriteBlocks+0x1a0>)
 80030be:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= errorstate;
 80030c0:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 80030c2:	4318      	orrs	r0, r3
 80030c4:	63a0      	str	r0, [r4, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 80030c6:	2001      	movs	r0, #1
 80030c8:	f884 0034 	strb.w	r0, [r4, #52]	; 0x34
      return HAL_ERROR;
 80030cc:	e7e3      	b.n	8003096 <HAL_SD_WriteBlocks+0x46>
    config.DataTimeOut   = SDMMC_DATATIMEOUT;
 80030ce:	f04f 33ff 	mov.w	r3, #4294967295
 80030d2:	9302      	str	r3, [sp, #8]
    config.DataLength    = NumberOfBlocks * BLOCKSIZE;
 80030d4:	027b      	lsls	r3, r7, #9
 80030d6:	9303      	str	r3, [sp, #12]
    config.DataBlockSize = SDMMC_DATABLOCK_SIZE_512B;
 80030d8:	2390      	movs	r3, #144	; 0x90
 80030da:	9304      	str	r3, [sp, #16]
    config.TransferDir   = SDMMC_TRANSFER_DIR_TO_CARD;
 80030dc:	9005      	str	r0, [sp, #20]
    config.TransferMode  = SDMMC_TRANSFER_MODE_BLOCK;
 80030de:	9006      	str	r0, [sp, #24]
    config.DPSM          = SDMMC_DPSM_ENABLE;
 80030e0:	2301      	movs	r3, #1
    (void)SDMMC_ConfigData(hsd->Instance, &config);
 80030e2:	a902      	add	r1, sp, #8
 80030e4:	6820      	ldr	r0, [r4, #0]
    config.DPSM          = SDMMC_DPSM_ENABLE;
 80030e6:	9307      	str	r3, [sp, #28]
    (void)SDMMC_ConfigData(hsd->Instance, &config);
 80030e8:	f000 fe2b 	bl	8003d42 <SDMMC_ConfigData>
    if(NumberOfBlocks > 1U)
 80030ec:	2f01      	cmp	r7, #1
 80030ee:	d913      	bls.n	8003118 <HAL_SD_WriteBlocks+0xc8>
      hsd->Context = SD_CONTEXT_WRITE_MULTIPLE_BLOCK;
 80030f0:	2320      	movs	r3, #32
 80030f2:	6323      	str	r3, [r4, #48]	; 0x30
      errorstate = SDMMC_CmdWriteMultiBlock(hsd->Instance, add);
 80030f4:	4649      	mov	r1, r9
 80030f6:	6820      	ldr	r0, [r4, #0]
 80030f8:	f000 fe95 	bl	8003e26 <SDMMC_CmdWriteMultiBlock>
    if(errorstate != HAL_SD_ERROR_NONE)
 80030fc:	2800      	cmp	r0, #0
 80030fe:	d031      	beq.n	8003164 <HAL_SD_WriteBlocks+0x114>
          __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);  
 8003100:	6823      	ldr	r3, [r4, #0]
 8003102:	4a3b      	ldr	r2, [pc, #236]	; (80031f0 <HAL_SD_WriteBlocks+0x1a0>)
 8003104:	639a      	str	r2, [r3, #56]	; 0x38
          hsd->ErrorCode |= errorstate;
 8003106:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8003108:	4318      	orrs	r0, r3
 800310a:	63a0      	str	r0, [r4, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 800310c:	2001      	movs	r0, #1
      hsd->Context = SD_CONTEXT_NONE;
 800310e:	2300      	movs	r3, #0
      hsd->State = HAL_SD_STATE_READY;
 8003110:	f884 0034 	strb.w	r0, [r4, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 8003114:	6323      	str	r3, [r4, #48]	; 0x30
      return HAL_ERROR;
 8003116:	e7be      	b.n	8003096 <HAL_SD_WriteBlocks+0x46>
      hsd->Context = SD_CONTEXT_WRITE_SINGLE_BLOCK;
 8003118:	2310      	movs	r3, #16
 800311a:	6323      	str	r3, [r4, #48]	; 0x30
      errorstate = SDMMC_CmdWriteSingleBlock(hsd->Instance, add);
 800311c:	4649      	mov	r1, r9
 800311e:	6820      	ldr	r0, [r4, #0]
 8003120:	f000 fe69 	bl	8003df6 <SDMMC_CmdWriteSingleBlock>
 8003124:	e7ea      	b.n	80030fc <HAL_SD_WriteBlocks+0xac>
      if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_TXFIFOHE))
 8003126:	045a      	lsls	r2, r3, #17
 8003128:	d50a      	bpl.n	8003140 <HAL_SD_WriteBlocks+0xf0>
 800312a:	f106 0920 	add.w	r9, r6, #32
          data |= ((uint32_t)(*tempbuff) << 24U);
 800312e:	f856 3b04 	ldr.w	r3, [r6], #4
          (void)SDMMC_WriteFIFO(hsd->Instance, &data);
 8003132:	6820      	ldr	r0, [r4, #0]
          data |= ((uint32_t)(*tempbuff) << 24U);
 8003134:	9301      	str	r3, [sp, #4]
          (void)SDMMC_WriteFIFO(hsd->Instance, &data);
 8003136:	a901      	add	r1, sp, #4
 8003138:	f000 fde1 	bl	8003cfe <SDMMC_WriteFIFO>
        for(count = 0U; count < 8U; count++)
 800313c:	45b1      	cmp	r9, r6
 800313e:	d1f6      	bne.n	800312e <HAL_SD_WriteBlocks+0xde>
      if(((HAL_GetTick()-tickstart) >=  Timeout) || (Timeout == 0U))
 8003140:	f7fd fa5c 	bl	80005fc <HAL_GetTick>
 8003144:	eba0 0008 	sub.w	r0, r0, r8
 8003148:	42a8      	cmp	r0, r5
 800314a:	d30b      	bcc.n	8003164 <HAL_SD_WriteBlocks+0x114>
        __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);  
 800314c:	6823      	ldr	r3, [r4, #0]
 800314e:	4a28      	ldr	r2, [pc, #160]	; (80031f0 <HAL_SD_WriteBlocks+0x1a0>)
 8003150:	639a      	str	r2, [r3, #56]	; 0x38
        hsd->ErrorCode |= errorstate;
 8003152:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8003154:	63a3      	str	r3, [r4, #56]	; 0x38
        hsd->State = HAL_SD_STATE_READY;
 8003156:	2301      	movs	r3, #1
 8003158:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
        hsd->Context = SD_CONTEXT_NONE;
 800315c:	2300      	movs	r3, #0
 800315e:	6323      	str	r3, [r4, #48]	; 0x30
        return HAL_TIMEOUT;
 8003160:	2003      	movs	r0, #3
 8003162:	e798      	b.n	8003096 <HAL_SD_WriteBlocks+0x46>
    while(!__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_TXUNDERR | SDMMC_FLAG_DCRCFAIL | SDMMC_FLAG_DTIMEOUT | SDMMC_FLAG_DATAEND))
 8003164:	6820      	ldr	r0, [r4, #0]
 8003166:	6b43      	ldr	r3, [r0, #52]	; 0x34
 8003168:	f413 7f8d 	tst.w	r3, #282	; 0x11a
      if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_TXFIFOHE))
 800316c:	6b43      	ldr	r3, [r0, #52]	; 0x34
    while(!__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_TXUNDERR | SDMMC_FLAG_DCRCFAIL | SDMMC_FLAG_DTIMEOUT | SDMMC_FLAG_DATAEND))
 800316e:	d0da      	beq.n	8003126 <HAL_SD_WriteBlocks+0xd6>
    if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DATAEND) && (NumberOfBlocks > 1U))
 8003170:	05db      	lsls	r3, r3, #23
 8003172:	d508      	bpl.n	8003186 <HAL_SD_WriteBlocks+0x136>
 8003174:	2f01      	cmp	r7, #1
 8003176:	d906      	bls.n	8003186 <HAL_SD_WriteBlocks+0x136>
      if(hsd->SdCard.CardType != CARD_SECURED)
 8003178:	6c63      	ldr	r3, [r4, #68]	; 0x44
 800317a:	2b03      	cmp	r3, #3
 800317c:	d003      	beq.n	8003186 <HAL_SD_WriteBlocks+0x136>
        errorstate = SDMMC_CmdStopTransfer(hsd->Instance);
 800317e:	f000 fe6b 	bl	8003e58 <SDMMC_CmdStopTransfer>
        if(errorstate != HAL_SD_ERROR_NONE)
 8003182:	2800      	cmp	r0, #0
 8003184:	d1bc      	bne.n	8003100 <HAL_SD_WriteBlocks+0xb0>
    if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DTIMEOUT))
 8003186:	6823      	ldr	r3, [r4, #0]
 8003188:	6b59      	ldr	r1, [r3, #52]	; 0x34
 800318a:	f011 0108 	ands.w	r1, r1, #8
 800318e:	d006      	beq.n	800319e <HAL_SD_WriteBlocks+0x14e>
      __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 8003190:	4a17      	ldr	r2, [pc, #92]	; (80031f0 <HAL_SD_WriteBlocks+0x1a0>)
 8003192:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_TIMEOUT;
 8003194:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8003196:	f043 0308 	orr.w	r3, r3, #8
 800319a:	63a3      	str	r3, [r4, #56]	; 0x38
 800319c:	e7b6      	b.n	800310c <HAL_SD_WriteBlocks+0xbc>
    else if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DCRCFAIL))
 800319e:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80031a0:	f012 0202 	ands.w	r2, r2, #2
 80031a4:	d00a      	beq.n	80031bc <HAL_SD_WriteBlocks+0x16c>
      __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 80031a6:	4a12      	ldr	r2, [pc, #72]	; (80031f0 <HAL_SD_WriteBlocks+0x1a0>)
 80031a8:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_CRC_FAIL;
 80031aa:	6ba3      	ldr	r3, [r4, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 80031ac:	2001      	movs	r0, #1
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_CRC_FAIL;
 80031ae:	f043 0302 	orr.w	r3, r3, #2
 80031b2:	63a3      	str	r3, [r4, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 80031b4:	f884 0034 	strb.w	r0, [r4, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 80031b8:	6321      	str	r1, [r4, #48]	; 0x30
      return HAL_ERROR;
 80031ba:	e76c      	b.n	8003096 <HAL_SD_WriteBlocks+0x46>
    else if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_TXUNDERR))
 80031bc:	6b58      	ldr	r0, [r3, #52]	; 0x34
 80031be:	f010 0010 	ands.w	r0, r0, #16
 80031c2:	d00a      	beq.n	80031da <HAL_SD_WriteBlocks+0x18a>
      __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 80031c4:	490a      	ldr	r1, [pc, #40]	; (80031f0 <HAL_SD_WriteBlocks+0x1a0>)
 80031c6:	6399      	str	r1, [r3, #56]	; 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_TX_UNDERRUN;
 80031c8:	6ba3      	ldr	r3, [r4, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 80031ca:	2001      	movs	r0, #1
      hsd->ErrorCode |= HAL_SD_ERROR_TX_UNDERRUN;
 80031cc:	f043 0310 	orr.w	r3, r3, #16
 80031d0:	63a3      	str	r3, [r4, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 80031d2:	f884 0034 	strb.w	r0, [r4, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 80031d6:	6322      	str	r2, [r4, #48]	; 0x30
      return HAL_ERROR;
 80031d8:	e75d      	b.n	8003096 <HAL_SD_WriteBlocks+0x46>
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_DATA_FLAGS);
 80031da:	f240 523a 	movw	r2, #1338	; 0x53a
 80031de:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->State = HAL_SD_STATE_READY;
 80031e0:	2301      	movs	r3, #1
 80031e2:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
    return HAL_OK;
 80031e6:	e756      	b.n	8003096 <HAL_SD_WriteBlocks+0x46>
    hsd->ErrorCode |= HAL_SD_ERROR_BUSY;
 80031e8:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 80031ea:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 80031ee:	e73e      	b.n	800306e <HAL_SD_WriteBlocks+0x1e>
 80031f0:	004005ff 	.word	0x004005ff

080031f4 <HAL_SD_GetCardCSD>:
  *         contains all CSD register parameters  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_GetCardCSD(SD_HandleTypeDef *hsd, HAL_SD_CardCSDTypedef *pCSD)
{
  pCSD->CSDStruct = (uint8_t)((hsd->CSD[0] & 0xC0000000U) >> 30U);
 80031f4:	6e43      	ldr	r3, [r0, #100]	; 0x64
 80031f6:	0f9a      	lsrs	r2, r3, #30
 80031f8:	700a      	strb	r2, [r1, #0]

  pCSD->SysSpecVersion = (uint8_t)((hsd->CSD[0] & 0x3C000000U) >> 26U);
 80031fa:	f3c3 6283 	ubfx	r2, r3, #26, #4
 80031fe:	704a      	strb	r2, [r1, #1]

  pCSD->Reserved1 = (uint8_t)((hsd->CSD[0] & 0x03000000U) >> 24U);
 8003200:	f3c3 6201 	ubfx	r2, r3, #24, #2
 8003204:	708a      	strb	r2, [r1, #2]
  
  pCSD->TAAC = (uint8_t)((hsd->CSD[0] & 0x00FF0000U) >> 16U);
 8003206:	f3c3 4207 	ubfx	r2, r3, #16, #8
 800320a:	70ca      	strb	r2, [r1, #3]
  
  pCSD->NSAC = (uint8_t)((hsd->CSD[0] & 0x0000FF00U) >> 8U);
 800320c:	f3c3 2207 	ubfx	r2, r3, #8, #8
  
  pCSD->MaxBusClkFrec = (uint8_t)(hsd->CSD[0] & 0x000000FFU);
 8003210:	b2db      	uxtb	r3, r3
  pCSD->NSAC = (uint8_t)((hsd->CSD[0] & 0x0000FF00U) >> 8U);
 8003212:	710a      	strb	r2, [r1, #4]
  pCSD->MaxBusClkFrec = (uint8_t)(hsd->CSD[0] & 0x000000FFU);
 8003214:	714b      	strb	r3, [r1, #5]
  
  pCSD->CardComdClasses = (uint16_t)((hsd->CSD[1] & 0xFFF00000U) >> 20U);
 8003216:	6e83      	ldr	r3, [r0, #104]	; 0x68
 8003218:	0d1a      	lsrs	r2, r3, #20
 800321a:	80ca      	strh	r2, [r1, #6]
  
  pCSD->RdBlockLen = (uint8_t)((hsd->CSD[1] & 0x000F0000U) >> 16U);
 800321c:	f3c3 4203 	ubfx	r2, r3, #16, #4
 8003220:	720a      	strb	r2, [r1, #8]
  
  pCSD->PartBlockRead   = (uint8_t)((hsd->CSD[1] & 0x00008000U) >> 15U);
 8003222:	f3c3 32c0 	ubfx	r2, r3, #15, #1
 8003226:	724a      	strb	r2, [r1, #9]

  pCSD->WrBlockMisalign = (uint8_t)((hsd->CSD[1] & 0x00004000U) >> 14U);
 8003228:	f3c3 3280 	ubfx	r2, r3, #14, #1
 800322c:	728a      	strb	r2, [r1, #10]

  pCSD->RdBlockMisalign = (uint8_t)((hsd->CSD[1] & 0x00002000U) >> 13U);
 800322e:	f3c3 3240 	ubfx	r2, r3, #13, #1
 8003232:	72ca      	strb	r2, [r1, #11]

  pCSD->DSRImpl = (uint8_t)((hsd->CSD[1] & 0x00001000U) >> 12U);
 8003234:	f3c3 3200 	ubfx	r2, r3, #12, #1
 8003238:	730a      	strb	r2, [r1, #12]

  pCSD->Reserved2 = 0U; /*!< Reserved */
 800323a:	2200      	movs	r2, #0
 800323c:	734a      	strb	r2, [r1, #13]
  
  if(hsd->SdCard.CardType == CARD_SDSC)
 800323e:	6c42      	ldr	r2, [r0, #68]	; 0x44
{
 8003240:	b510      	push	{r4, lr}
  if(hsd->SdCard.CardType == CARD_SDSC)
 8003242:	2a00      	cmp	r2, #0
 8003244:	d16b      	bne.n	800331e <HAL_SD_GetCardCSD+0x12a>
  {
    pCSD->DeviceSize = (((hsd->CSD[1] & 0x000003FFU) << 2U) | ((hsd->CSD[2] & 0xC0000000U) >> 30U));
 8003246:	6ec2      	ldr	r2, [r0, #108]	; 0x6c
 8003248:	f640 74fc 	movw	r4, #4092	; 0xffc
 800324c:	ea04 0383 	and.w	r3, r4, r3, lsl #2
 8003250:	ea43 7392 	orr.w	r3, r3, r2, lsr #30
 8003254:	610b      	str	r3, [r1, #16]
    
    pCSD->MaxRdCurrentVDDMin = (uint8_t)((hsd->CSD[2] & 0x38000000U) >> 27U);
 8003256:	f3c2 63c2 	ubfx	r3, r2, #27, #3
 800325a:	750b      	strb	r3, [r1, #20]

    pCSD->MaxRdCurrentVDDMax = (uint8_t)((hsd->CSD[2] & 0x07000000U) >> 24U);
 800325c:	f3c2 6302 	ubfx	r3, r2, #24, #3
 8003260:	754b      	strb	r3, [r1, #21]
    
    pCSD->MaxWrCurrentVDDMin = (uint8_t)((hsd->CSD[2] & 0x00E00000U) >> 21U);
 8003262:	f3c2 5342 	ubfx	r3, r2, #21, #3
 8003266:	758b      	strb	r3, [r1, #22]

    pCSD->MaxWrCurrentVDDMax = (uint8_t)((hsd->CSD[2] & 0x001C0000U) >> 18U);
 8003268:	f3c2 4382 	ubfx	r3, r2, #18, #3

    pCSD->DeviceSizeMul = (uint8_t)((hsd->CSD[2] & 0x00038000U) >> 15U);
 800326c:	f3c2 32c2 	ubfx	r2, r2, #15, #3
    pCSD->MaxWrCurrentVDDMax = (uint8_t)((hsd->CSD[2] & 0x001C0000U) >> 18U);
 8003270:	75cb      	strb	r3, [r1, #23]
    pCSD->DeviceSizeMul = (uint8_t)((hsd->CSD[2] & 0x00038000U) >> 15U);
 8003272:	760a      	strb	r2, [r1, #24]
    
    hsd->SdCard.BlockNbr  = (pCSD->DeviceSize + 1U) ;
 8003274:	690b      	ldr	r3, [r1, #16]
    hsd->SdCard.BlockNbr *= (1UL << ((pCSD->DeviceSizeMul & 0x07U) + 2U));
 8003276:	7e0a      	ldrb	r2, [r1, #24]
 8003278:	f002 0207 	and.w	r2, r2, #7
 800327c:	3202      	adds	r2, #2
    hsd->SdCard.BlockNbr  = (pCSD->DeviceSize + 1U) ;
 800327e:	3301      	adds	r3, #1
    hsd->SdCard.BlockNbr *= (1UL << ((pCSD->DeviceSizeMul & 0x07U) + 2U));
 8003280:	4093      	lsls	r3, r2
 8003282:	6543      	str	r3, [r0, #84]	; 0x54
    hsd->SdCard.BlockSize = (1UL << (pCSD->RdBlockLen & 0x0FU));
 8003284:	7a0a      	ldrb	r2, [r1, #8]
 8003286:	f002 040f 	and.w	r4, r2, #15
 800328a:	2201      	movs	r2, #1
 800328c:	40a2      	lsls	r2, r4
 800328e:	6582      	str	r2, [r0, #88]	; 0x58

    hsd->SdCard.LogBlockNbr =  (hsd->SdCard.BlockNbr) * ((hsd->SdCard.BlockSize) / 512U); 
 8003290:	0a52      	lsrs	r2, r2, #9
 8003292:	4353      	muls	r3, r2
 8003294:	65c3      	str	r3, [r0, #92]	; 0x5c
    hsd->SdCard.LogBlockSize = 512U;
 8003296:	f44f 7300 	mov.w	r3, #512	; 0x200
    pCSD->DeviceSize = (((hsd->CSD[1] & 0x0000003FU) << 16U) | ((hsd->CSD[2] & 0xFFFF0000U) >> 16U));

    hsd->SdCard.BlockNbr = ((pCSD->DeviceSize + 1U) * 1024U);
    hsd->SdCard.LogBlockNbr = hsd->SdCard.BlockNbr;
    hsd->SdCard.BlockSize = 512U;
    hsd->SdCard.LogBlockSize = hsd->SdCard.BlockSize;
 800329a:	6603      	str	r3, [r0, #96]	; 0x60
    hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
    hsd->State = HAL_SD_STATE_READY;
    return HAL_ERROR;
  }
  
  pCSD->EraseGrSize = (uint8_t)((hsd->CSD[2] & 0x00004000U) >> 14U);
 800329c:	6ec3      	ldr	r3, [r0, #108]	; 0x6c
 800329e:	f3c3 3280 	ubfx	r2, r3, #14, #1
 80032a2:	764a      	strb	r2, [r1, #25]

  pCSD->EraseGrMul = (uint8_t)((hsd->CSD[2] & 0x00003F80U) >> 7U);
 80032a4:	f3c3 12c6 	ubfx	r2, r3, #7, #7
  
  pCSD->WrProtectGrSize = (uint8_t)(hsd->CSD[2] & 0x0000007FU);
 80032a8:	f003 037f 	and.w	r3, r3, #127	; 0x7f
  pCSD->EraseGrMul = (uint8_t)((hsd->CSD[2] & 0x00003F80U) >> 7U);
 80032ac:	768a      	strb	r2, [r1, #26]
  pCSD->WrProtectGrSize = (uint8_t)(hsd->CSD[2] & 0x0000007FU);
 80032ae:	76cb      	strb	r3, [r1, #27]
  
  pCSD->WrProtectGrEnable = (uint8_t)((hsd->CSD[3] & 0x80000000U) >> 31U);
 80032b0:	6f03      	ldr	r3, [r0, #112]	; 0x70
 80032b2:	0fda      	lsrs	r2, r3, #31
 80032b4:	770a      	strb	r2, [r1, #28]

  pCSD->ManDeflECC = (uint8_t)((hsd->CSD[3] & 0x60000000U) >> 29U);
 80032b6:	f3c3 7241 	ubfx	r2, r3, #29, #2
 80032ba:	774a      	strb	r2, [r1, #29]

  pCSD->WrSpeedFact = (uint8_t)((hsd->CSD[3] & 0x1C000000U) >> 26U);
 80032bc:	f3c3 6282 	ubfx	r2, r3, #26, #3
 80032c0:	778a      	strb	r2, [r1, #30]

  pCSD->MaxWrBlockLen= (uint8_t)((hsd->CSD[3] & 0x03C00000U) >> 22U);
 80032c2:	f3c3 5283 	ubfx	r2, r3, #22, #4
 80032c6:	77ca      	strb	r2, [r1, #31]
  
  pCSD->WriteBlockPaPartial = (uint8_t)((hsd->CSD[3] & 0x00200000U) >> 21U);
 80032c8:	f3c3 5240 	ubfx	r2, r3, #21, #1
 80032cc:	f881 2020 	strb.w	r2, [r1, #32]

  pCSD->Reserved3 = 0;
 80032d0:	2000      	movs	r0, #0

  pCSD->ContentProtectAppli = (uint8_t)((hsd->CSD[3] & 0x00010000U) >> 16U);
 80032d2:	f3c3 4200 	ubfx	r2, r3, #16, #1
  pCSD->Reserved3 = 0;
 80032d6:	f881 0021 	strb.w	r0, [r1, #33]	; 0x21
  pCSD->ContentProtectAppli = (uint8_t)((hsd->CSD[3] & 0x00010000U) >> 16U);
 80032da:	f881 2022 	strb.w	r2, [r1, #34]	; 0x22
  
  pCSD->FileFormatGroup = (uint8_t)((hsd->CSD[3] & 0x00008000U) >> 15U);
 80032de:	f3c3 32c0 	ubfx	r2, r3, #15, #1
 80032e2:	f881 2023 	strb.w	r2, [r1, #35]	; 0x23

  pCSD->CopyFlag = (uint8_t)((hsd->CSD[3] & 0x00004000U) >> 14U);
 80032e6:	f3c3 3280 	ubfx	r2, r3, #14, #1
 80032ea:	f881 2024 	strb.w	r2, [r1, #36]	; 0x24

  pCSD->PermWrProtect = (uint8_t)((hsd->CSD[3] & 0x00002000U) >> 13U);
 80032ee:	f3c3 3240 	ubfx	r2, r3, #13, #1
 80032f2:	f881 2025 	strb.w	r2, [r1, #37]	; 0x25

  pCSD->TempWrProtect = (uint8_t)((hsd->CSD[3] & 0x00001000U) >> 12U);
 80032f6:	f3c3 3200 	ubfx	r2, r3, #12, #1
 80032fa:	f881 2026 	strb.w	r2, [r1, #38]	; 0x26

  pCSD->FileFormat = (uint8_t)((hsd->CSD[3] & 0x00000C00U) >> 10U);
 80032fe:	f3c3 2281 	ubfx	r2, r3, #10, #2
 8003302:	f881 2027 	strb.w	r2, [r1, #39]	; 0x27

  pCSD->ECC= (uint8_t)((hsd->CSD[3] & 0x00000300U) >> 8U);
 8003306:	f3c3 2201 	ubfx	r2, r3, #8, #2
  
  pCSD->CSD_CRC = (uint8_t)((hsd->CSD[3] & 0x000000FEU) >> 1U);
 800330a:	f3c3 0346 	ubfx	r3, r3, #1, #7
  pCSD->ECC= (uint8_t)((hsd->CSD[3] & 0x00000300U) >> 8U);
 800330e:	f881 2028 	strb.w	r2, [r1, #40]	; 0x28
  pCSD->CSD_CRC = (uint8_t)((hsd->CSD[3] & 0x000000FEU) >> 1U);
 8003312:	f881 3029 	strb.w	r3, [r1, #41]	; 0x29

  pCSD->Reserved4 = 1;
 8003316:	2301      	movs	r3, #1
 8003318:	f881 302a 	strb.w	r3, [r1, #42]	; 0x2a
  
  return HAL_OK;
}
 800331c:	bd10      	pop	{r4, pc}
  else if(hsd->SdCard.CardType == CARD_SDHC_SDXC)
 800331e:	2a01      	cmp	r2, #1
 8003320:	d10f      	bne.n	8003342 <HAL_SD_GetCardCSD+0x14e>
    pCSD->DeviceSize = (((hsd->CSD[1] & 0x0000003FU) << 16U) | ((hsd->CSD[2] & 0xFFFF0000U) >> 16U));
 8003322:	f8b0 206e 	ldrh.w	r2, [r0, #110]	; 0x6e
 8003326:	041b      	lsls	r3, r3, #16
 8003328:	f403 137c 	and.w	r3, r3, #4128768	; 0x3f0000
 800332c:	4313      	orrs	r3, r2
 800332e:	610b      	str	r3, [r1, #16]
    hsd->SdCard.BlockNbr = ((pCSD->DeviceSize + 1U) * 1024U);
 8003330:	690b      	ldr	r3, [r1, #16]
 8003332:	3301      	adds	r3, #1
 8003334:	029b      	lsls	r3, r3, #10
 8003336:	6543      	str	r3, [r0, #84]	; 0x54
    hsd->SdCard.LogBlockNbr = hsd->SdCard.BlockNbr;
 8003338:	65c3      	str	r3, [r0, #92]	; 0x5c
    hsd->SdCard.BlockSize = 512U;
 800333a:	f44f 7300 	mov.w	r3, #512	; 0x200
 800333e:	6583      	str	r3, [r0, #88]	; 0x58
 8003340:	e7ab      	b.n	800329a <HAL_SD_GetCardCSD+0xa6>
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);   
 8003342:	6803      	ldr	r3, [r0, #0]
 8003344:	4a05      	ldr	r2, [pc, #20]	; (800335c <HAL_SD_GetCardCSD+0x168>)
 8003346:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 8003348:	6b83      	ldr	r3, [r0, #56]	; 0x38
 800334a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800334e:	6383      	str	r3, [r0, #56]	; 0x38
    hsd->State = HAL_SD_STATE_READY;
 8003350:	2301      	movs	r3, #1
 8003352:	f880 3034 	strb.w	r3, [r0, #52]	; 0x34
    return HAL_ERROR;
 8003356:	4618      	mov	r0, r3
 8003358:	bd10      	pop	{r4, pc}
 800335a:	bf00      	nop
 800335c:	004005ff 	.word	0x004005ff

08003360 <HAL_SD_InitCard>:
{
 8003360:	b570      	push	{r4, r5, r6, lr}
 8003362:	b098      	sub	sp, #96	; 0x60
  Init.ClockEdge           = SDMMC_CLOCK_EDGE_RISING;
 8003364:	2300      	movs	r3, #0
 8003366:	9307      	str	r3, [sp, #28]
  Init.ClockBypass         = SDMMC_CLOCK_BYPASS_DISABLE;
 8003368:	9308      	str	r3, [sp, #32]
  Init.ClockPowerSave      = SDMMC_CLOCK_POWER_SAVE_DISABLE;
 800336a:	9309      	str	r3, [sp, #36]	; 0x24
  Init.BusWide             = SDMMC_BUS_WIDE_1B;
 800336c:	930a      	str	r3, [sp, #40]	; 0x28
  Init.HardwareFlowControl = SDMMC_HARDWARE_FLOW_CONTROL_DISABLE;
 800336e:	930b      	str	r3, [sp, #44]	; 0x2c
  Init.ClockDiv            = SDMMC_INIT_CLK_DIV;
 8003370:	2376      	movs	r3, #118	; 0x76
 8003372:	930c      	str	r3, [sp, #48]	; 0x30
  status = SDMMC_Init(hsd->Instance, Init);
 8003374:	ab0a      	add	r3, sp, #40	; 0x28
{
 8003376:	4604      	mov	r4, r0
  status = SDMMC_Init(hsd->Instance, Init);
 8003378:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 800337c:	e88d 0007 	stmia.w	sp, {r0, r1, r2}
 8003380:	ab07      	add	r3, sp, #28
 8003382:	cb0e      	ldmia	r3, {r1, r2, r3}
 8003384:	6820      	ldr	r0, [r4, #0]
 8003386:	f000 fc9b 	bl	8003cc0 <SDMMC_Init>
  if(status != HAL_OK)
 800338a:	b118      	cbz	r0, 8003394 <HAL_SD_InitCard+0x34>
    return HAL_ERROR;
 800338c:	2501      	movs	r5, #1
}
 800338e:	4628      	mov	r0, r5
 8003390:	b018      	add	sp, #96	; 0x60
 8003392:	bd70      	pop	{r4, r5, r6, pc}
  __HAL_SD_DISABLE(hsd); 
 8003394:	6820      	ldr	r0, [r4, #0]
 8003396:	6843      	ldr	r3, [r0, #4]
 8003398:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800339c:	6043      	str	r3, [r0, #4]
  status = SDMMC_PowerState_ON(hsd->Instance);
 800339e:	f000 fcb3 	bl	8003d08 <SDMMC_PowerState_ON>
  if(status != HAL_OK)
 80033a2:	4605      	mov	r5, r0
 80033a4:	2800      	cmp	r0, #0
 80033a6:	d1f1      	bne.n	800338c <HAL_SD_InitCard+0x2c>
  __HAL_SD_ENABLE(hsd);
 80033a8:	6822      	ldr	r2, [r4, #0]
 80033aa:	6853      	ldr	r3, [r2, #4]
 80033ac:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80033b0:	6053      	str	r3, [r2, #4]
  HAL_Delay(2U);
 80033b2:	2002      	movs	r0, #2
 80033b4:	f7fd f928 	bl	8000608 <HAL_Delay>
#if defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  uint32_t tickstart = HAL_GetTick();
#endif /* STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
  
  /* CMD0: GO_IDLE_STATE */
  errorstate = SDMMC_CmdGoIdleState(hsd->Instance);
 80033b8:	6820      	ldr	r0, [r4, #0]
  __IO uint32_t count = 0;
 80033ba:	9506      	str	r5, [sp, #24]
  errorstate = SDMMC_CmdGoIdleState(hsd->Instance);
 80033bc:	f000 fd7e 	bl	8003ebc <SDMMC_CmdGoIdleState>
  if(errorstate != HAL_SD_ERROR_NONE)
 80033c0:	4606      	mov	r6, r0
 80033c2:	b970      	cbnz	r0, 80033e2 <HAL_SD_InitCard+0x82>
  {
    return errorstate;
  }
  
  /* CMD8: SEND_IF_COND: Command available only on V2.0 cards */
  errorstate = SDMMC_CmdOperCond(hsd->Instance);
 80033c4:	6820      	ldr	r0, [r4, #0]
 80033c6:	f000 fda1 	bl	8003f0c <SDMMC_CmdOperCond>
  if(errorstate != HAL_SD_ERROR_NONE)
 80033ca:	2800      	cmp	r0, #0
 80033cc:	d073      	beq.n	80034b6 <HAL_SD_InitCard+0x156>
  {
    hsd->SdCard.CardVersion = CARD_V1_X;
 80033ce:	64a6      	str	r6, [r4, #72]	; 0x48
      
#if !defined(STM32L4R5xx) && !defined(STM32L4R7xx) && !defined(STM32L4R9xx) && !defined(STM32L4S5xx) && !defined(STM32L4S7xx) && !defined(STM32L4S9xx)
    /* Send ACMD41 SD_APP_OP_COND with Argument 0x80100000 */
    while(validvoltage == 0U)
    {
      if(count++ == SDMMC_MAX_VOLT_TRIAL)
 80033d0:	f64f 75ff 	movw	r5, #65535	; 0xffff
 80033d4:	9b06      	ldr	r3, [sp, #24]
 80033d6:	1c5a      	adds	r2, r3, #1
 80033d8:	42ab      	cmp	r3, r5
 80033da:	9206      	str	r2, [sp, #24]
 80033dc:	d108      	bne.n	80033f0 <HAL_SD_InitCard+0x90>
      {
        return HAL_SD_ERROR_INVALID_VOLTRANGE;
 80033de:	f04f 7680 	mov.w	r6, #16777216	; 0x1000000
    hsd->State = HAL_SD_STATE_READY;
 80033e2:	2501      	movs	r5, #1
 80033e4:	f884 5034 	strb.w	r5, [r4, #52]	; 0x34
    hsd->ErrorCode |= errorstate;
 80033e8:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 80033ea:	430e      	orrs	r6, r1
 80033ec:	63a6      	str	r6, [r4, #56]	; 0x38
 80033ee:	e7ce      	b.n	800338e <HAL_SD_InitCard+0x2e>
      }
      
      /* SEND CMD55 APP_CMD with RCA as 0 */
      errorstate = SDMMC_CmdAppCommand(hsd->Instance, 0);
 80033f0:	2100      	movs	r1, #0
 80033f2:	6820      	ldr	r0, [r4, #0]
 80033f4:	f000 fdc6 	bl	8003f84 <SDMMC_CmdAppCommand>
      if(errorstate != HAL_SD_ERROR_NONE)
 80033f8:	4601      	mov	r1, r0
 80033fa:	b110      	cbz	r0, 8003402 <HAL_SD_InitCard+0xa2>
      {
        return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 80033fc:	f04f 5680 	mov.w	r6, #268435456	; 0x10000000
 8003400:	e7ef      	b.n	80033e2 <HAL_SD_InitCard+0x82>
      }
      
      /* Send CMD41 */
      errorstate = SDMMC_CmdAppOperCommand(hsd->Instance, SDMMC_STD_CAPACITY);
 8003402:	6820      	ldr	r0, [r4, #0]
 8003404:	f000 fdd6 	bl	8003fb4 <SDMMC_CmdAppOperCommand>
      if(errorstate != HAL_SD_ERROR_NONE)
 8003408:	4601      	mov	r1, r0
 800340a:	2800      	cmp	r0, #0
 800340c:	d1f6      	bne.n	80033fc <HAL_SD_InitCard+0x9c>
      {
        return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
      }
      
      /* Get command response */
      response = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1);
 800340e:	6820      	ldr	r0, [r4, #0]
 8003410:	f000 fc94 	bl	8003d3c <SDMMC_GetResponse>
    while(validvoltage == 0U)
 8003414:	2800      	cmp	r0, #0
 8003416:	dadd      	bge.n	80033d4 <HAL_SD_InitCard+0x74>
      
      /* Get operating voltage*/
      validvoltage = (((response >> 31U) == 1U) ? 1U : 0U);
    }
    /* Card type is SDSC */
    hsd->SdCard.CardType = CARD_SDSC;
 8003418:	2300      	movs	r3, #0
      validvoltage = (((response >> 31U) == 1U) ? 1U : 0U);
    }
    
    if((response & SDMMC_HIGH_CAPACITY) == SDMMC_HIGH_CAPACITY) /* (response &= SD_HIGH_CAPACITY) */
    {
      hsd->SdCard.CardType = CARD_SDHC_SDXC;
 800341a:	6463      	str	r3, [r4, #68]	; 0x44
  if(SDMMC_GetPowerState(hsd->Instance) == 0U) 
 800341c:	6820      	ldr	r0, [r4, #0]
  uint16_t sd_rca = 1;
 800341e:	2301      	movs	r3, #1
 8003420:	f8ad 3016 	strh.w	r3, [sp, #22]
  if(SDMMC_GetPowerState(hsd->Instance) == 0U) 
 8003424:	f000 fc74 	bl	8003d10 <SDMMC_GetPowerState>
 8003428:	2800      	cmp	r0, #0
 800342a:	f000 8095 	beq.w	8003558 <HAL_SD_InitCard+0x1f8>
  if(hsd->SdCard.CardType != CARD_SECURED) 
 800342e:	6c63      	ldr	r3, [r4, #68]	; 0x44
 8003430:	2b03      	cmp	r3, #3
 8003432:	d019      	beq.n	8003468 <HAL_SD_InitCard+0x108>
    errorstate = SDMMC_CmdSendCID(hsd->Instance);
 8003434:	6820      	ldr	r0, [r4, #0]
 8003436:	f000 fdd6 	bl	8003fe6 <SDMMC_CmdSendCID>
    if(errorstate != HAL_SD_ERROR_NONE)
 800343a:	2800      	cmp	r0, #0
 800343c:	d164      	bne.n	8003508 <HAL_SD_InitCard+0x1a8>
      hsd->CID[0] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1);
 800343e:	4601      	mov	r1, r0
 8003440:	6820      	ldr	r0, [r4, #0]
 8003442:	f000 fc7b 	bl	8003d3c <SDMMC_GetResponse>
      hsd->CID[1] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP2);
 8003446:	2104      	movs	r1, #4
      hsd->CID[0] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1);
 8003448:	6760      	str	r0, [r4, #116]	; 0x74
      hsd->CID[1] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP2);
 800344a:	6820      	ldr	r0, [r4, #0]
 800344c:	f000 fc76 	bl	8003d3c <SDMMC_GetResponse>
      hsd->CID[2] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP3);
 8003450:	2108      	movs	r1, #8
      hsd->CID[1] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP2);
 8003452:	67a0      	str	r0, [r4, #120]	; 0x78
      hsd->CID[2] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP3);
 8003454:	6820      	ldr	r0, [r4, #0]
 8003456:	f000 fc71 	bl	8003d3c <SDMMC_GetResponse>
      hsd->CID[3] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP4);
 800345a:	210c      	movs	r1, #12
      hsd->CID[2] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP3);
 800345c:	67e0      	str	r0, [r4, #124]	; 0x7c
      hsd->CID[3] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP4);
 800345e:	6820      	ldr	r0, [r4, #0]
 8003460:	f000 fc6c 	bl	8003d3c <SDMMC_GetResponse>
 8003464:	f8c4 0080 	str.w	r0, [r4, #128]	; 0x80
  if(hsd->SdCard.CardType != CARD_SECURED) 
 8003468:	6c63      	ldr	r3, [r4, #68]	; 0x44
 800346a:	2b03      	cmp	r3, #3
 800346c:	d145      	bne.n	80034fa <HAL_SD_InitCard+0x19a>
  if(hsd->SdCard.CardType != CARD_SECURED) 
 800346e:	6c63      	ldr	r3, [r4, #68]	; 0x44
 8003470:	2b03      	cmp	r3, #3
 8003472:	d150      	bne.n	8003516 <HAL_SD_InitCard+0x1b6>
  hsd->SdCard.Class = (SDMMC_GetResponse(hsd->Instance, SDMMC_RESP2) >> 20);
 8003474:	2104      	movs	r1, #4
 8003476:	6820      	ldr	r0, [r4, #0]
 8003478:	f000 fc60 	bl	8003d3c <SDMMC_GetResponse>
 800347c:	0d00      	lsrs	r0, r0, #20
 800347e:	64e0      	str	r0, [r4, #76]	; 0x4c
  if (HAL_SD_GetCardCSD(hsd, &CSD) != HAL_OK)
 8003480:	a90d      	add	r1, sp, #52	; 0x34
 8003482:	4620      	mov	r0, r4
 8003484:	f7ff feb6 	bl	80031f4 <HAL_SD_GetCardCSD>
 8003488:	4605      	mov	r5, r0
 800348a:	2800      	cmp	r0, #0
 800348c:	d161      	bne.n	8003552 <HAL_SD_InitCard+0x1f2>
  errorstate = SDMMC_CmdSelDesel(hsd->Instance, (uint32_t)(((uint32_t)hsd->SdCard.RelCardAdd) << 16));
 800348e:	6d22      	ldr	r2, [r4, #80]	; 0x50
 8003490:	4603      	mov	r3, r0
 8003492:	0412      	lsls	r2, r2, #16
 8003494:	6820      	ldr	r0, [r4, #0]
 8003496:	f000 fcf9 	bl	8003e8c <SDMMC_CmdSelDesel>
  if(errorstate != HAL_SD_ERROR_NONE)
 800349a:	2800      	cmp	r0, #0
 800349c:	d134      	bne.n	8003508 <HAL_SD_InitCard+0x1a8>
  (void)SDMMC_Init(hsd->Instance, hsd->Init);
 800349e:	f104 0310 	add.w	r3, r4, #16
 80034a2:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 80034a6:	e88d 0007 	stmia.w	sp, {r0, r1, r2}
 80034aa:	1d23      	adds	r3, r4, #4
 80034ac:	cb0e      	ldmia	r3, {r1, r2, r3}
 80034ae:	6820      	ldr	r0, [r4, #0]
 80034b0:	f000 fc06 	bl	8003cc0 <SDMMC_Init>
 80034b4:	e76b      	b.n	800338e <HAL_SD_InitCard+0x2e>
    hsd->SdCard.CardVersion = CARD_V2_X;
 80034b6:	2301      	movs	r3, #1
 80034b8:	64a3      	str	r3, [r4, #72]	; 0x48
      if(count++ == SDMMC_MAX_VOLT_TRIAL)
 80034ba:	f64f 75ff 	movw	r5, #65535	; 0xffff
 80034be:	9b06      	ldr	r3, [sp, #24]
 80034c0:	1c5a      	adds	r2, r3, #1
 80034c2:	42ab      	cmp	r3, r5
 80034c4:	9206      	str	r2, [sp, #24]
 80034c6:	d08a      	beq.n	80033de <HAL_SD_InitCard+0x7e>
      errorstate = SDMMC_CmdAppCommand(hsd->Instance, 0);
 80034c8:	2100      	movs	r1, #0
 80034ca:	6820      	ldr	r0, [r4, #0]
 80034cc:	f000 fd5a 	bl	8003f84 <SDMMC_CmdAppCommand>
      if(errorstate != HAL_SD_ERROR_NONE)
 80034d0:	4606      	mov	r6, r0
 80034d2:	2800      	cmp	r0, #0
 80034d4:	d185      	bne.n	80033e2 <HAL_SD_InitCard+0x82>
      errorstate = SDMMC_CmdAppOperCommand(hsd->Instance, SDMMC_HIGH_CAPACITY);
 80034d6:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
 80034da:	6820      	ldr	r0, [r4, #0]
 80034dc:	f000 fd6a 	bl	8003fb4 <SDMMC_CmdAppOperCommand>
      if(errorstate != HAL_SD_ERROR_NONE)
 80034e0:	4606      	mov	r6, r0
 80034e2:	2800      	cmp	r0, #0
 80034e4:	f47f af7d 	bne.w	80033e2 <HAL_SD_InitCard+0x82>
      response = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1);
 80034e8:	4601      	mov	r1, r0
 80034ea:	6820      	ldr	r0, [r4, #0]
 80034ec:	f000 fc26 	bl	8003d3c <SDMMC_GetResponse>
    while(validvoltage == 0U)
 80034f0:	0fc3      	lsrs	r3, r0, #31
 80034f2:	d0e4      	beq.n	80034be <HAL_SD_InitCard+0x15e>
    if((response & SDMMC_HIGH_CAPACITY) == SDMMC_HIGH_CAPACITY) /* (response &= SD_HIGH_CAPACITY) */
 80034f4:	0042      	lsls	r2, r0, #1
 80034f6:	d58f      	bpl.n	8003418 <HAL_SD_InitCard+0xb8>
 80034f8:	e78f      	b.n	800341a <HAL_SD_InitCard+0xba>
    errorstate = SDMMC_CmdSetRelAdd(hsd->Instance, &sd_rca);
 80034fa:	f10d 0116 	add.w	r1, sp, #22
 80034fe:	6820      	ldr	r0, [r4, #0]
 8003500:	f000 fd9c 	bl	800403c <SDMMC_CmdSetRelAdd>
    if(errorstate != HAL_SD_ERROR_NONE)
 8003504:	2800      	cmp	r0, #0
 8003506:	d0b2      	beq.n	800346e <HAL_SD_InitCard+0x10e>
    hsd->State = HAL_SD_STATE_READY;
 8003508:	2501      	movs	r5, #1
 800350a:	f884 5034 	strb.w	r5, [r4, #52]	; 0x34
    hsd->ErrorCode |= errorstate;
 800350e:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 8003510:	4308      	orrs	r0, r1
 8003512:	63a0      	str	r0, [r4, #56]	; 0x38
 8003514:	e73b      	b.n	800338e <HAL_SD_InitCard+0x2e>
    hsd->SdCard.RelCardAdd = sd_rca;
 8003516:	f8bd 1016 	ldrh.w	r1, [sp, #22]
 800351a:	6521      	str	r1, [r4, #80]	; 0x50
    errorstate = SDMMC_CmdSendCSD(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 800351c:	6820      	ldr	r0, [r4, #0]
 800351e:	0409      	lsls	r1, r1, #16
 8003520:	f000 fd76 	bl	8004010 <SDMMC_CmdSendCSD>
    if(errorstate != HAL_SD_ERROR_NONE)
 8003524:	2800      	cmp	r0, #0
 8003526:	d1ef      	bne.n	8003508 <HAL_SD_InitCard+0x1a8>
      hsd->CSD[0] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1);
 8003528:	4601      	mov	r1, r0
 800352a:	6820      	ldr	r0, [r4, #0]
 800352c:	f000 fc06 	bl	8003d3c <SDMMC_GetResponse>
      hsd->CSD[1] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP2);
 8003530:	2104      	movs	r1, #4
      hsd->CSD[0] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1);
 8003532:	6660      	str	r0, [r4, #100]	; 0x64
      hsd->CSD[1] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP2);
 8003534:	6820      	ldr	r0, [r4, #0]
 8003536:	f000 fc01 	bl	8003d3c <SDMMC_GetResponse>
      hsd->CSD[2] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP3);
 800353a:	2108      	movs	r1, #8
      hsd->CSD[1] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP2);
 800353c:	66a0      	str	r0, [r4, #104]	; 0x68
      hsd->CSD[2] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP3);
 800353e:	6820      	ldr	r0, [r4, #0]
 8003540:	f000 fbfc 	bl	8003d3c <SDMMC_GetResponse>
      hsd->CSD[3] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP4);
 8003544:	210c      	movs	r1, #12
      hsd->CSD[2] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP3);
 8003546:	66e0      	str	r0, [r4, #108]	; 0x6c
      hsd->CSD[3] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP4);
 8003548:	6820      	ldr	r0, [r4, #0]
 800354a:	f000 fbf7 	bl	8003d3c <SDMMC_GetResponse>
 800354e:	6720      	str	r0, [r4, #112]	; 0x70
 8003550:	e790      	b.n	8003474 <HAL_SD_InitCard+0x114>
    return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 8003552:	f04f 5080 	mov.w	r0, #268435456	; 0x10000000
 8003556:	e7d7      	b.n	8003508 <HAL_SD_InitCard+0x1a8>
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 8003558:	f04f 6080 	mov.w	r0, #67108864	; 0x4000000
 800355c:	e7d4      	b.n	8003508 <HAL_SD_InitCard+0x1a8>

0800355e <HAL_SD_Init>:
{ 
 800355e:	b510      	push	{r4, lr}
  if(hsd == NULL)
 8003560:	4604      	mov	r4, r0
 8003562:	b908      	cbnz	r0, 8003568 <HAL_SD_Init+0xa>
    return HAL_ERROR;
 8003564:	2001      	movs	r0, #1
 8003566:	bd10      	pop	{r4, pc}
  if(hsd->State == HAL_SD_STATE_RESET)
 8003568:	f890 3034 	ldrb.w	r3, [r0, #52]	; 0x34
 800356c:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8003570:	b913      	cbnz	r3, 8003578 <HAL_SD_Init+0x1a>
    hsd->Lock = HAL_UNLOCKED;
 8003572:	7702      	strb	r2, [r0, #28]
    HAL_SD_MspInit(hsd);
 8003574:	f002 ffb4 	bl	80064e0 <HAL_SD_MspInit>
  hsd->State = HAL_SD_STATE_BUSY;
 8003578:	2303      	movs	r3, #3
 800357a:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
  if (HAL_SD_InitCard(hsd) != HAL_OK)
 800357e:	4620      	mov	r0, r4
 8003580:	f7ff feee 	bl	8003360 <HAL_SD_InitCard>
 8003584:	2800      	cmp	r0, #0
 8003586:	d1ed      	bne.n	8003564 <HAL_SD_Init+0x6>
  hsd->State = HAL_SD_STATE_READY;
 8003588:	2301      	movs	r3, #1
  hsd->ErrorCode = HAL_SD_ERROR_NONE;
 800358a:	63a0      	str	r0, [r4, #56]	; 0x38
  hsd->Context = SD_CONTEXT_NONE;
 800358c:	6320      	str	r0, [r4, #48]	; 0x30
  hsd->State = HAL_SD_STATE_READY;
 800358e:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
}
 8003592:	bd10      	pop	{r4, pc}

08003594 <HAL_SD_GetCardInfo>:
  pCardInfo->CardType     = (uint32_t)(hsd->SdCard.CardType);
 8003594:	6c43      	ldr	r3, [r0, #68]	; 0x44
 8003596:	600b      	str	r3, [r1, #0]
  pCardInfo->CardVersion  = (uint32_t)(hsd->SdCard.CardVersion);
 8003598:	6c83      	ldr	r3, [r0, #72]	; 0x48
 800359a:	604b      	str	r3, [r1, #4]
  pCardInfo->Class        = (uint32_t)(hsd->SdCard.Class);
 800359c:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
 800359e:	608b      	str	r3, [r1, #8]
  pCardInfo->RelCardAdd   = (uint32_t)(hsd->SdCard.RelCardAdd);
 80035a0:	6d03      	ldr	r3, [r0, #80]	; 0x50
 80035a2:	60cb      	str	r3, [r1, #12]
  pCardInfo->BlockNbr     = (uint32_t)(hsd->SdCard.BlockNbr);
 80035a4:	6d43      	ldr	r3, [r0, #84]	; 0x54
 80035a6:	610b      	str	r3, [r1, #16]
  pCardInfo->BlockSize    = (uint32_t)(hsd->SdCard.BlockSize);
 80035a8:	6d83      	ldr	r3, [r0, #88]	; 0x58
 80035aa:	614b      	str	r3, [r1, #20]
  pCardInfo->LogBlockNbr  = (uint32_t)(hsd->SdCard.LogBlockNbr);
 80035ac:	6dc3      	ldr	r3, [r0, #92]	; 0x5c
 80035ae:	618b      	str	r3, [r1, #24]
  pCardInfo->LogBlockSize = (uint32_t)(hsd->SdCard.LogBlockSize);
 80035b0:	6e03      	ldr	r3, [r0, #96]	; 0x60
 80035b2:	61cb      	str	r3, [r1, #28]
}
 80035b4:	2000      	movs	r0, #0
 80035b6:	4770      	bx	lr

080035b8 <HAL_SD_GetCardState>:
  {
    return HAL_SD_ERROR_PARAM;
  }
  
  /* Send Status command */
  errorstate = SDMMC_CmdSendStatus(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16));
 80035b8:	6d01      	ldr	r1, [r0, #80]	; 0x50
{
 80035ba:	b510      	push	{r4, lr}
  errorstate = SDMMC_CmdSendStatus(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16));
 80035bc:	0409      	lsls	r1, r1, #16
{
 80035be:	4604      	mov	r4, r0
  errorstate = SDMMC_CmdSendStatus(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16));
 80035c0:	6800      	ldr	r0, [r0, #0]
 80035c2:	f000 fd89 	bl	80040d8 <SDMMC_CmdSendStatus>
  if(errorstate != HAL_SD_ERROR_NONE)
 80035c6:	4601      	mov	r1, r0
 80035c8:	b928      	cbnz	r0, 80035d6 <HAL_SD_GetCardState+0x1e>
  {
    return errorstate;
  }
  
  /* Get SD card status */
  *pCardStatus = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1);
 80035ca:	6820      	ldr	r0, [r4, #0]
 80035cc:	f000 fbb6 	bl	8003d3c <SDMMC_GetResponse>
  return (HAL_SD_CardStateTypedef)cardstate;
 80035d0:	f3c0 2043 	ubfx	r0, r0, #9, #4
}
 80035d4:	bd10      	pop	{r4, pc}
    hsd->ErrorCode |= errorstate;
 80035d6:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 80035d8:	4319      	orrs	r1, r3
 80035da:	63a1      	str	r1, [r4, #56]	; 0x38
  uint32_t resp1 = 0;
 80035dc:	2000      	movs	r0, #0
 80035de:	e7f7      	b.n	80035d0 <HAL_SD_GetCardState+0x18>

080035e0 <HAL_UART_DeInit>:
  * @brief DeInitialize the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_DeInit(UART_HandleTypeDef *huart)
{
 80035e0:	b538      	push	{r3, r4, r5, lr}
  /* Check the UART handle allocation */
  if (huart == NULL)
 80035e2:	4605      	mov	r5, r0
 80035e4:	b1b0      	cbz	r0, 8003614 <HAL_UART_DeInit+0x34>
  }

  /* Check the parameters */
  assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));

  huart->gState = HAL_UART_STATE_BUSY;
 80035e6:	2324      	movs	r3, #36	; 0x24
 80035e8:	f880 3071 	strb.w	r3, [r0, #113]	; 0x71

  /* Disable the Peripheral */
  __HAL_UART_DISABLE(huart);
 80035ec:	6803      	ldr	r3, [r0, #0]
 80035ee:	681a      	ldr	r2, [r3, #0]

  huart->Instance->CR1 = 0x0U;
 80035f0:	2400      	movs	r4, #0
  __HAL_UART_DISABLE(huart);
 80035f2:	f022 0201 	bic.w	r2, r2, #1
 80035f6:	601a      	str	r2, [r3, #0]
  huart->Instance->CR1 = 0x0U;
 80035f8:	601c      	str	r4, [r3, #0]
  huart->Instance->CR2 = 0x0U;
 80035fa:	605c      	str	r4, [r3, #4]
  huart->Instance->CR3 = 0x0U;
 80035fc:	609c      	str	r4, [r3, #8]
  }
  /* DeInit the low level hardware */
  huart->MspDeInitCallback(huart);
#else
  /* DeInit the low level hardware */
  HAL_UART_MspDeInit(huart);
 80035fe:	f003 f8f1 	bl	80067e4 <HAL_UART_MspDeInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003602:	676c      	str	r4, [r5, #116]	; 0x74
  huart->gState = HAL_UART_STATE_RESET;
  huart->RxState = HAL_UART_STATE_RESET;

  /* Process Unlock */
  __HAL_UNLOCK(huart);
 8003604:	f885 4070 	strb.w	r4, [r5, #112]	; 0x70
  huart->gState = HAL_UART_STATE_RESET;
 8003608:	f885 4071 	strb.w	r4, [r5, #113]	; 0x71

  return HAL_OK;
 800360c:	4620      	mov	r0, r4
  huart->RxState = HAL_UART_STATE_RESET;
 800360e:	f885 4072 	strb.w	r4, [r5, #114]	; 0x72
  return HAL_OK;
 8003612:	bd38      	pop	{r3, r4, r5, pc}
    return HAL_ERROR;
 8003614:	2001      	movs	r0, #1
}
 8003616:	bd38      	pop	{r3, r4, r5, pc}

08003618 <UART_SetConfig>:
  uint32_t lpuart_ker_ck_pres         = 0x00000000U;

  /* Check the parameters */
  assert_param(IS_UART_BAUDRATE(huart->Init.BaudRate));
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  if (UART_INSTANCE_LOWPOWER(huart))
 8003618:	6802      	ldr	r2, [r0, #0]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800361a:	69c1      	ldr	r1, [r0, #28]
{
 800361c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800361e:	4604      	mov	r4, r0
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8003620:	6883      	ldr	r3, [r0, #8]
 8003622:	6900      	ldr	r0, [r0, #16]
#if defined(USART_CR1_FIFOEN)
  tmpreg |= (uint32_t)huart->FifoMode;
#endif
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8003624:	6815      	ldr	r5, [r2, #0]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8003626:	4303      	orrs	r3, r0
 8003628:	6960      	ldr	r0, [r4, #20]
 800362a:	4303      	orrs	r3, r0
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800362c:	48ba      	ldr	r0, [pc, #744]	; (8003918 <UART_SetConfig+0x300>)
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800362e:	430b      	orrs	r3, r1
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8003630:	4028      	ands	r0, r5
 8003632:	4303      	orrs	r3, r0
 8003634:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003636:	6853      	ldr	r3, [r2, #4]
 8003638:	68e0      	ldr	r0, [r4, #12]
 800363a:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 800363e:	4303      	orrs	r3, r0
 8003640:	6053      	str	r3, [r2, #4]
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8003642:	4bb6      	ldr	r3, [pc, #728]	; (800391c <UART_SetConfig+0x304>)
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8003644:	69a0      	ldr	r0, [r4, #24]
  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8003646:	429a      	cmp	r2, r3
  {
    tmpreg |= huart->Init.OneBitSampling;
 8003648:	bf1c      	itt	ne
 800364a:	6a23      	ldrne	r3, [r4, #32]
 800364c:	4318      	orrne	r0, r3
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800364e:	6893      	ldr	r3, [r2, #8]
 8003650:	f423 6330 	bic.w	r3, r3, #2816	; 0xb00
 8003654:	4303      	orrs	r3, r0
 8003656:	6093      	str	r3, [r2, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8003658:	4bb1      	ldr	r3, [pc, #708]	; (8003920 <UART_SetConfig+0x308>)
 800365a:	429a      	cmp	r2, r3
 800365c:	d119      	bne.n	8003692 <UART_SetConfig+0x7a>
 800365e:	f503 4358 	add.w	r3, r3, #55296	; 0xd800
 8003662:	4ab0      	ldr	r2, [pc, #704]	; (8003924 <UART_SetConfig+0x30c>)
 8003664:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003668:	f003 0303 	and.w	r3, r3, #3
        }
      }  /*   if ( (tmpreg < (3 * huart->Init.BaudRate) ) || (tmpreg > (4096 * huart->Init.BaudRate) )) */
    } /* if (tmpreg != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800366c:	f5b1 4f00 	cmp.w	r1, #32768	; 0x8000
 8003670:	5cd3      	ldrb	r3, [r2, r3]
 8003672:	f040 8138 	bne.w	80038e6 <UART_SetConfig+0x2ce>
  {
    switch (clocksource)
 8003676:	2b08      	cmp	r3, #8
 8003678:	f200 808f 	bhi.w	800379a <UART_SetConfig+0x182>
 800367c:	e8df f013 	tbh	[pc, r3, lsl #1]
 8003680:	00ca011a 	.word	0x00ca011a
 8003684:	008d00f9 	.word	0x008d00f9
 8003688:	008d0114 	.word	0x008d0114
 800368c:	008d008d 	.word	0x008d008d
 8003690:	0036      	.short	0x0036
  UART_GETCLOCKSOURCE(huart, clocksource);
 8003692:	4ba5      	ldr	r3, [pc, #660]	; (8003928 <UART_SetConfig+0x310>)
 8003694:	429a      	cmp	r2, r3
 8003696:	d107      	bne.n	80036a8 <UART_SetConfig+0x90>
 8003698:	f503 33e6 	add.w	r3, r3, #117760	; 0x1cc00
 800369c:	4aa3      	ldr	r2, [pc, #652]	; (800392c <UART_SetConfig+0x314>)
 800369e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80036a2:	f003 030c 	and.w	r3, r3, #12
 80036a6:	e7e1      	b.n	800366c <UART_SetConfig+0x54>
 80036a8:	4ba1      	ldr	r3, [pc, #644]	; (8003930 <UART_SetConfig+0x318>)
 80036aa:	429a      	cmp	r2, r3
 80036ac:	d123      	bne.n	80036f6 <UART_SetConfig+0xde>
 80036ae:	f503 33e4 	add.w	r3, r3, #116736	; 0x1c800
 80036b2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80036b6:	f003 0330 	and.w	r3, r3, #48	; 0x30
 80036ba:	2b10      	cmp	r3, #16
 80036bc:	f000 80f1 	beq.w	80038a2 <UART_SetConfig+0x28a>
 80036c0:	d80b      	bhi.n	80036da <UART_SetConfig+0xc2>
 80036c2:	2b00      	cmp	r3, #0
 80036c4:	f000 80f3 	beq.w	80038ae <UART_SetConfig+0x296>
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80036c8:	f5b1 4f00 	cmp.w	r1, #32768	; 0x8000
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(LSE_VALUE, huart->Init.BaudRate));
#endif
        break;
      case UART_CLOCKSOURCE_UNDEFINED:
      default:
        ret = HAL_ERROR;
 80036cc:	f04f 0201 	mov.w	r2, #1
  uint32_t usartdiv                   = 0x00000000U;
 80036d0:	f04f 0300 	mov.w	r3, #0
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80036d4:	f000 80f8 	beq.w	80038c8 <UART_SetConfig+0x2b0>
 80036d8:	e0a8      	b.n	800382c <UART_SetConfig+0x214>
  UART_GETCLOCKSOURCE(huart, clocksource);
 80036da:	2b20      	cmp	r3, #32
 80036dc:	f000 80c6 	beq.w	800386c <UART_SetConfig+0x254>
 80036e0:	2b30      	cmp	r3, #48	; 0x30
 80036e2:	d1f1      	bne.n	80036c8 <UART_SetConfig+0xb0>
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80036e4:	f5b1 4f00 	cmp.w	r1, #32768	; 0x8000
 80036e8:	f040 80b8 	bne.w	800385c <UART_SetConfig+0x244>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(LSE_VALUE, huart->Init.BaudRate));
 80036ec:	6860      	ldr	r0, [r4, #4]
 80036ee:	0843      	lsrs	r3, r0, #1
 80036f0:	f503 3380 	add.w	r3, r3, #65536	; 0x10000
 80036f4:	e0c3      	b.n	800387e <UART_SetConfig+0x266>
  UART_GETCLOCKSOURCE(huart, clocksource);
 80036f6:	4b8f      	ldr	r3, [pc, #572]	; (8003934 <UART_SetConfig+0x31c>)
 80036f8:	429a      	cmp	r2, r3
 80036fa:	d11e      	bne.n	800373a <UART_SetConfig+0x122>
 80036fc:	f503 33e2 	add.w	r3, r3, #115712	; 0x1c400
 8003700:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003704:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 8003708:	2b40      	cmp	r3, #64	; 0x40
 800370a:	f000 80bb 	beq.w	8003884 <UART_SetConfig+0x26c>
 800370e:	d80a      	bhi.n	8003726 <UART_SetConfig+0x10e>
 8003710:	b97b      	cbnz	r3, 8003732 <UART_SetConfig+0x11a>
  if (UART_INSTANCE_LOWPOWER(huart))
 8003712:	4b82      	ldr	r3, [pc, #520]	; (800391c <UART_SetConfig+0x304>)
 8003714:	429a      	cmp	r2, r3
 8003716:	f040 80ca 	bne.w	80038ae <UART_SetConfig+0x296>
        lpuart_ker_ck_pres = HAL_RCC_GetPCLK1Freq();
 800371a:	f7fe fdab 	bl	8002274 <HAL_RCC_GetPCLK1Freq>
        break;
 800371e:	2300      	movs	r3, #0
    if (lpuart_ker_ck_pres != 0U)
 8003720:	bbb0      	cbnz	r0, 8003790 <UART_SetConfig+0x178>
 8003722:	4602      	mov	r2, r0
 8003724:	e03a      	b.n	800379c <UART_SetConfig+0x184>
  UART_GETCLOCKSOURCE(huart, clocksource);
 8003726:	2b80      	cmp	r3, #128	; 0x80
 8003728:	f000 809d 	beq.w	8003866 <UART_SetConfig+0x24e>
 800372c:	2bc0      	cmp	r3, #192	; 0xc0
 800372e:	f000 80b0 	beq.w	8003892 <UART_SetConfig+0x27a>
  if (UART_INSTANCE_LOWPOWER(huart))
 8003732:	4b7a      	ldr	r3, [pc, #488]	; (800391c <UART_SetConfig+0x304>)
 8003734:	429a      	cmp	r2, r3
 8003736:	d1c7      	bne.n	80036c8 <UART_SetConfig+0xb0>
 8003738:	e02f      	b.n	800379a <UART_SetConfig+0x182>
  UART_GETCLOCKSOURCE(huart, clocksource);
 800373a:	4b7f      	ldr	r3, [pc, #508]	; (8003938 <UART_SetConfig+0x320>)
 800373c:	429a      	cmp	r2, r3
 800373e:	d111      	bne.n	8003764 <UART_SetConfig+0x14c>
 8003740:	f503 33e0 	add.w	r3, r3, #114688	; 0x1c000
 8003744:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003748:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800374c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003750:	f000 8098 	beq.w	8003884 <UART_SetConfig+0x26c>
 8003754:	d9dc      	bls.n	8003710 <UART_SetConfig+0xf8>
 8003756:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800375a:	f000 8084 	beq.w	8003866 <UART_SetConfig+0x24e>
 800375e:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8003762:	e7e4      	b.n	800372e <UART_SetConfig+0x116>
 8003764:	4b6d      	ldr	r3, [pc, #436]	; (800391c <UART_SetConfig+0x304>)
 8003766:	429a      	cmp	r2, r3
 8003768:	d1ae      	bne.n	80036c8 <UART_SetConfig+0xb0>
 800376a:	f503 33c8 	add.w	r3, r3, #102400	; 0x19000
 800376e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003772:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8003776:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800377a:	f000 8083 	beq.w	8003884 <UART_SetConfig+0x26c>
 800377e:	d9c7      	bls.n	8003710 <UART_SetConfig+0xf8>
 8003780:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8003784:	d06f      	beq.n	8003866 <UART_SetConfig+0x24e>
 8003786:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 800378a:	e7d0      	b.n	800372e <UART_SetConfig+0x116>
        lpuart_ker_ck_pres = (uint32_t)HSI_VALUE;
 800378c:	486b      	ldr	r0, [pc, #428]	; (800393c <UART_SetConfig+0x324>)
  if (UART_INSTANCE_LOWPOWER(huart))
 800378e:	2302      	movs	r3, #2
      if ((lpuart_ker_ck_pres < (3 * huart->Init.BaudRate)) ||
 8003790:	6862      	ldr	r2, [r4, #4]
 8003792:	eb02 0142 	add.w	r1, r2, r2, lsl #1
 8003796:	4281      	cmp	r1, r0
 8003798:	d905      	bls.n	80037a6 <UART_SetConfig+0x18e>
        ret = HAL_ERROR;
 800379a:	2201      	movs	r2, #1
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800379c:	2300      	movs	r3, #0
 800379e:	6623      	str	r3, [r4, #96]	; 0x60
  huart->TxISR = NULL;
 80037a0:	6663      	str	r3, [r4, #100]	; 0x64

  return ret;
}
 80037a2:	4610      	mov	r0, r2
 80037a4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      if ((lpuart_ker_ck_pres < (3 * huart->Init.BaudRate)) ||
 80037a6:	ebb0 3f02 	cmp.w	r0, r2, lsl #12
 80037aa:	d8f6      	bhi.n	800379a <UART_SetConfig+0x182>
        switch (clocksource)
 80037ac:	2b08      	cmp	r3, #8
 80037ae:	d82e      	bhi.n	800380e <UART_SetConfig+0x1f6>
 80037b0:	e8df f003 	tbb	[pc, r3]
 80037b4:	2d1c2d05 	.word	0x2d1c2d05
 80037b8:	2d2d2d24 	.word	0x2d2d2d24
 80037bc:	27          	.byte	0x27
 80037bd:	00          	.byte	0x00
            usartdiv = (uint32_t)(UART_DIV_LPUART(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate));
 80037be:	f7fe fd59 	bl	8002274 <HAL_RCC_GetPCLK1Freq>
            usartdiv = (uint32_t)(UART_DIV_LPUART(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 80037c2:	6862      	ldr	r2, [r4, #4]
 80037c4:	f44f 7180 	mov.w	r1, #256	; 0x100
 80037c8:	0856      	lsrs	r6, r2, #1
 80037ca:	2700      	movs	r7, #0
 80037cc:	fbe1 6700 	umlal	r6, r7, r1, r0
 80037d0:	2300      	movs	r3, #0
 80037d2:	4630      	mov	r0, r6
 80037d4:	4639      	mov	r1, r7
            usartdiv = (uint32_t)(UART_DIV_LPUART(LSE_VALUE, huart->Init.BaudRate));
 80037d6:	f7fc fd53 	bl	8000280 <__aeabi_uldivmod>
            break;
 80037da:	2200      	movs	r2, #0
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 80037dc:	4b58      	ldr	r3, [pc, #352]	; (8003940 <UART_SetConfig+0x328>)
 80037de:	f5a0 7140 	sub.w	r1, r0, #768	; 0x300
 80037e2:	4299      	cmp	r1, r3
 80037e4:	d8d9      	bhi.n	800379a <UART_SetConfig+0x182>
          huart->Instance->BRR = usartdiv;
 80037e6:	6823      	ldr	r3, [r4, #0]
 80037e8:	60d8      	str	r0, [r3, #12]
 80037ea:	e7d7      	b.n	800379c <UART_SetConfig+0x184>
            usartdiv = (uint32_t)(UART_DIV_LPUART(HSI_VALUE, huart->Init.BaudRate));
 80037ec:	4855      	ldr	r0, [pc, #340]	; (8003944 <UART_SetConfig+0x32c>)
 80037ee:	0855      	lsrs	r5, r2, #1
 80037f0:	2300      	movs	r3, #0
 80037f2:	2100      	movs	r1, #0
 80037f4:	1940      	adds	r0, r0, r5
            usartdiv = (uint32_t)(UART_DIV_LPUART(LSE_VALUE, huart->Init.BaudRate));
 80037f6:	f141 0100 	adc.w	r1, r1, #0
 80037fa:	e7ec      	b.n	80037d6 <UART_SetConfig+0x1be>
            usartdiv = (uint32_t)(UART_DIV_LPUART(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 80037fc:	f7fe fa2e 	bl	8001c5c <HAL_RCC_GetSysClockFreq>
 8003800:	e7df      	b.n	80037c2 <UART_SetConfig+0x1aa>
            usartdiv = (uint32_t)(UART_DIV_LPUART(LSE_VALUE, huart->Init.BaudRate));
 8003802:	0850      	lsrs	r0, r2, #1
 8003804:	2100      	movs	r1, #0
 8003806:	2300      	movs	r3, #0
 8003808:	f510 0000 	adds.w	r0, r0, #8388608	; 0x800000
 800380c:	e7f3      	b.n	80037f6 <UART_SetConfig+0x1de>
            ret = HAL_ERROR;
 800380e:	2201      	movs	r2, #1
  uint32_t usartdiv                   = 0x00000000U;
 8003810:	2000      	movs	r0, #0
 8003812:	e7e3      	b.n	80037dc <UART_SetConfig+0x1c4>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate));
 8003814:	f7fe fd40 	bl	8002298 <HAL_RCC_GetPCLK2Freq>
 8003818:	e04e      	b.n	80038b8 <UART_SetConfig+0x2a0>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate));
 800381a:	f7fe fd2b 	bl	8002274 <HAL_RCC_GetPCLK1Freq>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 800381e:	6862      	ldr	r2, [r4, #4]
 8003820:	eb00 0352 	add.w	r3, r0, r2, lsr #1
 8003824:	fbb3 f3f2 	udiv	r3, r3, r2
 8003828:	b29b      	uxth	r3, r3
  HAL_StatusTypeDef ret               = HAL_OK;
 800382a:	2200      	movs	r2, #0
    if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800382c:	f1a3 0010 	sub.w	r0, r3, #16
 8003830:	f64f 71ef 	movw	r1, #65519	; 0xffef
 8003834:	4288      	cmp	r0, r1
 8003836:	d8b0      	bhi.n	800379a <UART_SetConfig+0x182>
      huart->Instance->BRR = usartdiv;
 8003838:	6821      	ldr	r1, [r4, #0]
 800383a:	60cb      	str	r3, [r1, #12]
 800383c:	e7ae      	b.n	800379c <UART_SetConfig+0x184>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate));
 800383e:	f7fe fd2b 	bl	8002298 <HAL_RCC_GetPCLK2Freq>
 8003842:	e7ec      	b.n	800381e <UART_SetConfig+0x206>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HSI_VALUE, huart->Init.BaudRate));
 8003844:	6860      	ldr	r0, [r4, #4]
 8003846:	0843      	lsrs	r3, r0, #1
 8003848:	f503 0374 	add.w	r3, r3, #15990784	; 0xf40000
 800384c:	f503 5310 	add.w	r3, r3, #9216	; 0x2400
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(LSE_VALUE, huart->Init.BaudRate));
 8003850:	fbb3 f3f0 	udiv	r3, r3, r0
 8003854:	e7e8      	b.n	8003828 <UART_SetConfig+0x210>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 8003856:	f7fe fa01 	bl	8001c5c <HAL_RCC_GetSysClockFreq>
 800385a:	e7e0      	b.n	800381e <UART_SetConfig+0x206>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(LSE_VALUE, huart->Init.BaudRate));
 800385c:	6860      	ldr	r0, [r4, #4]
 800385e:	0843      	lsrs	r3, r0, #1
 8003860:	f503 4300 	add.w	r3, r3, #32768	; 0x8000
 8003864:	e7f4      	b.n	8003850 <UART_SetConfig+0x238>
  if (UART_INSTANCE_LOWPOWER(huart))
 8003866:	4b2d      	ldr	r3, [pc, #180]	; (800391c <UART_SetConfig+0x304>)
 8003868:	429a      	cmp	r2, r3
 800386a:	d08f      	beq.n	800378c <UART_SetConfig+0x174>
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800386c:	f5b1 4f00 	cmp.w	r1, #32768	; 0x8000
 8003870:	d1e8      	bne.n	8003844 <UART_SetConfig+0x22c>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HSI_VALUE, huart->Init.BaudRate));
 8003872:	6860      	ldr	r0, [r4, #4]
 8003874:	0843      	lsrs	r3, r0, #1
 8003876:	f103 73f4 	add.w	r3, r3, #31981568	; 0x1e80000
 800387a:	f503 4390 	add.w	r3, r3, #18432	; 0x4800
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(LSE_VALUE, huart->Init.BaudRate));
 800387e:	fbb3 f3f0 	udiv	r3, r3, r0
 8003882:	e01f      	b.n	80038c4 <UART_SetConfig+0x2ac>
  if (UART_INSTANCE_LOWPOWER(huart))
 8003884:	4b25      	ldr	r3, [pc, #148]	; (800391c <UART_SetConfig+0x304>)
 8003886:	429a      	cmp	r2, r3
 8003888:	d10b      	bne.n	80038a2 <UART_SetConfig+0x28a>
        lpuart_ker_ck_pres = HAL_RCC_GetSysClockFreq();
 800388a:	f7fe f9e7 	bl	8001c5c <HAL_RCC_GetSysClockFreq>
        break;
 800388e:	2304      	movs	r3, #4
 8003890:	e746      	b.n	8003720 <UART_SetConfig+0x108>
  if (UART_INSTANCE_LOWPOWER(huart))
 8003892:	4b22      	ldr	r3, [pc, #136]	; (800391c <UART_SetConfig+0x304>)
 8003894:	429a      	cmp	r2, r3
 8003896:	f47f af25 	bne.w	80036e4 <UART_SetConfig+0xcc>
        lpuart_ker_ck_pres = (uint32_t)LSE_VALUE;
 800389a:	f44f 4000 	mov.w	r0, #32768	; 0x8000
  if (UART_INSTANCE_LOWPOWER(huart))
 800389e:	2308      	movs	r3, #8
 80038a0:	e776      	b.n	8003790 <UART_SetConfig+0x178>
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80038a2:	f5b1 4f00 	cmp.w	r1, #32768	; 0x8000
 80038a6:	d1d6      	bne.n	8003856 <UART_SetConfig+0x23e>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 80038a8:	f7fe f9d8 	bl	8001c5c <HAL_RCC_GetSysClockFreq>
 80038ac:	e004      	b.n	80038b8 <UART_SetConfig+0x2a0>
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80038ae:	f5b1 4f00 	cmp.w	r1, #32768	; 0x8000
 80038b2:	d1b2      	bne.n	800381a <UART_SetConfig+0x202>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate));
 80038b4:	f7fe fcde 	bl	8002274 <HAL_RCC_GetPCLK1Freq>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 80038b8:	6861      	ldr	r1, [r4, #4]
 80038ba:	084a      	lsrs	r2, r1, #1
 80038bc:	eb02 0340 	add.w	r3, r2, r0, lsl #1
 80038c0:	fbb3 f3f1 	udiv	r3, r3, r1
 80038c4:	b29b      	uxth	r3, r3
  HAL_StatusTypeDef ret               = HAL_OK;
 80038c6:	2200      	movs	r2, #0
    if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80038c8:	f1a3 0010 	sub.w	r0, r3, #16
 80038cc:	f64f 71ef 	movw	r1, #65519	; 0xffef
 80038d0:	4288      	cmp	r0, r1
 80038d2:	f63f af62 	bhi.w	800379a <UART_SetConfig+0x182>
      brrtemp = usartdiv & 0xFFF0U;
 80038d6:	f023 010f 	bic.w	r1, r3, #15
      huart->Instance->BRR = brrtemp;
 80038da:	6820      	ldr	r0, [r4, #0]
      brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80038dc:	f3c3 0342 	ubfx	r3, r3, #1, #3
      huart->Instance->BRR = brrtemp;
 80038e0:	430b      	orrs	r3, r1
 80038e2:	60c3      	str	r3, [r0, #12]
 80038e4:	e75a      	b.n	800379c <UART_SetConfig+0x184>
    switch (clocksource)
 80038e6:	2b08      	cmp	r3, #8
 80038e8:	f63f af57 	bhi.w	800379a <UART_SetConfig+0x182>
 80038ec:	a201      	add	r2, pc, #4	; (adr r2, 80038f4 <UART_SetConfig+0x2dc>)
 80038ee:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80038f2:	bf00      	nop
 80038f4:	0800381b 	.word	0x0800381b
 80038f8:	0800383f 	.word	0x0800383f
 80038fc:	08003845 	.word	0x08003845
 8003900:	0800379b 	.word	0x0800379b
 8003904:	08003857 	.word	0x08003857
 8003908:	0800379b 	.word	0x0800379b
 800390c:	0800379b 	.word	0x0800379b
 8003910:	0800379b 	.word	0x0800379b
 8003914:	0800385d 	.word	0x0800385d
 8003918:	efff69f3 	.word	0xefff69f3
 800391c:	40008000 	.word	0x40008000
 8003920:	40013800 	.word	0x40013800
 8003924:	08007218 	.word	0x08007218
 8003928:	40004400 	.word	0x40004400
 800392c:	0800721c 	.word	0x0800721c
 8003930:	40004800 	.word	0x40004800
 8003934:	40004c00 	.word	0x40004c00
 8003938:	40005000 	.word	0x40005000
 800393c:	00f42400 	.word	0x00f42400
 8003940:	000ffcff 	.word	0x000ffcff
 8003944:	f4240000 	.word	0xf4240000

08003948 <UART_AdvFeatureConfig>:
{
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8003948:	6a43      	ldr	r3, [r0, #36]	; 0x24
 800394a:	07da      	lsls	r2, r3, #31
{
 800394c:	b510      	push	{r4, lr}
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800394e:	d506      	bpl.n	800395e <UART_AdvFeatureConfig+0x16>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8003950:	6801      	ldr	r1, [r0, #0]
 8003952:	6a84      	ldr	r4, [r0, #40]	; 0x28
 8003954:	684a      	ldr	r2, [r1, #4]
 8003956:	f422 3200 	bic.w	r2, r2, #131072	; 0x20000
 800395a:	4322      	orrs	r2, r4
 800395c:	604a      	str	r2, [r1, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800395e:	079c      	lsls	r4, r3, #30
 8003960:	d506      	bpl.n	8003970 <UART_AdvFeatureConfig+0x28>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8003962:	6801      	ldr	r1, [r0, #0]
 8003964:	6ac4      	ldr	r4, [r0, #44]	; 0x2c
 8003966:	684a      	ldr	r2, [r1, #4]
 8003968:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 800396c:	4322      	orrs	r2, r4
 800396e:	604a      	str	r2, [r1, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8003970:	0759      	lsls	r1, r3, #29
 8003972:	d506      	bpl.n	8003982 <UART_AdvFeatureConfig+0x3a>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8003974:	6801      	ldr	r1, [r0, #0]
 8003976:	6b04      	ldr	r4, [r0, #48]	; 0x30
 8003978:	684a      	ldr	r2, [r1, #4]
 800397a:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 800397e:	4322      	orrs	r2, r4
 8003980:	604a      	str	r2, [r1, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8003982:	071a      	lsls	r2, r3, #28
 8003984:	d506      	bpl.n	8003994 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8003986:	6801      	ldr	r1, [r0, #0]
 8003988:	6b44      	ldr	r4, [r0, #52]	; 0x34
 800398a:	684a      	ldr	r2, [r1, #4]
 800398c:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8003990:	4322      	orrs	r2, r4
 8003992:	604a      	str	r2, [r1, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8003994:	06dc      	lsls	r4, r3, #27
 8003996:	d506      	bpl.n	80039a6 <UART_AdvFeatureConfig+0x5e>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8003998:	6801      	ldr	r1, [r0, #0]
 800399a:	6b84      	ldr	r4, [r0, #56]	; 0x38
 800399c:	688a      	ldr	r2, [r1, #8]
 800399e:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 80039a2:	4322      	orrs	r2, r4
 80039a4:	608a      	str	r2, [r1, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80039a6:	0699      	lsls	r1, r3, #26
 80039a8:	d506      	bpl.n	80039b8 <UART_AdvFeatureConfig+0x70>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80039aa:	6801      	ldr	r1, [r0, #0]
 80039ac:	6bc4      	ldr	r4, [r0, #60]	; 0x3c
 80039ae:	688a      	ldr	r2, [r1, #8]
 80039b0:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80039b4:	4322      	orrs	r2, r4
 80039b6:	608a      	str	r2, [r1, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80039b8:	065a      	lsls	r2, r3, #25
 80039ba:	d50f      	bpl.n	80039dc <UART_AdvFeatureConfig+0x94>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80039bc:	6801      	ldr	r1, [r0, #0]
 80039be:	6c04      	ldr	r4, [r0, #64]	; 0x40
 80039c0:	684a      	ldr	r2, [r1, #4]
 80039c2:	f422 1280 	bic.w	r2, r2, #1048576	; 0x100000
 80039c6:	4322      	orrs	r2, r4
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80039c8:	f5b4 1f80 	cmp.w	r4, #1048576	; 0x100000
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80039cc:	604a      	str	r2, [r1, #4]
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80039ce:	d105      	bne.n	80039dc <UART_AdvFeatureConfig+0x94>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80039d0:	684a      	ldr	r2, [r1, #4]
 80039d2:	6c44      	ldr	r4, [r0, #68]	; 0x44
 80039d4:	f422 02c0 	bic.w	r2, r2, #6291456	; 0x600000
 80039d8:	4322      	orrs	r2, r4
 80039da:	604a      	str	r2, [r1, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80039dc:	061b      	lsls	r3, r3, #24
 80039de:	d506      	bpl.n	80039ee <UART_AdvFeatureConfig+0xa6>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80039e0:	6802      	ldr	r2, [r0, #0]
 80039e2:	6c81      	ldr	r1, [r0, #72]	; 0x48
 80039e4:	6853      	ldr	r3, [r2, #4]
 80039e6:	f423 2300 	bic.w	r3, r3, #524288	; 0x80000
 80039ea:	430b      	orrs	r3, r1
 80039ec:	6053      	str	r3, [r2, #4]
 80039ee:	bd10      	pop	{r4, pc}

080039f0 <UART_WaitOnFlagUntilTimeout>:
  * @param Tickstart Tick start value
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 80039f0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80039f4:	9d06      	ldr	r5, [sp, #24]
 80039f6:	4604      	mov	r4, r0
 80039f8:	460f      	mov	r7, r1
 80039fa:	4616      	mov	r6, r2
 80039fc:	4698      	mov	r8, r3
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80039fe:	6821      	ldr	r1, [r4, #0]
 8003a00:	69ca      	ldr	r2, [r1, #28]
 8003a02:	ea37 0302 	bics.w	r3, r7, r2
 8003a06:	bf0c      	ite	eq
 8003a08:	2201      	moveq	r2, #1
 8003a0a:	2200      	movne	r2, #0
 8003a0c:	42b2      	cmp	r2, r6
 8003a0e:	d002      	beq.n	8003a16 <UART_WaitOnFlagUntilTimeout+0x26>

        return HAL_TIMEOUT;
      }
    }
  }
  return HAL_OK;
 8003a10:	2000      	movs	r0, #0
}
 8003a12:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    if (Timeout != HAL_MAX_DELAY)
 8003a16:	1c6b      	adds	r3, r5, #1
 8003a18:	d0f2      	beq.n	8003a00 <UART_WaitOnFlagUntilTimeout+0x10>
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8003a1a:	b99d      	cbnz	r5, 8003a44 <UART_WaitOnFlagUntilTimeout+0x54>
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8003a1c:	6823      	ldr	r3, [r4, #0]
 8003a1e:	681a      	ldr	r2, [r3, #0]
 8003a20:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8003a24:	601a      	str	r2, [r3, #0]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003a26:	689a      	ldr	r2, [r3, #8]
 8003a28:	f022 0201 	bic.w	r2, r2, #1
 8003a2c:	609a      	str	r2, [r3, #8]
        huart->gState = HAL_UART_STATE_READY;
 8003a2e:	2320      	movs	r3, #32
 8003a30:	f884 3071 	strb.w	r3, [r4, #113]	; 0x71
        huart->RxState = HAL_UART_STATE_READY;
 8003a34:	f884 3072 	strb.w	r3, [r4, #114]	; 0x72
        __HAL_UNLOCK(huart);
 8003a38:	2300      	movs	r3, #0
 8003a3a:	f884 3070 	strb.w	r3, [r4, #112]	; 0x70
 8003a3e:	2003      	movs	r0, #3
 8003a40:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8003a44:	f7fc fdda 	bl	80005fc <HAL_GetTick>
 8003a48:	eba0 0008 	sub.w	r0, r0, r8
 8003a4c:	4285      	cmp	r5, r0
 8003a4e:	d2d6      	bcs.n	80039fe <UART_WaitOnFlagUntilTimeout+0xe>
 8003a50:	e7e4      	b.n	8003a1c <UART_WaitOnFlagUntilTimeout+0x2c>

08003a52 <UART_CheckIdleState>:
{
 8003a52:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8003a54:	4604      	mov	r4, r0
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003a56:	2600      	movs	r6, #0
 8003a58:	6746      	str	r6, [r0, #116]	; 0x74
  tickstart = HAL_GetTick();
 8003a5a:	f7fc fdcf 	bl	80005fc <HAL_GetTick>
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8003a5e:	6823      	ldr	r3, [r4, #0]
 8003a60:	681b      	ldr	r3, [r3, #0]
 8003a62:	071a      	lsls	r2, r3, #28
  tickstart = HAL_GetTick();
 8003a64:	4605      	mov	r5, r0
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8003a66:	d417      	bmi.n	8003a98 <UART_CheckIdleState+0x46>
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8003a68:	6823      	ldr	r3, [r4, #0]
 8003a6a:	681b      	ldr	r3, [r3, #0]
 8003a6c:	075b      	lsls	r3, r3, #29
 8003a6e:	d50a      	bpl.n	8003a86 <UART_CheckIdleState+0x34>
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8003a70:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8003a74:	9300      	str	r3, [sp, #0]
 8003a76:	2200      	movs	r2, #0
 8003a78:	462b      	mov	r3, r5
 8003a7a:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8003a7e:	4620      	mov	r0, r4
 8003a80:	f7ff ffb6 	bl	80039f0 <UART_WaitOnFlagUntilTimeout>
 8003a84:	b9a0      	cbnz	r0, 8003ab0 <UART_CheckIdleState+0x5e>
  huart->gState = HAL_UART_STATE_READY;
 8003a86:	2320      	movs	r3, #32
  __HAL_UNLOCK(huart);
 8003a88:	2000      	movs	r0, #0
  huart->gState = HAL_UART_STATE_READY;
 8003a8a:	f884 3071 	strb.w	r3, [r4, #113]	; 0x71
  __HAL_UNLOCK(huart);
 8003a8e:	f884 0070 	strb.w	r0, [r4, #112]	; 0x70
  huart->RxState = HAL_UART_STATE_READY;
 8003a92:	f884 3072 	strb.w	r3, [r4, #114]	; 0x72
  return HAL_OK;
 8003a96:	e00c      	b.n	8003ab2 <UART_CheckIdleState+0x60>
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8003a98:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8003a9c:	9300      	str	r3, [sp, #0]
 8003a9e:	4632      	mov	r2, r6
 8003aa0:	4603      	mov	r3, r0
 8003aa2:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8003aa6:	4620      	mov	r0, r4
 8003aa8:	f7ff ffa2 	bl	80039f0 <UART_WaitOnFlagUntilTimeout>
 8003aac:	2800      	cmp	r0, #0
 8003aae:	d0db      	beq.n	8003a68 <UART_CheckIdleState+0x16>
      return HAL_TIMEOUT;
 8003ab0:	2003      	movs	r0, #3
}
 8003ab2:	b002      	add	sp, #8
 8003ab4:	bd70      	pop	{r4, r5, r6, pc}

08003ab6 <HAL_UART_Init>:
{
 8003ab6:	b510      	push	{r4, lr}
  if (huart == NULL)
 8003ab8:	4604      	mov	r4, r0
 8003aba:	b360      	cbz	r0, 8003b16 <HAL_UART_Init+0x60>
  if (huart->gState == HAL_UART_STATE_RESET)
 8003abc:	f890 3071 	ldrb.w	r3, [r0, #113]	; 0x71
 8003ac0:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8003ac4:	b91b      	cbnz	r3, 8003ace <HAL_UART_Init+0x18>
    huart->Lock = HAL_UNLOCKED;
 8003ac6:	f880 2070 	strb.w	r2, [r0, #112]	; 0x70
    HAL_UART_MspInit(huart);
 8003aca:	f002 fe19 	bl	8006700 <HAL_UART_MspInit>
  __HAL_UART_DISABLE(huart);
 8003ace:	6822      	ldr	r2, [r4, #0]
  huart->gState = HAL_UART_STATE_BUSY;
 8003ad0:	2324      	movs	r3, #36	; 0x24
 8003ad2:	f884 3071 	strb.w	r3, [r4, #113]	; 0x71
  __HAL_UART_DISABLE(huart);
 8003ad6:	6813      	ldr	r3, [r2, #0]
 8003ad8:	f023 0301 	bic.w	r3, r3, #1
 8003adc:	6013      	str	r3, [r2, #0]
  if (UART_SetConfig(huart) == HAL_ERROR)
 8003ade:	4620      	mov	r0, r4
 8003ae0:	f7ff fd9a 	bl	8003618 <UART_SetConfig>
 8003ae4:	2801      	cmp	r0, #1
 8003ae6:	d016      	beq.n	8003b16 <HAL_UART_Init+0x60>
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8003ae8:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8003aea:	b113      	cbz	r3, 8003af2 <HAL_UART_Init+0x3c>
    UART_AdvFeatureConfig(huart);
 8003aec:	4620      	mov	r0, r4
 8003aee:	f7ff ff2b 	bl	8003948 <UART_AdvFeatureConfig>
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003af2:	6823      	ldr	r3, [r4, #0]
 8003af4:	685a      	ldr	r2, [r3, #4]
 8003af6:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8003afa:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8003afc:	689a      	ldr	r2, [r3, #8]
 8003afe:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8003b02:	609a      	str	r2, [r3, #8]
  __HAL_UART_ENABLE(huart);
 8003b04:	681a      	ldr	r2, [r3, #0]
 8003b06:	f042 0201 	orr.w	r2, r2, #1
  return (UART_CheckIdleState(huart));
 8003b0a:	4620      	mov	r0, r4
  __HAL_UART_ENABLE(huart);
 8003b0c:	601a      	str	r2, [r3, #0]
}
 8003b0e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  return (UART_CheckIdleState(huart));
 8003b12:	f7ff bf9e 	b.w	8003a52 <UART_CheckIdleState>
}
 8003b16:	2001      	movs	r0, #1
 8003b18:	bd10      	pop	{r4, pc}
	...

08003b1c <SDMMC_GetCmdResp2>:
  */
static uint32_t SDMMC_GetCmdResp2(SDMMC_TypeDef *SDMMCx)
{
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDMMC_CMDTIMEOUT is expressed in ms */
  register uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 8003b1c:	4b11      	ldr	r3, [pc, #68]	; (8003b64 <SDMMC_GetCmdResp2+0x48>)
 8003b1e:	f44f 52fa 	mov.w	r2, #8000	; 0x1f40
 8003b22:	681b      	ldr	r3, [r3, #0]
 8003b24:	fbb3 f2f2 	udiv	r2, r3, r2
 8003b28:	f241 3388 	movw	r3, #5000	; 0x1388
 8003b2c:	4353      	muls	r3, r2
  
  do
  {
    if (count-- == 0U)
 8003b2e:	f113 33ff 	adds.w	r3, r3, #4294967295
 8003b32:	d313      	bcc.n	8003b5c <SDMMC_GetCmdResp2+0x40>
    {
      return SDMMC_ERROR_TIMEOUT;
    }
    
  }while(!__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT));
 8003b34:	6b42      	ldr	r2, [r0, #52]	; 0x34
 8003b36:	f012 0f45 	tst.w	r2, #69	; 0x45
 8003b3a:	d0f8      	beq.n	8003b2e <SDMMC_GetCmdResp2+0x12>
    
  if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
 8003b3c:	6b43      	ldr	r3, [r0, #52]	; 0x34
 8003b3e:	075b      	lsls	r3, r3, #29
 8003b40:	d503      	bpl.n	8003b4a <SDMMC_GetCmdResp2+0x2e>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 8003b42:	2304      	movs	r3, #4
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
  }
  else if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL))
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL);
 8003b44:	6383      	str	r3, [r0, #56]	; 0x38
    /* Clear all the static flags */
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
  }

  return SDMMC_ERROR_NONE;
}
 8003b46:	4618      	mov	r0, r3
 8003b48:	4770      	bx	lr
  else if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL))
 8003b4a:	6b43      	ldr	r3, [r0, #52]	; 0x34
 8003b4c:	f013 0301 	ands.w	r3, r3, #1
 8003b50:	d001      	beq.n	8003b56 <SDMMC_GetCmdResp2+0x3a>
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL);
 8003b52:	2301      	movs	r3, #1
 8003b54:	e7f6      	b.n	8003b44 <SDMMC_GetCmdResp2+0x28>
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
 8003b56:	22c5      	movs	r2, #197	; 0xc5
 8003b58:	6382      	str	r2, [r0, #56]	; 0x38
 8003b5a:	e7f4      	b.n	8003b46 <SDMMC_GetCmdResp2+0x2a>
      return SDMMC_ERROR_TIMEOUT;
 8003b5c:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 8003b60:	e7f1      	b.n	8003b46 <SDMMC_GetCmdResp2+0x2a>
 8003b62:	bf00      	nop
 8003b64:	20000028 	.word	0x20000028

08003b68 <SDMMC_GetCmdResp3>:
  */
static uint32_t SDMMC_GetCmdResp3(SDMMC_TypeDef *SDMMCx)
{
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDMMC_CMDTIMEOUT is expressed in ms */
  register uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 8003b68:	4b0e      	ldr	r3, [pc, #56]	; (8003ba4 <SDMMC_GetCmdResp3+0x3c>)
 8003b6a:	f44f 52fa 	mov.w	r2, #8000	; 0x1f40
 8003b6e:	681b      	ldr	r3, [r3, #0]
 8003b70:	fbb3 f2f2 	udiv	r2, r3, r2
 8003b74:	f241 3388 	movw	r3, #5000	; 0x1388
 8003b78:	4353      	muls	r3, r2
  
  do
  {
    if (count-- == 0U)
 8003b7a:	f113 33ff 	adds.w	r3, r3, #4294967295
 8003b7e:	d30d      	bcc.n	8003b9c <SDMMC_GetCmdResp3+0x34>
    {
      return SDMMC_ERROR_TIMEOUT;
    }
    
  }while(!__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT));
 8003b80:	6b42      	ldr	r2, [r0, #52]	; 0x34
 8003b82:	f012 0f45 	tst.w	r2, #69	; 0x45
 8003b86:	d0f8      	beq.n	8003b7a <SDMMC_GetCmdResp3+0x12>
  
  if(__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
 8003b88:	6b43      	ldr	r3, [r0, #52]	; 0x34
 8003b8a:	f013 0304 	ands.w	r3, r3, #4
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 8003b8e:	bf15      	itete	ne
 8003b90:	2304      	movne	r3, #4
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
  }
  else
  {  
    /* Clear all the static flags */
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
 8003b92:	22c5      	moveq	r2, #197	; 0xc5
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 8003b94:	6383      	strne	r3, [r0, #56]	; 0x38
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
 8003b96:	6382      	streq	r2, [r0, #56]	; 0x38
  }
  
  return SDMMC_ERROR_NONE;
 8003b98:	4618      	mov	r0, r3
 8003b9a:	4770      	bx	lr
      return SDMMC_ERROR_TIMEOUT;
 8003b9c:	f04f 4000 	mov.w	r0, #2147483648	; 0x80000000
}
 8003ba0:	4770      	bx	lr
 8003ba2:	bf00      	nop
 8003ba4:	20000028 	.word	0x20000028

08003ba8 <SDMMC_GetCmdResp1>:
  register uint32_t count = Timeout * (SystemCoreClock / 8U /1000U);
 8003ba8:	4b43      	ldr	r3, [pc, #268]	; (8003cb8 <SDMMC_GetCmdResp1+0x110>)
{
 8003baa:	b510      	push	{r4, lr}
  register uint32_t count = Timeout * (SystemCoreClock / 8U /1000U);
 8003bac:	681b      	ldr	r3, [r3, #0]
 8003bae:	f44f 54fa 	mov.w	r4, #8000	; 0x1f40
 8003bb2:	fbb3 f3f4 	udiv	r3, r3, r4
 8003bb6:	435a      	muls	r2, r3
    if (count-- == 0U)
 8003bb8:	2a00      	cmp	r2, #0
 8003bba:	d048      	beq.n	8003c4e <SDMMC_GetCmdResp1+0xa6>
  }while(!__SDMMC_GET_FLAG(SDMMCx, flags));
 8003bbc:	6b43      	ldr	r3, [r0, #52]	; 0x34
 8003bbe:	f013 0f45 	tst.w	r3, #69	; 0x45
 8003bc2:	f102 32ff 	add.w	r2, r2, #4294967295
 8003bc6:	d0f7      	beq.n	8003bb8 <SDMMC_GetCmdResp1+0x10>
  if(__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
 8003bc8:	6b43      	ldr	r3, [r0, #52]	; 0x34
 8003bca:	075b      	lsls	r3, r3, #29
 8003bcc:	d503      	bpl.n	8003bd6 <SDMMC_GetCmdResp1+0x2e>
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 8003bce:	2304      	movs	r3, #4
 8003bd0:	6383      	str	r3, [r0, #56]	; 0x38
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 8003bd2:	4618      	mov	r0, r3
 8003bd4:	bd10      	pop	{r4, pc}
  else if(__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL))
 8003bd6:	6b43      	ldr	r3, [r0, #52]	; 0x34
 8003bd8:	07dc      	lsls	r4, r3, #31
 8003bda:	d503      	bpl.n	8003be4 <SDMMC_GetCmdResp1+0x3c>
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL);
 8003bdc:	2301      	movs	r3, #1
 8003bde:	6383      	str	r3, [r0, #56]	; 0x38
    return SDMMC_ERROR_CMD_CRC_FAIL;
 8003be0:	2001      	movs	r0, #1
 8003be2:	bd10      	pop	{r4, pc}
  return (uint8_t)(SDMMCx->RESPCMD);
 8003be4:	6903      	ldr	r3, [r0, #16]
  if(SDMMC_GetCommandResponse(SDMMCx) != SD_CMD)
 8003be6:	b2db      	uxtb	r3, r3
 8003be8:	4299      	cmp	r1, r3
 8003bea:	d1f9      	bne.n	8003be0 <SDMMC_GetCmdResp1+0x38>
  __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
 8003bec:	23c5      	movs	r3, #197	; 0xc5
 8003bee:	6383      	str	r3, [r0, #56]	; 0x38
  return (*(__IO uint32_t *) tmp);
 8003bf0:	6943      	ldr	r3, [r0, #20]
  if((response_r1 & SDMMC_OCR_ERRORBITS) == SDMMC_ALLZERO)
 8003bf2:	4832      	ldr	r0, [pc, #200]	; (8003cbc <SDMMC_GetCmdResp1+0x114>)
 8003bf4:	4018      	ands	r0, r3
 8003bf6:	2800      	cmp	r0, #0
 8003bf8:	d05c      	beq.n	8003cb4 <SDMMC_GetCmdResp1+0x10c>
  else if((response_r1 & SDMMC_OCR_ADDR_OUT_OF_RANGE) == SDMMC_OCR_ADDR_OUT_OF_RANGE)
 8003bfa:	2b00      	cmp	r3, #0
 8003bfc:	db2a      	blt.n	8003c54 <SDMMC_GetCmdResp1+0xac>
  else if((response_r1 & SDMMC_OCR_ADDR_MISALIGNED) == SDMMC_OCR_ADDR_MISALIGNED)
 8003bfe:	005a      	lsls	r2, r3, #1
 8003c00:	d42b      	bmi.n	8003c5a <SDMMC_GetCmdResp1+0xb2>
  else if((response_r1 & SDMMC_OCR_BLOCK_LEN_ERR) == SDMMC_OCR_BLOCK_LEN_ERR)
 8003c02:	009c      	lsls	r4, r3, #2
 8003c04:	d42b      	bmi.n	8003c5e <SDMMC_GetCmdResp1+0xb6>
  else if((response_r1 & SDMMC_OCR_ERASE_SEQ_ERR) == SDMMC_OCR_ERASE_SEQ_ERR)
 8003c06:	00d9      	lsls	r1, r3, #3
 8003c08:	d42b      	bmi.n	8003c62 <SDMMC_GetCmdResp1+0xba>
  else if((response_r1 & SDMMC_OCR_BAD_ERASE_PARAM) == SDMMC_OCR_BAD_ERASE_PARAM)
 8003c0a:	011a      	lsls	r2, r3, #4
 8003c0c:	d42c      	bmi.n	8003c68 <SDMMC_GetCmdResp1+0xc0>
  else if((response_r1 & SDMMC_OCR_WRITE_PROT_VIOLATION) == SDMMC_OCR_WRITE_PROT_VIOLATION)
 8003c0e:	015c      	lsls	r4, r3, #5
 8003c10:	d42d      	bmi.n	8003c6e <SDMMC_GetCmdResp1+0xc6>
  else if((response_r1 & SDMMC_OCR_LOCK_UNLOCK_FAILED) == SDMMC_OCR_LOCK_UNLOCK_FAILED)
 8003c12:	01d9      	lsls	r1, r3, #7
 8003c14:	d42e      	bmi.n	8003c74 <SDMMC_GetCmdResp1+0xcc>
  else if((response_r1 & SDMMC_OCR_COM_CRC_FAILED) == SDMMC_OCR_COM_CRC_FAILED)
 8003c16:	021a      	lsls	r2, r3, #8
 8003c18:	d42f      	bmi.n	8003c7a <SDMMC_GetCmdResp1+0xd2>
  else if((response_r1 & SDMMC_OCR_ILLEGAL_CMD) == SDMMC_OCR_ILLEGAL_CMD)
 8003c1a:	025c      	lsls	r4, r3, #9
 8003c1c:	d430      	bmi.n	8003c80 <SDMMC_GetCmdResp1+0xd8>
  else if((response_r1 & SDMMC_OCR_CARD_ECC_FAILED) == SDMMC_OCR_CARD_ECC_FAILED)
 8003c1e:	0299      	lsls	r1, r3, #10
 8003c20:	d431      	bmi.n	8003c86 <SDMMC_GetCmdResp1+0xde>
  else if((response_r1 & SDMMC_OCR_CC_ERROR) == SDMMC_OCR_CC_ERROR)
 8003c22:	02da      	lsls	r2, r3, #11
 8003c24:	d432      	bmi.n	8003c8c <SDMMC_GetCmdResp1+0xe4>
  else if((response_r1 & SDMMC_OCR_STREAM_READ_UNDERRUN) == SDMMC_OCR_STREAM_READ_UNDERRUN)
 8003c26:	035c      	lsls	r4, r3, #13
 8003c28:	d433      	bmi.n	8003c92 <SDMMC_GetCmdResp1+0xea>
  else if((response_r1 & SDMMC_OCR_STREAM_WRITE_OVERRUN) == SDMMC_OCR_STREAM_WRITE_OVERRUN)
 8003c2a:	0399      	lsls	r1, r3, #14
 8003c2c:	d434      	bmi.n	8003c98 <SDMMC_GetCmdResp1+0xf0>
  else if((response_r1 & SDMMC_OCR_CID_CSD_OVERWRITE) == SDMMC_OCR_CID_CSD_OVERWRITE)
 8003c2e:	03da      	lsls	r2, r3, #15
 8003c30:	d435      	bmi.n	8003c9e <SDMMC_GetCmdResp1+0xf6>
  else if((response_r1 & SDMMC_OCR_WP_ERASE_SKIP) == SDMMC_OCR_WP_ERASE_SKIP)
 8003c32:	041c      	lsls	r4, r3, #16
 8003c34:	d436      	bmi.n	8003ca4 <SDMMC_GetCmdResp1+0xfc>
  else if((response_r1 & SDMMC_OCR_CARD_ECC_DISABLED) == SDMMC_OCR_CARD_ECC_DISABLED)
 8003c36:	0459      	lsls	r1, r3, #17
 8003c38:	d437      	bmi.n	8003caa <SDMMC_GetCmdResp1+0x102>
  else if((response_r1 & SDMMC_OCR_ERASE_RESET) == SDMMC_OCR_ERASE_RESET)
 8003c3a:	049a      	lsls	r2, r3, #18
 8003c3c:	d438      	bmi.n	8003cb0 <SDMMC_GetCmdResp1+0x108>
    return SDMMC_ERROR_GENERAL_UNKNOWN_ERR;
 8003c3e:	f013 0f08 	tst.w	r3, #8
 8003c42:	bf14      	ite	ne
 8003c44:	f44f 0000 	movne.w	r0, #8388608	; 0x800000
 8003c48:	f44f 3080 	moveq.w	r0, #65536	; 0x10000
 8003c4c:	bd10      	pop	{r4, pc}
      return SDMMC_ERROR_TIMEOUT;
 8003c4e:	f04f 4000 	mov.w	r0, #2147483648	; 0x80000000
 8003c52:	bd10      	pop	{r4, pc}
    return SDMMC_ERROR_ADDR_OUT_OF_RANGE;
 8003c54:	f04f 7000 	mov.w	r0, #33554432	; 0x2000000
 8003c58:	bd10      	pop	{r4, pc}
    return SDMMC_ERROR_ADDR_MISALIGNED;
 8003c5a:	2040      	movs	r0, #64	; 0x40
 8003c5c:	bd10      	pop	{r4, pc}
    return SDMMC_ERROR_BLOCK_LEN_ERR;
 8003c5e:	2080      	movs	r0, #128	; 0x80
 8003c60:	bd10      	pop	{r4, pc}
    return SDMMC_ERROR_ERASE_SEQ_ERR;
 8003c62:	f44f 7080 	mov.w	r0, #256	; 0x100
 8003c66:	bd10      	pop	{r4, pc}
    return SDMMC_ERROR_BAD_ERASE_PARAM;
 8003c68:	f44f 7000 	mov.w	r0, #512	; 0x200
 8003c6c:	bd10      	pop	{r4, pc}
    return SDMMC_ERROR_WRITE_PROT_VIOLATION;
 8003c6e:	f44f 6080 	mov.w	r0, #1024	; 0x400
 8003c72:	bd10      	pop	{r4, pc}
    return SDMMC_ERROR_LOCK_UNLOCK_FAILED;
 8003c74:	f44f 6000 	mov.w	r0, #2048	; 0x800
 8003c78:	bd10      	pop	{r4, pc}
    return SDMMC_ERROR_COM_CRC_FAILED;
 8003c7a:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 8003c7e:	bd10      	pop	{r4, pc}
    return SDMMC_ERROR_ILLEGAL_CMD;
 8003c80:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 8003c84:	bd10      	pop	{r4, pc}
    return SDMMC_ERROR_CARD_ECC_FAILED;
 8003c86:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 8003c8a:	bd10      	pop	{r4, pc}
    return SDMMC_ERROR_CC_ERR;
 8003c8c:	f44f 4000 	mov.w	r0, #32768	; 0x8000
 8003c90:	bd10      	pop	{r4, pc}
    return SDMMC_ERROR_STREAM_READ_UNDERRUN;
 8003c92:	f44f 3000 	mov.w	r0, #131072	; 0x20000
 8003c96:	bd10      	pop	{r4, pc}
    return SDMMC_ERROR_STREAM_WRITE_OVERRUN;
 8003c98:	f44f 2080 	mov.w	r0, #262144	; 0x40000
 8003c9c:	bd10      	pop	{r4, pc}
    return SDMMC_ERROR_CID_CSD_OVERWRITE;
 8003c9e:	f44f 2000 	mov.w	r0, #524288	; 0x80000
 8003ca2:	bd10      	pop	{r4, pc}
    return SDMMC_ERROR_WP_ERASE_SKIP;
 8003ca4:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 8003ca8:	bd10      	pop	{r4, pc}
    return SDMMC_ERROR_CARD_ECC_DISABLED;
 8003caa:	f44f 1000 	mov.w	r0, #2097152	; 0x200000
 8003cae:	bd10      	pop	{r4, pc}
    return SDMMC_ERROR_ERASE_RESET;
 8003cb0:	f44f 0080 	mov.w	r0, #4194304	; 0x400000
}
 8003cb4:	bd10      	pop	{r4, pc}
 8003cb6:	bf00      	nop
 8003cb8:	20000028 	.word	0x20000028
 8003cbc:	fdffe008 	.word	0xfdffe008

08003cc0 <SDMMC_Init>:
{
 8003cc0:	b084      	sub	sp, #16
 8003cc2:	b510      	push	{r4, lr}
 8003cc4:	ac03      	add	r4, sp, #12
 8003cc6:	e884 000e 	stmia.w	r4, {r1, r2, r3}
  MODIFY_REG(SDMMCx->CLKCR, CLKCR_CLEAR_MASK, Init.ClockEdge           |\
 8003cca:	9904      	ldr	r1, [sp, #16]
 8003ccc:	9b03      	ldr	r3, [sp, #12]
 8003cce:	6842      	ldr	r2, [r0, #4]
 8003cd0:	430b      	orrs	r3, r1
 8003cd2:	9905      	ldr	r1, [sp, #20]
 8003cd4:	430b      	orrs	r3, r1
 8003cd6:	9906      	ldr	r1, [sp, #24]
 8003cd8:	430b      	orrs	r3, r1
 8003cda:	9907      	ldr	r1, [sp, #28]
 8003cdc:	430b      	orrs	r3, r1
 8003cde:	9908      	ldr	r1, [sp, #32]
}
 8003ce0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  MODIFY_REG(SDMMCx->CLKCR, CLKCR_CLEAR_MASK, Init.ClockEdge           |\
 8003ce4:	f422 42fd 	bic.w	r2, r2, #32384	; 0x7e80
 8003ce8:	430b      	orrs	r3, r1
 8003cea:	f022 027f 	bic.w	r2, r2, #127	; 0x7f
 8003cee:	4313      	orrs	r3, r2
 8003cf0:	6043      	str	r3, [r0, #4]
}
 8003cf2:	b004      	add	sp, #16
 8003cf4:	2000      	movs	r0, #0
 8003cf6:	4770      	bx	lr

08003cf8 <SDMMC_ReadFIFO>:
 8003cf8:	f8d0 0080 	ldr.w	r0, [r0, #128]	; 0x80
 8003cfc:	4770      	bx	lr

08003cfe <SDMMC_WriteFIFO>:
  SDMMCx->FIFO = *pWriteData;
 8003cfe:	680b      	ldr	r3, [r1, #0]
 8003d00:	f8c0 3080 	str.w	r3, [r0, #128]	; 0x80
}
 8003d04:	2000      	movs	r0, #0
 8003d06:	4770      	bx	lr

08003d08 <SDMMC_PowerState_ON>:
  SDMMCx->POWER = SDMMC_POWER_PWRCTRL;
 8003d08:	2303      	movs	r3, #3
 8003d0a:	6003      	str	r3, [r0, #0]
}
 8003d0c:	2000      	movs	r0, #0
 8003d0e:	4770      	bx	lr

08003d10 <SDMMC_GetPowerState>:
  return (SDMMCx->POWER & SDMMC_POWER_PWRCTRL);
 8003d10:	6800      	ldr	r0, [r0, #0]
}
 8003d12:	f000 0003 	and.w	r0, r0, #3
 8003d16:	4770      	bx	lr

08003d18 <SDMMC_SendCommand>:
  SDMMCx->ARG = Command->Argument;
 8003d18:	680b      	ldr	r3, [r1, #0]
 8003d1a:	6083      	str	r3, [r0, #8]
  MODIFY_REG(SDMMCx->CMD, CMD_CLEAR_MASK, Command->CmdIndex         |\
 8003d1c:	68c3      	ldr	r3, [r0, #12]
 8003d1e:	684a      	ldr	r2, [r1, #4]
 8003d20:	f423 637f 	bic.w	r3, r3, #4080	; 0xff0
 8003d24:	f023 030f 	bic.w	r3, r3, #15
 8003d28:	4313      	orrs	r3, r2
 8003d2a:	688a      	ldr	r2, [r1, #8]
 8003d2c:	4313      	orrs	r3, r2
 8003d2e:	68ca      	ldr	r2, [r1, #12]
 8003d30:	4313      	orrs	r3, r2
 8003d32:	690a      	ldr	r2, [r1, #16]
 8003d34:	4313      	orrs	r3, r2
 8003d36:	60c3      	str	r3, [r0, #12]
}
 8003d38:	2000      	movs	r0, #0
 8003d3a:	4770      	bx	lr

08003d3c <SDMMC_GetResponse>:
  tmp = (uint32_t)(&(SDMMCx->RESP1)) + Response;
 8003d3c:	3014      	adds	r0, #20
  return (*(__IO uint32_t *) tmp);
 8003d3e:	5840      	ldr	r0, [r0, r1]
}  
 8003d40:	4770      	bx	lr

08003d42 <SDMMC_ConfigData>:
  SDMMCx->DTIMER = Data->DataTimeOut;
 8003d42:	680b      	ldr	r3, [r1, #0]
 8003d44:	6243      	str	r3, [r0, #36]	; 0x24
  SDMMCx->DLEN = Data->DataLength;
 8003d46:	684b      	ldr	r3, [r1, #4]
 8003d48:	6283      	str	r3, [r0, #40]	; 0x28
  MODIFY_REG(SDMMCx->DCTRL, DCTRL_CLEAR_MASK, Data->DataBlockSize |\
 8003d4a:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
 8003d4c:	688a      	ldr	r2, [r1, #8]
 8003d4e:	f023 03f7 	bic.w	r3, r3, #247	; 0xf7
 8003d52:	4313      	orrs	r3, r2
 8003d54:	68ca      	ldr	r2, [r1, #12]
 8003d56:	4313      	orrs	r3, r2
 8003d58:	690a      	ldr	r2, [r1, #16]
 8003d5a:	4313      	orrs	r3, r2
 8003d5c:	694a      	ldr	r2, [r1, #20]
 8003d5e:	4313      	orrs	r3, r2
 8003d60:	62c3      	str	r3, [r0, #44]	; 0x2c
}
 8003d62:	2000      	movs	r0, #0
 8003d64:	4770      	bx	lr

08003d66 <SDMMC_CmdBlockLength>:
{
 8003d66:	b530      	push	{r4, r5, lr}
 8003d68:	b087      	sub	sp, #28
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8003d6a:	2340      	movs	r3, #64	; 0x40
 8003d6c:	9303      	str	r3, [sp, #12]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8003d6e:	2300      	movs	r3, #0
{
 8003d70:	4605      	mov	r5, r0
  sdmmc_cmdinit.Argument         = (uint32_t)BlockSize;
 8003d72:	9101      	str	r1, [sp, #4]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SET_BLOCKLEN;
 8003d74:	2410      	movs	r4, #16
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8003d76:	9304      	str	r3, [sp, #16]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8003d78:	a901      	add	r1, sp, #4
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8003d7a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8003d7e:	9305      	str	r3, [sp, #20]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SET_BLOCKLEN;
 8003d80:	9402      	str	r4, [sp, #8]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8003d82:	f7ff ffc9 	bl	8003d18 <SDMMC_SendCommand>
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_SET_BLOCKLEN, SDMMC_CMDTIMEOUT);
 8003d86:	f241 3288 	movw	r2, #5000	; 0x1388
 8003d8a:	4621      	mov	r1, r4
 8003d8c:	4628      	mov	r0, r5
 8003d8e:	f7ff ff0b 	bl	8003ba8 <SDMMC_GetCmdResp1>
}
 8003d92:	b007      	add	sp, #28
 8003d94:	bd30      	pop	{r4, r5, pc}

08003d96 <SDMMC_CmdReadSingleBlock>:
{
 8003d96:	b530      	push	{r4, r5, lr}
 8003d98:	b087      	sub	sp, #28
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8003d9a:	2340      	movs	r3, #64	; 0x40
 8003d9c:	9303      	str	r3, [sp, #12]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8003d9e:	2300      	movs	r3, #0
{
 8003da0:	4605      	mov	r5, r0
  sdmmc_cmdinit.Argument         = (uint32_t)ReadAdd;
 8003da2:	9101      	str	r1, [sp, #4]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_READ_SINGLE_BLOCK;
 8003da4:	2411      	movs	r4, #17
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8003da6:	9304      	str	r3, [sp, #16]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8003da8:	a901      	add	r1, sp, #4
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8003daa:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8003dae:	9305      	str	r3, [sp, #20]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_READ_SINGLE_BLOCK;
 8003db0:	9402      	str	r4, [sp, #8]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8003db2:	f7ff ffb1 	bl	8003d18 <SDMMC_SendCommand>
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_READ_SINGLE_BLOCK, SDMMC_CMDTIMEOUT);
 8003db6:	f241 3288 	movw	r2, #5000	; 0x1388
 8003dba:	4621      	mov	r1, r4
 8003dbc:	4628      	mov	r0, r5
 8003dbe:	f7ff fef3 	bl	8003ba8 <SDMMC_GetCmdResp1>
}
 8003dc2:	b007      	add	sp, #28
 8003dc4:	bd30      	pop	{r4, r5, pc}

08003dc6 <SDMMC_CmdReadMultiBlock>:
{
 8003dc6:	b530      	push	{r4, r5, lr}
 8003dc8:	b087      	sub	sp, #28
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8003dca:	2340      	movs	r3, #64	; 0x40
 8003dcc:	9303      	str	r3, [sp, #12]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8003dce:	2300      	movs	r3, #0
{
 8003dd0:	4605      	mov	r5, r0
  sdmmc_cmdinit.Argument         = (uint32_t)ReadAdd;
 8003dd2:	9101      	str	r1, [sp, #4]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_READ_MULT_BLOCK;
 8003dd4:	2412      	movs	r4, #18
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8003dd6:	9304      	str	r3, [sp, #16]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8003dd8:	a901      	add	r1, sp, #4
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8003dda:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8003dde:	9305      	str	r3, [sp, #20]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_READ_MULT_BLOCK;
 8003de0:	9402      	str	r4, [sp, #8]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8003de2:	f7ff ff99 	bl	8003d18 <SDMMC_SendCommand>
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_READ_MULT_BLOCK, SDMMC_CMDTIMEOUT);
 8003de6:	f241 3288 	movw	r2, #5000	; 0x1388
 8003dea:	4621      	mov	r1, r4
 8003dec:	4628      	mov	r0, r5
 8003dee:	f7ff fedb 	bl	8003ba8 <SDMMC_GetCmdResp1>
}
 8003df2:	b007      	add	sp, #28
 8003df4:	bd30      	pop	{r4, r5, pc}

08003df6 <SDMMC_CmdWriteSingleBlock>:
{
 8003df6:	b530      	push	{r4, r5, lr}
 8003df8:	b087      	sub	sp, #28
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8003dfa:	2340      	movs	r3, #64	; 0x40
 8003dfc:	9303      	str	r3, [sp, #12]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8003dfe:	2300      	movs	r3, #0
{
 8003e00:	4605      	mov	r5, r0
  sdmmc_cmdinit.Argument         = (uint32_t)WriteAdd;
 8003e02:	9101      	str	r1, [sp, #4]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_WRITE_SINGLE_BLOCK;
 8003e04:	2418      	movs	r4, #24
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8003e06:	9304      	str	r3, [sp, #16]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8003e08:	a901      	add	r1, sp, #4
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8003e0a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8003e0e:	9305      	str	r3, [sp, #20]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_WRITE_SINGLE_BLOCK;
 8003e10:	9402      	str	r4, [sp, #8]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8003e12:	f7ff ff81 	bl	8003d18 <SDMMC_SendCommand>
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_WRITE_SINGLE_BLOCK, SDMMC_CMDTIMEOUT);
 8003e16:	f241 3288 	movw	r2, #5000	; 0x1388
 8003e1a:	4621      	mov	r1, r4
 8003e1c:	4628      	mov	r0, r5
 8003e1e:	f7ff fec3 	bl	8003ba8 <SDMMC_GetCmdResp1>
}
 8003e22:	b007      	add	sp, #28
 8003e24:	bd30      	pop	{r4, r5, pc}

08003e26 <SDMMC_CmdWriteMultiBlock>:
{
 8003e26:	b530      	push	{r4, r5, lr}
 8003e28:	b087      	sub	sp, #28
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8003e2a:	2340      	movs	r3, #64	; 0x40
 8003e2c:	9303      	str	r3, [sp, #12]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8003e2e:	2300      	movs	r3, #0
{
 8003e30:	4605      	mov	r5, r0
  sdmmc_cmdinit.Argument         = (uint32_t)WriteAdd;
 8003e32:	9101      	str	r1, [sp, #4]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_WRITE_MULT_BLOCK;
 8003e34:	2419      	movs	r4, #25
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8003e36:	9304      	str	r3, [sp, #16]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8003e38:	a901      	add	r1, sp, #4
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8003e3a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8003e3e:	9305      	str	r3, [sp, #20]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_WRITE_MULT_BLOCK;
 8003e40:	9402      	str	r4, [sp, #8]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8003e42:	f7ff ff69 	bl	8003d18 <SDMMC_SendCommand>
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_WRITE_MULT_BLOCK, SDMMC_CMDTIMEOUT);
 8003e46:	f241 3288 	movw	r2, #5000	; 0x1388
 8003e4a:	4621      	mov	r1, r4
 8003e4c:	4628      	mov	r0, r5
 8003e4e:	f7ff feab 	bl	8003ba8 <SDMMC_GetCmdResp1>
}
 8003e52:	b007      	add	sp, #28
 8003e54:	bd30      	pop	{r4, r5, pc}
	...

08003e58 <SDMMC_CmdStopTransfer>:
{
 8003e58:	b530      	push	{r4, r5, lr}
 8003e5a:	b087      	sub	sp, #28
  sdmmc_cmdinit.Argument         = 0;
 8003e5c:	2300      	movs	r3, #0
{
 8003e5e:	4605      	mov	r5, r0
  sdmmc_cmdinit.Argument         = 0;
 8003e60:	9301      	str	r3, [sp, #4]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_STOP_TRANSMISSION;
 8003e62:	240c      	movs	r4, #12
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8003e64:	2240      	movs	r2, #64	; 0x40
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8003e66:	9304      	str	r3, [sp, #16]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8003e68:	a901      	add	r1, sp, #4
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8003e6a:	f44f 6380 	mov.w	r3, #1024	; 0x400
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8003e6e:	9203      	str	r2, [sp, #12]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8003e70:	9305      	str	r3, [sp, #20]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_STOP_TRANSMISSION;
 8003e72:	9402      	str	r4, [sp, #8]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8003e74:	f7ff ff50 	bl	8003d18 <SDMMC_SendCommand>
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_STOP_TRANSMISSION, SDMMC_STOPTRANSFERTIMEOUT);
 8003e78:	4a03      	ldr	r2, [pc, #12]	; (8003e88 <SDMMC_CmdStopTransfer+0x30>)
 8003e7a:	4621      	mov	r1, r4
 8003e7c:	4628      	mov	r0, r5
 8003e7e:	f7ff fe93 	bl	8003ba8 <SDMMC_GetCmdResp1>
}
 8003e82:	b007      	add	sp, #28
 8003e84:	bd30      	pop	{r4, r5, pc}
 8003e86:	bf00      	nop
 8003e88:	05f5e100 	.word	0x05f5e100

08003e8c <SDMMC_CmdSelDesel>:
{
 8003e8c:	b530      	push	{r4, r5, lr}
 8003e8e:	b087      	sub	sp, #28
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8003e90:	2340      	movs	r3, #64	; 0x40
 8003e92:	9303      	str	r3, [sp, #12]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8003e94:	2300      	movs	r3, #0
{
 8003e96:	4605      	mov	r5, r0
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEL_DESEL_CARD;
 8003e98:	2407      	movs	r4, #7
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8003e9a:	9304      	str	r3, [sp, #16]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8003e9c:	a901      	add	r1, sp, #4
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8003e9e:	f44f 6380 	mov.w	r3, #1024	; 0x400
  sdmmc_cmdinit.Argument         = (uint32_t)Addr;
 8003ea2:	9201      	str	r2, [sp, #4]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8003ea4:	9305      	str	r3, [sp, #20]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEL_DESEL_CARD;
 8003ea6:	9402      	str	r4, [sp, #8]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8003ea8:	f7ff ff36 	bl	8003d18 <SDMMC_SendCommand>
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_SEL_DESEL_CARD, SDMMC_CMDTIMEOUT);
 8003eac:	f241 3288 	movw	r2, #5000	; 0x1388
 8003eb0:	4621      	mov	r1, r4
 8003eb2:	4628      	mov	r0, r5
 8003eb4:	f7ff fe78 	bl	8003ba8 <SDMMC_GetCmdResp1>
}
 8003eb8:	b007      	add	sp, #28
 8003eba:	bd30      	pop	{r4, r5, pc}

08003ebc <SDMMC_CmdGoIdleState>:
{
 8003ebc:	b510      	push	{r4, lr}
 8003ebe:	b086      	sub	sp, #24
  sdmmc_cmdinit.Argument         = 0;
 8003ec0:	2300      	movs	r3, #0
 8003ec2:	9301      	str	r3, [sp, #4]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_GO_IDLE_STATE;
 8003ec4:	9302      	str	r3, [sp, #8]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_NO;
 8003ec6:	9303      	str	r3, [sp, #12]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8003ec8:	9304      	str	r3, [sp, #16]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8003eca:	a901      	add	r1, sp, #4
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8003ecc:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8003ed0:	9305      	str	r3, [sp, #20]
{
 8003ed2:	4604      	mov	r4, r0
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8003ed4:	f7ff ff20 	bl	8003d18 <SDMMC_SendCommand>
  register uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 8003ed8:	4b0b      	ldr	r3, [pc, #44]	; (8003f08 <SDMMC_CmdGoIdleState+0x4c>)
 8003eda:	f44f 52fa 	mov.w	r2, #8000	; 0x1f40
 8003ede:	681b      	ldr	r3, [r3, #0]
 8003ee0:	fbb3 f2f2 	udiv	r2, r3, r2
 8003ee4:	f241 3388 	movw	r3, #5000	; 0x1388
 8003ee8:	4353      	muls	r3, r2
    if (count-- == 0U)
 8003eea:	f113 33ff 	adds.w	r3, r3, #4294967295
 8003eee:	d307      	bcc.n	8003f00 <SDMMC_CmdGoIdleState+0x44>
  }while(!__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CMDSENT));
 8003ef0:	6b62      	ldr	r2, [r4, #52]	; 0x34
 8003ef2:	0612      	lsls	r2, r2, #24
 8003ef4:	d5f9      	bpl.n	8003eea <SDMMC_CmdGoIdleState+0x2e>
  __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
 8003ef6:	23c5      	movs	r3, #197	; 0xc5
 8003ef8:	63a3      	str	r3, [r4, #56]	; 0x38
  return SDMMC_ERROR_NONE;
 8003efa:	2000      	movs	r0, #0
}
 8003efc:	b006      	add	sp, #24
 8003efe:	bd10      	pop	{r4, pc}
      return SDMMC_ERROR_TIMEOUT;
 8003f00:	f04f 4000 	mov.w	r0, #2147483648	; 0x80000000
  return errorstate;
 8003f04:	e7fa      	b.n	8003efc <SDMMC_CmdGoIdleState+0x40>
 8003f06:	bf00      	nop
 8003f08:	20000028 	.word	0x20000028

08003f0c <SDMMC_CmdOperCond>:
{
 8003f0c:	b510      	push	{r4, lr}
 8003f0e:	b086      	sub	sp, #24
  sdmmc_cmdinit.Argument         = SDMMC_CHECK_PATTERN;
 8003f10:	f44f 73d5 	mov.w	r3, #426	; 0x1aa
 8003f14:	9301      	str	r3, [sp, #4]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_HS_SEND_EXT_CSD;
 8003f16:	2308      	movs	r3, #8
 8003f18:	9302      	str	r3, [sp, #8]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8003f1a:	2340      	movs	r3, #64	; 0x40
 8003f1c:	9303      	str	r3, [sp, #12]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8003f1e:	2300      	movs	r3, #0
 8003f20:	9304      	str	r3, [sp, #16]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8003f22:	a901      	add	r1, sp, #4
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8003f24:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8003f28:	9305      	str	r3, [sp, #20]
{
 8003f2a:	4604      	mov	r4, r0
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8003f2c:	f7ff fef4 	bl	8003d18 <SDMMC_SendCommand>
  */
static uint32_t SDMMC_GetCmdResp7(SDMMC_TypeDef *SDMMCx)
{
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDMMC_CMDTIMEOUT is expressed in ms */
  register uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 8003f30:	4b13      	ldr	r3, [pc, #76]	; (8003f80 <SDMMC_CmdOperCond+0x74>)
 8003f32:	f44f 52fa 	mov.w	r2, #8000	; 0x1f40
 8003f36:	681b      	ldr	r3, [r3, #0]
 8003f38:	fbb3 f2f2 	udiv	r2, r3, r2
 8003f3c:	f241 3388 	movw	r3, #5000	; 0x1388
 8003f40:	4353      	muls	r3, r2
  
  do
  {
    if (count-- == 0U)
 8003f42:	f113 33ff 	adds.w	r3, r3, #4294967295
 8003f46:	d318      	bcc.n	8003f7a <SDMMC_CmdOperCond+0x6e>
    {
      return SDMMC_ERROR_TIMEOUT;
    }
    
  }while(!__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT));
 8003f48:	6b62      	ldr	r2, [r4, #52]	; 0x34
 8003f4a:	f012 0f45 	tst.w	r2, #69	; 0x45
 8003f4e:	d0f8      	beq.n	8003f42 <SDMMC_CmdOperCond+0x36>

  if(__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
 8003f50:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8003f52:	075b      	lsls	r3, r3, #29
 8003f54:	d503      	bpl.n	8003f5e <SDMMC_CmdOperCond+0x52>
  {
    /* Card is SD V2.0 compliant */
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 8003f56:	2004      	movs	r0, #4
  }
  
  else if(__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL))
  {
    /* Card is SD V2.0 compliant */
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL);
 8003f58:	63a0      	str	r0, [r4, #56]	; 0x38
}
 8003f5a:	b006      	add	sp, #24
 8003f5c:	bd10      	pop	{r4, pc}
  else if(__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL))
 8003f5e:	6b62      	ldr	r2, [r4, #52]	; 0x34
 8003f60:	f012 0201 	ands.w	r2, r2, #1
 8003f64:	d001      	beq.n	8003f6a <SDMMC_CmdOperCond+0x5e>
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL);
 8003f66:	2001      	movs	r0, #1
 8003f68:	e7f6      	b.n	8003f58 <SDMMC_CmdOperCond+0x4c>
  else
  {
    /* Nothing to do */
  }

  if(__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CMDREND))
 8003f6a:	6b60      	ldr	r0, [r4, #52]	; 0x34
 8003f6c:	f010 0040 	ands.w	r0, r0, #64	; 0x40
 8003f70:	d0f3      	beq.n	8003f5a <SDMMC_CmdOperCond+0x4e>
  {
    /* Card is SD V2.0 compliant */
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CMDREND);
 8003f72:	2340      	movs	r3, #64	; 0x40
 8003f74:	63a3      	str	r3, [r4, #56]	; 0x38
  }
  
  return SDMMC_ERROR_NONE;
 8003f76:	4610      	mov	r0, r2
 8003f78:	e7ef      	b.n	8003f5a <SDMMC_CmdOperCond+0x4e>
      return SDMMC_ERROR_TIMEOUT;
 8003f7a:	f04f 4000 	mov.w	r0, #2147483648	; 0x80000000
 8003f7e:	e7ec      	b.n	8003f5a <SDMMC_CmdOperCond+0x4e>
 8003f80:	20000028 	.word	0x20000028

08003f84 <SDMMC_CmdAppCommand>:
{
 8003f84:	b530      	push	{r4, r5, lr}
 8003f86:	b087      	sub	sp, #28
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8003f88:	2340      	movs	r3, #64	; 0x40
 8003f8a:	9303      	str	r3, [sp, #12]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8003f8c:	2300      	movs	r3, #0
{
 8003f8e:	4605      	mov	r5, r0
  sdmmc_cmdinit.Argument         = (uint32_t)Argument;
 8003f90:	9101      	str	r1, [sp, #4]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_APP_CMD;
 8003f92:	2437      	movs	r4, #55	; 0x37
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8003f94:	9304      	str	r3, [sp, #16]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8003f96:	a901      	add	r1, sp, #4
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8003f98:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8003f9c:	9305      	str	r3, [sp, #20]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_APP_CMD;
 8003f9e:	9402      	str	r4, [sp, #8]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8003fa0:	f7ff feba 	bl	8003d18 <SDMMC_SendCommand>
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_APP_CMD, SDMMC_CMDTIMEOUT);
 8003fa4:	f241 3288 	movw	r2, #5000	; 0x1388
 8003fa8:	4621      	mov	r1, r4
 8003faa:	4628      	mov	r0, r5
 8003fac:	f7ff fdfc 	bl	8003ba8 <SDMMC_GetCmdResp1>
}
 8003fb0:	b007      	add	sp, #28
 8003fb2:	bd30      	pop	{r4, r5, pc}

08003fb4 <SDMMC_CmdAppOperCommand>:
{
 8003fb4:	b510      	push	{r4, lr}
 8003fb6:	b086      	sub	sp, #24
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SD_APP_OP_COND;
 8003fb8:	2329      	movs	r3, #41	; 0x29
 8003fba:	9302      	str	r3, [sp, #8]
  sdmmc_cmdinit.Argument         = SDMMC_VOLTAGE_WINDOW_SD | Argument;
 8003fbc:	f041 4100 	orr.w	r1, r1, #2147483648	; 0x80000000
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8003fc0:	2340      	movs	r3, #64	; 0x40
 8003fc2:	9303      	str	r3, [sp, #12]
  sdmmc_cmdinit.Argument         = SDMMC_VOLTAGE_WINDOW_SD | Argument;
 8003fc4:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8003fc8:	2300      	movs	r3, #0
{
 8003fca:	4604      	mov	r4, r0
  sdmmc_cmdinit.Argument         = SDMMC_VOLTAGE_WINDOW_SD | Argument;
 8003fcc:	9101      	str	r1, [sp, #4]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8003fce:	9304      	str	r3, [sp, #16]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8003fd0:	a901      	add	r1, sp, #4
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8003fd2:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8003fd6:	9305      	str	r3, [sp, #20]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8003fd8:	f7ff fe9e 	bl	8003d18 <SDMMC_SendCommand>
  errorstate = SDMMC_GetCmdResp3(SDMMCx);
 8003fdc:	4620      	mov	r0, r4
 8003fde:	f7ff fdc3 	bl	8003b68 <SDMMC_GetCmdResp3>
}
 8003fe2:	b006      	add	sp, #24
 8003fe4:	bd10      	pop	{r4, pc}

08003fe6 <SDMMC_CmdSendCID>:
{
 8003fe6:	b510      	push	{r4, lr}
 8003fe8:	b086      	sub	sp, #24
  sdmmc_cmdinit.Argument         = 0;
 8003fea:	2300      	movs	r3, #0
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_ALL_SEND_CID;
 8003fec:	2202      	movs	r2, #2
{
 8003fee:	4604      	mov	r4, r0
  sdmmc_cmdinit.Argument         = 0;
 8003ff0:	9301      	str	r3, [sp, #4]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_ALL_SEND_CID;
 8003ff2:	9202      	str	r2, [sp, #8]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8003ff4:	9304      	str	r3, [sp, #16]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_LONG;
 8003ff6:	22c0      	movs	r2, #192	; 0xc0
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8003ff8:	f44f 6380 	mov.w	r3, #1024	; 0x400
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8003ffc:	a901      	add	r1, sp, #4
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_LONG;
 8003ffe:	9203      	str	r2, [sp, #12]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8004000:	9305      	str	r3, [sp, #20]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8004002:	f7ff fe89 	bl	8003d18 <SDMMC_SendCommand>
  errorstate = SDMMC_GetCmdResp2(SDMMCx);
 8004006:	4620      	mov	r0, r4
 8004008:	f7ff fd88 	bl	8003b1c <SDMMC_GetCmdResp2>
}
 800400c:	b006      	add	sp, #24
 800400e:	bd10      	pop	{r4, pc}

08004010 <SDMMC_CmdSendCSD>:
{
 8004010:	b510      	push	{r4, lr}
 8004012:	b086      	sub	sp, #24
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEND_CSD;
 8004014:	2309      	movs	r3, #9
 8004016:	9302      	str	r3, [sp, #8]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_LONG;
 8004018:	23c0      	movs	r3, #192	; 0xc0
 800401a:	9303      	str	r3, [sp, #12]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800401c:	2300      	movs	r3, #0
{
 800401e:	4604      	mov	r4, r0
  sdmmc_cmdinit.Argument         = Argument;
 8004020:	9101      	str	r1, [sp, #4]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8004022:	9304      	str	r3, [sp, #16]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8004024:	a901      	add	r1, sp, #4
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8004026:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800402a:	9305      	str	r3, [sp, #20]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800402c:	f7ff fe74 	bl	8003d18 <SDMMC_SendCommand>
  errorstate = SDMMC_GetCmdResp2(SDMMCx);
 8004030:	4620      	mov	r0, r4
 8004032:	f7ff fd73 	bl	8003b1c <SDMMC_GetCmdResp2>
}
 8004036:	b006      	add	sp, #24
 8004038:	bd10      	pop	{r4, pc}
	...

0800403c <SDMMC_CmdSetRelAdd>:
{
 800403c:	b530      	push	{r4, r5, lr}
 800403e:	b087      	sub	sp, #28
  sdmmc_cmdinit.Argument         = 0;
 8004040:	2300      	movs	r3, #0
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SET_REL_ADDR;
 8004042:	2203      	movs	r2, #3
  sdmmc_cmdinit.Argument         = 0;
 8004044:	9301      	str	r3, [sp, #4]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SET_REL_ADDR;
 8004046:	9202      	str	r2, [sp, #8]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8004048:	9304      	str	r3, [sp, #16]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 800404a:	2240      	movs	r2, #64	; 0x40
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800404c:	f44f 6380 	mov.w	r3, #1024	; 0x400
{
 8004050:	460d      	mov	r5, r1
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8004052:	a901      	add	r1, sp, #4
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8004054:	9203      	str	r2, [sp, #12]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8004056:	9305      	str	r3, [sp, #20]
{
 8004058:	4604      	mov	r4, r0
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800405a:	f7ff fe5d 	bl	8003d18 <SDMMC_SendCommand>
  register uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 800405e:	4b1d      	ldr	r3, [pc, #116]	; (80040d4 <SDMMC_CmdSetRelAdd+0x98>)
 8004060:	f44f 52fa 	mov.w	r2, #8000	; 0x1f40
 8004064:	681b      	ldr	r3, [r3, #0]
 8004066:	fbb3 f2f2 	udiv	r2, r3, r2
 800406a:	f241 3388 	movw	r3, #5000	; 0x1388
 800406e:	4353      	muls	r3, r2
    if (count-- == 0U)
 8004070:	f113 33ff 	adds.w	r3, r3, #4294967295
 8004074:	d326      	bcc.n	80040c4 <SDMMC_CmdSetRelAdd+0x88>
  }while(!__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT));
 8004076:	6b62      	ldr	r2, [r4, #52]	; 0x34
 8004078:	f012 0f45 	tst.w	r2, #69	; 0x45
 800407c:	d0f8      	beq.n	8004070 <SDMMC_CmdSetRelAdd+0x34>
  if(__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
 800407e:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8004080:	0758      	lsls	r0, r3, #29
 8004082:	d503      	bpl.n	800408c <SDMMC_CmdSetRelAdd+0x50>
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 8004084:	2004      	movs	r0, #4
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL);
 8004086:	63a0      	str	r0, [r4, #56]	; 0x38
}
 8004088:	b007      	add	sp, #28
 800408a:	bd30      	pop	{r4, r5, pc}
  else if(__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL))
 800408c:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800408e:	07d9      	lsls	r1, r3, #31
 8004090:	d501      	bpl.n	8004096 <SDMMC_CmdSetRelAdd+0x5a>
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL);
 8004092:	2001      	movs	r0, #1
 8004094:	e7f7      	b.n	8004086 <SDMMC_CmdSetRelAdd+0x4a>
  return (uint8_t)(SDMMCx->RESPCMD);
 8004096:	6923      	ldr	r3, [r4, #16]
  if(SDMMC_GetCommandResponse(SDMMCx) != SD_CMD)
 8004098:	b2db      	uxtb	r3, r3
 800409a:	2b03      	cmp	r3, #3
 800409c:	d115      	bne.n	80040ca <SDMMC_CmdSetRelAdd+0x8e>
  __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
 800409e:	23c5      	movs	r3, #197	; 0xc5
 80040a0:	63a3      	str	r3, [r4, #56]	; 0x38
  return (*(__IO uint32_t *) tmp);
 80040a2:	6963      	ldr	r3, [r4, #20]
  if((response_r1 & (SDMMC_R6_GENERAL_UNKNOWN_ERROR | SDMMC_R6_ILLEGAL_CMD | SDMMC_R6_COM_CRC_FAILED)) == SDMMC_ALLZERO)
 80040a4:	f413 4060 	ands.w	r0, r3, #57344	; 0xe000
 80040a8:	d102      	bne.n	80040b0 <SDMMC_CmdSetRelAdd+0x74>
    *pRCA = (uint16_t) (response_r1 >> 16);
 80040aa:	0c1b      	lsrs	r3, r3, #16
 80040ac:	802b      	strh	r3, [r5, #0]
 80040ae:	e7eb      	b.n	8004088 <SDMMC_CmdSetRelAdd+0x4c>
  else if((response_r1 & SDMMC_R6_ILLEGAL_CMD) == SDMMC_R6_ILLEGAL_CMD)
 80040b0:	045a      	lsls	r2, r3, #17
 80040b2:	d40c      	bmi.n	80040ce <SDMMC_CmdSetRelAdd+0x92>
    return SDMMC_ERROR_GENERAL_UNKNOWN_ERR;
 80040b4:	f413 4f00 	tst.w	r3, #32768	; 0x8000
 80040b8:	bf14      	ite	ne
 80040ba:	f44f 5080 	movne.w	r0, #4096	; 0x1000
 80040be:	f44f 3080 	moveq.w	r0, #65536	; 0x10000
 80040c2:	e7e1      	b.n	8004088 <SDMMC_CmdSetRelAdd+0x4c>
      return SDMMC_ERROR_TIMEOUT;
 80040c4:	f04f 4000 	mov.w	r0, #2147483648	; 0x80000000
 80040c8:	e7de      	b.n	8004088 <SDMMC_CmdSetRelAdd+0x4c>
    return SDMMC_ERROR_CMD_CRC_FAIL;
 80040ca:	2001      	movs	r0, #1
 80040cc:	e7dc      	b.n	8004088 <SDMMC_CmdSetRelAdd+0x4c>
    return SDMMC_ERROR_ILLEGAL_CMD;
 80040ce:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 80040d2:	e7d9      	b.n	8004088 <SDMMC_CmdSetRelAdd+0x4c>
 80040d4:	20000028 	.word	0x20000028

080040d8 <SDMMC_CmdSendStatus>:
{
 80040d8:	b530      	push	{r4, r5, lr}
 80040da:	b087      	sub	sp, #28
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 80040dc:	2340      	movs	r3, #64	; 0x40
 80040de:	9303      	str	r3, [sp, #12]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 80040e0:	2300      	movs	r3, #0
{
 80040e2:	4605      	mov	r5, r0
  sdmmc_cmdinit.Argument         = Argument;
 80040e4:	9101      	str	r1, [sp, #4]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEND_STATUS;
 80040e6:	240d      	movs	r4, #13
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 80040e8:	9304      	str	r3, [sp, #16]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 80040ea:	a901      	add	r1, sp, #4
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 80040ec:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80040f0:	9305      	str	r3, [sp, #20]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEND_STATUS;
 80040f2:	9402      	str	r4, [sp, #8]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 80040f4:	f7ff fe10 	bl	8003d18 <SDMMC_SendCommand>
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_SEND_STATUS, SDMMC_CMDTIMEOUT);
 80040f8:	f241 3288 	movw	r2, #5000	; 0x1388
 80040fc:	4621      	mov	r1, r4
 80040fe:	4628      	mov	r0, r5
 8004100:	f7ff fd52 	bl	8003ba8 <SDMMC_GetCmdResp1>
}
 8004104:	b007      	add	sp, #28
 8004106:	bd30      	pop	{r4, r5, pc}

08004108 <disk_status>:
	BYTE pdrv		/* Physical drive number to identify the drive */
)
{
  DSTATUS stat;

  stat = disk.drv[pdrv]->disk_status(disk.lun[pdrv]);
 8004108:	4b03      	ldr	r3, [pc, #12]	; (8004118 <disk_status+0x10>)
 800410a:	181a      	adds	r2, r3, r0
 800410c:	eb03 0380 	add.w	r3, r3, r0, lsl #2
 8004110:	7a10      	ldrb	r0, [r2, #8]
 8004112:	685b      	ldr	r3, [r3, #4]
 8004114:	685b      	ldr	r3, [r3, #4]
 8004116:	4718      	bx	r3
 8004118:	200000d4 	.word	0x200000d4

0800411c <disk_initialize>:
	BYTE pdrv				/* Physical drive nmuber to identify the drive */
)
{
  DSTATUS stat = RES_OK;

  if(disk.is_initialized[pdrv] == 0)
 800411c:	4b06      	ldr	r3, [pc, #24]	; (8004138 <disk_initialize+0x1c>)
 800411e:	5c1a      	ldrb	r2, [r3, r0]
 8004120:	b942      	cbnz	r2, 8004134 <disk_initialize+0x18>
  {
    disk.is_initialized[pdrv] = 1;
 8004122:	2201      	movs	r2, #1
 8004124:	541a      	strb	r2, [r3, r0]
    stat = disk.drv[pdrv]->disk_initialize(disk.lun[pdrv]);
 8004126:	181a      	adds	r2, r3, r0
 8004128:	eb03 0380 	add.w	r3, r3, r0, lsl #2
 800412c:	7a10      	ldrb	r0, [r2, #8]
 800412e:	685b      	ldr	r3, [r3, #4]
 8004130:	681b      	ldr	r3, [r3, #0]
 8004132:	4718      	bx	r3
  }
  return stat;
}
 8004134:	2000      	movs	r0, #0
 8004136:	4770      	bx	lr
 8004138:	200000d4 	.word	0x200000d4

0800413c <disk_read>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	BYTE *buff,		/* Data buffer to store read data */
	DWORD sector,	        /* Sector address in LBA */
	UINT count		/* Number of sectors to read */
)
{
 800413c:	b430      	push	{r4, r5}
  DRESULT res;

  res = disk.drv[pdrv]->disk_read(disk.lun[pdrv], buff, sector, count);
 800413e:	4c05      	ldr	r4, [pc, #20]	; (8004154 <disk_read+0x18>)
 8004140:	1825      	adds	r5, r4, r0
 8004142:	eb04 0480 	add.w	r4, r4, r0, lsl #2
 8004146:	6860      	ldr	r0, [r4, #4]
 8004148:	6884      	ldr	r4, [r0, #8]
 800414a:	7a28      	ldrb	r0, [r5, #8]
 800414c:	46a4      	mov	ip, r4
  return res;
}
 800414e:	bc30      	pop	{r4, r5}
  res = disk.drv[pdrv]->disk_read(disk.lun[pdrv], buff, sector, count);
 8004150:	4760      	bx	ip
 8004152:	bf00      	nop
 8004154:	200000d4 	.word	0x200000d4

08004158 <disk_write>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	const BYTE *buff,	/* Data to be written */
	DWORD sector,		/* Sector address in LBA */
	UINT count        	/* Number of sectors to write */
)
{
 8004158:	b430      	push	{r4, r5}
  DRESULT res;

  res = disk.drv[pdrv]->disk_write(disk.lun[pdrv], buff, sector, count);
 800415a:	4c05      	ldr	r4, [pc, #20]	; (8004170 <disk_write+0x18>)
 800415c:	1825      	adds	r5, r4, r0
 800415e:	eb04 0480 	add.w	r4, r4, r0, lsl #2
 8004162:	6860      	ldr	r0, [r4, #4]
 8004164:	68c4      	ldr	r4, [r0, #12]
 8004166:	7a28      	ldrb	r0, [r5, #8]
 8004168:	46a4      	mov	ip, r4
  return res;
}
 800416a:	bc30      	pop	{r4, r5}
  res = disk.drv[pdrv]->disk_write(disk.lun[pdrv], buff, sector, count);
 800416c:	4760      	bx	ip
 800416e:	bf00      	nop
 8004170:	200000d4 	.word	0x200000d4

08004174 <disk_ioctl>:
	void *buff		/* Buffer to send/receive control data */
)
{
  DRESULT res;

  res = disk.drv[pdrv]->disk_ioctl(disk.lun[pdrv], cmd, buff);
 8004174:	4b05      	ldr	r3, [pc, #20]	; (800418c <disk_ioctl+0x18>)
{
 8004176:	b410      	push	{r4}
  res = disk.drv[pdrv]->disk_ioctl(disk.lun[pdrv], cmd, buff);
 8004178:	181c      	adds	r4, r3, r0
 800417a:	eb03 0380 	add.w	r3, r3, r0, lsl #2
 800417e:	7a20      	ldrb	r0, [r4, #8]
 8004180:	685b      	ldr	r3, [r3, #4]
  return res;
}
 8004182:	f85d 4b04 	ldr.w	r4, [sp], #4
  res = disk.drv[pdrv]->disk_ioctl(disk.lun[pdrv], cmd, buff);
 8004186:	691b      	ldr	r3, [r3, #16]
 8004188:	4718      	bx	r3
 800418a:	bf00      	nop
 800418c:	200000d4 	.word	0x200000d4

08004190 <ld_dword>:
DWORD ld_dword (const BYTE* ptr)	/* Load a 4-byte little-endian word */
{
	DWORD rv;

	rv = ptr[3];
	rv = rv << 8 | ptr[2];
 8004190:	8842      	ldrh	r2, [r0, #2]
	rv = rv << 8 | ptr[1];
 8004192:	7843      	ldrb	r3, [r0, #1]
	rv = rv << 8 | ptr[0];
 8004194:	7800      	ldrb	r0, [r0, #0]
	rv = rv << 8 | ptr[1];
 8004196:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
	return rv;
}
 800419a:	ea40 2003 	orr.w	r0, r0, r3, lsl #8
 800419e:	4770      	bx	lr

080041a0 <st_dword>:
}

static
void st_dword (BYTE* ptr, DWORD val)	/* Store a 4-byte word in little-endian */
{
	*ptr++ = (BYTE)val; val >>= 8;
 80041a0:	0a0b      	lsrs	r3, r1, #8
 80041a2:	7001      	strb	r1, [r0, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 80041a4:	7043      	strb	r3, [r0, #1]
 80041a6:	0c0b      	lsrs	r3, r1, #16
	*ptr++ = (BYTE)val; val >>= 8;
 80041a8:	0e09      	lsrs	r1, r1, #24
 80041aa:	7083      	strb	r3, [r0, #2]
	*ptr++ = (BYTE)val;
 80041ac:	70c1      	strb	r1, [r0, #3]
 80041ae:	4770      	bx	lr

080041b0 <mem_set>:
	}
}

/* Fill memory block */
static
void mem_set (void* dst, int val, UINT cnt) {
 80041b0:	4402      	add	r2, r0
	BYTE *d = (BYTE*)dst;

	do {
		*d++ = (BYTE)val;
 80041b2:	f800 1b01 	strb.w	r1, [r0], #1
	} while (--cnt);
 80041b6:	4290      	cmp	r0, r2
 80041b8:	d1fb      	bne.n	80041b2 <mem_set+0x2>
}
 80041ba:	4770      	bx	lr

080041bc <chk_lock>:
static
FRESULT chk_lock (	/* Check if the file can be accessed */
	DIR* dp,		/* Directory object pointing the file to be checked */
	int acc			/* Desired access type (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 80041bc:	4b15      	ldr	r3, [pc, #84]	; (8004214 <chk_lock+0x58>)
 80041be:	b5f0      	push	{r4, r5, r6, r7, lr}
	UINT i, be;

	/* Search file semaphore table */
	for (i = be = 0; i < _FS_LOCK; i++) {
 80041c0:	2500      	movs	r5, #0
 80041c2:	462a      	mov	r2, r5
 80041c4:	461c      	mov	r4, r3
		if (Files[i].fs) {	/* Existing entry */
 80041c6:	681e      	ldr	r6, [r3, #0]
 80041c8:	b1a6      	cbz	r6, 80041f4 <chk_lock+0x38>
			if (Files[i].fs == dp->obj.fs &&	 	/* Check if the object matched with an open object */
 80041ca:	6807      	ldr	r7, [r0, #0]
 80041cc:	42be      	cmp	r6, r7
 80041ce:	d112      	bne.n	80041f6 <chk_lock+0x3a>
 80041d0:	685f      	ldr	r7, [r3, #4]
 80041d2:	6886      	ldr	r6, [r0, #8]
 80041d4:	42b7      	cmp	r7, r6
 80041d6:	d10e      	bne.n	80041f6 <chk_lock+0x3a>
				Files[i].clu == dp->obj.sclust &&
 80041d8:	689f      	ldr	r7, [r3, #8]
 80041da:	6946      	ldr	r6, [r0, #20]
 80041dc:	42b7      	cmp	r7, r6
 80041de:	d10a      	bne.n	80041f6 <chk_lock+0x3a>
	if (i == _FS_LOCK) {	/* The object is not opened */
		return (be || acc == 2) ? FR_OK : FR_TOO_MANY_OPEN_FILES;	/* Is there a blank entry for new object? */
	}

	/* The object has been opened. Reject any open against writing file and all write mode open */
	return (acc || Files[i].ctr == 0x100) ? FR_LOCKED : FR_OK;
 80041e0:	b9b1      	cbnz	r1, 8004210 <chk_lock+0x54>
 80041e2:	eb04 1202 	add.w	r2, r4, r2, lsl #4
 80041e6:	8993      	ldrh	r3, [r2, #12]
 80041e8:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80041ec:	bf14      	ite	ne
 80041ee:	2000      	movne	r0, #0
 80041f0:	2010      	moveq	r0, #16
 80041f2:	bdf0      	pop	{r4, r5, r6, r7, pc}
			be = 1;
 80041f4:	2501      	movs	r5, #1
	for (i = be = 0; i < _FS_LOCK; i++) {
 80041f6:	3201      	adds	r2, #1
 80041f8:	2a02      	cmp	r2, #2
 80041fa:	f103 0310 	add.w	r3, r3, #16
 80041fe:	d1e2      	bne.n	80041c6 <chk_lock+0xa>
		return (be || acc == 2) ? FR_OK : FR_TOO_MANY_OPEN_FILES;	/* Is there a blank entry for new object? */
 8004200:	b10d      	cbz	r5, 8004206 <chk_lock+0x4a>
	return (acc || Files[i].ctr == 0x100) ? FR_LOCKED : FR_OK;
 8004202:	2000      	movs	r0, #0
 8004204:	bdf0      	pop	{r4, r5, r6, r7, pc}
		return (be || acc == 2) ? FR_OK : FR_TOO_MANY_OPEN_FILES;	/* Is there a blank entry for new object? */
 8004206:	2902      	cmp	r1, #2
 8004208:	bf0c      	ite	eq
 800420a:	2000      	moveq	r0, #0
 800420c:	2012      	movne	r0, #18
 800420e:	bdf0      	pop	{r4, r5, r6, r7, pc}
	return (acc || Files[i].ctr == 0x100) ? FR_LOCKED : FR_OK;
 8004210:	2010      	movs	r0, #16
 8004212:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004214:	200000b0 	.word	0x200000b0

08004218 <inc_lock>:
static
UINT inc_lock (	/* Increment object open counter and returns its index (0:Internal error) */
	DIR* dp,	/* Directory object pointing the file to register or increment */
	int acc		/* Desired access (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 8004218:	4a1c      	ldr	r2, [pc, #112]	; (800428c <inc_lock+0x74>)
 800421a:	b5f0      	push	{r4, r5, r6, r7, lr}
	UINT i;


	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
		if (Files[i].fs == dp->obj.fs &&
 800421c:	6805      	ldr	r5, [r0, #0]
	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 800421e:	2300      	movs	r3, #0
 8004220:	4616      	mov	r6, r2
		if (Files[i].fs == dp->obj.fs &&
 8004222:	6814      	ldr	r4, [r2, #0]
 8004224:	42ac      	cmp	r4, r5
 8004226:	d107      	bne.n	8004238 <inc_lock+0x20>
 8004228:	6857      	ldr	r7, [r2, #4]
 800422a:	6884      	ldr	r4, [r0, #8]
 800422c:	42a7      	cmp	r7, r4
 800422e:	d103      	bne.n	8004238 <inc_lock+0x20>
			Files[i].clu == dp->obj.sclust &&
 8004230:	6897      	ldr	r7, [r2, #8]
 8004232:	6944      	ldr	r4, [r0, #20]
 8004234:	42a7      	cmp	r7, r4
 8004236:	d01d      	beq.n	8004274 <inc_lock+0x5c>
	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 8004238:	3301      	adds	r3, #1
 800423a:	2b02      	cmp	r3, #2
 800423c:	f102 0210 	add.w	r2, r2, #16
 8004240:	d1ef      	bne.n	8004222 <inc_lock+0xa>
			Files[i].ofs == dp->dptr) break;
	}

	if (i == _FS_LOCK) {				/* Not opened. Register it as new. */
		for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 8004242:	6833      	ldr	r3, [r6, #0]
 8004244:	b113      	cbz	r3, 800424c <inc_lock+0x34>
 8004246:	6933      	ldr	r3, [r6, #16]
 8004248:	b9eb      	cbnz	r3, 8004286 <inc_lock+0x6e>
 800424a:	2301      	movs	r3, #1
		if (i == _FS_LOCK) return 0;	/* No free entry to register (int err) */
		Files[i].fs = dp->obj.fs;
 800424c:	011c      	lsls	r4, r3, #4
 800424e:	1932      	adds	r2, r6, r4
 8004250:	5135      	str	r5, [r6, r4]
		Files[i].clu = dp->obj.sclust;
 8004252:	6884      	ldr	r4, [r0, #8]
		Files[i].ofs = dp->dptr;
 8004254:	6940      	ldr	r0, [r0, #20]
 8004256:	6090      	str	r0, [r2, #8]
		Files[i].ctr = 0;
 8004258:	2000      	movs	r0, #0
		Files[i].clu = dp->obj.sclust;
 800425a:	6054      	str	r4, [r2, #4]
		Files[i].ctr = 0;
 800425c:	8190      	strh	r0, [r2, #12]
	}

	if (acc && Files[i].ctr) return 0;	/* Access violation (int err) */
 800425e:	b979      	cbnz	r1, 8004280 <inc_lock+0x68>

	Files[i].ctr = acc ? 0x100 : Files[i].ctr + 1;	/* Set semaphore value */
 8004260:	eb06 1203 	add.w	r2, r6, r3, lsl #4
 8004264:	8992      	ldrh	r2, [r2, #12]
 8004266:	3201      	adds	r2, #1
 8004268:	b292      	uxth	r2, r2
 800426a:	eb06 1603 	add.w	r6, r6, r3, lsl #4

	return i + 1;
 800426e:	1c58      	adds	r0, r3, #1
	Files[i].ctr = acc ? 0x100 : Files[i].ctr + 1;	/* Set semaphore value */
 8004270:	81b2      	strh	r2, [r6, #12]
	return i + 1;
 8004272:	bdf0      	pop	{r4, r5, r6, r7, pc}
	if (acc && Files[i].ctr) return 0;	/* Access violation (int err) */
 8004274:	2900      	cmp	r1, #0
 8004276:	d0f3      	beq.n	8004260 <inc_lock+0x48>
 8004278:	eb06 1203 	add.w	r2, r6, r3, lsl #4
 800427c:	8992      	ldrh	r2, [r2, #12]
 800427e:	b912      	cbnz	r2, 8004286 <inc_lock+0x6e>
	Files[i].ctr = acc ? 0x100 : Files[i].ctr + 1;	/* Set semaphore value */
 8004280:	f44f 7280 	mov.w	r2, #256	; 0x100
 8004284:	e7f1      	b.n	800426a <inc_lock+0x52>
		if (i == _FS_LOCK) return 0;	/* No free entry to register (int err) */
 8004286:	2000      	movs	r0, #0
 8004288:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800428a:	bf00      	nop
 800428c:	200000b0 	.word	0x200000b0

08004290 <dec_lock>:
{
	WORD n;
	FRESULT res;


	if (--i < _FS_LOCK) {	/* Shift index number origin from 0 */
 8004290:	3801      	subs	r0, #1
 8004292:	2801      	cmp	r0, #1
 8004294:	d80e      	bhi.n	80042b4 <dec_lock+0x24>
		n = Files[i].ctr;
 8004296:	4a09      	ldr	r2, [pc, #36]	; (80042bc <dec_lock+0x2c>)
 8004298:	0103      	lsls	r3, r0, #4
 800429a:	18d1      	adds	r1, r2, r3
 800429c:	8989      	ldrh	r1, [r1, #12]
		if (n == 0x100) n = 0;		/* If write mode open, delete the entry */
		if (n > 0) n--;				/* Decrement read mode open count */
 800429e:	f421 7080 	bic.w	r0, r1, #256	; 0x100
 80042a2:	b280      	uxth	r0, r0
 80042a4:	b108      	cbz	r0, 80042aa <dec_lock+0x1a>
 80042a6:	1e48      	subs	r0, r1, #1
 80042a8:	b280      	uxth	r0, r0
		Files[i].ctr = n;
 80042aa:	18d1      	adds	r1, r2, r3
 80042ac:	8188      	strh	r0, [r1, #12]
		if (n == 0) Files[i].fs = 0;	/* Delete the entry if open count gets zero */
 80042ae:	b918      	cbnz	r0, 80042b8 <dec_lock+0x28>
 80042b0:	50d0      	str	r0, [r2, r3]
 80042b2:	4770      	bx	lr
		res = FR_OK;
	} else {
		res = FR_INT_ERR;			/* Invalid index nunber */
 80042b4:	2002      	movs	r0, #2
 80042b6:	4770      	bx	lr
		res = FR_OK;
 80042b8:	2000      	movs	r0, #0
	}
	return res;
}
 80042ba:	4770      	bx	lr
 80042bc:	200000b0 	.word	0x200000b0

080042c0 <clust2sect>:
	FATFS* fs,		/* File system object */
	DWORD clst		/* Cluster# to be converted */
)
{
	clst -= 2;
	if (clst >= fs->n_fatent - 2) return 0;		/* Invalid cluster# */
 80042c0:	6983      	ldr	r3, [r0, #24]
	clst -= 2;
 80042c2:	3902      	subs	r1, #2
	if (clst >= fs->n_fatent - 2) return 0;		/* Invalid cluster# */
 80042c4:	3b02      	subs	r3, #2
 80042c6:	4299      	cmp	r1, r3
	return clst * fs->csize + fs->database;
 80042c8:	bf3d      	ittte	cc
 80042ca:	8943      	ldrhcc	r3, [r0, #10]
 80042cc:	6ac0      	ldrcc	r0, [r0, #44]	; 0x2c
 80042ce:	fb01 0003 	mlacc	r0, r1, r3, r0
	if (clst >= fs->n_fatent - 2) return 0;		/* Invalid cluster# */
 80042d2:	2000      	movcs	r0, #0
}
 80042d4:	4770      	bx	lr

080042d6 <clmt_clust>:
{
	DWORD cl, ncl, *tbl;
	FATFS *fs = fp->obj.fs;


	tbl = fp->cltbl + 1;	/* Top of CLMT */
 80042d6:	6ac2      	ldr	r2, [r0, #44]	; 0x2c
{
 80042d8:	b510      	push	{r4, lr}
	FATFS *fs = fp->obj.fs;
 80042da:	6804      	ldr	r4, [r0, #0]
	tbl = fp->cltbl + 1;	/* Top of CLMT */
 80042dc:	3204      	adds	r2, #4
	cl = (DWORD)(ofs / SS(fs) / fs->csize);	/* Cluster order from top of the file */
 80042de:	89a3      	ldrh	r3, [r4, #12]
 80042e0:	fbb1 f1f3 	udiv	r1, r1, r3
 80042e4:	8963      	ldrh	r3, [r4, #10]
 80042e6:	fbb1 f1f3 	udiv	r1, r1, r3
	for (;;) {
		ncl = *tbl++;			/* Number of cluters in the fragment */
 80042ea:	6810      	ldr	r0, [r2, #0]
		if (ncl == 0) return 0;	/* End of table? (error) */
 80042ec:	b130      	cbz	r0, 80042fc <clmt_clust+0x26>
		if (cl < ncl) break;	/* In this fragment? */
 80042ee:	4281      	cmp	r1, r0
 80042f0:	d302      	bcc.n	80042f8 <clmt_clust+0x22>
		cl -= ncl; tbl++;		/* Next fragment */
 80042f2:	1a09      	subs	r1, r1, r0
 80042f4:	3208      	adds	r2, #8
		ncl = *tbl++;			/* Number of cluters in the fragment */
 80042f6:	e7f8      	b.n	80042ea <clmt_clust+0x14>
	}
	return cl + *tbl;	/* Return the cluster number */
 80042f8:	6850      	ldr	r0, [r2, #4]
 80042fa:	4408      	add	r0, r1
}
 80042fc:	bd10      	pop	{r4, pc}

080042fe <get_ldnumber>:
	char c;
	TCHAR tc;
#endif


	if (*path) {	/* If the pointer is not a null */
 80042fe:	6802      	ldr	r2, [r0, #0]
{
 8004300:	b510      	push	{r4, lr}
	if (*path) {	/* If the pointer is not a null */
 8004302:	b152      	cbz	r2, 800431a <get_ldnumber+0x1c>
 8004304:	4611      	mov	r1, r2
 8004306:	460b      	mov	r3, r1
		for (tt = *path; (UINT)*tt >= (_USE_LFN ? ' ' : '!') && *tt != ':'; tt++) ;	/* Find ':' in the path */
 8004308:	f811 4b01 	ldrb.w	r4, [r1], #1
 800430c:	2c20      	cmp	r4, #32
 800430e:	d90c      	bls.n	800432a <get_ldnumber+0x2c>
 8004310:	2c3a      	cmp	r4, #58	; 0x3a
 8004312:	d1f8      	bne.n	8004306 <get_ldnumber+0x8>
		if (*tt == ':') {	/* If a ':' is exist in the path name */
			tp = *path;
			i = *tp++ - '0';
 8004314:	1c51      	adds	r1, r2, #1
			if (i < 10 && tp == tt) {	/* Is there a numeric drive id? */
 8004316:	428b      	cmp	r3, r1
 8004318:	d002      	beq.n	8004320 <get_ldnumber+0x22>
	int vol = -1;
 800431a:	f04f 30ff 	mov.w	r0, #4294967295
#else
		vol = 0;		/* Drive 0 */
#endif
	}
	return vol;
}
 800431e:	bd10      	pop	{r4, pc}
				if (i < _VOLUMES) {	/* If a drive id is found, get the value and strip it */
 8004320:	7812      	ldrb	r2, [r2, #0]
 8004322:	2a30      	cmp	r2, #48	; 0x30
 8004324:	d1f9      	bne.n	800431a <get_ldnumber+0x1c>
					*path = ++tt;
 8004326:	3301      	adds	r3, #1
 8004328:	6003      	str	r3, [r0, #0]
		vol = 0;		/* Drive 0 */
 800432a:	2000      	movs	r0, #0
 800432c:	bd10      	pop	{r4, pc}

0800432e <validate>:
static
FRESULT validate (	/* Returns FR_OK or FR_INVALID_OBJECT */
	_FDID* obj,		/* Pointer to the _OBJ, the 1st member in the FIL/DIR object, to check validity */
	FATFS** fs		/* Pointer to pointer to the owner file system object to return */
)
{
 800432e:	b538      	push	{r3, r4, r5, lr}
 8004330:	460d      	mov	r5, r1
	FRESULT res;

	if (!obj || !obj->fs || !obj->fs->fs_type || obj->fs->id != obj->id || (disk_status(obj->fs->drv) & STA_NOINIT)) {
 8004332:	4604      	mov	r4, r0
 8004334:	b918      	cbnz	r0, 800433e <validate+0x10>
		*fs = 0;
 8004336:	2300      	movs	r3, #0
 8004338:	602b      	str	r3, [r5, #0]
		res = FR_INVALID_OBJECT;	/* The object is invalid */
 800433a:	2009      	movs	r0, #9
 800433c:	bd38      	pop	{r3, r4, r5, pc}
	if (!obj || !obj->fs || !obj->fs->fs_type || obj->fs->id != obj->id || (disk_status(obj->fs->drv) & STA_NOINIT)) {
 800433e:	6803      	ldr	r3, [r0, #0]
 8004340:	2b00      	cmp	r3, #0
 8004342:	d0f8      	beq.n	8004336 <validate+0x8>
 8004344:	781a      	ldrb	r2, [r3, #0]
 8004346:	2a00      	cmp	r2, #0
 8004348:	d0f5      	beq.n	8004336 <validate+0x8>
 800434a:	88d9      	ldrh	r1, [r3, #6]
 800434c:	8882      	ldrh	r2, [r0, #4]
 800434e:	4291      	cmp	r1, r2
 8004350:	d1f1      	bne.n	8004336 <validate+0x8>
 8004352:	7858      	ldrb	r0, [r3, #1]
 8004354:	f7ff fed8 	bl	8004108 <disk_status>
 8004358:	f010 0001 	ands.w	r0, r0, #1
 800435c:	d1eb      	bne.n	8004336 <validate+0x8>
	} else {
		*fs = obj->fs;			/* Owner file sytem object */
 800435e:	6823      	ldr	r3, [r4, #0]
 8004360:	602b      	str	r3, [r5, #0]
		ENTER_FF(obj->fs);		/* Lock file system */
		res = FR_OK;			/* Valid object */
	}
	return res;
}
 8004362:	bd38      	pop	{r3, r4, r5, pc}

08004364 <mem_cpy.part.0>:
void mem_cpy (void* dst, const void* src, UINT cnt) {
 8004364:	3801      	subs	r0, #1
 8004366:	440a      	add	r2, r1
			*d++ = *s++;
 8004368:	f811 3b01 	ldrb.w	r3, [r1], #1
 800436c:	f800 3f01 	strb.w	r3, [r0, #1]!
		} while (--cnt);
 8004370:	4291      	cmp	r1, r2
 8004372:	d1f9      	bne.n	8004368 <mem_cpy.part.0+0x4>
}
 8004374:	4770      	bx	lr

08004376 <ld_clust.isra.1>:
	rv = rv << 8 | ptr[0];
 8004376:	7eca      	ldrb	r2, [r1, #27]
 8004378:	7e8b      	ldrb	r3, [r1, #26]
	if (fs->fs_type == FS_FAT32) {
 800437a:	2803      	cmp	r0, #3
	cl = ld_word(dir + DIR_FstClusLO);
 800437c:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
	rv = rv << 8 | ptr[0];
 8004380:	bf01      	itttt	eq
 8004382:	7d48      	ldrbeq	r0, [r1, #21]
 8004384:	7d0a      	ldrbeq	r2, [r1, #20]
		cl |= (DWORD)ld_word(dir + DIR_FstClusHI) << 16;
 8004386:	ea42 2200 	orreq.w	r2, r2, r0, lsl #8
 800438a:	ea43 4302 	orreq.w	r3, r3, r2, lsl #16
}
 800438e:	4618      	mov	r0, r3
 8004390:	4770      	bx	lr

08004392 <st_clust.isra.2>:
	*ptr++ = (BYTE)val; val >>= 8;
 8004392:	f3c2 2307 	ubfx	r3, r2, #8, #8
 8004396:	768a      	strb	r2, [r1, #26]
	*ptr++ = (BYTE)val;
 8004398:	76cb      	strb	r3, [r1, #27]
	if (fs->fs_type == FS_FAT32) {
 800439a:	7803      	ldrb	r3, [r0, #0]
 800439c:	2b03      	cmp	r3, #3
		st_word(dir + DIR_FstClusHI, (WORD)(cl >> 16));
 800439e:	bf01      	itttt	eq
 80043a0:	0c12      	lsreq	r2, r2, #16
	*ptr++ = (BYTE)val; val >>= 8;
 80043a2:	750a      	strbeq	r2, [r1, #20]
 80043a4:	0a12      	lsreq	r2, r2, #8
	*ptr++ = (BYTE)val;
 80043a6:	754a      	strbeq	r2, [r1, #21]
 80043a8:	4770      	bx	lr

080043aa <sync_window.part.4>:
FRESULT sync_window (	/* Returns FR_OK or FR_DISK_ERROR */
 80043aa:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
		wsect = fs->winsect;	/* Current sector number */
 80043ac:	6b05      	ldr	r5, [r0, #48]	; 0x30
		if (disk_write(fs->drv, fs->win, wsect, 1) != RES_OK) {
 80043ae:	f100 0734 	add.w	r7, r0, #52	; 0x34
FRESULT sync_window (	/* Returns FR_OK or FR_DISK_ERROR */
 80043b2:	4604      	mov	r4, r0
		if (disk_write(fs->drv, fs->win, wsect, 1) != RES_OK) {
 80043b4:	2301      	movs	r3, #1
 80043b6:	462a      	mov	r2, r5
 80043b8:	4639      	mov	r1, r7
 80043ba:	7840      	ldrb	r0, [r0, #1]
 80043bc:	f7ff fecc 	bl	8004158 <disk_write>
 80043c0:	b9a0      	cbnz	r0, 80043ec <sync_window.part.4+0x42>
			if (wsect - fs->fatbase < fs->fsize) {		/* Is it in the FAT area? */
 80043c2:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80043c4:	69e2      	ldr	r2, [r4, #28]
			fs->wflag = 0;
 80043c6:	70e0      	strb	r0, [r4, #3]
			if (wsect - fs->fatbase < fs->fsize) {		/* Is it in the FAT area? */
 80043c8:	1aeb      	subs	r3, r5, r3
 80043ca:	4293      	cmp	r3, r2
 80043cc:	d301      	bcc.n	80043d2 <sync_window.part.4+0x28>
	FRESULT res = FR_OK;
 80043ce:	2000      	movs	r0, #0
 80043d0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 80043d2:	78a6      	ldrb	r6, [r4, #2]
 80043d4:	2e01      	cmp	r6, #1
 80043d6:	d9fa      	bls.n	80043ce <sync_window.part.4+0x24>
					wsect += fs->fsize;
 80043d8:	69e3      	ldr	r3, [r4, #28]
					disk_write(fs->drv, fs->win, wsect, 1);
 80043da:	7860      	ldrb	r0, [r4, #1]
					wsect += fs->fsize;
 80043dc:	441d      	add	r5, r3
					disk_write(fs->drv, fs->win, wsect, 1);
 80043de:	462a      	mov	r2, r5
 80043e0:	2301      	movs	r3, #1
 80043e2:	4639      	mov	r1, r7
 80043e4:	f7ff feb8 	bl	8004158 <disk_write>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 80043e8:	3e01      	subs	r6, #1
 80043ea:	e7f3      	b.n	80043d4 <sync_window.part.4+0x2a>
			res = FR_DISK_ERR;
 80043ec:	2001      	movs	r0, #1
}
 80043ee:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

080043f0 <sync_window>:
	if (fs->wflag) {	/* Write back the sector if it is dirty */
 80043f0:	78c3      	ldrb	r3, [r0, #3]
 80043f2:	b10b      	cbz	r3, 80043f8 <sync_window+0x8>
 80043f4:	f7ff bfd9 	b.w	80043aa <sync_window.part.4>
}
 80043f8:	4618      	mov	r0, r3
 80043fa:	4770      	bx	lr

080043fc <sync_fs>:
{
 80043fc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80043fe:	4604      	mov	r4, r0
	res = sync_window(fs);
 8004400:	f7ff fff6 	bl	80043f0 <sync_window>
 8004404:	4605      	mov	r5, r0
	if (res == FR_OK) {
 8004406:	2800      	cmp	r0, #0
 8004408:	d141      	bne.n	800448e <sync_fs+0x92>
		if (fs->fs_type == FS_FAT32 && fs->fsi_flag == 1) {
 800440a:	7823      	ldrb	r3, [r4, #0]
 800440c:	2b03      	cmp	r3, #3
 800440e:	d136      	bne.n	800447e <sync_fs+0x82>
 8004410:	7927      	ldrb	r7, [r4, #4]
 8004412:	2f01      	cmp	r7, #1
 8004414:	d133      	bne.n	800447e <sync_fs+0x82>
			mem_set(fs->win, 0, SS(fs));
 8004416:	f104 0634 	add.w	r6, r4, #52	; 0x34
 800441a:	4601      	mov	r1, r0
 800441c:	89a2      	ldrh	r2, [r4, #12]
 800441e:	4630      	mov	r0, r6
 8004420:	f7ff fec6 	bl	80041b0 <mem_set>
	*ptr++ = (BYTE)val; val >>= 8;
 8004424:	2355      	movs	r3, #85	; 0x55
 8004426:	f884 3232 	strb.w	r3, [r4, #562]	; 0x232
	*ptr++ = (BYTE)val;
 800442a:	23aa      	movs	r3, #170	; 0xaa
 800442c:	f884 3233 	strb.w	r3, [r4, #563]	; 0x233
	*ptr++ = (BYTE)val; val >>= 8;
 8004430:	2352      	movs	r3, #82	; 0x52
	*ptr++ = (BYTE)val;
 8004432:	2241      	movs	r2, #65	; 0x41
	*ptr++ = (BYTE)val; val >>= 8;
 8004434:	2172      	movs	r1, #114	; 0x72
 8004436:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
	*ptr++ = (BYTE)val; val >>= 8;
 800443a:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
	*ptr++ = (BYTE)val; val >>= 8;
 800443e:	2361      	movs	r3, #97	; 0x61
 8004440:	f884 3036 	strb.w	r3, [r4, #54]	; 0x36
	*ptr++ = (BYTE)val;
 8004444:	f884 2037 	strb.w	r2, [r4, #55]	; 0x37
	*ptr++ = (BYTE)val; val >>= 8;
 8004448:	f884 221a 	strb.w	r2, [r4, #538]	; 0x21a
	*ptr++ = (BYTE)val;
 800444c:	f884 321b 	strb.w	r3, [r4, #539]	; 0x21b
	*ptr++ = (BYTE)val; val >>= 8;
 8004450:	f884 1218 	strb.w	r1, [r4, #536]	; 0x218
	*ptr++ = (BYTE)val; val >>= 8;
 8004454:	f884 1219 	strb.w	r1, [r4, #537]	; 0x219
			st_dword(fs->win + FSI_Free_Count, fs->free_clst);
 8004458:	f504 7007 	add.w	r0, r4, #540	; 0x21c
 800445c:	6961      	ldr	r1, [r4, #20]
 800445e:	f7ff fe9f 	bl	80041a0 <st_dword>
			st_dword(fs->win + FSI_Nxt_Free, fs->last_clst);
 8004462:	6921      	ldr	r1, [r4, #16]
 8004464:	f504 7008 	add.w	r0, r4, #544	; 0x220
 8004468:	f7ff fe9a 	bl	80041a0 <st_dword>
			fs->winsect = fs->volbase + 1;
 800446c:	6a22      	ldr	r2, [r4, #32]
			disk_write(fs->drv, fs->win, fs->winsect, 1);
 800446e:	7860      	ldrb	r0, [r4, #1]
			fs->winsect = fs->volbase + 1;
 8004470:	3201      	adds	r2, #1
 8004472:	6322      	str	r2, [r4, #48]	; 0x30
			disk_write(fs->drv, fs->win, fs->winsect, 1);
 8004474:	463b      	mov	r3, r7
 8004476:	4631      	mov	r1, r6
 8004478:	f7ff fe6e 	bl	8004158 <disk_write>
			fs->fsi_flag = 0;
 800447c:	7125      	strb	r5, [r4, #4]
		if (disk_ioctl(fs->drv, CTRL_SYNC, 0) != RES_OK) res = FR_DISK_ERR;
 800447e:	2200      	movs	r2, #0
 8004480:	4611      	mov	r1, r2
 8004482:	7860      	ldrb	r0, [r4, #1]
 8004484:	f7ff fe76 	bl	8004174 <disk_ioctl>
 8004488:	3000      	adds	r0, #0
 800448a:	bf18      	it	ne
 800448c:	2001      	movne	r0, #1
}
 800448e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08004490 <move_window>:
	if (sector != fs->winsect) {	/* Window offset changed? */
 8004490:	6b03      	ldr	r3, [r0, #48]	; 0x30
 8004492:	428b      	cmp	r3, r1
{
 8004494:	b570      	push	{r4, r5, r6, lr}
 8004496:	4606      	mov	r6, r0
 8004498:	460d      	mov	r5, r1
	if (sector != fs->winsect) {	/* Window offset changed? */
 800449a:	d012      	beq.n	80044c2 <move_window+0x32>
		res = sync_window(fs);		/* Write-back changes */
 800449c:	f7ff ffa8 	bl	80043f0 <sync_window>
		if (res == FR_OK) {			/* Fill sector window with new data */
 80044a0:	4604      	mov	r4, r0
 80044a2:	b960      	cbnz	r0, 80044be <move_window+0x2e>
			if (disk_read(fs->drv, fs->win, sector, 1) != RES_OK) {
 80044a4:	462a      	mov	r2, r5
 80044a6:	2301      	movs	r3, #1
 80044a8:	f106 0134 	add.w	r1, r6, #52	; 0x34
 80044ac:	7870      	ldrb	r0, [r6, #1]
 80044ae:	f7ff fe45 	bl	800413c <disk_read>
 80044b2:	2800      	cmp	r0, #0
				res = FR_DISK_ERR;
 80044b4:	bf1c      	itt	ne
 80044b6:	f04f 35ff 	movne.w	r5, #4294967295
 80044ba:	2401      	movne	r4, #1
			fs->winsect = sector;
 80044bc:	6335      	str	r5, [r6, #48]	; 0x30
}
 80044be:	4620      	mov	r0, r4
 80044c0:	bd70      	pop	{r4, r5, r6, pc}
	FRESULT res = FR_OK;
 80044c2:	2400      	movs	r4, #0
 80044c4:	e7fb      	b.n	80044be <move_window+0x2e>
	...

080044c8 <check_fs>:
	fs->wflag = 0; fs->winsect = 0xFFFFFFFF;		/* Invaidate window */
 80044c8:	2300      	movs	r3, #0
{
 80044ca:	b510      	push	{r4, lr}
	fs->wflag = 0; fs->winsect = 0xFFFFFFFF;		/* Invaidate window */
 80044cc:	70c3      	strb	r3, [r0, #3]
 80044ce:	f04f 33ff 	mov.w	r3, #4294967295
 80044d2:	6303      	str	r3, [r0, #48]	; 0x30
{
 80044d4:	4604      	mov	r4, r0
	if (move_window(fs, sect) != FR_OK) return 4;	/* Load boot record */
 80044d6:	f7ff ffdb 	bl	8004490 <move_window>
 80044da:	bb30      	cbnz	r0, 800452a <check_fs+0x62>
	rv = rv << 8 | ptr[0];
 80044dc:	f894 2233 	ldrb.w	r2, [r4, #563]	; 0x233
 80044e0:	f894 3232 	ldrb.w	r3, [r4, #562]	; 0x232
 80044e4:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
	if (ld_word(fs->win + BS_55AA) != 0xAA55) return 3;	/* Check boot record signature (always placed here even if the sector size is >512) */
 80044e8:	f64a 2255 	movw	r2, #43605	; 0xaa55
 80044ec:	4293      	cmp	r3, r2
 80044ee:	d11e      	bne.n	800452e <check_fs+0x66>
	if (fs->win[BS_JmpBoot] == 0xE9 || (fs->win[BS_JmpBoot] == 0xEB && fs->win[BS_JmpBoot + 2] == 0x90)) {
 80044f0:	f894 3034 	ldrb.w	r3, [r4, #52]	; 0x34
 80044f4:	2be9      	cmp	r3, #233	; 0xe9
 80044f6:	d005      	beq.n	8004504 <check_fs+0x3c>
 80044f8:	6b63      	ldr	r3, [r4, #52]	; 0x34
 80044fa:	4a10      	ldr	r2, [pc, #64]	; (800453c <check_fs+0x74>)
 80044fc:	f003 13ff 	and.w	r3, r3, #16711935	; 0xff00ff
 8004500:	4293      	cmp	r3, r2
 8004502:	d116      	bne.n	8004532 <check_fs+0x6a>
		if ((ld_dword(fs->win + BS_FilSysType) & 0xFFFFFF) == 0x544146) return 0;	/* Check "FAT" string */
 8004504:	f104 006a 	add.w	r0, r4, #106	; 0x6a
 8004508:	f7ff fe42 	bl	8004190 <ld_dword>
 800450c:	4b0c      	ldr	r3, [pc, #48]	; (8004540 <check_fs+0x78>)
 800450e:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
 8004512:	4298      	cmp	r0, r3
 8004514:	d00f      	beq.n	8004536 <check_fs+0x6e>
		if (ld_dword(fs->win + BS_FilSysType32) == 0x33544146) return 0;			/* Check "FAT3" string */
 8004516:	f104 0086 	add.w	r0, r4, #134	; 0x86
 800451a:	f7ff fe39 	bl	8004190 <ld_dword>
		if ((ld_dword(fs->win + BS_FilSysType) & 0xFFFFFF) == 0x544146) return 0;	/* Check "FAT" string */
 800451e:	4b09      	ldr	r3, [pc, #36]	; (8004544 <check_fs+0x7c>)
 8004520:	4298      	cmp	r0, r3
 8004522:	bf14      	ite	ne
 8004524:	2002      	movne	r0, #2
 8004526:	2000      	moveq	r0, #0
 8004528:	bd10      	pop	{r4, pc}
	if (move_window(fs, sect) != FR_OK) return 4;	/* Load boot record */
 800452a:	2004      	movs	r0, #4
 800452c:	bd10      	pop	{r4, pc}
	if (ld_word(fs->win + BS_55AA) != 0xAA55) return 3;	/* Check boot record signature (always placed here even if the sector size is >512) */
 800452e:	2003      	movs	r0, #3
 8004530:	bd10      	pop	{r4, pc}
	return 2;
 8004532:	2002      	movs	r0, #2
 8004534:	bd10      	pop	{r4, pc}
		if ((ld_dword(fs->win + BS_FilSysType) & 0xFFFFFF) == 0x544146) return 0;	/* Check "FAT" string */
 8004536:	2000      	movs	r0, #0
}
 8004538:	bd10      	pop	{r4, pc}
 800453a:	bf00      	nop
 800453c:	009000eb 	.word	0x009000eb
 8004540:	00544146 	.word	0x00544146
 8004544:	33544146 	.word	0x33544146

08004548 <find_volume>:
{
 8004548:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
	*rfs = 0;
 800454c:	2300      	movs	r3, #0
{
 800454e:	b085      	sub	sp, #20
	*rfs = 0;
 8004550:	600b      	str	r3, [r1, #0]
{
 8004552:	460f      	mov	r7, r1
 8004554:	4615      	mov	r5, r2
	vol = get_ldnumber(path);
 8004556:	f7ff fed2 	bl	80042fe <get_ldnumber>
	if (vol < 0) return FR_INVALID_DRIVE;
 800455a:	1e06      	subs	r6, r0, #0
 800455c:	f2c0 815e 	blt.w	800481c <find_volume+0x2d4>
	fs = FatFs[vol];					/* Get pointer to the file system object */
 8004560:	4bb2      	ldr	r3, [pc, #712]	; (800482c <find_volume+0x2e4>)
 8004562:	f853 4026 	ldr.w	r4, [r3, r6, lsl #2]
	if (!fs) return FR_NOT_ENABLED;		/* Is the file system object available? */
 8004566:	2c00      	cmp	r4, #0
 8004568:	f000 815a 	beq.w	8004820 <find_volume+0x2d8>
	*rfs = fs;							/* Return pointer to the file system object */
 800456c:	603c      	str	r4, [r7, #0]
	if (fs->fs_type) {					/* If the volume has been mounted */
 800456e:	7823      	ldrb	r3, [r4, #0]
	mode &= (BYTE)~FA_READ;				/* Desired access mode, write access or not */
 8004570:	f005 05fe 	and.w	r5, r5, #254	; 0xfe
	if (fs->fs_type) {					/* If the volume has been mounted */
 8004574:	b173      	cbz	r3, 8004594 <find_volume+0x4c>
		stat = disk_status(fs->drv);
 8004576:	7860      	ldrb	r0, [r4, #1]
 8004578:	f7ff fdc6 	bl	8004108 <disk_status>
		if (!(stat & STA_NOINIT)) {		/* and the physical drive is kept initialized */
 800457c:	07c1      	lsls	r1, r0, #31
 800457e:	d409      	bmi.n	8004594 <find_volume+0x4c>
			if (!_FS_READONLY && mode && (stat & STA_PROTECT)) {	/* Check write protection if needed */
 8004580:	2d00      	cmp	r5, #0
 8004582:	f000 814f 	beq.w	8004824 <find_volume+0x2dc>
 8004586:	f010 0004 	ands.w	r0, r0, #4
 800458a:	d000      	beq.n	800458e <find_volume+0x46>
				return FR_WRITE_PROTECTED;
 800458c:	200a      	movs	r0, #10
}
 800458e:	b005      	add	sp, #20
 8004590:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
	fs->fs_type = 0;					/* Clear the file system object */
 8004594:	2300      	movs	r3, #0
	fs->drv = LD2PD(vol);				/* Bind the logical drive and a physical drive */
 8004596:	b2f0      	uxtb	r0, r6
	fs->fs_type = 0;					/* Clear the file system object */
 8004598:	7023      	strb	r3, [r4, #0]
	fs->drv = LD2PD(vol);				/* Bind the logical drive and a physical drive */
 800459a:	7060      	strb	r0, [r4, #1]
	stat = disk_initialize(fs->drv);	/* Initialize the physical drive */
 800459c:	f7ff fdbe 	bl	800411c <disk_initialize>
	if (stat & STA_NOINIT) { 			/* Check if the initialization succeeded */
 80045a0:	07c2      	lsls	r2, r0, #31
 80045a2:	f100 8141 	bmi.w	8004828 <find_volume+0x2e0>
	if (!_FS_READONLY && mode && (stat & STA_PROTECT)) { /* Check disk write protection if needed */
 80045a6:	b10d      	cbz	r5, 80045ac <find_volume+0x64>
 80045a8:	0743      	lsls	r3, r0, #29
 80045aa:	d4ef      	bmi.n	800458c <find_volume+0x44>
	if (disk_ioctl(fs->drv, GET_SECTOR_SIZE, &SS(fs)) != RES_OK) return FR_DISK_ERR;
 80045ac:	f104 020c 	add.w	r2, r4, #12
 80045b0:	2102      	movs	r1, #2
 80045b2:	7860      	ldrb	r0, [r4, #1]
 80045b4:	f7ff fdde 	bl	8004174 <disk_ioctl>
 80045b8:	b108      	cbz	r0, 80045be <find_volume+0x76>
 80045ba:	2001      	movs	r0, #1
 80045bc:	e7e7      	b.n	800458e <find_volume+0x46>
	if (SS(fs) > _MAX_SS || SS(fs) < _MIN_SS || (SS(fs) & (SS(fs) - 1))) return FR_DISK_ERR;
 80045be:	89a3      	ldrh	r3, [r4, #12]
 80045c0:	f5a3 7200 	sub.w	r2, r3, #512	; 0x200
 80045c4:	f5b2 6f60 	cmp.w	r2, #3584	; 0xe00
 80045c8:	d8f7      	bhi.n	80045ba <find_volume+0x72>
 80045ca:	1e5e      	subs	r6, r3, #1
 80045cc:	401e      	ands	r6, r3
 80045ce:	d1f4      	bne.n	80045ba <find_volume+0x72>
	fmt = check_fs(fs, bsect);			/* Load sector 0 and check if it is an FAT-VBR as SFD */
 80045d0:	4631      	mov	r1, r6
 80045d2:	4620      	mov	r0, r4
 80045d4:	f7ff ff78 	bl	80044c8 <check_fs>
	if (fmt == 2 || (fmt < 2 && LD2PT(vol) != 0)) {	/* Not an FAT-VBR or forced partition number */
 80045d8:	2802      	cmp	r0, #2
 80045da:	f040 8101 	bne.w	80047e0 <find_volume+0x298>
 80045de:	f504 71fd 	add.w	r1, r4, #506	; 0x1fa
			br[i] = pt[PTE_System] ? ld_dword(pt + PTE_StLba) : 0;
 80045e2:	f811 0c04 	ldrb.w	r0, [r1, #-4]
 80045e6:	b110      	cbz	r0, 80045ee <find_volume+0xa6>
 80045e8:	4608      	mov	r0, r1
 80045ea:	f7ff fdd1 	bl	8004190 <ld_dword>
 80045ee:	f84d 0026 	str.w	r0, [sp, r6, lsl #2]
		for (i = 0; i < 4; i++) {		/* Get partition offset */
 80045f2:	3601      	adds	r6, #1
 80045f4:	2e04      	cmp	r6, #4
 80045f6:	f101 0110 	add.w	r1, r1, #16
 80045fa:	d1f2      	bne.n	80045e2 <find_volume+0x9a>
 80045fc:	2500      	movs	r5, #0
			bsect = br[i];
 80045fe:	f85d 6025 	ldr.w	r6, [sp, r5, lsl #2]
			fmt = bsect ? check_fs(fs, bsect) : 3;	/* Check the partition */
 8004602:	2e00      	cmp	r6, #0
 8004604:	f000 80e4 	beq.w	80047d0 <find_volume+0x288>
 8004608:	4631      	mov	r1, r6
 800460a:	4620      	mov	r0, r4
 800460c:	f7ff ff5c 	bl	80044c8 <check_fs>
		} while (LD2PT(vol) == 0 && fmt >= 2 && ++i < 4);
 8004610:	2801      	cmp	r0, #1
 8004612:	f200 80de 	bhi.w	80047d2 <find_volume+0x28a>
	rv = rv << 8 | ptr[0];
 8004616:	f894 2040 	ldrb.w	r2, [r4, #64]	; 0x40
 800461a:	f894 303f 	ldrb.w	r3, [r4, #63]	; 0x3f
		if (ld_word(fs->win + BPB_BytsPerSec) != SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_BytsPerSec must be equal to the physical sector size) */
 800461e:	f8b4 800c 	ldrh.w	r8, [r4, #12]
 8004622:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 8004626:	4598      	cmp	r8, r3
 8004628:	f040 80e0 	bne.w	80047ec <find_volume+0x2a4>
	rv = rv << 8 | ptr[0];
 800462c:	f894 304b 	ldrb.w	r3, [r4, #75]	; 0x4b
 8004630:	f894 104a 	ldrb.w	r1, [r4, #74]	; 0x4a
		if (fasize == 0) fasize = ld_dword(fs->win + BPB_FATSz32);
 8004634:	ea51 2103 	orrs.w	r1, r1, r3, lsl #8
 8004638:	d104      	bne.n	8004644 <find_volume+0xfc>
 800463a:	f104 0058 	add.w	r0, r4, #88	; 0x58
 800463e:	f7ff fda7 	bl	8004190 <ld_dword>
 8004642:	4601      	mov	r1, r0
		fs->n_fats = fs->win[BPB_NumFATs];				/* Number of FATs */
 8004644:	f894 7044 	ldrb.w	r7, [r4, #68]	; 0x44
		fs->fsize = fasize;
 8004648:	61e1      	str	r1, [r4, #28]
		if (fs->n_fats != 1 && fs->n_fats != 2) return FR_NO_FILESYSTEM;	/* (Must be 1 or 2) */
 800464a:	1e7b      	subs	r3, r7, #1
 800464c:	2b01      	cmp	r3, #1
		fs->n_fats = fs->win[BPB_NumFATs];				/* Number of FATs */
 800464e:	70a7      	strb	r7, [r4, #2]
		if (fs->n_fats != 1 && fs->n_fats != 2) return FR_NO_FILESYSTEM;	/* (Must be 1 or 2) */
 8004650:	f200 80cc 	bhi.w	80047ec <find_volume+0x2a4>
		fs->csize = fs->win[BPB_SecPerClus];			/* Cluster size */
 8004654:	f894 9041 	ldrb.w	r9, [r4, #65]	; 0x41
 8004658:	fa1f f389 	uxth.w	r3, r9
		fasize *= fs->n_fats;							/* Number of sectors for FAT area */
 800465c:	434f      	muls	r7, r1
		fs->csize = fs->win[BPB_SecPerClus];			/* Cluster size */
 800465e:	8163      	strh	r3, [r4, #10]
		if (fs->csize == 0 || (fs->csize & (fs->csize - 1))) return FR_NO_FILESYSTEM;	/* (Must be power of 2) */
 8004660:	2b00      	cmp	r3, #0
 8004662:	f000 80c3 	beq.w	80047ec <find_volume+0x2a4>
 8004666:	f109 33ff 	add.w	r3, r9, #4294967295
 800466a:	ea13 0f09 	tst.w	r3, r9
 800466e:	f040 80bd 	bne.w	80047ec <find_volume+0x2a4>
	rv = rv << 8 | ptr[0];
 8004672:	f894 3046 	ldrb.w	r3, [r4, #70]	; 0x46
 8004676:	f894 a045 	ldrb.w	sl, [r4, #69]	; 0x45
 800467a:	ea4a 2a03 	orr.w	sl, sl, r3, lsl #8
		if (fs->n_rootdir % (SS(fs) / SZDIRE)) return FR_NO_FILESYSTEM;	/* (Must be sector aligned) */
 800467e:	ea4f 1358 	mov.w	r3, r8, lsr #5
 8004682:	fbba fbf3 	udiv	fp, sl, r3
 8004686:	fb03 a31b 	mls	r3, r3, fp, sl
 800468a:	b29b      	uxth	r3, r3
		fs->n_rootdir = ld_word(fs->win + BPB_RootEntCnt);	/* Number of root directory entries */
 800468c:	f8a4 a008 	strh.w	sl, [r4, #8]
		if (fs->n_rootdir % (SS(fs) / SZDIRE)) return FR_NO_FILESYSTEM;	/* (Must be sector aligned) */
 8004690:	2b00      	cmp	r3, #0
 8004692:	f040 80ab 	bne.w	80047ec <find_volume+0x2a4>
	rv = rv << 8 | ptr[0];
 8004696:	f894 5048 	ldrb.w	r5, [r4, #72]	; 0x48
 800469a:	f894 0047 	ldrb.w	r0, [r4, #71]	; 0x47
		if (tsect == 0) tsect = ld_dword(fs->win + BPB_TotSec32);
 800469e:	ea50 2005 	orrs.w	r0, r0, r5, lsl #8
 80046a2:	d103      	bne.n	80046ac <find_volume+0x164>
 80046a4:	f104 0054 	add.w	r0, r4, #84	; 0x54
 80046a8:	f7ff fd72 	bl	8004190 <ld_dword>
	rv = rv << 8 | ptr[0];
 80046ac:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 80046b0:	f894 2042 	ldrb.w	r2, [r4, #66]	; 0x42
		if (nrsv == 0) return FR_NO_FILESYSTEM;			/* (Must not be 0) */
 80046b4:	ea52 2203 	orrs.w	r2, r2, r3, lsl #8
 80046b8:	f000 8098 	beq.w	80047ec <find_volume+0x2a4>
		sysect = nrsv + fasize + fs->n_rootdir / (SS(fs) / SZDIRE);	/* RSV + FAT + DIR */
 80046bc:	fa12 f38b 	uxtah	r3, r2, fp
 80046c0:	443b      	add	r3, r7
		if (tsect < sysect) return FR_NO_FILESYSTEM;	/* (Invalid volume size) */
 80046c2:	4298      	cmp	r0, r3
 80046c4:	f0c0 8092 	bcc.w	80047ec <find_volume+0x2a4>
		nclst = (tsect - sysect) / fs->csize;			/* Number of clusters */
 80046c8:	1ac5      	subs	r5, r0, r3
 80046ca:	fbb5 f5f9 	udiv	r5, r5, r9
		if (nclst == 0) return FR_NO_FILESYSTEM;		/* (Invalid volume size) */
 80046ce:	2d00      	cmp	r5, #0
 80046d0:	f000 808c 	beq.w	80047ec <find_volume+0x2a4>
		if (nclst <= MAX_FAT16) fmt = FS_FAT16;
 80046d4:	f64f 70f5 	movw	r0, #65525	; 0xfff5
 80046d8:	4285      	cmp	r5, r0
 80046da:	f200 8089 	bhi.w	80047f0 <find_volume+0x2a8>
		if (nclst <= MAX_FAT12) fmt = FS_FAT12;
 80046de:	f640 79f5 	movw	r9, #4085	; 0xff5
 80046e2:	454d      	cmp	r5, r9
 80046e4:	bf8c      	ite	hi
 80046e6:	f04f 0902 	movhi.w	r9, #2
 80046ea:	f04f 0901 	movls.w	r9, #1
		fs->n_fatent = nclst + 2;						/* Number of FAT entries */
 80046ee:	3502      	adds	r5, #2
		fs->fatbase = bsect + nrsv; 					/* FAT start sector */
 80046f0:	4432      	add	r2, r6
		fs->database = bsect + sysect;					/* Data start sector */
 80046f2:	4433      	add	r3, r6
		if (fmt == FS_FAT32) {
 80046f4:	f1b9 0f03 	cmp.w	r9, #3
		fs->n_fatent = nclst + 2;						/* Number of FAT entries */
 80046f8:	61a5      	str	r5, [r4, #24]
		fs->volbase = bsect;							/* Volume start sector */
 80046fa:	6226      	str	r6, [r4, #32]
		fs->fatbase = bsect + nrsv; 					/* FAT start sector */
 80046fc:	6262      	str	r2, [r4, #36]	; 0x24
		fs->database = bsect + sysect;					/* Data start sector */
 80046fe:	62e3      	str	r3, [r4, #44]	; 0x2c
		if (fmt == FS_FAT32) {
 8004700:	d179      	bne.n	80047f6 <find_volume+0x2ae>
	rv = rv << 8 | ptr[0];
 8004702:	f894 205f 	ldrb.w	r2, [r4, #95]	; 0x5f
 8004706:	f894 305e 	ldrb.w	r3, [r4, #94]	; 0x5e
			if (ld_word(fs->win + BPB_FSVer32) != 0) return FR_NO_FILESYSTEM;	/* (Must be FAT32 revision 0.0) */
 800470a:	ea53 2302 	orrs.w	r3, r3, r2, lsl #8
 800470e:	d16d      	bne.n	80047ec <find_volume+0x2a4>
			if (fs->n_rootdir) return FR_NO_FILESYSTEM;	/* (BPB_RootEntCnt must be 0) */
 8004710:	f1ba 0f00 	cmp.w	sl, #0
 8004714:	d16a      	bne.n	80047ec <find_volume+0x2a4>
			fs->dirbase = ld_dword(fs->win + BPB_RootClus32);	/* Root directory start cluster */
 8004716:	f104 0060 	add.w	r0, r4, #96	; 0x60
 800471a:	f7ff fd39 	bl	8004190 <ld_dword>
			szbfat = fs->n_fatent * 4;					/* (Needed FAT size) */
 800471e:	00ad      	lsls	r5, r5, #2
			fs->dirbase = ld_dword(fs->win + BPB_RootClus32);	/* Root directory start cluster */
 8004720:	62a0      	str	r0, [r4, #40]	; 0x28
		if (fs->fsize < (szbfat + (SS(fs) - 1)) / SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_FATSz must not be less than the size needed) */
 8004722:	f108 33ff 	add.w	r3, r8, #4294967295
 8004726:	441d      	add	r5, r3
 8004728:	fbb5 f8f8 	udiv	r8, r5, r8
 800472c:	4541      	cmp	r1, r8
 800472e:	d35d      	bcc.n	80047ec <find_volume+0x2a4>
		fs->last_clst = fs->free_clst = 0xFFFFFFFF;		/* Initialize cluster allocation information */
 8004730:	f04f 33ff 	mov.w	r3, #4294967295
 8004734:	6163      	str	r3, [r4, #20]
 8004736:	6123      	str	r3, [r4, #16]
		if (fmt == FS_FAT32				/* Enable FSINFO only if FAT32 and BPB_FSInfo32 == 1 */
 8004738:	f1b9 0f03 	cmp.w	r9, #3
		fs->fsi_flag = 0x80;
 800473c:	f04f 0380 	mov.w	r3, #128	; 0x80
 8004740:	7123      	strb	r3, [r4, #4]
		if (fmt == FS_FAT32				/* Enable FSINFO only if FAT32 and BPB_FSInfo32 == 1 */
 8004742:	d12f      	bne.n	80047a4 <find_volume+0x25c>
	rv = rv << 8 | ptr[0];
 8004744:	f894 2065 	ldrb.w	r2, [r4, #101]	; 0x65
 8004748:	f894 3064 	ldrb.w	r3, [r4, #100]	; 0x64
 800474c:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
			&& ld_word(fs->win + BPB_FSInfo32) == 1
 8004750:	2b01      	cmp	r3, #1
 8004752:	d127      	bne.n	80047a4 <find_volume+0x25c>
			&& move_window(fs, bsect + 1) == FR_OK)
 8004754:	1c71      	adds	r1, r6, #1
 8004756:	4620      	mov	r0, r4
 8004758:	f7ff fe9a 	bl	8004490 <move_window>
 800475c:	bb10      	cbnz	r0, 80047a4 <find_volume+0x25c>
	rv = rv << 8 | ptr[0];
 800475e:	f894 2233 	ldrb.w	r2, [r4, #563]	; 0x233
 8004762:	f894 3232 	ldrb.w	r3, [r4, #562]	; 0x232
			fs->fsi_flag = 0;
 8004766:	7120      	strb	r0, [r4, #4]
	rv = rv << 8 | ptr[0];
 8004768:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
			if (ld_word(fs->win + BS_55AA) == 0xAA55	/* Load FSINFO data if available */
 800476c:	f64a 2255 	movw	r2, #43605	; 0xaa55
 8004770:	4293      	cmp	r3, r2
 8004772:	d117      	bne.n	80047a4 <find_volume+0x25c>
				&& ld_dword(fs->win + FSI_LeadSig) == 0x41615252
 8004774:	f104 0034 	add.w	r0, r4, #52	; 0x34
 8004778:	f7ff fd0a 	bl	8004190 <ld_dword>
 800477c:	4b2c      	ldr	r3, [pc, #176]	; (8004830 <find_volume+0x2e8>)
 800477e:	4298      	cmp	r0, r3
 8004780:	d110      	bne.n	80047a4 <find_volume+0x25c>
				&& ld_dword(fs->win + FSI_StrucSig) == 0x61417272)
 8004782:	f504 7006 	add.w	r0, r4, #536	; 0x218
 8004786:	f7ff fd03 	bl	8004190 <ld_dword>
 800478a:	4b2a      	ldr	r3, [pc, #168]	; (8004834 <find_volume+0x2ec>)
 800478c:	4298      	cmp	r0, r3
 800478e:	d109      	bne.n	80047a4 <find_volume+0x25c>
				fs->free_clst = ld_dword(fs->win + FSI_Free_Count);
 8004790:	f504 7007 	add.w	r0, r4, #540	; 0x21c
 8004794:	f7ff fcfc 	bl	8004190 <ld_dword>
 8004798:	6160      	str	r0, [r4, #20]
				fs->last_clst = ld_dword(fs->win + FSI_Nxt_Free);
 800479a:	f504 7008 	add.w	r0, r4, #544	; 0x220
 800479e:	f7ff fcf7 	bl	8004190 <ld_dword>
 80047a2:	6120      	str	r0, [r4, #16]
	fs->id = ++Fsid;		/* File system mount ID */
 80047a4:	4a24      	ldr	r2, [pc, #144]	; (8004838 <find_volume+0x2f0>)
	fs->fs_type = fmt;		/* FAT sub-type */
 80047a6:	f884 9000 	strb.w	r9, [r4]
	fs->id = ++Fsid;		/* File system mount ID */
 80047aa:	8813      	ldrh	r3, [r2, #0]
 80047ac:	3301      	adds	r3, #1
 80047ae:	b29b      	uxth	r3, r3
 80047b0:	8013      	strh	r3, [r2, #0]
 80047b2:	80e3      	strh	r3, [r4, #6]
		if (Files[i].fs == fs) Files[i].fs = 0;
 80047b4:	4b21      	ldr	r3, [pc, #132]	; (800483c <find_volume+0x2f4>)
 80047b6:	681a      	ldr	r2, [r3, #0]
 80047b8:	4294      	cmp	r4, r2
 80047ba:	bf04      	itt	eq
 80047bc:	2200      	moveq	r2, #0
 80047be:	601a      	streq	r2, [r3, #0]
 80047c0:	691a      	ldr	r2, [r3, #16]
 80047c2:	4294      	cmp	r4, r2
 80047c4:	f04f 0000 	mov.w	r0, #0
 80047c8:	f47f aee1 	bne.w	800458e <find_volume+0x46>
 80047cc:	6118      	str	r0, [r3, #16]
 80047ce:	e6de      	b.n	800458e <find_volume+0x46>
			fmt = bsect ? check_fs(fs, bsect) : 3;	/* Check the partition */
 80047d0:	2003      	movs	r0, #3
		} while (LD2PT(vol) == 0 && fmt >= 2 && ++i < 4);
 80047d2:	3501      	adds	r5, #1
 80047d4:	2d04      	cmp	r5, #4
 80047d6:	f47f af12 	bne.w	80045fe <find_volume+0xb6>
	if (fmt == 4) return FR_DISK_ERR;		/* An error occured in the disk I/O layer */
 80047da:	2804      	cmp	r0, #4
 80047dc:	d106      	bne.n	80047ec <find_volume+0x2a4>
 80047de:	e6ec      	b.n	80045ba <find_volume+0x72>
 80047e0:	2804      	cmp	r0, #4
 80047e2:	f43f aeea 	beq.w	80045ba <find_volume+0x72>
	if (fmt >= 2) return FR_NO_FILESYSTEM;	/* No FAT volume is found */
 80047e6:	2801      	cmp	r0, #1
 80047e8:	f67f af15 	bls.w	8004616 <find_volume+0xce>
 80047ec:	200d      	movs	r0, #13
 80047ee:	e6ce      	b.n	800458e <find_volume+0x46>
		fmt = FS_FAT32;
 80047f0:	f04f 0903 	mov.w	r9, #3
 80047f4:	e77b      	b.n	80046ee <find_volume+0x1a6>
			if (fs->n_rootdir == 0)	return FR_NO_FILESYSTEM;/* (BPB_RootEntCnt must not be 0) */
 80047f6:	f1ba 0f00 	cmp.w	sl, #0
 80047fa:	d0f7      	beq.n	80047ec <find_volume+0x2a4>
				fs->n_fatent * 2 : fs->n_fatent * 3 / 2 + (fs->n_fatent & 1);
 80047fc:	f1b9 0f02 	cmp.w	r9, #2
 8004800:	ea4f 0045 	mov.w	r0, r5, lsl #1
 8004804:	bf18      	it	ne
 8004806:	1940      	addne	r0, r0, r5
			fs->dirbase = fs->fatbase + fasize;			/* Root directory start sector */
 8004808:	443a      	add	r2, r7
				fs->n_fatent * 2 : fs->n_fatent * 3 / 2 + (fs->n_fatent & 1);
 800480a:	bf18      	it	ne
 800480c:	f005 0501 	andne.w	r5, r5, #1
			fs->dirbase = fs->fatbase + fasize;			/* Root directory start sector */
 8004810:	62a2      	str	r2, [r4, #40]	; 0x28
				fs->n_fatent * 2 : fs->n_fatent * 3 / 2 + (fs->n_fatent & 1);
 8004812:	bf0c      	ite	eq
 8004814:	4605      	moveq	r5, r0
 8004816:	eb05 0550 	addne.w	r5, r5, r0, lsr #1
 800481a:	e782      	b.n	8004722 <find_volume+0x1da>
	if (vol < 0) return FR_INVALID_DRIVE;
 800481c:	200b      	movs	r0, #11
 800481e:	e6b6      	b.n	800458e <find_volume+0x46>
	if (!fs) return FR_NOT_ENABLED;		/* Is the file system object available? */
 8004820:	200c      	movs	r0, #12
 8004822:	e6b4      	b.n	800458e <find_volume+0x46>
			return FR_OK;				/* The file system object is valid */
 8004824:	4628      	mov	r0, r5
 8004826:	e6b2      	b.n	800458e <find_volume+0x46>
		return FR_NOT_READY;			/* Failed to initialize due to no medium or hard error */
 8004828:	2003      	movs	r0, #3
 800482a:	e6b0      	b.n	800458e <find_volume+0x46>
 800482c:	200000ac 	.word	0x200000ac
 8004830:	41615252 	.word	0x41615252
 8004834:	61417272 	.word	0x61417272
 8004838:	200000d0 	.word	0x200000d0
 800483c:	200000b0 	.word	0x200000b0

08004840 <put_fat>:
	if (clst >= 2 && clst < fs->n_fatent) {	/* Check if in valid range */
 8004840:	2901      	cmp	r1, #1
{
 8004842:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004846:	4604      	mov	r4, r0
 8004848:	460d      	mov	r5, r1
 800484a:	4617      	mov	r7, r2
	if (clst >= 2 && clst < fs->n_fatent) {	/* Check if in valid range */
 800484c:	f240 808a 	bls.w	8004964 <put_fat+0x124>
 8004850:	6983      	ldr	r3, [r0, #24]
 8004852:	4299      	cmp	r1, r3
 8004854:	f080 8086 	bcs.w	8004964 <put_fat+0x124>
		switch (fs->fs_type) {
 8004858:	7803      	ldrb	r3, [r0, #0]
 800485a:	2b02      	cmp	r3, #2
 800485c:	d049      	beq.n	80048f2 <put_fat+0xb2>
 800485e:	2b03      	cmp	r3, #3
 8004860:	d060      	beq.n	8004924 <put_fat+0xe4>
 8004862:	2b01      	cmp	r3, #1
 8004864:	d17e      	bne.n	8004964 <put_fat+0x124>
			bc = (UINT)clst; bc += bc / 2;
 8004866:	eb01 0a51 	add.w	sl, r1, r1, lsr #1
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 800486a:	6a41      	ldr	r1, [r0, #36]	; 0x24
 800486c:	8983      	ldrh	r3, [r0, #12]
 800486e:	fbba f3f3 	udiv	r3, sl, r3
 8004872:	4419      	add	r1, r3
 8004874:	f7ff fe0c 	bl	8004490 <move_window>
 8004878:	4606      	mov	r6, r0
			if (res != FR_OK) break;
 800487a:	bb78      	cbnz	r0, 80048dc <put_fat+0x9c>
			p = fs->win + bc++ % SS(fs);
 800487c:	89a3      	ldrh	r3, [r4, #12]
 800487e:	fbba f2f3 	udiv	r2, sl, r3
 8004882:	f104 0834 	add.w	r8, r4, #52	; 0x34
 8004886:	fb03 a212 	mls	r2, r3, r2, sl
			*p = (clst & 1) ? ((*p & 0x0F) | ((BYTE)val << 4)) : (BYTE)val;
 800488a:	f015 0501 	ands.w	r5, r5, #1
 800488e:	bf1f      	itttt	ne
 8004890:	f818 3002 	ldrbne.w	r3, [r8, r2]
 8004894:	f003 010f 	andne.w	r1, r3, #15
 8004898:	013b      	lslne	r3, r7, #4
 800489a:	f003 03f0 	andne.w	r3, r3, #240	; 0xf0
 800489e:	bf14      	ite	ne
 80048a0:	430b      	orrne	r3, r1
 80048a2:	b2fb      	uxtbeq	r3, r7
 80048a4:	f808 3002 	strb.w	r3, [r8, r2]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 80048a8:	6a61      	ldr	r1, [r4, #36]	; 0x24
			fs->wflag = 1;
 80048aa:	2301      	movs	r3, #1
 80048ac:	70e3      	strb	r3, [r4, #3]
			p = fs->win + bc++ % SS(fs);
 80048ae:	f10a 0901 	add.w	r9, sl, #1
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 80048b2:	89a3      	ldrh	r3, [r4, #12]
 80048b4:	fbb9 f3f3 	udiv	r3, r9, r3
 80048b8:	4620      	mov	r0, r4
 80048ba:	4419      	add	r1, r3
 80048bc:	f7ff fde8 	bl	8004490 <move_window>
			if (res != FR_OK) break;
 80048c0:	4606      	mov	r6, r0
 80048c2:	b958      	cbnz	r0, 80048dc <put_fat+0x9c>
			p = fs->win + bc % SS(fs);
 80048c4:	89a3      	ldrh	r3, [r4, #12]
 80048c6:	fbb9 f2f3 	udiv	r2, r9, r3
 80048ca:	fb03 9212 	mls	r2, r3, r2, r9
			*p = (clst & 1) ? (BYTE)(val >> 4) : ((*p & 0xF0) | ((BYTE)(val >> 8) & 0x0F));
 80048ce:	b145      	cbz	r5, 80048e2 <put_fat+0xa2>
 80048d0:	f3c7 1707 	ubfx	r7, r7, #4, #8
 80048d4:	f808 7002 	strb.w	r7, [r8, r2]
			fs->wflag = 1;
 80048d8:	2301      	movs	r3, #1
 80048da:	70e3      	strb	r3, [r4, #3]
}
 80048dc:	4630      	mov	r0, r6
 80048de:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
			*p = (clst & 1) ? (BYTE)(val >> 4) : ((*p & 0xF0) | ((BYTE)(val >> 8) & 0x0F));
 80048e2:	f818 3002 	ldrb.w	r3, [r8, r2]
 80048e6:	f3c7 2703 	ubfx	r7, r7, #8, #4
 80048ea:	f023 030f 	bic.w	r3, r3, #15
 80048ee:	431f      	orrs	r7, r3
 80048f0:	e7f0      	b.n	80048d4 <put_fat+0x94>
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 2)));
 80048f2:	8983      	ldrh	r3, [r0, #12]
 80048f4:	085b      	lsrs	r3, r3, #1
 80048f6:	fbb1 f3f3 	udiv	r3, r1, r3
 80048fa:	6a41      	ldr	r1, [r0, #36]	; 0x24
 80048fc:	4419      	add	r1, r3
 80048fe:	f7ff fdc7 	bl	8004490 <move_window>
			if (res != FR_OK) break;
 8004902:	4606      	mov	r6, r0
 8004904:	2800      	cmp	r0, #0
 8004906:	d1e9      	bne.n	80048dc <put_fat+0x9c>
			st_word(fs->win + clst * 2 % SS(fs), (WORD)val);
 8004908:	89a1      	ldrh	r1, [r4, #12]
 800490a:	006d      	lsls	r5, r5, #1
 800490c:	f104 0234 	add.w	r2, r4, #52	; 0x34
 8004910:	fbb5 f3f1 	udiv	r3, r5, r1
 8004914:	fb01 5513 	mls	r5, r1, r3, r5
 8004918:	1953      	adds	r3, r2, r5
	*ptr++ = (BYTE)val; val >>= 8;
 800491a:	5557      	strb	r7, [r2, r5]
 800491c:	f3c7 2707 	ubfx	r7, r7, #8, #8
	*ptr++ = (BYTE)val;
 8004920:	705f      	strb	r7, [r3, #1]
 8004922:	e7d9      	b.n	80048d8 <put_fat+0x98>
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 4)));
 8004924:	8983      	ldrh	r3, [r0, #12]
 8004926:	089b      	lsrs	r3, r3, #2
 8004928:	fbb1 f3f3 	udiv	r3, r1, r3
 800492c:	6a41      	ldr	r1, [r0, #36]	; 0x24
 800492e:	4419      	add	r1, r3
 8004930:	f7ff fdae 	bl	8004490 <move_window>
			if (res != FR_OK) break;
 8004934:	4606      	mov	r6, r0
 8004936:	2800      	cmp	r0, #0
 8004938:	d1d0      	bne.n	80048dc <put_fat+0x9c>
				val = (val & 0x0FFFFFFF) | (ld_dword(fs->win + clst * 4 % SS(fs)) & 0xF0000000);
 800493a:	89a1      	ldrh	r1, [r4, #12]
 800493c:	00ad      	lsls	r5, r5, #2
 800493e:	f104 0334 	add.w	r3, r4, #52	; 0x34
 8004942:	fbb5 f2f1 	udiv	r2, r5, r1
 8004946:	fb01 5512 	mls	r5, r1, r2, r5
 800494a:	441d      	add	r5, r3
 800494c:	4628      	mov	r0, r5
 800494e:	f7ff fc1f 	bl	8004190 <ld_dword>
 8004952:	f027 4770 	bic.w	r7, r7, #4026531840	; 0xf0000000
 8004956:	f000 4170 	and.w	r1, r0, #4026531840	; 0xf0000000
			st_dword(fs->win + clst * 4 % SS(fs), val);
 800495a:	4339      	orrs	r1, r7
 800495c:	4628      	mov	r0, r5
 800495e:	f7ff fc1f 	bl	80041a0 <st_dword>
 8004962:	e7b9      	b.n	80048d8 <put_fat+0x98>
	FRESULT res = FR_INT_ERR;
 8004964:	2602      	movs	r6, #2
 8004966:	e7b9      	b.n	80048dc <put_fat+0x9c>

08004968 <get_fat.isra.8>:
	if (clst < 2 || clst >= fs->n_fatent) {	/* Check if in valid range */
 8004968:	2901      	cmp	r1, #1
DWORD get_fat (	/* 0xFFFFFFFF:Disk error, 1:Internal error, 2..0x7FFFFFFF:Cluster status */
 800496a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800496c:	4604      	mov	r4, r0
 800496e:	460e      	mov	r6, r1
	if (clst < 2 || clst >= fs->n_fatent) {	/* Check if in valid range */
 8004970:	d968      	bls.n	8004a44 <get_fat.isra.8+0xdc>
 8004972:	6983      	ldr	r3, [r0, #24]
 8004974:	4299      	cmp	r1, r3
 8004976:	d265      	bcs.n	8004a44 <get_fat.isra.8+0xdc>
		switch (fs->fs_type) {
 8004978:	7803      	ldrb	r3, [r0, #0]
 800497a:	2b02      	cmp	r3, #2
 800497c:	d032      	beq.n	80049e4 <get_fat.isra.8+0x7c>
 800497e:	2b03      	cmp	r3, #3
 8004980:	d048      	beq.n	8004a14 <get_fat.isra.8+0xac>
 8004982:	2b01      	cmp	r3, #1
 8004984:	d15e      	bne.n	8004a44 <get_fat.isra.8+0xdc>
			bc = (UINT)clst; bc += bc / 2;
 8004986:	eb01 0551 	add.w	r5, r1, r1, lsr #1
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800498a:	6a41      	ldr	r1, [r0, #36]	; 0x24
 800498c:	8983      	ldrh	r3, [r0, #12]
 800498e:	fbb5 f3f3 	udiv	r3, r5, r3
 8004992:	4419      	add	r1, r3
 8004994:	f7ff fd7c 	bl	8004490 <move_window>
 8004998:	b110      	cbz	r0, 80049a0 <get_fat.isra.8+0x38>
		val = 0xFFFFFFFF;	/* Default value falls on disk error */
 800499a:	f04f 30ff 	mov.w	r0, #4294967295
 800499e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
			wc = fs->win[bc++ % SS(fs)];
 80049a0:	89a1      	ldrh	r1, [r4, #12]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 80049a2:	6a63      	ldr	r3, [r4, #36]	; 0x24
			wc = fs->win[bc++ % SS(fs)];
 80049a4:	fbb5 f2f1 	udiv	r2, r5, r1
 80049a8:	fb01 5212 	mls	r2, r1, r2, r5
 80049ac:	4422      	add	r2, r4
 80049ae:	1c6f      	adds	r7, r5, #1
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 80049b0:	4620      	mov	r0, r4
 80049b2:	fbb7 f1f1 	udiv	r1, r7, r1
 80049b6:	4419      	add	r1, r3
			wc = fs->win[bc++ % SS(fs)];
 80049b8:	f892 5034 	ldrb.w	r5, [r2, #52]	; 0x34
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 80049bc:	f7ff fd68 	bl	8004490 <move_window>
 80049c0:	2800      	cmp	r0, #0
 80049c2:	d1ea      	bne.n	800499a <get_fat.isra.8+0x32>
			wc |= fs->win[bc % SS(fs)] << 8;
 80049c4:	89a2      	ldrh	r2, [r4, #12]
 80049c6:	fbb7 f3f2 	udiv	r3, r7, r2
 80049ca:	fb02 7313 	mls	r3, r2, r3, r7
 80049ce:	441c      	add	r4, r3
			val = (clst & 1) ? (wc >> 4) : (wc & 0xFFF);
 80049d0:	07f3      	lsls	r3, r6, #31
			wc |= fs->win[bc % SS(fs)] << 8;
 80049d2:	f894 0034 	ldrb.w	r0, [r4, #52]	; 0x34
 80049d6:	ea45 2000 	orr.w	r0, r5, r0, lsl #8
			val = (clst & 1) ? (wc >> 4) : (wc & 0xFFF);
 80049da:	bf4c      	ite	mi
 80049dc:	0900      	lsrmi	r0, r0, #4
 80049de:	f3c0 000b 	ubfxpl	r0, r0, #0, #12
 80049e2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 80049e4:	8983      	ldrh	r3, [r0, #12]
 80049e6:	085b      	lsrs	r3, r3, #1
 80049e8:	fbb1 f3f3 	udiv	r3, r1, r3
 80049ec:	6a41      	ldr	r1, [r0, #36]	; 0x24
 80049ee:	4419      	add	r1, r3
 80049f0:	f7ff fd4e 	bl	8004490 <move_window>
 80049f4:	2800      	cmp	r0, #0
 80049f6:	d1d0      	bne.n	800499a <get_fat.isra.8+0x32>
			val = ld_word(fs->win + clst * 2 % SS(fs));
 80049f8:	89a1      	ldrh	r1, [r4, #12]
 80049fa:	0076      	lsls	r6, r6, #1
 80049fc:	f104 0234 	add.w	r2, r4, #52	; 0x34
 8004a00:	fbb6 f3f1 	udiv	r3, r6, r1
 8004a04:	fb01 6613 	mls	r6, r1, r3, r6
 8004a08:	1993      	adds	r3, r2, r6
	rv = rv << 8 | ptr[0];
 8004a0a:	5d90      	ldrb	r0, [r2, r6]
 8004a0c:	785b      	ldrb	r3, [r3, #1]
			val = ld_word(fs->win + clst * 2 % SS(fs));
 8004a0e:	ea40 2003 	orr.w	r0, r0, r3, lsl #8
 8004a12:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 8004a14:	8983      	ldrh	r3, [r0, #12]
 8004a16:	089b      	lsrs	r3, r3, #2
 8004a18:	fbb1 f3f3 	udiv	r3, r1, r3
 8004a1c:	6a41      	ldr	r1, [r0, #36]	; 0x24
 8004a1e:	4419      	add	r1, r3
 8004a20:	f7ff fd36 	bl	8004490 <move_window>
 8004a24:	2800      	cmp	r0, #0
 8004a26:	d1b8      	bne.n	800499a <get_fat.isra.8+0x32>
			val = ld_dword(fs->win + clst * 4 % SS(fs)) & 0x0FFFFFFF;
 8004a28:	89a2      	ldrh	r2, [r4, #12]
 8004a2a:	00b6      	lsls	r6, r6, #2
 8004a2c:	f104 0034 	add.w	r0, r4, #52	; 0x34
 8004a30:	fbb6 f3f2 	udiv	r3, r6, r2
 8004a34:	fb02 6613 	mls	r6, r2, r3, r6
 8004a38:	4430      	add	r0, r6
 8004a3a:	f7ff fba9 	bl	8004190 <ld_dword>
 8004a3e:	f020 4070 	bic.w	r0, r0, #4026531840	; 0xf0000000
 8004a42:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
			val = 1;	/* Internal error */
 8004a44:	2001      	movs	r0, #1
}
 8004a46:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08004a48 <create_chain>:
{
 8004a48:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004a4c:	4680      	mov	r8, r0
	FATFS *fs = obj->fs;
 8004a4e:	6805      	ldr	r5, [r0, #0]
	if (clst == 0) {	/* Create a new chain */
 8004a50:	460f      	mov	r7, r1
 8004a52:	b971      	cbnz	r1, 8004a72 <create_chain+0x2a>
		scl = fs->last_clst;				/* Get suggested cluster to start from */
 8004a54:	692e      	ldr	r6, [r5, #16]
		if (scl == 0 || scl >= fs->n_fatent) scl = 1;
 8004a56:	b1f6      	cbz	r6, 8004a96 <create_chain+0x4e>
 8004a58:	69ab      	ldr	r3, [r5, #24]
 8004a5a:	429e      	cmp	r6, r3
 8004a5c:	bf28      	it	cs
 8004a5e:	2601      	movcs	r6, #1
 8004a60:	4634      	mov	r4, r6
			if (ncl >= fs->n_fatent) {		/* Check wrap-around */
 8004a62:	69ab      	ldr	r3, [r5, #24]
			ncl++;							/* Next cluster */
 8004a64:	3401      	adds	r4, #1
			if (ncl >= fs->n_fatent) {		/* Check wrap-around */
 8004a66:	429c      	cmp	r4, r3
 8004a68:	d318      	bcc.n	8004a9c <create_chain+0x54>
				if (ncl > scl) return 0;	/* No free cluster */
 8004a6a:	2e01      	cmp	r6, #1
 8004a6c:	d815      	bhi.n	8004a9a <create_chain+0x52>
 8004a6e:	2400      	movs	r4, #0
 8004a70:	e009      	b.n	8004a86 <create_chain+0x3e>
		cs = get_fat(obj, clst);			/* Check the cluster status */
 8004a72:	4628      	mov	r0, r5
 8004a74:	f7ff ff78 	bl	8004968 <get_fat.isra.8>
		if (cs < 2) return 1;				/* Invalid FAT value */
 8004a78:	2801      	cmp	r0, #1
		cs = get_fat(obj, clst);			/* Check the cluster status */
 8004a7a:	4604      	mov	r4, r0
		if (cs < 2) return 1;				/* Invalid FAT value */
 8004a7c:	d937      	bls.n	8004aee <create_chain+0xa6>
		if (cs == 0xFFFFFFFF) return cs;	/* A disk error occurred */
 8004a7e:	1c43      	adds	r3, r0, #1
 8004a80:	d104      	bne.n	8004a8c <create_chain+0x44>
		ncl = (res == FR_DISK_ERR) ? 0xFFFFFFFF : 1;	/* Failed. Generate error status */
 8004a82:	f04f 34ff 	mov.w	r4, #4294967295
}
 8004a86:	4620      	mov	r0, r4
 8004a88:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		if (cs < fs->n_fatent) return cs;	/* It is already followed by next cluster */
 8004a8c:	69ab      	ldr	r3, [r5, #24]
 8004a8e:	4298      	cmp	r0, r3
 8004a90:	d3f9      	bcc.n	8004a86 <create_chain+0x3e>
 8004a92:	463e      	mov	r6, r7
 8004a94:	e7e4      	b.n	8004a60 <create_chain+0x18>
		if (scl == 0 || scl >= fs->n_fatent) scl = 1;
 8004a96:	2601      	movs	r6, #1
 8004a98:	e7e2      	b.n	8004a60 <create_chain+0x18>
				ncl = 2;
 8004a9a:	2402      	movs	r4, #2
			cs = get_fat(obj, ncl);			/* Get the cluster status */
 8004a9c:	4621      	mov	r1, r4
 8004a9e:	f8d8 0000 	ldr.w	r0, [r8]
 8004aa2:	f7ff ff61 	bl	8004968 <get_fat.isra.8>
			if (cs == 0) break;				/* Found a free cluster */
 8004aa6:	b130      	cbz	r0, 8004ab6 <create_chain+0x6e>
			if (cs == 1 || cs == 0xFFFFFFFF) return cs;	/* An error occurred */
 8004aa8:	2801      	cmp	r0, #1
 8004aaa:	d020      	beq.n	8004aee <create_chain+0xa6>
 8004aac:	3001      	adds	r0, #1
 8004aae:	d0e8      	beq.n	8004a82 <create_chain+0x3a>
			if (ncl == scl) return 0;		/* No free cluster */
 8004ab0:	42b4      	cmp	r4, r6
 8004ab2:	d1d6      	bne.n	8004a62 <create_chain+0x1a>
 8004ab4:	e7db      	b.n	8004a6e <create_chain+0x26>
		res = put_fat(fs, ncl, 0xFFFFFFFF);	/* Mark the new cluster 'EOC' */
 8004ab6:	f04f 32ff 	mov.w	r2, #4294967295
 8004aba:	4621      	mov	r1, r4
 8004abc:	4628      	mov	r0, r5
 8004abe:	f7ff febf 	bl	8004840 <put_fat>
		if (res == FR_OK && clst != 0) {
 8004ac2:	b990      	cbnz	r0, 8004aea <create_chain+0xa2>
 8004ac4:	b957      	cbnz	r7, 8004adc <create_chain+0x94>
		if (fs->free_clst <= fs->n_fatent - 2) fs->free_clst--;
 8004ac6:	69aa      	ldr	r2, [r5, #24]
 8004ac8:	696b      	ldr	r3, [r5, #20]
		fs->last_clst = ncl;
 8004aca:	612c      	str	r4, [r5, #16]
		if (fs->free_clst <= fs->n_fatent - 2) fs->free_clst--;
 8004acc:	3a02      	subs	r2, #2
 8004ace:	4293      	cmp	r3, r2
 8004ad0:	d90f      	bls.n	8004af2 <create_chain+0xaa>
		fs->fsi_flag |= 1;
 8004ad2:	792b      	ldrb	r3, [r5, #4]
 8004ad4:	f043 0301 	orr.w	r3, r3, #1
 8004ad8:	712b      	strb	r3, [r5, #4]
 8004ada:	e7d4      	b.n	8004a86 <create_chain+0x3e>
			res = put_fat(fs, clst, ncl);	/* Link it from the previous one if needed */
 8004adc:	4622      	mov	r2, r4
 8004ade:	4639      	mov	r1, r7
 8004ae0:	4628      	mov	r0, r5
 8004ae2:	f7ff fead 	bl	8004840 <put_fat>
	if (res == FR_OK) {			/* Update FSINFO if function succeeded. */
 8004ae6:	2800      	cmp	r0, #0
 8004ae8:	d0ed      	beq.n	8004ac6 <create_chain+0x7e>
		ncl = (res == FR_DISK_ERR) ? 0xFFFFFFFF : 1;	/* Failed. Generate error status */
 8004aea:	2801      	cmp	r0, #1
 8004aec:	d0c9      	beq.n	8004a82 <create_chain+0x3a>
 8004aee:	2401      	movs	r4, #1
 8004af0:	e7c9      	b.n	8004a86 <create_chain+0x3e>
		if (fs->free_clst <= fs->n_fatent - 2) fs->free_clst--;
 8004af2:	3b01      	subs	r3, #1
 8004af4:	616b      	str	r3, [r5, #20]
 8004af6:	e7ec      	b.n	8004ad2 <create_chain+0x8a>

08004af8 <remove_chain>:
{
 8004af8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004afa:	460d      	mov	r5, r1
	if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Check if in valid range */
 8004afc:	2d01      	cmp	r5, #1
{
 8004afe:	4607      	mov	r7, r0
 8004b00:	4611      	mov	r1, r2
	if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Check if in valid range */
 8004b02:	d801      	bhi.n	8004b08 <remove_chain+0x10>
 8004b04:	2002      	movs	r0, #2
 8004b06:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	FATFS *fs = obj->fs;
 8004b08:	6804      	ldr	r4, [r0, #0]
	if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Check if in valid range */
 8004b0a:	69a3      	ldr	r3, [r4, #24]
 8004b0c:	429d      	cmp	r5, r3
 8004b0e:	d2f9      	bcs.n	8004b04 <remove_chain+0xc>
	if (pclst && (!_FS_EXFAT || fs->fs_type != FS_EXFAT || obj->stat != 2)) {
 8004b10:	b12a      	cbz	r2, 8004b1e <remove_chain+0x26>
		res = put_fat(fs, pclst, 0xFFFFFFFF);
 8004b12:	f04f 32ff 	mov.w	r2, #4294967295
 8004b16:	4620      	mov	r0, r4
 8004b18:	f7ff fe92 	bl	8004840 <put_fat>
		if (res != FR_OK) return res;
 8004b1c:	bb08      	cbnz	r0, 8004b62 <remove_chain+0x6a>
		nxt = get_fat(obj, clst);			/* Get cluster status */
 8004b1e:	4629      	mov	r1, r5
 8004b20:	6838      	ldr	r0, [r7, #0]
 8004b22:	f7ff ff21 	bl	8004968 <get_fat.isra.8>
		if (nxt == 0) break;				/* Empty cluster? */
 8004b26:	4606      	mov	r6, r0
 8004b28:	b908      	cbnz	r0, 8004b2e <remove_chain+0x36>
	return FR_OK;
 8004b2a:	2000      	movs	r0, #0
 8004b2c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		if (nxt == 1) return FR_INT_ERR;	/* Internal error? */
 8004b2e:	2801      	cmp	r0, #1
 8004b30:	d0e8      	beq.n	8004b04 <remove_chain+0xc>
		if (nxt == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error? */
 8004b32:	1c43      	adds	r3, r0, #1
 8004b34:	d014      	beq.n	8004b60 <remove_chain+0x68>
			res = put_fat(fs, clst, 0);		/* Mark the cluster 'free' on the FAT */
 8004b36:	2200      	movs	r2, #0
 8004b38:	4629      	mov	r1, r5
 8004b3a:	4620      	mov	r0, r4
 8004b3c:	f7ff fe80 	bl	8004840 <put_fat>
			if (res != FR_OK) return res;
 8004b40:	b978      	cbnz	r0, 8004b62 <remove_chain+0x6a>
		if (fs->free_clst < fs->n_fatent - 2) {	/* Update FSINFO */
 8004b42:	69a2      	ldr	r2, [r4, #24]
 8004b44:	6963      	ldr	r3, [r4, #20]
 8004b46:	1e91      	subs	r1, r2, #2
 8004b48:	428b      	cmp	r3, r1
 8004b4a:	d205      	bcs.n	8004b58 <remove_chain+0x60>
			fs->free_clst++;
 8004b4c:	3301      	adds	r3, #1
 8004b4e:	6163      	str	r3, [r4, #20]
			fs->fsi_flag |= 1;
 8004b50:	7923      	ldrb	r3, [r4, #4]
 8004b52:	f043 0301 	orr.w	r3, r3, #1
 8004b56:	7123      	strb	r3, [r4, #4]
	} while (clst < fs->n_fatent);	/* Repeat while not the last link */
 8004b58:	4296      	cmp	r6, r2
 8004b5a:	4635      	mov	r5, r6
 8004b5c:	d3df      	bcc.n	8004b1e <remove_chain+0x26>
 8004b5e:	e7e4      	b.n	8004b2a <remove_chain+0x32>
		if (nxt == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error? */
 8004b60:	2001      	movs	r0, #1
}
 8004b62:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08004b64 <dir_sdi.constprop.11>:
	clst = dp->obj.sclust;		/* Table start cluster (0:root) */
 8004b64:	6882      	ldr	r2, [r0, #8]
FRESULT dir_sdi (	/* FR_OK(0):succeeded, !=0:error */
 8004b66:	b538      	push	{r3, r4, r5, lr}
	dp->dptr = ofs;				/* Set current offset */
 8004b68:	2300      	movs	r3, #0
FRESULT dir_sdi (	/* FR_OK(0):succeeded, !=0:error */
 8004b6a:	4605      	mov	r5, r0
	FATFS *fs = dp->obj.fs;
 8004b6c:	6804      	ldr	r4, [r0, #0]
	dp->dptr = ofs;				/* Set current offset */
 8004b6e:	6143      	str	r3, [r0, #20]
	if (clst == 0 && fs->fs_type >= FS_FAT32) {	/* Replace cluster# 0 with root cluster# */
 8004b70:	b992      	cbnz	r2, 8004b98 <dir_sdi.constprop.11+0x34>
 8004b72:	7823      	ldrb	r3, [r4, #0]
 8004b74:	2b02      	cmp	r3, #2
 8004b76:	d901      	bls.n	8004b7c <dir_sdi.constprop.11+0x18>
		clst = fs->dirbase;
 8004b78:	6aa3      	ldr	r3, [r4, #40]	; 0x28
	if (clst == 0) {	/* Static table (root-directory in FAT12/16) */
 8004b7a:	b973      	cbnz	r3, 8004b9a <dir_sdi.constprop.11+0x36>
		if (ofs / SZDIRE >= fs->n_rootdir)	return FR_INT_ERR;	/* Is index out of range? */
 8004b7c:	8923      	ldrh	r3, [r4, #8]
 8004b7e:	b90b      	cbnz	r3, 8004b84 <dir_sdi.constprop.11+0x20>
 8004b80:	2002      	movs	r0, #2
 8004b82:	bd38      	pop	{r3, r4, r5, pc}
		dp->sect = fs->dirbase;
 8004b84:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8004b86:	61eb      	str	r3, [r5, #28]
	if (!dp->sect) return FR_INT_ERR;
 8004b88:	69eb      	ldr	r3, [r5, #28]
	dp->clust = clst;					/* Current cluster# */
 8004b8a:	61aa      	str	r2, [r5, #24]
	if (!dp->sect) return FR_INT_ERR;
 8004b8c:	2b00      	cmp	r3, #0
 8004b8e:	d0f7      	beq.n	8004b80 <dir_sdi.constprop.11+0x1c>
	dp->dir = fs->win + (ofs % SS(fs));	/* Pointer to the entry in the win[] */
 8004b90:	3434      	adds	r4, #52	; 0x34
 8004b92:	622c      	str	r4, [r5, #32]
	return FR_OK;
 8004b94:	2000      	movs	r0, #0
 8004b96:	bd38      	pop	{r3, r4, r5, pc}
	if (clst == 0 && fs->fs_type >= FS_FAT32) {	/* Replace cluster# 0 with root cluster# */
 8004b98:	4613      	mov	r3, r2
		csz = (DWORD)fs->csize * SS(fs);	/* Bytes per cluster */
 8004b9a:	8961      	ldrh	r1, [r4, #10]
 8004b9c:	89a0      	ldrh	r0, [r4, #12]
		while (ofs >= csz) {				/* Follow cluster chain */
 8004b9e:	4348      	muls	r0, r1
		csz = (DWORD)fs->csize * SS(fs);	/* Bytes per cluster */
 8004ba0:	461a      	mov	r2, r3
		while (ofs >= csz) {				/* Follow cluster chain */
 8004ba2:	d10c      	bne.n	8004bbe <dir_sdi.constprop.11+0x5a>
			clst = get_fat(&dp->obj, clst);				/* Get next cluster */
 8004ba4:	4611      	mov	r1, r2
 8004ba6:	6828      	ldr	r0, [r5, #0]
 8004ba8:	f7ff fede 	bl	8004968 <get_fat.isra.8>
			if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 8004bac:	1c43      	adds	r3, r0, #1
			clst = get_fat(&dp->obj, clst);				/* Get next cluster */
 8004bae:	4602      	mov	r2, r0
			if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 8004bb0:	d00b      	beq.n	8004bca <dir_sdi.constprop.11+0x66>
			if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Reached to end of table or internal error */
 8004bb2:	2801      	cmp	r0, #1
 8004bb4:	d9e4      	bls.n	8004b80 <dir_sdi.constprop.11+0x1c>
 8004bb6:	69a3      	ldr	r3, [r4, #24]
 8004bb8:	4298      	cmp	r0, r3
 8004bba:	d3f3      	bcc.n	8004ba4 <dir_sdi.constprop.11+0x40>
 8004bbc:	e7e0      	b.n	8004b80 <dir_sdi.constprop.11+0x1c>
		dp->sect = clust2sect(fs, clst);
 8004bbe:	4619      	mov	r1, r3
 8004bc0:	4620      	mov	r0, r4
 8004bc2:	f7ff fb7d 	bl	80042c0 <clust2sect>
 8004bc6:	61e8      	str	r0, [r5, #28]
 8004bc8:	e7de      	b.n	8004b88 <dir_sdi.constprop.11+0x24>
			if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 8004bca:	2001      	movs	r0, #1
}
 8004bcc:	bd38      	pop	{r3, r4, r5, pc}

08004bce <dir_next>:
{
 8004bce:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
	if (!dp->sect || ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR)) return FR_NO_FILE;	/* Report EOT when offset has reached max value */
 8004bd2:	69c3      	ldr	r3, [r0, #28]
{
 8004bd4:	4605      	mov	r5, r0
 8004bd6:	4688      	mov	r8, r1
	if (!dp->sect || ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR)) return FR_NO_FILE;	/* Report EOT when offset has reached max value */
 8004bd8:	b1b3      	cbz	r3, 8004c08 <dir_next+0x3a>
	ofs = dp->dptr + SZDIRE;	/* Next entry */
 8004bda:	6947      	ldr	r7, [r0, #20]
 8004bdc:	3720      	adds	r7, #32
	if (!dp->sect || ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR)) return FR_NO_FILE;	/* Report EOT when offset has reached max value */
 8004bde:	f5b7 1f00 	cmp.w	r7, #2097152	; 0x200000
 8004be2:	d211      	bcs.n	8004c08 <dir_next+0x3a>
	FATFS *fs = dp->obj.fs;
 8004be4:	6804      	ldr	r4, [r0, #0]
	if (ofs % SS(fs) == 0) {	/* Sector changed? */
 8004be6:	89a2      	ldrh	r2, [r4, #12]
 8004be8:	fbb7 f0f2 	udiv	r0, r7, r2
 8004bec:	fb02 7210 	mls	r2, r2, r0, r7
 8004bf0:	2a00      	cmp	r2, #0
 8004bf2:	d14f      	bne.n	8004c94 <dir_next+0xc6>
		if (!dp->clust) {		/* Static table */
 8004bf4:	69a9      	ldr	r1, [r5, #24]
		dp->sect++;				/* Next sector */
 8004bf6:	3301      	adds	r3, #1
 8004bf8:	61eb      	str	r3, [r5, #28]
		if (!dp->clust) {		/* Static table */
 8004bfa:	b941      	cbnz	r1, 8004c0e <dir_next+0x40>
			if (ofs / SZDIRE >= fs->n_rootdir) {	/* Report EOT if it reached end of static table */
 8004bfc:	8923      	ldrh	r3, [r4, #8]
 8004bfe:	ebb3 1f57 	cmp.w	r3, r7, lsr #5
 8004c02:	d847      	bhi.n	8004c94 <dir_next+0xc6>
				dp->sect = 0; return FR_NO_FILE;
 8004c04:	2300      	movs	r3, #0
 8004c06:	61eb      	str	r3, [r5, #28]
	if (!dp->sect || ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR)) return FR_NO_FILE;	/* Report EOT when offset has reached max value */
 8004c08:	2004      	movs	r0, #4
 8004c0a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
			if ((ofs / SS(fs) & (fs->csize - 1)) == 0) {		/* Cluster changed? */
 8004c0e:	8963      	ldrh	r3, [r4, #10]
 8004c10:	3b01      	subs	r3, #1
 8004c12:	4203      	tst	r3, r0
 8004c14:	d13e      	bne.n	8004c94 <dir_next+0xc6>
				clst = get_fat(&dp->obj, dp->clust);			/* Get next cluster */
 8004c16:	4620      	mov	r0, r4
 8004c18:	f7ff fea6 	bl	8004968 <get_fat.isra.8>
				if (clst <= 1) return FR_INT_ERR;				/* Internal error */
 8004c1c:	2801      	cmp	r0, #1
				clst = get_fat(&dp->obj, dp->clust);			/* Get next cluster */
 8004c1e:	4606      	mov	r6, r0
				if (clst <= 1) return FR_INT_ERR;				/* Internal error */
 8004c20:	d802      	bhi.n	8004c28 <dir_next+0x5a>
 8004c22:	2002      	movs	r0, #2
 8004c24:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
				if (clst == 0xFFFFFFFF) return FR_DISK_ERR;		/* Disk error */
 8004c28:	1c42      	adds	r2, r0, #1
 8004c2a:	d102      	bne.n	8004c32 <dir_next+0x64>
 8004c2c:	2001      	movs	r0, #1
 8004c2e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
				if (clst >= fs->n_fatent) {						/* Reached end of dynamic table */
 8004c32:	69a3      	ldr	r3, [r4, #24]
 8004c34:	4298      	cmp	r0, r3
 8004c36:	d327      	bcc.n	8004c88 <dir_next+0xba>
					if (!stretch) {								/* If no stretch, report EOT */
 8004c38:	f1b8 0f00 	cmp.w	r8, #0
 8004c3c:	d0e2      	beq.n	8004c04 <dir_next+0x36>
					clst = create_chain(&dp->obj, dp->clust);	/* Allocate a cluster */
 8004c3e:	69a9      	ldr	r1, [r5, #24]
 8004c40:	4628      	mov	r0, r5
 8004c42:	f7ff ff01 	bl	8004a48 <create_chain>
					if (clst == 0) return FR_DENIED;			/* No free cluster */
 8004c46:	4606      	mov	r6, r0
 8004c48:	2800      	cmp	r0, #0
 8004c4a:	d03d      	beq.n	8004cc8 <dir_next+0xfa>
					if (clst == 1) return FR_INT_ERR;			/* Internal error */
 8004c4c:	2801      	cmp	r0, #1
 8004c4e:	d0e8      	beq.n	8004c22 <dir_next+0x54>
					if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 8004c50:	1c43      	adds	r3, r0, #1
 8004c52:	d0eb      	beq.n	8004c2c <dir_next+0x5e>
					if (sync_window(fs) != FR_OK) return FR_DISK_ERR;	/* Flush disk access window */
 8004c54:	4620      	mov	r0, r4
 8004c56:	f7ff fbcb 	bl	80043f0 <sync_window>
 8004c5a:	4680      	mov	r8, r0
 8004c5c:	2800      	cmp	r0, #0
 8004c5e:	d1e5      	bne.n	8004c2c <dir_next+0x5e>
					mem_set(fs->win, 0, SS(fs));				/* Clear window buffer */
 8004c60:	4601      	mov	r1, r0
 8004c62:	89a2      	ldrh	r2, [r4, #12]
 8004c64:	f104 0034 	add.w	r0, r4, #52	; 0x34
 8004c68:	f7ff faa2 	bl	80041b0 <mem_set>
					for (n = 0, fs->winsect = clust2sect(fs, clst); n < fs->csize; n++, fs->winsect++) {	/* Fill the new cluster with 0 */
 8004c6c:	4631      	mov	r1, r6
 8004c6e:	4620      	mov	r0, r4
 8004c70:	f7ff fb26 	bl	80042c0 <clust2sect>
						fs->wflag = 1;
 8004c74:	f04f 0901 	mov.w	r9, #1
					for (n = 0, fs->winsect = clust2sect(fs, clst); n < fs->csize; n++, fs->winsect++) {	/* Fill the new cluster with 0 */
 8004c78:	6320      	str	r0, [r4, #48]	; 0x30
 8004c7a:	8963      	ldrh	r3, [r4, #10]
 8004c7c:	4598      	cmp	r8, r3
 8004c7e:	d316      	bcc.n	8004cae <dir_next+0xe0>
					fs->winsect -= n;							/* Restore window offset */
 8004c80:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8004c82:	eba3 0308 	sub.w	r3, r3, r8
 8004c86:	6323      	str	r3, [r4, #48]	; 0x30
				dp->clust = clst;		/* Initialize data for new cluster */
 8004c88:	61ae      	str	r6, [r5, #24]
				dp->sect = clust2sect(fs, clst);
 8004c8a:	4631      	mov	r1, r6
 8004c8c:	4620      	mov	r0, r4
 8004c8e:	f7ff fb17 	bl	80042c0 <clust2sect>
 8004c92:	61e8      	str	r0, [r5, #28]
	dp->dir = fs->win + ofs % SS(fs);	/* Pointer to the entry in the win[] */
 8004c94:	89a1      	ldrh	r1, [r4, #12]
	dp->dptr = ofs;						/* Current entry */
 8004c96:	616f      	str	r7, [r5, #20]
	dp->dir = fs->win + ofs % SS(fs);	/* Pointer to the entry in the win[] */
 8004c98:	f104 0334 	add.w	r3, r4, #52	; 0x34
 8004c9c:	fbb7 f2f1 	udiv	r2, r7, r1
 8004ca0:	fb01 7712 	mls	r7, r1, r2, r7
 8004ca4:	441f      	add	r7, r3
 8004ca6:	622f      	str	r7, [r5, #32]
	return FR_OK;
 8004ca8:	2000      	movs	r0, #0
 8004caa:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
						fs->wflag = 1;
 8004cae:	f884 9003 	strb.w	r9, [r4, #3]
 8004cb2:	4620      	mov	r0, r4
 8004cb4:	f7ff fb79 	bl	80043aa <sync_window.part.4>
						if (sync_window(fs) != FR_OK) return FR_DISK_ERR;
 8004cb8:	2800      	cmp	r0, #0
 8004cba:	d1b7      	bne.n	8004c2c <dir_next+0x5e>
					for (n = 0, fs->winsect = clust2sect(fs, clst); n < fs->csize; n++, fs->winsect++) {	/* Fill the new cluster with 0 */
 8004cbc:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8004cbe:	3301      	adds	r3, #1
 8004cc0:	f108 0801 	add.w	r8, r8, #1
 8004cc4:	6323      	str	r3, [r4, #48]	; 0x30
 8004cc6:	e7d8      	b.n	8004c7a <dir_next+0xac>
					if (clst == 0) return FR_DENIED;			/* No free cluster */
 8004cc8:	2007      	movs	r0, #7
}
 8004cca:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
	...

08004cd0 <follow_path>:
{
 8004cd0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
	FATFS *fs = obj->fs;
 8004cd4:	6806      	ldr	r6, [r0, #0]
{
 8004cd6:	4604      	mov	r4, r0
		while (*path == '/' || *path == '\\') path++;	/* Strip heading separator */
 8004cd8:	780b      	ldrb	r3, [r1, #0]
 8004cda:	2b2f      	cmp	r3, #47	; 0x2f
 8004cdc:	460d      	mov	r5, r1
 8004cde:	f101 0101 	add.w	r1, r1, #1
 8004ce2:	d0f9      	beq.n	8004cd8 <follow_path+0x8>
 8004ce4:	2b5c      	cmp	r3, #92	; 0x5c
 8004ce6:	d0f7      	beq.n	8004cd8 <follow_path+0x8>
		obj->sclust = 0;					/* Start from root directory */
 8004ce8:	2300      	movs	r3, #0
 8004cea:	60a3      	str	r3, [r4, #8]
	if ((UINT)*path < ' ') {				/* Null path name is the origin directory itself */
 8004cec:	782b      	ldrb	r3, [r5, #0]
 8004cee:	2b1f      	cmp	r3, #31
 8004cf0:	d959      	bls.n	8004da6 <follow_path+0xd6>
			c = ExCvt[c - 0x80];		/* To upper extended characters (SBCS cfg) */
 8004cf2:	f8df 8160 	ldr.w	r8, [pc, #352]	; 8004e54 <follow_path+0x184>
	p = *path; sfn = dp->fn;
 8004cf6:	f104 0724 	add.w	r7, r4, #36	; 0x24
	mem_set(sfn, ' ', 11);
 8004cfa:	220b      	movs	r2, #11
 8004cfc:	2120      	movs	r1, #32
 8004cfe:	4638      	mov	r0, r7
 8004d00:	f7ff fa56 	bl	80041b0 <mem_set>
	si = i = 0; ni = 8;
 8004d04:	2200      	movs	r2, #0
 8004d06:	f105 3eff 	add.w	lr, r5, #4294967295
 8004d0a:	4611      	mov	r1, r2
 8004d0c:	2008      	movs	r0, #8
		c = (BYTE)p[si++];
 8004d0e:	f81e 3f01 	ldrb.w	r3, [lr, #1]!
		if (c <= ' ') break; 			/* Break if end of the path name */
 8004d12:	2b20      	cmp	r3, #32
		c = (BYTE)p[si++];
 8004d14:	f101 0101 	add.w	r1, r1, #1
		if (c <= ' ') break; 			/* Break if end of the path name */
 8004d18:	d90b      	bls.n	8004d32 <follow_path+0x62>
		if (c == '/' || c == '\\') {	/* Break if a separator is found */
 8004d1a:	2b2f      	cmp	r3, #47	; 0x2f
 8004d1c:	d14b      	bne.n	8004db6 <follow_path+0xe6>
 8004d1e:	1868      	adds	r0, r5, r1
 8004d20:	1b41      	subs	r1, r0, r5
			while (p[si] == '/' || p[si] == '\\') si++;	/* Skip duplicated separator if exist */
 8004d22:	f810 eb01 	ldrb.w	lr, [r0], #1
 8004d26:	f1be 0f2f 	cmp.w	lr, #47	; 0x2f
 8004d2a:	d0f9      	beq.n	8004d20 <follow_path+0x50>
 8004d2c:	f1be 0f5c 	cmp.w	lr, #92	; 0x5c
 8004d30:	d0f6      	beq.n	8004d20 <follow_path+0x50>
	*path = p + si;						/* Return pointer to the next segment */
 8004d32:	440d      	add	r5, r1
	if (i == 0) return FR_INVALID_NAME;	/* Reject nul string */
 8004d34:	2a00      	cmp	r2, #0
 8004d36:	d054      	beq.n	8004de2 <follow_path+0x112>
	if (sfn[0] == DDEM) sfn[0] = RDDEM;	/* If the first character collides with DDEM, replace it with RDDEM */
 8004d38:	f894 2024 	ldrb.w	r2, [r4, #36]	; 0x24
	FATFS *fs = dp->obj.fs;
 8004d3c:	f8d4 9000 	ldr.w	r9, [r4]
	if (sfn[0] == DDEM) sfn[0] = RDDEM;	/* If the first character collides with DDEM, replace it with RDDEM */
 8004d40:	2ae5      	cmp	r2, #229	; 0xe5
 8004d42:	bf04      	itt	eq
 8004d44:	2205      	moveq	r2, #5
 8004d46:	f884 2024 	strbeq.w	r2, [r4, #36]	; 0x24
	sfn[NSFLAG] = (c <= ' ') ? NS_LAST : 0;		/* Set last segment flag if end of the path */
 8004d4a:	2b21      	cmp	r3, #33	; 0x21
 8004d4c:	bf34      	ite	cc
 8004d4e:	2304      	movcc	r3, #4
 8004d50:	2300      	movcs	r3, #0
 8004d52:	f884 302f 	strb.w	r3, [r4, #47]	; 0x2f
	res = dir_sdi(dp, 0);			/* Rewind directory object */
 8004d56:	4620      	mov	r0, r4
 8004d58:	f7ff ff04 	bl	8004b64 <dir_sdi.constprop.11>
	if (res != FR_OK) return res;
 8004d5c:	2800      	cmp	r0, #0
 8004d5e:	d145      	bne.n	8004dec <follow_path+0x11c>
		res = move_window(fs, dp->sect);
 8004d60:	69e1      	ldr	r1, [r4, #28]
 8004d62:	4648      	mov	r0, r9
 8004d64:	f7ff fb94 	bl	8004490 <move_window>
		if (res != FR_OK) break;
 8004d68:	2800      	cmp	r0, #0
 8004d6a:	d13f      	bne.n	8004dec <follow_path+0x11c>
		c = dp->dir[DIR_Name];
 8004d6c:	6a23      	ldr	r3, [r4, #32]
		if (c == 0) { res = FR_NO_FILE; break; }	/* Reached to end of table */
 8004d6e:	781a      	ldrb	r2, [r3, #0]
 8004d70:	2a00      	cmp	r2, #0
 8004d72:	d046      	beq.n	8004e02 <follow_path+0x132>
		dp->obj.attr = dp->dir[DIR_Attr] & AM_MASK;
 8004d74:	7ada      	ldrb	r2, [r3, #11]
 8004d76:	f002 023f 	and.w	r2, r2, #63	; 0x3f
 8004d7a:	71a2      	strb	r2, [r4, #6]
		if (!(dp->dir[DIR_Attr] & AM_VOL) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* Is it a valid entry? */
 8004d7c:	7ada      	ldrb	r2, [r3, #11]
 8004d7e:	0711      	lsls	r1, r2, #28
 8004d80:	d40c      	bmi.n	8004d9c <follow_path+0xcc>
 8004d82:	f103 0e0b 	add.w	lr, r3, #11
 8004d86:	4639      	mov	r1, r7
		r = *d++ - *s++;
 8004d88:	f813 2b01 	ldrb.w	r2, [r3], #1
 8004d8c:	f811 cb01 	ldrb.w	ip, [r1], #1
	} while (--cnt && r == 0);
 8004d90:	459e      	cmp	lr, r3
		r = *d++ - *s++;
 8004d92:	eba2 020c 	sub.w	r2, r2, ip
	} while (--cnt && r == 0);
 8004d96:	d027      	beq.n	8004de8 <follow_path+0x118>
 8004d98:	2a00      	cmp	r2, #0
 8004d9a:	d0f5      	beq.n	8004d88 <follow_path+0xb8>
		res = dir_next(dp, 0);	/* Next entry */
 8004d9c:	2100      	movs	r1, #0
 8004d9e:	4620      	mov	r0, r4
 8004da0:	f7ff ff15 	bl	8004bce <dir_next>
 8004da4:	e7da      	b.n	8004d5c <follow_path+0x8c>
		dp->fn[NSFLAG] = NS_NONAME;
 8004da6:	2380      	movs	r3, #128	; 0x80
 8004da8:	f884 302f 	strb.w	r3, [r4, #47]	; 0x2f
		res = dir_sdi(dp, 0);
 8004dac:	4620      	mov	r0, r4
}
 8004dae:	e8bd 43f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
		res = dir_sdi(dp, 0);
 8004db2:	f7ff bed7 	b.w	8004b64 <dir_sdi.constprop.11>
		if (c == '/' || c == '\\') {	/* Break if a separator is found */
 8004db6:	2b5c      	cmp	r3, #92	; 0x5c
 8004db8:	d0b1      	beq.n	8004d1e <follow_path+0x4e>
		if (c == '.' || i >= ni) {		/* End of body or over size? */
 8004dba:	2b2e      	cmp	r3, #46	; 0x2e
 8004dbc:	d039      	beq.n	8004e32 <follow_path+0x162>
 8004dbe:	4290      	cmp	r0, r2
 8004dc0:	d90f      	bls.n	8004de2 <follow_path+0x112>
		if (c >= 0x80) {				/* Extended character? */
 8004dc2:	f013 0f80 	tst.w	r3, #128	; 0x80
			c = ExCvt[c - 0x80];		/* To upper extended characters (SBCS cfg) */
 8004dc6:	bf18      	it	ne
 8004dc8:	3b80      	subne	r3, #128	; 0x80
 8004dca:	f8df 908c 	ldr.w	r9, [pc, #140]	; 8004e58 <follow_path+0x188>
 8004dce:	bf18      	it	ne
 8004dd0:	f818 3003 	ldrbne.w	r3, [r8, r3]
	while (*str && *str != chr) str++;
 8004dd4:	f819 cf01 	ldrb.w	ip, [r9, #1]!
 8004dd8:	f1bc 0f00 	cmp.w	ip, #0
 8004ddc:	d02e      	beq.n	8004e3c <follow_path+0x16c>
 8004dde:	4563      	cmp	r3, ip
 8004de0:	d1f8      	bne.n	8004dd4 <follow_path+0x104>
			if (ni == 11 || c != '.') return FR_INVALID_NAME;	/* Over size or invalid dot */
 8004de2:	2006      	movs	r0, #6
	return res;
 8004de4:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
		if (!(dp->dir[DIR_Attr] & AM_VOL) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* Is it a valid entry? */
 8004de8:	2a00      	cmp	r2, #0
 8004dea:	d1d7      	bne.n	8004d9c <follow_path+0xcc>
			ns = dp->fn[NSFLAG];
 8004dec:	f894 302f 	ldrb.w	r3, [r4, #47]	; 0x2f
			if (res != FR_OK) {				/* Failed to find the object */
 8004df0:	b148      	cbz	r0, 8004e06 <follow_path+0x136>
				if (res == FR_NO_FILE) {	/* Object is not found */
 8004df2:	2804      	cmp	r0, #4
 8004df4:	d12c      	bne.n	8004e50 <follow_path+0x180>
						if (!(ns & NS_LAST)) res = FR_NO_PATH;	/* Adjust error code if not last segment */
 8004df6:	f013 0f04 	tst.w	r3, #4
 8004dfa:	bf08      	it	eq
 8004dfc:	2005      	moveq	r0, #5
 8004dfe:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
		if (c == 0) { res = FR_NO_FILE; break; }	/* Reached to end of table */
 8004e02:	2004      	movs	r0, #4
 8004e04:	e7f2      	b.n	8004dec <follow_path+0x11c>
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 8004e06:	075a      	lsls	r2, r3, #29
 8004e08:	d422      	bmi.n	8004e50 <follow_path+0x180>
			if (!(obj->attr & AM_DIR)) {		/* It is not a sub-directory and cannot follow */
 8004e0a:	79a3      	ldrb	r3, [r4, #6]
 8004e0c:	06db      	lsls	r3, r3, #27
 8004e0e:	d50d      	bpl.n	8004e2c <follow_path+0x15c>
				obj->sclust = ld_clust(fs, fs->win + dp->dptr % SS(fs));	/* Open next directory */
 8004e10:	89b2      	ldrh	r2, [r6, #12]
 8004e12:	6960      	ldr	r0, [r4, #20]
 8004e14:	fbb0 f3f2 	udiv	r3, r0, r2
 8004e18:	f106 0134 	add.w	r1, r6, #52	; 0x34
 8004e1c:	fb02 0313 	mls	r3, r2, r3, r0
 8004e20:	4419      	add	r1, r3
 8004e22:	7830      	ldrb	r0, [r6, #0]
 8004e24:	f7ff faa7 	bl	8004376 <ld_clust.isra.1>
 8004e28:	60a0      	str	r0, [r4, #8]
			res = create_name(dp, &path);	/* Get a segment name of the path */
 8004e2a:	e764      	b.n	8004cf6 <follow_path+0x26>
						if (!(ns & NS_LAST)) res = FR_NO_PATH;	/* Adjust error code if not last segment */
 8004e2c:	2005      	movs	r0, #5
 8004e2e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
			if (ni == 11 || c != '.') return FR_INVALID_NAME;	/* Over size or invalid dot */
 8004e32:	280b      	cmp	r0, #11
 8004e34:	d0d5      	beq.n	8004de2 <follow_path+0x112>
			i = 8; ni = 11;				/* Goto extension */
 8004e36:	2208      	movs	r2, #8
 8004e38:	200b      	movs	r0, #11
 8004e3a:	e768      	b.n	8004d0e <follow_path+0x3e>
			if (IsLower(c)) c -= 0x20;	/* To upper */
 8004e3c:	f1a3 0c61 	sub.w	ip, r3, #97	; 0x61
 8004e40:	f1bc 0f19 	cmp.w	ip, #25
 8004e44:	d801      	bhi.n	8004e4a <follow_path+0x17a>
 8004e46:	3b20      	subs	r3, #32
 8004e48:	b2db      	uxtb	r3, r3
			sfn[i++] = c;
 8004e4a:	54bb      	strb	r3, [r7, r2]
 8004e4c:	3201      	adds	r2, #1
 8004e4e:	e75e      	b.n	8004d0e <follow_path+0x3e>
}
 8004e50:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8004e54:	08007229 	.word	0x08007229
 8004e58:	080072a8 	.word	0x080072a8

08004e5c <dir_register>:
{
 8004e5c:	b570      	push	{r4, r5, r6, lr}
 8004e5e:	4605      	mov	r5, r0
	FATFS *fs = dp->obj.fs;
 8004e60:	6806      	ldr	r6, [r0, #0]
	res = dir_sdi(dp, 0);
 8004e62:	f7ff fe7f 	bl	8004b64 <dir_sdi.constprop.11>
	if (res == FR_OK) {
 8004e66:	4604      	mov	r4, r0
 8004e68:	bb28      	cbnz	r0, 8004eb6 <dir_register+0x5a>
			res = move_window(fs, dp->sect);
 8004e6a:	69e9      	ldr	r1, [r5, #28]
 8004e6c:	4630      	mov	r0, r6
 8004e6e:	f7ff fb0f 	bl	8004490 <move_window>
			if (res != FR_OK) break;
 8004e72:	4604      	mov	r4, r0
 8004e74:	b9f8      	cbnz	r0, 8004eb6 <dir_register+0x5a>
			if (dp->dir[DIR_Name] == DDEM || dp->dir[DIR_Name] == 0) {
 8004e76:	6a2b      	ldr	r3, [r5, #32]
 8004e78:	781b      	ldrb	r3, [r3, #0]
 8004e7a:	2be5      	cmp	r3, #229	; 0xe5
 8004e7c:	d114      	bne.n	8004ea8 <dir_register+0x4c>
		res = move_window(fs, dp->sect);
 8004e7e:	69e9      	ldr	r1, [r5, #28]
 8004e80:	4630      	mov	r0, r6
 8004e82:	f7ff fb05 	bl	8004490 <move_window>
		if (res == FR_OK) {
 8004e86:	4604      	mov	r4, r0
 8004e88:	b960      	cbnz	r0, 8004ea4 <dir_register+0x48>
			mem_set(dp->dir, 0, SZDIRE);	/* Clean the entry */
 8004e8a:	4601      	mov	r1, r0
 8004e8c:	2220      	movs	r2, #32
 8004e8e:	6a28      	ldr	r0, [r5, #32]
 8004e90:	f7ff f98e 	bl	80041b0 <mem_set>
 8004e94:	220b      	movs	r2, #11
 8004e96:	f105 0124 	add.w	r1, r5, #36	; 0x24
 8004e9a:	6a28      	ldr	r0, [r5, #32]
 8004e9c:	f7ff fa62 	bl	8004364 <mem_cpy.part.0>
			fs->wflag = 1;
 8004ea0:	2301      	movs	r3, #1
 8004ea2:	70f3      	strb	r3, [r6, #3]
}
 8004ea4:	4620      	mov	r0, r4
 8004ea6:	bd70      	pop	{r4, r5, r6, pc}
			if (dp->dir[DIR_Name] == DDEM || dp->dir[DIR_Name] == 0) {
 8004ea8:	2b00      	cmp	r3, #0
 8004eaa:	d0e8      	beq.n	8004e7e <dir_register+0x22>
			res = dir_next(dp, 1);
 8004eac:	2101      	movs	r1, #1
 8004eae:	4628      	mov	r0, r5
 8004eb0:	f7ff fe8d 	bl	8004bce <dir_next>
 8004eb4:	e7d7      	b.n	8004e66 <dir_register+0xa>
	if (res == FR_NO_FILE) res = FR_DENIED;	/* No directory entry to allocate */
 8004eb6:	2c04      	cmp	r4, #4
 8004eb8:	bf08      	it	eq
 8004eba:	2407      	moveq	r4, #7
 8004ebc:	e7f2      	b.n	8004ea4 <dir_register+0x48>
	...

08004ec0 <f_mount>:
FRESULT f_mount (
	FATFS* fs,			/* Pointer to the file system object (NULL:unmount)*/
	const TCHAR* path,	/* Logical drive number to be mounted/unmounted */
	BYTE opt			/* Mode option 0:Do not mount (delayed mount), 1:Mount immediately */
)
{
 8004ec0:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}
 8004ec2:	9001      	str	r0, [sp, #4]
	FATFS *cfs;
	int vol;
	FRESULT res;
	const TCHAR *rp = path;
 8004ec4:	a804      	add	r0, sp, #16
{
 8004ec6:	9100      	str	r1, [sp, #0]
	const TCHAR *rp = path;
 8004ec8:	f840 1d04 	str.w	r1, [r0, #-4]!
{
 8004ecc:	4616      	mov	r6, r2


	/* Get logical drive number */
	vol = get_ldnumber(&rp);
 8004ece:	f7ff fa16 	bl	80042fe <get_ldnumber>
	if (vol < 0) return FR_INVALID_DRIVE;
 8004ed2:	1e05      	subs	r5, r0, #0
 8004ed4:	db1f      	blt.n	8004f16 <f_mount+0x56>
	cfs = FatFs[vol];					/* Pointer to fs object */
 8004ed6:	4912      	ldr	r1, [pc, #72]	; (8004f20 <f_mount+0x60>)
 8004ed8:	f851 4025 	ldr.w	r4, [r1, r5, lsl #2]

	if (cfs) {
 8004edc:	b15c      	cbz	r4, 8004ef6 <f_mount+0x36>
		if (Files[i].fs == fs) Files[i].fs = 0;
 8004ede:	4b11      	ldr	r3, [pc, #68]	; (8004f24 <f_mount+0x64>)
 8004ee0:	681a      	ldr	r2, [r3, #0]
 8004ee2:	4294      	cmp	r4, r2
 8004ee4:	bf04      	itt	eq
 8004ee6:	2200      	moveq	r2, #0
 8004ee8:	601a      	streq	r2, [r3, #0]
 8004eea:	691a      	ldr	r2, [r3, #16]
 8004eec:	2000      	movs	r0, #0
 8004eee:	4294      	cmp	r4, r2
 8004ef0:	bf08      	it	eq
 8004ef2:	6118      	streq	r0, [r3, #16]
		clear_lock(cfs);
#endif
#if _FS_REENTRANT						/* Discard sync object of the current volume */
		if (!ff_del_syncobj(cfs->sobj)) return FR_INT_ERR;
#endif
		cfs->fs_type = 0;				/* Clear old fs object */
 8004ef4:	7020      	strb	r0, [r4, #0]
	}

	if (fs) {
 8004ef6:	9801      	ldr	r0, [sp, #4]
 8004ef8:	b108      	cbz	r0, 8004efe <f_mount+0x3e>
		fs->fs_type = 0;				/* Clear new fs object */
 8004efa:	2300      	movs	r3, #0
 8004efc:	7003      	strb	r3, [r0, #0]
#if _FS_REENTRANT						/* Create sync object for the new volume */
		if (!ff_cre_syncobj((BYTE)vol, &fs->sobj)) return FR_INT_ERR;
#endif
	}
	FatFs[vol] = fs;					/* Register new fs object */
 8004efe:	f841 0025 	str.w	r0, [r1, r5, lsl #2]

	if (!fs || opt != 1) return FR_OK;	/* Do not mount now, it will be mounted later */
 8004f02:	b130      	cbz	r0, 8004f12 <f_mount+0x52>
 8004f04:	2e01      	cmp	r6, #1
 8004f06:	d108      	bne.n	8004f1a <f_mount+0x5a>

	res = find_volume(&path, &fs, 0);	/* Force mounted the volume */
 8004f08:	2200      	movs	r2, #0
 8004f0a:	a901      	add	r1, sp, #4
 8004f0c:	4668      	mov	r0, sp
 8004f0e:	f7ff fb1b 	bl	8004548 <find_volume>
	LEAVE_FF(fs, res);
}
 8004f12:	b004      	add	sp, #16
 8004f14:	bd70      	pop	{r4, r5, r6, pc}
	if (vol < 0) return FR_INVALID_DRIVE;
 8004f16:	200b      	movs	r0, #11
 8004f18:	e7fb      	b.n	8004f12 <f_mount+0x52>
	if (!fs || opt != 1) return FR_OK;	/* Do not mount now, it will be mounted later */
 8004f1a:	2000      	movs	r0, #0
 8004f1c:	e7f9      	b.n	8004f12 <f_mount+0x52>
 8004f1e:	bf00      	nop
 8004f20:	200000ac 	.word	0x200000ac
 8004f24:	200000b0 	.word	0x200000b0

08004f28 <f_open>:
FRESULT f_open (
	FIL* fp,			/* Pointer to the blank file object */
	const TCHAR* path,	/* Pointer to the file name */
	BYTE mode			/* Access mode and file open mode flags */
)
{
 8004f28:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004f2c:	b090      	sub	sp, #64	; 0x40
 8004f2e:	4690      	mov	r8, r2
 8004f30:	9101      	str	r1, [sp, #4]
	FSIZE_t ofs;
#endif
	DEF_NAMBUF


	if (!fp) return FR_INVALID_OBJECT;
 8004f32:	4604      	mov	r4, r0
 8004f34:	2800      	cmp	r0, #0
 8004f36:	f000 80d1 	beq.w	80050dc <f_open+0x1b4>

	/* Get logical drive */
	mode &= _FS_READONLY ? FA_READ : FA_READ | FA_WRITE | FA_CREATE_ALWAYS | FA_CREATE_NEW | FA_OPEN_ALWAYS | FA_OPEN_APPEND | FA_SEEKEND;
 8004f3a:	f002 053f 	and.w	r5, r2, #63	; 0x3f
	res = find_volume(&path, &fs, mode);
 8004f3e:	462a      	mov	r2, r5
 8004f40:	a903      	add	r1, sp, #12
 8004f42:	a801      	add	r0, sp, #4
 8004f44:	f7ff fb00 	bl	8004548 <find_volume>
	if (res == FR_OK) {
 8004f48:	4607      	mov	r7, r0
 8004f4a:	bb38      	cbnz	r0, 8004f9c <f_open+0x74>
		dj.obj.fs = fs;
 8004f4c:	ae10      	add	r6, sp, #64	; 0x40
 8004f4e:	9b03      	ldr	r3, [sp, #12]
 8004f50:	f846 3d30 	str.w	r3, [r6, #-48]!
		INIT_NAMBUF(fs);
		res = follow_path(&dj, path);	/* Follow the file path */
 8004f54:	9901      	ldr	r1, [sp, #4]
 8004f56:	4630      	mov	r0, r6
 8004f58:	f7ff feba 	bl	8004cd0 <follow_path>
#if !_FS_READONLY	/* R/W configuration */
		if (res == FR_OK) {
 8004f5c:	b958      	cbnz	r0, 8004f76 <f_open+0x4e>
			if (dj.fn[NSFLAG] & NS_NONAME) {	/* Origin directory itself? */
 8004f5e:	f99d 303f 	ldrsb.w	r3, [sp, #63]	; 0x3f
 8004f62:	2b00      	cmp	r3, #0
 8004f64:	db1e      	blt.n	8004fa4 <f_open+0x7c>
				res = FR_INVALID_NAME;
			}
#if _FS_LOCK != 0
			else {
				res = chk_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 8004f66:	f015 0f3e 	tst.w	r5, #62	; 0x3e
 8004f6a:	bf14      	ite	ne
 8004f6c:	2101      	movne	r1, #1
 8004f6e:	2100      	moveq	r1, #0
 8004f70:	4630      	mov	r0, r6
 8004f72:	f7ff f923 	bl	80041bc <chk_lock>
			}
#endif
		}
		/* Create or Open a file */
		if (mode & (FA_CREATE_ALWAYS | FA_OPEN_ALWAYS | FA_CREATE_NEW)) {
 8004f76:	f018 0f1c 	tst.w	r8, #28
 8004f7a:	d073      	beq.n	8005064 <f_open+0x13c>
			if (res != FR_OK) {					/* No file, create new */
 8004f7c:	b1a0      	cbz	r0, 8004fa8 <f_open+0x80>
				if (res == FR_NO_FILE) {		/* There is no file to open, create a new entry */
 8004f7e:	2804      	cmp	r0, #4
 8004f80:	d109      	bne.n	8004f96 <f_open+0x6e>
	for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 8004f82:	4b73      	ldr	r3, [pc, #460]	; (8005150 <f_open+0x228>)
 8004f84:	681a      	ldr	r2, [r3, #0]
 8004f86:	2a00      	cmp	r2, #0
 8004f88:	f000 80de 	beq.w	8005148 <f_open+0x220>
 8004f8c:	691b      	ldr	r3, [r3, #16]
 8004f8e:	2b00      	cmp	r3, #0
 8004f90:	f000 80da 	beq.w	8005148 <f_open+0x220>
#if _FS_LOCK != 0
					res = enq_lock() ? dir_register(&dj) : FR_TOO_MANY_OPEN_FILES;
 8004f94:	2012      	movs	r0, #18
#else
					res = dir_register(&dj);
#endif
				}
				mode |= FA_CREATE_ALWAYS;		/* File is created */
 8004f96:	f045 0508 	orr.w	r5, r5, #8
					res = FR_DENIED;
				} else {
					if (mode & FA_CREATE_NEW) res = FR_EXIST;	/* Cannot create as new file */
				}
			}
			if (res == FR_OK && (mode & FA_CREATE_ALWAYS)) {	/* Truncate it if overwrite mode */
 8004f9a:	b170      	cbz	r0, 8004fba <f_open+0x92>
		}

		FREE_NAMBUF();
	}

	if (res != FR_OK) fp->obj.fs = 0;	/* Invalidate file object on error */
 8004f9c:	2300      	movs	r3, #0
 8004f9e:	6023      	str	r3, [r4, #0]
 8004fa0:	4607      	mov	r7, r0
 8004fa2:	e095      	b.n	80050d0 <f_open+0x1a8>
				res = FR_INVALID_NAME;
 8004fa4:	2006      	movs	r0, #6
 8004fa6:	e7e6      	b.n	8004f76 <f_open+0x4e>
				if (dj.obj.attr & (AM_RDO | AM_DIR)) {	/* Cannot overwrite it (R/O or DIR) */
 8004fa8:	f89d 3016 	ldrb.w	r3, [sp, #22]
 8004fac:	f013 0f11 	tst.w	r3, #17
 8004fb0:	d163      	bne.n	800507a <f_open+0x152>
					if (mode & FA_CREATE_NEW) res = FR_EXIST;	/* Cannot create as new file */
 8004fb2:	f018 0f04 	tst.w	r8, #4
 8004fb6:	f040 80c1 	bne.w	800513c <f_open+0x214>
			if (res == FR_OK && (mode & FA_CREATE_ALWAYS)) {	/* Truncate it if overwrite mode */
 8004fba:	0728      	lsls	r0, r5, #28
 8004fbc:	d53c      	bpl.n	8005038 <f_open+0x110>
				dw = GET_FATTIME();
 8004fbe:	f000 fb31 	bl	8005624 <get_fattime>
 8004fc2:	4602      	mov	r2, r0
					st_dword(dj.dir + DIR_CrtTime, dw);	/* Set created time */
 8004fc4:	4601      	mov	r1, r0
 8004fc6:	980c      	ldr	r0, [sp, #48]	; 0x30
 8004fc8:	300e      	adds	r0, #14
 8004fca:	f7ff f8e9 	bl	80041a0 <st_dword>
					st_dword(dj.dir + DIR_ModTime, dw);	/* Set modified time */
 8004fce:	980c      	ldr	r0, [sp, #48]	; 0x30
 8004fd0:	4611      	mov	r1, r2
 8004fd2:	3016      	adds	r0, #22
 8004fd4:	f7ff f8e4 	bl	80041a0 <st_dword>
					dj.dir[DIR_Attr] = AM_ARC;			/* Reset attribute */
 8004fd8:	9b0c      	ldr	r3, [sp, #48]	; 0x30
					cl = ld_clust(fs, dj.dir);			/* Get cluster chain */
 8004fda:	f8dd 900c 	ldr.w	r9, [sp, #12]
					dj.dir[DIR_Attr] = AM_ARC;			/* Reset attribute */
 8004fde:	2220      	movs	r2, #32
 8004fe0:	72da      	strb	r2, [r3, #11]
					cl = ld_clust(fs, dj.dir);			/* Get cluster chain */
 8004fe2:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 8004fe6:	f899 0000 	ldrb.w	r0, [r9]
 8004fea:	4651      	mov	r1, sl
 8004fec:	f7ff f9c3 	bl	8004376 <ld_clust.isra.1>
					st_clust(fs, dj.dir, 0);			/* Reset file allocation info */
 8004ff0:	2200      	movs	r2, #0
 8004ff2:	4651      	mov	r1, sl
					cl = ld_clust(fs, dj.dir);			/* Get cluster chain */
 8004ff4:	4680      	mov	r8, r0
					st_clust(fs, dj.dir, 0);			/* Reset file allocation info */
 8004ff6:	4648      	mov	r0, r9
 8004ff8:	f7ff f9cb 	bl	8004392 <st_clust.isra.2>
					st_dword(dj.dir + DIR_FileSize, 0);
 8004ffc:	9b0c      	ldr	r3, [sp, #48]	; 0x30
	*ptr++ = (BYTE)val; val >>= 8;
 8004ffe:	2200      	movs	r2, #0
 8005000:	771a      	strb	r2, [r3, #28]
	*ptr++ = (BYTE)val; val >>= 8;
 8005002:	775a      	strb	r2, [r3, #29]
	*ptr++ = (BYTE)val; val >>= 8;
 8005004:	779a      	strb	r2, [r3, #30]
	*ptr++ = (BYTE)val;
 8005006:	77da      	strb	r2, [r3, #31]
					fs->wflag = 1;
 8005008:	9b03      	ldr	r3, [sp, #12]
 800500a:	2101      	movs	r1, #1
 800500c:	70d9      	strb	r1, [r3, #3]
					if (cl) {							/* Remove the cluster chain if exist */
 800500e:	f1b8 0f00 	cmp.w	r8, #0
 8005012:	d011      	beq.n	8005038 <f_open+0x110>
						res = remove_chain(&dj.obj, cl, 0);
 8005014:	4641      	mov	r1, r8
 8005016:	4630      	mov	r0, r6
						dw = fs->winsect;
 8005018:	f8d3 9030 	ldr.w	r9, [r3, #48]	; 0x30
						res = remove_chain(&dj.obj, cl, 0);
 800501c:	f7ff fd6c 	bl	8004af8 <remove_chain>
						if (res == FR_OK) {
 8005020:	2800      	cmp	r0, #0
 8005022:	d1bb      	bne.n	8004f9c <f_open+0x74>
							res = move_window(fs, dw);
 8005024:	4649      	mov	r1, r9
 8005026:	9803      	ldr	r0, [sp, #12]
 8005028:	f7ff fa32 	bl	8004490 <move_window>
							fs->last_clst = cl - 1;		/* Reuse the cluster hole */
 800502c:	9a03      	ldr	r2, [sp, #12]
 800502e:	f108 33ff 	add.w	r3, r8, #4294967295
 8005032:	6113      	str	r3, [r2, #16]
		if (res == FR_OK) {
 8005034:	2800      	cmp	r0, #0
 8005036:	d1b1      	bne.n	8004f9c <f_open+0x74>
			fp->dir_sect = fs->winsect;			/* Pointer to the directory entry */
 8005038:	9b03      	ldr	r3, [sp, #12]
			if (mode & FA_CREATE_ALWAYS)		/* Set file change flag if created or overwritten */
 800503a:	0728      	lsls	r0, r5, #28
			fp->dir_sect = fs->winsect;			/* Pointer to the directory entry */
 800503c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800503e:	6263      	str	r3, [r4, #36]	; 0x24
				mode |= FA_MODIFIED;
 8005040:	bf48      	it	mi
 8005042:	f045 0540 	orrmi.w	r5, r5, #64	; 0x40
			fp->obj.lockid = inc_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 8005046:	f015 0ffe 	tst.w	r5, #254	; 0xfe
			fp->dir_ptr = dj.dir;
 800504a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800504c:	62a3      	str	r3, [r4, #40]	; 0x28
			fp->obj.lockid = inc_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 800504e:	bf14      	ite	ne
 8005050:	2101      	movne	r1, #1
 8005052:	2100      	moveq	r1, #0
 8005054:	4630      	mov	r0, r6
 8005056:	f7ff f8df 	bl	8004218 <inc_lock>
 800505a:	6120      	str	r0, [r4, #16]
			if (!fp->obj.lockid) res = FR_INT_ERR;
 800505c:	2800      	cmp	r0, #0
 800505e:	d13f      	bne.n	80050e0 <f_open+0x1b8>
 8005060:	2002      	movs	r0, #2
 8005062:	e79b      	b.n	8004f9c <f_open+0x74>
			if (res == FR_OK) {					/* Following succeeded */
 8005064:	2800      	cmp	r0, #0
 8005066:	d199      	bne.n	8004f9c <f_open+0x74>
				if (dj.obj.attr & AM_DIR) {		/* It is a directory */
 8005068:	f89d 3016 	ldrb.w	r3, [sp, #22]
 800506c:	06da      	lsls	r2, r3, #27
 800506e:	d467      	bmi.n	8005140 <f_open+0x218>
					if ((mode & FA_WRITE) && (dj.obj.attr & AM_RDO)) { /* R/O violation */
 8005070:	f018 0f02 	tst.w	r8, #2
 8005074:	d0e0      	beq.n	8005038 <f_open+0x110>
 8005076:	07db      	lsls	r3, r3, #31
 8005078:	d5de      	bpl.n	8005038 <f_open+0x110>
					res = FR_DENIED;
 800507a:	2007      	movs	r0, #7
 800507c:	e78e      	b.n	8004f9c <f_open+0x74>
					clst = get_fat(&fp->obj, clst);
 800507e:	6820      	ldr	r0, [r4, #0]
 8005080:	f7ff fc72 	bl	8004968 <get_fat.isra.8>
					if (clst <= 1) res = FR_INT_ERR;
 8005084:	2801      	cmp	r0, #1
					clst = get_fat(&fp->obj, clst);
 8005086:	4601      	mov	r1, r0
					if (clst <= 1) res = FR_INT_ERR;
 8005088:	d926      	bls.n	80050d8 <f_open+0x1b0>
 800508a:	1c42      	adds	r2, r0, #1
 800508c:	4250      	negs	r0, r2
 800508e:	4150      	adcs	r0, r2
				for (ofs = fp->obj.objsize; res == FR_OK && ofs > bcs; ofs -= bcs) {
 8005090:	eba5 0508 	sub.w	r5, r5, r8
 8005094:	2800      	cmp	r0, #0
 8005096:	d04d      	beq.n	8005134 <f_open+0x20c>
				fp->clust = clst;
 8005098:	61e1      	str	r1, [r4, #28]
				if (res == FR_OK && ofs % SS(fs)) {	/* Fill sector buffer if not on the sector boundary */
 800509a:	2800      	cmp	r0, #0
 800509c:	f47f af7e 	bne.w	8004f9c <f_open+0x74>
 80050a0:	f8dd 800c 	ldr.w	r8, [sp, #12]
 80050a4:	f8b8 300c 	ldrh.w	r3, [r8, #12]
 80050a8:	fbb5 f2f3 	udiv	r2, r5, r3
 80050ac:	fb03 5512 	mls	r5, r3, r2, r5
 80050b0:	b175      	cbz	r5, 80050d0 <f_open+0x1a8>
					if ((sc = clust2sect(fs, clst)) == 0) {
 80050b2:	4640      	mov	r0, r8
 80050b4:	f7ff f904 	bl	80042c0 <clust2sect>
 80050b8:	2800      	cmp	r0, #0
 80050ba:	d0d1      	beq.n	8005060 <f_open+0x138>
						fp->sect = sc + (DWORD)(ofs / SS(fs));
 80050bc:	4402      	add	r2, r0
 80050be:	6222      	str	r2, [r4, #32]
						if (disk_read(fs->drv, fp->buf, fp->sect, 1) != RES_OK) res = FR_DISK_ERR;
 80050c0:	2301      	movs	r3, #1
 80050c2:	4631      	mov	r1, r6
 80050c4:	f898 0001 	ldrb.w	r0, [r8, #1]
 80050c8:	f7ff f838 	bl	800413c <disk_read>
 80050cc:	2800      	cmp	r0, #0
 80050ce:	d139      	bne.n	8005144 <f_open+0x21c>

	LEAVE_FF(fs, res);
}
 80050d0:	4638      	mov	r0, r7
 80050d2:	b010      	add	sp, #64	; 0x40
 80050d4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
					if (clst <= 1) res = FR_INT_ERR;
 80050d8:	2002      	movs	r0, #2
 80050da:	e7d9      	b.n	8005090 <f_open+0x168>
	if (!fp) return FR_INVALID_OBJECT;
 80050dc:	2709      	movs	r7, #9
 80050de:	e7f7      	b.n	80050d0 <f_open+0x1a8>
				fp->obj.sclust = ld_clust(fs, dj.dir);					/* Get object allocation info */
 80050e0:	9e03      	ldr	r6, [sp, #12]
 80050e2:	f8dd 8030 	ldr.w	r8, [sp, #48]	; 0x30
 80050e6:	7830      	ldrb	r0, [r6, #0]
 80050e8:	4641      	mov	r1, r8
 80050ea:	f7ff f944 	bl	8004376 <ld_clust.isra.1>
 80050ee:	60a0      	str	r0, [r4, #8]
				fp->obj.objsize = ld_dword(dj.dir + DIR_FileSize);
 80050f0:	f108 001c 	add.w	r0, r8, #28
 80050f4:	f7ff f84c 	bl	8004190 <ld_dword>
			fp->obj.id = fs->id;
 80050f8:	88f3      	ldrh	r3, [r6, #6]
			fp->obj.fs = fs;	 	/* Validate the file object */
 80050fa:	6026      	str	r6, [r4, #0]
			fp->cltbl = 0;			/* Disable fast seek mode */
 80050fc:	2100      	movs	r1, #0
			mem_set(fp->buf, 0, _MAX_SS);	/* Clear sector buffer */
 80050fe:	f104 0630 	add.w	r6, r4, #48	; 0x30
				fp->obj.objsize = ld_dword(dj.dir + DIR_FileSize);
 8005102:	60e0      	str	r0, [r4, #12]
			fp->obj.id = fs->id;
 8005104:	80a3      	strh	r3, [r4, #4]
			fp->cltbl = 0;			/* Disable fast seek mode */
 8005106:	62e1      	str	r1, [r4, #44]	; 0x2c
			fp->flag = mode;		/* Set file access mode */
 8005108:	7525      	strb	r5, [r4, #20]
			fp->err = 0;			/* Clear error flag */
 800510a:	7561      	strb	r1, [r4, #21]
			fp->sect = 0;			/* Invalidate current data sector */
 800510c:	6221      	str	r1, [r4, #32]
			fp->fptr = 0;			/* Set file pointer top of the file */
 800510e:	61a1      	str	r1, [r4, #24]
			mem_set(fp->buf, 0, _MAX_SS);	/* Clear sector buffer */
 8005110:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8005114:	4630      	mov	r0, r6
 8005116:	f7ff f84b 	bl	80041b0 <mem_set>
			if ((mode & FA_SEEKEND) && fp->obj.objsize > 0) {	/* Seek to end of file if FA_OPEN_APPEND is specified */
 800511a:	06ab      	lsls	r3, r5, #26
 800511c:	d5d8      	bpl.n	80050d0 <f_open+0x1a8>
 800511e:	68e5      	ldr	r5, [r4, #12]
 8005120:	2d00      	cmp	r5, #0
 8005122:	d0d5      	beq.n	80050d0 <f_open+0x1a8>
				bcs = (DWORD)fs->csize * SS(fs);	/* Cluster size in byte */
 8005124:	9b03      	ldr	r3, [sp, #12]
				clst = fp->obj.sclust;				/* Follow the cluster chain */
 8005126:	68a1      	ldr	r1, [r4, #8]
				bcs = (DWORD)fs->csize * SS(fs);	/* Cluster size in byte */
 8005128:	895a      	ldrh	r2, [r3, #10]
 800512a:	f8b3 800c 	ldrh.w	r8, [r3, #12]
				fp->fptr = fp->obj.objsize;			/* Offset to seek */
 800512e:	61a5      	str	r5, [r4, #24]
				bcs = (DWORD)fs->csize * SS(fs);	/* Cluster size in byte */
 8005130:	fb08 f802 	mul.w	r8, r8, r2
				for (ofs = fp->obj.objsize; res == FR_OK && ofs > bcs; ofs -= bcs) {
 8005134:	45a8      	cmp	r8, r5
 8005136:	d3a2      	bcc.n	800507e <f_open+0x156>
 8005138:	2000      	movs	r0, #0
 800513a:	e7ad      	b.n	8005098 <f_open+0x170>
					if (mode & FA_CREATE_NEW) res = FR_EXIST;	/* Cannot create as new file */
 800513c:	2008      	movs	r0, #8
 800513e:	e72d      	b.n	8004f9c <f_open+0x74>
					res = FR_NO_FILE;
 8005140:	2004      	movs	r0, #4
 8005142:	e72b      	b.n	8004f9c <f_open+0x74>
						if (disk_read(fs->drv, fp->buf, fp->sect, 1) != RES_OK) res = FR_DISK_ERR;
 8005144:	2001      	movs	r0, #1
 8005146:	e729      	b.n	8004f9c <f_open+0x74>
					res = enq_lock() ? dir_register(&dj) : FR_TOO_MANY_OPEN_FILES;
 8005148:	4630      	mov	r0, r6
 800514a:	f7ff fe87 	bl	8004e5c <dir_register>
 800514e:	e722      	b.n	8004f96 <f_open+0x6e>
 8005150:	200000b0 	.word	0x200000b0

08005154 <f_write>:
	FIL* fp,			/* Pointer to the file object */
	const void* buff,	/* Pointer to the data to be written */
	UINT btw,			/* Number of bytes to write */
	UINT* bw			/* Pointer to number of bytes written */
)
{
 8005154:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005158:	469b      	mov	fp, r3
 800515a:	b085      	sub	sp, #20
	DWORD clst, sect;
	UINT wcnt, cc, csect;
	const BYTE *wbuff = (const BYTE*)buff;


	*bw = 0;	/* Clear write byte counter */
 800515c:	2300      	movs	r3, #0
{
 800515e:	4689      	mov	r9, r1
	*bw = 0;	/* Clear write byte counter */
 8005160:	f8cb 3000 	str.w	r3, [fp]
	res = validate(&fp->obj, &fs);			/* Check validity of the file object */
 8005164:	a903      	add	r1, sp, #12
{
 8005166:	4604      	mov	r4, r0
 8005168:	4690      	mov	r8, r2
	res = validate(&fp->obj, &fs);			/* Check validity of the file object */
 800516a:	f7ff f8e0 	bl	800432e <validate>
	if (res != FR_OK || (res = (FRESULT)fp->err) != FR_OK) LEAVE_FF(fs, res);	/* Check validity */
 800516e:	4605      	mov	r5, r0
 8005170:	2800      	cmp	r0, #0
 8005172:	d132      	bne.n	80051da <f_write+0x86>
 8005174:	7d65      	ldrb	r5, [r4, #21]
 8005176:	bb85      	cbnz	r5, 80051da <f_write+0x86>
	if (!(fp->flag & FA_WRITE)) LEAVE_FF(fs, FR_DENIED);	/* Check access mode */
 8005178:	7d23      	ldrb	r3, [r4, #20]
 800517a:	079a      	lsls	r2, r3, #30
 800517c:	f140 80be 	bpl.w	80052fc <f_write+0x1a8>

	/* Check fptr wrap-around (file size cannot reach 4GiB on FATxx) */
	if ((!_FS_EXFAT || fs->fs_type != FS_EXFAT) && (DWORD)(fp->fptr + btw) < (DWORD)fp->fptr) {
 8005180:	69a3      	ldr	r3, [r4, #24]
 8005182:	eb13 0f08 	cmn.w	r3, r8
		btw = (UINT)(0xFFFFFFFF - (DWORD)fp->fptr);
 8005186:	bf28      	it	cs
 8005188:	ea6f 0803 	mvncs.w	r8, r3
#if _FS_TINY
		if (move_window(fs, fp->sect) != FR_OK) ABORT(fs, FR_DISK_ERR);	/* Move sector window */
		mem_cpy(fs->win + fp->fptr % SS(fs), wbuff, wcnt);	/* Fit data to the sector */
		fs->wflag = 1;
#else
		mem_cpy(fp->buf + fp->fptr % SS(fs), wbuff, wcnt);	/* Fit data to the sector */
 800518c:	f104 0330 	add.w	r3, r4, #48	; 0x30
 8005190:	9300      	str	r3, [sp, #0]
	for ( ;  btw;							/* Repeat until all data written */
 8005192:	f1b8 0f00 	cmp.w	r8, #0
 8005196:	d01c      	beq.n	80051d2 <f_write+0x7e>
		if (fp->fptr % SS(fs) == 0) {		/* On the sector boundary? */
 8005198:	9803      	ldr	r0, [sp, #12]
 800519a:	69a1      	ldr	r1, [r4, #24]
 800519c:	8983      	ldrh	r3, [r0, #12]
 800519e:	fbb1 f2f3 	udiv	r2, r1, r3
 80051a2:	fb03 1312 	mls	r3, r3, r2, r1
 80051a6:	2b00      	cmp	r3, #0
 80051a8:	f040 8091 	bne.w	80052ce <f_write+0x17a>
			csect = (UINT)(fp->fptr / SS(fs)) & (fs->csize - 1);	/* Sector offset in the cluster */
 80051ac:	8943      	ldrh	r3, [r0, #10]
 80051ae:	3b01      	subs	r3, #1
			if (csect == 0) {				/* On the cluster boundary? */
 80051b0:	4013      	ands	r3, r2
 80051b2:	9301      	str	r3, [sp, #4]
 80051b4:	d124      	bne.n	8005200 <f_write+0xac>
				if (fp->fptr == 0) {		/* On the top of the file? */
 80051b6:	b931      	cbnz	r1, 80051c6 <f_write+0x72>
					clst = fp->obj.sclust;	/* Follow from the origin */
 80051b8:	68a0      	ldr	r0, [r4, #8]
					if (clst == 0) {		/* If no cluster is allocated, */
 80051ba:	b9a0      	cbnz	r0, 80051e6 <f_write+0x92>
						clst = create_chain(&fp->obj, 0);	/* create a new cluster chain */
 80051bc:	4601      	mov	r1, r0
						clst = create_chain(&fp->obj, fp->clust);	/* Follow or stretch cluster chain on the FAT */
 80051be:	4620      	mov	r0, r4
 80051c0:	f7ff fc42 	bl	8004a48 <create_chain>
 80051c4:	e004      	b.n	80051d0 <f_write+0x7c>
					if (fp->cltbl) {
 80051c6:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 80051c8:	b15b      	cbz	r3, 80051e2 <f_write+0x8e>
						clst = clmt_clust(fp, fp->fptr);	/* Get cluster# from the CLMT */
 80051ca:	4620      	mov	r0, r4
 80051cc:	f7ff f883 	bl	80042d6 <clmt_clust>
				if (clst == 0) break;		/* Could not allocate a new cluster (disk full) */
 80051d0:	b948      	cbnz	r0, 80051e6 <f_write+0x92>
		fp->flag |= FA_DIRTY;
#endif
	}

	fp->flag |= FA_MODIFIED;				/* Set file change flag */
 80051d2:	7d23      	ldrb	r3, [r4, #20]
 80051d4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80051d8:	7523      	strb	r3, [r4, #20]

	LEAVE_FF(fs, FR_OK);
}
 80051da:	4628      	mov	r0, r5
 80051dc:	b005      	add	sp, #20
 80051de:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
						clst = create_chain(&fp->obj, fp->clust);	/* Follow or stretch cluster chain on the FAT */
 80051e2:	69e1      	ldr	r1, [r4, #28]
 80051e4:	e7eb      	b.n	80051be <f_write+0x6a>
				if (clst == 1) ABORT(fs, FR_INT_ERR);
 80051e6:	2801      	cmp	r0, #1
 80051e8:	d102      	bne.n	80051f0 <f_write+0x9c>
 80051ea:	2502      	movs	r5, #2
				if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 80051ec:	7565      	strb	r5, [r4, #21]
 80051ee:	e7f4      	b.n	80051da <f_write+0x86>
 80051f0:	1c43      	adds	r3, r0, #1
 80051f2:	d101      	bne.n	80051f8 <f_write+0xa4>
 80051f4:	2501      	movs	r5, #1
 80051f6:	e7f9      	b.n	80051ec <f_write+0x98>
				if (fp->obj.sclust == 0) fp->obj.sclust = clst;	/* Set start cluster if the first write */
 80051f8:	68a3      	ldr	r3, [r4, #8]
				fp->clust = clst;			/* Update current cluster */
 80051fa:	61e0      	str	r0, [r4, #28]
				if (fp->obj.sclust == 0) fp->obj.sclust = clst;	/* Set start cluster if the first write */
 80051fc:	b903      	cbnz	r3, 8005200 <f_write+0xac>
 80051fe:	60a0      	str	r0, [r4, #8]
			if (fp->flag & FA_DIRTY) {		/* Write-back sector cache */
 8005200:	f994 3014 	ldrsb.w	r3, [r4, #20]
 8005204:	2b00      	cmp	r3, #0
 8005206:	da0c      	bge.n	8005222 <f_write+0xce>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 8005208:	9803      	ldr	r0, [sp, #12]
 800520a:	6a22      	ldr	r2, [r4, #32]
 800520c:	9900      	ldr	r1, [sp, #0]
 800520e:	7840      	ldrb	r0, [r0, #1]
 8005210:	2301      	movs	r3, #1
 8005212:	f7fe ffa1 	bl	8004158 <disk_write>
 8005216:	2800      	cmp	r0, #0
 8005218:	d1ec      	bne.n	80051f4 <f_write+0xa0>
				fp->flag &= (BYTE)~FA_DIRTY;
 800521a:	7d23      	ldrb	r3, [r4, #20]
 800521c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8005220:	7523      	strb	r3, [r4, #20]
			sect = clust2sect(fs, fp->clust);	/* Get current sector */
 8005222:	f8dd a00c 	ldr.w	sl, [sp, #12]
 8005226:	69e1      	ldr	r1, [r4, #28]
 8005228:	4650      	mov	r0, sl
 800522a:	f7ff f849 	bl	80042c0 <clust2sect>
			if (!sect) ABORT(fs, FR_INT_ERR);
 800522e:	2800      	cmp	r0, #0
 8005230:	d0db      	beq.n	80051ea <f_write+0x96>
			sect += csect;
 8005232:	9b01      	ldr	r3, [sp, #4]
			cc = btw / SS(fs);				/* When remaining bytes >= sector size, */
 8005234:	f8ba 700c 	ldrh.w	r7, [sl, #12]
 8005238:	fbb8 f7f7 	udiv	r7, r8, r7
			sect += csect;
 800523c:	181e      	adds	r6, r3, r0
			if (cc) {						/* Write maximum contiguous sectors directly */
 800523e:	2f00      	cmp	r7, #0
 8005240:	d034      	beq.n	80052ac <f_write+0x158>
				if (csect + cc > fs->csize) {	/* Clip at cluster boundary */
 8005242:	9a01      	ldr	r2, [sp, #4]
 8005244:	f8ba 300a 	ldrh.w	r3, [sl, #10]
				if (disk_write(fs->drv, wbuff, sect, cc) != RES_OK) ABORT(fs, FR_DISK_ERR);
 8005248:	f89a 0001 	ldrb.w	r0, [sl, #1]
				if (csect + cc > fs->csize) {	/* Clip at cluster boundary */
 800524c:	443a      	add	r2, r7
 800524e:	429a      	cmp	r2, r3
					cc = fs->csize - csect;
 8005250:	bf84      	itt	hi
 8005252:	9a01      	ldrhi	r2, [sp, #4]
 8005254:	1a9f      	subhi	r7, r3, r2
				if (disk_write(fs->drv, wbuff, sect, cc) != RES_OK) ABORT(fs, FR_DISK_ERR);
 8005256:	463b      	mov	r3, r7
 8005258:	4632      	mov	r2, r6
 800525a:	4649      	mov	r1, r9
 800525c:	f7fe ff7c 	bl	8004158 <disk_write>
 8005260:	2800      	cmp	r0, #0
 8005262:	d1c7      	bne.n	80051f4 <f_write+0xa0>
				if (fp->sect - sect < cc) { /* Refill sector cache if it gets invalidated by the direct write */
 8005264:	6a21      	ldr	r1, [r4, #32]
 8005266:	1b89      	subs	r1, r1, r6
 8005268:	428f      	cmp	r7, r1
 800526a:	d90b      	bls.n	8005284 <f_write+0x130>
					mem_cpy(fp->buf, wbuff + ((fp->sect - sect) * SS(fs)), SS(fs));
 800526c:	9b03      	ldr	r3, [sp, #12]
 800526e:	899a      	ldrh	r2, [r3, #12]
	if (cnt) {
 8005270:	b122      	cbz	r2, 800527c <f_write+0x128>
 8005272:	fb02 9101 	mla	r1, r2, r1, r9
 8005276:	9800      	ldr	r0, [sp, #0]
 8005278:	f7ff f874 	bl	8004364 <mem_cpy.part.0>
					fp->flag &= (BYTE)~FA_DIRTY;
 800527c:	7d23      	ldrb	r3, [r4, #20]
 800527e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8005282:	7523      	strb	r3, [r4, #20]
				wcnt = SS(fs) * cc;		/* Number of bytes transferred */
 8005284:	9b03      	ldr	r3, [sp, #12]
 8005286:	899b      	ldrh	r3, [r3, #12]
 8005288:	435f      	muls	r7, r3
		wbuff += wcnt, fp->fptr += wcnt, fp->obj.objsize = (fp->fptr > fp->obj.objsize) ? fp->fptr : fp->obj.objsize, *bw += wcnt, btw -= wcnt) {
 800528a:	69a3      	ldr	r3, [r4, #24]
 800528c:	68e2      	ldr	r2, [r4, #12]
 800528e:	443b      	add	r3, r7
 8005290:	61a3      	str	r3, [r4, #24]
 8005292:	429a      	cmp	r2, r3
 8005294:	bf2c      	ite	cs
 8005296:	60e2      	strcs	r2, [r4, #12]
 8005298:	60e3      	strcc	r3, [r4, #12]
 800529a:	f8db 3000 	ldr.w	r3, [fp]
 800529e:	443b      	add	r3, r7
 80052a0:	44b9      	add	r9, r7
 80052a2:	f8cb 3000 	str.w	r3, [fp]
 80052a6:	eba8 0807 	sub.w	r8, r8, r7
 80052aa:	e772      	b.n	8005192 <f_write+0x3e>
			if (fp->sect != sect && 		/* Fill sector cache with file data */
 80052ac:	6a23      	ldr	r3, [r4, #32]
 80052ae:	429e      	cmp	r6, r3
 80052b0:	d00c      	beq.n	80052cc <f_write+0x178>
 80052b2:	69a2      	ldr	r2, [r4, #24]
 80052b4:	68e3      	ldr	r3, [r4, #12]
 80052b6:	429a      	cmp	r2, r3
 80052b8:	d208      	bcs.n	80052cc <f_write+0x178>
				disk_read(fs->drv, fp->buf, sect, 1) != RES_OK) {
 80052ba:	2301      	movs	r3, #1
 80052bc:	4632      	mov	r2, r6
 80052be:	9900      	ldr	r1, [sp, #0]
 80052c0:	f89a 0001 	ldrb.w	r0, [sl, #1]
 80052c4:	f7fe ff3a 	bl	800413c <disk_read>
				fp->fptr < fp->obj.objsize &&
 80052c8:	2800      	cmp	r0, #0
 80052ca:	d193      	bne.n	80051f4 <f_write+0xa0>
			fp->sect = sect;
 80052cc:	6226      	str	r6, [r4, #32]
		wcnt = SS(fs) - (UINT)fp->fptr % SS(fs);	/* Number of bytes left in the sector */
 80052ce:	9b03      	ldr	r3, [sp, #12]
 80052d0:	899f      	ldrh	r7, [r3, #12]
 80052d2:	69a3      	ldr	r3, [r4, #24]
 80052d4:	fbb3 f0f7 	udiv	r0, r3, r7
 80052d8:	fb07 3010 	mls	r0, r7, r0, r3
 80052dc:	1a3f      	subs	r7, r7, r0
 80052de:	4547      	cmp	r7, r8
 80052e0:	bf28      	it	cs
 80052e2:	4647      	movcs	r7, r8
	if (cnt) {
 80052e4:	b12f      	cbz	r7, 80052f2 <f_write+0x19e>
 80052e6:	9b00      	ldr	r3, [sp, #0]
 80052e8:	463a      	mov	r2, r7
 80052ea:	4649      	mov	r1, r9
 80052ec:	4418      	add	r0, r3
 80052ee:	f7ff f839 	bl	8004364 <mem_cpy.part.0>
		fp->flag |= FA_DIRTY;
 80052f2:	7d23      	ldrb	r3, [r4, #20]
 80052f4:	f063 037f 	orn	r3, r3, #127	; 0x7f
 80052f8:	7523      	strb	r3, [r4, #20]
 80052fa:	e7c6      	b.n	800528a <f_write+0x136>
	if (!(fp->flag & FA_WRITE)) LEAVE_FF(fs, FR_DENIED);	/* Check access mode */
 80052fc:	2507      	movs	r5, #7
 80052fe:	e76c      	b.n	80051da <f_write+0x86>

08005300 <f_sync>:
/*-----------------------------------------------------------------------*/

FRESULT f_sync (
	FIL* fp		/* Pointer to the file object */
)
{
 8005300:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
#if _FS_EXFAT
	DIR dj;
	DEF_NAMBUF
#endif

	res = validate(&fp->obj, &fs);	/* Check validity of the file object */
 8005302:	a901      	add	r1, sp, #4
{
 8005304:	4604      	mov	r4, r0
	res = validate(&fp->obj, &fs);	/* Check validity of the file object */
 8005306:	f7ff f812 	bl	800432e <validate>
	if (res == FR_OK) {
 800530a:	4605      	mov	r5, r0
 800530c:	2800      	cmp	r0, #0
 800530e:	d13a      	bne.n	8005386 <f_sync+0x86>
		if (fp->flag & FA_MODIFIED) {	/* Is there any change to the file? */
 8005310:	7d23      	ldrb	r3, [r4, #20]
 8005312:	065a      	lsls	r2, r3, #25
 8005314:	d537      	bpl.n	8005386 <f_sync+0x86>
#if !_FS_TINY
			if (fp->flag & FA_DIRTY) {	/* Write-back cached data if needed */
 8005316:	061b      	lsls	r3, r3, #24
 8005318:	d50c      	bpl.n	8005334 <f_sync+0x34>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) LEAVE_FF(fs, FR_DISK_ERR);
 800531a:	9801      	ldr	r0, [sp, #4]
 800531c:	6a22      	ldr	r2, [r4, #32]
 800531e:	7840      	ldrb	r0, [r0, #1]
 8005320:	2301      	movs	r3, #1
 8005322:	f104 0130 	add.w	r1, r4, #48	; 0x30
 8005326:	f7fe ff17 	bl	8004158 <disk_write>
 800532a:	bb78      	cbnz	r0, 800538c <f_sync+0x8c>
				fp->flag &= (BYTE)~FA_DIRTY;
 800532c:	7d23      	ldrb	r3, [r4, #20]
 800532e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8005332:	7523      	strb	r3, [r4, #20]
			}
#endif
			/* Update the directory entry */
			tm = GET_FATTIME();				/* Modified time */
 8005334:	f000 f976 	bl	8005624 <get_fattime>
					FREE_NAMBUF();
				}
			} else
#endif
			{
				res = move_window(fs, fp->dir_sect);
 8005338:	6a61      	ldr	r1, [r4, #36]	; 0x24
			tm = GET_FATTIME();				/* Modified time */
 800533a:	4607      	mov	r7, r0
				res = move_window(fs, fp->dir_sect);
 800533c:	9801      	ldr	r0, [sp, #4]
 800533e:	f7ff f8a7 	bl	8004490 <move_window>
				if (res == FR_OK) {
 8005342:	4605      	mov	r5, r0
 8005344:	b9f8      	cbnz	r0, 8005386 <f_sync+0x86>
					dir = fp->dir_ptr;
 8005346:	6aa6      	ldr	r6, [r4, #40]	; 0x28
					dir[DIR_Attr] |= AM_ARC;						/* Set archive bit */
 8005348:	7af3      	ldrb	r3, [r6, #11]
 800534a:	f043 0320 	orr.w	r3, r3, #32
 800534e:	72f3      	strb	r3, [r6, #11]
					st_clust(fp->obj.fs, dir, fp->obj.sclust);		/* Update file allocation info  */
 8005350:	68a2      	ldr	r2, [r4, #8]
 8005352:	6820      	ldr	r0, [r4, #0]
 8005354:	4631      	mov	r1, r6
 8005356:	f7ff f81c 	bl	8004392 <st_clust.isra.2>
					st_dword(dir + DIR_FileSize, (DWORD)fp->obj.objsize);	/* Update file size */
 800535a:	68e1      	ldr	r1, [r4, #12]
 800535c:	f106 001c 	add.w	r0, r6, #28
 8005360:	f7fe ff1e 	bl	80041a0 <st_dword>
					st_dword(dir + DIR_ModTime, tm);				/* Update modified time */
 8005364:	4639      	mov	r1, r7
 8005366:	f106 0016 	add.w	r0, r6, #22
 800536a:	f7fe ff19 	bl	80041a0 <st_dword>
					st_word(dir + DIR_LstAccDate, 0);
					fs->wflag = 1;
 800536e:	9801      	ldr	r0, [sp, #4]
	*ptr++ = (BYTE)val; val >>= 8;
 8005370:	74b5      	strb	r5, [r6, #18]
					fs->wflag = 1;
 8005372:	2301      	movs	r3, #1
	*ptr++ = (BYTE)val;
 8005374:	74f5      	strb	r5, [r6, #19]
					fs->wflag = 1;
 8005376:	70c3      	strb	r3, [r0, #3]
					res = sync_fs(fs);					/* Restore it to the directory */
 8005378:	f7ff f840 	bl	80043fc <sync_fs>
					fp->flag &= (BYTE)~FA_MODIFIED;
 800537c:	7d23      	ldrb	r3, [r4, #20]
 800537e:	f023 0340 	bic.w	r3, r3, #64	; 0x40
					res = sync_fs(fs);					/* Restore it to the directory */
 8005382:	4605      	mov	r5, r0
					fp->flag &= (BYTE)~FA_MODIFIED;
 8005384:	7523      	strb	r3, [r4, #20]
			}
		}
	}

	LEAVE_FF(fs, res);
}
 8005386:	4628      	mov	r0, r5
 8005388:	b003      	add	sp, #12
 800538a:	bdf0      	pop	{r4, r5, r6, r7, pc}
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) LEAVE_FF(fs, FR_DISK_ERR);
 800538c:	2501      	movs	r5, #1
 800538e:	e7fa      	b.n	8005386 <f_sync+0x86>

08005390 <f_close>:
/*-----------------------------------------------------------------------*/

FRESULT f_close (
	FIL* fp		/* Pointer to the file object to be closed */
)
{
 8005390:	b513      	push	{r0, r1, r4, lr}
 8005392:	4604      	mov	r4, r0
	FRESULT res;
	FATFS *fs;

#if !_FS_READONLY
	res = f_sync(fp);					/* Flush cached data */
 8005394:	f7ff ffb4 	bl	8005300 <f_sync>
	if (res == FR_OK)
 8005398:	b948      	cbnz	r0, 80053ae <f_close+0x1e>
#endif
	{
		res = validate(&fp->obj, &fs);	/* Lock volume */
 800539a:	a901      	add	r1, sp, #4
 800539c:	4620      	mov	r0, r4
 800539e:	f7fe ffc6 	bl	800432e <validate>
		if (res == FR_OK) {
 80053a2:	b920      	cbnz	r0, 80053ae <f_close+0x1e>
#if _FS_LOCK != 0
			res = dec_lock(fp->obj.lockid);	/* Decrement file open counter */
 80053a4:	6920      	ldr	r0, [r4, #16]
 80053a6:	f7fe ff73 	bl	8004290 <dec_lock>
			if (res == FR_OK)
 80053aa:	b900      	cbnz	r0, 80053ae <f_close+0x1e>
#endif
			{
				fp->obj.fs = 0;			/* Invalidate file object */
 80053ac:	6020      	str	r0, [r4, #0]
			unlock_fs(fs, FR_OK);		/* Unlock volume */
#endif
		}
	}
	return res;
}
 80053ae:	b002      	add	sp, #8
 80053b0:	bd10      	pop	{r4, pc}
	...

080053b4 <FATFS_LinkDriverEx>:
  * @param  lun : only used for USB Key Disk to add multi-lun management
            else the parameter must be equal to 0
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriverEx(const Diskio_drvTypeDef *drv, char *path, uint8_t lun)
{
 80053b4:	b530      	push	{r4, r5, lr}
  uint8_t ret = 1;
  uint8_t DiskNum = 0;

  if(disk.nbr < _VOLUMES)
 80053b6:	4b0f      	ldr	r3, [pc, #60]	; (80053f4 <FATFS_LinkDriverEx+0x40>)
 80053b8:	7a5d      	ldrb	r5, [r3, #9]
 80053ba:	f005 04ff 	and.w	r4, r5, #255	; 0xff
 80053be:	b9b5      	cbnz	r5, 80053ee <FATFS_LinkDriverEx+0x3a>
  {
    disk.is_initialized[disk.nbr] = 0;
 80053c0:	7a5d      	ldrb	r5, [r3, #9]
 80053c2:	555c      	strb	r4, [r3, r5]
    disk.drv[disk.nbr] = drv;
 80053c4:	7a5d      	ldrb	r5, [r3, #9]
 80053c6:	eb03 0585 	add.w	r5, r3, r5, lsl #2
 80053ca:	6068      	str	r0, [r5, #4]
    disk.lun[disk.nbr] = lun;
 80053cc:	7a58      	ldrb	r0, [r3, #9]
 80053ce:	4418      	add	r0, r3
 80053d0:	7202      	strb	r2, [r0, #8]
    DiskNum = disk.nbr++;
 80053d2:	7a5a      	ldrb	r2, [r3, #9]
 80053d4:	b2d2      	uxtb	r2, r2
 80053d6:	1c50      	adds	r0, r2, #1
 80053d8:	b2c0      	uxtb	r0, r0
 80053da:	7258      	strb	r0, [r3, #9]
    path[0] = DiskNum + '0';
    path[1] = ':';
 80053dc:	233a      	movs	r3, #58	; 0x3a
    path[0] = DiskNum + '0';
 80053de:	3230      	adds	r2, #48	; 0x30
    path[1] = ':';
 80053e0:	704b      	strb	r3, [r1, #1]
    path[2] = '/';
 80053e2:	232f      	movs	r3, #47	; 0x2f
    path[0] = DiskNum + '0';
 80053e4:	700a      	strb	r2, [r1, #0]
    path[2] = '/';
 80053e6:	708b      	strb	r3, [r1, #2]
    path[3] = 0;
 80053e8:	70cc      	strb	r4, [r1, #3]
 80053ea:	4620      	mov	r0, r4
 80053ec:	bd30      	pop	{r4, r5, pc}
  uint8_t ret = 1;
 80053ee:	2001      	movs	r0, #1
    ret = 0;
  }

  return ret;
}
 80053f0:	bd30      	pop	{r4, r5, pc}
 80053f2:	bf00      	nop
 80053f4:	200000d4 	.word	0x200000d4

080053f8 <FATFS_LinkDriver>:
  * @param  path: pointer to the logical drive path
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriver(const Diskio_drvTypeDef *drv, char *path)
{
  return FATFS_LinkDriverEx(drv, path, 0);
 80053f8:	2200      	movs	r2, #0
 80053fa:	f7ff bfdb 	b.w	80053b4 <FATFS_LinkDriverEx>
	...

08005400 <MX_ADC1_Init>:
ADC_HandleTypeDef hadc1;
DMA_HandleTypeDef hdma_adc1;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 8005400:	b510      	push	{r4, lr}
  ADC_MultiModeTypeDef multimode = {0};
 8005402:	2400      	movs	r4, #0
{
 8005404:	b08a      	sub	sp, #40	; 0x28
  ADC_ChannelConfTypeDef sConfig = {0};
 8005406:	2218      	movs	r2, #24
 8005408:	4621      	mov	r1, r4
 800540a:	a804      	add	r0, sp, #16
  ADC_MultiModeTypeDef multimode = {0};
 800540c:	9401      	str	r4, [sp, #4]
 800540e:	9402      	str	r4, [sp, #8]
 8005410:	9403      	str	r4, [sp, #12]
  ADC_ChannelConfTypeDef sConfig = {0};
 8005412:	f001 fa85 	bl	8006920 <memset>

  /**Common config 
  */
  hadc1.Instance = ADC1;
 8005416:	4824      	ldr	r0, [pc, #144]	; (80054a8 <MX_ADC1_Init+0xa8>)
 8005418:	4b24      	ldr	r3, [pc, #144]	; (80054ac <MX_ADC1_Init+0xac>)
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 800541a:	6084      	str	r4, [r0, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
  hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 800541c:	2204      	movs	r2, #4
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 800541e:	e880 0018 	stmia.w	r0, {r3, r4}
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8005422:	6142      	str	r2, [r0, #20]
  hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 8005424:	2301      	movs	r3, #1
  hadc1.Init.LowPowerAutoWait = DISABLE;
  hadc1.Init.ContinuousConvMode = DISABLE;
  hadc1.Init.NbrOfConversion = 2;
 8005426:	2202      	movs	r2, #2
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8005428:	60c4      	str	r4, [r0, #12]
  hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 800542a:	6103      	str	r3, [r0, #16]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 800542c:	7604      	strb	r4, [r0, #24]
  hadc1.Init.ContinuousConvMode = DISABLE;
 800542e:	7644      	strb	r4, [r0, #25]
  hadc1.Init.NbrOfConversion = 2;
 8005430:	61c2      	str	r2, [r0, #28]
  hadc1.Init.DiscontinuousConvMode = ENABLE;
 8005432:	f880 3020 	strb.w	r3, [r0, #32]
  hadc1.Init.NbrOfDiscConversion = 1;
 8005436:	6243      	str	r3, [r0, #36]	; 0x24
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8005438:	6284      	str	r4, [r0, #40]	; 0x28
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 800543a:	62c4      	str	r4, [r0, #44]	; 0x2c
  hadc1.Init.DMAContinuousRequests = ENABLE;
 800543c:	f880 3030 	strb.w	r3, [r0, #48]	; 0x30
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8005440:	6344      	str	r4, [r0, #52]	; 0x34
  hadc1.Init.OversamplingMode = ENABLE;
 8005442:	f880 3038 	strb.w	r3, [r0, #56]	; 0x38
  hadc1.Init.Oversampling.Ratio = ADC_OVERSAMPLING_RATIO_2;
 8005446:	63c4      	str	r4, [r0, #60]	; 0x3c
  hadc1.Init.Oversampling.RightBitShift = ADC_RIGHTBITSHIFT_NONE;
 8005448:	6404      	str	r4, [r0, #64]	; 0x40
  hadc1.Init.Oversampling.TriggeredMode = ADC_TRIGGEREDMODE_SINGLE_TRIGGER;
 800544a:	6444      	str	r4, [r0, #68]	; 0x44
  hadc1.Init.Oversampling.OversamplingStopReset = ADC_REGOVERSAMPLING_CONTINUED_MODE;
 800544c:	6483      	str	r3, [r0, #72]	; 0x48
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 800544e:	f7fb f903 	bl	8000658 <HAL_ADC_Init>
 8005452:	b108      	cbz	r0, 8005458 <MX_ADC1_Init+0x58>
  {
    Error_Handler();
 8005454:	f000 ff2c 	bl	80062b0 <Error_Handler>
  }
  /**Configure the ADC multi-mode 
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 8005458:	a901      	add	r1, sp, #4
 800545a:	4813      	ldr	r0, [pc, #76]	; (80054a8 <MX_ADC1_Init+0xa8>)
  multimode.Mode = ADC_MODE_INDEPENDENT;
 800545c:	9401      	str	r4, [sp, #4]
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 800545e:	f7fb fcc5 	bl	8000dec <HAL_ADCEx_MultiModeConfigChannel>
 8005462:	b108      	cbz	r0, 8005468 <MX_ADC1_Init+0x68>
  {
    Error_Handler();
 8005464:	f000 ff24 	bl	80062b0 <Error_Handler>
  }
  /**Configure Regular Channel 
  */
  sConfig.Channel = ADC_CHANNEL_5;
 8005468:	4b11      	ldr	r3, [pc, #68]	; (80054b0 <MX_ADC1_Init+0xb0>)
 800546a:	9304      	str	r3, [sp, #16]
  sConfig.Rank = ADC_REGULAR_RANK_1;
  sConfig.SamplingTime = ADC_SAMPLETIME_2CYCLES_5;
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 800546c:	227f      	movs	r2, #127	; 0x7f
  sConfig.Rank = ADC_REGULAR_RANK_1;
 800546e:	2306      	movs	r3, #6
 8005470:	9305      	str	r3, [sp, #20]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8005472:	9207      	str	r2, [sp, #28]
  sConfig.SamplingTime = ADC_SAMPLETIME_2CYCLES_5;
 8005474:	2300      	movs	r3, #0
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8005476:	2204      	movs	r2, #4
  sConfig.Offset = 0;
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8005478:	a904      	add	r1, sp, #16
 800547a:	480b      	ldr	r0, [pc, #44]	; (80054a8 <MX_ADC1_Init+0xa8>)
  sConfig.SamplingTime = ADC_SAMPLETIME_2CYCLES_5;
 800547c:	9306      	str	r3, [sp, #24]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 800547e:	9208      	str	r2, [sp, #32]
  sConfig.Offset = 0;
 8005480:	9309      	str	r3, [sp, #36]	; 0x24
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8005482:	f7fb fa13 	bl	80008ac <HAL_ADC_ConfigChannel>
 8005486:	b108      	cbz	r0, 800548c <MX_ADC1_Init+0x8c>
  {
    Error_Handler();
 8005488:	f000 ff12 	bl	80062b0 <Error_Handler>
  }
  /**Configure Regular Channel 
  */
  sConfig.Channel = ADC_CHANNEL_11;
 800548c:	4b09      	ldr	r3, [pc, #36]	; (80054b4 <MX_ADC1_Init+0xb4>)
 800548e:	9304      	str	r3, [sp, #16]
  sConfig.Rank = ADC_REGULAR_RANK_2;
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8005490:	a904      	add	r1, sp, #16
  sConfig.Rank = ADC_REGULAR_RANK_2;
 8005492:	230c      	movs	r3, #12
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8005494:	4804      	ldr	r0, [pc, #16]	; (80054a8 <MX_ADC1_Init+0xa8>)
  sConfig.Rank = ADC_REGULAR_RANK_2;
 8005496:	9305      	str	r3, [sp, #20]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8005498:	f7fb fa08 	bl	80008ac <HAL_ADC_ConfigChannel>
 800549c:	b108      	cbz	r0, 80054a2 <MX_ADC1_Init+0xa2>
  {
    Error_Handler();
 800549e:	f000 ff07 	bl	80062b0 <Error_Handler>
  }

}
 80054a2:	b00a      	add	sp, #40	; 0x28
 80054a4:	bd10      	pop	{r4, pc}
 80054a6:	bf00      	nop
 80054a8:	20000128 	.word	0x20000128
 80054ac:	50040000 	.word	0x50040000
 80054b0:	14f00020 	.word	0x14f00020
 80054b4:	2e300800 	.word	0x2e300800

080054b8 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 80054b8:	b530      	push	{r4, r5, lr}
 80054ba:	4605      	mov	r5, r0
 80054bc:	b089      	sub	sp, #36	; 0x24

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80054be:	2214      	movs	r2, #20
 80054c0:	2100      	movs	r1, #0
 80054c2:	a803      	add	r0, sp, #12
 80054c4:	f001 fa2c 	bl	8006920 <memset>
  if(adcHandle->Instance==ADC1)
 80054c8:	682a      	ldr	r2, [r5, #0]
 80054ca:	4b1f      	ldr	r3, [pc, #124]	; (8005548 <HAL_ADC_MspInit+0x90>)
 80054cc:	429a      	cmp	r2, r3
 80054ce:	d138      	bne.n	8005542 <HAL_ADC_MspInit+0x8a>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* ADC1 clock enable */
    __HAL_RCC_ADC_CLK_ENABLE();
 80054d0:	f103 4370 	add.w	r3, r3, #4026531840	; 0xf0000000
 80054d4:	f5a3 33f8 	sub.w	r3, r3, #126976	; 0x1f000
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA1_Channel1;
 80054d8:	4c1c      	ldr	r4, [pc, #112]	; (800554c <HAL_ADC_MspInit+0x94>)
    __HAL_RCC_ADC_CLK_ENABLE();
 80054da:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80054dc:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80054e0:	64da      	str	r2, [r3, #76]	; 0x4c
 80054e2:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80054e4:	f402 5200 	and.w	r2, r2, #8192	; 0x2000
 80054e8:	9201      	str	r2, [sp, #4]
 80054ea:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80054ec:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80054ee:	f042 0201 	orr.w	r2, r2, #1
 80054f2:	64da      	str	r2, [r3, #76]	; 0x4c
 80054f4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80054f6:	f003 0301 	and.w	r3, r3, #1
 80054fa:	9302      	str	r3, [sp, #8]
 80054fc:	9b02      	ldr	r3, [sp, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_6;
 80054fe:	2341      	movs	r3, #65	; 0x41
 8005500:	9303      	str	r3, [sp, #12]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8005502:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 8005506:	230b      	movs	r3, #11
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8005508:	a903      	add	r1, sp, #12
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 800550a:	9304      	str	r3, [sp, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800550c:	f7fb fe3a 	bl	8001184 <HAL_GPIO_Init>
    hdma_adc1.Init.Request = DMA_REQUEST_0;
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8005510:	2280      	movs	r2, #128	; 0x80
 8005512:	6122      	str	r2, [r4, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8005514:	f44f 7280 	mov.w	r2, #256	; 0x100
    hdma_adc1.Instance = DMA1_Channel1;
 8005518:	4b0d      	ldr	r3, [pc, #52]	; (8005550 <HAL_ADC_MspInit+0x98>)
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 800551a:	6162      	str	r2, [r4, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 800551c:	f44f 6280 	mov.w	r2, #1024	; 0x400
    hdma_adc1.Instance = DMA1_Channel1;
 8005520:	6023      	str	r3, [r4, #0]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8005522:	61a2      	str	r2, [r4, #24]
    hdma_adc1.Init.Request = DMA_REQUEST_0;
 8005524:	2300      	movs	r3, #0
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 8005526:	2220      	movs	r2, #32
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8005528:	4620      	mov	r0, r4
    hdma_adc1.Init.Request = DMA_REQUEST_0;
 800552a:	6063      	str	r3, [r4, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800552c:	60a3      	str	r3, [r4, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 800552e:	60e3      	str	r3, [r4, #12]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 8005530:	61e2      	str	r2, [r4, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 8005532:	6223      	str	r3, [r4, #32]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8005534:	f7fb fd3a 	bl	8000fac <HAL_DMA_Init>
 8005538:	b108      	cbz	r0, 800553e <HAL_ADC_MspInit+0x86>
    {
      Error_Handler();
 800553a:	f000 feb9 	bl	80062b0 <Error_Handler>
    }

    __HAL_LINKDMA(adcHandle,DMA_Handle,hdma_adc1);
 800553e:	64ec      	str	r4, [r5, #76]	; 0x4c
 8005540:	62a5      	str	r5, [r4, #40]	; 0x28

  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 8005542:	b009      	add	sp, #36	; 0x24
 8005544:	bd30      	pop	{r4, r5, pc}
 8005546:	bf00      	nop
 8005548:	50040000 	.word	0x50040000
 800554c:	2000018c 	.word	0x2000018c
 8005550:	40020008 	.word	0x40020008

08005554 <BSP_SD_Init>:
/**
  * @brief  Initializes the SD card device.
  * @retval SD status
  */
uint8_t BSP_SD_Init(void)
{
 8005554:	b507      	push	{r0, r1, r2, lr}
 * @param  None
 * @retval Returns if SD is detected or not
 */
uint8_t BSP_SD_IsDetected(void)
{
  __IO uint8_t status = SD_PRESENT;
 8005556:	2301      	movs	r3, #1
 8005558:	f88d 3007 	strb.w	r3, [sp, #7]

  /* USER CODE BEGIN 1 */
  /* user code can be inserted here */
  /* USER CODE END 1 */    	

  return status;
 800555c:	f89d 3007 	ldrb.w	r3, [sp, #7]
  if (BSP_SD_IsDetected() != SD_PRESENT)
 8005560:	2b01      	cmp	r3, #1
 8005562:	d105      	bne.n	8005570 <BSP_SD_Init+0x1c>
  sd_state = HAL_SD_Init(&hsd1);
 8005564:	4803      	ldr	r0, [pc, #12]	; (8005574 <BSP_SD_Init+0x20>)
 8005566:	f7fd fffa 	bl	800355e <HAL_SD_Init>
}
 800556a:	b003      	add	sp, #12
 800556c:	f85d fb04 	ldr.w	pc, [sp], #4
    return MSD_ERROR_SD_NOT_PRESENT;
 8005570:	2002      	movs	r0, #2
 8005572:	e7fa      	b.n	800556a <BSP_SD_Init+0x16>
 8005574:	20004410 	.word	0x20004410

08005578 <BSP_SD_ReadBlocks>:
{
 8005578:	b507      	push	{r0, r1, r2, lr}
  if (HAL_SD_ReadBlocks(&hsd1, (uint8_t *)pData, ReadAddr, NumOfBlocks, Timeout) != HAL_OK)
 800557a:	9300      	str	r3, [sp, #0]
 800557c:	4613      	mov	r3, r2
 800557e:	460a      	mov	r2, r1
 8005580:	4601      	mov	r1, r0
 8005582:	4804      	ldr	r0, [pc, #16]	; (8005594 <BSP_SD_ReadBlocks+0x1c>)
 8005584:	f7fd fc5c 	bl	8002e40 <HAL_SD_ReadBlocks>
}
 8005588:	3000      	adds	r0, #0
 800558a:	bf18      	it	ne
 800558c:	2001      	movne	r0, #1
 800558e:	b003      	add	sp, #12
 8005590:	f85d fb04 	ldr.w	pc, [sp], #4
 8005594:	20004410 	.word	0x20004410

08005598 <BSP_SD_WriteBlocks>:
{
 8005598:	b507      	push	{r0, r1, r2, lr}
  if (HAL_SD_WriteBlocks(&hsd1, (uint8_t *)pData, WriteAddr, NumOfBlocks, Timeout) != HAL_OK) 
 800559a:	9300      	str	r3, [sp, #0]
 800559c:	4613      	mov	r3, r2
 800559e:	460a      	mov	r2, r1
 80055a0:	4601      	mov	r1, r0
 80055a2:	4804      	ldr	r0, [pc, #16]	; (80055b4 <BSP_SD_WriteBlocks+0x1c>)
 80055a4:	f7fd fd54 	bl	8003050 <HAL_SD_WriteBlocks>
}
 80055a8:	3000      	adds	r0, #0
 80055aa:	bf18      	it	ne
 80055ac:	2001      	movne	r0, #1
 80055ae:	b003      	add	sp, #12
 80055b0:	f85d fb04 	ldr.w	pc, [sp], #4
 80055b4:	20004410 	.word	0x20004410

080055b8 <BSP_SD_GetCardState>:
{
 80055b8:	b508      	push	{r3, lr}
  return ((HAL_SD_GetCardState(&hsd1) == HAL_SD_CARD_TRANSFER ) ? SD_TRANSFER_OK : SD_TRANSFER_BUSY);
 80055ba:	4803      	ldr	r0, [pc, #12]	; (80055c8 <BSP_SD_GetCardState+0x10>)
 80055bc:	f7fd fffc 	bl	80035b8 <HAL_SD_GetCardState>
}
 80055c0:	3804      	subs	r0, #4
 80055c2:	bf18      	it	ne
 80055c4:	2001      	movne	r0, #1
 80055c6:	bd08      	pop	{r3, pc}
 80055c8:	20004410 	.word	0x20004410

080055cc <BSP_SD_GetCardInfo>:
  HAL_SD_GetCardInfo(&hsd1, CardInfo);
 80055cc:	4601      	mov	r1, r0
 80055ce:	4801      	ldr	r0, [pc, #4]	; (80055d4 <BSP_SD_GetCardInfo+0x8>)
 80055d0:	f7fd bfe0 	b.w	8003594 <HAL_SD_GetCardInfo>
 80055d4:	20004410 	.word	0x20004410

080055d8 <MX_DMA_Init>:
  * Enable DMA controller clock
  */
void MX_DMA_Init(void) 
{
  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 80055d8:	4b0a      	ldr	r3, [pc, #40]	; (8005604 <MX_DMA_Init+0x2c>)
{
 80055da:	b507      	push	{r0, r1, r2, lr}
  __HAL_RCC_DMA1_CLK_ENABLE();
 80055dc:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 80055de:	f042 0201 	orr.w	r2, r2, #1
 80055e2:	649a      	str	r2, [r3, #72]	; 0x48
 80055e4:	6c9b      	ldr	r3, [r3, #72]	; 0x48

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 80055e6:	2200      	movs	r2, #0
  __HAL_RCC_DMA1_CLK_ENABLE();
 80055e8:	f003 0301 	and.w	r3, r3, #1
 80055ec:	9301      	str	r3, [sp, #4]
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 80055ee:	4611      	mov	r1, r2
 80055f0:	200b      	movs	r0, #11
  __HAL_RCC_DMA1_CLK_ENABLE();
 80055f2:	9b01      	ldr	r3, [sp, #4]
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 80055f4:	f7fb fc84 	bl	8000f00 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 80055f8:	200b      	movs	r0, #11
 80055fa:	f7fb fcb5 	bl	8000f68 <HAL_NVIC_EnableIRQ>

}
 80055fe:	b003      	add	sp, #12
 8005600:	f85d fb04 	ldr.w	pc, [sp], #4
 8005604:	40021000 	.word	0x40021000

08005608 <MX_FATFS_Init>:
/* USER CODE BEGIN Variables */

/* USER CODE END Variables */    

void MX_FATFS_Init(void) 
{
 8005608:	b508      	push	{r3, lr}
  /*## FatFS: Link the SD driver ###########################*/
  retSD = FATFS_LinkDriver(&SD_Driver, SDPath);
 800560a:	4903      	ldr	r1, [pc, #12]	; (8005618 <MX_FATFS_Init+0x10>)
 800560c:	4803      	ldr	r0, [pc, #12]	; (800561c <MX_FATFS_Init+0x14>)
 800560e:	f7ff fef3 	bl	80053f8 <FATFS_LinkDriver>
 8005612:	4b03      	ldr	r3, [pc, #12]	; (8005620 <MX_FATFS_Init+0x18>)
 8005614:	7018      	strb	r0, [r3, #0]
 8005616:	bd08      	pop	{r3, pc}
 8005618:	200001d5 	.word	0x200001d5
 800561c:	08007328 	.word	0x08007328
 8005620:	200001d4 	.word	0x200001d4

08005624 <get_fattime>:
DWORD get_fattime(void)
{
  /* USER CODE BEGIN get_fattime */
  return 0;
  /* USER CODE END get_fattime */  
}
 8005624:	2000      	movs	r0, #0
 8005626:	4770      	bx	lr

08005628 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8005628:	b510      	push	{r4, lr}

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800562a:	2214      	movs	r2, #20
{
 800562c:	b08a      	sub	sp, #40	; 0x28
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800562e:	eb0d 0002 	add.w	r0, sp, r2
 8005632:	2100      	movs	r1, #0
 8005634:	f001 f974 	bl	8006920 <memset>

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8005638:	4b25      	ldr	r3, [pc, #148]	; (80056d0 <MX_GPIO_Init+0xa8>)
 800563a:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800563c:	f042 0204 	orr.w	r2, r2, #4
 8005640:	64da      	str	r2, [r3, #76]	; 0x4c
 8005642:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8005644:	f002 0204 	and.w	r2, r2, #4
 8005648:	9200      	str	r2, [sp, #0]
 800564a:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800564c:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800564e:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8005652:	64da      	str	r2, [r3, #76]	; 0x4c
 8005654:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8005656:	f002 0280 	and.w	r2, r2, #128	; 0x80
 800565a:	9201      	str	r2, [sp, #4]
 800565c:	9a01      	ldr	r2, [sp, #4]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800565e:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8005660:	f042 0201 	orr.w	r2, r2, #1
 8005664:	64da      	str	r2, [r3, #76]	; 0x4c
 8005666:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8005668:	f002 0201 	and.w	r2, r2, #1
 800566c:	9202      	str	r2, [sp, #8]
 800566e:	9a02      	ldr	r2, [sp, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8005670:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8005672:	f042 0202 	orr.w	r2, r2, #2
 8005676:	64da      	str	r2, [r3, #76]	; 0x4c
 8005678:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800567a:	f002 0202 	and.w	r2, r2, #2
 800567e:	9203      	str	r2, [sp, #12]
 8005680:	9a03      	ldr	r2, [sp, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8005682:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8005684:	f042 0208 	orr.w	r2, r2, #8
 8005688:	64da      	str	r2, [r3, #76]	; 0x4c
 800568a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800568c:	f003 0308 	and.w	r3, r3, #8

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 8005690:	2200      	movs	r2, #0
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8005692:	9304      	str	r3, [sp, #16]
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 8005694:	2120      	movs	r1, #32
 8005696:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800569a:	9b04      	ldr	r3, [sp, #16]
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 800569c:	f7fb fee8 	bl	8001470 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = B1_Pin;
 80056a0:	f44f 5300 	mov.w	r3, #8192	; 0x2000
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80056a4:	2400      	movs	r4, #0
  GPIO_InitStruct.Pin = B1_Pin;
 80056a6:	9305      	str	r3, [sp, #20]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 80056a8:	a905      	add	r1, sp, #20
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 80056aa:	4b0a      	ldr	r3, [pc, #40]	; (80056d4 <MX_GPIO_Init+0xac>)
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 80056ac:	480a      	ldr	r0, [pc, #40]	; (80056d8 <MX_GPIO_Init+0xb0>)
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 80056ae:	9306      	str	r3, [sp, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80056b0:	9407      	str	r4, [sp, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 80056b2:	f7fb fd67 	bl	8001184 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = LD2_Pin;
 80056b6:	2320      	movs	r3, #32
 80056b8:	9305      	str	r3, [sp, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 80056ba:	a905      	add	r1, sp, #20
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80056bc:	2301      	movs	r3, #1
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 80056be:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80056c2:	9306      	str	r3, [sp, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80056c4:	9407      	str	r4, [sp, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80056c6:	9408      	str	r4, [sp, #32]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 80056c8:	f7fb fd5c 	bl	8001184 <HAL_GPIO_Init>

}
 80056cc:	b00a      	add	sp, #40	; 0x28
 80056ce:	bd10      	pop	{r4, pc}
 80056d0:	40021000 	.word	0x40021000
 80056d4:	10210000 	.word	0x10210000
 80056d8:	48000800 	.word	0x48000800

080056dc <MX_I2C1_Init>:

I2C_HandleTypeDef hi2c1;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 80056dc:	b508      	push	{r3, lr}

  hi2c1.Instance = I2C1;
 80056de:	4812      	ldr	r0, [pc, #72]	; (8005728 <MX_I2C1_Init+0x4c>)
  hi2c1.Init.Timing = 0x10909CEC;
 80056e0:	4b12      	ldr	r3, [pc, #72]	; (800572c <MX_I2C1_Init+0x50>)
 80056e2:	4913      	ldr	r1, [pc, #76]	; (8005730 <MX_I2C1_Init+0x54>)
  hi2c1.Init.OwnAddress1 = 0;
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80056e4:	2201      	movs	r2, #1
  hi2c1.Init.Timing = 0x10909CEC;
 80056e6:	e880 000a 	stmia.w	r0, {r1, r3}
  hi2c1.Init.OwnAddress1 = 0;
 80056ea:	2300      	movs	r3, #0
 80056ec:	6083      	str	r3, [r0, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80056ee:	60c2      	str	r2, [r0, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80056f0:	6103      	str	r3, [r0, #16]
  hi2c1.Init.OwnAddress2 = 0;
 80056f2:	6143      	str	r3, [r0, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 80056f4:	6183      	str	r3, [r0, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80056f6:	61c3      	str	r3, [r0, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80056f8:	6203      	str	r3, [r0, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80056fa:	f7fc f802 	bl	8001702 <HAL_I2C_Init>
 80056fe:	b108      	cbz	r0, 8005704 <MX_I2C1_Init+0x28>
  {
    Error_Handler();
 8005700:	f000 fdd6 	bl	80062b0 <Error_Handler>
  }
  /**Configure Analogue filter 
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8005704:	2100      	movs	r1, #0
 8005706:	4808      	ldr	r0, [pc, #32]	; (8005728 <MX_I2C1_Init+0x4c>)
 8005708:	f7fc f9c2 	bl	8001a90 <HAL_I2CEx_ConfigAnalogFilter>
 800570c:	b108      	cbz	r0, 8005712 <MX_I2C1_Init+0x36>
  {
    Error_Handler();
 800570e:	f000 fdcf 	bl	80062b0 <Error_Handler>
  }
  /**Configure Digital filter 
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8005712:	2100      	movs	r1, #0
 8005714:	4804      	ldr	r0, [pc, #16]	; (8005728 <MX_I2C1_Init+0x4c>)
 8005716:	f7fc f9e1 	bl	8001adc <HAL_I2CEx_ConfigDigitalFilter>
 800571a:	b118      	cbz	r0, 8005724 <MX_I2C1_Init+0x48>
  {
    Error_Handler();
  }

}
 800571c:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    Error_Handler();
 8005720:	f000 bdc6 	b.w	80062b0 <Error_Handler>
 8005724:	bd08      	pop	{r3, pc}
 8005726:	bf00      	nop
 8005728:	20002240 	.word	0x20002240
 800572c:	10909cec 	.word	0x10909cec
 8005730:	40005400 	.word	0x40005400

08005734 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8005734:	b510      	push	{r4, lr}
 8005736:	4604      	mov	r4, r0
 8005738:	b088      	sub	sp, #32

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800573a:	2214      	movs	r2, #20
 800573c:	2100      	movs	r1, #0
 800573e:	a803      	add	r0, sp, #12
 8005740:	f001 f8ee 	bl	8006920 <memset>
  if(i2cHandle->Instance==I2C1)
 8005744:	6822      	ldr	r2, [r4, #0]
 8005746:	4b13      	ldr	r3, [pc, #76]	; (8005794 <HAL_I2C_MspInit+0x60>)
 8005748:	429a      	cmp	r2, r3
 800574a:	d121      	bne.n	8005790 <HAL_I2C_MspInit+0x5c>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */
  
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800574c:	4c12      	ldr	r4, [pc, #72]	; (8005798 <HAL_I2C_MspInit+0x64>)
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
    GPIO_InitStruct.Pull = GPIO_PULLUP;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800574e:	4813      	ldr	r0, [pc, #76]	; (800579c <HAL_I2C_MspInit+0x68>)
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8005750:	6ce3      	ldr	r3, [r4, #76]	; 0x4c
 8005752:	f043 0302 	orr.w	r3, r3, #2
 8005756:	64e3      	str	r3, [r4, #76]	; 0x4c
 8005758:	6ce3      	ldr	r3, [r4, #76]	; 0x4c
 800575a:	f003 0302 	and.w	r3, r3, #2
 800575e:	9301      	str	r3, [sp, #4]
 8005760:	9b01      	ldr	r3, [sp, #4]
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8005762:	f44f 7340 	mov.w	r3, #768	; 0x300
 8005766:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8005768:	2312      	movs	r3, #18
 800576a:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 800576c:	2301      	movs	r3, #1
 800576e:	9305      	str	r3, [sp, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8005770:	2303      	movs	r3, #3
 8005772:	9306      	str	r3, [sp, #24]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8005774:	a903      	add	r1, sp, #12
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8005776:	2304      	movs	r3, #4
 8005778:	9307      	str	r3, [sp, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800577a:	f7fb fd03 	bl	8001184 <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 800577e:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8005780:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8005784:	65a3      	str	r3, [r4, #88]	; 0x58
 8005786:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8005788:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800578c:	9302      	str	r3, [sp, #8]
 800578e:	9b02      	ldr	r3, [sp, #8]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 8005790:	b008      	add	sp, #32
 8005792:	bd10      	pop	{r4, pc}
 8005794:	40005400 	.word	0x40005400
 8005798:	40021000 	.word	0x40021000
 800579c:	48000400 	.word	0x48000400

080057a0 <TEMP_HUM_init>:
}

///////////////////////////////////////////////////////////////////////////////////////////////////////////////////

void TEMP_HUM_init(void)
{
 80057a0:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}
	HAL_I2C_Mem_Write(&hi2c1,0xBE, addr_CTRL_REG1_TEMP[0], 1, CTRL_REG1_TEMP, 1, I2C_TIMEOUT);
 80057a2:	4b0e      	ldr	r3, [pc, #56]	; (80057dc <TEMP_HUM_init+0x3c>)
 80057a4:	4d0e      	ldr	r5, [pc, #56]	; (80057e0 <TEMP_HUM_init+0x40>)
 80057a6:	781a      	ldrb	r2, [r3, #0]
 80057a8:	4b0e      	ldr	r3, [pc, #56]	; (80057e4 <TEMP_HUM_init+0x44>)
 80057aa:	9300      	str	r3, [sp, #0]
 80057ac:	2401      	movs	r4, #1
 80057ae:	f44f 767a 	mov.w	r6, #1000	; 0x3e8
 80057b2:	4623      	mov	r3, r4
 80057b4:	9602      	str	r6, [sp, #8]
 80057b6:	9401      	str	r4, [sp, #4]
 80057b8:	21be      	movs	r1, #190	; 0xbe
 80057ba:	4628      	mov	r0, r5
 80057bc:	f7fb fff2 	bl	80017a4 <HAL_I2C_Mem_Write>
	HAL_I2C_Mem_Write(&hi2c1,0xBE, addr_CTRL_REG2_TEMP[0], 1, CTRL_REG2_TEMP, 1, I2C_TIMEOUT);
 80057c0:	4b09      	ldr	r3, [pc, #36]	; (80057e8 <TEMP_HUM_init+0x48>)
 80057c2:	781a      	ldrb	r2, [r3, #0]
 80057c4:	4b09      	ldr	r3, [pc, #36]	; (80057ec <TEMP_HUM_init+0x4c>)
 80057c6:	9300      	str	r3, [sp, #0]
 80057c8:	9602      	str	r6, [sp, #8]
 80057ca:	9401      	str	r4, [sp, #4]
 80057cc:	4623      	mov	r3, r4
 80057ce:	21be      	movs	r1, #190	; 0xbe
 80057d0:	4628      	mov	r0, r5
 80057d2:	f7fb ffe7 	bl	80017a4 <HAL_I2C_Mem_Write>
}
 80057d6:	b004      	add	sp, #16
 80057d8:	bd70      	pop	{r4, r5, r6, pc}
 80057da:	bf00      	nop
 80057dc:	20000008 	.word	0x20000008
 80057e0:	20002240 	.word	0x20002240
 80057e4:	20000002 	.word	0x20000002
 80057e8:	2000000a 	.word	0x2000000a
 80057ec:	20000004 	.word	0x20000004

080057f0 <PRES_init>:

///////////////////////////////////////////////////////////////////////////////////////////////////////////////////

void PRES_init(void)
{
 80057f0:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}
	HAL_I2C_Mem_Write(&hi2c1,0xBA, addr_CTRL_REG1_PRES[0], 1, CTRL_REG1_PRES, 1, I2C_TIMEOUT);
 80057f2:	4b15      	ldr	r3, [pc, #84]	; (8005848 <PRES_init+0x58>)
 80057f4:	4d15      	ldr	r5, [pc, #84]	; (800584c <PRES_init+0x5c>)
 80057f6:	781a      	ldrb	r2, [r3, #0]
 80057f8:	4b15      	ldr	r3, [pc, #84]	; (8005850 <PRES_init+0x60>)
 80057fa:	9300      	str	r3, [sp, #0]
 80057fc:	2401      	movs	r4, #1
 80057fe:	f44f 767a 	mov.w	r6, #1000	; 0x3e8
 8005802:	4623      	mov	r3, r4
 8005804:	9602      	str	r6, [sp, #8]
 8005806:	9401      	str	r4, [sp, #4]
 8005808:	21ba      	movs	r1, #186	; 0xba
 800580a:	4628      	mov	r0, r5
 800580c:	f7fb ffca 	bl	80017a4 <HAL_I2C_Mem_Write>

	HAL_I2C_Mem_Write(&hi2c1,0xBA, addr_CTRL_REG2_PRES[0], 1, CTRL_REG2_PRES, 1, I2C_TIMEOUT);
 8005810:	4b10      	ldr	r3, [pc, #64]	; (8005854 <PRES_init+0x64>)
 8005812:	781a      	ldrb	r2, [r3, #0]
 8005814:	4b10      	ldr	r3, [pc, #64]	; (8005858 <PRES_init+0x68>)
 8005816:	9300      	str	r3, [sp, #0]
 8005818:	9602      	str	r6, [sp, #8]
 800581a:	4623      	mov	r3, r4
 800581c:	9401      	str	r4, [sp, #4]
 800581e:	21ba      	movs	r1, #186	; 0xba
 8005820:	4628      	mov	r0, r5
 8005822:	f7fb ffbf 	bl	80017a4 <HAL_I2C_Mem_Write>

	HAL_I2C_Mem_Write(&hi2c1,0xBA, addr_INTERRUPT_CFG[0], 1, INTERRUPT_CFG, 1, I2C_TIMEOUT);
 8005826:	4b0d      	ldr	r3, [pc, #52]	; (800585c <PRES_init+0x6c>)
 8005828:	781a      	ldrb	r2, [r3, #0]
 800582a:	4b0d      	ldr	r3, [pc, #52]	; (8005860 <PRES_init+0x70>)
 800582c:	9300      	str	r3, [sp, #0]
 800582e:	9602      	str	r6, [sp, #8]
 8005830:	9401      	str	r4, [sp, #4]
 8005832:	4623      	mov	r3, r4
 8005834:	21ba      	movs	r1, #186	; 0xba
 8005836:	4628      	mov	r0, r5
 8005838:	f7fb ffb4 	bl	80017a4 <HAL_I2C_Mem_Write>
	HAL_Delay(10);
 800583c:	200a      	movs	r0, #10
}
 800583e:	b004      	add	sp, #16
 8005840:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
	HAL_Delay(10);
 8005844:	f7fa bee0 	b.w	8000608 <HAL_Delay>
 8005848:	20000007 	.word	0x20000007
 800584c:	20002240 	.word	0x20002240
 8005850:	20000001 	.word	0x20000001
 8005854:	20000009 	.word	0x20000009
 8005858:	20000003 	.word	0x20000003
 800585c:	20000013 	.word	0x20000013
 8005860:	20000005 	.word	0x20000005

08005864 <MAGN_init>:


void MAGN_init(void)
{
 8005864:	b51f      	push	{r0, r1, r2, r3, r4, lr}
	HAL_I2C_Mem_Write(&hi2c1,0x3C, addr_CFG_REG_A_M[0], 1, CFG_REG_A_M, 1, I2C_TIMEOUT);
 8005866:	4b08      	ldr	r3, [pc, #32]	; (8005888 <MAGN_init+0x24>)
 8005868:	4908      	ldr	r1, [pc, #32]	; (800588c <MAGN_init+0x28>)
 800586a:	781a      	ldrb	r2, [r3, #0]
 800586c:	4808      	ldr	r0, [pc, #32]	; (8005890 <MAGN_init+0x2c>)
 800586e:	9100      	str	r1, [sp, #0]
 8005870:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8005874:	9302      	str	r3, [sp, #8]
 8005876:	2301      	movs	r3, #1
 8005878:	9301      	str	r3, [sp, #4]
 800587a:	213c      	movs	r1, #60	; 0x3c
 800587c:	f7fb ff92 	bl	80017a4 <HAL_I2C_Mem_Write>
}
 8005880:	b005      	add	sp, #20
 8005882:	f85d fb04 	ldr.w	pc, [sp], #4
 8005886:	bf00      	nop
 8005888:	20000006 	.word	0x20000006
 800588c:	20000000 	.word	0x20000000
 8005890:	20002240 	.word	0x20002240

08005894 <DMA_init>:

///////////////////////////////////////////////////////////////////////////////////////////////////////////////////

void DMA_init()
{
	if (HAL_ADC_Start_DMA(&hadc1, (uint32_t *)aADCxConvertedValues, ADCCONVERTEDVALUES_BUFFER_SIZE) != HAL_OK)
 8005894:	2202      	movs	r2, #2
 8005896:	4902      	ldr	r1, [pc, #8]	; (80058a0 <DMA_init+0xc>)
 8005898:	4802      	ldr	r0, [pc, #8]	; (80058a4 <DMA_init+0x10>)
 800589a:	f7fb ba21 	b.w	8000ce0 <HAL_ADC_Start_DMA>
 800589e:	bf00      	nop
 80058a0:	200043ba 	.word	0x200043ba
 80058a4:	20000128 	.word	0x20000128

080058a8 <get_TEMP>:
}

///////////////////////////////////////////////////////////////////////////////////////////////////////////////////

void get_TEMP(void)
{
 80058a8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
	HAL_I2C_Mem_Read(&hi2c1,0xBF, addr_T0_degC_x8[0], 1, T0_degC_x8, 1, I2C_TIMEOUT);
 80058ac:	4b6b      	ldr	r3, [pc, #428]	; (8005a5c <get_TEMP+0x1b4>)
 80058ae:	4d6c      	ldr	r5, [pc, #432]	; (8005a60 <get_TEMP+0x1b8>)
 80058b0:	781a      	ldrb	r2, [r3, #0]
 80058b2:	4b6c      	ldr	r3, [pc, #432]	; (8005a64 <get_TEMP+0x1bc>)
	HAL_I2C_Mem_Read(&hi2c1,0xBF, addr_T1_degC_x8[0], 1, T1_degC_x8, 1, I2C_TIMEOUT);
	HAL_I2C_Mem_Read(&hi2c1,0xBF, addr_T0_T1_msb[0], 1, T0_T1_msb, 1, I2C_TIMEOUT);
	HAL_I2C_Mem_Read(&hi2c1,0xBF, addr_T0_H[0], 1, T0_H, 1, I2C_TIMEOUT);
 80058b4:	f8df 820c 	ldr.w	r8, [pc, #524]	; 8005ac4 <get_TEMP+0x21c>
 80058b8:	4f6b      	ldr	r7, [pc, #428]	; (8005a68 <get_TEMP+0x1c0>)
	HAL_I2C_Mem_Read(&hi2c1,0xBF, addr_T0_H[0], 1, T0_H, 1, I2C_TIMEOUT);
	HAL_I2C_Mem_Read(&hi2c1,0xBF, addr_T0_L[0], 1, T0_L, 1, I2C_TIMEOUT);
 80058ba:	f8df b20c 	ldr.w	fp, [pc, #524]	; 8005ac8 <get_TEMP+0x220>
	HAL_I2C_Mem_Read(&hi2c1,0xBF, addr_T1_H[0], 1, T1_H, 1, I2C_TIMEOUT);
 80058be:	f8df a20c 	ldr.w	sl, [pc, #524]	; 8005acc <get_TEMP+0x224>
	HAL_I2C_Mem_Read(&hi2c1,0xBF, addr_T1_L[0], 1, T1_L, 1, I2C_TIMEOUT);
 80058c2:	f8df 920c 	ldr.w	r9, [pc, #524]	; 8005ad0 <get_TEMP+0x228>
{
 80058c6:	b085      	sub	sp, #20
	HAL_I2C_Mem_Read(&hi2c1,0xBF, addr_T0_degC_x8[0], 1, T0_degC_x8, 1, I2C_TIMEOUT);
 80058c8:	2401      	movs	r4, #1
 80058ca:	f44f 767a 	mov.w	r6, #1000	; 0x3e8
 80058ce:	9602      	str	r6, [sp, #8]
 80058d0:	9401      	str	r4, [sp, #4]
 80058d2:	9300      	str	r3, [sp, #0]
 80058d4:	21bf      	movs	r1, #191	; 0xbf
 80058d6:	4623      	mov	r3, r4
 80058d8:	4628      	mov	r0, r5
 80058da:	f7fc f81b 	bl	8001914 <HAL_I2C_Mem_Read>
	HAL_I2C_Mem_Read(&hi2c1,0xBF, addr_T1_degC_x8[0], 1, T1_degC_x8, 1, I2C_TIMEOUT);
 80058de:	4b63      	ldr	r3, [pc, #396]	; (8005a6c <get_TEMP+0x1c4>)
 80058e0:	781a      	ldrb	r2, [r3, #0]
 80058e2:	4b63      	ldr	r3, [pc, #396]	; (8005a70 <get_TEMP+0x1c8>)
 80058e4:	9602      	str	r6, [sp, #8]
 80058e6:	9401      	str	r4, [sp, #4]
 80058e8:	9300      	str	r3, [sp, #0]
 80058ea:	21bf      	movs	r1, #191	; 0xbf
 80058ec:	4623      	mov	r3, r4
 80058ee:	4628      	mov	r0, r5
 80058f0:	f7fc f810 	bl	8001914 <HAL_I2C_Mem_Read>
	HAL_I2C_Mem_Read(&hi2c1,0xBF, addr_T0_T1_msb[0], 1, T0_T1_msb, 1, I2C_TIMEOUT);
 80058f4:	4b5f      	ldr	r3, [pc, #380]	; (8005a74 <get_TEMP+0x1cc>)
 80058f6:	781a      	ldrb	r2, [r3, #0]
 80058f8:	4b5f      	ldr	r3, [pc, #380]	; (8005a78 <get_TEMP+0x1d0>)
 80058fa:	9602      	str	r6, [sp, #8]
 80058fc:	9401      	str	r4, [sp, #4]
 80058fe:	9300      	str	r3, [sp, #0]
 8005900:	21bf      	movs	r1, #191	; 0xbf
 8005902:	4623      	mov	r3, r4
 8005904:	4628      	mov	r0, r5
 8005906:	f7fc f805 	bl	8001914 <HAL_I2C_Mem_Read>
	HAL_I2C_Mem_Read(&hi2c1,0xBF, addr_T0_H[0], 1, T0_H, 1, I2C_TIMEOUT);
 800590a:	f898 2000 	ldrb.w	r2, [r8]
 800590e:	9602      	str	r6, [sp, #8]
 8005910:	9401      	str	r4, [sp, #4]
 8005912:	4623      	mov	r3, r4
 8005914:	9700      	str	r7, [sp, #0]
 8005916:	21bf      	movs	r1, #191	; 0xbf
 8005918:	4628      	mov	r0, r5
 800591a:	f7fb fffb 	bl	8001914 <HAL_I2C_Mem_Read>
	HAL_I2C_Mem_Read(&hi2c1,0xBF, addr_T0_H[0], 1, T0_H, 1, I2C_TIMEOUT);
 800591e:	f898 2000 	ldrb.w	r2, [r8]
 8005922:	9602      	str	r6, [sp, #8]
 8005924:	9401      	str	r4, [sp, #4]
 8005926:	4623      	mov	r3, r4
 8005928:	9700      	str	r7, [sp, #0]
 800592a:	21bf      	movs	r1, #191	; 0xbf
 800592c:	4628      	mov	r0, r5
 800592e:	f7fb fff1 	bl	8001914 <HAL_I2C_Mem_Read>
	HAL_I2C_Mem_Read(&hi2c1,0xBF, addr_T0_L[0], 1, T0_L, 1, I2C_TIMEOUT);
 8005932:	4b52      	ldr	r3, [pc, #328]	; (8005a7c <get_TEMP+0x1d4>)
	HAL_I2C_Mem_Read(&hi2c1,0xBF, addr_T_OUT_H[0], 1, T_OUT_H, 1, I2C_TIMEOUT);
 8005934:	f8df 819c 	ldr.w	r8, [pc, #412]	; 8005ad4 <get_TEMP+0x22c>
	HAL_I2C_Mem_Read(&hi2c1,0xBF, addr_T0_L[0], 1, T0_L, 1, I2C_TIMEOUT);
 8005938:	781a      	ldrb	r2, [r3, #0]
 800593a:	9602      	str	r6, [sp, #8]
 800593c:	9401      	str	r4, [sp, #4]
 800593e:	4623      	mov	r3, r4
 8005940:	f8cd b000 	str.w	fp, [sp]
 8005944:	21bf      	movs	r1, #191	; 0xbf
 8005946:	4628      	mov	r0, r5
 8005948:	f7fb ffe4 	bl	8001914 <HAL_I2C_Mem_Read>
	HAL_I2C_Mem_Read(&hi2c1,0xBF, addr_T1_H[0], 1, T1_H, 1, I2C_TIMEOUT);
 800594c:	4b4c      	ldr	r3, [pc, #304]	; (8005a80 <get_TEMP+0x1d8>)
 800594e:	21bf      	movs	r1, #191	; 0xbf
 8005950:	781a      	ldrb	r2, [r3, #0]
 8005952:	9602      	str	r6, [sp, #8]
 8005954:	9401      	str	r4, [sp, #4]
 8005956:	4623      	mov	r3, r4
 8005958:	f8cd a000 	str.w	sl, [sp]
 800595c:	4628      	mov	r0, r5
 800595e:	f7fb ffd9 	bl	8001914 <HAL_I2C_Mem_Read>
	HAL_I2C_Mem_Read(&hi2c1,0xBF, addr_T1_L[0], 1, T1_L, 1, I2C_TIMEOUT);
 8005962:	4b48      	ldr	r3, [pc, #288]	; (8005a84 <get_TEMP+0x1dc>)
 8005964:	21bf      	movs	r1, #191	; 0xbf
 8005966:	781a      	ldrb	r2, [r3, #0]
 8005968:	9602      	str	r6, [sp, #8]
 800596a:	9401      	str	r4, [sp, #4]
 800596c:	4623      	mov	r3, r4
 800596e:	f8cd 9000 	str.w	r9, [sp]
 8005972:	4628      	mov	r0, r5
 8005974:	f7fb ffce 	bl	8001914 <HAL_I2C_Mem_Read>
	HAL_I2C_Mem_Read(&hi2c1,0xBF, addr_T_OUT_H[0], 1, T_OUT_H, 1, I2C_TIMEOUT);
 8005978:	4b43      	ldr	r3, [pc, #268]	; (8005a88 <get_TEMP+0x1e0>)
 800597a:	21bf      	movs	r1, #191	; 0xbf
 800597c:	781a      	ldrb	r2, [r3, #0]
 800597e:	9602      	str	r6, [sp, #8]
 8005980:	9401      	str	r4, [sp, #4]
 8005982:	4623      	mov	r3, r4
 8005984:	f8cd 8000 	str.w	r8, [sp]
 8005988:	4628      	mov	r0, r5
 800598a:	f7fb ffc3 	bl	8001914 <HAL_I2C_Mem_Read>
	HAL_I2C_Mem_Read(&hi2c1,0xBF, addr_T_OUT_L[0], 1, T_OUT_L, 1, I2C_TIMEOUT);
 800598e:	4b3f      	ldr	r3, [pc, #252]	; (8005a8c <get_TEMP+0x1e4>)
 8005990:	781a      	ldrb	r2, [r3, #0]
 8005992:	9602      	str	r6, [sp, #8]
 8005994:	4e3e      	ldr	r6, [pc, #248]	; (8005a90 <get_TEMP+0x1e8>)
 8005996:	9401      	str	r4, [sp, #4]
 8005998:	9600      	str	r6, [sp, #0]
 800599a:	4623      	mov	r3, r4
 800599c:	21bf      	movs	r1, #191	; 0xbf
 800599e:	4628      	mov	r0, r5
 80059a0:	f7fb ffb8 	bl	8001914 <HAL_I2C_Mem_Read>
//	HAL_I2C_Mem_Read(&hi2c1,0xBF, addr_T_OUT_L[0], 1, T_OUT_L, 1, I2C_TIMEOUT);

	//CONCATENATION
	T0_OUT[0]	= (T0_H[0]<<8) + T0_L[0];
 80059a4:	783b      	ldrb	r3, [r7, #0]
 80059a6:	f89b 1000 	ldrb.w	r1, [fp]
	T1_OUT[0]	= (T1_H[0]<<8) + T1_L[0];
 80059aa:	f899 4000 	ldrb.w	r4, [r9]
	T_OUT[0]	= (T_OUT_H[0]<<8) + T_OUT_L[0];
 80059ae:	7830      	ldrb	r0, [r6, #0]
	//T0_OUT[0] 	= est_negatif(T0_OUT[0]);
//	T1_OUT[0]	= est_negatif(T1_OUT[0]);
//	T_OUT[0]	= est_negatif(T_OUT[0]);

	//CALCUL DES T0_degC ET T1_degC FINALES
	T0_msb[0]		= T0_T1_msb[0] & 0x3;
 80059b0:	4d38      	ldr	r5, [pc, #224]	; (8005a94 <get_TEMP+0x1ec>)
	T0_OUT[0]	= (T0_H[0]<<8) + T0_L[0];
 80059b2:	eb01 2103 	add.w	r1, r1, r3, lsl #8
 80059b6:	4b38      	ldr	r3, [pc, #224]	; (8005a98 <get_TEMP+0x1f0>)
 80059b8:	b289      	uxth	r1, r1
 80059ba:	8019      	strh	r1, [r3, #0]
	T1_OUT[0]	= (T1_H[0]<<8) + T1_L[0];
 80059bc:	f89a 3000 	ldrb.w	r3, [sl]
 80059c0:	eb04 2403 	add.w	r4, r4, r3, lsl #8
 80059c4:	4b35      	ldr	r3, [pc, #212]	; (8005a9c <get_TEMP+0x1f4>)
 80059c6:	b2a4      	uxth	r4, r4
 80059c8:	801c      	strh	r4, [r3, #0]
	T_OUT[0]	= (T_OUT_H[0]<<8) + T_OUT_L[0];
 80059ca:	f898 3000 	ldrb.w	r3, [r8]
 80059ce:	eb00 2003 	add.w	r0, r0, r3, lsl #8
 80059d2:	4b33      	ldr	r3, [pc, #204]	; (8005aa0 <get_TEMP+0x1f8>)
 80059d4:	b280      	uxth	r0, r0
 80059d6:	8018      	strh	r0, [r3, #0]
	T0_msb[0]		= T0_T1_msb[0] & 0x3;
 80059d8:	4b27      	ldr	r3, [pc, #156]	; (8005a78 <get_TEMP+0x1d0>)
 80059da:	781a      	ldrb	r2, [r3, #0]
 80059dc:	f002 0303 	and.w	r3, r2, #3
	T1_msb[0]		= (T0_T1_msb[0] & 0xC)>>2;
 80059e0:	f3c2 0681 	ubfx	r6, r2, #2, #2
 80059e4:	4a2f      	ldr	r2, [pc, #188]	; (8005aa4 <get_TEMP+0x1fc>)
	T0_msb[0]		= T0_T1_msb[0] & 0x3;
 80059e6:	702b      	strb	r3, [r5, #0]
	T1_msb[0]		= (T0_T1_msb[0] & 0xC)>>2;
 80059e8:	7016      	strb	r6, [r2, #0]
	T0_degC[0] 		= (T0_msb[0]<<8) + T0_degC_x8[0];
 80059ea:	4a1e      	ldr	r2, [pc, #120]	; (8005a64 <get_TEMP+0x1bc>)
 80059ec:	7815      	ldrb	r5, [r2, #0]
 80059ee:	eb05 2503 	add.w	r5, r5, r3, lsl #8
 80059f2:	4b2d      	ldr	r3, [pc, #180]	; (8005aa8 <get_TEMP+0x200>)
 80059f4:	801d      	strh	r5, [r3, #0]
	T1_degC[0] 		= (T1_msb[0]<<8) + T1_degC_x8[0];
 80059f6:	4b1e      	ldr	r3, [pc, #120]	; (8005a70 <get_TEMP+0x1c8>)
 80059f8:	781a      	ldrb	r2, [r3, #0]
 80059fa:	4b2c      	ldr	r3, [pc, #176]	; (8005aac <get_TEMP+0x204>)
 80059fc:	eb02 2206 	add.w	r2, r2, r6, lsl #8
 8005a00:	801a      	strh	r2, [r3, #0]
	T0_degC_DIV8[0]	= T0_degC[0]>>3;
 8005a02:	4b2b      	ldr	r3, [pc, #172]	; (8005ab0 <get_TEMP+0x208>)
 8005a04:	f3c5 05cf 	ubfx	r5, r5, #3, #16
 8005a08:	801d      	strh	r5, [r3, #0]
	T1_degC_DIV8[0]	= T1_degC[0]>>3;

	//CALCUL DE LA TEMPERATURE
	temp16[0] = ((int16_t)(T_OUT[0]-T0_OUT[0]))*10*((int16_t)(T1_degC_DIV8[0]-T0_degC_DIV8[0]))/((int16_t)(T1_OUT[0]-T0_OUT[0]))+(int16_t)(T0_degC_DIV8[0])*10;
 8005a0a:	1a40      	subs	r0, r0, r1
	T1_degC_DIV8[0]	= T1_degC[0]>>3;
 8005a0c:	4b29      	ldr	r3, [pc, #164]	; (8005ab4 <get_TEMP+0x20c>)
 8005a0e:	f3c2 02cf 	ubfx	r2, r2, #3, #16
	temp16[0] = ((int16_t)(T_OUT[0]-T0_OUT[0]))*10*((int16_t)(T1_degC_DIV8[0]-T0_degC_DIV8[0]))/((int16_t)(T1_OUT[0]-T0_OUT[0]))+(int16_t)(T0_degC_DIV8[0])*10;
 8005a12:	b200      	sxth	r0, r0
	T1_degC_DIV8[0]	= T1_degC[0]>>3;
 8005a14:	801a      	strh	r2, [r3, #0]
	temp16[0] = ((int16_t)(T_OUT[0]-T0_OUT[0]))*10*((int16_t)(T1_degC_DIV8[0]-T0_degC_DIV8[0]))/((int16_t)(T1_OUT[0]-T0_OUT[0]))+(int16_t)(T0_degC_DIV8[0])*10;
 8005a16:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 8005a1a:	1b52      	subs	r2, r2, r5
 8005a1c:	0040      	lsls	r0, r0, #1
 8005a1e:	b213      	sxth	r3, r2
 8005a20:	1a61      	subs	r1, r4, r1
 8005a22:	eb05 0585 	add.w	r5, r5, r5, lsl #2
 8005a26:	4343      	muls	r3, r0
 8005a28:	b209      	sxth	r1, r1
 8005a2a:	fb93 f3f1 	sdiv	r3, r3, r1
 8005a2e:	eb03 0345 	add.w	r3, r3, r5, lsl #1
 8005a32:	b29b      	uxth	r3, r3
 8005a34:	4920      	ldr	r1, [pc, #128]	; (8005ab8 <get_TEMP+0x210>)
 8005a36:	b21a      	sxth	r2, r3
 8005a38:	800a      	strh	r2, [r1, #0]

	temp16u[0] = temp16[0]/10;
 8005a3a:	210a      	movs	r1, #10
 8005a3c:	fb92 f2f1 	sdiv	r2, r2, r1
 8005a40:	491e      	ldr	r1, [pc, #120]	; (8005abc <get_TEMP+0x214>)
 8005a42:	b292      	uxth	r2, r2
 8005a44:	800a      	strh	r2, [r1, #0]
	temp16d[0] = temp16[0] - temp16u[0]*10;
 8005a46:	ebc2 3142 	rsb	r1, r2, r2, lsl #13
 8005a4a:	ebc2 0281 	rsb	r2, r2, r1, lsl #2
 8005a4e:	eb03 0342 	add.w	r3, r3, r2, lsl #1
 8005a52:	4a1b      	ldr	r2, [pc, #108]	; (8005ac0 <get_TEMP+0x218>)
 8005a54:	8013      	strh	r3, [r2, #0]

}
 8005a56:	b005      	add	sp, #20
 8005a58:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005a5c:	2000001d 	.word	0x2000001d
 8005a60:	20002240 	.word	0x20002240
 8005a64:	20004339 	.word	0x20004339
 8005a68:	2000433e 	.word	0x2000433e
 8005a6c:	20000020 	.word	0x20000020
 8005a70:	20004338 	.word	0x20004338
 8005a74:	2000001c 	.word	0x2000001c
 8005a78:	2000435c 	.word	0x2000435c
 8005a7c:	2000001b 	.word	0x2000001b
 8005a80:	2000001e 	.word	0x2000001e
 8005a84:	2000001f 	.word	0x2000001f
 8005a88:	20000021 	.word	0x20000021
 8005a8c:	20000022 	.word	0x20000022
 8005a90:	20002296 	.word	0x20002296
 8005a94:	20004374 	.word	0x20004374
 8005a98:	20004358 	.word	0x20004358
 8005a9c:	20004382 	.word	0x20004382
 8005aa0:	200043c0 	.word	0x200043c0
 8005aa4:	20002290 	.word	0x20002290
 8005aa8:	20004322 	.word	0x20004322
 8005aac:	20004340 	.word	0x20004340
 8005ab0:	200043b8 	.word	0x200043b8
 8005ab4:	200022a0 	.word	0x200022a0
 8005ab8:	2000435e 	.word	0x2000435e
 8005abc:	2000228c 	.word	0x2000228c
 8005ac0:	200043a0 	.word	0x200043a0
 8005ac4:	2000001a 	.word	0x2000001a
 8005ac8:	20002292 	.word	0x20002292
 8005acc:	2000229a 	.word	0x2000229a
 8005ad0:	20004320 	.word	0x20004320
 8005ad4:	20004380 	.word	0x20004380

08005ad8 <get_HUM>:

///////////////////////////////////////////////////////////////////////////////////////////////////////////////////

void get_HUM(void)
{
 8005ad8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
	HAL_I2C_Mem_Read(&hi2c1,0xBF, addr_HUM_H[0], 1, HUM_H, 1, I2C_TIMEOUT);
 8005adc:	4b4c      	ldr	r3, [pc, #304]	; (8005c10 <get_HUM+0x138>)
 8005ade:	4d4d      	ldr	r5, [pc, #308]	; (8005c14 <get_HUM+0x13c>)
 8005ae0:	781a      	ldrb	r2, [r3, #0]
 8005ae2:	4b4d      	ldr	r3, [pc, #308]	; (8005c18 <get_HUM+0x140>)
	HAL_I2C_Mem_Read(&hi2c1,0xBF, addr_HUM_L[0], 1, HUM_L, 1, I2C_TIMEOUT);
	HAL_I2C_Mem_Read(&hi2c1,0xBF, addr_H0_rH_x2[0], 1, H0_rH_x2, 1, I2C_TIMEOUT);
 8005ae4:	f8df b178 	ldr.w	fp, [pc, #376]	; 8005c60 <get_HUM+0x188>
	HAL_I2C_Mem_Read(&hi2c1,0xBF, addr_H1_rH_x2[0], 1, H1_rH_x2, 1, I2C_TIMEOUT);
 8005ae8:	f8df a178 	ldr.w	sl, [pc, #376]	; 8005c64 <get_HUM+0x18c>
	HAL_I2C_Mem_Read(&hi2c1,0xBF, addr_H0_T0_OUT_H[0], 1, H0_T0_OUT_H, 1, I2C_TIMEOUT);
 8005aec:	f8df 9178 	ldr.w	r9, [pc, #376]	; 8005c68 <get_HUM+0x190>
	HAL_I2C_Mem_Read(&hi2c1,0xBF, addr_H0_T0_OUT_L[0], 1, H0_T0_OUT_L, 1, I2C_TIMEOUT);
 8005af0:	f8df 8178 	ldr.w	r8, [pc, #376]	; 8005c6c <get_HUM+0x194>
	HAL_I2C_Mem_Read(&hi2c1,0xBF, addr_H1_T0_OUT_H[0], 1, H1_T0_OUT_H, 1, I2C_TIMEOUT);
 8005af4:	4f49      	ldr	r7, [pc, #292]	; (8005c1c <get_HUM+0x144>)
{
 8005af6:	b085      	sub	sp, #20
	HAL_I2C_Mem_Read(&hi2c1,0xBF, addr_HUM_H[0], 1, HUM_H, 1, I2C_TIMEOUT);
 8005af8:	2401      	movs	r4, #1
 8005afa:	f44f 767a 	mov.w	r6, #1000	; 0x3e8
 8005afe:	9602      	str	r6, [sp, #8]
 8005b00:	9401      	str	r4, [sp, #4]
 8005b02:	9300      	str	r3, [sp, #0]
 8005b04:	21bf      	movs	r1, #191	; 0xbf
 8005b06:	4623      	mov	r3, r4
 8005b08:	4628      	mov	r0, r5
 8005b0a:	f7fb ff03 	bl	8001914 <HAL_I2C_Mem_Read>
	HAL_I2C_Mem_Read(&hi2c1,0xBF, addr_HUM_L[0], 1, HUM_L, 1, I2C_TIMEOUT);
 8005b0e:	4b44      	ldr	r3, [pc, #272]	; (8005c20 <get_HUM+0x148>)
 8005b10:	781a      	ldrb	r2, [r3, #0]
 8005b12:	4b44      	ldr	r3, [pc, #272]	; (8005c24 <get_HUM+0x14c>)
 8005b14:	9602      	str	r6, [sp, #8]
 8005b16:	9401      	str	r4, [sp, #4]
 8005b18:	9300      	str	r3, [sp, #0]
 8005b1a:	21bf      	movs	r1, #191	; 0xbf
 8005b1c:	4623      	mov	r3, r4
 8005b1e:	4628      	mov	r0, r5
 8005b20:	f7fb fef8 	bl	8001914 <HAL_I2C_Mem_Read>
	HAL_I2C_Mem_Read(&hi2c1,0xBF, addr_H0_rH_x2[0], 1, H0_rH_x2, 1, I2C_TIMEOUT);
 8005b24:	4b40      	ldr	r3, [pc, #256]	; (8005c28 <get_HUM+0x150>)
 8005b26:	21bf      	movs	r1, #191	; 0xbf
 8005b28:	781a      	ldrb	r2, [r3, #0]
 8005b2a:	9602      	str	r6, [sp, #8]
 8005b2c:	9401      	str	r4, [sp, #4]
 8005b2e:	4623      	mov	r3, r4
 8005b30:	f8cd b000 	str.w	fp, [sp]
 8005b34:	4628      	mov	r0, r5
 8005b36:	f7fb feed 	bl	8001914 <HAL_I2C_Mem_Read>
	HAL_I2C_Mem_Read(&hi2c1,0xBF, addr_H1_rH_x2[0], 1, H1_rH_x2, 1, I2C_TIMEOUT);
 8005b3a:	4b3c      	ldr	r3, [pc, #240]	; (8005c2c <get_HUM+0x154>)
 8005b3c:	21bf      	movs	r1, #191	; 0xbf
 8005b3e:	781a      	ldrb	r2, [r3, #0]
 8005b40:	9602      	str	r6, [sp, #8]
 8005b42:	9401      	str	r4, [sp, #4]
 8005b44:	4623      	mov	r3, r4
 8005b46:	f8cd a000 	str.w	sl, [sp]
 8005b4a:	4628      	mov	r0, r5
 8005b4c:	f7fb fee2 	bl	8001914 <HAL_I2C_Mem_Read>
	HAL_I2C_Mem_Read(&hi2c1,0xBF, addr_H0_T0_OUT_H[0], 1, H0_T0_OUT_H, 1, I2C_TIMEOUT);
 8005b50:	4b37      	ldr	r3, [pc, #220]	; (8005c30 <get_HUM+0x158>)
 8005b52:	21bf      	movs	r1, #191	; 0xbf
 8005b54:	781a      	ldrb	r2, [r3, #0]
 8005b56:	9602      	str	r6, [sp, #8]
 8005b58:	9401      	str	r4, [sp, #4]
 8005b5a:	4623      	mov	r3, r4
 8005b5c:	f8cd 9000 	str.w	r9, [sp]
 8005b60:	4628      	mov	r0, r5
 8005b62:	f7fb fed7 	bl	8001914 <HAL_I2C_Mem_Read>
	HAL_I2C_Mem_Read(&hi2c1,0xBF, addr_H0_T0_OUT_L[0], 1, H0_T0_OUT_L, 1, I2C_TIMEOUT);
 8005b66:	4b33      	ldr	r3, [pc, #204]	; (8005c34 <get_HUM+0x15c>)
 8005b68:	21bf      	movs	r1, #191	; 0xbf
 8005b6a:	781a      	ldrb	r2, [r3, #0]
 8005b6c:	9602      	str	r6, [sp, #8]
 8005b6e:	9401      	str	r4, [sp, #4]
 8005b70:	4623      	mov	r3, r4
 8005b72:	f8cd 8000 	str.w	r8, [sp]
 8005b76:	4628      	mov	r0, r5
 8005b78:	f7fb fecc 	bl	8001914 <HAL_I2C_Mem_Read>
	HAL_I2C_Mem_Read(&hi2c1,0xBF, addr_H1_T0_OUT_H[0], 1, H1_T0_OUT_H, 1, I2C_TIMEOUT);
 8005b7c:	4b2e      	ldr	r3, [pc, #184]	; (8005c38 <get_HUM+0x160>)
 8005b7e:	21bf      	movs	r1, #191	; 0xbf
 8005b80:	781a      	ldrb	r2, [r3, #0]
 8005b82:	9602      	str	r6, [sp, #8]
 8005b84:	9401      	str	r4, [sp, #4]
 8005b86:	4623      	mov	r3, r4
 8005b88:	9700      	str	r7, [sp, #0]
 8005b8a:	4628      	mov	r0, r5
 8005b8c:	f7fb fec2 	bl	8001914 <HAL_I2C_Mem_Read>
	HAL_I2C_Mem_Read(&hi2c1,0xBF, addr_H1_T0_OUT_L[0], 1, H1_T0_OUT_L, 1, I2C_TIMEOUT);
 8005b90:	4b2a      	ldr	r3, [pc, #168]	; (8005c3c <get_HUM+0x164>)
 8005b92:	781a      	ldrb	r2, [r3, #0]
 8005b94:	9602      	str	r6, [sp, #8]
 8005b96:	4e2a      	ldr	r6, [pc, #168]	; (8005c40 <get_HUM+0x168>)
 8005b98:	9401      	str	r4, [sp, #4]
 8005b9a:	4623      	mov	r3, r4
 8005b9c:	9600      	str	r6, [sp, #0]
 8005b9e:	21bf      	movs	r1, #191	; 0xbf
 8005ba0:	4628      	mov	r0, r5
 8005ba2:	f7fb feb7 	bl	8001914 <HAL_I2C_Mem_Read>

	H0_rH[0]	= H0_rH_x2[0]>>1;
 8005ba6:	f89b 3000 	ldrb.w	r3, [fp]
 8005baa:	4a26      	ldr	r2, [pc, #152]	; (8005c44 <get_HUM+0x16c>)
	H1_rH[0]	= H1_rH_x2[0]>>1;
 8005bac:	4926      	ldr	r1, [pc, #152]	; (8005c48 <get_HUM+0x170>)


	H0[0]		= (H0_T0_OUT_H[0]<<8) + H0_T0_OUT_L[0];
	H1[0]		= (H1_T0_OUT_H[0]<<8) + H1_T0_OUT_L[0];
 8005bae:	7838      	ldrb	r0, [r7, #0]
	H0_rH[0]	= H0_rH_x2[0]>>1;
 8005bb0:	40e3      	lsrs	r3, r4
 8005bb2:	8013      	strh	r3, [r2, #0]
	H1_rH[0]	= H1_rH_x2[0]>>1;
 8005bb4:	f89a 2000 	ldrb.w	r2, [sl]
 8005bb8:	40e2      	lsrs	r2, r4
 8005bba:	800a      	strh	r2, [r1, #0]
	H0[0]		= (H0_T0_OUT_H[0]<<8) + H0_T0_OUT_L[0];
 8005bbc:	f899 4000 	ldrb.w	r4, [r9]
 8005bc0:	f898 1000 	ldrb.w	r1, [r8]
 8005bc4:	eb01 2104 	add.w	r1, r1, r4, lsl #8
 8005bc8:	b28c      	uxth	r4, r1
 8005bca:	4920      	ldr	r1, [pc, #128]	; (8005c4c <get_HUM+0x174>)
 8005bcc:	800c      	strh	r4, [r1, #0]
	H1[0]		= (H1_T0_OUT_H[0]<<8) + H1_T0_OUT_L[0];
 8005bce:	7831      	ldrb	r1, [r6, #0]
 8005bd0:	eb01 2100 	add.w	r1, r1, r0, lsl #8
 8005bd4:	481e      	ldr	r0, [pc, #120]	; (8005c50 <get_HUM+0x178>)
 8005bd6:	b289      	uxth	r1, r1
 8005bd8:	8001      	strh	r1, [r0, #0]


	//H0[0]		= 4000;
	//H1[0]	=6000;

	H_OUT[0]	= (HUM_H[0]<<8) + HUM_L[0];
 8005bda:	480f      	ldr	r0, [pc, #60]	; (8005c18 <get_HUM+0x140>)
 8005bdc:	7805      	ldrb	r5, [r0, #0]
 8005bde:	4811      	ldr	r0, [pc, #68]	; (8005c24 <get_HUM+0x14c>)
 8005be0:	7800      	ldrb	r0, [r0, #0]
 8005be2:	eb00 2005 	add.w	r0, r0, r5, lsl #8
 8005be6:	4d1b      	ldr	r5, [pc, #108]	; (8005c54 <get_HUM+0x17c>)
 8005be8:	b280      	uxth	r0, r0
 8005bea:	8028      	strh	r0, [r5, #0]

	//CALCUL DE L'HUMIDITE
	hum16[0] = (((int16_t)(H1_rH[0]-H0_rH[0]))*((int16_t)(H_OUT[0]-H0[0]))/((int16_t)(H1[0]-H0[0])))+(int16_t)(H0_rH[0]);
 8005bec:	1ad2      	subs	r2, r2, r3
 8005bee:	1b00      	subs	r0, r0, r4
 8005bf0:	1b09      	subs	r1, r1, r4
 8005bf2:	fb12 f200 	smulbb	r2, r2, r0
 8005bf6:	b209      	sxth	r1, r1
 8005bf8:	fb92 f2f1 	sdiv	r2, r2, r1
 8005bfc:	4413      	add	r3, r2
 8005bfe:	4a16      	ldr	r2, [pc, #88]	; (8005c58 <get_HUM+0x180>)
 8005c00:	b29b      	uxth	r3, r3
 8005c02:	8013      	strh	r3, [r2, #0]
	hum16_x2[0]=hum16[0]*2;
 8005c04:	4a15      	ldr	r2, [pc, #84]	; (8005c5c <get_HUM+0x184>)
 8005c06:	005b      	lsls	r3, r3, #1
 8005c08:	8013      	strh	r3, [r2, #0]
}
 8005c0a:	b005      	add	sp, #20
 8005c0c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005c10:	20000011 	.word	0x20000011
 8005c14:	20002240 	.word	0x20002240
 8005c18:	20004385 	.word	0x20004385
 8005c1c:	2000229b 	.word	0x2000229b
 8005c20:	20000012 	.word	0x20000012
 8005c24:	200043e1 	.word	0x200043e1
 8005c28:	2000000d 	.word	0x2000000d
 8005c2c:	20000010 	.word	0x20000010
 8005c30:	2000000b 	.word	0x2000000b
 8005c34:	2000000c 	.word	0x2000000c
 8005c38:	2000000e 	.word	0x2000000e
 8005c3c:	2000000f 	.word	0x2000000f
 8005c40:	20002291 	.word	0x20002291
 8005c44:	20004308 	.word	0x20004308
 8005c48:	20002294 	.word	0x20002294
 8005c4c:	2000437c 	.word	0x2000437c
 8005c50:	200043e4 	.word	0x200043e4
 8005c54:	2000229c 	.word	0x2000229c
 8005c58:	200043c2 	.word	0x200043c2
 8005c5c:	20004356 	.word	0x20004356
 8005c60:	200043be 	.word	0x200043be
 8005c64:	20004384 	.word	0x20004384
 8005c68:	200043b6 	.word	0x200043b6
 8005c6c:	2000229e 	.word	0x2000229e

08005c70 <get_PRES>:

///////////////////////////////////////////////////////////////////////////////////////////////////////////////////

void get_PRES(void)
{
 8005c70:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
	HAL_I2C_Mem_Read(&hi2c1,0xBB, addr_REF_P_XL[0], 1, REF_P_XL, 1, I2C_TIMEOUT);
 8005c74:	4b37      	ldr	r3, [pc, #220]	; (8005d54 <get_PRES+0xe4>)
 8005c76:	f8df 910c 	ldr.w	r9, [pc, #268]	; 8005d84 <get_PRES+0x114>
 8005c7a:	4d37      	ldr	r5, [pc, #220]	; (8005d58 <get_PRES+0xe8>)
 8005c7c:	781a      	ldrb	r2, [r3, #0]
	HAL_I2C_Mem_Read(&hi2c1,0xBB, addr_REF_P_L[0], 1, REF_P_L, 1, I2C_TIMEOUT);
 8005c7e:	4e37      	ldr	r6, [pc, #220]	; (8005d5c <get_PRES+0xec>)
	HAL_I2C_Mem_Read(&hi2c1,0xBB, addr_REF_P_H[0], 1, REF_P_H, 1, I2C_TIMEOUT);
 8005c80:	4f37      	ldr	r7, [pc, #220]	; (8005d60 <get_PRES+0xf0>)
	HAL_I2C_Mem_Read(&hi2c1,0xBB, addr_PRES_OUT_XL[0], 1, PRES_OUT_XL, 1, I2C_TIMEOUT);
 8005c82:	f8df 8104 	ldr.w	r8, [pc, #260]	; 8005d88 <get_PRES+0x118>
	HAL_I2C_Mem_Read(&hi2c1,0xBB, addr_PRES_OUT_L[0], 1, PRES_OUT_L, 1, I2C_TIMEOUT);
 8005c86:	f8df b104 	ldr.w	fp, [pc, #260]	; 8005d8c <get_PRES+0x11c>
{
 8005c8a:	b085      	sub	sp, #20
	HAL_I2C_Mem_Read(&hi2c1,0xBB, addr_REF_P_XL[0], 1, REF_P_XL, 1, I2C_TIMEOUT);
 8005c8c:	2401      	movs	r4, #1
 8005c8e:	f44f 7a7a 	mov.w	sl, #1000	; 0x3e8
 8005c92:	f8cd a008 	str.w	sl, [sp, #8]
 8005c96:	4623      	mov	r3, r4
 8005c98:	9401      	str	r4, [sp, #4]
 8005c9a:	9500      	str	r5, [sp, #0]
 8005c9c:	21bb      	movs	r1, #187	; 0xbb
 8005c9e:	4648      	mov	r0, r9
 8005ca0:	f7fb fe38 	bl	8001914 <HAL_I2C_Mem_Read>
	HAL_I2C_Mem_Read(&hi2c1,0xBB, addr_REF_P_L[0], 1, REF_P_L, 1, I2C_TIMEOUT);
 8005ca4:	4b2f      	ldr	r3, [pc, #188]	; (8005d64 <get_PRES+0xf4>)
 8005ca6:	21bb      	movs	r1, #187	; 0xbb
 8005ca8:	781a      	ldrb	r2, [r3, #0]
 8005caa:	f8cd a008 	str.w	sl, [sp, #8]
 8005cae:	4623      	mov	r3, r4
 8005cb0:	9401      	str	r4, [sp, #4]
 8005cb2:	9600      	str	r6, [sp, #0]
 8005cb4:	4648      	mov	r0, r9
 8005cb6:	f7fb fe2d 	bl	8001914 <HAL_I2C_Mem_Read>
	HAL_I2C_Mem_Read(&hi2c1,0xBB, addr_REF_P_H[0], 1, REF_P_H, 1, I2C_TIMEOUT);
 8005cba:	4b2b      	ldr	r3, [pc, #172]	; (8005d68 <get_PRES+0xf8>)
 8005cbc:	21bb      	movs	r1, #187	; 0xbb
 8005cbe:	781a      	ldrb	r2, [r3, #0]
 8005cc0:	f8cd a008 	str.w	sl, [sp, #8]
 8005cc4:	4623      	mov	r3, r4
 8005cc6:	9401      	str	r4, [sp, #4]
 8005cc8:	9700      	str	r7, [sp, #0]
 8005cca:	4648      	mov	r0, r9
 8005ccc:	f7fb fe22 	bl	8001914 <HAL_I2C_Mem_Read>
	HAL_I2C_Mem_Read(&hi2c1,0xBB, addr_PRES_OUT_XL[0], 1, PRES_OUT_XL, 1, I2C_TIMEOUT);
 8005cd0:	4b26      	ldr	r3, [pc, #152]	; (8005d6c <get_PRES+0xfc>)
 8005cd2:	21bb      	movs	r1, #187	; 0xbb
 8005cd4:	781a      	ldrb	r2, [r3, #0]
 8005cd6:	f8cd a008 	str.w	sl, [sp, #8]
 8005cda:	4623      	mov	r3, r4
 8005cdc:	9401      	str	r4, [sp, #4]
 8005cde:	f8cd 8000 	str.w	r8, [sp]
 8005ce2:	4648      	mov	r0, r9
 8005ce4:	f7fb fe16 	bl	8001914 <HAL_I2C_Mem_Read>
	HAL_I2C_Mem_Read(&hi2c1,0xBB, addr_PRES_OUT_L[0], 1, PRES_OUT_L, 1, I2C_TIMEOUT);
 8005ce8:	4b21      	ldr	r3, [pc, #132]	; (8005d70 <get_PRES+0x100>)
 8005cea:	21bb      	movs	r1, #187	; 0xbb
 8005cec:	781a      	ldrb	r2, [r3, #0]
 8005cee:	f8cd a008 	str.w	sl, [sp, #8]
 8005cf2:	4623      	mov	r3, r4
 8005cf4:	9401      	str	r4, [sp, #4]
 8005cf6:	f8cd b000 	str.w	fp, [sp]
 8005cfa:	4648      	mov	r0, r9
 8005cfc:	f7fb fe0a 	bl	8001914 <HAL_I2C_Mem_Read>
	HAL_I2C_Mem_Read(&hi2c1,0xBB, addr_PRES_OUT_H[0], 1, PRES_OUT_H, 1, I2C_TIMEOUT);
 8005d00:	4b1c      	ldr	r3, [pc, #112]	; (8005d74 <get_PRES+0x104>)
 8005d02:	781a      	ldrb	r2, [r3, #0]
 8005d04:	f8cd a008 	str.w	sl, [sp, #8]
 8005d08:	f8df a084 	ldr.w	sl, [pc, #132]	; 8005d90 <get_PRES+0x120>
 8005d0c:	9401      	str	r4, [sp, #4]
 8005d0e:	4623      	mov	r3, r4
 8005d10:	f8cd a000 	str.w	sl, [sp]
 8005d14:	21bb      	movs	r1, #187	; 0xbb
 8005d16:	4648      	mov	r0, r9
 8005d18:	f7fb fdfc 	bl	8001914 <HAL_I2C_Mem_Read>

	//CONCATENATION

	PRES_x4096[0]	= (PRES_OUT_H[0]<<16) + (PRES_OUT_L[0]<<8) + PRES_OUT_XL[0];
 8005d1c:	f89b 3000 	ldrb.w	r3, [fp]
 8005d20:	f89a 2000 	ldrb.w	r2, [sl]
 8005d24:	021b      	lsls	r3, r3, #8
 8005d26:	eb03 4302 	add.w	r3, r3, r2, lsl #16
 8005d2a:	f898 2000 	ldrb.w	r2, [r8]
 8005d2e:	4413      	add	r3, r2
 8005d30:	4a11      	ldr	r2, [pc, #68]	; (8005d78 <get_PRES+0x108>)
 8005d32:	6013      	str	r3, [r2, #0]
	REF_P_x4096[0]	= (REF_P_H[0]<<16) + (REF_P_L[0]<<8) + REF_P_XL[0];
 8005d34:	7833      	ldrb	r3, [r6, #0]
 8005d36:	783a      	ldrb	r2, [r7, #0]
 8005d38:	021b      	lsls	r3, r3, #8
 8005d3a:	eb03 4302 	add.w	r3, r3, r2, lsl #16
 8005d3e:	782a      	ldrb	r2, [r5, #0]
 8005d40:	4413      	add	r3, r2
 8005d42:	4a0e      	ldr	r2, [pc, #56]	; (8005d7c <get_PRES+0x10c>)
 8005d44:	6013      	str	r3, [r2, #0]

	//CALCUL DE LA PRESSION
	pres32[0] = (REF_P_x4096[0])>>12;
 8005d46:	4a0e      	ldr	r2, [pc, #56]	; (8005d80 <get_PRES+0x110>)
 8005d48:	0b1b      	lsrs	r3, r3, #12
 8005d4a:	6013      	str	r3, [r2, #0]
}
 8005d4c:	b005      	add	sp, #20
 8005d4e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005d52:	bf00      	nop
 8005d54:	20000019 	.word	0x20000019
 8005d58:	2000430a 	.word	0x2000430a
 8005d5c:	2000433f 	.word	0x2000433f
 8005d60:	2000431c 	.word	0x2000431c
 8005d64:	20000018 	.word	0x20000018
 8005d68:	20000017 	.word	0x20000017
 8005d6c:	20000016 	.word	0x20000016
 8005d70:	20000015 	.word	0x20000015
 8005d74:	20000014 	.word	0x20000014
 8005d78:	20004378 	.word	0x20004378
 8005d7c:	200043dc 	.word	0x200043dc
 8005d80:	20004318 	.word	0x20004318
 8005d84:	20002240 	.word	0x20002240
 8005d88:	200043e2 	.word	0x200043e2
 8005d8c:	2000433a 	.word	0x2000433a
 8005d90:	200043bf 	.word	0x200043bf

08005d94 <SD_SENSORS>:
///////////////////////////////////////////////////////////////////////////////////////////////////////////////////



void SD_SENSORS(uint32_t lon32, uint32_t lat32, uint32_t alt32,uint32_t err)
{
 8005d94:	e92d 41ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, lr}
 8005d98:	461d      	mov	r5, r3

	itoa(temp16u[0],temp_u_char,10);
 8005d9a:	4bac      	ldr	r3, [pc, #688]	; (800604c <SD_SENSORS+0x2b8>)
{
 8005d9c:	4680      	mov	r8, r0
 8005d9e:	460f      	mov	r7, r1
 8005da0:	4616      	mov	r6, r2
	itoa(temp16u[0],temp_u_char,10);
 8005da2:	49ab      	ldr	r1, [pc, #684]	; (8006050 <SD_SENSORS+0x2bc>)
 8005da4:	8818      	ldrh	r0, [r3, #0]
 8005da6:	220a      	movs	r2, #10
 8005da8:	f000 fdb8 	bl	800691c <itoa>
	itoa(temp16d[0],temp_d_char,10);
 8005dac:	4ba9      	ldr	r3, [pc, #676]	; (8006054 <SD_SENSORS+0x2c0>)
 8005dae:	49aa      	ldr	r1, [pc, #680]	; (8006058 <SD_SENSORS+0x2c4>)
 8005db0:	8818      	ldrh	r0, [r3, #0]
 8005db2:	220a      	movs	r2, #10
 8005db4:	f000 fdb2 	bl	800691c <itoa>

	itoa(hum16[0],hum_char,10);
 8005db8:	4ba8      	ldr	r3, [pc, #672]	; (800605c <SD_SENSORS+0x2c8>)
 8005dba:	49a9      	ldr	r1, [pc, #676]	; (8006060 <SD_SENSORS+0x2cc>)
 8005dbc:	8818      	ldrh	r0, [r3, #0]
 8005dbe:	220a      	movs	r2, #10
 8005dc0:	f000 fdac 	bl	800691c <itoa>

	itoa(pres32[0],pres_char,10);
 8005dc4:	4ba7      	ldr	r3, [pc, #668]	; (8006064 <SD_SENSORS+0x2d0>)
 8005dc6:	49a8      	ldr	r1, [pc, #672]	; (8006068 <SD_SENSORS+0x2d4>)
 8005dc8:	6818      	ldr	r0, [r3, #0]
 8005dca:	220a      	movs	r2, #10
 8005dcc:	f000 fda6 	bl	800691c <itoa>

	itoa(magn16[0],magn_char,10);
 8005dd0:	4ba6      	ldr	r3, [pc, #664]	; (800606c <SD_SENSORS+0x2d8>)
 8005dd2:	49a7      	ldr	r1, [pc, #668]	; (8006070 <SD_SENSORS+0x2dc>)
 8005dd4:	8818      	ldrh	r0, [r3, #0]
 8005dd6:	220a      	movs	r2, #10
 8005dd8:	f000 fda0 	bl	800691c <itoa>

	uint16_t bat_volt16 = (uint16_t) (bat16*100/4700);
 8005ddc:	4ba5      	ldr	r3, [pc, #660]	; (8006074 <SD_SENSORS+0x2e0>)
	itoa(gas16,gas_char, 10);
 8005dde:	49a6      	ldr	r1, [pc, #664]	; (8006078 <SD_SENSORS+0x2e4>)
	uint16_t bat_volt16 = (uint16_t) (bat16*100/4700);
 8005de0:	881c      	ldrh	r4, [r3, #0]
 8005de2:	232f      	movs	r3, #47	; 0x2f
 8005de4:	fb94 f4f3 	sdiv	r4, r4, r3
	itoa(gas16,gas_char, 10);
 8005de8:	4ba4      	ldr	r3, [pc, #656]	; (800607c <SD_SENSORS+0x2e8>)
 8005dea:	220a      	movs	r2, #10
 8005dec:	8818      	ldrh	r0, [r3, #0]
 8005dee:	f000 fd95 	bl	800691c <itoa>
	itoa(bat_volt16,bat_char, 10);
 8005df2:	220a      	movs	r2, #10
 8005df4:	49a2      	ldr	r1, [pc, #648]	; (8006080 <SD_SENSORS+0x2ec>)
 8005df6:	4620      	mov	r0, r4
 8005df8:	f000 fd90 	bl	800691c <itoa>

	uint32_t alti32 = alt32/100;
	itoa(lon32,lon_char,10);
 8005dfc:	220a      	movs	r2, #10
 8005dfe:	49a1      	ldr	r1, [pc, #644]	; (8006084 <SD_SENSORS+0x2f0>)
 8005e00:	4640      	mov	r0, r8
 8005e02:	f000 fd8b 	bl	800691c <itoa>
	itoa(lat32,lat_char,10);
 8005e06:	220a      	movs	r2, #10
 8005e08:	499f      	ldr	r1, [pc, #636]	; (8006088 <SD_SENSORS+0x2f4>)
 8005e0a:	4638      	mov	r0, r7
 8005e0c:	f000 fd86 	bl	800691c <itoa>
	uint32_t alti32 = alt32/100;
 8005e10:	2464      	movs	r4, #100	; 0x64
	itoa(alti32,alt_char,10);
 8005e12:	220a      	movs	r2, #10
 8005e14:	499d      	ldr	r1, [pc, #628]	; (800608c <SD_SENSORS+0x2f8>)
 8005e16:	fbb6 f0f4 	udiv	r0, r6, r4
 8005e1a:	f000 fd7f 	bl	800691c <itoa>
	itoa(err,err_char,10);
 8005e1e:	220a      	movs	r2, #10
 8005e20:	499b      	ldr	r1, [pc, #620]	; (8006090 <SD_SENSORS+0x2fc>)
 8005e22:	4628      	mov	r0, r5
 8005e24:	f000 fd7a 	bl	800691c <itoa>
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5, 1);
 8005e28:	2201      	movs	r2, #1
 8005e2a:	2120      	movs	r1, #32
 8005e2c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8005e30:	f7fb fb1e 	bl	8001470 <HAL_GPIO_WritePin>
	HAL_Delay(100);
 8005e34:	4620      	mov	r0, r4
 8005e36:	f7fa fbe7 	bl	8000608 <HAL_Delay>

	//CONNECTION TO THE SDCARD

	//if we connect successfully to the SDCard :
	if(f_mount(&myFATFS, SDPath, 1) == FR_OK)
 8005e3a:	2201      	movs	r2, #1
 8005e3c:	4995      	ldr	r1, [pc, #596]	; (8006094 <SD_SENSORS+0x300>)
 8005e3e:	4896      	ldr	r0, [pc, #600]	; (8006098 <SD_SENSORS+0x304>)
 8005e40:	f7ff f83e 	bl	8004ec0 <f_mount>
 8005e44:	2800      	cmp	r0, #0
 8005e46:	f040 80fd 	bne.w	8006044 <SD_SENSORS+0x2b0>
	{
		  //we change the state of the LED
		  HAL_GPIO_TogglePin(GPIOA, GPIO_PIN_5);
 8005e4a:	2120      	movs	r1, #32
 8005e4c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8005e50:	f7fb fb13 	bl	800147a <HAL_GPIO_TogglePin>

		  char myFileName[] = "RESULT.TXT\0";
 8005e54:	4a91      	ldr	r2, [pc, #580]	; (800609c <SD_SENSORS+0x308>)
 8005e56:	6810      	ldr	r0, [r2, #0]
 8005e58:	6851      	ldr	r1, [r2, #4]
 8005e5a:	ab01      	add	r3, sp, #4
 8005e5c:	c303      	stmia	r3!, {r0, r1}
 8005e5e:	6890      	ldr	r0, [r2, #8]
 8005e60:	6018      	str	r0, [r3, #0]
		  f_open(&myFILE, myFileName, FA_WRITE | FA_OPEN_APPEND);
 8005e62:	2232      	movs	r2, #50	; 0x32
 8005e64:	a901      	add	r1, sp, #4
 8005e66:	488e      	ldr	r0, [pc, #568]	; (80060a0 <SD_SENSORS+0x30c>)
 8005e68:	f7ff f85e 	bl	8004f28 <f_open>


		  f_write(&myFILE, "T:\t", 3, &testByte);
 8005e6c:	4b8d      	ldr	r3, [pc, #564]	; (80060a4 <SD_SENSORS+0x310>)
 8005e6e:	498e      	ldr	r1, [pc, #568]	; (80060a8 <SD_SENSORS+0x314>)
 8005e70:	488b      	ldr	r0, [pc, #556]	; (80060a0 <SD_SENSORS+0x30c>)
 8005e72:	2203      	movs	r2, #3
 8005e74:	f7ff f96e 	bl	8005154 <f_write>
		  f_write(&myFILE, temp_u_char, strlen(temp_u_char), &testByte);
 8005e78:	4875      	ldr	r0, [pc, #468]	; (8006050 <SD_SENSORS+0x2bc>)
 8005e7a:	f7fa f9a9 	bl	80001d0 <strlen>
 8005e7e:	4b89      	ldr	r3, [pc, #548]	; (80060a4 <SD_SENSORS+0x310>)
 8005e80:	4973      	ldr	r1, [pc, #460]	; (8006050 <SD_SENSORS+0x2bc>)
 8005e82:	4602      	mov	r2, r0
 8005e84:	4886      	ldr	r0, [pc, #536]	; (80060a0 <SD_SENSORS+0x30c>)
 8005e86:	f7ff f965 	bl	8005154 <f_write>
		  f_write(&myFILE, ",", 1, &testByte);
 8005e8a:	4b86      	ldr	r3, [pc, #536]	; (80060a4 <SD_SENSORS+0x310>)
 8005e8c:	4987      	ldr	r1, [pc, #540]	; (80060ac <SD_SENSORS+0x318>)
 8005e8e:	4884      	ldr	r0, [pc, #528]	; (80060a0 <SD_SENSORS+0x30c>)
 8005e90:	2201      	movs	r2, #1
 8005e92:	f7ff f95f 	bl	8005154 <f_write>
		  f_write(&myFILE, temp_d_char, strlen(temp_d_char), &testByte);
 8005e96:	4870      	ldr	r0, [pc, #448]	; (8006058 <SD_SENSORS+0x2c4>)
 8005e98:	f7fa f99a 	bl	80001d0 <strlen>
 8005e9c:	4b81      	ldr	r3, [pc, #516]	; (80060a4 <SD_SENSORS+0x310>)
 8005e9e:	496e      	ldr	r1, [pc, #440]	; (8006058 <SD_SENSORS+0x2c4>)
 8005ea0:	4602      	mov	r2, r0
 8005ea2:	487f      	ldr	r0, [pc, #508]	; (80060a0 <SD_SENSORS+0x30c>)
 8005ea4:	f7ff f956 	bl	8005154 <f_write>
		  f_write(&myFILE, "\tC\t", 4, &testByte);
 8005ea8:	4b7e      	ldr	r3, [pc, #504]	; (80060a4 <SD_SENSORS+0x310>)
 8005eaa:	4981      	ldr	r1, [pc, #516]	; (80060b0 <SD_SENSORS+0x31c>)
 8005eac:	487c      	ldr	r0, [pc, #496]	; (80060a0 <SD_SENSORS+0x30c>)
 8005eae:	2204      	movs	r2, #4
 8005eb0:	f7ff f950 	bl	8005154 <f_write>

		  f_write(&myFILE, "P:\t", 3, &testByte);
 8005eb4:	4b7b      	ldr	r3, [pc, #492]	; (80060a4 <SD_SENSORS+0x310>)
 8005eb6:	497f      	ldr	r1, [pc, #508]	; (80060b4 <SD_SENSORS+0x320>)
 8005eb8:	4879      	ldr	r0, [pc, #484]	; (80060a0 <SD_SENSORS+0x30c>)
 8005eba:	2203      	movs	r2, #3
 8005ebc:	f7ff f94a 	bl	8005154 <f_write>
		  f_write(&myFILE, pres_char, strlen(pres_char), &testByte);
 8005ec0:	4869      	ldr	r0, [pc, #420]	; (8006068 <SD_SENSORS+0x2d4>)
 8005ec2:	f7fa f985 	bl	80001d0 <strlen>
 8005ec6:	4b77      	ldr	r3, [pc, #476]	; (80060a4 <SD_SENSORS+0x310>)
 8005ec8:	4967      	ldr	r1, [pc, #412]	; (8006068 <SD_SENSORS+0x2d4>)
 8005eca:	4602      	mov	r2, r0
 8005ecc:	4874      	ldr	r0, [pc, #464]	; (80060a0 <SD_SENSORS+0x30c>)
 8005ece:	f7ff f941 	bl	8005154 <f_write>
		  f_write(&myFILE, "\thPa\t", 5, &testByte);
 8005ed2:	4b74      	ldr	r3, [pc, #464]	; (80060a4 <SD_SENSORS+0x310>)
 8005ed4:	4978      	ldr	r1, [pc, #480]	; (80060b8 <SD_SENSORS+0x324>)
 8005ed6:	4872      	ldr	r0, [pc, #456]	; (80060a0 <SD_SENSORS+0x30c>)
 8005ed8:	2205      	movs	r2, #5
 8005eda:	f7ff f93b 	bl	8005154 <f_write>

		  f_write(&myFILE, "H:\t", 3, &testByte);
 8005ede:	4b71      	ldr	r3, [pc, #452]	; (80060a4 <SD_SENSORS+0x310>)
 8005ee0:	4976      	ldr	r1, [pc, #472]	; (80060bc <SD_SENSORS+0x328>)
 8005ee2:	486f      	ldr	r0, [pc, #444]	; (80060a0 <SD_SENSORS+0x30c>)
 8005ee4:	2203      	movs	r2, #3
 8005ee6:	f7ff f935 	bl	8005154 <f_write>
		  f_write(&myFILE, hum_char, strlen(hum_char), &testByte);
 8005eea:	485d      	ldr	r0, [pc, #372]	; (8006060 <SD_SENSORS+0x2cc>)
 8005eec:	f7fa f970 	bl	80001d0 <strlen>
 8005ef0:	4b6c      	ldr	r3, [pc, #432]	; (80060a4 <SD_SENSORS+0x310>)
 8005ef2:	495b      	ldr	r1, [pc, #364]	; (8006060 <SD_SENSORS+0x2cc>)
 8005ef4:	4602      	mov	r2, r0
 8005ef6:	486a      	ldr	r0, [pc, #424]	; (80060a0 <SD_SENSORS+0x30c>)
 8005ef8:	f7ff f92c 	bl	8005154 <f_write>
		  f_write(&myFILE, "\t%\t", 3, &testByte);
 8005efc:	4b69      	ldr	r3, [pc, #420]	; (80060a4 <SD_SENSORS+0x310>)
 8005efe:	4970      	ldr	r1, [pc, #448]	; (80060c0 <SD_SENSORS+0x32c>)
 8005f00:	4867      	ldr	r0, [pc, #412]	; (80060a0 <SD_SENSORS+0x30c>)
 8005f02:	2203      	movs	r2, #3
 8005f04:	f7ff f926 	bl	8005154 <f_write>

		  f_write(&myFILE, "M:\t", 3, &testByte);
 8005f08:	4b66      	ldr	r3, [pc, #408]	; (80060a4 <SD_SENSORS+0x310>)
 8005f0a:	496e      	ldr	r1, [pc, #440]	; (80060c4 <SD_SENSORS+0x330>)
 8005f0c:	4864      	ldr	r0, [pc, #400]	; (80060a0 <SD_SENSORS+0x30c>)
 8005f0e:	2203      	movs	r2, #3
 8005f10:	f7ff f920 	bl	8005154 <f_write>
		  f_write(&myFILE, magn_char, strlen(magn_char), &testByte);
 8005f14:	4856      	ldr	r0, [pc, #344]	; (8006070 <SD_SENSORS+0x2dc>)
 8005f16:	f7fa f95b 	bl	80001d0 <strlen>
 8005f1a:	4b62      	ldr	r3, [pc, #392]	; (80060a4 <SD_SENSORS+0x310>)
 8005f1c:	4954      	ldr	r1, [pc, #336]	; (8006070 <SD_SENSORS+0x2dc>)
 8005f1e:	4602      	mov	r2, r0
 8005f20:	485f      	ldr	r0, [pc, #380]	; (80060a0 <SD_SENSORS+0x30c>)
 8005f22:	f7ff f917 	bl	8005154 <f_write>
		  f_write(&myFILE, "\tmgauss\t", 8, &testByte);
 8005f26:	4b5f      	ldr	r3, [pc, #380]	; (80060a4 <SD_SENSORS+0x310>)
 8005f28:	4967      	ldr	r1, [pc, #412]	; (80060c8 <SD_SENSORS+0x334>)
 8005f2a:	485d      	ldr	r0, [pc, #372]	; (80060a0 <SD_SENSORS+0x30c>)
 8005f2c:	2208      	movs	r2, #8
 8005f2e:	f7ff f911 	bl	8005154 <f_write>

		  f_write(&myFILE, "Lon:\t", 5, &testByte);
 8005f32:	4b5c      	ldr	r3, [pc, #368]	; (80060a4 <SD_SENSORS+0x310>)
 8005f34:	4965      	ldr	r1, [pc, #404]	; (80060cc <SD_SENSORS+0x338>)
 8005f36:	485a      	ldr	r0, [pc, #360]	; (80060a0 <SD_SENSORS+0x30c>)
 8005f38:	2205      	movs	r2, #5
 8005f3a:	f7ff f90b 	bl	8005154 <f_write>
		  f_write(&myFILE, lon_char, strlen(lon_char), &testByte);
 8005f3e:	4851      	ldr	r0, [pc, #324]	; (8006084 <SD_SENSORS+0x2f0>)
 8005f40:	f7fa f946 	bl	80001d0 <strlen>
 8005f44:	4b57      	ldr	r3, [pc, #348]	; (80060a4 <SD_SENSORS+0x310>)
 8005f46:	494f      	ldr	r1, [pc, #316]	; (8006084 <SD_SENSORS+0x2f0>)
 8005f48:	4602      	mov	r2, r0
 8005f4a:	4855      	ldr	r0, [pc, #340]	; (80060a0 <SD_SENSORS+0x30c>)
 8005f4c:	f7ff f902 	bl	8005154 <f_write>
		  f_write(&myFILE, "\tm\t", 3, &testByte);
 8005f50:	4b54      	ldr	r3, [pc, #336]	; (80060a4 <SD_SENSORS+0x310>)
 8005f52:	495f      	ldr	r1, [pc, #380]	; (80060d0 <SD_SENSORS+0x33c>)
 8005f54:	4852      	ldr	r0, [pc, #328]	; (80060a0 <SD_SENSORS+0x30c>)
 8005f56:	2203      	movs	r2, #3
 8005f58:	f7ff f8fc 	bl	8005154 <f_write>
		  f_write(&myFILE, "Lat:\t", 5, &testByte);
 8005f5c:	4b51      	ldr	r3, [pc, #324]	; (80060a4 <SD_SENSORS+0x310>)
 8005f5e:	495d      	ldr	r1, [pc, #372]	; (80060d4 <SD_SENSORS+0x340>)
 8005f60:	484f      	ldr	r0, [pc, #316]	; (80060a0 <SD_SENSORS+0x30c>)
 8005f62:	2205      	movs	r2, #5
 8005f64:	f7ff f8f6 	bl	8005154 <f_write>
		  f_write(&myFILE, lat_char, strlen(lat_char), &testByte);
 8005f68:	4847      	ldr	r0, [pc, #284]	; (8006088 <SD_SENSORS+0x2f4>)
 8005f6a:	f7fa f931 	bl	80001d0 <strlen>
 8005f6e:	4b4d      	ldr	r3, [pc, #308]	; (80060a4 <SD_SENSORS+0x310>)
 8005f70:	4945      	ldr	r1, [pc, #276]	; (8006088 <SD_SENSORS+0x2f4>)
 8005f72:	4602      	mov	r2, r0
 8005f74:	484a      	ldr	r0, [pc, #296]	; (80060a0 <SD_SENSORS+0x30c>)
 8005f76:	f7ff f8ed 	bl	8005154 <f_write>
		  f_write(&myFILE, "\tm\t", 3, &testByte);
 8005f7a:	4b4a      	ldr	r3, [pc, #296]	; (80060a4 <SD_SENSORS+0x310>)
 8005f7c:	4954      	ldr	r1, [pc, #336]	; (80060d0 <SD_SENSORS+0x33c>)
 8005f7e:	4848      	ldr	r0, [pc, #288]	; (80060a0 <SD_SENSORS+0x30c>)
 8005f80:	2203      	movs	r2, #3
 8005f82:	f7ff f8e7 	bl	8005154 <f_write>
		  f_write(&myFILE, "Alt:\t", 5, &testByte);
 8005f86:	4b47      	ldr	r3, [pc, #284]	; (80060a4 <SD_SENSORS+0x310>)
 8005f88:	4953      	ldr	r1, [pc, #332]	; (80060d8 <SD_SENSORS+0x344>)
 8005f8a:	4845      	ldr	r0, [pc, #276]	; (80060a0 <SD_SENSORS+0x30c>)
 8005f8c:	2205      	movs	r2, #5
 8005f8e:	f7ff f8e1 	bl	8005154 <f_write>
		  f_write(&myFILE, alt_char, strlen(alt_char), &testByte);
 8005f92:	483e      	ldr	r0, [pc, #248]	; (800608c <SD_SENSORS+0x2f8>)
 8005f94:	f7fa f91c 	bl	80001d0 <strlen>
 8005f98:	4b42      	ldr	r3, [pc, #264]	; (80060a4 <SD_SENSORS+0x310>)
 8005f9a:	493c      	ldr	r1, [pc, #240]	; (800608c <SD_SENSORS+0x2f8>)
 8005f9c:	4602      	mov	r2, r0
 8005f9e:	4840      	ldr	r0, [pc, #256]	; (80060a0 <SD_SENSORS+0x30c>)
 8005fa0:	f7ff f8d8 	bl	8005154 <f_write>
		  f_write(&myFILE, "\tm\t", 3, &testByte);
 8005fa4:	4b3f      	ldr	r3, [pc, #252]	; (80060a4 <SD_SENSORS+0x310>)
 8005fa6:	494a      	ldr	r1, [pc, #296]	; (80060d0 <SD_SENSORS+0x33c>)
 8005fa8:	483d      	ldr	r0, [pc, #244]	; (80060a0 <SD_SENSORS+0x30c>)
 8005faa:	2203      	movs	r2, #3
 8005fac:	f7ff f8d2 	bl	8005154 <f_write>

		  f_write(&myFILE, "G:\t", 3, &testByte);
 8005fb0:	4b3c      	ldr	r3, [pc, #240]	; (80060a4 <SD_SENSORS+0x310>)
 8005fb2:	494a      	ldr	r1, [pc, #296]	; (80060dc <SD_SENSORS+0x348>)
 8005fb4:	483a      	ldr	r0, [pc, #232]	; (80060a0 <SD_SENSORS+0x30c>)
 8005fb6:	2203      	movs	r2, #3
 8005fb8:	f7ff f8cc 	bl	8005154 <f_write>
		  f_write(&myFILE, gas_char, strlen(gas_char), &testByte);
 8005fbc:	482e      	ldr	r0, [pc, #184]	; (8006078 <SD_SENSORS+0x2e4>)
 8005fbe:	f7fa f907 	bl	80001d0 <strlen>
 8005fc2:	4b38      	ldr	r3, [pc, #224]	; (80060a4 <SD_SENSORS+0x310>)
 8005fc4:	492c      	ldr	r1, [pc, #176]	; (8006078 <SD_SENSORS+0x2e4>)
 8005fc6:	4602      	mov	r2, r0
 8005fc8:	4835      	ldr	r0, [pc, #212]	; (80060a0 <SD_SENSORS+0x30c>)
 8005fca:	f7ff f8c3 	bl	8005154 <f_write>
		  f_write(&myFILE, "\tppm\t", 5, &testByte);
 8005fce:	4b35      	ldr	r3, [pc, #212]	; (80060a4 <SD_SENSORS+0x310>)
 8005fd0:	4943      	ldr	r1, [pc, #268]	; (80060e0 <SD_SENSORS+0x34c>)
 8005fd2:	4833      	ldr	r0, [pc, #204]	; (80060a0 <SD_SENSORS+0x30c>)
 8005fd4:	2205      	movs	r2, #5
 8005fd6:	f7ff f8bd 	bl	8005154 <f_write>

		  f_write(&myFILE, "Bat:\t", 5, &testByte);
 8005fda:	4b32      	ldr	r3, [pc, #200]	; (80060a4 <SD_SENSORS+0x310>)
 8005fdc:	4941      	ldr	r1, [pc, #260]	; (80060e4 <SD_SENSORS+0x350>)
 8005fde:	4830      	ldr	r0, [pc, #192]	; (80060a0 <SD_SENSORS+0x30c>)
 8005fe0:	2205      	movs	r2, #5
 8005fe2:	f7ff f8b7 	bl	8005154 <f_write>
		  f_write(&myFILE, bat_char, strlen(bat_char), &testByte);
 8005fe6:	4826      	ldr	r0, [pc, #152]	; (8006080 <SD_SENSORS+0x2ec>)
 8005fe8:	f7fa f8f2 	bl	80001d0 <strlen>
 8005fec:	4b2d      	ldr	r3, [pc, #180]	; (80060a4 <SD_SENSORS+0x310>)
 8005fee:	4924      	ldr	r1, [pc, #144]	; (8006080 <SD_SENSORS+0x2ec>)
 8005ff0:	4602      	mov	r2, r0
 8005ff2:	482b      	ldr	r0, [pc, #172]	; (80060a0 <SD_SENSORS+0x30c>)
 8005ff4:	f7ff f8ae 	bl	8005154 <f_write>
		  f_write(&myFILE, "\t%\r\t", 4, &testByte);
 8005ff8:	4b2a      	ldr	r3, [pc, #168]	; (80060a4 <SD_SENSORS+0x310>)
 8005ffa:	493b      	ldr	r1, [pc, #236]	; (80060e8 <SD_SENSORS+0x354>)
 8005ffc:	4828      	ldr	r0, [pc, #160]	; (80060a0 <SD_SENSORS+0x30c>)
 8005ffe:	2204      	movs	r2, #4
 8006000:	f7ff f8a8 	bl	8005154 <f_write>

		  f_write(&myFILE, "Erreur:\t", 8, &testByte);
 8006004:	4b27      	ldr	r3, [pc, #156]	; (80060a4 <SD_SENSORS+0x310>)
 8006006:	4939      	ldr	r1, [pc, #228]	; (80060ec <SD_SENSORS+0x358>)
 8006008:	4825      	ldr	r0, [pc, #148]	; (80060a0 <SD_SENSORS+0x30c>)
 800600a:	2208      	movs	r2, #8
 800600c:	f7ff f8a2 	bl	8005154 <f_write>
		  f_write(&myFILE, err_char, strlen(err_char), &testByte);
 8006010:	481f      	ldr	r0, [pc, #124]	; (8006090 <SD_SENSORS+0x2fc>)
 8006012:	f7fa f8dd 	bl	80001d0 <strlen>
 8006016:	4b23      	ldr	r3, [pc, #140]	; (80060a4 <SD_SENSORS+0x310>)
 8006018:	491d      	ldr	r1, [pc, #116]	; (8006090 <SD_SENSORS+0x2fc>)
 800601a:	4602      	mov	r2, r0
 800601c:	4820      	ldr	r0, [pc, #128]	; (80060a0 <SD_SENSORS+0x30c>)
 800601e:	f7ff f899 	bl	8005154 <f_write>
		  f_write(&myFILE, "\r\n", 2, &testByte);
 8006022:	4933      	ldr	r1, [pc, #204]	; (80060f0 <SD_SENSORS+0x35c>)
 8006024:	4b1f      	ldr	r3, [pc, #124]	; (80060a4 <SD_SENSORS+0x310>)
 8006026:	481e      	ldr	r0, [pc, #120]	; (80060a0 <SD_SENSORS+0x30c>)
 8006028:	2202      	movs	r2, #2
 800602a:	f7ff f893 	bl	8005154 <f_write>

		  f_close(&myFILE);
 800602e:	481c      	ldr	r0, [pc, #112]	; (80060a0 <SD_SENSORS+0x30c>)
 8006030:	f7ff f9ae 	bl	8005390 <f_close>

		  HAL_Delay(50);
 8006034:	2032      	movs	r0, #50	; 0x32
 8006036:	f7fa fae7 	bl	8000608 <HAL_Delay>

		  //we change the state of the LED
		  HAL_GPIO_TogglePin(GPIOA, GPIO_PIN_5);
 800603a:	2120      	movs	r1, #32
 800603c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8006040:	f7fb fa1b 	bl	800147a <HAL_GPIO_TogglePin>
	}

}
 8006044:	b004      	add	sp, #16
 8006046:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800604a:	bf00      	nop
 800604c:	2000228c 	.word	0x2000228c
 8006050:	200043c4 	.word	0x200043c4
 8006054:	200043a0 	.word	0x200043a0
 8006058:	2000433c 	.word	0x2000433c
 800605c:	200043c2 	.word	0x200043c2
 8006060:	20004312 	.word	0x20004312
 8006064:	20004318 	.word	0x20004318
 8006068:	20004386 	.word	0x20004386
 800606c:	2000228e 	.word	0x2000228e
 8006070:	2000430e 	.word	0x2000430e
 8006074:	2000430c 	.word	0x2000430c
 8006078:	2000438b 	.word	0x2000438b
 800607c:	2000435a 	.word	0x2000435a
 8006080:	200043c8 	.word	0x200043c8
 8006084:	200043a2 	.word	0x200043a2
 8006088:	20004342 	.word	0x20004342
 800608c:	20004324 	.word	0x20004324
 8006090:	20004360 	.word	0x20004360
 8006094:	200001d5 	.word	0x200001d5
 8006098:	200032d4 	.word	0x200032d4
 800609c:	08007204 	.word	0x08007204
 80060a0:	200022a4 	.word	0x200022a4
 80060a4:	200043e8 	.word	0x200043e8
 80060a8:	080072b8 	.word	0x080072b8
 80060ac:	080072bc 	.word	0x080072bc
 80060b0:	080072be 	.word	0x080072be
 80060b4:	080072c3 	.word	0x080072c3
 80060b8:	080072c7 	.word	0x080072c7
 80060bc:	080072cd 	.word	0x080072cd
 80060c0:	080072d1 	.word	0x080072d1
 80060c4:	080072d5 	.word	0x080072d5
 80060c8:	080072d9 	.word	0x080072d9
 80060cc:	080072e2 	.word	0x080072e2
 80060d0:	080072e8 	.word	0x080072e8
 80060d4:	080072ec 	.word	0x080072ec
 80060d8:	080072f2 	.word	0x080072f2
 80060dc:	080072f8 	.word	0x080072f8
 80060e0:	080072fc 	.word	0x080072fc
 80060e4:	08007302 	.word	0x08007302
 80060e8:	08007308 	.word	0x08007308
 80060ec:	0800730d 	.word	0x0800730d
 80060f0:	08007316 	.word	0x08007316

080060f4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80060f4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80060f8:	b0b8      	sub	sp, #224	; 0xe0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80060fa:	2244      	movs	r2, #68	; 0x44
 80060fc:	2100      	movs	r1, #0
 80060fe:	a805      	add	r0, sp, #20
 8006100:	f000 fc0e 	bl	8006920 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8006104:	2214      	movs	r2, #20
 8006106:	2100      	movs	r1, #0
 8006108:	4668      	mov	r0, sp
 800610a:	f000 fc09 	bl	8006920 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800610e:	2100      	movs	r1, #0
 8006110:	2288      	movs	r2, #136	; 0x88
 8006112:	a816      	add	r0, sp, #88	; 0x58
 8006114:	f000 fc04 	bl	8006920 <memset>

  /**Configure LSE Drive Capability 
  */
  HAL_PWR_EnableBkUpAccess();
 8006118:	f7fb fd06 	bl	8001b28 <HAL_PWR_EnableBkUpAccess>
  __HAL_RCC_LSEDRIVE_CONFIG(RCC_LSEDRIVE_LOW);
 800611c:	4a25      	ldr	r2, [pc, #148]	; (80061b4 <SystemClock_Config+0xc0>)
 800611e:	f8d2 3090 	ldr.w	r3, [r2, #144]	; 0x90
 8006122:	f023 0318 	bic.w	r3, r3, #24
 8006126:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
  /**Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_LSE;
 800612a:	2306      	movs	r3, #6
 800612c:	9305      	str	r3, [sp, #20]
  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800612e:	2310      	movs	r3, #16
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8006130:	2502      	movs	r5, #2
  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 8006132:	2601      	movs	r6, #1
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8006134:	f44f 7880 	mov.w	r8, #256	; 0x100
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8006138:	9309      	str	r3, [sp, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
  RCC_OscInitStruct.PLL.PLLM = 1;
  RCC_OscInitStruct.PLL.PLLN = 10;
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 800613a:	2707      	movs	r7, #7
  RCC_OscInitStruct.PLL.PLLN = 10;
 800613c:	230a      	movs	r3, #10
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800613e:	a805      	add	r0, sp, #20
  /**Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8006140:	2400      	movs	r4, #0
  RCC_OscInitStruct.PLL.PLLN = 10;
 8006142:	9312      	str	r3, [sp, #72]	; 0x48
  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 8006144:	9607      	str	r6, [sp, #28]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8006146:	f8cd 8020 	str.w	r8, [sp, #32]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800614a:	950f      	str	r5, [sp, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 800614c:	9510      	str	r5, [sp, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLM = 1;
 800614e:	9611      	str	r6, [sp, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 8006150:	9713      	str	r7, [sp, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8006152:	9514      	str	r5, [sp, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8006154:	9515      	str	r5, [sp, #84]	; 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8006156:	f7fb fdd5 	bl	8001d04 <HAL_RCC_OscConfig>
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800615a:	220f      	movs	r2, #15
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 800615c:	2104      	movs	r1, #4
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800615e:	2303      	movs	r3, #3
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8006160:	4668      	mov	r0, sp
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8006162:	e88d 001c 	stmia.w	sp, {r2, r3, r4}
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8006166:	9403      	str	r4, [sp, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8006168:	9404      	str	r4, [sp, #16]
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 800616a:	f7fb fff1 	bl	8002150 <HAL_RCC_ClockConfig>
  {
    Error_Handler();
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_RTC|RCC_PERIPHCLK_USART1
 800616e:	4b12      	ldr	r3, [pc, #72]	; (80061b8 <SystemClock_Config+0xc4>)
 8006170:	9316      	str	r3, [sp, #88]	; 0x58
                              |RCC_PERIPHCLK_ADC;
  PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
  PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
  PeriphClkInit.Lpuart1ClockSelection = RCC_LPUART1CLKSOURCE_PCLK1;
  PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
  PeriphClkInit.AdcClockSelection = RCC_ADCCLKSOURCE_PLLSAI1;
 8006172:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8006176:	9334      	str	r3, [sp, #208]	; 0xd0
  PeriphClkInit.RTCClockSelection = RCC_RTCCLKSOURCE_LSE;
  PeriphClkInit.Sdmmc1ClockSelection = RCC_SDMMC1CLKSOURCE_PLLSAI1;
 8006178:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 800617c:	9332      	str	r3, [sp, #200]	; 0xc8
  PeriphClkInit.PLLSAI1.PLLSAI1Source = RCC_PLLSOURCE_HSI;
  PeriphClkInit.PLLSAI1.PLLSAI1M = 1;
  PeriphClkInit.PLLSAI1.PLLSAI1N = 8;
 800617e:	2308      	movs	r3, #8
 8006180:	9319      	str	r3, [sp, #100]	; 0x64
  PeriphClkInit.PLLSAI1.PLLSAI1P = RCC_PLLP_DIV7;
  PeriphClkInit.PLLSAI1.PLLSAI1Q = RCC_PLLQ_DIV4;
 8006182:	2304      	movs	r3, #4
 8006184:	931b      	str	r3, [sp, #108]	; 0x6c
  PeriphClkInit.PLLSAI1.PLLSAI1R = RCC_PLLR_DIV2;
  PeriphClkInit.PLLSAI1.PLLSAI1ClockOut = RCC_PLLSAI1_48M2CLK|RCC_PLLSAI1_ADC1CLK;
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8006186:	a816      	add	r0, sp, #88	; 0x58
  PeriphClkInit.PLLSAI1.PLLSAI1ClockOut = RCC_PLLSAI1_48M2CLK|RCC_PLLSAI1_ADC1CLK;
 8006188:	f04f 7388 	mov.w	r3, #17825792	; 0x1100000
 800618c:	931d      	str	r3, [sp, #116]	; 0x74
  PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 800618e:	9424      	str	r4, [sp, #144]	; 0x90
  PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8006190:	9425      	str	r4, [sp, #148]	; 0x94
  PeriphClkInit.Lpuart1ClockSelection = RCC_LPUART1CLKSOURCE_PCLK1;
 8006192:	9429      	str	r4, [sp, #164]	; 0xa4
  PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 8006194:	942a      	str	r4, [sp, #168]	; 0xa8
  PeriphClkInit.RTCClockSelection = RCC_RTCCLKSOURCE_LSE;
 8006196:	f8cd 80dc 	str.w	r8, [sp, #220]	; 0xdc
  PeriphClkInit.PLLSAI1.PLLSAI1Source = RCC_PLLSOURCE_HSI;
 800619a:	9517      	str	r5, [sp, #92]	; 0x5c
  PeriphClkInit.PLLSAI1.PLLSAI1M = 1;
 800619c:	9618      	str	r6, [sp, #96]	; 0x60
  PeriphClkInit.PLLSAI1.PLLSAI1P = RCC_PLLP_DIV7;
 800619e:	971a      	str	r7, [sp, #104]	; 0x68
  PeriphClkInit.PLLSAI1.PLLSAI1R = RCC_PLLR_DIV2;
 80061a0:	951c      	str	r5, [sp, #112]	; 0x70
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80061a2:	f7fc f997 	bl	80024d4 <HAL_RCCEx_PeriphCLKConfig>
  {
    Error_Handler();
  }
  /**Configure the main internal regulator output voltage 
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 80061a6:	f44f 7000 	mov.w	r0, #512	; 0x200
 80061aa:	f7fb fcdf 	bl	8001b6c <HAL_PWREx_ControlVoltageScaling>
  {
    Error_Handler();
  }
}
 80061ae:	b038      	add	sp, #224	; 0xe0
 80061b0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80061b4:	40021000 	.word	0x40021000
 80061b8:	000a4063 	.word	0x000a4063

080061bc <main>:
int main(void){
 80061bc:	b580      	push	{r7, lr}
 80061be:	b088      	sub	sp, #32
  HAL_Init();
 80061c0:	f7fa f9fe 	bl	80005c0 <HAL_Init>
  SystemClock_Config();
 80061c4:	f7ff ff96 	bl	80060f4 <SystemClock_Config>
  MX_GPIO_Init();
 80061c8:	f7ff fa2e 	bl	8005628 <MX_GPIO_Init>
  MX_DMA_Init();
 80061cc:	f7ff fa04 	bl	80055d8 <MX_DMA_Init>
  MX_USART2_UART_Init();
 80061d0:	f000 fa78 	bl	80066c4 <MX_USART2_UART_Init>
  MX_ADC1_Init();
 80061d4:	f7ff f914 	bl	8005400 <MX_ADC1_Init>
  MX_I2C1_Init();
 80061d8:	f7ff fa80 	bl	80056dc <MX_I2C1_Init>
  MX_USART1_UART_Init();
 80061dc:	f000 fa54 	bl	8006688 <MX_USART1_UART_Init>
  MX_SDMMC1_SD_Init();
 80061e0:	f000 f96e 	bl	80064c0 <MX_SDMMC1_SD_Init>
  MX_FATFS_Init();
 80061e4:	f7ff fa10 	bl	8005608 <MX_FATFS_Init>
  MX_LPUART1_UART_Init();
 80061e8:	f000 fa32 	bl	8006650 <MX_LPUART1_UART_Init>
  HAL_UART_DeInit(&huart1);
 80061ec:	4825      	ldr	r0, [pc, #148]	; (8006284 <main+0xc8>)
  HAL_RTC_GetTime(&hrtc, &stimestructureget, RTC_FORMAT_BIN);
 80061ee:	4e26      	ldr	r6, [pc, #152]	; (8006288 <main+0xcc>)
  sprintf((char*)showtime,"%02d:%02d:%02d",stimestructureget.Hours, stimestructureget.Minutes, stimestructureget.Seconds);
 80061f0:	f8df 80ac 	ldr.w	r8, [pc, #172]	; 80062a0 <main+0xe4>
  HAL_UART_DeInit(&huart1);
 80061f4:	f7fd f9f4 	bl	80035e0 <HAL_UART_DeInit>
  HAL_UART_Init(&huart1);
 80061f8:	4822      	ldr	r0, [pc, #136]	; (8006284 <main+0xc8>)
 80061fa:	f7fd fc5c 	bl	8003ab6 <HAL_UART_Init>
  TEMP_HUM_init();
 80061fe:	f7ff facf 	bl	80057a0 <TEMP_HUM_init>
  PRES_init();
 8006202:	f7ff faf5 	bl	80057f0 <PRES_init>
  MAGN_init();
 8006206:	f7ff fb2d 	bl	8005864 <MAGN_init>
  DMA_init();
 800620a:	f7ff fb43 	bl	8005894 <DMA_init>
HAL_Delay(10);
 800620e:	200a      	movs	r0, #10
 8006210:	f7fa f9fa 	bl	8000608 <HAL_Delay>
  HAL_UART_DeInit(&hlpuart1);
 8006214:	481d      	ldr	r0, [pc, #116]	; (800628c <main+0xd0>)
 8006216:	f7fd f9e3 	bl	80035e0 <HAL_UART_DeInit>
  HAL_UART_Init(&hlpuart1);
 800621a:	481c      	ldr	r0, [pc, #112]	; (800628c <main+0xd0>)
 800621c:	f7fd fc4b 	bl	8003ab6 <HAL_UART_Init>
  HAL_RTC_GetTime(&hrtc, &stimestructureget, RTC_FORMAT_BIN);
 8006220:	2700      	movs	r7, #0
 8006222:	2200      	movs	r2, #0
 8006224:	a903      	add	r1, sp, #12
 8006226:	4630      	mov	r0, r6
 8006228:	f7fc fda1 	bl	8002d6e <HAL_RTC_GetTime>
  HAL_RTC_GetDate(&hrtc, &sdatestructureget, RTC_FORMAT_BIN);
 800622c:	2200      	movs	r2, #0
 800622e:	a902      	add	r1, sp, #8
 8006230:	4630      	mov	r0, r6
 8006232:	f7fc fdc2 	bl	8002dba <HAL_RTC_GetDate>
		  if (toggle==1){
 8006236:	4c16      	ldr	r4, [pc, #88]	; (8006290 <main+0xd4>)
  sprintf((char*)showtime,"%02d:%02d:%02d",stimestructureget.Hours, stimestructureget.Minutes, stimestructureget.Seconds);
 8006238:	f89d 100e 	ldrb.w	r1, [sp, #14]
 800623c:	9100      	str	r1, [sp, #0]
 800623e:	f89d 300d 	ldrb.w	r3, [sp, #13]
 8006242:	f89d 200c 	ldrb.w	r2, [sp, #12]
 8006246:	4813      	ldr	r0, [pc, #76]	; (8006294 <main+0xd8>)
 8006248:	4641      	mov	r1, r8
 800624a:	f000 fb71 	bl	8006930 <siprintf>
		  if (toggle==1){
 800624e:	7825      	ldrb	r5, [r4, #0]
 8006250:	2d01      	cmp	r5, #1
 8006252:	d1e6      	bne.n	8006222 <main+0x66>
			  get_TEMP();				//TEMPERATURE		(C)
 8006254:	f7ff fb28 	bl	80058a8 <get_TEMP>
			  get_HUM();				//HUMIDITE			(%)
 8006258:	f7ff fc3e 	bl	8005ad8 <get_HUM>
			  get_PRES();				//PRESSION			(mbar ou hPa)
 800625c:	f7ff fd08 	bl	8005c70 <get_PRES>
			  erreur_data=3;
 8006260:	4a0d      	ldr	r2, [pc, #52]	; (8006298 <main+0xdc>)
 8006262:	2303      	movs	r3, #3
 8006264:	6013      	str	r3, [r2, #0]
						 SD_SENSORS(GPS_COORD[0],GPS_COORD[1],GPS_COORD[2],erreur_data);
 8006266:	4629      	mov	r1, r5
 8006268:	2000      	movs	r0, #0
 800626a:	2202      	movs	r2, #2
 800626c:	f7ff fd92 	bl	8005d94 <SD_SENSORS>
			  __HAL_PWR_CLEAR_FLAG(PWR_FLAG_WU);
 8006270:	4b0a      	ldr	r3, [pc, #40]	; (800629c <main+0xe0>)
 8006272:	221f      	movs	r2, #31
 8006274:	619a      	str	r2, [r3, #24]
			  toggle=0;
 8006276:	7027      	strb	r7, [r4, #0]
			  MX_RTC_Init();
 8006278:	f000 f81c 	bl	80062b4 <MX_RTC_Init>
			  HAL_PWR_EnterSTANDBYMode();
 800627c:	f7fb fc5c 	bl	8001b38 <HAL_PWR_EnterSTANDBYMode>
 8006280:	e7cf      	b.n	8006222 <main+0x66>
 8006282:	bf00      	nop
 8006284:	2000450c 	.word	0x2000450c
 8006288:	200043ec 	.word	0x200043ec
 800628c:	20004494 	.word	0x20004494
 8006290:	20000023 	.word	0x20000023
 8006294:	200000e0 	.word	0x200000e0
 8006298:	20000114 	.word	0x20000114
 800629c:	40007000 	.word	0x40007000
 80062a0:	08007319 	.word	0x08007319

080062a4 <HAL_RTC_AlarmAEventCallback>:

/* USER CODE BEGIN 4 */
void HAL_RTC_AlarmAEventCallback(RTC_HandleTypeDef *hrtc)
{
	//toggle a variable to notify we can exit low power mode and execute the routine
toggle=1;
 80062a4:	4b01      	ldr	r3, [pc, #4]	; (80062ac <HAL_RTC_AlarmAEventCallback+0x8>)
 80062a6:	2201      	movs	r2, #1
 80062a8:	701a      	strb	r2, [r3, #0]
 80062aa:	4770      	bx	lr
 80062ac:	20000023 	.word	0x20000023

080062b0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80062b0:	4770      	bx	lr
	...

080062b4 <MX_RTC_Init>:

RTC_HandleTypeDef hrtc;

/* RTC init function */
void MX_RTC_Init(void)
{
 80062b4:	b510      	push	{r4, lr}
 80062b6:	b090      	sub	sp, #64	; 0x40
  RTC_TimeTypeDef sTime = {0};
  RTC_DateTypeDef sDate = {0};
 80062b8:	2400      	movs	r4, #0
  RTC_TimeTypeDef sTime = {0};
 80062ba:	2214      	movs	r2, #20
 80062bc:	2100      	movs	r1, #0
 80062be:	a801      	add	r0, sp, #4
 80062c0:	f000 fb2e 	bl	8006920 <memset>
  RTC_AlarmTypeDef sAlarm = {0};
 80062c4:	2228      	movs	r2, #40	; 0x28
 80062c6:	4621      	mov	r1, r4
 80062c8:	a806      	add	r0, sp, #24
  RTC_DateTypeDef sDate = {0};
 80062ca:	9400      	str	r4, [sp, #0]
  RTC_AlarmTypeDef sAlarm = {0};
 80062cc:	f000 fb28 	bl	8006920 <memset>

  /**Initialize RTC Only 
  */
  hrtc.Instance = RTC;
 80062d0:	482b      	ldr	r0, [pc, #172]	; (8006380 <MX_RTC_Init+0xcc>)
 80062d2:	4b2c      	ldr	r3, [pc, #176]	; (8006384 <MX_RTC_Init+0xd0>)
  hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
  hrtc.Init.AsynchPrediv = 127;
  hrtc.Init.SynchPrediv = 255;
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 80062d4:	6104      	str	r4, [r0, #16]
  hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 80062d6:	e880 0018 	stmia.w	r0, {r3, r4}
  hrtc.Init.AsynchPrediv = 127;
 80062da:	237f      	movs	r3, #127	; 0x7f
 80062dc:	6083      	str	r3, [r0, #8]
  hrtc.Init.SynchPrediv = 255;
 80062de:	23ff      	movs	r3, #255	; 0xff
 80062e0:	60c3      	str	r3, [r0, #12]
  hrtc.Init.OutPutRemap = RTC_OUTPUT_REMAP_POS1;
 80062e2:	2302      	movs	r3, #2
 80062e4:	6143      	str	r3, [r0, #20]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 80062e6:	6184      	str	r4, [r0, #24]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 80062e8:	61c4      	str	r4, [r0, #28]
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 80062ea:	f7fc fb37 	bl	800295c <HAL_RTC_Init>
 80062ee:	b108      	cbz	r0, 80062f4 <MX_RTC_Init+0x40>
  {
    Error_Handler();
 80062f0:	f7ff ffde 	bl	80062b0 <Error_Handler>
  sTime.Hours = 0x0;
  sTime.Minutes = 0x0;
  sTime.Seconds = 0x0;
  sTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
  sTime.StoreOperation = RTC_STOREOPERATION_RESET;
  if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BCD) != HAL_OK)
 80062f4:	2201      	movs	r2, #1
 80062f6:	a901      	add	r1, sp, #4
 80062f8:	4821      	ldr	r0, [pc, #132]	; (8006380 <MX_RTC_Init+0xcc>)
  sTime.Hours = 0x0;
 80062fa:	f88d 4004 	strb.w	r4, [sp, #4]
  sTime.Minutes = 0x0;
 80062fe:	f88d 4005 	strb.w	r4, [sp, #5]
  sTime.Seconds = 0x0;
 8006302:	f88d 4006 	strb.w	r4, [sp, #6]
  sTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 8006306:	9404      	str	r4, [sp, #16]
  sTime.StoreOperation = RTC_STOREOPERATION_RESET;
 8006308:	9405      	str	r4, [sp, #20]
  if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BCD) != HAL_OK)
 800630a:	f7fc fbf0 	bl	8002aee <HAL_RTC_SetTime>
 800630e:	b108      	cbz	r0, 8006314 <MX_RTC_Init+0x60>
  {
    Error_Handler();
 8006310:	f7ff ffce 	bl	80062b0 <Error_Handler>
  }
  sDate.WeekDay = RTC_WEEKDAY_MONDAY;
 8006314:	2201      	movs	r2, #1
  sDate.Month = RTC_MONTH_JANUARY;
  sDate.Date = 0x1;
  sDate.Year = 0x0;
 8006316:	2400      	movs	r4, #0

  if (HAL_RTC_SetDate(&hrtc, &sDate, RTC_FORMAT_BCD) != HAL_OK)
 8006318:	4669      	mov	r1, sp
 800631a:	4819      	ldr	r0, [pc, #100]	; (8006380 <MX_RTC_Init+0xcc>)
  sDate.WeekDay = RTC_WEEKDAY_MONDAY;
 800631c:	f88d 2000 	strb.w	r2, [sp]
  sDate.Month = RTC_MONTH_JANUARY;
 8006320:	f88d 2001 	strb.w	r2, [sp, #1]
  sDate.Date = 0x1;
 8006324:	f88d 2002 	strb.w	r2, [sp, #2]
  sDate.Year = 0x0;
 8006328:	f88d 4003 	strb.w	r4, [sp, #3]
  if (HAL_RTC_SetDate(&hrtc, &sDate, RTC_FORMAT_BCD) != HAL_OK)
 800632c:	f7fc fb76 	bl	8002a1c <HAL_RTC_SetDate>
 8006330:	b108      	cbz	r0, 8006336 <MX_RTC_Init+0x82>
  {
    Error_Handler();
 8006332:	f7ff ffbd 	bl	80062b0 <Error_Handler>
  }
  /**Enable the Alarm A 
  */
  sAlarm.AlarmTime.Hours = 0x0;
  sAlarm.AlarmTime.Minutes = 0x0;
  sAlarm.AlarmTime.Seconds = 0x30;
 8006336:	2330      	movs	r3, #48	; 0x30
 8006338:	f88d 301a 	strb.w	r3, [sp, #26]
  sAlarm.AlarmTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
  sAlarm.AlarmTime.StoreOperation = RTC_STOREOPERATION_RESET;
  sAlarm.AlarmMask = RTC_ALARMMASK_NONE;
  sAlarm.AlarmSubSecondMask = RTC_ALARMSUBSECONDMASK_ALL;
  sAlarm.AlarmDateWeekDaySel = RTC_ALARMDATEWEEKDAYSEL_DATE;
  sAlarm.AlarmDateWeekDay = 0x1;
 800633c:	2201      	movs	r2, #1
  sAlarm.Alarm = RTC_ALARM_A;
 800633e:	f44f 7380 	mov.w	r3, #256	; 0x100
  if (HAL_RTC_SetAlarm_IT(&hrtc, &sAlarm, RTC_FORMAT_BCD) != HAL_OK)
 8006342:	a906      	add	r1, sp, #24
 8006344:	480e      	ldr	r0, [pc, #56]	; (8006380 <MX_RTC_Init+0xcc>)
  sAlarm.AlarmTime.Hours = 0x0;
 8006346:	f88d 4018 	strb.w	r4, [sp, #24]
  sAlarm.AlarmTime.Minutes = 0x0;
 800634a:	f88d 4019 	strb.w	r4, [sp, #25]
  sAlarm.AlarmTime.SubSeconds = 0x0;
 800634e:	9407      	str	r4, [sp, #28]
  sAlarm.AlarmTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 8006350:	9409      	str	r4, [sp, #36]	; 0x24
  sAlarm.AlarmTime.StoreOperation = RTC_STOREOPERATION_RESET;
 8006352:	940a      	str	r4, [sp, #40]	; 0x28
  sAlarm.AlarmMask = RTC_ALARMMASK_NONE;
 8006354:	940b      	str	r4, [sp, #44]	; 0x2c
  sAlarm.AlarmSubSecondMask = RTC_ALARMSUBSECONDMASK_ALL;
 8006356:	940c      	str	r4, [sp, #48]	; 0x30
  sAlarm.AlarmDateWeekDaySel = RTC_ALARMDATEWEEKDAYSEL_DATE;
 8006358:	940d      	str	r4, [sp, #52]	; 0x34
  sAlarm.AlarmDateWeekDay = 0x1;
 800635a:	f88d 2038 	strb.w	r2, [sp, #56]	; 0x38
  sAlarm.Alarm = RTC_ALARM_A;
 800635e:	930f      	str	r3, [sp, #60]	; 0x3c
  if (HAL_RTC_SetAlarm_IT(&hrtc, &sAlarm, RTC_FORMAT_BCD) != HAL_OK)
 8006360:	f7fc fc42 	bl	8002be8 <HAL_RTC_SetAlarm_IT>
 8006364:	b108      	cbz	r0, 800636a <MX_RTC_Init+0xb6>
  {
    Error_Handler();
 8006366:	f7ff ffa3 	bl	80062b0 <Error_Handler>
  }
  /**Enable Calibration 
  */
  if (HAL_RTCEx_SetCalibrationOutPut(&hrtc, RTC_CALIBOUTPUT_1HZ) != HAL_OK)
 800636a:	f44f 2100 	mov.w	r1, #524288	; 0x80000
 800636e:	4804      	ldr	r0, [pc, #16]	; (8006380 <MX_RTC_Init+0xcc>)
 8006370:	f7fc fd43 	bl	8002dfa <HAL_RTCEx_SetCalibrationOutPut>
 8006374:	b108      	cbz	r0, 800637a <MX_RTC_Init+0xc6>
  {
    Error_Handler();
 8006376:	f7ff ff9b 	bl	80062b0 <Error_Handler>
  }

}
 800637a:	b010      	add	sp, #64	; 0x40
 800637c:	bd10      	pop	{r4, pc}
 800637e:	bf00      	nop
 8006380:	200043ec 	.word	0x200043ec
 8006384:	40002800 	.word	0x40002800

08006388 <HAL_RTC_MspInit>:

void HAL_RTC_MspInit(RTC_HandleTypeDef* rtcHandle)
{
 8006388:	b510      	push	{r4, lr}
 800638a:	4604      	mov	r4, r0
 800638c:	b086      	sub	sp, #24

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800638e:	2214      	movs	r2, #20
 8006390:	2100      	movs	r1, #0
 8006392:	a801      	add	r0, sp, #4
 8006394:	f000 fac4 	bl	8006920 <memset>
  if(rtcHandle->Instance==RTC)
 8006398:	6822      	ldr	r2, [r4, #0]
 800639a:	4b13      	ldr	r3, [pc, #76]	; (80063e8 <HAL_RTC_MspInit+0x60>)
 800639c:	429a      	cmp	r2, r3
 800639e:	d120      	bne.n	80063e2 <HAL_RTC_MspInit+0x5a>
  {
  /* USER CODE BEGIN RTC_MspInit 0 */

  /* USER CODE END RTC_MspInit 0 */
    /* RTC clock enable */
    __HAL_RCC_RTC_ENABLE();
 80063a0:	f503 33f4 	add.w	r3, r3, #124928	; 0x1e800
    GPIO_InitStruct.Pin = GPIO_PIN_2;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
    GPIO_InitStruct.Alternate = GPIO_AF0_RTC_50Hz;
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80063a4:	a901      	add	r1, sp, #4
    __HAL_RCC_RTC_ENABLE();
 80063a6:	f8d3 2090 	ldr.w	r2, [r3, #144]	; 0x90
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80063aa:	4810      	ldr	r0, [pc, #64]	; (80063ec <HAL_RTC_MspInit+0x64>)
    __HAL_RCC_RTC_ENABLE();
 80063ac:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80063b0:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80063b4:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80063b6:	f042 0202 	orr.w	r2, r2, #2
 80063ba:	64da      	str	r2, [r3, #76]	; 0x4c
 80063bc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80063be:	f003 0302 	and.w	r3, r3, #2
 80063c2:	9300      	str	r3, [sp, #0]
 80063c4:	9b00      	ldr	r3, [sp, #0]
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 80063c6:	2304      	movs	r3, #4
 80063c8:	9301      	str	r3, [sp, #4]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80063ca:	2302      	movs	r3, #2
 80063cc:	9302      	str	r3, [sp, #8]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80063ce:	f7fa fed9 	bl	8001184 <HAL_GPIO_Init>

    /* RTC interrupt Init */
    HAL_NVIC_SetPriority(RTC_Alarm_IRQn, 0, 0);
 80063d2:	2200      	movs	r2, #0
 80063d4:	2029      	movs	r0, #41	; 0x29
 80063d6:	4611      	mov	r1, r2
 80063d8:	f7fa fd92 	bl	8000f00 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(RTC_Alarm_IRQn);
 80063dc:	2029      	movs	r0, #41	; 0x29
 80063de:	f7fa fdc3 	bl	8000f68 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN RTC_MspInit 1 */

  /* USER CODE END RTC_MspInit 1 */
  }
}
 80063e2:	b006      	add	sp, #24
 80063e4:	bd10      	pop	{r4, pc}
 80063e6:	bf00      	nop
 80063e8:	40002800 	.word	0x40002800
 80063ec:	48000400 	.word	0x48000400

080063f0 <SD_CheckStatus.isra.0>:
/* USER CODE BEGIN beforeFunctionSection */
/* can be used to modify / undefine following code or add new code */
/* USER CODE END beforeFunctionSection */

/* Private functions ---------------------------------------------------------*/
static DSTATUS SD_CheckStatus(BYTE lun)
 80063f0:	b510      	push	{r4, lr}
{
  Stat = STA_NOINIT;
 80063f2:	4c06      	ldr	r4, [pc, #24]	; (800640c <SD_CheckStatus.isra.0+0x1c>)
 80063f4:	2301      	movs	r3, #1
 80063f6:	7023      	strb	r3, [r4, #0]

  if(BSP_SD_GetCardState() == MSD_OK)
 80063f8:	f7ff f8de 	bl	80055b8 <BSP_SD_GetCardState>
 80063fc:	4623      	mov	r3, r4
 80063fe:	b918      	cbnz	r0, 8006408 <SD_CheckStatus.isra.0+0x18>
  {
    Stat &= ~STA_NOINIT;
 8006400:	7822      	ldrb	r2, [r4, #0]
 8006402:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8006406:	7022      	strb	r2, [r4, #0]
  }

  return Stat;
 8006408:	7818      	ldrb	r0, [r3, #0]
}
 800640a:	bd10      	pop	{r4, pc}
 800640c:	20000024 	.word	0x20000024

08006410 <SD_initialize>:
  * @brief  Initializes a Drive
  * @param  lun : not used
  * @retval DSTATUS: Operation status
  */
DSTATUS SD_initialize(BYTE lun)
{
 8006410:	b510      	push	{r4, lr}
  Stat = STA_NOINIT;
 8006412:	4c05      	ldr	r4, [pc, #20]	; (8006428 <SD_initialize+0x18>)
 8006414:	2301      	movs	r3, #1
 8006416:	7023      	strb	r3, [r4, #0]
#if !defined(DISABLE_SD_INIT)

  if(BSP_SD_Init() == MSD_OK)
 8006418:	f7ff f89c 	bl	8005554 <BSP_SD_Init>
 800641c:	b910      	cbnz	r0, 8006424 <SD_initialize+0x14>
  {
    Stat = SD_CheckStatus(lun);
 800641e:	f7ff ffe7 	bl	80063f0 <SD_CheckStatus.isra.0>
 8006422:	7020      	strb	r0, [r4, #0]
  }

#else
  Stat = SD_CheckStatus(lun);
#endif
  return Stat;
 8006424:	7820      	ldrb	r0, [r4, #0]
}
 8006426:	bd10      	pop	{r4, pc}
 8006428:	20000024 	.word	0x20000024

0800642c <SD_status>:
  * @param  lun : not used
  * @retval DSTATUS: Operation status
  */
DSTATUS SD_status(BYTE lun)
{
  return SD_CheckStatus(lun);
 800642c:	f7ff bfe0 	b.w	80063f0 <SD_CheckStatus.isra.0>

08006430 <SD_read>:
  * @param  sector: Sector address (LBA)
  * @param  count: Number of sectors to read (1..128)
  * @retval DRESULT: Operation result
  */
DRESULT SD_read(BYTE lun, BYTE *buff, DWORD sector, UINT count)
{
 8006430:	b508      	push	{r3, lr}
 8006432:	4608      	mov	r0, r1
 8006434:	4611      	mov	r1, r2
 8006436:	461a      	mov	r2, r3
  DRESULT res = RES_ERROR;

  if(BSP_SD_ReadBlocks((uint32_t*)buff,
 8006438:	f04f 33ff 	mov.w	r3, #4294967295
 800643c:	f7ff f89c 	bl	8005578 <BSP_SD_ReadBlocks>
 8006440:	b920      	cbnz	r0, 800644c <SD_read+0x1c>
  if(BSP_SD_WriteBlocks((uint32_t*)buff,
                        (uint32_t)(sector),
                        count, SD_TIMEOUT) == MSD_OK)
  {
	/* wait until the Write operation is finished */
    while(BSP_SD_GetCardState() != MSD_OK)
 8006442:	f7ff f8b9 	bl	80055b8 <BSP_SD_GetCardState>
 8006446:	2800      	cmp	r0, #0
 8006448:	d1fb      	bne.n	8006442 <SD_read+0x12>
 800644a:	bd08      	pop	{r3, pc}
  DRESULT res = RES_ERROR;
 800644c:	2001      	movs	r0, #1
}
 800644e:	bd08      	pop	{r3, pc}

08006450 <SD_ioctl>:
  * @param  *buff: Buffer to send/receive control data
  * @retval DRESULT: Operation result
  */
#if _USE_IOCTL == 1
DRESULT SD_ioctl(BYTE lun, BYTE cmd, void *buff)
{
 8006450:	b510      	push	{r4, lr}
  DRESULT res = RES_ERROR;
  BSP_SD_CardInfo CardInfo;

  if (Stat & STA_NOINIT) return RES_NOTRDY;
 8006452:	4b12      	ldr	r3, [pc, #72]	; (800649c <SD_ioctl+0x4c>)
 8006454:	781b      	ldrb	r3, [r3, #0]
 8006456:	07db      	lsls	r3, r3, #31
{
 8006458:	b088      	sub	sp, #32
 800645a:	4614      	mov	r4, r2
  if (Stat & STA_NOINIT) return RES_NOTRDY;
 800645c:	d41b      	bmi.n	8006496 <SD_ioctl+0x46>

  switch (cmd)
 800645e:	2903      	cmp	r1, #3
 8006460:	d803      	bhi.n	800646a <SD_ioctl+0x1a>
 8006462:	e8df f001 	tbb	[pc, r1]
 8006466:	0510      	.short	0x0510
 8006468:	120b      	.short	0x120b
    *(DWORD*)buff = CardInfo.LogBlockSize / SD_DEFAULT_BLOCK_SIZE;
    res = RES_OK;
    break;

  default:
    res = RES_PARERR;
 800646a:	2004      	movs	r0, #4
  }

  return res;
}
 800646c:	b008      	add	sp, #32
 800646e:	bd10      	pop	{r4, pc}
    BSP_SD_GetCardInfo(&CardInfo);
 8006470:	4668      	mov	r0, sp
 8006472:	f7ff f8ab 	bl	80055cc <BSP_SD_GetCardInfo>
    *(DWORD*)buff = CardInfo.LogBlockNbr;
 8006476:	9b06      	ldr	r3, [sp, #24]
    *(DWORD*)buff = CardInfo.LogBlockSize / SD_DEFAULT_BLOCK_SIZE;
 8006478:	6023      	str	r3, [r4, #0]
 800647a:	e004      	b.n	8006486 <SD_ioctl+0x36>
    BSP_SD_GetCardInfo(&CardInfo);
 800647c:	4668      	mov	r0, sp
 800647e:	f7ff f8a5 	bl	80055cc <BSP_SD_GetCardInfo>
    *(WORD*)buff = CardInfo.LogBlockSize;
 8006482:	9b07      	ldr	r3, [sp, #28]
 8006484:	8023      	strh	r3, [r4, #0]
    res = RES_OK;
 8006486:	2000      	movs	r0, #0
 8006488:	e7f0      	b.n	800646c <SD_ioctl+0x1c>
    BSP_SD_GetCardInfo(&CardInfo);
 800648a:	4668      	mov	r0, sp
 800648c:	f7ff f89e 	bl	80055cc <BSP_SD_GetCardInfo>
    *(DWORD*)buff = CardInfo.LogBlockSize / SD_DEFAULT_BLOCK_SIZE;
 8006490:	9b07      	ldr	r3, [sp, #28]
 8006492:	0a5b      	lsrs	r3, r3, #9
 8006494:	e7f0      	b.n	8006478 <SD_ioctl+0x28>
  if (Stat & STA_NOINIT) return RES_NOTRDY;
 8006496:	2003      	movs	r0, #3
 8006498:	e7e8      	b.n	800646c <SD_ioctl+0x1c>
 800649a:	bf00      	nop
 800649c:	20000024 	.word	0x20000024

080064a0 <SD_write>:
{
 80064a0:	b508      	push	{r3, lr}
 80064a2:	4608      	mov	r0, r1
 80064a4:	4611      	mov	r1, r2
 80064a6:	461a      	mov	r2, r3
  if(BSP_SD_WriteBlocks((uint32_t*)buff,
 80064a8:	f04f 33ff 	mov.w	r3, #4294967295
 80064ac:	f7ff f874 	bl	8005598 <BSP_SD_WriteBlocks>
 80064b0:	b920      	cbnz	r0, 80064bc <SD_write+0x1c>
    while(BSP_SD_GetCardState() != MSD_OK)
 80064b2:	f7ff f881 	bl	80055b8 <BSP_SD_GetCardState>
 80064b6:	2800      	cmp	r0, #0
 80064b8:	d1fb      	bne.n	80064b2 <SD_write+0x12>
 80064ba:	bd08      	pop	{r3, pc}
  DRESULT res = RES_ERROR;
 80064bc:	2001      	movs	r0, #1
}
 80064be:	bd08      	pop	{r3, pc}

080064c0 <MX_SDMMC1_SD_Init>:
/* SDMMC1 init function */

void MX_SDMMC1_SD_Init(void)
{

  hsd1.Instance = SDMMC1;
 80064c0:	4b05      	ldr	r3, [pc, #20]	; (80064d8 <MX_SDMMC1_SD_Init+0x18>)
 80064c2:	4a06      	ldr	r2, [pc, #24]	; (80064dc <MX_SDMMC1_SD_Init+0x1c>)
 80064c4:	601a      	str	r2, [r3, #0]
  hsd1.Init.ClockEdge = SDMMC_CLOCK_EDGE_RISING;
 80064c6:	2200      	movs	r2, #0
 80064c8:	605a      	str	r2, [r3, #4]
  hsd1.Init.ClockBypass = SDMMC_CLOCK_BYPASS_DISABLE;
 80064ca:	609a      	str	r2, [r3, #8]
  hsd1.Init.ClockPowerSave = SDMMC_CLOCK_POWER_SAVE_DISABLE;
 80064cc:	60da      	str	r2, [r3, #12]
  hsd1.Init.BusWide = SDMMC_BUS_WIDE_1B;
 80064ce:	611a      	str	r2, [r3, #16]
  hsd1.Init.HardwareFlowControl = SDMMC_HARDWARE_FLOW_CONTROL_DISABLE;
 80064d0:	615a      	str	r2, [r3, #20]
  hsd1.Init.ClockDiv = 0;
 80064d2:	619a      	str	r2, [r3, #24]
 80064d4:	4770      	bx	lr
 80064d6:	bf00      	nop
 80064d8:	20004410 	.word	0x20004410
 80064dc:	40012800 	.word	0x40012800

080064e0 <HAL_SD_MspInit>:

}

void HAL_SD_MspInit(SD_HandleTypeDef* sdHandle)
{
 80064e0:	b570      	push	{r4, r5, r6, lr}
 80064e2:	4604      	mov	r4, r0
 80064e4:	b088      	sub	sp, #32

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80064e6:	2214      	movs	r2, #20
 80064e8:	2100      	movs	r1, #0
 80064ea:	a803      	add	r0, sp, #12
 80064ec:	f000 fa18 	bl	8006920 <memset>
  if(sdHandle->Instance==SDMMC1)
 80064f0:	6822      	ldr	r2, [r4, #0]
 80064f2:	4b1e      	ldr	r3, [pc, #120]	; (800656c <HAL_SD_MspInit+0x8c>)
 80064f4:	429a      	cmp	r2, r3
 80064f6:	d136      	bne.n	8006566 <HAL_SD_MspInit+0x86>
  {
  /* USER CODE BEGIN SDMMC1_MspInit 0 */

  /* USER CODE END SDMMC1_MspInit 0 */
    /* SDMMC1 clock enable */
    __HAL_RCC_SDMMC1_CLK_ENABLE();
 80064f8:	f503 4368 	add.w	r3, r3, #59392	; 0xe800
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_12;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
    GPIO_InitStruct.Alternate = GPIO_AF12_SDMMC1;
 80064fc:	240c      	movs	r4, #12
    __HAL_RCC_SDMMC1_CLK_ENABLE();
 80064fe:	6e1a      	ldr	r2, [r3, #96]	; 0x60
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8006500:	481b      	ldr	r0, [pc, #108]	; (8006570 <HAL_SD_MspInit+0x90>)
    __HAL_RCC_SDMMC1_CLK_ENABLE();
 8006502:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8006506:	661a      	str	r2, [r3, #96]	; 0x60
 8006508:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 800650a:	f402 6280 	and.w	r2, r2, #1024	; 0x400
 800650e:	9200      	str	r2, [sp, #0]
 8006510:	9a00      	ldr	r2, [sp, #0]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8006512:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8006514:	f042 0204 	orr.w	r2, r2, #4
 8006518:	64da      	str	r2, [r3, #76]	; 0x4c
 800651a:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800651c:	f002 0204 	and.w	r2, r2, #4
 8006520:	9201      	str	r2, [sp, #4]
 8006522:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8006524:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8006526:	f042 0208 	orr.w	r2, r2, #8
 800652a:	64da      	str	r2, [r3, #76]	; 0x4c
 800652c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
    GPIO_InitStruct.Alternate = GPIO_AF12_SDMMC1;
 800652e:	9407      	str	r4, [sp, #28]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8006530:	f003 0308 	and.w	r3, r3, #8
 8006534:	9302      	str	r3, [sp, #8]
 8006536:	9b02      	ldr	r3, [sp, #8]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8006538:	2602      	movs	r6, #2
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_12;
 800653a:	f44f 5388 	mov.w	r3, #4352	; 0x1100
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800653e:	2503      	movs	r5, #3
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8006540:	eb0d 0104 	add.w	r1, sp, r4
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_12;
 8006544:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8006546:	9604      	str	r6, [sp, #16]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8006548:	9506      	str	r5, [sp, #24]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800654a:	f7fa fe1b 	bl	8001184 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_2;
 800654e:	2304      	movs	r3, #4
 8006550:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
    GPIO_InitStruct.Alternate = GPIO_AF12_SDMMC1;
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8006552:	eb0d 0104 	add.w	r1, sp, r4
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006556:	2300      	movs	r3, #0
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8006558:	4806      	ldr	r0, [pc, #24]	; (8006574 <HAL_SD_MspInit+0x94>)
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800655a:	9604      	str	r6, [sp, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800655c:	9305      	str	r3, [sp, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800655e:	9506      	str	r5, [sp, #24]
    GPIO_InitStruct.Alternate = GPIO_AF12_SDMMC1;
 8006560:	9407      	str	r4, [sp, #28]
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8006562:	f7fa fe0f 	bl	8001184 <HAL_GPIO_Init>

  /* USER CODE BEGIN SDMMC1_MspInit 1 */

  /* USER CODE END SDMMC1_MspInit 1 */
  }
}
 8006566:	b008      	add	sp, #32
 8006568:	bd70      	pop	{r4, r5, r6, pc}
 800656a:	bf00      	nop
 800656c:	40012800 	.word	0x40012800
 8006570:	48000800 	.word	0x48000800
 8006574:	48000c00 	.word	0x48000c00

08006578 <HAL_MspInit>:
{
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8006578:	4b0a      	ldr	r3, [pc, #40]	; (80065a4 <HAL_MspInit+0x2c>)
 800657a:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 800657c:	f042 0201 	orr.w	r2, r2, #1
 8006580:	661a      	str	r2, [r3, #96]	; 0x60
 8006582:	6e1a      	ldr	r2, [r3, #96]	; 0x60
{
 8006584:	b082      	sub	sp, #8
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8006586:	f002 0201 	and.w	r2, r2, #1
 800658a:	9200      	str	r2, [sp, #0]
 800658c:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_PWR_CLK_ENABLE();
 800658e:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8006590:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8006594:	659a      	str	r2, [r3, #88]	; 0x58
 8006596:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006598:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800659c:	9301      	str	r3, [sp, #4]
 800659e:	9b01      	ldr	r3, [sp, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80065a0:	b002      	add	sp, #8
 80065a2:	4770      	bx	lr
 80065a4:	40021000 	.word	0x40021000

080065a8 <NMI_Handler>:
 80065a8:	4770      	bx	lr

080065aa <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80065aa:	e7fe      	b.n	80065aa <HardFault_Handler>

080065ac <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80065ac:	e7fe      	b.n	80065ac <MemManage_Handler>

080065ae <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80065ae:	e7fe      	b.n	80065ae <BusFault_Handler>

080065b0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80065b0:	e7fe      	b.n	80065b0 <UsageFault_Handler>

080065b2 <SVC_Handler>:
 80065b2:	4770      	bx	lr

080065b4 <DebugMon_Handler>:
 80065b4:	4770      	bx	lr

080065b6 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80065b6:	4770      	bx	lr

080065b8 <SysTick_Handler>:
void SysTick_Handler(void)
{
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80065b8:	f7fa b818 	b.w	80005ec <HAL_IncTick>

080065bc <DMA1_Channel1_IRQHandler>:
void DMA1_Channel1_IRQHandler(void)
{
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 80065bc:	4801      	ldr	r0, [pc, #4]	; (80065c4 <DMA1_Channel1_IRQHandler+0x8>)
 80065be:	f7fa bd97 	b.w	80010f0 <HAL_DMA_IRQHandler>
 80065c2:	bf00      	nop
 80065c4:	2000018c 	.word	0x2000018c

080065c8 <RTC_Alarm_IRQHandler>:
void RTC_Alarm_IRQHandler(void)
{
  /* USER CODE BEGIN RTC_Alarm_IRQn 0 */

  /* USER CODE END RTC_Alarm_IRQn 0 */
  HAL_RTC_AlarmIRQHandler(&hrtc);
 80065c8:	4801      	ldr	r0, [pc, #4]	; (80065d0 <RTC_Alarm_IRQHandler+0x8>)
 80065ca:	f7fc b96b 	b.w	80028a4 <HAL_RTC_AlarmIRQHandler>
 80065ce:	bf00      	nop
 80065d0:	200043ec 	.word	0x200043ec

080065d4 <_sbrk>:
	}
	return len;
}

caddr_t _sbrk(int incr)
{
 80065d4:	b508      	push	{r3, lr}
	extern char end asm("end");
	static char *heap_end;
	char *prev_heap_end;

	if (heap_end == 0)
 80065d6:	4b0a      	ldr	r3, [pc, #40]	; (8006600 <_sbrk+0x2c>)
 80065d8:	6819      	ldr	r1, [r3, #0]
{
 80065da:	4602      	mov	r2, r0
	if (heap_end == 0)
 80065dc:	b909      	cbnz	r1, 80065e2 <_sbrk+0xe>
		heap_end = &end;
 80065de:	4909      	ldr	r1, [pc, #36]	; (8006604 <_sbrk+0x30>)
 80065e0:	6019      	str	r1, [r3, #0]

	prev_heap_end = heap_end;
 80065e2:	6818      	ldr	r0, [r3, #0]
	if (heap_end + incr > stack_ptr)
 80065e4:	4669      	mov	r1, sp
 80065e6:	4402      	add	r2, r0
 80065e8:	428a      	cmp	r2, r1
 80065ea:	d906      	bls.n	80065fa <_sbrk+0x26>
	{
//		write(1, "Heap and stack collision\n", 25);
//		abort();
		errno = ENOMEM;
 80065ec:	f000 f954 	bl	8006898 <__errno>
 80065f0:	230c      	movs	r3, #12
 80065f2:	6003      	str	r3, [r0, #0]
		return (caddr_t) -1;
 80065f4:	f04f 30ff 	mov.w	r0, #4294967295
 80065f8:	bd08      	pop	{r3, pc}
	}

	heap_end += incr;
 80065fa:	601a      	str	r2, [r3, #0]

	return (caddr_t) prev_heap_end;
}
 80065fc:	bd08      	pop	{r3, pc}
 80065fe:	bf00      	nop
 8006600:	20000118 	.word	0x20000118
 8006604:	20004600 	.word	0x20004600

08006608 <SystemInit>:

void SystemInit(void)
{
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8006608:	490f      	ldr	r1, [pc, #60]	; (8006648 <SystemInit+0x40>)
 800660a:	f8d1 3088 	ldr.w	r3, [r1, #136]	; 0x88
 800660e:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8006612:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  #endif

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set MSION bit */
  RCC->CR |= RCC_CR_MSION;
 8006616:	4b0d      	ldr	r3, [pc, #52]	; (800664c <SystemInit+0x44>)
 8006618:	681a      	ldr	r2, [r3, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000U;
 800661a:	2000      	movs	r0, #0
  RCC->CR |= RCC_CR_MSION;
 800661c:	f042 0201 	orr.w	r2, r2, #1
 8006620:	601a      	str	r2, [r3, #0]
  RCC->CFGR = 0x00000000U;
 8006622:	6098      	str	r0, [r3, #8]

  /* Reset HSEON, CSSON , HSION, and PLLON bits */
  RCC->CR &= 0xEAF6FFFFU;
 8006624:	681a      	ldr	r2, [r3, #0]
 8006626:	f022 52a8 	bic.w	r2, r2, #352321536	; 0x15000000
 800662a:	f422 2210 	bic.w	r2, r2, #589824	; 0x90000
 800662e:	601a      	str	r2, [r3, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x00001000U;
 8006630:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8006634:	60da      	str	r2, [r3, #12]

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8006636:	681a      	ldr	r2, [r3, #0]
 8006638:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 800663c:	601a      	str	r2, [r3, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000U;
 800663e:	6198      	str	r0, [r3, #24]

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8006640:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8006644:	608b      	str	r3, [r1, #8]
 8006646:	4770      	bx	lr
 8006648:	e000ed00 	.word	0xe000ed00
 800664c:	40021000 	.word	0x40021000

08006650 <MX_LPUART1_UART_Init>:
UART_HandleTypeDef huart2;

/* LPUART1 init function */

void MX_LPUART1_UART_Init(void)
{
 8006650:	b508      	push	{r3, lr}

  hlpuart1.Instance = LPUART1;
 8006652:	480b      	ldr	r0, [pc, #44]	; (8006680 <MX_LPUART1_UART_Init+0x30>)
  hlpuart1.Init.BaudRate = 115200;
 8006654:	4b0b      	ldr	r3, [pc, #44]	; (8006684 <MX_LPUART1_UART_Init+0x34>)
 8006656:	f44f 3ee1 	mov.w	lr, #115200	; 0x1c200
 800665a:	e880 4008 	stmia.w	r0, {r3, lr}
  hlpuart1.Init.WordLength = UART_WORDLENGTH_8B;
  hlpuart1.Init.StopBits = UART_STOPBITS_1;
  hlpuart1.Init.Parity = UART_PARITY_NONE;
  hlpuart1.Init.Mode = UART_MODE_TX_RX;
 800665e:	220c      	movs	r2, #12
  hlpuart1.Init.WordLength = UART_WORDLENGTH_8B;
 8006660:	2300      	movs	r3, #0
 8006662:	6083      	str	r3, [r0, #8]
  hlpuart1.Init.StopBits = UART_STOPBITS_1;
 8006664:	60c3      	str	r3, [r0, #12]
  hlpuart1.Init.Parity = UART_PARITY_NONE;
 8006666:	6103      	str	r3, [r0, #16]
  hlpuart1.Init.Mode = UART_MODE_TX_RX;
 8006668:	6142      	str	r2, [r0, #20]
  hlpuart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800666a:	6183      	str	r3, [r0, #24]
  hlpuart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800666c:	6203      	str	r3, [r0, #32]
  hlpuart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800666e:	6243      	str	r3, [r0, #36]	; 0x24
  if (HAL_UART_Init(&hlpuart1) != HAL_OK)
 8006670:	f7fd fa21 	bl	8003ab6 <HAL_UART_Init>
 8006674:	b118      	cbz	r0, 800667e <MX_LPUART1_UART_Init+0x2e>
  {
    Error_Handler();
  }

}
 8006676:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    Error_Handler();
 800667a:	f7ff be19 	b.w	80062b0 <Error_Handler>
 800667e:	bd08      	pop	{r3, pc}
 8006680:	20004494 	.word	0x20004494
 8006684:	40008000 	.word	0x40008000

08006688 <MX_USART1_UART_Init>:
/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 8006688:	b508      	push	{r3, lr}

  huart1.Instance = USART1;
 800668a:	480c      	ldr	r0, [pc, #48]	; (80066bc <MX_USART1_UART_Init+0x34>)
  huart1.Init.BaudRate = 9600;
 800668c:	4b0c      	ldr	r3, [pc, #48]	; (80066c0 <MX_USART1_UART_Init+0x38>)
 800668e:	f44f 5e16 	mov.w	lr, #9600	; 0x2580
 8006692:	e880 4008 	stmia.w	r0, {r3, lr}
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
  huart1.Init.StopBits = UART_STOPBITS_1;
  huart1.Init.Parity = UART_PARITY_NONE;
  huart1.Init.Mode = UART_MODE_TX_RX;
 8006696:	220c      	movs	r2, #12
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8006698:	2300      	movs	r3, #0
 800669a:	6083      	str	r3, [r0, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 800669c:	60c3      	str	r3, [r0, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 800669e:	6103      	str	r3, [r0, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 80066a0:	6142      	str	r2, [r0, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80066a2:	6183      	str	r3, [r0, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80066a4:	61c3      	str	r3, [r0, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80066a6:	6203      	str	r3, [r0, #32]
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80066a8:	6243      	str	r3, [r0, #36]	; 0x24
  if (HAL_UART_Init(&huart1) != HAL_OK)
 80066aa:	f7fd fa04 	bl	8003ab6 <HAL_UART_Init>
 80066ae:	b118      	cbz	r0, 80066b8 <MX_USART1_UART_Init+0x30>
  {
    Error_Handler();
  }

}
 80066b0:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    Error_Handler();
 80066b4:	f7ff bdfc 	b.w	80062b0 <Error_Handler>
 80066b8:	bd08      	pop	{r3, pc}
 80066ba:	bf00      	nop
 80066bc:	2000450c 	.word	0x2000450c
 80066c0:	40013800 	.word	0x40013800

080066c4 <MX_USART2_UART_Init>:
/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 80066c4:	b508      	push	{r3, lr}

  huart2.Instance = USART2;
 80066c6:	480c      	ldr	r0, [pc, #48]	; (80066f8 <MX_USART2_UART_Init+0x34>)
  huart2.Init.BaudRate = 115200;//115200
 80066c8:	4b0c      	ldr	r3, [pc, #48]	; (80066fc <MX_USART2_UART_Init+0x38>)
 80066ca:	f44f 3ee1 	mov.w	lr, #115200	; 0x1c200
 80066ce:	e880 4008 	stmia.w	r0, {r3, lr}
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
  huart2.Init.StopBits = UART_STOPBITS_1;
  huart2.Init.Parity = UART_PARITY_NONE;
  huart2.Init.Mode = UART_MODE_TX_RX;
 80066d2:	220c      	movs	r2, #12
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80066d4:	2300      	movs	r3, #0
 80066d6:	6083      	str	r3, [r0, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80066d8:	60c3      	str	r3, [r0, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80066da:	6103      	str	r3, [r0, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80066dc:	6142      	str	r2, [r0, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80066de:	6183      	str	r3, [r0, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80066e0:	61c3      	str	r3, [r0, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80066e2:	6203      	str	r3, [r0, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80066e4:	6243      	str	r3, [r0, #36]	; 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80066e6:	f7fd f9e6 	bl	8003ab6 <HAL_UART_Init>
 80066ea:	b118      	cbz	r0, 80066f4 <MX_USART2_UART_Init+0x30>
  {
    Error_Handler();
  }

}
 80066ec:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    Error_Handler();
 80066f0:	f7ff bdde 	b.w	80062b0 <Error_Handler>
 80066f4:	bd08      	pop	{r3, pc}
 80066f6:	bf00      	nop
 80066f8:	20004584 	.word	0x20004584
 80066fc:	40004400 	.word	0x40004400

08006700 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8006700:	b510      	push	{r4, lr}
 8006702:	4604      	mov	r4, r0
 8006704:	b08c      	sub	sp, #48	; 0x30

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8006706:	2214      	movs	r2, #20
 8006708:	2100      	movs	r1, #0
 800670a:	a807      	add	r0, sp, #28
 800670c:	f000 f908 	bl	8006920 <memset>
  if(uartHandle->Instance==LPUART1)
 8006710:	6823      	ldr	r3, [r4, #0]
 8006712:	4a2f      	ldr	r2, [pc, #188]	; (80067d0 <HAL_UART_MspInit+0xd0>)
 8006714:	4293      	cmp	r3, r2
 8006716:	d11f      	bne.n	8006758 <HAL_UART_MspInit+0x58>
  {
  /* USER CODE BEGIN LPUART1_MspInit 0 */

  /* USER CODE END LPUART1_MspInit 0 */
    /* LPUART1 clock enable */
    __HAL_RCC_LPUART1_CLK_ENABLE();
 8006718:	4b2e      	ldr	r3, [pc, #184]	; (80067d4 <HAL_UART_MspInit+0xd4>)
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
    GPIO_InitStruct.Alternate = GPIO_AF8_LPUART1;
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800671a:	482f      	ldr	r0, [pc, #188]	; (80067d8 <HAL_UART_MspInit+0xd8>)
    __HAL_RCC_LPUART1_CLK_ENABLE();
 800671c:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 800671e:	f042 0201 	orr.w	r2, r2, #1
 8006722:	65da      	str	r2, [r3, #92]	; 0x5c
 8006724:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8006726:	f002 0201 	and.w	r2, r2, #1
 800672a:	9201      	str	r2, [sp, #4]
 800672c:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 800672e:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8006730:	f042 0204 	orr.w	r2, r2, #4
 8006734:	64da      	str	r2, [r3, #76]	; 0x4c
 8006736:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006738:	f003 0304 	and.w	r3, r3, #4
 800673c:	9302      	str	r3, [sp, #8]
 800673e:	9b02      	ldr	r3, [sp, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8006740:	2303      	movs	r3, #3
 8006742:	9307      	str	r3, [sp, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8006744:	2202      	movs	r2, #2
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8006746:	930a      	str	r3, [sp, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF8_LPUART1;
 8006748:	2308      	movs	r3, #8
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800674a:	9208      	str	r2, [sp, #32]
    GPIO_InitStruct.Alternate = GPIO_AF8_LPUART1;
 800674c:	930b      	str	r3, [sp, #44]	; 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800674e:	a907      	add	r1, sp, #28
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8006750:	f7fa fd18 	bl	8001184 <HAL_GPIO_Init>

  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 8006754:	b00c      	add	sp, #48	; 0x30
 8006756:	bd10      	pop	{r4, pc}
  else if(uartHandle->Instance==USART1)
 8006758:	4a20      	ldr	r2, [pc, #128]	; (80067dc <HAL_UART_MspInit+0xdc>)
 800675a:	4293      	cmp	r3, r2
 800675c:	d11f      	bne.n	800679e <HAL_UART_MspInit+0x9e>
    __HAL_RCC_USART1_CLK_ENABLE();
 800675e:	4b1d      	ldr	r3, [pc, #116]	; (80067d4 <HAL_UART_MspInit+0xd4>)
 8006760:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8006762:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8006766:	661a      	str	r2, [r3, #96]	; 0x60
 8006768:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 800676a:	f402 4280 	and.w	r2, r2, #16384	; 0x4000
 800676e:	9203      	str	r2, [sp, #12]
 8006770:	9a03      	ldr	r2, [sp, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8006772:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8006774:	f042 0201 	orr.w	r2, r2, #1
 8006778:	64da      	str	r2, [r3, #76]	; 0x4c
 800677a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800677c:	f003 0301 	and.w	r3, r3, #1
 8006780:	9304      	str	r3, [sp, #16]
 8006782:	9b04      	ldr	r3, [sp, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8006784:	f44f 63c0 	mov.w	r3, #1536	; 0x600
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8006788:	9307      	str	r3, [sp, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800678a:	2302      	movs	r3, #2
 800678c:	9308      	str	r3, [sp, #32]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800678e:	2303      	movs	r3, #3
 8006790:	930a      	str	r3, [sp, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8006792:	2307      	movs	r3, #7
 8006794:	930b      	str	r3, [sp, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8006796:	a907      	add	r1, sp, #28
 8006798:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800679c:	e7d8      	b.n	8006750 <HAL_UART_MspInit+0x50>
  else if(uartHandle->Instance==USART2)
 800679e:	4a10      	ldr	r2, [pc, #64]	; (80067e0 <HAL_UART_MspInit+0xe0>)
 80067a0:	4293      	cmp	r3, r2
 80067a2:	d1d7      	bne.n	8006754 <HAL_UART_MspInit+0x54>
    __HAL_RCC_USART2_CLK_ENABLE();
 80067a4:	4b0b      	ldr	r3, [pc, #44]	; (80067d4 <HAL_UART_MspInit+0xd4>)
 80067a6:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 80067a8:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 80067ac:	659a      	str	r2, [r3, #88]	; 0x58
 80067ae:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 80067b0:	f402 3200 	and.w	r2, r2, #131072	; 0x20000
 80067b4:	9205      	str	r2, [sp, #20]
 80067b6:	9a05      	ldr	r2, [sp, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80067b8:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80067ba:	f042 0201 	orr.w	r2, r2, #1
 80067be:	64da      	str	r2, [r3, #76]	; 0x4c
 80067c0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80067c2:	f003 0301 	and.w	r3, r3, #1
 80067c6:	9306      	str	r3, [sp, #24]
 80067c8:	9b06      	ldr	r3, [sp, #24]
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 80067ca:	230c      	movs	r3, #12
 80067cc:	e7dc      	b.n	8006788 <HAL_UART_MspInit+0x88>
 80067ce:	bf00      	nop
 80067d0:	40008000 	.word	0x40008000
 80067d4:	40021000 	.word	0x40021000
 80067d8:	48000800 	.word	0x48000800
 80067dc:	40013800 	.word	0x40013800
 80067e0:	40004400 	.word	0x40004400

080067e4 <HAL_UART_MspDeInit>:

void HAL_UART_MspDeInit(UART_HandleTypeDef* uartHandle)
{

  if(uartHandle->Instance==LPUART1)
 80067e4:	6803      	ldr	r3, [r0, #0]
 80067e6:	4a13      	ldr	r2, [pc, #76]	; (8006834 <HAL_UART_MspDeInit+0x50>)
 80067e8:	4293      	cmp	r3, r2
 80067ea:	d109      	bne.n	8006800 <HAL_UART_MspDeInit+0x1c>
  {
  /* USER CODE BEGIN LPUART1_MspDeInit 0 */

  /* USER CODE END LPUART1_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_LPUART1_CLK_DISABLE();
 80067ec:	f502 32c8 	add.w	r2, r2, #102400	; 0x19000
  
    /**LPUART1 GPIO Configuration    
    PC0     ------> LPUART1_RX
    PC1     ------> LPUART1_TX 
    */
    HAL_GPIO_DeInit(GPIOC, GPIO_PIN_0|GPIO_PIN_1);
 80067f0:	4811      	ldr	r0, [pc, #68]	; (8006838 <HAL_UART_MspDeInit+0x54>)
    __HAL_RCC_LPUART1_CLK_DISABLE();
 80067f2:	6dd3      	ldr	r3, [r2, #92]	; 0x5c
 80067f4:	f023 0301 	bic.w	r3, r3, #1
 80067f8:	65d3      	str	r3, [r2, #92]	; 0x5c
    HAL_GPIO_DeInit(GPIOC, GPIO_PIN_0|GPIO_PIN_1);
 80067fa:	2103      	movs	r1, #3
  
    /**USART2 GPIO Configuration    
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX 
    */
    HAL_GPIO_DeInit(GPIOA, USART_TX_Pin|USART_RX_Pin);
 80067fc:	f7fa bd9e 	b.w	800133c <HAL_GPIO_DeInit>
  else if(uartHandle->Instance==USART1)
 8006800:	4a0e      	ldr	r2, [pc, #56]	; (800683c <HAL_UART_MspDeInit+0x58>)
 8006802:	4293      	cmp	r3, r2
 8006804:	d10a      	bne.n	800681c <HAL_UART_MspDeInit+0x38>
    __HAL_RCC_USART1_CLK_DISABLE();
 8006806:	f502 4258 	add.w	r2, r2, #55296	; 0xd800
    HAL_GPIO_DeInit(GPIOA, GPIO_PIN_9|GPIO_PIN_10);
 800680a:	f44f 61c0 	mov.w	r1, #1536	; 0x600
    __HAL_RCC_USART1_CLK_DISABLE();
 800680e:	6e13      	ldr	r3, [r2, #96]	; 0x60
 8006810:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8006814:	6613      	str	r3, [r2, #96]	; 0x60
    HAL_GPIO_DeInit(GPIOA, USART_TX_Pin|USART_RX_Pin);
 8006816:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800681a:	e7ef      	b.n	80067fc <HAL_UART_MspDeInit+0x18>
  else if(uartHandle->Instance==USART2)
 800681c:	4a08      	ldr	r2, [pc, #32]	; (8006840 <HAL_UART_MspDeInit+0x5c>)
 800681e:	4293      	cmp	r3, r2
 8006820:	d107      	bne.n	8006832 <HAL_UART_MspDeInit+0x4e>
    __HAL_RCC_USART2_CLK_DISABLE();
 8006822:	f502 32e6 	add.w	r2, r2, #117760	; 0x1cc00
    HAL_GPIO_DeInit(GPIOA, USART_TX_Pin|USART_RX_Pin);
 8006826:	210c      	movs	r1, #12
    __HAL_RCC_USART2_CLK_DISABLE();
 8006828:	6d93      	ldr	r3, [r2, #88]	; 0x58
 800682a:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 800682e:	6593      	str	r3, [r2, #88]	; 0x58
 8006830:	e7f1      	b.n	8006816 <HAL_UART_MspDeInit+0x32>
 8006832:	4770      	bx	lr
 8006834:	40008000 	.word	0x40008000
 8006838:	48000800 	.word	0x48000800
 800683c:	40013800 	.word	0x40013800
 8006840:	40004400 	.word	0x40004400

08006844 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8006844:	f8df d034 	ldr.w	sp, [pc, #52]	; 800687c <LoopForever+0x2>

/* Copy the data segment initializers from flash to SRAM */
  movs	r1, #0
 8006848:	2100      	movs	r1, #0
  b	LoopCopyDataInit
 800684a:	e003      	b.n	8006854 <LoopCopyDataInit>

0800684c <CopyDataInit>:

CopyDataInit:
	ldr	r3, =_sidata
 800684c:	4b0c      	ldr	r3, [pc, #48]	; (8006880 <LoopForever+0x6>)
	ldr	r3, [r3, r1]
 800684e:	585b      	ldr	r3, [r3, r1]
	str	r3, [r0, r1]
 8006850:	5043      	str	r3, [r0, r1]
	adds	r1, r1, #4
 8006852:	3104      	adds	r1, #4

08006854 <LoopCopyDataInit>:

LoopCopyDataInit:
	ldr	r0, =_sdata
 8006854:	480b      	ldr	r0, [pc, #44]	; (8006884 <LoopForever+0xa>)
	ldr	r3, =_edata
 8006856:	4b0c      	ldr	r3, [pc, #48]	; (8006888 <LoopForever+0xe>)
	adds	r2, r0, r1
 8006858:	1842      	adds	r2, r0, r1
	cmp	r2, r3
 800685a:	429a      	cmp	r2, r3
	bcc	CopyDataInit
 800685c:	d3f6      	bcc.n	800684c <CopyDataInit>
	ldr	r2, =_sbss
 800685e:	4a0b      	ldr	r2, [pc, #44]	; (800688c <LoopForever+0x12>)
	b	LoopFillZerobss
 8006860:	e002      	b.n	8006868 <LoopFillZerobss>

08006862 <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
	movs	r3, #0
 8006862:	2300      	movs	r3, #0
	str	r3, [r2], #4
 8006864:	f842 3b04 	str.w	r3, [r2], #4

08006868 <LoopFillZerobss>:

LoopFillZerobss:
	ldr	r3, = _ebss
 8006868:	4b09      	ldr	r3, [pc, #36]	; (8006890 <LoopForever+0x16>)
	cmp	r2, r3
 800686a:	429a      	cmp	r2, r3
	bcc	FillZerobss
 800686c:	d3f9      	bcc.n	8006862 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 800686e:	f7ff fecb 	bl	8006608 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8006872:	f000 f817 	bl	80068a4 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8006876:	f7ff fca1 	bl	80061bc <main>

0800687a <LoopForever>:

LoopForever:
    b LoopForever
 800687a:	e7fe      	b.n	800687a <LoopForever>
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 800687c:	20018000 	.word	0x20018000
	ldr	r3, =_sidata
 8006880:	080073ec 	.word	0x080073ec
	ldr	r0, =_sdata
 8006884:	20000000 	.word	0x20000000
	ldr	r3, =_edata
 8006888:	20000090 	.word	0x20000090
	ldr	r2, =_sbss
 800688c:	20000090 	.word	0x20000090
	ldr	r3, = _ebss
 8006890:	20004600 	.word	0x20004600

08006894 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8006894:	e7fe      	b.n	8006894 <ADC1_2_IRQHandler>
	...

08006898 <__errno>:
 8006898:	4b01      	ldr	r3, [pc, #4]	; (80068a0 <__errno+0x8>)
 800689a:	6818      	ldr	r0, [r3, #0]
 800689c:	4770      	bx	lr
 800689e:	bf00      	nop
 80068a0:	2000002c 	.word	0x2000002c

080068a4 <__libc_init_array>:
 80068a4:	b570      	push	{r4, r5, r6, lr}
 80068a6:	4e0d      	ldr	r6, [pc, #52]	; (80068dc <__libc_init_array+0x38>)
 80068a8:	4c0d      	ldr	r4, [pc, #52]	; (80068e0 <__libc_init_array+0x3c>)
 80068aa:	1ba4      	subs	r4, r4, r6
 80068ac:	10a4      	asrs	r4, r4, #2
 80068ae:	2500      	movs	r5, #0
 80068b0:	42a5      	cmp	r5, r4
 80068b2:	d109      	bne.n	80068c8 <__libc_init_array+0x24>
 80068b4:	4e0b      	ldr	r6, [pc, #44]	; (80068e4 <__libc_init_array+0x40>)
 80068b6:	4c0c      	ldr	r4, [pc, #48]	; (80068e8 <__libc_init_array+0x44>)
 80068b8:	f000 fc98 	bl	80071ec <_init>
 80068bc:	1ba4      	subs	r4, r4, r6
 80068be:	10a4      	asrs	r4, r4, #2
 80068c0:	2500      	movs	r5, #0
 80068c2:	42a5      	cmp	r5, r4
 80068c4:	d105      	bne.n	80068d2 <__libc_init_array+0x2e>
 80068c6:	bd70      	pop	{r4, r5, r6, pc}
 80068c8:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80068cc:	4798      	blx	r3
 80068ce:	3501      	adds	r5, #1
 80068d0:	e7ee      	b.n	80068b0 <__libc_init_array+0xc>
 80068d2:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80068d6:	4798      	blx	r3
 80068d8:	3501      	adds	r5, #1
 80068da:	e7f2      	b.n	80068c2 <__libc_init_array+0x1e>
 80068dc:	080073e4 	.word	0x080073e4
 80068e0:	080073e4 	.word	0x080073e4
 80068e4:	080073e4 	.word	0x080073e4
 80068e8:	080073e8 	.word	0x080073e8

080068ec <__itoa>:
 80068ec:	1e93      	subs	r3, r2, #2
 80068ee:	2b22      	cmp	r3, #34	; 0x22
 80068f0:	b510      	push	{r4, lr}
 80068f2:	460c      	mov	r4, r1
 80068f4:	d904      	bls.n	8006900 <__itoa+0x14>
 80068f6:	2300      	movs	r3, #0
 80068f8:	700b      	strb	r3, [r1, #0]
 80068fa:	461c      	mov	r4, r3
 80068fc:	4620      	mov	r0, r4
 80068fe:	bd10      	pop	{r4, pc}
 8006900:	2a0a      	cmp	r2, #10
 8006902:	d109      	bne.n	8006918 <__itoa+0x2c>
 8006904:	2800      	cmp	r0, #0
 8006906:	da07      	bge.n	8006918 <__itoa+0x2c>
 8006908:	232d      	movs	r3, #45	; 0x2d
 800690a:	700b      	strb	r3, [r1, #0]
 800690c:	4240      	negs	r0, r0
 800690e:	2101      	movs	r1, #1
 8006910:	4421      	add	r1, r4
 8006912:	f000 f831 	bl	8006978 <__utoa>
 8006916:	e7f1      	b.n	80068fc <__itoa+0x10>
 8006918:	2100      	movs	r1, #0
 800691a:	e7f9      	b.n	8006910 <__itoa+0x24>

0800691c <itoa>:
 800691c:	f7ff bfe6 	b.w	80068ec <__itoa>

08006920 <memset>:
 8006920:	4402      	add	r2, r0
 8006922:	4603      	mov	r3, r0
 8006924:	4293      	cmp	r3, r2
 8006926:	d100      	bne.n	800692a <memset+0xa>
 8006928:	4770      	bx	lr
 800692a:	f803 1b01 	strb.w	r1, [r3], #1
 800692e:	e7f9      	b.n	8006924 <memset+0x4>

08006930 <siprintf>:
 8006930:	b40e      	push	{r1, r2, r3}
 8006932:	b500      	push	{lr}
 8006934:	b09c      	sub	sp, #112	; 0x70
 8006936:	f44f 7102 	mov.w	r1, #520	; 0x208
 800693a:	ab1d      	add	r3, sp, #116	; 0x74
 800693c:	f8ad 1014 	strh.w	r1, [sp, #20]
 8006940:	9002      	str	r0, [sp, #8]
 8006942:	9006      	str	r0, [sp, #24]
 8006944:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8006948:	480a      	ldr	r0, [pc, #40]	; (8006974 <siprintf+0x44>)
 800694a:	9104      	str	r1, [sp, #16]
 800694c:	9107      	str	r1, [sp, #28]
 800694e:	f64f 71ff 	movw	r1, #65535	; 0xffff
 8006952:	f853 2b04 	ldr.w	r2, [r3], #4
 8006956:	f8ad 1016 	strh.w	r1, [sp, #22]
 800695a:	6800      	ldr	r0, [r0, #0]
 800695c:	9301      	str	r3, [sp, #4]
 800695e:	a902      	add	r1, sp, #8
 8006960:	f000 f8a6 	bl	8006ab0 <_svfiprintf_r>
 8006964:	9b02      	ldr	r3, [sp, #8]
 8006966:	2200      	movs	r2, #0
 8006968:	701a      	strb	r2, [r3, #0]
 800696a:	b01c      	add	sp, #112	; 0x70
 800696c:	f85d eb04 	ldr.w	lr, [sp], #4
 8006970:	b003      	add	sp, #12
 8006972:	4770      	bx	lr
 8006974:	2000002c 	.word	0x2000002c

08006978 <__utoa>:
 8006978:	b5f0      	push	{r4, r5, r6, r7, lr}
 800697a:	4c1e      	ldr	r4, [pc, #120]	; (80069f4 <__utoa+0x7c>)
 800697c:	b08b      	sub	sp, #44	; 0x2c
 800697e:	4603      	mov	r3, r0
 8006980:	460f      	mov	r7, r1
 8006982:	466d      	mov	r5, sp
 8006984:	f104 0e20 	add.w	lr, r4, #32
 8006988:	6820      	ldr	r0, [r4, #0]
 800698a:	6861      	ldr	r1, [r4, #4]
 800698c:	462e      	mov	r6, r5
 800698e:	c603      	stmia	r6!, {r0, r1}
 8006990:	3408      	adds	r4, #8
 8006992:	4574      	cmp	r4, lr
 8006994:	4635      	mov	r5, r6
 8006996:	d1f7      	bne.n	8006988 <__utoa+0x10>
 8006998:	7921      	ldrb	r1, [r4, #4]
 800699a:	7131      	strb	r1, [r6, #4]
 800699c:	1e91      	subs	r1, r2, #2
 800699e:	6820      	ldr	r0, [r4, #0]
 80069a0:	6030      	str	r0, [r6, #0]
 80069a2:	2922      	cmp	r1, #34	; 0x22
 80069a4:	f04f 0100 	mov.w	r1, #0
 80069a8:	d904      	bls.n	80069b4 <__utoa+0x3c>
 80069aa:	7039      	strb	r1, [r7, #0]
 80069ac:	460f      	mov	r7, r1
 80069ae:	4638      	mov	r0, r7
 80069b0:	b00b      	add	sp, #44	; 0x2c
 80069b2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80069b4:	1e78      	subs	r0, r7, #1
 80069b6:	4606      	mov	r6, r0
 80069b8:	fbb3 f5f2 	udiv	r5, r3, r2
 80069bc:	f10d 0e28 	add.w	lr, sp, #40	; 0x28
 80069c0:	fb02 3315 	mls	r3, r2, r5, r3
 80069c4:	4473      	add	r3, lr
 80069c6:	1c4c      	adds	r4, r1, #1
 80069c8:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 80069cc:	f806 3f01 	strb.w	r3, [r6, #1]!
 80069d0:	462b      	mov	r3, r5
 80069d2:	b965      	cbnz	r5, 80069ee <__utoa+0x76>
 80069d4:	553d      	strb	r5, [r7, r4]
 80069d6:	187a      	adds	r2, r7, r1
 80069d8:	1acc      	subs	r4, r1, r3
 80069da:	42a3      	cmp	r3, r4
 80069dc:	dae7      	bge.n	80069ae <__utoa+0x36>
 80069de:	7844      	ldrb	r4, [r0, #1]
 80069e0:	7815      	ldrb	r5, [r2, #0]
 80069e2:	f800 5f01 	strb.w	r5, [r0, #1]!
 80069e6:	3301      	adds	r3, #1
 80069e8:	f802 4901 	strb.w	r4, [r2], #-1
 80069ec:	e7f4      	b.n	80069d8 <__utoa+0x60>
 80069ee:	4621      	mov	r1, r4
 80069f0:	e7e2      	b.n	80069b8 <__utoa+0x40>
 80069f2:	bf00      	nop
 80069f4:	08007384 	.word	0x08007384

080069f8 <__ssputs_r>:
 80069f8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80069fc:	688e      	ldr	r6, [r1, #8]
 80069fe:	429e      	cmp	r6, r3
 8006a00:	4682      	mov	sl, r0
 8006a02:	460c      	mov	r4, r1
 8006a04:	4691      	mov	r9, r2
 8006a06:	4698      	mov	r8, r3
 8006a08:	d835      	bhi.n	8006a76 <__ssputs_r+0x7e>
 8006a0a:	898a      	ldrh	r2, [r1, #12]
 8006a0c:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8006a10:	d031      	beq.n	8006a76 <__ssputs_r+0x7e>
 8006a12:	6825      	ldr	r5, [r4, #0]
 8006a14:	6909      	ldr	r1, [r1, #16]
 8006a16:	1a6f      	subs	r7, r5, r1
 8006a18:	6965      	ldr	r5, [r4, #20]
 8006a1a:	2302      	movs	r3, #2
 8006a1c:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8006a20:	fb95 f5f3 	sdiv	r5, r5, r3
 8006a24:	f108 0301 	add.w	r3, r8, #1
 8006a28:	443b      	add	r3, r7
 8006a2a:	429d      	cmp	r5, r3
 8006a2c:	bf38      	it	cc
 8006a2e:	461d      	movcc	r5, r3
 8006a30:	0553      	lsls	r3, r2, #21
 8006a32:	d531      	bpl.n	8006a98 <__ssputs_r+0xa0>
 8006a34:	4629      	mov	r1, r5
 8006a36:	f000 fb39 	bl	80070ac <_malloc_r>
 8006a3a:	4606      	mov	r6, r0
 8006a3c:	b950      	cbnz	r0, 8006a54 <__ssputs_r+0x5c>
 8006a3e:	230c      	movs	r3, #12
 8006a40:	f8ca 3000 	str.w	r3, [sl]
 8006a44:	89a3      	ldrh	r3, [r4, #12]
 8006a46:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8006a4a:	81a3      	strh	r3, [r4, #12]
 8006a4c:	f04f 30ff 	mov.w	r0, #4294967295
 8006a50:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006a54:	463a      	mov	r2, r7
 8006a56:	6921      	ldr	r1, [r4, #16]
 8006a58:	f000 fab4 	bl	8006fc4 <memcpy>
 8006a5c:	89a3      	ldrh	r3, [r4, #12]
 8006a5e:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8006a62:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006a66:	81a3      	strh	r3, [r4, #12]
 8006a68:	6126      	str	r6, [r4, #16]
 8006a6a:	6165      	str	r5, [r4, #20]
 8006a6c:	443e      	add	r6, r7
 8006a6e:	1bed      	subs	r5, r5, r7
 8006a70:	6026      	str	r6, [r4, #0]
 8006a72:	60a5      	str	r5, [r4, #8]
 8006a74:	4646      	mov	r6, r8
 8006a76:	4546      	cmp	r6, r8
 8006a78:	bf28      	it	cs
 8006a7a:	4646      	movcs	r6, r8
 8006a7c:	4632      	mov	r2, r6
 8006a7e:	4649      	mov	r1, r9
 8006a80:	6820      	ldr	r0, [r4, #0]
 8006a82:	f000 faaa 	bl	8006fda <memmove>
 8006a86:	68a3      	ldr	r3, [r4, #8]
 8006a88:	1b9b      	subs	r3, r3, r6
 8006a8a:	60a3      	str	r3, [r4, #8]
 8006a8c:	6823      	ldr	r3, [r4, #0]
 8006a8e:	441e      	add	r6, r3
 8006a90:	6026      	str	r6, [r4, #0]
 8006a92:	2000      	movs	r0, #0
 8006a94:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006a98:	462a      	mov	r2, r5
 8006a9a:	f000 fb65 	bl	8007168 <_realloc_r>
 8006a9e:	4606      	mov	r6, r0
 8006aa0:	2800      	cmp	r0, #0
 8006aa2:	d1e1      	bne.n	8006a68 <__ssputs_r+0x70>
 8006aa4:	6921      	ldr	r1, [r4, #16]
 8006aa6:	4650      	mov	r0, sl
 8006aa8:	f000 fab2 	bl	8007010 <_free_r>
 8006aac:	e7c7      	b.n	8006a3e <__ssputs_r+0x46>
	...

08006ab0 <_svfiprintf_r>:
 8006ab0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006ab4:	b09d      	sub	sp, #116	; 0x74
 8006ab6:	4680      	mov	r8, r0
 8006ab8:	9303      	str	r3, [sp, #12]
 8006aba:	898b      	ldrh	r3, [r1, #12]
 8006abc:	061c      	lsls	r4, r3, #24
 8006abe:	460d      	mov	r5, r1
 8006ac0:	4616      	mov	r6, r2
 8006ac2:	d50f      	bpl.n	8006ae4 <_svfiprintf_r+0x34>
 8006ac4:	690b      	ldr	r3, [r1, #16]
 8006ac6:	b96b      	cbnz	r3, 8006ae4 <_svfiprintf_r+0x34>
 8006ac8:	2140      	movs	r1, #64	; 0x40
 8006aca:	f000 faef 	bl	80070ac <_malloc_r>
 8006ace:	6028      	str	r0, [r5, #0]
 8006ad0:	6128      	str	r0, [r5, #16]
 8006ad2:	b928      	cbnz	r0, 8006ae0 <_svfiprintf_r+0x30>
 8006ad4:	230c      	movs	r3, #12
 8006ad6:	f8c8 3000 	str.w	r3, [r8]
 8006ada:	f04f 30ff 	mov.w	r0, #4294967295
 8006ade:	e0c5      	b.n	8006c6c <_svfiprintf_r+0x1bc>
 8006ae0:	2340      	movs	r3, #64	; 0x40
 8006ae2:	616b      	str	r3, [r5, #20]
 8006ae4:	2300      	movs	r3, #0
 8006ae6:	9309      	str	r3, [sp, #36]	; 0x24
 8006ae8:	2320      	movs	r3, #32
 8006aea:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8006aee:	2330      	movs	r3, #48	; 0x30
 8006af0:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8006af4:	f04f 0b01 	mov.w	fp, #1
 8006af8:	4637      	mov	r7, r6
 8006afa:	463c      	mov	r4, r7
 8006afc:	f814 3b01 	ldrb.w	r3, [r4], #1
 8006b00:	2b00      	cmp	r3, #0
 8006b02:	d13c      	bne.n	8006b7e <_svfiprintf_r+0xce>
 8006b04:	ebb7 0a06 	subs.w	sl, r7, r6
 8006b08:	d00b      	beq.n	8006b22 <_svfiprintf_r+0x72>
 8006b0a:	4653      	mov	r3, sl
 8006b0c:	4632      	mov	r2, r6
 8006b0e:	4629      	mov	r1, r5
 8006b10:	4640      	mov	r0, r8
 8006b12:	f7ff ff71 	bl	80069f8 <__ssputs_r>
 8006b16:	3001      	adds	r0, #1
 8006b18:	f000 80a3 	beq.w	8006c62 <_svfiprintf_r+0x1b2>
 8006b1c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006b1e:	4453      	add	r3, sl
 8006b20:	9309      	str	r3, [sp, #36]	; 0x24
 8006b22:	783b      	ldrb	r3, [r7, #0]
 8006b24:	2b00      	cmp	r3, #0
 8006b26:	f000 809c 	beq.w	8006c62 <_svfiprintf_r+0x1b2>
 8006b2a:	2300      	movs	r3, #0
 8006b2c:	f04f 32ff 	mov.w	r2, #4294967295
 8006b30:	9304      	str	r3, [sp, #16]
 8006b32:	9307      	str	r3, [sp, #28]
 8006b34:	9205      	str	r2, [sp, #20]
 8006b36:	9306      	str	r3, [sp, #24]
 8006b38:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8006b3c:	931a      	str	r3, [sp, #104]	; 0x68
 8006b3e:	2205      	movs	r2, #5
 8006b40:	7821      	ldrb	r1, [r4, #0]
 8006b42:	4850      	ldr	r0, [pc, #320]	; (8006c84 <_svfiprintf_r+0x1d4>)
 8006b44:	f7f9 fb4c 	bl	80001e0 <memchr>
 8006b48:	1c67      	adds	r7, r4, #1
 8006b4a:	9b04      	ldr	r3, [sp, #16]
 8006b4c:	b9d8      	cbnz	r0, 8006b86 <_svfiprintf_r+0xd6>
 8006b4e:	06d9      	lsls	r1, r3, #27
 8006b50:	bf44      	itt	mi
 8006b52:	2220      	movmi	r2, #32
 8006b54:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8006b58:	071a      	lsls	r2, r3, #28
 8006b5a:	bf44      	itt	mi
 8006b5c:	222b      	movmi	r2, #43	; 0x2b
 8006b5e:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8006b62:	7822      	ldrb	r2, [r4, #0]
 8006b64:	2a2a      	cmp	r2, #42	; 0x2a
 8006b66:	d016      	beq.n	8006b96 <_svfiprintf_r+0xe6>
 8006b68:	9a07      	ldr	r2, [sp, #28]
 8006b6a:	2100      	movs	r1, #0
 8006b6c:	200a      	movs	r0, #10
 8006b6e:	4627      	mov	r7, r4
 8006b70:	3401      	adds	r4, #1
 8006b72:	783b      	ldrb	r3, [r7, #0]
 8006b74:	3b30      	subs	r3, #48	; 0x30
 8006b76:	2b09      	cmp	r3, #9
 8006b78:	d951      	bls.n	8006c1e <_svfiprintf_r+0x16e>
 8006b7a:	b1c9      	cbz	r1, 8006bb0 <_svfiprintf_r+0x100>
 8006b7c:	e011      	b.n	8006ba2 <_svfiprintf_r+0xf2>
 8006b7e:	2b25      	cmp	r3, #37	; 0x25
 8006b80:	d0c0      	beq.n	8006b04 <_svfiprintf_r+0x54>
 8006b82:	4627      	mov	r7, r4
 8006b84:	e7b9      	b.n	8006afa <_svfiprintf_r+0x4a>
 8006b86:	4a3f      	ldr	r2, [pc, #252]	; (8006c84 <_svfiprintf_r+0x1d4>)
 8006b88:	1a80      	subs	r0, r0, r2
 8006b8a:	fa0b f000 	lsl.w	r0, fp, r0
 8006b8e:	4318      	orrs	r0, r3
 8006b90:	9004      	str	r0, [sp, #16]
 8006b92:	463c      	mov	r4, r7
 8006b94:	e7d3      	b.n	8006b3e <_svfiprintf_r+0x8e>
 8006b96:	9a03      	ldr	r2, [sp, #12]
 8006b98:	1d11      	adds	r1, r2, #4
 8006b9a:	6812      	ldr	r2, [r2, #0]
 8006b9c:	9103      	str	r1, [sp, #12]
 8006b9e:	2a00      	cmp	r2, #0
 8006ba0:	db01      	blt.n	8006ba6 <_svfiprintf_r+0xf6>
 8006ba2:	9207      	str	r2, [sp, #28]
 8006ba4:	e004      	b.n	8006bb0 <_svfiprintf_r+0x100>
 8006ba6:	4252      	negs	r2, r2
 8006ba8:	f043 0302 	orr.w	r3, r3, #2
 8006bac:	9207      	str	r2, [sp, #28]
 8006bae:	9304      	str	r3, [sp, #16]
 8006bb0:	783b      	ldrb	r3, [r7, #0]
 8006bb2:	2b2e      	cmp	r3, #46	; 0x2e
 8006bb4:	d10e      	bne.n	8006bd4 <_svfiprintf_r+0x124>
 8006bb6:	787b      	ldrb	r3, [r7, #1]
 8006bb8:	2b2a      	cmp	r3, #42	; 0x2a
 8006bba:	f107 0101 	add.w	r1, r7, #1
 8006bbe:	d132      	bne.n	8006c26 <_svfiprintf_r+0x176>
 8006bc0:	9b03      	ldr	r3, [sp, #12]
 8006bc2:	1d1a      	adds	r2, r3, #4
 8006bc4:	681b      	ldr	r3, [r3, #0]
 8006bc6:	9203      	str	r2, [sp, #12]
 8006bc8:	2b00      	cmp	r3, #0
 8006bca:	bfb8      	it	lt
 8006bcc:	f04f 33ff 	movlt.w	r3, #4294967295
 8006bd0:	3702      	adds	r7, #2
 8006bd2:	9305      	str	r3, [sp, #20]
 8006bd4:	4c2c      	ldr	r4, [pc, #176]	; (8006c88 <_svfiprintf_r+0x1d8>)
 8006bd6:	7839      	ldrb	r1, [r7, #0]
 8006bd8:	2203      	movs	r2, #3
 8006bda:	4620      	mov	r0, r4
 8006bdc:	f7f9 fb00 	bl	80001e0 <memchr>
 8006be0:	b138      	cbz	r0, 8006bf2 <_svfiprintf_r+0x142>
 8006be2:	2340      	movs	r3, #64	; 0x40
 8006be4:	1b00      	subs	r0, r0, r4
 8006be6:	fa03 f000 	lsl.w	r0, r3, r0
 8006bea:	9b04      	ldr	r3, [sp, #16]
 8006bec:	4303      	orrs	r3, r0
 8006bee:	9304      	str	r3, [sp, #16]
 8006bf0:	3701      	adds	r7, #1
 8006bf2:	7839      	ldrb	r1, [r7, #0]
 8006bf4:	4825      	ldr	r0, [pc, #148]	; (8006c8c <_svfiprintf_r+0x1dc>)
 8006bf6:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8006bfa:	2206      	movs	r2, #6
 8006bfc:	1c7e      	adds	r6, r7, #1
 8006bfe:	f7f9 faef 	bl	80001e0 <memchr>
 8006c02:	2800      	cmp	r0, #0
 8006c04:	d035      	beq.n	8006c72 <_svfiprintf_r+0x1c2>
 8006c06:	4b22      	ldr	r3, [pc, #136]	; (8006c90 <_svfiprintf_r+0x1e0>)
 8006c08:	b9fb      	cbnz	r3, 8006c4a <_svfiprintf_r+0x19a>
 8006c0a:	9b03      	ldr	r3, [sp, #12]
 8006c0c:	3307      	adds	r3, #7
 8006c0e:	f023 0307 	bic.w	r3, r3, #7
 8006c12:	3308      	adds	r3, #8
 8006c14:	9303      	str	r3, [sp, #12]
 8006c16:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006c18:	444b      	add	r3, r9
 8006c1a:	9309      	str	r3, [sp, #36]	; 0x24
 8006c1c:	e76c      	b.n	8006af8 <_svfiprintf_r+0x48>
 8006c1e:	fb00 3202 	mla	r2, r0, r2, r3
 8006c22:	2101      	movs	r1, #1
 8006c24:	e7a3      	b.n	8006b6e <_svfiprintf_r+0xbe>
 8006c26:	2300      	movs	r3, #0
 8006c28:	9305      	str	r3, [sp, #20]
 8006c2a:	4618      	mov	r0, r3
 8006c2c:	240a      	movs	r4, #10
 8006c2e:	460f      	mov	r7, r1
 8006c30:	3101      	adds	r1, #1
 8006c32:	783a      	ldrb	r2, [r7, #0]
 8006c34:	3a30      	subs	r2, #48	; 0x30
 8006c36:	2a09      	cmp	r2, #9
 8006c38:	d903      	bls.n	8006c42 <_svfiprintf_r+0x192>
 8006c3a:	2b00      	cmp	r3, #0
 8006c3c:	d0ca      	beq.n	8006bd4 <_svfiprintf_r+0x124>
 8006c3e:	9005      	str	r0, [sp, #20]
 8006c40:	e7c8      	b.n	8006bd4 <_svfiprintf_r+0x124>
 8006c42:	fb04 2000 	mla	r0, r4, r0, r2
 8006c46:	2301      	movs	r3, #1
 8006c48:	e7f1      	b.n	8006c2e <_svfiprintf_r+0x17e>
 8006c4a:	ab03      	add	r3, sp, #12
 8006c4c:	9300      	str	r3, [sp, #0]
 8006c4e:	462a      	mov	r2, r5
 8006c50:	4b10      	ldr	r3, [pc, #64]	; (8006c94 <_svfiprintf_r+0x1e4>)
 8006c52:	a904      	add	r1, sp, #16
 8006c54:	4640      	mov	r0, r8
 8006c56:	f3af 8000 	nop.w
 8006c5a:	f1b0 3fff 	cmp.w	r0, #4294967295
 8006c5e:	4681      	mov	r9, r0
 8006c60:	d1d9      	bne.n	8006c16 <_svfiprintf_r+0x166>
 8006c62:	89ab      	ldrh	r3, [r5, #12]
 8006c64:	065b      	lsls	r3, r3, #25
 8006c66:	f53f af38 	bmi.w	8006ada <_svfiprintf_r+0x2a>
 8006c6a:	9809      	ldr	r0, [sp, #36]	; 0x24
 8006c6c:	b01d      	add	sp, #116	; 0x74
 8006c6e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006c72:	ab03      	add	r3, sp, #12
 8006c74:	9300      	str	r3, [sp, #0]
 8006c76:	462a      	mov	r2, r5
 8006c78:	4b06      	ldr	r3, [pc, #24]	; (8006c94 <_svfiprintf_r+0x1e4>)
 8006c7a:	a904      	add	r1, sp, #16
 8006c7c:	4640      	mov	r0, r8
 8006c7e:	f000 f881 	bl	8006d84 <_printf_i>
 8006c82:	e7ea      	b.n	8006c5a <_svfiprintf_r+0x1aa>
 8006c84:	080073a9 	.word	0x080073a9
 8006c88:	080073af 	.word	0x080073af
 8006c8c:	080073b3 	.word	0x080073b3
 8006c90:	00000000 	.word	0x00000000
 8006c94:	080069f9 	.word	0x080069f9

08006c98 <_printf_common>:
 8006c98:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006c9c:	4691      	mov	r9, r2
 8006c9e:	461f      	mov	r7, r3
 8006ca0:	688a      	ldr	r2, [r1, #8]
 8006ca2:	690b      	ldr	r3, [r1, #16]
 8006ca4:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8006ca8:	4293      	cmp	r3, r2
 8006caa:	bfb8      	it	lt
 8006cac:	4613      	movlt	r3, r2
 8006cae:	f8c9 3000 	str.w	r3, [r9]
 8006cb2:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8006cb6:	4606      	mov	r6, r0
 8006cb8:	460c      	mov	r4, r1
 8006cba:	b112      	cbz	r2, 8006cc2 <_printf_common+0x2a>
 8006cbc:	3301      	adds	r3, #1
 8006cbe:	f8c9 3000 	str.w	r3, [r9]
 8006cc2:	6823      	ldr	r3, [r4, #0]
 8006cc4:	0699      	lsls	r1, r3, #26
 8006cc6:	bf42      	ittt	mi
 8006cc8:	f8d9 3000 	ldrmi.w	r3, [r9]
 8006ccc:	3302      	addmi	r3, #2
 8006cce:	f8c9 3000 	strmi.w	r3, [r9]
 8006cd2:	6825      	ldr	r5, [r4, #0]
 8006cd4:	f015 0506 	ands.w	r5, r5, #6
 8006cd8:	d107      	bne.n	8006cea <_printf_common+0x52>
 8006cda:	f104 0a19 	add.w	sl, r4, #25
 8006cde:	68e3      	ldr	r3, [r4, #12]
 8006ce0:	f8d9 2000 	ldr.w	r2, [r9]
 8006ce4:	1a9b      	subs	r3, r3, r2
 8006ce6:	429d      	cmp	r5, r3
 8006ce8:	db29      	blt.n	8006d3e <_printf_common+0xa6>
 8006cea:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 8006cee:	6822      	ldr	r2, [r4, #0]
 8006cf0:	3300      	adds	r3, #0
 8006cf2:	bf18      	it	ne
 8006cf4:	2301      	movne	r3, #1
 8006cf6:	0692      	lsls	r2, r2, #26
 8006cf8:	d42e      	bmi.n	8006d58 <_printf_common+0xc0>
 8006cfa:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8006cfe:	4639      	mov	r1, r7
 8006d00:	4630      	mov	r0, r6
 8006d02:	47c0      	blx	r8
 8006d04:	3001      	adds	r0, #1
 8006d06:	d021      	beq.n	8006d4c <_printf_common+0xb4>
 8006d08:	6823      	ldr	r3, [r4, #0]
 8006d0a:	68e5      	ldr	r5, [r4, #12]
 8006d0c:	f8d9 2000 	ldr.w	r2, [r9]
 8006d10:	f003 0306 	and.w	r3, r3, #6
 8006d14:	2b04      	cmp	r3, #4
 8006d16:	bf08      	it	eq
 8006d18:	1aad      	subeq	r5, r5, r2
 8006d1a:	68a3      	ldr	r3, [r4, #8]
 8006d1c:	6922      	ldr	r2, [r4, #16]
 8006d1e:	bf0c      	ite	eq
 8006d20:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8006d24:	2500      	movne	r5, #0
 8006d26:	4293      	cmp	r3, r2
 8006d28:	bfc4      	itt	gt
 8006d2a:	1a9b      	subgt	r3, r3, r2
 8006d2c:	18ed      	addgt	r5, r5, r3
 8006d2e:	f04f 0900 	mov.w	r9, #0
 8006d32:	341a      	adds	r4, #26
 8006d34:	454d      	cmp	r5, r9
 8006d36:	d11b      	bne.n	8006d70 <_printf_common+0xd8>
 8006d38:	2000      	movs	r0, #0
 8006d3a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006d3e:	2301      	movs	r3, #1
 8006d40:	4652      	mov	r2, sl
 8006d42:	4639      	mov	r1, r7
 8006d44:	4630      	mov	r0, r6
 8006d46:	47c0      	blx	r8
 8006d48:	3001      	adds	r0, #1
 8006d4a:	d103      	bne.n	8006d54 <_printf_common+0xbc>
 8006d4c:	f04f 30ff 	mov.w	r0, #4294967295
 8006d50:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006d54:	3501      	adds	r5, #1
 8006d56:	e7c2      	b.n	8006cde <_printf_common+0x46>
 8006d58:	18e1      	adds	r1, r4, r3
 8006d5a:	1c5a      	adds	r2, r3, #1
 8006d5c:	2030      	movs	r0, #48	; 0x30
 8006d5e:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8006d62:	4422      	add	r2, r4
 8006d64:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8006d68:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8006d6c:	3302      	adds	r3, #2
 8006d6e:	e7c4      	b.n	8006cfa <_printf_common+0x62>
 8006d70:	2301      	movs	r3, #1
 8006d72:	4622      	mov	r2, r4
 8006d74:	4639      	mov	r1, r7
 8006d76:	4630      	mov	r0, r6
 8006d78:	47c0      	blx	r8
 8006d7a:	3001      	adds	r0, #1
 8006d7c:	d0e6      	beq.n	8006d4c <_printf_common+0xb4>
 8006d7e:	f109 0901 	add.w	r9, r9, #1
 8006d82:	e7d7      	b.n	8006d34 <_printf_common+0x9c>

08006d84 <_printf_i>:
 8006d84:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8006d88:	4617      	mov	r7, r2
 8006d8a:	7e0a      	ldrb	r2, [r1, #24]
 8006d8c:	b085      	sub	sp, #20
 8006d8e:	2a6e      	cmp	r2, #110	; 0x6e
 8006d90:	4698      	mov	r8, r3
 8006d92:	4606      	mov	r6, r0
 8006d94:	460c      	mov	r4, r1
 8006d96:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8006d98:	f101 0e43 	add.w	lr, r1, #67	; 0x43
 8006d9c:	f000 80bc 	beq.w	8006f18 <_printf_i+0x194>
 8006da0:	d81a      	bhi.n	8006dd8 <_printf_i+0x54>
 8006da2:	2a63      	cmp	r2, #99	; 0x63
 8006da4:	d02e      	beq.n	8006e04 <_printf_i+0x80>
 8006da6:	d80a      	bhi.n	8006dbe <_printf_i+0x3a>
 8006da8:	2a00      	cmp	r2, #0
 8006daa:	f000 80c8 	beq.w	8006f3e <_printf_i+0x1ba>
 8006dae:	2a58      	cmp	r2, #88	; 0x58
 8006db0:	f000 808a 	beq.w	8006ec8 <_printf_i+0x144>
 8006db4:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8006db8:	f884 2042 	strb.w	r2, [r4, #66]	; 0x42
 8006dbc:	e02a      	b.n	8006e14 <_printf_i+0x90>
 8006dbe:	2a64      	cmp	r2, #100	; 0x64
 8006dc0:	d001      	beq.n	8006dc6 <_printf_i+0x42>
 8006dc2:	2a69      	cmp	r2, #105	; 0x69
 8006dc4:	d1f6      	bne.n	8006db4 <_printf_i+0x30>
 8006dc6:	6821      	ldr	r1, [r4, #0]
 8006dc8:	681a      	ldr	r2, [r3, #0]
 8006dca:	f011 0f80 	tst.w	r1, #128	; 0x80
 8006dce:	d023      	beq.n	8006e18 <_printf_i+0x94>
 8006dd0:	1d11      	adds	r1, r2, #4
 8006dd2:	6019      	str	r1, [r3, #0]
 8006dd4:	6813      	ldr	r3, [r2, #0]
 8006dd6:	e027      	b.n	8006e28 <_printf_i+0xa4>
 8006dd8:	2a73      	cmp	r2, #115	; 0x73
 8006dda:	f000 80b4 	beq.w	8006f46 <_printf_i+0x1c2>
 8006dde:	d808      	bhi.n	8006df2 <_printf_i+0x6e>
 8006de0:	2a6f      	cmp	r2, #111	; 0x6f
 8006de2:	d02a      	beq.n	8006e3a <_printf_i+0xb6>
 8006de4:	2a70      	cmp	r2, #112	; 0x70
 8006de6:	d1e5      	bne.n	8006db4 <_printf_i+0x30>
 8006de8:	680a      	ldr	r2, [r1, #0]
 8006dea:	f042 0220 	orr.w	r2, r2, #32
 8006dee:	600a      	str	r2, [r1, #0]
 8006df0:	e003      	b.n	8006dfa <_printf_i+0x76>
 8006df2:	2a75      	cmp	r2, #117	; 0x75
 8006df4:	d021      	beq.n	8006e3a <_printf_i+0xb6>
 8006df6:	2a78      	cmp	r2, #120	; 0x78
 8006df8:	d1dc      	bne.n	8006db4 <_printf_i+0x30>
 8006dfa:	2278      	movs	r2, #120	; 0x78
 8006dfc:	f884 2045 	strb.w	r2, [r4, #69]	; 0x45
 8006e00:	496e      	ldr	r1, [pc, #440]	; (8006fbc <_printf_i+0x238>)
 8006e02:	e064      	b.n	8006ece <_printf_i+0x14a>
 8006e04:	681a      	ldr	r2, [r3, #0]
 8006e06:	f101 0542 	add.w	r5, r1, #66	; 0x42
 8006e0a:	1d11      	adds	r1, r2, #4
 8006e0c:	6019      	str	r1, [r3, #0]
 8006e0e:	6813      	ldr	r3, [r2, #0]
 8006e10:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8006e14:	2301      	movs	r3, #1
 8006e16:	e0a3      	b.n	8006f60 <_printf_i+0x1dc>
 8006e18:	f011 0f40 	tst.w	r1, #64	; 0x40
 8006e1c:	f102 0104 	add.w	r1, r2, #4
 8006e20:	6019      	str	r1, [r3, #0]
 8006e22:	d0d7      	beq.n	8006dd4 <_printf_i+0x50>
 8006e24:	f9b2 3000 	ldrsh.w	r3, [r2]
 8006e28:	2b00      	cmp	r3, #0
 8006e2a:	da03      	bge.n	8006e34 <_printf_i+0xb0>
 8006e2c:	222d      	movs	r2, #45	; 0x2d
 8006e2e:	425b      	negs	r3, r3
 8006e30:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 8006e34:	4962      	ldr	r1, [pc, #392]	; (8006fc0 <_printf_i+0x23c>)
 8006e36:	220a      	movs	r2, #10
 8006e38:	e017      	b.n	8006e6a <_printf_i+0xe6>
 8006e3a:	6820      	ldr	r0, [r4, #0]
 8006e3c:	6819      	ldr	r1, [r3, #0]
 8006e3e:	f010 0f80 	tst.w	r0, #128	; 0x80
 8006e42:	d003      	beq.n	8006e4c <_printf_i+0xc8>
 8006e44:	1d08      	adds	r0, r1, #4
 8006e46:	6018      	str	r0, [r3, #0]
 8006e48:	680b      	ldr	r3, [r1, #0]
 8006e4a:	e006      	b.n	8006e5a <_printf_i+0xd6>
 8006e4c:	f010 0f40 	tst.w	r0, #64	; 0x40
 8006e50:	f101 0004 	add.w	r0, r1, #4
 8006e54:	6018      	str	r0, [r3, #0]
 8006e56:	d0f7      	beq.n	8006e48 <_printf_i+0xc4>
 8006e58:	880b      	ldrh	r3, [r1, #0]
 8006e5a:	4959      	ldr	r1, [pc, #356]	; (8006fc0 <_printf_i+0x23c>)
 8006e5c:	2a6f      	cmp	r2, #111	; 0x6f
 8006e5e:	bf14      	ite	ne
 8006e60:	220a      	movne	r2, #10
 8006e62:	2208      	moveq	r2, #8
 8006e64:	2000      	movs	r0, #0
 8006e66:	f884 0043 	strb.w	r0, [r4, #67]	; 0x43
 8006e6a:	6865      	ldr	r5, [r4, #4]
 8006e6c:	60a5      	str	r5, [r4, #8]
 8006e6e:	2d00      	cmp	r5, #0
 8006e70:	f2c0 809c 	blt.w	8006fac <_printf_i+0x228>
 8006e74:	6820      	ldr	r0, [r4, #0]
 8006e76:	f020 0004 	bic.w	r0, r0, #4
 8006e7a:	6020      	str	r0, [r4, #0]
 8006e7c:	2b00      	cmp	r3, #0
 8006e7e:	d13f      	bne.n	8006f00 <_printf_i+0x17c>
 8006e80:	2d00      	cmp	r5, #0
 8006e82:	f040 8095 	bne.w	8006fb0 <_printf_i+0x22c>
 8006e86:	4675      	mov	r5, lr
 8006e88:	2a08      	cmp	r2, #8
 8006e8a:	d10b      	bne.n	8006ea4 <_printf_i+0x120>
 8006e8c:	6823      	ldr	r3, [r4, #0]
 8006e8e:	07da      	lsls	r2, r3, #31
 8006e90:	d508      	bpl.n	8006ea4 <_printf_i+0x120>
 8006e92:	6923      	ldr	r3, [r4, #16]
 8006e94:	6862      	ldr	r2, [r4, #4]
 8006e96:	429a      	cmp	r2, r3
 8006e98:	bfde      	ittt	le
 8006e9a:	2330      	movle	r3, #48	; 0x30
 8006e9c:	f805 3c01 	strble.w	r3, [r5, #-1]
 8006ea0:	f105 35ff 	addle.w	r5, r5, #4294967295
 8006ea4:	ebae 0305 	sub.w	r3, lr, r5
 8006ea8:	6123      	str	r3, [r4, #16]
 8006eaa:	f8cd 8000 	str.w	r8, [sp]
 8006eae:	463b      	mov	r3, r7
 8006eb0:	aa03      	add	r2, sp, #12
 8006eb2:	4621      	mov	r1, r4
 8006eb4:	4630      	mov	r0, r6
 8006eb6:	f7ff feef 	bl	8006c98 <_printf_common>
 8006eba:	3001      	adds	r0, #1
 8006ebc:	d155      	bne.n	8006f6a <_printf_i+0x1e6>
 8006ebe:	f04f 30ff 	mov.w	r0, #4294967295
 8006ec2:	b005      	add	sp, #20
 8006ec4:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8006ec8:	f881 2045 	strb.w	r2, [r1, #69]	; 0x45
 8006ecc:	493c      	ldr	r1, [pc, #240]	; (8006fc0 <_printf_i+0x23c>)
 8006ece:	6822      	ldr	r2, [r4, #0]
 8006ed0:	6818      	ldr	r0, [r3, #0]
 8006ed2:	f012 0f80 	tst.w	r2, #128	; 0x80
 8006ed6:	f100 0504 	add.w	r5, r0, #4
 8006eda:	601d      	str	r5, [r3, #0]
 8006edc:	d001      	beq.n	8006ee2 <_printf_i+0x15e>
 8006ede:	6803      	ldr	r3, [r0, #0]
 8006ee0:	e002      	b.n	8006ee8 <_printf_i+0x164>
 8006ee2:	0655      	lsls	r5, r2, #25
 8006ee4:	d5fb      	bpl.n	8006ede <_printf_i+0x15a>
 8006ee6:	8803      	ldrh	r3, [r0, #0]
 8006ee8:	07d0      	lsls	r0, r2, #31
 8006eea:	bf44      	itt	mi
 8006eec:	f042 0220 	orrmi.w	r2, r2, #32
 8006ef0:	6022      	strmi	r2, [r4, #0]
 8006ef2:	b91b      	cbnz	r3, 8006efc <_printf_i+0x178>
 8006ef4:	6822      	ldr	r2, [r4, #0]
 8006ef6:	f022 0220 	bic.w	r2, r2, #32
 8006efa:	6022      	str	r2, [r4, #0]
 8006efc:	2210      	movs	r2, #16
 8006efe:	e7b1      	b.n	8006e64 <_printf_i+0xe0>
 8006f00:	4675      	mov	r5, lr
 8006f02:	fbb3 f0f2 	udiv	r0, r3, r2
 8006f06:	fb02 3310 	mls	r3, r2, r0, r3
 8006f0a:	5ccb      	ldrb	r3, [r1, r3]
 8006f0c:	f805 3d01 	strb.w	r3, [r5, #-1]!
 8006f10:	4603      	mov	r3, r0
 8006f12:	2800      	cmp	r0, #0
 8006f14:	d1f5      	bne.n	8006f02 <_printf_i+0x17e>
 8006f16:	e7b7      	b.n	8006e88 <_printf_i+0x104>
 8006f18:	6808      	ldr	r0, [r1, #0]
 8006f1a:	681a      	ldr	r2, [r3, #0]
 8006f1c:	6949      	ldr	r1, [r1, #20]
 8006f1e:	f010 0f80 	tst.w	r0, #128	; 0x80
 8006f22:	d004      	beq.n	8006f2e <_printf_i+0x1aa>
 8006f24:	1d10      	adds	r0, r2, #4
 8006f26:	6018      	str	r0, [r3, #0]
 8006f28:	6813      	ldr	r3, [r2, #0]
 8006f2a:	6019      	str	r1, [r3, #0]
 8006f2c:	e007      	b.n	8006f3e <_printf_i+0x1ba>
 8006f2e:	f010 0f40 	tst.w	r0, #64	; 0x40
 8006f32:	f102 0004 	add.w	r0, r2, #4
 8006f36:	6018      	str	r0, [r3, #0]
 8006f38:	6813      	ldr	r3, [r2, #0]
 8006f3a:	d0f6      	beq.n	8006f2a <_printf_i+0x1a6>
 8006f3c:	8019      	strh	r1, [r3, #0]
 8006f3e:	2300      	movs	r3, #0
 8006f40:	6123      	str	r3, [r4, #16]
 8006f42:	4675      	mov	r5, lr
 8006f44:	e7b1      	b.n	8006eaa <_printf_i+0x126>
 8006f46:	681a      	ldr	r2, [r3, #0]
 8006f48:	1d11      	adds	r1, r2, #4
 8006f4a:	6019      	str	r1, [r3, #0]
 8006f4c:	6815      	ldr	r5, [r2, #0]
 8006f4e:	6862      	ldr	r2, [r4, #4]
 8006f50:	2100      	movs	r1, #0
 8006f52:	4628      	mov	r0, r5
 8006f54:	f7f9 f944 	bl	80001e0 <memchr>
 8006f58:	b108      	cbz	r0, 8006f5e <_printf_i+0x1da>
 8006f5a:	1b40      	subs	r0, r0, r5
 8006f5c:	6060      	str	r0, [r4, #4]
 8006f5e:	6863      	ldr	r3, [r4, #4]
 8006f60:	6123      	str	r3, [r4, #16]
 8006f62:	2300      	movs	r3, #0
 8006f64:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006f68:	e79f      	b.n	8006eaa <_printf_i+0x126>
 8006f6a:	6923      	ldr	r3, [r4, #16]
 8006f6c:	462a      	mov	r2, r5
 8006f6e:	4639      	mov	r1, r7
 8006f70:	4630      	mov	r0, r6
 8006f72:	47c0      	blx	r8
 8006f74:	3001      	adds	r0, #1
 8006f76:	d0a2      	beq.n	8006ebe <_printf_i+0x13a>
 8006f78:	6823      	ldr	r3, [r4, #0]
 8006f7a:	079b      	lsls	r3, r3, #30
 8006f7c:	d507      	bpl.n	8006f8e <_printf_i+0x20a>
 8006f7e:	2500      	movs	r5, #0
 8006f80:	f104 0919 	add.w	r9, r4, #25
 8006f84:	68e3      	ldr	r3, [r4, #12]
 8006f86:	9a03      	ldr	r2, [sp, #12]
 8006f88:	1a9b      	subs	r3, r3, r2
 8006f8a:	429d      	cmp	r5, r3
 8006f8c:	db05      	blt.n	8006f9a <_printf_i+0x216>
 8006f8e:	68e0      	ldr	r0, [r4, #12]
 8006f90:	9b03      	ldr	r3, [sp, #12]
 8006f92:	4298      	cmp	r0, r3
 8006f94:	bfb8      	it	lt
 8006f96:	4618      	movlt	r0, r3
 8006f98:	e793      	b.n	8006ec2 <_printf_i+0x13e>
 8006f9a:	2301      	movs	r3, #1
 8006f9c:	464a      	mov	r2, r9
 8006f9e:	4639      	mov	r1, r7
 8006fa0:	4630      	mov	r0, r6
 8006fa2:	47c0      	blx	r8
 8006fa4:	3001      	adds	r0, #1
 8006fa6:	d08a      	beq.n	8006ebe <_printf_i+0x13a>
 8006fa8:	3501      	adds	r5, #1
 8006faa:	e7eb      	b.n	8006f84 <_printf_i+0x200>
 8006fac:	2b00      	cmp	r3, #0
 8006fae:	d1a7      	bne.n	8006f00 <_printf_i+0x17c>
 8006fb0:	780b      	ldrb	r3, [r1, #0]
 8006fb2:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8006fb6:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8006fba:	e765      	b.n	8006e88 <_printf_i+0x104>
 8006fbc:	080073cb 	.word	0x080073cb
 8006fc0:	080073ba 	.word	0x080073ba

08006fc4 <memcpy>:
 8006fc4:	b510      	push	{r4, lr}
 8006fc6:	1e43      	subs	r3, r0, #1
 8006fc8:	440a      	add	r2, r1
 8006fca:	4291      	cmp	r1, r2
 8006fcc:	d100      	bne.n	8006fd0 <memcpy+0xc>
 8006fce:	bd10      	pop	{r4, pc}
 8006fd0:	f811 4b01 	ldrb.w	r4, [r1], #1
 8006fd4:	f803 4f01 	strb.w	r4, [r3, #1]!
 8006fd8:	e7f7      	b.n	8006fca <memcpy+0x6>

08006fda <memmove>:
 8006fda:	4288      	cmp	r0, r1
 8006fdc:	b510      	push	{r4, lr}
 8006fde:	eb01 0302 	add.w	r3, r1, r2
 8006fe2:	d803      	bhi.n	8006fec <memmove+0x12>
 8006fe4:	1e42      	subs	r2, r0, #1
 8006fe6:	4299      	cmp	r1, r3
 8006fe8:	d10c      	bne.n	8007004 <memmove+0x2a>
 8006fea:	bd10      	pop	{r4, pc}
 8006fec:	4298      	cmp	r0, r3
 8006fee:	d2f9      	bcs.n	8006fe4 <memmove+0xa>
 8006ff0:	1881      	adds	r1, r0, r2
 8006ff2:	1ad2      	subs	r2, r2, r3
 8006ff4:	42d3      	cmn	r3, r2
 8006ff6:	d100      	bne.n	8006ffa <memmove+0x20>
 8006ff8:	bd10      	pop	{r4, pc}
 8006ffa:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8006ffe:	f801 4d01 	strb.w	r4, [r1, #-1]!
 8007002:	e7f7      	b.n	8006ff4 <memmove+0x1a>
 8007004:	f811 4b01 	ldrb.w	r4, [r1], #1
 8007008:	f802 4f01 	strb.w	r4, [r2, #1]!
 800700c:	e7eb      	b.n	8006fe6 <memmove+0xc>
	...

08007010 <_free_r>:
 8007010:	b538      	push	{r3, r4, r5, lr}
 8007012:	4605      	mov	r5, r0
 8007014:	2900      	cmp	r1, #0
 8007016:	d045      	beq.n	80070a4 <_free_r+0x94>
 8007018:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800701c:	1f0c      	subs	r4, r1, #4
 800701e:	2b00      	cmp	r3, #0
 8007020:	bfb8      	it	lt
 8007022:	18e4      	addlt	r4, r4, r3
 8007024:	f000 f8d6 	bl	80071d4 <__malloc_lock>
 8007028:	4a1f      	ldr	r2, [pc, #124]	; (80070a8 <_free_r+0x98>)
 800702a:	6813      	ldr	r3, [r2, #0]
 800702c:	4610      	mov	r0, r2
 800702e:	b933      	cbnz	r3, 800703e <_free_r+0x2e>
 8007030:	6063      	str	r3, [r4, #4]
 8007032:	6014      	str	r4, [r2, #0]
 8007034:	4628      	mov	r0, r5
 8007036:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800703a:	f000 b8cc 	b.w	80071d6 <__malloc_unlock>
 800703e:	42a3      	cmp	r3, r4
 8007040:	d90c      	bls.n	800705c <_free_r+0x4c>
 8007042:	6821      	ldr	r1, [r4, #0]
 8007044:	1862      	adds	r2, r4, r1
 8007046:	4293      	cmp	r3, r2
 8007048:	bf04      	itt	eq
 800704a:	681a      	ldreq	r2, [r3, #0]
 800704c:	685b      	ldreq	r3, [r3, #4]
 800704e:	6063      	str	r3, [r4, #4]
 8007050:	bf04      	itt	eq
 8007052:	1852      	addeq	r2, r2, r1
 8007054:	6022      	streq	r2, [r4, #0]
 8007056:	6004      	str	r4, [r0, #0]
 8007058:	e7ec      	b.n	8007034 <_free_r+0x24>
 800705a:	4613      	mov	r3, r2
 800705c:	685a      	ldr	r2, [r3, #4]
 800705e:	b10a      	cbz	r2, 8007064 <_free_r+0x54>
 8007060:	42a2      	cmp	r2, r4
 8007062:	d9fa      	bls.n	800705a <_free_r+0x4a>
 8007064:	6819      	ldr	r1, [r3, #0]
 8007066:	1858      	adds	r0, r3, r1
 8007068:	42a0      	cmp	r0, r4
 800706a:	d10b      	bne.n	8007084 <_free_r+0x74>
 800706c:	6820      	ldr	r0, [r4, #0]
 800706e:	4401      	add	r1, r0
 8007070:	1858      	adds	r0, r3, r1
 8007072:	4282      	cmp	r2, r0
 8007074:	6019      	str	r1, [r3, #0]
 8007076:	d1dd      	bne.n	8007034 <_free_r+0x24>
 8007078:	6810      	ldr	r0, [r2, #0]
 800707a:	6852      	ldr	r2, [r2, #4]
 800707c:	605a      	str	r2, [r3, #4]
 800707e:	4401      	add	r1, r0
 8007080:	6019      	str	r1, [r3, #0]
 8007082:	e7d7      	b.n	8007034 <_free_r+0x24>
 8007084:	d902      	bls.n	800708c <_free_r+0x7c>
 8007086:	230c      	movs	r3, #12
 8007088:	602b      	str	r3, [r5, #0]
 800708a:	e7d3      	b.n	8007034 <_free_r+0x24>
 800708c:	6820      	ldr	r0, [r4, #0]
 800708e:	1821      	adds	r1, r4, r0
 8007090:	428a      	cmp	r2, r1
 8007092:	bf04      	itt	eq
 8007094:	6811      	ldreq	r1, [r2, #0]
 8007096:	6852      	ldreq	r2, [r2, #4]
 8007098:	6062      	str	r2, [r4, #4]
 800709a:	bf04      	itt	eq
 800709c:	1809      	addeq	r1, r1, r0
 800709e:	6021      	streq	r1, [r4, #0]
 80070a0:	605c      	str	r4, [r3, #4]
 80070a2:	e7c7      	b.n	8007034 <_free_r+0x24>
 80070a4:	bd38      	pop	{r3, r4, r5, pc}
 80070a6:	bf00      	nop
 80070a8:	2000011c 	.word	0x2000011c

080070ac <_malloc_r>:
 80070ac:	b570      	push	{r4, r5, r6, lr}
 80070ae:	1ccd      	adds	r5, r1, #3
 80070b0:	f025 0503 	bic.w	r5, r5, #3
 80070b4:	3508      	adds	r5, #8
 80070b6:	2d0c      	cmp	r5, #12
 80070b8:	bf38      	it	cc
 80070ba:	250c      	movcc	r5, #12
 80070bc:	2d00      	cmp	r5, #0
 80070be:	4606      	mov	r6, r0
 80070c0:	db01      	blt.n	80070c6 <_malloc_r+0x1a>
 80070c2:	42a9      	cmp	r1, r5
 80070c4:	d903      	bls.n	80070ce <_malloc_r+0x22>
 80070c6:	230c      	movs	r3, #12
 80070c8:	6033      	str	r3, [r6, #0]
 80070ca:	2000      	movs	r0, #0
 80070cc:	bd70      	pop	{r4, r5, r6, pc}
 80070ce:	f000 f881 	bl	80071d4 <__malloc_lock>
 80070d2:	4a23      	ldr	r2, [pc, #140]	; (8007160 <_malloc_r+0xb4>)
 80070d4:	6814      	ldr	r4, [r2, #0]
 80070d6:	4621      	mov	r1, r4
 80070d8:	b991      	cbnz	r1, 8007100 <_malloc_r+0x54>
 80070da:	4c22      	ldr	r4, [pc, #136]	; (8007164 <_malloc_r+0xb8>)
 80070dc:	6823      	ldr	r3, [r4, #0]
 80070de:	b91b      	cbnz	r3, 80070e8 <_malloc_r+0x3c>
 80070e0:	4630      	mov	r0, r6
 80070e2:	f000 f867 	bl	80071b4 <_sbrk_r>
 80070e6:	6020      	str	r0, [r4, #0]
 80070e8:	4629      	mov	r1, r5
 80070ea:	4630      	mov	r0, r6
 80070ec:	f000 f862 	bl	80071b4 <_sbrk_r>
 80070f0:	1c43      	adds	r3, r0, #1
 80070f2:	d126      	bne.n	8007142 <_malloc_r+0x96>
 80070f4:	230c      	movs	r3, #12
 80070f6:	6033      	str	r3, [r6, #0]
 80070f8:	4630      	mov	r0, r6
 80070fa:	f000 f86c 	bl	80071d6 <__malloc_unlock>
 80070fe:	e7e4      	b.n	80070ca <_malloc_r+0x1e>
 8007100:	680b      	ldr	r3, [r1, #0]
 8007102:	1b5b      	subs	r3, r3, r5
 8007104:	d41a      	bmi.n	800713c <_malloc_r+0x90>
 8007106:	2b0b      	cmp	r3, #11
 8007108:	d90f      	bls.n	800712a <_malloc_r+0x7e>
 800710a:	600b      	str	r3, [r1, #0]
 800710c:	50cd      	str	r5, [r1, r3]
 800710e:	18cc      	adds	r4, r1, r3
 8007110:	4630      	mov	r0, r6
 8007112:	f000 f860 	bl	80071d6 <__malloc_unlock>
 8007116:	f104 000b 	add.w	r0, r4, #11
 800711a:	1d23      	adds	r3, r4, #4
 800711c:	f020 0007 	bic.w	r0, r0, #7
 8007120:	1ac3      	subs	r3, r0, r3
 8007122:	d01b      	beq.n	800715c <_malloc_r+0xb0>
 8007124:	425a      	negs	r2, r3
 8007126:	50e2      	str	r2, [r4, r3]
 8007128:	bd70      	pop	{r4, r5, r6, pc}
 800712a:	428c      	cmp	r4, r1
 800712c:	bf0d      	iteet	eq
 800712e:	6863      	ldreq	r3, [r4, #4]
 8007130:	684b      	ldrne	r3, [r1, #4]
 8007132:	6063      	strne	r3, [r4, #4]
 8007134:	6013      	streq	r3, [r2, #0]
 8007136:	bf18      	it	ne
 8007138:	460c      	movne	r4, r1
 800713a:	e7e9      	b.n	8007110 <_malloc_r+0x64>
 800713c:	460c      	mov	r4, r1
 800713e:	6849      	ldr	r1, [r1, #4]
 8007140:	e7ca      	b.n	80070d8 <_malloc_r+0x2c>
 8007142:	1cc4      	adds	r4, r0, #3
 8007144:	f024 0403 	bic.w	r4, r4, #3
 8007148:	42a0      	cmp	r0, r4
 800714a:	d005      	beq.n	8007158 <_malloc_r+0xac>
 800714c:	1a21      	subs	r1, r4, r0
 800714e:	4630      	mov	r0, r6
 8007150:	f000 f830 	bl	80071b4 <_sbrk_r>
 8007154:	3001      	adds	r0, #1
 8007156:	d0cd      	beq.n	80070f4 <_malloc_r+0x48>
 8007158:	6025      	str	r5, [r4, #0]
 800715a:	e7d9      	b.n	8007110 <_malloc_r+0x64>
 800715c:	bd70      	pop	{r4, r5, r6, pc}
 800715e:	bf00      	nop
 8007160:	2000011c 	.word	0x2000011c
 8007164:	20000120 	.word	0x20000120

08007168 <_realloc_r>:
 8007168:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800716a:	4607      	mov	r7, r0
 800716c:	4614      	mov	r4, r2
 800716e:	460e      	mov	r6, r1
 8007170:	b921      	cbnz	r1, 800717c <_realloc_r+0x14>
 8007172:	4611      	mov	r1, r2
 8007174:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 8007178:	f7ff bf98 	b.w	80070ac <_malloc_r>
 800717c:	b922      	cbnz	r2, 8007188 <_realloc_r+0x20>
 800717e:	f7ff ff47 	bl	8007010 <_free_r>
 8007182:	4625      	mov	r5, r4
 8007184:	4628      	mov	r0, r5
 8007186:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007188:	f000 f826 	bl	80071d8 <_malloc_usable_size_r>
 800718c:	4284      	cmp	r4, r0
 800718e:	d90f      	bls.n	80071b0 <_realloc_r+0x48>
 8007190:	4621      	mov	r1, r4
 8007192:	4638      	mov	r0, r7
 8007194:	f7ff ff8a 	bl	80070ac <_malloc_r>
 8007198:	4605      	mov	r5, r0
 800719a:	2800      	cmp	r0, #0
 800719c:	d0f2      	beq.n	8007184 <_realloc_r+0x1c>
 800719e:	4631      	mov	r1, r6
 80071a0:	4622      	mov	r2, r4
 80071a2:	f7ff ff0f 	bl	8006fc4 <memcpy>
 80071a6:	4631      	mov	r1, r6
 80071a8:	4638      	mov	r0, r7
 80071aa:	f7ff ff31 	bl	8007010 <_free_r>
 80071ae:	e7e9      	b.n	8007184 <_realloc_r+0x1c>
 80071b0:	4635      	mov	r5, r6
 80071b2:	e7e7      	b.n	8007184 <_realloc_r+0x1c>

080071b4 <_sbrk_r>:
 80071b4:	b538      	push	{r3, r4, r5, lr}
 80071b6:	4c06      	ldr	r4, [pc, #24]	; (80071d0 <_sbrk_r+0x1c>)
 80071b8:	2300      	movs	r3, #0
 80071ba:	4605      	mov	r5, r0
 80071bc:	4608      	mov	r0, r1
 80071be:	6023      	str	r3, [r4, #0]
 80071c0:	f7ff fa08 	bl	80065d4 <_sbrk>
 80071c4:	1c43      	adds	r3, r0, #1
 80071c6:	d102      	bne.n	80071ce <_sbrk_r+0x1a>
 80071c8:	6823      	ldr	r3, [r4, #0]
 80071ca:	b103      	cbz	r3, 80071ce <_sbrk_r+0x1a>
 80071cc:	602b      	str	r3, [r5, #0]
 80071ce:	bd38      	pop	{r3, r4, r5, pc}
 80071d0:	200045fc 	.word	0x200045fc

080071d4 <__malloc_lock>:
 80071d4:	4770      	bx	lr

080071d6 <__malloc_unlock>:
 80071d6:	4770      	bx	lr

080071d8 <_malloc_usable_size_r>:
 80071d8:	f851 0c04 	ldr.w	r0, [r1, #-4]
 80071dc:	2800      	cmp	r0, #0
 80071de:	f1a0 0004 	sub.w	r0, r0, #4
 80071e2:	bfbc      	itt	lt
 80071e4:	580b      	ldrlt	r3, [r1, r0]
 80071e6:	18c0      	addlt	r0, r0, r3
 80071e8:	4770      	bx	lr
	...

080071ec <_init>:
 80071ec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80071ee:	bf00      	nop
 80071f0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80071f2:	bc08      	pop	{r3}
 80071f4:	469e      	mov	lr, r3
 80071f6:	4770      	bx	lr

080071f8 <_fini>:
 80071f8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80071fa:	bf00      	nop
 80071fc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80071fe:	bc08      	pop	{r3}
 8007200:	469e      	mov	lr, r3
 8007202:	4770      	bx	lr
