<module name="WKUPAON_CM" acronym="" XML_version="1.0" HW_revision="n/a" description="">
  <register id="CM_WKUPAON_CLKSTCTRL" acronym="CM_WKUPAON_CLKSTCTRL" offset="0x0" width="32" description="This register enables the domain power state transition. It controls the HW supervised domain power state transition between ON-ACTIVE and ON-INACTIVE states. It also hold one status bit per clock input of the domain.">
    <bitfield id="RESERVED" width="12" begin="31" end="20" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="CLKACTIVITY_ADC_L3_GICLK" width="1" begin="19" end="19" resetval="0x0" description="This field indicates the state of the ADC_L3_GICLK clock in the domain(it includes profiling, EMU_SYS_GCLK and all functional SYS_CLK. [warm reset insensitive]" range="" rwaccess="R">
      <bitenum value="0" id="INACT" token="CLKACTIVITY_ADC_L3_GICLK_0" description="Corresponding clock is definitely gated"/>
      <bitenum value="1" id="ACT" token="CLKACTIVITY_ADC_L3_GICLK_1" description="Corresponding clock is running or gating/ungating transition is on-going"/>
    </bitfield>
    <bitfield id="CLKACTIVITY_UART10_GFCLK" width="1" begin="18" end="18" resetval="0x0" description="This field indicates the state of the UART10_GFCLK clock in the domain. [warm reset insensitive]" range="" rwaccess="R">
      <bitenum value="0" id="INACT" token="CLKACTIVITY_UART10_GFCLK_0" description="Corresponding clock is definitely gated"/>
      <bitenum value="1" id="ACT" token="CLKACTIVITY_UART10_GFCLK_1" description="Corresponding clock is running or gating/ungating transition is on-going"/>
    </bitfield>
    <bitfield id="CLKACTIVITY_TIMER1_GFCLK" width="1" begin="17" end="17" resetval="0x0" description="This field indicates the state of the TIMER1_GFCLK clock in the domain. [warm reset insensitive]" range="" rwaccess="R">
      <bitenum value="0" id="INACT" token="CLKACTIVITY_TIMER1_GFCLK_0" description="Corresponding clock is definitely gated"/>
      <bitenum value="1" id="ACT" token="CLKACTIVITY_TIMER1_GFCLK_1" description="Corresponding clock is running or gating/ungating transition is on-going"/>
    </bitfield>
    <bitfield id="CLKACTIVITY_DCAN1_SYS_CLK" width="1" begin="16" end="16" resetval="0x0" description="This field indicates the state of the DCAN1_SYS_CLK clock in the domain. [warm reset insensitive]" range="" rwaccess="R">
      <bitenum value="0" id="INACT" token="CLKACTIVITY_DCAN1_SYS_CLK_0" description="Corresponding clock is definitely gated"/>
      <bitenum value="1" id="ACT" token="CLKACTIVITY_DCAN1_SYS_CLK_1" description="Corresponding clock is running or gating/ungating transition is on-going"/>
    </bitfield>
    <bitfield id="CLKACTIVITY_SYS_CLK_ALL" width="1" begin="15" end="15" resetval="0x0" description="This field indicates the state of the SYS_CLK runing at SCRM level because of any SCRM clock request. [warm reset insensitive]" range="" rwaccess="R">
      <bitenum value="0" id="INACT" token="CLKACTIVITY_SYS_CLK_ALL_0" description="Corresponding clock is definitely gated"/>
      <bitenum value="1" id="ACT" token="CLKACTIVITY_SYS_CLK_ALL_1" description="Corresponding clock is running or gating/ungating transition is on-going"/>
    </bitfield>
    <bitfield id="CLKACTIVITY_SYS_CLK_FUNC" width="1" begin="14" end="14" resetval="0x0" description="This field indicates the state of the functional SYS_CLK clocks in the domain (this exclude activity of EMU_GCLK clock). [warm reset insensitive]" range="" rwaccess="R">
      <bitenum value="0" id="INACT" token="CLKACTIVITY_SYS_CLK_FUNC_0" description="Corresponding clock is definitely gated"/>
      <bitenum value="1" id="ACT" token="CLKACTIVITY_SYS_CLK_FUNC_1" description="Corresponding clock is running or gating/ungating transition is on-going"/>
    </bitfield>
    <bitfield id="CLKACTIVITY_WKUPAON_IO_SRCOMP_GFCLK" width="1" begin="13" end="13" resetval="0x0" description="This field indicates the state of the WKUPAON_IO_SRCOMP_GFCLK clock in the domain. [warm reset insensitive]" range="" rwaccess="R">
      <bitenum value="0" id="INACT" token="CLKACTIVITY_WKUPAON_IO_SRCOMP_GFCLK_0" description="Corresponding clock is definitely gated"/>
      <bitenum value="1" id="ACT" token="CLKACTIVITY_WKUPAON_IO_SRCOMP_GFCLK_1" description="Corresponding clock is running or gating/ungating transition is on-going"/>
    </bitfield>
    <bitfield id="CLKACTIVITY_WKUPAON_GICLK" width="1" begin="12" end="12" resetval="0x0" description="This field indicates the state of the WKUPAON_GICLK clock in the domain. [warm reset insensitive]" range="" rwaccess="R">
      <bitenum value="0" id="INACT" token="CLKACTIVITY_WKUPAON_GICLK_0" description="Corresponding clock is definitely gated"/>
      <bitenum value="1" id="ACT" token="CLKACTIVITY_WKUPAON_GICLK_1" description="Corresponding clock is running or gating/ungating transition is on-going"/>
    </bitfield>
    <bitfield id="CLKACTIVITY_WKUPAON_SYS_GFCLK" width="1" begin="11" end="11" resetval="0x0" description="This field indicates the state of the WKUPAON_SYS_GFCLK clock in the domain. [warm reset insensitive]" range="" rwaccess="R">
      <bitenum value="0" id="INACT" token="CLKACTIVITY_WKUPAON_SYS_GFCLK_0" description="Corresponding clock is definitely gated"/>
      <bitenum value="1" id="ACT" token="CLKACTIVITY_WKUPAON_SYS_GFCLK_1" description="Corresponding clock is running or gating/ungating transition is on-going"/>
    </bitfield>
    <bitfield id="CLKACTIVITY_ADC_GFCLK" width="1" begin="10" end="10" resetval="0x0" description="This field indicates the state of the ADC_GFCLK clock in the domain. [warm reset insensitive]" range="" rwaccess="R">
      <bitenum value="0" id="INACT" token="CLKACTIVITY_ADC_GFCLK_0" description="Corresponding clock is definitely gated"/>
      <bitenum value="1" id="ACT" token="CLKACTIVITY_ADC_GFCLK_1" description="Corresponding clock is running or gating/ungating transition is on-going"/>
    </bitfield>
    <bitfield id="CLKACTIVITY_ABE_LP_CLK" width="1" begin="9" end="9" resetval="0x0" description="This field indicates the state of the ABE_LP_CLK clock in the domain. [warm reset insensitive]" range="" rwaccess="R">
      <bitenum value="0" id="INACT" token="CLKACTIVITY_ABE_LP_CLK_0" description="Corresponding clock is definitely gated"/>
      <bitenum value="1" id="ACT" token="CLKACTIVITY_ABE_LP_CLK_1" description="Corresponding clock is running or gating/ungating transition is on-going"/>
    </bitfield>
    <bitfield id="CLKACTIVITY_SYS_CLK" width="1" begin="8" end="8" resetval="0x0" description="This field indicates the state of the SYS_CLK clock in the domain(it includes profiling, EMU_SYS_GCLK and all functional SYS_CLK. [warm reset insensitive]" range="" rwaccess="R">
      <bitenum value="0" id="INACT" token="CLKACTIVITY_SYS_CLK_0" description="Corresponding clock is definitely gated"/>
      <bitenum value="1" id="ACT" token="CLKACTIVITY_SYS_CLK_1" description="Corresponding clock is running or gating/ungating transition is on-going"/>
    </bitfield>
    <bitfield id="RESERVED" width="6" begin="7" end="2" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="CLKTRCTRL" width="2" begin="1" end="0" resetval="0x0" description="Controls the clock state transition of the WKUPAON clock domain." range="" rwaccess="RW">
      <bitenum value="0" id="NO_SLEEP" token="CLKTRCTRL_0" description="NO_SLEEP: Sleep transition cannot be initiated. Wakeup transition may however occur."/>
      <bitenum value="1" id="RESERVED_1" token="CLKTRCTRL_1" description="Reserved"/>
      <bitenum value="2" id="SW_WKUP" token="CLKTRCTRL_2" description="SW_WKUP: Start a software forced wake-up transition on the domain."/>
      <bitenum value="3" id="HW_AUTO" token="CLKTRCTRL_3" description="HW_AUTO: Automatic transition is enabled. Sleep and wakeup transition are based upon hardware conditions."/>
    </bitfield>
  </register>
  <register id="CM_WKUPAON_L4_WKUP_CLKCTRL" acronym="CM_WKUPAON_L4_WKUP_CLKCTRL" offset="0x20" width="32" description="This register manages the WKUPAON clocks.">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="IDLEST" width="2" begin="17" end="16" resetval="0x3" description="Module idle status. [warm reset insensitive]" range="" rwaccess="R">
      <bitenum value="0" id="FUNC" token="IDLEST_0" description="Module is fully functional, including OCP"/>
      <bitenum value="1" id="TRANS" token="IDLEST_1" description="Module is performing transition: wakeup, or sleep, or sleep abortion"/>
      <bitenum value="2" id="IDLE" token="IDLEST_2" description="Module is in Idle mode (only OCP part). It is functional if using separate functional clock"/>
      <bitenum value="3" id="DISABLE" token="IDLEST_3" description="Module is disabled and cannot be accessed"/>
    </bitfield>
    <bitfield id="RESERVED" width="14" begin="15" end="2" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="MODULEMODE" width="2" begin="1" end="0" resetval="0x1" description="Control the way mandatory clocks are managed." range="" rwaccess="R">
      <bitenum value="1" id="AUTO" token="MODULEMODE_1" description="Module is managed automatically by HW according to clock domain transition. A clock domain sleep transition put module into idle. A wakeup domain transition put it back into function. If CLKTRCTRL=3, any OCP access to module is always granted. Module clocks may be gated according to the clock domain state."/>
    </bitfield>
  </register>
  <register id="CM_WKUPAON_WD_TIMER1_CLKCTRL" acronym="CM_WKUPAON_WD_TIMER1_CLKCTRL" offset="0x28" width="32" description="This register manages the WD_TIMER1 clocks.">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="IDLEST" width="2" begin="17" end="16" resetval="0x3" description="Module idle status. [warm reset insensitive]" range="" rwaccess="R">
      <bitenum value="0" id="FUNC" token="IDLEST_0" description="Module is fully functional, including OCP"/>
      <bitenum value="1" id="TRANS" token="IDLEST_1" description="Module is performing transition: wakeup, or sleep, or sleep abortion"/>
      <bitenum value="2" id="IDLE" token="IDLEST_2" description="Module is in Idle mode (only OCP part). It is functional if using separate functional clock"/>
      <bitenum value="3" id="DISABLE" token="IDLEST_3" description="Module is disabled and cannot be accessed"/>
    </bitfield>
    <bitfield id="RESERVED" width="14" begin="15" end="2" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="MODULEMODE" width="2" begin="1" end="0" resetval="0x1" description="Control the way mandatory clocks are managed." range="" rwaccess="R">
      <bitenum value="1" id="AUTO" token="MODULEMODE_1" description="Module is managed automatically by HW according to clock domain transition. A clock domain sleep transition put module into idle. A wakeup domain transition put it back into function. If CLKTRCTRL=3, any OCP access to module is always granted. Module clocks may be gated according to the clock domain state."/>
    </bitfield>
  </register>
  <register id="CM_WKUPAON_WD_TIMER2_CLKCTRL" acronym="CM_WKUPAON_WD_TIMER2_CLKCTRL" offset="0x30" width="32" description="This register manages the WD_TIMER2 clocks.">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="IDLEST" width="2" begin="17" end="16" resetval="0x3" description="Module idle status. [warm reset insensitive]" range="" rwaccess="R">
      <bitenum value="0" id="FUNC" token="IDLEST_0" description="Module is fully functional, including OCP"/>
      <bitenum value="1" id="TRANS" token="IDLEST_1" description="Module is performing transition: wakeup, or sleep, or sleep abortion"/>
      <bitenum value="2" id="IDLE" token="IDLEST_2" description="Module is in Idle mode (only OCP part). It is functional if using separate functional clock"/>
      <bitenum value="3" id="DISABLE" token="IDLEST_3" description="Module is disabled and cannot be accessed"/>
    </bitfield>
    <bitfield id="RESERVED" width="14" begin="15" end="2" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="MODULEMODE" width="2" begin="1" end="0" resetval="0x0" description="Control the way mandatory clocks are managed." range="" rwaccess="RW">
      <bitenum value="0" id="DISABLED" token="MODULEMODE_0" description="Module is disabled by SW. Any OCP access to module results in an error, except if resulting from a module wakeup (asynchronous wakeup)."/>
      <bitenum value="1" id="RESERVED_1" token="MODULEMODE_1" description="Reserved"/>
      <bitenum value="2" id="ENABLE" token="MODULEMODE_2" description="Module is explicitly enabled. Interface clock (if not used for functions) may be gated according to the clock domain state. Functional clocks are guaranteed to stay present. As long as in this configuration, power domain sleep transition cannot happen."/>
      <bitenum value="3" id="RESERVED" token="MODULEMODE_3" description="Reserved"/>
    </bitfield>
  </register>
  <register id="CM_WKUPAON_GPIO1_CLKCTRL" acronym="CM_WKUPAON_GPIO1_CLKCTRL" offset="0x38" width="32" description="This register manages the GPIO1 clocks.">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="IDLEST" width="2" begin="17" end="16" resetval="0x3" description="Module idle status. [warm reset insensitive]" range="" rwaccess="R">
      <bitenum value="0" id="FUNC" token="IDLEST_0" description="Module is fully functional, including OCP"/>
      <bitenum value="1" id="TRANS" token="IDLEST_1" description="Module is performing transition: wakeup, or sleep, or sleep abortion"/>
      <bitenum value="2" id="IDLE" token="IDLEST_2" description="Module is in Idle mode (only OCP part). It is functional if using separate functional clock"/>
      <bitenum value="3" id="DISABLE" token="IDLEST_3" description="Module is disabled and cannot be accessed"/>
    </bitfield>
    <bitfield id="RESERVED" width="7" begin="15" end="9" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="OPTFCLKEN_DBCLK" width="1" begin="8" end="8" resetval="0x0" description="Optional functional clock control." range="" rwaccess="RW">
      <bitenum value="0" id="FCLK_DIS" token="OPTFCLKEN_DBCLK_0" description="Optional functional clock is disabled"/>
      <bitenum value="1" id="FCLK_EN" token="OPTFCLKEN_DBCLK_1" description="Optional functional clock is enabled"/>
    </bitfield>
    <bitfield id="RESERVED" width="6" begin="7" end="2" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="MODULEMODE" width="2" begin="1" end="0" resetval="0x0" description="Control the way mandatory clocks are managed." range="" rwaccess="RW">
      <bitenum value="0" id="DISABLED" token="MODULEMODE_0" description="Module is disabled by SW. Any OCP access to module results in an error, except if resulting from a module wakeup (asynchronous wakeup)."/>
      <bitenum value="1" id="AUTO" token="MODULEMODE_1" description="Module is managed automatically by HW according to clock domain transition. A clock domain sleep transition put module into idle. A wakeup domain transition put it back into function. If CLKTRCTRL=3, any OCP access to module is always granted. Module clocks may be gated according to the clock domain state."/>
      <bitenum value="2" id="RESERVED_2" token="MODULEMODE_2" description="Reserved"/>
      <bitenum value="3" id="RESERVED" token="MODULEMODE_3" description="Reserved"/>
    </bitfield>
  </register>
  <register id="CM_WKUPAON_TIMER1_CLKCTRL" acronym="CM_WKUPAON_TIMER1_CLKCTRL" offset="0x40" width="32" description="This register manages the TIMER1 clocks.">
    <bitfield id="RESERVED" width="4" begin="31" end="28" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="CLKSEL" width="4" begin="27" end="24" resetval="0x0" description="Select the source of the functional clock0xB-0xF: RESERVED enum=RESERVED4 ." range="" rwaccess="RW">
      <bitenum value="0" id="SEL_TIMER_SYS_CLK" token="CLKSEL_0" description="Selects the TIMER_SYS_CLK"/>
      <bitenum value="1" id="SEL_SYS_CLK1_32K_CLK" token="CLKSEL_1" description="Selects the FUNC_32K_CLK"/>
      <bitenum value="2" id="SEL_SYS_CLK2" token="CLKSEL_2" description="Selects SYS_CLK2"/>
      <bitenum value="3" id="SEL_XREF_CLK0" token="CLKSEL_3" description="Selects XREF_CLK0"/>
      <bitenum value="4" id="SEL_XREF_CLK1" token="CLKSEL_4" description="Selects XREF_CLK1"/>
      <bitenum value="5" id="SEL_XREF_CLK2" token="CLKSEL_5" description="Selects XREF_CLK2"/>
      <bitenum value="6" id="SEL_XREF_CLK3" token="CLKSEL_6" description="Selects XREF_CLK3"/>
      <bitenum value="7" id="SEL_PER_ABE_X1_GFCLK" token="CLKSEL_7" description="Selects ABE_GICLK"/>
      <bitenum value="8" id="SEL_VIDEO1_CLK" token="CLKSEL_8" description="Selects VIDEO1_DIV_CLK"/>
      <bitenum value="9" id="SEL_VIDEO2_CLK" token="CLKSEL_9" description="Selects VIDEO2_DIV_CLK"/>
      <bitenum value="10" id="SEL_HDMI_CLK" token="CLKSEL_10" description="Selects HDMI_DIV_CLK"/>
    </bitfield>
    <bitfield id="RESERVED" width="6" begin="23" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="IDLEST" width="2" begin="17" end="16" resetval="0x3" description="Module idle status. [warm reset insensitive]" range="" rwaccess="R">
      <bitenum value="0" id="FUNC" token="IDLEST_0" description="Module is fully functional, including OCP"/>
      <bitenum value="1" id="TRANS" token="IDLEST_1" description="Module is performing transition: wakeup, or sleep, or sleep abortion"/>
      <bitenum value="2" id="IDLE" token="IDLEST_2" description="Module is in Idle mode (only OCP part). It is functional if using separate functional clock"/>
      <bitenum value="3" id="DISABLE" token="IDLEST_3" description="Module is disabled and cannot be accessed"/>
    </bitfield>
    <bitfield id="RESERVED" width="14" begin="15" end="2" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="MODULEMODE" width="2" begin="1" end="0" resetval="0x0" description="Control the way mandatory clocks are managed." range="" rwaccess="RW">
      <bitenum value="0" id="DISABLED" token="MODULEMODE_0" description="Module is disabled by SW. Any OCP access to module results in an error, except if resulting from a module wakeup (asynchronous wakeup)."/>
      <bitenum value="1" id="RESERVED_1" token="MODULEMODE_1" description="Reserved"/>
      <bitenum value="2" id="ENABLE" token="MODULEMODE_2" description="Module is explicitly enabled. Interface clock (if not used for functions) may be gated according to the clock domain state. Functional clocks are guaranteed to stay present. As long as in this configuration, power domain sleep transition cannot happen."/>
      <bitenum value="3" id="RESERVED" token="MODULEMODE_3" description="Reserved"/>
    </bitfield>
  </register>
  <register id="CM_WKUPAON_TIMER12_CLKCTRL" acronym="CM_WKUPAON_TIMER12_CLKCTRL" offset="0x48" width="32" description="This register manages the TIMER12 clocks.">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="IDLEST" width="2" begin="17" end="16" resetval="0x3" description="Module idle status. [warm reset insensitive]" range="" rwaccess="R">
      <bitenum value="0" id="FUNC" token="IDLEST_0" description="Module is fully functional, including OCP"/>
      <bitenum value="1" id="TRANS" token="IDLEST_1" description="Module is performing transition: wakeup, or sleep, or sleep abortion"/>
      <bitenum value="2" id="IDLE" token="IDLEST_2" description="Module is in Idle mode (only OCP part). It is functional if using separate functional clock"/>
      <bitenum value="3" id="DISABLE" token="IDLEST_3" description="Module is disabled and cannot be accessed"/>
    </bitfield>
    <bitfield id="RESERVED" width="14" begin="15" end="2" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="MODULEMODE" width="2" begin="1" end="0" resetval="0x1" description="Control the way mandatory clocks are managed." range="" rwaccess="R">
      <bitenum value="1" id="AUTO" token="MODULEMODE_1" description="Module is managed automatically by HW according to clock domain transition. A clock domain sleep transition put module into idle. A wakeup domain transition put it back into function. If CLKTRCTRL=3, any OCP access to module is always granted. Module clocks may be gated according to the clock domain state."/>
    </bitfield>
  </register>
  <register id="CM_WKUPAON_COUNTER_32K_CLKCTRL" acronym="CM_WKUPAON_COUNTER_32K_CLKCTRL" offset="0x50" width="32" description="This register manages the COUNTER_32K clocks.">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="IDLEST" width="2" begin="17" end="16" resetval="0x3" description="Module idle status. [warm reset insensitive]" range="" rwaccess="R">
      <bitenum value="0" id="FUNC" token="IDLEST_0" description="Module is fully functional, including OCP"/>
      <bitenum value="1" id="TRANS" token="IDLEST_1" description="Module is performing transition: wakeup, or sleep, or sleep abortion"/>
      <bitenum value="2" id="IDLE" token="IDLEST_2" description="Module is in Idle mode (only OCP part). It is functional if using separate functional clock"/>
      <bitenum value="3" id="DISABLE" token="IDLEST_3" description="Module is disabled and cannot be accessed"/>
    </bitfield>
    <bitfield id="RESERVED" width="14" begin="15" end="2" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="MODULEMODE" width="2" begin="1" end="0" resetval="0x1" description="Control the way mandatory clocks are managed." range="" rwaccess="R">
      <bitenum value="1" id="AUTO" token="MODULEMODE_1" description="Module is managed automatically by HW according to clock domain transition. A clock domain sleep transition put module into idle. A wakeup domain transition put it back into function. If CLKTRCTRL=3, any OCP access to module is always granted. Module clocks may be gated according to the clock domain state."/>
    </bitfield>
  </register>
  <register id="CM_WKUPAON_SAR_RAM_CLKCTRL" acronym="CM_WKUPAON_SAR_RAM_CLKCTRL" offset="0x60" width="32" description="This register manages the SAR_RAM clocks.">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="IDLEST" width="2" begin="17" end="16" resetval="0x3" description="Module idle status. [warm reset insensitive]" range="" rwaccess="R">
      <bitenum value="0" id="FUNC" token="IDLEST_0" description="Module is fully functional, including OCP"/>
      <bitenum value="1" id="TRANS" token="IDLEST_1" description="Module is performing transition: wakeup, or sleep, or sleep abortion"/>
      <bitenum value="2" id="IDLE" token="IDLEST_2" description="Module is in Idle mode (only OCP part). It is functional if using separate functional clock"/>
      <bitenum value="3" id="DISABLE" token="IDLEST_3" description="Module is disabled and cannot be accessed"/>
    </bitfield>
    <bitfield id="RESERVED" width="14" begin="15" end="2" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="MODULEMODE" width="2" begin="1" end="0" resetval="0x1" description="Control the way mandatory clocks are managed." range="" rwaccess="R">
      <bitenum value="1" id="AUTO" token="MODULEMODE_1" description="Module is managed automatically by HW according to clock domain transition. A clock domain sleep transition put module into idle. A wakeup domain transition put it back into function. If CLKTRCTRL=3, any OCP access to module is always granted. Module clocks may be gated according to the clock domain state."/>
    </bitfield>
  </register>
  <register id="CM_WKUPAON_KBD_CLKCTRL" acronym="CM_WKUPAON_KBD_CLKCTRL" offset="0x78" width="32" description="This register manages the KBD clocks.">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="IDLEST" width="2" begin="17" end="16" resetval="0x3" description="Module idle status. [warm reset insensitive]" range="" rwaccess="R">
      <bitenum value="0" id="FUNC" token="IDLEST_0" description="Module is fully functional, including OCP"/>
      <bitenum value="1" id="TRANS" token="IDLEST_1" description="Module is performing transition: wakeup, or sleep, or sleep abortion"/>
      <bitenum value="2" id="IDLE" token="IDLEST_2" description="Module is in Idle mode (only OCP part). It is functional if using separate functional clock"/>
      <bitenum value="3" id="DISABLE" token="IDLEST_3" description="Module is disabled and cannot be accessed"/>
    </bitfield>
    <bitfield id="RESERVED" width="14" begin="15" end="2" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="MODULEMODE" width="2" begin="1" end="0" resetval="0x0" description="Control the way mandatory clocks are managed." range="" rwaccess="RW">
      <bitenum value="0" id="DISABLED" token="MODULEMODE_0" description="Module is disabled by SW. Any OCP access to module results in an error, except if resulting from a module wakeup (asynchronous wakeup)."/>
      <bitenum value="1" id="RESERVED_1" token="MODULEMODE_1" description="Reserved"/>
      <bitenum value="2" id="ENABLE" token="MODULEMODE_2" description="Module is explicitly enabled. Interface clock (if not used for functions) may be gated according to the clock domain state. Functional clocks are guaranteed to stay present. As long as in this configuration, power domain sleep transition cannot happen."/>
      <bitenum value="3" id="RESERVED" token="MODULEMODE_3" description="Reserved"/>
    </bitfield>
  </register>
  <register id="CM_WKUPAON_UART10_CLKCTRL" acronym="CM_WKUPAON_UART10_CLKCTRL" offset="0x80" width="32" description="This register manages the UART10 clocks.">
    <bitfield id="RESERVED" width="7" begin="31" end="25" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="CLKSEL" width="1" begin="24" end="24" resetval="0x0" description="Selects functional clock for UART10 between FUNC_48M_FCLK and FUNC_192M_CLK" range="" rwaccess="RW">
      <bitenum value="0" id="SEL_FUNC_48M_CLK" token="CLKSEL_0" description="Selects FUNC_48M_FCLK"/>
      <bitenum value="1" id="SEL_FUNC_192M_CLK" token="CLKSEL_1" description="Selects FUNC_192M_CLK"/>
    </bitfield>
    <bitfield id="RESERVED" width="6" begin="23" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="IDLEST" width="2" begin="17" end="16" resetval="0x3" description="Module idle status. [warm reset insensitive]" range="" rwaccess="R">
      <bitenum value="0" id="FUNC" token="IDLEST_0" description="Module is fully functional, including OCP"/>
      <bitenum value="1" id="TRANS" token="IDLEST_1" description="Module is performing transition: wakeup, or sleep, or sleep abortion"/>
      <bitenum value="2" id="IDLE" token="IDLEST_2" description="Module is in Idle mode (only OCP part). It is functional if using separate functional clock"/>
      <bitenum value="3" id="DISABLE" token="IDLEST_3" description="Module is disabled and cannot be accessed"/>
    </bitfield>
    <bitfield id="RESERVED" width="14" begin="15" end="2" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="MODULEMODE" width="2" begin="1" end="0" resetval="0x0" description="Control the way mandatory clocks are managed." range="" rwaccess="RW">
      <bitenum value="0" id="DISABLED" token="MODULEMODE_0" description="Module is disabled by SW. Any OCP access to module results in an error, except if resulting from a module wakeup (asynchronous wakeup)."/>
      <bitenum value="1" id="RESERVED_1" token="MODULEMODE_1" description="Reserved"/>
      <bitenum value="2" id="ENABLE" token="MODULEMODE_2" description="Module is explicitly enabled. Interface clock (if not used for functions) may be gated according to the clock domain state. Functional clocks are guaranteed to stay present. As long as in this configuration, power domain sleep transition cannot happen."/>
      <bitenum value="3" id="RESERVED" token="MODULEMODE_3" description="Reserved"/>
    </bitfield>
  </register>
  <register id="CM_WKUPAON_DCAN1_CLKCTRL" acronym="CM_WKUPAON_DCAN1_CLKCTRL" offset="0x88" width="32" description="This register manages the DCAN1 clocks.">
    <bitfield id="RESERVED" width="7" begin="31" end="25" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="CLKSEL" width="1" begin="24" end="24" resetval="0x0" description="Selects SYS clock for DCAN1 between SYS_CLK1 and SYS_CLK2" range="" rwaccess="RW">
      <bitenum value="0" id="SEL_SYS_CLK1" token="CLKSEL_0" description="Selects SYS_CLK1"/>
      <bitenum value="1" id="SEL_SYS_CLK2" token="CLKSEL_1" description="Selects SYS_CLK2"/>
    </bitfield>
    <bitfield id="RESERVED" width="6" begin="23" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="IDLEST" width="2" begin="17" end="16" resetval="0x3" description="Module idle status. [warm reset insensitive]" range="" rwaccess="R">
      <bitenum value="0" id="FUNC" token="IDLEST_0" description="Module is fully functional, including OCP"/>
      <bitenum value="1" id="TRANS" token="IDLEST_1" description="Module is performing transition: wakeup, or sleep, or sleep abortion"/>
      <bitenum value="2" id="IDLE" token="IDLEST_2" description="Module is in Idle mode (only OCP part). It is functional if using separate functional clock"/>
      <bitenum value="3" id="DISABLE" token="IDLEST_3" description="Module is disabled and cannot be accessed"/>
    </bitfield>
    <bitfield id="RESERVED" width="14" begin="15" end="2" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="MODULEMODE" width="2" begin="1" end="0" resetval="0x0" description="Control the way mandatory clocks are managed." range="" rwaccess="RW">
      <bitenum value="0" id="DISABLED" token="MODULEMODE_0" description="Module is disabled by SW. Any OCP access to module results in an error, except if resulting from a module wakeup (asynchronous wakeup)."/>
      <bitenum value="1" id="RESERVED_1" token="MODULEMODE_1" description="Reserved"/>
      <bitenum value="2" id="ENABLE" token="MODULEMODE_2" description="Module is explicitly enabled. Interface clock (if not used for functions) may be gated according to the clock domain state. Functional clocks are guaranteed to stay present. As long as in this configuration, power domain sleep transition cannot happen."/>
      <bitenum value="3" id="RESERVED" token="MODULEMODE_3" description="Reserved"/>
    </bitfield>
  </register>
  <register id="CM_WKUPAON_SCRM_CLKCTRL" acronym="CM_WKUPAON_SCRM_CLKCTRL" offset="0x90" width="32" description="This register manages the SCRM clocks.">
    <bitfield id="RESERVED" width="22" begin="31" end="10" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="OPTFCLKEN_SCRM_PER" width="1" begin="9" end="9" resetval="0x0" description="Optional functional clock control." range="" rwaccess="RW">
      <bitenum value="0" id="FCLK_DIS" token="OPTFCLKEN_SCRM_PER_0" description="Optional functional clock is disabled"/>
      <bitenum value="1" id="FCLK_EN" token="OPTFCLKEN_SCRM_PER_1" description="Optional functional clock is enabled"/>
    </bitfield>
    <bitfield id="OPTFCLKEN_SCRM_CORE" width="1" begin="8" end="8" resetval="0x0" description="Optional functional clock control." range="" rwaccess="RW">
      <bitenum value="0" id="FCLK_DIS" token="OPTFCLKEN_SCRM_CORE_0" description="Optional functional clock is disabled"/>
      <bitenum value="1" id="FCLK_EN" token="OPTFCLKEN_SCRM_CORE_1" description="Optional functional clock is enabled"/>
    </bitfield>
    <bitfield id="RESERVED" width="8" begin="7" end="0" resetval="0x0" description="" range="" rwaccess="R"/>
  </register>
  <register id="CM_WKUPAON_IO_SRCOMP_CLKCTRL" acronym="CM_WKUPAON_IO_SRCOMP_CLKCTRL" offset="0x98" width="32" description="This register manages the clock delivered to the IO Slew rate compensation cells. [warm reset insensitive]">
    <bitfield id="RESERVED" width="23" begin="31" end="9" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="CLKEN_SRCOMP_FCLK" width="1" begin="8" end="8" resetval="0x0" description="Functional clock control." range="" rwaccess="RW">
      <bitenum value="0" id="FCLK_DIS" token="CLKEN_SRCOMP_FCLK_0" description="Functional clock is disabled"/>
      <bitenum value="1" id="FCLK_EN" token="CLKEN_SRCOMP_FCLK_1" description="Functional clock is enabled."/>
    </bitfield>
    <bitfield id="RESERVED" width="8" begin="7" end="0" resetval="0x0" description="" range="" rwaccess="R"/>
  </register>
  <register id="CM_WKUPAON_ADC_CLKCTRL" acronym="CM_WKUPAON_ADC_CLKCTRL" offset="0xA0" width="32" description="This register manages the ADC clocks.">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="IDLEST" width="2" begin="17" end="16" resetval="0x3" description="Module idle status. [warm reset insensitive]" range="" rwaccess="R">
      <bitenum value="0" id="FUNC" token="IDLEST_0" description="Module is fully functional, including OCP"/>
      <bitenum value="1" id="TRANS" token="IDLEST_1" description="Module is performing transition: wakeup, or sleep, or sleep abortion"/>
      <bitenum value="2" id="IDLE" token="IDLEST_2" description="Module is in Idle mode (only OCP part). It is functional if using separate functional clock"/>
      <bitenum value="3" id="DISABLE" token="IDLEST_3" description="Module is disabled and cannot be accessed"/>
    </bitfield>
    <bitfield id="RESERVED" width="14" begin="15" end="2" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="MODULEMODE" width="2" begin="1" end="0" resetval="0x0" description="Control the way mandatory clocks are managed." range="" rwaccess="RW">
      <bitenum value="0" id="DISABLED" token="MODULEMODE_0" description="Module is disabled by SW. Any OCP access to module results in an error, except if resulting from a module wakeup (asynchronous wakeup)."/>
      <bitenum value="1" id="RESERVED_1" token="MODULEMODE_1" description="Reserved"/>
      <bitenum value="2" id="ENABLE" token="MODULEMODE_2" description="Module is explicitly enabled. Interface clock (if not used for functions) may be gated according to the clock domain state. Functional clocks are guaranteed to stay present. As long as in this configuration, power domain sleep transition cannot happen."/>
      <bitenum value="3" id="RESERVED" token="MODULEMODE_3" description="Reserved"/>
    </bitfield>
  </register>
  <register id="CM_WKUPAON_SPARE_SAFETY1_CLKCTRL" acronym="CM_WKUPAON_SPARE_SAFETY1_CLKCTRL" offset="0xB0" width="32" description="This register manages the SPARE_SAFETY1 clocks.">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="IDLEST" width="2" begin="17" end="16" resetval="0x3" description="Module idle status. [warm reset insensitive]" range="" rwaccess="R">
      <bitenum value="0" id="FUNC" token="IDLEST_0" description="Module is fully functional, including OCP"/>
      <bitenum value="1" id="TRANS" token="IDLEST_1" description="Module is performing transition: wakeup, or sleep, or sleep abortion"/>
      <bitenum value="2" id="IDLE" token="IDLEST_2" description="Module is in Idle mode (only OCP part). It is functional if using separate functional clock"/>
      <bitenum value="3" id="DISABLE" token="IDLEST_3" description="Module is disabled and cannot be accessed"/>
    </bitfield>
    <bitfield id="RESERVED" width="14" begin="15" end="2" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="MODULEMODE" width="2" begin="1" end="0" resetval="0x1" description="Control the way mandatory clocks are managed." range="" rwaccess="R">
      <bitenum value="1" id="AUTO" token="MODULEMODE_1" description="Module is managed automatically by HW according to clock domain transition. A clock domain sleep transition put module into idle. A wakeup domain transition put it back into function. If CLKTRCTRL=3, any OCP access to module is always granted. Module clocks may be gated according to the clock domain state."/>
    </bitfield>
  </register>
  <register id="CM_WKUPAON_SPARE_SAFETY2_CLKCTRL" acronym="CM_WKUPAON_SPARE_SAFETY2_CLKCTRL" offset="0xB8" width="32" description="This register manages the SPARE_SAFETY2 clocks.">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="IDLEST" width="2" begin="17" end="16" resetval="0x3" description="Module idle status. [warm reset insensitive]" range="" rwaccess="R">
      <bitenum value="0" id="FUNC" token="IDLEST_0" description="Module is fully functional, including OCP"/>
      <bitenum value="1" id="TRANS" token="IDLEST_1" description="Module is performing transition: wakeup, or sleep, or sleep abortion"/>
      <bitenum value="2" id="IDLE" token="IDLEST_2" description="Module is in Idle mode (only OCP part). It is functional if using separate functional clock"/>
      <bitenum value="3" id="DISABLE" token="IDLEST_3" description="Module is disabled and cannot be accessed"/>
    </bitfield>
    <bitfield id="RESERVED" width="14" begin="15" end="2" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="MODULEMODE" width="2" begin="1" end="0" resetval="0x1" description="Control the way mandatory clocks are managed." range="" rwaccess="R">
      <bitenum value="1" id="AUTO" token="MODULEMODE_1" description="Module is managed automatically by HW according to clock domain transition. A clock domain sleep transition put module into idle. A wakeup domain transition put it back into function. If CLKTRCTRL=3, any OCP access to module is always granted. Module clocks may be gated according to the clock domain state."/>
    </bitfield>
  </register>
  <register id="CM_WKUPAON_SPARE_SAFETY3_CLKCTRL" acronym="CM_WKUPAON_SPARE_SAFETY3_CLKCTRL" offset="0xC0" width="32" description="This register manages the SPARE_SAFETY3 clocks.">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="IDLEST" width="2" begin="17" end="16" resetval="0x3" description="Module idle status. [warm reset insensitive]" range="" rwaccess="R">
      <bitenum value="0" id="FUNC" token="IDLEST_0" description="Module is fully functional, including OCP"/>
      <bitenum value="1" id="TRANS" token="IDLEST_1" description="Module is performing transition: wakeup, or sleep, or sleep abortion"/>
      <bitenum value="2" id="IDLE" token="IDLEST_2" description="Module is in Idle mode (only OCP part). It is functional if using separate functional clock"/>
      <bitenum value="3" id="DISABLE" token="IDLEST_3" description="Module is disabled and cannot be accessed"/>
    </bitfield>
    <bitfield id="RESERVED" width="14" begin="15" end="2" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="MODULEMODE" width="2" begin="1" end="0" resetval="0x1" description="Control the way mandatory clocks are managed." range="" rwaccess="R">
      <bitenum value="1" id="AUTO" token="MODULEMODE_1" description="Module is managed automatically by HW according to clock domain transition. A clock domain sleep transition put module into idle. A wakeup domain transition put it back into function. If CLKTRCTRL=3, any OCP access to module is always granted. Module clocks may be gated according to the clock domain state."/>
    </bitfield>
  </register>
  <register id="CM_WKUPAON_SPARE_SAFETY4_CLKCTRL" acronym="CM_WKUPAON_SPARE_SAFETY4_CLKCTRL" offset="0xC8" width="32" description="This register manages the SPARE_SAFETY4 clocks.">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="IDLEST" width="2" begin="17" end="16" resetval="0x3" description="Module idle status. [warm reset insensitive]" range="" rwaccess="R">
      <bitenum value="0" id="FUNC" token="IDLEST_0" description="Module is fully functional, including OCP"/>
      <bitenum value="1" id="TRANS" token="IDLEST_1" description="Module is performing transition: wakeup, or sleep, or sleep abortion"/>
      <bitenum value="2" id="IDLE" token="IDLEST_2" description="Module is in Idle mode (only OCP part). It is functional if using separate functional clock"/>
      <bitenum value="3" id="DISABLE" token="IDLEST_3" description="Module is disabled and cannot be accessed"/>
    </bitfield>
    <bitfield id="RESERVED" width="14" begin="15" end="2" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="MODULEMODE" width="2" begin="1" end="0" resetval="0x1" description="Control the way mandatory clocks are managed." range="" rwaccess="R">
      <bitenum value="1" id="AUTO" token="MODULEMODE_1" description="Module is managed automatically by HW according to clock domain transition. A clock domain sleep transition put module into idle. A wakeup domain transition put it back into function. If CLKTRCTRL=3, any OCP access to module is always granted. Module clocks may be gated according to the clock domain state."/>
    </bitfield>
  </register>
  <register id="CM_WKUPAON_SPARE_UNKNOWN2_CLKCTRL" acronym="CM_WKUPAON_SPARE_UNKNOWN2_CLKCTRL" offset="0xD0" width="32" description="This register manages the SPARE_UNKNOWN2 clocks.">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="IDLEST" width="2" begin="17" end="16" resetval="0x3" description="Module idle status. [warm reset insensitive]" range="" rwaccess="R">
      <bitenum value="0" id="FUNC" token="IDLEST_0" description="Module is fully functional, including OCP"/>
      <bitenum value="1" id="TRANS" token="IDLEST_1" description="Module is performing transition: wakeup, or sleep, or sleep abortion"/>
      <bitenum value="2" id="IDLE" token="IDLEST_2" description="Module is in Idle mode (only OCP part). It is functional if using separate functional clock"/>
      <bitenum value="3" id="DISABLE" token="IDLEST_3" description="Module is disabled and cannot be accessed"/>
    </bitfield>
    <bitfield id="RESERVED" width="14" begin="15" end="2" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="MODULEMODE" width="2" begin="1" end="0" resetval="0x1" description="Control the way mandatory clocks are managed." range="" rwaccess="R">
      <bitenum value="1" id="AUTO" token="MODULEMODE_1" description="Module is managed automatically by HW according to clock domain transition. A clock domain sleep transition put module into idle. A wakeup domain transition put it back into function. If CLKTRCTRL=3, any OCP access to module is always granted. Module clocks may be gated according to the clock domain state."/>
    </bitfield>
  </register>
  <register id="CM_WKUPAON_SPARE_UNKNOWN3_CLKCTRL" acronym="CM_WKUPAON_SPARE_UNKNOWN3_CLKCTRL" offset="0xD8" width="32" description="This register manages the SPARE_UNKNOWN3 clocks.">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="IDLEST" width="2" begin="17" end="16" resetval="0x3" description="Module idle status. [warm reset insensitive]" range="" rwaccess="R">
      <bitenum value="0" id="FUNC" token="IDLEST_0" description="Module is fully functional, including OCP"/>
      <bitenum value="1" id="TRANS" token="IDLEST_1" description="Module is performing transition: wakeup, or sleep, or sleep abortion"/>
      <bitenum value="2" id="IDLE" token="IDLEST_2" description="Module is in Idle mode (only OCP part). It is functional if using separate functional clock"/>
      <bitenum value="3" id="DISABLE" token="IDLEST_3" description="Module is disabled and cannot be accessed"/>
    </bitfield>
    <bitfield id="RESERVED" width="14" begin="15" end="2" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="MODULEMODE" width="2" begin="1" end="0" resetval="0x1" description="Control the way mandatory clocks are managed." range="" rwaccess="R">
      <bitenum value="1" id="AUTO" token="MODULEMODE_1" description="Module is managed automatically by HW according to clock domain transition. A clock domain sleep transition put module into idle. A wakeup domain transition put it back into function. If CLKTRCTRL=3, any OCP access to module is always granted. Module clocks may be gated according to the clock domain state."/>
    </bitfield>
  </register>
</module>
