#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_0000021b3ad744b0 .scope module, "test_controle" "test_controle" 2 1;
 .timescale 0 0;
v0000021b3addd110_0 .net "Branch", 0 0, L_0000021b3ad6f670;  1 drivers
v0000021b3addd930_0 .net "Defi", 0 0, L_0000021b3ad70240;  1 drivers
v0000021b3addd2f0_0 .net "Encerra", 0 0, L_0000021b3ad70160;  1 drivers
v0000021b3addd9d0_0 .net "EscreveMem", 0 0, L_0000021b3ad6fad0;  1 drivers
v0000021b3addded0_0 .net "EscreveReg", 0 0, L_0000021b3ad6fc20;  1 drivers
v0000021b3addd610_0 .var "Istrc", 7 5;
v0000021b3adddf70_0 .net "Jump", 0 0, L_0000021b3ad70010;  1 drivers
v0000021b3addde30_0 .net "LerMem", 0 0, L_0000021b3ad701d0;  1 drivers
v0000021b3adde010_0 .net "MemtoREG", 0 0, L_0000021b3ad6f750;  1 drivers
v0000021b3addd390_0 .net "OpULA", 0 0, L_0000021b3ad6fb40;  1 drivers
v0000021b3adddbb0_0 .net "ULASrc", 0 0, L_0000021b3ad6f8a0;  1 drivers
S_0000021b3ad862a0 .scope module, "gate1" "Controle" 2 36, 3 1 0, S_0000021b3ad744b0;
 .timescale 0 0;
    .port_info 0 /INPUT 3 "Istrc";
    .port_info 1 /OUTPUT 1 "Jump";
    .port_info 2 /OUTPUT 1 "LerMem";
    .port_info 3 /OUTPUT 1 "EscreveMem";
    .port_info 4 /OUTPUT 1 "Branch";
    .port_info 5 /OUTPUT 1 "OpULA";
    .port_info 6 /OUTPUT 1 "MemtoREG";
    .port_info 7 /OUTPUT 1 "Defi";
    .port_info 8 /OUTPUT 1 "ULASrc";
    .port_info 9 /OUTPUT 1 "EscreveReg";
    .port_info 10 /OUTPUT 1 "Encerra";
L_0000021b3ad70010 .functor BUFZ 1, v0000021b3addd750_0, C4<0>, C4<0>, C4<0>;
L_0000021b3ad701d0 .functor BUFZ 1, v0000021b3adddd90_0, C4<0>, C4<0>, C4<0>;
L_0000021b3ad6fad0 .functor BUFZ 1, v0000021b3ad73020_0, C4<0>, C4<0>, C4<0>;
L_0000021b3ad6f670 .functor BUFZ 1, v0000021b3ad72e40_0, C4<0>, C4<0>, C4<0>;
L_0000021b3ad6fb40 .functor BUFZ 1, v0000021b3adddcf0_0, C4<0>, C4<0>, C4<0>;
L_0000021b3ad6f750 .functor BUFZ 1, v0000021b3addd250_0, C4<0>, C4<0>, C4<0>;
L_0000021b3ad70240 .functor BUFZ 1, v0000021b3ad72ee0_0, C4<0>, C4<0>, C4<0>;
L_0000021b3ad6f8a0 .functor BUFZ 1, v0000021b3addd570_0, C4<0>, C4<0>, C4<0>;
L_0000021b3ad6fc20 .functor BUFZ 1, v0000021b3adddc50_0, C4<0>, C4<0>, C4<0>;
L_0000021b3ad70160 .functor BUFZ 1, v0000021b3ad72f80_0, C4<0>, C4<0>, C4<0>;
v0000021b3ae66ea0_0 .net "Branch", 0 0, L_0000021b3ad6f670;  alias, 1 drivers
v0000021b3ae670c0_0 .net "Defi", 0 0, L_0000021b3ad70240;  alias, 1 drivers
v0000021b3ae66a90_0 .net "Encerra", 0 0, L_0000021b3ad70160;  alias, 1 drivers
v0000021b3ae6be50_0 .net "EscreveMem", 0 0, L_0000021b3ad6fad0;  alias, 1 drivers
v0000021b3ad86430_0 .net "EscreveReg", 0 0, L_0000021b3ad6fc20;  alias, 1 drivers
v0000021b3ad864d0_0 .net "Istrc", 7 5, v0000021b3addd610_0;  1 drivers
v0000021b3ad86570_0 .net "Jump", 0 0, L_0000021b3ad70010;  alias, 1 drivers
v0000021b3ad86610_0 .net "LerMem", 0 0, L_0000021b3ad701d0;  alias, 1 drivers
v0000021b3ad72c60_0 .net "MemtoREG", 0 0, L_0000021b3ad6f750;  alias, 1 drivers
v0000021b3ad72d00_0 .net "OpULA", 0 0, L_0000021b3ad6fb40;  alias, 1 drivers
v0000021b3ad72da0_0 .net "ULASrc", 0 0, L_0000021b3ad6f8a0;  alias, 1 drivers
v0000021b3ad72e40_0 .var "branch", 0 0;
v0000021b3ad72ee0_0 .var "defi", 0 0;
v0000021b3ad72f80_0 .var "encerra", 0 0;
v0000021b3ad73020_0 .var "escreveMem", 0 0;
v0000021b3adddc50_0 .var "escreveReg", 0 0;
v0000021b3addd750_0 .var "jump", 0 0;
v0000021b3adddd90_0 .var "lerMem", 0 0;
v0000021b3addd250_0 .var "memtoREG", 0 0;
v0000021b3adddcf0_0 .var "opULA", 0 0;
v0000021b3addd570_0 .var "uLASrc", 0 0;
E_0000021b3ad6bde0 .event anyedge, v0000021b3ad864d0_0;
    .scope S_0000021b3ad862a0;
T_0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021b3addd750_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021b3adddd90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021b3ad73020_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021b3ad72e40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021b3adddcf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021b3addd250_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021b3ad72ee0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021b3addd570_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021b3adddc50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021b3ad72f80_0, 0, 1;
    %end;
    .thread T_0;
    .scope S_0000021b3ad862a0;
T_1 ;
    %wait E_0000021b3ad6bde0;
    %load/vec4 v0000021b3ad864d0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_1.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_1.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_1.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_1.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_1.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_1.7, 6;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0000021b3addd750_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0000021b3adddd90_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0000021b3ad73020_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0000021b3ad72e40_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0000021b3adddcf0_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0000021b3addd250_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0000021b3ad72ee0_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0000021b3addd570_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0000021b3adddc50_0, 0, 1;
    %jmp T_1.9;
T_1.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000021b3adddc50_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000021b3ad72ee0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021b3addd750_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021b3adddd90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021b3ad73020_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021b3ad72e40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021b3adddcf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021b3addd250_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021b3addd570_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021b3ad72f80_0, 0, 1;
    %jmp T_1.9;
T_1.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000021b3addd570_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000021b3ad72e40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021b3adddc50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021b3ad72ee0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021b3addd750_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021b3adddd90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021b3ad73020_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021b3adddcf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021b3addd250_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021b3ad72f80_0, 0, 1;
    %jmp T_1.9;
T_1.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000021b3ad73020_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021b3addd570_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021b3ad72e40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021b3adddc50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021b3ad72ee0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021b3addd750_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021b3adddd90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021b3adddcf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021b3addd250_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021b3ad72f80_0, 0, 1;
    %jmp T_1.9;
T_1.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000021b3adddc50_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000021b3addd250_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000021b3adddd90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021b3ad73020_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021b3addd570_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021b3ad72e40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021b3ad72ee0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021b3addd750_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021b3adddcf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021b3ad72f80_0, 0, 1;
    %jmp T_1.9;
T_1.4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000021b3adddc50_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000021b3addd570_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000021b3adddcf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021b3ad73020_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021b3ad72e40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021b3ad72ee0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021b3addd750_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021b3adddd90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021b3addd250_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021b3ad72f80_0, 0, 1;
    %jmp T_1.9;
T_1.5 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000021b3adddc50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021b3ad73020_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021b3addd570_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021b3ad72e40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021b3ad72ee0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021b3addd750_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021b3adddd90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021b3adddcf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021b3addd250_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021b3ad72f80_0, 0, 1;
    %jmp T_1.9;
T_1.6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000021b3addd750_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021b3adddc50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021b3ad73020_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021b3addd570_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021b3ad72e40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021b3ad72ee0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021b3adddd90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021b3adddcf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021b3addd250_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021b3ad72f80_0, 0, 1;
    %jmp T_1.9;
T_1.7 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000021b3ad72f80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021b3addd750_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021b3adddc50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021b3ad73020_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021b3addd570_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021b3ad72e40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021b3ad72ee0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021b3adddd90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021b3adddcf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021b3addd250_0, 0, 1;
    %jmp T_1.9;
T_1.9 ;
    %pop/vec4 1;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0000021b3ad744b0;
T_2 ;
    %delay 1, 0;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000021b3addd610_0, 0, 3;
    %delay 1, 0;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0000021b3addd610_0, 0, 3;
    %delay 1, 0;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0000021b3addd610_0, 0, 3;
    %delay 1, 0;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0000021b3addd610_0, 0, 3;
    %delay 1, 0;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0000021b3addd610_0, 0, 3;
    %delay 1, 0;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0000021b3addd610_0, 0, 3;
    %delay 1, 0;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0000021b3addd610_0, 0, 3;
    %delay 1, 0;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v0000021b3addd610_0, 0, 3;
    %delay 1, 0;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v0000021b3addd610_0, 0, 3;
    %end;
    .thread T_2;
    .scope S_0000021b3ad744b0;
T_3 ;
    %vpi_call 2 33 "$monitor", "Time=%0d, instru\303\247\303\243o: %b,\012 jump: %b,  lerMem: %b, EscreveMem: %b,\012 branch: %b, opULA: %b, memtoreg: %b,\012 defi: %b, ULASrc: %b, escreveReg: %b,\012 Encerra: %b", $time, v0000021b3addd610_0, v0000021b3adddf70_0, v0000021b3addde30_0, v0000021b3addd9d0_0, v0000021b3addd110_0, v0000021b3addd390_0, v0000021b3adde010_0, v0000021b3addd930_0, v0000021b3adddbb0_0, v0000021b3addded0_0, v0000021b3addd2f0_0 {0 0 0};
    %end;
    .thread T_3;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "teste_controle.v";
    "Controle.v";
