\begin{frame}{address splitting}
\begin{itemize}
    \item 16-bit virtual addresses
    \item 64-byte pages
    \vspace{.5cm}
    \item 256B, 8-way L1 cache with 16B blocks
    \vspace{.5cm}
    \item can TLB and cache access overlap?
\end{itemize}
\end{frame}
