Timing Analyzer report for top
Tue Jul 09 20:38:24 2024
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'clk'
 13. Slow 1200mV 85C Model Hold: 'clk'
 14. Slow 1200mV 85C Model Metastability Summary
 15. Slow 1200mV 0C Model Fmax Summary
 16. Slow 1200mV 0C Model Setup Summary
 17. Slow 1200mV 0C Model Hold Summary
 18. Slow 1200mV 0C Model Recovery Summary
 19. Slow 1200mV 0C Model Removal Summary
 20. Slow 1200mV 0C Model Minimum Pulse Width Summary
 21. Slow 1200mV 0C Model Setup: 'clk'
 22. Slow 1200mV 0C Model Hold: 'clk'
 23. Slow 1200mV 0C Model Metastability Summary
 24. Fast 1200mV 0C Model Setup Summary
 25. Fast 1200mV 0C Model Hold Summary
 26. Fast 1200mV 0C Model Recovery Summary
 27. Fast 1200mV 0C Model Removal Summary
 28. Fast 1200mV 0C Model Minimum Pulse Width Summary
 29. Fast 1200mV 0C Model Setup: 'clk'
 30. Fast 1200mV 0C Model Hold: 'clk'
 31. Fast 1200mV 0C Model Metastability Summary
 32. Multicorner Timing Analysis Summary
 33. Board Trace Model Assignments
 34. Input Transition Times
 35. Signal Integrity Metrics (Slow 1200mv 0c Model)
 36. Signal Integrity Metrics (Slow 1200mv 85c Model)
 37. Signal Integrity Metrics (Fast 1200mv 0c Model)
 38. Setup Transfers
 39. Hold Transfers
 40. Report TCCS
 41. Report RSKM
 42. Unconstrained Paths Summary
 43. Clock Status Summary
 44. Unconstrained Input Ports
 45. Unconstrained Output Ports
 46. Unconstrained Input Ports
 47. Unconstrained Output Ports
 48. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+---------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                         ;
+-----------------------+---------------------------------------------------------+
; Quartus Prime Version ; Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition ;
; Timing Analyzer       ; Legacy Timing Analyzer                                  ;
; Revision Name         ; top                                                     ;
; Device Family         ; Cyclone IV E                                            ;
; Device Name           ; EP4CE6F17C8                                             ;
; Timing Models         ; Final                                                   ;
; Delay Model           ; Combined                                                ;
; Rise/Fall Delays      ; Enabled                                                 ;
+-----------------------+---------------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 16          ;
; Maximum allowed            ; 10          ;
;                            ;             ;
; Average used               ; 1.11        ;
; Maximum used               ; 10          ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   3.3%      ;
;     Processor 3            ;   1.2%      ;
;     Processor 4            ;   1.1%      ;
;     Processors 5-10        ;   0.9%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                          ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------+
; Clock Name ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------+
; clk        ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clk } ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------+


+--------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary               ;
+------------+-----------------+------------+------+
; Fmax       ; Restricted Fmax ; Clock Name ; Note ;
+------------+-----------------+------------+------+
; 211.64 MHz ; 211.64 MHz      ; clk        ;      ;
+------------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+-------------------------------------+
; Slow 1200mV 85C Model Setup Summary ;
+-------+--------+--------------------+
; Clock ; Slack  ; End Point TNS      ;
+-------+--------+--------------------+
; clk   ; -3.725 ; -522.483           ;
+-------+--------+--------------------+


+------------------------------------+
; Slow 1200mV 85C Model Hold Summary ;
+-------+-------+--------------------+
; Clock ; Slack ; End Point TNS      ;
+-------+-------+--------------------+
; clk   ; 0.433 ; 0.000              ;
+-------+-------+--------------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+---------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary ;
+-------+--------+----------------------------------+
; Clock ; Slack  ; End Point TNS                    ;
+-------+--------+----------------------------------+
; clk   ; -3.201 ; -412.083                         ;
+-------+--------+----------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'clk'                                                                                                                                            ;
+--------+-------------------------------------------+----------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                 ; To Node                                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------+----------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -3.725 ; uart_byte_rx:uart_byte_rx_inst|bps_cnt[1] ; uart_byte_rx:uart_byte_rx_inst|data_byte_pre[3][2] ; clk          ; clk         ; 1.000        ; -0.105     ; 4.621      ;
; -3.725 ; uart_byte_rx:uart_byte_rx_inst|bps_cnt[1] ; uart_byte_rx:uart_byte_rx_inst|data_byte_pre[3][1] ; clk          ; clk         ; 1.000        ; -0.105     ; 4.621      ;
; -3.725 ; uart_byte_rx:uart_byte_rx_inst|bps_cnt[1] ; uart_byte_rx:uart_byte_rx_inst|data_byte_pre[3][0] ; clk          ; clk         ; 1.000        ; -0.105     ; 4.621      ;
; -3.712 ; uart_byte_rx:uart_byte_rx_inst|bps_cnt[3] ; uart_byte_rx:uart_byte_rx_inst|data_byte_pre[3][2] ; clk          ; clk         ; 1.000        ; -0.105     ; 4.608      ;
; -3.712 ; uart_byte_rx:uart_byte_rx_inst|bps_cnt[3] ; uart_byte_rx:uart_byte_rx_inst|data_byte_pre[3][1] ; clk          ; clk         ; 1.000        ; -0.105     ; 4.608      ;
; -3.712 ; uart_byte_rx:uart_byte_rx_inst|bps_cnt[3] ; uart_byte_rx:uart_byte_rx_inst|data_byte_pre[3][0] ; clk          ; clk         ; 1.000        ; -0.105     ; 4.608      ;
; -3.680 ; ctrl:ctrl_inst|time1s[6]                  ; ctrl:ctrl_inst|time1s[17]                          ; clk          ; clk         ; 1.000        ; -0.086     ; 4.595      ;
; -3.680 ; ctrl:ctrl_inst|time1s[6]                  ; ctrl:ctrl_inst|time1s[18]                          ; clk          ; clk         ; 1.000        ; -0.086     ; 4.595      ;
; -3.680 ; ctrl:ctrl_inst|time1s[6]                  ; ctrl:ctrl_inst|time1s[19]                          ; clk          ; clk         ; 1.000        ; -0.086     ; 4.595      ;
; -3.680 ; ctrl:ctrl_inst|time1s[6]                  ; ctrl:ctrl_inst|time1s[20]                          ; clk          ; clk         ; 1.000        ; -0.086     ; 4.595      ;
; -3.680 ; ctrl:ctrl_inst|time1s[6]                  ; ctrl:ctrl_inst|time1s[22]                          ; clk          ; clk         ; 1.000        ; -0.086     ; 4.595      ;
; -3.680 ; ctrl:ctrl_inst|time1s[6]                  ; ctrl:ctrl_inst|time1s[23]                          ; clk          ; clk         ; 1.000        ; -0.086     ; 4.595      ;
; -3.551 ; ctrl:ctrl_inst|time1s[16]                 ; ctrl:ctrl_inst|time1s[17]                          ; clk          ; clk         ; 1.000        ; -0.576     ; 3.976      ;
; -3.551 ; ctrl:ctrl_inst|time1s[16]                 ; ctrl:ctrl_inst|time1s[18]                          ; clk          ; clk         ; 1.000        ; -0.576     ; 3.976      ;
; -3.551 ; ctrl:ctrl_inst|time1s[16]                 ; ctrl:ctrl_inst|time1s[19]                          ; clk          ; clk         ; 1.000        ; -0.576     ; 3.976      ;
; -3.551 ; ctrl:ctrl_inst|time1s[16]                 ; ctrl:ctrl_inst|time1s[20]                          ; clk          ; clk         ; 1.000        ; -0.576     ; 3.976      ;
; -3.551 ; ctrl:ctrl_inst|time1s[16]                 ; ctrl:ctrl_inst|time1s[22]                          ; clk          ; clk         ; 1.000        ; -0.576     ; 3.976      ;
; -3.551 ; ctrl:ctrl_inst|time1s[16]                 ; ctrl:ctrl_inst|time1s[23]                          ; clk          ; clk         ; 1.000        ; -0.576     ; 3.976      ;
; -3.546 ; ctrl:ctrl_inst|time1s[13]                 ; ctrl:ctrl_inst|time1s[17]                          ; clk          ; clk         ; 1.000        ; -0.576     ; 3.971      ;
; -3.546 ; ctrl:ctrl_inst|time1s[13]                 ; ctrl:ctrl_inst|time1s[18]                          ; clk          ; clk         ; 1.000        ; -0.576     ; 3.971      ;
; -3.546 ; ctrl:ctrl_inst|time1s[13]                 ; ctrl:ctrl_inst|time1s[19]                          ; clk          ; clk         ; 1.000        ; -0.576     ; 3.971      ;
; -3.546 ; ctrl:ctrl_inst|time1s[13]                 ; ctrl:ctrl_inst|time1s[20]                          ; clk          ; clk         ; 1.000        ; -0.576     ; 3.971      ;
; -3.546 ; ctrl:ctrl_inst|time1s[13]                 ; ctrl:ctrl_inst|time1s[22]                          ; clk          ; clk         ; 1.000        ; -0.576     ; 3.971      ;
; -3.546 ; ctrl:ctrl_inst|time1s[13]                 ; ctrl:ctrl_inst|time1s[23]                          ; clk          ; clk         ; 1.000        ; -0.576     ; 3.971      ;
; -3.525 ; uart_byte_rx:uart_byte_rx_inst|bps_cnt[1] ; uart_byte_rx:uart_byte_rx_inst|STOP_BIT[2]         ; clk          ; clk         ; 1.000        ; -0.075     ; 4.451      ;
; -3.525 ; uart_byte_rx:uart_byte_rx_inst|bps_cnt[1] ; uart_byte_rx:uart_byte_rx_inst|STOP_BIT[1]         ; clk          ; clk         ; 1.000        ; -0.075     ; 4.451      ;
; -3.525 ; uart_byte_rx:uart_byte_rx_inst|bps_cnt[1] ; uart_byte_rx:uart_byte_rx_inst|STOP_BIT[0]         ; clk          ; clk         ; 1.000        ; -0.075     ; 4.451      ;
; -3.500 ; uart_byte_rx:uart_byte_rx_inst|bps_cnt[2] ; uart_byte_rx:uart_byte_rx_inst|data_byte_pre[3][2] ; clk          ; clk         ; 1.000        ; -0.105     ; 4.396      ;
; -3.500 ; uart_byte_rx:uart_byte_rx_inst|bps_cnt[2] ; uart_byte_rx:uart_byte_rx_inst|data_byte_pre[3][1] ; clk          ; clk         ; 1.000        ; -0.105     ; 4.396      ;
; -3.500 ; uart_byte_rx:uart_byte_rx_inst|bps_cnt[2] ; uart_byte_rx:uart_byte_rx_inst|data_byte_pre[3][0] ; clk          ; clk         ; 1.000        ; -0.105     ; 4.396      ;
; -3.469 ; ctrl:ctrl_inst|time1s[15]                 ; ctrl:ctrl_inst|time1s[17]                          ; clk          ; clk         ; 1.000        ; -0.576     ; 3.894      ;
; -3.469 ; ctrl:ctrl_inst|time1s[15]                 ; ctrl:ctrl_inst|time1s[18]                          ; clk          ; clk         ; 1.000        ; -0.576     ; 3.894      ;
; -3.469 ; ctrl:ctrl_inst|time1s[15]                 ; ctrl:ctrl_inst|time1s[19]                          ; clk          ; clk         ; 1.000        ; -0.576     ; 3.894      ;
; -3.469 ; ctrl:ctrl_inst|time1s[15]                 ; ctrl:ctrl_inst|time1s[20]                          ; clk          ; clk         ; 1.000        ; -0.576     ; 3.894      ;
; -3.469 ; ctrl:ctrl_inst|time1s[15]                 ; ctrl:ctrl_inst|time1s[22]                          ; clk          ; clk         ; 1.000        ; -0.576     ; 3.894      ;
; -3.469 ; ctrl:ctrl_inst|time1s[15]                 ; ctrl:ctrl_inst|time1s[23]                          ; clk          ; clk         ; 1.000        ; -0.576     ; 3.894      ;
; -3.408 ; ctrl:ctrl_inst|time1s[7]                  ; ctrl:ctrl_inst|time1s[17]                          ; clk          ; clk         ; 1.000        ; -0.086     ; 4.323      ;
; -3.408 ; ctrl:ctrl_inst|time1s[7]                  ; ctrl:ctrl_inst|time1s[18]                          ; clk          ; clk         ; 1.000        ; -0.086     ; 4.323      ;
; -3.408 ; ctrl:ctrl_inst|time1s[7]                  ; ctrl:ctrl_inst|time1s[19]                          ; clk          ; clk         ; 1.000        ; -0.086     ; 4.323      ;
; -3.408 ; ctrl:ctrl_inst|time1s[7]                  ; ctrl:ctrl_inst|time1s[20]                          ; clk          ; clk         ; 1.000        ; -0.086     ; 4.323      ;
; -3.408 ; ctrl:ctrl_inst|time1s[7]                  ; ctrl:ctrl_inst|time1s[22]                          ; clk          ; clk         ; 1.000        ; -0.086     ; 4.323      ;
; -3.408 ; ctrl:ctrl_inst|time1s[7]                  ; ctrl:ctrl_inst|time1s[23]                          ; clk          ; clk         ; 1.000        ; -0.086     ; 4.323      ;
; -3.405 ; uart_byte_rx:uart_byte_rx_inst|bps_cnt[1] ; uart_byte_rx:uart_byte_rx_inst|data_byte_pre[6][2] ; clk          ; clk         ; 1.000        ; -0.105     ; 4.301      ;
; -3.405 ; uart_byte_rx:uart_byte_rx_inst|bps_cnt[1] ; uart_byte_rx:uart_byte_rx_inst|data_byte_pre[6][1] ; clk          ; clk         ; 1.000        ; -0.105     ; 4.301      ;
; -3.405 ; uart_byte_rx:uart_byte_rx_inst|bps_cnt[1] ; uart_byte_rx:uart_byte_rx_inst|data_byte_pre[6][0] ; clk          ; clk         ; 1.000        ; -0.105     ; 4.301      ;
; -3.399 ; uart_byte_rx:uart_byte_rx_inst|bps_cnt[0] ; uart_byte_rx:uart_byte_rx_inst|bps_cnt[2]          ; clk          ; clk         ; 1.000        ; -0.082     ; 4.318      ;
; -3.399 ; uart_byte_rx:uart_byte_rx_inst|bps_cnt[0] ; uart_byte_rx:uart_byte_rx_inst|bps_cnt[1]          ; clk          ; clk         ; 1.000        ; -0.082     ; 4.318      ;
; -3.399 ; uart_byte_rx:uart_byte_rx_inst|bps_cnt[0] ; uart_byte_rx:uart_byte_rx_inst|bps_cnt[6]          ; clk          ; clk         ; 1.000        ; -0.082     ; 4.318      ;
; -3.399 ; uart_byte_rx:uart_byte_rx_inst|bps_cnt[0] ; uart_byte_rx:uart_byte_rx_inst|bps_cnt[3]          ; clk          ; clk         ; 1.000        ; -0.082     ; 4.318      ;
; -3.399 ; uart_byte_rx:uart_byte_rx_inst|bps_cnt[0] ; uart_byte_rx:uart_byte_rx_inst|bps_cnt[5]          ; clk          ; clk         ; 1.000        ; -0.082     ; 4.318      ;
; -3.399 ; uart_byte_rx:uart_byte_rx_inst|bps_cnt[0] ; uart_byte_rx:uart_byte_rx_inst|bps_cnt[0]          ; clk          ; clk         ; 1.000        ; -0.082     ; 4.318      ;
; -3.399 ; uart_byte_rx:uart_byte_rx_inst|bps_cnt[0] ; uart_byte_rx:uart_byte_rx_inst|bps_cnt[7]          ; clk          ; clk         ; 1.000        ; -0.082     ; 4.318      ;
; -3.381 ; uart_byte_rx:uart_byte_rx_inst|bps_cnt[0] ; uart_byte_rx:uart_byte_rx_inst|data_byte_pre[3][2] ; clk          ; clk         ; 1.000        ; -0.105     ; 4.277      ;
; -3.381 ; uart_byte_rx:uart_byte_rx_inst|bps_cnt[0] ; uart_byte_rx:uart_byte_rx_inst|data_byte_pre[3][1] ; clk          ; clk         ; 1.000        ; -0.105     ; 4.277      ;
; -3.381 ; uart_byte_rx:uart_byte_rx_inst|bps_cnt[0] ; uart_byte_rx:uart_byte_rx_inst|data_byte_pre[3][0] ; clk          ; clk         ; 1.000        ; -0.105     ; 4.277      ;
; -3.377 ; uart_byte_rx:uart_byte_rx_inst|bps_cnt[4] ; uart_byte_rx:uart_byte_rx_inst|bps_cnt[2]          ; clk          ; clk         ; 1.000        ; -0.579     ; 3.799      ;
; -3.377 ; uart_byte_rx:uart_byte_rx_inst|bps_cnt[4] ; uart_byte_rx:uart_byte_rx_inst|bps_cnt[1]          ; clk          ; clk         ; 1.000        ; -0.579     ; 3.799      ;
; -3.377 ; uart_byte_rx:uart_byte_rx_inst|bps_cnt[4] ; uart_byte_rx:uart_byte_rx_inst|bps_cnt[6]          ; clk          ; clk         ; 1.000        ; -0.579     ; 3.799      ;
; -3.377 ; uart_byte_rx:uart_byte_rx_inst|bps_cnt[4] ; uart_byte_rx:uart_byte_rx_inst|bps_cnt[3]          ; clk          ; clk         ; 1.000        ; -0.579     ; 3.799      ;
; -3.377 ; uart_byte_rx:uart_byte_rx_inst|bps_cnt[4] ; uart_byte_rx:uart_byte_rx_inst|bps_cnt[5]          ; clk          ; clk         ; 1.000        ; -0.579     ; 3.799      ;
; -3.377 ; uart_byte_rx:uart_byte_rx_inst|bps_cnt[4] ; uart_byte_rx:uart_byte_rx_inst|bps_cnt[0]          ; clk          ; clk         ; 1.000        ; -0.579     ; 3.799      ;
; -3.377 ; uart_byte_rx:uart_byte_rx_inst|bps_cnt[4] ; uart_byte_rx:uart_byte_rx_inst|bps_cnt[7]          ; clk          ; clk         ; 1.000        ; -0.579     ; 3.799      ;
; -3.361 ; uart_byte_rx:uart_byte_rx_inst|bps_cnt[4] ; uart_byte_rx:uart_byte_rx_inst|STOP_BIT[2]         ; clk          ; clk         ; 1.000        ; -0.572     ; 3.790      ;
; -3.361 ; uart_byte_rx:uart_byte_rx_inst|bps_cnt[4] ; uart_byte_rx:uart_byte_rx_inst|STOP_BIT[1]         ; clk          ; clk         ; 1.000        ; -0.572     ; 3.790      ;
; -3.361 ; uart_byte_rx:uart_byte_rx_inst|bps_cnt[4] ; uart_byte_rx:uart_byte_rx_inst|STOP_BIT[0]         ; clk          ; clk         ; 1.000        ; -0.572     ; 3.790      ;
; -3.358 ; uart_byte_rx:uart_byte_rx_inst|bps_cnt[6] ; uart_byte_rx:uart_byte_rx_inst|bps_cnt[2]          ; clk          ; clk         ; 1.000        ; -0.082     ; 4.277      ;
; -3.358 ; uart_byte_rx:uart_byte_rx_inst|bps_cnt[6] ; uart_byte_rx:uart_byte_rx_inst|bps_cnt[1]          ; clk          ; clk         ; 1.000        ; -0.082     ; 4.277      ;
; -3.358 ; uart_byte_rx:uart_byte_rx_inst|bps_cnt[6] ; uart_byte_rx:uart_byte_rx_inst|bps_cnt[6]          ; clk          ; clk         ; 1.000        ; -0.082     ; 4.277      ;
; -3.358 ; uart_byte_rx:uart_byte_rx_inst|bps_cnt[6] ; uart_byte_rx:uart_byte_rx_inst|bps_cnt[3]          ; clk          ; clk         ; 1.000        ; -0.082     ; 4.277      ;
; -3.358 ; uart_byte_rx:uart_byte_rx_inst|bps_cnt[6] ; uart_byte_rx:uart_byte_rx_inst|bps_cnt[5]          ; clk          ; clk         ; 1.000        ; -0.082     ; 4.277      ;
; -3.358 ; uart_byte_rx:uart_byte_rx_inst|bps_cnt[6] ; uart_byte_rx:uart_byte_rx_inst|bps_cnt[0]          ; clk          ; clk         ; 1.000        ; -0.082     ; 4.277      ;
; -3.358 ; uart_byte_rx:uart_byte_rx_inst|bps_cnt[6] ; uart_byte_rx:uart_byte_rx_inst|bps_cnt[7]          ; clk          ; clk         ; 1.000        ; -0.082     ; 4.277      ;
; -3.356 ; ctrl:ctrl_inst|time1s[18]                 ; ctrl:ctrl_inst|time1s[17]                          ; clk          ; clk         ; 1.000        ; -0.081     ; 4.276      ;
; -3.356 ; ctrl:ctrl_inst|time1s[18]                 ; ctrl:ctrl_inst|time1s[18]                          ; clk          ; clk         ; 1.000        ; -0.081     ; 4.276      ;
; -3.356 ; ctrl:ctrl_inst|time1s[18]                 ; ctrl:ctrl_inst|time1s[19]                          ; clk          ; clk         ; 1.000        ; -0.081     ; 4.276      ;
; -3.356 ; ctrl:ctrl_inst|time1s[18]                 ; ctrl:ctrl_inst|time1s[20]                          ; clk          ; clk         ; 1.000        ; -0.081     ; 4.276      ;
; -3.356 ; ctrl:ctrl_inst|time1s[18]                 ; ctrl:ctrl_inst|time1s[22]                          ; clk          ; clk         ; 1.000        ; -0.081     ; 4.276      ;
; -3.356 ; ctrl:ctrl_inst|time1s[18]                 ; ctrl:ctrl_inst|time1s[23]                          ; clk          ; clk         ; 1.000        ; -0.081     ; 4.276      ;
; -3.339 ; uart_byte_rx:uart_byte_rx_inst|bps_cnt[2] ; uart_byte_rx:uart_byte_rx_inst|STOP_BIT[2]         ; clk          ; clk         ; 1.000        ; -0.075     ; 4.265      ;
; -3.339 ; uart_byte_rx:uart_byte_rx_inst|bps_cnt[2] ; uart_byte_rx:uart_byte_rx_inst|STOP_BIT[1]         ; clk          ; clk         ; 1.000        ; -0.075     ; 4.265      ;
; -3.339 ; uart_byte_rx:uart_byte_rx_inst|bps_cnt[2] ; uart_byte_rx:uart_byte_rx_inst|STOP_BIT[0]         ; clk          ; clk         ; 1.000        ; -0.075     ; 4.265      ;
; -3.335 ; ctrl:ctrl_inst|time1s[21]                 ; ctrl:ctrl_inst|time1s[17]                          ; clk          ; clk         ; 1.000        ; -0.576     ; 3.760      ;
; -3.335 ; ctrl:ctrl_inst|time1s[21]                 ; ctrl:ctrl_inst|time1s[18]                          ; clk          ; clk         ; 1.000        ; -0.576     ; 3.760      ;
; -3.335 ; ctrl:ctrl_inst|time1s[21]                 ; ctrl:ctrl_inst|time1s[19]                          ; clk          ; clk         ; 1.000        ; -0.576     ; 3.760      ;
; -3.335 ; ctrl:ctrl_inst|time1s[21]                 ; ctrl:ctrl_inst|time1s[20]                          ; clk          ; clk         ; 1.000        ; -0.576     ; 3.760      ;
; -3.335 ; ctrl:ctrl_inst|time1s[21]                 ; ctrl:ctrl_inst|time1s[22]                          ; clk          ; clk         ; 1.000        ; -0.576     ; 3.760      ;
; -3.335 ; ctrl:ctrl_inst|time1s[21]                 ; ctrl:ctrl_inst|time1s[23]                          ; clk          ; clk         ; 1.000        ; -0.576     ; 3.760      ;
; -3.328 ; uart_byte_rx:uart_byte_rx_inst|bps_cnt[1] ; uart_byte_rx:uart_byte_rx_inst|data_byte_pre[4][2] ; clk          ; clk         ; 1.000        ; -0.107     ; 4.222      ;
; -3.327 ; ctrl:ctrl_inst|time1s[6]                  ; ctrl:ctrl_inst|time1s[0]                           ; clk          ; clk         ; 1.000        ; -0.081     ; 4.247      ;
; -3.327 ; ctrl:ctrl_inst|time1s[6]                  ; ctrl:ctrl_inst|time1s[1]                           ; clk          ; clk         ; 1.000        ; -0.081     ; 4.247      ;
; -3.327 ; ctrl:ctrl_inst|time1s[6]                  ; ctrl:ctrl_inst|time1s[2]                           ; clk          ; clk         ; 1.000        ; -0.081     ; 4.247      ;
; -3.327 ; ctrl:ctrl_inst|time1s[6]                  ; ctrl:ctrl_inst|time1s[3]                           ; clk          ; clk         ; 1.000        ; -0.081     ; 4.247      ;
; -3.327 ; ctrl:ctrl_inst|time1s[6]                  ; ctrl:ctrl_inst|time1s[4]                           ; clk          ; clk         ; 1.000        ; -0.081     ; 4.247      ;
; -3.327 ; ctrl:ctrl_inst|time1s[6]                  ; ctrl:ctrl_inst|time1s[5]                           ; clk          ; clk         ; 1.000        ; -0.081     ; 4.247      ;
; -3.327 ; ctrl:ctrl_inst|time1s[6]                  ; ctrl:ctrl_inst|time1s[6]                           ; clk          ; clk         ; 1.000        ; -0.081     ; 4.247      ;
; -3.327 ; ctrl:ctrl_inst|time1s[6]                  ; ctrl:ctrl_inst|time1s[7]                           ; clk          ; clk         ; 1.000        ; -0.081     ; 4.247      ;
; -3.327 ; ctrl:ctrl_inst|time1s[6]                  ; ctrl:ctrl_inst|time1s[8]                           ; clk          ; clk         ; 1.000        ; -0.081     ; 4.247      ;
; -3.327 ; ctrl:ctrl_inst|time1s[6]                  ; ctrl:ctrl_inst|time1s[9]                           ; clk          ; clk         ; 1.000        ; -0.081     ; 4.247      ;
; -3.327 ; ctrl:ctrl_inst|time1s[6]                  ; ctrl:ctrl_inst|time1s[10]                          ; clk          ; clk         ; 1.000        ; -0.081     ; 4.247      ;
; -3.327 ; ctrl:ctrl_inst|time1s[6]                  ; ctrl:ctrl_inst|time1s[11]                          ; clk          ; clk         ; 1.000        ; -0.081     ; 4.247      ;
+--------+-------------------------------------------+----------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'clk'                                                                                                                                                                                                              ;
+-------+----------------------------------------------------+-------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                          ; To Node                                                                                                     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------+-------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.433 ; uart_byte_rx:uart_byte_rx_inst|data_byte_pre[4][1] ; uart_byte_rx:uart_byte_rx_inst|data_byte_pre[4][1]                                                          ; clk          ; clk         ; 0.000        ; 0.101      ; 0.746      ;
; 0.433 ; uart_byte_rx:uart_byte_rx_inst|data_byte_pre[4][0] ; uart_byte_rx:uart_byte_rx_inst|data_byte_pre[4][0]                                                          ; clk          ; clk         ; 0.000        ; 0.101      ; 0.746      ;
; 0.435 ; uart_byte_rx:uart_byte_rx_inst|data_byte_pre[5][2] ; uart_byte_rx:uart_byte_rx_inst|data_byte_pre[5][2]                                                          ; clk          ; clk         ; 0.000        ; 0.099      ; 0.746      ;
; 0.435 ; uart_byte_rx:uart_byte_rx_inst|data_byte_pre[5][1] ; uart_byte_rx:uart_byte_rx_inst|data_byte_pre[5][1]                                                          ; clk          ; clk         ; 0.000        ; 0.099      ; 0.746      ;
; 0.435 ; uart_byte_rx:uart_byte_rx_inst|data_byte_pre[5][0] ; uart_byte_rx:uart_byte_rx_inst|data_byte_pre[5][0]                                                          ; clk          ; clk         ; 0.000        ; 0.099      ; 0.746      ;
; 0.452 ; uart_byte_rx:uart_byte_rx_inst|data_byte_pre[1][2] ; uart_byte_rx:uart_byte_rx_inst|data_byte_pre[1][2]                                                          ; clk          ; clk         ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; uart_byte_rx:uart_byte_rx_inst|data_byte_pre[1][1] ; uart_byte_rx:uart_byte_rx_inst|data_byte_pre[1][1]                                                          ; clk          ; clk         ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; uart_byte_rx:uart_byte_rx_inst|data_byte_pre[1][0] ; uart_byte_rx:uart_byte_rx_inst|data_byte_pre[1][0]                                                          ; clk          ; clk         ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; uart_byte_rx:uart_byte_rx_inst|data_byte_pre[0][2] ; uart_byte_rx:uart_byte_rx_inst|data_byte_pre[0][2]                                                          ; clk          ; clk         ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; uart_byte_rx:uart_byte_rx_inst|data_byte_pre[0][1] ; uart_byte_rx:uart_byte_rx_inst|data_byte_pre[0][1]                                                          ; clk          ; clk         ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; uart_byte_rx:uart_byte_rx_inst|data_byte_pre[0][0] ; uart_byte_rx:uart_byte_rx_inst|data_byte_pre[0][0]                                                          ; clk          ; clk         ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; uart_byte_rx:uart_byte_rx_inst|data_byte_pre[2][2] ; uart_byte_rx:uart_byte_rx_inst|data_byte_pre[2][2]                                                          ; clk          ; clk         ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; uart_byte_rx:uart_byte_rx_inst|data_byte_pre[2][1] ; uart_byte_rx:uart_byte_rx_inst|data_byte_pre[2][1]                                                          ; clk          ; clk         ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; uart_byte_rx:uart_byte_rx_inst|data_byte_pre[2][0] ; uart_byte_rx:uart_byte_rx_inst|data_byte_pre[2][0]                                                          ; clk          ; clk         ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; ctrl:ctrl_inst|addra[0]                            ; ctrl:ctrl_inst|addra[0]                                                                                     ; clk          ; clk         ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; uart_byte_rx:uart_byte_rx_inst|STOP_BIT[2]         ; uart_byte_rx:uart_byte_rx_inst|STOP_BIT[2]                                                                  ; clk          ; clk         ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; uart_byte_rx:uart_byte_rx_inst|STOP_BIT[1]         ; uart_byte_rx:uart_byte_rx_inst|STOP_BIT[1]                                                                  ; clk          ; clk         ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; uart_byte_rx:uart_byte_rx_inst|STOP_BIT[0]         ; uart_byte_rx:uart_byte_rx_inst|STOP_BIT[0]                                                                  ; clk          ; clk         ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; ctrl:ctrl_inst|addrb[0]                            ; ctrl:ctrl_inst|addrb[0]                                                                                     ; clk          ; clk         ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; uart_byte_tx:uart_byte_tx_inst|uart_state          ; uart_byte_tx:uart_byte_tx_inst|uart_state                                                                   ; clk          ; clk         ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; ctrl:ctrl_inst|tx_cnt[6]                           ; ctrl:ctrl_inst|tx_cnt[6]                                                                                    ; clk          ; clk         ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; ctrl:ctrl_inst|tx_cnt[5]                           ; ctrl:ctrl_inst|tx_cnt[5]                                                                                    ; clk          ; clk         ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; ctrl:ctrl_inst|tx_cnt[2]                           ; ctrl:ctrl_inst|tx_cnt[2]                                                                                    ; clk          ; clk         ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; ctrl:ctrl_inst|tx_cnt[1]                           ; ctrl:ctrl_inst|tx_cnt[1]                                                                                    ; clk          ; clk         ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; ctrl:ctrl_inst|tx_cnt[3]                           ; ctrl:ctrl_inst|tx_cnt[3]                                                                                    ; clk          ; clk         ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; ctrl:ctrl_inst|tx_cnt[4]                           ; ctrl:ctrl_inst|tx_cnt[4]                                                                                    ; clk          ; clk         ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; ctrl:ctrl_inst|tx_cnt[0]                           ; ctrl:ctrl_inst|tx_cnt[0]                                                                                    ; clk          ; clk         ; 0.000        ; 0.082      ; 0.746      ;
; 0.453 ; ctrl:ctrl_inst|led                                 ; ctrl:ctrl_inst|led                                                                                          ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; uart_byte_rx:uart_byte_rx_inst|data_byte_pre[6][2] ; uart_byte_rx:uart_byte_rx_inst|data_byte_pre[6][2]                                                          ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; uart_byte_rx:uart_byte_rx_inst|data_byte_pre[6][1] ; uart_byte_rx:uart_byte_rx_inst|data_byte_pre[6][1]                                                          ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; uart_byte_rx:uart_byte_rx_inst|data_byte_pre[6][0] ; uart_byte_rx:uart_byte_rx_inst|data_byte_pre[6][0]                                                          ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; uart_byte_rx:uart_byte_rx_inst|data_byte_pre[3][2] ; uart_byte_rx:uart_byte_rx_inst|data_byte_pre[3][2]                                                          ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; uart_byte_rx:uart_byte_rx_inst|data_byte_pre[3][1] ; uart_byte_rx:uart_byte_rx_inst|data_byte_pre[3][1]                                                          ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; uart_byte_rx:uart_byte_rx_inst|data_byte_pre[3][0] ; uart_byte_rx:uart_byte_rx_inst|data_byte_pre[3][0]                                                          ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; uart_byte_rx:uart_byte_rx_inst|data_byte_pre[4][2] ; uart_byte_rx:uart_byte_rx_inst|data_byte_pre[4][2]                                                          ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; uart_byte_rx:uart_byte_rx_inst|data_byte_pre[7][2] ; uart_byte_rx:uart_byte_rx_inst|data_byte_pre[7][2]                                                          ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; uart_byte_rx:uart_byte_rx_inst|data_byte_pre[7][1] ; uart_byte_rx:uart_byte_rx_inst|data_byte_pre[7][1]                                                          ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; uart_byte_rx:uart_byte_rx_inst|data_byte_pre[7][0] ; uart_byte_rx:uart_byte_rx_inst|data_byte_pre[7][0]                                                          ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; uart_byte_rx:uart_byte_rx_inst|START_BIT[0]        ; uart_byte_rx:uart_byte_rx_inst|START_BIT[0]                                                                 ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; uart_byte_rx:uart_byte_rx_inst|START_BIT[1]        ; uart_byte_rx:uart_byte_rx_inst|START_BIT[1]                                                                 ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; ctrl:ctrl_inst|keyup                               ; ctrl:ctrl_inst|keyup                                                                                        ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; key_filter:key_filter_inst|key_flag                ; key_filter:key_filter_inst|key_flag                                                                         ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; key_filter:key_filter_inst|key_state               ; key_filter:key_filter_inst|key_state                                                                        ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; key_filter:key_filter_inst|state.FILTER0           ; key_filter:key_filter_inst|state.FILTER0                                                                    ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; key_filter:key_filter_inst|en_cnt                  ; key_filter:key_filter_inst|en_cnt                                                                           ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; key_filter:key_filter_inst|state.FILTER1           ; key_filter:key_filter_inst|state.FILTER1                                                                    ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.475 ; uart_byte_rx:uart_byte_rx_inst|data_byte_pre[5][0] ; uart_byte_rx:uart_byte_rx_inst|data_byte_pre[5][2]                                                          ; clk          ; clk         ; 0.000        ; 0.099      ; 0.786      ;
; 0.483 ; uart_byte_rx:uart_byte_rx_inst|data_byte_pre[0][1] ; uart_byte_rx:uart_byte_rx_inst|data_byte_pre[0][2]                                                          ; clk          ; clk         ; 0.000        ; 0.082      ; 0.777      ;
; 0.490 ; uart_byte_rx:uart_byte_rx_inst|data_byte_pre[1][0] ; uart_byte_rx:uart_byte_rx_inst|data_byte_pre[1][2]                                                          ; clk          ; clk         ; 0.000        ; 0.082      ; 0.784      ;
; 0.490 ; uart_byte_rx:uart_byte_rx_inst|data_byte_pre[3][0] ; uart_byte_rx:uart_byte_rx_inst|data_byte_pre[3][2]                                                          ; clk          ; clk         ; 0.000        ; 0.081      ; 0.783      ;
; 0.492 ; uart_byte_rx:uart_byte_rx_inst|data_byte_pre[7][0] ; uart_byte_rx:uart_byte_rx_inst|data_byte_pre[7][2]                                                          ; clk          ; clk         ; 0.000        ; 0.081      ; 0.785      ;
; 0.493 ; uart_byte_rx:uart_byte_rx_inst|data_byte_pre[2][0] ; uart_byte_rx:uart_byte_rx_inst|data_byte_pre[2][2]                                                          ; clk          ; clk         ; 0.000        ; 0.082      ; 0.787      ;
; 0.494 ; uart_byte_rx:uart_byte_rx_inst|data_byte_pre[6][0] ; uart_byte_rx:uart_byte_rx_inst|data_byte_pre[6][2]                                                          ; clk          ; clk         ; 0.000        ; 0.081      ; 0.787      ;
; 0.494 ; uart_byte_rx:uart_byte_rx_inst|data_byte_pre[7][0] ; uart_byte_rx:uart_byte_rx_inst|data_byte_pre[7][1]                                                          ; clk          ; clk         ; 0.000        ; 0.081      ; 0.787      ;
; 0.500 ; uart_byte_rx:uart_byte_rx_inst|data_byte_pre[0][2] ; uart_byte_rx:uart_byte_rx_inst|data_byte[0]                                                                 ; clk          ; clk         ; 0.000        ; 0.082      ; 0.794      ;
; 0.509 ; key_filter:key_filter_inst|cnt_full                ; key_filter:key_filter_inst|en_cnt                                                                           ; clk          ; clk         ; 0.000        ; 0.081      ; 0.802      ;
; 0.524 ; key_filter:key_filter_inst|state.FILTER1           ; key_filter:key_filter_inst|state.DOWN                                                                       ; clk          ; clk         ; 0.000        ; 0.081      ; 0.817      ;
; 0.525 ; uart_byte_rx:uart_byte_rx_inst|uart_rx_sync2       ; uart_byte_rx:uart_byte_rx_inst|STOP_BIT[1]                                                                  ; clk          ; clk         ; 0.000        ; 0.082      ; 0.819      ;
; 0.526 ; uart_byte_rx:uart_byte_rx_inst|uart_rx_sync2       ; uart_byte_rx:uart_byte_rx_inst|STOP_BIT[2]                                                                  ; clk          ; clk         ; 0.000        ; 0.082      ; 0.820      ;
; 0.526 ; uart_byte_rx:uart_byte_rx_inst|uart_rx_sync2       ; uart_byte_rx:uart_byte_rx_inst|STOP_BIT[0]                                                                  ; clk          ; clk         ; 0.000        ; 0.082      ; 0.820      ;
; 0.528 ; key_filter:key_filter_inst|state.FILTER0           ; key_filter:key_filter_inst|key_state                                                                        ; clk          ; clk         ; 0.000        ; 0.081      ; 0.821      ;
; 0.533 ; ctrl:ctrl_inst|addrb[0]                            ; ram:ram_inst|altsyncram:altsyncram_component|altsyncram_8ck1:auto_generated|ram_block1a7~portb_address_reg0 ; clk          ; clk         ; 0.000        ; 0.396      ; 1.183      ;
; 0.533 ; ctrl:ctrl_inst|addrb[12]                           ; ram:ram_inst|altsyncram:altsyncram_component|altsyncram_8ck1:auto_generated|ram_block1a7~portb_address_reg0 ; clk          ; clk         ; 0.000        ; 0.396      ; 1.183      ;
; 0.543 ; key_filter:key_filter_inst|state.IDLE              ; key_filter:key_filter_inst|key_flag                                                                         ; clk          ; clk         ; 0.000        ; 0.081      ; 0.836      ;
; 0.547 ; ctrl:ctrl_inst|addrb[2]                            ; ram:ram_inst|altsyncram:altsyncram_component|altsyncram_8ck1:auto_generated|ram_block1a7~portb_address_reg0 ; clk          ; clk         ; 0.000        ; 0.396      ; 1.197      ;
; 0.550 ; ctrl:ctrl_inst|addrb[12]                           ; ram:ram_inst|altsyncram:altsyncram_component|altsyncram_8ck1:auto_generated|ram_block1a3~portb_address_reg0 ; clk          ; clk         ; 0.000        ; 0.395      ; 1.199      ;
; 0.553 ; ctrl:ctrl_inst|addrb[0]                            ; ram:ram_inst|altsyncram:altsyncram_component|altsyncram_8ck1:auto_generated|ram_block1a4~portb_address_reg0 ; clk          ; clk         ; 0.000        ; 0.394      ; 1.201      ;
; 0.560 ; ctrl:ctrl_inst|addrb[5]                            ; ram:ram_inst|altsyncram:altsyncram_component|altsyncram_8ck1:auto_generated|ram_block1a4~portb_address_reg0 ; clk          ; clk         ; 0.000        ; 0.394      ; 1.208      ;
; 0.565 ; ctrl:ctrl_inst|addrb[7]                            ; ram:ram_inst|altsyncram:altsyncram_component|altsyncram_8ck1:auto_generated|ram_block1a4~portb_address_reg0 ; clk          ; clk         ; 0.000        ; 0.394      ; 1.213      ;
; 0.566 ; ctrl:ctrl_inst|addrb[8]                            ; ram:ram_inst|altsyncram:altsyncram_component|altsyncram_8ck1:auto_generated|ram_block1a7~portb_address_reg0 ; clk          ; clk         ; 0.000        ; 0.396      ; 1.216      ;
; 0.568 ; ctrl:ctrl_inst|addrb[6]                            ; ram:ram_inst|altsyncram:altsyncram_component|altsyncram_8ck1:auto_generated|ram_block1a3~portb_address_reg0 ; clk          ; clk         ; 0.000        ; 0.395      ; 1.217      ;
; 0.573 ; ctrl:ctrl_inst|addrb[9]                            ; ram:ram_inst|altsyncram:altsyncram_component|altsyncram_8ck1:auto_generated|ram_block1a4~portb_address_reg0 ; clk          ; clk         ; 0.000        ; 0.394      ; 1.221      ;
; 0.575 ; ctrl:ctrl_inst|addrb[11]                           ; ram:ram_inst|altsyncram:altsyncram_component|altsyncram_8ck1:auto_generated|ram_block1a7~portb_address_reg0 ; clk          ; clk         ; 0.000        ; 0.396      ; 1.225      ;
; 0.578 ; ctrl:ctrl_inst|addrb[9]                            ; ram:ram_inst|altsyncram:altsyncram_component|altsyncram_8ck1:auto_generated|ram_block1a3~portb_address_reg0 ; clk          ; clk         ; 0.000        ; 0.395      ; 1.227      ;
; 0.582 ; ctrl:ctrl_inst|addrb[4]                            ; ram:ram_inst|altsyncram:altsyncram_component|altsyncram_8ck1:auto_generated|ram_block1a7~portb_address_reg0 ; clk          ; clk         ; 0.000        ; 0.396      ; 1.232      ;
; 0.583 ; ctrl:ctrl_inst|addrb[7]                            ; ram:ram_inst|altsyncram:altsyncram_component|altsyncram_8ck1:auto_generated|ram_block1a3~portb_address_reg0 ; clk          ; clk         ; 0.000        ; 0.395      ; 1.232      ;
; 0.587 ; ctrl:ctrl_inst|addrb[11]                           ; ram:ram_inst|altsyncram:altsyncram_component|altsyncram_8ck1:auto_generated|ram_block1a4~portb_address_reg0 ; clk          ; clk         ; 0.000        ; 0.394      ; 1.235      ;
; 0.591 ; ctrl:ctrl_inst|addrb[5]                            ; ram:ram_inst|altsyncram:altsyncram_component|altsyncram_8ck1:auto_generated|ram_block1a5~portb_address_reg0 ; clk          ; clk         ; 0.000        ; 0.390      ; 1.235      ;
; 0.594 ; ctrl:ctrl_inst|addrb[9]                            ; ram:ram_inst|altsyncram:altsyncram_component|altsyncram_8ck1:auto_generated|ram_block1a5~portb_address_reg0 ; clk          ; clk         ; 0.000        ; 0.390      ; 1.238      ;
; 0.595 ; ctrl:ctrl_inst|addrb[1]                            ; ram:ram_inst|altsyncram:altsyncram_component|altsyncram_8ck1:auto_generated|ram_block1a7~portb_address_reg0 ; clk          ; clk         ; 0.000        ; 0.396      ; 1.245      ;
; 0.598 ; ctrl:ctrl_inst|addrb[10]                           ; ram:ram_inst|altsyncram:altsyncram_component|altsyncram_8ck1:auto_generated|ram_block1a4~portb_address_reg0 ; clk          ; clk         ; 0.000        ; 0.394      ; 1.246      ;
; 0.599 ; ctrl:ctrl_inst|addrb[7]                            ; ram:ram_inst|altsyncram:altsyncram_component|altsyncram_8ck1:auto_generated|ram_block1a5~portb_address_reg0 ; clk          ; clk         ; 0.000        ; 0.390      ; 1.243      ;
; 0.605 ; ctrl:ctrl_inst|addrb[12]                           ; ram:ram_inst|altsyncram:altsyncram_component|altsyncram_8ck1:auto_generated|ram_block1a5~portb_address_reg0 ; clk          ; clk         ; 0.000        ; 0.390      ; 1.249      ;
; 0.608 ; uart_byte_rx:uart_byte_rx_inst|data_byte[0]        ; ram:ram_inst|altsyncram:altsyncram_component|altsyncram_8ck1:auto_generated|ram_block1a0~porta_datain_reg0  ; clk          ; clk         ; 0.000        ; 0.490      ; 1.352      ;
; 0.612 ; ctrl:ctrl_inst|addrb[5]                            ; ram:ram_inst|altsyncram:altsyncram_component|altsyncram_8ck1:auto_generated|ram_block1a3~portb_address_reg0 ; clk          ; clk         ; 0.000        ; 0.395      ; 1.261      ;
; 0.615 ; ctrl:ctrl_inst|addrb[3]                            ; ram:ram_inst|altsyncram:altsyncram_component|altsyncram_8ck1:auto_generated|ram_block1a7~portb_address_reg0 ; clk          ; clk         ; 0.000        ; 0.396      ; 1.265      ;
; 0.615 ; ctrl:ctrl_inst|time1s[20]                          ; ctrl:ctrl_inst|time1s[21]                                                                                   ; clk          ; clk         ; 0.000        ; 0.576      ; 1.403      ;
; 0.617 ; ctrl:ctrl_inst|addrb[6]                            ; ram:ram_inst|altsyncram:altsyncram_component|altsyncram_8ck1:auto_generated|ram_block1a4~portb_address_reg0 ; clk          ; clk         ; 0.000        ; 0.394      ; 1.265      ;
; 0.621 ; uart_byte_tx:uart_byte_tx_inst|div_cnt[3]          ; uart_byte_tx:uart_byte_tx_inst|div_cnt[4]                                                                   ; clk          ; clk         ; 0.000        ; 0.576      ; 1.409      ;
; 0.623 ; uart_byte_tx:uart_byte_tx_inst|div_cnt[7]          ; uart_byte_tx:uart_byte_tx_inst|div_cnt[8]                                                                   ; clk          ; clk         ; 0.000        ; 0.576      ; 1.411      ;
; 0.623 ; ctrl:ctrl_inst|time1s[23]                          ; ctrl:ctrl_inst|time1s[24]                                                                                   ; clk          ; clk         ; 0.000        ; 0.576      ; 1.411      ;
; 0.624 ; ctrl:ctrl_inst|addrb[6]                            ; ram:ram_inst|altsyncram:altsyncram_component|altsyncram_8ck1:auto_generated|ram_block1a5~portb_address_reg0 ; clk          ; clk         ; 0.000        ; 0.390      ; 1.268      ;
; 0.624 ; ctrl:ctrl_inst|time1s[22]                          ; ctrl:ctrl_inst|time1s[24]                                                                                   ; clk          ; clk         ; 0.000        ; 0.576      ; 1.412      ;
; 0.629 ; uart_byte_tx:uart_byte_tx_inst|div_cnt[0]          ; uart_byte_tx:uart_byte_tx_inst|div_cnt[1]                                                                   ; clk          ; clk         ; 0.000        ; 0.576      ; 1.417      ;
; 0.631 ; uart_byte_tx:uart_byte_tx_inst|div_cnt[14]         ; uart_byte_tx:uart_byte_tx_inst|div_cnt[15]                                                                  ; clk          ; clk         ; 0.000        ; 0.576      ; 1.419      ;
; 0.633 ; ctrl:ctrl_inst|time1s[12]                          ; ctrl:ctrl_inst|time1s[13]                                                                                   ; clk          ; clk         ; 0.000        ; 0.571      ; 1.416      ;
; 0.639 ; uart_byte_tx:uart_byte_tx_inst|div_cnt[2]          ; uart_byte_tx:uart_byte_tx_inst|div_cnt[4]                                                                   ; clk          ; clk         ; 0.000        ; 0.576      ; 1.427      ;
; 0.639 ; uart_byte_tx:uart_byte_tx_inst|div_cnt[6]          ; uart_byte_tx:uart_byte_tx_inst|div_cnt[8]                                                                   ; clk          ; clk         ; 0.000        ; 0.576      ; 1.427      ;
; 0.653 ; uart_byte_rx:uart_byte_rx_inst|data_byte[7]        ; ram:ram_inst|altsyncram:altsyncram_component|altsyncram_8ck1:auto_generated|ram_block1a7~porta_datain_reg0  ; clk          ; clk         ; 0.000        ; 0.489      ; 1.396      ;
; 0.663 ; uart_byte_rx:uart_byte_rx_inst|data_byte[4]        ; ram:ram_inst|altsyncram:altsyncram_component|altsyncram_8ck1:auto_generated|ram_block1a4~porta_datain_reg0  ; clk          ; clk         ; 0.000        ; 0.487      ; 1.404      ;
+-------+----------------------------------------------------+-------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
Design MTBF is not calculated because the design doesn't meet its timing requirements.



+--------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                ;
+------------+-----------------+------------+------+
; Fmax       ; Restricted Fmax ; Clock Name ; Note ;
+------------+-----------------+------------+------+
; 226.14 MHz ; 226.14 MHz      ; clk        ;      ;
+------------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+------------------------------------+
; Slow 1200mV 0C Model Setup Summary ;
+-------+--------+-------------------+
; Clock ; Slack  ; End Point TNS     ;
+-------+--------+-------------------+
; clk   ; -3.422 ; -472.288          ;
+-------+--------+-------------------+


+-----------------------------------+
; Slow 1200mV 0C Model Hold Summary ;
+-------+-------+-------------------+
; Clock ; Slack ; End Point TNS     ;
+-------+-------+-------------------+
; clk   ; 0.382 ; 0.000             ;
+-------+-------+-------------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary ;
+-------+--------+---------------------------------+
; Clock ; Slack  ; End Point TNS                   ;
+-------+--------+---------------------------------+
; clk   ; -3.201 ; -412.083                        ;
+-------+--------+---------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'clk'                                                                                                                                             ;
+--------+-------------------------------------------+----------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                 ; To Node                                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------+----------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -3.422 ; uart_byte_rx:uart_byte_rx_inst|bps_cnt[1] ; uart_byte_rx:uart_byte_rx_inst|data_byte_pre[3][2] ; clk          ; clk         ; 1.000        ; -0.095     ; 4.329      ;
; -3.422 ; uart_byte_rx:uart_byte_rx_inst|bps_cnt[1] ; uart_byte_rx:uart_byte_rx_inst|data_byte_pre[3][1] ; clk          ; clk         ; 1.000        ; -0.095     ; 4.329      ;
; -3.422 ; uart_byte_rx:uart_byte_rx_inst|bps_cnt[1] ; uart_byte_rx:uart_byte_rx_inst|data_byte_pre[3][0] ; clk          ; clk         ; 1.000        ; -0.095     ; 4.329      ;
; -3.411 ; uart_byte_rx:uart_byte_rx_inst|bps_cnt[3] ; uart_byte_rx:uart_byte_rx_inst|data_byte_pre[3][2] ; clk          ; clk         ; 1.000        ; -0.095     ; 4.318      ;
; -3.411 ; uart_byte_rx:uart_byte_rx_inst|bps_cnt[3] ; uart_byte_rx:uart_byte_rx_inst|data_byte_pre[3][1] ; clk          ; clk         ; 1.000        ; -0.095     ; 4.318      ;
; -3.411 ; uart_byte_rx:uart_byte_rx_inst|bps_cnt[3] ; uart_byte_rx:uart_byte_rx_inst|data_byte_pre[3][0] ; clk          ; clk         ; 1.000        ; -0.095     ; 4.318      ;
; -3.387 ; ctrl:ctrl_inst|time1s[6]                  ; ctrl:ctrl_inst|time1s[17]                          ; clk          ; clk         ; 1.000        ; -0.075     ; 4.314      ;
; -3.387 ; ctrl:ctrl_inst|time1s[6]                  ; ctrl:ctrl_inst|time1s[18]                          ; clk          ; clk         ; 1.000        ; -0.075     ; 4.314      ;
; -3.387 ; ctrl:ctrl_inst|time1s[6]                  ; ctrl:ctrl_inst|time1s[19]                          ; clk          ; clk         ; 1.000        ; -0.075     ; 4.314      ;
; -3.387 ; ctrl:ctrl_inst|time1s[6]                  ; ctrl:ctrl_inst|time1s[20]                          ; clk          ; clk         ; 1.000        ; -0.075     ; 4.314      ;
; -3.387 ; ctrl:ctrl_inst|time1s[6]                  ; ctrl:ctrl_inst|time1s[22]                          ; clk          ; clk         ; 1.000        ; -0.075     ; 4.314      ;
; -3.387 ; ctrl:ctrl_inst|time1s[6]                  ; ctrl:ctrl_inst|time1s[23]                          ; clk          ; clk         ; 1.000        ; -0.075     ; 4.314      ;
; -3.304 ; ctrl:ctrl_inst|time1s[13]                 ; ctrl:ctrl_inst|time1s[17]                          ; clk          ; clk         ; 1.000        ; -0.537     ; 3.769      ;
; -3.304 ; ctrl:ctrl_inst|time1s[13]                 ; ctrl:ctrl_inst|time1s[18]                          ; clk          ; clk         ; 1.000        ; -0.537     ; 3.769      ;
; -3.304 ; ctrl:ctrl_inst|time1s[13]                 ; ctrl:ctrl_inst|time1s[19]                          ; clk          ; clk         ; 1.000        ; -0.537     ; 3.769      ;
; -3.304 ; ctrl:ctrl_inst|time1s[13]                 ; ctrl:ctrl_inst|time1s[20]                          ; clk          ; clk         ; 1.000        ; -0.537     ; 3.769      ;
; -3.304 ; ctrl:ctrl_inst|time1s[13]                 ; ctrl:ctrl_inst|time1s[22]                          ; clk          ; clk         ; 1.000        ; -0.537     ; 3.769      ;
; -3.304 ; ctrl:ctrl_inst|time1s[13]                 ; ctrl:ctrl_inst|time1s[23]                          ; clk          ; clk         ; 1.000        ; -0.537     ; 3.769      ;
; -3.300 ; ctrl:ctrl_inst|time1s[16]                 ; ctrl:ctrl_inst|time1s[17]                          ; clk          ; clk         ; 1.000        ; -0.537     ; 3.765      ;
; -3.300 ; ctrl:ctrl_inst|time1s[16]                 ; ctrl:ctrl_inst|time1s[18]                          ; clk          ; clk         ; 1.000        ; -0.537     ; 3.765      ;
; -3.300 ; ctrl:ctrl_inst|time1s[16]                 ; ctrl:ctrl_inst|time1s[19]                          ; clk          ; clk         ; 1.000        ; -0.537     ; 3.765      ;
; -3.300 ; ctrl:ctrl_inst|time1s[16]                 ; ctrl:ctrl_inst|time1s[20]                          ; clk          ; clk         ; 1.000        ; -0.537     ; 3.765      ;
; -3.300 ; ctrl:ctrl_inst|time1s[16]                 ; ctrl:ctrl_inst|time1s[22]                          ; clk          ; clk         ; 1.000        ; -0.537     ; 3.765      ;
; -3.300 ; ctrl:ctrl_inst|time1s[16]                 ; ctrl:ctrl_inst|time1s[23]                          ; clk          ; clk         ; 1.000        ; -0.537     ; 3.765      ;
; -3.232 ; ctrl:ctrl_inst|time1s[15]                 ; ctrl:ctrl_inst|time1s[17]                          ; clk          ; clk         ; 1.000        ; -0.537     ; 3.697      ;
; -3.232 ; ctrl:ctrl_inst|time1s[15]                 ; ctrl:ctrl_inst|time1s[18]                          ; clk          ; clk         ; 1.000        ; -0.537     ; 3.697      ;
; -3.232 ; ctrl:ctrl_inst|time1s[15]                 ; ctrl:ctrl_inst|time1s[19]                          ; clk          ; clk         ; 1.000        ; -0.537     ; 3.697      ;
; -3.232 ; ctrl:ctrl_inst|time1s[15]                 ; ctrl:ctrl_inst|time1s[20]                          ; clk          ; clk         ; 1.000        ; -0.537     ; 3.697      ;
; -3.232 ; ctrl:ctrl_inst|time1s[15]                 ; ctrl:ctrl_inst|time1s[22]                          ; clk          ; clk         ; 1.000        ; -0.537     ; 3.697      ;
; -3.232 ; ctrl:ctrl_inst|time1s[15]                 ; ctrl:ctrl_inst|time1s[23]                          ; clk          ; clk         ; 1.000        ; -0.537     ; 3.697      ;
; -3.231 ; uart_byte_rx:uart_byte_rx_inst|bps_cnt[2] ; uart_byte_rx:uart_byte_rx_inst|data_byte_pre[3][2] ; clk          ; clk         ; 1.000        ; -0.095     ; 4.138      ;
; -3.231 ; uart_byte_rx:uart_byte_rx_inst|bps_cnt[2] ; uart_byte_rx:uart_byte_rx_inst|data_byte_pre[3][1] ; clk          ; clk         ; 1.000        ; -0.095     ; 4.138      ;
; -3.231 ; uart_byte_rx:uart_byte_rx_inst|bps_cnt[2] ; uart_byte_rx:uart_byte_rx_inst|data_byte_pre[3][0] ; clk          ; clk         ; 1.000        ; -0.095     ; 4.138      ;
; -3.181 ; ctrl:ctrl_inst|time1s[7]                  ; ctrl:ctrl_inst|time1s[17]                          ; clk          ; clk         ; 1.000        ; -0.075     ; 4.108      ;
; -3.181 ; ctrl:ctrl_inst|time1s[7]                  ; ctrl:ctrl_inst|time1s[18]                          ; clk          ; clk         ; 1.000        ; -0.075     ; 4.108      ;
; -3.181 ; ctrl:ctrl_inst|time1s[7]                  ; ctrl:ctrl_inst|time1s[19]                          ; clk          ; clk         ; 1.000        ; -0.075     ; 4.108      ;
; -3.181 ; ctrl:ctrl_inst|time1s[7]                  ; ctrl:ctrl_inst|time1s[20]                          ; clk          ; clk         ; 1.000        ; -0.075     ; 4.108      ;
; -3.181 ; ctrl:ctrl_inst|time1s[7]                  ; ctrl:ctrl_inst|time1s[22]                          ; clk          ; clk         ; 1.000        ; -0.075     ; 4.108      ;
; -3.181 ; ctrl:ctrl_inst|time1s[7]                  ; ctrl:ctrl_inst|time1s[23]                          ; clk          ; clk         ; 1.000        ; -0.075     ; 4.108      ;
; -3.173 ; uart_byte_rx:uart_byte_rx_inst|bps_cnt[1] ; uart_byte_rx:uart_byte_rx_inst|STOP_BIT[2]         ; clk          ; clk         ; 1.000        ; -0.068     ; 4.107      ;
; -3.173 ; uart_byte_rx:uart_byte_rx_inst|bps_cnt[1] ; uart_byte_rx:uart_byte_rx_inst|STOP_BIT[1]         ; clk          ; clk         ; 1.000        ; -0.068     ; 4.107      ;
; -3.173 ; uart_byte_rx:uart_byte_rx_inst|bps_cnt[1] ; uart_byte_rx:uart_byte_rx_inst|STOP_BIT[0]         ; clk          ; clk         ; 1.000        ; -0.068     ; 4.107      ;
; -3.136 ; uart_byte_rx:uart_byte_rx_inst|bps_cnt[1] ; uart_byte_rx:uart_byte_rx_inst|data_byte_pre[6][2] ; clk          ; clk         ; 1.000        ; -0.095     ; 4.043      ;
; -3.136 ; uart_byte_rx:uart_byte_rx_inst|bps_cnt[1] ; uart_byte_rx:uart_byte_rx_inst|data_byte_pre[6][1] ; clk          ; clk         ; 1.000        ; -0.095     ; 4.043      ;
; -3.136 ; uart_byte_rx:uart_byte_rx_inst|bps_cnt[1] ; uart_byte_rx:uart_byte_rx_inst|data_byte_pre[6][0] ; clk          ; clk         ; 1.000        ; -0.095     ; 4.043      ;
; -3.128 ; uart_byte_rx:uart_byte_rx_inst|bps_cnt[4] ; uart_byte_rx:uart_byte_rx_inst|STOP_BIT[2]         ; clk          ; clk         ; 1.000        ; -0.535     ; 3.595      ;
; -3.128 ; uart_byte_rx:uart_byte_rx_inst|bps_cnt[4] ; uart_byte_rx:uart_byte_rx_inst|STOP_BIT[1]         ; clk          ; clk         ; 1.000        ; -0.535     ; 3.595      ;
; -3.128 ; uart_byte_rx:uart_byte_rx_inst|bps_cnt[4] ; uart_byte_rx:uart_byte_rx_inst|STOP_BIT[0]         ; clk          ; clk         ; 1.000        ; -0.535     ; 3.595      ;
; -3.122 ; uart_byte_rx:uart_byte_rx_inst|bps_cnt[0] ; uart_byte_rx:uart_byte_rx_inst|data_byte_pre[3][2] ; clk          ; clk         ; 1.000        ; -0.095     ; 4.029      ;
; -3.122 ; uart_byte_rx:uart_byte_rx_inst|bps_cnt[0] ; uart_byte_rx:uart_byte_rx_inst|data_byte_pre[3][1] ; clk          ; clk         ; 1.000        ; -0.095     ; 4.029      ;
; -3.122 ; uart_byte_rx:uart_byte_rx_inst|bps_cnt[0] ; uart_byte_rx:uart_byte_rx_inst|data_byte_pre[3][0] ; clk          ; clk         ; 1.000        ; -0.095     ; 4.029      ;
; -3.122 ; ctrl:ctrl_inst|time1s[21]                 ; ctrl:ctrl_inst|time1s[17]                          ; clk          ; clk         ; 1.000        ; -0.537     ; 3.587      ;
; -3.122 ; ctrl:ctrl_inst|time1s[21]                 ; ctrl:ctrl_inst|time1s[18]                          ; clk          ; clk         ; 1.000        ; -0.537     ; 3.587      ;
; -3.122 ; ctrl:ctrl_inst|time1s[21]                 ; ctrl:ctrl_inst|time1s[19]                          ; clk          ; clk         ; 1.000        ; -0.537     ; 3.587      ;
; -3.122 ; ctrl:ctrl_inst|time1s[21]                 ; ctrl:ctrl_inst|time1s[20]                          ; clk          ; clk         ; 1.000        ; -0.537     ; 3.587      ;
; -3.122 ; ctrl:ctrl_inst|time1s[21]                 ; ctrl:ctrl_inst|time1s[22]                          ; clk          ; clk         ; 1.000        ; -0.537     ; 3.587      ;
; -3.122 ; ctrl:ctrl_inst|time1s[21]                 ; ctrl:ctrl_inst|time1s[23]                          ; clk          ; clk         ; 1.000        ; -0.537     ; 3.587      ;
; -3.113 ; ctrl:ctrl_inst|time1s[23]                 ; ctrl:ctrl_inst|time1s[17]                          ; clk          ; clk         ; 1.000        ; -0.073     ; 4.042      ;
; -3.113 ; ctrl:ctrl_inst|time1s[23]                 ; ctrl:ctrl_inst|time1s[18]                          ; clk          ; clk         ; 1.000        ; -0.073     ; 4.042      ;
; -3.113 ; ctrl:ctrl_inst|time1s[23]                 ; ctrl:ctrl_inst|time1s[19]                          ; clk          ; clk         ; 1.000        ; -0.073     ; 4.042      ;
; -3.113 ; ctrl:ctrl_inst|time1s[23]                 ; ctrl:ctrl_inst|time1s[20]                          ; clk          ; clk         ; 1.000        ; -0.073     ; 4.042      ;
; -3.113 ; ctrl:ctrl_inst|time1s[23]                 ; ctrl:ctrl_inst|time1s[22]                          ; clk          ; clk         ; 1.000        ; -0.073     ; 4.042      ;
; -3.113 ; ctrl:ctrl_inst|time1s[23]                 ; ctrl:ctrl_inst|time1s[23]                          ; clk          ; clk         ; 1.000        ; -0.073     ; 4.042      ;
; -3.111 ; uart_byte_rx:uart_byte_rx_inst|bps_cnt[0] ; uart_byte_rx:uart_byte_rx_inst|bps_cnt[2]          ; clk          ; clk         ; 1.000        ; -0.073     ; 4.040      ;
; -3.111 ; uart_byte_rx:uart_byte_rx_inst|bps_cnt[0] ; uart_byte_rx:uart_byte_rx_inst|bps_cnt[1]          ; clk          ; clk         ; 1.000        ; -0.073     ; 4.040      ;
; -3.111 ; uart_byte_rx:uart_byte_rx_inst|bps_cnt[0] ; uart_byte_rx:uart_byte_rx_inst|bps_cnt[6]          ; clk          ; clk         ; 1.000        ; -0.073     ; 4.040      ;
; -3.111 ; uart_byte_rx:uart_byte_rx_inst|bps_cnt[0] ; uart_byte_rx:uart_byte_rx_inst|bps_cnt[3]          ; clk          ; clk         ; 1.000        ; -0.073     ; 4.040      ;
; -3.111 ; uart_byte_rx:uart_byte_rx_inst|bps_cnt[0] ; uart_byte_rx:uart_byte_rx_inst|bps_cnt[5]          ; clk          ; clk         ; 1.000        ; -0.073     ; 4.040      ;
; -3.111 ; uart_byte_rx:uart_byte_rx_inst|bps_cnt[0] ; uart_byte_rx:uart_byte_rx_inst|bps_cnt[0]          ; clk          ; clk         ; 1.000        ; -0.073     ; 4.040      ;
; -3.111 ; uart_byte_rx:uart_byte_rx_inst|bps_cnt[0] ; uart_byte_rx:uart_byte_rx_inst|bps_cnt[7]          ; clk          ; clk         ; 1.000        ; -0.073     ; 4.040      ;
; -3.105 ; ctrl:ctrl_inst|time1s[18]                 ; ctrl:ctrl_inst|time1s[17]                          ; clk          ; clk         ; 1.000        ; -0.073     ; 4.034      ;
; -3.105 ; ctrl:ctrl_inst|time1s[18]                 ; ctrl:ctrl_inst|time1s[18]                          ; clk          ; clk         ; 1.000        ; -0.073     ; 4.034      ;
; -3.105 ; ctrl:ctrl_inst|time1s[18]                 ; ctrl:ctrl_inst|time1s[19]                          ; clk          ; clk         ; 1.000        ; -0.073     ; 4.034      ;
; -3.105 ; ctrl:ctrl_inst|time1s[18]                 ; ctrl:ctrl_inst|time1s[20]                          ; clk          ; clk         ; 1.000        ; -0.073     ; 4.034      ;
; -3.105 ; ctrl:ctrl_inst|time1s[18]                 ; ctrl:ctrl_inst|time1s[22]                          ; clk          ; clk         ; 1.000        ; -0.073     ; 4.034      ;
; -3.105 ; ctrl:ctrl_inst|time1s[18]                 ; ctrl:ctrl_inst|time1s[23]                          ; clk          ; clk         ; 1.000        ; -0.073     ; 4.034      ;
; -3.080 ; ctrl:ctrl_inst|time1s[17]                 ; ctrl:ctrl_inst|time1s[17]                          ; clk          ; clk         ; 1.000        ; -0.073     ; 4.009      ;
; -3.080 ; ctrl:ctrl_inst|time1s[17]                 ; ctrl:ctrl_inst|time1s[18]                          ; clk          ; clk         ; 1.000        ; -0.073     ; 4.009      ;
; -3.080 ; ctrl:ctrl_inst|time1s[17]                 ; ctrl:ctrl_inst|time1s[19]                          ; clk          ; clk         ; 1.000        ; -0.073     ; 4.009      ;
; -3.080 ; ctrl:ctrl_inst|time1s[17]                 ; ctrl:ctrl_inst|time1s[20]                          ; clk          ; clk         ; 1.000        ; -0.073     ; 4.009      ;
; -3.080 ; ctrl:ctrl_inst|time1s[17]                 ; ctrl:ctrl_inst|time1s[22]                          ; clk          ; clk         ; 1.000        ; -0.073     ; 4.009      ;
; -3.080 ; ctrl:ctrl_inst|time1s[17]                 ; ctrl:ctrl_inst|time1s[23]                          ; clk          ; clk         ; 1.000        ; -0.073     ; 4.009      ;
; -3.080 ; uart_byte_rx:uart_byte_rx_inst|bps_cnt[6] ; uart_byte_rx:uart_byte_rx_inst|bps_cnt[2]          ; clk          ; clk         ; 1.000        ; -0.073     ; 4.009      ;
; -3.080 ; uart_byte_rx:uart_byte_rx_inst|bps_cnt[6] ; uart_byte_rx:uart_byte_rx_inst|bps_cnt[1]          ; clk          ; clk         ; 1.000        ; -0.073     ; 4.009      ;
; -3.080 ; uart_byte_rx:uart_byte_rx_inst|bps_cnt[6] ; uart_byte_rx:uart_byte_rx_inst|bps_cnt[6]          ; clk          ; clk         ; 1.000        ; -0.073     ; 4.009      ;
; -3.080 ; uart_byte_rx:uart_byte_rx_inst|bps_cnt[6] ; uart_byte_rx:uart_byte_rx_inst|bps_cnt[3]          ; clk          ; clk         ; 1.000        ; -0.073     ; 4.009      ;
; -3.080 ; uart_byte_rx:uart_byte_rx_inst|bps_cnt[6] ; uart_byte_rx:uart_byte_rx_inst|bps_cnt[5]          ; clk          ; clk         ; 1.000        ; -0.073     ; 4.009      ;
; -3.080 ; uart_byte_rx:uart_byte_rx_inst|bps_cnt[6] ; uart_byte_rx:uart_byte_rx_inst|bps_cnt[0]          ; clk          ; clk         ; 1.000        ; -0.073     ; 4.009      ;
; -3.080 ; uart_byte_rx:uart_byte_rx_inst|bps_cnt[6] ; uart_byte_rx:uart_byte_rx_inst|bps_cnt[7]          ; clk          ; clk         ; 1.000        ; -0.073     ; 4.009      ;
; -3.077 ; ctrl:ctrl_inst|time1s[19]                 ; ctrl:ctrl_inst|time1s[17]                          ; clk          ; clk         ; 1.000        ; -0.073     ; 4.006      ;
; -3.077 ; ctrl:ctrl_inst|time1s[19]                 ; ctrl:ctrl_inst|time1s[18]                          ; clk          ; clk         ; 1.000        ; -0.073     ; 4.006      ;
; -3.077 ; ctrl:ctrl_inst|time1s[19]                 ; ctrl:ctrl_inst|time1s[19]                          ; clk          ; clk         ; 1.000        ; -0.073     ; 4.006      ;
; -3.077 ; ctrl:ctrl_inst|time1s[19]                 ; ctrl:ctrl_inst|time1s[20]                          ; clk          ; clk         ; 1.000        ; -0.073     ; 4.006      ;
; -3.077 ; ctrl:ctrl_inst|time1s[19]                 ; ctrl:ctrl_inst|time1s[22]                          ; clk          ; clk         ; 1.000        ; -0.073     ; 4.006      ;
; -3.077 ; ctrl:ctrl_inst|time1s[19]                 ; ctrl:ctrl_inst|time1s[23]                          ; clk          ; clk         ; 1.000        ; -0.073     ; 4.006      ;
; -3.075 ; uart_byte_tx:uart_byte_tx_inst|div_cnt[0] ; uart_byte_tx:uart_byte_tx_inst|div_cnt[14]         ; clk          ; clk         ; 1.000        ; -0.073     ; 4.004      ;
; -3.075 ; uart_byte_tx:uart_byte_tx_inst|div_cnt[0] ; uart_byte_tx:uart_byte_tx_inst|div_cnt[13]         ; clk          ; clk         ; 1.000        ; -0.073     ; 4.004      ;
; -3.075 ; uart_byte_tx:uart_byte_tx_inst|div_cnt[0] ; uart_byte_tx:uart_byte_tx_inst|div_cnt[12]         ; clk          ; clk         ; 1.000        ; -0.073     ; 4.004      ;
; -3.075 ; uart_byte_tx:uart_byte_tx_inst|div_cnt[0] ; uart_byte_tx:uart_byte_tx_inst|div_cnt[0]          ; clk          ; clk         ; 1.000        ; -0.073     ; 4.004      ;
; -3.075 ; uart_byte_tx:uart_byte_tx_inst|div_cnt[0] ; uart_byte_tx:uart_byte_tx_inst|div_cnt[2]          ; clk          ; clk         ; 1.000        ; -0.073     ; 4.004      ;
+--------+-------------------------------------------+----------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'clk'                                                                                                                                                                                                               ;
+-------+----------------------------------------------------+-------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                          ; To Node                                                                                                     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------+-------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.382 ; uart_byte_rx:uart_byte_rx_inst|data_byte_pre[4][1] ; uart_byte_rx:uart_byte_rx_inst|data_byte_pre[4][1]                                                          ; clk          ; clk         ; 0.000        ; 0.092      ; 0.669      ;
; 0.382 ; uart_byte_rx:uart_byte_rx_inst|data_byte_pre[4][0] ; uart_byte_rx:uart_byte_rx_inst|data_byte_pre[4][0]                                                          ; clk          ; clk         ; 0.000        ; 0.092      ; 0.669      ;
; 0.385 ; uart_byte_rx:uart_byte_rx_inst|data_byte_pre[5][2] ; uart_byte_rx:uart_byte_rx_inst|data_byte_pre[5][2]                                                          ; clk          ; clk         ; 0.000        ; 0.089      ; 0.669      ;
; 0.385 ; uart_byte_rx:uart_byte_rx_inst|data_byte_pre[5][1] ; uart_byte_rx:uart_byte_rx_inst|data_byte_pre[5][1]                                                          ; clk          ; clk         ; 0.000        ; 0.089      ; 0.669      ;
; 0.385 ; uart_byte_rx:uart_byte_rx_inst|data_byte_pre[5][0] ; uart_byte_rx:uart_byte_rx_inst|data_byte_pre[5][0]                                                          ; clk          ; clk         ; 0.000        ; 0.089      ; 0.669      ;
; 0.400 ; uart_byte_rx:uart_byte_rx_inst|data_byte_pre[1][2] ; uart_byte_rx:uart_byte_rx_inst|data_byte_pre[1][2]                                                          ; clk          ; clk         ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; uart_byte_rx:uart_byte_rx_inst|data_byte_pre[1][1] ; uart_byte_rx:uart_byte_rx_inst|data_byte_pre[1][1]                                                          ; clk          ; clk         ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; uart_byte_rx:uart_byte_rx_inst|data_byte_pre[1][0] ; uart_byte_rx:uart_byte_rx_inst|data_byte_pre[1][0]                                                          ; clk          ; clk         ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; uart_byte_rx:uart_byte_rx_inst|data_byte_pre[2][2] ; uart_byte_rx:uart_byte_rx_inst|data_byte_pre[2][2]                                                          ; clk          ; clk         ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; uart_byte_rx:uart_byte_rx_inst|data_byte_pre[2][1] ; uart_byte_rx:uart_byte_rx_inst|data_byte_pre[2][1]                                                          ; clk          ; clk         ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; uart_byte_rx:uart_byte_rx_inst|data_byte_pre[2][0] ; uart_byte_rx:uart_byte_rx_inst|data_byte_pre[2][0]                                                          ; clk          ; clk         ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; uart_byte_rx:uart_byte_rx_inst|STOP_BIT[2]         ; uart_byte_rx:uart_byte_rx_inst|STOP_BIT[2]                                                                  ; clk          ; clk         ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; uart_byte_rx:uart_byte_rx_inst|STOP_BIT[1]         ; uart_byte_rx:uart_byte_rx_inst|STOP_BIT[1]                                                                  ; clk          ; clk         ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; uart_byte_rx:uart_byte_rx_inst|STOP_BIT[0]         ; uart_byte_rx:uart_byte_rx_inst|STOP_BIT[0]                                                                  ; clk          ; clk         ; 0.000        ; 0.074      ; 0.669      ;
; 0.401 ; ctrl:ctrl_inst|led                                 ; ctrl:ctrl_inst|led                                                                                          ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; uart_byte_rx:uart_byte_rx_inst|data_byte_pre[6][2] ; uart_byte_rx:uart_byte_rx_inst|data_byte_pre[6][2]                                                          ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; uart_byte_rx:uart_byte_rx_inst|data_byte_pre[6][1] ; uart_byte_rx:uart_byte_rx_inst|data_byte_pre[6][1]                                                          ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; uart_byte_rx:uart_byte_rx_inst|data_byte_pre[6][0] ; uart_byte_rx:uart_byte_rx_inst|data_byte_pre[6][0]                                                          ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; uart_byte_rx:uart_byte_rx_inst|data_byte_pre[0][2] ; uart_byte_rx:uart_byte_rx_inst|data_byte_pre[0][2]                                                          ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; uart_byte_rx:uart_byte_rx_inst|data_byte_pre[0][1] ; uart_byte_rx:uart_byte_rx_inst|data_byte_pre[0][1]                                                          ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; uart_byte_rx:uart_byte_rx_inst|data_byte_pre[0][0] ; uart_byte_rx:uart_byte_rx_inst|data_byte_pre[0][0]                                                          ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; uart_byte_rx:uart_byte_rx_inst|data_byte_pre[3][2] ; uart_byte_rx:uart_byte_rx_inst|data_byte_pre[3][2]                                                          ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; uart_byte_rx:uart_byte_rx_inst|data_byte_pre[3][1] ; uart_byte_rx:uart_byte_rx_inst|data_byte_pre[3][1]                                                          ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; uart_byte_rx:uart_byte_rx_inst|data_byte_pre[3][0] ; uart_byte_rx:uart_byte_rx_inst|data_byte_pre[3][0]                                                          ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; uart_byte_rx:uart_byte_rx_inst|data_byte_pre[4][2] ; uart_byte_rx:uart_byte_rx_inst|data_byte_pre[4][2]                                                          ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; ctrl:ctrl_inst|addrb[0]                            ; ctrl:ctrl_inst|addrb[0]                                                                                     ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; ctrl:ctrl_inst|tx_cnt[6]                           ; ctrl:ctrl_inst|tx_cnt[6]                                                                                    ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; ctrl:ctrl_inst|tx_cnt[5]                           ; ctrl:ctrl_inst|tx_cnt[5]                                                                                    ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; ctrl:ctrl_inst|tx_cnt[2]                           ; ctrl:ctrl_inst|tx_cnt[2]                                                                                    ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; ctrl:ctrl_inst|tx_cnt[1]                           ; ctrl:ctrl_inst|tx_cnt[1]                                                                                    ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; ctrl:ctrl_inst|tx_cnt[3]                           ; ctrl:ctrl_inst|tx_cnt[3]                                                                                    ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; ctrl:ctrl_inst|tx_cnt[4]                           ; ctrl:ctrl_inst|tx_cnt[4]                                                                                    ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; ctrl:ctrl_inst|tx_cnt[0]                           ; ctrl:ctrl_inst|tx_cnt[0]                                                                                    ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; ctrl:ctrl_inst|keyup                               ; ctrl:ctrl_inst|keyup                                                                                        ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; key_filter:key_filter_inst|key_flag                ; key_filter:key_filter_inst|key_flag                                                                         ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; key_filter:key_filter_inst|key_state               ; key_filter:key_filter_inst|key_state                                                                        ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; key_filter:key_filter_inst|state.FILTER0           ; key_filter:key_filter_inst|state.FILTER0                                                                    ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; key_filter:key_filter_inst|en_cnt                  ; key_filter:key_filter_inst|en_cnt                                                                           ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; key_filter:key_filter_inst|state.FILTER1           ; key_filter:key_filter_inst|state.FILTER1                                                                    ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.402 ; uart_byte_rx:uart_byte_rx_inst|data_byte_pre[7][2] ; uart_byte_rx:uart_byte_rx_inst|data_byte_pre[7][2]                                                          ; clk          ; clk         ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; uart_byte_rx:uart_byte_rx_inst|data_byte_pre[7][1] ; uart_byte_rx:uart_byte_rx_inst|data_byte_pre[7][1]                                                          ; clk          ; clk         ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; uart_byte_rx:uart_byte_rx_inst|data_byte_pre[7][0] ; uart_byte_rx:uart_byte_rx_inst|data_byte_pre[7][0]                                                          ; clk          ; clk         ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; ctrl:ctrl_inst|addra[0]                            ; ctrl:ctrl_inst|addra[0]                                                                                     ; clk          ; clk         ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; uart_byte_rx:uart_byte_rx_inst|START_BIT[0]        ; uart_byte_rx:uart_byte_rx_inst|START_BIT[0]                                                                 ; clk          ; clk         ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; uart_byte_rx:uart_byte_rx_inst|START_BIT[1]        ; uart_byte_rx:uart_byte_rx_inst|START_BIT[1]                                                                 ; clk          ; clk         ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; uart_byte_tx:uart_byte_tx_inst|uart_state          ; uart_byte_tx:uart_byte_tx_inst|uart_state                                                                   ; clk          ; clk         ; 0.000        ; 0.072      ; 0.669      ;
; 0.441 ; uart_byte_rx:uart_byte_rx_inst|data_byte_pre[5][0] ; uart_byte_rx:uart_byte_rx_inst|data_byte_pre[5][2]                                                          ; clk          ; clk         ; 0.000        ; 0.089      ; 0.725      ;
; 0.448 ; uart_byte_rx:uart_byte_rx_inst|data_byte_pre[0][1] ; uart_byte_rx:uart_byte_rx_inst|data_byte_pre[0][2]                                                          ; clk          ; clk         ; 0.000        ; 0.073      ; 0.716      ;
; 0.454 ; uart_byte_rx:uart_byte_rx_inst|data_byte_pre[1][0] ; uart_byte_rx:uart_byte_rx_inst|data_byte_pre[1][2]                                                          ; clk          ; clk         ; 0.000        ; 0.074      ; 0.723      ;
; 0.454 ; uart_byte_rx:uart_byte_rx_inst|data_byte_pre[3][0] ; uart_byte_rx:uart_byte_rx_inst|data_byte_pre[3][2]                                                          ; clk          ; clk         ; 0.000        ; 0.073      ; 0.722      ;
; 0.455 ; uart_byte_rx:uart_byte_rx_inst|data_byte_pre[7][0] ; uart_byte_rx:uart_byte_rx_inst|data_byte_pre[7][2]                                                          ; clk          ; clk         ; 0.000        ; 0.072      ; 0.722      ;
; 0.457 ; uart_byte_rx:uart_byte_rx_inst|data_byte_pre[2][0] ; uart_byte_rx:uart_byte_rx_inst|data_byte_pre[2][2]                                                          ; clk          ; clk         ; 0.000        ; 0.074      ; 0.726      ;
; 0.457 ; uart_byte_rx:uart_byte_rx_inst|data_byte_pre[7][0] ; uart_byte_rx:uart_byte_rx_inst|data_byte_pre[7][1]                                                          ; clk          ; clk         ; 0.000        ; 0.072      ; 0.724      ;
; 0.459 ; uart_byte_rx:uart_byte_rx_inst|data_byte_pre[6][0] ; uart_byte_rx:uart_byte_rx_inst|data_byte_pre[6][2]                                                          ; clk          ; clk         ; 0.000        ; 0.073      ; 0.727      ;
; 0.469 ; key_filter:key_filter_inst|cnt_full                ; key_filter:key_filter_inst|en_cnt                                                                           ; clk          ; clk         ; 0.000        ; 0.073      ; 0.737      ;
; 0.470 ; uart_byte_rx:uart_byte_rx_inst|data_byte_pre[0][2] ; uart_byte_rx:uart_byte_rx_inst|data_byte[0]                                                                 ; clk          ; clk         ; 0.000        ; 0.073      ; 0.738      ;
; 0.482 ; uart_byte_rx:uart_byte_rx_inst|uart_rx_sync2       ; uart_byte_rx:uart_byte_rx_inst|STOP_BIT[1]                                                                  ; clk          ; clk         ; 0.000        ; 0.074      ; 0.751      ;
; 0.483 ; uart_byte_rx:uart_byte_rx_inst|uart_rx_sync2       ; uart_byte_rx:uart_byte_rx_inst|STOP_BIT[2]                                                                  ; clk          ; clk         ; 0.000        ; 0.074      ; 0.752      ;
; 0.483 ; uart_byte_rx:uart_byte_rx_inst|uart_rx_sync2       ; uart_byte_rx:uart_byte_rx_inst|STOP_BIT[0]                                                                  ; clk          ; clk         ; 0.000        ; 0.074      ; 0.752      ;
; 0.492 ; key_filter:key_filter_inst|state.FILTER1           ; key_filter:key_filter_inst|state.DOWN                                                                       ; clk          ; clk         ; 0.000        ; 0.073      ; 0.760      ;
; 0.499 ; key_filter:key_filter_inst|state.FILTER0           ; key_filter:key_filter_inst|key_state                                                                        ; clk          ; clk         ; 0.000        ; 0.073      ; 0.767      ;
; 0.500 ; ctrl:ctrl_inst|addrb[0]                            ; ram:ram_inst|altsyncram:altsyncram_component|altsyncram_8ck1:auto_generated|ram_block1a7~portb_address_reg0 ; clk          ; clk         ; 0.000        ; 0.348      ; 1.078      ;
; 0.505 ; key_filter:key_filter_inst|state.IDLE              ; key_filter:key_filter_inst|key_flag                                                                         ; clk          ; clk         ; 0.000        ; 0.073      ; 0.773      ;
; 0.517 ; ctrl:ctrl_inst|addrb[12]                           ; ram:ram_inst|altsyncram:altsyncram_component|altsyncram_8ck1:auto_generated|ram_block1a7~portb_address_reg0 ; clk          ; clk         ; 0.000        ; 0.348      ; 1.095      ;
; 0.518 ; ctrl:ctrl_inst|addrb[2]                            ; ram:ram_inst|altsyncram:altsyncram_component|altsyncram_8ck1:auto_generated|ram_block1a7~portb_address_reg0 ; clk          ; clk         ; 0.000        ; 0.348      ; 1.096      ;
; 0.521 ; ctrl:ctrl_inst|addrb[12]                           ; ram:ram_inst|altsyncram:altsyncram_component|altsyncram_8ck1:auto_generated|ram_block1a3~portb_address_reg0 ; clk          ; clk         ; 0.000        ; 0.346      ; 1.097      ;
; 0.521 ; ctrl:ctrl_inst|addrb[0]                            ; ram:ram_inst|altsyncram:altsyncram_component|altsyncram_8ck1:auto_generated|ram_block1a4~portb_address_reg0 ; clk          ; clk         ; 0.000        ; 0.348      ; 1.099      ;
; 0.521 ; ctrl:ctrl_inst|addrb[5]                            ; ram:ram_inst|altsyncram:altsyncram_component|altsyncram_8ck1:auto_generated|ram_block1a4~portb_address_reg0 ; clk          ; clk         ; 0.000        ; 0.348      ; 1.099      ;
; 0.530 ; ctrl:ctrl_inst|addrb[7]                            ; ram:ram_inst|altsyncram:altsyncram_component|altsyncram_8ck1:auto_generated|ram_block1a4~portb_address_reg0 ; clk          ; clk         ; 0.000        ; 0.348      ; 1.108      ;
; 0.534 ; ctrl:ctrl_inst|addrb[8]                            ; ram:ram_inst|altsyncram:altsyncram_component|altsyncram_8ck1:auto_generated|ram_block1a7~portb_address_reg0 ; clk          ; clk         ; 0.000        ; 0.348      ; 1.112      ;
; 0.536 ; ctrl:ctrl_inst|addrb[6]                            ; ram:ram_inst|altsyncram:altsyncram_component|altsyncram_8ck1:auto_generated|ram_block1a3~portb_address_reg0 ; clk          ; clk         ; 0.000        ; 0.346      ; 1.112      ;
; 0.539 ; ctrl:ctrl_inst|addrb[9]                            ; ram:ram_inst|altsyncram:altsyncram_component|altsyncram_8ck1:auto_generated|ram_block1a4~portb_address_reg0 ; clk          ; clk         ; 0.000        ; 0.348      ; 1.117      ;
; 0.542 ; ctrl:ctrl_inst|addrb[11]                           ; ram:ram_inst|altsyncram:altsyncram_component|altsyncram_8ck1:auto_generated|ram_block1a7~portb_address_reg0 ; clk          ; clk         ; 0.000        ; 0.348      ; 1.120      ;
; 0.546 ; ctrl:ctrl_inst|addrb[11]                           ; ram:ram_inst|altsyncram:altsyncram_component|altsyncram_8ck1:auto_generated|ram_block1a4~portb_address_reg0 ; clk          ; clk         ; 0.000        ; 0.348      ; 1.124      ;
; 0.546 ; ctrl:ctrl_inst|addrb[4]                            ; ram:ram_inst|altsyncram:altsyncram_component|altsyncram_8ck1:auto_generated|ram_block1a7~portb_address_reg0 ; clk          ; clk         ; 0.000        ; 0.348      ; 1.124      ;
; 0.547 ; ctrl:ctrl_inst|addrb[9]                            ; ram:ram_inst|altsyncram:altsyncram_component|altsyncram_8ck1:auto_generated|ram_block1a3~portb_address_reg0 ; clk          ; clk         ; 0.000        ; 0.346      ; 1.123      ;
; 0.551 ; ctrl:ctrl_inst|addrb[7]                            ; ram:ram_inst|altsyncram:altsyncram_component|altsyncram_8ck1:auto_generated|ram_block1a3~portb_address_reg0 ; clk          ; clk         ; 0.000        ; 0.346      ; 1.127      ;
; 0.553 ; ctrl:ctrl_inst|time1s[20]                          ; ctrl:ctrl_inst|time1s[21]                                                                                   ; clk          ; clk         ; 0.000        ; 0.537      ; 1.285      ;
; 0.554 ; ctrl:ctrl_inst|addrb[5]                            ; ram:ram_inst|altsyncram:altsyncram_component|altsyncram_8ck1:auto_generated|ram_block1a5~portb_address_reg0 ; clk          ; clk         ; 0.000        ; 0.344      ; 1.128      ;
; 0.555 ; ctrl:ctrl_inst|addrb[10]                           ; ram:ram_inst|altsyncram:altsyncram_component|altsyncram_8ck1:auto_generated|ram_block1a4~portb_address_reg0 ; clk          ; clk         ; 0.000        ; 0.348      ; 1.133      ;
; 0.562 ; ctrl:ctrl_inst|addrb[9]                            ; ram:ram_inst|altsyncram:altsyncram_component|altsyncram_8ck1:auto_generated|ram_block1a5~portb_address_reg0 ; clk          ; clk         ; 0.000        ; 0.344      ; 1.136      ;
; 0.562 ; ctrl:ctrl_inst|time1s[12]                          ; ctrl:ctrl_inst|time1s[13]                                                                                   ; clk          ; clk         ; 0.000        ; 0.535      ; 1.292      ;
; 0.564 ; ctrl:ctrl_inst|addrb[1]                            ; ram:ram_inst|altsyncram:altsyncram_component|altsyncram_8ck1:auto_generated|ram_block1a7~portb_address_reg0 ; clk          ; clk         ; 0.000        ; 0.348      ; 1.142      ;
; 0.564 ; uart_byte_tx:uart_byte_tx_inst|div_cnt[0]          ; uart_byte_tx:uart_byte_tx_inst|div_cnt[1]                                                                   ; clk          ; clk         ; 0.000        ; 0.536      ; 1.295      ;
; 0.564 ; uart_byte_tx:uart_byte_tx_inst|div_cnt[3]          ; uart_byte_tx:uart_byte_tx_inst|div_cnt[4]                                                                   ; clk          ; clk         ; 0.000        ; 0.536      ; 1.295      ;
; 0.565 ; ctrl:ctrl_inst|addrb[7]                            ; ram:ram_inst|altsyncram:altsyncram_component|altsyncram_8ck1:auto_generated|ram_block1a5~portb_address_reg0 ; clk          ; clk         ; 0.000        ; 0.344      ; 1.139      ;
; 0.566 ; ctrl:ctrl_inst|addrb[12]                           ; ram:ram_inst|altsyncram:altsyncram_component|altsyncram_8ck1:auto_generated|ram_block1a5~portb_address_reg0 ; clk          ; clk         ; 0.000        ; 0.344      ; 1.140      ;
; 0.566 ; uart_byte_tx:uart_byte_tx_inst|div_cnt[14]         ; uart_byte_tx:uart_byte_tx_inst|div_cnt[15]                                                                  ; clk          ; clk         ; 0.000        ; 0.536      ; 1.297      ;
; 0.569 ; uart_byte_tx:uart_byte_tx_inst|div_cnt[7]          ; uart_byte_tx:uart_byte_tx_inst|div_cnt[8]                                                                   ; clk          ; clk         ; 0.000        ; 0.536      ; 1.300      ;
; 0.569 ; ctrl:ctrl_inst|time1s[23]                          ; ctrl:ctrl_inst|time1s[24]                                                                                   ; clk          ; clk         ; 0.000        ; 0.537      ; 1.301      ;
; 0.569 ; ctrl:ctrl_inst|time1s[22]                          ; ctrl:ctrl_inst|time1s[24]                                                                                   ; clk          ; clk         ; 0.000        ; 0.537      ; 1.301      ;
; 0.571 ; ctrl:ctrl_inst|addrb[5]                            ; ram:ram_inst|altsyncram:altsyncram_component|altsyncram_8ck1:auto_generated|ram_block1a3~portb_address_reg0 ; clk          ; clk         ; 0.000        ; 0.346      ; 1.147      ;
; 0.572 ; ctrl:ctrl_inst|addrb[6]                            ; ram:ram_inst|altsyncram:altsyncram_component|altsyncram_8ck1:auto_generated|ram_block1a4~portb_address_reg0 ; clk          ; clk         ; 0.000        ; 0.348      ; 1.150      ;
; 0.578 ; uart_byte_tx:uart_byte_tx_inst|div_cnt[6]          ; uart_byte_tx:uart_byte_tx_inst|div_cnt[8]                                                                   ; clk          ; clk         ; 0.000        ; 0.536      ; 1.309      ;
; 0.579 ; ctrl:ctrl_inst|addrb[3]                            ; ram:ram_inst|altsyncram:altsyncram_component|altsyncram_8ck1:auto_generated|ram_block1a7~portb_address_reg0 ; clk          ; clk         ; 0.000        ; 0.348      ; 1.157      ;
; 0.580 ; ctrl:ctrl_inst|addrb[6]                            ; ram:ram_inst|altsyncram:altsyncram_component|altsyncram_8ck1:auto_generated|ram_block1a5~portb_address_reg0 ; clk          ; clk         ; 0.000        ; 0.344      ; 1.154      ;
; 0.581 ; uart_byte_tx:uart_byte_tx_inst|div_cnt[2]          ; uart_byte_tx:uart_byte_tx_inst|div_cnt[4]                                                                   ; clk          ; clk         ; 0.000        ; 0.536      ; 1.312      ;
; 0.600 ; uart_byte_rx:uart_byte_rx_inst|data_byte[0]        ; ram:ram_inst|altsyncram:altsyncram_component|altsyncram_8ck1:auto_generated|ram_block1a0~porta_datain_reg0  ; clk          ; clk         ; 0.000        ; 0.431      ; 1.261      ;
; 0.605 ; uart_byte_rx:uart_byte_rx_inst|data_byte[7]        ; ram:ram_inst|altsyncram:altsyncram_component|altsyncram_8ck1:auto_generated|ram_block1a7~porta_datain_reg0  ; clk          ; clk         ; 0.000        ; 0.434      ; 1.269      ;
; 0.616 ; uart_byte_rx:uart_byte_rx_inst|data_byte[4]        ; ram:ram_inst|altsyncram:altsyncram_component|altsyncram_8ck1:auto_generated|ram_block1a4~porta_datain_reg0  ; clk          ; clk         ; 0.000        ; 0.434      ; 1.280      ;
+-------+----------------------------------------------------+-------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
Design MTBF is not calculated because the design doesn't meet its timing requirements.



+------------------------------------+
; Fast 1200mV 0C Model Setup Summary ;
+-------+--------+-------------------+
; Clock ; Slack  ; End Point TNS     ;
+-------+--------+-------------------+
; clk   ; -0.996 ; -101.137          ;
+-------+--------+-------------------+


+-----------------------------------+
; Fast 1200mV 0C Model Hold Summary ;
+-------+-------+-------------------+
; Clock ; Slack ; End Point TNS     ;
+-------+-------+-------------------+
; clk   ; 0.179 ; 0.000             ;
+-------+-------+-------------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary ;
+-------+--------+---------------------------------+
; Clock ; Slack  ; End Point TNS                   ;
+-------+--------+---------------------------------+
; clk   ; -3.000 ; -250.188                        ;
+-------+--------+---------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'clk'                                                                                                                                             ;
+--------+-------------------------------------------+----------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                 ; To Node                                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------+----------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -0.996 ; uart_byte_rx:uart_byte_rx_inst|bps_cnt[1] ; uart_byte_rx:uart_byte_rx_inst|STOP_BIT[2]         ; clk          ; clk         ; 1.000        ; -0.030     ; 1.953      ;
; -0.996 ; uart_byte_rx:uart_byte_rx_inst|bps_cnt[1] ; uart_byte_rx:uart_byte_rx_inst|STOP_BIT[1]         ; clk          ; clk         ; 1.000        ; -0.030     ; 1.953      ;
; -0.996 ; uart_byte_rx:uart_byte_rx_inst|bps_cnt[1] ; uart_byte_rx:uart_byte_rx_inst|STOP_BIT[0]         ; clk          ; clk         ; 1.000        ; -0.030     ; 1.953      ;
; -0.993 ; uart_byte_rx:uart_byte_rx_inst|bps_cnt[3] ; uart_byte_rx:uart_byte_rx_inst|data_byte_pre[3][2] ; clk          ; clk         ; 1.000        ; -0.048     ; 1.932      ;
; -0.993 ; uart_byte_rx:uart_byte_rx_inst|bps_cnt[3] ; uart_byte_rx:uart_byte_rx_inst|data_byte_pre[3][1] ; clk          ; clk         ; 1.000        ; -0.048     ; 1.932      ;
; -0.993 ; uart_byte_rx:uart_byte_rx_inst|bps_cnt[3] ; uart_byte_rx:uart_byte_rx_inst|data_byte_pre[3][0] ; clk          ; clk         ; 1.000        ; -0.048     ; 1.932      ;
; -0.992 ; uart_byte_rx:uart_byte_rx_inst|bps_cnt[1] ; uart_byte_rx:uart_byte_rx_inst|data_byte_pre[3][2] ; clk          ; clk         ; 1.000        ; -0.048     ; 1.931      ;
; -0.992 ; uart_byte_rx:uart_byte_rx_inst|bps_cnt[1] ; uart_byte_rx:uart_byte_rx_inst|data_byte_pre[3][1] ; clk          ; clk         ; 1.000        ; -0.048     ; 1.931      ;
; -0.992 ; uart_byte_rx:uart_byte_rx_inst|bps_cnt[1] ; uart_byte_rx:uart_byte_rx_inst|data_byte_pre[3][0] ; clk          ; clk         ; 1.000        ; -0.048     ; 1.931      ;
; -0.942 ; uart_byte_rx:uart_byte_rx_inst|bps_cnt[4] ; uart_byte_rx:uart_byte_rx_inst|STOP_BIT[2]         ; clk          ; clk         ; 1.000        ; -0.231     ; 1.698      ;
; -0.942 ; uart_byte_rx:uart_byte_rx_inst|bps_cnt[4] ; uart_byte_rx:uart_byte_rx_inst|STOP_BIT[1]         ; clk          ; clk         ; 1.000        ; -0.231     ; 1.698      ;
; -0.942 ; uart_byte_rx:uart_byte_rx_inst|bps_cnt[4] ; uart_byte_rx:uart_byte_rx_inst|STOP_BIT[0]         ; clk          ; clk         ; 1.000        ; -0.231     ; 1.698      ;
; -0.936 ; uart_byte_rx:uart_byte_rx_inst|bps_cnt[1] ; uart_byte_rx:uart_byte_rx_inst|data_byte_pre[6][2] ; clk          ; clk         ; 1.000        ; -0.048     ; 1.875      ;
; -0.936 ; uart_byte_rx:uart_byte_rx_inst|bps_cnt[1] ; uart_byte_rx:uart_byte_rx_inst|data_byte_pre[6][1] ; clk          ; clk         ; 1.000        ; -0.048     ; 1.875      ;
; -0.936 ; uart_byte_rx:uart_byte_rx_inst|bps_cnt[1] ; uart_byte_rx:uart_byte_rx_inst|data_byte_pre[6][0] ; clk          ; clk         ; 1.000        ; -0.048     ; 1.875      ;
; -0.934 ; ctrl:ctrl_inst|time1s[6]                  ; ctrl:ctrl_inst|time1s[17]                          ; clk          ; clk         ; 1.000        ; -0.038     ; 1.883      ;
; -0.934 ; ctrl:ctrl_inst|time1s[6]                  ; ctrl:ctrl_inst|time1s[18]                          ; clk          ; clk         ; 1.000        ; -0.038     ; 1.883      ;
; -0.934 ; ctrl:ctrl_inst|time1s[6]                  ; ctrl:ctrl_inst|time1s[19]                          ; clk          ; clk         ; 1.000        ; -0.038     ; 1.883      ;
; -0.934 ; ctrl:ctrl_inst|time1s[6]                  ; ctrl:ctrl_inst|time1s[20]                          ; clk          ; clk         ; 1.000        ; -0.038     ; 1.883      ;
; -0.934 ; ctrl:ctrl_inst|time1s[6]                  ; ctrl:ctrl_inst|time1s[22]                          ; clk          ; clk         ; 1.000        ; -0.038     ; 1.883      ;
; -0.934 ; ctrl:ctrl_inst|time1s[6]                  ; ctrl:ctrl_inst|time1s[23]                          ; clk          ; clk         ; 1.000        ; -0.038     ; 1.883      ;
; -0.923 ; ctrl:ctrl_inst|time1s[13]                 ; ctrl:ctrl_inst|time1s[17]                          ; clk          ; clk         ; 1.000        ; -0.235     ; 1.675      ;
; -0.923 ; ctrl:ctrl_inst|time1s[13]                 ; ctrl:ctrl_inst|time1s[18]                          ; clk          ; clk         ; 1.000        ; -0.235     ; 1.675      ;
; -0.923 ; ctrl:ctrl_inst|time1s[13]                 ; ctrl:ctrl_inst|time1s[19]                          ; clk          ; clk         ; 1.000        ; -0.235     ; 1.675      ;
; -0.923 ; ctrl:ctrl_inst|time1s[13]                 ; ctrl:ctrl_inst|time1s[20]                          ; clk          ; clk         ; 1.000        ; -0.235     ; 1.675      ;
; -0.923 ; ctrl:ctrl_inst|time1s[13]                 ; ctrl:ctrl_inst|time1s[22]                          ; clk          ; clk         ; 1.000        ; -0.235     ; 1.675      ;
; -0.923 ; ctrl:ctrl_inst|time1s[13]                 ; ctrl:ctrl_inst|time1s[23]                          ; clk          ; clk         ; 1.000        ; -0.235     ; 1.675      ;
; -0.900 ; uart_byte_rx:uart_byte_rx_inst|bps_cnt[2] ; uart_byte_rx:uart_byte_rx_inst|data_byte_pre[3][2] ; clk          ; clk         ; 1.000        ; -0.048     ; 1.839      ;
; -0.900 ; uart_byte_rx:uart_byte_rx_inst|bps_cnt[2] ; uart_byte_rx:uart_byte_rx_inst|data_byte_pre[3][1] ; clk          ; clk         ; 1.000        ; -0.048     ; 1.839      ;
; -0.900 ; uart_byte_rx:uart_byte_rx_inst|bps_cnt[2] ; uart_byte_rx:uart_byte_rx_inst|data_byte_pre[3][0] ; clk          ; clk         ; 1.000        ; -0.048     ; 1.839      ;
; -0.899 ; ctrl:ctrl_inst|time1s[15]                 ; ctrl:ctrl_inst|time1s[17]                          ; clk          ; clk         ; 1.000        ; -0.235     ; 1.651      ;
; -0.899 ; ctrl:ctrl_inst|time1s[15]                 ; ctrl:ctrl_inst|time1s[18]                          ; clk          ; clk         ; 1.000        ; -0.235     ; 1.651      ;
; -0.899 ; ctrl:ctrl_inst|time1s[15]                 ; ctrl:ctrl_inst|time1s[19]                          ; clk          ; clk         ; 1.000        ; -0.235     ; 1.651      ;
; -0.899 ; ctrl:ctrl_inst|time1s[15]                 ; ctrl:ctrl_inst|time1s[20]                          ; clk          ; clk         ; 1.000        ; -0.235     ; 1.651      ;
; -0.899 ; ctrl:ctrl_inst|time1s[15]                 ; ctrl:ctrl_inst|time1s[22]                          ; clk          ; clk         ; 1.000        ; -0.235     ; 1.651      ;
; -0.899 ; ctrl:ctrl_inst|time1s[15]                 ; ctrl:ctrl_inst|time1s[23]                          ; clk          ; clk         ; 1.000        ; -0.235     ; 1.651      ;
; -0.892 ; ctrl:ctrl_inst|time1s[7]                  ; ctrl:ctrl_inst|time1s[17]                          ; clk          ; clk         ; 1.000        ; -0.038     ; 1.841      ;
; -0.892 ; ctrl:ctrl_inst|time1s[7]                  ; ctrl:ctrl_inst|time1s[18]                          ; clk          ; clk         ; 1.000        ; -0.038     ; 1.841      ;
; -0.892 ; ctrl:ctrl_inst|time1s[7]                  ; ctrl:ctrl_inst|time1s[19]                          ; clk          ; clk         ; 1.000        ; -0.038     ; 1.841      ;
; -0.892 ; ctrl:ctrl_inst|time1s[7]                  ; ctrl:ctrl_inst|time1s[20]                          ; clk          ; clk         ; 1.000        ; -0.038     ; 1.841      ;
; -0.892 ; ctrl:ctrl_inst|time1s[7]                  ; ctrl:ctrl_inst|time1s[22]                          ; clk          ; clk         ; 1.000        ; -0.038     ; 1.841      ;
; -0.892 ; ctrl:ctrl_inst|time1s[7]                  ; ctrl:ctrl_inst|time1s[23]                          ; clk          ; clk         ; 1.000        ; -0.038     ; 1.841      ;
; -0.885 ; uart_byte_rx:uart_byte_rx_inst|bps_cnt[4] ; uart_byte_rx:uart_byte_rx_inst|data_byte_pre[6][2] ; clk          ; clk         ; 1.000        ; -0.249     ; 1.623      ;
; -0.885 ; uart_byte_rx:uart_byte_rx_inst|bps_cnt[4] ; uart_byte_rx:uart_byte_rx_inst|data_byte_pre[6][1] ; clk          ; clk         ; 1.000        ; -0.249     ; 1.623      ;
; -0.885 ; uart_byte_rx:uart_byte_rx_inst|bps_cnt[4] ; uart_byte_rx:uart_byte_rx_inst|data_byte_pre[6][0] ; clk          ; clk         ; 1.000        ; -0.249     ; 1.623      ;
; -0.884 ; ctrl:ctrl_inst|time1s[19]                 ; ctrl:ctrl_inst|time1s[17]                          ; clk          ; clk         ; 1.000        ; -0.036     ; 1.835      ;
; -0.884 ; ctrl:ctrl_inst|time1s[19]                 ; ctrl:ctrl_inst|time1s[18]                          ; clk          ; clk         ; 1.000        ; -0.036     ; 1.835      ;
; -0.884 ; ctrl:ctrl_inst|time1s[19]                 ; ctrl:ctrl_inst|time1s[19]                          ; clk          ; clk         ; 1.000        ; -0.036     ; 1.835      ;
; -0.884 ; ctrl:ctrl_inst|time1s[19]                 ; ctrl:ctrl_inst|time1s[20]                          ; clk          ; clk         ; 1.000        ; -0.036     ; 1.835      ;
; -0.884 ; ctrl:ctrl_inst|time1s[19]                 ; ctrl:ctrl_inst|time1s[22]                          ; clk          ; clk         ; 1.000        ; -0.036     ; 1.835      ;
; -0.884 ; ctrl:ctrl_inst|time1s[19]                 ; ctrl:ctrl_inst|time1s[23]                          ; clk          ; clk         ; 1.000        ; -0.036     ; 1.835      ;
; -0.884 ; ctrl:ctrl_inst|time1s[17]                 ; ctrl:ctrl_inst|time1s[17]                          ; clk          ; clk         ; 1.000        ; -0.036     ; 1.835      ;
; -0.884 ; ctrl:ctrl_inst|time1s[17]                 ; ctrl:ctrl_inst|time1s[18]                          ; clk          ; clk         ; 1.000        ; -0.036     ; 1.835      ;
; -0.884 ; ctrl:ctrl_inst|time1s[17]                 ; ctrl:ctrl_inst|time1s[19]                          ; clk          ; clk         ; 1.000        ; -0.036     ; 1.835      ;
; -0.884 ; ctrl:ctrl_inst|time1s[17]                 ; ctrl:ctrl_inst|time1s[20]                          ; clk          ; clk         ; 1.000        ; -0.036     ; 1.835      ;
; -0.884 ; ctrl:ctrl_inst|time1s[17]                 ; ctrl:ctrl_inst|time1s[22]                          ; clk          ; clk         ; 1.000        ; -0.036     ; 1.835      ;
; -0.884 ; ctrl:ctrl_inst|time1s[17]                 ; ctrl:ctrl_inst|time1s[23]                          ; clk          ; clk         ; 1.000        ; -0.036     ; 1.835      ;
; -0.880 ; uart_byte_rx:uart_byte_rx_inst|bps_cnt[2] ; uart_byte_rx:uart_byte_rx_inst|STOP_BIT[2]         ; clk          ; clk         ; 1.000        ; -0.030     ; 1.837      ;
; -0.880 ; uart_byte_rx:uart_byte_rx_inst|bps_cnt[2] ; uart_byte_rx:uart_byte_rx_inst|STOP_BIT[1]         ; clk          ; clk         ; 1.000        ; -0.030     ; 1.837      ;
; -0.880 ; uart_byte_rx:uart_byte_rx_inst|bps_cnt[2] ; uart_byte_rx:uart_byte_rx_inst|STOP_BIT[0]         ; clk          ; clk         ; 1.000        ; -0.030     ; 1.837      ;
; -0.879 ; ctrl:ctrl_inst|time1s[16]                 ; ctrl:ctrl_inst|time1s[17]                          ; clk          ; clk         ; 1.000        ; -0.235     ; 1.631      ;
; -0.879 ; ctrl:ctrl_inst|time1s[16]                 ; ctrl:ctrl_inst|time1s[18]                          ; clk          ; clk         ; 1.000        ; -0.235     ; 1.631      ;
; -0.879 ; ctrl:ctrl_inst|time1s[16]                 ; ctrl:ctrl_inst|time1s[19]                          ; clk          ; clk         ; 1.000        ; -0.235     ; 1.631      ;
; -0.879 ; ctrl:ctrl_inst|time1s[16]                 ; ctrl:ctrl_inst|time1s[20]                          ; clk          ; clk         ; 1.000        ; -0.235     ; 1.631      ;
; -0.879 ; ctrl:ctrl_inst|time1s[16]                 ; ctrl:ctrl_inst|time1s[22]                          ; clk          ; clk         ; 1.000        ; -0.235     ; 1.631      ;
; -0.879 ; ctrl:ctrl_inst|time1s[16]                 ; ctrl:ctrl_inst|time1s[23]                          ; clk          ; clk         ; 1.000        ; -0.235     ; 1.631      ;
; -0.864 ; uart_byte_rx:uart_byte_rx_inst|bps_cnt[4] ; uart_byte_rx:uart_byte_rx_inst|bps_cnt[2]          ; clk          ; clk         ; 1.000        ; -0.238     ; 1.613      ;
; -0.864 ; uart_byte_rx:uart_byte_rx_inst|bps_cnt[4] ; uart_byte_rx:uart_byte_rx_inst|bps_cnt[1]          ; clk          ; clk         ; 1.000        ; -0.238     ; 1.613      ;
; -0.864 ; uart_byte_rx:uart_byte_rx_inst|bps_cnt[4] ; uart_byte_rx:uart_byte_rx_inst|bps_cnt[6]          ; clk          ; clk         ; 1.000        ; -0.238     ; 1.613      ;
; -0.864 ; uart_byte_rx:uart_byte_rx_inst|bps_cnt[4] ; uart_byte_rx:uart_byte_rx_inst|bps_cnt[3]          ; clk          ; clk         ; 1.000        ; -0.238     ; 1.613      ;
; -0.864 ; uart_byte_rx:uart_byte_rx_inst|bps_cnt[4] ; uart_byte_rx:uart_byte_rx_inst|bps_cnt[5]          ; clk          ; clk         ; 1.000        ; -0.238     ; 1.613      ;
; -0.864 ; uart_byte_rx:uart_byte_rx_inst|bps_cnt[4] ; uart_byte_rx:uart_byte_rx_inst|bps_cnt[0]          ; clk          ; clk         ; 1.000        ; -0.238     ; 1.613      ;
; -0.864 ; uart_byte_rx:uart_byte_rx_inst|bps_cnt[4] ; uart_byte_rx:uart_byte_rx_inst|bps_cnt[7]          ; clk          ; clk         ; 1.000        ; -0.238     ; 1.613      ;
; -0.858 ; uart_byte_rx:uart_byte_rx_inst|bps_cnt[0] ; uart_byte_rx:uart_byte_rx_inst|bps_cnt[2]          ; clk          ; clk         ; 1.000        ; -0.037     ; 1.808      ;
; -0.858 ; uart_byte_rx:uart_byte_rx_inst|bps_cnt[0] ; uart_byte_rx:uart_byte_rx_inst|bps_cnt[1]          ; clk          ; clk         ; 1.000        ; -0.037     ; 1.808      ;
; -0.858 ; uart_byte_rx:uart_byte_rx_inst|bps_cnt[0] ; uart_byte_rx:uart_byte_rx_inst|bps_cnt[6]          ; clk          ; clk         ; 1.000        ; -0.037     ; 1.808      ;
; -0.858 ; uart_byte_rx:uart_byte_rx_inst|bps_cnt[0] ; uart_byte_rx:uart_byte_rx_inst|bps_cnt[3]          ; clk          ; clk         ; 1.000        ; -0.037     ; 1.808      ;
; -0.858 ; uart_byte_rx:uart_byte_rx_inst|bps_cnt[0] ; uart_byte_rx:uart_byte_rx_inst|bps_cnt[5]          ; clk          ; clk         ; 1.000        ; -0.037     ; 1.808      ;
; -0.858 ; uart_byte_rx:uart_byte_rx_inst|bps_cnt[0] ; uart_byte_rx:uart_byte_rx_inst|bps_cnt[0]          ; clk          ; clk         ; 1.000        ; -0.037     ; 1.808      ;
; -0.858 ; uart_byte_rx:uart_byte_rx_inst|bps_cnt[0] ; uart_byte_rx:uart_byte_rx_inst|bps_cnt[7]          ; clk          ; clk         ; 1.000        ; -0.037     ; 1.808      ;
; -0.858 ; ctrl:ctrl_inst|time1s[23]                 ; ctrl:ctrl_inst|time1s[17]                          ; clk          ; clk         ; 1.000        ; -0.036     ; 1.809      ;
; -0.858 ; ctrl:ctrl_inst|time1s[23]                 ; ctrl:ctrl_inst|time1s[18]                          ; clk          ; clk         ; 1.000        ; -0.036     ; 1.809      ;
; -0.858 ; ctrl:ctrl_inst|time1s[23]                 ; ctrl:ctrl_inst|time1s[19]                          ; clk          ; clk         ; 1.000        ; -0.036     ; 1.809      ;
; -0.858 ; ctrl:ctrl_inst|time1s[23]                 ; ctrl:ctrl_inst|time1s[20]                          ; clk          ; clk         ; 1.000        ; -0.036     ; 1.809      ;
; -0.858 ; ctrl:ctrl_inst|time1s[23]                 ; ctrl:ctrl_inst|time1s[22]                          ; clk          ; clk         ; 1.000        ; -0.036     ; 1.809      ;
; -0.858 ; ctrl:ctrl_inst|time1s[23]                 ; ctrl:ctrl_inst|time1s[23]                          ; clk          ; clk         ; 1.000        ; -0.036     ; 1.809      ;
; -0.851 ; uart_byte_rx:uart_byte_rx_inst|bps_cnt[0] ; uart_byte_rx:uart_byte_rx_inst|data_byte_pre[3][2] ; clk          ; clk         ; 1.000        ; -0.048     ; 1.790      ;
; -0.851 ; uart_byte_rx:uart_byte_rx_inst|bps_cnt[0] ; uart_byte_rx:uart_byte_rx_inst|data_byte_pre[3][1] ; clk          ; clk         ; 1.000        ; -0.048     ; 1.790      ;
; -0.851 ; uart_byte_rx:uart_byte_rx_inst|bps_cnt[0] ; uart_byte_rx:uart_byte_rx_inst|data_byte_pre[3][0] ; clk          ; clk         ; 1.000        ; -0.048     ; 1.790      ;
; -0.850 ; uart_byte_rx:uart_byte_rx_inst|bps_cnt[6] ; uart_byte_rx:uart_byte_rx_inst|bps_cnt[2]          ; clk          ; clk         ; 1.000        ; -0.037     ; 1.800      ;
; -0.850 ; uart_byte_rx:uart_byte_rx_inst|bps_cnt[6] ; uart_byte_rx:uart_byte_rx_inst|bps_cnt[1]          ; clk          ; clk         ; 1.000        ; -0.037     ; 1.800      ;
; -0.850 ; uart_byte_rx:uart_byte_rx_inst|bps_cnt[6] ; uart_byte_rx:uart_byte_rx_inst|bps_cnt[6]          ; clk          ; clk         ; 1.000        ; -0.037     ; 1.800      ;
; -0.850 ; uart_byte_rx:uart_byte_rx_inst|bps_cnt[6] ; uart_byte_rx:uart_byte_rx_inst|bps_cnt[3]          ; clk          ; clk         ; 1.000        ; -0.037     ; 1.800      ;
; -0.850 ; uart_byte_rx:uart_byte_rx_inst|bps_cnt[6] ; uart_byte_rx:uart_byte_rx_inst|bps_cnt[5]          ; clk          ; clk         ; 1.000        ; -0.037     ; 1.800      ;
; -0.850 ; uart_byte_rx:uart_byte_rx_inst|bps_cnt[6] ; uart_byte_rx:uart_byte_rx_inst|bps_cnt[0]          ; clk          ; clk         ; 1.000        ; -0.037     ; 1.800      ;
; -0.850 ; uart_byte_rx:uart_byte_rx_inst|bps_cnt[6] ; uart_byte_rx:uart_byte_rx_inst|bps_cnt[7]          ; clk          ; clk         ; 1.000        ; -0.037     ; 1.800      ;
; -0.845 ; uart_byte_rx:uart_byte_rx_inst|bps_cnt[4] ; uart_byte_rx:uart_byte_rx_inst|data_byte[6]        ; clk          ; clk         ; 1.000        ; -0.240     ; 1.592      ;
; -0.845 ; uart_byte_rx:uart_byte_rx_inst|bps_cnt[4] ; uart_byte_rx:uart_byte_rx_inst|data_byte[0]        ; clk          ; clk         ; 1.000        ; -0.240     ; 1.592      ;
; -0.840 ; ctrl:ctrl_inst|time1s[21]                 ; ctrl:ctrl_inst|time1s[17]                          ; clk          ; clk         ; 1.000        ; -0.235     ; 1.592      ;
; -0.840 ; ctrl:ctrl_inst|time1s[21]                 ; ctrl:ctrl_inst|time1s[18]                          ; clk          ; clk         ; 1.000        ; -0.235     ; 1.592      ;
+--------+-------------------------------------------+----------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'clk'                                                                                                                                                                                                               ;
+-------+----------------------------------------------------+-------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                          ; To Node                                                                                                     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------+-------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.179 ; uart_byte_rx:uart_byte_rx_inst|data_byte_pre[5][2] ; uart_byte_rx:uart_byte_rx_inst|data_byte_pre[5][2]                                                          ; clk          ; clk         ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; uart_byte_rx:uart_byte_rx_inst|data_byte_pre[5][1] ; uart_byte_rx:uart_byte_rx_inst|data_byte_pre[5][1]                                                          ; clk          ; clk         ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; uart_byte_rx:uart_byte_rx_inst|data_byte_pre[5][0] ; uart_byte_rx:uart_byte_rx_inst|data_byte_pre[5][0]                                                          ; clk          ; clk         ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; uart_byte_rx:uart_byte_rx_inst|data_byte_pre[4][1] ; uart_byte_rx:uart_byte_rx_inst|data_byte_pre[4][1]                                                          ; clk          ; clk         ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; uart_byte_rx:uart_byte_rx_inst|data_byte_pre[4][0] ; uart_byte_rx:uart_byte_rx_inst|data_byte_pre[4][0]                                                          ; clk          ; clk         ; 0.000        ; 0.044      ; 0.307      ;
; 0.186 ; ctrl:ctrl_inst|led                                 ; ctrl:ctrl_inst|led                                                                                          ; clk          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; uart_byte_rx:uart_byte_rx_inst|data_byte_pre[6][2] ; uart_byte_rx:uart_byte_rx_inst|data_byte_pre[6][2]                                                          ; clk          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; uart_byte_rx:uart_byte_rx_inst|data_byte_pre[6][1] ; uart_byte_rx:uart_byte_rx_inst|data_byte_pre[6][1]                                                          ; clk          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; uart_byte_rx:uart_byte_rx_inst|data_byte_pre[6][0] ; uart_byte_rx:uart_byte_rx_inst|data_byte_pre[6][0]                                                          ; clk          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; uart_byte_rx:uart_byte_rx_inst|data_byte_pre[1][2] ; uart_byte_rx:uart_byte_rx_inst|data_byte_pre[1][2]                                                          ; clk          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; uart_byte_rx:uart_byte_rx_inst|data_byte_pre[1][1] ; uart_byte_rx:uart_byte_rx_inst|data_byte_pre[1][1]                                                          ; clk          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; uart_byte_rx:uart_byte_rx_inst|data_byte_pre[1][0] ; uart_byte_rx:uart_byte_rx_inst|data_byte_pre[1][0]                                                          ; clk          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; uart_byte_rx:uart_byte_rx_inst|data_byte_pre[0][2] ; uart_byte_rx:uart_byte_rx_inst|data_byte_pre[0][2]                                                          ; clk          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; uart_byte_rx:uart_byte_rx_inst|data_byte_pre[0][1] ; uart_byte_rx:uart_byte_rx_inst|data_byte_pre[0][1]                                                          ; clk          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; uart_byte_rx:uart_byte_rx_inst|data_byte_pre[0][0] ; uart_byte_rx:uart_byte_rx_inst|data_byte_pre[0][0]                                                          ; clk          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; uart_byte_rx:uart_byte_rx_inst|data_byte_pre[2][2] ; uart_byte_rx:uart_byte_rx_inst|data_byte_pre[2][2]                                                          ; clk          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; uart_byte_rx:uart_byte_rx_inst|data_byte_pre[2][1] ; uart_byte_rx:uart_byte_rx_inst|data_byte_pre[2][1]                                                          ; clk          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; uart_byte_rx:uart_byte_rx_inst|data_byte_pre[2][0] ; uart_byte_rx:uart_byte_rx_inst|data_byte_pre[2][0]                                                          ; clk          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; uart_byte_rx:uart_byte_rx_inst|data_byte_pre[3][2] ; uart_byte_rx:uart_byte_rx_inst|data_byte_pre[3][2]                                                          ; clk          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; uart_byte_rx:uart_byte_rx_inst|data_byte_pre[3][1] ; uart_byte_rx:uart_byte_rx_inst|data_byte_pre[3][1]                                                          ; clk          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; uart_byte_rx:uart_byte_rx_inst|data_byte_pre[3][0] ; uart_byte_rx:uart_byte_rx_inst|data_byte_pre[3][0]                                                          ; clk          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; uart_byte_rx:uart_byte_rx_inst|STOP_BIT[2]         ; uart_byte_rx:uart_byte_rx_inst|STOP_BIT[2]                                                                  ; clk          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; uart_byte_rx:uart_byte_rx_inst|STOP_BIT[1]         ; uart_byte_rx:uart_byte_rx_inst|STOP_BIT[1]                                                                  ; clk          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; uart_byte_rx:uart_byte_rx_inst|STOP_BIT[0]         ; uart_byte_rx:uart_byte_rx_inst|STOP_BIT[0]                                                                  ; clk          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; ctrl:ctrl_inst|tx_cnt[6]                           ; ctrl:ctrl_inst|tx_cnt[6]                                                                                    ; clk          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; ctrl:ctrl_inst|tx_cnt[5]                           ; ctrl:ctrl_inst|tx_cnt[5]                                                                                    ; clk          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; ctrl:ctrl_inst|tx_cnt[2]                           ; ctrl:ctrl_inst|tx_cnt[2]                                                                                    ; clk          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; ctrl:ctrl_inst|tx_cnt[1]                           ; ctrl:ctrl_inst|tx_cnt[1]                                                                                    ; clk          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; ctrl:ctrl_inst|tx_cnt[3]                           ; ctrl:ctrl_inst|tx_cnt[3]                                                                                    ; clk          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; ctrl:ctrl_inst|tx_cnt[4]                           ; ctrl:ctrl_inst|tx_cnt[4]                                                                                    ; clk          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; ctrl:ctrl_inst|keyup                               ; ctrl:ctrl_inst|keyup                                                                                        ; clk          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.187 ; uart_byte_rx:uart_byte_rx_inst|data_byte_pre[4][2] ; uart_byte_rx:uart_byte_rx_inst|data_byte_pre[4][2]                                                          ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; uart_byte_rx:uart_byte_rx_inst|data_byte_pre[7][2] ; uart_byte_rx:uart_byte_rx_inst|data_byte_pre[7][2]                                                          ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; uart_byte_rx:uart_byte_rx_inst|data_byte_pre[7][1] ; uart_byte_rx:uart_byte_rx_inst|data_byte_pre[7][1]                                                          ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; uart_byte_rx:uart_byte_rx_inst|data_byte_pre[7][0] ; uart_byte_rx:uart_byte_rx_inst|data_byte_pre[7][0]                                                          ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; ctrl:ctrl_inst|addra[0]                            ; ctrl:ctrl_inst|addra[0]                                                                                     ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; uart_byte_rx:uart_byte_rx_inst|START_BIT[0]        ; uart_byte_rx:uart_byte_rx_inst|START_BIT[0]                                                                 ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; uart_byte_rx:uart_byte_rx_inst|START_BIT[1]        ; uart_byte_rx:uart_byte_rx_inst|START_BIT[1]                                                                 ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; ctrl:ctrl_inst|addrb[0]                            ; ctrl:ctrl_inst|addrb[0]                                                                                     ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; uart_byte_tx:uart_byte_tx_inst|uart_state          ; uart_byte_tx:uart_byte_tx_inst|uart_state                                                                   ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; ctrl:ctrl_inst|tx_cnt[0]                           ; ctrl:ctrl_inst|tx_cnt[0]                                                                                    ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; key_filter:key_filter_inst|key_flag                ; key_filter:key_filter_inst|key_flag                                                                         ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; key_filter:key_filter_inst|key_state               ; key_filter:key_filter_inst|key_state                                                                        ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; key_filter:key_filter_inst|state.FILTER0           ; key_filter:key_filter_inst|state.FILTER0                                                                    ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; key_filter:key_filter_inst|en_cnt                  ; key_filter:key_filter_inst|en_cnt                                                                           ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; key_filter:key_filter_inst|state.FILTER1           ; key_filter:key_filter_inst|state.FILTER1                                                                    ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.191 ; uart_byte_rx:uart_byte_rx_inst|data_byte_pre[5][0] ; uart_byte_rx:uart_byte_rx_inst|data_byte_pre[5][2]                                                          ; clk          ; clk         ; 0.000        ; 0.044      ; 0.319      ;
; 0.193 ; uart_byte_rx:uart_byte_rx_inst|data_byte_pre[0][2] ; uart_byte_rx:uart_byte_rx_inst|data_byte[0]                                                                 ; clk          ; clk         ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; uart_byte_rx:uart_byte_rx_inst|data_byte_pre[0][1] ; uart_byte_rx:uart_byte_rx_inst|data_byte_pre[0][2]                                                          ; clk          ; clk         ; 0.000        ; 0.037      ; 0.314      ;
; 0.196 ; uart_byte_rx:uart_byte_rx_inst|data_byte_pre[3][0] ; uart_byte_rx:uart_byte_rx_inst|data_byte_pre[3][2]                                                          ; clk          ; clk         ; 0.000        ; 0.037      ; 0.317      ;
; 0.197 ; uart_byte_rx:uart_byte_rx_inst|data_byte_pre[1][0] ; uart_byte_rx:uart_byte_rx_inst|data_byte_pre[1][2]                                                          ; clk          ; clk         ; 0.000        ; 0.037      ; 0.318      ;
; 0.197 ; uart_byte_rx:uart_byte_rx_inst|data_byte_pre[7][0] ; uart_byte_rx:uart_byte_rx_inst|data_byte_pre[7][2]                                                          ; clk          ; clk         ; 0.000        ; 0.036      ; 0.317      ;
; 0.199 ; uart_byte_rx:uart_byte_rx_inst|data_byte_pre[7][0] ; uart_byte_rx:uart_byte_rx_inst|data_byte_pre[7][1]                                                          ; clk          ; clk         ; 0.000        ; 0.036      ; 0.319      ;
; 0.200 ; ctrl:ctrl_inst|addrb[0]                            ; ram:ram_inst|altsyncram:altsyncram_component|altsyncram_8ck1:auto_generated|ram_block1a7~portb_address_reg0 ; clk          ; clk         ; 0.000        ; 0.178      ; 0.482      ;
; 0.200 ; uart_byte_rx:uart_byte_rx_inst|data_byte_pre[6][0] ; uart_byte_rx:uart_byte_rx_inst|data_byte_pre[6][2]                                                          ; clk          ; clk         ; 0.000        ; 0.037      ; 0.321      ;
; 0.200 ; uart_byte_rx:uart_byte_rx_inst|data_byte_pre[2][0] ; uart_byte_rx:uart_byte_rx_inst|data_byte_pre[2][2]                                                          ; clk          ; clk         ; 0.000        ; 0.037      ; 0.321      ;
; 0.202 ; ctrl:ctrl_inst|addrb[12]                           ; ram:ram_inst|altsyncram:altsyncram_component|altsyncram_8ck1:auto_generated|ram_block1a7~portb_address_reg0 ; clk          ; clk         ; 0.000        ; 0.178      ; 0.484      ;
; 0.203 ; ctrl:ctrl_inst|addrb[5]                            ; ram:ram_inst|altsyncram:altsyncram_component|altsyncram_8ck1:auto_generated|ram_block1a4~portb_address_reg0 ; clk          ; clk         ; 0.000        ; 0.179      ; 0.486      ;
; 0.204 ; ctrl:ctrl_inst|addrb[12]                           ; ram:ram_inst|altsyncram:altsyncram_component|altsyncram_8ck1:auto_generated|ram_block1a3~portb_address_reg0 ; clk          ; clk         ; 0.000        ; 0.177      ; 0.485      ;
; 0.207 ; ctrl:ctrl_inst|addrb[7]                            ; ram:ram_inst|altsyncram:altsyncram_component|altsyncram_8ck1:auto_generated|ram_block1a4~portb_address_reg0 ; clk          ; clk         ; 0.000        ; 0.179      ; 0.490      ;
; 0.207 ; key_filter:key_filter_inst|state.FILTER1           ; key_filter:key_filter_inst|state.DOWN                                                                       ; clk          ; clk         ; 0.000        ; 0.036      ; 0.327      ;
; 0.209 ; key_filter:key_filter_inst|cnt_full                ; key_filter:key_filter_inst|en_cnt                                                                           ; clk          ; clk         ; 0.000        ; 0.036      ; 0.329      ;
; 0.210 ; ctrl:ctrl_inst|addrb[0]                            ; ram:ram_inst|altsyncram:altsyncram_component|altsyncram_8ck1:auto_generated|ram_block1a4~portb_address_reg0 ; clk          ; clk         ; 0.000        ; 0.179      ; 0.493      ;
; 0.211 ; ctrl:ctrl_inst|addrb[6]                            ; ram:ram_inst|altsyncram:altsyncram_component|altsyncram_8ck1:auto_generated|ram_block1a3~portb_address_reg0 ; clk          ; clk         ; 0.000        ; 0.177      ; 0.492      ;
; 0.211 ; ctrl:ctrl_inst|addrb[9]                            ; ram:ram_inst|altsyncram:altsyncram_component|altsyncram_8ck1:auto_generated|ram_block1a4~portb_address_reg0 ; clk          ; clk         ; 0.000        ; 0.179      ; 0.494      ;
; 0.211 ; key_filter:key_filter_inst|state.FILTER0           ; key_filter:key_filter_inst|key_state                                                                        ; clk          ; clk         ; 0.000        ; 0.036      ; 0.331      ;
; 0.212 ; ctrl:ctrl_inst|addrb[2]                            ; ram:ram_inst|altsyncram:altsyncram_component|altsyncram_8ck1:auto_generated|ram_block1a7~portb_address_reg0 ; clk          ; clk         ; 0.000        ; 0.178      ; 0.494      ;
; 0.212 ; uart_byte_rx:uart_byte_rx_inst|uart_rx_sync2       ; uart_byte_rx:uart_byte_rx_inst|STOP_BIT[1]                                                                  ; clk          ; clk         ; 0.000        ; 0.037      ; 0.333      ;
; 0.212 ; uart_byte_rx:uart_byte_rx_inst|uart_rx_sync2       ; uart_byte_rx:uart_byte_rx_inst|STOP_BIT[0]                                                                  ; clk          ; clk         ; 0.000        ; 0.037      ; 0.333      ;
; 0.212 ; key_filter:key_filter_inst|state.IDLE              ; key_filter:key_filter_inst|key_flag                                                                         ; clk          ; clk         ; 0.000        ; 0.036      ; 0.332      ;
; 0.213 ; uart_byte_rx:uart_byte_rx_inst|uart_rx_sync2       ; uart_byte_rx:uart_byte_rx_inst|STOP_BIT[2]                                                                  ; clk          ; clk         ; 0.000        ; 0.037      ; 0.334      ;
; 0.217 ; ctrl:ctrl_inst|addrb[9]                            ; ram:ram_inst|altsyncram:altsyncram_component|altsyncram_8ck1:auto_generated|ram_block1a3~portb_address_reg0 ; clk          ; clk         ; 0.000        ; 0.177      ; 0.498      ;
; 0.217 ; ctrl:ctrl_inst|addrb[10]                           ; ram:ram_inst|altsyncram:altsyncram_component|altsyncram_8ck1:auto_generated|ram_block1a4~portb_address_reg0 ; clk          ; clk         ; 0.000        ; 0.179      ; 0.500      ;
; 0.217 ; ctrl:ctrl_inst|addrb[11]                           ; ram:ram_inst|altsyncram:altsyncram_component|altsyncram_8ck1:auto_generated|ram_block1a4~portb_address_reg0 ; clk          ; clk         ; 0.000        ; 0.179      ; 0.500      ;
; 0.218 ; ctrl:ctrl_inst|addrb[7]                            ; ram:ram_inst|altsyncram:altsyncram_component|altsyncram_8ck1:auto_generated|ram_block1a3~portb_address_reg0 ; clk          ; clk         ; 0.000        ; 0.177      ; 0.499      ;
; 0.218 ; ctrl:ctrl_inst|addrb[8]                            ; ram:ram_inst|altsyncram:altsyncram_component|altsyncram_8ck1:auto_generated|ram_block1a7~portb_address_reg0 ; clk          ; clk         ; 0.000        ; 0.178      ; 0.500      ;
; 0.222 ; ctrl:ctrl_inst|addrb[4]                            ; ram:ram_inst|altsyncram:altsyncram_component|altsyncram_8ck1:auto_generated|ram_block1a7~portb_address_reg0 ; clk          ; clk         ; 0.000        ; 0.178      ; 0.504      ;
; 0.224 ; ctrl:ctrl_inst|addrb[5]                            ; ram:ram_inst|altsyncram:altsyncram_component|altsyncram_8ck1:auto_generated|ram_block1a5~portb_address_reg0 ; clk          ; clk         ; 0.000        ; 0.175      ; 0.503      ;
; 0.224 ; ctrl:ctrl_inst|addrb[11]                           ; ram:ram_inst|altsyncram:altsyncram_component|altsyncram_8ck1:auto_generated|ram_block1a7~portb_address_reg0 ; clk          ; clk         ; 0.000        ; 0.178      ; 0.506      ;
; 0.225 ; ctrl:ctrl_inst|addrb[5]                            ; ram:ram_inst|altsyncram:altsyncram_component|altsyncram_8ck1:auto_generated|ram_block1a3~portb_address_reg0 ; clk          ; clk         ; 0.000        ; 0.177      ; 0.506      ;
; 0.225 ; ctrl:ctrl_inst|addrb[6]                            ; ram:ram_inst|altsyncram:altsyncram_component|altsyncram_8ck1:auto_generated|ram_block1a4~portb_address_reg0 ; clk          ; clk         ; 0.000        ; 0.179      ; 0.508      ;
; 0.227 ; ctrl:ctrl_inst|addrb[9]                            ; ram:ram_inst|altsyncram:altsyncram_component|altsyncram_8ck1:auto_generated|ram_block1a5~portb_address_reg0 ; clk          ; clk         ; 0.000        ; 0.175      ; 0.506      ;
; 0.227 ; ctrl:ctrl_inst|addrb[12]                           ; ram:ram_inst|altsyncram:altsyncram_component|altsyncram_8ck1:auto_generated|ram_block1a5~portb_address_reg0 ; clk          ; clk         ; 0.000        ; 0.175      ; 0.506      ;
; 0.227 ; ctrl:ctrl_inst|addrb[1]                            ; ram:ram_inst|altsyncram:altsyncram_component|altsyncram_8ck1:auto_generated|ram_block1a7~portb_address_reg0 ; clk          ; clk         ; 0.000        ; 0.178      ; 0.509      ;
; 0.230 ; ctrl:ctrl_inst|addrb[7]                            ; ram:ram_inst|altsyncram:altsyncram_component|altsyncram_8ck1:auto_generated|ram_block1a5~portb_address_reg0 ; clk          ; clk         ; 0.000        ; 0.175      ; 0.509      ;
; 0.234 ; ctrl:ctrl_inst|addrb[3]                            ; ram:ram_inst|altsyncram:altsyncram_component|altsyncram_8ck1:auto_generated|ram_block1a7~portb_address_reg0 ; clk          ; clk         ; 0.000        ; 0.178      ; 0.516      ;
; 0.235 ; ctrl:ctrl_inst|addrb[6]                            ; ram:ram_inst|altsyncram:altsyncram_component|altsyncram_8ck1:auto_generated|ram_block1a5~portb_address_reg0 ; clk          ; clk         ; 0.000        ; 0.175      ; 0.514      ;
; 0.243 ; uart_byte_rx:uart_byte_rx_inst|data_byte[0]        ; ram:ram_inst|altsyncram:altsyncram_component|altsyncram_8ck1:auto_generated|ram_block1a0~porta_datain_reg0  ; clk          ; clk         ; 0.000        ; 0.230      ; 0.577      ;
; 0.247 ; uart_byte_rx:uart_byte_rx_inst|data_byte[7]        ; ram:ram_inst|altsyncram:altsyncram_component|altsyncram_8ck1:auto_generated|ram_block1a7~porta_datain_reg0  ; clk          ; clk         ; 0.000        ; 0.230      ; 0.581      ;
; 0.249 ; uart_byte_rx:uart_byte_rx_inst|data_byte[4]        ; ram:ram_inst|altsyncram:altsyncram_component|altsyncram_8ck1:auto_generated|ram_block1a4~porta_datain_reg0  ; clk          ; clk         ; 0.000        ; 0.231      ; 0.584      ;
; 0.253 ; uart_byte_tx:uart_byte_tx_inst|div_cnt[3]          ; uart_byte_tx:uart_byte_tx_inst|div_cnt[4]                                                                   ; clk          ; clk         ; 0.000        ; 0.237      ; 0.574      ;
; 0.254 ; ctrl:ctrl_inst|addra[4]                            ; ram:ram_inst|altsyncram:altsyncram_component|altsyncram_8ck1:auto_generated|ram_block1a4~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.227      ; 0.585      ;
; 0.254 ; uart_byte_tx:uart_byte_tx_inst|div_cnt[7]          ; uart_byte_tx:uart_byte_tx_inst|div_cnt[8]                                                                   ; clk          ; clk         ; 0.000        ; 0.237      ; 0.575      ;
; 0.257 ; ctrl:ctrl_inst|time1s[23]                          ; ctrl:ctrl_inst|time1s[24]                                                                                   ; clk          ; clk         ; 0.000        ; 0.235      ; 0.576      ;
; 0.259 ; ctrl:ctrl_inst|time1s[20]                          ; ctrl:ctrl_inst|time1s[21]                                                                                   ; clk          ; clk         ; 0.000        ; 0.235      ; 0.578      ;
; 0.262 ; ctrl:ctrl_inst|addra[7]                            ; ram:ram_inst|altsyncram:altsyncram_component|altsyncram_8ck1:auto_generated|ram_block1a4~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.227      ; 0.593      ;
; 0.263 ; ctrl:ctrl_inst|addra[3]                            ; ram:ram_inst|altsyncram:altsyncram_component|altsyncram_8ck1:auto_generated|ram_block1a4~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.227      ; 0.594      ;
; 0.263 ; uart_byte_tx:uart_byte_tx_inst|div_cnt[0]          ; uart_byte_tx:uart_byte_tx_inst|div_cnt[1]                                                                   ; clk          ; clk         ; 0.000        ; 0.237      ; 0.584      ;
; 0.263 ; ctrl:ctrl_inst|time1s[22]                          ; ctrl:ctrl_inst|time1s[24]                                                                                   ; clk          ; clk         ; 0.000        ; 0.235      ; 0.582      ;
; 0.264 ; uart_byte_tx:uart_byte_tx_inst|div_cnt[14]         ; uart_byte_tx:uart_byte_tx_inst|div_cnt[15]                                                                  ; clk          ; clk         ; 0.000        ; 0.237      ; 0.585      ;
+-------+----------------------------------------------------+-------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
Design MTBF is not calculated because the design doesn't meet its timing requirements.



+--------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                            ;
+------------------+----------+-------+----------+---------+---------------------+
; Clock            ; Setup    ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------+----------+-------+----------+---------+---------------------+
; Worst-case Slack ; -3.725   ; 0.179 ; N/A      ; N/A     ; -3.201              ;
;  clk             ; -3.725   ; 0.179 ; N/A      ; N/A     ; -3.201              ;
; Design-wide TNS  ; -522.483 ; 0.0   ; 0.0      ; 0.0     ; -412.083            ;
;  clk             ; -522.483 ; 0.000 ; N/A      ; N/A     ; -412.083            ;
+------------------+----------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; uart_tx       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; led           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; clk                     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; reset_n                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; uart_rx                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; key_in                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; uart_tx       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; led           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.74e-09 V                   ; 2.37 V              ; -0.0346 V           ; 0.198 V                              ; 0.094 V                              ; 3.14e-10 s                  ; 2.92e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.74e-09 V                  ; 2.37 V             ; -0.0346 V          ; 0.198 V                             ; 0.094 V                             ; 3.14e-10 s                 ; 2.92e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.57e-09 V                   ; 2.37 V              ; -0.00683 V          ; 0.171 V                              ; 0.018 V                              ; 4.97e-10 s                  ; 6.66e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.57e-09 V                  ; 2.37 V             ; -0.00683 V         ; 0.171 V                             ; 0.018 V                             ; 4.97e-10 s                 ; 6.66e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; uart_tx       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; led           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.55e-07 V                   ; 2.35 V              ; -0.00221 V          ; 0.097 V                              ; 0.005 V                              ; 4.49e-10 s                  ; 3.85e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.55e-07 V                  ; 2.35 V             ; -0.00221 V         ; 0.097 V                             ; 0.005 V                             ; 4.49e-10 s                 ; 3.85e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.54e-07 V                   ; 2.34 V              ; -0.00774 V          ; 0.109 V                              ; 0.026 V                              ; 6.58e-10 s                  ; 8.24e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.54e-07 V                  ; 2.34 V             ; -0.00774 V         ; 0.109 V                             ; 0.026 V                             ; 6.58e-10 s                 ; 8.24e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; uart_tx       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; led           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------+
; Setup Transfers                                                   ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; clk        ; clk      ; 4068     ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Hold Transfers                                                    ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; clk        ; clk      ; 4068     ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 3     ; 3    ;
; Unconstrained Input Port Paths  ; 199   ; 199  ;
; Unconstrained Output Ports      ; 2     ; 2    ;
; Unconstrained Output Port Paths ; 2     ; 2    ;
+---------------------------------+-------+------+


+-------------------------------------+
; Clock Status Summary                ;
+--------+-------+------+-------------+
; Target ; Clock ; Type ; Status      ;
+--------+-------+------+-------------+
; clk    ; clk   ; Base ; Constrained ;
+--------+-------+------+-------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; key_in     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; reset_n    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; uart_rx    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; led         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; uart_tx     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; key_in     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; reset_n    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; uart_rx    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; led         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; uart_tx     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition
    Info: Processing started: Tue Jul 09 20:38:23 2024
Info: Command: quartus_sta top -c top
Info: qsta_default_script.tcl version: #1
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 10 of the 10 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'top.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name clk clk
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -3.725
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.725            -522.483 clk 
Info (332146): Worst-case hold slack is 0.433
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.433               0.000 clk 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.201
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.201            -412.083 clk 
Info (332114): Report Metastability: Found 2 synchronizer chains.
    Info (332114): Design MTBF is not calculated because the design doesn't meet its timing requirements.
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -3.422
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.422            -472.288 clk 
Info (332146): Worst-case hold slack is 0.382
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.382               0.000 clk 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.201
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.201            -412.083 clk 
Info (332114): Report Metastability: Found 2 synchronizer chains.
    Info (332114): Design MTBF is not calculated because the design doesn't meet its timing requirements.
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -0.996
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.996            -101.137 clk 
Info (332146): Worst-case hold slack is 0.179
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.179               0.000 clk 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000            -250.188 clk 
Info (332114): Report Metastability: Found 2 synchronizer chains.
    Info (332114): Design MTBF is not calculated because the design doesn't meet its timing requirements.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 4825 megabytes
    Info: Processing ended: Tue Jul 09 20:38:24 2024
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:00


