

================================================================
== Vivado HLS Report for 'data_mover'
================================================================
* Date:           Sun Jun 10 20:20:21 2018

* Version:        2018.1 (Build 2188600 on Wed Apr 04 19:04:02 MDT 2018)
* Project:        datamover
* Solution:       production
* Product family: zynq
* Target device:  xc7z020clg400-3


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   6.50|      4.50|        2.00|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+----------+-----+----------+---------+
    |     Latency    |    Interval    | Pipeline|
    | min |    max   | min |    max   |   Type  |
    +-----+----------+-----+----------+---------+
    |    6|  16794126|    6|  16794126|   none  |
    +-----+----------+-----+----------+---------+

    + Detail: 
        * Instance: 
        +-------------------+---------+-----+----------+-----+----------+---------+
        |                   |         |     Latency    |    Interval    | Pipeline|
        |      Instance     |  Module | min |    max   | min |    max   |   Type  |
        +-------------------+---------+-----+----------+-----+----------+---------+
        |grp_tx_loop_fu_80  |tx_loop  |    4|  16794124|    4|  16794124|   none  |
        +-------------------+---------+-----+----------+-----+----------+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|     76|
|FIFO             |        -|      -|       -|      -|
|Instance         |        6|      -|    1029|   1680|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|     78|
|Register         |        -|      -|      83|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        6|      0|    1112|   1834|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        2|      0|       1|      3|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +----------------------------+--------------------------+---------+-------+-----+-----+
    |          Instance          |          Module          | BRAM_18K| DSP48E|  FF | LUT |
    +----------------------------+--------------------------+---------+-------+-----+-----+
    |data_mover_DMA_m_axi_U      |data_mover_DMA_m_axi      |        4|      0|  566|  766|
    |data_mover_control_s_axi_U  |data_mover_control_s_axi  |        0|      0|  174|  268|
    |grp_tx_loop_fu_80           |tx_loop                   |        2|      0|  289|  646|
    +----------------------------+--------------------------+---------+-------+-----+-----+
    |Total                       |                          |        6|      0| 1029| 1680|
    +----------------------------+--------------------------+---------+-------+-----+-----+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------------------+----------+-------+---+----+------------+------------+
    |            Variable Name           | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------------------+----------+-------+---+----+------------+------------+
    |tmp_9_i_fu_126_p2                   |     +    |      0|  0|  20|           1|          13|
    |data_tx_V_V_1_load_A                |    and   |      0|  0|   2|           1|           1|
    |data_tx_V_V_1_load_B                |    and   |      0|  0|   2|           1|           1|
    |data_tx_V_V_1_state_cmp_full        |   icmp   |      0|  0|   8|           2|           1|
    |tmp_i_fu_106_p2                     |   icmp   |      0|  0|  13|          12|           1|
    |ap_sync_grp_tx_loop_fu_80_ap_done   |    or    |      0|  0|   2|           1|           1|
    |ap_sync_grp_tx_loop_fu_80_ap_ready  |    or    |      0|  0|   2|           1|           1|
    |tx_final_burst_lengt_fu_132_p3      |  select  |      0|  0|  14|           1|          14|
    |tx_loop_count_V_fu_141_p3           |  select  |      0|  0|  13|           1|          13|
    +------------------------------------+----------+-------+---+----+------------+------------+
    |Total                               |          |      0|  0|  76|          21|          46|
    +------------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------------+----+-----------+-----+-----------+
    |          Name          | LUT| Input Size| Bits| Total Bits|
    +------------------------+----+-----------+-----+-----------+
    |DMA_ARVALID             |   9|          2|    1|          2|
    |DMA_RREADY              |   9|          2|    1|          2|
    |ap_NS_fsm               |  21|          4|    1|          4|
    |data_rx_V_V_0_state     |  15|          3|    2|          6|
    |data_tx_V_V_1_data_out  |   9|          2|    8|         16|
    |data_tx_V_V_1_state     |  15|          3|    2|          6|
    +------------------------+----+-----------+-----+-----------+
    |Total                   |  78|         16|   15|         36|
    +------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------+----+----+-----+-----------+
    |                  Name                  | FF | LUT| Bits| Const Bits|
    +----------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                               |   3|   0|    3|          0|
    |ap_sync_reg_grp_tx_loop_fu_80_ap_done   |   1|   0|    1|          0|
    |ap_sync_reg_grp_tx_loop_fu_80_ap_ready  |   1|   0|    1|          0|
    |data_rx_V_V_0_state                     |   2|   0|    2|          0|
    |data_tx_V_V_1_payload_A                 |   8|   0|    8|          0|
    |data_tx_V_V_1_payload_B                 |   8|   0|    8|          0|
    |data_tx_V_V_1_sel_rd                    |   1|   0|    1|          0|
    |data_tx_V_V_1_sel_wr                    |   1|   0|    1|          0|
    |data_tx_V_V_1_state                     |   2|   0|    2|          0|
    |grp_tx_loop_fu_80_ap_start_reg          |   1|   0|    1|          0|
    |tx_buffer_V1_reg_150                    |  29|   0|   29|          0|
    |tx_final_burst_lengt_reg_155            |  13|   0|   13|          0|
    |tx_loop_count_V_reg_160                 |  13|   0|   13|          0|
    +----------------------------------------+----+----+-----+-----------+
    |Total                                   |  83|   0|   83|          0|
    +----------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+--------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------------------+-----+-----+------------+--------------+--------------+
|s_axi_control_AWVALID  |  in |    1|    s_axi   |    control   |    pointer   |
|s_axi_control_AWREADY  | out |    1|    s_axi   |    control   |    pointer   |
|s_axi_control_AWADDR   |  in |    6|    s_axi   |    control   |    pointer   |
|s_axi_control_WVALID   |  in |    1|    s_axi   |    control   |    pointer   |
|s_axi_control_WREADY   | out |    1|    s_axi   |    control   |    pointer   |
|s_axi_control_WDATA    |  in |   32|    s_axi   |    control   |    pointer   |
|s_axi_control_WSTRB    |  in |    4|    s_axi   |    control   |    pointer   |
|s_axi_control_ARVALID  |  in |    1|    s_axi   |    control   |    pointer   |
|s_axi_control_ARREADY  | out |    1|    s_axi   |    control   |    pointer   |
|s_axi_control_ARADDR   |  in |    6|    s_axi   |    control   |    pointer   |
|s_axi_control_RVALID   | out |    1|    s_axi   |    control   |    pointer   |
|s_axi_control_RREADY   |  in |    1|    s_axi   |    control   |    pointer   |
|s_axi_control_RDATA    | out |   32|    s_axi   |    control   |    pointer   |
|s_axi_control_RRESP    | out |    2|    s_axi   |    control   |    pointer   |
|s_axi_control_BVALID   | out |    1|    s_axi   |    control   |    pointer   |
|s_axi_control_BREADY   |  in |    1|    s_axi   |    control   |    pointer   |
|s_axi_control_BRESP    | out |    2|    s_axi   |    control   |    pointer   |
|ap_clk                 |  in |    1| ap_ctrl_hs |  data_mover  | return value |
|ap_rst_n               |  in |    1| ap_ctrl_hs |  data_mover  | return value |
|interrupt              | out |    1| ap_ctrl_hs |  data_mover  | return value |
|m_axi_DMA_AWVALID      | out |    1|    m_axi   |      DMA     |    pointer   |
|m_axi_DMA_AWREADY      |  in |    1|    m_axi   |      DMA     |    pointer   |
|m_axi_DMA_AWADDR       | out |   32|    m_axi   |      DMA     |    pointer   |
|m_axi_DMA_AWID         | out |    1|    m_axi   |      DMA     |    pointer   |
|m_axi_DMA_AWLEN        | out |    8|    m_axi   |      DMA     |    pointer   |
|m_axi_DMA_AWSIZE       | out |    3|    m_axi   |      DMA     |    pointer   |
|m_axi_DMA_AWBURST      | out |    2|    m_axi   |      DMA     |    pointer   |
|m_axi_DMA_AWLOCK       | out |    2|    m_axi   |      DMA     |    pointer   |
|m_axi_DMA_AWCACHE      | out |    4|    m_axi   |      DMA     |    pointer   |
|m_axi_DMA_AWPROT       | out |    3|    m_axi   |      DMA     |    pointer   |
|m_axi_DMA_AWQOS        | out |    4|    m_axi   |      DMA     |    pointer   |
|m_axi_DMA_AWREGION     | out |    4|    m_axi   |      DMA     |    pointer   |
|m_axi_DMA_AWUSER       | out |    1|    m_axi   |      DMA     |    pointer   |
|m_axi_DMA_WVALID       | out |    1|    m_axi   |      DMA     |    pointer   |
|m_axi_DMA_WREADY       |  in |    1|    m_axi   |      DMA     |    pointer   |
|m_axi_DMA_WDATA        | out |   64|    m_axi   |      DMA     |    pointer   |
|m_axi_DMA_WSTRB        | out |    8|    m_axi   |      DMA     |    pointer   |
|m_axi_DMA_WLAST        | out |    1|    m_axi   |      DMA     |    pointer   |
|m_axi_DMA_WID          | out |    1|    m_axi   |      DMA     |    pointer   |
|m_axi_DMA_WUSER        | out |    1|    m_axi   |      DMA     |    pointer   |
|m_axi_DMA_ARVALID      | out |    1|    m_axi   |      DMA     |    pointer   |
|m_axi_DMA_ARREADY      |  in |    1|    m_axi   |      DMA     |    pointer   |
|m_axi_DMA_ARADDR       | out |   32|    m_axi   |      DMA     |    pointer   |
|m_axi_DMA_ARID         | out |    1|    m_axi   |      DMA     |    pointer   |
|m_axi_DMA_ARLEN        | out |    8|    m_axi   |      DMA     |    pointer   |
|m_axi_DMA_ARSIZE       | out |    3|    m_axi   |      DMA     |    pointer   |
|m_axi_DMA_ARBURST      | out |    2|    m_axi   |      DMA     |    pointer   |
|m_axi_DMA_ARLOCK       | out |    2|    m_axi   |      DMA     |    pointer   |
|m_axi_DMA_ARCACHE      | out |    4|    m_axi   |      DMA     |    pointer   |
|m_axi_DMA_ARPROT       | out |    3|    m_axi   |      DMA     |    pointer   |
|m_axi_DMA_ARQOS        | out |    4|    m_axi   |      DMA     |    pointer   |
|m_axi_DMA_ARREGION     | out |    4|    m_axi   |      DMA     |    pointer   |
|m_axi_DMA_ARUSER       | out |    1|    m_axi   |      DMA     |    pointer   |
|m_axi_DMA_RVALID       |  in |    1|    m_axi   |      DMA     |    pointer   |
|m_axi_DMA_RREADY       | out |    1|    m_axi   |      DMA     |    pointer   |
|m_axi_DMA_RDATA        |  in |   64|    m_axi   |      DMA     |    pointer   |
|m_axi_DMA_RLAST        |  in |    1|    m_axi   |      DMA     |    pointer   |
|m_axi_DMA_RID          |  in |    1|    m_axi   |      DMA     |    pointer   |
|m_axi_DMA_RUSER        |  in |    1|    m_axi   |      DMA     |    pointer   |
|m_axi_DMA_RRESP        |  in |    2|    m_axi   |      DMA     |    pointer   |
|m_axi_DMA_BVALID       |  in |    1|    m_axi   |      DMA     |    pointer   |
|m_axi_DMA_BREADY       | out |    1|    m_axi   |      DMA     |    pointer   |
|m_axi_DMA_BRESP        |  in |    2|    m_axi   |      DMA     |    pointer   |
|m_axi_DMA_BID          |  in |    1|    m_axi   |      DMA     |    pointer   |
|m_axi_DMA_BUSER        |  in |    1|    m_axi   |      DMA     |    pointer   |
|data_rx_V_V_TDATA      |  in |    8|    axis    |  data_rx_V_V |    pointer   |
|data_rx_V_V_TVALID     |  in |    1|    axis    |  data_rx_V_V |    pointer   |
|data_rx_V_V_TREADY     | out |    1|    axis    |  data_rx_V_V |    pointer   |
|data_tx_V_V_TDATA      | out |    8|    axis    |  data_tx_V_V |    pointer   |
|data_tx_V_V_TVALID     | out |    1|    axis    |  data_tx_V_V |    pointer   |
|data_tx_V_V_TREADY     |  in |    1|    axis    |  data_tx_V_V |    pointer   |
+-----------------------+-----+-----+------------+--------------+--------------+

