---
author: kevbroch
comments: false
date: 2012-05-18 18:35:51+00:00
excerpt: "\n\t\t\t\t\t\t"
layout: page
link: http://www.hotchips.org/archives/2000s/hc16/
slug: hc16
title: "\n\t\t\t\tHC16 (2004)\t\t"
wordpress_id: 293
---


				<table style="width: 100%;" >
<tbody >
<tr >

<td width="20%" >**Date**
</td>

<td >August 22-24, 2004
</td>
</tr>
<tr >

<td >**Place**
</td>

<td >Memorial Auditorium, Stanford University
</td>
</tr>
<tr >

<td >**Committees**
</td>

<td >Organizing and Program Committees[ ![PDF](/wp-content/uploads/hc_archives/images/pdficon_small.gif)](/wp-content/uploads/hc_archives/hc16/2_Mon/3_HC16_OC_List.pdf)
</td>
</tr>
</tbody>
</table>



### Tutorials


<table style="width: 100%;" >
<tbody >
<tr >
Tutorials
Sunday, August 22, 2004
</tr>
<tr valign="top" >

<td width="20%" >**Morning Tutorial**
08:30-12:00
</td>

<td >**Ultrawideband; Technology and Issues**
**Chair:** Tom Petersen (MIPS Technologies) [![PDF](/wp-content/uploads/hc_archives/images/pdficon_small.gif)](/wp-content/uploads/hc_archives/hc16/1_Sun/4_HC16_amTut_intro_bw.pdf)
**Speakers:** Roberto Aiello (Staccato Communications),[![PDF](/wp-content/uploads/hc_archives/images/pdficon_small.gif)](/wp-content/uploads/hc_archives/hc16/1_Sun/5_HC16_amTut_1_bw.pdf)
Anuj Batra (Texas Instruments), [![PDF](/wp-content/uploads/hc_archives/images/pdficon_small.gif)](/wp-content/uploads/hc_archives/hc16/1_Sun/6_HC16_amTut_2_bw.pdf)
Nathan Belk (Texas Instruments), [![PDF](/wp-content/uploads/hc_archives/images/pdficon_small.gif)](/wp-content/uploads/hc_archives/hc16/1_Sun/7_HC16_amTut_3_bw.pdf)
Sandeep Kumar (Adimos) [![PDF](/wp-content/uploads/hc_archives/images/pdficon_small.gif)](/wp-content/uploads/hc_archives/hc16/1_Sun/8_HC16_amTut_4_bw.pdf)Speaker Biographies [![PDF](/wp-content/uploads/hc_archives/images/pdficon_small.gif)](/wp-content/uploads/hc_archives/hc16/1_Sun/3_HC16_amTut_bios.pdf)
</td>
</tr>
<tr valign="top" >

<td >**Afternoon Tutorial**
13:30-17:00
</td>

<td >**Performance Comparison of State-of-the-Art Volatile and Non-Volatile Memory Devices** [![PDF](/wp-content/uploads/hc_archives/images/pdficon_small.gif)](/wp-content/uploads/hc_archives/hc16/1_Sun/10_HC16_pmTut_1_bw.pdf)
**Chair:** Christos Kozyrakis, Stanford University
**Speakers:** J. Thomas Pawlowski (Micron Technology) [![PDF](/wp-content/uploads/hc_archives/images/pdficon_small.gif)](/wp-content/uploads/hc_archives/hc16/1_Sun/9_HC16_pmTut_bio.pdf)
</td>
</tr>
</tbody>
</table>



### Conference Day One


<table style="width: 100%;" >
<tbody >
<tr >
Session
Monday, August 23, 2004
</tr>
<tr valign="top" >

<td >**Opening Remarks**
9:00-9:10
</td>

<td >Robert H Lashley, General Chair [![PDF](/wp-content/uploads/hc_archives/images/pdficon_small.gif)](/wp-content/uploads/hc_archives/hc16/2_Mon/4_HC16_GC_Opening.pdf)
William Dally, Program Co-Chair [![PDF](/wp-content/uploads/hc_archives/images/pdficon_small.gif)](/wp-content/uploads/hc_archives/hc16/2_Mon/5_HC16_PC_Opening.pdf)
John Mashey, Computer History Museum [![PDF](/wp-content/uploads/hc_archives/images/pdficon_small.gif)](/wp-content/uploads/hc_archives/hc16/2_Mon/6_HC16_CHM_bw.pdf)
</td>
</tr>
<tr valign="top" >

<td >**Session 1**
9:10-10:40
</td>

<td >**Mobile Processing**
**Chair: **Norm Jouppi (HP)
_Intel(R) PXA27x Processor Family: An Applications Processor for Phone and PDA Applications_, Nigel Paver (Intel) [![PDF](/wp-content/uploads/hc_archives/images/pdficon_small.gif)](/wp-content/uploads/hc_archives/hc16/2_Mon/7_HC16_Sess1_Pres1_bw.pdf)

_SC10: A Video Processor and Pixel Shading GPU For Handheld Devices_, Edward Hutchins (NVIDIA) [![PDF](/wp-content/uploads/hc_archives/images/pdficon_small.gif)](/wp-content/uploads/hc_archives/hc16/2_Mon/8_HC16_Sess1_Pres2_bw.pdf)

_SH-Mobile3: Application Processor for 3G Cellular Phones on a Low-Power SoC Design Platform_, Hiroyuki Mizuno, N.Irie, K.Uchiyama (Hitachi), Y. Yanagisawa, S. Yoshioka, I. Kawasaki (Renesas Technology Corp.), T. Hattori (SuperH Japan Ltd.) [![PDF](/wp-content/uploads/hc_archives/images/pdficon_small.gif)](/wp-content/uploads/hc_archives/hc16/2_Mon/9_HC16_Sess1_Pres3_bw.pdf)
</td>
</tr>
<tr valign="top" >

<td >**Keynote 1**
11:00-12:00
</td>

<td >**Mars Exploration Rovers -- a View from the Inside**, Robert Denise (JPL) [![PDF](/wp-content/uploads/hc_archives/images/pdficon_small.gif)](/wp-content/uploads/hc_archives/hc16/2_Mon/10_HC16_Keynote1_bio.pdf)
</td>
</tr>
<tr valign="top" >

<td >**Session 2**
12:00-1:00
</td>

<td >**Wireless Communication**
**Chair:** Mitsuo Saito (Toshiba)
_IEEE802.11a Based Wireless AV Module (WAVM)_, Takashi Wakutsu, N.Shibuya, E.Kamagata, T.Matsumoto, Y.Nagahori, T.Sakamoto, Y.Unekawa, K.Tagami, M.Serizawa (Toshiba) [![PDF](/wp-content/uploads/hc_archives/images/pdficon_small.gif)](/wp-content/uploads/hc_archives/hc16/2_Mon/11_HC16_Sess2_Pres1_bw.pdf)

_Single Chip CMOS Direct Conversion Transceivers for WWAN and WLAN_, Tajinder "Taj" Manku (Sirific Wireless) [![PDF](/wp-content/uploads/hc_archives/images/pdficon_small.gif)](/wp-content/uploads/hc_archives/hc16/2_Mon/12_HC16_Sess2_Pres2_bw.pdf)
</td>
</tr>
<tr valign="top" >

<td >**Session 3**
2:00-3:00
</td>

<td >**Media and Graphics Processing**
**Chair:** John Nickolls (NVIDIA)_NVIDIA GeForce 6800_, John Montrym, Henry Moreton (NVIDIA) [![PDF](/wp-content/uploads/hc_archives/images/pdficon_small.gif)](/wp-content/uploads/hc_archives/hc16/2_Mon/13_HC16_Sess3_Pres1_bw.pdf)

_Architecture of the Intel(R) MXP5800 Digital Media Processor_, Lou Lippincott, Arup Gupta, Glenda Dorchak (Intel) [![PDF](/wp-content/uploads/hc_archives/images/pdficon_small.gif)](/wp-content/uploads/hc_archives/hc16/2_Mon/14_HC16_Sess3_Pres2_bw.pdf)
</td>
</tr>
<tr valign="top" >

<td >**Session 4**
3:30-4:30
</td>

<td >**Enabling Technology**
**Chair:** John Sell (AMD)_SimNow™: Fast Platform Simulation Purely In Software_, Robert Bedichek (AMD) [![PDF](/wp-content/uploads/hc_archives/images/pdficon_small.gif)](/wp-content/uploads/hc_archives/hc16/2_Mon/15_HC16_Sess4_Pres1_bw.pdf)

_Active Micro-Channel Cooling_, Andy Keane (Cooligy) [![PDF](/wp-content/uploads/hc_archives/images/pdficon_small.gif)](/wp-content/uploads/hc_archives/hc16/2_Mon/16_HC16_Sess4_Pres2_bw.pdf)
</td>
</tr>
<tr valign="top" >

<td >**Session 5**
4:30-5:30
</td>

<td >**System Components**
**Chair:** John Sell (AMD)_The RM9150 and the Fast Device Bus High Speed Interconnect_, John R. Kinsel (PMC-Sierra) [![PDF](/wp-content/uploads/hc_archives/images/pdficon_small.gif)](/wp-content/uploads/hc_archives/hc16/2_Mon/17_HC16_Sess5_Pres1_bw.pdf)

_HORUS - Enabling large scale, 32-way Opteron Enterprise Servers_, Rich Oehler and Rajesh Kota (Newisys) [![PDF](/wp-content/uploads/hc_archives/images/pdficon_small.gif)](/wp-content/uploads/hc_archives/hc16/2_Mon/18_HC16_Sess5_Pres2_bw.pdf)
</td>
</tr>
<tr valign="top" >

<td >**Panel Discussion**
6:45-9:30
</td>

<td >**Outsourcing Engineering Development Offshore** [![PDF](/wp-content/uploads/hc_archives/images/pdficon_small.gif)](/wp-content/uploads/hc_archives/hc16/2_Mon/20_HC16_Panel_Pres_bw.pdf)
**Moderator:** John Nickolls (nVidia)T.J. Rodgers (Cypress Semiconductor), Vinod Dham (NewPath Ventures), Natasha Humphries (TechsUnite), Ron Hira (IEEE-USA, Rochester Inst. Technology), Carl Everett (Accel Partners), Pratul Shroff (eInfoChips)

Panelist Biographies [![PDF](/wp-content/uploads/hc_archives/images/pdficon_small.gif)](/wp-content/uploads/hc_archives/hc16/2_Mon/19_HC16_Panel_bios.pdf)
</td>
</tr>
</tbody>
</table>



### Conference Day Two


<table style="width: 100%;" >
<tbody >
<tr >
Session
Tuesday, August 24, 2004
</tr>
<tr valign="top" >

<td >**Session 6**
8:40-10:10
</td>

<td >**Potpourri**
**Chair:** Christos Kozyrakis (Stanford University)_MDGRAPE-3 chip: A 165-Gflops application-specific LSI for molecular dynamics simulations_, Makoto Taiji (RIKEN) [![PDF](/wp-content/uploads/hc_archives/images/pdficon_small.gif)](/wp-content/uploads/hc_archives/hc16/3_Tue/1_HC16_Sess6_Pres1_bw.pdf)

_Accelerating Next-Generation Public-key Cryptography on General-Purpose CPUs_, Hans Eberle, Sheueling Chang Shantz, Vipul Gupta, Nils Gura (Sun) [![PDF](/wp-content/uploads/hc_archives/images/pdficon_small.gif)](/wp-content/uploads/hc_archives/hc16/3_Tue/2_HC16_Sess6_Pres2_bw.pdf)

_How SolarFlare Communications broke the 10Gbps on UTP barrier_, Ron Cates (SolarFlare) [![PDF](/wp-content/uploads/hc_archives/images/pdficon_small.gif)](/wp-content/uploads/hc_archives/hc16/3_Tue/3_HC16_Sess6_Pres3_bw.pdf)
</td>
</tr>
<tr valign="top" >

<td >**Keynote 2**
10:30-11:30
</td>

<td >**Nanotech and the Future of Moore's Law** [![PDF](/wp-content/uploads/hc_archives/images/pdficon_small.gif)](/wp-content/uploads/hc_archives/hc16/3_Tue/5_HC16_Keynote2.pdf)
Steve Jurvetson (Draper Fisher Jurvetson) [![PDF](/wp-content/uploads/hc_archives/images/pdficon_small.gif)](/wp-content/uploads/hc_archives/hc16/3_Tue/4_HC16_Keynote2_bio.pdf)
</td>
</tr>
<tr valign="top" >

<td >**Session 7**
11:30-12:30
</td>

<td >**Embedded Systems**
**Chair:** Tom Petersen (MIPS Technologies)_A Fast Powertrain Microcontroller_, Erik Norden, Patrick Leteinturier, Jens Barrenscheen, Klaus Scheibert, Frank Hellwig (Infineon) [![PDF](/wp-content/uploads/hc_archives/images/pdficon_small.gif)](/wp-content/uploads/hc_archives/hc16/3_Tue/6_HC16_Sess7_Pres1_bw.pdf)

_The Mote Revolution: Low Power Wireless Sensor Network Devices_, Joseph Polastre, Robert Szewczyk, Cory Sharp, David Culler (UC Berkeley) [![PDF](/wp-content/uploads/hc_archives/images/pdficon_small.gif)](/wp-content/uploads/hc_archives/hc16/3_Tue/7_HC16_Sess7_Pres2_bw.pdf)
</td>
</tr>
<tr valign="top" >

<td >**Session 8**
1:30-2:30
</td>

<td >**Low-Power Processors**
**Chair:** Forest Baskett (NEA)_A 90nm embedded DRAM single chip LSI with a 3D graphics, H.264 codec engine, and a reconfigurable processor_, Masanobu Okabe (Sony) [![PDF](/wp-content/uploads/hc_archives/images/pdficon_small.gif)](/wp-content/uploads/hc_archives/hc16/3_Tue/8_HC16_Sess8_Pres1_bw.pdf)

_Low Power AMD Athlon™64 and AMD Opteron™ Processors_, Marius Evers (AMD) [![PDF](/wp-content/uploads/hc_archives/images/pdficon_small.gif)](/wp-content/uploads/hc_archives/hc16/3_Tue/9_HC16_Sess8_Pres2_bw.pdf)
</td>
</tr>
<tr valign="top" >

<td >**Session 9**
2:50-4:20
</td>

<td >**Instruction Set Automation**
**Chair:** Chris Rowen (Tensilica)_The End of ISA Design: Power Tools for Optimal Processor Generation_, David Goodwin (Tensilica) [![PDF](/wp-content/uploads/hc_archives/images/pdficon_small.gif)](/wp-content/uploads/hc_archives/hc16/3_Tue/10_HC16_Sess9_Pres1_bw.pdf)

_Long Words and Wide Ports: Reinventing the Configurable Processor_, Dhanendra Jani, Gulbin Ezer, James Kim (Tensilica) [![PDF](/wp-content/uploads/hc_archives/images/pdficon_small.gif)](/wp-content/uploads/hc_archives/hc16/3_Tue/11_HC16_Sess9_Pres2_bw.pdf)

_OptimoDE: Programmable Accelerator Engines Through Retargetable Customization_, Scott Mahlke, Nathan Clark, Hongtao Zhong, Kevin Fan (University of Michigan), Krisztian Flautner, Koen Van Nieuwenhove (ARM) [![PDF](/wp-content/uploads/hc_archives/images/pdficon_small.gif)](/wp-content/uploads/hc_archives/hc16/3_Tue/12_HC16_Sess9_Pres3_bw.pdf)
</td>
</tr>
<tr valign="top" >

<td >**Session 10**
4:50-6:20
</td>

<td >**High-End Processors**
**Chair:** Pradeep Dubey (Intel)_Montecito - The next product in the Itanium(R) Processor Family_, Cameron McNairy (Intel), Rohit Bhatia (HP) [![PDF](/wp-content/uploads/hc_archives/images/pdficon_small.gif)](/wp-content/uploads/hc_archives/hc16/3_Tue/13_HC16_Sess10_Pres1_bw.pdf)

_A 32-way Multithreaded SPARC(R) Processor_, Poonacha Kongetira (Sun) [![PDF](/wp-content/uploads/hc_archives/images/pdficon_small.gif)](/wp-content/uploads/hc_archives/hc16/3_Tue/14_HC16_Sess10_Pres2_bw.pdf)

_Intel Pentium(R) 4 Processor(R) on 90nm Technology_, Ronak Singhal (Intel) [![PDF](/wp-content/uploads/hc_archives/images/pdficon_small.gif)](/wp-content/uploads/hc_archives/hc16/3_Tue/15_HC16_Sess10_Pres3_bw.pdf)
</td>
</tr>
</tbody>
</table>		
