MMU scheme on zImage
-----------------------------------


```
 MMU Scheme (zImage stage)


 Page Table (1:1 16K - 4G Virtual Space)

 +----------+----+---+-+-+-+-+-+ ---
 |          | AP |   |0|B|C|1|0|   A
 +----------+----+---+-+-+-+-+-+   |
 |          | AP |   |0|B|C|1|0|   |
 +----------+----+---+-+-+-+-+-+   | 256M RAM Section Mapping
 |          .....              |   |
 +----------+----+---+-+-+-+-+-+   |
 |          | AP |   |0|B|C|1|0|   V
 +----------+----+---+-+-+-+-+-+ ---
 |          | AP |   |1|B|C|1|0|   A
 +----------+----+---+-+-+-+-+-+   |
 |          | AP |   |1|B|C|1|0|   |
 +----------+----+---+-+-+-+-+-+   | (4G - 256) Non-RAM Section Mapping
 |          .....              |   |
 +----------+----+---+-+-+-+-+-+   |
 |          | AP |   |1|B|C|1|0|   V
 +----------+----+---+-+-+-+-+-+ ---
              |
              |
              |
              |                     SCTLR, System Contrl Register
              |                     32                                  0
              |                     +---------------+-+--+--+-+-+-+-+-+-+
              |                     |               |U|  |RR| |I| |C|A|M|   
              |                     +---------------+-+--+--+-+-+-+-+-+-+
              |                              |
              |                              |
              |                              | Enable MMU/Icache/Dcache
              |                              | Alignement check
              |                              | 
              |                              |
              | Base Address of              |
              | Page Table (PA)              |
 TTBR0        |                              |
 32           V                  0           |
 +-------------------------------+           |
 |                               |           |
 +-------------------------------+           |
              |                              |
              |                              |
 TTBCR        |                              |
 32           V                              |
 +-+--------------------+---+----+           |
 |0|                    |PD0|    |           |
 +-+--------------------+---+----+           |
              |                              |
              | 32-bit translation           |
              | Only use TTBR0               |
              |                              |
              o------------------------o     |
                                       |     |
 DACR                                  |     |
 32                              0     |     |
 +-------------------------+--+--+     |     |
 |                         |D1|D0|     |     |
 +-------------------------+--+--+     |     |
                                |      |     |
                                |      |     |
             Domain0 --> client |      |     |
                                |      |     |
                                o-----(+)    |
                                       |     |
                                       |     |
                                       o-(+)-o
                                          |
                                          | ISB
                                          |
                                          |
                                          |
                                          V 
                                    MMU/Cache work
                                      
```
