\hypertarget{struct_simulator_1_1drisc_1_1_thread}{\section{Simulator\+:\+:drisc\+:\+:Thread Struct Reference}
\label{struct_simulator_1_1drisc_1_1_thread}\index{Simulator\+::drisc\+::\+Thread@{Simulator\+::drisc\+::\+Thread}}
}


{\ttfamily \#include $<$Thread\+Table.\+h$>$}

\subsection*{Classes}
\begin{DoxyCompactItemize}
\item 
struct \hyperlink{struct_simulator_1_1drisc_1_1_thread_1_1_dependencies}{Dependencies}
\item 
struct \hyperlink{struct_simulator_1_1drisc_1_1_thread_1_1_reg_info}{Reg\+Info}
\end{DoxyCompactItemize}
\subsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
Mem\+Addr \hyperlink{struct_simulator_1_1drisc_1_1_thread_a7fa8ac02bc36f19ef8ad78b0f0321ec9}{pc}
\item 
\hyperlink{struct_simulator_1_1drisc_1_1_thread_1_1_reg_info}{Reg\+Info} \hyperlink{struct_simulator_1_1drisc_1_1_thread_ae8635cffb20ce2ecf310f28570078a26}{regs} \mbox{[}N\+U\+M\+\_\+\+R\+E\+G\+\_\+\+T\+Y\+P\+E\+S\mbox{]}
\item 
\hyperlink{struct_simulator_1_1drisc_1_1_thread_1_1_dependencies}{Dependencies} \hyperlink{struct_simulator_1_1drisc_1_1_thread_a6df908e33975ccc9179ddcfb074ac927}{dependencies}
\item 
\hyperlink{namespace_simulator_a483cc4ecee1736e895054617672cded5}{T\+I\+D} \hyperlink{struct_simulator_1_1drisc_1_1_thread_ac0fa51aa3834e85dcaf01b21281fef4d}{next\+In\+Block}
\item 
\hyperlink{namespace_simulator_a97f45fafcb1aafc0f269a19608b39d60}{C\+I\+D} \hyperlink{struct_simulator_1_1drisc_1_1_thread_aadcf9d1908b162ac43f9c2fd5292cc10}{cid}
\item 
\hyperlink{namespace_simulator_aaccbc706b2d6c99085f52f6dfc2333e4}{L\+F\+I\+D} \hyperlink{struct_simulator_1_1drisc_1_1_thread_afc1b826dfef0c2dd00dcadfed8e40f97}{family}
\item 
\hyperlink{namespace_simulator_a483cc4ecee1736e895054617672cded5}{T\+I\+D} \hyperlink{struct_simulator_1_1drisc_1_1_thread_acbfe721255a13b2fd1d188225ea29b99}{next}
\item 
bool \hyperlink{struct_simulator_1_1drisc_1_1_thread_a61342a620b15e75e994da0f550f5552a}{waiting\+For\+Writes}
\item 
uint64\+\_\+t \hyperlink{struct_simulator_1_1drisc_1_1_thread_a8eaae8a4a66039e986248da7f688e6b3}{index}
\item 
\hyperlink{namespace_simulator_a5450f6fb4b10ec16b290049311b8d5d0}{Thread\+State} \hyperlink{struct_simulator_1_1drisc_1_1_thread_a92b2fb9c99fbcaec471af66aa5ee70ae}{state}
\end{DoxyCompactItemize}


\subsection{Member Data Documentation}
\hypertarget{struct_simulator_1_1drisc_1_1_thread_aadcf9d1908b162ac43f9c2fd5292cc10}{\index{Simulator\+::drisc\+::\+Thread@{Simulator\+::drisc\+::\+Thread}!cid@{cid}}
\index{cid@{cid}!Simulator\+::drisc\+::\+Thread@{Simulator\+::drisc\+::\+Thread}}
\subsubsection[{cid}]{\setlength{\rightskip}{0pt plus 5cm}{\bf C\+I\+D} Simulator\+::drisc\+::\+Thread\+::cid}}\label{struct_simulator_1_1drisc_1_1_thread_aadcf9d1908b162ac43f9c2fd5292cc10}
\hypertarget{struct_simulator_1_1drisc_1_1_thread_a6df908e33975ccc9179ddcfb074ac927}{\index{Simulator\+::drisc\+::\+Thread@{Simulator\+::drisc\+::\+Thread}!dependencies@{dependencies}}
\index{dependencies@{dependencies}!Simulator\+::drisc\+::\+Thread@{Simulator\+::drisc\+::\+Thread}}
\subsubsection[{dependencies}]{\setlength{\rightskip}{0pt plus 5cm}{\bf Dependencies} Simulator\+::drisc\+::\+Thread\+::dependencies}}\label{struct_simulator_1_1drisc_1_1_thread_a6df908e33975ccc9179ddcfb074ac927}
\hypertarget{struct_simulator_1_1drisc_1_1_thread_afc1b826dfef0c2dd00dcadfed8e40f97}{\index{Simulator\+::drisc\+::\+Thread@{Simulator\+::drisc\+::\+Thread}!family@{family}}
\index{family@{family}!Simulator\+::drisc\+::\+Thread@{Simulator\+::drisc\+::\+Thread}}
\subsubsection[{family}]{\setlength{\rightskip}{0pt plus 5cm}{\bf L\+F\+I\+D} Simulator\+::drisc\+::\+Thread\+::family}}\label{struct_simulator_1_1drisc_1_1_thread_afc1b826dfef0c2dd00dcadfed8e40f97}
\hypertarget{struct_simulator_1_1drisc_1_1_thread_a8eaae8a4a66039e986248da7f688e6b3}{\index{Simulator\+::drisc\+::\+Thread@{Simulator\+::drisc\+::\+Thread}!index@{index}}
\index{index@{index}!Simulator\+::drisc\+::\+Thread@{Simulator\+::drisc\+::\+Thread}}
\subsubsection[{index}]{\setlength{\rightskip}{0pt plus 5cm}uint64\+\_\+t Simulator\+::drisc\+::\+Thread\+::index}}\label{struct_simulator_1_1drisc_1_1_thread_a8eaae8a4a66039e986248da7f688e6b3}
\hypertarget{struct_simulator_1_1drisc_1_1_thread_acbfe721255a13b2fd1d188225ea29b99}{\index{Simulator\+::drisc\+::\+Thread@{Simulator\+::drisc\+::\+Thread}!next@{next}}
\index{next@{next}!Simulator\+::drisc\+::\+Thread@{Simulator\+::drisc\+::\+Thread}}
\subsubsection[{next}]{\setlength{\rightskip}{0pt plus 5cm}{\bf T\+I\+D} Simulator\+::drisc\+::\+Thread\+::next}}\label{struct_simulator_1_1drisc_1_1_thread_acbfe721255a13b2fd1d188225ea29b99}
\hypertarget{struct_simulator_1_1drisc_1_1_thread_ac0fa51aa3834e85dcaf01b21281fef4d}{\index{Simulator\+::drisc\+::\+Thread@{Simulator\+::drisc\+::\+Thread}!next\+In\+Block@{next\+In\+Block}}
\index{next\+In\+Block@{next\+In\+Block}!Simulator\+::drisc\+::\+Thread@{Simulator\+::drisc\+::\+Thread}}
\subsubsection[{next\+In\+Block}]{\setlength{\rightskip}{0pt plus 5cm}{\bf T\+I\+D} Simulator\+::drisc\+::\+Thread\+::next\+In\+Block}}\label{struct_simulator_1_1drisc_1_1_thread_ac0fa51aa3834e85dcaf01b21281fef4d}
\hypertarget{struct_simulator_1_1drisc_1_1_thread_a7fa8ac02bc36f19ef8ad78b0f0321ec9}{\index{Simulator\+::drisc\+::\+Thread@{Simulator\+::drisc\+::\+Thread}!pc@{pc}}
\index{pc@{pc}!Simulator\+::drisc\+::\+Thread@{Simulator\+::drisc\+::\+Thread}}
\subsubsection[{pc}]{\setlength{\rightskip}{0pt plus 5cm}Mem\+Addr Simulator\+::drisc\+::\+Thread\+::pc}}\label{struct_simulator_1_1drisc_1_1_thread_a7fa8ac02bc36f19ef8ad78b0f0321ec9}
\hypertarget{struct_simulator_1_1drisc_1_1_thread_ae8635cffb20ce2ecf310f28570078a26}{\index{Simulator\+::drisc\+::\+Thread@{Simulator\+::drisc\+::\+Thread}!regs@{regs}}
\index{regs@{regs}!Simulator\+::drisc\+::\+Thread@{Simulator\+::drisc\+::\+Thread}}
\subsubsection[{regs}]{\setlength{\rightskip}{0pt plus 5cm}{\bf Reg\+Info} Simulator\+::drisc\+::\+Thread\+::regs\mbox{[}N\+U\+M\+\_\+\+R\+E\+G\+\_\+\+T\+Y\+P\+E\+S\mbox{]}}}\label{struct_simulator_1_1drisc_1_1_thread_ae8635cffb20ce2ecf310f28570078a26}
\hypertarget{struct_simulator_1_1drisc_1_1_thread_a92b2fb9c99fbcaec471af66aa5ee70ae}{\index{Simulator\+::drisc\+::\+Thread@{Simulator\+::drisc\+::\+Thread}!state@{state}}
\index{state@{state}!Simulator\+::drisc\+::\+Thread@{Simulator\+::drisc\+::\+Thread}}
\subsubsection[{state}]{\setlength{\rightskip}{0pt plus 5cm}{\bf Thread\+State} Simulator\+::drisc\+::\+Thread\+::state}}\label{struct_simulator_1_1drisc_1_1_thread_a92b2fb9c99fbcaec471af66aa5ee70ae}
\hypertarget{struct_simulator_1_1drisc_1_1_thread_a61342a620b15e75e994da0f550f5552a}{\index{Simulator\+::drisc\+::\+Thread@{Simulator\+::drisc\+::\+Thread}!waiting\+For\+Writes@{waiting\+For\+Writes}}
\index{waiting\+For\+Writes@{waiting\+For\+Writes}!Simulator\+::drisc\+::\+Thread@{Simulator\+::drisc\+::\+Thread}}
\subsubsection[{waiting\+For\+Writes}]{\setlength{\rightskip}{0pt plus 5cm}bool Simulator\+::drisc\+::\+Thread\+::waiting\+For\+Writes}}\label{struct_simulator_1_1drisc_1_1_thread_a61342a620b15e75e994da0f550f5552a}


The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
arch/drisc/\hyperlink{_thread_table_8h}{Thread\+Table.\+h}\end{DoxyCompactItemize}
