#!/usr/bin/env python3
"""
FPIC-Component (SMD) + ElectroCom61 (Through-hole) ë°ì´í„°ì…‹ í†µí•©

ëª©ì : SMD ë¶€í’ˆ + Through-hole ë¶€í’ˆì„ ëª¨ë‘ ê²€ì¶œí•  ìˆ˜ ìˆëŠ” í†µí•© ëª¨ë¸ í•™ìŠµ
"""

import os
import shutil
import yaml
from pathlib import Path
from tqdm import tqdm

# í†µí•© ì„¤ì •
OUTPUT_DIR = "/home/sys1041/work_project/data/processed/unified_component_yolo"
FPIC_DIR = "/home/sys1041/work_project/data/processed/fpic_component_yolo"
ELECTROCOM_DIR = "/home/sys1041/work_project/data/raw/ElectroCom61/dataset/ElectroCom-61_v2"

# ElectroCom61ì˜ Through-hole í´ë˜ìŠ¤ (ì›ë˜ í´ë˜ìŠ¤ ID â†’ í´ë˜ìŠ¤ ì´ë¦„)
THROUGH_HOLE_CLASSES = {
    50: 'Resistor_TH',
    20: 'Film-Capacitor_TH',
    13: 'Capacitor-10mf_TH',
    14: 'Capacitor-470mf_TH',
    37: 'LED_TH',
    16: 'Diode_TH',
    60: 'Zener-Diode_TH',
    7: 'BJT-Transistor_TH',
    33: 'Inductor_TH',
    21: 'Fuse_TH'
}

def load_fpic_classes():
    """FPIC-Component í´ë˜ìŠ¤ ë¡œë“œ"""
    data_yaml = os.path.join(FPIC_DIR, 'data.yaml')
    with open(data_yaml, 'r') as f:
        data = yaml.safe_load(f)
    return data['names']

def create_unified_dataset():
    """í†µí•© ë°ì´í„°ì…‹ ìƒì„±"""
    print("=" * 80)
    print("FPIC-Component (SMD) + ElectroCom61 (Through-hole) ë°ì´í„°ì…‹ í†µí•©")
    print("=" * 80)

    # 1. FPIC í´ë˜ìŠ¤ ë¡œë“œ
    fpic_classes = load_fpic_classes()
    print(f"\nâœ… FPIC-Component (SMD): {len(fpic_classes)}ê°œ í´ë˜ìŠ¤")

    # 2. í†µí•© í´ë˜ìŠ¤ ëª©ë¡ ìƒì„± (FPIC + Through-hole)
    unified_classes = fpic_classes.copy()  # 0-24: FPIC í´ë˜ìŠ¤

    # Through-hole í´ë˜ìŠ¤ë¥¼ 25-34ë²ˆìœ¼ë¡œ ì¶”ê°€
    th_class_mapping = {}  # ì›ë˜ ID â†’ ìƒˆ ID
    for old_id, class_name in sorted(THROUGH_HOLE_CLASSES.items()):
        new_id = len(unified_classes)
        unified_classes.append(class_name)
        th_class_mapping[old_id] = new_id

    print(f"âœ… Through-hole ë¶€í’ˆ: {len(THROUGH_HOLE_CLASSES)}ê°œ í´ë˜ìŠ¤")
    print(f"âœ… í†µí•© ë°ì´í„°ì…‹: {len(unified_classes)}ê°œ í´ë˜ìŠ¤\n")

    # 3. ì¶œë ¥ ë””ë ‰í† ë¦¬ ìƒì„±
    os.makedirs(OUTPUT_DIR, exist_ok=True)
    for split in ['train', 'valid', 'test']:
        os.makedirs(os.path.join(OUTPUT_DIR, split, 'images'), exist_ok=True)
        os.makedirs(os.path.join(OUTPUT_DIR, split, 'labels'), exist_ok=True)

    # 4. FPIC ë°ì´í„° ë³µì‚¬ (í´ë˜ìŠ¤ ID ê·¸ëŒ€ë¡œ ìœ ì§€)
    print("ğŸ“‹ FPIC-Component ë°ì´í„° ë³µì‚¬ ì¤‘...")
    for split in ['train', 'val']:
        split_name = 'valid' if split == 'val' else split

        src_img_dir = os.path.join(FPIC_DIR, split, 'images')
        src_lbl_dir = os.path.join(FPIC_DIR, split, 'labels')
        dst_img_dir = os.path.join(OUTPUT_DIR, split_name, 'images')
        dst_lbl_dir = os.path.join(OUTPUT_DIR, split_name, 'labels')

        if not os.path.exists(src_img_dir):
            continue

        for img_file in tqdm(os.listdir(src_img_dir), desc=f"  {split}"):
            # ì´ë¯¸ì§€ ë³µì‚¬
            shutil.copy2(
                os.path.join(src_img_dir, img_file),
                os.path.join(dst_img_dir, f"fpic_{img_file}")
            )

            # ë¼ë²¨ ë³µì‚¬ (í´ë˜ìŠ¤ ID ê·¸ëŒ€ë¡œ)
            lbl_file = img_file.replace('.jpg', '.txt')
            shutil.copy2(
                os.path.join(src_lbl_dir, lbl_file),
                os.path.join(dst_lbl_dir, f"fpic_{lbl_file}")
            )

    # 5. ElectroCom61 Through-hole ë°ì´í„° ì¶”ê°€ (í´ë˜ìŠ¤ ID ì¬ë§¤í•‘)
    print("\nğŸ“‹ ElectroCom61 Through-hole ë°ì´í„° ì¶”ê°€ ì¤‘...")

    stats = {'train': 0, 'valid': 0, 'test': 0}

    for split in ['train', 'valid', 'test']:
        src_img_dir = os.path.join(ELECTROCOM_DIR, split, 'images')
        src_lbl_dir = os.path.join(ELECTROCOM_DIR, split, 'labels')
        dst_img_dir = os.path.join(OUTPUT_DIR, split, 'images')
        dst_lbl_dir = os.path.join(OUTPUT_DIR, split, 'labels')

        if not os.path.exists(src_lbl_dir):
            continue

        for lbl_file in tqdm(os.listdir(src_lbl_dir), desc=f"  {split}"):
            src_lbl_path = os.path.join(src_lbl_dir, lbl_file)

            # ë¼ë²¨ íŒŒì¼ ì½ê¸° ë° Through-hole í´ë˜ìŠ¤ í¬í•¨ ì—¬ë¶€ í™•ì¸
            with open(src_lbl_path, 'r') as f:
                lines = f.readlines()

            # Through-hole í´ë˜ìŠ¤ë§Œ í•„í„°ë§í•˜ê³  ID ì¬ë§¤í•‘
            new_lines = []
            has_th_class = False

            for line in lines:
                parts = line.strip().split()
                if len(parts) < 5:
                    continue

                old_class_id = int(parts[0])

                # Through-hole í´ë˜ìŠ¤ì¸ ê²½ìš°
                if old_class_id in th_class_mapping:
                    has_th_class = True
                    new_class_id = th_class_mapping[old_class_id]
                    new_lines.append(f"{new_class_id} {' '.join(parts[1:])}\n")

            # Through-hole í´ë˜ìŠ¤ê°€ ìˆëŠ” ê²½ìš°ë§Œ ë³µì‚¬
            if has_th_class:
                # ì´ë¯¸ì§€ ë³µì‚¬
                img_file = lbl_file.replace('.txt', '.jpg')
                shutil.copy2(
                    os.path.join(src_img_dir, img_file),
                    os.path.join(dst_img_dir, f"ec61_{img_file}")
                )

                # ì¬ë§¤í•‘ëœ ë¼ë²¨ ì €ì¥
                dst_lbl_path = os.path.join(dst_lbl_dir, f"ec61_{lbl_file}")
                with open(dst_lbl_path, 'w') as f:
                    f.writelines(new_lines)

                stats[split] += 1

    # 6. data.yaml ìƒì„±
    print("\nğŸ“‹ data.yaml ìƒì„± ì¤‘...")

    data_yaml = {
        'path': OUTPUT_DIR,
        'train': 'train/images',
        'val': 'valid/images',
        'test': 'test/images',
        'nc': len(unified_classes),
        'names': unified_classes
    }

    yaml_path = os.path.join(OUTPUT_DIR, 'data.yaml')
    with open(yaml_path, 'w') as f:
        yaml.dump(data_yaml, f, default_flow_style=False, allow_unicode=True)

    print(f"âœ… {yaml_path}")

    # 7. í†µê³„ ì¶œë ¥
    print("\n" + "=" * 80)
    print("í†µí•© ì™„ë£Œ!")
    print("=" * 80)

    print(f"\nğŸ“Š FPIC-Component (SMD):")
    print(f"  - Train: ~5,008 ì´ë¯¸ì§€")
    print(f"  - Valid: ~1,252 ì´ë¯¸ì§€")
    print(f"  - í´ë˜ìŠ¤: {len(fpic_classes)}ê°œ (0-{len(fpic_classes)-1})")

    print(f"\nğŸ“Š ElectroCom61 (Through-hole):")
    print(f"  - Train: {stats['train']} ì´ë¯¸ì§€")
    print(f"  - Valid: {stats['valid']} ì´ë¯¸ì§€")
    print(f"  - Test: {stats['test']} ì´ë¯¸ì§€")
    print(f"  - í´ë˜ìŠ¤: {len(THROUGH_HOLE_CLASSES)}ê°œ ({len(fpic_classes)}-{len(unified_classes)-1})")

    print(f"\nğŸ“Š í†µí•© ë°ì´í„°ì…‹:")
    print(f"  - ì´ í´ë˜ìŠ¤: {len(unified_classes)}ê°œ")
    print(f"  - ê²½ë¡œ: {OUTPUT_DIR}")

    print("\nâœ… í†µí•© ë°ì´í„°ì…‹ ìƒì„± ì™„ë£Œ!")
    print(f"   ë‹¤ìŒ ëª…ë ¹ìœ¼ë¡œ í•™ìŠµ ì‹œì‘:")
    print(f"   yolo detect train data={OUTPUT_DIR}/data.yaml model=yolov8l.pt ...")
    print("=" * 80)

    # í´ë˜ìŠ¤ ëª©ë¡ ì¶œë ¥
    print("\nğŸ“‹ í†µí•© í´ë˜ìŠ¤ ëª©ë¡:")
    print("\nSMD ë¶€í’ˆ (FPIC-Component, 0-24):")
    for i, name in enumerate(fpic_classes):
        print(f"  {i:2d}. {name}")

    print("\nThrough-hole ë¶€í’ˆ (ElectroCom61, 25-34):")
    for i in range(len(fpic_classes), len(unified_classes)):
        print(f"  {i:2d}. {unified_classes[i]}")

    print("\n" + "=" * 80)

if __name__ == "__main__":
    create_unified_dataset()
