{
  "name": "core::<core_simd::masks::mask_impl::Mask<T, N> as ops::bit::BitAnd>::bitand",
  "span": "$library/core/src/../../portable-simd/crates/core_simd/src/masks/full_masks.rs:254:5: 254:39",
  "mir": "fn core::<core_simd::masks::mask_impl::Mask<T, N> as ops::bit::BitAnd>::bitand(_1: core_simd::masks::mask_impl::Mask<T, N>, _2: core_simd::masks::mask_impl::Mask<T, N>) -> core_simd::masks::mask_impl::Mask<T, N> {\n    let mut _0: core_simd::masks::mask_impl::Mask<T, N>;\n    let mut _3: core_simd::vector::Simd<T, N>;\n    let mut _4: core_simd::vector::Simd<T, N>;\n    let mut _5: core_simd::vector::Simd<T, N>;\n    debug self => _1;\n    debug rhs => _2;\n    bb0: {\n        StorageLive(_3);\n        StorageLive(_4);\n        _4 = (_1.0: core_simd::vector::Simd<T, N>);\n        StorageLive(_5);\n        _5 = (_2.0: core_simd::vector::Simd<T, N>);\n        _3 = intrinsics::simd::simd_and::<core_simd::vector::Simd<T, N>>(move _4, move _5) -> [return: bb1, unwind unreachable];\n    }\n    bb1: {\n        StorageDead(_5);\n        StorageDead(_4);\n        _0 = Mask(move _3);\n        StorageDead(_3);\n        return;\n    }\n}\n"
}