---
parent: EN201-CE
---

# ğŸ§© æ¨¡å—ä¸€ï¼šè®¡ç®—æœºåŸºç¡€æœ¯è¯­è¯æ±‡è¡¨

ï¼ˆå…±çº¦ 80 è¯ï¼ŒæŒ‰ä¸»é¢˜åˆ†ç±»ï¼Œå«è¯æ€§ã€ä¸­æ–‡é‡Šä¹‰ä¸ä¾‹å¥ï¼‰

## â‘  è®¡ç®—æœºç»„æˆï¼ˆComputer Architectureï¼‰

|è¯æ±‡|è¯æ€§|ä¸­æ–‡é‡Šä¹‰|è‹±æ–‡ä¾‹å¥|
|---|---|---|---|
|architecture|n.|æ¶æ„ï¼›ä½“ç³»ç»“æ„|The computerâ€™s architecture determines how data flows between components.|
|component|n.|ç»„ä»¶ï¼›éƒ¨ä»¶|Each component of the computer has a specific function.|
|processor|n.|å¤„ç†å™¨|The processor executes instructions sequentially.|
|core|n.|æ ¸å¿ƒï¼›å†…æ ¸|A multi-core CPU can handle multiple tasks simultaneously.|
|register|n.|å¯„å­˜å™¨|Registers store intermediate data for faster access.|
|bus|n.|æ€»çº¿|The system bus connects the CPU, memory, and I/O devices.|
|address bus|n.|åœ°å€æ€»çº¿|The address bus carries memory addresses.|
|data bus|n.|æ•°æ®æ€»çº¿|The data bus transfers binary data.|
|control unit|n.|æ§åˆ¶å™¨|The control unit manages the execution of instructions.|
|ALU (Arithmetic Logic Unit)|n.|ç®—æœ¯é€»è¾‘å•å…ƒ|The ALU performs arithmetic and logic operations.|
|instruction|n.|æŒ‡ä»¤|Each instruction tells the CPU what to do.|
|instruction set|n.|æŒ‡ä»¤é›†|The instruction set defines the capabilities of a processor.|
|clock|n.|æ—¶é’Ÿ|The system clock synchronizes all operations.|
|clock cycle|n.|æ—¶é’Ÿå‘¨æœŸ|Each instruction takes several clock cycles to execute.|
|frequency|n.|é¢‘ç‡|CPU frequency is measured in hertz (Hz).|
|throughput|n.|ååé‡|High throughput indicates good system performance.|

---

## â‘¡ æ•°æ®è¡¨ç¤ºï¼ˆData Representationï¼‰

|è¯æ±‡|è¯æ€§|ä¸­æ–‡é‡Šä¹‰|è‹±æ–‡ä¾‹å¥|
|---|---|---|---|
|binary|adj./n.|äºŒè¿›åˆ¶çš„ï¼›äºŒè¿›åˆ¶æ•°|Computers represent all data in binary form.|
|bit|n.|ä½ï¼ˆbinary digitï¼‰|A bit is the smallest unit of information.|
|byte|n.|å­—èŠ‚ï¼ˆ8ä½ï¼‰|One byte can store a single ASCII character.|
|word|n.|å­—ï¼ˆæ•°æ®å­—ï¼‰|A 32-bit word contains four bytes.|
|signed number|n.|æœ‰ç¬¦å·æ•°|Signed numbers can represent negative values.|
|unsigned number|n.|æ— ç¬¦å·æ•°|Unsigned integers cannot represent negative values.|
|overflow|n.|æº¢å‡º|Overflow occurs when a result exceeds the available bits.|
|twoâ€™s complement|n.|äºŒè¿›åˆ¶è¡¥ç |Negative integers are represented in twoâ€™s complement form.|
|floating point|n.|æµ®ç‚¹æ•°|Floating point numbers can represent fractions.|
|exponent|n.|æŒ‡æ•°|The exponent determines the scale of the floating-point number.|
|mantissa|n.|å°¾æ•°|The mantissa stores the significant digits.|
|ASCII|n.|ç¾å›½ä¿¡æ¯äº¤æ¢æ ‡å‡†ç |ASCII encodes characters using 7 bits.|
|Unicode|n.|ç»Ÿä¸€ç |Unicode supports characters from multiple languages.|

---

## â‘¢ å­˜å‚¨ä¸å±‚æ¬¡ç»“æ„ï¼ˆMemory Hierarchyï¼‰

|è¯æ±‡|è¯æ€§|ä¸­æ–‡é‡Šä¹‰|è‹±æ–‡ä¾‹å¥|
|---|---|---|---|
|memory|n.|å­˜å‚¨å™¨|Memory stores data and instructions for processing.|
|cache|n.|é«˜é€Ÿç¼“å­˜|Cache memory provides faster access than main memory.|
|main memory|n.|ä¸»å­˜ï¼›å†…å­˜|Main memory holds data temporarily while the CPU runs.|
|RAM (Random Access Memory)|n.|éšæœºå­˜å–å­˜å‚¨å™¨|RAM is volatile and loses data when power is off.|
|ROM (Read Only Memory)|n.|åªè¯»å­˜å‚¨å™¨|ROM stores firmware permanently.|
|storage|n.|å­˜å‚¨è®¾å¤‡|Secondary storage includes SSDs and hard drives.|
|SSD (Solid State Drive)|n.|å›ºæ€ç¡¬ç›˜|SSDs are faster and more reliable than HDDs.|
|hierarchy|n.|å±‚æ¬¡ç»“æ„|The memory hierarchy balances speed and cost.|
|latency|n.|å»¶è¿Ÿ|Cache reduces memory access latency.|
|bandwidth|n.|å¸¦å®½|Higher memory bandwidth improves data transfer speed.|

---

## â‘£ è¾“å…¥è¾“å‡ºç³»ç»Ÿï¼ˆInput/Output Systemï¼‰

|è¯æ±‡|è¯æ€§|ä¸­æ–‡é‡Šä¹‰|è‹±æ–‡ä¾‹å¥|
|---|---|---|---|
|input device|n.|è¾“å…¥è®¾å¤‡|A keyboard is an example of an input device.|
|output device|n.|è¾“å‡ºè®¾å¤‡|A monitor is an output device.|
|interface|n.|æ¥å£|The USB interface connects external devices.|
|port|n.|ç«¯å£|Each port allows communication between devices.|
|driver|n.|é©±åŠ¨ç¨‹åº|Device drivers control hardware components.|
|interrupt|n.|ä¸­æ–­|Interrupts signal the CPU to handle urgent tasks.|
|DMA (Direct Memory Access)|n.|ç›´æ¥å­˜å‚¨å™¨è®¿é—®|DMA allows peripherals to access memory directly.|

---

## â‘¤ é€»è¾‘ç”µè·¯ä¸æ•°æ®é€šè·¯ï¼ˆLogic and Datapathï¼‰

|è¯æ±‡|è¯æ€§|ä¸­æ–‡é‡Šä¹‰|è‹±æ–‡ä¾‹å¥|
|---|---|---|---|
|logic gate|n.|é€»è¾‘é—¨|AND, OR, and NOT gates are basic logic gates.|
|combinational circuit|n.|ç»„åˆç”µè·¯|The output of a combinational circuit depends only on inputs.|
|sequential circuit|n.|æ—¶åºç”µè·¯|A flip-flop is a basic sequential circuit element.|
|flip-flop|n.|è§¦å‘å™¨|Flip-flops are used to store one bit of data.|
|latch|n.|é”å­˜å™¨|Latches are level-triggered storage elements.|
|multiplexer (MUX)|n.|å¤šè·¯é€‰æ‹©å™¨|A multiplexer selects one input from several signals.|
|decoder|n.|è¯‘ç å™¨|The decoder activates one output line based on binary input.|
|encoder|n.|ç¼–ç å™¨|The encoder converts active input lines into binary code.|
|counter|n.|è®¡æ•°å™¨|A counter increases by one for each clock pulse.|
|register file|n.|å¯„å­˜å™¨ç»„|The register file stores multiple temporary variables.|
|datapath|n.|æ•°æ®é€šè·¯|The datapath moves and processes data in the CPU.|

---

## â‘¥ æ€§èƒ½ä¸è¯„ä¼°ï¼ˆPerformance & Evaluationï¼‰

|è¯æ±‡|è¯æ€§|ä¸­æ–‡é‡Šä¹‰|è‹±æ–‡ä¾‹å¥|
|---|---|---|---|
|performance|n.|æ€§èƒ½|Performance depends on clock speed and memory access time.|
|efficiency|n.|æ•ˆç‡|The new design improves energy efficiency.|
|benchmark|n.|åŸºå‡†æµ‹è¯•|Benchmarks are used to compare system performance.|
|instruction per cycle (IPC)|n.|æ¯å‘¨æœŸæŒ‡ä»¤æ•°|IPC measures how many instructions are executed per clock cycle.|
|MIPS (Million Instructions Per Second)|n.|æ¯ç§’ç™¾ä¸‡æ¡æŒ‡ä»¤|MIPS is a common measure of CPU performance.|
|pipeline|n.|æµæ°´çº¿|Pipelining allows overlapping of instruction execution.|
|hazard|n.|å†’é™©ï¼ˆæµæ°´çº¿å†²çªï¼‰|Data hazards occur when instructions depend on previous results.|
