<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<!DOCTYPE register-collection-file>
<register-collection-file xmlns="http://www.freescale.com/schema/ddd/1.0/regdata" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance" xsi:schemaLocation="http://www.freescale.com/schema/ddd/1.0/regdata RegisterData.xsd">

<register-collection>
  <name>PIT0_Layout</name>
  <register-sets>
    <register-set-descriptor>
      <name>Periodic Interrupt Timer (PIT0)</name>
      <registers>
        <register>
          <name>PIT0_MCR</name>
          <access>RW</access>
          <register-details-file-name>PIT0/PIT0_MCR.xml</register-details-file-name>
          <offset>0</offset>
          <size>4</size>
          <base>
            <direct-base>
              <base-address>0x4002D000</base-address>
              <base-memory-space>1</base-memory-space>
            </direct-base>
          </base>
        </register>
        <register>
          <name>PIT0_LDVAL0</name>
          <access>RW</access>
          <register-details-file-name>PIT0/PIT0_LDVAL0.xml</register-details-file-name>
          <offset>0x100</offset>
          <size>4</size>
          <base>
            <direct-base>
              <base-address>0x4002D000</base-address>
              <base-memory-space>1</base-memory-space>
            </direct-base>
          </base>
        </register>
        <register>
          <name>PIT0_CVAL0</name>
          <access>R</access>
          <register-details-file-name>PIT0/PIT0_CVAL0.xml</register-details-file-name>
          <offset>0x104</offset>
          <size>4</size>
          <base>
            <direct-base>
              <base-address>0x4002D000</base-address>
              <base-memory-space>1</base-memory-space>
            </direct-base>
          </base>
        </register>
        <register>
          <name>PIT0_TCTRL0</name>
          <access>RW</access>
          <register-details-file-name>PIT0/PIT0_TCTRL0.xml</register-details-file-name>
          <offset>0x108</offset>
          <size>4</size>
          <base>
            <direct-base>
              <base-address>0x4002D000</base-address>
              <base-memory-space>1</base-memory-space>
            </direct-base>
          </base>
        </register>
        <register>
          <name>PIT0_TFLG0</name>
          <access>RW</access>
          <register-details-file-name>PIT0/PIT0_TFLG0.xml</register-details-file-name>
          <offset>0x10C</offset>
          <size>4</size>
          <base>
            <direct-base>
              <base-address>0x4002D000</base-address>
              <base-memory-space>1</base-memory-space>
            </direct-base>
          </base>
        </register>
        <register>
          <name>PIT0_LDVAL1</name>
          <access>RW</access>
          <register-details-file-name>PIT0/PIT0_LDVAL1.xml</register-details-file-name>
          <offset>0x110</offset>
          <size>4</size>
          <base>
            <direct-base>
              <base-address>0x4002D000</base-address>
              <base-memory-space>1</base-memory-space>
            </direct-base>
          </base>
        </register>
        <register>
          <name>PIT0_CVAL1</name>
          <access>R</access>
          <register-details-file-name>PIT0/PIT0_CVAL1.xml</register-details-file-name>
          <offset>0x114</offset>
          <size>4</size>
          <base>
            <direct-base>
              <base-address>0x4002D000</base-address>
              <base-memory-space>1</base-memory-space>
            </direct-base>
          </base>
        </register>
        <register>
          <name>PIT0_TCTRL1</name>
          <access>RW</access>
          <register-details-file-name>PIT0/PIT0_TCTRL1.xml</register-details-file-name>
          <offset>0x118</offset>
          <size>4</size>
          <base>
            <direct-base>
              <base-address>0x4002D000</base-address>
              <base-memory-space>1</base-memory-space>
            </direct-base>
          </base>
        </register>
        <register>
          <name>PIT0_TFLG1</name>
          <access>RW</access>
          <register-details-file-name>PIT0/PIT0_TFLG1.xml</register-details-file-name>
          <offset>0x11C</offset>
          <size>4</size>
          <base>
            <direct-base>
              <base-address>0x4002D000</base-address>
              <base-memory-space>1</base-memory-space>
            </direct-base>
          </base>
        </register>
      </registers>
    </register-set-descriptor>
  </register-sets>
</register-collection>

</register-collection-file>
