Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.4 (lin64) Build 1412921 Wed Nov 18 09:44:32 MST 2015
| Date         : Wed Jun 29 17:40:22 2016
| Host         : node003-desktop.andrew.cmu.edu running 64-bit Ubuntu 15.04
| Command      : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
| Design       : design_1_wrapper
| Device       : xc7z045
---------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+-------------------------------------------------------------------+-------+
|                               Status                              | Count |
+-------------------------------------------------------------------+-------+
| Number of unique control sets                                     |   499 |
| Minimum Number of register sites lost to control set restrictions |   924 |
+-------------------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            3379 |          900 |
| No           | No                    | Yes                    |             173 |           75 |
| No           | Yes                   | No                     |            1630 |          497 |
| Yes          | No                    | No                     |            1761 |          475 |
| Yes          | No                    | Yes                    |             191 |           40 |
| Yes          | Yes                   | No                     |            1974 |          526 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+-------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                   Clock Signal                  |                                                                                                                     Enable Signal                                                                                                                     |                                                                                                                     Set/Reset Signal                                                                                                                    | Slice Load Count | Bel Load Count |
+-------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                       | design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                          |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_ld[1]                                                                                                                                                                         |                                                                                                                                                                                                                                                         |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WHCMPCE/wcnt_hcmp_ce                                                                                                                                                   | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                                                            |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                       | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd                                                                                                                                                                                    |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                       | design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                               |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                       | design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                               |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WLCMPCE/wcnt_lcmp_ce                                                                                                                                                   | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                                                            |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                       | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req                                                                                                                                                                                      |                1 |              1 |
|  dbg_hub/inst/UPDATE_temp                       |                                                                                                                                                                                                                                                       | dbg_hub/inst/N_EXT_BSCAN.bscan_inst/AR[0]                                                                                                                                                                                                               |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                       | design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                          |                1 |              1 |
|  dbg_hub/inst/idrck                             |                                                                                                                                                                                                                                                       | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                                                       |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                       | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                                                       |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCMPCE/scnt_cmp_ce                                                                                                                                                     | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                                                            |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                       | design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                  |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                       | design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                  |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                       | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                                                       |                1 |              1 |
|  dbg_hub/inst/idrck                             |                                                                                                                                                                                                                                                       | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                                                       |                1 |              1 |
|  dbg_hub/inst/idrck                             |                                                                                                                                                                                                                                                       | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1_n_0                                                      |                1 |              2 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                       | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[1]                                                                                              |                1 |              2 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                       | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1__0_n_0                                                   |                1 |              2 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                       | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_0                                                      |                2 |              2 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                                                                                        |                                                                                                                                                                                                                                                         |                1 |              2 |
|  dbg_hub/inst/idrck                             | dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in_reg[1]                                                                                                                                                                                               |                                                                                                                                                                                                                                                         |                1 |              2 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]           |                                                                                                                                                                                                                                                         |                1 |              2 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                       | u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/Q[2]                                                                                                                                                                                                        |                1 |              2 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                       | design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gcc0.gc0.count_reg[1][0]                     |                1 |              2 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                       | design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gcc0.gc0.count_reg[1][0]                             |                1 |              2 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                       | design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_0         |                1 |              2 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                       | design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1_n_0         |                1 |              2 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                       | design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gcc0.gc0.count_reg[1][0]                                  |                1 |              2 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                       | design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1_n_0              |                2 |              2 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                       | design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_0              |                1 |              2 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                       | design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1_n_0 |                1 |              2 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                       | design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_0 |                2 |              2 |
|  dbg_hub/inst/idrck                             | dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_en_reg_1                                                                                                                                                                                                    |                                                                                                                                                                                                                                                         |                1 |              3 |
|  dbg_hub/inst/idrck                             |                                                                                                                                                                                                                                                       | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1__0_n_0                                                   |                1 |              3 |
|  dbg_hub/inst/idrck                             | dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_en_reg_1                                                                                                                                                                                                    | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/AR[0]                                                                                                                                                                                         |                1 |              3 |
|  dbg_hub/inst/idrck                             | dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_en_reg_0                                                                                                                                                                                                    |                                                                                                                                                                                                                                                         |                1 |              3 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_ld[1]                                                                                                                                                                              |                                                                                                                                                                                                                                                         |                1 |              3 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                       | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/clear                                                                                                                                                                                        |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                       | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[32].mu_srl_reg/clear                                                                                                                                                                                       |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_ld[1]                                                                                                                                                                              |                                                                                                                                                                                                                                                         |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                       | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/clear                                                                                                                                                                                        |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                       | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[15].mu_srl_reg/clear                                                                                                                                                                                       |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                       | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[31].mu_srl_reg/clear                                                                                                                                                                                       |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                       | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[16].mu_srl_reg/clear                                                                                                                                                                                       |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                       | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[28].mu_srl_reg/clear                                                                                                                                                                                       |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                       | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[30].mu_srl_reg/clear                                                                                                                                                                                       |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/myip_0/inst/fft_wrapper_inst/dft_top_inst/stage0/instPerm82284/nextReg_82301/count                                                                                                                                                         | design_1_i/myip_0/inst/fft_wrapper_inst/dft_top_inst/stage0/instPerm82284/nextReg_82301/count[4]_i_1_n_0                                                                                                                                                |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                       | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[29].mu_srl_reg/clear                                                                                                                                                                                       |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                       | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[17].mu_srl_reg/clear                                                                                                                                                                                       |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axlen_cnt_reg[4]                                                                                               |                                                                                                                                                                                                                                                         |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[4]                                                                                               |                                                                                                                                                                                                                                                         |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                       | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[10].mu_srl_reg/clear                                                                                                                                                                                       |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[4]                                                                                               | design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[7]                                                                                                 |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                       | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/clear                                                                                                                                                                                        |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/myip_0/inst/fft_wrapper_inst/dft_top_inst/stage17/instPerm82526/nextReg_82543/count                                                                                                                                                        | design_1_i/myip_0/inst/fft_wrapper_inst/dft_top_inst/stage16/shiftFIFO_82525/count_reg[4][0]                                                                                                                                                            |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                       | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[12].mu_srl_reg/clear                                                                                                                                                                                       |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                       | u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_do[7]_i_1_n_0                                                                                                                                                                                    |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                       | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[13].mu_srl_reg/clear                                                                                                                                                                                       |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                       | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/clear                                                                                                                                                                                        |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                           |                                                                                                                                                                                                                                                         |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                       | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/clear                                                                                                                                                                                        |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                       | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/clear                                                                                                                                                                                        |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[0]_0[0]                                                                                          |                                                                                                                                                                                                                                                         |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rst_processing_system7_0_50M/U0/peripheral_aresetn[0]                                                                                                                                                                                      | design_1_i/myip_0/inst/fft_wrapper_inst/dft_top_inst/stage11/instPerm82436/nextReg_82457/SR[0]                                                                                                                                                          |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axlen_cnt_reg[4]                                                                                               | design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axlen_cnt_reg[7]                                                                                                 |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                       | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/clear                                                                                                                                                                                        |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                       | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/clear                                                                                                                                                                                        |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                       | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[11].mu_srl_reg/clear                                                                                                                                                                                       |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                       | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/clear                                                                                                                                                                                        |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/myip_0/inst/fft_wrapper_inst/dft_top_inst/stage14/instPerm82481/nextReg_82498/count                                                                                                                                                        | design_1_i/myip_0/inst/fft_wrapper_inst/dft_top_inst/stage13/shiftFIFO_82480/count_reg[4][0]                                                                                                                                                            |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                       | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[14].mu_srl_reg/clear                                                                                                                                                                                       |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                       | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/clear                                                                                                                                                                                        |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                       | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[35].mu_srl_reg/clear                                                                                                                                                                                       |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                       | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[34].mu_srl_reg/clear                                                                                                                                                                                       |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rst_processing_system7_0_50M/U0/peripheral_aresetn[0]                                                                                                                                                                                      | design_1_i/myip_0/inst/fft_wrapper_inst/dft_top_inst/stage11/instPerm82436/nextReg_82453/SR[0]                                                                                                                                                          |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                       | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[33].mu_srl_reg/clear                                                                                                                                                                                       |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                       | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[27].mu_srl_reg/clear                                                                                                                                                                                       |                1 |              4 |
|  dbg_hub/inst/idrck                             | dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_en_reg                                                                                                                                                                                                      |                                                                                                                                                                                                                                                         |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                       | design_1_i/myip_0/inst/fft_wrapper_inst/dft_top_inst/stage10/shiftFIFO_82435/SR[0]                                                                                                                                                                      |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/myip_0/inst/myip_v1_0_M01_AXI_inst/desc_fifo/ptr_gap[3]_i_1_n_0                                                                                                                                                                            | design_1_i/myip_0/inst/myip_v1_0_M01_AXI_inst/desc_fifo/SR[0]                                                                                                                                                                                           |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                       | design_1_i/myip_0/inst/fft_wrapper_inst/dft_top_inst/stage11/instPerm82436/shiftFIFO_82458/SR[0]                                                                                                                                                        |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/E[0]                        |                                                                                                                                                                                                                                                         |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                       | design_1_i/rst_processing_system7_0_50M/U0/EXT_LPF/lpf_int                                                                                                                                                                                              |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/gpr1.dout_i_reg[0][0]       |                                                                                                                                                                                                                                                         |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                       | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[18].mu_srl_reg/clear                                                                                                                                                                                       |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/pushed_commands_reg[3]_0[0]                                                                                    | design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/S_AXI_ALOCK_Q[1]                                                                                                                           |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                       | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[19].mu_srl_reg/clear                                                                                                                                                                                       |                1 |              4 |
|  dbg_hub/inst/idrck                             |                                                                                                                                                                                                                                                       | dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg[0]                                                                                                                                                                           |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                       | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/clear                                                                                                                                                                                        |                1 |              4 |
|  dbg_hub/inst/idrck                             |                                                                                                                                                                                                                                                       | dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_bit_count_reg[0][0]                                                                                                                                                                                           |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                       | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[20].mu_srl_reg/clear                                                                                                                                                                                       |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/myip_0/inst/fft_wrapper_inst/dft_top_inst/stage11/instPerm82436/nextReg_82457/count[4]_i_2__0_n_0                                                                                                                                          | design_1_i/myip_0/inst/fft_wrapper_inst/dft_top_inst/stage11/instPerm82436/shiftFIFO_82454/count_reg[1][0]                                                                                                                                              |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                       | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[21].mu_srl_reg/clear                                                                                                                                                                                       |                1 |              4 |
|  dbg_hub/inst/idrck                             |                                                                                                                                                                                                                                                       | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/SR[0]                                                                                                                                                                                         |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                       | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[22].mu_srl_reg/clear                                                                                                                                                                                       |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                       | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[23].mu_srl_reg/clear                                                                                                                                                                                       |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                       | dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg[0]                                                                                                                                                                           |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                       | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_srl_fff/clear                                                                                                                                                                                                 |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | u_ila_0/inst/ila_core_inst/u_ila_regs/drdyCount[5]_i_2_n_0                                                                                                                                                                                            | u_ila_0/inst/ila_core_inst/u_ila_regs/drdyCount[5]_i_1_n_0                                                                                                                                                                                              |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                       | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[24].mu_srl_reg/clear                                                                                                                                                                                       |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                       | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[25].mu_srl_reg/clear                                                                                                                                                                                       |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/E[0]                                                                                              | design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/S_AXI_ALOCK_Q[1]                                                                                                                 |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                       | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[26].mu_srl_reg/clear                                                                                                                                                                                       |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/myip_0/inst/myip_v1_0_M01_AXI_inst/write_index0                                                                                                                                                                                            | design_1_i/myip_0/inst/myip_v1_0_M01_AXI_inst/write_index[4]_i_1_n_0                                                                                                                                                                                    |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rst_processing_system7_0_50M/U0/peripheral_aresetn[0]                                                                                                                                                                                      | design_1_i/myip_0/inst/fft_wrapper_inst/dft_top_inst/stage17/instPerm82526/nextReg_82547/SR[0]                                                                                                                                                          |                1 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/myip_0/inst/fft_wrapper_inst/dft_top_inst/stage0/instPerm82284/nextReg_82305/count                                                                                                                                                         | design_1_i/myip_0/inst/fft_wrapper_inst/dft_top_inst/stage0/instPerm82284/shiftFIFO_82302/count_reg[4][0]                                                                                                                                               |                1 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/myip_0/inst/fft_wrapper_inst/dft_top_inst/stage17/instPerm82526/nextReg_82547/count                                                                                                                                                        | design_1_i/myip_0/inst/fft_wrapper_inst/dft_top_inst/stage17/instPerm82526/shiftFIFO_82544/count_reg[4][0]                                                                                                                                              |                1 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/addr_q                                                                                          | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[56]_0      |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/gen_id_queue.id_queue/addr_q                                                                                              | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[56]_0      |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/addr_q                                                                                            | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[56]_0      |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/myip_0/inst/myip_v1_0_S00_AXI_LITE_inst/axi_awready0                                                                                                                                                                                       | design_1_i/myip_0/inst/myip_v1_0_S00_AXI_LITE_inst/axi_awready_i_1_n_0                                                                                                                                                                                  |                1 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/myip_0/inst/myip_v1_0_M01_AXI_inst/read_index0                                                                                                                                                                                             | design_1_i/myip_0/inst/myip_v1_0_M01_AXI_inst/desc_fifo/read_index_reg[0][0]                                                                                                                                                                            |                1 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.USE_SPLIT_W.write_resp_inst/p_2_in                                                                                                                       | design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                            |                1 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/gen_id_queue.id_queue/addr_q                                                                                            | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[56]_0      |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/E[0]                   |                                                                                                                                                                                                                                                         |                1 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/gpr1.dout_i_reg[0][0]  |                                                                                                                                                                                                                                                         |                1 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/myip_0/inst/fft_wrapper_inst/in_fifo/read_ptr_rep[1]_i_1_n_0                                                                                                                                                                               | design_1_i/myip_0/inst/myip_v1_0_M01_AXI_inst/desc_fifo/SR[0]                                                                                                                                                                                           |                1 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/myip_0/inst/fft_wrapper_inst/out_fifo/E[0]                                                                                                                                                                                                 | design_1_i/myip_0/inst/myip_v1_0_M01_AXI_inst/desc_fifo/SR[0]                                                                                                                                                                                           |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/myip_0/inst/fft_wrapper_inst/out_fifo/write_ptr                                                                                                                                                                                            | design_1_i/myip_0/inst/myip_v1_0_M01_AXI_inst/desc_fifo/SR[0]                                                                                                                                                                                           |                1 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/myip_0/inst/fft_wrapper_inst/out_fifo/read_ptr_rep[1]_i_1_n_0                                                                                                                                                                              | design_1_i/myip_0/inst/myip_v1_0_M01_AXI_inst/desc_fifo/SR[0]                                                                                                                                                                                           |                1 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/myip_0/inst/fft_wrapper_inst/in_fifo/write_ptr                                                                                                                                                                                             | design_1_i/myip_0/inst/myip_v1_0_M01_AXI_inst/desc_fifo/SR[0]                                                                                                                                                                                           |                1 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rst_processing_system7_0_50M/U0/peripheral_aresetn[0]                                                                                                                                                                                      | design_1_i/myip_0/inst/fft_wrapper_inst/dft_top_inst/stage14/instPerm82481/nextReg_82498/SR[0]                                                                                                                                                          |                1 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/myip_0/inst/fft_wrapper_inst/dft_top_inst/stage14/instPerm82481/nextReg_82502/count                                                                                                                                                        | design_1_i/myip_0/inst/fft_wrapper_inst/dft_top_inst/stage14/instPerm82481/shiftFIFO_82499/count_reg[4][0]                                                                                                                                              |                1 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                       | design_1_i/myip_0/inst/myip_v1_0_S00_AXI_LITE_inst/axi_awready_i_1_n_0                                                                                                                                                                                  |                3 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                       | design_1_i/myip_0/inst/myip_v1_0_M01_AXI_inst/axi_awvalid0                                                                                                                                                                                              |                5 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/curr_read_block_0                                                                                                                                                                                    | u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/curr_read_block[4]_i_1_n_0                                                                                                                                                                             |                1 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                       | design_1_i/myip_0/inst/fft_wrapper_inst/dft_top_inst/stage14/instPerm82481/shiftFIFO_82503/SR[0]                                                                                                                                                        |                1 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rst_processing_system7_0_50M/U0/peripheral_aresetn[0]                                                                                                                                                                                      | design_1_i/myip_0/inst/fft_wrapper_inst/dft_top_inst/stage17/instPerm82526/nextReg_82543/SR[0]                                                                                                                                                          |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                       | design_1_i/myip_0/inst/fft_wrapper_inst/dft_top_inst/stage0/instPerm82284/s1wr0                                                                                                                                                                         |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                       | design_1_i/myip_0/inst/fft_wrapper_inst/dft_top_inst/stage16/shiftFIFO_82525/SR[0]                                                                                                                                                                      |                1 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rst_processing_system7_0_50M/U0/peripheral_aresetn[0]                                                                                                                                                                                      | design_1_i/myip_0/inst/fft_wrapper_inst/dft_top_inst/stage14/instPerm82481/nextReg_82502/SR[0]                                                                                                                                                          |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rst_processing_system7_0_50M/U0/peripheral_aresetn[0]                                                                                                                                                                                      | design_1_i/myip_0/inst/fft_wrapper_inst/dft_top_inst/stage0/instPerm82284/nextReg_82301/SR[0]                                                                                                                                                           |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rst_processing_system7_0_50M/U0/peripheral_aresetn[0]                                                                                                                                                                                      | design_1_i/myip_0/inst/fft_wrapper_inst/dft_top_inst/stage0/instPerm82284/nextReg_82305/SR[0]                                                                                                                                                           |                1 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                       | design_1_i/myip_0/inst/fft_wrapper_inst/dft_top_inst/stage13/shiftFIFO_82480/SR[0]                                                                                                                                                                      |                1 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                       | design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[1]                                                      |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                       | design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[1]                                                 |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                       | design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[1]                                         |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/myip_0/inst/fft_wrapper_inst/out_fifo/ptr_gap[5]_i_1_n_0                                                                                                                                                                                   | design_1_i/myip_0/inst/myip_v1_0_M01_AXI_inst/desc_fifo/SR[0]                                                                                                                                                                                           |                3 |              6 |
|  dbg_hub/inst/idrck                             |                                                                                                                                                                                                                                                       | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[2]                                                                                              |                1 |              6 |
|  dbg_hub/inst/idrck                             |                                                                                                                                                                                                                                                       | dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT_reg[0][0]                                                                                                                                                                                                 |                1 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/E[0]                                                                                                           | design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                            |                2 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                       | design_1_i/myip_0/inst/myip_v1_0_M00_AXI_LITE_inst/ERROR_i_1__0_n_0                                                                                                                                                                                     |                3 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/myip_0/inst/fft_wrapper_inst/in_fifo/ptr_gap[5]_i_1_n_0                                                                                                                                                                                    | design_1_i/myip_0/inst/myip_v1_0_M01_AXI_inst/desc_fifo/SR[0]                                                                                                                                                                                           |                2 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                       | u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_do[15]_i_1_n_0                                                                                                                                                                                   |                1 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                       | u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/halt_detection_inst/SS[0]                                                                                                                                                                                   |                2 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/cmd_depth_reg[0]_0[0]                                                                             | design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                            |                2 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_data_inst/E[0]                                                                                                                                     | design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                            |                2 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rst_processing_system7_0_50M/U0/SEQ/seq_cnt_en                                                                                                                                                                                             | design_1_i/rst_processing_system7_0_50M/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                                        |                1 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | u_ila_0/inst/ila_core_inst/u_ila_regs/xsdb_rden1                                                                                                                                                                                                      | u_ila_0/inst/ila_core_inst/u_ila_regs/count10                                                                                                                                                                                                           |                2 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                       | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/SR[0]                                                                                                                                                                                   |                2 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/myip_0/inst/myip_v1_0_S00_AXI_LITE_inst/axi_arready_i_1_n_0                                                                                                                                                                                | design_1_i/myip_0/inst/myip_v1_0_S00_AXI_LITE_inst/axi_awready_i_1_n_0                                                                                                                                                                                  |                2 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/E[0]                                                                                            | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[56]_0      |                4 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/E[0]                                                                                              | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[56]_0      |                3 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/myip_0/inst/myip_v1_0_S00_AXI_LITE_inst/slv_reg3[7]_i_1_n_0                                                                                                                                                                                | design_1_i/myip_0/inst/myip_v1_0_S00_AXI_LITE_inst/axi_awready_i_1_n_0                                                                                                                                                                                  |                1 |              7 |
|  dbg_hub/inst/idrck                             |                                                                                                                                                                                                                                                       | dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/SR[0]                                                                                                                                                                                                               |                3 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | u_ila_0/inst/ila_core_inst/u_ila_regs/drdy_ff9_i_1_n_0                                                                                                                                                                                                | u_ila_0/inst/ila_core_inst/u_ila_regs/count00                                                                                                                                                                                                           |                2 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/myip_0/inst/myip_v1_0_S00_AXI_LITE_inst/slv_reg22[15]_i_1_n_0                                                                                                                                                                              | design_1_i/myip_0/inst/myip_v1_0_S00_AXI_LITE_inst/axi_awready_i_1_n_0                                                                                                                                                                                  |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/myip_0/inst/myip_v1_0_S00_AXI_LITE_inst/slv_reg22[23]_i_1_n_0                                                                                                                                                                              | design_1_i/myip_0/inst/myip_v1_0_S00_AXI_LITE_inst/axi_awready_i_1_n_0                                                                                                                                                                                  |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/myip_0/inst/myip_v1_0_S00_AXI_LITE_inst/slv_reg22[31]_i_1_n_0                                                                                                                                                                              | design_1_i/myip_0/inst/myip_v1_0_S00_AXI_LITE_inst/axi_awready_i_1_n_0                                                                                                                                                                                  |                4 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/myip_0/inst/myip_v1_0_S00_AXI_LITE_inst/slv_reg22[7]_i_1_n_0                                                                                                                                                                               | design_1_i/myip_0/inst/myip_v1_0_S00_AXI_LITE_inst/axi_awready_i_1_n_0                                                                                                                                                                                  |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/myip_0/inst/myip_v1_0_S00_AXI_LITE_inst/slv_reg20[23]_i_1_n_0                                                                                                                                                                              | design_1_i/myip_0/inst/myip_v1_0_S00_AXI_LITE_inst/axi_awready_i_1_n_0                                                                                                                                                                                  |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/myip_0/inst/myip_v1_0_S00_AXI_LITE_inst/slv_reg23[15]_i_1_n_0                                                                                                                                                                              | design_1_i/myip_0/inst/myip_v1_0_S00_AXI_LITE_inst/axi_awready_i_1_n_0                                                                                                                                                                                  |                4 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/myip_0/inst/myip_v1_0_S00_AXI_LITE_inst/slv_reg21[7]_i_1_n_0                                                                                                                                                                               | design_1_i/myip_0/inst/myip_v1_0_S00_AXI_LITE_inst/axi_awready_i_1_n_0                                                                                                                                                                                  |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/myip_0/inst/myip_v1_0_S00_AXI_LITE_inst/slv_reg21[31]_i_1_n_0                                                                                                                                                                              | design_1_i/myip_0/inst/myip_v1_0_S00_AXI_LITE_inst/axi_awready_i_1_n_0                                                                                                                                                                                  |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/myip_0/inst/myip_v1_0_S00_AXI_LITE_inst/slv_reg20[31]_i_1_n_0                                                                                                                                                                              | design_1_i/myip_0/inst/myip_v1_0_S00_AXI_LITE_inst/axi_awready_i_1_n_0                                                                                                                                                                                  |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/myip_0/inst/myip_v1_0_S00_AXI_LITE_inst/slv_reg21[23]_i_1_n_0                                                                                                                                                                              | design_1_i/myip_0/inst/myip_v1_0_S00_AXI_LITE_inst/axi_awready_i_1_n_0                                                                                                                                                                                  |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/myip_0/inst/myip_v1_0_S00_AXI_LITE_inst/slv_reg0[15]_i_1_n_0                                                                                                                                                                               | design_1_i/myip_0/inst/myip_v1_0_S00_AXI_LITE_inst/axi_awready_i_1_n_0                                                                                                                                                                                  |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/myip_0/inst/myip_v1_0_S00_AXI_LITE_inst/slv_reg20[7]_i_1_n_0                                                                                                                                                                               | design_1_i/myip_0/inst/myip_v1_0_S00_AXI_LITE_inst/axi_awready_i_1_n_0                                                                                                                                                                                  |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/myip_0/inst/myip_v1_0_S00_AXI_LITE_inst/slv_reg21[15]_i_1_n_0                                                                                                                                                                              | design_1_i/myip_0/inst/myip_v1_0_S00_AXI_LITE_inst/axi_awready_i_1_n_0                                                                                                                                                                                  |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/myip_0/inst/myip_v1_0_S00_AXI_LITE_inst/slv_reg27[15]_i_1_n_0                                                                                                                                                                              | design_1_i/myip_0/inst/myip_v1_0_S00_AXI_LITE_inst/axi_awready_i_1_n_0                                                                                                                                                                                  |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/myip_0/inst/myip_v1_0_S00_AXI_LITE_inst/slv_reg2[7]_i_1_n_0                                                                                                                                                                                | design_1_i/myip_0/inst/myip_v1_0_S00_AXI_LITE_inst/axi_awready_i_1_n_0                                                                                                                                                                                  |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/myip_0/inst/myip_v1_0_S00_AXI_LITE_inst/slv_reg2[31]_i_1_n_0                                                                                                                                                                               | design_1_i/myip_0/inst/myip_v1_0_S00_AXI_LITE_inst/axi_awready_i_1_n_0                                                                                                                                                                                  |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/myip_0/inst/myip_v1_0_S00_AXI_LITE_inst/slv_reg2[23]_i_1_n_0                                                                                                                                                                               | design_1_i/myip_0/inst/myip_v1_0_S00_AXI_LITE_inst/axi_awready_i_1_n_0                                                                                                                                                                                  |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/myip_0/inst/myip_v1_0_S00_AXI_LITE_inst/slv_reg2[15]_i_1_n_0                                                                                                                                                                               | design_1_i/myip_0/inst/myip_v1_0_S00_AXI_LITE_inst/axi_awready_i_1_n_0                                                                                                                                                                                  |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/myip_0/inst/myip_v1_0_S00_AXI_LITE_inst/slv_reg29[7]_i_1_n_0                                                                                                                                                                               | design_1_i/myip_0/inst/myip_v1_0_S00_AXI_LITE_inst/axi_awready_i_1_n_0                                                                                                                                                                                  |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/myip_0/inst/myip_v1_0_S00_AXI_LITE_inst/slv_reg29[31]_i_1_n_0                                                                                                                                                                              | design_1_i/myip_0/inst/myip_v1_0_S00_AXI_LITE_inst/axi_awready_i_1_n_0                                                                                                                                                                                  |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/myip_0/inst/myip_v1_0_S00_AXI_LITE_inst/slv_reg29[23]_i_1_n_0                                                                                                                                                                              | design_1_i/myip_0/inst/myip_v1_0_S00_AXI_LITE_inst/axi_awready_i_1_n_0                                                                                                                                                                                  |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/myip_0/inst/myip_v1_0_S00_AXI_LITE_inst/slv_reg29[15]_i_1_n_0                                                                                                                                                                              | design_1_i/myip_0/inst/myip_v1_0_S00_AXI_LITE_inst/axi_awready_i_1_n_0                                                                                                                                                                                  |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/myip_0/inst/myip_v1_0_S00_AXI_LITE_inst/slv_reg28[7]_i_1_n_0                                                                                                                                                                               | design_1_i/myip_0/inst/myip_v1_0_S00_AXI_LITE_inst/axi_awready_i_1_n_0                                                                                                                                                                                  |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/myip_0/inst/myip_v1_0_S00_AXI_LITE_inst/slv_reg28[31]_i_1_n_0                                                                                                                                                                              | design_1_i/myip_0/inst/myip_v1_0_S00_AXI_LITE_inst/axi_awready_i_1_n_0                                                                                                                                                                                  |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/myip_0/inst/myip_v1_0_S00_AXI_LITE_inst/slv_reg28[23]_i_1_n_0                                                                                                                                                                              | design_1_i/myip_0/inst/myip_v1_0_S00_AXI_LITE_inst/axi_awready_i_1_n_0                                                                                                                                                                                  |                4 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/myip_0/inst/myip_v1_0_S00_AXI_LITE_inst/slv_reg28[15]_i_1_n_0                                                                                                                                                                              | design_1_i/myip_0/inst/myip_v1_0_S00_AXI_LITE_inst/axi_awready_i_1_n_0                                                                                                                                                                                  |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/myip_0/inst/myip_v1_0_S00_AXI_LITE_inst/slv_reg27[7]_i_1_n_0                                                                                                                                                                               | design_1_i/myip_0/inst/myip_v1_0_S00_AXI_LITE_inst/axi_awready_i_1_n_0                                                                                                                                                                                  |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/myip_0/inst/myip_v1_0_S00_AXI_LITE_inst/slv_reg27[31]_i_1_n_0                                                                                                                                                                              | design_1_i/myip_0/inst/myip_v1_0_S00_AXI_LITE_inst/axi_awready_i_1_n_0                                                                                                                                                                                  |                4 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/myip_0/inst/myip_v1_0_S00_AXI_LITE_inst/slv_reg27[23]_i_1_n_0                                                                                                                                                                              | design_1_i/myip_0/inst/myip_v1_0_S00_AXI_LITE_inst/axi_awready_i_1_n_0                                                                                                                                                                                  |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/myip_0/inst/myip_v1_0_S00_AXI_LITE_inst/slv_reg23[23]_i_1_n_0                                                                                                                                                                              | design_1_i/myip_0/inst/myip_v1_0_S00_AXI_LITE_inst/axi_awready_i_1_n_0                                                                                                                                                                                  |                5 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/myip_0/inst/myip_v1_0_S00_AXI_LITE_inst/slv_reg26[7]_i_1_n_0                                                                                                                                                                               | design_1_i/myip_0/inst/myip_v1_0_S00_AXI_LITE_inst/axi_awready_i_1_n_0                                                                                                                                                                                  |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/myip_0/inst/myip_v1_0_S00_AXI_LITE_inst/slv_reg26[31]_i_1_n_0                                                                                                                                                                              | design_1_i/myip_0/inst/myip_v1_0_S00_AXI_LITE_inst/axi_awready_i_1_n_0                                                                                                                                                                                  |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/myip_0/inst/myip_v1_0_S00_AXI_LITE_inst/slv_reg26[23]_i_1_n_0                                                                                                                                                                              | design_1_i/myip_0/inst/myip_v1_0_S00_AXI_LITE_inst/axi_awready_i_1_n_0                                                                                                                                                                                  |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/myip_0/inst/myip_v1_0_S00_AXI_LITE_inst/slv_reg26[15]_i_1_n_0                                                                                                                                                                              | design_1_i/myip_0/inst/myip_v1_0_S00_AXI_LITE_inst/axi_awready_i_1_n_0                                                                                                                                                                                  |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/myip_0/inst/myip_v1_0_S00_AXI_LITE_inst/slv_reg25[7]_i_1_n_0                                                                                                                                                                               | design_1_i/myip_0/inst/myip_v1_0_S00_AXI_LITE_inst/axi_awready_i_1_n_0                                                                                                                                                                                  |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/myip_0/inst/myip_v1_0_S00_AXI_LITE_inst/slv_reg25[31]_i_1_n_0                                                                                                                                                                              | design_1_i/myip_0/inst/myip_v1_0_S00_AXI_LITE_inst/axi_awready_i_1_n_0                                                                                                                                                                                  |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/myip_0/inst/myip_v1_0_S00_AXI_LITE_inst/slv_reg25[23]_i_1_n_0                                                                                                                                                                              | design_1_i/myip_0/inst/myip_v1_0_S00_AXI_LITE_inst/axi_awready_i_1_n_0                                                                                                                                                                                  |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/myip_0/inst/myip_v1_0_S00_AXI_LITE_inst/slv_reg25[15]_i_1_n_0                                                                                                                                                                              | design_1_i/myip_0/inst/myip_v1_0_S00_AXI_LITE_inst/axi_awready_i_1_n_0                                                                                                                                                                                  |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/myip_0/inst/myip_v1_0_S00_AXI_LITE_inst/slv_reg24[7]_i_1_n_0                                                                                                                                                                               | design_1_i/myip_0/inst/myip_v1_0_S00_AXI_LITE_inst/axi_awready_i_1_n_0                                                                                                                                                                                  |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/myip_0/inst/myip_v1_0_S00_AXI_LITE_inst/slv_reg24[31]_i_1_n_0                                                                                                                                                                              | design_1_i/myip_0/inst/myip_v1_0_S00_AXI_LITE_inst/axi_awready_i_1_n_0                                                                                                                                                                                  |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/myip_0/inst/myip_v1_0_S00_AXI_LITE_inst/slv_reg24[23]_i_1_n_0                                                                                                                                                                              | design_1_i/myip_0/inst/myip_v1_0_S00_AXI_LITE_inst/axi_awready_i_1_n_0                                                                                                                                                                                  |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/myip_0/inst/myip_v1_0_S00_AXI_LITE_inst/slv_reg24[15]_i_1_n_0                                                                                                                                                                              | design_1_i/myip_0/inst/myip_v1_0_S00_AXI_LITE_inst/axi_awready_i_1_n_0                                                                                                                                                                                  |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/myip_0/inst/myip_v1_0_S00_AXI_LITE_inst/slv_reg23[7]_i_1_n_0                                                                                                                                                                               | design_1_i/myip_0/inst/myip_v1_0_S00_AXI_LITE_inst/axi_awready_i_1_n_0                                                                                                                                                                                  |                5 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/myip_0/inst/myip_v1_0_S00_AXI_LITE_inst/slv_reg23[31]_i_1_n_0                                                                                                                                                                              | design_1_i/myip_0/inst/myip_v1_0_S00_AXI_LITE_inst/axi_awready_i_1_n_0                                                                                                                                                                                  |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/myip_0/inst/myip_v1_0_S00_AXI_LITE_inst/slv_reg0[7]_i_1_n_0                                                                                                                                                                                | design_1_i/myip_0/inst/myip_v1_0_S00_AXI_LITE_inst/axi_awready_i_1_n_0                                                                                                                                                                                  |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/myip_0/inst/myip_v1_0_S00_AXI_LITE_inst/slv_reg13[23]_i_1_n_0                                                                                                                                                                              | design_1_i/myip_0/inst/myip_v1_0_S00_AXI_LITE_inst/axi_awready_i_1_n_0                                                                                                                                                                                  |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/myip_0/inst/myip_v1_0_S00_AXI_LITE_inst/slv_reg13[15]_i_1_n_0                                                                                                                                                                              | design_1_i/myip_0/inst/myip_v1_0_S00_AXI_LITE_inst/axi_awready_i_1_n_0                                                                                                                                                                                  |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/myip_0/inst/myip_v1_0_S00_AXI_LITE_inst/slv_reg12[7]_i_1_n_0                                                                                                                                                                               | design_1_i/myip_0/inst/myip_v1_0_S00_AXI_LITE_inst/axi_awready_i_1_n_0                                                                                                                                                                                  |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/myip_0/inst/myip_v1_0_S00_AXI_LITE_inst/slv_reg12[31]_i_1_n_0                                                                                                                                                                              | design_1_i/myip_0/inst/myip_v1_0_S00_AXI_LITE_inst/axi_awready_i_1_n_0                                                                                                                                                                                  |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/myip_0/inst/myip_v1_0_S00_AXI_LITE_inst/slv_reg12[23]_i_1_n_0                                                                                                                                                                              | design_1_i/myip_0/inst/myip_v1_0_S00_AXI_LITE_inst/axi_awready_i_1_n_0                                                                                                                                                                                  |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/myip_0/inst/myip_v1_0_S00_AXI_LITE_inst/slv_reg12[15]_i_1_n_0                                                                                                                                                                              | design_1_i/myip_0/inst/myip_v1_0_S00_AXI_LITE_inst/axi_awready_i_1_n_0                                                                                                                                                                                  |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/myip_0/inst/myip_v1_0_S00_AXI_LITE_inst/slv_reg11[7]_i_1_n_0                                                                                                                                                                               | design_1_i/myip_0/inst/myip_v1_0_S00_AXI_LITE_inst/axi_awready_i_1_n_0                                                                                                                                                                                  |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/myip_0/inst/myip_v1_0_S00_AXI_LITE_inst/slv_reg11[31]_i_1_n_0                                                                                                                                                                              | design_1_i/myip_0/inst/myip_v1_0_S00_AXI_LITE_inst/axi_awready_i_1_n_0                                                                                                                                                                                  |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/myip_0/inst/myip_v1_0_S00_AXI_LITE_inst/slv_reg11[23]_i_1_n_0                                                                                                                                                                              | design_1_i/myip_0/inst/myip_v1_0_S00_AXI_LITE_inst/axi_awready_i_1_n_0                                                                                                                                                                                  |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/myip_0/inst/myip_v1_0_S00_AXI_LITE_inst/slv_reg11[15]_i_1_n_0                                                                                                                                                                              | design_1_i/myip_0/inst/myip_v1_0_S00_AXI_LITE_inst/axi_awready_i_1_n_0                                                                                                                                                                                  |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/myip_0/inst/myip_v1_0_S00_AXI_LITE_inst/slv_reg10[7]_i_1_n_0                                                                                                                                                                               | design_1_i/myip_0/inst/myip_v1_0_S00_AXI_LITE_inst/axi_awready_i_1_n_0                                                                                                                                                                                  |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/myip_0/inst/myip_v1_0_S00_AXI_LITE_inst/slv_reg10[31]_i_1_n_0                                                                                                                                                                              | design_1_i/myip_0/inst/myip_v1_0_S00_AXI_LITE_inst/axi_awready_i_1_n_0                                                                                                                                                                                  |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/myip_0/inst/myip_v1_0_S00_AXI_LITE_inst/slv_reg10[23]_i_1_n_0                                                                                                                                                                              | design_1_i/myip_0/inst/myip_v1_0_S00_AXI_LITE_inst/axi_awready_i_1_n_0                                                                                                                                                                                  |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/myip_0/inst/myip_v1_0_S00_AXI_LITE_inst/slv_reg10[15]_i_1_n_0                                                                                                                                                                              | design_1_i/myip_0/inst/myip_v1_0_S00_AXI_LITE_inst/axi_awready_i_1_n_0                                                                                                                                                                                  |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/myip_0/inst/myip_v1_0_S00_AXI_LITE_inst/slv_reg13[31]_i_1_n_0                                                                                                                                                                              | design_1_i/myip_0/inst/myip_v1_0_S00_AXI_LITE_inst/axi_awready_i_1_n_0                                                                                                                                                                                  |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/myip_0/inst/myip_v1_0_S00_AXI_LITE_inst/slv_reg0[31]_i_1_n_0                                                                                                                                                                               | design_1_i/myip_0/inst/myip_v1_0_S00_AXI_LITE_inst/axi_awready_i_1_n_0                                                                                                                                                                                  |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/myip_0/inst/myip_v1_0_S00_AXI_LITE_inst/slv_reg0[23]_i_1_n_0                                                                                                                                                                               | design_1_i/myip_0/inst/myip_v1_0_S00_AXI_LITE_inst/axi_awready_i_1_n_0                                                                                                                                                                                  |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/myip_0/inst/myip_v1_0_S00_AXI_LITE_inst/slv_reg4[15]_i_1_n_0                                                                                                                                                                               | design_1_i/myip_0/inst/myip_v1_0_S00_AXI_LITE_inst/axi_awready_i_1_n_0                                                                                                                                                                                  |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/myip_0/inst/myip_v1_0_S00_AXI_LITE_inst/slv_reg9[7]_i_1_n_0                                                                                                                                                                                | design_1_i/myip_0/inst/myip_v1_0_S00_AXI_LITE_inst/axi_awready_i_1_n_0                                                                                                                                                                                  |                5 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_wrap_reg[0][0]                                                                                          |                                                                                                                                                                                                                                                         |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                           |                                                                                                                                                                                                                                                         |                5 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_incr_reg[0]                                                                                             |                                                                                                                                                                                                                                                         |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[0]_i_1_n_0                                                                          |                                                                                                                                                                                                                                                         |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axaddr_wrap_reg[0][0]                                                                                          |                                                                                                                                                                                                                                                         |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/wrap_boundary_axaddr_r_reg[11]                                                                                 |                                                                                                                                                                                                                                                         |                4 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                 | design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                               |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/gc0.count_reg[0][0]                                                                                                                                                                           | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[1]                                                                                              |                1 |              8 |
|  dbg_hub/inst/idrck                             |                                                                                                                                                                                                                                                       | dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/SR[0]                                                                                                                                                                                                              |                2 |              8 |
|  dbg_hub/inst/idrck                             | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/E[0]                                                                | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[2]                                                                                              |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/myip_0/inst/myip_v1_0_S00_AXI_LITE_inst/slv_reg17[23]_i_1_n_0                                                                                                                                                                              | design_1_i/myip_0/inst/myip_v1_0_S00_AXI_LITE_inst/axi_awready_i_1_n_0                                                                                                                                                                                  |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/myip_0/inst/myip_v1_0_S00_AXI_LITE_inst/slv_reg1[7]_i_1_n_0                                                                                                                                                                                | design_1_i/myip_0/inst/myip_v1_0_S00_AXI_LITE_inst/axi_awready_i_1_n_0                                                                                                                                                                                  |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/myip_0/inst/myip_v1_0_S00_AXI_LITE_inst/slv_reg1[31]_i_1_n_0                                                                                                                                                                               | design_1_i/myip_0/inst/myip_v1_0_S00_AXI_LITE_inst/axi_awready_i_1_n_0                                                                                                                                                                                  |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/myip_0/inst/myip_v1_0_S00_AXI_LITE_inst/slv_reg1[23]_i_1_n_0                                                                                                                                                                               | design_1_i/myip_0/inst/myip_v1_0_S00_AXI_LITE_inst/axi_awready_i_1_n_0                                                                                                                                                                                  |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/myip_0/inst/myip_v1_0_S00_AXI_LITE_inst/slv_reg1[15]_i_1_n_0                                                                                                                                                                               | design_1_i/myip_0/inst/myip_v1_0_S00_AXI_LITE_inst/axi_awready_i_1_n_0                                                                                                                                                                                  |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/myip_0/inst/myip_v1_0_S00_AXI_LITE_inst/slv_reg19[7]_i_1_n_0                                                                                                                                                                               | design_1_i/myip_0/inst/myip_v1_0_S00_AXI_LITE_inst/axi_awready_i_1_n_0                                                                                                                                                                                  |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/myip_0/inst/myip_v1_0_S00_AXI_LITE_inst/slv_reg19[31]_i_1_n_0                                                                                                                                                                              | design_1_i/myip_0/inst/myip_v1_0_S00_AXI_LITE_inst/axi_awready_i_1_n_0                                                                                                                                                                                  |                4 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/myip_0/inst/myip_v1_0_S00_AXI_LITE_inst/slv_reg19[23]_i_1_n_0                                                                                                                                                                              | design_1_i/myip_0/inst/myip_v1_0_S00_AXI_LITE_inst/axi_awready_i_1_n_0                                                                                                                                                                                  |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/myip_0/inst/myip_v1_0_S00_AXI_LITE_inst/slv_reg19[15]_i_1_n_0                                                                                                                                                                              | design_1_i/myip_0/inst/myip_v1_0_S00_AXI_LITE_inst/axi_awready_i_1_n_0                                                                                                                                                                                  |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/myip_0/inst/myip_v1_0_S00_AXI_LITE_inst/slv_reg18[7]_i_1_n_0                                                                                                                                                                               | design_1_i/myip_0/inst/myip_v1_0_S00_AXI_LITE_inst/axi_awready_i_1_n_0                                                                                                                                                                                  |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/myip_0/inst/myip_v1_0_S00_AXI_LITE_inst/slv_reg18[31]_i_1_n_0                                                                                                                                                                              | design_1_i/myip_0/inst/myip_v1_0_S00_AXI_LITE_inst/axi_awready_i_1_n_0                                                                                                                                                                                  |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/myip_0/inst/myip_v1_0_S00_AXI_LITE_inst/slv_reg18[23]_i_1_n_0                                                                                                                                                                              | design_1_i/myip_0/inst/myip_v1_0_S00_AXI_LITE_inst/axi_awready_i_1_n_0                                                                                                                                                                                  |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/myip_0/inst/myip_v1_0_S00_AXI_LITE_inst/slv_reg18[15]_i_1_n_0                                                                                                                                                                              | design_1_i/myip_0/inst/myip_v1_0_S00_AXI_LITE_inst/axi_awready_i_1_n_0                                                                                                                                                                                  |                6 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/myip_0/inst/myip_v1_0_S00_AXI_LITE_inst/slv_reg17[7]_i_1_n_0                                                                                                                                                                               | design_1_i/myip_0/inst/myip_v1_0_S00_AXI_LITE_inst/axi_awready_i_1_n_0                                                                                                                                                                                  |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/myip_0/inst/myip_v1_0_S00_AXI_LITE_inst/slv_reg17[31]_i_1_n_0                                                                                                                                                                              | design_1_i/myip_0/inst/myip_v1_0_S00_AXI_LITE_inst/axi_awready_i_1_n_0                                                                                                                                                                                  |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/myip_0/inst/myip_v1_0_S00_AXI_LITE_inst/slv_reg20[15]_i_1_n_0                                                                                                                                                                              | design_1_i/myip_0/inst/myip_v1_0_S00_AXI_LITE_inst/axi_awready_i_1_n_0                                                                                                                                                                                  |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/myip_0/inst/myip_v1_0_S00_AXI_LITE_inst/slv_reg17[15]_i_1_n_0                                                                                                                                                                              | design_1_i/myip_0/inst/myip_v1_0_S00_AXI_LITE_inst/axi_awready_i_1_n_0                                                                                                                                                                                  |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/myip_0/inst/myip_v1_0_S00_AXI_LITE_inst/slv_reg16[7]_i_1_n_0                                                                                                                                                                               | design_1_i/myip_0/inst/myip_v1_0_S00_AXI_LITE_inst/axi_awready_i_1_n_0                                                                                                                                                                                  |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/myip_0/inst/myip_v1_0_S00_AXI_LITE_inst/slv_reg16[31]_i_1_n_0                                                                                                                                                                              | design_1_i/myip_0/inst/myip_v1_0_S00_AXI_LITE_inst/axi_awready_i_1_n_0                                                                                                                                                                                  |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/myip_0/inst/myip_v1_0_S00_AXI_LITE_inst/slv_reg16[23]_i_1_n_0                                                                                                                                                                              | design_1_i/myip_0/inst/myip_v1_0_S00_AXI_LITE_inst/axi_awready_i_1_n_0                                                                                                                                                                                  |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/myip_0/inst/myip_v1_0_S00_AXI_LITE_inst/slv_reg16[15]_i_1_n_0                                                                                                                                                                              | design_1_i/myip_0/inst/myip_v1_0_S00_AXI_LITE_inst/axi_awready_i_1_n_0                                                                                                                                                                                  |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/myip_0/inst/myip_v1_0_S00_AXI_LITE_inst/slv_reg15[7]_i_1_n_0                                                                                                                                                                               | design_1_i/myip_0/inst/myip_v1_0_S00_AXI_LITE_inst/axi_awready_i_1_n_0                                                                                                                                                                                  |                4 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/myip_0/inst/myip_v1_0_S00_AXI_LITE_inst/slv_reg15[31]_i_1_n_0                                                                                                                                                                              | design_1_i/myip_0/inst/myip_v1_0_S00_AXI_LITE_inst/axi_awready_i_1_n_0                                                                                                                                                                                  |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/myip_0/inst/myip_v1_0_S00_AXI_LITE_inst/slv_reg15[23]_i_1_n_0                                                                                                                                                                              | design_1_i/myip_0/inst/myip_v1_0_S00_AXI_LITE_inst/axi_awready_i_1_n_0                                                                                                                                                                                  |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/myip_0/inst/myip_v1_0_S00_AXI_LITE_inst/slv_reg15[15]_i_1_n_0                                                                                                                                                                              | design_1_i/myip_0/inst/myip_v1_0_S00_AXI_LITE_inst/axi_awready_i_1_n_0                                                                                                                                                                                  |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/myip_0/inst/myip_v1_0_S00_AXI_LITE_inst/slv_reg14[7]_i_1_n_0                                                                                                                                                                               | design_1_i/myip_0/inst/myip_v1_0_S00_AXI_LITE_inst/axi_awready_i_1_n_0                                                                                                                                                                                  |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/myip_0/inst/myip_v1_0_S00_AXI_LITE_inst/slv_reg14[31]_i_1_n_0                                                                                                                                                                              | design_1_i/myip_0/inst/myip_v1_0_S00_AXI_LITE_inst/axi_awready_i_1_n_0                                                                                                                                                                                  |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/myip_0/inst/myip_v1_0_S00_AXI_LITE_inst/slv_reg14[23]_i_1_n_0                                                                                                                                                                              | design_1_i/myip_0/inst/myip_v1_0_S00_AXI_LITE_inst/axi_awready_i_1_n_0                                                                                                                                                                                  |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/myip_0/inst/myip_v1_0_S00_AXI_LITE_inst/slv_reg14[15]_i_1_n_0                                                                                                                                                                              | design_1_i/myip_0/inst/myip_v1_0_S00_AXI_LITE_inst/axi_awready_i_1_n_0                                                                                                                                                                                  |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/myip_0/inst/myip_v1_0_S00_AXI_LITE_inst/slv_reg13[7]_i_1_n_0                                                                                                                                                                               | design_1_i/myip_0/inst/myip_v1_0_S00_AXI_LITE_inst/axi_awready_i_1_n_0                                                                                                                                                                                  |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.wdata_wrap_buffer_q_reg[55][0]         | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.wdata_wrap_buffer_q[7]_i_1_n_0            |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/myip_0/inst/myip_v1_0_S00_AXI_LITE_inst/slv_reg8[7]_i_1_n_0                                                                                                                                                                                | design_1_i/myip_0/inst/myip_v1_0_S00_AXI_LITE_inst/axi_awready_i_1_n_0                                                                                                                                                                                  |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/myip_0/inst/myip_v1_0_S00_AXI_LITE_inst/slv_reg9[15]_i_1_n_0                                                                                                                                                                               | design_1_i/myip_0/inst/myip_v1_0_S00_AXI_LITE_inst/axi_awready_i_1_n_0                                                                                                                                                                                  |                4 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/myip_0/inst/myip_v1_0_S00_AXI_LITE_inst/slv_reg9[23]_i_1_n_0                                                                                                                                                                               | design_1_i/myip_0/inst/myip_v1_0_S00_AXI_LITE_inst/axi_awready_i_1_n_0                                                                                                                                                                                  |                6 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/myip_0/inst/myip_v1_0_S00_AXI_LITE_inst/slv_reg9[31]_i_1_n_0                                                                                                                                                                               | design_1_i/myip_0/inst/myip_v1_0_S00_AXI_LITE_inst/axi_awready_i_1_n_0                                                                                                                                                                                  |                5 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.wdata_wrap_buffer_q_reg[39][0]         | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.wdata_wrap_buffer_q[7]_i_1_n_0            |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.wdata_wrap_buffer_q_reg[23][0]         | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.wdata_wrap_buffer_q[7]_i_1_n_0            |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/myip_0/inst/myip_v1_0_S00_AXI_LITE_inst/slv_reg30[15]_i_1_n_0                                                                                                                                                                              | design_1_i/myip_0/inst/myip_v1_0_S00_AXI_LITE_inst/axi_awready_i_1_n_0                                                                                                                                                                                  |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.wdata_wrap_buffer_q_reg[15][0]         | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.wdata_wrap_buffer_q[7]_i_1_n_0            |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.wdata_wrap_buffer_q_reg[31][0]         | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.wdata_wrap_buffer_q[7]_i_1_n_0            |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.wdata_wrap_buffer_q_reg[7]_0[0]        | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.wdata_wrap_buffer_q[7]_i_1_n_0            |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                       | design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/SR[0]                                                                                                                           |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.wdata_wrap_buffer_q_reg[47][0]         | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.wdata_wrap_buffer_q[7]_i_1_n_0            |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/myip_0/inst/myip_v1_0_S00_AXI_LITE_inst/slv_reg8[31]_i_1_n_0                                                                                                                                                                               | design_1_i/myip_0/inst/myip_v1_0_S00_AXI_LITE_inst/axi_awready_i_1_n_0                                                                                                                                                                                  |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[47]_i_1_n_0  | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[56]_0      |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.wdata_wrap_buffer_q_reg[63][0]         | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.wdata_wrap_buffer_q[7]_i_1_n_0            |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[39]_i_1_n_0  | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[56]_0      |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[31]_i_1_n_0  | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[56]_0      |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[23]_i_1_n_0  | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[56]_0      |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[15]_i_1_n_0  | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[56]_0      |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                   |                                                                                                                                                                                                                                                         |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[7]_i_1_n_0   | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[56]_0      |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                       | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/timer_rst                                                                                                                                                                                       |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[55]_i_1_n_0  | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[56]_0      |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                        |                                                                                                                                                                                                                                                         |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[63]_i_1_n_0  | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[56]_0      |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/myip_0/inst/myip_v1_0_S00_AXI_LITE_inst/slv_reg4[31]_i_1_n_0                                                                                                                                                                               | design_1_i/myip_0/inst/myip_v1_0_S00_AXI_LITE_inst/axi_awready_i_1_n_0                                                                                                                                                                                  |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/myip_0/inst/myip_v1_0_S00_AXI_LITE_inst/slv_reg30[23]_i_1_n_0                                                                                                                                                                              | design_1_i/myip_0/inst/myip_v1_0_S00_AXI_LITE_inst/axi_awready_i_1_n_0                                                                                                                                                                                  |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/myip_0/inst/myip_v1_0_S00_AXI_LITE_inst/slv_reg30[31]_i_1_n_0                                                                                                                                                                              | design_1_i/myip_0/inst/myip_v1_0_S00_AXI_LITE_inst/axi_awready_i_1_n_0                                                                                                                                                                                  |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/myip_0/inst/myip_v1_0_S00_AXI_LITE_inst/slv_reg30[7]_i_1_n_0                                                                                                                                                                               | design_1_i/myip_0/inst/myip_v1_0_S00_AXI_LITE_inst/axi_awready_i_1_n_0                                                                                                                                                                                  |                4 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/myip_0/inst/myip_v1_0_S00_AXI_LITE_inst/slv_reg31[15]_i_1_n_0                                                                                                                                                                              | design_1_i/myip_0/inst/myip_v1_0_S00_AXI_LITE_inst/axi_awready_i_1_n_0                                                                                                                                                                                  |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/myip_0/inst/myip_v1_0_S00_AXI_LITE_inst/slv_reg31[23]_i_1_n_0                                                                                                                                                                              | design_1_i/myip_0/inst/myip_v1_0_S00_AXI_LITE_inst/axi_awready_i_1_n_0                                                                                                                                                                                  |                5 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/myip_0/inst/myip_v1_0_S00_AXI_LITE_inst/slv_reg31[31]_i_1_n_0                                                                                                                                                                              | design_1_i/myip_0/inst/myip_v1_0_S00_AXI_LITE_inst/axi_awready_i_1_n_0                                                                                                                                                                                  |                4 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/myip_0/inst/myip_v1_0_S00_AXI_LITE_inst/slv_reg31[7]_i_1_n_0                                                                                                                                                                               | design_1_i/myip_0/inst/myip_v1_0_S00_AXI_LITE_inst/axi_awready_i_1_n_0                                                                                                                                                                                  |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/myip_0/inst/myip_v1_0_S00_AXI_LITE_inst/slv_reg3[15]_i_1_n_0                                                                                                                                                                               | design_1_i/myip_0/inst/myip_v1_0_S00_AXI_LITE_inst/axi_awready_i_1_n_0                                                                                                                                                                                  |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/myip_0/inst/myip_v1_0_S00_AXI_LITE_inst/slv_reg3[23]_i_1_n_0                                                                                                                                                                               | design_1_i/myip_0/inst/myip_v1_0_S00_AXI_LITE_inst/axi_awready_i_1_n_0                                                                                                                                                                                  |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/myip_0/inst/myip_v1_0_S00_AXI_LITE_inst/slv_reg3[31]_i_1_n_0                                                                                                                                                                               | design_1_i/myip_0/inst/myip_v1_0_S00_AXI_LITE_inst/axi_awready_i_1_n_0                                                                                                                                                                                  |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                       | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.wdata_wrap_buffer_q[7]_i_1_n_0            |                5 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/myip_0/inst/myip_v1_0_S00_AXI_LITE_inst/slv_reg4[23]_i_1_n_0                                                                                                                                                                               | design_1_i/myip_0/inst/myip_v1_0_S00_AXI_LITE_inst/axi_awready_i_1_n_0                                                                                                                                                                                  |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/myip_0/inst/myip_v1_0_S00_AXI_LITE_inst/slv_reg4[7]_i_1_n_0                                                                                                                                                                                | design_1_i/myip_0/inst/myip_v1_0_S00_AXI_LITE_inst/axi_awready_i_1_n_0                                                                                                                                                                                  |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/myip_0/inst/myip_v1_0_S00_AXI_LITE_inst/slv_reg5[15]_i_1_n_0                                                                                                                                                                               | design_1_i/myip_0/inst/myip_v1_0_S00_AXI_LITE_inst/axi_awready_i_1_n_0                                                                                                                                                                                  |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/myip_0/inst/myip_v1_0_S00_AXI_LITE_inst/slv_reg5[23]_i_1_n_0                                                                                                                                                                               | design_1_i/myip_0/inst/myip_v1_0_S00_AXI_LITE_inst/axi_awready_i_1_n_0                                                                                                                                                                                  |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/myip_0/inst/myip_v1_0_S00_AXI_LITE_inst/slv_reg5[31]_i_1_n_0                                                                                                                                                                               | design_1_i/myip_0/inst/myip_v1_0_S00_AXI_LITE_inst/axi_awready_i_1_n_0                                                                                                                                                                                  |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/myip_0/inst/myip_v1_0_S00_AXI_LITE_inst/slv_reg5[7]_i_1_n_0                                                                                                                                                                                | design_1_i/myip_0/inst/myip_v1_0_S00_AXI_LITE_inst/axi_awready_i_1_n_0                                                                                                                                                                                  |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/myip_0/inst/myip_v1_0_S00_AXI_LITE_inst/slv_reg6[15]_i_1_n_0                                                                                                                                                                               | design_1_i/myip_0/inst/myip_v1_0_S00_AXI_LITE_inst/axi_awready_i_1_n_0                                                                                                                                                                                  |                4 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/myip_0/inst/myip_v1_0_S00_AXI_LITE_inst/slv_reg6[23]_i_1_n_0                                                                                                                                                                               | design_1_i/myip_0/inst/myip_v1_0_S00_AXI_LITE_inst/axi_awready_i_1_n_0                                                                                                                                                                                  |                4 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/myip_0/inst/myip_v1_0_S00_AXI_LITE_inst/slv_reg6[31]_i_1_n_0                                                                                                                                                                               | design_1_i/myip_0/inst/myip_v1_0_S00_AXI_LITE_inst/axi_awready_i_1_n_0                                                                                                                                                                                  |                5 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/myip_0/inst/myip_v1_0_S00_AXI_LITE_inst/slv_reg6[7]_i_1_n_0                                                                                                                                                                                | design_1_i/myip_0/inst/myip_v1_0_S00_AXI_LITE_inst/axi_awready_i_1_n_0                                                                                                                                                                                  |                5 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/myip_0/inst/myip_v1_0_S00_AXI_LITE_inst/slv_reg8[15]_i_1_n_0                                                                                                                                                                               | design_1_i/myip_0/inst/myip_v1_0_S00_AXI_LITE_inst/axi_awready_i_1_n_0                                                                                                                                                                                  |                4 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/myip_0/inst/myip_v1_0_S00_AXI_LITE_inst/slv_reg8[23]_i_1_n_0                                                                                                                                                                               | design_1_i/myip_0/inst/myip_v1_0_S00_AXI_LITE_inst/axi_awready_i_1_n_0                                                                                                                                                                                  |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r_pipe/pop_mi_data                                                                         | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[56]_0      |                3 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_251_in                                                                                         | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[56]_0      |                5 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/captured_samples_reg[0][0]                                                                                                                                                                                |                                                                                                                                                                                                                                                         |                2 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                       | u_ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_2[15]_i_1_n_0                                                                                                                                                                                      |                2 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/gc0.count_d1_reg[4][0] | design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[1]                                                 |                2 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCE/E[0]                                                                                                                                                               | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/SR[0]                                                                                                                                                              |                3 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/read_addr                                                                                                                                                                                            |                                                                                                                                                                                                                                                         |                3 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                       | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_iport0_o[0]                                                                                                                                                                                  |                5 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                        | design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gcc0.gc0.count_reg[1][1]                                  |                2 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/gc0.count_d1_reg[4][0]      | design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[1]                                                      |                2 |             10 |
|  dbg_hub/inst/idrck                             | dbg_hub/inst/N_EXT_BSCAN.bscan_inst/iTARGET_reg[15][0]                                                                                                                                                                                                | dbg_hub/inst/N_EXT_BSCAN.bscan_inst/AR[0]                                                                                                                                                                                                               |                3 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                   | design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gcc0.gc0.count_reg[1][1]                             |                2 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/E[0]           | design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[1]                                         |                3 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                       | u_ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[15]_i_1_n_0                                                                                                                                                                                      |                5 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]           | design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gcc0.gc0.count_reg[1][1]                     |                2 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WCE/E[0]                                                                                                                                                               | u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                                                        |                2 |             10 |
|  dbg_hub/inst/idrck                             |                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                         |                8 |             11 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                       | design_1_i/myip_0/inst/myip_v1_0_M00_AXI_LITE_inst/axi_bready_i_1_n_0                                                                                                                                                                                   |                6 |             11 |
|  dbg_hub/inst/idrck                             | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gic0.gc0.count_reg[0][1]                                                                          |                3 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/E[0]                                                                                                                                                                                          | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gic0.gc0.count_d2_reg[0][1]                                                                       |                2 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                     |                                                                                                                                                                                                                                                         |                4 |             13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/skid_buffer_reg[0]_0                                                                                                          |                                                                                                                                                                                                                                                         |                3 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/p_1_in                                                                                                                        |                                                                                                                                                                                                                                                         |                2 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                       | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/current_state[0]                                                                                                                                                                             |                4 |             15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                       | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[15].mu_srl_reg/current_state[0]                                                                                                                                                                            |                4 |             15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                       | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[35].mu_srl_reg/current_state[0]                                                                                                                                                                            |                4 |             15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                       | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[34].mu_srl_reg/current_state[0]                                                                                                                                                                            |                4 |             15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                       | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[14].mu_srl_reg/current_state[0]                                                                                                                                                                            |                4 |             15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                       | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[13].mu_srl_reg/current_state[0]                                                                                                                                                                            |                4 |             15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                       | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[12].mu_srl_reg/current_state[0]                                                                                                                                                                            |                4 |             15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                       | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[11].mu_srl_reg/current_state[0]                                                                                                                                                                            |                4 |             15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                       | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[10].mu_srl_reg/current_state[0]                                                                                                                                                                            |                4 |             15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                       | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/current_state[0]                                                                                                                                                                             |                4 |             15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                       | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/current_state[0]                                                                                                                                                                             |                4 |             15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                       | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/current_state[0]                                                                                                                                                                             |                5 |             15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                       | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/current_state[0]                                                                                                                                                                             |                5 |             15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                       | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/current_state[0]                                                                                                                                                                             |                5 |             15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                       | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/current_state[0]                                                                                                                                                                             |                5 |             15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                       | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/current_state[0]                                                                                                                                                                             |                5 |             15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                       | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/current_state[0]                                                                                                                                                                             |                5 |             15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                       | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/current_state[0]                                                                                                                                                                             |                4 |             15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                       | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[16].mu_srl_reg/current_state[0]                                                                                                                                                                            |                4 |             15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                       | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[25].mu_srl_reg/current_state[0]                                                                                                                                                                            |                4 |             15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                       | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[26].mu_srl_reg/current_state[0]                                                                                                                                                                            |                6 |             15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                       | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[27].mu_srl_reg/current_state[0]                                                                                                                                                                            |                4 |             15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                       | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[18].mu_srl_reg/current_state[0]                                                                                                                                                                            |                5 |             15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                       | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[19].mu_srl_reg/current_state[0]                                                                                                                                                                            |                4 |             15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                       | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/current_state[0]                                                                                                                                                                             |                4 |             15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                       | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[20].mu_srl_reg/current_state[0]                                                                                                                                                                            |                4 |             15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                       | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[21].mu_srl_reg/current_state[0]                                                                                                                                                                            |                4 |             15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                       | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[22].mu_srl_reg/current_state[0]                                                                                                                                                                            |                4 |             15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                       | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[23].mu_srl_reg/current_state[0]                                                                                                                                                                            |                4 |             15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                       | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[28].mu_srl_reg/current_state[0]                                                                                                                                                                            |                4 |             15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                       | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[29].mu_srl_reg/current_state[0]                                                                                                                                                                            |                4 |             15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                       | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[24].mu_srl_reg/current_state[0]                                                                                                                                                                            |                4 |             15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                       | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_srl_fff/current_state[0]                                                                                                                                                                                      |                4 |             15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                       | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[30].mu_srl_reg/current_state[0]                                                                                                                                                                            |                4 |             15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                       | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[31].mu_srl_reg/current_state[0]                                                                                                                                                                            |                4 |             15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                       | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[32].mu_srl_reg/current_state[0]                                                                                                                                                                            |                4 |             15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                       | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[33].mu_srl_reg/current_state[0]                                                                                                                                                                            |                4 |             15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                       | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[17].mu_srl_reg/current_state[0]                                                                                                                                                                            |                4 |             15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__8_n_0                                                                                                                                                                |                                                                                                                                                                                                                                                         |                8 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_18/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__0_n_0                                                                                                                                                               |                                                                                                                                                                                                                                                         |                5 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_6/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                   |                                                                                                                                                                                                                                                         |                7 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__11_n_0                                                                                                                                                              |                                                                                                                                                                                                                                                         |                4 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__10_n_0                                                                                                                                                              |                                                                                                                                                                                                                                                         |                6 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_81/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__2_n_0                                                                                                                                                               |                                                                                                                                                                                                                                                         |                3 |             16 |
|  dbg_hub/inst/idrck                             | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/goreg_dm.dout_i_reg[0][0]                                           |                                                                                                                                                                                                                                                         |                2 |             16 |
|  dbg_hub/inst/idrck                             | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/gpr1.dout_i_reg[15][0]                                              |                                                                                                                                                                                                                                                         |                3 |             16 |
|  dbg_hub/inst/idrck                             | dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/E[0]                                                                                                                                                                                                              | dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg[0]                                                                                                                                                                           |                4 |             16 |
|  dbg_hub/inst/idrck                             | dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in_reg[15]_0[0]                                                                                                                                                                                         | dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg[0]                                                                                                                                                                           |                3 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/gpr1.dout_i_reg[0][0]                                                                                                                                                                         |                                                                                                                                                                                                                                                         |                2 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/E[0]                                                                                                                                                                                                 |                                                                                                                                                                                                                                                         |                8 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                       | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[0]                                                                                              |                5 |             16 |
|  dbg_hub/inst/idrck                             |                                                                                                                                                                                                                                                       | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[1]                                                                                              |                4 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                       | u_ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_3[15]_i_1_n_0                                                                                                                                                                                      |                8 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__12_n_0                                                                                                                                                      |                                                                                                                                                                                                                                                         |                5 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_85/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__5_n_0                                                                                                                                                               |                                                                                                                                                                                                                                                         |                8 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_16/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__14_n_0                                                                                                                                                              |                                                                                                                                                                                                                                                         |                5 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__7_n_0                                                                                                                                                               |                                                                                                                                                                                                                                                         |                7 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__6_n_0                                                                                                                                                               |                                                                                                                                                                                                                                                         |                7 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_test0                                                                                                                                                                                          |                                                                                                                                                                                                                                                         |                3 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_84/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__4_n_0                                                                                                                                                               |                                                                                                                                                                                                                                                         |                3 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__9_n_0                                                                                                                                                               |                                                                                                                                                                                                                                                         |                5 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_82/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__3_n_0                                                                                                                                                               |                                                                                                                                                                                                                                                         |                5 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_80/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__1_n_0                                                                                                                                                               |                                                                                                                                                                                                                                                         |                5 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd[0]_i_1_n_0                                                                                                                                                                  | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/AR[0]                                                                                                                                                                                         |                5 |             17 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr[16]_i_1_n_0                                                                                                                                                                          | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/AR[0]                                                                                                                                                                                         |                5 |             17 |
|  dbg_hub/inst/idrck                             |                                                                                                                                                                                                                                                       | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gic0.gc0.count_reg[0][0]                                                                          |                4 |             17 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                       | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gic0.gc0.count_d2_reg[0][0]                                                                       |                3 |             18 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg[17]_i_1_n_0                                                                                                                                                                         | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/AR[0]                                                                                                                                                                                         |                3 |             18 |
|  dbg_hub/inst/idrck                             | dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in_reg[17]                                                                                                                                                                                              | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/AR[0]                                                                                                                                                                                         |                3 |             18 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                                                                                         |                                                                                                                                                                                                                                                         |                5 |             20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/E[0]                                                                                                                                                                                          |                                                                                                                                                                                                                                                         |                3 |             24 |
|  dbg_hub/inst/idrck                             | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                |                                                                                                                                                                                                                                                         |                3 |             24 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[27].mu_srl_reg/E[0]                                                                                                                                                                                      |                                                                                                                                                                                                                                                         |                6 |             25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[24].mu_srl_reg/E[0]                                                                                                                                                                                      |                                                                                                                                                                                                                                                         |                9 |             25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[25].mu_srl_reg/E[0]                                                                                                                                                                                      |                                                                                                                                                                                                                                                         |                6 |             25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[26].mu_srl_reg/E[0]                                                                                                                                                                                      |                                                                                                                                                                                                                                                         |                5 |             25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[28].mu_srl_reg/E[0]                                                                                                                                                                                      |                                                                                                                                                                                                                                                         |                5 |             25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[17].mu_srl_reg/E[0]                                                                                                                                                                                      |                                                                                                                                                                                                                                                         |                7 |             25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[16].mu_srl_reg/E[0]                                                                                                                                                                                      |                                                                                                                                                                                                                                                         |                9 |             25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[15].mu_srl_reg/E[0]                                                                                                                                                                                      |                                                                                                                                                                                                                                                         |                5 |             25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[14].mu_srl_reg/E[0]                                                                                                                                                                                      |                                                                                                                                                                                                                                                         |                7 |             25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[13].mu_srl_reg/E[0]                                                                                                                                                                                      |                                                                                                                                                                                                                                                         |                5 |             25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[12].mu_srl_reg/E[0]                                                                                                                                                                                      |                                                                                                                                                                                                                                                         |                6 |             25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[10].mu_srl_reg/E[0]                                                                                                                                                                                      |                                                                                                                                                                                                                                                         |                5 |             25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/E[0]                                                                                                                                                                                       |                                                                                                                                                                                                                                                         |                9 |             25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[35].mu_srl_reg/E[0]                                                                                                                                                                                      |                                                                                                                                                                                                                                                         |                7 |             25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[34].mu_srl_reg/E[0]                                                                                                                                                                                      |                                                                                                                                                                                                                                                         |                5 |             25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[33].mu_srl_reg/E[0]                                                                                                                                                                                      |                                                                                                                                                                                                                                                         |                4 |             25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[32].mu_srl_reg/E[0]                                                                                                                                                                                      |                                                                                                                                                                                                                                                         |                5 |             25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[31].mu_srl_reg/E[0]                                                                                                                                                                                      |                                                                                                                                                                                                                                                         |                7 |             25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[30].mu_srl_reg/E[0]                                                                                                                                                                                      |                                                                                                                                                                                                                                                         |                6 |             25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[18].mu_srl_reg/E[0]                                                                                                                                                                                      |                                                                                                                                                                                                                                                         |                6 |             25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[19].mu_srl_reg/E[0]                                                                                                                                                                                      |                                                                                                                                                                                                                                                         |                5 |             25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/E[0]                                                                                                                                                                                       |                                                                                                                                                                                                                                                         |                5 |             25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[20].mu_srl_reg/E[0]                                                                                                                                                                                      |                                                                                                                                                                                                                                                         |                6 |             25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[21].mu_srl_reg/E[0]                                                                                                                                                                                      |                                                                                                                                                                                                                                                         |                9 |             25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[22].mu_srl_reg/E[0]                                                                                                                                                                                      |                                                                                                                                                                                                                                                         |                7 |             25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[23].mu_srl_reg/E[0]                                                                                                                                                                                      |                                                                                                                                                                                                                                                         |                5 |             25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[29].mu_srl_reg/E[0]                                                                                                                                                                                      |                                                                                                                                                                                                                                                         |                6 |             25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                       | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/AR[0]                                                                                                                                                                                         |               14 |             27 |
|  dbg_hub/inst/idrck                             | dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in_reg[27]                                                                                                                                                                                              | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/AR[0]                                                                                                                                                                                         |                4 |             28 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer_reg[0]_0                                                                                                         |                                                                                                                                                                                                                                                         |                7 |             28 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg[27]_i_1_n_0                                                                                                                                                                         | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/AR[0]                                                                                                                                                                                         |                7 |             28 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_payload_i_reg[0]_1[0]                                                                                        |                                                                                                                                                                                                                                                         |                6 |             28 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/valid_Write_0                                                                                     |                                                                                                                                                                                                                                                         |                8 |             28 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/skid_buffer_reg[0]_0                                                                                                         |                                                                                                                                                                                                                                                         |                7 |             28 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/valid_Write_0                                                                                   |                                                                                                                                                                                                                                                         |                7 |             28 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_payload_i_reg[0][0]                                                                                          |                                                                                                                                                                                                                                                         |                6 |             28 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_MESG_Q[29]_i_1__0_n_0                                        | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[56]_0      |                9 |             29 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_MESG_Q_reg[29]                                              | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[56]_0      |                8 |             29 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                       | design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                            |               16 |             30 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                       | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[56]_0      |               13 |             31 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/myip_0/inst/myip_v1_0_M00_AXI_LITE_inst/cur_desc_ptr[31]_i_1_n_0                                                                                                                                                                           | design_1_i/myip_0/inst/myip_v1_0_M00_AXI_LITE_inst/axi_bready_i_1_n_0                                                                                                                                                                                   |                7 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/myip_0/inst/myip_v1_0_M01_AXI_inst/desc_fifo/axi_araddr_reg[0]_1                                                                                                                                                                           | design_1_i/myip_0/inst/myip_v1_0_M01_AXI_inst/axi_awvalid0                                                                                                                                                                                              |                9 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/myip_0/inst/myip_v1_0_M01_AXI_inst/start_single_burst_write                                                                                                                                                                                | design_1_i/myip_0/inst/myip_v1_0_M01_AXI_inst/axi_awvalid0                                                                                                                                                                                              |                8 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/myip_0/inst/myip_v1_0_M00_AXI_LITE_inst/start_single_read_reg_n_0                                                                                                                                                                          | design_1_i/myip_0/inst/myip_v1_0_M00_AXI_LITE_inst/axi_bready_i_1_n_0                                                                                                                                                                                   |                9 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/myip_0/inst/myip_v1_0_M00_AXI_LITE_inst/next_desc_ptr0                                                                                                                                                                                     | design_1_i/myip_0/inst/myip_v1_0_M00_AXI_LITE_inst/axi_bready_i_1_n_0                                                                                                                                                                                   |                6 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/myip_0/inst/myip_v1_0_M00_AXI_LITE_inst/cur_src_ptr0                                                                                                                                                                                       | design_1_i/myip_0/inst/myip_v1_0_M00_AXI_LITE_inst/axi_bready_i_1_n_0                                                                                                                                                                                   |                7 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/myip_0/inst/myip_v1_0_S00_AXI_LITE_inst/slv_reg_rden                                                                                                                                                                                       | design_1_i/myip_0/inst/myip_v1_0_S00_AXI_LITE_inst/axi_awready_i_1_n_0                                                                                                                                                                                  |               14 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/myip_0/inst/myip_v1_0_M01_AXI_inst/trans_done                                                                                                                                                                                              | design_1_i/myip_0/inst/myip_v1_0_M01_AXI_inst/axi_awvalid0                                                                                                                                                                                              |                8 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_den_o                                                                                                                                                                                            |                                                                                                                                                                                                                                                         |                9 |             33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/myip_0/inst/myip_v1_0_M01_AXI_inst/desc_fifo/data_out[33]_i_1_n_0                                                                                                                                                                          | design_1_i/myip_0/inst/myip_v1_0_M01_AXI_inst/desc_fifo/SR[0]                                                                                                                                                                                           |                6 |             34 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                        |                                                                                                                                                                                                                                                         |                9 |             34 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar_pipe/m_payload_i[31]_i_1__0_n_0                                                                                         |                                                                                                                                                                                                                                                         |               11 |             39 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw_pipe/m_payload_i[31]_i_1_n_0                                                                                            |                                                                                                                                                                                                                                                         |                8 |             39 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/S_AXI_APROT_Q_reg[0]_0                                                                                                                   | design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                            |               14 |             40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/S_AXI_APROT_Q_reg[0]_0                                                                                                         | design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                            |                8 |             40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/skid_buffer_reg[0]_0                                                                                                          |                                                                                                                                                                                                                                                         |                8 |             47 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/p_1_in                                                                                                                        |                                                                                                                                                                                                                                                         |                7 |             47 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/myip_0/inst/myip_v1_0_M01_AXI_inst/desc_fifo/stack                                                                                                                                                                                         |                                                                                                                                                                                                                                                         |                6 |             48 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/myip_0/inst/fft_wrapper_inst/dft_top_inst/stage8/instPerm82399/writeIntReg/out_reg[13]                                                                                                                                                     |                                                                                                                                                                                                                                                         |                6 |             48 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/myip_0/inst/fft_wrapper_inst/dft_top_inst/stage5/instPerm82362/s1wr_en_reg_n_0                                                                                                                                                             |                                                                                                                                                                                                                                                         |                6 |             48 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/myip_0/inst/fft_wrapper_inst/dft_top_inst/stage5/instPerm82362/writeIntReg/out_reg[13]                                                                                                                                                     |                                                                                                                                                                                                                                                         |                6 |             48 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/myip_0/inst/fft_wrapper_inst/dft_top_inst/stage2/instPerm82325/s1wr_en_reg_n_0                                                                                                                                                             |                                                                                                                                                                                                                                                         |                6 |             48 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/myip_0/inst/fft_wrapper_inst/dft_top_inst/stage8/instPerm82399/s1wr_en_reg_n_0                                                                                                                                                             |                                                                                                                                                                                                                                                         |                6 |             48 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/myip_0/inst/fft_wrapper_inst/dft_top_inst/stage11/instPerm82436/writeIntReg/out_reg[13]                                                                                                                                                    |                                                                                                                                                                                                                                                         |                6 |             48 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/myip_0/inst/fft_wrapper_inst/dft_top_inst/stage11/instPerm82436/s1wr_en_reg_n_0                                                                                                                                                            |                                                                                                                                                                                                                                                         |                6 |             48 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/myip_0/inst/fft_wrapper_inst/dft_top_inst/stage14/instPerm82481/writeIntReg/out_reg[15]                                                                                                                                                    |                                                                                                                                                                                                                                                         |               12 |             48 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/myip_0/inst/fft_wrapper_inst/dft_top_inst/stage14/instPerm82481/s1wr_en_reg_n_0                                                                                                                                                            |                                                                                                                                                                                                                                                         |               12 |             48 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/myip_0/inst/fft_wrapper_inst/dft_top_inst/stage17/instPerm82526/writeIntReg/out_reg[0]                                                                                                                                                     |                                                                                                                                                                                                                                                         |               12 |             48 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/myip_0/inst/fft_wrapper_inst/dft_top_inst/stage0/instPerm82284/s1wr_en                                                                                                                                                                     |                                                                                                                                                                                                                                                         |               12 |             48 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/myip_0/inst/fft_wrapper_inst/dft_top_inst/stage0/instPerm82284/writeIntReg/mem_reg[3]                                                                                                                                                      |                                                                                                                                                                                                                                                         |               12 |             48 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/myip_0/inst/fft_wrapper_inst/dft_top_inst/stage17/instPerm82526/s1wr_en_reg_n_0                                                                                                                                                            |                                                                                                                                                                                                                                                         |               12 |             48 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/myip_0/inst/fft_wrapper_inst/dft_top_inst/stage2/instPerm82325/writeIntReg/out_reg[13]                                                                                                                                                     |                                                                                                                                                                                                                                                         |                6 |             48 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/E[0]                                                                                                                                                                                       |                                                                                                                                                                                                                                                         |                8 |             49 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/E[0]                                                                                                                                                                                       |                                                                                                                                                                                                                                                         |               10 |             49 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/E[0]                                                                                                                                                                                       |                                                                                                                                                                                                                                                         |                9 |             49 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/E[0]                                                                                                                                                                                       |                                                                                                                                                                                                                                                         |               10 |             49 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/E[0]                                                                                                                                                                                       |                                                                                                                                                                                                                                                         |                8 |             49 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/E[0]                                                                                                                                                                                       |                                                                                                                                                                                                                                                         |               10 |             49 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/E[0]                                                                                                                                                                                       |                                                                                                                                                                                                                                                         |               13 |             49 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/E[0]                                                                                                                                                                                       |                                                                                                                                                                                                                                                         |               12 |             49 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[11].mu_srl_reg/E[0]                                                                                                                                                                                      |                                                                                                                                                                                                                                                         |               10 |             49 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/E[0]                                                                                                                                                                                       |                                                                                                                                                                                                                                                         |               10 |             57 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                       | design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                     |               14 |             59 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/M_AXI_RDATA_I_reg[63][0]                                                                          | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[56]_0      |               22 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r_pipe/skid_buffer_reg[66]_0                                                               |                                                                                                                                                                                                                                                         |               15 |             65 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/m_payload_i_reg[0][0]                                                                             |                                                                                                                                                                                                                                                         |               11 |             65 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                       | u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                                                        |               45 |             98 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_srl_fff/E[0]                                                                                                                                                                                                |                                                                                                                                                                                                                                                         |               27 |             99 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                       | design_1_i/myip_0/inst/myip_v1_0_M01_AXI_inst/desc_fifo/SR[0]                                                                                                                                                                                           |               57 |            206 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                       | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/use_probe_debug_circuit                                                                                                                                                                 |               86 |            309 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rst_processing_system7_0_50M/U0/peripheral_aresetn[0]                                                                                                                                                                                      |                                                                                                                                                                                                                                                         |               80 |            385 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                         |              969 |           3800 |
+-------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


