// Design a module that implements an AND gate

module and_gate( 
    input a, 
    input b, 
    output out );

    // assing the AND of a and b to out
    and_gate( a, b, out );

module and_gate_2( 
    input a, 
    input b, 
    output out );

    // assign the AND of a and b to out
    and_gate_2( a, b, out );

module and_gate_3( 
    input a, 
    input b, 
    input c, 
    output out );

    // assign the AND of a, b and c to out
    and_gate_3( a, b, c, out );

module and_gate_4( 
    input a, 
    input b, 
    input c, 
    input d, 
    output out );

    // assign the AND of a, b, c and d to out
    and_gate_4( a, b, c, d, outendmodule
