Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /ad/eng/opt/xilinx/Vivado/2019.1/Vivado/2019.1/bin/unwrapped/lnx64.o/xelab -wto cea4847d71294ce09da085bb15d9b020 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_data_loader_behav xil_defaultlib.test_data_loader xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 's_out' [/ad/eng/users/w/k/wkrska/Documents/EC551/EC551_Labs/Lab2/Unified Terminal Interface/Sources/Design/mat3mult.v:21]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mini_ALU
Compiling module xil_defaultlib.vect3mac
Compiling module xil_defaultlib.mat3mult_default
Compiling module xil_defaultlib.data_loader
Compiling module xil_defaultlib.test_data_loader
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_data_loader_behav
