read_cpuid_cachetype	,	F_7
is_affected_midr_range	,	F_1
sys_val	,	V_10
"enabling workaround for"	,	L_4
config_sctlr_el1	,	F_9
enable_cpu_capabilities	,	F_18
caps	,	V_13
arm64_errata	,	V_14
capability	,	V_16
SCOPE_LOCAL_CPU	,	V_4
SCTLR_EL1_UCT	,	V_12
scope	,	V_3
midr_range_min	,	V_6
pr_crit	,	F_12
"CPU%d: Requires work around for %s, not detected"	,	L_1
__unused	,	V_11
arm64_ftr_reg_ctrel0	,	V_8
enable_errata_workarounds	,	F_17
update_cpu_capabilities	,	F_16
strict_mask	,	V_9
verify_local_cpu_errata_workarounds	,	F_10
update_cpu_errata_workarounds	,	F_15
has_mismatched_cache_line_size	,	F_6
WARN_ON	,	F_2
midr_range_max	,	V_7
" at boot time\n"	,	L_2
"an erratum"	,	L_3
matches	,	V_15
entry	,	V_2
MIDR_IS_CPU_MODEL_RANGE	,	F_4
preemptible	,	F_3
arm64_cpu_capabilities	,	V_1
cpus_have_cap	,	F_11
midr_model	,	V_5
read_cpuid_id	,	F_5
__init	,	T_2
__maybe_unused	,	T_1
cpu_enable_trap_ctr_access	,	F_8
smp_processor_id	,	F_13
cpu_die_early	,	F_14
desc	,	V_17
