<html>
<head>
   <meta http-equiv="Content-Type" content="text/html;charset=iso-8859-1">
<title>
   Xilinx Driver bram v4_0: Member List
</title>
<link href="doxygen_kalyanidocs/doc/css/driver_api_doxygen.css" rel="stylesheet" type="text/css">
</head>
<h3 class="PageHeader">Xilinx Processor IP Library</h3>
<hl>Software Drivers</hl>
<hr class="whs1">

<!-- Generated by Doxygen 1.6.1 -->
<div class="navigation" id="top">
  <div class="tabs">
    <ul>
      <li><a href="index.html"><span>Main&nbsp;Page</span></a></li>
      <li class="current"><a href="annotated.html"><span>Classes</span></a></li>
      <li><a href="files.html"><span>Files</span></a></li>
    </ul>
  </div>
  <div class="tabs">
    <ul>
      <li><a href="annotated.html"><span>Class&nbsp;List</span></a></li>
      <li><a href="functions.html"><span>Class&nbsp;Members</span></a></li>
    </ul>
  </div>
</div>
<div class="contents">
<h1>XBram_Config Member List</h1>This is the complete list of members for <a class="el" href="struct_x_bram___config.html">XBram_Config</a>, including all inherited members.<table>
  <tr class="memlist"><td><a class="el" href="struct_x_bram___config.html#a58fc68e35caa4b6e99d6203feadf3867">CorrectableCounterBits</a></td><td><a class="el" href="struct_x_bram___config.html">XBram_Config</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="struct_x_bram___config.html#a523f6c9b0013be3fc8cc5ab879e39035">CorrectableFailingDataRegs</a></td><td><a class="el" href="struct_x_bram___config.html">XBram_Config</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="struct_x_bram___config.html#a68ac643548b48f788d6c2f573cb5547a">CorrectableFailingRegisters</a></td><td><a class="el" href="struct_x_bram___config.html">XBram_Config</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="struct_x_bram___config.html#a3d50ed0e2314cb2a6705fe5641749e05">CtrlBaseAddress</a></td><td><a class="el" href="struct_x_bram___config.html">XBram_Config</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="struct_x_bram___config.html#a248c54f490fa8e8c8d6c040e6a865832">CtrlHighAddress</a></td><td><a class="el" href="struct_x_bram___config.html">XBram_Config</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="struct_x_bram___config.html#ad6d36760e863506573b858fd6cfb3382">DataWidth</a></td><td><a class="el" href="struct_x_bram___config.html">XBram_Config</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="struct_x_bram___config.html#a23d7ff9f20a32ce4fbe4eab005cfc9be">DeviceId</a></td><td><a class="el" href="struct_x_bram___config.html">XBram_Config</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="struct_x_bram___config.html#ac31c4a853da7fc695b0a0f66e1b2b8ad">EccOnOffRegister</a></td><td><a class="el" href="struct_x_bram___config.html">XBram_Config</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="struct_x_bram___config.html#ad4d63ef55fdf48af57677d9fd6ee8448">EccOnOffResetValue</a></td><td><a class="el" href="struct_x_bram___config.html">XBram_Config</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="struct_x_bram___config.html#a75f61a0ada77e92ed76040a4556fc6d4">EccPresent</a></td><td><a class="el" href="struct_x_bram___config.html">XBram_Config</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="struct_x_bram___config.html#ac12c18f690cc9dbc18392ee8c01c29d7">EccStatusInterruptPresent</a></td><td><a class="el" href="struct_x_bram___config.html">XBram_Config</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="struct_x_bram___config.html#a58c670c0f23257fa4521b4fc219773bc">FaultInjectionPresent</a></td><td><a class="el" href="struct_x_bram___config.html">XBram_Config</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="struct_x_bram___config.html#aef90bb07681243210803842ba12a43da">MemBaseAddress</a></td><td><a class="el" href="struct_x_bram___config.html">XBram_Config</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="struct_x_bram___config.html#ae9461811eea019ba314302d12eb35c7f">MemHighAddress</a></td><td><a class="el" href="struct_x_bram___config.html">XBram_Config</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="struct_x_bram___config.html#a33d6e8224ae0b1a661e4c2dad194377c">UncorrectableFailingDataRegs</a></td><td><a class="el" href="struct_x_bram___config.html">XBram_Config</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="struct_x_bram___config.html#aaa48d2b7251ca2b7020514d29e56f97c">UncorrectableFailingRegisters</a></td><td><a class="el" href="struct_x_bram___config.html">XBram_Config</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="struct_x_bram___config.html#ae19b307a3c7a9ed5649503385272072f">WriteAccess</a></td><td><a class="el" href="struct_x_bram___config.html">XBram_Config</a></td><td></td></tr>
</table></div>
<p class="Copyright">
Copyright &copy; 1995-2014 Xilinx, Inc. All rights reserved.
</p>
</body>
</html>
