13:23:40 DEBUG : Logs will be stored at 'C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_lcd/IDE.log'.
13:23:47 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\Users\USER\Desktop\EBAZ4205\XilinxFPGA_SE\EBZA4205\05_Zynq7000\vitis_lcd\temp_xsdb_launch_script.tcl
13:23:48 INFO  : Registering command handlers for Vitis TCF services
13:23:49 INFO  : Platform repository initialization has completed.
13:23:54 INFO  : XSCT server has started successfully.
13:23:54 INFO  : Successfully done setting XSCT server connection channel  
13:23:56 INFO  : plnx-install-location is set to ''
13:23:56 INFO  : Successfully done setting workspace for the tool. 
13:23:56 INFO  : Successfully done query RDI_DATADIR 
13:25:44 INFO  : Result from executing command 'getProjects': EBAZ4205_LCD
13:25:44 INFO  : Result from executing command 'getPlatforms': xilinx_zcu102_base_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_zcu102_base_202320_1/xilinx_zcu102_base_202320_1.xpfm;xilinx_zcu102_base_dfx_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_zcu102_base_dfx_202320_1/xilinx_zcu102_base_dfx_202320_1.xpfm;xilinx_zcu104_base_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_zcu104_base_202320_1/xilinx_zcu104_base_202320_1.xpfm
13:33:41 ERROR : (XSDB Server)xtime_l.c:45:9: note: '#pragma message: For the sleep routines, Global timer is being used'
   45 | #pragma message ("For the sleep routines, Global timer is being used")
      |         ^~~~~~~

13:35:23 INFO  : Result from executing command 'getProjects': EBAZ4205_LCD
13:36:10 INFO  : Result from executing command 'getPlatforms': EBAZ4205_LCD|C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_lcd/EBAZ4205_LCD/export/EBAZ4205_LCD/EBAZ4205_LCD.xpfm;xilinx_zcu102_base_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_zcu102_base_202320_1/xilinx_zcu102_base_202320_1.xpfm;xilinx_zcu102_base_dfx_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_zcu102_base_dfx_202320_1/xilinx_zcu102_base_dfx_202320_1.xpfm;xilinx_zcu104_base_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_zcu104_base_202320_1/xilinx_zcu104_base_202320_1.xpfm
14:57:02 INFO  : Checking for BSP changes to sync application flags for project 'Hello_LCD'...
15:08:45 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:08:46 INFO  : Jtag cable 'Platform Cable USB 00000000000000' is selected.
15:08:46 INFO  : 'jtag frequency' command is executed.
15:08:47 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00000000000000" && level==0 && jtag_device_ctx=="jsn-DLC9LP-00000000000000-13722093-0"}' command is executed.
15:08:51 INFO  : Device configured successfully with "C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_lcd/Hello_LCD/_ide/bitstream/EBAZ4205_LCD.bit"
15:08:52 INFO  : Context for 'APU' is selected.
15:08:52 INFO  : Hardware design and registers information is loaded from 'C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_lcd/EBAZ4205_LCD/export/EBAZ4205_LCD/hw/EBAZ4205_LCD.xsa'.
15:08:52 INFO  : 'configparams force-mem-access 1' command is executed.
15:08:52 INFO  : Context for 'APU' is selected.
15:08:52 INFO  : 'stop' command is executed.
15:08:52 INFO  : Sourcing of 'C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_lcd/Hello_LCD/_ide/psinit/ps7_init.tcl' is done.
15:08:53 INFO  : 'ps7_init' command is executed.
15:08:53 INFO  : 'ps7_post_config' command is executed.
15:08:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:08:53 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:08:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:08:54 INFO  : The application 'C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_lcd/Hello_LCD/Debug/Hello_LCD.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:08:55 INFO  : 'configparams force-mem-access 0' command is executed.
15:08:55 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00000000000000" && level==0 && jtag_device_ctx=="jsn-DLC9LP-00000000000000-13722093-0"}
fpga -file C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_lcd/Hello_LCD/_ide/bitstream/EBAZ4205_LCD.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_lcd/EBAZ4205_LCD/export/EBAZ4205_LCD/hw/EBAZ4205_LCD.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
stop
source C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_lcd/Hello_LCD/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
rst -processor
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_lcd/Hello_LCD/Debug/Hello_LCD.elf
configparams force-mem-access 0
----------------End of Script----------------

15:08:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:08:55 INFO  : 'con' command is executed.
15:08:55 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

15:08:55 INFO  : Launch script is exported to file 'C:\Users\USER\Desktop\EBAZ4205\XilinxFPGA_SE\EBZA4205\05_Zynq7000\vitis_lcd\Hello_LCD_system\_ide\scripts\debugger_hello_lcd-default.tcl'
15:13:34 INFO  : Checking for BSP changes to sync application flags for project 'Hello_LCD'...
15:14:26 INFO  : Checking for BSP changes to sync application flags for project 'Hello_LCD'...
15:14:58 INFO  : Checking for BSP changes to sync application flags for project 'Hello_LCD'...
15:22:03 INFO  : Checking for BSP changes to sync application flags for project 'Hello_LCD'...
15:22:19 INFO  : Disconnected from the channel tcfchan#4.
15:22:20 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:22:29 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

15:22:29 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
15:22:34 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:22:34 INFO  : Jtag cable 'Platform Cable USB 00000000000000' is selected.
15:22:35 INFO  : 'jtag frequency' command is executed.
15:22:35 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00000000000000" && level==0 && jtag_device_ctx=="jsn-DLC9LP-00000000000000-13722093-0"}' command is executed.
15:22:39 INFO  : Device configured successfully with "C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_lcd/Hello_LCD/_ide/bitstream/EBAZ4205_LCD.bit"
15:22:39 INFO  : Context for 'APU' is selected.
15:22:39 INFO  : Hardware design and registers information is loaded from 'C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_lcd/EBAZ4205_LCD/export/EBAZ4205_LCD/hw/EBAZ4205_LCD.xsa'.
15:22:39 INFO  : 'configparams force-mem-access 1' command is executed.
15:22:39 INFO  : Context for 'APU' is selected.
15:22:40 INFO  : 'stop' command is executed.
15:22:40 INFO  : Sourcing of 'C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_lcd/Hello_LCD/_ide/psinit/ps7_init.tcl' is done.
15:22:41 INFO  : 'ps7_init' command is executed.
15:22:41 INFO  : 'ps7_post_config' command is executed.
15:22:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:22:41 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:22:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:22:42 INFO  : The application 'C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_lcd/Hello_LCD/Debug/Hello_LCD.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:22:42 INFO  : 'configparams force-mem-access 0' command is executed.
15:22:42 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00000000000000" && level==0 && jtag_device_ctx=="jsn-DLC9LP-00000000000000-13722093-0"}
fpga -file C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_lcd/Hello_LCD/_ide/bitstream/EBAZ4205_LCD.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_lcd/EBAZ4205_LCD/export/EBAZ4205_LCD/hw/EBAZ4205_LCD.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
stop
source C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_lcd/Hello_LCD/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
rst -processor
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_lcd/Hello_LCD/Debug/Hello_LCD.elf
configparams force-mem-access 0
----------------End of Script----------------

15:22:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:22:42 INFO  : 'con' command is executed.
15:22:42 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

15:22:42 INFO  : Launch script is exported to file 'C:\Users\USER\Desktop\EBAZ4205\XilinxFPGA_SE\EBZA4205\05_Zynq7000\vitis_lcd\Hello_LCD_system\_ide\scripts\debugger_hello_lcd-default.tcl'
15:23:50 INFO  : Checking for BSP changes to sync application flags for project 'Hello_LCD'...
15:24:17 INFO  : Checking for BSP changes to sync application flags for project 'Hello_LCD'...
15:24:47 INFO  : Checking for BSP changes to sync application flags for project 'Hello_LCD'...
15:24:59 INFO  : Disconnected from the channel tcfchan#5.
15:25:01 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:25:10 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

15:25:10 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
15:25:15 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:25:16 INFO  : Jtag cable 'Platform Cable USB 00000000000000' is selected.
15:25:16 INFO  : 'jtag frequency' command is executed.
15:25:16 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00000000000000" && level==0 && jtag_device_ctx=="jsn-DLC9LP-00000000000000-13722093-0"}' command is executed.
15:25:20 INFO  : Device configured successfully with "C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_lcd/Hello_LCD/_ide/bitstream/EBAZ4205_LCD.bit"
15:25:21 INFO  : Context for 'APU' is selected.
15:25:21 INFO  : Hardware design and registers information is loaded from 'C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_lcd/EBAZ4205_LCD/export/EBAZ4205_LCD/hw/EBAZ4205_LCD.xsa'.
15:25:21 INFO  : 'configparams force-mem-access 1' command is executed.
15:25:21 INFO  : Context for 'APU' is selected.
15:25:21 INFO  : 'stop' command is executed.
15:25:21 INFO  : Sourcing of 'C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_lcd/Hello_LCD/_ide/psinit/ps7_init.tcl' is done.
15:25:22 INFO  : 'ps7_init' command is executed.
15:25:22 INFO  : 'ps7_post_config' command is executed.
15:25:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:25:22 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:25:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:25:23 INFO  : The application 'C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_lcd/Hello_LCD/Debug/Hello_LCD.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:25:23 INFO  : 'configparams force-mem-access 0' command is executed.
15:25:23 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00000000000000" && level==0 && jtag_device_ctx=="jsn-DLC9LP-00000000000000-13722093-0"}
fpga -file C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_lcd/Hello_LCD/_ide/bitstream/EBAZ4205_LCD.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_lcd/EBAZ4205_LCD/export/EBAZ4205_LCD/hw/EBAZ4205_LCD.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
stop
source C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_lcd/Hello_LCD/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
rst -processor
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_lcd/Hello_LCD/Debug/Hello_LCD.elf
configparams force-mem-access 0
----------------End of Script----------------

15:25:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:25:24 INFO  : 'con' command is executed.
15:25:24 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

15:25:24 INFO  : Launch script is exported to file 'C:\Users\USER\Desktop\EBAZ4205\XilinxFPGA_SE\EBZA4205\05_Zynq7000\vitis_lcd\Hello_LCD_system\_ide\scripts\debugger_hello_lcd-default.tcl'
15:26:48 INFO  : Checking for BSP changes to sync application flags for project 'Hello_LCD'...
15:26:58 INFO  : Disconnected from the channel tcfchan#6.
15:26:59 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:27:08 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

15:27:08 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
15:27:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:27:14 INFO  : Jtag cable 'Platform Cable USB 00000000000000' is selected.
15:27:14 INFO  : 'jtag frequency' command is executed.
15:27:14 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00000000000000" && level==0 && jtag_device_ctx=="jsn-DLC9LP-00000000000000-13722093-0"}' command is executed.
15:27:18 INFO  : Device configured successfully with "C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_lcd/Hello_LCD/_ide/bitstream/EBAZ4205_LCD.bit"
15:27:19 INFO  : Context for 'APU' is selected.
15:27:19 INFO  : Hardware design and registers information is loaded from 'C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_lcd/EBAZ4205_LCD/export/EBAZ4205_LCD/hw/EBAZ4205_LCD.xsa'.
15:27:19 INFO  : 'configparams force-mem-access 1' command is executed.
15:27:19 INFO  : Context for 'APU' is selected.
15:27:19 INFO  : 'stop' command is executed.
15:27:19 INFO  : Sourcing of 'C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_lcd/Hello_LCD/_ide/psinit/ps7_init.tcl' is done.
15:27:20 INFO  : 'ps7_init' command is executed.
15:27:20 INFO  : 'ps7_post_config' command is executed.
15:27:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:27:20 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:27:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:27:21 INFO  : The application 'C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_lcd/Hello_LCD/Debug/Hello_LCD.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:27:21 INFO  : 'configparams force-mem-access 0' command is executed.
15:27:21 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00000000000000" && level==0 && jtag_device_ctx=="jsn-DLC9LP-00000000000000-13722093-0"}
fpga -file C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_lcd/Hello_LCD/_ide/bitstream/EBAZ4205_LCD.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_lcd/EBAZ4205_LCD/export/EBAZ4205_LCD/hw/EBAZ4205_LCD.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
stop
source C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_lcd/Hello_LCD/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
rst -processor
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_lcd/Hello_LCD/Debug/Hello_LCD.elf
configparams force-mem-access 0
----------------End of Script----------------

15:27:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:27:22 INFO  : 'con' command is executed.
15:27:22 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

15:27:22 INFO  : Launch script is exported to file 'C:\Users\USER\Desktop\EBAZ4205\XilinxFPGA_SE\EBZA4205\05_Zynq7000\vitis_lcd\Hello_LCD_system\_ide\scripts\debugger_hello_lcd-default.tcl'
15:28:35 INFO  : Disconnected from the channel tcfchan#7.
15:28:36 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:28:45 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

15:28:45 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
15:28:50 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:28:50 INFO  : Jtag cable 'Platform Cable USB 00000000000000' is selected.
15:28:50 INFO  : 'jtag frequency' command is executed.
15:28:51 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00000000000000" && level==0 && jtag_device_ctx=="jsn-DLC9LP-00000000000000-13722093-0"}' command is executed.
15:28:55 INFO  : Device configured successfully with "C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_lcd/Hello_LCD/_ide/bitstream/EBAZ4205_LCD.bit"
15:28:55 INFO  : Context for 'APU' is selected.
15:28:55 INFO  : Hardware design and registers information is loaded from 'C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_lcd/EBAZ4205_LCD/export/EBAZ4205_LCD/hw/EBAZ4205_LCD.xsa'.
15:28:55 INFO  : 'configparams force-mem-access 1' command is executed.
15:28:55 INFO  : Context for 'APU' is selected.
15:28:55 INFO  : 'stop' command is executed.
15:28:55 INFO  : Sourcing of 'C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_lcd/Hello_LCD/_ide/psinit/ps7_init.tcl' is done.
15:28:57 INFO  : 'ps7_init' command is executed.
15:28:57 INFO  : 'ps7_post_config' command is executed.
15:28:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:28:57 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:28:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:28:58 INFO  : The application 'C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_lcd/Hello_LCD/Debug/Hello_LCD.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:28:58 INFO  : 'configparams force-mem-access 0' command is executed.
15:28:58 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00000000000000" && level==0 && jtag_device_ctx=="jsn-DLC9LP-00000000000000-13722093-0"}
fpga -file C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_lcd/Hello_LCD/_ide/bitstream/EBAZ4205_LCD.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_lcd/EBAZ4205_LCD/export/EBAZ4205_LCD/hw/EBAZ4205_LCD.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
stop
source C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_lcd/Hello_LCD/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
rst -processor
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_lcd/Hello_LCD/Debug/Hello_LCD.elf
configparams force-mem-access 0
----------------End of Script----------------

15:28:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:28:58 INFO  : 'con' command is executed.
15:28:58 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

15:28:58 INFO  : Launch script is exported to file 'C:\Users\USER\Desktop\EBAZ4205\XilinxFPGA_SE\EBZA4205\05_Zynq7000\vitis_lcd\Hello_LCD_system\_ide\scripts\debugger_hello_lcd-default.tcl'
15:31:27 INFO  : Example project xuartps_intr_example_1 has been created successfully.
15:34:50 INFO  : Example project xuartps_selftest_example_1 has been created successfully.
15:36:24 INFO  : Checking for BSP changes to sync application flags for project 'xuartps_selftest_example_1'...
15:36:37 INFO  : Disconnected from the channel tcfchan#8.
15:36:38 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:36:39 INFO  : Jtag cable 'Platform Cable USB 00000000000000' is selected.
15:36:39 INFO  : 'jtag frequency' command is executed.
15:36:39 INFO  : Context for 'APU' is selected.
15:36:39 INFO  : System reset is completed.
15:36:42 INFO  : 'after 3000' command is executed.
15:36:42 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00000000000000" && level==0 && jtag_device_ctx=="jsn-DLC9LP-00000000000000-13722093-0"}' command is executed.
15:36:47 INFO  : Device configured successfully with "C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_lcd/xuartps_selftest_example_1/_ide/bitstream/EBAZ4205_LCD.bit"
15:36:47 INFO  : Context for 'APU' is selected.
15:36:47 INFO  : Hardware design and registers information is loaded from 'C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_lcd/EBAZ4205_LCD/export/EBAZ4205_LCD/hw/EBAZ4205_LCD.xsa'.
15:36:47 INFO  : 'configparams force-mem-access 1' command is executed.
15:36:47 INFO  : Context for 'APU' is selected.
15:36:47 INFO  : Sourcing of 'C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_lcd/xuartps_selftest_example_1/_ide/psinit/ps7_init.tcl' is done.
15:36:48 INFO  : 'ps7_init' command is executed.
15:36:48 INFO  : 'ps7_post_config' command is executed.
15:36:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:36:49 ERROR : Cannot halt processor core, timeout
15:36:49 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00000000000000" && level==0 && jtag_device_ctx=="jsn-DLC9LP-00000000000000-13722093-0"}
fpga -file C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_lcd/xuartps_selftest_example_1/_ide/bitstream/EBAZ4205_LCD.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_lcd/EBAZ4205_LCD/export/EBAZ4205_LCD/hw/EBAZ4205_LCD.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_lcd/xuartps_selftest_example_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_lcd/xuartps_selftest_example_1/Debug/xuartps_selftest_example_1.elf
----------------End of Script----------------

15:36:49 ERROR : Cannot halt processor core, timeout
15:50:09 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:50:10 INFO  : Jtag cable 'Platform Cable USB 00000000000000' is selected.
15:50:10 INFO  : 'jtag frequency' command is executed.
15:50:10 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00000000000000" && level==0 && jtag_device_ctx=="jsn-DLC9LP-00000000000000-13722093-0"}' command is executed.
15:50:15 INFO  : Device configured successfully with "C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_lcd/xuartps_selftest_example_1/_ide/bitstream/EBAZ4205_LCD.bit"
15:50:15 INFO  : Context for 'APU' is selected.
15:50:15 INFO  : Hardware design and registers information is loaded from 'C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_lcd/EBAZ4205_LCD/export/EBAZ4205_LCD/hw/EBAZ4205_LCD.xsa'.
15:50:15 INFO  : 'configparams force-mem-access 1' command is executed.
15:50:15 INFO  : Context for 'APU' is selected.
15:50:19 INFO  : 'stop' command is executed.
15:50:19 INFO  : Sourcing of 'C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_lcd/xuartps_selftest_example_1/_ide/psinit/ps7_init.tcl' is done.
15:51:16 ERROR : Invalid context
15:51:16 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00000000000000" && level==0 && jtag_device_ctx=="jsn-DLC9LP-00000000000000-13722093-0"}
fpga -file C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_lcd/xuartps_selftest_example_1/_ide/bitstream/EBAZ4205_LCD.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_lcd/EBAZ4205_LCD/export/EBAZ4205_LCD/hw/EBAZ4205_LCD.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
stop
source C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_lcd/xuartps_selftest_example_1/_ide/psinit/ps7_init.tcl
ps7_init
----------------End of Script----------------

15:51:16 ERROR : Invalid context
15:56:22 INFO  : Checking for BSP changes to sync application flags for project 'Memory'...
15:56:42 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:56:42 INFO  : Jtag cable 'Platform Cable USB 00000000000000' is selected.
15:56:43 INFO  : 'jtag frequency' command is executed.
15:56:43 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00000000000000" && level==0 && jtag_device_ctx=="jsn-DLC9LP-00000000000000-13722093-0"}' command is executed.
15:56:47 INFO  : Device configured successfully with "C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_lcd/Hello_LCD/_ide/bitstream/EBAZ4205_LCD.bit"
15:56:48 INFO  : Context for 'APU' is selected.
15:56:48 INFO  : Hardware design and registers information is loaded from 'C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_lcd/EBAZ4205_LCD/export/EBAZ4205_LCD/hw/EBAZ4205_LCD.xsa'.
15:56:48 INFO  : 'configparams force-mem-access 1' command is executed.
15:56:48 INFO  : Context for 'APU' is selected.
15:56:48 INFO  : 'stop' command is executed.
15:56:48 INFO  : Sourcing of 'C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_lcd/Hello_LCD/_ide/psinit/ps7_init.tcl' is done.
15:56:49 INFO  : 'ps7_init' command is executed.
15:56:49 INFO  : 'ps7_post_config' command is executed.
15:56:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:56:49 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:56:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:56:50 INFO  : The application 'C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_lcd/Hello_LCD/Debug/Hello_LCD.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:56:50 INFO  : 'configparams force-mem-access 0' command is executed.
15:56:50 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00000000000000" && level==0 && jtag_device_ctx=="jsn-DLC9LP-00000000000000-13722093-0"}
fpga -file C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_lcd/Hello_LCD/_ide/bitstream/EBAZ4205_LCD.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_lcd/EBAZ4205_LCD/export/EBAZ4205_LCD/hw/EBAZ4205_LCD.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
stop
source C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_lcd/Hello_LCD/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
rst -processor
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_lcd/Hello_LCD/Debug/Hello_LCD.elf
configparams force-mem-access 0
----------------End of Script----------------

15:56:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:56:51 INFO  : 'con' command is executed.
15:56:51 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

15:56:51 INFO  : Launch script is exported to file 'C:\Users\USER\Desktop\EBAZ4205\XilinxFPGA_SE\EBZA4205\05_Zynq7000\vitis_lcd\Hello_LCD_system\_ide\scripts\debugger_hello_lcd-default.tcl'
15:57:30 INFO  : Disconnected from the channel tcfchan#9.
15:57:31 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:57:40 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

15:57:40 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
15:57:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:57:56 INFO  : Jtag cable 'Platform Cable USB 00000000000000' is selected.
15:57:56 INFO  : 'jtag frequency' command is executed.
15:57:57 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00000000000000" && level==0 && jtag_device_ctx=="jsn-DLC9LP-00000000000000-13722093-0"}' command is executed.
15:58:01 INFO  : Device configured successfully with "C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_lcd/Memory/_ide/bitstream/EBAZ4205_LCD.bit"
15:58:02 INFO  : Context for 'APU' is selected.
15:58:02 INFO  : Hardware design and registers information is loaded from 'C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_lcd/EBAZ4205_LCD/export/EBAZ4205_LCD/hw/EBAZ4205_LCD.xsa'.
15:58:02 INFO  : 'configparams force-mem-access 1' command is executed.
15:58:02 INFO  : Context for 'APU' is selected.
15:58:02 INFO  : 'stop' command is executed.
15:58:02 INFO  : Sourcing of 'C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_lcd/Memory/_ide/psinit/ps7_init.tcl' is done.
15:58:03 INFO  : 'ps7_init' command is executed.
15:58:03 INFO  : 'ps7_post_config' command is executed.
15:58:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:58:03 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:58:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:58:04 INFO  : The application 'C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_lcd/Memory/Debug/Memory.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:58:04 INFO  : 'configparams force-mem-access 0' command is executed.
15:58:04 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00000000000000" && level==0 && jtag_device_ctx=="jsn-DLC9LP-00000000000000-13722093-0"}
fpga -file C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_lcd/Memory/_ide/bitstream/EBAZ4205_LCD.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_lcd/EBAZ4205_LCD/export/EBAZ4205_LCD/hw/EBAZ4205_LCD.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
stop
source C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_lcd/Memory/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
rst -processor
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_lcd/Memory/Debug/Memory.elf
configparams force-mem-access 0
----------------End of Script----------------

15:58:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:58:04 INFO  : 'con' command is executed.
15:58:04 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

15:58:04 INFO  : Launch script is exported to file 'C:\Users\USER\Desktop\EBAZ4205\XilinxFPGA_SE\EBZA4205\05_Zynq7000\vitis_lcd\Memory_system\_ide\scripts\debugger_memory-default.tcl'
15:59:35 INFO  : Checking for BSP changes to sync application flags for project 'Hello_LCD'...
16:00:23 INFO  : Disconnected from the channel tcfchan#10.
16:00:24 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:00:24 INFO  : Jtag cable 'Platform Cable USB 00000000000000' is selected.
16:00:24 INFO  : 'jtag frequency' command is executed.
16:00:24 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00000000000000" && level==0 && jtag_device_ctx=="jsn-DLC9LP-00000000000000-13722093-0"}' command is executed.
16:00:29 INFO  : Device configured successfully with "C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_lcd/Hello_LCD/_ide/bitstream/EBAZ4205_LCD.bit"
16:00:29 INFO  : Context for 'APU' is selected.
16:00:29 INFO  : Hardware design and registers information is loaded from 'C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_lcd/EBAZ4205_LCD/export/EBAZ4205_LCD/hw/EBAZ4205_LCD.xsa'.
16:00:29 INFO  : 'configparams force-mem-access 1' command is executed.
16:00:29 INFO  : Context for 'APU' is selected.
16:00:29 INFO  : 'stop' command is executed.
16:00:29 INFO  : Sourcing of 'C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_lcd/Hello_LCD/_ide/psinit/ps7_init.tcl' is done.
16:00:30 INFO  : 'ps7_init' command is executed.
16:00:30 INFO  : 'ps7_post_config' command is executed.
16:00:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:00:30 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:00:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:00:32 INFO  : The application 'C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_lcd/Hello_LCD/Debug/Hello_LCD.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:00:32 INFO  : 'configparams force-mem-access 0' command is executed.
16:00:32 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00000000000000" && level==0 && jtag_device_ctx=="jsn-DLC9LP-00000000000000-13722093-0"}
fpga -file C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_lcd/Hello_LCD/_ide/bitstream/EBAZ4205_LCD.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_lcd/EBAZ4205_LCD/export/EBAZ4205_LCD/hw/EBAZ4205_LCD.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
stop
source C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_lcd/Hello_LCD/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
rst -processor
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_lcd/Hello_LCD/Debug/Hello_LCD.elf
configparams force-mem-access 0
----------------End of Script----------------

16:00:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:00:32 INFO  : 'con' command is executed.
16:00:32 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:00:32 INFO  : Launch script is exported to file 'C:\Users\USER\Desktop\EBAZ4205\XilinxFPGA_SE\EBZA4205\05_Zynq7000\vitis_lcd\Hello_LCD_system\_ide\scripts\debugger_hello_lcd-default.tcl'
16:01:09 INFO  : Disconnected from the channel tcfchan#12.
16:01:10 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:01:11 INFO  : Jtag cable 'Platform Cable USB 00000000000000' is selected.
16:01:11 INFO  : 'jtag frequency' command is executed.
16:01:11 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00000000000000" && level==0 && jtag_device_ctx=="jsn-DLC9LP-00000000000000-13722093-0"}' command is executed.
16:01:16 INFO  : Device configured successfully with "C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_lcd/Memory/_ide/bitstream/EBAZ4205_LCD.bit"
16:01:16 INFO  : Context for 'APU' is selected.
16:01:16 INFO  : Hardware design and registers information is loaded from 'C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_lcd/EBAZ4205_LCD/export/EBAZ4205_LCD/hw/EBAZ4205_LCD.xsa'.
16:01:16 INFO  : 'configparams force-mem-access 1' command is executed.
16:01:16 INFO  : Context for 'APU' is selected.
16:01:16 INFO  : 'stop' command is executed.
16:01:16 INFO  : Sourcing of 'C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_lcd/Memory/_ide/psinit/ps7_init.tcl' is done.
16:01:17 INFO  : 'ps7_init' command is executed.
16:01:17 INFO  : 'ps7_post_config' command is executed.
16:01:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:01:17 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:01:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:01:18 INFO  : The application 'C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_lcd/Memory/Debug/Memory.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:01:18 INFO  : 'configparams force-mem-access 0' command is executed.
16:01:18 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00000000000000" && level==0 && jtag_device_ctx=="jsn-DLC9LP-00000000000000-13722093-0"}
fpga -file C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_lcd/Memory/_ide/bitstream/EBAZ4205_LCD.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_lcd/EBAZ4205_LCD/export/EBAZ4205_LCD/hw/EBAZ4205_LCD.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
stop
source C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_lcd/Memory/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
rst -processor
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_lcd/Memory/Debug/Memory.elf
configparams force-mem-access 0
----------------End of Script----------------

16:01:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:01:18 INFO  : 'con' command is executed.
16:01:18 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:01:18 INFO  : Launch script is exported to file 'C:\Users\USER\Desktop\EBAZ4205\XilinxFPGA_SE\EBZA4205\05_Zynq7000\vitis_lcd\Memory_system\_ide\scripts\debugger_memory-default.tcl'
16:01:41 INFO  : Disconnected from the channel tcfchan#13.
16:01:42 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:01:52 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

16:01:52 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
21:21:23 DEBUG : Logs will be stored at 'C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_lcd/IDE.log'.
21:21:24 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\Users\USER\Desktop\EBAZ4205\XilinxFPGA_SE\EBZA4205\05_Zynq7000\vitis_lcd\temp_xsdb_launch_script.tcl
21:21:33 INFO  : Registering command handlers for Vitis TCF services
21:21:33 INFO  : XSCT server has started successfully.
21:21:34 INFO  : Platform repository initialization has completed.
21:21:35 INFO  : plnx-install-location is set to ''
21:21:35 INFO  : Successfully done setting XSCT server connection channel  
21:21:35 INFO  : Successfully done query RDI_DATADIR 
21:21:35 INFO  : Successfully done setting workspace for the tool. 
21:22:10 INFO  : Checking for BSP changes to sync application flags for project 'Hello_LCD'...
21:22:35 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:22:36 INFO  : Jtag cable 'Platform Cable USB 00000000000000' is selected.
21:22:36 INFO  : 'jtag frequency' command is executed.
21:22:36 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00000000000000" && level==0 && jtag_device_ctx=="jsn-DLC9LP-00000000000000-13722093-0"}' command is executed.
21:22:41 INFO  : Device configured successfully with "C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_lcd/Hello_LCD/_ide/bitstream/EBAZ4205_LCD.bit"
21:22:41 INFO  : Context for 'APU' is selected.
21:22:41 INFO  : Hardware design and registers information is loaded from 'C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_lcd/EBAZ4205_LCD/export/EBAZ4205_LCD/hw/EBAZ4205_LCD.xsa'.
21:22:41 INFO  : 'configparams force-mem-access 1' command is executed.
21:22:41 INFO  : Context for 'APU' is selected.
21:22:41 INFO  : 'stop' command is executed.
21:22:41 INFO  : Sourcing of 'C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_lcd/Hello_LCD/_ide/psinit/ps7_init.tcl' is done.
21:22:42 INFO  : 'ps7_init' command is executed.
21:22:42 INFO  : 'ps7_post_config' command is executed.
21:22:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:22:42 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
21:22:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:22:44 INFO  : The application 'C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_lcd/Hello_LCD/Debug/Hello_LCD.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:22:44 INFO  : 'configparams force-mem-access 0' command is executed.
21:22:44 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00000000000000" && level==0 && jtag_device_ctx=="jsn-DLC9LP-00000000000000-13722093-0"}
fpga -file C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_lcd/Hello_LCD/_ide/bitstream/EBAZ4205_LCD.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_lcd/EBAZ4205_LCD/export/EBAZ4205_LCD/hw/EBAZ4205_LCD.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
stop
source C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_lcd/Hello_LCD/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
rst -processor
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_lcd/Hello_LCD/Debug/Hello_LCD.elf
configparams force-mem-access 0
----------------End of Script----------------

21:22:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:22:44 INFO  : 'con' command is executed.
21:22:44 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

21:22:44 INFO  : Launch script is exported to file 'C:\Users\USER\Desktop\EBAZ4205\XilinxFPGA_SE\EBZA4205\05_Zynq7000\vitis_lcd\Hello_LCD_system\_ide\scripts\debugger_hello_lcd-default.tcl'
21:24:57 INFO  : Disconnected from the channel tcfchan#1.
21:24:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:25:08 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

21:25:08 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
21:25:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:25:17 INFO  : Jtag cable 'Platform Cable USB 00000000000000' is selected.
21:25:17 INFO  : 'jtag frequency' command is executed.
21:25:17 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00000000000000" && level==0 && jtag_device_ctx=="jsn-DLC9LP-00000000000000-13722093-0"}' command is executed.
21:25:22 INFO  : Device configured successfully with "C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_lcd/Memory/_ide/bitstream/EBAZ4205_LCD.bit"
21:25:22 INFO  : Context for 'APU' is selected.
21:25:28 INFO  : Hardware design and registers information is loaded from 'C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_lcd/EBAZ4205_LCD/export/EBAZ4205_LCD/hw/EBAZ4205_LCD.xsa'.
21:25:28 INFO  : 'configparams force-mem-access 1' command is executed.
21:25:28 INFO  : Context for 'APU' is selected.
21:25:28 INFO  : 'stop' command is executed.
21:25:28 INFO  : Sourcing of 'C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_lcd/Memory/_ide/psinit/ps7_init.tcl' is done.
21:25:29 INFO  : 'ps7_init' command is executed.
21:25:29 INFO  : 'ps7_post_config' command is executed.
21:25:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:25:29 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
21:25:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:25:30 INFO  : The application 'C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_lcd/Memory/Debug/Memory.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:25:30 INFO  : 'configparams force-mem-access 0' command is executed.
21:25:30 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00000000000000" && level==0 && jtag_device_ctx=="jsn-DLC9LP-00000000000000-13722093-0"}
fpga -file C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_lcd/Memory/_ide/bitstream/EBAZ4205_LCD.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_lcd/EBAZ4205_LCD/export/EBAZ4205_LCD/hw/EBAZ4205_LCD.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
stop
source C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_lcd/Memory/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
rst -processor
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_lcd/Memory/Debug/Memory.elf
configparams force-mem-access 0
----------------End of Script----------------

21:25:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:25:30 INFO  : 'con' command is executed.
21:25:30 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

21:25:30 INFO  : Launch script is exported to file 'C:\Users\USER\Desktop\EBAZ4205\XilinxFPGA_SE\EBZA4205\05_Zynq7000\vitis_lcd\Memory_system\_ide\scripts\debugger_memory-default.tcl'
21:26:13 INFO  : Disconnected from the channel tcfchan#2.
21:26:16 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:26:17 INFO  : Jtag cable 'Platform Cable USB 00000000000000' is selected.
21:26:17 INFO  : 'jtag frequency' command is executed.
21:26:17 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00000000000000" && level==0 && jtag_device_ctx=="jsn-DLC9LP-00000000000000-13722093-0"}' command is executed.
21:26:22 INFO  : Device configured successfully with "C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_lcd/Hello_LCD/_ide/bitstream/EBAZ4205_LCD.bit"
21:26:22 INFO  : Context for 'APU' is selected.
21:26:27 INFO  : Hardware design and registers information is loaded from 'C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_lcd/EBAZ4205_LCD/export/EBAZ4205_LCD/hw/EBAZ4205_LCD.xsa'.
21:26:27 INFO  : 'configparams force-mem-access 1' command is executed.
21:26:27 INFO  : Context for 'APU' is selected.
21:26:28 INFO  : 'stop' command is executed.
21:26:28 INFO  : Sourcing of 'C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_lcd/Hello_LCD/_ide/psinit/ps7_init.tcl' is done.
21:26:29 INFO  : 'ps7_init' command is executed.
21:26:29 INFO  : 'ps7_post_config' command is executed.
21:26:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:26:29 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
21:26:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:26:30 INFO  : The application 'C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_lcd/Hello_LCD/Debug/Hello_LCD.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:26:30 INFO  : 'configparams force-mem-access 0' command is executed.
21:26:30 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00000000000000" && level==0 && jtag_device_ctx=="jsn-DLC9LP-00000000000000-13722093-0"}
fpga -file C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_lcd/Hello_LCD/_ide/bitstream/EBAZ4205_LCD.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_lcd/EBAZ4205_LCD/export/EBAZ4205_LCD/hw/EBAZ4205_LCD.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
stop
source C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_lcd/Hello_LCD/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
rst -processor
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_lcd/Hello_LCD/Debug/Hello_LCD.elf
configparams force-mem-access 0
----------------End of Script----------------

21:26:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:26:30 INFO  : 'con' command is executed.
21:26:30 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

21:26:30 INFO  : Launch script is exported to file 'C:\Users\USER\Desktop\EBAZ4205\XilinxFPGA_SE\EBZA4205\05_Zynq7000\vitis_lcd\Hello_LCD_system\_ide\scripts\debugger_hello_lcd-default.tcl'
21:26:53 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:26:53 INFO  : Jtag cable 'Platform Cable USB 00000000000000' is selected.
21:26:53 INFO  : 'jtag frequency' command is executed.
21:26:54 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00000000000000" && level==0 && jtag_device_ctx=="jsn-DLC9LP-00000000000000-13722093-0"}' command is executed.
21:26:56 ERROR : 'fpga -file C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_lcd/Memory/_ide/bitstream/EBAZ4205_LCD.bit' is cancelled.
21:26:56 ERROR : Exception occured while running Program Device.
java.lang.RuntimeException: 'fpga -file C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_lcd/Memory/_ide/bitstream/EBAZ4205_LCD.bit' is cancelled.
21:26:56 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

21:26:56 ERROR : 'fpga -file C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_lcd/Memory/_ide/bitstream/EBAZ4205_LCD.bit' is cancelled.
21:27:01 INFO  : Disconnected from the channel tcfchan#3.
21:27:08 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:27:09 INFO  : Jtag cable 'Platform Cable USB 00000000000000' is selected.
21:27:09 INFO  : 'jtag frequency' command is executed.
21:27:09 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00000000000000" && level==0 && jtag_device_ctx=="jsn-DLC9LP-00000000000000-13722093-0"}' command is executed.
21:27:14 INFO  : Device configured successfully with "C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_lcd/Memory/_ide/bitstream/EBAZ4205_LCD.bit"
21:27:14 INFO  : Context for 'APU' is selected.
21:27:19 INFO  : Hardware design and registers information is loaded from 'C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_lcd/EBAZ4205_LCD/export/EBAZ4205_LCD/hw/EBAZ4205_LCD.xsa'.
21:27:19 INFO  : 'configparams force-mem-access 1' command is executed.
21:27:19 INFO  : Context for 'APU' is selected.
21:27:19 INFO  : 'stop' command is executed.
21:27:19 INFO  : Sourcing of 'C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_lcd/Memory/_ide/psinit/ps7_init.tcl' is done.
21:27:20 INFO  : 'ps7_init' command is executed.
21:27:20 INFO  : 'ps7_post_config' command is executed.
21:27:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:27:20 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
21:27:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:27:21 INFO  : The application 'C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_lcd/Memory/Debug/Memory.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:27:21 INFO  : 'configparams force-mem-access 0' command is executed.
21:27:21 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00000000000000" && level==0 && jtag_device_ctx=="jsn-DLC9LP-00000000000000-13722093-0"}
fpga -file C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_lcd/Memory/_ide/bitstream/EBAZ4205_LCD.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_lcd/EBAZ4205_LCD/export/EBAZ4205_LCD/hw/EBAZ4205_LCD.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
stop
source C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_lcd/Memory/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
rst -processor
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_lcd/Memory/Debug/Memory.elf
configparams force-mem-access 0
----------------End of Script----------------

21:27:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:27:22 INFO  : 'con' command is executed.
21:27:22 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

21:27:22 INFO  : Launch script is exported to file 'C:\Users\USER\Desktop\EBAZ4205\XilinxFPGA_SE\EBZA4205\05_Zynq7000\vitis_lcd\Memory_system\_ide\scripts\debugger_memory-default.tcl'
21:27:39 INFO  : Disconnected from the channel tcfchan#4.
21:27:42 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:27:43 INFO  : Jtag cable 'Platform Cable USB 00000000000000' is selected.
21:27:43 INFO  : 'jtag frequency' command is executed.
21:27:43 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00000000000000" && level==0 && jtag_device_ctx=="jsn-DLC9LP-00000000000000-13722093-0"}' command is executed.
21:27:48 INFO  : Device configured successfully with "C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_lcd/Memory/_ide/bitstream/EBAZ4205_LCD.bit"
21:27:48 INFO  : Context for 'APU' is selected.
21:27:53 INFO  : Hardware design and registers information is loaded from 'C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_lcd/EBAZ4205_LCD/export/EBAZ4205_LCD/hw/EBAZ4205_LCD.xsa'.
21:27:53 INFO  : 'configparams force-mem-access 1' command is executed.
21:27:53 INFO  : Context for 'APU' is selected.
21:27:53 INFO  : 'stop' command is executed.
21:27:53 INFO  : Sourcing of 'C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_lcd/Memory/_ide/psinit/ps7_init.tcl' is done.
21:27:54 INFO  : 'ps7_init' command is executed.
21:27:54 INFO  : 'ps7_post_config' command is executed.
21:27:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:27:54 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
21:27:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:27:55 INFO  : The application 'C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_lcd/Memory/Debug/Memory.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:27:55 INFO  : 'configparams force-mem-access 0' command is executed.
21:27:55 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00000000000000" && level==0 && jtag_device_ctx=="jsn-DLC9LP-00000000000000-13722093-0"}
fpga -file C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_lcd/Memory/_ide/bitstream/EBAZ4205_LCD.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_lcd/EBAZ4205_LCD/export/EBAZ4205_LCD/hw/EBAZ4205_LCD.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
stop
source C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_lcd/Memory/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
rst -processor
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_lcd/Memory/Debug/Memory.elf
configparams force-mem-access 0
----------------End of Script----------------

21:27:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:27:55 INFO  : 'con' command is executed.
21:27:55 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

21:27:55 INFO  : Launch script is exported to file 'C:\Users\USER\Desktop\EBAZ4205\XilinxFPGA_SE\EBZA4205\05_Zynq7000\vitis_lcd\Memory_system\_ide\scripts\debugger_memory-default.tcl'
21:28:51 INFO  : Disconnected from the channel tcfchan#5.
21:28:52 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:29:01 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

21:29:01 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
21:29:16 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:29:17 INFO  : Jtag cable 'Platform Cable USB 00000000000000' is selected.
21:29:17 INFO  : 'jtag frequency' command is executed.
21:29:17 INFO  : Context for 'APU' is selected.
21:29:17 INFO  : System reset is completed.
21:29:20 INFO  : 'after 3000' command is executed.
21:29:20 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00000000000000" && level==0 && jtag_device_ctx=="jsn-DLC9LP-00000000000000-13722093-0"}' command is executed.
21:29:25 INFO  : Device configured successfully with "C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_lcd/Memory/_ide/bitstream/EBAZ4205_LCD.bit"
21:29:25 INFO  : Context for 'APU' is selected.
21:29:31 INFO  : Hardware design and registers information is loaded from 'C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_lcd/EBAZ4205_LCD/export/EBAZ4205_LCD/hw/EBAZ4205_LCD.xsa'.
21:29:31 INFO  : 'configparams force-mem-access 1' command is executed.
21:29:31 INFO  : Context for 'APU' is selected.
21:29:31 INFO  : Sourcing of 'C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_lcd/Memory/_ide/psinit/ps7_init.tcl' is done.
21:29:32 INFO  : 'ps7_init' command is executed.
21:29:32 INFO  : 'ps7_post_config' command is executed.
21:29:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:29:32 ERROR : Memory write error at 0x0. MMU page translation fault
21:29:32 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00000000000000" && level==0 && jtag_device_ctx=="jsn-DLC9LP-00000000000000-13722093-0"}
fpga -file C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_lcd/Memory/_ide/bitstream/EBAZ4205_LCD.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_lcd/EBAZ4205_LCD/export/EBAZ4205_LCD/hw/EBAZ4205_LCD.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_lcd/Memory/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_lcd/Memory/Debug/Memory.elf
----------------End of Script----------------

21:29:32 ERROR : Memory write error at 0x0. MMU page translation fault
21:29:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:29:48 INFO  : Jtag cable 'Platform Cable USB 00000000000000' is selected.
21:29:48 INFO  : 'jtag frequency' command is executed.
21:29:49 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00000000000000" && level==0 && jtag_device_ctx=="jsn-DLC9LP-00000000000000-13722093-0"}' command is executed.
21:29:53 INFO  : Device configured successfully with "C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_lcd/Memory/_ide/bitstream/EBAZ4205_LCD.bit"
21:29:53 INFO  : Context for 'APU' is selected.
21:29:53 INFO  : Hardware design and registers information is loaded from 'C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_lcd/EBAZ4205_LCD/export/EBAZ4205_LCD/hw/EBAZ4205_LCD.xsa'.
21:29:53 INFO  : 'configparams force-mem-access 1' command is executed.
21:29:53 INFO  : Context for 'APU' is selected.
21:29:53 INFO  : 'stop' command is executed.
21:29:53 INFO  : Sourcing of 'C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_lcd/Memory/_ide/psinit/ps7_init.tcl' is done.
21:29:55 INFO  : 'ps7_init' command is executed.
21:29:55 INFO  : 'ps7_post_config' command is executed.
21:29:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:29:55 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
21:29:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:29:56 INFO  : The application 'C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_lcd/Memory/Debug/Memory.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:29:56 INFO  : 'configparams force-mem-access 0' command is executed.
21:29:56 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00000000000000" && level==0 && jtag_device_ctx=="jsn-DLC9LP-00000000000000-13722093-0"}
fpga -file C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_lcd/Memory/_ide/bitstream/EBAZ4205_LCD.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_lcd/EBAZ4205_LCD/export/EBAZ4205_LCD/hw/EBAZ4205_LCD.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
stop
source C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_lcd/Memory/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
rst -processor
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_lcd/Memory/Debug/Memory.elf
configparams force-mem-access 0
----------------End of Script----------------

21:29:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:29:56 INFO  : 'con' command is executed.
21:29:56 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

21:29:56 INFO  : Launch script is exported to file 'C:\Users\USER\Desktop\EBAZ4205\XilinxFPGA_SE\EBZA4205\05_Zynq7000\vitis_lcd\Memory_system\_ide\scripts\debugger_memory-default.tcl'
21:36:12 INFO  : Disconnected from the channel tcfchan#6.
