Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2018.2 (lin64) Build 2258646 Thu Jun 14 20:02:38 MDT 2018
| Date              : Mon Feb 22 17:30:32 2021
| Host              : correlator2.fnal.gov running 64-bit Scientific Linux release 7.9 (Nitrogen)
| Command           : report_timing_summary -file ./report/myproject_timing_routed.rpt
| Design            : myproject
| Device            : xcvu9p-flgb2104
| Speed File        : -2  PRODUCTION 1.20 05-21-2018
| Temperature Grade : I
--------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 79 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 153 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.037       -0.183                      9               270589        0.025        0.000                      0               270589        1.958        0.000                       0                 45387  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)         Period(ns)      Frequency(MHz)
-----   ------------         ----------      --------------
ap_clk  {0.000 2.500}        5.000           200.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ap_clk             -0.037       -0.183                      9               270589        0.025        0.000                      0               270589        1.958        0.000                       0                 45387  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ap_clk
  To Clock:  ap_clk

Setup :            9  Failing Endpoints,  Worst Slack       -0.037ns,  Total Violation       -0.183ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.025ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.958ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.037ns  (required time - arrival time)
  Source:                 Loop_4_proc_U0/grp_conv_2d_large_cl2_2_fu_589/grp_conv_2d_large_cl_pad_2_fu_939/grp_dense_large_3_fu_1468/tmp236_reg_38342_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Loop_4_proc_U0/grp_conv_2d_large_cl2_2_fu_589/grp_conv_2d_large_cl_pad_2_fu_939/grp_dense_large_3_fu_1468/acc_V_3_reg_5953_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.027ns  (logic 1.460ns (29.043%)  route 3.567ns (70.957%))
  Logic Levels:           12  (CARRY8=5 LUT3=4 LUT4=3)
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=60641, unset)        0.000     0.000    Loop_4_proc_U0/grp_conv_2d_large_cl2_2_fu_589/grp_conv_2d_large_cl_pad_2_fu_939/grp_dense_large_3_fu_1468/ap_clk
    SLICE_X152Y481       FDRE                                         r  Loop_4_proc_U0/grp_conv_2d_large_cl2_2_fu_589/grp_conv_2d_large_cl_pad_2_fu_939/grp_dense_large_3_fu_1468/tmp236_reg_38342_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X152Y481       FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.077     0.077 r  Loop_4_proc_U0/grp_conv_2d_large_cl2_2_fu_589/grp_conv_2d_large_cl_pad_2_fu_939/grp_dense_large_3_fu_1468/tmp236_reg_38342_reg[0]/Q
                         net (fo=2, routed)           0.385     0.462    Loop_4_proc_U0/grp_conv_2d_large_cl2_2_fu_589/grp_conv_2d_large_cl_pad_2_fu_939/grp_dense_large_3_fu_1468/tmpmult_248_V_product_fu_7500/myproject_mul_mulncg_U14/myproject_mul_mulncg_DSP48_0_U/tmp236_reg_38342_reg[14][0]
    SLICE_X140Y481       LUT3 (Prop_A5LUT_SLICEL_I2_O)
                                                      0.069     0.531 r  Loop_4_proc_U0/grp_conv_2d_large_cl2_2_fu_589/grp_conv_2d_large_cl_pad_2_fu_939/grp_dense_large_3_fu_1468/tmpmult_248_V_product_fu_7500/myproject_mul_mulncg_U14/myproject_mul_mulncg_DSP48_0_U/acc_V_3_reg_5953[15]_i_696/O
                         net (fo=2, routed)           0.228     0.759    Loop_4_proc_U0/grp_conv_2d_large_cl2_2_fu_589/grp_conv_2d_large_cl_pad_2_fu_939/grp_dense_large_3_fu_1468/tmpmult_248_V_product_fu_7500/myproject_mul_mulncg_U14/myproject_mul_mulncg_DSP48_0_U/acc_V_3_reg_5953[15]_i_696_n_0
    SLICE_X140Y481       LUT4 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.090     0.849 r  Loop_4_proc_U0/grp_conv_2d_large_cl2_2_fu_589/grp_conv_2d_large_cl_pad_2_fu_939/grp_dense_large_3_fu_1468/tmpmult_248_V_product_fu_7500/myproject_mul_mulncg_U14/myproject_mul_mulncg_DSP48_0_U/acc_V_3_reg_5953[15]_i_703/O
                         net (fo=1, routed)           0.009     0.858    Loop_4_proc_U0/grp_conv_2d_large_cl2_2_fu_589/grp_conv_2d_large_cl_pad_2_fu_939/grp_dense_large_3_fu_1468/tmpmult_248_V_product_fu_7500/myproject_mul_mulncg_U14/myproject_mul_mulncg_DSP48_0_U/acc_V_3_reg_5953[15]_i_703_n_0
    SLICE_X140Y481       CARRY8 (Prop_CARRY8_SLICEL_S[1]_O[4])
                                                      0.200     1.058 r  Loop_4_proc_U0/grp_conv_2d_large_cl2_2_fu_589/grp_conv_2d_large_cl_pad_2_fu_939/grp_dense_large_3_fu_1468/tmpmult_248_V_product_fu_7500/myproject_mul_mulncg_U14/myproject_mul_mulncg_DSP48_0_U/acc_V_3_reg_5953_reg[15]_i_418/O[4]
                         net (fo=2, routed)           1.245     2.303    Loop_4_proc_U0_n_1623
    SLICE_X96Y479        LUT3 (Prop_E5LUT_SLICEL_I2_O)
                                                      0.101     2.404 r  acc_V_3_reg_5953[15]_i_208/O
                         net (fo=2, routed)           0.146     2.550    acc_V_3_reg_5953[15]_i_208_n_0
    SLICE_X96Y479        LUT4 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.123     2.673 r  acc_V_3_reg_5953[15]_i_215/O
                         net (fo=1, routed)           0.011     2.684    acc_V_3_reg_5953[15]_i_215_n_0
    SLICE_X96Y479        CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.155     2.839 r  acc_V_3_reg_5953_reg[15]_i_118/CO[7]
                         net (fo=1, routed)           0.026     2.865    acc_V_3_reg_5953_reg[15]_i_118_n_0
    SLICE_X96Y480        CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.056     2.921 r  acc_V_3_reg_5953_reg[15]_i_115/O[0]
                         net (fo=2, routed)           0.623     3.544    acc_V_3_reg_5953_reg[15]_i_115_n_15
    SLICE_X85Y472        LUT3 (Prop_A5LUT_SLICEL_I2_O)
                                                      0.069     3.613 r  acc_V_3_reg_5953[15]_i_28/O
                         net (fo=2, routed)           0.138     3.751    acc_V_3_reg_5953[15]_i_28_n_0
    SLICE_X85Y472        LUT4 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.124     3.875 r  acc_V_3_reg_5953[15]_i_36/O
                         net (fo=1, routed)           0.009     3.884    acc_V_3_reg_5953[15]_i_36_n_0
    SLICE_X85Y472        CARRY8 (Prop_CARRY8_SLICEL_S[1]_O[5])
                                                      0.233     4.117 r  acc_V_3_reg_5953_reg[15]_i_17/O[5]
                         net (fo=2, routed)           0.418     4.535    Loop_4_proc_U0/grp_conv_2d_large_cl2_2_fu_589/grp_conv_2d_large_cl_pad_2_fu_939/grp_dense_large_3_fu_1468/tmp254_reg_38352_reg[13]_0[5]
    SLICE_X79Y473        LUT3 (Prop_F5LUT_SLICEL_I0_O)
                                                      0.074     4.609 r  Loop_4_proc_U0/grp_conv_2d_large_cl2_2_fu_589/grp_conv_2d_large_cl_pad_2_fu_939/grp_dense_large_3_fu_1468/acc_V_3_reg_5953[15]_i_2/O
                         net (fo=2, routed)           0.303     4.912    Loop_4_proc_U0/grp_conv_2d_large_cl2_2_fu_589/grp_conv_2d_large_cl_pad_2_fu_939/grp_dense_large_3_fu_1468/acc_V_3_reg_5953[15]_i_2_n_0
    SLICE_X79Y473        CARRY8 (Prop_CARRY8_SLICEL_DI[6]_O[7])
                                                      0.089     5.001 r  Loop_4_proc_U0/grp_conv_2d_large_cl2_2_fu_589/grp_conv_2d_large_cl_pad_2_fu_939/grp_dense_large_3_fu_1468/acc_V_3_reg_5953_reg[15]_i_1/O[7]
                         net (fo=1, routed)           0.026     5.027    Loop_4_proc_U0/grp_conv_2d_large_cl2_2_fu_589/grp_conv_2d_large_cl_pad_2_fu_939/grp_dense_large_3_fu_1468/acc_3_V_fu_28395_p2[15]
    SLICE_X79Y473        FDRE                                         r  Loop_4_proc_U0/grp_conv_2d_large_cl2_2_fu_589/grp_conv_2d_large_cl_pad_2_fu_939/grp_dense_large_3_fu_1468/acc_V_3_reg_5953_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
                                                      0.000     5.000 r  ap_clk (IN)
                         net (fo=60641, unset)        0.000     5.000    Loop_4_proc_U0/grp_conv_2d_large_cl2_2_fu_589/grp_conv_2d_large_cl_pad_2_fu_939/grp_dense_large_3_fu_1468/ap_clk
    SLICE_X79Y473        FDRE                                         r  Loop_4_proc_U0/grp_conv_2d_large_cl2_2_fu_589/grp_conv_2d_large_cl_pad_2_fu_939/grp_dense_large_3_fu_1468/acc_V_3_reg_5953_reg[15]/C
                         clock pessimism              0.000     5.000    
                         clock uncertainty           -0.035     4.965    
    SLICE_X79Y473        FDRE (Setup_HFF_SLICEL_C_D)
                                                      0.025     4.990    Loop_4_proc_U0/grp_conv_2d_large_cl2_2_fu_589/grp_conv_2d_large_cl_pad_2_fu_939/grp_dense_large_3_fu_1468/acc_V_3_reg_5953_reg[15]
  -------------------------------------------------------------------
                         required time                          4.990    
                         arrival time                          -5.027    
  -------------------------------------------------------------------
                         slack                                 -0.037    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.025ns  (arrival time - required time)
  Source:                 Loop_1_proc_U0/grp_conv_2d_large_cl2_1_fu_215/grp_conv_2d_large_cl_pad_1_fu_303/layer_in_V_7_reg[122]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Loop_1_proc_U0/grp_conv_2d_large_cl2_1_fu_215/grp_conv_2d_large_cl_pad_1_fu_303/filter_in_4_V_reg_2265_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.072ns  (logic 0.039ns (54.167%)  route 0.033ns (45.833%))
  Logic Levels:           0  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=60641, unset)        0.000     0.000    Loop_1_proc_U0/grp_conv_2d_large_cl2_1_fu_215/grp_conv_2d_large_cl_pad_1_fu_303/ap_clk
    SLICE_X28Y343        FDRE                                         r  Loop_1_proc_U0/grp_conv_2d_large_cl2_1_fu_215/grp_conv_2d_large_cl_pad_1_fu_303/layer_in_V_7_reg[122]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y343        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     0.039 r  Loop_1_proc_U0/grp_conv_2d_large_cl2_1_fu_215/grp_conv_2d_large_cl_pad_1_fu_303/layer_in_V_7_reg[122]/Q
                         net (fo=2, routed)           0.033     0.072    Loop_1_proc_U0/grp_conv_2d_large_cl2_1_fu_215/grp_conv_2d_large_cl_pad_1_fu_303/layer_in_V_7_reg_n_0_[122]
    SLICE_X28Y343        FDRE                                         r  Loop_1_proc_U0/grp_conv_2d_large_cl2_1_fu_215/grp_conv_2d_large_cl_pad_1_fu_303/filter_in_4_V_reg_2265_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=60641, unset)        0.000     0.000    Loop_1_proc_U0/grp_conv_2d_large_cl2_1_fu_215/grp_conv_2d_large_cl_pad_1_fu_303/ap_clk
    SLICE_X28Y343        FDRE                                         r  Loop_1_proc_U0/grp_conv_2d_large_cl2_1_fu_215/grp_conv_2d_large_cl_pad_1_fu_303/filter_in_4_V_reg_2265_reg[10]/C
                         clock pessimism              0.000     0.000    
    SLICE_X28Y343        FDRE (Hold_CFF2_SLICEL_C_D)
                                                      0.047     0.047    Loop_1_proc_U0/grp_conv_2d_large_cl2_1_fu_215/grp_conv_2d_large_cl_pad_1_fu_303/filter_in_4_V_reg_2265_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.047    
                         arrival time                           0.072    
  -------------------------------------------------------------------
                         slack                                  0.025    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ap_clk
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { ap_clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E2/CLKARDCLK  n/a            1.569         5.000       3.431      RAMB18_X2Y150  Loop_1_proc_U0/grp_conv_2d_large_cl2_1_fu_215/padded_data_0_V_V_fifo_U/mem_reg_bram_0/CLKARDCLK
Low Pulse Width   Slow    RAMB18E2/CLKARDCLK  n/a            0.542         2.500       1.958      RAMB18_X2Y150  Loop_1_proc_U0/grp_conv_2d_large_cl2_1_fu_215/padded_data_0_V_V_fifo_U/mem_reg_bram_0/CLKARDCLK
High Pulse Width  Slow    RAMB18E2/CLKARDCLK  n/a            0.542         2.500       1.958      RAMB18_X2Y150  Loop_1_proc_U0/grp_conv_2d_large_cl2_1_fu_215/padded_data_0_V_V_fifo_U/mem_reg_bram_0/CLKARDCLK



