#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Tue Apr 22 23:50:47 2025
# Process ID: 18440
# Current directory: D:/Thesis/auto_scripts
# Command line: vivado.exe -mode batch -source D:\\Thesis\\auto_scripts\\vi.tcl
# Log file: D:/Thesis/auto_scripts/vivado.log
# Journal file: D:/Thesis/auto_scripts\vivado.jou
#-----------------------------------------------------------
source {D:\\Thesis\\auto_scripts\\vi.tcl}
# open_project "D:/Xilinx_Vivado/mrelbp_bench/mrelbp_bench.xpr"
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.2/data/ip'.
open_project: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 889.281 ; gain = 660.094
# launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Xilinx_Vivado/mrelbp_bench/mrelbp_bench.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'D:/Xilinx_Vivado/mrelbp_bench/mrelbp_bench.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'top_module_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Xilinx_Vivado/mrelbp_bench/mrelbp_bench.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_module_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Thesis/src/modules/interpolation_module/Interpolation_calc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module interpolation_calc
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/Thesis/src/modules/interpolation_module/Interpolation_calc.v:24]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/Thesis/src/modules/interpolation_module/Interpolation_calc.v:32]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/Thesis/src/modules/interpolation_module/Interpolation_calc.v:42]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/Thesis/src/modules/interpolation_module/Interpolation_calc.v:51]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/Thesis/src/modules/interpolation_module/Interpolation_calc.v:59]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/Thesis/src/modules/interpolation_module/Interpolation_calc.v:67]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/Thesis/src/modules/interpolation_module/Interpolation_calc.v:77]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/Thesis/src/modules/interpolation_module/Interpolation_calc.v:86]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/Thesis/src/modules/interpolation_module/Interpolation_calc.v:94]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/Thesis/src/modules/interpolation_module/Interpolation_calc.v:102]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/Thesis/src/modules/interpolation_module/Interpolation_calc.v:112]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/Thesis/src/modules/interpolation_module/Interpolation_calc.v:121]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/Thesis/src/modules/interpolation_module/Interpolation_calc.v:130]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/Thesis/src/modules/interpolation_module/Interpolation_calc.v:138]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/Thesis/src/modules/interpolation_module/Interpolation_calc.v:149]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/Thesis/src/modules/interpolation_module/Interpolation_calc.v:158]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/Thesis/src/modules/interpolation_module/Interpolation_calc.v:166]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/Thesis/src/modules/interpolation_module/Interpolation_calc.v:174]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/Thesis/src/modules/interpolation_module/Interpolation_calc.v:184]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/Thesis/src/modules/interpolation_module/Interpolation_calc.v:193]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/Thesis/src/modules/interpolation_module/Interpolation_calc.v:201]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/Thesis/src/modules/interpolation_module/Interpolation_calc.v:209]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/Thesis/src/modules/interpolation_module/Interpolation_calc.v:219]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/Thesis/src/modules/interpolation_module/Interpolation_calc.v:228]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/Thesis/src/modules/interpolation_module/Interpolation_calc.v:236]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/Thesis/src/modules/interpolation_module/Interpolation_calc.v:244]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/Thesis/src/modules/interpolation_module/Interpolation_calc.v:254]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/Thesis/src/modules/interpolation_module/Interpolation_calc.v:263]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Thesis/src/modules/buffers/buffer_12_rows.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module buffer_12_rows
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Thesis/src/modules/buffers/buffer_12_rows_ci.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module buffer_12_rows_ci
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Thesis/src/modules/buffers/buffer_4_rows.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module buffer_4_rows
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Thesis/src/modules/buffers/buffer_8_rows.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module buffer_8_rows
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Thesis/src/modules/mrelbp_ci/ci_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ci_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Thesis/src/modules/data_modulate_module/3x3/data_modulate_3x3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_modulate_3x3
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Thesis/src/modules/data_modulate_module/3x3/data_modulate_3x3_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_modulate_3x3_controller
ERROR: [VRFC 10-91] current_state is not declared [D:/Thesis/src/modules/data_modulate_module/3x3/data_modulate_3x3_controller.v:28]
ERROR: [VRFC 10-91] current_state is not declared [D:/Thesis/src/modules/data_modulate_module/3x3/data_modulate_3x3_controller.v:30]
ERROR: [VRFC 10-91] current_state is not declared [D:/Thesis/src/modules/data_modulate_module/3x3/data_modulate_3x3_controller.v:36]
ERROR: [VRFC 10-91] current_state is not declared [D:/Thesis/src/modules/data_modulate_module/3x3/data_modulate_3x3_controller.v:59]
ERROR: [VRFC 10-2787] module data_modulate_3x3_controller ignored due to previous errors [D:/Thesis/src/modules/data_modulate_module/3x3/data_modulate_3x3_controller.v:2]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'D:/Xilinx_Vivado/mrelbp_bench/mrelbp_bench.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'D:/Xilinx_Vivado/mrelbp_bench/mrelbp_bench.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

    while executing
"launch_simulation"
    (file "D:\\Thesis\\auto_scripts\\vi.tcl" line 2)
INFO: [Common 17-206] Exiting Vivado at Tue Apr 22 23:51:02 2025...
