// Seed: 3682536063
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  inout wire id_3;
  assign module_1.id_0 = 0;
  output wire id_2;
  output wire id_1;
endmodule
module module_1 #(
    parameter id_9 = 32'd28
) (
    output tri0 id_0,
    output supply1 id_1,
    output supply0 id_2,
    input supply0 id_3,
    input tri0 id_4,
    input uwire id_5,
    output wire id_6,
    output tri0 id_7,
    input tri id_8,
    output wire _id_9
);
  assign id_0 = 1;
  logic [id_9 : 1] id_11;
  module_0 modCall_1 (
      id_11,
      id_11,
      id_11,
      id_11
  );
  initial $unsigned(8);
  ;
endmodule
