
*** Running vivado
    with args -log pid_vco_amp_mod_pid_only_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source pid_vco_amp_mod_pid_only_wrapper.tcl -notrace


****** Vivado v2016.4 (64-bit)
  **** SW Build 1733598 on Wed Dec 14 22:35:42 MST 2016
  **** IP Build 1731160 on Wed Dec 14 23:47:21 MST 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source pid_vco_amp_mod_pid_only_wrapper.tcl -notrace
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-454] Reading design checkpoint '/home/bma/git/fpga_design/redpitaya/pid_vco_amp_mod_pid_only/pid_vco_amp_mod_pid_only.srcs/sources_1/bd/pid_vco_amp_mod_pid_only_wrapper/ip/pid_vco_amp_mod_pid_only_wrapper_ad9767_0_0/pid_vco_amp_mod_pid_only_wrapper_ad9767_0_0.dcp' for cell 'ad9767_0'
INFO: [Project 1-454] Reading design checkpoint '/home/bma/git/fpga_design/redpitaya/pid_vco_amp_mod_pid_only/pid_vco_amp_mod_pid_only.srcs/sources_1/bd/pid_vco_amp_mod_pid_only_wrapper/ip/pid_vco_amp_mod_pid_only_wrapper_adc1_offset_0/pid_vco_amp_mod_pid_only_wrapper_adc1_offset_0.dcp' for cell 'adc1_offset'
INFO: [Project 1-454] Reading design checkpoint '/home/bma/git/fpga_design/redpitaya/pid_vco_amp_mod_pid_only/pid_vco_amp_mod_pid_only.srcs/sources_1/bd/pid_vco_amp_mod_pid_only_wrapper/ip/pid_vco_amp_mod_pid_only_wrapper_adc1_offset_1/pid_vco_amp_mod_pid_only_wrapper_adc1_offset_1.dcp' for cell 'adc2_offset'
INFO: [Project 1-454] Reading design checkpoint '/home/bma/git/fpga_design/redpitaya/pid_vco_amp_mod_pid_only/pid_vco_amp_mod_pid_only.srcs/sources_1/bd/pid_vco_amp_mod_pid_only_wrapper/ip/pid_vco_amp_mod_pid_only_wrapper_adder_substracter_0_0/pid_vco_amp_mod_pid_only_wrapper_adder_substracter_0_0.dcp' for cell 'adder_substracter_dds_ampl_mod'
INFO: [Project 1-454] Reading design checkpoint '/home/bma/git/fpga_design/redpitaya/pid_vco_amp_mod_pid_only/pid_vco_amp_mod_pid_only.srcs/sources_1/bd/pid_vco_amp_mod_pid_only_wrapper/ip/pid_vco_amp_mod_pid_only_wrapper_adder_substracter_mod_input_0_0/pid_vco_amp_mod_pid_only_wrapper_adder_substracter_mod_input_0_0.dcp' for cell 'adder_substracter_mod_input_0'
INFO: [Project 1-454] Reading design checkpoint '/home/bma/git/fpga_design/redpitaya/pid_vco_amp_mod_pid_only/pid_vco_amp_mod_pid_only.srcs/sources_1/bd/pid_vco_amp_mod_pid_only_wrapper/ip/pid_vco_amp_mod_pid_only_wrapper_adder_substracter_mod_out_pid2_0/pid_vco_amp_mod_pid_only_wrapper_adder_substracter_mod_out_pid2_0.dcp' for cell 'adder_substracter_mod_out_pid2'
INFO: [Project 1-454] Reading design checkpoint '/home/bma/git/fpga_design/redpitaya/pid_vco_amp_mod_pid_only/pid_vco_amp_mod_pid_only.srcs/sources_1/bd/pid_vco_amp_mod_pid_only_wrapper/ip/pid_vco_amp_mod_pid_only_wrapper_dds1_ampl_0/pid_vco_amp_mod_pid_only_wrapper_dds1_ampl_0.dcp' for cell 'dds1_ampl'
INFO: [Project 1-454] Reading design checkpoint '/home/bma/git/fpga_design/redpitaya/pid_vco_amp_mod_pid_only/pid_vco_amp_mod_pid_only.srcs/sources_1/bd/pid_vco_amp_mod_pid_only_wrapper/ip/pid_vco_amp_mod_pid_only_wrapper_dds1_f0_0/pid_vco_amp_mod_pid_only_wrapper_dds1_f0_0.dcp' for cell 'dds1_f0'
INFO: [Project 1-454] Reading design checkpoint '/home/bma/git/fpga_design/redpitaya/pid_vco_amp_mod_pid_only/pid_vco_amp_mod_pid_only.srcs/sources_1/bd/pid_vco_amp_mod_pid_only_wrapper/ip/pid_vco_amp_mod_pid_only_wrapper_dds1_nco_0/pid_vco_amp_mod_pid_only_wrapper_dds1_nco_0.dcp' for cell 'dds1_nco'
INFO: [Project 1-454] Reading design checkpoint '/home/bma/git/fpga_design/redpitaya/pid_vco_amp_mod_pid_only/pid_vco_amp_mod_pid_only.srcs/sources_1/bd/pid_vco_amp_mod_pid_only_wrapper/ip/pid_vco_amp_mod_pid_only_wrapper_dds1_offset_0/pid_vco_amp_mod_pid_only_wrapper_dds1_offset_0.dcp' for cell 'dds1_offset'
INFO: [Project 1-454] Reading design checkpoint '/home/bma/git/fpga_design/redpitaya/pid_vco_amp_mod_pid_only/pid_vco_amp_mod_pid_only.srcs/sources_1/bd/pid_vco_amp_mod_pid_only_wrapper/ip/pid_vco_amp_mod_pid_only_wrapper_dds1_range_0/pid_vco_amp_mod_pid_only_wrapper_dds1_range_0.dcp' for cell 'dds1_range'
INFO: [Project 1-454] Reading design checkpoint '/home/bma/git/fpga_design/redpitaya/pid_vco_amp_mod_pid_only/pid_vco_amp_mod_pid_only.srcs/sources_1/bd/pid_vco_amp_mod_pid_only_wrapper/ip/pid_vco_amp_mod_pid_only_wrapper_dupplReal_1_to_2_0_0/pid_vco_amp_mod_pid_only_wrapper_dupplReal_1_to_2_0_0.dcp' for cell 'dupplReal_1_to_2_0'
INFO: [Project 1-454] Reading design checkpoint '/home/bma/git/fpga_design/redpitaya/pid_vco_amp_mod_pid_only/pid_vco_amp_mod_pid_only.srcs/sources_1/bd/pid_vco_amp_mod_pid_only_wrapper/ip/pid_vco_amp_mod_pid_only_wrapper_dupplReal_1_to_2_1_0/pid_vco_amp_mod_pid_only_wrapper_dupplReal_1_to_2_1_0.dcp' for cell 'dupplReal_1_to_2_1'
INFO: [Project 1-454] Reading design checkpoint '/home/bma/git/fpga_design/redpitaya/pid_vco_amp_mod_pid_only/pid_vco_amp_mod_pid_only.srcs/sources_1/bd/pid_vco_amp_mod_pid_only_wrapper/ip/pid_vco_amp_mod_pid_only_wrapper_expanderReal_0_dds1_0/pid_vco_amp_mod_pid_only_wrapper_expanderReal_0_dds1_0.dcp' for cell 'expanderReal_0_dds1'
INFO: [Project 1-454] Reading design checkpoint '/home/bma/git/fpga_design/redpitaya/pid_vco_amp_mod_pid_only/pid_vco_amp_mod_pid_only.srcs/sources_1/bd/pid_vco_amp_mod_pid_only_wrapper/ip/pid_vco_amp_mod_pid_only_wrapper_expanderReal_0_ki_pid1_0/pid_vco_amp_mod_pid_only_wrapper_expanderReal_0_ki_pid1_0.dcp' for cell 'expanderReal_0_ki_pid1'
INFO: [Project 1-454] Reading design checkpoint '/home/bma/git/fpga_design/redpitaya/pid_vco_amp_mod_pid_only/pid_vco_amp_mod_pid_only.srcs/sources_1/bd/pid_vco_amp_mod_pid_only_wrapper/ip/pid_vco_amp_mod_pid_only_wrapper_expanderReal_0_ki_pid2_0/pid_vco_amp_mod_pid_only_wrapper_expanderReal_0_ki_pid2_0.dcp' for cell 'expanderReal_0_ki_pid2'
INFO: [Project 1-454] Reading design checkpoint '/home/bma/git/fpga_design/redpitaya/pid_vco_amp_mod_pid_only/pid_vco_amp_mod_pid_only.srcs/sources_1/bd/pid_vco_amp_mod_pid_only_wrapper/ip/pid_vco_amp_mod_pid_only_wrapper_expanderReal_0_ki_pid2_1/pid_vco_amp_mod_pid_only_wrapper_expanderReal_0_ki_pid2_1.dcp' for cell 'expanderReal_0_ki_pid3'
INFO: [Project 1-454] Reading design checkpoint '/home/bma/git/fpga_design/redpitaya/pid_vco_amp_mod_pid_only/pid_vco_amp_mod_pid_only.srcs/sources_1/bd/pid_vco_amp_mod_pid_only_wrapper/ip/pid_vco_amp_mod_pid_only_wrapper_ltc2145_0_0/pid_vco_amp_mod_pid_only_wrapper_ltc2145_0_0.dcp' for cell 'ltc2145_0'
INFO: [Project 1-454] Reading design checkpoint '/home/bma/git/fpga_design/redpitaya/pid_vco_amp_mod_pid_only/pid_vco_amp_mod_pid_only.srcs/sources_1/bd/pid_vco_amp_mod_pid_only_wrapper/ip/pid_vco_amp_mod_pid_only_wrapper_mod_out_pid2_ampl_1/pid_vco_amp_mod_pid_only_wrapper_mod_out_pid2_ampl_1.dcp' for cell 'mod_amp_dds_ampl'
INFO: [Project 1-454] Reading design checkpoint '/home/bma/git/fpga_design/redpitaya/pid_vco_amp_mod_pid_only/pid_vco_amp_mod_pid_only.srcs/sources_1/bd/pid_vco_amp_mod_pid_only_wrapper/ip/pid_vco_amp_mod_pid_only_wrapper_mod_out_pid2_nco_1/pid_vco_amp_mod_pid_only_wrapper_mod_out_pid2_nco_1.dcp' for cell 'mod_amp_dds_nco'
INFO: [Project 1-454] Reading design checkpoint '/home/bma/git/fpga_design/redpitaya/pid_vco_amp_mod_pid_only/pid_vco_amp_mod_pid_only.srcs/sources_1/bd/pid_vco_amp_mod_pid_only_wrapper/ip/pid_vco_amp_mod_pid_only_wrapper_mod_input_ampl_0/pid_vco_amp_mod_pid_only_wrapper_mod_input_ampl_0.dcp' for cell 'mod_input_ampl'
INFO: [Project 1-454] Reading design checkpoint '/home/bma/git/fpga_design/redpitaya/pid_vco_amp_mod_pid_only/pid_vco_amp_mod_pid_only.srcs/sources_1/bd/pid_vco_amp_mod_pid_only_wrapper/ip/pid_vco_amp_mod_pid_only_wrapper_mod_input_nco_0/pid_vco_amp_mod_pid_only_wrapper_mod_input_nco_0.dcp' for cell 'mod_input_nco'
INFO: [Project 1-454] Reading design checkpoint '/home/bma/git/fpga_design/redpitaya/pid_vco_amp_mod_pid_only/pid_vco_amp_mod_pid_only.srcs/sources_1/bd/pid_vco_amp_mod_pid_only_wrapper/ip/pid_vco_amp_mod_pid_only_wrapper_mod_out_pid2_ampl_0/pid_vco_amp_mod_pid_only_wrapper_mod_out_pid2_ampl_0.dcp' for cell 'mod_out_pid2_ampl'
INFO: [Project 1-454] Reading design checkpoint '/home/bma/git/fpga_design/redpitaya/pid_vco_amp_mod_pid_only/pid_vco_amp_mod_pid_only.srcs/sources_1/bd/pid_vco_amp_mod_pid_only_wrapper/ip/pid_vco_amp_mod_pid_only_wrapper_mod_out_pid2_nco_0/pid_vco_amp_mod_pid_only_wrapper_mod_out_pid2_nco_0.dcp' for cell 'mod_out_pid2_nco'
INFO: [Project 1-454] Reading design checkpoint '/home/bma/git/fpga_design/redpitaya/pid_vco_amp_mod_pid_only/pid_vco_amp_mod_pid_only.srcs/sources_1/bd/pid_vco_amp_mod_pid_only_wrapper/ip/pid_vco_amp_mod_pid_only_wrapper_pid1_0/pid_vco_amp_mod_pid_only_wrapper_pid1_0.dcp' for cell 'pid1'
INFO: [Project 1-454] Reading design checkpoint '/home/bma/git/fpga_design/redpitaya/pid_vco_amp_mod_pid_only/pid_vco_amp_mod_pid_only.srcs/sources_1/bd/pid_vco_amp_mod_pid_only_wrapper/ip/pid_vco_amp_mod_pid_only_wrapper_pid1_kd_0/pid_vco_amp_mod_pid_only_wrapper_pid1_kd_0.dcp' for cell 'pid1_kd'
INFO: [Project 1-454] Reading design checkpoint '/home/bma/git/fpga_design/redpitaya/pid_vco_amp_mod_pid_only/pid_vco_amp_mod_pid_only.srcs/sources_1/bd/pid_vco_amp_mod_pid_only_wrapper/ip/pid_vco_amp_mod_pid_only_wrapper_pid1_ki_0/pid_vco_amp_mod_pid_only_wrapper_pid1_ki_0.dcp' for cell 'pid1_ki'
INFO: [Project 1-454] Reading design checkpoint '/home/bma/git/fpga_design/redpitaya/pid_vco_amp_mod_pid_only/pid_vco_amp_mod_pid_only.srcs/sources_1/bd/pid_vco_amp_mod_pid_only_wrapper/ip/pid_vco_amp_mod_pid_only_wrapper_pid1_kp_0/pid_vco_amp_mod_pid_only_wrapper_pid1_kp_0.dcp' for cell 'pid1_kp'
INFO: [Project 1-454] Reading design checkpoint '/home/bma/git/fpga_design/redpitaya/pid_vco_amp_mod_pid_only/pid_vco_amp_mod_pid_only.srcs/sources_1/bd/pid_vco_amp_mod_pid_only_wrapper/ip/pid_vco_amp_mod_pid_only_wrapper_pid1_rst_int_0/pid_vco_amp_mod_pid_only_wrapper_pid1_rst_int_0.dcp' for cell 'pid1_rst_int'
INFO: [Project 1-454] Reading design checkpoint '/home/bma/git/fpga_design/redpitaya/pid_vco_amp_mod_pid_only/pid_vco_amp_mod_pid_only.srcs/sources_1/bd/pid_vco_amp_mod_pid_only_wrapper/ip/pid_vco_amp_mod_pid_only_wrapper_pid1_setpoint_0/pid_vco_amp_mod_pid_only_wrapper_pid1_setpoint_0.dcp' for cell 'pid1_setpoint'
INFO: [Project 1-454] Reading design checkpoint '/home/bma/git/fpga_design/redpitaya/pid_vco_amp_mod_pid_only/pid_vco_amp_mod_pid_only.srcs/sources_1/bd/pid_vco_amp_mod_pid_only_wrapper/ip/pid_vco_amp_mod_pid_only_wrapper_pid1_sign_0/pid_vco_amp_mod_pid_only_wrapper_pid1_sign_0.dcp' for cell 'pid1_sign'
INFO: [Project 1-454] Reading design checkpoint '/home/bma/git/fpga_design/redpitaya/pid_vco_amp_mod_pid_only/pid_vco_amp_mod_pid_only.srcs/sources_1/bd/pid_vco_amp_mod_pid_only_wrapper/ip/pid_vco_amp_mod_pid_only_wrapper_pid2_0/pid_vco_amp_mod_pid_only_wrapper_pid2_0.dcp' for cell 'pid2'
INFO: [Project 1-454] Reading design checkpoint '/home/bma/git/fpga_design/redpitaya/pid_vco_amp_mod_pid_only/pid_vco_amp_mod_pid_only.srcs/sources_1/bd/pid_vco_amp_mod_pid_only_wrapper/ip/pid_vco_amp_mod_pid_only_wrapper_pid2_kd_0/pid_vco_amp_mod_pid_only_wrapper_pid2_kd_0.dcp' for cell 'pid2_kd'
INFO: [Project 1-454] Reading design checkpoint '/home/bma/git/fpga_design/redpitaya/pid_vco_amp_mod_pid_only/pid_vco_amp_mod_pid_only.srcs/sources_1/bd/pid_vco_amp_mod_pid_only_wrapper/ip/pid_vco_amp_mod_pid_only_wrapper_pid2_ki_0/pid_vco_amp_mod_pid_only_wrapper_pid2_ki_0.dcp' for cell 'pid2_ki'
INFO: [Project 1-454] Reading design checkpoint '/home/bma/git/fpga_design/redpitaya/pid_vco_amp_mod_pid_only/pid_vco_amp_mod_pid_only.srcs/sources_1/bd/pid_vco_amp_mod_pid_only_wrapper/ip/pid_vco_amp_mod_pid_only_wrapper_pid2_kp_0/pid_vco_amp_mod_pid_only_wrapper_pid2_kp_0.dcp' for cell 'pid2_kp'
INFO: [Project 1-454] Reading design checkpoint '/home/bma/git/fpga_design/redpitaya/pid_vco_amp_mod_pid_only/pid_vco_amp_mod_pid_only.srcs/sources_1/bd/pid_vco_amp_mod_pid_only_wrapper/ip/pid_vco_amp_mod_pid_only_wrapper_pid2_offset_0/pid_vco_amp_mod_pid_only_wrapper_pid2_offset_0.dcp' for cell 'pid2_offset'
INFO: [Project 1-454] Reading design checkpoint '/home/bma/git/fpga_design/redpitaya/pid_vco_amp_mod_pid_only/pid_vco_amp_mod_pid_only.srcs/sources_1/bd/pid_vco_amp_mod_pid_only_wrapper/ip/pid_vco_amp_mod_pid_only_wrapper_pid2_rst_int_0/pid_vco_amp_mod_pid_only_wrapper_pid2_rst_int_0.dcp' for cell 'pid2_rst_int'
INFO: [Project 1-454] Reading design checkpoint '/home/bma/git/fpga_design/redpitaya/pid_vco_amp_mod_pid_only/pid_vco_amp_mod_pid_only.srcs/sources_1/bd/pid_vco_amp_mod_pid_only_wrapper/ip/pid_vco_amp_mod_pid_only_wrapper_pid2_setpoint_0/pid_vco_amp_mod_pid_only_wrapper_pid2_setpoint_0.dcp' for cell 'pid2_setpoint'
INFO: [Project 1-454] Reading design checkpoint '/home/bma/git/fpga_design/redpitaya/pid_vco_amp_mod_pid_only/pid_vco_amp_mod_pid_only.srcs/sources_1/bd/pid_vco_amp_mod_pid_only_wrapper/ip/pid_vco_amp_mod_pid_only_wrapper_pid2_sign_0/pid_vco_amp_mod_pid_only_wrapper_pid2_sign_0.dcp' for cell 'pid2_sign'
INFO: [Project 1-454] Reading design checkpoint '/home/bma/git/fpga_design/redpitaya/pid_vco_amp_mod_pid_only/pid_vco_amp_mod_pid_only.srcs/sources_1/bd/pid_vco_amp_mod_pid_only_wrapper/ip/pid_vco_amp_mod_pid_only_wrapper_pid2_1/pid_vco_amp_mod_pid_only_wrapper_pid2_1.dcp' for cell 'pid3'
INFO: [Project 1-454] Reading design checkpoint '/home/bma/git/fpga_design/redpitaya/pid_vco_amp_mod_pid_only/pid_vco_amp_mod_pid_only.srcs/sources_1/bd/pid_vco_amp_mod_pid_only_wrapper/ip/pid_vco_amp_mod_pid_only_wrapper_pid2_kd_1/pid_vco_amp_mod_pid_only_wrapper_pid2_kd_1.dcp' for cell 'pid3_kd'
INFO: [Project 1-454] Reading design checkpoint '/home/bma/git/fpga_design/redpitaya/pid_vco_amp_mod_pid_only/pid_vco_amp_mod_pid_only.srcs/sources_1/bd/pid_vco_amp_mod_pid_only_wrapper/ip/pid_vco_amp_mod_pid_only_wrapper_pid2_ki_1/pid_vco_amp_mod_pid_only_wrapper_pid2_ki_1.dcp' for cell 'pid3_ki'
INFO: [Project 1-454] Reading design checkpoint '/home/bma/git/fpga_design/redpitaya/pid_vco_amp_mod_pid_only/pid_vco_amp_mod_pid_only.srcs/sources_1/bd/pid_vco_amp_mod_pid_only_wrapper/ip/pid_vco_amp_mod_pid_only_wrapper_pid2_kp_1/pid_vco_amp_mod_pid_only_wrapper_pid2_kp_1.dcp' for cell 'pid3_kp'
INFO: [Project 1-454] Reading design checkpoint '/home/bma/git/fpga_design/redpitaya/pid_vco_amp_mod_pid_only/pid_vco_amp_mod_pid_only.srcs/sources_1/bd/pid_vco_amp_mod_pid_only_wrapper/ip/pid_vco_amp_mod_pid_only_wrapper_pid2_rst_int_1/pid_vco_amp_mod_pid_only_wrapper_pid2_rst_int_1.dcp' for cell 'pid3_rst_int'
INFO: [Project 1-454] Reading design checkpoint '/home/bma/git/fpga_design/redpitaya/pid_vco_amp_mod_pid_only/pid_vco_amp_mod_pid_only.srcs/sources_1/bd/pid_vco_amp_mod_pid_only_wrapper/ip/pid_vco_amp_mod_pid_only_wrapper_pid2_setpoint_1/pid_vco_amp_mod_pid_only_wrapper_pid2_setpoint_1.dcp' for cell 'pid3_setpoint'
INFO: [Project 1-454] Reading design checkpoint '/home/bma/git/fpga_design/redpitaya/pid_vco_amp_mod_pid_only/pid_vco_amp_mod_pid_only.srcs/sources_1/bd/pid_vco_amp_mod_pid_only_wrapper/ip/pid_vco_amp_mod_pid_only_wrapper_pid2_sign_1/pid_vco_amp_mod_pid_only_wrapper_pid2_sign_1.dcp' for cell 'pid3_sign'
INFO: [Project 1-454] Reading design checkpoint '/home/bma/git/fpga_design/redpitaya/pid_vco_amp_mod_pid_only/pid_vco_amp_mod_pid_only.srcs/sources_1/bd/pid_vco_amp_mod_pid_only_wrapper/ip/pid_vco_amp_mod_pid_only_wrapper_proc_sys_reset_0_0/pid_vco_amp_mod_pid_only_wrapper_proc_sys_reset_0_0.dcp' for cell 'proc_sys_reset_0'
INFO: [Project 1-454] Reading design checkpoint '/home/bma/git/fpga_design/redpitaya/pid_vco_amp_mod_pid_only/pid_vco_amp_mod_pid_only.srcs/sources_1/bd/pid_vco_amp_mod_pid_only_wrapper/ip/pid_vco_amp_mod_pid_only_wrapper_processing_system7_0_0/pid_vco_amp_mod_pid_only_wrapper_processing_system7_0_0.dcp' for cell 'processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint '/home/bma/git/fpga_design/redpitaya/pid_vco_amp_mod_pid_only/pid_vco_amp_mod_pid_only.srcs/sources_1/bd/pid_vco_amp_mod_pid_only_wrapper/ip/pid_vco_amp_mod_pid_only_wrapper_redpitaya_adc_dac_clk_0_0/pid_vco_amp_mod_pid_only_wrapper_redpitaya_adc_dac_clk_0_0.dcp' for cell 'redpitaya_adc_dac_clk_0'
INFO: [Project 1-454] Reading design checkpoint '/home/bma/git/fpga_design/redpitaya/pid_vco_amp_mod_pid_only/pid_vco_amp_mod_pid_only.srcs/sources_1/bd/pid_vco_amp_mod_pid_only_wrapper/ip/pid_vco_amp_mod_pid_only_wrapper_switchComplex_0_0/pid_vco_amp_mod_pid_only_wrapper_switchComplex_0_0.dcp' for cell 'switchComplex_0'
INFO: [Project 1-454] Reading design checkpoint '/home/bma/git/fpga_design/redpitaya/pid_vco_amp_mod_pid_only/pid_vco_amp_mod_pid_only.srcs/sources_1/bd/pid_vco_amp_mod_pid_only_wrapper/ip/pid_vco_amp_mod_pid_only_wrapper_twoInMult_dds1_ampl_0/pid_vco_amp_mod_pid_only_wrapper_twoInMult_dds1_ampl_0.dcp' for cell 'twoInMult_dds1_ampl'
INFO: [Project 1-454] Reading design checkpoint '/home/bma/git/fpga_design/redpitaya/pid_vco_amp_mod_pid_only/pid_vco_amp_mod_pid_only.srcs/sources_1/bd/pid_vco_amp_mod_pid_only_wrapper/ip/pid_vco_amp_mod_pid_only_wrapper_twoInMult_dds1_range_0/pid_vco_amp_mod_pid_only_wrapper_twoInMult_dds1_range_0.dcp' for cell 'twoInMult_dds1_range'
INFO: [Project 1-454] Reading design checkpoint '/home/bma/git/fpga_design/redpitaya/pid_vco_amp_mod_pid_only/pid_vco_amp_mod_pid_only.srcs/sources_1/bd/pid_vco_amp_mod_pid_only_wrapper/ip/pid_vco_amp_mod_pid_only_wrapper_twoInMult_mod_out_pid2_1/pid_vco_amp_mod_pid_only_wrapper_twoInMult_mod_out_pid2_1.dcp' for cell 'twoInMult_mod_amp_dds'
INFO: [Project 1-454] Reading design checkpoint '/home/bma/git/fpga_design/redpitaya/pid_vco_amp_mod_pid_only/pid_vco_amp_mod_pid_only.srcs/sources_1/bd/pid_vco_amp_mod_pid_only_wrapper/ip/pid_vco_amp_mod_pid_only_wrapper_twoInMult_mod_input_0_0/pid_vco_amp_mod_pid_only_wrapper_twoInMult_mod_input_0_0.dcp' for cell 'twoInMult_mod_input_0'
INFO: [Project 1-454] Reading design checkpoint '/home/bma/git/fpga_design/redpitaya/pid_vco_amp_mod_pid_only/pid_vco_amp_mod_pid_only.srcs/sources_1/bd/pid_vco_amp_mod_pid_only_wrapper/ip/pid_vco_amp_mod_pid_only_wrapper_twoInMult_mod_out_pid2_0/pid_vco_amp_mod_pid_only_wrapper_twoInMult_mod_out_pid2_0.dcp' for cell 'twoInMult_mod_out_pid2'
INFO: [Project 1-454] Reading design checkpoint '/home/bma/git/fpga_design/redpitaya/pid_vco_amp_mod_pid_only/pid_vco_amp_mod_pid_only.srcs/sources_1/bd/pid_vco_amp_mod_pid_only_wrapper/ip/pid_vco_amp_mod_pid_only_wrapper_xlconstant_0_0/pid_vco_amp_mod_pid_only_wrapper_xlconstant_0_0.dcp' for cell 'xlconstant_0'
INFO: [Project 1-454] Reading design checkpoint '/home/bma/git/fpga_design/redpitaya/pid_vco_amp_mod_pid_only/pid_vco_amp_mod_pid_only.srcs/sources_1/bd/pid_vco_amp_mod_pid_only_wrapper/ip/pid_vco_amp_mod_pid_only_wrapper_xlconstant_1_0/pid_vco_amp_mod_pid_only_wrapper_xlconstant_1_0.dcp' for cell 'xlconstant_1'
INFO: [Project 1-454] Reading design checkpoint '/home/bma/git/fpga_design/redpitaya/pid_vco_amp_mod_pid_only/pid_vco_amp_mod_pid_only.srcs/sources_1/bd/pid_vco_amp_mod_pid_only_wrapper/ip/pid_vco_amp_mod_pid_only_wrapper_xlslice_dds1_0/pid_vco_amp_mod_pid_only_wrapper_xlslice_dds1_0.dcp' for cell 'xlslice_dds1'
INFO: [Project 1-454] Reading design checkpoint '/home/bma/git/fpga_design/redpitaya/pid_vco_amp_mod_pid_only/pid_vco_amp_mod_pid_only.srcs/sources_1/bd/pid_vco_amp_mod_pid_only_wrapper/ip/pid_vco_amp_mod_pid_only_wrapper_xlslice_dds1_1/pid_vco_amp_mod_pid_only_wrapper_xlslice_dds1_1.dcp' for cell 'xlslice_dds_ampl_mod'
INFO: [Project 1-454] Reading design checkpoint '/home/bma/git/fpga_design/redpitaya/pid_vco_amp_mod_pid_only/pid_vco_amp_mod_pid_only.srcs/sources_1/bd/pid_vco_amp_mod_pid_only_wrapper/ip/pid_vco_amp_mod_pid_only_wrapper_xlslice_mod_out_pid2_1_1/pid_vco_amp_mod_pid_only_wrapper_xlslice_mod_out_pid2_1_1.dcp' for cell 'xlslice_mod_amp_dds'
INFO: [Project 1-454] Reading design checkpoint '/home/bma/git/fpga_design/redpitaya/pid_vco_amp_mod_pid_only/pid_vco_amp_mod_pid_only.srcs/sources_1/bd/pid_vco_amp_mod_pid_only_wrapper/ip/pid_vco_amp_mod_pid_only_wrapper_xlslice_mod_input_0_0/pid_vco_amp_mod_pid_only_wrapper_xlslice_mod_input_0_0.dcp' for cell 'xlslice_mod_input_0'
INFO: [Project 1-454] Reading design checkpoint '/home/bma/git/fpga_design/redpitaya/pid_vco_amp_mod_pid_only/pid_vco_amp_mod_pid_only.srcs/sources_1/bd/pid_vco_amp_mod_pid_only_wrapper/ip/pid_vco_amp_mod_pid_only_wrapper_xlslice_mod_input_1_0/pid_vco_amp_mod_pid_only_wrapper_xlslice_mod_input_1_0.dcp' for cell 'xlslice_mod_input_1'
INFO: [Project 1-454] Reading design checkpoint '/home/bma/git/fpga_design/redpitaya/pid_vco_amp_mod_pid_only/pid_vco_amp_mod_pid_only.srcs/sources_1/bd/pid_vco_amp_mod_pid_only_wrapper/ip/pid_vco_amp_mod_pid_only_wrapper_xlslice_mod_out_pid2_0_0/pid_vco_amp_mod_pid_only_wrapper_xlslice_mod_out_pid2_0_0.dcp' for cell 'xlslice_mod_out_pid2_0'
INFO: [Project 1-454] Reading design checkpoint '/home/bma/git/fpga_design/redpitaya/pid_vco_amp_mod_pid_only/pid_vco_amp_mod_pid_only.srcs/sources_1/bd/pid_vco_amp_mod_pid_only_wrapper/ip/pid_vco_amp_mod_pid_only_wrapper_xlslice_mod_out_pid2_1_0/pid_vco_amp_mod_pid_only_wrapper_xlslice_mod_out_pid2_1_0.dcp' for cell 'xlslice_mod_out_pid2_1'
INFO: [Project 1-454] Reading design checkpoint '/home/bma/git/fpga_design/redpitaya/pid_vco_amp_mod_pid_only/pid_vco_amp_mod_pid_only.srcs/sources_1/bd/pid_vco_amp_mod_pid_only_wrapper/ip/pid_vco_amp_mod_pid_only_wrapper_tier2_xbar_0_0/pid_vco_amp_mod_pid_only_wrapper_tier2_xbar_0_0.dcp' for cell 'axi_interconnect_0/tier2_xbar_0'
INFO: [Project 1-454] Reading design checkpoint '/home/bma/git/fpga_design/redpitaya/pid_vco_amp_mod_pid_only/pid_vco_amp_mod_pid_only.srcs/sources_1/bd/pid_vco_amp_mod_pid_only_wrapper/ip/pid_vco_amp_mod_pid_only_wrapper_tier2_xbar_1_0/pid_vco_amp_mod_pid_only_wrapper_tier2_xbar_1_0.dcp' for cell 'axi_interconnect_0/tier2_xbar_1'
INFO: [Project 1-454] Reading design checkpoint '/home/bma/git/fpga_design/redpitaya/pid_vco_amp_mod_pid_only/pid_vco_amp_mod_pid_only.srcs/sources_1/bd/pid_vco_amp_mod_pid_only_wrapper/ip/pid_vco_amp_mod_pid_only_wrapper_tier2_xbar_2_0/pid_vco_amp_mod_pid_only_wrapper_tier2_xbar_2_0.dcp' for cell 'axi_interconnect_0/tier2_xbar_2'
INFO: [Project 1-454] Reading design checkpoint '/home/bma/git/fpga_design/redpitaya/pid_vco_amp_mod_pid_only/pid_vco_amp_mod_pid_only.srcs/sources_1/bd/pid_vco_amp_mod_pid_only_wrapper/ip/pid_vco_amp_mod_pid_only_wrapper_tier2_xbar_3_0/pid_vco_amp_mod_pid_only_wrapper_tier2_xbar_3_0.dcp' for cell 'axi_interconnect_0/tier2_xbar_3'
INFO: [Project 1-454] Reading design checkpoint '/home/bma/git/fpga_design/redpitaya/pid_vco_amp_mod_pid_only/pid_vco_amp_mod_pid_only.srcs/sources_1/bd/pid_vco_amp_mod_pid_only_wrapper/ip/pid_vco_amp_mod_pid_only_wrapper_tier2_xbar_4_0/pid_vco_amp_mod_pid_only_wrapper_tier2_xbar_4_0.dcp' for cell 'axi_interconnect_0/tier2_xbar_4'
INFO: [Project 1-454] Reading design checkpoint '/home/bma/git/fpga_design/redpitaya/pid_vco_amp_mod_pid_only/pid_vco_amp_mod_pid_only.srcs/sources_1/bd/pid_vco_amp_mod_pid_only_wrapper/ip/pid_vco_amp_mod_pid_only_wrapper_xbar_0/pid_vco_amp_mod_pid_only_wrapper_xbar_0.dcp' for cell 'axi_interconnect_0/xbar'
INFO: [Project 1-454] Reading design checkpoint '/home/bma/git/fpga_design/redpitaya/pid_vco_amp_mod_pid_only/pid_vco_amp_mod_pid_only.srcs/sources_1/bd/pid_vco_amp_mod_pid_only_wrapper/ip/pid_vco_amp_mod_pid_only_wrapper_auto_pc_0/pid_vco_amp_mod_pid_only_wrapper_auto_pc_0.dcp' for cell 'axi_interconnect_0/s00_couplers/auto_pc'
INFO: [Netlist 29-17] Analyzing 249 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2016.4
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/bma/git/fpga_design/redpitaya/pid_vco_amp_mod_pid_only/pid_vco_amp_mod_pid_only.srcs/sources_1/bd/pid_vco_amp_mod_pid_only_wrapper/ip/pid_vco_amp_mod_pid_only_wrapper_adc1_offset_0/add_const_ooc.xdc] for cell 'adc1_offset/U0'
Finished Parsing XDC File [/home/bma/git/fpga_design/redpitaya/pid_vco_amp_mod_pid_only/pid_vco_amp_mod_pid_only.srcs/sources_1/bd/pid_vco_amp_mod_pid_only_wrapper/ip/pid_vco_amp_mod_pid_only_wrapper_adc1_offset_0/add_const_ooc.xdc] for cell 'adc1_offset/U0'
Parsing XDC File [/home/bma/git/fpga_design/redpitaya/pid_vco_amp_mod_pid_only/pid_vco_amp_mod_pid_only.srcs/sources_1/bd/pid_vco_amp_mod_pid_only_wrapper/ip/pid_vco_amp_mod_pid_only_wrapper_dds1_ampl_0/add_const_ooc.xdc] for cell 'dds1_ampl/U0'
Finished Parsing XDC File [/home/bma/git/fpga_design/redpitaya/pid_vco_amp_mod_pid_only/pid_vco_amp_mod_pid_only.srcs/sources_1/bd/pid_vco_amp_mod_pid_only_wrapper/ip/pid_vco_amp_mod_pid_only_wrapper_dds1_ampl_0/add_const_ooc.xdc] for cell 'dds1_ampl/U0'
Parsing XDC File [/home/bma/git/fpga_design/redpitaya/pid_vco_amp_mod_pid_only/pid_vco_amp_mod_pid_only.srcs/sources_1/bd/pid_vco_amp_mod_pid_only_wrapper/ip/pid_vco_amp_mod_pid_only_wrapper_dds1_f0_0/add_const_ooc.xdc] for cell 'dds1_f0/U0'
Finished Parsing XDC File [/home/bma/git/fpga_design/redpitaya/pid_vco_amp_mod_pid_only/pid_vco_amp_mod_pid_only.srcs/sources_1/bd/pid_vco_amp_mod_pid_only_wrapper/ip/pid_vco_amp_mod_pid_only_wrapper_dds1_f0_0/add_const_ooc.xdc] for cell 'dds1_f0/U0'
Parsing XDC File [/home/bma/git/fpga_design/redpitaya/pid_vco_amp_mod_pid_only/pid_vco_amp_mod_pid_only.srcs/sources_1/bd/pid_vco_amp_mod_pid_only_wrapper/ip/pid_vco_amp_mod_pid_only_wrapper_dds1_nco_0/nco_counter_ooc.xdc] for cell 'dds1_nco/U0'
WARNING: [Vivado 12-508] No pins matched 'nco_inst1/cpt_off2_s_reg[*]/D'. [/home/bma/git/fpga_design/redpitaya/pid_vco_amp_mod_pid_only/pid_vco_amp_mod_pid_only.srcs/sources_1/bd/pid_vco_amp_mod_pid_only_wrapper/ip/pid_vco_amp_mod_pid_only_wrapper_dds1_nco_0/nco_counter_ooc.xdc:5]
CRITICAL WARNING: [Vivado 12-4739] set_false_path:No valid object(s) found for '-to [get_pins {nco_inst1/cpt_off2_s_reg[*]/D}]'. [/home/bma/git/fpga_design/redpitaya/pid_vco_amp_mod_pid_only/pid_vco_amp_mod_pid_only.srcs/sources_1/bd/pid_vco_amp_mod_pid_only_wrapper/ip/pid_vco_amp_mod_pid_only_wrapper_dds1_nco_0/nco_counter_ooc.xdc:5]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
Finished Parsing XDC File [/home/bma/git/fpga_design/redpitaya/pid_vco_amp_mod_pid_only/pid_vco_amp_mod_pid_only.srcs/sources_1/bd/pid_vco_amp_mod_pid_only_wrapper/ip/pid_vco_amp_mod_pid_only_wrapper_dds1_nco_0/nco_counter_ooc.xdc] for cell 'dds1_nco/U0'
Parsing XDC File [/home/bma/git/fpga_design/redpitaya/pid_vco_amp_mod_pid_only/pid_vco_amp_mod_pid_only.srcs/sources_1/bd/pid_vco_amp_mod_pid_only_wrapper/ip/pid_vco_amp_mod_pid_only_wrapper_dds1_offset_0/add_const_ooc.xdc] for cell 'dds1_offset/U0'
Finished Parsing XDC File [/home/bma/git/fpga_design/redpitaya/pid_vco_amp_mod_pid_only/pid_vco_amp_mod_pid_only.srcs/sources_1/bd/pid_vco_amp_mod_pid_only_wrapper/ip/pid_vco_amp_mod_pid_only_wrapper_dds1_offset_0/add_const_ooc.xdc] for cell 'dds1_offset/U0'
Parsing XDC File [/home/bma/git/fpga_design/redpitaya/pid_vco_amp_mod_pid_only/pid_vco_amp_mod_pid_only.srcs/sources_1/bd/pid_vco_amp_mod_pid_only_wrapper/ip/pid_vco_amp_mod_pid_only_wrapper_dds1_range_0/add_const_ooc.xdc] for cell 'dds1_range/U0'
Finished Parsing XDC File [/home/bma/git/fpga_design/redpitaya/pid_vco_amp_mod_pid_only/pid_vco_amp_mod_pid_only.srcs/sources_1/bd/pid_vco_amp_mod_pid_only_wrapper/ip/pid_vco_amp_mod_pid_only_wrapper_dds1_range_0/add_const_ooc.xdc] for cell 'dds1_range/U0'
Parsing XDC File [/home/bma/git/fpga_design/redpitaya/pid_vco_amp_mod_pid_only/pid_vco_amp_mod_pid_only.srcs/sources_1/bd/pid_vco_amp_mod_pid_only_wrapper/ip/pid_vco_amp_mod_pid_only_wrapper_mod_input_ampl_0/add_const_ooc.xdc] for cell 'mod_input_ampl/U0'
Finished Parsing XDC File [/home/bma/git/fpga_design/redpitaya/pid_vco_amp_mod_pid_only/pid_vco_amp_mod_pid_only.srcs/sources_1/bd/pid_vco_amp_mod_pid_only_wrapper/ip/pid_vco_amp_mod_pid_only_wrapper_mod_input_ampl_0/add_const_ooc.xdc] for cell 'mod_input_ampl/U0'
Parsing XDC File [/home/bma/git/fpga_design/redpitaya/pid_vco_amp_mod_pid_only/pid_vco_amp_mod_pid_only.srcs/sources_1/bd/pid_vco_amp_mod_pid_only_wrapper/ip/pid_vco_amp_mod_pid_only_wrapper_mod_input_nco_0/nco_counter_ooc.xdc] for cell 'mod_input_nco/U0'
WARNING: [Vivado 12-508] No pins matched 'nco_inst1/cpt_off2_s_reg[*]/D'. [/home/bma/git/fpga_design/redpitaya/pid_vco_amp_mod_pid_only/pid_vco_amp_mod_pid_only.srcs/sources_1/bd/pid_vco_amp_mod_pid_only_wrapper/ip/pid_vco_amp_mod_pid_only_wrapper_mod_input_nco_0/nco_counter_ooc.xdc:5]
CRITICAL WARNING: [Vivado 12-4739] set_false_path:No valid object(s) found for '-to [get_pins {nco_inst1/cpt_off2_s_reg[*]/D}]'. [/home/bma/git/fpga_design/redpitaya/pid_vco_amp_mod_pid_only/pid_vco_amp_mod_pid_only.srcs/sources_1/bd/pid_vco_amp_mod_pid_only_wrapper/ip/pid_vco_amp_mod_pid_only_wrapper_mod_input_nco_0/nco_counter_ooc.xdc:5]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
Finished Parsing XDC File [/home/bma/git/fpga_design/redpitaya/pid_vco_amp_mod_pid_only/pid_vco_amp_mod_pid_only.srcs/sources_1/bd/pid_vco_amp_mod_pid_only_wrapper/ip/pid_vco_amp_mod_pid_only_wrapper_mod_input_nco_0/nco_counter_ooc.xdc] for cell 'mod_input_nco/U0'
Parsing XDC File [/home/bma/git/fpga_design/redpitaya/pid_vco_amp_mod_pid_only/pid_vco_amp_mod_pid_only.srcs/sources_1/bd/pid_vco_amp_mod_pid_only_wrapper/ip/pid_vco_amp_mod_pid_only_wrapper_mod_out_pid2_ampl_0/add_const_ooc.xdc] for cell 'mod_out_pid2_ampl/U0'
Finished Parsing XDC File [/home/bma/git/fpga_design/redpitaya/pid_vco_amp_mod_pid_only/pid_vco_amp_mod_pid_only.srcs/sources_1/bd/pid_vco_amp_mod_pid_only_wrapper/ip/pid_vco_amp_mod_pid_only_wrapper_mod_out_pid2_ampl_0/add_const_ooc.xdc] for cell 'mod_out_pid2_ampl/U0'
Parsing XDC File [/home/bma/git/fpga_design/redpitaya/pid_vco_amp_mod_pid_only/pid_vco_amp_mod_pid_only.srcs/sources_1/bd/pid_vco_amp_mod_pid_only_wrapper/ip/pid_vco_amp_mod_pid_only_wrapper_mod_out_pid2_nco_0/nco_counter_ooc.xdc] for cell 'mod_out_pid2_nco/U0'
WARNING: [Vivado 12-508] No pins matched 'nco_inst1/cpt_off2_s_reg[*]/D'. [/home/bma/git/fpga_design/redpitaya/pid_vco_amp_mod_pid_only/pid_vco_amp_mod_pid_only.srcs/sources_1/bd/pid_vco_amp_mod_pid_only_wrapper/ip/pid_vco_amp_mod_pid_only_wrapper_mod_out_pid2_nco_0/nco_counter_ooc.xdc:5]
CRITICAL WARNING: [Vivado 12-4739] set_false_path:No valid object(s) found for '-to [get_pins {nco_inst1/cpt_off2_s_reg[*]/D}]'. [/home/bma/git/fpga_design/redpitaya/pid_vco_amp_mod_pid_only/pid_vco_amp_mod_pid_only.srcs/sources_1/bd/pid_vco_amp_mod_pid_only_wrapper/ip/pid_vco_amp_mod_pid_only_wrapper_mod_out_pid2_nco_0/nco_counter_ooc.xdc:5]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
Finished Parsing XDC File [/home/bma/git/fpga_design/redpitaya/pid_vco_amp_mod_pid_only/pid_vco_amp_mod_pid_only.srcs/sources_1/bd/pid_vco_amp_mod_pid_only_wrapper/ip/pid_vco_amp_mod_pid_only_wrapper_mod_out_pid2_nco_0/nco_counter_ooc.xdc] for cell 'mod_out_pid2_nco/U0'
Parsing XDC File [/home/bma/git/fpga_design/redpitaya/pid_vco_amp_mod_pid_only/pid_vco_amp_mod_pid_only.srcs/sources_1/bd/pid_vco_amp_mod_pid_only_wrapper/ip/pid_vco_amp_mod_pid_only_wrapper_pid1_kd_0/add_const_ooc.xdc] for cell 'pid1_kd/U0'
Finished Parsing XDC File [/home/bma/git/fpga_design/redpitaya/pid_vco_amp_mod_pid_only/pid_vco_amp_mod_pid_only.srcs/sources_1/bd/pid_vco_amp_mod_pid_only_wrapper/ip/pid_vco_amp_mod_pid_only_wrapper_pid1_kd_0/add_const_ooc.xdc] for cell 'pid1_kd/U0'
Parsing XDC File [/home/bma/git/fpga_design/redpitaya/pid_vco_amp_mod_pid_only/pid_vco_amp_mod_pid_only.srcs/sources_1/bd/pid_vco_amp_mod_pid_only_wrapper/ip/pid_vco_amp_mod_pid_only_wrapper_pid1_ki_0/add_const_ooc.xdc] for cell 'pid1_ki/U0'
Finished Parsing XDC File [/home/bma/git/fpga_design/redpitaya/pid_vco_amp_mod_pid_only/pid_vco_amp_mod_pid_only.srcs/sources_1/bd/pid_vco_amp_mod_pid_only_wrapper/ip/pid_vco_amp_mod_pid_only_wrapper_pid1_ki_0/add_const_ooc.xdc] for cell 'pid1_ki/U0'
Parsing XDC File [/home/bma/git/fpga_design/redpitaya/pid_vco_amp_mod_pid_only/pid_vco_amp_mod_pid_only.srcs/sources_1/bd/pid_vco_amp_mod_pid_only_wrapper/ip/pid_vco_amp_mod_pid_only_wrapper_pid1_kp_0/add_const_ooc.xdc] for cell 'pid1_kp/U0'
Finished Parsing XDC File [/home/bma/git/fpga_design/redpitaya/pid_vco_amp_mod_pid_only/pid_vco_amp_mod_pid_only.srcs/sources_1/bd/pid_vco_amp_mod_pid_only_wrapper/ip/pid_vco_amp_mod_pid_only_wrapper_pid1_kp_0/add_const_ooc.xdc] for cell 'pid1_kp/U0'
Parsing XDC File [/home/bma/git/fpga_design/redpitaya/pid_vco_amp_mod_pid_only/pid_vco_amp_mod_pid_only.srcs/sources_1/bd/pid_vco_amp_mod_pid_only_wrapper/ip/pid_vco_amp_mod_pid_only_wrapper_pid1_rst_int_0/add_const_ooc.xdc] for cell 'pid1_rst_int/U0'
Finished Parsing XDC File [/home/bma/git/fpga_design/redpitaya/pid_vco_amp_mod_pid_only/pid_vco_amp_mod_pid_only.srcs/sources_1/bd/pid_vco_amp_mod_pid_only_wrapper/ip/pid_vco_amp_mod_pid_only_wrapper_pid1_rst_int_0/add_const_ooc.xdc] for cell 'pid1_rst_int/U0'
Parsing XDC File [/home/bma/git/fpga_design/redpitaya/pid_vco_amp_mod_pid_only/pid_vco_amp_mod_pid_only.srcs/sources_1/bd/pid_vco_amp_mod_pid_only_wrapper/ip/pid_vco_amp_mod_pid_only_wrapper_pid1_setpoint_0/add_const_ooc.xdc] for cell 'pid1_setpoint/U0'
Finished Parsing XDC File [/home/bma/git/fpga_design/redpitaya/pid_vco_amp_mod_pid_only/pid_vco_amp_mod_pid_only.srcs/sources_1/bd/pid_vco_amp_mod_pid_only_wrapper/ip/pid_vco_amp_mod_pid_only_wrapper_pid1_setpoint_0/add_const_ooc.xdc] for cell 'pid1_setpoint/U0'
Parsing XDC File [/home/bma/git/fpga_design/redpitaya/pid_vco_amp_mod_pid_only/pid_vco_amp_mod_pid_only.srcs/sources_1/bd/pid_vco_amp_mod_pid_only_wrapper/ip/pid_vco_amp_mod_pid_only_wrapper_pid1_sign_0/add_const_ooc.xdc] for cell 'pid1_sign/U0'
Finished Parsing XDC File [/home/bma/git/fpga_design/redpitaya/pid_vco_amp_mod_pid_only/pid_vco_amp_mod_pid_only.srcs/sources_1/bd/pid_vco_amp_mod_pid_only_wrapper/ip/pid_vco_amp_mod_pid_only_wrapper_pid1_sign_0/add_const_ooc.xdc] for cell 'pid1_sign/U0'
Parsing XDC File [/home/bma/git/fpga_design/redpitaya/pid_vco_amp_mod_pid_only/pid_vco_amp_mod_pid_only.srcs/sources_1/bd/pid_vco_amp_mod_pid_only_wrapper/ip/pid_vco_amp_mod_pid_only_wrapper_pid2_kd_0/add_const_ooc.xdc] for cell 'pid2_kd/U0'
Finished Parsing XDC File [/home/bma/git/fpga_design/redpitaya/pid_vco_amp_mod_pid_only/pid_vco_amp_mod_pid_only.srcs/sources_1/bd/pid_vco_amp_mod_pid_only_wrapper/ip/pid_vco_amp_mod_pid_only_wrapper_pid2_kd_0/add_const_ooc.xdc] for cell 'pid2_kd/U0'
Parsing XDC File [/home/bma/git/fpga_design/redpitaya/pid_vco_amp_mod_pid_only/pid_vco_amp_mod_pid_only.srcs/sources_1/bd/pid_vco_amp_mod_pid_only_wrapper/ip/pid_vco_amp_mod_pid_only_wrapper_pid2_ki_0/add_const_ooc.xdc] for cell 'pid2_ki/U0'
Finished Parsing XDC File [/home/bma/git/fpga_design/redpitaya/pid_vco_amp_mod_pid_only/pid_vco_amp_mod_pid_only.srcs/sources_1/bd/pid_vco_amp_mod_pid_only_wrapper/ip/pid_vco_amp_mod_pid_only_wrapper_pid2_ki_0/add_const_ooc.xdc] for cell 'pid2_ki/U0'
Parsing XDC File [/home/bma/git/fpga_design/redpitaya/pid_vco_amp_mod_pid_only/pid_vco_amp_mod_pid_only.srcs/sources_1/bd/pid_vco_amp_mod_pid_only_wrapper/ip/pid_vco_amp_mod_pid_only_wrapper_pid2_kp_0/add_const_ooc.xdc] for cell 'pid2_kp/U0'
Finished Parsing XDC File [/home/bma/git/fpga_design/redpitaya/pid_vco_amp_mod_pid_only/pid_vco_amp_mod_pid_only.srcs/sources_1/bd/pid_vco_amp_mod_pid_only_wrapper/ip/pid_vco_amp_mod_pid_only_wrapper_pid2_kp_0/add_const_ooc.xdc] for cell 'pid2_kp/U0'
Parsing XDC File [/home/bma/git/fpga_design/redpitaya/pid_vco_amp_mod_pid_only/pid_vco_amp_mod_pid_only.srcs/sources_1/bd/pid_vco_amp_mod_pid_only_wrapper/ip/pid_vco_amp_mod_pid_only_wrapper_pid2_offset_0/add_const_ooc.xdc] for cell 'pid2_offset/U0'
Finished Parsing XDC File [/home/bma/git/fpga_design/redpitaya/pid_vco_amp_mod_pid_only/pid_vco_amp_mod_pid_only.srcs/sources_1/bd/pid_vco_amp_mod_pid_only_wrapper/ip/pid_vco_amp_mod_pid_only_wrapper_pid2_offset_0/add_const_ooc.xdc] for cell 'pid2_offset/U0'
Parsing XDC File [/home/bma/git/fpga_design/redpitaya/pid_vco_amp_mod_pid_only/pid_vco_amp_mod_pid_only.srcs/sources_1/bd/pid_vco_amp_mod_pid_only_wrapper/ip/pid_vco_amp_mod_pid_only_wrapper_pid2_rst_int_0/add_const_ooc.xdc] for cell 'pid2_rst_int/U0'
Finished Parsing XDC File [/home/bma/git/fpga_design/redpitaya/pid_vco_amp_mod_pid_only/pid_vco_amp_mod_pid_only.srcs/sources_1/bd/pid_vco_amp_mod_pid_only_wrapper/ip/pid_vco_amp_mod_pid_only_wrapper_pid2_rst_int_0/add_const_ooc.xdc] for cell 'pid2_rst_int/U0'
Parsing XDC File [/home/bma/git/fpga_design/redpitaya/pid_vco_amp_mod_pid_only/pid_vco_amp_mod_pid_only.srcs/sources_1/bd/pid_vco_amp_mod_pid_only_wrapper/ip/pid_vco_amp_mod_pid_only_wrapper_pid2_setpoint_0/add_const_ooc.xdc] for cell 'pid2_setpoint/U0'
Finished Parsing XDC File [/home/bma/git/fpga_design/redpitaya/pid_vco_amp_mod_pid_only/pid_vco_amp_mod_pid_only.srcs/sources_1/bd/pid_vco_amp_mod_pid_only_wrapper/ip/pid_vco_amp_mod_pid_only_wrapper_pid2_setpoint_0/add_const_ooc.xdc] for cell 'pid2_setpoint/U0'
Parsing XDC File [/home/bma/git/fpga_design/redpitaya/pid_vco_amp_mod_pid_only/pid_vco_amp_mod_pid_only.srcs/sources_1/bd/pid_vco_amp_mod_pid_only_wrapper/ip/pid_vco_amp_mod_pid_only_wrapper_pid2_sign_0/add_const_ooc.xdc] for cell 'pid2_sign/U0'
Finished Parsing XDC File [/home/bma/git/fpga_design/redpitaya/pid_vco_amp_mod_pid_only/pid_vco_amp_mod_pid_only.srcs/sources_1/bd/pid_vco_amp_mod_pid_only_wrapper/ip/pid_vco_amp_mod_pid_only_wrapper_pid2_sign_0/add_const_ooc.xdc] for cell 'pid2_sign/U0'
Parsing XDC File [/home/bma/git/fpga_design/redpitaya/pid_vco_amp_mod_pid_only/pid_vco_amp_mod_pid_only.srcs/sources_1/bd/pid_vco_amp_mod_pid_only_wrapper/ip/pid_vco_amp_mod_pid_only_wrapper_proc_sys_reset_0_0/pid_vco_amp_mod_pid_only_wrapper_proc_sys_reset_0_0_board.xdc] for cell 'proc_sys_reset_0/U0'
Finished Parsing XDC File [/home/bma/git/fpga_design/redpitaya/pid_vco_amp_mod_pid_only/pid_vco_amp_mod_pid_only.srcs/sources_1/bd/pid_vco_amp_mod_pid_only_wrapper/ip/pid_vco_amp_mod_pid_only_wrapper_proc_sys_reset_0_0/pid_vco_amp_mod_pid_only_wrapper_proc_sys_reset_0_0_board.xdc] for cell 'proc_sys_reset_0/U0'
Parsing XDC File [/home/bma/git/fpga_design/redpitaya/pid_vco_amp_mod_pid_only/pid_vco_amp_mod_pid_only.srcs/sources_1/bd/pid_vco_amp_mod_pid_only_wrapper/ip/pid_vco_amp_mod_pid_only_wrapper_proc_sys_reset_0_0/pid_vco_amp_mod_pid_only_wrapper_proc_sys_reset_0_0.xdc] for cell 'proc_sys_reset_0/U0'
Finished Parsing XDC File [/home/bma/git/fpga_design/redpitaya/pid_vco_amp_mod_pid_only/pid_vco_amp_mod_pid_only.srcs/sources_1/bd/pid_vco_amp_mod_pid_only_wrapper/ip/pid_vco_amp_mod_pid_only_wrapper_proc_sys_reset_0_0/pid_vco_amp_mod_pid_only_wrapper_proc_sys_reset_0_0.xdc] for cell 'proc_sys_reset_0/U0'
Parsing XDC File [/home/bma/git/fpga_design/redpitaya/pid_vco_amp_mod_pid_only/pid_vco_amp_mod_pid_only.srcs/sources_1/bd/pid_vco_amp_mod_pid_only_wrapper/ip/pid_vco_amp_mod_pid_only_wrapper_processing_system7_0_0/pid_vco_amp_mod_pid_only_wrapper_processing_system7_0_0.xdc] for cell 'processing_system7_0/inst'
Finished Parsing XDC File [/home/bma/git/fpga_design/redpitaya/pid_vco_amp_mod_pid_only/pid_vco_amp_mod_pid_only.srcs/sources_1/bd/pid_vco_amp_mod_pid_only_wrapper/ip/pid_vco_amp_mod_pid_only_wrapper_processing_system7_0_0/pid_vco_amp_mod_pid_only_wrapper_processing_system7_0_0.xdc] for cell 'processing_system7_0/inst'
Parsing XDC File [/home/bma/git/fpga_design/redpitaya/pid_vco_amp_mod_pid_only/pid_vco_amp_mod_pid_only.srcs/sources_1/bd/pid_vco_amp_mod_pid_only_wrapper/ip/pid_vco_amp_mod_pid_only_wrapper_redpitaya_adc_dac_clk_0_0/adc_dac_clk_ooc.xdc] for cell 'redpitaya_adc_dac_clk_0/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/bma/git/fpga_design/redpitaya/pid_vco_amp_mod_pid_only/pid_vco_amp_mod_pid_only.srcs/sources_1/bd/pid_vco_amp_mod_pid_only_wrapper/ip/pid_vco_amp_mod_pid_only_wrapper_redpitaya_adc_dac_clk_0_0/adc_dac_clk_ooc.xdc:9]
INFO: [Timing 38-2] Deriving generated clocks [/home/bma/git/fpga_design/redpitaya/pid_vco_amp_mod_pid_only/pid_vco_amp_mod_pid_only.srcs/sources_1/bd/pid_vco_amp_mod_pid_only_wrapper/ip/pid_vco_amp_mod_pid_only_wrapper_redpitaya_adc_dac_clk_0_0/adc_dac_clk_ooc.xdc:9]
get_clocks: Time (s): cpu = 00:00:17 ; elapsed = 00:00:16 . Memory (MB): peak = 1841.336 ; gain = 471.508 ; free physical = 942 ; free virtual = 10921
Finished Parsing XDC File [/home/bma/git/fpga_design/redpitaya/pid_vco_amp_mod_pid_only/pid_vco_amp_mod_pid_only.srcs/sources_1/bd/pid_vco_amp_mod_pid_only_wrapper/ip/pid_vco_amp_mod_pid_only_wrapper_redpitaya_adc_dac_clk_0_0/adc_dac_clk_ooc.xdc] for cell 'redpitaya_adc_dac_clk_0/inst'
Parsing XDC File [/home/bma/git/fpga_design/redpitaya/pid_vco_amp_mod_pid_only/pid_vco_amp_mod_pid_only.srcs/sources_1/bd/pid_vco_amp_mod_pid_only_wrapper/ip/pid_vco_amp_mod_pid_only_wrapper_adc1_offset_1/add_const_ooc.xdc] for cell 'adc2_offset/U0'
Finished Parsing XDC File [/home/bma/git/fpga_design/redpitaya/pid_vco_amp_mod_pid_only/pid_vco_amp_mod_pid_only.srcs/sources_1/bd/pid_vco_amp_mod_pid_only_wrapper/ip/pid_vco_amp_mod_pid_only_wrapper_adc1_offset_1/add_const_ooc.xdc] for cell 'adc2_offset/U0'
Parsing XDC File [/home/bma/git/fpga_design/redpitaya/pid_vco_amp_mod_pid_only/pid_vco_amp_mod_pid_only.srcs/sources_1/bd/pid_vco_amp_mod_pid_only_wrapper/ip/pid_vco_amp_mod_pid_only_wrapper_pid2_kp_1/add_const_ooc.xdc] for cell 'pid3_kp/U0'
Finished Parsing XDC File [/home/bma/git/fpga_design/redpitaya/pid_vco_amp_mod_pid_only/pid_vco_amp_mod_pid_only.srcs/sources_1/bd/pid_vco_amp_mod_pid_only_wrapper/ip/pid_vco_amp_mod_pid_only_wrapper_pid2_kp_1/add_const_ooc.xdc] for cell 'pid3_kp/U0'
Parsing XDC File [/home/bma/git/fpga_design/redpitaya/pid_vco_amp_mod_pid_only/pid_vco_amp_mod_pid_only.srcs/sources_1/bd/pid_vco_amp_mod_pid_only_wrapper/ip/pid_vco_amp_mod_pid_only_wrapper_pid2_ki_1/add_const_ooc.xdc] for cell 'pid3_ki/U0'
Finished Parsing XDC File [/home/bma/git/fpga_design/redpitaya/pid_vco_amp_mod_pid_only/pid_vco_amp_mod_pid_only.srcs/sources_1/bd/pid_vco_amp_mod_pid_only_wrapper/ip/pid_vco_amp_mod_pid_only_wrapper_pid2_ki_1/add_const_ooc.xdc] for cell 'pid3_ki/U0'
Parsing XDC File [/home/bma/git/fpga_design/redpitaya/pid_vco_amp_mod_pid_only/pid_vco_amp_mod_pid_only.srcs/sources_1/bd/pid_vco_amp_mod_pid_only_wrapper/ip/pid_vco_amp_mod_pid_only_wrapper_pid2_kd_1/add_const_ooc.xdc] for cell 'pid3_kd/U0'
Finished Parsing XDC File [/home/bma/git/fpga_design/redpitaya/pid_vco_amp_mod_pid_only/pid_vco_amp_mod_pid_only.srcs/sources_1/bd/pid_vco_amp_mod_pid_only_wrapper/ip/pid_vco_amp_mod_pid_only_wrapper_pid2_kd_1/add_const_ooc.xdc] for cell 'pid3_kd/U0'
Parsing XDC File [/home/bma/git/fpga_design/redpitaya/pid_vco_amp_mod_pid_only/pid_vco_amp_mod_pid_only.srcs/sources_1/bd/pid_vco_amp_mod_pid_only_wrapper/ip/pid_vco_amp_mod_pid_only_wrapper_pid2_setpoint_1/add_const_ooc.xdc] for cell 'pid3_setpoint/U0'
Finished Parsing XDC File [/home/bma/git/fpga_design/redpitaya/pid_vco_amp_mod_pid_only/pid_vco_amp_mod_pid_only.srcs/sources_1/bd/pid_vco_amp_mod_pid_only_wrapper/ip/pid_vco_amp_mod_pid_only_wrapper_pid2_setpoint_1/add_const_ooc.xdc] for cell 'pid3_setpoint/U0'
Parsing XDC File [/home/bma/git/fpga_design/redpitaya/pid_vco_amp_mod_pid_only/pid_vco_amp_mod_pid_only.srcs/sources_1/bd/pid_vco_amp_mod_pid_only_wrapper/ip/pid_vco_amp_mod_pid_only_wrapper_pid2_sign_1/add_const_ooc.xdc] for cell 'pid3_sign/U0'
Finished Parsing XDC File [/home/bma/git/fpga_design/redpitaya/pid_vco_amp_mod_pid_only/pid_vco_amp_mod_pid_only.srcs/sources_1/bd/pid_vco_amp_mod_pid_only_wrapper/ip/pid_vco_amp_mod_pid_only_wrapper_pid2_sign_1/add_const_ooc.xdc] for cell 'pid3_sign/U0'
Parsing XDC File [/home/bma/git/fpga_design/redpitaya/pid_vco_amp_mod_pid_only/pid_vco_amp_mod_pid_only.srcs/sources_1/bd/pid_vco_amp_mod_pid_only_wrapper/ip/pid_vco_amp_mod_pid_only_wrapper_pid2_rst_int_1/add_const_ooc.xdc] for cell 'pid3_rst_int/U0'
Finished Parsing XDC File [/home/bma/git/fpga_design/redpitaya/pid_vco_amp_mod_pid_only/pid_vco_amp_mod_pid_only.srcs/sources_1/bd/pid_vco_amp_mod_pid_only_wrapper/ip/pid_vco_amp_mod_pid_only_wrapper_pid2_rst_int_1/add_const_ooc.xdc] for cell 'pid3_rst_int/U0'
Parsing XDC File [/home/bma/git/fpga_design/redpitaya/pid_vco_amp_mod_pid_only/pid_vco_amp_mod_pid_only.srcs/sources_1/bd/pid_vco_amp_mod_pid_only_wrapper/ip/pid_vco_amp_mod_pid_only_wrapper_mod_out_pid2_ampl_1/add_const_ooc.xdc] for cell 'mod_amp_dds_ampl/U0'
Finished Parsing XDC File [/home/bma/git/fpga_design/redpitaya/pid_vco_amp_mod_pid_only/pid_vco_amp_mod_pid_only.srcs/sources_1/bd/pid_vco_amp_mod_pid_only_wrapper/ip/pid_vco_amp_mod_pid_only_wrapper_mod_out_pid2_ampl_1/add_const_ooc.xdc] for cell 'mod_amp_dds_ampl/U0'
Parsing XDC File [/home/bma/git/fpga_design/redpitaya/pid_vco_amp_mod_pid_only/pid_vco_amp_mod_pid_only.srcs/sources_1/bd/pid_vco_amp_mod_pid_only_wrapper/ip/pid_vco_amp_mod_pid_only_wrapper_mod_out_pid2_nco_1/nco_counter_ooc.xdc] for cell 'mod_amp_dds_nco/U0'
WARNING: [Vivado 12-508] No pins matched 'nco_inst1/cpt_off2_s_reg[*]/D'. [/home/bma/git/fpga_design/redpitaya/pid_vco_amp_mod_pid_only/pid_vco_amp_mod_pid_only.srcs/sources_1/bd/pid_vco_amp_mod_pid_only_wrapper/ip/pid_vco_amp_mod_pid_only_wrapper_mod_out_pid2_nco_1/nco_counter_ooc.xdc:5]
CRITICAL WARNING: [Vivado 12-4739] set_false_path:No valid object(s) found for '-to [get_pins {nco_inst1/cpt_off2_s_reg[*]/D}]'. [/home/bma/git/fpga_design/redpitaya/pid_vco_amp_mod_pid_only/pid_vco_amp_mod_pid_only.srcs/sources_1/bd/pid_vco_amp_mod_pid_only_wrapper/ip/pid_vco_amp_mod_pid_only_wrapper_mod_out_pid2_nco_1/nco_counter_ooc.xdc:5]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
Finished Parsing XDC File [/home/bma/git/fpga_design/redpitaya/pid_vco_amp_mod_pid_only/pid_vco_amp_mod_pid_only.srcs/sources_1/bd/pid_vco_amp_mod_pid_only_wrapper/ip/pid_vco_amp_mod_pid_only_wrapper_mod_out_pid2_nco_1/nco_counter_ooc.xdc] for cell 'mod_amp_dds_nco/U0'
Parsing XDC File [/home/bma/git/fpga_design/redpitaya/pid_vco_amp_mod_pid_only/pid_vco_amp_mod_pid_only.srcs/constrs_1/imports/fpga_ip/ad9767/ad9767.xdc]
Finished Parsing XDC File [/home/bma/git/fpga_design/redpitaya/pid_vco_amp_mod_pid_only/pid_vco_amp_mod_pid_only.srcs/constrs_1/imports/fpga_ip/ad9767/ad9767.xdc]
Parsing XDC File [/home/bma/git/fpga_design/redpitaya/pid_vco_amp_mod_pid_only/pid_vco_amp_mod_pid_only.srcs/constrs_1/imports/fpga_ip/ltc2145/ltc2145-redpy.xdc]
Finished Parsing XDC File [/home/bma/git/fpga_design/redpitaya/pid_vco_amp_mod_pid_only/pid_vco_amp_mod_pid_only.srcs/constrs_1/imports/fpga_ip/ltc2145/ltc2145-redpy.xdc]
Parsing XDC File [/home/bma/git/fpga_design/redpitaya/pid_vco_amp_mod_pid_only/pid_vco_amp_mod_pid_only.srcs/constrs_1/imports/fpga_ip/redpitaya_adc_dac_clk/redpitaya_clk_pin.xdc]
Finished Parsing XDC File [/home/bma/git/fpga_design/redpitaya/pid_vco_amp_mod_pid_only/pid_vco_amp_mod_pid_only.srcs/constrs_1/imports/fpga_ip/redpitaya_adc_dac_clk/redpitaya_clk_pin.xdc]
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/bma/git/fpga_design/redpitaya/pid_vco_amp_mod_pid_only/pid_vco_amp_mod_pid_only.srcs/sources_1/bd/pid_vco_amp_mod_pid_only_wrapper/ip/pid_vco_amp_mod_pid_only_wrapper_adc1_offset_0/pid_vco_amp_mod_pid_only_wrapper_adc1_offset_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/bma/git/fpga_design/redpitaya/pid_vco_amp_mod_pid_only/pid_vco_amp_mod_pid_only.srcs/sources_1/bd/pid_vco_amp_mod_pid_only_wrapper/ip/pid_vco_amp_mod_pid_only_wrapper_xbar_0/pid_vco_amp_mod_pid_only_wrapper_xbar_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/bma/git/fpga_design/redpitaya/pid_vco_amp_mod_pid_only/pid_vco_amp_mod_pid_only.srcs/sources_1/bd/pid_vco_amp_mod_pid_only_wrapper/ip/pid_vco_amp_mod_pid_only_wrapper_dds1_ampl_0/pid_vco_amp_mod_pid_only_wrapper_dds1_ampl_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/bma/git/fpga_design/redpitaya/pid_vco_amp_mod_pid_only/pid_vco_amp_mod_pid_only.srcs/sources_1/bd/pid_vco_amp_mod_pid_only_wrapper/ip/pid_vco_amp_mod_pid_only_wrapper_dds1_f0_0/pid_vco_amp_mod_pid_only_wrapper_dds1_f0_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/bma/git/fpga_design/redpitaya/pid_vco_amp_mod_pid_only/pid_vco_amp_mod_pid_only.srcs/sources_1/bd/pid_vco_amp_mod_pid_only_wrapper/ip/pid_vco_amp_mod_pid_only_wrapper_dds1_nco_0/pid_vco_amp_mod_pid_only_wrapper_dds1_nco_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/bma/git/fpga_design/redpitaya/pid_vco_amp_mod_pid_only/pid_vco_amp_mod_pid_only.srcs/sources_1/bd/pid_vco_amp_mod_pid_only_wrapper/ip/pid_vco_amp_mod_pid_only_wrapper_dds1_offset_0/pid_vco_amp_mod_pid_only_wrapper_dds1_offset_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/bma/git/fpga_design/redpitaya/pid_vco_amp_mod_pid_only/pid_vco_amp_mod_pid_only.srcs/sources_1/bd/pid_vco_amp_mod_pid_only_wrapper/ip/pid_vco_amp_mod_pid_only_wrapper_dds1_range_0/pid_vco_amp_mod_pid_only_wrapper_dds1_range_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/bma/git/fpga_design/redpitaya/pid_vco_amp_mod_pid_only/pid_vco_amp_mod_pid_only.srcs/sources_1/bd/pid_vco_amp_mod_pid_only_wrapper/ip/pid_vco_amp_mod_pid_only_wrapper_mod_input_ampl_0/pid_vco_amp_mod_pid_only_wrapper_mod_input_ampl_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/bma/git/fpga_design/redpitaya/pid_vco_amp_mod_pid_only/pid_vco_amp_mod_pid_only.srcs/sources_1/bd/pid_vco_amp_mod_pid_only_wrapper/ip/pid_vco_amp_mod_pid_only_wrapper_mod_input_nco_0/pid_vco_amp_mod_pid_only_wrapper_mod_input_nco_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/bma/git/fpga_design/redpitaya/pid_vco_amp_mod_pid_only/pid_vco_amp_mod_pid_only.srcs/sources_1/bd/pid_vco_amp_mod_pid_only_wrapper/ip/pid_vco_amp_mod_pid_only_wrapper_mod_out_pid2_ampl_0/pid_vco_amp_mod_pid_only_wrapper_mod_out_pid2_ampl_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/bma/git/fpga_design/redpitaya/pid_vco_amp_mod_pid_only/pid_vco_amp_mod_pid_only.srcs/sources_1/bd/pid_vco_amp_mod_pid_only_wrapper/ip/pid_vco_amp_mod_pid_only_wrapper_mod_out_pid2_nco_0/pid_vco_amp_mod_pid_only_wrapper_mod_out_pid2_nco_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/bma/git/fpga_design/redpitaya/pid_vco_amp_mod_pid_only/pid_vco_amp_mod_pid_only.srcs/sources_1/bd/pid_vco_amp_mod_pid_only_wrapper/ip/pid_vco_amp_mod_pid_only_wrapper_pid1_kd_0/pid_vco_amp_mod_pid_only_wrapper_pid1_kd_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/bma/git/fpga_design/redpitaya/pid_vco_amp_mod_pid_only/pid_vco_amp_mod_pid_only.srcs/sources_1/bd/pid_vco_amp_mod_pid_only_wrapper/ip/pid_vco_amp_mod_pid_only_wrapper_pid1_ki_0/pid_vco_amp_mod_pid_only_wrapper_pid1_ki_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/bma/git/fpga_design/redpitaya/pid_vco_amp_mod_pid_only/pid_vco_amp_mod_pid_only.srcs/sources_1/bd/pid_vco_amp_mod_pid_only_wrapper/ip/pid_vco_amp_mod_pid_only_wrapper_pid1_kp_0/pid_vco_amp_mod_pid_only_wrapper_pid1_kp_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/bma/git/fpga_design/redpitaya/pid_vco_amp_mod_pid_only/pid_vco_amp_mod_pid_only.srcs/sources_1/bd/pid_vco_amp_mod_pid_only_wrapper/ip/pid_vco_amp_mod_pid_only_wrapper_pid1_rst_int_0/pid_vco_amp_mod_pid_only_wrapper_pid1_rst_int_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/bma/git/fpga_design/redpitaya/pid_vco_amp_mod_pid_only/pid_vco_amp_mod_pid_only.srcs/sources_1/bd/pid_vco_amp_mod_pid_only_wrapper/ip/pid_vco_amp_mod_pid_only_wrapper_pid1_setpoint_0/pid_vco_amp_mod_pid_only_wrapper_pid1_setpoint_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/bma/git/fpga_design/redpitaya/pid_vco_amp_mod_pid_only/pid_vco_amp_mod_pid_only.srcs/sources_1/bd/pid_vco_amp_mod_pid_only_wrapper/ip/pid_vco_amp_mod_pid_only_wrapper_pid1_sign_0/pid_vco_amp_mod_pid_only_wrapper_pid1_sign_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/bma/git/fpga_design/redpitaya/pid_vco_amp_mod_pid_only/pid_vco_amp_mod_pid_only.srcs/sources_1/bd/pid_vco_amp_mod_pid_only_wrapper/ip/pid_vco_amp_mod_pid_only_wrapper_pid2_kd_0/pid_vco_amp_mod_pid_only_wrapper_pid2_kd_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/bma/git/fpga_design/redpitaya/pid_vco_amp_mod_pid_only/pid_vco_amp_mod_pid_only.srcs/sources_1/bd/pid_vco_amp_mod_pid_only_wrapper/ip/pid_vco_amp_mod_pid_only_wrapper_pid2_ki_0/pid_vco_amp_mod_pid_only_wrapper_pid2_ki_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/bma/git/fpga_design/redpitaya/pid_vco_amp_mod_pid_only/pid_vco_amp_mod_pid_only.srcs/sources_1/bd/pid_vco_amp_mod_pid_only_wrapper/ip/pid_vco_amp_mod_pid_only_wrapper_pid2_kp_0/pid_vco_amp_mod_pid_only_wrapper_pid2_kp_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/bma/git/fpga_design/redpitaya/pid_vco_amp_mod_pid_only/pid_vco_amp_mod_pid_only.srcs/sources_1/bd/pid_vco_amp_mod_pid_only_wrapper/ip/pid_vco_amp_mod_pid_only_wrapper_pid2_offset_0/pid_vco_amp_mod_pid_only_wrapper_pid2_offset_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/bma/git/fpga_design/redpitaya/pid_vco_amp_mod_pid_only/pid_vco_amp_mod_pid_only.srcs/sources_1/bd/pid_vco_amp_mod_pid_only_wrapper/ip/pid_vco_amp_mod_pid_only_wrapper_pid2_rst_int_0/pid_vco_amp_mod_pid_only_wrapper_pid2_rst_int_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/bma/git/fpga_design/redpitaya/pid_vco_amp_mod_pid_only/pid_vco_amp_mod_pid_only.srcs/sources_1/bd/pid_vco_amp_mod_pid_only_wrapper/ip/pid_vco_amp_mod_pid_only_wrapper_pid2_setpoint_0/pid_vco_amp_mod_pid_only_wrapper_pid2_setpoint_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/bma/git/fpga_design/redpitaya/pid_vco_amp_mod_pid_only/pid_vco_amp_mod_pid_only.srcs/sources_1/bd/pid_vco_amp_mod_pid_only_wrapper/ip/pid_vco_amp_mod_pid_only_wrapper_pid2_sign_0/pid_vco_amp_mod_pid_only_wrapper_pid2_sign_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/bma/git/fpga_design/redpitaya/pid_vco_amp_mod_pid_only/pid_vco_amp_mod_pid_only.srcs/sources_1/bd/pid_vco_amp_mod_pid_only_wrapper/ip/pid_vco_amp_mod_pid_only_wrapper_proc_sys_reset_0_0/pid_vco_amp_mod_pid_only_wrapper_proc_sys_reset_0_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/bma/git/fpga_design/redpitaya/pid_vco_amp_mod_pid_only/pid_vco_amp_mod_pid_only.srcs/sources_1/bd/pid_vco_amp_mod_pid_only_wrapper/ip/pid_vco_amp_mod_pid_only_wrapper_processing_system7_0_0/pid_vco_amp_mod_pid_only_wrapper_processing_system7_0_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/bma/git/fpga_design/redpitaya/pid_vco_amp_mod_pid_only/pid_vco_amp_mod_pid_only.srcs/sources_1/bd/pid_vco_amp_mod_pid_only_wrapper/ip/pid_vco_amp_mod_pid_only_wrapper_redpitaya_adc_dac_clk_0_0/pid_vco_amp_mod_pid_only_wrapper_redpitaya_adc_dac_clk_0_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/bma/git/fpga_design/redpitaya/pid_vco_amp_mod_pid_only/pid_vco_amp_mod_pid_only.srcs/sources_1/bd/pid_vco_amp_mod_pid_only_wrapper/ip/pid_vco_amp_mod_pid_only_wrapper_adc1_offset_1/pid_vco_amp_mod_pid_only_wrapper_adc1_offset_1.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/bma/git/fpga_design/redpitaya/pid_vco_amp_mod_pid_only/pid_vco_amp_mod_pid_only.srcs/sources_1/bd/pid_vco_amp_mod_pid_only_wrapper/ip/pid_vco_amp_mod_pid_only_wrapper_pid2_kp_1/pid_vco_amp_mod_pid_only_wrapper_pid2_kp_1.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/bma/git/fpga_design/redpitaya/pid_vco_amp_mod_pid_only/pid_vco_amp_mod_pid_only.srcs/sources_1/bd/pid_vco_amp_mod_pid_only_wrapper/ip/pid_vco_amp_mod_pid_only_wrapper_pid2_ki_1/pid_vco_amp_mod_pid_only_wrapper_pid2_ki_1.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/bma/git/fpga_design/redpitaya/pid_vco_amp_mod_pid_only/pid_vco_amp_mod_pid_only.srcs/sources_1/bd/pid_vco_amp_mod_pid_only_wrapper/ip/pid_vco_amp_mod_pid_only_wrapper_pid2_kd_1/pid_vco_amp_mod_pid_only_wrapper_pid2_kd_1.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/bma/git/fpga_design/redpitaya/pid_vco_amp_mod_pid_only/pid_vco_amp_mod_pid_only.srcs/sources_1/bd/pid_vco_amp_mod_pid_only_wrapper/ip/pid_vco_amp_mod_pid_only_wrapper_pid2_setpoint_1/pid_vco_amp_mod_pid_only_wrapper_pid2_setpoint_1.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/bma/git/fpga_design/redpitaya/pid_vco_amp_mod_pid_only/pid_vco_amp_mod_pid_only.srcs/sources_1/bd/pid_vco_amp_mod_pid_only_wrapper/ip/pid_vco_amp_mod_pid_only_wrapper_pid2_sign_1/pid_vco_amp_mod_pid_only_wrapper_pid2_sign_1.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/bma/git/fpga_design/redpitaya/pid_vco_amp_mod_pid_only/pid_vco_amp_mod_pid_only.srcs/sources_1/bd/pid_vco_amp_mod_pid_only_wrapper/ip/pid_vco_amp_mod_pid_only_wrapper_pid2_rst_int_1/pid_vco_amp_mod_pid_only_wrapper_pid2_rst_int_1.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/bma/git/fpga_design/redpitaya/pid_vco_amp_mod_pid_only/pid_vco_amp_mod_pid_only.srcs/sources_1/bd/pid_vco_amp_mod_pid_only_wrapper/ip/pid_vco_amp_mod_pid_only_wrapper_mod_out_pid2_ampl_1/pid_vco_amp_mod_pid_only_wrapper_mod_out_pid2_ampl_1.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/bma/git/fpga_design/redpitaya/pid_vco_amp_mod_pid_only/pid_vco_amp_mod_pid_only.srcs/sources_1/bd/pid_vco_amp_mod_pid_only_wrapper/ip/pid_vco_amp_mod_pid_only_wrapper_mod_out_pid2_nco_1/pid_vco_amp_mod_pid_only_wrapper_mod_out_pid2_nco_1.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/bma/git/fpga_design/redpitaya/pid_vco_amp_mod_pid_only/pid_vco_amp_mod_pid_only.srcs/sources_1/bd/pid_vco_amp_mod_pid_only_wrapper/ip/pid_vco_amp_mod_pid_only_wrapper_tier2_xbar_0_0/pid_vco_amp_mod_pid_only_wrapper_tier2_xbar_0_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/bma/git/fpga_design/redpitaya/pid_vco_amp_mod_pid_only/pid_vco_amp_mod_pid_only.srcs/sources_1/bd/pid_vco_amp_mod_pid_only_wrapper/ip/pid_vco_amp_mod_pid_only_wrapper_tier2_xbar_1_0/pid_vco_amp_mod_pid_only_wrapper_tier2_xbar_1_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/bma/git/fpga_design/redpitaya/pid_vco_amp_mod_pid_only/pid_vco_amp_mod_pid_only.srcs/sources_1/bd/pid_vco_amp_mod_pid_only_wrapper/ip/pid_vco_amp_mod_pid_only_wrapper_tier2_xbar_2_0/pid_vco_amp_mod_pid_only_wrapper_tier2_xbar_2_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/bma/git/fpga_design/redpitaya/pid_vco_amp_mod_pid_only/pid_vco_amp_mod_pid_only.srcs/sources_1/bd/pid_vco_amp_mod_pid_only_wrapper/ip/pid_vco_amp_mod_pid_only_wrapper_tier2_xbar_3_0/pid_vco_amp_mod_pid_only_wrapper_tier2_xbar_3_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/bma/git/fpga_design/redpitaya/pid_vco_amp_mod_pid_only/pid_vco_amp_mod_pid_only.srcs/sources_1/bd/pid_vco_amp_mod_pid_only_wrapper/ip/pid_vco_amp_mod_pid_only_wrapper_tier2_xbar_4_0/pid_vco_amp_mod_pid_only_wrapper_tier2_xbar_4_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/bma/git/fpga_design/redpitaya/pid_vco_amp_mod_pid_only/pid_vco_amp_mod_pid_only.srcs/sources_1/bd/pid_vco_amp_mod_pid_only_wrapper/ip/pid_vco_amp_mod_pid_only_wrapper_auto_pc_0/pid_vco_amp_mod_pid_only_wrapper_auto_pc_0.dcp'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

link_design: Time (s): cpu = 00:00:36 ; elapsed = 00:00:36 . Memory (MB): peak = 1841.336 ; gain = 829.992 ; free physical = 974 ; free virtual = 10926
INFO: [Vivado_Tcl 4-424] Cannot write hardware definition file as there are no IPI block design hardware handoff files present
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.98 . Memory (MB): peak = 1873.352 ; gain = 32.016 ; free physical = 973 ; free virtual = 10925
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task
Implement Debug Cores | Checksum: b2a5d687

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 26 inverter(s) to 26 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 170276020

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1881.352 ; gain = 0.000 ; free physical = 973 ; free virtual = 10921

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-10] Eliminated 988 cells.
Phase 2 Constant propagation | Checksum: 16d302225

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1881.352 ; gain = 0.000 ; free physical = 973 ; free virtual = 10920

Phase 3 Sweep
INFO: [Opt 31-12] Eliminated 1390 unconnected nets.
INFO: [Opt 31-11] Eliminated 852 unconnected cells.
Phase 3 Sweep | Checksum: 215d96a4c

Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1881.352 ; gain = 0.000 ; free physical = 973 ; free virtual = 10920

Phase 4 BUFG optimization
INFO: [Opt 31-12] Eliminated 0 unconnected nets.
INFO: [Opt 31-11] Eliminated 0 unconnected cells.
Phase 4 BUFG optimization | Checksum: 18b24f7ca

Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1881.352 ; gain = 0.000 ; free physical = 935 ; free virtual = 10921

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 1881.352 ; gain = 0.000 ; free physical = 935 ; free virtual = 10921
Ending Logic Optimization Task | Checksum: 18b24f7ca

Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1881.352 ; gain = 0.000 ; free physical = 834 ; free virtual = 10921

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 8 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 8 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 8 Total Ports: 16
Ending PowerOpt Patch Enables Task | Checksum: 141b86f77

Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2072.445 ; gain = 0.000 ; free physical = 882 ; free virtual = 10836
Ending Power Optimization Task | Checksum: 141b86f77

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 2072.445 ; gain = 191.094 ; free physical = 870 ; free virtual = 10836
INFO: [Common 17-83] Releasing license: Implementation
143 Infos, 4 Warnings, 4 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:20 ; elapsed = 00:00:14 . Memory (MB): peak = 2072.445 ; gain = 231.109 ; free physical = 870 ; free virtual = 10836
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.36 ; elapsed = 00:00:00.13 . Memory (MB): peak = 2072.445 ; gain = 0.000 ; free physical = 868 ; free virtual = 10837
INFO: [Common 17-1381] The checkpoint '/home/bma/git/fpga_design/redpitaya/pid_vco_amp_mod_pid_only/pid_vco_amp_mod_pid_only.runs/impl_1/pid_vco_amp_mod_pid_only_wrapper_opt.dcp' has been generated.
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/bma/git/fpga_design/redpitaya/pid_vco_amp_mod_pid_only/pid_vco_amp_mod_pid_only.runs/impl_1/pid_vco_amp_mod_pid_only_wrapper_drc_opted.rpt.
report_drc: Time (s): cpu = 00:00:11 ; elapsed = 00:00:06 . Memory (MB): peak = 2072.445 ; gain = 0.000 ; free physical = 857 ; free virtual = 10831
INFO: [Chipscope 16-241] No debug cores found in the current design.
Before running the implement_debug_core command, either use the Set Up Debug wizard (GUI mode)
or use the create_debug_core and connect_debug_core Tcl commands to insert debug cores into the design.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 4 CPUs

Phase 1 Placer Initialization
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2072.445 ; gain = 0.000 ; free physical = 887 ; free virtual = 10832
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2072.445 ; gain = 0.000 ; free physical = 886 ; free virtual = 10831

Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 84ecd5cc

Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 2072.445 ; gain = 0.000 ; free physical = 864 ; free virtual = 10829

Phase 1.2 Build Placer Netlist Model
Phase 1.2 Build Placer Netlist Model | Checksum: 11222662c

Time (s): cpu = 00:00:17 ; elapsed = 00:00:12 . Memory (MB): peak = 2072.445 ; gain = 0.000 ; free physical = 880 ; free virtual = 10825

Phase 1.3 Constrain Clocks/Macros
Phase 1.3 Constrain Clocks/Macros | Checksum: 11222662c

Time (s): cpu = 00:00:17 ; elapsed = 00:00:12 . Memory (MB): peak = 2072.445 ; gain = 0.000 ; free physical = 880 ; free virtual = 10825
Phase 1 Placer Initialization | Checksum: 11222662c

Time (s): cpu = 00:00:17 ; elapsed = 00:00:12 . Memory (MB): peak = 2072.445 ; gain = 0.000 ; free physical = 880 ; free virtual = 10825

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: 16b5da8fa

Time (s): cpu = 00:00:36 ; elapsed = 00:00:20 . Memory (MB): peak = 2072.445 ; gain = 0.000 ; free physical = 849 ; free virtual = 10801

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 16b5da8fa

Time (s): cpu = 00:00:36 ; elapsed = 00:00:20 . Memory (MB): peak = 2072.445 ; gain = 0.000 ; free physical = 849 ; free virtual = 10801

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 173d4a8d4

Time (s): cpu = 00:00:40 ; elapsed = 00:00:22 . Memory (MB): peak = 2072.445 ; gain = 0.000 ; free physical = 850 ; free virtual = 10801

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 12646c588

Time (s): cpu = 00:00:40 ; elapsed = 00:00:22 . Memory (MB): peak = 2072.445 ; gain = 0.000 ; free physical = 850 ; free virtual = 10801

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 12646c588

Time (s): cpu = 00:00:40 ; elapsed = 00:00:22 . Memory (MB): peak = 2072.445 ; gain = 0.000 ; free physical = 850 ; free virtual = 10801

Phase 3.5 Timing Path Optimizer
Phase 3.5 Timing Path Optimizer | Checksum: 151e78f2b

Time (s): cpu = 00:00:41 ; elapsed = 00:00:23 . Memory (MB): peak = 2072.445 ; gain = 0.000 ; free physical = 849 ; free virtual = 10801

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 1f5d2f38a

Time (s): cpu = 00:00:46 ; elapsed = 00:00:26 . Memory (MB): peak = 2072.445 ; gain = 0.000 ; free physical = 859 ; free virtual = 10825

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 19ed92e9f

Time (s): cpu = 00:00:46 ; elapsed = 00:00:27 . Memory (MB): peak = 2072.445 ; gain = 0.000 ; free physical = 860 ; free virtual = 10825

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 19ed92e9f

Time (s): cpu = 00:00:46 ; elapsed = 00:00:27 . Memory (MB): peak = 2072.445 ; gain = 0.000 ; free physical = 860 ; free virtual = 10825
Phase 3 Detail Placement | Checksum: 19ed92e9f

Time (s): cpu = 00:00:47 ; elapsed = 00:00:27 . Memory (MB): peak = 2072.445 ; gain = 0.000 ; free physical = 860 ; free virtual = 10825

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.433. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 1f1a9707f

Time (s): cpu = 00:01:05 ; elapsed = 00:00:42 . Memory (MB): peak = 2072.445 ; gain = 0.000 ; free physical = 857 ; free virtual = 10824
Phase 4.1 Post Commit Optimization | Checksum: 1f1a9707f

Time (s): cpu = 00:01:06 ; elapsed = 00:00:42 . Memory (MB): peak = 2072.445 ; gain = 0.000 ; free physical = 857 ; free virtual = 10824

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1f1a9707f

Time (s): cpu = 00:01:06 ; elapsed = 00:00:42 . Memory (MB): peak = 2072.445 ; gain = 0.000 ; free physical = 857 ; free virtual = 10824

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 1f1a9707f

Time (s): cpu = 00:01:06 ; elapsed = 00:00:42 . Memory (MB): peak = 2072.445 ; gain = 0.000 ; free physical = 857 ; free virtual = 10824

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 18e9f9979

Time (s): cpu = 00:01:06 ; elapsed = 00:00:43 . Memory (MB): peak = 2072.445 ; gain = 0.000 ; free physical = 857 ; free virtual = 10824
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 18e9f9979

Time (s): cpu = 00:01:06 ; elapsed = 00:00:43 . Memory (MB): peak = 2072.445 ; gain = 0.000 ; free physical = 857 ; free virtual = 10824
Ending Placer Task | Checksum: 15118ecdd

Time (s): cpu = 00:01:06 ; elapsed = 00:00:43 . Memory (MB): peak = 2072.445 ; gain = 0.000 ; free physical = 857 ; free virtual = 10824
INFO: [Common 17-83] Releasing license: Implementation
161 Infos, 4 Warnings, 4 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:01:15 ; elapsed = 00:00:48 . Memory (MB): peak = 2072.445 ; gain = 0.000 ; free physical = 857 ; free virtual = 10824
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2072.445 ; gain = 0.000 ; free physical = 848 ; free virtual = 10824
INFO: [Common 17-1381] The checkpoint '/home/bma/git/fpga_design/redpitaya/pid_vco_amp_mod_pid_only/pid_vco_amp_mod_pid_only.runs/impl_1/pid_vco_amp_mod_pid_only_wrapper_placed.dcp' has been generated.
report_io: Time (s): cpu = 00:00:00.19 ; elapsed = 00:00:00.23 . Memory (MB): peak = 2072.445 ; gain = 0.000 ; free physical = 858 ; free virtual = 10828
report_utilization: Time (s): cpu = 00:00:00.16 ; elapsed = 00:00:00.20 . Memory (MB): peak = 2072.445 ; gain = 0.000 ; free physical = 858 ; free virtual = 10827
report_control_sets: Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.14 . Memory (MB): peak = 2072.445 ; gain = 0.000 ; free physical = 858 ; free virtual = 10827
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 4 CPUs
Checksum: PlaceDB: d1f18b0b ConstDB: 0 ShapeSum: 7f2761d2 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: c0c314a5

Time (s): cpu = 00:00:16 ; elapsed = 00:00:12 . Memory (MB): peak = 2072.445 ; gain = 0.000 ; free physical = 811 ; free virtual = 10780

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: c0c314a5

Time (s): cpu = 00:00:17 ; elapsed = 00:00:13 . Memory (MB): peak = 2072.445 ; gain = 0.000 ; free physical = 811 ; free virtual = 10780

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: c0c314a5

Time (s): cpu = 00:00:17 ; elapsed = 00:00:13 . Memory (MB): peak = 2072.445 ; gain = 0.000 ; free physical = 807 ; free virtual = 10777

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: c0c314a5

Time (s): cpu = 00:00:17 ; elapsed = 00:00:13 . Memory (MB): peak = 2072.445 ; gain = 0.000 ; free physical = 807 ; free virtual = 10777
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 234a3190c

Time (s): cpu = 00:00:23 ; elapsed = 00:00:16 . Memory (MB): peak = 2072.445 ; gain = 0.000 ; free physical = 799 ; free virtual = 10768
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.392  | TNS=0.000  | WHS=-0.859 | THS=-428.424|

Phase 2 Router Initialization | Checksum: 1ab626f11

Time (s): cpu = 00:00:27 ; elapsed = 00:00:17 . Memory (MB): peak = 2072.445 ; gain = 0.000 ; free physical = 788 ; free virtual = 10757

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: e0695e17

Time (s): cpu = 00:00:41 ; elapsed = 00:00:23 . Memory (MB): peak = 2072.445 ; gain = 0.000 ; free physical = 780 ; free virtual = 10749

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 655
 Number of Nodes with overlaps = 56
 Number of Nodes with overlaps = 10
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0

Phase 4.1.1 Update Timing
Phase 4.1.1 Update Timing | Checksum: 2416b3863

Time (s): cpu = 00:01:03 ; elapsed = 00:00:30 . Memory (MB): peak = 2072.445 ; gain = 0.000 ; free physical = 553 ; free virtual = 10689
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.188  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: dc008690

Time (s): cpu = 00:01:03 ; elapsed = 00:00:30 . Memory (MB): peak = 2072.445 ; gain = 0.000 ; free physical = 553 ; free virtual = 10689

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0

Phase 4.2.1 Update Timing
Phase 4.2.1 Update Timing | Checksum: fb003b1e

Time (s): cpu = 00:01:05 ; elapsed = 00:00:31 . Memory (MB): peak = 2072.445 ; gain = 0.000 ; free physical = 617 ; free virtual = 10752
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.188  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 1bb17ed8b

Time (s): cpu = 00:01:05 ; elapsed = 00:00:31 . Memory (MB): peak = 2072.445 ; gain = 0.000 ; free physical = 617 ; free virtual = 10752
Phase 4 Rip-up And Reroute | Checksum: 1bb17ed8b

Time (s): cpu = 00:01:05 ; elapsed = 00:00:31 . Memory (MB): peak = 2072.445 ; gain = 0.000 ; free physical = 617 ; free virtual = 10752

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 1bb17ed8b

Time (s): cpu = 00:01:05 ; elapsed = 00:00:31 . Memory (MB): peak = 2072.445 ; gain = 0.000 ; free physical = 617 ; free virtual = 10752

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1bb17ed8b

Time (s): cpu = 00:01:05 ; elapsed = 00:00:31 . Memory (MB): peak = 2072.445 ; gain = 0.000 ; free physical = 617 ; free virtual = 10752
Phase 5 Delay and Skew Optimization | Checksum: 1bb17ed8b

Time (s): cpu = 00:01:05 ; elapsed = 00:00:31 . Memory (MB): peak = 2072.445 ; gain = 0.000 ; free physical = 617 ; free virtual = 10752

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 133166406

Time (s): cpu = 00:01:06 ; elapsed = 00:00:31 . Memory (MB): peak = 2072.445 ; gain = 0.000 ; free physical = 621 ; free virtual = 10755
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.333  | TNS=0.000  | WHS=0.028  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 18a00e617

Time (s): cpu = 00:01:06 ; elapsed = 00:00:31 . Memory (MB): peak = 2072.445 ; gain = 0.000 ; free physical = 621 ; free virtual = 10755
Phase 6 Post Hold Fix | Checksum: 18a00e617

Time (s): cpu = 00:01:06 ; elapsed = 00:00:31 . Memory (MB): peak = 2072.445 ; gain = 0.000 ; free physical = 621 ; free virtual = 10755

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 3.92905 %
  Global Horizontal Routing Utilization  = 5.50322 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 109e15a75

Time (s): cpu = 00:01:07 ; elapsed = 00:00:31 . Memory (MB): peak = 2072.445 ; gain = 0.000 ; free physical = 621 ; free virtual = 10755

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 109e15a75

Time (s): cpu = 00:01:07 ; elapsed = 00:00:31 . Memory (MB): peak = 2072.445 ; gain = 0.000 ; free physical = 621 ; free virtual = 10755

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: f19da096

Time (s): cpu = 00:01:07 ; elapsed = 00:00:32 . Memory (MB): peak = 2072.445 ; gain = 0.000 ; free physical = 621 ; free virtual = 10756

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.333  | TNS=0.000  | WHS=0.028  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: f19da096

Time (s): cpu = 00:01:08 ; elapsed = 00:00:32 . Memory (MB): peak = 2072.445 ; gain = 0.000 ; free physical = 621 ; free virtual = 10756
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:01:09 ; elapsed = 00:00:33 . Memory (MB): peak = 2072.445 ; gain = 0.000 ; free physical = 621 ; free virtual = 10756

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
175 Infos, 4 Warnings, 4 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:01:16 ; elapsed = 00:00:36 . Memory (MB): peak = 2072.445 ; gain = 0.000 ; free physical = 621 ; free virtual = 10756
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 2072.445 ; gain = 0.000 ; free physical = 608 ; free virtual = 10754
INFO: [Common 17-1381] The checkpoint '/home/bma/git/fpga_design/redpitaya/pid_vco_amp_mod_pid_only/pid_vco_amp_mod_pid_only.runs/impl_1/pid_vco_amp_mod_pid_only_wrapper_routed.dcp' has been generated.
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/bma/git/fpga_design/redpitaya/pid_vco_amp_mod_pid_only/pid_vco_amp_mod_pid_only.runs/impl_1/pid_vco_amp_mod_pid_only_wrapper_drc_routed.rpt.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 4 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/bma/git/fpga_design/redpitaya/pid_vco_amp_mod_pid_only/pid_vco_amp_mod_pid_only.runs/impl_1/pid_vco_amp_mod_pid_only_wrapper_methodology_drc_routed.rpt.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
INFO: [Timing 38-35] Done setting XDC timing constraints.
Command: report_power -file pid_vco_amp_mod_pid_only_wrapper_power_routed.rpt -pb pid_vco_amp_mod_pid_only_wrapper_power_summary_routed.pb -rpx pid_vco_amp_mod_pid_only_wrapper_power_routed.rpx
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
185 Infos, 4 Warnings, 4 Critical Warnings and 0 Errors encountered.
report_power completed successfully
Command: write_bitstream -force -no_partial_bitfile pid_vco_amp_mod_pid_only_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command write_bitstream
INFO: [DRC 23-27] Running DRC with 4 threads
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP pid1/U0/red_pitaya_pidv3Logic/I_sum_s input pid1/U0/red_pitaya_pidv3Logic/I_sum_s/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP pid1/U0/red_pitaya_pidv3Logic/P_temp_s input pid1/U0/red_pitaya_pidv3Logic/P_temp_s/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP pid2/U0/red_pitaya_pidv3Logic/I_sum_s input pid2/U0/red_pitaya_pidv3Logic/I_sum_s/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP pid2/U0/red_pitaya_pidv3Logic/P_temp_s input pid2/U0/red_pitaya_pidv3Logic/P_temp_s/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP pid3/U0/red_pitaya_pidv3Logic/I_sum_s input pid3/U0/red_pitaya_pidv3Logic/I_sum_s/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP pid3/U0/red_pitaya_pidv3Logic/P_temp_s input pid3/U0/red_pitaya_pidv3Logic/P_temp_s/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPOP-1) PREG Output pipelining - DSP pid1/U0/red_pitaya_pidv3Logic/I_sum_s output pid1/U0/red_pitaya_pidv3Logic/I_sum_s/PATTERNBDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC 23-20] Rule violation (DPOP-1) PREG Output pipelining - DSP pid1/U0/red_pitaya_pidv3Logic/I_sum_s output pid1/U0/red_pitaya_pidv3Logic/I_sum_s/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC 23-20] Rule violation (DPOP-1) PREG Output pipelining - DSP pid1/U0/red_pitaya_pidv3Logic/I_sum_s output pid1/U0/red_pitaya_pidv3Logic/I_sum_s/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC 23-20] Rule violation (DPOP-1) PREG Output pipelining - DSP pid2/U0/red_pitaya_pidv3Logic/I_sum_s output pid2/U0/red_pitaya_pidv3Logic/I_sum_s/PATTERNBDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC 23-20] Rule violation (DPOP-1) PREG Output pipelining - DSP pid2/U0/red_pitaya_pidv3Logic/I_sum_s output pid2/U0/red_pitaya_pidv3Logic/I_sum_s/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC 23-20] Rule violation (DPOP-1) PREG Output pipelining - DSP pid2/U0/red_pitaya_pidv3Logic/I_sum_s output pid2/U0/red_pitaya_pidv3Logic/I_sum_s/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC 23-20] Rule violation (DPOP-1) PREG Output pipelining - DSP pid3/U0/red_pitaya_pidv3Logic/I_sum_s output pid3/U0/red_pitaya_pidv3Logic/I_sum_s/PATTERNBDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC 23-20] Rule violation (DPOP-1) PREG Output pipelining - DSP pid3/U0/red_pitaya_pidv3Logic/I_sum_s output pid3/U0/red_pitaya_pidv3Logic/I_sum_s/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC 23-20] Rule violation (DPOP-1) PREG Output pipelining - DSP pid3/U0/red_pitaya_pidv3Logic/I_sum_s output pid3/U0/red_pitaya_pidv3Logic/I_sum_s/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC 23-20] Rule violation (DPOP-1) PREG Output pipelining - DSP twoInMult_dds1_ampl/U0/data_s_reg output twoInMult_dds1_ampl/U0/data_s_reg/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC 23-20] Rule violation (DPOP-1) PREG Output pipelining - DSP twoInMult_dds1_range/U0/data_s_reg output twoInMult_dds1_range/U0/data_s_reg/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC 23-20] Rule violation (DPOP-1) PREG Output pipelining - DSP twoInMult_mod_amp_dds/U0/data_s_reg output twoInMult_mod_amp_dds/U0/data_s_reg/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC 23-20] Rule violation (DPOP-1) PREG Output pipelining - DSP twoInMult_mod_input_0/U0/data_s_reg output twoInMult_mod_input_0/U0/data_s_reg/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC 23-20] Rule violation (DPOP-1) PREG Output pipelining - DSP twoInMult_mod_out_pid2/U0/data_s_reg output twoInMult_mod_out_pid2/U0/data_s_reg/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC 23-20] Rule violation (DPOP-2) MREG Output pipelining - DSP pid1/U0/red_pitaya_pidv3Logic/I_sum_s multiplier stage pid1/U0/red_pitaya_pidv3Logic/I_sum_s/PATTERNBDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC 23-20] Rule violation (DPOP-2) MREG Output pipelining - DSP pid1/U0/red_pitaya_pidv3Logic/I_sum_s multiplier stage pid1/U0/red_pitaya_pidv3Logic/I_sum_s/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC 23-20] Rule violation (DPOP-2) MREG Output pipelining - DSP pid1/U0/red_pitaya_pidv3Logic/I_sum_s multiplier stage pid1/U0/red_pitaya_pidv3Logic/I_sum_s/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC 23-20] Rule violation (DPOP-2) MREG Output pipelining - DSP pid1/U0/red_pitaya_pidv3Logic/P_temp_s multiplier stage pid1/U0/red_pitaya_pidv3Logic/P_temp_s/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC 23-20] Rule violation (DPOP-2) MREG Output pipelining - DSP pid2/U0/red_pitaya_pidv3Logic/I_sum_s multiplier stage pid2/U0/red_pitaya_pidv3Logic/I_sum_s/PATTERNBDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC 23-20] Rule violation (DPOP-2) MREG Output pipelining - DSP pid2/U0/red_pitaya_pidv3Logic/I_sum_s multiplier stage pid2/U0/red_pitaya_pidv3Logic/I_sum_s/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC 23-20] Rule violation (DPOP-2) MREG Output pipelining - DSP pid2/U0/red_pitaya_pidv3Logic/I_sum_s multiplier stage pid2/U0/red_pitaya_pidv3Logic/I_sum_s/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC 23-20] Rule violation (DPOP-2) MREG Output pipelining - DSP pid2/U0/red_pitaya_pidv3Logic/P_temp_s multiplier stage pid2/U0/red_pitaya_pidv3Logic/P_temp_s/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC 23-20] Rule violation (DPOP-2) MREG Output pipelining - DSP pid3/U0/red_pitaya_pidv3Logic/I_sum_s multiplier stage pid3/U0/red_pitaya_pidv3Logic/I_sum_s/PATTERNBDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC 23-20] Rule violation (DPOP-2) MREG Output pipelining - DSP pid3/U0/red_pitaya_pidv3Logic/I_sum_s multiplier stage pid3/U0/red_pitaya_pidv3Logic/I_sum_s/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC 23-20] Rule violation (DPOP-2) MREG Output pipelining - DSP pid3/U0/red_pitaya_pidv3Logic/I_sum_s multiplier stage pid3/U0/red_pitaya_pidv3Logic/I_sum_s/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC 23-20] Rule violation (DPOP-2) MREG Output pipelining - DSP pid3/U0/red_pitaya_pidv3Logic/P_temp_s multiplier stage pid3/U0/red_pitaya_pidv3Logic/P_temp_s/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 32 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./pid_vco_amp_mod_pid_only_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-118] WebTalk data collection is enabled (User setting is ON. Install Setting is ON.).
INFO: [Common 17-83] Releasing license: Implementation
192 Infos, 36 Warnings, 4 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:30 ; elapsed = 00:00:29 . Memory (MB): peak = 2361.375 ; gain = 284.902 ; free physical = 242 ; free virtual = 10387
INFO: [Vivado_Tcl 4-395] Unable to parse hwdef file pid_vco_amp_mod_pid_only_wrapper.hwdef
INFO: [Common 17-206] Exiting Vivado at Wed May  9 21:10:01 2018...
