[2025-09-18 03:05:40] START suite=qualcomm_srv trace=srv525_ap
CMD: ./bin/champsim -w 20000000 -i 100000000 /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv525_ap.champsimtrace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
Heartbeat CPU 0 instructions: 10000004 cycles: 2805694 heartbeat IPC: 3.564 cumulative IPC: 3.564 (Simulation time: 00 hr 00 min 39 sec)
Warmup finished CPU 0 instructions: 20000001 cycles: 5390790 cumulative IPC: 3.71 (Simulation time: 00 hr 01 min 20 sec)
Warmup complete CPU 0 instructions: 20000001 cycles: 5390790 cumulative IPC: 3.71 (Simulation time: 00 hr 01 min 20 sec)
Heartbeat CPU 0 instructions: 20000006 cycles: 5390791 heartbeat IPC: 3.868 cumulative IPC: 5 (Simulation time: 00 hr 01 min 20 sec)
Heartbeat CPU 0 instructions: 30000010 cycles: 14867397 heartbeat IPC: 1.055 cumulative IPC: 1.055 (Simulation time: 00 hr 02 min 34 sec)
Heartbeat CPU 0 instructions: 40000010 cycles: 24249185 heartbeat IPC: 1.066 cumulative IPC: 1.061 (Simulation time: 00 hr 03 min 47 sec)
Heartbeat CPU 0 instructions: 50000013 cycles: 33603633 heartbeat IPC: 1.069 cumulative IPC: 1.063 (Simulation time: 00 hr 04 min 58 sec)
Heartbeat CPU 0 instructions: 60000015 cycles: 43205557 heartbeat IPC: 1.041 cumulative IPC: 1.058 (Simulation time: 00 hr 06 min 08 sec)
Heartbeat CPU 0 instructions: 70000015 cycles: 52566837 heartbeat IPC: 1.068 cumulative IPC: 1.06 (Simulation time: 00 hr 07 min 25 sec)
Heartbeat CPU 0 instructions: 80000017 cycles: 61836725 heartbeat IPC: 1.079 cumulative IPC: 1.063 (Simulation time: 00 hr 08 min 38 sec)
*** Reached end of trace: (0, "/home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv525_ap.champsimtrace.xz")
Heartbeat CPU 0 instructions: 90000019 cycles: 71131905 heartbeat IPC: 1.076 cumulative IPC: 1.065 (Simulation time: 00 hr 09 min 52 sec)
Heartbeat CPU 0 instructions: 100000023 cycles: 80425023 heartbeat IPC: 1.076 cumulative IPC: 1.066 (Simulation time: 00 hr 11 min 03 sec)
Heartbeat CPU 0 instructions: 110000024 cycles: 89671078 heartbeat IPC: 1.082 cumulative IPC: 1.068 (Simulation time: 00 hr 12 min 12 sec)
Simulation finished CPU 0 instructions: 100000002 cycles: 93542601 cumulative IPC: 1.069 (Simulation time: 00 hr 13 min 23 sec)
Simulation complete CPU 0 instructions: 100000002 cycles: 93542601 cumulative IPC: 1.069 (Simulation time: 00 hr 13 min 23 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv525_ap.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.069 instructions: 100000002 cycles: 93542601
CPU 0 Branch Prediction Accuracy: 92.43% MPKI: 13.63 Average ROB Occupancy at Mispredict: 28.94
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.06471
BRANCH_INDIRECT: 0.3308
BRANCH_CONDITIONAL: 11.98
BRANCH_DIRECT_CALL: 0.3968
BRANCH_INDIRECT_CALL: 0.4789
BRANCH_RETURN: 0.3748


====Backend Stall Breakdown====
ROB_STALL: 210703
LQ_STALL: 0
SQ_STALL: 948448


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 160.43521
REPLAY_LOAD: 63.869022
NON_REPLAY_LOAD: 20.447702

== Total ==
ADDR_TRANS: 65618
REPLAY_LOAD: 30721
NON_REPLAY_LOAD: 114364

== Counts ==
ADDR_TRANS: 409
REPLAY_LOAD: 481
NON_REPLAY_LOAD: 5593

cpu0->cpu0_STLB TOTAL        ACCESS:    2107850 HIT:    2078467 MISS:      29383 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:    2107850 HIT:    2078467 MISS:      29383 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 189.9 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    9956168 HIT:    8736174 MISS:    1219994 MSHR_MERGE:      77452
cpu0->cpu0_L2C LOAD         ACCESS:    7682369 HIT:    6750214 MISS:     932155 MSHR_MERGE:      10712
cpu0->cpu0_L2C RFO          ACCESS:     593569 HIT:     495314 MISS:      98255 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:     467278 HIT:     341797 MISS:     125481 MSHR_MERGE:      66740
cpu0->cpu0_L2C WRITE        ACCESS:    1145037 HIT:    1132897 MISS:      12140 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:      67915 HIT:      15952 MISS:      51963 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:     616919 ISSUED:     257174 USEFUL:       5982 USELESS:      14417
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 37.24 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:   15068101 HIT:    7538169 MISS:    7529932 MSHR_MERGE:    1844443
cpu0->cpu0_L1I LOAD         ACCESS:   15068101 HIT:    7538169 MISS:    7529932 MSHR_MERGE:    1844443
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 14.41 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   30448026 HIT:   25672852 MISS:    4775174 MSHR_MERGE:    1837833
cpu0->cpu0_L1D LOAD         ACCESS:   16534291 HIT:   13969940 MISS:    2564351 MSHR_MERGE:     567465
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:     620901 HIT:     229905 MISS:     390996 MSHR_MERGE:     112026
cpu0->cpu0_L1D WRITE        ACCESS:   13219552 HIT:   11467772 MISS:    1751780 MSHR_MERGE:    1158210
cpu0->cpu0_L1D TRANSLATION  ACCESS:      73282 HIT:       5235 MISS:      68047 MSHR_MERGE:        132
cpu0->cpu0_L1D PREFETCH REQUESTED:     838857 ISSUED:     620901 USEFUL:      66880 USELESS:      54262
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 20.65 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:   12384247 HIT:   10284301 MISS:    2099946 MSHR_MERGE:    1056150
cpu0->cpu0_ITLB LOAD         ACCESS:   12384247 HIT:   10284301 MISS:    2099946 MSHR_MERGE:    1056150
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 5.383 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   28345695 HIT:   26906479 MISS:    1439216 MSHR_MERGE:     375162
cpu0->cpu0_DTLB LOAD         ACCESS:   28345695 HIT:   26906479 MISS:    1439216 MSHR_MERGE:     375162
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 9.816 cycles
cpu0->LLC TOTAL        ACCESS:    1319371 HIT:    1213922 MISS:     105449 MSHR_MERGE:       4249
cpu0->LLC LOAD         ACCESS:     921443 HIT:     861201 MISS:      60242 MSHR_MERGE:        191
cpu0->LLC RFO          ACCESS:      98255 HIT:      92062 MISS:       6193 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:      58741 HIT:      39294 MISS:      19447 MSHR_MERGE:       4058
cpu0->LLC WRITE        ACCESS:     188969 HIT:     188364 MISS:        605 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:      51963 HIT:      33001 MISS:      18962 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 99.07 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:       1453
  ROW_BUFFER_MISS:      99142
  AVG DBUS CONGESTED CYCLE: 4.091
Channel 0 WQ ROW_BUFFER_HIT:        919
  ROW_BUFFER_MISS:       7200
  FULL:          0
Channel 0 REFRESHES ISSUED:       7795

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0       513483       562597        93981         9750
---------------------------------------------------------------
  STLB miss resolved @ L1D                0           25         2180         3919         2100
  STLB miss resolved @ L2C                0          762         4249         7383         4904
  STLB miss resolved @ LLC                0          249         6049        16825        12470
  STLB miss resolved @ MEM                0            1         2608         9774        14914

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level             192451        50560      1391606       147404          615
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            0          755          617           69
  STLB miss resolved @ L2C                0          157         3237         1646           35
  STLB miss resolved @ LLC                0          103         2512         2599          129
  STLB miss resolved @ MEM                0            0          649          592          265
[2025-09-18 03:19:04] END   suite=qualcomm_srv trace=srv525_ap (rc=0)
