[ START MERGED ]
ic_n_c_i ic_n_c
[ END MERGED ]
[ START CLIPPED ]
GND
VCC
host_if/afifo/VCC
sample_clk_gen/VCC
channels/VCC
channels/control_operators/VCC
channels/control_operators/fb_cnt1_mem/bankgen[1].genblk1.mem_bank/VCC
channels/control_operators/fb_cnt1_mem/bankgen[0].genblk1.mem_bank/VCC
channels/control_operators/operator/VCC
channels/control_operators/operator/calc_phase_inc/GND
channels/control_operators/operator/calc_phase_inc/VCC
channels/control_operators/operator/calc_phase_inc/vibrato/VCC
channels/control_operators/operator/envelope_generator/VCC
channels/control_operators/operator/envelope_generator/state_mem/VCC
channels/control_operators/operator/envelope_generator/env_rate_counter/VCC
channels/control_operators/operator/envelope_generator/tremolo/VCC
channels/control_operators/operator/phase_generator/VCC
channels/control_operators/operator/phase_generator/exp_lut_inst/VCC
channels/control_operators/operator/phase_generator/exp_lut_inst/GND
host_if/afifo/mem_ram_1_DO2
host_if/afifo/mem_ram_1_DO3
host_if/afifo/mem_ram_4_DO2
host_if/afifo/mem_ram_4_DO3
host_if/afifo/mem_ram_7_DO2
host_if/afifo/mem_ram_7_DO3
host_if/afifo/mem_ram_10_DO2
host_if/afifo/mem_ram_10_DO3
host_if/afifo/next_wr_addr_cry_5_0_COUT
host_if/afifo/next_wr_addr_cry_0_0_S1
host_if/afifo/next_wr_addr_cry_0_0_S0
host_if/afifo/N_1
host_if/afifo/next_rd_addr_cry_5_0_COUT
host_if/afifo/next_rd_addr_cry_0_0_S1
host_if/afifo/next_rd_addr_cry_0_0_S0
host_if/afifo/N_2
sample_clk_gen/counter_cry_0_S0[0]
sample_clk_gen/N_1
sample_clk_gen/counter_s_0_S1[7]
sample_clk_gen/counter_s_0_COUT[7]
channels/un1_operator_mem_out_s_cry_13_0_COUT
channels/un1_operator_mem_out_s_cry_0_0_S1
channels/un1_operator_mem_out_s_cry_0_0_S0
channels/N_1
channels/un1_operator_mem_out_0_4_cry_12_0_S1
channels/un1_operator_mem_out_0_4_cry_12_0_COUT
channels/un1_operator_mem_out_0_4_cry_0_0_S1
channels/un1_operator_mem_out_0_4_cry_0_0_S0
channels/N_2
channels/channel_2_op_cry_12_0_S1
channels/channel_2_op_cry_12_0_COUT
channels/channel_2_op_cry_0_0_S1
channels/channel_2_op_cry_0_0_S0
channels/N_3
channels/channel_r_acc_pre_clamp_s_19_0_S1
channels/channel_r_acc_pre_clamp_s_19_0_COUT
channels/channel_r_acc_pre_clamp_cry_0_0_S1
channels/channel_r_acc_pre_clamp_cry_0_0_S0
channels/N_4
channels/channel_l_acc_pre_clamp_s_19_0_S1
channels/channel_l_acc_pre_clamp_s_19_0_COUT
channels/channel_l_acc_pre_clamp_cry_0_0_S1
channels/channel_l_acc_pre_clamp_cry_0_0_S0
channels/N_5
channels/op_num_cry_0_COUT[3]
channels/op_num_cry_0_S0[0]
channels/N_6
channels/ch_abcd_cnt_mem/bankgen[0].genblk1.mem_bank/ram_ram_1
channels/ch_abcd_cnt_mem/bankgen[0].genblk1.mem_bank/ram_ram_2
channels/ch_abcd_cnt_mem/bankgen[0].genblk1.mem_bank/ram_ram_0
channels/ch_abcd_cnt_mem/bankgen[1].genblk1.mem_bank/ram_ram_1
channels/ch_abcd_cnt_mem/bankgen[1].genblk1.mem_bank/ram_ram_2
channels/ch_abcd_cnt_mem/bankgen[1].genblk1.mem_bank/ram_ram_0
channels/control_operators/un1_op_num_0_cry_3_0_COUT
channels/control_operators/un1_op_num_0_cry_0_0_S1
channels/control_operators/un1_op_num_0_cry_0_0_S0
channels/control_operators/N_3
channels/control_operators/un1_op_num_cry_3_0_COUT
channels/control_operators/un1_op_num_cry_0_0_S1
channels/control_operators/un1_op_num_cry_0_0_S0
channels/control_operators/N_4
channels/control_operators/un1_operator_mem_out_1_m_i_m2_0_cry_13_0_COUT
channels/control_operators/un1_operator_mem_out_1_m_i_m2_0_cry_0_0_S1
channels/control_operators/un1_operator_mem_out_1_m_i_m2_0_cry_0_0_S0
channels/control_operators/N_5
channels/control_operators/un1_op_num_46_m_3_0_cry_3_0_COUT
channels/control_operators/un1_op_num_46_m_3_0_cry_0_0_S1
channels/control_operators/un1_op_num_46_m_3_0_cry_0_0_S0
channels/control_operators/N_6
channels/control_operators/ws_mem/bankgen[0].genblk1.mem_bank/ram_ram_DO3_8
channels/control_operators/ws_mem/bankgen[0].genblk1.mem_bank/ram_ram_0_DO3_8
channels/control_operators/ws_mem/bankgen[1].genblk1.mem_bank/ram_ram_DO3_7
channels/control_operators/ws_mem/bankgen[1].genblk1.mem_bank/ram_ram_0_DO3_7
channels/control_operators/kon_block_fnum_high_mem/bankgen[0].genblk1.mem_bank/ram_ram_0_DO2_0
channels/control_operators/kon_block_fnum_high_mem/bankgen[0].genblk1.mem_bank/ram_ram_0_DO3_0
channels/control_operators/kon_block_fnum_high_mem/bankgen[1].genblk1.mem_bank/ram_ram_0_DO2
channels/control_operators/kon_block_fnum_high_mem/bankgen[1].genblk1.mem_bank/ram_ram_0_DO3
channels/control_operators/fb_cnt1_mem/bankgen[1].genblk1.mem_bank/ram_ram_DO2_0
channels/control_operators/fb_cnt1_mem/bankgen[1].genblk1.mem_bank/ram_ram_DO3_0
channels/control_operators/fb_cnt1_mem/bankgen[1].genblk1.mem_bank/ram_ram_DO1_0
channels/control_operators/fb_cnt1_mem/bankgen[0].genblk1.mem_bank/ram_ram_DO2
channels/control_operators/fb_cnt1_mem/bankgen[0].genblk1.mem_bank/ram_ram_DO3
channels/control_operators/fb_cnt1_mem/bankgen[0].genblk1.mem_bank/ram_ram_DO1
channels/control_operators/operator/un12_feedback_result_tmp_p1_s_13_0_S1
channels/control_operators/operator/un12_feedback_result_tmp_p1_s_13_0_COUT
channels/control_operators/operator/un12_feedback_result_tmp_p1_cry_1_0_S0
channels/control_operators/operator/un12_feedback_result_tmp_p1_cry_0_0_S1
channels/control_operators/operator/un12_feedback_result_tmp_p1_cry_0_0_S0
channels/control_operators/operator/N_3
channels/control_operators/operator/kon_mem/bankgen[0].genblk1.mem_bank/ram_ram_DO2_3
channels/control_operators/operator/kon_mem/bankgen[0].genblk1.mem_bank/ram_ram_DO3_3
channels/control_operators/operator/kon_mem/bankgen[0].genblk1.mem_bank/ram_ram_DO1_3
channels/control_operators/operator/kon_mem/bankgen[0].genblk1.mem_bank/ram_ram_0_DO2_3
channels/control_operators/operator/kon_mem/bankgen[0].genblk1.mem_bank/ram_ram_0_DO3_3
channels/control_operators/operator/kon_mem/bankgen[0].genblk1.mem_bank/ram_ram_0_DO1_1
channels/control_operators/operator/kon_mem/bankgen[1].genblk1.mem_bank/ram_ram_DO2_4
channels/control_operators/operator/kon_mem/bankgen[1].genblk1.mem_bank/ram_ram_DO3_4
channels/control_operators/operator/kon_mem/bankgen[1].genblk1.mem_bank/ram_ram_DO1_4
channels/control_operators/operator/kon_mem/bankgen[1].genblk1.mem_bank/ram_ram_0_DO2_4
channels/control_operators/operator/kon_mem/bankgen[1].genblk1.mem_bank/ram_ram_0_DO3_4
channels/control_operators/operator/kon_mem/bankgen[1].genblk1.mem_bank/ram_ram_0_DO1_2
channels/control_operators/operator/calc_phase_inc/un1_post_mult_p2_add_pt_ROC0
channels/control_operators/operator/calc_phase_inc/un1_post_mult_p2_add_pt_ROC1
channels/control_operators/operator/calc_phase_inc/un1_post_mult_p2_add_pt_ROC2
channels/control_operators/operator/calc_phase_inc/un1_post_mult_p2_add_pt_ROC3
channels/control_operators/operator/calc_phase_inc/un1_post_mult_p2_add_pt_ROC4
channels/control_operators/operator/calc_phase_inc/un1_post_mult_p2_add_pt_ROC5
channels/control_operators/operator/calc_phase_inc/un1_post_mult_p2_add_pt_ROC6
channels/control_operators/operator/calc_phase_inc/un1_post_mult_p2_add_pt_ROC7
channels/control_operators/operator/calc_phase_inc/un1_post_mult_p2_add_pt_ROC8
channels/control_operators/operator/calc_phase_inc/un1_post_mult_p2_add_pt_ROC9
channels/control_operators/operator/calc_phase_inc/un1_post_mult_p2_add_pt_ROC10
channels/control_operators/operator/calc_phase_inc/un1_post_mult_p2_add_pt_ROC11
channels/control_operators/operator/calc_phase_inc/un1_post_mult_p2_add_pt_ROC12
channels/control_operators/operator/calc_phase_inc/un1_post_mult_p2_add_pt_ROC13
channels/control_operators/operator/calc_phase_inc/un1_post_mult_p2_add_pt_ROC14
channels/control_operators/operator/calc_phase_inc/un1_post_mult_p2_add_pt_ROC15
channels/control_operators/operator/calc_phase_inc/un1_post_mult_p2_add_pt_ROC16
channels/control_operators/operator/calc_phase_inc/un1_post_mult_p2_add_pt_ROC17
channels/control_operators/operator/calc_phase_inc/un1_post_mult_p2_add_pt_SROB0
channels/control_operators/operator/calc_phase_inc/un1_post_mult_p2_add_pt_SROB1
channels/control_operators/operator/calc_phase_inc/un1_post_mult_p2_add_pt_SROB2
channels/control_operators/operator/calc_phase_inc/un1_post_mult_p2_add_pt_SROB3
channels/control_operators/operator/calc_phase_inc/un1_post_mult_p2_add_pt_SROB4
channels/control_operators/operator/calc_phase_inc/un1_post_mult_p2_add_pt_SROB5
channels/control_operators/operator/calc_phase_inc/un1_post_mult_p2_add_pt_SROB6
channels/control_operators/operator/calc_phase_inc/un1_post_mult_p2_add_pt_SROB7
channels/control_operators/operator/calc_phase_inc/un1_post_mult_p2_add_pt_SROB8
channels/control_operators/operator/calc_phase_inc/un1_post_mult_p2_add_pt_SROB9
channels/control_operators/operator/calc_phase_inc/un1_post_mult_p2_add_pt_SROB10
channels/control_operators/operator/calc_phase_inc/un1_post_mult_p2_add_pt_SROB11
channels/control_operators/operator/calc_phase_inc/un1_post_mult_p2_add_pt_SROB12
channels/control_operators/operator/calc_phase_inc/un1_post_mult_p2_add_pt_SROB13
channels/control_operators/operator/calc_phase_inc/un1_post_mult_p2_add_pt_SROB14
channels/control_operators/operator/calc_phase_inc/un1_post_mult_p2_add_pt_SROB15
channels/control_operators/operator/calc_phase_inc/un1_post_mult_p2_add_pt_SROB16
channels/control_operators/operator/calc_phase_inc/un1_post_mult_p2_add_pt_SROB17
channels/control_operators/operator/calc_phase_inc/un1_post_mult_p2_add_pt_SROA0
channels/control_operators/operator/calc_phase_inc/un1_post_mult_p2_add_pt_SROA1
channels/control_operators/operator/calc_phase_inc/un1_post_mult_p2_add_pt_SROA2
channels/control_operators/operator/calc_phase_inc/un1_post_mult_p2_add_pt_SROA3
channels/control_operators/operator/calc_phase_inc/un1_post_mult_p2_add_pt_SROA4
channels/control_operators/operator/calc_phase_inc/un1_post_mult_p2_add_pt_SROA5
channels/control_operators/operator/calc_phase_inc/un1_post_mult_p2_add_pt_SROA6
channels/control_operators/operator/calc_phase_inc/un1_post_mult_p2_add_pt_SROA7
channels/control_operators/operator/calc_phase_inc/un1_post_mult_p2_add_pt_SROA8
channels/control_operators/operator/calc_phase_inc/un1_post_mult_p2_add_pt_SROA9
channels/control_operators/operator/calc_phase_inc/un1_post_mult_p2_add_pt_SROA10
channels/control_operators/operator/calc_phase_inc/un1_post_mult_p2_add_pt_SROA11
channels/control_operators/operator/calc_phase_inc/un1_post_mult_p2_add_pt_SROA12
channels/control_operators/operator/calc_phase_inc/un1_post_mult_p2_add_pt_SROA13
channels/control_operators/operator/calc_phase_inc/un1_post_mult_p2_add_pt_SROA14
channels/control_operators/operator/calc_phase_inc/un1_post_mult_p2_add_pt_SROA15
channels/control_operators/operator/calc_phase_inc/un1_post_mult_p2_add_pt_SROA16
channels/control_operators/operator/calc_phase_inc/un1_post_mult_p2_add_pt_SROA17
channels/control_operators/operator/calc_phase_inc/phase_inc_p2_cry_18_0_S1
channels/control_operators/operator/calc_phase_inc/phase_inc_p2_cry_18_0_COUT
channels/control_operators/operator/calc_phase_inc/phase_inc_p2_cry_0_0_S1
channels/control_operators/operator/calc_phase_inc/phase_inc_p2_cry_0_0_S0
channels/control_operators/operator/calc_phase_inc/N_1
channels/control_operators/operator/calc_phase_inc/vibrato/vibrato_index_p1_cry_0_COUT[11]
channels/control_operators/operator/calc_phase_inc/vibrato/vibrato_index_p1_cry_0_S0[0]
channels/control_operators/operator/calc_phase_inc/vibrato/N_1
channels/control_operators/operator/calc_phase_inc/un1_post_mult_p2_ROC0
channels/control_operators/operator/calc_phase_inc/un1_post_mult_p2_ROC1
channels/control_operators/operator/calc_phase_inc/un1_post_mult_p2_ROC2
channels/control_operators/operator/calc_phase_inc/un1_post_mult_p2_ROC3
channels/control_operators/operator/calc_phase_inc/un1_post_mult_p2_ROC4
channels/control_operators/operator/calc_phase_inc/un1_post_mult_p2_ROC5
channels/control_operators/operator/calc_phase_inc/un1_post_mult_p2_ROC6
channels/control_operators/operator/calc_phase_inc/un1_post_mult_p2_ROC7
channels/control_operators/operator/calc_phase_inc/un1_post_mult_p2_ROC8
channels/control_operators/operator/calc_phase_inc/un1_post_mult_p2_ROC9
channels/control_operators/operator/calc_phase_inc/un1_post_mult_p2_ROC10
channels/control_operators/operator/calc_phase_inc/un1_post_mult_p2_ROC11
channels/control_operators/operator/calc_phase_inc/un1_post_mult_p2_ROC12
channels/control_operators/operator/calc_phase_inc/un1_post_mult_p2_ROC13
channels/control_operators/operator/calc_phase_inc/un1_post_mult_p2_ROC14
channels/control_operators/operator/calc_phase_inc/un1_post_mult_p2_ROC15
channels/control_operators/operator/calc_phase_inc/un1_post_mult_p2_ROC16
channels/control_operators/operator/calc_phase_inc/un1_post_mult_p2_ROC17
channels/control_operators/operator/calc_phase_inc/un1_post_mult_p2_SROB0
channels/control_operators/operator/calc_phase_inc/un1_post_mult_p2_SROB1
channels/control_operators/operator/calc_phase_inc/un1_post_mult_p2_SROB2
channels/control_operators/operator/calc_phase_inc/un1_post_mult_p2_SROB3
channels/control_operators/operator/calc_phase_inc/un1_post_mult_p2_SROB4
channels/control_operators/operator/calc_phase_inc/un1_post_mult_p2_SROB5
channels/control_operators/operator/calc_phase_inc/un1_post_mult_p2_SROB6
channels/control_operators/operator/calc_phase_inc/un1_post_mult_p2_SROB7
channels/control_operators/operator/calc_phase_inc/un1_post_mult_p2_SROB8
channels/control_operators/operator/calc_phase_inc/un1_post_mult_p2_SROB9
channels/control_operators/operator/calc_phase_inc/un1_post_mult_p2_SROB10
channels/control_operators/operator/calc_phase_inc/un1_post_mult_p2_SROB11
channels/control_operators/operator/calc_phase_inc/un1_post_mult_p2_SROB12
channels/control_operators/operator/calc_phase_inc/un1_post_mult_p2_SROB13
channels/control_operators/operator/calc_phase_inc/un1_post_mult_p2_SROB14
channels/control_operators/operator/calc_phase_inc/un1_post_mult_p2_SROB15
channels/control_operators/operator/calc_phase_inc/un1_post_mult_p2_SROB16
channels/control_operators/operator/calc_phase_inc/un1_post_mult_p2_SROB17
channels/control_operators/operator/calc_phase_inc/un1_post_mult_p2_SROA0
channels/control_operators/operator/calc_phase_inc/un1_post_mult_p2_SROA1
channels/control_operators/operator/calc_phase_inc/un1_post_mult_p2_SROA2
channels/control_operators/operator/calc_phase_inc/un1_post_mult_p2_SROA3
channels/control_operators/operator/calc_phase_inc/un1_post_mult_p2_SROA4
channels/control_operators/operator/calc_phase_inc/un1_post_mult_p2_SROA5
channels/control_operators/operator/calc_phase_inc/un1_post_mult_p2_SROA6
channels/control_operators/operator/calc_phase_inc/un1_post_mult_p2_SROA7
channels/control_operators/operator/calc_phase_inc/un1_post_mult_p2_SROA8
channels/control_operators/operator/calc_phase_inc/un1_post_mult_p2_SROA9
channels/control_operators/operator/calc_phase_inc/un1_post_mult_p2_SROA10
channels/control_operators/operator/calc_phase_inc/un1_post_mult_p2_SROA11
channels/control_operators/operator/calc_phase_inc/un1_post_mult_p2_SROA12
channels/control_operators/operator/calc_phase_inc/un1_post_mult_p2_SROA13
channels/control_operators/operator/calc_phase_inc/un1_post_mult_p2_SROA14
channels/control_operators/operator/calc_phase_inc/un1_post_mult_p2_SROA15
channels/control_operators/operator/calc_phase_inc/un1_post_mult_p2_SROA16
channels/control_operators/operator/calc_phase_inc/un1_post_mult_p2_SROA17
channels/control_operators/operator/calc_phase_inc/un1_post_mult_p2_add_OVERUNDER
channels/control_operators/operator/calc_phase_inc/un1_post_mult_p2_add_UNDER
channels/control_operators/operator/calc_phase_inc/un1_post_mult_p2_add_OVER
channels/control_operators/operator/calc_phase_inc/un1_post_mult_p2_add_EQPATB
channels/control_operators/operator/calc_phase_inc/un1_post_mult_p2_add_EQPAT
channels/control_operators/operator/calc_phase_inc/un1_post_mult_p2_add_EQOM
channels/control_operators/operator/calc_phase_inc/un1_post_mult_p2_add_EQZM
channels/control_operators/operator/calc_phase_inc/un1_post_mult_p2_add_EQZ
channels/control_operators/operator/calc_phase_inc/un1_post_mult_p2_add_CO0
channels/control_operators/operator/calc_phase_inc/un1_post_mult_p2_add_CO1
channels/control_operators/operator/calc_phase_inc/un1_post_mult_p2_add_CO2
channels/control_operators/operator/calc_phase_inc/un1_post_mult_p2_add_CO3
channels/control_operators/operator/calc_phase_inc/un1_post_mult_p2_add_CO4
channels/control_operators/operator/calc_phase_inc/un1_post_mult_p2_add_CO5
channels/control_operators/operator/calc_phase_inc/un1_post_mult_p2_add_CO6
channels/control_operators/operator/calc_phase_inc/un1_post_mult_p2_add_CO7
channels/control_operators/operator/calc_phase_inc/un1_post_mult_p2_add_CO8
channels/control_operators/operator/calc_phase_inc/un1_post_mult_p2_add_CO9
channels/control_operators/operator/calc_phase_inc/un1_post_mult_p2_add_CO10
channels/control_operators/operator/calc_phase_inc/un1_post_mult_p2_add_CO11
channels/control_operators/operator/calc_phase_inc/un1_post_mult_p2_add_CO12
channels/control_operators/operator/calc_phase_inc/un1_post_mult_p2_add_CO13
channels/control_operators/operator/calc_phase_inc/un1_post_mult_p2_add_CO14
channels/control_operators/operator/calc_phase_inc/un1_post_mult_p2_add_CO15
channels/control_operators/operator/calc_phase_inc/un1_post_mult_p2_add_CO16
channels/control_operators/operator/calc_phase_inc/un1_post_mult_p2_add_CO17
channels/control_operators/operator/calc_phase_inc/un1_post_mult_p2_add_CO18
channels/control_operators/operator/calc_phase_inc/un1_post_mult_p2_add_CO19
channels/control_operators/operator/calc_phase_inc/un1_post_mult_p2_add_CO20
channels/control_operators/operator/calc_phase_inc/un1_post_mult_p2_add_CO21
channels/control_operators/operator/calc_phase_inc/un1_post_mult_p2_add_CO22
channels/control_operators/operator/calc_phase_inc/un1_post_mult_p2_add_CO23
channels/control_operators/operator/calc_phase_inc/un1_post_mult_p2_add_CO24
channels/control_operators/operator/calc_phase_inc/un1_post_mult_p2_add_CO25
channels/control_operators/operator/calc_phase_inc/un1_post_mult_p2_add_CO26
channels/control_operators/operator/calc_phase_inc/un1_post_mult_p2_add_CO27
channels/control_operators/operator/calc_phase_inc/un1_post_mult_p2_add_CO28
channels/control_operators/operator/calc_phase_inc/un1_post_mult_p2_add_CO29
channels/control_operators/operator/calc_phase_inc/un1_post_mult_p2_add_CO30
channels/control_operators/operator/calc_phase_inc/un1_post_mult_p2_add_CO31
channels/control_operators/operator/calc_phase_inc/un1_post_mult_p2_add_CO32
channels/control_operators/operator/calc_phase_inc/un1_post_mult_p2_add_CO33
channels/control_operators/operator/calc_phase_inc/un1_post_mult_p2_add_CO34
channels/control_operators/operator/calc_phase_inc/un1_post_mult_p2_add_CO35
channels/control_operators/operator/calc_phase_inc/un1_post_mult_p2_add_CO36
channels/control_operators/operator/calc_phase_inc/un1_post_mult_p2_add_CO37
channels/control_operators/operator/calc_phase_inc/un1_post_mult_p2_add_CO38
channels/control_operators/operator/calc_phase_inc/un1_post_mult_p2_add_CO39
channels/control_operators/operator/calc_phase_inc/un1_post_mult_p2_add_CO40
channels/control_operators/operator/calc_phase_inc/un1_post_mult_p2_add_CO41
channels/control_operators/operator/calc_phase_inc/un1_post_mult_p2_add_CO42
channels/control_operators/operator/calc_phase_inc/un1_post_mult_p2_add_CO43
channels/control_operators/operator/calc_phase_inc/un1_post_mult_p2_add_CO44
channels/control_operators/operator/calc_phase_inc/un1_post_mult_p2_add_CO45
channels/control_operators/operator/calc_phase_inc/un1_post_mult_p2_add_CO46
channels/control_operators/operator/calc_phase_inc/un1_post_mult_p2_add_CO47
channels/control_operators/operator/calc_phase_inc/un1_post_mult_p2_add_CO48
channels/control_operators/operator/calc_phase_inc/un1_post_mult_p2_add_CO49
channels/control_operators/operator/calc_phase_inc/un1_post_mult_p2_add_CO50
channels/control_operators/operator/calc_phase_inc/un1_post_mult_p2_add_CO51
channels/control_operators/operator/calc_phase_inc/un1_post_mult_p2_add_CO52
channels/control_operators/operator/calc_phase_inc/un1_post_mult_p2_add_CO53
channels/control_operators/operator/calc_phase_inc/un1_post_mult_p2_add_R0
channels/control_operators/operator/calc_phase_inc/un1_post_mult_p2_add[20]
channels/control_operators/operator/calc_phase_inc/un1_post_mult_p2_add[21]
channels/control_operators/operator/calc_phase_inc/un1_post_mult_p2_add[22]
channels/control_operators/operator/calc_phase_inc/un1_post_mult_p2_add[23]
channels/control_operators/operator/calc_phase_inc/un1_post_mult_p2_add[24]
channels/control_operators/operator/calc_phase_inc/un1_post_mult_p2_add[25]
channels/control_operators/operator/calc_phase_inc/un1_post_mult_p2_add[26]
channels/control_operators/operator/calc_phase_inc/un1_post_mult_p2_add[27]
channels/control_operators/operator/calc_phase_inc/un1_post_mult_p2_add[28]
channels/control_operators/operator/calc_phase_inc/un1_post_mult_p2_add[29]
channels/control_operators/operator/calc_phase_inc/un1_post_mult_p2_add[30]
channels/control_operators/operator/calc_phase_inc/un1_post_mult_p2_add[31]
channels/control_operators/operator/calc_phase_inc/un1_post_mult_p2_add[32]
channels/control_operators/operator/calc_phase_inc/un1_post_mult_p2_add[33]
channels/control_operators/operator/calc_phase_inc/un1_post_mult_p2_add[34]
channels/control_operators/operator/calc_phase_inc/un1_post_mult_p2_add[35]
channels/control_operators/operator/calc_phase_inc/un1_post_mult_p2_add[36]
channels/control_operators/operator/calc_phase_inc/un1_post_mult_p2_add[37]
channels/control_operators/operator/calc_phase_inc/un1_post_mult_p2_add_R38
channels/control_operators/operator/calc_phase_inc/un1_post_mult_p2_add_R39
channels/control_operators/operator/calc_phase_inc/un1_post_mult_p2_add_R40
channels/control_operators/operator/calc_phase_inc/un1_post_mult_p2_add_R41
channels/control_operators/operator/calc_phase_inc/un1_post_mult_p2_add_R42
channels/control_operators/operator/calc_phase_inc/un1_post_mult_p2_add_R43
channels/control_operators/operator/calc_phase_inc/un1_post_mult_p2_add_R44
channels/control_operators/operator/calc_phase_inc/un1_post_mult_p2_add_R45
channels/control_operators/operator/calc_phase_inc/un1_post_mult_p2_add_R46
channels/control_operators/operator/calc_phase_inc/un1_post_mult_p2_add_R47
channels/control_operators/operator/calc_phase_inc/un1_post_mult_p2_add_R48
channels/control_operators/operator/calc_phase_inc/un1_post_mult_p2_add_R49
channels/control_operators/operator/calc_phase_inc/un1_post_mult_p2_add_R50
channels/control_operators/operator/calc_phase_inc/un1_post_mult_p2_add_R51
channels/control_operators/operator/calc_phase_inc/un1_post_mult_p2_add_R52
channels/control_operators/operator/calc_phase_inc/un1_post_mult_p2_add_R53
channels/control_operators/operator/calc_phase_inc/un1_post_mult_p2_add_SIGNEDR
channels/control_operators/operator/envelope_generator/un28_next_state_p0_cry_4_0_S1
channels/control_operators/operator/envelope_generator/un28_next_state_p0_cry_4_0_COUT
channels/control_operators/operator/envelope_generator/un28_next_state_p0_cry_3_0_S1
channels/control_operators/operator/envelope_generator/un28_next_state_p0_cry_3_0_S0
channels/control_operators/operator/envelope_generator/un28_next_state_p0_cry_1_0_S1
channels/control_operators/operator/envelope_generator/un28_next_state_p0_cry_1_0_S0
channels/control_operators/operator/envelope_generator/un28_next_state_p0_cry_0_0_S1
channels/control_operators/operator/envelope_generator/un28_next_state_p0_cry_0_0_S0
channels/control_operators/operator/envelope_generator/N_1
channels/control_operators/operator/envelope_generator/env_add_p1_cry_8_0_S1
channels/control_operators/operator/envelope_generator/env_add_p1_cry_8_0_COUT
channels/control_operators/operator/envelope_generator/env_add_p1_cry_0_0_S1
channels/control_operators/operator/envelope_generator/env_add_p1_cry_0_0_S0
channels/control_operators/operator/envelope_generator/N_2
channels/control_operators/operator/envelope_generator/un2_env_int_p2_1_0_4_cry_8_0_S1
channels/control_operators/operator/envelope_generator/un2_env_int_p2_1_0_4_cry_8_0_COUT
channels/control_operators/operator/envelope_generator/un2_env_int_p2_1_0_4_cry_0_0_S1
channels/control_operators/operator/envelope_generator/un2_env_int_p2_1_0_4_cry_0_0_S0
channels/control_operators/operator/envelope_generator/N_3
channels/control_operators/operator/envelope_generator/un2_env_int_p2_1_0_5_cry_7_0_COUT
channels/control_operators/operator/envelope_generator/un2_env_int_p2_1_0_5_cry_2_0_S1
channels/control_operators/operator/envelope_generator/un2_env_int_p2_1_0_5_cry_2_0_S0
channels/control_operators/operator/envelope_generator/N_4
channels/control_operators/operator/envelope_generator/un2_env_int_p2_1_0_cry_9_0_COUT
channels/control_operators/operator/envelope_generator/un2_env_int_p2_1_0_cry_0_0_S1
channels/control_operators/operator/envelope_generator/un2_env_int_p2_1_0_cry_0_0_S0
channels/control_operators/operator/envelope_generator/N_5
channels/control_operators/operator/envelope_generator/un6_env_int_p2_madd_cry_9_0_COUT
channels/control_operators/operator/envelope_generator/un6_env_int_p2_madd_cry_1_0_S0
channels/control_operators/operator/envelope_generator/un6_env_int_p2_madd_cry_0_0_S1
channels/control_operators/operator/envelope_generator/un6_env_int_p2_madd_cry_0_0_S0
channels/control_operators/operator/envelope_generator/N_6
channels/control_operators/operator/envelope_generator/un2_env_int_p2_m_0_cry_8_0_S1
channels/control_operators/operator/envelope_generator/un2_env_int_p2_m_0_cry_8_0_COUT
channels/control_operators/operator/envelope_generator/un2_env_int_p2_m_0_cry_0_0_S1
channels/control_operators/operator/envelope_generator/un2_env_int_p2_m_0_cry_0_0_S0
channels/control_operators/operator/envelope_generator/N_7
channels/control_operators/operator/envelope_generator/env_int_p2_7_0_cry_7_0_COUT
channels/control_operators/operator/envelope_generator/env_int_p2_7_0_cry_0_0_S1
channels/control_operators/operator/envelope_generator/env_int_p2_7_0_cry_0_0_S0
channels/control_operators/operator/envelope_generator/N_8
channels/control_operators/operator/envelope_generator/ksl_add_rom/tmp1_p1_s_3_0_S1
channels/control_operators/operator/envelope_generator/ksl_add_rom/tmp1_p1_s_3_0_COUT
channels/control_operators/operator/envelope_generator/ksl_add_rom/tmp1_p1_cry_0_0_S1
channels/control_operators/operator/envelope_generator/ksl_add_rom/tmp1_p1_cry_0_0_S0
channels/control_operators/operator/envelope_generator/ksl_add_rom/N_2
channels/control_operators/operator/envelope_generator/state_mem/addr_cry_0_COUT[3]
channels/control_operators/operator/envelope_generator/state_mem/addr_cry_0_S0[0]
channels/control_operators/operator/envelope_generator/state_mem/N_1
channels/control_operators/operator/envelope_generator/env_rate_counter/overflow_tmp_p1_s_17_0_S1
channels/control_operators/operator/envelope_generator/env_rate_counter/overflow_tmp_p1_s_17_0_COUT
channels/control_operators/operator/envelope_generator/env_rate_counter/overflow_tmp_p1_cry_0_0_S1
channels/control_operators/operator/envelope_generator/env_rate_counter/overflow_tmp_p1_cry_0_0_S0
channels/control_operators/operator/envelope_generator/env_rate_counter/N_1
channels/control_operators/operator/envelope_generator/env_rate_counter/counter_mem/bankgen[1].genblk1.mem_bank/ram_ram_2_DO3_1
channels/control_operators/operator/envelope_generator/env_rate_counter/counter_mem/bankgen[1].genblk1.mem_bank/ram_ram_6_DO3_1
channels/control_operators/operator/envelope_generator/env_rate_counter/counter_mem/bankgen[0].genblk1.mem_bank/ram_ram_2_DO3_2
channels/control_operators/operator/envelope_generator/env_rate_counter/counter_mem/bankgen[0].genblk1.mem_bank/ram_ram_6_DO3_2
channels/control_operators/operator/envelope_generator/env_int_mem/bankgen[0].genblk1.mem_bank/ram_ram_1_DO2_0
channels/control_operators/operator/envelope_generator/env_int_mem/bankgen[0].genblk1.mem_bank/ram_ram_1_DO3_0
channels/control_operators/operator/envelope_generator/env_int_mem/bankgen[0].genblk1.mem_bank/ram_ram_1_DO1_0
channels/control_operators/operator/envelope_generator/env_int_mem/bankgen[0].genblk1.mem_bank/ram_ram_4_DO2_0
channels/control_operators/operator/envelope_generator/env_int_mem/bankgen[0].genblk1.mem_bank/ram_ram_4_DO3_0
channels/control_operators/operator/envelope_generator/env_int_mem/bankgen[0].genblk1.mem_bank/ram_ram_4_DO1_0
channels/control_operators/operator/envelope_generator/env_int_mem/bankgen[1].genblk1.mem_bank/ram_ram_1_DO2
channels/control_operators/operator/envelope_generator/env_int_mem/bankgen[1].genblk1.mem_bank/ram_ram_1_DO3
channels/control_operators/operator/envelope_generator/env_int_mem/bankgen[1].genblk1.mem_bank/ram_ram_1_DO1
channels/control_operators/operator/envelope_generator/env_int_mem/bankgen[1].genblk1.mem_bank/ram_ram_4_DO2
channels/control_operators/operator/envelope_generator/env_int_mem/bankgen[1].genblk1.mem_bank/ram_ram_4_DO3
channels/control_operators/operator/envelope_generator/env_int_mem/bankgen[1].genblk1.mem_bank/ram_ram_4_DO1
channels/control_operators/operator/envelope_generator/tremolo/un3_tremolo_index_p1_s_13_0_S1
channels/control_operators/operator/envelope_generator/tremolo/un3_tremolo_index_p1_s_13_0_COUT
channels/control_operators/operator/envelope_generator/tremolo/un3_tremolo_index_p1_cry_0_0_S1
channels/control_operators/operator/envelope_generator/tremolo/un3_tremolo_index_p1_cry_0_0_S0
channels/control_operators/operator/envelope_generator/tremolo/N_1
channels/control_operators/operator/phase_generator/un1_phase_acc_p2_s_19_0_S1
channels/control_operators/operator/phase_generator/un1_phase_acc_p2_s_19_0_COUT
channels/control_operators/operator/phase_generator/un1_phase_acc_p2_cry_0_0_S1
channels/control_operators/operator/phase_generator/un1_phase_acc_p2_cry_0_0_S0
channels/control_operators/operator/phase_generator/N_1
channels/control_operators/operator/phase_generator/un1_env_p5_cry_11_0_S1
channels/control_operators/operator/phase_generator/un1_env_p5_cry_11_0_COUT
channels/control_operators/operator/phase_generator/un1_env_p5_cry_3_0_S1
channels/control_operators/operator/phase_generator/un1_env_p5_cry_3_0_S0
channels/control_operators/operator/phase_generator/N_2
channels/control_operators/operator/phase_generator/un3_final_phase_p4_s_9_0_S1
channels/control_operators/operator/phase_generator/un3_final_phase_p4_s_9_0_COUT
channels/control_operators/operator/phase_generator/un3_final_phase_p4_cry_0_0_S1
channels/control_operators/operator/phase_generator/un3_final_phase_p4_cry_0_0_S0
channels/control_operators/operator/phase_generator/N_4
channels/control_operators/operator/phase_generator/final_phase_msb_mem/bankgen[1].genblk1.mem_bank/ram_ram_DO2_2
channels/control_operators/operator/phase_generator/final_phase_msb_mem/bankgen[1].genblk1.mem_bank/ram_ram_DO3_2
channels/control_operators/operator/phase_generator/final_phase_msb_mem/bankgen[1].genblk1.mem_bank/ram_ram_DO1_2
channels/control_operators/operator/phase_generator/final_phase_msb_mem/bankgen[1].genblk1.mem_bank/ram_ram_0_DO2_2
channels/control_operators/operator/phase_generator/final_phase_msb_mem/bankgen[1].genblk1.mem_bank/ram_ram_0_DO3_2
channels/control_operators/operator/phase_generator/final_phase_msb_mem/bankgen[1].genblk1.mem_bank/ram_ram_0_DO1_0
channels/control_operators/operator/phase_generator/final_phase_msb_mem/bankgen[0].genblk1.mem_bank/ram_ram_DO2_1
channels/control_operators/operator/phase_generator/final_phase_msb_mem/bankgen[0].genblk1.mem_bank/ram_ram_DO3_1
channels/control_operators/operator/phase_generator/final_phase_msb_mem/bankgen[0].genblk1.mem_bank/ram_ram_DO1_1
channels/control_operators/operator/phase_generator/final_phase_msb_mem/bankgen[0].genblk1.mem_bank/ram_ram_0_DO2_1
channels/control_operators/operator/phase_generator/final_phase_msb_mem/bankgen[0].genblk1.mem_bank/ram_ram_0_DO3_1
channels/control_operators/operator/phase_generator/final_phase_msb_mem/bankgen[0].genblk1.mem_bank/ram_ram_0_DO1
channels/control_operators/operator/phase_generator/is_odd_period_msb_mem/bankgen[1].genblk1.mem_bank/ram_ram_DO2_5
channels/control_operators/operator/phase_generator/is_odd_period_msb_mem/bankgen[1].genblk1.mem_bank/ram_ram_DO3_5
channels/control_operators/operator/phase_generator/is_odd_period_msb_mem/bankgen[1].genblk1.mem_bank/ram_ram_DO1_5
channels/control_operators/operator/phase_generator/is_odd_period_msb_mem/bankgen[1].genblk1.mem_bank/ram_ram_0_DO2_5
channels/control_operators/operator/phase_generator/is_odd_period_msb_mem/bankgen[1].genblk1.mem_bank/ram_ram_0_DO3_5
channels/control_operators/operator/phase_generator/is_odd_period_msb_mem/bankgen[1].genblk1.mem_bank/ram_ram_0_DO1_3
channels/control_operators/operator/phase_generator/is_odd_period_msb_mem/bankgen[0].genblk1.mem_bank/ram_ram_DO2_6
channels/control_operators/operator/phase_generator/is_odd_period_msb_mem/bankgen[0].genblk1.mem_bank/ram_ram_DO3_6
channels/control_operators/operator/phase_generator/is_odd_period_msb_mem/bankgen[0].genblk1.mem_bank/ram_ram_DO1_6
channels/control_operators/operator/phase_generator/is_odd_period_msb_mem/bankgen[0].genblk1.mem_bank/ram_ram_0_DO2_6
channels/control_operators/operator/phase_generator/is_odd_period_msb_mem/bankgen[0].genblk1.mem_bank/ram_ram_0_DO3_6
channels/control_operators/operator/phase_generator/is_odd_period_msb_mem/bankgen[0].genblk1.mem_bank/ram_ram_0_DO1_4
channels/control_operators/operator/phase_generator/exp_lut_inst/out_2_0_0_DOB17
channels/control_operators/operator/phase_generator/exp_lut_inst/out_2_0_0_DOB16
channels/control_operators/operator/phase_generator/exp_lut_inst/out_2_0_0_DOB15
channels/control_operators/operator/phase_generator/exp_lut_inst/out_2_0_0_DOB14
channels/control_operators/operator/phase_generator/exp_lut_inst/out_2_0_0_DOB13
channels/control_operators/operator/phase_generator/exp_lut_inst/out_2_0_0_DOB12
channels/control_operators/operator/phase_generator/exp_lut_inst/out_2_0_0_DOB11
channels/control_operators/operator/phase_generator/exp_lut_inst/out_2_0_0_DOB10
channels/control_operators/operator/phase_generator/exp_lut_inst/out_2_0_0_DOB9
channels/control_operators/operator/phase_generator/exp_lut_inst/out_2_0_0_DOB8
channels/control_operators/operator/phase_generator/exp_lut_inst/out_2_0_0_DOB7
channels/control_operators/operator/phase_generator/exp_lut_inst/out_2_0_0_DOB6
channels/control_operators/operator/phase_generator/exp_lut_inst/out_2_0_0_DOB5
channels/control_operators/operator/phase_generator/exp_lut_inst/out_2_0_0_DOB4
channels/control_operators/operator/phase_generator/exp_lut_inst/out_2_0_0_DOB3
channels/control_operators/operator/phase_generator/exp_lut_inst/out_2_0_0_DOB2
channels/control_operators/operator/phase_generator/exp_lut_inst/out_2_0_0_DOB1
channels/control_operators/operator/phase_generator/exp_lut_inst/out_2_0_0_DOB0
channels/control_operators/operator/phase_generator/exp_lut_inst/out_2_0_0_DOA17
channels/control_operators/operator/phase_generator/exp_lut_inst/out_2_0_0_DOA16
channels/control_operators/operator/phase_generator/exp_lut_inst/out_2_0_0_DOA15
channels/control_operators/operator/phase_generator/exp_lut_inst/out_2_0_0_DOA14
channels/control_operators/operator/phase_generator/exp_lut_inst/out_2_0_0_DOA13
channels/control_operators/operator/phase_generator/exp_lut_inst/out_2_0_0_DOA12
channels/control_operators/operator/phase_generator/exp_lut_inst/out_2_0_0_DOA11
channels/control_operators/operator/phase_generator/exp_lut_inst/out_2_0_0_DOA10
channels/control_operators/operator/feedback_mem/bankgen[1].genblk1.mem_bank/ram_ram_5_DO2_0
channels/control_operators/operator/feedback_mem/bankgen[1].genblk1.mem_bank/ram_ram_5_DO3_0
channels/control_operators/operator/feedback_mem/bankgen[1].genblk1.mem_bank/ram_ram_12_DO2_0
channels/control_operators/operator/feedback_mem/bankgen[1].genblk1.mem_bank/ram_ram_12_DO3_0
channels/control_operators/operator/feedback_mem/bankgen[0].genblk1.mem_bank/ram_ram_5_DO2
channels/control_operators/operator/feedback_mem/bankgen[0].genblk1.mem_bank/ram_ram_5_DO3
channels/control_operators/operator/feedback_mem/bankgen[0].genblk1.mem_bank/ram_ram_12_DO2
channels/control_operators/operator/feedback_mem/bankgen[0].genblk1.mem_bank/ram_ram_12_DO3
channels/operator_out_mem/bankgen[1].genblk1.mem_bank/ram_ram_2_DO2
channels/operator_out_mem/bankgen[1].genblk1.mem_bank/ram_ram_2_DO3
channels/operator_out_mem/bankgen[1].genblk1.mem_bank/ram_ram_2_DO1
channels/operator_out_mem/bankgen[1].genblk1.mem_bank/ram_ram_6_DO2
channels/operator_out_mem/bankgen[1].genblk1.mem_bank/ram_ram_6_DO3
channels/operator_out_mem/bankgen[1].genblk1.mem_bank/ram_ram_6_DO1
channels/operator_out_mem/bankgen[0].genblk1.mem_bank/ram_ram_2_DO2_0
channels/operator_out_mem/bankgen[0].genblk1.mem_bank/ram_ram_2_DO3_0
channels/operator_out_mem/bankgen[0].genblk1.mem_bank/ram_ram_2_DO1_0
channels/operator_out_mem/bankgen[0].genblk1.mem_bank/ram_ram_6_DO2_0
channels/operator_out_mem/bankgen[0].genblk1.mem_bank/ram_ram_6_DO3_0
channels/operator_out_mem/bankgen[0].genblk1.mem_bank/ram_ram_6_DO1_0
[ END CLIPPED ]
[ START DESIGN PREFS ]
SCHEMATIC START ;
# map:  version Diamond (64-bit) 3.13.0.56.2 -- WARNING: Map write only section -- Fri May 24 01:14:35 2024

SYSCONFIG SLAVE_SPI_PORT=DISABLE MASTER_SPI_PORT=DISABLE SLAVE_PARALLEL_PORT=DISABLE BACKGROUND_RECONFIG=OFF DONE_EX=OFF DONE_OD=ON DONE_PULL=ON MCCLK_FREQ=2.4 TRANSFR=OFF CONFIG_IOVOLTAGE=2.5 CONFIG_SECURE=OFF WAKE_UP=21 COMPRESS_CONFIG=OFF CONFIG_MODE=JTAG INBUF=OFF ;
SCHEMATIC END ;
[ END DESIGN PREFS ]
