{
  "module_name": "df_3_6_offset.h",
  "hash_id": "343ff2e71c83b4bee1ef6bf10453f2feca0ca4e890c76688b6d84f336a06e537",
  "original_prompt": "Ingested from linux-6.6.14/drivers/gpu/drm/amd/include/asic_reg/df/df_3_6_offset.h",
  "human_readable_source": " \n#ifndef _df_3_6_OFFSET_HEADER\n#define _df_3_6_OFFSET_HEADER\n\n#define mmFabricConfigAccessControl\t\t\t\t\t\t\t\t\t0x0410\n#define mmFabricConfigAccessControl_BASE_IDX\t\t\t\t\t\t\t\t0\n\n#define mmDF_PIE_AON0_DfGlobalClkGater\t\t\t\t\t\t\t\t\t0x00fc\n#define mmDF_PIE_AON0_DfGlobalClkGater_BASE_IDX\t\t\t\t\t\t\t\t0\n\n#define mmDF_CS_UMC_AON0_DfGlobalCtrl\t\t\t\t\t\t\t\t\t0x00fe\n#define mmDF_CS_UMC_AON0_DfGlobalCtrl_BASE_IDX\t\t\t\t\t\t\t\t0\n\n#define mmDF_CS_UMC_AON0_DramBaseAddress0\t\t\t\t\t\t\t\t0x0044\n#define mmDF_CS_UMC_AON0_DramBaseAddress0_BASE_IDX\t\t\t\t\t\t\t0\n\n#define mmDF_GCM_AON0_DramMegaBaseAddress0\t\t\t\t\t\t\t\t0x0064\n#define mmDF_GCM_AON0_DramMegaBaseAddress0_BASE_IDX\t\t\t\t\t\t\t0\n\n#define smnPerfMonCtlLo0\t\t\t\t\t0x01d440UL\n#define smnPerfMonCtlHi0\t\t\t\t\t0x01d444UL\n#define smnPerfMonCtlLo1\t\t\t\t\t0x01d450UL\n#define smnPerfMonCtlHi1\t\t\t\t\t0x01d454UL\n#define smnPerfMonCtlLo2\t\t\t\t\t0x01d460UL\n#define smnPerfMonCtlHi2\t\t\t\t\t0x01d464UL\n#define smnPerfMonCtlLo3\t\t\t\t\t0x01d470UL\n#define smnPerfMonCtlHi3\t\t\t\t\t0x01d474UL\n#define smnPerfMonCtlLo4\t\t\t\t\t0x01d880UL\n#define smnPerfMonCtlHi4\t\t\t\t\t0x01d884UL\n#define smnPerfMonCtlLo5\t\t\t\t\t0x01d888UL\n#define smnPerfMonCtlHi5\t\t\t\t\t0x01d88cUL\n#define smnPerfMonCtlLo6\t\t\t\t\t0x01d890UL\n#define smnPerfMonCtlHi6\t\t\t\t\t0x01d894UL\n#define smnPerfMonCtlLo7\t\t\t\t\t0x01d898UL\n#define smnPerfMonCtlHi7\t\t\t\t\t0x01d89cUL\n\n#define smnPerfMonCtrLo0\t\t\t\t\t0x01d448UL\n#define smnPerfMonCtrHi0\t\t\t\t\t0x01d44cUL\n#define smnPerfMonCtrLo1\t\t\t\t\t0x01d458UL\n#define smnPerfMonCtrHi1\t\t\t\t\t0x01d45cUL\n#define smnPerfMonCtrLo2\t\t\t\t\t0x01d468UL\n#define smnPerfMonCtrHi2\t\t\t\t\t0x01d46cUL\n#define smnPerfMonCtrLo3\t\t\t\t\t0x01d478UL\n#define smnPerfMonCtrHi3\t\t\t\t\t0x01d47cUL\n#define smnPerfMonCtrLo4\t\t\t\t\t0x01d790UL\n#define smnPerfMonCtrHi4\t\t\t\t\t0x01d794UL\n#define smnPerfMonCtrLo5\t\t\t\t\t0x01d798UL\n#define smnPerfMonCtrHi5\t\t\t\t\t0x01d79cUL\n#define smnPerfMonCtrLo6\t\t\t\t\t0x01d7a0UL\n#define smnPerfMonCtrHi6\t\t\t\t\t0x01d7a4UL\n#define smnPerfMonCtrLo7\t\t\t\t\t0x01d7a8UL\n#define smnPerfMonCtrHi7\t\t\t\t\t0x01d7acUL\n\n#define smnDF_PIE_AON_FabricIndirectConfigAccessAddress3\t0x1d05cUL\n#define smnDF_PIE_AON_FabricIndirectConfigAccessDataLo3\t\t0x1d098UL\n#define smnDF_PIE_AON_FabricIndirectConfigAccessDataHi3\t\t0x1d09cUL\n\n#define smnDF_CS_UMC_AON0_DramBaseAddress0 \t0x1c110UL\n#define smnDF_CS_UMC_AON0_DramLimitAddress0 \t0x1c114UL\n\n#define mmDF_CS_UMC_AON0_HardwareAssertMaskLow                                                         0x067e\n#define mmDF_CS_UMC_AON0_HardwareAssertMaskLow_BASE_IDX                                                0\n#define mmDF_NCS_PG0_HardwareAssertMaskHigh                                                            0x067f\n#define mmDF_NCS_PG0_HardwareAssertMaskHigh_BASE_IDX                                                   0\n\n#endif\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}