# 5 - Register Transfer Level (RTL) Design

## 5.1 Introduction

## 5.2 High-Level State Machines

## 5.3 RTL Design Process

### Step 2A--Creating a Datapath using Components from a Library

### Step 2B--Connecting the Datapath to a Controller

### Step 2C--Deriving the Controller's FSM

## 5.4 More RTL Design

### Additional Datapath Components for the Library

### RTL Design Involving Register Files or Memories

### RTL Design Pitfalls Involving Storage Updates

### RTL Design Involving a Timer

### A Data-Dominated RTL Design Example

## 5.5 Determining Clock Frequency

## 5.6 Behavioral-Level Design: C to Gates

## 5.7 Memory Components

### Random Access Memory (RAM)

### Bit Storange in a RAM

### Using a RAM

### Read-Only Memory (ROM)

### ROM Types

### The Blurring of the Distinction between RAM and ROM

## 5.8 Queues (FIFOs)

## 5.9 Multiple Processors

## 5.10 Hierarchy--A Key Design Concept

### Managing Complexity

### Abstraction

### Composing a Larger Component from Smaller Versions of the Same Component

## 5.11 RTL Design Optimization and Tradeoffs

## 5.12 RTL Design Description Using Hardware Description Languages

## 5.13 Product Profile--Cell Phone
