Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.1 (lin64) Build 1215546 Mon Apr 27 19:07:21 MDT 2015
| Date         : Sun Jun  7 20:11:53 2015
| Host         : XPS running 64-bit Ubuntu 14.04.2 LTS
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file TAIGA_wrapper_timing_summary_routed.rpt -rpx TAIGA_wrapper_timing_summary_routed.rpx
| Design       : TAIGA_wrapper
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 10 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 19 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -2.105    -4398.312                   6319                25710        0.022        0.000                      0                25710        1.250        0.000                       0                  9444  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                     Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                     ------------         ----------      --------------
TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK    {0.000 16.666}       33.333          30.000          
TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE  {0.000 16.666}       33.333          30.000          
clk_fpga_0                                {0.000 2.500}        5.000           200.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                         WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                         -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK         12.489        0.000                      0                  364        0.036        0.000                      0                  364       15.686        0.000                       0                   445  
TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE        8.850        0.000                      0                   60        0.263        0.000                      0                   60       16.167        0.000                       0                    53  
clk_fpga_0                                     -2.105    -4398.312                   6319                24648        0.022        0.000                      0                24648        1.250        0.000                       0                  8946  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                                From Clock                                To Clock                                      WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                ----------                                --------                                      -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**                         TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE  TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE       30.784        0.000                      0                    1        0.635        0.000                      0                    1  
**async_default**                         clk_fpga_0                                clk_fpga_0                                      0.309        0.000                      0                  637        0.231        0.000                      0                  637  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
  To Clock:  TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK

Setup :            0  Failing Endpoints,  Worst Slack       12.489ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.036ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       15.686ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             12.489ns  (required time - arrival time)
  Source:                 TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/C
                            (falling edge-triggered cell FDRE clocked by TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_count_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise@33.333ns - TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        3.982ns  (logic 0.831ns (20.866%)  route 3.151ns (79.134%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.190ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.213ns = ( 36.546 - 33.333 ) 
    Source Clock Delay      (SCD):    3.692ns = ( 20.358 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.921    18.587    TAIGA_i/mdm_1/U0/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    18.688 f  TAIGA_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/O
                         net (fo=444, routed)         1.670    20.358    TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/PORT_Selector_reg[1]
    SLICE_X11Y31         FDRE                                         r  TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y31         FDRE (Prop_fdre_C_Q)         0.459    20.817 r  TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/Q
                         net (fo=1, routed)           0.275    21.092    TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sync
    SLICE_X10Y31         LUT6 (Prop_lut6_I4_O)        0.124    21.216 r  TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Dbg_Shift_31_INST_0_i_1/O
                         net (fo=4, routed)           0.671    21.887    TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Dbg_Shift_31_INST_0_i_1_n_2279
    SLICE_X11Y32         LUT6 (Prop_lut6_I1_O)        0.124    22.011 r  TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Dbg_Shift_31_INST_0/O
                         net (fo=16, routed)          2.206    24.217    TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X15Y70         LUT4 (Prop_lut4_I0_O)        0.124    24.341 r  TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_count[5]_i_1/O
                         net (fo=1, routed)           0.000    24.341    TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in[5]
    SLICE_X15Y70         FDCE                                         r  TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.643    34.976    TAIGA_i/mdm_1/U0/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.067 r  TAIGA_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/O
                         net (fo=444, routed)         1.480    36.546    TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X15Y70         FDCE                                         r  TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_count_reg[5]/C
                         clock pessimism              0.288    36.834    
                         clock uncertainty           -0.035    36.799    
    SLICE_X15Y70         FDCE (Setup_fdce_C_D)        0.031    36.830    TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_count_reg[5]
  -------------------------------------------------------------------
                         required time                         36.830    
                         arrival time                         -24.341    
  -------------------------------------------------------------------
                         slack                                 12.489    

Slack (MET) :             12.504ns  (required time - arrival time)
  Source:                 TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/C
                            (falling edge-triggered cell FDRE clocked by TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_count_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise@33.333ns - TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        4.011ns  (logic 0.860ns (21.438%)  route 3.151ns (78.562%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.190ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.213ns = ( 36.546 - 33.333 ) 
    Source Clock Delay      (SCD):    3.692ns = ( 20.358 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.921    18.587    TAIGA_i/mdm_1/U0/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    18.688 f  TAIGA_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/O
                         net (fo=444, routed)         1.670    20.358    TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/PORT_Selector_reg[1]
    SLICE_X11Y31         FDRE                                         r  TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y31         FDRE (Prop_fdre_C_Q)         0.459    20.817 r  TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/Q
                         net (fo=1, routed)           0.275    21.092    TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sync
    SLICE_X10Y31         LUT6 (Prop_lut6_I4_O)        0.124    21.216 r  TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Dbg_Shift_31_INST_0_i_1/O
                         net (fo=4, routed)           0.671    21.887    TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Dbg_Shift_31_INST_0_i_1_n_2279
    SLICE_X11Y32         LUT6 (Prop_lut6_I1_O)        0.124    22.011 r  TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Dbg_Shift_31_INST_0/O
                         net (fo=16, routed)          2.206    24.217    TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X15Y70         LUT5 (Prop_lut5_I0_O)        0.153    24.370 r  TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_count[6]_i_1/O
                         net (fo=1, routed)           0.000    24.370    TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in[6]
    SLICE_X15Y70         FDCE                                         r  TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.643    34.976    TAIGA_i/mdm_1/U0/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.067 r  TAIGA_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/O
                         net (fo=444, routed)         1.480    36.546    TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X15Y70         FDCE                                         r  TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_count_reg[6]/C
                         clock pessimism              0.288    36.834    
                         clock uncertainty           -0.035    36.799    
    SLICE_X15Y70         FDCE (Setup_fdce_C_D)        0.075    36.874    TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_count_reg[6]
  -------------------------------------------------------------------
                         required time                         36.874    
                         arrival time                         -24.370    
  -------------------------------------------------------------------
                         slack                                 12.504    

Slack (MET) :             12.534ns  (required time - arrival time)
  Source:                 TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/C
                            (falling edge-triggered cell FDRE clocked by TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_count_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise@33.333ns - TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        3.991ns  (logic 0.831ns (20.821%)  route 3.160ns (79.179%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.183ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.220ns = ( 36.553 - 33.333 ) 
    Source Clock Delay      (SCD):    3.692ns = ( 20.358 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.921    18.587    TAIGA_i/mdm_1/U0/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    18.688 f  TAIGA_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/O
                         net (fo=444, routed)         1.670    20.358    TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/PORT_Selector_reg[1]
    SLICE_X11Y31         FDRE                                         r  TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y31         FDRE (Prop_fdre_C_Q)         0.459    20.817 r  TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/Q
                         net (fo=1, routed)           0.275    21.092    TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sync
    SLICE_X10Y31         LUT6 (Prop_lut6_I4_O)        0.124    21.216 r  TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Dbg_Shift_31_INST_0_i_1/O
                         net (fo=4, routed)           0.671    21.887    TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Dbg_Shift_31_INST_0_i_1_n_2279
    SLICE_X11Y32         LUT6 (Prop_lut6_I1_O)        0.124    22.011 r  TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Dbg_Shift_31_INST_0/O
                         net (fo=16, routed)          2.214    24.225    TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X10Y68         LUT2 (Prop_lut2_I0_O)        0.124    24.349 r  TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_count[0]_i_1/O
                         net (fo=1, routed)           0.000    24.349    TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in[0]
    SLICE_X10Y68         FDCE                                         r  TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.643    34.976    TAIGA_i/mdm_1/U0/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.067 r  TAIGA_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/O
                         net (fo=444, routed)         1.487    36.553    TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X10Y68         FDCE                                         r  TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_count_reg[0]/C
                         clock pessimism              0.288    36.841    
                         clock uncertainty           -0.035    36.806    
    SLICE_X10Y68         FDCE (Setup_fdce_C_D)        0.077    36.883    TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_count_reg[0]
  -------------------------------------------------------------------
                         required time                         36.883    
                         arrival time                         -24.349    
  -------------------------------------------------------------------
                         slack                                 12.534    

Slack (MET) :             12.549ns  (required time - arrival time)
  Source:                 TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/C
                            (falling edge-triggered cell FDRE clocked by TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_count_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise@33.333ns - TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        4.017ns  (logic 0.857ns (21.334%)  route 3.160ns (78.666%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.183ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.220ns = ( 36.553 - 33.333 ) 
    Source Clock Delay      (SCD):    3.692ns = ( 20.358 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.921    18.587    TAIGA_i/mdm_1/U0/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    18.688 f  TAIGA_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/O
                         net (fo=444, routed)         1.670    20.358    TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/PORT_Selector_reg[1]
    SLICE_X11Y31         FDRE                                         r  TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y31         FDRE (Prop_fdre_C_Q)         0.459    20.817 r  TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/Q
                         net (fo=1, routed)           0.275    21.092    TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sync
    SLICE_X10Y31         LUT6 (Prop_lut6_I4_O)        0.124    21.216 r  TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Dbg_Shift_31_INST_0_i_1/O
                         net (fo=4, routed)           0.671    21.887    TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Dbg_Shift_31_INST_0_i_1_n_2279
    SLICE_X11Y32         LUT6 (Prop_lut6_I1_O)        0.124    22.011 r  TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Dbg_Shift_31_INST_0/O
                         net (fo=16, routed)          2.214    24.225    TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X10Y68         LUT3 (Prop_lut3_I0_O)        0.150    24.375 r  TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_count[1]_i_1/O
                         net (fo=1, routed)           0.000    24.375    TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in[1]
    SLICE_X10Y68         FDCE                                         r  TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.643    34.976    TAIGA_i/mdm_1/U0/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.067 r  TAIGA_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/O
                         net (fo=444, routed)         1.487    36.553    TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X10Y68         FDCE                                         r  TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_count_reg[1]/C
                         clock pessimism              0.288    36.841    
                         clock uncertainty           -0.035    36.806    
    SLICE_X10Y68         FDCE (Setup_fdce_C_D)        0.118    36.924    TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_count_reg[1]
  -------------------------------------------------------------------
                         required time                         36.924    
                         arrival time                         -24.375    
  -------------------------------------------------------------------
                         slack                                 12.549    

Slack (MET) :             12.647ns  (required time - arrival time)
  Source:                 TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/C
                            (falling edge-triggered cell FDRE clocked by TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_count_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise@33.333ns - TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        3.826ns  (logic 0.831ns (21.720%)  route 2.995ns (78.280%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.190ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.213ns = ( 36.546 - 33.333 ) 
    Source Clock Delay      (SCD):    3.692ns = ( 20.358 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.921    18.587    TAIGA_i/mdm_1/U0/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    18.688 f  TAIGA_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/O
                         net (fo=444, routed)         1.670    20.358    TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/PORT_Selector_reg[1]
    SLICE_X11Y31         FDRE                                         r  TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y31         FDRE (Prop_fdre_C_Q)         0.459    20.817 r  TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/Q
                         net (fo=1, routed)           0.275    21.092    TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sync
    SLICE_X10Y31         LUT6 (Prop_lut6_I4_O)        0.124    21.216 r  TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Dbg_Shift_31_INST_0_i_1/O
                         net (fo=4, routed)           0.671    21.887    TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Dbg_Shift_31_INST_0_i_1_n_2279
    SLICE_X11Y32         LUT6 (Prop_lut6_I1_O)        0.124    22.011 r  TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Dbg_Shift_31_INST_0/O
                         net (fo=16, routed)          2.049    24.060    TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X15Y70         LUT6 (Prop_lut6_I0_O)        0.124    24.184 r  TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_count[7]_i_1/O
                         net (fo=1, routed)           0.000    24.184    TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in[7]
    SLICE_X15Y70         FDCE                                         r  TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.643    34.976    TAIGA_i/mdm_1/U0/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.067 r  TAIGA_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/O
                         net (fo=444, routed)         1.480    36.546    TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X15Y70         FDCE                                         r  TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_count_reg[7]/C
                         clock pessimism              0.288    36.834    
                         clock uncertainty           -0.035    36.799    
    SLICE_X15Y70         FDCE (Setup_fdce_C_D)        0.032    36.831    TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_count_reg[7]
  -------------------------------------------------------------------
                         required time                         36.831    
                         arrival time                         -24.184    
  -------------------------------------------------------------------
                         slack                                 12.647    

Slack (MET) :             12.845ns  (required time - arrival time)
  Source:                 TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/C
                            (falling edge-triggered cell FDRE clocked by TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_count_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise@33.333ns - TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        3.623ns  (logic 0.831ns (22.936%)  route 2.792ns (77.064%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.194ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.209ns = ( 36.542 - 33.333 ) 
    Source Clock Delay      (SCD):    3.692ns = ( 20.358 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.921    18.587    TAIGA_i/mdm_1/U0/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    18.688 f  TAIGA_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/O
                         net (fo=444, routed)         1.670    20.358    TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/PORT_Selector_reg[1]
    SLICE_X11Y31         FDRE                                         r  TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y31         FDRE (Prop_fdre_C_Q)         0.459    20.817 r  TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/Q
                         net (fo=1, routed)           0.275    21.092    TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sync
    SLICE_X10Y31         LUT6 (Prop_lut6_I4_O)        0.124    21.216 r  TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Dbg_Shift_31_INST_0_i_1/O
                         net (fo=4, routed)           0.671    21.887    TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Dbg_Shift_31_INST_0_i_1_n_2279
    SLICE_X11Y32         LUT6 (Prop_lut6_I1_O)        0.124    22.011 r  TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Dbg_Shift_31_INST_0/O
                         net (fo=16, routed)          1.846    23.857    TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X17Y72         LUT6 (Prop_lut6_I0_O)        0.124    23.981 r  TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_count[4]_i_1/O
                         net (fo=1, routed)           0.000    23.981    TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in[4]
    SLICE_X17Y72         FDCE                                         r  TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.643    34.976    TAIGA_i/mdm_1/U0/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.067 r  TAIGA_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/O
                         net (fo=444, routed)         1.476    36.542    TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X17Y72         FDCE                                         r  TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_count_reg[4]/C
                         clock pessimism              0.288    36.830    
                         clock uncertainty           -0.035    36.795    
    SLICE_X17Y72         FDCE (Setup_fdce_C_D)        0.031    36.826    TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_count_reg[4]
  -------------------------------------------------------------------
                         required time                         36.826    
                         arrival time                         -23.981    
  -------------------------------------------------------------------
                         slack                                 12.845    

Slack (MET) :             12.847ns  (required time - arrival time)
  Source:                 TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/C
                            (falling edge-triggered cell FDRE clocked by TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_count_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise@33.333ns - TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        3.619ns  (logic 0.831ns (22.961%)  route 2.788ns (77.039%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.194ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.209ns = ( 36.542 - 33.333 ) 
    Source Clock Delay      (SCD):    3.692ns = ( 20.358 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.921    18.587    TAIGA_i/mdm_1/U0/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    18.688 f  TAIGA_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/O
                         net (fo=444, routed)         1.670    20.358    TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/PORT_Selector_reg[1]
    SLICE_X11Y31         FDRE                                         r  TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y31         FDRE (Prop_fdre_C_Q)         0.459    20.817 r  TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/Q
                         net (fo=1, routed)           0.275    21.092    TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sync
    SLICE_X10Y31         LUT6 (Prop_lut6_I4_O)        0.124    21.216 r  TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Dbg_Shift_31_INST_0_i_1/O
                         net (fo=4, routed)           0.671    21.887    TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Dbg_Shift_31_INST_0_i_1_n_2279
    SLICE_X11Y32         LUT6 (Prop_lut6_I1_O)        0.124    22.011 r  TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Dbg_Shift_31_INST_0/O
                         net (fo=16, routed)          1.842    23.853    TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X17Y72         LUT4 (Prop_lut4_I0_O)        0.124    23.977 r  TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_count[2]_i_1/O
                         net (fo=1, routed)           0.000    23.977    TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in[2]
    SLICE_X17Y72         FDCE                                         r  TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.643    34.976    TAIGA_i/mdm_1/U0/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.067 r  TAIGA_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/O
                         net (fo=444, routed)         1.476    36.542    TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X17Y72         FDCE                                         r  TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_count_reg[2]/C
                         clock pessimism              0.288    36.830    
                         clock uncertainty           -0.035    36.795    
    SLICE_X17Y72         FDCE (Setup_fdce_C_D)        0.029    36.824    TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_count_reg[2]
  -------------------------------------------------------------------
                         required time                         36.824    
                         arrival time                         -23.977    
  -------------------------------------------------------------------
                         slack                                 12.847    

Slack (MET) :             12.899ns  (required time - arrival time)
  Source:                 TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/C
                            (falling edge-triggered cell FDRE clocked by TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_count_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise@33.333ns - TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        3.613ns  (logic 0.825ns (22.833%)  route 2.788ns (77.167%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.194ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.209ns = ( 36.542 - 33.333 ) 
    Source Clock Delay      (SCD):    3.692ns = ( 20.358 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.921    18.587    TAIGA_i/mdm_1/U0/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    18.688 f  TAIGA_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/O
                         net (fo=444, routed)         1.670    20.358    TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/PORT_Selector_reg[1]
    SLICE_X11Y31         FDRE                                         r  TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y31         FDRE (Prop_fdre_C_Q)         0.459    20.817 r  TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/Q
                         net (fo=1, routed)           0.275    21.092    TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sync
    SLICE_X10Y31         LUT6 (Prop_lut6_I4_O)        0.124    21.216 r  TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Dbg_Shift_31_INST_0_i_1/O
                         net (fo=4, routed)           0.671    21.887    TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Dbg_Shift_31_INST_0_i_1_n_2279
    SLICE_X11Y32         LUT6 (Prop_lut6_I1_O)        0.124    22.011 r  TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Dbg_Shift_31_INST_0/O
                         net (fo=16, routed)          1.842    23.853    TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X17Y72         LUT5 (Prop_lut5_I0_O)        0.118    23.971 r  TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_count[3]_i_1/O
                         net (fo=1, routed)           0.000    23.971    TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in[3]
    SLICE_X17Y72         FDCE                                         r  TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.643    34.976    TAIGA_i/mdm_1/U0/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.067 r  TAIGA_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/O
                         net (fo=444, routed)         1.476    36.542    TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X17Y72         FDCE                                         r  TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_count_reg[3]/C
                         clock pessimism              0.288    36.830    
                         clock uncertainty           -0.035    36.795    
    SLICE_X17Y72         FDCE (Setup_fdce_C_D)        0.075    36.870    TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_count_reg[3]
  -------------------------------------------------------------------
                         required time                         36.870    
                         arrival time                         -23.971    
  -------------------------------------------------------------------
                         slack                                 12.899    

Slack (MET) :             13.268ns  (required time - arrival time)
  Source:                 TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/CE
                            (falling edge-triggered cell FDRE clocked by TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK fall@16.667ns - TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        3.101ns  (logic 0.897ns (28.924%)  route 2.204ns (71.076%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.231ns = ( 19.898 - 16.667 ) 
    Source Clock Delay      (SCD):    3.694ns
    Clock Pessimism Removal (CPR):    0.403ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.921     1.921    TAIGA_i/mdm_1/U0/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     2.022 r  TAIGA_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/O
                         net (fo=444, routed)         1.672     3.694    TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/PORT_Selector_reg[1]
    SLICE_X8Y32          FDCE                                         r  TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y32          FDCE (Prop_fdce_C_Q)         0.478     4.172 r  TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[4]/Q
                         net (fo=3, routed)           1.318     5.490    TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter[4]
    SLICE_X9Y32          LUT6 (Prop_lut6_I3_O)        0.295     5.785 r  TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE_i_2/O
                         net (fo=1, routed)           0.555     6.340    TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE_i_2_n_2279
    SLICE_X11Y32         LUT5 (Prop_lut5_I2_O)        0.124     6.464 r  TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE_i_1/O
                         net (fo=1, routed)           0.331     6.795    TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CE
    SLICE_X11Y31         FDRE                                         r  TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/CE
  -------------------------------------------------------------------    -------------------

                         (clock TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.643    18.309    TAIGA_i/mdm_1/U0/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    18.400 f  TAIGA_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/O
                         net (fo=444, routed)         1.497    19.898    TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/PORT_Selector_reg[1]
    SLICE_X11Y31         FDRE                                         r  TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/C  (IS_INVERTED)
                         clock pessimism              0.403    20.300    
                         clock uncertainty           -0.035    20.265    
    SLICE_X11Y31         FDRE (Setup_fdre_C_CE)      -0.202    20.063    TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE
  -------------------------------------------------------------------
                         required time                         20.063    
                         arrival time                          -6.795    
  -------------------------------------------------------------------
                         slack                                 13.268    

Slack (MET) :             13.563ns  (required time - arrival time)
  Source:                 TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/C
                            (falling edge-triggered cell FDRE clocked by TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            TAIGA_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_count_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise@33.333ns - TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        3.119ns  (logic 0.831ns (26.643%)  route 2.288ns (73.356%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.227ns = ( 36.560 - 33.333 ) 
    Source Clock Delay      (SCD):    3.692ns = ( 20.358 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.437ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.921    18.587    TAIGA_i/mdm_1/U0/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    18.688 f  TAIGA_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/O
                         net (fo=444, routed)         1.670    20.358    TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/PORT_Selector_reg[1]
    SLICE_X11Y31         FDRE                                         r  TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y31         FDRE (Prop_fdre_C_Q)         0.459    20.817 r  TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/Q
                         net (fo=1, routed)           0.275    21.092    TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sync
    SLICE_X10Y31         LUT6 (Prop_lut6_I4_O)        0.124    21.216 r  TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Dbg_Shift_31_INST_0_i_1/O
                         net (fo=4, routed)           0.671    21.887    TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Dbg_Shift_31_INST_0_i_1_n_2279
    SLICE_X11Y32         LUT6 (Prop_lut6_I1_O)        0.124    22.011 r  TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Dbg_Shift_31_INST_0/O
                         net (fo=16, routed)          1.342    23.353    TAIGA_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X12Y27         LUT6 (Prop_lut6_I0_O)        0.124    23.477 r  TAIGA_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_count[7]_i_1/O
                         net (fo=1, routed)           0.000    23.477    TAIGA_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in[7]
    SLICE_X12Y27         FDCE                                         r  TAIGA_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.643    34.976    TAIGA_i/mdm_1/U0/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.067 r  TAIGA_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/O
                         net (fo=444, routed)         1.493    36.560    TAIGA_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X12Y27         FDCE                                         r  TAIGA_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_count_reg[7]/C
                         clock pessimism              0.437    36.997    
                         clock uncertainty           -0.035    36.961    
    SLICE_X12Y27         FDCE (Setup_fdce_C_D)        0.079    37.040    TAIGA_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_count_reg[7]
  -------------------------------------------------------------------
                         required time                         37.040    
                         arrival time                         -23.477    
  -------------------------------------------------------------------
                         slack                                 13.563    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_datain_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_datain_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise@0.000ns - TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.141ns (38.108%)  route 0.229ns (61.892%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.735ns
    Source Clock Delay      (SCD):    1.345ns
    Clock Pessimism Removal (CPR):    0.127ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.772     0.772    TAIGA_i/mdm_1/U0/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.798 r  TAIGA_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/O
                         net (fo=444, routed)         0.548     1.345    TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X21Y78         FDCE                                         r  TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_datain_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y78         FDCE (Prop_fdce_C_Q)         0.141     1.486 r  TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_datain_reg[6]/Q
                         net (fo=2, routed)           0.229     1.715    TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_datain_reg_n_2279_[6]
    SLICE_X25Y78         FDCE                                         r  TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_datain_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.891     0.891    TAIGA_i/mdm_1/U0/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.920 r  TAIGA_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/O
                         net (fo=444, routed)         0.815     1.735    TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X25Y78         FDCE                                         r  TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_datain_reg[5]/C
                         clock pessimism             -0.127     1.608    
    SLICE_X25Y78         FDCE (Hold_fdce_C_D)         0.072     1.680    TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_datain_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.680    
                         arrival time                           1.715    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_datain_reg[24]/C
                            (rising edge-triggered cell FDCE clocked by TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_datain_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise@0.000ns - TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.141ns (33.397%)  route 0.281ns (66.603%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.742ns
    Source Clock Delay      (SCD):    1.345ns
    Clock Pessimism Removal (CPR):    0.127ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.772     0.772    TAIGA_i/mdm_1/U0/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.798 r  TAIGA_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/O
                         net (fo=444, routed)         0.548     1.345    TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X21Y78         FDCE                                         r  TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_datain_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y78         FDCE (Prop_fdce_C_Q)         0.141     1.486 r  TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_datain_reg[24]/Q
                         net (fo=3, routed)           0.281     1.768    TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_datain_reg_n_2279_[24]
    SLICE_X23Y85         FDCE                                         r  TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_datain_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.891     0.891    TAIGA_i/mdm_1/U0/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.920 r  TAIGA_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/O
                         net (fo=444, routed)         0.822     1.742    TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X23Y85         FDCE                                         r  TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_datain_reg[23]/C
                         clock pessimism             -0.127     1.615    
    SLICE_X23Y85         FDCE (Hold_fdce_C_D)         0.070     1.685    TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_datain_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.685    
                         arrival time                           1.768    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 TAIGA_i/mdm_1/U0/MDM_Core_I1/Config_Reg_reg[25]/C
                            (rising edge-triggered cell FDPE clocked by TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            TAIGA_i/mdm_1/U0/MDM_Core_I1/Config_Reg_reg[12]_srl13_MDM_Core_I1_Config_Reg_reg_c_11/D
                            (rising edge-triggered cell SRL16E clocked by TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise@0.000ns - TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.511%)  route 0.113ns (44.489%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.744ns
    Source Clock Delay      (SCD):    1.355ns
    Clock Pessimism Removal (CPR):    0.375ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.772     0.772    TAIGA_i/mdm_1/U0/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.798 r  TAIGA_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/O
                         net (fo=444, routed)         0.558     1.355    TAIGA_i/mdm_1/U0/MDM_Core_I1/PORT_Selector_reg[1]_0
    SLICE_X11Y30         FDPE                                         r  TAIGA_i/mdm_1/U0/MDM_Core_I1/Config_Reg_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y30         FDPE (Prop_fdpe_C_Q)         0.141     1.496 r  TAIGA_i/mdm_1/U0/MDM_Core_I1/Config_Reg_reg[25]/Q
                         net (fo=1, routed)           0.113     1.609    TAIGA_i/mdm_1/U0/MDM_Core_I1/Config_Reg_reg_n_2279_[25]
    SLICE_X10Y30         SRL16E                                       r  TAIGA_i/mdm_1/U0/MDM_Core_I1/Config_Reg_reg[12]_srl13_MDM_Core_I1_Config_Reg_reg_c_11/D
  -------------------------------------------------------------------    -------------------

                         (clock TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.891     0.891    TAIGA_i/mdm_1/U0/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.920 r  TAIGA_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/O
                         net (fo=444, routed)         0.824     1.744    TAIGA_i/mdm_1/U0/MDM_Core_I1/PORT_Selector_reg[1]_0
    SLICE_X10Y30         SRL16E                                       r  TAIGA_i/mdm_1/U0/MDM_Core_I1/Config_Reg_reg[12]_srl13_MDM_Core_I1_Config_Reg_reg_c_11/CLK
                         clock pessimism             -0.375     1.368    
    SLICE_X10Y30         SRL16E (Hold_srl16e_CLK_D)
                                                      0.117     1.485    TAIGA_i/mdm_1/U0/MDM_Core_I1/Config_Reg_reg[12]_srl13_MDM_Core_I1_Config_Reg_reg_c_11
  -------------------------------------------------------------------
                         required time                         -1.485    
                         arrival time                           1.609    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 TAIGA_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_count_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            TAIGA_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_count_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise@0.000ns - TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.186ns (67.504%)  route 0.090ns (32.496%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.741ns
    Source Clock Delay      (SCD):    1.353ns
    Clock Pessimism Removal (CPR):    0.374ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.772     0.772    TAIGA_i/mdm_1/U0/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.798 r  TAIGA_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/O
                         net (fo=444, routed)         0.556     1.353    TAIGA_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X13Y27         FDCE                                         r  TAIGA_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y27         FDCE (Prop_fdce_C_Q)         0.141     1.494 r  TAIGA_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_count_reg[5]/Q
                         net (fo=8, routed)           0.090     1.584    TAIGA_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/sel0[1]
    SLICE_X12Y27         LUT6 (Prop_lut6_I3_O)        0.045     1.629 r  TAIGA_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_count[7]_i_1/O
                         net (fo=1, routed)           0.000     1.629    TAIGA_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in[7]
    SLICE_X12Y27         FDCE                                         r  TAIGA_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.891     0.891    TAIGA_i/mdm_1/U0/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.920 r  TAIGA_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/O
                         net (fo=444, routed)         0.821     1.741    TAIGA_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X12Y27         FDCE                                         r  TAIGA_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_count_reg[7]/C
                         clock pessimism             -0.374     1.366    
    SLICE_X12Y27         FDCE (Hold_fdce_C_D)         0.121     1.487    TAIGA_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_count_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.487    
                         arrival time                           1.629    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 TAIGA_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/sync_stop_CPU/Single_Synchronize.use_async_reset.sync_reg/C
                            (rising edge-triggered cell FDCE clocked by TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            TAIGA_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/status_reg_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise@0.000ns - TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.483ns  (logic 0.141ns (29.172%)  route 0.342ns (70.828%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.736ns
    Source Clock Delay      (SCD):    1.344ns
    Clock Pessimism Removal (CPR):    0.127ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.772     0.772    TAIGA_i/mdm_1/U0/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.798 r  TAIGA_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/O
                         net (fo=444, routed)         0.547     1.344    TAIGA_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/sync_stop_CPU/Dbg_Clk
    SLICE_X22Y25         FDCE                                         r  TAIGA_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/sync_stop_CPU/Single_Synchronize.use_async_reset.sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y25         FDCE (Prop_fdce_C_Q)         0.141     1.485 r  TAIGA_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/sync_stop_CPU/Single_Synchronize.use_async_reset.sync_reg/Q
                         net (fo=1, routed)           0.342     1.828    TAIGA_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/sync_stop_CPU_n_2279
    SLICE_X15Y26         FDCE                                         r  TAIGA_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/status_reg_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.891     0.891    TAIGA_i/mdm_1/U0/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.920 r  TAIGA_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/O
                         net (fo=444, routed)         0.816     1.736    TAIGA_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X15Y26         FDCE                                         r  TAIGA_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/status_reg_reg[16]/C
                         clock pessimism             -0.127     1.609    
    SLICE_X15Y26         FDCE (Hold_fdce_C_D)         0.070     1.679    TAIGA_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/status_reg_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.679    
                         arrival time                           1.828    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/sync_sleep/Single_Synchronize.use_async_reset.sync_reg/C
                            (rising edge-triggered cell FDCE clocked by TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/status_reg_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise@0.000ns - TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.141ns (53.385%)  route 0.123ns (46.615%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.740ns
    Source Clock Delay      (SCD):    1.348ns
    Clock Pessimism Removal (CPR):    0.356ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.772     0.772    TAIGA_i/mdm_1/U0/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.798 r  TAIGA_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/O
                         net (fo=444, routed)         0.551     1.348    TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/sync_sleep/Dbg_Clk
    SLICE_X21Y81         FDCE                                         r  TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/sync_sleep/Single_Synchronize.use_async_reset.sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y81         FDCE (Prop_fdce_C_Q)         0.141     1.489 r  TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/sync_sleep/Single_Synchronize.use_async_reset.sync_reg/Q
                         net (fo=1, routed)           0.123     1.612    TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/sync_sleep_n_2279
    SLICE_X18Y80         FDCE                                         r  TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/status_reg_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.891     0.891    TAIGA_i/mdm_1/U0/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.920 r  TAIGA_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/O
                         net (fo=444, routed)         0.820     1.740    TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X18Y80         FDCE                                         r  TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/status_reg_reg[27]/C
                         clock pessimism             -0.356     1.383    
    SLICE_X18Y80         FDCE (Hold_fdce_C_D)         0.070     1.453    TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/status_reg_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.453    
                         arrival time                           1.612    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/sync_dbg_hit/sync_bits[1].sync_bit/Single_Synchronize.use_async_reset.sync_reg/C
                            (rising edge-triggered cell FDCE clocked by TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/status_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise@0.000ns - TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.742ns
    Source Clock Delay      (SCD):    1.351ns
    Clock Pessimism Removal (CPR):    0.375ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.772     0.772    TAIGA_i/mdm_1/U0/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.798 r  TAIGA_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/O
                         net (fo=444, routed)         0.554     1.351    TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/sync_dbg_hit/sync_bits[1].sync_bit/Dbg_Clk
    SLICE_X17Y81         FDCE                                         r  TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/sync_dbg_hit/sync_bits[1].sync_bit/Single_Synchronize.use_async_reset.sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y81         FDCE (Prop_fdce_C_Q)         0.141     1.492 r  TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/sync_dbg_hit/sync_bits[1].sync_bit/Single_Synchronize.use_async_reset.sync_reg/Q
                         net (fo=1, routed)           0.110     1.602    TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/sync_dbg_hit_n_2280
    SLICE_X17Y82         FDCE                                         r  TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/status_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.891     0.891    TAIGA_i/mdm_1/U0/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.920 r  TAIGA_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/O
                         net (fo=444, routed)         0.822     1.742    TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X17Y82         FDCE                                         r  TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/status_reg_reg[1]/C
                         clock pessimism             -0.375     1.366    
    SLICE_X17Y82         FDCE (Hold_fdce_C_D)         0.071     1.437    TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/status_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.437    
                         arrival time                           1.602    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 TAIGA_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_datain_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            TAIGA_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/New_Instr_Reg_TCK_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise@0.000ns - TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.141ns (52.553%)  route 0.127ns (47.447%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.742ns
    Source Clock Delay      (SCD):    1.353ns
    Clock Pessimism Removal (CPR):    0.355ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.772     0.772    TAIGA_i/mdm_1/U0/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.798 r  TAIGA_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/O
                         net (fo=444, routed)         0.556     1.353    TAIGA_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X9Y27          FDCE                                         r  TAIGA_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_datain_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y27          FDCE (Prop_fdce_C_Q)         0.141     1.494 r  TAIGA_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_datain_reg[13]/Q
                         net (fo=2, routed)           0.127     1.622    TAIGA_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_datain_reg_n_2279_[13]
    SLICE_X7Y28          FDCE                                         r  TAIGA_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/New_Instr_Reg_TCK_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.891     0.891    TAIGA_i/mdm_1/U0/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.920 r  TAIGA_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/O
                         net (fo=444, routed)         0.822     1.742    TAIGA_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X7Y28          FDCE                                         r  TAIGA_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/New_Instr_Reg_TCK_reg[12]/C
                         clock pessimism             -0.355     1.386    
    SLICE_X7Y28          FDCE (Hold_fdce_C_D)         0.070     1.456    TAIGA_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/New_Instr_Reg_TCK_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.456    
                         arrival time                           1.622    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_datain_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_datain_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise@0.000ns - TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.481ns  (logic 0.141ns (29.337%)  route 0.340ns (70.663%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.744ns
    Source Clock Delay      (SCD):    1.353ns
    Clock Pessimism Removal (CPR):    0.127ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.772     0.772    TAIGA_i/mdm_1/U0/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.798 r  TAIGA_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/O
                         net (fo=444, routed)         0.556     1.353    TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X23Y60         FDCE                                         r  TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_datain_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y60         FDCE (Prop_fdce_C_Q)         0.141     1.494 r  TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_datain_reg[12]/Q
                         net (fo=2, routed)           0.340     1.834    TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_datain_reg_n_2279_[12]
    SLICE_X20Y63         FDCE                                         r  TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_datain_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.891     0.891    TAIGA_i/mdm_1/U0/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.920 r  TAIGA_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/O
                         net (fo=444, routed)         0.824     1.744    TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X20Y63         FDCE                                         r  TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_datain_reg[11]/C
                         clock pessimism             -0.127     1.617    
    SLICE_X20Y63         FDCE (Hold_fdce_C_D)         0.052     1.669    TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_datain_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.669    
                         arrival time                           1.834    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_datain_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_datain_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise@0.000ns - TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.499ns  (logic 0.141ns (28.236%)  route 0.358ns (71.764%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.741ns
    Source Clock Delay      (SCD):    1.351ns
    Clock Pessimism Removal (CPR):    0.127ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.772     0.772    TAIGA_i/mdm_1/U0/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.798 r  TAIGA_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/O
                         net (fo=444, routed)         0.554     1.351    TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X23Y85         FDCE                                         r  TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_datain_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y85         FDCE (Prop_fdce_C_Q)         0.141     1.492 r  TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_datain_reg[23]/Q
                         net (fo=3, routed)           0.358     1.851    TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_datain_reg_n_2279_[23]
    SLICE_X21Y82         FDCE                                         r  TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_datain_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.891     0.891    TAIGA_i/mdm_1/U0/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.920 r  TAIGA_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/O
                         net (fo=444, routed)         0.821     1.741    TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X21Y82         FDCE                                         r  TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_datain_reg[22]/C
                         clock pessimism             -0.127     1.614    
    SLICE_X21Y82         FDCE (Hold_fdce_C_D)         0.070     1.684    TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_datain_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.684    
                         arrival time                           1.851    
  -------------------------------------------------------------------
                         slack                                  0.167    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
Waveform(ns):       { 0.000 16.667 }
Period(ns):         33.333
Sources:            { TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I      n/a            2.155         33.333      31.178     BUFGCTRL_X0Y1  TAIGA_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/I
Min Period        n/a     FDCE/C      n/a            1.000         33.333      32.333     SLICE_X22Y86   TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Instr_Insert_Reg_En_1_reg/C
Min Period        n/a     FDCE/C      n/a            1.000         33.333      32.333     SLICE_X31Y84   TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/New_Dbg_Instr2_TCK_reg/C
Min Period        n/a     FDCE/C      n/a            1.000         33.333      32.333     SLICE_X19Y72   TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/New_Dbg_Instr_TCK_reg/C
Min Period        n/a     FDCE/C      n/a            1.000         33.333      32.333     SLICE_X29Y81   TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/New_Instr_Reg_TCK_reg[0]/C
Min Period        n/a     FDCE/C      n/a            1.000         33.333      32.333     SLICE_X21Y57   TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/New_Instr_Reg_TCK_reg[10]/C
Min Period        n/a     FDCE/C      n/a            1.000         33.333      32.333     SLICE_X23Y62   TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/New_Instr_Reg_TCK_reg[11]/C
Min Period        n/a     FDCE/C      n/a            1.000         33.333      32.333     SLICE_X30Y59   TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/New_Instr_Reg_TCK_reg[12]/C
Min Period        n/a     FDCE/C      n/a            1.000         33.333      32.333     SLICE_X25Y61   TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/New_Instr_Reg_TCK_reg[13]/C
Min Period        n/a     FDCE/C      n/a            1.000         33.333      32.333     SLICE_X25Y58   TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/New_Instr_Reg_TCK_reg[14]/C
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         16.666      15.686     SLICE_X16Y69   TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/SRL16E_1/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         16.666      15.686     SLICE_X16Y69   TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/SRL16E_7/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         16.666      15.686     SLICE_X16Y71   TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/The_Cache_Addresses[1].SRL16E_Cache_I/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         16.666      15.686     SLICE_X16Y71   TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/The_Cache_Addresses[2].SRL16E_Cache_I/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         16.666      15.686     SLICE_X16Y71   TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/The_Cache_Addresses[3].SRL16E_Cache_I/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         16.666      15.686     SLICE_X16Y71   TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/The_Cache_Addresses[4].SRL16E_Cache_I/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         16.666      15.686     SLICE_X16Y71   TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/The_Cache_Addresses[5].SRL16E_Cache_I/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         16.666      15.686     SLICE_X16Y71   TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/The_Cache_Addresses[6].SRL16E_Cache_I/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         16.666      15.686     SLICE_X16Y71   TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/The_Cache_Addresses[7].SRL16E_Cache_I/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         16.666      15.686     SLICE_X16Y71   TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/The_Cache_Addresses[8].SRL16E_Cache_I/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         16.667      15.686     SLICE_X16Y69   TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/SRL16E_1/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         16.667      15.686     SLICE_X16Y69   TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/SRL16E_1/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         16.667      15.686     SLICE_X16Y70   TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/SRL16E_2/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         16.667      15.686     SLICE_X16Y70   TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/SRL16E_2/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         16.667      15.686     SLICE_X16Y70   TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/SRL16E_3/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         16.667      15.686     SLICE_X16Y70   TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/SRL16E_3/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         16.667      15.686     SLICE_X16Y70   TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/SRL16E_4/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         16.667      15.686     SLICE_X16Y70   TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/SRL16E_4/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         16.667      15.686     SLICE_X16Y69   TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/SRL16E_7/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         16.667      15.686     SLICE_X16Y69   TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/SRL16E_7/Use_unisim.MB_SRL16E_I1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
  To Clock:  TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE

Setup :            0  Failing Endpoints,  Worst Slack        8.850ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.263ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       16.167ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.850ns  (required time - arrival time)
  Source:                 TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/C
                            (falling edge-triggered cell FDCE clocked by TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/normal_stop_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        7.383ns  (logic 1.132ns (15.332%)  route 6.251ns (84.668%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.192ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.212ns = ( 36.545 - 33.333 ) 
    Source Clock Delay      (SCD):    3.695ns = ( 20.362 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.291ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.924    18.591    TAIGA_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    18.692 f  TAIGA_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=52, routed)          1.670    20.362    TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X10Y31         FDCE                                         r  TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y31         FDCE (Prop_fdce_C_Q)         0.524    20.886 r  TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Q
                         net (fo=45, routed)          1.305    22.191    TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/data_cmd_noblock
    SLICE_X13Y34         LUT4 (Prop_lut4_I2_O)        0.152    22.343 r  TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Dbg_Reg_En_1[3]_INST_0/O
                         net (fo=6, routed)           1.448    23.791    TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[3]
    SLICE_X19Y41         LUT5 (Prop_lut5_I3_O)        0.332    24.123 r  TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/normal_stop_TClk_i_3/O
                         net (fo=1, routed)           0.798    24.922    TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/normal_stop_TClk_i_3_n_2279
    SLICE_X17Y41         LUT6 (Prop_lut6_I1_O)        0.124    25.046 r  TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/normal_stop_TClk_i_1/O
                         net (fo=9, routed)           2.700    27.745    TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X25Y83         FDCE                                         r  TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/normal_stop_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.643    34.976    TAIGA_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    35.067 r  TAIGA_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=52, routed)          1.478    36.545    TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X25Y83         FDCE                                         r  TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/normal_stop_TClk_reg/C
                         clock pessimism              0.291    36.836    
                         clock uncertainty           -0.035    36.801    
    SLICE_X25Y83         FDCE (Setup_fdce_C_CE)      -0.205    36.596    TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/normal_stop_TClk_reg
  -------------------------------------------------------------------
                         required time                         36.596    
                         arrival time                         -27.745    
  -------------------------------------------------------------------
                         slack                                  8.850    

Slack (MET) :             8.910ns  (required time - arrival time)
  Source:                 TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/C
                            (falling edge-triggered cell FDCE clocked by TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/control_reg_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        7.327ns  (logic 1.132ns (15.450%)  route 6.195ns (84.550%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.189ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.215ns = ( 36.548 - 33.333 ) 
    Source Clock Delay      (SCD):    3.695ns = ( 20.362 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.291ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.924    18.591    TAIGA_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    18.692 f  TAIGA_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=52, routed)          1.670    20.362    TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X10Y31         FDCE                                         r  TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y31         FDCE (Prop_fdce_C_Q)         0.524    20.886 r  TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Q
                         net (fo=45, routed)          1.305    22.191    TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/data_cmd_noblock
    SLICE_X13Y34         LUT4 (Prop_lut4_I2_O)        0.152    22.343 r  TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Dbg_Reg_En_1[3]_INST_0/O
                         net (fo=6, routed)           1.448    23.791    TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[3]
    SLICE_X19Y41         LUT5 (Prop_lut5_I3_O)        0.332    24.123 r  TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/normal_stop_TClk_i_3/O
                         net (fo=1, routed)           0.798    24.922    TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/normal_stop_TClk_i_3_n_2279
    SLICE_X17Y41         LUT6 (Prop_lut6_I1_O)        0.124    25.046 r  TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/normal_stop_TClk_i_1/O
                         net (fo=9, routed)           2.643    27.688    TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X26Y82         FDCE                                         r  TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/control_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.643    34.976    TAIGA_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    35.067 r  TAIGA_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=52, routed)          1.481    36.548    TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X26Y82         FDCE                                         r  TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/control_reg_reg[0]/C
                         clock pessimism              0.291    36.839    
                         clock uncertainty           -0.035    36.804    
    SLICE_X26Y82         FDCE (Setup_fdce_C_CE)      -0.205    36.599    TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/control_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         36.599    
                         arrival time                         -27.688    
  -------------------------------------------------------------------
                         slack                                  8.910    

Slack (MET) :             8.910ns  (required time - arrival time)
  Source:                 TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/C
                            (falling edge-triggered cell FDCE clocked by TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/control_reg_reg[8]/CE
                            (rising edge-triggered cell FDCE clocked by TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        7.327ns  (logic 1.132ns (15.450%)  route 6.195ns (84.550%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.189ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.215ns = ( 36.548 - 33.333 ) 
    Source Clock Delay      (SCD):    3.695ns = ( 20.362 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.291ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.924    18.591    TAIGA_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    18.692 f  TAIGA_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=52, routed)          1.670    20.362    TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X10Y31         FDCE                                         r  TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y31         FDCE (Prop_fdce_C_Q)         0.524    20.886 r  TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Q
                         net (fo=45, routed)          1.305    22.191    TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/data_cmd_noblock
    SLICE_X13Y34         LUT4 (Prop_lut4_I2_O)        0.152    22.343 r  TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Dbg_Reg_En_1[3]_INST_0/O
                         net (fo=6, routed)           1.448    23.791    TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[3]
    SLICE_X19Y41         LUT5 (Prop_lut5_I3_O)        0.332    24.123 r  TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/normal_stop_TClk_i_3/O
                         net (fo=1, routed)           0.798    24.922    TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/normal_stop_TClk_i_3_n_2279
    SLICE_X17Y41         LUT6 (Prop_lut6_I1_O)        0.124    25.046 r  TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/normal_stop_TClk_i_1/O
                         net (fo=9, routed)           2.643    27.688    TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X26Y82         FDCE                                         r  TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/control_reg_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.643    34.976    TAIGA_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    35.067 r  TAIGA_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=52, routed)          1.481    36.548    TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X26Y82         FDCE                                         r  TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/control_reg_reg[8]/C
                         clock pessimism              0.291    36.839    
                         clock uncertainty           -0.035    36.804    
    SLICE_X26Y82         FDCE (Setup_fdce_C_CE)      -0.205    36.599    TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/control_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         36.599    
                         arrival time                         -27.688    
  -------------------------------------------------------------------
                         slack                                  8.910    

Slack (MET) :             9.168ns  (required time - arrival time)
  Source:                 TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/C
                            (falling edge-triggered cell FDCE clocked by TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/force_stop_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        7.101ns  (logic 1.132ns (15.943%)  route 5.969ns (84.057%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.193ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.211ns = ( 36.544 - 33.333 ) 
    Source Clock Delay      (SCD):    3.695ns = ( 20.362 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.291ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.924    18.591    TAIGA_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    18.692 f  TAIGA_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=52, routed)          1.670    20.362    TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X10Y31         FDCE                                         r  TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y31         FDCE (Prop_fdce_C_Q)         0.524    20.886 r  TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Q
                         net (fo=45, routed)          1.305    22.191    TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/data_cmd_noblock
    SLICE_X13Y34         LUT4 (Prop_lut4_I2_O)        0.152    22.343 r  TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Dbg_Reg_En_1[3]_INST_0/O
                         net (fo=6, routed)           1.448    23.791    TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[3]
    SLICE_X19Y41         LUT5 (Prop_lut5_I3_O)        0.332    24.123 r  TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/normal_stop_TClk_i_3/O
                         net (fo=1, routed)           0.798    24.922    TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/normal_stop_TClk_i_3_n_2279
    SLICE_X17Y41         LUT6 (Prop_lut6_I1_O)        0.124    25.046 r  TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/normal_stop_TClk_i_1/O
                         net (fo=9, routed)           2.417    27.462    TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X24Y82         FDCE                                         r  TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/force_stop_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.643    34.976    TAIGA_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    35.067 r  TAIGA_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=52, routed)          1.477    36.544    TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X24Y82         FDCE                                         r  TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/force_stop_TClk_reg/C
                         clock pessimism              0.291    36.835    
                         clock uncertainty           -0.035    36.800    
    SLICE_X24Y82         FDCE (Setup_fdce_C_CE)      -0.169    36.631    TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/force_stop_TClk_reg
  -------------------------------------------------------------------
                         required time                         36.631    
                         arrival time                         -27.462    
  -------------------------------------------------------------------
                         slack                                  9.168    

Slack (MET) :             9.485ns  (required time - arrival time)
  Source:                 TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/C
                            (falling edge-triggered cell FDCE clocked by TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/control_reg_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        6.780ns  (logic 1.132ns (16.696%)  route 5.648ns (83.304%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.197ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.207ns = ( 36.540 - 33.333 ) 
    Source Clock Delay      (SCD):    3.695ns = ( 20.362 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.291ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.924    18.591    TAIGA_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    18.692 f  TAIGA_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=52, routed)          1.670    20.362    TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X10Y31         FDCE                                         r  TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y31         FDCE (Prop_fdce_C_Q)         0.524    20.886 r  TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Q
                         net (fo=45, routed)          1.305    22.191    TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/data_cmd_noblock
    SLICE_X13Y34         LUT4 (Prop_lut4_I2_O)        0.152    22.343 r  TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Dbg_Reg_En_1[3]_INST_0/O
                         net (fo=6, routed)           1.448    23.791    TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[3]
    SLICE_X19Y41         LUT5 (Prop_lut5_I3_O)        0.332    24.123 r  TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/normal_stop_TClk_i_3/O
                         net (fo=1, routed)           0.798    24.922    TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/normal_stop_TClk_i_3_n_2279
    SLICE_X17Y41         LUT6 (Prop_lut6_I1_O)        0.124    25.046 r  TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/normal_stop_TClk_i_1/O
                         net (fo=9, routed)           2.096    27.142    TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X24Y78         FDCE                                         r  TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/control_reg_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.643    34.976    TAIGA_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    35.067 r  TAIGA_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=52, routed)          1.473    36.540    TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X24Y78         FDCE                                         r  TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/control_reg_reg[3]/C
                         clock pessimism              0.291    36.831    
                         clock uncertainty           -0.035    36.796    
    SLICE_X24Y78         FDCE (Setup_fdce_C_CE)      -0.169    36.627    TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/control_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         36.627    
                         arrival time                         -27.142    
  -------------------------------------------------------------------
                         slack                                  9.485    

Slack (MET) :             9.485ns  (required time - arrival time)
  Source:                 TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/C
                            (falling edge-triggered cell FDCE clocked by TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/control_reg_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        6.780ns  (logic 1.132ns (16.696%)  route 5.648ns (83.304%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.197ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.207ns = ( 36.540 - 33.333 ) 
    Source Clock Delay      (SCD):    3.695ns = ( 20.362 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.291ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.924    18.591    TAIGA_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    18.692 f  TAIGA_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=52, routed)          1.670    20.362    TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X10Y31         FDCE                                         r  TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y31         FDCE (Prop_fdce_C_Q)         0.524    20.886 r  TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Q
                         net (fo=45, routed)          1.305    22.191    TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/data_cmd_noblock
    SLICE_X13Y34         LUT4 (Prop_lut4_I2_O)        0.152    22.343 r  TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Dbg_Reg_En_1[3]_INST_0/O
                         net (fo=6, routed)           1.448    23.791    TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[3]
    SLICE_X19Y41         LUT5 (Prop_lut5_I3_O)        0.332    24.123 r  TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/normal_stop_TClk_i_3/O
                         net (fo=1, routed)           0.798    24.922    TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/normal_stop_TClk_i_3_n_2279
    SLICE_X17Y41         LUT6 (Prop_lut6_I1_O)        0.124    25.046 r  TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/normal_stop_TClk_i_1/O
                         net (fo=9, routed)           2.096    27.142    TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X24Y78         FDCE                                         r  TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/control_reg_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.643    34.976    TAIGA_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    35.067 r  TAIGA_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=52, routed)          1.473    36.540    TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X24Y78         FDCE                                         r  TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/control_reg_reg[4]/C
                         clock pessimism              0.291    36.831    
                         clock uncertainty           -0.035    36.796    
    SLICE_X24Y78         FDCE (Setup_fdce_C_CE)      -0.169    36.627    TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/control_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         36.627    
                         arrival time                         -27.142    
  -------------------------------------------------------------------
                         slack                                  9.485    

Slack (MET) :             9.485ns  (required time - arrival time)
  Source:                 TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/C
                            (falling edge-triggered cell FDCE clocked by TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/control_reg_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        6.780ns  (logic 1.132ns (16.696%)  route 5.648ns (83.304%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.197ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.207ns = ( 36.540 - 33.333 ) 
    Source Clock Delay      (SCD):    3.695ns = ( 20.362 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.291ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.924    18.591    TAIGA_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    18.692 f  TAIGA_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=52, routed)          1.670    20.362    TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X10Y31         FDCE                                         r  TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y31         FDCE (Prop_fdce_C_Q)         0.524    20.886 r  TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Q
                         net (fo=45, routed)          1.305    22.191    TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/data_cmd_noblock
    SLICE_X13Y34         LUT4 (Prop_lut4_I2_O)        0.152    22.343 r  TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Dbg_Reg_En_1[3]_INST_0/O
                         net (fo=6, routed)           1.448    23.791    TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[3]
    SLICE_X19Y41         LUT5 (Prop_lut5_I3_O)        0.332    24.123 r  TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/normal_stop_TClk_i_3/O
                         net (fo=1, routed)           0.798    24.922    TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/normal_stop_TClk_i_3_n_2279
    SLICE_X17Y41         LUT6 (Prop_lut6_I1_O)        0.124    25.046 r  TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/normal_stop_TClk_i_1/O
                         net (fo=9, routed)           2.096    27.142    TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X24Y78         FDCE                                         r  TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/control_reg_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.643    34.976    TAIGA_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    35.067 r  TAIGA_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=52, routed)          1.473    36.540    TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X24Y78         FDCE                                         r  TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/control_reg_reg[5]/C
                         clock pessimism              0.291    36.831    
                         clock uncertainty           -0.035    36.796    
    SLICE_X24Y78         FDCE (Setup_fdce_C_CE)      -0.169    36.627    TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/control_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         36.627    
                         arrival time                         -27.142    
  -------------------------------------------------------------------
                         slack                                  9.485    

Slack (MET) :             9.616ns  (required time - arrival time)
  Source:                 TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/C
                            (falling edge-triggered cell FDCE clocked by TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/command_reg_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        6.613ns  (logic 1.126ns (17.027%)  route 5.487ns (82.973%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.197ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.207ns = ( 36.540 - 33.333 ) 
    Source Clock Delay      (SCD):    3.695ns = ( 20.362 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.291ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.924    18.591    TAIGA_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    18.692 f  TAIGA_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=52, routed)          1.670    20.362    TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X10Y31         FDCE                                         r  TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y31         FDCE (Prop_fdce_C_Q)         0.524    20.886 f  TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Q
                         net (fo=45, routed)          1.848    22.734    TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/data_cmd_noblock
    SLICE_X15Y34         LUT4 (Prop_lut4_I2_O)        0.124    22.858 f  TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Dbg_Reg_En_1[5]_INST_0/O
                         net (fo=6, routed)           1.484    24.342    TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[5]
    SLICE_X17Y43         LUT5 (Prop_lut5_I4_O)        0.152    24.494 r  TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/command_reg[0]_i_3/O
                         net (fo=1, routed)           0.714    25.207    TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/command_reg[0]_i_3_n_2279
    SLICE_X16Y43         LUT6 (Prop_lut6_I5_O)        0.326    25.533 r  TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/command_reg[0]_i_1/O
                         net (fo=2, routed)           1.441    26.975    TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Command_Reg_En
    SLICE_X18Y75         FDCE                                         r  TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/command_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.643    34.976    TAIGA_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    35.067 r  TAIGA_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=52, routed)          1.473    36.540    TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X18Y75         FDCE                                         r  TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/command_reg_reg[0]/C
                         clock pessimism              0.291    36.831    
                         clock uncertainty           -0.035    36.796    
    SLICE_X18Y75         FDCE (Setup_fdce_C_CE)      -0.205    36.591    TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/command_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         36.591    
                         arrival time                         -26.975    
  -------------------------------------------------------------------
                         slack                                  9.616    

Slack (MET) :             9.616ns  (required time - arrival time)
  Source:                 TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/C
                            (falling edge-triggered cell FDCE clocked by TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/command_reg_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        6.613ns  (logic 1.126ns (17.027%)  route 5.487ns (82.973%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.197ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.207ns = ( 36.540 - 33.333 ) 
    Source Clock Delay      (SCD):    3.695ns = ( 20.362 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.291ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.924    18.591    TAIGA_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    18.692 f  TAIGA_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=52, routed)          1.670    20.362    TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X10Y31         FDCE                                         r  TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y31         FDCE (Prop_fdce_C_Q)         0.524    20.886 f  TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Q
                         net (fo=45, routed)          1.848    22.734    TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/data_cmd_noblock
    SLICE_X15Y34         LUT4 (Prop_lut4_I2_O)        0.124    22.858 f  TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Dbg_Reg_En_1[5]_INST_0/O
                         net (fo=6, routed)           1.484    24.342    TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[5]
    SLICE_X17Y43         LUT5 (Prop_lut5_I4_O)        0.152    24.494 r  TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/command_reg[0]_i_3/O
                         net (fo=1, routed)           0.714    25.207    TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/command_reg[0]_i_3_n_2279
    SLICE_X16Y43         LUT6 (Prop_lut6_I5_O)        0.326    25.533 r  TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/command_reg[0]_i_1/O
                         net (fo=2, routed)           1.441    26.975    TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Command_Reg_En
    SLICE_X18Y75         FDCE                                         r  TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/command_reg_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.643    34.976    TAIGA_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    35.067 r  TAIGA_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=52, routed)          1.473    36.540    TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X18Y75         FDCE                                         r  TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/command_reg_reg[1]/C
                         clock pessimism              0.291    36.831    
                         clock uncertainty           -0.035    36.796    
    SLICE_X18Y75         FDCE (Setup_fdce_C_CE)      -0.205    36.591    TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/command_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         36.591    
                         arrival time                         -26.975    
  -------------------------------------------------------------------
                         slack                                  9.616    

Slack (MET) :             9.870ns  (required time - arrival time)
  Source:                 TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/C
                            (falling edge-triggered cell FDCE clocked by TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/single_Step_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        6.363ns  (logic 1.132ns (17.789%)  route 5.231ns (82.211%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.192ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.212ns = ( 36.545 - 33.333 ) 
    Source Clock Delay      (SCD):    3.695ns = ( 20.362 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.291ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.924    18.591    TAIGA_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    18.692 f  TAIGA_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=52, routed)          1.670    20.362    TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X10Y31         FDCE                                         r  TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y31         FDCE (Prop_fdce_C_Q)         0.524    20.886 r  TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Q
                         net (fo=45, routed)          1.305    22.191    TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/data_cmd_noblock
    SLICE_X13Y34         LUT4 (Prop_lut4_I2_O)        0.152    22.343 r  TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Dbg_Reg_En_1[3]_INST_0/O
                         net (fo=6, routed)           1.448    23.791    TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[3]
    SLICE_X19Y41         LUT5 (Prop_lut5_I3_O)        0.332    24.123 r  TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/normal_stop_TClk_i_3/O
                         net (fo=1, routed)           0.798    24.922    TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/normal_stop_TClk_i_3_n_2279
    SLICE_X17Y41         LUT6 (Prop_lut6_I1_O)        0.124    25.046 r  TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/normal_stop_TClk_i_1/O
                         net (fo=9, routed)           1.680    26.725    TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X21Y79         FDCE                                         r  TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/single_Step_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.643    34.976    TAIGA_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    35.067 r  TAIGA_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=52, routed)          1.478    36.545    TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X21Y79         FDCE                                         r  TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/single_Step_TClk_reg/C
                         clock pessimism              0.291    36.836    
                         clock uncertainty           -0.035    36.801    
    SLICE_X21Y79         FDCE (Setup_fdce_C_CE)      -0.205    36.596    TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/single_Step_TClk_reg
  -------------------------------------------------------------------
                         required time                         36.596    
                         arrival time                         -26.725    
  -------------------------------------------------------------------
                         slack                                  9.870    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
                            (rising edge-triggered cell FDCE clocked by TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/D
                            (rising edge-triggered cell FDCE clocked by TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE rise@0.000ns - TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.733ns
    Source Clock Delay      (SCD):    1.344ns
    Clock Pessimism Removal (CPR):    0.389ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.757     0.757    TAIGA_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.783 r  TAIGA_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=52, routed)          0.561     1.344    TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X11Y33         FDCE                                         r  TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y33         FDCE (Prop_fdce_C_Q)         0.141     1.485 r  TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/Q
                         net (fo=2, routed)           0.168     1.653    TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst
    SLICE_X11Y33         LUT3 (Prop_lut3_I2_O)        0.045     1.698 r  TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_i_1/O
                         net (fo=1, routed)           0.000     1.698    TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_i_1_n_2279
    SLICE_X11Y33         FDCE                                         r  TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.877     0.877    TAIGA_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.906 r  TAIGA_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=52, routed)          0.827     1.733    TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X11Y33         FDCE                                         r  TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
                         clock pessimism             -0.389     1.344    
    SLICE_X11Y33         FDCE (Hold_fdce_C_D)         0.091     1.435    TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg
  -------------------------------------------------------------------
                         required time                         -1.435    
                         arrival time                           1.698    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.299ns  (arrival time - required time)
  Source:                 TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/More_Than_One_MB.Which_MB_Reg_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/More_Than_One_MB.Which_MB_Reg_reg[1]/D
                            (falling edge-triggered cell FDCE clocked by TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.434ns  (logic 0.252ns (58.114%)  route 0.182ns (41.887%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.732ns = ( 18.399 - 16.667 ) 
    Source Clock Delay      (SCD):    1.343ns = ( 18.009 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.389ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.757    17.424    TAIGA_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    17.450 f  TAIGA_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=52, routed)          0.560    18.009    TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X12Y32         FDCE                                         r  TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/More_Than_One_MB.Which_MB_Reg_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y32         FDCE (Prop_fdce_C_Q)         0.151    18.160 r  TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/More_Than_One_MB.Which_MB_Reg_reg[1]/Q
                         net (fo=10, routed)          0.182    18.342    TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/More_Than_One_MB.Which_MB_Reg_reg_n_2279_[1]
    SLICE_X12Y32         LUT3 (Prop_lut3_I2_O)        0.101    18.443 r  TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/More_Than_One_MB.Which_MB_Reg[1]_i_1/O
                         net (fo=1, routed)           0.000    18.443    TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/More_Than_One_MB.Which_MB_Reg[1]_i_1_n_2279
    SLICE_X12Y32         FDCE                                         r  TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/More_Than_One_MB.Which_MB_Reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.877    17.544    TAIGA_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    17.573 f  TAIGA_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=52, routed)          0.826    18.399    TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X12Y32         FDCE                                         r  TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/More_Than_One_MB.Which_MB_Reg_reg[1]/C  (IS_INVERTED)
                         clock pessimism             -0.389    18.009    
    SLICE_X12Y32         FDCE (Hold_fdce_C_D)         0.135    18.144    TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/More_Than_One_MB.Which_MB_Reg_reg[1]
  -------------------------------------------------------------------
                         required time                        -18.144    
                         arrival time                          18.443    
  -------------------------------------------------------------------
                         slack                                  0.299    

Slack (MET) :             0.300ns  (arrival time - required time)
  Source:                 TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/More_Than_One_MB.Which_MB_Reg_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/More_Than_One_MB.Which_MB_Reg_reg[0]/D
                            (falling edge-triggered cell FDCE clocked by TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.424ns  (logic 0.212ns (50.027%)  route 0.212ns (49.973%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.732ns = ( 18.399 - 16.667 ) 
    Source Clock Delay      (SCD):    1.343ns = ( 18.009 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.389ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.757    17.424    TAIGA_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    17.450 f  TAIGA_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=52, routed)          0.560    18.009    TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X12Y32         FDCE                                         r  TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/More_Than_One_MB.Which_MB_Reg_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y32         FDCE (Prop_fdce_C_Q)         0.167    18.176 r  TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/More_Than_One_MB.Which_MB_Reg_reg[0]/Q
                         net (fo=10, routed)          0.212    18.388    TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/More_Than_One_MB.Which_MB_Reg_reg_n_2279_[0]
    SLICE_X12Y32         LUT3 (Prop_lut3_I2_O)        0.045    18.433 r  TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/More_Than_One_MB.Which_MB_Reg[0]_i_1/O
                         net (fo=1, routed)           0.000    18.433    TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/More_Than_One_MB.Which_MB_Reg[0]_i_1_n_2279
    SLICE_X12Y32         FDCE                                         r  TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/More_Than_One_MB.Which_MB_Reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.877    17.544    TAIGA_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    17.573 f  TAIGA_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=52, routed)          0.826    18.399    TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X12Y32         FDCE                                         r  TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/More_Than_One_MB.Which_MB_Reg_reg[0]/C  (IS_INVERTED)
                         clock pessimism             -0.389    18.009    
    SLICE_X12Y32         FDCE (Hold_fdce_C_D)         0.124    18.133    TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/More_Than_One_MB.Which_MB_Reg_reg[0]
  -------------------------------------------------------------------
                         required time                        -18.133    
                         arrival time                          18.433    
  -------------------------------------------------------------------
                         slack                                  0.300    

Slack (MET) :             0.330ns  (arrival time - required time)
  Source:                 TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
                            (rising edge-triggered cell FDCE clocked by TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/D
                            (rising edge-triggered cell FDCE clocked by TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE rise@0.000ns - TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.186ns (44.105%)  route 0.236ns (55.895%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.729ns
    Source Clock Delay      (SCD):    1.340ns
    Clock Pessimism Removal (CPR):    0.389ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.757     0.757    TAIGA_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.783 r  TAIGA_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=52, routed)          0.557     1.340    TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X14Y32         FDCE                                         r  TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y32         FDCE (Prop_fdce_C_Q)         0.141     1.481 r  TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/Q
                         net (fo=3, routed)           0.236     1.717    TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst
    SLICE_X14Y32         LUT3 (Prop_lut3_I2_O)        0.045     1.762 r  TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_i_1/O
                         net (fo=1, routed)           0.000     1.762    TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_i_1_n_2279
    SLICE_X14Y32         FDCE                                         r  TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.877     0.877    TAIGA_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.906 r  TAIGA_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=52, routed)          0.823     1.729    TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X14Y32         FDCE                                         r  TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
                         clock pessimism             -0.389     1.340    
    SLICE_X14Y32         FDCE (Hold_fdce_C_D)         0.092     1.432    TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg
  -------------------------------------------------------------------
                         required time                         -1.432    
                         arrival time                           1.762    
  -------------------------------------------------------------------
                         slack                                  0.330    

Slack (MET) :             0.335ns  (arrival time - required time)
  Source:                 TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE rise@0.000ns - TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE rise@0.000ns)
  Data Path Delay:        0.427ns  (logic 0.186ns (43.515%)  route 0.241ns (56.485%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.729ns
    Source Clock Delay      (SCD):    1.340ns
    Clock Pessimism Removal (CPR):    0.389ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.757     0.757    TAIGA_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.783 r  TAIGA_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=52, routed)          0.557     1.340    TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X14Y32         FDCE                                         r  TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y32         FDCE (Prop_fdce_C_Q)         0.141     1.481 r  TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/Q
                         net (fo=2, routed)           0.241     1.722    TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl
    SLICE_X14Y32         LUT3 (Prop_lut3_I2_O)        0.045     1.767 r  TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl[0]_i_1/O
                         net (fo=1, routed)           0.000     1.767    TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl[0]_i_1_n_2279
    SLICE_X14Y32         FDCE                                         r  TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.877     0.877    TAIGA_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.906 r  TAIGA_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=52, routed)          0.823     1.729    TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X14Y32         FDCE                                         r  TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/C
                         clock pessimism             -0.389     1.340    
    SLICE_X14Y32         FDCE (Hold_fdce_C_D)         0.092     1.432    TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.432    
                         arrival time                           1.767    
  -------------------------------------------------------------------
                         slack                                  0.335    

Slack (MET) :             0.588ns  (arrival time - required time)
  Source:                 TAIGA_i/mdm_1/U0/MDM_Core_I1/PORT_Selector_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[2]/CE
                            (falling edge-triggered cell FDCE clocked by TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.590ns  (logic 0.191ns (32.361%)  route 0.399ns (67.639%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.731ns = ( 18.398 - 16.667 ) 
    Source Clock Delay      (SCD):    1.341ns = ( 18.007 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.356ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.757    17.424    TAIGA_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    17.450 f  TAIGA_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=52, routed)          0.558    18.007    TAIGA_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X7Y30          FDCE                                         r  TAIGA_i/mdm_1/U0/MDM_Core_I1/PORT_Selector_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y30          FDCE (Prop_fdce_C_Q)         0.146    18.153 f  TAIGA_i/mdm_1/U0/MDM_Core_I1/PORT_Selector_reg[1]/Q
                         net (fo=7, routed)           0.201    18.354    TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Q[1]
    SLICE_X9Y32          LUT5 (Prop_lut5_I4_O)        0.045    18.399 r  TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command[0]_i_1/O
                         net (fo=9, routed)           0.198    18.598    TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command[0]_i_1_n_2279
    SLICE_X9Y31          FDCE                                         r  TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.877    17.544    TAIGA_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    17.573 f  TAIGA_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=52, routed)          0.825    18.398    TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X9Y31          FDCE                                         r  TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[2]/C  (IS_INVERTED)
                         clock pessimism             -0.356    18.041    
    SLICE_X9Y31          FDCE (Hold_fdce_C_CE)       -0.032    18.009    TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[2]
  -------------------------------------------------------------------
                         required time                        -18.009    
                         arrival time                          18.598    
  -------------------------------------------------------------------
                         slack                                  0.588    

Slack (MET) :             0.712ns  (arrival time - required time)
  Source:                 TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/C
                            (falling edge-triggered cell FDCE clocked by TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/D
                            (falling edge-triggered cell FDCE clocked by TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.708ns  (logic 0.211ns (29.822%)  route 0.497ns (70.178%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.731ns = ( 18.398 - 16.667 ) 
    Source Clock Delay      (SCD):    1.342ns = ( 18.008 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.389ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.757    17.424    TAIGA_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    17.450 f  TAIGA_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=52, routed)          0.559    18.008    TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X10Y31         FDCE                                         r  TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y31         FDCE (Prop_fdce_C_Q)         0.167    18.175 f  TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Q
                         net (fo=45, routed)          0.247    18.423    TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/data_cmd_noblock
    SLICE_X11Y31         LUT1 (Prop_lut1_I0_O)        0.044    18.467 r  TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I_i_1/O
                         net (fo=2, routed)           0.249    18.716    TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/D
    SLICE_X10Y31         FDCE                                         r  TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/D
  -------------------------------------------------------------------    -------------------

                         (clock TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.877    17.544    TAIGA_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    17.573 f  TAIGA_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=52, routed)          0.825    18.398    TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X10Y31         FDCE                                         r  TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/C  (IS_INVERTED)
                         clock pessimism             -0.389    18.008    
    SLICE_X10Y31         FDCE (Hold_fdce_C_D)        -0.004    18.004    TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I
  -------------------------------------------------------------------
                         required time                        -18.004    
                         arrival time                          18.716    
  -------------------------------------------------------------------
                         slack                                  0.712    

Slack (MET) :             0.744ns  (arrival time - required time)
  Source:                 TAIGA_i/mdm_1/U0/MDM_Core_I1/PORT_Selector_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[0]/CE
                            (falling edge-triggered cell FDCE clocked by TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.768ns  (logic 0.191ns (24.859%)  route 0.577ns (75.141%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.733ns = ( 18.400 - 16.667 ) 
    Source Clock Delay      (SCD):    1.341ns = ( 18.007 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.356ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.757    17.424    TAIGA_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    17.450 f  TAIGA_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=52, routed)          0.558    18.007    TAIGA_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X7Y30          FDCE                                         r  TAIGA_i/mdm_1/U0/MDM_Core_I1/PORT_Selector_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y30          FDCE (Prop_fdce_C_Q)         0.146    18.153 f  TAIGA_i/mdm_1/U0/MDM_Core_I1/PORT_Selector_reg[1]/Q
                         net (fo=7, routed)           0.201    18.354    TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Q[1]
    SLICE_X9Y32          LUT5 (Prop_lut5_I4_O)        0.045    18.399 r  TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command[0]_i_1/O
                         net (fo=9, routed)           0.376    18.776    TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command[0]_i_1_n_2279
    SLICE_X10Y33         FDCE                                         r  TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.877    17.544    TAIGA_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    17.573 f  TAIGA_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=52, routed)          0.827    18.400    TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X10Y33         FDCE                                         r  TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[0]/C  (IS_INVERTED)
                         clock pessimism             -0.356    18.043    
    SLICE_X10Y33         FDCE (Hold_fdce_C_CE)       -0.012    18.031    TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[0]
  -------------------------------------------------------------------
                         required time                        -18.031    
                         arrival time                          18.776    
  -------------------------------------------------------------------
                         slack                                  0.744    

Slack (MET) :             0.744ns  (arrival time - required time)
  Source:                 TAIGA_i/mdm_1/U0/MDM_Core_I1/PORT_Selector_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[1]/CE
                            (falling edge-triggered cell FDCE clocked by TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.768ns  (logic 0.191ns (24.859%)  route 0.577ns (75.141%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.733ns = ( 18.400 - 16.667 ) 
    Source Clock Delay      (SCD):    1.341ns = ( 18.007 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.356ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.757    17.424    TAIGA_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    17.450 f  TAIGA_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=52, routed)          0.558    18.007    TAIGA_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X7Y30          FDCE                                         r  TAIGA_i/mdm_1/U0/MDM_Core_I1/PORT_Selector_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y30          FDCE (Prop_fdce_C_Q)         0.146    18.153 f  TAIGA_i/mdm_1/U0/MDM_Core_I1/PORT_Selector_reg[1]/Q
                         net (fo=7, routed)           0.201    18.354    TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Q[1]
    SLICE_X9Y32          LUT5 (Prop_lut5_I4_O)        0.045    18.399 r  TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command[0]_i_1/O
                         net (fo=9, routed)           0.376    18.776    TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command[0]_i_1_n_2279
    SLICE_X10Y33         FDCE                                         r  TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.877    17.544    TAIGA_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    17.573 f  TAIGA_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=52, routed)          0.827    18.400    TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X10Y33         FDCE                                         r  TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[1]/C  (IS_INVERTED)
                         clock pessimism             -0.356    18.043    
    SLICE_X10Y33         FDCE (Hold_fdce_C_CE)       -0.012    18.031    TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[1]
  -------------------------------------------------------------------
                         required time                        -18.031    
                         arrival time                          18.776    
  -------------------------------------------------------------------
                         slack                                  0.744    

Slack (MET) :             0.744ns  (arrival time - required time)
  Source:                 TAIGA_i/mdm_1/U0/MDM_Core_I1/PORT_Selector_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[3]/CE
                            (falling edge-triggered cell FDCE clocked by TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.768ns  (logic 0.191ns (24.859%)  route 0.577ns (75.141%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.733ns = ( 18.400 - 16.667 ) 
    Source Clock Delay      (SCD):    1.341ns = ( 18.007 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.356ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.757    17.424    TAIGA_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    17.450 f  TAIGA_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=52, routed)          0.558    18.007    TAIGA_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X7Y30          FDCE                                         r  TAIGA_i/mdm_1/U0/MDM_Core_I1/PORT_Selector_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y30          FDCE (Prop_fdce_C_Q)         0.146    18.153 f  TAIGA_i/mdm_1/U0/MDM_Core_I1/PORT_Selector_reg[1]/Q
                         net (fo=7, routed)           0.201    18.354    TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Q[1]
    SLICE_X9Y32          LUT5 (Prop_lut5_I4_O)        0.045    18.399 r  TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command[0]_i_1/O
                         net (fo=9, routed)           0.376    18.776    TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command[0]_i_1_n_2279
    SLICE_X10Y33         FDCE                                         r  TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.877    17.544    TAIGA_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    17.573 f  TAIGA_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=52, routed)          0.827    18.400    TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X10Y33         FDCE                                         r  TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[3]/C  (IS_INVERTED)
                         clock pessimism             -0.356    18.043    
    SLICE_X10Y33         FDCE (Hold_fdce_C_CE)       -0.012    18.031    TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[3]
  -------------------------------------------------------------------
                         required time                        -18.031    
                         arrival time                          18.776    
  -------------------------------------------------------------------
                         slack                                  0.744    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
Waveform(ns):       { 0.000 16.667 }
Period(ns):         33.333
Sources:            { TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         33.333      31.178     BUFGCTRL_X0Y2  TAIGA_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X18Y75   TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/command_reg_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X18Y75   TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/command_reg_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X18Y79   TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/continue_from_brk_TClk_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X26Y82   TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/control_reg_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X24Y78   TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/control_reg_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X24Y78   TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/control_reg_reg[4]/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X24Y78   TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/control_reg_reg[5]/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X26Y82   TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/control_reg_reg[8]/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X24Y82   TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/force_stop_TClk_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X18Y75   TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/command_reg_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X18Y75   TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/command_reg_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X18Y75   TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/command_reg_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X18Y75   TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/command_reg_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X18Y79   TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/continue_from_brk_TClk_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X24Y78   TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/control_reg_reg[3]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X24Y78   TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/control_reg_reg[3]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X24Y78   TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/control_reg_reg[4]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X24Y78   TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/control_reg_reg[4]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X24Y78   TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/control_reg_reg[5]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X10Y31   TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X10Y33   TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X10Y33   TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X9Y31    TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[2]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X10Y33   TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[3]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X10Y33   TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[4]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X10Y33   TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[5]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X10Y33   TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[6]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X10Y33   TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[7]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X8Y33    TAIGA_i/mdm_1/U0/MDM_Core_I1/PORT_Selector_reg[2]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :         6319  Failing Endpoints,  Worst Slack       -2.105ns,  Total Violation    -4398.313ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.022ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.250ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.105ns  (required time - arrival time)
  Source:                 TAIGA_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            TAIGA_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.FPU_DIV_I/mem_R_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 rise@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.756ns  (logic 2.915ns (43.147%)  route 3.841ns (56.853%))
  Logic Levels:           7  (CARRY4=3 LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.693ns = ( 7.693 - 5.000 ) 
    Source Clock Delay      (SCD):    2.984ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TAIGA_i/production_controller/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    TAIGA_i/production_controller/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  TAIGA_i/production_controller/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8948, routed)        1.676     2.984    TAIGA_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Clk
    SLICE_X8Y13          FDRE                                         r  TAIGA_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y13          FDRE (Prop_fdre_C_Q)         0.478     3.462 f  TAIGA_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[10]/Q
                         net (fo=1, routed)           0.971     4.433    TAIGA_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1[10]
    SLICE_X9Y14          LUT6 (Prop_lut6_I0_O)        0.295     4.728 r  TAIGA_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Using_FPGA.Native_i_1__2/O
                         net (fo=1, routed)           0.000     4.728    TAIGA_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[3].I_Part_Of_Zero_Detect/lopt_1
    SLICE_X9Y14          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.278 r  TAIGA_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[3].I_Part_Of_Zero_Detect/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.278    TAIGA_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/CI
    SLICE_X9Y15          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.435 f  TAIGA_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/Using_FPGA.Native_CARRY4/CO[1]
                         net (fo=1, routed)           0.707     6.142    TAIGA_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/OF_Valid_DFF/EX_Jump_Wanted
    SLICE_X11Y16         LUT4 (Prop_lut4_I3_O)        0.329     6.471 r  TAIGA_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/OF_Valid_DFF/Using_FPGA.Native_i_1__167/O
                         net (fo=1, routed)           0.000     6.471    TAIGA_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[10].OF_Piperun_Stage/MUXCY_I/lopt_14
    SLICE_X11Y16         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457     6.928 r  TAIGA_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[10].OF_Piperun_Stage/MUXCY_I/CARRY4/CO[1]
                         net (fo=413, routed)         0.951     7.879    TAIGA_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/OF_Valid_DFF/ex_branch_with_delayslot_reg
    SLICE_X11Y9          LUT3 (Prop_lut3_I2_O)        0.323     8.202 r  TAIGA_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/OF_Valid_DFF/mem_D[7]_i_2/O
                         net (fo=49, routed)          0.532     8.734    TAIGA_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.FPU_DIV_I/ex_start_fpu_i_reg
    SLICE_X11Y6          LUT2 (Prop_lut2_I1_O)        0.326     9.060 r  TAIGA_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.FPU_DIV_I/mem_R[7]_i_1/O
                         net (fo=25, routed)          0.680     9.740    TAIGA_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.FPU_DIV_I/mem_R[7]_i_1_n_2279
    SLICE_X15Y7          FDRE                                         r  TAIGA_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.FPU_DIV_I/mem_R_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  TAIGA_i/production_controller/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     6.101    TAIGA_i/production_controller/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.192 r  TAIGA_i/production_controller/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8948, routed)        1.500     7.693    TAIGA_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.FPU_DIV_I/Clk
    SLICE_X15Y7          FDRE                                         r  TAIGA_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.FPU_DIV_I/mem_R_reg[14]/C
                         clock pessimism              0.231     7.923    
                         clock uncertainty           -0.083     7.840    
    SLICE_X15Y7          FDRE (Setup_fdre_C_CE)      -0.205     7.635    TAIGA_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.FPU_DIV_I/mem_R_reg[14]
  -------------------------------------------------------------------
                         required time                          7.635    
                         arrival time                          -9.740    
  -------------------------------------------------------------------
                         slack                                 -2.105    

Slack (VIOLATED) :        -2.105ns  (required time - arrival time)
  Source:                 TAIGA_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            TAIGA_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.FPU_DIV_I/mem_R_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 rise@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.756ns  (logic 2.915ns (43.147%)  route 3.841ns (56.853%))
  Logic Levels:           7  (CARRY4=3 LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.693ns = ( 7.693 - 5.000 ) 
    Source Clock Delay      (SCD):    2.984ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TAIGA_i/production_controller/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    TAIGA_i/production_controller/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  TAIGA_i/production_controller/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8948, routed)        1.676     2.984    TAIGA_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Clk
    SLICE_X8Y13          FDRE                                         r  TAIGA_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y13          FDRE (Prop_fdre_C_Q)         0.478     3.462 f  TAIGA_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[10]/Q
                         net (fo=1, routed)           0.971     4.433    TAIGA_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1[10]
    SLICE_X9Y14          LUT6 (Prop_lut6_I0_O)        0.295     4.728 r  TAIGA_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Using_FPGA.Native_i_1__2/O
                         net (fo=1, routed)           0.000     4.728    TAIGA_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[3].I_Part_Of_Zero_Detect/lopt_1
    SLICE_X9Y14          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.278 r  TAIGA_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[3].I_Part_Of_Zero_Detect/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.278    TAIGA_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/CI
    SLICE_X9Y15          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.435 f  TAIGA_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/Using_FPGA.Native_CARRY4/CO[1]
                         net (fo=1, routed)           0.707     6.142    TAIGA_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/OF_Valid_DFF/EX_Jump_Wanted
    SLICE_X11Y16         LUT4 (Prop_lut4_I3_O)        0.329     6.471 r  TAIGA_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/OF_Valid_DFF/Using_FPGA.Native_i_1__167/O
                         net (fo=1, routed)           0.000     6.471    TAIGA_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[10].OF_Piperun_Stage/MUXCY_I/lopt_14
    SLICE_X11Y16         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457     6.928 r  TAIGA_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[10].OF_Piperun_Stage/MUXCY_I/CARRY4/CO[1]
                         net (fo=413, routed)         0.951     7.879    TAIGA_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/OF_Valid_DFF/ex_branch_with_delayslot_reg
    SLICE_X11Y9          LUT3 (Prop_lut3_I2_O)        0.323     8.202 r  TAIGA_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/OF_Valid_DFF/mem_D[7]_i_2/O
                         net (fo=49, routed)          0.532     8.734    TAIGA_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.FPU_DIV_I/ex_start_fpu_i_reg
    SLICE_X11Y6          LUT2 (Prop_lut2_I1_O)        0.326     9.060 r  TAIGA_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.FPU_DIV_I/mem_R[7]_i_1/O
                         net (fo=25, routed)          0.680     9.740    TAIGA_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.FPU_DIV_I/mem_R[7]_i_1_n_2279
    SLICE_X15Y7          FDRE                                         r  TAIGA_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.FPU_DIV_I/mem_R_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  TAIGA_i/production_controller/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     6.101    TAIGA_i/production_controller/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.192 r  TAIGA_i/production_controller/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8948, routed)        1.500     7.693    TAIGA_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.FPU_DIV_I/Clk
    SLICE_X15Y7          FDRE                                         r  TAIGA_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.FPU_DIV_I/mem_R_reg[15]/C
                         clock pessimism              0.231     7.923    
                         clock uncertainty           -0.083     7.840    
    SLICE_X15Y7          FDRE (Setup_fdre_C_CE)      -0.205     7.635    TAIGA_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.FPU_DIV_I/mem_R_reg[15]
  -------------------------------------------------------------------
                         required time                          7.635    
                         arrival time                          -9.740    
  -------------------------------------------------------------------
                         slack                                 -2.105    

Slack (VIOLATED) :        -2.105ns  (required time - arrival time)
  Source:                 TAIGA_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            TAIGA_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.FPU_DIV_I/mem_R_reg[17]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 rise@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.756ns  (logic 2.915ns (43.147%)  route 3.841ns (56.853%))
  Logic Levels:           7  (CARRY4=3 LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.693ns = ( 7.693 - 5.000 ) 
    Source Clock Delay      (SCD):    2.984ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TAIGA_i/production_controller/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    TAIGA_i/production_controller/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  TAIGA_i/production_controller/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8948, routed)        1.676     2.984    TAIGA_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Clk
    SLICE_X8Y13          FDRE                                         r  TAIGA_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y13          FDRE (Prop_fdre_C_Q)         0.478     3.462 f  TAIGA_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[10]/Q
                         net (fo=1, routed)           0.971     4.433    TAIGA_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1[10]
    SLICE_X9Y14          LUT6 (Prop_lut6_I0_O)        0.295     4.728 r  TAIGA_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Using_FPGA.Native_i_1__2/O
                         net (fo=1, routed)           0.000     4.728    TAIGA_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[3].I_Part_Of_Zero_Detect/lopt_1
    SLICE_X9Y14          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.278 r  TAIGA_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[3].I_Part_Of_Zero_Detect/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.278    TAIGA_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/CI
    SLICE_X9Y15          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.435 f  TAIGA_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/Using_FPGA.Native_CARRY4/CO[1]
                         net (fo=1, routed)           0.707     6.142    TAIGA_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/OF_Valid_DFF/EX_Jump_Wanted
    SLICE_X11Y16         LUT4 (Prop_lut4_I3_O)        0.329     6.471 r  TAIGA_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/OF_Valid_DFF/Using_FPGA.Native_i_1__167/O
                         net (fo=1, routed)           0.000     6.471    TAIGA_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[10].OF_Piperun_Stage/MUXCY_I/lopt_14
    SLICE_X11Y16         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457     6.928 r  TAIGA_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[10].OF_Piperun_Stage/MUXCY_I/CARRY4/CO[1]
                         net (fo=413, routed)         0.951     7.879    TAIGA_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/OF_Valid_DFF/ex_branch_with_delayslot_reg
    SLICE_X11Y9          LUT3 (Prop_lut3_I2_O)        0.323     8.202 r  TAIGA_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/OF_Valid_DFF/mem_D[7]_i_2/O
                         net (fo=49, routed)          0.532     8.734    TAIGA_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.FPU_DIV_I/ex_start_fpu_i_reg
    SLICE_X11Y6          LUT2 (Prop_lut2_I1_O)        0.326     9.060 r  TAIGA_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.FPU_DIV_I/mem_R[7]_i_1/O
                         net (fo=25, routed)          0.680     9.740    TAIGA_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.FPU_DIV_I/mem_R[7]_i_1_n_2279
    SLICE_X15Y7          FDRE                                         r  TAIGA_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.FPU_DIV_I/mem_R_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  TAIGA_i/production_controller/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     6.101    TAIGA_i/production_controller/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.192 r  TAIGA_i/production_controller/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8948, routed)        1.500     7.693    TAIGA_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.FPU_DIV_I/Clk
    SLICE_X15Y7          FDRE                                         r  TAIGA_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.FPU_DIV_I/mem_R_reg[17]/C
                         clock pessimism              0.231     7.923    
                         clock uncertainty           -0.083     7.840    
    SLICE_X15Y7          FDRE (Setup_fdre_C_CE)      -0.205     7.635    TAIGA_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.FPU_DIV_I/mem_R_reg[17]
  -------------------------------------------------------------------
                         required time                          7.635    
                         arrival time                          -9.740    
  -------------------------------------------------------------------
                         slack                                 -2.105    

Slack (VIOLATED) :        -2.105ns  (required time - arrival time)
  Source:                 TAIGA_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            TAIGA_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.FPU_DIV_I/mem_R_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 rise@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.756ns  (logic 2.915ns (43.147%)  route 3.841ns (56.853%))
  Logic Levels:           7  (CARRY4=3 LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.693ns = ( 7.693 - 5.000 ) 
    Source Clock Delay      (SCD):    2.984ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TAIGA_i/production_controller/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    TAIGA_i/production_controller/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  TAIGA_i/production_controller/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8948, routed)        1.676     2.984    TAIGA_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Clk
    SLICE_X8Y13          FDRE                                         r  TAIGA_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y13          FDRE (Prop_fdre_C_Q)         0.478     3.462 f  TAIGA_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[10]/Q
                         net (fo=1, routed)           0.971     4.433    TAIGA_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1[10]
    SLICE_X9Y14          LUT6 (Prop_lut6_I0_O)        0.295     4.728 r  TAIGA_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Using_FPGA.Native_i_1__2/O
                         net (fo=1, routed)           0.000     4.728    TAIGA_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[3].I_Part_Of_Zero_Detect/lopt_1
    SLICE_X9Y14          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.278 r  TAIGA_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[3].I_Part_Of_Zero_Detect/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.278    TAIGA_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/CI
    SLICE_X9Y15          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.435 f  TAIGA_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/Using_FPGA.Native_CARRY4/CO[1]
                         net (fo=1, routed)           0.707     6.142    TAIGA_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/OF_Valid_DFF/EX_Jump_Wanted
    SLICE_X11Y16         LUT4 (Prop_lut4_I3_O)        0.329     6.471 r  TAIGA_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/OF_Valid_DFF/Using_FPGA.Native_i_1__167/O
                         net (fo=1, routed)           0.000     6.471    TAIGA_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[10].OF_Piperun_Stage/MUXCY_I/lopt_14
    SLICE_X11Y16         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457     6.928 r  TAIGA_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[10].OF_Piperun_Stage/MUXCY_I/CARRY4/CO[1]
                         net (fo=413, routed)         0.951     7.879    TAIGA_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/OF_Valid_DFF/ex_branch_with_delayslot_reg
    SLICE_X11Y9          LUT3 (Prop_lut3_I2_O)        0.323     8.202 r  TAIGA_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/OF_Valid_DFF/mem_D[7]_i_2/O
                         net (fo=49, routed)          0.532     8.734    TAIGA_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.FPU_DIV_I/ex_start_fpu_i_reg
    SLICE_X11Y6          LUT2 (Prop_lut2_I1_O)        0.326     9.060 r  TAIGA_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.FPU_DIV_I/mem_R[7]_i_1/O
                         net (fo=25, routed)          0.680     9.740    TAIGA_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.FPU_DIV_I/mem_R[7]_i_1_n_2279
    SLICE_X15Y7          FDRE                                         r  TAIGA_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.FPU_DIV_I/mem_R_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  TAIGA_i/production_controller/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     6.101    TAIGA_i/production_controller/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.192 r  TAIGA_i/production_controller/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8948, routed)        1.500     7.693    TAIGA_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.FPU_DIV_I/Clk
    SLICE_X15Y7          FDRE                                         r  TAIGA_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.FPU_DIV_I/mem_R_reg[7]/C
                         clock pessimism              0.231     7.923    
                         clock uncertainty           -0.083     7.840    
    SLICE_X15Y7          FDRE (Setup_fdre_C_CE)      -0.205     7.635    TAIGA_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.FPU_DIV_I/mem_R_reg[7]
  -------------------------------------------------------------------
                         required time                          7.635    
                         arrival time                          -9.740    
  -------------------------------------------------------------------
                         slack                                 -2.105    

Slack (VIOLATED) :        -2.103ns  (required time - arrival time)
  Source:                 TAIGA_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            TAIGA_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.FPU_DIV_I/mem_R_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 rise@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.755ns  (logic 2.915ns (43.155%)  route 3.840ns (56.845%))
  Logic Levels:           7  (CARRY4=3 LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.694ns = ( 7.694 - 5.000 ) 
    Source Clock Delay      (SCD):    2.984ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TAIGA_i/production_controller/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    TAIGA_i/production_controller/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  TAIGA_i/production_controller/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8948, routed)        1.676     2.984    TAIGA_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Clk
    SLICE_X8Y13          FDRE                                         r  TAIGA_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y13          FDRE (Prop_fdre_C_Q)         0.478     3.462 f  TAIGA_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[10]/Q
                         net (fo=1, routed)           0.971     4.433    TAIGA_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1[10]
    SLICE_X9Y14          LUT6 (Prop_lut6_I0_O)        0.295     4.728 r  TAIGA_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Using_FPGA.Native_i_1__2/O
                         net (fo=1, routed)           0.000     4.728    TAIGA_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[3].I_Part_Of_Zero_Detect/lopt_1
    SLICE_X9Y14          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.278 r  TAIGA_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[3].I_Part_Of_Zero_Detect/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.278    TAIGA_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/CI
    SLICE_X9Y15          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.435 f  TAIGA_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/Using_FPGA.Native_CARRY4/CO[1]
                         net (fo=1, routed)           0.707     6.142    TAIGA_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/OF_Valid_DFF/EX_Jump_Wanted
    SLICE_X11Y16         LUT4 (Prop_lut4_I3_O)        0.329     6.471 r  TAIGA_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/OF_Valid_DFF/Using_FPGA.Native_i_1__167/O
                         net (fo=1, routed)           0.000     6.471    TAIGA_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[10].OF_Piperun_Stage/MUXCY_I/lopt_14
    SLICE_X11Y16         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457     6.928 r  TAIGA_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[10].OF_Piperun_Stage/MUXCY_I/CARRY4/CO[1]
                         net (fo=413, routed)         0.951     7.879    TAIGA_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/OF_Valid_DFF/ex_branch_with_delayslot_reg
    SLICE_X11Y9          LUT3 (Prop_lut3_I2_O)        0.323     8.202 r  TAIGA_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/OF_Valid_DFF/mem_D[7]_i_2/O
                         net (fo=49, routed)          0.532     8.734    TAIGA_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.FPU_DIV_I/ex_start_fpu_i_reg
    SLICE_X11Y6          LUT2 (Prop_lut2_I1_O)        0.326     9.060 r  TAIGA_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.FPU_DIV_I/mem_R[7]_i_1/O
                         net (fo=25, routed)          0.678     9.739    TAIGA_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.FPU_DIV_I/mem_R[7]_i_1_n_2279
    SLICE_X14Y6          FDRE                                         r  TAIGA_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.FPU_DIV_I/mem_R_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  TAIGA_i/production_controller/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     6.101    TAIGA_i/production_controller/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.192 r  TAIGA_i/production_controller/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8948, routed)        1.501     7.694    TAIGA_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.FPU_DIV_I/Clk
    SLICE_X14Y6          FDRE                                         r  TAIGA_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.FPU_DIV_I/mem_R_reg[10]/C
                         clock pessimism              0.231     7.924    
                         clock uncertainty           -0.083     7.841    
    SLICE_X14Y6          FDRE (Setup_fdre_C_CE)      -0.205     7.636    TAIGA_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.FPU_DIV_I/mem_R_reg[10]
  -------------------------------------------------------------------
                         required time                          7.636    
                         arrival time                          -9.739    
  -------------------------------------------------------------------
                         slack                                 -2.103    

Slack (VIOLATED) :        -2.103ns  (required time - arrival time)
  Source:                 TAIGA_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            TAIGA_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.FPU_DIV_I/mem_R_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 rise@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.755ns  (logic 2.915ns (43.155%)  route 3.840ns (56.845%))
  Logic Levels:           7  (CARRY4=3 LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.694ns = ( 7.694 - 5.000 ) 
    Source Clock Delay      (SCD):    2.984ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TAIGA_i/production_controller/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    TAIGA_i/production_controller/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  TAIGA_i/production_controller/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8948, routed)        1.676     2.984    TAIGA_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Clk
    SLICE_X8Y13          FDRE                                         r  TAIGA_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y13          FDRE (Prop_fdre_C_Q)         0.478     3.462 f  TAIGA_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[10]/Q
                         net (fo=1, routed)           0.971     4.433    TAIGA_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1[10]
    SLICE_X9Y14          LUT6 (Prop_lut6_I0_O)        0.295     4.728 r  TAIGA_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Using_FPGA.Native_i_1__2/O
                         net (fo=1, routed)           0.000     4.728    TAIGA_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[3].I_Part_Of_Zero_Detect/lopt_1
    SLICE_X9Y14          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.278 r  TAIGA_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[3].I_Part_Of_Zero_Detect/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.278    TAIGA_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/CI
    SLICE_X9Y15          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.435 f  TAIGA_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/Using_FPGA.Native_CARRY4/CO[1]
                         net (fo=1, routed)           0.707     6.142    TAIGA_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/OF_Valid_DFF/EX_Jump_Wanted
    SLICE_X11Y16         LUT4 (Prop_lut4_I3_O)        0.329     6.471 r  TAIGA_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/OF_Valid_DFF/Using_FPGA.Native_i_1__167/O
                         net (fo=1, routed)           0.000     6.471    TAIGA_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[10].OF_Piperun_Stage/MUXCY_I/lopt_14
    SLICE_X11Y16         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457     6.928 r  TAIGA_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[10].OF_Piperun_Stage/MUXCY_I/CARRY4/CO[1]
                         net (fo=413, routed)         0.951     7.879    TAIGA_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/OF_Valid_DFF/ex_branch_with_delayslot_reg
    SLICE_X11Y9          LUT3 (Prop_lut3_I2_O)        0.323     8.202 r  TAIGA_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/OF_Valid_DFF/mem_D[7]_i_2/O
                         net (fo=49, routed)          0.532     8.734    TAIGA_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.FPU_DIV_I/ex_start_fpu_i_reg
    SLICE_X11Y6          LUT2 (Prop_lut2_I1_O)        0.326     9.060 r  TAIGA_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.FPU_DIV_I/mem_R[7]_i_1/O
                         net (fo=25, routed)          0.678     9.739    TAIGA_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.FPU_DIV_I/mem_R[7]_i_1_n_2279
    SLICE_X14Y6          FDRE                                         r  TAIGA_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.FPU_DIV_I/mem_R_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  TAIGA_i/production_controller/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     6.101    TAIGA_i/production_controller/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.192 r  TAIGA_i/production_controller/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8948, routed)        1.501     7.694    TAIGA_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.FPU_DIV_I/Clk
    SLICE_X14Y6          FDRE                                         r  TAIGA_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.FPU_DIV_I/mem_R_reg[9]/C
                         clock pessimism              0.231     7.924    
                         clock uncertainty           -0.083     7.841    
    SLICE_X14Y6          FDRE (Setup_fdre_C_CE)      -0.205     7.636    TAIGA_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.FPU_DIV_I/mem_R_reg[9]
  -------------------------------------------------------------------
                         required time                          7.636    
                         arrival time                          -9.739    
  -------------------------------------------------------------------
                         slack                                 -2.103    

Slack (VIOLATED) :        -1.992ns  (required time - arrival time)
  Source:                 TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.FPU_DIV_I/mem_R_reg[28]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 rise@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.542ns  (logic 2.843ns (43.457%)  route 3.699ns (56.543%))
  Logic Levels:           8  (CARRY4=4 LUT2=2 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.162ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.671ns = ( 7.671 - 5.000 ) 
    Source Clock Delay      (SCD):    2.963ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TAIGA_i/production_controller/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    TAIGA_i/production_controller/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  TAIGA_i/production_controller/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8948, routed)        1.655     2.963    TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Clk
    SLICE_X26Y65         FDRE                                         r  TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y65         FDRE (Prop_fdre_C_Q)         0.456     3.419 f  TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[31]/Q
                         net (fo=1, routed)           0.956     4.375    TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1[31]
    SLICE_X23Y68         LUT2 (Prop_lut2_I1_O)        0.124     4.499 r  TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Using_FPGA.Native_i_1__4/O
                         net (fo=1, routed)           0.000     4.499    TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Part_Of_Zero_Carry_Start/lopt_2
    SLICE_X23Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.049 r  TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Part_Of_Zero_Carry_Start/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.049    TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[3].I_Part_Of_Zero_Detect/ex_op1_cmp_eq_n_reg
    SLICE_X23Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.163 r  TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[3].I_Part_Of_Zero_Detect/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.163    TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/CI
    SLICE_X23Y70         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.320 f  TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/Using_FPGA.Native_CARRY4/CO[1]
                         net (fo=1, routed)           0.589     5.909    TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/OF_Valid_DFF/EX_Jump_Wanted
    SLICE_X22Y71         LUT4 (Prop_lut4_I3_O)        0.329     6.238 r  TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/OF_Valid_DFF/Using_FPGA.Native_i_1__167/O
                         net (fo=1, routed)           0.000     6.238    TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[10].OF_Piperun_Stage/MUXCY_I/lopt_14
    SLICE_X22Y71         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457     6.695 r  TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[10].OF_Piperun_Stage/MUXCY_I/CARRY4/CO[1]
                         net (fo=415, routed)         0.950     7.645    TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/OF_Valid_DFF/ex_branch_with_delayslot_reg
    SLICE_X17Y73         LUT3 (Prop_lut3_I2_O)        0.324     7.969 r  TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/OF_Valid_DFF/mem_D[7]_i_2/O
                         net (fo=49, routed)          0.447     8.416    TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.FPU_DIV_I/ex_start_fpu_i_reg
    SLICE_X16Y74         LUT2 (Prop_lut2_I1_O)        0.332     8.748 r  TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.FPU_DIV_I/mem_R[7]_i_1/O
                         net (fo=25, routed)          0.757     9.505    TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.FPU_DIV_I/mem_R[7]_i_1_n_2279
    SLICE_X15Y71         FDRE                                         r  TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.FPU_DIV_I/mem_R_reg[28]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  TAIGA_i/production_controller/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     6.101    TAIGA_i/production_controller/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.192 r  TAIGA_i/production_controller/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8948, routed)        1.479     7.671    TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.FPU_DIV_I/Clk
    SLICE_X15Y71         FDRE                                         r  TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.FPU_DIV_I/mem_R_reg[28]/C
                         clock pessimism              0.130     7.801    
                         clock uncertainty           -0.083     7.718    
    SLICE_X15Y71         FDRE (Setup_fdre_C_CE)      -0.205     7.513    TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.FPU_DIV_I/mem_R_reg[28]
  -------------------------------------------------------------------
                         required time                          7.513    
                         arrival time                          -9.505    
  -------------------------------------------------------------------
                         slack                                 -1.992    

Slack (VIOLATED) :        -1.992ns  (required time - arrival time)
  Source:                 TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.FPU_DIV_I/mem_R_reg[29]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 rise@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.542ns  (logic 2.843ns (43.457%)  route 3.699ns (56.543%))
  Logic Levels:           8  (CARRY4=4 LUT2=2 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.162ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.671ns = ( 7.671 - 5.000 ) 
    Source Clock Delay      (SCD):    2.963ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TAIGA_i/production_controller/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    TAIGA_i/production_controller/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  TAIGA_i/production_controller/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8948, routed)        1.655     2.963    TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Clk
    SLICE_X26Y65         FDRE                                         r  TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y65         FDRE (Prop_fdre_C_Q)         0.456     3.419 f  TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[31]/Q
                         net (fo=1, routed)           0.956     4.375    TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1[31]
    SLICE_X23Y68         LUT2 (Prop_lut2_I1_O)        0.124     4.499 r  TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Using_FPGA.Native_i_1__4/O
                         net (fo=1, routed)           0.000     4.499    TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Part_Of_Zero_Carry_Start/lopt_2
    SLICE_X23Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.049 r  TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Part_Of_Zero_Carry_Start/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.049    TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[3].I_Part_Of_Zero_Detect/ex_op1_cmp_eq_n_reg
    SLICE_X23Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.163 r  TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[3].I_Part_Of_Zero_Detect/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.163    TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/CI
    SLICE_X23Y70         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.320 f  TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/Using_FPGA.Native_CARRY4/CO[1]
                         net (fo=1, routed)           0.589     5.909    TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/OF_Valid_DFF/EX_Jump_Wanted
    SLICE_X22Y71         LUT4 (Prop_lut4_I3_O)        0.329     6.238 r  TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/OF_Valid_DFF/Using_FPGA.Native_i_1__167/O
                         net (fo=1, routed)           0.000     6.238    TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[10].OF_Piperun_Stage/MUXCY_I/lopt_14
    SLICE_X22Y71         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457     6.695 r  TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[10].OF_Piperun_Stage/MUXCY_I/CARRY4/CO[1]
                         net (fo=415, routed)         0.950     7.645    TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/OF_Valid_DFF/ex_branch_with_delayslot_reg
    SLICE_X17Y73         LUT3 (Prop_lut3_I2_O)        0.324     7.969 r  TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/OF_Valid_DFF/mem_D[7]_i_2/O
                         net (fo=49, routed)          0.447     8.416    TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.FPU_DIV_I/ex_start_fpu_i_reg
    SLICE_X16Y74         LUT2 (Prop_lut2_I1_O)        0.332     8.748 r  TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.FPU_DIV_I/mem_R[7]_i_1/O
                         net (fo=25, routed)          0.757     9.505    TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.FPU_DIV_I/mem_R[7]_i_1_n_2279
    SLICE_X15Y71         FDRE                                         r  TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.FPU_DIV_I/mem_R_reg[29]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  TAIGA_i/production_controller/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     6.101    TAIGA_i/production_controller/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.192 r  TAIGA_i/production_controller/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8948, routed)        1.479     7.671    TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.FPU_DIV_I/Clk
    SLICE_X15Y71         FDRE                                         r  TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.FPU_DIV_I/mem_R_reg[29]/C
                         clock pessimism              0.130     7.801    
                         clock uncertainty           -0.083     7.718    
    SLICE_X15Y71         FDRE (Setup_fdre_C_CE)      -0.205     7.513    TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.FPU_DIV_I/mem_R_reg[29]
  -------------------------------------------------------------------
                         required time                          7.513    
                         arrival time                          -9.505    
  -------------------------------------------------------------------
                         slack                                 -1.992    

Slack (VIOLATED) :        -1.992ns  (required time - arrival time)
  Source:                 TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.FPU_DIV_I/mem_R_reg[30]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 rise@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.542ns  (logic 2.843ns (43.457%)  route 3.699ns (56.543%))
  Logic Levels:           8  (CARRY4=4 LUT2=2 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.162ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.671ns = ( 7.671 - 5.000 ) 
    Source Clock Delay      (SCD):    2.963ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TAIGA_i/production_controller/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    TAIGA_i/production_controller/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  TAIGA_i/production_controller/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8948, routed)        1.655     2.963    TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Clk
    SLICE_X26Y65         FDRE                                         r  TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y65         FDRE (Prop_fdre_C_Q)         0.456     3.419 f  TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[31]/Q
                         net (fo=1, routed)           0.956     4.375    TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1[31]
    SLICE_X23Y68         LUT2 (Prop_lut2_I1_O)        0.124     4.499 r  TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Using_FPGA.Native_i_1__4/O
                         net (fo=1, routed)           0.000     4.499    TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Part_Of_Zero_Carry_Start/lopt_2
    SLICE_X23Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.049 r  TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Part_Of_Zero_Carry_Start/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.049    TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[3].I_Part_Of_Zero_Detect/ex_op1_cmp_eq_n_reg
    SLICE_X23Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.163 r  TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[3].I_Part_Of_Zero_Detect/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.163    TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/CI
    SLICE_X23Y70         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.320 f  TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/Using_FPGA.Native_CARRY4/CO[1]
                         net (fo=1, routed)           0.589     5.909    TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/OF_Valid_DFF/EX_Jump_Wanted
    SLICE_X22Y71         LUT4 (Prop_lut4_I3_O)        0.329     6.238 r  TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/OF_Valid_DFF/Using_FPGA.Native_i_1__167/O
                         net (fo=1, routed)           0.000     6.238    TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[10].OF_Piperun_Stage/MUXCY_I/lopt_14
    SLICE_X22Y71         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457     6.695 r  TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[10].OF_Piperun_Stage/MUXCY_I/CARRY4/CO[1]
                         net (fo=415, routed)         0.950     7.645    TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/OF_Valid_DFF/ex_branch_with_delayslot_reg
    SLICE_X17Y73         LUT3 (Prop_lut3_I2_O)        0.324     7.969 r  TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/OF_Valid_DFF/mem_D[7]_i_2/O
                         net (fo=49, routed)          0.447     8.416    TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.FPU_DIV_I/ex_start_fpu_i_reg
    SLICE_X16Y74         LUT2 (Prop_lut2_I1_O)        0.332     8.748 r  TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.FPU_DIV_I/mem_R[7]_i_1/O
                         net (fo=25, routed)          0.757     9.505    TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.FPU_DIV_I/mem_R[7]_i_1_n_2279
    SLICE_X15Y71         FDRE                                         r  TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.FPU_DIV_I/mem_R_reg[30]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  TAIGA_i/production_controller/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     6.101    TAIGA_i/production_controller/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.192 r  TAIGA_i/production_controller/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8948, routed)        1.479     7.671    TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.FPU_DIV_I/Clk
    SLICE_X15Y71         FDRE                                         r  TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.FPU_DIV_I/mem_R_reg[30]/C
                         clock pessimism              0.130     7.801    
                         clock uncertainty           -0.083     7.718    
    SLICE_X15Y71         FDRE (Setup_fdre_C_CE)      -0.205     7.513    TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.FPU_DIV_I/mem_R_reg[30]
  -------------------------------------------------------------------
                         required time                          7.513    
                         arrival time                          -9.505    
  -------------------------------------------------------------------
                         slack                                 -1.992    

Slack (VIOLATED) :        -1.966ns  (required time - arrival time)
  Source:                 TAIGA_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            TAIGA_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.FPU_DIV_I/mem_R_reg[18]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 rise@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.625ns  (logic 2.915ns (44.001%)  route 3.710ns (55.999%))
  Logic Levels:           7  (CARRY4=3 LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.700ns = ( 7.700 - 5.000 ) 
    Source Clock Delay      (SCD):    2.984ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TAIGA_i/production_controller/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    TAIGA_i/production_controller/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  TAIGA_i/production_controller/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8948, routed)        1.676     2.984    TAIGA_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Clk
    SLICE_X8Y13          FDRE                                         r  TAIGA_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y13          FDRE (Prop_fdre_C_Q)         0.478     3.462 f  TAIGA_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[10]/Q
                         net (fo=1, routed)           0.971     4.433    TAIGA_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1[10]
    SLICE_X9Y14          LUT6 (Prop_lut6_I0_O)        0.295     4.728 r  TAIGA_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Using_FPGA.Native_i_1__2/O
                         net (fo=1, routed)           0.000     4.728    TAIGA_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[3].I_Part_Of_Zero_Detect/lopt_1
    SLICE_X9Y14          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.278 r  TAIGA_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[3].I_Part_Of_Zero_Detect/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.278    TAIGA_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/CI
    SLICE_X9Y15          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.435 f  TAIGA_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/Using_FPGA.Native_CARRY4/CO[1]
                         net (fo=1, routed)           0.707     6.142    TAIGA_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/OF_Valid_DFF/EX_Jump_Wanted
    SLICE_X11Y16         LUT4 (Prop_lut4_I3_O)        0.329     6.471 r  TAIGA_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/OF_Valid_DFF/Using_FPGA.Native_i_1__167/O
                         net (fo=1, routed)           0.000     6.471    TAIGA_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[10].OF_Piperun_Stage/MUXCY_I/lopt_14
    SLICE_X11Y16         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457     6.928 r  TAIGA_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[10].OF_Piperun_Stage/MUXCY_I/CARRY4/CO[1]
                         net (fo=413, routed)         0.951     7.879    TAIGA_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/OF_Valid_DFF/ex_branch_with_delayslot_reg
    SLICE_X11Y9          LUT3 (Prop_lut3_I2_O)        0.323     8.202 r  TAIGA_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/OF_Valid_DFF/mem_D[7]_i_2/O
                         net (fo=49, routed)          0.532     8.734    TAIGA_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.FPU_DIV_I/ex_start_fpu_i_reg
    SLICE_X11Y6          LUT2 (Prop_lut2_I1_O)        0.326     9.060 r  TAIGA_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.FPU_DIV_I/mem_R[7]_i_1/O
                         net (fo=25, routed)          0.548     9.609    TAIGA_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.FPU_DIV_I/mem_R[7]_i_1_n_2279
    SLICE_X11Y2          FDRE                                         r  TAIGA_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.FPU_DIV_I/mem_R_reg[18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  TAIGA_i/production_controller/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     6.101    TAIGA_i/production_controller/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.192 r  TAIGA_i/production_controller/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8948, routed)        1.508     7.701    TAIGA_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.FPU_DIV_I/Clk
    SLICE_X11Y2          FDRE                                         r  TAIGA_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.FPU_DIV_I/mem_R_reg[18]/C
                         clock pessimism              0.231     7.931    
                         clock uncertainty           -0.083     7.848    
    SLICE_X11Y2          FDRE (Setup_fdre_C_CE)      -0.205     7.643    TAIGA_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.FPU_DIV_I/mem_R_reg[18]
  -------------------------------------------------------------------
                         required time                          7.643    
                         arrival time                          -9.609    
  -------------------------------------------------------------------
                         slack                                 -1.966    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.022ns  (arrival time - required time)
  Source:                 TAIGA_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.mem_Res_Sign_4_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            TAIGA_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.mem_Res_Sign_5_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.164ns (47.979%)  route 0.178ns (52.021%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.198ns
    Source Clock Delay      (SCD):    0.901ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TAIGA_i/production_controller/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    TAIGA_i/production_controller/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  TAIGA_i/production_controller/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8948, routed)        0.561     0.901    TAIGA_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Clk
    SLICE_X20Y1          FDRE                                         r  TAIGA_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.mem_Res_Sign_4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y1          FDRE (Prop_fdre_C_Q)         0.164     1.066 r  TAIGA_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.mem_Res_Sign_4_reg/Q
                         net (fo=1, routed)           0.178     1.243    TAIGA_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/mem_Res_Sign_4
    SLICE_X23Y3          FDRE                                         r  TAIGA_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.mem_Res_Sign_5_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TAIGA_i/production_controller/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    TAIGA_i/production_controller/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  TAIGA_i/production_controller/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8948, routed)        0.828     1.198    TAIGA_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Clk
    SLICE_X23Y3          FDRE                                         r  TAIGA_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.mem_Res_Sign_5_reg/C
                         clock pessimism             -0.034     1.164    
    SLICE_X23Y3          FDRE (Hold_fdre_C_D)         0.057     1.221    TAIGA_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.mem_Res_Sign_5_reg
  -------------------------------------------------------------------
                         required time                         -1.221    
                         arrival time                           1.243    
  -------------------------------------------------------------------
                         slack                                  0.022    

Slack (MET) :             0.026ns  (arrival time - required time)
  Source:                 TAIGA_i/axi_fifo_production/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            TAIGA_i/fifo_production_to_IOI/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.141ns (35.506%)  route 0.256ns (64.494%))
  Logic Levels:           0  
  Clock Path Skew:        0.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.228ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TAIGA_i/production_controller/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    TAIGA_i/production_controller/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  TAIGA_i/production_controller/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8948, routed)        0.550     0.890    TAIGA_i/axi_fifo_production/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/s_axi_aclk
    SLICE_X27Y25         FDRE                                         r  TAIGA_i/axi_fifo_production/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y25         FDRE (Prop_fdre_C_Q)         0.141     1.031 r  TAIGA_i/axi_fifo_production/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[24]/Q
                         net (fo=1, routed)           0.256     1.288    TAIGA_i/fifo_production_to_IOI/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DINA[2]
    RAMB36_X1Y4          RAMB36E1                                     r  TAIGA_i/fifo_production_to_IOI/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TAIGA_i/production_controller/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    TAIGA_i/production_controller/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  TAIGA_i/production_controller/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8948, routed)        0.858     1.228    TAIGA_i/fifo_production_to_IOI/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/s_aclk
    RAMB36_X1Y4          RAMB36E1                                     r  TAIGA_i/fifo_production_to_IOI/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.263     0.966    
    RAMB36_X1Y4          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[2])
                                                      0.296     1.262    TAIGA_i/fifo_production_to_IOI/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.262    
                         arrival time                           1.288    
  -------------------------------------------------------------------
                         slack                                  0.026    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 TAIGA_i/axi_fifo_backup/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            TAIGA_i/fifo_backup_to_IOI/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.164ns (40.036%)  route 0.246ns (59.964%))
  Logic Levels:           0  
  Clock Path Skew:        0.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.243ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TAIGA_i/production_controller/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    TAIGA_i/production_controller/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  TAIGA_i/production_controller/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8948, routed)        0.564     0.905    TAIGA_i/axi_fifo_backup/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/s_axi_aclk
    SLICE_X32Y2          FDRE                                         r  TAIGA_i/axi_fifo_backup/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y2          FDRE (Prop_fdre_C_Q)         0.164     1.069 r  TAIGA_i/axi_fifo_backup/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[28]/Q
                         net (fo=1, routed)           0.246     1.314    TAIGA_i/fifo_backup_to_IOI/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DINA[6]
    RAMB36_X2Y1          RAMB36E1                                     r  TAIGA_i/fifo_backup_to_IOI/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TAIGA_i/production_controller/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    TAIGA_i/production_controller/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  TAIGA_i/production_controller/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8948, routed)        0.873     1.243    TAIGA_i/fifo_backup_to_IOI/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/s_aclk
    RAMB36_X2Y1          RAMB36E1                                     r  TAIGA_i/fifo_backup_to_IOI/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.263     0.981    
    RAMB36_X2Y1          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[9])
                                                      0.296     1.277    TAIGA_i/fifo_backup_to_IOI/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.277    
                         arrival time                           1.314    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 TAIGA_i/axi_periph_production_controller/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_payload_i_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            TAIGA_i/axi_periph_production_controller/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[32]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.431ns  (logic 0.209ns (48.436%)  route 0.222ns (51.564%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.223ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TAIGA_i/production_controller/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    TAIGA_i/production_controller/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  TAIGA_i/production_controller/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8948, routed)        0.584     0.924    TAIGA_i/axi_periph_production_controller/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/aclk
    SLICE_X0Y47          FDRE                                         r  TAIGA_i/axi_periph_production_controller/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_payload_i_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y47          FDRE (Prop_fdre_C_Q)         0.164     1.089 r  TAIGA_i/axi_periph_production_controller/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_payload_i_reg[31]/Q
                         net (fo=1, routed)           0.222     1.311    TAIGA_i/axi_periph_production_controller/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_araddr[31]
    SLICE_X4Y51          LUT4 (Prop_lut4_I0_O)        0.045     1.356 r  TAIGA_i/axi_periph_production_controller/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i[32]_i_3/O
                         net (fo=1, routed)           0.000     1.356    TAIGA_i/axi_periph_production_controller/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_amesg[32]
    SLICE_X4Y51          FDRE                                         r  TAIGA_i/axi_periph_production_controller/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[32]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TAIGA_i/production_controller/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    TAIGA_i/production_controller/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  TAIGA_i/production_controller/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8948, routed)        0.853     1.223    TAIGA_i/axi_periph_production_controller/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X4Y51          FDRE                                         r  TAIGA_i/axi_periph_production_controller/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[32]/C
                         clock pessimism             -0.029     1.194    
    SLICE_X4Y51          FDRE (Hold_fdre_C_D)         0.121     1.315    TAIGA_i/axi_periph_production_controller/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[32]
  -------------------------------------------------------------------
                         required time                         -1.315    
                         arrival time                           1.356    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 TAIGA_i/axi_periph_production_controller/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            TAIGA_i/production_controller/inst/PS7_i/MAXIGP0BID[8]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.141ns (39.263%)  route 0.218ns (60.737%))
  Logic Levels:           0  
  Clock Path Skew:        0.309ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.263ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TAIGA_i/production_controller/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    TAIGA_i/production_controller/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  TAIGA_i/production_controller/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8948, routed)        0.584     0.925    TAIGA_i/axi_periph_production_controller/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/aclk
    SLICE_X2Y52          FDRE                                         r  TAIGA_i/axi_periph_production_controller/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y52          FDRE (Prop_fdre_C_Q)         0.141     1.066 r  TAIGA_i/axi_periph_production_controller/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg[10]/Q
                         net (fo=1, routed)           0.218     1.284    TAIGA_i/production_controller/inst/M_AXI_GP0_BID[8]
    PS7_X0Y0             PS7                                          r  TAIGA_i/production_controller/inst/PS7_i/MAXIGP0BID[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TAIGA_i/production_controller/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    TAIGA_i/production_controller/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  TAIGA_i/production_controller/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8948, routed)        0.893     1.263    TAIGA_i/production_controller/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  TAIGA_i/production_controller/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.029     1.234    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BID[8])
                                                      0.000     1.234    TAIGA_i/production_controller/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.234    
                         arrival time                           1.284    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 TAIGA_i/axi_periph_production_controller/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            TAIGA_i/production_controller/inst/PS7_i/MAXIGP0BID[11]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.141ns (39.236%)  route 0.218ns (60.764%))
  Logic Levels:           0  
  Clock Path Skew:        0.309ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.263ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TAIGA_i/production_controller/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    TAIGA_i/production_controller/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  TAIGA_i/production_controller/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8948, routed)        0.584     0.925    TAIGA_i/axi_periph_production_controller/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/aclk
    SLICE_X2Y52          FDRE                                         r  TAIGA_i/axi_periph_production_controller/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y52          FDRE (Prop_fdre_C_Q)         0.141     1.066 r  TAIGA_i/axi_periph_production_controller/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg[13]/Q
                         net (fo=1, routed)           0.218     1.284    TAIGA_i/production_controller/inst/M_AXI_GP0_BID[11]
    PS7_X0Y0             PS7                                          r  TAIGA_i/production_controller/inst/PS7_i/MAXIGP0BID[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TAIGA_i/production_controller/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    TAIGA_i/production_controller/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  TAIGA_i/production_controller/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8948, routed)        0.893     1.263    TAIGA_i/production_controller/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  TAIGA_i/production_controller/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.029     1.234    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BID[11])
                                                      0.000     1.234    TAIGA_i/production_controller/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.234    
                         arrival time                           1.284    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 TAIGA_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/ex_pc_i_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            TAIGA_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/mem_pc_i_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.141ns (37.103%)  route 0.239ns (62.897%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.197ns
    Source Clock Delay      (SCD):    0.904ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TAIGA_i/production_controller/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    TAIGA_i/production_controller/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  TAIGA_i/production_controller/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8948, routed)        0.563     0.903    TAIGA_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Clk
    SLICE_X17Y5          FDRE                                         r  TAIGA_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/ex_pc_i_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y5          FDRE (Prop_fdre_C_Q)         0.141     1.044 r  TAIGA_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/ex_pc_i_reg[27]/Q
                         net (fo=1, routed)           0.239     1.284    TAIGA_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/EX_PC[27]
    SLICE_X23Y7          FDRE                                         r  TAIGA_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/mem_pc_i_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TAIGA_i/production_controller/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    TAIGA_i/production_controller/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  TAIGA_i/production_controller/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8948, routed)        0.827     1.197    TAIGA_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Clk
    SLICE_X23Y7          FDRE                                         r  TAIGA_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/mem_pc_i_reg[27]/C
                         clock pessimism             -0.034     1.163    
    SLICE_X23Y7          FDRE (Hold_fdre_C_D)         0.070     1.233    TAIGA_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/mem_pc_i_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.233    
                         arrival time                           1.284    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 TAIGA_i/axi_intc_IO_intermediary/U0/INTC_CORE_I/IRQ_LEVEL_GEN.IRQ_LEVEL_FAST_ON_AXI_CLK_GEN.current_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            TAIGA_i/axi_intc_IO_intermediary/U0/INTC_CORE_I/IRQ_LEVEL_GEN.IRQ_LEVEL_FAST_ON_AXI_CLK_GEN.in_idle_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.425ns  (logic 0.212ns (49.938%)  route 0.213ns (50.062%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.200ns
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TAIGA_i/production_controller/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    TAIGA_i/production_controller/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  TAIGA_i/production_controller/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8948, routed)        0.559     0.900    TAIGA_i/axi_intc_IO_intermediary/U0/INTC_CORE_I/s_axi_aclk
    SLICE_X24Y51         FDRE                                         r  TAIGA_i/axi_intc_IO_intermediary/U0/INTC_CORE_I/IRQ_LEVEL_GEN.IRQ_LEVEL_FAST_ON_AXI_CLK_GEN.current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y51         FDRE (Prop_fdre_C_Q)         0.164     1.064 f  TAIGA_i/axi_intc_IO_intermediary/U0/INTC_CORE_I/IRQ_LEVEL_GEN.IRQ_LEVEL_FAST_ON_AXI_CLK_GEN.current_state_reg[1]/Q
                         net (fo=4, routed)           0.213     1.276    TAIGA_i/axi_intc_IO_intermediary/U0/INTC_CORE_I/IRQ_LEVEL_GEN.IRQ_LEVEL_FAST_ON_AXI_CLK_GEN.current_state_reg_n_2279_[1]
    SLICE_X21Y51         LUT3 (Prop_lut3_I0_O)        0.048     1.324 r  TAIGA_i/axi_intc_IO_intermediary/U0/INTC_CORE_I/IRQ_LEVEL_GEN.IRQ_LEVEL_FAST_ON_AXI_CLK_GEN.in_idle_i_1/O
                         net (fo=1, routed)           0.000     1.324    TAIGA_i/axi_intc_IO_intermediary/U0/INTC_CORE_I/in_idle0_out
    SLICE_X21Y51         FDRE                                         r  TAIGA_i/axi_intc_IO_intermediary/U0/INTC_CORE_I/IRQ_LEVEL_GEN.IRQ_LEVEL_FAST_ON_AXI_CLK_GEN.in_idle_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TAIGA_i/production_controller/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    TAIGA_i/production_controller/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  TAIGA_i/production_controller/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8948, routed)        0.830     1.200    TAIGA_i/axi_intc_IO_intermediary/U0/INTC_CORE_I/s_axi_aclk
    SLICE_X21Y51         FDRE                                         r  TAIGA_i/axi_intc_IO_intermediary/U0/INTC_CORE_I/IRQ_LEVEL_GEN.IRQ_LEVEL_FAST_ON_AXI_CLK_GEN.in_idle_reg/C
                         clock pessimism             -0.034     1.166    
    SLICE_X21Y51         FDRE (Hold_fdre_C_D)         0.107     1.273    TAIGA_i/axi_intc_IO_intermediary/U0/INTC_CORE_I/IRQ_LEVEL_GEN.IRQ_LEVEL_FAST_ON_AXI_CLK_GEN.in_idle_reg
  -------------------------------------------------------------------
                         required time                         -1.273    
                         arrival time                           1.324    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 TAIGA_i/axi_periph_production_controller/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            TAIGA_i/axi_periph_production_controller/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][4]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.141ns (51.279%)  route 0.134ns (48.721%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.202ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TAIGA_i/production_controller/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    TAIGA_i/production_controller/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  TAIGA_i/production_controller/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8948, routed)        0.564     0.905    TAIGA_i/axi_periph_production_controller/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X11Y38         FDRE                                         r  TAIGA_i/axi_periph_production_controller/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y38         FDRE (Prop_fdre_C_Q)         0.141     1.046 r  TAIGA_i/axi_periph_production_controller/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[7]/Q
                         net (fo=1, routed)           0.134     1.179    TAIGA_i/axi_periph_production_controller/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[4]
    SLICE_X8Y38          SRLC32E                                      r  TAIGA_i/axi_periph_production_controller/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][4]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TAIGA_i/production_controller/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    TAIGA_i/production_controller/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  TAIGA_i/production_controller/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8948, routed)        0.832     1.202    TAIGA_i/axi_periph_production_controller/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X8Y38          SRLC32E                                      r  TAIGA_i/axi_periph_production_controller/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][4]_srl32/CLK
                         clock pessimism             -0.263     0.939    
    SLICE_X8Y38          SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.122    TAIGA_i/axi_periph_production_controller/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][4]_srl32
  -------------------------------------------------------------------
                         required time                         -1.123    
                         arrival time                           1.179    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 TAIGA_i/axi_periph_production_controller/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            TAIGA_i/axi_periph_production_controller/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][18]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.141ns (51.279%)  route 0.134ns (48.721%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.203ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TAIGA_i/production_controller/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    TAIGA_i/production_controller/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  TAIGA_i/production_controller/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8948, routed)        0.565     0.905    TAIGA_i/axi_periph_production_controller/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X11Y41         FDRE                                         r  TAIGA_i/axi_periph_production_controller/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y41         FDRE (Prop_fdre_C_Q)         0.141     1.046 r  TAIGA_i/axi_periph_production_controller/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[21]/Q
                         net (fo=1, routed)           0.134     1.180    TAIGA_i/axi_periph_production_controller/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[18]
    SLICE_X8Y41          SRLC32E                                      r  TAIGA_i/axi_periph_production_controller/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][18]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TAIGA_i/production_controller/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    TAIGA_i/production_controller/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  TAIGA_i/production_controller/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8948, routed)        0.833     1.203    TAIGA_i/axi_periph_production_controller/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X8Y41          SRLC32E                                      r  TAIGA_i/axi_periph_production_controller/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][18]_srl32/CLK
                         clock pessimism             -0.263     0.941    
    SLICE_X8Y41          SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.123    TAIGA_i/axi_periph_production_controller/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][18]_srl32
  -------------------------------------------------------------------
                         required time                         -1.123    
                         arrival time                           1.180    
  -------------------------------------------------------------------
                         slack                                  0.057    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { TAIGA_i/production_controller/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         5.000       2.056      RAMB36_X2Y7   TAIGA_i/axi_fifo_IOI/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         5.000       2.056      RAMB36_X2Y7   TAIGA_i/axi_fifo_IOI/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         5.000       2.056      RAMB36_X2Y5   TAIGA_i/axi_fifo_IOI/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         5.000       2.056      RAMB36_X2Y5   TAIGA_i/axi_fifo_IOI/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         5.000       2.056      RAMB36_X2Y4   TAIGA_i/axi_fifo_backup/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         5.000       2.056      RAMB36_X2Y4   TAIGA_i/axi_fifo_backup/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         5.000       2.056      RAMB36_X1Y0   TAIGA_i/axi_fifo_backup/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         5.000       2.056      RAMB36_X1Y0   TAIGA_i/axi_fifo_backup/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         5.000       2.056      RAMB36_X0Y8   TAIGA_i/axi_fifo_production/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         5.000       2.056      RAMB36_X0Y8   TAIGA_i/axi_fifo_production/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         2.500       1.250      SLICE_X32Y67  TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[10].ram32m_i/Using_FPGA.Native/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         2.500       1.250      SLICE_X32Y67  TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[10].ram32m_i/Using_FPGA.Native/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         2.500       1.250      SLICE_X32Y67  TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[10].ram32m_i/Using_FPGA.Native/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         2.500       1.250      SLICE_X32Y67  TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[10].ram32m_i/Using_FPGA.Native/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         2.500       1.250      SLICE_X32Y67  TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[10].ram32m_i/Using_FPGA.Native/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         2.500       1.250      SLICE_X32Y67  TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[10].ram32m_i/Using_FPGA.Native/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         2.500       1.250      SLICE_X32Y67  TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[10].ram32m_i/Using_FPGA.Native/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         2.500       1.250      SLICE_X32Y67  TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[10].ram32m_i/Using_FPGA.Native/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         2.500       1.250      SLICE_X32Y66  TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[12].ram32m_i/Using_FPGA.Native/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         2.500       1.250      SLICE_X32Y66  TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[12].ram32m_i/Using_FPGA.Native/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         2.500       1.250      SLICE_X38Y69  TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[6].ram32m_i/Using_FPGA.Native/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         2.500       1.250      SLICE_X38Y69  TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[6].ram32m_i/Using_FPGA.Native/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         2.500       1.250      SLICE_X38Y69  TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[6].ram32m_i/Using_FPGA.Native/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         2.500       1.250      SLICE_X38Y69  TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[6].ram32m_i/Using_FPGA.Native/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         2.500       1.250      SLICE_X38Y69  TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[6].ram32m_i/Using_FPGA.Native/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         2.500       1.250      SLICE_X38Y69  TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[6].ram32m_i/Using_FPGA.Native/RAMC_D1/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         2.500       1.250      SLICE_X38Y69  TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[6].ram32m_i/Using_FPGA.Native/RAMD/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         2.500       1.250      SLICE_X38Y69  TAIGA_i/IO_intermediary/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[6].ram32m_i/Using_FPGA.Native/RAMD_D1/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         2.500       1.250      SLICE_X20Y39  TAIGA_i/axi_fifo_production/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_63_9_11/RAMA/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         2.500       1.250      SLICE_X20Y39  TAIGA_i/axi_fifo_production/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_63_9_11/RAMB/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
  To Clock:  TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE

Setup :            0  Failing Endpoints,  Worst Slack       30.784ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.635ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             30.784ns  (required time - arrival time)
  Source:                 TAIGA_i/mdm_1/U0/MDM_Core_I1/PORT_Selector_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/CLR
                            (recovery check against rising-edge clock TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.333ns  (TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall@50.000ns - TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        2.139ns  (logic 0.648ns (30.300%)  route 1.491ns (69.700%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.232ns = ( 53.231 - 50.000 ) 
    Source Clock Delay      (SCD):    3.698ns = ( 20.365 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.924    18.591    TAIGA_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    18.692 f  TAIGA_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=52, routed)          1.673    20.365    TAIGA_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X8Y33          FDCE                                         r  TAIGA_i/mdm_1/U0/MDM_Core_I1/PORT_Selector_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y33          FDCE (Prop_fdce_C_Q)         0.524    20.889 f  TAIGA_i/mdm_1/U0/MDM_Core_I1/PORT_Selector_reg[2]/Q
                         net (fo=7, routed)           1.003    21.892    TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Q[2]
    SLICE_X9Y31          LUT5 (Prop_lut5_I3_O)        0.124    22.016 f  TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Insert_Delays[0].LUT_Delay_i_1/O
                         net (fo=1, routed)           0.488    22.503    TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Insert_Delays[0].LUT_Delay_i_1_n_2279
    SLICE_X10Y31         FDCE                                         f  TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/CLR
  -------------------------------------------------------------------    -------------------

                         (clock TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     50.000    50.000 f  
    BSCAN_X0Y1           BSCANE2                      0.000    50.000 f  TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.643    51.643    TAIGA_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    51.734 f  TAIGA_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=52, routed)          1.497    53.231    TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X10Y31         FDCE                                         r  TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/C  (IS_INVERTED)
                         clock pessimism              0.406    53.637    
                         clock uncertainty           -0.035    53.601    
    SLICE_X10Y31         FDCE (Recov_fdce_C_CLR)     -0.314    53.287    TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I
  -------------------------------------------------------------------
                         required time                         53.287    
                         arrival time                         -22.503    
  -------------------------------------------------------------------
                         slack                                 30.784    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.635ns  (arrival time - required time)
  Source:                 TAIGA_i/mdm_1/U0/MDM_Core_I1/PORT_Selector_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/CLR
                            (removal check against rising-edge clock TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.606ns  (logic 0.191ns (31.532%)  route 0.415ns (68.468%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.731ns = ( 18.398 - 16.667 ) 
    Source Clock Delay      (SCD):    1.341ns = ( 18.007 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.356ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.757    17.424    TAIGA_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    17.450 f  TAIGA_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=52, routed)          0.558    18.007    TAIGA_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X7Y30          FDCE                                         r  TAIGA_i/mdm_1/U0/MDM_Core_I1/PORT_Selector_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y30          FDCE (Prop_fdce_C_Q)         0.146    18.153 f  TAIGA_i/mdm_1/U0/MDM_Core_I1/PORT_Selector_reg[1]/Q
                         net (fo=7, routed)           0.240    18.394    TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Q[1]
    SLICE_X9Y31          LUT5 (Prop_lut5_I0_O)        0.045    18.439 f  TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Insert_Delays[0].LUT_Delay_i_1/O
                         net (fo=1, routed)           0.175    18.613    TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Insert_Delays[0].LUT_Delay_i_1_n_2279
    SLICE_X10Y31         FDCE                                         f  TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/CLR
  -------------------------------------------------------------------    -------------------

                         (clock TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  TAIGA_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.877    17.544    TAIGA_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    17.573 f  TAIGA_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=52, routed)          0.825    18.398    TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X10Y31         FDCE                                         r  TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/C  (IS_INVERTED)
                         clock pessimism             -0.356    18.041    
    SLICE_X10Y31         FDCE (Remov_fdce_C_CLR)     -0.063    17.978    TAIGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I
  -------------------------------------------------------------------
                         required time                        -17.978    
                         arrival time                          18.613    
  -------------------------------------------------------------------
                         slack                                  0.635    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        0.309ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.231ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.309ns  (required time - arrival time)
  Source:                 TAIGA_i/axi_fifo_production/U0/COMP_IPIC2AXI_S/sig_str_rst_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            TAIGA_i/axi_fifo_production/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 rise@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.079ns  (logic 0.642ns (15.739%)  route 3.437ns (84.261%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.170ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.682ns = ( 7.682 - 5.000 ) 
    Source Clock Delay      (SCD):    2.982ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TAIGA_i/production_controller/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    TAIGA_i/production_controller/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  TAIGA_i/production_controller/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8948, routed)        1.674     2.982    TAIGA_i/axi_fifo_production/U0/COMP_IPIC2AXI_S/s_axi_aclk
    SLICE_X16Y46         FDSE                                         r  TAIGA_i/axi_fifo_production/U0/COMP_IPIC2AXI_S/sig_str_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y46         FDSE (Prop_fdse_C_Q)         0.518     3.500 f  TAIGA_i/axi_fifo_production/U0/COMP_IPIC2AXI_S/sig_str_rst_reg/Q
                         net (fo=11, routed)          1.429     4.929    TAIGA_i/axi_fifo_production/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/sig_str_rst_reg
    SLICE_X23Y42         LUT3 (Prop_lut3_I2_O)        0.124     5.053 f  TAIGA_i/axi_fifo_production/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/gpr1.dout_i[21]_i_1/O
                         net (fo=88, routed)          2.008     7.061    TAIGA_i/axi_fifo_production/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/SS[0]
    SLICE_X23Y36         FDPE                                         f  TAIGA_i/axi_fifo_production/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  TAIGA_i/production_controller/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     6.101    TAIGA_i/production_controller/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.192 r  TAIGA_i/production_controller/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8948, routed)        1.490     7.682    TAIGA_i/axi_fifo_production/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_axi_aclk
    SLICE_X23Y36         FDPE                                         r  TAIGA_i/axi_fifo_production/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/C
                         clock pessimism              0.130     7.812    
                         clock uncertainty           -0.083     7.729    
    SLICE_X23Y36         FDPE (Recov_fdpe_C_PRE)     -0.359     7.370    TAIGA_i/axi_fifo_production/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg
  -------------------------------------------------------------------
                         required time                          7.370    
                         arrival time                          -7.061    
  -------------------------------------------------------------------
                         slack                                  0.309    

Slack (MET) :             0.309ns  (required time - arrival time)
  Source:                 TAIGA_i/axi_fifo_production/U0/COMP_IPIC2AXI_S/sig_str_rst_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            TAIGA_i/axi_fifo_production/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 rise@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.079ns  (logic 0.642ns (15.739%)  route 3.437ns (84.261%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.170ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.682ns = ( 7.682 - 5.000 ) 
    Source Clock Delay      (SCD):    2.982ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TAIGA_i/production_controller/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    TAIGA_i/production_controller/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  TAIGA_i/production_controller/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8948, routed)        1.674     2.982    TAIGA_i/axi_fifo_production/U0/COMP_IPIC2AXI_S/s_axi_aclk
    SLICE_X16Y46         FDSE                                         r  TAIGA_i/axi_fifo_production/U0/COMP_IPIC2AXI_S/sig_str_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y46         FDSE (Prop_fdse_C_Q)         0.518     3.500 f  TAIGA_i/axi_fifo_production/U0/COMP_IPIC2AXI_S/sig_str_rst_reg/Q
                         net (fo=11, routed)          1.429     4.929    TAIGA_i/axi_fifo_production/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/sig_str_rst_reg
    SLICE_X23Y42         LUT3 (Prop_lut3_I2_O)        0.124     5.053 f  TAIGA_i/axi_fifo_production/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/gpr1.dout_i[21]_i_1/O
                         net (fo=88, routed)          2.008     7.061    TAIGA_i/axi_fifo_production/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/SS[0]
    SLICE_X23Y36         FDPE                                         f  TAIGA_i/axi_fifo_production/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  TAIGA_i/production_controller/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     6.101    TAIGA_i/production_controller/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.192 r  TAIGA_i/production_controller/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8948, routed)        1.490     7.682    TAIGA_i/axi_fifo_production/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_axi_aclk
    SLICE_X23Y36         FDPE                                         r  TAIGA_i/axi_fifo_production/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
                         clock pessimism              0.130     7.812    
                         clock uncertainty           -0.083     7.729    
    SLICE_X23Y36         FDPE (Recov_fdpe_C_PRE)     -0.359     7.370    TAIGA_i/axi_fifo_production/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg
  -------------------------------------------------------------------
                         required time                          7.370    
                         arrival time                          -7.061    
  -------------------------------------------------------------------
                         slack                                  0.309    

Slack (MET) :             0.369ns  (required time - arrival time)
  Source:                 TAIGA_i/rst_production_controller_200M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            TAIGA_i/axi_fifo_backup/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 rise@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.205ns  (logic 0.580ns (13.794%)  route 3.625ns (86.206%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.760ns = ( 7.760 - 5.000 ) 
    Source Clock Delay      (SCD):    2.973ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TAIGA_i/production_controller/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    TAIGA_i/production_controller/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  TAIGA_i/production_controller/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8948, routed)        1.665     2.973    TAIGA_i/rst_production_controller_200M/U0/slowest_sync_clk
    SLICE_X25Y37         FDRE                                         r  TAIGA_i/rst_production_controller_200M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y37         FDRE (Prop_fdre_C_Q)         0.456     3.429 r  TAIGA_i/rst_production_controller_200M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=123, routed)         2.214     5.643    TAIGA_i/axi_fifo_backup/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/s_axi_aresetn
    SLICE_X39Y30         LUT3 (Prop_lut3_I1_O)        0.124     5.767 f  TAIGA_i/axi_fifo_backup/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/gpr1.dout_i[21]_i_1/O
                         net (fo=88, routed)          1.411     7.178    TAIGA_i/axi_fifo_backup/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/SS[0]
    SLICE_X42Y32         FDPE                                         f  TAIGA_i/axi_fifo_backup/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  TAIGA_i/production_controller/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     6.101    TAIGA_i/production_controller/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.192 r  TAIGA_i/production_controller/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8948, routed)        1.568     7.760    TAIGA_i/axi_fifo_backup/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_axi_aclk
    SLICE_X42Y32         FDPE                                         r  TAIGA_i/axi_fifo_backup/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/C
                         clock pessimism              0.231     7.991    
                         clock uncertainty           -0.083     7.908    
    SLICE_X42Y32         FDPE (Recov_fdpe_C_PRE)     -0.361     7.547    TAIGA_i/axi_fifo_backup/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg
  -------------------------------------------------------------------
                         required time                          7.547    
                         arrival time                          -7.178    
  -------------------------------------------------------------------
                         slack                                  0.369    

Slack (MET) :             0.394ns  (required time - arrival time)
  Source:                 TAIGA_i/axi_fifo_production/U0/COMP_IPIC2AXI_S/sig_str_rst_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            TAIGA_i/axi_fifo_production/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 rise@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.096ns  (logic 0.642ns (15.673%)  route 3.454ns (84.327%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.685ns = ( 7.686 - 5.000 ) 
    Source Clock Delay      (SCD):    2.982ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TAIGA_i/production_controller/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    TAIGA_i/production_controller/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  TAIGA_i/production_controller/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8948, routed)        1.674     2.982    TAIGA_i/axi_fifo_production/U0/COMP_IPIC2AXI_S/s_axi_aclk
    SLICE_X16Y46         FDSE                                         r  TAIGA_i/axi_fifo_production/U0/COMP_IPIC2AXI_S/sig_str_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y46         FDSE (Prop_fdse_C_Q)         0.518     3.500 f  TAIGA_i/axi_fifo_production/U0/COMP_IPIC2AXI_S/sig_str_rst_reg/Q
                         net (fo=11, routed)          1.429     4.929    TAIGA_i/axi_fifo_production/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/sig_str_rst_reg
    SLICE_X23Y42         LUT3 (Prop_lut3_I2_O)        0.124     5.053 f  TAIGA_i/axi_fifo_production/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/gpr1.dout_i[21]_i_1/O
                         net (fo=88, routed)          2.025     7.078    TAIGA_i/axi_fifo_production/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/SS[0]
    SLICE_X20Y34         FDPE                                         f  TAIGA_i/axi_fifo_production/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  TAIGA_i/production_controller/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     6.101    TAIGA_i/production_controller/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.192 r  TAIGA_i/production_controller/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8948, routed)        1.493     7.686    TAIGA_i/axi_fifo_production/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_axi_aclk
    SLICE_X20Y34         FDPE                                         r  TAIGA_i/axi_fifo_production/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/C
                         clock pessimism              0.231     7.916    
                         clock uncertainty           -0.083     7.833    
    SLICE_X20Y34         FDPE (Recov_fdpe_C_PRE)     -0.361     7.472    TAIGA_i/axi_fifo_production/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg
  -------------------------------------------------------------------
                         required time                          7.472    
                         arrival time                          -7.078    
  -------------------------------------------------------------------
                         slack                                  0.394    

Slack (MET) :             0.411ns  (required time - arrival time)
  Source:                 TAIGA_i/rst_production_controller_200M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            TAIGA_i/axi_fifo_backup/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 rise@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.205ns  (logic 0.580ns (13.794%)  route 3.625ns (86.206%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.760ns = ( 7.760 - 5.000 ) 
    Source Clock Delay      (SCD):    2.973ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TAIGA_i/production_controller/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    TAIGA_i/production_controller/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  TAIGA_i/production_controller/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8948, routed)        1.665     2.973    TAIGA_i/rst_production_controller_200M/U0/slowest_sync_clk
    SLICE_X25Y37         FDRE                                         r  TAIGA_i/rst_production_controller_200M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y37         FDRE (Prop_fdre_C_Q)         0.456     3.429 r  TAIGA_i/rst_production_controller_200M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=123, routed)         2.214     5.643    TAIGA_i/axi_fifo_backup/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/s_axi_aresetn
    SLICE_X39Y30         LUT3 (Prop_lut3_I1_O)        0.124     5.767 f  TAIGA_i/axi_fifo_backup/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/gpr1.dout_i[21]_i_1/O
                         net (fo=88, routed)          1.411     7.178    TAIGA_i/axi_fifo_backup/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/SS[0]
    SLICE_X42Y32         FDPE                                         f  TAIGA_i/axi_fifo_backup/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  TAIGA_i/production_controller/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     6.101    TAIGA_i/production_controller/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.192 r  TAIGA_i/production_controller/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8948, routed)        1.568     7.760    TAIGA_i/axi_fifo_backup/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_axi_aclk
    SLICE_X42Y32         FDPE                                         r  TAIGA_i/axi_fifo_backup/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                         clock pessimism              0.231     7.991    
                         clock uncertainty           -0.083     7.908    
    SLICE_X42Y32         FDPE (Recov_fdpe_C_PRE)     -0.319     7.589    TAIGA_i/axi_fifo_backup/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg
  -------------------------------------------------------------------
                         required time                          7.589    
                         arrival time                          -7.178    
  -------------------------------------------------------------------
                         slack                                  0.411    

Slack (MET) :             0.436ns  (required time - arrival time)
  Source:                 TAIGA_i/axi_fifo_production/U0/COMP_IPIC2AXI_S/sig_str_rst_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            TAIGA_i/axi_fifo_production/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 rise@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.096ns  (logic 0.642ns (15.673%)  route 3.454ns (84.327%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.685ns = ( 7.686 - 5.000 ) 
    Source Clock Delay      (SCD):    2.982ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TAIGA_i/production_controller/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    TAIGA_i/production_controller/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  TAIGA_i/production_controller/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8948, routed)        1.674     2.982    TAIGA_i/axi_fifo_production/U0/COMP_IPIC2AXI_S/s_axi_aclk
    SLICE_X16Y46         FDSE                                         r  TAIGA_i/axi_fifo_production/U0/COMP_IPIC2AXI_S/sig_str_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y46         FDSE (Prop_fdse_C_Q)         0.518     3.500 f  TAIGA_i/axi_fifo_production/U0/COMP_IPIC2AXI_S/sig_str_rst_reg/Q
                         net (fo=11, routed)          1.429     4.929    TAIGA_i/axi_fifo_production/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/sig_str_rst_reg
    SLICE_X23Y42         LUT3 (Prop_lut3_I2_O)        0.124     5.053 f  TAIGA_i/axi_fifo_production/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/gpr1.dout_i[21]_i_1/O
                         net (fo=88, routed)          2.025     7.078    TAIGA_i/axi_fifo_production/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/SS[0]
    SLICE_X20Y34         FDPE                                         f  TAIGA_i/axi_fifo_production/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  TAIGA_i/production_controller/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     6.101    TAIGA_i/production_controller/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.192 r  TAIGA_i/production_controller/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8948, routed)        1.493     7.686    TAIGA_i/axi_fifo_production/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_axi_aclk
    SLICE_X20Y34         FDPE                                         r  TAIGA_i/axi_fifo_production/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                         clock pessimism              0.231     7.916    
                         clock uncertainty           -0.083     7.833    
    SLICE_X20Y34         FDPE (Recov_fdpe_C_PRE)     -0.319     7.514    TAIGA_i/axi_fifo_production/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg
  -------------------------------------------------------------------
                         required time                          7.514    
                         arrival time                          -7.078    
  -------------------------------------------------------------------
                         slack                                  0.436    

Slack (MET) :             0.458ns  (required time - arrival time)
  Source:                 TAIGA_i/axi_fifo_production/U0/COMP_IPIC2AXI_S/sig_str_rst_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            TAIGA_i/axi_fifo_production/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full.grst_f.RST_FULL_GEN_reg/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 rise@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.993ns  (logic 0.642ns (16.077%)  route 3.351ns (83.923%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.690ns = ( 7.690 - 5.000 ) 
    Source Clock Delay      (SCD):    2.982ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TAIGA_i/production_controller/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    TAIGA_i/production_controller/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  TAIGA_i/production_controller/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8948, routed)        1.674     2.982    TAIGA_i/axi_fifo_production/U0/COMP_IPIC2AXI_S/s_axi_aclk
    SLICE_X16Y46         FDSE                                         r  TAIGA_i/axi_fifo_production/U0/COMP_IPIC2AXI_S/sig_str_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y46         FDSE (Prop_fdse_C_Q)         0.518     3.500 f  TAIGA_i/axi_fifo_production/U0/COMP_IPIC2AXI_S/sig_str_rst_reg/Q
                         net (fo=11, routed)          1.429     4.929    TAIGA_i/axi_fifo_production/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/sig_str_rst_reg
    SLICE_X23Y42         LUT3 (Prop_lut3_I2_O)        0.124     5.053 f  TAIGA_i/axi_fifo_production/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/gpr1.dout_i[21]_i_1/O
                         net (fo=88, routed)          1.922     6.975    TAIGA_i/axi_fifo_production/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/SS[0]
    SLICE_X14Y38         FDCE                                         f  TAIGA_i/axi_fifo_production/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full.grst_f.RST_FULL_GEN_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  TAIGA_i/production_controller/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     6.101    TAIGA_i/production_controller/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.192 r  TAIGA_i/production_controller/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8948, routed)        1.498     7.691    TAIGA_i/axi_fifo_production/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_axi_aclk
    SLICE_X14Y38         FDCE                                         r  TAIGA_i/axi_fifo_production/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full.grst_f.RST_FULL_GEN_reg/C
                         clock pessimism              0.231     7.921    
                         clock uncertainty           -0.083     7.838    
    SLICE_X14Y38         FDCE (Recov_fdce_C_CLR)     -0.405     7.433    TAIGA_i/axi_fifo_production/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full.grst_f.RST_FULL_GEN_reg
  -------------------------------------------------------------------
                         required time                          7.433    
                         arrival time                          -6.975    
  -------------------------------------------------------------------
                         slack                                  0.458    

Slack (MET) :             0.504ns  (required time - arrival time)
  Source:                 TAIGA_i/axi_fifo_production/U0/COMP_IPIC2AXI_S/sig_str_rst_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            TAIGA_i/axi_fifo_production/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 rise@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.993ns  (logic 0.642ns (16.077%)  route 3.351ns (83.923%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.690ns = ( 7.690 - 5.000 ) 
    Source Clock Delay      (SCD):    2.982ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TAIGA_i/production_controller/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    TAIGA_i/production_controller/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  TAIGA_i/production_controller/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8948, routed)        1.674     2.982    TAIGA_i/axi_fifo_production/U0/COMP_IPIC2AXI_S/s_axi_aclk
    SLICE_X16Y46         FDSE                                         r  TAIGA_i/axi_fifo_production/U0/COMP_IPIC2AXI_S/sig_str_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y46         FDSE (Prop_fdse_C_Q)         0.518     3.500 f  TAIGA_i/axi_fifo_production/U0/COMP_IPIC2AXI_S/sig_str_rst_reg/Q
                         net (fo=11, routed)          1.429     4.929    TAIGA_i/axi_fifo_production/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/sig_str_rst_reg
    SLICE_X23Y42         LUT3 (Prop_lut3_I2_O)        0.124     5.053 f  TAIGA_i/axi_fifo_production/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/gpr1.dout_i[21]_i_1/O
                         net (fo=88, routed)          1.922     6.975    TAIGA_i/axi_fifo_production/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/SS[0]
    SLICE_X14Y38         FDPE                                         f  TAIGA_i/axi_fifo_production/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  TAIGA_i/production_controller/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     6.101    TAIGA_i/production_controller/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.192 r  TAIGA_i/production_controller/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8948, routed)        1.498     7.691    TAIGA_i/axi_fifo_production/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_axi_aclk
    SLICE_X14Y38         FDPE                                         r  TAIGA_i/axi_fifo_production/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/C
                         clock pessimism              0.231     7.921    
                         clock uncertainty           -0.083     7.838    
    SLICE_X14Y38         FDPE (Recov_fdpe_C_PRE)     -0.359     7.479    TAIGA_i/axi_fifo_production/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg
  -------------------------------------------------------------------
                         required time                          7.479    
                         arrival time                          -6.975    
  -------------------------------------------------------------------
                         slack                                  0.504    

Slack (MET) :             0.504ns  (required time - arrival time)
  Source:                 TAIGA_i/axi_fifo_production/U0/COMP_IPIC2AXI_S/sig_str_rst_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            TAIGA_i/axi_fifo_production/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 rise@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.993ns  (logic 0.642ns (16.077%)  route 3.351ns (83.923%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.690ns = ( 7.690 - 5.000 ) 
    Source Clock Delay      (SCD):    2.982ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TAIGA_i/production_controller/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    TAIGA_i/production_controller/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  TAIGA_i/production_controller/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8948, routed)        1.674     2.982    TAIGA_i/axi_fifo_production/U0/COMP_IPIC2AXI_S/s_axi_aclk
    SLICE_X16Y46         FDSE                                         r  TAIGA_i/axi_fifo_production/U0/COMP_IPIC2AXI_S/sig_str_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y46         FDSE (Prop_fdse_C_Q)         0.518     3.500 f  TAIGA_i/axi_fifo_production/U0/COMP_IPIC2AXI_S/sig_str_rst_reg/Q
                         net (fo=11, routed)          1.429     4.929    TAIGA_i/axi_fifo_production/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/sig_str_rst_reg
    SLICE_X23Y42         LUT3 (Prop_lut3_I2_O)        0.124     5.053 f  TAIGA_i/axi_fifo_production/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/gpr1.dout_i[21]_i_1/O
                         net (fo=88, routed)          1.922     6.975    TAIGA_i/axi_fifo_production/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/SS[0]
    SLICE_X14Y38         FDPE                                         f  TAIGA_i/axi_fifo_production/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  TAIGA_i/production_controller/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     6.101    TAIGA_i/production_controller/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.192 r  TAIGA_i/production_controller/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8948, routed)        1.498     7.691    TAIGA_i/axi_fifo_production/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_axi_aclk
    SLICE_X14Y38         FDPE                                         r  TAIGA_i/axi_fifo_production/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                         clock pessimism              0.231     7.921    
                         clock uncertainty           -0.083     7.838    
    SLICE_X14Y38         FDPE (Recov_fdpe_C_PRE)     -0.359     7.479    TAIGA_i/axi_fifo_production/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg
  -------------------------------------------------------------------
                         required time                          7.479    
                         arrival time                          -6.975    
  -------------------------------------------------------------------
                         slack                                  0.504    

Slack (MET) :             0.504ns  (required time - arrival time)
  Source:                 TAIGA_i/axi_fifo_production/U0/COMP_IPIC2AXI_S/sig_str_rst_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            TAIGA_i/axi_fifo_production/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 rise@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.993ns  (logic 0.642ns (16.077%)  route 3.351ns (83.923%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.690ns = ( 7.690 - 5.000 ) 
    Source Clock Delay      (SCD):    2.982ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TAIGA_i/production_controller/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    TAIGA_i/production_controller/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  TAIGA_i/production_controller/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8948, routed)        1.674     2.982    TAIGA_i/axi_fifo_production/U0/COMP_IPIC2AXI_S/s_axi_aclk
    SLICE_X16Y46         FDSE                                         r  TAIGA_i/axi_fifo_production/U0/COMP_IPIC2AXI_S/sig_str_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y46         FDSE (Prop_fdse_C_Q)         0.518     3.500 f  TAIGA_i/axi_fifo_production/U0/COMP_IPIC2AXI_S/sig_str_rst_reg/Q
                         net (fo=11, routed)          1.429     4.929    TAIGA_i/axi_fifo_production/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/sig_str_rst_reg
    SLICE_X23Y42         LUT3 (Prop_lut3_I2_O)        0.124     5.053 f  TAIGA_i/axi_fifo_production/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/gpr1.dout_i[21]_i_1/O
                         net (fo=88, routed)          1.922     6.975    TAIGA_i/axi_fifo_production/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/SS[0]
    SLICE_X14Y38         FDPE                                         f  TAIGA_i/axi_fifo_production/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  TAIGA_i/production_controller/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     6.101    TAIGA_i/production_controller/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.192 r  TAIGA_i/production_controller/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8948, routed)        1.498     7.691    TAIGA_i/axi_fifo_production/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_axi_aclk
    SLICE_X14Y38         FDPE                                         r  TAIGA_i/axi_fifo_production/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/C
                         clock pessimism              0.231     7.921    
                         clock uncertainty           -0.083     7.838    
    SLICE_X14Y38         FDPE (Recov_fdpe_C_PRE)     -0.359     7.479    TAIGA_i/axi_fifo_production/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg
  -------------------------------------------------------------------
                         required time                          7.479    
                         arrival time                          -6.975    
  -------------------------------------------------------------------
                         slack                                  0.504    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 TAIGA_i/axi_fifo_production/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            TAIGA_i/axi_fifo_production/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.128ns (36.910%)  route 0.219ns (63.090%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.195ns
    Source Clock Delay      (SCD):    0.896ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TAIGA_i/production_controller/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    TAIGA_i/production_controller/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  TAIGA_i/production_controller/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8948, routed)        0.556     0.896    TAIGA_i/axi_fifo_production/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_axi_aclk
    SLICE_X23Y36         FDPE                                         r  TAIGA_i/axi_fifo_production/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y36         FDPE (Prop_fdpe_C_Q)         0.128     1.025 f  TAIGA_i/axi_fifo_production/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/Q
                         net (fo=1, routed)           0.219     1.243    TAIGA_i/axi_fifo_production/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/rst_rd_reg2
    SLICE_X21Y36         FDPE                                         f  TAIGA_i/axi_fifo_production/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TAIGA_i/production_controller/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    TAIGA_i/production_controller/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  TAIGA_i/production_controller/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8948, routed)        0.825     1.195    TAIGA_i/axi_fifo_production/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_axi_aclk
    SLICE_X21Y36         FDPE                                         r  TAIGA_i/axi_fifo_production/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                         clock pessimism             -0.034     1.161    
    SLICE_X21Y36         FDPE (Remov_fdpe_C_PRE)     -0.149     1.012    TAIGA_i/axi_fifo_production/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                         -1.012    
                         arrival time                           1.243    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 TAIGA_i/axi_fifo_production/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            TAIGA_i/axi_fifo_production/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/gaf.gaf0.ram_afull_i_reg/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.128ns (35.640%)  route 0.231ns (64.360%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TAIGA_i/production_controller/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    TAIGA_i/production_controller/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  TAIGA_i/production_controller/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8948, routed)        0.554     0.895    TAIGA_i/axi_fifo_production/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_axi_aclk
    SLICE_X22Y32         FDPE                                         r  TAIGA_i/axi_fifo_production/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y32         FDPE (Prop_fdpe_C_Q)         0.128     1.023 f  TAIGA_i/axi_fifo_production/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=5, routed)           0.231     1.254    TAIGA_i/axi_fifo_production/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/rst_full_ff_i
    SLICE_X21Y30         FDPE                                         f  TAIGA_i/axi_fifo_production/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/gaf.gaf0.ram_afull_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TAIGA_i/production_controller/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    TAIGA_i/production_controller/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  TAIGA_i/production_controller/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8948, routed)        0.820     1.190    TAIGA_i/axi_fifo_production/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/s_axi_aclk
    SLICE_X21Y30         FDPE                                         r  TAIGA_i/axi_fifo_production/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/gaf.gaf0.ram_afull_i_reg/C
                         clock pessimism             -0.034     1.156    
    SLICE_X21Y30         FDPE (Remov_fdpe_C_PRE)     -0.149     1.007    TAIGA_i/axi_fifo_production/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/gaf.gaf0.ram_afull_i_reg
  -------------------------------------------------------------------
                         required time                         -1.007    
                         arrival time                           1.254    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 TAIGA_i/axi_fifo_production/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            TAIGA_i/axi_fifo_production/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.128ns (35.640%)  route 0.231ns (64.360%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TAIGA_i/production_controller/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    TAIGA_i/production_controller/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  TAIGA_i/production_controller/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8948, routed)        0.554     0.895    TAIGA_i/axi_fifo_production/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_axi_aclk
    SLICE_X22Y32         FDPE                                         r  TAIGA_i/axi_fifo_production/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y32         FDPE (Prop_fdpe_C_Q)         0.128     1.023 f  TAIGA_i/axi_fifo_production/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=5, routed)           0.231     1.254    TAIGA_i/axi_fifo_production/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/rst_full_ff_i
    SLICE_X21Y30         FDPE                                         f  TAIGA_i/axi_fifo_production/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TAIGA_i/production_controller/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    TAIGA_i/production_controller/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  TAIGA_i/production_controller/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8948, routed)        0.820     1.190    TAIGA_i/axi_fifo_production/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/s_axi_aclk
    SLICE_X21Y30         FDPE                                         r  TAIGA_i/axi_fifo_production/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/C
                         clock pessimism             -0.034     1.156    
    SLICE_X21Y30         FDPE (Remov_fdpe_C_PRE)     -0.149     1.007    TAIGA_i/axi_fifo_production/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -1.007    
                         arrival time                           1.254    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 TAIGA_i/axi_fifo_production/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            TAIGA_i/axi_fifo_production/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.128ns (35.640%)  route 0.231ns (64.360%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TAIGA_i/production_controller/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    TAIGA_i/production_controller/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  TAIGA_i/production_controller/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8948, routed)        0.554     0.895    TAIGA_i/axi_fifo_production/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_axi_aclk
    SLICE_X22Y32         FDPE                                         r  TAIGA_i/axi_fifo_production/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y32         FDPE (Prop_fdpe_C_Q)         0.128     1.023 f  TAIGA_i/axi_fifo_production/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=5, routed)           0.231     1.254    TAIGA_i/axi_fifo_production/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/rst_full_ff_i
    SLICE_X21Y30         FDPE                                         f  TAIGA_i/axi_fifo_production/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TAIGA_i/production_controller/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    TAIGA_i/production_controller/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  TAIGA_i/production_controller/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8948, routed)        0.820     1.190    TAIGA_i/axi_fifo_production/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/s_axi_aclk
    SLICE_X21Y30         FDPE                                         r  TAIGA_i/axi_fifo_production/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/C
                         clock pessimism             -0.034     1.156    
    SLICE_X21Y30         FDPE (Remov_fdpe_C_PRE)     -0.149     1.007    TAIGA_i/axi_fifo_production/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                         -1.007    
                         arrival time                           1.254    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.290ns  (arrival time - required time)
  Source:                 TAIGA_i/axi_fifo_production/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            TAIGA_i/axi_fifo_production/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/gdiff.gcry_1_sym.diff_pntr_pad_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.456ns  (logic 0.141ns (30.955%)  route 0.315ns (69.045%))
  Logic Levels:           0  
  Clock Path Skew:        0.257ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.186ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TAIGA_i/production_controller/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    TAIGA_i/production_controller/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  TAIGA_i/production_controller/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8948, routed)        0.554     0.895    TAIGA_i/axi_fifo_production/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_axi_aclk
    SLICE_X19Y29         FDPE                                         r  TAIGA_i/axi_fifo_production/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y29         FDPE (Prop_fdpe_C_Q)         0.141     1.036 f  TAIGA_i/axi_fifo_production/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=38, routed)          0.315     1.350    TAIGA_i/axi_fifo_production/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/AR[0]
    SLICE_X23Y28         FDCE                                         f  TAIGA_i/axi_fifo_production/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/gdiff.gcry_1_sym.diff_pntr_pad_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TAIGA_i/production_controller/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    TAIGA_i/production_controller/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  TAIGA_i/production_controller/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8948, routed)        0.816     1.186    TAIGA_i/axi_fifo_production/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/s_axi_aclk
    SLICE_X23Y28         FDCE                                         r  TAIGA_i/axi_fifo_production/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/gdiff.gcry_1_sym.diff_pntr_pad_reg[1]/C
                         clock pessimism             -0.034     1.152    
    SLICE_X23Y28         FDCE (Remov_fdce_C_CLR)     -0.092     1.060    TAIGA_i/axi_fifo_production/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/gdiff.gcry_1_sym.diff_pntr_pad_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.060    
                         arrival time                           1.350    
  -------------------------------------------------------------------
                         slack                                  0.290    

Slack (MET) :             0.290ns  (arrival time - required time)
  Source:                 TAIGA_i/axi_fifo_production/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            TAIGA_i/axi_fifo_production/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/gdiff.gcry_1_sym.diff_pntr_pad_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.456ns  (logic 0.141ns (30.955%)  route 0.315ns (69.045%))
  Logic Levels:           0  
  Clock Path Skew:        0.257ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.186ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TAIGA_i/production_controller/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    TAIGA_i/production_controller/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  TAIGA_i/production_controller/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8948, routed)        0.554     0.895    TAIGA_i/axi_fifo_production/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_axi_aclk
    SLICE_X19Y29         FDPE                                         r  TAIGA_i/axi_fifo_production/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y29         FDPE (Prop_fdpe_C_Q)         0.141     1.036 f  TAIGA_i/axi_fifo_production/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=38, routed)          0.315     1.350    TAIGA_i/axi_fifo_production/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/AR[0]
    SLICE_X23Y28         FDCE                                         f  TAIGA_i/axi_fifo_production/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/gdiff.gcry_1_sym.diff_pntr_pad_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TAIGA_i/production_controller/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    TAIGA_i/production_controller/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  TAIGA_i/production_controller/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8948, routed)        0.816     1.186    TAIGA_i/axi_fifo_production/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/s_axi_aclk
    SLICE_X23Y28         FDCE                                         r  TAIGA_i/axi_fifo_production/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/gdiff.gcry_1_sym.diff_pntr_pad_reg[2]/C
                         clock pessimism             -0.034     1.152    
    SLICE_X23Y28         FDCE (Remov_fdce_C_CLR)     -0.092     1.060    TAIGA_i/axi_fifo_production/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/gdiff.gcry_1_sym.diff_pntr_pad_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.060    
                         arrival time                           1.350    
  -------------------------------------------------------------------
                         slack                                  0.290    

Slack (MET) :             0.290ns  (arrival time - required time)
  Source:                 TAIGA_i/axi_fifo_production/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            TAIGA_i/axi_fifo_production/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/gdiff.gcry_1_sym.diff_pntr_pad_reg[3]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.456ns  (logic 0.141ns (30.955%)  route 0.315ns (69.045%))
  Logic Levels:           0  
  Clock Path Skew:        0.257ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.186ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TAIGA_i/production_controller/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    TAIGA_i/production_controller/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  TAIGA_i/production_controller/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8948, routed)        0.554     0.895    TAIGA_i/axi_fifo_production/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_axi_aclk
    SLICE_X19Y29         FDPE                                         r  TAIGA_i/axi_fifo_production/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y29         FDPE (Prop_fdpe_C_Q)         0.141     1.036 f  TAIGA_i/axi_fifo_production/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=38, routed)          0.315     1.350    TAIGA_i/axi_fifo_production/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/AR[0]
    SLICE_X23Y28         FDCE                                         f  TAIGA_i/axi_fifo_production/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/gdiff.gcry_1_sym.diff_pntr_pad_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TAIGA_i/production_controller/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    TAIGA_i/production_controller/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  TAIGA_i/production_controller/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8948, routed)        0.816     1.186    TAIGA_i/axi_fifo_production/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/s_axi_aclk
    SLICE_X23Y28         FDCE                                         r  TAIGA_i/axi_fifo_production/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/gdiff.gcry_1_sym.diff_pntr_pad_reg[3]/C
                         clock pessimism             -0.034     1.152    
    SLICE_X23Y28         FDCE (Remov_fdce_C_CLR)     -0.092     1.060    TAIGA_i/axi_fifo_production/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/gdiff.gcry_1_sym.diff_pntr_pad_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.060    
                         arrival time                           1.350    
  -------------------------------------------------------------------
                         slack                                  0.290    

Slack (MET) :             0.294ns  (arrival time - required time)
  Source:                 TAIGA_i/axi_fifo_production/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            TAIGA_i/axi_fifo_production/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.gsym.count_d1_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.460ns  (logic 0.141ns (30.662%)  route 0.319ns (69.338%))
  Logic Levels:           0  
  Clock Path Skew:        0.257ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.186ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TAIGA_i/production_controller/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    TAIGA_i/production_controller/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  TAIGA_i/production_controller/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8948, routed)        0.554     0.895    TAIGA_i/axi_fifo_production/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_axi_aclk
    SLICE_X19Y29         FDPE                                         r  TAIGA_i/axi_fifo_production/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y29         FDPE (Prop_fdpe_C_Q)         0.141     1.036 f  TAIGA_i/axi_fifo_production/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=38, routed)          0.319     1.354    TAIGA_i/axi_fifo_production/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X22Y28         FDCE                                         f  TAIGA_i/axi_fifo_production/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.gsym.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TAIGA_i/production_controller/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    TAIGA_i/production_controller/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  TAIGA_i/production_controller/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8948, routed)        0.816     1.186    TAIGA_i/axi_fifo_production/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_axi_aclk
    SLICE_X22Y28         FDCE                                         r  TAIGA_i/axi_fifo_production/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.gsym.count_d1_reg[2]/C
                         clock pessimism             -0.034     1.152    
    SLICE_X22Y28         FDCE (Remov_fdce_C_CLR)     -0.092     1.060    TAIGA_i/axi_fifo_production/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.gsym.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.060    
                         arrival time                           1.354    
  -------------------------------------------------------------------
                         slack                                  0.294    

Slack (MET) :             0.294ns  (arrival time - required time)
  Source:                 TAIGA_i/axi_fifo_production/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            TAIGA_i/axi_fifo_production/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.gsym.count_d1_reg[7]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.460ns  (logic 0.141ns (30.662%)  route 0.319ns (69.338%))
  Logic Levels:           0  
  Clock Path Skew:        0.257ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.186ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TAIGA_i/production_controller/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    TAIGA_i/production_controller/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  TAIGA_i/production_controller/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8948, routed)        0.554     0.895    TAIGA_i/axi_fifo_production/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_axi_aclk
    SLICE_X19Y29         FDPE                                         r  TAIGA_i/axi_fifo_production/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y29         FDPE (Prop_fdpe_C_Q)         0.141     1.036 f  TAIGA_i/axi_fifo_production/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=38, routed)          0.319     1.354    TAIGA_i/axi_fifo_production/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X22Y28         FDCE                                         f  TAIGA_i/axi_fifo_production/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.gsym.count_d1_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TAIGA_i/production_controller/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    TAIGA_i/production_controller/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  TAIGA_i/production_controller/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8948, routed)        0.816     1.186    TAIGA_i/axi_fifo_production/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_axi_aclk
    SLICE_X22Y28         FDCE                                         r  TAIGA_i/axi_fifo_production/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.gsym.count_d1_reg[7]/C
                         clock pessimism             -0.034     1.152    
    SLICE_X22Y28         FDCE (Remov_fdce_C_CLR)     -0.092     1.060    TAIGA_i/axi_fifo_production/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.gsym.count_d1_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.060    
                         arrival time                           1.354    
  -------------------------------------------------------------------
                         slack                                  0.294    

Slack (MET) :             0.294ns  (arrival time - required time)
  Source:                 TAIGA_i/axi_fifo_production/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            TAIGA_i/axi_fifo_production/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.gsym.count_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.460ns  (logic 0.141ns (30.662%)  route 0.319ns (69.338%))
  Logic Levels:           0  
  Clock Path Skew:        0.257ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.186ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TAIGA_i/production_controller/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    TAIGA_i/production_controller/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  TAIGA_i/production_controller/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8948, routed)        0.554     0.895    TAIGA_i/axi_fifo_production/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_axi_aclk
    SLICE_X19Y29         FDPE                                         r  TAIGA_i/axi_fifo_production/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y29         FDPE (Prop_fdpe_C_Q)         0.141     1.036 f  TAIGA_i/axi_fifo_production/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=38, routed)          0.319     1.354    TAIGA_i/axi_fifo_production/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X22Y28         FDCE                                         f  TAIGA_i/axi_fifo_production/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.gsym.count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TAIGA_i/production_controller/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    TAIGA_i/production_controller/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  TAIGA_i/production_controller/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8948, routed)        0.816     1.186    TAIGA_i/axi_fifo_production/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_axi_aclk
    SLICE_X22Y28         FDCE                                         r  TAIGA_i/axi_fifo_production/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.gsym.count_reg[0]/C
                         clock pessimism             -0.034     1.152    
    SLICE_X22Y28         FDCE (Remov_fdce_C_CLR)     -0.092     1.060    TAIGA_i/axi_fifo_production/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.gsym.count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.060    
                         arrival time                           1.354    
  -------------------------------------------------------------------
                         slack                                  0.294    





