

================================================================
== Vivado HLS Report for 'servo_v3'
================================================================
* Date:           Tue Feb  4 17:09:39 2020

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        lab2_v3_hls
* Solution:       solution1
* Product family: kintex7
* Target device:  xc7k70t-fbv676-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     3.261|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    0|    0|    0|    0|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+-------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF  |  LUT  | URAM|
+-----------------+---------+-------+-------+-------+-----+
|DSP              |        -|      -|      -|      -|    -|
|Expression       |        -|      -|      0|     90|    -|
|FIFO             |        -|      -|      -|      -|    -|
|Instance         |        -|      -|      -|      -|    -|
|Memory           |        -|      -|      -|      -|    -|
|Multiplexer      |        -|      -|      -|     30|    -|
|Register         |        -|      -|      9|      -|    -|
+-----------------+---------+-------+-------+-------+-----+
|Total            |        0|      0|      9|    120|    0|
+-----------------+---------+-------+-------+-------+-----+
|Available        |      270|    240|  82000|  41000|    0|
+-----------------+---------+-------+-------+-------+-----+
|Utilization (%)  |        0|      0|   ~0  |   ~0  |    0|
+-----------------+---------+-------+-------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+-------+---+----+------------+------------+
    |     Variable Name     | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+-------+---+----+------------+------------+
    |add_ln33_fu_113_p2     |     +    |      0|  0|  15|           8|           1|
    |add_ln47_fu_86_p2      |     +    |      0|  0|  15|           8|           2|
    |icmp_ln25_fu_63_p2     |   icmp   |      0|  0|  11|           8|           1|
    |icmp_ln27_fu_107_p2    |   icmp   |      0|  0|  11|           8|           4|
    |icmp_ln39_fu_74_p2     |   icmp   |      0|  0|  11|           8|           1|
    |icmp_ln41_fu_80_p2     |   icmp   |      0|  0|  11|           8|           1|
    |select_ln27_fu_119_p3  |  select  |      0|  0|   8|           1|           4|
    |select_ln41_fu_92_p3   |  select  |      0|  0|   8|           1|           1|
    +-----------------------+----------+-------+---+----+------------+------------+
    |Total                  |          |      0|  0|  90|          50|          15|
    +-----------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------------+----+-----------+-----+-----------+
    |                 Name                | LUT| Input Size| Bits| Total Bits|
    +-------------------------------------+----+-----------+-----+-----------+
    |ap_phi_mux_speed_loc_1_phi_fu_54_p6  |  21|          4|    8|         32|
    |speed                                |   9|          2|    8|         16|
    +-------------------------------------+----+-----------+-----+-----------+
    |Total                                |  30|          6|   16|         48|
    +-------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------+---+----+-----+-----------+
    |    Name   | FF| LUT| Bits| Const Bits|
    +-----------+---+----+-----+-----------+
    |ap_CS_fsm  |  1|   0|    1|          0|
    |speed      |  8|   0|    8|          0|
    +-----------+---+----+-----+-----------+
    |Total      |  9|   0|    9|          0|
    +-----------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------+-----+-----+------------+--------------+--------------+
|     RTL Ports    | Dir | Bits|  Protocol  | Source Object|    C Type    |
+------------------+-----+-----+------------+--------------+--------------+
|ap_clk            |  in |    1| ap_ctrl_hs |   servo_v3   | return value |
|ap_rst            |  in |    1| ap_ctrl_hs |   servo_v3   | return value |
|ap_start          |  in |    1| ap_ctrl_hs |   servo_v3   | return value |
|ap_done           | out |    1| ap_ctrl_hs |   servo_v3   | return value |
|ap_idle           | out |    1| ap_ctrl_hs |   servo_v3   | return value |
|ap_ready          | out |    1| ap_ctrl_hs |   servo_v3   | return value |
|in_left           |  in |    8|   ap_none  |    in_left   |    pointer   |
|in_right          |  in |    8|   ap_none  |   in_right   |    pointer   |
|in_up             |  in |    8|   ap_none  |     in_up    |    pointer   |
|in_down           |  in |    8|   ap_none  |    in_down   |    pointer   |
|out_speed         | out |    8|   ap_vld   |   out_speed  |    pointer   |
|out_speed_ap_vld  | out |    1|   ap_vld   |   out_speed  |    pointer   |
|out_control       |  in |    8|   ap_none  |  out_control |    pointer   |
+------------------+-----+-----+------------+--------------+--------------+

