Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /home/shantanu/vivado/Vivado/2018.2/bin/unwrapped/lnx64.o/xelab -wto aa791744c0144fdb9582938ff6d9e6a3 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L secureip --snapshot sim_func_synth xil_defaultlib.sim xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.CARRY4
Compiling module unisims_ver.OBUF
Compiling module unisims_ver.IBUF
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot sim_func_synth
