;  Generated by PSoC Designer 5.4.3191
;
;
;  PSoCGPIOINT.inc
;
;  Data: 29 October, 2001
;  Copyright (c) Cypress Semiconductor 2015. All Rights Reserved.
;
;  This file is generated by the Device Editor on Application Generation.
;  It contains equates that are useful in writing code relating to GPIO
;  related interrupts.
;  
;  DO NOT EDIT THIS FILE MANUALLY, AS IT IS OVERWRITTEN!!!
;  Edits to this file will not be preserved.
;
; drehgeber_2 address and mask equates
drehgeber_2_Data_ADDR:	equ	4h
drehgeber_2_DriveMode_0_ADDR:	equ	104h
drehgeber_2_DriveMode_1_ADDR:	equ	105h
drehgeber_2_DriveMode_2_ADDR:	equ	7h
drehgeber_2_GlobalSelect_ADDR:	equ	6h
drehgeber_2_IntCtrl_0_ADDR:	equ	106h
drehgeber_2_IntCtrl_1_ADDR:	equ	107h
drehgeber_2_IntEn_ADDR:	equ	5h
drehgeber_2_MASK:	equ	80h
; drehgeber_2_Data access macros
;   Getdrehgeber_2_Data macro, return in a
macro Getdrehgeber_2_Data
	mov		a,[Port_1_Data_SHADE]
	and		a, 80h
endm
;   Setdrehgeber_2_Data macro
macro Setdrehgeber_2_Data
	or		[Port_1_Data_SHADE], 80h
	mov		a, [Port_1_Data_SHADE]
	mov		reg[drehgeber_2_Data_ADDR], a
endm
;   Cleardrehgeber_2_Data macro
macro Cleardrehgeber_2_Data
	and		[Port_1_Data_SHADE], ~80h
	mov		a, [Port_1_Data_SHADE]
	mov		reg[drehgeber_2_Data_ADDR], a
endm

; PTT_in address and mask equates
PTT_in_Data_ADDR:	equ	4h
PTT_in_DriveMode_0_ADDR:	equ	104h
PTT_in_DriveMode_1_ADDR:	equ	105h
PTT_in_DriveMode_2_ADDR:	equ	7h
PTT_in_GlobalSelect_ADDR:	equ	6h
PTT_in_IntCtrl_0_ADDR:	equ	106h
PTT_in_IntCtrl_1_ADDR:	equ	107h
PTT_in_IntEn_ADDR:	equ	5h
PTT_in_MASK:	equ	20h
; PTT_in_Data access macros
;   GetPTT_in_Data macro, return in a
macro GetPTT_in_Data
	mov		a,[Port_1_Data_SHADE]
	and		a, 20h
endm
;   SetPTT_in_Data macro
macro SetPTT_in_Data
	or		[Port_1_Data_SHADE], 20h
	mov		a, [Port_1_Data_SHADE]
	mov		reg[PTT_in_Data_ADDR], a
endm
;   ClearPTT_in_Data macro
macro ClearPTT_in_Data
	and		[Port_1_Data_SHADE], ~20h
	mov		a, [Port_1_Data_SHADE]
	mov		reg[PTT_in_Data_ADDR], a
endm

; RS_232_RX_DRA address and mask equates
RS_232_RX_DRA_Data_ADDR:	equ	0h
RS_232_RX_DRA_DriveMode_0_ADDR:	equ	100h
RS_232_RX_DRA_DriveMode_1_ADDR:	equ	101h
RS_232_RX_DRA_DriveMode_2_ADDR:	equ	3h
RS_232_RX_DRA_GlobalSelect_ADDR:	equ	2h
RS_232_RX_DRA_IntCtrl_0_ADDR:	equ	102h
RS_232_RX_DRA_IntCtrl_1_ADDR:	equ	103h
RS_232_RX_DRA_IntEn_ADDR:	equ	1h
RS_232_RX_DRA_MASK:	equ	1h
; RS_232_RX_USB address and mask equates
RS_232_RX_USB_Data_ADDR:	equ	0h
RS_232_RX_USB_DriveMode_0_ADDR:	equ	100h
RS_232_RX_USB_DriveMode_1_ADDR:	equ	101h
RS_232_RX_USB_DriveMode_2_ADDR:	equ	3h
RS_232_RX_USB_GlobalSelect_ADDR:	equ	2h
RS_232_RX_USB_IntCtrl_0_ADDR:	equ	102h
RS_232_RX_USB_IntCtrl_1_ADDR:	equ	103h
RS_232_RX_USB_IntEn_ADDR:	equ	1h
RS_232_RX_USB_MASK:	equ	2h
; rs232_tx_USB address and mask equates
rs232_tx_USB_Data_ADDR:	equ	0h
rs232_tx_USB_DriveMode_0_ADDR:	equ	100h
rs232_tx_USB_DriveMode_1_ADDR:	equ	101h
rs232_tx_USB_DriveMode_2_ADDR:	equ	3h
rs232_tx_USB_GlobalSelect_ADDR:	equ	2h
rs232_tx_USB_IntCtrl_0_ADDR:	equ	102h
rs232_tx_USB_IntCtrl_1_ADDR:	equ	103h
rs232_tx_USB_IntEn_ADDR:	equ	1h
rs232_tx_USB_MASK:	equ	4h
; AGND address and mask equates
AGND_Data_ADDR:	equ	0h
AGND_DriveMode_0_ADDR:	equ	100h
AGND_DriveMode_1_ADDR:	equ	101h
AGND_DriveMode_2_ADDR:	equ	3h
AGND_GlobalSelect_ADDR:	equ	2h
AGND_IntCtrl_0_ADDR:	equ	102h
AGND_IntCtrl_1_ADDR:	equ	103h
AGND_IntEn_ADDR:	equ	1h
AGND_MASK:	equ	8h
; aprs_option_1 address and mask equates
aprs_option_1_Data_ADDR:	equ	0h
aprs_option_1_DriveMode_0_ADDR:	equ	100h
aprs_option_1_DriveMode_1_ADDR:	equ	101h
aprs_option_1_DriveMode_2_ADDR:	equ	3h
aprs_option_1_GlobalSelect_ADDR:	equ	2h
aprs_option_1_IntCtrl_0_ADDR:	equ	102h
aprs_option_1_IntCtrl_1_ADDR:	equ	103h
aprs_option_1_IntEn_ADDR:	equ	1h
aprs_option_1_MASK:	equ	10h
; mic_out address and mask equates
mic_out_Data_ADDR:	equ	0h
mic_out_DriveMode_0_ADDR:	equ	100h
mic_out_DriveMode_1_ADDR:	equ	101h
mic_out_DriveMode_2_ADDR:	equ	3h
mic_out_GlobalSelect_ADDR:	equ	2h
mic_out_IntCtrl_0_ADDR:	equ	102h
mic_out_IntCtrl_1_ADDR:	equ	103h
mic_out_IntEn_ADDR:	equ	1h
mic_out_MASK:	equ	20h
; mic_in address and mask equates
mic_in_Data_ADDR:	equ	0h
mic_in_DriveMode_0_ADDR:	equ	100h
mic_in_DriveMode_1_ADDR:	equ	101h
mic_in_DriveMode_2_ADDR:	equ	3h
mic_in_GlobalSelect_ADDR:	equ	2h
mic_in_IntCtrl_0_ADDR:	equ	102h
mic_in_IntCtrl_1_ADDR:	equ	103h
mic_in_IntEn_ADDR:	equ	1h
mic_in_MASK:	equ	40h
; adc_port address and mask equates
adc_port_Data_ADDR:	equ	0h
adc_port_DriveMode_0_ADDR:	equ	100h
adc_port_DriveMode_1_ADDR:	equ	101h
adc_port_DriveMode_2_ADDR:	equ	3h
adc_port_GlobalSelect_ADDR:	equ	2h
adc_port_IntCtrl_0_ADDR:	equ	102h
adc_port_IntCtrl_1_ADDR:	equ	103h
adc_port_IntEn_ADDR:	equ	1h
adc_port_MASK:	equ	80h
; rx_aprs address and mask equates
rx_aprs_Data_ADDR:	equ	4h
rx_aprs_DriveMode_0_ADDR:	equ	104h
rx_aprs_DriveMode_1_ADDR:	equ	105h
rx_aprs_DriveMode_2_ADDR:	equ	7h
rx_aprs_GlobalSelect_ADDR:	equ	6h
rx_aprs_IntCtrl_0_ADDR:	equ	106h
rx_aprs_IntCtrl_1_ADDR:	equ	107h
rx_aprs_IntEn_ADDR:	equ	5h
rx_aprs_MASK:	equ	1h
; rx_aprs_Data access macros
;   Getrx_aprs_Data macro, return in a
macro Getrx_aprs_Data
	mov		a,[Port_1_Data_SHADE]
	and		a, 1h
endm
;   Setrx_aprs_Data macro
macro Setrx_aprs_Data
	or		[Port_1_Data_SHADE], 1h
	mov		a, [Port_1_Data_SHADE]
	mov		reg[rx_aprs_Data_ADDR], a
endm
;   Clearrx_aprs_Data macro
macro Clearrx_aprs_Data
	and		[Port_1_Data_SHADE], ~1h
	mov		a, [Port_1_Data_SHADE]
	mov		reg[rx_aprs_Data_ADDR], a
endm

; HF_powerPin address and mask equates
HF_powerPin_Data_ADDR:	equ	4h
HF_powerPin_DriveMode_0_ADDR:	equ	104h
HF_powerPin_DriveMode_1_ADDR:	equ	105h
HF_powerPin_DriveMode_2_ADDR:	equ	7h
HF_powerPin_GlobalSelect_ADDR:	equ	6h
HF_powerPin_IntCtrl_0_ADDR:	equ	106h
HF_powerPin_IntCtrl_1_ADDR:	equ	107h
HF_powerPin_IntEn_ADDR:	equ	5h
HF_powerPin_MASK:	equ	2h
; HF_powerPin_Data access macros
;   GetHF_powerPin_Data macro, return in a
macro GetHF_powerPin_Data
	mov		a,[Port_1_Data_SHADE]
	and		a, 2h
endm
;   SetHF_powerPin_Data macro
macro SetHF_powerPin_Data
	or		[Port_1_Data_SHADE], 2h
	mov		a, [Port_1_Data_SHADE]
	mov		reg[HF_powerPin_Data_ADDR], a
endm
;   ClearHF_powerPin_Data macro
macro ClearHF_powerPin_Data
	and		[Port_1_Data_SHADE], ~2h
	mov		a, [Port_1_Data_SHADE]
	mov		reg[HF_powerPin_Data_ADDR], a
endm

; PTTPin address and mask equates
PTTPin_Data_ADDR:	equ	4h
PTTPin_DriveMode_0_ADDR:	equ	104h
PTTPin_DriveMode_1_ADDR:	equ	105h
PTTPin_DriveMode_2_ADDR:	equ	7h
PTTPin_GlobalSelect_ADDR:	equ	6h
PTTPin_IntCtrl_0_ADDR:	equ	106h
PTTPin_IntCtrl_1_ADDR:	equ	107h
PTTPin_IntEn_ADDR:	equ	5h
PTTPin_MASK:	equ	4h
; PTTPin_Data access macros
;   GetPTTPin_Data macro, return in a
macro GetPTTPin_Data
	mov		a,[Port_1_Data_SHADE]
	and		a, 4h
endm
;   SetPTTPin_Data macro
macro SetPTTPin_Data
	or		[Port_1_Data_SHADE], 4h
	mov		a, [Port_1_Data_SHADE]
	mov		reg[PTTPin_Data_ADDR], a
endm
;   ClearPTTPin_Data macro
macro ClearPTTPin_Data
	and		[Port_1_Data_SHADE], ~4h
	mov		a, [Port_1_Data_SHADE]
	mov		reg[PTTPin_Data_ADDR], a
endm

; menue_taste address and mask equates
menue_taste_Data_ADDR:	equ	4h
menue_taste_DriveMode_0_ADDR:	equ	104h
menue_taste_DriveMode_1_ADDR:	equ	105h
menue_taste_DriveMode_2_ADDR:	equ	7h
menue_taste_GlobalSelect_ADDR:	equ	6h
menue_taste_IntCtrl_0_ADDR:	equ	106h
menue_taste_IntCtrl_1_ADDR:	equ	107h
menue_taste_IntEn_ADDR:	equ	5h
menue_taste_MASK:	equ	10h
; menue_taste_Data access macros
;   Getmenue_taste_Data macro, return in a
macro Getmenue_taste_Data
	mov		a,[Port_1_Data_SHADE]
	and		a, 10h
endm
;   Setmenue_taste_Data macro
macro Setmenue_taste_Data
	or		[Port_1_Data_SHADE], 10h
	mov		a, [Port_1_Data_SHADE]
	mov		reg[menue_taste_Data_ADDR], a
endm
;   Clearmenue_taste_Data macro
macro Clearmenue_taste_Data
	and		[Port_1_Data_SHADE], ~10h
	mov		a, [Port_1_Data_SHADE]
	mov		reg[menue_taste_Data_ADDR], a
endm

; drehgeber_1 address and mask equates
drehgeber_1_Data_ADDR:	equ	4h
drehgeber_1_DriveMode_0_ADDR:	equ	104h
drehgeber_1_DriveMode_1_ADDR:	equ	105h
drehgeber_1_DriveMode_2_ADDR:	equ	7h
drehgeber_1_GlobalSelect_ADDR:	equ	6h
drehgeber_1_IntCtrl_0_ADDR:	equ	106h
drehgeber_1_IntCtrl_1_ADDR:	equ	107h
drehgeber_1_IntEn_ADDR:	equ	5h
drehgeber_1_MASK:	equ	40h
; drehgeber_1_Data access macros
;   Getdrehgeber_1_Data macro, return in a
macro Getdrehgeber_1_Data
	mov		a,[Port_1_Data_SHADE]
	and		a, 40h
endm
;   Setdrehgeber_1_Data macro
macro Setdrehgeber_1_Data
	or		[Port_1_Data_SHADE], 40h
	mov		a, [Port_1_Data_SHADE]
	mov		reg[drehgeber_1_Data_ADDR], a
endm
;   Cleardrehgeber_1_Data macro
macro Cleardrehgeber_1_Data
	and		[Port_1_Data_SHADE], ~40h
	mov		a, [Port_1_Data_SHADE]
	mov		reg[drehgeber_1_Data_ADDR], a
endm

; LCD_1D4 address and mask equates
LCD_1D4_Data_ADDR:	equ	8h
LCD_1D4_DriveMode_0_ADDR:	equ	108h
LCD_1D4_DriveMode_1_ADDR:	equ	109h
LCD_1D4_DriveMode_2_ADDR:	equ	bh
LCD_1D4_GlobalSelect_ADDR:	equ	ah
LCD_1D4_IntCtrl_0_ADDR:	equ	10ah
LCD_1D4_IntCtrl_1_ADDR:	equ	10bh
LCD_1D4_IntEn_ADDR:	equ	9h
LCD_1D4_MASK:	equ	1h
; LCD_1D4_Data access macros
;   GetLCD_1D4_Data macro, return in a
macro GetLCD_1D4_Data
	mov		a,[Port_2_Data_SHADE]
	and		a, 1h
endm
;   SetLCD_1D4_Data macro
macro SetLCD_1D4_Data
	or		[Port_2_Data_SHADE], 1h
	mov		a, [Port_2_Data_SHADE]
	mov		reg[LCD_1D4_Data_ADDR], a
endm
;   ClearLCD_1D4_Data macro
macro ClearLCD_1D4_Data
	and		[Port_2_Data_SHADE], ~1h
	mov		a, [Port_2_Data_SHADE]
	mov		reg[LCD_1D4_Data_ADDR], a
endm

; LCD_1D4_DriveMode_0 access macros
;   GetLCD_1D4_DriveMode_0 macro, return in a
macro GetLCD_1D4_DriveMode_0
	mov		a,[Port_2_DriveMode_0_SHADE]
	and		a, 1h
endm
;   SetLCD_1D4_DriveMode_0 macro
macro SetLCD_1D4_DriveMode_0
	or		[Port_2_DriveMode_0_SHADE], 1h
	mov		a, [Port_2_DriveMode_0_SHADE]
	mov		reg[LCD_1D4_Data_ADDR], a
endm
;   ClearLCD_1D4_DriveMode_0 macro
macro ClearLCD_1D4_DriveMode_0
	and		[Port_2_DriveMode_0_SHADE], ~1h
	mov		a, [Port_2_DriveMode_0_SHADE]
	mov		reg[LCD_1D4_Data_ADDR], a
endm

; LCD_1D4_DriveMode_1 access macros
;   GetLCD_1D4_DriveMode_1 macro, return in a
macro GetLCD_1D4_DriveMode_1
	mov		a,[Port_2_DriveMode_1_SHADE]
	and		a, 1h
endm
;   SetLCD_1D4_DriveMode_1 macro
macro SetLCD_1D4_DriveMode_1
	or		[Port_2_DriveMode_1_SHADE], 1h
	mov		a, [Port_2_DriveMode_1_SHADE]
	mov		reg[LCD_1D4_Data_ADDR], a
endm
;   ClearLCD_1D4_DriveMode_1 macro
macro ClearLCD_1D4_DriveMode_1
	and		[Port_2_DriveMode_1_SHADE], ~1h
	mov		a, [Port_2_DriveMode_1_SHADE]
	mov		reg[LCD_1D4_Data_ADDR], a
endm

; LCD_1D5 address and mask equates
LCD_1D5_Data_ADDR:	equ	8h
LCD_1D5_DriveMode_0_ADDR:	equ	108h
LCD_1D5_DriveMode_1_ADDR:	equ	109h
LCD_1D5_DriveMode_2_ADDR:	equ	bh
LCD_1D5_GlobalSelect_ADDR:	equ	ah
LCD_1D5_IntCtrl_0_ADDR:	equ	10ah
LCD_1D5_IntCtrl_1_ADDR:	equ	10bh
LCD_1D5_IntEn_ADDR:	equ	9h
LCD_1D5_MASK:	equ	2h
; LCD_1D5_Data access macros
;   GetLCD_1D5_Data macro, return in a
macro GetLCD_1D5_Data
	mov		a,[Port_2_Data_SHADE]
	and		a, 2h
endm
;   SetLCD_1D5_Data macro
macro SetLCD_1D5_Data
	or		[Port_2_Data_SHADE], 2h
	mov		a, [Port_2_Data_SHADE]
	mov		reg[LCD_1D5_Data_ADDR], a
endm
;   ClearLCD_1D5_Data macro
macro ClearLCD_1D5_Data
	and		[Port_2_Data_SHADE], ~2h
	mov		a, [Port_2_Data_SHADE]
	mov		reg[LCD_1D5_Data_ADDR], a
endm

; LCD_1D5_DriveMode_0 access macros
;   GetLCD_1D5_DriveMode_0 macro, return in a
macro GetLCD_1D5_DriveMode_0
	mov		a,[Port_2_DriveMode_0_SHADE]
	and		a, 2h
endm
;   SetLCD_1D5_DriveMode_0 macro
macro SetLCD_1D5_DriveMode_0
	or		[Port_2_DriveMode_0_SHADE], 2h
	mov		a, [Port_2_DriveMode_0_SHADE]
	mov		reg[LCD_1D5_Data_ADDR], a
endm
;   ClearLCD_1D5_DriveMode_0 macro
macro ClearLCD_1D5_DriveMode_0
	and		[Port_2_DriveMode_0_SHADE], ~2h
	mov		a, [Port_2_DriveMode_0_SHADE]
	mov		reg[LCD_1D5_Data_ADDR], a
endm

; LCD_1D5_DriveMode_1 access macros
;   GetLCD_1D5_DriveMode_1 macro, return in a
macro GetLCD_1D5_DriveMode_1
	mov		a,[Port_2_DriveMode_1_SHADE]
	and		a, 2h
endm
;   SetLCD_1D5_DriveMode_1 macro
macro SetLCD_1D5_DriveMode_1
	or		[Port_2_DriveMode_1_SHADE], 2h
	mov		a, [Port_2_DriveMode_1_SHADE]
	mov		reg[LCD_1D5_Data_ADDR], a
endm
;   ClearLCD_1D5_DriveMode_1 macro
macro ClearLCD_1D5_DriveMode_1
	and		[Port_2_DriveMode_1_SHADE], ~2h
	mov		a, [Port_2_DriveMode_1_SHADE]
	mov		reg[LCD_1D5_Data_ADDR], a
endm

; LCD_1D6 address and mask equates
LCD_1D6_Data_ADDR:	equ	8h
LCD_1D6_DriveMode_0_ADDR:	equ	108h
LCD_1D6_DriveMode_1_ADDR:	equ	109h
LCD_1D6_DriveMode_2_ADDR:	equ	bh
LCD_1D6_GlobalSelect_ADDR:	equ	ah
LCD_1D6_IntCtrl_0_ADDR:	equ	10ah
LCD_1D6_IntCtrl_1_ADDR:	equ	10bh
LCD_1D6_IntEn_ADDR:	equ	9h
LCD_1D6_MASK:	equ	4h
; LCD_1D6_Data access macros
;   GetLCD_1D6_Data macro, return in a
macro GetLCD_1D6_Data
	mov		a,[Port_2_Data_SHADE]
	and		a, 4h
endm
;   SetLCD_1D6_Data macro
macro SetLCD_1D6_Data
	or		[Port_2_Data_SHADE], 4h
	mov		a, [Port_2_Data_SHADE]
	mov		reg[LCD_1D6_Data_ADDR], a
endm
;   ClearLCD_1D6_Data macro
macro ClearLCD_1D6_Data
	and		[Port_2_Data_SHADE], ~4h
	mov		a, [Port_2_Data_SHADE]
	mov		reg[LCD_1D6_Data_ADDR], a
endm

; LCD_1D6_DriveMode_0 access macros
;   GetLCD_1D6_DriveMode_0 macro, return in a
macro GetLCD_1D6_DriveMode_0
	mov		a,[Port_2_DriveMode_0_SHADE]
	and		a, 4h
endm
;   SetLCD_1D6_DriveMode_0 macro
macro SetLCD_1D6_DriveMode_0
	or		[Port_2_DriveMode_0_SHADE], 4h
	mov		a, [Port_2_DriveMode_0_SHADE]
	mov		reg[LCD_1D6_Data_ADDR], a
endm
;   ClearLCD_1D6_DriveMode_0 macro
macro ClearLCD_1D6_DriveMode_0
	and		[Port_2_DriveMode_0_SHADE], ~4h
	mov		a, [Port_2_DriveMode_0_SHADE]
	mov		reg[LCD_1D6_Data_ADDR], a
endm

; LCD_1D6_DriveMode_1 access macros
;   GetLCD_1D6_DriveMode_1 macro, return in a
macro GetLCD_1D6_DriveMode_1
	mov		a,[Port_2_DriveMode_1_SHADE]
	and		a, 4h
endm
;   SetLCD_1D6_DriveMode_1 macro
macro SetLCD_1D6_DriveMode_1
	or		[Port_2_DriveMode_1_SHADE], 4h
	mov		a, [Port_2_DriveMode_1_SHADE]
	mov		reg[LCD_1D6_Data_ADDR], a
endm
;   ClearLCD_1D6_DriveMode_1 macro
macro ClearLCD_1D6_DriveMode_1
	and		[Port_2_DriveMode_1_SHADE], ~4h
	mov		a, [Port_2_DriveMode_1_SHADE]
	mov		reg[LCD_1D6_Data_ADDR], a
endm

; LCD_1D7 address and mask equates
LCD_1D7_Data_ADDR:	equ	8h
LCD_1D7_DriveMode_0_ADDR:	equ	108h
LCD_1D7_DriveMode_1_ADDR:	equ	109h
LCD_1D7_DriveMode_2_ADDR:	equ	bh
LCD_1D7_GlobalSelect_ADDR:	equ	ah
LCD_1D7_IntCtrl_0_ADDR:	equ	10ah
LCD_1D7_IntCtrl_1_ADDR:	equ	10bh
LCD_1D7_IntEn_ADDR:	equ	9h
LCD_1D7_MASK:	equ	8h
; LCD_1D7_Data access macros
;   GetLCD_1D7_Data macro, return in a
macro GetLCD_1D7_Data
	mov		a,[Port_2_Data_SHADE]
	and		a, 8h
endm
;   SetLCD_1D7_Data macro
macro SetLCD_1D7_Data
	or		[Port_2_Data_SHADE], 8h
	mov		a, [Port_2_Data_SHADE]
	mov		reg[LCD_1D7_Data_ADDR], a
endm
;   ClearLCD_1D7_Data macro
macro ClearLCD_1D7_Data
	and		[Port_2_Data_SHADE], ~8h
	mov		a, [Port_2_Data_SHADE]
	mov		reg[LCD_1D7_Data_ADDR], a
endm

; LCD_1D7_DriveMode_0 access macros
;   GetLCD_1D7_DriveMode_0 macro, return in a
macro GetLCD_1D7_DriveMode_0
	mov		a,[Port_2_DriveMode_0_SHADE]
	and		a, 8h
endm
;   SetLCD_1D7_DriveMode_0 macro
macro SetLCD_1D7_DriveMode_0
	or		[Port_2_DriveMode_0_SHADE], 8h
	mov		a, [Port_2_DriveMode_0_SHADE]
	mov		reg[LCD_1D7_Data_ADDR], a
endm
;   ClearLCD_1D7_DriveMode_0 macro
macro ClearLCD_1D7_DriveMode_0
	and		[Port_2_DriveMode_0_SHADE], ~8h
	mov		a, [Port_2_DriveMode_0_SHADE]
	mov		reg[LCD_1D7_Data_ADDR], a
endm

; LCD_1D7_DriveMode_1 access macros
;   GetLCD_1D7_DriveMode_1 macro, return in a
macro GetLCD_1D7_DriveMode_1
	mov		a,[Port_2_DriveMode_1_SHADE]
	and		a, 8h
endm
;   SetLCD_1D7_DriveMode_1 macro
macro SetLCD_1D7_DriveMode_1
	or		[Port_2_DriveMode_1_SHADE], 8h
	mov		a, [Port_2_DriveMode_1_SHADE]
	mov		reg[LCD_1D7_Data_ADDR], a
endm
;   ClearLCD_1D7_DriveMode_1 macro
macro ClearLCD_1D7_DriveMode_1
	and		[Port_2_DriveMode_1_SHADE], ~8h
	mov		a, [Port_2_DriveMode_1_SHADE]
	mov		reg[LCD_1D7_Data_ADDR], a
endm

; LCD_1E address and mask equates
LCD_1E_Data_ADDR:	equ	8h
LCD_1E_DriveMode_0_ADDR:	equ	108h
LCD_1E_DriveMode_1_ADDR:	equ	109h
LCD_1E_DriveMode_2_ADDR:	equ	bh
LCD_1E_GlobalSelect_ADDR:	equ	ah
LCD_1E_IntCtrl_0_ADDR:	equ	10ah
LCD_1E_IntCtrl_1_ADDR:	equ	10bh
LCD_1E_IntEn_ADDR:	equ	9h
LCD_1E_MASK:	equ	10h
; LCD_1E_Data access macros
;   GetLCD_1E_Data macro, return in a
macro GetLCD_1E_Data
	mov		a,[Port_2_Data_SHADE]
	and		a, 10h
endm
;   SetLCD_1E_Data macro
macro SetLCD_1E_Data
	or		[Port_2_Data_SHADE], 10h
	mov		a, [Port_2_Data_SHADE]
	mov		reg[LCD_1E_Data_ADDR], a
endm
;   ClearLCD_1E_Data macro
macro ClearLCD_1E_Data
	and		[Port_2_Data_SHADE], ~10h
	mov		a, [Port_2_Data_SHADE]
	mov		reg[LCD_1E_Data_ADDR], a
endm

; LCD_1E_DriveMode_0 access macros
;   GetLCD_1E_DriveMode_0 macro, return in a
macro GetLCD_1E_DriveMode_0
	mov		a,[Port_2_DriveMode_0_SHADE]
	and		a, 10h
endm
;   SetLCD_1E_DriveMode_0 macro
macro SetLCD_1E_DriveMode_0
	or		[Port_2_DriveMode_0_SHADE], 10h
	mov		a, [Port_2_DriveMode_0_SHADE]
	mov		reg[LCD_1E_Data_ADDR], a
endm
;   ClearLCD_1E_DriveMode_0 macro
macro ClearLCD_1E_DriveMode_0
	and		[Port_2_DriveMode_0_SHADE], ~10h
	mov		a, [Port_2_DriveMode_0_SHADE]
	mov		reg[LCD_1E_Data_ADDR], a
endm

; LCD_1E_DriveMode_1 access macros
;   GetLCD_1E_DriveMode_1 macro, return in a
macro GetLCD_1E_DriveMode_1
	mov		a,[Port_2_DriveMode_1_SHADE]
	and		a, 10h
endm
;   SetLCD_1E_DriveMode_1 macro
macro SetLCD_1E_DriveMode_1
	or		[Port_2_DriveMode_1_SHADE], 10h
	mov		a, [Port_2_DriveMode_1_SHADE]
	mov		reg[LCD_1E_Data_ADDR], a
endm
;   ClearLCD_1E_DriveMode_1 macro
macro ClearLCD_1E_DriveMode_1
	and		[Port_2_DriveMode_1_SHADE], ~10h
	mov		a, [Port_2_DriveMode_1_SHADE]
	mov		reg[LCD_1E_Data_ADDR], a
endm

; LCD_1RS address and mask equates
LCD_1RS_Data_ADDR:	equ	8h
LCD_1RS_DriveMode_0_ADDR:	equ	108h
LCD_1RS_DriveMode_1_ADDR:	equ	109h
LCD_1RS_DriveMode_2_ADDR:	equ	bh
LCD_1RS_GlobalSelect_ADDR:	equ	ah
LCD_1RS_IntCtrl_0_ADDR:	equ	10ah
LCD_1RS_IntCtrl_1_ADDR:	equ	10bh
LCD_1RS_IntEn_ADDR:	equ	9h
LCD_1RS_MASK:	equ	20h
; LCD_1RS_Data access macros
;   GetLCD_1RS_Data macro, return in a
macro GetLCD_1RS_Data
	mov		a,[Port_2_Data_SHADE]
	and		a, 20h
endm
;   SetLCD_1RS_Data macro
macro SetLCD_1RS_Data
	or		[Port_2_Data_SHADE], 20h
	mov		a, [Port_2_Data_SHADE]
	mov		reg[LCD_1RS_Data_ADDR], a
endm
;   ClearLCD_1RS_Data macro
macro ClearLCD_1RS_Data
	and		[Port_2_Data_SHADE], ~20h
	mov		a, [Port_2_Data_SHADE]
	mov		reg[LCD_1RS_Data_ADDR], a
endm

; LCD_1RS_DriveMode_0 access macros
;   GetLCD_1RS_DriveMode_0 macro, return in a
macro GetLCD_1RS_DriveMode_0
	mov		a,[Port_2_DriveMode_0_SHADE]
	and		a, 20h
endm
;   SetLCD_1RS_DriveMode_0 macro
macro SetLCD_1RS_DriveMode_0
	or		[Port_2_DriveMode_0_SHADE], 20h
	mov		a, [Port_2_DriveMode_0_SHADE]
	mov		reg[LCD_1RS_Data_ADDR], a
endm
;   ClearLCD_1RS_DriveMode_0 macro
macro ClearLCD_1RS_DriveMode_0
	and		[Port_2_DriveMode_0_SHADE], ~20h
	mov		a, [Port_2_DriveMode_0_SHADE]
	mov		reg[LCD_1RS_Data_ADDR], a
endm

; LCD_1RS_DriveMode_1 access macros
;   GetLCD_1RS_DriveMode_1 macro, return in a
macro GetLCD_1RS_DriveMode_1
	mov		a,[Port_2_DriveMode_1_SHADE]
	and		a, 20h
endm
;   SetLCD_1RS_DriveMode_1 macro
macro SetLCD_1RS_DriveMode_1
	or		[Port_2_DriveMode_1_SHADE], 20h
	mov		a, [Port_2_DriveMode_1_SHADE]
	mov		reg[LCD_1RS_Data_ADDR], a
endm
;   ClearLCD_1RS_DriveMode_1 macro
macro ClearLCD_1RS_DriveMode_1
	and		[Port_2_DriveMode_1_SHADE], ~20h
	mov		a, [Port_2_DriveMode_1_SHADE]
	mov		reg[LCD_1RS_Data_ADDR], a
endm

; LCD_1RW address and mask equates
LCD_1RW_Data_ADDR:	equ	8h
LCD_1RW_DriveMode_0_ADDR:	equ	108h
LCD_1RW_DriveMode_1_ADDR:	equ	109h
LCD_1RW_DriveMode_2_ADDR:	equ	bh
LCD_1RW_GlobalSelect_ADDR:	equ	ah
LCD_1RW_IntCtrl_0_ADDR:	equ	10ah
LCD_1RW_IntCtrl_1_ADDR:	equ	10bh
LCD_1RW_IntEn_ADDR:	equ	9h
LCD_1RW_MASK:	equ	40h
; LCD_1RW_Data access macros
;   GetLCD_1RW_Data macro, return in a
macro GetLCD_1RW_Data
	mov		a,[Port_2_Data_SHADE]
	and		a, 40h
endm
;   SetLCD_1RW_Data macro
macro SetLCD_1RW_Data
	or		[Port_2_Data_SHADE], 40h
	mov		a, [Port_2_Data_SHADE]
	mov		reg[LCD_1RW_Data_ADDR], a
endm
;   ClearLCD_1RW_Data macro
macro ClearLCD_1RW_Data
	and		[Port_2_Data_SHADE], ~40h
	mov		a, [Port_2_Data_SHADE]
	mov		reg[LCD_1RW_Data_ADDR], a
endm

; LCD_1RW_DriveMode_0 access macros
;   GetLCD_1RW_DriveMode_0 macro, return in a
macro GetLCD_1RW_DriveMode_0
	mov		a,[Port_2_DriveMode_0_SHADE]
	and		a, 40h
endm
;   SetLCD_1RW_DriveMode_0 macro
macro SetLCD_1RW_DriveMode_0
	or		[Port_2_DriveMode_0_SHADE], 40h
	mov		a, [Port_2_DriveMode_0_SHADE]
	mov		reg[LCD_1RW_Data_ADDR], a
endm
;   ClearLCD_1RW_DriveMode_0 macro
macro ClearLCD_1RW_DriveMode_0
	and		[Port_2_DriveMode_0_SHADE], ~40h
	mov		a, [Port_2_DriveMode_0_SHADE]
	mov		reg[LCD_1RW_Data_ADDR], a
endm

; LCD_1RW_DriveMode_1 access macros
;   GetLCD_1RW_DriveMode_1 macro, return in a
macro GetLCD_1RW_DriveMode_1
	mov		a,[Port_2_DriveMode_1_SHADE]
	and		a, 40h
endm
;   SetLCD_1RW_DriveMode_1 macro
macro SetLCD_1RW_DriveMode_1
	or		[Port_2_DriveMode_1_SHADE], 40h
	mov		a, [Port_2_DriveMode_1_SHADE]
	mov		reg[LCD_1RW_Data_ADDR], a
endm
;   ClearLCD_1RW_DriveMode_1 macro
macro ClearLCD_1RW_DriveMode_1
	and		[Port_2_DriveMode_1_SHADE], ~40h
	mov		a, [Port_2_DriveMode_1_SHADE]
	mov		reg[LCD_1RW_Data_ADDR], a
endm

; Rs232_TX_DRA address and mask equates
Rs232_TX_DRA_Data_ADDR:	equ	8h
Rs232_TX_DRA_DriveMode_0_ADDR:	equ	108h
Rs232_TX_DRA_DriveMode_1_ADDR:	equ	109h
Rs232_TX_DRA_DriveMode_2_ADDR:	equ	bh
Rs232_TX_DRA_GlobalSelect_ADDR:	equ	ah
Rs232_TX_DRA_IntCtrl_0_ADDR:	equ	10ah
Rs232_TX_DRA_IntCtrl_1_ADDR:	equ	10bh
Rs232_TX_DRA_IntEn_ADDR:	equ	9h
Rs232_TX_DRA_MASK:	equ	80h
; Rs232_TX_DRA_Data access macros
;   GetRs232_TX_DRA_Data macro, return in a
macro GetRs232_TX_DRA_Data
	mov		a,[Port_2_Data_SHADE]
	and		a, 80h
endm
;   SetRs232_TX_DRA_Data macro
macro SetRs232_TX_DRA_Data
	or		[Port_2_Data_SHADE], 80h
	mov		a, [Port_2_Data_SHADE]
	mov		reg[Rs232_TX_DRA_Data_ADDR], a
endm
;   ClearRs232_TX_DRA_Data macro
macro ClearRs232_TX_DRA_Data
	and		[Port_2_Data_SHADE], ~80h
	mov		a, [Port_2_Data_SHADE]
	mov		reg[Rs232_TX_DRA_Data_ADDR], a
endm

; Rs232_TX_DRA_DriveMode_0 access macros
;   GetRs232_TX_DRA_DriveMode_0 macro, return in a
macro GetRs232_TX_DRA_DriveMode_0
	mov		a,[Port_2_DriveMode_0_SHADE]
	and		a, 80h
endm
;   SetRs232_TX_DRA_DriveMode_0 macro
macro SetRs232_TX_DRA_DriveMode_0
	or		[Port_2_DriveMode_0_SHADE], 80h
	mov		a, [Port_2_DriveMode_0_SHADE]
	mov		reg[Rs232_TX_DRA_Data_ADDR], a
endm
;   ClearRs232_TX_DRA_DriveMode_0 macro
macro ClearRs232_TX_DRA_DriveMode_0
	and		[Port_2_DriveMode_0_SHADE], ~80h
	mov		a, [Port_2_DriveMode_0_SHADE]
	mov		reg[Rs232_TX_DRA_Data_ADDR], a
endm

; Rs232_TX_DRA_DriveMode_1 access macros
;   GetRs232_TX_DRA_DriveMode_1 macro, return in a
macro GetRs232_TX_DRA_DriveMode_1
	mov		a,[Port_2_DriveMode_1_SHADE]
	and		a, 80h
endm
;   SetRs232_TX_DRA_DriveMode_1 macro
macro SetRs232_TX_DRA_DriveMode_1
	or		[Port_2_DriveMode_1_SHADE], 80h
	mov		a, [Port_2_DriveMode_1_SHADE]
	mov		reg[Rs232_TX_DRA_Data_ADDR], a
endm
;   ClearRs232_TX_DRA_DriveMode_1 macro
macro ClearRs232_TX_DRA_DriveMode_1
	and		[Port_2_DriveMode_1_SHADE], ~80h
	mov		a, [Port_2_DriveMode_1_SHADE]
	mov		reg[Rs232_TX_DRA_Data_ADDR], a
endm

