v 20130925 2
C 40000 40000 0 0 0 title-B.sym
C 44800 47600 1 0 0 7408-1.sym
{
T 45500 48500 5 10 0 0 0 0 1
device=7408
T 45100 48500 5 10 1 1 0 0 1
refdes=U3
T 45500 49900 5 10 0 0 0 0 1
footprint=DIP14
T 44800 47600 5 10 0 0 0 0 1
slot=1
T 44800 47600 5 10 0 0 0 0 1
x-appdesc=AND logic (bits 7-4)
}
C 44800 46100 1 0 0 7408-1.sym
{
T 45500 47000 5 10 0 0 0 0 1
device=7408
T 45100 47000 5 10 1 1 0 0 1
refdes=U3
T 45500 48400 5 10 0 0 0 0 1
footprint=DIP14
T 44800 46100 5 10 0 0 0 0 1
slot=2
}
C 44800 44600 1 0 0 7408-1.sym
{
T 45500 45500 5 10 0 0 0 0 1
device=7408
T 45100 45500 5 10 1 1 0 0 1
refdes=U3
T 45500 46900 5 10 0 0 0 0 1
footprint=DIP14
T 44800 44600 5 10 0 0 0 0 1
slot=3
}
C 44800 43100 1 0 0 7408-1.sym
{
T 45500 44000 5 10 0 0 0 0 1
device=7408
T 45100 44000 5 10 1 1 0 0 1
refdes=U3
T 45500 45400 5 10 0 0 0 0 1
footprint=DIP14
T 44800 43100 5 10 0 0 0 0 1
slot=4
}
C 43000 48200 1 0 0 input-2.sym
{
T 43000 48400 5 10 0 0 0 0 1
net=A7:1
T 43600 48900 5 10 0 0 0 0 1
device=none
T 43500 48300 5 10 1 1 0 7 1
value=A7
}
C 43000 47800 1 0 0 input-2.sym
{
T 43000 48000 5 10 0 0 0 0 1
net=B/I7:1
T 43600 48500 5 10 0 0 0 0 1
device=none
T 43500 47900 5 10 1 1 0 7 1
value=B/I7
}
C 43000 46700 1 0 0 input-2.sym
{
T 43000 46900 5 10 0 0 0 0 1
net=A6:1
T 43600 47400 5 10 0 0 0 0 1
device=none
T 43500 46800 5 10 1 1 0 7 1
value=A6
}
C 43000 46300 1 0 0 input-2.sym
{
T 43000 46500 5 10 0 0 0 0 1
net=B/I6:1
T 43600 47000 5 10 0 0 0 0 1
device=none
T 43500 46400 5 10 1 1 0 7 1
value=B/I6
}
C 43000 45200 1 0 0 input-2.sym
{
T 43000 45400 5 10 0 0 0 0 1
net=A5:1
T 43600 45900 5 10 0 0 0 0 1
device=none
T 43500 45300 5 10 1 1 0 7 1
value=A5
}
C 43000 44800 1 0 0 input-2.sym
{
T 43000 45000 5 10 0 0 0 0 1
net=B/I5:1
T 43600 45500 5 10 0 0 0 0 1
device=none
T 43500 44900 5 10 1 1 0 7 1
value=B/I5
}
C 43000 43700 1 0 0 input-2.sym
{
T 43000 43900 5 10 0 0 0 0 1
net=A4:1
T 43600 44400 5 10 0 0 0 0 1
device=none
T 43500 43800 5 10 1 1 0 7 1
value=A4
}
C 43000 43300 1 0 0 input-2.sym
{
T 43000 43500 5 10 0 0 0 0 1
net=B/I4:1
T 43600 44000 5 10 0 0 0 0 1
device=none
T 43500 43400 5 10 1 1 0 7 1
value=B/I4
}
N 44400 48300 44800 48300 4
N 44400 47900 44800 47900 4
N 44800 46800 44400 46800 4
N 44400 46400 44800 46400 4
N 44800 45300 44400 45300 4
N 44400 44900 44800 44900 4
N 44800 43800 44400 43800 4
N 44400 43400 44800 43400 4
C 46500 48000 1 0 0 output-2.sym
{
T 47400 48200 5 10 0 0 0 0 1
net=AND7:1
T 46700 48700 5 10 0 0 0 0 1
device=none
T 47400 48100 5 10 1 1 0 1 1
value=AND7
}
C 46500 46500 1 0 0 output-2.sym
{
T 47400 46700 5 10 0 0 0 0 1
net=AND6:1
T 46700 47200 5 10 0 0 0 0 1
device=none
T 47400 46600 5 10 1 1 0 1 1
value=AND6
}
C 46500 45000 1 0 0 output-2.sym
{
T 47400 45200 5 10 0 0 0 0 1
net=AND5:1
T 46700 45700 5 10 0 0 0 0 1
device=none
T 47400 45100 5 10 1 1 0 1 1
value=AND5
}
C 46500 43500 1 0 0 output-2.sym
{
T 47400 43700 5 10 0 0 0 0 1
net=AND4:1
T 46700 44200 5 10 0 0 0 0 1
device=none
T 47400 43600 5 10 1 1 0 1 1
value=AND4
}
N 46100 48100 46500 48100 4
N 46100 46600 46500 46600 4
N 46100 45100 46500 45100 4
N 46100 43600 46500 43600 4
C 50800 47600 1 0 0 7408-1.sym
{
T 51500 48500 5 10 0 0 0 0 1
device=7408
T 51500 49900 5 10 0 0 0 0 1
footprint=DIP14
T 51100 48500 5 10 1 1 0 0 1
refdes=U4
T 50800 47600 5 10 0 0 0 0 1
slot=1
T 50800 47600 5 10 0 0 0 0 1
x-appdesc=AND logic (bits 3-0)
}
C 50800 46100 1 0 0 7408-1.sym
{
T 51500 47000 5 10 0 0 0 0 1
device=7408
T 51500 48400 5 10 0 0 0 0 1
footprint=DIP14
T 51100 47000 5 10 1 1 0 0 1
refdes=U4
T 50800 46100 5 10 0 0 0 0 1
slot=2
}
C 50800 44600 1 0 0 7408-1.sym
{
T 51500 45500 5 10 0 0 0 0 1
device=7408
T 51500 46900 5 10 0 0 0 0 1
footprint=DIP14
T 51100 45500 5 10 1 1 0 0 1
refdes=U4
T 50800 44600 5 10 0 0 0 0 1
slot=3
}
C 50800 43100 1 0 0 7408-1.sym
{
T 51500 44000 5 10 0 0 0 0 1
device=7408
T 51500 45400 5 10 0 0 0 0 1
footprint=DIP14
T 51100 44000 5 10 1 1 0 0 1
refdes=U4
T 50800 43100 5 10 0 0 0 0 1
slot=4
}
C 49000 48200 1 0 0 input-2.sym
{
T 49000 48400 5 10 0 0 0 0 1
net=A3:1
T 49600 48900 5 10 0 0 0 0 1
device=none
T 49500 48300 5 10 1 1 0 7 1
value=A3
}
C 49000 47800 1 0 0 input-2.sym
{
T 49000 48000 5 10 0 0 0 0 1
net=B/I3:1
T 49600 48500 5 10 0 0 0 0 1
device=none
T 49500 47900 5 10 1 1 0 7 1
value=B/I3
}
C 49000 46700 1 0 0 input-2.sym
{
T 49000 46900 5 10 0 0 0 0 1
net=A2:1
T 49600 47400 5 10 0 0 0 0 1
device=none
T 49500 46800 5 10 1 1 0 7 1
value=A2
}
C 49000 46300 1 0 0 input-2.sym
{
T 49000 46500 5 10 0 0 0 0 1
net=B/I2:1
T 49600 47000 5 10 0 0 0 0 1
device=none
T 49500 46400 5 10 1 1 0 7 1
value=B/I2
}
C 49000 45200 1 0 0 input-2.sym
{
T 49000 45400 5 10 0 0 0 0 1
net=A1:1
T 49600 45900 5 10 0 0 0 0 1
device=none
T 49500 45300 5 10 1 1 0 7 1
value=A1
}
C 49000 44800 1 0 0 input-2.sym
{
T 49000 45000 5 10 0 0 0 0 1
net=B/I1:1
T 49600 45500 5 10 0 0 0 0 1
device=none
T 49500 44900 5 10 1 1 0 7 1
value=B/I1
}
C 49000 43700 1 0 0 input-2.sym
{
T 49000 43900 5 10 0 0 0 0 1
net=A0:1
T 49600 44400 5 10 0 0 0 0 1
device=none
T 49500 43800 5 10 1 1 0 7 1
value=A0
}
C 49000 43300 1 0 0 input-2.sym
{
T 49000 43500 5 10 0 0 0 0 1
net=B/I0:1
T 49600 44000 5 10 0 0 0 0 1
device=none
T 49500 43400 5 10 1 1 0 7 1
value=B/I0
}
N 50400 48300 50800 48300 4
N 50400 47900 50800 47900 4
N 50800 46800 50400 46800 4
N 50400 46400 50800 46400 4
N 50800 45300 50400 45300 4
N 50400 44900 50800 44900 4
N 50800 43800 50400 43800 4
N 50400 43400 50800 43400 4
C 52500 48000 1 0 0 output-2.sym
{
T 53400 48200 5 10 0 0 0 0 1
net=AND3:1
T 52700 48700 5 10 0 0 0 0 1
device=none
T 53400 48100 5 10 1 1 0 1 1
value=AND3
}
C 52500 46500 1 0 0 output-2.sym
{
T 53400 46700 5 10 0 0 0 0 1
net=AND2:1
T 52700 47200 5 10 0 0 0 0 1
device=none
T 53400 46600 5 10 1 1 0 1 1
value=AND2
}
C 52500 45000 1 0 0 output-2.sym
{
T 53400 45200 5 10 0 0 0 0 1
net=AND1:1
T 52700 45700 5 10 0 0 0 0 1
device=none
T 53400 45100 5 10 1 1 0 1 1
value=AND1
}
C 52500 43500 1 0 0 output-2.sym
{
T 53400 43700 5 10 0 0 0 0 1
net=AND0:1
T 52700 44200 5 10 0 0 0 0 1
device=none
T 53400 43600 5 10 1 1 0 1 1
value=AND0
}
N 52100 48100 52500 48100 4
N 52100 46600 52500 46600 4
N 52100 45100 52500 45100 4
N 52100 43600 52500 43600 4
T 50000 40700 9 10 1 0 0 0 1
ALU AND logic
T 53800 40400 9 10 1 0 0 0 1
REVISION
T 49900 40400 9 10 1 0 0 0 1
and.sch
