// Seed: 361837234
module module_0 (
    input  tri1  id_0,
    input  tri   id_1,
    input  wire  id_2,
    output uwire id_3,
    output wand  id_4,
    input  tri0  id_5
);
  logic id_7;
  ;
  final begin : LABEL_0
    $signed(35);
    ;
  end
  logic id_8 = id_5;
endmodule
module module_1 (
    output wand id_0,
    input tri id_1,
    input supply1 id_2,
    output supply0 id_3,
    output wor id_4,
    output tri id_5,
    input wire id_6,
    output wire id_7,
    output uwire id_8,
    input wor id_9
);
  assign id_5 = -1 < -1;
  module_0 modCall_1 (
      id_2,
      id_6,
      id_1,
      id_7,
      id_5,
      id_6
  );
  assign modCall_1.id_4 = 0;
  logic id_11;
  ;
endmodule
