

================================================================
== Vitis HLS Report for 'relu_ap_fixed_32_7_5_3_0_ap_ufixed_15_0_4_0_0_relu_config5_s'
================================================================
* Date:           Wed Oct 16 20:17:11 2024

* Version:        2024.1 (Build 5069499 on May 21 2024)
* Project:        Topo2A_AD_proj_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu9p-flga2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  25.00 ns|  2.197 ns|     6.75 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        0|        0|      0 ns|      0 ns|    1|    1|      yes|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 1
  Pipeline-0 : II = 1, D = 1, States = { 1 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.19>
ST_1 : Operation 2 [1/1] (0.00ns)   --->   "%specpipeline_ln42 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0" [firmware/nnet_utils/nnet_activation.h:42]   --->   Operation 2 'specpipeline' 'specpipeline_ln42' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%data_31_val_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %data_31_val" [firmware/nnet_utils/nnet_activation.h:42]   --->   Operation 3 'read' 'data_31_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%data_30_val_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %data_30_val" [firmware/nnet_utils/nnet_activation.h:42]   --->   Operation 4 'read' 'data_30_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%data_29_val_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %data_29_val" [firmware/nnet_utils/nnet_activation.h:42]   --->   Operation 5 'read' 'data_29_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%data_28_val_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %data_28_val" [firmware/nnet_utils/nnet_activation.h:42]   --->   Operation 6 'read' 'data_28_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%data_27_val_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %data_27_val" [firmware/nnet_utils/nnet_activation.h:42]   --->   Operation 7 'read' 'data_27_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%data_26_val_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %data_26_val" [firmware/nnet_utils/nnet_activation.h:42]   --->   Operation 8 'read' 'data_26_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%data_25_val_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %data_25_val" [firmware/nnet_utils/nnet_activation.h:42]   --->   Operation 9 'read' 'data_25_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%data_24_val_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %data_24_val" [firmware/nnet_utils/nnet_activation.h:42]   --->   Operation 10 'read' 'data_24_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%data_23_val_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %data_23_val" [firmware/nnet_utils/nnet_activation.h:42]   --->   Operation 11 'read' 'data_23_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%data_22_val_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %data_22_val" [firmware/nnet_utils/nnet_activation.h:42]   --->   Operation 12 'read' 'data_22_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%data_21_val_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %data_21_val" [firmware/nnet_utils/nnet_activation.h:42]   --->   Operation 13 'read' 'data_21_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%data_20_val_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %data_20_val" [firmware/nnet_utils/nnet_activation.h:42]   --->   Operation 14 'read' 'data_20_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%data_19_val_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %data_19_val" [firmware/nnet_utils/nnet_activation.h:42]   --->   Operation 15 'read' 'data_19_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%data_18_val_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %data_18_val" [firmware/nnet_utils/nnet_activation.h:42]   --->   Operation 16 'read' 'data_18_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%data_17_val_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %data_17_val" [firmware/nnet_utils/nnet_activation.h:42]   --->   Operation 17 'read' 'data_17_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%data_16_val_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %data_16_val" [firmware/nnet_utils/nnet_activation.h:42]   --->   Operation 18 'read' 'data_16_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%data_15_val_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %data_15_val" [firmware/nnet_utils/nnet_activation.h:42]   --->   Operation 19 'read' 'data_15_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%data_14_val_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %data_14_val" [firmware/nnet_utils/nnet_activation.h:42]   --->   Operation 20 'read' 'data_14_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%data_13_val_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %data_13_val" [firmware/nnet_utils/nnet_activation.h:42]   --->   Operation 21 'read' 'data_13_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%data_12_val_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %data_12_val" [firmware/nnet_utils/nnet_activation.h:42]   --->   Operation 22 'read' 'data_12_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%data_11_val_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %data_11_val" [firmware/nnet_utils/nnet_activation.h:42]   --->   Operation 23 'read' 'data_11_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%data_10_val_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %data_10_val" [firmware/nnet_utils/nnet_activation.h:42]   --->   Operation 24 'read' 'data_10_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%data_9_val_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %data_9_val" [firmware/nnet_utils/nnet_activation.h:42]   --->   Operation 25 'read' 'data_9_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%data_8_val_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %data_8_val" [firmware/nnet_utils/nnet_activation.h:42]   --->   Operation 26 'read' 'data_8_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%data_7_val_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %data_7_val" [firmware/nnet_utils/nnet_activation.h:42]   --->   Operation 27 'read' 'data_7_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%data_6_val_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %data_6_val" [firmware/nnet_utils/nnet_activation.h:42]   --->   Operation 28 'read' 'data_6_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%data_5_val_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %data_5_val" [firmware/nnet_utils/nnet_activation.h:42]   --->   Operation 29 'read' 'data_5_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%data_4_val_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %data_4_val" [firmware/nnet_utils/nnet_activation.h:42]   --->   Operation 30 'read' 'data_4_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%data_3_val_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %data_3_val" [firmware/nnet_utils/nnet_activation.h:42]   --->   Operation 31 'read' 'data_3_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%data_2_val_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %data_2_val" [firmware/nnet_utils/nnet_activation.h:42]   --->   Operation 32 'read' 'data_2_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%data_1_val_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %data_1_val" [firmware/nnet_utils/nnet_activation.h:42]   --->   Operation 33 'read' 'data_1_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%data_0_val_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %data_0_val" [firmware/nnet_utils/nnet_activation.h:42]   --->   Operation 34 'read' 'data_0_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.88ns)   --->   "%icmp_ln45 = icmp_sgt  i32 %data_0_val_read, i32 0" [firmware/nnet_utils/nnet_activation.h:45]   --->   Operation 35 'icmp' 'icmp_ln45' <Predicate = true> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %data_0_val_read, i32 31" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 36 'bitselect' 'tmp' <Predicate = (icmp_ln45)> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns) (grouped into LUT with out node add_ln46)   --->   "%trunc_ln = partselect i15 @_ssdm_op_PartSelect.i15.i32.i32.i32, i32 %data_0_val_read, i32 10, i32 24" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 37 'partselect' 'trunc_ln' <Predicate = (icmp_ln45)> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns) (grouped into LUT with out node add_ln46)   --->   "%tmp_1 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %data_0_val_read, i32 9" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 38 'bitselect' 'tmp_1' <Predicate = (icmp_ln45)> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%trunc_ln46 = trunc i32 %data_0_val_read" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 39 'trunc' 'trunc_ln46' <Predicate = (icmp_ln45)> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.71ns)   --->   "%icmp_ln46 = icmp_ne  i9 %trunc_ln46, i9 0" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 40 'icmp' 'icmp_ln46' <Predicate = (icmp_ln45)> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 41 [1/1] (0.00ns) (grouped into LUT with out node empty)   --->   "%tmp_2 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %data_0_val_read, i32 24" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 41 'bitselect' 'tmp_2' <Predicate = (icmp_ln45)> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns) (grouped into LUT with out node add_ln46)   --->   "%tmp_3 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %data_0_val_read, i32 10" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 42 'bitselect' 'tmp_3' <Predicate = (icmp_ln45)> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns) (grouped into LUT with out node add_ln46)   --->   "%or_ln46 = or i1 %tmp_3, i1 %icmp_ln46" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 43 'or' 'or_ln46' <Predicate = (icmp_ln45)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 44 [1/1] (0.00ns) (grouped into LUT with out node add_ln46)   --->   "%and_ln46 = and i1 %or_ln46, i1 %tmp_1" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 44 'and' 'and_ln46' <Predicate = (icmp_ln45)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 45 [1/1] (0.00ns) (grouped into LUT with out node add_ln46)   --->   "%zext_ln46 = zext i1 %and_ln46" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 45 'zext' 'zext_ln46' <Predicate = (icmp_ln45)> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.77ns) (out node of the LUT)   --->   "%add_ln46 = add i15 %trunc_ln, i15 %zext_ln46" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 46 'add' 'add_ln46' <Predicate = (icmp_ln45)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%tmp_s = partselect i7 @_ssdm_op_PartSelect.i7.i32.i32.i32, i32 %data_0_val_read, i32 25, i32 31" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 47 'partselect' 'tmp_s' <Predicate = (icmp_ln45)> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.70ns)   --->   "%icmp_ln46_1 = icmp_eq  i7 %tmp_s, i7 0" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 48 'icmp' 'icmp_ln46_1' <Predicate = (icmp_ln45)> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 49 [1/1] (0.00ns) (grouped into LUT with out node empty)   --->   "%tmp_4 = bitselect i1 @_ssdm_op_BitSelect.i1.i15.i32, i15 %add_ln46, i32 14" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 49 'bitselect' 'tmp_4' <Predicate = (icmp_ln45)> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns) (grouped into LUT with out node empty)   --->   "%not_tmp_3 = xor i1 %tmp_2, i1 1" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 50 'xor' 'not_tmp_3' <Predicate = (icmp_ln45)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 51 [1/1] (0.00ns) (grouped into LUT with out node empty)   --->   "%and_ln46_1 = or i1 %tmp_4, i1 %not_tmp_3" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 51 'or' 'and_ln46_1' <Predicate = (icmp_ln45)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 52 [1/1] (0.12ns) (out node of the LUT)   --->   "%empty = and i1 %icmp_ln46_1, i1 %and_ln46_1" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 52 'and' 'empty' <Predicate = (icmp_ln45)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 53 [1/1] (0.00ns) (grouped into LUT with out node select_ln46_1)   --->   "%or_ln46_1 = or i1 %empty, i1 %tmp" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 53 'or' 'or_ln46_1' <Predicate = (or_ln46_2 & icmp_ln45)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 54 [1/1] (0.00ns) (grouped into LUT with out node res_0_0)   --->   "%xor_ln46 = xor i1 %empty, i1 1" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 54 'xor' 'xor_ln46' <Predicate = (icmp_ln45)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 55 [1/1] (0.00ns) (grouped into LUT with out node res_0_0)   --->   "%or_ln46_2 = or i1 %tmp, i1 %xor_ln46" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 55 'or' 'or_ln46_2' <Predicate = (icmp_ln45)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 56 [1/1] (0.00ns) (grouped into LUT with out node select_ln46_1)   --->   "%select_ln46 = select i1 %tmp, i15 0, i15 %add_ln46" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 56 'select' 'select_ln46' <Predicate = (or_ln46_1 & or_ln46_2 & icmp_ln45)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 57 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln46_1 = select i1 %or_ln46_1, i15 %select_ln46, i15 32767" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 57 'select' 'select_ln46_1' <Predicate = (or_ln46_2 & icmp_ln45)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 58 [1/1] (0.00ns) (grouped into LUT with out node res_0_0)   --->   "%select_ln46_2 = select i1 %or_ln46_2, i15 %select_ln46_1, i15 %add_ln46" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 58 'select' 'select_ln46_2' <Predicate = (icmp_ln45)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 59 [1/1] (0.29ns) (out node of the LUT)   --->   "%res_0_0 = select i1 %icmp_ln45, i15 %select_ln46_2, i15 0" [firmware/nnet_utils/nnet_activation.h:45]   --->   Operation 59 'select' 'res_0_0' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 60 [1/1] (0.88ns)   --->   "%icmp_ln45_1 = icmp_sgt  i32 %data_1_val_read, i32 0" [firmware/nnet_utils/nnet_activation.h:45]   --->   Operation 60 'icmp' 'icmp_ln45_1' <Predicate = true> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%tmp_5 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %data_1_val_read, i32 31" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 61 'bitselect' 'tmp_5' <Predicate = (icmp_ln45_1)> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns) (grouped into LUT with out node add_ln46_1)   --->   "%trunc_ln46_1 = partselect i15 @_ssdm_op_PartSelect.i15.i32.i32.i32, i32 %data_1_val_read, i32 10, i32 24" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 62 'partselect' 'trunc_ln46_1' <Predicate = (icmp_ln45_1)> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns) (grouped into LUT with out node add_ln46_1)   --->   "%tmp_6 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %data_1_val_read, i32 9" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 63 'bitselect' 'tmp_6' <Predicate = (icmp_ln45_1)> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%trunc_ln46_31 = trunc i32 %data_1_val_read" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 64 'trunc' 'trunc_ln46_31' <Predicate = (icmp_ln45_1)> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.71ns)   --->   "%icmp_ln46_2 = icmp_ne  i9 %trunc_ln46_31, i9 0" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 65 'icmp' 'icmp_ln46_2' <Predicate = (icmp_ln45_1)> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 66 [1/1] (0.00ns) (grouped into LUT with out node empty_31)   --->   "%tmp_7 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %data_1_val_read, i32 24" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 66 'bitselect' 'tmp_7' <Predicate = (icmp_ln45_1)> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns) (grouped into LUT with out node add_ln46_1)   --->   "%tmp_8 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %data_1_val_read, i32 10" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 67 'bitselect' 'tmp_8' <Predicate = (icmp_ln45_1)> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns) (grouped into LUT with out node add_ln46_1)   --->   "%or_ln46_3 = or i1 %tmp_8, i1 %icmp_ln46_2" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 68 'or' 'or_ln46_3' <Predicate = (icmp_ln45_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 69 [1/1] (0.00ns) (grouped into LUT with out node add_ln46_1)   --->   "%and_ln46_2 = and i1 %or_ln46_3, i1 %tmp_6" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 69 'and' 'and_ln46_2' <Predicate = (icmp_ln45_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 70 [1/1] (0.00ns) (grouped into LUT with out node add_ln46_1)   --->   "%zext_ln46_1 = zext i1 %and_ln46_2" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 70 'zext' 'zext_ln46_1' <Predicate = (icmp_ln45_1)> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.77ns) (out node of the LUT)   --->   "%add_ln46_1 = add i15 %trunc_ln46_1, i15 %zext_ln46_1" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 71 'add' 'add_ln46_1' <Predicate = (icmp_ln45_1)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%tmp_9 = partselect i7 @_ssdm_op_PartSelect.i7.i32.i32.i32, i32 %data_1_val_read, i32 25, i32 31" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 72 'partselect' 'tmp_9' <Predicate = (icmp_ln45_1)> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.70ns)   --->   "%icmp_ln46_3 = icmp_eq  i7 %tmp_9, i7 0" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 73 'icmp' 'icmp_ln46_3' <Predicate = (icmp_ln45_1)> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 74 [1/1] (0.00ns) (grouped into LUT with out node empty_31)   --->   "%tmp_10 = bitselect i1 @_ssdm_op_BitSelect.i1.i15.i32, i15 %add_ln46_1, i32 14" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 74 'bitselect' 'tmp_10' <Predicate = (icmp_ln45_1)> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns) (grouped into LUT with out node empty_31)   --->   "%not_tmp_s = xor i1 %tmp_7, i1 1" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 75 'xor' 'not_tmp_s' <Predicate = (icmp_ln45_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 76 [1/1] (0.00ns) (grouped into LUT with out node empty_31)   --->   "%and_ln46_3 = or i1 %tmp_10, i1 %not_tmp_s" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 76 'or' 'and_ln46_3' <Predicate = (icmp_ln45_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 77 [1/1] (0.12ns) (out node of the LUT)   --->   "%empty_31 = and i1 %icmp_ln46_3, i1 %and_ln46_3" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 77 'and' 'empty_31' <Predicate = (icmp_ln45_1)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 78 [1/1] (0.00ns) (grouped into LUT with out node select_ln46_4)   --->   "%or_ln46_4 = or i1 %empty_31, i1 %tmp_5" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 78 'or' 'or_ln46_4' <Predicate = (or_ln46_5 & icmp_ln45_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 79 [1/1] (0.00ns) (grouped into LUT with out node res_1_0)   --->   "%xor_ln46_1 = xor i1 %empty_31, i1 1" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 79 'xor' 'xor_ln46_1' <Predicate = (icmp_ln45_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 80 [1/1] (0.00ns) (grouped into LUT with out node res_1_0)   --->   "%or_ln46_5 = or i1 %tmp_5, i1 %xor_ln46_1" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 80 'or' 'or_ln46_5' <Predicate = (icmp_ln45_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 81 [1/1] (0.00ns) (grouped into LUT with out node select_ln46_4)   --->   "%select_ln46_3 = select i1 %tmp_5, i15 0, i15 %add_ln46_1" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 81 'select' 'select_ln46_3' <Predicate = (or_ln46_4 & or_ln46_5 & icmp_ln45_1)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 82 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln46_4 = select i1 %or_ln46_4, i15 %select_ln46_3, i15 32767" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 82 'select' 'select_ln46_4' <Predicate = (or_ln46_5 & icmp_ln45_1)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 83 [1/1] (0.00ns) (grouped into LUT with out node res_1_0)   --->   "%select_ln46_5 = select i1 %or_ln46_5, i15 %select_ln46_4, i15 %add_ln46_1" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 83 'select' 'select_ln46_5' <Predicate = (icmp_ln45_1)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 84 [1/1] (0.29ns) (out node of the LUT)   --->   "%res_1_0 = select i1 %icmp_ln45_1, i15 %select_ln46_5, i15 0" [firmware/nnet_utils/nnet_activation.h:45]   --->   Operation 84 'select' 'res_1_0' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 85 [1/1] (0.88ns)   --->   "%icmp_ln45_2 = icmp_sgt  i32 %data_2_val_read, i32 0" [firmware/nnet_utils/nnet_activation.h:45]   --->   Operation 85 'icmp' 'icmp_ln45_2' <Predicate = true> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%tmp_11 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %data_2_val_read, i32 31" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 86 'bitselect' 'tmp_11' <Predicate = (icmp_ln45_2)> <Delay = 0.00>
ST_1 : Operation 87 [1/1] (0.00ns) (grouped into LUT with out node add_ln46_2)   --->   "%trunc_ln46_2 = partselect i15 @_ssdm_op_PartSelect.i15.i32.i32.i32, i32 %data_2_val_read, i32 10, i32 24" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 87 'partselect' 'trunc_ln46_2' <Predicate = (icmp_ln45_2)> <Delay = 0.00>
ST_1 : Operation 88 [1/1] (0.00ns) (grouped into LUT with out node add_ln46_2)   --->   "%tmp_12 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %data_2_val_read, i32 9" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 88 'bitselect' 'tmp_12' <Predicate = (icmp_ln45_2)> <Delay = 0.00>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%trunc_ln46_32 = trunc i32 %data_2_val_read" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 89 'trunc' 'trunc_ln46_32' <Predicate = (icmp_ln45_2)> <Delay = 0.00>
ST_1 : Operation 90 [1/1] (0.71ns)   --->   "%icmp_ln46_4 = icmp_ne  i9 %trunc_ln46_32, i9 0" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 90 'icmp' 'icmp_ln46_4' <Predicate = (icmp_ln45_2)> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 91 [1/1] (0.00ns) (grouped into LUT with out node empty_32)   --->   "%tmp_13 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %data_2_val_read, i32 24" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 91 'bitselect' 'tmp_13' <Predicate = (icmp_ln45_2)> <Delay = 0.00>
ST_1 : Operation 92 [1/1] (0.00ns) (grouped into LUT with out node add_ln46_2)   --->   "%tmp_14 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %data_2_val_read, i32 10" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 92 'bitselect' 'tmp_14' <Predicate = (icmp_ln45_2)> <Delay = 0.00>
ST_1 : Operation 93 [1/1] (0.00ns) (grouped into LUT with out node add_ln46_2)   --->   "%or_ln46_6 = or i1 %tmp_14, i1 %icmp_ln46_4" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 93 'or' 'or_ln46_6' <Predicate = (icmp_ln45_2)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 94 [1/1] (0.00ns) (grouped into LUT with out node add_ln46_2)   --->   "%and_ln46_4 = and i1 %or_ln46_6, i1 %tmp_12" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 94 'and' 'and_ln46_4' <Predicate = (icmp_ln45_2)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 95 [1/1] (0.00ns) (grouped into LUT with out node add_ln46_2)   --->   "%zext_ln46_2 = zext i1 %and_ln46_4" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 95 'zext' 'zext_ln46_2' <Predicate = (icmp_ln45_2)> <Delay = 0.00>
ST_1 : Operation 96 [1/1] (0.77ns) (out node of the LUT)   --->   "%add_ln46_2 = add i15 %trunc_ln46_2, i15 %zext_ln46_2" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 96 'add' 'add_ln46_2' <Predicate = (icmp_ln45_2)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 97 [1/1] (0.00ns)   --->   "%tmp_15 = partselect i7 @_ssdm_op_PartSelect.i7.i32.i32.i32, i32 %data_2_val_read, i32 25, i32 31" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 97 'partselect' 'tmp_15' <Predicate = (icmp_ln45_2)> <Delay = 0.00>
ST_1 : Operation 98 [1/1] (0.70ns)   --->   "%icmp_ln46_5 = icmp_eq  i7 %tmp_15, i7 0" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 98 'icmp' 'icmp_ln46_5' <Predicate = (icmp_ln45_2)> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 99 [1/1] (0.00ns) (grouped into LUT with out node empty_32)   --->   "%tmp_16 = bitselect i1 @_ssdm_op_BitSelect.i1.i15.i32, i15 %add_ln46_2, i32 14" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 99 'bitselect' 'tmp_16' <Predicate = (icmp_ln45_2)> <Delay = 0.00>
ST_1 : Operation 100 [1/1] (0.00ns) (grouped into LUT with out node empty_32)   --->   "%not_tmp_16 = xor i1 %tmp_13, i1 1" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 100 'xor' 'not_tmp_16' <Predicate = (icmp_ln45_2)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 101 [1/1] (0.00ns) (grouped into LUT with out node empty_32)   --->   "%and_ln46_5 = or i1 %tmp_16, i1 %not_tmp_16" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 101 'or' 'and_ln46_5' <Predicate = (icmp_ln45_2)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 102 [1/1] (0.12ns) (out node of the LUT)   --->   "%empty_32 = and i1 %icmp_ln46_5, i1 %and_ln46_5" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 102 'and' 'empty_32' <Predicate = (icmp_ln45_2)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 103 [1/1] (0.00ns) (grouped into LUT with out node select_ln46_7)   --->   "%or_ln46_7 = or i1 %empty_32, i1 %tmp_11" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 103 'or' 'or_ln46_7' <Predicate = (or_ln46_8 & icmp_ln45_2)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 104 [1/1] (0.00ns) (grouped into LUT with out node res_2_0)   --->   "%xor_ln46_2 = xor i1 %empty_32, i1 1" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 104 'xor' 'xor_ln46_2' <Predicate = (icmp_ln45_2)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 105 [1/1] (0.00ns) (grouped into LUT with out node res_2_0)   --->   "%or_ln46_8 = or i1 %tmp_11, i1 %xor_ln46_2" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 105 'or' 'or_ln46_8' <Predicate = (icmp_ln45_2)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 106 [1/1] (0.00ns) (grouped into LUT with out node select_ln46_7)   --->   "%select_ln46_6 = select i1 %tmp_11, i15 0, i15 %add_ln46_2" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 106 'select' 'select_ln46_6' <Predicate = (or_ln46_7 & or_ln46_8 & icmp_ln45_2)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 107 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln46_7 = select i1 %or_ln46_7, i15 %select_ln46_6, i15 32767" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 107 'select' 'select_ln46_7' <Predicate = (or_ln46_8 & icmp_ln45_2)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 108 [1/1] (0.00ns) (grouped into LUT with out node res_2_0)   --->   "%select_ln46_8 = select i1 %or_ln46_8, i15 %select_ln46_7, i15 %add_ln46_2" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 108 'select' 'select_ln46_8' <Predicate = (icmp_ln45_2)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 109 [1/1] (0.29ns) (out node of the LUT)   --->   "%res_2_0 = select i1 %icmp_ln45_2, i15 %select_ln46_8, i15 0" [firmware/nnet_utils/nnet_activation.h:45]   --->   Operation 109 'select' 'res_2_0' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 110 [1/1] (0.88ns)   --->   "%icmp_ln45_3 = icmp_sgt  i32 %data_3_val_read, i32 0" [firmware/nnet_utils/nnet_activation.h:45]   --->   Operation 110 'icmp' 'icmp_ln45_3' <Predicate = true> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 111 [1/1] (0.00ns)   --->   "%tmp_17 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %data_3_val_read, i32 31" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 111 'bitselect' 'tmp_17' <Predicate = (icmp_ln45_3)> <Delay = 0.00>
ST_1 : Operation 112 [1/1] (0.00ns) (grouped into LUT with out node add_ln46_3)   --->   "%trunc_ln46_3 = partselect i15 @_ssdm_op_PartSelect.i15.i32.i32.i32, i32 %data_3_val_read, i32 10, i32 24" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 112 'partselect' 'trunc_ln46_3' <Predicate = (icmp_ln45_3)> <Delay = 0.00>
ST_1 : Operation 113 [1/1] (0.00ns) (grouped into LUT with out node add_ln46_3)   --->   "%tmp_18 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %data_3_val_read, i32 9" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 113 'bitselect' 'tmp_18' <Predicate = (icmp_ln45_3)> <Delay = 0.00>
ST_1 : Operation 114 [1/1] (0.00ns)   --->   "%trunc_ln46_33 = trunc i32 %data_3_val_read" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 114 'trunc' 'trunc_ln46_33' <Predicate = (icmp_ln45_3)> <Delay = 0.00>
ST_1 : Operation 115 [1/1] (0.71ns)   --->   "%icmp_ln46_6 = icmp_ne  i9 %trunc_ln46_33, i9 0" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 115 'icmp' 'icmp_ln46_6' <Predicate = (icmp_ln45_3)> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 116 [1/1] (0.00ns) (grouped into LUT with out node empty_33)   --->   "%tmp_19 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %data_3_val_read, i32 24" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 116 'bitselect' 'tmp_19' <Predicate = (icmp_ln45_3)> <Delay = 0.00>
ST_1 : Operation 117 [1/1] (0.00ns) (grouped into LUT with out node add_ln46_3)   --->   "%tmp_20 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %data_3_val_read, i32 10" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 117 'bitselect' 'tmp_20' <Predicate = (icmp_ln45_3)> <Delay = 0.00>
ST_1 : Operation 118 [1/1] (0.00ns) (grouped into LUT with out node add_ln46_3)   --->   "%or_ln46_9 = or i1 %tmp_20, i1 %icmp_ln46_6" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 118 'or' 'or_ln46_9' <Predicate = (icmp_ln45_3)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 119 [1/1] (0.00ns) (grouped into LUT with out node add_ln46_3)   --->   "%and_ln46_6 = and i1 %or_ln46_9, i1 %tmp_18" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 119 'and' 'and_ln46_6' <Predicate = (icmp_ln45_3)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 120 [1/1] (0.00ns) (grouped into LUT with out node add_ln46_3)   --->   "%zext_ln46_3 = zext i1 %and_ln46_6" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 120 'zext' 'zext_ln46_3' <Predicate = (icmp_ln45_3)> <Delay = 0.00>
ST_1 : Operation 121 [1/1] (0.77ns) (out node of the LUT)   --->   "%add_ln46_3 = add i15 %trunc_ln46_3, i15 %zext_ln46_3" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 121 'add' 'add_ln46_3' <Predicate = (icmp_ln45_3)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 122 [1/1] (0.00ns)   --->   "%tmp_21 = partselect i7 @_ssdm_op_PartSelect.i7.i32.i32.i32, i32 %data_3_val_read, i32 25, i32 31" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 122 'partselect' 'tmp_21' <Predicate = (icmp_ln45_3)> <Delay = 0.00>
ST_1 : Operation 123 [1/1] (0.70ns)   --->   "%icmp_ln46_7 = icmp_eq  i7 %tmp_21, i7 0" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 123 'icmp' 'icmp_ln46_7' <Predicate = (icmp_ln45_3)> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 124 [1/1] (0.00ns) (grouped into LUT with out node empty_33)   --->   "%tmp_22 = bitselect i1 @_ssdm_op_BitSelect.i1.i15.i32, i15 %add_ln46_3, i32 14" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 124 'bitselect' 'tmp_22' <Predicate = (icmp_ln45_3)> <Delay = 0.00>
ST_1 : Operation 125 [1/1] (0.00ns) (grouped into LUT with out node empty_33)   --->   "%not_tmp_23 = xor i1 %tmp_19, i1 1" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 125 'xor' 'not_tmp_23' <Predicate = (icmp_ln45_3)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 126 [1/1] (0.00ns) (grouped into LUT with out node empty_33)   --->   "%and_ln46_7 = or i1 %tmp_22, i1 %not_tmp_23" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 126 'or' 'and_ln46_7' <Predicate = (icmp_ln45_3)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 127 [1/1] (0.12ns) (out node of the LUT)   --->   "%empty_33 = and i1 %icmp_ln46_7, i1 %and_ln46_7" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 127 'and' 'empty_33' <Predicate = (icmp_ln45_3)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 128 [1/1] (0.00ns) (grouped into LUT with out node select_ln46_10)   --->   "%or_ln46_10 = or i1 %empty_33, i1 %tmp_17" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 128 'or' 'or_ln46_10' <Predicate = (or_ln46_11 & icmp_ln45_3)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 129 [1/1] (0.00ns) (grouped into LUT with out node res_3_0)   --->   "%xor_ln46_3 = xor i1 %empty_33, i1 1" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 129 'xor' 'xor_ln46_3' <Predicate = (icmp_ln45_3)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 130 [1/1] (0.00ns) (grouped into LUT with out node res_3_0)   --->   "%or_ln46_11 = or i1 %tmp_17, i1 %xor_ln46_3" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 130 'or' 'or_ln46_11' <Predicate = (icmp_ln45_3)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 131 [1/1] (0.00ns) (grouped into LUT with out node select_ln46_10)   --->   "%select_ln46_9 = select i1 %tmp_17, i15 0, i15 %add_ln46_3" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 131 'select' 'select_ln46_9' <Predicate = (or_ln46_10 & or_ln46_11 & icmp_ln45_3)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 132 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln46_10 = select i1 %or_ln46_10, i15 %select_ln46_9, i15 32767" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 132 'select' 'select_ln46_10' <Predicate = (or_ln46_11 & icmp_ln45_3)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 133 [1/1] (0.00ns) (grouped into LUT with out node res_3_0)   --->   "%select_ln46_11 = select i1 %or_ln46_11, i15 %select_ln46_10, i15 %add_ln46_3" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 133 'select' 'select_ln46_11' <Predicate = (icmp_ln45_3)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 134 [1/1] (0.29ns) (out node of the LUT)   --->   "%res_3_0 = select i1 %icmp_ln45_3, i15 %select_ln46_11, i15 0" [firmware/nnet_utils/nnet_activation.h:45]   --->   Operation 134 'select' 'res_3_0' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 135 [1/1] (0.88ns)   --->   "%icmp_ln45_4 = icmp_sgt  i32 %data_4_val_read, i32 0" [firmware/nnet_utils/nnet_activation.h:45]   --->   Operation 135 'icmp' 'icmp_ln45_4' <Predicate = true> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 136 [1/1] (0.00ns)   --->   "%tmp_23 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %data_4_val_read, i32 31" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 136 'bitselect' 'tmp_23' <Predicate = (icmp_ln45_4)> <Delay = 0.00>
ST_1 : Operation 137 [1/1] (0.00ns) (grouped into LUT with out node add_ln46_4)   --->   "%trunc_ln46_4 = partselect i15 @_ssdm_op_PartSelect.i15.i32.i32.i32, i32 %data_4_val_read, i32 10, i32 24" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 137 'partselect' 'trunc_ln46_4' <Predicate = (icmp_ln45_4)> <Delay = 0.00>
ST_1 : Operation 138 [1/1] (0.00ns) (grouped into LUT with out node add_ln46_4)   --->   "%tmp_24 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %data_4_val_read, i32 9" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 138 'bitselect' 'tmp_24' <Predicate = (icmp_ln45_4)> <Delay = 0.00>
ST_1 : Operation 139 [1/1] (0.00ns)   --->   "%trunc_ln46_34 = trunc i32 %data_4_val_read" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 139 'trunc' 'trunc_ln46_34' <Predicate = (icmp_ln45_4)> <Delay = 0.00>
ST_1 : Operation 140 [1/1] (0.71ns)   --->   "%icmp_ln46_8 = icmp_ne  i9 %trunc_ln46_34, i9 0" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 140 'icmp' 'icmp_ln46_8' <Predicate = (icmp_ln45_4)> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 141 [1/1] (0.00ns) (grouped into LUT with out node empty_34)   --->   "%tmp_25 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %data_4_val_read, i32 24" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 141 'bitselect' 'tmp_25' <Predicate = (icmp_ln45_4)> <Delay = 0.00>
ST_1 : Operation 142 [1/1] (0.00ns) (grouped into LUT with out node add_ln46_4)   --->   "%tmp_26 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %data_4_val_read, i32 10" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 142 'bitselect' 'tmp_26' <Predicate = (icmp_ln45_4)> <Delay = 0.00>
ST_1 : Operation 143 [1/1] (0.00ns) (grouped into LUT with out node add_ln46_4)   --->   "%or_ln46_12 = or i1 %tmp_26, i1 %icmp_ln46_8" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 143 'or' 'or_ln46_12' <Predicate = (icmp_ln45_4)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 144 [1/1] (0.00ns) (grouped into LUT with out node add_ln46_4)   --->   "%and_ln46_8 = and i1 %or_ln46_12, i1 %tmp_24" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 144 'and' 'and_ln46_8' <Predicate = (icmp_ln45_4)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 145 [1/1] (0.00ns) (grouped into LUT with out node add_ln46_4)   --->   "%zext_ln46_4 = zext i1 %and_ln46_8" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 145 'zext' 'zext_ln46_4' <Predicate = (icmp_ln45_4)> <Delay = 0.00>
ST_1 : Operation 146 [1/1] (0.77ns) (out node of the LUT)   --->   "%add_ln46_4 = add i15 %trunc_ln46_4, i15 %zext_ln46_4" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 146 'add' 'add_ln46_4' <Predicate = (icmp_ln45_4)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 147 [1/1] (0.00ns)   --->   "%tmp_27 = partselect i7 @_ssdm_op_PartSelect.i7.i32.i32.i32, i32 %data_4_val_read, i32 25, i32 31" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 147 'partselect' 'tmp_27' <Predicate = (icmp_ln45_4)> <Delay = 0.00>
ST_1 : Operation 148 [1/1] (0.70ns)   --->   "%icmp_ln46_9 = icmp_eq  i7 %tmp_27, i7 0" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 148 'icmp' 'icmp_ln46_9' <Predicate = (icmp_ln45_4)> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 149 [1/1] (0.00ns) (grouped into LUT with out node empty_34)   --->   "%tmp_28 = bitselect i1 @_ssdm_op_BitSelect.i1.i15.i32, i15 %add_ln46_4, i32 14" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 149 'bitselect' 'tmp_28' <Predicate = (icmp_ln45_4)> <Delay = 0.00>
ST_1 : Operation 150 [1/1] (0.00ns) (grouped into LUT with out node empty_34)   --->   "%not_tmp_30 = xor i1 %tmp_25, i1 1" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 150 'xor' 'not_tmp_30' <Predicate = (icmp_ln45_4)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 151 [1/1] (0.00ns) (grouped into LUT with out node empty_34)   --->   "%and_ln46_9 = or i1 %tmp_28, i1 %not_tmp_30" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 151 'or' 'and_ln46_9' <Predicate = (icmp_ln45_4)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 152 [1/1] (0.12ns) (out node of the LUT)   --->   "%empty_34 = and i1 %icmp_ln46_9, i1 %and_ln46_9" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 152 'and' 'empty_34' <Predicate = (icmp_ln45_4)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 153 [1/1] (0.00ns) (grouped into LUT with out node select_ln46_13)   --->   "%or_ln46_13 = or i1 %empty_34, i1 %tmp_23" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 153 'or' 'or_ln46_13' <Predicate = (or_ln46_14 & icmp_ln45_4)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 154 [1/1] (0.00ns) (grouped into LUT with out node res_4_0)   --->   "%xor_ln46_4 = xor i1 %empty_34, i1 1" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 154 'xor' 'xor_ln46_4' <Predicate = (icmp_ln45_4)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 155 [1/1] (0.00ns) (grouped into LUT with out node res_4_0)   --->   "%or_ln46_14 = or i1 %tmp_23, i1 %xor_ln46_4" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 155 'or' 'or_ln46_14' <Predicate = (icmp_ln45_4)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 156 [1/1] (0.00ns) (grouped into LUT with out node select_ln46_13)   --->   "%select_ln46_12 = select i1 %tmp_23, i15 0, i15 %add_ln46_4" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 156 'select' 'select_ln46_12' <Predicate = (or_ln46_13 & or_ln46_14 & icmp_ln45_4)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 157 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln46_13 = select i1 %or_ln46_13, i15 %select_ln46_12, i15 32767" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 157 'select' 'select_ln46_13' <Predicate = (or_ln46_14 & icmp_ln45_4)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 158 [1/1] (0.00ns) (grouped into LUT with out node res_4_0)   --->   "%select_ln46_14 = select i1 %or_ln46_14, i15 %select_ln46_13, i15 %add_ln46_4" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 158 'select' 'select_ln46_14' <Predicate = (icmp_ln45_4)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 159 [1/1] (0.29ns) (out node of the LUT)   --->   "%res_4_0 = select i1 %icmp_ln45_4, i15 %select_ln46_14, i15 0" [firmware/nnet_utils/nnet_activation.h:45]   --->   Operation 159 'select' 'res_4_0' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 160 [1/1] (0.88ns)   --->   "%icmp_ln45_5 = icmp_sgt  i32 %data_5_val_read, i32 0" [firmware/nnet_utils/nnet_activation.h:45]   --->   Operation 160 'icmp' 'icmp_ln45_5' <Predicate = true> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 161 [1/1] (0.00ns)   --->   "%tmp_29 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %data_5_val_read, i32 31" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 161 'bitselect' 'tmp_29' <Predicate = (icmp_ln45_5)> <Delay = 0.00>
ST_1 : Operation 162 [1/1] (0.00ns) (grouped into LUT with out node add_ln46_5)   --->   "%trunc_ln46_5 = partselect i15 @_ssdm_op_PartSelect.i15.i32.i32.i32, i32 %data_5_val_read, i32 10, i32 24" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 162 'partselect' 'trunc_ln46_5' <Predicate = (icmp_ln45_5)> <Delay = 0.00>
ST_1 : Operation 163 [1/1] (0.00ns) (grouped into LUT with out node add_ln46_5)   --->   "%tmp_30 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %data_5_val_read, i32 9" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 163 'bitselect' 'tmp_30' <Predicate = (icmp_ln45_5)> <Delay = 0.00>
ST_1 : Operation 164 [1/1] (0.00ns)   --->   "%trunc_ln46_35 = trunc i32 %data_5_val_read" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 164 'trunc' 'trunc_ln46_35' <Predicate = (icmp_ln45_5)> <Delay = 0.00>
ST_1 : Operation 165 [1/1] (0.71ns)   --->   "%icmp_ln46_10 = icmp_ne  i9 %trunc_ln46_35, i9 0" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 165 'icmp' 'icmp_ln46_10' <Predicate = (icmp_ln45_5)> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 166 [1/1] (0.00ns) (grouped into LUT with out node empty_35)   --->   "%tmp_31 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %data_5_val_read, i32 24" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 166 'bitselect' 'tmp_31' <Predicate = (icmp_ln45_5)> <Delay = 0.00>
ST_1 : Operation 167 [1/1] (0.00ns) (grouped into LUT with out node add_ln46_5)   --->   "%tmp_32 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %data_5_val_read, i32 10" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 167 'bitselect' 'tmp_32' <Predicate = (icmp_ln45_5)> <Delay = 0.00>
ST_1 : Operation 168 [1/1] (0.00ns) (grouped into LUT with out node add_ln46_5)   --->   "%or_ln46_15 = or i1 %tmp_32, i1 %icmp_ln46_10" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 168 'or' 'or_ln46_15' <Predicate = (icmp_ln45_5)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 169 [1/1] (0.00ns) (grouped into LUT with out node add_ln46_5)   --->   "%and_ln46_10 = and i1 %or_ln46_15, i1 %tmp_30" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 169 'and' 'and_ln46_10' <Predicate = (icmp_ln45_5)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 170 [1/1] (0.00ns) (grouped into LUT with out node add_ln46_5)   --->   "%zext_ln46_5 = zext i1 %and_ln46_10" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 170 'zext' 'zext_ln46_5' <Predicate = (icmp_ln45_5)> <Delay = 0.00>
ST_1 : Operation 171 [1/1] (0.77ns) (out node of the LUT)   --->   "%add_ln46_5 = add i15 %trunc_ln46_5, i15 %zext_ln46_5" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 171 'add' 'add_ln46_5' <Predicate = (icmp_ln45_5)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 172 [1/1] (0.00ns)   --->   "%tmp_33 = partselect i7 @_ssdm_op_PartSelect.i7.i32.i32.i32, i32 %data_5_val_read, i32 25, i32 31" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 172 'partselect' 'tmp_33' <Predicate = (icmp_ln45_5)> <Delay = 0.00>
ST_1 : Operation 173 [1/1] (0.70ns)   --->   "%icmp_ln46_11 = icmp_eq  i7 %tmp_33, i7 0" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 173 'icmp' 'icmp_ln46_11' <Predicate = (icmp_ln45_5)> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 174 [1/1] (0.00ns) (grouped into LUT with out node empty_35)   --->   "%tmp_34 = bitselect i1 @_ssdm_op_BitSelect.i1.i15.i32, i15 %add_ln46_5, i32 14" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 174 'bitselect' 'tmp_34' <Predicate = (icmp_ln45_5)> <Delay = 0.00>
ST_1 : Operation 175 [1/1] (0.00ns) (grouped into LUT with out node empty_35)   --->   "%not_tmp_37 = xor i1 %tmp_31, i1 1" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 175 'xor' 'not_tmp_37' <Predicate = (icmp_ln45_5)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 176 [1/1] (0.00ns) (grouped into LUT with out node empty_35)   --->   "%and_ln46_11 = or i1 %tmp_34, i1 %not_tmp_37" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 176 'or' 'and_ln46_11' <Predicate = (icmp_ln45_5)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 177 [1/1] (0.12ns) (out node of the LUT)   --->   "%empty_35 = and i1 %icmp_ln46_11, i1 %and_ln46_11" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 177 'and' 'empty_35' <Predicate = (icmp_ln45_5)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 178 [1/1] (0.00ns) (grouped into LUT with out node select_ln46_16)   --->   "%or_ln46_16 = or i1 %empty_35, i1 %tmp_29" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 178 'or' 'or_ln46_16' <Predicate = (or_ln46_17 & icmp_ln45_5)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 179 [1/1] (0.00ns) (grouped into LUT with out node res_5_0)   --->   "%xor_ln46_5 = xor i1 %empty_35, i1 1" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 179 'xor' 'xor_ln46_5' <Predicate = (icmp_ln45_5)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 180 [1/1] (0.00ns) (grouped into LUT with out node res_5_0)   --->   "%or_ln46_17 = or i1 %tmp_29, i1 %xor_ln46_5" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 180 'or' 'or_ln46_17' <Predicate = (icmp_ln45_5)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 181 [1/1] (0.00ns) (grouped into LUT with out node select_ln46_16)   --->   "%select_ln46_15 = select i1 %tmp_29, i15 0, i15 %add_ln46_5" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 181 'select' 'select_ln46_15' <Predicate = (or_ln46_16 & or_ln46_17 & icmp_ln45_5)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 182 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln46_16 = select i1 %or_ln46_16, i15 %select_ln46_15, i15 32767" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 182 'select' 'select_ln46_16' <Predicate = (or_ln46_17 & icmp_ln45_5)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 183 [1/1] (0.00ns) (grouped into LUT with out node res_5_0)   --->   "%select_ln46_17 = select i1 %or_ln46_17, i15 %select_ln46_16, i15 %add_ln46_5" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 183 'select' 'select_ln46_17' <Predicate = (icmp_ln45_5)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 184 [1/1] (0.29ns) (out node of the LUT)   --->   "%res_5_0 = select i1 %icmp_ln45_5, i15 %select_ln46_17, i15 0" [firmware/nnet_utils/nnet_activation.h:45]   --->   Operation 184 'select' 'res_5_0' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 185 [1/1] (0.88ns)   --->   "%icmp_ln45_6 = icmp_sgt  i32 %data_6_val_read, i32 0" [firmware/nnet_utils/nnet_activation.h:45]   --->   Operation 185 'icmp' 'icmp_ln45_6' <Predicate = true> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 186 [1/1] (0.00ns)   --->   "%tmp_35 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %data_6_val_read, i32 31" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 186 'bitselect' 'tmp_35' <Predicate = (icmp_ln45_6)> <Delay = 0.00>
ST_1 : Operation 187 [1/1] (0.00ns) (grouped into LUT with out node add_ln46_6)   --->   "%trunc_ln46_6 = partselect i15 @_ssdm_op_PartSelect.i15.i32.i32.i32, i32 %data_6_val_read, i32 10, i32 24" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 187 'partselect' 'trunc_ln46_6' <Predicate = (icmp_ln45_6)> <Delay = 0.00>
ST_1 : Operation 188 [1/1] (0.00ns) (grouped into LUT with out node add_ln46_6)   --->   "%tmp_36 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %data_6_val_read, i32 9" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 188 'bitselect' 'tmp_36' <Predicate = (icmp_ln45_6)> <Delay = 0.00>
ST_1 : Operation 189 [1/1] (0.00ns)   --->   "%trunc_ln46_36 = trunc i32 %data_6_val_read" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 189 'trunc' 'trunc_ln46_36' <Predicate = (icmp_ln45_6)> <Delay = 0.00>
ST_1 : Operation 190 [1/1] (0.71ns)   --->   "%icmp_ln46_12 = icmp_ne  i9 %trunc_ln46_36, i9 0" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 190 'icmp' 'icmp_ln46_12' <Predicate = (icmp_ln45_6)> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 191 [1/1] (0.00ns) (grouped into LUT with out node empty_36)   --->   "%tmp_37 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %data_6_val_read, i32 24" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 191 'bitselect' 'tmp_37' <Predicate = (icmp_ln45_6)> <Delay = 0.00>
ST_1 : Operation 192 [1/1] (0.00ns) (grouped into LUT with out node add_ln46_6)   --->   "%tmp_38 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %data_6_val_read, i32 10" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 192 'bitselect' 'tmp_38' <Predicate = (icmp_ln45_6)> <Delay = 0.00>
ST_1 : Operation 193 [1/1] (0.00ns) (grouped into LUT with out node add_ln46_6)   --->   "%or_ln46_18 = or i1 %tmp_38, i1 %icmp_ln46_12" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 193 'or' 'or_ln46_18' <Predicate = (icmp_ln45_6)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 194 [1/1] (0.00ns) (grouped into LUT with out node add_ln46_6)   --->   "%and_ln46_12 = and i1 %or_ln46_18, i1 %tmp_36" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 194 'and' 'and_ln46_12' <Predicate = (icmp_ln45_6)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 195 [1/1] (0.00ns) (grouped into LUT with out node add_ln46_6)   --->   "%zext_ln46_6 = zext i1 %and_ln46_12" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 195 'zext' 'zext_ln46_6' <Predicate = (icmp_ln45_6)> <Delay = 0.00>
ST_1 : Operation 196 [1/1] (0.77ns) (out node of the LUT)   --->   "%add_ln46_6 = add i15 %trunc_ln46_6, i15 %zext_ln46_6" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 196 'add' 'add_ln46_6' <Predicate = (icmp_ln45_6)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 197 [1/1] (0.00ns)   --->   "%tmp_39 = partselect i7 @_ssdm_op_PartSelect.i7.i32.i32.i32, i32 %data_6_val_read, i32 25, i32 31" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 197 'partselect' 'tmp_39' <Predicate = (icmp_ln45_6)> <Delay = 0.00>
ST_1 : Operation 198 [1/1] (0.70ns)   --->   "%icmp_ln46_13 = icmp_eq  i7 %tmp_39, i7 0" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 198 'icmp' 'icmp_ln46_13' <Predicate = (icmp_ln45_6)> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 199 [1/1] (0.00ns) (grouped into LUT with out node empty_36)   --->   "%tmp_40 = bitselect i1 @_ssdm_op_BitSelect.i1.i15.i32, i15 %add_ln46_6, i32 14" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 199 'bitselect' 'tmp_40' <Predicate = (icmp_ln45_6)> <Delay = 0.00>
ST_1 : Operation 200 [1/1] (0.00ns) (grouped into LUT with out node empty_36)   --->   "%not_tmp_44 = xor i1 %tmp_37, i1 1" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 200 'xor' 'not_tmp_44' <Predicate = (icmp_ln45_6)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 201 [1/1] (0.00ns) (grouped into LUT with out node empty_36)   --->   "%and_ln46_13 = or i1 %tmp_40, i1 %not_tmp_44" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 201 'or' 'and_ln46_13' <Predicate = (icmp_ln45_6)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 202 [1/1] (0.12ns) (out node of the LUT)   --->   "%empty_36 = and i1 %icmp_ln46_13, i1 %and_ln46_13" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 202 'and' 'empty_36' <Predicate = (icmp_ln45_6)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 203 [1/1] (0.00ns) (grouped into LUT with out node select_ln46_19)   --->   "%or_ln46_19 = or i1 %empty_36, i1 %tmp_35" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 203 'or' 'or_ln46_19' <Predicate = (or_ln46_20 & icmp_ln45_6)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 204 [1/1] (0.00ns) (grouped into LUT with out node res_6_0)   --->   "%xor_ln46_6 = xor i1 %empty_36, i1 1" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 204 'xor' 'xor_ln46_6' <Predicate = (icmp_ln45_6)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 205 [1/1] (0.00ns) (grouped into LUT with out node res_6_0)   --->   "%or_ln46_20 = or i1 %tmp_35, i1 %xor_ln46_6" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 205 'or' 'or_ln46_20' <Predicate = (icmp_ln45_6)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 206 [1/1] (0.00ns) (grouped into LUT with out node select_ln46_19)   --->   "%select_ln46_18 = select i1 %tmp_35, i15 0, i15 %add_ln46_6" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 206 'select' 'select_ln46_18' <Predicate = (or_ln46_19 & or_ln46_20 & icmp_ln45_6)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 207 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln46_19 = select i1 %or_ln46_19, i15 %select_ln46_18, i15 32767" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 207 'select' 'select_ln46_19' <Predicate = (or_ln46_20 & icmp_ln45_6)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 208 [1/1] (0.00ns) (grouped into LUT with out node res_6_0)   --->   "%select_ln46_20 = select i1 %or_ln46_20, i15 %select_ln46_19, i15 %add_ln46_6" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 208 'select' 'select_ln46_20' <Predicate = (icmp_ln45_6)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 209 [1/1] (0.29ns) (out node of the LUT)   --->   "%res_6_0 = select i1 %icmp_ln45_6, i15 %select_ln46_20, i15 0" [firmware/nnet_utils/nnet_activation.h:45]   --->   Operation 209 'select' 'res_6_0' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 210 [1/1] (0.88ns)   --->   "%icmp_ln45_7 = icmp_sgt  i32 %data_7_val_read, i32 0" [firmware/nnet_utils/nnet_activation.h:45]   --->   Operation 210 'icmp' 'icmp_ln45_7' <Predicate = true> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 211 [1/1] (0.00ns)   --->   "%tmp_41 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %data_7_val_read, i32 31" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 211 'bitselect' 'tmp_41' <Predicate = (icmp_ln45_7)> <Delay = 0.00>
ST_1 : Operation 212 [1/1] (0.00ns) (grouped into LUT with out node add_ln46_7)   --->   "%trunc_ln46_7 = partselect i15 @_ssdm_op_PartSelect.i15.i32.i32.i32, i32 %data_7_val_read, i32 10, i32 24" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 212 'partselect' 'trunc_ln46_7' <Predicate = (icmp_ln45_7)> <Delay = 0.00>
ST_1 : Operation 213 [1/1] (0.00ns) (grouped into LUT with out node add_ln46_7)   --->   "%tmp_42 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %data_7_val_read, i32 9" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 213 'bitselect' 'tmp_42' <Predicate = (icmp_ln45_7)> <Delay = 0.00>
ST_1 : Operation 214 [1/1] (0.00ns)   --->   "%trunc_ln46_37 = trunc i32 %data_7_val_read" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 214 'trunc' 'trunc_ln46_37' <Predicate = (icmp_ln45_7)> <Delay = 0.00>
ST_1 : Operation 215 [1/1] (0.71ns)   --->   "%icmp_ln46_14 = icmp_ne  i9 %trunc_ln46_37, i9 0" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 215 'icmp' 'icmp_ln46_14' <Predicate = (icmp_ln45_7)> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 216 [1/1] (0.00ns) (grouped into LUT with out node empty_37)   --->   "%tmp_43 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %data_7_val_read, i32 24" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 216 'bitselect' 'tmp_43' <Predicate = (icmp_ln45_7)> <Delay = 0.00>
ST_1 : Operation 217 [1/1] (0.00ns) (grouped into LUT with out node add_ln46_7)   --->   "%tmp_44 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %data_7_val_read, i32 10" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 217 'bitselect' 'tmp_44' <Predicate = (icmp_ln45_7)> <Delay = 0.00>
ST_1 : Operation 218 [1/1] (0.00ns) (grouped into LUT with out node add_ln46_7)   --->   "%or_ln46_21 = or i1 %tmp_44, i1 %icmp_ln46_14" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 218 'or' 'or_ln46_21' <Predicate = (icmp_ln45_7)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 219 [1/1] (0.00ns) (grouped into LUT with out node add_ln46_7)   --->   "%and_ln46_14 = and i1 %or_ln46_21, i1 %tmp_42" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 219 'and' 'and_ln46_14' <Predicate = (icmp_ln45_7)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 220 [1/1] (0.00ns) (grouped into LUT with out node add_ln46_7)   --->   "%zext_ln46_7 = zext i1 %and_ln46_14" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 220 'zext' 'zext_ln46_7' <Predicate = (icmp_ln45_7)> <Delay = 0.00>
ST_1 : Operation 221 [1/1] (0.77ns) (out node of the LUT)   --->   "%add_ln46_7 = add i15 %trunc_ln46_7, i15 %zext_ln46_7" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 221 'add' 'add_ln46_7' <Predicate = (icmp_ln45_7)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 222 [1/1] (0.00ns)   --->   "%tmp_45 = partselect i7 @_ssdm_op_PartSelect.i7.i32.i32.i32, i32 %data_7_val_read, i32 25, i32 31" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 222 'partselect' 'tmp_45' <Predicate = (icmp_ln45_7)> <Delay = 0.00>
ST_1 : Operation 223 [1/1] (0.70ns)   --->   "%icmp_ln46_15 = icmp_eq  i7 %tmp_45, i7 0" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 223 'icmp' 'icmp_ln46_15' <Predicate = (icmp_ln45_7)> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 224 [1/1] (0.00ns) (grouped into LUT with out node empty_37)   --->   "%tmp_46 = bitselect i1 @_ssdm_op_BitSelect.i1.i15.i32, i15 %add_ln46_7, i32 14" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 224 'bitselect' 'tmp_46' <Predicate = (icmp_ln45_7)> <Delay = 0.00>
ST_1 : Operation 225 [1/1] (0.00ns) (grouped into LUT with out node empty_37)   --->   "%not_tmp_51 = xor i1 %tmp_43, i1 1" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 225 'xor' 'not_tmp_51' <Predicate = (icmp_ln45_7)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 226 [1/1] (0.00ns) (grouped into LUT with out node empty_37)   --->   "%and_ln46_15 = or i1 %tmp_46, i1 %not_tmp_51" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 226 'or' 'and_ln46_15' <Predicate = (icmp_ln45_7)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 227 [1/1] (0.12ns) (out node of the LUT)   --->   "%empty_37 = and i1 %icmp_ln46_15, i1 %and_ln46_15" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 227 'and' 'empty_37' <Predicate = (icmp_ln45_7)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 228 [1/1] (0.00ns) (grouped into LUT with out node select_ln46_22)   --->   "%or_ln46_22 = or i1 %empty_37, i1 %tmp_41" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 228 'or' 'or_ln46_22' <Predicate = (or_ln46_23 & icmp_ln45_7)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 229 [1/1] (0.00ns) (grouped into LUT with out node res_7_0)   --->   "%xor_ln46_7 = xor i1 %empty_37, i1 1" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 229 'xor' 'xor_ln46_7' <Predicate = (icmp_ln45_7)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 230 [1/1] (0.00ns) (grouped into LUT with out node res_7_0)   --->   "%or_ln46_23 = or i1 %tmp_41, i1 %xor_ln46_7" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 230 'or' 'or_ln46_23' <Predicate = (icmp_ln45_7)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 231 [1/1] (0.00ns) (grouped into LUT with out node select_ln46_22)   --->   "%select_ln46_21 = select i1 %tmp_41, i15 0, i15 %add_ln46_7" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 231 'select' 'select_ln46_21' <Predicate = (or_ln46_22 & or_ln46_23 & icmp_ln45_7)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 232 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln46_22 = select i1 %or_ln46_22, i15 %select_ln46_21, i15 32767" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 232 'select' 'select_ln46_22' <Predicate = (or_ln46_23 & icmp_ln45_7)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 233 [1/1] (0.00ns) (grouped into LUT with out node res_7_0)   --->   "%select_ln46_23 = select i1 %or_ln46_23, i15 %select_ln46_22, i15 %add_ln46_7" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 233 'select' 'select_ln46_23' <Predicate = (icmp_ln45_7)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 234 [1/1] (0.29ns) (out node of the LUT)   --->   "%res_7_0 = select i1 %icmp_ln45_7, i15 %select_ln46_23, i15 0" [firmware/nnet_utils/nnet_activation.h:45]   --->   Operation 234 'select' 'res_7_0' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 235 [1/1] (0.88ns)   --->   "%icmp_ln45_8 = icmp_sgt  i32 %data_8_val_read, i32 0" [firmware/nnet_utils/nnet_activation.h:45]   --->   Operation 235 'icmp' 'icmp_ln45_8' <Predicate = true> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 236 [1/1] (0.00ns)   --->   "%tmp_47 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %data_8_val_read, i32 31" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 236 'bitselect' 'tmp_47' <Predicate = (icmp_ln45_8)> <Delay = 0.00>
ST_1 : Operation 237 [1/1] (0.00ns) (grouped into LUT with out node add_ln46_8)   --->   "%trunc_ln46_8 = partselect i15 @_ssdm_op_PartSelect.i15.i32.i32.i32, i32 %data_8_val_read, i32 10, i32 24" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 237 'partselect' 'trunc_ln46_8' <Predicate = (icmp_ln45_8)> <Delay = 0.00>
ST_1 : Operation 238 [1/1] (0.00ns) (grouped into LUT with out node add_ln46_8)   --->   "%tmp_48 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %data_8_val_read, i32 9" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 238 'bitselect' 'tmp_48' <Predicate = (icmp_ln45_8)> <Delay = 0.00>
ST_1 : Operation 239 [1/1] (0.00ns)   --->   "%trunc_ln46_38 = trunc i32 %data_8_val_read" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 239 'trunc' 'trunc_ln46_38' <Predicate = (icmp_ln45_8)> <Delay = 0.00>
ST_1 : Operation 240 [1/1] (0.71ns)   --->   "%icmp_ln46_16 = icmp_ne  i9 %trunc_ln46_38, i9 0" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 240 'icmp' 'icmp_ln46_16' <Predicate = (icmp_ln45_8)> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 241 [1/1] (0.00ns) (grouped into LUT with out node empty_38)   --->   "%tmp_49 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %data_8_val_read, i32 24" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 241 'bitselect' 'tmp_49' <Predicate = (icmp_ln45_8)> <Delay = 0.00>
ST_1 : Operation 242 [1/1] (0.00ns) (grouped into LUT with out node add_ln46_8)   --->   "%tmp_50 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %data_8_val_read, i32 10" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 242 'bitselect' 'tmp_50' <Predicate = (icmp_ln45_8)> <Delay = 0.00>
ST_1 : Operation 243 [1/1] (0.00ns) (grouped into LUT with out node add_ln46_8)   --->   "%or_ln46_24 = or i1 %tmp_50, i1 %icmp_ln46_16" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 243 'or' 'or_ln46_24' <Predicate = (icmp_ln45_8)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 244 [1/1] (0.00ns) (grouped into LUT with out node add_ln46_8)   --->   "%and_ln46_16 = and i1 %or_ln46_24, i1 %tmp_48" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 244 'and' 'and_ln46_16' <Predicate = (icmp_ln45_8)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 245 [1/1] (0.00ns) (grouped into LUT with out node add_ln46_8)   --->   "%zext_ln46_8 = zext i1 %and_ln46_16" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 245 'zext' 'zext_ln46_8' <Predicate = (icmp_ln45_8)> <Delay = 0.00>
ST_1 : Operation 246 [1/1] (0.77ns) (out node of the LUT)   --->   "%add_ln46_8 = add i15 %trunc_ln46_8, i15 %zext_ln46_8" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 246 'add' 'add_ln46_8' <Predicate = (icmp_ln45_8)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 247 [1/1] (0.00ns)   --->   "%tmp_51 = partselect i7 @_ssdm_op_PartSelect.i7.i32.i32.i32, i32 %data_8_val_read, i32 25, i32 31" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 247 'partselect' 'tmp_51' <Predicate = (icmp_ln45_8)> <Delay = 0.00>
ST_1 : Operation 248 [1/1] (0.70ns)   --->   "%icmp_ln46_17 = icmp_eq  i7 %tmp_51, i7 0" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 248 'icmp' 'icmp_ln46_17' <Predicate = (icmp_ln45_8)> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 249 [1/1] (0.00ns) (grouped into LUT with out node empty_38)   --->   "%tmp_52 = bitselect i1 @_ssdm_op_BitSelect.i1.i15.i32, i15 %add_ln46_8, i32 14" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 249 'bitselect' 'tmp_52' <Predicate = (icmp_ln45_8)> <Delay = 0.00>
ST_1 : Operation 250 [1/1] (0.00ns) (grouped into LUT with out node empty_38)   --->   "%not_tmp_58 = xor i1 %tmp_49, i1 1" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 250 'xor' 'not_tmp_58' <Predicate = (icmp_ln45_8)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 251 [1/1] (0.00ns) (grouped into LUT with out node empty_38)   --->   "%and_ln46_17 = or i1 %tmp_52, i1 %not_tmp_58" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 251 'or' 'and_ln46_17' <Predicate = (icmp_ln45_8)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 252 [1/1] (0.12ns) (out node of the LUT)   --->   "%empty_38 = and i1 %icmp_ln46_17, i1 %and_ln46_17" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 252 'and' 'empty_38' <Predicate = (icmp_ln45_8)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 253 [1/1] (0.00ns) (grouped into LUT with out node select_ln46_25)   --->   "%or_ln46_25 = or i1 %empty_38, i1 %tmp_47" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 253 'or' 'or_ln46_25' <Predicate = (or_ln46_26 & icmp_ln45_8)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 254 [1/1] (0.00ns) (grouped into LUT with out node res_8_0)   --->   "%xor_ln46_8 = xor i1 %empty_38, i1 1" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 254 'xor' 'xor_ln46_8' <Predicate = (icmp_ln45_8)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 255 [1/1] (0.00ns) (grouped into LUT with out node res_8_0)   --->   "%or_ln46_26 = or i1 %tmp_47, i1 %xor_ln46_8" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 255 'or' 'or_ln46_26' <Predicate = (icmp_ln45_8)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 256 [1/1] (0.00ns) (grouped into LUT with out node select_ln46_25)   --->   "%select_ln46_24 = select i1 %tmp_47, i15 0, i15 %add_ln46_8" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 256 'select' 'select_ln46_24' <Predicate = (or_ln46_25 & or_ln46_26 & icmp_ln45_8)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 257 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln46_25 = select i1 %or_ln46_25, i15 %select_ln46_24, i15 32767" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 257 'select' 'select_ln46_25' <Predicate = (or_ln46_26 & icmp_ln45_8)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 258 [1/1] (0.00ns) (grouped into LUT with out node res_8_0)   --->   "%select_ln46_26 = select i1 %or_ln46_26, i15 %select_ln46_25, i15 %add_ln46_8" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 258 'select' 'select_ln46_26' <Predicate = (icmp_ln45_8)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 259 [1/1] (0.29ns) (out node of the LUT)   --->   "%res_8_0 = select i1 %icmp_ln45_8, i15 %select_ln46_26, i15 0" [firmware/nnet_utils/nnet_activation.h:45]   --->   Operation 259 'select' 'res_8_0' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 260 [1/1] (0.88ns)   --->   "%icmp_ln45_9 = icmp_sgt  i32 %data_9_val_read, i32 0" [firmware/nnet_utils/nnet_activation.h:45]   --->   Operation 260 'icmp' 'icmp_ln45_9' <Predicate = true> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 261 [1/1] (0.00ns)   --->   "%tmp_53 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %data_9_val_read, i32 31" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 261 'bitselect' 'tmp_53' <Predicate = (icmp_ln45_9)> <Delay = 0.00>
ST_1 : Operation 262 [1/1] (0.00ns) (grouped into LUT with out node add_ln46_9)   --->   "%trunc_ln46_9 = partselect i15 @_ssdm_op_PartSelect.i15.i32.i32.i32, i32 %data_9_val_read, i32 10, i32 24" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 262 'partselect' 'trunc_ln46_9' <Predicate = (icmp_ln45_9)> <Delay = 0.00>
ST_1 : Operation 263 [1/1] (0.00ns) (grouped into LUT with out node add_ln46_9)   --->   "%tmp_54 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %data_9_val_read, i32 9" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 263 'bitselect' 'tmp_54' <Predicate = (icmp_ln45_9)> <Delay = 0.00>
ST_1 : Operation 264 [1/1] (0.00ns)   --->   "%trunc_ln46_39 = trunc i32 %data_9_val_read" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 264 'trunc' 'trunc_ln46_39' <Predicate = (icmp_ln45_9)> <Delay = 0.00>
ST_1 : Operation 265 [1/1] (0.71ns)   --->   "%icmp_ln46_18 = icmp_ne  i9 %trunc_ln46_39, i9 0" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 265 'icmp' 'icmp_ln46_18' <Predicate = (icmp_ln45_9)> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 266 [1/1] (0.00ns) (grouped into LUT with out node empty_39)   --->   "%tmp_55 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %data_9_val_read, i32 24" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 266 'bitselect' 'tmp_55' <Predicate = (icmp_ln45_9)> <Delay = 0.00>
ST_1 : Operation 267 [1/1] (0.00ns) (grouped into LUT with out node add_ln46_9)   --->   "%tmp_56 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %data_9_val_read, i32 10" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 267 'bitselect' 'tmp_56' <Predicate = (icmp_ln45_9)> <Delay = 0.00>
ST_1 : Operation 268 [1/1] (0.00ns) (grouped into LUT with out node add_ln46_9)   --->   "%or_ln46_27 = or i1 %tmp_56, i1 %icmp_ln46_18" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 268 'or' 'or_ln46_27' <Predicate = (icmp_ln45_9)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 269 [1/1] (0.00ns) (grouped into LUT with out node add_ln46_9)   --->   "%and_ln46_18 = and i1 %or_ln46_27, i1 %tmp_54" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 269 'and' 'and_ln46_18' <Predicate = (icmp_ln45_9)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 270 [1/1] (0.00ns) (grouped into LUT with out node add_ln46_9)   --->   "%zext_ln46_9 = zext i1 %and_ln46_18" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 270 'zext' 'zext_ln46_9' <Predicate = (icmp_ln45_9)> <Delay = 0.00>
ST_1 : Operation 271 [1/1] (0.77ns) (out node of the LUT)   --->   "%add_ln46_9 = add i15 %trunc_ln46_9, i15 %zext_ln46_9" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 271 'add' 'add_ln46_9' <Predicate = (icmp_ln45_9)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 272 [1/1] (0.00ns)   --->   "%tmp_57 = partselect i7 @_ssdm_op_PartSelect.i7.i32.i32.i32, i32 %data_9_val_read, i32 25, i32 31" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 272 'partselect' 'tmp_57' <Predicate = (icmp_ln45_9)> <Delay = 0.00>
ST_1 : Operation 273 [1/1] (0.70ns)   --->   "%icmp_ln46_19 = icmp_eq  i7 %tmp_57, i7 0" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 273 'icmp' 'icmp_ln46_19' <Predicate = (icmp_ln45_9)> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 274 [1/1] (0.00ns) (grouped into LUT with out node empty_39)   --->   "%tmp_58 = bitselect i1 @_ssdm_op_BitSelect.i1.i15.i32, i15 %add_ln46_9, i32 14" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 274 'bitselect' 'tmp_58' <Predicate = (icmp_ln45_9)> <Delay = 0.00>
ST_1 : Operation 275 [1/1] (0.00ns) (grouped into LUT with out node empty_39)   --->   "%not_tmp_65 = xor i1 %tmp_55, i1 1" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 275 'xor' 'not_tmp_65' <Predicate = (icmp_ln45_9)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 276 [1/1] (0.00ns) (grouped into LUT with out node empty_39)   --->   "%and_ln46_19 = or i1 %tmp_58, i1 %not_tmp_65" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 276 'or' 'and_ln46_19' <Predicate = (icmp_ln45_9)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 277 [1/1] (0.12ns) (out node of the LUT)   --->   "%empty_39 = and i1 %icmp_ln46_19, i1 %and_ln46_19" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 277 'and' 'empty_39' <Predicate = (icmp_ln45_9)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 278 [1/1] (0.00ns) (grouped into LUT with out node select_ln46_28)   --->   "%or_ln46_28 = or i1 %empty_39, i1 %tmp_53" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 278 'or' 'or_ln46_28' <Predicate = (or_ln46_29 & icmp_ln45_9)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 279 [1/1] (0.00ns) (grouped into LUT with out node res_9_0)   --->   "%xor_ln46_9 = xor i1 %empty_39, i1 1" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 279 'xor' 'xor_ln46_9' <Predicate = (icmp_ln45_9)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 280 [1/1] (0.00ns) (grouped into LUT with out node res_9_0)   --->   "%or_ln46_29 = or i1 %tmp_53, i1 %xor_ln46_9" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 280 'or' 'or_ln46_29' <Predicate = (icmp_ln45_9)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 281 [1/1] (0.00ns) (grouped into LUT with out node select_ln46_28)   --->   "%select_ln46_27 = select i1 %tmp_53, i15 0, i15 %add_ln46_9" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 281 'select' 'select_ln46_27' <Predicate = (or_ln46_28 & or_ln46_29 & icmp_ln45_9)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 282 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln46_28 = select i1 %or_ln46_28, i15 %select_ln46_27, i15 32767" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 282 'select' 'select_ln46_28' <Predicate = (or_ln46_29 & icmp_ln45_9)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 283 [1/1] (0.00ns) (grouped into LUT with out node res_9_0)   --->   "%select_ln46_29 = select i1 %or_ln46_29, i15 %select_ln46_28, i15 %add_ln46_9" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 283 'select' 'select_ln46_29' <Predicate = (icmp_ln45_9)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 284 [1/1] (0.29ns) (out node of the LUT)   --->   "%res_9_0 = select i1 %icmp_ln45_9, i15 %select_ln46_29, i15 0" [firmware/nnet_utils/nnet_activation.h:45]   --->   Operation 284 'select' 'res_9_0' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 285 [1/1] (0.88ns)   --->   "%icmp_ln45_10 = icmp_sgt  i32 %data_10_val_read, i32 0" [firmware/nnet_utils/nnet_activation.h:45]   --->   Operation 285 'icmp' 'icmp_ln45_10' <Predicate = true> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 286 [1/1] (0.00ns)   --->   "%tmp_59 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %data_10_val_read, i32 31" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 286 'bitselect' 'tmp_59' <Predicate = (icmp_ln45_10)> <Delay = 0.00>
ST_1 : Operation 287 [1/1] (0.00ns) (grouped into LUT with out node add_ln46_10)   --->   "%trunc_ln46_s = partselect i15 @_ssdm_op_PartSelect.i15.i32.i32.i32, i32 %data_10_val_read, i32 10, i32 24" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 287 'partselect' 'trunc_ln46_s' <Predicate = (icmp_ln45_10)> <Delay = 0.00>
ST_1 : Operation 288 [1/1] (0.00ns) (grouped into LUT with out node add_ln46_10)   --->   "%tmp_60 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %data_10_val_read, i32 9" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 288 'bitselect' 'tmp_60' <Predicate = (icmp_ln45_10)> <Delay = 0.00>
ST_1 : Operation 289 [1/1] (0.00ns)   --->   "%trunc_ln46_40 = trunc i32 %data_10_val_read" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 289 'trunc' 'trunc_ln46_40' <Predicate = (icmp_ln45_10)> <Delay = 0.00>
ST_1 : Operation 290 [1/1] (0.71ns)   --->   "%icmp_ln46_20 = icmp_ne  i9 %trunc_ln46_40, i9 0" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 290 'icmp' 'icmp_ln46_20' <Predicate = (icmp_ln45_10)> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 291 [1/1] (0.00ns) (grouped into LUT with out node empty_40)   --->   "%tmp_61 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %data_10_val_read, i32 24" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 291 'bitselect' 'tmp_61' <Predicate = (icmp_ln45_10)> <Delay = 0.00>
ST_1 : Operation 292 [1/1] (0.00ns) (grouped into LUT with out node add_ln46_10)   --->   "%tmp_62 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %data_10_val_read, i32 10" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 292 'bitselect' 'tmp_62' <Predicate = (icmp_ln45_10)> <Delay = 0.00>
ST_1 : Operation 293 [1/1] (0.00ns) (grouped into LUT with out node add_ln46_10)   --->   "%or_ln46_30 = or i1 %tmp_62, i1 %icmp_ln46_20" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 293 'or' 'or_ln46_30' <Predicate = (icmp_ln45_10)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 294 [1/1] (0.00ns) (grouped into LUT with out node add_ln46_10)   --->   "%and_ln46_20 = and i1 %or_ln46_30, i1 %tmp_60" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 294 'and' 'and_ln46_20' <Predicate = (icmp_ln45_10)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 295 [1/1] (0.00ns) (grouped into LUT with out node add_ln46_10)   --->   "%zext_ln46_10 = zext i1 %and_ln46_20" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 295 'zext' 'zext_ln46_10' <Predicate = (icmp_ln45_10)> <Delay = 0.00>
ST_1 : Operation 296 [1/1] (0.77ns) (out node of the LUT)   --->   "%add_ln46_10 = add i15 %trunc_ln46_s, i15 %zext_ln46_10" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 296 'add' 'add_ln46_10' <Predicate = (icmp_ln45_10)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 297 [1/1] (0.00ns)   --->   "%tmp_63 = partselect i7 @_ssdm_op_PartSelect.i7.i32.i32.i32, i32 %data_10_val_read, i32 25, i32 31" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 297 'partselect' 'tmp_63' <Predicate = (icmp_ln45_10)> <Delay = 0.00>
ST_1 : Operation 298 [1/1] (0.70ns)   --->   "%icmp_ln46_21 = icmp_eq  i7 %tmp_63, i7 0" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 298 'icmp' 'icmp_ln46_21' <Predicate = (icmp_ln45_10)> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 299 [1/1] (0.00ns) (grouped into LUT with out node empty_40)   --->   "%tmp_64 = bitselect i1 @_ssdm_op_BitSelect.i1.i15.i32, i15 %add_ln46_10, i32 14" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 299 'bitselect' 'tmp_64' <Predicate = (icmp_ln45_10)> <Delay = 0.00>
ST_1 : Operation 300 [1/1] (0.00ns) (grouped into LUT with out node empty_40)   --->   "%not_tmp_72 = xor i1 %tmp_61, i1 1" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 300 'xor' 'not_tmp_72' <Predicate = (icmp_ln45_10)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 301 [1/1] (0.00ns) (grouped into LUT with out node empty_40)   --->   "%and_ln46_21 = or i1 %tmp_64, i1 %not_tmp_72" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 301 'or' 'and_ln46_21' <Predicate = (icmp_ln45_10)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 302 [1/1] (0.12ns) (out node of the LUT)   --->   "%empty_40 = and i1 %icmp_ln46_21, i1 %and_ln46_21" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 302 'and' 'empty_40' <Predicate = (icmp_ln45_10)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 303 [1/1] (0.00ns) (grouped into LUT with out node select_ln46_31)   --->   "%or_ln46_31 = or i1 %empty_40, i1 %tmp_59" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 303 'or' 'or_ln46_31' <Predicate = (or_ln46_32 & icmp_ln45_10)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 304 [1/1] (0.00ns) (grouped into LUT with out node res_10_0)   --->   "%xor_ln46_10 = xor i1 %empty_40, i1 1" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 304 'xor' 'xor_ln46_10' <Predicate = (icmp_ln45_10)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 305 [1/1] (0.00ns) (grouped into LUT with out node res_10_0)   --->   "%or_ln46_32 = or i1 %tmp_59, i1 %xor_ln46_10" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 305 'or' 'or_ln46_32' <Predicate = (icmp_ln45_10)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 306 [1/1] (0.00ns) (grouped into LUT with out node select_ln46_31)   --->   "%select_ln46_30 = select i1 %tmp_59, i15 0, i15 %add_ln46_10" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 306 'select' 'select_ln46_30' <Predicate = (or_ln46_31 & or_ln46_32 & icmp_ln45_10)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 307 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln46_31 = select i1 %or_ln46_31, i15 %select_ln46_30, i15 32767" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 307 'select' 'select_ln46_31' <Predicate = (or_ln46_32 & icmp_ln45_10)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 308 [1/1] (0.00ns) (grouped into LUT with out node res_10_0)   --->   "%select_ln46_32 = select i1 %or_ln46_32, i15 %select_ln46_31, i15 %add_ln46_10" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 308 'select' 'select_ln46_32' <Predicate = (icmp_ln45_10)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 309 [1/1] (0.29ns) (out node of the LUT)   --->   "%res_10_0 = select i1 %icmp_ln45_10, i15 %select_ln46_32, i15 0" [firmware/nnet_utils/nnet_activation.h:45]   --->   Operation 309 'select' 'res_10_0' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 310 [1/1] (0.88ns)   --->   "%icmp_ln45_11 = icmp_sgt  i32 %data_11_val_read, i32 0" [firmware/nnet_utils/nnet_activation.h:45]   --->   Operation 310 'icmp' 'icmp_ln45_11' <Predicate = true> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 311 [1/1] (0.00ns)   --->   "%tmp_65 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %data_11_val_read, i32 31" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 311 'bitselect' 'tmp_65' <Predicate = (icmp_ln45_11)> <Delay = 0.00>
ST_1 : Operation 312 [1/1] (0.00ns) (grouped into LUT with out node add_ln46_11)   --->   "%trunc_ln46_10 = partselect i15 @_ssdm_op_PartSelect.i15.i32.i32.i32, i32 %data_11_val_read, i32 10, i32 24" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 312 'partselect' 'trunc_ln46_10' <Predicate = (icmp_ln45_11)> <Delay = 0.00>
ST_1 : Operation 313 [1/1] (0.00ns) (grouped into LUT with out node add_ln46_11)   --->   "%tmp_66 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %data_11_val_read, i32 9" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 313 'bitselect' 'tmp_66' <Predicate = (icmp_ln45_11)> <Delay = 0.00>
ST_1 : Operation 314 [1/1] (0.00ns)   --->   "%trunc_ln46_41 = trunc i32 %data_11_val_read" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 314 'trunc' 'trunc_ln46_41' <Predicate = (icmp_ln45_11)> <Delay = 0.00>
ST_1 : Operation 315 [1/1] (0.71ns)   --->   "%icmp_ln46_22 = icmp_ne  i9 %trunc_ln46_41, i9 0" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 315 'icmp' 'icmp_ln46_22' <Predicate = (icmp_ln45_11)> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 316 [1/1] (0.00ns) (grouped into LUT with out node empty_41)   --->   "%tmp_67 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %data_11_val_read, i32 24" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 316 'bitselect' 'tmp_67' <Predicate = (icmp_ln45_11)> <Delay = 0.00>
ST_1 : Operation 317 [1/1] (0.00ns) (grouped into LUT with out node add_ln46_11)   --->   "%tmp_68 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %data_11_val_read, i32 10" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 317 'bitselect' 'tmp_68' <Predicate = (icmp_ln45_11)> <Delay = 0.00>
ST_1 : Operation 318 [1/1] (0.00ns) (grouped into LUT with out node add_ln46_11)   --->   "%or_ln46_33 = or i1 %tmp_68, i1 %icmp_ln46_22" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 318 'or' 'or_ln46_33' <Predicate = (icmp_ln45_11)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 319 [1/1] (0.00ns) (grouped into LUT with out node add_ln46_11)   --->   "%and_ln46_22 = and i1 %or_ln46_33, i1 %tmp_66" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 319 'and' 'and_ln46_22' <Predicate = (icmp_ln45_11)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 320 [1/1] (0.00ns) (grouped into LUT with out node add_ln46_11)   --->   "%zext_ln46_11 = zext i1 %and_ln46_22" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 320 'zext' 'zext_ln46_11' <Predicate = (icmp_ln45_11)> <Delay = 0.00>
ST_1 : Operation 321 [1/1] (0.77ns) (out node of the LUT)   --->   "%add_ln46_11 = add i15 %trunc_ln46_10, i15 %zext_ln46_11" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 321 'add' 'add_ln46_11' <Predicate = (icmp_ln45_11)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 322 [1/1] (0.00ns)   --->   "%tmp_69 = partselect i7 @_ssdm_op_PartSelect.i7.i32.i32.i32, i32 %data_11_val_read, i32 25, i32 31" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 322 'partselect' 'tmp_69' <Predicate = (icmp_ln45_11)> <Delay = 0.00>
ST_1 : Operation 323 [1/1] (0.70ns)   --->   "%icmp_ln46_23 = icmp_eq  i7 %tmp_69, i7 0" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 323 'icmp' 'icmp_ln46_23' <Predicate = (icmp_ln45_11)> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 324 [1/1] (0.00ns) (grouped into LUT with out node empty_41)   --->   "%tmp_70 = bitselect i1 @_ssdm_op_BitSelect.i1.i15.i32, i15 %add_ln46_11, i32 14" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 324 'bitselect' 'tmp_70' <Predicate = (icmp_ln45_11)> <Delay = 0.00>
ST_1 : Operation 325 [1/1] (0.00ns) (grouped into LUT with out node empty_41)   --->   "%not_tmp_79 = xor i1 %tmp_67, i1 1" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 325 'xor' 'not_tmp_79' <Predicate = (icmp_ln45_11)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 326 [1/1] (0.00ns) (grouped into LUT with out node empty_41)   --->   "%and_ln46_23 = or i1 %tmp_70, i1 %not_tmp_79" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 326 'or' 'and_ln46_23' <Predicate = (icmp_ln45_11)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 327 [1/1] (0.12ns) (out node of the LUT)   --->   "%empty_41 = and i1 %icmp_ln46_23, i1 %and_ln46_23" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 327 'and' 'empty_41' <Predicate = (icmp_ln45_11)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 328 [1/1] (0.00ns) (grouped into LUT with out node select_ln46_34)   --->   "%or_ln46_34 = or i1 %empty_41, i1 %tmp_65" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 328 'or' 'or_ln46_34' <Predicate = (or_ln46_35 & icmp_ln45_11)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 329 [1/1] (0.00ns) (grouped into LUT with out node res_11_0)   --->   "%xor_ln46_11 = xor i1 %empty_41, i1 1" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 329 'xor' 'xor_ln46_11' <Predicate = (icmp_ln45_11)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 330 [1/1] (0.00ns) (grouped into LUT with out node res_11_0)   --->   "%or_ln46_35 = or i1 %tmp_65, i1 %xor_ln46_11" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 330 'or' 'or_ln46_35' <Predicate = (icmp_ln45_11)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 331 [1/1] (0.00ns) (grouped into LUT with out node select_ln46_34)   --->   "%select_ln46_33 = select i1 %tmp_65, i15 0, i15 %add_ln46_11" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 331 'select' 'select_ln46_33' <Predicate = (or_ln46_34 & or_ln46_35 & icmp_ln45_11)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 332 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln46_34 = select i1 %or_ln46_34, i15 %select_ln46_33, i15 32767" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 332 'select' 'select_ln46_34' <Predicate = (or_ln46_35 & icmp_ln45_11)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 333 [1/1] (0.00ns) (grouped into LUT with out node res_11_0)   --->   "%select_ln46_35 = select i1 %or_ln46_35, i15 %select_ln46_34, i15 %add_ln46_11" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 333 'select' 'select_ln46_35' <Predicate = (icmp_ln45_11)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 334 [1/1] (0.29ns) (out node of the LUT)   --->   "%res_11_0 = select i1 %icmp_ln45_11, i15 %select_ln46_35, i15 0" [firmware/nnet_utils/nnet_activation.h:45]   --->   Operation 334 'select' 'res_11_0' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 335 [1/1] (0.88ns)   --->   "%icmp_ln45_12 = icmp_sgt  i32 %data_12_val_read, i32 0" [firmware/nnet_utils/nnet_activation.h:45]   --->   Operation 335 'icmp' 'icmp_ln45_12' <Predicate = true> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 336 [1/1] (0.00ns)   --->   "%tmp_71 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %data_12_val_read, i32 31" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 336 'bitselect' 'tmp_71' <Predicate = (icmp_ln45_12)> <Delay = 0.00>
ST_1 : Operation 337 [1/1] (0.00ns) (grouped into LUT with out node add_ln46_12)   --->   "%trunc_ln46_11 = partselect i15 @_ssdm_op_PartSelect.i15.i32.i32.i32, i32 %data_12_val_read, i32 10, i32 24" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 337 'partselect' 'trunc_ln46_11' <Predicate = (icmp_ln45_12)> <Delay = 0.00>
ST_1 : Operation 338 [1/1] (0.00ns) (grouped into LUT with out node add_ln46_12)   --->   "%tmp_72 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %data_12_val_read, i32 9" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 338 'bitselect' 'tmp_72' <Predicate = (icmp_ln45_12)> <Delay = 0.00>
ST_1 : Operation 339 [1/1] (0.00ns)   --->   "%trunc_ln46_42 = trunc i32 %data_12_val_read" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 339 'trunc' 'trunc_ln46_42' <Predicate = (icmp_ln45_12)> <Delay = 0.00>
ST_1 : Operation 340 [1/1] (0.71ns)   --->   "%icmp_ln46_24 = icmp_ne  i9 %trunc_ln46_42, i9 0" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 340 'icmp' 'icmp_ln46_24' <Predicate = (icmp_ln45_12)> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 341 [1/1] (0.00ns) (grouped into LUT with out node empty_42)   --->   "%tmp_73 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %data_12_val_read, i32 24" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 341 'bitselect' 'tmp_73' <Predicate = (icmp_ln45_12)> <Delay = 0.00>
ST_1 : Operation 342 [1/1] (0.00ns) (grouped into LUT with out node add_ln46_12)   --->   "%tmp_74 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %data_12_val_read, i32 10" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 342 'bitselect' 'tmp_74' <Predicate = (icmp_ln45_12)> <Delay = 0.00>
ST_1 : Operation 343 [1/1] (0.00ns) (grouped into LUT with out node add_ln46_12)   --->   "%or_ln46_36 = or i1 %tmp_74, i1 %icmp_ln46_24" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 343 'or' 'or_ln46_36' <Predicate = (icmp_ln45_12)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 344 [1/1] (0.00ns) (grouped into LUT with out node add_ln46_12)   --->   "%and_ln46_24 = and i1 %or_ln46_36, i1 %tmp_72" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 344 'and' 'and_ln46_24' <Predicate = (icmp_ln45_12)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 345 [1/1] (0.00ns) (grouped into LUT with out node add_ln46_12)   --->   "%zext_ln46_12 = zext i1 %and_ln46_24" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 345 'zext' 'zext_ln46_12' <Predicate = (icmp_ln45_12)> <Delay = 0.00>
ST_1 : Operation 346 [1/1] (0.77ns) (out node of the LUT)   --->   "%add_ln46_12 = add i15 %trunc_ln46_11, i15 %zext_ln46_12" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 346 'add' 'add_ln46_12' <Predicate = (icmp_ln45_12)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 347 [1/1] (0.00ns)   --->   "%tmp_75 = partselect i7 @_ssdm_op_PartSelect.i7.i32.i32.i32, i32 %data_12_val_read, i32 25, i32 31" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 347 'partselect' 'tmp_75' <Predicate = (icmp_ln45_12)> <Delay = 0.00>
ST_1 : Operation 348 [1/1] (0.70ns)   --->   "%icmp_ln46_25 = icmp_eq  i7 %tmp_75, i7 0" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 348 'icmp' 'icmp_ln46_25' <Predicate = (icmp_ln45_12)> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 349 [1/1] (0.00ns) (grouped into LUT with out node empty_42)   --->   "%tmp_76 = bitselect i1 @_ssdm_op_BitSelect.i1.i15.i32, i15 %add_ln46_12, i32 14" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 349 'bitselect' 'tmp_76' <Predicate = (icmp_ln45_12)> <Delay = 0.00>
ST_1 : Operation 350 [1/1] (0.00ns) (grouped into LUT with out node empty_42)   --->   "%not_tmp_86 = xor i1 %tmp_73, i1 1" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 350 'xor' 'not_tmp_86' <Predicate = (icmp_ln45_12)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 351 [1/1] (0.00ns) (grouped into LUT with out node empty_42)   --->   "%and_ln46_25 = or i1 %tmp_76, i1 %not_tmp_86" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 351 'or' 'and_ln46_25' <Predicate = (icmp_ln45_12)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 352 [1/1] (0.12ns) (out node of the LUT)   --->   "%empty_42 = and i1 %icmp_ln46_25, i1 %and_ln46_25" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 352 'and' 'empty_42' <Predicate = (icmp_ln45_12)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 353 [1/1] (0.00ns) (grouped into LUT with out node select_ln46_37)   --->   "%or_ln46_37 = or i1 %empty_42, i1 %tmp_71" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 353 'or' 'or_ln46_37' <Predicate = (or_ln46_38 & icmp_ln45_12)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 354 [1/1] (0.00ns) (grouped into LUT with out node res_12_0)   --->   "%xor_ln46_12 = xor i1 %empty_42, i1 1" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 354 'xor' 'xor_ln46_12' <Predicate = (icmp_ln45_12)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 355 [1/1] (0.00ns) (grouped into LUT with out node res_12_0)   --->   "%or_ln46_38 = or i1 %tmp_71, i1 %xor_ln46_12" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 355 'or' 'or_ln46_38' <Predicate = (icmp_ln45_12)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 356 [1/1] (0.00ns) (grouped into LUT with out node select_ln46_37)   --->   "%select_ln46_36 = select i1 %tmp_71, i15 0, i15 %add_ln46_12" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 356 'select' 'select_ln46_36' <Predicate = (or_ln46_37 & or_ln46_38 & icmp_ln45_12)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 357 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln46_37 = select i1 %or_ln46_37, i15 %select_ln46_36, i15 32767" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 357 'select' 'select_ln46_37' <Predicate = (or_ln46_38 & icmp_ln45_12)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 358 [1/1] (0.00ns) (grouped into LUT with out node res_12_0)   --->   "%select_ln46_38 = select i1 %or_ln46_38, i15 %select_ln46_37, i15 %add_ln46_12" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 358 'select' 'select_ln46_38' <Predicate = (icmp_ln45_12)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 359 [1/1] (0.29ns) (out node of the LUT)   --->   "%res_12_0 = select i1 %icmp_ln45_12, i15 %select_ln46_38, i15 0" [firmware/nnet_utils/nnet_activation.h:45]   --->   Operation 359 'select' 'res_12_0' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 360 [1/1] (0.88ns)   --->   "%icmp_ln45_13 = icmp_sgt  i32 %data_13_val_read, i32 0" [firmware/nnet_utils/nnet_activation.h:45]   --->   Operation 360 'icmp' 'icmp_ln45_13' <Predicate = true> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 361 [1/1] (0.00ns)   --->   "%tmp_77 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %data_13_val_read, i32 31" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 361 'bitselect' 'tmp_77' <Predicate = (icmp_ln45_13)> <Delay = 0.00>
ST_1 : Operation 362 [1/1] (0.00ns) (grouped into LUT with out node add_ln46_13)   --->   "%trunc_ln46_12 = partselect i15 @_ssdm_op_PartSelect.i15.i32.i32.i32, i32 %data_13_val_read, i32 10, i32 24" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 362 'partselect' 'trunc_ln46_12' <Predicate = (icmp_ln45_13)> <Delay = 0.00>
ST_1 : Operation 363 [1/1] (0.00ns) (grouped into LUT with out node add_ln46_13)   --->   "%tmp_78 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %data_13_val_read, i32 9" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 363 'bitselect' 'tmp_78' <Predicate = (icmp_ln45_13)> <Delay = 0.00>
ST_1 : Operation 364 [1/1] (0.00ns)   --->   "%trunc_ln46_43 = trunc i32 %data_13_val_read" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 364 'trunc' 'trunc_ln46_43' <Predicate = (icmp_ln45_13)> <Delay = 0.00>
ST_1 : Operation 365 [1/1] (0.71ns)   --->   "%icmp_ln46_26 = icmp_ne  i9 %trunc_ln46_43, i9 0" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 365 'icmp' 'icmp_ln46_26' <Predicate = (icmp_ln45_13)> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 366 [1/1] (0.00ns) (grouped into LUT with out node empty_43)   --->   "%tmp_79 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %data_13_val_read, i32 24" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 366 'bitselect' 'tmp_79' <Predicate = (icmp_ln45_13)> <Delay = 0.00>
ST_1 : Operation 367 [1/1] (0.00ns) (grouped into LUT with out node add_ln46_13)   --->   "%tmp_80 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %data_13_val_read, i32 10" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 367 'bitselect' 'tmp_80' <Predicate = (icmp_ln45_13)> <Delay = 0.00>
ST_1 : Operation 368 [1/1] (0.00ns) (grouped into LUT with out node add_ln46_13)   --->   "%or_ln46_39 = or i1 %tmp_80, i1 %icmp_ln46_26" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 368 'or' 'or_ln46_39' <Predicate = (icmp_ln45_13)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 369 [1/1] (0.00ns) (grouped into LUT with out node add_ln46_13)   --->   "%and_ln46_26 = and i1 %or_ln46_39, i1 %tmp_78" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 369 'and' 'and_ln46_26' <Predicate = (icmp_ln45_13)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 370 [1/1] (0.00ns) (grouped into LUT with out node add_ln46_13)   --->   "%zext_ln46_13 = zext i1 %and_ln46_26" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 370 'zext' 'zext_ln46_13' <Predicate = (icmp_ln45_13)> <Delay = 0.00>
ST_1 : Operation 371 [1/1] (0.77ns) (out node of the LUT)   --->   "%add_ln46_13 = add i15 %trunc_ln46_12, i15 %zext_ln46_13" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 371 'add' 'add_ln46_13' <Predicate = (icmp_ln45_13)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 372 [1/1] (0.00ns)   --->   "%tmp_81 = partselect i7 @_ssdm_op_PartSelect.i7.i32.i32.i32, i32 %data_13_val_read, i32 25, i32 31" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 372 'partselect' 'tmp_81' <Predicate = (icmp_ln45_13)> <Delay = 0.00>
ST_1 : Operation 373 [1/1] (0.70ns)   --->   "%icmp_ln46_27 = icmp_eq  i7 %tmp_81, i7 0" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 373 'icmp' 'icmp_ln46_27' <Predicate = (icmp_ln45_13)> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 374 [1/1] (0.00ns) (grouped into LUT with out node empty_43)   --->   "%tmp_82 = bitselect i1 @_ssdm_op_BitSelect.i1.i15.i32, i15 %add_ln46_13, i32 14" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 374 'bitselect' 'tmp_82' <Predicate = (icmp_ln45_13)> <Delay = 0.00>
ST_1 : Operation 375 [1/1] (0.00ns) (grouped into LUT with out node empty_43)   --->   "%not_tmp_93 = xor i1 %tmp_79, i1 1" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 375 'xor' 'not_tmp_93' <Predicate = (icmp_ln45_13)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 376 [1/1] (0.00ns) (grouped into LUT with out node empty_43)   --->   "%and_ln46_27 = or i1 %tmp_82, i1 %not_tmp_93" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 376 'or' 'and_ln46_27' <Predicate = (icmp_ln45_13)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 377 [1/1] (0.12ns) (out node of the LUT)   --->   "%empty_43 = and i1 %icmp_ln46_27, i1 %and_ln46_27" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 377 'and' 'empty_43' <Predicate = (icmp_ln45_13)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 378 [1/1] (0.00ns) (grouped into LUT with out node select_ln46_40)   --->   "%or_ln46_40 = or i1 %empty_43, i1 %tmp_77" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 378 'or' 'or_ln46_40' <Predicate = (or_ln46_41 & icmp_ln45_13)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 379 [1/1] (0.00ns) (grouped into LUT with out node res_13_0)   --->   "%xor_ln46_13 = xor i1 %empty_43, i1 1" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 379 'xor' 'xor_ln46_13' <Predicate = (icmp_ln45_13)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 380 [1/1] (0.00ns) (grouped into LUT with out node res_13_0)   --->   "%or_ln46_41 = or i1 %tmp_77, i1 %xor_ln46_13" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 380 'or' 'or_ln46_41' <Predicate = (icmp_ln45_13)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 381 [1/1] (0.00ns) (grouped into LUT with out node select_ln46_40)   --->   "%select_ln46_39 = select i1 %tmp_77, i15 0, i15 %add_ln46_13" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 381 'select' 'select_ln46_39' <Predicate = (or_ln46_40 & or_ln46_41 & icmp_ln45_13)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 382 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln46_40 = select i1 %or_ln46_40, i15 %select_ln46_39, i15 32767" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 382 'select' 'select_ln46_40' <Predicate = (or_ln46_41 & icmp_ln45_13)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 383 [1/1] (0.00ns) (grouped into LUT with out node res_13_0)   --->   "%select_ln46_41 = select i1 %or_ln46_41, i15 %select_ln46_40, i15 %add_ln46_13" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 383 'select' 'select_ln46_41' <Predicate = (icmp_ln45_13)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 384 [1/1] (0.29ns) (out node of the LUT)   --->   "%res_13_0 = select i1 %icmp_ln45_13, i15 %select_ln46_41, i15 0" [firmware/nnet_utils/nnet_activation.h:45]   --->   Operation 384 'select' 'res_13_0' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 385 [1/1] (0.88ns)   --->   "%icmp_ln45_14 = icmp_sgt  i32 %data_14_val_read, i32 0" [firmware/nnet_utils/nnet_activation.h:45]   --->   Operation 385 'icmp' 'icmp_ln45_14' <Predicate = true> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 386 [1/1] (0.00ns)   --->   "%tmp_83 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %data_14_val_read, i32 31" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 386 'bitselect' 'tmp_83' <Predicate = (icmp_ln45_14)> <Delay = 0.00>
ST_1 : Operation 387 [1/1] (0.00ns) (grouped into LUT with out node add_ln46_14)   --->   "%trunc_ln46_13 = partselect i15 @_ssdm_op_PartSelect.i15.i32.i32.i32, i32 %data_14_val_read, i32 10, i32 24" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 387 'partselect' 'trunc_ln46_13' <Predicate = (icmp_ln45_14)> <Delay = 0.00>
ST_1 : Operation 388 [1/1] (0.00ns) (grouped into LUT with out node add_ln46_14)   --->   "%tmp_84 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %data_14_val_read, i32 9" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 388 'bitselect' 'tmp_84' <Predicate = (icmp_ln45_14)> <Delay = 0.00>
ST_1 : Operation 389 [1/1] (0.00ns)   --->   "%trunc_ln46_44 = trunc i32 %data_14_val_read" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 389 'trunc' 'trunc_ln46_44' <Predicate = (icmp_ln45_14)> <Delay = 0.00>
ST_1 : Operation 390 [1/1] (0.71ns)   --->   "%icmp_ln46_28 = icmp_ne  i9 %trunc_ln46_44, i9 0" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 390 'icmp' 'icmp_ln46_28' <Predicate = (icmp_ln45_14)> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 391 [1/1] (0.00ns) (grouped into LUT with out node empty_44)   --->   "%tmp_85 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %data_14_val_read, i32 24" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 391 'bitselect' 'tmp_85' <Predicate = (icmp_ln45_14)> <Delay = 0.00>
ST_1 : Operation 392 [1/1] (0.00ns) (grouped into LUT with out node add_ln46_14)   --->   "%tmp_86 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %data_14_val_read, i32 10" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 392 'bitselect' 'tmp_86' <Predicate = (icmp_ln45_14)> <Delay = 0.00>
ST_1 : Operation 393 [1/1] (0.00ns) (grouped into LUT with out node add_ln46_14)   --->   "%or_ln46_42 = or i1 %tmp_86, i1 %icmp_ln46_28" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 393 'or' 'or_ln46_42' <Predicate = (icmp_ln45_14)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 394 [1/1] (0.00ns) (grouped into LUT with out node add_ln46_14)   --->   "%and_ln46_28 = and i1 %or_ln46_42, i1 %tmp_84" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 394 'and' 'and_ln46_28' <Predicate = (icmp_ln45_14)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 395 [1/1] (0.00ns) (grouped into LUT with out node add_ln46_14)   --->   "%zext_ln46_14 = zext i1 %and_ln46_28" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 395 'zext' 'zext_ln46_14' <Predicate = (icmp_ln45_14)> <Delay = 0.00>
ST_1 : Operation 396 [1/1] (0.77ns) (out node of the LUT)   --->   "%add_ln46_14 = add i15 %trunc_ln46_13, i15 %zext_ln46_14" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 396 'add' 'add_ln46_14' <Predicate = (icmp_ln45_14)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 397 [1/1] (0.00ns)   --->   "%tmp_87 = partselect i7 @_ssdm_op_PartSelect.i7.i32.i32.i32, i32 %data_14_val_read, i32 25, i32 31" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 397 'partselect' 'tmp_87' <Predicate = (icmp_ln45_14)> <Delay = 0.00>
ST_1 : Operation 398 [1/1] (0.70ns)   --->   "%icmp_ln46_29 = icmp_eq  i7 %tmp_87, i7 0" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 398 'icmp' 'icmp_ln46_29' <Predicate = (icmp_ln45_14)> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 399 [1/1] (0.00ns) (grouped into LUT with out node empty_44)   --->   "%tmp_88 = bitselect i1 @_ssdm_op_BitSelect.i1.i15.i32, i15 %add_ln46_14, i32 14" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 399 'bitselect' 'tmp_88' <Predicate = (icmp_ln45_14)> <Delay = 0.00>
ST_1 : Operation 400 [1/1] (0.00ns) (grouped into LUT with out node empty_44)   --->   "%not_tmp_100 = xor i1 %tmp_85, i1 1" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 400 'xor' 'not_tmp_100' <Predicate = (icmp_ln45_14)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 401 [1/1] (0.00ns) (grouped into LUT with out node empty_44)   --->   "%and_ln46_29 = or i1 %tmp_88, i1 %not_tmp_100" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 401 'or' 'and_ln46_29' <Predicate = (icmp_ln45_14)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 402 [1/1] (0.12ns) (out node of the LUT)   --->   "%empty_44 = and i1 %icmp_ln46_29, i1 %and_ln46_29" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 402 'and' 'empty_44' <Predicate = (icmp_ln45_14)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 403 [1/1] (0.00ns) (grouped into LUT with out node select_ln46_43)   --->   "%or_ln46_43 = or i1 %empty_44, i1 %tmp_83" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 403 'or' 'or_ln46_43' <Predicate = (or_ln46_44 & icmp_ln45_14)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 404 [1/1] (0.00ns) (grouped into LUT with out node res_1445_0)   --->   "%xor_ln46_14 = xor i1 %empty_44, i1 1" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 404 'xor' 'xor_ln46_14' <Predicate = (icmp_ln45_14)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 405 [1/1] (0.00ns) (grouped into LUT with out node res_1445_0)   --->   "%or_ln46_44 = or i1 %tmp_83, i1 %xor_ln46_14" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 405 'or' 'or_ln46_44' <Predicate = (icmp_ln45_14)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 406 [1/1] (0.00ns) (grouped into LUT with out node select_ln46_43)   --->   "%select_ln46_42 = select i1 %tmp_83, i15 0, i15 %add_ln46_14" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 406 'select' 'select_ln46_42' <Predicate = (or_ln46_43 & or_ln46_44 & icmp_ln45_14)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 407 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln46_43 = select i1 %or_ln46_43, i15 %select_ln46_42, i15 32767" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 407 'select' 'select_ln46_43' <Predicate = (or_ln46_44 & icmp_ln45_14)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 408 [1/1] (0.00ns) (grouped into LUT with out node res_1445_0)   --->   "%select_ln46_44 = select i1 %or_ln46_44, i15 %select_ln46_43, i15 %add_ln46_14" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 408 'select' 'select_ln46_44' <Predicate = (icmp_ln45_14)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 409 [1/1] (0.29ns) (out node of the LUT)   --->   "%res_1445_0 = select i1 %icmp_ln45_14, i15 %select_ln46_44, i15 0" [firmware/nnet_utils/nnet_activation.h:45]   --->   Operation 409 'select' 'res_1445_0' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 410 [1/1] (0.88ns)   --->   "%icmp_ln45_15 = icmp_sgt  i32 %data_15_val_read, i32 0" [firmware/nnet_utils/nnet_activation.h:45]   --->   Operation 410 'icmp' 'icmp_ln45_15' <Predicate = true> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 411 [1/1] (0.00ns)   --->   "%tmp_89 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %data_15_val_read, i32 31" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 411 'bitselect' 'tmp_89' <Predicate = (icmp_ln45_15)> <Delay = 0.00>
ST_1 : Operation 412 [1/1] (0.00ns) (grouped into LUT with out node add_ln46_15)   --->   "%trunc_ln46_14 = partselect i15 @_ssdm_op_PartSelect.i15.i32.i32.i32, i32 %data_15_val_read, i32 10, i32 24" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 412 'partselect' 'trunc_ln46_14' <Predicate = (icmp_ln45_15)> <Delay = 0.00>
ST_1 : Operation 413 [1/1] (0.00ns) (grouped into LUT with out node add_ln46_15)   --->   "%tmp_90 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %data_15_val_read, i32 9" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 413 'bitselect' 'tmp_90' <Predicate = (icmp_ln45_15)> <Delay = 0.00>
ST_1 : Operation 414 [1/1] (0.00ns)   --->   "%trunc_ln46_45 = trunc i32 %data_15_val_read" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 414 'trunc' 'trunc_ln46_45' <Predicate = (icmp_ln45_15)> <Delay = 0.00>
ST_1 : Operation 415 [1/1] (0.71ns)   --->   "%icmp_ln46_30 = icmp_ne  i9 %trunc_ln46_45, i9 0" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 415 'icmp' 'icmp_ln46_30' <Predicate = (icmp_ln45_15)> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 416 [1/1] (0.00ns) (grouped into LUT with out node empty_45)   --->   "%tmp_91 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %data_15_val_read, i32 24" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 416 'bitselect' 'tmp_91' <Predicate = (icmp_ln45_15)> <Delay = 0.00>
ST_1 : Operation 417 [1/1] (0.00ns) (grouped into LUT with out node add_ln46_15)   --->   "%tmp_92 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %data_15_val_read, i32 10" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 417 'bitselect' 'tmp_92' <Predicate = (icmp_ln45_15)> <Delay = 0.00>
ST_1 : Operation 418 [1/1] (0.00ns) (grouped into LUT with out node add_ln46_15)   --->   "%or_ln46_45 = or i1 %tmp_92, i1 %icmp_ln46_30" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 418 'or' 'or_ln46_45' <Predicate = (icmp_ln45_15)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 419 [1/1] (0.00ns) (grouped into LUT with out node add_ln46_15)   --->   "%and_ln46_30 = and i1 %or_ln46_45, i1 %tmp_90" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 419 'and' 'and_ln46_30' <Predicate = (icmp_ln45_15)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 420 [1/1] (0.00ns) (grouped into LUT with out node add_ln46_15)   --->   "%zext_ln46_15 = zext i1 %and_ln46_30" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 420 'zext' 'zext_ln46_15' <Predicate = (icmp_ln45_15)> <Delay = 0.00>
ST_1 : Operation 421 [1/1] (0.77ns) (out node of the LUT)   --->   "%add_ln46_15 = add i15 %trunc_ln46_14, i15 %zext_ln46_15" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 421 'add' 'add_ln46_15' <Predicate = (icmp_ln45_15)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 422 [1/1] (0.00ns)   --->   "%tmp_93 = partselect i7 @_ssdm_op_PartSelect.i7.i32.i32.i32, i32 %data_15_val_read, i32 25, i32 31" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 422 'partselect' 'tmp_93' <Predicate = (icmp_ln45_15)> <Delay = 0.00>
ST_1 : Operation 423 [1/1] (0.70ns)   --->   "%icmp_ln46_31 = icmp_eq  i7 %tmp_93, i7 0" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 423 'icmp' 'icmp_ln46_31' <Predicate = (icmp_ln45_15)> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 424 [1/1] (0.00ns) (grouped into LUT with out node empty_45)   --->   "%tmp_94 = bitselect i1 @_ssdm_op_BitSelect.i1.i15.i32, i15 %add_ln46_15, i32 14" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 424 'bitselect' 'tmp_94' <Predicate = (icmp_ln45_15)> <Delay = 0.00>
ST_1 : Operation 425 [1/1] (0.00ns) (grouped into LUT with out node empty_45)   --->   "%not_tmp_107 = xor i1 %tmp_91, i1 1" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 425 'xor' 'not_tmp_107' <Predicate = (icmp_ln45_15)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 426 [1/1] (0.00ns) (grouped into LUT with out node empty_45)   --->   "%and_ln46_31 = or i1 %tmp_94, i1 %not_tmp_107" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 426 'or' 'and_ln46_31' <Predicate = (icmp_ln45_15)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 427 [1/1] (0.12ns) (out node of the LUT)   --->   "%empty_45 = and i1 %icmp_ln46_31, i1 %and_ln46_31" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 427 'and' 'empty_45' <Predicate = (icmp_ln45_15)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 428 [1/1] (0.00ns) (grouped into LUT with out node select_ln46_46)   --->   "%or_ln46_46 = or i1 %empty_45, i1 %tmp_89" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 428 'or' 'or_ln46_46' <Predicate = (or_ln46_47 & icmp_ln45_15)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 429 [1/1] (0.00ns) (grouped into LUT with out node res_15_0)   --->   "%xor_ln46_15 = xor i1 %empty_45, i1 1" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 429 'xor' 'xor_ln46_15' <Predicate = (icmp_ln45_15)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 430 [1/1] (0.00ns) (grouped into LUT with out node res_15_0)   --->   "%or_ln46_47 = or i1 %tmp_89, i1 %xor_ln46_15" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 430 'or' 'or_ln46_47' <Predicate = (icmp_ln45_15)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 431 [1/1] (0.00ns) (grouped into LUT with out node select_ln46_46)   --->   "%select_ln46_45 = select i1 %tmp_89, i15 0, i15 %add_ln46_15" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 431 'select' 'select_ln46_45' <Predicate = (or_ln46_46 & or_ln46_47 & icmp_ln45_15)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 432 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln46_46 = select i1 %or_ln46_46, i15 %select_ln46_45, i15 32767" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 432 'select' 'select_ln46_46' <Predicate = (or_ln46_47 & icmp_ln45_15)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 433 [1/1] (0.00ns) (grouped into LUT with out node res_15_0)   --->   "%select_ln46_47 = select i1 %or_ln46_47, i15 %select_ln46_46, i15 %add_ln46_15" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 433 'select' 'select_ln46_47' <Predicate = (icmp_ln45_15)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 434 [1/1] (0.29ns) (out node of the LUT)   --->   "%res_15_0 = select i1 %icmp_ln45_15, i15 %select_ln46_47, i15 0" [firmware/nnet_utils/nnet_activation.h:45]   --->   Operation 434 'select' 'res_15_0' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 435 [1/1] (0.88ns)   --->   "%icmp_ln45_16 = icmp_sgt  i32 %data_16_val_read, i32 0" [firmware/nnet_utils/nnet_activation.h:45]   --->   Operation 435 'icmp' 'icmp_ln45_16' <Predicate = true> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 436 [1/1] (0.00ns)   --->   "%tmp_95 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %data_16_val_read, i32 31" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 436 'bitselect' 'tmp_95' <Predicate = (icmp_ln45_16)> <Delay = 0.00>
ST_1 : Operation 437 [1/1] (0.00ns) (grouped into LUT with out node add_ln46_16)   --->   "%trunc_ln46_15 = partselect i15 @_ssdm_op_PartSelect.i15.i32.i32.i32, i32 %data_16_val_read, i32 10, i32 24" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 437 'partselect' 'trunc_ln46_15' <Predicate = (icmp_ln45_16)> <Delay = 0.00>
ST_1 : Operation 438 [1/1] (0.00ns) (grouped into LUT with out node add_ln46_16)   --->   "%tmp_96 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %data_16_val_read, i32 9" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 438 'bitselect' 'tmp_96' <Predicate = (icmp_ln45_16)> <Delay = 0.00>
ST_1 : Operation 439 [1/1] (0.00ns)   --->   "%trunc_ln46_46 = trunc i32 %data_16_val_read" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 439 'trunc' 'trunc_ln46_46' <Predicate = (icmp_ln45_16)> <Delay = 0.00>
ST_1 : Operation 440 [1/1] (0.71ns)   --->   "%icmp_ln46_32 = icmp_ne  i9 %trunc_ln46_46, i9 0" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 440 'icmp' 'icmp_ln46_32' <Predicate = (icmp_ln45_16)> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 441 [1/1] (0.00ns) (grouped into LUT with out node empty_46)   --->   "%tmp_97 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %data_16_val_read, i32 24" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 441 'bitselect' 'tmp_97' <Predicate = (icmp_ln45_16)> <Delay = 0.00>
ST_1 : Operation 442 [1/1] (0.00ns) (grouped into LUT with out node add_ln46_16)   --->   "%tmp_98 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %data_16_val_read, i32 10" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 442 'bitselect' 'tmp_98' <Predicate = (icmp_ln45_16)> <Delay = 0.00>
ST_1 : Operation 443 [1/1] (0.00ns) (grouped into LUT with out node add_ln46_16)   --->   "%or_ln46_48 = or i1 %tmp_98, i1 %icmp_ln46_32" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 443 'or' 'or_ln46_48' <Predicate = (icmp_ln45_16)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 444 [1/1] (0.00ns) (grouped into LUT with out node add_ln46_16)   --->   "%and_ln46_32 = and i1 %or_ln46_48, i1 %tmp_96" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 444 'and' 'and_ln46_32' <Predicate = (icmp_ln45_16)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 445 [1/1] (0.00ns) (grouped into LUT with out node add_ln46_16)   --->   "%zext_ln46_16 = zext i1 %and_ln46_32" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 445 'zext' 'zext_ln46_16' <Predicate = (icmp_ln45_16)> <Delay = 0.00>
ST_1 : Operation 446 [1/1] (0.77ns) (out node of the LUT)   --->   "%add_ln46_16 = add i15 %trunc_ln46_15, i15 %zext_ln46_16" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 446 'add' 'add_ln46_16' <Predicate = (icmp_ln45_16)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 447 [1/1] (0.00ns)   --->   "%tmp_99 = partselect i7 @_ssdm_op_PartSelect.i7.i32.i32.i32, i32 %data_16_val_read, i32 25, i32 31" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 447 'partselect' 'tmp_99' <Predicate = (icmp_ln45_16)> <Delay = 0.00>
ST_1 : Operation 448 [1/1] (0.70ns)   --->   "%icmp_ln46_33 = icmp_eq  i7 %tmp_99, i7 0" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 448 'icmp' 'icmp_ln46_33' <Predicate = (icmp_ln45_16)> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 449 [1/1] (0.00ns) (grouped into LUT with out node empty_46)   --->   "%tmp_100 = bitselect i1 @_ssdm_op_BitSelect.i1.i15.i32, i15 %add_ln46_16, i32 14" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 449 'bitselect' 'tmp_100' <Predicate = (icmp_ln45_16)> <Delay = 0.00>
ST_1 : Operation 450 [1/1] (0.00ns) (grouped into LUT with out node empty_46)   --->   "%not_tmp_114 = xor i1 %tmp_97, i1 1" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 450 'xor' 'not_tmp_114' <Predicate = (icmp_ln45_16)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 451 [1/1] (0.00ns) (grouped into LUT with out node empty_46)   --->   "%and_ln46_33 = or i1 %tmp_100, i1 %not_tmp_114" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 451 'or' 'and_ln46_33' <Predicate = (icmp_ln45_16)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 452 [1/1] (0.12ns) (out node of the LUT)   --->   "%empty_46 = and i1 %icmp_ln46_33, i1 %and_ln46_33" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 452 'and' 'empty_46' <Predicate = (icmp_ln45_16)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 453 [1/1] (0.00ns) (grouped into LUT with out node select_ln46_49)   --->   "%or_ln46_49 = or i1 %empty_46, i1 %tmp_95" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 453 'or' 'or_ln46_49' <Predicate = (or_ln46_50 & icmp_ln45_16)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 454 [1/1] (0.00ns) (grouped into LUT with out node res_16_0)   --->   "%xor_ln46_16 = xor i1 %empty_46, i1 1" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 454 'xor' 'xor_ln46_16' <Predicate = (icmp_ln45_16)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 455 [1/1] (0.00ns) (grouped into LUT with out node res_16_0)   --->   "%or_ln46_50 = or i1 %tmp_95, i1 %xor_ln46_16" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 455 'or' 'or_ln46_50' <Predicate = (icmp_ln45_16)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 456 [1/1] (0.00ns) (grouped into LUT with out node select_ln46_49)   --->   "%select_ln46_48 = select i1 %tmp_95, i15 0, i15 %add_ln46_16" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 456 'select' 'select_ln46_48' <Predicate = (or_ln46_49 & or_ln46_50 & icmp_ln45_16)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 457 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln46_49 = select i1 %or_ln46_49, i15 %select_ln46_48, i15 32767" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 457 'select' 'select_ln46_49' <Predicate = (or_ln46_50 & icmp_ln45_16)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 458 [1/1] (0.00ns) (grouped into LUT with out node res_16_0)   --->   "%select_ln46_50 = select i1 %or_ln46_50, i15 %select_ln46_49, i15 %add_ln46_16" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 458 'select' 'select_ln46_50' <Predicate = (icmp_ln45_16)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 459 [1/1] (0.29ns) (out node of the LUT)   --->   "%res_16_0 = select i1 %icmp_ln45_16, i15 %select_ln46_50, i15 0" [firmware/nnet_utils/nnet_activation.h:45]   --->   Operation 459 'select' 'res_16_0' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 460 [1/1] (0.88ns)   --->   "%icmp_ln45_17 = icmp_sgt  i32 %data_17_val_read, i32 0" [firmware/nnet_utils/nnet_activation.h:45]   --->   Operation 460 'icmp' 'icmp_ln45_17' <Predicate = true> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 461 [1/1] (0.00ns)   --->   "%tmp_101 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %data_17_val_read, i32 31" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 461 'bitselect' 'tmp_101' <Predicate = (icmp_ln45_17)> <Delay = 0.00>
ST_1 : Operation 462 [1/1] (0.00ns) (grouped into LUT with out node add_ln46_17)   --->   "%trunc_ln46_16 = partselect i15 @_ssdm_op_PartSelect.i15.i32.i32.i32, i32 %data_17_val_read, i32 10, i32 24" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 462 'partselect' 'trunc_ln46_16' <Predicate = (icmp_ln45_17)> <Delay = 0.00>
ST_1 : Operation 463 [1/1] (0.00ns) (grouped into LUT with out node add_ln46_17)   --->   "%tmp_102 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %data_17_val_read, i32 9" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 463 'bitselect' 'tmp_102' <Predicate = (icmp_ln45_17)> <Delay = 0.00>
ST_1 : Operation 464 [1/1] (0.00ns)   --->   "%trunc_ln46_47 = trunc i32 %data_17_val_read" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 464 'trunc' 'trunc_ln46_47' <Predicate = (icmp_ln45_17)> <Delay = 0.00>
ST_1 : Operation 465 [1/1] (0.71ns)   --->   "%icmp_ln46_34 = icmp_ne  i9 %trunc_ln46_47, i9 0" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 465 'icmp' 'icmp_ln46_34' <Predicate = (icmp_ln45_17)> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 466 [1/1] (0.00ns) (grouped into LUT with out node empty_47)   --->   "%tmp_103 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %data_17_val_read, i32 24" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 466 'bitselect' 'tmp_103' <Predicate = (icmp_ln45_17)> <Delay = 0.00>
ST_1 : Operation 467 [1/1] (0.00ns) (grouped into LUT with out node add_ln46_17)   --->   "%tmp_104 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %data_17_val_read, i32 10" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 467 'bitselect' 'tmp_104' <Predicate = (icmp_ln45_17)> <Delay = 0.00>
ST_1 : Operation 468 [1/1] (0.00ns) (grouped into LUT with out node add_ln46_17)   --->   "%or_ln46_51 = or i1 %tmp_104, i1 %icmp_ln46_34" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 468 'or' 'or_ln46_51' <Predicate = (icmp_ln45_17)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 469 [1/1] (0.00ns) (grouped into LUT with out node add_ln46_17)   --->   "%and_ln46_34 = and i1 %or_ln46_51, i1 %tmp_102" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 469 'and' 'and_ln46_34' <Predicate = (icmp_ln45_17)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 470 [1/1] (0.00ns) (grouped into LUT with out node add_ln46_17)   --->   "%zext_ln46_17 = zext i1 %and_ln46_34" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 470 'zext' 'zext_ln46_17' <Predicate = (icmp_ln45_17)> <Delay = 0.00>
ST_1 : Operation 471 [1/1] (0.77ns) (out node of the LUT)   --->   "%add_ln46_17 = add i15 %trunc_ln46_16, i15 %zext_ln46_17" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 471 'add' 'add_ln46_17' <Predicate = (icmp_ln45_17)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 472 [1/1] (0.00ns)   --->   "%tmp_105 = partselect i7 @_ssdm_op_PartSelect.i7.i32.i32.i32, i32 %data_17_val_read, i32 25, i32 31" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 472 'partselect' 'tmp_105' <Predicate = (icmp_ln45_17)> <Delay = 0.00>
ST_1 : Operation 473 [1/1] (0.70ns)   --->   "%icmp_ln46_35 = icmp_eq  i7 %tmp_105, i7 0" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 473 'icmp' 'icmp_ln46_35' <Predicate = (icmp_ln45_17)> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 474 [1/1] (0.00ns) (grouped into LUT with out node empty_47)   --->   "%tmp_106 = bitselect i1 @_ssdm_op_BitSelect.i1.i15.i32, i15 %add_ln46_17, i32 14" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 474 'bitselect' 'tmp_106' <Predicate = (icmp_ln45_17)> <Delay = 0.00>
ST_1 : Operation 475 [1/1] (0.00ns) (grouped into LUT with out node empty_47)   --->   "%not_tmp_121 = xor i1 %tmp_103, i1 1" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 475 'xor' 'not_tmp_121' <Predicate = (icmp_ln45_17)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 476 [1/1] (0.00ns) (grouped into LUT with out node empty_47)   --->   "%and_ln46_35 = or i1 %tmp_106, i1 %not_tmp_121" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 476 'or' 'and_ln46_35' <Predicate = (icmp_ln45_17)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 477 [1/1] (0.12ns) (out node of the LUT)   --->   "%empty_47 = and i1 %icmp_ln46_35, i1 %and_ln46_35" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 477 'and' 'empty_47' <Predicate = (icmp_ln45_17)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 478 [1/1] (0.00ns) (grouped into LUT with out node select_ln46_52)   --->   "%or_ln46_52 = or i1 %empty_47, i1 %tmp_101" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 478 'or' 'or_ln46_52' <Predicate = (or_ln46_53 & icmp_ln45_17)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 479 [1/1] (0.00ns) (grouped into LUT with out node res_17_0)   --->   "%xor_ln46_17 = xor i1 %empty_47, i1 1" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 479 'xor' 'xor_ln46_17' <Predicate = (icmp_ln45_17)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 480 [1/1] (0.00ns) (grouped into LUT with out node res_17_0)   --->   "%or_ln46_53 = or i1 %tmp_101, i1 %xor_ln46_17" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 480 'or' 'or_ln46_53' <Predicate = (icmp_ln45_17)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 481 [1/1] (0.00ns) (grouped into LUT with out node select_ln46_52)   --->   "%select_ln46_51 = select i1 %tmp_101, i15 0, i15 %add_ln46_17" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 481 'select' 'select_ln46_51' <Predicate = (or_ln46_52 & or_ln46_53 & icmp_ln45_17)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 482 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln46_52 = select i1 %or_ln46_52, i15 %select_ln46_51, i15 32767" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 482 'select' 'select_ln46_52' <Predicate = (or_ln46_53 & icmp_ln45_17)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 483 [1/1] (0.00ns) (grouped into LUT with out node res_17_0)   --->   "%select_ln46_53 = select i1 %or_ln46_53, i15 %select_ln46_52, i15 %add_ln46_17" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 483 'select' 'select_ln46_53' <Predicate = (icmp_ln45_17)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 484 [1/1] (0.29ns) (out node of the LUT)   --->   "%res_17_0 = select i1 %icmp_ln45_17, i15 %select_ln46_53, i15 0" [firmware/nnet_utils/nnet_activation.h:45]   --->   Operation 484 'select' 'res_17_0' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 485 [1/1] (0.88ns)   --->   "%icmp_ln45_18 = icmp_sgt  i32 %data_18_val_read, i32 0" [firmware/nnet_utils/nnet_activation.h:45]   --->   Operation 485 'icmp' 'icmp_ln45_18' <Predicate = true> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 486 [1/1] (0.00ns)   --->   "%tmp_107 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %data_18_val_read, i32 31" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 486 'bitselect' 'tmp_107' <Predicate = (icmp_ln45_18)> <Delay = 0.00>
ST_1 : Operation 487 [1/1] (0.00ns) (grouped into LUT with out node add_ln46_18)   --->   "%trunc_ln46_17 = partselect i15 @_ssdm_op_PartSelect.i15.i32.i32.i32, i32 %data_18_val_read, i32 10, i32 24" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 487 'partselect' 'trunc_ln46_17' <Predicate = (icmp_ln45_18)> <Delay = 0.00>
ST_1 : Operation 488 [1/1] (0.00ns) (grouped into LUT with out node add_ln46_18)   --->   "%tmp_108 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %data_18_val_read, i32 9" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 488 'bitselect' 'tmp_108' <Predicate = (icmp_ln45_18)> <Delay = 0.00>
ST_1 : Operation 489 [1/1] (0.00ns)   --->   "%trunc_ln46_48 = trunc i32 %data_18_val_read" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 489 'trunc' 'trunc_ln46_48' <Predicate = (icmp_ln45_18)> <Delay = 0.00>
ST_1 : Operation 490 [1/1] (0.71ns)   --->   "%icmp_ln46_36 = icmp_ne  i9 %trunc_ln46_48, i9 0" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 490 'icmp' 'icmp_ln46_36' <Predicate = (icmp_ln45_18)> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 491 [1/1] (0.00ns) (grouped into LUT with out node empty_48)   --->   "%tmp_109 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %data_18_val_read, i32 24" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 491 'bitselect' 'tmp_109' <Predicate = (icmp_ln45_18)> <Delay = 0.00>
ST_1 : Operation 492 [1/1] (0.00ns) (grouped into LUT with out node add_ln46_18)   --->   "%tmp_110 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %data_18_val_read, i32 10" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 492 'bitselect' 'tmp_110' <Predicate = (icmp_ln45_18)> <Delay = 0.00>
ST_1 : Operation 493 [1/1] (0.00ns) (grouped into LUT with out node add_ln46_18)   --->   "%or_ln46_54 = or i1 %tmp_110, i1 %icmp_ln46_36" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 493 'or' 'or_ln46_54' <Predicate = (icmp_ln45_18)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 494 [1/1] (0.00ns) (grouped into LUT with out node add_ln46_18)   --->   "%and_ln46_36 = and i1 %or_ln46_54, i1 %tmp_108" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 494 'and' 'and_ln46_36' <Predicate = (icmp_ln45_18)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 495 [1/1] (0.00ns) (grouped into LUT with out node add_ln46_18)   --->   "%zext_ln46_18 = zext i1 %and_ln46_36" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 495 'zext' 'zext_ln46_18' <Predicate = (icmp_ln45_18)> <Delay = 0.00>
ST_1 : Operation 496 [1/1] (0.77ns) (out node of the LUT)   --->   "%add_ln46_18 = add i15 %trunc_ln46_17, i15 %zext_ln46_18" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 496 'add' 'add_ln46_18' <Predicate = (icmp_ln45_18)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 497 [1/1] (0.00ns)   --->   "%tmp_111 = partselect i7 @_ssdm_op_PartSelect.i7.i32.i32.i32, i32 %data_18_val_read, i32 25, i32 31" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 497 'partselect' 'tmp_111' <Predicate = (icmp_ln45_18)> <Delay = 0.00>
ST_1 : Operation 498 [1/1] (0.70ns)   --->   "%icmp_ln46_37 = icmp_eq  i7 %tmp_111, i7 0" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 498 'icmp' 'icmp_ln46_37' <Predicate = (icmp_ln45_18)> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 499 [1/1] (0.00ns) (grouped into LUT with out node empty_48)   --->   "%tmp_112 = bitselect i1 @_ssdm_op_BitSelect.i1.i15.i32, i15 %add_ln46_18, i32 14" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 499 'bitselect' 'tmp_112' <Predicate = (icmp_ln45_18)> <Delay = 0.00>
ST_1 : Operation 500 [1/1] (0.00ns) (grouped into LUT with out node empty_48)   --->   "%not_tmp_128 = xor i1 %tmp_109, i1 1" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 500 'xor' 'not_tmp_128' <Predicate = (icmp_ln45_18)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 501 [1/1] (0.00ns) (grouped into LUT with out node empty_48)   --->   "%and_ln46_37 = or i1 %tmp_112, i1 %not_tmp_128" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 501 'or' 'and_ln46_37' <Predicate = (icmp_ln45_18)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 502 [1/1] (0.12ns) (out node of the LUT)   --->   "%empty_48 = and i1 %icmp_ln46_37, i1 %and_ln46_37" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 502 'and' 'empty_48' <Predicate = (icmp_ln45_18)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 503 [1/1] (0.00ns) (grouped into LUT with out node select_ln46_55)   --->   "%or_ln46_55 = or i1 %empty_48, i1 %tmp_107" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 503 'or' 'or_ln46_55' <Predicate = (or_ln46_56 & icmp_ln45_18)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 504 [1/1] (0.00ns) (grouped into LUT with out node res_18_0)   --->   "%xor_ln46_18 = xor i1 %empty_48, i1 1" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 504 'xor' 'xor_ln46_18' <Predicate = (icmp_ln45_18)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 505 [1/1] (0.00ns) (grouped into LUT with out node res_18_0)   --->   "%or_ln46_56 = or i1 %tmp_107, i1 %xor_ln46_18" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 505 'or' 'or_ln46_56' <Predicate = (icmp_ln45_18)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 506 [1/1] (0.00ns) (grouped into LUT with out node select_ln46_55)   --->   "%select_ln46_54 = select i1 %tmp_107, i15 0, i15 %add_ln46_18" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 506 'select' 'select_ln46_54' <Predicate = (or_ln46_55 & or_ln46_56 & icmp_ln45_18)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 507 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln46_55 = select i1 %or_ln46_55, i15 %select_ln46_54, i15 32767" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 507 'select' 'select_ln46_55' <Predicate = (or_ln46_56 & icmp_ln45_18)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 508 [1/1] (0.00ns) (grouped into LUT with out node res_18_0)   --->   "%select_ln46_56 = select i1 %or_ln46_56, i15 %select_ln46_55, i15 %add_ln46_18" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 508 'select' 'select_ln46_56' <Predicate = (icmp_ln45_18)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 509 [1/1] (0.29ns) (out node of the LUT)   --->   "%res_18_0 = select i1 %icmp_ln45_18, i15 %select_ln46_56, i15 0" [firmware/nnet_utils/nnet_activation.h:45]   --->   Operation 509 'select' 'res_18_0' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 510 [1/1] (0.88ns)   --->   "%icmp_ln45_19 = icmp_sgt  i32 %data_19_val_read, i32 0" [firmware/nnet_utils/nnet_activation.h:45]   --->   Operation 510 'icmp' 'icmp_ln45_19' <Predicate = true> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 511 [1/1] (0.00ns)   --->   "%tmp_113 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %data_19_val_read, i32 31" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 511 'bitselect' 'tmp_113' <Predicate = (icmp_ln45_19)> <Delay = 0.00>
ST_1 : Operation 512 [1/1] (0.00ns) (grouped into LUT with out node add_ln46_19)   --->   "%trunc_ln46_18 = partselect i15 @_ssdm_op_PartSelect.i15.i32.i32.i32, i32 %data_19_val_read, i32 10, i32 24" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 512 'partselect' 'trunc_ln46_18' <Predicate = (icmp_ln45_19)> <Delay = 0.00>
ST_1 : Operation 513 [1/1] (0.00ns) (grouped into LUT with out node add_ln46_19)   --->   "%tmp_114 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %data_19_val_read, i32 9" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 513 'bitselect' 'tmp_114' <Predicate = (icmp_ln45_19)> <Delay = 0.00>
ST_1 : Operation 514 [1/1] (0.00ns)   --->   "%trunc_ln46_49 = trunc i32 %data_19_val_read" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 514 'trunc' 'trunc_ln46_49' <Predicate = (icmp_ln45_19)> <Delay = 0.00>
ST_1 : Operation 515 [1/1] (0.71ns)   --->   "%icmp_ln46_38 = icmp_ne  i9 %trunc_ln46_49, i9 0" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 515 'icmp' 'icmp_ln46_38' <Predicate = (icmp_ln45_19)> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 516 [1/1] (0.00ns) (grouped into LUT with out node empty_49)   --->   "%tmp_115 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %data_19_val_read, i32 24" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 516 'bitselect' 'tmp_115' <Predicate = (icmp_ln45_19)> <Delay = 0.00>
ST_1 : Operation 517 [1/1] (0.00ns) (grouped into LUT with out node add_ln46_19)   --->   "%tmp_116 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %data_19_val_read, i32 10" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 517 'bitselect' 'tmp_116' <Predicate = (icmp_ln45_19)> <Delay = 0.00>
ST_1 : Operation 518 [1/1] (0.00ns) (grouped into LUT with out node add_ln46_19)   --->   "%or_ln46_57 = or i1 %tmp_116, i1 %icmp_ln46_38" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 518 'or' 'or_ln46_57' <Predicate = (icmp_ln45_19)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 519 [1/1] (0.00ns) (grouped into LUT with out node add_ln46_19)   --->   "%and_ln46_38 = and i1 %or_ln46_57, i1 %tmp_114" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 519 'and' 'and_ln46_38' <Predicate = (icmp_ln45_19)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 520 [1/1] (0.00ns) (grouped into LUT with out node add_ln46_19)   --->   "%zext_ln46_19 = zext i1 %and_ln46_38" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 520 'zext' 'zext_ln46_19' <Predicate = (icmp_ln45_19)> <Delay = 0.00>
ST_1 : Operation 521 [1/1] (0.77ns) (out node of the LUT)   --->   "%add_ln46_19 = add i15 %trunc_ln46_18, i15 %zext_ln46_19" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 521 'add' 'add_ln46_19' <Predicate = (icmp_ln45_19)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 522 [1/1] (0.00ns)   --->   "%tmp_117 = partselect i7 @_ssdm_op_PartSelect.i7.i32.i32.i32, i32 %data_19_val_read, i32 25, i32 31" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 522 'partselect' 'tmp_117' <Predicate = (icmp_ln45_19)> <Delay = 0.00>
ST_1 : Operation 523 [1/1] (0.70ns)   --->   "%icmp_ln46_39 = icmp_eq  i7 %tmp_117, i7 0" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 523 'icmp' 'icmp_ln46_39' <Predicate = (icmp_ln45_19)> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 524 [1/1] (0.00ns) (grouped into LUT with out node empty_49)   --->   "%tmp_118 = bitselect i1 @_ssdm_op_BitSelect.i1.i15.i32, i15 %add_ln46_19, i32 14" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 524 'bitselect' 'tmp_118' <Predicate = (icmp_ln45_19)> <Delay = 0.00>
ST_1 : Operation 525 [1/1] (0.00ns) (grouped into LUT with out node empty_49)   --->   "%not_tmp_135 = xor i1 %tmp_115, i1 1" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 525 'xor' 'not_tmp_135' <Predicate = (icmp_ln45_19)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 526 [1/1] (0.00ns) (grouped into LUT with out node empty_49)   --->   "%and_ln46_39 = or i1 %tmp_118, i1 %not_tmp_135" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 526 'or' 'and_ln46_39' <Predicate = (icmp_ln45_19)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 527 [1/1] (0.12ns) (out node of the LUT)   --->   "%empty_49 = and i1 %icmp_ln46_39, i1 %and_ln46_39" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 527 'and' 'empty_49' <Predicate = (icmp_ln45_19)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 528 [1/1] (0.00ns) (grouped into LUT with out node select_ln46_58)   --->   "%or_ln46_58 = or i1 %empty_49, i1 %tmp_113" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 528 'or' 'or_ln46_58' <Predicate = (or_ln46_59 & icmp_ln45_19)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 529 [1/1] (0.00ns) (grouped into LUT with out node res_19_0)   --->   "%xor_ln46_19 = xor i1 %empty_49, i1 1" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 529 'xor' 'xor_ln46_19' <Predicate = (icmp_ln45_19)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 530 [1/1] (0.00ns) (grouped into LUT with out node res_19_0)   --->   "%or_ln46_59 = or i1 %tmp_113, i1 %xor_ln46_19" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 530 'or' 'or_ln46_59' <Predicate = (icmp_ln45_19)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 531 [1/1] (0.00ns) (grouped into LUT with out node select_ln46_58)   --->   "%select_ln46_57 = select i1 %tmp_113, i15 0, i15 %add_ln46_19" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 531 'select' 'select_ln46_57' <Predicate = (or_ln46_58 & or_ln46_59 & icmp_ln45_19)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 532 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln46_58 = select i1 %or_ln46_58, i15 %select_ln46_57, i15 32767" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 532 'select' 'select_ln46_58' <Predicate = (or_ln46_59 & icmp_ln45_19)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 533 [1/1] (0.00ns) (grouped into LUT with out node res_19_0)   --->   "%select_ln46_59 = select i1 %or_ln46_59, i15 %select_ln46_58, i15 %add_ln46_19" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 533 'select' 'select_ln46_59' <Predicate = (icmp_ln45_19)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 534 [1/1] (0.29ns) (out node of the LUT)   --->   "%res_19_0 = select i1 %icmp_ln45_19, i15 %select_ln46_59, i15 0" [firmware/nnet_utils/nnet_activation.h:45]   --->   Operation 534 'select' 'res_19_0' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 535 [1/1] (0.88ns)   --->   "%icmp_ln45_20 = icmp_sgt  i32 %data_20_val_read, i32 0" [firmware/nnet_utils/nnet_activation.h:45]   --->   Operation 535 'icmp' 'icmp_ln45_20' <Predicate = true> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 536 [1/1] (0.00ns)   --->   "%tmp_119 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %data_20_val_read, i32 31" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 536 'bitselect' 'tmp_119' <Predicate = (icmp_ln45_20)> <Delay = 0.00>
ST_1 : Operation 537 [1/1] (0.00ns) (grouped into LUT with out node add_ln46_20)   --->   "%trunc_ln46_19 = partselect i15 @_ssdm_op_PartSelect.i15.i32.i32.i32, i32 %data_20_val_read, i32 10, i32 24" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 537 'partselect' 'trunc_ln46_19' <Predicate = (icmp_ln45_20)> <Delay = 0.00>
ST_1 : Operation 538 [1/1] (0.00ns) (grouped into LUT with out node add_ln46_20)   --->   "%tmp_120 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %data_20_val_read, i32 9" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 538 'bitselect' 'tmp_120' <Predicate = (icmp_ln45_20)> <Delay = 0.00>
ST_1 : Operation 539 [1/1] (0.00ns)   --->   "%trunc_ln46_50 = trunc i32 %data_20_val_read" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 539 'trunc' 'trunc_ln46_50' <Predicate = (icmp_ln45_20)> <Delay = 0.00>
ST_1 : Operation 540 [1/1] (0.71ns)   --->   "%icmp_ln46_40 = icmp_ne  i9 %trunc_ln46_50, i9 0" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 540 'icmp' 'icmp_ln46_40' <Predicate = (icmp_ln45_20)> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 541 [1/1] (0.00ns) (grouped into LUT with out node empty_50)   --->   "%tmp_121 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %data_20_val_read, i32 24" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 541 'bitselect' 'tmp_121' <Predicate = (icmp_ln45_20)> <Delay = 0.00>
ST_1 : Operation 542 [1/1] (0.00ns) (grouped into LUT with out node add_ln46_20)   --->   "%tmp_122 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %data_20_val_read, i32 10" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 542 'bitselect' 'tmp_122' <Predicate = (icmp_ln45_20)> <Delay = 0.00>
ST_1 : Operation 543 [1/1] (0.00ns) (grouped into LUT with out node add_ln46_20)   --->   "%or_ln46_60 = or i1 %tmp_122, i1 %icmp_ln46_40" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 543 'or' 'or_ln46_60' <Predicate = (icmp_ln45_20)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 544 [1/1] (0.00ns) (grouped into LUT with out node add_ln46_20)   --->   "%and_ln46_40 = and i1 %or_ln46_60, i1 %tmp_120" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 544 'and' 'and_ln46_40' <Predicate = (icmp_ln45_20)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 545 [1/1] (0.00ns) (grouped into LUT with out node add_ln46_20)   --->   "%zext_ln46_20 = zext i1 %and_ln46_40" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 545 'zext' 'zext_ln46_20' <Predicate = (icmp_ln45_20)> <Delay = 0.00>
ST_1 : Operation 546 [1/1] (0.77ns) (out node of the LUT)   --->   "%add_ln46_20 = add i15 %trunc_ln46_19, i15 %zext_ln46_20" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 546 'add' 'add_ln46_20' <Predicate = (icmp_ln45_20)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 547 [1/1] (0.00ns)   --->   "%tmp_123 = partselect i7 @_ssdm_op_PartSelect.i7.i32.i32.i32, i32 %data_20_val_read, i32 25, i32 31" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 547 'partselect' 'tmp_123' <Predicate = (icmp_ln45_20)> <Delay = 0.00>
ST_1 : Operation 548 [1/1] (0.70ns)   --->   "%icmp_ln46_41 = icmp_eq  i7 %tmp_123, i7 0" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 548 'icmp' 'icmp_ln46_41' <Predicate = (icmp_ln45_20)> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 549 [1/1] (0.00ns) (grouped into LUT with out node empty_50)   --->   "%tmp_124 = bitselect i1 @_ssdm_op_BitSelect.i1.i15.i32, i15 %add_ln46_20, i32 14" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 549 'bitselect' 'tmp_124' <Predicate = (icmp_ln45_20)> <Delay = 0.00>
ST_1 : Operation 550 [1/1] (0.00ns) (grouped into LUT with out node empty_50)   --->   "%not_tmp_142 = xor i1 %tmp_121, i1 1" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 550 'xor' 'not_tmp_142' <Predicate = (icmp_ln45_20)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 551 [1/1] (0.00ns) (grouped into LUT with out node empty_50)   --->   "%and_ln46_41 = or i1 %tmp_124, i1 %not_tmp_142" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 551 'or' 'and_ln46_41' <Predicate = (icmp_ln45_20)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 552 [1/1] (0.12ns) (out node of the LUT)   --->   "%empty_50 = and i1 %icmp_ln46_41, i1 %and_ln46_41" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 552 'and' 'empty_50' <Predicate = (icmp_ln45_20)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 553 [1/1] (0.00ns) (grouped into LUT with out node select_ln46_61)   --->   "%or_ln46_61 = or i1 %empty_50, i1 %tmp_119" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 553 'or' 'or_ln46_61' <Predicate = (or_ln46_62 & icmp_ln45_20)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 554 [1/1] (0.00ns) (grouped into LUT with out node res_20_0)   --->   "%xor_ln46_20 = xor i1 %empty_50, i1 1" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 554 'xor' 'xor_ln46_20' <Predicate = (icmp_ln45_20)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 555 [1/1] (0.00ns) (grouped into LUT with out node res_20_0)   --->   "%or_ln46_62 = or i1 %tmp_119, i1 %xor_ln46_20" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 555 'or' 'or_ln46_62' <Predicate = (icmp_ln45_20)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 556 [1/1] (0.00ns) (grouped into LUT with out node select_ln46_61)   --->   "%select_ln46_60 = select i1 %tmp_119, i15 0, i15 %add_ln46_20" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 556 'select' 'select_ln46_60' <Predicate = (or_ln46_61 & or_ln46_62 & icmp_ln45_20)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 557 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln46_61 = select i1 %or_ln46_61, i15 %select_ln46_60, i15 32767" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 557 'select' 'select_ln46_61' <Predicate = (or_ln46_62 & icmp_ln45_20)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 558 [1/1] (0.00ns) (grouped into LUT with out node res_20_0)   --->   "%select_ln46_62 = select i1 %or_ln46_62, i15 %select_ln46_61, i15 %add_ln46_20" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 558 'select' 'select_ln46_62' <Predicate = (icmp_ln45_20)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 559 [1/1] (0.29ns) (out node of the LUT)   --->   "%res_20_0 = select i1 %icmp_ln45_20, i15 %select_ln46_62, i15 0" [firmware/nnet_utils/nnet_activation.h:45]   --->   Operation 559 'select' 'res_20_0' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 560 [1/1] (0.88ns)   --->   "%icmp_ln45_21 = icmp_sgt  i32 %data_21_val_read, i32 0" [firmware/nnet_utils/nnet_activation.h:45]   --->   Operation 560 'icmp' 'icmp_ln45_21' <Predicate = true> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 561 [1/1] (0.00ns)   --->   "%tmp_125 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %data_21_val_read, i32 31" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 561 'bitselect' 'tmp_125' <Predicate = (icmp_ln45_21)> <Delay = 0.00>
ST_1 : Operation 562 [1/1] (0.00ns) (grouped into LUT with out node add_ln46_21)   --->   "%trunc_ln46_20 = partselect i15 @_ssdm_op_PartSelect.i15.i32.i32.i32, i32 %data_21_val_read, i32 10, i32 24" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 562 'partselect' 'trunc_ln46_20' <Predicate = (icmp_ln45_21)> <Delay = 0.00>
ST_1 : Operation 563 [1/1] (0.00ns) (grouped into LUT with out node add_ln46_21)   --->   "%tmp_126 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %data_21_val_read, i32 9" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 563 'bitselect' 'tmp_126' <Predicate = (icmp_ln45_21)> <Delay = 0.00>
ST_1 : Operation 564 [1/1] (0.00ns)   --->   "%trunc_ln46_51 = trunc i32 %data_21_val_read" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 564 'trunc' 'trunc_ln46_51' <Predicate = (icmp_ln45_21)> <Delay = 0.00>
ST_1 : Operation 565 [1/1] (0.71ns)   --->   "%icmp_ln46_42 = icmp_ne  i9 %trunc_ln46_51, i9 0" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 565 'icmp' 'icmp_ln46_42' <Predicate = (icmp_ln45_21)> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 566 [1/1] (0.00ns) (grouped into LUT with out node empty_51)   --->   "%tmp_127 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %data_21_val_read, i32 24" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 566 'bitselect' 'tmp_127' <Predicate = (icmp_ln45_21)> <Delay = 0.00>
ST_1 : Operation 567 [1/1] (0.00ns) (grouped into LUT with out node add_ln46_21)   --->   "%tmp_128 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %data_21_val_read, i32 10" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 567 'bitselect' 'tmp_128' <Predicate = (icmp_ln45_21)> <Delay = 0.00>
ST_1 : Operation 568 [1/1] (0.00ns) (grouped into LUT with out node add_ln46_21)   --->   "%or_ln46_63 = or i1 %tmp_128, i1 %icmp_ln46_42" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 568 'or' 'or_ln46_63' <Predicate = (icmp_ln45_21)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 569 [1/1] (0.00ns) (grouped into LUT with out node add_ln46_21)   --->   "%and_ln46_42 = and i1 %or_ln46_63, i1 %tmp_126" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 569 'and' 'and_ln46_42' <Predicate = (icmp_ln45_21)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 570 [1/1] (0.00ns) (grouped into LUT with out node add_ln46_21)   --->   "%zext_ln46_21 = zext i1 %and_ln46_42" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 570 'zext' 'zext_ln46_21' <Predicate = (icmp_ln45_21)> <Delay = 0.00>
ST_1 : Operation 571 [1/1] (0.77ns) (out node of the LUT)   --->   "%add_ln46_21 = add i15 %trunc_ln46_20, i15 %zext_ln46_21" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 571 'add' 'add_ln46_21' <Predicate = (icmp_ln45_21)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 572 [1/1] (0.00ns)   --->   "%tmp_129 = partselect i7 @_ssdm_op_PartSelect.i7.i32.i32.i32, i32 %data_21_val_read, i32 25, i32 31" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 572 'partselect' 'tmp_129' <Predicate = (icmp_ln45_21)> <Delay = 0.00>
ST_1 : Operation 573 [1/1] (0.70ns)   --->   "%icmp_ln46_43 = icmp_eq  i7 %tmp_129, i7 0" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 573 'icmp' 'icmp_ln46_43' <Predicate = (icmp_ln45_21)> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 574 [1/1] (0.00ns) (grouped into LUT with out node empty_51)   --->   "%tmp_130 = bitselect i1 @_ssdm_op_BitSelect.i1.i15.i32, i15 %add_ln46_21, i32 14" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 574 'bitselect' 'tmp_130' <Predicate = (icmp_ln45_21)> <Delay = 0.00>
ST_1 : Operation 575 [1/1] (0.00ns) (grouped into LUT with out node empty_51)   --->   "%not_tmp_149 = xor i1 %tmp_127, i1 1" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 575 'xor' 'not_tmp_149' <Predicate = (icmp_ln45_21)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 576 [1/1] (0.00ns) (grouped into LUT with out node empty_51)   --->   "%and_ln46_43 = or i1 %tmp_130, i1 %not_tmp_149" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 576 'or' 'and_ln46_43' <Predicate = (icmp_ln45_21)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 577 [1/1] (0.12ns) (out node of the LUT)   --->   "%empty_51 = and i1 %icmp_ln46_43, i1 %and_ln46_43" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 577 'and' 'empty_51' <Predicate = (icmp_ln45_21)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 578 [1/1] (0.00ns) (grouped into LUT with out node select_ln46_64)   --->   "%or_ln46_64 = or i1 %empty_51, i1 %tmp_125" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 578 'or' 'or_ln46_64' <Predicate = (or_ln46_65 & icmp_ln45_21)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 579 [1/1] (0.00ns) (grouped into LUT with out node res_21_0)   --->   "%xor_ln46_21 = xor i1 %empty_51, i1 1" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 579 'xor' 'xor_ln46_21' <Predicate = (icmp_ln45_21)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 580 [1/1] (0.00ns) (grouped into LUT with out node res_21_0)   --->   "%or_ln46_65 = or i1 %tmp_125, i1 %xor_ln46_21" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 580 'or' 'or_ln46_65' <Predicate = (icmp_ln45_21)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 581 [1/1] (0.00ns) (grouped into LUT with out node select_ln46_64)   --->   "%select_ln46_63 = select i1 %tmp_125, i15 0, i15 %add_ln46_21" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 581 'select' 'select_ln46_63' <Predicate = (or_ln46_64 & or_ln46_65 & icmp_ln45_21)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 582 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln46_64 = select i1 %or_ln46_64, i15 %select_ln46_63, i15 32767" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 582 'select' 'select_ln46_64' <Predicate = (or_ln46_65 & icmp_ln45_21)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 583 [1/1] (0.00ns) (grouped into LUT with out node res_21_0)   --->   "%select_ln46_65 = select i1 %or_ln46_65, i15 %select_ln46_64, i15 %add_ln46_21" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 583 'select' 'select_ln46_65' <Predicate = (icmp_ln45_21)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 584 [1/1] (0.29ns) (out node of the LUT)   --->   "%res_21_0 = select i1 %icmp_ln45_21, i15 %select_ln46_65, i15 0" [firmware/nnet_utils/nnet_activation.h:45]   --->   Operation 584 'select' 'res_21_0' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 585 [1/1] (0.88ns)   --->   "%icmp_ln45_22 = icmp_sgt  i32 %data_22_val_read, i32 0" [firmware/nnet_utils/nnet_activation.h:45]   --->   Operation 585 'icmp' 'icmp_ln45_22' <Predicate = true> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 586 [1/1] (0.00ns)   --->   "%tmp_131 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %data_22_val_read, i32 31" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 586 'bitselect' 'tmp_131' <Predicate = (icmp_ln45_22)> <Delay = 0.00>
ST_1 : Operation 587 [1/1] (0.00ns) (grouped into LUT with out node add_ln46_22)   --->   "%trunc_ln46_21 = partselect i15 @_ssdm_op_PartSelect.i15.i32.i32.i32, i32 %data_22_val_read, i32 10, i32 24" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 587 'partselect' 'trunc_ln46_21' <Predicate = (icmp_ln45_22)> <Delay = 0.00>
ST_1 : Operation 588 [1/1] (0.00ns) (grouped into LUT with out node add_ln46_22)   --->   "%tmp_132 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %data_22_val_read, i32 9" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 588 'bitselect' 'tmp_132' <Predicate = (icmp_ln45_22)> <Delay = 0.00>
ST_1 : Operation 589 [1/1] (0.00ns)   --->   "%trunc_ln46_52 = trunc i32 %data_22_val_read" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 589 'trunc' 'trunc_ln46_52' <Predicate = (icmp_ln45_22)> <Delay = 0.00>
ST_1 : Operation 590 [1/1] (0.71ns)   --->   "%icmp_ln46_44 = icmp_ne  i9 %trunc_ln46_52, i9 0" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 590 'icmp' 'icmp_ln46_44' <Predicate = (icmp_ln45_22)> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 591 [1/1] (0.00ns) (grouped into LUT with out node empty_52)   --->   "%tmp_133 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %data_22_val_read, i32 24" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 591 'bitselect' 'tmp_133' <Predicate = (icmp_ln45_22)> <Delay = 0.00>
ST_1 : Operation 592 [1/1] (0.00ns) (grouped into LUT with out node add_ln46_22)   --->   "%tmp_134 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %data_22_val_read, i32 10" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 592 'bitselect' 'tmp_134' <Predicate = (icmp_ln45_22)> <Delay = 0.00>
ST_1 : Operation 593 [1/1] (0.00ns) (grouped into LUT with out node add_ln46_22)   --->   "%or_ln46_66 = or i1 %tmp_134, i1 %icmp_ln46_44" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 593 'or' 'or_ln46_66' <Predicate = (icmp_ln45_22)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 594 [1/1] (0.00ns) (grouped into LUT with out node add_ln46_22)   --->   "%and_ln46_44 = and i1 %or_ln46_66, i1 %tmp_132" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 594 'and' 'and_ln46_44' <Predicate = (icmp_ln45_22)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 595 [1/1] (0.00ns) (grouped into LUT with out node add_ln46_22)   --->   "%zext_ln46_22 = zext i1 %and_ln46_44" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 595 'zext' 'zext_ln46_22' <Predicate = (icmp_ln45_22)> <Delay = 0.00>
ST_1 : Operation 596 [1/1] (0.77ns) (out node of the LUT)   --->   "%add_ln46_22 = add i15 %trunc_ln46_21, i15 %zext_ln46_22" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 596 'add' 'add_ln46_22' <Predicate = (icmp_ln45_22)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 597 [1/1] (0.00ns)   --->   "%tmp_135 = partselect i7 @_ssdm_op_PartSelect.i7.i32.i32.i32, i32 %data_22_val_read, i32 25, i32 31" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 597 'partselect' 'tmp_135' <Predicate = (icmp_ln45_22)> <Delay = 0.00>
ST_1 : Operation 598 [1/1] (0.70ns)   --->   "%icmp_ln46_45 = icmp_eq  i7 %tmp_135, i7 0" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 598 'icmp' 'icmp_ln46_45' <Predicate = (icmp_ln45_22)> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 599 [1/1] (0.00ns) (grouped into LUT with out node empty_52)   --->   "%tmp_136 = bitselect i1 @_ssdm_op_BitSelect.i1.i15.i32, i15 %add_ln46_22, i32 14" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 599 'bitselect' 'tmp_136' <Predicate = (icmp_ln45_22)> <Delay = 0.00>
ST_1 : Operation 600 [1/1] (0.00ns) (grouped into LUT with out node empty_52)   --->   "%not_tmp_156 = xor i1 %tmp_133, i1 1" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 600 'xor' 'not_tmp_156' <Predicate = (icmp_ln45_22)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 601 [1/1] (0.00ns) (grouped into LUT with out node empty_52)   --->   "%and_ln46_45 = or i1 %tmp_136, i1 %not_tmp_156" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 601 'or' 'and_ln46_45' <Predicate = (icmp_ln45_22)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 602 [1/1] (0.12ns) (out node of the LUT)   --->   "%empty_52 = and i1 %icmp_ln46_45, i1 %and_ln46_45" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 602 'and' 'empty_52' <Predicate = (icmp_ln45_22)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 603 [1/1] (0.00ns) (grouped into LUT with out node select_ln46_67)   --->   "%or_ln46_67 = or i1 %empty_52, i1 %tmp_131" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 603 'or' 'or_ln46_67' <Predicate = (or_ln46_68 & icmp_ln45_22)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 604 [1/1] (0.00ns) (grouped into LUT with out node res_22_0)   --->   "%xor_ln46_22 = xor i1 %empty_52, i1 1" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 604 'xor' 'xor_ln46_22' <Predicate = (icmp_ln45_22)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 605 [1/1] (0.00ns) (grouped into LUT with out node res_22_0)   --->   "%or_ln46_68 = or i1 %tmp_131, i1 %xor_ln46_22" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 605 'or' 'or_ln46_68' <Predicate = (icmp_ln45_22)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 606 [1/1] (0.00ns) (grouped into LUT with out node select_ln46_67)   --->   "%select_ln46_66 = select i1 %tmp_131, i15 0, i15 %add_ln46_22" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 606 'select' 'select_ln46_66' <Predicate = (or_ln46_67 & or_ln46_68 & icmp_ln45_22)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 607 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln46_67 = select i1 %or_ln46_67, i15 %select_ln46_66, i15 32767" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 607 'select' 'select_ln46_67' <Predicate = (or_ln46_68 & icmp_ln45_22)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 608 [1/1] (0.00ns) (grouped into LUT with out node res_22_0)   --->   "%select_ln46_68 = select i1 %or_ln46_68, i15 %select_ln46_67, i15 %add_ln46_22" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 608 'select' 'select_ln46_68' <Predicate = (icmp_ln45_22)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 609 [1/1] (0.29ns) (out node of the LUT)   --->   "%res_22_0 = select i1 %icmp_ln45_22, i15 %select_ln46_68, i15 0" [firmware/nnet_utils/nnet_activation.h:45]   --->   Operation 609 'select' 'res_22_0' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 610 [1/1] (0.88ns)   --->   "%icmp_ln45_23 = icmp_sgt  i32 %data_23_val_read, i32 0" [firmware/nnet_utils/nnet_activation.h:45]   --->   Operation 610 'icmp' 'icmp_ln45_23' <Predicate = true> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 611 [1/1] (0.00ns)   --->   "%tmp_137 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %data_23_val_read, i32 31" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 611 'bitselect' 'tmp_137' <Predicate = (icmp_ln45_23)> <Delay = 0.00>
ST_1 : Operation 612 [1/1] (0.00ns) (grouped into LUT with out node add_ln46_23)   --->   "%trunc_ln46_22 = partselect i15 @_ssdm_op_PartSelect.i15.i32.i32.i32, i32 %data_23_val_read, i32 10, i32 24" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 612 'partselect' 'trunc_ln46_22' <Predicate = (icmp_ln45_23)> <Delay = 0.00>
ST_1 : Operation 613 [1/1] (0.00ns) (grouped into LUT with out node add_ln46_23)   --->   "%tmp_138 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %data_23_val_read, i32 9" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 613 'bitselect' 'tmp_138' <Predicate = (icmp_ln45_23)> <Delay = 0.00>
ST_1 : Operation 614 [1/1] (0.00ns)   --->   "%trunc_ln46_53 = trunc i32 %data_23_val_read" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 614 'trunc' 'trunc_ln46_53' <Predicate = (icmp_ln45_23)> <Delay = 0.00>
ST_1 : Operation 615 [1/1] (0.71ns)   --->   "%icmp_ln46_46 = icmp_ne  i9 %trunc_ln46_53, i9 0" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 615 'icmp' 'icmp_ln46_46' <Predicate = (icmp_ln45_23)> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 616 [1/1] (0.00ns) (grouped into LUT with out node empty_53)   --->   "%tmp_139 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %data_23_val_read, i32 24" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 616 'bitselect' 'tmp_139' <Predicate = (icmp_ln45_23)> <Delay = 0.00>
ST_1 : Operation 617 [1/1] (0.00ns) (grouped into LUT with out node add_ln46_23)   --->   "%tmp_140 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %data_23_val_read, i32 10" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 617 'bitselect' 'tmp_140' <Predicate = (icmp_ln45_23)> <Delay = 0.00>
ST_1 : Operation 618 [1/1] (0.00ns) (grouped into LUT with out node add_ln46_23)   --->   "%or_ln46_69 = or i1 %tmp_140, i1 %icmp_ln46_46" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 618 'or' 'or_ln46_69' <Predicate = (icmp_ln45_23)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 619 [1/1] (0.00ns) (grouped into LUT with out node add_ln46_23)   --->   "%and_ln46_46 = and i1 %or_ln46_69, i1 %tmp_138" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 619 'and' 'and_ln46_46' <Predicate = (icmp_ln45_23)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 620 [1/1] (0.00ns) (grouped into LUT with out node add_ln46_23)   --->   "%zext_ln46_23 = zext i1 %and_ln46_46" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 620 'zext' 'zext_ln46_23' <Predicate = (icmp_ln45_23)> <Delay = 0.00>
ST_1 : Operation 621 [1/1] (0.77ns) (out node of the LUT)   --->   "%add_ln46_23 = add i15 %trunc_ln46_22, i15 %zext_ln46_23" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 621 'add' 'add_ln46_23' <Predicate = (icmp_ln45_23)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 622 [1/1] (0.00ns)   --->   "%tmp_141 = partselect i7 @_ssdm_op_PartSelect.i7.i32.i32.i32, i32 %data_23_val_read, i32 25, i32 31" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 622 'partselect' 'tmp_141' <Predicate = (icmp_ln45_23)> <Delay = 0.00>
ST_1 : Operation 623 [1/1] (0.70ns)   --->   "%icmp_ln46_47 = icmp_eq  i7 %tmp_141, i7 0" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 623 'icmp' 'icmp_ln46_47' <Predicate = (icmp_ln45_23)> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 624 [1/1] (0.00ns) (grouped into LUT with out node empty_53)   --->   "%tmp_142 = bitselect i1 @_ssdm_op_BitSelect.i1.i15.i32, i15 %add_ln46_23, i32 14" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 624 'bitselect' 'tmp_142' <Predicate = (icmp_ln45_23)> <Delay = 0.00>
ST_1 : Operation 625 [1/1] (0.00ns) (grouped into LUT with out node empty_53)   --->   "%not_tmp_163 = xor i1 %tmp_139, i1 1" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 625 'xor' 'not_tmp_163' <Predicate = (icmp_ln45_23)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 626 [1/1] (0.00ns) (grouped into LUT with out node empty_53)   --->   "%and_ln46_47 = or i1 %tmp_142, i1 %not_tmp_163" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 626 'or' 'and_ln46_47' <Predicate = (icmp_ln45_23)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 627 [1/1] (0.12ns) (out node of the LUT)   --->   "%empty_53 = and i1 %icmp_ln46_47, i1 %and_ln46_47" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 627 'and' 'empty_53' <Predicate = (icmp_ln45_23)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 628 [1/1] (0.00ns) (grouped into LUT with out node select_ln46_70)   --->   "%or_ln46_70 = or i1 %empty_53, i1 %tmp_137" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 628 'or' 'or_ln46_70' <Predicate = (or_ln46_71 & icmp_ln45_23)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 629 [1/1] (0.00ns) (grouped into LUT with out node res_23_0)   --->   "%xor_ln46_23 = xor i1 %empty_53, i1 1" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 629 'xor' 'xor_ln46_23' <Predicate = (icmp_ln45_23)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 630 [1/1] (0.00ns) (grouped into LUT with out node res_23_0)   --->   "%or_ln46_71 = or i1 %tmp_137, i1 %xor_ln46_23" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 630 'or' 'or_ln46_71' <Predicate = (icmp_ln45_23)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 631 [1/1] (0.00ns) (grouped into LUT with out node select_ln46_70)   --->   "%select_ln46_69 = select i1 %tmp_137, i15 0, i15 %add_ln46_23" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 631 'select' 'select_ln46_69' <Predicate = (or_ln46_70 & or_ln46_71 & icmp_ln45_23)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 632 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln46_70 = select i1 %or_ln46_70, i15 %select_ln46_69, i15 32767" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 632 'select' 'select_ln46_70' <Predicate = (or_ln46_71 & icmp_ln45_23)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 633 [1/1] (0.00ns) (grouped into LUT with out node res_23_0)   --->   "%select_ln46_71 = select i1 %or_ln46_71, i15 %select_ln46_70, i15 %add_ln46_23" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 633 'select' 'select_ln46_71' <Predicate = (icmp_ln45_23)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 634 [1/1] (0.29ns) (out node of the LUT)   --->   "%res_23_0 = select i1 %icmp_ln45_23, i15 %select_ln46_71, i15 0" [firmware/nnet_utils/nnet_activation.h:45]   --->   Operation 634 'select' 'res_23_0' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 635 [1/1] (0.88ns)   --->   "%icmp_ln45_24 = icmp_sgt  i32 %data_24_val_read, i32 0" [firmware/nnet_utils/nnet_activation.h:45]   --->   Operation 635 'icmp' 'icmp_ln45_24' <Predicate = true> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 636 [1/1] (0.00ns)   --->   "%tmp_143 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %data_24_val_read, i32 31" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 636 'bitselect' 'tmp_143' <Predicate = (icmp_ln45_24)> <Delay = 0.00>
ST_1 : Operation 637 [1/1] (0.00ns) (grouped into LUT with out node add_ln46_24)   --->   "%trunc_ln46_23 = partselect i15 @_ssdm_op_PartSelect.i15.i32.i32.i32, i32 %data_24_val_read, i32 10, i32 24" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 637 'partselect' 'trunc_ln46_23' <Predicate = (icmp_ln45_24)> <Delay = 0.00>
ST_1 : Operation 638 [1/1] (0.00ns) (grouped into LUT with out node add_ln46_24)   --->   "%tmp_144 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %data_24_val_read, i32 9" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 638 'bitselect' 'tmp_144' <Predicate = (icmp_ln45_24)> <Delay = 0.00>
ST_1 : Operation 639 [1/1] (0.00ns)   --->   "%trunc_ln46_54 = trunc i32 %data_24_val_read" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 639 'trunc' 'trunc_ln46_54' <Predicate = (icmp_ln45_24)> <Delay = 0.00>
ST_1 : Operation 640 [1/1] (0.71ns)   --->   "%icmp_ln46_48 = icmp_ne  i9 %trunc_ln46_54, i9 0" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 640 'icmp' 'icmp_ln46_48' <Predicate = (icmp_ln45_24)> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 641 [1/1] (0.00ns) (grouped into LUT with out node empty_54)   --->   "%tmp_145 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %data_24_val_read, i32 24" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 641 'bitselect' 'tmp_145' <Predicate = (icmp_ln45_24)> <Delay = 0.00>
ST_1 : Operation 642 [1/1] (0.00ns) (grouped into LUT with out node add_ln46_24)   --->   "%tmp_146 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %data_24_val_read, i32 10" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 642 'bitselect' 'tmp_146' <Predicate = (icmp_ln45_24)> <Delay = 0.00>
ST_1 : Operation 643 [1/1] (0.00ns) (grouped into LUT with out node add_ln46_24)   --->   "%or_ln46_72 = or i1 %tmp_146, i1 %icmp_ln46_48" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 643 'or' 'or_ln46_72' <Predicate = (icmp_ln45_24)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 644 [1/1] (0.00ns) (grouped into LUT with out node add_ln46_24)   --->   "%and_ln46_48 = and i1 %or_ln46_72, i1 %tmp_144" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 644 'and' 'and_ln46_48' <Predicate = (icmp_ln45_24)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 645 [1/1] (0.00ns) (grouped into LUT with out node add_ln46_24)   --->   "%zext_ln46_24 = zext i1 %and_ln46_48" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 645 'zext' 'zext_ln46_24' <Predicate = (icmp_ln45_24)> <Delay = 0.00>
ST_1 : Operation 646 [1/1] (0.77ns) (out node of the LUT)   --->   "%add_ln46_24 = add i15 %trunc_ln46_23, i15 %zext_ln46_24" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 646 'add' 'add_ln46_24' <Predicate = (icmp_ln45_24)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 647 [1/1] (0.00ns)   --->   "%tmp_147 = partselect i7 @_ssdm_op_PartSelect.i7.i32.i32.i32, i32 %data_24_val_read, i32 25, i32 31" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 647 'partselect' 'tmp_147' <Predicate = (icmp_ln45_24)> <Delay = 0.00>
ST_1 : Operation 648 [1/1] (0.70ns)   --->   "%icmp_ln46_49 = icmp_eq  i7 %tmp_147, i7 0" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 648 'icmp' 'icmp_ln46_49' <Predicate = (icmp_ln45_24)> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 649 [1/1] (0.00ns) (grouped into LUT with out node empty_54)   --->   "%tmp_148 = bitselect i1 @_ssdm_op_BitSelect.i1.i15.i32, i15 %add_ln46_24, i32 14" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 649 'bitselect' 'tmp_148' <Predicate = (icmp_ln45_24)> <Delay = 0.00>
ST_1 : Operation 650 [1/1] (0.00ns) (grouped into LUT with out node empty_54)   --->   "%not_tmp_170 = xor i1 %tmp_145, i1 1" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 650 'xor' 'not_tmp_170' <Predicate = (icmp_ln45_24)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 651 [1/1] (0.00ns) (grouped into LUT with out node empty_54)   --->   "%and_ln46_49 = or i1 %tmp_148, i1 %not_tmp_170" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 651 'or' 'and_ln46_49' <Predicate = (icmp_ln45_24)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 652 [1/1] (0.12ns) (out node of the LUT)   --->   "%empty_54 = and i1 %icmp_ln46_49, i1 %and_ln46_49" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 652 'and' 'empty_54' <Predicate = (icmp_ln45_24)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 653 [1/1] (0.00ns) (grouped into LUT with out node select_ln46_73)   --->   "%or_ln46_73 = or i1 %empty_54, i1 %tmp_143" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 653 'or' 'or_ln46_73' <Predicate = (or_ln46_74 & icmp_ln45_24)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 654 [1/1] (0.00ns) (grouped into LUT with out node res_24_0)   --->   "%xor_ln46_24 = xor i1 %empty_54, i1 1" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 654 'xor' 'xor_ln46_24' <Predicate = (icmp_ln45_24)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 655 [1/1] (0.00ns) (grouped into LUT with out node res_24_0)   --->   "%or_ln46_74 = or i1 %tmp_143, i1 %xor_ln46_24" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 655 'or' 'or_ln46_74' <Predicate = (icmp_ln45_24)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 656 [1/1] (0.00ns) (grouped into LUT with out node select_ln46_73)   --->   "%select_ln46_72 = select i1 %tmp_143, i15 0, i15 %add_ln46_24" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 656 'select' 'select_ln46_72' <Predicate = (or_ln46_73 & or_ln46_74 & icmp_ln45_24)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 657 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln46_73 = select i1 %or_ln46_73, i15 %select_ln46_72, i15 32767" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 657 'select' 'select_ln46_73' <Predicate = (or_ln46_74 & icmp_ln45_24)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 658 [1/1] (0.00ns) (grouped into LUT with out node res_24_0)   --->   "%select_ln46_74 = select i1 %or_ln46_74, i15 %select_ln46_73, i15 %add_ln46_24" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 658 'select' 'select_ln46_74' <Predicate = (icmp_ln45_24)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 659 [1/1] (0.29ns) (out node of the LUT)   --->   "%res_24_0 = select i1 %icmp_ln45_24, i15 %select_ln46_74, i15 0" [firmware/nnet_utils/nnet_activation.h:45]   --->   Operation 659 'select' 'res_24_0' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 660 [1/1] (0.88ns)   --->   "%icmp_ln45_25 = icmp_sgt  i32 %data_25_val_read, i32 0" [firmware/nnet_utils/nnet_activation.h:45]   --->   Operation 660 'icmp' 'icmp_ln45_25' <Predicate = true> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 661 [1/1] (0.00ns)   --->   "%tmp_149 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %data_25_val_read, i32 31" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 661 'bitselect' 'tmp_149' <Predicate = (icmp_ln45_25)> <Delay = 0.00>
ST_1 : Operation 662 [1/1] (0.00ns) (grouped into LUT with out node add_ln46_25)   --->   "%trunc_ln46_24 = partselect i15 @_ssdm_op_PartSelect.i15.i32.i32.i32, i32 %data_25_val_read, i32 10, i32 24" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 662 'partselect' 'trunc_ln46_24' <Predicate = (icmp_ln45_25)> <Delay = 0.00>
ST_1 : Operation 663 [1/1] (0.00ns) (grouped into LUT with out node add_ln46_25)   --->   "%tmp_150 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %data_25_val_read, i32 9" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 663 'bitselect' 'tmp_150' <Predicate = (icmp_ln45_25)> <Delay = 0.00>
ST_1 : Operation 664 [1/1] (0.00ns)   --->   "%trunc_ln46_55 = trunc i32 %data_25_val_read" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 664 'trunc' 'trunc_ln46_55' <Predicate = (icmp_ln45_25)> <Delay = 0.00>
ST_1 : Operation 665 [1/1] (0.71ns)   --->   "%icmp_ln46_50 = icmp_ne  i9 %trunc_ln46_55, i9 0" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 665 'icmp' 'icmp_ln46_50' <Predicate = (icmp_ln45_25)> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 666 [1/1] (0.00ns) (grouped into LUT with out node empty_55)   --->   "%tmp_151 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %data_25_val_read, i32 24" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 666 'bitselect' 'tmp_151' <Predicate = (icmp_ln45_25)> <Delay = 0.00>
ST_1 : Operation 667 [1/1] (0.00ns) (grouped into LUT with out node add_ln46_25)   --->   "%tmp_152 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %data_25_val_read, i32 10" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 667 'bitselect' 'tmp_152' <Predicate = (icmp_ln45_25)> <Delay = 0.00>
ST_1 : Operation 668 [1/1] (0.00ns) (grouped into LUT with out node add_ln46_25)   --->   "%or_ln46_75 = or i1 %tmp_152, i1 %icmp_ln46_50" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 668 'or' 'or_ln46_75' <Predicate = (icmp_ln45_25)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 669 [1/1] (0.00ns) (grouped into LUT with out node add_ln46_25)   --->   "%and_ln46_50 = and i1 %or_ln46_75, i1 %tmp_150" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 669 'and' 'and_ln46_50' <Predicate = (icmp_ln45_25)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 670 [1/1] (0.00ns) (grouped into LUT with out node add_ln46_25)   --->   "%zext_ln46_25 = zext i1 %and_ln46_50" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 670 'zext' 'zext_ln46_25' <Predicate = (icmp_ln45_25)> <Delay = 0.00>
ST_1 : Operation 671 [1/1] (0.77ns) (out node of the LUT)   --->   "%add_ln46_25 = add i15 %trunc_ln46_24, i15 %zext_ln46_25" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 671 'add' 'add_ln46_25' <Predicate = (icmp_ln45_25)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 672 [1/1] (0.00ns)   --->   "%tmp_153 = partselect i7 @_ssdm_op_PartSelect.i7.i32.i32.i32, i32 %data_25_val_read, i32 25, i32 31" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 672 'partselect' 'tmp_153' <Predicate = (icmp_ln45_25)> <Delay = 0.00>
ST_1 : Operation 673 [1/1] (0.70ns)   --->   "%icmp_ln46_51 = icmp_eq  i7 %tmp_153, i7 0" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 673 'icmp' 'icmp_ln46_51' <Predicate = (icmp_ln45_25)> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 674 [1/1] (0.00ns) (grouped into LUT with out node empty_55)   --->   "%tmp_154 = bitselect i1 @_ssdm_op_BitSelect.i1.i15.i32, i15 %add_ln46_25, i32 14" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 674 'bitselect' 'tmp_154' <Predicate = (icmp_ln45_25)> <Delay = 0.00>
ST_1 : Operation 675 [1/1] (0.00ns) (grouped into LUT with out node empty_55)   --->   "%not_tmp_177 = xor i1 %tmp_151, i1 1" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 675 'xor' 'not_tmp_177' <Predicate = (icmp_ln45_25)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 676 [1/1] (0.00ns) (grouped into LUT with out node empty_55)   --->   "%and_ln46_51 = or i1 %tmp_154, i1 %not_tmp_177" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 676 'or' 'and_ln46_51' <Predicate = (icmp_ln45_25)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 677 [1/1] (0.12ns) (out node of the LUT)   --->   "%empty_55 = and i1 %icmp_ln46_51, i1 %and_ln46_51" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 677 'and' 'empty_55' <Predicate = (icmp_ln45_25)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 678 [1/1] (0.00ns) (grouped into LUT with out node select_ln46_76)   --->   "%or_ln46_76 = or i1 %empty_55, i1 %tmp_149" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 678 'or' 'or_ln46_76' <Predicate = (or_ln46_77 & icmp_ln45_25)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 679 [1/1] (0.00ns) (grouped into LUT with out node res_25_0)   --->   "%xor_ln46_25 = xor i1 %empty_55, i1 1" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 679 'xor' 'xor_ln46_25' <Predicate = (icmp_ln45_25)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 680 [1/1] (0.00ns) (grouped into LUT with out node res_25_0)   --->   "%or_ln46_77 = or i1 %tmp_149, i1 %xor_ln46_25" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 680 'or' 'or_ln46_77' <Predicate = (icmp_ln45_25)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 681 [1/1] (0.00ns) (grouped into LUT with out node select_ln46_76)   --->   "%select_ln46_75 = select i1 %tmp_149, i15 0, i15 %add_ln46_25" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 681 'select' 'select_ln46_75' <Predicate = (or_ln46_76 & or_ln46_77 & icmp_ln45_25)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 682 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln46_76 = select i1 %or_ln46_76, i15 %select_ln46_75, i15 32767" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 682 'select' 'select_ln46_76' <Predicate = (or_ln46_77 & icmp_ln45_25)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 683 [1/1] (0.00ns) (grouped into LUT with out node res_25_0)   --->   "%select_ln46_77 = select i1 %or_ln46_77, i15 %select_ln46_76, i15 %add_ln46_25" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 683 'select' 'select_ln46_77' <Predicate = (icmp_ln45_25)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 684 [1/1] (0.29ns) (out node of the LUT)   --->   "%res_25_0 = select i1 %icmp_ln45_25, i15 %select_ln46_77, i15 0" [firmware/nnet_utils/nnet_activation.h:45]   --->   Operation 684 'select' 'res_25_0' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 685 [1/1] (0.88ns)   --->   "%icmp_ln45_26 = icmp_sgt  i32 %data_26_val_read, i32 0" [firmware/nnet_utils/nnet_activation.h:45]   --->   Operation 685 'icmp' 'icmp_ln45_26' <Predicate = true> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 686 [1/1] (0.00ns)   --->   "%tmp_155 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %data_26_val_read, i32 31" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 686 'bitselect' 'tmp_155' <Predicate = (icmp_ln45_26)> <Delay = 0.00>
ST_1 : Operation 687 [1/1] (0.00ns) (grouped into LUT with out node add_ln46_26)   --->   "%trunc_ln46_25 = partselect i15 @_ssdm_op_PartSelect.i15.i32.i32.i32, i32 %data_26_val_read, i32 10, i32 24" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 687 'partselect' 'trunc_ln46_25' <Predicate = (icmp_ln45_26)> <Delay = 0.00>
ST_1 : Operation 688 [1/1] (0.00ns) (grouped into LUT with out node add_ln46_26)   --->   "%tmp_156 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %data_26_val_read, i32 9" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 688 'bitselect' 'tmp_156' <Predicate = (icmp_ln45_26)> <Delay = 0.00>
ST_1 : Operation 689 [1/1] (0.00ns)   --->   "%trunc_ln46_56 = trunc i32 %data_26_val_read" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 689 'trunc' 'trunc_ln46_56' <Predicate = (icmp_ln45_26)> <Delay = 0.00>
ST_1 : Operation 690 [1/1] (0.71ns)   --->   "%icmp_ln46_52 = icmp_ne  i9 %trunc_ln46_56, i9 0" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 690 'icmp' 'icmp_ln46_52' <Predicate = (icmp_ln45_26)> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 691 [1/1] (0.00ns) (grouped into LUT with out node empty_56)   --->   "%tmp_157 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %data_26_val_read, i32 24" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 691 'bitselect' 'tmp_157' <Predicate = (icmp_ln45_26)> <Delay = 0.00>
ST_1 : Operation 692 [1/1] (0.00ns) (grouped into LUT with out node add_ln46_26)   --->   "%tmp_158 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %data_26_val_read, i32 10" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 692 'bitselect' 'tmp_158' <Predicate = (icmp_ln45_26)> <Delay = 0.00>
ST_1 : Operation 693 [1/1] (0.00ns) (grouped into LUT with out node add_ln46_26)   --->   "%or_ln46_78 = or i1 %tmp_158, i1 %icmp_ln46_52" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 693 'or' 'or_ln46_78' <Predicate = (icmp_ln45_26)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 694 [1/1] (0.00ns) (grouped into LUT with out node add_ln46_26)   --->   "%and_ln46_52 = and i1 %or_ln46_78, i1 %tmp_156" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 694 'and' 'and_ln46_52' <Predicate = (icmp_ln45_26)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 695 [1/1] (0.00ns) (grouped into LUT with out node add_ln46_26)   --->   "%zext_ln46_26 = zext i1 %and_ln46_52" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 695 'zext' 'zext_ln46_26' <Predicate = (icmp_ln45_26)> <Delay = 0.00>
ST_1 : Operation 696 [1/1] (0.77ns) (out node of the LUT)   --->   "%add_ln46_26 = add i15 %trunc_ln46_25, i15 %zext_ln46_26" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 696 'add' 'add_ln46_26' <Predicate = (icmp_ln45_26)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 697 [1/1] (0.00ns)   --->   "%tmp_159 = partselect i7 @_ssdm_op_PartSelect.i7.i32.i32.i32, i32 %data_26_val_read, i32 25, i32 31" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 697 'partselect' 'tmp_159' <Predicate = (icmp_ln45_26)> <Delay = 0.00>
ST_1 : Operation 698 [1/1] (0.70ns)   --->   "%icmp_ln46_53 = icmp_eq  i7 %tmp_159, i7 0" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 698 'icmp' 'icmp_ln46_53' <Predicate = (icmp_ln45_26)> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 699 [1/1] (0.00ns) (grouped into LUT with out node empty_56)   --->   "%tmp_160 = bitselect i1 @_ssdm_op_BitSelect.i1.i15.i32, i15 %add_ln46_26, i32 14" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 699 'bitselect' 'tmp_160' <Predicate = (icmp_ln45_26)> <Delay = 0.00>
ST_1 : Operation 700 [1/1] (0.00ns) (grouped into LUT with out node empty_56)   --->   "%not_tmp_184 = xor i1 %tmp_157, i1 1" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 700 'xor' 'not_tmp_184' <Predicate = (icmp_ln45_26)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 701 [1/1] (0.00ns) (grouped into LUT with out node empty_56)   --->   "%and_ln46_53 = or i1 %tmp_160, i1 %not_tmp_184" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 701 'or' 'and_ln46_53' <Predicate = (icmp_ln45_26)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 702 [1/1] (0.12ns) (out node of the LUT)   --->   "%empty_56 = and i1 %icmp_ln46_53, i1 %and_ln46_53" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 702 'and' 'empty_56' <Predicate = (icmp_ln45_26)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 703 [1/1] (0.00ns) (grouped into LUT with out node select_ln46_79)   --->   "%or_ln46_79 = or i1 %empty_56, i1 %tmp_155" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 703 'or' 'or_ln46_79' <Predicate = (or_ln46_80 & icmp_ln45_26)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 704 [1/1] (0.00ns) (grouped into LUT with out node res_26_0)   --->   "%xor_ln46_26 = xor i1 %empty_56, i1 1" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 704 'xor' 'xor_ln46_26' <Predicate = (icmp_ln45_26)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 705 [1/1] (0.00ns) (grouped into LUT with out node res_26_0)   --->   "%or_ln46_80 = or i1 %tmp_155, i1 %xor_ln46_26" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 705 'or' 'or_ln46_80' <Predicate = (icmp_ln45_26)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 706 [1/1] (0.00ns) (grouped into LUT with out node select_ln46_79)   --->   "%select_ln46_78 = select i1 %tmp_155, i15 0, i15 %add_ln46_26" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 706 'select' 'select_ln46_78' <Predicate = (or_ln46_79 & or_ln46_80 & icmp_ln45_26)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 707 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln46_79 = select i1 %or_ln46_79, i15 %select_ln46_78, i15 32767" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 707 'select' 'select_ln46_79' <Predicate = (or_ln46_80 & icmp_ln45_26)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 708 [1/1] (0.00ns) (grouped into LUT with out node res_26_0)   --->   "%select_ln46_80 = select i1 %or_ln46_80, i15 %select_ln46_79, i15 %add_ln46_26" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 708 'select' 'select_ln46_80' <Predicate = (icmp_ln45_26)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 709 [1/1] (0.29ns) (out node of the LUT)   --->   "%res_26_0 = select i1 %icmp_ln45_26, i15 %select_ln46_80, i15 0" [firmware/nnet_utils/nnet_activation.h:45]   --->   Operation 709 'select' 'res_26_0' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 710 [1/1] (0.88ns)   --->   "%icmp_ln45_27 = icmp_sgt  i32 %data_27_val_read, i32 0" [firmware/nnet_utils/nnet_activation.h:45]   --->   Operation 710 'icmp' 'icmp_ln45_27' <Predicate = true> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 711 [1/1] (0.00ns)   --->   "%tmp_161 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %data_27_val_read, i32 31" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 711 'bitselect' 'tmp_161' <Predicate = (icmp_ln45_27)> <Delay = 0.00>
ST_1 : Operation 712 [1/1] (0.00ns) (grouped into LUT with out node add_ln46_27)   --->   "%trunc_ln46_26 = partselect i15 @_ssdm_op_PartSelect.i15.i32.i32.i32, i32 %data_27_val_read, i32 10, i32 24" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 712 'partselect' 'trunc_ln46_26' <Predicate = (icmp_ln45_27)> <Delay = 0.00>
ST_1 : Operation 713 [1/1] (0.00ns) (grouped into LUT with out node add_ln46_27)   --->   "%tmp_162 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %data_27_val_read, i32 9" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 713 'bitselect' 'tmp_162' <Predicate = (icmp_ln45_27)> <Delay = 0.00>
ST_1 : Operation 714 [1/1] (0.00ns)   --->   "%trunc_ln46_57 = trunc i32 %data_27_val_read" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 714 'trunc' 'trunc_ln46_57' <Predicate = (icmp_ln45_27)> <Delay = 0.00>
ST_1 : Operation 715 [1/1] (0.71ns)   --->   "%icmp_ln46_54 = icmp_ne  i9 %trunc_ln46_57, i9 0" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 715 'icmp' 'icmp_ln46_54' <Predicate = (icmp_ln45_27)> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 716 [1/1] (0.00ns) (grouped into LUT with out node empty_57)   --->   "%tmp_163 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %data_27_val_read, i32 24" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 716 'bitselect' 'tmp_163' <Predicate = (icmp_ln45_27)> <Delay = 0.00>
ST_1 : Operation 717 [1/1] (0.00ns) (grouped into LUT with out node add_ln46_27)   --->   "%tmp_164 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %data_27_val_read, i32 10" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 717 'bitselect' 'tmp_164' <Predicate = (icmp_ln45_27)> <Delay = 0.00>
ST_1 : Operation 718 [1/1] (0.00ns) (grouped into LUT with out node add_ln46_27)   --->   "%or_ln46_81 = or i1 %tmp_164, i1 %icmp_ln46_54" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 718 'or' 'or_ln46_81' <Predicate = (icmp_ln45_27)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 719 [1/1] (0.00ns) (grouped into LUT with out node add_ln46_27)   --->   "%and_ln46_54 = and i1 %or_ln46_81, i1 %tmp_162" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 719 'and' 'and_ln46_54' <Predicate = (icmp_ln45_27)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 720 [1/1] (0.00ns) (grouped into LUT with out node add_ln46_27)   --->   "%zext_ln46_27 = zext i1 %and_ln46_54" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 720 'zext' 'zext_ln46_27' <Predicate = (icmp_ln45_27)> <Delay = 0.00>
ST_1 : Operation 721 [1/1] (0.77ns) (out node of the LUT)   --->   "%add_ln46_27 = add i15 %trunc_ln46_26, i15 %zext_ln46_27" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 721 'add' 'add_ln46_27' <Predicate = (icmp_ln45_27)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 722 [1/1] (0.00ns)   --->   "%tmp_165 = partselect i7 @_ssdm_op_PartSelect.i7.i32.i32.i32, i32 %data_27_val_read, i32 25, i32 31" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 722 'partselect' 'tmp_165' <Predicate = (icmp_ln45_27)> <Delay = 0.00>
ST_1 : Operation 723 [1/1] (0.70ns)   --->   "%icmp_ln46_55 = icmp_eq  i7 %tmp_165, i7 0" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 723 'icmp' 'icmp_ln46_55' <Predicate = (icmp_ln45_27)> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 724 [1/1] (0.00ns) (grouped into LUT with out node empty_57)   --->   "%tmp_166 = bitselect i1 @_ssdm_op_BitSelect.i1.i15.i32, i15 %add_ln46_27, i32 14" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 724 'bitselect' 'tmp_166' <Predicate = (icmp_ln45_27)> <Delay = 0.00>
ST_1 : Operation 725 [1/1] (0.00ns) (grouped into LUT with out node empty_57)   --->   "%not_tmp_191 = xor i1 %tmp_163, i1 1" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 725 'xor' 'not_tmp_191' <Predicate = (icmp_ln45_27)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 726 [1/1] (0.00ns) (grouped into LUT with out node empty_57)   --->   "%and_ln46_55 = or i1 %tmp_166, i1 %not_tmp_191" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 726 'or' 'and_ln46_55' <Predicate = (icmp_ln45_27)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 727 [1/1] (0.12ns) (out node of the LUT)   --->   "%empty_57 = and i1 %icmp_ln46_55, i1 %and_ln46_55" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 727 'and' 'empty_57' <Predicate = (icmp_ln45_27)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 728 [1/1] (0.00ns) (grouped into LUT with out node select_ln46_82)   --->   "%or_ln46_82 = or i1 %empty_57, i1 %tmp_161" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 728 'or' 'or_ln46_82' <Predicate = (or_ln46_83 & icmp_ln45_27)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 729 [1/1] (0.00ns) (grouped into LUT with out node res_2786_0)   --->   "%xor_ln46_27 = xor i1 %empty_57, i1 1" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 729 'xor' 'xor_ln46_27' <Predicate = (icmp_ln45_27)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 730 [1/1] (0.00ns) (grouped into LUT with out node res_2786_0)   --->   "%or_ln46_83 = or i1 %tmp_161, i1 %xor_ln46_27" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 730 'or' 'or_ln46_83' <Predicate = (icmp_ln45_27)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 731 [1/1] (0.00ns) (grouped into LUT with out node select_ln46_82)   --->   "%select_ln46_81 = select i1 %tmp_161, i15 0, i15 %add_ln46_27" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 731 'select' 'select_ln46_81' <Predicate = (or_ln46_82 & or_ln46_83 & icmp_ln45_27)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 732 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln46_82 = select i1 %or_ln46_82, i15 %select_ln46_81, i15 32767" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 732 'select' 'select_ln46_82' <Predicate = (or_ln46_83 & icmp_ln45_27)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 733 [1/1] (0.00ns) (grouped into LUT with out node res_2786_0)   --->   "%select_ln46_83 = select i1 %or_ln46_83, i15 %select_ln46_82, i15 %add_ln46_27" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 733 'select' 'select_ln46_83' <Predicate = (icmp_ln45_27)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 734 [1/1] (0.29ns) (out node of the LUT)   --->   "%res_2786_0 = select i1 %icmp_ln45_27, i15 %select_ln46_83, i15 0" [firmware/nnet_utils/nnet_activation.h:45]   --->   Operation 734 'select' 'res_2786_0' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 735 [1/1] (0.88ns)   --->   "%icmp_ln45_28 = icmp_sgt  i32 %data_28_val_read, i32 0" [firmware/nnet_utils/nnet_activation.h:45]   --->   Operation 735 'icmp' 'icmp_ln45_28' <Predicate = true> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 736 [1/1] (0.00ns)   --->   "%tmp_167 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %data_28_val_read, i32 31" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 736 'bitselect' 'tmp_167' <Predicate = (icmp_ln45_28)> <Delay = 0.00>
ST_1 : Operation 737 [1/1] (0.00ns) (grouped into LUT with out node add_ln46_28)   --->   "%trunc_ln46_27 = partselect i15 @_ssdm_op_PartSelect.i15.i32.i32.i32, i32 %data_28_val_read, i32 10, i32 24" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 737 'partselect' 'trunc_ln46_27' <Predicate = (icmp_ln45_28)> <Delay = 0.00>
ST_1 : Operation 738 [1/1] (0.00ns) (grouped into LUT with out node add_ln46_28)   --->   "%tmp_168 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %data_28_val_read, i32 9" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 738 'bitselect' 'tmp_168' <Predicate = (icmp_ln45_28)> <Delay = 0.00>
ST_1 : Operation 739 [1/1] (0.00ns)   --->   "%trunc_ln46_58 = trunc i32 %data_28_val_read" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 739 'trunc' 'trunc_ln46_58' <Predicate = (icmp_ln45_28)> <Delay = 0.00>
ST_1 : Operation 740 [1/1] (0.71ns)   --->   "%icmp_ln46_56 = icmp_ne  i9 %trunc_ln46_58, i9 0" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 740 'icmp' 'icmp_ln46_56' <Predicate = (icmp_ln45_28)> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 741 [1/1] (0.00ns) (grouped into LUT with out node empty_58)   --->   "%tmp_169 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %data_28_val_read, i32 24" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 741 'bitselect' 'tmp_169' <Predicate = (icmp_ln45_28)> <Delay = 0.00>
ST_1 : Operation 742 [1/1] (0.00ns) (grouped into LUT with out node add_ln46_28)   --->   "%tmp_170 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %data_28_val_read, i32 10" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 742 'bitselect' 'tmp_170' <Predicate = (icmp_ln45_28)> <Delay = 0.00>
ST_1 : Operation 743 [1/1] (0.00ns) (grouped into LUT with out node add_ln46_28)   --->   "%or_ln46_84 = or i1 %tmp_170, i1 %icmp_ln46_56" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 743 'or' 'or_ln46_84' <Predicate = (icmp_ln45_28)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 744 [1/1] (0.00ns) (grouped into LUT with out node add_ln46_28)   --->   "%and_ln46_56 = and i1 %or_ln46_84, i1 %tmp_168" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 744 'and' 'and_ln46_56' <Predicate = (icmp_ln45_28)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 745 [1/1] (0.00ns) (grouped into LUT with out node add_ln46_28)   --->   "%zext_ln46_28 = zext i1 %and_ln46_56" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 745 'zext' 'zext_ln46_28' <Predicate = (icmp_ln45_28)> <Delay = 0.00>
ST_1 : Operation 746 [1/1] (0.77ns) (out node of the LUT)   --->   "%add_ln46_28 = add i15 %trunc_ln46_27, i15 %zext_ln46_28" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 746 'add' 'add_ln46_28' <Predicate = (icmp_ln45_28)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 747 [1/1] (0.00ns)   --->   "%tmp_171 = partselect i7 @_ssdm_op_PartSelect.i7.i32.i32.i32, i32 %data_28_val_read, i32 25, i32 31" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 747 'partselect' 'tmp_171' <Predicate = (icmp_ln45_28)> <Delay = 0.00>
ST_1 : Operation 748 [1/1] (0.70ns)   --->   "%icmp_ln46_57 = icmp_eq  i7 %tmp_171, i7 0" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 748 'icmp' 'icmp_ln46_57' <Predicate = (icmp_ln45_28)> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 749 [1/1] (0.00ns) (grouped into LUT with out node empty_58)   --->   "%tmp_172 = bitselect i1 @_ssdm_op_BitSelect.i1.i15.i32, i15 %add_ln46_28, i32 14" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 749 'bitselect' 'tmp_172' <Predicate = (icmp_ln45_28)> <Delay = 0.00>
ST_1 : Operation 750 [1/1] (0.00ns) (grouped into LUT with out node empty_58)   --->   "%not_tmp_198 = xor i1 %tmp_169, i1 1" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 750 'xor' 'not_tmp_198' <Predicate = (icmp_ln45_28)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 751 [1/1] (0.00ns) (grouped into LUT with out node empty_58)   --->   "%and_ln46_57 = or i1 %tmp_172, i1 %not_tmp_198" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 751 'or' 'and_ln46_57' <Predicate = (icmp_ln45_28)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 752 [1/1] (0.12ns) (out node of the LUT)   --->   "%empty_58 = and i1 %icmp_ln46_57, i1 %and_ln46_57" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 752 'and' 'empty_58' <Predicate = (icmp_ln45_28)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 753 [1/1] (0.00ns) (grouped into LUT with out node select_ln46_85)   --->   "%or_ln46_85 = or i1 %empty_58, i1 %tmp_167" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 753 'or' 'or_ln46_85' <Predicate = (or_ln46_86 & icmp_ln45_28)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 754 [1/1] (0.00ns) (grouped into LUT with out node res_28_0)   --->   "%xor_ln46_28 = xor i1 %empty_58, i1 1" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 754 'xor' 'xor_ln46_28' <Predicate = (icmp_ln45_28)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 755 [1/1] (0.00ns) (grouped into LUT with out node res_28_0)   --->   "%or_ln46_86 = or i1 %tmp_167, i1 %xor_ln46_28" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 755 'or' 'or_ln46_86' <Predicate = (icmp_ln45_28)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 756 [1/1] (0.00ns) (grouped into LUT with out node select_ln46_85)   --->   "%select_ln46_84 = select i1 %tmp_167, i15 0, i15 %add_ln46_28" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 756 'select' 'select_ln46_84' <Predicate = (or_ln46_85 & or_ln46_86 & icmp_ln45_28)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 757 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln46_85 = select i1 %or_ln46_85, i15 %select_ln46_84, i15 32767" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 757 'select' 'select_ln46_85' <Predicate = (or_ln46_86 & icmp_ln45_28)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 758 [1/1] (0.00ns) (grouped into LUT with out node res_28_0)   --->   "%select_ln46_86 = select i1 %or_ln46_86, i15 %select_ln46_85, i15 %add_ln46_28" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 758 'select' 'select_ln46_86' <Predicate = (icmp_ln45_28)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 759 [1/1] (0.29ns) (out node of the LUT)   --->   "%res_28_0 = select i1 %icmp_ln45_28, i15 %select_ln46_86, i15 0" [firmware/nnet_utils/nnet_activation.h:45]   --->   Operation 759 'select' 'res_28_0' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 760 [1/1] (0.88ns)   --->   "%icmp_ln45_29 = icmp_sgt  i32 %data_29_val_read, i32 0" [firmware/nnet_utils/nnet_activation.h:45]   --->   Operation 760 'icmp' 'icmp_ln45_29' <Predicate = true> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 761 [1/1] (0.00ns)   --->   "%tmp_173 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %data_29_val_read, i32 31" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 761 'bitselect' 'tmp_173' <Predicate = (icmp_ln45_29)> <Delay = 0.00>
ST_1 : Operation 762 [1/1] (0.00ns) (grouped into LUT with out node add_ln46_29)   --->   "%trunc_ln46_28 = partselect i15 @_ssdm_op_PartSelect.i15.i32.i32.i32, i32 %data_29_val_read, i32 10, i32 24" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 762 'partselect' 'trunc_ln46_28' <Predicate = (icmp_ln45_29)> <Delay = 0.00>
ST_1 : Operation 763 [1/1] (0.00ns) (grouped into LUT with out node add_ln46_29)   --->   "%tmp_174 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %data_29_val_read, i32 9" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 763 'bitselect' 'tmp_174' <Predicate = (icmp_ln45_29)> <Delay = 0.00>
ST_1 : Operation 764 [1/1] (0.00ns)   --->   "%trunc_ln46_59 = trunc i32 %data_29_val_read" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 764 'trunc' 'trunc_ln46_59' <Predicate = (icmp_ln45_29)> <Delay = 0.00>
ST_1 : Operation 765 [1/1] (0.71ns)   --->   "%icmp_ln46_58 = icmp_ne  i9 %trunc_ln46_59, i9 0" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 765 'icmp' 'icmp_ln46_58' <Predicate = (icmp_ln45_29)> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 766 [1/1] (0.00ns) (grouped into LUT with out node empty_59)   --->   "%tmp_175 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %data_29_val_read, i32 24" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 766 'bitselect' 'tmp_175' <Predicate = (icmp_ln45_29)> <Delay = 0.00>
ST_1 : Operation 767 [1/1] (0.00ns) (grouped into LUT with out node add_ln46_29)   --->   "%tmp_176 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %data_29_val_read, i32 10" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 767 'bitselect' 'tmp_176' <Predicate = (icmp_ln45_29)> <Delay = 0.00>
ST_1 : Operation 768 [1/1] (0.00ns) (grouped into LUT with out node add_ln46_29)   --->   "%or_ln46_87 = or i1 %tmp_176, i1 %icmp_ln46_58" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 768 'or' 'or_ln46_87' <Predicate = (icmp_ln45_29)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 769 [1/1] (0.00ns) (grouped into LUT with out node add_ln46_29)   --->   "%and_ln46_58 = and i1 %or_ln46_87, i1 %tmp_174" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 769 'and' 'and_ln46_58' <Predicate = (icmp_ln45_29)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 770 [1/1] (0.00ns) (grouped into LUT with out node add_ln46_29)   --->   "%zext_ln46_29 = zext i1 %and_ln46_58" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 770 'zext' 'zext_ln46_29' <Predicate = (icmp_ln45_29)> <Delay = 0.00>
ST_1 : Operation 771 [1/1] (0.77ns) (out node of the LUT)   --->   "%add_ln46_29 = add i15 %trunc_ln46_28, i15 %zext_ln46_29" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 771 'add' 'add_ln46_29' <Predicate = (icmp_ln45_29)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 772 [1/1] (0.00ns)   --->   "%tmp_177 = partselect i7 @_ssdm_op_PartSelect.i7.i32.i32.i32, i32 %data_29_val_read, i32 25, i32 31" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 772 'partselect' 'tmp_177' <Predicate = (icmp_ln45_29)> <Delay = 0.00>
ST_1 : Operation 773 [1/1] (0.70ns)   --->   "%icmp_ln46_59 = icmp_eq  i7 %tmp_177, i7 0" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 773 'icmp' 'icmp_ln46_59' <Predicate = (icmp_ln45_29)> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 774 [1/1] (0.00ns) (grouped into LUT with out node empty_59)   --->   "%tmp_178 = bitselect i1 @_ssdm_op_BitSelect.i1.i15.i32, i15 %add_ln46_29, i32 14" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 774 'bitselect' 'tmp_178' <Predicate = (icmp_ln45_29)> <Delay = 0.00>
ST_1 : Operation 775 [1/1] (0.00ns) (grouped into LUT with out node empty_59)   --->   "%not_tmp_205 = xor i1 %tmp_175, i1 1" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 775 'xor' 'not_tmp_205' <Predicate = (icmp_ln45_29)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 776 [1/1] (0.00ns) (grouped into LUT with out node empty_59)   --->   "%and_ln46_59 = or i1 %tmp_178, i1 %not_tmp_205" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 776 'or' 'and_ln46_59' <Predicate = (icmp_ln45_29)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 777 [1/1] (0.12ns) (out node of the LUT)   --->   "%empty_59 = and i1 %icmp_ln46_59, i1 %and_ln46_59" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 777 'and' 'empty_59' <Predicate = (icmp_ln45_29)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 778 [1/1] (0.00ns) (grouped into LUT with out node select_ln46_88)   --->   "%or_ln46_88 = or i1 %empty_59, i1 %tmp_173" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 778 'or' 'or_ln46_88' <Predicate = (or_ln46_89 & icmp_ln45_29)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 779 [1/1] (0.00ns) (grouped into LUT with out node res_29_0)   --->   "%xor_ln46_29 = xor i1 %empty_59, i1 1" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 779 'xor' 'xor_ln46_29' <Predicate = (icmp_ln45_29)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 780 [1/1] (0.00ns) (grouped into LUT with out node res_29_0)   --->   "%or_ln46_89 = or i1 %tmp_173, i1 %xor_ln46_29" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 780 'or' 'or_ln46_89' <Predicate = (icmp_ln45_29)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 781 [1/1] (0.00ns) (grouped into LUT with out node select_ln46_88)   --->   "%select_ln46_87 = select i1 %tmp_173, i15 0, i15 %add_ln46_29" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 781 'select' 'select_ln46_87' <Predicate = (or_ln46_88 & or_ln46_89 & icmp_ln45_29)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 782 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln46_88 = select i1 %or_ln46_88, i15 %select_ln46_87, i15 32767" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 782 'select' 'select_ln46_88' <Predicate = (or_ln46_89 & icmp_ln45_29)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 783 [1/1] (0.00ns) (grouped into LUT with out node res_29_0)   --->   "%select_ln46_89 = select i1 %or_ln46_89, i15 %select_ln46_88, i15 %add_ln46_29" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 783 'select' 'select_ln46_89' <Predicate = (icmp_ln45_29)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 784 [1/1] (0.29ns) (out node of the LUT)   --->   "%res_29_0 = select i1 %icmp_ln45_29, i15 %select_ln46_89, i15 0" [firmware/nnet_utils/nnet_activation.h:45]   --->   Operation 784 'select' 'res_29_0' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 785 [1/1] (0.88ns)   --->   "%icmp_ln45_30 = icmp_sgt  i32 %data_30_val_read, i32 0" [firmware/nnet_utils/nnet_activation.h:45]   --->   Operation 785 'icmp' 'icmp_ln45_30' <Predicate = true> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 786 [1/1] (0.00ns)   --->   "%tmp_179 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %data_30_val_read, i32 31" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 786 'bitselect' 'tmp_179' <Predicate = (icmp_ln45_30)> <Delay = 0.00>
ST_1 : Operation 787 [1/1] (0.00ns) (grouped into LUT with out node add_ln46_30)   --->   "%trunc_ln46_29 = partselect i15 @_ssdm_op_PartSelect.i15.i32.i32.i32, i32 %data_30_val_read, i32 10, i32 24" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 787 'partselect' 'trunc_ln46_29' <Predicate = (icmp_ln45_30)> <Delay = 0.00>
ST_1 : Operation 788 [1/1] (0.00ns) (grouped into LUT with out node add_ln46_30)   --->   "%tmp_180 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %data_30_val_read, i32 9" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 788 'bitselect' 'tmp_180' <Predicate = (icmp_ln45_30)> <Delay = 0.00>
ST_1 : Operation 789 [1/1] (0.00ns)   --->   "%trunc_ln46_60 = trunc i32 %data_30_val_read" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 789 'trunc' 'trunc_ln46_60' <Predicate = (icmp_ln45_30)> <Delay = 0.00>
ST_1 : Operation 790 [1/1] (0.71ns)   --->   "%icmp_ln46_60 = icmp_ne  i9 %trunc_ln46_60, i9 0" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 790 'icmp' 'icmp_ln46_60' <Predicate = (icmp_ln45_30)> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 791 [1/1] (0.00ns) (grouped into LUT with out node empty_60)   --->   "%tmp_181 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %data_30_val_read, i32 24" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 791 'bitselect' 'tmp_181' <Predicate = (icmp_ln45_30)> <Delay = 0.00>
ST_1 : Operation 792 [1/1] (0.00ns) (grouped into LUT with out node add_ln46_30)   --->   "%tmp_182 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %data_30_val_read, i32 10" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 792 'bitselect' 'tmp_182' <Predicate = (icmp_ln45_30)> <Delay = 0.00>
ST_1 : Operation 793 [1/1] (0.00ns) (grouped into LUT with out node add_ln46_30)   --->   "%or_ln46_90 = or i1 %tmp_182, i1 %icmp_ln46_60" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 793 'or' 'or_ln46_90' <Predicate = (icmp_ln45_30)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 794 [1/1] (0.00ns) (grouped into LUT with out node add_ln46_30)   --->   "%and_ln46_60 = and i1 %or_ln46_90, i1 %tmp_180" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 794 'and' 'and_ln46_60' <Predicate = (icmp_ln45_30)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 795 [1/1] (0.00ns) (grouped into LUT with out node add_ln46_30)   --->   "%zext_ln46_30 = zext i1 %and_ln46_60" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 795 'zext' 'zext_ln46_30' <Predicate = (icmp_ln45_30)> <Delay = 0.00>
ST_1 : Operation 796 [1/1] (0.77ns) (out node of the LUT)   --->   "%add_ln46_30 = add i15 %trunc_ln46_29, i15 %zext_ln46_30" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 796 'add' 'add_ln46_30' <Predicate = (icmp_ln45_30)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 797 [1/1] (0.00ns)   --->   "%tmp_183 = partselect i7 @_ssdm_op_PartSelect.i7.i32.i32.i32, i32 %data_30_val_read, i32 25, i32 31" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 797 'partselect' 'tmp_183' <Predicate = (icmp_ln45_30)> <Delay = 0.00>
ST_1 : Operation 798 [1/1] (0.70ns)   --->   "%icmp_ln46_61 = icmp_eq  i7 %tmp_183, i7 0" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 798 'icmp' 'icmp_ln46_61' <Predicate = (icmp_ln45_30)> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 799 [1/1] (0.00ns) (grouped into LUT with out node empty_60)   --->   "%tmp_184 = bitselect i1 @_ssdm_op_BitSelect.i1.i15.i32, i15 %add_ln46_30, i32 14" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 799 'bitselect' 'tmp_184' <Predicate = (icmp_ln45_30)> <Delay = 0.00>
ST_1 : Operation 800 [1/1] (0.00ns) (grouped into LUT with out node empty_60)   --->   "%not_tmp_212 = xor i1 %tmp_181, i1 1" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 800 'xor' 'not_tmp_212' <Predicate = (icmp_ln45_30)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 801 [1/1] (0.00ns) (grouped into LUT with out node empty_60)   --->   "%and_ln46_61 = or i1 %tmp_184, i1 %not_tmp_212" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 801 'or' 'and_ln46_61' <Predicate = (icmp_ln45_30)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 802 [1/1] (0.12ns) (out node of the LUT)   --->   "%empty_60 = and i1 %icmp_ln46_61, i1 %and_ln46_61" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 802 'and' 'empty_60' <Predicate = (icmp_ln45_30)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 803 [1/1] (0.00ns) (grouped into LUT with out node select_ln46_91)   --->   "%or_ln46_91 = or i1 %empty_60, i1 %tmp_179" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 803 'or' 'or_ln46_91' <Predicate = (or_ln46_92 & icmp_ln45_30)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 804 [1/1] (0.00ns) (grouped into LUT with out node res_30_0)   --->   "%xor_ln46_30 = xor i1 %empty_60, i1 1" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 804 'xor' 'xor_ln46_30' <Predicate = (icmp_ln45_30)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 805 [1/1] (0.00ns) (grouped into LUT with out node res_30_0)   --->   "%or_ln46_92 = or i1 %tmp_179, i1 %xor_ln46_30" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 805 'or' 'or_ln46_92' <Predicate = (icmp_ln45_30)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 806 [1/1] (0.00ns) (grouped into LUT with out node select_ln46_91)   --->   "%select_ln46_90 = select i1 %tmp_179, i15 0, i15 %add_ln46_30" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 806 'select' 'select_ln46_90' <Predicate = (or_ln46_91 & or_ln46_92 & icmp_ln45_30)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 807 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln46_91 = select i1 %or_ln46_91, i15 %select_ln46_90, i15 32767" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 807 'select' 'select_ln46_91' <Predicate = (or_ln46_92 & icmp_ln45_30)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 808 [1/1] (0.00ns) (grouped into LUT with out node res_30_0)   --->   "%select_ln46_92 = select i1 %or_ln46_92, i15 %select_ln46_91, i15 %add_ln46_30" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 808 'select' 'select_ln46_92' <Predicate = (icmp_ln45_30)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 809 [1/1] (0.29ns) (out node of the LUT)   --->   "%res_30_0 = select i1 %icmp_ln45_30, i15 %select_ln46_92, i15 0" [firmware/nnet_utils/nnet_activation.h:45]   --->   Operation 809 'select' 'res_30_0' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 810 [1/1] (0.88ns)   --->   "%icmp_ln45_31 = icmp_sgt  i32 %data_31_val_read, i32 0" [firmware/nnet_utils/nnet_activation.h:45]   --->   Operation 810 'icmp' 'icmp_ln45_31' <Predicate = true> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 811 [1/1] (0.00ns)   --->   "%tmp_185 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %data_31_val_read, i32 31" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 811 'bitselect' 'tmp_185' <Predicate = (icmp_ln45_31)> <Delay = 0.00>
ST_1 : Operation 812 [1/1] (0.00ns) (grouped into LUT with out node add_ln46_31)   --->   "%trunc_ln46_30 = partselect i15 @_ssdm_op_PartSelect.i15.i32.i32.i32, i32 %data_31_val_read, i32 10, i32 24" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 812 'partselect' 'trunc_ln46_30' <Predicate = (icmp_ln45_31)> <Delay = 0.00>
ST_1 : Operation 813 [1/1] (0.00ns) (grouped into LUT with out node add_ln46_31)   --->   "%tmp_186 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %data_31_val_read, i32 9" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 813 'bitselect' 'tmp_186' <Predicate = (icmp_ln45_31)> <Delay = 0.00>
ST_1 : Operation 814 [1/1] (0.00ns)   --->   "%trunc_ln46_61 = trunc i32 %data_31_val_read" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 814 'trunc' 'trunc_ln46_61' <Predicate = (icmp_ln45_31)> <Delay = 0.00>
ST_1 : Operation 815 [1/1] (0.71ns)   --->   "%icmp_ln46_62 = icmp_ne  i9 %trunc_ln46_61, i9 0" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 815 'icmp' 'icmp_ln46_62' <Predicate = (icmp_ln45_31)> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 816 [1/1] (0.00ns) (grouped into LUT with out node empty_61)   --->   "%tmp_187 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %data_31_val_read, i32 24" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 816 'bitselect' 'tmp_187' <Predicate = (icmp_ln45_31)> <Delay = 0.00>
ST_1 : Operation 817 [1/1] (0.00ns) (grouped into LUT with out node add_ln46_31)   --->   "%tmp_188 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %data_31_val_read, i32 10" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 817 'bitselect' 'tmp_188' <Predicate = (icmp_ln45_31)> <Delay = 0.00>
ST_1 : Operation 818 [1/1] (0.00ns) (grouped into LUT with out node add_ln46_31)   --->   "%or_ln46_93 = or i1 %tmp_188, i1 %icmp_ln46_62" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 818 'or' 'or_ln46_93' <Predicate = (icmp_ln45_31)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 819 [1/1] (0.00ns) (grouped into LUT with out node add_ln46_31)   --->   "%and_ln46_62 = and i1 %or_ln46_93, i1 %tmp_186" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 819 'and' 'and_ln46_62' <Predicate = (icmp_ln45_31)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 820 [1/1] (0.00ns) (grouped into LUT with out node add_ln46_31)   --->   "%zext_ln46_31 = zext i1 %and_ln46_62" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 820 'zext' 'zext_ln46_31' <Predicate = (icmp_ln45_31)> <Delay = 0.00>
ST_1 : Operation 821 [1/1] (0.77ns) (out node of the LUT)   --->   "%add_ln46_31 = add i15 %trunc_ln46_30, i15 %zext_ln46_31" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 821 'add' 'add_ln46_31' <Predicate = (icmp_ln45_31)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 822 [1/1] (0.00ns)   --->   "%tmp_189 = partselect i7 @_ssdm_op_PartSelect.i7.i32.i32.i32, i32 %data_31_val_read, i32 25, i32 31" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 822 'partselect' 'tmp_189' <Predicate = (icmp_ln45_31)> <Delay = 0.00>
ST_1 : Operation 823 [1/1] (0.70ns)   --->   "%icmp_ln46_63 = icmp_eq  i7 %tmp_189, i7 0" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 823 'icmp' 'icmp_ln46_63' <Predicate = (icmp_ln45_31)> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 824 [1/1] (0.00ns) (grouped into LUT with out node empty_61)   --->   "%tmp_190 = bitselect i1 @_ssdm_op_BitSelect.i1.i15.i32, i15 %add_ln46_31, i32 14" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 824 'bitselect' 'tmp_190' <Predicate = (icmp_ln45_31)> <Delay = 0.00>
ST_1 : Operation 825 [1/1] (0.00ns) (grouped into LUT with out node empty_61)   --->   "%not_tmp_219 = xor i1 %tmp_187, i1 1" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 825 'xor' 'not_tmp_219' <Predicate = (icmp_ln45_31)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 826 [1/1] (0.00ns) (grouped into LUT with out node empty_61)   --->   "%and_ln46_63 = or i1 %tmp_190, i1 %not_tmp_219" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 826 'or' 'and_ln46_63' <Predicate = (icmp_ln45_31)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 827 [1/1] (0.12ns) (out node of the LUT)   --->   "%empty_61 = and i1 %icmp_ln46_63, i1 %and_ln46_63" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 827 'and' 'empty_61' <Predicate = (icmp_ln45_31)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 828 [1/1] (0.00ns) (grouped into LUT with out node select_ln46_94)   --->   "%or_ln46_94 = or i1 %empty_61, i1 %tmp_185" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 828 'or' 'or_ln46_94' <Predicate = (or_ln46_95 & icmp_ln45_31)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 829 [1/1] (0.00ns) (grouped into LUT with out node res_31_0)   --->   "%xor_ln46_31 = xor i1 %empty_61, i1 1" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 829 'xor' 'xor_ln46_31' <Predicate = (icmp_ln45_31)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 830 [1/1] (0.00ns) (grouped into LUT with out node res_31_0)   --->   "%or_ln46_95 = or i1 %tmp_185, i1 %xor_ln46_31" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 830 'or' 'or_ln46_95' <Predicate = (icmp_ln45_31)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 831 [1/1] (0.00ns) (grouped into LUT with out node select_ln46_94)   --->   "%select_ln46_93 = select i1 %tmp_185, i15 0, i15 %add_ln46_31" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 831 'select' 'select_ln46_93' <Predicate = (or_ln46_94 & or_ln46_95 & icmp_ln45_31)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 832 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln46_94 = select i1 %or_ln46_94, i15 %select_ln46_93, i15 32767" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 832 'select' 'select_ln46_94' <Predicate = (or_ln46_95 & icmp_ln45_31)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 833 [1/1] (0.00ns) (grouped into LUT with out node res_31_0)   --->   "%select_ln46_95 = select i1 %or_ln46_95, i15 %select_ln46_94, i15 %add_ln46_31" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 833 'select' 'select_ln46_95' <Predicate = (icmp_ln45_31)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 834 [1/1] (0.29ns) (out node of the LUT)   --->   "%res_31_0 = select i1 %icmp_ln45_31, i15 %select_ln46_95, i15 0" [firmware/nnet_utils/nnet_activation.h:45]   --->   Operation 834 'select' 'res_31_0' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 835 [1/1] (0.00ns)   --->   "%mrv = insertvalue i480 <undef>, i15 %res_0_0" [firmware/nnet_utils/nnet_activation.h:50]   --->   Operation 835 'insertvalue' 'mrv' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 836 [1/1] (0.00ns)   --->   "%mrv_1 = insertvalue i480 %mrv, i15 %res_1_0" [firmware/nnet_utils/nnet_activation.h:50]   --->   Operation 836 'insertvalue' 'mrv_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 837 [1/1] (0.00ns)   --->   "%mrv_2 = insertvalue i480 %mrv_1, i15 %res_2_0" [firmware/nnet_utils/nnet_activation.h:50]   --->   Operation 837 'insertvalue' 'mrv_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 838 [1/1] (0.00ns)   --->   "%mrv_3 = insertvalue i480 %mrv_2, i15 %res_3_0" [firmware/nnet_utils/nnet_activation.h:50]   --->   Operation 838 'insertvalue' 'mrv_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 839 [1/1] (0.00ns)   --->   "%mrv_4 = insertvalue i480 %mrv_3, i15 %res_4_0" [firmware/nnet_utils/nnet_activation.h:50]   --->   Operation 839 'insertvalue' 'mrv_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 840 [1/1] (0.00ns)   --->   "%mrv_5 = insertvalue i480 %mrv_4, i15 %res_5_0" [firmware/nnet_utils/nnet_activation.h:50]   --->   Operation 840 'insertvalue' 'mrv_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 841 [1/1] (0.00ns)   --->   "%mrv_6 = insertvalue i480 %mrv_5, i15 %res_6_0" [firmware/nnet_utils/nnet_activation.h:50]   --->   Operation 841 'insertvalue' 'mrv_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 842 [1/1] (0.00ns)   --->   "%mrv_7 = insertvalue i480 %mrv_6, i15 %res_7_0" [firmware/nnet_utils/nnet_activation.h:50]   --->   Operation 842 'insertvalue' 'mrv_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 843 [1/1] (0.00ns)   --->   "%mrv_8 = insertvalue i480 %mrv_7, i15 %res_8_0" [firmware/nnet_utils/nnet_activation.h:50]   --->   Operation 843 'insertvalue' 'mrv_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 844 [1/1] (0.00ns)   --->   "%mrv_9 = insertvalue i480 %mrv_8, i15 %res_9_0" [firmware/nnet_utils/nnet_activation.h:50]   --->   Operation 844 'insertvalue' 'mrv_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 845 [1/1] (0.00ns)   --->   "%mrv_s = insertvalue i480 %mrv_9, i15 %res_10_0" [firmware/nnet_utils/nnet_activation.h:50]   --->   Operation 845 'insertvalue' 'mrv_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 846 [1/1] (0.00ns)   --->   "%mrv_10 = insertvalue i480 %mrv_s, i15 %res_11_0" [firmware/nnet_utils/nnet_activation.h:50]   --->   Operation 846 'insertvalue' 'mrv_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 847 [1/1] (0.00ns)   --->   "%mrv_11 = insertvalue i480 %mrv_10, i15 %res_12_0" [firmware/nnet_utils/nnet_activation.h:50]   --->   Operation 847 'insertvalue' 'mrv_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 848 [1/1] (0.00ns)   --->   "%mrv_12 = insertvalue i480 %mrv_11, i15 %res_13_0" [firmware/nnet_utils/nnet_activation.h:50]   --->   Operation 848 'insertvalue' 'mrv_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 849 [1/1] (0.00ns)   --->   "%mrv_13 = insertvalue i480 %mrv_12, i15 %res_1445_0" [firmware/nnet_utils/nnet_activation.h:50]   --->   Operation 849 'insertvalue' 'mrv_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 850 [1/1] (0.00ns)   --->   "%mrv_14 = insertvalue i480 %mrv_13, i15 %res_15_0" [firmware/nnet_utils/nnet_activation.h:50]   --->   Operation 850 'insertvalue' 'mrv_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 851 [1/1] (0.00ns)   --->   "%mrv_15 = insertvalue i480 %mrv_14, i15 %res_16_0" [firmware/nnet_utils/nnet_activation.h:50]   --->   Operation 851 'insertvalue' 'mrv_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 852 [1/1] (0.00ns)   --->   "%mrv_16 = insertvalue i480 %mrv_15, i15 %res_17_0" [firmware/nnet_utils/nnet_activation.h:50]   --->   Operation 852 'insertvalue' 'mrv_16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 853 [1/1] (0.00ns)   --->   "%mrv_17 = insertvalue i480 %mrv_16, i15 %res_18_0" [firmware/nnet_utils/nnet_activation.h:50]   --->   Operation 853 'insertvalue' 'mrv_17' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 854 [1/1] (0.00ns)   --->   "%mrv_18 = insertvalue i480 %mrv_17, i15 %res_19_0" [firmware/nnet_utils/nnet_activation.h:50]   --->   Operation 854 'insertvalue' 'mrv_18' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 855 [1/1] (0.00ns)   --->   "%mrv_19 = insertvalue i480 %mrv_18, i15 %res_20_0" [firmware/nnet_utils/nnet_activation.h:50]   --->   Operation 855 'insertvalue' 'mrv_19' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 856 [1/1] (0.00ns)   --->   "%mrv_20 = insertvalue i480 %mrv_19, i15 %res_21_0" [firmware/nnet_utils/nnet_activation.h:50]   --->   Operation 856 'insertvalue' 'mrv_20' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 857 [1/1] (0.00ns)   --->   "%mrv_21 = insertvalue i480 %mrv_20, i15 %res_22_0" [firmware/nnet_utils/nnet_activation.h:50]   --->   Operation 857 'insertvalue' 'mrv_21' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 858 [1/1] (0.00ns)   --->   "%mrv_22 = insertvalue i480 %mrv_21, i15 %res_23_0" [firmware/nnet_utils/nnet_activation.h:50]   --->   Operation 858 'insertvalue' 'mrv_22' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 859 [1/1] (0.00ns)   --->   "%mrv_23 = insertvalue i480 %mrv_22, i15 %res_24_0" [firmware/nnet_utils/nnet_activation.h:50]   --->   Operation 859 'insertvalue' 'mrv_23' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 860 [1/1] (0.00ns)   --->   "%mrv_24 = insertvalue i480 %mrv_23, i15 %res_25_0" [firmware/nnet_utils/nnet_activation.h:50]   --->   Operation 860 'insertvalue' 'mrv_24' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 861 [1/1] (0.00ns)   --->   "%mrv_25 = insertvalue i480 %mrv_24, i15 %res_26_0" [firmware/nnet_utils/nnet_activation.h:50]   --->   Operation 861 'insertvalue' 'mrv_25' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 862 [1/1] (0.00ns)   --->   "%mrv_26 = insertvalue i480 %mrv_25, i15 %res_2786_0" [firmware/nnet_utils/nnet_activation.h:50]   --->   Operation 862 'insertvalue' 'mrv_26' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 863 [1/1] (0.00ns)   --->   "%mrv_27 = insertvalue i480 %mrv_26, i15 %res_28_0" [firmware/nnet_utils/nnet_activation.h:50]   --->   Operation 863 'insertvalue' 'mrv_27' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 864 [1/1] (0.00ns)   --->   "%mrv_28 = insertvalue i480 %mrv_27, i15 %res_29_0" [firmware/nnet_utils/nnet_activation.h:50]   --->   Operation 864 'insertvalue' 'mrv_28' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 865 [1/1] (0.00ns)   --->   "%mrv_29 = insertvalue i480 %mrv_28, i15 %res_30_0" [firmware/nnet_utils/nnet_activation.h:50]   --->   Operation 865 'insertvalue' 'mrv_29' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 866 [1/1] (0.00ns)   --->   "%mrv_30 = insertvalue i480 %mrv_29, i15 %res_31_0" [firmware/nnet_utils/nnet_activation.h:50]   --->   Operation 866 'insertvalue' 'mrv_30' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 867 [1/1] (0.00ns)   --->   "%ret_ln50 = ret i480 %mrv_30" [firmware/nnet_utils/nnet_activation.h:50]   --->   Operation 867 'ret' 'ret_ln50' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 25.000ns, clock uncertainty: 6.750ns.

 <State 1>: 2.197ns
The critical path consists of the following:
	wire read operation ('data_0_val_read', firmware/nnet_utils/nnet_activation.h:42) on port 'data_0_val' (firmware/nnet_utils/nnet_activation.h:42) [65]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln46', firmware/nnet_utils/nnet_activation.h:46) [71]  (0.715 ns)
	'or' operation 1 bit ('or_ln46', firmware/nnet_utils/nnet_activation.h:46) [74]  (0.000 ns)
	'and' operation 1 bit ('and_ln46', firmware/nnet_utils/nnet_activation.h:46) [75]  (0.000 ns)
	'add' operation 15 bit ('add_ln46', firmware/nnet_utils/nnet_activation.h:46) [77]  (0.775 ns)
	'or' operation 1 bit ('and_ln46_1', firmware/nnet_utils/nnet_activation.h:46) [82]  (0.000 ns)
	'and' operation 1 bit ('empty', firmware/nnet_utils/nnet_activation.h:46) [83]  (0.122 ns)
	'or' operation 1 bit ('or_ln46_1', firmware/nnet_utils/nnet_activation.h:46) [84]  (0.000 ns)
	'select' operation 15 bit ('select_ln46_1', firmware/nnet_utils/nnet_activation.h:46) [88]  (0.292 ns)
	'select' operation 15 bit ('select_ln46_2', firmware/nnet_utils/nnet_activation.h:46) [89]  (0.000 ns)
	'select' operation 15 bit ('res_0_0', firmware/nnet_utils/nnet_activation.h:45) [90]  (0.292 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
